
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00027052  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .BOOT         00000044  00027052  00027052  000270e6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000002ac  00802000  00027096  0002712a  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000f43  008022ac  008022ac  000273d8  2**2
                  ALLOC
  4 .comment      0000005c  00000000  00000000  000273d6  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00027434  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000017c8  00000000  00000000  00027478  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00022976  00000000  00000000  00028c40  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00007275  00000000  00000000  0004b5b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0001c170  00000000  00000000  0005282b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00007280  00000000  00000000  0006e99c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0004766b  00000000  00000000  00075c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000fd4a  00000000  00000000  000bd287  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000016e0  00000000  00000000  000ccfd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001096e  00000000  00000000  000ce6b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 45 1e 	jmp	0x3c8a	; 0x3c8a <__ctors_end>
       4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
       8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
       c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      10:	0c 94 1f f4 	jmp	0x1e83e	; 0x1e83e <__vector_4>
      14:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      18:	0c 94 ae 4e 	jmp	0x9d5c	; 0x9d5c <__vector_6>
      1c:	0c 94 e1 4e 	jmp	0x9dc2	; 0x9dc2 <__vector_7>
      20:	0c 94 14 4f 	jmp	0x9e28	; 0x9e28 <__vector_8>
      24:	0c 94 47 4f 	jmp	0x9e8e	; 0x9e8e <__vector_9>
      28:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      2c:	0c 94 e6 52 	jmp	0xa5cc	; 0xa5cc <__vector_11>
      30:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      34:	0c 94 5a b8 	jmp	0x170b4	; 0x170b4 <__vector_13>
      38:	0c 94 c6 ae 	jmp	0x15d8c	; 0x15d8c <__vector_14>
      3c:	0c 94 03 af 	jmp	0x15e06	; 0x15e06 <__vector_15>
      40:	0c 94 40 af 	jmp	0x15e80	; 0x15e80 <__vector_16>
      44:	0c 94 7d af 	jmp	0x15efa	; 0x15efa <__vector_17>
      48:	0c 94 ba af 	jmp	0x15f74	; 0x15f74 <__vector_18>
      4c:	0c 94 f7 af 	jmp	0x15fee	; 0x15fee <__vector_19>
      50:	0c 94 34 b0 	jmp	0x16068	; 0x16068 <__vector_20>
      54:	0c 94 71 b0 	jmp	0x160e2	; 0x160e2 <__vector_21>
      58:	0c 94 ae b0 	jmp	0x1615c	; 0x1615c <__vector_22>
      5c:	0c 94 eb b0 	jmp	0x161d6	; 0x161d6 <__vector_23>
      60:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      64:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      68:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      6c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      70:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      74:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      78:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      7c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      80:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      84:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      88:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      8c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      90:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      94:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      98:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      9c:	0c 94 4a a9 	jmp	0x15294	; 0x15294 <__vector_39>
      a0:	0c 94 bc a9 	jmp	0x15378	; 0x15378 <__vector_40>
      a4:	0c 94 2e aa 	jmp	0x1545c	; 0x1545c <__vector_41>
      a8:	0c 94 a0 aa 	jmp	0x15540	; 0x15540 <__vector_42>
      ac:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      b0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      b4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      b8:	0c 94 8c b8 	jmp	0x17118	; 0x17118 <__vector_46>
      bc:	0c 94 8a b3 	jmp	0x16714	; 0x16714 <__vector_47>
      c0:	0c 94 c7 b3 	jmp	0x1678e	; 0x1678e <__vector_48>
      c4:	0c 94 04 b4 	jmp	0x16808	; 0x16808 <__vector_49>
      c8:	0c 94 41 b4 	jmp	0x16882	; 0x16882 <__vector_50>
      cc:	0c 94 7e b4 	jmp	0x168fc	; 0x168fc <__vector_51>
      d0:	0c 94 bb b4 	jmp	0x16976	; 0x16976 <__vector_52>
      d4:	0c 94 f8 b4 	jmp	0x169f0	; 0x169f0 <__vector_53>
      d8:	0c 94 35 b5 	jmp	0x16a6a	; 0x16a6a <__vector_54>
      dc:	0c 94 72 b5 	jmp	0x16ae4	; 0x16ae4 <__vector_55>
      e0:	0c 94 af b5 	jmp	0x16b5e	; 0x16b5e <__vector_56>
      e4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      e8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      ec:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      f0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      f4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      f8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
      fc:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     100:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     104:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     108:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     10c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     110:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     114:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     118:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     11c:	0c 94 82 a7 	jmp	0x14f04	; 0x14f04 <__vector_71>
     120:	0c 94 f4 a7 	jmp	0x14fe8	; 0x14fe8 <__vector_72>
     124:	0c 94 66 a8 	jmp	0x150cc	; 0x150cc <__vector_73>
     128:	0c 94 d8 a8 	jmp	0x151b0	; 0x151b0 <__vector_74>
     12c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     130:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     134:	0c 94 28 b1 	jmp	0x16250	; 0x16250 <__vector_77>
     138:	0c 94 65 b1 	jmp	0x162ca	; 0x162ca <__vector_78>
     13c:	0c 94 a2 b1 	jmp	0x16344	; 0x16344 <__vector_79>
     140:	0c 94 df b1 	jmp	0x163be	; 0x163be <__vector_80>
     144:	0c 94 1c b2 	jmp	0x16438	; 0x16438 <__vector_81>
     148:	0c 94 59 b2 	jmp	0x164b2	; 0x164b2 <__vector_82>
     14c:	0c 94 96 b2 	jmp	0x1652c	; 0x1652c <__vector_83>
     150:	0c 94 d3 b2 	jmp	0x165a6	; 0x165a6 <__vector_84>
     154:	0c 94 10 b3 	jmp	0x16620	; 0x16620 <__vector_85>
     158:	0c 94 4d b3 	jmp	0x1669a	; 0x1669a <__vector_86>
     15c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     160:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     164:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     168:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     16c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     170:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     174:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     178:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     17c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     180:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     184:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     188:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     18c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     190:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     194:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     198:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     19c:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1a0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1a4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1a8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1ac:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1b0:	0c 94 ec b5 	jmp	0x16bd8	; 0x16bd8 <__vector_108>
     1b4:	0c 94 29 b6 	jmp	0x16c52	; 0x16c52 <__vector_109>
     1b8:	0c 94 66 b6 	jmp	0x16ccc	; 0x16ccc <__vector_110>
     1bc:	0c 94 a3 b6 	jmp	0x16d46	; 0x16d46 <__vector_111>
     1c0:	0c 94 e0 b6 	jmp	0x16dc0	; 0x16dc0 <__vector_112>
     1c4:	0c 94 1d b7 	jmp	0x16e3a	; 0x16e3a <__vector_113>
     1c8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1cc:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1d0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1d4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1d8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1dc:	0c 94 f9 25 	jmp	0x4bf2	; 0x4bf2 <__vector_119>
     1e0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1e4:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1e8:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1ec:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1f0:	0c 94 66 1e 	jmp	0x3ccc	; 0x3ccc <__bad_interrupt>
     1f4:	0c 94 09 bf 	jmp	0x17e12	; 0x17e12 <__vector_125>
     1f8:	0c 94 ad bf 	jmp	0x17f5a	; 0x17f5a <__vector_126>
     1fc:	f9 37       	cpi	r31, 0x79	; 121
     1fe:	f9 37       	cpi	r31, 0x79	; 121
     200:	40 38       	cpi	r20, 0x80	; 128
     202:	8a 3b       	cpi	r24, 0xBA	; 186
     204:	8a 3b       	cpi	r24, 0xBA	; 186
     206:	8a 3b       	cpi	r24, 0xBA	; 186
     208:	8a 3b       	cpi	r24, 0xBA	; 186
     20a:	8a 3b       	cpi	r24, 0xBA	; 186
     20c:	f9 37       	cpi	r31, 0x79	; 121
     20e:	60 3c       	cpi	r22, 0xC0	; 192
     210:	8a 3b       	cpi	r24, 0xBA	; 186
     212:	8a 3b       	cpi	r24, 0xBA	; 186
     214:	8a 3b       	cpi	r24, 0xBA	; 186
     216:	60 3c       	cpi	r22, 0xC0	; 192
     218:	f9 37       	cpi	r31, 0x79	; 121
     21a:	f9 37       	cpi	r31, 0x79	; 121
     21c:	60 3c       	cpi	r22, 0xC0	; 192
     21e:	60 3c       	cpi	r22, 0xC0	; 192
     220:	f9 37       	cpi	r31, 0x79	; 121
     222:	39 c4       	rjmp	.+2162   	; 0xa96 <PM_SINE+0xa3>
     224:	3c c4       	rjmp	.+2168   	; 0xa9e <PM_SINE+0xab>
     226:	3f c4       	rjmp	.+2174   	; 0xaa6 <PM_SINE+0xb3>
     228:	42 c4       	rjmp	.+2180   	; 0xaae <PM_SINE+0xbb>
     22a:	45 c4       	rjmp	.+2186   	; 0xab6 <PM_SINE+0xc3>
     22c:	48 c4       	rjmp	.+2192   	; 0xabe <PM_SINE+0xcb>
     22e:	4b c4       	rjmp	.+2198   	; 0xac6 <PM_SINE+0xd3>
     230:	55 c9       	rjmp	.-3414   	; 0xfffff4dc <__eeprom_end+0xff7ef4dc>
     232:	76 c9       	rjmp	.-3348   	; 0xfffff520 <__eeprom_end+0xff7ef520>
     234:	97 c9       	rjmp	.-3282   	; 0xfffff564 <__eeprom_end+0xff7ef564>
     236:	b8 c9       	rjmp	.-3216   	; 0xfffff5a8 <__eeprom_end+0xff7ef5a8>
     238:	d9 c9       	rjmp	.-3150   	; 0xfffff5ec <__eeprom_end+0xff7ef5ec>
     23a:	fa c9       	rjmp	.-3084   	; 0xfffff630 <__eeprom_end+0xff7ef630>
     23c:	1b ca       	rjmp	.-3018   	; 0xfffff674 <__eeprom_end+0xff7ef674>
     23e:	05 a8       	ldd	r0, Z+53	; 0x35
     240:	4c cd       	rjmp	.-1384   	; 0xfffffcda <__eeprom_end+0xff7efcda>
     242:	b2 d4       	rcall	.+2404   	; 0xba8 <PM_SINE+0x1b5>
     244:	4e b9       	out	0x0e, r20	; 14
     246:	38 36       	cpi	r19, 0x68	; 104
     248:	a9 02       	muls	r26, r25
     24a:	0c 50       	subi	r16, 0x0C	; 12
     24c:	b9 91       	ld	r27, Y+
     24e:	86 88       	ldd	r8, Z+22	; 0x16
     250:	08 3c       	cpi	r16, 0xC8	; 200
     252:	a6 aa       	std	Z+54, r10	; 0x36
     254:	aa 2a       	or	r10, r26
     256:	be 00       	.word	0x00be	; ????
     258:	00 00       	nop
     25a:	80 3f       	cpi	r24, 0xF0	; 240
     25c:	08 00       	.word	0x0008	; ????
     25e:	00 00       	nop
     260:	be 92       	st	-X, r11
     262:	24 49       	sbci	r18, 0x94	; 148
     264:	12 3e       	cpi	r17, 0xE2	; 226
     266:	ab aa       	std	Y+51, r10	; 0x33
     268:	aa 2a       	or	r10, r26
     26a:	be cd       	rjmp	.-1156   	; 0xfffffde8 <__eeprom_end+0xff7efde8>
     26c:	cc cc       	rjmp	.-1640   	; 0xfffffc06 <__eeprom_end+0xff7efc06>
     26e:	4c 3e       	cpi	r20, 0xEC	; 236
     270:	00 00       	nop
     272:	00 80       	ld	r0, Z
     274:	be ab       	std	Y+54, r27	; 0x36
     276:	aa aa       	std	Y+50, r10	; 0x32
     278:	aa 3e       	cpi	r26, 0xEA	; 234
     27a:	00 00       	nop
     27c:	00 00       	nop
     27e:	bf 00       	.word	0x00bf	; ????
     280:	00 00       	nop
     282:	80 3f       	cpi	r24, 0xF0	; 240
     284:	00 00       	nop
     286:	00 00       	nop
     288:	00 08       	sbc	r0, r0
     28a:	41 78       	andi	r20, 0x81	; 129
     28c:	d3 bb       	out	0x13, r29	; 19
     28e:	43 87       	std	Z+11, r20	; 0x0b
     290:	d1 13       	cpse	r29, r17
     292:	3d 19       	sub	r19, r13
     294:	0e 3c       	cpi	r16, 0xCE	; 206
     296:	c3 bd       	out	0x23, r28	; 35
     298:	42 82       	std	Z+2, r4	; 0x02
     29a:	ad 2b       	or	r26, r29
     29c:	3e 68       	ori	r19, 0x8E	; 142
     29e:	ec 82       	std	Y+4, r14	; 0x04
     2a0:	76 be       	out	0x36, r7	; 54
     2a2:	d9 8f       	std	Y+25, r29	; 0x19
     2a4:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a6:	3e 4c       	sbci	r19, 0xCE	; 206
     2a8:	80 ef       	ldi	r24, 0xF0	; 240
     2aa:	ff be       	out	0x3f, r15	; 63
     2ac:	01 c4       	rjmp	.+2050   	; 0xab0 <PM_SINE+0xbd>
     2ae:	ff 7f       	andi	r31, 0xFF	; 255
     2b0:	3f 00       	.word	0x003f	; ????
     2b2:	00 00       	nop
     2b4:	00 00       	nop
     2b6:	07 63       	ori	r16, 0x37	; 55
     2b8:	42 36       	cpi	r20, 0x62	; 98
     2ba:	b7 9b       	sbis	0x16, 7	; 22
     2bc:	d8 a7       	std	Y+40, r29	; 0x28
     2be:	1a 39       	cpi	r17, 0x9A	; 154
     2c0:	68 56       	subi	r22, 0x68	; 104
     2c2:	18 ae       	std	Y+56, r1	; 0x38
     2c4:	ba ab       	std	Y+50, r27	; 0x32
     2c6:	55 8c       	ldd	r5, Z+29	; 0x1d
     2c8:	1d 3c       	cpi	r17, 0xCD	; 205
     2ca:	b7 cc       	rjmp	.-1682   	; 0xfffffc3a <__eeprom_end+0xff7efc3a>
     2cc:	57 63       	ori	r21, 0x37	; 55
     2ce:	bd 6d       	ori	r27, 0xDD	; 221
     2d0:	ed fd       	.word	0xfded	; ????
     2d2:	75 3e       	cpi	r23, 0xE5	; 229
     2d4:	f6 17       	cp	r31, r22
     2d6:	72 31       	cpi	r23, 0x12	; 18
     2d8:	bf 00       	.word	0x00bf	; ????
     2da:	00 00       	nop
     2dc:	80 3f       	cpi	r24, 0xF0	; 240

000002de <__trampolines_start>:
     2de:	0d 94 a4 16 	jmp	0x22d48	; 0x22d48 <udi_cdc_data_sent>
     2e2:	0d 94 08 22 	jmp	0x24410	; 0x24410 <stdio_usb_putchar>
     2e6:	0d 94 43 15 	jmp	0x22a86	; 0x22a86 <udi_cdc_getsetting>
     2ea:	0d 94 7a 14 	jmp	0x228f4	; 0x228f4 <udi_cdc_comm_disable>
     2ee:	0d 94 2b 16 	jmp	0x22c56	; 0x22c56 <udi_cdc_data_received>
     2f2:	0d 94 6b 15 	jmp	0x22ad6	; 0x22ad6 <udi_cdc_line_coding_received>
     2f6:	0d 94 82 22 	jmp	0x24504	; 0x24504 <_write>
     2fa:	0d 94 9d 14 	jmp	0x2293a	; 0x2293a <udi_cdc_comm_setup>
     2fe:	0d 94 f9 12 	jmp	0x225f2	; 0x225f2 <udi_cdc_comm_enable>
     302:	0d 94 15 1e 	jmp	0x23c2a	; 0x23c2a <udc_valid_address>
     306:	0d 94 e9 21 	jmp	0x243d2	; 0x243d2 <_read>
     30a:	0d 94 ef 13 	jmp	0x227de	; 0x227de <udi_cdc_data_enable>
     30e:	0d 94 2c 22 	jmp	0x24458	; 0x24458 <stdio_usb_getchar>
     312:	0d 94 87 14 	jmp	0x2290e	; 0x2290e <udi_cdc_data_disable>
     316:	0d 94 19 30 	jmp	0x26032	; 0x26032 <__divdi3_moddi3+0x12>
     31a:	0d 94 3b 15 	jmp	0x22a76	; 0x22a76 <udi_cdc_data_setup>
     31e:	0d 94 4b 15 	jmp	0x22a96	; 0x22a96 <udi_cdc_data_sof_notify>

00000322 <__trampolines_end>:
     322:	6e 61       	ori	r22, 0x1E	; 30
     324:	6e 00       	.word	0x006e	; ????

00000326 <__c.2332>:
     326:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     336:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     346:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     356:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     366:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     376:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     386:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     396:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     3a6:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     3b6:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     3c6:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     3d6:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     3e6:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     3f6:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     406:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     416:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000424 <pstr_nan>:
     424:	4e 41 4e                                            NAN

00000427 <pstr_inity>:
     427:	49 4e 49 54 59                                      INITY

0000042c <pstr_inf>:
     42c:	49 4e 46                                            INF

0000042f <pwr_m10>:
     42f:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     43f:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

00000447 <pwr_p10>:
     447:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     457:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

0000045f <PM_SIM808_INFO_LCD_START>:
     45f:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 53 74 61     Init: SIM808 Sta
     46f:	72 74 69 6e 67 20 20 2e 2e 2e 00                    rting  ....

0000047a <PM_SIM808_INFO_LCD_RESTART>:
     47a:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 52 65 73     Init: SIM808 Res
     48a:	74 61 72 74 69 6e 67 2e 2e 2e 00                    tarting....

00000495 <PM_SIM808_INFO_LCD_INITED>:
     495:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 69     Init: SIM808 - i
     4a5:	6e 69 74 27 65 64 20 2e 2e 2e 00                    nit'ed ....

000004b0 <PM_SIM808_INFO_LCD_WAIT>:
     4b0:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 47     Init: SIM808 - G
     4c0:	50 52 53 20 75 70 20 2e 2e 2e 00                    PRS up ....

000004cb <PM_SIM808_INFO_LCD_READY>:
     4cb:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 52     Init: SIM808 - R
     4db:	45 41 44 59 2e 00                                   EADY..

000004e1 <PM_SIM808_INFO_START>:
     4e1:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 53 74     SIM808 ser1:  St
     4f1:	61 72 74 69 6e 67 20 74 68 65 20 64 65 76 69 63     arting the devic
     501:	65 20 2e 2e 2e 0d 0a 00                             e ......

00000509 <PM_SIM808_INFO_RESTART>:
     509:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 52 65     SIM808 ser1:  Re
     519:	73 74 61 72 74 69 6e 67 20 74 68 65 20 64 65 76     starting the dev
     529:	69 63 65 20 2e 2e 2e 0d 0a 00                       ice ......

00000533 <PM_SIM808_INFO_SYNCED>:
     533:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     543:	3e 20 6e 6f 77 20 73 79 6e 63 65 64 20 2e 2e 2e     > now synced ...
     553:	2e 0d 0a 00                                         ....

00000557 <PM_SIM808_INFO_WAIT_CONNECT>:
     557:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     567:	3e 20 64 65 76 69 63 65 20 72 65 67 69 73 74 65     > device registe
     577:	72 69 6e 67 20 61 6e 64 20 65 6e 61 62 6c 69 6e     ring and enablin
     587:	67 20 47 50 52 53 20 63 6f 6e 6e 65 63 74 69 6f     g GPRS connectio
     597:	6e 20 2e 2e 2e 0d 0a 00                             n ......

0000059f <PM_SIM808_INFO_READY>:
     59f:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     5af:	3e 20 52 45 41 44 59 2e 0d 0a 0d 0a 00              > READY......

000005bc <PM_SET_FUNC_1>:
     5bc:	41 54 2b 43 46 55 4e 3d 25 64 0d 0a 00              AT+CFUN=%d...

000005c9 <PM_SET_PIN_1>:
     5c9:	41 54 2b 43 50 49 4e 3d 22 25 2e 31 34 73 22 0d     AT+CPIN="%.14s".
     5d9:	0a 00                                               ..

000005db <PM_SET_CPOWD_X>:
     5db:	41 54 2b 43 50 4f 57 44 3d 25 64 0d 0a 00           AT+CPOWD=%d...

000005e9 <PM_TWI1_INIT_ONBOARD_SIM808_IPR_X>:
     5e9:	41 54 2b 49 50 52 3d 25 6c 64 0d 0a 00              AT+IPR=%ld...

000005f6 <PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX>:
     5f6:	41 54 2b 49 46 43 3d 25 64 2c 25 64 0d 0a 00        AT+IFC=%d,%d...

00000605 <PM_TWI1_INIT_ONBOARD_SIM808_ATE_X>:
     605:	41 54 45 25 64 0d 0a 00                             ATE%d...

0000060d <PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X>:
     60d:	41 54 2b 43 4d 45 45 3d 25 64 0d 0a 00              AT+CMEE=%d...

0000061a <PM_TWI1_INIT_ONBOARD_SIM808_CREG_X>:
     61a:	41 54 2b 43 52 45 47 3d 25 64 0d 0a 00              AT+CREG=%d...

00000627 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_01>:
     627:	41 54 2b 43 47 4e 53 50 57 52 3d 25 64 0d 0a 00     AT+CGNSPWR=%d...

00000637 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_02>:
     637:	41 54 2b 43 47 4e 53 49 4e 46 0d 0a 00              AT+CGNSINF...

00000644 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_03>:
     644:	41 54 2b 43 47 4e 53 55 52 43 3d 25 64 0d 0a 00     AT+CGNSURC=%d...

00000654 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG>:
     654:	41 54 2b 43 52 45 47 3f 0d 0a 00                    AT+CREG?...

0000065f <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT>:
     65f:	41 54 2b 43 47 41 54 54 3f 0d 0a 00                 AT+CGATT?...

0000066b <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT>:
     66b:	41 54 2b 43 53 54 54 3d 22 25 73 22 2c 22 25 73     AT+CSTT="%s","%s
     67b:	22 2c 22 25 73 22 0d 0a 00                          ","%s"...

00000684 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR>:
     684:	41 54 2b 43 49 49 43 52 0d 0a 00                    AT+CIICR...

0000068f <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR>:
     68f:	41 54 2b 43 49 46 53 52 0d 0a 00                    AT+CIFSR...

0000069a <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART>:
     69a:	41 54 2b 43 49 50 53 54 41 52 54 3d 22 25 73 22     AT+CIPSTART="%s"
     6aa:	2c 22 25 73 22 2c 22 25 64 22 0d 0a 00              ,"%s","%d"...

000006b7 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND>:
     6b7:	41 54 2b 43 49 50 53 45 4e 44 0d 0a 00              AT+CIPSEND...

000006c4 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z>:
     6c4:	1a 0d 0a 00                                         ....

000006c8 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE>:
     6c8:	41 54 2b 43 49 50 43 4c 4f 53 45 0d 0a 00           AT+CIPCLOSE...

000006d6 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER>:
     6d6:	41 54 2b 43 49 50 53 45 52 56 45 52 3d 25 64 0d     AT+CIPSERVER=%d.
     6e6:	0a 00                                               ..

000006e8 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT>:
     6e8:	41 54 2b 43 49 50 53 48 55 54 0d 0a 00              AT+CIPSHUT...

000006f5 <PM_TWI1_UTIL_ONBOARD_SIM808_OK_R>:
     6f5:	4f 4b 00                                            OK.

000006f8 <PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R>:
     6f8:	2b 55 47 4e 53 49 4e 46 3a 00                       +UGNSINF:.

00000702 <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R>:
     702:	2b 43 52 45 47 3a 20 00                             +CREG: .

0000070a <PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R>:
     70a:	2b 43 47 41 54 54 3a 20 00                          +CGATT: .

00000713 <PM_TWI1_UTIL_ONBOARD_SIM808_RING_R>:
     713:	52 49 4e 47 00                                      RING.

00000718 <PM_USBINIT_HEADER_1>:
     718:	0d 0a 0d 0a 0d 0a 00                                .......

0000071f <PM_USBINIT_HEADER_2>:
     71f:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
     72f:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     73f:	3d 3d 3d 0d 0a 00                                   ===...

00000745 <PM_USBINIT_HEADER_3>:
     745:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
     755:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
     765:	0a 00                                               ..

00000767 <PM_USBINIT_HEADER_4>:
     767:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     777:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
     787:	0a 0d 0a 00                                         ....

0000078b <PM_INFO_PART_L1P1A>:
     78b:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
     79b:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
     7ab:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
     7bb:	6d 56 2c 20 00                                      mV, .

000007c0 <PM_INFO_PART_L1P1B>:
     7c0:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
     7d0:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
     7e0:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

000007ea <PM_INFO_PART_L1P1C>:
     7ea:	6d 50 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66 43     mP_Temp=%+06.2fC
     7fa:	09 20 09 00                                         . ..

000007fe <PM_INFO_PART_L1P2A>:
     7fe:	42 61 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Baro_Temp=%+06.2
     80e:	66 43 2c 20 42 61 72 6f 5f 50 3d 25 37 2e 32 66     fC, Baro_P=%7.2f
     81e:	68 50 61 2c 20 00                                   hPa, .

00000824 <PM_INFO_PART_L1P2B>:
     824:	42 61 72 6f 5f 51 4e 48 3d 25 37 2e 32 66 68 50     Baro_QNH=%7.2fhP
     834:	61 09 20 09 00                                      a. ..

00000839 <PM_INFO_PART_L1P3A>:
     839:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e     Hygro_Temp=%+06.
     849:	32 66 43 2c 20 48 79 67 72 6f 5f 52 65 6c 48 3d     2fC, Hygro_RelH=
     859:	25 30 35 2e 32 66 25 25 2c 20 00                    %05.2f%%, .

00000864 <PM_INFO_PART_L1P3B>:
     864:	48 79 67 72 6f 5f 44 65 77 50 6f 69 6e 74 5f 54     Hygro_DewPoint_T
     874:	65 6d 70 3d 25 2b 30 36 2e 32 66 43 09 20 09 00     emp=%+06.2fC. ..

00000884 <PM_INFO_PART_L1P4A>:
     884:	45 6e 76 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66     Env_Temp=%+06.2f
     894:	43 2c 20 45 6e 76 5f 52 65 6c 48 3d 25 30 35 2e     C, Env_RelH=%05.
     8a4:	32 66 25 25 0d 0a 00                                2f%%...

000008ab <PM_INFO_PART_L2P1A>:
     8ab:	09 41 78 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b     .Ax=%+05.3fg (%+
     8bb:	30 36 64 29 2c 20 41 79 3d 25 2b 30 35 2e 33 66     06d), Ay=%+05.3f
     8cb:	67 20 28 25 2b 30 36 64 29 2c 20 00                 g (%+06d), .

000008d7 <PM_INFO_PART_L2P1B>:
     8d7:	41 7a 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b 30     Az=%+05.3fg (%+0
     8e7:	36 64 29 09 20 09 00                                6d). ..

000008ee <PM_INFO_PART_L2P2A>:
     8ee:	47 78 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gx=%+07.2fdps (%
     8fe:	2b 30 36 64 29 2c 20 47 79 3d 25 2b 30 37 2e 32     +06d), Gy=%+07.2
     90e:	66 64 70 73 20 28 25 2b 30 36 64 29 2c 20 00        fdps (%+06d), .

0000091d <PM_INFO_PART_L2P2B>:
     91d:	47 7a 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gz=%+07.2fdps (%
     92d:	30 36 64 29 09 20 09 00                             06d). ..

00000935 <PM_INFO_PART_L2P3A>:
     935:	4d 78 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mx=%+07.3fuT (%+
     945:	30 36 64 29 2c 20 4d 79 3d 25 2b 30 37 2e 33 66     06d), My=%+07.3f
     955:	75 54 20 28 25 2b 30 36 64 29 2c 20 00              uT (%+06d), .

00000962 <PM_INFO_PART_L2P3B>:
     962:	4d 7a 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mz=%+07.3fuT (%+
     972:	30 36 64 29 09 20 09 00                             06d). ..

0000097a <PM_INFO_PART_L2P4>:
     97a:	47 79 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Gyro_Temp=%+06.2
     98a:	66 43 20 28 25 2b 30 36 64 29 0d 0a 0d 0a 00        fC (%+06d).....

00000999 <PM_INFO_PART_PLL1A>:
     999:	50 4c 4c 3a 20 74 69 6d 65 3d 25 36 6c 64 2e 25     PLL: time=%6ld.%
     9a9:	30 33 6c 64 20 2b 20 25 30 35 64 2f 33 30 45 2b     03ld + %05d/30E+
     9b9:	36 20 73 65 63 2c 20 00                             6 sec, .

000009c1 <PM_INFO_PART_PLL1B>:
     9c1:	31 70 70 73 5f 64 65 76 69 61 74 69 6f 6e 3d 25     1pps_deviation=%
     9d1:	2b 31 30 66 2c 20 00                                +10f, .

000009d8 <PM_INFO_PART_PLL1C>:
     9d8:	58 4f 5f 50 57 4d 3d 25 30 35 6c 64 64 20 3a 20     XO_PWM=%05ldd : 
     9e8:	30 78 25 30 32 78 0d 0a 0d 0a 00                    0x%02x.....

000009f3 <PM_SINE>:
     9f3:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     a03:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     a13:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     a23:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     a33:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     a43:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     a53:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     a63:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     a73:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     a83:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     a93:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     aa3:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     ab3:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     ac3:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     ad3:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     ae3:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     af3:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     b03:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     b13:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     b23:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     b33:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     b43:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     b53:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     b63:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     b73:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     b83:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     b93:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     ba3:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     bb3:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     bc3:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     bd3:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     be3:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     bf3:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     c03:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     c13:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     c23:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     c33:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     c43:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     c53:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     c63:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     c73:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     c83:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     c93:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     ca3:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     cb3:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     cc3:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     cd3:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     ce3:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     cf3:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     d03:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     d13:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     d23:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     d33:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     d43:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     d53:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     d63:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     d73:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     d83:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     d93:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     da3:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     db3:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     dc3:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     dd3:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     de3:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     df3:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     e03:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     e13:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     e23:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     e33:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     e43:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     e53:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     e63:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     e73:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     e83:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     e93:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     ea3:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     eb3:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     ec3:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     ed3:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     ee3:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     ef3:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     f03:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     f13:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     f23:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     f33:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     f43:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     f53:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     f63:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     f73:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     f83:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     f93:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     fa3:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     fb3:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     fc3:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
     fd3:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
     fe3:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
     ff3:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
    1003:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
    1013:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
    1023:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
    1033:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
    1043:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
    1053:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
    1063:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
    1073:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
    1083:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
    1093:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
    10a3:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    10b3:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    10c3:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    10d3:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    10e3:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    10f3:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1103:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1113:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1123:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1133:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1143:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    1153:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    1163:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    1173:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    1183:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    1193:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    11a3:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    11b3:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    11c3:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    11d3:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    11e3:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    11f3:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1203:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1213:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1223:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1233:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1243:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    1253:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    1263:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    1273:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    1283:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    1293:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    12a3:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    12b3:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    12c3:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    12d3:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    12e3:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    12f3:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1303:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1313:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1323:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1333:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1343:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    1353:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    1363:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    1373:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    1383:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    1393:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    13a3:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    13b3:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    13c3:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    13d3:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    13e3:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    13f3:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1403:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1413:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1423:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1433:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1443:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    1453:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    1463:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    1473:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    1483:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    1493:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    14a3:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    14b3:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    14c3:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    14d3:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    14e3:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    14f3:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1503:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1513:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1523:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1533:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1543:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    1553:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    1563:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    1573:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    1583:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    1593:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    15a3:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    15b3:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    15c3:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    15d3:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    15e3:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    15f3:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1603:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1613:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1623:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1633:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1643:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    1653:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    1663:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    1673:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    1683:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    1693:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    16a3:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    16b3:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    16c3:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    16d3:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    16e3:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    16f3:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1703:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1713:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1723:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1733:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1743:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    1753:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    1763:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    1773:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    1783:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    1793:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    17a3:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    17b3:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    17c3:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    17d3:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    17e3:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    17f3:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1803:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1813:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1823:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1833:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1843:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    1853:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    1863:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    1873:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    1883:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    1893:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    18a3:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    18b3:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    18c3:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    18d3:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    18e3:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    18f3:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1903:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1913:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1923:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1933:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1943:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    1953:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    1963:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    1973:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    1983:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    1993:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    19a3:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    19b3:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    19c3:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    19d3:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    19e3:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    19f3:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1a03:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1a13:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1a23:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1a33:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1a43:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1a53:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    1a63:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    1a73:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    1a83:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    1a93:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    1aa3:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1ab3:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1ac3:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1ad3:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1ae3:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1af3:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1b03:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1b13:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1b23:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1b33:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1b43:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1b53:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1b63:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1b73:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1b83:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1b93:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1ba3:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1bb3:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1bc3:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1bd3:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1be3:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1bf3:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1c03:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1c13:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1c23:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1c33:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1c43:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1c53:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1c63:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1c73:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1c83:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1c93:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1ca3:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1cb3:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1cc3:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1cd3:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1ce3:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1cf3:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1d03:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1d13:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1d23:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1d33:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1d43:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1d53:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1d63:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1d73:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1d83:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1d93:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1da3:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1db3:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1dc3:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1dd3:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1de3:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1df3:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1e03:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1e13:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1e23:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1e33:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1e43:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1e53:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1e63:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1e73:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1e83:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1e93:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1ea3:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1eb3:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1ec3:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1ed3:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1ee3:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1ef3:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1f03:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1f13:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1f23:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1f33:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1f43:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1f53:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1f63:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1f73:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1f83:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1f93:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1fa3:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    1fb3:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    1fc3:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    1fd3:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    1fe3:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    1ff3:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    2003:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    2013:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    2023:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    2033:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    2043:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    2053:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    2063:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    2073:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    2083:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    2093:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    20a3:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    20b3:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    20c3:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    20d3:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    20e3:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    20f3:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2103:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2113:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2123:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2133:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2143:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    2153:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    2163:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    2173:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    2183:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    2193:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    21a3:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    21b3:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    21c3:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    21d3:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    21e3:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    21f3:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2203:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2213:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2223:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2233:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2243:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    2253:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    2263:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    2273:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    2283:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    2293:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    22a3:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    22b3:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    22c3:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    22d3:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    22e3:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    22f3:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2303:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2313:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2323:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2333:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2343:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    2353:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    2363:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    2373:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    2383:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    2393:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    23a3:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    23b3:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    23c3:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    23d3:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    23e3:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    23f3:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2403:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2413:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2423:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2433:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2443:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    2453:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    2463:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    2473:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    2483:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    2493:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    24a3:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    24b3:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    24c3:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    24d3:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    24e3:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    24f3:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2503:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2513:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2523:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2533:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2543:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    2553:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    2563:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    2573:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    2583:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    2593:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    25a3:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    25b3:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    25c3:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    25d3:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    25e3:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    25f3:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2603:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2613:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2623:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2633:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2643:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    2653:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    2663:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    2673:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    2683:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    2693:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    26a3:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    26b3:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    26c3:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    26d3:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    26e3:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    26f3:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2703:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2713:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2723:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2733:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2743:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    2753:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    2763:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    2773:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    2783:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    2793:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    27a3:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    27b3:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    27c3:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    27d3:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    27e3:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    27f3:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2803:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2813:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2823:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2833:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2843:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    2853:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    2863:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    2873:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    2883:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    2893:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    28a3:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    28b3:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    28c3:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    28d3:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    28e3:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    28f3:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2903:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2913:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2923:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2933:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2943:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    2953:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    2963:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    2973:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    2983:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    2993:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    29a3:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    29b3:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    29c3:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    29d3:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    29e3:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

000029f3 <PM_SINE_IP>:
    29f3:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
    2a03:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
    2a13:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
    2a23:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
    2a33:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
    2a43:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
    2a53:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
    2a63:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
    2a73:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
    2a83:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
    2a93:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
    2aa3:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
    2ab3:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
    2ac3:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
    2ad3:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
    2ae3:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
    2af3:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
    2b03:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
    2b13:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
    2b23:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
    2b33:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
    2b43:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
    2b53:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
    2b63:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
    2b73:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
    2b83:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
    2b93:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
    2ba3:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
    2bb3:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
    2bc3:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
    2bd3:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
    2be3:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
    2bf3:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
    2c03:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
    2c13:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
    2c23:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
    2c33:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
    2c43:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
    2c53:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
    2c63:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
    2c73:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
    2c83:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
    2c93:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
    2ca3:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
    2cb3:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
    2cc3:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
    2cd3:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
    2ce3:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
    2cf3:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
    2d03:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
    2d13:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
    2d2b:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
    2d4b:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
    2d5b:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
    2d6b:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
    2d7b:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
    2d8b:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
    2d9b:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
    2dab:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
    2dbb:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
    2dcb:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
    2ddb:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
    2deb:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
    2dfb:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
    2e0b:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
    2e1b:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
    2e2b:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
    2e3b:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
    2e4b:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
    2e5b:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
    2e6b:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
    2e7b:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
    2e8b:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
    2e9b:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
    2eab:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
    2ebb:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
    2ecb:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
    2edb:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
    2eeb:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
    2efb:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
    2f0b:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
    2f1b:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
    2f2b:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
    2f3b:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
    2f4b:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
    2f5b:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
    2f6b:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
    2f7b:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
    2f8b:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
    2f9b:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
    2fab:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
    2fbb:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
    2fcb:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
    2fdb:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
    2feb:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
    2ffb:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
    300b:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
    301b:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
    302b:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
    303b:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
    304b:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
    305b:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
    306b:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00003073 <PM_HELP_HDR_1>:
    3073:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    3083:	2a 2a 0d 0a 00                                      **...

00003088 <PM_HELP_HDR_2>:
    3088:	2a 20 43 4f 4d 4d 41 4e 44 53 20 2a 0d 0a 2a 2a     * COMMANDS *..**
    3098:	2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a 0d 0a 00        **********.....

000030a7 <PM_HELP_ADC_1>:
    30a7:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    30b7:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    30c7:	20 00                                                .

000030c9 <PM_HELP_ADC_2>:
    30c9:	31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e 64     1: turn ADCA and
    30d9:	20 41 44 43 42 20 6f 6e 0d 0a 00                     ADCB on...

000030e4 <PM_HELP_APRS_1>:
    30e4:	61 70 72 73 3d 09 09 30 3a 20 4f 46 46 2c 20 31     aprs=..0: OFF, 1
    30f4:	3a 20 4f 4e 0d 0a 00                                : ON...

000030fb <PM_HELP_APRS_2>:
    30fb:	09 09 63 61 6c 6c 3d 3c 73 74 72 3e 3a 20 63 61     ..call=<str>: ca
    310b:	6c 6c 73 69 67 6e 0d 0a 00                          llsign...

00003114 <PM_HELP_APRS_3>:
    3114:	09 09 73 73 69 64 3d 5b 2d 5d 30 2d 31 35 3a 20     ..ssid=[-]0-15: 
    3124:	53 53 49 44 0d 0a 00                                SSID...

0000312b <PM_HELP_APRS_4>:
    312b:	09 09 75 73 65 72 3d 3c 73 74 72 3e 3a 20 75 73     ..user=<str>: us
    313b:	65 72 20 6c 6f 67 69 6e 0d 0a 00                    er login...

00003146 <PM_HELP_APRS_5>:
    3146:	09 09 70 77 64 3d 3c 73 74 72 3e 3a 20 70 61 73     ..pwd=<str>: pas
    3156:	73 77 6f 72 64 0d 0a 00                             sword...

0000315e <PM_HELP_AT_1>:
    315e:	41 54 09 09 43 4d 44 20 74 6f 20 73 65 6e 64 20     AT..CMD to send 
    316e:	74 6f 20 74 68 65 20 53 49 4d 38 30 38 0d 0a 00     to the SIM808...

0000317e <PM_HELP_BIAS_1>:
    317e:	62 69 61 73 3d 09 09 30 2d 36 33 3a 20 62 69 61     bias=..0-63: bia
    318e:	73 20 76 6f 6c 74 61 67 65 20 00                    s voltage .

00003199 <PM_HELP_BIAS_2>:
    3199:	66 6f 72 20 4c 43 44 20 63 6f 6e 74 72 61 73 74     for LCD contrast
    31a9:	0d 0a 00                                            ...

000031ac <PM_HELP_BL_1>:
    31ac:	62 6c 3d 09 09 30 2d 32 35 35 3a 20 62 61 63 6b     bl=..0-255: back
    31bc:	6c 69 67 68 74 20 50 57 4d 2c 20 00                 light PWM, .

000031c8 <PM_HELP_BL_2>:
    31c8:	2d 31 3a 20 41 55 54 4f 2c 20 2d 32 3a 20 54 55     -1: AUTO, -2: TU
    31d8:	52 4e 4c 49 47 48 54 20 73 70 65 63 69 61 6c 0d     RNLIGHT special.
    31e8:	0a 00                                               ..

000031ea <PM_HELP_CAL_1>:
    31ea:	63 61 6c 3d 09 09 64 65 66 61 75 6c 74 73 3a 20     cal=..defaults: 
    31fa:	73 61 76 65 20 64 65 66 61 75 6c 74 20 76 61 6c     save default val
    320a:	75 65 73 20 00                                      ues .

0000320f <PM_HELP_CAL_2>:
    320f:	74 6f 20 45 45 50 52 4f 4d 0d 0a 00                 to EEPROM...

0000321b <PM_HELP_CAL_3>:
    321b:	09 09 61 63 63 65 6c 78 3a 20 58 2d 61 78 69 73     ..accelx: X-axis
    322b:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 59 2f      1g fact-cal, Y/
    323b:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 0d 0a 00        Z offset-cal...

0000324a <PM_HELP_CAL_4>:
    324a:	09 09 61 63 63 65 6c 79 3a 20 59 2d 61 78 69 73     ..accely: Y-axis
    325a:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    326a:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 0d 0a 00        Z offset-cal...

00003279 <PM_HELP_CAL_5>:
    3279:	09 09 61 63 63 65 6c 7a 3a 20 5a 2d 61 78 69 73     ..accelz: Z-axis
    3289:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    3299:	59 20 6f 66 66 73 65 74 2d 63 61 6c 0d 0a 00        Y offset-cal...

000032a8 <PM_HELP_CAL_6>:
    32a8:	09 09 67 79 72 6f 3a 20 72 65 64 75 63 65 20 47     ..gyro: reduce G
    32b8:	59 52 4f 20 6f 66 66 73 65 74 20 65 72 72 6f 72     YRO offset error
    32c8:	73 0d 0a 00                                         s...

000032cc <PM_HELP_DAC_1>:
    32cc:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    32dc:	43 42 20 6f 66 66 2c 20 00                          CB off, .

000032e5 <PM_HELP_DAC_2>:
    32e5:	31 3a 20 74 75 72 6e 20 44 41 43 42 20 6f 6e 0d     1: turn DACB on.
    32f5:	0a 00                                               ..

000032f7 <PM_HELP_DDS_1>:
    32f7:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    3307:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    3317:	20 00                                                .

00003319 <PM_HELP_DDS_2>:
    3319:	62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00           b: DDS1 mHz, .

00003327 <PM_HELP_DDS_3>:
    3327:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    3337:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    3347:	65 67 0d 0a 00                                      eg...

0000334c <PM_HELP_EB_1>:
    334c:	65 62 3d 09 09 30 3a 20 65 72 72 6f 72 20 62 65     eb=..0: error be
    335c:	65 70 20 4f 46 46 2c 20 31 3a 20 4f 4e 0d 0a 00     ep OFF, 1: ON...

0000336c <PM_HELP_ENV_T_1>:
    336c:	65 6e 76 5f 74 3d 09 09 74 65 6d 70 3a 20 6f 66     env_t=..temp: of
    337c:	20 65 6e 76 69 72 6f 6e 6d 65 6e 74 20 69 6e 20      environment in 
    338c:	64 65 67 43 0d 0a 00                                degC...

00003393 <PM_HELP_GSM_1>:
    3393:	67 73 6d 3d 09 09 30 3a 20 4f 46 46 2c 20 31 3a     gsm=..0: OFF, 1:
    33a3:	20 4f 4e 0d 0a 00                                    ON...

000033a9 <PM_HELP_GSM_2>:
    33a9:	09 09 61 70 72 73 3d 30 3a 20 41 50 52 53 20 76     ..aprs=0: APRS v
    33b9:	69 61 20 47 53 4d 20 4f 46 46 2c 20 31 3a 20 4f     ia GSM OFF, 1: O
    33c9:	4e 0d 0a 00                                         N...

000033cd <PM_HELP_GSM_3>:
    33cd:	09 09 70 69 6e 3d 3c 70 69 6e 3e 3a 20 74 68 65     ..pin=<pin>: the
    33dd:	20 50 49 4e 20 6f 66 20 74 68 65 20 47 53 4d 20      PIN of the GSM 
    33ed:	73 6d 61 72 74 20 63 61 72 64 0d 0a 00              smart card...

000033fa <PM_HELP_HELP_1>:
    33fa:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    340a:	6d 61 74 69 6f 6e 20 70 61 67 65 20 00              mation page .

00003417 <PM_HELP_HELP_2>:
    3417:	61 62 6f 75 74 20 61 6c 6c 20 61 76 61 69 6c 61     about all availa
    3427:	62 6c 65 20 63 6f 6d 6d 61 6e 64 73 0d 0a 00        ble commands...

00003436 <PM_HELP_INFO_1>:
    3436:	69 6e 66 6f 3d 09 09 30 3a 20 4f 46 46 2c 20 30     info=..0: OFF, 0
    3446:	78 30 31 3a 20 41 54 78 6d 65 67 61 2c 20 00        x01: ATxmega, .

00003455 <PM_HELP_INFO_2>:
    3455:	30 78 30 32 3a 20 53 49 4d 38 30 38 2c 20 00        0x02: SIM808, .

00003464 <PM_HELP_INFO_3>:
    3464:	30 78 30 34 3a 20 31 50 50 53 2f 50 4c 4c 0d 0a     0x04: 1PPS/PLL..
	...

00003475 <PM_HELP_KB_1>:
    3475:	6b 62 3d 09 09 30 3a 20 6b 65 79 20 62 65 65 70     kb=..0: key beep
    3485:	20 4f 46 46 2c 20 31 3a 20 4f 4e 0d 0a 00            OFF, 1: ON...

00003493 <PM_HELP_PT_1>:
    3493:	70 74 3d 09 09 30 3a 20 70 69 74 63 68 20 74 6f     pt=..0: pitch to
    34a3:	6e 65 20 4f 46 46 2c 20 00                          ne OFF, .

000034ac <PM_HELP_PT_2>:
    34ac:	31 3a 20 74 75 72 6e 20 73 70 65 65 64 2c 20 32     1: turn speed, 2
    34bc:	3a 20 76 61 72 69 6f 6d 65 74 65 72 0d 0a 00        : variometer...

000034cb <PM_HELP_QNH_AUTO_1>:
    34cb:	71 6e 68 3d 09 09 61 75 74 6f 3a 20 68 65 69 67     qnh=..auto: heig
    34db:	68 74 20 69 73 20 74 61 6b 65 6e 20 66 72 6f 6d     ht is taken from
    34eb:	20 47 50 53 0d 0a 00                                 GPS...

000034f2 <PM_HELP_QNH_M_1>:
    34f2:	71 6e 68 5f 6d 3d 09 09 68 65 69 67 68 74 3a 20     qnh_m=..height: 
    3502:	66 69 78 65 64 20 76 61 6c 75 65 20 69 6e 20 6d     fixed value in m
    3512:	65 74 65 72 73 0d 0a 00                             eters...

0000351a <PM_HELP_RESET_1>:
    351a:	72 65 73 65 74 3d 09 09 31 3a 20 72 65 62 6f 6f     reset=..1: reboo
    352a:	74 20 41 4c 4c 0d 0a 00                             t ALL...

00003532 <PM_HELP_SHUT_1>:
    3532:	73 68 75 74 09 09 53 68 75 74 64 6f 77 6e 20 74     shut..Shutdown t
    3542:	68 69 73 20 64 65 76 69 63 65 0d 0a 00              his device...

0000354f <PM_HELP_XO_1>:
    354f:	78 6f 3d 09 09 30 2d 36 35 35 33 35 3a 20 56 43     xo=..0-65535: VC
    355f:	54 43 58 4f 20 70 75 6c 6c 20 76 6f 6c 74 61 67     TCXO pull voltag
    356f:	65 2c 20 00                                         e, .

00003573 <PM_HELP_XO_2>:
    3573:	2d 31 3a 20 50 4c 4c 20 4f 4e 0d 0a 00              -1: PLL ON...

00003580 <PM_IP_CMD_NewLine>:
    3580:	0d 0a 00                                            ...

00003583 <PM_IP_CMD_CmdLine>:
    3583:	0d 0a 3e 20 00                                      ..> .

00003588 <PM_IP_CMD_adc>:
    3588:	61 64 63 3d 00                                      adc=.

0000358d <PM_IP_CMD_aprs_num>:
    358d:	61 70 72 73 3d 00                                   aprs=.

00003593 <PM_IP_CMD_aprs_call>:
    3593:	61 70 72 73 3d 63 61 6c 6c 3d 00                    aprs=call=.

0000359e <PM_IP_CMD_aprs_ssid>:
    359e:	61 70 72 73 3d 73 73 69 64 3d 00                    aprs=ssid=.

000035a9 <PM_IP_CMD_aprs_user>:
    35a9:	61 70 72 73 3d 75 73 65 72 3d 00                    aprs=user=.

000035b4 <PM_IP_CMD_aprs_pwd>:
    35b4:	61 70 72 73 3d 70 77 64 3d 00                       aprs=pwd=.

000035be <PM_IP_CMD_AT>:
    35be:	41 54 00                                            AT.

000035c1 <PM_IP_CMD_A_slash>:
    35c1:	41 2f 00                                            A/.

000035c4 <PM_IP_CMD_bias>:
    35c4:	62 69 61 73 3d 00                                   bias=.

000035ca <PM_IP_CMD_bl>:
    35ca:	62 6c 3d 00                                         bl=.

000035ce <PM_IP_CMD_cal_accelx>:
    35ce:	63 61 6c 3d 61 63 63 65 6c 78 00                    cal=accelx.

000035d9 <PM_IP_CMD_cal_accely>:
    35d9:	63 61 6c 3d 61 63 63 65 6c 79 00                    cal=accely.

000035e4 <PM_IP_CMD_cal_accelz>:
    35e4:	63 61 6c 3d 61 63 63 65 6c 7a 00                    cal=accelz.

000035ef <PM_IP_CMD_cal_defaults>:
    35ef:	63 61 6c 3d 64 65 66 61 75 6c 74 73 00              cal=defaults.

000035fc <PM_IP_CMD_cal_gyro>:
    35fc:	63 61 6c 3d 67 79 72 6f 00                          cal=gyro.

00003605 <PM_IP_CMD_dac>:
    3605:	64 61 63 3d 00                                      dac=.

0000360a <PM_IP_CMD_dds>:
    360a:	64 64 73 3d 00                                      dds=.

0000360f <PM_IP_CMD_eb>:
    360f:	65 62 3d 00                                         eb=.

00003613 <PM_IP_CMD_env_t>:
    3613:	65 6e 76 5f 74 3d 00                                env_t=.

0000361a <PM_IP_CMD_gsm_num>:
    361a:	67 73 6d 3d 00                                      gsm=.

0000361f <PM_IP_CMD_gsm_aprs>:
    361f:	67 73 6d 3d 61 70 72 73 3d 00                       gsm=aprs=.

00003629 <PM_IP_CMD_gsm_pin>:
    3629:	67 73 6d 3d 70 69 6e 3d 00                          gsm=pin=.

00003632 <PM_IP_CMD_help>:
    3632:	68 65 6c 70 00                                      help.

00003637 <PM_IP_CMD_info>:
    3637:	69 6e 66 6f 3d 00                                   info=.

0000363d <PM_IP_CMD_kb>:
    363d:	6b 62 3d 00                                         kb=.

00003641 <PM_IP_CMD_pt>:
    3641:	70 74 3d 00                                         pt=.

00003645 <PM_IP_CMD_qnh_auto>:
    3645:	71 6e 68 3d 61 75 74 6f 00                          qnh=auto.

0000364e <PM_IP_CMD_qnh_m>:
    364e:	71 6e 68 5f 6d 3d 00                                qnh_m=.

00003655 <PM_IP_CMD_reset>:
    3655:	72 65 73 65 74 3d 00                                reset=.

0000365c <PM_IP_CMD_shut>:
    365c:	73 68 75 74 00                                      shut.

00003661 <PM_IP_CMD_xo>:
    3661:	78 6f 3d 00                                         xo=.

00003665 <PM_UNKNOWN_01>:
    3665:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    3675:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    3685:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    3695:	6c 70 0d 0a 00                                      lp...

0000369a <PM_FORMAT_02LD>:
    369a:	25 30 32 6c 64 00                                   %02ld.

000036a0 <PM_FORMAT_03LD>:
    36a0:	25 30 33 6c 64 00                                   %03ld.

000036a6 <PM_FORMAT_4LD>:
    36a6:	25 34 6c 64 00                                      %4ld.

000036ab <PM_FORMAT_4F1>:
    36ab:	25 34 2e 31 66 00                                   %4.1f.

000036b1 <PM_FORMAT_5F1>:
    36b1:	25 35 2e 31 66 00                                   %5.1f.

000036b7 <PM_FORMAT_5F3>:
    36b7:	25 35 2e 33 66 00                                   %5.3f.

000036bd <PM_FORMAT_05LD>:
    36bd:	25 30 35 6c 64 00                                   %05ld.

000036c3 <PM_FORMAT_05F2>:
    36c3:	25 30 35 2e 32 66 00                                %05.2f.

000036ca <PM_FORMAT_07F2>:
    36ca:	25 30 37 2e 32 66 00                                %07.2f.

000036d1 <PM_FORMAT_KMPH>:
    36d1:	6b 6d 68 00                                         kmh.

000036d5 <PM_TWI1_INIT_HYGRO_01>:
    36d5:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    36e5:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    36f5:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    3705:	25 30 32 58 0d 0a 00                                %02X...

0000370c <PM_TWI1_INIT_HYGRO_02>:
    370c:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    371c:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    372c:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    373c:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    374c:	6f 6e 73 65 0d 0a 00                                onse...

00003753 <PM_TWI1_INIT_HYGRO_03>:
    3753:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    3763:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    3773:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    3783:	0a 00                                               ..

00003785 <PM_TWI1_INIT_HYGRO_04>:
    3785:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3795:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

000037a3 <PM_TWI1_INIT_HYGRO_05>:
    37a3:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    37b3:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    37c3:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

000037d4 <PM_TWI1_INIT_ONBOARD_HYGRO_OK>:
    37d4:	49 6e 69 74 3a 20 48 79 67 72 6f 20 73 75 63 63     Init: Hygro succ
    37e4:	65 73 73 00                                         ess.

000037e8 <PM_TWI1_INIT_GYRO_01>:
    37e8:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    37f8:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    3808:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    3818:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00003825 <PM_TWI1_INIT_GYRO_02>:
    3825:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3835:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    3845:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    3855:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

0000385f <PM_TWI1_INIT_GYRO_03>:
    385f:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    386f:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    387f:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    388f:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

0000389a <PM_TWI1_INIT_GYRO_04>:
    389a:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    38aa:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

000038b8 <PM_TWI1_INIT_GYRO_05>:
    38b8:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    38c8:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    38d8:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

000038e9 <PM_TWI1_INIT_ONBOARD_GYRO_OK>:
    38e9:	49 6e 69 74 3a 20 47 79 72 6f 20 20 73 75 63 63     Init: Gyro  succ
    38f9:	65 73 73 00                                         ess.

000038fd <PM_TWI1_INIT_BARO_01>:
    38fd:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    390d:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    391d:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    392d:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

00003939 <PM_TWI1_INIT_BARO_02>:
    3939:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3949:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    3959:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    3969:	64 29 0d 0a 00                                      d)...

0000396e <PM_TWI1_INIT_BARO_03>:
    396e:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    397e:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    398e:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    399e:	20 25 64 0d 0a 00                                    %d...

000039a4 <PM_TWI1_INIT_BARO_04>:
    39a4:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    39b4:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    39c4:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    39d4:	64 29 0d 0a 00                                      d)...

000039d9 <PM_TWI1_INIT_BARO_05>:
    39d9:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    39e9:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

000039f7 <PM_TWI1_INIT_BARO_06>:
    39f7:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3a07:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3a17:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003a28 <PM_TWI1_INIT_ONBOARD_BARO_OK>:
    3a28:	49 6e 69 74 3a 20 42 61 72 6f 20 20 73 75 63 63     Init: Baro  succ
    3a38:	65 73 73 00                                         ess.

00003a3c <PM_TWI1_INIT_ONBOARD_01>:
    3a3c:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00003a4c <PM_TWIHEADER_FINDMESAT>:
    3a4c:	46 69 6e 64 4d 65 53 41 54 00                       FindMeSAT.

00003a56 <PM_TWIHEADER_BY_DF4IAH>:
    3a56:	62 79 20 44 46 34 49 41 48 00                       by DF4IAH.

00003a60 <PM_TWIINIT_DATE_TIME>:
    3a60:	20 20 20 20 2d 20 20 2d 20 20 20 20 20 3a 20 20         -  -     :  
    3a70:	3a 20 20 20 55 54 43 00                             :   UTC.

00003a78 <PM_TWIINIT_MP_TEMP>:
    3a78:	6d 50 20 54 65 6d 70 20 3d 00                       mP Temp =.

00003a82 <PM_TWIINIT_MP_UUSB>:
    3a82:	55 75 73 62 20 3d 00                                Uusb =.

00003a89 <PM_TWIINIT_MP_UBAT>:
    3a89:	55 62 61 74 20 3d 00                                Ubat =.

00003a90 <PM_TWIINIT_MP_UVCTCXO>:
    3a90:	55 76 63 74 63 78 6f 20 3d 00                       Uvctcxo =.

00003a9a <PM_TWIINIT_ENV_TEMP>:
    3a9a:	45 6e 76 54 65 6d 70 20 3d 00                       EnvTemp =.

00003aa4 <PM_TWIINIT_ENV_RELH>:
    3aa4:	45 6e 76 52 65 6c 48 20 3d 00                       EnvRelH =.

00003aae <PM_TWIINIT_DP_TEMP>:
    3aae:	44 50 5f 54 65 6d 70 20 3d 00                       DP_Temp =.

00003ab8 <PM_TWIINIT_QNH>:
    3ab8:	51 4e 48 20 68 50 61 20 3d 00                       QNH hPa =.

00003ac2 <PM_TWIINIT_C>:
    3ac2:	43 00                                               C.

00003ac4 <PM_TWIINIT_V>:
    3ac4:	56 00                                               V.

00003ac6 <PM_TWIINIT_P100>:
    3ac6:	25 00                                               %.

00003ac8 <PM_TWIINIT_GX>:
    3ac8:	47 78 00                                            Gx.

00003acb <PM_TWIINIT_GY>:
    3acb:	47 79 00                                            Gy.

00003ace <PM_TWIINIT_GZ>:
    3ace:	47 7a 00                                            Gz.

00003ad1 <PM_TWIINIT_MAGNETICS>:
    3ad1:	4d 61 67 6e 65 74 69 63 73 00                       Magnetics.

00003adb <PM_TWIINIT_ACCEL>:
    3adb:	41 63 63 65 6c 2e 00                                Accel..

00003ae2 <PM_APRS_TX_HTTP_L1>:
    3ae2:	50 4f 53 54 20 2f 20 48 54 54 50 2f 31 2e 31 0d     POST / HTTP/1.1.
    3af2:	0a 00                                               ..

00003af4 <PM_APRS_TX_HTTP_L2>:
    3af4:	43 6f 6e 74 65 6e 74 2d 4c 65 6e 67 74 68 3a 20     Content-Length: 
    3b04:	25 64 0d 0a 00                                      %d...

00003b09 <PM_APRS_TX_HTTP_L3>:
    3b09:	43 6f 6e 74 65 6e 74 2d 54 79 70 65 3a 20 61 70     Content-Type: ap
    3b19:	70 6c 69 63 61 74 69 6f 6e 2f 6f 63 74 65 74 2d     plication/octet-
    3b29:	73 74 72 65 61 6d 0d 0a 00                          stream...

00003b32 <PM_APRS_TX_HTTP_L4>:
    3b32:	41 63 63 65 70 74 2d 54 79 70 65 3a 20 74 65 78     Accept-Type: tex
    3b42:	74 2f 70 6c 61 69 6e 0d 0a 0d 0a 00                 t/plain.....

00003b4e <PM_APRS_TX_LOGIN>:
    3b4e:	75 73 65 72 20 25 73 20 70 61 73 73 20 25 73 20     user %s pass %s 
    3b5e:	76 65 72 73 20 25 73 20 25 73 0d 0a 00              vers %s %s...

00003b6b <PM_APRS_TX_FORWARD>:
    3b6b:	25 73 25 73 3e 41 50 52 53 2c 54 43 50 49 50 2a     %s%s>APRS,TCPIP*
    3b7b:	3a 00                                               :.

00003b7d <PM_APRS_TX_POS>:
    3b7d:	21 25 30 32 64 25 35 2e 32 66 25 63 25 63 25 30     !%02d%5.2f%c%c%0
    3b8d:	33 64 25 35 2e 32 66 25 63 25 63 25 30 33 64 2f     3d%5.2f%c%c%03d/
    3b9d:	25 30 33 64 00                                      %03d.

00003ba2 <PM_APRS_TX_N1>:
    3ba2:	25 63 47 78 3d 25 2b 30 36 2e 31 66 64 20 47 79     %cGx=%+06.1fd Gy
    3bb2:	3d 25 2b 30 36 2e 31 66 64 20 47 7a 3d 25 2b 30     =%+06.1fd Gz=%+0
    3bc2:	36 2e 31 66 64 00                                   6.1fd.

00003bc8 <PM_APRS_TX_N2>:
    3bc8:	25 63 41 78 3d 25 2b 36 2e 33 66 67 20 41 79 3d     %cAx=%+6.3fg Ay=
    3bd8:	25 2b 36 2e 33 66 67 20 41 7a 3d 25 2b 36 2e 33     %+6.3fg Az=%+6.3
    3be8:	66 67 00                                            fg.

00003beb <PM_APRS_TX_N3>:
    3beb:	25 63 4d 78 3d 25 2b 36 2e 31 66 75 54 20 4d 79     %cMx=%+6.1fuT My
    3bfb:	3d 25 2b 36 2e 31 66 75 54 20 4d 7a 3d 25 2b 36     =%+6.1fuT Mz=%+6
    3c0b:	2e 31 66 75 54 00                                   .1fuT.

00003c11 <PM_APRS_TX_N4>:
    3c11:	25 63 2f 41 3d 25 30 36 6c 64 20 44 50 3d 25 2b     %c/A=%06ld DP=%+
    3c21:	35 2e 32 66 43 20 51 4e 48 3d 25 37 2e 32 66 68     5.2fC QNH=%7.2fh
    3c31:	50 61 00                                            Pa.

00003c34 <PM_DEBUG_MAIN_1PPS_1>:
    3c34:	44 45 42 55 47 5f 4d 41 49 4e 5f 31 50 50 53 3a     DEBUG_MAIN_1PPS:
    3c44:	20 64 69 66 66 3d 25 2b 30 34 64 2c 20 6c 61 73      diff=%+04d, las
    3c54:	74 5f 61 64 6a 75 73 74 3d 25 64 2c 20 69 6e 53     t_adjust=%d, inS
    3c64:	70 61 6e 3d 25 64 2c 20 00                          pan=%d, .

00003c6d <PM_DEBUG_MAIN_1PPS_2>:
    3c6d:	64 6f 55 70 64 61 74 65 3d 25 64 2c 20 6f 75 74     doUpdate=%d, out
    3c7d:	4f 66 53 79 6e 63 3d 25 64 0d 0a 00 00              OfSync=%d....

00003c8a <__ctors_end>:
    3c8a:	11 24       	eor	r1, r1
    3c8c:	1f be       	out	0x3f, r1	; 63
    3c8e:	cf ef       	ldi	r28, 0xFF	; 255
    3c90:	cd bf       	out	0x3d, r28	; 61
    3c92:	df e5       	ldi	r29, 0x5F	; 95
    3c94:	de bf       	out	0x3e, r29	; 62
    3c96:	00 e0       	ldi	r16, 0x00	; 0
    3c98:	0c bf       	out	0x3c, r16	; 60

00003c9a <__do_copy_data>:
    3c9a:	12 e2       	ldi	r17, 0x22	; 34
    3c9c:	a0 e0       	ldi	r26, 0x00	; 0
    3c9e:	b0 e2       	ldi	r27, 0x20	; 32
    3ca0:	e6 e9       	ldi	r30, 0x96	; 150
    3ca2:	f0 e7       	ldi	r31, 0x70	; 112
    3ca4:	02 e0       	ldi	r16, 0x02	; 2
    3ca6:	0b bf       	out	0x3b, r16	; 59
    3ca8:	02 c0       	rjmp	.+4      	; 0x3cae <__do_copy_data+0x14>
    3caa:	07 90       	elpm	r0, Z+
    3cac:	0d 92       	st	X+, r0
    3cae:	ac 3a       	cpi	r26, 0xAC	; 172
    3cb0:	b1 07       	cpc	r27, r17
    3cb2:	d9 f7       	brne	.-10     	; 0x3caa <__do_copy_data+0x10>

00003cb4 <__do_clear_bss>:
    3cb4:	21 e3       	ldi	r18, 0x31	; 49
    3cb6:	ac ea       	ldi	r26, 0xAC	; 172
    3cb8:	b2 e2       	ldi	r27, 0x22	; 34
    3cba:	01 c0       	rjmp	.+2      	; 0x3cbe <.do_clear_bss_start>

00003cbc <.do_clear_bss_loop>:
    3cbc:	1d 92       	st	X+, r1

00003cbe <.do_clear_bss_start>:
    3cbe:	af 3e       	cpi	r26, 0xEF	; 239
    3cc0:	b2 07       	cpc	r27, r18
    3cc2:	e1 f7       	brne	.-8      	; 0x3cbc <.do_clear_bss_loop>
    3cc4:	0f 94 d6 0e 	call	0x21dac	; 0x21dac <main>
    3cc8:	0d 94 27 38 	jmp	0x2704e	; 0x2704e <_exit>

00003ccc <__bad_interrupt>:
    3ccc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00003cd0 <usart_serial_putchar>:
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
	*data = usart_getchar(usart);
}
    3cd0:	cf 93       	push	r28
    3cd2:	df 93       	push	r29
    3cd4:	00 d0       	rcall	.+0      	; 0x3cd6 <usart_serial_putchar+0x6>
    3cd6:	cd b7       	in	r28, 0x3d	; 61
    3cd8:	de b7       	in	r29, 0x3e	; 62
    3cda:	89 83       	std	Y+1, r24	; 0x01
    3cdc:	9a 83       	std	Y+2, r25	; 0x02
    3cde:	6b 83       	std	Y+3, r22	; 0x03
    3ce0:	89 81       	ldd	r24, Y+1	; 0x01
    3ce2:	9a 81       	ldd	r25, Y+2	; 0x02
    3ce4:	6b 81       	ldd	r22, Y+3	; 0x03
    3ce6:	1a d3       	rcall	.+1588   	; 0x431c <usart_putchar>
    3ce8:	23 96       	adiw	r28, 0x03	; 3
    3cea:	cd bf       	out	0x3d, r28	; 61
    3cec:	de bf       	out	0x3e, r29	; 62
    3cee:	df 91       	pop	r29
    3cf0:	cf 91       	pop	r28
    3cf2:	08 95       	ret

00003cf4 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    3cf4:	cf 93       	push	r28
    3cf6:	df 93       	push	r29
    3cf8:	00 d0       	rcall	.+0      	; 0x3cfa <usart_serial_write_packet+0x6>
    3cfa:	00 d0       	rcall	.+0      	; 0x3cfc <usart_serial_write_packet+0x8>
    3cfc:	cd b7       	in	r28, 0x3d	; 61
    3cfe:	de b7       	in	r29, 0x3e	; 62
    3d00:	89 83       	std	Y+1, r24	; 0x01
    3d02:	9a 83       	std	Y+2, r25	; 0x02
    3d04:	6b 83       	std	Y+3, r22	; 0x03
    3d06:	7c 83       	std	Y+4, r23	; 0x04
    3d08:	4d 83       	std	Y+5, r20	; 0x05
    3d0a:	5e 83       	std	Y+6, r21	; 0x06
	while (len) {
    3d0c:	12 c0       	rjmp	.+36     	; 0x3d32 <usart_serial_write_packet+0x3e>
		usart_serial_putchar(usart, *data);
    3d0e:	8b 81       	ldd	r24, Y+3	; 0x03
    3d10:	9c 81       	ldd	r25, Y+4	; 0x04
    3d12:	fc 01       	movw	r30, r24
    3d14:	20 81       	ld	r18, Z
    3d16:	89 81       	ldd	r24, Y+1	; 0x01
    3d18:	9a 81       	ldd	r25, Y+2	; 0x02
    3d1a:	62 2f       	mov	r22, r18
    3d1c:	d9 df       	rcall	.-78     	; 0x3cd0 <usart_serial_putchar>
		len--;
    3d1e:	8d 81       	ldd	r24, Y+5	; 0x05
    3d20:	9e 81       	ldd	r25, Y+6	; 0x06
    3d22:	01 97       	sbiw	r24, 0x01	; 1
    3d24:	8d 83       	std	Y+5, r24	; 0x05
    3d26:	9e 83       	std	Y+6, r25	; 0x06
		data++;
    3d28:	8b 81       	ldd	r24, Y+3	; 0x03
    3d2a:	9c 81       	ldd	r25, Y+4	; 0x04
    3d2c:	01 96       	adiw	r24, 0x01	; 1
    3d2e:	8b 83       	std	Y+3, r24	; 0x03
    3d30:	9c 83       	std	Y+4, r25	; 0x04
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    3d32:	8d 81       	ldd	r24, Y+5	; 0x05
    3d34:	9e 81       	ldd	r25, Y+6	; 0x06
    3d36:	89 2b       	or	r24, r25
    3d38:	51 f7       	brne	.-44     	; 0x3d0e <usart_serial_write_packet+0x1a>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
    3d3a:	80 e0       	ldi	r24, 0x00	; 0
}
    3d3c:	26 96       	adiw	r28, 0x06	; 6
    3d3e:	cd bf       	out	0x3d, r28	; 61
    3d40:	de bf       	out	0x3e, r29	; 62
    3d42:	df 91       	pop	r29
    3d44:	cf 91       	pop	r28
    3d46:	08 95       	ret

00003d48 <usart_rx_enable>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    3d48:	cf 93       	push	r28
    3d4a:	df 93       	push	r29
    3d4c:	1f 92       	push	r1
    3d4e:	1f 92       	push	r1
    3d50:	cd b7       	in	r28, 0x3d	; 61
    3d52:	de b7       	in	r29, 0x3e	; 62
    3d54:	89 83       	std	Y+1, r24	; 0x01
    3d56:	9a 83       	std	Y+2, r25	; 0x02
    3d58:	89 81       	ldd	r24, Y+1	; 0x01
    3d5a:	9a 81       	ldd	r25, Y+2	; 0x02
    3d5c:	fc 01       	movw	r30, r24
    3d5e:	84 81       	ldd	r24, Z+4	; 0x04
    3d60:	28 2f       	mov	r18, r24
    3d62:	20 61       	ori	r18, 0x10	; 16
    3d64:	89 81       	ldd	r24, Y+1	; 0x01
    3d66:	9a 81       	ldd	r25, Y+2	; 0x02
    3d68:	fc 01       	movw	r30, r24
    3d6a:	24 83       	std	Z+4, r18	; 0x04
    3d6c:	00 00       	nop
    3d6e:	0f 90       	pop	r0
    3d70:	0f 90       	pop	r0
    3d72:	df 91       	pop	r29
    3d74:	cf 91       	pop	r28
    3d76:	08 95       	ret

00003d78 <usart_format_set>:
    3d78:	cf 93       	push	r28
    3d7a:	df 93       	push	r29
    3d7c:	cd b7       	in	r28, 0x3d	; 61
    3d7e:	de b7       	in	r29, 0x3e	; 62
    3d80:	25 97       	sbiw	r28, 0x05	; 5
    3d82:	cd bf       	out	0x3d, r28	; 61
    3d84:	de bf       	out	0x3e, r29	; 62
    3d86:	89 83       	std	Y+1, r24	; 0x01
    3d88:	9a 83       	std	Y+2, r25	; 0x02
    3d8a:	6b 83       	std	Y+3, r22	; 0x03
    3d8c:	4c 83       	std	Y+4, r20	; 0x04
    3d8e:	2d 83       	std	Y+5, r18	; 0x05
    3d90:	9b 81       	ldd	r25, Y+3	; 0x03
    3d92:	8c 81       	ldd	r24, Y+4	; 0x04
    3d94:	89 2b       	or	r24, r25
    3d96:	98 2f       	mov	r25, r24
    3d98:	8d 81       	ldd	r24, Y+5	; 0x05
    3d9a:	88 23       	and	r24, r24
    3d9c:	11 f0       	breq	.+4      	; 0x3da2 <usart_format_set+0x2a>
    3d9e:	88 e0       	ldi	r24, 0x08	; 8
    3da0:	01 c0       	rjmp	.+2      	; 0x3da4 <usart_format_set+0x2c>
    3da2:	80 e0       	ldi	r24, 0x00	; 0
    3da4:	89 2b       	or	r24, r25
    3da6:	28 2f       	mov	r18, r24
    3da8:	89 81       	ldd	r24, Y+1	; 0x01
    3daa:	9a 81       	ldd	r25, Y+2	; 0x02
    3dac:	fc 01       	movw	r30, r24
    3dae:	25 83       	std	Z+5, r18	; 0x05
    3db0:	00 00       	nop
    3db2:	25 96       	adiw	r28, 0x05	; 5
    3db4:	cd bf       	out	0x3d, r28	; 61
    3db6:	de bf       	out	0x3e, r29	; 62
    3db8:	df 91       	pop	r29
    3dba:	cf 91       	pop	r28
    3dbc:	08 95       	ret

00003dbe <usart_tx_enable>:
    3dbe:	cf 93       	push	r28
    3dc0:	df 93       	push	r29
    3dc2:	1f 92       	push	r1
    3dc4:	1f 92       	push	r1
    3dc6:	cd b7       	in	r28, 0x3d	; 61
    3dc8:	de b7       	in	r29, 0x3e	; 62
    3dca:	89 83       	std	Y+1, r24	; 0x01
    3dcc:	9a 83       	std	Y+2, r25	; 0x02
    3dce:	89 81       	ldd	r24, Y+1	; 0x01
    3dd0:	9a 81       	ldd	r25, Y+2	; 0x02
    3dd2:	fc 01       	movw	r30, r24
    3dd4:	84 81       	ldd	r24, Z+4	; 0x04
    3dd6:	28 2f       	mov	r18, r24
    3dd8:	28 60       	ori	r18, 0x08	; 8
    3dda:	89 81       	ldd	r24, Y+1	; 0x01
    3ddc:	9a 81       	ldd	r25, Y+2	; 0x02
    3dde:	fc 01       	movw	r30, r24
    3de0:	24 83       	std	Z+4, r18	; 0x04
    3de2:	00 00       	nop
    3de4:	0f 90       	pop	r0
    3de6:	0f 90       	pop	r0
    3de8:	df 91       	pop	r29
    3dea:	cf 91       	pop	r28
    3dec:	08 95       	ret

00003dee <usart_set_mode>:
    3dee:	cf 93       	push	r28
    3df0:	df 93       	push	r29
    3df2:	00 d0       	rcall	.+0      	; 0x3df4 <usart_set_mode+0x6>
    3df4:	cd b7       	in	r28, 0x3d	; 61
    3df6:	de b7       	in	r29, 0x3e	; 62
    3df8:	89 83       	std	Y+1, r24	; 0x01
    3dfa:	9a 83       	std	Y+2, r25	; 0x02
    3dfc:	6b 83       	std	Y+3, r22	; 0x03
    3dfe:	89 81       	ldd	r24, Y+1	; 0x01
    3e00:	9a 81       	ldd	r25, Y+2	; 0x02
    3e02:	fc 01       	movw	r30, r24
    3e04:	85 81       	ldd	r24, Z+5	; 0x05
    3e06:	98 2f       	mov	r25, r24
    3e08:	9f 73       	andi	r25, 0x3F	; 63
    3e0a:	8b 81       	ldd	r24, Y+3	; 0x03
    3e0c:	89 2b       	or	r24, r25
    3e0e:	28 2f       	mov	r18, r24
    3e10:	89 81       	ldd	r24, Y+1	; 0x01
    3e12:	9a 81       	ldd	r25, Y+2	; 0x02
    3e14:	fc 01       	movw	r30, r24
    3e16:	25 83       	std	Z+5, r18	; 0x05
    3e18:	00 00       	nop
    3e1a:	23 96       	adiw	r28, 0x03	; 3
    3e1c:	cd bf       	out	0x3d, r28	; 61
    3e1e:	de bf       	out	0x3e, r29	; 62
    3e20:	df 91       	pop	r29
    3e22:	cf 91       	pop	r28
    3e24:	08 95       	ret

00003e26 <usart_data_register_is_empty>:
    3e26:	cf 93       	push	r28
    3e28:	df 93       	push	r29
    3e2a:	1f 92       	push	r1
    3e2c:	1f 92       	push	r1
    3e2e:	cd b7       	in	r28, 0x3d	; 61
    3e30:	de b7       	in	r29, 0x3e	; 62
    3e32:	89 83       	std	Y+1, r24	; 0x01
    3e34:	9a 83       	std	Y+2, r25	; 0x02
    3e36:	89 81       	ldd	r24, Y+1	; 0x01
    3e38:	9a 81       	ldd	r25, Y+2	; 0x02
    3e3a:	fc 01       	movw	r30, r24
    3e3c:	81 81       	ldd	r24, Z+1	; 0x01
    3e3e:	88 2f       	mov	r24, r24
    3e40:	90 e0       	ldi	r25, 0x00	; 0
    3e42:	80 72       	andi	r24, 0x20	; 32
    3e44:	99 27       	eor	r25, r25
    3e46:	21 e0       	ldi	r18, 0x01	; 1
    3e48:	89 2b       	or	r24, r25
    3e4a:	09 f4       	brne	.+2      	; 0x3e4e <usart_data_register_is_empty+0x28>
    3e4c:	20 e0       	ldi	r18, 0x00	; 0
    3e4e:	82 2f       	mov	r24, r18
    3e50:	0f 90       	pop	r0
    3e52:	0f 90       	pop	r0
    3e54:	df 91       	pop	r29
    3e56:	cf 91       	pop	r28
    3e58:	08 95       	ret

00003e5a <usart_rx_is_complete>:
    3e5a:	cf 93       	push	r28
    3e5c:	df 93       	push	r29
    3e5e:	1f 92       	push	r1
    3e60:	1f 92       	push	r1
    3e62:	cd b7       	in	r28, 0x3d	; 61
    3e64:	de b7       	in	r29, 0x3e	; 62
    3e66:	89 83       	std	Y+1, r24	; 0x01
    3e68:	9a 83       	std	Y+2, r25	; 0x02
    3e6a:	89 81       	ldd	r24, Y+1	; 0x01
    3e6c:	9a 81       	ldd	r25, Y+2	; 0x02
    3e6e:	fc 01       	movw	r30, r24
    3e70:	81 81       	ldd	r24, Z+1	; 0x01
    3e72:	88 2f       	mov	r24, r24
    3e74:	90 e0       	ldi	r25, 0x00	; 0
    3e76:	80 78       	andi	r24, 0x80	; 128
    3e78:	99 27       	eor	r25, r25
    3e7a:	21 e0       	ldi	r18, 0x01	; 1
    3e7c:	89 2b       	or	r24, r25
    3e7e:	09 f4       	brne	.+2      	; 0x3e82 <usart_rx_is_complete+0x28>
    3e80:	20 e0       	ldi	r18, 0x00	; 0
    3e82:	82 2f       	mov	r24, r18
    3e84:	0f 90       	pop	r0
    3e86:	0f 90       	pop	r0
    3e88:	df 91       	pop	r29
    3e8a:	cf 91       	pop	r28
    3e8c:	08 95       	ret

00003e8e <osc_get_rate>:
    3e8e:	cf 93       	push	r28
    3e90:	df 93       	push	r29
    3e92:	1f 92       	push	r1
    3e94:	cd b7       	in	r28, 0x3d	; 61
    3e96:	de b7       	in	r29, 0x3e	; 62
    3e98:	89 83       	std	Y+1, r24	; 0x01
    3e9a:	89 81       	ldd	r24, Y+1	; 0x01
    3e9c:	88 2f       	mov	r24, r24
    3e9e:	90 e0       	ldi	r25, 0x00	; 0
    3ea0:	82 30       	cpi	r24, 0x02	; 2
    3ea2:	91 05       	cpc	r25, r1
    3ea4:	89 f0       	breq	.+34     	; 0x3ec8 <osc_get_rate+0x3a>
    3ea6:	83 30       	cpi	r24, 0x03	; 3
    3ea8:	91 05       	cpc	r25, r1
    3eaa:	1c f4       	brge	.+6      	; 0x3eb2 <osc_get_rate+0x24>
    3eac:	01 97       	sbiw	r24, 0x01	; 1
    3eae:	39 f0       	breq	.+14     	; 0x3ebe <osc_get_rate+0x30>
    3eb0:	1a c0       	rjmp	.+52     	; 0x3ee6 <osc_get_rate+0x58>
    3eb2:	84 30       	cpi	r24, 0x04	; 4
    3eb4:	91 05       	cpc	r25, r1
    3eb6:	69 f0       	breq	.+26     	; 0x3ed2 <osc_get_rate+0x44>
    3eb8:	08 97       	sbiw	r24, 0x08	; 8
    3eba:	81 f0       	breq	.+32     	; 0x3edc <osc_get_rate+0x4e>
    3ebc:	14 c0       	rjmp	.+40     	; 0x3ee6 <osc_get_rate+0x58>
    3ebe:	80 e8       	ldi	r24, 0x80	; 128
    3ec0:	94 e8       	ldi	r25, 0x84	; 132
    3ec2:	ae e1       	ldi	r26, 0x1E	; 30
    3ec4:	b0 e0       	ldi	r27, 0x00	; 0
    3ec6:	12 c0       	rjmp	.+36     	; 0x3eec <osc_get_rate+0x5e>
    3ec8:	80 e0       	ldi	r24, 0x00	; 0
    3eca:	9c e6       	ldi	r25, 0x6C	; 108
    3ecc:	ac ed       	ldi	r26, 0xDC	; 220
    3ece:	b2 e0       	ldi	r27, 0x02	; 2
    3ed0:	0d c0       	rjmp	.+26     	; 0x3eec <osc_get_rate+0x5e>
    3ed2:	80 e0       	ldi	r24, 0x00	; 0
    3ed4:	90 e8       	ldi	r25, 0x80	; 128
    3ed6:	a0 e0       	ldi	r26, 0x00	; 0
    3ed8:	b0 e0       	ldi	r27, 0x00	; 0
    3eda:	08 c0       	rjmp	.+16     	; 0x3eec <osc_get_rate+0x5e>
    3edc:	80 e0       	ldi	r24, 0x00	; 0
    3ede:	9d e2       	ldi	r25, 0x2D	; 45
    3ee0:	a1 e3       	ldi	r26, 0x31	; 49
    3ee2:	b1 e0       	ldi	r27, 0x01	; 1
    3ee4:	03 c0       	rjmp	.+6      	; 0x3eec <osc_get_rate+0x5e>
    3ee6:	80 e0       	ldi	r24, 0x00	; 0
    3ee8:	90 e0       	ldi	r25, 0x00	; 0
    3eea:	dc 01       	movw	r26, r24
    3eec:	bc 01       	movw	r22, r24
    3eee:	cd 01       	movw	r24, r26
    3ef0:	0f 90       	pop	r0
    3ef2:	df 91       	pop	r29
    3ef4:	cf 91       	pop	r28
    3ef6:	08 95       	ret

00003ef8 <pll_get_default_rate_priv>:
    3ef8:	cf 93       	push	r28
    3efa:	df 93       	push	r29
    3efc:	cd b7       	in	r28, 0x3d	; 61
    3efe:	de b7       	in	r29, 0x3e	; 62
    3f00:	29 97       	sbiw	r28, 0x09	; 9
    3f02:	cd bf       	out	0x3d, r28	; 61
    3f04:	de bf       	out	0x3e, r29	; 62
    3f06:	8d 83       	std	Y+5, r24	; 0x05
    3f08:	6e 83       	std	Y+6, r22	; 0x06
    3f0a:	7f 83       	std	Y+7, r23	; 0x07
    3f0c:	48 87       	std	Y+8, r20	; 0x08
    3f0e:	59 87       	std	Y+9, r21	; 0x09
    3f10:	8d 81       	ldd	r24, Y+5	; 0x05
    3f12:	88 2f       	mov	r24, r24
    3f14:	90 e0       	ldi	r25, 0x00	; 0
    3f16:	80 38       	cpi	r24, 0x80	; 128
    3f18:	91 05       	cpc	r25, r1
    3f1a:	79 f0       	breq	.+30     	; 0x3f3a <pll_get_default_rate_priv+0x42>
    3f1c:	80 3c       	cpi	r24, 0xC0	; 192
    3f1e:	91 05       	cpc	r25, r1
    3f20:	a9 f0       	breq	.+42     	; 0x3f4c <pll_get_default_rate_priv+0x54>
    3f22:	89 2b       	or	r24, r25
    3f24:	09 f0       	breq	.+2      	; 0x3f28 <pll_get_default_rate_priv+0x30>
    3f26:	1b c0       	rjmp	.+54     	; 0x3f5e <pll_get_default_rate_priv+0x66>
    3f28:	80 e8       	ldi	r24, 0x80	; 128
    3f2a:	94 e8       	ldi	r25, 0x84	; 132
    3f2c:	ae e1       	ldi	r26, 0x1E	; 30
    3f2e:	b0 e0       	ldi	r27, 0x00	; 0
    3f30:	89 83       	std	Y+1, r24	; 0x01
    3f32:	9a 83       	std	Y+2, r25	; 0x02
    3f34:	ab 83       	std	Y+3, r26	; 0x03
    3f36:	bc 83       	std	Y+4, r27	; 0x04
    3f38:	12 c0       	rjmp	.+36     	; 0x3f5e <pll_get_default_rate_priv+0x66>
    3f3a:	80 e0       	ldi	r24, 0x00	; 0
    3f3c:	9b e1       	ldi	r25, 0x1B	; 27
    3f3e:	a7 eb       	ldi	r26, 0xB7	; 183
    3f40:	b0 e0       	ldi	r27, 0x00	; 0
    3f42:	89 83       	std	Y+1, r24	; 0x01
    3f44:	9a 83       	std	Y+2, r25	; 0x02
    3f46:	ab 83       	std	Y+3, r26	; 0x03
    3f48:	bc 83       	std	Y+4, r27	; 0x04
    3f4a:	09 c0       	rjmp	.+18     	; 0x3f5e <pll_get_default_rate_priv+0x66>
    3f4c:	88 e0       	ldi	r24, 0x08	; 8
    3f4e:	9f df       	rcall	.-194    	; 0x3e8e <osc_get_rate>
    3f50:	dc 01       	movw	r26, r24
    3f52:	cb 01       	movw	r24, r22
    3f54:	89 83       	std	Y+1, r24	; 0x01
    3f56:	9a 83       	std	Y+2, r25	; 0x02
    3f58:	ab 83       	std	Y+3, r26	; 0x03
    3f5a:	bc 83       	std	Y+4, r27	; 0x04
    3f5c:	00 00       	nop
    3f5e:	8e 81       	ldd	r24, Y+6	; 0x06
    3f60:	9f 81       	ldd	r25, Y+7	; 0x07
    3f62:	cc 01       	movw	r24, r24
    3f64:	a0 e0       	ldi	r26, 0x00	; 0
    3f66:	b0 e0       	ldi	r27, 0x00	; 0
    3f68:	29 81       	ldd	r18, Y+1	; 0x01
    3f6a:	3a 81       	ldd	r19, Y+2	; 0x02
    3f6c:	4b 81       	ldd	r20, Y+3	; 0x03
    3f6e:	5c 81       	ldd	r21, Y+4	; 0x04
    3f70:	bc 01       	movw	r22, r24
    3f72:	cd 01       	movw	r24, r26
    3f74:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    3f78:	dc 01       	movw	r26, r24
    3f7a:	cb 01       	movw	r24, r22
    3f7c:	89 83       	std	Y+1, r24	; 0x01
    3f7e:	9a 83       	std	Y+2, r25	; 0x02
    3f80:	ab 83       	std	Y+3, r26	; 0x03
    3f82:	bc 83       	std	Y+4, r27	; 0x04
    3f84:	89 81       	ldd	r24, Y+1	; 0x01
    3f86:	9a 81       	ldd	r25, Y+2	; 0x02
    3f88:	ab 81       	ldd	r26, Y+3	; 0x03
    3f8a:	bc 81       	ldd	r27, Y+4	; 0x04
    3f8c:	bc 01       	movw	r22, r24
    3f8e:	cd 01       	movw	r24, r26
    3f90:	29 96       	adiw	r28, 0x09	; 9
    3f92:	cd bf       	out	0x3d, r28	; 61
    3f94:	de bf       	out	0x3e, r29	; 62
    3f96:	df 91       	pop	r29
    3f98:	cf 91       	pop	r28
    3f9a:	08 95       	ret

00003f9c <sysclk_get_main_hz>:
    3f9c:	cf 93       	push	r28
    3f9e:	df 93       	push	r29
    3fa0:	cd b7       	in	r28, 0x3d	; 61
    3fa2:	de b7       	in	r29, 0x3e	; 62
    3fa4:	41 e0       	ldi	r20, 0x01	; 1
    3fa6:	50 e0       	ldi	r21, 0x00	; 0
    3fa8:	63 e0       	ldi	r22, 0x03	; 3
    3faa:	70 e0       	ldi	r23, 0x00	; 0
    3fac:	80 ec       	ldi	r24, 0xC0	; 192
    3fae:	a4 df       	rcall	.-184    	; 0x3ef8 <pll_get_default_rate_priv>
    3fb0:	dc 01       	movw	r26, r24
    3fb2:	cb 01       	movw	r24, r22
    3fb4:	bc 01       	movw	r22, r24
    3fb6:	cd 01       	movw	r24, r26
    3fb8:	df 91       	pop	r29
    3fba:	cf 91       	pop	r28
    3fbc:	08 95       	ret

00003fbe <sysclk_get_per4_hz>:
    3fbe:	cf 93       	push	r28
    3fc0:	df 93       	push	r29
    3fc2:	1f 92       	push	r1
    3fc4:	cd b7       	in	r28, 0x3d	; 61
    3fc6:	de b7       	in	r29, 0x3e	; 62
    3fc8:	19 82       	std	Y+1, r1	; 0x01
    3fca:	e8 df       	rcall	.-48     	; 0x3f9c <sysclk_get_main_hz>
    3fcc:	dc 01       	movw	r26, r24
    3fce:	cb 01       	movw	r24, r22
    3fd0:	29 81       	ldd	r18, Y+1	; 0x01
    3fd2:	22 2f       	mov	r18, r18
    3fd4:	30 e0       	ldi	r19, 0x00	; 0
    3fd6:	04 c0       	rjmp	.+8      	; 0x3fe0 <sysclk_get_per4_hz+0x22>
    3fd8:	b6 95       	lsr	r27
    3fda:	a7 95       	ror	r26
    3fdc:	97 95       	ror	r25
    3fde:	87 95       	ror	r24
    3fe0:	2a 95       	dec	r18
    3fe2:	d2 f7       	brpl	.-12     	; 0x3fd8 <sysclk_get_per4_hz+0x1a>
    3fe4:	bc 01       	movw	r22, r24
    3fe6:	cd 01       	movw	r24, r26
    3fe8:	0f 90       	pop	r0
    3fea:	df 91       	pop	r29
    3fec:	cf 91       	pop	r28
    3fee:	08 95       	ret

00003ff0 <sysclk_get_per2_hz>:
    3ff0:	cf 93       	push	r28
    3ff2:	df 93       	push	r29
    3ff4:	cd b7       	in	r28, 0x3d	; 61
    3ff6:	de b7       	in	r29, 0x3e	; 62
    3ff8:	e2 df       	rcall	.-60     	; 0x3fbe <sysclk_get_per4_hz>
    3ffa:	dc 01       	movw	r26, r24
    3ffc:	cb 01       	movw	r24, r22
    3ffe:	bc 01       	movw	r22, r24
    4000:	cd 01       	movw	r24, r26
    4002:	df 91       	pop	r29
    4004:	cf 91       	pop	r28
    4006:	08 95       	ret

00004008 <sysclk_get_per_hz>:
    4008:	cf 93       	push	r28
    400a:	df 93       	push	r29
    400c:	cd b7       	in	r28, 0x3d	; 61
    400e:	de b7       	in	r29, 0x3e	; 62
    4010:	ef df       	rcall	.-34     	; 0x3ff0 <sysclk_get_per2_hz>
    4012:	dc 01       	movw	r26, r24
    4014:	cb 01       	movw	r24, r22
    4016:	b6 95       	lsr	r27
    4018:	a7 95       	ror	r26
    401a:	97 95       	ror	r25
    401c:	87 95       	ror	r24
    401e:	bc 01       	movw	r22, r24
    4020:	cd 01       	movw	r24, r26
    4022:	df 91       	pop	r29
    4024:	cf 91       	pop	r28
    4026:	08 95       	ret

00004028 <sysclk_enable_peripheral_clock>:
    4028:	cf 93       	push	r28
    402a:	df 93       	push	r29
    402c:	1f 92       	push	r1
    402e:	1f 92       	push	r1
    4030:	cd b7       	in	r28, 0x3d	; 61
    4032:	de b7       	in	r29, 0x3e	; 62
    4034:	89 83       	std	Y+1, r24	; 0x01
    4036:	9a 83       	std	Y+2, r25	; 0x02
    4038:	89 81       	ldd	r24, Y+1	; 0x01
    403a:	9a 81       	ldd	r25, Y+2	; 0x02
    403c:	89 2b       	or	r24, r25
    403e:	09 f4       	brne	.+2      	; 0x4042 <sysclk_enable_peripheral_clock+0x1a>
    4040:	21 c1       	rjmp	.+578    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4042:	89 81       	ldd	r24, Y+1	; 0x01
    4044:	9a 81       	ldd	r25, Y+2	; 0x02
    4046:	80 3c       	cpi	r24, 0xC0	; 192
    4048:	91 05       	cpc	r25, r1
    404a:	29 f4       	brne	.+10     	; 0x4056 <sysclk_enable_peripheral_clock+0x2e>
    404c:	60 e1       	ldi	r22, 0x10	; 16
    404e:	80 e0       	ldi	r24, 0x00	; 0
    4050:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4054:	17 c1       	rjmp	.+558    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4056:	89 81       	ldd	r24, Y+1	; 0x01
    4058:	9a 81       	ldd	r25, Y+2	; 0x02
    405a:	80 38       	cpi	r24, 0x80	; 128
    405c:	91 40       	sbci	r25, 0x01	; 1
    405e:	29 f4       	brne	.+10     	; 0x406a <sysclk_enable_peripheral_clock+0x42>
    4060:	62 e0       	ldi	r22, 0x02	; 2
    4062:	80 e0       	ldi	r24, 0x00	; 0
    4064:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4068:	0d c1       	rjmp	.+538    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    406a:	89 81       	ldd	r24, Y+1	; 0x01
    406c:	9a 81       	ldd	r25, Y+2	; 0x02
    406e:	81 15       	cp	r24, r1
    4070:	91 40       	sbci	r25, 0x01	; 1
    4072:	29 f4       	brne	.+10     	; 0x407e <sysclk_enable_peripheral_clock+0x56>
    4074:	61 e0       	ldi	r22, 0x01	; 1
    4076:	80 e0       	ldi	r24, 0x00	; 0
    4078:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    407c:	03 c1       	rjmp	.+518    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    407e:	89 81       	ldd	r24, Y+1	; 0x01
    4080:	9a 81       	ldd	r25, Y+2	; 0x02
    4082:	80 38       	cpi	r24, 0x80	; 128
    4084:	93 40       	sbci	r25, 0x03	; 3
    4086:	29 f4       	brne	.+10     	; 0x4092 <sysclk_enable_peripheral_clock+0x6a>
    4088:	61 e0       	ldi	r22, 0x01	; 1
    408a:	81 e0       	ldi	r24, 0x01	; 1
    408c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4090:	f9 c0       	rjmp	.+498    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4092:	89 81       	ldd	r24, Y+1	; 0x01
    4094:	9a 81       	ldd	r25, Y+2	; 0x02
    4096:	80 39       	cpi	r24, 0x90	; 144
    4098:	93 40       	sbci	r25, 0x03	; 3
    409a:	29 f4       	brne	.+10     	; 0x40a6 <sysclk_enable_peripheral_clock+0x7e>
    409c:	61 e0       	ldi	r22, 0x01	; 1
    409e:	82 e0       	ldi	r24, 0x02	; 2
    40a0:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    40a4:	ef c0       	rjmp	.+478    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    40a6:	89 81       	ldd	r24, Y+1	; 0x01
    40a8:	9a 81       	ldd	r25, Y+2	; 0x02
    40aa:	81 15       	cp	r24, r1
    40ac:	92 40       	sbci	r25, 0x02	; 2
    40ae:	29 f4       	brne	.+10     	; 0x40ba <sysclk_enable_peripheral_clock+0x92>
    40b0:	62 e0       	ldi	r22, 0x02	; 2
    40b2:	81 e0       	ldi	r24, 0x01	; 1
    40b4:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    40b8:	e5 c0       	rjmp	.+458    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    40ba:	89 81       	ldd	r24, Y+1	; 0x01
    40bc:	9a 81       	ldd	r25, Y+2	; 0x02
    40be:	80 34       	cpi	r24, 0x40	; 64
    40c0:	92 40       	sbci	r25, 0x02	; 2
    40c2:	29 f4       	brne	.+10     	; 0x40ce <sysclk_enable_peripheral_clock+0xa6>
    40c4:	62 e0       	ldi	r22, 0x02	; 2
    40c6:	82 e0       	ldi	r24, 0x02	; 2
    40c8:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    40cc:	db c0       	rjmp	.+438    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    40ce:	89 81       	ldd	r24, Y+1	; 0x01
    40d0:	9a 81       	ldd	r25, Y+2	; 0x02
    40d2:	80 32       	cpi	r24, 0x20	; 32
    40d4:	93 40       	sbci	r25, 0x03	; 3
    40d6:	29 f4       	brne	.+10     	; 0x40e2 <sysclk_enable_peripheral_clock+0xba>
    40d8:	64 e0       	ldi	r22, 0x04	; 4
    40da:	82 e0       	ldi	r24, 0x02	; 2
    40dc:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    40e0:	d1 c0       	rjmp	.+418    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    40e2:	89 81       	ldd	r24, Y+1	; 0x01
    40e4:	9a 81       	ldd	r25, Y+2	; 0x02
    40e6:	81 15       	cp	r24, r1
    40e8:	98 40       	sbci	r25, 0x08	; 8
    40ea:	29 f4       	brne	.+10     	; 0x40f6 <sysclk_enable_peripheral_clock+0xce>
    40ec:	61 e0       	ldi	r22, 0x01	; 1
    40ee:	83 e0       	ldi	r24, 0x03	; 3
    40f0:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    40f4:	c7 c0       	rjmp	.+398    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    40f6:	89 81       	ldd	r24, Y+1	; 0x01
    40f8:	9a 81       	ldd	r25, Y+2	; 0x02
    40fa:	81 15       	cp	r24, r1
    40fc:	99 40       	sbci	r25, 0x09	; 9
    40fe:	29 f4       	brne	.+10     	; 0x410a <sysclk_enable_peripheral_clock+0xe2>
    4100:	61 e0       	ldi	r22, 0x01	; 1
    4102:	84 e0       	ldi	r24, 0x04	; 4
    4104:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4108:	bd c0       	rjmp	.+378    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    410a:	89 81       	ldd	r24, Y+1	; 0x01
    410c:	9a 81       	ldd	r25, Y+2	; 0x02
    410e:	81 15       	cp	r24, r1
    4110:	9a 40       	sbci	r25, 0x0A	; 10
    4112:	29 f4       	brne	.+10     	; 0x411e <sysclk_enable_peripheral_clock+0xf6>
    4114:	61 e0       	ldi	r22, 0x01	; 1
    4116:	85 e0       	ldi	r24, 0x05	; 5
    4118:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    411c:	b3 c0       	rjmp	.+358    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    411e:	89 81       	ldd	r24, Y+1	; 0x01
    4120:	9a 81       	ldd	r25, Y+2	; 0x02
    4122:	81 15       	cp	r24, r1
    4124:	9b 40       	sbci	r25, 0x0B	; 11
    4126:	29 f4       	brne	.+10     	; 0x4132 <sysclk_enable_peripheral_clock+0x10a>
    4128:	61 e0       	ldi	r22, 0x01	; 1
    412a:	86 e0       	ldi	r24, 0x06	; 6
    412c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4130:	a9 c0       	rjmp	.+338    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4132:	89 81       	ldd	r24, Y+1	; 0x01
    4134:	9a 81       	ldd	r25, Y+2	; 0x02
    4136:	80 34       	cpi	r24, 0x40	; 64
    4138:	98 40       	sbci	r25, 0x08	; 8
    413a:	29 f4       	brne	.+10     	; 0x4146 <sysclk_enable_peripheral_clock+0x11e>
    413c:	62 e0       	ldi	r22, 0x02	; 2
    413e:	83 e0       	ldi	r24, 0x03	; 3
    4140:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4144:	9f c0       	rjmp	.+318    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4146:	89 81       	ldd	r24, Y+1	; 0x01
    4148:	9a 81       	ldd	r25, Y+2	; 0x02
    414a:	80 34       	cpi	r24, 0x40	; 64
    414c:	99 40       	sbci	r25, 0x09	; 9
    414e:	29 f4       	brne	.+10     	; 0x415a <sysclk_enable_peripheral_clock+0x132>
    4150:	62 e0       	ldi	r22, 0x02	; 2
    4152:	84 e0       	ldi	r24, 0x04	; 4
    4154:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4158:	95 c0       	rjmp	.+298    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    415a:	89 81       	ldd	r24, Y+1	; 0x01
    415c:	9a 81       	ldd	r25, Y+2	; 0x02
    415e:	80 34       	cpi	r24, 0x40	; 64
    4160:	9a 40       	sbci	r25, 0x0A	; 10
    4162:	29 f4       	brne	.+10     	; 0x416e <sysclk_enable_peripheral_clock+0x146>
    4164:	62 e0       	ldi	r22, 0x02	; 2
    4166:	85 e0       	ldi	r24, 0x05	; 5
    4168:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    416c:	8b c0       	rjmp	.+278    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    416e:	89 81       	ldd	r24, Y+1	; 0x01
    4170:	9a 81       	ldd	r25, Y+2	; 0x02
    4172:	80 39       	cpi	r24, 0x90	; 144
    4174:	98 40       	sbci	r25, 0x08	; 8
    4176:	29 f4       	brne	.+10     	; 0x4182 <sysclk_enable_peripheral_clock+0x15a>
    4178:	64 e0       	ldi	r22, 0x04	; 4
    417a:	83 e0       	ldi	r24, 0x03	; 3
    417c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4180:	81 c0       	rjmp	.+258    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4182:	89 81       	ldd	r24, Y+1	; 0x01
    4184:	9a 81       	ldd	r25, Y+2	; 0x02
    4186:	80 39       	cpi	r24, 0x90	; 144
    4188:	99 40       	sbci	r25, 0x09	; 9
    418a:	29 f4       	brne	.+10     	; 0x4196 <sysclk_enable_peripheral_clock+0x16e>
    418c:	64 e0       	ldi	r22, 0x04	; 4
    418e:	84 e0       	ldi	r24, 0x04	; 4
    4190:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4194:	77 c0       	rjmp	.+238    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4196:	89 81       	ldd	r24, Y+1	; 0x01
    4198:	9a 81       	ldd	r25, Y+2	; 0x02
    419a:	80 39       	cpi	r24, 0x90	; 144
    419c:	9a 40       	sbci	r25, 0x0A	; 10
    419e:	29 f4       	brne	.+10     	; 0x41aa <sysclk_enable_peripheral_clock+0x182>
    41a0:	64 e0       	ldi	r22, 0x04	; 4
    41a2:	85 e0       	ldi	r24, 0x05	; 5
    41a4:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    41a8:	6d c0       	rjmp	.+218    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    41aa:	89 81       	ldd	r24, Y+1	; 0x01
    41ac:	9a 81       	ldd	r25, Y+2	; 0x02
    41ae:	80 39       	cpi	r24, 0x90	; 144
    41b0:	9b 40       	sbci	r25, 0x0B	; 11
    41b2:	29 f4       	brne	.+10     	; 0x41be <sysclk_enable_peripheral_clock+0x196>
    41b4:	64 e0       	ldi	r22, 0x04	; 4
    41b6:	86 e0       	ldi	r24, 0x06	; 6
    41b8:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    41bc:	63 c0       	rjmp	.+198    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    41be:	89 81       	ldd	r24, Y+1	; 0x01
    41c0:	9a 81       	ldd	r25, Y+2	; 0x02
    41c2:	80 3c       	cpi	r24, 0xC0	; 192
    41c4:	98 40       	sbci	r25, 0x08	; 8
    41c6:	29 f4       	brne	.+10     	; 0x41d2 <sysclk_enable_peripheral_clock+0x1aa>
    41c8:	68 e0       	ldi	r22, 0x08	; 8
    41ca:	83 e0       	ldi	r24, 0x03	; 3
    41cc:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    41d0:	59 c0       	rjmp	.+178    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    41d2:	89 81       	ldd	r24, Y+1	; 0x01
    41d4:	9a 81       	ldd	r25, Y+2	; 0x02
    41d6:	80 3c       	cpi	r24, 0xC0	; 192
    41d8:	99 40       	sbci	r25, 0x09	; 9
    41da:	29 f4       	brne	.+10     	; 0x41e6 <sysclk_enable_peripheral_clock+0x1be>
    41dc:	68 e0       	ldi	r22, 0x08	; 8
    41de:	84 e0       	ldi	r24, 0x04	; 4
    41e0:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    41e4:	4f c0       	rjmp	.+158    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    41e6:	89 81       	ldd	r24, Y+1	; 0x01
    41e8:	9a 81       	ldd	r25, Y+2	; 0x02
    41ea:	80 3a       	cpi	r24, 0xA0	; 160
    41ec:	98 40       	sbci	r25, 0x08	; 8
    41ee:	29 f4       	brne	.+10     	; 0x41fa <sysclk_enable_peripheral_clock+0x1d2>
    41f0:	60 e1       	ldi	r22, 0x10	; 16
    41f2:	83 e0       	ldi	r24, 0x03	; 3
    41f4:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    41f8:	45 c0       	rjmp	.+138    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    41fa:	89 81       	ldd	r24, Y+1	; 0x01
    41fc:	9a 81       	ldd	r25, Y+2	; 0x02
    41fe:	80 3a       	cpi	r24, 0xA0	; 160
    4200:	99 40       	sbci	r25, 0x09	; 9
    4202:	29 f4       	brne	.+10     	; 0x420e <sysclk_enable_peripheral_clock+0x1e6>
    4204:	60 e1       	ldi	r22, 0x10	; 16
    4206:	84 e0       	ldi	r24, 0x04	; 4
    4208:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    420c:	3b c0       	rjmp	.+118    	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    420e:	89 81       	ldd	r24, Y+1	; 0x01
    4210:	9a 81       	ldd	r25, Y+2	; 0x02
    4212:	80 3a       	cpi	r24, 0xA0	; 160
    4214:	9a 40       	sbci	r25, 0x0A	; 10
    4216:	29 f4       	brne	.+10     	; 0x4222 <sysclk_enable_peripheral_clock+0x1fa>
    4218:	60 e1       	ldi	r22, 0x10	; 16
    421a:	85 e0       	ldi	r24, 0x05	; 5
    421c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4220:	31 c0       	rjmp	.+98     	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4222:	89 81       	ldd	r24, Y+1	; 0x01
    4224:	9a 81       	ldd	r25, Y+2	; 0x02
    4226:	80 3a       	cpi	r24, 0xA0	; 160
    4228:	9b 40       	sbci	r25, 0x0B	; 11
    422a:	29 f4       	brne	.+10     	; 0x4236 <sysclk_enable_peripheral_clock+0x20e>
    422c:	60 e1       	ldi	r22, 0x10	; 16
    422e:	86 e0       	ldi	r24, 0x06	; 6
    4230:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4234:	27 c0       	rjmp	.+78     	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4236:	89 81       	ldd	r24, Y+1	; 0x01
    4238:	9a 81       	ldd	r25, Y+2	; 0x02
    423a:	80 3b       	cpi	r24, 0xB0	; 176
    423c:	98 40       	sbci	r25, 0x08	; 8
    423e:	29 f4       	brne	.+10     	; 0x424a <sysclk_enable_peripheral_clock+0x222>
    4240:	60 e2       	ldi	r22, 0x20	; 32
    4242:	83 e0       	ldi	r24, 0x03	; 3
    4244:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4248:	1d c0       	rjmp	.+58     	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    424a:	89 81       	ldd	r24, Y+1	; 0x01
    424c:	9a 81       	ldd	r25, Y+2	; 0x02
    424e:	80 3b       	cpi	r24, 0xB0	; 176
    4250:	99 40       	sbci	r25, 0x09	; 9
    4252:	29 f4       	brne	.+10     	; 0x425e <sysclk_enable_peripheral_clock+0x236>
    4254:	60 e2       	ldi	r22, 0x20	; 32
    4256:	84 e0       	ldi	r24, 0x04	; 4
    4258:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    425c:	13 c0       	rjmp	.+38     	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    425e:	89 81       	ldd	r24, Y+1	; 0x01
    4260:	9a 81       	ldd	r25, Y+2	; 0x02
    4262:	80 38       	cpi	r24, 0x80	; 128
    4264:	94 40       	sbci	r25, 0x04	; 4
    4266:	29 f4       	brne	.+10     	; 0x4272 <sysclk_enable_peripheral_clock+0x24a>
    4268:	60 e4       	ldi	r22, 0x40	; 64
    426a:	83 e0       	ldi	r24, 0x03	; 3
    426c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4270:	09 c0       	rjmp	.+18     	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    4272:	89 81       	ldd	r24, Y+1	; 0x01
    4274:	9a 81       	ldd	r25, Y+2	; 0x02
    4276:	80 3a       	cpi	r24, 0xA0	; 160
    4278:	94 40       	sbci	r25, 0x04	; 4
    427a:	21 f4       	brne	.+8      	; 0x4284 <sysclk_enable_peripheral_clock+0x25c>
    427c:	60 e4       	ldi	r22, 0x40	; 64
    427e:	85 e0       	ldi	r24, 0x05	; 5
    4280:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    4284:	00 00       	nop
    4286:	0f 90       	pop	r0
    4288:	0f 90       	pop	r0
    428a:	df 91       	pop	r29
    428c:	cf 91       	pop	r28
    428e:	08 95       	ret

00004290 <usart_init_rs232>:
    4290:	0f 93       	push	r16
    4292:	1f 93       	push	r17
    4294:	cf 93       	push	r28
    4296:	df 93       	push	r29
    4298:	cd b7       	in	r28, 0x3d	; 61
    429a:	de b7       	in	r29, 0x3e	; 62
    429c:	25 97       	sbiw	r28, 0x05	; 5
    429e:	cd bf       	out	0x3d, r28	; 61
    42a0:	de bf       	out	0x3e, r29	; 62
    42a2:	8a 83       	std	Y+2, r24	; 0x02
    42a4:	9b 83       	std	Y+3, r25	; 0x03
    42a6:	6c 83       	std	Y+4, r22	; 0x04
    42a8:	7d 83       	std	Y+5, r23	; 0x05
    42aa:	8a 81       	ldd	r24, Y+2	; 0x02
    42ac:	9b 81       	ldd	r25, Y+3	; 0x03
    42ae:	bc de       	rcall	.-648    	; 0x4028 <sysclk_enable_peripheral_clock>
    42b0:	8a 81       	ldd	r24, Y+2	; 0x02
    42b2:	9b 81       	ldd	r25, Y+3	; 0x03
    42b4:	60 e0       	ldi	r22, 0x00	; 0
    42b6:	9b dd       	rcall	.-1226   	; 0x3dee <usart_set_mode>
    42b8:	8c 81       	ldd	r24, Y+4	; 0x04
    42ba:	9d 81       	ldd	r25, Y+5	; 0x05
    42bc:	fc 01       	movw	r30, r24
    42be:	26 81       	ldd	r18, Z+6	; 0x06
    42c0:	8c 81       	ldd	r24, Y+4	; 0x04
    42c2:	9d 81       	ldd	r25, Y+5	; 0x05
    42c4:	fc 01       	movw	r30, r24
    42c6:	45 81       	ldd	r20, Z+5	; 0x05
    42c8:	8c 81       	ldd	r24, Y+4	; 0x04
    42ca:	9d 81       	ldd	r25, Y+5	; 0x05
    42cc:	fc 01       	movw	r30, r24
    42ce:	34 81       	ldd	r19, Z+4	; 0x04
    42d0:	8a 81       	ldd	r24, Y+2	; 0x02
    42d2:	9b 81       	ldd	r25, Y+3	; 0x03
    42d4:	63 2f       	mov	r22, r19
    42d6:	50 dd       	rcall	.-1376   	; 0x3d78 <usart_format_set>
    42d8:	97 de       	rcall	.-722    	; 0x4008 <sysclk_get_per_hz>
    42da:	9b 01       	movw	r18, r22
    42dc:	ac 01       	movw	r20, r24
    42de:	8c 81       	ldd	r24, Y+4	; 0x04
    42e0:	9d 81       	ldd	r25, Y+5	; 0x05
    42e2:	fc 01       	movw	r30, r24
    42e4:	80 81       	ld	r24, Z
    42e6:	91 81       	ldd	r25, Z+1	; 0x01
    42e8:	a2 81       	ldd	r26, Z+2	; 0x02
    42ea:	b3 81       	ldd	r27, Z+3	; 0x03
    42ec:	ea 81       	ldd	r30, Y+2	; 0x02
    42ee:	fb 81       	ldd	r31, Y+3	; 0x03
    42f0:	89 01       	movw	r16, r18
    42f2:	9a 01       	movw	r18, r20
    42f4:	ac 01       	movw	r20, r24
    42f6:	bd 01       	movw	r22, r26
    42f8:	cf 01       	movw	r24, r30
    42fa:	48 d0       	rcall	.+144    	; 0x438c <usart_set_baudrate>
    42fc:	89 83       	std	Y+1, r24	; 0x01
    42fe:	8a 81       	ldd	r24, Y+2	; 0x02
    4300:	9b 81       	ldd	r25, Y+3	; 0x03
    4302:	5d dd       	rcall	.-1350   	; 0x3dbe <usart_tx_enable>
    4304:	8a 81       	ldd	r24, Y+2	; 0x02
    4306:	9b 81       	ldd	r25, Y+3	; 0x03
    4308:	1f dd       	rcall	.-1474   	; 0x3d48 <usart_rx_enable>
    430a:	89 81       	ldd	r24, Y+1	; 0x01
    430c:	25 96       	adiw	r28, 0x05	; 5
    430e:	cd bf       	out	0x3d, r28	; 61
    4310:	de bf       	out	0x3e, r29	; 62
    4312:	df 91       	pop	r29
    4314:	cf 91       	pop	r28
    4316:	1f 91       	pop	r17
    4318:	0f 91       	pop	r16
    431a:	08 95       	ret

0000431c <usart_putchar>:
    431c:	cf 93       	push	r28
    431e:	df 93       	push	r29
    4320:	00 d0       	rcall	.+0      	; 0x4322 <usart_putchar+0x6>
    4322:	cd b7       	in	r28, 0x3d	; 61
    4324:	de b7       	in	r29, 0x3e	; 62
    4326:	89 83       	std	Y+1, r24	; 0x01
    4328:	9a 83       	std	Y+2, r25	; 0x02
    432a:	6b 83       	std	Y+3, r22	; 0x03
    432c:	00 00       	nop
    432e:	89 81       	ldd	r24, Y+1	; 0x01
    4330:	9a 81       	ldd	r25, Y+2	; 0x02
    4332:	79 dd       	rcall	.-1294   	; 0x3e26 <usart_data_register_is_empty>
    4334:	98 2f       	mov	r25, r24
    4336:	81 e0       	ldi	r24, 0x01	; 1
    4338:	89 27       	eor	r24, r25
    433a:	88 23       	and	r24, r24
    433c:	c1 f7       	brne	.-16     	; 0x432e <usart_putchar+0x12>
    433e:	89 81       	ldd	r24, Y+1	; 0x01
    4340:	9a 81       	ldd	r25, Y+2	; 0x02
    4342:	2b 81       	ldd	r18, Y+3	; 0x03
    4344:	fc 01       	movw	r30, r24
    4346:	20 83       	st	Z, r18
    4348:	80 e0       	ldi	r24, 0x00	; 0
    434a:	90 e0       	ldi	r25, 0x00	; 0
    434c:	23 96       	adiw	r28, 0x03	; 3
    434e:	cd bf       	out	0x3d, r28	; 61
    4350:	de bf       	out	0x3e, r29	; 62
    4352:	df 91       	pop	r29
    4354:	cf 91       	pop	r28
    4356:	08 95       	ret

00004358 <usart_getchar>:
    4358:	cf 93       	push	r28
    435a:	df 93       	push	r29
    435c:	1f 92       	push	r1
    435e:	1f 92       	push	r1
    4360:	cd b7       	in	r28, 0x3d	; 61
    4362:	de b7       	in	r29, 0x3e	; 62
    4364:	89 83       	std	Y+1, r24	; 0x01
    4366:	9a 83       	std	Y+2, r25	; 0x02
    4368:	00 00       	nop
    436a:	89 81       	ldd	r24, Y+1	; 0x01
    436c:	9a 81       	ldd	r25, Y+2	; 0x02
    436e:	75 dd       	rcall	.-1302   	; 0x3e5a <usart_rx_is_complete>
    4370:	98 2f       	mov	r25, r24
    4372:	81 e0       	ldi	r24, 0x01	; 1
    4374:	89 27       	eor	r24, r25
    4376:	88 23       	and	r24, r24
    4378:	c1 f7       	brne	.-16     	; 0x436a <usart_getchar+0x12>
    437a:	89 81       	ldd	r24, Y+1	; 0x01
    437c:	9a 81       	ldd	r25, Y+2	; 0x02
    437e:	fc 01       	movw	r30, r24
    4380:	80 81       	ld	r24, Z
    4382:	0f 90       	pop	r0
    4384:	0f 90       	pop	r0
    4386:	df 91       	pop	r29
    4388:	cf 91       	pop	r28
    438a:	08 95       	ret

0000438c <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    438c:	ef 92       	push	r14
    438e:	ff 92       	push	r15
    4390:	0f 93       	push	r16
    4392:	1f 93       	push	r17
    4394:	cf 93       	push	r28
    4396:	df 93       	push	r29
    4398:	cd b7       	in	r28, 0x3d	; 61
    439a:	de b7       	in	r29, 0x3e	; 62
    439c:	6f 97       	sbiw	r28, 0x1f	; 31
    439e:	cd bf       	out	0x3d, r28	; 61
    43a0:	de bf       	out	0x3e, r29	; 62
    43a2:	8e 8b       	std	Y+22, r24	; 0x16
    43a4:	9f 8b       	std	Y+23, r25	; 0x17
    43a6:	48 8f       	std	Y+24, r20	; 0x18
    43a8:	59 8f       	std	Y+25, r21	; 0x19
    43aa:	6a 8f       	std	Y+26, r22	; 0x1a
    43ac:	7b 8f       	std	Y+27, r23	; 0x1b
    43ae:	0c 8f       	std	Y+28, r16	; 0x1c
    43b0:	1d 8f       	std	Y+29, r17	; 0x1d
    43b2:	2e 8f       	std	Y+30, r18	; 0x1e
    43b4:	3f 8f       	std	Y+31, r19	; 0x1f

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    43b6:	8c 8d       	ldd	r24, Y+28	; 0x1c
    43b8:	9d 8d       	ldd	r25, Y+29	; 0x1d
    43ba:	ae 8d       	ldd	r26, Y+30	; 0x1e
    43bc:	bf 8d       	ldd	r27, Y+31	; 0x1f
    43be:	68 94       	set
    43c0:	12 f8       	bld	r1, 2
    43c2:	b6 95       	lsr	r27
    43c4:	a7 95       	ror	r26
    43c6:	97 95       	ror	r25
    43c8:	87 95       	ror	r24
    43ca:	16 94       	lsr	r1
    43cc:	d1 f7       	brne	.-12     	; 0x43c2 <usart_set_baudrate+0x36>
    43ce:	8e 87       	std	Y+14, r24	; 0x0e
    43d0:	9f 87       	std	Y+15, r25	; 0x0f
    43d2:	a8 8b       	std	Y+16, r26	; 0x10
    43d4:	b9 8b       	std	Y+17, r27	; 0x11
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    43d6:	8c 8d       	ldd	r24, Y+28	; 0x1c
    43d8:	9d 8d       	ldd	r25, Y+29	; 0x1d
    43da:	ae 8d       	ldd	r26, Y+30	; 0x1e
    43dc:	bf 8d       	ldd	r27, Y+31	; 0x1f
    43de:	07 2e       	mov	r0, r23
    43e0:	76 e1       	ldi	r23, 0x16	; 22
    43e2:	b6 95       	lsr	r27
    43e4:	a7 95       	ror	r26
    43e6:	97 95       	ror	r25
    43e8:	87 95       	ror	r24
    43ea:	7a 95       	dec	r23
    43ec:	d1 f7       	brne	.-12     	; 0x43e2 <usart_set_baudrate+0x56>
    43ee:	70 2d       	mov	r23, r0
    43f0:	8a 87       	std	Y+10, r24	; 0x0a
    43f2:	9b 87       	std	Y+11, r25	; 0x0b
    43f4:	ac 87       	std	Y+12, r26	; 0x0c
    43f6:	bd 87       	std	Y+13, r27	; 0x0d

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    43f8:	8e 89       	ldd	r24, Y+22	; 0x16
    43fa:	9f 89       	ldd	r25, Y+23	; 0x17
    43fc:	fc 01       	movw	r30, r24
    43fe:	84 81       	ldd	r24, Z+4	; 0x04
    4400:	88 2f       	mov	r24, r24
    4402:	90 e0       	ldi	r25, 0x00	; 0
    4404:	84 70       	andi	r24, 0x04	; 4
    4406:	99 27       	eor	r25, r25
    4408:	89 2b       	or	r24, r25
    440a:	c1 f4       	brne	.+48     	; 0x443c <usart_set_baudrate+0xb0>
		max_rate /= 2;
    440c:	8e 85       	ldd	r24, Y+14	; 0x0e
    440e:	9f 85       	ldd	r25, Y+15	; 0x0f
    4410:	a8 89       	ldd	r26, Y+16	; 0x10
    4412:	b9 89       	ldd	r27, Y+17	; 0x11
    4414:	b6 95       	lsr	r27
    4416:	a7 95       	ror	r26
    4418:	97 95       	ror	r25
    441a:	87 95       	ror	r24
    441c:	8e 87       	std	Y+14, r24	; 0x0e
    441e:	9f 87       	std	Y+15, r25	; 0x0f
    4420:	a8 8b       	std	Y+16, r26	; 0x10
    4422:	b9 8b       	std	Y+17, r27	; 0x11
		min_rate /= 2;
    4424:	8a 85       	ldd	r24, Y+10	; 0x0a
    4426:	9b 85       	ldd	r25, Y+11	; 0x0b
    4428:	ac 85       	ldd	r26, Y+12	; 0x0c
    442a:	bd 85       	ldd	r27, Y+13	; 0x0d
    442c:	b6 95       	lsr	r27
    442e:	a7 95       	ror	r26
    4430:	97 95       	ror	r25
    4432:	87 95       	ror	r24
    4434:	8a 87       	std	Y+10, r24	; 0x0a
    4436:	9b 87       	std	Y+11, r25	; 0x0b
    4438:	ac 87       	std	Y+12, r26	; 0x0c
    443a:	bd 87       	std	Y+13, r27	; 0x0d
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    443c:	28 8d       	ldd	r18, Y+24	; 0x18
    443e:	39 8d       	ldd	r19, Y+25	; 0x19
    4440:	4a 8d       	ldd	r20, Y+26	; 0x1a
    4442:	5b 8d       	ldd	r21, Y+27	; 0x1b
    4444:	8e 85       	ldd	r24, Y+14	; 0x0e
    4446:	9f 85       	ldd	r25, Y+15	; 0x0f
    4448:	a8 89       	ldd	r26, Y+16	; 0x10
    444a:	b9 89       	ldd	r27, Y+17	; 0x11
    444c:	82 17       	cp	r24, r18
    444e:	93 07       	cpc	r25, r19
    4450:	a4 07       	cpc	r26, r20
    4452:	b5 07       	cpc	r27, r21
    4454:	68 f0       	brcs	.+26     	; 0x4470 <usart_set_baudrate+0xe4>
    4456:	28 8d       	ldd	r18, Y+24	; 0x18
    4458:	39 8d       	ldd	r19, Y+25	; 0x19
    445a:	4a 8d       	ldd	r20, Y+26	; 0x1a
    445c:	5b 8d       	ldd	r21, Y+27	; 0x1b
    445e:	8a 85       	ldd	r24, Y+10	; 0x0a
    4460:	9b 85       	ldd	r25, Y+11	; 0x0b
    4462:	ac 85       	ldd	r26, Y+12	; 0x0c
    4464:	bd 85       	ldd	r27, Y+13	; 0x0d
    4466:	28 17       	cp	r18, r24
    4468:	39 07       	cpc	r19, r25
    446a:	4a 07       	cpc	r20, r26
    446c:	5b 07       	cpc	r21, r27
    446e:	10 f4       	brcc	.+4      	; 0x4474 <usart_set_baudrate+0xe8>
		return false;
    4470:	80 e0       	ldi	r24, 0x00	; 0
    4472:	40 c1       	rjmp	.+640    	; 0x46f4 <usart_set_baudrate+0x368>
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    4474:	8e 89       	ldd	r24, Y+22	; 0x16
    4476:	9f 89       	ldd	r25, Y+23	; 0x17
    4478:	fc 01       	movw	r30, r24
    447a:	84 81       	ldd	r24, Z+4	; 0x04
    447c:	88 2f       	mov	r24, r24
    447e:	90 e0       	ldi	r25, 0x00	; 0
    4480:	84 70       	andi	r24, 0x04	; 4
    4482:	99 27       	eor	r25, r25
    4484:	89 2b       	or	r24, r25
    4486:	61 f4       	brne	.+24     	; 0x44a0 <usart_set_baudrate+0x114>
		baud *= 2;
    4488:	88 8d       	ldd	r24, Y+24	; 0x18
    448a:	99 8d       	ldd	r25, Y+25	; 0x19
    448c:	aa 8d       	ldd	r26, Y+26	; 0x1a
    448e:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4490:	88 0f       	add	r24, r24
    4492:	99 1f       	adc	r25, r25
    4494:	aa 1f       	adc	r26, r26
    4496:	bb 1f       	adc	r27, r27
    4498:	88 8f       	std	Y+24, r24	; 0x18
    449a:	99 8f       	std	Y+25, r25	; 0x19
    449c:	aa 8f       	std	Y+26, r26	; 0x1a
    449e:	bb 8f       	std	Y+27, r27	; 0x1b
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    44a0:	8f ef       	ldi	r24, 0xFF	; 255
    44a2:	90 e0       	ldi	r25, 0x00	; 0
    44a4:	a0 e0       	ldi	r26, 0x00	; 0
    44a6:	b0 e0       	ldi	r27, 0x00	; 0
    44a8:	8e 83       	std	Y+6, r24	; 0x06
    44aa:	9f 83       	std	Y+7, r25	; 0x07
    44ac:	a8 87       	std	Y+8, r26	; 0x08
    44ae:	b9 87       	std	Y+9, r27	; 0x09
	ratio = cpu_hz / baud;
    44b0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    44b2:	9d 8d       	ldd	r25, Y+29	; 0x1d
    44b4:	ae 8d       	ldd	r26, Y+30	; 0x1e
    44b6:	bf 8d       	ldd	r27, Y+31	; 0x1f
    44b8:	28 8d       	ldd	r18, Y+24	; 0x18
    44ba:	39 8d       	ldd	r19, Y+25	; 0x19
    44bc:	4a 8d       	ldd	r20, Y+26	; 0x1a
    44be:	5b 8d       	ldd	r21, Y+27	; 0x1b
    44c0:	bc 01       	movw	r22, r24
    44c2:	cd 01       	movw	r24, r26
    44c4:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    44c8:	da 01       	movw	r26, r20
    44ca:	c9 01       	movw	r24, r18
    44cc:	8a 8b       	std	Y+18, r24	; 0x12
    44ce:	9b 8b       	std	Y+19, r25	; 0x13
    44d0:	ac 8b       	std	Y+20, r26	; 0x14
    44d2:	bd 8b       	std	Y+21, r27	; 0x15

	for (exp = -7; exp < 7; exp++) {
    44d4:	89 ef       	ldi	r24, 0xF9	; 249
    44d6:	89 83       	std	Y+1, r24	; 0x01
    44d8:	28 c0       	rjmp	.+80     	; 0x452a <usart_set_baudrate+0x19e>
		if (ratio < limit) {
    44da:	2a 89       	ldd	r18, Y+18	; 0x12
    44dc:	3b 89       	ldd	r19, Y+19	; 0x13
    44de:	4c 89       	ldd	r20, Y+20	; 0x14
    44e0:	5d 89       	ldd	r21, Y+21	; 0x15
    44e2:	8e 81       	ldd	r24, Y+6	; 0x06
    44e4:	9f 81       	ldd	r25, Y+7	; 0x07
    44e6:	a8 85       	ldd	r26, Y+8	; 0x08
    44e8:	b9 85       	ldd	r27, Y+9	; 0x09
    44ea:	28 17       	cp	r18, r24
    44ec:	39 07       	cpc	r19, r25
    44ee:	4a 07       	cpc	r20, r26
    44f0:	5b 07       	cpc	r21, r27
    44f2:	f8 f0       	brcs	.+62     	; 0x4532 <usart_set_baudrate+0x1a6>
			break;
		}

		limit <<= 1;
    44f4:	8e 81       	ldd	r24, Y+6	; 0x06
    44f6:	9f 81       	ldd	r25, Y+7	; 0x07
    44f8:	a8 85       	ldd	r26, Y+8	; 0x08
    44fa:	b9 85       	ldd	r27, Y+9	; 0x09
    44fc:	88 0f       	add	r24, r24
    44fe:	99 1f       	adc	r25, r25
    4500:	aa 1f       	adc	r26, r26
    4502:	bb 1f       	adc	r27, r27
    4504:	8e 83       	std	Y+6, r24	; 0x06
    4506:	9f 83       	std	Y+7, r25	; 0x07
    4508:	a8 87       	std	Y+8, r26	; 0x08
    450a:	b9 87       	std	Y+9, r27	; 0x09

		if (exp < -3) {
    450c:	89 81       	ldd	r24, Y+1	; 0x01
    450e:	8d 3f       	cpi	r24, 0xFD	; 253
    4510:	4c f4       	brge	.+18     	; 0x4524 <usart_set_baudrate+0x198>
			limit |= 1;
    4512:	8e 81       	ldd	r24, Y+6	; 0x06
    4514:	9f 81       	ldd	r25, Y+7	; 0x07
    4516:	a8 85       	ldd	r26, Y+8	; 0x08
    4518:	b9 85       	ldd	r27, Y+9	; 0x09
    451a:	81 60       	ori	r24, 0x01	; 1
    451c:	8e 83       	std	Y+6, r24	; 0x06
    451e:	9f 83       	std	Y+7, r25	; 0x07
    4520:	a8 87       	std	Y+8, r26	; 0x08
    4522:	b9 87       	std	Y+9, r27	; 0x09

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    4524:	89 81       	ldd	r24, Y+1	; 0x01
    4526:	8f 5f       	subi	r24, 0xFF	; 255
    4528:	89 83       	std	Y+1, r24	; 0x01
    452a:	89 81       	ldd	r24, Y+1	; 0x01
    452c:	87 30       	cpi	r24, 0x07	; 7
    452e:	ac f2       	brlt	.-86     	; 0x44da <usart_set_baudrate+0x14e>
    4530:	01 c0       	rjmp	.+2      	; 0x4534 <usart_set_baudrate+0x1a8>
		if (ratio < limit) {
			break;
    4532:	00 00       	nop
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    4534:	89 81       	ldd	r24, Y+1	; 0x01
    4536:	88 23       	and	r24, r24
    4538:	0c f0       	brlt	.+2      	; 0x453c <usart_set_baudrate+0x1b0>
    453a:	8a c0       	rjmp	.+276    	; 0x4650 <usart_set_baudrate+0x2c4>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    453c:	88 8d       	ldd	r24, Y+24	; 0x18
    453e:	99 8d       	ldd	r25, Y+25	; 0x19
    4540:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4542:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4544:	88 0f       	add	r24, r24
    4546:	99 1f       	adc	r25, r25
    4548:	aa 1f       	adc	r26, r26
    454a:	bb 1f       	adc	r27, r27
    454c:	88 0f       	add	r24, r24
    454e:	99 1f       	adc	r25, r25
    4550:	aa 1f       	adc	r26, r26
    4552:	bb 1f       	adc	r27, r27
    4554:	88 0f       	add	r24, r24
    4556:	99 1f       	adc	r25, r25
    4558:	aa 1f       	adc	r26, r26
    455a:	bb 1f       	adc	r27, r27
    455c:	9c 01       	movw	r18, r24
    455e:	ad 01       	movw	r20, r26
    4560:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4562:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4564:	ae 8d       	ldd	r26, Y+30	; 0x1e
    4566:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4568:	82 1b       	sub	r24, r18
    456a:	93 0b       	sbc	r25, r19
    456c:	a4 0b       	sbc	r26, r20
    456e:	b5 0b       	sbc	r27, r21
    4570:	8c 8f       	std	Y+28, r24	; 0x1c
    4572:	9d 8f       	std	Y+29, r25	; 0x1d
    4574:	ae 8f       	std	Y+30, r26	; 0x1e
    4576:	bf 8f       	std	Y+31, r27	; 0x1f
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    4578:	89 81       	ldd	r24, Y+1	; 0x01
    457a:	8e 3f       	cpi	r24, 0xFE	; 254
    457c:	94 f5       	brge	.+100    	; 0x45e2 <usart_set_baudrate+0x256>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    457e:	89 81       	ldd	r24, Y+1	; 0x01
    4580:	08 2e       	mov	r0, r24
    4582:	00 0c       	add	r0, r0
    4584:	99 0b       	sbc	r25, r25
    4586:	2d ef       	ldi	r18, 0xFD	; 253
    4588:	3f ef       	ldi	r19, 0xFF	; 255
    458a:	28 1b       	sub	r18, r24
    458c:	39 0b       	sbc	r19, r25
    458e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4590:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4592:	ae 8d       	ldd	r26, Y+30	; 0x1e
    4594:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4596:	7c 01       	movw	r14, r24
    4598:	8d 01       	movw	r16, r26
    459a:	04 c0       	rjmp	.+8      	; 0x45a4 <usart_set_baudrate+0x218>
    459c:	ee 0c       	add	r14, r14
    459e:	ff 1c       	adc	r15, r15
    45a0:	00 1f       	adc	r16, r16
    45a2:	11 1f       	adc	r17, r17
    45a4:	2a 95       	dec	r18
    45a6:	d2 f7       	brpl	.-12     	; 0x459c <usart_set_baudrate+0x210>
    45a8:	a8 01       	movw	r20, r16
    45aa:	97 01       	movw	r18, r14
    45ac:	88 8d       	ldd	r24, Y+24	; 0x18
    45ae:	99 8d       	ldd	r25, Y+25	; 0x19
    45b0:	aa 8d       	ldd	r26, Y+26	; 0x1a
    45b2:	bb 8d       	ldd	r27, Y+27	; 0x1b
    45b4:	b6 95       	lsr	r27
    45b6:	a7 95       	ror	r26
    45b8:	97 95       	ror	r25
    45ba:	87 95       	ror	r24
    45bc:	82 0f       	add	r24, r18
    45be:	93 1f       	adc	r25, r19
    45c0:	a4 1f       	adc	r26, r20
    45c2:	b5 1f       	adc	r27, r21
    45c4:	28 8d       	ldd	r18, Y+24	; 0x18
    45c6:	39 8d       	ldd	r19, Y+25	; 0x19
    45c8:	4a 8d       	ldd	r20, Y+26	; 0x1a
    45ca:	5b 8d       	ldd	r21, Y+27	; 0x1b
    45cc:	bc 01       	movw	r22, r24
    45ce:	cd 01       	movw	r24, r26
    45d0:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    45d4:	da 01       	movw	r26, r20
    45d6:	c9 01       	movw	r24, r18
    45d8:	8a 83       	std	Y+2, r24	; 0x02
    45da:	9b 83       	std	Y+3, r25	; 0x03
    45dc:	ac 83       	std	Y+4, r26	; 0x04
    45de:	bd 83       	std	Y+5, r27	; 0x05
    45e0:	70 c0       	rjmp	.+224    	; 0x46c2 <usart_set_baudrate+0x336>
		} else {
			baud <<= exp + 3;
    45e2:	89 81       	ldd	r24, Y+1	; 0x01
    45e4:	08 2e       	mov	r0, r24
    45e6:	00 0c       	add	r0, r0
    45e8:	99 0b       	sbc	r25, r25
    45ea:	9c 01       	movw	r18, r24
    45ec:	2d 5f       	subi	r18, 0xFD	; 253
    45ee:	3f 4f       	sbci	r19, 0xFF	; 255
    45f0:	88 8d       	ldd	r24, Y+24	; 0x18
    45f2:	99 8d       	ldd	r25, Y+25	; 0x19
    45f4:	aa 8d       	ldd	r26, Y+26	; 0x1a
    45f6:	bb 8d       	ldd	r27, Y+27	; 0x1b
    45f8:	04 c0       	rjmp	.+8      	; 0x4602 <usart_set_baudrate+0x276>
    45fa:	88 0f       	add	r24, r24
    45fc:	99 1f       	adc	r25, r25
    45fe:	aa 1f       	adc	r26, r26
    4600:	bb 1f       	adc	r27, r27
    4602:	2a 95       	dec	r18
    4604:	d2 f7       	brpl	.-12     	; 0x45fa <usart_set_baudrate+0x26e>
    4606:	88 8f       	std	Y+24, r24	; 0x18
    4608:	99 8f       	std	Y+25, r25	; 0x19
    460a:	aa 8f       	std	Y+26, r26	; 0x1a
    460c:	bb 8f       	std	Y+27, r27	; 0x1b
			div = (cpu_hz + baud / 2) / baud;
    460e:	88 8d       	ldd	r24, Y+24	; 0x18
    4610:	99 8d       	ldd	r25, Y+25	; 0x19
    4612:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4614:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4616:	9c 01       	movw	r18, r24
    4618:	ad 01       	movw	r20, r26
    461a:	56 95       	lsr	r21
    461c:	47 95       	ror	r20
    461e:	37 95       	ror	r19
    4620:	27 95       	ror	r18
    4622:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4624:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4626:	ae 8d       	ldd	r26, Y+30	; 0x1e
    4628:	bf 8d       	ldd	r27, Y+31	; 0x1f
    462a:	82 0f       	add	r24, r18
    462c:	93 1f       	adc	r25, r19
    462e:	a4 1f       	adc	r26, r20
    4630:	b5 1f       	adc	r27, r21
    4632:	28 8d       	ldd	r18, Y+24	; 0x18
    4634:	39 8d       	ldd	r19, Y+25	; 0x19
    4636:	4a 8d       	ldd	r20, Y+26	; 0x1a
    4638:	5b 8d       	ldd	r21, Y+27	; 0x1b
    463a:	bc 01       	movw	r22, r24
    463c:	cd 01       	movw	r24, r26
    463e:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    4642:	da 01       	movw	r26, r20
    4644:	c9 01       	movw	r24, r18
    4646:	8a 83       	std	Y+2, r24	; 0x02
    4648:	9b 83       	std	Y+3, r25	; 0x03
    464a:	ac 83       	std	Y+4, r26	; 0x04
    464c:	bd 83       	std	Y+5, r27	; 0x05
    464e:	39 c0       	rjmp	.+114    	; 0x46c2 <usart_set_baudrate+0x336>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    4650:	89 81       	ldd	r24, Y+1	; 0x01
    4652:	08 2e       	mov	r0, r24
    4654:	00 0c       	add	r0, r0
    4656:	99 0b       	sbc	r25, r25
    4658:	9c 01       	movw	r18, r24
    465a:	2d 5f       	subi	r18, 0xFD	; 253
    465c:	3f 4f       	sbci	r19, 0xFF	; 255
    465e:	88 8d       	ldd	r24, Y+24	; 0x18
    4660:	99 8d       	ldd	r25, Y+25	; 0x19
    4662:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4664:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4666:	04 c0       	rjmp	.+8      	; 0x4670 <usart_set_baudrate+0x2e4>
    4668:	88 0f       	add	r24, r24
    466a:	99 1f       	adc	r25, r25
    466c:	aa 1f       	adc	r26, r26
    466e:	bb 1f       	adc	r27, r27
    4670:	2a 95       	dec	r18
    4672:	d2 f7       	brpl	.-12     	; 0x4668 <usart_set_baudrate+0x2dc>
    4674:	88 8f       	std	Y+24, r24	; 0x18
    4676:	99 8f       	std	Y+25, r25	; 0x19
    4678:	aa 8f       	std	Y+26, r26	; 0x1a
    467a:	bb 8f       	std	Y+27, r27	; 0x1b
		div = (cpu_hz + baud / 2) / baud - 1;
    467c:	88 8d       	ldd	r24, Y+24	; 0x18
    467e:	99 8d       	ldd	r25, Y+25	; 0x19
    4680:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4682:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4684:	9c 01       	movw	r18, r24
    4686:	ad 01       	movw	r20, r26
    4688:	56 95       	lsr	r21
    468a:	47 95       	ror	r20
    468c:	37 95       	ror	r19
    468e:	27 95       	ror	r18
    4690:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4692:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4694:	ae 8d       	ldd	r26, Y+30	; 0x1e
    4696:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4698:	82 0f       	add	r24, r18
    469a:	93 1f       	adc	r25, r19
    469c:	a4 1f       	adc	r26, r20
    469e:	b5 1f       	adc	r27, r21
    46a0:	28 8d       	ldd	r18, Y+24	; 0x18
    46a2:	39 8d       	ldd	r19, Y+25	; 0x19
    46a4:	4a 8d       	ldd	r20, Y+26	; 0x1a
    46a6:	5b 8d       	ldd	r21, Y+27	; 0x1b
    46a8:	bc 01       	movw	r22, r24
    46aa:	cd 01       	movw	r24, r26
    46ac:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    46b0:	da 01       	movw	r26, r20
    46b2:	c9 01       	movw	r24, r18
    46b4:	01 97       	sbiw	r24, 0x01	; 1
    46b6:	a1 09       	sbc	r26, r1
    46b8:	b1 09       	sbc	r27, r1
    46ba:	8a 83       	std	Y+2, r24	; 0x02
    46bc:	9b 83       	std	Y+3, r25	; 0x03
    46be:	ac 83       	std	Y+4, r26	; 0x04
    46c0:	bd 83       	std	Y+5, r27	; 0x05
	volatile uint8_t reg_b = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	volatile uint8_t reg_a = (uint8_t)div;
	volatile uint16_t pre  = ((uint16_t)reg_b) | ((uint16_t)reg_a << 8);
#endif

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    46c2:	8a 81       	ldd	r24, Y+2	; 0x02
    46c4:	9b 81       	ldd	r25, Y+3	; 0x03
    46c6:	ac 81       	ldd	r26, Y+4	; 0x04
    46c8:	bd 81       	ldd	r27, Y+5	; 0x05
    46ca:	89 2f       	mov	r24, r25
    46cc:	9a 2f       	mov	r25, r26
    46ce:	ab 2f       	mov	r26, r27
    46d0:	bb 27       	eor	r27, r27
    46d2:	98 2f       	mov	r25, r24
    46d4:	9f 70       	andi	r25, 0x0F	; 15
    46d6:	89 81       	ldd	r24, Y+1	; 0x01
    46d8:	82 95       	swap	r24
    46da:	80 7f       	andi	r24, 0xF0	; 240
    46dc:	29 2f       	mov	r18, r25
    46de:	28 2b       	or	r18, r24
    46e0:	8e 89       	ldd	r24, Y+22	; 0x16
    46e2:	9f 89       	ldd	r25, Y+23	; 0x17
    46e4:	fc 01       	movw	r30, r24
    46e6:	27 83       	std	Z+7, r18	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    46e8:	2a 81       	ldd	r18, Y+2	; 0x02
    46ea:	8e 89       	ldd	r24, Y+22	; 0x16
    46ec:	9f 89       	ldd	r25, Y+23	; 0x17
    46ee:	fc 01       	movw	r30, r24
    46f0:	26 83       	std	Z+6, r18	; 0x06

	return true;
    46f2:	81 e0       	ldi	r24, 0x01	; 1
}
    46f4:	6f 96       	adiw	r28, 0x1f	; 31
    46f6:	cd bf       	out	0x3d, r28	; 61
    46f8:	de bf       	out	0x3e, r29	; 62
    46fa:	df 91       	pop	r29
    46fc:	cf 91       	pop	r28
    46fe:	1f 91       	pop	r17
    4700:	0f 91       	pop	r16
    4702:	ff 90       	pop	r15
    4704:	ef 90       	pop	r14
    4706:	08 95       	ret

00004708 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    4708:	cf 93       	push	r28
    470a:	df 93       	push	r29
    470c:	1f 92       	push	r1
    470e:	cd b7       	in	r28, 0x3d	; 61
    4710:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    4712:	8f e3       	ldi	r24, 0x3F	; 63
    4714:	90 e0       	ldi	r25, 0x00	; 0
    4716:	fc 01       	movw	r30, r24
    4718:	80 81       	ld	r24, Z
    471a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    471c:	f8 94       	cli
	return flags;
    471e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4720:	0f 90       	pop	r0
    4722:	df 91       	pop	r29
    4724:	cf 91       	pop	r28
    4726:	08 95       	ret

00004728 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    4728:	cf 93       	push	r28
    472a:	df 93       	push	r29
    472c:	1f 92       	push	r1
    472e:	cd b7       	in	r28, 0x3d	; 61
    4730:	de b7       	in	r29, 0x3e	; 62
    4732:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    4734:	8f e3       	ldi	r24, 0x3F	; 63
    4736:	90 e0       	ldi	r25, 0x00	; 0
    4738:	29 81       	ldd	r18, Y+1	; 0x01
    473a:	fc 01       	movw	r30, r24
    473c:	20 83       	st	Z, r18
}
    473e:	00 00       	nop
    4740:	0f 90       	pop	r0
    4742:	df 91       	pop	r29
    4744:	cf 91       	pop	r28
    4746:	08 95       	ret

00004748 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
    4748:	cf 93       	push	r28
    474a:	df 93       	push	r29
    474c:	1f 92       	push	r1
    474e:	cd b7       	in	r28, 0x3d	; 61
    4750:	de b7       	in	r29, 0x3e	; 62
    4752:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
    4754:	89 81       	ldd	r24, Y+1	; 0x01
    4756:	88 2f       	mov	r24, r24
    4758:	90 e0       	ldi	r25, 0x00	; 0
    475a:	82 30       	cpi	r24, 0x02	; 2
    475c:	91 05       	cpc	r25, r1
    475e:	89 f0       	breq	.+34     	; 0x4782 <osc_get_rate+0x3a>
    4760:	83 30       	cpi	r24, 0x03	; 3
    4762:	91 05       	cpc	r25, r1
    4764:	1c f4       	brge	.+6      	; 0x476c <osc_get_rate+0x24>
    4766:	01 97       	sbiw	r24, 0x01	; 1
    4768:	39 f0       	breq	.+14     	; 0x4778 <osc_get_rate+0x30>
    476a:	1a c0       	rjmp	.+52     	; 0x47a0 <osc_get_rate+0x58>
    476c:	84 30       	cpi	r24, 0x04	; 4
    476e:	91 05       	cpc	r25, r1
    4770:	69 f0       	breq	.+26     	; 0x478c <osc_get_rate+0x44>
    4772:	08 97       	sbiw	r24, 0x08	; 8
    4774:	81 f0       	breq	.+32     	; 0x4796 <osc_get_rate+0x4e>
    4776:	14 c0       	rjmp	.+40     	; 0x47a0 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
    4778:	80 e8       	ldi	r24, 0x80	; 128
    477a:	94 e8       	ldi	r25, 0x84	; 132
    477c:	ae e1       	ldi	r26, 0x1E	; 30
    477e:	b0 e0       	ldi	r27, 0x00	; 0
    4780:	12 c0       	rjmp	.+36     	; 0x47a6 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
    4782:	80 e0       	ldi	r24, 0x00	; 0
    4784:	9c e6       	ldi	r25, 0x6C	; 108
    4786:	ac ed       	ldi	r26, 0xDC	; 220
    4788:	b2 e0       	ldi	r27, 0x02	; 2
    478a:	0d c0       	rjmp	.+26     	; 0x47a6 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
    478c:	80 e0       	ldi	r24, 0x00	; 0
    478e:	90 e8       	ldi	r25, 0x80	; 128
    4790:	a0 e0       	ldi	r26, 0x00	; 0
    4792:	b0 e0       	ldi	r27, 0x00	; 0
    4794:	08 c0       	rjmp	.+16     	; 0x47a6 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
    4796:	80 e0       	ldi	r24, 0x00	; 0
    4798:	9d e2       	ldi	r25, 0x2D	; 45
    479a:	a1 e3       	ldi	r26, 0x31	; 49
    479c:	b1 e0       	ldi	r27, 0x01	; 1
    479e:	03 c0       	rjmp	.+6      	; 0x47a6 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
    47a0:	80 e0       	ldi	r24, 0x00	; 0
    47a2:	90 e0       	ldi	r25, 0x00	; 0
    47a4:	dc 01       	movw	r26, r24
	}
}
    47a6:	bc 01       	movw	r22, r24
    47a8:	cd 01       	movw	r24, r26
    47aa:	0f 90       	pop	r0
    47ac:	df 91       	pop	r29
    47ae:	cf 91       	pop	r28
    47b0:	08 95       	ret

000047b2 <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
    47b2:	cf 93       	push	r28
    47b4:	df 93       	push	r29
    47b6:	cd b7       	in	r28, 0x3d	; 61
    47b8:	de b7       	in	r29, 0x3e	; 62
    47ba:	29 97       	sbiw	r28, 0x09	; 9
    47bc:	cd bf       	out	0x3d, r28	; 61
    47be:	de bf       	out	0x3e, r29	; 62
    47c0:	8d 83       	std	Y+5, r24	; 0x05
    47c2:	6e 83       	std	Y+6, r22	; 0x06
    47c4:	7f 83       	std	Y+7, r23	; 0x07
    47c6:	48 87       	std	Y+8, r20	; 0x08
    47c8:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
    47ca:	8d 81       	ldd	r24, Y+5	; 0x05
    47cc:	88 2f       	mov	r24, r24
    47ce:	90 e0       	ldi	r25, 0x00	; 0
    47d0:	80 38       	cpi	r24, 0x80	; 128
    47d2:	91 05       	cpc	r25, r1
    47d4:	79 f0       	breq	.+30     	; 0x47f4 <pll_get_default_rate_priv+0x42>
    47d6:	80 3c       	cpi	r24, 0xC0	; 192
    47d8:	91 05       	cpc	r25, r1
    47da:	a9 f0       	breq	.+42     	; 0x4806 <pll_get_default_rate_priv+0x54>
    47dc:	89 2b       	or	r24, r25
    47de:	09 f0       	breq	.+2      	; 0x47e2 <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
    47e0:	1b c0       	rjmp	.+54     	; 0x4818 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
    47e2:	80 e8       	ldi	r24, 0x80	; 128
    47e4:	94 e8       	ldi	r25, 0x84	; 132
    47e6:	ae e1       	ldi	r26, 0x1E	; 30
    47e8:	b0 e0       	ldi	r27, 0x00	; 0
    47ea:	89 83       	std	Y+1, r24	; 0x01
    47ec:	9a 83       	std	Y+2, r25	; 0x02
    47ee:	ab 83       	std	Y+3, r26	; 0x03
    47f0:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    47f2:	12 c0       	rjmp	.+36     	; 0x4818 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
    47f4:	80 e0       	ldi	r24, 0x00	; 0
    47f6:	9b e1       	ldi	r25, 0x1B	; 27
    47f8:	a7 eb       	ldi	r26, 0xB7	; 183
    47fa:	b0 e0       	ldi	r27, 0x00	; 0
    47fc:	89 83       	std	Y+1, r24	; 0x01
    47fe:	9a 83       	std	Y+2, r25	; 0x02
    4800:	ab 83       	std	Y+3, r26	; 0x03
    4802:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
    4804:	09 c0       	rjmp	.+18     	; 0x4818 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
    4806:	88 e0       	ldi	r24, 0x08	; 8
    4808:	9f df       	rcall	.-194    	; 0x4748 <osc_get_rate>
    480a:	dc 01       	movw	r26, r24
    480c:	cb 01       	movw	r24, r22
    480e:	89 83       	std	Y+1, r24	; 0x01
    4810:	9a 83       	std	Y+2, r25	; 0x02
    4812:	ab 83       	std	Y+3, r26	; 0x03
    4814:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    4816:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
    4818:	8e 81       	ldd	r24, Y+6	; 0x06
    481a:	9f 81       	ldd	r25, Y+7	; 0x07
    481c:	cc 01       	movw	r24, r24
    481e:	a0 e0       	ldi	r26, 0x00	; 0
    4820:	b0 e0       	ldi	r27, 0x00	; 0
    4822:	29 81       	ldd	r18, Y+1	; 0x01
    4824:	3a 81       	ldd	r19, Y+2	; 0x02
    4826:	4b 81       	ldd	r20, Y+3	; 0x03
    4828:	5c 81       	ldd	r21, Y+4	; 0x04
    482a:	bc 01       	movw	r22, r24
    482c:	cd 01       	movw	r24, r26
    482e:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    4832:	dc 01       	movw	r26, r24
    4834:	cb 01       	movw	r24, r22
    4836:	89 83       	std	Y+1, r24	; 0x01
    4838:	9a 83       	std	Y+2, r25	; 0x02
    483a:	ab 83       	std	Y+3, r26	; 0x03
    483c:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
    483e:	89 81       	ldd	r24, Y+1	; 0x01
    4840:	9a 81       	ldd	r25, Y+2	; 0x02
    4842:	ab 81       	ldd	r26, Y+3	; 0x03
    4844:	bc 81       	ldd	r27, Y+4	; 0x04
}
    4846:	bc 01       	movw	r22, r24
    4848:	cd 01       	movw	r24, r26
    484a:	29 96       	adiw	r28, 0x09	; 9
    484c:	cd bf       	out	0x3d, r28	; 61
    484e:	de bf       	out	0x3e, r29	; 62
    4850:	df 91       	pop	r29
    4852:	cf 91       	pop	r28
    4854:	08 95       	ret

00004856 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    4856:	cf 93       	push	r28
    4858:	df 93       	push	r29
    485a:	cd b7       	in	r28, 0x3d	; 61
    485c:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
    485e:	41 e0       	ldi	r20, 0x01	; 1
    4860:	50 e0       	ldi	r21, 0x00	; 0
    4862:	63 e0       	ldi	r22, 0x03	; 3
    4864:	70 e0       	ldi	r23, 0x00	; 0
    4866:	80 ec       	ldi	r24, 0xC0	; 192
    4868:	a4 df       	rcall	.-184    	; 0x47b2 <pll_get_default_rate_priv>
    486a:	dc 01       	movw	r26, r24
    486c:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
    486e:	bc 01       	movw	r22, r24
    4870:	cd 01       	movw	r24, r26
    4872:	df 91       	pop	r29
    4874:	cf 91       	pop	r28
    4876:	08 95       	ret

00004878 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
    4878:	cf 93       	push	r28
    487a:	df 93       	push	r29
    487c:	1f 92       	push	r1
    487e:	cd b7       	in	r28, 0x3d	; 61
    4880:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
    4882:	19 82       	std	Y+1, r1	; 0x01
    4884:	e8 df       	rcall	.-48     	; 0x4856 <sysclk_get_main_hz>
    4886:	dc 01       	movw	r26, r24
    4888:	cb 01       	movw	r24, r22
    488a:	29 81       	ldd	r18, Y+1	; 0x01
    488c:	22 2f       	mov	r18, r18
    488e:	30 e0       	ldi	r19, 0x00	; 0
    4890:	04 c0       	rjmp	.+8      	; 0x489a <sysclk_get_per4_hz+0x22>
    4892:	b6 95       	lsr	r27
    4894:	a7 95       	ror	r26
    4896:	97 95       	ror	r25
    4898:	87 95       	ror	r24
    489a:	2a 95       	dec	r18
}
    489c:	d2 f7       	brpl	.-12     	; 0x4892 <sysclk_get_per4_hz+0x1a>
    489e:	bc 01       	movw	r22, r24
    48a0:	cd 01       	movw	r24, r26
    48a2:	0f 90       	pop	r0
    48a4:	df 91       	pop	r29
    48a6:	cf 91       	pop	r28
    48a8:	08 95       	ret

000048aa <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
    48aa:	cf 93       	push	r28
    48ac:	df 93       	push	r29
    48ae:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
    48b0:	de b7       	in	r29, 0x3e	; 62
    48b2:	e2 df       	rcall	.-60     	; 0x4878 <sysclk_get_per4_hz>
    48b4:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
    48b6:	cb 01       	movw	r24, r22
    48b8:	bc 01       	movw	r22, r24
    48ba:	cd 01       	movw	r24, r26
    48bc:	df 91       	pop	r29
    48be:	cf 91       	pop	r28
    48c0:	08 95       	ret

000048c2 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
    48c2:	cf 93       	push	r28
    48c4:	df 93       	push	r29
    48c6:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
    48c8:	de b7       	in	r29, 0x3e	; 62
    48ca:	ef df       	rcall	.-34     	; 0x48aa <sysclk_get_per2_hz>
    48cc:	dc 01       	movw	r26, r24
    48ce:	cb 01       	movw	r24, r22
    48d0:	b6 95       	lsr	r27
    48d2:	a7 95       	ror	r26
    48d4:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
    48d6:	87 95       	ror	r24
    48d8:	bc 01       	movw	r22, r24
    48da:	cd 01       	movw	r24, r26
    48dc:	df 91       	pop	r29
    48de:	cf 91       	pop	r28
    48e0:	08 95       	ret

000048e2 <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
    48e2:	cf 93       	push	r28
    48e4:	df 93       	push	r29
    48e6:	cd b7       	in	r28, 0x3d	; 61
	return sysclk_get_per_hz();
    48e8:	de b7       	in	r29, 0x3e	; 62
    48ea:	eb df       	rcall	.-42     	; 0x48c2 <sysclk_get_per_hz>
    48ec:	dc 01       	movw	r26, r24
}
    48ee:	cb 01       	movw	r24, r22
    48f0:	bc 01       	movw	r22, r24
    48f2:	cd 01       	movw	r24, r26
    48f4:	df 91       	pop	r29
    48f6:	cf 91       	pop	r28
    48f8:	08 95       	ret

000048fa <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    48fa:	04 c0       	rjmp	.+8      	; 0x4904 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    48fc:	61 50       	subi	r22, 0x01	; 1
    48fe:	71 09       	sbc	r23, r1
    4900:	81 09       	sbc	r24, r1
    4902:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    4904:	61 15       	cp	r22, r1
    4906:	71 05       	cpc	r23, r1
    4908:	81 05       	cpc	r24, r1
    490a:	91 05       	cpc	r25, r1
    490c:	b9 f7       	brne	.-18     	; 0x48fc <__portable_avr_delay_cycles+0x2>
    490e:	08 95       	ret

00004910 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
    4910:	cf 93       	push	r28
    4912:	df 93       	push	r29
    4914:	cd b7       	in	r28, 0x3d	; 61
    4916:	de b7       	in	r29, 0x3e	; 62
    4918:	2d 97       	sbiw	r28, 0x0d	; 13
    491a:	cd bf       	out	0x3d, r28	; 61
    491c:	de bf       	out	0x3e, r29	; 62
    491e:	8c 87       	std	Y+12, r24	; 0x0c
    4920:	6d 87       	std	Y+13, r22	; 0x0d
    4922:	8c 85       	ldd	r24, Y+12	; 0x0c
    4924:	89 83       	std	Y+1, r24	; 0x01
    4926:	8d 85       	ldd	r24, Y+13	; 0x0d
    4928:	8a 83       	std	Y+2, r24	; 0x02
    492a:	89 81       	ldd	r24, Y+1	; 0x01
    492c:	8b 83       	std	Y+3, r24	; 0x03
    492e:	8b 81       	ldd	r24, Y+3	; 0x03
    4930:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    4932:	8c 81       	ldd	r24, Y+4	; 0x04
    4934:	86 95       	lsr	r24
    4936:	86 95       	lsr	r24
    4938:	86 95       	lsr	r24
    493a:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    493c:	8d 81       	ldd	r24, Y+5	; 0x05
    493e:	88 2f       	mov	r24, r24
    4940:	90 e0       	ldi	r25, 0x00	; 0
    4942:	88 0f       	add	r24, r24
    4944:	99 1f       	adc	r25, r25
    4946:	82 95       	swap	r24
    4948:	92 95       	swap	r25
    494a:	90 7f       	andi	r25, 0xF0	; 240
    494c:	98 27       	eor	r25, r24
    494e:	80 7f       	andi	r24, 0xF0	; 240
    4950:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4952:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4954:	8e 83       	std	Y+6, r24	; 0x06
    4956:	9f 83       	std	Y+7, r25	; 0x07
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    4958:	8e 81       	ldd	r24, Y+6	; 0x06
    495a:	9f 81       	ldd	r25, Y+7	; 0x07
    495c:	9c 01       	movw	r18, r24
    495e:	20 5f       	subi	r18, 0xF0	; 240
    4960:	3f 4f       	sbci	r19, 0xFF	; 255
    4962:	89 81       	ldd	r24, Y+1	; 0x01
    4964:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_index(
		ioport_pin_t pin)
{
	return (pin & 0x07);
    4966:	88 85       	ldd	r24, Y+8	; 0x08
    4968:	87 70       	andi	r24, 0x07	; 7
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    496a:	88 2f       	mov	r24, r24
    496c:	90 e0       	ldi	r25, 0x00	; 0

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    496e:	82 0f       	add	r24, r18
    4970:	93 1f       	adc	r25, r19
    4972:	89 87       	std	Y+9, r24	; 0x09
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();
    4974:	9a 87       	std	Y+10, r25	; 0x0a
    4976:	c8 de       	rcall	.-624    	; 0x4708 <cpu_irq_save>

	*pin_ctrl &= PORT_ISC_gm;
    4978:	8b 87       	std	Y+11, r24	; 0x0b
    497a:	89 85       	ldd	r24, Y+9	; 0x09
    497c:	9a 85       	ldd	r25, Y+10	; 0x0a
    497e:	fc 01       	movw	r30, r24
    4980:	80 81       	ld	r24, Z
    4982:	28 2f       	mov	r18, r24
    4984:	27 70       	andi	r18, 0x07	; 7
    4986:	89 85       	ldd	r24, Y+9	; 0x09
    4988:	9a 85       	ldd	r25, Y+10	; 0x0a
    498a:	fc 01       	movw	r30, r24
	*pin_ctrl |= mode;
    498c:	20 83       	st	Z, r18
    498e:	89 85       	ldd	r24, Y+9	; 0x09
    4990:	9a 85       	ldd	r25, Y+10	; 0x0a
    4992:	fc 01       	movw	r30, r24
    4994:	90 81       	ld	r25, Z
    4996:	8a 81       	ldd	r24, Y+2	; 0x02
    4998:	29 2f       	mov	r18, r25
    499a:	28 2b       	or	r18, r24
    499c:	89 85       	ldd	r24, Y+9	; 0x09
    499e:	9a 85       	ldd	r25, Y+10	; 0x0a

	cpu_irq_restore(flags);
    49a0:	fc 01       	movw	r30, r24
    49a2:	20 83       	st	Z, r18
	arch_ioport_set_pin_mode(pin, mode);
}
    49a4:	8b 85       	ldd	r24, Y+11	; 0x0b
    49a6:	c0 de       	rcall	.-640    	; 0x4728 <cpu_irq_restore>
    49a8:	00 00       	nop
    49aa:	2d 96       	adiw	r28, 0x0d	; 13
    49ac:	cd bf       	out	0x3d, r28	; 61
    49ae:	de bf       	out	0x3e, r29	; 62
    49b0:	df 91       	pop	r29
    49b2:	cf 91       	pop	r28
    49b4:	08 95       	ret

000049b6 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
    49b6:	cf 93       	push	r28
    49b8:	df 93       	push	r29
    49ba:	cd b7       	in	r28, 0x3d	; 61
    49bc:	de b7       	in	r29, 0x3e	; 62
    49be:	2b 97       	sbiw	r28, 0x0b	; 11
    49c0:	cd bf       	out	0x3d, r28	; 61
    49c2:	de bf       	out	0x3e, r29	; 62
    49c4:	8a 87       	std	Y+10, r24	; 0x0a
    49c6:	6b 87       	std	Y+11, r22	; 0x0b
    49c8:	8a 85       	ldd	r24, Y+10	; 0x0a
    49ca:	89 83       	std	Y+1, r24	; 0x01
    49cc:	8b 85       	ldd	r24, Y+11	; 0x0b
    49ce:	8a 83       	std	Y+2, r24	; 0x02
    49d0:	89 81       	ldd	r24, Y+1	; 0x01
    49d2:	8b 83       	std	Y+3, r24	; 0x03
    49d4:	8b 81       	ldd	r24, Y+3	; 0x03
    49d6:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    49d8:	8c 81       	ldd	r24, Y+4	; 0x04
    49da:	86 95       	lsr	r24
    49dc:	86 95       	lsr	r24
    49de:	86 95       	lsr	r24
    49e0:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    49e2:	8d 81       	ldd	r24, Y+5	; 0x05
    49e4:	88 2f       	mov	r24, r24
    49e6:	90 e0       	ldi	r25, 0x00	; 0
    49e8:	88 0f       	add	r24, r24
    49ea:	99 1f       	adc	r25, r25
    49ec:	82 95       	swap	r24
    49ee:	92 95       	swap	r25
    49f0:	90 7f       	andi	r25, 0xF0	; 240
    49f2:	98 27       	eor	r25, r24
    49f4:	80 7f       	andi	r24, 0xF0	; 240
    49f6:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    49f8:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    49fa:	8e 83       	std	Y+6, r24	; 0x06
    49fc:	9f 83       	std	Y+7, r25	; 0x07

	if (dir == IOPORT_DIR_OUTPUT) {
    49fe:	8a 81       	ldd	r24, Y+2	; 0x02
    4a00:	81 30       	cpi	r24, 0x01	; 1
    4a02:	a9 f4       	brne	.+42     	; 0x4a2e <ioport_set_pin_dir+0x78>
    4a04:	89 81       	ldd	r24, Y+1	; 0x01
    4a06:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4a08:	88 85       	ldd	r24, Y+8	; 0x08
    4a0a:	88 2f       	mov	r24, r24
    4a0c:	90 e0       	ldi	r25, 0x00	; 0
    4a0e:	9c 01       	movw	r18, r24
    4a10:	27 70       	andi	r18, 0x07	; 7
    4a12:	33 27       	eor	r19, r19
    4a14:	81 e0       	ldi	r24, 0x01	; 1
    4a16:	90 e0       	ldi	r25, 0x00	; 0
    4a18:	02 c0       	rjmp	.+4      	; 0x4a1e <ioport_set_pin_dir+0x68>
    4a1a:	88 0f       	add	r24, r24
    4a1c:	99 1f       	adc	r25, r25
    4a1e:	2a 95       	dec	r18
    4a20:	e2 f7       	brpl	.-8      	; 0x4a1a <ioport_set_pin_dir+0x64>
    4a22:	28 2f       	mov	r18, r24
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    4a24:	8e 81       	ldd	r24, Y+6	; 0x06
    4a26:	9f 81       	ldd	r25, Y+7	; 0x07
    4a28:	fc 01       	movw	r30, r24
    4a2a:	21 83       	std	Z+1, r18	; 0x01
	arch_ioport_set_pin_dir(pin, dir);
}
    4a2c:	17 c0       	rjmp	.+46     	; 0x4a5c <ioport_set_pin_dir+0xa6>
	} else if (dir == IOPORT_DIR_INPUT) {
    4a2e:	8a 81       	ldd	r24, Y+2	; 0x02
    4a30:	88 23       	and	r24, r24
    4a32:	a1 f4       	brne	.+40     	; 0x4a5c <ioport_set_pin_dir+0xa6>
    4a34:	89 81       	ldd	r24, Y+1	; 0x01
    4a36:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4a38:	89 85       	ldd	r24, Y+9	; 0x09
    4a3a:	88 2f       	mov	r24, r24
    4a3c:	90 e0       	ldi	r25, 0x00	; 0
    4a3e:	9c 01       	movw	r18, r24
    4a40:	27 70       	andi	r18, 0x07	; 7
    4a42:	33 27       	eor	r19, r19
    4a44:	81 e0       	ldi	r24, 0x01	; 1
    4a46:	90 e0       	ldi	r25, 0x00	; 0
    4a48:	02 c0       	rjmp	.+4      	; 0x4a4e <ioport_set_pin_dir+0x98>
    4a4a:	88 0f       	add	r24, r24
    4a4c:	99 1f       	adc	r25, r25
    4a4e:	2a 95       	dec	r18
    4a50:	e2 f7       	brpl	.-8      	; 0x4a4a <ioport_set_pin_dir+0x94>
    4a52:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    4a54:	8e 81       	ldd	r24, Y+6	; 0x06
    4a56:	9f 81       	ldd	r25, Y+7	; 0x07
    4a58:	fc 01       	movw	r30, r24
    4a5a:	22 83       	std	Z+2, r18	; 0x02
    4a5c:	00 00       	nop
    4a5e:	2b 96       	adiw	r28, 0x0b	; 11
    4a60:	cd bf       	out	0x3d, r28	; 61
    4a62:	de bf       	out	0x3e, r29	; 62
    4a64:	df 91       	pop	r29
    4a66:	cf 91       	pop	r28
    4a68:	08 95       	ret

00004a6a <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
    4a6a:	cf 93       	push	r28
    4a6c:	df 93       	push	r29
    4a6e:	cd b7       	in	r28, 0x3d	; 61
    4a70:	de b7       	in	r29, 0x3e	; 62
    4a72:	2b 97       	sbiw	r28, 0x0b	; 11
    4a74:	cd bf       	out	0x3d, r28	; 61
    4a76:	de bf       	out	0x3e, r29	; 62
    4a78:	8a 87       	std	Y+10, r24	; 0x0a
    4a7a:	6b 87       	std	Y+11, r22	; 0x0b
    4a7c:	8a 85       	ldd	r24, Y+10	; 0x0a
    4a7e:	89 83       	std	Y+1, r24	; 0x01
    4a80:	8b 85       	ldd	r24, Y+11	; 0x0b
    4a82:	8a 83       	std	Y+2, r24	; 0x02
    4a84:	89 81       	ldd	r24, Y+1	; 0x01
    4a86:	8b 83       	std	Y+3, r24	; 0x03
    4a88:	8b 81       	ldd	r24, Y+3	; 0x03
    4a8a:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    4a8c:	8c 81       	ldd	r24, Y+4	; 0x04
    4a8e:	86 95       	lsr	r24
    4a90:	86 95       	lsr	r24
    4a92:	86 95       	lsr	r24
    4a94:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    4a96:	8d 81       	ldd	r24, Y+5	; 0x05
    4a98:	88 2f       	mov	r24, r24
    4a9a:	90 e0       	ldi	r25, 0x00	; 0
    4a9c:	88 0f       	add	r24, r24
    4a9e:	99 1f       	adc	r25, r25
    4aa0:	82 95       	swap	r24
    4aa2:	92 95       	swap	r25
    4aa4:	90 7f       	andi	r25, 0xF0	; 240
    4aa6:	98 27       	eor	r25, r24
    4aa8:	80 7f       	andi	r24, 0xF0	; 240
    4aaa:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4aac:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4aae:	8e 83       	std	Y+6, r24	; 0x06
    4ab0:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
    4ab2:	8a 81       	ldd	r24, Y+2	; 0x02
    4ab4:	88 23       	and	r24, r24
    4ab6:	a9 f0       	breq	.+42     	; 0x4ae2 <ioport_set_pin_level+0x78>
    4ab8:	89 81       	ldd	r24, Y+1	; 0x01
    4aba:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4abc:	88 85       	ldd	r24, Y+8	; 0x08
    4abe:	88 2f       	mov	r24, r24
    4ac0:	90 e0       	ldi	r25, 0x00	; 0
    4ac2:	9c 01       	movw	r18, r24
    4ac4:	27 70       	andi	r18, 0x07	; 7
    4ac6:	33 27       	eor	r19, r19
    4ac8:	81 e0       	ldi	r24, 0x01	; 1
    4aca:	90 e0       	ldi	r25, 0x00	; 0
    4acc:	02 c0       	rjmp	.+4      	; 0x4ad2 <ioport_set_pin_level+0x68>
    4ace:	88 0f       	add	r24, r24
    4ad0:	99 1f       	adc	r25, r25
    4ad2:	2a 95       	dec	r18
    4ad4:	e2 f7       	brpl	.-8      	; 0x4ace <ioport_set_pin_level+0x64>
    4ad6:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    4ad8:	8e 81       	ldd	r24, Y+6	; 0x06
    4ada:	9f 81       	ldd	r25, Y+7	; 0x07
    4adc:	fc 01       	movw	r30, r24
    4ade:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, level);
}
    4ae0:	14 c0       	rjmp	.+40     	; 0x4b0a <ioport_set_pin_level+0xa0>
    4ae2:	89 81       	ldd	r24, Y+1	; 0x01
    4ae4:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4ae6:	89 85       	ldd	r24, Y+9	; 0x09
    4ae8:	88 2f       	mov	r24, r24
    4aea:	90 e0       	ldi	r25, 0x00	; 0
    4aec:	9c 01       	movw	r18, r24
    4aee:	27 70       	andi	r18, 0x07	; 7
    4af0:	33 27       	eor	r19, r19
    4af2:	81 e0       	ldi	r24, 0x01	; 1
    4af4:	90 e0       	ldi	r25, 0x00	; 0
    4af6:	02 c0       	rjmp	.+4      	; 0x4afc <ioport_set_pin_level+0x92>
    4af8:	88 0f       	add	r24, r24
    4afa:	99 1f       	adc	r25, r25
    4afc:	2a 95       	dec	r18
    4afe:	e2 f7       	brpl	.-8      	; 0x4af8 <ioport_set_pin_level+0x8e>
    4b00:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    4b02:	8e 81       	ldd	r24, Y+6	; 0x06
    4b04:	9f 81       	ldd	r25, Y+7	; 0x07
    4b06:	fc 01       	movw	r30, r24
    4b08:	26 83       	std	Z+6, r18	; 0x06
    4b0a:	00 00       	nop
    4b0c:	2b 96       	adiw	r28, 0x0b	; 11
    4b0e:	cd bf       	out	0x3d, r28	; 61
    4b10:	de bf       	out	0x3e, r29	; 62
    4b12:	df 91       	pop	r29
    4b14:	cf 91       	pop	r28
    4b16:	08 95       	ret

00004b18 <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
    4b18:	cf 93       	push	r28
    4b1a:	df 93       	push	r29
    4b1c:	cd b7       	in	r28, 0x3d	; 61
    4b1e:	de b7       	in	r29, 0x3e	; 62
    4b20:	2b 97       	sbiw	r28, 0x0b	; 11
    4b22:	cd bf       	out	0x3d, r28	; 61
    4b24:	de bf       	out	0x3e, r29	; 62
    4b26:	88 87       	std	Y+8, r24	; 0x08
    4b28:	99 87       	std	Y+9, r25	; 0x09
    4b2a:	6a 87       	std	Y+10, r22	; 0x0a
    4b2c:	7b 87       	std	Y+11, r23	; 0x0b
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    4b2e:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b30:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b32:	fc 01       	movw	r30, r24
    4b34:	84 81       	ldd	r24, Z+4	; 0x04
    4b36:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    4b38:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b3a:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b3c:	fc 01       	movw	r30, r24
    4b3e:	85 81       	ldd	r24, Z+5	; 0x05
    4b40:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    4b42:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b44:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b46:	fc 01       	movw	r30, r24
    4b48:	86 81       	ldd	r24, Z+6	; 0x06
    4b4a:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    4b4c:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b4e:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b50:	fc 01       	movw	r30, r24
    4b52:	80 81       	ld	r24, Z
    4b54:	91 81       	ldd	r25, Z+1	; 0x01
    4b56:	a2 81       	ldd	r26, Z+2	; 0x02
    4b58:	b3 81       	ldd	r27, Z+3	; 0x03
    4b5a:	89 83       	std	Y+1, r24	; 0x01
    4b5c:	9a 83       	std	Y+2, r25	; 0x02
    4b5e:	ab 83       	std	Y+3, r26	; 0x03
    4b60:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
    4b62:	88 85       	ldd	r24, Y+8	; 0x08
    4b64:	99 85       	ldd	r25, Y+9	; 0x09
    4b66:	80 3a       	cpi	r24, 0xA0	; 160
    4b68:	98 40       	sbci	r25, 0x08	; 8
    4b6a:	21 f4       	brne	.+8      	; 0x4b74 <usart_serial_init+0x5c>
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
    4b6c:	60 e1       	ldi	r22, 0x10	; 16
    4b6e:	83 e0       	ldi	r24, 0x03	; 3
    4b70:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
	}
#endif
#ifdef USARTC1
	if((uint16_t)usart == (uint16_t)&USARTC1) {
    4b74:	88 85       	ldd	r24, Y+8	; 0x08
    4b76:	99 85       	ldd	r25, Y+9	; 0x09
    4b78:	80 3b       	cpi	r24, 0xB0	; 176
    4b7a:	98 40       	sbci	r25, 0x08	; 8
    4b7c:	21 f4       	brne	.+8      	; 0x4b86 <usart_serial_init+0x6e>
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART1_bm);
    4b7e:	60 e2       	ldi	r22, 0x20	; 32
    4b80:	83 e0       	ldi	r24, 0x03	; 3
    4b82:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
	}
#endif
#ifdef USARTD0
	if((uint16_t)usart == (uint16_t)&USARTD0) {
    4b86:	88 85       	ldd	r24, Y+8	; 0x08
    4b88:	99 85       	ldd	r25, Y+9	; 0x09
    4b8a:	80 3a       	cpi	r24, 0xA0	; 160
    4b8c:	99 40       	sbci	r25, 0x09	; 9
    4b8e:	21 f4       	brne	.+8      	; 0x4b98 <usart_serial_init+0x80>
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART0_bm);
    4b90:	60 e1       	ldi	r22, 0x10	; 16
    4b92:	84 e0       	ldi	r24, 0x04	; 4
    4b94:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
	}
#endif
#ifdef USARTD1
	if((uint16_t)usart == (uint16_t)&USARTD1) {
    4b98:	88 85       	ldd	r24, Y+8	; 0x08
    4b9a:	99 85       	ldd	r25, Y+9	; 0x09
    4b9c:	80 3b       	cpi	r24, 0xB0	; 176
    4b9e:	99 40       	sbci	r25, 0x09	; 9
    4ba0:	21 f4       	brne	.+8      	; 0x4baa <usart_serial_init+0x92>
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
    4ba2:	60 e2       	ldi	r22, 0x20	; 32
    4ba4:	84 e0       	ldi	r24, 0x04	; 4
    4ba6:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
    4baa:	88 85       	ldd	r24, Y+8	; 0x08
    4bac:	99 85       	ldd	r25, Y+9	; 0x09
    4bae:	80 3a       	cpi	r24, 0xA0	; 160
    4bb0:	9a 40       	sbci	r25, 0x0A	; 10
    4bb2:	21 f4       	brne	.+8      	; 0x4bbc <usart_serial_init+0xa4>
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
    4bb4:	60 e1       	ldi	r22, 0x10	; 16
    4bb6:	85 e0       	ldi	r24, 0x05	; 5
    4bb8:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
	if((uint16_t)usart == (uint16_t)&USARTE1) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART1_bm);
	}
#endif
#ifdef USARTF0
	if((uint16_t)usart == (uint16_t)&USARTF0) {
    4bbc:	88 85       	ldd	r24, Y+8	; 0x08
    4bbe:	99 85       	ldd	r25, Y+9	; 0x09
    4bc0:	80 3a       	cpi	r24, 0xA0	; 160
    4bc2:	9b 40       	sbci	r25, 0x0B	; 11
    4bc4:	21 f4       	brne	.+8      	; 0x4bce <usart_serial_init+0xb6>
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART0_bm);
    4bc6:	60 e1       	ldi	r22, 0x10	; 16
    4bc8:	86 e0       	ldi	r24, 0x06	; 6
    4bca:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    4bce:	88 85       	ldd	r24, Y+8	; 0x08
    4bd0:	99 85       	ldd	r25, Y+9	; 0x09
    4bd2:	9e 01       	movw	r18, r28
    4bd4:	2f 5f       	subi	r18, 0xFF	; 255
    4bd6:	3f 4f       	sbci	r19, 0xFF	; 255
    4bd8:	b9 01       	movw	r22, r18
    4bda:	5a db       	rcall	.-2380   	; 0x4290 <usart_init_rs232>
    4bdc:	88 23       	and	r24, r24
    4bde:	11 f0       	breq	.+4      	; 0x4be4 <usart_serial_init+0xcc>
		return true;
    4be0:	81 e0       	ldi	r24, 0x01	; 1
    4be2:	01 c0       	rjmp	.+2      	; 0x4be6 <usart_serial_init+0xce>
	}
	else {
		return false;
    4be4:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    4be6:	2b 96       	adiw	r28, 0x0b	; 11
    4be8:	cd bf       	out	0x3d, r28	; 61
    4bea:	de bf       	out	0x3e, r29	; 62
    4bec:	df 91       	pop	r29
    4bee:	cf 91       	pop	r28
    4bf0:	08 95       	ret

00004bf2 <__vector_119>:

/* ISR routines */

/* Serial data received */
ISR(USARTF0_RXC_vect)
{
    4bf2:	1f 92       	push	r1
    4bf4:	0f 92       	push	r0
    4bf6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4bfa:	0f 92       	push	r0
    4bfc:	11 24       	eor	r1, r1
    4bfe:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4c02:	0f 92       	push	r0
    4c04:	2f 93       	push	r18
    4c06:	3f 93       	push	r19
    4c08:	4f 93       	push	r20
    4c0a:	5f 93       	push	r21
    4c0c:	6f 93       	push	r22
    4c0e:	7f 93       	push	r23
    4c10:	8f 93       	push	r24
    4c12:	9f 93       	push	r25
    4c14:	af 93       	push	r26
    4c16:	bf 93       	push	r27
    4c18:	ef 93       	push	r30
    4c1a:	ff 93       	push	r31
    4c1c:	cf 93       	push	r28
    4c1e:	df 93       	push	r29
    4c20:	1f 92       	push	r1
    4c22:	cd b7       	in	r28, 0x3d	; 61
    4c24:	de b7       	in	r29, 0x3e	; 62
	/* Byte received */
	uint8_t ser1_rxd = usart_getchar(USART_SERIAL1);
    4c26:	80 ea       	ldi	r24, 0xA0	; 160
    4c28:	9b e0       	ldi	r25, 0x0B	; 11
    4c2a:	96 db       	rcall	.-2260   	; 0x4358 <usart_getchar>
    4c2c:	89 83       	std	Y+1, r24	; 0x01

	if (g_usart1_rx_idx < (C_USART1_RX_BUF_LEN - 1)) {
    4c2e:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    4c32:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    4c36:	8f 3f       	cpi	r24, 0xFF	; 255
    4c38:	91 40       	sbci	r25, 0x01	; 1
    4c3a:	c0 f4       	brcc	.+48     	; 0x4c6c <__vector_119+0x7a>
		g_usart1_rx_buf[g_usart1_rx_idx++]	= (char)ser1_rxd;
    4c3c:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    4c40:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    4c44:	9c 01       	movw	r18, r24
    4c46:	2f 5f       	subi	r18, 0xFF	; 255
    4c48:	3f 4f       	sbci	r19, 0xFF	; 255
    4c4a:	20 93 74 26 	sts	0x2674, r18	; 0x802674 <g_usart1_rx_idx>
    4c4e:	30 93 75 26 	sts	0x2675, r19	; 0x802675 <g_usart1_rx_idx+0x1>
    4c52:	29 81       	ldd	r18, Y+1	; 0x01
    4c54:	8a 58       	subi	r24, 0x8A	; 138
    4c56:	99 4d       	sbci	r25, 0xD9	; 217
    4c58:	fc 01       	movw	r30, r24
    4c5a:	20 83       	st	Z, r18
		g_usart1_rx_buf[g_usart1_rx_idx]	= 0;
    4c5c:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    4c60:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    4c64:	8a 58       	subi	r24, 0x8A	; 138
    4c66:	99 4d       	sbci	r25, 0xD9	; 217
    4c68:	fc 01       	movw	r30, r24
    4c6a:	10 82       	st	Z, r1
	}

	/* Handshaking - STOP data */
	if (g_usart1_rx_idx > (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_OFF)) {
    4c6c:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    4c70:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    4c74:	81 3f       	cpi	r24, 0xF1	; 241
    4c76:	91 40       	sbci	r25, 0x01	; 1
    4c78:	18 f0       	brcs	.+6      	; 0x4c80 <__vector_119+0x8e>
		ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_HIGH);
    4c7a:	61 e0       	ldi	r22, 0x01	; 1
    4c7c:	8f e2       	ldi	r24, 0x2F	; 47
    4c7e:	f5 de       	rcall	.-534    	; 0x4a6a <ioport_set_pin_level>
	}

	/* Input string ready to read */
	g_usart1_rx_ready = true;
    4c80:	81 e0       	ldi	r24, 0x01	; 1
    4c82:	80 93 72 26 	sts	0x2672, r24	; 0x802672 <g_usart1_rx_ready>
}
    4c86:	00 00       	nop
    4c88:	0f 90       	pop	r0
    4c8a:	df 91       	pop	r29
    4c8c:	cf 91       	pop	r28
    4c8e:	ff 91       	pop	r31
    4c90:	ef 91       	pop	r30
    4c92:	bf 91       	pop	r27
    4c94:	af 91       	pop	r26
    4c96:	9f 91       	pop	r25
    4c98:	8f 91       	pop	r24
    4c9a:	7f 91       	pop	r23
    4c9c:	6f 91       	pop	r22
    4c9e:	5f 91       	pop	r21
    4ca0:	4f 91       	pop	r20
    4ca2:	3f 91       	pop	r19
    4ca4:	2f 91       	pop	r18
    4ca6:	0f 90       	pop	r0
    4ca8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4cac:	0f 90       	pop	r0
    4cae:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4cb2:	0f 90       	pop	r0
    4cb4:	1f 90       	pop	r1
    4cb6:	18 95       	reti

00004cb8 <serial_sim808_send>:


/* Functions */

void serial_sim808_send(const char* cmd, uint8_t len)
{
    4cb8:	cf 93       	push	r28
    4cba:	df 93       	push	r29
    4cbc:	cd b7       	in	r28, 0x3d	; 61
    4cbe:	de b7       	in	r29, 0x3e	; 62
    4cc0:	c5 58       	subi	r28, 0x85	; 133
    4cc2:	d1 09       	sbc	r29, r1
    4cc4:	cd bf       	out	0x3d, r28	; 61
    4cc6:	de bf       	out	0x3e, r29	; 62
    4cc8:	9e 01       	movw	r18, r28
    4cca:	2d 57       	subi	r18, 0x7D	; 125
    4ccc:	3f 4f       	sbci	r19, 0xFF	; 255
    4cce:	f9 01       	movw	r30, r18
    4cd0:	80 83       	st	Z, r24
    4cd2:	91 83       	std	Z+1, r25	; 0x01
    4cd4:	ce 01       	movw	r24, r28
    4cd6:	8b 57       	subi	r24, 0x7B	; 123
    4cd8:	9f 4f       	sbci	r25, 0xFF	; 255
    4cda:	fc 01       	movw	r30, r24
    4cdc:	60 83       	st	Z, r22
	char l_tx_buf[C_TX_BUF_SIZE];

	/* Make a copy */
	for (uint8_t cnt = len, idx = len - 1; cnt; --cnt, --idx) {
    4cde:	ce 01       	movw	r24, r28
    4ce0:	8b 57       	subi	r24, 0x7B	; 123
    4ce2:	9f 4f       	sbci	r25, 0xFF	; 255
    4ce4:	fc 01       	movw	r30, r24
    4ce6:	80 81       	ld	r24, Z
    4ce8:	89 83       	std	Y+1, r24	; 0x01
    4cea:	ce 01       	movw	r24, r28
    4cec:	8b 57       	subi	r24, 0x7B	; 123
    4cee:	9f 4f       	sbci	r25, 0xFF	; 255
    4cf0:	fc 01       	movw	r30, r24
    4cf2:	80 81       	ld	r24, Z
    4cf4:	81 50       	subi	r24, 0x01	; 1
    4cf6:	8a 83       	std	Y+2, r24	; 0x02
    4cf8:	1d c0       	rjmp	.+58     	; 0x4d34 <serial_sim808_send+0x7c>
		l_tx_buf[idx] = cmd[idx];
    4cfa:	8a 81       	ldd	r24, Y+2	; 0x02
    4cfc:	88 2f       	mov	r24, r24
    4cfe:	90 e0       	ldi	r25, 0x00	; 0
    4d00:	2a 81       	ldd	r18, Y+2	; 0x02
    4d02:	22 2f       	mov	r18, r18
    4d04:	30 e0       	ldi	r19, 0x00	; 0
    4d06:	ae 01       	movw	r20, r28
    4d08:	4d 57       	subi	r20, 0x7D	; 125
    4d0a:	5f 4f       	sbci	r21, 0xFF	; 255
    4d0c:	fa 01       	movw	r30, r20
    4d0e:	40 81       	ld	r20, Z
    4d10:	51 81       	ldd	r21, Z+1	; 0x01
    4d12:	24 0f       	add	r18, r20
    4d14:	35 1f       	adc	r19, r21
    4d16:	f9 01       	movw	r30, r18
    4d18:	40 81       	ld	r20, Z
    4d1a:	9e 01       	movw	r18, r28
    4d1c:	2d 5f       	subi	r18, 0xFD	; 253
    4d1e:	3f 4f       	sbci	r19, 0xFF	; 255
    4d20:	82 0f       	add	r24, r18
    4d22:	93 1f       	adc	r25, r19
    4d24:	fc 01       	movw	r30, r24
    4d26:	40 83       	st	Z, r20
void serial_sim808_send(const char* cmd, uint8_t len)
{
	char l_tx_buf[C_TX_BUF_SIZE];

	/* Make a copy */
	for (uint8_t cnt = len, idx = len - 1; cnt; --cnt, --idx) {
    4d28:	89 81       	ldd	r24, Y+1	; 0x01
    4d2a:	81 50       	subi	r24, 0x01	; 1
    4d2c:	89 83       	std	Y+1, r24	; 0x01
    4d2e:	8a 81       	ldd	r24, Y+2	; 0x02
    4d30:	81 50       	subi	r24, 0x01	; 1
    4d32:	8a 83       	std	Y+2, r24	; 0x02
    4d34:	89 81       	ldd	r24, Y+1	; 0x01
    4d36:	88 23       	and	r24, r24
    4d38:	01 f7       	brne	.-64     	; 0x4cfa <serial_sim808_send+0x42>
		l_tx_buf[idx] = cmd[idx];
	}
	l_tx_buf[len]		= '\r';
    4d3a:	ce 01       	movw	r24, r28
    4d3c:	8b 57       	subi	r24, 0x7B	; 123
    4d3e:	9f 4f       	sbci	r25, 0xFF	; 255
    4d40:	fc 01       	movw	r30, r24
    4d42:	80 81       	ld	r24, Z
    4d44:	88 2f       	mov	r24, r24
    4d46:	90 e0       	ldi	r25, 0x00	; 0
    4d48:	9e 01       	movw	r18, r28
    4d4a:	2d 5f       	subi	r18, 0xFD	; 253
    4d4c:	3f 4f       	sbci	r19, 0xFF	; 255
    4d4e:	82 0f       	add	r24, r18
    4d50:	93 1f       	adc	r25, r19
    4d52:	2d e0       	ldi	r18, 0x0D	; 13
    4d54:	fc 01       	movw	r30, r24
    4d56:	20 83       	st	Z, r18
	l_tx_buf[len + 1]	= 0;
    4d58:	ce 01       	movw	r24, r28
    4d5a:	8b 57       	subi	r24, 0x7B	; 123
    4d5c:	9f 4f       	sbci	r25, 0xFF	; 255
    4d5e:	fc 01       	movw	r30, r24
    4d60:	80 81       	ld	r24, Z
    4d62:	88 2f       	mov	r24, r24
    4d64:	90 e0       	ldi	r25, 0x00	; 0
    4d66:	01 96       	adiw	r24, 0x01	; 1
    4d68:	9e 01       	movw	r18, r28
    4d6a:	2d 5f       	subi	r18, 0xFD	; 253
    4d6c:	3f 4f       	sbci	r19, 0xFF	; 255
    4d6e:	82 0f       	add	r24, r18
    4d70:	93 1f       	adc	r25, r19
    4d72:	fc 01       	movw	r30, r24
    4d74:	10 82       	st	Z, r1

	/* Reset the OK response flag */
	g_usart1_rx_OK = false;
    4d76:	10 92 73 26 	sts	0x2673, r1	; 0x802673 <g_usart1_rx_OK>

	/* Send the string to the SIM808 */
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) l_tx_buf, len);
    4d7a:	ce 01       	movw	r24, r28
    4d7c:	8b 57       	subi	r24, 0x7B	; 123
    4d7e:	9f 4f       	sbci	r25, 0xFF	; 255
    4d80:	fc 01       	movw	r30, r24
    4d82:	80 81       	ld	r24, Z
    4d84:	28 2f       	mov	r18, r24
    4d86:	30 e0       	ldi	r19, 0x00	; 0
    4d88:	ce 01       	movw	r24, r28
    4d8a:	03 96       	adiw	r24, 0x03	; 3
    4d8c:	a9 01       	movw	r20, r18
    4d8e:	bc 01       	movw	r22, r24
    4d90:	80 ea       	ldi	r24, 0xA0	; 160
    4d92:	9b e0       	ldi	r25, 0x0B	; 11
    4d94:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
}
    4d98:	00 00       	nop
    4d9a:	cb 57       	subi	r28, 0x7B	; 123
    4d9c:	df 4f       	sbci	r29, 0xFF	; 255
    4d9e:	cd bf       	out	0x3d, r28	; 61
    4da0:	de bf       	out	0x3e, r29	; 62
    4da2:	df 91       	pop	r29
    4da4:	cf 91       	pop	r28
    4da6:	08 95       	ret

00004da8 <serial_sim808_sendAndResponse>:

bool serial_sim808_sendAndResponse(const char* cmd, uint8_t len, bool doCopy)
{
    4da8:	cf 93       	push	r28
    4daa:	df 93       	push	r29
    4dac:	00 d0       	rcall	.+0      	; 0x4dae <serial_sim808_sendAndResponse+0x6>
    4dae:	00 d0       	rcall	.+0      	; 0x4db0 <serial_sim808_sendAndResponse+0x8>
    4db0:	cd b7       	in	r28, 0x3d	; 61
    4db2:	de b7       	in	r29, 0x3e	; 62
    4db4:	8b 83       	std	Y+3, r24	; 0x03
    4db6:	9c 83       	std	Y+4, r25	; 0x04
    4db8:	6d 83       	std	Y+5, r22	; 0x05
    4dba:	4e 83       	std	Y+6, r20	; 0x06
	for (uint8_t cnt = 2; cnt; --cnt) {
    4dbc:	82 e0       	ldi	r24, 0x02	; 2
    4dbe:	89 83       	std	Y+1, r24	; 0x01
    4dc0:	33 c0       	rjmp	.+102    	; 0x4e28 <serial_sim808_sendAndResponse+0x80>
		if (doCopy) {
    4dc2:	8e 81       	ldd	r24, Y+6	; 0x06
    4dc4:	88 23       	and	r24, r24
    4dc6:	29 f0       	breq	.+10     	; 0x4dd2 <serial_sim808_sendAndResponse+0x2a>
			/* Prepare and send from copy buffer */
			serial_sim808_send(cmd, len);
    4dc8:	8b 81       	ldd	r24, Y+3	; 0x03
    4dca:	9c 81       	ldd	r25, Y+4	; 0x04
    4dcc:	6d 81       	ldd	r22, Y+5	; 0x05
    4dce:	74 df       	rcall	.-280    	; 0x4cb8 <serial_sim808_send>
    4dd0:	0d c0       	rjmp	.+26     	; 0x4dec <serial_sim808_sendAndResponse+0x44>

		} else {
			/* Reset the OK response flag */
			g_usart1_rx_OK = false;
    4dd2:	10 92 73 26 	sts	0x2673, r1	; 0x802673 <g_usart1_rx_OK>

			/* Send the string direct to the SIM808 */
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) cmd, len);
    4dd6:	8d 81       	ldd	r24, Y+5	; 0x05
    4dd8:	28 2f       	mov	r18, r24
    4dda:	30 e0       	ldi	r19, 0x00	; 0
    4ddc:	8b 81       	ldd	r24, Y+3	; 0x03
    4dde:	9c 81       	ldd	r25, Y+4	; 0x04
    4de0:	a9 01       	movw	r20, r18
    4de2:	bc 01       	movw	r22, r24
    4de4:	80 ea       	ldi	r24, 0xA0	; 160
    4de6:	9b e0       	ldi	r25, 0x0B	; 11
    4de8:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
		}

		/* Wait until 2 s for the response */
		for (uint8_t ycnt = 40; ycnt; --ycnt) {
    4dec:	88 e2       	ldi	r24, 0x28	; 40
    4dee:	8a 83       	std	Y+2, r24	; 0x02
    4df0:	15 c0       	rjmp	.+42     	; 0x4e1c <serial_sim808_sendAndResponse+0x74>
			yield_ms(50);
    4df2:	82 e3       	ldi	r24, 0x32	; 50
    4df4:	90 e0       	ldi	r25, 0x00	; 0
    4df6:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
			task_serial(tcc1_get_time());
    4dfa:	0e 94 26 f7 	call	0x1ee4c	; 0x1ee4c <tcc1_get_time>
    4dfe:	dc 01       	movw	r26, r24
    4e00:	cb 01       	movw	r24, r22
    4e02:	bc 01       	movw	r22, r24
    4e04:	cd 01       	movw	r24, r26
    4e06:	0e 94 9d 3c 	call	0x793a	; 0x793a <task_serial>

			if (g_usart1_rx_OK) {
    4e0a:	80 91 73 26 	lds	r24, 0x2673	; 0x802673 <g_usart1_rx_OK>
    4e0e:	88 23       	and	r24, r24
    4e10:	11 f0       	breq	.+4      	; 0x4e16 <serial_sim808_sendAndResponse+0x6e>
				/* OK response received */
				return true;
    4e12:	81 e0       	ldi	r24, 0x01	; 1
    4e14:	0d c0       	rjmp	.+26     	; 0x4e30 <serial_sim808_sendAndResponse+0x88>
			/* Send the string direct to the SIM808 */
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) cmd, len);
		}

		/* Wait until 2 s for the response */
		for (uint8_t ycnt = 40; ycnt; --ycnt) {
    4e16:	8a 81       	ldd	r24, Y+2	; 0x02
    4e18:	81 50       	subi	r24, 0x01	; 1
    4e1a:	8a 83       	std	Y+2, r24	; 0x02
    4e1c:	8a 81       	ldd	r24, Y+2	; 0x02
    4e1e:	88 23       	and	r24, r24
    4e20:	41 f7       	brne	.-48     	; 0x4df2 <serial_sim808_sendAndResponse+0x4a>
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) l_tx_buf, len);
}

bool serial_sim808_sendAndResponse(const char* cmd, uint8_t len, bool doCopy)
{
	for (uint8_t cnt = 2; cnt; --cnt) {
    4e22:	89 81       	ldd	r24, Y+1	; 0x01
    4e24:	81 50       	subi	r24, 0x01	; 1
    4e26:	89 83       	std	Y+1, r24	; 0x01
    4e28:	89 81       	ldd	r24, Y+1	; 0x01
    4e2a:	88 23       	and	r24, r24
    4e2c:	51 f6       	brne	.-108    	; 0x4dc2 <serial_sim808_sendAndResponse+0x1a>
			}
		}
	}

	/* No OK response */
	return false;
    4e2e:	80 e0       	ldi	r24, 0x00	; 0
}
    4e30:	26 96       	adiw	r28, 0x06	; 6
    4e32:	cd bf       	out	0x3d, r28	; 61
    4e34:	de bf       	out	0x3e, r29	; 62
    4e36:	df 91       	pop	r29
    4e38:	cf 91       	pop	r28
    4e3a:	08 95       	ret

00004e3c <serial_sim808_gsm_setFunc>:

void serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_ENUM_t funcMode)
{
    4e3c:	cf 93       	push	r28
    4e3e:	df 93       	push	r29
    4e40:	00 d0       	rcall	.+0      	; 0x4e42 <serial_sim808_gsm_setFunc+0x6>
    4e42:	cd b7       	in	r28, 0x3d	; 61
    4e44:	de b7       	in	r29, 0x3e	; 62
    4e46:	8b 83       	std	Y+3, r24	; 0x03
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_FUNC_1, funcMode);
    4e48:	8b 81       	ldd	r24, Y+3	; 0x03
    4e4a:	88 2f       	mov	r24, r24
    4e4c:	90 e0       	ldi	r25, 0x00	; 0
    4e4e:	29 2f       	mov	r18, r25
    4e50:	2f 93       	push	r18
    4e52:	8f 93       	push	r24
    4e54:	8c eb       	ldi	r24, 0xBC	; 188
    4e56:	95 e0       	ldi	r25, 0x05	; 5
    4e58:	89 2f       	mov	r24, r25
    4e5a:	8f 93       	push	r24
    4e5c:	8c eb       	ldi	r24, 0xBC	; 188
    4e5e:	95 e0       	ldi	r25, 0x05	; 5
    4e60:	8f 93       	push	r24
    4e62:	1f 92       	push	r1
    4e64:	80 e8       	ldi	r24, 0x80	; 128
    4e66:	8f 93       	push	r24
    4e68:	80 e3       	ldi	r24, 0x30	; 48
    4e6a:	9b e2       	ldi	r25, 0x2B	; 43
    4e6c:	89 2f       	mov	r24, r25
    4e6e:	8f 93       	push	r24
    4e70:	80 e3       	ldi	r24, 0x30	; 48
    4e72:	9b e2       	ldi	r25, 0x2B	; 43
    4e74:	8f 93       	push	r24
    4e76:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    4e7a:	2d b7       	in	r18, 0x3d	; 61
    4e7c:	3e b7       	in	r19, 0x3e	; 62
    4e7e:	28 5f       	subi	r18, 0xF8	; 248
    4e80:	3f 4f       	sbci	r19, 0xFF	; 255
    4e82:	cd bf       	out	0x3d, r28	; 61
    4e84:	de bf       	out	0x3e, r29	; 62
    4e86:	89 83       	std	Y+1, r24	; 0x01
    4e88:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    4e8a:	89 81       	ldd	r24, Y+1	; 0x01
    4e8c:	9a 81       	ldd	r25, Y+2	; 0x02
    4e8e:	89 2b       	or	r24, r25
    4e90:	31 f0       	breq	.+12     	; 0x4e9e <serial_sim808_gsm_setFunc+0x62>
		serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    4e92:	89 81       	ldd	r24, Y+1	; 0x01
    4e94:	40 e0       	ldi	r20, 0x00	; 0
    4e96:	68 2f       	mov	r22, r24
    4e98:	80 e3       	ldi	r24, 0x30	; 48
    4e9a:	9b e2       	ldi	r25, 0x2B	; 43
    4e9c:	85 df       	rcall	.-246    	; 0x4da8 <serial_sim808_sendAndResponse>
	}
}
    4e9e:	00 00       	nop
    4ea0:	23 96       	adiw	r28, 0x03	; 3
    4ea2:	cd bf       	out	0x3d, r28	; 61
    4ea4:	de bf       	out	0x3e, r29	; 62
    4ea6:	df 91       	pop	r29
    4ea8:	cf 91       	pop	r28
    4eaa:	08 95       	ret

00004eac <serial_sim808_gsm_setPin>:

void serial_sim808_gsm_setPin(const char* pin)
{
    4eac:	cf 93       	push	r28
    4eae:	df 93       	push	r29
    4eb0:	00 d0       	rcall	.+0      	; 0x4eb2 <serial_sim808_gsm_setPin+0x6>
    4eb2:	1f 92       	push	r1
    4eb4:	cd b7       	in	r28, 0x3d	; 61
    4eb6:	de b7       	in	r29, 0x3e	; 62
    4eb8:	8b 83       	std	Y+3, r24	; 0x03
    4eba:	9c 83       	std	Y+4, r25	; 0x04
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_PIN_1, pin);
    4ebc:	8c 81       	ldd	r24, Y+4	; 0x04
    4ebe:	8f 93       	push	r24
    4ec0:	8b 81       	ldd	r24, Y+3	; 0x03
    4ec2:	8f 93       	push	r24
    4ec4:	89 ec       	ldi	r24, 0xC9	; 201
    4ec6:	95 e0       	ldi	r25, 0x05	; 5
    4ec8:	89 2f       	mov	r24, r25
    4eca:	8f 93       	push	r24
    4ecc:	89 ec       	ldi	r24, 0xC9	; 201
    4ece:	95 e0       	ldi	r25, 0x05	; 5
    4ed0:	8f 93       	push	r24
    4ed2:	1f 92       	push	r1
    4ed4:	80 e8       	ldi	r24, 0x80	; 128
    4ed6:	8f 93       	push	r24
    4ed8:	80 e3       	ldi	r24, 0x30	; 48
    4eda:	9b e2       	ldi	r25, 0x2B	; 43
    4edc:	89 2f       	mov	r24, r25
    4ede:	8f 93       	push	r24
    4ee0:	80 e3       	ldi	r24, 0x30	; 48
    4ee2:	9b e2       	ldi	r25, 0x2B	; 43
    4ee4:	8f 93       	push	r24
    4ee6:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    4eea:	2d b7       	in	r18, 0x3d	; 61
    4eec:	3e b7       	in	r19, 0x3e	; 62
    4eee:	28 5f       	subi	r18, 0xF8	; 248
    4ef0:	3f 4f       	sbci	r19, 0xFF	; 255
    4ef2:	cd bf       	out	0x3d, r28	; 61
    4ef4:	de bf       	out	0x3e, r29	; 62
    4ef6:	89 83       	std	Y+1, r24	; 0x01
    4ef8:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    4efa:	89 81       	ldd	r24, Y+1	; 0x01
    4efc:	9a 81       	ldd	r25, Y+2	; 0x02
    4efe:	89 2b       	or	r24, r25
    4f00:	31 f0       	breq	.+12     	; 0x4f0e <serial_sim808_gsm_setPin+0x62>
		serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    4f02:	89 81       	ldd	r24, Y+1	; 0x01
    4f04:	40 e0       	ldi	r20, 0x00	; 0
    4f06:	68 2f       	mov	r22, r24
    4f08:	80 e3       	ldi	r24, 0x30	; 48
    4f0a:	9b e2       	ldi	r25, 0x2B	; 43
    4f0c:	4d df       	rcall	.-358    	; 0x4da8 <serial_sim808_sendAndResponse>
	}
}
    4f0e:	00 00       	nop
    4f10:	24 96       	adiw	r28, 0x04	; 4
    4f12:	cd bf       	out	0x3d, r28	; 61
    4f14:	de bf       	out	0x3e, r29	; 62
    4f16:	df 91       	pop	r29
    4f18:	cf 91       	pop	r28
    4f1a:	08 95       	ret

00004f1c <serial_gsm_activation>:

void serial_gsm_activation(bool enable)
{
    4f1c:	cf 93       	push	r28
    4f1e:	df 93       	push	r29
    4f20:	1f 92       	push	r1
    4f22:	cd b7       	in	r28, 0x3d	; 61
    4f24:	de b7       	in	r29, 0x3e	; 62
    4f26:	89 83       	std	Y+1, r24	; 0x01
	if (enable) {
    4f28:	89 81       	ldd	r24, Y+1	; 0x01
    4f2a:	88 23       	and	r24, r24
    4f2c:	51 f0       	breq	.+20     	; 0x4f42 <serial_gsm_activation+0x26>
		if (g_gsm_enable) {
    4f2e:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_gsm_enable>
    4f32:	88 23       	and	r24, r24
    4f34:	81 f0       	breq	.+32     	; 0x4f56 <serial_gsm_activation+0x3a>
			serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_ON);
    4f36:	81 e0       	ldi	r24, 0x01	; 1
    4f38:	81 df       	rcall	.-254    	; 0x4e3c <serial_sim808_gsm_setFunc>
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
    4f3a:	89 e7       	ldi	r24, 0x79	; 121
    4f3c:	98 e2       	ldi	r25, 0x28	; 40
    4f3e:	b6 df       	rcall	.-148    	; 0x4eac <serial_sim808_gsm_setPin>
		if (g_gsm_aprs_enable) {
			serial_gsm_gprs_openClose(false);
		}
		serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_OFF);
	}
}
    4f40:	0a c0       	rjmp	.+20     	; 0x4f56 <serial_gsm_activation+0x3a>
			serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_ON);
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
		}

	} else {
		g_gsm_aprs_connected = false;
    4f42:	10 92 78 28 	sts	0x2878, r1	; 0x802878 <g_gsm_aprs_connected>
		if (g_gsm_aprs_enable) {
    4f46:	80 91 77 28 	lds	r24, 0x2877	; 0x802877 <g_gsm_aprs_enable>
    4f4a:	88 23       	and	r24, r24
			serial_gsm_gprs_openClose(false);
    4f4c:	11 f0       	breq	.+4      	; 0x4f52 <serial_gsm_activation+0x36>
    4f4e:	80 e0       	ldi	r24, 0x00	; 0
		}
		serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_OFF);
    4f50:	93 d2       	rcall	.+1318   	; 0x5478 <serial_gsm_gprs_openClose>
    4f52:	80 e0       	ldi	r24, 0x00	; 0
    4f54:	73 df       	rcall	.-282    	; 0x4e3c <serial_sim808_gsm_setFunc>
	}
}
    4f56:	00 00       	nop
    4f58:	0f 90       	pop	r0
    4f5a:	df 91       	pop	r29
    4f5c:	cf 91       	pop	r28
    4f5e:	08 95       	ret

00004f60 <serial_send_gprs_open>:

void serial_send_gprs_open(void)
{
    4f60:	cf 93       	push	r28
    4f62:	df 93       	push	r29
    4f64:	1f 92       	push	r1
    4f66:	1f 92       	push	r1
    4f68:	cd b7       	in	r28, 0x3d	; 61
    4f6a:	de b7       	in	r29, 0x3e	; 62
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    4f6c:	90 91 76 28 	lds	r25, 0x2876	; 0x802876 <g_gsm_enable>
    4f70:	81 e0       	ldi	r24, 0x01	; 1
    4f72:	89 27       	eor	r24, r25
    4f74:	88 23       	and	r24, r24
    4f76:	31 f4       	brne	.+12     	; 0x4f84 <serial_send_gprs_open+0x24>
    4f78:	90 91 77 28 	lds	r25, 0x2877	; 0x802877 <g_gsm_aprs_enable>
    4f7c:	81 e0       	ldi	r24, 0x01	; 1
    4f7e:	89 27       	eor	r24, r25
    4f80:	88 23       	and	r24, r24
    4f82:	19 f0       	breq	.+6      	; 0x4f8a <serial_send_gprs_open+0x2a>
		g_gsm_aprs_connected = false;
    4f84:	10 92 78 28 	sts	0x2878, r1	; 0x802878 <g_gsm_aprs_connected>
		return;
    4f88:	82 c0       	rjmp	.+260    	; 0x508e <serial_send_gprs_open+0x12e>
	}

	/* Enable auto reply chain */
	g_usart_gprs_auto_response_state = 1;
    4f8a:	81 e0       	ldi	r24, 0x01	; 1
    4f8c:	80 93 71 26 	sts	0x2671, r24	; 0x802671 <g_usart_gprs_auto_response_state>

	/* LCD information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_READY);
    4f90:	8b ec       	ldi	r24, 0xCB	; 203
    4f92:	94 e0       	ldi	r25, 0x04	; 4
    4f94:	89 2f       	mov	r24, r25
    4f96:	8f 93       	push	r24
    4f98:	8b ec       	ldi	r24, 0xCB	; 203
    4f9a:	94 e0       	ldi	r25, 0x04	; 4
    4f9c:	8f 93       	push	r24
    4f9e:	1f 92       	push	r1
    4fa0:	80 e8       	ldi	r24, 0x80	; 128
    4fa2:	8f 93       	push	r24
    4fa4:	80 e3       	ldi	r24, 0x30	; 48
    4fa6:	9b e2       	ldi	r25, 0x2B	; 43
    4fa8:	89 2f       	mov	r24, r25
    4faa:	8f 93       	push	r24
    4fac:	80 e3       	ldi	r24, 0x30	; 48
    4fae:	9b e2       	ldi	r25, 0x2B	; 43
    4fb0:	8f 93       	push	r24
    4fb2:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    4fb6:	0f 90       	pop	r0
    4fb8:	0f 90       	pop	r0
    4fba:	0f 90       	pop	r0
    4fbc:	0f 90       	pop	r0
    4fbe:	0f 90       	pop	r0
    4fc0:	0f 90       	pop	r0
    4fc2:	89 83       	std	Y+1, r24	; 0x01
    4fc4:	9a 83       	std	Y+2, r25	; 0x02
	task_twi2_lcd_str(8, 10 * 10, g_prepare_buf);
    4fc6:	40 e3       	ldi	r20, 0x30	; 48
    4fc8:	5b e2       	ldi	r21, 0x2B	; 43
    4fca:	64 e6       	ldi	r22, 0x64	; 100
    4fcc:	88 e0       	ldi	r24, 0x08	; 8
    4fce:	0e 94 95 8b 	call	0x1172a	; 0x1172a <task_twi2_lcd_str>

	/* USB information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_READY);
    4fd2:	8f e9       	ldi	r24, 0x9F	; 159
    4fd4:	95 e0       	ldi	r25, 0x05	; 5
    4fd6:	89 2f       	mov	r24, r25
    4fd8:	8f 93       	push	r24
    4fda:	8f e9       	ldi	r24, 0x9F	; 159
    4fdc:	95 e0       	ldi	r25, 0x05	; 5
    4fde:	8f 93       	push	r24
    4fe0:	1f 92       	push	r1
    4fe2:	80 e8       	ldi	r24, 0x80	; 128
    4fe4:	8f 93       	push	r24
    4fe6:	80 e3       	ldi	r24, 0x30	; 48
    4fe8:	9b e2       	ldi	r25, 0x2B	; 43
    4fea:	89 2f       	mov	r24, r25
    4fec:	8f 93       	push	r24
    4fee:	80 e3       	ldi	r24, 0x30	; 48
    4ff0:	9b e2       	ldi	r25, 0x2B	; 43
    4ff2:	8f 93       	push	r24
    4ff4:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    4ff8:	0f 90       	pop	r0
    4ffa:	0f 90       	pop	r0
    4ffc:	0f 90       	pop	r0
    4ffe:	0f 90       	pop	r0
    5000:	0f 90       	pop	r0
    5002:	0f 90       	pop	r0
    5004:	89 83       	std	Y+1, r24	; 0x01
    5006:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, len, false);
    5008:	89 81       	ldd	r24, Y+1	; 0x01
    500a:	40 e0       	ldi	r20, 0x00	; 0
    500c:	68 2f       	mov	r22, r24
    500e:	80 e3       	ldi	r24, 0x30	; 48
    5010:	9b e2       	ldi	r25, 0x2B	; 43
    5012:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	#if 1
	len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#11 DEBUG: +CREG? sending ...\r\n");
    5016:	80 e2       	ldi	r24, 0x20	; 32
    5018:	ee e2       	ldi	r30, 0x2E	; 46
    501a:	f1 e2       	ldi	r31, 0x21	; 33
    501c:	a0 e3       	ldi	r26, 0x30	; 48
    501e:	bb e2       	ldi	r27, 0x2B	; 43
    5020:	01 90       	ld	r0, Z+
    5022:	0d 92       	st	X+, r0
    5024:	8a 95       	dec	r24
    5026:	e1 f7       	brne	.-8      	; 0x5020 <serial_send_gprs_open+0xc0>
    5028:	8f e1       	ldi	r24, 0x1F	; 31
    502a:	90 e0       	ldi	r25, 0x00	; 0
    502c:	89 83       	std	Y+1, r24	; 0x01
    502e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, len, false);
    5030:	89 81       	ldd	r24, Y+1	; 0x01
    5032:	40 e0       	ldi	r20, 0x00	; 0
    5034:	68 2f       	mov	r22, r24
    5036:	80 e3       	ldi	r24, 0x30	; 48
    5038:	9b e2       	ldi	r25, 0x2B	; 43
    503a:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	#endif

	/* GPRS activation - check for registration, first */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
    503e:	84 e5       	ldi	r24, 0x54	; 84
    5040:	96 e0       	ldi	r25, 0x06	; 6
    5042:	89 2f       	mov	r24, r25
    5044:	8f 93       	push	r24
    5046:	84 e5       	ldi	r24, 0x54	; 84
    5048:	96 e0       	ldi	r25, 0x06	; 6
    504a:	8f 93       	push	r24
    504c:	1f 92       	push	r1
    504e:	80 e8       	ldi	r24, 0x80	; 128
    5050:	8f 93       	push	r24
    5052:	80 e3       	ldi	r24, 0x30	; 48
    5054:	9b e2       	ldi	r25, 0x2B	; 43
    5056:	89 2f       	mov	r24, r25
    5058:	8f 93       	push	r24
    505a:	80 e3       	ldi	r24, 0x30	; 48
    505c:	9b e2       	ldi	r25, 0x2B	; 43
    505e:	8f 93       	push	r24
    5060:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5064:	0f 90       	pop	r0
    5066:	0f 90       	pop	r0
    5068:	0f 90       	pop	r0
    506a:	0f 90       	pop	r0
    506c:	0f 90       	pop	r0
    506e:	0f 90       	pop	r0
    5070:	89 83       	std	Y+1, r24	; 0x01
    5072:	9a 83       	std	Y+2, r25	; 0x02
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    5074:	89 81       	ldd	r24, Y+1	; 0x01
    5076:	9a 81       	ldd	r25, Y+2	; 0x02
    5078:	ac 01       	movw	r20, r24
    507a:	60 e3       	ldi	r22, 0x30	; 48
    507c:	7b e2       	ldi	r23, 0x2B	; 43
    507e:	80 ea       	ldi	r24, 0xA0	; 160
    5080:	9b e0       	ldi	r25, 0x0B	; 11
    5082:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>

	yield_ms(500);
    5086:	84 ef       	ldi	r24, 0xF4	; 244
    5088:	91 e0       	ldi	r25, 0x01	; 1
    508a:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
}
    508e:	0f 90       	pop	r0
    5090:	0f 90       	pop	r0
    5092:	df 91       	pop	r29
    5094:	cf 91       	pop	r28
    5096:	08 95       	ret

00005098 <serial_gsm_rx_creg>:

void serial_gsm_rx_creg(uint8_t val)
{
    5098:	cf 93       	push	r28
    509a:	df 93       	push	r29
    509c:	00 d0       	rcall	.+0      	; 0x509e <serial_gsm_rx_creg+0x6>
    509e:	cd b7       	in	r28, 0x3d	; 61
    50a0:	de b7       	in	r29, 0x3e	; 62
    50a2:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
    50a4:	90 91 76 28 	lds	r25, 0x2876	; 0x802876 <g_gsm_enable>
    50a8:	81 e0       	ldi	r24, 0x01	; 1
    50aa:	89 27       	eor	r24, r25
    50ac:	88 23       	and	r24, r24
    50ae:	09 f0       	breq	.+2      	; 0x50b2 <serial_gsm_rx_creg+0x1a>
    50b0:	b5 c0       	rjmp	.+362    	; 0x521c <serial_gsm_rx_creg+0x184>
    50b2:	90 91 77 28 	lds	r25, 0x2877	; 0x802877 <g_gsm_aprs_enable>
    50b6:	81 e0       	ldi	r24, 0x01	; 1
    50b8:	89 27       	eor	r24, r25
    50ba:	88 23       	and	r24, r24
    50bc:	09 f0       	breq	.+2      	; 0x50c0 <serial_gsm_rx_creg+0x28>
    50be:	ae c0       	rjmp	.+348    	; 0x521c <serial_gsm_rx_creg+0x184>
    50c0:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <__data_end>
    50c4:	88 23       	and	r24, r24
    50c6:	09 f0       	breq	.+2      	; 0x50ca <serial_gsm_rx_creg+0x32>
    50c8:	a9 c0       	rjmp	.+338    	; 0x521c <serial_gsm_rx_creg+0x184>
    50ca:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <s_lock.8179>
    50ce:	88 23       	and	r24, r24
    50d0:	09 f0       	breq	.+2      	; 0x50d4 <serial_gsm_rx_creg+0x3c>
    50d2:	a4 c0       	rjmp	.+328    	; 0x521c <serial_gsm_rx_creg+0x184>
    50d4:	80 91 71 26 	lds	r24, 0x2671	; 0x802671 <g_usart_gprs_auto_response_state>
    50d8:	81 30       	cpi	r24, 0x01	; 1
    50da:	09 f0       	breq	.+2      	; 0x50de <serial_gsm_rx_creg+0x46>
    50dc:	9f c0       	rjmp	.+318    	; 0x521c <serial_gsm_rx_creg+0x184>
		return;
	}

	s_lock = true;
    50de:	81 e0       	ldi	r24, 0x01	; 1
    50e0:	80 93 ad 22 	sts	0x22AD, r24	; 0x8022ad <s_lock.8179>

	if ((1 <= val) && (val <= 2)) {
    50e4:	8b 81       	ldd	r24, Y+3	; 0x03
    50e6:	88 23       	and	r24, r24
    50e8:	09 f4       	brne	.+2      	; 0x50ec <serial_gsm_rx_creg+0x54>
    50ea:	59 c0       	rjmp	.+178    	; 0x519e <serial_gsm_rx_creg+0x106>
    50ec:	8b 81       	ldd	r24, Y+3	; 0x03
    50ee:	83 30       	cpi	r24, 0x03	; 3
    50f0:	08 f0       	brcs	.+2      	; 0x50f4 <serial_gsm_rx_creg+0x5c>
    50f2:	55 c0       	rjmp	.+170    	; 0x519e <serial_gsm_rx_creg+0x106>
		s_done = true;
    50f4:	81 e0       	ldi	r24, 0x01	; 1
    50f6:	80 93 ac 22 	sts	0x22AC, r24	; 0x8022ac <__data_end>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#21 DEBUG: +CREG: x received.\r\n");
    50fa:	80 e2       	ldi	r24, 0x20	; 32
    50fc:	ee e4       	ldi	r30, 0x4E	; 78
    50fe:	f1 e2       	ldi	r31, 0x21	; 33
    5100:	a0 e3       	ldi	r26, 0x30	; 48
    5102:	bb e2       	ldi	r27, 0x2B	; 43
    5104:	01 90       	ld	r0, Z+
    5106:	0d 92       	st	X+, r0
    5108:	8a 95       	dec	r24
    510a:	e1 f7       	brne	.-8      	; 0x5104 <serial_gsm_rx_creg+0x6c>
    510c:	8f e1       	ldi	r24, 0x1F	; 31
    510e:	90 e0       	ldi	r25, 0x00	; 0
    5110:	89 83       	std	Y+1, r24	; 0x01
    5112:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    5114:	89 81       	ldd	r24, Y+1	; 0x01
    5116:	40 e0       	ldi	r20, 0x00	; 0
    5118:	68 2f       	mov	r22, r24
    511a:	80 e3       	ldi	r24, 0x30	; 48
    511c:	9b e2       	ldi	r25, 0x2B	; 43
    511e:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
		#endif

		g_usart_gprs_auto_response_state = 2;
    5122:	82 e0       	ldi	r24, 0x02	; 2
    5124:	80 93 71 26 	sts	0x2671, r24	; 0x802671 <g_usart_gprs_auto_response_state>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#22 DEBUG: +CGATT? sending ...\r\n");
    5128:	81 e2       	ldi	r24, 0x21	; 33
    512a:	ee e6       	ldi	r30, 0x6E	; 110
    512c:	f1 e2       	ldi	r31, 0x21	; 33
    512e:	a0 e3       	ldi	r26, 0x30	; 48
    5130:	bb e2       	ldi	r27, 0x2B	; 43
    5132:	01 90       	ld	r0, Z+
    5134:	0d 92       	st	X+, r0
    5136:	8a 95       	dec	r24
    5138:	e1 f7       	brne	.-8      	; 0x5132 <serial_gsm_rx_creg+0x9a>
    513a:	80 e2       	ldi	r24, 0x20	; 32
    513c:	90 e0       	ldi	r25, 0x00	; 0
    513e:	89 83       	std	Y+1, r24	; 0x01
    5140:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    5142:	89 81       	ldd	r24, Y+1	; 0x01
    5144:	40 e0       	ldi	r20, 0x00	; 0
    5146:	68 2f       	mov	r22, r24
    5148:	80 e3       	ldi	r24, 0x30	; 48
    514a:	9b e2       	ldi	r25, 0x2B	; 43
    514c:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
		#endif

		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
    5150:	8f e5       	ldi	r24, 0x5F	; 95
    5152:	96 e0       	ldi	r25, 0x06	; 6
    5154:	89 2f       	mov	r24, r25
    5156:	8f 93       	push	r24
    5158:	8f e5       	ldi	r24, 0x5F	; 95
    515a:	96 e0       	ldi	r25, 0x06	; 6
    515c:	8f 93       	push	r24
    515e:	1f 92       	push	r1
    5160:	80 e8       	ldi	r24, 0x80	; 128
    5162:	8f 93       	push	r24
    5164:	80 e3       	ldi	r24, 0x30	; 48
    5166:	9b e2       	ldi	r25, 0x2B	; 43
    5168:	89 2f       	mov	r24, r25
    516a:	8f 93       	push	r24
    516c:	80 e3       	ldi	r24, 0x30	; 48
    516e:	9b e2       	ldi	r25, 0x2B	; 43
    5170:	8f 93       	push	r24
    5172:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5176:	0f 90       	pop	r0
    5178:	0f 90       	pop	r0
    517a:	0f 90       	pop	r0
    517c:	0f 90       	pop	r0
    517e:	0f 90       	pop	r0
    5180:	0f 90       	pop	r0
    5182:	89 83       	std	Y+1, r24	; 0x01
    5184:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    5186:	10 92 ad 22 	sts	0x22AD, r1	; 0x8022ad <s_lock.8179>
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    518a:	89 81       	ldd	r24, Y+1	; 0x01
    518c:	9a 81       	ldd	r25, Y+2	; 0x02
    518e:	ac 01       	movw	r20, r24
    5190:	60 e3       	ldi	r22, 0x30	; 48
    5192:	7b e2       	ldi	r23, 0x2B	; 43
    5194:	80 ea       	ldi	r24, 0xA0	; 160
    5196:	9b e0       	ldi	r25, 0x0B	; 11
    5198:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
    519c:	40 c0       	rjmp	.+128    	; 0x521e <serial_gsm_rx_creg+0x186>

	} else {
		yield_ms(2500);
    519e:	84 ec       	ldi	r24, 0xC4	; 196
    51a0:	99 e0       	ldi	r25, 0x09	; 9
    51a2:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#29 DEBUG: repeated +CREG? sending ...\r\n");
    51a6:	89 e2       	ldi	r24, 0x29	; 41
    51a8:	ef e8       	ldi	r30, 0x8F	; 143
    51aa:	f1 e2       	ldi	r31, 0x21	; 33
    51ac:	a0 e3       	ldi	r26, 0x30	; 48
    51ae:	bb e2       	ldi	r27, 0x2B	; 43
    51b0:	01 90       	ld	r0, Z+
    51b2:	0d 92       	st	X+, r0
    51b4:	8a 95       	dec	r24
    51b6:	e1 f7       	brne	.-8      	; 0x51b0 <serial_gsm_rx_creg+0x118>
    51b8:	88 e2       	ldi	r24, 0x28	; 40
    51ba:	90 e0       	ldi	r25, 0x00	; 0
    51bc:	89 83       	std	Y+1, r24	; 0x01
    51be:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    51c0:	89 81       	ldd	r24, Y+1	; 0x01
    51c2:	40 e0       	ldi	r20, 0x00	; 0
    51c4:	68 2f       	mov	r22, r24
    51c6:	80 e3       	ldi	r24, 0x30	; 48
    51c8:	9b e2       	ldi	r25, 0x2B	; 43
    51ca:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
		#endif

		/* Repeat: check for registration  */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
    51ce:	84 e5       	ldi	r24, 0x54	; 84
    51d0:	96 e0       	ldi	r25, 0x06	; 6
    51d2:	89 2f       	mov	r24, r25
    51d4:	8f 93       	push	r24
    51d6:	84 e5       	ldi	r24, 0x54	; 84
    51d8:	96 e0       	ldi	r25, 0x06	; 6
    51da:	8f 93       	push	r24
    51dc:	1f 92       	push	r1
    51de:	80 e8       	ldi	r24, 0x80	; 128
    51e0:	8f 93       	push	r24
    51e2:	80 e3       	ldi	r24, 0x30	; 48
    51e4:	9b e2       	ldi	r25, 0x2B	; 43
    51e6:	89 2f       	mov	r24, r25
    51e8:	8f 93       	push	r24
    51ea:	80 e3       	ldi	r24, 0x30	; 48
    51ec:	9b e2       	ldi	r25, 0x2B	; 43
    51ee:	8f 93       	push	r24
    51f0:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    51f4:	0f 90       	pop	r0
    51f6:	0f 90       	pop	r0
    51f8:	0f 90       	pop	r0
    51fa:	0f 90       	pop	r0
    51fc:	0f 90       	pop	r0
    51fe:	0f 90       	pop	r0
    5200:	89 83       	std	Y+1, r24	; 0x01
    5202:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    5204:	10 92 ad 22 	sts	0x22AD, r1	; 0x8022ad <s_lock.8179>
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    5208:	89 81       	ldd	r24, Y+1	; 0x01
    520a:	9a 81       	ldd	r25, Y+2	; 0x02
    520c:	ac 01       	movw	r20, r24
    520e:	60 e3       	ldi	r22, 0x30	; 48
    5210:	7b e2       	ldi	r23, 0x2B	; 43
    5212:	80 ea       	ldi	r24, 0xA0	; 160
    5214:	9b e0       	ldi	r25, 0x0B	; 11
    5216:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
    521a:	01 c0       	rjmp	.+2      	; 0x521e <serial_gsm_rx_creg+0x186>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
		return;
    521c:	00 00       	nop
		/* Repeat: check for registration  */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
		s_lock = false;
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
	}
}
    521e:	23 96       	adiw	r28, 0x03	; 3
    5220:	cd bf       	out	0x3d, r28	; 61
    5222:	de bf       	out	0x3e, r29	; 62
    5224:	df 91       	pop	r29
    5226:	cf 91       	pop	r28
    5228:	08 95       	ret

0000522a <serial_gsm_rx_cgatt>:

void serial_gsm_rx_cgatt(uint8_t val)
{
    522a:	cf 93       	push	r28
    522c:	df 93       	push	r29
    522e:	00 d0       	rcall	.+0      	; 0x5230 <serial_gsm_rx_cgatt+0x6>
    5230:	cd b7       	in	r28, 0x3d	; 61
    5232:	de b7       	in	r29, 0x3e	; 62
    5234:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
    5236:	90 91 76 28 	lds	r25, 0x2876	; 0x802876 <g_gsm_enable>
    523a:	81 e0       	ldi	r24, 0x01	; 1
    523c:	89 27       	eor	r24, r25
    523e:	88 23       	and	r24, r24
    5240:	09 f0       	breq	.+2      	; 0x5244 <serial_gsm_rx_cgatt+0x1a>
    5242:	13 c1       	rjmp	.+550    	; 0x546a <serial_gsm_rx_cgatt+0x240>
    5244:	90 91 77 28 	lds	r25, 0x2877	; 0x802877 <g_gsm_aprs_enable>
    5248:	81 e0       	ldi	r24, 0x01	; 1
    524a:	89 27       	eor	r24, r25
    524c:	88 23       	and	r24, r24
    524e:	09 f0       	breq	.+2      	; 0x5252 <serial_gsm_rx_cgatt+0x28>
    5250:	0c c1       	rjmp	.+536    	; 0x546a <serial_gsm_rx_cgatt+0x240>
    5252:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <s_done.8184>
    5256:	88 23       	and	r24, r24
    5258:	09 f0       	breq	.+2      	; 0x525c <serial_gsm_rx_cgatt+0x32>
    525a:	07 c1       	rjmp	.+526    	; 0x546a <serial_gsm_rx_cgatt+0x240>
    525c:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <s_lock.8185>
    5260:	88 23       	and	r24, r24
    5262:	09 f0       	breq	.+2      	; 0x5266 <serial_gsm_rx_cgatt+0x3c>
    5264:	02 c1       	rjmp	.+516    	; 0x546a <serial_gsm_rx_cgatt+0x240>
    5266:	80 91 71 26 	lds	r24, 0x2671	; 0x802671 <g_usart_gprs_auto_response_state>
    526a:	82 30       	cpi	r24, 0x02	; 2
    526c:	09 f0       	breq	.+2      	; 0x5270 <serial_gsm_rx_cgatt+0x46>
    526e:	fd c0       	rjmp	.+506    	; 0x546a <serial_gsm_rx_cgatt+0x240>
		return;
	}

	s_lock = true;
    5270:	81 e0       	ldi	r24, 0x01	; 1
    5272:	80 93 af 22 	sts	0x22AF, r24	; 0x8022af <s_lock.8185>

	if (1 <= val) {
    5276:	8b 81       	ldd	r24, Y+3	; 0x03
    5278:	88 23       	and	r24, r24
    527a:	09 f4       	brne	.+2      	; 0x527e <serial_gsm_rx_cgatt+0x54>
    527c:	b7 c0       	rjmp	.+366    	; 0x53ec <serial_gsm_rx_cgatt+0x1c2>
		s_done = true;
    527e:	81 e0       	ldi	r24, 0x01	; 1
    5280:	80 93 ae 22 	sts	0x22AE, r24	; 0x8022ae <s_done.8184>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#31 DEBUG: +CGATT: x received.\r\n");
    5284:	81 e2       	ldi	r24, 0x21	; 33
    5286:	e8 eb       	ldi	r30, 0xB8	; 184
    5288:	f1 e2       	ldi	r31, 0x21	; 33
    528a:	a0 e3       	ldi	r26, 0x30	; 48
    528c:	bb e2       	ldi	r27, 0x2B	; 43
    528e:	01 90       	ld	r0, Z+
    5290:	0d 92       	st	X+, r0
    5292:	8a 95       	dec	r24
    5294:	e1 f7       	brne	.-8      	; 0x528e <serial_gsm_rx_cgatt+0x64>
    5296:	80 e2       	ldi	r24, 0x20	; 32
    5298:	90 e0       	ldi	r25, 0x00	; 0
    529a:	89 83       	std	Y+1, r24	; 0x01
    529c:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    529e:	89 81       	ldd	r24, Y+1	; 0x01
    52a0:	40 e0       	ldi	r20, 0x00	; 0
    52a2:	68 2f       	mov	r22, r24
    52a4:	80 e3       	ldi	r24, 0x30	; 48
    52a6:	9b e2       	ldi	r25, 0x2B	; 43
    52a8:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
		#endif

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#32 DEBUG: +CSTT sending ...\r\n");
    52ac:	8f e1       	ldi	r24, 0x1F	; 31
    52ae:	e9 ed       	ldi	r30, 0xD9	; 217
    52b0:	f1 e2       	ldi	r31, 0x21	; 33
    52b2:	a0 e3       	ldi	r26, 0x30	; 48
    52b4:	bb e2       	ldi	r27, 0x2B	; 43
    52b6:	01 90       	ld	r0, Z+
    52b8:	0d 92       	st	X+, r0
    52ba:	8a 95       	dec	r24
    52bc:	e1 f7       	brne	.-8      	; 0x52b6 <serial_gsm_rx_cgatt+0x8c>
    52be:	8e e1       	ldi	r24, 0x1E	; 30
    52c0:	90 e0       	ldi	r25, 0x00	; 0
    52c2:	89 83       	std	Y+1, r24	; 0x01
    52c4:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    52c6:	89 81       	ldd	r24, Y+1	; 0x01
    52c8:	40 e0       	ldi	r20, 0x00	; 0
    52ca:	68 2f       	mov	r22, r24
    52cc:	80 e3       	ldi	r24, 0x30	; 48
    52ce:	9b e2       	ldi	r25, 0x2B	; 43
    52d0:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
		#endif

		/* Start task for GPRS service */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT, "web.vodafone.de", "", "");
    52d4:	8d e4       	ldi	r24, 0x4D	; 77
    52d6:	91 e2       	ldi	r25, 0x21	; 33
    52d8:	89 2f       	mov	r24, r25
    52da:	8f 93       	push	r24
    52dc:	8d e4       	ldi	r24, 0x4D	; 77
    52de:	91 e2       	ldi	r25, 0x21	; 33
    52e0:	8f 93       	push	r24
    52e2:	8d e4       	ldi	r24, 0x4D	; 77
    52e4:	91 e2       	ldi	r25, 0x21	; 33
    52e6:	89 2f       	mov	r24, r25
    52e8:	8f 93       	push	r24
    52ea:	8d e4       	ldi	r24, 0x4D	; 77
    52ec:	91 e2       	ldi	r25, 0x21	; 33
    52ee:	8f 93       	push	r24
    52f0:	88 ef       	ldi	r24, 0xF8	; 248
    52f2:	91 e2       	ldi	r25, 0x21	; 33
    52f4:	89 2f       	mov	r24, r25
    52f6:	8f 93       	push	r24
    52f8:	88 ef       	ldi	r24, 0xF8	; 248
    52fa:	91 e2       	ldi	r25, 0x21	; 33
    52fc:	8f 93       	push	r24
    52fe:	8b e6       	ldi	r24, 0x6B	; 107
    5300:	96 e0       	ldi	r25, 0x06	; 6
    5302:	89 2f       	mov	r24, r25
    5304:	8f 93       	push	r24
    5306:	8b e6       	ldi	r24, 0x6B	; 107
    5308:	96 e0       	ldi	r25, 0x06	; 6
    530a:	8f 93       	push	r24
    530c:	1f 92       	push	r1
    530e:	80 e8       	ldi	r24, 0x80	; 128
    5310:	8f 93       	push	r24
    5312:	80 e3       	ldi	r24, 0x30	; 48
    5314:	9b e2       	ldi	r25, 0x2B	; 43
    5316:	89 2f       	mov	r24, r25
    5318:	8f 93       	push	r24
    531a:	80 e3       	ldi	r24, 0x30	; 48
    531c:	9b e2       	ldi	r25, 0x2B	; 43
    531e:	8f 93       	push	r24
    5320:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5324:	2d b7       	in	r18, 0x3d	; 61
    5326:	3e b7       	in	r19, 0x3e	; 62
    5328:	24 5f       	subi	r18, 0xF4	; 244
    532a:	3f 4f       	sbci	r19, 0xFF	; 255
    532c:	cd bf       	out	0x3d, r28	; 61
    532e:	de bf       	out	0x3e, r29	; 62
    5330:	89 83       	std	Y+1, r24	; 0x01
    5332:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    5334:	89 81       	ldd	r24, Y+1	; 0x01
    5336:	40 e0       	ldi	r20, 0x00	; 0
    5338:	68 2f       	mov	r22, r24
    533a:	80 e3       	ldi	r24, 0x30	; 48
    533c:	9b e2       	ldi	r25, 0x2B	; 43
    533e:	34 dd       	rcall	.-1432   	; 0x4da8 <serial_sim808_sendAndResponse>

		/* Establish GPRS connection */
		yield_ms(500);
    5340:	84 ef       	ldi	r24, 0xF4	; 244
    5342:	91 e0       	ldi	r25, 0x01	; 1
    5344:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR);
    5348:	84 e8       	ldi	r24, 0x84	; 132
    534a:	96 e0       	ldi	r25, 0x06	; 6
    534c:	89 2f       	mov	r24, r25
    534e:	8f 93       	push	r24
    5350:	84 e8       	ldi	r24, 0x84	; 132
    5352:	96 e0       	ldi	r25, 0x06	; 6
    5354:	8f 93       	push	r24
    5356:	1f 92       	push	r1
    5358:	80 e8       	ldi	r24, 0x80	; 128
    535a:	8f 93       	push	r24
    535c:	80 e3       	ldi	r24, 0x30	; 48
    535e:	9b e2       	ldi	r25, 0x2B	; 43
    5360:	89 2f       	mov	r24, r25
    5362:	8f 93       	push	r24
    5364:	80 e3       	ldi	r24, 0x30	; 48
    5366:	9b e2       	ldi	r25, 0x2B	; 43
    5368:	8f 93       	push	r24
    536a:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    536e:	0f 90       	pop	r0
    5370:	0f 90       	pop	r0
    5372:	0f 90       	pop	r0
    5374:	0f 90       	pop	r0
    5376:	0f 90       	pop	r0
    5378:	0f 90       	pop	r0
    537a:	89 83       	std	Y+1, r24	; 0x01
    537c:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    537e:	89 81       	ldd	r24, Y+1	; 0x01
    5380:	40 e0       	ldi	r20, 0x00	; 0
    5382:	68 2f       	mov	r22, r24
    5384:	80 e3       	ldi	r24, 0x30	; 48
    5386:	9b e2       	ldi	r25, 0x2B	; 43
    5388:	0f dd       	rcall	.-1506   	; 0x4da8 <serial_sim808_sendAndResponse>

		/* Request local IP address */
		yield_ms(1500);
    538a:	8c ed       	ldi	r24, 0xDC	; 220
    538c:	95 e0       	ldi	r25, 0x05	; 5
    538e:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR);
    5392:	8f e8       	ldi	r24, 0x8F	; 143
    5394:	96 e0       	ldi	r25, 0x06	; 6
    5396:	89 2f       	mov	r24, r25
    5398:	8f 93       	push	r24
    539a:	8f e8       	ldi	r24, 0x8F	; 143
    539c:	96 e0       	ldi	r25, 0x06	; 6
    539e:	8f 93       	push	r24
    53a0:	1f 92       	push	r1
    53a2:	80 e8       	ldi	r24, 0x80	; 128
    53a4:	8f 93       	push	r24
    53a6:	80 e3       	ldi	r24, 0x30	; 48
    53a8:	9b e2       	ldi	r25, 0x2B	; 43
    53aa:	89 2f       	mov	r24, r25
    53ac:	8f 93       	push	r24
    53ae:	80 e3       	ldi	r24, 0x30	; 48
    53b0:	9b e2       	ldi	r25, 0x2B	; 43
    53b2:	8f 93       	push	r24
    53b4:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    53b8:	0f 90       	pop	r0
    53ba:	0f 90       	pop	r0
    53bc:	0f 90       	pop	r0
    53be:	0f 90       	pop	r0
    53c0:	0f 90       	pop	r0
    53c2:	0f 90       	pop	r0
    53c4:	89 83       	std	Y+1, r24	; 0x01
    53c6:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    53c8:	89 81       	ldd	r24, Y+1	; 0x01
    53ca:	40 e0       	ldi	r20, 0x00	; 0
    53cc:	68 2f       	mov	r22, r24
    53ce:	80 e3       	ldi	r24, 0x30	; 48
    53d0:	9b e2       	ldi	r25, 0x2B	; 43
    53d2:	ea dc       	rcall	.-1580   	; 0x4da8 <serial_sim808_sendAndResponse>

		g_usart_gprs_auto_response_state = 0;
    53d4:	10 92 71 26 	sts	0x2671, r1	; 0x802671 <g_usart_gprs_auto_response_state>
		s_lock = false;
    53d8:	10 92 af 22 	sts	0x22AF, r1	; 0x8022af <s_lock.8185>

		/* Open the channel for the first time */
		yield_ms(1500);
    53dc:	8c ed       	ldi	r24, 0xDC	; 220
    53de:	95 e0       	ldi	r25, 0x05	; 5
    53e0:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
		//serial_gsm_gprs_openClose(true);
		//serial_gsm_gprs_openClose(false);
		g_gsm_aprs_connected = true;
    53e4:	81 e0       	ldi	r24, 0x01	; 1
    53e6:	80 93 78 28 	sts	0x2878, r24	; 0x802878 <g_gsm_aprs_connected>
    53ea:	40 c0       	rjmp	.+128    	; 0x546c <serial_gsm_rx_cgatt+0x242>

	} else {
		yield_ms(2500);
    53ec:	84 ec       	ldi	r24, 0xC4	; 196
    53ee:	99 e0       	ldi	r25, 0x09	; 9
    53f0:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#39 DEBUG: repeated +CGATT? sending ...\r\n");
    53f4:	8a e2       	ldi	r24, 0x2A	; 42
    53f6:	e8 e0       	ldi	r30, 0x08	; 8
    53f8:	f2 e2       	ldi	r31, 0x22	; 34
    53fa:	a0 e3       	ldi	r26, 0x30	; 48
    53fc:	bb e2       	ldi	r27, 0x2B	; 43
    53fe:	01 90       	ld	r0, Z+
    5400:	0d 92       	st	X+, r0
    5402:	8a 95       	dec	r24
    5404:	e1 f7       	brne	.-8      	; 0x53fe <serial_gsm_rx_cgatt+0x1d4>
    5406:	89 e2       	ldi	r24, 0x29	; 41
    5408:	90 e0       	ldi	r25, 0x00	; 0
    540a:	89 83       	std	Y+1, r24	; 0x01
    540c:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    540e:	89 81       	ldd	r24, Y+1	; 0x01
    5410:	40 e0       	ldi	r20, 0x00	; 0
    5412:	68 2f       	mov	r22, r24
    5414:	80 e3       	ldi	r24, 0x30	; 48
    5416:	9b e2       	ldi	r25, 0x2B	; 43
    5418:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
		#endif

		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
    541c:	8f e5       	ldi	r24, 0x5F	; 95
    541e:	96 e0       	ldi	r25, 0x06	; 6
    5420:	89 2f       	mov	r24, r25
    5422:	8f 93       	push	r24
    5424:	8f e5       	ldi	r24, 0x5F	; 95
    5426:	96 e0       	ldi	r25, 0x06	; 6
    5428:	8f 93       	push	r24
    542a:	1f 92       	push	r1
    542c:	80 e8       	ldi	r24, 0x80	; 128
    542e:	8f 93       	push	r24
    5430:	80 e3       	ldi	r24, 0x30	; 48
    5432:	9b e2       	ldi	r25, 0x2B	; 43
    5434:	89 2f       	mov	r24, r25
    5436:	8f 93       	push	r24
    5438:	80 e3       	ldi	r24, 0x30	; 48
    543a:	9b e2       	ldi	r25, 0x2B	; 43
    543c:	8f 93       	push	r24
    543e:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5442:	0f 90       	pop	r0
    5444:	0f 90       	pop	r0
    5446:	0f 90       	pop	r0
    5448:	0f 90       	pop	r0
    544a:	0f 90       	pop	r0
    544c:	0f 90       	pop	r0
    544e:	89 83       	std	Y+1, r24	; 0x01
    5450:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    5452:	10 92 af 22 	sts	0x22AF, r1	; 0x8022af <s_lock.8185>
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    5456:	89 81       	ldd	r24, Y+1	; 0x01
    5458:	9a 81       	ldd	r25, Y+2	; 0x02
    545a:	ac 01       	movw	r20, r24
    545c:	60 e3       	ldi	r22, 0x30	; 48
    545e:	7b e2       	ldi	r23, 0x2B	; 43
    5460:	80 ea       	ldi	r24, 0xA0	; 160
    5462:	9b e0       	ldi	r25, 0x0B	; 11
    5464:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
    5468:	01 c0       	rjmp	.+2      	; 0x546c <serial_gsm_rx_cgatt+0x242>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
		return;
    546a:	00 00       	nop
		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
		s_lock = false;
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
	}
}
    546c:	23 96       	adiw	r28, 0x03	; 3
    546e:	cd bf       	out	0x3d, r28	; 61
    5470:	de bf       	out	0x3e, r29	; 62
    5472:	df 91       	pop	r29
    5474:	cf 91       	pop	r28
    5476:	08 95       	ret

00005478 <serial_gsm_gprs_openClose>:

void serial_gsm_gprs_openClose(bool isStart)
{
    5478:	cf 93       	push	r28
    547a:	df 93       	push	r29
    547c:	cd b7       	in	r28, 0x3d	; 61
    547e:	de b7       	in	r29, 0x3e	; 62
    5480:	c3 58       	subi	r28, 0x83	; 131
    5482:	d1 09       	sbc	r29, r1
    5484:	cd bf       	out	0x3d, r28	; 61
    5486:	de bf       	out	0x3e, r29	; 62
    5488:	9e 01       	movw	r18, r28
    548a:	2d 57       	subi	r18, 0x7D	; 125
    548c:	3f 4f       	sbci	r19, 0xFF	; 255
    548e:	f9 01       	movw	r30, r18
    5490:	80 83       	st	Z, r24
	static bool s_isOpen = false;
	char buf[C_TX_BUF_SIZE];

	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    5492:	90 91 76 28 	lds	r25, 0x2876	; 0x802876 <g_gsm_enable>
    5496:	81 e0       	ldi	r24, 0x01	; 1
    5498:	89 27       	eor	r24, r25
    549a:	88 23       	and	r24, r24
    549c:	31 f4       	brne	.+12     	; 0x54aa <serial_gsm_gprs_openClose+0x32>
    549e:	90 91 77 28 	lds	r25, 0x2877	; 0x802877 <g_gsm_aprs_enable>
    54a2:	81 e0       	ldi	r24, 0x01	; 1
    54a4:	89 27       	eor	r24, r25
    54a6:	88 23       	and	r24, r24
    54a8:	19 f0       	breq	.+6      	; 0x54b0 <serial_gsm_gprs_openClose+0x38>
		g_gsm_aprs_connected = false;
    54aa:	10 92 78 28 	sts	0x2878, r1	; 0x802878 <g_gsm_aprs_connected>
    54ae:	00 c1       	rjmp	.+512    	; 0x56b0 <serial_gsm_gprs_openClose+0x238>
		return;
	}

	if (!g_usart_gprs_auto_response_state) {
    54b0:	80 91 71 26 	lds	r24, 0x2671	; 0x802671 <g_usart_gprs_auto_response_state>
    54b4:	88 23       	and	r24, r24
    54b6:	09 f0       	breq	.+2      	; 0x54ba <serial_gsm_gprs_openClose+0x42>
    54b8:	fb c0       	rjmp	.+502    	; 0x56b0 <serial_gsm_gprs_openClose+0x238>
		int len;

		if (isStart && !s_isOpen) {
    54ba:	ce 01       	movw	r24, r28
    54bc:	8d 57       	subi	r24, 0x7D	; 125
    54be:	9f 4f       	sbci	r25, 0xFF	; 255
    54c0:	fc 01       	movw	r30, r24
    54c2:	80 81       	ld	r24, Z
    54c4:	88 23       	and	r24, r24
    54c6:	09 f4       	brne	.+2      	; 0x54ca <serial_gsm_gprs_openClose+0x52>
    54c8:	81 c0       	rjmp	.+258    	; 0x55cc <serial_gsm_gprs_openClose+0x154>
    54ca:	90 91 b0 22 	lds	r25, 0x22B0	; 0x8022b0 <s_isOpen.8190>
    54ce:	81 e0       	ldi	r24, 0x01	; 1
    54d0:	89 27       	eor	r24, r25
    54d2:	88 23       	and	r24, r24
    54d4:	09 f4       	brne	.+2      	; 0x54d8 <serial_gsm_gprs_openClose+0x60>
    54d6:	7a c0       	rjmp	.+244    	; 0x55cc <serial_gsm_gprs_openClose+0x154>
			#if 1
			len = snprintf(buf, sizeof(buf), "#41 DEBUG: Opening TCP connection ...\r\n");
    54d8:	ce 01       	movw	r24, r28
    54da:	03 96       	adiw	r24, 0x03	; 3
    54dc:	28 e2       	ldi	r18, 0x28	; 40
    54de:	e2 e3       	ldi	r30, 0x32	; 50
    54e0:	f2 e2       	ldi	r31, 0x22	; 34
    54e2:	dc 01       	movw	r26, r24
    54e4:	01 90       	ld	r0, Z+
    54e6:	0d 92       	st	X+, r0
    54e8:	2a 95       	dec	r18
    54ea:	e1 f7       	brne	.-8      	; 0x54e4 <serial_gsm_gprs_openClose+0x6c>
    54ec:	87 e2       	ldi	r24, 0x27	; 39
    54ee:	90 e0       	ldi	r25, 0x00	; 0
    54f0:	89 83       	std	Y+1, r24	; 0x01
    54f2:	9a 83       	std	Y+2, r25	; 0x02
			udi_write_tx_buf(buf, len, false);
    54f4:	29 81       	ldd	r18, Y+1	; 0x01
    54f6:	ce 01       	movw	r24, r28
    54f8:	03 96       	adiw	r24, 0x03	; 3
    54fa:	40 e0       	ldi	r20, 0x00	; 0
    54fc:	62 2f       	mov	r22, r18
    54fe:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
			#endif

			/* Connect TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART, C_APRS_TX_HTTP_TARGET2_PROT, C_APRS_TX_HTTP_TARGET2_NM, C_APRS_TX_HTTP_TARGET2_PORT);
    5502:	80 e9       	ldi	r24, 0x90	; 144
    5504:	9f e1       	ldi	r25, 0x1F	; 31
    5506:	29 2f       	mov	r18, r25
    5508:	2f 93       	push	r18
    550a:	8f 93       	push	r24
    550c:	8a e1       	ldi	r24, 0x1A	; 26
    550e:	91 e2       	ldi	r25, 0x21	; 33
    5510:	89 2f       	mov	r24, r25
    5512:	8f 93       	push	r24
    5514:	8a e1       	ldi	r24, 0x1A	; 26
    5516:	91 e2       	ldi	r25, 0x21	; 33
    5518:	8f 93       	push	r24
    551a:	86 e1       	ldi	r24, 0x16	; 22
    551c:	91 e2       	ldi	r25, 0x21	; 33
    551e:	89 2f       	mov	r24, r25
    5520:	8f 93       	push	r24
    5522:	86 e1       	ldi	r24, 0x16	; 22
    5524:	91 e2       	ldi	r25, 0x21	; 33
    5526:	8f 93       	push	r24
    5528:	8a e9       	ldi	r24, 0x9A	; 154
    552a:	96 e0       	ldi	r25, 0x06	; 6
    552c:	89 2f       	mov	r24, r25
    552e:	8f 93       	push	r24
    5530:	8a e9       	ldi	r24, 0x9A	; 154
    5532:	96 e0       	ldi	r25, 0x06	; 6
    5534:	8f 93       	push	r24
    5536:	1f 92       	push	r1
    5538:	80 e8       	ldi	r24, 0x80	; 128
    553a:	8f 93       	push	r24
    553c:	ce 01       	movw	r24, r28
    553e:	03 96       	adiw	r24, 0x03	; 3
    5540:	29 2f       	mov	r18, r25
    5542:	2f 93       	push	r18
    5544:	8f 93       	push	r24
    5546:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    554a:	2d b7       	in	r18, 0x3d	; 61
    554c:	3e b7       	in	r19, 0x3e	; 62
    554e:	24 5f       	subi	r18, 0xF4	; 244
    5550:	3f 4f       	sbci	r19, 0xFF	; 255
    5552:	cd bf       	out	0x3d, r28	; 61
    5554:	de bf       	out	0x3e, r29	; 62
    5556:	89 83       	std	Y+1, r24	; 0x01
    5558:	9a 83       	std	Y+2, r25	; 0x02
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) buf, len);
    555a:	29 81       	ldd	r18, Y+1	; 0x01
    555c:	3a 81       	ldd	r19, Y+2	; 0x02
    555e:	ce 01       	movw	r24, r28
    5560:	03 96       	adiw	r24, 0x03	; 3
    5562:	a9 01       	movw	r20, r18
    5564:	bc 01       	movw	r22, r24
    5566:	80 ea       	ldi	r24, 0xA0	; 160
    5568:	9b e0       	ldi	r25, 0x0B	; 11
    556a:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>

			yield_ms(2750);
    556e:	8e eb       	ldi	r24, 0xBE	; 190
    5570:	9a e0       	ldi	r25, 0x0A	; 10
    5572:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND);
    5576:	87 eb       	ldi	r24, 0xB7	; 183
    5578:	96 e0       	ldi	r25, 0x06	; 6
    557a:	89 2f       	mov	r24, r25
    557c:	8f 93       	push	r24
    557e:	87 eb       	ldi	r24, 0xB7	; 183
    5580:	96 e0       	ldi	r25, 0x06	; 6
    5582:	8f 93       	push	r24
    5584:	1f 92       	push	r1
    5586:	80 e8       	ldi	r24, 0x80	; 128
    5588:	8f 93       	push	r24
    558a:	ce 01       	movw	r24, r28
    558c:	03 96       	adiw	r24, 0x03	; 3
    558e:	29 2f       	mov	r18, r25
    5590:	2f 93       	push	r18
    5592:	8f 93       	push	r24
    5594:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5598:	0f 90       	pop	r0
    559a:	0f 90       	pop	r0
    559c:	0f 90       	pop	r0
    559e:	0f 90       	pop	r0
    55a0:	0f 90       	pop	r0
    55a2:	0f 90       	pop	r0
    55a4:	89 83       	std	Y+1, r24	; 0x01
    55a6:	9a 83       	std	Y+2, r25	; 0x02
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) buf, len);
    55a8:	29 81       	ldd	r18, Y+1	; 0x01
    55aa:	3a 81       	ldd	r19, Y+2	; 0x02
    55ac:	ce 01       	movw	r24, r28
    55ae:	03 96       	adiw	r24, 0x03	; 3
    55b0:	a9 01       	movw	r20, r18
    55b2:	bc 01       	movw	r22, r24
    55b4:	80 ea       	ldi	r24, 0xA0	; 160
    55b6:	9b e0       	ldi	r25, 0x0B	; 11
    55b8:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
			yield_ms(250);
    55bc:	8a ef       	ldi	r24, 0xFA	; 250
    55be:	90 e0       	ldi	r25, 0x00	; 0
    55c0:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>

			s_isOpen = true;
    55c4:	81 e0       	ldi	r24, 0x01	; 1
    55c6:	80 93 b0 22 	sts	0x22B0, r24	; 0x8022b0 <s_isOpen.8190>
    55ca:	72 c0       	rjmp	.+228    	; 0x56b0 <serial_gsm_gprs_openClose+0x238>

		} else if (!isStart && s_isOpen) {
    55cc:	ce 01       	movw	r24, r28
    55ce:	8d 57       	subi	r24, 0x7D	; 125
    55d0:	9f 4f       	sbci	r25, 0xFF	; 255
    55d2:	fc 01       	movw	r30, r24
    55d4:	90 81       	ld	r25, Z
    55d6:	81 e0       	ldi	r24, 0x01	; 1
    55d8:	89 27       	eor	r24, r25
    55da:	88 23       	and	r24, r24
    55dc:	09 f4       	brne	.+2      	; 0x55e0 <serial_gsm_gprs_openClose+0x168>
    55de:	68 c0       	rjmp	.+208    	; 0x56b0 <serial_gsm_gprs_openClose+0x238>
    55e0:	80 91 b0 22 	lds	r24, 0x22B0	; 0x8022b0 <s_isOpen.8190>
    55e4:	88 23       	and	r24, r24
    55e6:	09 f4       	brne	.+2      	; 0x55ea <serial_gsm_gprs_openClose+0x172>
    55e8:	63 c0       	rjmp	.+198    	; 0x56b0 <serial_gsm_gprs_openClose+0x238>
			g_gsm_aprs_connected = false;
    55ea:	10 92 78 28 	sts	0x2878, r1	; 0x802878 <g_gsm_aprs_connected>

			/* Stop message block by a ^Z character (0x1a) */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z);
    55ee:	84 ec       	ldi	r24, 0xC4	; 196
    55f0:	96 e0       	ldi	r25, 0x06	; 6
    55f2:	89 2f       	mov	r24, r25
    55f4:	8f 93       	push	r24
    55f6:	84 ec       	ldi	r24, 0xC4	; 196
    55f8:	96 e0       	ldi	r25, 0x06	; 6
    55fa:	8f 93       	push	r24
    55fc:	1f 92       	push	r1
    55fe:	80 e8       	ldi	r24, 0x80	; 128
    5600:	8f 93       	push	r24
    5602:	ce 01       	movw	r24, r28
    5604:	03 96       	adiw	r24, 0x03	; 3
    5606:	29 2f       	mov	r18, r25
    5608:	2f 93       	push	r18
    560a:	8f 93       	push	r24
    560c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5610:	0f 90       	pop	r0
    5612:	0f 90       	pop	r0
    5614:	0f 90       	pop	r0
    5616:	0f 90       	pop	r0
    5618:	0f 90       	pop	r0
    561a:	0f 90       	pop	r0
    561c:	89 83       	std	Y+1, r24	; 0x01
    561e:	9a 83       	std	Y+2, r25	; 0x02
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) buf, len);
    5620:	29 81       	ldd	r18, Y+1	; 0x01
    5622:	3a 81       	ldd	r19, Y+2	; 0x02
    5624:	ce 01       	movw	r24, r28
    5626:	03 96       	adiw	r24, 0x03	; 3
    5628:	a9 01       	movw	r20, r18
    562a:	bc 01       	movw	r22, r24
    562c:	80 ea       	ldi	r24, 0xA0	; 160
    562e:	9b e0       	ldi	r25, 0x0B	; 11
    5630:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
			yield_ms(500);
    5634:	84 ef       	ldi	r24, 0xF4	; 244
    5636:	91 e0       	ldi	r25, 0x01	; 1
    5638:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>

			#if 1
			len = snprintf(buf, sizeof(buf), "#46 DEBUG: Closing TCP connection ...\r\n");
    563c:	ce 01       	movw	r24, r28
    563e:	03 96       	adiw	r24, 0x03	; 3
    5640:	28 e2       	ldi	r18, 0x28	; 40
    5642:	ea e5       	ldi	r30, 0x5A	; 90
    5644:	f2 e2       	ldi	r31, 0x22	; 34
    5646:	dc 01       	movw	r26, r24
    5648:	01 90       	ld	r0, Z+
    564a:	0d 92       	st	X+, r0
    564c:	2a 95       	dec	r18
    564e:	e1 f7       	brne	.-8      	; 0x5648 <serial_gsm_gprs_openClose+0x1d0>
    5650:	87 e2       	ldi	r24, 0x27	; 39
    5652:	90 e0       	ldi	r25, 0x00	; 0
    5654:	89 83       	std	Y+1, r24	; 0x01
    5656:	9a 83       	std	Y+2, r25	; 0x02
			udi_write_tx_buf(buf, len, false);
    5658:	29 81       	ldd	r18, Y+1	; 0x01
    565a:	ce 01       	movw	r24, r28
    565c:	03 96       	adiw	r24, 0x03	; 3
    565e:	40 e0       	ldi	r20, 0x00	; 0
    5660:	62 2f       	mov	r22, r18
    5662:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
			#endif

			/* Close TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE);
    5666:	88 ec       	ldi	r24, 0xC8	; 200
    5668:	96 e0       	ldi	r25, 0x06	; 6
    566a:	89 2f       	mov	r24, r25
    566c:	8f 93       	push	r24
    566e:	88 ec       	ldi	r24, 0xC8	; 200
    5670:	96 e0       	ldi	r25, 0x06	; 6
    5672:	8f 93       	push	r24
    5674:	1f 92       	push	r1
    5676:	80 e8       	ldi	r24, 0x80	; 128
    5678:	8f 93       	push	r24
    567a:	ce 01       	movw	r24, r28
    567c:	03 96       	adiw	r24, 0x03	; 3
    567e:	29 2f       	mov	r18, r25
    5680:	2f 93       	push	r18
    5682:	8f 93       	push	r24
    5684:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5688:	0f 90       	pop	r0
    568a:	0f 90       	pop	r0
    568c:	0f 90       	pop	r0
    568e:	0f 90       	pop	r0
    5690:	0f 90       	pop	r0
    5692:	0f 90       	pop	r0
    5694:	89 83       	std	Y+1, r24	; 0x01
    5696:	9a 83       	std	Y+2, r25	; 0x02
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) buf, len);
    5698:	29 81       	ldd	r18, Y+1	; 0x01
    569a:	3a 81       	ldd	r19, Y+2	; 0x02
    569c:	ce 01       	movw	r24, r28
    569e:	03 96       	adiw	r24, 0x03	; 3
    56a0:	a9 01       	movw	r20, r18
    56a2:	bc 01       	movw	r22, r24
    56a4:	80 ea       	ldi	r24, 0xA0	; 160
    56a6:	9b e0       	ldi	r25, 0x0B	; 11
    56a8:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>

			s_isOpen = false;
    56ac:	10 92 b0 22 	sts	0x22B0, r1	; 0x8022b0 <s_isOpen.8190>
		}
	}
}
    56b0:	cd 57       	subi	r28, 0x7D	; 125
    56b2:	df 4f       	sbci	r29, 0xFF	; 255
    56b4:	cd bf       	out	0x3d, r28	; 61
    56b6:	de bf       	out	0x3e, r29	; 62
    56b8:	df 91       	pop	r29
    56ba:	cf 91       	pop	r28
    56bc:	08 95       	ret

000056be <serial_sim808_gsm_shutdown>:

void serial_sim808_gsm_shutdown(void)
{
    56be:	cf 93       	push	r28
    56c0:	df 93       	push	r29
    56c2:	00 d0       	rcall	.+0      	; 0x56c4 <serial_sim808_gsm_shutdown+0x6>
    56c4:	1f 92       	push	r1
    56c6:	cd b7       	in	r28, 0x3d	; 61
    56c8:	de b7       	in	r29, 0x3e	; 62
	g_gsm_aprs_connected = false;
    56ca:	10 92 78 28 	sts	0x2878, r1	; 0x802878 <g_gsm_aprs_connected>

	if (g_gsm_enable && g_gsm_aprs_enable) {
    56ce:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_gsm_enable>
    56d2:	88 23       	and	r24, r24
    56d4:	09 f4       	brne	.+2      	; 0x56d8 <serial_sim808_gsm_shutdown+0x1a>
    56d6:	4b c0       	rjmp	.+150    	; 0x576e <serial_sim808_gsm_shutdown+0xb0>
    56d8:	80 91 77 28 	lds	r24, 0x2877	; 0x802877 <g_gsm_aprs_enable>
    56dc:	88 23       	and	r24, r24
    56de:	09 f4       	brne	.+2      	; 0x56e2 <serial_sim808_gsm_shutdown+0x24>
    56e0:	46 c0       	rjmp	.+140    	; 0x576e <serial_sim808_gsm_shutdown+0xb0>
		/* Shut down TCP/IP connection */
		serial_gsm_gprs_openClose(false);
    56e2:	80 e0       	ldi	r24, 0x00	; 0
    56e4:	c9 de       	rcall	.-622    	; 0x5478 <serial_gsm_gprs_openClose>

		/* Close any listening servers */
		int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER, 0);
    56e6:	1f 92       	push	r1
    56e8:	1f 92       	push	r1
    56ea:	86 ed       	ldi	r24, 0xD6	; 214
    56ec:	96 e0       	ldi	r25, 0x06	; 6
    56ee:	89 2f       	mov	r24, r25
    56f0:	8f 93       	push	r24
    56f2:	86 ed       	ldi	r24, 0xD6	; 214
    56f4:	96 e0       	ldi	r25, 0x06	; 6
    56f6:	8f 93       	push	r24
    56f8:	1f 92       	push	r1
    56fa:	80 e8       	ldi	r24, 0x80	; 128
    56fc:	8f 93       	push	r24
    56fe:	80 e3       	ldi	r24, 0x30	; 48
    5700:	9b e2       	ldi	r25, 0x2B	; 43
    5702:	89 2f       	mov	r24, r25
    5704:	8f 93       	push	r24
    5706:	80 e3       	ldi	r24, 0x30	; 48
    5708:	9b e2       	ldi	r25, 0x2B	; 43
    570a:	8f 93       	push	r24
    570c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5710:	2d b7       	in	r18, 0x3d	; 61
    5712:	3e b7       	in	r19, 0x3e	; 62
    5714:	28 5f       	subi	r18, 0xF8	; 248
    5716:	3f 4f       	sbci	r19, 0xFF	; 255
    5718:	cd bf       	out	0x3d, r28	; 61
    571a:	de bf       	out	0x3e, r29	; 62
    571c:	89 83       	std	Y+1, r24	; 0x01
    571e:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    5720:	89 81       	ldd	r24, Y+1	; 0x01
    5722:	40 e0       	ldi	r20, 0x00	; 0
    5724:	68 2f       	mov	r22, r24
    5726:	80 e3       	ldi	r24, 0x30	; 48
    5728:	9b e2       	ldi	r25, 0x2B	; 43
    572a:	3e db       	rcall	.-2436   	; 0x4da8 <serial_sim808_sendAndResponse>

		/* Shutdown any open connections */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT);
    572c:	88 ee       	ldi	r24, 0xE8	; 232
    572e:	96 e0       	ldi	r25, 0x06	; 6
    5730:	89 2f       	mov	r24, r25
    5732:	8f 93       	push	r24
    5734:	88 ee       	ldi	r24, 0xE8	; 232
    5736:	96 e0       	ldi	r25, 0x06	; 6
    5738:	8f 93       	push	r24
    573a:	1f 92       	push	r1
    573c:	80 e8       	ldi	r24, 0x80	; 128
    573e:	8f 93       	push	r24
    5740:	80 e3       	ldi	r24, 0x30	; 48
    5742:	9b e2       	ldi	r25, 0x2B	; 43
    5744:	89 2f       	mov	r24, r25
    5746:	8f 93       	push	r24
    5748:	80 e3       	ldi	r24, 0x30	; 48
    574a:	9b e2       	ldi	r25, 0x2B	; 43
    574c:	8f 93       	push	r24
    574e:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5752:	0f 90       	pop	r0
    5754:	0f 90       	pop	r0
    5756:	0f 90       	pop	r0
    5758:	0f 90       	pop	r0
    575a:	0f 90       	pop	r0
    575c:	0f 90       	pop	r0
    575e:	89 83       	std	Y+1, r24	; 0x01
    5760:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    5762:	89 81       	ldd	r24, Y+1	; 0x01
    5764:	40 e0       	ldi	r20, 0x00	; 0
    5766:	68 2f       	mov	r22, r24
    5768:	80 e3       	ldi	r24, 0x30	; 48
    576a:	9b e2       	ldi	r25, 0x2B	; 43
    576c:	1d db       	rcall	.-2502   	; 0x4da8 <serial_sim808_sendAndResponse>
	}

	/* Power down the SIM808 device */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_CPOWD_X, 1);
    576e:	1f 92       	push	r1
    5770:	81 e0       	ldi	r24, 0x01	; 1
    5772:	8f 93       	push	r24
    5774:	8b ed       	ldi	r24, 0xDB	; 219
    5776:	95 e0       	ldi	r25, 0x05	; 5
    5778:	89 2f       	mov	r24, r25
    577a:	8f 93       	push	r24
    577c:	8b ed       	ldi	r24, 0xDB	; 219
    577e:	95 e0       	ldi	r25, 0x05	; 5
    5780:	8f 93       	push	r24
    5782:	1f 92       	push	r1
    5784:	80 e8       	ldi	r24, 0x80	; 128
    5786:	8f 93       	push	r24
    5788:	80 e3       	ldi	r24, 0x30	; 48
    578a:	9b e2       	ldi	r25, 0x2B	; 43
    578c:	89 2f       	mov	r24, r25
    578e:	8f 93       	push	r24
    5790:	80 e3       	ldi	r24, 0x30	; 48
    5792:	9b e2       	ldi	r25, 0x2B	; 43
    5794:	8f 93       	push	r24
    5796:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    579a:	2d b7       	in	r18, 0x3d	; 61
    579c:	3e b7       	in	r19, 0x3e	; 62
    579e:	28 5f       	subi	r18, 0xF8	; 248
    57a0:	3f 4f       	sbci	r19, 0xFF	; 255
    57a2:	cd bf       	out	0x3d, r28	; 61
    57a4:	de bf       	out	0x3e, r29	; 62
    57a6:	8b 83       	std	Y+3, r24	; 0x03
    57a8:	9c 83       	std	Y+4, r25	; 0x04
	serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    57aa:	8b 81       	ldd	r24, Y+3	; 0x03
    57ac:	40 e0       	ldi	r20, 0x00	; 0
    57ae:	68 2f       	mov	r22, r24
    57b0:	80 e3       	ldi	r24, 0x30	; 48
    57b2:	9b e2       	ldi	r25, 0x2B	; 43
    57b4:	f9 da       	rcall	.-2574   	; 0x4da8 <serial_sim808_sendAndResponse>
}
    57b6:	00 00       	nop
    57b8:	24 96       	adiw	r28, 0x04	; 4
    57ba:	cd bf       	out	0x3d, r28	; 61
    57bc:	de bf       	out	0x3e, r29	; 62
    57be:	df 91       	pop	r29
    57c0:	cf 91       	pop	r28
    57c2:	08 95       	ret

000057c4 <serial_init>:


/* Set up serial connection to the SIM808 */
void serial_init(void)
{
    57c4:	cf 93       	push	r28
    57c6:	df 93       	push	r29
    57c8:	cd b7       	in	r28, 0x3d	; 61
    57ca:	de b7       	in	r29, 0x3e	; 62
	/* Set TXD high */
	ioport_set_pin_level(GSM_DTR1_DRV,				HIGH);	// DTR inactive
    57cc:	61 e0       	ldi	r22, 0x01	; 1
    57ce:	89 e2       	ldi	r24, 0x29	; 41
    57d0:	4c d9       	rcall	.-3432   	; 0x4a6a <ioport_set_pin_level>
	ioport_set_pin_level(GSM_TXD1_DRV,				HIGH);	// TXD pausing
    57d2:	61 e0       	ldi	r22, 0x01	; 1
    57d4:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_level(GSM_RTS1_DRV,				HIGH);	// RTS inactive
    57d6:	49 d9       	rcall	.-3438   	; 0x4a6a <ioport_set_pin_level>
    57d8:	61 e0       	ldi	r22, 0x01	; 1

	ioport_set_pin_level(GSM_RESET_DRV_GPIO,		LOW);	// RESETn active
    57da:	8f e2       	ldi	r24, 0x2F	; 47
    57dc:	46 d9       	rcall	.-3444   	; 0x4a6a <ioport_set_pin_level>
    57de:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_level(GSM_PWRKEY_DRV_GPIO,		LOW);	// Power key not pressed
    57e0:	85 e2       	ldi	r24, 0x25	; 37
    57e2:	43 d9       	rcall	.-3450   	; 0x4a6a <ioport_set_pin_level>

	ioport_set_pin_level(GSM_PCM_CLK_DRV_GPIO,		LOW);	// PCM clock not used
    57e4:	60 e0       	ldi	r22, 0x00	; 0
    57e6:	84 e2       	ldi	r24, 0x24	; 36
	ioport_set_pin_level(GSM_PCM_IN_DRV_GPIO,		LOW);	// PCM data  not used
    57e8:	40 d9       	rcall	.-3456   	; 0x4a6a <ioport_set_pin_level>
    57ea:	60 e0       	ldi	r22, 0x00	; 0
    57ec:	89 e1       	ldi	r24, 0x19	; 25


	/* Set limited slew rate */
	ioport_set_pin_mode(GSM_DTR1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    57ee:	3d d9       	rcall	.-3462   	; 0x4a6a <ioport_set_pin_level>
    57f0:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_mode(GSM_TXD1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    57f2:	8b e1       	ldi	r24, 0x1B	; 27
    57f4:	3a d9       	rcall	.-3468   	; 0x4a6a <ioport_set_pin_level>
	ioport_set_pin_mode(GSM_RTS1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    57f6:	60 e8       	ldi	r22, 0x80	; 128
    57f8:	89 e2       	ldi	r24, 0x29	; 41
    57fa:	8a d8       	rcall	.-3820   	; 0x4910 <ioport_set_pin_mode>

	ioport_set_pin_mode(GSM_RESET_DRV_GPIO,			IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    57fc:	60 e8       	ldi	r22, 0x80	; 128
    57fe:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_mode(GSM_PWRKEY_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    5800:	87 d8       	rcall	.-3826   	; 0x4910 <ioport_set_pin_mode>
    5802:	60 e8       	ldi	r22, 0x80	; 128

	ioport_set_pin_mode(GSM_PCM_CLK_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    5804:	8f e2       	ldi	r24, 0x2F	; 47
    5806:	84 d8       	rcall	.-3832   	; 0x4910 <ioport_set_pin_mode>
    5808:	60 e9       	ldi	r22, 0x90	; 144
	ioport_set_pin_mode(GSM_PCM_IN_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    580a:	85 e2       	ldi	r24, 0x25	; 37
    580c:	81 d8       	rcall	.-3838   	; 0x4910 <ioport_set_pin_mode>


	/* Set TXD line as output PIN */
	ioport_set_pin_dir(GSM_DTR1_DRV,				IOPORT_DIR_OUTPUT);
    580e:	60 e9       	ldi	r22, 0x90	; 144
    5810:	84 e2       	ldi	r24, 0x24	; 36
	ioport_set_pin_dir(GSM_TXD1_DRV,				IOPORT_DIR_OUTPUT);
    5812:	7e d8       	rcall	.-3844   	; 0x4910 <ioport_set_pin_mode>
    5814:	60 e9       	ldi	r22, 0x90	; 144
    5816:	89 e1       	ldi	r24, 0x19	; 25
	ioport_set_pin_dir(GSM_RXD1,					IOPORT_DIR_INPUT);
    5818:	7b d8       	rcall	.-3850   	; 0x4910 <ioport_set_pin_mode>
    581a:	60 e9       	ldi	r22, 0x90	; 144
	ioport_set_pin_dir(GSM_RTS1_DRV,				IOPORT_DIR_OUTPUT);
    581c:	8b e1       	ldi	r24, 0x1B	; 27
    581e:	78 d8       	rcall	.-3856   	; 0x4910 <ioport_set_pin_mode>
	ioport_set_pin_dir(GSM_CTS1,					IOPORT_DIR_INPUT);
    5820:	61 e0       	ldi	r22, 0x01	; 1
    5822:	89 e2       	ldi	r24, 0x29	; 41
    5824:	c8 d8       	rcall	.-3696   	; 0x49b6 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_RI1,						IOPORT_DIR_INPUT);
    5826:	61 e0       	ldi	r22, 0x01	; 1
    5828:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_dir(GSM_DCD1,					IOPORT_DIR_INPUT);
    582a:	c5 d8       	rcall	.-3702   	; 0x49b6 <ioport_set_pin_dir>
    582c:	60 e0       	ldi	r22, 0x00	; 0

	ioport_set_pin_dir(GSM_RESET_DRV,				IOPORT_DIR_OUTPUT);
    582e:	8a e2       	ldi	r24, 0x2A	; 42
    5830:	c2 d8       	rcall	.-3708   	; 0x49b6 <ioport_set_pin_dir>
    5832:	61 e0       	ldi	r22, 0x01	; 1
	ioport_set_pin_dir(GSM_PWRKEY_DRV,				IOPORT_DIR_OUTPUT);
    5834:	8f e2       	ldi	r24, 0x2F	; 47
    5836:	bf d8       	rcall	.-3714   	; 0x49b6 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_POWERED,					IOPORT_DIR_INPUT);
    5838:	60 e0       	ldi	r22, 0x00	; 0
    583a:	8e e2       	ldi	r24, 0x2E	; 46
    583c:	bc d8       	rcall	.-3720   	; 0x49b6 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_NETLIGHT,				IOPORT_DIR_INPUT);
    583e:	60 e0       	ldi	r22, 0x00	; 0
    5840:	8c e2       	ldi	r24, 0x2C	; 44
    5842:	b9 d8       	rcall	.-3726   	; 0x49b6 <ioport_set_pin_dir>
    5844:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_RF_SYNC,					IOPORT_DIR_INPUT);
    5846:	88 e2       	ldi	r24, 0x28	; 40
    5848:	b6 d8       	rcall	.-3732   	; 0x49b6 <ioport_set_pin_dir>
    584a:	61 e0       	ldi	r22, 0x01	; 1
    584c:	85 e2       	ldi	r24, 0x25	; 37

	ioport_set_pin_dir(GSM_PCM_CLK_DRV_GPIO,		IOPORT_DIR_OUTPUT);
    584e:	b3 d8       	rcall	.-3738   	; 0x49b6 <ioport_set_pin_dir>
    5850:	61 e0       	ldi	r22, 0x01	; 1
    5852:	84 e2       	ldi	r24, 0x24	; 36
    5854:	b0 d8       	rcall	.-3744   	; 0x49b6 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_PCM_IN_DRV_GPIO,			IOPORT_DIR_OUTPUT);
    5856:	60 e0       	ldi	r22, 0x00	; 0
    5858:	83 e2       	ldi	r24, 0x23	; 35
    585a:	ad d8       	rcall	.-3750   	; 0x49b6 <ioport_set_pin_dir>
    585c:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_PCM_OUT_GPIO,			IOPORT_DIR_INPUT);
    585e:	87 e0       	ldi	r24, 0x07	; 7
    5860:	aa d8       	rcall	.-3756   	; 0x49b6 <ioport_set_pin_dir>
    5862:	60 e0       	ldi	r22, 0x00	; 0
    5864:	86 e0       	ldi	r24, 0x06	; 6
	ioport_set_pin_dir(GSM_PCM_SYNC_GPIO,			IOPORT_DIR_INPUT);
    5866:	a7 d8       	rcall	.-3762   	; 0x49b6 <ioport_set_pin_dir>
    5868:	61 e0       	ldi	r22, 0x01	; 1
    586a:	89 e1       	ldi	r24, 0x19	; 25
    586c:	a4 d8       	rcall	.-3768   	; 0x49b6 <ioport_set_pin_dir>

	ioport_set_pin_dir(GPS_GSM_1PPS_GPIO,			IOPORT_DIR_INPUT);
    586e:	61 e0       	ldi	r22, 0x01	; 1
    5870:	8b e1       	ldi	r24, 0x1B	; 27
    5872:	a1 d8       	rcall	.-3774   	; 0x49b6 <ioport_set_pin_dir>
    5874:	60 e0       	ldi	r22, 0x00	; 0


	/* Prepare to use ASF USART service */
	g_usart1_options.baudrate	= USART_SERIAL1_BAUDRATE;
    5876:	8a e1       	ldi	r24, 0x1A	; 26
    5878:	9e d8       	rcall	.-3780   	; 0x49b6 <ioport_set_pin_dir>
    587a:	60 e0       	ldi	r22, 0x00	; 0
    587c:	88 e1       	ldi	r24, 0x18	; 24
    587e:	9b d8       	rcall	.-3786   	; 0x49b6 <ioport_set_pin_dir>
    5880:	60 e0       	ldi	r22, 0x00	; 0
    5882:	88 e7       	ldi	r24, 0x78	; 120
    5884:	98 d8       	rcall	.-3792   	; 0x49b6 <ioport_set_pin_dir>
    5886:	80 e8       	ldi	r24, 0x80	; 128
    5888:	95 e2       	ldi	r25, 0x25	; 37
    588a:	a0 e0       	ldi	r26, 0x00	; 0
    588c:	b0 e0       	ldi	r27, 0x00	; 0
	g_usart1_options.charlength	= USART_SERIAL1_CHAR_LENGTH;
    588e:	80 93 6a 26 	sts	0x266A, r24	; 0x80266a <g_usart1_options>
    5892:	90 93 6b 26 	sts	0x266B, r25	; 0x80266b <g_usart1_options+0x1>
	g_usart1_options.paritytype	= USART_SERIAL1_PARITY;
    5896:	a0 93 6c 26 	sts	0x266C, r26	; 0x80266c <g_usart1_options+0x2>
	g_usart1_options.stopbits	= USART_SERIAL1_STOP_BIT;
    589a:	b0 93 6d 26 	sts	0x266D, r27	; 0x80266d <g_usart1_options+0x3>
}
    589e:	83 e0       	ldi	r24, 0x03	; 3
    58a0:	80 93 6e 26 	sts	0x266E, r24	; 0x80266e <g_usart1_options+0x4>
    58a4:	10 92 6f 26 	sts	0x266F, r1	; 0x80266f <g_usart1_options+0x5>
    58a8:	10 92 70 26 	sts	0x2670, r1	; 0x802670 <g_usart1_options+0x6>
    58ac:	00 00       	nop
    58ae:	df 91       	pop	r29
    58b0:	cf 91       	pop	r28
    58b2:	08 95       	ret

000058b4 <serial_start>:



/* USB device stack start function to enable stack and start USB */
void serial_start(void)
{
    58b4:	2f 92       	push	r2
    58b6:	3f 92       	push	r3
    58b8:	4f 92       	push	r4
    58ba:	5f 92       	push	r5
    58bc:	6f 92       	push	r6
    58be:	7f 92       	push	r7
    58c0:	8f 92       	push	r8
    58c2:	9f 92       	push	r9
    58c4:	af 92       	push	r10
    58c6:	bf 92       	push	r11
    58c8:	cf 92       	push	r12
    58ca:	df 92       	push	r13
    58cc:	ef 92       	push	r14
    58ce:	ff 92       	push	r15
    58d0:	0f 93       	push	r16
    58d2:	1f 93       	push	r17
    58d4:	cf 93       	push	r28
    58d6:	df 93       	push	r29
    58d8:	cd b7       	in	r28, 0x3d	; 61
    58da:	de b7       	in	r29, 0x3e	; 62
    58dc:	c0 57       	subi	r28, 0x70	; 112
    58de:	d1 09       	sbc	r29, r1
    58e0:	cd bf       	out	0x3d, r28	; 61
    58e2:	de bf       	out	0x3e, r29	; 62
	uint16_t loop_ctr = 0;
    58e4:	19 82       	std	Y+1, r1	; 0x01
    58e6:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t  line = 7;
    58e8:	87 e0       	ldi	r24, 0x07	; 7
    58ea:	8b 83       	std	Y+3, r24	; 0x03

	/* Init and start of the ASF USART service/device */
	usart_serial_init(USART_SERIAL1, &g_usart1_options);
    58ec:	6a e6       	ldi	r22, 0x6A	; 106
    58ee:	76 e2       	ldi	r23, 0x26	; 38
    58f0:	80 ea       	ldi	r24, 0xA0	; 160
    58f2:	9b e0       	ldi	r25, 0x0B	; 11
    58f4:	11 d9       	rcall	.-3550   	; 0x4b18 <usart_serial_init>

	/* ISR interrupt levels */
	((USART_t*)USART_SERIAL1)->CTRLA = USART_RXCINTLVL_LO_gc | USART_TXCINTLVL_OFF_gc | USART_DREINTLVL_OFF_gc;
    58f6:	80 ea       	ldi	r24, 0xA0	; 160
    58f8:	9b e0       	ldi	r25, 0x0B	; 11
    58fa:	20 e1       	ldi	r18, 0x10	; 16
    58fc:	fc 01       	movw	r30, r24
    58fe:	23 83       	std	Z+3, r18	; 0x03

	/* Inform about to start the SIM808 - LCD */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_START);
    5900:	8f e5       	ldi	r24, 0x5F	; 95
    5902:	94 e0       	ldi	r25, 0x04	; 4
    5904:	89 2f       	mov	r24, r25
    5906:	8f 93       	push	r24
    5908:	8f e5       	ldi	r24, 0x5F	; 95
    590a:	94 e0       	ldi	r25, 0x04	; 4
    590c:	8f 93       	push	r24
    590e:	1f 92       	push	r1
    5910:	80 e8       	ldi	r24, 0x80	; 128
    5912:	8f 93       	push	r24
    5914:	80 e3       	ldi	r24, 0x30	; 48
    5916:	9b e2       	ldi	r25, 0x2B	; 43
    5918:	89 2f       	mov	r24, r25
    591a:	8f 93       	push	r24
    591c:	80 e3       	ldi	r24, 0x30	; 48
    591e:	9b e2       	ldi	r25, 0x2B	; 43
    5920:	8f 93       	push	r24
    5922:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5926:	0f 90       	pop	r0
    5928:	0f 90       	pop	r0
    592a:	0f 90       	pop	r0
    592c:	0f 90       	pop	r0
    592e:	0f 90       	pop	r0
    5930:	0f 90       	pop	r0
    5932:	8e 83       	std	Y+6, r24	; 0x06
    5934:	9f 83       	std	Y+7, r25	; 0x07
	task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    5936:	40 e3       	ldi	r20, 0x30	; 48
    5938:	5b e2       	ldi	r21, 0x2B	; 43
    593a:	66 e4       	ldi	r22, 0x46	; 70
    593c:	88 e0       	ldi	r24, 0x08	; 8
    593e:	0e 94 95 8b 	call	0x1172a	; 0x1172a <task_twi2_lcd_str>

	/* Inform about to start the SIM808 - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_START);
    5942:	81 ee       	ldi	r24, 0xE1	; 225
    5944:	94 e0       	ldi	r25, 0x04	; 4
    5946:	89 2f       	mov	r24, r25
    5948:	8f 93       	push	r24
    594a:	81 ee       	ldi	r24, 0xE1	; 225
    594c:	94 e0       	ldi	r25, 0x04	; 4
    594e:	8f 93       	push	r24
    5950:	1f 92       	push	r1
    5952:	80 e8       	ldi	r24, 0x80	; 128
    5954:	8f 93       	push	r24
    5956:	80 e3       	ldi	r24, 0x30	; 48
    5958:	9b e2       	ldi	r25, 0x2B	; 43
    595a:	89 2f       	mov	r24, r25
    595c:	8f 93       	push	r24
    595e:	80 e3       	ldi	r24, 0x30	; 48
    5960:	9b e2       	ldi	r25, 0x2B	; 43
    5962:	8f 93       	push	r24
    5964:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    5968:	0f 90       	pop	r0
    596a:	0f 90       	pop	r0
    596c:	0f 90       	pop	r0
    596e:	0f 90       	pop	r0
    5970:	0f 90       	pop	r0
    5972:	0f 90       	pop	r0
    5974:	8e 83       	std	Y+6, r24	; 0x06
    5976:	9f 83       	std	Y+7, r25	; 0x07
	udi_write_tx_buf(g_prepare_buf, len, false);
    5978:	8e 81       	ldd	r24, Y+6	; 0x06
    597a:	40 e0       	ldi	r20, 0x00	; 0
    597c:	68 2f       	mov	r22, r24
    597e:	80 e3       	ldi	r24, 0x30	; 48
    5980:	9b e2       	ldi	r25, 0x2B	; 43
    5982:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	/* Release the GSM_RESETn */
	ioport_set_pin_level(GSM_RESET_DRV_GPIO, HIGH);
    5986:	61 e0       	ldi	r22, 0x01	; 1
    5988:	85 e2       	ldi	r24, 0x25	; 37
    598a:	6f d8       	rcall	.-3874   	; 0x4a6a <ioport_set_pin_level>
	delay_ms(500);
    598c:	0e 94 71 24 	call	0x48e2	; 0x48e2 <sysclk_get_cpu_hz>
    5990:	dc 01       	movw	r26, r24
    5992:	cb 01       	movw	r24, r22
    5994:	8c 01       	movw	r16, r24
    5996:	9d 01       	movw	r18, r26
    5998:	40 e0       	ldi	r20, 0x00	; 0
    599a:	50 e0       	ldi	r21, 0x00	; 0
    599c:	ba 01       	movw	r22, r20
    599e:	09 87       	std	Y+9, r16	; 0x09
    59a0:	1a 87       	std	Y+10, r17	; 0x0a
    59a2:	2b 87       	std	Y+11, r18	; 0x0b
    59a4:	3c 87       	std	Y+12, r19	; 0x0c
    59a6:	4d 87       	std	Y+13, r20	; 0x0d
    59a8:	5e 87       	std	Y+14, r21	; 0x0e
    59aa:	6f 87       	std	Y+15, r22	; 0x0f
    59ac:	78 8b       	std	Y+16, r23	; 0x10
    59ae:	29 84       	ldd	r2, Y+9	; 0x09
    59b0:	3a 84       	ldd	r3, Y+10	; 0x0a
    59b2:	4b 84       	ldd	r4, Y+11	; 0x0b
    59b4:	5c 84       	ldd	r5, Y+12	; 0x0c
    59b6:	6d 84       	ldd	r6, Y+13	; 0x0d
    59b8:	7e 84       	ldd	r7, Y+14	; 0x0e
    59ba:	8f 84       	ldd	r8, Y+15	; 0x0f
    59bc:	98 88       	ldd	r9, Y+16	; 0x10
    59be:	22 2d       	mov	r18, r2
    59c0:	33 2d       	mov	r19, r3
    59c2:	44 2d       	mov	r20, r4
    59c4:	55 2d       	mov	r21, r5
    59c6:	66 2d       	mov	r22, r6
    59c8:	77 2d       	mov	r23, r7
    59ca:	88 2d       	mov	r24, r8
    59cc:	99 2d       	mov	r25, r9
    59ce:	02 e0       	ldi	r16, 0x02	; 2
    59d0:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    59d4:	a2 2e       	mov	r10, r18
    59d6:	b3 2e       	mov	r11, r19
    59d8:	c4 2e       	mov	r12, r20
    59da:	d5 2e       	mov	r13, r21
    59dc:	e6 2e       	mov	r14, r22
    59de:	f7 2e       	mov	r15, r23
    59e0:	08 2f       	mov	r16, r24
    59e2:	19 2f       	mov	r17, r25
    59e4:	2a 2c       	mov	r2, r10
    59e6:	3b 2c       	mov	r3, r11
    59e8:	4c 2c       	mov	r4, r12
    59ea:	5d 2c       	mov	r5, r13
    59ec:	6e 2c       	mov	r6, r14
    59ee:	7f 2c       	mov	r7, r15
    59f0:	80 2e       	mov	r8, r16
    59f2:	91 2e       	mov	r9, r17
    59f4:	22 2d       	mov	r18, r2
    59f6:	33 2d       	mov	r19, r3
    59f8:	44 2d       	mov	r20, r4
    59fa:	55 2d       	mov	r21, r5
    59fc:	66 2d       	mov	r22, r6
    59fe:	77 2d       	mov	r23, r7
    5a00:	88 2d       	mov	r24, r8
    5a02:	99 2d       	mov	r25, r9
    5a04:	05 e0       	ldi	r16, 0x05	; 5
    5a06:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    5a0a:	a2 2e       	mov	r10, r18
    5a0c:	b3 2e       	mov	r11, r19
    5a0e:	c4 2e       	mov	r12, r20
    5a10:	d5 2e       	mov	r13, r21
    5a12:	e6 2e       	mov	r14, r22
    5a14:	f7 2e       	mov	r15, r23
    5a16:	08 2f       	mov	r16, r24
    5a18:	19 2f       	mov	r17, r25
    5a1a:	2a 2d       	mov	r18, r10
    5a1c:	3b 2d       	mov	r19, r11
    5a1e:	4c 2d       	mov	r20, r12
    5a20:	5d 2d       	mov	r21, r13
    5a22:	6e 2d       	mov	r22, r14
    5a24:	7f 2d       	mov	r23, r15
    5a26:	80 2f       	mov	r24, r16
    5a28:	91 2f       	mov	r25, r17
    5a2a:	a2 2c       	mov	r10, r2
    5a2c:	b3 2c       	mov	r11, r3
    5a2e:	c4 2c       	mov	r12, r4
    5a30:	d5 2c       	mov	r13, r5
    5a32:	e6 2c       	mov	r14, r6
    5a34:	f7 2c       	mov	r15, r7
    5a36:	08 2d       	mov	r16, r8
    5a38:	19 2d       	mov	r17, r9
    5a3a:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
    5a3e:	a2 2e       	mov	r10, r18
    5a40:	b3 2e       	mov	r11, r19
    5a42:	c4 2e       	mov	r12, r20
    5a44:	d5 2e       	mov	r13, r21
    5a46:	e6 2e       	mov	r14, r22
    5a48:	f7 2e       	mov	r15, r23
    5a4a:	08 2f       	mov	r16, r24
    5a4c:	19 2f       	mov	r17, r25
    5a4e:	2a 2d       	mov	r18, r10
    5a50:	3b 2d       	mov	r19, r11
    5a52:	4c 2d       	mov	r20, r12
    5a54:	5d 2d       	mov	r21, r13
    5a56:	6e 2d       	mov	r22, r14
    5a58:	7f 2d       	mov	r23, r15
    5a5a:	80 2f       	mov	r24, r16
    5a5c:	91 2f       	mov	r25, r17
    5a5e:	a9 84       	ldd	r10, Y+9	; 0x09
    5a60:	ba 84       	ldd	r11, Y+10	; 0x0a
    5a62:	cb 84       	ldd	r12, Y+11	; 0x0b
    5a64:	dc 84       	ldd	r13, Y+12	; 0x0c
    5a66:	ed 84       	ldd	r14, Y+13	; 0x0d
    5a68:	fe 84       	ldd	r15, Y+14	; 0x0e
    5a6a:	0f 85       	ldd	r16, Y+15	; 0x0f
    5a6c:	18 89       	ldd	r17, Y+16	; 0x10
    5a6e:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    5a72:	a2 2e       	mov	r10, r18
    5a74:	b3 2e       	mov	r11, r19
    5a76:	c4 2e       	mov	r12, r20
    5a78:	d5 2e       	mov	r13, r21
    5a7a:	e6 2e       	mov	r14, r22
    5a7c:	f7 2e       	mov	r15, r23
    5a7e:	08 2f       	mov	r16, r24
    5a80:	19 2f       	mov	r17, r25
    5a82:	2a 2d       	mov	r18, r10
    5a84:	3b 2d       	mov	r19, r11
    5a86:	4c 2d       	mov	r20, r12
    5a88:	5d 2d       	mov	r21, r13
    5a8a:	6e 2d       	mov	r22, r14
    5a8c:	7f 2d       	mov	r23, r15
    5a8e:	80 2f       	mov	r24, r16
    5a90:	91 2f       	mov	r25, r17
    5a92:	02 e0       	ldi	r16, 0x02	; 2
    5a94:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    5a98:	22 2e       	mov	r2, r18
    5a9a:	33 2e       	mov	r3, r19
    5a9c:	44 2e       	mov	r4, r20
    5a9e:	55 2e       	mov	r5, r21
    5aa0:	66 2e       	mov	r6, r22
    5aa2:	77 2e       	mov	r7, r23
    5aa4:	88 2e       	mov	r8, r24
    5aa6:	99 2e       	mov	r9, r25
    5aa8:	a2 2c       	mov	r10, r2
    5aaa:	b3 2c       	mov	r11, r3
    5aac:	c4 2c       	mov	r12, r4
    5aae:	d5 2c       	mov	r13, r5
    5ab0:	e6 2c       	mov	r14, r6
    5ab2:	f7 2c       	mov	r15, r7
    5ab4:	08 2d       	mov	r16, r8
    5ab6:	19 2d       	mov	r17, r9
    5ab8:	2a 2c       	mov	r2, r10
    5aba:	3b 2c       	mov	r3, r11
    5abc:	4c 2c       	mov	r4, r12
    5abe:	5d 2c       	mov	r5, r13
    5ac0:	6e 2c       	mov	r6, r14
    5ac2:	7f 2c       	mov	r7, r15
    5ac4:	80 2e       	mov	r8, r16
    5ac6:	91 2e       	mov	r9, r17
    5ac8:	0f 2e       	mov	r0, r31
    5aca:	f6 e0       	ldi	r31, 0x06	; 6
    5acc:	af 2e       	mov	r10, r31
    5ace:	f0 2d       	mov	r31, r0
    5ad0:	b1 2c       	mov	r11, r1
    5ad2:	c1 2c       	mov	r12, r1
    5ad4:	d1 2c       	mov	r13, r1
    5ad6:	e1 2c       	mov	r14, r1
    5ad8:	f1 2c       	mov	r15, r1
    5ada:	00 e0       	ldi	r16, 0x00	; 0
    5adc:	10 e0       	ldi	r17, 0x00	; 0
    5ade:	22 2d       	mov	r18, r2
    5ae0:	33 2d       	mov	r19, r3
    5ae2:	44 2d       	mov	r20, r4
    5ae4:	55 2d       	mov	r21, r5
    5ae6:	66 2d       	mov	r22, r6
    5ae8:	77 2d       	mov	r23, r7
    5aea:	88 2d       	mov	r24, r8
    5aec:	99 2d       	mov	r25, r9
    5aee:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    5af2:	22 2e       	mov	r2, r18
    5af4:	33 2e       	mov	r3, r19
    5af6:	44 2e       	mov	r4, r20
    5af8:	55 2e       	mov	r5, r21
    5afa:	66 2e       	mov	r6, r22
    5afc:	77 2e       	mov	r7, r23
    5afe:	88 2e       	mov	r8, r24
    5b00:	99 2e       	mov	r9, r25
    5b02:	a2 2c       	mov	r10, r2
    5b04:	b3 2c       	mov	r11, r3
    5b06:	c4 2c       	mov	r12, r4
    5b08:	d5 2c       	mov	r13, r5
    5b0a:	e6 2c       	mov	r14, r6
    5b0c:	f7 2c       	mov	r15, r7
    5b0e:	08 2d       	mov	r16, r8
    5b10:	19 2d       	mov	r17, r9
    5b12:	2a 2d       	mov	r18, r10
    5b14:	3b 2d       	mov	r19, r11
    5b16:	4c 2d       	mov	r20, r12
    5b18:	5d 2d       	mov	r21, r13
    5b1a:	6e 2d       	mov	r22, r14
    5b1c:	7f 2d       	mov	r23, r15
    5b1e:	80 2f       	mov	r24, r16
    5b20:	91 2f       	mov	r25, r17
    5b22:	29 51       	subi	r18, 0x19	; 25
    5b24:	3c 4f       	sbci	r19, 0xFC	; 252
    5b26:	4f 4f       	sbci	r20, 0xFF	; 255
    5b28:	5f 4f       	sbci	r21, 0xFF	; 255
    5b2a:	6f 4f       	sbci	r22, 0xFF	; 255
    5b2c:	7f 4f       	sbci	r23, 0xFF	; 255
    5b2e:	8f 4f       	sbci	r24, 0xFF	; 255
    5b30:	9f 4f       	sbci	r25, 0xFF	; 255
    5b32:	a2 2e       	mov	r10, r18
    5b34:	b3 2e       	mov	r11, r19
    5b36:	c4 2e       	mov	r12, r20
    5b38:	d5 2e       	mov	r13, r21
    5b3a:	e6 2e       	mov	r14, r22
    5b3c:	f7 2e       	mov	r15, r23
    5b3e:	08 2f       	mov	r16, r24
    5b40:	19 2f       	mov	r17, r25
    5b42:	2a 2d       	mov	r18, r10
    5b44:	3b 2d       	mov	r19, r11
    5b46:	4c 2d       	mov	r20, r12
    5b48:	5d 2d       	mov	r21, r13
    5b4a:	6e 2d       	mov	r22, r14
    5b4c:	7f 2d       	mov	r23, r15
    5b4e:	80 2f       	mov	r24, r16
    5b50:	91 2f       	mov	r25, r17
    5b52:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    5b56:	dc 01       	movw	r26, r24
    5b58:	cb 01       	movw	r24, r22
    5b5a:	20 e0       	ldi	r18, 0x00	; 0
    5b5c:	30 e0       	ldi	r19, 0x00	; 0
    5b5e:	4a e7       	ldi	r20, 0x7A	; 122
    5b60:	54 e4       	ldi	r21, 0x44	; 68
    5b62:	bc 01       	movw	r22, r24
    5b64:	cd 01       	movw	r24, r26
    5b66:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    5b6a:	dc 01       	movw	r26, r24
    5b6c:	cb 01       	movw	r24, r22
    5b6e:	bc 01       	movw	r22, r24
    5b70:	cd 01       	movw	r24, r26
    5b72:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    5b76:	a2 2e       	mov	r10, r18
    5b78:	b3 2e       	mov	r11, r19
    5b7a:	c4 2e       	mov	r12, r20
    5b7c:	d5 2e       	mov	r13, r21
    5b7e:	e6 2e       	mov	r14, r22
    5b80:	f7 2e       	mov	r15, r23
    5b82:	08 2f       	mov	r16, r24
    5b84:	19 2f       	mov	r17, r25
    5b86:	d6 01       	movw	r26, r12
    5b88:	c5 01       	movw	r24, r10
    5b8a:	bc 01       	movw	r22, r24
    5b8c:	cd 01       	movw	r24, r26
    5b8e:	0e 94 7d 24 	call	0x48fa	; 0x48fa <__portable_avr_delay_cycles>

	/* Data Terminal Ready is true */
	ioport_set_pin_level(GSM_DTR1_DRV, LOW);	// Activate SIM808 (non SLEEP mode)
    5b92:	60 e0       	ldi	r22, 0x00	; 0
    5b94:	89 e2       	ldi	r24, 0x29	; 41
    5b96:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>
	delay_ms(100);
    5b9a:	0e 94 71 24 	call	0x48e2	; 0x48e2 <sysclk_get_cpu_hz>
    5b9e:	dc 01       	movw	r26, r24
    5ba0:	cb 01       	movw	r24, r22
    5ba2:	9c 01       	movw	r18, r24
    5ba4:	ad 01       	movw	r20, r26
    5ba6:	60 e0       	ldi	r22, 0x00	; 0
    5ba8:	70 e0       	ldi	r23, 0x00	; 0
    5baa:	cb 01       	movw	r24, r22
    5bac:	82 2e       	mov	r8, r18
    5bae:	93 2e       	mov	r9, r19
    5bb0:	a4 2e       	mov	r10, r20
    5bb2:	b5 2e       	mov	r11, r21
    5bb4:	c6 2e       	mov	r12, r22
    5bb6:	d7 2e       	mov	r13, r23
    5bb8:	e8 2e       	mov	r14, r24
    5bba:	f9 2e       	mov	r15, r25
    5bbc:	28 2d       	mov	r18, r8
    5bbe:	39 2d       	mov	r19, r9
    5bc0:	4a 2d       	mov	r20, r10
    5bc2:	5b 2d       	mov	r21, r11
    5bc4:	6c 2d       	mov	r22, r12
    5bc6:	7d 2d       	mov	r23, r13
    5bc8:	8e 2d       	mov	r24, r14
    5bca:	9f 2d       	mov	r25, r15
    5bcc:	02 e0       	ldi	r16, 0x02	; 2
    5bce:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    5bd2:	29 8f       	std	Y+25, r18	; 0x19
    5bd4:	3a 8f       	std	Y+26, r19	; 0x1a
    5bd6:	4b 8f       	std	Y+27, r20	; 0x1b
    5bd8:	5c 8f       	std	Y+28, r21	; 0x1c
    5bda:	6d 8f       	std	Y+29, r22	; 0x1d
    5bdc:	7e 8f       	std	Y+30, r23	; 0x1e
    5bde:	8f 8f       	std	Y+31, r24	; 0x1f
    5be0:	98 a3       	std	Y+32, r25	; 0x20
    5be2:	89 8c       	ldd	r8, Y+25	; 0x19
    5be4:	9a 8c       	ldd	r9, Y+26	; 0x1a
    5be6:	ab 8c       	ldd	r10, Y+27	; 0x1b
    5be8:	bc 8c       	ldd	r11, Y+28	; 0x1c
    5bea:	cd 8c       	ldd	r12, Y+29	; 0x1d
    5bec:	de 8c       	ldd	r13, Y+30	; 0x1e
    5bee:	ef 8c       	ldd	r14, Y+31	; 0x1f
    5bf0:	f8 a0       	ldd	r15, Y+32	; 0x20
    5bf2:	28 2d       	mov	r18, r8
    5bf4:	39 2d       	mov	r19, r9
    5bf6:	4a 2d       	mov	r20, r10
    5bf8:	5b 2d       	mov	r21, r11
    5bfa:	6c 2d       	mov	r22, r12
    5bfc:	7d 2d       	mov	r23, r13
    5bfe:	8e 2d       	mov	r24, r14
    5c00:	9f 2d       	mov	r25, r15
    5c02:	02 e0       	ldi	r16, 0x02	; 2
    5c04:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    5c08:	29 a3       	std	Y+33, r18	; 0x21
    5c0a:	3a a3       	std	Y+34, r19	; 0x22
    5c0c:	4b a3       	std	Y+35, r20	; 0x23
    5c0e:	5c a3       	std	Y+36, r21	; 0x24
    5c10:	6d a3       	std	Y+37, r22	; 0x25
    5c12:	7e a3       	std	Y+38, r23	; 0x26
    5c14:	8f a3       	std	Y+39, r24	; 0x27
    5c16:	98 a7       	std	Y+40, r25	; 0x28
    5c18:	28 2d       	mov	r18, r8
    5c1a:	39 2d       	mov	r19, r9
    5c1c:	4a 2d       	mov	r20, r10
    5c1e:	5b 2d       	mov	r21, r11
    5c20:	6c 2d       	mov	r22, r12
    5c22:	7d 2d       	mov	r23, r13
    5c24:	8e 2d       	mov	r24, r14
    5c26:	9f 2d       	mov	r25, r15
    5c28:	a9 a0       	ldd	r10, Y+33	; 0x21
    5c2a:	ba a0       	ldd	r11, Y+34	; 0x22
    5c2c:	cb a0       	ldd	r12, Y+35	; 0x23
    5c2e:	dc a0       	ldd	r13, Y+36	; 0x24
    5c30:	ed a0       	ldd	r14, Y+37	; 0x25
    5c32:	fe a0       	ldd	r15, Y+38	; 0x26
    5c34:	0f a1       	ldd	r16, Y+39	; 0x27
    5c36:	18 a5       	ldd	r17, Y+40	; 0x28
    5c38:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    5c3c:	82 2e       	mov	r8, r18
    5c3e:	93 2e       	mov	r9, r19
    5c40:	a4 2e       	mov	r10, r20
    5c42:	b5 2e       	mov	r11, r21
    5c44:	c6 2e       	mov	r12, r22
    5c46:	d7 2e       	mov	r13, r23
    5c48:	e8 2e       	mov	r14, r24
    5c4a:	f9 2e       	mov	r15, r25
    5c4c:	28 2d       	mov	r18, r8
    5c4e:	39 2d       	mov	r19, r9
    5c50:	4a 2d       	mov	r20, r10
    5c52:	5b 2d       	mov	r21, r11
    5c54:	6c 2d       	mov	r22, r12
    5c56:	7d 2d       	mov	r23, r13
    5c58:	8e 2d       	mov	r24, r14
    5c5a:	9f 2d       	mov	r25, r15
    5c5c:	02 e0       	ldi	r16, 0x02	; 2
    5c5e:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    5c62:	29 a7       	std	Y+41, r18	; 0x29
    5c64:	3a a7       	std	Y+42, r19	; 0x2a
    5c66:	4b a7       	std	Y+43, r20	; 0x2b
    5c68:	5c a7       	std	Y+44, r21	; 0x2c
    5c6a:	6d a7       	std	Y+45, r22	; 0x2d
    5c6c:	7e a7       	std	Y+46, r23	; 0x2e
    5c6e:	8f a7       	std	Y+47, r24	; 0x2f
    5c70:	98 ab       	std	Y+48, r25	; 0x30
    5c72:	28 2d       	mov	r18, r8
    5c74:	39 2d       	mov	r19, r9
    5c76:	4a 2d       	mov	r20, r10
    5c78:	5b 2d       	mov	r21, r11
    5c7a:	6c 2d       	mov	r22, r12
    5c7c:	7d 2d       	mov	r23, r13
    5c7e:	8e 2d       	mov	r24, r14
    5c80:	9f 2d       	mov	r25, r15
    5c82:	a9 a4       	ldd	r10, Y+41	; 0x29
    5c84:	ba a4       	ldd	r11, Y+42	; 0x2a
    5c86:	cb a4       	ldd	r12, Y+43	; 0x2b
    5c88:	dc a4       	ldd	r13, Y+44	; 0x2c
    5c8a:	ed a4       	ldd	r14, Y+45	; 0x2d
    5c8c:	fe a4       	ldd	r15, Y+46	; 0x2e
    5c8e:	0f a5       	ldd	r16, Y+47	; 0x2f
    5c90:	18 a9       	ldd	r17, Y+48	; 0x30
    5c92:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    5c96:	22 2e       	mov	r2, r18
    5c98:	33 2e       	mov	r3, r19
    5c9a:	44 2e       	mov	r4, r20
    5c9c:	55 2e       	mov	r5, r21
    5c9e:	66 2e       	mov	r6, r22
    5ca0:	77 2e       	mov	r7, r23
    5ca2:	88 2e       	mov	r8, r24
    5ca4:	99 2e       	mov	r9, r25
    5ca6:	0f 2e       	mov	r0, r31
    5ca8:	f6 e0       	ldi	r31, 0x06	; 6
    5caa:	af 2e       	mov	r10, r31
    5cac:	f0 2d       	mov	r31, r0
    5cae:	b1 2c       	mov	r11, r1
    5cb0:	c1 2c       	mov	r12, r1
    5cb2:	d1 2c       	mov	r13, r1
    5cb4:	e1 2c       	mov	r14, r1
    5cb6:	f1 2c       	mov	r15, r1
    5cb8:	00 e0       	ldi	r16, 0x00	; 0
    5cba:	10 e0       	ldi	r17, 0x00	; 0
    5cbc:	22 2d       	mov	r18, r2
    5cbe:	33 2d       	mov	r19, r3
    5cc0:	44 2d       	mov	r20, r4
    5cc2:	55 2d       	mov	r21, r5
    5cc4:	66 2d       	mov	r22, r6
    5cc6:	77 2d       	mov	r23, r7
    5cc8:	88 2d       	mov	r24, r8
    5cca:	99 2d       	mov	r25, r9
    5ccc:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    5cd0:	22 2e       	mov	r2, r18
    5cd2:	33 2e       	mov	r3, r19
    5cd4:	44 2e       	mov	r4, r20
    5cd6:	55 2e       	mov	r5, r21
    5cd8:	66 2e       	mov	r6, r22
    5cda:	77 2e       	mov	r7, r23
    5cdc:	88 2e       	mov	r8, r24
    5cde:	99 2e       	mov	r9, r25
    5ce0:	a2 2c       	mov	r10, r2
    5ce2:	b3 2c       	mov	r11, r3
    5ce4:	c4 2c       	mov	r12, r4
    5ce6:	d5 2c       	mov	r13, r5
    5ce8:	e6 2c       	mov	r14, r6
    5cea:	f7 2c       	mov	r15, r7
    5cec:	08 2d       	mov	r16, r8
    5cee:	19 2d       	mov	r17, r9
    5cf0:	2a 2d       	mov	r18, r10
    5cf2:	3b 2d       	mov	r19, r11
    5cf4:	4c 2d       	mov	r20, r12
    5cf6:	5d 2d       	mov	r21, r13
    5cf8:	6e 2d       	mov	r22, r14
    5cfa:	7f 2d       	mov	r23, r15
    5cfc:	80 2f       	mov	r24, r16
    5cfe:	91 2f       	mov	r25, r17
    5d00:	29 51       	subi	r18, 0x19	; 25
    5d02:	3c 4f       	sbci	r19, 0xFC	; 252
    5d04:	4f 4f       	sbci	r20, 0xFF	; 255
    5d06:	5f 4f       	sbci	r21, 0xFF	; 255
    5d08:	6f 4f       	sbci	r22, 0xFF	; 255
    5d0a:	7f 4f       	sbci	r23, 0xFF	; 255
    5d0c:	8f 4f       	sbci	r24, 0xFF	; 255
    5d0e:	9f 4f       	sbci	r25, 0xFF	; 255
    5d10:	a2 2e       	mov	r10, r18
    5d12:	b3 2e       	mov	r11, r19
    5d14:	c4 2e       	mov	r12, r20
    5d16:	d5 2e       	mov	r13, r21
    5d18:	e6 2e       	mov	r14, r22
    5d1a:	f7 2e       	mov	r15, r23
    5d1c:	08 2f       	mov	r16, r24
    5d1e:	19 2f       	mov	r17, r25
    5d20:	2a 2d       	mov	r18, r10
    5d22:	3b 2d       	mov	r19, r11
    5d24:	4c 2d       	mov	r20, r12
    5d26:	5d 2d       	mov	r21, r13
    5d28:	6e 2d       	mov	r22, r14
    5d2a:	7f 2d       	mov	r23, r15
    5d2c:	80 2f       	mov	r24, r16
    5d2e:	91 2f       	mov	r25, r17
    5d30:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    5d34:	dc 01       	movw	r26, r24
    5d36:	cb 01       	movw	r24, r22
    5d38:	20 e0       	ldi	r18, 0x00	; 0
    5d3a:	30 e0       	ldi	r19, 0x00	; 0
    5d3c:	4a e7       	ldi	r20, 0x7A	; 122
    5d3e:	54 e4       	ldi	r21, 0x44	; 68
    5d40:	bc 01       	movw	r22, r24
    5d42:	cd 01       	movw	r24, r26
    5d44:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    5d48:	dc 01       	movw	r26, r24
    5d4a:	cb 01       	movw	r24, r22
    5d4c:	bc 01       	movw	r22, r24
    5d4e:	cd 01       	movw	r24, r26
    5d50:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    5d54:	a2 2e       	mov	r10, r18
    5d56:	b3 2e       	mov	r11, r19
    5d58:	c4 2e       	mov	r12, r20
    5d5a:	d5 2e       	mov	r13, r21
    5d5c:	e6 2e       	mov	r14, r22
    5d5e:	f7 2e       	mov	r15, r23
    5d60:	08 2f       	mov	r16, r24
    5d62:	19 2f       	mov	r17, r25
    5d64:	d6 01       	movw	r26, r12
    5d66:	c5 01       	movw	r24, r10
    5d68:	bc 01       	movw	r22, r24
    5d6a:	cd 01       	movw	r24, r26
    5d6c:	0e 94 7d 24 	call	0x48fa	; 0x48fa <__portable_avr_delay_cycles>
	ioport_set_pin_level(GSM_RTS1_DRV, LOW);	// Serial line ready
    5d70:	60 e0       	ldi	r22, 0x00	; 0
    5d72:	8f e2       	ldi	r24, 0x2F	; 47
    5d74:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>
	delay_ms(1);
    5d78:	0e 94 71 24 	call	0x48e2	; 0x48e2 <sysclk_get_cpu_hz>
    5d7c:	dc 01       	movw	r26, r24
    5d7e:	cb 01       	movw	r24, r22
    5d80:	1c 01       	movw	r2, r24
    5d82:	2d 01       	movw	r4, r26
    5d84:	61 2c       	mov	r6, r1
    5d86:	71 2c       	mov	r7, r1
    5d88:	43 01       	movw	r8, r6
    5d8a:	0f 2e       	mov	r0, r31
    5d8c:	f6 e0       	ldi	r31, 0x06	; 6
    5d8e:	af 2e       	mov	r10, r31
    5d90:	f0 2d       	mov	r31, r0
    5d92:	b1 2c       	mov	r11, r1
    5d94:	c1 2c       	mov	r12, r1
    5d96:	d1 2c       	mov	r13, r1
    5d98:	e1 2c       	mov	r14, r1
    5d9a:	f1 2c       	mov	r15, r1
    5d9c:	00 e0       	ldi	r16, 0x00	; 0
    5d9e:	10 e0       	ldi	r17, 0x00	; 0
    5da0:	22 2d       	mov	r18, r2
    5da2:	33 2d       	mov	r19, r3
    5da4:	44 2d       	mov	r20, r4
    5da6:	55 2d       	mov	r21, r5
    5da8:	66 2d       	mov	r22, r6
    5daa:	77 2d       	mov	r23, r7
    5dac:	88 2d       	mov	r24, r8
    5dae:	99 2d       	mov	r25, r9
    5db0:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    5db4:	22 2e       	mov	r2, r18
    5db6:	33 2e       	mov	r3, r19
    5db8:	44 2e       	mov	r4, r20
    5dba:	55 2e       	mov	r5, r21
    5dbc:	66 2e       	mov	r6, r22
    5dbe:	77 2e       	mov	r7, r23
    5dc0:	88 2e       	mov	r8, r24
    5dc2:	99 2e       	mov	r9, r25
    5dc4:	a2 2c       	mov	r10, r2
    5dc6:	b3 2c       	mov	r11, r3
    5dc8:	c4 2c       	mov	r12, r4
    5dca:	d5 2c       	mov	r13, r5
    5dcc:	e6 2c       	mov	r14, r6
    5dce:	f7 2c       	mov	r15, r7
    5dd0:	08 2d       	mov	r16, r8
    5dd2:	19 2d       	mov	r17, r9
    5dd4:	2a 2d       	mov	r18, r10
    5dd6:	3b 2d       	mov	r19, r11
    5dd8:	4c 2d       	mov	r20, r12
    5dda:	5d 2d       	mov	r21, r13
    5ddc:	6e 2d       	mov	r22, r14
    5dde:	7f 2d       	mov	r23, r15
    5de0:	80 2f       	mov	r24, r16
    5de2:	91 2f       	mov	r25, r17
    5de4:	29 51       	subi	r18, 0x19	; 25
    5de6:	3c 4f       	sbci	r19, 0xFC	; 252
    5de8:	4f 4f       	sbci	r20, 0xFF	; 255
    5dea:	5f 4f       	sbci	r21, 0xFF	; 255
    5dec:	6f 4f       	sbci	r22, 0xFF	; 255
    5dee:	7f 4f       	sbci	r23, 0xFF	; 255
    5df0:	8f 4f       	sbci	r24, 0xFF	; 255
    5df2:	9f 4f       	sbci	r25, 0xFF	; 255
    5df4:	a2 2e       	mov	r10, r18
    5df6:	b3 2e       	mov	r11, r19
    5df8:	c4 2e       	mov	r12, r20
    5dfa:	d5 2e       	mov	r13, r21
    5dfc:	e6 2e       	mov	r14, r22
    5dfe:	f7 2e       	mov	r15, r23
    5e00:	08 2f       	mov	r16, r24
    5e02:	19 2f       	mov	r17, r25
    5e04:	2a 2d       	mov	r18, r10
    5e06:	3b 2d       	mov	r19, r11
    5e08:	4c 2d       	mov	r20, r12
    5e0a:	5d 2d       	mov	r21, r13
    5e0c:	6e 2d       	mov	r22, r14
    5e0e:	7f 2d       	mov	r23, r15
    5e10:	80 2f       	mov	r24, r16
    5e12:	91 2f       	mov	r25, r17
    5e14:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    5e18:	dc 01       	movw	r26, r24
    5e1a:	cb 01       	movw	r24, r22
    5e1c:	20 e0       	ldi	r18, 0x00	; 0
    5e1e:	30 e0       	ldi	r19, 0x00	; 0
    5e20:	4a e7       	ldi	r20, 0x7A	; 122
    5e22:	54 e4       	ldi	r21, 0x44	; 68
    5e24:	bc 01       	movw	r22, r24
    5e26:	cd 01       	movw	r24, r26
    5e28:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    5e2c:	dc 01       	movw	r26, r24
    5e2e:	cb 01       	movw	r24, r22
    5e30:	bc 01       	movw	r22, r24
    5e32:	cd 01       	movw	r24, r26
    5e34:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    5e38:	a2 2e       	mov	r10, r18
    5e3a:	b3 2e       	mov	r11, r19
    5e3c:	c4 2e       	mov	r12, r20
    5e3e:	d5 2e       	mov	r13, r21
    5e40:	e6 2e       	mov	r14, r22
    5e42:	f7 2e       	mov	r15, r23
    5e44:	08 2f       	mov	r16, r24
    5e46:	19 2f       	mov	r17, r25
    5e48:	d6 01       	movw	r26, r12
    5e4a:	c5 01       	movw	r24, r10
    5e4c:	bc 01       	movw	r22, r24
    5e4e:	cd 01       	movw	r24, r26
    5e50:	0e 94 7d 24 	call	0x48fa	; 0x48fa <__portable_avr_delay_cycles>

	/* Synchronize with SIM808 */
	while (true) {
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*)"AT\r", 3);
    5e54:	43 e0       	ldi	r20, 0x03	; 3
    5e56:	50 e0       	ldi	r21, 0x00	; 0
    5e58:	62 e8       	ldi	r22, 0x82	; 130
    5e5a:	72 e2       	ldi	r23, 0x22	; 34
    5e5c:	80 ea       	ldi	r24, 0xA0	; 160
    5e5e:	9b e0       	ldi	r25, 0x0B	; 11
    5e60:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
		delay_ms(100);
    5e64:	0e 94 71 24 	call	0x48e2	; 0x48e2 <sysclk_get_cpu_hz>
    5e68:	dc 01       	movw	r26, r24
    5e6a:	cb 01       	movw	r24, r22
    5e6c:	9c 01       	movw	r18, r24
    5e6e:	ad 01       	movw	r20, r26
    5e70:	60 e0       	ldi	r22, 0x00	; 0
    5e72:	70 e0       	ldi	r23, 0x00	; 0
    5e74:	cb 01       	movw	r24, r22
    5e76:	82 2e       	mov	r8, r18
    5e78:	93 2e       	mov	r9, r19
    5e7a:	a4 2e       	mov	r10, r20
    5e7c:	b5 2e       	mov	r11, r21
    5e7e:	c6 2e       	mov	r12, r22
    5e80:	d7 2e       	mov	r13, r23
    5e82:	e8 2e       	mov	r14, r24
    5e84:	f9 2e       	mov	r15, r25
    5e86:	28 2d       	mov	r18, r8
    5e88:	39 2d       	mov	r19, r9
    5e8a:	4a 2d       	mov	r20, r10
    5e8c:	5b 2d       	mov	r21, r11
    5e8e:	6c 2d       	mov	r22, r12
    5e90:	7d 2d       	mov	r23, r13
    5e92:	8e 2d       	mov	r24, r14
    5e94:	9f 2d       	mov	r25, r15
    5e96:	02 e0       	ldi	r16, 0x02	; 2
    5e98:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    5e9c:	29 ab       	std	Y+49, r18	; 0x31
    5e9e:	3a ab       	std	Y+50, r19	; 0x32
    5ea0:	4b ab       	std	Y+51, r20	; 0x33
    5ea2:	5c ab       	std	Y+52, r21	; 0x34
    5ea4:	6d ab       	std	Y+53, r22	; 0x35
    5ea6:	7e ab       	std	Y+54, r23	; 0x36
    5ea8:	8f ab       	std	Y+55, r24	; 0x37
    5eaa:	98 af       	std	Y+56, r25	; 0x38
    5eac:	89 a8       	ldd	r8, Y+49	; 0x31
    5eae:	9a a8       	ldd	r9, Y+50	; 0x32
    5eb0:	ab a8       	ldd	r10, Y+51	; 0x33
    5eb2:	bc a8       	ldd	r11, Y+52	; 0x34
    5eb4:	cd a8       	ldd	r12, Y+53	; 0x35
    5eb6:	de a8       	ldd	r13, Y+54	; 0x36
    5eb8:	ef a8       	ldd	r14, Y+55	; 0x37
    5eba:	f8 ac       	ldd	r15, Y+56	; 0x38
    5ebc:	28 2d       	mov	r18, r8
    5ebe:	39 2d       	mov	r19, r9
    5ec0:	4a 2d       	mov	r20, r10
    5ec2:	5b 2d       	mov	r21, r11
    5ec4:	6c 2d       	mov	r22, r12
    5ec6:	7d 2d       	mov	r23, r13
    5ec8:	8e 2d       	mov	r24, r14
    5eca:	9f 2d       	mov	r25, r15
    5ecc:	02 e0       	ldi	r16, 0x02	; 2
    5ece:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    5ed2:	29 af       	std	Y+57, r18	; 0x39
    5ed4:	3a af       	std	Y+58, r19	; 0x3a
    5ed6:	4b af       	std	Y+59, r20	; 0x3b
    5ed8:	5c af       	std	Y+60, r21	; 0x3c
    5eda:	6d af       	std	Y+61, r22	; 0x3d
    5edc:	7e af       	std	Y+62, r23	; 0x3e
    5ede:	8f af       	std	Y+63, r24	; 0x3f
    5ee0:	21 96       	adiw	r28, 0x01	; 1
    5ee2:	9f af       	std	Y+63, r25	; 0x3f
    5ee4:	21 97       	sbiw	r28, 0x01	; 1
    5ee6:	28 2d       	mov	r18, r8
    5ee8:	39 2d       	mov	r19, r9
    5eea:	4a 2d       	mov	r20, r10
    5eec:	5b 2d       	mov	r21, r11
    5eee:	6c 2d       	mov	r22, r12
    5ef0:	7d 2d       	mov	r23, r13
    5ef2:	8e 2d       	mov	r24, r14
    5ef4:	9f 2d       	mov	r25, r15
    5ef6:	a9 ac       	ldd	r10, Y+57	; 0x39
    5ef8:	ba ac       	ldd	r11, Y+58	; 0x3a
    5efa:	cb ac       	ldd	r12, Y+59	; 0x3b
    5efc:	dc ac       	ldd	r13, Y+60	; 0x3c
    5efe:	ed ac       	ldd	r14, Y+61	; 0x3d
    5f00:	fe ac       	ldd	r15, Y+62	; 0x3e
    5f02:	0f ad       	ldd	r16, Y+63	; 0x3f
    5f04:	21 96       	adiw	r28, 0x01	; 1
    5f06:	1f ad       	ldd	r17, Y+63	; 0x3f
    5f08:	21 97       	sbiw	r28, 0x01	; 1
    5f0a:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    5f0e:	82 2e       	mov	r8, r18
    5f10:	93 2e       	mov	r9, r19
    5f12:	a4 2e       	mov	r10, r20
    5f14:	b5 2e       	mov	r11, r21
    5f16:	c6 2e       	mov	r12, r22
    5f18:	d7 2e       	mov	r13, r23
    5f1a:	e8 2e       	mov	r14, r24
    5f1c:	f9 2e       	mov	r15, r25
    5f1e:	28 2d       	mov	r18, r8
    5f20:	39 2d       	mov	r19, r9
    5f22:	4a 2d       	mov	r20, r10
    5f24:	5b 2d       	mov	r21, r11
    5f26:	6c 2d       	mov	r22, r12
    5f28:	7d 2d       	mov	r23, r13
    5f2a:	8e 2d       	mov	r24, r14
    5f2c:	9f 2d       	mov	r25, r15
    5f2e:	02 e0       	ldi	r16, 0x02	; 2
    5f30:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    5f34:	22 96       	adiw	r28, 0x02	; 2
    5f36:	2f af       	std	Y+63, r18	; 0x3f
    5f38:	22 97       	sbiw	r28, 0x02	; 2
    5f3a:	23 96       	adiw	r28, 0x03	; 3
    5f3c:	3f af       	std	Y+63, r19	; 0x3f
    5f3e:	23 97       	sbiw	r28, 0x03	; 3
    5f40:	24 96       	adiw	r28, 0x04	; 4
    5f42:	4f af       	std	Y+63, r20	; 0x3f
    5f44:	24 97       	sbiw	r28, 0x04	; 4
    5f46:	25 96       	adiw	r28, 0x05	; 5
    5f48:	5f af       	std	Y+63, r21	; 0x3f
    5f4a:	25 97       	sbiw	r28, 0x05	; 5
    5f4c:	26 96       	adiw	r28, 0x06	; 6
    5f4e:	6f af       	std	Y+63, r22	; 0x3f
    5f50:	26 97       	sbiw	r28, 0x06	; 6
    5f52:	27 96       	adiw	r28, 0x07	; 7
    5f54:	7f af       	std	Y+63, r23	; 0x3f
    5f56:	27 97       	sbiw	r28, 0x07	; 7
    5f58:	28 96       	adiw	r28, 0x08	; 8
    5f5a:	8f af       	std	Y+63, r24	; 0x3f
    5f5c:	28 97       	sbiw	r28, 0x08	; 8
    5f5e:	29 96       	adiw	r28, 0x09	; 9
    5f60:	9f af       	std	Y+63, r25	; 0x3f
    5f62:	29 97       	sbiw	r28, 0x09	; 9
    5f64:	28 2d       	mov	r18, r8
    5f66:	39 2d       	mov	r19, r9
    5f68:	4a 2d       	mov	r20, r10
    5f6a:	5b 2d       	mov	r21, r11
    5f6c:	6c 2d       	mov	r22, r12
    5f6e:	7d 2d       	mov	r23, r13
    5f70:	8e 2d       	mov	r24, r14
    5f72:	9f 2d       	mov	r25, r15
    5f74:	22 96       	adiw	r28, 0x02	; 2
    5f76:	af ac       	ldd	r10, Y+63	; 0x3f
    5f78:	22 97       	sbiw	r28, 0x02	; 2
    5f7a:	23 96       	adiw	r28, 0x03	; 3
    5f7c:	bf ac       	ldd	r11, Y+63	; 0x3f
    5f7e:	23 97       	sbiw	r28, 0x03	; 3
    5f80:	24 96       	adiw	r28, 0x04	; 4
    5f82:	cf ac       	ldd	r12, Y+63	; 0x3f
    5f84:	24 97       	sbiw	r28, 0x04	; 4
    5f86:	25 96       	adiw	r28, 0x05	; 5
    5f88:	df ac       	ldd	r13, Y+63	; 0x3f
    5f8a:	25 97       	sbiw	r28, 0x05	; 5
    5f8c:	26 96       	adiw	r28, 0x06	; 6
    5f8e:	ef ac       	ldd	r14, Y+63	; 0x3f
    5f90:	26 97       	sbiw	r28, 0x06	; 6
    5f92:	27 96       	adiw	r28, 0x07	; 7
    5f94:	ff ac       	ldd	r15, Y+63	; 0x3f
    5f96:	27 97       	sbiw	r28, 0x07	; 7
    5f98:	28 96       	adiw	r28, 0x08	; 8
    5f9a:	0f ad       	ldd	r16, Y+63	; 0x3f
    5f9c:	28 97       	sbiw	r28, 0x08	; 8
    5f9e:	29 96       	adiw	r28, 0x09	; 9
    5fa0:	1f ad       	ldd	r17, Y+63	; 0x3f
    5fa2:	29 97       	sbiw	r28, 0x09	; 9
    5fa4:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    5fa8:	22 2e       	mov	r2, r18
    5faa:	33 2e       	mov	r3, r19
    5fac:	44 2e       	mov	r4, r20
    5fae:	55 2e       	mov	r5, r21
    5fb0:	66 2e       	mov	r6, r22
    5fb2:	77 2e       	mov	r7, r23
    5fb4:	88 2e       	mov	r8, r24
    5fb6:	99 2e       	mov	r9, r25
    5fb8:	0f 2e       	mov	r0, r31
    5fba:	f6 e0       	ldi	r31, 0x06	; 6
    5fbc:	af 2e       	mov	r10, r31
    5fbe:	f0 2d       	mov	r31, r0
    5fc0:	b1 2c       	mov	r11, r1
    5fc2:	c1 2c       	mov	r12, r1
    5fc4:	d1 2c       	mov	r13, r1
    5fc6:	e1 2c       	mov	r14, r1
    5fc8:	f1 2c       	mov	r15, r1
    5fca:	00 e0       	ldi	r16, 0x00	; 0
    5fcc:	10 e0       	ldi	r17, 0x00	; 0
    5fce:	22 2d       	mov	r18, r2
    5fd0:	33 2d       	mov	r19, r3
    5fd2:	44 2d       	mov	r20, r4
    5fd4:	55 2d       	mov	r21, r5
    5fd6:	66 2d       	mov	r22, r6
    5fd8:	77 2d       	mov	r23, r7
    5fda:	88 2d       	mov	r24, r8
    5fdc:	99 2d       	mov	r25, r9
    5fde:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    5fe2:	22 2e       	mov	r2, r18
    5fe4:	33 2e       	mov	r3, r19
    5fe6:	44 2e       	mov	r4, r20
    5fe8:	55 2e       	mov	r5, r21
    5fea:	66 2e       	mov	r6, r22
    5fec:	77 2e       	mov	r7, r23
    5fee:	88 2e       	mov	r8, r24
    5ff0:	99 2e       	mov	r9, r25
    5ff2:	a2 2c       	mov	r10, r2
    5ff4:	b3 2c       	mov	r11, r3
    5ff6:	c4 2c       	mov	r12, r4
    5ff8:	d5 2c       	mov	r13, r5
    5ffa:	e6 2c       	mov	r14, r6
    5ffc:	f7 2c       	mov	r15, r7
    5ffe:	08 2d       	mov	r16, r8
    6000:	19 2d       	mov	r17, r9
    6002:	2a 2d       	mov	r18, r10
    6004:	3b 2d       	mov	r19, r11
    6006:	4c 2d       	mov	r20, r12
    6008:	5d 2d       	mov	r21, r13
    600a:	6e 2d       	mov	r22, r14
    600c:	7f 2d       	mov	r23, r15
    600e:	80 2f       	mov	r24, r16
    6010:	91 2f       	mov	r25, r17
    6012:	29 51       	subi	r18, 0x19	; 25
    6014:	3c 4f       	sbci	r19, 0xFC	; 252
    6016:	4f 4f       	sbci	r20, 0xFF	; 255
    6018:	5f 4f       	sbci	r21, 0xFF	; 255
    601a:	6f 4f       	sbci	r22, 0xFF	; 255
    601c:	7f 4f       	sbci	r23, 0xFF	; 255
    601e:	8f 4f       	sbci	r24, 0xFF	; 255
    6020:	9f 4f       	sbci	r25, 0xFF	; 255
    6022:	a2 2e       	mov	r10, r18
    6024:	b3 2e       	mov	r11, r19
    6026:	c4 2e       	mov	r12, r20
    6028:	d5 2e       	mov	r13, r21
    602a:	e6 2e       	mov	r14, r22
    602c:	f7 2e       	mov	r15, r23
    602e:	08 2f       	mov	r16, r24
    6030:	19 2f       	mov	r17, r25
    6032:	2a 2d       	mov	r18, r10
    6034:	3b 2d       	mov	r19, r11
    6036:	4c 2d       	mov	r20, r12
    6038:	5d 2d       	mov	r21, r13
    603a:	6e 2d       	mov	r22, r14
    603c:	7f 2d       	mov	r23, r15
    603e:	80 2f       	mov	r24, r16
    6040:	91 2f       	mov	r25, r17
    6042:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    6046:	dc 01       	movw	r26, r24
    6048:	cb 01       	movw	r24, r22
    604a:	20 e0       	ldi	r18, 0x00	; 0
    604c:	30 e0       	ldi	r19, 0x00	; 0
    604e:	4a e7       	ldi	r20, 0x7A	; 122
    6050:	54 e4       	ldi	r21, 0x44	; 68
    6052:	bc 01       	movw	r22, r24
    6054:	cd 01       	movw	r24, r26
    6056:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    605a:	dc 01       	movw	r26, r24
    605c:	cb 01       	movw	r24, r22
    605e:	bc 01       	movw	r22, r24
    6060:	cd 01       	movw	r24, r26
    6062:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    6066:	a2 2e       	mov	r10, r18
    6068:	b3 2e       	mov	r11, r19
    606a:	c4 2e       	mov	r12, r20
    606c:	d5 2e       	mov	r13, r21
    606e:	e6 2e       	mov	r14, r22
    6070:	f7 2e       	mov	r15, r23
    6072:	08 2f       	mov	r16, r24
    6074:	19 2f       	mov	r17, r25
    6076:	d6 01       	movw	r26, r12
    6078:	c5 01       	movw	r24, r10
    607a:	bc 01       	movw	r22, r24
    607c:	cd 01       	movw	r24, r26
    607e:	0e 94 7d 24 	call	0x48fa	; 0x48fa <__portable_avr_delay_cycles>
		if (g_usart1_rx_ready) {
    6082:	80 91 72 26 	lds	r24, 0x2672	; 0x802672 <g_usart1_rx_ready>
    6086:	88 23       	and	r24, r24
    6088:	09 f4       	brne	.+2      	; 0x608c <__stack+0x8d>
    608a:	e4 ce       	rjmp	.-568    	; 0x5e54 <serial_start+0x5a0>
			{
				irqflags_t flags = cpu_irq_save();
    608c:	0e 94 84 23 	call	0x4708	; 0x4708 <cpu_irq_save>
    6090:	88 87       	std	Y+8, r24	; 0x08
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    6092:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    6096:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    609a:	01 97       	sbiw	r24, 0x01	; 1
    609c:	8c 83       	std	Y+4, r24	; 0x04
    609e:	9d 83       	std	Y+5, r25	; 0x05
    60a0:	11 c0       	rjmp	.+34     	; 0x60c4 <__stack+0xc5>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
    60a2:	8c 81       	ldd	r24, Y+4	; 0x04
    60a4:	9d 81       	ldd	r25, Y+5	; 0x05
    60a6:	8a 58       	subi	r24, 0x8A	; 138
    60a8:	99 4d       	sbci	r25, 0xD9	; 217
    60aa:	fc 01       	movw	r30, r24
    60ac:	20 81       	ld	r18, Z
    60ae:	8c 81       	ldd	r24, Y+4	; 0x04
    60b0:	9d 81       	ldd	r25, Y+5	; 0x05
    60b2:	80 5d       	subi	r24, 0xD0	; 208
    60b4:	94 4d       	sbci	r25, 0xD4	; 212
    60b6:	fc 01       	movw	r30, r24
    60b8:	20 83       	st	Z, r18
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*)"AT\r", 3);
		delay_ms(100);
		if (g_usart1_rx_ready) {
			{
				irqflags_t flags = cpu_irq_save();
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    60ba:	8c 81       	ldd	r24, Y+4	; 0x04
    60bc:	9d 81       	ldd	r25, Y+5	; 0x05
    60be:	01 97       	sbiw	r24, 0x01	; 1
    60c0:	8c 83       	std	Y+4, r24	; 0x04
    60c2:	9d 83       	std	Y+5, r25	; 0x05
    60c4:	8c 81       	ldd	r24, Y+4	; 0x04
    60c6:	9d 81       	ldd	r25, Y+5	; 0x05
    60c8:	99 23       	and	r25, r25
    60ca:	5c f7       	brge	.-42     	; 0x60a2 <__stack+0xa3>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
				}
				g_usart1_rx_idx = 0;
    60cc:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <g_usart1_rx_idx>
    60d0:	10 92 75 26 	sts	0x2675, r1	; 0x802675 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready = false;
    60d4:	10 92 72 26 	sts	0x2672, r1	; 0x802672 <g_usart1_rx_ready>
				cpu_irq_restore(flags);
    60d8:	88 85       	ldd	r24, Y+8	; 0x08
    60da:	0e 94 94 23 	call	0x4728	; 0x4728 <cpu_irq_restore>
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R))
    60de:	80 91 30 2b 	lds	r24, 0x2B30	; 0x802b30 <g_prepare_buf>
    60e2:	88 23       	and	r24, r24
    60e4:	49 f0       	breq	.+18     	; 0x60f8 <__stack+0xf9>
    60e6:	65 ef       	ldi	r22, 0xF5	; 245
    60e8:	76 e0       	ldi	r23, 0x06	; 6
    60ea:	80 e3       	ldi	r24, 0x30	; 48
    60ec:	9b e2       	ldi	r25, 0x2B	; 43
    60ee:	0f 94 db 33 	call	0x267b6	; 0x267b6 <strstr_P>
    60f2:	89 2b       	or	r24, r25
    60f4:	09 f0       	breq	.+2      	; 0x60f8 <__stack+0xf9>
    60f6:	56 c4       	rjmp	.+2220   	; 0x69a4 <__stack+0x9a5>
				break;

			if (loop_ctr++ > 10) {
    60f8:	89 81       	ldd	r24, Y+1	; 0x01
    60fa:	9a 81       	ldd	r25, Y+2	; 0x02
    60fc:	9c 01       	movw	r18, r24
    60fe:	2f 5f       	subi	r18, 0xFF	; 255
    6100:	3f 4f       	sbci	r19, 0xFF	; 255
    6102:	29 83       	std	Y+1, r18	; 0x01
    6104:	3a 83       	std	Y+2, r19	; 0x02
    6106:	0b 97       	sbiw	r24, 0x0b	; 11
    6108:	08 f4       	brcc	.+2      	; 0x610c <__stack+0x10d>
    610a:	a4 ce       	rjmp	.-696    	; 0x5e54 <serial_start+0x5a0>
				loop_ctr = 0;
    610c:	19 82       	std	Y+1, r1	; 0x01
    610e:	1a 82       	std	Y+2, r1	; 0x02

				/* Turn off SIM808 */
				ioport_set_pin_level(GSM_RTS1_DRV,			HIGH);	// Serial line NOT ready
    6110:	61 e0       	ldi	r22, 0x01	; 1
    6112:	8f e2       	ldi	r24, 0x2F	; 47
    6114:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>
				ioport_set_pin_level(GSM_DTR1_DRV,			HIGH);	// DTR inactive
    6118:	61 e0       	ldi	r22, 0x01	; 1
    611a:	89 e2       	ldi	r24, 0x29	; 41
    611c:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	LOW);	// RESETn active
    6120:	60 e0       	ldi	r22, 0x00	; 0
    6122:	85 e2       	ldi	r24, 0x25	; 37
    6124:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>
				delay_ms(150);
    6128:	0e 94 71 24 	call	0x48e2	; 0x48e2 <sysclk_get_cpu_hz>
    612c:	dc 01       	movw	r26, r24
    612e:	cb 01       	movw	r24, r22
    6130:	9c 01       	movw	r18, r24
    6132:	ad 01       	movw	r20, r26
    6134:	60 e0       	ldi	r22, 0x00	; 0
    6136:	70 e0       	ldi	r23, 0x00	; 0
    6138:	cb 01       	movw	r24, r22
    613a:	82 2e       	mov	r8, r18
    613c:	93 2e       	mov	r9, r19
    613e:	a4 2e       	mov	r10, r20
    6140:	b5 2e       	mov	r11, r21
    6142:	c6 2e       	mov	r12, r22
    6144:	d7 2e       	mov	r13, r23
    6146:	e8 2e       	mov	r14, r24
    6148:	f9 2e       	mov	r15, r25
    614a:	28 2d       	mov	r18, r8
    614c:	39 2d       	mov	r19, r9
    614e:	4a 2d       	mov	r20, r10
    6150:	5b 2d       	mov	r21, r11
    6152:	6c 2d       	mov	r22, r12
    6154:	7d 2d       	mov	r23, r13
    6156:	8e 2d       	mov	r24, r14
    6158:	9f 2d       	mov	r25, r15
    615a:	01 e0       	ldi	r16, 0x01	; 1
    615c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    6160:	2a 96       	adiw	r28, 0x0a	; 10
    6162:	2f af       	std	Y+63, r18	; 0x3f
    6164:	2a 97       	sbiw	r28, 0x0a	; 10
    6166:	2b 96       	adiw	r28, 0x0b	; 11
    6168:	3f af       	std	Y+63, r19	; 0x3f
    616a:	2b 97       	sbiw	r28, 0x0b	; 11
    616c:	2c 96       	adiw	r28, 0x0c	; 12
    616e:	4f af       	std	Y+63, r20	; 0x3f
    6170:	2c 97       	sbiw	r28, 0x0c	; 12
    6172:	2d 96       	adiw	r28, 0x0d	; 13
    6174:	5f af       	std	Y+63, r21	; 0x3f
    6176:	2d 97       	sbiw	r28, 0x0d	; 13
    6178:	2e 96       	adiw	r28, 0x0e	; 14
    617a:	6f af       	std	Y+63, r22	; 0x3f
    617c:	2e 97       	sbiw	r28, 0x0e	; 14
    617e:	2f 96       	adiw	r28, 0x0f	; 15
    6180:	7f af       	std	Y+63, r23	; 0x3f
    6182:	2f 97       	sbiw	r28, 0x0f	; 15
    6184:	60 96       	adiw	r28, 0x10	; 16
    6186:	8f af       	std	Y+63, r24	; 0x3f
    6188:	60 97       	sbiw	r28, 0x10	; 16
    618a:	61 96       	adiw	r28, 0x11	; 17
    618c:	9f af       	std	Y+63, r25	; 0x3f
    618e:	61 97       	sbiw	r28, 0x11	; 17
    6190:	2a 96       	adiw	r28, 0x0a	; 10
    6192:	8f ac       	ldd	r8, Y+63	; 0x3f
    6194:	2a 97       	sbiw	r28, 0x0a	; 10
    6196:	2b 96       	adiw	r28, 0x0b	; 11
    6198:	9f ac       	ldd	r9, Y+63	; 0x3f
    619a:	2b 97       	sbiw	r28, 0x0b	; 11
    619c:	2c 96       	adiw	r28, 0x0c	; 12
    619e:	af ac       	ldd	r10, Y+63	; 0x3f
    61a0:	2c 97       	sbiw	r28, 0x0c	; 12
    61a2:	2d 96       	adiw	r28, 0x0d	; 13
    61a4:	bf ac       	ldd	r11, Y+63	; 0x3f
    61a6:	2d 97       	sbiw	r28, 0x0d	; 13
    61a8:	2e 96       	adiw	r28, 0x0e	; 14
    61aa:	cf ac       	ldd	r12, Y+63	; 0x3f
    61ac:	2e 97       	sbiw	r28, 0x0e	; 14
    61ae:	2f 96       	adiw	r28, 0x0f	; 15
    61b0:	df ac       	ldd	r13, Y+63	; 0x3f
    61b2:	2f 97       	sbiw	r28, 0x0f	; 15
    61b4:	60 96       	adiw	r28, 0x10	; 16
    61b6:	ef ac       	ldd	r14, Y+63	; 0x3f
    61b8:	60 97       	sbiw	r28, 0x10	; 16
    61ba:	61 96       	adiw	r28, 0x11	; 17
    61bc:	ff ac       	ldd	r15, Y+63	; 0x3f
    61be:	61 97       	sbiw	r28, 0x11	; 17
    61c0:	28 2d       	mov	r18, r8
    61c2:	39 2d       	mov	r19, r9
    61c4:	4a 2d       	mov	r20, r10
    61c6:	5b 2d       	mov	r21, r11
    61c8:	6c 2d       	mov	r22, r12
    61ca:	7d 2d       	mov	r23, r13
    61cc:	8e 2d       	mov	r24, r14
    61ce:	9f 2d       	mov	r25, r15
    61d0:	02 e0       	ldi	r16, 0x02	; 2
    61d2:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    61d6:	62 96       	adiw	r28, 0x12	; 18
    61d8:	2f af       	std	Y+63, r18	; 0x3f
    61da:	62 97       	sbiw	r28, 0x12	; 18
    61dc:	63 96       	adiw	r28, 0x13	; 19
    61de:	3f af       	std	Y+63, r19	; 0x3f
    61e0:	63 97       	sbiw	r28, 0x13	; 19
    61e2:	64 96       	adiw	r28, 0x14	; 20
    61e4:	4f af       	std	Y+63, r20	; 0x3f
    61e6:	64 97       	sbiw	r28, 0x14	; 20
    61e8:	65 96       	adiw	r28, 0x15	; 21
    61ea:	5f af       	std	Y+63, r21	; 0x3f
    61ec:	65 97       	sbiw	r28, 0x15	; 21
    61ee:	66 96       	adiw	r28, 0x16	; 22
    61f0:	6f af       	std	Y+63, r22	; 0x3f
    61f2:	66 97       	sbiw	r28, 0x16	; 22
    61f4:	67 96       	adiw	r28, 0x17	; 23
    61f6:	7f af       	std	Y+63, r23	; 0x3f
    61f8:	67 97       	sbiw	r28, 0x17	; 23
    61fa:	68 96       	adiw	r28, 0x18	; 24
    61fc:	8f af       	std	Y+63, r24	; 0x3f
    61fe:	68 97       	sbiw	r28, 0x18	; 24
    6200:	69 96       	adiw	r28, 0x19	; 25
    6202:	9f af       	std	Y+63, r25	; 0x3f
    6204:	69 97       	sbiw	r28, 0x19	; 25
    6206:	28 2d       	mov	r18, r8
    6208:	39 2d       	mov	r19, r9
    620a:	4a 2d       	mov	r20, r10
    620c:	5b 2d       	mov	r21, r11
    620e:	6c 2d       	mov	r22, r12
    6210:	7d 2d       	mov	r23, r13
    6212:	8e 2d       	mov	r24, r14
    6214:	9f 2d       	mov	r25, r15
    6216:	62 96       	adiw	r28, 0x12	; 18
    6218:	af ac       	ldd	r10, Y+63	; 0x3f
    621a:	62 97       	sbiw	r28, 0x12	; 18
    621c:	63 96       	adiw	r28, 0x13	; 19
    621e:	bf ac       	ldd	r11, Y+63	; 0x3f
    6220:	63 97       	sbiw	r28, 0x13	; 19
    6222:	64 96       	adiw	r28, 0x14	; 20
    6224:	cf ac       	ldd	r12, Y+63	; 0x3f
    6226:	64 97       	sbiw	r28, 0x14	; 20
    6228:	65 96       	adiw	r28, 0x15	; 21
    622a:	df ac       	ldd	r13, Y+63	; 0x3f
    622c:	65 97       	sbiw	r28, 0x15	; 21
    622e:	66 96       	adiw	r28, 0x16	; 22
    6230:	ef ac       	ldd	r14, Y+63	; 0x3f
    6232:	66 97       	sbiw	r28, 0x16	; 22
    6234:	67 96       	adiw	r28, 0x17	; 23
    6236:	ff ac       	ldd	r15, Y+63	; 0x3f
    6238:	67 97       	sbiw	r28, 0x17	; 23
    623a:	68 96       	adiw	r28, 0x18	; 24
    623c:	0f ad       	ldd	r16, Y+63	; 0x3f
    623e:	68 97       	sbiw	r28, 0x18	; 24
    6240:	69 96       	adiw	r28, 0x19	; 25
    6242:	1f ad       	ldd	r17, Y+63	; 0x3f
    6244:	69 97       	sbiw	r28, 0x19	; 25
    6246:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    624a:	22 2e       	mov	r2, r18
    624c:	33 2e       	mov	r3, r19
    624e:	44 2e       	mov	r4, r20
    6250:	55 2e       	mov	r5, r21
    6252:	66 2e       	mov	r6, r22
    6254:	77 2e       	mov	r7, r23
    6256:	88 2e       	mov	r8, r24
    6258:	99 2e       	mov	r9, r25
    625a:	22 2d       	mov	r18, r2
    625c:	33 2d       	mov	r19, r3
    625e:	44 2d       	mov	r20, r4
    6260:	55 2d       	mov	r21, r5
    6262:	66 2d       	mov	r22, r6
    6264:	77 2d       	mov	r23, r7
    6266:	88 2d       	mov	r24, r8
    6268:	99 2d       	mov	r25, r9
    626a:	04 e0       	ldi	r16, 0x04	; 4
    626c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    6270:	a2 2e       	mov	r10, r18
    6272:	b3 2e       	mov	r11, r19
    6274:	c4 2e       	mov	r12, r20
    6276:	d5 2e       	mov	r13, r21
    6278:	e6 2e       	mov	r14, r22
    627a:	f7 2e       	mov	r15, r23
    627c:	08 2f       	mov	r16, r24
    627e:	19 2f       	mov	r17, r25
    6280:	2a 2d       	mov	r18, r10
    6282:	3b 2d       	mov	r19, r11
    6284:	4c 2d       	mov	r20, r12
    6286:	5d 2d       	mov	r21, r13
    6288:	6e 2d       	mov	r22, r14
    628a:	7f 2d       	mov	r23, r15
    628c:	80 2f       	mov	r24, r16
    628e:	91 2f       	mov	r25, r17
    6290:	a2 2c       	mov	r10, r2
    6292:	b3 2c       	mov	r11, r3
    6294:	c4 2c       	mov	r12, r4
    6296:	d5 2c       	mov	r13, r5
    6298:	e6 2c       	mov	r14, r6
    629a:	f7 2c       	mov	r15, r7
    629c:	08 2d       	mov	r16, r8
    629e:	19 2d       	mov	r17, r9
    62a0:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
    62a4:	22 2e       	mov	r2, r18
    62a6:	33 2e       	mov	r3, r19
    62a8:	44 2e       	mov	r4, r20
    62aa:	55 2e       	mov	r5, r21
    62ac:	66 2e       	mov	r6, r22
    62ae:	77 2e       	mov	r7, r23
    62b0:	88 2e       	mov	r8, r24
    62b2:	99 2e       	mov	r9, r25
    62b4:	0f 2e       	mov	r0, r31
    62b6:	f6 e0       	ldi	r31, 0x06	; 6
    62b8:	af 2e       	mov	r10, r31
    62ba:	f0 2d       	mov	r31, r0
    62bc:	b1 2c       	mov	r11, r1
    62be:	c1 2c       	mov	r12, r1
    62c0:	d1 2c       	mov	r13, r1
    62c2:	e1 2c       	mov	r14, r1
    62c4:	f1 2c       	mov	r15, r1
    62c6:	00 e0       	ldi	r16, 0x00	; 0
    62c8:	10 e0       	ldi	r17, 0x00	; 0
    62ca:	22 2d       	mov	r18, r2
    62cc:	33 2d       	mov	r19, r3
    62ce:	44 2d       	mov	r20, r4
    62d0:	55 2d       	mov	r21, r5
    62d2:	66 2d       	mov	r22, r6
    62d4:	77 2d       	mov	r23, r7
    62d6:	88 2d       	mov	r24, r8
    62d8:	99 2d       	mov	r25, r9
    62da:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    62de:	22 2e       	mov	r2, r18
    62e0:	33 2e       	mov	r3, r19
    62e2:	44 2e       	mov	r4, r20
    62e4:	55 2e       	mov	r5, r21
    62e6:	66 2e       	mov	r6, r22
    62e8:	77 2e       	mov	r7, r23
    62ea:	88 2e       	mov	r8, r24
    62ec:	99 2e       	mov	r9, r25
    62ee:	a2 2c       	mov	r10, r2
    62f0:	b3 2c       	mov	r11, r3
    62f2:	c4 2c       	mov	r12, r4
    62f4:	d5 2c       	mov	r13, r5
    62f6:	e6 2c       	mov	r14, r6
    62f8:	f7 2c       	mov	r15, r7
    62fa:	08 2d       	mov	r16, r8
    62fc:	19 2d       	mov	r17, r9
    62fe:	2a 2d       	mov	r18, r10
    6300:	3b 2d       	mov	r19, r11
    6302:	4c 2d       	mov	r20, r12
    6304:	5d 2d       	mov	r21, r13
    6306:	6e 2d       	mov	r22, r14
    6308:	7f 2d       	mov	r23, r15
    630a:	80 2f       	mov	r24, r16
    630c:	91 2f       	mov	r25, r17
    630e:	29 51       	subi	r18, 0x19	; 25
    6310:	3c 4f       	sbci	r19, 0xFC	; 252
    6312:	4f 4f       	sbci	r20, 0xFF	; 255
    6314:	5f 4f       	sbci	r21, 0xFF	; 255
    6316:	6f 4f       	sbci	r22, 0xFF	; 255
    6318:	7f 4f       	sbci	r23, 0xFF	; 255
    631a:	8f 4f       	sbci	r24, 0xFF	; 255
    631c:	9f 4f       	sbci	r25, 0xFF	; 255
    631e:	a2 2e       	mov	r10, r18
    6320:	b3 2e       	mov	r11, r19
    6322:	c4 2e       	mov	r12, r20
    6324:	d5 2e       	mov	r13, r21
    6326:	e6 2e       	mov	r14, r22
    6328:	f7 2e       	mov	r15, r23
    632a:	08 2f       	mov	r16, r24
    632c:	19 2f       	mov	r17, r25
    632e:	2a 2d       	mov	r18, r10
    6330:	3b 2d       	mov	r19, r11
    6332:	4c 2d       	mov	r20, r12
    6334:	5d 2d       	mov	r21, r13
    6336:	6e 2d       	mov	r22, r14
    6338:	7f 2d       	mov	r23, r15
    633a:	80 2f       	mov	r24, r16
    633c:	91 2f       	mov	r25, r17
    633e:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    6342:	dc 01       	movw	r26, r24
    6344:	cb 01       	movw	r24, r22
    6346:	20 e0       	ldi	r18, 0x00	; 0
    6348:	30 e0       	ldi	r19, 0x00	; 0
    634a:	4a e7       	ldi	r20, 0x7A	; 122
    634c:	54 e4       	ldi	r21, 0x44	; 68
    634e:	bc 01       	movw	r22, r24
    6350:	cd 01       	movw	r24, r26
    6352:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    6356:	dc 01       	movw	r26, r24
    6358:	cb 01       	movw	r24, r22
    635a:	bc 01       	movw	r22, r24
    635c:	cd 01       	movw	r24, r26
    635e:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    6362:	a2 2e       	mov	r10, r18
    6364:	b3 2e       	mov	r11, r19
    6366:	c4 2e       	mov	r12, r20
    6368:	d5 2e       	mov	r13, r21
    636a:	e6 2e       	mov	r14, r22
    636c:	f7 2e       	mov	r15, r23
    636e:	08 2f       	mov	r16, r24
    6370:	19 2f       	mov	r17, r25
    6372:	d6 01       	movw	r26, r12
    6374:	c5 01       	movw	r24, r10
    6376:	bc 01       	movw	r22, r24
    6378:	cd 01       	movw	r24, r26
    637a:	0e 94 7d 24 	call	0x48fa	; 0x48fa <__portable_avr_delay_cycles>

				/* Inform about restart - LCD */
				if (line > 12) {
    637e:	8b 81       	ldd	r24, Y+3	; 0x03
    6380:	8d 30       	cpi	r24, 0x0D	; 13
    6382:	20 f0       	brcs	.+8      	; 0x638c <__stack+0x38d>
					task_twi2_lcd_header();
    6384:	0e 94 e3 8e 	call	0x11dc6	; 0x11dc6 <task_twi2_lcd_header>
					line = 3;
    6388:	83 e0       	ldi	r24, 0x03	; 3
    638a:	8b 83       	std	Y+3, r24	; 0x03
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_RESTART);
    638c:	8a e7       	ldi	r24, 0x7A	; 122
    638e:	94 e0       	ldi	r25, 0x04	; 4
    6390:	89 2f       	mov	r24, r25
    6392:	8f 93       	push	r24
    6394:	8a e7       	ldi	r24, 0x7A	; 122
    6396:	94 e0       	ldi	r25, 0x04	; 4
    6398:	8f 93       	push	r24
    639a:	1f 92       	push	r1
    639c:	80 e8       	ldi	r24, 0x80	; 128
    639e:	8f 93       	push	r24
    63a0:	80 e3       	ldi	r24, 0x30	; 48
    63a2:	9b e2       	ldi	r25, 0x2B	; 43
    63a4:	89 2f       	mov	r24, r25
    63a6:	8f 93       	push	r24
    63a8:	80 e3       	ldi	r24, 0x30	; 48
    63aa:	9b e2       	ldi	r25, 0x2B	; 43
    63ac:	8f 93       	push	r24
    63ae:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    63b2:	0f 90       	pop	r0
    63b4:	0f 90       	pop	r0
    63b6:	0f 90       	pop	r0
    63b8:	0f 90       	pop	r0
    63ba:	0f 90       	pop	r0
    63bc:	0f 90       	pop	r0
    63be:	8e 83       	std	Y+6, r24	; 0x06
    63c0:	9f 83       	std	Y+7, r25	; 0x07
				task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    63c2:	40 e3       	ldi	r20, 0x30	; 48
    63c4:	5b e2       	ldi	r21, 0x2B	; 43
    63c6:	66 e4       	ldi	r22, 0x46	; 70
    63c8:	88 e0       	ldi	r24, 0x08	; 8
    63ca:	0e 94 95 8b 	call	0x1172a	; 0x1172a <task_twi2_lcd_str>

				/* Inform about restart - USB */
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_RESTART);
    63ce:	89 e0       	ldi	r24, 0x09	; 9
    63d0:	95 e0       	ldi	r25, 0x05	; 5
    63d2:	89 2f       	mov	r24, r25
    63d4:	8f 93       	push	r24
    63d6:	89 e0       	ldi	r24, 0x09	; 9
    63d8:	95 e0       	ldi	r25, 0x05	; 5
    63da:	8f 93       	push	r24
    63dc:	1f 92       	push	r1
    63de:	80 e8       	ldi	r24, 0x80	; 128
    63e0:	8f 93       	push	r24
    63e2:	80 e3       	ldi	r24, 0x30	; 48
    63e4:	9b e2       	ldi	r25, 0x2B	; 43
    63e6:	89 2f       	mov	r24, r25
    63e8:	8f 93       	push	r24
    63ea:	80 e3       	ldi	r24, 0x30	; 48
    63ec:	9b e2       	ldi	r25, 0x2B	; 43
    63ee:	8f 93       	push	r24
    63f0:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    63f4:	0f 90       	pop	r0
    63f6:	0f 90       	pop	r0
    63f8:	0f 90       	pop	r0
    63fa:	0f 90       	pop	r0
    63fc:	0f 90       	pop	r0
    63fe:	0f 90       	pop	r0
    6400:	8e 83       	std	Y+6, r24	; 0x06
    6402:	9f 83       	std	Y+7, r25	; 0x07
				udi_write_tx_buf(g_prepare_buf, len, false);
    6404:	8e 81       	ldd	r24, Y+6	; 0x06
    6406:	40 e0       	ldi	r20, 0x00	; 0
    6408:	68 2f       	mov	r22, r24
    640a:	80 e3       	ldi	r24, 0x30	; 48
    640c:	9b e2       	ldi	r25, 0x2B	; 43
    640e:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

				/* Restart SIM808 */
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	HIGH);	// Release the RESETn line
    6412:	61 e0       	ldi	r22, 0x01	; 1
    6414:	85 e2       	ldi	r24, 0x25	; 37
    6416:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>
				delay_ms(500);
    641a:	0e 94 71 24 	call	0x48e2	; 0x48e2 <sysclk_get_cpu_hz>
    641e:	dc 01       	movw	r26, r24
    6420:	cb 01       	movw	r24, r22
    6422:	8c 01       	movw	r16, r24
    6424:	9d 01       	movw	r18, r26
    6426:	40 e0       	ldi	r20, 0x00	; 0
    6428:	50 e0       	ldi	r21, 0x00	; 0
    642a:	ba 01       	movw	r22, r20
    642c:	09 8b       	std	Y+17, r16	; 0x11
    642e:	1a 8b       	std	Y+18, r17	; 0x12
    6430:	2b 8b       	std	Y+19, r18	; 0x13
    6432:	3c 8b       	std	Y+20, r19	; 0x14
    6434:	4d 8b       	std	Y+21, r20	; 0x15
    6436:	5e 8b       	std	Y+22, r21	; 0x16
    6438:	6f 8b       	std	Y+23, r22	; 0x17
    643a:	78 8f       	std	Y+24, r23	; 0x18
    643c:	29 88       	ldd	r2, Y+17	; 0x11
    643e:	3a 88       	ldd	r3, Y+18	; 0x12
    6440:	4b 88       	ldd	r4, Y+19	; 0x13
    6442:	5c 88       	ldd	r5, Y+20	; 0x14
    6444:	6d 88       	ldd	r6, Y+21	; 0x15
    6446:	7e 88       	ldd	r7, Y+22	; 0x16
    6448:	8f 88       	ldd	r8, Y+23	; 0x17
    644a:	98 8c       	ldd	r9, Y+24	; 0x18
    644c:	22 2d       	mov	r18, r2
    644e:	33 2d       	mov	r19, r3
    6450:	44 2d       	mov	r20, r4
    6452:	55 2d       	mov	r21, r5
    6454:	66 2d       	mov	r22, r6
    6456:	77 2d       	mov	r23, r7
    6458:	88 2d       	mov	r24, r8
    645a:	99 2d       	mov	r25, r9
    645c:	02 e0       	ldi	r16, 0x02	; 2
    645e:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    6462:	a2 2e       	mov	r10, r18
    6464:	b3 2e       	mov	r11, r19
    6466:	c4 2e       	mov	r12, r20
    6468:	d5 2e       	mov	r13, r21
    646a:	e6 2e       	mov	r14, r22
    646c:	f7 2e       	mov	r15, r23
    646e:	08 2f       	mov	r16, r24
    6470:	19 2f       	mov	r17, r25
    6472:	2a 2c       	mov	r2, r10
    6474:	3b 2c       	mov	r3, r11
    6476:	4c 2c       	mov	r4, r12
    6478:	5d 2c       	mov	r5, r13
    647a:	6e 2c       	mov	r6, r14
    647c:	7f 2c       	mov	r7, r15
    647e:	80 2e       	mov	r8, r16
    6480:	91 2e       	mov	r9, r17
    6482:	22 2d       	mov	r18, r2
    6484:	33 2d       	mov	r19, r3
    6486:	44 2d       	mov	r20, r4
    6488:	55 2d       	mov	r21, r5
    648a:	66 2d       	mov	r22, r6
    648c:	77 2d       	mov	r23, r7
    648e:	88 2d       	mov	r24, r8
    6490:	99 2d       	mov	r25, r9
    6492:	05 e0       	ldi	r16, 0x05	; 5
    6494:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    6498:	a2 2e       	mov	r10, r18
    649a:	b3 2e       	mov	r11, r19
    649c:	c4 2e       	mov	r12, r20
    649e:	d5 2e       	mov	r13, r21
    64a0:	e6 2e       	mov	r14, r22
    64a2:	f7 2e       	mov	r15, r23
    64a4:	08 2f       	mov	r16, r24
    64a6:	19 2f       	mov	r17, r25
    64a8:	2a 2d       	mov	r18, r10
    64aa:	3b 2d       	mov	r19, r11
    64ac:	4c 2d       	mov	r20, r12
    64ae:	5d 2d       	mov	r21, r13
    64b0:	6e 2d       	mov	r22, r14
    64b2:	7f 2d       	mov	r23, r15
    64b4:	80 2f       	mov	r24, r16
    64b6:	91 2f       	mov	r25, r17
    64b8:	a2 2c       	mov	r10, r2
    64ba:	b3 2c       	mov	r11, r3
    64bc:	c4 2c       	mov	r12, r4
    64be:	d5 2c       	mov	r13, r5
    64c0:	e6 2c       	mov	r14, r6
    64c2:	f7 2c       	mov	r15, r7
    64c4:	08 2d       	mov	r16, r8
    64c6:	19 2d       	mov	r17, r9
    64c8:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
    64cc:	a2 2e       	mov	r10, r18
    64ce:	b3 2e       	mov	r11, r19
    64d0:	c4 2e       	mov	r12, r20
    64d2:	d5 2e       	mov	r13, r21
    64d4:	e6 2e       	mov	r14, r22
    64d6:	f7 2e       	mov	r15, r23
    64d8:	08 2f       	mov	r16, r24
    64da:	19 2f       	mov	r17, r25
    64dc:	2a 2d       	mov	r18, r10
    64de:	3b 2d       	mov	r19, r11
    64e0:	4c 2d       	mov	r20, r12
    64e2:	5d 2d       	mov	r21, r13
    64e4:	6e 2d       	mov	r22, r14
    64e6:	7f 2d       	mov	r23, r15
    64e8:	80 2f       	mov	r24, r16
    64ea:	91 2f       	mov	r25, r17
    64ec:	a9 88       	ldd	r10, Y+17	; 0x11
    64ee:	ba 88       	ldd	r11, Y+18	; 0x12
    64f0:	cb 88       	ldd	r12, Y+19	; 0x13
    64f2:	dc 88       	ldd	r13, Y+20	; 0x14
    64f4:	ed 88       	ldd	r14, Y+21	; 0x15
    64f6:	fe 88       	ldd	r15, Y+22	; 0x16
    64f8:	0f 89       	ldd	r16, Y+23	; 0x17
    64fa:	18 8d       	ldd	r17, Y+24	; 0x18
    64fc:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    6500:	a2 2e       	mov	r10, r18
    6502:	b3 2e       	mov	r11, r19
    6504:	c4 2e       	mov	r12, r20
    6506:	d5 2e       	mov	r13, r21
    6508:	e6 2e       	mov	r14, r22
    650a:	f7 2e       	mov	r15, r23
    650c:	08 2f       	mov	r16, r24
    650e:	19 2f       	mov	r17, r25
    6510:	2a 2d       	mov	r18, r10
    6512:	3b 2d       	mov	r19, r11
    6514:	4c 2d       	mov	r20, r12
    6516:	5d 2d       	mov	r21, r13
    6518:	6e 2d       	mov	r22, r14
    651a:	7f 2d       	mov	r23, r15
    651c:	80 2f       	mov	r24, r16
    651e:	91 2f       	mov	r25, r17
    6520:	02 e0       	ldi	r16, 0x02	; 2
    6522:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    6526:	22 2e       	mov	r2, r18
    6528:	33 2e       	mov	r3, r19
    652a:	44 2e       	mov	r4, r20
    652c:	55 2e       	mov	r5, r21
    652e:	66 2e       	mov	r6, r22
    6530:	77 2e       	mov	r7, r23
    6532:	88 2e       	mov	r8, r24
    6534:	99 2e       	mov	r9, r25
    6536:	a2 2c       	mov	r10, r2
    6538:	b3 2c       	mov	r11, r3
    653a:	c4 2c       	mov	r12, r4
    653c:	d5 2c       	mov	r13, r5
    653e:	e6 2c       	mov	r14, r6
    6540:	f7 2c       	mov	r15, r7
    6542:	08 2d       	mov	r16, r8
    6544:	19 2d       	mov	r17, r9
    6546:	2a 2c       	mov	r2, r10
    6548:	3b 2c       	mov	r3, r11
    654a:	4c 2c       	mov	r4, r12
    654c:	5d 2c       	mov	r5, r13
    654e:	6e 2c       	mov	r6, r14
    6550:	7f 2c       	mov	r7, r15
    6552:	80 2e       	mov	r8, r16
    6554:	91 2e       	mov	r9, r17
    6556:	0f 2e       	mov	r0, r31
    6558:	f6 e0       	ldi	r31, 0x06	; 6
    655a:	af 2e       	mov	r10, r31
    655c:	f0 2d       	mov	r31, r0
    655e:	b1 2c       	mov	r11, r1
    6560:	c1 2c       	mov	r12, r1
    6562:	d1 2c       	mov	r13, r1
    6564:	e1 2c       	mov	r14, r1
    6566:	f1 2c       	mov	r15, r1
    6568:	00 e0       	ldi	r16, 0x00	; 0
    656a:	10 e0       	ldi	r17, 0x00	; 0
    656c:	22 2d       	mov	r18, r2
    656e:	33 2d       	mov	r19, r3
    6570:	44 2d       	mov	r20, r4
    6572:	55 2d       	mov	r21, r5
    6574:	66 2d       	mov	r22, r6
    6576:	77 2d       	mov	r23, r7
    6578:	88 2d       	mov	r24, r8
    657a:	99 2d       	mov	r25, r9
    657c:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    6580:	22 2e       	mov	r2, r18
    6582:	33 2e       	mov	r3, r19
    6584:	44 2e       	mov	r4, r20
    6586:	55 2e       	mov	r5, r21
    6588:	66 2e       	mov	r6, r22
    658a:	77 2e       	mov	r7, r23
    658c:	88 2e       	mov	r8, r24
    658e:	99 2e       	mov	r9, r25
    6590:	a2 2c       	mov	r10, r2
    6592:	b3 2c       	mov	r11, r3
    6594:	c4 2c       	mov	r12, r4
    6596:	d5 2c       	mov	r13, r5
    6598:	e6 2c       	mov	r14, r6
    659a:	f7 2c       	mov	r15, r7
    659c:	08 2d       	mov	r16, r8
    659e:	19 2d       	mov	r17, r9
    65a0:	2a 2d       	mov	r18, r10
    65a2:	3b 2d       	mov	r19, r11
    65a4:	4c 2d       	mov	r20, r12
    65a6:	5d 2d       	mov	r21, r13
    65a8:	6e 2d       	mov	r22, r14
    65aa:	7f 2d       	mov	r23, r15
    65ac:	80 2f       	mov	r24, r16
    65ae:	91 2f       	mov	r25, r17
    65b0:	29 51       	subi	r18, 0x19	; 25
    65b2:	3c 4f       	sbci	r19, 0xFC	; 252
    65b4:	4f 4f       	sbci	r20, 0xFF	; 255
    65b6:	5f 4f       	sbci	r21, 0xFF	; 255
    65b8:	6f 4f       	sbci	r22, 0xFF	; 255
    65ba:	7f 4f       	sbci	r23, 0xFF	; 255
    65bc:	8f 4f       	sbci	r24, 0xFF	; 255
    65be:	9f 4f       	sbci	r25, 0xFF	; 255
    65c0:	a2 2e       	mov	r10, r18
    65c2:	b3 2e       	mov	r11, r19
    65c4:	c4 2e       	mov	r12, r20
    65c6:	d5 2e       	mov	r13, r21
    65c8:	e6 2e       	mov	r14, r22
    65ca:	f7 2e       	mov	r15, r23
    65cc:	08 2f       	mov	r16, r24
    65ce:	19 2f       	mov	r17, r25
    65d0:	2a 2d       	mov	r18, r10
    65d2:	3b 2d       	mov	r19, r11
    65d4:	4c 2d       	mov	r20, r12
    65d6:	5d 2d       	mov	r21, r13
    65d8:	6e 2d       	mov	r22, r14
    65da:	7f 2d       	mov	r23, r15
    65dc:	80 2f       	mov	r24, r16
    65de:	91 2f       	mov	r25, r17
    65e0:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    65e4:	dc 01       	movw	r26, r24
    65e6:	cb 01       	movw	r24, r22
    65e8:	20 e0       	ldi	r18, 0x00	; 0
    65ea:	30 e0       	ldi	r19, 0x00	; 0
    65ec:	4a e7       	ldi	r20, 0x7A	; 122
    65ee:	54 e4       	ldi	r21, 0x44	; 68
    65f0:	bc 01       	movw	r22, r24
    65f2:	cd 01       	movw	r24, r26
    65f4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    65f8:	dc 01       	movw	r26, r24
    65fa:	cb 01       	movw	r24, r22
    65fc:	bc 01       	movw	r22, r24
    65fe:	cd 01       	movw	r24, r26
    6600:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    6604:	a2 2e       	mov	r10, r18
    6606:	b3 2e       	mov	r11, r19
    6608:	c4 2e       	mov	r12, r20
    660a:	d5 2e       	mov	r13, r21
    660c:	e6 2e       	mov	r14, r22
    660e:	f7 2e       	mov	r15, r23
    6610:	08 2f       	mov	r16, r24
    6612:	19 2f       	mov	r17, r25
    6614:	d6 01       	movw	r26, r12
    6616:	c5 01       	movw	r24, r10
    6618:	bc 01       	movw	r22, r24
    661a:	cd 01       	movw	r24, r26
    661c:	0e 94 7d 24 	call	0x48fa	; 0x48fa <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_DTR1_DRV,			LOW);	// DTR active
    6620:	60 e0       	ldi	r22, 0x00	; 0
    6622:	89 e2       	ldi	r24, 0x29	; 41
    6624:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>
				delay_ms(100);
    6628:	0e 94 71 24 	call	0x48e2	; 0x48e2 <sysclk_get_cpu_hz>
    662c:	dc 01       	movw	r26, r24
    662e:	cb 01       	movw	r24, r22
    6630:	9c 01       	movw	r18, r24
    6632:	ad 01       	movw	r20, r26
    6634:	60 e0       	ldi	r22, 0x00	; 0
    6636:	70 e0       	ldi	r23, 0x00	; 0
    6638:	cb 01       	movw	r24, r22
    663a:	82 2e       	mov	r8, r18
    663c:	93 2e       	mov	r9, r19
    663e:	a4 2e       	mov	r10, r20
    6640:	b5 2e       	mov	r11, r21
    6642:	c6 2e       	mov	r12, r22
    6644:	d7 2e       	mov	r13, r23
    6646:	e8 2e       	mov	r14, r24
    6648:	f9 2e       	mov	r15, r25
    664a:	28 2d       	mov	r18, r8
    664c:	39 2d       	mov	r19, r9
    664e:	4a 2d       	mov	r20, r10
    6650:	5b 2d       	mov	r21, r11
    6652:	6c 2d       	mov	r22, r12
    6654:	7d 2d       	mov	r23, r13
    6656:	8e 2d       	mov	r24, r14
    6658:	9f 2d       	mov	r25, r15
    665a:	02 e0       	ldi	r16, 0x02	; 2
    665c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    6660:	6a 96       	adiw	r28, 0x1a	; 26
    6662:	2f af       	std	Y+63, r18	; 0x3f
    6664:	6a 97       	sbiw	r28, 0x1a	; 26
    6666:	6b 96       	adiw	r28, 0x1b	; 27
    6668:	3f af       	std	Y+63, r19	; 0x3f
    666a:	6b 97       	sbiw	r28, 0x1b	; 27
    666c:	6c 96       	adiw	r28, 0x1c	; 28
    666e:	4f af       	std	Y+63, r20	; 0x3f
    6670:	6c 97       	sbiw	r28, 0x1c	; 28
    6672:	6d 96       	adiw	r28, 0x1d	; 29
    6674:	5f af       	std	Y+63, r21	; 0x3f
    6676:	6d 97       	sbiw	r28, 0x1d	; 29
    6678:	6e 96       	adiw	r28, 0x1e	; 30
    667a:	6f af       	std	Y+63, r22	; 0x3f
    667c:	6e 97       	sbiw	r28, 0x1e	; 30
    667e:	6f 96       	adiw	r28, 0x1f	; 31
    6680:	7f af       	std	Y+63, r23	; 0x3f
    6682:	6f 97       	sbiw	r28, 0x1f	; 31
    6684:	a0 96       	adiw	r28, 0x20	; 32
    6686:	8f af       	std	Y+63, r24	; 0x3f
    6688:	a0 97       	sbiw	r28, 0x20	; 32
    668a:	a1 96       	adiw	r28, 0x21	; 33
    668c:	9f af       	std	Y+63, r25	; 0x3f
    668e:	a1 97       	sbiw	r28, 0x21	; 33
    6690:	6a 96       	adiw	r28, 0x1a	; 26
    6692:	8f ac       	ldd	r8, Y+63	; 0x3f
    6694:	6a 97       	sbiw	r28, 0x1a	; 26
    6696:	6b 96       	adiw	r28, 0x1b	; 27
    6698:	9f ac       	ldd	r9, Y+63	; 0x3f
    669a:	6b 97       	sbiw	r28, 0x1b	; 27
    669c:	6c 96       	adiw	r28, 0x1c	; 28
    669e:	af ac       	ldd	r10, Y+63	; 0x3f
    66a0:	6c 97       	sbiw	r28, 0x1c	; 28
    66a2:	6d 96       	adiw	r28, 0x1d	; 29
    66a4:	bf ac       	ldd	r11, Y+63	; 0x3f
    66a6:	6d 97       	sbiw	r28, 0x1d	; 29
    66a8:	6e 96       	adiw	r28, 0x1e	; 30
    66aa:	cf ac       	ldd	r12, Y+63	; 0x3f
    66ac:	6e 97       	sbiw	r28, 0x1e	; 30
    66ae:	6f 96       	adiw	r28, 0x1f	; 31
    66b0:	df ac       	ldd	r13, Y+63	; 0x3f
    66b2:	6f 97       	sbiw	r28, 0x1f	; 31
    66b4:	a0 96       	adiw	r28, 0x20	; 32
    66b6:	ef ac       	ldd	r14, Y+63	; 0x3f
    66b8:	a0 97       	sbiw	r28, 0x20	; 32
    66ba:	a1 96       	adiw	r28, 0x21	; 33
    66bc:	ff ac       	ldd	r15, Y+63	; 0x3f
    66be:	a1 97       	sbiw	r28, 0x21	; 33
    66c0:	28 2d       	mov	r18, r8
    66c2:	39 2d       	mov	r19, r9
    66c4:	4a 2d       	mov	r20, r10
    66c6:	5b 2d       	mov	r21, r11
    66c8:	6c 2d       	mov	r22, r12
    66ca:	7d 2d       	mov	r23, r13
    66cc:	8e 2d       	mov	r24, r14
    66ce:	9f 2d       	mov	r25, r15
    66d0:	02 e0       	ldi	r16, 0x02	; 2
    66d2:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    66d6:	a2 96       	adiw	r28, 0x22	; 34
    66d8:	2f af       	std	Y+63, r18	; 0x3f
    66da:	a2 97       	sbiw	r28, 0x22	; 34
    66dc:	a3 96       	adiw	r28, 0x23	; 35
    66de:	3f af       	std	Y+63, r19	; 0x3f
    66e0:	a3 97       	sbiw	r28, 0x23	; 35
    66e2:	a4 96       	adiw	r28, 0x24	; 36
    66e4:	4f af       	std	Y+63, r20	; 0x3f
    66e6:	a4 97       	sbiw	r28, 0x24	; 36
    66e8:	a5 96       	adiw	r28, 0x25	; 37
    66ea:	5f af       	std	Y+63, r21	; 0x3f
    66ec:	a5 97       	sbiw	r28, 0x25	; 37
    66ee:	a6 96       	adiw	r28, 0x26	; 38
    66f0:	6f af       	std	Y+63, r22	; 0x3f
    66f2:	a6 97       	sbiw	r28, 0x26	; 38
    66f4:	a7 96       	adiw	r28, 0x27	; 39
    66f6:	7f af       	std	Y+63, r23	; 0x3f
    66f8:	a7 97       	sbiw	r28, 0x27	; 39
    66fa:	a8 96       	adiw	r28, 0x28	; 40
    66fc:	8f af       	std	Y+63, r24	; 0x3f
    66fe:	a8 97       	sbiw	r28, 0x28	; 40
    6700:	a9 96       	adiw	r28, 0x29	; 41
    6702:	9f af       	std	Y+63, r25	; 0x3f
    6704:	a9 97       	sbiw	r28, 0x29	; 41
    6706:	28 2d       	mov	r18, r8
    6708:	39 2d       	mov	r19, r9
    670a:	4a 2d       	mov	r20, r10
    670c:	5b 2d       	mov	r21, r11
    670e:	6c 2d       	mov	r22, r12
    6710:	7d 2d       	mov	r23, r13
    6712:	8e 2d       	mov	r24, r14
    6714:	9f 2d       	mov	r25, r15
    6716:	a2 96       	adiw	r28, 0x22	; 34
    6718:	af ac       	ldd	r10, Y+63	; 0x3f
    671a:	a2 97       	sbiw	r28, 0x22	; 34
    671c:	a3 96       	adiw	r28, 0x23	; 35
    671e:	bf ac       	ldd	r11, Y+63	; 0x3f
    6720:	a3 97       	sbiw	r28, 0x23	; 35
    6722:	a4 96       	adiw	r28, 0x24	; 36
    6724:	cf ac       	ldd	r12, Y+63	; 0x3f
    6726:	a4 97       	sbiw	r28, 0x24	; 36
    6728:	a5 96       	adiw	r28, 0x25	; 37
    672a:	df ac       	ldd	r13, Y+63	; 0x3f
    672c:	a5 97       	sbiw	r28, 0x25	; 37
    672e:	a6 96       	adiw	r28, 0x26	; 38
    6730:	ef ac       	ldd	r14, Y+63	; 0x3f
    6732:	a6 97       	sbiw	r28, 0x26	; 38
    6734:	a7 96       	adiw	r28, 0x27	; 39
    6736:	ff ac       	ldd	r15, Y+63	; 0x3f
    6738:	a7 97       	sbiw	r28, 0x27	; 39
    673a:	a8 96       	adiw	r28, 0x28	; 40
    673c:	0f ad       	ldd	r16, Y+63	; 0x3f
    673e:	a8 97       	sbiw	r28, 0x28	; 40
    6740:	a9 96       	adiw	r28, 0x29	; 41
    6742:	1f ad       	ldd	r17, Y+63	; 0x3f
    6744:	a9 97       	sbiw	r28, 0x29	; 41
    6746:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    674a:	82 2e       	mov	r8, r18
    674c:	93 2e       	mov	r9, r19
    674e:	a4 2e       	mov	r10, r20
    6750:	b5 2e       	mov	r11, r21
    6752:	c6 2e       	mov	r12, r22
    6754:	d7 2e       	mov	r13, r23
    6756:	e8 2e       	mov	r14, r24
    6758:	f9 2e       	mov	r15, r25
    675a:	28 2d       	mov	r18, r8
    675c:	39 2d       	mov	r19, r9
    675e:	4a 2d       	mov	r20, r10
    6760:	5b 2d       	mov	r21, r11
    6762:	6c 2d       	mov	r22, r12
    6764:	7d 2d       	mov	r23, r13
    6766:	8e 2d       	mov	r24, r14
    6768:	9f 2d       	mov	r25, r15
    676a:	02 e0       	ldi	r16, 0x02	; 2
    676c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    6770:	aa 96       	adiw	r28, 0x2a	; 42
    6772:	2f af       	std	Y+63, r18	; 0x3f
    6774:	aa 97       	sbiw	r28, 0x2a	; 42
    6776:	ab 96       	adiw	r28, 0x2b	; 43
    6778:	3f af       	std	Y+63, r19	; 0x3f
    677a:	ab 97       	sbiw	r28, 0x2b	; 43
    677c:	ac 96       	adiw	r28, 0x2c	; 44
    677e:	4f af       	std	Y+63, r20	; 0x3f
    6780:	ac 97       	sbiw	r28, 0x2c	; 44
    6782:	ad 96       	adiw	r28, 0x2d	; 45
    6784:	5f af       	std	Y+63, r21	; 0x3f
    6786:	ad 97       	sbiw	r28, 0x2d	; 45
    6788:	ae 96       	adiw	r28, 0x2e	; 46
    678a:	6f af       	std	Y+63, r22	; 0x3f
    678c:	ae 97       	sbiw	r28, 0x2e	; 46
    678e:	af 96       	adiw	r28, 0x2f	; 47
    6790:	7f af       	std	Y+63, r23	; 0x3f
    6792:	af 97       	sbiw	r28, 0x2f	; 47
    6794:	e0 96       	adiw	r28, 0x30	; 48
    6796:	8f af       	std	Y+63, r24	; 0x3f
    6798:	e0 97       	sbiw	r28, 0x30	; 48
    679a:	e1 96       	adiw	r28, 0x31	; 49
    679c:	9f af       	std	Y+63, r25	; 0x3f
    679e:	e1 97       	sbiw	r28, 0x31	; 49
    67a0:	28 2d       	mov	r18, r8
    67a2:	39 2d       	mov	r19, r9
    67a4:	4a 2d       	mov	r20, r10
    67a6:	5b 2d       	mov	r21, r11
    67a8:	6c 2d       	mov	r22, r12
    67aa:	7d 2d       	mov	r23, r13
    67ac:	8e 2d       	mov	r24, r14
    67ae:	9f 2d       	mov	r25, r15
    67b0:	aa 96       	adiw	r28, 0x2a	; 42
    67b2:	af ac       	ldd	r10, Y+63	; 0x3f
    67b4:	aa 97       	sbiw	r28, 0x2a	; 42
    67b6:	ab 96       	adiw	r28, 0x2b	; 43
    67b8:	bf ac       	ldd	r11, Y+63	; 0x3f
    67ba:	ab 97       	sbiw	r28, 0x2b	; 43
    67bc:	ac 96       	adiw	r28, 0x2c	; 44
    67be:	cf ac       	ldd	r12, Y+63	; 0x3f
    67c0:	ac 97       	sbiw	r28, 0x2c	; 44
    67c2:	ad 96       	adiw	r28, 0x2d	; 45
    67c4:	df ac       	ldd	r13, Y+63	; 0x3f
    67c6:	ad 97       	sbiw	r28, 0x2d	; 45
    67c8:	ae 96       	adiw	r28, 0x2e	; 46
    67ca:	ef ac       	ldd	r14, Y+63	; 0x3f
    67cc:	ae 97       	sbiw	r28, 0x2e	; 46
    67ce:	af 96       	adiw	r28, 0x2f	; 47
    67d0:	ff ac       	ldd	r15, Y+63	; 0x3f
    67d2:	af 97       	sbiw	r28, 0x2f	; 47
    67d4:	e0 96       	adiw	r28, 0x30	; 48
    67d6:	0f ad       	ldd	r16, Y+63	; 0x3f
    67d8:	e0 97       	sbiw	r28, 0x30	; 48
    67da:	e1 96       	adiw	r28, 0x31	; 49
    67dc:	1f ad       	ldd	r17, Y+63	; 0x3f
    67de:	e1 97       	sbiw	r28, 0x31	; 49
    67e0:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    67e4:	22 2e       	mov	r2, r18
    67e6:	33 2e       	mov	r3, r19
    67e8:	44 2e       	mov	r4, r20
    67ea:	55 2e       	mov	r5, r21
    67ec:	66 2e       	mov	r6, r22
    67ee:	77 2e       	mov	r7, r23
    67f0:	88 2e       	mov	r8, r24
    67f2:	99 2e       	mov	r9, r25
    67f4:	0f 2e       	mov	r0, r31
    67f6:	f6 e0       	ldi	r31, 0x06	; 6
    67f8:	af 2e       	mov	r10, r31
    67fa:	f0 2d       	mov	r31, r0
    67fc:	b1 2c       	mov	r11, r1
    67fe:	c1 2c       	mov	r12, r1
    6800:	d1 2c       	mov	r13, r1
    6802:	e1 2c       	mov	r14, r1
    6804:	f1 2c       	mov	r15, r1
    6806:	00 e0       	ldi	r16, 0x00	; 0
    6808:	10 e0       	ldi	r17, 0x00	; 0
    680a:	22 2d       	mov	r18, r2
    680c:	33 2d       	mov	r19, r3
    680e:	44 2d       	mov	r20, r4
    6810:	55 2d       	mov	r21, r5
    6812:	66 2d       	mov	r22, r6
    6814:	77 2d       	mov	r23, r7
    6816:	88 2d       	mov	r24, r8
    6818:	99 2d       	mov	r25, r9
    681a:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    681e:	22 2e       	mov	r2, r18
    6820:	33 2e       	mov	r3, r19
    6822:	44 2e       	mov	r4, r20
    6824:	55 2e       	mov	r5, r21
    6826:	66 2e       	mov	r6, r22
    6828:	77 2e       	mov	r7, r23
    682a:	88 2e       	mov	r8, r24
    682c:	99 2e       	mov	r9, r25
    682e:	a2 2c       	mov	r10, r2
    6830:	b3 2c       	mov	r11, r3
    6832:	c4 2c       	mov	r12, r4
    6834:	d5 2c       	mov	r13, r5
    6836:	e6 2c       	mov	r14, r6
    6838:	f7 2c       	mov	r15, r7
    683a:	08 2d       	mov	r16, r8
    683c:	19 2d       	mov	r17, r9
    683e:	2a 2d       	mov	r18, r10
    6840:	3b 2d       	mov	r19, r11
    6842:	4c 2d       	mov	r20, r12
    6844:	5d 2d       	mov	r21, r13
    6846:	6e 2d       	mov	r22, r14
    6848:	7f 2d       	mov	r23, r15
    684a:	80 2f       	mov	r24, r16
    684c:	91 2f       	mov	r25, r17
    684e:	29 51       	subi	r18, 0x19	; 25
    6850:	3c 4f       	sbci	r19, 0xFC	; 252
    6852:	4f 4f       	sbci	r20, 0xFF	; 255
    6854:	5f 4f       	sbci	r21, 0xFF	; 255
    6856:	6f 4f       	sbci	r22, 0xFF	; 255
    6858:	7f 4f       	sbci	r23, 0xFF	; 255
    685a:	8f 4f       	sbci	r24, 0xFF	; 255
    685c:	9f 4f       	sbci	r25, 0xFF	; 255
    685e:	a2 2e       	mov	r10, r18
    6860:	b3 2e       	mov	r11, r19
    6862:	c4 2e       	mov	r12, r20
    6864:	d5 2e       	mov	r13, r21
    6866:	e6 2e       	mov	r14, r22
    6868:	f7 2e       	mov	r15, r23
    686a:	08 2f       	mov	r16, r24
    686c:	19 2f       	mov	r17, r25
    686e:	2a 2d       	mov	r18, r10
    6870:	3b 2d       	mov	r19, r11
    6872:	4c 2d       	mov	r20, r12
    6874:	5d 2d       	mov	r21, r13
    6876:	6e 2d       	mov	r22, r14
    6878:	7f 2d       	mov	r23, r15
    687a:	80 2f       	mov	r24, r16
    687c:	91 2f       	mov	r25, r17
    687e:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    6882:	dc 01       	movw	r26, r24
    6884:	cb 01       	movw	r24, r22
    6886:	20 e0       	ldi	r18, 0x00	; 0
    6888:	30 e0       	ldi	r19, 0x00	; 0
    688a:	4a e7       	ldi	r20, 0x7A	; 122
    688c:	54 e4       	ldi	r21, 0x44	; 68
    688e:	bc 01       	movw	r22, r24
    6890:	cd 01       	movw	r24, r26
    6892:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    6896:	dc 01       	movw	r26, r24
    6898:	cb 01       	movw	r24, r22
    689a:	bc 01       	movw	r22, r24
    689c:	cd 01       	movw	r24, r26
    689e:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    68a2:	a2 2e       	mov	r10, r18
    68a4:	b3 2e       	mov	r11, r19
    68a6:	c4 2e       	mov	r12, r20
    68a8:	d5 2e       	mov	r13, r21
    68aa:	e6 2e       	mov	r14, r22
    68ac:	f7 2e       	mov	r15, r23
    68ae:	08 2f       	mov	r16, r24
    68b0:	19 2f       	mov	r17, r25
    68b2:	d6 01       	movw	r26, r12
    68b4:	c5 01       	movw	r24, r10
    68b6:	bc 01       	movw	r22, r24
    68b8:	cd 01       	movw	r24, r26
    68ba:	0e 94 7d 24 	call	0x48fa	; 0x48fa <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_RTS1_DRV,			LOW);	// Serial line ready
    68be:	60 e0       	ldi	r22, 0x00	; 0
    68c0:	8f e2       	ldi	r24, 0x2F	; 47
    68c2:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>
				delay_ms(1);
    68c6:	0e 94 71 24 	call	0x48e2	; 0x48e2 <sysclk_get_cpu_hz>
    68ca:	dc 01       	movw	r26, r24
    68cc:	cb 01       	movw	r24, r22
    68ce:	1c 01       	movw	r2, r24
    68d0:	2d 01       	movw	r4, r26
    68d2:	61 2c       	mov	r6, r1
    68d4:	71 2c       	mov	r7, r1
    68d6:	43 01       	movw	r8, r6
    68d8:	0f 2e       	mov	r0, r31
    68da:	f6 e0       	ldi	r31, 0x06	; 6
    68dc:	af 2e       	mov	r10, r31
    68de:	f0 2d       	mov	r31, r0
    68e0:	b1 2c       	mov	r11, r1
    68e2:	c1 2c       	mov	r12, r1
    68e4:	d1 2c       	mov	r13, r1
    68e6:	e1 2c       	mov	r14, r1
    68e8:	f1 2c       	mov	r15, r1
    68ea:	00 e0       	ldi	r16, 0x00	; 0
    68ec:	10 e0       	ldi	r17, 0x00	; 0
    68ee:	22 2d       	mov	r18, r2
    68f0:	33 2d       	mov	r19, r3
    68f2:	44 2d       	mov	r20, r4
    68f4:	55 2d       	mov	r21, r5
    68f6:	66 2d       	mov	r22, r6
    68f8:	77 2d       	mov	r23, r7
    68fa:	88 2d       	mov	r24, r8
    68fc:	99 2d       	mov	r25, r9
    68fe:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    6902:	22 2e       	mov	r2, r18
    6904:	33 2e       	mov	r3, r19
    6906:	44 2e       	mov	r4, r20
    6908:	55 2e       	mov	r5, r21
    690a:	66 2e       	mov	r6, r22
    690c:	77 2e       	mov	r7, r23
    690e:	88 2e       	mov	r8, r24
    6910:	99 2e       	mov	r9, r25
    6912:	a2 2c       	mov	r10, r2
    6914:	b3 2c       	mov	r11, r3
    6916:	c4 2c       	mov	r12, r4
    6918:	d5 2c       	mov	r13, r5
    691a:	e6 2c       	mov	r14, r6
    691c:	f7 2c       	mov	r15, r7
    691e:	08 2d       	mov	r16, r8
    6920:	19 2d       	mov	r17, r9
    6922:	2a 2d       	mov	r18, r10
    6924:	3b 2d       	mov	r19, r11
    6926:	4c 2d       	mov	r20, r12
    6928:	5d 2d       	mov	r21, r13
    692a:	6e 2d       	mov	r22, r14
    692c:	7f 2d       	mov	r23, r15
    692e:	80 2f       	mov	r24, r16
    6930:	91 2f       	mov	r25, r17
    6932:	29 51       	subi	r18, 0x19	; 25
    6934:	3c 4f       	sbci	r19, 0xFC	; 252
    6936:	4f 4f       	sbci	r20, 0xFF	; 255
    6938:	5f 4f       	sbci	r21, 0xFF	; 255
    693a:	6f 4f       	sbci	r22, 0xFF	; 255
    693c:	7f 4f       	sbci	r23, 0xFF	; 255
    693e:	8f 4f       	sbci	r24, 0xFF	; 255
    6940:	9f 4f       	sbci	r25, 0xFF	; 255
    6942:	a2 2e       	mov	r10, r18
    6944:	b3 2e       	mov	r11, r19
    6946:	c4 2e       	mov	r12, r20
    6948:	d5 2e       	mov	r13, r21
    694a:	e6 2e       	mov	r14, r22
    694c:	f7 2e       	mov	r15, r23
    694e:	08 2f       	mov	r16, r24
    6950:	19 2f       	mov	r17, r25
    6952:	2a 2d       	mov	r18, r10
    6954:	3b 2d       	mov	r19, r11
    6956:	4c 2d       	mov	r20, r12
    6958:	5d 2d       	mov	r21, r13
    695a:	6e 2d       	mov	r22, r14
    695c:	7f 2d       	mov	r23, r15
    695e:	80 2f       	mov	r24, r16
    6960:	91 2f       	mov	r25, r17
    6962:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    6966:	dc 01       	movw	r26, r24
    6968:	cb 01       	movw	r24, r22
    696a:	20 e0       	ldi	r18, 0x00	; 0
    696c:	30 e0       	ldi	r19, 0x00	; 0
    696e:	4a e7       	ldi	r20, 0x7A	; 122
    6970:	54 e4       	ldi	r21, 0x44	; 68
    6972:	bc 01       	movw	r22, r24
    6974:	cd 01       	movw	r24, r26
    6976:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    697a:	dc 01       	movw	r26, r24
    697c:	cb 01       	movw	r24, r22
    697e:	bc 01       	movw	r22, r24
    6980:	cd 01       	movw	r24, r26
    6982:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    6986:	a2 2e       	mov	r10, r18
    6988:	b3 2e       	mov	r11, r19
    698a:	c4 2e       	mov	r12, r20
    698c:	d5 2e       	mov	r13, r21
    698e:	e6 2e       	mov	r14, r22
    6990:	f7 2e       	mov	r15, r23
    6992:	08 2f       	mov	r16, r24
    6994:	19 2f       	mov	r17, r25
    6996:	d6 01       	movw	r26, r12
    6998:	c5 01       	movw	r24, r10
    699a:	bc 01       	movw	r22, r24
    699c:	cd 01       	movw	r24, r26
    699e:	0e 94 7d 24 	call	0x48fa	; 0x48fa <__portable_avr_delay_cycles>
			}
		}
	}
    69a2:	58 ca       	rjmp	.-2896   	; 0x5e54 <serial_start+0x5a0>
				cpu_irq_restore(flags);
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R))
				break;
    69a4:	00 00       	nop
			}
		}
	}

	/* Set the baud rate to AUTO or fixed rate */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IPR_X, USART_SIM808_BAUDRATE);
    69a6:	1f 92       	push	r1
    69a8:	1f 92       	push	r1
    69aa:	85 e2       	ldi	r24, 0x25	; 37
    69ac:	8f 93       	push	r24
    69ae:	80 e8       	ldi	r24, 0x80	; 128
    69b0:	8f 93       	push	r24
    69b2:	89 ee       	ldi	r24, 0xE9	; 233
    69b4:	95 e0       	ldi	r25, 0x05	; 5
    69b6:	89 2f       	mov	r24, r25
    69b8:	8f 93       	push	r24
    69ba:	89 ee       	ldi	r24, 0xE9	; 233
    69bc:	95 e0       	ldi	r25, 0x05	; 5
    69be:	8f 93       	push	r24
    69c0:	1f 92       	push	r1
    69c2:	80 e8       	ldi	r24, 0x80	; 128
    69c4:	8f 93       	push	r24
    69c6:	80 e3       	ldi	r24, 0x30	; 48
    69c8:	9b e2       	ldi	r25, 0x2B	; 43
    69ca:	89 2f       	mov	r24, r25
    69cc:	8f 93       	push	r24
    69ce:	80 e3       	ldi	r24, 0x30	; 48
    69d0:	9b e2       	ldi	r25, 0x2B	; 43
    69d2:	8f 93       	push	r24
    69d4:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    69d8:	2d b7       	in	r18, 0x3d	; 61
    69da:	3e b7       	in	r19, 0x3e	; 62
    69dc:	26 5f       	subi	r18, 0xF6	; 246
    69de:	3f 4f       	sbci	r19, 0xFF	; 255
    69e0:	cd bf       	out	0x3d, r28	; 61
    69e2:	de bf       	out	0x3e, r29	; 62
    69e4:	8e 83       	std	Y+6, r24	; 0x06
    69e6:	9f 83       	std	Y+7, r25	; 0x07
	serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    69e8:	8e 81       	ldd	r24, Y+6	; 0x06
    69ea:	40 e0       	ldi	r20, 0x00	; 0
    69ec:	68 2f       	mov	r22, r24
    69ee:	80 e3       	ldi	r24, 0x30	; 48
    69f0:	9b e2       	ldi	r25, 0x2B	; 43
    69f2:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serial_sim808_sendAndResponse>

	/* Set handshaking of both directions to hardware CTS/RTS */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX, 2, 2);
    69f6:	1f 92       	push	r1
    69f8:	82 e0       	ldi	r24, 0x02	; 2
    69fa:	8f 93       	push	r24
    69fc:	1f 92       	push	r1
    69fe:	82 e0       	ldi	r24, 0x02	; 2
    6a00:	8f 93       	push	r24
    6a02:	86 ef       	ldi	r24, 0xF6	; 246
    6a04:	95 e0       	ldi	r25, 0x05	; 5
    6a06:	89 2f       	mov	r24, r25
    6a08:	8f 93       	push	r24
    6a0a:	86 ef       	ldi	r24, 0xF6	; 246
    6a0c:	95 e0       	ldi	r25, 0x05	; 5
    6a0e:	8f 93       	push	r24
    6a10:	1f 92       	push	r1
    6a12:	80 e8       	ldi	r24, 0x80	; 128
    6a14:	8f 93       	push	r24
    6a16:	80 e3       	ldi	r24, 0x30	; 48
    6a18:	9b e2       	ldi	r25, 0x2B	; 43
    6a1a:	89 2f       	mov	r24, r25
    6a1c:	8f 93       	push	r24
    6a1e:	80 e3       	ldi	r24, 0x30	; 48
    6a20:	9b e2       	ldi	r25, 0x2B	; 43
    6a22:	8f 93       	push	r24
    6a24:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6a28:	4d b7       	in	r20, 0x3d	; 61
    6a2a:	5e b7       	in	r21, 0x3e	; 62
    6a2c:	46 5f       	subi	r20, 0xF6	; 246
    6a2e:	5f 4f       	sbci	r21, 0xFF	; 255
    6a30:	cd bf       	out	0x3d, r28	; 61
    6a32:	de bf       	out	0x3e, r29	; 62
    6a34:	8e 83       	std	Y+6, r24	; 0x06
    6a36:	9f 83       	std	Y+7, r25	; 0x07
	serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    6a38:	8e 81       	ldd	r24, Y+6	; 0x06
    6a3a:	40 e0       	ldi	r20, 0x00	; 0
    6a3c:	68 2f       	mov	r22, r24
    6a3e:	80 e3       	ldi	r24, 0x30	; 48
    6a40:	9b e2       	ldi	r25, 0x2B	; 43
    6a42:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serial_sim808_sendAndResponse>

	/* Turn of echoing */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_ATE_X, 0);
    6a46:	1f 92       	push	r1
    6a48:	1f 92       	push	r1
    6a4a:	85 e0       	ldi	r24, 0x05	; 5
    6a4c:	96 e0       	ldi	r25, 0x06	; 6
    6a4e:	89 2f       	mov	r24, r25
    6a50:	8f 93       	push	r24
    6a52:	85 e0       	ldi	r24, 0x05	; 5
    6a54:	96 e0       	ldi	r25, 0x06	; 6
    6a56:	8f 93       	push	r24
    6a58:	1f 92       	push	r1
    6a5a:	80 e8       	ldi	r24, 0x80	; 128
    6a5c:	8f 93       	push	r24
    6a5e:	80 e3       	ldi	r24, 0x30	; 48
    6a60:	9b e2       	ldi	r25, 0x2B	; 43
    6a62:	89 2f       	mov	r24, r25
    6a64:	8f 93       	push	r24
    6a66:	80 e3       	ldi	r24, 0x30	; 48
    6a68:	9b e2       	ldi	r25, 0x2B	; 43
    6a6a:	8f 93       	push	r24
    6a6c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6a70:	6d b7       	in	r22, 0x3d	; 61
    6a72:	7e b7       	in	r23, 0x3e	; 62
    6a74:	68 5f       	subi	r22, 0xF8	; 248
    6a76:	7f 4f       	sbci	r23, 0xFF	; 255
    6a78:	cd bf       	out	0x3d, r28	; 61
    6a7a:	de bf       	out	0x3e, r29	; 62
    6a7c:	8e 83       	std	Y+6, r24	; 0x06
    6a7e:	9f 83       	std	Y+7, r25	; 0x07
	serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    6a80:	8e 81       	ldd	r24, Y+6	; 0x06
    6a82:	40 e0       	ldi	r20, 0x00	; 0
    6a84:	68 2f       	mov	r22, r24
    6a86:	80 e3       	ldi	r24, 0x30	; 48
    6a88:	9b e2       	ldi	r25, 0x2B	; 43
    6a8a:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serial_sim808_sendAndResponse>

	/* Turn on error descriptions */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X, 2);
    6a8e:	1f 92       	push	r1
    6a90:	82 e0       	ldi	r24, 0x02	; 2
    6a92:	8f 93       	push	r24
    6a94:	8d e0       	ldi	r24, 0x0D	; 13
    6a96:	96 e0       	ldi	r25, 0x06	; 6
    6a98:	89 2f       	mov	r24, r25
    6a9a:	8f 93       	push	r24
    6a9c:	8d e0       	ldi	r24, 0x0D	; 13
    6a9e:	96 e0       	ldi	r25, 0x06	; 6
    6aa0:	8f 93       	push	r24
    6aa2:	1f 92       	push	r1
    6aa4:	80 e8       	ldi	r24, 0x80	; 128
    6aa6:	8f 93       	push	r24
    6aa8:	80 e3       	ldi	r24, 0x30	; 48
    6aaa:	9b e2       	ldi	r25, 0x2B	; 43
    6aac:	89 2f       	mov	r24, r25
    6aae:	8f 93       	push	r24
    6ab0:	80 e3       	ldi	r24, 0x30	; 48
    6ab2:	9b e2       	ldi	r25, 0x2B	; 43
    6ab4:	8f 93       	push	r24
    6ab6:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6aba:	ed b7       	in	r30, 0x3d	; 61
    6abc:	fe b7       	in	r31, 0x3e	; 62
    6abe:	38 96       	adiw	r30, 0x08	; 8
    6ac0:	cd bf       	out	0x3d, r28	; 61
    6ac2:	de bf       	out	0x3e, r29	; 62
    6ac4:	8e 83       	std	Y+6, r24	; 0x06
    6ac6:	9f 83       	std	Y+7, r25	; 0x07
	serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    6ac8:	8e 81       	ldd	r24, Y+6	; 0x06
    6aca:	40 e0       	ldi	r20, 0x00	; 0
    6acc:	68 2f       	mov	r22, r24
    6ace:	80 e3       	ldi	r24, 0x30	; 48
    6ad0:	9b e2       	ldi	r25, 0x2B	; 43
    6ad2:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serial_sim808_sendAndResponse>

	/* Turn on registering information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CREG_X, 2);
    6ad6:	1f 92       	push	r1
    6ad8:	82 e0       	ldi	r24, 0x02	; 2
    6ada:	8f 93       	push	r24
    6adc:	8a e1       	ldi	r24, 0x1A	; 26
    6ade:	96 e0       	ldi	r25, 0x06	; 6
    6ae0:	89 2f       	mov	r24, r25
    6ae2:	8f 93       	push	r24
    6ae4:	8a e1       	ldi	r24, 0x1A	; 26
    6ae6:	96 e0       	ldi	r25, 0x06	; 6
    6ae8:	8f 93       	push	r24
    6aea:	1f 92       	push	r1
    6aec:	80 e8       	ldi	r24, 0x80	; 128
    6aee:	8f 93       	push	r24
    6af0:	80 e3       	ldi	r24, 0x30	; 48
    6af2:	9b e2       	ldi	r25, 0x2B	; 43
    6af4:	89 2f       	mov	r24, r25
    6af6:	8f 93       	push	r24
    6af8:	80 e3       	ldi	r24, 0x30	; 48
    6afa:	9b e2       	ldi	r25, 0x2B	; 43
    6afc:	8f 93       	push	r24
    6afe:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6b02:	0d b7       	in	r16, 0x3d	; 61
    6b04:	1e b7       	in	r17, 0x3e	; 62
    6b06:	08 5f       	subi	r16, 0xF8	; 248
    6b08:	1f 4f       	sbci	r17, 0xFF	; 255
    6b0a:	cd bf       	out	0x3d, r28	; 61
    6b0c:	de bf       	out	0x3e, r29	; 62
    6b0e:	8e 83       	std	Y+6, r24	; 0x06
    6b10:	9f 83       	std	Y+7, r25	; 0x07
	serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    6b12:	8e 81       	ldd	r24, Y+6	; 0x06
    6b14:	40 e0       	ldi	r20, 0x00	; 0
    6b16:	68 2f       	mov	r22, r24
    6b18:	80 e3       	ldi	r24, 0x30	; 48
    6b1a:	9b e2       	ldi	r25, 0x2B	; 43
    6b1c:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serial_sim808_sendAndResponse>

	/* Activation of all functionalities */
	serial_gsm_activation(g_gsm_enable);
    6b20:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_gsm_enable>
    6b24:	0e 94 8e 27 	call	0x4f1c	; 0x4f1c <serial_gsm_activation>
		serial_sim808_sendAndResponse(g_prepare_buf, len, false);
	}
	#endif

	/* Enable GNSS (GPS, Glonass, ...) and send a position fix request */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_01, 1);
    6b28:	1f 92       	push	r1
    6b2a:	81 e0       	ldi	r24, 0x01	; 1
    6b2c:	8f 93       	push	r24
    6b2e:	87 e2       	ldi	r24, 0x27	; 39
    6b30:	96 e0       	ldi	r25, 0x06	; 6
    6b32:	89 2f       	mov	r24, r25
    6b34:	8f 93       	push	r24
    6b36:	87 e2       	ldi	r24, 0x27	; 39
    6b38:	96 e0       	ldi	r25, 0x06	; 6
    6b3a:	8f 93       	push	r24
    6b3c:	1f 92       	push	r1
    6b3e:	80 e8       	ldi	r24, 0x80	; 128
    6b40:	8f 93       	push	r24
    6b42:	80 e3       	ldi	r24, 0x30	; 48
    6b44:	9b e2       	ldi	r25, 0x2B	; 43
    6b46:	89 2f       	mov	r24, r25
    6b48:	8f 93       	push	r24
    6b4a:	80 e3       	ldi	r24, 0x30	; 48
    6b4c:	9b e2       	ldi	r25, 0x2B	; 43
    6b4e:	8f 93       	push	r24
    6b50:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6b54:	2d b7       	in	r18, 0x3d	; 61
    6b56:	3e b7       	in	r19, 0x3e	; 62
    6b58:	28 5f       	subi	r18, 0xF8	; 248
    6b5a:	3f 4f       	sbci	r19, 0xFF	; 255
    6b5c:	cd bf       	out	0x3d, r28	; 61
    6b5e:	de bf       	out	0x3e, r29	; 62
    6b60:	8e 83       	std	Y+6, r24	; 0x06
    6b62:	9f 83       	std	Y+7, r25	; 0x07
	serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    6b64:	8e 81       	ldd	r24, Y+6	; 0x06
    6b66:	40 e0       	ldi	r20, 0x00	; 0
    6b68:	68 2f       	mov	r22, r24
    6b6a:	80 e3       	ldi	r24, 0x30	; 48
    6b6c:	9b e2       	ldi	r25, 0x2B	; 43
    6b6e:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serial_sim808_sendAndResponse>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_02);
    6b72:	87 e3       	ldi	r24, 0x37	; 55
    6b74:	96 e0       	ldi	r25, 0x06	; 6
    6b76:	89 2f       	mov	r24, r25
    6b78:	8f 93       	push	r24
    6b7a:	87 e3       	ldi	r24, 0x37	; 55
    6b7c:	96 e0       	ldi	r25, 0x06	; 6
    6b7e:	8f 93       	push	r24
    6b80:	1f 92       	push	r1
    6b82:	80 e8       	ldi	r24, 0x80	; 128
    6b84:	8f 93       	push	r24
    6b86:	80 e3       	ldi	r24, 0x30	; 48
    6b88:	9b e2       	ldi	r25, 0x2B	; 43
    6b8a:	89 2f       	mov	r24, r25
    6b8c:	8f 93       	push	r24
    6b8e:	80 e3       	ldi	r24, 0x30	; 48
    6b90:	9b e2       	ldi	r25, 0x2B	; 43
    6b92:	8f 93       	push	r24
    6b94:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6b98:	0f 90       	pop	r0
    6b9a:	0f 90       	pop	r0
    6b9c:	0f 90       	pop	r0
    6b9e:	0f 90       	pop	r0
    6ba0:	0f 90       	pop	r0
    6ba2:	0f 90       	pop	r0
    6ba4:	8e 83       	std	Y+6, r24	; 0x06
    6ba6:	9f 83       	std	Y+7, r25	; 0x07
	serial_sim808_sendAndResponse(g_prepare_buf, len, false);
    6ba8:	8e 81       	ldd	r24, Y+6	; 0x06
    6baa:	40 e0       	ldi	r20, 0x00	; 0
    6bac:	68 2f       	mov	r22, r24
    6bae:	80 e3       	ldi	r24, 0x30	; 48
    6bb0:	9b e2       	ldi	r25, 0x2B	; 43
    6bb2:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serial_sim808_sendAndResponse>
	}
	#endif


	/* Inform about baud rate match - LCD */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_INITED);
    6bb6:	85 e9       	ldi	r24, 0x95	; 149
    6bb8:	94 e0       	ldi	r25, 0x04	; 4
    6bba:	89 2f       	mov	r24, r25
    6bbc:	8f 93       	push	r24
    6bbe:	85 e9       	ldi	r24, 0x95	; 149
    6bc0:	94 e0       	ldi	r25, 0x04	; 4
    6bc2:	8f 93       	push	r24
    6bc4:	1f 92       	push	r1
    6bc6:	80 e8       	ldi	r24, 0x80	; 128
    6bc8:	8f 93       	push	r24
    6bca:	80 e3       	ldi	r24, 0x30	; 48
    6bcc:	9b e2       	ldi	r25, 0x2B	; 43
    6bce:	89 2f       	mov	r24, r25
    6bd0:	8f 93       	push	r24
    6bd2:	80 e3       	ldi	r24, 0x30	; 48
    6bd4:	9b e2       	ldi	r25, 0x2B	; 43
    6bd6:	8f 93       	push	r24
    6bd8:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6bdc:	0f 90       	pop	r0
    6bde:	0f 90       	pop	r0
    6be0:	0f 90       	pop	r0
    6be2:	0f 90       	pop	r0
    6be4:	0f 90       	pop	r0
    6be6:	0f 90       	pop	r0
    6be8:	8e 83       	std	Y+6, r24	; 0x06
    6bea:	9f 83       	std	Y+7, r25	; 0x07
	task_twi2_lcd_str(8,  8 * 10, g_prepare_buf);
    6bec:	40 e3       	ldi	r20, 0x30	; 48
    6bee:	5b e2       	ldi	r21, 0x2B	; 43
    6bf0:	60 e5       	ldi	r22, 0x50	; 80
    6bf2:	88 e0       	ldi	r24, 0x08	; 8
    6bf4:	0e 94 95 8b 	call	0x1172a	; 0x1172a <task_twi2_lcd_str>

	/* Inform about baud rate match - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_SYNCED);
    6bf8:	83 e3       	ldi	r24, 0x33	; 51
    6bfa:	95 e0       	ldi	r25, 0x05	; 5
    6bfc:	89 2f       	mov	r24, r25
    6bfe:	8f 93       	push	r24
    6c00:	83 e3       	ldi	r24, 0x33	; 51
    6c02:	95 e0       	ldi	r25, 0x05	; 5
    6c04:	8f 93       	push	r24
    6c06:	1f 92       	push	r1
    6c08:	80 e8       	ldi	r24, 0x80	; 128
    6c0a:	8f 93       	push	r24
    6c0c:	80 e3       	ldi	r24, 0x30	; 48
    6c0e:	9b e2       	ldi	r25, 0x2B	; 43
    6c10:	89 2f       	mov	r24, r25
    6c12:	8f 93       	push	r24
    6c14:	80 e3       	ldi	r24, 0x30	; 48
    6c16:	9b e2       	ldi	r25, 0x2B	; 43
    6c18:	8f 93       	push	r24
    6c1a:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6c1e:	0f 90       	pop	r0
    6c20:	0f 90       	pop	r0
    6c22:	0f 90       	pop	r0
    6c24:	0f 90       	pop	r0
    6c26:	0f 90       	pop	r0
    6c28:	0f 90       	pop	r0
    6c2a:	8e 83       	std	Y+6, r24	; 0x06
    6c2c:	9f 83       	std	Y+7, r25	; 0x07
	udi_write_tx_buf(g_prepare_buf, len, false);
    6c2e:	8e 81       	ldd	r24, Y+6	; 0x06
    6c30:	40 e0       	ldi	r20, 0x00	; 0
    6c32:	68 2f       	mov	r22, r24
    6c34:	80 e3       	ldi	r24, 0x30	; 48
    6c36:	9b e2       	ldi	r25, 0x2B	; 43
    6c38:	c8 d7       	rcall	.+3984   	; 0x7bca <udi_write_tx_buf>
}
    6c3a:	00 00       	nop
    6c3c:	c0 59       	subi	r28, 0x90	; 144
    6c3e:	df 4f       	sbci	r29, 0xFF	; 255
    6c40:	cd bf       	out	0x3d, r28	; 61
    6c42:	de bf       	out	0x3e, r29	; 62
    6c44:	df 91       	pop	r29
    6c46:	cf 91       	pop	r28
    6c48:	1f 91       	pop	r17
    6c4a:	0f 91       	pop	r16
    6c4c:	ff 90       	pop	r15
    6c4e:	ef 90       	pop	r14
    6c50:	df 90       	pop	r13
    6c52:	cf 90       	pop	r12
    6c54:	bf 90       	pop	r11
    6c56:	af 90       	pop	r10
    6c58:	9f 90       	pop	r9
    6c5a:	8f 90       	pop	r8
    6c5c:	7f 90       	pop	r7
    6c5e:	6f 90       	pop	r6
    6c60:	5f 90       	pop	r5
    6c62:	4f 90       	pop	r4
    6c64:	3f 90       	pop	r3
    6c66:	2f 90       	pop	r2
    6c68:	08 95       	ret

00006c6a <serial_gprs_establish>:

void serial_gprs_establish(void)
{
    6c6a:	cf 93       	push	r28
    6c6c:	df 93       	push	r29
    6c6e:	1f 92       	push	r1
    6c70:	1f 92       	push	r1
    6c72:	cd b7       	in	r28, 0x3d	; 61
    6c74:	de b7       	in	r29, 0x3e	; 62
	if (g_gsm_enable && g_gsm_aprs_enable) {
    6c76:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_gsm_enable>
    6c7a:	88 23       	and	r24, r24
    6c7c:	09 f4       	brne	.+2      	; 0x6c80 <serial_gprs_establish+0x16>
    6c7e:	4e c0       	rjmp	.+156    	; 0x6d1c <serial_gprs_establish+0xb2>
    6c80:	80 91 77 28 	lds	r24, 0x2877	; 0x802877 <g_gsm_aprs_enable>
    6c84:	88 23       	and	r24, r24
    6c86:	09 f4       	brne	.+2      	; 0x6c8a <serial_gprs_establish+0x20>
    6c88:	49 c0       	rjmp	.+146    	; 0x6d1c <serial_gprs_establish+0xb2>
		int len;

		/* LCD information */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_WAIT);
    6c8a:	80 eb       	ldi	r24, 0xB0	; 176
    6c8c:	94 e0       	ldi	r25, 0x04	; 4
    6c8e:	89 2f       	mov	r24, r25
    6c90:	8f 93       	push	r24
    6c92:	80 eb       	ldi	r24, 0xB0	; 176
    6c94:	94 e0       	ldi	r25, 0x04	; 4
    6c96:	8f 93       	push	r24
    6c98:	1f 92       	push	r1
    6c9a:	80 e8       	ldi	r24, 0x80	; 128
    6c9c:	8f 93       	push	r24
    6c9e:	80 e3       	ldi	r24, 0x30	; 48
    6ca0:	9b e2       	ldi	r25, 0x2B	; 43
    6ca2:	89 2f       	mov	r24, r25
    6ca4:	8f 93       	push	r24
    6ca6:	80 e3       	ldi	r24, 0x30	; 48
    6ca8:	9b e2       	ldi	r25, 0x2B	; 43
    6caa:	8f 93       	push	r24
    6cac:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6cb0:	0f 90       	pop	r0
    6cb2:	0f 90       	pop	r0
    6cb4:	0f 90       	pop	r0
    6cb6:	0f 90       	pop	r0
    6cb8:	0f 90       	pop	r0
    6cba:	0f 90       	pop	r0
    6cbc:	89 83       	std	Y+1, r24	; 0x01
    6cbe:	9a 83       	std	Y+2, r25	; 0x02
		task_twi2_lcd_str(8,  9 * 10, g_prepare_buf);
    6cc0:	40 e3       	ldi	r20, 0x30	; 48
    6cc2:	5b e2       	ldi	r21, 0x2B	; 43
    6cc4:	6a e5       	ldi	r22, 0x5A	; 90
    6cc6:	88 e0       	ldi	r24, 0x08	; 8
    6cc8:	0e 94 95 8b 	call	0x1172a	; 0x1172a <task_twi2_lcd_str>

		/* USB information */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_WAIT_CONNECT);
    6ccc:	87 e5       	ldi	r24, 0x57	; 87
    6cce:	95 e0       	ldi	r25, 0x05	; 5
    6cd0:	89 2f       	mov	r24, r25
    6cd2:	8f 93       	push	r24
    6cd4:	87 e5       	ldi	r24, 0x57	; 87
    6cd6:	95 e0       	ldi	r25, 0x05	; 5
    6cd8:	8f 93       	push	r24
    6cda:	1f 92       	push	r1
    6cdc:	80 e8       	ldi	r24, 0x80	; 128
    6cde:	8f 93       	push	r24
    6ce0:	80 e3       	ldi	r24, 0x30	; 48
    6ce2:	9b e2       	ldi	r25, 0x2B	; 43
    6ce4:	89 2f       	mov	r24, r25
    6ce6:	8f 93       	push	r24
    6ce8:	80 e3       	ldi	r24, 0x30	; 48
    6cea:	9b e2       	ldi	r25, 0x2B	; 43
    6cec:	8f 93       	push	r24
    6cee:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6cf2:	0f 90       	pop	r0
    6cf4:	0f 90       	pop	r0
    6cf6:	0f 90       	pop	r0
    6cf8:	0f 90       	pop	r0
    6cfa:	0f 90       	pop	r0
    6cfc:	0f 90       	pop	r0
    6cfe:	89 83       	std	Y+1, r24	; 0x01
    6d00:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    6d02:	89 81       	ldd	r24, Y+1	; 0x01
    6d04:	40 e0       	ldi	r20, 0x00	; 0
    6d06:	68 2f       	mov	r22, r24
    6d08:	80 e3       	ldi	r24, 0x30	; 48
    6d0a:	9b e2       	ldi	r25, 0x2B	; 43
    6d0c:	5e d7       	rcall	.+3772   	; 0x7bca <udi_write_tx_buf>

		/* Establish GPRS connection */
		yield_ms(15000);
    6d0e:	88 e9       	ldi	r24, 0x98	; 152
    6d10:	9a e3       	ldi	r25, 0x3A	; 58
    6d12:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
		serial_send_gprs_open();
    6d16:	0e 94 b0 27 	call	0x4f60	; 0x4f60 <serial_send_gprs_open>
	udi_write_tx_buf(g_prepare_buf, len, false);
}

void serial_gprs_establish(void)
{
	if (g_gsm_enable && g_gsm_aprs_enable) {
    6d1a:	02 c0       	rjmp	.+4      	; 0x6d20 <serial_gprs_establish+0xb6>
		/* Establish GPRS connection */
		yield_ms(15000);
		serial_send_gprs_open();

	} else {
		g_gsm_aprs_connected = false;
    6d1c:	10 92 78 28 	sts	0x2878, r1	; 0x802878 <g_gsm_aprs_connected>
	}
}
    6d20:	00 00       	nop
    6d22:	0f 90       	pop	r0
    6d24:	0f 90       	pop	r0
    6d26:	df 91       	pop	r29
    6d28:	cf 91       	pop	r28
    6d2a:	08 95       	ret

00006d2c <serial_send_gns_urc>:

void serial_send_gns_urc(uint8_t val)
{
    6d2c:	cf 93       	push	r28
    6d2e:	df 93       	push	r29
    6d30:	00 d0       	rcall	.+0      	; 0x6d32 <serial_send_gns_urc+0x6>
    6d32:	cd b7       	in	r28, 0x3d	; 61
    6d34:	de b7       	in	r29, 0x3e	; 62
    6d36:	8b 83       	std	Y+3, r24	; 0x03
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_03, val);
    6d38:	8b 81       	ldd	r24, Y+3	; 0x03
    6d3a:	88 2f       	mov	r24, r24
    6d3c:	90 e0       	ldi	r25, 0x00	; 0
    6d3e:	29 2f       	mov	r18, r25
    6d40:	2f 93       	push	r18
    6d42:	8f 93       	push	r24
    6d44:	84 e4       	ldi	r24, 0x44	; 68
    6d46:	96 e0       	ldi	r25, 0x06	; 6
    6d48:	89 2f       	mov	r24, r25
    6d4a:	8f 93       	push	r24
    6d4c:	84 e4       	ldi	r24, 0x44	; 68
    6d4e:	96 e0       	ldi	r25, 0x06	; 6
    6d50:	8f 93       	push	r24
    6d52:	1f 92       	push	r1
    6d54:	80 e8       	ldi	r24, 0x80	; 128
    6d56:	8f 93       	push	r24
    6d58:	80 e3       	ldi	r24, 0x30	; 48
    6d5a:	9b e2       	ldi	r25, 0x2B	; 43
    6d5c:	89 2f       	mov	r24, r25
    6d5e:	8f 93       	push	r24
    6d60:	80 e3       	ldi	r24, 0x30	; 48
    6d62:	9b e2       	ldi	r25, 0x2B	; 43
    6d64:	8f 93       	push	r24
    6d66:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    6d6a:	2d b7       	in	r18, 0x3d	; 61
    6d6c:	3e b7       	in	r19, 0x3e	; 62
    6d6e:	28 5f       	subi	r18, 0xF8	; 248
    6d70:	3f 4f       	sbci	r19, 0xFF	; 255
    6d72:	cd bf       	out	0x3d, r28	; 61
    6d74:	de bf       	out	0x3e, r29	; 62
    6d76:	89 83       	std	Y+1, r24	; 0x01
    6d78:	9a 83       	std	Y+2, r25	; 0x02
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    6d7a:	89 81       	ldd	r24, Y+1	; 0x01
    6d7c:	9a 81       	ldd	r25, Y+2	; 0x02
    6d7e:	ac 01       	movw	r20, r24
    6d80:	60 e3       	ldi	r22, 0x30	; 48
    6d82:	7b e2       	ldi	r23, 0x2B	; 43
    6d84:	80 ea       	ldi	r24, 0xA0	; 160
    6d86:	9b e0       	ldi	r25, 0x0B	; 11
    6d88:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
}
    6d8c:	00 00       	nop
    6d8e:	23 96       	adiw	r28, 0x03	; 3
    6d90:	cd bf       	out	0x3d, r28	; 61
    6d92:	de bf       	out	0x3e, r29	; 62
    6d94:	df 91       	pop	r29
    6d96:	cf 91       	pop	r28
    6d98:	08 95       	ret

00006d9a <serial_filter_inStream>:

static bool serial_filter_inStream(const char* buf, uint16_t len)
{
    6d9a:	2f 92       	push	r2
    6d9c:	3f 92       	push	r3
    6d9e:	4f 92       	push	r4
    6da0:	5f 92       	push	r5
    6da2:	6f 92       	push	r6
    6da4:	7f 92       	push	r7
    6da6:	8f 92       	push	r8
    6da8:	9f 92       	push	r9
    6daa:	af 92       	push	r10
    6dac:	bf 92       	push	r11
    6dae:	cf 92       	push	r12
    6db0:	df 92       	push	r13
    6db2:	ef 92       	push	r14
    6db4:	ff 92       	push	r15
    6db6:	0f 93       	push	r16
    6db8:	1f 93       	push	r17
    6dba:	cf 93       	push	r28
    6dbc:	df 93       	push	r29
    6dbe:	cd b7       	in	r28, 0x3d	; 61
    6dc0:	de b7       	in	r29, 0x3e	; 62
    6dc2:	cb 54       	subi	r28, 0x4B	; 75
    6dc4:	d1 09       	sbc	r29, r1
    6dc6:	cd bf       	out	0x3d, r28	; 61
    6dc8:	de bf       	out	0x3e, r29	; 62
    6dca:	88 af       	std	Y+56, r24	; 0x38
    6dcc:	99 af       	std	Y+57, r25	; 0x39
    6dce:	6a af       	std	Y+58, r22	; 0x3a
    6dd0:	7b af       	std	Y+59, r23	; 0x3b
	/* Sanity check for minimum length */
	if (!len) {
    6dd2:	8a ad       	ldd	r24, Y+58	; 0x3a
    6dd4:	9b ad       	ldd	r25, Y+59	; 0x3b
    6dd6:	89 2b       	or	r24, r25
    6dd8:	11 f4       	brne	.+4      	; 0x6dde <serial_filter_inStream+0x44>
		return true;
    6dda:	81 e0       	ldi	r24, 0x01	; 1
    6ddc:	97 c5       	rjmp	.+2862   	; 0x790c <serial_filter_inStream+0xb72>
    6dde:	88 ef       	ldi	r24, 0xF8	; 248
    6de0:	96 e0       	ldi	r25, 0x06	; 6
    6de2:	8c a3       	std	Y+36, r24	; 0x24
    6de4:	9d a3       	std	Y+37, r25	; 0x25
static inline size_t strlen_P(const char * s);
#else
extern size_t __strlen_P(const char *) __ATTR_CONST__;  /* internal helper function */
__attribute__((__always_inline__)) static __inline__ size_t strlen_P(const char * s);
static __inline__ size_t strlen_P(const char *s) {
  return __builtin_constant_p(__builtin_strlen(s))
    6de6:	8c a1       	ldd	r24, Y+36	; 0x24
    6de8:	9d a1       	ldd	r25, Y+37	; 0x25
    6dea:	0f 94 a1 33 	call	0x26742	; 0x26742 <__strlen_P>
	}

	/* Check for +UGNSINF sentence reply */
	const int gnsInf_len = strlen_P(PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    6dee:	8e 87       	std	Y+14, r24	; 0x0e
    6df0:	9f 87       	std	Y+15, r25	; 0x0f

	const char* lineEnd_ptr = strchr(buf, '\n');
    6df2:	88 ad       	ldd	r24, Y+56	; 0x38
    6df4:	99 ad       	ldd	r25, Y+57	; 0x39
    6df6:	6a e0       	ldi	r22, 0x0A	; 10
    6df8:	70 e0       	ldi	r23, 0x00	; 0
    6dfa:	0f 94 12 34 	call	0x26824	; 0x26824 <strchr>
    6dfe:	88 8b       	std	Y+16, r24	; 0x10
    6e00:	99 8b       	std	Y+17, r25	; 0x11
	const int lineEnd_idx = lineEnd_ptr ?  (lineEnd_ptr - buf) : (len - 1);
    6e02:	88 89       	ldd	r24, Y+16	; 0x10
    6e04:	99 89       	ldd	r25, Y+17	; 0x11
    6e06:	89 2b       	or	r24, r25
    6e08:	49 f0       	breq	.+18     	; 0x6e1c <serial_filter_inStream+0x82>
    6e0a:	28 89       	ldd	r18, Y+16	; 0x10
    6e0c:	39 89       	ldd	r19, Y+17	; 0x11
    6e0e:	88 ad       	ldd	r24, Y+56	; 0x38
    6e10:	99 ad       	ldd	r25, Y+57	; 0x39
    6e12:	a9 01       	movw	r20, r18
    6e14:	48 1b       	sub	r20, r24
    6e16:	59 0b       	sbc	r21, r25
    6e18:	ca 01       	movw	r24, r20
    6e1a:	03 c0       	rjmp	.+6      	; 0x6e22 <serial_filter_inStream+0x88>
    6e1c:	8a ad       	ldd	r24, Y+58	; 0x3a
    6e1e:	9b ad       	ldd	r25, Y+59	; 0x3b
    6e20:	01 97       	sbiw	r24, 0x01	; 1
    6e22:	8a 8b       	std	Y+18, r24	; 0x12
    6e24:	9b 8b       	std	Y+19, r25	; 0x13

	const char* gnsInf_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    6e26:	88 ad       	ldd	r24, Y+56	; 0x38
    6e28:	99 ad       	ldd	r25, Y+57	; 0x39
    6e2a:	68 ef       	ldi	r22, 0xF8	; 248
    6e2c:	76 e0       	ldi	r23, 0x06	; 6
    6e2e:	0f 94 db 33 	call	0x267b6	; 0x267b6 <strstr_P>
    6e32:	8c 8b       	std	Y+20, r24	; 0x14
    6e34:	9d 8b       	std	Y+21, r25	; 0x15
	const int gnsInf_idx = gnsInf_ptr ?  (gnsInf_ptr - buf) : (len - 1);
    6e36:	8c 89       	ldd	r24, Y+20	; 0x14
    6e38:	9d 89       	ldd	r25, Y+21	; 0x15
    6e3a:	89 2b       	or	r24, r25
    6e3c:	49 f0       	breq	.+18     	; 0x6e50 <serial_filter_inStream+0xb6>
    6e3e:	2c 89       	ldd	r18, Y+20	; 0x14
    6e40:	3d 89       	ldd	r19, Y+21	; 0x15
    6e42:	88 ad       	ldd	r24, Y+56	; 0x38
    6e44:	99 ad       	ldd	r25, Y+57	; 0x39
    6e46:	f9 01       	movw	r30, r18
    6e48:	e8 1b       	sub	r30, r24
    6e4a:	f9 0b       	sbc	r31, r25
    6e4c:	cf 01       	movw	r24, r30
    6e4e:	03 c0       	rjmp	.+6      	; 0x6e56 <serial_filter_inStream+0xbc>
    6e50:	8a ad       	ldd	r24, Y+58	; 0x3a
    6e52:	9b ad       	ldd	r25, Y+59	; 0x3b
    6e54:	01 97       	sbiw	r24, 0x01	; 1
    6e56:	8e 8b       	std	Y+22, r24	; 0x16
    6e58:	9f 8b       	std	Y+23, r25	; 0x17

	const char* rxOk_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R);
    6e5a:	88 ad       	ldd	r24, Y+56	; 0x38
    6e5c:	99 ad       	ldd	r25, Y+57	; 0x39
    6e5e:	65 ef       	ldi	r22, 0xF5	; 245
    6e60:	76 e0       	ldi	r23, 0x06	; 6
    6e62:	0f 94 db 33 	call	0x267b6	; 0x267b6 <strstr_P>
    6e66:	88 8f       	std	Y+24, r24	; 0x18
    6e68:	99 8f       	std	Y+25, r25	; 0x19
	if (rxOk_ptr) {
    6e6a:	88 8d       	ldd	r24, Y+24	; 0x18
    6e6c:	99 8d       	ldd	r25, Y+25	; 0x19
    6e6e:	89 2b       	or	r24, r25
    6e70:	19 f0       	breq	.+6      	; 0x6e78 <serial_filter_inStream+0xde>
		g_usart1_rx_OK = true;
    6e72:	81 e0       	ldi	r24, 0x01	; 1
    6e74:	80 93 73 26 	sts	0x2673, r24	; 0x802673 <g_usart1_rx_OK>
	}

	/* Responders for SIM808 initiated requests/status */
	if (g_gsm_enable && g_gsm_aprs_enable) {
    6e78:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_gsm_enable>
    6e7c:	88 23       	and	r24, r24
    6e7e:	09 f4       	brne	.+2      	; 0x6e82 <serial_filter_inStream+0xe8>
    6e80:	5e c0       	rjmp	.+188    	; 0x6f3e <serial_filter_inStream+0x1a4>
    6e82:	80 91 77 28 	lds	r24, 0x2877	; 0x802877 <g_gsm_aprs_enable>
    6e86:	88 23       	and	r24, r24
    6e88:	09 f4       	brne	.+2      	; 0x6e8c <serial_filter_inStream+0xf2>
    6e8a:	59 c0       	rjmp	.+178    	; 0x6f3e <serial_filter_inStream+0x1a4>
		if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R) - 1)) {
    6e8c:	88 ad       	ldd	r24, Y+56	; 0x38
    6e8e:	99 ad       	ldd	r25, Y+57	; 0x39
    6e90:	47 e0       	ldi	r20, 0x07	; 7
    6e92:	50 e0       	ldi	r21, 0x00	; 0
    6e94:	62 e0       	ldi	r22, 0x02	; 2
    6e96:	77 e0       	ldi	r23, 0x07	; 7
    6e98:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    6e9c:	89 2b       	or	r24, r25
    6e9e:	d1 f4       	brne	.+52     	; 0x6ed4 <serial_filter_inStream+0x13a>
			int val[1] = { 0 };
    6ea0:	1e a2       	std	Y+38, r1	; 0x26
    6ea2:	1f a2       	std	Y+39, r1	; 0x27
			if (myStringToVar((char*)buf + (sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    6ea4:	88 ad       	ldd	r24, Y+56	; 0x38
    6ea6:	99 ad       	ldd	r25, Y+57	; 0x39
    6ea8:	07 96       	adiw	r24, 0x07	; 7
    6eaa:	9e 01       	movw	r18, r28
    6eac:	2a 5d       	subi	r18, 0xDA	; 218
    6eae:	3f 4f       	sbci	r19, 0xFF	; 255
    6eb0:	79 01       	movw	r14, r18
    6eb2:	00 e0       	ldi	r16, 0x00	; 0
    6eb4:	10 e0       	ldi	r17, 0x00	; 0
    6eb6:	20 e0       	ldi	r18, 0x00	; 0
    6eb8:	30 e0       	ldi	r19, 0x00	; 0
    6eba:	43 e0       	ldi	r20, 0x03	; 3
    6ebc:	50 e0       	ldi	r21, 0x00	; 0
    6ebe:	60 e0       	ldi	r22, 0x00	; 0
    6ec0:	70 e0       	ldi	r23, 0x00	; 0
    6ec2:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    6ec6:	89 2b       	or	r24, r25
    6ec8:	d1 f1       	breq	.+116    	; 0x6f3e <serial_filter_inStream+0x1a4>
				serial_gsm_rx_creg((uint8_t)val[0]);
    6eca:	8e a1       	ldd	r24, Y+38	; 0x26
    6ecc:	9f a1       	ldd	r25, Y+39	; 0x27
    6ece:	0e 94 4c 28 	call	0x5098	; 0x5098 <serial_gsm_rx_creg>
    6ed2:	35 c0       	rjmp	.+106    	; 0x6f3e <serial_filter_inStream+0x1a4>
			}

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1)) {
    6ed4:	88 ad       	ldd	r24, Y+56	; 0x38
    6ed6:	99 ad       	ldd	r25, Y+57	; 0x39
    6ed8:	48 e0       	ldi	r20, 0x08	; 8
    6eda:	50 e0       	ldi	r21, 0x00	; 0
    6edc:	6a e0       	ldi	r22, 0x0A	; 10
    6ede:	77 e0       	ldi	r23, 0x07	; 7
    6ee0:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    6ee4:	89 2b       	or	r24, r25
    6ee6:	d1 f4       	brne	.+52     	; 0x6f1c <serial_filter_inStream+0x182>
			int val[1] = { 0 };
    6ee8:	18 a6       	std	Y+40, r1	; 0x28
    6eea:	19 a6       	std	Y+41, r1	; 0x29
			if (myStringToVar((char*)buf + (sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    6eec:	88 ad       	ldd	r24, Y+56	; 0x38
    6eee:	99 ad       	ldd	r25, Y+57	; 0x39
    6ef0:	08 96       	adiw	r24, 0x08	; 8
    6ef2:	9e 01       	movw	r18, r28
    6ef4:	28 5d       	subi	r18, 0xD8	; 216
    6ef6:	3f 4f       	sbci	r19, 0xFF	; 255
    6ef8:	79 01       	movw	r14, r18
    6efa:	00 e0       	ldi	r16, 0x00	; 0
    6efc:	10 e0       	ldi	r17, 0x00	; 0
    6efe:	20 e0       	ldi	r18, 0x00	; 0
    6f00:	30 e0       	ldi	r19, 0x00	; 0
    6f02:	43 e0       	ldi	r20, 0x03	; 3
    6f04:	50 e0       	ldi	r21, 0x00	; 0
    6f06:	60 e0       	ldi	r22, 0x00	; 0
    6f08:	70 e0       	ldi	r23, 0x00	; 0
    6f0a:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    6f0e:	89 2b       	or	r24, r25
    6f10:	b1 f0       	breq	.+44     	; 0x6f3e <serial_filter_inStream+0x1a4>
				serial_gsm_rx_cgatt((uint8_t)val[0]);
    6f12:	88 a5       	ldd	r24, Y+40	; 0x28
    6f14:	99 a5       	ldd	r25, Y+41	; 0x29
    6f16:	0e 94 15 29 	call	0x522a	; 0x522a <serial_gsm_rx_cgatt>
    6f1a:	11 c0       	rjmp	.+34     	; 0x6f3e <serial_filter_inStream+0x1a4>
			}

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_RING_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_RING_R) - 1)) {
    6f1c:	88 ad       	ldd	r24, Y+56	; 0x38
    6f1e:	99 ad       	ldd	r25, Y+57	; 0x39
    6f20:	44 e0       	ldi	r20, 0x04	; 4
    6f22:	50 e0       	ldi	r21, 0x00	; 0
    6f24:	63 e1       	ldi	r22, 0x13	; 19
    6f26:	77 e0       	ldi	r23, 0x07	; 7
    6f28:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    6f2c:	89 2b       	or	r24, r25
    6f2e:	39 f4       	brne	.+14     	; 0x6f3e <serial_filter_inStream+0x1a4>
			if (g_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
    6f30:	80 91 3a 26 	lds	r24, 0x263A	; 0x80263a <g_aprs_alert_fsm_state>
    6f34:	88 23       	and	r24, r24
    6f36:	19 f4       	brne	.+6      	; 0x6f3e <serial_filter_inStream+0x1a4>
				g_aprs_alert_reason = APRS_ALERT_REASON__REQUEST;
    6f38:	86 e0       	ldi	r24, 0x06	; 6
    6f3a:	80 93 3b 26 	sts	0x263B, r24	; 0x80263b <g_aprs_alert_reason>
			}
		}
	}

	char* ptr = (char*) gnsInf_ptr;
    6f3e:	8c 89       	ldd	r24, Y+20	; 0x14
    6f40:	9d 89       	ldd	r25, Y+21	; 0x15
    6f42:	89 83       	std	Y+1, r24	; 0x01
    6f44:	9a 83       	std	Y+2, r25	; 0x02
	if (!gnsInf_ptr) {
    6f46:	8c 89       	ldd	r24, Y+20	; 0x14
    6f48:	9d 89       	ldd	r25, Y+21	; 0x15
    6f4a:	89 2b       	or	r24, r25
    6f4c:	11 f4       	brne	.+4      	; 0x6f52 <serial_filter_inStream+0x1b8>
		return false;
    6f4e:	80 e0       	ldi	r24, 0x00	; 0
    6f50:	dd c4       	rjmp	.+2490   	; 0x790c <serial_filter_inStream+0xb72>

	} else if (gnsInf_idx < lineEnd_idx) {
    6f52:	2e 89       	ldd	r18, Y+22	; 0x16
    6f54:	3f 89       	ldd	r19, Y+23	; 0x17
    6f56:	8a 89       	ldd	r24, Y+18	; 0x12
    6f58:	9b 89       	ldd	r25, Y+19	; 0x13
    6f5a:	28 17       	cp	r18, r24
    6f5c:	39 07       	cpc	r19, r25
    6f5e:	0c f0       	brlt	.+2      	; 0x6f62 <serial_filter_inStream+0x1c8>
    6f60:	d4 c4       	rjmp	.+2472   	; 0x790a <serial_filter_inStream+0xb70>
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;
    6f62:	2e 89       	ldd	r18, Y+22	; 0x16
    6f64:	3f 89       	ldd	r19, Y+23	; 0x17
    6f66:	8e 85       	ldd	r24, Y+14	; 0x0e
    6f68:	9f 85       	ldd	r25, Y+15	; 0x0f
    6f6a:	82 0f       	add	r24, r18
    6f6c:	93 1f       	adc	r25, r19
    6f6e:	9c 01       	movw	r18, r24
    6f70:	89 81       	ldd	r24, Y+1	; 0x01
    6f72:	9a 81       	ldd	r25, Y+2	; 0x02
    6f74:	82 0f       	add	r24, r18
    6f76:	93 1f       	adc	r25, r19
    6f78:	89 83       	std	Y+1, r24	; 0x01
    6f7a:	9a 83       	std	Y+2, r25	; 0x02

		uint8_t idx = 0;
    6f7c:	1b 82       	std	Y+3, r1	; 0x03
		int16_t restLen = len - (ptr - buf);
    6f7e:	29 81       	ldd	r18, Y+1	; 0x01
    6f80:	3a 81       	ldd	r19, Y+2	; 0x02
    6f82:	88 ad       	ldd	r24, Y+56	; 0x38
    6f84:	99 ad       	ldd	r25, Y+57	; 0x39
    6f86:	a9 01       	movw	r20, r18
    6f88:	48 1b       	sub	r20, r24
    6f8a:	59 0b       	sbc	r21, r25
    6f8c:	ca 01       	movw	r24, r20
    6f8e:	9c 01       	movw	r18, r24
    6f90:	8a ad       	ldd	r24, Y+58	; 0x3a
    6f92:	9b ad       	ldd	r25, Y+59	; 0x3b
    6f94:	82 1b       	sub	r24, r18
    6f96:	93 0b       	sbc	r25, r19
    6f98:	8c 83       	std	Y+4, r24	; 0x04
    6f9a:	9d 83       	std	Y+5, r25	; 0x05
		while (restLen > 0) {
    6f9c:	b0 c4       	rjmp	.+2400   	; 0x78fe <serial_filter_inStream+0xb64>
			uint64_t u64	= 0;
    6f9e:	1e 82       	std	Y+6, r1	; 0x06
    6fa0:	1f 82       	std	Y+7, r1	; 0x07
    6fa2:	18 86       	std	Y+8, r1	; 0x08
    6fa4:	19 86       	std	Y+9, r1	; 0x09
    6fa6:	1a 86       	std	Y+10, r1	; 0x0a
    6fa8:	1b 86       	std	Y+11, r1	; 0x0b
    6faa:	1c 86       	std	Y+12, r1	; 0x0c
    6fac:	1d 86       	std	Y+13, r1	; 0x0d
			long	loVal	= 0;
    6fae:	1a 8e       	std	Y+26, r1	; 0x1a
    6fb0:	1b 8e       	std	Y+27, r1	; 0x1b
    6fb2:	1c 8e       	std	Y+28, r1	; 0x1c
    6fb4:	1d 8e       	std	Y+29, r1	; 0x1d
			float	fVal	= 0.;
    6fb6:	1a a6       	std	Y+42, r1	; 0x2a
    6fb8:	1b a6       	std	Y+43, r1	; 0x2b
    6fba:	1c a6       	std	Y+44, r1	; 0x2c
    6fbc:	1d a6       	std	Y+45, r1	; 0x2d
			char*	ptr2	= NULL;
    6fbe:	1e a6       	std	Y+46, r1	; 0x2e
    6fc0:	1f a6       	std	Y+47, r1	; 0x2f
			struct calendar_date calDat;

			switch (idx) {
    6fc2:	8b 81       	ldd	r24, Y+3	; 0x03
    6fc4:	88 2f       	mov	r24, r24
    6fc6:	90 e0       	ldi	r25, 0x00	; 0
    6fc8:	09 2e       	mov	r0, r25
    6fca:	00 0c       	add	r0, r0
    6fcc:	aa 0b       	sbc	r26, r26
    6fce:	bb 0b       	sbc	r27, r27
    6fd0:	40 e0       	ldi	r20, 0x00	; 0
    6fd2:	50 e0       	ldi	r21, 0x00	; 0
    6fd4:	22 e1       	ldi	r18, 0x12	; 18
    6fd6:	30 e0       	ldi	r19, 0x00	; 0
    6fd8:	84 1b       	sub	r24, r20
    6fda:	95 0b       	sbc	r25, r21
    6fdc:	28 17       	cp	r18, r24
    6fde:	39 07       	cpc	r19, r25
    6fe0:	08 f4       	brcc	.+2      	; 0x6fe4 <serial_filter_inStream+0x24a>
    6fe2:	6e c4       	rjmp	.+2268   	; 0x78c0 <serial_filter_inStream+0xb26>
    6fe4:	fc 01       	movw	r30, r24
    6fe6:	88 27       	eor	r24, r24
    6fe8:	e2 50       	subi	r30, 0x02	; 2
    6fea:	ff 4f       	sbci	r31, 0xFF	; 255
    6fec:	8f 4f       	sbci	r24, 0xFF	; 255
    6fee:	0d 94 9b 2f 	jmp	0x25f36	; 0x25f36 <__tablejump2__>
				case  1:
				case  8:
				case 14:
				case 15:
				case 18:
					loVal = strtol(ptr, &ptr2, 10);
    6ff2:	9e 01       	movw	r18, r28
    6ff4:	22 5d       	subi	r18, 0xD2	; 210
    6ff6:	3f 4f       	sbci	r19, 0xFF	; 255
    6ff8:	89 81       	ldd	r24, Y+1	; 0x01
    6ffa:	9a 81       	ldd	r25, Y+2	; 0x02
    6ffc:	4a e0       	ldi	r20, 0x0A	; 10
    6ffe:	50 e0       	ldi	r21, 0x00	; 0
    7000:	b9 01       	movw	r22, r18
    7002:	0f 94 41 31 	call	0x26282	; 0x26282 <strtol>
    7006:	dc 01       	movw	r26, r24
    7008:	cb 01       	movw	r24, r22
    700a:	8a 8f       	std	Y+26, r24	; 0x1a
    700c:	9b 8f       	std	Y+27, r25	; 0x1b
    700e:	ac 8f       	std	Y+28, r26	; 0x1c
    7010:	bd 8f       	std	Y+29, r27	; 0x1d
					ptr = ptr2 + 1;
    7012:	8e a5       	ldd	r24, Y+46	; 0x2e
    7014:	9f a5       	ldd	r25, Y+47	; 0x2f
    7016:	01 96       	adiw	r24, 0x01	; 1
    7018:	89 83       	std	Y+1, r24	; 0x01
    701a:	9a 83       	std	Y+2, r25	; 0x02

					if        (idx ==  0) {
    701c:	8b 81       	ldd	r24, Y+3	; 0x03
    701e:	88 23       	and	r24, r24
    7020:	21 f4       	brne	.+8      	; 0x702a <serial_filter_inStream+0x290>
						g_gns_run_status = loVal;
    7022:	8a 8d       	ldd	r24, Y+26	; 0x1a
    7024:	80 93 ea 25 	sts	0x25EA, r24	; 0x8025ea <g_gns_run_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7028:	53 c4       	rjmp	.+2214   	; 0x78d0 <serial_filter_inStream+0xb36>
					ptr = ptr2 + 1;

					if        (idx ==  0) {
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
    702a:	8b 81       	ldd	r24, Y+3	; 0x03
    702c:	81 30       	cpi	r24, 0x01	; 1
    702e:	21 f4       	brne	.+8      	; 0x7038 <serial_filter_inStream+0x29e>
						g_gns_fix_status = loVal;
    7030:	8a 8d       	ldd	r24, Y+26	; 0x1a
    7032:	80 93 eb 25 	sts	0x25EB, r24	; 0x8025eb <g_gns_fix_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7036:	4c c4       	rjmp	.+2200   	; 0x78d0 <serial_filter_inStream+0xb36>
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
    7038:	8b 81       	ldd	r24, Y+3	; 0x03
    703a:	88 30       	cpi	r24, 0x08	; 8
    703c:	21 f4       	brne	.+8      	; 0x7046 <serial_filter_inStream+0x2ac>
						g_gns_fix_mode = loVal;
    703e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    7040:	80 93 00 26 	sts	0x2600, r24	; 0x802600 <g_gns_fix_mode>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7044:	45 c4       	rjmp	.+2186   	; 0x78d0 <serial_filter_inStream+0xb36>
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
    7046:	8b 81       	ldd	r24, Y+3	; 0x03
    7048:	8e 30       	cpi	r24, 0x0E	; 14
    704a:	21 f4       	brne	.+8      	; 0x7054 <serial_filter_inStream+0x2ba>
						g_gns_gps_sats_inView = loVal;
    704c:	8a 8d       	ldd	r24, Y+26	; 0x1a
    704e:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <g_gns_gps_sats_inView>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7052:	3e c4       	rjmp	.+2172   	; 0x78d0 <serial_filter_inStream+0xb36>
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
    7054:	8b 81       	ldd	r24, Y+3	; 0x03
    7056:	8f 30       	cpi	r24, 0x0F	; 15
    7058:	21 f4       	brne	.+8      	; 0x7062 <serial_filter_inStream+0x2c8>
						g_gns_gnss_sats_used = loVal;
    705a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    705c:	80 93 0e 26 	sts	0x260E, r24	; 0x80260e <g_gns_gnss_sats_used>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7060:	37 c4       	rjmp	.+2158   	; 0x78d0 <serial_filter_inStream+0xb36>
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
    7062:	8b 81       	ldd	r24, Y+3	; 0x03
    7064:	80 31       	cpi	r24, 0x10	; 16
    7066:	21 f4       	brne	.+8      	; 0x7070 <serial_filter_inStream+0x2d6>
						g_gns_glonass_sats_inView = loVal;
    7068:	8a 8d       	ldd	r24, Y+26	; 0x1a
    706a:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <g_gns_glonass_sats_inView>

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    706e:	30 c4       	rjmp	.+2144   	; 0x78d0 <serial_filter_inStream+0xb36>
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
    7070:	8b 81       	ldd	r24, Y+3	; 0x03
    7072:	82 31       	cpi	r24, 0x12	; 18
    7074:	09 f0       	breq	.+2      	; 0x7078 <serial_filter_inStream+0x2de>
    7076:	2c c4       	rjmp	.+2136   	; 0x78d0 <serial_filter_inStream+0xb36>
						g_gns_cPn0_dBHz = loVal;
    7078:	8a 8d       	ldd	r24, Y+26	; 0x1a
    707a:	80 93 10 26 	sts	0x2610, r24	; 0x802610 <g_gns_cPn0_dBHz>
					}
				break;
    707e:	28 c4       	rjmp	.+2128   	; 0x78d0 <serial_filter_inStream+0xb36>

				case  2:
					do {
						char c = *(ptr++);
    7080:	89 81       	ldd	r24, Y+1	; 0x01
    7082:	9a 81       	ldd	r25, Y+2	; 0x02
    7084:	9c 01       	movw	r18, r24
    7086:	2f 5f       	subi	r18, 0xFF	; 255
    7088:	3f 4f       	sbci	r19, 0xFF	; 255
    708a:	29 83       	std	Y+1, r18	; 0x01
    708c:	3a 83       	std	Y+2, r19	; 0x02
    708e:	fc 01       	movw	r30, r24
    7090:	80 81       	ld	r24, Z
    7092:	8e 8f       	std	Y+30, r24	; 0x1e
						if ('0' <= c && c <= '9') {
    7094:	8e 8d       	ldd	r24, Y+30	; 0x1e
    7096:	80 33       	cpi	r24, 0x30	; 48
    7098:	0c f4       	brge	.+2      	; 0x709c <serial_filter_inStream+0x302>
    709a:	bf c0       	rjmp	.+382    	; 0x721a <serial_filter_inStream+0x480>
    709c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    709e:	8a 33       	cpi	r24, 0x3A	; 58
    70a0:	0c f0       	brlt	.+2      	; 0x70a4 <serial_filter_inStream+0x30a>
    70a2:	bb c0       	rjmp	.+374    	; 0x721a <serial_filter_inStream+0x480>
							u64 *= 10;
    70a4:	2e 81       	ldd	r18, Y+6	; 0x06
    70a6:	3f 81       	ldd	r19, Y+7	; 0x07
    70a8:	48 85       	ldd	r20, Y+8	; 0x08
    70aa:	59 85       	ldd	r21, Y+9	; 0x09
    70ac:	6a 85       	ldd	r22, Y+10	; 0x0a
    70ae:	7b 85       	ldd	r23, Y+11	; 0x0b
    70b0:	8c 85       	ldd	r24, Y+12	; 0x0c
    70b2:	9d 85       	ldd	r25, Y+13	; 0x0d
    70b4:	22 2e       	mov	r2, r18
    70b6:	33 2e       	mov	r3, r19
    70b8:	44 2e       	mov	r4, r20
    70ba:	55 2e       	mov	r5, r21
    70bc:	66 2e       	mov	r6, r22
    70be:	77 2e       	mov	r7, r23
    70c0:	88 2e       	mov	r8, r24
    70c2:	99 2e       	mov	r9, r25
    70c4:	22 2d       	mov	r18, r2
    70c6:	33 2d       	mov	r19, r3
    70c8:	44 2d       	mov	r20, r4
    70ca:	55 2d       	mov	r21, r5
    70cc:	66 2d       	mov	r22, r6
    70ce:	77 2d       	mov	r23, r7
    70d0:	88 2d       	mov	r24, r8
    70d2:	99 2d       	mov	r25, r9
    70d4:	01 e0       	ldi	r16, 0x01	; 1
    70d6:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    70da:	a2 2e       	mov	r10, r18
    70dc:	b3 2e       	mov	r11, r19
    70de:	c4 2e       	mov	r12, r20
    70e0:	d5 2e       	mov	r13, r21
    70e2:	e6 2e       	mov	r14, r22
    70e4:	f7 2e       	mov	r15, r23
    70e6:	08 2f       	mov	r16, r24
    70e8:	19 2f       	mov	r17, r25
    70ea:	2a 2c       	mov	r2, r10
    70ec:	3b 2c       	mov	r3, r11
    70ee:	4c 2c       	mov	r4, r12
    70f0:	5d 2c       	mov	r5, r13
    70f2:	6e 2c       	mov	r6, r14
    70f4:	7f 2c       	mov	r7, r15
    70f6:	80 2e       	mov	r8, r16
    70f8:	91 2e       	mov	r9, r17
    70fa:	22 2d       	mov	r18, r2
    70fc:	33 2d       	mov	r19, r3
    70fe:	44 2d       	mov	r20, r4
    7100:	55 2d       	mov	r21, r5
    7102:	66 2d       	mov	r22, r6
    7104:	77 2d       	mov	r23, r7
    7106:	88 2d       	mov	r24, r8
    7108:	99 2d       	mov	r25, r9
    710a:	02 e0       	ldi	r16, 0x02	; 2
    710c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    7110:	25 96       	adiw	r28, 0x05	; 5
    7112:	2f af       	std	Y+63, r18	; 0x3f
    7114:	25 97       	sbiw	r28, 0x05	; 5
    7116:	26 96       	adiw	r28, 0x06	; 6
    7118:	3f af       	std	Y+63, r19	; 0x3f
    711a:	26 97       	sbiw	r28, 0x06	; 6
    711c:	27 96       	adiw	r28, 0x07	; 7
    711e:	4f af       	std	Y+63, r20	; 0x3f
    7120:	27 97       	sbiw	r28, 0x07	; 7
    7122:	28 96       	adiw	r28, 0x08	; 8
    7124:	5f af       	std	Y+63, r21	; 0x3f
    7126:	28 97       	sbiw	r28, 0x08	; 8
    7128:	29 96       	adiw	r28, 0x09	; 9
    712a:	6f af       	std	Y+63, r22	; 0x3f
    712c:	29 97       	sbiw	r28, 0x09	; 9
    712e:	2a 96       	adiw	r28, 0x0a	; 10
    7130:	7f af       	std	Y+63, r23	; 0x3f
    7132:	2a 97       	sbiw	r28, 0x0a	; 10
    7134:	2b 96       	adiw	r28, 0x0b	; 11
    7136:	8f af       	std	Y+63, r24	; 0x3f
    7138:	2b 97       	sbiw	r28, 0x0b	; 11
    713a:	2c 96       	adiw	r28, 0x0c	; 12
    713c:	9f af       	std	Y+63, r25	; 0x3f
    713e:	2c 97       	sbiw	r28, 0x0c	; 12
    7140:	22 2d       	mov	r18, r2
    7142:	33 2d       	mov	r19, r3
    7144:	44 2d       	mov	r20, r4
    7146:	55 2d       	mov	r21, r5
    7148:	66 2d       	mov	r22, r6
    714a:	77 2d       	mov	r23, r7
    714c:	88 2d       	mov	r24, r8
    714e:	99 2d       	mov	r25, r9
    7150:	25 96       	adiw	r28, 0x05	; 5
    7152:	af ac       	ldd	r10, Y+63	; 0x3f
    7154:	25 97       	sbiw	r28, 0x05	; 5
    7156:	26 96       	adiw	r28, 0x06	; 6
    7158:	bf ac       	ldd	r11, Y+63	; 0x3f
    715a:	26 97       	sbiw	r28, 0x06	; 6
    715c:	27 96       	adiw	r28, 0x07	; 7
    715e:	cf ac       	ldd	r12, Y+63	; 0x3f
    7160:	27 97       	sbiw	r28, 0x07	; 7
    7162:	28 96       	adiw	r28, 0x08	; 8
    7164:	df ac       	ldd	r13, Y+63	; 0x3f
    7166:	28 97       	sbiw	r28, 0x08	; 8
    7168:	29 96       	adiw	r28, 0x09	; 9
    716a:	ef ac       	ldd	r14, Y+63	; 0x3f
    716c:	29 97       	sbiw	r28, 0x09	; 9
    716e:	2a 96       	adiw	r28, 0x0a	; 10
    7170:	ff ac       	ldd	r15, Y+63	; 0x3f
    7172:	2a 97       	sbiw	r28, 0x0a	; 10
    7174:	2b 96       	adiw	r28, 0x0b	; 11
    7176:	0f ad       	ldd	r16, Y+63	; 0x3f
    7178:	2b 97       	sbiw	r28, 0x0b	; 11
    717a:	2c 96       	adiw	r28, 0x0c	; 12
    717c:	1f ad       	ldd	r17, Y+63	; 0x3f
    717e:	2c 97       	sbiw	r28, 0x0c	; 12
    7180:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    7184:	2e 83       	std	Y+6, r18	; 0x06
    7186:	3f 83       	std	Y+7, r19	; 0x07
    7188:	48 87       	std	Y+8, r20	; 0x08
    718a:	59 87       	std	Y+9, r21	; 0x09
    718c:	6a 87       	std	Y+10, r22	; 0x0a
    718e:	7b 87       	std	Y+11, r23	; 0x0b
    7190:	8c 87       	std	Y+12, r24	; 0x0c
    7192:	9d 87       	std	Y+13, r25	; 0x0d
							u64 += c - '0';
    7194:	8e 8d       	ldd	r24, Y+30	; 0x1e
    7196:	08 2e       	mov	r0, r24
    7198:	00 0c       	add	r0, r0
    719a:	99 0b       	sbc	r25, r25
    719c:	c0 97       	sbiw	r24, 0x30	; 48
    719e:	8c af       	std	Y+60, r24	; 0x3c
    71a0:	9d af       	std	Y+61, r25	; 0x3d
    71a2:	89 2f       	mov	r24, r25
    71a4:	88 0f       	add	r24, r24
    71a6:	88 0b       	sbc	r24, r24
    71a8:	8e af       	std	Y+62, r24	; 0x3e
    71aa:	8f af       	std	Y+63, r24	; 0x3f
    71ac:	21 96       	adiw	r28, 0x01	; 1
    71ae:	8f af       	std	Y+63, r24	; 0x3f
    71b0:	21 97       	sbiw	r28, 0x01	; 1
    71b2:	22 96       	adiw	r28, 0x02	; 2
    71b4:	8f af       	std	Y+63, r24	; 0x3f
    71b6:	22 97       	sbiw	r28, 0x02	; 2
    71b8:	23 96       	adiw	r28, 0x03	; 3
    71ba:	8f af       	std	Y+63, r24	; 0x3f
    71bc:	23 97       	sbiw	r28, 0x03	; 3
    71be:	24 96       	adiw	r28, 0x04	; 4
    71c0:	8f af       	std	Y+63, r24	; 0x3f
    71c2:	24 97       	sbiw	r28, 0x04	; 4
    71c4:	2c ad       	ldd	r18, Y+60	; 0x3c
    71c6:	3d ad       	ldd	r19, Y+61	; 0x3d
    71c8:	4e ad       	ldd	r20, Y+62	; 0x3e
    71ca:	5f ad       	ldd	r21, Y+63	; 0x3f
    71cc:	21 96       	adiw	r28, 0x01	; 1
    71ce:	6f ad       	ldd	r22, Y+63	; 0x3f
    71d0:	21 97       	sbiw	r28, 0x01	; 1
    71d2:	22 96       	adiw	r28, 0x02	; 2
    71d4:	7f ad       	ldd	r23, Y+63	; 0x3f
    71d6:	22 97       	sbiw	r28, 0x02	; 2
    71d8:	23 96       	adiw	r28, 0x03	; 3
    71da:	8f ad       	ldd	r24, Y+63	; 0x3f
    71dc:	23 97       	sbiw	r28, 0x03	; 3
    71de:	24 96       	adiw	r28, 0x04	; 4
    71e0:	9f ad       	ldd	r25, Y+63	; 0x3f
    71e2:	24 97       	sbiw	r28, 0x04	; 4
    71e4:	ae 80       	ldd	r10, Y+6	; 0x06
    71e6:	bf 80       	ldd	r11, Y+7	; 0x07
    71e8:	c8 84       	ldd	r12, Y+8	; 0x08
    71ea:	d9 84       	ldd	r13, Y+9	; 0x09
    71ec:	ea 84       	ldd	r14, Y+10	; 0x0a
    71ee:	fb 84       	ldd	r15, Y+11	; 0x0b
    71f0:	0c 85       	ldd	r16, Y+12	; 0x0c
    71f2:	1d 85       	ldd	r17, Y+13	; 0x0d
    71f4:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    71f8:	a2 2e       	mov	r10, r18
    71fa:	b3 2e       	mov	r11, r19
    71fc:	c4 2e       	mov	r12, r20
    71fe:	d5 2e       	mov	r13, r21
    7200:	e6 2e       	mov	r14, r22
    7202:	f7 2e       	mov	r15, r23
    7204:	08 2f       	mov	r16, r24
    7206:	19 2f       	mov	r17, r25
    7208:	ae 82       	std	Y+6, r10	; 0x06
    720a:	bf 82       	std	Y+7, r11	; 0x07
    720c:	c8 86       	std	Y+8, r12	; 0x08
    720e:	d9 86       	std	Y+9, r13	; 0x09
    7210:	ea 86       	std	Y+10, r14	; 0x0a
    7212:	fb 86       	std	Y+11, r15	; 0x0b
    7214:	0c 87       	std	Y+12, r16	; 0x0c
    7216:	1d 87       	std	Y+13, r17	; 0x0d
    7218:	03 c0       	rjmp	.+6      	; 0x7220 <serial_filter_inStream+0x486>
						} else if (c == '.') {
    721a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    721c:	8e 32       	cpi	r24, 0x2E	; 46
    721e:	09 f4       	brne	.+2      	; 0x7222 <serial_filter_inStream+0x488>
							// Skip decimal point
						} else {
							// Leave loop
							break;
						}
					} while (true);
    7220:	2f cf       	rjmp	.-418    	; 0x7080 <serial_filter_inStream+0x2e6>
							u64 += c - '0';
						} else if (c == '.') {
							// Skip decimal point
						} else {
							// Leave loop
							break;
    7222:	00 00       	nop
						}
					} while (true);

					if (u64) {
    7224:	ae 80       	ldd	r10, Y+6	; 0x06
    7226:	bf 80       	ldd	r11, Y+7	; 0x07
    7228:	c8 84       	ldd	r12, Y+8	; 0x08
    722a:	d9 84       	ldd	r13, Y+9	; 0x09
    722c:	ea 84       	ldd	r14, Y+10	; 0x0a
    722e:	fb 84       	ldd	r15, Y+11	; 0x0b
    7230:	0c 85       	ldd	r16, Y+12	; 0x0c
    7232:	1d 85       	ldd	r17, Y+13	; 0x0d
    7234:	2a 2d       	mov	r18, r10
    7236:	3b 2d       	mov	r19, r11
    7238:	4c 2d       	mov	r20, r12
    723a:	5d 2d       	mov	r21, r13
    723c:	6e 2d       	mov	r22, r14
    723e:	7f 2d       	mov	r23, r15
    7240:	80 2f       	mov	r24, r16
    7242:	91 2f       	mov	r25, r17
    7244:	a0 e0       	ldi	r26, 0x00	; 0
    7246:	0f 94 35 31 	call	0x2626a	; 0x2626a <__cmpdi2_s8>
    724a:	09 f4       	brne	.+2      	; 0x724e <serial_filter_inStream+0x4b4>
    724c:	43 c3       	rjmp	.+1670   	; 0x78d4 <serial_filter_inStream+0xb3a>
						u64	/=	1000U;
    724e:	2e 80       	ldd	r2, Y+6	; 0x06
    7250:	3f 80       	ldd	r3, Y+7	; 0x07
    7252:	48 84       	ldd	r4, Y+8	; 0x08
    7254:	59 84       	ldd	r5, Y+9	; 0x09
    7256:	6a 84       	ldd	r6, Y+10	; 0x0a
    7258:	7b 84       	ldd	r7, Y+11	; 0x0b
    725a:	8c 84       	ldd	r8, Y+12	; 0x0c
    725c:	9d 84       	ldd	r9, Y+13	; 0x0d
    725e:	0f 2e       	mov	r0, r31
    7260:	f8 ee       	ldi	r31, 0xE8	; 232
    7262:	af 2e       	mov	r10, r31
    7264:	f0 2d       	mov	r31, r0
    7266:	0f 2e       	mov	r0, r31
    7268:	f3 e0       	ldi	r31, 0x03	; 3
    726a:	bf 2e       	mov	r11, r31
    726c:	f0 2d       	mov	r31, r0
    726e:	c1 2c       	mov	r12, r1
    7270:	d1 2c       	mov	r13, r1
    7272:	e1 2c       	mov	r14, r1
    7274:	f1 2c       	mov	r15, r1
    7276:	00 e0       	ldi	r16, 0x00	; 0
    7278:	10 e0       	ldi	r17, 0x00	; 0
    727a:	22 2d       	mov	r18, r2
    727c:	33 2d       	mov	r19, r3
    727e:	44 2d       	mov	r20, r4
    7280:	55 2d       	mov	r21, r5
    7282:	66 2d       	mov	r22, r6
    7284:	77 2d       	mov	r23, r7
    7286:	88 2d       	mov	r24, r8
    7288:	99 2d       	mov	r25, r9
    728a:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    728e:	a2 2e       	mov	r10, r18
    7290:	b3 2e       	mov	r11, r19
    7292:	c4 2e       	mov	r12, r20
    7294:	d5 2e       	mov	r13, r21
    7296:	e6 2e       	mov	r14, r22
    7298:	f7 2e       	mov	r15, r23
    729a:	08 2f       	mov	r16, r24
    729c:	19 2f       	mov	r17, r25
    729e:	ae 82       	std	Y+6, r10	; 0x06
    72a0:	bf 82       	std	Y+7, r11	; 0x07
    72a2:	c8 86       	std	Y+8, r12	; 0x08
    72a4:	d9 86       	std	Y+9, r13	; 0x09
    72a6:	ea 86       	std	Y+10, r14	; 0x0a
    72a8:	fb 86       	std	Y+11, r15	; 0x0b
    72aa:	0c 87       	std	Y+12, r16	; 0x0c
    72ac:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.second	= (uint8_t) (u64 % 100U);
    72ae:	2e 80       	ldd	r2, Y+6	; 0x06
    72b0:	3f 80       	ldd	r3, Y+7	; 0x07
    72b2:	48 84       	ldd	r4, Y+8	; 0x08
    72b4:	59 84       	ldd	r5, Y+9	; 0x09
    72b6:	6a 84       	ldd	r6, Y+10	; 0x0a
    72b8:	7b 84       	ldd	r7, Y+11	; 0x0b
    72ba:	8c 84       	ldd	r8, Y+12	; 0x0c
    72bc:	9d 84       	ldd	r9, Y+13	; 0x0d
    72be:	0f 2e       	mov	r0, r31
    72c0:	f4 e6       	ldi	r31, 0x64	; 100
    72c2:	af 2e       	mov	r10, r31
    72c4:	f0 2d       	mov	r31, r0
    72c6:	b1 2c       	mov	r11, r1
    72c8:	c1 2c       	mov	r12, r1
    72ca:	d1 2c       	mov	r13, r1
    72cc:	e1 2c       	mov	r14, r1
    72ce:	f1 2c       	mov	r15, r1
    72d0:	00 e0       	ldi	r16, 0x00	; 0
    72d2:	10 e0       	ldi	r17, 0x00	; 0
    72d4:	22 2d       	mov	r18, r2
    72d6:	33 2d       	mov	r19, r3
    72d8:	44 2d       	mov	r20, r4
    72da:	55 2d       	mov	r21, r5
    72dc:	66 2d       	mov	r22, r6
    72de:	77 2d       	mov	r23, r7
    72e0:	88 2d       	mov	r24, r8
    72e2:	99 2d       	mov	r25, r9
    72e4:	0f 94 38 30 	call	0x26070	; 0x26070 <__umoddi3>
    72e8:	a2 2e       	mov	r10, r18
    72ea:	b3 2e       	mov	r11, r19
    72ec:	c4 2e       	mov	r12, r20
    72ee:	d5 2e       	mov	r13, r21
    72f0:	e6 2e       	mov	r14, r22
    72f2:	f7 2e       	mov	r15, r23
    72f4:	08 2f       	mov	r16, r24
    72f6:	19 2f       	mov	r17, r25
    72f8:	2a 2d       	mov	r18, r10
    72fa:	3b 2d       	mov	r19, r11
    72fc:	4c 2d       	mov	r20, r12
    72fe:	5d 2d       	mov	r21, r13
    7300:	6e 2d       	mov	r22, r14
    7302:	7f 2d       	mov	r23, r15
    7304:	80 2f       	mov	r24, r16
    7306:	91 2f       	mov	r25, r17
    7308:	82 2f       	mov	r24, r18
    730a:	88 ab       	std	Y+48, r24	; 0x30
						u64	/= 	100U;
    730c:	2e 80       	ldd	r2, Y+6	; 0x06
    730e:	3f 80       	ldd	r3, Y+7	; 0x07
    7310:	48 84       	ldd	r4, Y+8	; 0x08
    7312:	59 84       	ldd	r5, Y+9	; 0x09
    7314:	6a 84       	ldd	r6, Y+10	; 0x0a
    7316:	7b 84       	ldd	r7, Y+11	; 0x0b
    7318:	8c 84       	ldd	r8, Y+12	; 0x0c
    731a:	9d 84       	ldd	r9, Y+13	; 0x0d
    731c:	0f 2e       	mov	r0, r31
    731e:	f4 e6       	ldi	r31, 0x64	; 100
    7320:	af 2e       	mov	r10, r31
    7322:	f0 2d       	mov	r31, r0
    7324:	b1 2c       	mov	r11, r1
    7326:	c1 2c       	mov	r12, r1
    7328:	d1 2c       	mov	r13, r1
    732a:	e1 2c       	mov	r14, r1
    732c:	f1 2c       	mov	r15, r1
    732e:	00 e0       	ldi	r16, 0x00	; 0
    7330:	10 e0       	ldi	r17, 0x00	; 0
    7332:	22 2d       	mov	r18, r2
    7334:	33 2d       	mov	r19, r3
    7336:	44 2d       	mov	r20, r4
    7338:	55 2d       	mov	r21, r5
    733a:	66 2d       	mov	r22, r6
    733c:	77 2d       	mov	r23, r7
    733e:	88 2d       	mov	r24, r8
    7340:	99 2d       	mov	r25, r9
    7342:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    7346:	a2 2e       	mov	r10, r18
    7348:	b3 2e       	mov	r11, r19
    734a:	c4 2e       	mov	r12, r20
    734c:	d5 2e       	mov	r13, r21
    734e:	e6 2e       	mov	r14, r22
    7350:	f7 2e       	mov	r15, r23
    7352:	08 2f       	mov	r16, r24
    7354:	19 2f       	mov	r17, r25
    7356:	ae 82       	std	Y+6, r10	; 0x06
    7358:	bf 82       	std	Y+7, r11	; 0x07
    735a:	c8 86       	std	Y+8, r12	; 0x08
    735c:	d9 86       	std	Y+9, r13	; 0x09
    735e:	ea 86       	std	Y+10, r14	; 0x0a
    7360:	fb 86       	std	Y+11, r15	; 0x0b
    7362:	0c 87       	std	Y+12, r16	; 0x0c
    7364:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.minute	= (uint8_t) (u64 % 100U);
    7366:	2e 80       	ldd	r2, Y+6	; 0x06
    7368:	3f 80       	ldd	r3, Y+7	; 0x07
    736a:	48 84       	ldd	r4, Y+8	; 0x08
    736c:	59 84       	ldd	r5, Y+9	; 0x09
    736e:	6a 84       	ldd	r6, Y+10	; 0x0a
    7370:	7b 84       	ldd	r7, Y+11	; 0x0b
    7372:	8c 84       	ldd	r8, Y+12	; 0x0c
    7374:	9d 84       	ldd	r9, Y+13	; 0x0d
    7376:	0f 2e       	mov	r0, r31
    7378:	f4 e6       	ldi	r31, 0x64	; 100
    737a:	af 2e       	mov	r10, r31
    737c:	f0 2d       	mov	r31, r0
    737e:	b1 2c       	mov	r11, r1
    7380:	c1 2c       	mov	r12, r1
    7382:	d1 2c       	mov	r13, r1
    7384:	e1 2c       	mov	r14, r1
    7386:	f1 2c       	mov	r15, r1
    7388:	00 e0       	ldi	r16, 0x00	; 0
    738a:	10 e0       	ldi	r17, 0x00	; 0
    738c:	22 2d       	mov	r18, r2
    738e:	33 2d       	mov	r19, r3
    7390:	44 2d       	mov	r20, r4
    7392:	55 2d       	mov	r21, r5
    7394:	66 2d       	mov	r22, r6
    7396:	77 2d       	mov	r23, r7
    7398:	88 2d       	mov	r24, r8
    739a:	99 2d       	mov	r25, r9
    739c:	0f 94 38 30 	call	0x26070	; 0x26070 <__umoddi3>
    73a0:	a2 2e       	mov	r10, r18
    73a2:	b3 2e       	mov	r11, r19
    73a4:	c4 2e       	mov	r12, r20
    73a6:	d5 2e       	mov	r13, r21
    73a8:	e6 2e       	mov	r14, r22
    73aa:	f7 2e       	mov	r15, r23
    73ac:	08 2f       	mov	r16, r24
    73ae:	19 2f       	mov	r17, r25
    73b0:	2a 2d       	mov	r18, r10
    73b2:	3b 2d       	mov	r19, r11
    73b4:	4c 2d       	mov	r20, r12
    73b6:	5d 2d       	mov	r21, r13
    73b8:	6e 2d       	mov	r22, r14
    73ba:	7f 2d       	mov	r23, r15
    73bc:	80 2f       	mov	r24, r16
    73be:	91 2f       	mov	r25, r17
    73c0:	82 2f       	mov	r24, r18
    73c2:	89 ab       	std	Y+49, r24	; 0x31
						u64	/= 	100U;
    73c4:	2e 80       	ldd	r2, Y+6	; 0x06
    73c6:	3f 80       	ldd	r3, Y+7	; 0x07
    73c8:	48 84       	ldd	r4, Y+8	; 0x08
    73ca:	59 84       	ldd	r5, Y+9	; 0x09
    73cc:	6a 84       	ldd	r6, Y+10	; 0x0a
    73ce:	7b 84       	ldd	r7, Y+11	; 0x0b
    73d0:	8c 84       	ldd	r8, Y+12	; 0x0c
    73d2:	9d 84       	ldd	r9, Y+13	; 0x0d
    73d4:	0f 2e       	mov	r0, r31
    73d6:	f4 e6       	ldi	r31, 0x64	; 100
    73d8:	af 2e       	mov	r10, r31
    73da:	f0 2d       	mov	r31, r0
    73dc:	b1 2c       	mov	r11, r1
    73de:	c1 2c       	mov	r12, r1
    73e0:	d1 2c       	mov	r13, r1
    73e2:	e1 2c       	mov	r14, r1
    73e4:	f1 2c       	mov	r15, r1
    73e6:	00 e0       	ldi	r16, 0x00	; 0
    73e8:	10 e0       	ldi	r17, 0x00	; 0
    73ea:	22 2d       	mov	r18, r2
    73ec:	33 2d       	mov	r19, r3
    73ee:	44 2d       	mov	r20, r4
    73f0:	55 2d       	mov	r21, r5
    73f2:	66 2d       	mov	r22, r6
    73f4:	77 2d       	mov	r23, r7
    73f6:	88 2d       	mov	r24, r8
    73f8:	99 2d       	mov	r25, r9
    73fa:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    73fe:	a2 2e       	mov	r10, r18
    7400:	b3 2e       	mov	r11, r19
    7402:	c4 2e       	mov	r12, r20
    7404:	d5 2e       	mov	r13, r21
    7406:	e6 2e       	mov	r14, r22
    7408:	f7 2e       	mov	r15, r23
    740a:	08 2f       	mov	r16, r24
    740c:	19 2f       	mov	r17, r25
    740e:	ae 82       	std	Y+6, r10	; 0x06
    7410:	bf 82       	std	Y+7, r11	; 0x07
    7412:	c8 86       	std	Y+8, r12	; 0x08
    7414:	d9 86       	std	Y+9, r13	; 0x09
    7416:	ea 86       	std	Y+10, r14	; 0x0a
    7418:	fb 86       	std	Y+11, r15	; 0x0b
    741a:	0c 87       	std	Y+12, r16	; 0x0c
    741c:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.hour		= (uint8_t) (u64 % 100U);
    741e:	2e 80       	ldd	r2, Y+6	; 0x06
    7420:	3f 80       	ldd	r3, Y+7	; 0x07
    7422:	48 84       	ldd	r4, Y+8	; 0x08
    7424:	59 84       	ldd	r5, Y+9	; 0x09
    7426:	6a 84       	ldd	r6, Y+10	; 0x0a
    7428:	7b 84       	ldd	r7, Y+11	; 0x0b
    742a:	8c 84       	ldd	r8, Y+12	; 0x0c
    742c:	9d 84       	ldd	r9, Y+13	; 0x0d
    742e:	0f 2e       	mov	r0, r31
    7430:	f4 e6       	ldi	r31, 0x64	; 100
    7432:	af 2e       	mov	r10, r31
    7434:	f0 2d       	mov	r31, r0
    7436:	b1 2c       	mov	r11, r1
    7438:	c1 2c       	mov	r12, r1
    743a:	d1 2c       	mov	r13, r1
    743c:	e1 2c       	mov	r14, r1
    743e:	f1 2c       	mov	r15, r1
    7440:	00 e0       	ldi	r16, 0x00	; 0
    7442:	10 e0       	ldi	r17, 0x00	; 0
    7444:	22 2d       	mov	r18, r2
    7446:	33 2d       	mov	r19, r3
    7448:	44 2d       	mov	r20, r4
    744a:	55 2d       	mov	r21, r5
    744c:	66 2d       	mov	r22, r6
    744e:	77 2d       	mov	r23, r7
    7450:	88 2d       	mov	r24, r8
    7452:	99 2d       	mov	r25, r9
    7454:	0f 94 38 30 	call	0x26070	; 0x26070 <__umoddi3>
    7458:	a2 2e       	mov	r10, r18
    745a:	b3 2e       	mov	r11, r19
    745c:	c4 2e       	mov	r12, r20
    745e:	d5 2e       	mov	r13, r21
    7460:	e6 2e       	mov	r14, r22
    7462:	f7 2e       	mov	r15, r23
    7464:	08 2f       	mov	r16, r24
    7466:	19 2f       	mov	r17, r25
    7468:	2a 2d       	mov	r18, r10
    746a:	3b 2d       	mov	r19, r11
    746c:	4c 2d       	mov	r20, r12
    746e:	5d 2d       	mov	r21, r13
    7470:	6e 2d       	mov	r22, r14
    7472:	7f 2d       	mov	r23, r15
    7474:	80 2f       	mov	r24, r16
    7476:	91 2f       	mov	r25, r17
    7478:	82 2f       	mov	r24, r18
    747a:	8a ab       	std	Y+50, r24	; 0x32
						u64	/= 	100U;
    747c:	2e 80       	ldd	r2, Y+6	; 0x06
    747e:	3f 80       	ldd	r3, Y+7	; 0x07
    7480:	48 84       	ldd	r4, Y+8	; 0x08
    7482:	59 84       	ldd	r5, Y+9	; 0x09
    7484:	6a 84       	ldd	r6, Y+10	; 0x0a
    7486:	7b 84       	ldd	r7, Y+11	; 0x0b
    7488:	8c 84       	ldd	r8, Y+12	; 0x0c
    748a:	9d 84       	ldd	r9, Y+13	; 0x0d
    748c:	0f 2e       	mov	r0, r31
    748e:	f4 e6       	ldi	r31, 0x64	; 100
    7490:	af 2e       	mov	r10, r31
    7492:	f0 2d       	mov	r31, r0
    7494:	b1 2c       	mov	r11, r1
    7496:	c1 2c       	mov	r12, r1
    7498:	d1 2c       	mov	r13, r1
    749a:	e1 2c       	mov	r14, r1
    749c:	f1 2c       	mov	r15, r1
    749e:	00 e0       	ldi	r16, 0x00	; 0
    74a0:	10 e0       	ldi	r17, 0x00	; 0
    74a2:	22 2d       	mov	r18, r2
    74a4:	33 2d       	mov	r19, r3
    74a6:	44 2d       	mov	r20, r4
    74a8:	55 2d       	mov	r21, r5
    74aa:	66 2d       	mov	r22, r6
    74ac:	77 2d       	mov	r23, r7
    74ae:	88 2d       	mov	r24, r8
    74b0:	99 2d       	mov	r25, r9
    74b2:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    74b6:	a2 2e       	mov	r10, r18
    74b8:	b3 2e       	mov	r11, r19
    74ba:	c4 2e       	mov	r12, r20
    74bc:	d5 2e       	mov	r13, r21
    74be:	e6 2e       	mov	r14, r22
    74c0:	f7 2e       	mov	r15, r23
    74c2:	08 2f       	mov	r16, r24
    74c4:	19 2f       	mov	r17, r25
    74c6:	ae 82       	std	Y+6, r10	; 0x06
    74c8:	bf 82       	std	Y+7, r11	; 0x07
    74ca:	c8 86       	std	Y+8, r12	; 0x08
    74cc:	d9 86       	std	Y+9, r13	; 0x09
    74ce:	ea 86       	std	Y+10, r14	; 0x0a
    74d0:	fb 86       	std	Y+11, r15	; 0x0b
    74d2:	0c 87       	std	Y+12, r16	; 0x0c
    74d4:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.date		= (uint8_t) (u64 % 100U) - 1;
    74d6:	2e 80       	ldd	r2, Y+6	; 0x06
    74d8:	3f 80       	ldd	r3, Y+7	; 0x07
    74da:	48 84       	ldd	r4, Y+8	; 0x08
    74dc:	59 84       	ldd	r5, Y+9	; 0x09
    74de:	6a 84       	ldd	r6, Y+10	; 0x0a
    74e0:	7b 84       	ldd	r7, Y+11	; 0x0b
    74e2:	8c 84       	ldd	r8, Y+12	; 0x0c
    74e4:	9d 84       	ldd	r9, Y+13	; 0x0d
    74e6:	0f 2e       	mov	r0, r31
    74e8:	f4 e6       	ldi	r31, 0x64	; 100
    74ea:	af 2e       	mov	r10, r31
    74ec:	f0 2d       	mov	r31, r0
    74ee:	b1 2c       	mov	r11, r1
    74f0:	c1 2c       	mov	r12, r1
    74f2:	d1 2c       	mov	r13, r1
    74f4:	e1 2c       	mov	r14, r1
    74f6:	f1 2c       	mov	r15, r1
    74f8:	00 e0       	ldi	r16, 0x00	; 0
    74fa:	10 e0       	ldi	r17, 0x00	; 0
    74fc:	22 2d       	mov	r18, r2
    74fe:	33 2d       	mov	r19, r3
    7500:	44 2d       	mov	r20, r4
    7502:	55 2d       	mov	r21, r5
    7504:	66 2d       	mov	r22, r6
    7506:	77 2d       	mov	r23, r7
    7508:	88 2d       	mov	r24, r8
    750a:	99 2d       	mov	r25, r9
    750c:	0f 94 38 30 	call	0x26070	; 0x26070 <__umoddi3>
    7510:	a2 2e       	mov	r10, r18
    7512:	b3 2e       	mov	r11, r19
    7514:	c4 2e       	mov	r12, r20
    7516:	d5 2e       	mov	r13, r21
    7518:	e6 2e       	mov	r14, r22
    751a:	f7 2e       	mov	r15, r23
    751c:	08 2f       	mov	r16, r24
    751e:	19 2f       	mov	r17, r25
    7520:	2a 2d       	mov	r18, r10
    7522:	3b 2d       	mov	r19, r11
    7524:	4c 2d       	mov	r20, r12
    7526:	5d 2d       	mov	r21, r13
    7528:	6e 2d       	mov	r22, r14
    752a:	7f 2d       	mov	r23, r15
    752c:	80 2f       	mov	r24, r16
    752e:	91 2f       	mov	r25, r17
    7530:	82 2f       	mov	r24, r18
    7532:	81 50       	subi	r24, 0x01	; 1
    7534:	8b ab       	std	Y+51, r24	; 0x33
						u64	/= 	100U;
    7536:	2e 80       	ldd	r2, Y+6	; 0x06
    7538:	3f 80       	ldd	r3, Y+7	; 0x07
    753a:	48 84       	ldd	r4, Y+8	; 0x08
    753c:	59 84       	ldd	r5, Y+9	; 0x09
    753e:	6a 84       	ldd	r6, Y+10	; 0x0a
    7540:	7b 84       	ldd	r7, Y+11	; 0x0b
    7542:	8c 84       	ldd	r8, Y+12	; 0x0c
    7544:	9d 84       	ldd	r9, Y+13	; 0x0d
    7546:	0f 2e       	mov	r0, r31
    7548:	f4 e6       	ldi	r31, 0x64	; 100
    754a:	af 2e       	mov	r10, r31
    754c:	f0 2d       	mov	r31, r0
    754e:	b1 2c       	mov	r11, r1
    7550:	c1 2c       	mov	r12, r1
    7552:	d1 2c       	mov	r13, r1
    7554:	e1 2c       	mov	r14, r1
    7556:	f1 2c       	mov	r15, r1
    7558:	00 e0       	ldi	r16, 0x00	; 0
    755a:	10 e0       	ldi	r17, 0x00	; 0
    755c:	22 2d       	mov	r18, r2
    755e:	33 2d       	mov	r19, r3
    7560:	44 2d       	mov	r20, r4
    7562:	55 2d       	mov	r21, r5
    7564:	66 2d       	mov	r22, r6
    7566:	77 2d       	mov	r23, r7
    7568:	88 2d       	mov	r24, r8
    756a:	99 2d       	mov	r25, r9
    756c:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    7570:	a2 2e       	mov	r10, r18
    7572:	b3 2e       	mov	r11, r19
    7574:	c4 2e       	mov	r12, r20
    7576:	d5 2e       	mov	r13, r21
    7578:	e6 2e       	mov	r14, r22
    757a:	f7 2e       	mov	r15, r23
    757c:	08 2f       	mov	r16, r24
    757e:	19 2f       	mov	r17, r25
    7580:	ae 82       	std	Y+6, r10	; 0x06
    7582:	bf 82       	std	Y+7, r11	; 0x07
    7584:	c8 86       	std	Y+8, r12	; 0x08
    7586:	d9 86       	std	Y+9, r13	; 0x09
    7588:	ea 86       	std	Y+10, r14	; 0x0a
    758a:	fb 86       	std	Y+11, r15	; 0x0b
    758c:	0c 87       	std	Y+12, r16	; 0x0c
    758e:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.month	= (uint8_t) (u64 % 100U) - 1;
    7590:	2e 80       	ldd	r2, Y+6	; 0x06
    7592:	3f 80       	ldd	r3, Y+7	; 0x07
    7594:	48 84       	ldd	r4, Y+8	; 0x08
    7596:	59 84       	ldd	r5, Y+9	; 0x09
    7598:	6a 84       	ldd	r6, Y+10	; 0x0a
    759a:	7b 84       	ldd	r7, Y+11	; 0x0b
    759c:	8c 84       	ldd	r8, Y+12	; 0x0c
    759e:	9d 84       	ldd	r9, Y+13	; 0x0d
    75a0:	0f 2e       	mov	r0, r31
    75a2:	f4 e6       	ldi	r31, 0x64	; 100
    75a4:	af 2e       	mov	r10, r31
    75a6:	f0 2d       	mov	r31, r0
    75a8:	b1 2c       	mov	r11, r1
    75aa:	c1 2c       	mov	r12, r1
    75ac:	d1 2c       	mov	r13, r1
    75ae:	e1 2c       	mov	r14, r1
    75b0:	f1 2c       	mov	r15, r1
    75b2:	00 e0       	ldi	r16, 0x00	; 0
    75b4:	10 e0       	ldi	r17, 0x00	; 0
    75b6:	22 2d       	mov	r18, r2
    75b8:	33 2d       	mov	r19, r3
    75ba:	44 2d       	mov	r20, r4
    75bc:	55 2d       	mov	r21, r5
    75be:	66 2d       	mov	r22, r6
    75c0:	77 2d       	mov	r23, r7
    75c2:	88 2d       	mov	r24, r8
    75c4:	99 2d       	mov	r25, r9
    75c6:	0f 94 38 30 	call	0x26070	; 0x26070 <__umoddi3>
    75ca:	a2 2e       	mov	r10, r18
    75cc:	b3 2e       	mov	r11, r19
    75ce:	c4 2e       	mov	r12, r20
    75d0:	d5 2e       	mov	r13, r21
    75d2:	e6 2e       	mov	r14, r22
    75d4:	f7 2e       	mov	r15, r23
    75d6:	08 2f       	mov	r16, r24
    75d8:	19 2f       	mov	r17, r25
    75da:	2a 2d       	mov	r18, r10
    75dc:	3b 2d       	mov	r19, r11
    75de:	4c 2d       	mov	r20, r12
    75e0:	5d 2d       	mov	r21, r13
    75e2:	6e 2d       	mov	r22, r14
    75e4:	7f 2d       	mov	r23, r15
    75e6:	80 2f       	mov	r24, r16
    75e8:	91 2f       	mov	r25, r17
    75ea:	82 2f       	mov	r24, r18
    75ec:	81 50       	subi	r24, 0x01	; 1
    75ee:	8c ab       	std	Y+52, r24	; 0x34
						u64	/= 	100U;
    75f0:	2e 80       	ldd	r2, Y+6	; 0x06
    75f2:	3f 80       	ldd	r3, Y+7	; 0x07
    75f4:	48 84       	ldd	r4, Y+8	; 0x08
    75f6:	59 84       	ldd	r5, Y+9	; 0x09
    75f8:	6a 84       	ldd	r6, Y+10	; 0x0a
    75fa:	7b 84       	ldd	r7, Y+11	; 0x0b
    75fc:	8c 84       	ldd	r8, Y+12	; 0x0c
    75fe:	9d 84       	ldd	r9, Y+13	; 0x0d
    7600:	0f 2e       	mov	r0, r31
    7602:	f4 e6       	ldi	r31, 0x64	; 100
    7604:	af 2e       	mov	r10, r31
    7606:	f0 2d       	mov	r31, r0
    7608:	b1 2c       	mov	r11, r1
    760a:	c1 2c       	mov	r12, r1
    760c:	d1 2c       	mov	r13, r1
    760e:	e1 2c       	mov	r14, r1
    7610:	f1 2c       	mov	r15, r1
    7612:	00 e0       	ldi	r16, 0x00	; 0
    7614:	10 e0       	ldi	r17, 0x00	; 0
    7616:	22 2d       	mov	r18, r2
    7618:	33 2d       	mov	r19, r3
    761a:	44 2d       	mov	r20, r4
    761c:	55 2d       	mov	r21, r5
    761e:	66 2d       	mov	r22, r6
    7620:	77 2d       	mov	r23, r7
    7622:	88 2d       	mov	r24, r8
    7624:	99 2d       	mov	r25, r9
    7626:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    762a:	a2 2e       	mov	r10, r18
    762c:	b3 2e       	mov	r11, r19
    762e:	c4 2e       	mov	r12, r20
    7630:	d5 2e       	mov	r13, r21
    7632:	e6 2e       	mov	r14, r22
    7634:	f7 2e       	mov	r15, r23
    7636:	08 2f       	mov	r16, r24
    7638:	19 2f       	mov	r17, r25
    763a:	ae 82       	std	Y+6, r10	; 0x06
    763c:	bf 82       	std	Y+7, r11	; 0x07
    763e:	c8 86       	std	Y+8, r12	; 0x08
    7640:	d9 86       	std	Y+9, r13	; 0x09
    7642:	ea 86       	std	Y+10, r14	; 0x0a
    7644:	fb 86       	std	Y+11, r15	; 0x0b
    7646:	0c 87       	std	Y+12, r16	; 0x0c
    7648:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.year		= (uint16_t) u64;
    764a:	8e 81       	ldd	r24, Y+6	; 0x06
    764c:	9f 81       	ldd	r25, Y+7	; 0x07
    764e:	8d ab       	std	Y+53, r24	; 0x35
    7650:	9e ab       	std	Y+54, r25	; 0x36

						uint32_t l_ts	= calendar_date_to_timestamp(&calDat);
    7652:	ce 01       	movw	r24, r28
    7654:	c0 96       	adiw	r24, 0x30	; 48
    7656:	0e 94 06 4c 	call	0x980c	; 0x980c <calendar_date_to_timestamp>
    765a:	dc 01       	movw	r26, r24
    765c:	cb 01       	movw	r24, r22
    765e:	8f 8f       	std	Y+31, r24	; 0x1f
    7660:	98 a3       	std	Y+32, r25	; 0x20
    7662:	a9 a3       	std	Y+33, r26	; 0x21
    7664:	ba a3       	std	Y+34, r27	; 0x22

						flags = cpu_irq_save();
    7666:	0e 94 84 23 	call	0x4708	; 0x4708 <cpu_irq_save>
    766a:	8b a3       	std	Y+35, r24	; 0x23
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
    766c:	20 90 bc 25 	lds	r2, 0x25BC	; 0x8025bc <g_milliseconds_cnt64>
    7670:	30 90 bd 25 	lds	r3, 0x25BD	; 0x8025bd <g_milliseconds_cnt64+0x1>
    7674:	40 90 be 25 	lds	r4, 0x25BE	; 0x8025be <g_milliseconds_cnt64+0x2>
    7678:	50 90 bf 25 	lds	r5, 0x25BF	; 0x8025bf <g_milliseconds_cnt64+0x3>
    767c:	60 90 c0 25 	lds	r6, 0x25C0	; 0x8025c0 <g_milliseconds_cnt64+0x4>
    7680:	70 90 c1 25 	lds	r7, 0x25C1	; 0x8025c1 <g_milliseconds_cnt64+0x5>
    7684:	80 90 c2 25 	lds	r8, 0x25C2	; 0x8025c2 <g_milliseconds_cnt64+0x6>
    7688:	90 90 c3 25 	lds	r9, 0x25C3	; 0x8025c3 <g_milliseconds_cnt64+0x7>
    768c:	0f 2e       	mov	r0, r31
    768e:	f8 ee       	ldi	r31, 0xE8	; 232
    7690:	af 2e       	mov	r10, r31
    7692:	f0 2d       	mov	r31, r0
    7694:	0f 2e       	mov	r0, r31
    7696:	f3 e0       	ldi	r31, 0x03	; 3
    7698:	bf 2e       	mov	r11, r31
    769a:	f0 2d       	mov	r31, r0
    769c:	c1 2c       	mov	r12, r1
    769e:	d1 2c       	mov	r13, r1
    76a0:	e1 2c       	mov	r14, r1
    76a2:	f1 2c       	mov	r15, r1
    76a4:	00 e0       	ldi	r16, 0x00	; 0
    76a6:	10 e0       	ldi	r17, 0x00	; 0
    76a8:	22 2d       	mov	r18, r2
    76aa:	33 2d       	mov	r19, r3
    76ac:	44 2d       	mov	r20, r4
    76ae:	55 2d       	mov	r21, r5
    76b0:	66 2d       	mov	r22, r6
    76b2:	77 2d       	mov	r23, r7
    76b4:	88 2d       	mov	r24, r8
    76b6:	99 2d       	mov	r25, r9
    76b8:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    76bc:	a2 2e       	mov	r10, r18
    76be:	b3 2e       	mov	r11, r19
    76c0:	c4 2e       	mov	r12, r20
    76c2:	d5 2e       	mov	r13, r21
    76c4:	e6 2e       	mov	r14, r22
    76c6:	f7 2e       	mov	r15, r23
    76c8:	08 2f       	mov	r16, r24
    76ca:	19 2f       	mov	r17, r25
    76cc:	2a 2d       	mov	r18, r10
    76ce:	3b 2d       	mov	r19, r11
    76d0:	4c 2d       	mov	r20, r12
    76d2:	5d 2d       	mov	r21, r13
    76d4:	6e 2d       	mov	r22, r14
    76d6:	7f 2d       	mov	r23, r15
    76d8:	80 2f       	mov	r24, r16
    76da:	91 2f       	mov	r25, r17
    76dc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    76de:	98 a1       	ldd	r25, Y+32	; 0x20
    76e0:	a9 a1       	ldd	r26, Y+33	; 0x21
    76e2:	ba a1       	ldd	r27, Y+34	; 0x22
    76e4:	82 1b       	sub	r24, r18
    76e6:	93 0b       	sbc	r25, r19
    76e8:	a4 0b       	sbc	r26, r20
    76ea:	b5 0b       	sbc	r27, r21
    76ec:	8f 8f       	std	Y+31, r24	; 0x1f
    76ee:	98 a3       	std	Y+32, r25	; 0x20
    76f0:	a9 a3       	std	Y+33, r26	; 0x21
    76f2:	ba a3       	std	Y+34, r27	; 0x22
						g_boot_time_ts	= l_ts;
    76f4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    76f6:	98 a1       	ldd	r25, Y+32	; 0x20
    76f8:	a9 a1       	ldd	r26, Y+33	; 0x21
    76fa:	ba a1       	ldd	r27, Y+34	; 0x22
    76fc:	80 93 c4 25 	sts	0x25C4, r24	; 0x8025c4 <g_boot_time_ts>
    7700:	90 93 c5 25 	sts	0x25C5, r25	; 0x8025c5 <g_boot_time_ts+0x1>
    7704:	a0 93 c6 25 	sts	0x25C6, r26	; 0x8025c6 <g_boot_time_ts+0x2>
    7708:	b0 93 c7 25 	sts	0x25C7, r27	; 0x8025c7 <g_boot_time_ts+0x3>
						cpu_irq_restore(flags);
    770c:	8b a1       	ldd	r24, Y+35	; 0x23
    770e:	0e 94 94 23 	call	0x4728	; 0x4728 <cpu_irq_restore>
					}
				break;
    7712:	e0 c0       	rjmp	.+448    	; 0x78d4 <serial_filter_inStream+0xb3a>
				case  6:
				case  7:
				case 10:
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
    7714:	9e 01       	movw	r18, r28
    7716:	26 5d       	subi	r18, 0xD6	; 214
    7718:	3f 4f       	sbci	r19, 0xFF	; 255
    771a:	89 81       	ldd	r24, Y+1	; 0x01
    771c:	9a 81       	ldd	r25, Y+2	; 0x02
    771e:	b9 01       	movw	r22, r18
    7720:	0e 94 ea db 	call	0x1b7d4	; 0x1b7d4 <myStringToFloat>
    7724:	9c 01       	movw	r18, r24
    7726:	89 81       	ldd	r24, Y+1	; 0x01
    7728:	9a 81       	ldd	r25, Y+2	; 0x02
    772a:	82 0f       	add	r24, r18
    772c:	93 1f       	adc	r25, r19
    772e:	89 83       	std	Y+1, r24	; 0x01
    7730:	9a 83       	std	Y+2, r25	; 0x02
					if        (idx ==  3) {
    7732:	8b 81       	ldd	r24, Y+3	; 0x03
    7734:	83 30       	cpi	r24, 0x03	; 3
    7736:	d9 f4       	brne	.+54     	; 0x776e <serial_filter_inStream+0x9d4>
						if (fVal) {
    7738:	8a a5       	ldd	r24, Y+42	; 0x2a
    773a:	9b a5       	ldd	r25, Y+43	; 0x2b
    773c:	ac a5       	ldd	r26, Y+44	; 0x2c
    773e:	bd a5       	ldd	r27, Y+45	; 0x2d
    7740:	20 e0       	ldi	r18, 0x00	; 0
    7742:	30 e0       	ldi	r19, 0x00	; 0
    7744:	a9 01       	movw	r20, r18
    7746:	bc 01       	movw	r22, r24
    7748:	cd 01       	movw	r24, r26
    774a:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
    774e:	88 23       	and	r24, r24
    7750:	09 f4       	brne	.+2      	; 0x7754 <serial_filter_inStream+0x9ba>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7752:	c2 c0       	rjmp	.+388    	; 0x78d8 <serial_filter_inStream+0xb3e>
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
    7754:	8a a5       	ldd	r24, Y+42	; 0x2a
    7756:	9b a5       	ldd	r25, Y+43	; 0x2b
    7758:	ac a5       	ldd	r26, Y+44	; 0x2c
    775a:	bd a5       	ldd	r27, Y+45	; 0x2d
    775c:	80 93 ec 25 	sts	0x25EC, r24	; 0x8025ec <g_gns_lat>
    7760:	90 93 ed 25 	sts	0x25ED, r25	; 0x8025ed <g_gns_lat+0x1>
    7764:	a0 93 ee 25 	sts	0x25EE, r26	; 0x8025ee <g_gns_lat+0x2>
    7768:	b0 93 ef 25 	sts	0x25EF, r27	; 0x8025ef <g_gns_lat+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    776c:	b5 c0       	rjmp	.+362    	; 0x78d8 <serial_filter_inStream+0xb3e>
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
    776e:	8b 81       	ldd	r24, Y+3	; 0x03
    7770:	84 30       	cpi	r24, 0x04	; 4
    7772:	d9 f4       	brne	.+54     	; 0x77aa <serial_filter_inStream+0xa10>
						if (fVal) {
    7774:	8a a5       	ldd	r24, Y+42	; 0x2a
    7776:	9b a5       	ldd	r25, Y+43	; 0x2b
    7778:	ac a5       	ldd	r26, Y+44	; 0x2c
    777a:	bd a5       	ldd	r27, Y+45	; 0x2d
    777c:	20 e0       	ldi	r18, 0x00	; 0
    777e:	30 e0       	ldi	r19, 0x00	; 0
    7780:	a9 01       	movw	r20, r18
    7782:	bc 01       	movw	r22, r24
    7784:	cd 01       	movw	r24, r26
    7786:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
    778a:	88 23       	and	r24, r24
    778c:	09 f4       	brne	.+2      	; 0x7790 <serial_filter_inStream+0x9f6>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    778e:	a4 c0       	rjmp	.+328    	; 0x78d8 <serial_filter_inStream+0xb3e>
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
    7790:	8a a5       	ldd	r24, Y+42	; 0x2a
    7792:	9b a5       	ldd	r25, Y+43	; 0x2b
    7794:	ac a5       	ldd	r26, Y+44	; 0x2c
    7796:	bd a5       	ldd	r27, Y+45	; 0x2d
    7798:	80 93 f0 25 	sts	0x25F0, r24	; 0x8025f0 <g_gns_lon>
    779c:	90 93 f1 25 	sts	0x25F1, r25	; 0x8025f1 <g_gns_lon+0x1>
    77a0:	a0 93 f2 25 	sts	0x25F2, r26	; 0x8025f2 <g_gns_lon+0x2>
    77a4:	b0 93 f3 25 	sts	0x25F3, r27	; 0x8025f3 <g_gns_lon+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    77a8:	97 c0       	rjmp	.+302    	; 0x78d8 <serial_filter_inStream+0xb3e>
					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
    77aa:	8b 81       	ldd	r24, Y+3	; 0x03
    77ac:	85 30       	cpi	r24, 0x05	; 5
    77ae:	c1 f5       	brne	.+112    	; 0x7820 <serial_filter_inStream+0xa86>
						if (fVal) {
    77b0:	8a a5       	ldd	r24, Y+42	; 0x2a
    77b2:	9b a5       	ldd	r25, Y+43	; 0x2b
    77b4:	ac a5       	ldd	r26, Y+44	; 0x2c
    77b6:	bd a5       	ldd	r27, Y+45	; 0x2d
    77b8:	20 e0       	ldi	r18, 0x00	; 0
    77ba:	30 e0       	ldi	r19, 0x00	; 0
    77bc:	a9 01       	movw	r20, r18
    77be:	bc 01       	movw	r22, r24
    77c0:	cd 01       	movw	r24, r26
    77c2:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
    77c6:	88 23       	and	r24, r24
    77c8:	09 f4       	brne	.+2      	; 0x77cc <serial_filter_inStream+0xa32>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    77ca:	86 c0       	rjmp	.+268    	; 0x78d8 <serial_filter_inStream+0xb3e>
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
						if (fVal) {
							g_gns_msl_alt_m = fVal;
    77cc:	8a a5       	ldd	r24, Y+42	; 0x2a
    77ce:	9b a5       	ldd	r25, Y+43	; 0x2b
    77d0:	ac a5       	ldd	r26, Y+44	; 0x2c
    77d2:	bd a5       	ldd	r27, Y+45	; 0x2d
    77d4:	80 93 f4 25 	sts	0x25F4, r24	; 0x8025f4 <g_gns_msl_alt_m>
    77d8:	90 93 f5 25 	sts	0x25F5, r25	; 0x8025f5 <g_gns_msl_alt_m+0x1>
    77dc:	a0 93 f6 25 	sts	0x25F6, r26	; 0x8025f6 <g_gns_msl_alt_m+0x2>
    77e0:	b0 93 f7 25 	sts	0x25F7, r27	; 0x8025f7 <g_gns_msl_alt_m+0x3>
							if (g_qnh_is_auto) {
    77e4:	80 91 96 29 	lds	r24, 0x2996	; 0x802996 <g_qnh_is_auto>
    77e8:	88 23       	and	r24, r24
    77ea:	09 f4       	brne	.+2      	; 0x77ee <serial_filter_inStream+0xa54>
    77ec:	75 c0       	rjmp	.+234    	; 0x78d8 <serial_filter_inStream+0xb3e>
								g_qnh_height_m = (int16_t) (0.5f + fVal);
    77ee:	8a a5       	ldd	r24, Y+42	; 0x2a
    77f0:	9b a5       	ldd	r25, Y+43	; 0x2b
    77f2:	ac a5       	ldd	r26, Y+44	; 0x2c
    77f4:	bd a5       	ldd	r27, Y+45	; 0x2d
    77f6:	20 e0       	ldi	r18, 0x00	; 0
    77f8:	30 e0       	ldi	r19, 0x00	; 0
    77fa:	40 e0       	ldi	r20, 0x00	; 0
    77fc:	5f e3       	ldi	r21, 0x3F	; 63
    77fe:	bc 01       	movw	r22, r24
    7800:	cd 01       	movw	r24, r26
    7802:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
    7806:	dc 01       	movw	r26, r24
    7808:	cb 01       	movw	r24, r22
    780a:	bc 01       	movw	r22, r24
    780c:	cd 01       	movw	r24, r26
    780e:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
    7812:	dc 01       	movw	r26, r24
    7814:	cb 01       	movw	r24, r22
    7816:	80 93 97 29 	sts	0x2997, r24	; 0x802997 <g_qnh_height_m>
    781a:	90 93 98 29 	sts	0x2998, r25	; 0x802998 <g_qnh_height_m+0x1>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    781e:	5c c0       	rjmp	.+184    	; 0x78d8 <serial_filter_inStream+0xb3e>
							if (g_qnh_is_auto) {
								g_qnh_height_m = (int16_t) (0.5f + fVal);
							}
						}

					} else if (idx ==  6) {
    7820:	8b 81       	ldd	r24, Y+3	; 0x03
    7822:	86 30       	cpi	r24, 0x06	; 6
    7824:	69 f4       	brne	.+26     	; 0x7840 <serial_filter_inStream+0xaa6>
						g_gns_speed_kmPh = fVal;
    7826:	8a a5       	ldd	r24, Y+42	; 0x2a
    7828:	9b a5       	ldd	r25, Y+43	; 0x2b
    782a:	ac a5       	ldd	r26, Y+44	; 0x2c
    782c:	bd a5       	ldd	r27, Y+45	; 0x2d
    782e:	80 93 f8 25 	sts	0x25F8, r24	; 0x8025f8 <g_gns_speed_kmPh>
    7832:	90 93 f9 25 	sts	0x25F9, r25	; 0x8025f9 <g_gns_speed_kmPh+0x1>
    7836:	a0 93 fa 25 	sts	0x25FA, r26	; 0x8025fa <g_gns_speed_kmPh+0x2>
    783a:	b0 93 fb 25 	sts	0x25FB, r27	; 0x8025fb <g_gns_speed_kmPh+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    783e:	4c c0       	rjmp	.+152    	; 0x78d8 <serial_filter_inStream+0xb3e>
						}

					} else if (idx ==  6) {
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
    7840:	8b 81       	ldd	r24, Y+3	; 0x03
    7842:	87 30       	cpi	r24, 0x07	; 7
    7844:	69 f4       	brne	.+26     	; 0x7860 <serial_filter_inStream+0xac6>
						g_gns_course_deg = fVal;
    7846:	8a a5       	ldd	r24, Y+42	; 0x2a
    7848:	9b a5       	ldd	r25, Y+43	; 0x2b
    784a:	ac a5       	ldd	r26, Y+44	; 0x2c
    784c:	bd a5       	ldd	r27, Y+45	; 0x2d
    784e:	80 93 fc 25 	sts	0x25FC, r24	; 0x8025fc <g_gns_course_deg>
    7852:	90 93 fd 25 	sts	0x25FD, r25	; 0x8025fd <g_gns_course_deg+0x1>
    7856:	a0 93 fe 25 	sts	0x25FE, r26	; 0x8025fe <g_gns_course_deg+0x2>
    785a:	b0 93 ff 25 	sts	0x25FF, r27	; 0x8025ff <g_gns_course_deg+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    785e:	3c c0       	rjmp	.+120    	; 0x78d8 <serial_filter_inStream+0xb3e>
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
    7860:	8b 81       	ldd	r24, Y+3	; 0x03
    7862:	8a 30       	cpi	r24, 0x0A	; 10
    7864:	69 f4       	brne	.+26     	; 0x7880 <serial_filter_inStream+0xae6>
						g_gns_dop_h = fVal;
    7866:	8a a5       	ldd	r24, Y+42	; 0x2a
    7868:	9b a5       	ldd	r25, Y+43	; 0x2b
    786a:	ac a5       	ldd	r26, Y+44	; 0x2c
    786c:	bd a5       	ldd	r27, Y+45	; 0x2d
    786e:	80 93 01 26 	sts	0x2601, r24	; 0x802601 <g_gns_dop_h>
    7872:	90 93 02 26 	sts	0x2602, r25	; 0x802602 <g_gns_dop_h+0x1>
    7876:	a0 93 03 26 	sts	0x2603, r26	; 0x802603 <g_gns_dop_h+0x2>
    787a:	b0 93 04 26 	sts	0x2604, r27	; 0x802604 <g_gns_dop_h+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    787e:	2c c0       	rjmp	.+88     	; 0x78d8 <serial_filter_inStream+0xb3e>
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
    7880:	8b 81       	ldd	r24, Y+3	; 0x03
    7882:	8b 30       	cpi	r24, 0x0B	; 11
    7884:	69 f4       	brne	.+26     	; 0x78a0 <serial_filter_inStream+0xb06>
						g_gns_dop_p = fVal;
    7886:	8a a5       	ldd	r24, Y+42	; 0x2a
    7888:	9b a5       	ldd	r25, Y+43	; 0x2b
    788a:	ac a5       	ldd	r26, Y+44	; 0x2c
    788c:	bd a5       	ldd	r27, Y+45	; 0x2d
    788e:	80 93 05 26 	sts	0x2605, r24	; 0x802605 <g_gns_dop_p>
    7892:	90 93 06 26 	sts	0x2606, r25	; 0x802606 <g_gns_dop_p+0x1>
    7896:	a0 93 07 26 	sts	0x2607, r26	; 0x802607 <g_gns_dop_p+0x2>
    789a:	b0 93 08 26 	sts	0x2608, r27	; 0x802608 <g_gns_dop_p+0x3>

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    789e:	1c c0       	rjmp	.+56     	; 0x78d8 <serial_filter_inStream+0xb3e>
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
    78a0:	8b 81       	ldd	r24, Y+3	; 0x03
    78a2:	8c 30       	cpi	r24, 0x0C	; 12
    78a4:	c9 f4       	brne	.+50     	; 0x78d8 <serial_filter_inStream+0xb3e>
						g_gns_dop_v = fVal;
    78a6:	8a a5       	ldd	r24, Y+42	; 0x2a
    78a8:	9b a5       	ldd	r25, Y+43	; 0x2b
    78aa:	ac a5       	ldd	r26, Y+44	; 0x2c
    78ac:	bd a5       	ldd	r27, Y+45	; 0x2d
    78ae:	80 93 09 26 	sts	0x2609, r24	; 0x802609 <g_gns_dop_v>
    78b2:	90 93 0a 26 	sts	0x260A, r25	; 0x80260a <g_gns_dop_v+0x1>
    78b6:	a0 93 0b 26 	sts	0x260B, r26	; 0x80260b <g_gns_dop_v+0x2>
    78ba:	b0 93 0c 26 	sts	0x260C, r27	; 0x80260c <g_gns_dop_v+0x3>
					}
				break;
    78be:	0c c0       	rjmp	.+24     	; 0x78d8 <serial_filter_inStream+0xb3e>

				default:
					ptr = cueBehind(ptr, ',');
    78c0:	89 81       	ldd	r24, Y+1	; 0x01
    78c2:	9a 81       	ldd	r25, Y+2	; 0x02
    78c4:	6c e2       	ldi	r22, 0x2C	; 44
    78c6:	0e 94 be db 	call	0x1b77c	; 0x1b77c <cueBehind>
    78ca:	89 83       	std	Y+1, r24	; 0x01
    78cc:	9a 83       	std	Y+2, r25	; 0x02
    78ce:	05 c0       	rjmp	.+10     	; 0x78da <serial_filter_inStream+0xb40>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    78d0:	00 00       	nop
    78d2:	03 c0       	rjmp	.+6      	; 0x78da <serial_filter_inStream+0xb40>
						flags = cpu_irq_save();
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
						g_boot_time_ts	= l_ts;
						cpu_irq_restore(flags);
					}
				break;
    78d4:	00 00       	nop
    78d6:	01 c0       	rjmp	.+2      	; 0x78da <serial_filter_inStream+0xb40>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    78d8:	00 00       	nop

				default:
					ptr = cueBehind(ptr, ',');
			}
			restLen = len - (ptr - buf);
    78da:	29 81       	ldd	r18, Y+1	; 0x01
    78dc:	3a 81       	ldd	r19, Y+2	; 0x02
    78de:	88 ad       	ldd	r24, Y+56	; 0x38
    78e0:	99 ad       	ldd	r25, Y+57	; 0x39
    78e2:	a9 01       	movw	r20, r18
    78e4:	48 1b       	sub	r20, r24
    78e6:	59 0b       	sbc	r21, r25
    78e8:	ca 01       	movw	r24, r20
    78ea:	9c 01       	movw	r18, r24
    78ec:	8a ad       	ldd	r24, Y+58	; 0x3a
    78ee:	9b ad       	ldd	r25, Y+59	; 0x3b
    78f0:	82 1b       	sub	r24, r18
    78f2:	93 0b       	sbc	r25, r19
    78f4:	8c 83       	std	Y+4, r24	; 0x04
    78f6:	9d 83       	std	Y+5, r25	; 0x05
			idx++;
    78f8:	8b 81       	ldd	r24, Y+3	; 0x03
    78fa:	8f 5f       	subi	r24, 0xFF	; 255
    78fc:	8b 83       	std	Y+3, r24	; 0x03
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;

		uint8_t idx = 0;
		int16_t restLen = len - (ptr - buf);
		while (restLen > 0) {
    78fe:	8c 81       	ldd	r24, Y+4	; 0x04
    7900:	9d 81       	ldd	r25, Y+5	; 0x05
    7902:	18 16       	cp	r1, r24
    7904:	19 06       	cpc	r1, r25
    7906:	0c f4       	brge	.+2      	; 0x790a <serial_filter_inStream+0xb70>
    7908:	4a cb       	rjmp	.-2412   	; 0x6f9e <serial_filter_inStream+0x204>
			}
			restLen = len - (ptr - buf);
			idx++;
		}
	}
	return true;
    790a:	81 e0       	ldi	r24, 0x01	; 1
}
    790c:	c5 5b       	subi	r28, 0xB5	; 181
    790e:	df 4f       	sbci	r29, 0xFF	; 255
    7910:	cd bf       	out	0x3d, r28	; 61
    7912:	de bf       	out	0x3e, r29	; 62
    7914:	df 91       	pop	r29
    7916:	cf 91       	pop	r28
    7918:	1f 91       	pop	r17
    791a:	0f 91       	pop	r16
    791c:	ff 90       	pop	r15
    791e:	ef 90       	pop	r14
    7920:	df 90       	pop	r13
    7922:	cf 90       	pop	r12
    7924:	bf 90       	pop	r11
    7926:	af 90       	pop	r10
    7928:	9f 90       	pop	r9
    792a:	8f 90       	pop	r8
    792c:	7f 90       	pop	r7
    792e:	6f 90       	pop	r6
    7930:	5f 90       	pop	r5
    7932:	4f 90       	pop	r4
    7934:	3f 90       	pop	r3
    7936:	2f 90       	pop	r2
    7938:	08 95       	ret

0000793a <task_serial>:


void task_serial(uint32_t now)
{
    793a:	cf 93       	push	r28
    793c:	df 93       	push	r29
    793e:	cd b7       	in	r28, 0x3d	; 61
    7940:	de b7       	in	r29, 0x3e	; 62
    7942:	67 97       	sbiw	r28, 0x17	; 23
    7944:	cd bf       	out	0x3d, r28	; 61
    7946:	de bf       	out	0x3e, r29	; 62
    7948:	6c 8b       	std	Y+20, r22	; 0x14
    794a:	7d 8b       	std	Y+21, r23	; 0x15
    794c:	8e 8b       	std	Y+22, r24	; 0x16
    794e:	9f 8b       	std	Y+23, r25	; 0x17
	uint16_t len_out = 0;
    7950:	19 82       	std	Y+1, r1	; 0x01
    7952:	1a 82       	std	Y+2, r1	; 0x02

	while (g_usart1_rx_ready) {
    7954:	e0 c0       	rjmp	.+448    	; 0x7b16 <task_serial+0x1dc>
		/* Find delimiter as line end indicator - IRQ allowed */
		{
			const char* p = strchr(g_usart1_rx_buf, '\n');	// g_usart1_rx_buf has to be 0 terminated
    7956:	6a e0       	ldi	r22, 0x0A	; 10
    7958:	70 e0       	ldi	r23, 0x00	; 0
    795a:	86 e7       	ldi	r24, 0x76	; 118
    795c:	96 e2       	ldi	r25, 0x26	; 38
    795e:	0f 94 12 34 	call	0x26824	; 0x26824 <strchr>
    7962:	8d 87       	std	Y+13, r24	; 0x0d
    7964:	9e 87       	std	Y+14, r25	; 0x0e
			if (p) {
    7966:	8d 85       	ldd	r24, Y+13	; 0x0d
    7968:	9e 85       	ldd	r25, Y+14	; 0x0e
    796a:	89 2b       	or	r24, r25
    796c:	79 f0       	breq	.+30     	; 0x798c <task_serial+0x52>
				len_out = 1 + (p - g_usart1_rx_buf);
    796e:	2d 85       	ldd	r18, Y+13	; 0x0d
    7970:	3e 85       	ldd	r19, Y+14	; 0x0e
    7972:	86 e7       	ldi	r24, 0x76	; 118
    7974:	96 e2       	ldi	r25, 0x26	; 38
    7976:	41 e0       	ldi	r20, 0x01	; 1
    7978:	50 e0       	ldi	r21, 0x00	; 0
    797a:	ba 01       	movw	r22, r20
    797c:	68 1b       	sub	r22, r24
    797e:	79 0b       	sbc	r23, r25
    7980:	cb 01       	movw	r24, r22
    7982:	82 0f       	add	r24, r18
    7984:	93 1f       	adc	r25, r19
    7986:	89 83       	std	Y+1, r24	; 0x01
    7988:	9a 83       	std	Y+2, r25	; 0x02
    798a:	0c c0       	rjmp	.+24     	; 0x79a4 <task_serial+0x6a>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    798c:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    7990:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    7994:	80 3e       	cpi	r24, 0xE0	; 224
    7996:	91 40       	sbci	r25, 0x01	; 1
    7998:	08 f4       	brcc	.+2      	; 0x799c <task_serial+0x62>
    799a:	c3 c0       	rjmp	.+390    	; 0x7b22 <task_serial+0x1e8>
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer
    799c:	80 e0       	ldi	r24, 0x00	; 0
    799e:	92 e0       	ldi	r25, 0x02	; 2
    79a0:	89 83       	std	Y+1, r24	; 0x01
    79a2:	9a 83       	std	Y+2, r25	; 0x02
				return;	// not complete yet
			}
		}

		/* Process the line - IRQ allowed */
		if (len_out < C_USART1_RX_BUF_LEN) {
    79a4:	89 81       	ldd	r24, Y+1	; 0x01
    79a6:	9a 81       	ldd	r25, Y+2	; 0x02
    79a8:	81 15       	cp	r24, r1
    79aa:	92 40       	sbci	r25, 0x02	; 2
    79ac:	18 f5       	brcc	.+70     	; 0x79f4 <task_serial+0xba>
			static bool s_doNotPrint = false;

			/* Process line and get data */
			bool l_doNotPrint = serial_filter_inStream(g_usart1_rx_buf, len_out);
    79ae:	89 81       	ldd	r24, Y+1	; 0x01
    79b0:	9a 81       	ldd	r25, Y+2	; 0x02
    79b2:	bc 01       	movw	r22, r24
    79b4:	86 e7       	ldi	r24, 0x76	; 118
    79b6:	96 e2       	ldi	r25, 0x26	; 38
    79b8:	f0 d9       	rcall	.-3104   	; 0x6d9a <serial_filter_inStream>
    79ba:	8f 87       	std	Y+15, r24	; 0x0f

			/* Copy chunk of data to USB_CDC */
			if (!l_doNotPrint && (!s_doNotPrint || (len_out > 3)) && g_usb_cdc_printStatusLines_sim808) {
    79bc:	9f 85       	ldd	r25, Y+15	; 0x0f
    79be:	81 e0       	ldi	r24, 0x01	; 1
    79c0:	89 27       	eor	r24, r25
    79c2:	88 23       	and	r24, r24
    79c4:	a1 f0       	breq	.+40     	; 0x79ee <task_serial+0xb4>
    79c6:	90 91 b1 22 	lds	r25, 0x22B1	; 0x8022b1 <s_doNotPrint.8272>
    79ca:	81 e0       	ldi	r24, 0x01	; 1
    79cc:	89 27       	eor	r24, r25
    79ce:	88 23       	and	r24, r24
    79d0:	21 f4       	brne	.+8      	; 0x79da <task_serial+0xa0>
    79d2:	89 81       	ldd	r24, Y+1	; 0x01
    79d4:	9a 81       	ldd	r25, Y+2	; 0x02
    79d6:	04 97       	sbiw	r24, 0x04	; 4
    79d8:	50 f0       	brcs	.+20     	; 0x79ee <task_serial+0xb4>
    79da:	80 91 64 26 	lds	r24, 0x2664	; 0x802664 <g_usb_cdc_printStatusLines_sim808>
    79de:	88 23       	and	r24, r24
    79e0:	31 f0       	breq	.+12     	; 0x79ee <task_serial+0xb4>
				udi_write_serial_line(g_usart1_rx_buf, len_out);
    79e2:	89 81       	ldd	r24, Y+1	; 0x01
    79e4:	9a 81       	ldd	r25, Y+2	; 0x02
    79e6:	bc 01       	movw	r22, r24
    79e8:	86 e7       	ldi	r24, 0x76	; 118
    79ea:	96 e2       	ldi	r25, 0x26	; 38
    79ec:	42 d1       	rcall	.+644    	; 0x7c72 <udi_write_serial_line>
			}

			/* Store last line state */
			s_doNotPrint = l_doNotPrint;
    79ee:	8f 85       	ldd	r24, Y+15	; 0x0f
    79f0:	80 93 b1 22 	sts	0x22B1, r24	; 0x8022b1 <s_doNotPrint.8272>
		}

		/* Move serial buffer by one line and adjust index - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    79f4:	0e 94 84 23 	call	0x4708	; 0x4708 <cpu_irq_save>
    79f8:	88 8b       	std	Y+16, r24	; 0x10

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
    79fa:	89 81       	ldd	r24, Y+1	; 0x01
    79fc:	9a 81       	ldd	r25, Y+2	; 0x02
    79fe:	81 15       	cp	r24, r1
    7a00:	92 40       	sbci	r25, 0x02	; 2
    7a02:	60 f5       	brcc	.+88     	; 0x7a5c <task_serial+0x122>
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
    7a04:	86 e7       	ldi	r24, 0x76	; 118
    7a06:	96 e2       	ldi	r25, 0x26	; 38
    7a08:	8b 83       	std	Y+3, r24	; 0x03
    7a0a:	9c 83       	std	Y+4, r25	; 0x04
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
    7a0c:	89 81       	ldd	r24, Y+1	; 0x01
    7a0e:	9a 81       	ldd	r25, Y+2	; 0x02
    7a10:	8a 58       	subi	r24, 0x8A	; 138
    7a12:	99 4d       	sbci	r25, 0xD9	; 217
    7a14:	8d 83       	std	Y+5, r24	; 0x05
    7a16:	9e 83       	std	Y+6, r25	; 0x06
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    7a18:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    7a1c:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    7a20:	8f 83       	std	Y+7, r24	; 0x07
    7a22:	98 87       	std	Y+8, r25	; 0x08
    7a24:	17 c0       	rjmp	.+46     	; 0x7a54 <task_serial+0x11a>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
    7a26:	8b 81       	ldd	r24, Y+3	; 0x03
    7a28:	9c 81       	ldd	r25, Y+4	; 0x04
    7a2a:	9c 01       	movw	r18, r24
    7a2c:	2f 5f       	subi	r18, 0xFF	; 255
    7a2e:	3f 4f       	sbci	r19, 0xFF	; 255
    7a30:	2b 83       	std	Y+3, r18	; 0x03
    7a32:	3c 83       	std	Y+4, r19	; 0x04
    7a34:	2d 81       	ldd	r18, Y+5	; 0x05
    7a36:	3e 81       	ldd	r19, Y+6	; 0x06
    7a38:	a9 01       	movw	r20, r18
    7a3a:	4f 5f       	subi	r20, 0xFF	; 255
    7a3c:	5f 4f       	sbci	r21, 0xFF	; 255
    7a3e:	4d 83       	std	Y+5, r20	; 0x05
    7a40:	5e 83       	std	Y+6, r21	; 0x06
    7a42:	f9 01       	movw	r30, r18
    7a44:	20 81       	ld	r18, Z
    7a46:	fc 01       	movw	r30, r24
    7a48:	20 83       	st	Z, r18

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    7a4a:	8f 81       	ldd	r24, Y+7	; 0x07
    7a4c:	98 85       	ldd	r25, Y+8	; 0x08
    7a4e:	01 97       	sbiw	r24, 0x01	; 1
    7a50:	8f 83       	std	Y+7, r24	; 0x07
    7a52:	98 87       	std	Y+8, r25	; 0x08
    7a54:	8f 81       	ldd	r24, Y+7	; 0x07
    7a56:	98 85       	ldd	r25, Y+8	; 0x08
    7a58:	89 2b       	or	r24, r25
    7a5a:	29 f7       	brne	.-54     	; 0x7a26 <task_serial+0xec>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
				}
			}

			/* Adjust index or reset buffer when stuck */
			if (g_usart1_rx_idx <= len_out) {
    7a5c:	20 91 74 26 	lds	r18, 0x2674	; 0x802674 <g_usart1_rx_idx>
    7a60:	30 91 75 26 	lds	r19, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    7a64:	89 81       	ldd	r24, Y+1	; 0x01
    7a66:	9a 81       	ldd	r25, Y+2	; 0x02
    7a68:	82 17       	cp	r24, r18
    7a6a:	93 07       	cpc	r25, r19
    7a6c:	38 f0       	brcs	.+14     	; 0x7a7c <task_serial+0x142>
				g_usart1_rx_idx		= 0;
    7a6e:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <g_usart1_rx_idx>
    7a72:	10 92 75 26 	sts	0x2675, r1	; 0x802675 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready	= false;
    7a76:	10 92 72 26 	sts	0x2672, r1	; 0x802672 <g_usart1_rx_ready>
    7a7a:	0e c0       	rjmp	.+28     	; 0x7a98 <task_serial+0x15e>

			} else {
				g_usart1_rx_idx	   -= len_out;
    7a7c:	20 91 74 26 	lds	r18, 0x2674	; 0x802674 <g_usart1_rx_idx>
    7a80:	30 91 75 26 	lds	r19, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    7a84:	89 81       	ldd	r24, Y+1	; 0x01
    7a86:	9a 81       	ldd	r25, Y+2	; 0x02
    7a88:	a9 01       	movw	r20, r18
    7a8a:	48 1b       	sub	r20, r24
    7a8c:	59 0b       	sbc	r21, r25
    7a8e:	ca 01       	movw	r24, r20
    7a90:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <g_usart1_rx_idx>
    7a94:	90 93 75 26 	sts	0x2675, r25	; 0x802675 <g_usart1_rx_idx+0x1>
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
    7a98:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    7a9c:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    7aa0:	8a 58       	subi	r24, 0x8A	; 138
    7aa2:	99 4d       	sbci	r25, 0xD9	; 217
    7aa4:	89 87       	std	Y+9, r24	; 0x09
    7aa6:	9a 87       	std	Y+10, r25	; 0x0a
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    7aa8:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    7aac:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    7ab0:	20 e0       	ldi	r18, 0x00	; 0
    7ab2:	32 e0       	ldi	r19, 0x02	; 2
    7ab4:	b9 01       	movw	r22, r18
    7ab6:	68 1b       	sub	r22, r24
    7ab8:	79 0b       	sbc	r23, r25
    7aba:	cb 01       	movw	r24, r22
    7abc:	8b 87       	std	Y+11, r24	; 0x0b
    7abe:	9c 87       	std	Y+12, r25	; 0x0c
    7ac0:	0e c0       	rjmp	.+28     	; 0x7ade <task_serial+0x1a4>
				*(l_usart1_rx_buf_ptr++) = 0;
    7ac2:	89 85       	ldd	r24, Y+9	; 0x09
    7ac4:	9a 85       	ldd	r25, Y+10	; 0x0a
    7ac6:	9c 01       	movw	r18, r24
    7ac8:	2f 5f       	subi	r18, 0xFF	; 255
    7aca:	3f 4f       	sbci	r19, 0xFF	; 255
    7acc:	29 87       	std	Y+9, r18	; 0x09
    7ace:	3a 87       	std	Y+10, r19	; 0x0a
    7ad0:	fc 01       	movw	r30, r24
    7ad2:	10 82       	st	Z, r1
				g_usart1_rx_idx	   -= len_out;
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    7ad4:	8b 85       	ldd	r24, Y+11	; 0x0b
    7ad6:	9c 85       	ldd	r25, Y+12	; 0x0c
    7ad8:	01 97       	sbiw	r24, 0x01	; 1
    7ada:	8b 87       	std	Y+11, r24	; 0x0b
    7adc:	9c 87       	std	Y+12, r25	; 0x0c
    7ade:	8b 85       	ldd	r24, Y+11	; 0x0b
    7ae0:	9c 85       	ldd	r25, Y+12	; 0x0c
    7ae2:	89 2b       	or	r24, r25
    7ae4:	71 f7       	brne	.-36     	; 0x7ac2 <task_serial+0x188>
				*(l_usart1_rx_buf_ptr++) = 0;
			}

			cpu_irq_restore(flags);
    7ae6:	88 89       	ldd	r24, Y+16	; 0x10
    7ae8:	0e 94 94 23 	call	0x4728	; 0x4728 <cpu_irq_restore>
		}

		/* Handshaking, START data - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    7aec:	0e 94 84 23 	call	0x4708	; 0x4708 <cpu_irq_save>
    7af0:	89 8b       	std	Y+17, r24	; 0x11

			uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    7af2:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <g_usart1_rx_idx>
    7af6:	90 91 75 26 	lds	r25, 0x2675	; 0x802675 <g_usart1_rx_idx+0x1>
    7afa:	8a 8b       	std	Y+18, r24	; 0x12
    7afc:	9b 8b       	std	Y+19, r25	; 0x13
			cpu_irq_restore(flags);
    7afe:	89 89       	ldd	r24, Y+17	; 0x11
    7b00:	0e 94 94 23 	call	0x4728	; 0x4728 <cpu_irq_restore>

			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    7b04:	8a 89       	ldd	r24, Y+18	; 0x12
    7b06:	9b 89       	ldd	r25, Y+19	; 0x13
    7b08:	80 3e       	cpi	r24, 0xE0	; 224
    7b0a:	91 40       	sbci	r25, 0x01	; 1
    7b0c:	20 f4       	brcc	.+8      	; 0x7b16 <task_serial+0x1dc>
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7b0e:	60 e0       	ldi	r22, 0x00	; 0
    7b10:	8f e2       	ldi	r24, 0x2F	; 47
    7b12:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <ioport_set_pin_level>

void task_serial(uint32_t now)
{
	uint16_t len_out = 0;

	while (g_usart1_rx_ready) {
    7b16:	80 91 72 26 	lds	r24, 0x2672	; 0x802672 <g_usart1_rx_ready>
    7b1a:	88 23       	and	r24, r24
    7b1c:	09 f0       	breq	.+2      	; 0x7b20 <task_serial+0x1e6>
    7b1e:	1b cf       	rjmp	.-458    	; 0x7956 <task_serial+0x1c>
    7b20:	01 c0       	rjmp	.+2      	; 0x7b24 <task_serial+0x1ea>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer

			} else {
				return;	// not complete yet
    7b22:	00 00       	nop
			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
			}
		}
	}
}
    7b24:	67 96       	adiw	r28, 0x17	; 23
    7b26:	cd bf       	out	0x3d, r28	; 61
    7b28:	de bf       	out	0x3e, r29	; 62
    7b2a:	df 91       	pop	r29
    7b2c:	cf 91       	pop	r28
    7b2e:	08 95       	ret

00007b30 <cpu_irq_save>:
void usb_send_wakeup_event(void)
{
	/* USB wake-up remote host feature */

	udc_remotewakeup();
}
    7b30:	cf 93       	push	r28
    7b32:	df 93       	push	r29
    7b34:	1f 92       	push	r1
    7b36:	cd b7       	in	r28, 0x3d	; 61
    7b38:	de b7       	in	r29, 0x3e	; 62
    7b3a:	8f e3       	ldi	r24, 0x3F	; 63
    7b3c:	90 e0       	ldi	r25, 0x00	; 0
    7b3e:	fc 01       	movw	r30, r24
    7b40:	80 81       	ld	r24, Z
    7b42:	89 83       	std	Y+1, r24	; 0x01
    7b44:	f8 94       	cli
    7b46:	89 81       	ldd	r24, Y+1	; 0x01
    7b48:	0f 90       	pop	r0
    7b4a:	df 91       	pop	r29
    7b4c:	cf 91       	pop	r28
    7b4e:	08 95       	ret

00007b50 <cpu_irq_restore>:
    7b50:	cf 93       	push	r28
    7b52:	df 93       	push	r29
    7b54:	1f 92       	push	r1
    7b56:	cd b7       	in	r28, 0x3d	; 61
    7b58:	de b7       	in	r29, 0x3e	; 62
    7b5a:	89 83       	std	Y+1, r24	; 0x01
    7b5c:	8f e3       	ldi	r24, 0x3F	; 63
    7b5e:	90 e0       	ldi	r25, 0x00	; 0
    7b60:	29 81       	ldd	r18, Y+1	; 0x01
    7b62:	fc 01       	movw	r30, r24
    7b64:	20 83       	st	Z, r18
    7b66:	00 00       	nop
    7b68:	0f 90       	pop	r0
    7b6a:	df 91       	pop	r29
    7b6c:	cf 91       	pop	r28
    7b6e:	08 95       	ret

00007b70 <udi_write_tx_char>:
    7b70:	cf 93       	push	r28
    7b72:	df 93       	push	r29
    7b74:	00 d0       	rcall	.+0      	; 0x7b76 <udi_write_tx_char+0x6>
    7b76:	cd b7       	in	r28, 0x3d	; 61
    7b78:	de b7       	in	r29, 0x3e	; 62
    7b7a:	89 83       	std	Y+1, r24	; 0x01
    7b7c:	9a 83       	std	Y+2, r25	; 0x02
    7b7e:	6b 83       	std	Y+3, r22	; 0x03
    7b80:	8b 81       	ldd	r24, Y+3	; 0x03
    7b82:	88 23       	and	r24, r24
    7b84:	59 f0       	breq	.+22     	; 0x7b9c <udi_write_tx_char+0x2c>
    7b86:	89 81       	ldd	r24, Y+1	; 0x01
    7b88:	9a 81       	ldd	r25, Y+2	; 0x02
    7b8a:	80 97       	sbiw	r24, 0x20	; 32
    7b8c:	2c f0       	brlt	.+10     	; 0x7b98 <udi_write_tx_char+0x28>
    7b8e:	89 81       	ldd	r24, Y+1	; 0x01
    7b90:	9a 81       	ldd	r25, Y+2	; 0x02
    7b92:	80 38       	cpi	r24, 0x80	; 128
    7b94:	91 05       	cpc	r25, r1
    7b96:	14 f0       	brlt	.+4      	; 0x7b9c <udi_write_tx_char+0x2c>
    7b98:	81 e0       	ldi	r24, 0x01	; 1
    7b9a:	11 c0       	rjmp	.+34     	; 0x7bbe <udi_write_tx_char+0x4e>
    7b9c:	90 91 68 26 	lds	r25, 0x2668	; 0x802668 <g_usb_cdc_access_blocked>
    7ba0:	81 e0       	ldi	r24, 0x01	; 1
    7ba2:	89 27       	eor	r24, r25
    7ba4:	88 23       	and	r24, r24
    7ba6:	51 f0       	breq	.+20     	; 0x7bbc <udi_write_tx_char+0x4c>
    7ba8:	89 81       	ldd	r24, Y+1	; 0x01
    7baa:	9a 81       	ldd	r25, Y+2	; 0x02
    7bac:	0f 94 2e 1b 	call	0x2365c	; 0x2365c <udi_cdc_putc>
    7bb0:	9c 01       	movw	r18, r24
    7bb2:	81 e0       	ldi	r24, 0x01	; 1
    7bb4:	23 2b       	or	r18, r19
    7bb6:	19 f4       	brne	.+6      	; 0x7bbe <udi_write_tx_char+0x4e>
    7bb8:	80 e0       	ldi	r24, 0x00	; 0
    7bba:	01 c0       	rjmp	.+2      	; 0x7bbe <udi_write_tx_char+0x4e>
    7bbc:	81 e0       	ldi	r24, 0x01	; 1
    7bbe:	23 96       	adiw	r28, 0x03	; 3
    7bc0:	cd bf       	out	0x3d, r28	; 61
    7bc2:	de bf       	out	0x3e, r29	; 62
    7bc4:	df 91       	pop	r29
    7bc6:	cf 91       	pop	r28
    7bc8:	08 95       	ret

00007bca <udi_write_tx_buf>:
    7bca:	cf 93       	push	r28
    7bcc:	df 93       	push	r29
    7bce:	00 d0       	rcall	.+0      	; 0x7bd0 <udi_write_tx_buf+0x6>
    7bd0:	00 d0       	rcall	.+0      	; 0x7bd2 <udi_write_tx_buf+0x8>
    7bd2:	cd b7       	in	r28, 0x3d	; 61
    7bd4:	de b7       	in	r29, 0x3e	; 62
    7bd6:	8b 83       	std	Y+3, r24	; 0x03
    7bd8:	9c 83       	std	Y+4, r25	; 0x04
    7bda:	6d 83       	std	Y+5, r22	; 0x05
    7bdc:	4e 83       	std	Y+6, r20	; 0x06
    7bde:	19 82       	std	Y+1, r1	; 0x01
    7be0:	1a 82       	std	Y+2, r1	; 0x02
    7be2:	90 91 67 26 	lds	r25, 0x2667	; 0x802667 <g_usb_cdc_transfers_authorized>
    7be6:	81 e0       	ldi	r24, 0x01	; 1
    7be8:	89 27       	eor	r24, r25
    7bea:	88 23       	and	r24, r24
    7bec:	b9 f1       	breq	.+110    	; 0x7c5c <udi_write_tx_buf+0x92>
    7bee:	80 e0       	ldi	r24, 0x00	; 0
    7bf0:	3a c0       	rjmp	.+116    	; 0x7c66 <udi_write_tx_buf+0x9c>
    7bf2:	0f 94 8c 1a 	call	0x23518	; 0x23518 <udi_cdc_is_tx_ready>
    7bf6:	98 2f       	mov	r25, r24
    7bf8:	81 e0       	ldi	r24, 0x01	; 1
    7bfa:	89 27       	eor	r24, r25
    7bfc:	88 23       	and	r24, r24
    7bfe:	41 f0       	breq	.+16     	; 0x7c10 <udi_write_tx_buf+0x46>
    7c00:	8a 81       	ldd	r24, Y+2	; 0x02
    7c02:	8f 5f       	subi	r24, 0xFF	; 255
    7c04:	8a 83       	std	Y+2, r24	; 0x02
    7c06:	89 e1       	ldi	r24, 0x19	; 25
    7c08:	90 e0       	ldi	r25, 0x00	; 0
    7c0a:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7c0e:	1f c0       	rjmp	.+62     	; 0x7c4e <udi_write_tx_buf+0x84>
    7c10:	89 81       	ldd	r24, Y+1	; 0x01
    7c12:	88 2f       	mov	r24, r24
    7c14:	90 e0       	ldi	r25, 0x00	; 0
    7c16:	2b 81       	ldd	r18, Y+3	; 0x03
    7c18:	3c 81       	ldd	r19, Y+4	; 0x04
    7c1a:	82 0f       	add	r24, r18
    7c1c:	93 1f       	adc	r25, r19
    7c1e:	fc 01       	movw	r30, r24
    7c20:	80 81       	ld	r24, Z
    7c22:	08 2e       	mov	r0, r24
    7c24:	00 0c       	add	r0, r0
    7c26:	99 0b       	sbc	r25, r25
    7c28:	6e 81       	ldd	r22, Y+6	; 0x06
    7c2a:	a2 df       	rcall	.-188    	; 0x7b70 <udi_write_tx_char>
    7c2c:	98 2f       	mov	r25, r24
    7c2e:	81 e0       	ldi	r24, 0x01	; 1
    7c30:	89 27       	eor	r24, r25
    7c32:	88 23       	and	r24, r24
    7c34:	41 f0       	breq	.+16     	; 0x7c46 <udi_write_tx_buf+0x7c>
    7c36:	8a 81       	ldd	r24, Y+2	; 0x02
    7c38:	8f 5f       	subi	r24, 0xFF	; 255
    7c3a:	8a 83       	std	Y+2, r24	; 0x02
    7c3c:	89 e1       	ldi	r24, 0x19	; 25
    7c3e:	90 e0       	ldi	r25, 0x00	; 0
    7c40:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7c44:	04 c0       	rjmp	.+8      	; 0x7c4e <udi_write_tx_buf+0x84>
    7c46:	1a 82       	std	Y+2, r1	; 0x02
    7c48:	89 81       	ldd	r24, Y+1	; 0x01
    7c4a:	8f 5f       	subi	r24, 0xFF	; 255
    7c4c:	89 83       	std	Y+1, r24	; 0x01
    7c4e:	8a 81       	ldd	r24, Y+2	; 0x02
    7c50:	89 3c       	cpi	r24, 0xC9	; 201
    7c52:	20 f0       	brcs	.+8      	; 0x7c5c <udi_write_tx_buf+0x92>
    7c54:	10 92 67 26 	sts	0x2667, r1	; 0x802667 <g_usb_cdc_transfers_authorized>
    7c58:	89 81       	ldd	r24, Y+1	; 0x01
    7c5a:	05 c0       	rjmp	.+10     	; 0x7c66 <udi_write_tx_buf+0x9c>
    7c5c:	99 81       	ldd	r25, Y+1	; 0x01
    7c5e:	8d 81       	ldd	r24, Y+5	; 0x05
    7c60:	98 17       	cp	r25, r24
    7c62:	38 f2       	brcs	.-114    	; 0x7bf2 <udi_write_tx_buf+0x28>
    7c64:	89 81       	ldd	r24, Y+1	; 0x01
    7c66:	26 96       	adiw	r28, 0x06	; 6
    7c68:	cd bf       	out	0x3d, r28	; 61
    7c6a:	de bf       	out	0x3e, r29	; 62
    7c6c:	df 91       	pop	r29
    7c6e:	cf 91       	pop	r28
    7c70:	08 95       	ret

00007c72 <udi_write_serial_line>:
    7c72:	cf 93       	push	r28
    7c74:	df 93       	push	r29
    7c76:	cd b7       	in	r28, 0x3d	; 61
    7c78:	de b7       	in	r29, 0x3e	; 62
    7c7a:	2a 97       	sbiw	r28, 0x0a	; 10
    7c7c:	cd bf       	out	0x3d, r28	; 61
    7c7e:	de bf       	out	0x3e, r29	; 62
    7c80:	8f 83       	std	Y+7, r24	; 0x07
    7c82:	98 87       	std	Y+8, r25	; 0x08
    7c84:	69 87       	std	Y+9, r22	; 0x09
    7c86:	7a 87       	std	Y+10, r23	; 0x0a
    7c88:	8f 81       	ldd	r24, Y+7	; 0x07
    7c8a:	98 85       	ldd	r25, Y+8	; 0x08
    7c8c:	89 83       	std	Y+1, r24	; 0x01
    7c8e:	9a 83       	std	Y+2, r25	; 0x02
    7c90:	1b 82       	std	Y+3, r1	; 0x03
    7c92:	89 85       	ldd	r24, Y+9	; 0x09
    7c94:	9a 85       	ldd	r25, Y+10	; 0x0a
    7c96:	8c 83       	std	Y+4, r24	; 0x04
    7c98:	9d 83       	std	Y+5, r25	; 0x05
    7c9a:	4e c0       	rjmp	.+156    	; 0x7d38 <udi_write_serial_line+0xc6>
    7c9c:	89 81       	ldd	r24, Y+1	; 0x01
    7c9e:	9a 81       	ldd	r25, Y+2	; 0x02
    7ca0:	9c 01       	movw	r18, r24
    7ca2:	2f 5f       	subi	r18, 0xFF	; 255
    7ca4:	3f 4f       	sbci	r19, 0xFF	; 255
    7ca6:	29 83       	std	Y+1, r18	; 0x01
    7ca8:	3a 83       	std	Y+2, r19	; 0x02
    7caa:	fc 01       	movw	r30, r24
    7cac:	80 81       	ld	r24, Z
    7cae:	8e 83       	std	Y+6, r24	; 0x06
    7cb0:	8e 81       	ldd	r24, Y+6	; 0x06
    7cb2:	8a 30       	cpi	r24, 0x0A	; 10
    7cb4:	71 f4       	brne	.+28     	; 0x7cd2 <udi_write_serial_line+0x60>
    7cb6:	1b 82       	std	Y+3, r1	; 0x03
    7cb8:	60 e0       	ldi	r22, 0x00	; 0
    7cba:	8d e0       	ldi	r24, 0x0D	; 13
    7cbc:	90 e0       	ldi	r25, 0x00	; 0
    7cbe:	58 df       	rcall	.-336    	; 0x7b70 <udi_write_tx_char>
    7cc0:	60 e0       	ldi	r22, 0x00	; 0
    7cc2:	8a e0       	ldi	r24, 0x0A	; 10
    7cc4:	90 e0       	ldi	r25, 0x00	; 0
    7cc6:	54 df       	rcall	.-344    	; 0x7b70 <udi_write_tx_char>
    7cc8:	8e e1       	ldi	r24, 0x1E	; 30
    7cca:	90 e0       	ldi	r25, 0x00	; 0
    7ccc:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7cd0:	2e c0       	rjmp	.+92     	; 0x7d2e <udi_write_serial_line+0xbc>
    7cd2:	8e 81       	ldd	r24, Y+6	; 0x06
    7cd4:	8d 30       	cpi	r24, 0x0D	; 13
    7cd6:	a9 f4       	brne	.+42     	; 0x7d02 <udi_write_serial_line+0x90>
    7cd8:	9b 81       	ldd	r25, Y+3	; 0x03
    7cda:	81 e0       	ldi	r24, 0x01	; 1
    7cdc:	89 27       	eor	r24, r25
    7cde:	88 23       	and	r24, r24
    7ce0:	19 f0       	breq	.+6      	; 0x7ce8 <udi_write_serial_line+0x76>
    7ce2:	81 e0       	ldi	r24, 0x01	; 1
    7ce4:	8b 83       	std	Y+3, r24	; 0x03
    7ce6:	23 c0       	rjmp	.+70     	; 0x7d2e <udi_write_serial_line+0xbc>
    7ce8:	60 e0       	ldi	r22, 0x00	; 0
    7cea:	8d e0       	ldi	r24, 0x0D	; 13
    7cec:	90 e0       	ldi	r25, 0x00	; 0
    7cee:	40 df       	rcall	.-384    	; 0x7b70 <udi_write_tx_char>
    7cf0:	60 e0       	ldi	r22, 0x00	; 0
    7cf2:	8a e0       	ldi	r24, 0x0A	; 10
    7cf4:	90 e0       	ldi	r25, 0x00	; 0
    7cf6:	3c df       	rcall	.-392    	; 0x7b70 <udi_write_tx_char>
    7cf8:	8e e1       	ldi	r24, 0x1E	; 30
    7cfa:	90 e0       	ldi	r25, 0x00	; 0
    7cfc:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7d00:	16 c0       	rjmp	.+44     	; 0x7d2e <udi_write_serial_line+0xbc>
    7d02:	8b 81       	ldd	r24, Y+3	; 0x03
    7d04:	88 23       	and	r24, r24
    7d06:	69 f0       	breq	.+26     	; 0x7d22 <udi_write_serial_line+0xb0>
    7d08:	1b 82       	std	Y+3, r1	; 0x03
    7d0a:	60 e0       	ldi	r22, 0x00	; 0
    7d0c:	8d e0       	ldi	r24, 0x0D	; 13
    7d0e:	90 e0       	ldi	r25, 0x00	; 0
    7d10:	2f df       	rcall	.-418    	; 0x7b70 <udi_write_tx_char>
    7d12:	60 e0       	ldi	r22, 0x00	; 0
    7d14:	8a e0       	ldi	r24, 0x0A	; 10
    7d16:	90 e0       	ldi	r25, 0x00	; 0
    7d18:	2b df       	rcall	.-426    	; 0x7b70 <udi_write_tx_char>
    7d1a:	8e e1       	ldi	r24, 0x1E	; 30
    7d1c:	90 e0       	ldi	r25, 0x00	; 0
    7d1e:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7d22:	8e 81       	ldd	r24, Y+6	; 0x06
    7d24:	08 2e       	mov	r0, r24
    7d26:	00 0c       	add	r0, r0
    7d28:	99 0b       	sbc	r25, r25
    7d2a:	61 e0       	ldi	r22, 0x01	; 1
    7d2c:	21 df       	rcall	.-446    	; 0x7b70 <udi_write_tx_char>
    7d2e:	8c 81       	ldd	r24, Y+4	; 0x04
    7d30:	9d 81       	ldd	r25, Y+5	; 0x05
    7d32:	01 97       	sbiw	r24, 0x01	; 1
    7d34:	8c 83       	std	Y+4, r24	; 0x04
    7d36:	9d 83       	std	Y+5, r25	; 0x05
    7d38:	8c 81       	ldd	r24, Y+4	; 0x04
    7d3a:	9d 81       	ldd	r25, Y+5	; 0x05
    7d3c:	89 2b       	or	r24, r25
    7d3e:	09 f0       	breq	.+2      	; 0x7d42 <udi_write_serial_line+0xd0>
    7d40:	ad cf       	rjmp	.-166    	; 0x7c9c <udi_write_serial_line+0x2a>
    7d42:	8e e1       	ldi	r24, 0x1E	; 30
    7d44:	90 e0       	ldi	r25, 0x00	; 0
    7d46:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7d4a:	00 00       	nop
    7d4c:	2a 96       	adiw	r28, 0x0a	; 10
    7d4e:	cd bf       	out	0x3d, r28	; 61
    7d50:	de bf       	out	0x3e, r29	; 62
    7d52:	df 91       	pop	r29
    7d54:	cf 91       	pop	r28
    7d56:	08 95       	ret

00007d58 <usb_init>:
    7d58:	cf 93       	push	r28
    7d5a:	df 93       	push	r29
    7d5c:	1f 92       	push	r1
    7d5e:	1f 92       	push	r1
    7d60:	cd b7       	in	r28, 0x3d	; 61
    7d62:	de b7       	in	r29, 0x3e	; 62
    7d64:	0f 94 63 22 	call	0x244c6	; 0x244c6 <stdio_usb_init>
    7d68:	80 91 62 26 	lds	r24, 0x2662	; 0x802662 <g_usb_cdc_stdout_enabled>
    7d6c:	88 23       	and	r24, r24
    7d6e:	11 f0       	breq	.+4      	; 0x7d74 <usb_init+0x1c>
    7d70:	0f 94 4e 22 	call	0x2449c	; 0x2449c <stdio_usb_enable>
    7d74:	88 ee       	ldi	r24, 0xE8	; 232
    7d76:	93 e0       	ldi	r25, 0x03	; 3
    7d78:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7d7c:	88 e1       	ldi	r24, 0x18	; 24
    7d7e:	97 e0       	ldi	r25, 0x07	; 7
    7d80:	89 2f       	mov	r24, r25
    7d82:	8f 93       	push	r24
    7d84:	88 e1       	ldi	r24, 0x18	; 24
    7d86:	97 e0       	ldi	r25, 0x07	; 7
    7d88:	8f 93       	push	r24
    7d8a:	1f 92       	push	r1
    7d8c:	80 e8       	ldi	r24, 0x80	; 128
    7d8e:	8f 93       	push	r24
    7d90:	80 e3       	ldi	r24, 0x30	; 48
    7d92:	9b e2       	ldi	r25, 0x2B	; 43
    7d94:	89 2f       	mov	r24, r25
    7d96:	8f 93       	push	r24
    7d98:	80 e3       	ldi	r24, 0x30	; 48
    7d9a:	9b e2       	ldi	r25, 0x2B	; 43
    7d9c:	8f 93       	push	r24
    7d9e:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    7da2:	0f 90       	pop	r0
    7da4:	0f 90       	pop	r0
    7da6:	0f 90       	pop	r0
    7da8:	0f 90       	pop	r0
    7daa:	0f 90       	pop	r0
    7dac:	0f 90       	pop	r0
    7dae:	89 83       	std	Y+1, r24	; 0x01
    7db0:	9a 83       	std	Y+2, r25	; 0x02
    7db2:	89 81       	ldd	r24, Y+1	; 0x01
    7db4:	9a 81       	ldd	r25, Y+2	; 0x02
    7db6:	81 38       	cpi	r24, 0x81	; 129
    7db8:	91 05       	cpc	r25, r1
    7dba:	10 f0       	brcs	.+4      	; 0x7dc0 <usb_init+0x68>
    7dbc:	80 e8       	ldi	r24, 0x80	; 128
    7dbe:	90 e0       	ldi	r25, 0x00	; 0
    7dc0:	40 e0       	ldi	r20, 0x00	; 0
    7dc2:	68 2f       	mov	r22, r24
    7dc4:	80 e3       	ldi	r24, 0x30	; 48
    7dc6:	9b e2       	ldi	r25, 0x2B	; 43
    7dc8:	00 df       	rcall	.-512    	; 0x7bca <udi_write_tx_buf>
    7dca:	84 ef       	ldi	r24, 0xF4	; 244
    7dcc:	91 e0       	ldi	r25, 0x01	; 1
    7dce:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7dd2:	1f 92       	push	r1
    7dd4:	8c e0       	ldi	r24, 0x0C	; 12
    7dd6:	8f 93       	push	r24
    7dd8:	8f e1       	ldi	r24, 0x1F	; 31
    7dda:	97 e0       	ldi	r25, 0x07	; 7
    7ddc:	89 2f       	mov	r24, r25
    7dde:	8f 93       	push	r24
    7de0:	8f e1       	ldi	r24, 0x1F	; 31
    7de2:	97 e0       	ldi	r25, 0x07	; 7
    7de4:	8f 93       	push	r24
    7de6:	1f 92       	push	r1
    7de8:	80 e8       	ldi	r24, 0x80	; 128
    7dea:	8f 93       	push	r24
    7dec:	80 e3       	ldi	r24, 0x30	; 48
    7dee:	9b e2       	ldi	r25, 0x2B	; 43
    7df0:	89 2f       	mov	r24, r25
    7df2:	8f 93       	push	r24
    7df4:	80 e3       	ldi	r24, 0x30	; 48
    7df6:	9b e2       	ldi	r25, 0x2B	; 43
    7df8:	8f 93       	push	r24
    7dfa:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    7dfe:	2d b7       	in	r18, 0x3d	; 61
    7e00:	3e b7       	in	r19, 0x3e	; 62
    7e02:	28 5f       	subi	r18, 0xF8	; 248
    7e04:	3f 4f       	sbci	r19, 0xFF	; 255
    7e06:	cd bf       	out	0x3d, r28	; 61
    7e08:	de bf       	out	0x3e, r29	; 62
    7e0a:	89 83       	std	Y+1, r24	; 0x01
    7e0c:	9a 83       	std	Y+2, r25	; 0x02
    7e0e:	89 81       	ldd	r24, Y+1	; 0x01
    7e10:	9a 81       	ldd	r25, Y+2	; 0x02
    7e12:	81 38       	cpi	r24, 0x81	; 129
    7e14:	91 05       	cpc	r25, r1
    7e16:	10 f0       	brcs	.+4      	; 0x7e1c <usb_init+0xc4>
    7e18:	80 e8       	ldi	r24, 0x80	; 128
    7e1a:	90 e0       	ldi	r25, 0x00	; 0
    7e1c:	40 e0       	ldi	r20, 0x00	; 0
    7e1e:	68 2f       	mov	r22, r24
    7e20:	80 e3       	ldi	r24, 0x30	; 48
    7e22:	9b e2       	ldi	r25, 0x2B	; 43
    7e24:	d2 de       	rcall	.-604    	; 0x7bca <udi_write_tx_buf>
    7e26:	8a ef       	ldi	r24, 0xFA	; 250
    7e28:	90 e0       	ldi	r25, 0x00	; 0
    7e2a:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7e2e:	85 e4       	ldi	r24, 0x45	; 69
    7e30:	97 e0       	ldi	r25, 0x07	; 7
    7e32:	89 2f       	mov	r24, r25
    7e34:	8f 93       	push	r24
    7e36:	85 e4       	ldi	r24, 0x45	; 69
    7e38:	97 e0       	ldi	r25, 0x07	; 7
    7e3a:	8f 93       	push	r24
    7e3c:	1f 92       	push	r1
    7e3e:	80 e8       	ldi	r24, 0x80	; 128
    7e40:	8f 93       	push	r24
    7e42:	80 e3       	ldi	r24, 0x30	; 48
    7e44:	9b e2       	ldi	r25, 0x2B	; 43
    7e46:	89 2f       	mov	r24, r25
    7e48:	8f 93       	push	r24
    7e4a:	80 e3       	ldi	r24, 0x30	; 48
    7e4c:	9b e2       	ldi	r25, 0x2B	; 43
    7e4e:	8f 93       	push	r24
    7e50:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    7e54:	0f 90       	pop	r0
    7e56:	0f 90       	pop	r0
    7e58:	0f 90       	pop	r0
    7e5a:	0f 90       	pop	r0
    7e5c:	0f 90       	pop	r0
    7e5e:	0f 90       	pop	r0
    7e60:	89 83       	std	Y+1, r24	; 0x01
    7e62:	9a 83       	std	Y+2, r25	; 0x02
    7e64:	89 81       	ldd	r24, Y+1	; 0x01
    7e66:	9a 81       	ldd	r25, Y+2	; 0x02
    7e68:	81 38       	cpi	r24, 0x81	; 129
    7e6a:	91 05       	cpc	r25, r1
    7e6c:	10 f0       	brcs	.+4      	; 0x7e72 <usb_init+0x11a>
    7e6e:	80 e8       	ldi	r24, 0x80	; 128
    7e70:	90 e0       	ldi	r25, 0x00	; 0
    7e72:	40 e0       	ldi	r20, 0x00	; 0
    7e74:	68 2f       	mov	r22, r24
    7e76:	80 e3       	ldi	r24, 0x30	; 48
    7e78:	9b e2       	ldi	r25, 0x2B	; 43
    7e7a:	a7 de       	rcall	.-690    	; 0x7bca <udi_write_tx_buf>
    7e7c:	8a ef       	ldi	r24, 0xFA	; 250
    7e7e:	90 e0       	ldi	r25, 0x00	; 0
    7e80:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
    7e84:	87 e6       	ldi	r24, 0x67	; 103
    7e86:	97 e0       	ldi	r25, 0x07	; 7
    7e88:	89 2f       	mov	r24, r25
    7e8a:	8f 93       	push	r24
    7e8c:	87 e6       	ldi	r24, 0x67	; 103
    7e8e:	97 e0       	ldi	r25, 0x07	; 7
    7e90:	8f 93       	push	r24
    7e92:	1f 92       	push	r1
    7e94:	80 e8       	ldi	r24, 0x80	; 128
    7e96:	8f 93       	push	r24
    7e98:	80 e3       	ldi	r24, 0x30	; 48
    7e9a:	9b e2       	ldi	r25, 0x2B	; 43
    7e9c:	89 2f       	mov	r24, r25
    7e9e:	8f 93       	push	r24
    7ea0:	80 e3       	ldi	r24, 0x30	; 48
    7ea2:	9b e2       	ldi	r25, 0x2B	; 43
    7ea4:	8f 93       	push	r24
    7ea6:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    7eaa:	0f 90       	pop	r0
    7eac:	0f 90       	pop	r0
    7eae:	0f 90       	pop	r0
    7eb0:	0f 90       	pop	r0
    7eb2:	0f 90       	pop	r0
    7eb4:	0f 90       	pop	r0
    7eb6:	89 83       	std	Y+1, r24	; 0x01
    7eb8:	9a 83       	std	Y+2, r25	; 0x02
    7eba:	89 81       	ldd	r24, Y+1	; 0x01
    7ebc:	9a 81       	ldd	r25, Y+2	; 0x02
    7ebe:	81 38       	cpi	r24, 0x81	; 129
    7ec0:	91 05       	cpc	r25, r1
    7ec2:	10 f0       	brcs	.+4      	; 0x7ec8 <usb_init+0x170>
    7ec4:	80 e8       	ldi	r24, 0x80	; 128
    7ec6:	90 e0       	ldi	r25, 0x00	; 0
    7ec8:	40 e0       	ldi	r20, 0x00	; 0
    7eca:	68 2f       	mov	r22, r24
    7ecc:	80 e3       	ldi	r24, 0x30	; 48
    7ece:	9b e2       	ldi	r25, 0x2B	; 43
    7ed0:	7c de       	rcall	.-776    	; 0x7bca <udi_write_tx_buf>
    7ed2:	00 00       	nop
    7ed4:	0f 90       	pop	r0
    7ed6:	0f 90       	pop	r0
    7ed8:	df 91       	pop	r29
    7eda:	cf 91       	pop	r28
    7edc:	08 95       	ret

00007ede <usb_callback_suspend_action>:
    7ede:	cf 93       	push	r28
    7ee0:	df 93       	push	r29
    7ee2:	cd b7       	in	r28, 0x3d	; 61
    7ee4:	de b7       	in	r29, 0x3e	; 62
    7ee6:	83 e0       	ldi	r24, 0x03	; 3
    7ee8:	80 93 69 26 	sts	0x2669, r24	; 0x802669 <g_workmode>
    7eec:	00 00       	nop
    7eee:	df 91       	pop	r29
    7ef0:	cf 91       	pop	r28
    7ef2:	08 95       	ret

00007ef4 <usb_callback_resume_action>:
    7ef4:	cf 93       	push	r28
    7ef6:	df 93       	push	r29
    7ef8:	cd b7       	in	r28, 0x3d	; 61
    7efa:	de b7       	in	r29, 0x3e	; 62
    7efc:	82 e0       	ldi	r24, 0x02	; 2
    7efe:	80 93 69 26 	sts	0x2669, r24	; 0x802669 <g_workmode>
    7f02:	00 00       	nop
    7f04:	df 91       	pop	r29
    7f06:	cf 91       	pop	r28
    7f08:	08 95       	ret

00007f0a <usb_callback_remotewakeup_enable>:
    7f0a:	cf 93       	push	r28
    7f0c:	df 93       	push	r29
    7f0e:	cd b7       	in	r28, 0x3d	; 61
    7f10:	de b7       	in	r29, 0x3e	; 62
    7f12:	00 00       	nop
    7f14:	df 91       	pop	r29
    7f16:	cf 91       	pop	r28
    7f18:	08 95       	ret

00007f1a <usb_callback_remotewakeup_disable>:
    7f1a:	cf 93       	push	r28
    7f1c:	df 93       	push	r29
    7f1e:	cd b7       	in	r28, 0x3d	; 61
    7f20:	de b7       	in	r29, 0x3e	; 62
    7f22:	00 00       	nop
    7f24:	df 91       	pop	r29
    7f26:	cf 91       	pop	r28
    7f28:	08 95       	ret

00007f2a <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
    7f2a:	cf 93       	push	r28
    7f2c:	df 93       	push	r29
    7f2e:	cd b7       	in	r28, 0x3d	; 61
    7f30:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = true;
    7f32:	81 e0       	ldi	r24, 0x01	; 1
    7f34:	80 93 67 26 	sts	0x2667, r24	; 0x802667 <g_usb_cdc_transfers_authorized>
	return true;
    7f38:	81 e0       	ldi	r24, 0x01	; 1
}
    7f3a:	df 91       	pop	r29
    7f3c:	cf 91       	pop	r28
    7f3e:	08 95       	ret

00007f40 <usb_callback_cdc_disable>:

void usb_callback_cdc_disable(void)
{
    7f40:	cf 93       	push	r28
    7f42:	df 93       	push	r29
    7f44:	cd b7       	in	r28, 0x3d	; 61
    7f46:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = false;
    7f48:	10 92 67 26 	sts	0x2667, r1	; 0x802667 <g_usb_cdc_transfers_authorized>
}
    7f4c:	00 00       	nop
    7f4e:	df 91       	pop	r29
    7f50:	cf 91       	pop	r28
    7f52:	08 95       	ret

00007f54 <usb_callback_config>:

void usb_callback_config(uint8_t port, usb_cdc_line_coding_t * cfg)
{
    7f54:	cf 93       	push	r28
    7f56:	df 93       	push	r29
    7f58:	00 d0       	rcall	.+0      	; 0x7f5a <usb_callback_config+0x6>
    7f5a:	cd b7       	in	r28, 0x3d	; 61
    7f5c:	de b7       	in	r29, 0x3e	; 62
    7f5e:	89 83       	std	Y+1, r24	; 0x01
    7f60:	6a 83       	std	Y+2, r22	; 0x02
    7f62:	7b 83       	std	Y+3, r23	; 0x03

}
    7f64:	00 00       	nop
    7f66:	23 96       	adiw	r28, 0x03	; 3
    7f68:	cd bf       	out	0x3d, r28	; 61
    7f6a:	de bf       	out	0x3e, r29	; 62
    7f6c:	df 91       	pop	r29
    7f6e:	cf 91       	pop	r28
    7f70:	08 95       	ret

00007f72 <usb_callback_cdc_set_dtr>:

void usb_callback_cdc_set_dtr(uint8_t port, bool b_enable)
{
    7f72:	cf 93       	push	r28
    7f74:	df 93       	push	r29
    7f76:	1f 92       	push	r1
    7f78:	1f 92       	push	r1
    7f7a:	cd b7       	in	r28, 0x3d	; 61
    7f7c:	de b7       	in	r29, 0x3e	; 62
    7f7e:	89 83       	std	Y+1, r24	; 0x01
    7f80:	6a 83       	std	Y+2, r22	; 0x02

}
    7f82:	00 00       	nop
    7f84:	0f 90       	pop	r0
    7f86:	0f 90       	pop	r0
    7f88:	df 91       	pop	r29
    7f8a:	cf 91       	pop	r28
    7f8c:	08 95       	ret

00007f8e <usb_callback_cdc_set_rts>:

void usb_callback_cdc_set_rts(uint8_t port, bool b_enable)
{
    7f8e:	cf 93       	push	r28
    7f90:	df 93       	push	r29
    7f92:	1f 92       	push	r1
    7f94:	1f 92       	push	r1
    7f96:	cd b7       	in	r28, 0x3d	; 61
    7f98:	de b7       	in	r29, 0x3e	; 62
    7f9a:	89 83       	std	Y+1, r24	; 0x01
    7f9c:	6a 83       	std	Y+2, r22	; 0x02

}
    7f9e:	00 00       	nop
    7fa0:	0f 90       	pop	r0
    7fa2:	0f 90       	pop	r0
    7fa4:	df 91       	pop	r29
    7fa6:	cf 91       	pop	r28
    7fa8:	08 95       	ret

00007faa <usb_callback_rx_notify>:

void usb_callback_rx_notify(uint8_t port)
{
    7faa:	cf 93       	push	r28
    7fac:	df 93       	push	r29
    7fae:	1f 92       	push	r1
    7fb0:	cd b7       	in	r28, 0x3d	; 61
    7fb2:	de b7       	in	r29, 0x3e	; 62
    7fb4:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_rx_received = true;
    7fb6:	81 e0       	ldi	r24, 0x01	; 1
    7fb8:	80 93 66 26 	sts	0x2666, r24	; 0x802666 <g_usb_cdc_rx_received>
}
    7fbc:	00 00       	nop
    7fbe:	0f 90       	pop	r0
    7fc0:	df 91       	pop	r29
    7fc2:	cf 91       	pop	r28
    7fc4:	08 95       	ret

00007fc6 <usb_callback_tx_empty_notify>:

void usb_callback_tx_empty_notify(uint8_t port)
{
    7fc6:	cf 93       	push	r28
    7fc8:	df 93       	push	r29
    7fca:	1f 92       	push	r1
    7fcc:	cd b7       	in	r28, 0x3d	; 61
    7fce:	de b7       	in	r29, 0x3e	; 62
    7fd0:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_access_blocked = false;
    7fd2:	10 92 68 26 	sts	0x2668, r1	; 0x802668 <g_usb_cdc_access_blocked>
}
    7fd6:	00 00       	nop
    7fd8:	0f 90       	pop	r0
    7fda:	df 91       	pop	r29
    7fdc:	cf 91       	pop	r28
    7fde:	08 95       	ret

00007fe0 <usb_rx_process>:


static void usb_rx_process(uint32_t thisTime)
{
    7fe0:	cf 93       	push	r28
    7fe2:	df 93       	push	r29
    7fe4:	cd b7       	in	r28, 0x3d	; 61
    7fe6:	de b7       	in	r29, 0x3e	; 62
    7fe8:	2a 97       	sbiw	r28, 0x0a	; 10
    7fea:	cd bf       	out	0x3d, r28	; 61
    7fec:	de bf       	out	0x3e, r29	; 62
    7fee:	6f 83       	std	Y+7, r22	; 0x07
    7ff0:	78 87       	std	Y+8, r23	; 0x08
    7ff2:	89 87       	std	Y+9, r24	; 0x09
    7ff4:	9a 87       	std	Y+10, r25	; 0x0a
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
    7ff6:	90 91 67 26 	lds	r25, 0x2667	; 0x802667 <g_usb_cdc_transfers_authorized>
    7ffa:	81 e0       	ldi	r24, 0x01	; 1
    7ffc:	89 27       	eor	r24, r25
    7ffe:	88 23       	and	r24, r24
    8000:	09 f0       	breq	.+2      	; 0x8004 <usb_rx_process+0x24>
    8002:	51 c0       	rjmp	.+162    	; 0x80a6 <usb_rx_process+0xc6>
		return;
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
    8004:	8c e2       	ldi	r24, 0x2C	; 44
    8006:	9a e2       	ldi	r25, 0x2A	; 42
    8008:	0e 94 dc ee 	call	0x1ddb8	; 0x1ddb8 <sched_getLock>
    800c:	98 2f       	mov	r25, r24
    800e:	81 e0       	ldi	r24, 0x01	; 1
    8010:	89 27       	eor	r24, r25
    8012:	88 23       	and	r24, r24
    8014:	09 f0       	breq	.+2      	; 0x8018 <usb_rx_process+0x38>
    8016:	49 c0       	rjmp	.+146    	; 0x80aa <usb_rx_process+0xca>
		return;
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
    8018:	0f 94 72 18 	call	0x230e4	; 0x230e4 <udi_cdc_get_nb_received_data>
    801c:	89 83       	std	Y+1, r24	; 0x01
    801e:	9a 83       	std	Y+2, r25	; 0x02
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
    8020:	89 81       	ldd	r24, Y+1	; 0x01
    8022:	9a 81       	ldd	r25, Y+2	; 0x02
    8024:	85 30       	cpi	r24, 0x05	; 5
    8026:	91 05       	cpc	r25, r1
    8028:	10 f0       	brcs	.+4      	; 0x802e <usb_rx_process+0x4e>
    802a:	84 e0       	ldi	r24, 0x04	; 4
    802c:	90 e0       	ldi	r25, 0x00	; 0
    802e:	89 83       	std	Y+1, r24	; 0x01
    8030:	9a 83       	std	Y+2, r25	; 0x02
	while (cdc_rx_len) {
    8032:	30 c0       	rjmp	.+96     	; 0x8094 <usb_rx_process+0xb4>
		if (g_keyBeep_enable) {
    8034:	80 91 bb 25 	lds	r24, 0x25BB	; 0x8025bb <g_keyBeep_enable>
    8038:	88 23       	and	r24, r24
    803a:	41 f0       	breq	.+16     	; 0x804c <usb_rx_process+0x6c>
			twi2_set_beep(176, 1);  // Click sound
    803c:	61 e0       	ldi	r22, 0x01	; 1
    803e:	80 eb       	ldi	r24, 0xB0	; 176
    8040:	0e 94 99 68 	call	0xd132	; 0xd132 <twi2_set_beep>
			yield_ms(10);
    8044:	8a e0       	ldi	r24, 0x0A	; 10
    8046:	90 e0       	ldi	r25, 0x00	; 0
    8048:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
		}

		/* Read the data block */
		udi_cdc_read_no_polling(cdc_rx_buf, cdc_rx_len);
    804c:	29 81       	ldd	r18, Y+1	; 0x01
    804e:	3a 81       	ldd	r19, Y+2	; 0x02
    8050:	ce 01       	movw	r24, r28
    8052:	03 96       	adiw	r24, 0x03	; 3
    8054:	b9 01       	movw	r22, r18
    8056:	0f 94 f8 19 	call	0x233f0	; 0x233f0 <udi_cdc_read_no_polling>

		/* Echo back when not monitoring information are enabled */
		if (!(g_usb_cdc_printStatusLines_atxmega || g_usb_cdc_printStatusLines_1pps)) {
    805a:	90 91 63 26 	lds	r25, 0x2663	; 0x802663 <g_usb_cdc_printStatusLines_atxmega>
    805e:	81 e0       	ldi	r24, 0x01	; 1
    8060:	89 27       	eor	r24, r25
    8062:	88 23       	and	r24, r24
    8064:	61 f0       	breq	.+24     	; 0x807e <usb_rx_process+0x9e>
    8066:	90 91 65 26 	lds	r25, 0x2665	; 0x802665 <g_usb_cdc_printStatusLines_1pps>
    806a:	81 e0       	ldi	r24, 0x01	; 1
    806c:	89 27       	eor	r24, r25
    806e:	88 23       	and	r24, r24
    8070:	31 f0       	breq	.+12     	; 0x807e <usb_rx_process+0x9e>
			udi_write_tx_buf(cdc_rx_buf, cdc_rx_len, true);
    8072:	29 81       	ldd	r18, Y+1	; 0x01
    8074:	ce 01       	movw	r24, r28
    8076:	03 96       	adiw	r24, 0x03	; 3
    8078:	41 e0       	ldi	r20, 0x01	; 1
    807a:	62 2f       	mov	r22, r18
    807c:	a6 dd       	rcall	.-1204   	; 0x7bca <udi_write_tx_buf>
		}

		/* Call the interpreter */
		interpreter_doProcess(cdc_rx_buf, cdc_rx_len);
    807e:	29 81       	ldd	r18, Y+1	; 0x01
    8080:	3a 81       	ldd	r19, Y+2	; 0x02
    8082:	ce 01       	movw	r24, r28
    8084:	03 96       	adiw	r24, 0x03	; 3
    8086:	b9 01       	movw	r22, r18
    8088:	0e 94 f0 5e 	call	0xbde0	; 0xbde0 <interpreter_doProcess>

		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
    808c:	0f 94 72 18 	call	0x230e4	; 0x230e4 <udi_cdc_get_nb_received_data>
    8090:	89 83       	std	Y+1, r24	; 0x01
    8092:	9a 83       	std	Y+2, r25	; 0x02
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
	while (cdc_rx_len) {
    8094:	89 81       	ldd	r24, Y+1	; 0x01
    8096:	9a 81       	ldd	r25, Y+2	; 0x02
    8098:	89 2b       	or	r24, r25
    809a:	61 f6       	brne	.-104    	; 0x8034 <usb_rx_process+0x54>
		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
    809c:	8c e2       	ldi	r24, 0x2C	; 44
    809e:	9a e2       	ldi	r25, 0x2A	; 42
    80a0:	0e 94 04 ef 	call	0x1de08	; 0x1de08 <sched_freeLock>
    80a4:	03 c0       	rjmp	.+6      	; 0x80ac <usb_rx_process+0xcc>
{
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
		return;
    80a6:	00 00       	nop
    80a8:	01 c0       	rjmp	.+2      	; 0x80ac <usb_rx_process+0xcc>
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
		return;
    80aa:	00 00       	nop
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
}
    80ac:	2a 96       	adiw	r28, 0x0a	; 10
    80ae:	cd bf       	out	0x3d, r28	; 61
    80b0:	de bf       	out	0x3e, r29	; 62
    80b2:	df 91       	pop	r29
    80b4:	cf 91       	pop	r28
    80b6:	08 95       	ret

000080b8 <task_usb>:
PROGMEM_DECLARE(const char, PM_INFO_PART_PLL1A[]);
PROGMEM_DECLARE(const char, PM_INFO_PART_PLL1B[]);
PROGMEM_DECLARE(const char, PM_INFO_PART_PLL1C[]);

void task_usb(uint32_t now)
{
    80b8:	2f 92       	push	r2
    80ba:	3f 92       	push	r3
    80bc:	4f 92       	push	r4
    80be:	5f 92       	push	r5
    80c0:	6f 92       	push	r6
    80c2:	7f 92       	push	r7
    80c4:	8f 92       	push	r8
    80c6:	9f 92       	push	r9
    80c8:	af 92       	push	r10
    80ca:	bf 92       	push	r11
    80cc:	cf 92       	push	r12
    80ce:	df 92       	push	r13
    80d0:	ef 92       	push	r14
    80d2:	ff 92       	push	r15
    80d4:	0f 93       	push	r16
    80d6:	1f 93       	push	r17
    80d8:	cf 93       	push	r28
    80da:	df 93       	push	r29
    80dc:	cd b7       	in	r28, 0x3d	; 61
    80de:	de b7       	in	r29, 0x3e	; 62
    80e0:	c8 57       	subi	r28, 0x78	; 120
    80e2:	d1 09       	sbc	r29, r1
    80e4:	cd bf       	out	0x3d, r28	; 61
    80e6:	de bf       	out	0x3e, r29	; 62
    80e8:	9e 01       	movw	r18, r28
    80ea:	2f 58       	subi	r18, 0x8F	; 143
    80ec:	3f 4f       	sbci	r19, 0xFF	; 255
    80ee:	f9 01       	movw	r30, r18
    80f0:	60 83       	st	Z, r22
    80f2:	71 83       	std	Z+1, r23	; 0x01
    80f4:	82 83       	std	Z+2, r24	; 0x02
    80f6:	93 83       	std	Z+3, r25	; 0x03
	/* Monitoring at the USB serial terminal */
	if (g_usb_cdc_transfers_authorized) {
    80f8:	80 91 67 26 	lds	r24, 0x2667	; 0x802667 <g_usb_cdc_transfers_authorized>
    80fc:	88 23       	and	r24, r24
    80fe:	11 f4       	brne	.+4      	; 0x8104 <task_usb+0x4c>
    8100:	0c 94 1f 49 	jmp	0x923e	; 0x923e <task_usb+0x1186>
		static uint32_t usb_last = 0UL;

		/* Get command lines from the USB host */
		if (g_usb_cdc_rx_received) {
    8104:	80 91 66 26 	lds	r24, 0x2666	; 0x802666 <g_usb_cdc_rx_received>
    8108:	88 23       	and	r24, r24
    810a:	69 f0       	breq	.+26     	; 0x8126 <task_usb+0x6e>
			g_usb_cdc_rx_received = false;
    810c:	10 92 66 26 	sts	0x2666, r1	; 0x802666 <g_usb_cdc_rx_received>
			usb_rx_process(now);
    8110:	ce 01       	movw	r24, r28
    8112:	8f 58       	subi	r24, 0x8F	; 143
    8114:	9f 4f       	sbci	r25, 0xFF	; 255
    8116:	fc 01       	movw	r30, r24
    8118:	80 81       	ld	r24, Z
    811a:	91 81       	ldd	r25, Z+1	; 0x01
    811c:	a2 81       	ldd	r26, Z+2	; 0x02
    811e:	b3 81       	ldd	r27, Z+3	; 0x03
    8120:	bc 01       	movw	r22, r24
    8122:	cd 01       	movw	r24, r26
    8124:	5d df       	rcall	.-326    	; 0x7fe0 <usb_rx_process>
		}

		/* Status of the PLL unit */
		if (g_usb_cdc_printStatusLines_1pps && g_1pps_printusb_avail) {
    8126:	80 91 65 26 	lds	r24, 0x2665	; 0x802665 <g_usb_cdc_printStatusLines_1pps>
    812a:	88 23       	and	r24, r24
    812c:	09 f4       	brne	.+2      	; 0x8130 <task_usb+0x78>
    812e:	67 c1       	rjmp	.+718    	; 0x83fe <task_usb+0x346>
    8130:	80 91 e6 25 	lds	r24, 0x25E6	; 0x8025e6 <g_1pps_printusb_avail>
    8134:	88 23       	and	r24, r24
    8136:	09 f4       	brne	.+2      	; 0x813a <task_usb+0x82>
			uint16_t l_pll_lo;
			uint64_t l_pll_hi;
			float l_1pps_deviation;
			uint32_t l_xo_mode_pwm;
			{
				irqflags_t flags = cpu_irq_save();
    8138:	62 c1       	rjmp	.+708    	; 0x83fe <task_usb+0x346>
    813a:	fa dc       	rcall	.-1548   	; 0x7b30 <cpu_irq_save>
    813c:	89 83       	std	Y+1, r24	; 0x01
				l_pll_lo				= g_1pps_last_lo;
    813e:	80 91 c8 25 	lds	r24, 0x25C8	; 0x8025c8 <g_1pps_last_lo>
    8142:	90 91 c9 25 	lds	r25, 0x25C9	; 0x8025c9 <g_1pps_last_lo+0x1>
    8146:	8a 83       	std	Y+2, r24	; 0x02
    8148:	9b 83       	std	Y+3, r25	; 0x03
				l_pll_hi				= g_1pps_last_hi;
    814a:	80 91 ca 25 	lds	r24, 0x25CA	; 0x8025ca <g_1pps_last_hi>
    814e:	8c 83       	std	Y+4, r24	; 0x04
    8150:	80 91 cb 25 	lds	r24, 0x25CB	; 0x8025cb <g_1pps_last_hi+0x1>
    8154:	8d 83       	std	Y+5, r24	; 0x05
    8156:	80 91 cc 25 	lds	r24, 0x25CC	; 0x8025cc <g_1pps_last_hi+0x2>
    815a:	8e 83       	std	Y+6, r24	; 0x06
    815c:	80 91 cd 25 	lds	r24, 0x25CD	; 0x8025cd <g_1pps_last_hi+0x3>
    8160:	8f 83       	std	Y+7, r24	; 0x07
    8162:	80 91 ce 25 	lds	r24, 0x25CE	; 0x8025ce <g_1pps_last_hi+0x4>
    8166:	88 87       	std	Y+8, r24	; 0x08
    8168:	80 91 cf 25 	lds	r24, 0x25CF	; 0x8025cf <g_1pps_last_hi+0x5>
    816c:	89 87       	std	Y+9, r24	; 0x09
    816e:	80 91 d0 25 	lds	r24, 0x25D0	; 0x8025d0 <g_1pps_last_hi+0x6>
    8172:	8a 87       	std	Y+10, r24	; 0x0a
    8174:	80 91 d1 25 	lds	r24, 0x25D1	; 0x8025d1 <g_1pps_last_hi+0x7>
    8178:	8b 87       	std	Y+11, r24	; 0x0b
				l_1pps_deviation		= g_1pps_deviation;
    817a:	80 91 e3 25 	lds	r24, 0x25E3	; 0x8025e3 <g_1pps_deviation>
    817e:	90 91 e4 25 	lds	r25, 0x25E4	; 0x8025e4 <g_1pps_deviation+0x1>
    8182:	09 2e       	mov	r0, r25
    8184:	00 0c       	add	r0, r0
    8186:	aa 0b       	sbc	r26, r26
    8188:	bb 0b       	sbc	r27, r27
    818a:	bc 01       	movw	r22, r24
    818c:	cd 01       	movw	r24, r26
    818e:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8192:	dc 01       	movw	r26, r24
    8194:	cb 01       	movw	r24, r22
    8196:	8c 87       	std	Y+12, r24	; 0x0c
    8198:	9d 87       	std	Y+13, r25	; 0x0d
    819a:	ae 87       	std	Y+14, r26	; 0x0e
    819c:	bf 87       	std	Y+15, r27	; 0x0f
				l_xo_mode_pwm			= g_xo_mode_pwm;
    819e:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <g_xo_mode_pwm>
    81a2:	90 91 17 29 	lds	r25, 0x2917	; 0x802917 <g_xo_mode_pwm+0x1>
    81a6:	a0 91 18 29 	lds	r26, 0x2918	; 0x802918 <g_xo_mode_pwm+0x2>
    81aa:	b0 91 19 29 	lds	r27, 0x2919	; 0x802919 <g_xo_mode_pwm+0x3>
    81ae:	88 8b       	std	Y+16, r24	; 0x10
    81b0:	99 8b       	std	Y+17, r25	; 0x11
    81b2:	aa 8b       	std	Y+18, r26	; 0x12
				cpu_irq_restore(flags);
    81b4:	bb 8b       	std	Y+19, r27	; 0x13
    81b6:	89 81       	ldd	r24, Y+1	; 0x01
    81b8:	cb dc       	rcall	.-1642   	; 0x7b50 <cpu_irq_restore>

				g_1pps_printusb_avail	= false;
    81ba:	10 92 e6 25 	sts	0x25E6, r1	; 0x8025e6 <g_1pps_printusb_avail>
			}

			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1A, (uint32_t)(l_pll_hi / 1000U), (uint32_t) (l_pll_hi % 1000), l_pll_lo);
    81be:	2c 80       	ldd	r2, Y+4	; 0x04
    81c0:	3d 80       	ldd	r3, Y+5	; 0x05
    81c2:	4e 80       	ldd	r4, Y+6	; 0x06
    81c4:	5f 80       	ldd	r5, Y+7	; 0x07
    81c6:	68 84       	ldd	r6, Y+8	; 0x08
    81c8:	79 84       	ldd	r7, Y+9	; 0x09
    81ca:	8a 84       	ldd	r8, Y+10	; 0x0a
    81cc:	9b 84       	ldd	r9, Y+11	; 0x0b
    81ce:	0f 2e       	mov	r0, r31
    81d0:	f8 ee       	ldi	r31, 0xE8	; 232
    81d2:	af 2e       	mov	r10, r31
    81d4:	f0 2d       	mov	r31, r0
    81d6:	0f 2e       	mov	r0, r31
    81d8:	f3 e0       	ldi	r31, 0x03	; 3
    81da:	bf 2e       	mov	r11, r31
    81dc:	f0 2d       	mov	r31, r0
    81de:	c1 2c       	mov	r12, r1
    81e0:	d1 2c       	mov	r13, r1
    81e2:	e1 2c       	mov	r14, r1
    81e4:	f1 2c       	mov	r15, r1
    81e6:	00 e0       	ldi	r16, 0x00	; 0
    81e8:	10 e0       	ldi	r17, 0x00	; 0
    81ea:	22 2d       	mov	r18, r2
    81ec:	33 2d       	mov	r19, r3
    81ee:	44 2d       	mov	r20, r4
    81f0:	55 2d       	mov	r21, r5
    81f2:	66 2d       	mov	r22, r6
    81f4:	77 2d       	mov	r23, r7
    81f6:	88 2d       	mov	r24, r8
    81f8:	99 2d       	mov	r25, r9
    81fa:	0f 94 38 30 	call	0x26070	; 0x26070 <__umoddi3>
    81fe:	a2 2e       	mov	r10, r18
    8200:	b3 2e       	mov	r11, r19
    8202:	c4 2e       	mov	r12, r20
    8204:	d5 2e       	mov	r13, r21
    8206:	e6 2e       	mov	r14, r22
    8208:	f7 2e       	mov	r15, r23
    820a:	08 2f       	mov	r16, r24
    820c:	19 2f       	mov	r17, r25
    820e:	2a 2d       	mov	r18, r10
    8210:	3b 2d       	mov	r19, r11
    8212:	4c 2d       	mov	r20, r12
    8214:	5d 2d       	mov	r21, r13
    8216:	6e 2d       	mov	r22, r14
    8218:	7f 2d       	mov	r23, r15
    821a:	80 2f       	mov	r24, r16
    821c:	91 2f       	mov	r25, r17
    821e:	e9 96       	adiw	r28, 0x39	; 57
    8220:	2c af       	std	Y+60, r18	; 0x3c
    8222:	3d af       	std	Y+61, r19	; 0x3d
    8224:	4e af       	std	Y+62, r20	; 0x3e
    8226:	5f af       	std	Y+63, r21	; 0x3f
    8228:	e9 97       	sbiw	r28, 0x39	; 57
    822a:	2c 80       	ldd	r2, Y+4	; 0x04
    822c:	3d 80       	ldd	r3, Y+5	; 0x05
    822e:	4e 80       	ldd	r4, Y+6	; 0x06
    8230:	5f 80       	ldd	r5, Y+7	; 0x07
    8232:	68 84       	ldd	r6, Y+8	; 0x08
    8234:	79 84       	ldd	r7, Y+9	; 0x09
    8236:	8a 84       	ldd	r8, Y+10	; 0x0a
    8238:	9b 84       	ldd	r9, Y+11	; 0x0b
    823a:	0f 2e       	mov	r0, r31
    823c:	f8 ee       	ldi	r31, 0xE8	; 232
    823e:	af 2e       	mov	r10, r31
    8240:	f0 2d       	mov	r31, r0
    8242:	0f 2e       	mov	r0, r31
    8244:	f3 e0       	ldi	r31, 0x03	; 3
    8246:	bf 2e       	mov	r11, r31
    8248:	f0 2d       	mov	r31, r0
    824a:	c1 2c       	mov	r12, r1
    824c:	d1 2c       	mov	r13, r1
    824e:	e1 2c       	mov	r14, r1
    8250:	f1 2c       	mov	r15, r1
    8252:	00 e0       	ldi	r16, 0x00	; 0
    8254:	10 e0       	ldi	r17, 0x00	; 0
    8256:	22 2d       	mov	r18, r2
    8258:	33 2d       	mov	r19, r3
    825a:	44 2d       	mov	r20, r4
    825c:	55 2d       	mov	r21, r5
    825e:	66 2d       	mov	r22, r6
    8260:	77 2d       	mov	r23, r7
    8262:	88 2d       	mov	r24, r8
    8264:	99 2d       	mov	r25, r9
    8266:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    826a:	a2 2e       	mov	r10, r18
    826c:	b3 2e       	mov	r11, r19
    826e:	c4 2e       	mov	r12, r20
    8270:	d5 2e       	mov	r13, r21
    8272:	e6 2e       	mov	r14, r22
    8274:	f7 2e       	mov	r15, r23
    8276:	08 2f       	mov	r16, r24
    8278:	19 2f       	mov	r17, r25
    827a:	2a 2d       	mov	r18, r10
    827c:	3b 2d       	mov	r19, r11
    827e:	4c 2d       	mov	r20, r12
    8280:	5d 2d       	mov	r21, r13
    8282:	6e 2d       	mov	r22, r14
    8284:	7f 2d       	mov	r23, r15
    8286:	80 2f       	mov	r24, r16
    8288:	91 2f       	mov	r25, r17
    828a:	da 01       	movw	r26, r20
    828c:	c9 01       	movw	r24, r18
    828e:	2b 81       	ldd	r18, Y+3	; 0x03
    8290:	2f 93       	push	r18
    8292:	2a 81       	ldd	r18, Y+2	; 0x02
    8294:	2f 93       	push	r18
    8296:	e9 96       	adiw	r28, 0x39	; 57
    8298:	2f ad       	ldd	r18, Y+63	; 0x3f
    829a:	e9 97       	sbiw	r28, 0x39	; 57
    829c:	2f 93       	push	r18
    829e:	e8 96       	adiw	r28, 0x38	; 56
    82a0:	2f ad       	ldd	r18, Y+63	; 0x3f
    82a2:	e8 97       	sbiw	r28, 0x38	; 56
    82a4:	2f 93       	push	r18
    82a6:	e7 96       	adiw	r28, 0x37	; 55
    82a8:	2f ad       	ldd	r18, Y+63	; 0x3f
    82aa:	e7 97       	sbiw	r28, 0x37	; 55
    82ac:	2f 93       	push	r18
    82ae:	e6 96       	adiw	r28, 0x36	; 54
    82b0:	2f ad       	ldd	r18, Y+63	; 0x3f
    82b2:	e6 97       	sbiw	r28, 0x36	; 54
    82b4:	2f 93       	push	r18
    82b6:	2b 2f       	mov	r18, r27
    82b8:	2f 93       	push	r18
    82ba:	2a 2f       	mov	r18, r26
    82bc:	2f 93       	push	r18
    82be:	29 2f       	mov	r18, r25
    82c0:	2f 93       	push	r18
    82c2:	8f 93       	push	r24
    82c4:	89 e9       	ldi	r24, 0x99	; 153
    82c6:	99 e0       	ldi	r25, 0x09	; 9
    82c8:	89 2f       	mov	r24, r25
    82ca:	8f 93       	push	r24
    82cc:	89 e9       	ldi	r24, 0x99	; 153
    82ce:	99 e0       	ldi	r25, 0x09	; 9
    82d0:	8f 93       	push	r24
    82d2:	1f 92       	push	r1
    82d4:	80 e8       	ldi	r24, 0x80	; 128
    82d6:	8f 93       	push	r24
    82d8:	80 e3       	ldi	r24, 0x30	; 48
    82da:	9b e2       	ldi	r25, 0x2B	; 43
    82dc:	89 2f       	mov	r24, r25
    82de:	8f 93       	push	r24
    82e0:	80 e3       	ldi	r24, 0x30	; 48
    82e2:	9b e2       	ldi	r25, 0x2B	; 43
    82e4:	8f 93       	push	r24
    82e6:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    82ea:	0d b7       	in	r16, 0x3d	; 61
    82ec:	1e b7       	in	r17, 0x3e	; 62
    82ee:	00 5f       	subi	r16, 0xF0	; 240
    82f0:	1f 4f       	sbci	r17, 0xFF	; 255
    82f2:	cd bf       	out	0x3d, r28	; 61
    82f4:	de bf       	out	0x3e, r29	; 62
    82f6:	8c 8b       	std	Y+20, r24	; 0x14
    82f8:	9d 8b       	std	Y+21, r25	; 0x15
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    82fa:	8c 89       	ldd	r24, Y+20	; 0x14
    82fc:	9d 89       	ldd	r25, Y+21	; 0x15
    82fe:	81 38       	cpi	r24, 0x81	; 129
    8300:	91 05       	cpc	r25, r1
    8302:	10 f0       	brcs	.+4      	; 0x8308 <task_usb+0x250>
    8304:	80 e8       	ldi	r24, 0x80	; 128
    8306:	90 e0       	ldi	r25, 0x00	; 0
    8308:	40 e0       	ldi	r20, 0x00	; 0
    830a:	68 2f       	mov	r22, r24
    830c:	80 e3       	ldi	r24, 0x30	; 48
    830e:	9b e2       	ldi	r25, 0x2B	; 43
    8310:	5c dc       	rcall	.-1864   	; 0x7bca <udi_write_tx_buf>

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1B, l_1pps_deviation);
    8312:	8f 85       	ldd	r24, Y+15	; 0x0f
    8314:	8f 93       	push	r24
    8316:	8e 85       	ldd	r24, Y+14	; 0x0e
    8318:	8f 93       	push	r24
    831a:	8d 85       	ldd	r24, Y+13	; 0x0d
    831c:	8f 93       	push	r24
    831e:	8c 85       	ldd	r24, Y+12	; 0x0c
    8320:	8f 93       	push	r24
    8322:	81 ec       	ldi	r24, 0xC1	; 193
    8324:	99 e0       	ldi	r25, 0x09	; 9
    8326:	89 2f       	mov	r24, r25
    8328:	8f 93       	push	r24
    832a:	81 ec       	ldi	r24, 0xC1	; 193
    832c:	99 e0       	ldi	r25, 0x09	; 9
    832e:	8f 93       	push	r24
    8330:	1f 92       	push	r1
    8332:	80 e8       	ldi	r24, 0x80	; 128
    8334:	8f 93       	push	r24
    8336:	80 e3       	ldi	r24, 0x30	; 48
    8338:	9b e2       	ldi	r25, 0x2B	; 43
    833a:	89 2f       	mov	r24, r25
    833c:	8f 93       	push	r24
    833e:	80 e3       	ldi	r24, 0x30	; 48
    8340:	9b e2       	ldi	r25, 0x2B	; 43
    8342:	8f 93       	push	r24
    8344:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8348:	2d b7       	in	r18, 0x3d	; 61
    834a:	3e b7       	in	r19, 0x3e	; 62
    834c:	26 5f       	subi	r18, 0xF6	; 246
    834e:	3f 4f       	sbci	r19, 0xFF	; 255
    8350:	cd bf       	out	0x3d, r28	; 61
    8352:	de bf       	out	0x3e, r29	; 62
    8354:	8c 8b       	std	Y+20, r24	; 0x14
    8356:	9d 8b       	std	Y+21, r25	; 0x15
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8358:	8c 89       	ldd	r24, Y+20	; 0x14
    835a:	9d 89       	ldd	r25, Y+21	; 0x15
    835c:	81 38       	cpi	r24, 0x81	; 129
    835e:	91 05       	cpc	r25, r1
    8360:	10 f0       	brcs	.+4      	; 0x8366 <task_usb+0x2ae>
    8362:	80 e8       	ldi	r24, 0x80	; 128
    8364:	90 e0       	ldi	r25, 0x00	; 0
    8366:	40 e0       	ldi	r20, 0x00	; 0
    8368:	68 2f       	mov	r22, r24
    836a:	80 e3       	ldi	r24, 0x30	; 48
    836c:	9b e2       	ldi	r25, 0x2B	; 43
    836e:	2d dc       	rcall	.-1958   	; 0x7bca <udi_write_tx_buf>

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1C, (l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT, l_xo_mode_pwm & C_XO_VAL_FRAC_MASK);
    8370:	88 89       	ldd	r24, Y+16	; 0x10
    8372:	99 89       	ldd	r25, Y+17	; 0x11
    8374:	aa 89       	ldd	r26, Y+18	; 0x12
    8376:	bb 89       	ldd	r27, Y+19	; 0x13
    8378:	9c 01       	movw	r18, r24
    837a:	ad 01       	movw	r20, r26
    837c:	33 27       	eor	r19, r19
    837e:	44 27       	eor	r20, r20
    8380:	55 27       	eor	r21, r21
    8382:	88 89       	ldd	r24, Y+16	; 0x10
    8384:	99 89       	ldd	r25, Y+17	; 0x11
    8386:	aa 89       	ldd	r26, Y+18	; 0x12
    8388:	bb 89       	ldd	r27, Y+19	; 0x13
    838a:	88 27       	eor	r24, r24
    838c:	bb 27       	eor	r27, r27
    838e:	89 2f       	mov	r24, r25
    8390:	9a 2f       	mov	r25, r26
    8392:	ab 2f       	mov	r26, r27
    8394:	bb 27       	eor	r27, r27
    8396:	65 2f       	mov	r22, r21
    8398:	6f 93       	push	r22
    839a:	64 2f       	mov	r22, r20
    839c:	6f 93       	push	r22
    839e:	63 2f       	mov	r22, r19
    83a0:	6f 93       	push	r22
    83a2:	2f 93       	push	r18
    83a4:	2b 2f       	mov	r18, r27
    83a6:	2f 93       	push	r18
    83a8:	2a 2f       	mov	r18, r26
    83aa:	2f 93       	push	r18
    83ac:	29 2f       	mov	r18, r25
    83ae:	2f 93       	push	r18
    83b0:	8f 93       	push	r24
    83b2:	88 ed       	ldi	r24, 0xD8	; 216
    83b4:	99 e0       	ldi	r25, 0x09	; 9
    83b6:	89 2f       	mov	r24, r25
    83b8:	8f 93       	push	r24
    83ba:	88 ed       	ldi	r24, 0xD8	; 216
    83bc:	99 e0       	ldi	r25, 0x09	; 9
    83be:	8f 93       	push	r24
    83c0:	1f 92       	push	r1
    83c2:	80 e8       	ldi	r24, 0x80	; 128
    83c4:	8f 93       	push	r24
    83c6:	80 e3       	ldi	r24, 0x30	; 48
    83c8:	9b e2       	ldi	r25, 0x2B	; 43
    83ca:	89 2f       	mov	r24, r25
    83cc:	8f 93       	push	r24
    83ce:	80 e3       	ldi	r24, 0x30	; 48
    83d0:	9b e2       	ldi	r25, 0x2B	; 43
    83d2:	8f 93       	push	r24
    83d4:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    83d8:	ed b7       	in	r30, 0x3d	; 61
    83da:	fe b7       	in	r31, 0x3e	; 62
    83dc:	3e 96       	adiw	r30, 0x0e	; 14
    83de:	cd bf       	out	0x3d, r28	; 61
    83e0:	de bf       	out	0x3e, r29	; 62
    83e2:	8c 8b       	std	Y+20, r24	; 0x14
    83e4:	9d 8b       	std	Y+21, r25	; 0x15
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    83e6:	8c 89       	ldd	r24, Y+20	; 0x14
    83e8:	9d 89       	ldd	r25, Y+21	; 0x15
    83ea:	81 38       	cpi	r24, 0x81	; 129
    83ec:	91 05       	cpc	r25, r1
    83ee:	10 f0       	brcs	.+4      	; 0x83f4 <task_usb+0x33c>
    83f0:	80 e8       	ldi	r24, 0x80	; 128
    83f2:	90 e0       	ldi	r25, 0x00	; 0
    83f4:	40 e0       	ldi	r20, 0x00	; 0
    83f6:	68 2f       	mov	r22, r24
    83f8:	80 e3       	ldi	r24, 0x30	; 48
    83fa:	9b e2       	ldi	r25, 0x2B	; 43
    83fc:	e6 db       	rcall	.-2100   	; 0x7bca <udi_write_tx_buf>
		}

		/* Status output when requested */
		if (g_usb_cdc_printStatusLines_atxmega) {
    83fe:	80 91 63 26 	lds	r24, 0x2663	; 0x802663 <g_usb_cdc_printStatusLines_atxmega>
    8402:	88 23       	and	r24, r24
    8404:	09 f4       	brne	.+2      	; 0x8408 <task_usb+0x350>
    8406:	1b c7       	rjmp	.+3638   	; 0x923e <task_usb+0x1186>
			if (((now - usb_last) >= 512) || (now < usb_last)) {
    8408:	80 91 b2 22 	lds	r24, 0x22B2	; 0x8022b2 <usb_last.8159>
    840c:	90 91 b3 22 	lds	r25, 0x22B3	; 0x8022b3 <usb_last.8159+0x1>
    8410:	a0 91 b4 22 	lds	r26, 0x22B4	; 0x8022b4 <usb_last.8159+0x2>
    8414:	b0 91 b5 22 	lds	r27, 0x22B5	; 0x8022b5 <usb_last.8159+0x3>
    8418:	9e 01       	movw	r18, r28
    841a:	2f 58       	subi	r18, 0x8F	; 143
    841c:	3f 4f       	sbci	r19, 0xFF	; 255
    841e:	f9 01       	movw	r30, r18
    8420:	20 81       	ld	r18, Z
    8422:	31 81       	ldd	r19, Z+1	; 0x01
    8424:	42 81       	ldd	r20, Z+2	; 0x02
    8426:	53 81       	ldd	r21, Z+3	; 0x03
    8428:	79 01       	movw	r14, r18
    842a:	8a 01       	movw	r16, r20
    842c:	e8 1a       	sub	r14, r24
    842e:	f9 0a       	sbc	r15, r25
    8430:	0a 0b       	sbc	r16, r26
    8432:	1b 0b       	sbc	r17, r27
    8434:	d8 01       	movw	r26, r16
    8436:	c7 01       	movw	r24, r14
    8438:	81 15       	cp	r24, r1
    843a:	92 40       	sbci	r25, 0x02	; 2
    843c:	a1 05       	cpc	r26, r1
    843e:	b1 05       	cpc	r27, r1
    8440:	b0 f4       	brcc	.+44     	; 0x846e <task_usb+0x3b6>
    8442:	80 91 b2 22 	lds	r24, 0x22B2	; 0x8022b2 <usb_last.8159>
    8446:	90 91 b3 22 	lds	r25, 0x22B3	; 0x8022b3 <usb_last.8159+0x1>
    844a:	a0 91 b4 22 	lds	r26, 0x22B4	; 0x8022b4 <usb_last.8159+0x2>
    844e:	b0 91 b5 22 	lds	r27, 0x22B5	; 0x8022b5 <usb_last.8159+0x3>
    8452:	9e 01       	movw	r18, r28
    8454:	2f 58       	subi	r18, 0x8F	; 143
    8456:	3f 4f       	sbci	r19, 0xFF	; 255
    8458:	f9 01       	movw	r30, r18
    845a:	20 81       	ld	r18, Z
    845c:	31 81       	ldd	r19, Z+1	; 0x01
    845e:	42 81       	ldd	r20, Z+2	; 0x02
    8460:	53 81       	ldd	r21, Z+3	; 0x03
    8462:	28 17       	cp	r18, r24
    8464:	39 07       	cpc	r19, r25
    8466:	4a 07       	cpc	r20, r26
    8468:	5b 07       	cpc	r21, r27
    846a:	08 f0       	brcs	.+2      	; 0x846e <task_usb+0x3b6>
				int32_t	l_twi1_gyro_2_mag_y_nT;
				int32_t	l_twi1_gyro_2_mag_z_nT;

				/* Getting a copy of the values */
				{
					irqflags_t flags			= cpu_irq_save();
    846c:	e8 c6       	rjmp	.+3536   	; 0x923e <task_usb+0x1186>
    846e:	60 db       	rcall	.-2368   	; 0x7b30 <cpu_irq_save>
    8470:	8e 8b       	std	Y+22, r24	; 0x16
					l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    8472:	80 91 82 29 	lds	r24, 0x2982	; 0x802982 <g_adc_vctcxo_volt_1000>
    8476:	90 91 83 29 	lds	r25, 0x2983	; 0x802983 <g_adc_vctcxo_volt_1000+0x1>
    847a:	8f 8b       	std	Y+23, r24	; 0x17
    847c:	98 8f       	std	Y+24, r25	; 0x18
					l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    847e:	80 91 84 29 	lds	r24, 0x2984	; 0x802984 <g_adc_5v0_volt_1000>
    8482:	90 91 85 29 	lds	r25, 0x2985	; 0x802985 <g_adc_5v0_volt_1000+0x1>
    8486:	89 8f       	std	Y+25, r24	; 0x19
    8488:	9a 8f       	std	Y+26, r25	; 0x1a
					l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    848a:	80 91 86 29 	lds	r24, 0x2986	; 0x802986 <g_adc_vbat_volt_1000>
    848e:	90 91 87 29 	lds	r25, 0x2987	; 0x802987 <g_adc_vbat_volt_1000+0x1>
    8492:	8b 8f       	std	Y+27, r24	; 0x1b
    8494:	9c 8f       	std	Y+28, r25	; 0x1c
					l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    8496:	80 91 88 29 	lds	r24, 0x2988	; 0x802988 <g_adc_io_adc4_volt_1000>
    849a:	90 91 89 29 	lds	r25, 0x2989	; 0x802989 <g_adc_io_adc4_volt_1000+0x1>
    849e:	8d 8f       	std	Y+29, r24	; 0x1d
    84a0:	9e 8f       	std	Y+30, r25	; 0x1e
					l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    84a2:	80 91 8a 29 	lds	r24, 0x298A	; 0x80298a <g_adc_io_adc5_volt_1000>
    84a6:	90 91 8b 29 	lds	r25, 0x298B	; 0x80298b <g_adc_io_adc5_volt_1000+0x1>
    84aa:	8f 8f       	std	Y+31, r24	; 0x1f
    84ac:	98 a3       	std	Y+32, r25	; 0x20
					l_adc_silence_volt_1000		= g_adc_silence_volt_1000;
    84ae:	80 91 8c 29 	lds	r24, 0x298C	; 0x80298c <g_adc_silence_volt_1000>
    84b2:	90 91 8d 29 	lds	r25, 0x298D	; 0x80298d <g_adc_silence_volt_1000+0x1>
    84b6:	89 a3       	std	Y+33, r24	; 0x21
    84b8:	9a a3       	std	Y+34, r25	; 0x22
					l_adc_temp_deg_100			= g_adc_temp_deg_100;
    84ba:	80 91 8e 29 	lds	r24, 0x298E	; 0x80298e <g_adc_temp_deg_100>
    84be:	90 91 8f 29 	lds	r25, 0x298F	; 0x80298f <g_adc_temp_deg_100+0x1>
    84c2:	8b a3       	std	Y+35, r24	; 0x23
    84c4:	9c a3       	std	Y+36, r25	; 0x24
					l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    84c6:	80 91 00 29 	lds	r24, 0x2900	; 0x802900 <g_twi1_baro_temp_100>
    84ca:	90 91 01 29 	lds	r25, 0x2901	; 0x802901 <g_twi1_baro_temp_100+0x1>
    84ce:	a0 91 02 29 	lds	r26, 0x2902	; 0x802902 <g_twi1_baro_temp_100+0x2>
    84d2:	b0 91 03 29 	lds	r27, 0x2903	; 0x802903 <g_twi1_baro_temp_100+0x3>
    84d6:	8d a3       	std	Y+37, r24	; 0x25
    84d8:	9e a3       	std	Y+38, r25	; 0x26
    84da:	af a3       	std	Y+39, r26	; 0x27
    84dc:	b8 a7       	std	Y+40, r27	; 0x28
					l_twi1_baro_p_100			= g_twi1_baro_p_100;
    84de:	80 91 04 29 	lds	r24, 0x2904	; 0x802904 <g_twi1_baro_p_100>
    84e2:	90 91 05 29 	lds	r25, 0x2905	; 0x802905 <g_twi1_baro_p_100+0x1>
    84e6:	a0 91 06 29 	lds	r26, 0x2906	; 0x802906 <g_twi1_baro_p_100+0x2>
    84ea:	b0 91 07 29 	lds	r27, 0x2907	; 0x802907 <g_twi1_baro_p_100+0x3>
    84ee:	89 a7       	std	Y+41, r24	; 0x29
    84f0:	9a a7       	std	Y+42, r25	; 0x2a
    84f2:	ab a7       	std	Y+43, r26	; 0x2b
    84f4:	bc a7       	std	Y+44, r27	; 0x2c
					l_twi1_baro_p_h_100			= g_qnh_p_h_100;
    84f6:	80 91 99 29 	lds	r24, 0x2999	; 0x802999 <g_qnh_p_h_100>
    84fa:	90 91 9a 29 	lds	r25, 0x299A	; 0x80299a <g_qnh_p_h_100+0x1>
    84fe:	a0 91 9b 29 	lds	r26, 0x299B	; 0x80299b <g_qnh_p_h_100+0x2>
    8502:	b0 91 9c 29 	lds	r27, 0x299C	; 0x80299c <g_qnh_p_h_100+0x3>
    8506:	8d a7       	std	Y+45, r24	; 0x2d
    8508:	9e a7       	std	Y+46, r25	; 0x2e
    850a:	af a7       	std	Y+47, r26	; 0x2f
    850c:	b8 ab       	std	Y+48, r27	; 0x30
					l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    850e:	80 91 0e 29 	lds	r24, 0x290E	; 0x80290e <g_twi1_hygro_T_100>
    8512:	90 91 0f 29 	lds	r25, 0x290F	; 0x80290f <g_twi1_hygro_T_100+0x1>
    8516:	89 ab       	std	Y+49, r24	; 0x31
    8518:	9a ab       	std	Y+50, r25	; 0x32
					l_twi1_hygro_DP_100			= g_twi1_hygro_DP_100;
    851a:	80 91 12 29 	lds	r24, 0x2912	; 0x802912 <g_twi1_hygro_DP_100>
    851e:	90 91 13 29 	lds	r25, 0x2913	; 0x802913 <g_twi1_hygro_DP_100+0x1>
    8522:	8b ab       	std	Y+51, r24	; 0x33
    8524:	9c ab       	std	Y+52, r25	; 0x34
					l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    8526:	80 91 10 29 	lds	r24, 0x2910	; 0x802910 <g_twi1_hygro_RH_100>
    852a:	90 91 11 29 	lds	r25, 0x2911	; 0x802911 <g_twi1_hygro_RH_100+0x1>
    852e:	8d ab       	std	Y+53, r24	; 0x35
    8530:	9e ab       	std	Y+54, r25	; 0x36
					l_env_temp_deg_100			= g_env_temp_deg_100;
    8532:	80 91 92 29 	lds	r24, 0x2992	; 0x802992 <g_env_temp_deg_100>
    8536:	90 91 93 29 	lds	r25, 0x2993	; 0x802993 <g_env_temp_deg_100+0x1>
    853a:	8f ab       	std	Y+55, r24	; 0x37
    853c:	98 af       	std	Y+56, r25	; 0x38
					l_env_hygro_RH_100			= g_env_hygro_RH_100;
    853e:	80 91 94 29 	lds	r24, 0x2994	; 0x802994 <g_env_hygro_RH_100>
    8542:	90 91 95 29 	lds	r25, 0x2995	; 0x802995 <g_env_hygro_RH_100+0x1>
    8546:	89 af       	std	Y+57, r24	; 0x39
    8548:	9a af       	std	Y+58, r25	; 0x3a
					l_twi1_gyro_1_accel_x		= g_twi1_gyro_1_accel_x;
    854a:	80 91 91 28 	lds	r24, 0x2891	; 0x802891 <g_twi1_gyro_1_accel_x>
    854e:	90 91 92 28 	lds	r25, 0x2892	; 0x802892 <g_twi1_gyro_1_accel_x+0x1>
    8552:	8b af       	std	Y+59, r24	; 0x3b
    8554:	9c af       	std	Y+60, r25	; 0x3c
					l_twi1_gyro_1_accel_y		= g_twi1_gyro_1_accel_y;
    8556:	80 91 93 28 	lds	r24, 0x2893	; 0x802893 <g_twi1_gyro_1_accel_y>
    855a:	90 91 94 28 	lds	r25, 0x2894	; 0x802894 <g_twi1_gyro_1_accel_y+0x1>
    855e:	8d af       	std	Y+61, r24	; 0x3d
    8560:	9e af       	std	Y+62, r25	; 0x3e
					l_twi1_gyro_1_accel_z		= g_twi1_gyro_1_accel_z;
    8562:	20 91 95 28 	lds	r18, 0x2895	; 0x802895 <g_twi1_gyro_1_accel_z>
    8566:	30 91 96 28 	lds	r19, 0x2896	; 0x802896 <g_twi1_gyro_1_accel_z+0x1>
    856a:	ce 01       	movw	r24, r28
    856c:	cf 96       	adiw	r24, 0x3f	; 63
    856e:	fc 01       	movw	r30, r24
    8570:	20 83       	st	Z, r18
    8572:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    8574:	ce 01       	movw	r24, r28
    8576:	8f 5b       	subi	r24, 0xBF	; 191
    8578:	9f 4f       	sbci	r25, 0xFF	; 255
    857a:	20 91 a3 28 	lds	r18, 0x28A3	; 0x8028a3 <g_twi1_gyro_1_accel_x_mg>
    857e:	30 91 a4 28 	lds	r19, 0x28A4	; 0x8028a4 <g_twi1_gyro_1_accel_x_mg+0x1>
    8582:	fc 01       	movw	r30, r24
    8584:	20 83       	st	Z, r18
    8586:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    8588:	ce 01       	movw	r24, r28
    858a:	8d 5b       	subi	r24, 0xBD	; 189
    858c:	9f 4f       	sbci	r25, 0xFF	; 255
    858e:	20 91 a5 28 	lds	r18, 0x28A5	; 0x8028a5 <g_twi1_gyro_1_accel_y_mg>
    8592:	30 91 a6 28 	lds	r19, 0x28A6	; 0x8028a6 <g_twi1_gyro_1_accel_y_mg+0x1>
    8596:	fc 01       	movw	r30, r24
    8598:	20 83       	st	Z, r18
    859a:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    859c:	ce 01       	movw	r24, r28
    859e:	8b 5b       	subi	r24, 0xBB	; 187
    85a0:	9f 4f       	sbci	r25, 0xFF	; 255
    85a2:	20 91 a7 28 	lds	r18, 0x28A7	; 0x8028a7 <g_twi1_gyro_1_accel_z_mg>
    85a6:	30 91 a8 28 	lds	r19, 0x28A8	; 0x8028a8 <g_twi1_gyro_1_accel_z_mg+0x1>
    85aa:	fc 01       	movw	r30, r24
    85ac:	20 83       	st	Z, r18
    85ae:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_x		= g_twi1_gyro_1_gyro_x;
    85b0:	ce 01       	movw	r24, r28
    85b2:	89 5b       	subi	r24, 0xB9	; 185
    85b4:	9f 4f       	sbci	r25, 0xFF	; 255
    85b6:	20 91 a9 28 	lds	r18, 0x28A9	; 0x8028a9 <g_twi1_gyro_1_gyro_x>
    85ba:	30 91 aa 28 	lds	r19, 0x28AA	; 0x8028aa <g_twi1_gyro_1_gyro_x+0x1>
    85be:	fc 01       	movw	r30, r24
    85c0:	20 83       	st	Z, r18
    85c2:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_y		= g_twi1_gyro_1_gyro_y;
    85c4:	ce 01       	movw	r24, r28
    85c6:	87 5b       	subi	r24, 0xB7	; 183
    85c8:	9f 4f       	sbci	r25, 0xFF	; 255
    85ca:	20 91 ab 28 	lds	r18, 0x28AB	; 0x8028ab <g_twi1_gyro_1_gyro_y>
    85ce:	30 91 ac 28 	lds	r19, 0x28AC	; 0x8028ac <g_twi1_gyro_1_gyro_y+0x1>
    85d2:	fc 01       	movw	r30, r24
    85d4:	20 83       	st	Z, r18
    85d6:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_z		= g_twi1_gyro_1_gyro_z;
    85d8:	ce 01       	movw	r24, r28
    85da:	85 5b       	subi	r24, 0xB5	; 181
    85dc:	9f 4f       	sbci	r25, 0xFF	; 255
    85de:	20 91 ad 28 	lds	r18, 0x28AD	; 0x8028ad <g_twi1_gyro_1_gyro_z>
    85e2:	30 91 ae 28 	lds	r19, 0x28AE	; 0x8028ae <g_twi1_gyro_1_gyro_z+0x1>
    85e6:	fc 01       	movw	r30, r24
    85e8:	20 83       	st	Z, r18
    85ea:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    85ec:	9e 01       	movw	r18, r28
    85ee:	23 5b       	subi	r18, 0xB3	; 179
    85f0:	3f 4f       	sbci	r19, 0xFF	; 255
    85f2:	80 91 b5 28 	lds	r24, 0x28B5	; 0x8028b5 <g_twi1_gyro_1_gyro_x_mdps>
    85f6:	90 91 b6 28 	lds	r25, 0x28B6	; 0x8028b6 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    85fa:	a0 91 b7 28 	lds	r26, 0x28B7	; 0x8028b7 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    85fe:	b0 91 b8 28 	lds	r27, 0x28B8	; 0x8028b8 <g_twi1_gyro_1_gyro_x_mdps+0x3>
    8602:	f9 01       	movw	r30, r18
    8604:	80 83       	st	Z, r24
    8606:	91 83       	std	Z+1, r25	; 0x01
    8608:	a2 83       	std	Z+2, r26	; 0x02
    860a:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    860c:	9e 01       	movw	r18, r28
    860e:	2f 5a       	subi	r18, 0xAF	; 175
    8610:	3f 4f       	sbci	r19, 0xFF	; 255
    8612:	80 91 b9 28 	lds	r24, 0x28B9	; 0x8028b9 <g_twi1_gyro_1_gyro_y_mdps>
    8616:	90 91 ba 28 	lds	r25, 0x28BA	; 0x8028ba <g_twi1_gyro_1_gyro_y_mdps+0x1>
    861a:	a0 91 bb 28 	lds	r26, 0x28BB	; 0x8028bb <g_twi1_gyro_1_gyro_y_mdps+0x2>
    861e:	b0 91 bc 28 	lds	r27, 0x28BC	; 0x8028bc <g_twi1_gyro_1_gyro_y_mdps+0x3>
    8622:	f9 01       	movw	r30, r18
    8624:	80 83       	st	Z, r24
    8626:	91 83       	std	Z+1, r25	; 0x01
    8628:	a2 83       	std	Z+2, r26	; 0x02
    862a:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    862c:	9e 01       	movw	r18, r28
    862e:	2b 5a       	subi	r18, 0xAB	; 171
    8630:	3f 4f       	sbci	r19, 0xFF	; 255
    8632:	80 91 bd 28 	lds	r24, 0x28BD	; 0x8028bd <g_twi1_gyro_1_gyro_z_mdps>
    8636:	90 91 be 28 	lds	r25, 0x28BE	; 0x8028be <g_twi1_gyro_1_gyro_z_mdps+0x1>
    863a:	a0 91 bf 28 	lds	r26, 0x28BF	; 0x8028bf <g_twi1_gyro_1_gyro_z_mdps+0x2>
    863e:	b0 91 c0 28 	lds	r27, 0x28C0	; 0x8028c0 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    8642:	f9 01       	movw	r30, r18
    8644:	80 83       	st	Z, r24
    8646:	91 83       	std	Z+1, r25	; 0x01
    8648:	a2 83       	std	Z+2, r26	; 0x02
    864a:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_temp			= g_twi1_gyro_1_temp;
    864c:	ce 01       	movw	r24, r28
    864e:	87 5a       	subi	r24, 0xA7	; 167
    8650:	9f 4f       	sbci	r25, 0xFF	; 255
    8652:	20 91 89 28 	lds	r18, 0x2889	; 0x802889 <g_twi1_gyro_1_temp>
    8656:	30 91 8a 28 	lds	r19, 0x288A	; 0x80288a <g_twi1_gyro_1_temp+0x1>
    865a:	fc 01       	movw	r30, r24
    865c:	20 83       	st	Z, r18
    865e:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_temp_deg_100	= g_twi1_gyro_1_temp_deg_100;
    8660:	ce 01       	movw	r24, r28
    8662:	85 5a       	subi	r24, 0xA5	; 165
    8664:	9f 4f       	sbci	r25, 0xFF	; 255
    8666:	20 91 8f 28 	lds	r18, 0x288F	; 0x80288f <g_twi1_gyro_1_temp_deg_100>
    866a:	30 91 90 28 	lds	r19, 0x2890	; 0x802890 <g_twi1_gyro_1_temp_deg_100+0x1>
    866e:	fc 01       	movw	r30, r24
    8670:	20 83       	st	Z, r18
    8672:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_x			= g_twi1_gyro_2_mag_x;
    8674:	ce 01       	movw	r24, r28
    8676:	83 5a       	subi	r24, 0xA3	; 163
    8678:	9f 4f       	sbci	r25, 0xFF	; 255
    867a:	20 91 cd 28 	lds	r18, 0x28CD	; 0x8028cd <g_twi1_gyro_2_mag_x>
    867e:	30 91 ce 28 	lds	r19, 0x28CE	; 0x8028ce <g_twi1_gyro_2_mag_x+0x1>
    8682:	fc 01       	movw	r30, r24
    8684:	20 83       	st	Z, r18
    8686:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_y			= g_twi1_gyro_2_mag_y;
    8688:	ce 01       	movw	r24, r28
    868a:	81 5a       	subi	r24, 0xA1	; 161
    868c:	9f 4f       	sbci	r25, 0xFF	; 255
    868e:	20 91 cf 28 	lds	r18, 0x28CF	; 0x8028cf <g_twi1_gyro_2_mag_y>
    8692:	30 91 d0 28 	lds	r19, 0x28D0	; 0x8028d0 <g_twi1_gyro_2_mag_y+0x1>
    8696:	fc 01       	movw	r30, r24
    8698:	20 83       	st	Z, r18
    869a:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_z			= g_twi1_gyro_2_mag_z;
    869c:	ce 01       	movw	r24, r28
    869e:	8f 59       	subi	r24, 0x9F	; 159
    86a0:	9f 4f       	sbci	r25, 0xFF	; 255
    86a2:	20 91 d1 28 	lds	r18, 0x28D1	; 0x8028d1 <g_twi1_gyro_2_mag_z>
    86a6:	30 91 d2 28 	lds	r19, 0x28D2	; 0x8028d2 <g_twi1_gyro_2_mag_z+0x1>
    86aa:	fc 01       	movw	r30, r24
    86ac:	20 83       	st	Z, r18
    86ae:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    86b0:	9e 01       	movw	r18, r28
    86b2:	2d 59       	subi	r18, 0x9D	; 157
    86b4:	3f 4f       	sbci	r19, 0xFF	; 255
    86b6:	80 91 d9 28 	lds	r24, 0x28D9	; 0x8028d9 <g_twi1_gyro_2_mag_x_nT>
    86ba:	90 91 da 28 	lds	r25, 0x28DA	; 0x8028da <g_twi1_gyro_2_mag_x_nT+0x1>
    86be:	a0 91 db 28 	lds	r26, 0x28DB	; 0x8028db <g_twi1_gyro_2_mag_x_nT+0x2>
    86c2:	b0 91 dc 28 	lds	r27, 0x28DC	; 0x8028dc <g_twi1_gyro_2_mag_x_nT+0x3>
    86c6:	f9 01       	movw	r30, r18
    86c8:	80 83       	st	Z, r24
    86ca:	91 83       	std	Z+1, r25	; 0x01
    86cc:	a2 83       	std	Z+2, r26	; 0x02
    86ce:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    86d0:	9e 01       	movw	r18, r28
    86d2:	29 59       	subi	r18, 0x99	; 153
    86d4:	3f 4f       	sbci	r19, 0xFF	; 255
    86d6:	80 91 dd 28 	lds	r24, 0x28DD	; 0x8028dd <g_twi1_gyro_2_mag_y_nT>
    86da:	90 91 de 28 	lds	r25, 0x28DE	; 0x8028de <g_twi1_gyro_2_mag_y_nT+0x1>
    86de:	a0 91 df 28 	lds	r26, 0x28DF	; 0x8028df <g_twi1_gyro_2_mag_y_nT+0x2>
    86e2:	b0 91 e0 28 	lds	r27, 0x28E0	; 0x8028e0 <g_twi1_gyro_2_mag_y_nT+0x3>
    86e6:	f9 01       	movw	r30, r18
    86e8:	80 83       	st	Z, r24
    86ea:	91 83       	std	Z+1, r25	; 0x01
    86ec:	a2 83       	std	Z+2, r26	; 0x02
    86ee:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    86f0:	9e 01       	movw	r18, r28
    86f2:	25 59       	subi	r18, 0x95	; 149
    86f4:	3f 4f       	sbci	r19, 0xFF	; 255
    86f6:	80 91 e1 28 	lds	r24, 0x28E1	; 0x8028e1 <g_twi1_gyro_2_mag_z_nT>
    86fa:	90 91 e2 28 	lds	r25, 0x28E2	; 0x8028e2 <g_twi1_gyro_2_mag_z_nT+0x1>
    86fe:	a0 91 e3 28 	lds	r26, 0x28E3	; 0x8028e3 <g_twi1_gyro_2_mag_z_nT+0x2>
    8702:	b0 91 e4 28 	lds	r27, 0x28E4	; 0x8028e4 <g_twi1_gyro_2_mag_z_nT+0x3>
    8706:	f9 01       	movw	r30, r18
    8708:	80 83       	st	Z, r24
    870a:	91 83       	std	Z+1, r25	; 0x01
    870c:	a2 83       	std	Z+2, r26	; 0x02
					cpu_irq_restore(flags);
    870e:	b3 83       	std	Z+3, r27	; 0x03
    8710:	8e 89       	ldd	r24, Y+22	; 0x16
    8712:	1e da       	rcall	.-3012   	; 0x7b50 <cpu_irq_restore>
				}

				int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1A,
    8714:	ce 01       	movw	r24, r28
    8716:	8f 58       	subi	r24, 0x8F	; 143
    8718:	9f 4f       	sbci	r25, 0xFF	; 255
    871a:	fc 01       	movw	r30, r24
    871c:	80 81       	ld	r24, Z
    871e:	91 81       	ldd	r25, Z+1	; 0x01
    8720:	a2 81       	ldd	r26, Z+2	; 0x02
    8722:	b3 81       	ldd	r27, Z+3	; 0x03
    8724:	07 2e       	mov	r0, r23
    8726:	7a e0       	ldi	r23, 0x0A	; 10
    8728:	b6 95       	lsr	r27
    872a:	a7 95       	ror	r26
    872c:	97 95       	ror	r25
    872e:	87 95       	ror	r24
    8730:	7a 95       	dec	r23
    8732:	d1 f7       	brne	.-12     	; 0x8728 <task_usb+0x670>
    8734:	70 2d       	mov	r23, r0
    8736:	8e 01       	movw	r16, r28
    8738:	01 59       	subi	r16, 0x91	; 145
    873a:	1f 4f       	sbci	r17, 0xFF	; 255
    873c:	2c 8d       	ldd	r18, Y+28	; 0x1c
    873e:	2f 93       	push	r18
    8740:	2b 8d       	ldd	r18, Y+27	; 0x1b
    8742:	2f 93       	push	r18
    8744:	2a 8d       	ldd	r18, Y+26	; 0x1a
    8746:	2f 93       	push	r18
    8748:	29 8d       	ldd	r18, Y+25	; 0x19
    874a:	2f 93       	push	r18
    874c:	28 8d       	ldd	r18, Y+24	; 0x18
    874e:	2f 93       	push	r18
    8750:	2f 89       	ldd	r18, Y+23	; 0x17
    8752:	2f 93       	push	r18
    8754:	2b 2f       	mov	r18, r27
    8756:	2f 93       	push	r18
    8758:	2a 2f       	mov	r18, r26
    875a:	2f 93       	push	r18
    875c:	29 2f       	mov	r18, r25
    875e:	2f 93       	push	r18
    8760:	8f 93       	push	r24
    8762:	8b e8       	ldi	r24, 0x8B	; 139
    8764:	97 e0       	ldi	r25, 0x07	; 7
    8766:	89 2f       	mov	r24, r25
    8768:	8f 93       	push	r24
    876a:	8b e8       	ldi	r24, 0x8B	; 139
    876c:	97 e0       	ldi	r25, 0x07	; 7
    876e:	8f 93       	push	r24
    8770:	1f 92       	push	r1
    8772:	80 e8       	ldi	r24, 0x80	; 128
    8774:	8f 93       	push	r24
    8776:	80 e3       	ldi	r24, 0x30	; 48
    8778:	9b e2       	ldi	r25, 0x2B	; 43
    877a:	89 2f       	mov	r24, r25
    877c:	8f 93       	push	r24
    877e:	80 e3       	ldi	r24, 0x30	; 48
    8780:	9b e2       	ldi	r25, 0x2B	; 43
    8782:	8f 93       	push	r24
    8784:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8788:	2d b7       	in	r18, 0x3d	; 61
    878a:	3e b7       	in	r19, 0x3e	; 62
    878c:	20 5f       	subi	r18, 0xF0	; 240
    878e:	3f 4f       	sbci	r19, 0xFF	; 255
    8790:	cd bf       	out	0x3d, r28	; 61
    8792:	de bf       	out	0x3e, r29	; 62
    8794:	f8 01       	movw	r30, r16
    8796:	80 83       	st	Z, r24
    8798:	91 83       	std	Z+1, r25	; 0x01
				now >> 10,
				l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    879a:	ce 01       	movw	r24, r28
    879c:	81 59       	subi	r24, 0x91	; 145
    879e:	9f 4f       	sbci	r25, 0xFF	; 255
    87a0:	fc 01       	movw	r30, r24
    87a2:	80 81       	ld	r24, Z
    87a4:	91 81       	ldd	r25, Z+1	; 0x01
    87a6:	81 38       	cpi	r24, 0x81	; 129
    87a8:	91 05       	cpc	r25, r1
    87aa:	10 f0       	brcs	.+4      	; 0x87b0 <task_usb+0x6f8>
    87ac:	80 e8       	ldi	r24, 0x80	; 128
    87ae:	90 e0       	ldi	r25, 0x00	; 0
    87b0:	40 e0       	ldi	r20, 0x00	; 0
    87b2:	68 2f       	mov	r22, r24
    87b4:	80 e3       	ldi	r24, 0x30	; 48
    87b6:	9b e2       	ldi	r25, 0x2B	; 43
    87b8:	08 da       	rcall	.-3056   	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
    87ba:	8e 01       	movw	r16, r28
    87bc:	01 59       	subi	r16, 0x91	; 145
    87be:	1f 4f       	sbci	r17, 0xFF	; 255
    87c0:	8a a1       	ldd	r24, Y+34	; 0x22
    87c2:	8f 93       	push	r24
    87c4:	89 a1       	ldd	r24, Y+33	; 0x21
    87c6:	8f 93       	push	r24
    87c8:	88 a1       	ldd	r24, Y+32	; 0x20
    87ca:	8f 93       	push	r24
    87cc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    87ce:	8f 93       	push	r24
    87d0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    87d2:	8f 93       	push	r24
    87d4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    87d6:	8f 93       	push	r24
    87d8:	80 ec       	ldi	r24, 0xC0	; 192
    87da:	97 e0       	ldi	r25, 0x07	; 7
    87dc:	89 2f       	mov	r24, r25
    87de:	8f 93       	push	r24
    87e0:	80 ec       	ldi	r24, 0xC0	; 192
    87e2:	97 e0       	ldi	r25, 0x07	; 7
    87e4:	8f 93       	push	r24
    87e6:	1f 92       	push	r1
    87e8:	80 e8       	ldi	r24, 0x80	; 128
    87ea:	8f 93       	push	r24
    87ec:	80 e3       	ldi	r24, 0x30	; 48
    87ee:	9b e2       	ldi	r25, 0x2B	; 43
    87f0:	89 2f       	mov	r24, r25
    87f2:	8f 93       	push	r24
    87f4:	80 e3       	ldi	r24, 0x30	; 48
    87f6:	9b e2       	ldi	r25, 0x2B	; 43
    87f8:	8f 93       	push	r24
    87fa:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    87fe:	2d b7       	in	r18, 0x3d	; 61
    8800:	3e b7       	in	r19, 0x3e	; 62
    8802:	24 5f       	subi	r18, 0xF4	; 244
    8804:	3f 4f       	sbci	r19, 0xFF	; 255
    8806:	cd bf       	out	0x3d, r28	; 61
    8808:	de bf       	out	0x3e, r29	; 62
    880a:	f8 01       	movw	r30, r16
    880c:	80 83       	st	Z, r24
    880e:	91 83       	std	Z+1, r25	; 0x01
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8810:	ce 01       	movw	r24, r28
    8812:	81 59       	subi	r24, 0x91	; 145
    8814:	9f 4f       	sbci	r25, 0xFF	; 255
    8816:	fc 01       	movw	r30, r24
    8818:	80 81       	ld	r24, Z
    881a:	91 81       	ldd	r25, Z+1	; 0x01
    881c:	81 38       	cpi	r24, 0x81	; 129
    881e:	91 05       	cpc	r25, r1
    8820:	10 f0       	brcs	.+4      	; 0x8826 <task_usb+0x76e>
    8822:	80 e8       	ldi	r24, 0x80	; 128
    8824:	90 e0       	ldi	r25, 0x00	; 0
    8826:	40 e0       	ldi	r20, 0x00	; 0
    8828:	68 2f       	mov	r22, r24
    882a:	80 e3       	ldi	r24, 0x30	; 48
    882c:	9b e2       	ldi	r25, 0x2B	; 43
    882e:	cd d9       	rcall	.-3174   	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    8830:	8b a1       	ldd	r24, Y+35	; 0x23
    8832:	9c a1       	ldd	r25, Y+36	; 0x24
    8834:	09 2e       	mov	r0, r25
    8836:	00 0c       	add	r0, r0
    8838:	aa 0b       	sbc	r26, r26
    883a:	bb 0b       	sbc	r27, r27
    883c:	bc 01       	movw	r22, r24
    883e:	cd 01       	movw	r24, r26
    8840:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8844:	dc 01       	movw	r26, r24
    8846:	cb 01       	movw	r24, r22
				l_adc_temp_deg_100 / 100.f);
    8848:	20 e0       	ldi	r18, 0x00	; 0
    884a:	30 e0       	ldi	r19, 0x00	; 0
    884c:	48 ec       	ldi	r20, 0xC8	; 200
    884e:	52 e4       	ldi	r21, 0x42	; 66
    8850:	bc 01       	movw	r22, r24
    8852:	cd 01       	movw	r24, r26
    8854:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8858:	dc 01       	movw	r26, r24
    885a:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    885c:	8e 01       	movw	r16, r28
    885e:	01 59       	subi	r16, 0x91	; 145
    8860:	1f 4f       	sbci	r17, 0xFF	; 255
    8862:	2b 2f       	mov	r18, r27
    8864:	2f 93       	push	r18
    8866:	2a 2f       	mov	r18, r26
    8868:	2f 93       	push	r18
    886a:	29 2f       	mov	r18, r25
    886c:	2f 93       	push	r18
    886e:	8f 93       	push	r24
    8870:	8a ee       	ldi	r24, 0xEA	; 234
    8872:	97 e0       	ldi	r25, 0x07	; 7
    8874:	89 2f       	mov	r24, r25
    8876:	8f 93       	push	r24
    8878:	8a ee       	ldi	r24, 0xEA	; 234
    887a:	97 e0       	ldi	r25, 0x07	; 7
    887c:	8f 93       	push	r24
    887e:	1f 92       	push	r1
    8880:	80 e8       	ldi	r24, 0x80	; 128
    8882:	8f 93       	push	r24
    8884:	80 e3       	ldi	r24, 0x30	; 48
    8886:	9b e2       	ldi	r25, 0x2B	; 43
    8888:	89 2f       	mov	r24, r25
    888a:	8f 93       	push	r24
    888c:	80 e3       	ldi	r24, 0x30	; 48
    888e:	9b e2       	ldi	r25, 0x2B	; 43
    8890:	8f 93       	push	r24
    8892:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8896:	2d b7       	in	r18, 0x3d	; 61
    8898:	3e b7       	in	r19, 0x3e	; 62
    889a:	26 5f       	subi	r18, 0xF6	; 246
    889c:	3f 4f       	sbci	r19, 0xFF	; 255
    889e:	cd bf       	out	0x3d, r28	; 61
    88a0:	de bf       	out	0x3e, r29	; 62
    88a2:	f8 01       	movw	r30, r16
    88a4:	80 83       	st	Z, r24
    88a6:	91 83       	std	Z+1, r25	; 0x01
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    88a8:	ce 01       	movw	r24, r28
    88aa:	81 59       	subi	r24, 0x91	; 145
    88ac:	9f 4f       	sbci	r25, 0xFF	; 255
    88ae:	fc 01       	movw	r30, r24
    88b0:	80 81       	ld	r24, Z
    88b2:	91 81       	ldd	r25, Z+1	; 0x01
    88b4:	81 38       	cpi	r24, 0x81	; 129
    88b6:	91 05       	cpc	r25, r1
    88b8:	10 f0       	brcs	.+4      	; 0x88be <task_usb+0x806>
    88ba:	80 e8       	ldi	r24, 0x80	; 128
    88bc:	90 e0       	ldi	r25, 0x00	; 0
    88be:	40 e0       	ldi	r20, 0x00	; 0
    88c0:	68 2f       	mov	r22, r24
    88c2:	80 e3       	ldi	r24, 0x30	; 48
    88c4:	9b e2       	ldi	r25, 0x2B	; 43
    88c6:	81 d9       	rcall	.-3326   	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    88c8:	69 a5       	ldd	r22, Y+41	; 0x29
    88ca:	7a a5       	ldd	r23, Y+42	; 0x2a
    88cc:	8b a5       	ldd	r24, Y+43	; 0x2b
    88ce:	9c a5       	ldd	r25, Y+44	; 0x2c
    88d0:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    88d4:	dc 01       	movw	r26, r24
    88d6:	cb 01       	movw	r24, r22
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    88d8:	20 e0       	ldi	r18, 0x00	; 0
    88da:	30 e0       	ldi	r19, 0x00	; 0
    88dc:	48 ec       	ldi	r20, 0xC8	; 200
    88de:	52 e4       	ldi	r21, 0x42	; 66
    88e0:	bc 01       	movw	r22, r24
    88e2:	cd 01       	movw	r24, r26
    88e4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    88e8:	dc 01       	movw	r26, r24
    88ea:	cb 01       	movw	r24, r22
    88ec:	6c 01       	movw	r12, r24
    88ee:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    88f0:	6d a1       	ldd	r22, Y+37	; 0x25
    88f2:	7e a1       	ldd	r23, Y+38	; 0x26
    88f4:	8f a1       	ldd	r24, Y+39	; 0x27
    88f6:	98 a5       	ldd	r25, Y+40	; 0x28
    88f8:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    88fc:	dc 01       	movw	r26, r24
    88fe:	cb 01       	movw	r24, r22
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    8900:	20 e0       	ldi	r18, 0x00	; 0
    8902:	30 e0       	ldi	r19, 0x00	; 0
    8904:	48 ec       	ldi	r20, 0xC8	; 200
    8906:	52 e4       	ldi	r21, 0x42	; 66
    8908:	bc 01       	movw	r22, r24
    890a:	cd 01       	movw	r24, r26
    890c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8910:	dc 01       	movw	r26, r24
    8912:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    8914:	8e 01       	movw	r16, r28
    8916:	01 59       	subi	r16, 0x91	; 145
    8918:	1f 4f       	sbci	r17, 0xFF	; 255
    891a:	2f 2d       	mov	r18, r15
    891c:	2f 93       	push	r18
    891e:	2e 2d       	mov	r18, r14
    8920:	2f 93       	push	r18
    8922:	2d 2d       	mov	r18, r13
    8924:	2f 93       	push	r18
    8926:	2c 2d       	mov	r18, r12
    8928:	2f 93       	push	r18
    892a:	2b 2f       	mov	r18, r27
    892c:	2f 93       	push	r18
    892e:	2a 2f       	mov	r18, r26
    8930:	2f 93       	push	r18
    8932:	29 2f       	mov	r18, r25
    8934:	2f 93       	push	r18
    8936:	8f 93       	push	r24
    8938:	8e ef       	ldi	r24, 0xFE	; 254
    893a:	97 e0       	ldi	r25, 0x07	; 7
    893c:	89 2f       	mov	r24, r25
    893e:	8f 93       	push	r24
    8940:	8e ef       	ldi	r24, 0xFE	; 254
    8942:	97 e0       	ldi	r25, 0x07	; 7
    8944:	8f 93       	push	r24
    8946:	1f 92       	push	r1
    8948:	80 e8       	ldi	r24, 0x80	; 128
    894a:	8f 93       	push	r24
    894c:	80 e3       	ldi	r24, 0x30	; 48
    894e:	9b e2       	ldi	r25, 0x2B	; 43
    8950:	89 2f       	mov	r24, r25
    8952:	8f 93       	push	r24
    8954:	80 e3       	ldi	r24, 0x30	; 48
    8956:	9b e2       	ldi	r25, 0x2B	; 43
    8958:	8f 93       	push	r24
    895a:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    895e:	2d b7       	in	r18, 0x3d	; 61
    8960:	3e b7       	in	r19, 0x3e	; 62
    8962:	22 5f       	subi	r18, 0xF2	; 242
    8964:	3f 4f       	sbci	r19, 0xFF	; 255
    8966:	cd bf       	out	0x3d, r28	; 61
    8968:	de bf       	out	0x3e, r29	; 62
    896a:	f8 01       	movw	r30, r16
    896c:	80 83       	st	Z, r24
    896e:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8970:	ce 01       	movw	r24, r28
    8972:	81 59       	subi	r24, 0x91	; 145
    8974:	9f 4f       	sbci	r25, 0xFF	; 255
    8976:	fc 01       	movw	r30, r24
    8978:	80 81       	ld	r24, Z
    897a:	91 81       	ldd	r25, Z+1	; 0x01
    897c:	81 38       	cpi	r24, 0x81	; 129
    897e:	91 05       	cpc	r25, r1
    8980:	10 f0       	brcs	.+4      	; 0x8986 <task_usb+0x8ce>
    8982:	80 e8       	ldi	r24, 0x80	; 128
    8984:	90 e0       	ldi	r25, 0x00	; 0
    8986:	40 e0       	ldi	r20, 0x00	; 0
    8988:	68 2f       	mov	r22, r24
    898a:	80 e3       	ldi	r24, 0x30	; 48
    898c:	9b e2       	ldi	r25, 0x2B	; 43
    898e:	1d d9       	rcall	.-3526   	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    8990:	6d a5       	ldd	r22, Y+45	; 0x2d
    8992:	7e a5       	ldd	r23, Y+46	; 0x2e
    8994:	8f a5       	ldd	r24, Y+47	; 0x2f
    8996:	98 a9       	ldd	r25, Y+48	; 0x30
    8998:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    899c:	dc 01       	movw	r26, r24
    899e:	cb 01       	movw	r24, r22
				l_twi1_baro_p_h_100 / 100.f);
    89a0:	20 e0       	ldi	r18, 0x00	; 0
    89a2:	30 e0       	ldi	r19, 0x00	; 0
    89a4:	48 ec       	ldi	r20, 0xC8	; 200
    89a6:	52 e4       	ldi	r21, 0x42	; 66
    89a8:	bc 01       	movw	r22, r24
    89aa:	cd 01       	movw	r24, r26
    89ac:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    89b0:	dc 01       	movw	r26, r24
    89b2:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    89b4:	8e 01       	movw	r16, r28
    89b6:	01 59       	subi	r16, 0x91	; 145
    89b8:	1f 4f       	sbci	r17, 0xFF	; 255
    89ba:	2b 2f       	mov	r18, r27
    89bc:	2f 93       	push	r18
    89be:	2a 2f       	mov	r18, r26
    89c0:	2f 93       	push	r18
    89c2:	29 2f       	mov	r18, r25
    89c4:	2f 93       	push	r18
    89c6:	8f 93       	push	r24
    89c8:	84 e2       	ldi	r24, 0x24	; 36
    89ca:	98 e0       	ldi	r25, 0x08	; 8
    89cc:	89 2f       	mov	r24, r25
    89ce:	8f 93       	push	r24
    89d0:	84 e2       	ldi	r24, 0x24	; 36
    89d2:	98 e0       	ldi	r25, 0x08	; 8
    89d4:	8f 93       	push	r24
    89d6:	1f 92       	push	r1
    89d8:	80 e8       	ldi	r24, 0x80	; 128
    89da:	8f 93       	push	r24
    89dc:	80 e3       	ldi	r24, 0x30	; 48
    89de:	9b e2       	ldi	r25, 0x2B	; 43
    89e0:	89 2f       	mov	r24, r25
    89e2:	8f 93       	push	r24
    89e4:	80 e3       	ldi	r24, 0x30	; 48
    89e6:	9b e2       	ldi	r25, 0x2B	; 43
    89e8:	8f 93       	push	r24
    89ea:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    89ee:	2d b7       	in	r18, 0x3d	; 61
    89f0:	3e b7       	in	r19, 0x3e	; 62
    89f2:	26 5f       	subi	r18, 0xF6	; 246
    89f4:	3f 4f       	sbci	r19, 0xFF	; 255
    89f6:	cd bf       	out	0x3d, r28	; 61
    89f8:	de bf       	out	0x3e, r29	; 62
    89fa:	f8 01       	movw	r30, r16
    89fc:	80 83       	st	Z, r24
    89fe:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8a00:	ce 01       	movw	r24, r28
    8a02:	81 59       	subi	r24, 0x91	; 145
    8a04:	9f 4f       	sbci	r25, 0xFF	; 255
    8a06:	fc 01       	movw	r30, r24
    8a08:	80 81       	ld	r24, Z
    8a0a:	91 81       	ldd	r25, Z+1	; 0x01
    8a0c:	81 38       	cpi	r24, 0x81	; 129
    8a0e:	91 05       	cpc	r25, r1
    8a10:	10 f0       	brcs	.+4      	; 0x8a16 <task_usb+0x95e>
    8a12:	80 e8       	ldi	r24, 0x80	; 128
    8a14:	90 e0       	ldi	r25, 0x00	; 0
    8a16:	40 e0       	ldi	r20, 0x00	; 0
    8a18:	68 2f       	mov	r22, r24
    8a1a:	80 e3       	ldi	r24, 0x30	; 48
    8a1c:	9b e2       	ldi	r25, 0x2B	; 43
    8a1e:	d5 d8       	rcall	.-3670   	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    8a20:	8d a9       	ldd	r24, Y+53	; 0x35
    8a22:	9e a9       	ldd	r25, Y+54	; 0x36
    8a24:	09 2e       	mov	r0, r25
    8a26:	00 0c       	add	r0, r0
    8a28:	aa 0b       	sbc	r26, r26
    8a2a:	bb 0b       	sbc	r27, r27
    8a2c:	bc 01       	movw	r22, r24
    8a2e:	cd 01       	movw	r24, r26
    8a30:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8a34:	dc 01       	movw	r26, r24
    8a36:	cb 01       	movw	r24, r22
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    8a38:	20 e0       	ldi	r18, 0x00	; 0
    8a3a:	30 e0       	ldi	r19, 0x00	; 0
    8a3c:	48 ec       	ldi	r20, 0xC8	; 200
    8a3e:	52 e4       	ldi	r21, 0x42	; 66
    8a40:	bc 01       	movw	r22, r24
    8a42:	cd 01       	movw	r24, r26
    8a44:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8a48:	dc 01       	movw	r26, r24
    8a4a:	cb 01       	movw	r24, r22
    8a4c:	6c 01       	movw	r12, r24
    8a4e:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    8a50:	89 a9       	ldd	r24, Y+49	; 0x31
    8a52:	9a a9       	ldd	r25, Y+50	; 0x32
    8a54:	09 2e       	mov	r0, r25
    8a56:	00 0c       	add	r0, r0
    8a58:	aa 0b       	sbc	r26, r26
    8a5a:	bb 0b       	sbc	r27, r27
    8a5c:	bc 01       	movw	r22, r24
    8a5e:	cd 01       	movw	r24, r26
    8a60:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8a64:	dc 01       	movw	r26, r24
    8a66:	cb 01       	movw	r24, r22
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    8a68:	20 e0       	ldi	r18, 0x00	; 0
    8a6a:	30 e0       	ldi	r19, 0x00	; 0
    8a6c:	48 ec       	ldi	r20, 0xC8	; 200
    8a6e:	52 e4       	ldi	r21, 0x42	; 66
    8a70:	bc 01       	movw	r22, r24
    8a72:	cd 01       	movw	r24, r26
    8a74:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8a78:	dc 01       	movw	r26, r24
    8a7a:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    8a7c:	8e 01       	movw	r16, r28
    8a7e:	01 59       	subi	r16, 0x91	; 145
    8a80:	1f 4f       	sbci	r17, 0xFF	; 255
    8a82:	2f 2d       	mov	r18, r15
    8a84:	2f 93       	push	r18
    8a86:	2e 2d       	mov	r18, r14
    8a88:	2f 93       	push	r18
    8a8a:	2d 2d       	mov	r18, r13
    8a8c:	2f 93       	push	r18
    8a8e:	2c 2d       	mov	r18, r12
    8a90:	2f 93       	push	r18
    8a92:	2b 2f       	mov	r18, r27
    8a94:	2f 93       	push	r18
    8a96:	2a 2f       	mov	r18, r26
    8a98:	2f 93       	push	r18
    8a9a:	29 2f       	mov	r18, r25
    8a9c:	2f 93       	push	r18
    8a9e:	8f 93       	push	r24
    8aa0:	89 e3       	ldi	r24, 0x39	; 57
    8aa2:	98 e0       	ldi	r25, 0x08	; 8
    8aa4:	89 2f       	mov	r24, r25
    8aa6:	8f 93       	push	r24
    8aa8:	89 e3       	ldi	r24, 0x39	; 57
    8aaa:	98 e0       	ldi	r25, 0x08	; 8
    8aac:	8f 93       	push	r24
    8aae:	1f 92       	push	r1
    8ab0:	80 e8       	ldi	r24, 0x80	; 128
    8ab2:	8f 93       	push	r24
    8ab4:	80 e3       	ldi	r24, 0x30	; 48
    8ab6:	9b e2       	ldi	r25, 0x2B	; 43
    8ab8:	89 2f       	mov	r24, r25
    8aba:	8f 93       	push	r24
    8abc:	80 e3       	ldi	r24, 0x30	; 48
    8abe:	9b e2       	ldi	r25, 0x2B	; 43
    8ac0:	8f 93       	push	r24
    8ac2:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8ac6:	2d b7       	in	r18, 0x3d	; 61
    8ac8:	3e b7       	in	r19, 0x3e	; 62
    8aca:	22 5f       	subi	r18, 0xF2	; 242
    8acc:	3f 4f       	sbci	r19, 0xFF	; 255
    8ace:	cd bf       	out	0x3d, r28	; 61
    8ad0:	de bf       	out	0x3e, r29	; 62
    8ad2:	f8 01       	movw	r30, r16
    8ad4:	80 83       	st	Z, r24
    8ad6:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8ad8:	ce 01       	movw	r24, r28
    8ada:	81 59       	subi	r24, 0x91	; 145
    8adc:	9f 4f       	sbci	r25, 0xFF	; 255
    8ade:	fc 01       	movw	r30, r24
    8ae0:	80 81       	ld	r24, Z
    8ae2:	91 81       	ldd	r25, Z+1	; 0x01
    8ae4:	81 38       	cpi	r24, 0x81	; 129
    8ae6:	91 05       	cpc	r25, r1
    8ae8:	10 f0       	brcs	.+4      	; 0x8aee <task_usb+0xa36>
    8aea:	80 e8       	ldi	r24, 0x80	; 128
    8aec:	90 e0       	ldi	r25, 0x00	; 0
    8aee:	40 e0       	ldi	r20, 0x00	; 0
    8af0:	68 2f       	mov	r22, r24
    8af2:	80 e3       	ldi	r24, 0x30	; 48
    8af4:	9b e2       	ldi	r25, 0x2B	; 43
    8af6:	69 d8       	rcall	.-3886   	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    8af8:	8b a9       	ldd	r24, Y+51	; 0x33
    8afa:	9c a9       	ldd	r25, Y+52	; 0x34
    8afc:	09 2e       	mov	r0, r25
    8afe:	00 0c       	add	r0, r0
    8b00:	aa 0b       	sbc	r26, r26
    8b02:	bb 0b       	sbc	r27, r27
    8b04:	bc 01       	movw	r22, r24
    8b06:	cd 01       	movw	r24, r26
    8b08:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8b0c:	dc 01       	movw	r26, r24
    8b0e:	cb 01       	movw	r24, r22
				l_twi1_hygro_DP_100 / 100.f);
    8b10:	20 e0       	ldi	r18, 0x00	; 0
    8b12:	30 e0       	ldi	r19, 0x00	; 0
    8b14:	48 ec       	ldi	r20, 0xC8	; 200
    8b16:	52 e4       	ldi	r21, 0x42	; 66
    8b18:	bc 01       	movw	r22, r24
    8b1a:	cd 01       	movw	r24, r26
    8b1c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8b20:	dc 01       	movw	r26, r24
    8b22:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    8b24:	8e 01       	movw	r16, r28
    8b26:	01 59       	subi	r16, 0x91	; 145
    8b28:	1f 4f       	sbci	r17, 0xFF	; 255
    8b2a:	2b 2f       	mov	r18, r27
    8b2c:	2f 93       	push	r18
    8b2e:	2a 2f       	mov	r18, r26
    8b30:	2f 93       	push	r18
    8b32:	29 2f       	mov	r18, r25
    8b34:	2f 93       	push	r18
    8b36:	8f 93       	push	r24
    8b38:	84 e6       	ldi	r24, 0x64	; 100
    8b3a:	98 e0       	ldi	r25, 0x08	; 8
    8b3c:	89 2f       	mov	r24, r25
    8b3e:	8f 93       	push	r24
    8b40:	84 e6       	ldi	r24, 0x64	; 100
    8b42:	98 e0       	ldi	r25, 0x08	; 8
    8b44:	8f 93       	push	r24
    8b46:	1f 92       	push	r1
    8b48:	80 e8       	ldi	r24, 0x80	; 128
    8b4a:	8f 93       	push	r24
    8b4c:	80 e3       	ldi	r24, 0x30	; 48
    8b4e:	9b e2       	ldi	r25, 0x2B	; 43
    8b50:	89 2f       	mov	r24, r25
    8b52:	8f 93       	push	r24
    8b54:	80 e3       	ldi	r24, 0x30	; 48
    8b56:	9b e2       	ldi	r25, 0x2B	; 43
    8b58:	8f 93       	push	r24
    8b5a:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8b5e:	2d b7       	in	r18, 0x3d	; 61
    8b60:	3e b7       	in	r19, 0x3e	; 62
    8b62:	26 5f       	subi	r18, 0xF6	; 246
    8b64:	3f 4f       	sbci	r19, 0xFF	; 255
    8b66:	cd bf       	out	0x3d, r28	; 61
    8b68:	de bf       	out	0x3e, r29	; 62
    8b6a:	f8 01       	movw	r30, r16
    8b6c:	80 83       	st	Z, r24
    8b6e:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8b70:	ce 01       	movw	r24, r28
    8b72:	81 59       	subi	r24, 0x91	; 145
    8b74:	9f 4f       	sbci	r25, 0xFF	; 255
    8b76:	fc 01       	movw	r30, r24
    8b78:	80 81       	ld	r24, Z
    8b7a:	91 81       	ldd	r25, Z+1	; 0x01
    8b7c:	81 38       	cpi	r24, 0x81	; 129
    8b7e:	91 05       	cpc	r25, r1
    8b80:	10 f0       	brcs	.+4      	; 0x8b86 <task_usb+0xace>
    8b82:	80 e8       	ldi	r24, 0x80	; 128
    8b84:	90 e0       	ldi	r25, 0x00	; 0
    8b86:	40 e0       	ldi	r20, 0x00	; 0
    8b88:	68 2f       	mov	r22, r24
    8b8a:	80 e3       	ldi	r24, 0x30	; 48
    8b8c:	9b e2       	ldi	r25, 0x2B	; 43
    8b8e:	1d d8       	rcall	.-4038   	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    8b90:	89 ad       	ldd	r24, Y+57	; 0x39
    8b92:	9a ad       	ldd	r25, Y+58	; 0x3a
    8b94:	09 2e       	mov	r0, r25
    8b96:	00 0c       	add	r0, r0
    8b98:	aa 0b       	sbc	r26, r26
    8b9a:	bb 0b       	sbc	r27, r27
    8b9c:	bc 01       	movw	r22, r24
    8b9e:	cd 01       	movw	r24, r26
    8ba0:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8ba4:	dc 01       	movw	r26, r24
    8ba6:	cb 01       	movw	r24, r22
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    8ba8:	20 e0       	ldi	r18, 0x00	; 0
    8baa:	30 e0       	ldi	r19, 0x00	; 0
    8bac:	48 ec       	ldi	r20, 0xC8	; 200
    8bae:	52 e4       	ldi	r21, 0x42	; 66
    8bb0:	bc 01       	movw	r22, r24
    8bb2:	cd 01       	movw	r24, r26
    8bb4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8bb8:	dc 01       	movw	r26, r24
    8bba:	cb 01       	movw	r24, r22
    8bbc:	6c 01       	movw	r12, r24
    8bbe:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    8bc0:	8f a9       	ldd	r24, Y+55	; 0x37
    8bc2:	98 ad       	ldd	r25, Y+56	; 0x38
    8bc4:	09 2e       	mov	r0, r25
    8bc6:	00 0c       	add	r0, r0
    8bc8:	aa 0b       	sbc	r26, r26
    8bca:	bb 0b       	sbc	r27, r27
    8bcc:	bc 01       	movw	r22, r24
    8bce:	cd 01       	movw	r24, r26
    8bd0:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8bd4:	dc 01       	movw	r26, r24
    8bd6:	cb 01       	movw	r24, r22
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    8bd8:	20 e0       	ldi	r18, 0x00	; 0
    8bda:	30 e0       	ldi	r19, 0x00	; 0
    8bdc:	48 ec       	ldi	r20, 0xC8	; 200
    8bde:	52 e4       	ldi	r21, 0x42	; 66
    8be0:	bc 01       	movw	r22, r24
    8be2:	cd 01       	movw	r24, r26
    8be4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8be8:	dc 01       	movw	r26, r24
    8bea:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    8bec:	8e 01       	movw	r16, r28
    8bee:	01 59       	subi	r16, 0x91	; 145
    8bf0:	1f 4f       	sbci	r17, 0xFF	; 255
    8bf2:	2f 2d       	mov	r18, r15
    8bf4:	2f 93       	push	r18
    8bf6:	2e 2d       	mov	r18, r14
    8bf8:	2f 93       	push	r18
    8bfa:	2d 2d       	mov	r18, r13
    8bfc:	2f 93       	push	r18
    8bfe:	2c 2d       	mov	r18, r12
    8c00:	2f 93       	push	r18
    8c02:	2b 2f       	mov	r18, r27
    8c04:	2f 93       	push	r18
    8c06:	2a 2f       	mov	r18, r26
    8c08:	2f 93       	push	r18
    8c0a:	29 2f       	mov	r18, r25
    8c0c:	2f 93       	push	r18
    8c0e:	8f 93       	push	r24
    8c10:	84 e8       	ldi	r24, 0x84	; 132
    8c12:	98 e0       	ldi	r25, 0x08	; 8
    8c14:	89 2f       	mov	r24, r25
    8c16:	8f 93       	push	r24
    8c18:	84 e8       	ldi	r24, 0x84	; 132
    8c1a:	98 e0       	ldi	r25, 0x08	; 8
    8c1c:	8f 93       	push	r24
    8c1e:	1f 92       	push	r1
    8c20:	80 e8       	ldi	r24, 0x80	; 128
    8c22:	8f 93       	push	r24
    8c24:	80 e3       	ldi	r24, 0x30	; 48
    8c26:	9b e2       	ldi	r25, 0x2B	; 43
    8c28:	89 2f       	mov	r24, r25
    8c2a:	8f 93       	push	r24
    8c2c:	80 e3       	ldi	r24, 0x30	; 48
    8c2e:	9b e2       	ldi	r25, 0x2B	; 43
    8c30:	8f 93       	push	r24
    8c32:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8c36:	2d b7       	in	r18, 0x3d	; 61
    8c38:	3e b7       	in	r19, 0x3e	; 62
    8c3a:	22 5f       	subi	r18, 0xF2	; 242
    8c3c:	3f 4f       	sbci	r19, 0xFF	; 255
    8c3e:	cd bf       	out	0x3d, r28	; 61
    8c40:	de bf       	out	0x3e, r29	; 62
    8c42:	f8 01       	movw	r30, r16
    8c44:	80 83       	st	Z, r24
    8c46:	91 83       	std	Z+1, r25	; 0x01
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8c48:	ce 01       	movw	r24, r28
    8c4a:	81 59       	subi	r24, 0x91	; 145
    8c4c:	9f 4f       	sbci	r25, 0xFF	; 255
    8c4e:	fc 01       	movw	r30, r24
    8c50:	80 81       	ld	r24, Z
    8c52:	91 81       	ldd	r25, Z+1	; 0x01
    8c54:	81 38       	cpi	r24, 0x81	; 129
    8c56:	91 05       	cpc	r25, r1
    8c58:	10 f0       	brcs	.+4      	; 0x8c5e <task_usb+0xba6>
    8c5a:	80 e8       	ldi	r24, 0x80	; 128
    8c5c:	90 e0       	ldi	r25, 0x00	; 0
    8c5e:	40 e0       	ldi	r20, 0x00	; 0
    8c60:	68 2f       	mov	r22, r24
    8c62:	80 e3       	ldi	r24, 0x30	; 48
    8c64:	9b e2       	ldi	r25, 0x2B	; 43
    8c66:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    8c6a:	ce 01       	movw	r24, r28
    8c6c:	8d 5b       	subi	r24, 0xBD	; 189
    8c6e:	9f 4f       	sbci	r25, 0xFF	; 255
    8c70:	fc 01       	movw	r30, r24
    8c72:	80 81       	ld	r24, Z
    8c74:	91 81       	ldd	r25, Z+1	; 0x01
    8c76:	09 2e       	mov	r0, r25
    8c78:	00 0c       	add	r0, r0
    8c7a:	aa 0b       	sbc	r26, r26
    8c7c:	bb 0b       	sbc	r27, r27
    8c7e:	bc 01       	movw	r22, r24
    8c80:	cd 01       	movw	r24, r26
    8c82:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8c86:	dc 01       	movw	r26, r24
    8c88:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
    8c8a:	20 e0       	ldi	r18, 0x00	; 0
    8c8c:	30 e0       	ldi	r19, 0x00	; 0
    8c8e:	4a e7       	ldi	r20, 0x7A	; 122
    8c90:	54 e4       	ldi	r21, 0x44	; 68
    8c92:	bc 01       	movw	r22, r24
    8c94:	cd 01       	movw	r24, r26
    8c96:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8c9a:	dc 01       	movw	r26, r24
    8c9c:	cb 01       	movw	r24, r22
    8c9e:	6c 01       	movw	r12, r24
    8ca0:	7d 01       	movw	r14, r26
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    8ca2:	ce 01       	movw	r24, r28
    8ca4:	8f 5b       	subi	r24, 0xBF	; 191
    8ca6:	9f 4f       	sbci	r25, 0xFF	; 255
    8ca8:	fc 01       	movw	r30, r24
    8caa:	80 81       	ld	r24, Z
    8cac:	91 81       	ldd	r25, Z+1	; 0x01
    8cae:	09 2e       	mov	r0, r25
    8cb0:	00 0c       	add	r0, r0
    8cb2:	aa 0b       	sbc	r26, r26
    8cb4:	bb 0b       	sbc	r27, r27
    8cb6:	bc 01       	movw	r22, r24
    8cb8:	cd 01       	movw	r24, r26
    8cba:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8cbe:	dc 01       	movw	r26, r24
    8cc0:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
    8cc2:	20 e0       	ldi	r18, 0x00	; 0
    8cc4:	30 e0       	ldi	r19, 0x00	; 0
    8cc6:	4a e7       	ldi	r20, 0x7A	; 122
    8cc8:	54 e4       	ldi	r21, 0x44	; 68
    8cca:	bc 01       	movw	r22, r24
    8ccc:	cd 01       	movw	r24, r26
    8cce:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8cd2:	dc 01       	movw	r26, r24
    8cd4:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    8cd6:	8e 01       	movw	r16, r28
    8cd8:	01 59       	subi	r16, 0x91	; 145
    8cda:	1f 4f       	sbci	r17, 0xFF	; 255
    8cdc:	2e ad       	ldd	r18, Y+62	; 0x3e
    8cde:	2f 93       	push	r18
    8ce0:	2d ad       	ldd	r18, Y+61	; 0x3d
    8ce2:	2f 93       	push	r18
    8ce4:	2f 2d       	mov	r18, r15
    8ce6:	2f 93       	push	r18
    8ce8:	2e 2d       	mov	r18, r14
    8cea:	2f 93       	push	r18
    8cec:	2d 2d       	mov	r18, r13
    8cee:	2f 93       	push	r18
    8cf0:	2c 2d       	mov	r18, r12
    8cf2:	2f 93       	push	r18
    8cf4:	2c ad       	ldd	r18, Y+60	; 0x3c
    8cf6:	2f 93       	push	r18
    8cf8:	2b ad       	ldd	r18, Y+59	; 0x3b
    8cfa:	2f 93       	push	r18
    8cfc:	2b 2f       	mov	r18, r27
    8cfe:	2f 93       	push	r18
    8d00:	2a 2f       	mov	r18, r26
    8d02:	2f 93       	push	r18
    8d04:	29 2f       	mov	r18, r25
    8d06:	2f 93       	push	r18
    8d08:	8f 93       	push	r24
    8d0a:	8b ea       	ldi	r24, 0xAB	; 171
    8d0c:	98 e0       	ldi	r25, 0x08	; 8
    8d0e:	89 2f       	mov	r24, r25
    8d10:	8f 93       	push	r24
    8d12:	8b ea       	ldi	r24, 0xAB	; 171
    8d14:	98 e0       	ldi	r25, 0x08	; 8
    8d16:	8f 93       	push	r24
    8d18:	1f 92       	push	r1
    8d1a:	80 e8       	ldi	r24, 0x80	; 128
    8d1c:	8f 93       	push	r24
    8d1e:	80 e3       	ldi	r24, 0x30	; 48
    8d20:	9b e2       	ldi	r25, 0x2B	; 43
    8d22:	89 2f       	mov	r24, r25
    8d24:	8f 93       	push	r24
    8d26:	80 e3       	ldi	r24, 0x30	; 48
    8d28:	9b e2       	ldi	r25, 0x2B	; 43
    8d2a:	8f 93       	push	r24
    8d2c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8d30:	2d b7       	in	r18, 0x3d	; 61
    8d32:	3e b7       	in	r19, 0x3e	; 62
    8d34:	2e 5e       	subi	r18, 0xEE	; 238
    8d36:	3f 4f       	sbci	r19, 0xFF	; 255
    8d38:	cd bf       	out	0x3d, r28	; 61
    8d3a:	de bf       	out	0x3e, r29	; 62
    8d3c:	f8 01       	movw	r30, r16
    8d3e:	80 83       	st	Z, r24
    8d40:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8d42:	ce 01       	movw	r24, r28
    8d44:	81 59       	subi	r24, 0x91	; 145
    8d46:	9f 4f       	sbci	r25, 0xFF	; 255
    8d48:	fc 01       	movw	r30, r24
    8d4a:	80 81       	ld	r24, Z
    8d4c:	91 81       	ldd	r25, Z+1	; 0x01
    8d4e:	81 38       	cpi	r24, 0x81	; 129
    8d50:	91 05       	cpc	r25, r1
    8d52:	10 f0       	brcs	.+4      	; 0x8d58 <task_usb+0xca0>
    8d54:	80 e8       	ldi	r24, 0x80	; 128
    8d56:	90 e0       	ldi	r25, 0x00	; 0
    8d58:	40 e0       	ldi	r20, 0x00	; 0
    8d5a:	68 2f       	mov	r22, r24
    8d5c:	80 e3       	ldi	r24, 0x30	; 48
    8d5e:	9b e2       	ldi	r25, 0x2B	; 43
    8d60:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    8d64:	ce 01       	movw	r24, r28
    8d66:	8b 5b       	subi	r24, 0xBB	; 187
    8d68:	9f 4f       	sbci	r25, 0xFF	; 255
    8d6a:	fc 01       	movw	r30, r24
    8d6c:	80 81       	ld	r24, Z
    8d6e:	91 81       	ldd	r25, Z+1	; 0x01
    8d70:	09 2e       	mov	r0, r25
    8d72:	00 0c       	add	r0, r0
    8d74:	aa 0b       	sbc	r26, r26
    8d76:	bb 0b       	sbc	r27, r27
    8d78:	bc 01       	movw	r22, r24
    8d7a:	cd 01       	movw	r24, r26
    8d7c:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8d80:	dc 01       	movw	r26, r24
    8d82:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
    8d84:	20 e0       	ldi	r18, 0x00	; 0
    8d86:	30 e0       	ldi	r19, 0x00	; 0
    8d88:	4a e7       	ldi	r20, 0x7A	; 122
    8d8a:	54 e4       	ldi	r21, 0x44	; 68
    8d8c:	bc 01       	movw	r22, r24
    8d8e:	cd 01       	movw	r24, r26
    8d90:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8d94:	dc 01       	movw	r26, r24
    8d96:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    8d98:	8e 01       	movw	r16, r28
    8d9a:	01 59       	subi	r16, 0x91	; 145
    8d9c:	1f 4f       	sbci	r17, 0xFF	; 255
    8d9e:	9e 01       	movw	r18, r28
    8da0:	20 5c       	subi	r18, 0xC0	; 192
    8da2:	3f 4f       	sbci	r19, 0xFF	; 255
    8da4:	f9 01       	movw	r30, r18
    8da6:	20 81       	ld	r18, Z
    8da8:	2f 93       	push	r18
    8daa:	2f ad       	ldd	r18, Y+63	; 0x3f
    8dac:	2f 93       	push	r18
    8dae:	2b 2f       	mov	r18, r27
    8db0:	2f 93       	push	r18
    8db2:	2a 2f       	mov	r18, r26
    8db4:	2f 93       	push	r18
    8db6:	29 2f       	mov	r18, r25
    8db8:	2f 93       	push	r18
    8dba:	8f 93       	push	r24
    8dbc:	87 ed       	ldi	r24, 0xD7	; 215
    8dbe:	98 e0       	ldi	r25, 0x08	; 8
    8dc0:	89 2f       	mov	r24, r25
    8dc2:	8f 93       	push	r24
    8dc4:	87 ed       	ldi	r24, 0xD7	; 215
    8dc6:	98 e0       	ldi	r25, 0x08	; 8
    8dc8:	8f 93       	push	r24
    8dca:	1f 92       	push	r1
    8dcc:	80 e8       	ldi	r24, 0x80	; 128
    8dce:	8f 93       	push	r24
    8dd0:	80 e3       	ldi	r24, 0x30	; 48
    8dd2:	9b e2       	ldi	r25, 0x2B	; 43
    8dd4:	89 2f       	mov	r24, r25
    8dd6:	8f 93       	push	r24
    8dd8:	80 e3       	ldi	r24, 0x30	; 48
    8dda:	9b e2       	ldi	r25, 0x2B	; 43
    8ddc:	8f 93       	push	r24
    8dde:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8de2:	2d b7       	in	r18, 0x3d	; 61
    8de4:	3e b7       	in	r19, 0x3e	; 62
    8de6:	24 5f       	subi	r18, 0xF4	; 244
    8de8:	3f 4f       	sbci	r19, 0xFF	; 255
    8dea:	cd bf       	out	0x3d, r28	; 61
    8dec:	de bf       	out	0x3e, r29	; 62
    8dee:	f8 01       	movw	r30, r16
    8df0:	80 83       	st	Z, r24
    8df2:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8df4:	ce 01       	movw	r24, r28
    8df6:	81 59       	subi	r24, 0x91	; 145
    8df8:	9f 4f       	sbci	r25, 0xFF	; 255
    8dfa:	fc 01       	movw	r30, r24
    8dfc:	80 81       	ld	r24, Z
    8dfe:	91 81       	ldd	r25, Z+1	; 0x01
    8e00:	81 38       	cpi	r24, 0x81	; 129
    8e02:	91 05       	cpc	r25, r1
    8e04:	10 f0       	brcs	.+4      	; 0x8e0a <task_usb+0xd52>
    8e06:	80 e8       	ldi	r24, 0x80	; 128
    8e08:	90 e0       	ldi	r25, 0x00	; 0
    8e0a:	40 e0       	ldi	r20, 0x00	; 0
    8e0c:	68 2f       	mov	r22, r24
    8e0e:	80 e3       	ldi	r24, 0x30	; 48
    8e10:	9b e2       	ldi	r25, 0x2B	; 43
    8e12:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    8e16:	ce 01       	movw	r24, r28
    8e18:	8f 5a       	subi	r24, 0xAF	; 175
    8e1a:	9f 4f       	sbci	r25, 0xFF	; 255
    8e1c:	fc 01       	movw	r30, r24
    8e1e:	60 81       	ld	r22, Z
    8e20:	71 81       	ldd	r23, Z+1	; 0x01
    8e22:	82 81       	ldd	r24, Z+2	; 0x02
    8e24:	93 81       	ldd	r25, Z+3	; 0x03
    8e26:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8e2a:	dc 01       	movw	r26, r24
    8e2c:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
    8e2e:	20 e0       	ldi	r18, 0x00	; 0
    8e30:	30 e0       	ldi	r19, 0x00	; 0
    8e32:	4a e7       	ldi	r20, 0x7A	; 122
    8e34:	54 e4       	ldi	r21, 0x44	; 68
    8e36:	bc 01       	movw	r22, r24
    8e38:	cd 01       	movw	r24, r26
    8e3a:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8e3e:	dc 01       	movw	r26, r24
    8e40:	cb 01       	movw	r24, r22
    8e42:	6c 01       	movw	r12, r24
    8e44:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    8e46:	ce 01       	movw	r24, r28
    8e48:	83 5b       	subi	r24, 0xB3	; 179
    8e4a:	9f 4f       	sbci	r25, 0xFF	; 255
    8e4c:	fc 01       	movw	r30, r24
    8e4e:	60 81       	ld	r22, Z
    8e50:	71 81       	ldd	r23, Z+1	; 0x01
    8e52:	82 81       	ldd	r24, Z+2	; 0x02
    8e54:	93 81       	ldd	r25, Z+3	; 0x03
    8e56:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8e5a:	dc 01       	movw	r26, r24
    8e5c:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
    8e5e:	20 e0       	ldi	r18, 0x00	; 0
    8e60:	30 e0       	ldi	r19, 0x00	; 0
    8e62:	4a e7       	ldi	r20, 0x7A	; 122
    8e64:	54 e4       	ldi	r21, 0x44	; 68
    8e66:	bc 01       	movw	r22, r24
    8e68:	cd 01       	movw	r24, r26
    8e6a:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8e6e:	dc 01       	movw	r26, r24
    8e70:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    8e72:	8e 01       	movw	r16, r28
    8e74:	01 59       	subi	r16, 0x91	; 145
    8e76:	1f 4f       	sbci	r17, 0xFF	; 255
    8e78:	9e 01       	movw	r18, r28
    8e7a:	27 5b       	subi	r18, 0xB7	; 183
    8e7c:	3f 4f       	sbci	r19, 0xFF	; 255
    8e7e:	f9 01       	movw	r30, r18
    8e80:	41 81       	ldd	r20, Z+1	; 0x01
    8e82:	4f 93       	push	r20
    8e84:	f9 01       	movw	r30, r18
    8e86:	20 81       	ld	r18, Z
    8e88:	2f 93       	push	r18
    8e8a:	2f 2d       	mov	r18, r15
    8e8c:	2f 93       	push	r18
    8e8e:	2e 2d       	mov	r18, r14
    8e90:	2f 93       	push	r18
    8e92:	2d 2d       	mov	r18, r13
    8e94:	2f 93       	push	r18
    8e96:	2c 2d       	mov	r18, r12
    8e98:	2f 93       	push	r18
    8e9a:	9e 01       	movw	r18, r28
    8e9c:	29 5b       	subi	r18, 0xB9	; 185
    8e9e:	3f 4f       	sbci	r19, 0xFF	; 255
    8ea0:	f9 01       	movw	r30, r18
    8ea2:	41 81       	ldd	r20, Z+1	; 0x01
    8ea4:	4f 93       	push	r20
    8ea6:	f9 01       	movw	r30, r18
    8ea8:	20 81       	ld	r18, Z
    8eaa:	2f 93       	push	r18
    8eac:	2b 2f       	mov	r18, r27
    8eae:	2f 93       	push	r18
    8eb0:	2a 2f       	mov	r18, r26
    8eb2:	2f 93       	push	r18
    8eb4:	29 2f       	mov	r18, r25
    8eb6:	2f 93       	push	r18
    8eb8:	8f 93       	push	r24
    8eba:	8e ee       	ldi	r24, 0xEE	; 238
    8ebc:	98 e0       	ldi	r25, 0x08	; 8
    8ebe:	89 2f       	mov	r24, r25
    8ec0:	8f 93       	push	r24
    8ec2:	8e ee       	ldi	r24, 0xEE	; 238
    8ec4:	98 e0       	ldi	r25, 0x08	; 8
    8ec6:	8f 93       	push	r24
    8ec8:	1f 92       	push	r1
    8eca:	80 e8       	ldi	r24, 0x80	; 128
    8ecc:	8f 93       	push	r24
    8ece:	80 e3       	ldi	r24, 0x30	; 48
    8ed0:	9b e2       	ldi	r25, 0x2B	; 43
    8ed2:	89 2f       	mov	r24, r25
    8ed4:	8f 93       	push	r24
    8ed6:	80 e3       	ldi	r24, 0x30	; 48
    8ed8:	9b e2       	ldi	r25, 0x2B	; 43
    8eda:	8f 93       	push	r24
    8edc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8ee0:	2d b7       	in	r18, 0x3d	; 61
    8ee2:	3e b7       	in	r19, 0x3e	; 62
    8ee4:	2e 5e       	subi	r18, 0xEE	; 238
    8ee6:	3f 4f       	sbci	r19, 0xFF	; 255
    8ee8:	cd bf       	out	0x3d, r28	; 61
    8eea:	de bf       	out	0x3e, r29	; 62
    8eec:	f8 01       	movw	r30, r16
    8eee:	80 83       	st	Z, r24
    8ef0:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8ef2:	ce 01       	movw	r24, r28
    8ef4:	81 59       	subi	r24, 0x91	; 145
    8ef6:	9f 4f       	sbci	r25, 0xFF	; 255
    8ef8:	fc 01       	movw	r30, r24
    8efa:	80 81       	ld	r24, Z
    8efc:	91 81       	ldd	r25, Z+1	; 0x01
    8efe:	81 38       	cpi	r24, 0x81	; 129
    8f00:	91 05       	cpc	r25, r1
    8f02:	10 f0       	brcs	.+4      	; 0x8f08 <task_usb+0xe50>
    8f04:	80 e8       	ldi	r24, 0x80	; 128
    8f06:	90 e0       	ldi	r25, 0x00	; 0
    8f08:	40 e0       	ldi	r20, 0x00	; 0
    8f0a:	68 2f       	mov	r22, r24
    8f0c:	80 e3       	ldi	r24, 0x30	; 48
    8f0e:	9b e2       	ldi	r25, 0x2B	; 43
    8f10:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    8f14:	ce 01       	movw	r24, r28
    8f16:	8b 5a       	subi	r24, 0xAB	; 171
    8f18:	9f 4f       	sbci	r25, 0xFF	; 255
    8f1a:	fc 01       	movw	r30, r24
    8f1c:	60 81       	ld	r22, Z
    8f1e:	71 81       	ldd	r23, Z+1	; 0x01
    8f20:	82 81       	ldd	r24, Z+2	; 0x02
    8f22:	93 81       	ldd	r25, Z+3	; 0x03
    8f24:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8f28:	dc 01       	movw	r26, r24
    8f2a:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
    8f2c:	20 e0       	ldi	r18, 0x00	; 0
    8f2e:	30 e0       	ldi	r19, 0x00	; 0
    8f30:	4a e7       	ldi	r20, 0x7A	; 122
    8f32:	54 e4       	ldi	r21, 0x44	; 68
    8f34:	bc 01       	movw	r22, r24
    8f36:	cd 01       	movw	r24, r26
    8f38:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8f3c:	dc 01       	movw	r26, r24
    8f3e:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    8f40:	8e 01       	movw	r16, r28
    8f42:	01 59       	subi	r16, 0x91	; 145
    8f44:	1f 4f       	sbci	r17, 0xFF	; 255
    8f46:	9e 01       	movw	r18, r28
    8f48:	25 5b       	subi	r18, 0xB5	; 181
    8f4a:	3f 4f       	sbci	r19, 0xFF	; 255
    8f4c:	f9 01       	movw	r30, r18
    8f4e:	41 81       	ldd	r20, Z+1	; 0x01
    8f50:	4f 93       	push	r20
    8f52:	f9 01       	movw	r30, r18
    8f54:	20 81       	ld	r18, Z
    8f56:	2f 93       	push	r18
    8f58:	2b 2f       	mov	r18, r27
    8f5a:	2f 93       	push	r18
    8f5c:	2a 2f       	mov	r18, r26
    8f5e:	2f 93       	push	r18
    8f60:	29 2f       	mov	r18, r25
    8f62:	2f 93       	push	r18
    8f64:	8f 93       	push	r24
    8f66:	8d e1       	ldi	r24, 0x1D	; 29
    8f68:	99 e0       	ldi	r25, 0x09	; 9
    8f6a:	89 2f       	mov	r24, r25
    8f6c:	8f 93       	push	r24
    8f6e:	8d e1       	ldi	r24, 0x1D	; 29
    8f70:	99 e0       	ldi	r25, 0x09	; 9
    8f72:	8f 93       	push	r24
    8f74:	1f 92       	push	r1
    8f76:	80 e8       	ldi	r24, 0x80	; 128
    8f78:	8f 93       	push	r24
    8f7a:	80 e3       	ldi	r24, 0x30	; 48
    8f7c:	9b e2       	ldi	r25, 0x2B	; 43
    8f7e:	89 2f       	mov	r24, r25
    8f80:	8f 93       	push	r24
    8f82:	80 e3       	ldi	r24, 0x30	; 48
    8f84:	9b e2       	ldi	r25, 0x2B	; 43
    8f86:	8f 93       	push	r24
    8f88:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    8f8c:	2d b7       	in	r18, 0x3d	; 61
    8f8e:	3e b7       	in	r19, 0x3e	; 62
    8f90:	24 5f       	subi	r18, 0xF4	; 244
    8f92:	3f 4f       	sbci	r19, 0xFF	; 255
    8f94:	cd bf       	out	0x3d, r28	; 61
    8f96:	de bf       	out	0x3e, r29	; 62
    8f98:	f8 01       	movw	r30, r16
    8f9a:	80 83       	st	Z, r24
    8f9c:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8f9e:	ce 01       	movw	r24, r28
    8fa0:	81 59       	subi	r24, 0x91	; 145
    8fa2:	9f 4f       	sbci	r25, 0xFF	; 255
    8fa4:	fc 01       	movw	r30, r24
    8fa6:	80 81       	ld	r24, Z
    8fa8:	91 81       	ldd	r25, Z+1	; 0x01
    8faa:	81 38       	cpi	r24, 0x81	; 129
    8fac:	91 05       	cpc	r25, r1
    8fae:	10 f0       	brcs	.+4      	; 0x8fb4 <task_usb+0xefc>
    8fb0:	80 e8       	ldi	r24, 0x80	; 128
    8fb2:	90 e0       	ldi	r25, 0x00	; 0
    8fb4:	40 e0       	ldi	r20, 0x00	; 0
    8fb6:	68 2f       	mov	r22, r24
    8fb8:	80 e3       	ldi	r24, 0x30	; 48
    8fba:	9b e2       	ldi	r25, 0x2B	; 43
    8fbc:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    8fc0:	ce 01       	movw	r24, r28
    8fc2:	89 59       	subi	r24, 0x99	; 153
    8fc4:	9f 4f       	sbci	r25, 0xFF	; 255
    8fc6:	fc 01       	movw	r30, r24
    8fc8:	60 81       	ld	r22, Z
    8fca:	71 81       	ldd	r23, Z+1	; 0x01
    8fcc:	82 81       	ldd	r24, Z+2	; 0x02
    8fce:	93 81       	ldd	r25, Z+3	; 0x03
    8fd0:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    8fd4:	dc 01       	movw	r26, r24
    8fd6:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
    8fd8:	20 e0       	ldi	r18, 0x00	; 0
    8fda:	30 e0       	ldi	r19, 0x00	; 0
    8fdc:	4a e7       	ldi	r20, 0x7A	; 122
    8fde:	54 e4       	ldi	r21, 0x44	; 68
    8fe0:	bc 01       	movw	r22, r24
    8fe2:	cd 01       	movw	r24, r26
    8fe4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    8fe8:	dc 01       	movw	r26, r24
    8fea:	cb 01       	movw	r24, r22
    8fec:	6c 01       	movw	r12, r24
    8fee:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    8ff0:	ce 01       	movw	r24, r28
    8ff2:	8d 59       	subi	r24, 0x9D	; 157
    8ff4:	9f 4f       	sbci	r25, 0xFF	; 255
    8ff6:	fc 01       	movw	r30, r24
    8ff8:	60 81       	ld	r22, Z
    8ffa:	71 81       	ldd	r23, Z+1	; 0x01
    8ffc:	82 81       	ldd	r24, Z+2	; 0x02
    8ffe:	93 81       	ldd	r25, Z+3	; 0x03
    9000:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    9004:	dc 01       	movw	r26, r24
    9006:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
    9008:	20 e0       	ldi	r18, 0x00	; 0
    900a:	30 e0       	ldi	r19, 0x00	; 0
    900c:	4a e7       	ldi	r20, 0x7A	; 122
    900e:	54 e4       	ldi	r21, 0x44	; 68
    9010:	bc 01       	movw	r22, r24
    9012:	cd 01       	movw	r24, r26
    9014:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    9018:	dc 01       	movw	r26, r24
    901a:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    901c:	8e 01       	movw	r16, r28
    901e:	01 59       	subi	r16, 0x91	; 145
    9020:	1f 4f       	sbci	r17, 0xFF	; 255
    9022:	9e 01       	movw	r18, r28
    9024:	21 5a       	subi	r18, 0xA1	; 161
    9026:	3f 4f       	sbci	r19, 0xFF	; 255
    9028:	f9 01       	movw	r30, r18
    902a:	41 81       	ldd	r20, Z+1	; 0x01
    902c:	4f 93       	push	r20
    902e:	f9 01       	movw	r30, r18
    9030:	20 81       	ld	r18, Z
    9032:	2f 93       	push	r18
    9034:	2f 2d       	mov	r18, r15
    9036:	2f 93       	push	r18
    9038:	2e 2d       	mov	r18, r14
    903a:	2f 93       	push	r18
    903c:	2d 2d       	mov	r18, r13
    903e:	2f 93       	push	r18
    9040:	2c 2d       	mov	r18, r12
    9042:	2f 93       	push	r18
    9044:	9e 01       	movw	r18, r28
    9046:	23 5a       	subi	r18, 0xA3	; 163
    9048:	3f 4f       	sbci	r19, 0xFF	; 255
    904a:	f9 01       	movw	r30, r18
    904c:	41 81       	ldd	r20, Z+1	; 0x01
    904e:	4f 93       	push	r20
    9050:	f9 01       	movw	r30, r18
    9052:	20 81       	ld	r18, Z
    9054:	2f 93       	push	r18
    9056:	2b 2f       	mov	r18, r27
    9058:	2f 93       	push	r18
    905a:	2a 2f       	mov	r18, r26
    905c:	2f 93       	push	r18
    905e:	29 2f       	mov	r18, r25
    9060:	2f 93       	push	r18
    9062:	8f 93       	push	r24
    9064:	85 e3       	ldi	r24, 0x35	; 53
    9066:	99 e0       	ldi	r25, 0x09	; 9
    9068:	89 2f       	mov	r24, r25
    906a:	8f 93       	push	r24
    906c:	85 e3       	ldi	r24, 0x35	; 53
    906e:	99 e0       	ldi	r25, 0x09	; 9
    9070:	8f 93       	push	r24
    9072:	1f 92       	push	r1
    9074:	80 e8       	ldi	r24, 0x80	; 128
    9076:	8f 93       	push	r24
    9078:	80 e3       	ldi	r24, 0x30	; 48
    907a:	9b e2       	ldi	r25, 0x2B	; 43
    907c:	89 2f       	mov	r24, r25
    907e:	8f 93       	push	r24
    9080:	80 e3       	ldi	r24, 0x30	; 48
    9082:	9b e2       	ldi	r25, 0x2B	; 43
    9084:	8f 93       	push	r24
    9086:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    908a:	2d b7       	in	r18, 0x3d	; 61
    908c:	3e b7       	in	r19, 0x3e	; 62
    908e:	2e 5e       	subi	r18, 0xEE	; 238
    9090:	3f 4f       	sbci	r19, 0xFF	; 255
    9092:	cd bf       	out	0x3d, r28	; 61
    9094:	de bf       	out	0x3e, r29	; 62
    9096:	f8 01       	movw	r30, r16
    9098:	80 83       	st	Z, r24
    909a:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    909c:	ce 01       	movw	r24, r28
    909e:	81 59       	subi	r24, 0x91	; 145
    90a0:	9f 4f       	sbci	r25, 0xFF	; 255
    90a2:	fc 01       	movw	r30, r24
    90a4:	80 81       	ld	r24, Z
    90a6:	91 81       	ldd	r25, Z+1	; 0x01
    90a8:	81 38       	cpi	r24, 0x81	; 129
    90aa:	91 05       	cpc	r25, r1
    90ac:	10 f0       	brcs	.+4      	; 0x90b2 <task_usb+0xffa>
    90ae:	80 e8       	ldi	r24, 0x80	; 128
    90b0:	90 e0       	ldi	r25, 0x00	; 0
    90b2:	40 e0       	ldi	r20, 0x00	; 0
    90b4:	68 2f       	mov	r22, r24
    90b6:	80 e3       	ldi	r24, 0x30	; 48
    90b8:	9b e2       	ldi	r25, 0x2B	; 43
    90ba:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    90be:	ce 01       	movw	r24, r28
    90c0:	85 59       	subi	r24, 0x95	; 149
    90c2:	9f 4f       	sbci	r25, 0xFF	; 255
    90c4:	fc 01       	movw	r30, r24
    90c6:	60 81       	ld	r22, Z
    90c8:	71 81       	ldd	r23, Z+1	; 0x01
    90ca:	82 81       	ldd	r24, Z+2	; 0x02
    90cc:	93 81       	ldd	r25, Z+3	; 0x03
    90ce:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    90d2:	dc 01       	movw	r26, r24
    90d4:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
    90d6:	20 e0       	ldi	r18, 0x00	; 0
    90d8:	30 e0       	ldi	r19, 0x00	; 0
    90da:	4a e7       	ldi	r20, 0x7A	; 122
    90dc:	54 e4       	ldi	r21, 0x44	; 68
    90de:	bc 01       	movw	r22, r24
    90e0:	cd 01       	movw	r24, r26
    90e2:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    90e6:	dc 01       	movw	r26, r24
    90e8:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    90ea:	8e 01       	movw	r16, r28
    90ec:	01 59       	subi	r16, 0x91	; 145
    90ee:	1f 4f       	sbci	r17, 0xFF	; 255
    90f0:	9e 01       	movw	r18, r28
    90f2:	2f 59       	subi	r18, 0x9F	; 159
    90f4:	3f 4f       	sbci	r19, 0xFF	; 255
    90f6:	f9 01       	movw	r30, r18
    90f8:	41 81       	ldd	r20, Z+1	; 0x01
    90fa:	4f 93       	push	r20
    90fc:	f9 01       	movw	r30, r18
    90fe:	20 81       	ld	r18, Z
    9100:	2f 93       	push	r18
    9102:	2b 2f       	mov	r18, r27
    9104:	2f 93       	push	r18
    9106:	2a 2f       	mov	r18, r26
    9108:	2f 93       	push	r18
    910a:	29 2f       	mov	r18, r25
    910c:	2f 93       	push	r18
    910e:	8f 93       	push	r24
    9110:	82 e6       	ldi	r24, 0x62	; 98
    9112:	99 e0       	ldi	r25, 0x09	; 9
    9114:	89 2f       	mov	r24, r25
    9116:	8f 93       	push	r24
    9118:	82 e6       	ldi	r24, 0x62	; 98
    911a:	99 e0       	ldi	r25, 0x09	; 9
    911c:	8f 93       	push	r24
    911e:	1f 92       	push	r1
    9120:	80 e8       	ldi	r24, 0x80	; 128
    9122:	8f 93       	push	r24
    9124:	80 e3       	ldi	r24, 0x30	; 48
    9126:	9b e2       	ldi	r25, 0x2B	; 43
    9128:	89 2f       	mov	r24, r25
    912a:	8f 93       	push	r24
    912c:	80 e3       	ldi	r24, 0x30	; 48
    912e:	9b e2       	ldi	r25, 0x2B	; 43
    9130:	8f 93       	push	r24
    9132:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    9136:	2d b7       	in	r18, 0x3d	; 61
    9138:	3e b7       	in	r19, 0x3e	; 62
    913a:	24 5f       	subi	r18, 0xF4	; 244
    913c:	3f 4f       	sbci	r19, 0xFF	; 255
    913e:	cd bf       	out	0x3d, r28	; 61
    9140:	de bf       	out	0x3e, r29	; 62
    9142:	f8 01       	movw	r30, r16
    9144:	80 83       	st	Z, r24
    9146:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9148:	ce 01       	movw	r24, r28
    914a:	81 59       	subi	r24, 0x91	; 145
    914c:	9f 4f       	sbci	r25, 0xFF	; 255
    914e:	fc 01       	movw	r30, r24
    9150:	80 81       	ld	r24, Z
    9152:	91 81       	ldd	r25, Z+1	; 0x01
    9154:	81 38       	cpi	r24, 0x81	; 129
    9156:	91 05       	cpc	r25, r1
    9158:	10 f0       	brcs	.+4      	; 0x915e <task_usb+0x10a6>
    915a:	80 e8       	ldi	r24, 0x80	; 128
    915c:	90 e0       	ldi	r25, 0x00	; 0
    915e:	40 e0       	ldi	r20, 0x00	; 0
    9160:	68 2f       	mov	r22, r24
    9162:	80 e3       	ldi	r24, 0x30	; 48
    9164:	9b e2       	ldi	r25, 0x2B	; 43
    9166:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    916a:	ce 01       	movw	r24, r28
    916c:	85 5a       	subi	r24, 0xA5	; 165
    916e:	9f 4f       	sbci	r25, 0xFF	; 255
    9170:	fc 01       	movw	r30, r24
    9172:	80 81       	ld	r24, Z
    9174:	91 81       	ldd	r25, Z+1	; 0x01
    9176:	09 2e       	mov	r0, r25
    9178:	00 0c       	add	r0, r0
    917a:	aa 0b       	sbc	r26, r26
    917c:	bb 0b       	sbc	r27, r27
    917e:	bc 01       	movw	r22, r24
    9180:	cd 01       	movw	r24, r26
    9182:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
    9186:	dc 01       	movw	r26, r24
    9188:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
    918a:	20 e0       	ldi	r18, 0x00	; 0
    918c:	30 e0       	ldi	r19, 0x00	; 0
    918e:	48 ec       	ldi	r20, 0xC8	; 200
    9190:	52 e4       	ldi	r21, 0x42	; 66
    9192:	bc 01       	movw	r22, r24
    9194:	cd 01       	movw	r24, r26
    9196:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    919a:	dc 01       	movw	r26, r24
    919c:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    919e:	8e 01       	movw	r16, r28
    91a0:	01 59       	subi	r16, 0x91	; 145
    91a2:	1f 4f       	sbci	r17, 0xFF	; 255
    91a4:	9e 01       	movw	r18, r28
    91a6:	27 5a       	subi	r18, 0xA7	; 167
    91a8:	3f 4f       	sbci	r19, 0xFF	; 255
    91aa:	f9 01       	movw	r30, r18
    91ac:	41 81       	ldd	r20, Z+1	; 0x01
    91ae:	4f 93       	push	r20
    91b0:	f9 01       	movw	r30, r18
    91b2:	20 81       	ld	r18, Z
    91b4:	2f 93       	push	r18
    91b6:	2b 2f       	mov	r18, r27
    91b8:	2f 93       	push	r18
    91ba:	2a 2f       	mov	r18, r26
    91bc:	2f 93       	push	r18
    91be:	29 2f       	mov	r18, r25
    91c0:	2f 93       	push	r18
    91c2:	8f 93       	push	r24
    91c4:	8a e7       	ldi	r24, 0x7A	; 122
    91c6:	99 e0       	ldi	r25, 0x09	; 9
    91c8:	89 2f       	mov	r24, r25
    91ca:	8f 93       	push	r24
    91cc:	8a e7       	ldi	r24, 0x7A	; 122
    91ce:	99 e0       	ldi	r25, 0x09	; 9
    91d0:	8f 93       	push	r24
    91d2:	1f 92       	push	r1
    91d4:	80 e8       	ldi	r24, 0x80	; 128
    91d6:	8f 93       	push	r24
    91d8:	80 e3       	ldi	r24, 0x30	; 48
    91da:	9b e2       	ldi	r25, 0x2B	; 43
    91dc:	89 2f       	mov	r24, r25
    91de:	8f 93       	push	r24
    91e0:	80 e3       	ldi	r24, 0x30	; 48
    91e2:	9b e2       	ldi	r25, 0x2B	; 43
    91e4:	8f 93       	push	r24
    91e6:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    91ea:	2d b7       	in	r18, 0x3d	; 61
    91ec:	3e b7       	in	r19, 0x3e	; 62
    91ee:	24 5f       	subi	r18, 0xF4	; 244
    91f0:	3f 4f       	sbci	r19, 0xFF	; 255
    91f2:	cd bf       	out	0x3d, r28	; 61
    91f4:	de bf       	out	0x3e, r29	; 62
    91f6:	f8 01       	movw	r30, r16
    91f8:	80 83       	st	Z, r24
    91fa:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    91fc:	ce 01       	movw	r24, r28
    91fe:	81 59       	subi	r24, 0x91	; 145
    9200:	9f 4f       	sbci	r25, 0xFF	; 255
    9202:	fc 01       	movw	r30, r24
    9204:	80 81       	ld	r24, Z
    9206:	91 81       	ldd	r25, Z+1	; 0x01
    9208:	81 38       	cpi	r24, 0x81	; 129
    920a:	91 05       	cpc	r25, r1
    920c:	10 f0       	brcs	.+4      	; 0x9212 <task_usb+0x115a>
    920e:	80 e8       	ldi	r24, 0x80	; 128
    9210:	90 e0       	ldi	r25, 0x00	; 0
    9212:	40 e0       	ldi	r20, 0x00	; 0
    9214:	68 2f       	mov	r22, r24
    9216:	80 e3       	ldi	r24, 0x30	; 48
    9218:	9b e2       	ldi	r25, 0x2B	; 43
    921a:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

				/* Store last time of status line */
				usb_last = now;
    921e:	ce 01       	movw	r24, r28
    9220:	8f 58       	subi	r24, 0x8F	; 143
    9222:	9f 4f       	sbci	r25, 0xFF	; 255
    9224:	fc 01       	movw	r30, r24
    9226:	80 81       	ld	r24, Z
    9228:	91 81       	ldd	r25, Z+1	; 0x01
    922a:	a2 81       	ldd	r26, Z+2	; 0x02
    922c:	b3 81       	ldd	r27, Z+3	; 0x03
    922e:	80 93 b2 22 	sts	0x22B2, r24	; 0x8022b2 <usb_last.8159>
    9232:	90 93 b3 22 	sts	0x22B3, r25	; 0x8022b3 <usb_last.8159+0x1>
    9236:	a0 93 b4 22 	sts	0x22B4, r26	; 0x8022b4 <usb_last.8159+0x2>
    923a:	b0 93 b5 22 	sts	0x22B5, r27	; 0x8022b5 <usb_last.8159+0x3>
			}
		}
	}
}
    923e:	00 00       	nop
    9240:	c8 58       	subi	r28, 0x88	; 136
    9242:	df 4f       	sbci	r29, 0xFF	; 255
    9244:	cd bf       	out	0x3d, r28	; 61
    9246:	de bf       	out	0x3e, r29	; 62
    9248:	df 91       	pop	r29
    924a:	cf 91       	pop	r28
    924c:	1f 91       	pop	r17
    924e:	0f 91       	pop	r16
    9250:	ff 90       	pop	r15
    9252:	ef 90       	pop	r14
    9254:	df 90       	pop	r13
    9256:	cf 90       	pop	r12
    9258:	bf 90       	pop	r11
    925a:	af 90       	pop	r10
    925c:	9f 90       	pop	r9
    925e:	8f 90       	pop	r8
    9260:	7f 90       	pop	r7
    9262:	6f 90       	pop	r6
    9264:	5f 90       	pop	r5
    9266:	4f 90       	pop	r4
    9268:	3f 90       	pop	r3
    926a:	2f 90       	pop	r2
    926c:	08 95       	ret

0000926e <nvm_init>:
	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    926e:	cf 93       	push	r28
    9270:	df 93       	push	r29
    9272:	1f 92       	push	r1
    9274:	cd b7       	in	r28, 0x3d	; 61
    9276:	de b7       	in	r29, 0x3e	; 62
    9278:	89 83       	std	Y+1, r24	; 0x01
    927a:	89 81       	ldd	r24, Y+1	; 0x01
    927c:	88 2f       	mov	r24, r24
    927e:	90 e0       	ldi	r25, 0x00	; 0
    9280:	03 97       	sbiw	r24, 0x03	; 3
    9282:	10 f0       	brcs	.+4      	; 0x9288 <nvm_init+0x1a>
    9284:	88 ef       	ldi	r24, 0xF8	; 248
    9286:	02 c0       	rjmp	.+4      	; 0x928c <nvm_init+0x1e>
    9288:	00 00       	nop
    928a:	80 e0       	ldi	r24, 0x00	; 0
    928c:	0f 90       	pop	r0
    928e:	df 91       	pop	r29
    9290:	cf 91       	pop	r28
    9292:	08 95       	ret

00009294 <nvm_read>:

status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9294:	ef 92       	push	r14
    9296:	ff 92       	push	r15
    9298:	0f 93       	push	r16
    929a:	1f 93       	push	r17
    929c:	cf 93       	push	r28
    929e:	df 93       	push	r29
    92a0:	cd b7       	in	r28, 0x3d	; 61
    92a2:	de b7       	in	r29, 0x3e	; 62
    92a4:	2b 97       	sbiw	r28, 0x0b	; 11
    92a6:	cd bf       	out	0x3d, r28	; 61
    92a8:	de bf       	out	0x3e, r29	; 62
    92aa:	89 83       	std	Y+1, r24	; 0x01
    92ac:	4a 83       	std	Y+2, r20	; 0x02
    92ae:	5b 83       	std	Y+3, r21	; 0x03
    92b0:	6c 83       	std	Y+4, r22	; 0x04
    92b2:	7d 83       	std	Y+5, r23	; 0x05
    92b4:	2e 83       	std	Y+6, r18	; 0x06
    92b6:	3f 83       	std	Y+7, r19	; 0x07
    92b8:	e8 86       	std	Y+8, r14	; 0x08
    92ba:	f9 86       	std	Y+9, r15	; 0x09
    92bc:	0a 87       	std	Y+10, r16	; 0x0a
    92be:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    92c0:	89 81       	ldd	r24, Y+1	; 0x01
    92c2:	88 2f       	mov	r24, r24
    92c4:	90 e0       	ldi	r25, 0x00	; 0
    92c6:	81 30       	cpi	r24, 0x01	; 1
    92c8:	91 05       	cpc	r25, r1
    92ca:	91 f0       	breq	.+36     	; 0x92f0 <nvm_read+0x5c>
    92cc:	82 30       	cpi	r24, 0x02	; 2
    92ce:	91 05       	cpc	r25, r1
    92d0:	e1 f0       	breq	.+56     	; 0x930a <nvm_read+0x76>
    92d2:	89 2b       	or	r24, r25
    92d4:	21 f5       	brne	.+72     	; 0x931e <nvm_read+0x8a>
	case INT_FLASH:
		nvm_flash_read_buffer((flash_addr_t)address, buffer,
    92d6:	28 85       	ldd	r18, Y+8	; 0x08
    92d8:	39 85       	ldd	r19, Y+9	; 0x09
    92da:	4e 81       	ldd	r20, Y+6	; 0x06
    92dc:	5f 81       	ldd	r21, Y+7	; 0x07
    92de:	8a 81       	ldd	r24, Y+2	; 0x02
    92e0:	9b 81       	ldd	r25, Y+3	; 0x03
    92e2:	ac 81       	ldd	r26, Y+4	; 0x04
    92e4:	bd 81       	ldd	r27, Y+5	; 0x05
    92e6:	bc 01       	movw	r22, r24
    92e8:	cd 01       	movw	r24, r26
    92ea:	0f 94 dc 24 	call	0x249b8	; 0x249b8 <nvm_flash_read_buffer>
				(uint16_t)len);
		break;
    92ee:	19 c0       	rjmp	.+50     	; 0x9322 <nvm_read+0x8e>

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, buffer,
    92f0:	28 85       	ldd	r18, Y+8	; 0x08
    92f2:	39 85       	ldd	r19, Y+9	; 0x09
    92f4:	4e 81       	ldd	r20, Y+6	; 0x06
    92f6:	5f 81       	ldd	r21, Y+7	; 0x07
    92f8:	8a 81       	ldd	r24, Y+2	; 0x02
    92fa:	9b 81       	ldd	r25, Y+3	; 0x03
    92fc:	ac 81       	ldd	r26, Y+4	; 0x04
    92fe:	bd 81       	ldd	r27, Y+5	; 0x05
    9300:	bc 01       	movw	r22, r24
    9302:	cd 01       	movw	r24, r26
    9304:	0f 94 21 25 	call	0x24a42	; 0x24a42 <nvm_user_sig_read_buffer>
				(uint16_t)len);
		break;
    9308:	0c c0       	rjmp	.+24     	; 0x9322 <nvm_read+0x8e>

	case INT_EEPROM:
		nvm_eeprom_read_buffer((eeprom_addr_t)address, buffer,
    930a:	48 85       	ldd	r20, Y+8	; 0x08
    930c:	59 85       	ldd	r21, Y+9	; 0x09
    930e:	8a 81       	ldd	r24, Y+2	; 0x02
    9310:	9b 81       	ldd	r25, Y+3	; 0x03
    9312:	2e 81       	ldd	r18, Y+6	; 0x06
    9314:	3f 81       	ldd	r19, Y+7	; 0x07
    9316:	b9 01       	movw	r22, r18
    9318:	0f 94 ab 23 	call	0x24756	; 0x24756 <nvm_eeprom_read_buffer>
				(uint16_t)len);
		break;
    931c:	02 c0       	rjmp	.+4      	; 0x9322 <nvm_read+0x8e>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    931e:	88 ef       	ldi	r24, 0xF8	; 248
    9320:	01 c0       	rjmp	.+2      	; 0x9324 <nvm_read+0x90>
	}

	return STATUS_OK;
    9322:	80 e0       	ldi	r24, 0x00	; 0
}
    9324:	2b 96       	adiw	r28, 0x0b	; 11
    9326:	cd bf       	out	0x3d, r28	; 61
    9328:	de bf       	out	0x3e, r29	; 62
    932a:	df 91       	pop	r29
    932c:	cf 91       	pop	r28
    932e:	1f 91       	pop	r17
    9330:	0f 91       	pop	r16
    9332:	ff 90       	pop	r15
    9334:	ef 90       	pop	r14
    9336:	08 95       	ret

00009338 <nvm_write>:

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9338:	ef 92       	push	r14
    933a:	ff 92       	push	r15
    933c:	0f 93       	push	r16
    933e:	1f 93       	push	r17
    9340:	cf 93       	push	r28
    9342:	df 93       	push	r29
    9344:	cd b7       	in	r28, 0x3d	; 61
    9346:	de b7       	in	r29, 0x3e	; 62
    9348:	2b 97       	sbiw	r28, 0x0b	; 11
    934a:	cd bf       	out	0x3d, r28	; 61
    934c:	de bf       	out	0x3e, r29	; 62
    934e:	89 83       	std	Y+1, r24	; 0x01
    9350:	4a 83       	std	Y+2, r20	; 0x02
    9352:	5b 83       	std	Y+3, r21	; 0x03
    9354:	6c 83       	std	Y+4, r22	; 0x04
    9356:	7d 83       	std	Y+5, r23	; 0x05
    9358:	2e 83       	std	Y+6, r18	; 0x06
    935a:	3f 83       	std	Y+7, r19	; 0x07
    935c:	e8 86       	std	Y+8, r14	; 0x08
    935e:	f9 86       	std	Y+9, r15	; 0x09
    9360:	0a 87       	std	Y+10, r16	; 0x0a
    9362:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    9364:	89 81       	ldd	r24, Y+1	; 0x01
    9366:	88 2f       	mov	r24, r24
    9368:	90 e0       	ldi	r25, 0x00	; 0
    936a:	81 30       	cpi	r24, 0x01	; 1
    936c:	91 05       	cpc	r25, r1
    936e:	99 f0       	breq	.+38     	; 0x9396 <nvm_write+0x5e>
    9370:	82 30       	cpi	r24, 0x02	; 2
    9372:	91 05       	cpc	r25, r1
    9374:	f1 f0       	breq	.+60     	; 0x93b2 <nvm_write+0x7a>
    9376:	89 2b       	or	r24, r25
    9378:	31 f5       	brne	.+76     	; 0x93c6 <nvm_write+0x8e>
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
    937a:	28 85       	ldd	r18, Y+8	; 0x08
    937c:	39 85       	ldd	r19, Y+9	; 0x09
    937e:	4e 81       	ldd	r20, Y+6	; 0x06
    9380:	5f 81       	ldd	r21, Y+7	; 0x07
    9382:	8a 81       	ldd	r24, Y+2	; 0x02
    9384:	9b 81       	ldd	r25, Y+3	; 0x03
    9386:	ac 81       	ldd	r26, Y+4	; 0x04
    9388:	bd 81       	ldd	r27, Y+5	; 0x05
    938a:	01 e0       	ldi	r16, 0x01	; 1
    938c:	bc 01       	movw	r22, r24
    938e:	cd 01       	movw	r24, r26
    9390:	0f 94 06 26 	call	0x24c0c	; 0x24c0c <nvm_flash_erase_and_write_buffer>
				(const void *)buffer, len, true);
		break;
    9394:	1a c0       	rjmp	.+52     	; 0x93ca <nvm_write+0x92>

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
    9396:	28 85       	ldd	r18, Y+8	; 0x08
    9398:	39 85       	ldd	r19, Y+9	; 0x09
    939a:	4e 81       	ldd	r20, Y+6	; 0x06
    939c:	5f 81       	ldd	r21, Y+7	; 0x07
    939e:	8a 81       	ldd	r24, Y+2	; 0x02
    93a0:	9b 81       	ldd	r25, Y+3	; 0x03
    93a2:	ac 81       	ldd	r26, Y+4	; 0x04
    93a4:	bd 81       	ldd	r27, Y+5	; 0x05
    93a6:	01 e0       	ldi	r16, 0x01	; 1
    93a8:	bc 01       	movw	r22, r24
    93aa:	cd 01       	movw	r24, r26
    93ac:	0f 94 58 25 	call	0x24ab0	; 0x24ab0 <nvm_user_sig_write_buffer>
				(const void *)buffer, len, true);
		break;
    93b0:	0c c0       	rjmp	.+24     	; 0x93ca <nvm_write+0x92>

	case INT_EEPROM:
		nvm_eeprom_erase_and_write_buffer((eeprom_addr_t)address,
    93b2:	48 85       	ldd	r20, Y+8	; 0x08
    93b4:	59 85       	ldd	r21, Y+9	; 0x09
    93b6:	8a 81       	ldd	r24, Y+2	; 0x02
    93b8:	9b 81       	ldd	r25, Y+3	; 0x03
    93ba:	2e 81       	ldd	r18, Y+6	; 0x06
    93bc:	3f 81       	ldd	r19, Y+7	; 0x07
    93be:	b9 01       	movw	r22, r18
    93c0:	0f 94 02 24 	call	0x24804	; 0x24804 <nvm_eeprom_erase_and_write_buffer>
				(const void *)buffer, len);
		break;
    93c4:	02 c0       	rjmp	.+4      	; 0x93ca <nvm_write+0x92>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    93c6:	88 ef       	ldi	r24, 0xF8	; 248
    93c8:	01 c0       	rjmp	.+2      	; 0x93cc <nvm_write+0x94>
	}

	return STATUS_OK;
    93ca:	80 e0       	ldi	r24, 0x00	; 0
}
    93cc:	2b 96       	adiw	r28, 0x0b	; 11
    93ce:	cd bf       	out	0x3d, r28	; 61
    93d0:	de bf       	out	0x3e, r29	; 62
    93d2:	df 91       	pop	r29
    93d4:	cf 91       	pop	r28
    93d6:	1f 91       	pop	r17
    93d8:	0f 91       	pop	r16
    93da:	ff 90       	pop	r15
    93dc:	ef 90       	pop	r14
    93de:	08 95       	ret

000093e0 <calendar_leapyear>:
				(SECS_PER_MINUTE * min)), date_out);
	} else {
		calendar_timestamp_to_date((timestamp + (SECS_PER_HOUR * hour) -
				(SECS_PER_MINUTE * min)), date_out);
	}
}
    93e0:	cf 93       	push	r28
    93e2:	df 93       	push	r29
    93e4:	1f 92       	push	r1
    93e6:	1f 92       	push	r1
    93e8:	cd b7       	in	r28, 0x3d	; 61
    93ea:	de b7       	in	r29, 0x3e	; 62
    93ec:	89 83       	std	Y+1, r24	; 0x01
    93ee:	9a 83       	std	Y+2, r25	; 0x02
    93f0:	89 81       	ldd	r24, Y+1	; 0x01
    93f2:	9a 81       	ldd	r25, Y+2	; 0x02
    93f4:	83 70       	andi	r24, 0x03	; 3
    93f6:	99 27       	eor	r25, r25
    93f8:	89 2b       	or	r24, r25
    93fa:	c9 f5       	brne	.+114    	; 0x946e <calendar_leapyear+0x8e>
    93fc:	49 81       	ldd	r20, Y+1	; 0x01
    93fe:	5a 81       	ldd	r21, Y+2	; 0x02
    9400:	ca 01       	movw	r24, r20
    9402:	96 95       	lsr	r25
    9404:	87 95       	ror	r24
    9406:	96 95       	lsr	r25
    9408:	87 95       	ror	r24
    940a:	9c 01       	movw	r18, r24
    940c:	ab e7       	ldi	r26, 0x7B	; 123
    940e:	b4 e1       	ldi	r27, 0x14	; 20
    9410:	0f 94 a3 2f 	call	0x25f46	; 0x25f46 <__umulhisi3>
    9414:	96 95       	lsr	r25
    9416:	87 95       	ror	r24
    9418:	64 e6       	ldi	r22, 0x64	; 100
    941a:	68 9f       	mul	r22, r24
    941c:	90 01       	movw	r18, r0
    941e:	69 9f       	mul	r22, r25
    9420:	30 0d       	add	r19, r0
    9422:	11 24       	eor	r1, r1
    9424:	ca 01       	movw	r24, r20
    9426:	82 1b       	sub	r24, r18
    9428:	93 0b       	sbc	r25, r19
    942a:	89 2b       	or	r24, r25
    942c:	f1 f4       	brne	.+60     	; 0x946a <calendar_leapyear+0x8a>
    942e:	49 81       	ldd	r20, Y+1	; 0x01
    9430:	5a 81       	ldd	r21, Y+2	; 0x02
    9432:	ca 01       	movw	r24, r20
    9434:	92 95       	swap	r25
    9436:	82 95       	swap	r24
    9438:	8f 70       	andi	r24, 0x0F	; 15
    943a:	89 27       	eor	r24, r25
    943c:	9f 70       	andi	r25, 0x0F	; 15
    943e:	89 27       	eor	r24, r25
    9440:	9c 01       	movw	r18, r24
    9442:	ae e3       	ldi	r26, 0x3E	; 62
    9444:	ba e0       	ldi	r27, 0x0A	; 10
    9446:	0f 94 a3 2f 	call	0x25f46	; 0x25f46 <__umulhisi3>
    944a:	bc 01       	movw	r22, r24
    944c:	20 e9       	ldi	r18, 0x90	; 144
    944e:	31 e0       	ldi	r19, 0x01	; 1
    9450:	62 9f       	mul	r22, r18
    9452:	c0 01       	movw	r24, r0
    9454:	63 9f       	mul	r22, r19
    9456:	90 0d       	add	r25, r0
    9458:	72 9f       	mul	r23, r18
    945a:	90 0d       	add	r25, r0
    945c:	11 24       	eor	r1, r1
    945e:	9a 01       	movw	r18, r20
    9460:	28 1b       	sub	r18, r24
    9462:	39 0b       	sbc	r19, r25
    9464:	c9 01       	movw	r24, r18
    9466:	89 2b       	or	r24, r25
    9468:	11 f4       	brne	.+4      	; 0x946e <calendar_leapyear+0x8e>
    946a:	81 e0       	ldi	r24, 0x01	; 1
    946c:	01 c0       	rjmp	.+2      	; 0x9470 <calendar_leapyear+0x90>
    946e:	80 e0       	ldi	r24, 0x00	; 0
    9470:	0f 90       	pop	r0
    9472:	0f 90       	pop	r0
    9474:	df 91       	pop	r29
    9476:	cf 91       	pop	r28
    9478:	08 95       	ret

0000947a <calendar_yearsize>:
    947a:	cf 93       	push	r28
    947c:	df 93       	push	r29
    947e:	1f 92       	push	r1
    9480:	1f 92       	push	r1
    9482:	cd b7       	in	r28, 0x3d	; 61
    9484:	de b7       	in	r29, 0x3e	; 62
    9486:	89 83       	std	Y+1, r24	; 0x01
    9488:	9a 83       	std	Y+2, r25	; 0x02
    948a:	89 81       	ldd	r24, Y+1	; 0x01
    948c:	9a 81       	ldd	r25, Y+2	; 0x02
    948e:	a8 df       	rcall	.-176    	; 0x93e0 <calendar_leapyear>
    9490:	88 23       	and	r24, r24
    9492:	19 f0       	breq	.+6      	; 0x949a <calendar_yearsize+0x20>
    9494:	8e e6       	ldi	r24, 0x6E	; 110
    9496:	91 e0       	ldi	r25, 0x01	; 1
    9498:	02 c0       	rjmp	.+4      	; 0x949e <calendar_yearsize+0x24>
    949a:	8d e6       	ldi	r24, 0x6D	; 109
    949c:	91 e0       	ldi	r25, 0x01	; 1
    949e:	0f 90       	pop	r0
    94a0:	0f 90       	pop	r0
    94a2:	df 91       	pop	r29
    94a4:	cf 91       	pop	r28
    94a6:	08 95       	ret

000094a8 <calendar_is_date_valid>:
    94a8:	1f 93       	push	r17
    94aa:	cf 93       	push	r28
    94ac:	df 93       	push	r29
    94ae:	1f 92       	push	r1
    94b0:	1f 92       	push	r1
    94b2:	cd b7       	in	r28, 0x3d	; 61
    94b4:	de b7       	in	r29, 0x3e	; 62
    94b6:	89 83       	std	Y+1, r24	; 0x01
    94b8:	9a 83       	std	Y+2, r25	; 0x02
    94ba:	89 81       	ldd	r24, Y+1	; 0x01
    94bc:	9a 81       	ldd	r25, Y+2	; 0x02
    94be:	fc 01       	movw	r30, r24
    94c0:	80 81       	ld	r24, Z
    94c2:	8c 33       	cpi	r24, 0x3C	; 60
    94c4:	60 f4       	brcc	.+24     	; 0x94de <calendar_is_date_valid+0x36>
    94c6:	89 81       	ldd	r24, Y+1	; 0x01
    94c8:	9a 81       	ldd	r25, Y+2	; 0x02
    94ca:	fc 01       	movw	r30, r24
    94cc:	81 81       	ldd	r24, Z+1	; 0x01
    94ce:	8c 33       	cpi	r24, 0x3C	; 60
    94d0:	30 f4       	brcc	.+12     	; 0x94de <calendar_is_date_valid+0x36>
    94d2:	89 81       	ldd	r24, Y+1	; 0x01
    94d4:	9a 81       	ldd	r25, Y+2	; 0x02
    94d6:	fc 01       	movw	r30, r24
    94d8:	82 81       	ldd	r24, Z+2	; 0x02
    94da:	88 31       	cpi	r24, 0x18	; 24
    94dc:	10 f0       	brcs	.+4      	; 0x94e2 <calendar_is_date_valid+0x3a>
    94de:	80 e0       	ldi	r24, 0x00	; 0
    94e0:	46 c0       	rjmp	.+140    	; 0x956e <calendar_is_date_valid+0xc6>
    94e2:	89 81       	ldd	r24, Y+1	; 0x01
    94e4:	9a 81       	ldd	r25, Y+2	; 0x02
    94e6:	fc 01       	movw	r30, r24
    94e8:	84 81       	ldd	r24, Z+4	; 0x04
    94ea:	8c 30       	cpi	r24, 0x0C	; 12
    94ec:	30 f4       	brcc	.+12     	; 0x94fa <calendar_is_date_valid+0x52>
    94ee:	89 81       	ldd	r24, Y+1	; 0x01
    94f0:	9a 81       	ldd	r25, Y+2	; 0x02
    94f2:	fc 01       	movw	r30, r24
    94f4:	83 81       	ldd	r24, Z+3	; 0x03
    94f6:	8f 31       	cpi	r24, 0x1F	; 31
    94f8:	10 f0       	brcs	.+4      	; 0x94fe <calendar_is_date_valid+0x56>
    94fa:	80 e0       	ldi	r24, 0x00	; 0
    94fc:	38 c0       	rjmp	.+112    	; 0x956e <calendar_is_date_valid+0xc6>
    94fe:	89 81       	ldd	r24, Y+1	; 0x01
    9500:	9a 81       	ldd	r25, Y+2	; 0x02
    9502:	fc 01       	movw	r30, r24
    9504:	13 81       	ldd	r17, Z+3	; 0x03
    9506:	89 81       	ldd	r24, Y+1	; 0x01
    9508:	9a 81       	ldd	r25, Y+2	; 0x02
    950a:	fc 01       	movw	r30, r24
    950c:	85 81       	ldd	r24, Z+5	; 0x05
    950e:	96 81       	ldd	r25, Z+6	; 0x06
    9510:	67 df       	rcall	.-306    	; 0x93e0 <calendar_leapyear>
    9512:	28 2f       	mov	r18, r24
    9514:	30 e0       	ldi	r19, 0x00	; 0
    9516:	89 81       	ldd	r24, Y+1	; 0x01
    9518:	9a 81       	ldd	r25, Y+2	; 0x02
    951a:	fc 01       	movw	r30, r24
    951c:	84 81       	ldd	r24, Z+4	; 0x04
    951e:	48 2f       	mov	r20, r24
    9520:	50 e0       	ldi	r21, 0x00	; 0
    9522:	c9 01       	movw	r24, r18
    9524:	88 0f       	add	r24, r24
    9526:	99 1f       	adc	r25, r25
    9528:	82 0f       	add	r24, r18
    952a:	93 1f       	adc	r25, r19
    952c:	88 0f       	add	r24, r24
    952e:	99 1f       	adc	r25, r25
    9530:	88 0f       	add	r24, r24
    9532:	99 1f       	adc	r25, r25
    9534:	84 0f       	add	r24, r20
    9536:	95 1f       	adc	r25, r21
    9538:	8a 57       	subi	r24, 0x7A	; 122
    953a:	9d 4d       	sbci	r25, 0xDD	; 221
    953c:	fc 01       	movw	r30, r24
    953e:	80 81       	ld	r24, Z
    9540:	18 17       	cp	r17, r24
    9542:	10 f0       	brcs	.+4      	; 0x9548 <calendar_is_date_valid+0xa0>
    9544:	80 e0       	ldi	r24, 0x00	; 0
    9546:	13 c0       	rjmp	.+38     	; 0x956e <calendar_is_date_valid+0xc6>
    9548:	89 81       	ldd	r24, Y+1	; 0x01
    954a:	9a 81       	ldd	r25, Y+2	; 0x02
    954c:	fc 01       	movw	r30, r24
    954e:	85 81       	ldd	r24, Z+5	; 0x05
    9550:	96 81       	ldd	r25, Z+6	; 0x06
    9552:	82 3b       	cpi	r24, 0xB2	; 178
    9554:	97 40       	sbci	r25, 0x07	; 7
    9556:	40 f0       	brcs	.+16     	; 0x9568 <calendar_is_date_valid+0xc0>
    9558:	89 81       	ldd	r24, Y+1	; 0x01
    955a:	9a 81       	ldd	r25, Y+2	; 0x02
    955c:	fc 01       	movw	r30, r24
    955e:	85 81       	ldd	r24, Z+5	; 0x05
    9560:	96 81       	ldd	r25, Z+6	; 0x06
    9562:	8a 33       	cpi	r24, 0x3A	; 58
    9564:	98 40       	sbci	r25, 0x08	; 8
    9566:	10 f0       	brcs	.+4      	; 0x956c <calendar_is_date_valid+0xc4>
    9568:	80 e0       	ldi	r24, 0x00	; 0
    956a:	01 c0       	rjmp	.+2      	; 0x956e <calendar_is_date_valid+0xc6>
    956c:	81 e0       	ldi	r24, 0x01	; 1
    956e:	0f 90       	pop	r0
    9570:	0f 90       	pop	r0
    9572:	df 91       	pop	r29
    9574:	cf 91       	pop	r28
    9576:	1f 91       	pop	r17
    9578:	08 95       	ret

0000957a <calendar_timestamp_to_date>:
    957a:	ef 92       	push	r14
    957c:	ff 92       	push	r15
    957e:	0f 93       	push	r16
    9580:	1f 93       	push	r17
    9582:	cf 93       	push	r28
    9584:	df 93       	push	r29
    9586:	cd b7       	in	r28, 0x3d	; 61
    9588:	de b7       	in	r29, 0x3e	; 62
    958a:	2e 97       	sbiw	r28, 0x0e	; 14
    958c:	cd bf       	out	0x3d, r28	; 61
    958e:	de bf       	out	0x3e, r29	; 62
    9590:	69 87       	std	Y+9, r22	; 0x09
    9592:	7a 87       	std	Y+10, r23	; 0x0a
    9594:	8b 87       	std	Y+11, r24	; 0x0b
    9596:	9c 87       	std	Y+12, r25	; 0x0c
    9598:	4d 87       	std	Y+13, r20	; 0x0d
    959a:	5e 87       	std	Y+14, r21	; 0x0e
    959c:	8d 85       	ldd	r24, Y+13	; 0x0d
    959e:	9e 85       	ldd	r25, Y+14	; 0x0e
    95a0:	22 eb       	ldi	r18, 0xB2	; 178
    95a2:	37 e0       	ldi	r19, 0x07	; 7
    95a4:	fc 01       	movw	r30, r24
    95a6:	25 83       	std	Z+5, r18	; 0x05
    95a8:	36 83       	std	Z+6, r19	; 0x06
    95aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    95ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    95ae:	fc 01       	movw	r30, r24
    95b0:	14 82       	std	Z+4, r1	; 0x04
    95b2:	89 85       	ldd	r24, Y+9	; 0x09
    95b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    95b6:	ab 85       	ldd	r26, Y+11	; 0x0b
    95b8:	bc 85       	ldd	r27, Y+12	; 0x0c
    95ba:	20 e8       	ldi	r18, 0x80	; 128
    95bc:	31 e5       	ldi	r19, 0x51	; 81
    95be:	41 e0       	ldi	r20, 0x01	; 1
    95c0:	50 e0       	ldi	r21, 0x00	; 0
    95c2:	bc 01       	movw	r22, r24
    95c4:	cd 01       	movw	r24, r26
    95c6:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    95ca:	dc 01       	movw	r26, r24
    95cc:	cb 01       	movw	r24, r22
    95ce:	8d 83       	std	Y+5, r24	; 0x05
    95d0:	9e 83       	std	Y+6, r25	; 0x06
    95d2:	af 83       	std	Y+7, r26	; 0x07
    95d4:	b8 87       	std	Y+8, r27	; 0x08
    95d6:	89 85       	ldd	r24, Y+9	; 0x09
    95d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    95da:	ab 85       	ldd	r26, Y+11	; 0x0b
    95dc:	bc 85       	ldd	r27, Y+12	; 0x0c
    95de:	20 e8       	ldi	r18, 0x80	; 128
    95e0:	31 e5       	ldi	r19, 0x51	; 81
    95e2:	41 e0       	ldi	r20, 0x01	; 1
    95e4:	50 e0       	ldi	r21, 0x00	; 0
    95e6:	bc 01       	movw	r22, r24
    95e8:	cd 01       	movw	r24, r26
    95ea:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    95ee:	da 01       	movw	r26, r20
    95f0:	c9 01       	movw	r24, r18
    95f2:	89 83       	std	Y+1, r24	; 0x01
    95f4:	9a 83       	std	Y+2, r25	; 0x02
    95f6:	ab 83       	std	Y+3, r26	; 0x03
    95f8:	bc 83       	std	Y+4, r27	; 0x04
    95fa:	8d 81       	ldd	r24, Y+5	; 0x05
    95fc:	9e 81       	ldd	r25, Y+6	; 0x06
    95fe:	af 81       	ldd	r26, Y+7	; 0x07
    9600:	b8 85       	ldd	r27, Y+8	; 0x08
    9602:	2c e3       	ldi	r18, 0x3C	; 60
    9604:	30 e0       	ldi	r19, 0x00	; 0
    9606:	40 e0       	ldi	r20, 0x00	; 0
    9608:	50 e0       	ldi	r21, 0x00	; 0
    960a:	bc 01       	movw	r22, r24
    960c:	cd 01       	movw	r24, r26
    960e:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    9612:	dc 01       	movw	r26, r24
    9614:	cb 01       	movw	r24, r22
    9616:	28 2f       	mov	r18, r24
    9618:	8d 85       	ldd	r24, Y+13	; 0x0d
    961a:	9e 85       	ldd	r25, Y+14	; 0x0e
    961c:	fc 01       	movw	r30, r24
    961e:	20 83       	st	Z, r18
    9620:	8d 81       	ldd	r24, Y+5	; 0x05
    9622:	9e 81       	ldd	r25, Y+6	; 0x06
    9624:	af 81       	ldd	r26, Y+7	; 0x07
    9626:	b8 85       	ldd	r27, Y+8	; 0x08
    9628:	20 e1       	ldi	r18, 0x10	; 16
    962a:	3e e0       	ldi	r19, 0x0E	; 14
    962c:	40 e0       	ldi	r20, 0x00	; 0
    962e:	50 e0       	ldi	r21, 0x00	; 0
    9630:	bc 01       	movw	r22, r24
    9632:	cd 01       	movw	r24, r26
    9634:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    9638:	dc 01       	movw	r26, r24
    963a:	cb 01       	movw	r24, r22
    963c:	2c e3       	ldi	r18, 0x3C	; 60
    963e:	30 e0       	ldi	r19, 0x00	; 0
    9640:	40 e0       	ldi	r20, 0x00	; 0
    9642:	50 e0       	ldi	r21, 0x00	; 0
    9644:	bc 01       	movw	r22, r24
    9646:	cd 01       	movw	r24, r26
    9648:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    964c:	da 01       	movw	r26, r20
    964e:	c9 01       	movw	r24, r18
    9650:	28 2f       	mov	r18, r24
    9652:	8d 85       	ldd	r24, Y+13	; 0x0d
    9654:	9e 85       	ldd	r25, Y+14	; 0x0e
    9656:	fc 01       	movw	r30, r24
    9658:	21 83       	std	Z+1, r18	; 0x01
    965a:	8d 81       	ldd	r24, Y+5	; 0x05
    965c:	9e 81       	ldd	r25, Y+6	; 0x06
    965e:	af 81       	ldd	r26, Y+7	; 0x07
    9660:	b8 85       	ldd	r27, Y+8	; 0x08
    9662:	20 e1       	ldi	r18, 0x10	; 16
    9664:	3e e0       	ldi	r19, 0x0E	; 14
    9666:	40 e0       	ldi	r20, 0x00	; 0
    9668:	50 e0       	ldi	r21, 0x00	; 0
    966a:	bc 01       	movw	r22, r24
    966c:	cd 01       	movw	r24, r26
    966e:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    9672:	da 01       	movw	r26, r20
    9674:	c9 01       	movw	r24, r18
    9676:	28 2f       	mov	r18, r24
    9678:	8d 85       	ldd	r24, Y+13	; 0x0d
    967a:	9e 85       	ldd	r25, Y+14	; 0x0e
    967c:	fc 01       	movw	r30, r24
    967e:	22 83       	std	Z+2, r18	; 0x02
    9680:	89 81       	ldd	r24, Y+1	; 0x01
    9682:	9a 81       	ldd	r25, Y+2	; 0x02
    9684:	ab 81       	ldd	r26, Y+3	; 0x03
    9686:	bc 81       	ldd	r27, Y+4	; 0x04
    9688:	04 96       	adiw	r24, 0x04	; 4
    968a:	a1 1d       	adc	r26, r1
    968c:	b1 1d       	adc	r27, r1
    968e:	27 e0       	ldi	r18, 0x07	; 7
    9690:	30 e0       	ldi	r19, 0x00	; 0
    9692:	40 e0       	ldi	r20, 0x00	; 0
    9694:	50 e0       	ldi	r21, 0x00	; 0
    9696:	bc 01       	movw	r22, r24
    9698:	cd 01       	movw	r24, r26
    969a:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
    969e:	dc 01       	movw	r26, r24
    96a0:	cb 01       	movw	r24, r22
    96a2:	28 2f       	mov	r18, r24
    96a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    96a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    96a8:	fc 01       	movw	r30, r24
    96aa:	27 83       	std	Z+7, r18	; 0x07
    96ac:	26 c0       	rjmp	.+76     	; 0x96fa <calendar_timestamp_to_date+0x180>
    96ae:	8d 85       	ldd	r24, Y+13	; 0x0d
    96b0:	9e 85       	ldd	r25, Y+14	; 0x0e
    96b2:	fc 01       	movw	r30, r24
    96b4:	85 81       	ldd	r24, Z+5	; 0x05
    96b6:	96 81       	ldd	r25, Z+6	; 0x06
    96b8:	e0 de       	rcall	.-576    	; 0x947a <calendar_yearsize>
    96ba:	cc 01       	movw	r24, r24
    96bc:	a0 e0       	ldi	r26, 0x00	; 0
    96be:	b0 e0       	ldi	r27, 0x00	; 0
    96c0:	29 81       	ldd	r18, Y+1	; 0x01
    96c2:	3a 81       	ldd	r19, Y+2	; 0x02
    96c4:	4b 81       	ldd	r20, Y+3	; 0x03
    96c6:	5c 81       	ldd	r21, Y+4	; 0x04
    96c8:	79 01       	movw	r14, r18
    96ca:	8a 01       	movw	r16, r20
    96cc:	e8 1a       	sub	r14, r24
    96ce:	f9 0a       	sbc	r15, r25
    96d0:	0a 0b       	sbc	r16, r26
    96d2:	1b 0b       	sbc	r17, r27
    96d4:	d8 01       	movw	r26, r16
    96d6:	c7 01       	movw	r24, r14
    96d8:	89 83       	std	Y+1, r24	; 0x01
    96da:	9a 83       	std	Y+2, r25	; 0x02
    96dc:	ab 83       	std	Y+3, r26	; 0x03
    96de:	bc 83       	std	Y+4, r27	; 0x04
    96e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    96e2:	9e 85       	ldd	r25, Y+14	; 0x0e
    96e4:	fc 01       	movw	r30, r24
    96e6:	85 81       	ldd	r24, Z+5	; 0x05
    96e8:	96 81       	ldd	r25, Z+6	; 0x06
    96ea:	9c 01       	movw	r18, r24
    96ec:	2f 5f       	subi	r18, 0xFF	; 255
    96ee:	3f 4f       	sbci	r19, 0xFF	; 255
    96f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    96f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    96f4:	fc 01       	movw	r30, r24
    96f6:	25 83       	std	Z+5, r18	; 0x05
    96f8:	36 83       	std	Z+6, r19	; 0x06
    96fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    96fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    96fe:	fc 01       	movw	r30, r24
    9700:	85 81       	ldd	r24, Z+5	; 0x05
    9702:	96 81       	ldd	r25, Z+6	; 0x06
    9704:	ba de       	rcall	.-652    	; 0x947a <calendar_yearsize>
    9706:	9c 01       	movw	r18, r24
    9708:	40 e0       	ldi	r20, 0x00	; 0
    970a:	50 e0       	ldi	r21, 0x00	; 0
    970c:	89 81       	ldd	r24, Y+1	; 0x01
    970e:	9a 81       	ldd	r25, Y+2	; 0x02
    9710:	ab 81       	ldd	r26, Y+3	; 0x03
    9712:	bc 81       	ldd	r27, Y+4	; 0x04
    9714:	82 17       	cp	r24, r18
    9716:	93 07       	cpc	r25, r19
    9718:	a4 07       	cpc	r26, r20
    971a:	b5 07       	cpc	r27, r21
    971c:	40 f6       	brcc	.-112    	; 0x96ae <calendar_timestamp_to_date+0x134>
    971e:	3b c0       	rjmp	.+118    	; 0x9796 <calendar_timestamp_to_date+0x21c>
    9720:	8d 85       	ldd	r24, Y+13	; 0x0d
    9722:	9e 85       	ldd	r25, Y+14	; 0x0e
    9724:	fc 01       	movw	r30, r24
    9726:	85 81       	ldd	r24, Z+5	; 0x05
    9728:	96 81       	ldd	r25, Z+6	; 0x06
    972a:	5a de       	rcall	.-844    	; 0x93e0 <calendar_leapyear>
    972c:	28 2f       	mov	r18, r24
    972e:	30 e0       	ldi	r19, 0x00	; 0
    9730:	8d 85       	ldd	r24, Y+13	; 0x0d
    9732:	9e 85       	ldd	r25, Y+14	; 0x0e
    9734:	fc 01       	movw	r30, r24
    9736:	84 81       	ldd	r24, Z+4	; 0x04
    9738:	48 2f       	mov	r20, r24
    973a:	50 e0       	ldi	r21, 0x00	; 0
    973c:	c9 01       	movw	r24, r18
    973e:	88 0f       	add	r24, r24
    9740:	99 1f       	adc	r25, r25
    9742:	82 0f       	add	r24, r18
    9744:	93 1f       	adc	r25, r19
    9746:	88 0f       	add	r24, r24
    9748:	99 1f       	adc	r25, r25
    974a:	88 0f       	add	r24, r24
    974c:	99 1f       	adc	r25, r25
    974e:	84 0f       	add	r24, r20
    9750:	95 1f       	adc	r25, r21
    9752:	8a 57       	subi	r24, 0x7A	; 122
    9754:	9d 4d       	sbci	r25, 0xDD	; 221
    9756:	fc 01       	movw	r30, r24
    9758:	80 81       	ld	r24, Z
    975a:	88 2f       	mov	r24, r24
    975c:	90 e0       	ldi	r25, 0x00	; 0
    975e:	a0 e0       	ldi	r26, 0x00	; 0
    9760:	b0 e0       	ldi	r27, 0x00	; 0
    9762:	29 81       	ldd	r18, Y+1	; 0x01
    9764:	3a 81       	ldd	r19, Y+2	; 0x02
    9766:	4b 81       	ldd	r20, Y+3	; 0x03
    9768:	5c 81       	ldd	r21, Y+4	; 0x04
    976a:	79 01       	movw	r14, r18
    976c:	8a 01       	movw	r16, r20
    976e:	e8 1a       	sub	r14, r24
    9770:	f9 0a       	sbc	r15, r25
    9772:	0a 0b       	sbc	r16, r26
    9774:	1b 0b       	sbc	r17, r27
    9776:	d8 01       	movw	r26, r16
    9778:	c7 01       	movw	r24, r14
    977a:	89 83       	std	Y+1, r24	; 0x01
    977c:	9a 83       	std	Y+2, r25	; 0x02
    977e:	ab 83       	std	Y+3, r26	; 0x03
    9780:	bc 83       	std	Y+4, r27	; 0x04
    9782:	8d 85       	ldd	r24, Y+13	; 0x0d
    9784:	9e 85       	ldd	r25, Y+14	; 0x0e
    9786:	fc 01       	movw	r30, r24
    9788:	84 81       	ldd	r24, Z+4	; 0x04
    978a:	21 e0       	ldi	r18, 0x01	; 1
    978c:	28 0f       	add	r18, r24
    978e:	8d 85       	ldd	r24, Y+13	; 0x0d
    9790:	9e 85       	ldd	r25, Y+14	; 0x0e
    9792:	fc 01       	movw	r30, r24
    9794:	24 83       	std	Z+4, r18	; 0x04
    9796:	8d 85       	ldd	r24, Y+13	; 0x0d
    9798:	9e 85       	ldd	r25, Y+14	; 0x0e
    979a:	fc 01       	movw	r30, r24
    979c:	85 81       	ldd	r24, Z+5	; 0x05
    979e:	96 81       	ldd	r25, Z+6	; 0x06
    97a0:	1f de       	rcall	.-962    	; 0x93e0 <calendar_leapyear>
    97a2:	28 2f       	mov	r18, r24
    97a4:	30 e0       	ldi	r19, 0x00	; 0
    97a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    97a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    97aa:	fc 01       	movw	r30, r24
    97ac:	84 81       	ldd	r24, Z+4	; 0x04
    97ae:	48 2f       	mov	r20, r24
    97b0:	50 e0       	ldi	r21, 0x00	; 0
    97b2:	c9 01       	movw	r24, r18
    97b4:	88 0f       	add	r24, r24
    97b6:	99 1f       	adc	r25, r25
    97b8:	82 0f       	add	r24, r18
    97ba:	93 1f       	adc	r25, r19
    97bc:	88 0f       	add	r24, r24
    97be:	99 1f       	adc	r25, r25
    97c0:	88 0f       	add	r24, r24
    97c2:	99 1f       	adc	r25, r25
    97c4:	84 0f       	add	r24, r20
    97c6:	95 1f       	adc	r25, r21
    97c8:	8a 57       	subi	r24, 0x7A	; 122
    97ca:	9d 4d       	sbci	r25, 0xDD	; 221
    97cc:	fc 01       	movw	r30, r24
    97ce:	80 81       	ld	r24, Z
    97d0:	28 2f       	mov	r18, r24
    97d2:	30 e0       	ldi	r19, 0x00	; 0
    97d4:	40 e0       	ldi	r20, 0x00	; 0
    97d6:	50 e0       	ldi	r21, 0x00	; 0
    97d8:	89 81       	ldd	r24, Y+1	; 0x01
    97da:	9a 81       	ldd	r25, Y+2	; 0x02
    97dc:	ab 81       	ldd	r26, Y+3	; 0x03
    97de:	bc 81       	ldd	r27, Y+4	; 0x04
    97e0:	82 17       	cp	r24, r18
    97e2:	93 07       	cpc	r25, r19
    97e4:	a4 07       	cpc	r26, r20
    97e6:	b5 07       	cpc	r27, r21
    97e8:	08 f0       	brcs	.+2      	; 0x97ec <calendar_timestamp_to_date+0x272>
    97ea:	9a cf       	rjmp	.-204    	; 0x9720 <calendar_timestamp_to_date+0x1a6>
    97ec:	29 81       	ldd	r18, Y+1	; 0x01
    97ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    97f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    97f2:	fc 01       	movw	r30, r24
    97f4:	23 83       	std	Z+3, r18	; 0x03
    97f6:	00 00       	nop
    97f8:	2e 96       	adiw	r28, 0x0e	; 14
    97fa:	cd bf       	out	0x3d, r28	; 61
    97fc:	de bf       	out	0x3e, r29	; 62
    97fe:	df 91       	pop	r29
    9800:	cf 91       	pop	r28
    9802:	1f 91       	pop	r17
    9804:	0f 91       	pop	r16
    9806:	ff 90       	pop	r15
    9808:	ef 90       	pop	r14
    980a:	08 95       	ret

0000980c <calendar_date_to_timestamp>:
 *
 * \return The corresponding UNIX timestamp
 * \retval 0 if date is not valid
 */
uint32_t calendar_date_to_timestamp(struct calendar_date *date)
{
    980c:	ef 92       	push	r14
    980e:	ff 92       	push	r15
    9810:	0f 93       	push	r16
    9812:	1f 93       	push	r17
    9814:	cf 93       	push	r28
    9816:	df 93       	push	r29
    9818:	cd b7       	in	r28, 0x3d	; 61
    981a:	de b7       	in	r29, 0x3e	; 62
    981c:	29 97       	sbiw	r28, 0x09	; 9
    981e:	cd bf       	out	0x3d, r28	; 61
    9820:	de bf       	out	0x3e, r29	; 62
    9822:	88 87       	std	Y+8, r24	; 0x08
    9824:	99 87       	std	Y+9, r25	; 0x09

	// Make sure date is valid
	if (!calendar_is_date_valid(date))
    9826:	88 85       	ldd	r24, Y+8	; 0x08
    9828:	99 85       	ldd	r25, Y+9	; 0x09
    982a:	3e de       	rcall	.-900    	; 0x94a8 <calendar_is_date_valid>
    982c:	98 2f       	mov	r25, r24
    982e:	81 e0       	ldi	r24, 0x01	; 1
    9830:	89 27       	eor	r24, r25
    9832:	88 23       	and	r24, r24
    9834:	21 f0       	breq	.+8      	; 0x983e <calendar_date_to_timestamp+0x32>
		return 0;
    9836:	80 e0       	ldi	r24, 0x00	; 0
    9838:	90 e0       	ldi	r25, 0x00	; 0
    983a:	dc 01       	movw	r26, r24
    983c:	c5 c0       	rjmp	.+394    	; 0x99c8 <calendar_date_to_timestamp+0x1bc>

	uint32_t timestamp = 0;
    983e:	19 82       	std	Y+1, r1	; 0x01
    9840:	1a 82       	std	Y+2, r1	; 0x02
    9842:	1b 82       	std	Y+3, r1	; 0x03
    9844:	1c 82       	std	Y+4, r1	; 0x04
	uint8_t date_month;
	uint16_t date_year;

	date_month = date->month;
    9846:	88 85       	ldd	r24, Y+8	; 0x08
    9848:	99 85       	ldd	r25, Y+9	; 0x09
    984a:	fc 01       	movw	r30, r24
    984c:	84 81       	ldd	r24, Z+4	; 0x04
    984e:	8d 83       	std	Y+5, r24	; 0x05
	date_year = date->year;
    9850:	88 85       	ldd	r24, Y+8	; 0x08
    9852:	99 85       	ldd	r25, Y+9	; 0x09
    9854:	fc 01       	movw	r30, r24
    9856:	85 81       	ldd	r24, Z+5	; 0x05
    9858:	96 81       	ldd	r25, Z+6	; 0x06
    985a:	8e 83       	std	Y+6, r24	; 0x06
    985c:	9f 83       	std	Y+7, r25	; 0x07

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    985e:	88 85       	ldd	r24, Y+8	; 0x08
    9860:	99 85       	ldd	r25, Y+9	; 0x09
    9862:	fc 01       	movw	r30, r24
    9864:	83 81       	ldd	r24, Z+3	; 0x03
    9866:	88 2f       	mov	r24, r24
    9868:	90 e0       	ldi	r25, 0x00	; 0
    986a:	a0 e0       	ldi	r26, 0x00	; 0
    986c:	b0 e0       	ldi	r27, 0x00	; 0
    986e:	9c 01       	movw	r18, r24
    9870:	ad 01       	movw	r20, r26
    9872:	60 e8       	ldi	r22, 0x80	; 128
    9874:	71 e5       	ldi	r23, 0x51	; 81
    9876:	81 e0       	ldi	r24, 0x01	; 1
    9878:	90 e0       	ldi	r25, 0x00	; 0
    987a:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    987e:	7b 01       	movw	r14, r22
    9880:	8c 01       	movw	r16, r24
    9882:	88 85       	ldd	r24, Y+8	; 0x08
    9884:	99 85       	ldd	r25, Y+9	; 0x09
    9886:	fc 01       	movw	r30, r24
    9888:	82 81       	ldd	r24, Z+2	; 0x02
    988a:	28 2f       	mov	r18, r24
    988c:	30 e0       	ldi	r19, 0x00	; 0
    988e:	40 e0       	ldi	r20, 0x00	; 0
    9890:	50 e0       	ldi	r21, 0x00	; 0
    9892:	80 e1       	ldi	r24, 0x10	; 16
    9894:	9e e0       	ldi	r25, 0x0E	; 14
    9896:	dc 01       	movw	r26, r24
    9898:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
    989c:	dc 01       	movw	r26, r24
    989e:	cb 01       	movw	r24, r22
    98a0:	e8 0e       	add	r14, r24
    98a2:	f9 1e       	adc	r15, r25
    98a4:	0a 1f       	adc	r16, r26
    98a6:	1b 1f       	adc	r17, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    98a8:	88 85       	ldd	r24, Y+8	; 0x08
    98aa:	99 85       	ldd	r25, Y+9	; 0x09
    98ac:	fc 01       	movw	r30, r24
    98ae:	81 81       	ldd	r24, Z+1	; 0x01
    98b0:	28 2f       	mov	r18, r24
    98b2:	30 e0       	ldi	r19, 0x00	; 0
    98b4:	40 e0       	ldi	r20, 0x00	; 0
    98b6:	50 e0       	ldi	r21, 0x00	; 0
    98b8:	8c e3       	ldi	r24, 0x3C	; 60
    98ba:	90 e0       	ldi	r25, 0x00	; 0
    98bc:	dc 01       	movw	r26, r24
    98be:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
    98c2:	dc 01       	movw	r26, r24
    98c4:	cb 01       	movw	r24, r22

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    98c6:	a8 01       	movw	r20, r16
    98c8:	97 01       	movw	r18, r14
    98ca:	28 0f       	add	r18, r24
    98cc:	39 1f       	adc	r19, r25
    98ce:	4a 1f       	adc	r20, r26
    98d0:	5b 1f       	adc	r21, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    98d2:	88 85       	ldd	r24, Y+8	; 0x08
    98d4:	99 85       	ldd	r25, Y+9	; 0x09
    98d6:	fc 01       	movw	r30, r24
    98d8:	80 81       	ld	r24, Z
    98da:	88 2f       	mov	r24, r24
    98dc:	90 e0       	ldi	r25, 0x00	; 0
    98de:	a0 e0       	ldi	r26, 0x00	; 0
    98e0:	b0 e0       	ldi	r27, 0x00	; 0
    98e2:	82 0f       	add	r24, r18
    98e4:	93 1f       	adc	r25, r19
    98e6:	a4 1f       	adc	r26, r20
    98e8:	b5 1f       	adc	r27, r21

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    98ea:	29 81       	ldd	r18, Y+1	; 0x01
    98ec:	3a 81       	ldd	r19, Y+2	; 0x02
    98ee:	4b 81       	ldd	r20, Y+3	; 0x03
    98f0:	5c 81       	ldd	r21, Y+4	; 0x04
    98f2:	82 0f       	add	r24, r18
    98f4:	93 1f       	adc	r25, r19
    98f6:	a4 1f       	adc	r26, r20
    98f8:	b5 1f       	adc	r27, r21
    98fa:	89 83       	std	Y+1, r24	; 0x01
    98fc:	9a 83       	std	Y+2, r25	; 0x02
    98fe:	ab 83       	std	Y+3, r26	; 0x03
    9900:	bc 83       	std	Y+4, r27	; 0x04
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    9902:	34 c0       	rjmp	.+104    	; 0x996c <calendar_date_to_timestamp+0x160>
		date_month--;
    9904:	8d 81       	ldd	r24, Y+5	; 0x05
    9906:	81 50       	subi	r24, 0x01	; 1
    9908:	8d 83       	std	Y+5, r24	; 0x05
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    990a:	8e 81       	ldd	r24, Y+6	; 0x06
    990c:	9f 81       	ldd	r25, Y+7	; 0x07
    990e:	68 dd       	rcall	.-1328   	; 0x93e0 <calendar_leapyear>
    9910:	28 2f       	mov	r18, r24
    9912:	30 e0       	ldi	r19, 0x00	; 0
    9914:	8d 81       	ldd	r24, Y+5	; 0x05
    9916:	48 2f       	mov	r20, r24
    9918:	50 e0       	ldi	r21, 0x00	; 0
    991a:	c9 01       	movw	r24, r18
    991c:	88 0f       	add	r24, r24
    991e:	99 1f       	adc	r25, r25
    9920:	82 0f       	add	r24, r18
    9922:	93 1f       	adc	r25, r19
    9924:	88 0f       	add	r24, r24
    9926:	99 1f       	adc	r25, r25
    9928:	88 0f       	add	r24, r24
    992a:	99 1f       	adc	r25, r25
    992c:	84 0f       	add	r24, r20
    992e:	95 1f       	adc	r25, r21
    9930:	8a 57       	subi	r24, 0x7A	; 122
    9932:	9d 4d       	sbci	r25, 0xDD	; 221
    9934:	fc 01       	movw	r30, r24
    9936:	80 81       	ld	r24, Z
				* SECS_PER_DAY;
    9938:	88 2f       	mov	r24, r24
    993a:	90 e0       	ldi	r25, 0x00	; 0
    993c:	a0 e0       	ldi	r26, 0x00	; 0
    993e:	b0 e0       	ldi	r27, 0x00	; 0
    9940:	9c 01       	movw	r18, r24
    9942:	ad 01       	movw	r20, r26
    9944:	60 e8       	ldi	r22, 0x80	; 128
    9946:	71 e5       	ldi	r23, 0x51	; 81
    9948:	81 e0       	ldi	r24, 0x01	; 1
    994a:	90 e0       	ldi	r25, 0x00	; 0
    994c:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    9950:	9b 01       	movw	r18, r22
    9952:	ac 01       	movw	r20, r24
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    9954:	89 81       	ldd	r24, Y+1	; 0x01
    9956:	9a 81       	ldd	r25, Y+2	; 0x02
    9958:	ab 81       	ldd	r26, Y+3	; 0x03
    995a:	bc 81       	ldd	r27, Y+4	; 0x04
    995c:	82 0f       	add	r24, r18
    995e:	93 1f       	adc	r25, r19
    9960:	a4 1f       	adc	r26, r20
    9962:	b5 1f       	adc	r27, r21
    9964:	89 83       	std	Y+1, r24	; 0x01
    9966:	9a 83       	std	Y+2, r25	; 0x02
    9968:	ab 83       	std	Y+3, r26	; 0x03
    996a:	bc 83       	std	Y+4, r27	; 0x04

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    996c:	8d 81       	ldd	r24, Y+5	; 0x05
    996e:	88 23       	and	r24, r24
    9970:	49 f6       	brne	.-110    	; 0x9904 <calendar_date_to_timestamp+0xf8>
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    9972:	21 c0       	rjmp	.+66     	; 0x99b6 <calendar_date_to_timestamp+0x1aa>
		date_year--;
    9974:	8e 81       	ldd	r24, Y+6	; 0x06
    9976:	9f 81       	ldd	r25, Y+7	; 0x07
    9978:	01 97       	sbiw	r24, 0x01	; 1
    997a:	8e 83       	std	Y+6, r24	; 0x06
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
    997c:	9f 83       	std	Y+7, r25	; 0x07
    997e:	8e 81       	ldd	r24, Y+6	; 0x06
    9980:	9f 81       	ldd	r25, Y+7	; 0x07
    9982:	7b dd       	rcall	.-1290   	; 0x947a <calendar_yearsize>
    9984:	cc 01       	movw	r24, r24
    9986:	a0 e0       	ldi	r26, 0x00	; 0
    9988:	b0 e0       	ldi	r27, 0x00	; 0
    998a:	9c 01       	movw	r18, r24
    998c:	ad 01       	movw	r20, r26
    998e:	60 e8       	ldi	r22, 0x80	; 128
    9990:	71 e5       	ldi	r23, 0x51	; 81
    9992:	81 e0       	ldi	r24, 0x01	; 1
    9994:	90 e0       	ldi	r25, 0x00	; 0
    9996:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    999a:	9b 01       	movw	r18, r22
    999c:	ac 01       	movw	r20, r24
    999e:	89 81       	ldd	r24, Y+1	; 0x01
    99a0:	9a 81       	ldd	r25, Y+2	; 0x02
    99a2:	ab 81       	ldd	r26, Y+3	; 0x03
    99a4:	bc 81       	ldd	r27, Y+4	; 0x04
    99a6:	82 0f       	add	r24, r18
    99a8:	93 1f       	adc	r25, r19
    99aa:	a4 1f       	adc	r26, r20
    99ac:	b5 1f       	adc	r27, r21
    99ae:	89 83       	std	Y+1, r24	; 0x01
    99b0:	9a 83       	std	Y+2, r25	; 0x02
    99b2:	ab 83       	std	Y+3, r26	; 0x03
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    99b4:	bc 83       	std	Y+4, r27	; 0x04
    99b6:	8e 81       	ldd	r24, Y+6	; 0x06
    99b8:	9f 81       	ldd	r25, Y+7	; 0x07
    99ba:	83 3b       	cpi	r24, 0xB3	; 179
    99bc:	97 40       	sbci	r25, 0x07	; 7
		date_year--;
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
	}

	return timestamp;
    99be:	d0 f6       	brcc	.-76     	; 0x9974 <calendar_date_to_timestamp+0x168>
    99c0:	89 81       	ldd	r24, Y+1	; 0x01
    99c2:	9a 81       	ldd	r25, Y+2	; 0x02
    99c4:	ab 81       	ldd	r26, Y+3	; 0x03
}
    99c6:	bc 81       	ldd	r27, Y+4	; 0x04
    99c8:	bc 01       	movw	r22, r24
    99ca:	cd 01       	movw	r24, r26
    99cc:	29 96       	adiw	r28, 0x09	; 9
    99ce:	cd bf       	out	0x3d, r28	; 61
    99d0:	de bf       	out	0x3e, r29	; 62
    99d2:	df 91       	pop	r29
    99d4:	cf 91       	pop	r28
    99d6:	1f 91       	pop	r17
    99d8:	0f 91       	pop	r16
    99da:	ff 90       	pop	r15
    99dc:	ef 90       	pop	r14
    99de:	08 95       	ret

000099e0 <fifo_init>:
 */

#include "fifo.h"

int fifo_init(fifo_desc_t *fifo_desc, void *buffer, uint8_t size)
{
    99e0:	cf 93       	push	r28
    99e2:	df 93       	push	r29
    99e4:	cd b7       	in	r28, 0x3d	; 61
    99e6:	de b7       	in	r29, 0x3e	; 62
    99e8:	25 97       	sbiw	r28, 0x05	; 5
    99ea:	cd bf       	out	0x3d, r28	; 61
    99ec:	de bf       	out	0x3e, r29	; 62
    99ee:	89 83       	std	Y+1, r24	; 0x01
    99f0:	9a 83       	std	Y+2, r25	; 0x02
    99f2:	6b 83       	std	Y+3, r22	; 0x03
    99f4:	7c 83       	std	Y+4, r23	; 0x04
    99f6:	4d 83       	std	Y+5, r20	; 0x05
	// ... and must fit in a uint8_t. Since the read and write indexes are using a
	// double-index range implementation, the max FIFO size is thus 128 items.
	Assert (size <= 128);

	// Fifo starts empty.
	fifo_desc->read_index  = 0;
    99f8:	89 81       	ldd	r24, Y+1	; 0x01
    99fa:	9a 81       	ldd	r25, Y+2	; 0x02
    99fc:	fc 01       	movw	r30, r24
    99fe:	12 82       	std	Z+2, r1	; 0x02
	fifo_desc->write_index = 0;
    9a00:	89 81       	ldd	r24, Y+1	; 0x01
    9a02:	9a 81       	ldd	r25, Y+2	; 0x02
    9a04:	fc 01       	movw	r30, r24
    9a06:	13 82       	std	Z+3, r1	; 0x03

	// Save the size parameter.
	fifo_desc->size = size;
    9a08:	89 81       	ldd	r24, Y+1	; 0x01
    9a0a:	9a 81       	ldd	r25, Y+2	; 0x02
    9a0c:	2d 81       	ldd	r18, Y+5	; 0x05
    9a0e:	fc 01       	movw	r30, r24
    9a10:	24 83       	std	Z+4, r18	; 0x04

	// Create a mask to speed up the FIFO management (index swapping).
	fifo_desc->mask = (2 * (uint16_t)size) - 1;
    9a12:	8d 81       	ldd	r24, Y+5	; 0x05
    9a14:	88 0f       	add	r24, r24
    9a16:	2f ef       	ldi	r18, 0xFF	; 255
    9a18:	28 0f       	add	r18, r24
    9a1a:	89 81       	ldd	r24, Y+1	; 0x01
    9a1c:	9a 81       	ldd	r25, Y+2	; 0x02
    9a1e:	fc 01       	movw	r30, r24
    9a20:	25 83       	std	Z+5, r18	; 0x05

	// Save the buffer pointer.
	fifo_desc->buffer.u8ptr = buffer;
    9a22:	89 81       	ldd	r24, Y+1	; 0x01
    9a24:	9a 81       	ldd	r25, Y+2	; 0x02
    9a26:	2b 81       	ldd	r18, Y+3	; 0x03
    9a28:	3c 81       	ldd	r19, Y+4	; 0x04
    9a2a:	fc 01       	movw	r30, r24
    9a2c:	20 83       	st	Z, r18
    9a2e:	31 83       	std	Z+1, r19	; 0x01

	return FIFO_OK;
    9a30:	80 e0       	ldi	r24, 0x00	; 0
    9a32:	90 e0       	ldi	r25, 0x00	; 0
}
    9a34:	25 96       	adiw	r28, 0x05	; 5
    9a36:	cd bf       	out	0x3d, r28	; 61
    9a38:	de bf       	out	0x3e, r29	; 62
    9a3a:	df 91       	pop	r29
    9a3c:	cf 91       	pop	r28
    9a3e:	08 95       	ret

00009a40 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    9a40:	cf 93       	push	r28
    9a42:	df 93       	push	r29
    9a44:	1f 92       	push	r1
    9a46:	cd b7       	in	r28, 0x3d	; 61
    9a48:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    9a4a:	8f e3       	ldi	r24, 0x3F	; 63
    9a4c:	90 e0       	ldi	r25, 0x00	; 0
    9a4e:	fc 01       	movw	r30, r24
    9a50:	80 81       	ld	r24, Z
    9a52:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    9a54:	f8 94       	cli
	return flags;
    9a56:	89 81       	ldd	r24, Y+1	; 0x01
}
    9a58:	0f 90       	pop	r0
    9a5a:	df 91       	pop	r29
    9a5c:	cf 91       	pop	r28
    9a5e:	08 95       	ret

00009a60 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    9a60:	cf 93       	push	r28
    9a62:	df 93       	push	r29
    9a64:	1f 92       	push	r1
    9a66:	cd b7       	in	r28, 0x3d	; 61
    9a68:	de b7       	in	r29, 0x3e	; 62
    9a6a:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    9a6c:	8f e3       	ldi	r24, 0x3F	; 63
    9a6e:	90 e0       	ldi	r25, 0x00	; 0
    9a70:	29 81       	ldd	r18, Y+1	; 0x01
    9a72:	fc 01       	movw	r30, r24
    9a74:	20 83       	st	Z, r18
}
    9a76:	00 00       	nop
    9a78:	0f 90       	pop	r0
    9a7a:	df 91       	pop	r29
    9a7c:	cf 91       	pop	r28
    9a7e:	08 95       	ret

00009a80 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
    9a80:	cf 93       	push	r28
    9a82:	df 93       	push	r29
    9a84:	1f 92       	push	r1
    9a86:	1f 92       	push	r1
    9a88:	cd b7       	in	r28, 0x3d	; 61
    9a8a:	de b7       	in	r29, 0x3e	; 62
    9a8c:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    9a8e:	8a 81       	ldd	r24, Y+2	; 0x02
    9a90:	88 2f       	mov	r24, r24
    9a92:	90 e0       	ldi	r25, 0x00	; 0
    9a94:	89 52       	subi	r24, 0x29	; 41
    9a96:	9e 4c       	sbci	r25, 0xCE	; 206
    9a98:	fc 01       	movw	r30, r24
    9a9a:	80 81       	ld	r24, Z
    9a9c:	8f 3f       	cpi	r24, 0xFF	; 255
    9a9e:	09 f4       	brne	.+2      	; 0x9aa2 <sleepmgr_lock_mode+0x22>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
    9aa0:	ff cf       	rjmp	.-2      	; 0x9aa0 <sleepmgr_lock_mode+0x20>
    9aa2:	ce df       	rcall	.-100    	; 0x9a40 <cpu_irq_save>

	++sleepmgr_locks[mode];
    9aa4:	89 83       	std	Y+1, r24	; 0x01
    9aa6:	8a 81       	ldd	r24, Y+2	; 0x02
    9aa8:	88 2f       	mov	r24, r24
    9aaa:	90 e0       	ldi	r25, 0x00	; 0
    9aac:	9c 01       	movw	r18, r24
    9aae:	29 52       	subi	r18, 0x29	; 41
    9ab0:	3e 4c       	sbci	r19, 0xCE	; 206
    9ab2:	f9 01       	movw	r30, r18
    9ab4:	20 81       	ld	r18, Z
    9ab6:	2f 5f       	subi	r18, 0xFF	; 255
    9ab8:	89 52       	subi	r24, 0x29	; 41
    9aba:	9e 4c       	sbci	r25, 0xCE	; 206

	// Leave the critical section
	cpu_irq_restore(flags);
    9abc:	fc 01       	movw	r30, r24
    9abe:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    9ac0:	89 81       	ldd	r24, Y+1	; 0x01
    9ac2:	ce df       	rcall	.-100    	; 0x9a60 <cpu_irq_restore>
    9ac4:	00 00       	nop
    9ac6:	0f 90       	pop	r0
    9ac8:	0f 90       	pop	r0
    9aca:	df 91       	pop	r29
    9acc:	cf 91       	pop	r28
    9ace:	08 95       	ret

00009ad0 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
    9ad0:	cf 93       	push	r28
    9ad2:	df 93       	push	r29
    9ad4:	1f 92       	push	r1
    9ad6:	1f 92       	push	r1
    9ad8:	cd b7       	in	r28, 0x3d	; 61
    9ada:	de b7       	in	r29, 0x3e	; 62
    9adc:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    9ade:	8a 81       	ldd	r24, Y+2	; 0x02
    9ae0:	88 2f       	mov	r24, r24
    9ae2:	90 e0       	ldi	r25, 0x00	; 0
    9ae4:	89 52       	subi	r24, 0x29	; 41
    9ae6:	9e 4c       	sbci	r25, 0xCE	; 206
    9ae8:	fc 01       	movw	r30, r24
    9aea:	80 81       	ld	r24, Z
    9aec:	88 23       	and	r24, r24
    9aee:	09 f4       	brne	.+2      	; 0x9af2 <sleepmgr_unlock_mode+0x22>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
    9af0:	ff cf       	rjmp	.-2      	; 0x9af0 <sleepmgr_unlock_mode+0x20>
    9af2:	a6 df       	rcall	.-180    	; 0x9a40 <cpu_irq_save>

	--sleepmgr_locks[mode];
    9af4:	89 83       	std	Y+1, r24	; 0x01
    9af6:	8a 81       	ldd	r24, Y+2	; 0x02
    9af8:	88 2f       	mov	r24, r24
    9afa:	90 e0       	ldi	r25, 0x00	; 0
    9afc:	9c 01       	movw	r18, r24
    9afe:	29 52       	subi	r18, 0x29	; 41
    9b00:	3e 4c       	sbci	r19, 0xCE	; 206
    9b02:	f9 01       	movw	r30, r18
    9b04:	20 81       	ld	r18, Z
    9b06:	21 50       	subi	r18, 0x01	; 1
    9b08:	89 52       	subi	r24, 0x29	; 41
    9b0a:	9e 4c       	sbci	r25, 0xCE	; 206

	// Leave the critical section
	cpu_irq_restore(flags);
    9b0c:	fc 01       	movw	r30, r24
    9b0e:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    9b10:	89 81       	ldd	r24, Y+1	; 0x01
    9b12:	a6 df       	rcall	.-180    	; 0x9a60 <cpu_irq_restore>
    9b14:	00 00       	nop
    9b16:	0f 90       	pop	r0
    9b18:	0f 90       	pop	r0
    9b1a:	df 91       	pop	r29
    9b1c:	cf 91       	pop	r28
    9b1e:	08 95       	ret

00009b20 <dma_get_channel_status>:
 *
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
    9b20:	cf 93       	push	r28
    9b22:	df 93       	push	r29
    9b24:	00 d0       	rcall	.+0      	; 0x9b26 <dma_get_channel_status+0x6>
    9b26:	cd b7       	in	r28, 0x3d	; 61
    9b28:	de b7       	in	r29, 0x3e	; 62
    9b2a:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t busy_pending    = DMA.STATUS;
    9b2c:	80 e0       	ldi	r24, 0x00	; 0
    9b2e:	91 e0       	ldi	r25, 0x01	; 1
    9b30:	fc 01       	movw	r30, r24
    9b32:	84 81       	ldd	r24, Z+4	; 0x04
    9b34:	89 83       	std	Y+1, r24	; 0x01
	uint8_t error_completed = DMA.INTFLAGS;
    9b36:	80 e0       	ldi	r24, 0x00	; 0
    9b38:	91 e0       	ldi	r25, 0x01	; 1
    9b3a:	fc 01       	movw	r30, r24
    9b3c:	83 81       	ldd	r24, Z+3	; 0x03
    9b3e:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    9b40:	8b 81       	ldd	r24, Y+3	; 0x03
    9b42:	28 2f       	mov	r18, r24
    9b44:	30 e0       	ldi	r19, 0x00	; 0
    9b46:	81 e0       	ldi	r24, 0x01	; 1
    9b48:	90 e0       	ldi	r25, 0x00	; 0
    9b4a:	02 c0       	rjmp	.+4      	; 0x9b50 <dma_get_channel_status+0x30>
    9b4c:	88 0f       	add	r24, r24
    9b4e:	99 1f       	adc	r25, r25
    9b50:	2a 95       	dec	r18
    9b52:	e2 f7       	brpl	.-8      	; 0x9b4c <dma_get_channel_status+0x2c>
    9b54:	48 2f       	mov	r20, r24
    9b56:	8b 81       	ldd	r24, Y+3	; 0x03
    9b58:	88 2f       	mov	r24, r24
    9b5a:	90 e0       	ldi	r25, 0x00	; 0
    9b5c:	9c 01       	movw	r18, r24
    9b5e:	2c 5f       	subi	r18, 0xFC	; 252
    9b60:	3f 4f       	sbci	r19, 0xFF	; 255
    9b62:	81 e0       	ldi	r24, 0x01	; 1
    9b64:	90 e0       	ldi	r25, 0x00	; 0
    9b66:	02 c0       	rjmp	.+4      	; 0x9b6c <dma_get_channel_status+0x4c>
    9b68:	88 0f       	add	r24, r24
    9b6a:	99 1f       	adc	r25, r25
    9b6c:	2a 95       	dec	r18
    9b6e:	e2 f7       	brpl	.-8      	; 0x9b68 <dma_get_channel_status+0x48>
    9b70:	94 2f       	mov	r25, r20
    9b72:	98 2b       	or	r25, r24
    9b74:	8a 81       	ldd	r24, Y+2	; 0x02
    9b76:	89 23       	and	r24, r25
    9b78:	8a 83       	std	Y+2, r24	; 0x02
	if (error_completed & (1 << (num + 4))) {
    9b7a:	8a 81       	ldd	r24, Y+2	; 0x02
    9b7c:	88 2f       	mov	r24, r24
    9b7e:	90 e0       	ldi	r25, 0x00	; 0
    9b80:	2b 81       	ldd	r18, Y+3	; 0x03
    9b82:	22 2f       	mov	r18, r18
    9b84:	30 e0       	ldi	r19, 0x00	; 0
    9b86:	2c 5f       	subi	r18, 0xFC	; 252
    9b88:	3f 4f       	sbci	r19, 0xFF	; 255
    9b8a:	02 c0       	rjmp	.+4      	; 0x9b90 <dma_get_channel_status+0x70>
    9b8c:	95 95       	asr	r25
    9b8e:	87 95       	ror	r24
    9b90:	2a 95       	dec	r18
    9b92:	e2 f7       	brpl	.-8      	; 0x9b8c <dma_get_channel_status+0x6c>
    9b94:	81 70       	andi	r24, 0x01	; 1
    9b96:	99 27       	eor	r25, r25
    9b98:	89 2b       	or	r24, r25
    9b9a:	11 f0       	breq	.+4      	; 0x9ba0 <dma_get_channel_status+0x80>
		return DMA_CH_TRANSFER_ERROR;
    9b9c:	84 e0       	ldi	r24, 0x04	; 4
    9b9e:	53 c0       	rjmp	.+166    	; 0x9c46 <dma_get_channel_status+0x126>
	} else if (error_completed & (1 << num)) {
    9ba0:	8a 81       	ldd	r24, Y+2	; 0x02
    9ba2:	88 2f       	mov	r24, r24
    9ba4:	90 e0       	ldi	r25, 0x00	; 0
    9ba6:	2b 81       	ldd	r18, Y+3	; 0x03
    9ba8:	22 2f       	mov	r18, r18
    9baa:	30 e0       	ldi	r19, 0x00	; 0
    9bac:	02 c0       	rjmp	.+4      	; 0x9bb2 <dma_get_channel_status+0x92>
    9bae:	95 95       	asr	r25
    9bb0:	87 95       	ror	r24
    9bb2:	2a 95       	dec	r18
    9bb4:	e2 f7       	brpl	.-8      	; 0x9bae <dma_get_channel_status+0x8e>
    9bb6:	81 70       	andi	r24, 0x01	; 1
    9bb8:	99 27       	eor	r25, r25
    9bba:	89 2b       	or	r24, r25
    9bbc:	11 f0       	breq	.+4      	; 0x9bc2 <dma_get_channel_status+0xa2>
		return DMA_CH_TRANSFER_COMPLETED;
    9bbe:	83 e0       	ldi	r24, 0x03	; 3
    9bc0:	42 c0       	rjmp	.+132    	; 0x9c46 <dma_get_channel_status+0x126>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    9bc2:	8b 81       	ldd	r24, Y+3	; 0x03
    9bc4:	28 2f       	mov	r18, r24
    9bc6:	30 e0       	ldi	r19, 0x00	; 0
    9bc8:	81 e0       	ldi	r24, 0x01	; 1
    9bca:	90 e0       	ldi	r25, 0x00	; 0
    9bcc:	02 c0       	rjmp	.+4      	; 0x9bd2 <dma_get_channel_status+0xb2>
    9bce:	88 0f       	add	r24, r24
    9bd0:	99 1f       	adc	r25, r25
    9bd2:	2a 95       	dec	r18
    9bd4:	e2 f7       	brpl	.-8      	; 0x9bce <dma_get_channel_status+0xae>
    9bd6:	48 2f       	mov	r20, r24
    9bd8:	8b 81       	ldd	r24, Y+3	; 0x03
    9bda:	88 2f       	mov	r24, r24
    9bdc:	90 e0       	ldi	r25, 0x00	; 0
    9bde:	9c 01       	movw	r18, r24
    9be0:	2c 5f       	subi	r18, 0xFC	; 252
    9be2:	3f 4f       	sbci	r19, 0xFF	; 255
    9be4:	81 e0       	ldi	r24, 0x01	; 1
    9be6:	90 e0       	ldi	r25, 0x00	; 0
    9be8:	02 c0       	rjmp	.+4      	; 0x9bee <dma_get_channel_status+0xce>
    9bea:	88 0f       	add	r24, r24
    9bec:	99 1f       	adc	r25, r25
    9bee:	2a 95       	dec	r18
    9bf0:	e2 f7       	brpl	.-8      	; 0x9bea <dma_get_channel_status+0xca>
    9bf2:	94 2f       	mov	r25, r20
    9bf4:	98 2b       	or	r25, r24
    9bf6:	89 81       	ldd	r24, Y+1	; 0x01
    9bf8:	89 23       	and	r24, r25
    9bfa:	89 83       	std	Y+1, r24	; 0x01
	if (busy_pending & (1 << (num + 4))) {
    9bfc:	89 81       	ldd	r24, Y+1	; 0x01
    9bfe:	88 2f       	mov	r24, r24
    9c00:	90 e0       	ldi	r25, 0x00	; 0
    9c02:	2b 81       	ldd	r18, Y+3	; 0x03
    9c04:	22 2f       	mov	r18, r18
    9c06:	30 e0       	ldi	r19, 0x00	; 0
    9c08:	2c 5f       	subi	r18, 0xFC	; 252
    9c0a:	3f 4f       	sbci	r19, 0xFF	; 255
    9c0c:	02 c0       	rjmp	.+4      	; 0x9c12 <dma_get_channel_status+0xf2>
    9c0e:	95 95       	asr	r25
    9c10:	87 95       	ror	r24
    9c12:	2a 95       	dec	r18
    9c14:	e2 f7       	brpl	.-8      	; 0x9c0e <dma_get_channel_status+0xee>
    9c16:	81 70       	andi	r24, 0x01	; 1
    9c18:	99 27       	eor	r25, r25
    9c1a:	89 2b       	or	r24, r25
    9c1c:	11 f0       	breq	.+4      	; 0x9c22 <dma_get_channel_status+0x102>
		return DMA_CH_BUSY;
    9c1e:	82 e0       	ldi	r24, 0x02	; 2
    9c20:	12 c0       	rjmp	.+36     	; 0x9c46 <dma_get_channel_status+0x126>
	} else if (busy_pending & (1 << num)) {
    9c22:	89 81       	ldd	r24, Y+1	; 0x01
    9c24:	88 2f       	mov	r24, r24
    9c26:	90 e0       	ldi	r25, 0x00	; 0
    9c28:	2b 81       	ldd	r18, Y+3	; 0x03
    9c2a:	22 2f       	mov	r18, r18
    9c2c:	30 e0       	ldi	r19, 0x00	; 0
    9c2e:	02 c0       	rjmp	.+4      	; 0x9c34 <dma_get_channel_status+0x114>
    9c30:	95 95       	asr	r25
    9c32:	87 95       	ror	r24
    9c34:	2a 95       	dec	r18
    9c36:	e2 f7       	brpl	.-8      	; 0x9c30 <dma_get_channel_status+0x110>
    9c38:	81 70       	andi	r24, 0x01	; 1
    9c3a:	99 27       	eor	r25, r25
    9c3c:	89 2b       	or	r24, r25
    9c3e:	11 f0       	breq	.+4      	; 0x9c44 <dma_get_channel_status+0x124>
		return DMA_CH_PENDING;
    9c40:	81 e0       	ldi	r24, 0x01	; 1
    9c42:	01 c0       	rjmp	.+2      	; 0x9c46 <dma_get_channel_status+0x126>
	}

	return DMA_CH_FREE;
    9c44:	80 e0       	ldi	r24, 0x00	; 0
}
    9c46:	23 96       	adiw	r28, 0x03	; 3
    9c48:	cd bf       	out	0x3d, r28	; 61
    9c4a:	de bf       	out	0x3e, r29	; 62
    9c4c:	df 91       	pop	r29
    9c4e:	cf 91       	pop	r28
    9c50:	08 95       	ret

00009c52 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    9c52:	cf 93       	push	r28
    9c54:	df 93       	push	r29
    9c56:	cd b7       	in	r28, 0x3d	; 61
    9c58:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    9c5a:	61 e0       	ldi	r22, 0x01	; 1
    9c5c:	80 e0       	ldi	r24, 0x00	; 0
    9c5e:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
    9c62:	81 e0       	ldi	r24, 0x01	; 1
    9c64:	0d df       	rcall	.-486    	; 0x9a80 <sleepmgr_lock_mode>

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    9c66:	80 e0       	ldi	r24, 0x00	; 0
    9c68:	91 e0       	ldi	r25, 0x01	; 1
    9c6a:	20 e4       	ldi	r18, 0x40	; 64
    9c6c:	fc 01       	movw	r30, r24
    9c6e:	20 83       	st	Z, r18
	DMA.CTRL = DMA_ENABLE_bm;
    9c70:	80 e0       	ldi	r24, 0x00	; 0
    9c72:	91 e0       	ldi	r25, 0x01	; 1
    9c74:	20 e8       	ldi	r18, 0x80	; 128
    9c76:	fc 01       	movw	r30, r24
    9c78:	20 83       	st	Z, r18
}
    9c7a:	00 00       	nop
    9c7c:	df 91       	pop	r29
    9c7e:	cf 91       	pop	r28
    9c80:	08 95       	ret

00009c82 <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    9c82:	cf 93       	push	r28
    9c84:	df 93       	push	r29
    9c86:	cd b7       	in	r28, 0x3d	; 61
    9c88:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    9c8a:	80 e0       	ldi	r24, 0x00	; 0
    9c8c:	91 e0       	ldi	r25, 0x01	; 1
    9c8e:	fc 01       	movw	r30, r24
    9c90:	10 82       	st	Z, r1
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    9c92:	61 e0       	ldi	r22, 0x01	; 1
    9c94:	80 e0       	ldi	r24, 0x00	; 0
    9c96:	0f 94 7a 12 	call	0x224f4	; 0x224f4 <sysclk_disable_module>
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
    9c9a:	81 e0       	ldi	r24, 0x01	; 1
    9c9c:	19 df       	rcall	.-462    	; 0x9ad0 <sleepmgr_unlock_mode>
}
    9c9e:	00 00       	nop
    9ca0:	df 91       	pop	r29
    9ca2:	cf 91       	pop	r28
    9ca4:	08 95       	ret

00009ca6 <dma_set_callback>:
 *
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
    9ca6:	cf 93       	push	r28
    9ca8:	df 93       	push	r29
    9caa:	00 d0       	rcall	.+0      	; 0x9cac <dma_set_callback+0x6>
    9cac:	cd b7       	in	r28, 0x3d	; 61
    9cae:	de b7       	in	r29, 0x3e	; 62
    9cb0:	89 83       	std	Y+1, r24	; 0x01
    9cb2:	6a 83       	std	Y+2, r22	; 0x02
    9cb4:	7b 83       	std	Y+3, r23	; 0x03
	dma_data[num].callback = callback;
    9cb6:	89 81       	ldd	r24, Y+1	; 0x01
    9cb8:	88 2f       	mov	r24, r24
    9cba:	90 e0       	ldi	r25, 0x00	; 0
    9cbc:	88 0f       	add	r24, r24
    9cbe:	99 1f       	adc	r25, r25
    9cc0:	8d 54       	subi	r24, 0x4D	; 77
    9cc2:	9e 4c       	sbci	r25, 0xCE	; 206
    9cc4:	2a 81       	ldd	r18, Y+2	; 0x02
    9cc6:	3b 81       	ldd	r19, Y+3	; 0x03
    9cc8:	fc 01       	movw	r30, r24
    9cca:	20 83       	st	Z, r18
    9ccc:	31 83       	std	Z+1, r19	; 0x01
}
    9cce:	00 00       	nop
    9cd0:	23 96       	adiw	r28, 0x03	; 3
    9cd2:	cd bf       	out	0x3d, r28	; 61
    9cd4:	de bf       	out	0x3e, r29	; 62
    9cd6:	df 91       	pop	r29
    9cd8:	cf 91       	pop	r28
    9cda:	08 95       	ret

00009cdc <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    9cdc:	cf 93       	push	r28
    9cde:	df 93       	push	r29
    9ce0:	00 d0       	rcall	.+0      	; 0x9ce2 <dma_interrupt+0x6>
    9ce2:	1f 92       	push	r1
    9ce4:	cd b7       	in	r28, 0x3d	; 61
    9ce6:	de b7       	in	r29, 0x3e	; 62
    9ce8:	8c 83       	std	Y+4, r24	; 0x04
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    9cea:	8c 81       	ldd	r24, Y+4	; 0x04
    9cec:	88 2f       	mov	r24, r24
    9cee:	90 e0       	ldi	r25, 0x00	; 0
    9cf0:	41 96       	adiw	r24, 0x11	; 17
    9cf2:	82 95       	swap	r24
    9cf4:	92 95       	swap	r25
    9cf6:	90 7f       	andi	r25, 0xF0	; 240
    9cf8:	98 27       	eor	r25, r24
    9cfa:	80 7f       	andi	r24, 0xF0	; 240
    9cfc:	98 27       	eor	r25, r24
    9cfe:	89 83       	std	Y+1, r24	; 0x01
    9d00:	9a 83       	std	Y+2, r25	; 0x02
	status  = dma_get_channel_status(num);
    9d02:	8c 81       	ldd	r24, Y+4	; 0x04
    9d04:	0d df       	rcall	.-486    	; 0x9b20 <dma_get_channel_status>
    9d06:	8b 83       	std	Y+3, r24	; 0x03

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    9d08:	89 81       	ldd	r24, Y+1	; 0x01
    9d0a:	9a 81       	ldd	r25, Y+2	; 0x02
    9d0c:	fc 01       	movw	r30, r24
    9d0e:	81 81       	ldd	r24, Z+1	; 0x01
    9d10:	28 2f       	mov	r18, r24
    9d12:	20 63       	ori	r18, 0x30	; 48
    9d14:	89 81       	ldd	r24, Y+1	; 0x01
    9d16:	9a 81       	ldd	r25, Y+2	; 0x02
    9d18:	fc 01       	movw	r30, r24
    9d1a:	21 83       	std	Z+1, r18	; 0x01

	if (dma_data[num].callback) {
    9d1c:	8c 81       	ldd	r24, Y+4	; 0x04
    9d1e:	88 2f       	mov	r24, r24
    9d20:	90 e0       	ldi	r25, 0x00	; 0
    9d22:	88 0f       	add	r24, r24
    9d24:	99 1f       	adc	r25, r25
    9d26:	8d 54       	subi	r24, 0x4D	; 77
    9d28:	9e 4c       	sbci	r25, 0xCE	; 206
    9d2a:	fc 01       	movw	r30, r24
    9d2c:	80 81       	ld	r24, Z
    9d2e:	91 81       	ldd	r25, Z+1	; 0x01
    9d30:	89 2b       	or	r24, r25
    9d32:	69 f0       	breq	.+26     	; 0x9d4e <dma_interrupt+0x72>
		dma_data[num].callback(status);
    9d34:	8c 81       	ldd	r24, Y+4	; 0x04
    9d36:	88 2f       	mov	r24, r24
    9d38:	90 e0       	ldi	r25, 0x00	; 0
    9d3a:	88 0f       	add	r24, r24
    9d3c:	99 1f       	adc	r25, r25
    9d3e:	8d 54       	subi	r24, 0x4D	; 77
    9d40:	9e 4c       	sbci	r25, 0xCE	; 206
    9d42:	fc 01       	movw	r30, r24
    9d44:	20 81       	ld	r18, Z
    9d46:	31 81       	ldd	r19, Z+1	; 0x01
    9d48:	8b 81       	ldd	r24, Y+3	; 0x03
    9d4a:	f9 01       	movw	r30, r18
    9d4c:	19 95       	eicall
	}
}
    9d4e:	00 00       	nop
    9d50:	24 96       	adiw	r28, 0x04	; 4
    9d52:	cd bf       	out	0x3d, r28	; 61
    9d54:	de bf       	out	0x3e, r29	; 62
    9d56:	df 91       	pop	r29
    9d58:	cf 91       	pop	r28
    9d5a:	08 95       	ret

00009d5c <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    9d5c:	1f 92       	push	r1
    9d5e:	0f 92       	push	r0
    9d60:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9d64:	0f 92       	push	r0
    9d66:	11 24       	eor	r1, r1
    9d68:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9d6c:	0f 92       	push	r0
    9d6e:	2f 93       	push	r18
    9d70:	3f 93       	push	r19
    9d72:	4f 93       	push	r20
    9d74:	5f 93       	push	r21
    9d76:	6f 93       	push	r22
    9d78:	7f 93       	push	r23
    9d7a:	8f 93       	push	r24
    9d7c:	9f 93       	push	r25
    9d7e:	af 93       	push	r26
    9d80:	bf 93       	push	r27
    9d82:	ef 93       	push	r30
    9d84:	ff 93       	push	r31
    9d86:	cf 93       	push	r28
    9d88:	df 93       	push	r29
    9d8a:	cd b7       	in	r28, 0x3d	; 61
    9d8c:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(0);
    9d8e:	80 e0       	ldi	r24, 0x00	; 0
    9d90:	a5 df       	rcall	.-182    	; 0x9cdc <dma_interrupt>
}
    9d92:	00 00       	nop
    9d94:	df 91       	pop	r29
    9d96:	cf 91       	pop	r28
    9d98:	ff 91       	pop	r31
    9d9a:	ef 91       	pop	r30
    9d9c:	bf 91       	pop	r27
    9d9e:	af 91       	pop	r26
    9da0:	9f 91       	pop	r25
    9da2:	8f 91       	pop	r24
    9da4:	7f 91       	pop	r23
    9da6:	6f 91       	pop	r22
    9da8:	5f 91       	pop	r21
    9daa:	4f 91       	pop	r20
    9dac:	3f 91       	pop	r19
    9dae:	2f 91       	pop	r18
    9db0:	0f 90       	pop	r0
    9db2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9db6:	0f 90       	pop	r0
    9db8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9dbc:	0f 90       	pop	r0
    9dbe:	1f 90       	pop	r1
    9dc0:	18 95       	reti

00009dc2 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    9dc2:	1f 92       	push	r1
    9dc4:	0f 92       	push	r0
    9dc6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9dca:	0f 92       	push	r0
    9dcc:	11 24       	eor	r1, r1
    9dce:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9dd2:	0f 92       	push	r0
    9dd4:	2f 93       	push	r18
    9dd6:	3f 93       	push	r19
    9dd8:	4f 93       	push	r20
    9dda:	5f 93       	push	r21
    9ddc:	6f 93       	push	r22
    9dde:	7f 93       	push	r23
    9de0:	8f 93       	push	r24
    9de2:	9f 93       	push	r25
    9de4:	af 93       	push	r26
    9de6:	bf 93       	push	r27
    9de8:	ef 93       	push	r30
    9dea:	ff 93       	push	r31
    9dec:	cf 93       	push	r28
    9dee:	df 93       	push	r29
    9df0:	cd b7       	in	r28, 0x3d	; 61
    9df2:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(1);
    9df4:	81 e0       	ldi	r24, 0x01	; 1
    9df6:	72 df       	rcall	.-284    	; 0x9cdc <dma_interrupt>
}
    9df8:	00 00       	nop
    9dfa:	df 91       	pop	r29
    9dfc:	cf 91       	pop	r28
    9dfe:	ff 91       	pop	r31
    9e00:	ef 91       	pop	r30
    9e02:	bf 91       	pop	r27
    9e04:	af 91       	pop	r26
    9e06:	9f 91       	pop	r25
    9e08:	8f 91       	pop	r24
    9e0a:	7f 91       	pop	r23
    9e0c:	6f 91       	pop	r22
    9e0e:	5f 91       	pop	r21
    9e10:	4f 91       	pop	r20
    9e12:	3f 91       	pop	r19
    9e14:	2f 91       	pop	r18
    9e16:	0f 90       	pop	r0
    9e18:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9e1c:	0f 90       	pop	r0
    9e1e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9e22:	0f 90       	pop	r0
    9e24:	1f 90       	pop	r1
    9e26:	18 95       	reti

00009e28 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    9e28:	1f 92       	push	r1
    9e2a:	0f 92       	push	r0
    9e2c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9e30:	0f 92       	push	r0
    9e32:	11 24       	eor	r1, r1
    9e34:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9e38:	0f 92       	push	r0
    9e3a:	2f 93       	push	r18
    9e3c:	3f 93       	push	r19
    9e3e:	4f 93       	push	r20
    9e40:	5f 93       	push	r21
    9e42:	6f 93       	push	r22
    9e44:	7f 93       	push	r23
    9e46:	8f 93       	push	r24
    9e48:	9f 93       	push	r25
    9e4a:	af 93       	push	r26
    9e4c:	bf 93       	push	r27
    9e4e:	ef 93       	push	r30
    9e50:	ff 93       	push	r31
    9e52:	cf 93       	push	r28
    9e54:	df 93       	push	r29
    9e56:	cd b7       	in	r28, 0x3d	; 61
    9e58:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(2);
    9e5a:	82 e0       	ldi	r24, 0x02	; 2
    9e5c:	3f df       	rcall	.-386    	; 0x9cdc <dma_interrupt>
}
    9e5e:	00 00       	nop
    9e60:	df 91       	pop	r29
    9e62:	cf 91       	pop	r28
    9e64:	ff 91       	pop	r31
    9e66:	ef 91       	pop	r30
    9e68:	bf 91       	pop	r27
    9e6a:	af 91       	pop	r26
    9e6c:	9f 91       	pop	r25
    9e6e:	8f 91       	pop	r24
    9e70:	7f 91       	pop	r23
    9e72:	6f 91       	pop	r22
    9e74:	5f 91       	pop	r21
    9e76:	4f 91       	pop	r20
    9e78:	3f 91       	pop	r19
    9e7a:	2f 91       	pop	r18
    9e7c:	0f 90       	pop	r0
    9e7e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9e82:	0f 90       	pop	r0
    9e84:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9e88:	0f 90       	pop	r0
    9e8a:	1f 90       	pop	r1
    9e8c:	18 95       	reti

00009e8e <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    9e8e:	1f 92       	push	r1
    9e90:	0f 92       	push	r0
    9e92:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9e96:	0f 92       	push	r0
    9e98:	11 24       	eor	r1, r1
    9e9a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9e9e:	0f 92       	push	r0
    9ea0:	2f 93       	push	r18
    9ea2:	3f 93       	push	r19
    9ea4:	4f 93       	push	r20
    9ea6:	5f 93       	push	r21
    9ea8:	6f 93       	push	r22
    9eaa:	7f 93       	push	r23
    9eac:	8f 93       	push	r24
    9eae:	9f 93       	push	r25
    9eb0:	af 93       	push	r26
    9eb2:	bf 93       	push	r27
    9eb4:	ef 93       	push	r30
    9eb6:	ff 93       	push	r31
    9eb8:	cf 93       	push	r28
    9eba:	df 93       	push	r29
    9ebc:	cd b7       	in	r28, 0x3d	; 61
    9ebe:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(3);
    9ec0:	83 e0       	ldi	r24, 0x03	; 3
    9ec2:	0c df       	rcall	.-488    	; 0x9cdc <dma_interrupt>
}
    9ec4:	00 00       	nop
    9ec6:	df 91       	pop	r29
    9ec8:	cf 91       	pop	r28
    9eca:	ff 91       	pop	r31
    9ecc:	ef 91       	pop	r30
    9ece:	bf 91       	pop	r27
    9ed0:	af 91       	pop	r26
    9ed2:	9f 91       	pop	r25
    9ed4:	8f 91       	pop	r24
    9ed6:	7f 91       	pop	r23
    9ed8:	6f 91       	pop	r22
    9eda:	5f 91       	pop	r21
    9edc:	4f 91       	pop	r20
    9ede:	3f 91       	pop	r19
    9ee0:	2f 91       	pop	r18
    9ee2:	0f 90       	pop	r0
    9ee4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    9ee8:	0f 90       	pop	r0
    9eea:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    9eee:	0f 90       	pop	r0
    9ef0:	1f 90       	pop	r1
    9ef2:	18 95       	reti

00009ef4 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    9ef4:	cf 93       	push	r28
    9ef6:	df 93       	push	r29
    9ef8:	00 d0       	rcall	.+0      	; 0x9efa <dma_channel_write_config+0x6>
    9efa:	00 d0       	rcall	.+0      	; 0x9efc <dma_channel_write_config+0x8>
    9efc:	cd b7       	in	r28, 0x3d	; 61
    9efe:	de b7       	in	r29, 0x3e	; 62
    9f00:	8c 83       	std	Y+4, r24	; 0x04
    9f02:	6d 83       	std	Y+5, r22	; 0x05
    9f04:	7e 83       	std	Y+6, r23	; 0x06
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    9f06:	8c 81       	ldd	r24, Y+4	; 0x04
    9f08:	88 2f       	mov	r24, r24
    9f0a:	90 e0       	ldi	r25, 0x00	; 0
    9f0c:	41 96       	adiw	r24, 0x11	; 17
    9f0e:	82 95       	swap	r24
    9f10:	92 95       	swap	r25
    9f12:	90 7f       	andi	r25, 0xF0	; 240
    9f14:	98 27       	eor	r25, r24
    9f16:	80 7f       	andi	r24, 0xF0	; 240
    9f18:	98 27       	eor	r25, r24
    9f1a:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t iflags = cpu_irq_save();
    9f1c:	9a 83       	std	Y+2, r25	; 0x02
    9f1e:	90 dd       	rcall	.-1248   	; 0x9a40 <cpu_irq_save>
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    9f20:	8b 83       	std	Y+3, r24	; 0x03
    9f22:	8d 81       	ldd	r24, Y+5	; 0x05
    9f24:	9e 81       	ldd	r25, Y+6	; 0x06
    9f26:	fc 01       	movw	r30, r24
    9f28:	81 85       	ldd	r24, Z+9	; 0x09
    9f2a:	92 85       	ldd	r25, Z+10	; 0x0a
    9f2c:	28 2f       	mov	r18, r24
    9f2e:	89 81       	ldd	r24, Y+1	; 0x01
    9f30:	9a 81       	ldd	r25, Y+2	; 0x02
    9f32:	fc 01       	movw	r30, r24
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    9f34:	24 87       	std	Z+12, r18	; 0x0c
    9f36:	8d 81       	ldd	r24, Y+5	; 0x05
    9f38:	9e 81       	ldd	r25, Y+6	; 0x06
    9f3a:	fc 01       	movw	r30, r24
    9f3c:	81 85       	ldd	r24, Z+9	; 0x09
    9f3e:	92 85       	ldd	r25, Z+10	; 0x0a
    9f40:	89 2f       	mov	r24, r25
    9f42:	99 27       	eor	r25, r25
    9f44:	28 2f       	mov	r18, r24
    9f46:	89 81       	ldd	r24, Y+1	; 0x01
    9f48:	9a 81       	ldd	r25, Y+2	; 0x02
    9f4a:	fc 01       	movw	r30, r24
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    9f4c:	25 87       	std	Z+13, r18	; 0x0d
    9f4e:	89 81       	ldd	r24, Y+1	; 0x01
    9f50:	9a 81       	ldd	r25, Y+2	; 0x02
    9f52:	fc 01       	movw	r30, r24
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    9f54:	16 86       	std	Z+14, r1	; 0x0e
    9f56:	8d 81       	ldd	r24, Y+5	; 0x05
    9f58:	9e 81       	ldd	r25, Y+6	; 0x06
    9f5a:	fc 01       	movw	r30, r24
    9f5c:	87 81       	ldd	r24, Z+7	; 0x07
    9f5e:	90 85       	ldd	r25, Z+8	; 0x08
    9f60:	28 2f       	mov	r18, r24
    9f62:	89 81       	ldd	r24, Y+1	; 0x01
    9f64:	9a 81       	ldd	r25, Y+2	; 0x02
    9f66:	fc 01       	movw	r30, r24
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    9f68:	20 87       	std	Z+8, r18	; 0x08
    9f6a:	8d 81       	ldd	r24, Y+5	; 0x05
    9f6c:	9e 81       	ldd	r25, Y+6	; 0x06
    9f6e:	fc 01       	movw	r30, r24
    9f70:	87 81       	ldd	r24, Z+7	; 0x07
    9f72:	90 85       	ldd	r25, Z+8	; 0x08
    9f74:	89 2f       	mov	r24, r25
    9f76:	99 27       	eor	r25, r25
    9f78:	28 2f       	mov	r18, r24
    9f7a:	89 81       	ldd	r24, Y+1	; 0x01
    9f7c:	9a 81       	ldd	r25, Y+2	; 0x02
    9f7e:	fc 01       	movw	r30, r24
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    9f80:	21 87       	std	Z+9, r18	; 0x09
    9f82:	89 81       	ldd	r24, Y+1	; 0x01
    9f84:	9a 81       	ldd	r25, Y+2	; 0x02
    9f86:	fc 01       	movw	r30, r24
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    9f88:	12 86       	std	Z+10, r1	; 0x0a
    9f8a:	8d 81       	ldd	r24, Y+5	; 0x05
    9f8c:	9e 81       	ldd	r25, Y+6	; 0x06
    9f8e:	fc 01       	movw	r30, r24
    9f90:	22 81       	ldd	r18, Z+2	; 0x02
    9f92:	89 81       	ldd	r24, Y+1	; 0x01
    9f94:	9a 81       	ldd	r25, Y+2	; 0x02
    9f96:	fc 01       	movw	r30, r24
	channel->TRIGSRC = config->trigsrc;
    9f98:	22 83       	std	Z+2, r18	; 0x02
    9f9a:	8d 81       	ldd	r24, Y+5	; 0x05
    9f9c:	9e 81       	ldd	r25, Y+6	; 0x06
    9f9e:	fc 01       	movw	r30, r24
    9fa0:	23 81       	ldd	r18, Z+3	; 0x03
    9fa2:	89 81       	ldd	r24, Y+1	; 0x01
    9fa4:	9a 81       	ldd	r25, Y+2	; 0x02
    9fa6:	fc 01       	movw	r30, r24
	channel->TRFCNT = config->trfcnt;
    9fa8:	23 83       	std	Z+3, r18	; 0x03
    9faa:	8d 81       	ldd	r24, Y+5	; 0x05
    9fac:	9e 81       	ldd	r25, Y+6	; 0x06
    9fae:	fc 01       	movw	r30, r24
    9fb0:	24 81       	ldd	r18, Z+4	; 0x04
    9fb2:	35 81       	ldd	r19, Z+5	; 0x05
    9fb4:	89 81       	ldd	r24, Y+1	; 0x01
    9fb6:	9a 81       	ldd	r25, Y+2	; 0x02
    9fb8:	fc 01       	movw	r30, r24
    9fba:	24 83       	std	Z+4, r18	; 0x04
	channel->REPCNT = config->repcnt;
    9fbc:	35 83       	std	Z+5, r19	; 0x05
    9fbe:	8d 81       	ldd	r24, Y+5	; 0x05
    9fc0:	9e 81       	ldd	r25, Y+6	; 0x06
    9fc2:	fc 01       	movw	r30, r24
    9fc4:	26 81       	ldd	r18, Z+6	; 0x06
    9fc6:	89 81       	ldd	r24, Y+1	; 0x01
    9fc8:	9a 81       	ldd	r25, Y+2	; 0x02
    9fca:	fc 01       	movw	r30, r24

	channel->CTRLB = config->ctrlb;
    9fcc:	26 83       	std	Z+6, r18	; 0x06
    9fce:	8d 81       	ldd	r24, Y+5	; 0x05
    9fd0:	9e 81       	ldd	r25, Y+6	; 0x06
    9fd2:	fc 01       	movw	r30, r24
    9fd4:	21 81       	ldd	r18, Z+1	; 0x01
    9fd6:	89 81       	ldd	r24, Y+1	; 0x01
    9fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    9fda:	fc 01       	movw	r30, r24

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    9fdc:	21 83       	std	Z+1, r18	; 0x01
    9fde:	8d 81       	ldd	r24, Y+5	; 0x05
    9fe0:	9e 81       	ldd	r25, Y+6	; 0x06
    9fe2:	fc 01       	movw	r30, r24
    9fe4:	80 81       	ld	r24, Z
    9fe6:	28 2f       	mov	r18, r24
    9fe8:	2f 77       	andi	r18, 0x7F	; 127
    9fea:	89 81       	ldd	r24, Y+1	; 0x01
    9fec:	9a 81       	ldd	r25, Y+2	; 0x02
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
    9fee:	fc 01       	movw	r30, r24
    9ff0:	20 83       	st	Z, r18
}
    9ff2:	8b 81       	ldd	r24, Y+3	; 0x03
    9ff4:	35 dd       	rcall	.-1430   	; 0x9a60 <cpu_irq_restore>
    9ff6:	00 00       	nop
    9ff8:	26 96       	adiw	r28, 0x06	; 6
    9ffa:	cd bf       	out	0x3d, r28	; 61
    9ffc:	de bf       	out	0x3e, r29	; 62
    9ffe:	df 91       	pop	r29
    a000:	cf 91       	pop	r28
    a002:	08 95       	ret

0000a004 <osc_get_rate>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    a004:	cf 93       	push	r28
    a006:	df 93       	push	r29
    a008:	1f 92       	push	r1
    a00a:	cd b7       	in	r28, 0x3d	; 61
    a00c:	de b7       	in	r29, 0x3e	; 62
    a00e:	89 83       	std	Y+1, r24	; 0x01
    a010:	89 81       	ldd	r24, Y+1	; 0x01
    a012:	88 2f       	mov	r24, r24
    a014:	90 e0       	ldi	r25, 0x00	; 0
    a016:	82 30       	cpi	r24, 0x02	; 2
    a018:	91 05       	cpc	r25, r1
    a01a:	89 f0       	breq	.+34     	; 0xa03e <osc_get_rate+0x3a>
    a01c:	83 30       	cpi	r24, 0x03	; 3
    a01e:	91 05       	cpc	r25, r1
    a020:	1c f4       	brge	.+6      	; 0xa028 <osc_get_rate+0x24>
    a022:	01 97       	sbiw	r24, 0x01	; 1
    a024:	39 f0       	breq	.+14     	; 0xa034 <osc_get_rate+0x30>
    a026:	1a c0       	rjmp	.+52     	; 0xa05c <osc_get_rate+0x58>
    a028:	84 30       	cpi	r24, 0x04	; 4
    a02a:	91 05       	cpc	r25, r1
    a02c:	69 f0       	breq	.+26     	; 0xa048 <osc_get_rate+0x44>
    a02e:	08 97       	sbiw	r24, 0x08	; 8
    a030:	81 f0       	breq	.+32     	; 0xa052 <osc_get_rate+0x4e>
    a032:	14 c0       	rjmp	.+40     	; 0xa05c <osc_get_rate+0x58>
    a034:	80 e8       	ldi	r24, 0x80	; 128
    a036:	94 e8       	ldi	r25, 0x84	; 132
    a038:	ae e1       	ldi	r26, 0x1E	; 30
    a03a:	b0 e0       	ldi	r27, 0x00	; 0
    a03c:	12 c0       	rjmp	.+36     	; 0xa062 <osc_get_rate+0x5e>
    a03e:	80 e0       	ldi	r24, 0x00	; 0
    a040:	9c e6       	ldi	r25, 0x6C	; 108
    a042:	ac ed       	ldi	r26, 0xDC	; 220
    a044:	b2 e0       	ldi	r27, 0x02	; 2
    a046:	0d c0       	rjmp	.+26     	; 0xa062 <osc_get_rate+0x5e>
    a048:	80 e0       	ldi	r24, 0x00	; 0
    a04a:	90 e8       	ldi	r25, 0x80	; 128
    a04c:	a0 e0       	ldi	r26, 0x00	; 0
    a04e:	b0 e0       	ldi	r27, 0x00	; 0
    a050:	08 c0       	rjmp	.+16     	; 0xa062 <osc_get_rate+0x5e>
    a052:	80 e0       	ldi	r24, 0x00	; 0
    a054:	9d e2       	ldi	r25, 0x2D	; 45
    a056:	a1 e3       	ldi	r26, 0x31	; 49
    a058:	b1 e0       	ldi	r27, 0x01	; 1
    a05a:	03 c0       	rjmp	.+6      	; 0xa062 <osc_get_rate+0x5e>
    a05c:	80 e0       	ldi	r24, 0x00	; 0
    a05e:	90 e0       	ldi	r25, 0x00	; 0
    a060:	dc 01       	movw	r26, r24
    a062:	bc 01       	movw	r22, r24
    a064:	cd 01       	movw	r24, r26
    a066:	0f 90       	pop	r0
    a068:	df 91       	pop	r29
    a06a:	cf 91       	pop	r28
    a06c:	08 95       	ret

0000a06e <pll_get_default_rate_priv>:
    a06e:	cf 93       	push	r28
    a070:	df 93       	push	r29
    a072:	cd b7       	in	r28, 0x3d	; 61
    a074:	de b7       	in	r29, 0x3e	; 62
    a076:	29 97       	sbiw	r28, 0x09	; 9
    a078:	cd bf       	out	0x3d, r28	; 61
    a07a:	de bf       	out	0x3e, r29	; 62
    a07c:	8d 83       	std	Y+5, r24	; 0x05
    a07e:	6e 83       	std	Y+6, r22	; 0x06
    a080:	7f 83       	std	Y+7, r23	; 0x07
    a082:	48 87       	std	Y+8, r20	; 0x08
    a084:	59 87       	std	Y+9, r21	; 0x09
    a086:	8d 81       	ldd	r24, Y+5	; 0x05
    a088:	88 2f       	mov	r24, r24
    a08a:	90 e0       	ldi	r25, 0x00	; 0
    a08c:	80 38       	cpi	r24, 0x80	; 128
    a08e:	91 05       	cpc	r25, r1
    a090:	79 f0       	breq	.+30     	; 0xa0b0 <pll_get_default_rate_priv+0x42>
    a092:	80 3c       	cpi	r24, 0xC0	; 192
    a094:	91 05       	cpc	r25, r1
    a096:	a9 f0       	breq	.+42     	; 0xa0c2 <pll_get_default_rate_priv+0x54>
    a098:	89 2b       	or	r24, r25
    a09a:	09 f0       	breq	.+2      	; 0xa09e <pll_get_default_rate_priv+0x30>
    a09c:	1b c0       	rjmp	.+54     	; 0xa0d4 <pll_get_default_rate_priv+0x66>
    a09e:	80 e8       	ldi	r24, 0x80	; 128
    a0a0:	94 e8       	ldi	r25, 0x84	; 132
    a0a2:	ae e1       	ldi	r26, 0x1E	; 30
    a0a4:	b0 e0       	ldi	r27, 0x00	; 0
    a0a6:	89 83       	std	Y+1, r24	; 0x01
    a0a8:	9a 83       	std	Y+2, r25	; 0x02
    a0aa:	ab 83       	std	Y+3, r26	; 0x03
    a0ac:	bc 83       	std	Y+4, r27	; 0x04
    a0ae:	12 c0       	rjmp	.+36     	; 0xa0d4 <pll_get_default_rate_priv+0x66>
    a0b0:	80 e0       	ldi	r24, 0x00	; 0
    a0b2:	9b e1       	ldi	r25, 0x1B	; 27
    a0b4:	a7 eb       	ldi	r26, 0xB7	; 183
    a0b6:	b0 e0       	ldi	r27, 0x00	; 0
    a0b8:	89 83       	std	Y+1, r24	; 0x01
    a0ba:	9a 83       	std	Y+2, r25	; 0x02
    a0bc:	ab 83       	std	Y+3, r26	; 0x03
    a0be:	bc 83       	std	Y+4, r27	; 0x04
    a0c0:	09 c0       	rjmp	.+18     	; 0xa0d4 <pll_get_default_rate_priv+0x66>
    a0c2:	88 e0       	ldi	r24, 0x08	; 8
    a0c4:	9f df       	rcall	.-194    	; 0xa004 <osc_get_rate>
    a0c6:	dc 01       	movw	r26, r24
    a0c8:	cb 01       	movw	r24, r22
    a0ca:	89 83       	std	Y+1, r24	; 0x01
    a0cc:	9a 83       	std	Y+2, r25	; 0x02
    a0ce:	ab 83       	std	Y+3, r26	; 0x03
    a0d0:	bc 83       	std	Y+4, r27	; 0x04
    a0d2:	00 00       	nop
    a0d4:	8e 81       	ldd	r24, Y+6	; 0x06
    a0d6:	9f 81       	ldd	r25, Y+7	; 0x07
    a0d8:	cc 01       	movw	r24, r24
    a0da:	a0 e0       	ldi	r26, 0x00	; 0
    a0dc:	b0 e0       	ldi	r27, 0x00	; 0
    a0de:	29 81       	ldd	r18, Y+1	; 0x01
    a0e0:	3a 81       	ldd	r19, Y+2	; 0x02
    a0e2:	4b 81       	ldd	r20, Y+3	; 0x03
    a0e4:	5c 81       	ldd	r21, Y+4	; 0x04
    a0e6:	bc 01       	movw	r22, r24
    a0e8:	cd 01       	movw	r24, r26
    a0ea:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    a0ee:	dc 01       	movw	r26, r24
    a0f0:	cb 01       	movw	r24, r22
    a0f2:	89 83       	std	Y+1, r24	; 0x01
    a0f4:	9a 83       	std	Y+2, r25	; 0x02
    a0f6:	ab 83       	std	Y+3, r26	; 0x03
    a0f8:	bc 83       	std	Y+4, r27	; 0x04
    a0fa:	89 81       	ldd	r24, Y+1	; 0x01
    a0fc:	9a 81       	ldd	r25, Y+2	; 0x02
    a0fe:	ab 81       	ldd	r26, Y+3	; 0x03
    a100:	bc 81       	ldd	r27, Y+4	; 0x04
    a102:	bc 01       	movw	r22, r24
    a104:	cd 01       	movw	r24, r26
    a106:	29 96       	adiw	r28, 0x09	; 9
    a108:	cd bf       	out	0x3d, r28	; 61
    a10a:	de bf       	out	0x3e, r29	; 62
    a10c:	df 91       	pop	r29
    a10e:	cf 91       	pop	r28
    a110:	08 95       	ret

0000a112 <sysclk_get_main_hz>:
    a112:	cf 93       	push	r28
    a114:	df 93       	push	r29
    a116:	cd b7       	in	r28, 0x3d	; 61
    a118:	de b7       	in	r29, 0x3e	; 62
    a11a:	41 e0       	ldi	r20, 0x01	; 1
    a11c:	50 e0       	ldi	r21, 0x00	; 0
    a11e:	63 e0       	ldi	r22, 0x03	; 3
    a120:	70 e0       	ldi	r23, 0x00	; 0
    a122:	80 ec       	ldi	r24, 0xC0	; 192
    a124:	a4 df       	rcall	.-184    	; 0xa06e <pll_get_default_rate_priv>
    a126:	dc 01       	movw	r26, r24
    a128:	cb 01       	movw	r24, r22
    a12a:	bc 01       	movw	r22, r24
    a12c:	cd 01       	movw	r24, r26
    a12e:	df 91       	pop	r29
    a130:	cf 91       	pop	r28
    a132:	08 95       	ret

0000a134 <sysclk_get_per4_hz>:
    a134:	cf 93       	push	r28
    a136:	df 93       	push	r29
    a138:	1f 92       	push	r1
    a13a:	cd b7       	in	r28, 0x3d	; 61
    a13c:	de b7       	in	r29, 0x3e	; 62
    a13e:	19 82       	std	Y+1, r1	; 0x01
    a140:	e8 df       	rcall	.-48     	; 0xa112 <sysclk_get_main_hz>
    a142:	dc 01       	movw	r26, r24
    a144:	cb 01       	movw	r24, r22
    a146:	29 81       	ldd	r18, Y+1	; 0x01
    a148:	22 2f       	mov	r18, r18
    a14a:	30 e0       	ldi	r19, 0x00	; 0
    a14c:	04 c0       	rjmp	.+8      	; 0xa156 <sysclk_get_per4_hz+0x22>
    a14e:	b6 95       	lsr	r27
    a150:	a7 95       	ror	r26
    a152:	97 95       	ror	r25
    a154:	87 95       	ror	r24
    a156:	2a 95       	dec	r18
    a158:	d2 f7       	brpl	.-12     	; 0xa14e <sysclk_get_per4_hz+0x1a>
    a15a:	bc 01       	movw	r22, r24
    a15c:	cd 01       	movw	r24, r26
    a15e:	0f 90       	pop	r0
    a160:	df 91       	pop	r29
    a162:	cf 91       	pop	r28
    a164:	08 95       	ret

0000a166 <sysclk_get_per2_hz>:
    a166:	cf 93       	push	r28
    a168:	df 93       	push	r29
    a16a:	cd b7       	in	r28, 0x3d	; 61
    a16c:	de b7       	in	r29, 0x3e	; 62
    a16e:	e2 df       	rcall	.-60     	; 0xa134 <sysclk_get_per4_hz>
    a170:	dc 01       	movw	r26, r24
    a172:	cb 01       	movw	r24, r22
    a174:	bc 01       	movw	r22, r24
    a176:	cd 01       	movw	r24, r26
    a178:	df 91       	pop	r29
    a17a:	cf 91       	pop	r28
    a17c:	08 95       	ret

0000a17e <sysclk_get_per_hz>:
    a17e:	cf 93       	push	r28
    a180:	df 93       	push	r29
    a182:	cd b7       	in	r28, 0x3d	; 61
    a184:	de b7       	in	r29, 0x3e	; 62
    a186:	ef df       	rcall	.-34     	; 0xa166 <sysclk_get_per2_hz>
    a188:	dc 01       	movw	r26, r24
    a18a:	cb 01       	movw	r24, r22
    a18c:	b6 95       	lsr	r27
    a18e:	a7 95       	ror	r26
    a190:	97 95       	ror	r25
    a192:	87 95       	ror	r24
    a194:	bc 01       	movw	r22, r24
    a196:	cd 01       	movw	r24, r26
    a198:	df 91       	pop	r29
    a19a:	cf 91       	pop	r28
    a19c:	08 95       	ret

0000a19e <sysclk_get_cpu_hz>:
    a19e:	cf 93       	push	r28
    a1a0:	df 93       	push	r29
    a1a2:	cd b7       	in	r28, 0x3d	; 61
    a1a4:	de b7       	in	r29, 0x3e	; 62
    a1a6:	eb df       	rcall	.-42     	; 0xa17e <sysclk_get_per_hz>
    a1a8:	dc 01       	movw	r26, r24
    a1aa:	cb 01       	movw	r24, r22
    a1ac:	bc 01       	movw	r22, r24
    a1ae:	cd 01       	movw	r24, r26
    a1b0:	df 91       	pop	r29
    a1b2:	cf 91       	pop	r28
    a1b4:	08 95       	ret

0000a1b6 <__portable_avr_delay_cycles>:
    a1b6:	04 c0       	rjmp	.+8      	; 0xa1c0 <__portable_avr_delay_cycles+0xa>
    a1b8:	61 50       	subi	r22, 0x01	; 1
    a1ba:	71 09       	sbc	r23, r1
    a1bc:	81 09       	sbc	r24, r1
    a1be:	91 09       	sbc	r25, r1
    a1c0:	61 15       	cp	r22, r1
    a1c2:	71 05       	cpc	r23, r1
    a1c4:	81 05       	cpc	r24, r1
    a1c6:	91 05       	cpc	r25, r1
    a1c8:	b9 f7       	brne	.-18     	; 0xa1b8 <__portable_avr_delay_cycles+0x2>
    a1ca:	08 95       	ret

0000a1cc <rtc_get_counter>:
    a1cc:	cf 93       	push	r28
    a1ce:	df 93       	push	r29
    a1d0:	cd b7       	in	r28, 0x3d	; 61
    a1d2:	de b7       	in	r29, 0x3e	; 62
    a1d4:	80 e2       	ldi	r24, 0x20	; 32
    a1d6:	94 e0       	ldi	r25, 0x04	; 4
    a1d8:	20 e1       	ldi	r18, 0x10	; 16
    a1da:	fc 01       	movw	r30, r24
    a1dc:	21 83       	std	Z+1, r18	; 0x01
    a1de:	00 00       	nop
    a1e0:	80 e2       	ldi	r24, 0x20	; 32
    a1e2:	94 e0       	ldi	r25, 0x04	; 4
    a1e4:	fc 01       	movw	r30, r24
    a1e6:	81 81       	ldd	r24, Z+1	; 0x01
    a1e8:	88 2f       	mov	r24, r24
    a1ea:	90 e0       	ldi	r25, 0x00	; 0
    a1ec:	80 71       	andi	r24, 0x10	; 16
    a1ee:	99 27       	eor	r25, r25
    a1f0:	89 2b       	or	r24, r25
    a1f2:	b1 f7       	brne	.-20     	; 0xa1e0 <rtc_get_counter+0x14>
    a1f4:	80 e2       	ldi	r24, 0x20	; 32
    a1f6:	94 e0       	ldi	r25, 0x04	; 4
    a1f8:	fc 01       	movw	r30, r24
    a1fa:	84 81       	ldd	r24, Z+4	; 0x04
    a1fc:	95 81       	ldd	r25, Z+5	; 0x05
    a1fe:	a6 81       	ldd	r26, Z+6	; 0x06
    a200:	b7 81       	ldd	r27, Z+7	; 0x07
    a202:	bc 01       	movw	r22, r24
    a204:	cd 01       	movw	r24, r26
    a206:	df 91       	pop	r29
    a208:	cf 91       	pop	r28
    a20a:	08 95       	ret

0000a20c <rtc_get_time>:
    a20c:	cf 93       	push	r28
    a20e:	df 93       	push	r29
    a210:	cd b7       	in	r28, 0x3d	; 61
    a212:	de b7       	in	r29, 0x3e	; 62
    a214:	db df       	rcall	.-74     	; 0xa1cc <rtc_get_counter>
    a216:	dc 01       	movw	r26, r24
    a218:	cb 01       	movw	r24, r22
    a21a:	bc 01       	movw	r22, r24
    a21c:	cd 01       	movw	r24, r26
    a21e:	df 91       	pop	r29
    a220:	cf 91       	pop	r28
    a222:	08 95       	ret

0000a224 <rtc_set_alarm>:
    a224:	cf 93       	push	r28
    a226:	df 93       	push	r29
    a228:	00 d0       	rcall	.+0      	; 0xa22a <rtc_set_alarm+0x6>
    a22a:	1f 92       	push	r1
    a22c:	cd b7       	in	r28, 0x3d	; 61
    a22e:	de b7       	in	r29, 0x3e	; 62
    a230:	69 83       	std	Y+1, r22	; 0x01
    a232:	7a 83       	std	Y+2, r23	; 0x02
    a234:	8b 83       	std	Y+3, r24	; 0x03
    a236:	9c 83       	std	Y+4, r25	; 0x04
    a238:	80 e2       	ldi	r24, 0x20	; 32
    a23a:	94 e0       	ldi	r25, 0x04	; 4
    a23c:	24 e0       	ldi	r18, 0x04	; 4
    a23e:	fc 01       	movw	r30, r24
    a240:	22 83       	std	Z+2, r18	; 0x02
    a242:	20 e2       	ldi	r18, 0x20	; 32
    a244:	34 e0       	ldi	r19, 0x04	; 4
    a246:	89 81       	ldd	r24, Y+1	; 0x01
    a248:	9a 81       	ldd	r25, Y+2	; 0x02
    a24a:	ab 81       	ldd	r26, Y+3	; 0x03
    a24c:	bc 81       	ldd	r27, Y+4	; 0x04
    a24e:	f9 01       	movw	r30, r18
    a250:	84 87       	std	Z+12, r24	; 0x0c
    a252:	95 87       	std	Z+13, r25	; 0x0d
    a254:	a6 87       	std	Z+14, r26	; 0x0e
    a256:	b7 87       	std	Z+15, r27	; 0x0f
    a258:	80 e2       	ldi	r24, 0x20	; 32
    a25a:	94 e0       	ldi	r25, 0x04	; 4
    a25c:	22 e0       	ldi	r18, 0x02	; 2
    a25e:	fc 01       	movw	r30, r24
    a260:	23 83       	std	Z+3, r18	; 0x03
    a262:	00 00       	nop
    a264:	24 96       	adiw	r28, 0x04	; 4
    a266:	cd bf       	out	0x3d, r28	; 61
    a268:	de bf       	out	0x3e, r29	; 62
    a26a:	df 91       	pop	r29
    a26c:	cf 91       	pop	r28
    a26e:	08 95       	ret

0000a270 <rtc_set_callback>:
    a270:	cf 93       	push	r28
    a272:	df 93       	push	r29
    a274:	1f 92       	push	r1
    a276:	1f 92       	push	r1
    a278:	cd b7       	in	r28, 0x3d	; 61
    a27a:	de b7       	in	r29, 0x3e	; 62
    a27c:	89 83       	std	Y+1, r24	; 0x01
    a27e:	9a 83       	std	Y+2, r25	; 0x02
    a280:	89 81       	ldd	r24, Y+1	; 0x01
    a282:	9a 81       	ldd	r25, Y+2	; 0x02
    a284:	80 93 bb 31 	sts	0x31BB, r24	; 0x8031bb <rtc_data>
    a288:	90 93 bc 31 	sts	0x31BC, r25	; 0x8031bc <rtc_data+0x1>
    a28c:	00 00       	nop
    a28e:	0f 90       	pop	r0
    a290:	0f 90       	pop	r0
    a292:	df 91       	pop	r29
    a294:	cf 91       	pop	r28
    a296:	08 95       	ret

0000a298 <vbat_init>:
 * The default clock rate to the RTC32 is 1Hz but this can be changed to 1024Hz
 * by the user in the module configuration by defining
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
    a298:	2f 92       	push	r2
    a29a:	3f 92       	push	r3
    a29c:	4f 92       	push	r4
    a29e:	5f 92       	push	r5
    a2a0:	6f 92       	push	r6
    a2a2:	7f 92       	push	r7
    a2a4:	8f 92       	push	r8
    a2a6:	9f 92       	push	r9
    a2a8:	af 92       	push	r10
    a2aa:	bf 92       	push	r11
    a2ac:	cf 92       	push	r12
    a2ae:	df 92       	push	r13
    a2b0:	ef 92       	push	r14
    a2b2:	ff 92       	push	r15
    a2b4:	0f 93       	push	r16
    a2b6:	1f 93       	push	r17
    a2b8:	cf 93       	push	r28
    a2ba:	df 93       	push	r29
    a2bc:	cd b7       	in	r28, 0x3d	; 61
    a2be:	de b7       	in	r29, 0x3e	; 62
    a2c0:	68 97       	sbiw	r28, 0x18	; 24
    a2c2:	cd bf       	out	0x3d, r28	; 61
    a2c4:	de bf       	out	0x3e, r29	; 62
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    a2c6:	80 ef       	ldi	r24, 0xF0	; 240
    a2c8:	90 e0       	ldi	r25, 0x00	; 0
    a2ca:	20 ef       	ldi	r18, 0xF0	; 240
    a2cc:	30 e0       	ldi	r19, 0x00	; 0
    a2ce:	f9 01       	movw	r30, r18
    a2d0:	20 81       	ld	r18, Z
    a2d2:	22 60       	ori	r18, 0x02	; 2
    a2d4:	fc 01       	movw	r30, r24
    a2d6:	20 83       	st	Z, r18

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    a2d8:	61 e0       	ldi	r22, 0x01	; 1
    a2da:	80 ef       	ldi	r24, 0xF0	; 240
    a2dc:	90 e0       	ldi	r25, 0x00	; 0
    a2de:	0f 94 f9 26 	call	0x24df2	; 0x24df2 <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    a2e2:	80 ef       	ldi	r24, 0xF0	; 240
    a2e4:	90 e0       	ldi	r25, 0x00	; 0
    a2e6:	20 ef       	ldi	r18, 0xF0	; 240
    a2e8:	30 e0       	ldi	r19, 0x00	; 0
    a2ea:	f9 01       	movw	r30, r18
    a2ec:	20 81       	ld	r18, Z
    a2ee:	24 60       	ori	r18, 0x04	; 4
    a2f0:	fc 01       	movw	r30, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    a2f2:	20 83       	st	Z, r18
    a2f4:	54 df       	rcall	.-344    	; 0xa19e <sysclk_get_cpu_hz>
    a2f6:	dc 01       	movw	r26, r24
    a2f8:	cb 01       	movw	r24, r22
    a2fa:	9c 01       	movw	r18, r24
    a2fc:	ad 01       	movw	r20, r26
    a2fe:	60 e0       	ldi	r22, 0x00	; 0
    a300:	70 e0       	ldi	r23, 0x00	; 0
    a302:	cb 01       	movw	r24, r22
    a304:	82 2e       	mov	r8, r18
    a306:	93 2e       	mov	r9, r19
    a308:	a4 2e       	mov	r10, r20
    a30a:	b5 2e       	mov	r11, r21
    a30c:	c6 2e       	mov	r12, r22
    a30e:	d7 2e       	mov	r13, r23
    a310:	e8 2e       	mov	r14, r24
    a312:	f9 2e       	mov	r15, r25
    a314:	28 2d       	mov	r18, r8
    a316:	39 2d       	mov	r19, r9
    a318:	4a 2d       	mov	r20, r10
    a31a:	5b 2d       	mov	r21, r11
    a31c:	6c 2d       	mov	r22, r12
    a31e:	7d 2d       	mov	r23, r13
    a320:	8e 2d       	mov	r24, r14
    a322:	9f 2d       	mov	r25, r15
    a324:	03 e0       	ldi	r16, 0x03	; 3
    a326:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    a32a:	29 83       	std	Y+1, r18	; 0x01
    a32c:	3a 83       	std	Y+2, r19	; 0x02
    a32e:	4b 83       	std	Y+3, r20	; 0x03
    a330:	5c 83       	std	Y+4, r21	; 0x04
    a332:	6d 83       	std	Y+5, r22	; 0x05
    a334:	7e 83       	std	Y+6, r23	; 0x06
    a336:	8f 83       	std	Y+7, r24	; 0x07
    a338:	98 87       	std	Y+8, r25	; 0x08
    a33a:	89 80       	ldd	r8, Y+1	; 0x01
    a33c:	9a 80       	ldd	r9, Y+2	; 0x02
    a33e:	ab 80       	ldd	r10, Y+3	; 0x03
    a340:	bc 80       	ldd	r11, Y+4	; 0x04
    a342:	cd 80       	ldd	r12, Y+5	; 0x05
    a344:	de 80       	ldd	r13, Y+6	; 0x06
    a346:	ef 80       	ldd	r14, Y+7	; 0x07
    a348:	f8 84       	ldd	r15, Y+8	; 0x08
    a34a:	28 2d       	mov	r18, r8
    a34c:	39 2d       	mov	r19, r9
    a34e:	4a 2d       	mov	r20, r10
    a350:	5b 2d       	mov	r21, r11
    a352:	6c 2d       	mov	r22, r12
    a354:	7d 2d       	mov	r23, r13
    a356:	8e 2d       	mov	r24, r14
    a358:	9f 2d       	mov	r25, r15
    a35a:	02 e0       	ldi	r16, 0x02	; 2
    a35c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    a360:	29 87       	std	Y+9, r18	; 0x09
    a362:	3a 87       	std	Y+10, r19	; 0x0a
    a364:	4b 87       	std	Y+11, r20	; 0x0b
    a366:	5c 87       	std	Y+12, r21	; 0x0c
    a368:	6d 87       	std	Y+13, r22	; 0x0d
    a36a:	7e 87       	std	Y+14, r23	; 0x0e
    a36c:	8f 87       	std	Y+15, r24	; 0x0f
    a36e:	98 8b       	std	Y+16, r25	; 0x10
    a370:	28 2d       	mov	r18, r8
    a372:	39 2d       	mov	r19, r9
    a374:	4a 2d       	mov	r20, r10
    a376:	5b 2d       	mov	r21, r11
    a378:	6c 2d       	mov	r22, r12
    a37a:	7d 2d       	mov	r23, r13
    a37c:	8e 2d       	mov	r24, r14
    a37e:	9f 2d       	mov	r25, r15
    a380:	a9 84       	ldd	r10, Y+9	; 0x09
    a382:	ba 84       	ldd	r11, Y+10	; 0x0a
    a384:	cb 84       	ldd	r12, Y+11	; 0x0b
    a386:	dc 84       	ldd	r13, Y+12	; 0x0c
    a388:	ed 84       	ldd	r14, Y+13	; 0x0d
    a38a:	fe 84       	ldd	r15, Y+14	; 0x0e
    a38c:	0f 85       	ldd	r16, Y+15	; 0x0f
    a38e:	18 89       	ldd	r17, Y+16	; 0x10
    a390:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    a394:	82 2e       	mov	r8, r18
    a396:	93 2e       	mov	r9, r19
    a398:	a4 2e       	mov	r10, r20
    a39a:	b5 2e       	mov	r11, r21
    a39c:	c6 2e       	mov	r12, r22
    a39e:	d7 2e       	mov	r13, r23
    a3a0:	e8 2e       	mov	r14, r24
    a3a2:	f9 2e       	mov	r15, r25
    a3a4:	28 2d       	mov	r18, r8
    a3a6:	39 2d       	mov	r19, r9
    a3a8:	4a 2d       	mov	r20, r10
    a3aa:	5b 2d       	mov	r21, r11
    a3ac:	6c 2d       	mov	r22, r12
    a3ae:	7d 2d       	mov	r23, r13
    a3b0:	8e 2d       	mov	r24, r14
    a3b2:	9f 2d       	mov	r25, r15
    a3b4:	02 e0       	ldi	r16, 0x02	; 2
    a3b6:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    a3ba:	29 8b       	std	Y+17, r18	; 0x11
    a3bc:	3a 8b       	std	Y+18, r19	; 0x12
    a3be:	4b 8b       	std	Y+19, r20	; 0x13
    a3c0:	5c 8b       	std	Y+20, r21	; 0x14
    a3c2:	6d 8b       	std	Y+21, r22	; 0x15
    a3c4:	7e 8b       	std	Y+22, r23	; 0x16
    a3c6:	8f 8b       	std	Y+23, r24	; 0x17
    a3c8:	98 8f       	std	Y+24, r25	; 0x18
    a3ca:	28 2d       	mov	r18, r8
    a3cc:	39 2d       	mov	r19, r9
    a3ce:	4a 2d       	mov	r20, r10
    a3d0:	5b 2d       	mov	r21, r11
    a3d2:	6c 2d       	mov	r22, r12
    a3d4:	7d 2d       	mov	r23, r13
    a3d6:	8e 2d       	mov	r24, r14
    a3d8:	9f 2d       	mov	r25, r15
    a3da:	a9 88       	ldd	r10, Y+17	; 0x11
    a3dc:	ba 88       	ldd	r11, Y+18	; 0x12
    a3de:	cb 88       	ldd	r12, Y+19	; 0x13
    a3e0:	dc 88       	ldd	r13, Y+20	; 0x14
    a3e2:	ed 88       	ldd	r14, Y+21	; 0x15
    a3e4:	fe 88       	ldd	r15, Y+22	; 0x16
    a3e6:	0f 89       	ldd	r16, Y+23	; 0x17
    a3e8:	18 8d       	ldd	r17, Y+24	; 0x18
    a3ea:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    a3ee:	22 2e       	mov	r2, r18
    a3f0:	33 2e       	mov	r3, r19
    a3f2:	44 2e       	mov	r4, r20
    a3f4:	55 2e       	mov	r5, r21
    a3f6:	66 2e       	mov	r6, r22
    a3f8:	77 2e       	mov	r7, r23
    a3fa:	88 2e       	mov	r8, r24
    a3fc:	99 2e       	mov	r9, r25
    a3fe:	0f 2e       	mov	r0, r31
    a400:	f6 e0       	ldi	r31, 0x06	; 6
    a402:	af 2e       	mov	r10, r31
    a404:	f0 2d       	mov	r31, r0
    a406:	b1 2c       	mov	r11, r1
    a408:	c1 2c       	mov	r12, r1
    a40a:	d1 2c       	mov	r13, r1
    a40c:	e1 2c       	mov	r14, r1
    a40e:	f1 2c       	mov	r15, r1
    a410:	00 e0       	ldi	r16, 0x00	; 0
    a412:	10 e0       	ldi	r17, 0x00	; 0
    a414:	22 2d       	mov	r18, r2
    a416:	33 2d       	mov	r19, r3
    a418:	44 2d       	mov	r20, r4
    a41a:	55 2d       	mov	r21, r5
    a41c:	66 2d       	mov	r22, r6
    a41e:	77 2d       	mov	r23, r7
    a420:	88 2d       	mov	r24, r8
    a422:	99 2d       	mov	r25, r9
    a424:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    a428:	22 2e       	mov	r2, r18
    a42a:	33 2e       	mov	r3, r19
    a42c:	44 2e       	mov	r4, r20
    a42e:	55 2e       	mov	r5, r21
    a430:	66 2e       	mov	r6, r22
    a432:	77 2e       	mov	r7, r23
    a434:	88 2e       	mov	r8, r24
    a436:	99 2e       	mov	r9, r25
    a438:	a2 2c       	mov	r10, r2
    a43a:	b3 2c       	mov	r11, r3
    a43c:	c4 2c       	mov	r12, r4
    a43e:	d5 2c       	mov	r13, r5
    a440:	e6 2c       	mov	r14, r6
    a442:	f7 2c       	mov	r15, r7
    a444:	08 2d       	mov	r16, r8
    a446:	19 2d       	mov	r17, r9
    a448:	2a 2d       	mov	r18, r10
    a44a:	3b 2d       	mov	r19, r11
    a44c:	4c 2d       	mov	r20, r12
    a44e:	5d 2d       	mov	r21, r13
    a450:	6e 2d       	mov	r22, r14
    a452:	7f 2d       	mov	r23, r15
    a454:	80 2f       	mov	r24, r16
    a456:	91 2f       	mov	r25, r17
    a458:	21 5c       	subi	r18, 0xC1	; 193
    a45a:	3d 4b       	sbci	r19, 0xBD	; 189
    a45c:	40 4f       	sbci	r20, 0xF0	; 240
    a45e:	5f 4f       	sbci	r21, 0xFF	; 255
    a460:	6f 4f       	sbci	r22, 0xFF	; 255
    a462:	7f 4f       	sbci	r23, 0xFF	; 255
    a464:	8f 4f       	sbci	r24, 0xFF	; 255
    a466:	9f 4f       	sbci	r25, 0xFF	; 255
    a468:	a2 2e       	mov	r10, r18
    a46a:	b3 2e       	mov	r11, r19
    a46c:	c4 2e       	mov	r12, r20
    a46e:	d5 2e       	mov	r13, r21
    a470:	e6 2e       	mov	r14, r22
    a472:	f7 2e       	mov	r15, r23
    a474:	08 2f       	mov	r16, r24
    a476:	19 2f       	mov	r17, r25
    a478:	2a 2d       	mov	r18, r10
    a47a:	3b 2d       	mov	r19, r11
    a47c:	4c 2d       	mov	r20, r12
    a47e:	5d 2d       	mov	r21, r13
    a480:	6e 2d       	mov	r22, r14
    a482:	7f 2d       	mov	r23, r15
    a484:	80 2f       	mov	r24, r16
    a486:	91 2f       	mov	r25, r17
    a488:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    a48c:	dc 01       	movw	r26, r24
    a48e:	cb 01       	movw	r24, r22
    a490:	20 e0       	ldi	r18, 0x00	; 0
    a492:	34 e2       	ldi	r19, 0x24	; 36
    a494:	44 e7       	ldi	r20, 0x74	; 116
    a496:	59 e4       	ldi	r21, 0x49	; 73
    a498:	bc 01       	movw	r22, r24
    a49a:	cd 01       	movw	r24, r26
    a49c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    a4a0:	dc 01       	movw	r26, r24
    a4a2:	cb 01       	movw	r24, r22
    a4a4:	bc 01       	movw	r22, r24
    a4a6:	cd 01       	movw	r24, r26
    a4a8:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    a4ac:	a2 2e       	mov	r10, r18
    a4ae:	b3 2e       	mov	r11, r19
    a4b0:	c4 2e       	mov	r12, r20
    a4b2:	d5 2e       	mov	r13, r21
    a4b4:	e6 2e       	mov	r14, r22
    a4b6:	f7 2e       	mov	r15, r23
    a4b8:	08 2f       	mov	r16, r24
    a4ba:	19 2f       	mov	r17, r25
    a4bc:	d6 01       	movw	r26, r12
    a4be:	c5 01       	movw	r24, r10
    a4c0:	bc 01       	movw	r22, r24
    a4c2:	cd 01       	movw	r24, r26
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    a4c4:	78 de       	rcall	.-784    	; 0xa1b6 <__portable_avr_delay_cycles>
    a4c6:	80 ef       	ldi	r24, 0xF0	; 240
    a4c8:	90 e0       	ldi	r25, 0x00	; 0
    a4ca:	20 ef       	ldi	r18, 0xF0	; 240
    a4cc:	30 e0       	ldi	r19, 0x00	; 0
    a4ce:	f9 01       	movw	r30, r18
    a4d0:	20 81       	ld	r18, Z
    a4d2:	28 61       	ori	r18, 0x18	; 24
    a4d4:	fc 01       	movw	r30, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    a4d6:	20 83       	st	Z, r18
    a4d8:	00 00       	nop
    a4da:	80 ef       	ldi	r24, 0xF0	; 240
    a4dc:	90 e0       	ldi	r25, 0x00	; 0
    a4de:	fc 01       	movw	r30, r24
    a4e0:	81 81       	ldd	r24, Z+1	; 0x01
    a4e2:	88 2f       	mov	r24, r24
    a4e4:	90 e0       	ldi	r25, 0x00	; 0
    a4e6:	88 70       	andi	r24, 0x08	; 8
    a4e8:	99 27       	eor	r25, r25
    a4ea:	89 2b       	or	r24, r25
}
    a4ec:	b1 f3       	breq	.-20     	; 0xa4da <vbat_init+0x242>
    a4ee:	00 00       	nop
    a4f0:	68 96       	adiw	r28, 0x18	; 24
    a4f2:	cd bf       	out	0x3d, r28	; 61
    a4f4:	de bf       	out	0x3e, r29	; 62
    a4f6:	df 91       	pop	r29
    a4f8:	cf 91       	pop	r28
    a4fa:	1f 91       	pop	r17
    a4fc:	0f 91       	pop	r16
    a4fe:	ff 90       	pop	r15
    a500:	ef 90       	pop	r14
    a502:	df 90       	pop	r13
    a504:	cf 90       	pop	r12
    a506:	bf 90       	pop	r11
    a508:	af 90       	pop	r10
    a50a:	9f 90       	pop	r9
    a50c:	8f 90       	pop	r8
    a50e:	7f 90       	pop	r7
    a510:	6f 90       	pop	r6
    a512:	5f 90       	pop	r5
    a514:	4f 90       	pop	r4
    a516:	3f 90       	pop	r3
    a518:	2f 90       	pop	r2
    a51a:	08 95       	ret

0000a51c <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    a51c:	cf 93       	push	r28
    a51e:	df 93       	push	r29
    a520:	cd b7       	in	r28, 0x3d	; 61
    a522:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    a524:	64 e0       	ldi	r22, 0x04	; 4
    a526:	80 e0       	ldi	r24, 0x00	; 0
    a528:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    a52c:	b5 de       	rcall	.-662    	; 0xa298 <vbat_init>
    a52e:	80 e2       	ldi	r24, 0x20	; 32
    a530:	94 e0       	ldi	r25, 0x04	; 4
    a532:	fc 01       	movw	r30, r24

	while (rtc_is_busy());
    a534:	10 82       	st	Z, r1
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    a536:	00 00       	nop
    a538:	80 e2       	ldi	r24, 0x20	; 32
    a53a:	94 e0       	ldi	r25, 0x04	; 4
    a53c:	fc 01       	movw	r30, r24
    a53e:	81 81       	ldd	r24, Z+1	; 0x01
    a540:	88 2f       	mov	r24, r24
    a542:	90 e0       	ldi	r25, 0x00	; 0
    a544:	81 70       	andi	r24, 0x01	; 1
    a546:	99 27       	eor	r25, r25
    a548:	21 e0       	ldi	r18, 0x01	; 1
    a54a:	89 2b       	or	r24, r25
    a54c:	09 f4       	brne	.+2      	; 0xa550 <rtc_init+0x34>
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    a54e:	20 e0       	ldi	r18, 0x00	; 0
    a550:	22 23       	and	r18, r18

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    a552:	91 f7       	brne	.-28     	; 0xa538 <rtc_init+0x1c>
    a554:	20 e2       	ldi	r18, 0x20	; 32
    a556:	34 e0       	ldi	r19, 0x04	; 4
    a558:	8f ef       	ldi	r24, 0xFF	; 255
    a55a:	9f ef       	ldi	r25, 0xFF	; 255
    a55c:	dc 01       	movw	r26, r24
    a55e:	f9 01       	movw	r30, r18
    a560:	80 87       	std	Z+8, r24	; 0x08
    a562:	91 87       	std	Z+9, r25	; 0x09
    a564:	a2 87       	std	Z+10, r26	; 0x0a
	RTC32.CNT = 0;
    a566:	b3 87       	std	Z+11, r27	; 0x0b
    a568:	80 e2       	ldi	r24, 0x20	; 32
    a56a:	94 e0       	ldi	r25, 0x04	; 4
    a56c:	fc 01       	movw	r30, r24
    a56e:	14 82       	std	Z+4, r1	; 0x04
    a570:	15 82       	std	Z+5, r1	; 0x05
    a572:	16 82       	std	Z+6, r1	; 0x06

	while (rtc_is_busy());
    a574:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    a576:	00 00       	nop
    a578:	80 e2       	ldi	r24, 0x20	; 32
    a57a:	94 e0       	ldi	r25, 0x04	; 4
    a57c:	fc 01       	movw	r30, r24
    a57e:	81 81       	ldd	r24, Z+1	; 0x01
    a580:	88 2f       	mov	r24, r24
    a582:	90 e0       	ldi	r25, 0x00	; 0
    a584:	81 70       	andi	r24, 0x01	; 1
    a586:	99 27       	eor	r25, r25
    a588:	21 e0       	ldi	r18, 0x01	; 1
    a58a:	89 2b       	or	r24, r25
    a58c:	09 f4       	brne	.+2      	; 0xa590 <rtc_init+0x74>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    a58e:	20 e0       	ldi	r18, 0x00	; 0
    a590:	22 23       	and	r18, r18

	RTC32.INTCTRL = 0;
    a592:	91 f7       	brne	.-28     	; 0xa578 <rtc_init+0x5c>
    a594:	80 e2       	ldi	r24, 0x20	; 32
    a596:	94 e0       	ldi	r25, 0x04	; 4
    a598:	fc 01       	movw	r30, r24
	RTC32.CTRL = RTC32_ENABLE_bm;
    a59a:	12 82       	std	Z+2, r1	; 0x02
    a59c:	80 e2       	ldi	r24, 0x20	; 32
    a59e:	94 e0       	ldi	r25, 0x04	; 4
    a5a0:	21 e0       	ldi	r18, 0x01	; 1
    a5a2:	fc 01       	movw	r30, r24

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    a5a4:	20 83       	st	Z, r18
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    a5a6:	00 00       	nop
    a5a8:	80 e2       	ldi	r24, 0x20	; 32
    a5aa:	94 e0       	ldi	r25, 0x04	; 4
    a5ac:	fc 01       	movw	r30, r24
    a5ae:	81 81       	ldd	r24, Z+1	; 0x01
    a5b0:	88 2f       	mov	r24, r24
    a5b2:	90 e0       	ldi	r25, 0x00	; 0
    a5b4:	81 70       	andi	r24, 0x01	; 1
    a5b6:	99 27       	eor	r25, r25
    a5b8:	21 e0       	ldi	r18, 0x01	; 1
    a5ba:	89 2b       	or	r24, r25
    a5bc:	09 f4       	brne	.+2      	; 0xa5c0 <rtc_init+0xa4>

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    a5be:	20 e0       	ldi	r18, 0x00	; 0
    a5c0:	22 23       	and	r18, r18
}
    a5c2:	91 f7       	brne	.-28     	; 0xa5a8 <rtc_init+0x8c>
    a5c4:	00 00       	nop
    a5c6:	df 91       	pop	r29
    a5c8:	cf 91       	pop	r28
    a5ca:	08 95       	ret

0000a5cc <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    a5cc:	1f 92       	push	r1
    a5ce:	0f 92       	push	r0
    a5d0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a5d4:	0f 92       	push	r0
    a5d6:	11 24       	eor	r1, r1
    a5d8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a5dc:	0f 92       	push	r0
    a5de:	0f 93       	push	r16
    a5e0:	1f 93       	push	r17
    a5e2:	2f 93       	push	r18
    a5e4:	3f 93       	push	r19
    a5e6:	4f 93       	push	r20
    a5e8:	5f 93       	push	r21
    a5ea:	6f 93       	push	r22
    a5ec:	7f 93       	push	r23
    a5ee:	8f 93       	push	r24
    a5f0:	9f 93       	push	r25
    a5f2:	af 93       	push	r26
    a5f4:	bf 93       	push	r27
    a5f6:	ef 93       	push	r30
    a5f8:	ff 93       	push	r31
    a5fa:	cf 93       	push	r28
    a5fc:	df 93       	push	r29
    a5fe:	cd b7       	in	r28, 0x3d	; 61
    a600:	de b7       	in	r29, 0x3e	; 62
	RTC32.INTCTRL = 0;
    a602:	80 e2       	ldi	r24, 0x20	; 32
    a604:	94 e0       	ldi	r25, 0x04	; 4
    a606:	fc 01       	movw	r30, r24
    a608:	12 82       	std	Z+2, r1	; 0x02
	if (rtc_data.callback)
    a60a:	80 91 bb 31 	lds	r24, 0x31BB	; 0x8031bb <rtc_data>
    a60e:	90 91 bc 31 	lds	r25, 0x31BC	; 0x8031bc <rtc_data+0x1>
    a612:	89 2b       	or	r24, r25
    a614:	59 f0       	breq	.+22     	; 0xa62c <__vector_11+0x60>
		rtc_data.callback(rtc_get_time());
    a616:	00 91 bb 31 	lds	r16, 0x31BB	; 0x8031bb <rtc_data>
    a61a:	10 91 bc 31 	lds	r17, 0x31BC	; 0x8031bc <rtc_data+0x1>
    a61e:	f6 dd       	rcall	.-1044   	; 0xa20c <rtc_get_time>
    a620:	dc 01       	movw	r26, r24
    a622:	cb 01       	movw	r24, r22
    a624:	bc 01       	movw	r22, r24
    a626:	cd 01       	movw	r24, r26
    a628:	f8 01       	movw	r30, r16
    a62a:	19 95       	eicall
}
    a62c:	00 00       	nop
    a62e:	df 91       	pop	r29
    a630:	cf 91       	pop	r28
    a632:	ff 91       	pop	r31
    a634:	ef 91       	pop	r30
    a636:	bf 91       	pop	r27
    a638:	af 91       	pop	r26
    a63a:	9f 91       	pop	r25
    a63c:	8f 91       	pop	r24
    a63e:	7f 91       	pop	r23
    a640:	6f 91       	pop	r22
    a642:	5f 91       	pop	r21
    a644:	4f 91       	pop	r20
    a646:	3f 91       	pop	r19
    a648:	2f 91       	pop	r18
    a64a:	1f 91       	pop	r17
    a64c:	0f 91       	pop	r16
    a64e:	0f 90       	pop	r0
    a650:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a654:	0f 90       	pop	r0
    a656:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a65a:	0f 90       	pop	r0
    a65c:	1f 90       	pop	r1
    a65e:	18 95       	reti

0000a660 <get_interpolated_sine>:
PROGMEM_DECLARE(int8_t, PM_SINE_IP[PM_SINE_IP_COUNT]);


/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
    a660:	cf 93       	push	r28
    a662:	df 93       	push	r29
    a664:	cd b7       	in	r28, 0x3d	; 61
    a666:	de b7       	in	r29, 0x3e	; 62
    a668:	69 97       	sbiw	r28, 0x19	; 25
    a66a:	cd bf       	out	0x3d, r28	; 61
    a66c:	de bf       	out	0x3e, r29	; 62
    a66e:	88 8f       	std	Y+24, r24	; 0x18
    a670:	99 8f       	std	Y+25, r25	; 0x19
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    a672:	88 8d       	ldd	r24, Y+24	; 0x18
    a674:	99 8d       	ldd	r25, Y+25	; 0x19
    a676:	92 95       	swap	r25
    a678:	82 95       	swap	r24
    a67a:	8f 70       	andi	r24, 0x0F	; 15
    a67c:	89 27       	eor	r24, r25
    a67e:	9f 70       	andi	r25, 0x0F	; 15
    a680:	89 27       	eor	r24, r25
    a682:	8b 83       	std	Y+3, r24	; 0x03
    a684:	9c 83       	std	Y+4, r25	; 0x04
    a686:	8b 81       	ldd	r24, Y+3	; 0x03
    a688:	9c 81       	ldd	r25, Y+4	; 0x04
    a68a:	89 83       	std	Y+1, r24	; 0x01
    a68c:	9a 83       	std	Y+2, r25	; 0x02
	if (++rght_x >= PM_SINE_COUNT) {
    a68e:	89 81       	ldd	r24, Y+1	; 0x01
    a690:	9a 81       	ldd	r25, Y+2	; 0x02
    a692:	01 96       	adiw	r24, 0x01	; 1
    a694:	89 83       	std	Y+1, r24	; 0x01
    a696:	9a 83       	std	Y+2, r25	; 0x02
    a698:	89 81       	ldd	r24, Y+1	; 0x01
    a69a:	9a 81       	ldd	r25, Y+2	; 0x02
    a69c:	81 15       	cp	r24, r1
    a69e:	90 41       	sbci	r25, 0x10	; 16
    a6a0:	28 f0       	brcs	.+10     	; 0xa6ac <get_interpolated_sine+0x4c>
		rght_x -= PM_SINE_COUNT;
    a6a2:	89 81       	ldd	r24, Y+1	; 0x01
    a6a4:	9a 81       	ldd	r25, Y+2	; 0x02
    a6a6:	90 51       	subi	r25, 0x10	; 16
    a6a8:	89 83       	std	Y+1, r24	; 0x01
    a6aa:	9a 83       	std	Y+2, r25	; 0x02
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    a6ac:	8b 81       	ldd	r24, Y+3	; 0x03
    a6ae:	9c 81       	ldd	r25, Y+4	; 0x04
    a6b0:	88 0f       	add	r24, r24
    a6b2:	99 1f       	adc	r25, r25
    a6b4:	8d 50       	subi	r24, 0x0D	; 13
    a6b6:	96 4f       	sbci	r25, 0xF6	; 246
    a6b8:	8d 83       	std	Y+5, r24	; 0x05
    a6ba:	9e 83       	std	Y+6, r25	; 0x06
    a6bc:	8d 81       	ldd	r24, Y+5	; 0x05
    a6be:	9e 81       	ldd	r25, Y+6	; 0x06
    a6c0:	fc 01       	movw	r30, r24
    a6c2:	25 91       	lpm	r18, Z+
    a6c4:	34 91       	lpm	r19, Z
    a6c6:	cf 01       	movw	r24, r30
    a6c8:	2f 83       	std	Y+7, r18	; 0x07
    a6ca:	38 87       	std	Y+8, r19	; 0x08
    a6cc:	8d 83       	std	Y+5, r24	; 0x05
    a6ce:	9e 83       	std	Y+6, r25	; 0x06
    a6d0:	8f 81       	ldd	r24, Y+7	; 0x07
    a6d2:	98 85       	ldd	r25, Y+8	; 0x08
    a6d4:	89 87       	std	Y+9, r24	; 0x09
    a6d6:	9a 87       	std	Y+10, r25	; 0x0a
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    a6d8:	89 81       	ldd	r24, Y+1	; 0x01
    a6da:	9a 81       	ldd	r25, Y+2	; 0x02
    a6dc:	88 0f       	add	r24, r24
    a6de:	99 1f       	adc	r25, r25
    a6e0:	8d 50       	subi	r24, 0x0D	; 13
    a6e2:	96 4f       	sbci	r25, 0xF6	; 246
    a6e4:	8b 87       	std	Y+11, r24	; 0x0b
    a6e6:	9c 87       	std	Y+12, r25	; 0x0c
    a6e8:	8b 85       	ldd	r24, Y+11	; 0x0b
    a6ea:	9c 85       	ldd	r25, Y+12	; 0x0c
    a6ec:	fc 01       	movw	r30, r24
    a6ee:	25 91       	lpm	r18, Z+
    a6f0:	34 91       	lpm	r19, Z
    a6f2:	cf 01       	movw	r24, r30
    a6f4:	2d 87       	std	Y+13, r18	; 0x0d
    a6f6:	3e 87       	std	Y+14, r19	; 0x0e
    a6f8:	8b 87       	std	Y+11, r24	; 0x0b
    a6fa:	9c 87       	std	Y+12, r25	; 0x0c
    a6fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    a6fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    a700:	8f 87       	std	Y+15, r24	; 0x0f
    a702:	98 8b       	std	Y+16, r25	; 0x10

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
    a704:	2f 85       	ldd	r18, Y+15	; 0x0f
    a706:	38 89       	ldd	r19, Y+16	; 0x10
    a708:	89 85       	ldd	r24, Y+9	; 0x09
    a70a:	9a 85       	ldd	r25, Y+10	; 0x0a
    a70c:	a9 01       	movw	r20, r18
    a70e:	48 1b       	sub	r20, r24
    a710:	59 0b       	sbc	r21, r25
    a712:	ca 01       	movw	r24, r20
    a714:	c4 96       	adiw	r24, 0x34	; 52
    a716:	89 8b       	std	Y+17, r24	; 0x11
    a718:	9a 8b       	std	Y+18, r25	; 0x12
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
    a71a:	89 89       	ldd	r24, Y+17	; 0x11
    a71c:	9a 89       	ldd	r25, Y+18	; 0x12
    a71e:	9c 01       	movw	r18, r24
    a720:	22 95       	swap	r18
    a722:	32 95       	swap	r19
    a724:	30 7f       	andi	r19, 0xF0	; 240
    a726:	32 27       	eor	r19, r18
    a728:	20 7f       	andi	r18, 0xF0	; 240
    a72a:	32 27       	eor	r19, r18
    a72c:	88 8d       	ldd	r24, Y+24	; 0x18
    a72e:	99 8d       	ldd	r25, Y+25	; 0x19
    a730:	8f 70       	andi	r24, 0x0F	; 15
    a732:	99 27       	eor	r25, r25
    a734:	82 2b       	or	r24, r18
    a736:	93 2b       	or	r25, r19
    a738:	8b 8b       	std	Y+19, r24	; 0x13
    a73a:	9c 8b       	std	Y+20, r25	; 0x14
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    a73c:	8b 89       	ldd	r24, Y+19	; 0x13
    a73e:	9c 89       	ldd	r25, Y+20	; 0x14
    a740:	8d 50       	subi	r24, 0x0D	; 13
    a742:	96 4d       	sbci	r25, 0xD6	; 214
    a744:	8d 8b       	std	Y+21, r24	; 0x15
    a746:	9e 8b       	std	Y+22, r25	; 0x16
    a748:	8d 89       	ldd	r24, Y+21	; 0x15
    a74a:	9e 89       	ldd	r25, Y+22	; 0x16
    a74c:	fc 01       	movw	r30, r24
    a74e:	84 91       	lpm	r24, Z
    a750:	8f 8b       	std	Y+23, r24	; 0x17
    a752:	8f 89       	ldd	r24, Y+23	; 0x17
    a754:	28 2f       	mov	r18, r24
    a756:	88 0f       	add	r24, r24
    a758:	33 0b       	sbc	r19, r19
    a75a:	89 85       	ldd	r24, Y+9	; 0x09
    a75c:	9a 85       	ldd	r25, Y+10	; 0x0a
    a75e:	82 0f       	add	r24, r18
    a760:	93 1f       	adc	r25, r19
}
    a762:	69 96       	adiw	r28, 0x19	; 25
    a764:	cd bf       	out	0x3d, r28	; 61
    a766:	de bf       	out	0x3e, r29	; 62
    a768:	df 91       	pop	r29
    a76a:	cf 91       	pop	r28
    a76c:	08 95       	ret

0000a76e <printHelp>:
PROGMEM_DECLARE(const char, PM_HELP_XO_2[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_NewLine[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_CmdLine[]);

void printHelp(void)
{
    a76e:	cf 93       	push	r28
    a770:	df 93       	push	r29
    a772:	1f 92       	push	r1
    a774:	1f 92       	push	r1
    a776:	cd b7       	in	r28, 0x3d	; 61
    a778:	de b7       	in	r29, 0x3e	; 62
	static bool s_again = false;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HDR_1);
    a77a:	83 e7       	ldi	r24, 0x73	; 115
    a77c:	90 e3       	ldi	r25, 0x30	; 48
    a77e:	89 2f       	mov	r24, r25
    a780:	8f 93       	push	r24
    a782:	83 e7       	ldi	r24, 0x73	; 115
    a784:	90 e3       	ldi	r25, 0x30	; 48
    a786:	8f 93       	push	r24
    a788:	1f 92       	push	r1
    a78a:	80 e8       	ldi	r24, 0x80	; 128
    a78c:	8f 93       	push	r24
    a78e:	80 e3       	ldi	r24, 0x30	; 48
    a790:	9b e2       	ldi	r25, 0x2B	; 43
    a792:	89 2f       	mov	r24, r25
    a794:	8f 93       	push	r24
    a796:	80 e3       	ldi	r24, 0x30	; 48
    a798:	9b e2       	ldi	r25, 0x2B	; 43
    a79a:	8f 93       	push	r24
    a79c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    a7a0:	0f 90       	pop	r0
    a7a2:	0f 90       	pop	r0
    a7a4:	0f 90       	pop	r0
    a7a6:	0f 90       	pop	r0
    a7a8:	0f 90       	pop	r0
    a7aa:	0f 90       	pop	r0
    a7ac:	89 83       	std	Y+1, r24	; 0x01
    a7ae:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a7b0:	89 81       	ldd	r24, Y+1	; 0x01
    a7b2:	9a 81       	ldd	r25, Y+2	; 0x02
    a7b4:	81 38       	cpi	r24, 0x81	; 129
    a7b6:	91 05       	cpc	r25, r1
    a7b8:	10 f0       	brcs	.+4      	; 0xa7be <printHelp+0x50>
    a7ba:	80 e8       	ldi	r24, 0x80	; 128
    a7bc:	90 e0       	ldi	r25, 0x00	; 0
    a7be:	40 e0       	ldi	r20, 0x00	; 0
    a7c0:	68 2f       	mov	r22, r24
    a7c2:	80 e3       	ldi	r24, 0x30	; 48
    a7c4:	9b e2       	ldi	r25, 0x2B	; 43
    a7c6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HDR_2);
    a7ca:	88 e8       	ldi	r24, 0x88	; 136
    a7cc:	90 e3       	ldi	r25, 0x30	; 48
    a7ce:	89 2f       	mov	r24, r25
    a7d0:	8f 93       	push	r24
    a7d2:	88 e8       	ldi	r24, 0x88	; 136
    a7d4:	90 e3       	ldi	r25, 0x30	; 48
    a7d6:	8f 93       	push	r24
    a7d8:	1f 92       	push	r1
    a7da:	80 e8       	ldi	r24, 0x80	; 128
    a7dc:	8f 93       	push	r24
    a7de:	80 e3       	ldi	r24, 0x30	; 48
    a7e0:	9b e2       	ldi	r25, 0x2B	; 43
    a7e2:	89 2f       	mov	r24, r25
    a7e4:	8f 93       	push	r24
    a7e6:	80 e3       	ldi	r24, 0x30	; 48
    a7e8:	9b e2       	ldi	r25, 0x2B	; 43
    a7ea:	8f 93       	push	r24
    a7ec:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    a7f0:	0f 90       	pop	r0
    a7f2:	0f 90       	pop	r0
    a7f4:	0f 90       	pop	r0
    a7f6:	0f 90       	pop	r0
    a7f8:	0f 90       	pop	r0
    a7fa:	0f 90       	pop	r0
    a7fc:	89 83       	std	Y+1, r24	; 0x01
    a7fe:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a800:	89 81       	ldd	r24, Y+1	; 0x01
    a802:	9a 81       	ldd	r25, Y+2	; 0x02
    a804:	81 38       	cpi	r24, 0x81	; 129
    a806:	91 05       	cpc	r25, r1
    a808:	10 f0       	brcs	.+4      	; 0xa80e <printHelp+0xa0>
    a80a:	80 e8       	ldi	r24, 0x80	; 128
    a80c:	90 e0       	ldi	r25, 0x00	; 0
    a80e:	40 e0       	ldi	r20, 0x00	; 0
    a810:	68 2f       	mov	r22, r24
    a812:	80 e3       	ldi	r24, 0x30	; 48
    a814:	9b e2       	ldi	r25, 0x2B	; 43
    a816:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ADC_1);
    a81a:	87 ea       	ldi	r24, 0xA7	; 167
    a81c:	90 e3       	ldi	r25, 0x30	; 48
    a81e:	89 2f       	mov	r24, r25
    a820:	8f 93       	push	r24
    a822:	87 ea       	ldi	r24, 0xA7	; 167
    a824:	90 e3       	ldi	r25, 0x30	; 48
    a826:	8f 93       	push	r24
    a828:	1f 92       	push	r1
    a82a:	80 e8       	ldi	r24, 0x80	; 128
    a82c:	8f 93       	push	r24
    a82e:	80 e3       	ldi	r24, 0x30	; 48
    a830:	9b e2       	ldi	r25, 0x2B	; 43
    a832:	89 2f       	mov	r24, r25
    a834:	8f 93       	push	r24
    a836:	80 e3       	ldi	r24, 0x30	; 48
    a838:	9b e2       	ldi	r25, 0x2B	; 43
    a83a:	8f 93       	push	r24
    a83c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    a840:	0f 90       	pop	r0
    a842:	0f 90       	pop	r0
    a844:	0f 90       	pop	r0
    a846:	0f 90       	pop	r0
    a848:	0f 90       	pop	r0
    a84a:	0f 90       	pop	r0
    a84c:	89 83       	std	Y+1, r24	; 0x01
    a84e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a850:	89 81       	ldd	r24, Y+1	; 0x01
    a852:	9a 81       	ldd	r25, Y+2	; 0x02
    a854:	81 38       	cpi	r24, 0x81	; 129
    a856:	91 05       	cpc	r25, r1
    a858:	10 f0       	brcs	.+4      	; 0xa85e <printHelp+0xf0>
    a85a:	80 e8       	ldi	r24, 0x80	; 128
    a85c:	90 e0       	ldi	r25, 0x00	; 0
    a85e:	40 e0       	ldi	r20, 0x00	; 0
    a860:	68 2f       	mov	r22, r24
    a862:	80 e3       	ldi	r24, 0x30	; 48
    a864:	9b e2       	ldi	r25, 0x2B	; 43
    a866:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ADC_2);
    a86a:	89 ec       	ldi	r24, 0xC9	; 201
    a86c:	90 e3       	ldi	r25, 0x30	; 48
    a86e:	89 2f       	mov	r24, r25
    a870:	8f 93       	push	r24
    a872:	89 ec       	ldi	r24, 0xC9	; 201
    a874:	90 e3       	ldi	r25, 0x30	; 48
    a876:	8f 93       	push	r24
    a878:	1f 92       	push	r1
    a87a:	80 e8       	ldi	r24, 0x80	; 128
    a87c:	8f 93       	push	r24
    a87e:	80 e3       	ldi	r24, 0x30	; 48
    a880:	9b e2       	ldi	r25, 0x2B	; 43
    a882:	89 2f       	mov	r24, r25
    a884:	8f 93       	push	r24
    a886:	80 e3       	ldi	r24, 0x30	; 48
    a888:	9b e2       	ldi	r25, 0x2B	; 43
    a88a:	8f 93       	push	r24
    a88c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    a890:	0f 90       	pop	r0
    a892:	0f 90       	pop	r0
    a894:	0f 90       	pop	r0
    a896:	0f 90       	pop	r0
    a898:	0f 90       	pop	r0
    a89a:	0f 90       	pop	r0
    a89c:	89 83       	std	Y+1, r24	; 0x01
    a89e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a8a0:	89 81       	ldd	r24, Y+1	; 0x01
    a8a2:	9a 81       	ldd	r25, Y+2	; 0x02
    a8a4:	81 38       	cpi	r24, 0x81	; 129
    a8a6:	91 05       	cpc	r25, r1
    a8a8:	10 f0       	brcs	.+4      	; 0xa8ae <printHelp+0x140>
    a8aa:	80 e8       	ldi	r24, 0x80	; 128
    a8ac:	90 e0       	ldi	r25, 0x00	; 0
    a8ae:	40 e0       	ldi	r20, 0x00	; 0
    a8b0:	68 2f       	mov	r22, r24
    a8b2:	80 e3       	ldi	r24, 0x30	; 48
    a8b4:	9b e2       	ldi	r25, 0x2B	; 43
    a8b6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_1);
    a8ba:	84 ee       	ldi	r24, 0xE4	; 228
    a8bc:	90 e3       	ldi	r25, 0x30	; 48
    a8be:	89 2f       	mov	r24, r25
    a8c0:	8f 93       	push	r24
    a8c2:	84 ee       	ldi	r24, 0xE4	; 228
    a8c4:	90 e3       	ldi	r25, 0x30	; 48
    a8c6:	8f 93       	push	r24
    a8c8:	1f 92       	push	r1
    a8ca:	80 e8       	ldi	r24, 0x80	; 128
    a8cc:	8f 93       	push	r24
    a8ce:	80 e3       	ldi	r24, 0x30	; 48
    a8d0:	9b e2       	ldi	r25, 0x2B	; 43
    a8d2:	89 2f       	mov	r24, r25
    a8d4:	8f 93       	push	r24
    a8d6:	80 e3       	ldi	r24, 0x30	; 48
    a8d8:	9b e2       	ldi	r25, 0x2B	; 43
    a8da:	8f 93       	push	r24
    a8dc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    a8e0:	0f 90       	pop	r0
    a8e2:	0f 90       	pop	r0
    a8e4:	0f 90       	pop	r0
    a8e6:	0f 90       	pop	r0
    a8e8:	0f 90       	pop	r0
    a8ea:	0f 90       	pop	r0
    a8ec:	89 83       	std	Y+1, r24	; 0x01
    a8ee:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a8f0:	89 81       	ldd	r24, Y+1	; 0x01
    a8f2:	9a 81       	ldd	r25, Y+2	; 0x02
    a8f4:	81 38       	cpi	r24, 0x81	; 129
    a8f6:	91 05       	cpc	r25, r1
    a8f8:	10 f0       	brcs	.+4      	; 0xa8fe <printHelp+0x190>
    a8fa:	80 e8       	ldi	r24, 0x80	; 128
    a8fc:	90 e0       	ldi	r25, 0x00	; 0
    a8fe:	40 e0       	ldi	r20, 0x00	; 0
    a900:	68 2f       	mov	r22, r24
    a902:	80 e3       	ldi	r24, 0x30	; 48
    a904:	9b e2       	ldi	r25, 0x2B	; 43
    a906:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_2);
    a90a:	8b ef       	ldi	r24, 0xFB	; 251
    a90c:	90 e3       	ldi	r25, 0x30	; 48
    a90e:	89 2f       	mov	r24, r25
    a910:	8f 93       	push	r24
    a912:	8b ef       	ldi	r24, 0xFB	; 251
    a914:	90 e3       	ldi	r25, 0x30	; 48
    a916:	8f 93       	push	r24
    a918:	1f 92       	push	r1
    a91a:	80 e8       	ldi	r24, 0x80	; 128
    a91c:	8f 93       	push	r24
    a91e:	80 e3       	ldi	r24, 0x30	; 48
    a920:	9b e2       	ldi	r25, 0x2B	; 43
    a922:	89 2f       	mov	r24, r25
    a924:	8f 93       	push	r24
    a926:	80 e3       	ldi	r24, 0x30	; 48
    a928:	9b e2       	ldi	r25, 0x2B	; 43
    a92a:	8f 93       	push	r24
    a92c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    a930:	0f 90       	pop	r0
    a932:	0f 90       	pop	r0
    a934:	0f 90       	pop	r0
    a936:	0f 90       	pop	r0
    a938:	0f 90       	pop	r0
    a93a:	0f 90       	pop	r0
    a93c:	89 83       	std	Y+1, r24	; 0x01
    a93e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a940:	89 81       	ldd	r24, Y+1	; 0x01
    a942:	9a 81       	ldd	r25, Y+2	; 0x02
    a944:	81 38       	cpi	r24, 0x81	; 129
    a946:	91 05       	cpc	r25, r1
    a948:	10 f0       	brcs	.+4      	; 0xa94e <printHelp+0x1e0>
    a94a:	80 e8       	ldi	r24, 0x80	; 128
    a94c:	90 e0       	ldi	r25, 0x00	; 0
    a94e:	40 e0       	ldi	r20, 0x00	; 0
    a950:	68 2f       	mov	r22, r24
    a952:	80 e3       	ldi	r24, 0x30	; 48
    a954:	9b e2       	ldi	r25, 0x2B	; 43
    a956:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_3);
    a95a:	84 e1       	ldi	r24, 0x14	; 20
    a95c:	91 e3       	ldi	r25, 0x31	; 49
    a95e:	89 2f       	mov	r24, r25
    a960:	8f 93       	push	r24
    a962:	84 e1       	ldi	r24, 0x14	; 20
    a964:	91 e3       	ldi	r25, 0x31	; 49
    a966:	8f 93       	push	r24
    a968:	1f 92       	push	r1
    a96a:	80 e8       	ldi	r24, 0x80	; 128
    a96c:	8f 93       	push	r24
    a96e:	80 e3       	ldi	r24, 0x30	; 48
    a970:	9b e2       	ldi	r25, 0x2B	; 43
    a972:	89 2f       	mov	r24, r25
    a974:	8f 93       	push	r24
    a976:	80 e3       	ldi	r24, 0x30	; 48
    a978:	9b e2       	ldi	r25, 0x2B	; 43
    a97a:	8f 93       	push	r24
    a97c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    a980:	0f 90       	pop	r0
    a982:	0f 90       	pop	r0
    a984:	0f 90       	pop	r0
    a986:	0f 90       	pop	r0
    a988:	0f 90       	pop	r0
    a98a:	0f 90       	pop	r0
    a98c:	89 83       	std	Y+1, r24	; 0x01
    a98e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a990:	89 81       	ldd	r24, Y+1	; 0x01
    a992:	9a 81       	ldd	r25, Y+2	; 0x02
    a994:	81 38       	cpi	r24, 0x81	; 129
    a996:	91 05       	cpc	r25, r1
    a998:	10 f0       	brcs	.+4      	; 0xa99e <printHelp+0x230>
    a99a:	80 e8       	ldi	r24, 0x80	; 128
    a99c:	90 e0       	ldi	r25, 0x00	; 0
    a99e:	40 e0       	ldi	r20, 0x00	; 0
    a9a0:	68 2f       	mov	r22, r24
    a9a2:	80 e3       	ldi	r24, 0x30	; 48
    a9a4:	9b e2       	ldi	r25, 0x2B	; 43
    a9a6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_4);
    a9aa:	8b e2       	ldi	r24, 0x2B	; 43
    a9ac:	91 e3       	ldi	r25, 0x31	; 49
    a9ae:	89 2f       	mov	r24, r25
    a9b0:	8f 93       	push	r24
    a9b2:	8b e2       	ldi	r24, 0x2B	; 43
    a9b4:	91 e3       	ldi	r25, 0x31	; 49
    a9b6:	8f 93       	push	r24
    a9b8:	1f 92       	push	r1
    a9ba:	80 e8       	ldi	r24, 0x80	; 128
    a9bc:	8f 93       	push	r24
    a9be:	80 e3       	ldi	r24, 0x30	; 48
    a9c0:	9b e2       	ldi	r25, 0x2B	; 43
    a9c2:	89 2f       	mov	r24, r25
    a9c4:	8f 93       	push	r24
    a9c6:	80 e3       	ldi	r24, 0x30	; 48
    a9c8:	9b e2       	ldi	r25, 0x2B	; 43
    a9ca:	8f 93       	push	r24
    a9cc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    a9d0:	0f 90       	pop	r0
    a9d2:	0f 90       	pop	r0
    a9d4:	0f 90       	pop	r0
    a9d6:	0f 90       	pop	r0
    a9d8:	0f 90       	pop	r0
    a9da:	0f 90       	pop	r0
    a9dc:	89 83       	std	Y+1, r24	; 0x01
    a9de:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    a9e0:	89 81       	ldd	r24, Y+1	; 0x01
    a9e2:	9a 81       	ldd	r25, Y+2	; 0x02
    a9e4:	81 38       	cpi	r24, 0x81	; 129
    a9e6:	91 05       	cpc	r25, r1
    a9e8:	10 f0       	brcs	.+4      	; 0xa9ee <printHelp+0x280>
    a9ea:	80 e8       	ldi	r24, 0x80	; 128
    a9ec:	90 e0       	ldi	r25, 0x00	; 0
    a9ee:	40 e0       	ldi	r20, 0x00	; 0
    a9f0:	68 2f       	mov	r22, r24
    a9f2:	80 e3       	ldi	r24, 0x30	; 48
    a9f4:	9b e2       	ldi	r25, 0x2B	; 43
    a9f6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_APRS_5);
    a9fa:	86 e4       	ldi	r24, 0x46	; 70
    a9fc:	91 e3       	ldi	r25, 0x31	; 49
    a9fe:	89 2f       	mov	r24, r25
    aa00:	8f 93       	push	r24
    aa02:	86 e4       	ldi	r24, 0x46	; 70
    aa04:	91 e3       	ldi	r25, 0x31	; 49
    aa06:	8f 93       	push	r24
    aa08:	1f 92       	push	r1
    aa0a:	80 e8       	ldi	r24, 0x80	; 128
    aa0c:	8f 93       	push	r24
    aa0e:	80 e3       	ldi	r24, 0x30	; 48
    aa10:	9b e2       	ldi	r25, 0x2B	; 43
    aa12:	89 2f       	mov	r24, r25
    aa14:	8f 93       	push	r24
    aa16:	80 e3       	ldi	r24, 0x30	; 48
    aa18:	9b e2       	ldi	r25, 0x2B	; 43
    aa1a:	8f 93       	push	r24
    aa1c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    aa20:	0f 90       	pop	r0
    aa22:	0f 90       	pop	r0
    aa24:	0f 90       	pop	r0
    aa26:	0f 90       	pop	r0
    aa28:	0f 90       	pop	r0
    aa2a:	0f 90       	pop	r0
    aa2c:	89 83       	std	Y+1, r24	; 0x01
    aa2e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    aa30:	89 81       	ldd	r24, Y+1	; 0x01
    aa32:	9a 81       	ldd	r25, Y+2	; 0x02
    aa34:	81 38       	cpi	r24, 0x81	; 129
    aa36:	91 05       	cpc	r25, r1
    aa38:	10 f0       	brcs	.+4      	; 0xaa3e <printHelp+0x2d0>
    aa3a:	80 e8       	ldi	r24, 0x80	; 128
    aa3c:	90 e0       	ldi	r25, 0x00	; 0
    aa3e:	40 e0       	ldi	r20, 0x00	; 0
    aa40:	68 2f       	mov	r22, r24
    aa42:	80 e3       	ldi	r24, 0x30	; 48
    aa44:	9b e2       	ldi	r25, 0x2B	; 43
    aa46:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_AT_1);
    aa4a:	8e e5       	ldi	r24, 0x5E	; 94
    aa4c:	91 e3       	ldi	r25, 0x31	; 49
    aa4e:	89 2f       	mov	r24, r25
    aa50:	8f 93       	push	r24
    aa52:	8e e5       	ldi	r24, 0x5E	; 94
    aa54:	91 e3       	ldi	r25, 0x31	; 49
    aa56:	8f 93       	push	r24
    aa58:	1f 92       	push	r1
    aa5a:	80 e8       	ldi	r24, 0x80	; 128
    aa5c:	8f 93       	push	r24
    aa5e:	80 e3       	ldi	r24, 0x30	; 48
    aa60:	9b e2       	ldi	r25, 0x2B	; 43
    aa62:	89 2f       	mov	r24, r25
    aa64:	8f 93       	push	r24
    aa66:	80 e3       	ldi	r24, 0x30	; 48
    aa68:	9b e2       	ldi	r25, 0x2B	; 43
    aa6a:	8f 93       	push	r24
    aa6c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    aa70:	0f 90       	pop	r0
    aa72:	0f 90       	pop	r0
    aa74:	0f 90       	pop	r0
    aa76:	0f 90       	pop	r0
    aa78:	0f 90       	pop	r0
    aa7a:	0f 90       	pop	r0
    aa7c:	89 83       	std	Y+1, r24	; 0x01
    aa7e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    aa80:	89 81       	ldd	r24, Y+1	; 0x01
    aa82:	9a 81       	ldd	r25, Y+2	; 0x02
    aa84:	81 38       	cpi	r24, 0x81	; 129
    aa86:	91 05       	cpc	r25, r1
    aa88:	10 f0       	brcs	.+4      	; 0xaa8e <printHelp+0x320>
    aa8a:	80 e8       	ldi	r24, 0x80	; 128
    aa8c:	90 e0       	ldi	r25, 0x00	; 0
    aa8e:	40 e0       	ldi	r20, 0x00	; 0
    aa90:	68 2f       	mov	r22, r24
    aa92:	80 e3       	ldi	r24, 0x30	; 48
    aa94:	9b e2       	ldi	r25, 0x2B	; 43
    aa96:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BIAS_1);
    aa9a:	8e e7       	ldi	r24, 0x7E	; 126
    aa9c:	91 e3       	ldi	r25, 0x31	; 49
    aa9e:	89 2f       	mov	r24, r25
    aaa0:	8f 93       	push	r24
    aaa2:	8e e7       	ldi	r24, 0x7E	; 126
    aaa4:	91 e3       	ldi	r25, 0x31	; 49
    aaa6:	8f 93       	push	r24
    aaa8:	1f 92       	push	r1
    aaaa:	80 e8       	ldi	r24, 0x80	; 128
    aaac:	8f 93       	push	r24
    aaae:	80 e3       	ldi	r24, 0x30	; 48
    aab0:	9b e2       	ldi	r25, 0x2B	; 43
    aab2:	89 2f       	mov	r24, r25
    aab4:	8f 93       	push	r24
    aab6:	80 e3       	ldi	r24, 0x30	; 48
    aab8:	9b e2       	ldi	r25, 0x2B	; 43
    aaba:	8f 93       	push	r24
    aabc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    aac0:	0f 90       	pop	r0
    aac2:	0f 90       	pop	r0
    aac4:	0f 90       	pop	r0
    aac6:	0f 90       	pop	r0
    aac8:	0f 90       	pop	r0
    aaca:	0f 90       	pop	r0
    aacc:	89 83       	std	Y+1, r24	; 0x01
    aace:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    aad0:	89 81       	ldd	r24, Y+1	; 0x01
    aad2:	9a 81       	ldd	r25, Y+2	; 0x02
    aad4:	81 38       	cpi	r24, 0x81	; 129
    aad6:	91 05       	cpc	r25, r1
    aad8:	10 f0       	brcs	.+4      	; 0xaade <printHelp+0x370>
    aada:	80 e8       	ldi	r24, 0x80	; 128
    aadc:	90 e0       	ldi	r25, 0x00	; 0
    aade:	40 e0       	ldi	r20, 0x00	; 0
    aae0:	68 2f       	mov	r22, r24
    aae2:	80 e3       	ldi	r24, 0x30	; 48
    aae4:	9b e2       	ldi	r25, 0x2B	; 43
    aae6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BIAS_2);
    aaea:	89 e9       	ldi	r24, 0x99	; 153
    aaec:	91 e3       	ldi	r25, 0x31	; 49
    aaee:	89 2f       	mov	r24, r25
    aaf0:	8f 93       	push	r24
    aaf2:	89 e9       	ldi	r24, 0x99	; 153
    aaf4:	91 e3       	ldi	r25, 0x31	; 49
    aaf6:	8f 93       	push	r24
    aaf8:	1f 92       	push	r1
    aafa:	80 e8       	ldi	r24, 0x80	; 128
    aafc:	8f 93       	push	r24
    aafe:	80 e3       	ldi	r24, 0x30	; 48
    ab00:	9b e2       	ldi	r25, 0x2B	; 43
    ab02:	89 2f       	mov	r24, r25
    ab04:	8f 93       	push	r24
    ab06:	80 e3       	ldi	r24, 0x30	; 48
    ab08:	9b e2       	ldi	r25, 0x2B	; 43
    ab0a:	8f 93       	push	r24
    ab0c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ab10:	0f 90       	pop	r0
    ab12:	0f 90       	pop	r0
    ab14:	0f 90       	pop	r0
    ab16:	0f 90       	pop	r0
    ab18:	0f 90       	pop	r0
    ab1a:	0f 90       	pop	r0
    ab1c:	89 83       	std	Y+1, r24	; 0x01
    ab1e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ab20:	89 81       	ldd	r24, Y+1	; 0x01
    ab22:	9a 81       	ldd	r25, Y+2	; 0x02
    ab24:	81 38       	cpi	r24, 0x81	; 129
    ab26:	91 05       	cpc	r25, r1
    ab28:	10 f0       	brcs	.+4      	; 0xab2e <printHelp+0x3c0>
    ab2a:	80 e8       	ldi	r24, 0x80	; 128
    ab2c:	90 e0       	ldi	r25, 0x00	; 0
    ab2e:	40 e0       	ldi	r20, 0x00	; 0
    ab30:	68 2f       	mov	r22, r24
    ab32:	80 e3       	ldi	r24, 0x30	; 48
    ab34:	9b e2       	ldi	r25, 0x2B	; 43
    ab36:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BL_1);
    ab3a:	8c ea       	ldi	r24, 0xAC	; 172
    ab3c:	91 e3       	ldi	r25, 0x31	; 49
    ab3e:	89 2f       	mov	r24, r25
    ab40:	8f 93       	push	r24
    ab42:	8c ea       	ldi	r24, 0xAC	; 172
    ab44:	91 e3       	ldi	r25, 0x31	; 49
    ab46:	8f 93       	push	r24
    ab48:	1f 92       	push	r1
    ab4a:	80 e8       	ldi	r24, 0x80	; 128
    ab4c:	8f 93       	push	r24
    ab4e:	80 e3       	ldi	r24, 0x30	; 48
    ab50:	9b e2       	ldi	r25, 0x2B	; 43
    ab52:	89 2f       	mov	r24, r25
    ab54:	8f 93       	push	r24
    ab56:	80 e3       	ldi	r24, 0x30	; 48
    ab58:	9b e2       	ldi	r25, 0x2B	; 43
    ab5a:	8f 93       	push	r24
    ab5c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ab60:	0f 90       	pop	r0
    ab62:	0f 90       	pop	r0
    ab64:	0f 90       	pop	r0
    ab66:	0f 90       	pop	r0
    ab68:	0f 90       	pop	r0
    ab6a:	0f 90       	pop	r0
    ab6c:	89 83       	std	Y+1, r24	; 0x01
    ab6e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ab70:	89 81       	ldd	r24, Y+1	; 0x01
    ab72:	9a 81       	ldd	r25, Y+2	; 0x02
    ab74:	81 38       	cpi	r24, 0x81	; 129
    ab76:	91 05       	cpc	r25, r1
    ab78:	10 f0       	brcs	.+4      	; 0xab7e <printHelp+0x410>
    ab7a:	80 e8       	ldi	r24, 0x80	; 128
    ab7c:	90 e0       	ldi	r25, 0x00	; 0
    ab7e:	40 e0       	ldi	r20, 0x00	; 0
    ab80:	68 2f       	mov	r22, r24
    ab82:	80 e3       	ldi	r24, 0x30	; 48
    ab84:	9b e2       	ldi	r25, 0x2B	; 43
    ab86:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BL_2);
    ab8a:	88 ec       	ldi	r24, 0xC8	; 200
    ab8c:	91 e3       	ldi	r25, 0x31	; 49
    ab8e:	89 2f       	mov	r24, r25
    ab90:	8f 93       	push	r24
    ab92:	88 ec       	ldi	r24, 0xC8	; 200
    ab94:	91 e3       	ldi	r25, 0x31	; 49
    ab96:	8f 93       	push	r24
    ab98:	1f 92       	push	r1
    ab9a:	80 e8       	ldi	r24, 0x80	; 128
    ab9c:	8f 93       	push	r24
    ab9e:	80 e3       	ldi	r24, 0x30	; 48
    aba0:	9b e2       	ldi	r25, 0x2B	; 43
    aba2:	89 2f       	mov	r24, r25
    aba4:	8f 93       	push	r24
    aba6:	80 e3       	ldi	r24, 0x30	; 48
    aba8:	9b e2       	ldi	r25, 0x2B	; 43
    abaa:	8f 93       	push	r24
    abac:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    abb0:	0f 90       	pop	r0
    abb2:	0f 90       	pop	r0
    abb4:	0f 90       	pop	r0
    abb6:	0f 90       	pop	r0
    abb8:	0f 90       	pop	r0
    abba:	0f 90       	pop	r0
    abbc:	89 83       	std	Y+1, r24	; 0x01
    abbe:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    abc0:	89 81       	ldd	r24, Y+1	; 0x01
    abc2:	9a 81       	ldd	r25, Y+2	; 0x02
    abc4:	81 38       	cpi	r24, 0x81	; 129
    abc6:	91 05       	cpc	r25, r1
    abc8:	10 f0       	brcs	.+4      	; 0xabce <printHelp+0x460>
    abca:	80 e8       	ldi	r24, 0x80	; 128
    abcc:	90 e0       	ldi	r25, 0x00	; 0
    abce:	40 e0       	ldi	r20, 0x00	; 0
    abd0:	68 2f       	mov	r22, r24
    abd2:	80 e3       	ldi	r24, 0x30	; 48
    abd4:	9b e2       	ldi	r25, 0x2B	; 43
    abd6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_1);
    abda:	8a ee       	ldi	r24, 0xEA	; 234
    abdc:	91 e3       	ldi	r25, 0x31	; 49
    abde:	89 2f       	mov	r24, r25
    abe0:	8f 93       	push	r24
    abe2:	8a ee       	ldi	r24, 0xEA	; 234
    abe4:	91 e3       	ldi	r25, 0x31	; 49
    abe6:	8f 93       	push	r24
    abe8:	1f 92       	push	r1
    abea:	80 e8       	ldi	r24, 0x80	; 128
    abec:	8f 93       	push	r24
    abee:	80 e3       	ldi	r24, 0x30	; 48
    abf0:	9b e2       	ldi	r25, 0x2B	; 43
    abf2:	89 2f       	mov	r24, r25
    abf4:	8f 93       	push	r24
    abf6:	80 e3       	ldi	r24, 0x30	; 48
    abf8:	9b e2       	ldi	r25, 0x2B	; 43
    abfa:	8f 93       	push	r24
    abfc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ac00:	0f 90       	pop	r0
    ac02:	0f 90       	pop	r0
    ac04:	0f 90       	pop	r0
    ac06:	0f 90       	pop	r0
    ac08:	0f 90       	pop	r0
    ac0a:	0f 90       	pop	r0
    ac0c:	89 83       	std	Y+1, r24	; 0x01
    ac0e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ac10:	89 81       	ldd	r24, Y+1	; 0x01
    ac12:	9a 81       	ldd	r25, Y+2	; 0x02
    ac14:	81 38       	cpi	r24, 0x81	; 129
    ac16:	91 05       	cpc	r25, r1
    ac18:	10 f0       	brcs	.+4      	; 0xac1e <printHelp+0x4b0>
    ac1a:	80 e8       	ldi	r24, 0x80	; 128
    ac1c:	90 e0       	ldi	r25, 0x00	; 0
    ac1e:	40 e0       	ldi	r20, 0x00	; 0
    ac20:	68 2f       	mov	r22, r24
    ac22:	80 e3       	ldi	r24, 0x30	; 48
    ac24:	9b e2       	ldi	r25, 0x2B	; 43
    ac26:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_2);
    ac2a:	8f e0       	ldi	r24, 0x0F	; 15
    ac2c:	92 e3       	ldi	r25, 0x32	; 50
    ac2e:	89 2f       	mov	r24, r25
    ac30:	8f 93       	push	r24
    ac32:	8f e0       	ldi	r24, 0x0F	; 15
    ac34:	92 e3       	ldi	r25, 0x32	; 50
    ac36:	8f 93       	push	r24
    ac38:	1f 92       	push	r1
    ac3a:	80 e8       	ldi	r24, 0x80	; 128
    ac3c:	8f 93       	push	r24
    ac3e:	80 e3       	ldi	r24, 0x30	; 48
    ac40:	9b e2       	ldi	r25, 0x2B	; 43
    ac42:	89 2f       	mov	r24, r25
    ac44:	8f 93       	push	r24
    ac46:	80 e3       	ldi	r24, 0x30	; 48
    ac48:	9b e2       	ldi	r25, 0x2B	; 43
    ac4a:	8f 93       	push	r24
    ac4c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ac50:	0f 90       	pop	r0
    ac52:	0f 90       	pop	r0
    ac54:	0f 90       	pop	r0
    ac56:	0f 90       	pop	r0
    ac58:	0f 90       	pop	r0
    ac5a:	0f 90       	pop	r0
    ac5c:	89 83       	std	Y+1, r24	; 0x01
    ac5e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ac60:	89 81       	ldd	r24, Y+1	; 0x01
    ac62:	9a 81       	ldd	r25, Y+2	; 0x02
    ac64:	81 38       	cpi	r24, 0x81	; 129
    ac66:	91 05       	cpc	r25, r1
    ac68:	10 f0       	brcs	.+4      	; 0xac6e <printHelp+0x500>
    ac6a:	80 e8       	ldi	r24, 0x80	; 128
    ac6c:	90 e0       	ldi	r25, 0x00	; 0
    ac6e:	40 e0       	ldi	r20, 0x00	; 0
    ac70:	68 2f       	mov	r22, r24
    ac72:	80 e3       	ldi	r24, 0x30	; 48
    ac74:	9b e2       	ldi	r25, 0x2B	; 43
    ac76:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_3);
    ac7a:	8b e1       	ldi	r24, 0x1B	; 27
    ac7c:	92 e3       	ldi	r25, 0x32	; 50
    ac7e:	89 2f       	mov	r24, r25
    ac80:	8f 93       	push	r24
    ac82:	8b e1       	ldi	r24, 0x1B	; 27
    ac84:	92 e3       	ldi	r25, 0x32	; 50
    ac86:	8f 93       	push	r24
    ac88:	1f 92       	push	r1
    ac8a:	80 e8       	ldi	r24, 0x80	; 128
    ac8c:	8f 93       	push	r24
    ac8e:	80 e3       	ldi	r24, 0x30	; 48
    ac90:	9b e2       	ldi	r25, 0x2B	; 43
    ac92:	89 2f       	mov	r24, r25
    ac94:	8f 93       	push	r24
    ac96:	80 e3       	ldi	r24, 0x30	; 48
    ac98:	9b e2       	ldi	r25, 0x2B	; 43
    ac9a:	8f 93       	push	r24
    ac9c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    aca0:	0f 90       	pop	r0
    aca2:	0f 90       	pop	r0
    aca4:	0f 90       	pop	r0
    aca6:	0f 90       	pop	r0
    aca8:	0f 90       	pop	r0
    acaa:	0f 90       	pop	r0
    acac:	89 83       	std	Y+1, r24	; 0x01
    acae:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    acb0:	89 81       	ldd	r24, Y+1	; 0x01
    acb2:	9a 81       	ldd	r25, Y+2	; 0x02
    acb4:	81 38       	cpi	r24, 0x81	; 129
    acb6:	91 05       	cpc	r25, r1
    acb8:	10 f0       	brcs	.+4      	; 0xacbe <printHelp+0x550>
    acba:	80 e8       	ldi	r24, 0x80	; 128
    acbc:	90 e0       	ldi	r25, 0x00	; 0
    acbe:	40 e0       	ldi	r20, 0x00	; 0
    acc0:	68 2f       	mov	r22, r24
    acc2:	80 e3       	ldi	r24, 0x30	; 48
    acc4:	9b e2       	ldi	r25, 0x2B	; 43
    acc6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_4);
    acca:	8a e4       	ldi	r24, 0x4A	; 74
    accc:	92 e3       	ldi	r25, 0x32	; 50
    acce:	89 2f       	mov	r24, r25
    acd0:	8f 93       	push	r24
    acd2:	8a e4       	ldi	r24, 0x4A	; 74
    acd4:	92 e3       	ldi	r25, 0x32	; 50
    acd6:	8f 93       	push	r24
    acd8:	1f 92       	push	r1
    acda:	80 e8       	ldi	r24, 0x80	; 128
    acdc:	8f 93       	push	r24
    acde:	80 e3       	ldi	r24, 0x30	; 48
    ace0:	9b e2       	ldi	r25, 0x2B	; 43
    ace2:	89 2f       	mov	r24, r25
    ace4:	8f 93       	push	r24
    ace6:	80 e3       	ldi	r24, 0x30	; 48
    ace8:	9b e2       	ldi	r25, 0x2B	; 43
    acea:	8f 93       	push	r24
    acec:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    acf0:	0f 90       	pop	r0
    acf2:	0f 90       	pop	r0
    acf4:	0f 90       	pop	r0
    acf6:	0f 90       	pop	r0
    acf8:	0f 90       	pop	r0
    acfa:	0f 90       	pop	r0
    acfc:	89 83       	std	Y+1, r24	; 0x01
    acfe:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ad00:	89 81       	ldd	r24, Y+1	; 0x01
    ad02:	9a 81       	ldd	r25, Y+2	; 0x02
    ad04:	81 38       	cpi	r24, 0x81	; 129
    ad06:	91 05       	cpc	r25, r1
    ad08:	10 f0       	brcs	.+4      	; 0xad0e <printHelp+0x5a0>
    ad0a:	80 e8       	ldi	r24, 0x80	; 128
    ad0c:	90 e0       	ldi	r25, 0x00	; 0
    ad0e:	40 e0       	ldi	r20, 0x00	; 0
    ad10:	68 2f       	mov	r22, r24
    ad12:	80 e3       	ldi	r24, 0x30	; 48
    ad14:	9b e2       	ldi	r25, 0x2B	; 43
    ad16:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_5);
    ad1a:	89 e7       	ldi	r24, 0x79	; 121
    ad1c:	92 e3       	ldi	r25, 0x32	; 50
    ad1e:	89 2f       	mov	r24, r25
    ad20:	8f 93       	push	r24
    ad22:	89 e7       	ldi	r24, 0x79	; 121
    ad24:	92 e3       	ldi	r25, 0x32	; 50
    ad26:	8f 93       	push	r24
    ad28:	1f 92       	push	r1
    ad2a:	80 e8       	ldi	r24, 0x80	; 128
    ad2c:	8f 93       	push	r24
    ad2e:	80 e3       	ldi	r24, 0x30	; 48
    ad30:	9b e2       	ldi	r25, 0x2B	; 43
    ad32:	89 2f       	mov	r24, r25
    ad34:	8f 93       	push	r24
    ad36:	80 e3       	ldi	r24, 0x30	; 48
    ad38:	9b e2       	ldi	r25, 0x2B	; 43
    ad3a:	8f 93       	push	r24
    ad3c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ad40:	0f 90       	pop	r0
    ad42:	0f 90       	pop	r0
    ad44:	0f 90       	pop	r0
    ad46:	0f 90       	pop	r0
    ad48:	0f 90       	pop	r0
    ad4a:	0f 90       	pop	r0
    ad4c:	89 83       	std	Y+1, r24	; 0x01
    ad4e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ad50:	89 81       	ldd	r24, Y+1	; 0x01
    ad52:	9a 81       	ldd	r25, Y+2	; 0x02
    ad54:	81 38       	cpi	r24, 0x81	; 129
    ad56:	91 05       	cpc	r25, r1
    ad58:	10 f0       	brcs	.+4      	; 0xad5e <printHelp+0x5f0>
    ad5a:	80 e8       	ldi	r24, 0x80	; 128
    ad5c:	90 e0       	ldi	r25, 0x00	; 0
    ad5e:	40 e0       	ldi	r20, 0x00	; 0
    ad60:	68 2f       	mov	r22, r24
    ad62:	80 e3       	ldi	r24, 0x30	; 48
    ad64:	9b e2       	ldi	r25, 0x2B	; 43
    ad66:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_CAL_6);
    ad6a:	88 ea       	ldi	r24, 0xA8	; 168
    ad6c:	92 e3       	ldi	r25, 0x32	; 50
    ad6e:	89 2f       	mov	r24, r25
    ad70:	8f 93       	push	r24
    ad72:	88 ea       	ldi	r24, 0xA8	; 168
    ad74:	92 e3       	ldi	r25, 0x32	; 50
    ad76:	8f 93       	push	r24
    ad78:	1f 92       	push	r1
    ad7a:	80 e8       	ldi	r24, 0x80	; 128
    ad7c:	8f 93       	push	r24
    ad7e:	80 e3       	ldi	r24, 0x30	; 48
    ad80:	9b e2       	ldi	r25, 0x2B	; 43
    ad82:	89 2f       	mov	r24, r25
    ad84:	8f 93       	push	r24
    ad86:	80 e3       	ldi	r24, 0x30	; 48
    ad88:	9b e2       	ldi	r25, 0x2B	; 43
    ad8a:	8f 93       	push	r24
    ad8c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ad90:	0f 90       	pop	r0
    ad92:	0f 90       	pop	r0
    ad94:	0f 90       	pop	r0
    ad96:	0f 90       	pop	r0
    ad98:	0f 90       	pop	r0
    ad9a:	0f 90       	pop	r0
    ad9c:	89 83       	std	Y+1, r24	; 0x01
    ad9e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ada0:	89 81       	ldd	r24, Y+1	; 0x01
    ada2:	9a 81       	ldd	r25, Y+2	; 0x02
    ada4:	81 38       	cpi	r24, 0x81	; 129
    ada6:	91 05       	cpc	r25, r1
    ada8:	10 f0       	brcs	.+4      	; 0xadae <printHelp+0x640>
    adaa:	80 e8       	ldi	r24, 0x80	; 128
    adac:	90 e0       	ldi	r25, 0x00	; 0
    adae:	40 e0       	ldi	r20, 0x00	; 0
    adb0:	68 2f       	mov	r22, r24
    adb2:	80 e3       	ldi	r24, 0x30	; 48
    adb4:	9b e2       	ldi	r25, 0x2B	; 43
    adb6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DAC_1);
    adba:	8c ec       	ldi	r24, 0xCC	; 204
    adbc:	92 e3       	ldi	r25, 0x32	; 50
    adbe:	89 2f       	mov	r24, r25
    adc0:	8f 93       	push	r24
    adc2:	8c ec       	ldi	r24, 0xCC	; 204
    adc4:	92 e3       	ldi	r25, 0x32	; 50
    adc6:	8f 93       	push	r24
    adc8:	1f 92       	push	r1
    adca:	80 e8       	ldi	r24, 0x80	; 128
    adcc:	8f 93       	push	r24
    adce:	80 e3       	ldi	r24, 0x30	; 48
    add0:	9b e2       	ldi	r25, 0x2B	; 43
    add2:	89 2f       	mov	r24, r25
    add4:	8f 93       	push	r24
    add6:	80 e3       	ldi	r24, 0x30	; 48
    add8:	9b e2       	ldi	r25, 0x2B	; 43
    adda:	8f 93       	push	r24
    addc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ade0:	0f 90       	pop	r0
    ade2:	0f 90       	pop	r0
    ade4:	0f 90       	pop	r0
    ade6:	0f 90       	pop	r0
    ade8:	0f 90       	pop	r0
    adea:	0f 90       	pop	r0
    adec:	89 83       	std	Y+1, r24	; 0x01
    adee:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    adf0:	89 81       	ldd	r24, Y+1	; 0x01
    adf2:	9a 81       	ldd	r25, Y+2	; 0x02
    adf4:	81 38       	cpi	r24, 0x81	; 129
    adf6:	91 05       	cpc	r25, r1
    adf8:	10 f0       	brcs	.+4      	; 0xadfe <printHelp+0x690>
    adfa:	80 e8       	ldi	r24, 0x80	; 128
    adfc:	90 e0       	ldi	r25, 0x00	; 0
    adfe:	40 e0       	ldi	r20, 0x00	; 0
    ae00:	68 2f       	mov	r22, r24
    ae02:	80 e3       	ldi	r24, 0x30	; 48
    ae04:	9b e2       	ldi	r25, 0x2B	; 43
    ae06:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DAC_2);
    ae0a:	85 ee       	ldi	r24, 0xE5	; 229
    ae0c:	92 e3       	ldi	r25, 0x32	; 50
    ae0e:	89 2f       	mov	r24, r25
    ae10:	8f 93       	push	r24
    ae12:	85 ee       	ldi	r24, 0xE5	; 229
    ae14:	92 e3       	ldi	r25, 0x32	; 50
    ae16:	8f 93       	push	r24
    ae18:	1f 92       	push	r1
    ae1a:	80 e8       	ldi	r24, 0x80	; 128
    ae1c:	8f 93       	push	r24
    ae1e:	80 e3       	ldi	r24, 0x30	; 48
    ae20:	9b e2       	ldi	r25, 0x2B	; 43
    ae22:	89 2f       	mov	r24, r25
    ae24:	8f 93       	push	r24
    ae26:	80 e3       	ldi	r24, 0x30	; 48
    ae28:	9b e2       	ldi	r25, 0x2B	; 43
    ae2a:	8f 93       	push	r24
    ae2c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ae30:	0f 90       	pop	r0
    ae32:	0f 90       	pop	r0
    ae34:	0f 90       	pop	r0
    ae36:	0f 90       	pop	r0
    ae38:	0f 90       	pop	r0
    ae3a:	0f 90       	pop	r0
    ae3c:	89 83       	std	Y+1, r24	; 0x01
    ae3e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ae40:	89 81       	ldd	r24, Y+1	; 0x01
    ae42:	9a 81       	ldd	r25, Y+2	; 0x02
    ae44:	81 38       	cpi	r24, 0x81	; 129
    ae46:	91 05       	cpc	r25, r1
    ae48:	10 f0       	brcs	.+4      	; 0xae4e <printHelp+0x6e0>
    ae4a:	80 e8       	ldi	r24, 0x80	; 128
    ae4c:	90 e0       	ldi	r25, 0x00	; 0
    ae4e:	40 e0       	ldi	r20, 0x00	; 0
    ae50:	68 2f       	mov	r22, r24
    ae52:	80 e3       	ldi	r24, 0x30	; 48
    ae54:	9b e2       	ldi	r25, 0x2B	; 43
    ae56:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_1);
    ae5a:	87 ef       	ldi	r24, 0xF7	; 247
    ae5c:	92 e3       	ldi	r25, 0x32	; 50
    ae5e:	89 2f       	mov	r24, r25
    ae60:	8f 93       	push	r24
    ae62:	87 ef       	ldi	r24, 0xF7	; 247
    ae64:	92 e3       	ldi	r25, 0x32	; 50
    ae66:	8f 93       	push	r24
    ae68:	1f 92       	push	r1
    ae6a:	80 e8       	ldi	r24, 0x80	; 128
    ae6c:	8f 93       	push	r24
    ae6e:	80 e3       	ldi	r24, 0x30	; 48
    ae70:	9b e2       	ldi	r25, 0x2B	; 43
    ae72:	89 2f       	mov	r24, r25
    ae74:	8f 93       	push	r24
    ae76:	80 e3       	ldi	r24, 0x30	; 48
    ae78:	9b e2       	ldi	r25, 0x2B	; 43
    ae7a:	8f 93       	push	r24
    ae7c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ae80:	0f 90       	pop	r0
    ae82:	0f 90       	pop	r0
    ae84:	0f 90       	pop	r0
    ae86:	0f 90       	pop	r0
    ae88:	0f 90       	pop	r0
    ae8a:	0f 90       	pop	r0
    ae8c:	89 83       	std	Y+1, r24	; 0x01
    ae8e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    ae90:	89 81       	ldd	r24, Y+1	; 0x01
    ae92:	9a 81       	ldd	r25, Y+2	; 0x02
    ae94:	81 38       	cpi	r24, 0x81	; 129
    ae96:	91 05       	cpc	r25, r1
    ae98:	10 f0       	brcs	.+4      	; 0xae9e <printHelp+0x730>
    ae9a:	80 e8       	ldi	r24, 0x80	; 128
    ae9c:	90 e0       	ldi	r25, 0x00	; 0
    ae9e:	40 e0       	ldi	r20, 0x00	; 0
    aea0:	68 2f       	mov	r22, r24
    aea2:	80 e3       	ldi	r24, 0x30	; 48
    aea4:	9b e2       	ldi	r25, 0x2B	; 43
    aea6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_2);
    aeaa:	89 e1       	ldi	r24, 0x19	; 25
    aeac:	93 e3       	ldi	r25, 0x33	; 51
    aeae:	89 2f       	mov	r24, r25
    aeb0:	8f 93       	push	r24
    aeb2:	89 e1       	ldi	r24, 0x19	; 25
    aeb4:	93 e3       	ldi	r25, 0x33	; 51
    aeb6:	8f 93       	push	r24
    aeb8:	1f 92       	push	r1
    aeba:	80 e8       	ldi	r24, 0x80	; 128
    aebc:	8f 93       	push	r24
    aebe:	80 e3       	ldi	r24, 0x30	; 48
    aec0:	9b e2       	ldi	r25, 0x2B	; 43
    aec2:	89 2f       	mov	r24, r25
    aec4:	8f 93       	push	r24
    aec6:	80 e3       	ldi	r24, 0x30	; 48
    aec8:	9b e2       	ldi	r25, 0x2B	; 43
    aeca:	8f 93       	push	r24
    aecc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    aed0:	0f 90       	pop	r0
    aed2:	0f 90       	pop	r0
    aed4:	0f 90       	pop	r0
    aed6:	0f 90       	pop	r0
    aed8:	0f 90       	pop	r0
    aeda:	0f 90       	pop	r0
    aedc:	89 83       	std	Y+1, r24	; 0x01
    aede:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    aee0:	89 81       	ldd	r24, Y+1	; 0x01
    aee2:	9a 81       	ldd	r25, Y+2	; 0x02
    aee4:	81 38       	cpi	r24, 0x81	; 129
    aee6:	91 05       	cpc	r25, r1
    aee8:	10 f0       	brcs	.+4      	; 0xaeee <printHelp+0x780>
    aeea:	80 e8       	ldi	r24, 0x80	; 128
    aeec:	90 e0       	ldi	r25, 0x00	; 0
    aeee:	40 e0       	ldi	r20, 0x00	; 0
    aef0:	68 2f       	mov	r22, r24
    aef2:	80 e3       	ldi	r24, 0x30	; 48
    aef4:	9b e2       	ldi	r25, 0x2B	; 43
    aef6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_3);
    aefa:	87 e2       	ldi	r24, 0x27	; 39
    aefc:	93 e3       	ldi	r25, 0x33	; 51
    aefe:	89 2f       	mov	r24, r25
    af00:	8f 93       	push	r24
    af02:	87 e2       	ldi	r24, 0x27	; 39
    af04:	93 e3       	ldi	r25, 0x33	; 51
    af06:	8f 93       	push	r24
    af08:	1f 92       	push	r1
    af0a:	80 e8       	ldi	r24, 0x80	; 128
    af0c:	8f 93       	push	r24
    af0e:	80 e3       	ldi	r24, 0x30	; 48
    af10:	9b e2       	ldi	r25, 0x2B	; 43
    af12:	89 2f       	mov	r24, r25
    af14:	8f 93       	push	r24
    af16:	80 e3       	ldi	r24, 0x30	; 48
    af18:	9b e2       	ldi	r25, 0x2B	; 43
    af1a:	8f 93       	push	r24
    af1c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    af20:	0f 90       	pop	r0
    af22:	0f 90       	pop	r0
    af24:	0f 90       	pop	r0
    af26:	0f 90       	pop	r0
    af28:	0f 90       	pop	r0
    af2a:	0f 90       	pop	r0
    af2c:	89 83       	std	Y+1, r24	; 0x01
    af2e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    af30:	89 81       	ldd	r24, Y+1	; 0x01
    af32:	9a 81       	ldd	r25, Y+2	; 0x02
    af34:	81 38       	cpi	r24, 0x81	; 129
    af36:	91 05       	cpc	r25, r1
    af38:	10 f0       	brcs	.+4      	; 0xaf3e <printHelp+0x7d0>
    af3a:	80 e8       	ldi	r24, 0x80	; 128
    af3c:	90 e0       	ldi	r25, 0x00	; 0
    af3e:	40 e0       	ldi	r20, 0x00	; 0
    af40:	68 2f       	mov	r22, r24
    af42:	80 e3       	ldi	r24, 0x30	; 48
    af44:	9b e2       	ldi	r25, 0x2B	; 43
    af46:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_EB_1);
    af4a:	8c e4       	ldi	r24, 0x4C	; 76
    af4c:	93 e3       	ldi	r25, 0x33	; 51
    af4e:	89 2f       	mov	r24, r25
    af50:	8f 93       	push	r24
    af52:	8c e4       	ldi	r24, 0x4C	; 76
    af54:	93 e3       	ldi	r25, 0x33	; 51
    af56:	8f 93       	push	r24
    af58:	1f 92       	push	r1
    af5a:	80 e8       	ldi	r24, 0x80	; 128
    af5c:	8f 93       	push	r24
    af5e:	80 e3       	ldi	r24, 0x30	; 48
    af60:	9b e2       	ldi	r25, 0x2B	; 43
    af62:	89 2f       	mov	r24, r25
    af64:	8f 93       	push	r24
    af66:	80 e3       	ldi	r24, 0x30	; 48
    af68:	9b e2       	ldi	r25, 0x2B	; 43
    af6a:	8f 93       	push	r24
    af6c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    af70:	0f 90       	pop	r0
    af72:	0f 90       	pop	r0
    af74:	0f 90       	pop	r0
    af76:	0f 90       	pop	r0
    af78:	0f 90       	pop	r0
    af7a:	0f 90       	pop	r0
    af7c:	89 83       	std	Y+1, r24	; 0x01
    af7e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    af80:	89 81       	ldd	r24, Y+1	; 0x01
    af82:	9a 81       	ldd	r25, Y+2	; 0x02
    af84:	81 38       	cpi	r24, 0x81	; 129
    af86:	91 05       	cpc	r25, r1
    af88:	10 f0       	brcs	.+4      	; 0xaf8e <printHelp+0x820>
    af8a:	80 e8       	ldi	r24, 0x80	; 128
    af8c:	90 e0       	ldi	r25, 0x00	; 0
    af8e:	40 e0       	ldi	r20, 0x00	; 0
    af90:	68 2f       	mov	r22, r24
    af92:	80 e3       	ldi	r24, 0x30	; 48
    af94:	9b e2       	ldi	r25, 0x2B	; 43
    af96:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ENV_T_1);
    af9a:	8c e6       	ldi	r24, 0x6C	; 108
    af9c:	93 e3       	ldi	r25, 0x33	; 51
    af9e:	89 2f       	mov	r24, r25
    afa0:	8f 93       	push	r24
    afa2:	8c e6       	ldi	r24, 0x6C	; 108
    afa4:	93 e3       	ldi	r25, 0x33	; 51
    afa6:	8f 93       	push	r24
    afa8:	1f 92       	push	r1
    afaa:	80 e8       	ldi	r24, 0x80	; 128
    afac:	8f 93       	push	r24
    afae:	80 e3       	ldi	r24, 0x30	; 48
    afb0:	9b e2       	ldi	r25, 0x2B	; 43
    afb2:	89 2f       	mov	r24, r25
    afb4:	8f 93       	push	r24
    afb6:	80 e3       	ldi	r24, 0x30	; 48
    afb8:	9b e2       	ldi	r25, 0x2B	; 43
    afba:	8f 93       	push	r24
    afbc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    afc0:	0f 90       	pop	r0
    afc2:	0f 90       	pop	r0
    afc4:	0f 90       	pop	r0
    afc6:	0f 90       	pop	r0
    afc8:	0f 90       	pop	r0
    afca:	0f 90       	pop	r0
    afcc:	89 83       	std	Y+1, r24	; 0x01
    afce:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    afd0:	89 81       	ldd	r24, Y+1	; 0x01
    afd2:	9a 81       	ldd	r25, Y+2	; 0x02
    afd4:	81 38       	cpi	r24, 0x81	; 129
    afd6:	91 05       	cpc	r25, r1
    afd8:	10 f0       	brcs	.+4      	; 0xafde <printHelp+0x870>
    afda:	80 e8       	ldi	r24, 0x80	; 128
    afdc:	90 e0       	ldi	r25, 0x00	; 0
    afde:	40 e0       	ldi	r20, 0x00	; 0
    afe0:	68 2f       	mov	r22, r24
    afe2:	80 e3       	ldi	r24, 0x30	; 48
    afe4:	9b e2       	ldi	r25, 0x2B	; 43
    afe6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_GSM_1);
    afea:	83 e9       	ldi	r24, 0x93	; 147
    afec:	93 e3       	ldi	r25, 0x33	; 51
    afee:	89 2f       	mov	r24, r25
    aff0:	8f 93       	push	r24
    aff2:	83 e9       	ldi	r24, 0x93	; 147
    aff4:	93 e3       	ldi	r25, 0x33	; 51
    aff6:	8f 93       	push	r24
    aff8:	1f 92       	push	r1
    affa:	80 e8       	ldi	r24, 0x80	; 128
    affc:	8f 93       	push	r24
    affe:	80 e3       	ldi	r24, 0x30	; 48
    b000:	9b e2       	ldi	r25, 0x2B	; 43
    b002:	89 2f       	mov	r24, r25
    b004:	8f 93       	push	r24
    b006:	80 e3       	ldi	r24, 0x30	; 48
    b008:	9b e2       	ldi	r25, 0x2B	; 43
    b00a:	8f 93       	push	r24
    b00c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b010:	0f 90       	pop	r0
    b012:	0f 90       	pop	r0
    b014:	0f 90       	pop	r0
    b016:	0f 90       	pop	r0
    b018:	0f 90       	pop	r0
    b01a:	0f 90       	pop	r0
    b01c:	89 83       	std	Y+1, r24	; 0x01
    b01e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b020:	89 81       	ldd	r24, Y+1	; 0x01
    b022:	9a 81       	ldd	r25, Y+2	; 0x02
    b024:	81 38       	cpi	r24, 0x81	; 129
    b026:	91 05       	cpc	r25, r1
    b028:	10 f0       	brcs	.+4      	; 0xb02e <printHelp+0x8c0>
    b02a:	80 e8       	ldi	r24, 0x80	; 128
    b02c:	90 e0       	ldi	r25, 0x00	; 0
    b02e:	40 e0       	ldi	r20, 0x00	; 0
    b030:	68 2f       	mov	r22, r24
    b032:	80 e3       	ldi	r24, 0x30	; 48
    b034:	9b e2       	ldi	r25, 0x2B	; 43
    b036:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_GSM_2);
    b03a:	89 ea       	ldi	r24, 0xA9	; 169
    b03c:	93 e3       	ldi	r25, 0x33	; 51
    b03e:	89 2f       	mov	r24, r25
    b040:	8f 93       	push	r24
    b042:	89 ea       	ldi	r24, 0xA9	; 169
    b044:	93 e3       	ldi	r25, 0x33	; 51
    b046:	8f 93       	push	r24
    b048:	1f 92       	push	r1
    b04a:	80 e8       	ldi	r24, 0x80	; 128
    b04c:	8f 93       	push	r24
    b04e:	80 e3       	ldi	r24, 0x30	; 48
    b050:	9b e2       	ldi	r25, 0x2B	; 43
    b052:	89 2f       	mov	r24, r25
    b054:	8f 93       	push	r24
    b056:	80 e3       	ldi	r24, 0x30	; 48
    b058:	9b e2       	ldi	r25, 0x2B	; 43
    b05a:	8f 93       	push	r24
    b05c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b060:	0f 90       	pop	r0
    b062:	0f 90       	pop	r0
    b064:	0f 90       	pop	r0
    b066:	0f 90       	pop	r0
    b068:	0f 90       	pop	r0
    b06a:	0f 90       	pop	r0
    b06c:	89 83       	std	Y+1, r24	; 0x01
    b06e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b070:	89 81       	ldd	r24, Y+1	; 0x01
    b072:	9a 81       	ldd	r25, Y+2	; 0x02
    b074:	81 38       	cpi	r24, 0x81	; 129
    b076:	91 05       	cpc	r25, r1
    b078:	10 f0       	brcs	.+4      	; 0xb07e <printHelp+0x910>
    b07a:	80 e8       	ldi	r24, 0x80	; 128
    b07c:	90 e0       	ldi	r25, 0x00	; 0
    b07e:	40 e0       	ldi	r20, 0x00	; 0
    b080:	68 2f       	mov	r22, r24
    b082:	80 e3       	ldi	r24, 0x30	; 48
    b084:	9b e2       	ldi	r25, 0x2B	; 43
    b086:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_GSM_3);
    b08a:	8d ec       	ldi	r24, 0xCD	; 205
    b08c:	93 e3       	ldi	r25, 0x33	; 51
    b08e:	89 2f       	mov	r24, r25
    b090:	8f 93       	push	r24
    b092:	8d ec       	ldi	r24, 0xCD	; 205
    b094:	93 e3       	ldi	r25, 0x33	; 51
    b096:	8f 93       	push	r24
    b098:	1f 92       	push	r1
    b09a:	80 e8       	ldi	r24, 0x80	; 128
    b09c:	8f 93       	push	r24
    b09e:	80 e3       	ldi	r24, 0x30	; 48
    b0a0:	9b e2       	ldi	r25, 0x2B	; 43
    b0a2:	89 2f       	mov	r24, r25
    b0a4:	8f 93       	push	r24
    b0a6:	80 e3       	ldi	r24, 0x30	; 48
    b0a8:	9b e2       	ldi	r25, 0x2B	; 43
    b0aa:	8f 93       	push	r24
    b0ac:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b0b0:	0f 90       	pop	r0
    b0b2:	0f 90       	pop	r0
    b0b4:	0f 90       	pop	r0
    b0b6:	0f 90       	pop	r0
    b0b8:	0f 90       	pop	r0
    b0ba:	0f 90       	pop	r0
    b0bc:	89 83       	std	Y+1, r24	; 0x01
    b0be:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b0c0:	89 81       	ldd	r24, Y+1	; 0x01
    b0c2:	9a 81       	ldd	r25, Y+2	; 0x02
    b0c4:	81 38       	cpi	r24, 0x81	; 129
    b0c6:	91 05       	cpc	r25, r1
    b0c8:	10 f0       	brcs	.+4      	; 0xb0ce <printHelp+0x960>
    b0ca:	80 e8       	ldi	r24, 0x80	; 128
    b0cc:	90 e0       	ldi	r25, 0x00	; 0
    b0ce:	40 e0       	ldi	r20, 0x00	; 0
    b0d0:	68 2f       	mov	r22, r24
    b0d2:	80 e3       	ldi	r24, 0x30	; 48
    b0d4:	9b e2       	ldi	r25, 0x2B	; 43
    b0d6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HELP_1);
    b0da:	8a ef       	ldi	r24, 0xFA	; 250
    b0dc:	93 e3       	ldi	r25, 0x33	; 51
    b0de:	89 2f       	mov	r24, r25
    b0e0:	8f 93       	push	r24
    b0e2:	8a ef       	ldi	r24, 0xFA	; 250
    b0e4:	93 e3       	ldi	r25, 0x33	; 51
    b0e6:	8f 93       	push	r24
    b0e8:	1f 92       	push	r1
    b0ea:	80 e8       	ldi	r24, 0x80	; 128
    b0ec:	8f 93       	push	r24
    b0ee:	80 e3       	ldi	r24, 0x30	; 48
    b0f0:	9b e2       	ldi	r25, 0x2B	; 43
    b0f2:	89 2f       	mov	r24, r25
    b0f4:	8f 93       	push	r24
    b0f6:	80 e3       	ldi	r24, 0x30	; 48
    b0f8:	9b e2       	ldi	r25, 0x2B	; 43
    b0fa:	8f 93       	push	r24
    b0fc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b100:	0f 90       	pop	r0
    b102:	0f 90       	pop	r0
    b104:	0f 90       	pop	r0
    b106:	0f 90       	pop	r0
    b108:	0f 90       	pop	r0
    b10a:	0f 90       	pop	r0
    b10c:	89 83       	std	Y+1, r24	; 0x01
    b10e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b110:	89 81       	ldd	r24, Y+1	; 0x01
    b112:	9a 81       	ldd	r25, Y+2	; 0x02
    b114:	81 38       	cpi	r24, 0x81	; 129
    b116:	91 05       	cpc	r25, r1
    b118:	10 f0       	brcs	.+4      	; 0xb11e <printHelp+0x9b0>
    b11a:	80 e8       	ldi	r24, 0x80	; 128
    b11c:	90 e0       	ldi	r25, 0x00	; 0
    b11e:	40 e0       	ldi	r20, 0x00	; 0
    b120:	68 2f       	mov	r22, r24
    b122:	80 e3       	ldi	r24, 0x30	; 48
    b124:	9b e2       	ldi	r25, 0x2B	; 43
    b126:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HELP_2);
    b12a:	87 e1       	ldi	r24, 0x17	; 23
    b12c:	94 e3       	ldi	r25, 0x34	; 52
    b12e:	89 2f       	mov	r24, r25
    b130:	8f 93       	push	r24
    b132:	87 e1       	ldi	r24, 0x17	; 23
    b134:	94 e3       	ldi	r25, 0x34	; 52
    b136:	8f 93       	push	r24
    b138:	1f 92       	push	r1
    b13a:	80 e8       	ldi	r24, 0x80	; 128
    b13c:	8f 93       	push	r24
    b13e:	80 e3       	ldi	r24, 0x30	; 48
    b140:	9b e2       	ldi	r25, 0x2B	; 43
    b142:	89 2f       	mov	r24, r25
    b144:	8f 93       	push	r24
    b146:	80 e3       	ldi	r24, 0x30	; 48
    b148:	9b e2       	ldi	r25, 0x2B	; 43
    b14a:	8f 93       	push	r24
    b14c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b150:	0f 90       	pop	r0
    b152:	0f 90       	pop	r0
    b154:	0f 90       	pop	r0
    b156:	0f 90       	pop	r0
    b158:	0f 90       	pop	r0
    b15a:	0f 90       	pop	r0
    b15c:	89 83       	std	Y+1, r24	; 0x01
    b15e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b160:	89 81       	ldd	r24, Y+1	; 0x01
    b162:	9a 81       	ldd	r25, Y+2	; 0x02
    b164:	81 38       	cpi	r24, 0x81	; 129
    b166:	91 05       	cpc	r25, r1
    b168:	10 f0       	brcs	.+4      	; 0xb16e <printHelp+0xa00>
    b16a:	80 e8       	ldi	r24, 0x80	; 128
    b16c:	90 e0       	ldi	r25, 0x00	; 0
    b16e:	40 e0       	ldi	r20, 0x00	; 0
    b170:	68 2f       	mov	r22, r24
    b172:	80 e3       	ldi	r24, 0x30	; 48
    b174:	9b e2       	ldi	r25, 0x2B	; 43
    b176:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_INFO_1);
    b17a:	86 e3       	ldi	r24, 0x36	; 54
    b17c:	94 e3       	ldi	r25, 0x34	; 52
    b17e:	89 2f       	mov	r24, r25
    b180:	8f 93       	push	r24
    b182:	86 e3       	ldi	r24, 0x36	; 54
    b184:	94 e3       	ldi	r25, 0x34	; 52
    b186:	8f 93       	push	r24
    b188:	1f 92       	push	r1
    b18a:	80 e8       	ldi	r24, 0x80	; 128
    b18c:	8f 93       	push	r24
    b18e:	80 e3       	ldi	r24, 0x30	; 48
    b190:	9b e2       	ldi	r25, 0x2B	; 43
    b192:	89 2f       	mov	r24, r25
    b194:	8f 93       	push	r24
    b196:	80 e3       	ldi	r24, 0x30	; 48
    b198:	9b e2       	ldi	r25, 0x2B	; 43
    b19a:	8f 93       	push	r24
    b19c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b1a0:	0f 90       	pop	r0
    b1a2:	0f 90       	pop	r0
    b1a4:	0f 90       	pop	r0
    b1a6:	0f 90       	pop	r0
    b1a8:	0f 90       	pop	r0
    b1aa:	0f 90       	pop	r0
    b1ac:	89 83       	std	Y+1, r24	; 0x01
    b1ae:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b1b0:	89 81       	ldd	r24, Y+1	; 0x01
    b1b2:	9a 81       	ldd	r25, Y+2	; 0x02
    b1b4:	81 38       	cpi	r24, 0x81	; 129
    b1b6:	91 05       	cpc	r25, r1
    b1b8:	10 f0       	brcs	.+4      	; 0xb1be <printHelp+0xa50>
    b1ba:	80 e8       	ldi	r24, 0x80	; 128
    b1bc:	90 e0       	ldi	r25, 0x00	; 0
    b1be:	40 e0       	ldi	r20, 0x00	; 0
    b1c0:	68 2f       	mov	r22, r24
    b1c2:	80 e3       	ldi	r24, 0x30	; 48
    b1c4:	9b e2       	ldi	r25, 0x2B	; 43
    b1c6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_INFO_2);
    b1ca:	85 e5       	ldi	r24, 0x55	; 85
    b1cc:	94 e3       	ldi	r25, 0x34	; 52
    b1ce:	89 2f       	mov	r24, r25
    b1d0:	8f 93       	push	r24
    b1d2:	85 e5       	ldi	r24, 0x55	; 85
    b1d4:	94 e3       	ldi	r25, 0x34	; 52
    b1d6:	8f 93       	push	r24
    b1d8:	1f 92       	push	r1
    b1da:	80 e8       	ldi	r24, 0x80	; 128
    b1dc:	8f 93       	push	r24
    b1de:	80 e3       	ldi	r24, 0x30	; 48
    b1e0:	9b e2       	ldi	r25, 0x2B	; 43
    b1e2:	89 2f       	mov	r24, r25
    b1e4:	8f 93       	push	r24
    b1e6:	80 e3       	ldi	r24, 0x30	; 48
    b1e8:	9b e2       	ldi	r25, 0x2B	; 43
    b1ea:	8f 93       	push	r24
    b1ec:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b1f0:	0f 90       	pop	r0
    b1f2:	0f 90       	pop	r0
    b1f4:	0f 90       	pop	r0
    b1f6:	0f 90       	pop	r0
    b1f8:	0f 90       	pop	r0
    b1fa:	0f 90       	pop	r0
    b1fc:	89 83       	std	Y+1, r24	; 0x01
    b1fe:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b200:	89 81       	ldd	r24, Y+1	; 0x01
    b202:	9a 81       	ldd	r25, Y+2	; 0x02
    b204:	81 38       	cpi	r24, 0x81	; 129
    b206:	91 05       	cpc	r25, r1
    b208:	10 f0       	brcs	.+4      	; 0xb20e <printHelp+0xaa0>
    b20a:	80 e8       	ldi	r24, 0x80	; 128
    b20c:	90 e0       	ldi	r25, 0x00	; 0
    b20e:	40 e0       	ldi	r20, 0x00	; 0
    b210:	68 2f       	mov	r22, r24
    b212:	80 e3       	ldi	r24, 0x30	; 48
    b214:	9b e2       	ldi	r25, 0x2B	; 43
    b216:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_INFO_3);
    b21a:	84 e6       	ldi	r24, 0x64	; 100
    b21c:	94 e3       	ldi	r25, 0x34	; 52
    b21e:	89 2f       	mov	r24, r25
    b220:	8f 93       	push	r24
    b222:	84 e6       	ldi	r24, 0x64	; 100
    b224:	94 e3       	ldi	r25, 0x34	; 52
    b226:	8f 93       	push	r24
    b228:	1f 92       	push	r1
    b22a:	80 e8       	ldi	r24, 0x80	; 128
    b22c:	8f 93       	push	r24
    b22e:	80 e3       	ldi	r24, 0x30	; 48
    b230:	9b e2       	ldi	r25, 0x2B	; 43
    b232:	89 2f       	mov	r24, r25
    b234:	8f 93       	push	r24
    b236:	80 e3       	ldi	r24, 0x30	; 48
    b238:	9b e2       	ldi	r25, 0x2B	; 43
    b23a:	8f 93       	push	r24
    b23c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b240:	0f 90       	pop	r0
    b242:	0f 90       	pop	r0
    b244:	0f 90       	pop	r0
    b246:	0f 90       	pop	r0
    b248:	0f 90       	pop	r0
    b24a:	0f 90       	pop	r0
    b24c:	89 83       	std	Y+1, r24	; 0x01
    b24e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b250:	89 81       	ldd	r24, Y+1	; 0x01
    b252:	9a 81       	ldd	r25, Y+2	; 0x02
    b254:	81 38       	cpi	r24, 0x81	; 129
    b256:	91 05       	cpc	r25, r1
    b258:	10 f0       	brcs	.+4      	; 0xb25e <printHelp+0xaf0>
    b25a:	80 e8       	ldi	r24, 0x80	; 128
    b25c:	90 e0       	ldi	r25, 0x00	; 0
    b25e:	40 e0       	ldi	r20, 0x00	; 0
    b260:	68 2f       	mov	r22, r24
    b262:	80 e3       	ldi	r24, 0x30	; 48
    b264:	9b e2       	ldi	r25, 0x2B	; 43
    b266:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_KB_1);
    b26a:	85 e7       	ldi	r24, 0x75	; 117
    b26c:	94 e3       	ldi	r25, 0x34	; 52
    b26e:	89 2f       	mov	r24, r25
    b270:	8f 93       	push	r24
    b272:	85 e7       	ldi	r24, 0x75	; 117
    b274:	94 e3       	ldi	r25, 0x34	; 52
    b276:	8f 93       	push	r24
    b278:	1f 92       	push	r1
    b27a:	80 e8       	ldi	r24, 0x80	; 128
    b27c:	8f 93       	push	r24
    b27e:	80 e3       	ldi	r24, 0x30	; 48
    b280:	9b e2       	ldi	r25, 0x2B	; 43
    b282:	89 2f       	mov	r24, r25
    b284:	8f 93       	push	r24
    b286:	80 e3       	ldi	r24, 0x30	; 48
    b288:	9b e2       	ldi	r25, 0x2B	; 43
    b28a:	8f 93       	push	r24
    b28c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b290:	0f 90       	pop	r0
    b292:	0f 90       	pop	r0
    b294:	0f 90       	pop	r0
    b296:	0f 90       	pop	r0
    b298:	0f 90       	pop	r0
    b29a:	0f 90       	pop	r0
    b29c:	89 83       	std	Y+1, r24	; 0x01
    b29e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b2a0:	89 81       	ldd	r24, Y+1	; 0x01
    b2a2:	9a 81       	ldd	r25, Y+2	; 0x02
    b2a4:	81 38       	cpi	r24, 0x81	; 129
    b2a6:	91 05       	cpc	r25, r1
    b2a8:	10 f0       	brcs	.+4      	; 0xb2ae <printHelp+0xb40>
    b2aa:	80 e8       	ldi	r24, 0x80	; 128
    b2ac:	90 e0       	ldi	r25, 0x00	; 0
    b2ae:	40 e0       	ldi	r20, 0x00	; 0
    b2b0:	68 2f       	mov	r22, r24
    b2b2:	80 e3       	ldi	r24, 0x30	; 48
    b2b4:	9b e2       	ldi	r25, 0x2B	; 43
    b2b6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_PT_1);
    b2ba:	83 e9       	ldi	r24, 0x93	; 147
    b2bc:	94 e3       	ldi	r25, 0x34	; 52
    b2be:	89 2f       	mov	r24, r25
    b2c0:	8f 93       	push	r24
    b2c2:	83 e9       	ldi	r24, 0x93	; 147
    b2c4:	94 e3       	ldi	r25, 0x34	; 52
    b2c6:	8f 93       	push	r24
    b2c8:	1f 92       	push	r1
    b2ca:	80 e8       	ldi	r24, 0x80	; 128
    b2cc:	8f 93       	push	r24
    b2ce:	80 e3       	ldi	r24, 0x30	; 48
    b2d0:	9b e2       	ldi	r25, 0x2B	; 43
    b2d2:	89 2f       	mov	r24, r25
    b2d4:	8f 93       	push	r24
    b2d6:	80 e3       	ldi	r24, 0x30	; 48
    b2d8:	9b e2       	ldi	r25, 0x2B	; 43
    b2da:	8f 93       	push	r24
    b2dc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b2e0:	0f 90       	pop	r0
    b2e2:	0f 90       	pop	r0
    b2e4:	0f 90       	pop	r0
    b2e6:	0f 90       	pop	r0
    b2e8:	0f 90       	pop	r0
    b2ea:	0f 90       	pop	r0
    b2ec:	89 83       	std	Y+1, r24	; 0x01
    b2ee:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b2f0:	89 81       	ldd	r24, Y+1	; 0x01
    b2f2:	9a 81       	ldd	r25, Y+2	; 0x02
    b2f4:	81 38       	cpi	r24, 0x81	; 129
    b2f6:	91 05       	cpc	r25, r1
    b2f8:	10 f0       	brcs	.+4      	; 0xb2fe <printHelp+0xb90>
    b2fa:	80 e8       	ldi	r24, 0x80	; 128
    b2fc:	90 e0       	ldi	r25, 0x00	; 0
    b2fe:	40 e0       	ldi	r20, 0x00	; 0
    b300:	68 2f       	mov	r22, r24
    b302:	80 e3       	ldi	r24, 0x30	; 48
    b304:	9b e2       	ldi	r25, 0x2B	; 43
    b306:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_PT_2);
    b30a:	8c ea       	ldi	r24, 0xAC	; 172
    b30c:	94 e3       	ldi	r25, 0x34	; 52
    b30e:	89 2f       	mov	r24, r25
    b310:	8f 93       	push	r24
    b312:	8c ea       	ldi	r24, 0xAC	; 172
    b314:	94 e3       	ldi	r25, 0x34	; 52
    b316:	8f 93       	push	r24
    b318:	1f 92       	push	r1
    b31a:	80 e8       	ldi	r24, 0x80	; 128
    b31c:	8f 93       	push	r24
    b31e:	80 e3       	ldi	r24, 0x30	; 48
    b320:	9b e2       	ldi	r25, 0x2B	; 43
    b322:	89 2f       	mov	r24, r25
    b324:	8f 93       	push	r24
    b326:	80 e3       	ldi	r24, 0x30	; 48
    b328:	9b e2       	ldi	r25, 0x2B	; 43
    b32a:	8f 93       	push	r24
    b32c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b330:	0f 90       	pop	r0
    b332:	0f 90       	pop	r0
    b334:	0f 90       	pop	r0
    b336:	0f 90       	pop	r0
    b338:	0f 90       	pop	r0
    b33a:	0f 90       	pop	r0
    b33c:	89 83       	std	Y+1, r24	; 0x01
    b33e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b340:	89 81       	ldd	r24, Y+1	; 0x01
    b342:	9a 81       	ldd	r25, Y+2	; 0x02
    b344:	81 38       	cpi	r24, 0x81	; 129
    b346:	91 05       	cpc	r25, r1
    b348:	10 f0       	brcs	.+4      	; 0xb34e <printHelp+0xbe0>
    b34a:	80 e8       	ldi	r24, 0x80	; 128
    b34c:	90 e0       	ldi	r25, 0x00	; 0
    b34e:	40 e0       	ldi	r20, 0x00	; 0
    b350:	68 2f       	mov	r22, r24
    b352:	80 e3       	ldi	r24, 0x30	; 48
    b354:	9b e2       	ldi	r25, 0x2B	; 43
    b356:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_QNH_AUTO_1);
    b35a:	8b ec       	ldi	r24, 0xCB	; 203
    b35c:	94 e3       	ldi	r25, 0x34	; 52
    b35e:	89 2f       	mov	r24, r25
    b360:	8f 93       	push	r24
    b362:	8b ec       	ldi	r24, 0xCB	; 203
    b364:	94 e3       	ldi	r25, 0x34	; 52
    b366:	8f 93       	push	r24
    b368:	1f 92       	push	r1
    b36a:	80 e8       	ldi	r24, 0x80	; 128
    b36c:	8f 93       	push	r24
    b36e:	80 e3       	ldi	r24, 0x30	; 48
    b370:	9b e2       	ldi	r25, 0x2B	; 43
    b372:	89 2f       	mov	r24, r25
    b374:	8f 93       	push	r24
    b376:	80 e3       	ldi	r24, 0x30	; 48
    b378:	9b e2       	ldi	r25, 0x2B	; 43
    b37a:	8f 93       	push	r24
    b37c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b380:	0f 90       	pop	r0
    b382:	0f 90       	pop	r0
    b384:	0f 90       	pop	r0
    b386:	0f 90       	pop	r0
    b388:	0f 90       	pop	r0
    b38a:	0f 90       	pop	r0
    b38c:	89 83       	std	Y+1, r24	; 0x01
    b38e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b390:	89 81       	ldd	r24, Y+1	; 0x01
    b392:	9a 81       	ldd	r25, Y+2	; 0x02
    b394:	81 38       	cpi	r24, 0x81	; 129
    b396:	91 05       	cpc	r25, r1
    b398:	10 f0       	brcs	.+4      	; 0xb39e <printHelp+0xc30>
    b39a:	80 e8       	ldi	r24, 0x80	; 128
    b39c:	90 e0       	ldi	r25, 0x00	; 0
    b39e:	40 e0       	ldi	r20, 0x00	; 0
    b3a0:	68 2f       	mov	r22, r24
    b3a2:	80 e3       	ldi	r24, 0x30	; 48
    b3a4:	9b e2       	ldi	r25, 0x2B	; 43
    b3a6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_QNH_M_1);
    b3aa:	82 ef       	ldi	r24, 0xF2	; 242
    b3ac:	94 e3       	ldi	r25, 0x34	; 52
    b3ae:	89 2f       	mov	r24, r25
    b3b0:	8f 93       	push	r24
    b3b2:	82 ef       	ldi	r24, 0xF2	; 242
    b3b4:	94 e3       	ldi	r25, 0x34	; 52
    b3b6:	8f 93       	push	r24
    b3b8:	1f 92       	push	r1
    b3ba:	80 e8       	ldi	r24, 0x80	; 128
    b3bc:	8f 93       	push	r24
    b3be:	80 e3       	ldi	r24, 0x30	; 48
    b3c0:	9b e2       	ldi	r25, 0x2B	; 43
    b3c2:	89 2f       	mov	r24, r25
    b3c4:	8f 93       	push	r24
    b3c6:	80 e3       	ldi	r24, 0x30	; 48
    b3c8:	9b e2       	ldi	r25, 0x2B	; 43
    b3ca:	8f 93       	push	r24
    b3cc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b3d0:	0f 90       	pop	r0
    b3d2:	0f 90       	pop	r0
    b3d4:	0f 90       	pop	r0
    b3d6:	0f 90       	pop	r0
    b3d8:	0f 90       	pop	r0
    b3da:	0f 90       	pop	r0
    b3dc:	89 83       	std	Y+1, r24	; 0x01
    b3de:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b3e0:	89 81       	ldd	r24, Y+1	; 0x01
    b3e2:	9a 81       	ldd	r25, Y+2	; 0x02
    b3e4:	81 38       	cpi	r24, 0x81	; 129
    b3e6:	91 05       	cpc	r25, r1
    b3e8:	10 f0       	brcs	.+4      	; 0xb3ee <printHelp+0xc80>
    b3ea:	80 e8       	ldi	r24, 0x80	; 128
    b3ec:	90 e0       	ldi	r25, 0x00	; 0
    b3ee:	40 e0       	ldi	r20, 0x00	; 0
    b3f0:	68 2f       	mov	r22, r24
    b3f2:	80 e3       	ldi	r24, 0x30	; 48
    b3f4:	9b e2       	ldi	r25, 0x2B	; 43
    b3f6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_RESET_1);
    b3fa:	8a e1       	ldi	r24, 0x1A	; 26
    b3fc:	95 e3       	ldi	r25, 0x35	; 53
    b3fe:	89 2f       	mov	r24, r25
    b400:	8f 93       	push	r24
    b402:	8a e1       	ldi	r24, 0x1A	; 26
    b404:	95 e3       	ldi	r25, 0x35	; 53
    b406:	8f 93       	push	r24
    b408:	1f 92       	push	r1
    b40a:	80 e8       	ldi	r24, 0x80	; 128
    b40c:	8f 93       	push	r24
    b40e:	80 e3       	ldi	r24, 0x30	; 48
    b410:	9b e2       	ldi	r25, 0x2B	; 43
    b412:	89 2f       	mov	r24, r25
    b414:	8f 93       	push	r24
    b416:	80 e3       	ldi	r24, 0x30	; 48
    b418:	9b e2       	ldi	r25, 0x2B	; 43
    b41a:	8f 93       	push	r24
    b41c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b420:	0f 90       	pop	r0
    b422:	0f 90       	pop	r0
    b424:	0f 90       	pop	r0
    b426:	0f 90       	pop	r0
    b428:	0f 90       	pop	r0
    b42a:	0f 90       	pop	r0
    b42c:	89 83       	std	Y+1, r24	; 0x01
    b42e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b430:	89 81       	ldd	r24, Y+1	; 0x01
    b432:	9a 81       	ldd	r25, Y+2	; 0x02
    b434:	81 38       	cpi	r24, 0x81	; 129
    b436:	91 05       	cpc	r25, r1
    b438:	10 f0       	brcs	.+4      	; 0xb43e <printHelp+0xcd0>
    b43a:	80 e8       	ldi	r24, 0x80	; 128
    b43c:	90 e0       	ldi	r25, 0x00	; 0
    b43e:	40 e0       	ldi	r20, 0x00	; 0
    b440:	68 2f       	mov	r22, r24
    b442:	80 e3       	ldi	r24, 0x30	; 48
    b444:	9b e2       	ldi	r25, 0x2B	; 43
    b446:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_SHUT_1);
    b44a:	82 e3       	ldi	r24, 0x32	; 50
    b44c:	95 e3       	ldi	r25, 0x35	; 53
    b44e:	89 2f       	mov	r24, r25
    b450:	8f 93       	push	r24
    b452:	82 e3       	ldi	r24, 0x32	; 50
    b454:	95 e3       	ldi	r25, 0x35	; 53
    b456:	8f 93       	push	r24
    b458:	1f 92       	push	r1
    b45a:	80 e8       	ldi	r24, 0x80	; 128
    b45c:	8f 93       	push	r24
    b45e:	80 e3       	ldi	r24, 0x30	; 48
    b460:	9b e2       	ldi	r25, 0x2B	; 43
    b462:	89 2f       	mov	r24, r25
    b464:	8f 93       	push	r24
    b466:	80 e3       	ldi	r24, 0x30	; 48
    b468:	9b e2       	ldi	r25, 0x2B	; 43
    b46a:	8f 93       	push	r24
    b46c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b470:	0f 90       	pop	r0
    b472:	0f 90       	pop	r0
    b474:	0f 90       	pop	r0
    b476:	0f 90       	pop	r0
    b478:	0f 90       	pop	r0
    b47a:	0f 90       	pop	r0
    b47c:	89 83       	std	Y+1, r24	; 0x01
    b47e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b480:	89 81       	ldd	r24, Y+1	; 0x01
    b482:	9a 81       	ldd	r25, Y+2	; 0x02
    b484:	81 38       	cpi	r24, 0x81	; 129
    b486:	91 05       	cpc	r25, r1
    b488:	10 f0       	brcs	.+4      	; 0xb48e <printHelp+0xd20>
    b48a:	80 e8       	ldi	r24, 0x80	; 128
    b48c:	90 e0       	ldi	r25, 0x00	; 0
    b48e:	40 e0       	ldi	r20, 0x00	; 0
    b490:	68 2f       	mov	r22, r24
    b492:	80 e3       	ldi	r24, 0x30	; 48
    b494:	9b e2       	ldi	r25, 0x2B	; 43
    b496:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_XO_1);
    b49a:	8f e4       	ldi	r24, 0x4F	; 79
    b49c:	95 e3       	ldi	r25, 0x35	; 53
    b49e:	89 2f       	mov	r24, r25
    b4a0:	8f 93       	push	r24
    b4a2:	8f e4       	ldi	r24, 0x4F	; 79
    b4a4:	95 e3       	ldi	r25, 0x35	; 53
    b4a6:	8f 93       	push	r24
    b4a8:	1f 92       	push	r1
    b4aa:	80 e8       	ldi	r24, 0x80	; 128
    b4ac:	8f 93       	push	r24
    b4ae:	80 e3       	ldi	r24, 0x30	; 48
    b4b0:	9b e2       	ldi	r25, 0x2B	; 43
    b4b2:	89 2f       	mov	r24, r25
    b4b4:	8f 93       	push	r24
    b4b6:	80 e3       	ldi	r24, 0x30	; 48
    b4b8:	9b e2       	ldi	r25, 0x2B	; 43
    b4ba:	8f 93       	push	r24
    b4bc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b4c0:	0f 90       	pop	r0
    b4c2:	0f 90       	pop	r0
    b4c4:	0f 90       	pop	r0
    b4c6:	0f 90       	pop	r0
    b4c8:	0f 90       	pop	r0
    b4ca:	0f 90       	pop	r0
    b4cc:	89 83       	std	Y+1, r24	; 0x01
    b4ce:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b4d0:	89 81       	ldd	r24, Y+1	; 0x01
    b4d2:	9a 81       	ldd	r25, Y+2	; 0x02
    b4d4:	81 38       	cpi	r24, 0x81	; 129
    b4d6:	91 05       	cpc	r25, r1
    b4d8:	10 f0       	brcs	.+4      	; 0xb4de <printHelp+0xd70>
    b4da:	80 e8       	ldi	r24, 0x80	; 128
    b4dc:	90 e0       	ldi	r25, 0x00	; 0
    b4de:	40 e0       	ldi	r20, 0x00	; 0
    b4e0:	68 2f       	mov	r22, r24
    b4e2:	80 e3       	ldi	r24, 0x30	; 48
    b4e4:	9b e2       	ldi	r25, 0x2B	; 43
    b4e6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_XO_2);
    b4ea:	83 e7       	ldi	r24, 0x73	; 115
    b4ec:	95 e3       	ldi	r25, 0x35	; 53
    b4ee:	89 2f       	mov	r24, r25
    b4f0:	8f 93       	push	r24
    b4f2:	83 e7       	ldi	r24, 0x73	; 115
    b4f4:	95 e3       	ldi	r25, 0x35	; 53
    b4f6:	8f 93       	push	r24
    b4f8:	1f 92       	push	r1
    b4fa:	80 e8       	ldi	r24, 0x80	; 128
    b4fc:	8f 93       	push	r24
    b4fe:	80 e3       	ldi	r24, 0x30	; 48
    b500:	9b e2       	ldi	r25, 0x2B	; 43
    b502:	89 2f       	mov	r24, r25
    b504:	8f 93       	push	r24
    b506:	80 e3       	ldi	r24, 0x30	; 48
    b508:	9b e2       	ldi	r25, 0x2B	; 43
    b50a:	8f 93       	push	r24
    b50c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b510:	0f 90       	pop	r0
    b512:	0f 90       	pop	r0
    b514:	0f 90       	pop	r0
    b516:	0f 90       	pop	r0
    b518:	0f 90       	pop	r0
    b51a:	0f 90       	pop	r0
    b51c:	89 83       	std	Y+1, r24	; 0x01
    b51e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b520:	89 81       	ldd	r24, Y+1	; 0x01
    b522:	9a 81       	ldd	r25, Y+2	; 0x02
    b524:	81 38       	cpi	r24, 0x81	; 129
    b526:	91 05       	cpc	r25, r1
    b528:	10 f0       	brcs	.+4      	; 0xb52e <printHelp+0xdc0>
    b52a:	80 e8       	ldi	r24, 0x80	; 128
    b52c:	90 e0       	ldi	r25, 0x00	; 0
    b52e:	40 e0       	ldi	r20, 0x00	; 0
    b530:	68 2f       	mov	r22, r24
    b532:	80 e3       	ldi	r24, 0x30	; 48
    b534:	9b e2       	ldi	r25, 0x2B	; 43
    b536:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_NewLine);
    b53a:	80 e8       	ldi	r24, 0x80	; 128
    b53c:	95 e3       	ldi	r25, 0x35	; 53
    b53e:	89 2f       	mov	r24, r25
    b540:	8f 93       	push	r24
    b542:	80 e8       	ldi	r24, 0x80	; 128
    b544:	95 e3       	ldi	r25, 0x35	; 53
    b546:	8f 93       	push	r24
    b548:	1f 92       	push	r1
    b54a:	80 e8       	ldi	r24, 0x80	; 128
    b54c:	8f 93       	push	r24
    b54e:	80 e3       	ldi	r24, 0x30	; 48
    b550:	9b e2       	ldi	r25, 0x2B	; 43
    b552:	89 2f       	mov	r24, r25
    b554:	8f 93       	push	r24
    b556:	80 e3       	ldi	r24, 0x30	; 48
    b558:	9b e2       	ldi	r25, 0x2B	; 43
    b55a:	8f 93       	push	r24
    b55c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b560:	0f 90       	pop	r0
    b562:	0f 90       	pop	r0
    b564:	0f 90       	pop	r0
    b566:	0f 90       	pop	r0
    b568:	0f 90       	pop	r0
    b56a:	0f 90       	pop	r0
    b56c:	89 83       	std	Y+1, r24	; 0x01
    b56e:	9a 83       	std	Y+2, r25	; 0x02
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b570:	89 81       	ldd	r24, Y+1	; 0x01
    b572:	9a 81       	ldd	r25, Y+2	; 0x02
    b574:	81 38       	cpi	r24, 0x81	; 129
    b576:	91 05       	cpc	r25, r1
    b578:	10 f0       	brcs	.+4      	; 0xb57e <printHelp+0xe10>
    b57a:	80 e8       	ldi	r24, 0x80	; 128
    b57c:	90 e0       	ldi	r25, 0x00	; 0
    b57e:	40 e0       	ldi	r20, 0x00	; 0
    b580:	68 2f       	mov	r22, r24
    b582:	80 e3       	ldi	r24, 0x30	; 48
    b584:	9b e2       	ldi	r25, 0x2B	; 43
    b586:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

	if (!s_again) {
    b58a:	90 91 b7 23 	lds	r25, 0x23B7	; 0x8023b7 <s_again.8132>
    b58e:	81 e0       	ldi	r24, 0x01	; 1
    b590:	89 27       	eor	r24, r25
    b592:	88 23       	and	r24, r24
    b594:	59 f1       	breq	.+86     	; 0xb5ec <printHelp+0xe7e>
		s_again = true;
    b596:	81 e0       	ldi	r24, 0x01	; 1
    b598:	80 93 b7 23 	sts	0x23B7, r24	; 0x8023b7 <s_again.8132>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    b59c:	83 e8       	ldi	r24, 0x83	; 131
    b59e:	95 e3       	ldi	r25, 0x35	; 53
    b5a0:	89 2f       	mov	r24, r25
    b5a2:	8f 93       	push	r24
    b5a4:	83 e8       	ldi	r24, 0x83	; 131
    b5a6:	95 e3       	ldi	r25, 0x35	; 53
    b5a8:	8f 93       	push	r24
    b5aa:	1f 92       	push	r1
    b5ac:	80 e8       	ldi	r24, 0x80	; 128
    b5ae:	8f 93       	push	r24
    b5b0:	80 e3       	ldi	r24, 0x30	; 48
    b5b2:	9b e2       	ldi	r25, 0x2B	; 43
    b5b4:	89 2f       	mov	r24, r25
    b5b6:	8f 93       	push	r24
    b5b8:	80 e3       	ldi	r24, 0x30	; 48
    b5ba:	9b e2       	ldi	r25, 0x2B	; 43
    b5bc:	8f 93       	push	r24
    b5be:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    b5c2:	0f 90       	pop	r0
    b5c4:	0f 90       	pop	r0
    b5c6:	0f 90       	pop	r0
    b5c8:	0f 90       	pop	r0
    b5ca:	0f 90       	pop	r0
    b5cc:	0f 90       	pop	r0
    b5ce:	89 83       	std	Y+1, r24	; 0x01
    b5d0:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    b5d2:	89 81       	ldd	r24, Y+1	; 0x01
    b5d4:	9a 81       	ldd	r25, Y+2	; 0x02
    b5d6:	81 38       	cpi	r24, 0x81	; 129
    b5d8:	91 05       	cpc	r25, r1
    b5da:	10 f0       	brcs	.+4      	; 0xb5e0 <printHelp+0xe72>
    b5dc:	80 e8       	ldi	r24, 0x80	; 128
    b5de:	90 e0       	ldi	r25, 0x00	; 0
    b5e0:	40 e0       	ldi	r20, 0x00	; 0
    b5e2:	68 2f       	mov	r22, r24
    b5e4:	80 e3       	ldi	r24, 0x30	; 48
    b5e6:	9b e2       	ldi	r25, 0x2B	; 43
    b5e8:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
	}
}
    b5ec:	00 00       	nop
    b5ee:	0f 90       	pop	r0
    b5f0:	0f 90       	pop	r0
    b5f2:	df 91       	pop	r29
    b5f4:	cf 91       	pop	r28
    b5f6:	08 95       	ret

0000b5f8 <executeCmdLine>:
PROGMEM_DECLARE(const char, PM_IP_CMD_shut[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_xo[]);
PROGMEM_DECLARE(const char, PM_UNKNOWN_01[]);

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
    b5f8:	ef 92       	push	r14
    b5fa:	ff 92       	push	r15
    b5fc:	0f 93       	push	r16
    b5fe:	1f 93       	push	r17
    b600:	cf 93       	push	r28
    b602:	df 93       	push	r29
    b604:	cd b7       	in	r28, 0x3d	; 61
    b606:	de b7       	in	r29, 0x3e	; 62
    b608:	ed 97       	sbiw	r28, 0x3d	; 61
    b60a:	cd bf       	out	0x3d, r28	; 61
    b60c:	de bf       	out	0x3e, r29	; 62
    b60e:	8b af       	std	Y+59, r24	; 0x3b
    b610:	9c af       	std	Y+60, r25	; 0x3c
    b612:	6d af       	std	Y+61, r22	; 0x3d
	/* Process command */
	{
		if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc, sizeof(PM_IP_CMD_adc) - 1)) {
    b614:	8b ad       	ldd	r24, Y+59	; 0x3b
    b616:	9c ad       	ldd	r25, Y+60	; 0x3c
    b618:	44 e0       	ldi	r20, 0x04	; 4
    b61a:	50 e0       	ldi	r21, 0x00	; 0
    b61c:	68 e8       	ldi	r22, 0x88	; 136
    b61e:	75 e3       	ldi	r23, 0x35	; 53
    b620:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b624:	89 2b       	or	r24, r25
    b626:	01 f5       	brne	.+64     	; 0xb668 <executeCmdLine+0x70>
			int val[1] = { 0 };
    b628:	1d 82       	std	Y+5, r1	; 0x05
    b62a:	1e 82       	std	Y+6, r1	; 0x06
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b62c:	8b ad       	ldd	r24, Y+59	; 0x3b
    b62e:	9c ad       	ldd	r25, Y+60	; 0x3c
    b630:	04 96       	adiw	r24, 0x04	; 4
    b632:	9e 01       	movw	r18, r28
    b634:	2b 5f       	subi	r18, 0xFB	; 251
    b636:	3f 4f       	sbci	r19, 0xFF	; 255
    b638:	79 01       	movw	r14, r18
    b63a:	00 e0       	ldi	r16, 0x00	; 0
    b63c:	10 e0       	ldi	r17, 0x00	; 0
    b63e:	20 e0       	ldi	r18, 0x00	; 0
    b640:	30 e0       	ldi	r19, 0x00	; 0
    b642:	43 e0       	ldi	r20, 0x03	; 3
    b644:	50 e0       	ldi	r21, 0x00	; 0
    b646:	60 e0       	ldi	r22, 0x00	; 0
    b648:	70 e0       	ldi	r23, 0x00	; 0
    b64a:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    b64e:	89 2b       	or	r24, r25
    b650:	09 f4       	brne	.+2      	; 0xb654 <executeCmdLine+0x5c>
    b652:	93 c3       	rjmp	.+1830   	; 0xbd7a <executeCmdLine+0x782>
				adc_app_enable(val[0] != 0);
    b654:	8d 81       	ldd	r24, Y+5	; 0x05
    b656:	9e 81       	ldd	r25, Y+6	; 0x06
    b658:	21 e0       	ldi	r18, 0x01	; 1
    b65a:	89 2b       	or	r24, r25
    b65c:	09 f4       	brne	.+2      	; 0xb660 <executeCmdLine+0x68>
    b65e:	20 e0       	ldi	r18, 0x00	; 0
    b660:	82 2f       	mov	r24, r18
    b662:	0e 94 11 de 	call	0x1bc22	; 0x1bc22 <adc_app_enable>
    b666:	89 c3       	rjmp	.+1810   	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_call,	sizeof(PM_IP_CMD_aprs_call) - 1)) {
    b668:	8b ad       	ldd	r24, Y+59	; 0x3b
    b66a:	9c ad       	ldd	r25, Y+60	; 0x3c
    b66c:	4a e0       	ldi	r20, 0x0A	; 10
    b66e:	50 e0       	ldi	r21, 0x00	; 0
    b670:	63 e9       	ldi	r22, 0x93	; 147
    b672:	75 e3       	ldi	r23, 0x35	; 53
    b674:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b678:	89 2b       	or	r24, r25
    b67a:	31 f4       	brne	.+12     	; 0xb688 <executeCmdLine+0x90>
			aprs_call_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_call) - 1));
    b67c:	8b ad       	ldd	r24, Y+59	; 0x3b
    b67e:	9c ad       	ldd	r25, Y+60	; 0x3c
    b680:	0a 96       	adiw	r24, 0x0a	; 10
    b682:	0e 94 4b de 	call	0x1bc96	; 0x1bc96 <aprs_call_update>
    b686:	79 c3       	rjmp	.+1778   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ssid,	sizeof(PM_IP_CMD_aprs_ssid) - 1)) {
    b688:	8b ad       	ldd	r24, Y+59	; 0x3b
    b68a:	9c ad       	ldd	r25, Y+60	; 0x3c
    b68c:	4a e0       	ldi	r20, 0x0A	; 10
    b68e:	50 e0       	ldi	r21, 0x00	; 0
    b690:	6e e9       	ldi	r22, 0x9E	; 158
    b692:	75 e3       	ldi	r23, 0x35	; 53
    b694:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b698:	89 2b       	or	r24, r25
    b69a:	31 f4       	brne	.+12     	; 0xb6a8 <executeCmdLine+0xb0>
			aprs_ssid_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ssid) - 1));
    b69c:	8b ad       	ldd	r24, Y+59	; 0x3b
    b69e:	9c ad       	ldd	r25, Y+60	; 0x3c
    b6a0:	0a 96       	adiw	r24, 0x0a	; 10
    b6a2:	0e 94 eb de 	call	0x1bdd6	; 0x1bdd6 <aprs_ssid_update>
    b6a6:	69 c3       	rjmp	.+1746   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_user,	sizeof(PM_IP_CMD_aprs_user) - 1)) {
    b6a8:	8b ad       	ldd	r24, Y+59	; 0x3b
    b6aa:	9c ad       	ldd	r25, Y+60	; 0x3c
    b6ac:	4a e0       	ldi	r20, 0x0A	; 10
    b6ae:	50 e0       	ldi	r21, 0x00	; 0
    b6b0:	69 ea       	ldi	r22, 0xA9	; 169
    b6b2:	75 e3       	ldi	r23, 0x35	; 53
    b6b4:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b6b8:	89 2b       	or	r24, r25
    b6ba:	31 f4       	brne	.+12     	; 0xb6c8 <executeCmdLine+0xd0>
			aprs_user_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_user) - 1));
    b6bc:	8b ad       	ldd	r24, Y+59	; 0x3b
    b6be:	9c ad       	ldd	r25, Y+60	; 0x3c
    b6c0:	0a 96       	adiw	r24, 0x0a	; 10
    b6c2:	0e 94 5d df 	call	0x1beba	; 0x1beba <aprs_user_update>
    b6c6:	59 c3       	rjmp	.+1714   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_pwd,	sizeof(PM_IP_CMD_aprs_pwd) - 1)) {
    b6c8:	8b ad       	ldd	r24, Y+59	; 0x3b
    b6ca:	9c ad       	ldd	r25, Y+60	; 0x3c
    b6cc:	49 e0       	ldi	r20, 0x09	; 9
    b6ce:	50 e0       	ldi	r21, 0x00	; 0
    b6d0:	64 eb       	ldi	r22, 0xB4	; 180
    b6d2:	75 e3       	ldi	r23, 0x35	; 53
    b6d4:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b6d8:	89 2b       	or	r24, r25
    b6da:	31 f4       	brne	.+12     	; 0xb6e8 <executeCmdLine+0xf0>
			aprs_pwd_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_pwd) - 1));
    b6dc:	8b ad       	ldd	r24, Y+59	; 0x3b
    b6de:	9c ad       	ldd	r25, Y+60	; 0x3c
    b6e0:	09 96       	adiw	r24, 0x09	; 9
    b6e2:	0e 94 c3 df 	call	0x1bf86	; 0x1bf86 <aprs_pwd_update>
    b6e6:	49 c3       	rjmp	.+1682   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_num,	sizeof(PM_IP_CMD_aprs_num) - 1)) {
    b6e8:	8b ad       	ldd	r24, Y+59	; 0x3b
    b6ea:	9c ad       	ldd	r25, Y+60	; 0x3c
    b6ec:	45 e0       	ldi	r20, 0x05	; 5
    b6ee:	50 e0       	ldi	r21, 0x00	; 0
    b6f0:	6d e8       	ldi	r22, 0x8D	; 141
    b6f2:	75 e3       	ldi	r23, 0x35	; 53
    b6f4:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b6f8:	89 2b       	or	r24, r25
    b6fa:	d9 f4       	brne	.+54     	; 0xb732 <executeCmdLine+0x13a>
			int val[1] = { 0 };
    b6fc:	1f 82       	std	Y+7, r1	; 0x07
    b6fe:	18 86       	std	Y+8, r1	; 0x08
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b700:	8b ad       	ldd	r24, Y+59	; 0x3b
    b702:	9c ad       	ldd	r25, Y+60	; 0x3c
    b704:	05 96       	adiw	r24, 0x05	; 5
    b706:	9e 01       	movw	r18, r28
    b708:	29 5f       	subi	r18, 0xF9	; 249
    b70a:	3f 4f       	sbci	r19, 0xFF	; 255
    b70c:	79 01       	movw	r14, r18
    b70e:	00 e0       	ldi	r16, 0x00	; 0
    b710:	10 e0       	ldi	r17, 0x00	; 0
    b712:	20 e0       	ldi	r18, 0x00	; 0
    b714:	30 e0       	ldi	r19, 0x00	; 0
    b716:	43 e0       	ldi	r20, 0x03	; 3
    b718:	50 e0       	ldi	r21, 0x00	; 0
    b71a:	60 e0       	ldi	r22, 0x00	; 0
    b71c:	70 e0       	ldi	r23, 0x00	; 0
    b71e:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    b722:	89 2b       	or	r24, r25
    b724:	09 f4       	brne	.+2      	; 0xb728 <executeCmdLine+0x130>
    b726:	29 c3       	rjmp	.+1618   	; 0xbd7a <executeCmdLine+0x782>
				aprs_num_update(val[0]);
    b728:	8f 81       	ldd	r24, Y+7	; 0x07
    b72a:	98 85       	ldd	r25, Y+8	; 0x08
    b72c:	0e 94 35 de 	call	0x1bc6a	; 0x1bc6a <aprs_num_update>
    b730:	24 c3       	rjmp	.+1608   	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b732:	8b ad       	ldd	r24, Y+59	; 0x3b
    b734:	9c ad       	ldd	r25, Y+60	; 0x3c
    b736:	42 e0       	ldi	r20, 0x02	; 2
    b738:	50 e0       	ldi	r21, 0x00	; 0
    b73a:	6e eb       	ldi	r22, 0xBE	; 190
    b73c:	75 e3       	ldi	r23, 0x35	; 53
    b73e:	0f 94 aa 33 	call	0x26754	; 0x26754 <strncasecmp_P>
    b742:	89 2b       	or	r24, r25
    b744:	b1 f0       	breq	.+44     	; 0xb772 <executeCmdLine+0x17a>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b746:	8b ad       	ldd	r24, Y+59	; 0x3b
    b748:	9c ad       	ldd	r25, Y+60	; 0x3c
    b74a:	42 e0       	ldi	r20, 0x02	; 2
    b74c:	50 e0       	ldi	r21, 0x00	; 0
    b74e:	61 ec       	ldi	r22, 0xC1	; 193
    b750:	75 e3       	ldi	r23, 0x35	; 53
    b752:	0f 94 aa 33 	call	0x26754	; 0x26754 <strncasecmp_P>
			int val[1] = { 0 };
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b756:	89 2b       	or	r24, r25
    b758:	61 f0       	breq	.+24     	; 0xb772 <executeCmdLine+0x17a>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b75a:	8b ad       	ldd	r24, Y+59	; 0x3b
    b75c:	9c ad       	ldd	r25, Y+60	; 0x3c
    b75e:	fc 01       	movw	r30, r24
    b760:	80 81       	ld	r24, Z
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b762:	18 16       	cp	r1, r24
    b764:	94 f4       	brge	.+36     	; 0xb78a <executeCmdLine+0x192>
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b766:	8b ad       	ldd	r24, Y+59	; 0x3b
    b768:	9c ad       	ldd	r25, Y+60	; 0x3c
    b76a:	fc 01       	movw	r30, r24
    b76c:	80 81       	ld	r24, Z
    b76e:	8b 31       	cpi	r24, 0x1B	; 27
    b770:	64 f4       	brge	.+24     	; 0xb78a <executeCmdLine+0x192>
				usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) cmdLine_buf, cmdLine_len);
    b772:	8d ad       	ldd	r24, Y+61	; 0x3d
    b774:	28 2f       	mov	r18, r24
    b776:	30 e0       	ldi	r19, 0x00	; 0
    b778:	8b ad       	ldd	r24, Y+59	; 0x3b
    b77a:	9c ad       	ldd	r25, Y+60	; 0x3c
    b77c:	a9 01       	movw	r20, r18
    b77e:	bc 01       	movw	r22, r24
    b780:	80 ea       	ldi	r24, 0xA0	; 160
    b782:	9b e0       	ldi	r25, 0x0B	; 11
    b784:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
    b788:	f8 c2       	rjmp	.+1520   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bias, sizeof(PM_IP_CMD_bias) - 1)) {
    b78a:	8b ad       	ldd	r24, Y+59	; 0x3b
    b78c:	9c ad       	ldd	r25, Y+60	; 0x3c
    b78e:	45 e0       	ldi	r20, 0x05	; 5
    b790:	50 e0       	ldi	r21, 0x00	; 0
    b792:	64 ec       	ldi	r22, 0xC4	; 196
    b794:	75 e3       	ldi	r23, 0x35	; 53
    b796:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b79a:	89 2b       	or	r24, r25
    b79c:	d9 f4       	brne	.+54     	; 0xb7d4 <executeCmdLine+0x1dc>
			int val[1] = { 0 };
    b79e:	19 86       	std	Y+9, r1	; 0x09
    b7a0:	1a 86       	std	Y+10, r1	; 0x0a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bias) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b7a2:	8b ad       	ldd	r24, Y+59	; 0x3b
    b7a4:	9c ad       	ldd	r25, Y+60	; 0x3c
    b7a6:	05 96       	adiw	r24, 0x05	; 5
    b7a8:	9e 01       	movw	r18, r28
    b7aa:	27 5f       	subi	r18, 0xF7	; 247
    b7ac:	3f 4f       	sbci	r19, 0xFF	; 255
    b7ae:	79 01       	movw	r14, r18
    b7b0:	00 e0       	ldi	r16, 0x00	; 0
    b7b2:	10 e0       	ldi	r17, 0x00	; 0
    b7b4:	20 e0       	ldi	r18, 0x00	; 0
    b7b6:	30 e0       	ldi	r19, 0x00	; 0
    b7b8:	43 e0       	ldi	r20, 0x03	; 3
    b7ba:	50 e0       	ldi	r21, 0x00	; 0
    b7bc:	60 e0       	ldi	r22, 0x00	; 0
    b7be:	70 e0       	ldi	r23, 0x00	; 0
    b7c0:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    b7c4:	89 2b       	or	r24, r25
    b7c6:	09 f4       	brne	.+2      	; 0xb7ca <executeCmdLine+0x1d2>
    b7c8:	d8 c2       	rjmp	.+1456   	; 0xbd7a <executeCmdLine+0x782>
				bias_update(val[0]);
    b7ca:	89 85       	ldd	r24, Y+9	; 0x09
    b7cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    b7ce:	0e 94 56 e0 	call	0x1c0ac	; 0x1c0ac <bias_update>
    b7d2:	d3 c2       	rjmp	.+1446   	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bl, sizeof(PM_IP_CMD_bl) - 1)) {
    b7d4:	8b ad       	ldd	r24, Y+59	; 0x3b
    b7d6:	9c ad       	ldd	r25, Y+60	; 0x3c
    b7d8:	43 e0       	ldi	r20, 0x03	; 3
    b7da:	50 e0       	ldi	r21, 0x00	; 0
    b7dc:	6a ec       	ldi	r22, 0xCA	; 202
    b7de:	75 e3       	ldi	r23, 0x35	; 53
    b7e0:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b7e4:	89 2b       	or	r24, r25
    b7e6:	d9 f4       	brne	.+54     	; 0xb81e <executeCmdLine+0x226>
			int val[1] = { 0 };
    b7e8:	1b 86       	std	Y+11, r1	; 0x0b
    b7ea:	1c 86       	std	Y+12, r1	; 0x0c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bl) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b7ec:	8b ad       	ldd	r24, Y+59	; 0x3b
    b7ee:	9c ad       	ldd	r25, Y+60	; 0x3c
    b7f0:	03 96       	adiw	r24, 0x03	; 3
    b7f2:	9e 01       	movw	r18, r28
    b7f4:	25 5f       	subi	r18, 0xF5	; 245
    b7f6:	3f 4f       	sbci	r19, 0xFF	; 255
    b7f8:	79 01       	movw	r14, r18
    b7fa:	00 e0       	ldi	r16, 0x00	; 0
    b7fc:	10 e0       	ldi	r17, 0x00	; 0
    b7fe:	20 e0       	ldi	r18, 0x00	; 0
    b800:	30 e0       	ldi	r19, 0x00	; 0
    b802:	43 e0       	ldi	r20, 0x03	; 3
    b804:	50 e0       	ldi	r21, 0x00	; 0
    b806:	60 e0       	ldi	r22, 0x00	; 0
    b808:	70 e0       	ldi	r23, 0x00	; 0
    b80a:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    b80e:	89 2b       	or	r24, r25
    b810:	09 f4       	brne	.+2      	; 0xb814 <executeCmdLine+0x21c>
    b812:	b3 c2       	rjmp	.+1382   	; 0xbd7a <executeCmdLine+0x782>
				backlight_mode_pwm(val[0]);
    b814:	8b 85       	ldd	r24, Y+11	; 0x0b
    b816:	9c 85       	ldd	r25, Y+12	; 0x0c
    b818:	0e 94 2a e0 	call	0x1c054	; 0x1c054 <backlight_mode_pwm>
    b81c:	ae c2       	rjmp	.+1372   	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_defaults, sizeof(PM_IP_CMD_cal_defaults) - 1)) {
    b81e:	8b ad       	ldd	r24, Y+59	; 0x3b
    b820:	9c ad       	ldd	r25, Y+60	; 0x3c
    b822:	4c e0       	ldi	r20, 0x0C	; 12
    b824:	50 e0       	ldi	r21, 0x00	; 0
    b826:	6f ee       	ldi	r22, 0xEF	; 239
    b828:	75 e3       	ldi	r23, 0x35	; 53
    b82a:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b82e:	89 2b       	or	r24, r25
    b830:	21 f4       	brne	.+8      	; 0xb83a <executeCmdLine+0x242>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
    b832:	80 e0       	ldi	r24, 0x00	; 0
    b834:	0e 94 6d e0 	call	0x1c0da	; 0x1c0da <calibration_mode>
    b838:	a0 c2       	rjmp	.+1344   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelx, sizeof(PM_IP_CMD_cal_accelx) - 1)) {
    b83a:	8b ad       	ldd	r24, Y+59	; 0x3b
    b83c:	9c ad       	ldd	r25, Y+60	; 0x3c
    b83e:	4a e0       	ldi	r20, 0x0A	; 10
    b840:	50 e0       	ldi	r21, 0x00	; 0
    b842:	6e ec       	ldi	r22, 0xCE	; 206
    b844:	75 e3       	ldi	r23, 0x35	; 53
    b846:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b84a:	89 2b       	or	r24, r25
    b84c:	21 f4       	brne	.+8      	; 0xb856 <executeCmdLine+0x25e>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_X);
    b84e:	81 e0       	ldi	r24, 0x01	; 1
    b850:	0e 94 6d e0 	call	0x1c0da	; 0x1c0da <calibration_mode>
    b854:	92 c2       	rjmp	.+1316   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accely, sizeof(PM_IP_CMD_cal_accely) - 1)) {
    b856:	8b ad       	ldd	r24, Y+59	; 0x3b
    b858:	9c ad       	ldd	r25, Y+60	; 0x3c
    b85a:	4a e0       	ldi	r20, 0x0A	; 10
    b85c:	50 e0       	ldi	r21, 0x00	; 0
    b85e:	69 ed       	ldi	r22, 0xD9	; 217
    b860:	75 e3       	ldi	r23, 0x35	; 53
    b862:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b866:	89 2b       	or	r24, r25
    b868:	21 f4       	brne	.+8      	; 0xb872 <executeCmdLine+0x27a>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Y);
    b86a:	82 e0       	ldi	r24, 0x02	; 2
    b86c:	0e 94 6d e0 	call	0x1c0da	; 0x1c0da <calibration_mode>
    b870:	84 c2       	rjmp	.+1288   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelz, sizeof(PM_IP_CMD_cal_accelz) - 1)) {
    b872:	8b ad       	ldd	r24, Y+59	; 0x3b
    b874:	9c ad       	ldd	r25, Y+60	; 0x3c
    b876:	4a e0       	ldi	r20, 0x0A	; 10
    b878:	50 e0       	ldi	r21, 0x00	; 0
    b87a:	64 ee       	ldi	r22, 0xE4	; 228
    b87c:	75 e3       	ldi	r23, 0x35	; 53
    b87e:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b882:	89 2b       	or	r24, r25
    b884:	21 f4       	brne	.+8      	; 0xb88e <executeCmdLine+0x296>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
    b886:	83 e0       	ldi	r24, 0x03	; 3
    b888:	0e 94 6d e0 	call	0x1c0da	; 0x1c0da <calibration_mode>
    b88c:	76 c2       	rjmp	.+1260   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_gyro, sizeof(PM_IP_CMD_cal_gyro) - 1)) {
    b88e:	8b ad       	ldd	r24, Y+59	; 0x3b
    b890:	9c ad       	ldd	r25, Y+60	; 0x3c
    b892:	48 e0       	ldi	r20, 0x08	; 8
    b894:	50 e0       	ldi	r21, 0x00	; 0
    b896:	6c ef       	ldi	r22, 0xFC	; 252
    b898:	75 e3       	ldi	r23, 0x35	; 53
    b89a:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b89e:	89 2b       	or	r24, r25
    b8a0:	21 f4       	brne	.+8      	; 0xb8aa <executeCmdLine+0x2b2>
			calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
    b8a2:	84 e0       	ldi	r24, 0x04	; 4
    b8a4:	0e 94 6d e0 	call	0x1c0da	; 0x1c0da <calibration_mode>
    b8a8:	68 c2       	rjmp	.+1232   	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac, sizeof(PM_IP_CMD_dac) - 1)) {
    b8aa:	8b ad       	ldd	r24, Y+59	; 0x3b
    b8ac:	9c ad       	ldd	r25, Y+60	; 0x3c
    b8ae:	44 e0       	ldi	r20, 0x04	; 4
    b8b0:	50 e0       	ldi	r21, 0x00	; 0
    b8b2:	65 e0       	ldi	r22, 0x05	; 5
    b8b4:	76 e3       	ldi	r23, 0x36	; 54
    b8b6:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b8ba:	89 2b       	or	r24, r25
    b8bc:	01 f5       	brne	.+64     	; 0xb8fe <executeCmdLine+0x306>
			int val[1] = { 0 };
    b8be:	1d 86       	std	Y+13, r1	; 0x0d
    b8c0:	1e 86       	std	Y+14, r1	; 0x0e
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b8c2:	8b ad       	ldd	r24, Y+59	; 0x3b
    b8c4:	9c ad       	ldd	r25, Y+60	; 0x3c
    b8c6:	04 96       	adiw	r24, 0x04	; 4
    b8c8:	9e 01       	movw	r18, r28
    b8ca:	23 5f       	subi	r18, 0xF3	; 243
    b8cc:	3f 4f       	sbci	r19, 0xFF	; 255
    b8ce:	79 01       	movw	r14, r18
    b8d0:	00 e0       	ldi	r16, 0x00	; 0
    b8d2:	10 e0       	ldi	r17, 0x00	; 0
    b8d4:	20 e0       	ldi	r18, 0x00	; 0
    b8d6:	30 e0       	ldi	r19, 0x00	; 0
    b8d8:	43 e0       	ldi	r20, 0x03	; 3
    b8da:	50 e0       	ldi	r21, 0x00	; 0
    b8dc:	60 e0       	ldi	r22, 0x00	; 0
    b8de:	70 e0       	ldi	r23, 0x00	; 0
    b8e0:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    b8e4:	89 2b       	or	r24, r25
    b8e6:	09 f4       	brne	.+2      	; 0xb8ea <executeCmdLine+0x2f2>
    b8e8:	48 c2       	rjmp	.+1168   	; 0xbd7a <executeCmdLine+0x782>
				dac_app_enable(val[0] != 0);
    b8ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    b8ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    b8ee:	21 e0       	ldi	r18, 0x01	; 1
    b8f0:	89 2b       	or	r24, r25
    b8f2:	09 f4       	brne	.+2      	; 0xb8f6 <executeCmdLine+0x2fe>
    b8f4:	20 e0       	ldi	r18, 0x00	; 0
    b8f6:	82 2f       	mov	r24, r18
    b8f8:	0e 94 8c e2 	call	0x1c518	; 0x1c518 <dac_app_enable>
    b8fc:	3e c2       	rjmp	.+1148   	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds, sizeof(PM_IP_CMD_dds) - 1)) {
    b8fe:	8b ad       	ldd	r24, Y+59	; 0x3b
    b900:	9c ad       	ldd	r25, Y+60	; 0x3c
    b902:	44 e0       	ldi	r20, 0x04	; 4
    b904:	50 e0       	ldi	r21, 0x00	; 0
    b906:	6a e0       	ldi	r22, 0x0A	; 10
    b908:	76 e3       	ldi	r23, 0x36	; 54
    b90a:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b90e:	89 2b       	or	r24, r25
    b910:	69 f5       	brne	.+90     	; 0xb96c <executeCmdLine+0x374>
			float val[3] = { -1.f, -1.f, -1.f };
    b912:	8c e0       	ldi	r24, 0x0C	; 12
    b914:	e8 e0       	ldi	r30, 0x08	; 8
    b916:	f1 e2       	ldi	r31, 0x21	; 33
    b918:	de 01       	movw	r26, r28
    b91a:	1f 96       	adiw	r26, 0x0f	; 15
    b91c:	01 90       	ld	r0, Z+
    b91e:	0d 92       	st	X+, r0
    b920:	8a 95       	dec	r24
    b922:	e1 f7       	brne	.-8      	; 0xb91c <executeCmdLine+0x324>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), MY_STRING_TO_VAR_FLOAT | (MY_STRING_TO_VAR_FLOAT << 2) | (MY_STRING_TO_VAR_FLOAT << 4), &(val[0]), NULL, NULL)) {
    b924:	8b ad       	ldd	r24, Y+59	; 0x3b
    b926:	9c ad       	ldd	r25, Y+60	; 0x3c
    b928:	04 96       	adiw	r24, 0x04	; 4
    b92a:	9e 01       	movw	r18, r28
    b92c:	21 5f       	subi	r18, 0xF1	; 241
    b92e:	3f 4f       	sbci	r19, 0xFF	; 255
    b930:	e1 2c       	mov	r14, r1
    b932:	f1 2c       	mov	r15, r1
    b934:	00 e0       	ldi	r16, 0x00	; 0
    b936:	10 e0       	ldi	r17, 0x00	; 0
    b938:	45 e1       	ldi	r20, 0x15	; 21
    b93a:	50 e0       	ldi	r21, 0x00	; 0
    b93c:	60 e0       	ldi	r22, 0x00	; 0
    b93e:	70 e0       	ldi	r23, 0x00	; 0
    b940:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    b944:	89 2b       	or	r24, r25
    b946:	09 f4       	brne	.+2      	; 0xb94a <executeCmdLine+0x352>
    b948:	18 c2       	rjmp	.+1072   	; 0xbd7a <executeCmdLine+0x782>
				dds_update(val[0], val[1], val[2]);
    b94a:	ef 88       	ldd	r14, Y+23	; 0x17
    b94c:	f8 8c       	ldd	r15, Y+24	; 0x18
    b94e:	09 8d       	ldd	r16, Y+25	; 0x19
    b950:	1a 8d       	ldd	r17, Y+26	; 0x1a
    b952:	2b 89       	ldd	r18, Y+19	; 0x13
    b954:	3c 89       	ldd	r19, Y+20	; 0x14
    b956:	4d 89       	ldd	r20, Y+21	; 0x15
    b958:	5e 89       	ldd	r21, Y+22	; 0x16
    b95a:	8f 85       	ldd	r24, Y+15	; 0x0f
    b95c:	98 89       	ldd	r25, Y+16	; 0x10
    b95e:	a9 89       	ldd	r26, Y+17	; 0x11
    b960:	ba 89       	ldd	r27, Y+18	; 0x12
    b962:	bc 01       	movw	r22, r24
    b964:	cd 01       	movw	r24, r26
    b966:	0e 94 e0 e2 	call	0x1c5c0	; 0x1c5c0 <dds_update>
    b96a:	07 c2       	rjmp	.+1038   	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_eb, sizeof(PM_IP_CMD_eb) - 1)) {
    b96c:	8b ad       	ldd	r24, Y+59	; 0x3b
    b96e:	9c ad       	ldd	r25, Y+60	; 0x3c
    b970:	43 e0       	ldi	r20, 0x03	; 3
    b972:	50 e0       	ldi	r21, 0x00	; 0
    b974:	6f e0       	ldi	r22, 0x0F	; 15
    b976:	76 e3       	ldi	r23, 0x36	; 54
    b978:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b97c:	89 2b       	or	r24, r25
    b97e:	01 f5       	brne	.+64     	; 0xb9c0 <executeCmdLine+0x3c8>
			int val[1] = { 0 };
    b980:	1b 8e       	std	Y+27, r1	; 0x1b
    b982:	1c 8e       	std	Y+28, r1	; 0x1c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_eb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b984:	8b ad       	ldd	r24, Y+59	; 0x3b
    b986:	9c ad       	ldd	r25, Y+60	; 0x3c
    b988:	03 96       	adiw	r24, 0x03	; 3
    b98a:	9e 01       	movw	r18, r28
    b98c:	25 5e       	subi	r18, 0xE5	; 229
    b98e:	3f 4f       	sbci	r19, 0xFF	; 255
    b990:	79 01       	movw	r14, r18
    b992:	00 e0       	ldi	r16, 0x00	; 0
    b994:	10 e0       	ldi	r17, 0x00	; 0
    b996:	20 e0       	ldi	r18, 0x00	; 0
    b998:	30 e0       	ldi	r19, 0x00	; 0
    b99a:	43 e0       	ldi	r20, 0x03	; 3
    b99c:	50 e0       	ldi	r21, 0x00	; 0
    b99e:	60 e0       	ldi	r22, 0x00	; 0
    b9a0:	70 e0       	ldi	r23, 0x00	; 0
    b9a2:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    b9a6:	89 2b       	or	r24, r25
    b9a8:	09 f4       	brne	.+2      	; 0xb9ac <executeCmdLine+0x3b4>
    b9aa:	e7 c1       	rjmp	.+974    	; 0xbd7a <executeCmdLine+0x782>
				errorBeep_enable(val[0] != 0);
    b9ac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    b9ae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    b9b0:	21 e0       	ldi	r18, 0x01	; 1
    b9b2:	89 2b       	or	r24, r25
    b9b4:	09 f4       	brne	.+2      	; 0xb9b8 <executeCmdLine+0x3c0>
    b9b6:	20 e0       	ldi	r18, 0x00	; 0
    b9b8:	82 2f       	mov	r24, r18
    b9ba:	0e 94 dc e3 	call	0x1c7b8	; 0x1c7b8 <errorBeep_enable>
    b9be:	dd c1       	rjmp	.+954    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_env_t, sizeof(PM_IP_CMD_env_t) - 1)) {
    b9c0:	8b ad       	ldd	r24, Y+59	; 0x3b
    b9c2:	9c ad       	ldd	r25, Y+60	; 0x3c
    b9c4:	46 e0       	ldi	r20, 0x06	; 6
    b9c6:	50 e0       	ldi	r21, 0x00	; 0
    b9c8:	63 e1       	ldi	r22, 0x13	; 19
    b9ca:	76 e3       	ldi	r23, 0x36	; 54
    b9cc:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    b9d0:	89 2b       	or	r24, r25
    b9d2:	29 f5       	brne	.+74     	; 0xba1e <executeCmdLine+0x426>
			float val[3] = { -1.f, -1.f, -1.f };
    b9d4:	8c e0       	ldi	r24, 0x0C	; 12
    b9d6:	e8 e0       	ldi	r30, 0x08	; 8
    b9d8:	f1 e2       	ldi	r31, 0x21	; 33
    b9da:	de 01       	movw	r26, r28
    b9dc:	5d 96       	adiw	r26, 0x1d	; 29
    b9de:	01 90       	ld	r0, Z+
    b9e0:	0d 92       	st	X+, r0
    b9e2:	8a 95       	dec	r24
    b9e4:	e1 f7       	brne	.-8      	; 0xb9de <executeCmdLine+0x3e6>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_env_t) - 1), MY_STRING_TO_VAR_FLOAT, &(val[0]), NULL, NULL)) {
    b9e6:	8b ad       	ldd	r24, Y+59	; 0x3b
    b9e8:	9c ad       	ldd	r25, Y+60	; 0x3c
    b9ea:	06 96       	adiw	r24, 0x06	; 6
    b9ec:	9e 01       	movw	r18, r28
    b9ee:	23 5e       	subi	r18, 0xE3	; 227
    b9f0:	3f 4f       	sbci	r19, 0xFF	; 255
    b9f2:	e1 2c       	mov	r14, r1
    b9f4:	f1 2c       	mov	r15, r1
    b9f6:	00 e0       	ldi	r16, 0x00	; 0
    b9f8:	10 e0       	ldi	r17, 0x00	; 0
    b9fa:	41 e0       	ldi	r20, 0x01	; 1
    b9fc:	50 e0       	ldi	r21, 0x00	; 0
    b9fe:	60 e0       	ldi	r22, 0x00	; 0
    ba00:	70 e0       	ldi	r23, 0x00	; 0
    ba02:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    ba06:	89 2b       	or	r24, r25
    ba08:	09 f4       	brne	.+2      	; 0xba0c <executeCmdLine+0x414>
    ba0a:	b7 c1       	rjmp	.+878    	; 0xbd7a <executeCmdLine+0x782>
				env_temp(val[0]);
    ba0c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    ba0e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    ba10:	af 8d       	ldd	r26, Y+31	; 0x1f
    ba12:	b8 a1       	ldd	r27, Y+32	; 0x20
    ba14:	bc 01       	movw	r22, r24
    ba16:	cd 01       	movw	r24, r26
    ba18:	0e 94 ee e3 	call	0x1c7dc	; 0x1c7dc <env_temp>
    ba1c:	ae c1       	rjmp	.+860    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_aprs,	sizeof(PM_IP_CMD_gsm_aprs) - 1)) {
    ba1e:	8b ad       	ldd	r24, Y+59	; 0x3b
    ba20:	9c ad       	ldd	r25, Y+60	; 0x3c
    ba22:	49 e0       	ldi	r20, 0x09	; 9
    ba24:	50 e0       	ldi	r21, 0x00	; 0
    ba26:	6f e1       	ldi	r22, 0x1F	; 31
    ba28:	76 e3       	ldi	r23, 0x36	; 54
    ba2a:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    ba2e:	89 2b       	or	r24, r25
    ba30:	01 f5       	brne	.+64     	; 0xba72 <executeCmdLine+0x47a>
			int val[1] = { 0 };
    ba32:	19 a6       	std	Y+41, r1	; 0x29
    ba34:	1a a6       	std	Y+42, r1	; 0x2a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_aprs) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    ba36:	8b ad       	ldd	r24, Y+59	; 0x3b
    ba38:	9c ad       	ldd	r25, Y+60	; 0x3c
    ba3a:	09 96       	adiw	r24, 0x09	; 9
    ba3c:	9e 01       	movw	r18, r28
    ba3e:	27 5d       	subi	r18, 0xD7	; 215
    ba40:	3f 4f       	sbci	r19, 0xFF	; 255
    ba42:	79 01       	movw	r14, r18
    ba44:	00 e0       	ldi	r16, 0x00	; 0
    ba46:	10 e0       	ldi	r17, 0x00	; 0
    ba48:	20 e0       	ldi	r18, 0x00	; 0
    ba4a:	30 e0       	ldi	r19, 0x00	; 0
    ba4c:	43 e0       	ldi	r20, 0x03	; 3
    ba4e:	50 e0       	ldi	r21, 0x00	; 0
    ba50:	60 e0       	ldi	r22, 0x00	; 0
    ba52:	70 e0       	ldi	r23, 0x00	; 0
    ba54:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    ba58:	89 2b       	or	r24, r25
    ba5a:	09 f4       	brne	.+2      	; 0xba5e <executeCmdLine+0x466>
    ba5c:	8e c1       	rjmp	.+796    	; 0xbd7a <executeCmdLine+0x782>
				gsm_aprs_enable(val[0] != 0);
    ba5e:	89 a5       	ldd	r24, Y+41	; 0x29
    ba60:	9a a5       	ldd	r25, Y+42	; 0x2a
    ba62:	21 e0       	ldi	r18, 0x01	; 1
    ba64:	89 2b       	or	r24, r25
    ba66:	09 f4       	brne	.+2      	; 0xba6a <executeCmdLine+0x472>
    ba68:	20 e0       	ldi	r18, 0x00	; 0
    ba6a:	82 2f       	mov	r24, r18
    ba6c:	0e 94 56 e4 	call	0x1c8ac	; 0x1c8ac <gsm_aprs_enable>
    ba70:	84 c1       	rjmp	.+776    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_pin,	sizeof(PM_IP_CMD_gsm_pin) - 1)) {
    ba72:	8b ad       	ldd	r24, Y+59	; 0x3b
    ba74:	9c ad       	ldd	r25, Y+60	; 0x3c
    ba76:	48 e0       	ldi	r20, 0x08	; 8
    ba78:	50 e0       	ldi	r21, 0x00	; 0
    ba7a:	69 e2       	ldi	r22, 0x29	; 41
    ba7c:	76 e3       	ldi	r23, 0x36	; 54
    ba7e:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    ba82:	89 2b       	or	r24, r25
    ba84:	31 f4       	brne	.+12     	; 0xba92 <executeCmdLine+0x49a>
			gsm_pin_update(cmdLine_buf + (sizeof(PM_IP_CMD_gsm_pin) - 1));
    ba86:	8b ad       	ldd	r24, Y+59	; 0x3b
    ba88:	9c ad       	ldd	r25, Y+60	; 0x3c
    ba8a:	08 96       	adiw	r24, 0x08	; 8
    ba8c:	0e 94 68 e4 	call	0x1c8d0	; 0x1c8d0 <gsm_pin_update>
    ba90:	74 c1       	rjmp	.+744    	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_num,	sizeof(PM_IP_CMD_gsm_num) - 1)) {
    ba92:	8b ad       	ldd	r24, Y+59	; 0x3b
    ba94:	9c ad       	ldd	r25, Y+60	; 0x3c
    ba96:	44 e0       	ldi	r20, 0x04	; 4
    ba98:	50 e0       	ldi	r21, 0x00	; 0
    ba9a:	6a e1       	ldi	r22, 0x1A	; 26
    ba9c:	76 e3       	ldi	r23, 0x36	; 54
    ba9e:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    baa2:	89 2b       	or	r24, r25
    baa4:	01 f5       	brne	.+64     	; 0xbae6 <executeCmdLine+0x4ee>
			int val[1] = { 0 };
    baa6:	1b a6       	std	Y+43, r1	; 0x2b
    baa8:	1c a6       	std	Y+44, r1	; 0x2c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    baaa:	8b ad       	ldd	r24, Y+59	; 0x3b
    baac:	9c ad       	ldd	r25, Y+60	; 0x3c
    baae:	04 96       	adiw	r24, 0x04	; 4
    bab0:	9e 01       	movw	r18, r28
    bab2:	25 5d       	subi	r18, 0xD5	; 213
    bab4:	3f 4f       	sbci	r19, 0xFF	; 255
    bab6:	79 01       	movw	r14, r18
    bab8:	00 e0       	ldi	r16, 0x00	; 0
    baba:	10 e0       	ldi	r17, 0x00	; 0
    babc:	20 e0       	ldi	r18, 0x00	; 0
    babe:	30 e0       	ldi	r19, 0x00	; 0
    bac0:	43 e0       	ldi	r20, 0x03	; 3
    bac2:	50 e0       	ldi	r21, 0x00	; 0
    bac4:	60 e0       	ldi	r22, 0x00	; 0
    bac6:	70 e0       	ldi	r23, 0x00	; 0
    bac8:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    bacc:	89 2b       	or	r24, r25
    bace:	09 f4       	brne	.+2      	; 0xbad2 <executeCmdLine+0x4da>
    bad0:	54 c1       	rjmp	.+680    	; 0xbd7a <executeCmdLine+0x782>
				gsm_enable(val[0] != 0);
    bad2:	8b a5       	ldd	r24, Y+43	; 0x2b
    bad4:	9c a5       	ldd	r25, Y+44	; 0x2c
    bad6:	21 e0       	ldi	r18, 0x01	; 1
    bad8:	89 2b       	or	r24, r25
    bada:	09 f4       	brne	.+2      	; 0xbade <executeCmdLine+0x4e6>
    badc:	20 e0       	ldi	r18, 0x00	; 0
    bade:	82 2f       	mov	r24, r18
    bae0:	0e 94 d0 e4 	call	0x1c9a0	; 0x1c9a0 <gsm_enable>
    bae4:	4a c1       	rjmp	.+660    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help, sizeof(PM_IP_CMD_help) - 1)) {
    bae6:	8b ad       	ldd	r24, Y+59	; 0x3b
    bae8:	9c ad       	ldd	r25, Y+60	; 0x3c
    baea:	44 e0       	ldi	r20, 0x04	; 4
    baec:	50 e0       	ldi	r21, 0x00	; 0
    baee:	62 e3       	ldi	r22, 0x32	; 50
    baf0:	76 e3       	ldi	r23, 0x36	; 54
    baf2:	0f 94 aa 33 	call	0x26754	; 0x26754 <strncasecmp_P>
    baf6:	89 2b       	or	r24, r25
    baf8:	19 f4       	brne	.+6      	; 0xbb00 <executeCmdLine+0x508>
			printHelp();
    bafa:	0e 94 b7 53 	call	0xa76e	; 0xa76e <printHelp>
    bafe:	3d c1       	rjmp	.+634    	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info, sizeof(PM_IP_CMD_info) - 1)) {
    bb00:	8b ad       	ldd	r24, Y+59	; 0x3b
    bb02:	9c ad       	ldd	r25, Y+60	; 0x3c
    bb04:	45 e0       	ldi	r20, 0x05	; 5
    bb06:	50 e0       	ldi	r21, 0x00	; 0
    bb08:	67 e3       	ldi	r22, 0x37	; 55
    bb0a:	76 e3       	ldi	r23, 0x36	; 54
    bb0c:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    bb10:	89 2b       	or	r24, r25
    bb12:	d9 f4       	brne	.+54     	; 0xbb4a <executeCmdLine+0x552>
			int val[1] = { 0 };
    bb14:	1d a6       	std	Y+45, r1	; 0x2d
    bb16:	1e a6       	std	Y+46, r1	; 0x2e
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bb18:	8b ad       	ldd	r24, Y+59	; 0x3b
    bb1a:	9c ad       	ldd	r25, Y+60	; 0x3c
    bb1c:	05 96       	adiw	r24, 0x05	; 5
    bb1e:	9e 01       	movw	r18, r28
    bb20:	23 5d       	subi	r18, 0xD3	; 211
    bb22:	3f 4f       	sbci	r19, 0xFF	; 255
    bb24:	79 01       	movw	r14, r18
    bb26:	00 e0       	ldi	r16, 0x00	; 0
    bb28:	10 e0       	ldi	r17, 0x00	; 0
    bb2a:	20 e0       	ldi	r18, 0x00	; 0
    bb2c:	30 e0       	ldi	r19, 0x00	; 0
    bb2e:	43 e0       	ldi	r20, 0x03	; 3
    bb30:	50 e0       	ldi	r21, 0x00	; 0
    bb32:	60 e0       	ldi	r22, 0x00	; 0
    bb34:	70 e0       	ldi	r23, 0x00	; 0
    bb36:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    bb3a:	89 2b       	or	r24, r25
    bb3c:	09 f4       	brne	.+2      	; 0xbb40 <executeCmdLine+0x548>
    bb3e:	1d c1       	rjmp	.+570    	; 0xbd7a <executeCmdLine+0x782>
				printStatusLines_bitfield(val[0]);
    bb40:	8d a5       	ldd	r24, Y+45	; 0x2d
    bb42:	9e a5       	ldd	r25, Y+46	; 0x2e
    bb44:	0e 94 41 e5 	call	0x1ca82	; 0x1ca82 <printStatusLines_bitfield>
    bb48:	18 c1       	rjmp	.+560    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_kb, sizeof(PM_IP_CMD_kb) - 1)) {
    bb4a:	8b ad       	ldd	r24, Y+59	; 0x3b
    bb4c:	9c ad       	ldd	r25, Y+60	; 0x3c
    bb4e:	43 e0       	ldi	r20, 0x03	; 3
    bb50:	50 e0       	ldi	r21, 0x00	; 0
    bb52:	6d e3       	ldi	r22, 0x3D	; 61
    bb54:	76 e3       	ldi	r23, 0x36	; 54
    bb56:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    bb5a:	89 2b       	or	r24, r25
    bb5c:	01 f5       	brne	.+64     	; 0xbb9e <executeCmdLine+0x5a6>
			int val[1] = { 0 };
    bb5e:	1f a6       	std	Y+47, r1	; 0x2f
    bb60:	18 aa       	std	Y+48, r1	; 0x30
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_kb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bb62:	8b ad       	ldd	r24, Y+59	; 0x3b
    bb64:	9c ad       	ldd	r25, Y+60	; 0x3c
    bb66:	03 96       	adiw	r24, 0x03	; 3
    bb68:	9e 01       	movw	r18, r28
    bb6a:	21 5d       	subi	r18, 0xD1	; 209
    bb6c:	3f 4f       	sbci	r19, 0xFF	; 255
    bb6e:	79 01       	movw	r14, r18
    bb70:	00 e0       	ldi	r16, 0x00	; 0
    bb72:	10 e0       	ldi	r17, 0x00	; 0
    bb74:	20 e0       	ldi	r18, 0x00	; 0
    bb76:	30 e0       	ldi	r19, 0x00	; 0
    bb78:	43 e0       	ldi	r20, 0x03	; 3
    bb7a:	50 e0       	ldi	r21, 0x00	; 0
    bb7c:	60 e0       	ldi	r22, 0x00	; 0
    bb7e:	70 e0       	ldi	r23, 0x00	; 0
    bb80:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    bb84:	89 2b       	or	r24, r25
    bb86:	09 f4       	brne	.+2      	; 0xbb8a <executeCmdLine+0x592>
    bb88:	f8 c0       	rjmp	.+496    	; 0xbd7a <executeCmdLine+0x782>
				keyBeep_enable(val[0] != 0);
    bb8a:	8f a5       	ldd	r24, Y+47	; 0x2f
    bb8c:	98 a9       	ldd	r25, Y+48	; 0x30
    bb8e:	21 e0       	ldi	r18, 0x01	; 1
    bb90:	89 2b       	or	r24, r25
    bb92:	09 f4       	brne	.+2      	; 0xbb96 <executeCmdLine+0x59e>
    bb94:	20 e0       	ldi	r18, 0x00	; 0
    bb96:	82 2f       	mov	r24, r18
    bb98:	0e 94 ee e4 	call	0x1c9dc	; 0x1c9dc <keyBeep_enable>
    bb9c:	ee c0       	rjmp	.+476    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_pt, sizeof(PM_IP_CMD_pt) - 1)) {
    bb9e:	8b ad       	ldd	r24, Y+59	; 0x3b
    bba0:	9c ad       	ldd	r25, Y+60	; 0x3c
    bba2:	43 e0       	ldi	r20, 0x03	; 3
    bba4:	50 e0       	ldi	r21, 0x00	; 0
    bba6:	61 e4       	ldi	r22, 0x41	; 65
    bba8:	76 e3       	ldi	r23, 0x36	; 54
    bbaa:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    bbae:	89 2b       	or	r24, r25
    bbb0:	d9 f4       	brne	.+54     	; 0xbbe8 <executeCmdLine+0x5f0>
			int val[1] = { 0 };
    bbb2:	19 aa       	std	Y+49, r1	; 0x31
    bbb4:	1a aa       	std	Y+50, r1	; 0x32
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_pt) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bbb6:	8b ad       	ldd	r24, Y+59	; 0x3b
    bbb8:	9c ad       	ldd	r25, Y+60	; 0x3c
    bbba:	03 96       	adiw	r24, 0x03	; 3
    bbbc:	9e 01       	movw	r18, r28
    bbbe:	2f 5c       	subi	r18, 0xCF	; 207
    bbc0:	3f 4f       	sbci	r19, 0xFF	; 255
    bbc2:	79 01       	movw	r14, r18
    bbc4:	00 e0       	ldi	r16, 0x00	; 0
    bbc6:	10 e0       	ldi	r17, 0x00	; 0
    bbc8:	20 e0       	ldi	r18, 0x00	; 0
    bbca:	30 e0       	ldi	r19, 0x00	; 0
    bbcc:	43 e0       	ldi	r20, 0x03	; 3
    bbce:	50 e0       	ldi	r21, 0x00	; 0
    bbd0:	60 e0       	ldi	r22, 0x00	; 0
    bbd2:	70 e0       	ldi	r23, 0x00	; 0
    bbd4:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    bbd8:	89 2b       	or	r24, r25
    bbda:	09 f4       	brne	.+2      	; 0xbbde <executeCmdLine+0x5e6>
    bbdc:	ce c0       	rjmp	.+412    	; 0xbd7a <executeCmdLine+0x782>
				pitchTone_mode(val[0]);
    bbde:	89 a9       	ldd	r24, Y+49	; 0x31
    bbe0:	9a a9       	ldd	r25, Y+50	; 0x32
    bbe2:	0e 94 00 e5 	call	0x1ca00	; 0x1ca00 <pitchTone_mode>
    bbe6:	c9 c0       	rjmp	.+402    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_auto, sizeof(PM_IP_CMD_qnh_auto) - 1)) {
    bbe8:	8b ad       	ldd	r24, Y+59	; 0x3b
    bbea:	9c ad       	ldd	r25, Y+60	; 0x3c
    bbec:	48 e0       	ldi	r20, 0x08	; 8
    bbee:	50 e0       	ldi	r21, 0x00	; 0
    bbf0:	65 e4       	ldi	r22, 0x45	; 69
    bbf2:	76 e3       	ldi	r23, 0x36	; 54
    bbf4:	0f 94 aa 33 	call	0x26754	; 0x26754 <strncasecmp_P>
    bbf8:	89 2b       	or	r24, r25
    bbfa:	19 f4       	brne	.+6      	; 0xbc02 <executeCmdLine+0x60a>
			qnh_setAuto();
    bbfc:	0e 94 12 e5 	call	0x1ca24	; 0x1ca24 <qnh_setAuto>
    bc00:	bc c0       	rjmp	.+376    	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_m, sizeof(PM_IP_CMD_qnh_m) - 1)) {
    bc02:	8b ad       	ldd	r24, Y+59	; 0x3b
    bc04:	9c ad       	ldd	r25, Y+60	; 0x3c
    bc06:	46 e0       	ldi	r20, 0x06	; 6
    bc08:	50 e0       	ldi	r21, 0x00	; 0
    bc0a:	6e e4       	ldi	r22, 0x4E	; 78
    bc0c:	76 e3       	ldi	r23, 0x36	; 54
    bc0e:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    bc12:	89 2b       	or	r24, r25
    bc14:	d9 f4       	brne	.+54     	; 0xbc4c <executeCmdLine+0x654>
			int val[1] = { 0 };
    bc16:	1b aa       	std	Y+51, r1	; 0x33
    bc18:	1c aa       	std	Y+52, r1	; 0x34
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_qnh_m) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bc1a:	8b ad       	ldd	r24, Y+59	; 0x3b
    bc1c:	9c ad       	ldd	r25, Y+60	; 0x3c
    bc1e:	06 96       	adiw	r24, 0x06	; 6
    bc20:	9e 01       	movw	r18, r28
    bc22:	2d 5c       	subi	r18, 0xCD	; 205
    bc24:	3f 4f       	sbci	r19, 0xFF	; 255
    bc26:	79 01       	movw	r14, r18
    bc28:	00 e0       	ldi	r16, 0x00	; 0
    bc2a:	10 e0       	ldi	r17, 0x00	; 0
    bc2c:	20 e0       	ldi	r18, 0x00	; 0
    bc2e:	30 e0       	ldi	r19, 0x00	; 0
    bc30:	43 e0       	ldi	r20, 0x03	; 3
    bc32:	50 e0       	ldi	r21, 0x00	; 0
    bc34:	60 e0       	ldi	r22, 0x00	; 0
    bc36:	70 e0       	ldi	r23, 0x00	; 0
    bc38:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    bc3c:	89 2b       	or	r24, r25
    bc3e:	09 f4       	brne	.+2      	; 0xbc42 <executeCmdLine+0x64a>
    bc40:	9c c0       	rjmp	.+312    	; 0xbd7a <executeCmdLine+0x782>
				qnh_setHeightM((int16_t)val[0]);
    bc42:	8b a9       	ldd	r24, Y+51	; 0x33
    bc44:	9c a9       	ldd	r25, Y+52	; 0x34
    bc46:	0e 94 21 e5 	call	0x1ca42	; 0x1ca42 <qnh_setHeightM>
    bc4a:	97 c0       	rjmp	.+302    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_reset, sizeof(PM_IP_CMD_reset) - 1)) {
    bc4c:	8b ad       	ldd	r24, Y+59	; 0x3b
    bc4e:	9c ad       	ldd	r25, Y+60	; 0x3c
    bc50:	46 e0       	ldi	r20, 0x06	; 6
    bc52:	50 e0       	ldi	r21, 0x00	; 0
    bc54:	65 e5       	ldi	r22, 0x55	; 85
    bc56:	76 e3       	ldi	r23, 0x36	; 54
    bc58:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    bc5c:	89 2b       	or	r24, r25
    bc5e:	11 f5       	brne	.+68     	; 0xbca4 <executeCmdLine+0x6ac>
			int val[1] = { 0 };
    bc60:	1d aa       	std	Y+53, r1	; 0x35
    bc62:	1e aa       	std	Y+54, r1	; 0x36
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_reset) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bc64:	8b ad       	ldd	r24, Y+59	; 0x3b
    bc66:	9c ad       	ldd	r25, Y+60	; 0x3c
    bc68:	06 96       	adiw	r24, 0x06	; 6
    bc6a:	9e 01       	movw	r18, r28
    bc6c:	2b 5c       	subi	r18, 0xCB	; 203
    bc6e:	3f 4f       	sbci	r19, 0xFF	; 255
    bc70:	79 01       	movw	r14, r18
    bc72:	00 e0       	ldi	r16, 0x00	; 0
    bc74:	10 e0       	ldi	r17, 0x00	; 0
    bc76:	20 e0       	ldi	r18, 0x00	; 0
    bc78:	30 e0       	ldi	r19, 0x00	; 0
    bc7a:	43 e0       	ldi	r20, 0x03	; 3
    bc7c:	50 e0       	ldi	r21, 0x00	; 0
    bc7e:	60 e0       	ldi	r22, 0x00	; 0
    bc80:	70 e0       	ldi	r23, 0x00	; 0
    bc82:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    bc86:	89 2b       	or	r24, r25
    bc88:	09 f4       	brne	.+2      	; 0xbc8c <executeCmdLine+0x694>
    bc8a:	77 c0       	rjmp	.+238    	; 0xbd7a <executeCmdLine+0x782>
				if (val[0] == 1) {
    bc8c:	8d a9       	ldd	r24, Y+53	; 0x35
    bc8e:	9e a9       	ldd	r25, Y+54	; 0x36
    bc90:	01 97       	sbiw	r24, 0x01	; 1
    bc92:	09 f0       	breq	.+2      	; 0xbc96 <executeCmdLine+0x69e>
    bc94:	72 c0       	rjmp	.+228    	; 0xbd7a <executeCmdLine+0x782>
					/* Terminate the USB connection */
					stdio_usb_disable();
    bc96:	0f 94 59 22 	call	0x244b2	; 0x244b2 <stdio_usb_disable>
					udc_stop();
    bc9a:	0f 94 cf 1c 	call	0x2399e	; 0x2399e <udc_stop>

					asm volatile(
    bc9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
    bca2:	6b c0       	rjmp	.+214    	; 0xbd7a <executeCmdLine+0x782>
						:
					);
				}
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_shut, sizeof(PM_IP_CMD_shut) - 1)) {
    bca4:	8b ad       	ldd	r24, Y+59	; 0x3b
    bca6:	9c ad       	ldd	r25, Y+60	; 0x3c
    bca8:	44 e0       	ldi	r20, 0x04	; 4
    bcaa:	50 e0       	ldi	r21, 0x00	; 0
    bcac:	6c e5       	ldi	r22, 0x5C	; 92
    bcae:	76 e3       	ldi	r23, 0x36	; 54
    bcb0:	0f 94 aa 33 	call	0x26754	; 0x26754 <strncasecmp_P>
    bcb4:	89 2b       	or	r24, r25
    bcb6:	19 f4       	brne	.+6      	; 0xbcbe <executeCmdLine+0x6c6>
			shutdown();
    bcb8:	0e 94 71 e5 	call	0x1cae2	; 0x1cae2 <shutdown>
    bcbc:	5e c0       	rjmp	.+188    	; 0xbd7a <executeCmdLine+0x782>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_xo, sizeof(PM_IP_CMD_xo) - 1)) {
    bcbe:	8b ad       	ldd	r24, Y+59	; 0x3b
    bcc0:	9c ad       	ldd	r25, Y+60	; 0x3c
    bcc2:	43 e0       	ldi	r20, 0x03	; 3
    bcc4:	50 e0       	ldi	r21, 0x00	; 0
    bcc6:	61 e6       	ldi	r22, 0x61	; 97
    bcc8:	76 e3       	ldi	r23, 0x36	; 54
    bcca:	0f 94 c2 33 	call	0x26784	; 0x26784 <strncmp_P>
    bcce:	89 2b       	or	r24, r25
    bcd0:	01 f5       	brne	.+64     	; 0xbd12 <executeCmdLine+0x71a>
			long val[1] = { 0 };
    bcd2:	1f aa       	std	Y+55, r1	; 0x37
    bcd4:	18 ae       	std	Y+56, r1	; 0x38
    bcd6:	19 ae       	std	Y+57, r1	; 0x39
    bcd8:	1a ae       	std	Y+58, r1	; 0x3a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_xo) - 1), MY_STRING_TO_VAR_LONG, NULL, &(val[0]), NULL)) {
    bcda:	8b ad       	ldd	r24, Y+59	; 0x3b
    bcdc:	9c ad       	ldd	r25, Y+60	; 0x3c
    bcde:	03 96       	adiw	r24, 0x03	; 3
    bce0:	9e 01       	movw	r18, r28
    bce2:	29 5c       	subi	r18, 0xC9	; 201
    bce4:	3f 4f       	sbci	r19, 0xFF	; 255
    bce6:	e1 2c       	mov	r14, r1
    bce8:	f1 2c       	mov	r15, r1
    bcea:	89 01       	movw	r16, r18
    bcec:	20 e0       	ldi	r18, 0x00	; 0
    bcee:	30 e0       	ldi	r19, 0x00	; 0
    bcf0:	42 e0       	ldi	r20, 0x02	; 2
    bcf2:	50 e0       	ldi	r21, 0x00	; 0
    bcf4:	60 e0       	ldi	r22, 0x00	; 0
    bcf6:	70 e0       	ldi	r23, 0x00	; 0
    bcf8:	0e 94 47 dd 	call	0x1ba8e	; 0x1ba8e <myStringToVar>
    bcfc:	89 2b       	or	r24, r25
    bcfe:	e9 f1       	breq	.+122    	; 0xbd7a <executeCmdLine+0x782>
				xoPwm_set(val[0]);
    bd00:	8f a9       	ldd	r24, Y+55	; 0x37
    bd02:	98 ad       	ldd	r25, Y+56	; 0x38
    bd04:	a9 ad       	ldd	r26, Y+57	; 0x39
    bd06:	ba ad       	ldd	r27, Y+58	; 0x3a
    bd08:	bc 01       	movw	r22, r24
    bd0a:	cd 01       	movw	r24, r26
    bd0c:	0e 94 7f e5 	call	0x1cafe	; 0x1cafe <xoPwm_set>
    bd10:	34 c0       	rjmp	.+104    	; 0xbd7a <executeCmdLine+0x782>
			}

		} else {
			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_UNKNOWN_01);
    bd12:	85 e6       	ldi	r24, 0x65	; 101
    bd14:	96 e3       	ldi	r25, 0x36	; 54
    bd16:	89 2f       	mov	r24, r25
    bd18:	8f 93       	push	r24
    bd1a:	85 e6       	ldi	r24, 0x65	; 101
    bd1c:	96 e3       	ldi	r25, 0x36	; 54
    bd1e:	8f 93       	push	r24
    bd20:	1f 92       	push	r1
    bd22:	80 e8       	ldi	r24, 0x80	; 128
    bd24:	8f 93       	push	r24
    bd26:	80 e3       	ldi	r24, 0x30	; 48
    bd28:	9b e2       	ldi	r25, 0x2B	; 43
    bd2a:	89 2f       	mov	r24, r25
    bd2c:	8f 93       	push	r24
    bd2e:	80 e3       	ldi	r24, 0x30	; 48
    bd30:	9b e2       	ldi	r25, 0x2B	; 43
    bd32:	8f 93       	push	r24
    bd34:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    bd38:	0f 90       	pop	r0
    bd3a:	0f 90       	pop	r0
    bd3c:	0f 90       	pop	r0
    bd3e:	0f 90       	pop	r0
    bd40:	0f 90       	pop	r0
    bd42:	0f 90       	pop	r0
    bd44:	89 83       	std	Y+1, r24	; 0x01
    bd46:	9a 83       	std	Y+2, r25	; 0x02
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    bd48:	89 81       	ldd	r24, Y+1	; 0x01
    bd4a:	9a 81       	ldd	r25, Y+2	; 0x02
    bd4c:	81 38       	cpi	r24, 0x81	; 129
    bd4e:	91 05       	cpc	r25, r1
    bd50:	10 f0       	brcs	.+4      	; 0xbd56 <executeCmdLine+0x75e>
    bd52:	80 e8       	ldi	r24, 0x80	; 128
    bd54:	90 e0       	ldi	r25, 0x00	; 0
    bd56:	40 e0       	ldi	r20, 0x00	; 0
    bd58:	68 2f       	mov	r22, r24
    bd5a:	80 e3       	ldi	r24, 0x30	; 48
    bd5c:	9b e2       	ldi	r25, 0x2B	; 43
    bd5e:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>

			if (g_errorBeep_enable) {
    bd62:	80 91 ba 25 	lds	r24, 0x25BA	; 0x8025ba <g_errorBeep_enable>
    bd66:	88 23       	and	r24, r24
    bd68:	41 f0       	breq	.+16     	; 0xbd7a <executeCmdLine+0x782>
				twi2_set_beep(100, 10);  // Bad sound
    bd6a:	6a e0       	ldi	r22, 0x0A	; 10
    bd6c:	84 e6       	ldi	r24, 0x64	; 100
    bd6e:	0e 94 99 68 	call	0xd132	; 0xd132 <twi2_set_beep>
				yield_ms(125);
    bd72:	8d e7       	ldi	r24, 0x7D	; 125
    bd74:	90 e0       	ldi	r25, 0x00	; 0
    bd76:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
			}
		}
	}

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    bd7a:	83 e8       	ldi	r24, 0x83	; 131
    bd7c:	95 e3       	ldi	r25, 0x35	; 53
    bd7e:	89 2f       	mov	r24, r25
    bd80:	8f 93       	push	r24
    bd82:	83 e8       	ldi	r24, 0x83	; 131
    bd84:	95 e3       	ldi	r25, 0x35	; 53
    bd86:	8f 93       	push	r24
    bd88:	1f 92       	push	r1
    bd8a:	80 e8       	ldi	r24, 0x80	; 128
    bd8c:	8f 93       	push	r24
    bd8e:	80 e3       	ldi	r24, 0x30	; 48
    bd90:	9b e2       	ldi	r25, 0x2B	; 43
    bd92:	89 2f       	mov	r24, r25
    bd94:	8f 93       	push	r24
    bd96:	80 e3       	ldi	r24, 0x30	; 48
    bd98:	9b e2       	ldi	r25, 0x2B	; 43
    bd9a:	8f 93       	push	r24
    bd9c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    bda0:	0f 90       	pop	r0
    bda2:	0f 90       	pop	r0
    bda4:	0f 90       	pop	r0
    bda6:	0f 90       	pop	r0
    bda8:	0f 90       	pop	r0
    bdaa:	0f 90       	pop	r0
    bdac:	8b 83       	std	Y+3, r24	; 0x03
    bdae:	9c 83       	std	Y+4, r25	; 0x04
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    bdb0:	8b 81       	ldd	r24, Y+3	; 0x03
    bdb2:	9c 81       	ldd	r25, Y+4	; 0x04
    bdb4:	81 38       	cpi	r24, 0x81	; 129
    bdb6:	91 05       	cpc	r25, r1
    bdb8:	10 f0       	brcs	.+4      	; 0xbdbe <executeCmdLine+0x7c6>
    bdba:	80 e8       	ldi	r24, 0x80	; 128
    bdbc:	90 e0       	ldi	r25, 0x00	; 0
    bdbe:	40 e0       	ldi	r20, 0x00	; 0
    bdc0:	68 2f       	mov	r22, r24
    bdc2:	80 e3       	ldi	r24, 0x30	; 48
    bdc4:	9b e2       	ldi	r25, 0x2B	; 43
    bdc6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
}
    bdca:	00 00       	nop
    bdcc:	ed 96       	adiw	r28, 0x3d	; 61
    bdce:	cd bf       	out	0x3d, r28	; 61
    bdd0:	de bf       	out	0x3e, r29	; 62
    bdd2:	df 91       	pop	r29
    bdd4:	cf 91       	pop	r28
    bdd6:	1f 91       	pop	r17
    bdd8:	0f 91       	pop	r16
    bdda:	ff 90       	pop	r15
    bddc:	ef 90       	pop	r14
    bdde:	08 95       	ret

0000bde0 <interpreter_doProcess>:


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    bde0:	cf 93       	push	r28
    bde2:	df 93       	push	r29
    bde4:	cd b7       	in	r28, 0x3d	; 61
    bde6:	de b7       	in	r29, 0x3e	; 62
    bde8:	27 97       	sbiw	r28, 0x07	; 7
    bdea:	cd bf       	out	0x3d, r28	; 61
    bdec:	de bf       	out	0x3e, r29	; 62
    bdee:	8c 83       	std	Y+4, r24	; 0x04
    bdf0:	9d 83       	std	Y+5, r25	; 0x05
    bdf2:	6e 83       	std	Y+6, r22	; 0x06
    bdf4:	7f 83       	std	Y+7, r23	; 0x07
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
    bdf6:	8c 81       	ldd	r24, Y+4	; 0x04
    bdf8:	9d 81       	ldd	r25, Y+5	; 0x05
    bdfa:	89 2b       	or	r24, r25
    bdfc:	09 f4       	brne	.+2      	; 0xbe00 <interpreter_doProcess+0x20>
    bdfe:	8e c0       	rjmp	.+284    	; 0xbf1c <interpreter_doProcess+0x13c>
    be00:	8e 81       	ldd	r24, Y+6	; 0x06
    be02:	9f 81       	ldd	r25, Y+7	; 0x07
    be04:	89 2b       	or	r24, r25
    be06:	09 f4       	brne	.+2      	; 0xbe0a <interpreter_doProcess+0x2a>
    be08:	89 c0       	rjmp	.+274    	; 0xbf1c <interpreter_doProcess+0x13c>
    be0a:	8e 81       	ldd	r24, Y+6	; 0x06
    be0c:	9f 81       	ldd	r25, Y+7	; 0x07
    be0e:	8f 3f       	cpi	r24, 0xFF	; 255
    be10:	91 05       	cpc	r25, r1
    be12:	08 f0       	brcs	.+2      	; 0xbe16 <interpreter_doProcess+0x36>
    be14:	83 c0       	rjmp	.+262    	; 0xbf1c <interpreter_doProcess+0x13c>
		return;
	}

	/* Look for line termination or control characters */
	char* pos = memchr(rx_buf, '\r', rx_len);
    be16:	2e 81       	ldd	r18, Y+6	; 0x06
    be18:	3f 81       	ldd	r19, Y+7	; 0x07
    be1a:	8c 81       	ldd	r24, Y+4	; 0x04
    be1c:	9d 81       	ldd	r25, Y+5	; 0x05
    be1e:	a9 01       	movw	r20, r18
    be20:	6d e0       	ldi	r22, 0x0D	; 13
    be22:	70 e0       	ldi	r23, 0x00	; 0
    be24:	0f 94 f5 33 	call	0x267ea	; 0x267ea <memchr>
    be28:	89 83       	std	Y+1, r24	; 0x01
    be2a:	9a 83       	std	Y+2, r25	; 0x02
	if (!pos) {
    be2c:	89 81       	ldd	r24, Y+1	; 0x01
    be2e:	9a 81       	ldd	r25, Y+2	; 0x02
    be30:	89 2b       	or	r24, r25
    be32:	f9 f4       	brne	.+62     	; 0xbe72 <interpreter_doProcess+0x92>
		if (1 <= rx_buf[rx_len - 1] && rx_buf[rx_len - 1] <= 26) {
    be34:	8e 81       	ldd	r24, Y+6	; 0x06
    be36:	9f 81       	ldd	r25, Y+7	; 0x07
    be38:	01 97       	sbiw	r24, 0x01	; 1
    be3a:	2c 81       	ldd	r18, Y+4	; 0x04
    be3c:	3d 81       	ldd	r19, Y+5	; 0x05
    be3e:	82 0f       	add	r24, r18
    be40:	93 1f       	adc	r25, r19
    be42:	fc 01       	movw	r30, r24
    be44:	80 81       	ld	r24, Z
    be46:	18 16       	cp	r1, r24
    be48:	a4 f4       	brge	.+40     	; 0xbe72 <interpreter_doProcess+0x92>
    be4a:	8e 81       	ldd	r24, Y+6	; 0x06
    be4c:	9f 81       	ldd	r25, Y+7	; 0x07
    be4e:	01 97       	sbiw	r24, 0x01	; 1
    be50:	2c 81       	ldd	r18, Y+4	; 0x04
    be52:	3d 81       	ldd	r19, Y+5	; 0x05
    be54:	82 0f       	add	r24, r18
    be56:	93 1f       	adc	r25, r19
    be58:	fc 01       	movw	r30, r24
    be5a:	80 81       	ld	r24, Z
    be5c:	8b 31       	cpi	r24, 0x1B	; 27
    be5e:	4c f4       	brge	.+18     	; 0xbe72 <interpreter_doProcess+0x92>
			pos = &(rx_buf[rx_len - 1]);
    be60:	8e 81       	ldd	r24, Y+6	; 0x06
    be62:	9f 81       	ldd	r25, Y+7	; 0x07
    be64:	01 97       	sbiw	r24, 0x01	; 1
    be66:	2c 81       	ldd	r18, Y+4	; 0x04
    be68:	3d 81       	ldd	r19, Y+5	; 0x05
    be6a:	82 0f       	add	r24, r18
    be6c:	93 1f       	adc	r25, r19
    be6e:	89 83       	std	Y+1, r24	; 0x01
    be70:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Clipping */
	if ((s_rx_cmdLine_idx + rx_len) >= C_RX_CMDLINE_BUF_SIZE) {
    be72:	80 91 b6 23 	lds	r24, 0x23B6	; 0x8023b6 <s_rx_cmdLine_idx>
    be76:	28 2f       	mov	r18, r24
    be78:	30 e0       	ldi	r19, 0x00	; 0
    be7a:	8e 81       	ldd	r24, Y+6	; 0x06
    be7c:	9f 81       	ldd	r25, Y+7	; 0x07
    be7e:	82 0f       	add	r24, r18
    be80:	93 1f       	adc	r25, r19
    be82:	8f 3f       	cpi	r24, 0xFF	; 255
    be84:	91 05       	cpc	r25, r1
    be86:	c9 f0       	breq	.+50     	; 0xbeba <interpreter_doProcess+0xda>
    be88:	c0 f0       	brcs	.+48     	; 0xbeba <interpreter_doProcess+0xda>
		/* Over sized - clip incoming data on the buffer size limit */
		rx_len = (C_RX_CMDLINE_BUF_SIZE - 1) - s_rx_cmdLine_idx;
    be8a:	80 91 b6 23 	lds	r24, 0x23B6	; 0x8023b6 <s_rx_cmdLine_idx>
    be8e:	88 2f       	mov	r24, r24
    be90:	90 e0       	ldi	r25, 0x00	; 0
    be92:	2f ef       	ldi	r18, 0xFF	; 255
    be94:	30 e0       	ldi	r19, 0x00	; 0
    be96:	a9 01       	movw	r20, r18
    be98:	48 1b       	sub	r20, r24
    be9a:	59 0b       	sbc	r21, r25
    be9c:	ca 01       	movw	r24, r20
    be9e:	8e 83       	std	Y+6, r24	; 0x06
    bea0:	9f 83       	std	Y+7, r25	; 0x07

		/* Adjust pos if the line ending exists */
		if (pos) {
    bea2:	89 81       	ldd	r24, Y+1	; 0x01
    bea4:	9a 81       	ldd	r25, Y+2	; 0x02
    bea6:	89 2b       	or	r24, r25
    bea8:	41 f0       	breq	.+16     	; 0xbeba <interpreter_doProcess+0xda>
			pos = rx_buf + rx_len;
    beaa:	2c 81       	ldd	r18, Y+4	; 0x04
    beac:	3d 81       	ldd	r19, Y+5	; 0x05
    beae:	8e 81       	ldd	r24, Y+6	; 0x06
    beb0:	9f 81       	ldd	r25, Y+7	; 0x07
    beb2:	82 0f       	add	r24, r18
    beb4:	93 1f       	adc	r25, r19
    beb6:	89 83       	std	Y+1, r24	; 0x01
    beb8:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Add new chunk to buffer */
	uint8_t pos_len = pos ?  ((pos - rx_buf) + 1) : rx_len;
    beba:	89 81       	ldd	r24, Y+1	; 0x01
    bebc:	9a 81       	ldd	r25, Y+2	; 0x02
    bebe:	89 2b       	or	r24, r25
    bec0:	51 f0       	breq	.+20     	; 0xbed6 <interpreter_doProcess+0xf6>
    bec2:	29 81       	ldd	r18, Y+1	; 0x01
    bec4:	3a 81       	ldd	r19, Y+2	; 0x02
    bec6:	8c 81       	ldd	r24, Y+4	; 0x04
    bec8:	9d 81       	ldd	r25, Y+5	; 0x05
    beca:	f9 01       	movw	r30, r18
    becc:	e8 1b       	sub	r30, r24
    bece:	f9 0b       	sbc	r31, r25
    bed0:	cf 01       	movw	r24, r30
    bed2:	8f 5f       	subi	r24, 0xFF	; 255
    bed4:	01 c0       	rjmp	.+2      	; 0xbed8 <interpreter_doProcess+0xf8>
    bed6:	8e 81       	ldd	r24, Y+6	; 0x06
    bed8:	8b 83       	std	Y+3, r24	; 0x03
	memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    beda:	8b 81       	ldd	r24, Y+3	; 0x03
    bedc:	48 2f       	mov	r20, r24
    bede:	50 e0       	ldi	r21, 0x00	; 0
    bee0:	80 91 b6 23 	lds	r24, 0x23B6	; 0x8023b6 <s_rx_cmdLine_idx>
    bee4:	88 2f       	mov	r24, r24
    bee6:	90 e0       	ldi	r25, 0x00	; 0
    bee8:	8a 54       	subi	r24, 0x4A	; 74
    beea:	9d 4d       	sbci	r25, 0xDD	; 221
    beec:	2c 81       	ldd	r18, Y+4	; 0x04
    beee:	3d 81       	ldd	r19, Y+5	; 0x05
    bef0:	b9 01       	movw	r22, r18
    bef2:	0f 94 02 34 	call	0x26804	; 0x26804 <memcpy>
	s_rx_cmdLine_idx += pos_len;
    bef6:	90 91 b6 23 	lds	r25, 0x23B6	; 0x8023b6 <s_rx_cmdLine_idx>
    befa:	8b 81       	ldd	r24, Y+3	; 0x03
    befc:	89 0f       	add	r24, r25
    befe:	80 93 b6 23 	sts	0x23B6, r24	; 0x8023b6 <s_rx_cmdLine_idx>

	/* Execute line */
	if (pos) {
    bf02:	89 81       	ldd	r24, Y+1	; 0x01
    bf04:	9a 81       	ldd	r25, Y+2	; 0x02
    bf06:	89 2b       	or	r24, r25
    bf08:	51 f0       	breq	.+20     	; 0xbf1e <interpreter_doProcess+0x13e>
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
    bf0a:	80 91 b6 23 	lds	r24, 0x23B6	; 0x8023b6 <s_rx_cmdLine_idx>
    bf0e:	68 2f       	mov	r22, r24
    bf10:	86 eb       	ldi	r24, 0xB6	; 182
    bf12:	92 e2       	ldi	r25, 0x22	; 34
    bf14:	71 db       	rcall	.-2334   	; 0xb5f8 <executeCmdLine>
		s_rx_cmdLine_idx = 0;
    bf16:	10 92 b6 23 	sts	0x23B6, r1	; 0x8023b6 <s_rx_cmdLine_idx>
    bf1a:	01 c0       	rjmp	.+2      	; 0xbf1e <interpreter_doProcess+0x13e>

void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
		return;
    bf1c:	00 00       	nop
	if (pos) {
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
	}
}
    bf1e:	27 96       	adiw	r28, 0x07	; 7
    bf20:	cd bf       	out	0x3d, r28	; 61
    bf22:	de bf       	out	0x3e, r29	; 62
    bf24:	df 91       	pop	r29
    bf26:	cf 91       	pop	r28
    bf28:	08 95       	ret

0000bf2a <cpu_irq_save>:

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
	// not in use yet
}
    bf2a:	cf 93       	push	r28
    bf2c:	df 93       	push	r29
    bf2e:	1f 92       	push	r1
    bf30:	cd b7       	in	r28, 0x3d	; 61
    bf32:	de b7       	in	r29, 0x3e	; 62
    bf34:	8f e3       	ldi	r24, 0x3F	; 63
    bf36:	90 e0       	ldi	r25, 0x00	; 0
    bf38:	fc 01       	movw	r30, r24
    bf3a:	80 81       	ld	r24, Z
    bf3c:	89 83       	std	Y+1, r24	; 0x01
    bf3e:	f8 94       	cli
    bf40:	89 81       	ldd	r24, Y+1	; 0x01
    bf42:	0f 90       	pop	r0
    bf44:	df 91       	pop	r29
    bf46:	cf 91       	pop	r28
    bf48:	08 95       	ret

0000bf4a <cpu_irq_restore>:
    bf4a:	cf 93       	push	r28
    bf4c:	df 93       	push	r29
    bf4e:	1f 92       	push	r1
    bf50:	cd b7       	in	r28, 0x3d	; 61
    bf52:	de b7       	in	r29, 0x3e	; 62
    bf54:	89 83       	std	Y+1, r24	; 0x01
    bf56:	8f e3       	ldi	r24, 0x3F	; 63
    bf58:	90 e0       	ldi	r25, 0x00	; 0
    bf5a:	29 81       	ldd	r18, Y+1	; 0x01
    bf5c:	fc 01       	movw	r30, r24
    bf5e:	20 83       	st	Z, r18
    bf60:	00 00       	nop
    bf62:	0f 90       	pop	r0
    bf64:	df 91       	pop	r29
    bf66:	cf 91       	pop	r28
    bf68:	08 95       	ret

0000bf6a <osc_get_rate>:
    bf6a:	cf 93       	push	r28
    bf6c:	df 93       	push	r29
    bf6e:	1f 92       	push	r1
    bf70:	cd b7       	in	r28, 0x3d	; 61
    bf72:	de b7       	in	r29, 0x3e	; 62
    bf74:	89 83       	std	Y+1, r24	; 0x01
    bf76:	89 81       	ldd	r24, Y+1	; 0x01
    bf78:	88 2f       	mov	r24, r24
    bf7a:	90 e0       	ldi	r25, 0x00	; 0
    bf7c:	82 30       	cpi	r24, 0x02	; 2
    bf7e:	91 05       	cpc	r25, r1
    bf80:	89 f0       	breq	.+34     	; 0xbfa4 <osc_get_rate+0x3a>
    bf82:	83 30       	cpi	r24, 0x03	; 3
    bf84:	91 05       	cpc	r25, r1
    bf86:	1c f4       	brge	.+6      	; 0xbf8e <osc_get_rate+0x24>
    bf88:	01 97       	sbiw	r24, 0x01	; 1
    bf8a:	39 f0       	breq	.+14     	; 0xbf9a <osc_get_rate+0x30>
    bf8c:	1a c0       	rjmp	.+52     	; 0xbfc2 <osc_get_rate+0x58>
    bf8e:	84 30       	cpi	r24, 0x04	; 4
    bf90:	91 05       	cpc	r25, r1
    bf92:	69 f0       	breq	.+26     	; 0xbfae <osc_get_rate+0x44>
    bf94:	08 97       	sbiw	r24, 0x08	; 8
    bf96:	81 f0       	breq	.+32     	; 0xbfb8 <osc_get_rate+0x4e>
    bf98:	14 c0       	rjmp	.+40     	; 0xbfc2 <osc_get_rate+0x58>
    bf9a:	80 e8       	ldi	r24, 0x80	; 128
    bf9c:	94 e8       	ldi	r25, 0x84	; 132
    bf9e:	ae e1       	ldi	r26, 0x1E	; 30
    bfa0:	b0 e0       	ldi	r27, 0x00	; 0
    bfa2:	12 c0       	rjmp	.+36     	; 0xbfc8 <osc_get_rate+0x5e>
    bfa4:	80 e0       	ldi	r24, 0x00	; 0
    bfa6:	9c e6       	ldi	r25, 0x6C	; 108
    bfa8:	ac ed       	ldi	r26, 0xDC	; 220
    bfaa:	b2 e0       	ldi	r27, 0x02	; 2
    bfac:	0d c0       	rjmp	.+26     	; 0xbfc8 <osc_get_rate+0x5e>
    bfae:	80 e0       	ldi	r24, 0x00	; 0
    bfb0:	90 e8       	ldi	r25, 0x80	; 128
    bfb2:	a0 e0       	ldi	r26, 0x00	; 0
    bfb4:	b0 e0       	ldi	r27, 0x00	; 0
    bfb6:	08 c0       	rjmp	.+16     	; 0xbfc8 <osc_get_rate+0x5e>
    bfb8:	80 e0       	ldi	r24, 0x00	; 0
    bfba:	9d e2       	ldi	r25, 0x2D	; 45
    bfbc:	a1 e3       	ldi	r26, 0x31	; 49
    bfbe:	b1 e0       	ldi	r27, 0x01	; 1
    bfc0:	03 c0       	rjmp	.+6      	; 0xbfc8 <osc_get_rate+0x5e>
    bfc2:	80 e0       	ldi	r24, 0x00	; 0
    bfc4:	90 e0       	ldi	r25, 0x00	; 0
    bfc6:	dc 01       	movw	r26, r24
    bfc8:	bc 01       	movw	r22, r24
    bfca:	cd 01       	movw	r24, r26
    bfcc:	0f 90       	pop	r0
    bfce:	df 91       	pop	r29
    bfd0:	cf 91       	pop	r28
    bfd2:	08 95       	ret

0000bfd4 <pll_get_default_rate_priv>:
    bfd4:	cf 93       	push	r28
    bfd6:	df 93       	push	r29
    bfd8:	cd b7       	in	r28, 0x3d	; 61
    bfda:	de b7       	in	r29, 0x3e	; 62
    bfdc:	29 97       	sbiw	r28, 0x09	; 9
    bfde:	cd bf       	out	0x3d, r28	; 61
    bfe0:	de bf       	out	0x3e, r29	; 62
    bfe2:	8d 83       	std	Y+5, r24	; 0x05
    bfe4:	6e 83       	std	Y+6, r22	; 0x06
    bfe6:	7f 83       	std	Y+7, r23	; 0x07
    bfe8:	48 87       	std	Y+8, r20	; 0x08
    bfea:	59 87       	std	Y+9, r21	; 0x09
    bfec:	8d 81       	ldd	r24, Y+5	; 0x05
    bfee:	88 2f       	mov	r24, r24
    bff0:	90 e0       	ldi	r25, 0x00	; 0
    bff2:	80 38       	cpi	r24, 0x80	; 128
    bff4:	91 05       	cpc	r25, r1
    bff6:	79 f0       	breq	.+30     	; 0xc016 <pll_get_default_rate_priv+0x42>
    bff8:	80 3c       	cpi	r24, 0xC0	; 192
    bffa:	91 05       	cpc	r25, r1
    bffc:	a9 f0       	breq	.+42     	; 0xc028 <pll_get_default_rate_priv+0x54>
    bffe:	89 2b       	or	r24, r25
    c000:	09 f0       	breq	.+2      	; 0xc004 <pll_get_default_rate_priv+0x30>
    c002:	1b c0       	rjmp	.+54     	; 0xc03a <pll_get_default_rate_priv+0x66>
    c004:	80 e8       	ldi	r24, 0x80	; 128
    c006:	94 e8       	ldi	r25, 0x84	; 132
    c008:	ae e1       	ldi	r26, 0x1E	; 30
    c00a:	b0 e0       	ldi	r27, 0x00	; 0
    c00c:	89 83       	std	Y+1, r24	; 0x01
    c00e:	9a 83       	std	Y+2, r25	; 0x02
    c010:	ab 83       	std	Y+3, r26	; 0x03
    c012:	bc 83       	std	Y+4, r27	; 0x04
    c014:	12 c0       	rjmp	.+36     	; 0xc03a <pll_get_default_rate_priv+0x66>
    c016:	80 e0       	ldi	r24, 0x00	; 0
    c018:	9b e1       	ldi	r25, 0x1B	; 27
    c01a:	a7 eb       	ldi	r26, 0xB7	; 183
    c01c:	b0 e0       	ldi	r27, 0x00	; 0
    c01e:	89 83       	std	Y+1, r24	; 0x01
    c020:	9a 83       	std	Y+2, r25	; 0x02
    c022:	ab 83       	std	Y+3, r26	; 0x03
    c024:	bc 83       	std	Y+4, r27	; 0x04
    c026:	09 c0       	rjmp	.+18     	; 0xc03a <pll_get_default_rate_priv+0x66>
    c028:	88 e0       	ldi	r24, 0x08	; 8
    c02a:	9f df       	rcall	.-194    	; 0xbf6a <osc_get_rate>
    c02c:	dc 01       	movw	r26, r24
    c02e:	cb 01       	movw	r24, r22
    c030:	89 83       	std	Y+1, r24	; 0x01
    c032:	9a 83       	std	Y+2, r25	; 0x02
    c034:	ab 83       	std	Y+3, r26	; 0x03
    c036:	bc 83       	std	Y+4, r27	; 0x04
    c038:	00 00       	nop
    c03a:	8e 81       	ldd	r24, Y+6	; 0x06
    c03c:	9f 81       	ldd	r25, Y+7	; 0x07
    c03e:	cc 01       	movw	r24, r24
    c040:	a0 e0       	ldi	r26, 0x00	; 0
    c042:	b0 e0       	ldi	r27, 0x00	; 0
    c044:	29 81       	ldd	r18, Y+1	; 0x01
    c046:	3a 81       	ldd	r19, Y+2	; 0x02
    c048:	4b 81       	ldd	r20, Y+3	; 0x03
    c04a:	5c 81       	ldd	r21, Y+4	; 0x04
    c04c:	bc 01       	movw	r22, r24
    c04e:	cd 01       	movw	r24, r26
    c050:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    c054:	dc 01       	movw	r26, r24
    c056:	cb 01       	movw	r24, r22
    c058:	89 83       	std	Y+1, r24	; 0x01
    c05a:	9a 83       	std	Y+2, r25	; 0x02
    c05c:	ab 83       	std	Y+3, r26	; 0x03
    c05e:	bc 83       	std	Y+4, r27	; 0x04
    c060:	89 81       	ldd	r24, Y+1	; 0x01
    c062:	9a 81       	ldd	r25, Y+2	; 0x02
    c064:	ab 81       	ldd	r26, Y+3	; 0x03
    c066:	bc 81       	ldd	r27, Y+4	; 0x04
    c068:	bc 01       	movw	r22, r24
    c06a:	cd 01       	movw	r24, r26
    c06c:	29 96       	adiw	r28, 0x09	; 9
    c06e:	cd bf       	out	0x3d, r28	; 61
    c070:	de bf       	out	0x3e, r29	; 62
    c072:	df 91       	pop	r29
    c074:	cf 91       	pop	r28
    c076:	08 95       	ret

0000c078 <sysclk_get_main_hz>:
    c078:	cf 93       	push	r28
    c07a:	df 93       	push	r29
    c07c:	cd b7       	in	r28, 0x3d	; 61
    c07e:	de b7       	in	r29, 0x3e	; 62
    c080:	41 e0       	ldi	r20, 0x01	; 1
    c082:	50 e0       	ldi	r21, 0x00	; 0
    c084:	63 e0       	ldi	r22, 0x03	; 3
    c086:	70 e0       	ldi	r23, 0x00	; 0
    c088:	80 ec       	ldi	r24, 0xC0	; 192
    c08a:	a4 df       	rcall	.-184    	; 0xbfd4 <pll_get_default_rate_priv>
    c08c:	dc 01       	movw	r26, r24
    c08e:	cb 01       	movw	r24, r22
    c090:	bc 01       	movw	r22, r24
    c092:	cd 01       	movw	r24, r26
    c094:	df 91       	pop	r29
    c096:	cf 91       	pop	r28
    c098:	08 95       	ret

0000c09a <sysclk_get_per4_hz>:
    c09a:	cf 93       	push	r28
    c09c:	df 93       	push	r29
    c09e:	1f 92       	push	r1
    c0a0:	cd b7       	in	r28, 0x3d	; 61
    c0a2:	de b7       	in	r29, 0x3e	; 62
    c0a4:	19 82       	std	Y+1, r1	; 0x01
    c0a6:	e8 df       	rcall	.-48     	; 0xc078 <sysclk_get_main_hz>
    c0a8:	dc 01       	movw	r26, r24
    c0aa:	cb 01       	movw	r24, r22
    c0ac:	29 81       	ldd	r18, Y+1	; 0x01
    c0ae:	22 2f       	mov	r18, r18
    c0b0:	30 e0       	ldi	r19, 0x00	; 0
    c0b2:	04 c0       	rjmp	.+8      	; 0xc0bc <sysclk_get_per4_hz+0x22>
    c0b4:	b6 95       	lsr	r27
    c0b6:	a7 95       	ror	r26
    c0b8:	97 95       	ror	r25
    c0ba:	87 95       	ror	r24
    c0bc:	2a 95       	dec	r18
    c0be:	d2 f7       	brpl	.-12     	; 0xc0b4 <sysclk_get_per4_hz+0x1a>
    c0c0:	bc 01       	movw	r22, r24
    c0c2:	cd 01       	movw	r24, r26
    c0c4:	0f 90       	pop	r0
    c0c6:	df 91       	pop	r29
    c0c8:	cf 91       	pop	r28
    c0ca:	08 95       	ret

0000c0cc <sysclk_get_per2_hz>:
    c0cc:	cf 93       	push	r28
    c0ce:	df 93       	push	r29
    c0d0:	cd b7       	in	r28, 0x3d	; 61
    c0d2:	de b7       	in	r29, 0x3e	; 62
    c0d4:	e2 df       	rcall	.-60     	; 0xc09a <sysclk_get_per4_hz>
    c0d6:	dc 01       	movw	r26, r24
    c0d8:	cb 01       	movw	r24, r22
    c0da:	bc 01       	movw	r22, r24
    c0dc:	cd 01       	movw	r24, r26
    c0de:	df 91       	pop	r29
    c0e0:	cf 91       	pop	r28
    c0e2:	08 95       	ret

0000c0e4 <sysclk_get_per_hz>:
    c0e4:	cf 93       	push	r28
    c0e6:	df 93       	push	r29
    c0e8:	cd b7       	in	r28, 0x3d	; 61
    c0ea:	de b7       	in	r29, 0x3e	; 62
    c0ec:	ef df       	rcall	.-34     	; 0xc0cc <sysclk_get_per2_hz>
    c0ee:	dc 01       	movw	r26, r24
    c0f0:	cb 01       	movw	r24, r22
    c0f2:	b6 95       	lsr	r27
    c0f4:	a7 95       	ror	r26
    c0f6:	97 95       	ror	r25
    c0f8:	87 95       	ror	r24
    c0fa:	bc 01       	movw	r22, r24
    c0fc:	cd 01       	movw	r24, r26
    c0fe:	df 91       	pop	r29
    c100:	cf 91       	pop	r28
    c102:	08 95       	ret

0000c104 <sysclk_get_cpu_hz>:
    c104:	cf 93       	push	r28
    c106:	df 93       	push	r29
    c108:	cd b7       	in	r28, 0x3d	; 61
    c10a:	de b7       	in	r29, 0x3e	; 62
    c10c:	eb df       	rcall	.-42     	; 0xc0e4 <sysclk_get_per_hz>
    c10e:	dc 01       	movw	r26, r24
    c110:	cb 01       	movw	r24, r22
    c112:	bc 01       	movw	r22, r24
    c114:	cd 01       	movw	r24, r26
    c116:	df 91       	pop	r29
    c118:	cf 91       	pop	r28
    c11a:	08 95       	ret

0000c11c <sysclk_enable_peripheral_clock>:
    c11c:	cf 93       	push	r28
    c11e:	df 93       	push	r29
    c120:	1f 92       	push	r1
    c122:	1f 92       	push	r1
    c124:	cd b7       	in	r28, 0x3d	; 61
    c126:	de b7       	in	r29, 0x3e	; 62
    c128:	89 83       	std	Y+1, r24	; 0x01
    c12a:	9a 83       	std	Y+2, r25	; 0x02
    c12c:	89 81       	ldd	r24, Y+1	; 0x01
    c12e:	9a 81       	ldd	r25, Y+2	; 0x02
    c130:	89 2b       	or	r24, r25
    c132:	09 f4       	brne	.+2      	; 0xc136 <sysclk_enable_peripheral_clock+0x1a>
    c134:	21 c1       	rjmp	.+578    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c136:	89 81       	ldd	r24, Y+1	; 0x01
    c138:	9a 81       	ldd	r25, Y+2	; 0x02
    c13a:	80 3c       	cpi	r24, 0xC0	; 192
    c13c:	91 05       	cpc	r25, r1
    c13e:	29 f4       	brne	.+10     	; 0xc14a <sysclk_enable_peripheral_clock+0x2e>
    c140:	60 e1       	ldi	r22, 0x10	; 16
    c142:	80 e0       	ldi	r24, 0x00	; 0
    c144:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c148:	17 c1       	rjmp	.+558    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c14a:	89 81       	ldd	r24, Y+1	; 0x01
    c14c:	9a 81       	ldd	r25, Y+2	; 0x02
    c14e:	80 38       	cpi	r24, 0x80	; 128
    c150:	91 40       	sbci	r25, 0x01	; 1
    c152:	29 f4       	brne	.+10     	; 0xc15e <sysclk_enable_peripheral_clock+0x42>
    c154:	62 e0       	ldi	r22, 0x02	; 2
    c156:	80 e0       	ldi	r24, 0x00	; 0
    c158:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c15c:	0d c1       	rjmp	.+538    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c15e:	89 81       	ldd	r24, Y+1	; 0x01
    c160:	9a 81       	ldd	r25, Y+2	; 0x02
    c162:	81 15       	cp	r24, r1
    c164:	91 40       	sbci	r25, 0x01	; 1
    c166:	29 f4       	brne	.+10     	; 0xc172 <sysclk_enable_peripheral_clock+0x56>
    c168:	61 e0       	ldi	r22, 0x01	; 1
    c16a:	80 e0       	ldi	r24, 0x00	; 0
    c16c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c170:	03 c1       	rjmp	.+518    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c172:	89 81       	ldd	r24, Y+1	; 0x01
    c174:	9a 81       	ldd	r25, Y+2	; 0x02
    c176:	80 38       	cpi	r24, 0x80	; 128
    c178:	93 40       	sbci	r25, 0x03	; 3
    c17a:	29 f4       	brne	.+10     	; 0xc186 <sysclk_enable_peripheral_clock+0x6a>
    c17c:	61 e0       	ldi	r22, 0x01	; 1
    c17e:	81 e0       	ldi	r24, 0x01	; 1
    c180:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c184:	f9 c0       	rjmp	.+498    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c186:	89 81       	ldd	r24, Y+1	; 0x01
    c188:	9a 81       	ldd	r25, Y+2	; 0x02
    c18a:	80 39       	cpi	r24, 0x90	; 144
    c18c:	93 40       	sbci	r25, 0x03	; 3
    c18e:	29 f4       	brne	.+10     	; 0xc19a <sysclk_enable_peripheral_clock+0x7e>
    c190:	61 e0       	ldi	r22, 0x01	; 1
    c192:	82 e0       	ldi	r24, 0x02	; 2
    c194:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c198:	ef c0       	rjmp	.+478    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c19a:	89 81       	ldd	r24, Y+1	; 0x01
    c19c:	9a 81       	ldd	r25, Y+2	; 0x02
    c19e:	81 15       	cp	r24, r1
    c1a0:	92 40       	sbci	r25, 0x02	; 2
    c1a2:	29 f4       	brne	.+10     	; 0xc1ae <sysclk_enable_peripheral_clock+0x92>
    c1a4:	62 e0       	ldi	r22, 0x02	; 2
    c1a6:	81 e0       	ldi	r24, 0x01	; 1
    c1a8:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c1ac:	e5 c0       	rjmp	.+458    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c1ae:	89 81       	ldd	r24, Y+1	; 0x01
    c1b0:	9a 81       	ldd	r25, Y+2	; 0x02
    c1b2:	80 34       	cpi	r24, 0x40	; 64
    c1b4:	92 40       	sbci	r25, 0x02	; 2
    c1b6:	29 f4       	brne	.+10     	; 0xc1c2 <sysclk_enable_peripheral_clock+0xa6>
    c1b8:	62 e0       	ldi	r22, 0x02	; 2
    c1ba:	82 e0       	ldi	r24, 0x02	; 2
    c1bc:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c1c0:	db c0       	rjmp	.+438    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c1c2:	89 81       	ldd	r24, Y+1	; 0x01
    c1c4:	9a 81       	ldd	r25, Y+2	; 0x02
    c1c6:	80 32       	cpi	r24, 0x20	; 32
    c1c8:	93 40       	sbci	r25, 0x03	; 3
    c1ca:	29 f4       	brne	.+10     	; 0xc1d6 <sysclk_enable_peripheral_clock+0xba>
    c1cc:	64 e0       	ldi	r22, 0x04	; 4
    c1ce:	82 e0       	ldi	r24, 0x02	; 2
    c1d0:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c1d4:	d1 c0       	rjmp	.+418    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c1d6:	89 81       	ldd	r24, Y+1	; 0x01
    c1d8:	9a 81       	ldd	r25, Y+2	; 0x02
    c1da:	81 15       	cp	r24, r1
    c1dc:	98 40       	sbci	r25, 0x08	; 8
    c1de:	29 f4       	brne	.+10     	; 0xc1ea <sysclk_enable_peripheral_clock+0xce>
    c1e0:	61 e0       	ldi	r22, 0x01	; 1
    c1e2:	83 e0       	ldi	r24, 0x03	; 3
    c1e4:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c1e8:	c7 c0       	rjmp	.+398    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c1ea:	89 81       	ldd	r24, Y+1	; 0x01
    c1ec:	9a 81       	ldd	r25, Y+2	; 0x02
    c1ee:	81 15       	cp	r24, r1
    c1f0:	99 40       	sbci	r25, 0x09	; 9
    c1f2:	29 f4       	brne	.+10     	; 0xc1fe <sysclk_enable_peripheral_clock+0xe2>
    c1f4:	61 e0       	ldi	r22, 0x01	; 1
    c1f6:	84 e0       	ldi	r24, 0x04	; 4
    c1f8:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c1fc:	bd c0       	rjmp	.+378    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c1fe:	89 81       	ldd	r24, Y+1	; 0x01
    c200:	9a 81       	ldd	r25, Y+2	; 0x02
    c202:	81 15       	cp	r24, r1
    c204:	9a 40       	sbci	r25, 0x0A	; 10
    c206:	29 f4       	brne	.+10     	; 0xc212 <sysclk_enable_peripheral_clock+0xf6>
    c208:	61 e0       	ldi	r22, 0x01	; 1
    c20a:	85 e0       	ldi	r24, 0x05	; 5
    c20c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c210:	b3 c0       	rjmp	.+358    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c212:	89 81       	ldd	r24, Y+1	; 0x01
    c214:	9a 81       	ldd	r25, Y+2	; 0x02
    c216:	81 15       	cp	r24, r1
    c218:	9b 40       	sbci	r25, 0x0B	; 11
    c21a:	29 f4       	brne	.+10     	; 0xc226 <sysclk_enable_peripheral_clock+0x10a>
    c21c:	61 e0       	ldi	r22, 0x01	; 1
    c21e:	86 e0       	ldi	r24, 0x06	; 6
    c220:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c224:	a9 c0       	rjmp	.+338    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c226:	89 81       	ldd	r24, Y+1	; 0x01
    c228:	9a 81       	ldd	r25, Y+2	; 0x02
    c22a:	80 34       	cpi	r24, 0x40	; 64
    c22c:	98 40       	sbci	r25, 0x08	; 8
    c22e:	29 f4       	brne	.+10     	; 0xc23a <sysclk_enable_peripheral_clock+0x11e>
    c230:	62 e0       	ldi	r22, 0x02	; 2
    c232:	83 e0       	ldi	r24, 0x03	; 3
    c234:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c238:	9f c0       	rjmp	.+318    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c23a:	89 81       	ldd	r24, Y+1	; 0x01
    c23c:	9a 81       	ldd	r25, Y+2	; 0x02
    c23e:	80 34       	cpi	r24, 0x40	; 64
    c240:	99 40       	sbci	r25, 0x09	; 9
    c242:	29 f4       	brne	.+10     	; 0xc24e <sysclk_enable_peripheral_clock+0x132>
    c244:	62 e0       	ldi	r22, 0x02	; 2
    c246:	84 e0       	ldi	r24, 0x04	; 4
    c248:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c24c:	95 c0       	rjmp	.+298    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c24e:	89 81       	ldd	r24, Y+1	; 0x01
    c250:	9a 81       	ldd	r25, Y+2	; 0x02
    c252:	80 34       	cpi	r24, 0x40	; 64
    c254:	9a 40       	sbci	r25, 0x0A	; 10
    c256:	29 f4       	brne	.+10     	; 0xc262 <sysclk_enable_peripheral_clock+0x146>
    c258:	62 e0       	ldi	r22, 0x02	; 2
    c25a:	85 e0       	ldi	r24, 0x05	; 5
    c25c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c260:	8b c0       	rjmp	.+278    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c262:	89 81       	ldd	r24, Y+1	; 0x01
    c264:	9a 81       	ldd	r25, Y+2	; 0x02
    c266:	80 39       	cpi	r24, 0x90	; 144
    c268:	98 40       	sbci	r25, 0x08	; 8
    c26a:	29 f4       	brne	.+10     	; 0xc276 <sysclk_enable_peripheral_clock+0x15a>
    c26c:	64 e0       	ldi	r22, 0x04	; 4
    c26e:	83 e0       	ldi	r24, 0x03	; 3
    c270:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c274:	81 c0       	rjmp	.+258    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c276:	89 81       	ldd	r24, Y+1	; 0x01
    c278:	9a 81       	ldd	r25, Y+2	; 0x02
    c27a:	80 39       	cpi	r24, 0x90	; 144
    c27c:	99 40       	sbci	r25, 0x09	; 9
    c27e:	29 f4       	brne	.+10     	; 0xc28a <sysclk_enable_peripheral_clock+0x16e>
    c280:	64 e0       	ldi	r22, 0x04	; 4
    c282:	84 e0       	ldi	r24, 0x04	; 4
    c284:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c288:	77 c0       	rjmp	.+238    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c28a:	89 81       	ldd	r24, Y+1	; 0x01
    c28c:	9a 81       	ldd	r25, Y+2	; 0x02
    c28e:	80 39       	cpi	r24, 0x90	; 144
    c290:	9a 40       	sbci	r25, 0x0A	; 10
    c292:	29 f4       	brne	.+10     	; 0xc29e <sysclk_enable_peripheral_clock+0x182>
    c294:	64 e0       	ldi	r22, 0x04	; 4
    c296:	85 e0       	ldi	r24, 0x05	; 5
    c298:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c29c:	6d c0       	rjmp	.+218    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c29e:	89 81       	ldd	r24, Y+1	; 0x01
    c2a0:	9a 81       	ldd	r25, Y+2	; 0x02
    c2a2:	80 39       	cpi	r24, 0x90	; 144
    c2a4:	9b 40       	sbci	r25, 0x0B	; 11
    c2a6:	29 f4       	brne	.+10     	; 0xc2b2 <sysclk_enable_peripheral_clock+0x196>
    c2a8:	64 e0       	ldi	r22, 0x04	; 4
    c2aa:	86 e0       	ldi	r24, 0x06	; 6
    c2ac:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c2b0:	63 c0       	rjmp	.+198    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c2b2:	89 81       	ldd	r24, Y+1	; 0x01
    c2b4:	9a 81       	ldd	r25, Y+2	; 0x02
    c2b6:	80 3c       	cpi	r24, 0xC0	; 192
    c2b8:	98 40       	sbci	r25, 0x08	; 8
    c2ba:	29 f4       	brne	.+10     	; 0xc2c6 <sysclk_enable_peripheral_clock+0x1aa>
    c2bc:	68 e0       	ldi	r22, 0x08	; 8
    c2be:	83 e0       	ldi	r24, 0x03	; 3
    c2c0:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c2c4:	59 c0       	rjmp	.+178    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c2c6:	89 81       	ldd	r24, Y+1	; 0x01
    c2c8:	9a 81       	ldd	r25, Y+2	; 0x02
    c2ca:	80 3c       	cpi	r24, 0xC0	; 192
    c2cc:	99 40       	sbci	r25, 0x09	; 9
    c2ce:	29 f4       	brne	.+10     	; 0xc2da <sysclk_enable_peripheral_clock+0x1be>
    c2d0:	68 e0       	ldi	r22, 0x08	; 8
    c2d2:	84 e0       	ldi	r24, 0x04	; 4
    c2d4:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c2d8:	4f c0       	rjmp	.+158    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c2da:	89 81       	ldd	r24, Y+1	; 0x01
    c2dc:	9a 81       	ldd	r25, Y+2	; 0x02
    c2de:	80 3a       	cpi	r24, 0xA0	; 160
    c2e0:	98 40       	sbci	r25, 0x08	; 8
    c2e2:	29 f4       	brne	.+10     	; 0xc2ee <sysclk_enable_peripheral_clock+0x1d2>
    c2e4:	60 e1       	ldi	r22, 0x10	; 16
    c2e6:	83 e0       	ldi	r24, 0x03	; 3
    c2e8:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c2ec:	45 c0       	rjmp	.+138    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c2ee:	89 81       	ldd	r24, Y+1	; 0x01
    c2f0:	9a 81       	ldd	r25, Y+2	; 0x02
    c2f2:	80 3a       	cpi	r24, 0xA0	; 160
    c2f4:	99 40       	sbci	r25, 0x09	; 9
    c2f6:	29 f4       	brne	.+10     	; 0xc302 <sysclk_enable_peripheral_clock+0x1e6>
    c2f8:	60 e1       	ldi	r22, 0x10	; 16
    c2fa:	84 e0       	ldi	r24, 0x04	; 4
    c2fc:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c300:	3b c0       	rjmp	.+118    	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c302:	89 81       	ldd	r24, Y+1	; 0x01
    c304:	9a 81       	ldd	r25, Y+2	; 0x02
    c306:	80 3a       	cpi	r24, 0xA0	; 160
    c308:	9a 40       	sbci	r25, 0x0A	; 10
    c30a:	29 f4       	brne	.+10     	; 0xc316 <sysclk_enable_peripheral_clock+0x1fa>
    c30c:	60 e1       	ldi	r22, 0x10	; 16
    c30e:	85 e0       	ldi	r24, 0x05	; 5
    c310:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c314:	31 c0       	rjmp	.+98     	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c316:	89 81       	ldd	r24, Y+1	; 0x01
    c318:	9a 81       	ldd	r25, Y+2	; 0x02
    c31a:	80 3a       	cpi	r24, 0xA0	; 160
    c31c:	9b 40       	sbci	r25, 0x0B	; 11
    c31e:	29 f4       	brne	.+10     	; 0xc32a <sysclk_enable_peripheral_clock+0x20e>
    c320:	60 e1       	ldi	r22, 0x10	; 16
    c322:	86 e0       	ldi	r24, 0x06	; 6
    c324:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c328:	27 c0       	rjmp	.+78     	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c32a:	89 81       	ldd	r24, Y+1	; 0x01
    c32c:	9a 81       	ldd	r25, Y+2	; 0x02
    c32e:	80 3b       	cpi	r24, 0xB0	; 176
    c330:	98 40       	sbci	r25, 0x08	; 8
    c332:	29 f4       	brne	.+10     	; 0xc33e <sysclk_enable_peripheral_clock+0x222>
    c334:	60 e2       	ldi	r22, 0x20	; 32
    c336:	83 e0       	ldi	r24, 0x03	; 3
    c338:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c33c:	1d c0       	rjmp	.+58     	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c33e:	89 81       	ldd	r24, Y+1	; 0x01
    c340:	9a 81       	ldd	r25, Y+2	; 0x02
    c342:	80 3b       	cpi	r24, 0xB0	; 176
    c344:	99 40       	sbci	r25, 0x09	; 9
    c346:	29 f4       	brne	.+10     	; 0xc352 <sysclk_enable_peripheral_clock+0x236>
    c348:	60 e2       	ldi	r22, 0x20	; 32
    c34a:	84 e0       	ldi	r24, 0x04	; 4
    c34c:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c350:	13 c0       	rjmp	.+38     	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c352:	89 81       	ldd	r24, Y+1	; 0x01
    c354:	9a 81       	ldd	r25, Y+2	; 0x02
    c356:	80 38       	cpi	r24, 0x80	; 128
    c358:	94 40       	sbci	r25, 0x04	; 4
    c35a:	29 f4       	brne	.+10     	; 0xc366 <sysclk_enable_peripheral_clock+0x24a>
    c35c:	60 e4       	ldi	r22, 0x40	; 64
    c35e:	83 e0       	ldi	r24, 0x03	; 3
    c360:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c364:	09 c0       	rjmp	.+18     	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c366:	89 81       	ldd	r24, Y+1	; 0x01
    c368:	9a 81       	ldd	r25, Y+2	; 0x02
    c36a:	80 3a       	cpi	r24, 0xA0	; 160
    c36c:	94 40       	sbci	r25, 0x04	; 4
    c36e:	21 f4       	brne	.+8      	; 0xc378 <sysclk_enable_peripheral_clock+0x25c>
    c370:	60 e4       	ldi	r22, 0x40	; 64
    c372:	85 e0       	ldi	r24, 0x05	; 5
    c374:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
    c378:	00 00       	nop
    c37a:	0f 90       	pop	r0
    c37c:	0f 90       	pop	r0
    c37e:	df 91       	pop	r29
    c380:	cf 91       	pop	r28
    c382:	08 95       	ret

0000c384 <__portable_avr_delay_cycles>:
    c384:	04 c0       	rjmp	.+8      	; 0xc38e <__portable_avr_delay_cycles+0xa>
    c386:	61 50       	subi	r22, 0x01	; 1
    c388:	71 09       	sbc	r23, r1
    c38a:	81 09       	sbc	r24, r1
    c38c:	91 09       	sbc	r25, r1
    c38e:	61 15       	cp	r22, r1
    c390:	71 05       	cpc	r23, r1
    c392:	81 05       	cpc	r24, r1
    c394:	91 05       	cpc	r25, r1
    c396:	b9 f7       	brne	.-18     	; 0xc386 <__portable_avr_delay_cycles+0x2>
    c398:	08 95       	ret

0000c39a <twi_master_read>:
    c39a:	cf 93       	push	r28
    c39c:	df 93       	push	r29
    c39e:	00 d0       	rcall	.+0      	; 0xc3a0 <twi_master_read+0x6>
    c3a0:	1f 92       	push	r1
    c3a2:	cd b7       	in	r28, 0x3d	; 61
    c3a4:	de b7       	in	r29, 0x3e	; 62
    c3a6:	89 83       	std	Y+1, r24	; 0x01
    c3a8:	9a 83       	std	Y+2, r25	; 0x02
    c3aa:	6b 83       	std	Y+3, r22	; 0x03
    c3ac:	7c 83       	std	Y+4, r23	; 0x04
    c3ae:	2b 81       	ldd	r18, Y+3	; 0x03
    c3b0:	3c 81       	ldd	r19, Y+4	; 0x04
    c3b2:	89 81       	ldd	r24, Y+1	; 0x01
    c3b4:	9a 81       	ldd	r25, Y+2	; 0x02
    c3b6:	41 e0       	ldi	r20, 0x01	; 1
    c3b8:	b9 01       	movw	r22, r18
    c3ba:	0e 94 89 ba 	call	0x17512	; 0x17512 <twi_master_transfer>
    c3be:	24 96       	adiw	r28, 0x04	; 4
    c3c0:	cd bf       	out	0x3d, r28	; 61
    c3c2:	de bf       	out	0x3e, r29	; 62
    c3c4:	df 91       	pop	r29
    c3c6:	cf 91       	pop	r28
    c3c8:	08 95       	ret

0000c3ca <twi_master_write>:
    c3ca:	cf 93       	push	r28
    c3cc:	df 93       	push	r29
    c3ce:	00 d0       	rcall	.+0      	; 0xc3d0 <twi_master_write+0x6>
    c3d0:	1f 92       	push	r1
    c3d2:	cd b7       	in	r28, 0x3d	; 61
    c3d4:	de b7       	in	r29, 0x3e	; 62
    c3d6:	89 83       	std	Y+1, r24	; 0x01
    c3d8:	9a 83       	std	Y+2, r25	; 0x02
    c3da:	6b 83       	std	Y+3, r22	; 0x03
    c3dc:	7c 83       	std	Y+4, r23	; 0x04
    c3de:	2b 81       	ldd	r18, Y+3	; 0x03
    c3e0:	3c 81       	ldd	r19, Y+4	; 0x04
    c3e2:	89 81       	ldd	r24, Y+1	; 0x01
    c3e4:	9a 81       	ldd	r25, Y+2	; 0x02
    c3e6:	40 e0       	ldi	r20, 0x00	; 0
    c3e8:	b9 01       	movw	r22, r18
    c3ea:	0e 94 89 ba 	call	0x17512	; 0x17512 <twi_master_transfer>
    c3ee:	24 96       	adiw	r28, 0x04	; 4
    c3f0:	cd bf       	out	0x3d, r28	; 61
    c3f2:	de bf       	out	0x3e, r29	; 62
    c3f4:	df 91       	pop	r29
    c3f6:	cf 91       	pop	r28
    c3f8:	08 95       	ret

0000c3fa <twi_master_enable>:
    c3fa:	cf 93       	push	r28
    c3fc:	df 93       	push	r29
    c3fe:	1f 92       	push	r1
    c400:	1f 92       	push	r1
    c402:	cd b7       	in	r28, 0x3d	; 61
    c404:	de b7       	in	r29, 0x3e	; 62
    c406:	89 83       	std	Y+1, r24	; 0x01
    c408:	9a 83       	std	Y+2, r25	; 0x02
    c40a:	89 81       	ldd	r24, Y+1	; 0x01
    c40c:	9a 81       	ldd	r25, Y+2	; 0x02
    c40e:	fc 01       	movw	r30, r24
    c410:	81 81       	ldd	r24, Z+1	; 0x01
    c412:	28 2f       	mov	r18, r24
    c414:	28 60       	ori	r18, 0x08	; 8
    c416:	89 81       	ldd	r24, Y+1	; 0x01
    c418:	9a 81       	ldd	r25, Y+2	; 0x02
    c41a:	fc 01       	movw	r30, r24
    c41c:	21 83       	std	Z+1, r18	; 0x01
    c41e:	00 00       	nop
    c420:	0f 90       	pop	r0
    c422:	0f 90       	pop	r0
    c424:	df 91       	pop	r29
    c426:	cf 91       	pop	r28
    c428:	08 95       	ret

0000c42a <calc_gyro1_accel_raw2mg>:
    c42a:	2f 92       	push	r2
    c42c:	3f 92       	push	r3
    c42e:	4f 92       	push	r4
    c430:	5f 92       	push	r5
    c432:	6f 92       	push	r6
    c434:	7f 92       	push	r7
    c436:	8f 92       	push	r8
    c438:	9f 92       	push	r9
    c43a:	af 92       	push	r10
    c43c:	bf 92       	push	r11
    c43e:	cf 92       	push	r12
    c440:	df 92       	push	r13
    c442:	ef 92       	push	r14
    c444:	ff 92       	push	r15
    c446:	0f 93       	push	r16
    c448:	1f 93       	push	r17
    c44a:	cf 93       	push	r28
    c44c:	df 93       	push	r29
    c44e:	cd b7       	in	r28, 0x3d	; 61
    c450:	de b7       	in	r29, 0x3e	; 62
    c452:	64 97       	sbiw	r28, 0x14	; 20
    c454:	cd bf       	out	0x3d, r28	; 61
    c456:	de bf       	out	0x3e, r29	; 62
    c458:	89 83       	std	Y+1, r24	; 0x01
    c45a:	9a 83       	std	Y+2, r25	; 0x02
    c45c:	6b 83       	std	Y+3, r22	; 0x03
    c45e:	7c 83       	std	Y+4, r23	; 0x04
    c460:	89 81       	ldd	r24, Y+1	; 0x01
    c462:	9a 81       	ldd	r25, Y+2	; 0x02
    c464:	8d 83       	std	Y+5, r24	; 0x05
    c466:	9e 83       	std	Y+6, r25	; 0x06
    c468:	89 2f       	mov	r24, r25
    c46a:	88 0f       	add	r24, r24
    c46c:	88 0b       	sbc	r24, r24
    c46e:	8f 83       	std	Y+7, r24	; 0x07
    c470:	88 87       	std	Y+8, r24	; 0x08
    c472:	89 87       	std	Y+9, r24	; 0x09
    c474:	8a 87       	std	Y+10, r24	; 0x0a
    c476:	8b 87       	std	Y+11, r24	; 0x0b
    c478:	8c 87       	std	Y+12, r24	; 0x0c
    c47a:	2d 80       	ldd	r2, Y+5	; 0x05
    c47c:	3e 80       	ldd	r3, Y+6	; 0x06
    c47e:	4f 80       	ldd	r4, Y+7	; 0x07
    c480:	58 84       	ldd	r5, Y+8	; 0x08
    c482:	69 84       	ldd	r6, Y+9	; 0x09
    c484:	7a 84       	ldd	r7, Y+10	; 0x0a
    c486:	8b 84       	ldd	r8, Y+11	; 0x0b
    c488:	9c 84       	ldd	r9, Y+12	; 0x0c
    c48a:	22 2d       	mov	r18, r2
    c48c:	33 2d       	mov	r19, r3
    c48e:	44 2d       	mov	r20, r4
    c490:	55 2d       	mov	r21, r5
    c492:	66 2d       	mov	r22, r6
    c494:	77 2d       	mov	r23, r7
    c496:	88 2d       	mov	r24, r8
    c498:	99 2d       	mov	r25, r9
    c49a:	02 e0       	ldi	r16, 0x02	; 2
    c49c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    c4a0:	a2 2e       	mov	r10, r18
    c4a2:	b3 2e       	mov	r11, r19
    c4a4:	c4 2e       	mov	r12, r20
    c4a6:	d5 2e       	mov	r13, r21
    c4a8:	e6 2e       	mov	r14, r22
    c4aa:	f7 2e       	mov	r15, r23
    c4ac:	08 2f       	mov	r16, r24
    c4ae:	19 2f       	mov	r17, r25
    c4b0:	2a 2c       	mov	r2, r10
    c4b2:	3b 2c       	mov	r3, r11
    c4b4:	4c 2c       	mov	r4, r12
    c4b6:	5d 2c       	mov	r5, r13
    c4b8:	6e 2c       	mov	r6, r14
    c4ba:	7f 2c       	mov	r7, r15
    c4bc:	80 2e       	mov	r8, r16
    c4be:	91 2e       	mov	r9, r17
    c4c0:	22 2d       	mov	r18, r2
    c4c2:	33 2d       	mov	r19, r3
    c4c4:	44 2d       	mov	r20, r4
    c4c6:	55 2d       	mov	r21, r5
    c4c8:	66 2d       	mov	r22, r6
    c4ca:	77 2d       	mov	r23, r7
    c4cc:	88 2d       	mov	r24, r8
    c4ce:	99 2d       	mov	r25, r9
    c4d0:	05 e0       	ldi	r16, 0x05	; 5
    c4d2:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    c4d6:	a2 2e       	mov	r10, r18
    c4d8:	b3 2e       	mov	r11, r19
    c4da:	c4 2e       	mov	r12, r20
    c4dc:	d5 2e       	mov	r13, r21
    c4de:	e6 2e       	mov	r14, r22
    c4e0:	f7 2e       	mov	r15, r23
    c4e2:	08 2f       	mov	r16, r24
    c4e4:	19 2f       	mov	r17, r25
    c4e6:	2a 2d       	mov	r18, r10
    c4e8:	3b 2d       	mov	r19, r11
    c4ea:	4c 2d       	mov	r20, r12
    c4ec:	5d 2d       	mov	r21, r13
    c4ee:	6e 2d       	mov	r22, r14
    c4f0:	7f 2d       	mov	r23, r15
    c4f2:	80 2f       	mov	r24, r16
    c4f4:	91 2f       	mov	r25, r17
    c4f6:	a2 2c       	mov	r10, r2
    c4f8:	b3 2c       	mov	r11, r3
    c4fa:	c4 2c       	mov	r12, r4
    c4fc:	d5 2c       	mov	r13, r5
    c4fe:	e6 2c       	mov	r14, r6
    c500:	f7 2c       	mov	r15, r7
    c502:	08 2d       	mov	r16, r8
    c504:	19 2d       	mov	r17, r9
    c506:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
    c50a:	a2 2e       	mov	r10, r18
    c50c:	b3 2e       	mov	r11, r19
    c50e:	c4 2e       	mov	r12, r20
    c510:	d5 2e       	mov	r13, r21
    c512:	e6 2e       	mov	r14, r22
    c514:	f7 2e       	mov	r15, r23
    c516:	08 2f       	mov	r16, r24
    c518:	19 2f       	mov	r17, r25
    c51a:	2a 2d       	mov	r18, r10
    c51c:	3b 2d       	mov	r19, r11
    c51e:	4c 2d       	mov	r20, r12
    c520:	5d 2d       	mov	r21, r13
    c522:	6e 2d       	mov	r22, r14
    c524:	7f 2d       	mov	r23, r15
    c526:	80 2f       	mov	r24, r16
    c528:	91 2f       	mov	r25, r17
    c52a:	ad 80       	ldd	r10, Y+5	; 0x05
    c52c:	be 80       	ldd	r11, Y+6	; 0x06
    c52e:	cf 80       	ldd	r12, Y+7	; 0x07
    c530:	d8 84       	ldd	r13, Y+8	; 0x08
    c532:	e9 84       	ldd	r14, Y+9	; 0x09
    c534:	fa 84       	ldd	r15, Y+10	; 0x0a
    c536:	0b 85       	ldd	r16, Y+11	; 0x0b
    c538:	1c 85       	ldd	r17, Y+12	; 0x0c
    c53a:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    c53e:	a2 2e       	mov	r10, r18
    c540:	b3 2e       	mov	r11, r19
    c542:	c4 2e       	mov	r12, r20
    c544:	d5 2e       	mov	r13, r21
    c546:	e6 2e       	mov	r14, r22
    c548:	f7 2e       	mov	r15, r23
    c54a:	08 2f       	mov	r16, r24
    c54c:	19 2f       	mov	r17, r25
    c54e:	2a 2d       	mov	r18, r10
    c550:	3b 2d       	mov	r19, r11
    c552:	4c 2d       	mov	r20, r12
    c554:	5d 2d       	mov	r21, r13
    c556:	6e 2d       	mov	r22, r14
    c558:	7f 2d       	mov	r23, r15
    c55a:	80 2f       	mov	r24, r16
    c55c:	91 2f       	mov	r25, r17
    c55e:	04 e0       	ldi	r16, 0x04	; 4
    c560:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    c564:	22 2e       	mov	r2, r18
    c566:	33 2e       	mov	r3, r19
    c568:	44 2e       	mov	r4, r20
    c56a:	55 2e       	mov	r5, r21
    c56c:	66 2e       	mov	r6, r22
    c56e:	77 2e       	mov	r7, r23
    c570:	88 2e       	mov	r8, r24
    c572:	99 2e       	mov	r9, r25
    c574:	a2 2c       	mov	r10, r2
    c576:	b3 2c       	mov	r11, r3
    c578:	c4 2c       	mov	r12, r4
    c57a:	d5 2c       	mov	r13, r5
    c57c:	e6 2c       	mov	r14, r6
    c57e:	f7 2c       	mov	r15, r7
    c580:	08 2d       	mov	r16, r8
    c582:	19 2d       	mov	r17, r9
    c584:	2a 2c       	mov	r2, r10
    c586:	3b 2c       	mov	r3, r11
    c588:	4c 2c       	mov	r4, r12
    c58a:	5d 2c       	mov	r5, r13
    c58c:	6e 2c       	mov	r6, r14
    c58e:	7f 2c       	mov	r7, r15
    c590:	80 2e       	mov	r8, r16
    c592:	91 2e       	mov	r9, r17
    c594:	8b 81       	ldd	r24, Y+3	; 0x03
    c596:	9c 81       	ldd	r25, Y+4	; 0x04
    c598:	8d 87       	std	Y+13, r24	; 0x0d
    c59a:	9e 87       	std	Y+14, r25	; 0x0e
    c59c:	89 2f       	mov	r24, r25
    c59e:	88 0f       	add	r24, r24
    c5a0:	88 0b       	sbc	r24, r24
    c5a2:	8f 87       	std	Y+15, r24	; 0x0f
    c5a4:	88 8b       	std	Y+16, r24	; 0x10
    c5a6:	89 8b       	std	Y+17, r24	; 0x11
    c5a8:	8a 8b       	std	Y+18, r24	; 0x12
    c5aa:	8b 8b       	std	Y+19, r24	; 0x13
    c5ac:	8c 8b       	std	Y+20, r24	; 0x14
    c5ae:	ad 84       	ldd	r10, Y+13	; 0x0d
    c5b0:	be 84       	ldd	r11, Y+14	; 0x0e
    c5b2:	cf 84       	ldd	r12, Y+15	; 0x0f
    c5b4:	d8 88       	ldd	r13, Y+16	; 0x10
    c5b6:	e9 88       	ldd	r14, Y+17	; 0x11
    c5b8:	fa 88       	ldd	r15, Y+18	; 0x12
    c5ba:	0b 89       	ldd	r16, Y+19	; 0x13
    c5bc:	1c 89       	ldd	r17, Y+20	; 0x14
    c5be:	22 2d       	mov	r18, r2
    c5c0:	33 2d       	mov	r19, r3
    c5c2:	44 2d       	mov	r20, r4
    c5c4:	55 2d       	mov	r21, r5
    c5c6:	66 2d       	mov	r22, r6
    c5c8:	77 2d       	mov	r23, r7
    c5ca:	88 2d       	mov	r24, r8
    c5cc:	99 2d       	mov	r25, r9
    c5ce:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
    c5d2:	a2 2e       	mov	r10, r18
    c5d4:	b3 2e       	mov	r11, r19
    c5d6:	c4 2e       	mov	r12, r20
    c5d8:	d5 2e       	mov	r13, r21
    c5da:	e6 2e       	mov	r14, r22
    c5dc:	f7 2e       	mov	r15, r23
    c5de:	08 2f       	mov	r16, r24
    c5e0:	19 2f       	mov	r17, r25
    c5e2:	2a 2c       	mov	r2, r10
    c5e4:	3b 2c       	mov	r3, r11
    c5e6:	4c 2c       	mov	r4, r12
    c5e8:	5d 2c       	mov	r5, r13
    c5ea:	6e 2c       	mov	r6, r14
    c5ec:	7f 2c       	mov	r7, r15
    c5ee:	80 2e       	mov	r8, r16
    c5f0:	91 2e       	mov	r9, r17
    c5f2:	68 94       	set
    c5f4:	aa 24       	eor	r10, r10
    c5f6:	a4 f8       	bld	r10, 4
    c5f8:	0f 2e       	mov	r0, r31
    c5fa:	f7 e2       	ldi	r31, 0x27	; 39
    c5fc:	bf 2e       	mov	r11, r31
    c5fe:	f0 2d       	mov	r31, r0
    c600:	c1 2c       	mov	r12, r1
    c602:	d1 2c       	mov	r13, r1
    c604:	e1 2c       	mov	r14, r1
    c606:	f1 2c       	mov	r15, r1
    c608:	00 e0       	ldi	r16, 0x00	; 0
    c60a:	10 e0       	ldi	r17, 0x00	; 0
    c60c:	22 2d       	mov	r18, r2
    c60e:	33 2d       	mov	r19, r3
    c610:	44 2d       	mov	r20, r4
    c612:	55 2d       	mov	r21, r5
    c614:	66 2d       	mov	r22, r6
    c616:	77 2d       	mov	r23, r7
    c618:	88 2d       	mov	r24, r8
    c61a:	99 2d       	mov	r25, r9
    c61c:	0f 94 0f 30 	call	0x2601e	; 0x2601e <__divdi3>
    c620:	22 2e       	mov	r2, r18
    c622:	33 2e       	mov	r3, r19
    c624:	44 2e       	mov	r4, r20
    c626:	55 2e       	mov	r5, r21
    c628:	66 2e       	mov	r6, r22
    c62a:	77 2e       	mov	r7, r23
    c62c:	88 2e       	mov	r8, r24
    c62e:	99 2e       	mov	r9, r25
    c630:	a2 2c       	mov	r10, r2
    c632:	b3 2c       	mov	r11, r3
    c634:	c4 2c       	mov	r12, r4
    c636:	d5 2c       	mov	r13, r5
    c638:	e6 2c       	mov	r14, r6
    c63a:	f7 2c       	mov	r15, r7
    c63c:	08 2d       	mov	r16, r8
    c63e:	19 2d       	mov	r17, r9
    c640:	2a 2d       	mov	r18, r10
    c642:	3b 2d       	mov	r19, r11
    c644:	4c 2d       	mov	r20, r12
    c646:	5d 2d       	mov	r21, r13
    c648:	6e 2d       	mov	r22, r14
    c64a:	7f 2d       	mov	r23, r15
    c64c:	80 2f       	mov	r24, r16
    c64e:	91 2f       	mov	r25, r17
    c650:	0f e0       	ldi	r16, 0x0F	; 15
    c652:	0f 94 f0 30 	call	0x261e0	; 0x261e0 <__ashrdi3>
    c656:	a2 2e       	mov	r10, r18
    c658:	b3 2e       	mov	r11, r19
    c65a:	c4 2e       	mov	r12, r20
    c65c:	d5 2e       	mov	r13, r21
    c65e:	e6 2e       	mov	r14, r22
    c660:	f7 2e       	mov	r15, r23
    c662:	08 2f       	mov	r16, r24
    c664:	19 2f       	mov	r17, r25
    c666:	c5 01       	movw	r24, r10
    c668:	64 96       	adiw	r28, 0x14	; 20
    c66a:	cd bf       	out	0x3d, r28	; 61
    c66c:	de bf       	out	0x3e, r29	; 62
    c66e:	df 91       	pop	r29
    c670:	cf 91       	pop	r28
    c672:	1f 91       	pop	r17
    c674:	0f 91       	pop	r16
    c676:	ff 90       	pop	r15
    c678:	ef 90       	pop	r14
    c67a:	df 90       	pop	r13
    c67c:	cf 90       	pop	r12
    c67e:	bf 90       	pop	r11
    c680:	af 90       	pop	r10
    c682:	9f 90       	pop	r9
    c684:	8f 90       	pop	r8
    c686:	7f 90       	pop	r7
    c688:	6f 90       	pop	r6
    c68a:	5f 90       	pop	r5
    c68c:	4f 90       	pop	r4
    c68e:	3f 90       	pop	r3
    c690:	2f 90       	pop	r2
    c692:	08 95       	ret

0000c694 <calc_gyro1_gyro_raw2mdps>:
    c694:	2f 92       	push	r2
    c696:	3f 92       	push	r3
    c698:	4f 92       	push	r4
    c69a:	5f 92       	push	r5
    c69c:	6f 92       	push	r6
    c69e:	7f 92       	push	r7
    c6a0:	8f 92       	push	r8
    c6a2:	9f 92       	push	r9
    c6a4:	af 92       	push	r10
    c6a6:	bf 92       	push	r11
    c6a8:	cf 92       	push	r12
    c6aa:	df 92       	push	r13
    c6ac:	ef 92       	push	r14
    c6ae:	ff 92       	push	r15
    c6b0:	0f 93       	push	r16
    c6b2:	1f 93       	push	r17
    c6b4:	cf 93       	push	r28
    c6b6:	df 93       	push	r29
    c6b8:	1f 92       	push	r1
    c6ba:	1f 92       	push	r1
    c6bc:	cd b7       	in	r28, 0x3d	; 61
    c6be:	de b7       	in	r29, 0x3e	; 62
    c6c0:	89 83       	std	Y+1, r24	; 0x01
    c6c2:	9a 83       	std	Y+2, r25	; 0x02
    c6c4:	89 81       	ldd	r24, Y+1	; 0x01
    c6c6:	9a 81       	ldd	r25, Y+2	; 0x02
    c6c8:	1c 01       	movw	r2, r24
    c6ca:	89 2f       	mov	r24, r25
    c6cc:	88 0f       	add	r24, r24
    c6ce:	88 0b       	sbc	r24, r24
    c6d0:	48 2e       	mov	r4, r24
    c6d2:	58 2e       	mov	r5, r24
    c6d4:	68 2e       	mov	r6, r24
    c6d6:	78 2e       	mov	r7, r24
    c6d8:	88 2e       	mov	r8, r24
    c6da:	98 2e       	mov	r9, r24
    c6dc:	0f 2e       	mov	r0, r31
    c6de:	f0 e9       	ldi	r31, 0x90	; 144
    c6e0:	af 2e       	mov	r10, r31
    c6e2:	f0 2d       	mov	r31, r0
    c6e4:	0f 2e       	mov	r0, r31
    c6e6:	f0 ed       	ldi	r31, 0xD0	; 208
    c6e8:	bf 2e       	mov	r11, r31
    c6ea:	f0 2d       	mov	r31, r0
    c6ec:	0f 2e       	mov	r0, r31
    c6ee:	f3 e0       	ldi	r31, 0x03	; 3
    c6f0:	cf 2e       	mov	r12, r31
    c6f2:	f0 2d       	mov	r31, r0
    c6f4:	d1 2c       	mov	r13, r1
    c6f6:	e1 2c       	mov	r14, r1
    c6f8:	f1 2c       	mov	r15, r1
    c6fa:	00 e0       	ldi	r16, 0x00	; 0
    c6fc:	10 e0       	ldi	r17, 0x00	; 0
    c6fe:	22 2d       	mov	r18, r2
    c700:	33 2d       	mov	r19, r3
    c702:	44 2d       	mov	r20, r4
    c704:	55 2d       	mov	r21, r5
    c706:	66 2d       	mov	r22, r6
    c708:	77 2d       	mov	r23, r7
    c70a:	88 2d       	mov	r24, r8
    c70c:	99 2d       	mov	r25, r9
    c70e:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
    c712:	22 2e       	mov	r2, r18
    c714:	33 2e       	mov	r3, r19
    c716:	44 2e       	mov	r4, r20
    c718:	55 2e       	mov	r5, r21
    c71a:	66 2e       	mov	r6, r22
    c71c:	77 2e       	mov	r7, r23
    c71e:	88 2e       	mov	r8, r24
    c720:	99 2e       	mov	r9, r25
    c722:	a2 2c       	mov	r10, r2
    c724:	b3 2c       	mov	r11, r3
    c726:	c4 2c       	mov	r12, r4
    c728:	d5 2c       	mov	r13, r5
    c72a:	e6 2c       	mov	r14, r6
    c72c:	f7 2c       	mov	r15, r7
    c72e:	08 2d       	mov	r16, r8
    c730:	19 2d       	mov	r17, r9
    c732:	2a 2d       	mov	r18, r10
    c734:	3b 2d       	mov	r19, r11
    c736:	4c 2d       	mov	r20, r12
    c738:	5d 2d       	mov	r21, r13
    c73a:	6e 2d       	mov	r22, r14
    c73c:	7f 2d       	mov	r23, r15
    c73e:	80 2f       	mov	r24, r16
    c740:	91 2f       	mov	r25, r17
    c742:	0f e0       	ldi	r16, 0x0F	; 15
    c744:	0f 94 f0 30 	call	0x261e0	; 0x261e0 <__ashrdi3>
    c748:	a2 2e       	mov	r10, r18
    c74a:	b3 2e       	mov	r11, r19
    c74c:	c4 2e       	mov	r12, r20
    c74e:	d5 2e       	mov	r13, r21
    c750:	e6 2e       	mov	r14, r22
    c752:	f7 2e       	mov	r15, r23
    c754:	08 2f       	mov	r16, r24
    c756:	19 2f       	mov	r17, r25
    c758:	d6 01       	movw	r26, r12
    c75a:	c5 01       	movw	r24, r10
    c75c:	bc 01       	movw	r22, r24
    c75e:	cd 01       	movw	r24, r26
    c760:	0f 90       	pop	r0
    c762:	0f 90       	pop	r0
    c764:	df 91       	pop	r29
    c766:	cf 91       	pop	r28
    c768:	1f 91       	pop	r17
    c76a:	0f 91       	pop	r16
    c76c:	ff 90       	pop	r15
    c76e:	ef 90       	pop	r14
    c770:	df 90       	pop	r13
    c772:	cf 90       	pop	r12
    c774:	bf 90       	pop	r11
    c776:	af 90       	pop	r10
    c778:	9f 90       	pop	r9
    c77a:	8f 90       	pop	r8
    c77c:	7f 90       	pop	r7
    c77e:	6f 90       	pop	r6
    c780:	5f 90       	pop	r5
    c782:	4f 90       	pop	r4
    c784:	3f 90       	pop	r3
    c786:	2f 90       	pop	r2
    c788:	08 95       	ret

0000c78a <calc_gyro1_temp_raw2C100>:
    c78a:	ef 92       	push	r14
    c78c:	ff 92       	push	r15
    c78e:	0f 93       	push	r16
    c790:	1f 93       	push	r17
    c792:	cf 93       	push	r28
    c794:	df 93       	push	r29
    c796:	1f 92       	push	r1
    c798:	1f 92       	push	r1
    c79a:	cd b7       	in	r28, 0x3d	; 61
    c79c:	de b7       	in	r29, 0x3e	; 62
    c79e:	89 83       	std	Y+1, r24	; 0x01
    c7a0:	9a 83       	std	Y+2, r25	; 0x02
    c7a2:	80 91 8b 28 	lds	r24, 0x288B	; 0x80288b <g_twi1_gyro_1_temp_RTofs>
    c7a6:	90 91 8c 28 	lds	r25, 0x288C	; 0x80288c <g_twi1_gyro_1_temp_RTofs+0x1>
    c7aa:	29 81       	ldd	r18, Y+1	; 0x01
    c7ac:	3a 81       	ldd	r19, Y+2	; 0x02
    c7ae:	a9 01       	movw	r20, r18
    c7b0:	48 1b       	sub	r20, r24
    c7b2:	59 0b       	sbc	r21, r25
    c7b4:	ca 01       	movw	r24, r20
    c7b6:	9c 01       	movw	r18, r24
    c7b8:	99 0f       	add	r25, r25
    c7ba:	44 0b       	sbc	r20, r20
    c7bc:	55 0b       	sbc	r21, r21
    c7be:	84 e6       	ldi	r24, 0x64	; 100
    c7c0:	90 e0       	ldi	r25, 0x00	; 0
    c7c2:	dc 01       	movw	r26, r24
    c7c4:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
    c7c8:	7b 01       	movw	r14, r22
    c7ca:	8c 01       	movw	r16, r24
    c7cc:	80 91 8d 28 	lds	r24, 0x288D	; 0x80288d <g_twi1_gyro_1_temp_sens>
    c7d0:	90 91 8e 28 	lds	r25, 0x288E	; 0x80288e <g_twi1_gyro_1_temp_sens+0x1>
    c7d4:	9c 01       	movw	r18, r24
    c7d6:	99 0f       	add	r25, r25
    c7d8:	44 0b       	sbc	r20, r20
    c7da:	55 0b       	sbc	r21, r21
    c7dc:	c8 01       	movw	r24, r16
    c7de:	b7 01       	movw	r22, r14
    c7e0:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
    c7e4:	da 01       	movw	r26, r20
    c7e6:	c9 01       	movw	r24, r18
    c7e8:	8c 5c       	subi	r24, 0xCC	; 204
    c7ea:	97 4f       	sbci	r25, 0xF7	; 247
    c7ec:	0f 90       	pop	r0
    c7ee:	0f 90       	pop	r0
    c7f0:	df 91       	pop	r29
    c7f2:	cf 91       	pop	r28
    c7f4:	1f 91       	pop	r17
    c7f6:	0f 91       	pop	r16
    c7f8:	ff 90       	pop	r15
    c7fa:	ef 90       	pop	r14
    c7fc:	08 95       	ret

0000c7fe <calc_gyro2_correct_mag_2_nT>:
    c7fe:	cf 93       	push	r28
    c800:	df 93       	push	r29
    c802:	cd b7       	in	r28, 0x3d	; 61
    c804:	de b7       	in	r29, 0x3e	; 62
    c806:	25 97       	sbiw	r28, 0x05	; 5
    c808:	cd bf       	out	0x3d, r28	; 61
    c80a:	de bf       	out	0x3e, r29	; 62
    c80c:	89 83       	std	Y+1, r24	; 0x01
    c80e:	9a 83       	std	Y+2, r25	; 0x02
    c810:	6b 83       	std	Y+3, r22	; 0x03
    c812:	4c 83       	std	Y+4, r20	; 0x04
    c814:	5d 83       	std	Y+5, r21	; 0x05
    c816:	89 81       	ldd	r24, Y+1	; 0x01
    c818:	9a 81       	ldd	r25, Y+2	; 0x02
    c81a:	99 23       	and	r25, r25
    c81c:	bc f1       	brlt	.+110    	; 0xc88c <calc_gyro2_correct_mag_2_nT+0x8e>
    c81e:	89 81       	ldd	r24, Y+1	; 0x01
    c820:	9a 81       	ldd	r25, Y+2	; 0x02
    c822:	9c 01       	movw	r18, r24
    c824:	99 0f       	add	r25, r25
    c826:	44 0b       	sbc	r20, r20
    c828:	55 0b       	sbc	r21, r21
    c82a:	8c 81       	ldd	r24, Y+4	; 0x04
    c82c:	9d 81       	ldd	r25, Y+5	; 0x05
    c82e:	09 2e       	mov	r0, r25
    c830:	00 0c       	add	r0, r0
    c832:	aa 0b       	sbc	r26, r26
    c834:	bb 0b       	sbc	r27, r27
    c836:	bc 01       	movw	r22, r24
    c838:	cd 01       	movw	r24, r26
    c83a:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    c83e:	9b 01       	movw	r18, r22
    c840:	ac 01       	movw	r20, r24
    c842:	8b 81       	ldd	r24, Y+3	; 0x03
    c844:	08 2e       	mov	r0, r24
    c846:	00 0c       	add	r0, r0
    c848:	99 0b       	sbc	r25, r25
    c84a:	aa 0b       	sbc	r26, r26
    c84c:	bb 0b       	sbc	r27, r27
    c84e:	80 58       	subi	r24, 0x80	; 128
    c850:	9f 4f       	sbci	r25, 0xFF	; 255
    c852:	af 4f       	sbci	r26, 0xFF	; 255
    c854:	bf 4f       	sbci	r27, 0xFF	; 255
    c856:	bc 01       	movw	r22, r24
    c858:	cd 01       	movw	r24, r26
    c85a:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    c85e:	dc 01       	movw	r26, r24
    c860:	cb 01       	movw	r24, r22
    c862:	2a e0       	ldi	r18, 0x0A	; 10
    c864:	30 e0       	ldi	r19, 0x00	; 0
    c866:	40 e0       	ldi	r20, 0x00	; 0
    c868:	50 e0       	ldi	r21, 0x00	; 0
    c86a:	bc 01       	movw	r22, r24
    c86c:	cd 01       	movw	r24, r26
    c86e:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
    c872:	da 01       	movw	r26, r20
    c874:	c9 01       	movw	r24, r18
    c876:	80 58       	subi	r24, 0x80	; 128
    c878:	9f 4f       	sbci	r25, 0xFF	; 255
    c87a:	af 4f       	sbci	r26, 0xFF	; 255
    c87c:	bf 4f       	sbci	r27, 0xFF	; 255
    c87e:	89 2f       	mov	r24, r25
    c880:	9a 2f       	mov	r25, r26
    c882:	ab 2f       	mov	r26, r27
    c884:	bb 27       	eor	r27, r27
    c886:	a7 fd       	sbrc	r26, 7
    c888:	ba 95       	dec	r27
    c88a:	36 c0       	rjmp	.+108    	; 0xc8f8 <calc_gyro2_correct_mag_2_nT+0xfa>
    c88c:	89 81       	ldd	r24, Y+1	; 0x01
    c88e:	9a 81       	ldd	r25, Y+2	; 0x02
    c890:	9c 01       	movw	r18, r24
    c892:	99 0f       	add	r25, r25
    c894:	44 0b       	sbc	r20, r20
    c896:	55 0b       	sbc	r21, r21
    c898:	8c 81       	ldd	r24, Y+4	; 0x04
    c89a:	9d 81       	ldd	r25, Y+5	; 0x05
    c89c:	09 2e       	mov	r0, r25
    c89e:	00 0c       	add	r0, r0
    c8a0:	aa 0b       	sbc	r26, r26
    c8a2:	bb 0b       	sbc	r27, r27
    c8a4:	bc 01       	movw	r22, r24
    c8a6:	cd 01       	movw	r24, r26
    c8a8:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    c8ac:	9b 01       	movw	r18, r22
    c8ae:	ac 01       	movw	r20, r24
    c8b0:	8b 81       	ldd	r24, Y+3	; 0x03
    c8b2:	08 2e       	mov	r0, r24
    c8b4:	00 0c       	add	r0, r0
    c8b6:	99 0b       	sbc	r25, r25
    c8b8:	aa 0b       	sbc	r26, r26
    c8ba:	bb 0b       	sbc	r27, r27
    c8bc:	80 58       	subi	r24, 0x80	; 128
    c8be:	9f 4f       	sbci	r25, 0xFF	; 255
    c8c0:	af 4f       	sbci	r26, 0xFF	; 255
    c8c2:	bf 4f       	sbci	r27, 0xFF	; 255
    c8c4:	bc 01       	movw	r22, r24
    c8c6:	cd 01       	movw	r24, r26
    c8c8:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
    c8cc:	dc 01       	movw	r26, r24
    c8ce:	cb 01       	movw	r24, r22
    c8d0:	2a e0       	ldi	r18, 0x0A	; 10
    c8d2:	30 e0       	ldi	r19, 0x00	; 0
    c8d4:	40 e0       	ldi	r20, 0x00	; 0
    c8d6:	50 e0       	ldi	r21, 0x00	; 0
    c8d8:	bc 01       	movw	r22, r24
    c8da:	cd 01       	movw	r24, r26
    c8dc:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
    c8e0:	da 01       	movw	r26, r20
    c8e2:	c9 01       	movw	r24, r18
    c8e4:	80 58       	subi	r24, 0x80	; 128
    c8e6:	91 09       	sbc	r25, r1
    c8e8:	a1 09       	sbc	r26, r1
    c8ea:	b1 09       	sbc	r27, r1
    c8ec:	89 2f       	mov	r24, r25
    c8ee:	9a 2f       	mov	r25, r26
    c8f0:	ab 2f       	mov	r26, r27
    c8f2:	bb 27       	eor	r27, r27
    c8f4:	a7 fd       	sbrc	r26, 7
    c8f6:	ba 95       	dec	r27
    c8f8:	bc 01       	movw	r22, r24
    c8fa:	cd 01       	movw	r24, r26
    c8fc:	25 96       	adiw	r28, 0x05	; 5
    c8fe:	cd bf       	out	0x3d, r28	; 61
    c900:	de bf       	out	0x3e, r29	; 62
    c902:	df 91       	pop	r29
    c904:	cf 91       	pop	r28
    c906:	08 95       	ret

0000c908 <twi2_waitUntilReady>:
    c908:	2f 92       	push	r2
    c90a:	3f 92       	push	r3
    c90c:	4f 92       	push	r4
    c90e:	5f 92       	push	r5
    c910:	6f 92       	push	r6
    c912:	7f 92       	push	r7
    c914:	8f 92       	push	r8
    c916:	9f 92       	push	r9
    c918:	af 92       	push	r10
    c91a:	bf 92       	push	r11
    c91c:	cf 92       	push	r12
    c91e:	df 92       	push	r13
    c920:	ef 92       	push	r14
    c922:	ff 92       	push	r15
    c924:	0f 93       	push	r16
    c926:	1f 93       	push	r17
    c928:	cf 93       	push	r28
    c92a:	df 93       	push	r29
    c92c:	cd b7       	in	r28, 0x3d	; 61
    c92e:	de b7       	in	r29, 0x3e	; 62
    c930:	a2 97       	sbiw	r28, 0x22	; 34
    c932:	cd bf       	out	0x3d, r28	; 61
    c934:	de bf       	out	0x3e, r29	; 62
    c936:	8a 87       	std	Y+10, r24	; 0x0a
    c938:	8f ef       	ldi	r24, 0xFF	; 255
    c93a:	8a 83       	std	Y+2, r24	; 0x02
    c93c:	90 91 b8 23 	lds	r25, 0x23B8	; 0x8023b8 <s_lock.8262>
    c940:	81 e0       	ldi	r24, 0x01	; 1
    c942:	89 27       	eor	r24, r25
    c944:	88 23       	and	r24, r24
    c946:	d9 f0       	breq	.+54     	; 0xc97e <twi2_waitUntilReady+0x76>
    c948:	80 91 b9 23 	lds	r24, 0x23B9	; 0x8023b9 <s_LCD_offline.8261>
    c94c:	88 23       	and	r24, r24
    c94e:	39 f0       	breq	.+14     	; 0xc95e <twi2_waitUntilReady+0x56>
    c950:	9a 85       	ldd	r25, Y+10	; 0x0a
    c952:	81 e0       	ldi	r24, 0x01	; 1
    c954:	89 27       	eor	r24, r25
    c956:	88 23       	and	r24, r24
    c958:	11 f0       	breq	.+4      	; 0xc95e <twi2_waitUntilReady+0x56>
    c95a:	80 e0       	ldi	r24, 0x00	; 0
    c95c:	c6 c1       	rjmp	.+908    	; 0xccea <twi2_waitUntilReady+0x3e2>
    c95e:	80 91 b9 23 	lds	r24, 0x23B9	; 0x8023b9 <s_LCD_offline.8261>
    c962:	88 23       	and	r24, r24
    c964:	61 f0       	breq	.+24     	; 0xc97e <twi2_waitUntilReady+0x76>
    c966:	8a 85       	ldd	r24, Y+10	; 0x0a
    c968:	88 23       	and	r24, r24
    c96a:	49 f0       	breq	.+18     	; 0xc97e <twi2_waitUntilReady+0x76>
    c96c:	10 92 b9 23 	sts	0x23B9, r1	; 0x8023b9 <s_LCD_offline.8261>
    c970:	81 e0       	ldi	r24, 0x01	; 1
    c972:	80 93 b8 23 	sts	0x23B8, r24	; 0x8023b8 <s_lock.8262>
    c976:	0e 94 de 75 	call	0xebbc	; 0xebbc <start_twi2_lcd>
    c97a:	10 92 b8 23 	sts	0x23B8, r1	; 0x8023b8 <s_lock.8262>
    c97e:	0e 94 26 f7 	call	0x1ee4c	; 0x1ee4c <tcc1_get_time>
    c982:	dc 01       	movw	r26, r24
    c984:	cb 01       	movw	r24, r22
    c986:	c2 96       	adiw	r24, 0x32	; 50
    c988:	a1 1d       	adc	r26, r1
    c98a:	b1 1d       	adc	r27, r1
    c98c:	8b 83       	std	Y+3, r24	; 0x03
    c98e:	9c 83       	std	Y+4, r25	; 0x04
    c990:	ad 83       	std	Y+5, r26	; 0x05
    c992:	be 83       	std	Y+6, r27	; 0x06
    c994:	83 e0       	ldi	r24, 0x03	; 3
    c996:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    c99a:	81 e0       	ldi	r24, 0x01	; 1
    c99c:	90 e0       	ldi	r25, 0x00	; 0
    c99e:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    c9a2:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    c9a6:	8a 81       	ldd	r24, Y+2	; 0x02
    c9a8:	89 83       	std	Y+1, r24	; 0x01
    c9aa:	81 e0       	ldi	r24, 0x01	; 1
    c9ac:	90 e0       	ldi	r25, 0x00	; 0
    c9ae:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    c9b2:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    c9b6:	6e e2       	ldi	r22, 0x2E	; 46
    c9b8:	70 e2       	ldi	r23, 0x20	; 32
    c9ba:	80 e8       	ldi	r24, 0x80	; 128
    c9bc:	94 e0       	ldi	r25, 0x04	; 4
    c9be:	ed dc       	rcall	.-1574   	; 0xc39a <twi_master_read>
    c9c0:	8f 83       	std	Y+7, r24	; 0x07
    c9c2:	80 91 b8 2b 	lds	r24, 0x2BB8	; 0x802bb8 <g_twi2_m_data>
    c9c6:	80 78       	andi	r24, 0x80	; 128
    c9c8:	88 87       	std	Y+8, r24	; 0x08
    c9ca:	80 91 b8 2b 	lds	r24, 0x2BB8	; 0x802bb8 <g_twi2_m_data>
    c9ce:	81 70       	andi	r24, 0x01	; 1
    c9d0:	89 87       	std	Y+9, r24	; 0x09
    c9d2:	8f 81       	ldd	r24, Y+7	; 0x07
    c9d4:	88 23       	and	r24, r24
    c9d6:	21 f4       	brne	.+8      	; 0xc9e0 <twi2_waitUntilReady+0xd8>
    c9d8:	88 85       	ldd	r24, Y+8	; 0x08
    c9da:	88 23       	and	r24, r24
    c9dc:	09 f0       	breq	.+2      	; 0xc9e0 <twi2_waitUntilReady+0xd8>
    c9de:	6d c0       	rjmp	.+218    	; 0xcaba <twi2_waitUntilReady+0x1b2>
    c9e0:	91 db       	rcall	.-2270   	; 0xc104 <sysclk_get_cpu_hz>
    c9e2:	dc 01       	movw	r26, r24
    c9e4:	cb 01       	movw	r24, r22
    c9e6:	1c 01       	movw	r2, r24
    c9e8:	2d 01       	movw	r4, r26
    c9ea:	61 2c       	mov	r6, r1
    c9ec:	71 2c       	mov	r7, r1
    c9ee:	43 01       	movw	r8, r6
    c9f0:	0f 2e       	mov	r0, r31
    c9f2:	f6 e0       	ldi	r31, 0x06	; 6
    c9f4:	af 2e       	mov	r10, r31
    c9f6:	f0 2d       	mov	r31, r0
    c9f8:	b1 2c       	mov	r11, r1
    c9fa:	c1 2c       	mov	r12, r1
    c9fc:	d1 2c       	mov	r13, r1
    c9fe:	e1 2c       	mov	r14, r1
    ca00:	f1 2c       	mov	r15, r1
    ca02:	00 e0       	ldi	r16, 0x00	; 0
    ca04:	10 e0       	ldi	r17, 0x00	; 0
    ca06:	22 2d       	mov	r18, r2
    ca08:	33 2d       	mov	r19, r3
    ca0a:	44 2d       	mov	r20, r4
    ca0c:	55 2d       	mov	r21, r5
    ca0e:	66 2d       	mov	r22, r6
    ca10:	77 2d       	mov	r23, r7
    ca12:	88 2d       	mov	r24, r8
    ca14:	99 2d       	mov	r25, r9
    ca16:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    ca1a:	22 2e       	mov	r2, r18
    ca1c:	33 2e       	mov	r3, r19
    ca1e:	44 2e       	mov	r4, r20
    ca20:	55 2e       	mov	r5, r21
    ca22:	66 2e       	mov	r6, r22
    ca24:	77 2e       	mov	r7, r23
    ca26:	88 2e       	mov	r8, r24
    ca28:	99 2e       	mov	r9, r25
    ca2a:	a2 2c       	mov	r10, r2
    ca2c:	b3 2c       	mov	r11, r3
    ca2e:	c4 2c       	mov	r12, r4
    ca30:	d5 2c       	mov	r13, r5
    ca32:	e6 2c       	mov	r14, r6
    ca34:	f7 2c       	mov	r15, r7
    ca36:	08 2d       	mov	r16, r8
    ca38:	19 2d       	mov	r17, r9
    ca3a:	2a 2d       	mov	r18, r10
    ca3c:	3b 2d       	mov	r19, r11
    ca3e:	4c 2d       	mov	r20, r12
    ca40:	5d 2d       	mov	r21, r13
    ca42:	6e 2d       	mov	r22, r14
    ca44:	7f 2d       	mov	r23, r15
    ca46:	80 2f       	mov	r24, r16
    ca48:	91 2f       	mov	r25, r17
    ca4a:	21 5c       	subi	r18, 0xC1	; 193
    ca4c:	3d 4b       	sbci	r19, 0xBD	; 189
    ca4e:	40 4f       	sbci	r20, 0xF0	; 240
    ca50:	5f 4f       	sbci	r21, 0xFF	; 255
    ca52:	6f 4f       	sbci	r22, 0xFF	; 255
    ca54:	7f 4f       	sbci	r23, 0xFF	; 255
    ca56:	8f 4f       	sbci	r24, 0xFF	; 255
    ca58:	9f 4f       	sbci	r25, 0xFF	; 255
    ca5a:	a2 2e       	mov	r10, r18
    ca5c:	b3 2e       	mov	r11, r19
    ca5e:	c4 2e       	mov	r12, r20
    ca60:	d5 2e       	mov	r13, r21
    ca62:	e6 2e       	mov	r14, r22
    ca64:	f7 2e       	mov	r15, r23
    ca66:	08 2f       	mov	r16, r24
    ca68:	19 2f       	mov	r17, r25
    ca6a:	2a 2d       	mov	r18, r10
    ca6c:	3b 2d       	mov	r19, r11
    ca6e:	4c 2d       	mov	r20, r12
    ca70:	5d 2d       	mov	r21, r13
    ca72:	6e 2d       	mov	r22, r14
    ca74:	7f 2d       	mov	r23, r15
    ca76:	80 2f       	mov	r24, r16
    ca78:	91 2f       	mov	r25, r17
    ca7a:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    ca7e:	dc 01       	movw	r26, r24
    ca80:	cb 01       	movw	r24, r22
    ca82:	20 e0       	ldi	r18, 0x00	; 0
    ca84:	34 e2       	ldi	r19, 0x24	; 36
    ca86:	44 e7       	ldi	r20, 0x74	; 116
    ca88:	59 e4       	ldi	r21, 0x49	; 73
    ca8a:	bc 01       	movw	r22, r24
    ca8c:	cd 01       	movw	r24, r26
    ca8e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    ca92:	dc 01       	movw	r26, r24
    ca94:	cb 01       	movw	r24, r22
    ca96:	bc 01       	movw	r22, r24
    ca98:	cd 01       	movw	r24, r26
    ca9a:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    ca9e:	a2 2e       	mov	r10, r18
    caa0:	b3 2e       	mov	r11, r19
    caa2:	c4 2e       	mov	r12, r20
    caa4:	d5 2e       	mov	r13, r21
    caa6:	e6 2e       	mov	r14, r22
    caa8:	f7 2e       	mov	r15, r23
    caaa:	08 2f       	mov	r16, r24
    caac:	19 2f       	mov	r17, r25
    caae:	d6 01       	movw	r26, r12
    cab0:	c5 01       	movw	r24, r10
    cab2:	bc 01       	movw	r22, r24
    cab4:	cd 01       	movw	r24, r26
    cab6:	66 dc       	rcall	.-1844   	; 0xc384 <__portable_avr_delay_cycles>
    cab8:	f1 c0       	rjmp	.+482    	; 0xcc9c <twi2_waitUntilReady+0x394>
    caba:	89 85       	ldd	r24, Y+9	; 0x09
    cabc:	88 23       	and	r24, r24
    cabe:	09 f4       	brne	.+2      	; 0xcac2 <twi2_waitUntilReady+0x1ba>
    cac0:	ed c0       	rjmp	.+474    	; 0xcc9c <twi2_waitUntilReady+0x394>
    cac2:	88 85       	ldd	r24, Y+8	; 0x08
    cac4:	88 23       	and	r24, r24
    cac6:	09 f4       	brne	.+2      	; 0xcaca <twi2_waitUntilReady+0x1c2>
    cac8:	e9 c0       	rjmp	.+466    	; 0xcc9c <twi2_waitUntilReady+0x394>
    caca:	1c db       	rcall	.-2504   	; 0xc104 <sysclk_get_cpu_hz>
    cacc:	dc 01       	movw	r26, r24
    cace:	cb 01       	movw	r24, r22
    cad0:	9c 01       	movw	r18, r24
    cad2:	ad 01       	movw	r20, r26
    cad4:	60 e0       	ldi	r22, 0x00	; 0
    cad6:	70 e0       	ldi	r23, 0x00	; 0
    cad8:	cb 01       	movw	r24, r22
    cada:	82 2e       	mov	r8, r18
    cadc:	93 2e       	mov	r9, r19
    cade:	a4 2e       	mov	r10, r20
    cae0:	b5 2e       	mov	r11, r21
    cae2:	c6 2e       	mov	r12, r22
    cae4:	d7 2e       	mov	r13, r23
    cae6:	e8 2e       	mov	r14, r24
    cae8:	f9 2e       	mov	r15, r25
    caea:	28 2d       	mov	r18, r8
    caec:	39 2d       	mov	r19, r9
    caee:	4a 2d       	mov	r20, r10
    caf0:	5b 2d       	mov	r21, r11
    caf2:	6c 2d       	mov	r22, r12
    caf4:	7d 2d       	mov	r23, r13
    caf6:	8e 2d       	mov	r24, r14
    caf8:	9f 2d       	mov	r25, r15
    cafa:	02 e0       	ldi	r16, 0x02	; 2
    cafc:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    cb00:	2b 87       	std	Y+11, r18	; 0x0b
    cb02:	3c 87       	std	Y+12, r19	; 0x0c
    cb04:	4d 87       	std	Y+13, r20	; 0x0d
    cb06:	5e 87       	std	Y+14, r21	; 0x0e
    cb08:	6f 87       	std	Y+15, r22	; 0x0f
    cb0a:	78 8b       	std	Y+16, r23	; 0x10
    cb0c:	89 8b       	std	Y+17, r24	; 0x11
    cb0e:	9a 8b       	std	Y+18, r25	; 0x12
    cb10:	8b 84       	ldd	r8, Y+11	; 0x0b
    cb12:	9c 84       	ldd	r9, Y+12	; 0x0c
    cb14:	ad 84       	ldd	r10, Y+13	; 0x0d
    cb16:	be 84       	ldd	r11, Y+14	; 0x0e
    cb18:	cf 84       	ldd	r12, Y+15	; 0x0f
    cb1a:	d8 88       	ldd	r13, Y+16	; 0x10
    cb1c:	e9 88       	ldd	r14, Y+17	; 0x11
    cb1e:	fa 88       	ldd	r15, Y+18	; 0x12
    cb20:	28 2d       	mov	r18, r8
    cb22:	39 2d       	mov	r19, r9
    cb24:	4a 2d       	mov	r20, r10
    cb26:	5b 2d       	mov	r21, r11
    cb28:	6c 2d       	mov	r22, r12
    cb2a:	7d 2d       	mov	r23, r13
    cb2c:	8e 2d       	mov	r24, r14
    cb2e:	9f 2d       	mov	r25, r15
    cb30:	02 e0       	ldi	r16, 0x02	; 2
    cb32:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    cb36:	2b 8b       	std	Y+19, r18	; 0x13
    cb38:	3c 8b       	std	Y+20, r19	; 0x14
    cb3a:	4d 8b       	std	Y+21, r20	; 0x15
    cb3c:	5e 8b       	std	Y+22, r21	; 0x16
    cb3e:	6f 8b       	std	Y+23, r22	; 0x17
    cb40:	78 8f       	std	Y+24, r23	; 0x18
    cb42:	89 8f       	std	Y+25, r24	; 0x19
    cb44:	9a 8f       	std	Y+26, r25	; 0x1a
    cb46:	28 2d       	mov	r18, r8
    cb48:	39 2d       	mov	r19, r9
    cb4a:	4a 2d       	mov	r20, r10
    cb4c:	5b 2d       	mov	r21, r11
    cb4e:	6c 2d       	mov	r22, r12
    cb50:	7d 2d       	mov	r23, r13
    cb52:	8e 2d       	mov	r24, r14
    cb54:	9f 2d       	mov	r25, r15
    cb56:	ab 88       	ldd	r10, Y+19	; 0x13
    cb58:	bc 88       	ldd	r11, Y+20	; 0x14
    cb5a:	cd 88       	ldd	r12, Y+21	; 0x15
    cb5c:	de 88       	ldd	r13, Y+22	; 0x16
    cb5e:	ef 88       	ldd	r14, Y+23	; 0x17
    cb60:	f8 8c       	ldd	r15, Y+24	; 0x18
    cb62:	09 8d       	ldd	r16, Y+25	; 0x19
    cb64:	1a 8d       	ldd	r17, Y+26	; 0x1a
    cb66:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    cb6a:	82 2e       	mov	r8, r18
    cb6c:	93 2e       	mov	r9, r19
    cb6e:	a4 2e       	mov	r10, r20
    cb70:	b5 2e       	mov	r11, r21
    cb72:	c6 2e       	mov	r12, r22
    cb74:	d7 2e       	mov	r13, r23
    cb76:	e8 2e       	mov	r14, r24
    cb78:	f9 2e       	mov	r15, r25
    cb7a:	28 2d       	mov	r18, r8
    cb7c:	39 2d       	mov	r19, r9
    cb7e:	4a 2d       	mov	r20, r10
    cb80:	5b 2d       	mov	r21, r11
    cb82:	6c 2d       	mov	r22, r12
    cb84:	7d 2d       	mov	r23, r13
    cb86:	8e 2d       	mov	r24, r14
    cb88:	9f 2d       	mov	r25, r15
    cb8a:	02 e0       	ldi	r16, 0x02	; 2
    cb8c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    cb90:	2b 8f       	std	Y+27, r18	; 0x1b
    cb92:	3c 8f       	std	Y+28, r19	; 0x1c
    cb94:	4d 8f       	std	Y+29, r20	; 0x1d
    cb96:	5e 8f       	std	Y+30, r21	; 0x1e
    cb98:	6f 8f       	std	Y+31, r22	; 0x1f
    cb9a:	78 a3       	std	Y+32, r23	; 0x20
    cb9c:	89 a3       	std	Y+33, r24	; 0x21
    cb9e:	9a a3       	std	Y+34, r25	; 0x22
    cba0:	28 2d       	mov	r18, r8
    cba2:	39 2d       	mov	r19, r9
    cba4:	4a 2d       	mov	r20, r10
    cba6:	5b 2d       	mov	r21, r11
    cba8:	6c 2d       	mov	r22, r12
    cbaa:	7d 2d       	mov	r23, r13
    cbac:	8e 2d       	mov	r24, r14
    cbae:	9f 2d       	mov	r25, r15
    cbb0:	ab 8c       	ldd	r10, Y+27	; 0x1b
    cbb2:	bc 8c       	ldd	r11, Y+28	; 0x1c
    cbb4:	cd 8c       	ldd	r12, Y+29	; 0x1d
    cbb6:	de 8c       	ldd	r13, Y+30	; 0x1e
    cbb8:	ef 8c       	ldd	r14, Y+31	; 0x1f
    cbba:	f8 a0       	ldd	r15, Y+32	; 0x20
    cbbc:	09 a1       	ldd	r16, Y+33	; 0x21
    cbbe:	1a a1       	ldd	r17, Y+34	; 0x22
    cbc0:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    cbc4:	22 2e       	mov	r2, r18
    cbc6:	33 2e       	mov	r3, r19
    cbc8:	44 2e       	mov	r4, r20
    cbca:	55 2e       	mov	r5, r21
    cbcc:	66 2e       	mov	r6, r22
    cbce:	77 2e       	mov	r7, r23
    cbd0:	88 2e       	mov	r8, r24
    cbd2:	99 2e       	mov	r9, r25
    cbd4:	0f 2e       	mov	r0, r31
    cbd6:	f6 e0       	ldi	r31, 0x06	; 6
    cbd8:	af 2e       	mov	r10, r31
    cbda:	f0 2d       	mov	r31, r0
    cbdc:	b1 2c       	mov	r11, r1
    cbde:	c1 2c       	mov	r12, r1
    cbe0:	d1 2c       	mov	r13, r1
    cbe2:	e1 2c       	mov	r14, r1
    cbe4:	f1 2c       	mov	r15, r1
    cbe6:	00 e0       	ldi	r16, 0x00	; 0
    cbe8:	10 e0       	ldi	r17, 0x00	; 0
    cbea:	22 2d       	mov	r18, r2
    cbec:	33 2d       	mov	r19, r3
    cbee:	44 2d       	mov	r20, r4
    cbf0:	55 2d       	mov	r21, r5
    cbf2:	66 2d       	mov	r22, r6
    cbf4:	77 2d       	mov	r23, r7
    cbf6:	88 2d       	mov	r24, r8
    cbf8:	99 2d       	mov	r25, r9
    cbfa:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    cbfe:	22 2e       	mov	r2, r18
    cc00:	33 2e       	mov	r3, r19
    cc02:	44 2e       	mov	r4, r20
    cc04:	55 2e       	mov	r5, r21
    cc06:	66 2e       	mov	r6, r22
    cc08:	77 2e       	mov	r7, r23
    cc0a:	88 2e       	mov	r8, r24
    cc0c:	99 2e       	mov	r9, r25
    cc0e:	a2 2c       	mov	r10, r2
    cc10:	b3 2c       	mov	r11, r3
    cc12:	c4 2c       	mov	r12, r4
    cc14:	d5 2c       	mov	r13, r5
    cc16:	e6 2c       	mov	r14, r6
    cc18:	f7 2c       	mov	r15, r7
    cc1a:	08 2d       	mov	r16, r8
    cc1c:	19 2d       	mov	r17, r9
    cc1e:	2a 2d       	mov	r18, r10
    cc20:	3b 2d       	mov	r19, r11
    cc22:	4c 2d       	mov	r20, r12
    cc24:	5d 2d       	mov	r21, r13
    cc26:	6e 2d       	mov	r22, r14
    cc28:	7f 2d       	mov	r23, r15
    cc2a:	80 2f       	mov	r24, r16
    cc2c:	91 2f       	mov	r25, r17
    cc2e:	21 5c       	subi	r18, 0xC1	; 193
    cc30:	3d 4b       	sbci	r19, 0xBD	; 189
    cc32:	40 4f       	sbci	r20, 0xF0	; 240
    cc34:	5f 4f       	sbci	r21, 0xFF	; 255
    cc36:	6f 4f       	sbci	r22, 0xFF	; 255
    cc38:	7f 4f       	sbci	r23, 0xFF	; 255
    cc3a:	8f 4f       	sbci	r24, 0xFF	; 255
    cc3c:	9f 4f       	sbci	r25, 0xFF	; 255
    cc3e:	a2 2e       	mov	r10, r18
    cc40:	b3 2e       	mov	r11, r19
    cc42:	c4 2e       	mov	r12, r20
    cc44:	d5 2e       	mov	r13, r21
    cc46:	e6 2e       	mov	r14, r22
    cc48:	f7 2e       	mov	r15, r23
    cc4a:	08 2f       	mov	r16, r24
    cc4c:	19 2f       	mov	r17, r25
    cc4e:	2a 2d       	mov	r18, r10
    cc50:	3b 2d       	mov	r19, r11
    cc52:	4c 2d       	mov	r20, r12
    cc54:	5d 2d       	mov	r21, r13
    cc56:	6e 2d       	mov	r22, r14
    cc58:	7f 2d       	mov	r23, r15
    cc5a:	80 2f       	mov	r24, r16
    cc5c:	91 2f       	mov	r25, r17
    cc5e:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    cc62:	dc 01       	movw	r26, r24
    cc64:	cb 01       	movw	r24, r22
    cc66:	20 e0       	ldi	r18, 0x00	; 0
    cc68:	34 e2       	ldi	r19, 0x24	; 36
    cc6a:	44 e7       	ldi	r20, 0x74	; 116
    cc6c:	59 e4       	ldi	r21, 0x49	; 73
    cc6e:	bc 01       	movw	r22, r24
    cc70:	cd 01       	movw	r24, r26
    cc72:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    cc76:	dc 01       	movw	r26, r24
    cc78:	cb 01       	movw	r24, r22
    cc7a:	bc 01       	movw	r22, r24
    cc7c:	cd 01       	movw	r24, r26
    cc7e:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    cc82:	a2 2e       	mov	r10, r18
    cc84:	b3 2e       	mov	r11, r19
    cc86:	c4 2e       	mov	r12, r20
    cc88:	d5 2e       	mov	r13, r21
    cc8a:	e6 2e       	mov	r14, r22
    cc8c:	f7 2e       	mov	r15, r23
    cc8e:	08 2f       	mov	r16, r24
    cc90:	19 2f       	mov	r17, r25
    cc92:	d6 01       	movw	r26, r12
    cc94:	c5 01       	movw	r24, r10
    cc96:	bc 01       	movw	r22, r24
    cc98:	cd 01       	movw	r24, r26
    cc9a:	74 db       	rcall	.-2328   	; 0xc384 <__portable_avr_delay_cycles>
    cc9c:	89 81       	ldd	r24, Y+1	; 0x01
    cc9e:	81 50       	subi	r24, 0x01	; 1
    cca0:	89 83       	std	Y+1, r24	; 0x01
    cca2:	89 81       	ldd	r24, Y+1	; 0x01
    cca4:	88 23       	and	r24, r24
    cca6:	a1 f4       	brne	.+40     	; 0xccd0 <twi2_waitUntilReady+0x3c8>
    cca8:	8a 81       	ldd	r24, Y+2	; 0x02
    ccaa:	89 83       	std	Y+1, r24	; 0x01
    ccac:	0e 94 26 f7 	call	0x1ee4c	; 0x1ee4c <tcc1_get_time>
    ccb0:	9b 01       	movw	r18, r22
    ccb2:	ac 01       	movw	r20, r24
    ccb4:	8b 81       	ldd	r24, Y+3	; 0x03
    ccb6:	9c 81       	ldd	r25, Y+4	; 0x04
    ccb8:	ad 81       	ldd	r26, Y+5	; 0x05
    ccba:	be 81       	ldd	r27, Y+6	; 0x06
    ccbc:	28 17       	cp	r18, r24
    ccbe:	39 07       	cpc	r19, r25
    ccc0:	4a 07       	cpc	r20, r26
    ccc2:	5b 07       	cpc	r21, r27
    ccc4:	28 f0       	brcs	.+10     	; 0xccd0 <twi2_waitUntilReady+0x3c8>
    ccc6:	81 e0       	ldi	r24, 0x01	; 1
    ccc8:	80 93 b9 23 	sts	0x23B9, r24	; 0x8023b9 <s_LCD_offline.8261>
    cccc:	80 e0       	ldi	r24, 0x00	; 0
    ccce:	0d c0       	rjmp	.+26     	; 0xccea <twi2_waitUntilReady+0x3e2>
    ccd0:	8f 81       	ldd	r24, Y+7	; 0x07
    ccd2:	88 23       	and	r24, r24
    ccd4:	09 f0       	breq	.+2      	; 0xccd8 <twi2_waitUntilReady+0x3d0>
    ccd6:	69 ce       	rjmp	.-814    	; 0xc9aa <twi2_waitUntilReady+0xa2>
    ccd8:	88 85       	ldd	r24, Y+8	; 0x08
    ccda:	88 23       	and	r24, r24
    ccdc:	09 f4       	brne	.+2      	; 0xcce0 <twi2_waitUntilReady+0x3d8>
    ccde:	65 ce       	rjmp	.-822    	; 0xc9aa <twi2_waitUntilReady+0xa2>
    cce0:	89 85       	ldd	r24, Y+9	; 0x09
    cce2:	88 23       	and	r24, r24
    cce4:	09 f0       	breq	.+2      	; 0xcce8 <twi2_waitUntilReady+0x3e0>
    cce6:	61 ce       	rjmp	.-830    	; 0xc9aa <twi2_waitUntilReady+0xa2>
    cce8:	81 e0       	ldi	r24, 0x01	; 1
    ccea:	a2 96       	adiw	r28, 0x22	; 34
    ccec:	cd bf       	out	0x3d, r28	; 61
    ccee:	de bf       	out	0x3e, r29	; 62
    ccf0:	df 91       	pop	r29
    ccf2:	cf 91       	pop	r28
    ccf4:	1f 91       	pop	r17
    ccf6:	0f 91       	pop	r16
    ccf8:	ff 90       	pop	r15
    ccfa:	ef 90       	pop	r14
    ccfc:	df 90       	pop	r13
    ccfe:	cf 90       	pop	r12
    cd00:	bf 90       	pop	r11
    cd02:	af 90       	pop	r10
    cd04:	9f 90       	pop	r9
    cd06:	8f 90       	pop	r8
    cd08:	7f 90       	pop	r7
    cd0a:	6f 90       	pop	r6
    cd0c:	5f 90       	pop	r5
    cd0e:	4f 90       	pop	r4
    cd10:	3f 90       	pop	r3
    cd12:	2f 90       	pop	r2
    cd14:	08 95       	ret

0000cd16 <twi2_set_leds>:
    cd16:	2f 92       	push	r2
    cd18:	3f 92       	push	r3
    cd1a:	4f 92       	push	r4
    cd1c:	5f 92       	push	r5
    cd1e:	6f 92       	push	r6
    cd20:	7f 92       	push	r7
    cd22:	8f 92       	push	r8
    cd24:	9f 92       	push	r9
    cd26:	af 92       	push	r10
    cd28:	bf 92       	push	r11
    cd2a:	cf 92       	push	r12
    cd2c:	df 92       	push	r13
    cd2e:	ef 92       	push	r14
    cd30:	ff 92       	push	r15
    cd32:	0f 93       	push	r16
    cd34:	1f 93       	push	r17
    cd36:	cf 93       	push	r28
    cd38:	df 93       	push	r29
    cd3a:	1f 92       	push	r1
    cd3c:	cd b7       	in	r28, 0x3d	; 61
    cd3e:	de b7       	in	r29, 0x3e	; 62
    cd40:	89 83       	std	Y+1, r24	; 0x01
    cd42:	80 e0       	ldi	r24, 0x00	; 0
    cd44:	e1 dd       	rcall	.-1086   	; 0xc908 <twi2_waitUntilReady>
    cd46:	88 23       	and	r24, r24
    cd48:	09 f4       	brne	.+2      	; 0xcd4c <twi2_set_leds+0x36>
    cd4a:	7e c0       	rjmp	.+252    	; 0xce48 <twi2_set_leds+0x132>
    cd4c:	80 e7       	ldi	r24, 0x70	; 112
    cd4e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    cd52:	89 81       	ldd	r24, Y+1	; 0x01
    cd54:	83 70       	andi	r24, 0x03	; 3
    cd56:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
    cd5a:	81 e0       	ldi	r24, 0x01	; 1
    cd5c:	90 e0       	ldi	r25, 0x00	; 0
    cd5e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    cd62:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    cd66:	6e e2       	ldi	r22, 0x2E	; 46
    cd68:	70 e2       	ldi	r23, 0x20	; 32
    cd6a:	80 e8       	ldi	r24, 0x80	; 128
    cd6c:	94 e0       	ldi	r25, 0x04	; 4
    cd6e:	2d db       	rcall	.-2470   	; 0xc3ca <twi_master_write>
    cd70:	c9 d9       	rcall	.-3182   	; 0xc104 <sysclk_get_cpu_hz>
    cd72:	dc 01       	movw	r26, r24
    cd74:	cb 01       	movw	r24, r22
    cd76:	1c 01       	movw	r2, r24
    cd78:	2d 01       	movw	r4, r26
    cd7a:	61 2c       	mov	r6, r1
    cd7c:	71 2c       	mov	r7, r1
    cd7e:	43 01       	movw	r8, r6
    cd80:	0f 2e       	mov	r0, r31
    cd82:	f6 e0       	ldi	r31, 0x06	; 6
    cd84:	af 2e       	mov	r10, r31
    cd86:	f0 2d       	mov	r31, r0
    cd88:	b1 2c       	mov	r11, r1
    cd8a:	c1 2c       	mov	r12, r1
    cd8c:	d1 2c       	mov	r13, r1
    cd8e:	e1 2c       	mov	r14, r1
    cd90:	f1 2c       	mov	r15, r1
    cd92:	00 e0       	ldi	r16, 0x00	; 0
    cd94:	10 e0       	ldi	r17, 0x00	; 0
    cd96:	22 2d       	mov	r18, r2
    cd98:	33 2d       	mov	r19, r3
    cd9a:	44 2d       	mov	r20, r4
    cd9c:	55 2d       	mov	r21, r5
    cd9e:	66 2d       	mov	r22, r6
    cda0:	77 2d       	mov	r23, r7
    cda2:	88 2d       	mov	r24, r8
    cda4:	99 2d       	mov	r25, r9
    cda6:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    cdaa:	22 2e       	mov	r2, r18
    cdac:	33 2e       	mov	r3, r19
    cdae:	44 2e       	mov	r4, r20
    cdb0:	55 2e       	mov	r5, r21
    cdb2:	66 2e       	mov	r6, r22
    cdb4:	77 2e       	mov	r7, r23
    cdb6:	88 2e       	mov	r8, r24
    cdb8:	99 2e       	mov	r9, r25
    cdba:	a2 2c       	mov	r10, r2
    cdbc:	b3 2c       	mov	r11, r3
    cdbe:	c4 2c       	mov	r12, r4
    cdc0:	d5 2c       	mov	r13, r5
    cdc2:	e6 2c       	mov	r14, r6
    cdc4:	f7 2c       	mov	r15, r7
    cdc6:	08 2d       	mov	r16, r8
    cdc8:	19 2d       	mov	r17, r9
    cdca:	2a 2d       	mov	r18, r10
    cdcc:	3b 2d       	mov	r19, r11
    cdce:	4c 2d       	mov	r20, r12
    cdd0:	5d 2d       	mov	r21, r13
    cdd2:	6e 2d       	mov	r22, r14
    cdd4:	7f 2d       	mov	r23, r15
    cdd6:	80 2f       	mov	r24, r16
    cdd8:	91 2f       	mov	r25, r17
    cdda:	21 5c       	subi	r18, 0xC1	; 193
    cddc:	3d 4b       	sbci	r19, 0xBD	; 189
    cdde:	40 4f       	sbci	r20, 0xF0	; 240
    cde0:	5f 4f       	sbci	r21, 0xFF	; 255
    cde2:	6f 4f       	sbci	r22, 0xFF	; 255
    cde4:	7f 4f       	sbci	r23, 0xFF	; 255
    cde6:	8f 4f       	sbci	r24, 0xFF	; 255
    cde8:	9f 4f       	sbci	r25, 0xFF	; 255
    cdea:	a2 2e       	mov	r10, r18
    cdec:	b3 2e       	mov	r11, r19
    cdee:	c4 2e       	mov	r12, r20
    cdf0:	d5 2e       	mov	r13, r21
    cdf2:	e6 2e       	mov	r14, r22
    cdf4:	f7 2e       	mov	r15, r23
    cdf6:	08 2f       	mov	r16, r24
    cdf8:	19 2f       	mov	r17, r25
    cdfa:	2a 2d       	mov	r18, r10
    cdfc:	3b 2d       	mov	r19, r11
    cdfe:	4c 2d       	mov	r20, r12
    ce00:	5d 2d       	mov	r21, r13
    ce02:	6e 2d       	mov	r22, r14
    ce04:	7f 2d       	mov	r23, r15
    ce06:	80 2f       	mov	r24, r16
    ce08:	91 2f       	mov	r25, r17
    ce0a:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    ce0e:	dc 01       	movw	r26, r24
    ce10:	cb 01       	movw	r24, r22
    ce12:	20 e0       	ldi	r18, 0x00	; 0
    ce14:	34 e2       	ldi	r19, 0x24	; 36
    ce16:	44 e7       	ldi	r20, 0x74	; 116
    ce18:	59 e4       	ldi	r21, 0x49	; 73
    ce1a:	bc 01       	movw	r22, r24
    ce1c:	cd 01       	movw	r24, r26
    ce1e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    ce22:	dc 01       	movw	r26, r24
    ce24:	cb 01       	movw	r24, r22
    ce26:	bc 01       	movw	r22, r24
    ce28:	cd 01       	movw	r24, r26
    ce2a:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    ce2e:	a2 2e       	mov	r10, r18
    ce30:	b3 2e       	mov	r11, r19
    ce32:	c4 2e       	mov	r12, r20
    ce34:	d5 2e       	mov	r13, r21
    ce36:	e6 2e       	mov	r14, r22
    ce38:	f7 2e       	mov	r15, r23
    ce3a:	08 2f       	mov	r16, r24
    ce3c:	19 2f       	mov	r17, r25
    ce3e:	d6 01       	movw	r26, r12
    ce40:	c5 01       	movw	r24, r10
    ce42:	bc 01       	movw	r22, r24
    ce44:	cd 01       	movw	r24, r26
    ce46:	9e da       	rcall	.-2756   	; 0xc384 <__portable_avr_delay_cycles>
    ce48:	00 00       	nop
    ce4a:	0f 90       	pop	r0
    ce4c:	df 91       	pop	r29
    ce4e:	cf 91       	pop	r28
    ce50:	1f 91       	pop	r17
    ce52:	0f 91       	pop	r16
    ce54:	ff 90       	pop	r15
    ce56:	ef 90       	pop	r14
    ce58:	df 90       	pop	r13
    ce5a:	cf 90       	pop	r12
    ce5c:	bf 90       	pop	r11
    ce5e:	af 90       	pop	r10
    ce60:	9f 90       	pop	r9
    ce62:	8f 90       	pop	r8
    ce64:	7f 90       	pop	r7
    ce66:	6f 90       	pop	r6
    ce68:	5f 90       	pop	r5
    ce6a:	4f 90       	pop	r4
    ce6c:	3f 90       	pop	r3
    ce6e:	2f 90       	pop	r2
    ce70:	08 95       	ret

0000ce72 <twi2_set_ledbl>:
    ce72:	2f 92       	push	r2
    ce74:	3f 92       	push	r3
    ce76:	4f 92       	push	r4
    ce78:	5f 92       	push	r5
    ce7a:	6f 92       	push	r6
    ce7c:	7f 92       	push	r7
    ce7e:	8f 92       	push	r8
    ce80:	9f 92       	push	r9
    ce82:	af 92       	push	r10
    ce84:	bf 92       	push	r11
    ce86:	cf 92       	push	r12
    ce88:	df 92       	push	r13
    ce8a:	ef 92       	push	r14
    ce8c:	ff 92       	push	r15
    ce8e:	0f 93       	push	r16
    ce90:	1f 93       	push	r17
    ce92:	cf 93       	push	r28
    ce94:	df 93       	push	r29
    ce96:	1f 92       	push	r1
    ce98:	1f 92       	push	r1
    ce9a:	cd b7       	in	r28, 0x3d	; 61
    ce9c:	de b7       	in	r29, 0x3e	; 62
    ce9e:	89 83       	std	Y+1, r24	; 0x01
    cea0:	6a 83       	std	Y+2, r22	; 0x02
    cea2:	80 e0       	ldi	r24, 0x00	; 0
    cea4:	31 dd       	rcall	.-1438   	; 0xc908 <twi2_waitUntilReady>
    cea6:	88 23       	and	r24, r24
    cea8:	09 f4       	brne	.+2      	; 0xceac <twi2_set_ledbl+0x3a>
    ceaa:	80 c0       	rjmp	.+256    	; 0xcfac <twi2_set_ledbl+0x13a>
    ceac:	84 e7       	ldi	r24, 0x74	; 116
    ceae:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ceb2:	89 81       	ldd	r24, Y+1	; 0x01
    ceb4:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
    ceb8:	8a 81       	ldd	r24, Y+2	; 0x02
    ceba:	80 93 b9 2b 	sts	0x2BB9, r24	; 0x802bb9 <g_twi2_m_data+0x1>
    cebe:	82 e0       	ldi	r24, 0x02	; 2
    cec0:	90 e0       	ldi	r25, 0x00	; 0
    cec2:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    cec6:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ceca:	6e e2       	ldi	r22, 0x2E	; 46
    cecc:	70 e2       	ldi	r23, 0x20	; 32
    cece:	80 e8       	ldi	r24, 0x80	; 128
    ced0:	94 e0       	ldi	r25, 0x04	; 4
    ced2:	7b da       	rcall	.-2826   	; 0xc3ca <twi_master_write>
    ced4:	17 d9       	rcall	.-3538   	; 0xc104 <sysclk_get_cpu_hz>
    ced6:	dc 01       	movw	r26, r24
    ced8:	cb 01       	movw	r24, r22
    ceda:	1c 01       	movw	r2, r24
    cedc:	2d 01       	movw	r4, r26
    cede:	61 2c       	mov	r6, r1
    cee0:	71 2c       	mov	r7, r1
    cee2:	43 01       	movw	r8, r6
    cee4:	0f 2e       	mov	r0, r31
    cee6:	f6 e0       	ldi	r31, 0x06	; 6
    cee8:	af 2e       	mov	r10, r31
    ceea:	f0 2d       	mov	r31, r0
    ceec:	b1 2c       	mov	r11, r1
    ceee:	c1 2c       	mov	r12, r1
    cef0:	d1 2c       	mov	r13, r1
    cef2:	e1 2c       	mov	r14, r1
    cef4:	f1 2c       	mov	r15, r1
    cef6:	00 e0       	ldi	r16, 0x00	; 0
    cef8:	10 e0       	ldi	r17, 0x00	; 0
    cefa:	22 2d       	mov	r18, r2
    cefc:	33 2d       	mov	r19, r3
    cefe:	44 2d       	mov	r20, r4
    cf00:	55 2d       	mov	r21, r5
    cf02:	66 2d       	mov	r22, r6
    cf04:	77 2d       	mov	r23, r7
    cf06:	88 2d       	mov	r24, r8
    cf08:	99 2d       	mov	r25, r9
    cf0a:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    cf0e:	22 2e       	mov	r2, r18
    cf10:	33 2e       	mov	r3, r19
    cf12:	44 2e       	mov	r4, r20
    cf14:	55 2e       	mov	r5, r21
    cf16:	66 2e       	mov	r6, r22
    cf18:	77 2e       	mov	r7, r23
    cf1a:	88 2e       	mov	r8, r24
    cf1c:	99 2e       	mov	r9, r25
    cf1e:	a2 2c       	mov	r10, r2
    cf20:	b3 2c       	mov	r11, r3
    cf22:	c4 2c       	mov	r12, r4
    cf24:	d5 2c       	mov	r13, r5
    cf26:	e6 2c       	mov	r14, r6
    cf28:	f7 2c       	mov	r15, r7
    cf2a:	08 2d       	mov	r16, r8
    cf2c:	19 2d       	mov	r17, r9
    cf2e:	2a 2d       	mov	r18, r10
    cf30:	3b 2d       	mov	r19, r11
    cf32:	4c 2d       	mov	r20, r12
    cf34:	5d 2d       	mov	r21, r13
    cf36:	6e 2d       	mov	r22, r14
    cf38:	7f 2d       	mov	r23, r15
    cf3a:	80 2f       	mov	r24, r16
    cf3c:	91 2f       	mov	r25, r17
    cf3e:	21 5c       	subi	r18, 0xC1	; 193
    cf40:	3d 4b       	sbci	r19, 0xBD	; 189
    cf42:	40 4f       	sbci	r20, 0xF0	; 240
    cf44:	5f 4f       	sbci	r21, 0xFF	; 255
    cf46:	6f 4f       	sbci	r22, 0xFF	; 255
    cf48:	7f 4f       	sbci	r23, 0xFF	; 255
    cf4a:	8f 4f       	sbci	r24, 0xFF	; 255
    cf4c:	9f 4f       	sbci	r25, 0xFF	; 255
    cf4e:	a2 2e       	mov	r10, r18
    cf50:	b3 2e       	mov	r11, r19
    cf52:	c4 2e       	mov	r12, r20
    cf54:	d5 2e       	mov	r13, r21
    cf56:	e6 2e       	mov	r14, r22
    cf58:	f7 2e       	mov	r15, r23
    cf5a:	08 2f       	mov	r16, r24
    cf5c:	19 2f       	mov	r17, r25
    cf5e:	2a 2d       	mov	r18, r10
    cf60:	3b 2d       	mov	r19, r11
    cf62:	4c 2d       	mov	r20, r12
    cf64:	5d 2d       	mov	r21, r13
    cf66:	6e 2d       	mov	r22, r14
    cf68:	7f 2d       	mov	r23, r15
    cf6a:	80 2f       	mov	r24, r16
    cf6c:	91 2f       	mov	r25, r17
    cf6e:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    cf72:	dc 01       	movw	r26, r24
    cf74:	cb 01       	movw	r24, r22
    cf76:	20 e0       	ldi	r18, 0x00	; 0
    cf78:	34 e2       	ldi	r19, 0x24	; 36
    cf7a:	44 e7       	ldi	r20, 0x74	; 116
    cf7c:	59 e4       	ldi	r21, 0x49	; 73
    cf7e:	bc 01       	movw	r22, r24
    cf80:	cd 01       	movw	r24, r26
    cf82:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    cf86:	dc 01       	movw	r26, r24
    cf88:	cb 01       	movw	r24, r22
    cf8a:	bc 01       	movw	r22, r24
    cf8c:	cd 01       	movw	r24, r26
    cf8e:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    cf92:	a2 2e       	mov	r10, r18
    cf94:	b3 2e       	mov	r11, r19
    cf96:	c4 2e       	mov	r12, r20
    cf98:	d5 2e       	mov	r13, r21
    cf9a:	e6 2e       	mov	r14, r22
    cf9c:	f7 2e       	mov	r15, r23
    cf9e:	08 2f       	mov	r16, r24
    cfa0:	19 2f       	mov	r17, r25
    cfa2:	d6 01       	movw	r26, r12
    cfa4:	c5 01       	movw	r24, r10
    cfa6:	bc 01       	movw	r22, r24
    cfa8:	cd 01       	movw	r24, r26
    cfaa:	ec d9       	rcall	.-3112   	; 0xc384 <__portable_avr_delay_cycles>
    cfac:	00 00       	nop
    cfae:	0f 90       	pop	r0
    cfb0:	0f 90       	pop	r0
    cfb2:	df 91       	pop	r29
    cfb4:	cf 91       	pop	r28
    cfb6:	1f 91       	pop	r17
    cfb8:	0f 91       	pop	r16
    cfba:	ff 90       	pop	r15
    cfbc:	ef 90       	pop	r14
    cfbe:	df 90       	pop	r13
    cfc0:	cf 90       	pop	r12
    cfc2:	bf 90       	pop	r11
    cfc4:	af 90       	pop	r10
    cfc6:	9f 90       	pop	r9
    cfc8:	8f 90       	pop	r8
    cfca:	7f 90       	pop	r7
    cfcc:	6f 90       	pop	r6
    cfce:	5f 90       	pop	r5
    cfd0:	4f 90       	pop	r4
    cfd2:	3f 90       	pop	r3
    cfd4:	2f 90       	pop	r2
    cfd6:	08 95       	ret

0000cfd8 <twi2_set_bias>:
    cfd8:	2f 92       	push	r2
    cfda:	3f 92       	push	r3
    cfdc:	4f 92       	push	r4
    cfde:	5f 92       	push	r5
    cfe0:	6f 92       	push	r6
    cfe2:	7f 92       	push	r7
    cfe4:	8f 92       	push	r8
    cfe6:	9f 92       	push	r9
    cfe8:	af 92       	push	r10
    cfea:	bf 92       	push	r11
    cfec:	cf 92       	push	r12
    cfee:	df 92       	push	r13
    cff0:	ef 92       	push	r14
    cff2:	ff 92       	push	r15
    cff4:	0f 93       	push	r16
    cff6:	1f 93       	push	r17
    cff8:	cf 93       	push	r28
    cffa:	df 93       	push	r29
    cffc:	1f 92       	push	r1
    cffe:	cd b7       	in	r28, 0x3d	; 61
    d000:	de b7       	in	r29, 0x3e	; 62
    d002:	89 83       	std	Y+1, r24	; 0x01
    d004:	80 e0       	ldi	r24, 0x00	; 0
    d006:	80 dc       	rcall	.-1792   	; 0xc908 <twi2_waitUntilReady>
    d008:	88 23       	and	r24, r24
    d00a:	09 f4       	brne	.+2      	; 0xd00e <twi2_set_bias+0x36>
    d00c:	7d c0       	rjmp	.+250    	; 0xd108 <twi2_set_bias+0x130>
    d00e:	85 e7       	ldi	r24, 0x75	; 117
    d010:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    d014:	89 81       	ldd	r24, Y+1	; 0x01
    d016:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
    d01a:	81 e0       	ldi	r24, 0x01	; 1
    d01c:	90 e0       	ldi	r25, 0x00	; 0
    d01e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    d022:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    d026:	6e e2       	ldi	r22, 0x2E	; 46
    d028:	70 e2       	ldi	r23, 0x20	; 32
    d02a:	80 e8       	ldi	r24, 0x80	; 128
    d02c:	94 e0       	ldi	r25, 0x04	; 4
    d02e:	cd d9       	rcall	.-3174   	; 0xc3ca <twi_master_write>
    d030:	69 d8       	rcall	.-3886   	; 0xc104 <sysclk_get_cpu_hz>
    d032:	dc 01       	movw	r26, r24
    d034:	cb 01       	movw	r24, r22
    d036:	1c 01       	movw	r2, r24
    d038:	2d 01       	movw	r4, r26
    d03a:	61 2c       	mov	r6, r1
    d03c:	71 2c       	mov	r7, r1
    d03e:	43 01       	movw	r8, r6
    d040:	0f 2e       	mov	r0, r31
    d042:	f6 e0       	ldi	r31, 0x06	; 6
    d044:	af 2e       	mov	r10, r31
    d046:	f0 2d       	mov	r31, r0
    d048:	b1 2c       	mov	r11, r1
    d04a:	c1 2c       	mov	r12, r1
    d04c:	d1 2c       	mov	r13, r1
    d04e:	e1 2c       	mov	r14, r1
    d050:	f1 2c       	mov	r15, r1
    d052:	00 e0       	ldi	r16, 0x00	; 0
    d054:	10 e0       	ldi	r17, 0x00	; 0
    d056:	22 2d       	mov	r18, r2
    d058:	33 2d       	mov	r19, r3
    d05a:	44 2d       	mov	r20, r4
    d05c:	55 2d       	mov	r21, r5
    d05e:	66 2d       	mov	r22, r6
    d060:	77 2d       	mov	r23, r7
    d062:	88 2d       	mov	r24, r8
    d064:	99 2d       	mov	r25, r9
    d066:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    d06a:	22 2e       	mov	r2, r18
    d06c:	33 2e       	mov	r3, r19
    d06e:	44 2e       	mov	r4, r20
    d070:	55 2e       	mov	r5, r21
    d072:	66 2e       	mov	r6, r22
    d074:	77 2e       	mov	r7, r23
    d076:	88 2e       	mov	r8, r24
    d078:	99 2e       	mov	r9, r25
    d07a:	a2 2c       	mov	r10, r2
    d07c:	b3 2c       	mov	r11, r3
    d07e:	c4 2c       	mov	r12, r4
    d080:	d5 2c       	mov	r13, r5
    d082:	e6 2c       	mov	r14, r6
    d084:	f7 2c       	mov	r15, r7
    d086:	08 2d       	mov	r16, r8
    d088:	19 2d       	mov	r17, r9
    d08a:	2a 2d       	mov	r18, r10
    d08c:	3b 2d       	mov	r19, r11
    d08e:	4c 2d       	mov	r20, r12
    d090:	5d 2d       	mov	r21, r13
    d092:	6e 2d       	mov	r22, r14
    d094:	7f 2d       	mov	r23, r15
    d096:	80 2f       	mov	r24, r16
    d098:	91 2f       	mov	r25, r17
    d09a:	21 5c       	subi	r18, 0xC1	; 193
    d09c:	3d 4b       	sbci	r19, 0xBD	; 189
    d09e:	40 4f       	sbci	r20, 0xF0	; 240
    d0a0:	5f 4f       	sbci	r21, 0xFF	; 255
    d0a2:	6f 4f       	sbci	r22, 0xFF	; 255
    d0a4:	7f 4f       	sbci	r23, 0xFF	; 255
    d0a6:	8f 4f       	sbci	r24, 0xFF	; 255
    d0a8:	9f 4f       	sbci	r25, 0xFF	; 255
    d0aa:	a2 2e       	mov	r10, r18
    d0ac:	b3 2e       	mov	r11, r19
    d0ae:	c4 2e       	mov	r12, r20
    d0b0:	d5 2e       	mov	r13, r21
    d0b2:	e6 2e       	mov	r14, r22
    d0b4:	f7 2e       	mov	r15, r23
    d0b6:	08 2f       	mov	r16, r24
    d0b8:	19 2f       	mov	r17, r25
    d0ba:	2a 2d       	mov	r18, r10
    d0bc:	3b 2d       	mov	r19, r11
    d0be:	4c 2d       	mov	r20, r12
    d0c0:	5d 2d       	mov	r21, r13
    d0c2:	6e 2d       	mov	r22, r14
    d0c4:	7f 2d       	mov	r23, r15
    d0c6:	80 2f       	mov	r24, r16
    d0c8:	91 2f       	mov	r25, r17
    d0ca:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    d0ce:	dc 01       	movw	r26, r24
    d0d0:	cb 01       	movw	r24, r22
    d0d2:	20 e0       	ldi	r18, 0x00	; 0
    d0d4:	34 e2       	ldi	r19, 0x24	; 36
    d0d6:	44 e7       	ldi	r20, 0x74	; 116
    d0d8:	59 e4       	ldi	r21, 0x49	; 73
    d0da:	bc 01       	movw	r22, r24
    d0dc:	cd 01       	movw	r24, r26
    d0de:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    d0e2:	dc 01       	movw	r26, r24
    d0e4:	cb 01       	movw	r24, r22
    d0e6:	bc 01       	movw	r22, r24
    d0e8:	cd 01       	movw	r24, r26
    d0ea:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    d0ee:	a2 2e       	mov	r10, r18
    d0f0:	b3 2e       	mov	r11, r19
    d0f2:	c4 2e       	mov	r12, r20
    d0f4:	d5 2e       	mov	r13, r21
    d0f6:	e6 2e       	mov	r14, r22
    d0f8:	f7 2e       	mov	r15, r23
    d0fa:	08 2f       	mov	r16, r24
    d0fc:	19 2f       	mov	r17, r25
    d0fe:	d6 01       	movw	r26, r12
    d100:	c5 01       	movw	r24, r10
    d102:	bc 01       	movw	r22, r24
    d104:	cd 01       	movw	r24, r26
    d106:	3e d9       	rcall	.-3460   	; 0xc384 <__portable_avr_delay_cycles>
    d108:	00 00       	nop
    d10a:	0f 90       	pop	r0
    d10c:	df 91       	pop	r29
    d10e:	cf 91       	pop	r28
    d110:	1f 91       	pop	r17
    d112:	0f 91       	pop	r16
    d114:	ff 90       	pop	r15
    d116:	ef 90       	pop	r14
    d118:	df 90       	pop	r13
    d11a:	cf 90       	pop	r12
    d11c:	bf 90       	pop	r11
    d11e:	af 90       	pop	r10
    d120:	9f 90       	pop	r9
    d122:	8f 90       	pop	r8
    d124:	7f 90       	pop	r7
    d126:	6f 90       	pop	r6
    d128:	5f 90       	pop	r5
    d12a:	4f 90       	pop	r4
    d12c:	3f 90       	pop	r3
    d12e:	2f 90       	pop	r2
    d130:	08 95       	ret

0000d132 <twi2_set_beep>:
    d132:	2f 92       	push	r2
    d134:	3f 92       	push	r3
    d136:	4f 92       	push	r4
    d138:	5f 92       	push	r5
    d13a:	6f 92       	push	r6
    d13c:	7f 92       	push	r7
    d13e:	8f 92       	push	r8
    d140:	9f 92       	push	r9
    d142:	af 92       	push	r10
    d144:	bf 92       	push	r11
    d146:	cf 92       	push	r12
    d148:	df 92       	push	r13
    d14a:	ef 92       	push	r14
    d14c:	ff 92       	push	r15
    d14e:	0f 93       	push	r16
    d150:	1f 93       	push	r17
    d152:	cf 93       	push	r28
    d154:	df 93       	push	r29
    d156:	1f 92       	push	r1
    d158:	1f 92       	push	r1
    d15a:	cd b7       	in	r28, 0x3d	; 61
    d15c:	de b7       	in	r29, 0x3e	; 62
    d15e:	89 83       	std	Y+1, r24	; 0x01
    d160:	6a 83       	std	Y+2, r22	; 0x02
    d162:	80 e0       	ldi	r24, 0x00	; 0
    d164:	d1 db       	rcall	.-2142   	; 0xc908 <twi2_waitUntilReady>
    d166:	88 23       	and	r24, r24
    d168:	09 f4       	brne	.+2      	; 0xd16c <twi2_set_beep+0x3a>
    d16a:	81 c0       	rjmp	.+258    	; 0xd26e <twi2_set_beep+0x13c>
    d16c:	81 e7       	ldi	r24, 0x71	; 113
    d16e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    d172:	8a 81       	ldd	r24, Y+2	; 0x02
    d174:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
    d178:	89 81       	ldd	r24, Y+1	; 0x01
    d17a:	80 93 b9 2b 	sts	0x2BB9, r24	; 0x802bb9 <g_twi2_m_data+0x1>
    d17e:	82 e0       	ldi	r24, 0x02	; 2
    d180:	90 e0       	ldi	r25, 0x00	; 0
    d182:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    d186:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    d18a:	6e e2       	ldi	r22, 0x2E	; 46
    d18c:	70 e2       	ldi	r23, 0x20	; 32
    d18e:	80 e8       	ldi	r24, 0x80	; 128
    d190:	94 e0       	ldi	r25, 0x04	; 4
    d192:	1b d9       	rcall	.-3530   	; 0xc3ca <twi_master_write>
    d194:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    d198:	dc 01       	movw	r26, r24
    d19a:	cb 01       	movw	r24, r22
    d19c:	1c 01       	movw	r2, r24
    d19e:	2d 01       	movw	r4, r26
    d1a0:	61 2c       	mov	r6, r1
    d1a2:	71 2c       	mov	r7, r1
    d1a4:	43 01       	movw	r8, r6
    d1a6:	0f 2e       	mov	r0, r31
    d1a8:	f6 e0       	ldi	r31, 0x06	; 6
    d1aa:	af 2e       	mov	r10, r31
    d1ac:	f0 2d       	mov	r31, r0
    d1ae:	b1 2c       	mov	r11, r1
    d1b0:	c1 2c       	mov	r12, r1
    d1b2:	d1 2c       	mov	r13, r1
    d1b4:	e1 2c       	mov	r14, r1
    d1b6:	f1 2c       	mov	r15, r1
    d1b8:	00 e0       	ldi	r16, 0x00	; 0
    d1ba:	10 e0       	ldi	r17, 0x00	; 0
    d1bc:	22 2d       	mov	r18, r2
    d1be:	33 2d       	mov	r19, r3
    d1c0:	44 2d       	mov	r20, r4
    d1c2:	55 2d       	mov	r21, r5
    d1c4:	66 2d       	mov	r22, r6
    d1c6:	77 2d       	mov	r23, r7
    d1c8:	88 2d       	mov	r24, r8
    d1ca:	99 2d       	mov	r25, r9
    d1cc:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    d1d0:	22 2e       	mov	r2, r18
    d1d2:	33 2e       	mov	r3, r19
    d1d4:	44 2e       	mov	r4, r20
    d1d6:	55 2e       	mov	r5, r21
    d1d8:	66 2e       	mov	r6, r22
    d1da:	77 2e       	mov	r7, r23
    d1dc:	88 2e       	mov	r8, r24
    d1de:	99 2e       	mov	r9, r25
    d1e0:	a2 2c       	mov	r10, r2
    d1e2:	b3 2c       	mov	r11, r3
    d1e4:	c4 2c       	mov	r12, r4
    d1e6:	d5 2c       	mov	r13, r5
    d1e8:	e6 2c       	mov	r14, r6
    d1ea:	f7 2c       	mov	r15, r7
    d1ec:	08 2d       	mov	r16, r8
    d1ee:	19 2d       	mov	r17, r9
    d1f0:	2a 2d       	mov	r18, r10
    d1f2:	3b 2d       	mov	r19, r11
    d1f4:	4c 2d       	mov	r20, r12
    d1f6:	5d 2d       	mov	r21, r13
    d1f8:	6e 2d       	mov	r22, r14
    d1fa:	7f 2d       	mov	r23, r15
    d1fc:	80 2f       	mov	r24, r16
    d1fe:	91 2f       	mov	r25, r17
    d200:	21 5c       	subi	r18, 0xC1	; 193
    d202:	3d 4b       	sbci	r19, 0xBD	; 189
    d204:	40 4f       	sbci	r20, 0xF0	; 240
    d206:	5f 4f       	sbci	r21, 0xFF	; 255
    d208:	6f 4f       	sbci	r22, 0xFF	; 255
    d20a:	7f 4f       	sbci	r23, 0xFF	; 255
    d20c:	8f 4f       	sbci	r24, 0xFF	; 255
    d20e:	9f 4f       	sbci	r25, 0xFF	; 255
    d210:	a2 2e       	mov	r10, r18
    d212:	b3 2e       	mov	r11, r19
    d214:	c4 2e       	mov	r12, r20
    d216:	d5 2e       	mov	r13, r21
    d218:	e6 2e       	mov	r14, r22
    d21a:	f7 2e       	mov	r15, r23
    d21c:	08 2f       	mov	r16, r24
    d21e:	19 2f       	mov	r17, r25
    d220:	2a 2d       	mov	r18, r10
    d222:	3b 2d       	mov	r19, r11
    d224:	4c 2d       	mov	r20, r12
    d226:	5d 2d       	mov	r21, r13
    d228:	6e 2d       	mov	r22, r14
    d22a:	7f 2d       	mov	r23, r15
    d22c:	80 2f       	mov	r24, r16
    d22e:	91 2f       	mov	r25, r17
    d230:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    d234:	dc 01       	movw	r26, r24
    d236:	cb 01       	movw	r24, r22
    d238:	20 e0       	ldi	r18, 0x00	; 0
    d23a:	34 e2       	ldi	r19, 0x24	; 36
    d23c:	44 e7       	ldi	r20, 0x74	; 116
    d23e:	59 e4       	ldi	r21, 0x49	; 73
    d240:	bc 01       	movw	r22, r24
    d242:	cd 01       	movw	r24, r26
    d244:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    d248:	dc 01       	movw	r26, r24
    d24a:	cb 01       	movw	r24, r22
    d24c:	bc 01       	movw	r22, r24
    d24e:	cd 01       	movw	r24, r26
    d250:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    d254:	a2 2e       	mov	r10, r18
    d256:	b3 2e       	mov	r11, r19
    d258:	c4 2e       	mov	r12, r20
    d25a:	d5 2e       	mov	r13, r21
    d25c:	e6 2e       	mov	r14, r22
    d25e:	f7 2e       	mov	r15, r23
    d260:	08 2f       	mov	r16, r24
    d262:	19 2f       	mov	r17, r25
    d264:	d6 01       	movw	r26, r12
    d266:	c5 01       	movw	r24, r10
    d268:	bc 01       	movw	r22, r24
    d26a:	cd 01       	movw	r24, r26
    d26c:	8b d8       	rcall	.-3818   	; 0xc384 <__portable_avr_delay_cycles>
    d26e:	00 00       	nop
    d270:	0f 90       	pop	r0
    d272:	0f 90       	pop	r0
    d274:	df 91       	pop	r29
    d276:	cf 91       	pop	r28
    d278:	1f 91       	pop	r17
    d27a:	0f 91       	pop	r16
    d27c:	ff 90       	pop	r15
    d27e:	ef 90       	pop	r14
    d280:	df 90       	pop	r13
    d282:	cf 90       	pop	r12
    d284:	bf 90       	pop	r11
    d286:	af 90       	pop	r10
    d288:	9f 90       	pop	r9
    d28a:	8f 90       	pop	r8
    d28c:	7f 90       	pop	r7
    d28e:	6f 90       	pop	r6
    d290:	5f 90       	pop	r5
    d292:	4f 90       	pop	r4
    d294:	3f 90       	pop	r3
    d296:	2f 90       	pop	r2
    d298:	08 95       	ret

0000d29a <init_twi1_hygro>:
    d29a:	2f 92       	push	r2
    d29c:	3f 92       	push	r3
    d29e:	4f 92       	push	r4
    d2a0:	5f 92       	push	r5
    d2a2:	6f 92       	push	r6
    d2a4:	7f 92       	push	r7
    d2a6:	8f 92       	push	r8
    d2a8:	9f 92       	push	r9
    d2aa:	af 92       	push	r10
    d2ac:	bf 92       	push	r11
    d2ae:	cf 92       	push	r12
    d2b0:	df 92       	push	r13
    d2b2:	ef 92       	push	r14
    d2b4:	ff 92       	push	r15
    d2b6:	0f 93       	push	r16
    d2b8:	1f 93       	push	r17
    d2ba:	cf 93       	push	r28
    d2bc:	df 93       	push	r29
    d2be:	00 d0       	rcall	.+0      	; 0xd2c0 <init_twi1_hygro+0x26>
    d2c0:	cd b7       	in	r28, 0x3d	; 61
    d2c2:	de b7       	in	r29, 0x3e	; 62
    d2c4:	1f 92       	push	r1
    d2c6:	84 e4       	ldi	r24, 0x44	; 68
    d2c8:	8f 93       	push	r24
    d2ca:	85 ed       	ldi	r24, 0xD5	; 213
    d2cc:	96 e3       	ldi	r25, 0x36	; 54
    d2ce:	89 2f       	mov	r24, r25
    d2d0:	8f 93       	push	r24
    d2d2:	85 ed       	ldi	r24, 0xD5	; 213
    d2d4:	96 e3       	ldi	r25, 0x36	; 54
    d2d6:	8f 93       	push	r24
    d2d8:	1f 92       	push	r1
    d2da:	80 e8       	ldi	r24, 0x80	; 128
    d2dc:	8f 93       	push	r24
    d2de:	80 e3       	ldi	r24, 0x30	; 48
    d2e0:	9b e2       	ldi	r25, 0x2B	; 43
    d2e2:	89 2f       	mov	r24, r25
    d2e4:	8f 93       	push	r24
    d2e6:	80 e3       	ldi	r24, 0x30	; 48
    d2e8:	9b e2       	ldi	r25, 0x2B	; 43
    d2ea:	8f 93       	push	r24
    d2ec:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    d2f0:	2d b7       	in	r18, 0x3d	; 61
    d2f2:	3e b7       	in	r19, 0x3e	; 62
    d2f4:	28 5f       	subi	r18, 0xF8	; 248
    d2f6:	3f 4f       	sbci	r19, 0xFF	; 255
    d2f8:	cd bf       	out	0x3d, r28	; 61
    d2fa:	de bf       	out	0x3e, r29	; 62
    d2fc:	8a 83       	std	Y+2, r24	; 0x02
    d2fe:	9b 83       	std	Y+3, r25	; 0x03
    d300:	8a 81       	ldd	r24, Y+2	; 0x02
    d302:	9b 81       	ldd	r25, Y+3	; 0x03
    d304:	81 38       	cpi	r24, 0x81	; 129
    d306:	91 05       	cpc	r25, r1
    d308:	10 f0       	brcs	.+4      	; 0xd30e <init_twi1_hygro+0x74>
    d30a:	80 e8       	ldi	r24, 0x80	; 128
    d30c:	90 e0       	ldi	r25, 0x00	; 0
    d30e:	40 e0       	ldi	r20, 0x00	; 0
    d310:	68 2f       	mov	r22, r24
    d312:	80 e3       	ldi	r24, 0x30	; 48
    d314:	9b e2       	ldi	r25, 0x2B	; 43
    d316:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    d31a:	10 92 09 29 	sts	0x2909, r1	; 0x802909 <g_twi1_hygro_status>
    d31e:	84 e4       	ldi	r24, 0x44	; 68
    d320:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d324:	80 e3       	ldi	r24, 0x30	; 48
    d326:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d32a:	83 e9       	ldi	r24, 0x93	; 147
    d32c:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d330:	82 e0       	ldi	r24, 0x02	; 2
    d332:	90 e0       	ldi	r25, 0x00	; 0
    d334:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d338:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d33c:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d340:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d344:	6a e1       	ldi	r22, 0x1A	; 26
    d346:	70 e2       	ldi	r23, 0x20	; 32
    d348:	80 ea       	ldi	r24, 0xA0	; 160
    d34a:	94 e0       	ldi	r25, 0x04	; 4
    d34c:	3e d8       	rcall	.-3972   	; 0xc3ca <twi_master_write>
    d34e:	89 83       	std	Y+1, r24	; 0x01
    d350:	89 81       	ldd	r24, Y+1	; 0x01
    d352:	88 23       	and	r24, r24
    d354:	49 f1       	breq	.+82     	; 0xd3a8 <init_twi1_hygro+0x10e>
    d356:	8c e0       	ldi	r24, 0x0C	; 12
    d358:	97 e3       	ldi	r25, 0x37	; 55
    d35a:	89 2f       	mov	r24, r25
    d35c:	8f 93       	push	r24
    d35e:	8c e0       	ldi	r24, 0x0C	; 12
    d360:	97 e3       	ldi	r25, 0x37	; 55
    d362:	8f 93       	push	r24
    d364:	1f 92       	push	r1
    d366:	80 e8       	ldi	r24, 0x80	; 128
    d368:	8f 93       	push	r24
    d36a:	80 e3       	ldi	r24, 0x30	; 48
    d36c:	9b e2       	ldi	r25, 0x2B	; 43
    d36e:	89 2f       	mov	r24, r25
    d370:	8f 93       	push	r24
    d372:	80 e3       	ldi	r24, 0x30	; 48
    d374:	9b e2       	ldi	r25, 0x2B	; 43
    d376:	8f 93       	push	r24
    d378:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    d37c:	0f 90       	pop	r0
    d37e:	0f 90       	pop	r0
    d380:	0f 90       	pop	r0
    d382:	0f 90       	pop	r0
    d384:	0f 90       	pop	r0
    d386:	0f 90       	pop	r0
    d388:	8a 83       	std	Y+2, r24	; 0x02
    d38a:	9b 83       	std	Y+3, r25	; 0x03
    d38c:	8a 81       	ldd	r24, Y+2	; 0x02
    d38e:	9b 81       	ldd	r25, Y+3	; 0x03
    d390:	81 38       	cpi	r24, 0x81	; 129
    d392:	91 05       	cpc	r25, r1
    d394:	10 f0       	brcs	.+4      	; 0xd39a <init_twi1_hygro+0x100>
    d396:	80 e8       	ldi	r24, 0x80	; 128
    d398:	90 e0       	ldi	r25, 0x00	; 0
    d39a:	40 e0       	ldi	r20, 0x00	; 0
    d39c:	68 2f       	mov	r22, r24
    d39e:	80 e3       	ldi	r24, 0x30	; 48
    d3a0:	9b e2       	ldi	r25, 0x2B	; 43
    d3a2:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    d3a6:	ea c1       	rjmp	.+980    	; 0xd77c <init_twi1_hygro+0x4e2>
    d3a8:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    d3ac:	dc 01       	movw	r26, r24
    d3ae:	cb 01       	movw	r24, r22
    d3b0:	5c 01       	movw	r10, r24
    d3b2:	6d 01       	movw	r12, r26
    d3b4:	e1 2c       	mov	r14, r1
    d3b6:	f1 2c       	mov	r15, r1
    d3b8:	87 01       	movw	r16, r14
    d3ba:	2a 2d       	mov	r18, r10
    d3bc:	3b 2d       	mov	r19, r11
    d3be:	4c 2d       	mov	r20, r12
    d3c0:	5d 2d       	mov	r21, r13
    d3c2:	6e 2d       	mov	r22, r14
    d3c4:	7f 2d       	mov	r23, r15
    d3c6:	80 2f       	mov	r24, r16
    d3c8:	91 2f       	mov	r25, r17
    d3ca:	01 e0       	ldi	r16, 0x01	; 1
    d3cc:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    d3d0:	22 2e       	mov	r2, r18
    d3d2:	33 2e       	mov	r3, r19
    d3d4:	44 2e       	mov	r4, r20
    d3d6:	55 2e       	mov	r5, r21
    d3d8:	66 2e       	mov	r6, r22
    d3da:	77 2e       	mov	r7, r23
    d3dc:	88 2e       	mov	r8, r24
    d3de:	99 2e       	mov	r9, r25
    d3e0:	0f 2e       	mov	r0, r31
    d3e2:	f6 e0       	ldi	r31, 0x06	; 6
    d3e4:	af 2e       	mov	r10, r31
    d3e6:	f0 2d       	mov	r31, r0
    d3e8:	b1 2c       	mov	r11, r1
    d3ea:	c1 2c       	mov	r12, r1
    d3ec:	d1 2c       	mov	r13, r1
    d3ee:	e1 2c       	mov	r14, r1
    d3f0:	f1 2c       	mov	r15, r1
    d3f2:	00 e0       	ldi	r16, 0x00	; 0
    d3f4:	10 e0       	ldi	r17, 0x00	; 0
    d3f6:	22 2d       	mov	r18, r2
    d3f8:	33 2d       	mov	r19, r3
    d3fa:	44 2d       	mov	r20, r4
    d3fc:	55 2d       	mov	r21, r5
    d3fe:	66 2d       	mov	r22, r6
    d400:	77 2d       	mov	r23, r7
    d402:	88 2d       	mov	r24, r8
    d404:	99 2d       	mov	r25, r9
    d406:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    d40a:	22 2e       	mov	r2, r18
    d40c:	33 2e       	mov	r3, r19
    d40e:	44 2e       	mov	r4, r20
    d410:	55 2e       	mov	r5, r21
    d412:	66 2e       	mov	r6, r22
    d414:	77 2e       	mov	r7, r23
    d416:	88 2e       	mov	r8, r24
    d418:	99 2e       	mov	r9, r25
    d41a:	a2 2c       	mov	r10, r2
    d41c:	b3 2c       	mov	r11, r3
    d41e:	c4 2c       	mov	r12, r4
    d420:	d5 2c       	mov	r13, r5
    d422:	e6 2c       	mov	r14, r6
    d424:	f7 2c       	mov	r15, r7
    d426:	08 2d       	mov	r16, r8
    d428:	19 2d       	mov	r17, r9
    d42a:	2a 2d       	mov	r18, r10
    d42c:	3b 2d       	mov	r19, r11
    d42e:	4c 2d       	mov	r20, r12
    d430:	5d 2d       	mov	r21, r13
    d432:	6e 2d       	mov	r22, r14
    d434:	7f 2d       	mov	r23, r15
    d436:	80 2f       	mov	r24, r16
    d438:	91 2f       	mov	r25, r17
    d43a:	29 51       	subi	r18, 0x19	; 25
    d43c:	3c 4f       	sbci	r19, 0xFC	; 252
    d43e:	4f 4f       	sbci	r20, 0xFF	; 255
    d440:	5f 4f       	sbci	r21, 0xFF	; 255
    d442:	6f 4f       	sbci	r22, 0xFF	; 255
    d444:	7f 4f       	sbci	r23, 0xFF	; 255
    d446:	8f 4f       	sbci	r24, 0xFF	; 255
    d448:	9f 4f       	sbci	r25, 0xFF	; 255
    d44a:	a2 2e       	mov	r10, r18
    d44c:	b3 2e       	mov	r11, r19
    d44e:	c4 2e       	mov	r12, r20
    d450:	d5 2e       	mov	r13, r21
    d452:	e6 2e       	mov	r14, r22
    d454:	f7 2e       	mov	r15, r23
    d456:	08 2f       	mov	r16, r24
    d458:	19 2f       	mov	r17, r25
    d45a:	2a 2d       	mov	r18, r10
    d45c:	3b 2d       	mov	r19, r11
    d45e:	4c 2d       	mov	r20, r12
    d460:	5d 2d       	mov	r21, r13
    d462:	6e 2d       	mov	r22, r14
    d464:	7f 2d       	mov	r23, r15
    d466:	80 2f       	mov	r24, r16
    d468:	91 2f       	mov	r25, r17
    d46a:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    d46e:	dc 01       	movw	r26, r24
    d470:	cb 01       	movw	r24, r22
    d472:	20 e0       	ldi	r18, 0x00	; 0
    d474:	30 e0       	ldi	r19, 0x00	; 0
    d476:	4a e7       	ldi	r20, 0x7A	; 122
    d478:	54 e4       	ldi	r21, 0x44	; 68
    d47a:	bc 01       	movw	r22, r24
    d47c:	cd 01       	movw	r24, r26
    d47e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    d482:	dc 01       	movw	r26, r24
    d484:	cb 01       	movw	r24, r22
    d486:	bc 01       	movw	r22, r24
    d488:	cd 01       	movw	r24, r26
    d48a:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    d48e:	a2 2e       	mov	r10, r18
    d490:	b3 2e       	mov	r11, r19
    d492:	c4 2e       	mov	r12, r20
    d494:	d5 2e       	mov	r13, r21
    d496:	e6 2e       	mov	r14, r22
    d498:	f7 2e       	mov	r15, r23
    d49a:	08 2f       	mov	r16, r24
    d49c:	19 2f       	mov	r17, r25
    d49e:	d6 01       	movw	r26, r12
    d4a0:	c5 01       	movw	r24, r10
    d4a2:	bc 01       	movw	r22, r24
    d4a4:	cd 01       	movw	r24, r26
    d4a6:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    d4aa:	84 e4       	ldi	r24, 0x44	; 68
    d4ac:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d4b0:	80 e3       	ldi	r24, 0x30	; 48
    d4b2:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d4b6:	82 ea       	ldi	r24, 0xA2	; 162
    d4b8:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d4bc:	82 e0       	ldi	r24, 0x02	; 2
    d4be:	90 e0       	ldi	r25, 0x00	; 0
    d4c0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d4c4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d4c8:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d4cc:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d4d0:	6a e1       	ldi	r22, 0x1A	; 26
    d4d2:	70 e2       	ldi	r23, 0x20	; 32
    d4d4:	80 ea       	ldi	r24, 0xA0	; 160
    d4d6:	94 e0       	ldi	r25, 0x04	; 4
    d4d8:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    d4dc:	89 83       	std	Y+1, r24	; 0x01
    d4de:	89 81       	ldd	r24, Y+1	; 0x01
    d4e0:	88 23       	and	r24, r24
    d4e2:	09 f0       	breq	.+2      	; 0xd4e6 <init_twi1_hygro+0x24c>
    d4e4:	46 c1       	rjmp	.+652    	; 0xd772 <init_twi1_hygro+0x4d8>
    d4e6:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    d4ea:	dc 01       	movw	r26, r24
    d4ec:	cb 01       	movw	r24, r22
    d4ee:	5c 01       	movw	r10, r24
    d4f0:	6d 01       	movw	r12, r26
    d4f2:	e1 2c       	mov	r14, r1
    d4f4:	f1 2c       	mov	r15, r1
    d4f6:	87 01       	movw	r16, r14
    d4f8:	2a 2d       	mov	r18, r10
    d4fa:	3b 2d       	mov	r19, r11
    d4fc:	4c 2d       	mov	r20, r12
    d4fe:	5d 2d       	mov	r21, r13
    d500:	6e 2d       	mov	r22, r14
    d502:	7f 2d       	mov	r23, r15
    d504:	80 2f       	mov	r24, r16
    d506:	91 2f       	mov	r25, r17
    d508:	01 e0       	ldi	r16, 0x01	; 1
    d50a:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    d50e:	22 2e       	mov	r2, r18
    d510:	33 2e       	mov	r3, r19
    d512:	44 2e       	mov	r4, r20
    d514:	55 2e       	mov	r5, r21
    d516:	66 2e       	mov	r6, r22
    d518:	77 2e       	mov	r7, r23
    d51a:	88 2e       	mov	r8, r24
    d51c:	99 2e       	mov	r9, r25
    d51e:	0f 2e       	mov	r0, r31
    d520:	f6 e0       	ldi	r31, 0x06	; 6
    d522:	af 2e       	mov	r10, r31
    d524:	f0 2d       	mov	r31, r0
    d526:	b1 2c       	mov	r11, r1
    d528:	c1 2c       	mov	r12, r1
    d52a:	d1 2c       	mov	r13, r1
    d52c:	e1 2c       	mov	r14, r1
    d52e:	f1 2c       	mov	r15, r1
    d530:	00 e0       	ldi	r16, 0x00	; 0
    d532:	10 e0       	ldi	r17, 0x00	; 0
    d534:	22 2d       	mov	r18, r2
    d536:	33 2d       	mov	r19, r3
    d538:	44 2d       	mov	r20, r4
    d53a:	55 2d       	mov	r21, r5
    d53c:	66 2d       	mov	r22, r6
    d53e:	77 2d       	mov	r23, r7
    d540:	88 2d       	mov	r24, r8
    d542:	99 2d       	mov	r25, r9
    d544:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    d548:	22 2e       	mov	r2, r18
    d54a:	33 2e       	mov	r3, r19
    d54c:	44 2e       	mov	r4, r20
    d54e:	55 2e       	mov	r5, r21
    d550:	66 2e       	mov	r6, r22
    d552:	77 2e       	mov	r7, r23
    d554:	88 2e       	mov	r8, r24
    d556:	99 2e       	mov	r9, r25
    d558:	a2 2c       	mov	r10, r2
    d55a:	b3 2c       	mov	r11, r3
    d55c:	c4 2c       	mov	r12, r4
    d55e:	d5 2c       	mov	r13, r5
    d560:	e6 2c       	mov	r14, r6
    d562:	f7 2c       	mov	r15, r7
    d564:	08 2d       	mov	r16, r8
    d566:	19 2d       	mov	r17, r9
    d568:	2a 2d       	mov	r18, r10
    d56a:	3b 2d       	mov	r19, r11
    d56c:	4c 2d       	mov	r20, r12
    d56e:	5d 2d       	mov	r21, r13
    d570:	6e 2d       	mov	r22, r14
    d572:	7f 2d       	mov	r23, r15
    d574:	80 2f       	mov	r24, r16
    d576:	91 2f       	mov	r25, r17
    d578:	29 51       	subi	r18, 0x19	; 25
    d57a:	3c 4f       	sbci	r19, 0xFC	; 252
    d57c:	4f 4f       	sbci	r20, 0xFF	; 255
    d57e:	5f 4f       	sbci	r21, 0xFF	; 255
    d580:	6f 4f       	sbci	r22, 0xFF	; 255
    d582:	7f 4f       	sbci	r23, 0xFF	; 255
    d584:	8f 4f       	sbci	r24, 0xFF	; 255
    d586:	9f 4f       	sbci	r25, 0xFF	; 255
    d588:	a2 2e       	mov	r10, r18
    d58a:	b3 2e       	mov	r11, r19
    d58c:	c4 2e       	mov	r12, r20
    d58e:	d5 2e       	mov	r13, r21
    d590:	e6 2e       	mov	r14, r22
    d592:	f7 2e       	mov	r15, r23
    d594:	08 2f       	mov	r16, r24
    d596:	19 2f       	mov	r17, r25
    d598:	2a 2d       	mov	r18, r10
    d59a:	3b 2d       	mov	r19, r11
    d59c:	4c 2d       	mov	r20, r12
    d59e:	5d 2d       	mov	r21, r13
    d5a0:	6e 2d       	mov	r22, r14
    d5a2:	7f 2d       	mov	r23, r15
    d5a4:	80 2f       	mov	r24, r16
    d5a6:	91 2f       	mov	r25, r17
    d5a8:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    d5ac:	dc 01       	movw	r26, r24
    d5ae:	cb 01       	movw	r24, r22
    d5b0:	20 e0       	ldi	r18, 0x00	; 0
    d5b2:	30 e0       	ldi	r19, 0x00	; 0
    d5b4:	4a e7       	ldi	r20, 0x7A	; 122
    d5b6:	54 e4       	ldi	r21, 0x44	; 68
    d5b8:	bc 01       	movw	r22, r24
    d5ba:	cd 01       	movw	r24, r26
    d5bc:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    d5c0:	dc 01       	movw	r26, r24
    d5c2:	cb 01       	movw	r24, r22
    d5c4:	bc 01       	movw	r22, r24
    d5c6:	cd 01       	movw	r24, r26
    d5c8:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    d5cc:	a2 2e       	mov	r10, r18
    d5ce:	b3 2e       	mov	r11, r19
    d5d0:	c4 2e       	mov	r12, r20
    d5d2:	d5 2e       	mov	r13, r21
    d5d4:	e6 2e       	mov	r14, r22
    d5d6:	f7 2e       	mov	r15, r23
    d5d8:	08 2f       	mov	r16, r24
    d5da:	19 2f       	mov	r17, r25
    d5dc:	d6 01       	movw	r26, r12
    d5de:	c5 01       	movw	r24, r10
    d5e0:	bc 01       	movw	r22, r24
    d5e2:	cd 01       	movw	r24, r26
    d5e4:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    d5e8:	84 e4       	ldi	r24, 0x44	; 68
    d5ea:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d5ee:	83 ef       	ldi	r24, 0xF3	; 243
    d5f0:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d5f4:	8d e2       	ldi	r24, 0x2D	; 45
    d5f6:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d5fa:	82 e0       	ldi	r24, 0x02	; 2
    d5fc:	90 e0       	ldi	r25, 0x00	; 0
    d5fe:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d602:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d606:	82 e0       	ldi	r24, 0x02	; 2
    d608:	90 e0       	ldi	r25, 0x00	; 0
    d60a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d60e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d612:	6a e1       	ldi	r22, 0x1A	; 26
    d614:	70 e2       	ldi	r23, 0x20	; 32
    d616:	80 ea       	ldi	r24, 0xA0	; 160
    d618:	94 e0       	ldi	r25, 0x04	; 4
    d61a:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    d61e:	89 83       	std	Y+1, r24	; 0x01
    d620:	89 81       	ldd	r24, Y+1	; 0x01
    d622:	88 23       	and	r24, r24
    d624:	09 f0       	breq	.+2      	; 0xd628 <init_twi1_hygro+0x38e>
    d626:	a7 c0       	rjmp	.+334    	; 0xd776 <init_twi1_hygro+0x4dc>
    d628:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    d62c:	88 2f       	mov	r24, r24
    d62e:	90 e0       	ldi	r25, 0x00	; 0
    d630:	98 2f       	mov	r25, r24
    d632:	88 27       	eor	r24, r24
    d634:	98 2f       	mov	r25, r24
    d636:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    d63a:	89 2b       	or	r24, r25
    d63c:	80 93 09 29 	sts	0x2909, r24	; 0x802909 <g_twi1_hygro_status>
    d640:	80 91 09 29 	lds	r24, 0x2909	; 0x802909 <g_twi1_hygro_status>
    d644:	88 2f       	mov	r24, r24
    d646:	90 e0       	ldi	r25, 0x00	; 0
    d648:	29 2f       	mov	r18, r25
    d64a:	2f 93       	push	r18
    d64c:	8f 93       	push	r24
    d64e:	83 e5       	ldi	r24, 0x53	; 83
    d650:	97 e3       	ldi	r25, 0x37	; 55
    d652:	89 2f       	mov	r24, r25
    d654:	8f 93       	push	r24
    d656:	83 e5       	ldi	r24, 0x53	; 83
    d658:	97 e3       	ldi	r25, 0x37	; 55
    d65a:	8f 93       	push	r24
    d65c:	1f 92       	push	r1
    d65e:	80 e8       	ldi	r24, 0x80	; 128
    d660:	8f 93       	push	r24
    d662:	80 e3       	ldi	r24, 0x30	; 48
    d664:	9b e2       	ldi	r25, 0x2B	; 43
    d666:	89 2f       	mov	r24, r25
    d668:	8f 93       	push	r24
    d66a:	80 e3       	ldi	r24, 0x30	; 48
    d66c:	9b e2       	ldi	r25, 0x2B	; 43
    d66e:	8f 93       	push	r24
    d670:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    d674:	2d b7       	in	r18, 0x3d	; 61
    d676:	3e b7       	in	r19, 0x3e	; 62
    d678:	28 5f       	subi	r18, 0xF8	; 248
    d67a:	3f 4f       	sbci	r19, 0xFF	; 255
    d67c:	cd bf       	out	0x3d, r28	; 61
    d67e:	de bf       	out	0x3e, r29	; 62
    d680:	8a 83       	std	Y+2, r24	; 0x02
    d682:	9b 83       	std	Y+3, r25	; 0x03
    d684:	8a 81       	ldd	r24, Y+2	; 0x02
    d686:	9b 81       	ldd	r25, Y+3	; 0x03
    d688:	81 38       	cpi	r24, 0x81	; 129
    d68a:	91 05       	cpc	r25, r1
    d68c:	10 f0       	brcs	.+4      	; 0xd692 <init_twi1_hygro+0x3f8>
    d68e:	80 e8       	ldi	r24, 0x80	; 128
    d690:	90 e0       	ldi	r25, 0x00	; 0
    d692:	40 e0       	ldi	r20, 0x00	; 0
    d694:	68 2f       	mov	r22, r24
    d696:	80 e3       	ldi	r24, 0x30	; 48
    d698:	9b e2       	ldi	r25, 0x2B	; 43
    d69a:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    d69e:	84 e4       	ldi	r24, 0x44	; 68
    d6a0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d6a4:	84 e2       	ldi	r24, 0x24	; 36
    d6a6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d6aa:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    d6ae:	82 e0       	ldi	r24, 0x02	; 2
    d6b0:	90 e0       	ldi	r25, 0x00	; 0
    d6b2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d6b6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d6ba:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d6be:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d6c2:	6a e1       	ldi	r22, 0x1A	; 26
    d6c4:	70 e2       	ldi	r23, 0x20	; 32
    d6c6:	80 ea       	ldi	r24, 0xA0	; 160
    d6c8:	94 e0       	ldi	r25, 0x04	; 4
    d6ca:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    d6ce:	89 83       	std	Y+1, r24	; 0x01
    d6d0:	89 81       	ldd	r24, Y+1	; 0x01
    d6d2:	88 23       	and	r24, r24
    d6d4:	09 f0       	breq	.+2      	; 0xd6d8 <init_twi1_hygro+0x43e>
    d6d6:	51 c0       	rjmp	.+162    	; 0xd77a <init_twi1_hygro+0x4e0>
    d6d8:	81 e0       	ldi	r24, 0x01	; 1
    d6da:	80 93 08 29 	sts	0x2908, r24	; 0x802908 <g_twi1_hygro_valid>
    d6de:	84 ed       	ldi	r24, 0xD4	; 212
    d6e0:	97 e3       	ldi	r25, 0x37	; 55
    d6e2:	89 2f       	mov	r24, r25
    d6e4:	8f 93       	push	r24
    d6e6:	84 ed       	ldi	r24, 0xD4	; 212
    d6e8:	97 e3       	ldi	r25, 0x37	; 55
    d6ea:	8f 93       	push	r24
    d6ec:	1f 92       	push	r1
    d6ee:	80 e8       	ldi	r24, 0x80	; 128
    d6f0:	8f 93       	push	r24
    d6f2:	80 e3       	ldi	r24, 0x30	; 48
    d6f4:	9b e2       	ldi	r25, 0x2B	; 43
    d6f6:	89 2f       	mov	r24, r25
    d6f8:	8f 93       	push	r24
    d6fa:	80 e3       	ldi	r24, 0x30	; 48
    d6fc:	9b e2       	ldi	r25, 0x2B	; 43
    d6fe:	8f 93       	push	r24
    d700:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    d704:	0f 90       	pop	r0
    d706:	0f 90       	pop	r0
    d708:	0f 90       	pop	r0
    d70a:	0f 90       	pop	r0
    d70c:	0f 90       	pop	r0
    d70e:	0f 90       	pop	r0
    d710:	8a 83       	std	Y+2, r24	; 0x02
    d712:	9b 83       	std	Y+3, r25	; 0x03
    d714:	40 e3       	ldi	r20, 0x30	; 48
    d716:	5b e2       	ldi	r21, 0x2B	; 43
    d718:	6e e1       	ldi	r22, 0x1E	; 30
    d71a:	88 e0       	ldi	r24, 0x08	; 8
    d71c:	0e 94 95 8b 	call	0x1172a	; 0x1172a <task_twi2_lcd_str>
    d720:	85 e8       	ldi	r24, 0x85	; 133
    d722:	97 e3       	ldi	r25, 0x37	; 55
    d724:	89 2f       	mov	r24, r25
    d726:	8f 93       	push	r24
    d728:	85 e8       	ldi	r24, 0x85	; 133
    d72a:	97 e3       	ldi	r25, 0x37	; 55
    d72c:	8f 93       	push	r24
    d72e:	1f 92       	push	r1
    d730:	80 e8       	ldi	r24, 0x80	; 128
    d732:	8f 93       	push	r24
    d734:	80 e3       	ldi	r24, 0x30	; 48
    d736:	9b e2       	ldi	r25, 0x2B	; 43
    d738:	89 2f       	mov	r24, r25
    d73a:	8f 93       	push	r24
    d73c:	80 e3       	ldi	r24, 0x30	; 48
    d73e:	9b e2       	ldi	r25, 0x2B	; 43
    d740:	8f 93       	push	r24
    d742:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    d746:	0f 90       	pop	r0
    d748:	0f 90       	pop	r0
    d74a:	0f 90       	pop	r0
    d74c:	0f 90       	pop	r0
    d74e:	0f 90       	pop	r0
    d750:	0f 90       	pop	r0
    d752:	8a 83       	std	Y+2, r24	; 0x02
    d754:	9b 83       	std	Y+3, r25	; 0x03
    d756:	8a 81       	ldd	r24, Y+2	; 0x02
    d758:	9b 81       	ldd	r25, Y+3	; 0x03
    d75a:	81 38       	cpi	r24, 0x81	; 129
    d75c:	91 05       	cpc	r25, r1
    d75e:	10 f0       	brcs	.+4      	; 0xd764 <init_twi1_hygro+0x4ca>
    d760:	80 e8       	ldi	r24, 0x80	; 128
    d762:	90 e0       	ldi	r25, 0x00	; 0
    d764:	40 e0       	ldi	r20, 0x00	; 0
    d766:	68 2f       	mov	r22, r24
    d768:	80 e3       	ldi	r24, 0x30	; 48
    d76a:	9b e2       	ldi	r25, 0x2B	; 43
    d76c:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    d770:	34 c0       	rjmp	.+104    	; 0xd7da <init_twi1_hygro+0x540>
    d772:	00 00       	nop
    d774:	03 c0       	rjmp	.+6      	; 0xd77c <init_twi1_hygro+0x4e2>
    d776:	00 00       	nop
    d778:	01 c0       	rjmp	.+2      	; 0xd77c <init_twi1_hygro+0x4e2>
    d77a:	00 00       	nop
    d77c:	89 81       	ldd	r24, Y+1	; 0x01
    d77e:	08 2e       	mov	r0, r24
    d780:	00 0c       	add	r0, r0
    d782:	99 0b       	sbc	r25, r25
    d784:	29 2f       	mov	r18, r25
    d786:	2f 93       	push	r18
    d788:	8f 93       	push	r24
    d78a:	83 ea       	ldi	r24, 0xA3	; 163
    d78c:	97 e3       	ldi	r25, 0x37	; 55
    d78e:	89 2f       	mov	r24, r25
    d790:	8f 93       	push	r24
    d792:	83 ea       	ldi	r24, 0xA3	; 163
    d794:	97 e3       	ldi	r25, 0x37	; 55
    d796:	8f 93       	push	r24
    d798:	1f 92       	push	r1
    d79a:	80 e8       	ldi	r24, 0x80	; 128
    d79c:	8f 93       	push	r24
    d79e:	80 e3       	ldi	r24, 0x30	; 48
    d7a0:	9b e2       	ldi	r25, 0x2B	; 43
    d7a2:	89 2f       	mov	r24, r25
    d7a4:	8f 93       	push	r24
    d7a6:	80 e3       	ldi	r24, 0x30	; 48
    d7a8:	9b e2       	ldi	r25, 0x2B	; 43
    d7aa:	8f 93       	push	r24
    d7ac:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    d7b0:	2d b7       	in	r18, 0x3d	; 61
    d7b2:	3e b7       	in	r19, 0x3e	; 62
    d7b4:	28 5f       	subi	r18, 0xF8	; 248
    d7b6:	3f 4f       	sbci	r19, 0xFF	; 255
    d7b8:	cd bf       	out	0x3d, r28	; 61
    d7ba:	de bf       	out	0x3e, r29	; 62
    d7bc:	8a 83       	std	Y+2, r24	; 0x02
    d7be:	9b 83       	std	Y+3, r25	; 0x03
    d7c0:	8a 81       	ldd	r24, Y+2	; 0x02
    d7c2:	9b 81       	ldd	r25, Y+3	; 0x03
    d7c4:	81 38       	cpi	r24, 0x81	; 129
    d7c6:	91 05       	cpc	r25, r1
    d7c8:	10 f0       	brcs	.+4      	; 0xd7ce <init_twi1_hygro+0x534>
    d7ca:	80 e8       	ldi	r24, 0x80	; 128
    d7cc:	90 e0       	ldi	r25, 0x00	; 0
    d7ce:	40 e0       	ldi	r20, 0x00	; 0
    d7d0:	68 2f       	mov	r22, r24
    d7d2:	80 e3       	ldi	r24, 0x30	; 48
    d7d4:	9b e2       	ldi	r25, 0x2B	; 43
    d7d6:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    d7da:	23 96       	adiw	r28, 0x03	; 3
    d7dc:	cd bf       	out	0x3d, r28	; 61
    d7de:	de bf       	out	0x3e, r29	; 62
    d7e0:	df 91       	pop	r29
    d7e2:	cf 91       	pop	r28
    d7e4:	1f 91       	pop	r17
    d7e6:	0f 91       	pop	r16
    d7e8:	ff 90       	pop	r15
    d7ea:	ef 90       	pop	r14
    d7ec:	df 90       	pop	r13
    d7ee:	cf 90       	pop	r12
    d7f0:	bf 90       	pop	r11
    d7f2:	af 90       	pop	r10
    d7f4:	9f 90       	pop	r9
    d7f6:	8f 90       	pop	r8
    d7f8:	7f 90       	pop	r7
    d7fa:	6f 90       	pop	r6
    d7fc:	5f 90       	pop	r5
    d7fe:	4f 90       	pop	r4
    d800:	3f 90       	pop	r3
    d802:	2f 90       	pop	r2
    d804:	08 95       	ret

0000d806 <twi1_gyro_gyro_offset_set>:
    d806:	cf 93       	push	r28
    d808:	df 93       	push	r29
    d80a:	cd b7       	in	r28, 0x3d	; 61
    d80c:	de b7       	in	r29, 0x3e	; 62
    d80e:	88 e6       	ldi	r24, 0x68	; 104
    d810:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d814:	83 e1       	ldi	r24, 0x13	; 19
    d816:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d81a:	81 e0       	ldi	r24, 0x01	; 1
    d81c:	90 e0       	ldi	r25, 0x00	; 0
    d81e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d822:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d826:	80 91 af 28 	lds	r24, 0x28AF	; 0x8028af <g_twi1_gyro_1_gyro_ofsx>
    d82a:	90 91 b0 28 	lds	r25, 0x28B0	; 0x8028b0 <g_twi1_gyro_1_gyro_ofsx+0x1>
    d82e:	89 2f       	mov	r24, r25
    d830:	99 0f       	add	r25, r25
    d832:	99 0b       	sbc	r25, r25
    d834:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    d838:	80 91 af 28 	lds	r24, 0x28AF	; 0x8028af <g_twi1_gyro_1_gyro_ofsx>
    d83c:	90 91 b0 28 	lds	r25, 0x28B0	; 0x8028b0 <g_twi1_gyro_1_gyro_ofsx+0x1>
    d840:	80 93 b1 2b 	sts	0x2BB1, r24	; 0x802bb1 <g_twi1_m_data+0x1>
    d844:	80 91 b1 28 	lds	r24, 0x28B1	; 0x8028b1 <g_twi1_gyro_1_gyro_ofsy>
    d848:	90 91 b2 28 	lds	r25, 0x28B2	; 0x8028b2 <g_twi1_gyro_1_gyro_ofsy+0x1>
    d84c:	89 2f       	mov	r24, r25
    d84e:	99 0f       	add	r25, r25
    d850:	99 0b       	sbc	r25, r25
    d852:	80 93 b2 2b 	sts	0x2BB2, r24	; 0x802bb2 <g_twi1_m_data+0x2>
    d856:	80 91 b1 28 	lds	r24, 0x28B1	; 0x8028b1 <g_twi1_gyro_1_gyro_ofsy>
    d85a:	90 91 b2 28 	lds	r25, 0x28B2	; 0x8028b2 <g_twi1_gyro_1_gyro_ofsy+0x1>
    d85e:	80 93 b3 2b 	sts	0x2BB3, r24	; 0x802bb3 <g_twi1_m_data+0x3>
    d862:	80 91 b3 28 	lds	r24, 0x28B3	; 0x8028b3 <g_twi1_gyro_1_gyro_ofsz>
    d866:	90 91 b4 28 	lds	r25, 0x28B4	; 0x8028b4 <g_twi1_gyro_1_gyro_ofsz+0x1>
    d86a:	89 2f       	mov	r24, r25
    d86c:	99 0f       	add	r25, r25
    d86e:	99 0b       	sbc	r25, r25
    d870:	80 93 b4 2b 	sts	0x2BB4, r24	; 0x802bb4 <g_twi1_m_data+0x4>
    d874:	80 91 b3 28 	lds	r24, 0x28B3	; 0x8028b3 <g_twi1_gyro_1_gyro_ofsz>
    d878:	90 91 b4 28 	lds	r25, 0x28B4	; 0x8028b4 <g_twi1_gyro_1_gyro_ofsz+0x1>
    d87c:	80 93 b5 2b 	sts	0x2BB5, r24	; 0x802bb5 <g_twi1_m_data+0x5>
    d880:	86 e0       	ldi	r24, 0x06	; 6
    d882:	90 e0       	ldi	r25, 0x00	; 0
    d884:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d888:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d88c:	6a e1       	ldi	r22, 0x1A	; 26
    d88e:	70 e2       	ldi	r23, 0x20	; 32
    d890:	80 ea       	ldi	r24, 0xA0	; 160
    d892:	94 e0       	ldi	r25, 0x04	; 4
    d894:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    d898:	df 91       	pop	r29
    d89a:	cf 91       	pop	r28
    d89c:	08 95       	ret

0000d89e <twi1_gyro_accel_offset_set>:
    d89e:	cf 93       	push	r28
    d8a0:	df 93       	push	r29
    d8a2:	1f 92       	push	r1
    d8a4:	cd b7       	in	r28, 0x3d	; 61
    d8a6:	de b7       	in	r29, 0x3e	; 62
    d8a8:	88 e6       	ldi	r24, 0x68	; 104
    d8aa:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d8ae:	87 e7       	ldi	r24, 0x77	; 119
    d8b0:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d8b4:	81 e0       	ldi	r24, 0x01	; 1
    d8b6:	90 e0       	ldi	r25, 0x00	; 0
    d8b8:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d8bc:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d8c0:	80 91 97 28 	lds	r24, 0x2897	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
    d8c4:	90 91 98 28 	lds	r25, 0x2898	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
    d8c8:	80 78       	andi	r24, 0x80	; 128
    d8ca:	9f 77       	andi	r25, 0x7F	; 127
    d8cc:	88 0f       	add	r24, r24
    d8ce:	89 2f       	mov	r24, r25
    d8d0:	88 1f       	adc	r24, r24
    d8d2:	99 0b       	sbc	r25, r25
    d8d4:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    d8d8:	80 91 97 28 	lds	r24, 0x2897	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
    d8dc:	90 91 98 28 	lds	r25, 0x2898	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
    d8e0:	88 0f       	add	r24, r24
    d8e2:	80 93 b1 2b 	sts	0x2BB1, r24	; 0x802bb1 <g_twi1_m_data+0x1>
    d8e6:	82 e0       	ldi	r24, 0x02	; 2
    d8e8:	90 e0       	ldi	r25, 0x00	; 0
    d8ea:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d8ee:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d8f2:	6a e1       	ldi	r22, 0x1A	; 26
    d8f4:	70 e2       	ldi	r23, 0x20	; 32
    d8f6:	80 ea       	ldi	r24, 0xA0	; 160
    d8f8:	94 e0       	ldi	r25, 0x04	; 4
    d8fa:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    d8fe:	89 83       	std	Y+1, r24	; 0x01
    d900:	89 81       	ldd	r24, Y+1	; 0x01
    d902:	88 23       	and	r24, r24
    d904:	09 f0       	breq	.+2      	; 0xd908 <twi1_gyro_accel_offset_set+0x6a>
    d906:	3e c0       	rjmp	.+124    	; 0xd984 <twi1_gyro_accel_offset_set+0xe6>
    d908:	8a e7       	ldi	r24, 0x7A	; 122
    d90a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d90e:	80 91 99 28 	lds	r24, 0x2899	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
    d912:	90 91 9a 28 	lds	r25, 0x289A	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>
    d916:	80 78       	andi	r24, 0x80	; 128
    d918:	9f 77       	andi	r25, 0x7F	; 127
    d91a:	88 0f       	add	r24, r24
    d91c:	89 2f       	mov	r24, r25
    d91e:	88 1f       	adc	r24, r24
    d920:	99 0b       	sbc	r25, r25
    d922:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    d926:	80 91 99 28 	lds	r24, 0x2899	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
    d92a:	90 91 9a 28 	lds	r25, 0x289A	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>
    d92e:	88 0f       	add	r24, r24
    d930:	80 93 b1 2b 	sts	0x2BB1, r24	; 0x802bb1 <g_twi1_m_data+0x1>
    d934:	6a e1       	ldi	r22, 0x1A	; 26
    d936:	70 e2       	ldi	r23, 0x20	; 32
    d938:	80 ea       	ldi	r24, 0xA0	; 160
    d93a:	94 e0       	ldi	r25, 0x04	; 4
    d93c:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    d940:	89 83       	std	Y+1, r24	; 0x01
    d942:	89 81       	ldd	r24, Y+1	; 0x01
    d944:	88 23       	and	r24, r24
    d946:	01 f5       	brne	.+64     	; 0xd988 <twi1_gyro_accel_offset_set+0xea>
    d948:	8d e7       	ldi	r24, 0x7D	; 125
    d94a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d94e:	80 91 9b 28 	lds	r24, 0x289B	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
    d952:	90 91 9c 28 	lds	r25, 0x289C	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>
    d956:	80 78       	andi	r24, 0x80	; 128
    d958:	9f 77       	andi	r25, 0x7F	; 127
    d95a:	88 0f       	add	r24, r24
    d95c:	89 2f       	mov	r24, r25
    d95e:	88 1f       	adc	r24, r24
    d960:	99 0b       	sbc	r25, r25
    d962:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    d966:	80 91 9b 28 	lds	r24, 0x289B	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
    d96a:	90 91 9c 28 	lds	r25, 0x289C	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>
    d96e:	88 0f       	add	r24, r24
    d970:	80 93 b1 2b 	sts	0x2BB1, r24	; 0x802bb1 <g_twi1_m_data+0x1>
    d974:	6a e1       	ldi	r22, 0x1A	; 26
    d976:	70 e2       	ldi	r23, 0x20	; 32
    d978:	80 ea       	ldi	r24, 0xA0	; 160
    d97a:	94 e0       	ldi	r25, 0x04	; 4
    d97c:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    d980:	89 83       	std	Y+1, r24	; 0x01
    d982:	03 c0       	rjmp	.+6      	; 0xd98a <twi1_gyro_accel_offset_set+0xec>
    d984:	00 00       	nop
    d986:	01 c0       	rjmp	.+2      	; 0xd98a <twi1_gyro_accel_offset_set+0xec>
    d988:	00 00       	nop
    d98a:	89 81       	ldd	r24, Y+1	; 0x01
    d98c:	0f 90       	pop	r0
    d98e:	df 91       	pop	r29
    d990:	cf 91       	pop	r28
    d992:	08 95       	ret

0000d994 <init_twi1_gyro>:
    d994:	2f 92       	push	r2
    d996:	3f 92       	push	r3
    d998:	4f 92       	push	r4
    d99a:	5f 92       	push	r5
    d99c:	6f 92       	push	r6
    d99e:	7f 92       	push	r7
    d9a0:	8f 92       	push	r8
    d9a2:	9f 92       	push	r9
    d9a4:	af 92       	push	r10
    d9a6:	bf 92       	push	r11
    d9a8:	cf 92       	push	r12
    d9aa:	df 92       	push	r13
    d9ac:	ef 92       	push	r14
    d9ae:	ff 92       	push	r15
    d9b0:	0f 93       	push	r16
    d9b2:	1f 93       	push	r17
    d9b4:	cf 93       	push	r28
    d9b6:	df 93       	push	r29
    d9b8:	cd b7       	in	r28, 0x3d	; 61
    d9ba:	de b7       	in	r29, 0x3e	; 62
    d9bc:	c3 54       	subi	r28, 0x43	; 67
    d9be:	d1 09       	sbc	r29, r1
    d9c0:	cd bf       	out	0x3d, r28	; 61
    d9c2:	de bf       	out	0x3e, r29	; 62
    d9c4:	1f 92       	push	r1
    d9c6:	8c e0       	ldi	r24, 0x0C	; 12
    d9c8:	8f 93       	push	r24
    d9ca:	1f 92       	push	r1
    d9cc:	88 e6       	ldi	r24, 0x68	; 104
    d9ce:	8f 93       	push	r24
    d9d0:	88 ee       	ldi	r24, 0xE8	; 232
    d9d2:	97 e3       	ldi	r25, 0x37	; 55
    d9d4:	89 2f       	mov	r24, r25
    d9d6:	8f 93       	push	r24
    d9d8:	88 ee       	ldi	r24, 0xE8	; 232
    d9da:	97 e3       	ldi	r25, 0x37	; 55
    d9dc:	8f 93       	push	r24
    d9de:	1f 92       	push	r1
    d9e0:	80 e8       	ldi	r24, 0x80	; 128
    d9e2:	8f 93       	push	r24
    d9e4:	80 e3       	ldi	r24, 0x30	; 48
    d9e6:	9b e2       	ldi	r25, 0x2B	; 43
    d9e8:	89 2f       	mov	r24, r25
    d9ea:	8f 93       	push	r24
    d9ec:	80 e3       	ldi	r24, 0x30	; 48
    d9ee:	9b e2       	ldi	r25, 0x2B	; 43
    d9f0:	8f 93       	push	r24
    d9f2:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    d9f6:	2d b7       	in	r18, 0x3d	; 61
    d9f8:	3e b7       	in	r19, 0x3e	; 62
    d9fa:	26 5f       	subi	r18, 0xF6	; 246
    d9fc:	3f 4f       	sbci	r19, 0xFF	; 255
    d9fe:	cd bf       	out	0x3d, r28	; 61
    da00:	de bf       	out	0x3e, r29	; 62
    da02:	8a 83       	std	Y+2, r24	; 0x02
    da04:	9b 83       	std	Y+3, r25	; 0x03
    da06:	8a 81       	ldd	r24, Y+2	; 0x02
    da08:	9b 81       	ldd	r25, Y+3	; 0x03
    da0a:	81 38       	cpi	r24, 0x81	; 129
    da0c:	91 05       	cpc	r25, r1
    da0e:	10 f0       	brcs	.+4      	; 0xda14 <init_twi1_gyro+0x80>
    da10:	80 e8       	ldi	r24, 0x80	; 128
    da12:	90 e0       	ldi	r25, 0x00	; 0
    da14:	40 e0       	ldi	r20, 0x00	; 0
    da16:	68 2f       	mov	r22, r24
    da18:	80 e3       	ldi	r24, 0x30	; 48
    da1a:	9b e2       	ldi	r25, 0x2B	; 43
    da1c:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    da20:	10 92 88 28 	sts	0x2888, r1	; 0x802888 <g_twi1_gyro_1_version>
    da24:	10 92 c3 28 	sts	0x28C3, r1	; 0x8028c3 <g_twi1_gyro_2_version>
    da28:	88 e6       	ldi	r24, 0x68	; 104
    da2a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    da2e:	8b e6       	ldi	r24, 0x6B	; 107
    da30:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    da34:	81 e0       	ldi	r24, 0x01	; 1
    da36:	90 e0       	ldi	r25, 0x00	; 0
    da38:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    da3c:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    da40:	81 e8       	ldi	r24, 0x81	; 129
    da42:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    da46:	81 e0       	ldi	r24, 0x01	; 1
    da48:	90 e0       	ldi	r25, 0x00	; 0
    da4a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    da4e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    da52:	6a e1       	ldi	r22, 0x1A	; 26
    da54:	70 e2       	ldi	r23, 0x20	; 32
    da56:	80 ea       	ldi	r24, 0xA0	; 160
    da58:	94 e0       	ldi	r25, 0x04	; 4
    da5a:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    da5e:	89 83       	std	Y+1, r24	; 0x01
    da60:	89 81       	ldd	r24, Y+1	; 0x01
    da62:	88 23       	and	r24, r24
    da64:	49 f1       	breq	.+82     	; 0xdab8 <init_twi1_gyro+0x124>
    da66:	85 e2       	ldi	r24, 0x25	; 37
    da68:	98 e3       	ldi	r25, 0x38	; 56
    da6a:	89 2f       	mov	r24, r25
    da6c:	8f 93       	push	r24
    da6e:	85 e2       	ldi	r24, 0x25	; 37
    da70:	98 e3       	ldi	r25, 0x38	; 56
    da72:	8f 93       	push	r24
    da74:	1f 92       	push	r1
    da76:	80 e8       	ldi	r24, 0x80	; 128
    da78:	8f 93       	push	r24
    da7a:	80 e3       	ldi	r24, 0x30	; 48
    da7c:	9b e2       	ldi	r25, 0x2B	; 43
    da7e:	89 2f       	mov	r24, r25
    da80:	8f 93       	push	r24
    da82:	80 e3       	ldi	r24, 0x30	; 48
    da84:	9b e2       	ldi	r25, 0x2B	; 43
    da86:	8f 93       	push	r24
    da88:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    da8c:	0f 90       	pop	r0
    da8e:	0f 90       	pop	r0
    da90:	0f 90       	pop	r0
    da92:	0f 90       	pop	r0
    da94:	0f 90       	pop	r0
    da96:	0f 90       	pop	r0
    da98:	8a 83       	std	Y+2, r24	; 0x02
    da9a:	9b 83       	std	Y+3, r25	; 0x03
    da9c:	8a 81       	ldd	r24, Y+2	; 0x02
    da9e:	9b 81       	ldd	r25, Y+3	; 0x03
    daa0:	81 38       	cpi	r24, 0x81	; 129
    daa2:	91 05       	cpc	r25, r1
    daa4:	10 f0       	brcs	.+4      	; 0xdaaa <init_twi1_gyro+0x116>
    daa6:	80 e8       	ldi	r24, 0x80	; 128
    daa8:	90 e0       	ldi	r25, 0x00	; 0
    daaa:	40 e0       	ldi	r20, 0x00	; 0
    daac:	68 2f       	mov	r22, r24
    daae:	80 e3       	ldi	r24, 0x30	; 48
    dab0:	9b e2       	ldi	r25, 0x2B	; 43
    dab2:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    dab6:	5e c5       	rjmp	.+2748   	; 0xe574 <init_twi1_gyro+0xbe0>
    dab8:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    dabc:	dc 01       	movw	r26, r24
    dabe:	cb 01       	movw	r24, r22
    dac0:	9c 01       	movw	r18, r24
    dac2:	ad 01       	movw	r20, r26
    dac4:	60 e0       	ldi	r22, 0x00	; 0
    dac6:	70 e0       	ldi	r23, 0x00	; 0
    dac8:	cb 01       	movw	r24, r22
    daca:	82 2e       	mov	r8, r18
    dacc:	93 2e       	mov	r9, r19
    dace:	a4 2e       	mov	r10, r20
    dad0:	b5 2e       	mov	r11, r21
    dad2:	c6 2e       	mov	r12, r22
    dad4:	d7 2e       	mov	r13, r23
    dad6:	e8 2e       	mov	r14, r24
    dad8:	f9 2e       	mov	r15, r25
    dada:	28 2d       	mov	r18, r8
    dadc:	39 2d       	mov	r19, r9
    dade:	4a 2d       	mov	r20, r10
    dae0:	5b 2d       	mov	r21, r11
    dae2:	6c 2d       	mov	r22, r12
    dae4:	7d 2d       	mov	r23, r13
    dae6:	8e 2d       	mov	r24, r14
    dae8:	9f 2d       	mov	r25, r15
    daea:	01 e0       	ldi	r16, 0x01	; 1
    daec:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    daf0:	2c 83       	std	Y+4, r18	; 0x04
    daf2:	3d 83       	std	Y+5, r19	; 0x05
    daf4:	4e 83       	std	Y+6, r20	; 0x06
    daf6:	5f 83       	std	Y+7, r21	; 0x07
    daf8:	68 87       	std	Y+8, r22	; 0x08
    dafa:	79 87       	std	Y+9, r23	; 0x09
    dafc:	8a 87       	std	Y+10, r24	; 0x0a
    dafe:	9b 87       	std	Y+11, r25	; 0x0b
    db00:	8c 80       	ldd	r8, Y+4	; 0x04
    db02:	9d 80       	ldd	r9, Y+5	; 0x05
    db04:	ae 80       	ldd	r10, Y+6	; 0x06
    db06:	bf 80       	ldd	r11, Y+7	; 0x07
    db08:	c8 84       	ldd	r12, Y+8	; 0x08
    db0a:	d9 84       	ldd	r13, Y+9	; 0x09
    db0c:	ea 84       	ldd	r14, Y+10	; 0x0a
    db0e:	fb 84       	ldd	r15, Y+11	; 0x0b
    db10:	28 2d       	mov	r18, r8
    db12:	39 2d       	mov	r19, r9
    db14:	4a 2d       	mov	r20, r10
    db16:	5b 2d       	mov	r21, r11
    db18:	6c 2d       	mov	r22, r12
    db1a:	7d 2d       	mov	r23, r13
    db1c:	8e 2d       	mov	r24, r14
    db1e:	9f 2d       	mov	r25, r15
    db20:	02 e0       	ldi	r16, 0x02	; 2
    db22:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    db26:	2c 87       	std	Y+12, r18	; 0x0c
    db28:	3d 87       	std	Y+13, r19	; 0x0d
    db2a:	4e 87       	std	Y+14, r20	; 0x0e
    db2c:	5f 87       	std	Y+15, r21	; 0x0f
    db2e:	68 8b       	std	Y+16, r22	; 0x10
    db30:	79 8b       	std	Y+17, r23	; 0x11
    db32:	8a 8b       	std	Y+18, r24	; 0x12
    db34:	9b 8b       	std	Y+19, r25	; 0x13
    db36:	28 2d       	mov	r18, r8
    db38:	39 2d       	mov	r19, r9
    db3a:	4a 2d       	mov	r20, r10
    db3c:	5b 2d       	mov	r21, r11
    db3e:	6c 2d       	mov	r22, r12
    db40:	7d 2d       	mov	r23, r13
    db42:	8e 2d       	mov	r24, r14
    db44:	9f 2d       	mov	r25, r15
    db46:	ac 84       	ldd	r10, Y+12	; 0x0c
    db48:	bd 84       	ldd	r11, Y+13	; 0x0d
    db4a:	ce 84       	ldd	r12, Y+14	; 0x0e
    db4c:	df 84       	ldd	r13, Y+15	; 0x0f
    db4e:	e8 88       	ldd	r14, Y+16	; 0x10
    db50:	f9 88       	ldd	r15, Y+17	; 0x11
    db52:	0a 89       	ldd	r16, Y+18	; 0x12
    db54:	1b 89       	ldd	r17, Y+19	; 0x13
    db56:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    db5a:	22 2e       	mov	r2, r18
    db5c:	33 2e       	mov	r3, r19
    db5e:	44 2e       	mov	r4, r20
    db60:	55 2e       	mov	r5, r21
    db62:	66 2e       	mov	r6, r22
    db64:	77 2e       	mov	r7, r23
    db66:	88 2e       	mov	r8, r24
    db68:	99 2e       	mov	r9, r25
    db6a:	0f 2e       	mov	r0, r31
    db6c:	f6 e0       	ldi	r31, 0x06	; 6
    db6e:	af 2e       	mov	r10, r31
    db70:	f0 2d       	mov	r31, r0
    db72:	b1 2c       	mov	r11, r1
    db74:	c1 2c       	mov	r12, r1
    db76:	d1 2c       	mov	r13, r1
    db78:	e1 2c       	mov	r14, r1
    db7a:	f1 2c       	mov	r15, r1
    db7c:	00 e0       	ldi	r16, 0x00	; 0
    db7e:	10 e0       	ldi	r17, 0x00	; 0
    db80:	22 2d       	mov	r18, r2
    db82:	33 2d       	mov	r19, r3
    db84:	44 2d       	mov	r20, r4
    db86:	55 2d       	mov	r21, r5
    db88:	66 2d       	mov	r22, r6
    db8a:	77 2d       	mov	r23, r7
    db8c:	88 2d       	mov	r24, r8
    db8e:	99 2d       	mov	r25, r9
    db90:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    db94:	22 2e       	mov	r2, r18
    db96:	33 2e       	mov	r3, r19
    db98:	44 2e       	mov	r4, r20
    db9a:	55 2e       	mov	r5, r21
    db9c:	66 2e       	mov	r6, r22
    db9e:	77 2e       	mov	r7, r23
    dba0:	88 2e       	mov	r8, r24
    dba2:	99 2e       	mov	r9, r25
    dba4:	a2 2c       	mov	r10, r2
    dba6:	b3 2c       	mov	r11, r3
    dba8:	c4 2c       	mov	r12, r4
    dbaa:	d5 2c       	mov	r13, r5
    dbac:	e6 2c       	mov	r14, r6
    dbae:	f7 2c       	mov	r15, r7
    dbb0:	08 2d       	mov	r16, r8
    dbb2:	19 2d       	mov	r17, r9
    dbb4:	2a 2d       	mov	r18, r10
    dbb6:	3b 2d       	mov	r19, r11
    dbb8:	4c 2d       	mov	r20, r12
    dbba:	5d 2d       	mov	r21, r13
    dbbc:	6e 2d       	mov	r22, r14
    dbbe:	7f 2d       	mov	r23, r15
    dbc0:	80 2f       	mov	r24, r16
    dbc2:	91 2f       	mov	r25, r17
    dbc4:	29 51       	subi	r18, 0x19	; 25
    dbc6:	3c 4f       	sbci	r19, 0xFC	; 252
    dbc8:	4f 4f       	sbci	r20, 0xFF	; 255
    dbca:	5f 4f       	sbci	r21, 0xFF	; 255
    dbcc:	6f 4f       	sbci	r22, 0xFF	; 255
    dbce:	7f 4f       	sbci	r23, 0xFF	; 255
    dbd0:	8f 4f       	sbci	r24, 0xFF	; 255
    dbd2:	9f 4f       	sbci	r25, 0xFF	; 255
    dbd4:	a2 2e       	mov	r10, r18
    dbd6:	b3 2e       	mov	r11, r19
    dbd8:	c4 2e       	mov	r12, r20
    dbda:	d5 2e       	mov	r13, r21
    dbdc:	e6 2e       	mov	r14, r22
    dbde:	f7 2e       	mov	r15, r23
    dbe0:	08 2f       	mov	r16, r24
    dbe2:	19 2f       	mov	r17, r25
    dbe4:	2a 2d       	mov	r18, r10
    dbe6:	3b 2d       	mov	r19, r11
    dbe8:	4c 2d       	mov	r20, r12
    dbea:	5d 2d       	mov	r21, r13
    dbec:	6e 2d       	mov	r22, r14
    dbee:	7f 2d       	mov	r23, r15
    dbf0:	80 2f       	mov	r24, r16
    dbf2:	91 2f       	mov	r25, r17
    dbf4:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    dbf8:	dc 01       	movw	r26, r24
    dbfa:	cb 01       	movw	r24, r22
    dbfc:	20 e0       	ldi	r18, 0x00	; 0
    dbfe:	30 e0       	ldi	r19, 0x00	; 0
    dc00:	4a e7       	ldi	r20, 0x7A	; 122
    dc02:	54 e4       	ldi	r21, 0x44	; 68
    dc04:	bc 01       	movw	r22, r24
    dc06:	cd 01       	movw	r24, r26
    dc08:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    dc0c:	dc 01       	movw	r26, r24
    dc0e:	cb 01       	movw	r24, r22
    dc10:	bc 01       	movw	r22, r24
    dc12:	cd 01       	movw	r24, r26
    dc14:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    dc18:	a2 2e       	mov	r10, r18
    dc1a:	b3 2e       	mov	r11, r19
    dc1c:	c4 2e       	mov	r12, r20
    dc1e:	d5 2e       	mov	r13, r21
    dc20:	e6 2e       	mov	r14, r22
    dc22:	f7 2e       	mov	r15, r23
    dc24:	08 2f       	mov	r16, r24
    dc26:	19 2f       	mov	r17, r25
    dc28:	d6 01       	movw	r26, r12
    dc2a:	c5 01       	movw	r24, r10
    dc2c:	bc 01       	movw	r22, r24
    dc2e:	cd 01       	movw	r24, r26
    dc30:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    dc34:	88 e6       	ldi	r24, 0x68	; 104
    dc36:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dc3a:	85 e7       	ldi	r24, 0x75	; 117
    dc3c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dc40:	81 e0       	ldi	r24, 0x01	; 1
    dc42:	90 e0       	ldi	r25, 0x00	; 0
    dc44:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dc48:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dc4c:	81 e0       	ldi	r24, 0x01	; 1
    dc4e:	90 e0       	ldi	r25, 0x00	; 0
    dc50:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dc54:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dc58:	6a e1       	ldi	r22, 0x1A	; 26
    dc5a:	70 e2       	ldi	r23, 0x20	; 32
    dc5c:	80 ea       	ldi	r24, 0xA0	; 160
    dc5e:	94 e0       	ldi	r25, 0x04	; 4
    dc60:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    dc64:	89 83       	std	Y+1, r24	; 0x01
    dc66:	89 81       	ldd	r24, Y+1	; 0x01
    dc68:	88 23       	and	r24, r24
    dc6a:	09 f0       	breq	.+2      	; 0xdc6e <init_twi1_gyro+0x2da>
    dc6c:	66 c4       	rjmp	.+2252   	; 0xe53a <init_twi1_gyro+0xba6>
    dc6e:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    dc72:	80 93 88 28 	sts	0x2888, r24	; 0x802888 <g_twi1_gyro_1_version>
    dc76:	88 e6       	ldi	r24, 0x68	; 104
    dc78:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dc7c:	87 e3       	ldi	r24, 0x37	; 55
    dc7e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dc82:	81 e0       	ldi	r24, 0x01	; 1
    dc84:	90 e0       	ldi	r25, 0x00	; 0
    dc86:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dc8a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dc8e:	82 e0       	ldi	r24, 0x02	; 2
    dc90:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    dc94:	81 e0       	ldi	r24, 0x01	; 1
    dc96:	90 e0       	ldi	r25, 0x00	; 0
    dc98:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dc9c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dca0:	6a e1       	ldi	r22, 0x1A	; 26
    dca2:	70 e2       	ldi	r23, 0x20	; 32
    dca4:	80 ea       	ldi	r24, 0xA0	; 160
    dca6:	94 e0       	ldi	r25, 0x04	; 4
    dca8:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    dcac:	89 83       	std	Y+1, r24	; 0x01
    dcae:	89 81       	ldd	r24, Y+1	; 0x01
    dcb0:	88 23       	and	r24, r24
    dcb2:	09 f0       	breq	.+2      	; 0xdcb6 <init_twi1_gyro+0x322>
    dcb4:	44 c4       	rjmp	.+2184   	; 0xe53e <init_twi1_gyro+0xbaa>
    dcb6:	8c e0       	ldi	r24, 0x0C	; 12
    dcb8:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dcbc:	8b e0       	ldi	r24, 0x0B	; 11
    dcbe:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dcc2:	81 e0       	ldi	r24, 0x01	; 1
    dcc4:	90 e0       	ldi	r25, 0x00	; 0
    dcc6:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dcca:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dcce:	81 e0       	ldi	r24, 0x01	; 1
    dcd0:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    dcd4:	81 e0       	ldi	r24, 0x01	; 1
    dcd6:	90 e0       	ldi	r25, 0x00	; 0
    dcd8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dcdc:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dce0:	6a e1       	ldi	r22, 0x1A	; 26
    dce2:	70 e2       	ldi	r23, 0x20	; 32
    dce4:	80 ea       	ldi	r24, 0xA0	; 160
    dce6:	94 e0       	ldi	r25, 0x04	; 4
    dce8:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    dcec:	89 83       	std	Y+1, r24	; 0x01
    dcee:	89 81       	ldd	r24, Y+1	; 0x01
    dcf0:	88 23       	and	r24, r24
    dcf2:	09 f0       	breq	.+2      	; 0xdcf6 <init_twi1_gyro+0x362>
    dcf4:	26 c4       	rjmp	.+2124   	; 0xe542 <init_twi1_gyro+0xbae>
    dcf6:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    dcfa:	dc 01       	movw	r26, r24
    dcfc:	cb 01       	movw	r24, r22
    dcfe:	9c 01       	movw	r18, r24
    dd00:	ad 01       	movw	r20, r26
    dd02:	60 e0       	ldi	r22, 0x00	; 0
    dd04:	70 e0       	ldi	r23, 0x00	; 0
    dd06:	cb 01       	movw	r24, r22
    dd08:	82 2e       	mov	r8, r18
    dd0a:	93 2e       	mov	r9, r19
    dd0c:	a4 2e       	mov	r10, r20
    dd0e:	b5 2e       	mov	r11, r21
    dd10:	c6 2e       	mov	r12, r22
    dd12:	d7 2e       	mov	r13, r23
    dd14:	e8 2e       	mov	r14, r24
    dd16:	f9 2e       	mov	r15, r25
    dd18:	28 2d       	mov	r18, r8
    dd1a:	39 2d       	mov	r19, r9
    dd1c:	4a 2d       	mov	r20, r10
    dd1e:	5b 2d       	mov	r21, r11
    dd20:	6c 2d       	mov	r22, r12
    dd22:	7d 2d       	mov	r23, r13
    dd24:	8e 2d       	mov	r24, r14
    dd26:	9f 2d       	mov	r25, r15
    dd28:	01 e0       	ldi	r16, 0x01	; 1
    dd2a:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    dd2e:	2c 8b       	std	Y+20, r18	; 0x14
    dd30:	3d 8b       	std	Y+21, r19	; 0x15
    dd32:	4e 8b       	std	Y+22, r20	; 0x16
    dd34:	5f 8b       	std	Y+23, r21	; 0x17
    dd36:	68 8f       	std	Y+24, r22	; 0x18
    dd38:	79 8f       	std	Y+25, r23	; 0x19
    dd3a:	8a 8f       	std	Y+26, r24	; 0x1a
    dd3c:	9b 8f       	std	Y+27, r25	; 0x1b
    dd3e:	8c 88       	ldd	r8, Y+20	; 0x14
    dd40:	9d 88       	ldd	r9, Y+21	; 0x15
    dd42:	ae 88       	ldd	r10, Y+22	; 0x16
    dd44:	bf 88       	ldd	r11, Y+23	; 0x17
    dd46:	c8 8c       	ldd	r12, Y+24	; 0x18
    dd48:	d9 8c       	ldd	r13, Y+25	; 0x19
    dd4a:	ea 8c       	ldd	r14, Y+26	; 0x1a
    dd4c:	fb 8c       	ldd	r15, Y+27	; 0x1b
    dd4e:	28 2d       	mov	r18, r8
    dd50:	39 2d       	mov	r19, r9
    dd52:	4a 2d       	mov	r20, r10
    dd54:	5b 2d       	mov	r21, r11
    dd56:	6c 2d       	mov	r22, r12
    dd58:	7d 2d       	mov	r23, r13
    dd5a:	8e 2d       	mov	r24, r14
    dd5c:	9f 2d       	mov	r25, r15
    dd5e:	02 e0       	ldi	r16, 0x02	; 2
    dd60:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    dd64:	2c 8f       	std	Y+28, r18	; 0x1c
    dd66:	3d 8f       	std	Y+29, r19	; 0x1d
    dd68:	4e 8f       	std	Y+30, r20	; 0x1e
    dd6a:	5f 8f       	std	Y+31, r21	; 0x1f
    dd6c:	68 a3       	std	Y+32, r22	; 0x20
    dd6e:	79 a3       	std	Y+33, r23	; 0x21
    dd70:	8a a3       	std	Y+34, r24	; 0x22
    dd72:	9b a3       	std	Y+35, r25	; 0x23
    dd74:	28 2d       	mov	r18, r8
    dd76:	39 2d       	mov	r19, r9
    dd78:	4a 2d       	mov	r20, r10
    dd7a:	5b 2d       	mov	r21, r11
    dd7c:	6c 2d       	mov	r22, r12
    dd7e:	7d 2d       	mov	r23, r13
    dd80:	8e 2d       	mov	r24, r14
    dd82:	9f 2d       	mov	r25, r15
    dd84:	ac 8c       	ldd	r10, Y+28	; 0x1c
    dd86:	bd 8c       	ldd	r11, Y+29	; 0x1d
    dd88:	ce 8c       	ldd	r12, Y+30	; 0x1e
    dd8a:	df 8c       	ldd	r13, Y+31	; 0x1f
    dd8c:	e8 a0       	ldd	r14, Y+32	; 0x20
    dd8e:	f9 a0       	ldd	r15, Y+33	; 0x21
    dd90:	0a a1       	ldd	r16, Y+34	; 0x22
    dd92:	1b a1       	ldd	r17, Y+35	; 0x23
    dd94:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    dd98:	22 2e       	mov	r2, r18
    dd9a:	33 2e       	mov	r3, r19
    dd9c:	44 2e       	mov	r4, r20
    dd9e:	55 2e       	mov	r5, r21
    dda0:	66 2e       	mov	r6, r22
    dda2:	77 2e       	mov	r7, r23
    dda4:	88 2e       	mov	r8, r24
    dda6:	99 2e       	mov	r9, r25
    dda8:	0f 2e       	mov	r0, r31
    ddaa:	f6 e0       	ldi	r31, 0x06	; 6
    ddac:	af 2e       	mov	r10, r31
    ddae:	f0 2d       	mov	r31, r0
    ddb0:	b1 2c       	mov	r11, r1
    ddb2:	c1 2c       	mov	r12, r1
    ddb4:	d1 2c       	mov	r13, r1
    ddb6:	e1 2c       	mov	r14, r1
    ddb8:	f1 2c       	mov	r15, r1
    ddba:	00 e0       	ldi	r16, 0x00	; 0
    ddbc:	10 e0       	ldi	r17, 0x00	; 0
    ddbe:	22 2d       	mov	r18, r2
    ddc0:	33 2d       	mov	r19, r3
    ddc2:	44 2d       	mov	r20, r4
    ddc4:	55 2d       	mov	r21, r5
    ddc6:	66 2d       	mov	r22, r6
    ddc8:	77 2d       	mov	r23, r7
    ddca:	88 2d       	mov	r24, r8
    ddcc:	99 2d       	mov	r25, r9
    ddce:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    ddd2:	22 2e       	mov	r2, r18
    ddd4:	33 2e       	mov	r3, r19
    ddd6:	44 2e       	mov	r4, r20
    ddd8:	55 2e       	mov	r5, r21
    ddda:	66 2e       	mov	r6, r22
    dddc:	77 2e       	mov	r7, r23
    ddde:	88 2e       	mov	r8, r24
    dde0:	99 2e       	mov	r9, r25
    dde2:	a2 2c       	mov	r10, r2
    dde4:	b3 2c       	mov	r11, r3
    dde6:	c4 2c       	mov	r12, r4
    dde8:	d5 2c       	mov	r13, r5
    ddea:	e6 2c       	mov	r14, r6
    ddec:	f7 2c       	mov	r15, r7
    ddee:	08 2d       	mov	r16, r8
    ddf0:	19 2d       	mov	r17, r9
    ddf2:	2a 2d       	mov	r18, r10
    ddf4:	3b 2d       	mov	r19, r11
    ddf6:	4c 2d       	mov	r20, r12
    ddf8:	5d 2d       	mov	r21, r13
    ddfa:	6e 2d       	mov	r22, r14
    ddfc:	7f 2d       	mov	r23, r15
    ddfe:	80 2f       	mov	r24, r16
    de00:	91 2f       	mov	r25, r17
    de02:	29 51       	subi	r18, 0x19	; 25
    de04:	3c 4f       	sbci	r19, 0xFC	; 252
    de06:	4f 4f       	sbci	r20, 0xFF	; 255
    de08:	5f 4f       	sbci	r21, 0xFF	; 255
    de0a:	6f 4f       	sbci	r22, 0xFF	; 255
    de0c:	7f 4f       	sbci	r23, 0xFF	; 255
    de0e:	8f 4f       	sbci	r24, 0xFF	; 255
    de10:	9f 4f       	sbci	r25, 0xFF	; 255
    de12:	a2 2e       	mov	r10, r18
    de14:	b3 2e       	mov	r11, r19
    de16:	c4 2e       	mov	r12, r20
    de18:	d5 2e       	mov	r13, r21
    de1a:	e6 2e       	mov	r14, r22
    de1c:	f7 2e       	mov	r15, r23
    de1e:	08 2f       	mov	r16, r24
    de20:	19 2f       	mov	r17, r25
    de22:	2a 2d       	mov	r18, r10
    de24:	3b 2d       	mov	r19, r11
    de26:	4c 2d       	mov	r20, r12
    de28:	5d 2d       	mov	r21, r13
    de2a:	6e 2d       	mov	r22, r14
    de2c:	7f 2d       	mov	r23, r15
    de2e:	80 2f       	mov	r24, r16
    de30:	91 2f       	mov	r25, r17
    de32:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    de36:	dc 01       	movw	r26, r24
    de38:	cb 01       	movw	r24, r22
    de3a:	20 e0       	ldi	r18, 0x00	; 0
    de3c:	30 e0       	ldi	r19, 0x00	; 0
    de3e:	4a e7       	ldi	r20, 0x7A	; 122
    de40:	54 e4       	ldi	r21, 0x44	; 68
    de42:	bc 01       	movw	r22, r24
    de44:	cd 01       	movw	r24, r26
    de46:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    de4a:	dc 01       	movw	r26, r24
    de4c:	cb 01       	movw	r24, r22
    de4e:	bc 01       	movw	r22, r24
    de50:	cd 01       	movw	r24, r26
    de52:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    de56:	a2 2e       	mov	r10, r18
    de58:	b3 2e       	mov	r11, r19
    de5a:	c4 2e       	mov	r12, r20
    de5c:	d5 2e       	mov	r13, r21
    de5e:	e6 2e       	mov	r14, r22
    de60:	f7 2e       	mov	r15, r23
    de62:	08 2f       	mov	r16, r24
    de64:	19 2f       	mov	r17, r25
    de66:	d6 01       	movw	r26, r12
    de68:	c5 01       	movw	r24, r10
    de6a:	bc 01       	movw	r22, r24
    de6c:	cd 01       	movw	r24, r26
    de6e:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    de72:	8c e0       	ldi	r24, 0x0C	; 12
    de74:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    de78:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    de7c:	81 e0       	ldi	r24, 0x01	; 1
    de7e:	90 e0       	ldi	r25, 0x00	; 0
    de80:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    de84:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    de88:	81 e0       	ldi	r24, 0x01	; 1
    de8a:	90 e0       	ldi	r25, 0x00	; 0
    de8c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    de90:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    de94:	6a e1       	ldi	r22, 0x1A	; 26
    de96:	70 e2       	ldi	r23, 0x20	; 32
    de98:	80 ea       	ldi	r24, 0xA0	; 160
    de9a:	94 e0       	ldi	r25, 0x04	; 4
    de9c:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    dea0:	89 83       	std	Y+1, r24	; 0x01
    dea2:	89 81       	ldd	r24, Y+1	; 0x01
    dea4:	88 23       	and	r24, r24
    dea6:	09 f0       	breq	.+2      	; 0xdeaa <init_twi1_gyro+0x516>
    dea8:	4e c3       	rjmp	.+1692   	; 0xe546 <init_twi1_gyro+0xbb2>
    deaa:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    deae:	80 93 c3 28 	sts	0x28C3, r24	; 0x8028c3 <g_twi1_gyro_2_version>
    deb2:	80 91 c3 28 	lds	r24, 0x28C3	; 0x8028c3 <g_twi1_gyro_2_version>
    deb6:	28 2f       	mov	r18, r24
    deb8:	30 e0       	ldi	r19, 0x00	; 0
    deba:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <g_twi1_gyro_1_version>
    debe:	88 2f       	mov	r24, r24
    dec0:	90 e0       	ldi	r25, 0x00	; 0
    dec2:	43 2f       	mov	r20, r19
    dec4:	4f 93       	push	r20
    dec6:	2f 93       	push	r18
    dec8:	29 2f       	mov	r18, r25
    deca:	2f 93       	push	r18
    decc:	8f 93       	push	r24
    dece:	8f e5       	ldi	r24, 0x5F	; 95
    ded0:	98 e3       	ldi	r25, 0x38	; 56
    ded2:	89 2f       	mov	r24, r25
    ded4:	8f 93       	push	r24
    ded6:	8f e5       	ldi	r24, 0x5F	; 95
    ded8:	98 e3       	ldi	r25, 0x38	; 56
    deda:	8f 93       	push	r24
    dedc:	1f 92       	push	r1
    dede:	80 e8       	ldi	r24, 0x80	; 128
    dee0:	8f 93       	push	r24
    dee2:	80 e3       	ldi	r24, 0x30	; 48
    dee4:	9b e2       	ldi	r25, 0x2B	; 43
    dee6:	89 2f       	mov	r24, r25
    dee8:	8f 93       	push	r24
    deea:	80 e3       	ldi	r24, 0x30	; 48
    deec:	9b e2       	ldi	r25, 0x2B	; 43
    deee:	8f 93       	push	r24
    def0:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    def4:	2d b7       	in	r18, 0x3d	; 61
    def6:	3e b7       	in	r19, 0x3e	; 62
    def8:	26 5f       	subi	r18, 0xF6	; 246
    defa:	3f 4f       	sbci	r19, 0xFF	; 255
    defc:	cd bf       	out	0x3d, r28	; 61
    defe:	de bf       	out	0x3e, r29	; 62
    df00:	8a 83       	std	Y+2, r24	; 0x02
    df02:	9b 83       	std	Y+3, r25	; 0x03
    df04:	8a 81       	ldd	r24, Y+2	; 0x02
    df06:	9b 81       	ldd	r25, Y+3	; 0x03
    df08:	81 38       	cpi	r24, 0x81	; 129
    df0a:	91 05       	cpc	r25, r1
    df0c:	10 f0       	brcs	.+4      	; 0xdf12 <init_twi1_gyro+0x57e>
    df0e:	80 e8       	ldi	r24, 0x80	; 128
    df10:	90 e0       	ldi	r25, 0x00	; 0
    df12:	40 e0       	ldi	r20, 0x00	; 0
    df14:	68 2f       	mov	r22, r24
    df16:	80 e3       	ldi	r24, 0x30	; 48
    df18:	9b e2       	ldi	r25, 0x2B	; 43
    df1a:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    df1e:	8c e0       	ldi	r24, 0x0C	; 12
    df20:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    df24:	8a e0       	ldi	r24, 0x0A	; 10
    df26:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    df2a:	81 e0       	ldi	r24, 0x01	; 1
    df2c:	90 e0       	ldi	r25, 0x00	; 0
    df2e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    df32:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    df36:	8f e1       	ldi	r24, 0x1F	; 31
    df38:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    df3c:	81 e0       	ldi	r24, 0x01	; 1
    df3e:	90 e0       	ldi	r25, 0x00	; 0
    df40:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    df44:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    df48:	6a e1       	ldi	r22, 0x1A	; 26
    df4a:	70 e2       	ldi	r23, 0x20	; 32
    df4c:	80 ea       	ldi	r24, 0xA0	; 160
    df4e:	94 e0       	ldi	r25, 0x04	; 4
    df50:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    df54:	89 83       	std	Y+1, r24	; 0x01
    df56:	89 81       	ldd	r24, Y+1	; 0x01
    df58:	88 23       	and	r24, r24
    df5a:	09 f0       	breq	.+2      	; 0xdf5e <init_twi1_gyro+0x5ca>
    df5c:	f6 c2       	rjmp	.+1516   	; 0xe54a <init_twi1_gyro+0xbb6>
    df5e:	8c e0       	ldi	r24, 0x0C	; 12
    df60:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    df64:	80 e1       	ldi	r24, 0x10	; 16
    df66:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    df6a:	81 e0       	ldi	r24, 0x01	; 1
    df6c:	90 e0       	ldi	r25, 0x00	; 0
    df6e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    df72:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    df76:	83 e0       	ldi	r24, 0x03	; 3
    df78:	90 e0       	ldi	r25, 0x00	; 0
    df7a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    df7e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    df82:	6a e1       	ldi	r22, 0x1A	; 26
    df84:	70 e2       	ldi	r23, 0x20	; 32
    df86:	80 ea       	ldi	r24, 0xA0	; 160
    df88:	94 e0       	ldi	r25, 0x04	; 4
    df8a:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    df8e:	89 83       	std	Y+1, r24	; 0x01
    df90:	89 81       	ldd	r24, Y+1	; 0x01
    df92:	88 23       	and	r24, r24
    df94:	09 f0       	breq	.+2      	; 0xdf98 <init_twi1_gyro+0x604>
    df96:	db c2       	rjmp	.+1462   	; 0xe54e <init_twi1_gyro+0xbba>
    df98:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    df9c:	80 93 c4 28 	sts	0x28C4, r24	; 0x8028c4 <g_twi1_gyro_2_asax>
    dfa0:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    dfa4:	80 93 c5 28 	sts	0x28C5, r24	; 0x8028c5 <g_twi1_gyro_2_asay>
    dfa8:	80 91 b2 2b 	lds	r24, 0x2BB2	; 0x802bb2 <g_twi1_m_data+0x2>
    dfac:	80 93 c6 28 	sts	0x28C6, r24	; 0x8028c6 <g_twi1_gyro_2_asaz>
    dfb0:	8c e0       	ldi	r24, 0x0C	; 12
    dfb2:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dfb6:	8a e0       	ldi	r24, 0x0A	; 10
    dfb8:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dfbc:	81 e0       	ldi	r24, 0x01	; 1
    dfbe:	90 e0       	ldi	r25, 0x00	; 0
    dfc0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dfc4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dfc8:	80 e1       	ldi	r24, 0x10	; 16
    dfca:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    dfce:	81 e0       	ldi	r24, 0x01	; 1
    dfd0:	90 e0       	ldi	r25, 0x00	; 0
    dfd2:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dfd6:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dfda:	6a e1       	ldi	r22, 0x1A	; 26
    dfdc:	70 e2       	ldi	r23, 0x20	; 32
    dfde:	80 ea       	ldi	r24, 0xA0	; 160
    dfe0:	94 e0       	ldi	r25, 0x04	; 4
    dfe2:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    dfe6:	89 83       	std	Y+1, r24	; 0x01
    dfe8:	89 81       	ldd	r24, Y+1	; 0x01
    dfea:	88 23       	and	r24, r24
    dfec:	09 f0       	breq	.+2      	; 0xdff0 <init_twi1_gyro+0x65c>
    dfee:	b1 c2       	rjmp	.+1378   	; 0xe552 <init_twi1_gyro+0xbbe>
    dff0:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    dff4:	dc 01       	movw	r26, r24
    dff6:	cb 01       	movw	r24, r22
    dff8:	9c 01       	movw	r18, r24
    dffa:	ad 01       	movw	r20, r26
    dffc:	60 e0       	ldi	r22, 0x00	; 0
    dffe:	70 e0       	ldi	r23, 0x00	; 0
    e000:	cb 01       	movw	r24, r22
    e002:	82 2e       	mov	r8, r18
    e004:	93 2e       	mov	r9, r19
    e006:	a4 2e       	mov	r10, r20
    e008:	b5 2e       	mov	r11, r21
    e00a:	c6 2e       	mov	r12, r22
    e00c:	d7 2e       	mov	r13, r23
    e00e:	e8 2e       	mov	r14, r24
    e010:	f9 2e       	mov	r15, r25
    e012:	28 2d       	mov	r18, r8
    e014:	39 2d       	mov	r19, r9
    e016:	4a 2d       	mov	r20, r10
    e018:	5b 2d       	mov	r21, r11
    e01a:	6c 2d       	mov	r22, r12
    e01c:	7d 2d       	mov	r23, r13
    e01e:	8e 2d       	mov	r24, r14
    e020:	9f 2d       	mov	r25, r15
    e022:	01 e0       	ldi	r16, 0x01	; 1
    e024:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    e028:	2c a3       	std	Y+36, r18	; 0x24
    e02a:	3d a3       	std	Y+37, r19	; 0x25
    e02c:	4e a3       	std	Y+38, r20	; 0x26
    e02e:	5f a3       	std	Y+39, r21	; 0x27
    e030:	68 a7       	std	Y+40, r22	; 0x28
    e032:	79 a7       	std	Y+41, r23	; 0x29
    e034:	8a a7       	std	Y+42, r24	; 0x2a
    e036:	9b a7       	std	Y+43, r25	; 0x2b
    e038:	8c a0       	ldd	r8, Y+36	; 0x24
    e03a:	9d a0       	ldd	r9, Y+37	; 0x25
    e03c:	ae a0       	ldd	r10, Y+38	; 0x26
    e03e:	bf a0       	ldd	r11, Y+39	; 0x27
    e040:	c8 a4       	ldd	r12, Y+40	; 0x28
    e042:	d9 a4       	ldd	r13, Y+41	; 0x29
    e044:	ea a4       	ldd	r14, Y+42	; 0x2a
    e046:	fb a4       	ldd	r15, Y+43	; 0x2b
    e048:	28 2d       	mov	r18, r8
    e04a:	39 2d       	mov	r19, r9
    e04c:	4a 2d       	mov	r20, r10
    e04e:	5b 2d       	mov	r21, r11
    e050:	6c 2d       	mov	r22, r12
    e052:	7d 2d       	mov	r23, r13
    e054:	8e 2d       	mov	r24, r14
    e056:	9f 2d       	mov	r25, r15
    e058:	02 e0       	ldi	r16, 0x02	; 2
    e05a:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    e05e:	2c a7       	std	Y+44, r18	; 0x2c
    e060:	3d a7       	std	Y+45, r19	; 0x2d
    e062:	4e a7       	std	Y+46, r20	; 0x2e
    e064:	5f a7       	std	Y+47, r21	; 0x2f
    e066:	68 ab       	std	Y+48, r22	; 0x30
    e068:	79 ab       	std	Y+49, r23	; 0x31
    e06a:	8a ab       	std	Y+50, r24	; 0x32
    e06c:	9b ab       	std	Y+51, r25	; 0x33
    e06e:	28 2d       	mov	r18, r8
    e070:	39 2d       	mov	r19, r9
    e072:	4a 2d       	mov	r20, r10
    e074:	5b 2d       	mov	r21, r11
    e076:	6c 2d       	mov	r22, r12
    e078:	7d 2d       	mov	r23, r13
    e07a:	8e 2d       	mov	r24, r14
    e07c:	9f 2d       	mov	r25, r15
    e07e:	ac a4       	ldd	r10, Y+44	; 0x2c
    e080:	bd a4       	ldd	r11, Y+45	; 0x2d
    e082:	ce a4       	ldd	r12, Y+46	; 0x2e
    e084:	df a4       	ldd	r13, Y+47	; 0x2f
    e086:	e8 a8       	ldd	r14, Y+48	; 0x30
    e088:	f9 a8       	ldd	r15, Y+49	; 0x31
    e08a:	0a a9       	ldd	r16, Y+50	; 0x32
    e08c:	1b a9       	ldd	r17, Y+51	; 0x33
    e08e:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    e092:	22 2e       	mov	r2, r18
    e094:	33 2e       	mov	r3, r19
    e096:	44 2e       	mov	r4, r20
    e098:	55 2e       	mov	r5, r21
    e09a:	66 2e       	mov	r6, r22
    e09c:	77 2e       	mov	r7, r23
    e09e:	88 2e       	mov	r8, r24
    e0a0:	99 2e       	mov	r9, r25
    e0a2:	0f 2e       	mov	r0, r31
    e0a4:	f6 e0       	ldi	r31, 0x06	; 6
    e0a6:	af 2e       	mov	r10, r31
    e0a8:	f0 2d       	mov	r31, r0
    e0aa:	b1 2c       	mov	r11, r1
    e0ac:	c1 2c       	mov	r12, r1
    e0ae:	d1 2c       	mov	r13, r1
    e0b0:	e1 2c       	mov	r14, r1
    e0b2:	f1 2c       	mov	r15, r1
    e0b4:	00 e0       	ldi	r16, 0x00	; 0
    e0b6:	10 e0       	ldi	r17, 0x00	; 0
    e0b8:	22 2d       	mov	r18, r2
    e0ba:	33 2d       	mov	r19, r3
    e0bc:	44 2d       	mov	r20, r4
    e0be:	55 2d       	mov	r21, r5
    e0c0:	66 2d       	mov	r22, r6
    e0c2:	77 2d       	mov	r23, r7
    e0c4:	88 2d       	mov	r24, r8
    e0c6:	99 2d       	mov	r25, r9
    e0c8:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    e0cc:	22 2e       	mov	r2, r18
    e0ce:	33 2e       	mov	r3, r19
    e0d0:	44 2e       	mov	r4, r20
    e0d2:	55 2e       	mov	r5, r21
    e0d4:	66 2e       	mov	r6, r22
    e0d6:	77 2e       	mov	r7, r23
    e0d8:	88 2e       	mov	r8, r24
    e0da:	99 2e       	mov	r9, r25
    e0dc:	a2 2c       	mov	r10, r2
    e0de:	b3 2c       	mov	r11, r3
    e0e0:	c4 2c       	mov	r12, r4
    e0e2:	d5 2c       	mov	r13, r5
    e0e4:	e6 2c       	mov	r14, r6
    e0e6:	f7 2c       	mov	r15, r7
    e0e8:	08 2d       	mov	r16, r8
    e0ea:	19 2d       	mov	r17, r9
    e0ec:	2a 2d       	mov	r18, r10
    e0ee:	3b 2d       	mov	r19, r11
    e0f0:	4c 2d       	mov	r20, r12
    e0f2:	5d 2d       	mov	r21, r13
    e0f4:	6e 2d       	mov	r22, r14
    e0f6:	7f 2d       	mov	r23, r15
    e0f8:	80 2f       	mov	r24, r16
    e0fa:	91 2f       	mov	r25, r17
    e0fc:	29 51       	subi	r18, 0x19	; 25
    e0fe:	3c 4f       	sbci	r19, 0xFC	; 252
    e100:	4f 4f       	sbci	r20, 0xFF	; 255
    e102:	5f 4f       	sbci	r21, 0xFF	; 255
    e104:	6f 4f       	sbci	r22, 0xFF	; 255
    e106:	7f 4f       	sbci	r23, 0xFF	; 255
    e108:	8f 4f       	sbci	r24, 0xFF	; 255
    e10a:	9f 4f       	sbci	r25, 0xFF	; 255
    e10c:	a2 2e       	mov	r10, r18
    e10e:	b3 2e       	mov	r11, r19
    e110:	c4 2e       	mov	r12, r20
    e112:	d5 2e       	mov	r13, r21
    e114:	e6 2e       	mov	r14, r22
    e116:	f7 2e       	mov	r15, r23
    e118:	08 2f       	mov	r16, r24
    e11a:	19 2f       	mov	r17, r25
    e11c:	2a 2d       	mov	r18, r10
    e11e:	3b 2d       	mov	r19, r11
    e120:	4c 2d       	mov	r20, r12
    e122:	5d 2d       	mov	r21, r13
    e124:	6e 2d       	mov	r22, r14
    e126:	7f 2d       	mov	r23, r15
    e128:	80 2f       	mov	r24, r16
    e12a:	91 2f       	mov	r25, r17
    e12c:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    e130:	dc 01       	movw	r26, r24
    e132:	cb 01       	movw	r24, r22
    e134:	20 e0       	ldi	r18, 0x00	; 0
    e136:	30 e0       	ldi	r19, 0x00	; 0
    e138:	4a e7       	ldi	r20, 0x7A	; 122
    e13a:	54 e4       	ldi	r21, 0x44	; 68
    e13c:	bc 01       	movw	r22, r24
    e13e:	cd 01       	movw	r24, r26
    e140:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    e144:	dc 01       	movw	r26, r24
    e146:	cb 01       	movw	r24, r22
    e148:	bc 01       	movw	r22, r24
    e14a:	cd 01       	movw	r24, r26
    e14c:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    e150:	a2 2e       	mov	r10, r18
    e152:	b3 2e       	mov	r11, r19
    e154:	c4 2e       	mov	r12, r20
    e156:	d5 2e       	mov	r13, r21
    e158:	e6 2e       	mov	r14, r22
    e15a:	f7 2e       	mov	r15, r23
    e15c:	08 2f       	mov	r16, r24
    e15e:	19 2f       	mov	r17, r25
    e160:	d6 01       	movw	r26, r12
    e162:	c5 01       	movw	r24, r10
    e164:	bc 01       	movw	r22, r24
    e166:	cd 01       	movw	r24, r26
    e168:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    e16c:	8c e0       	ldi	r24, 0x0C	; 12
    e16e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e172:	8a e0       	ldi	r24, 0x0A	; 10
    e174:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e178:	81 e0       	ldi	r24, 0x01	; 1
    e17a:	90 e0       	ldi	r25, 0x00	; 0
    e17c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e180:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e184:	82 e1       	ldi	r24, 0x12	; 18
    e186:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    e18a:	81 e0       	ldi	r24, 0x01	; 1
    e18c:	90 e0       	ldi	r25, 0x00	; 0
    e18e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e192:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e196:	6a e1       	ldi	r22, 0x1A	; 26
    e198:	70 e2       	ldi	r23, 0x20	; 32
    e19a:	80 ea       	ldi	r24, 0xA0	; 160
    e19c:	94 e0       	ldi	r25, 0x04	; 4
    e19e:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    e1a2:	89 83       	std	Y+1, r24	; 0x01
    e1a4:	89 81       	ldd	r24, Y+1	; 0x01
    e1a6:	88 23       	and	r24, r24
    e1a8:	09 f0       	breq	.+2      	; 0xe1ac <init_twi1_gyro+0x818>
    e1aa:	d5 c1       	rjmp	.+938    	; 0xe556 <init_twi1_gyro+0xbc2>
    e1ac:	2c db       	rcall	.-2472   	; 0xd806 <twi1_gyro_gyro_offset_set>
    e1ae:	89 83       	std	Y+1, r24	; 0x01
    e1b0:	89 81       	ldd	r24, Y+1	; 0x01
    e1b2:	88 23       	and	r24, r24
    e1b4:	09 f0       	breq	.+2      	; 0xe1b8 <init_twi1_gyro+0x824>
    e1b6:	d1 c1       	rjmp	.+930    	; 0xe55a <init_twi1_gyro+0xbc6>
    e1b8:	72 db       	rcall	.-2332   	; 0xd89e <twi1_gyro_accel_offset_set>
    e1ba:	89 83       	std	Y+1, r24	; 0x01
    e1bc:	89 81       	ldd	r24, Y+1	; 0x01
    e1be:	88 23       	and	r24, r24
    e1c0:	09 f0       	breq	.+2      	; 0xe1c4 <init_twi1_gyro+0x830>
    e1c2:	cd c1       	rjmp	.+922    	; 0xe55e <init_twi1_gyro+0xbca>
    e1c4:	88 e6       	ldi	r24, 0x68	; 104
    e1c6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e1ca:	89 e1       	ldi	r24, 0x19	; 25
    e1cc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e1d0:	81 e0       	ldi	r24, 0x01	; 1
    e1d2:	90 e0       	ldi	r25, 0x00	; 0
    e1d4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e1d8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e1dc:	83 e6       	ldi	r24, 0x63	; 99
    e1de:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    e1e2:	81 e0       	ldi	r24, 0x01	; 1
    e1e4:	90 e0       	ldi	r25, 0x00	; 0
    e1e6:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e1ea:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e1ee:	6a e1       	ldi	r22, 0x1A	; 26
    e1f0:	70 e2       	ldi	r23, 0x20	; 32
    e1f2:	80 ea       	ldi	r24, 0xA0	; 160
    e1f4:	94 e0       	ldi	r25, 0x04	; 4
    e1f6:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    e1fa:	89 83       	std	Y+1, r24	; 0x01
    e1fc:	89 81       	ldd	r24, Y+1	; 0x01
    e1fe:	88 23       	and	r24, r24
    e200:	09 f0       	breq	.+2      	; 0xe204 <init_twi1_gyro+0x870>
    e202:	af c1       	rjmp	.+862    	; 0xe562 <init_twi1_gyro+0xbce>
    e204:	88 e6       	ldi	r24, 0x68	; 104
    e206:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e20a:	8a e1       	ldi	r24, 0x1A	; 26
    e20c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e210:	81 e0       	ldi	r24, 0x01	; 1
    e212:	90 e0       	ldi	r25, 0x00	; 0
    e214:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e218:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e21c:	86 e0       	ldi	r24, 0x06	; 6
    e21e:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    e222:	81 e0       	ldi	r24, 0x01	; 1
    e224:	90 e0       	ldi	r25, 0x00	; 0
    e226:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e22a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e22e:	6a e1       	ldi	r22, 0x1A	; 26
    e230:	70 e2       	ldi	r23, 0x20	; 32
    e232:	80 ea       	ldi	r24, 0xA0	; 160
    e234:	94 e0       	ldi	r25, 0x04	; 4
    e236:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    e23a:	89 83       	std	Y+1, r24	; 0x01
    e23c:	89 81       	ldd	r24, Y+1	; 0x01
    e23e:	88 23       	and	r24, r24
    e240:	09 f0       	breq	.+2      	; 0xe244 <init_twi1_gyro+0x8b0>
    e242:	91 c1       	rjmp	.+802    	; 0xe566 <init_twi1_gyro+0xbd2>
    e244:	88 e6       	ldi	r24, 0x68	; 104
    e246:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e24a:	8d e1       	ldi	r24, 0x1D	; 29
    e24c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e250:	81 e0       	ldi	r24, 0x01	; 1
    e252:	90 e0       	ldi	r25, 0x00	; 0
    e254:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e258:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e25c:	86 e0       	ldi	r24, 0x06	; 6
    e25e:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    e262:	81 e0       	ldi	r24, 0x01	; 1
    e264:	90 e0       	ldi	r25, 0x00	; 0
    e266:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e26a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e26e:	6a e1       	ldi	r22, 0x1A	; 26
    e270:	70 e2       	ldi	r23, 0x20	; 32
    e272:	80 ea       	ldi	r24, 0xA0	; 160
    e274:	94 e0       	ldi	r25, 0x04	; 4
    e276:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    e27a:	89 83       	std	Y+1, r24	; 0x01
    e27c:	89 81       	ldd	r24, Y+1	; 0x01
    e27e:	88 23       	and	r24, r24
    e280:	09 f0       	breq	.+2      	; 0xe284 <init_twi1_gyro+0x8f0>
    e282:	73 c1       	rjmp	.+742    	; 0xe56a <init_twi1_gyro+0xbd6>
    e284:	88 e6       	ldi	r24, 0x68	; 104
    e286:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e28a:	8f e1       	ldi	r24, 0x1F	; 31
    e28c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e290:	81 e0       	ldi	r24, 0x01	; 1
    e292:	90 e0       	ldi	r25, 0x00	; 0
    e294:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e298:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e29c:	89 e1       	ldi	r24, 0x19	; 25
    e29e:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    e2a2:	81 e0       	ldi	r24, 0x01	; 1
    e2a4:	90 e0       	ldi	r25, 0x00	; 0
    e2a6:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e2aa:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e2ae:	6a e1       	ldi	r22, 0x1A	; 26
    e2b0:	70 e2       	ldi	r23, 0x20	; 32
    e2b2:	80 ea       	ldi	r24, 0xA0	; 160
    e2b4:	94 e0       	ldi	r25, 0x04	; 4
    e2b6:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    e2ba:	89 83       	std	Y+1, r24	; 0x01
    e2bc:	89 81       	ldd	r24, Y+1	; 0x01
    e2be:	88 23       	and	r24, r24
    e2c0:	09 f0       	breq	.+2      	; 0xe2c4 <init_twi1_gyro+0x930>
    e2c2:	55 c1       	rjmp	.+682    	; 0xe56e <init_twi1_gyro+0xbda>
    e2c4:	88 e6       	ldi	r24, 0x68	; 104
    e2c6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e2ca:	8a e6       	ldi	r24, 0x6A	; 106
    e2cc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e2d0:	81 e0       	ldi	r24, 0x01	; 1
    e2d2:	90 e0       	ldi	r25, 0x00	; 0
    e2d4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e2d8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e2dc:	81 e0       	ldi	r24, 0x01	; 1
    e2de:	80 93 b0 2b 	sts	0x2BB0, r24	; 0x802bb0 <g_twi1_m_data>
    e2e2:	81 e0       	ldi	r24, 0x01	; 1
    e2e4:	90 e0       	ldi	r25, 0x00	; 0
    e2e6:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e2ea:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e2ee:	6a e1       	ldi	r22, 0x1A	; 26
    e2f0:	70 e2       	ldi	r23, 0x20	; 32
    e2f2:	80 ea       	ldi	r24, 0xA0	; 160
    e2f4:	94 e0       	ldi	r25, 0x04	; 4
    e2f6:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    e2fa:	89 83       	std	Y+1, r24	; 0x01
    e2fc:	89 81       	ldd	r24, Y+1	; 0x01
    e2fe:	88 23       	and	r24, r24
    e300:	09 f0       	breq	.+2      	; 0xe304 <init_twi1_gyro+0x970>
    e302:	37 c1       	rjmp	.+622    	; 0xe572 <init_twi1_gyro+0xbde>
    e304:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    e308:	dc 01       	movw	r26, r24
    e30a:	cb 01       	movw	r24, r22
    e30c:	9c 01       	movw	r18, r24
    e30e:	ad 01       	movw	r20, r26
    e310:	60 e0       	ldi	r22, 0x00	; 0
    e312:	70 e0       	ldi	r23, 0x00	; 0
    e314:	cb 01       	movw	r24, r22
    e316:	82 2e       	mov	r8, r18
    e318:	93 2e       	mov	r9, r19
    e31a:	a4 2e       	mov	r10, r20
    e31c:	b5 2e       	mov	r11, r21
    e31e:	c6 2e       	mov	r12, r22
    e320:	d7 2e       	mov	r13, r23
    e322:	e8 2e       	mov	r14, r24
    e324:	f9 2e       	mov	r15, r25
    e326:	28 2d       	mov	r18, r8
    e328:	39 2d       	mov	r19, r9
    e32a:	4a 2d       	mov	r20, r10
    e32c:	5b 2d       	mov	r21, r11
    e32e:	6c 2d       	mov	r22, r12
    e330:	7d 2d       	mov	r23, r13
    e332:	8e 2d       	mov	r24, r14
    e334:	9f 2d       	mov	r25, r15
    e336:	01 e0       	ldi	r16, 0x01	; 1
    e338:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    e33c:	2c ab       	std	Y+52, r18	; 0x34
    e33e:	3d ab       	std	Y+53, r19	; 0x35
    e340:	4e ab       	std	Y+54, r20	; 0x36
    e342:	5f ab       	std	Y+55, r21	; 0x37
    e344:	68 af       	std	Y+56, r22	; 0x38
    e346:	79 af       	std	Y+57, r23	; 0x39
    e348:	8a af       	std	Y+58, r24	; 0x3a
    e34a:	9b af       	std	Y+59, r25	; 0x3b
    e34c:	8c a8       	ldd	r8, Y+52	; 0x34
    e34e:	9d a8       	ldd	r9, Y+53	; 0x35
    e350:	ae a8       	ldd	r10, Y+54	; 0x36
    e352:	bf a8       	ldd	r11, Y+55	; 0x37
    e354:	c8 ac       	ldd	r12, Y+56	; 0x38
    e356:	d9 ac       	ldd	r13, Y+57	; 0x39
    e358:	ea ac       	ldd	r14, Y+58	; 0x3a
    e35a:	fb ac       	ldd	r15, Y+59	; 0x3b
    e35c:	28 2d       	mov	r18, r8
    e35e:	39 2d       	mov	r19, r9
    e360:	4a 2d       	mov	r20, r10
    e362:	5b 2d       	mov	r21, r11
    e364:	6c 2d       	mov	r22, r12
    e366:	7d 2d       	mov	r23, r13
    e368:	8e 2d       	mov	r24, r14
    e36a:	9f 2d       	mov	r25, r15
    e36c:	02 e0       	ldi	r16, 0x02	; 2
    e36e:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    e372:	2c af       	std	Y+60, r18	; 0x3c
    e374:	3d af       	std	Y+61, r19	; 0x3d
    e376:	4e af       	std	Y+62, r20	; 0x3e
    e378:	5f af       	std	Y+63, r21	; 0x3f
    e37a:	21 96       	adiw	r28, 0x01	; 1
    e37c:	6f af       	std	Y+63, r22	; 0x3f
    e37e:	21 97       	sbiw	r28, 0x01	; 1
    e380:	22 96       	adiw	r28, 0x02	; 2
    e382:	7f af       	std	Y+63, r23	; 0x3f
    e384:	22 97       	sbiw	r28, 0x02	; 2
    e386:	23 96       	adiw	r28, 0x03	; 3
    e388:	8f af       	std	Y+63, r24	; 0x3f
    e38a:	23 97       	sbiw	r28, 0x03	; 3
    e38c:	24 96       	adiw	r28, 0x04	; 4
    e38e:	9f af       	std	Y+63, r25	; 0x3f
    e390:	24 97       	sbiw	r28, 0x04	; 4
    e392:	28 2d       	mov	r18, r8
    e394:	39 2d       	mov	r19, r9
    e396:	4a 2d       	mov	r20, r10
    e398:	5b 2d       	mov	r21, r11
    e39a:	6c 2d       	mov	r22, r12
    e39c:	7d 2d       	mov	r23, r13
    e39e:	8e 2d       	mov	r24, r14
    e3a0:	9f 2d       	mov	r25, r15
    e3a2:	ac ac       	ldd	r10, Y+60	; 0x3c
    e3a4:	bd ac       	ldd	r11, Y+61	; 0x3d
    e3a6:	ce ac       	ldd	r12, Y+62	; 0x3e
    e3a8:	df ac       	ldd	r13, Y+63	; 0x3f
    e3aa:	21 96       	adiw	r28, 0x01	; 1
    e3ac:	ef ac       	ldd	r14, Y+63	; 0x3f
    e3ae:	21 97       	sbiw	r28, 0x01	; 1
    e3b0:	22 96       	adiw	r28, 0x02	; 2
    e3b2:	ff ac       	ldd	r15, Y+63	; 0x3f
    e3b4:	22 97       	sbiw	r28, 0x02	; 2
    e3b6:	23 96       	adiw	r28, 0x03	; 3
    e3b8:	0f ad       	ldd	r16, Y+63	; 0x3f
    e3ba:	23 97       	sbiw	r28, 0x03	; 3
    e3bc:	24 96       	adiw	r28, 0x04	; 4
    e3be:	1f ad       	ldd	r17, Y+63	; 0x3f
    e3c0:	24 97       	sbiw	r28, 0x04	; 4
    e3c2:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    e3c6:	22 2e       	mov	r2, r18
    e3c8:	33 2e       	mov	r3, r19
    e3ca:	44 2e       	mov	r4, r20
    e3cc:	55 2e       	mov	r5, r21
    e3ce:	66 2e       	mov	r6, r22
    e3d0:	77 2e       	mov	r7, r23
    e3d2:	88 2e       	mov	r8, r24
    e3d4:	99 2e       	mov	r9, r25
    e3d6:	0f 2e       	mov	r0, r31
    e3d8:	f6 e0       	ldi	r31, 0x06	; 6
    e3da:	af 2e       	mov	r10, r31
    e3dc:	f0 2d       	mov	r31, r0
    e3de:	b1 2c       	mov	r11, r1
    e3e0:	c1 2c       	mov	r12, r1
    e3e2:	d1 2c       	mov	r13, r1
    e3e4:	e1 2c       	mov	r14, r1
    e3e6:	f1 2c       	mov	r15, r1
    e3e8:	00 e0       	ldi	r16, 0x00	; 0
    e3ea:	10 e0       	ldi	r17, 0x00	; 0
    e3ec:	22 2d       	mov	r18, r2
    e3ee:	33 2d       	mov	r19, r3
    e3f0:	44 2d       	mov	r20, r4
    e3f2:	55 2d       	mov	r21, r5
    e3f4:	66 2d       	mov	r22, r6
    e3f6:	77 2d       	mov	r23, r7
    e3f8:	88 2d       	mov	r24, r8
    e3fa:	99 2d       	mov	r25, r9
    e3fc:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    e400:	22 2e       	mov	r2, r18
    e402:	33 2e       	mov	r3, r19
    e404:	44 2e       	mov	r4, r20
    e406:	55 2e       	mov	r5, r21
    e408:	66 2e       	mov	r6, r22
    e40a:	77 2e       	mov	r7, r23
    e40c:	88 2e       	mov	r8, r24
    e40e:	99 2e       	mov	r9, r25
    e410:	a2 2c       	mov	r10, r2
    e412:	b3 2c       	mov	r11, r3
    e414:	c4 2c       	mov	r12, r4
    e416:	d5 2c       	mov	r13, r5
    e418:	e6 2c       	mov	r14, r6
    e41a:	f7 2c       	mov	r15, r7
    e41c:	08 2d       	mov	r16, r8
    e41e:	19 2d       	mov	r17, r9
    e420:	2a 2d       	mov	r18, r10
    e422:	3b 2d       	mov	r19, r11
    e424:	4c 2d       	mov	r20, r12
    e426:	5d 2d       	mov	r21, r13
    e428:	6e 2d       	mov	r22, r14
    e42a:	7f 2d       	mov	r23, r15
    e42c:	80 2f       	mov	r24, r16
    e42e:	91 2f       	mov	r25, r17
    e430:	29 51       	subi	r18, 0x19	; 25
    e432:	3c 4f       	sbci	r19, 0xFC	; 252
    e434:	4f 4f       	sbci	r20, 0xFF	; 255
    e436:	5f 4f       	sbci	r21, 0xFF	; 255
    e438:	6f 4f       	sbci	r22, 0xFF	; 255
    e43a:	7f 4f       	sbci	r23, 0xFF	; 255
    e43c:	8f 4f       	sbci	r24, 0xFF	; 255
    e43e:	9f 4f       	sbci	r25, 0xFF	; 255
    e440:	a2 2e       	mov	r10, r18
    e442:	b3 2e       	mov	r11, r19
    e444:	c4 2e       	mov	r12, r20
    e446:	d5 2e       	mov	r13, r21
    e448:	e6 2e       	mov	r14, r22
    e44a:	f7 2e       	mov	r15, r23
    e44c:	08 2f       	mov	r16, r24
    e44e:	19 2f       	mov	r17, r25
    e450:	2a 2d       	mov	r18, r10
    e452:	3b 2d       	mov	r19, r11
    e454:	4c 2d       	mov	r20, r12
    e456:	5d 2d       	mov	r21, r13
    e458:	6e 2d       	mov	r22, r14
    e45a:	7f 2d       	mov	r23, r15
    e45c:	80 2f       	mov	r24, r16
    e45e:	91 2f       	mov	r25, r17
    e460:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    e464:	dc 01       	movw	r26, r24
    e466:	cb 01       	movw	r24, r22
    e468:	20 e0       	ldi	r18, 0x00	; 0
    e46a:	30 e0       	ldi	r19, 0x00	; 0
    e46c:	4a e7       	ldi	r20, 0x7A	; 122
    e46e:	54 e4       	ldi	r21, 0x44	; 68
    e470:	bc 01       	movw	r22, r24
    e472:	cd 01       	movw	r24, r26
    e474:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    e478:	dc 01       	movw	r26, r24
    e47a:	cb 01       	movw	r24, r22
    e47c:	bc 01       	movw	r22, r24
    e47e:	cd 01       	movw	r24, r26
    e480:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    e484:	a2 2e       	mov	r10, r18
    e486:	b3 2e       	mov	r11, r19
    e488:	c4 2e       	mov	r12, r20
    e48a:	d5 2e       	mov	r13, r21
    e48c:	e6 2e       	mov	r14, r22
    e48e:	f7 2e       	mov	r15, r23
    e490:	08 2f       	mov	r16, r24
    e492:	19 2f       	mov	r17, r25
    e494:	d6 01       	movw	r26, r12
    e496:	c5 01       	movw	r24, r10
    e498:	bc 01       	movw	r22, r24
    e49a:	cd 01       	movw	r24, r26
    e49c:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    e4a0:	81 e0       	ldi	r24, 0x01	; 1
    e4a2:	80 93 87 28 	sts	0x2887, r24	; 0x802887 <g_twi1_gyro_valid>
    e4a6:	89 ee       	ldi	r24, 0xE9	; 233
    e4a8:	98 e3       	ldi	r25, 0x38	; 56
    e4aa:	89 2f       	mov	r24, r25
    e4ac:	8f 93       	push	r24
    e4ae:	89 ee       	ldi	r24, 0xE9	; 233
    e4b0:	98 e3       	ldi	r25, 0x38	; 56
    e4b2:	8f 93       	push	r24
    e4b4:	1f 92       	push	r1
    e4b6:	80 e8       	ldi	r24, 0x80	; 128
    e4b8:	8f 93       	push	r24
    e4ba:	80 e3       	ldi	r24, 0x30	; 48
    e4bc:	9b e2       	ldi	r25, 0x2B	; 43
    e4be:	89 2f       	mov	r24, r25
    e4c0:	8f 93       	push	r24
    e4c2:	80 e3       	ldi	r24, 0x30	; 48
    e4c4:	9b e2       	ldi	r25, 0x2B	; 43
    e4c6:	8f 93       	push	r24
    e4c8:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    e4cc:	0f 90       	pop	r0
    e4ce:	0f 90       	pop	r0
    e4d0:	0f 90       	pop	r0
    e4d2:	0f 90       	pop	r0
    e4d4:	0f 90       	pop	r0
    e4d6:	0f 90       	pop	r0
    e4d8:	8a 83       	std	Y+2, r24	; 0x02
    e4da:	9b 83       	std	Y+3, r25	; 0x03
    e4dc:	40 e3       	ldi	r20, 0x30	; 48
    e4de:	5b e2       	ldi	r21, 0x2B	; 43
    e4e0:	68 e2       	ldi	r22, 0x28	; 40
    e4e2:	88 e0       	ldi	r24, 0x08	; 8
    e4e4:	0e 94 95 8b 	call	0x1172a	; 0x1172a <task_twi2_lcd_str>
    e4e8:	8a e9       	ldi	r24, 0x9A	; 154
    e4ea:	98 e3       	ldi	r25, 0x38	; 56
    e4ec:	89 2f       	mov	r24, r25
    e4ee:	8f 93       	push	r24
    e4f0:	8a e9       	ldi	r24, 0x9A	; 154
    e4f2:	98 e3       	ldi	r25, 0x38	; 56
    e4f4:	8f 93       	push	r24
    e4f6:	1f 92       	push	r1
    e4f8:	80 e8       	ldi	r24, 0x80	; 128
    e4fa:	8f 93       	push	r24
    e4fc:	80 e3       	ldi	r24, 0x30	; 48
    e4fe:	9b e2       	ldi	r25, 0x2B	; 43
    e500:	89 2f       	mov	r24, r25
    e502:	8f 93       	push	r24
    e504:	80 e3       	ldi	r24, 0x30	; 48
    e506:	9b e2       	ldi	r25, 0x2B	; 43
    e508:	8f 93       	push	r24
    e50a:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    e50e:	0f 90       	pop	r0
    e510:	0f 90       	pop	r0
    e512:	0f 90       	pop	r0
    e514:	0f 90       	pop	r0
    e516:	0f 90       	pop	r0
    e518:	0f 90       	pop	r0
    e51a:	8a 83       	std	Y+2, r24	; 0x02
    e51c:	9b 83       	std	Y+3, r25	; 0x03
    e51e:	8a 81       	ldd	r24, Y+2	; 0x02
    e520:	9b 81       	ldd	r25, Y+3	; 0x03
    e522:	81 38       	cpi	r24, 0x81	; 129
    e524:	91 05       	cpc	r25, r1
    e526:	10 f0       	brcs	.+4      	; 0xe52c <init_twi1_gyro+0xb98>
    e528:	80 e8       	ldi	r24, 0x80	; 128
    e52a:	90 e0       	ldi	r25, 0x00	; 0
    e52c:	40 e0       	ldi	r20, 0x00	; 0
    e52e:	68 2f       	mov	r22, r24
    e530:	80 e3       	ldi	r24, 0x30	; 48
    e532:	9b e2       	ldi	r25, 0x2B	; 43
    e534:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    e538:	4c c0       	rjmp	.+152    	; 0xe5d2 <init_twi1_gyro+0xc3e>
    e53a:	00 00       	nop
    e53c:	1b c0       	rjmp	.+54     	; 0xe574 <init_twi1_gyro+0xbe0>
    e53e:	00 00       	nop
    e540:	19 c0       	rjmp	.+50     	; 0xe574 <init_twi1_gyro+0xbe0>
    e542:	00 00       	nop
    e544:	17 c0       	rjmp	.+46     	; 0xe574 <init_twi1_gyro+0xbe0>
    e546:	00 00       	nop
    e548:	15 c0       	rjmp	.+42     	; 0xe574 <init_twi1_gyro+0xbe0>
    e54a:	00 00       	nop
    e54c:	13 c0       	rjmp	.+38     	; 0xe574 <init_twi1_gyro+0xbe0>
    e54e:	00 00       	nop
    e550:	11 c0       	rjmp	.+34     	; 0xe574 <init_twi1_gyro+0xbe0>
    e552:	00 00       	nop
    e554:	0f c0       	rjmp	.+30     	; 0xe574 <init_twi1_gyro+0xbe0>
    e556:	00 00       	nop
    e558:	0d c0       	rjmp	.+26     	; 0xe574 <init_twi1_gyro+0xbe0>
    e55a:	00 00       	nop
    e55c:	0b c0       	rjmp	.+22     	; 0xe574 <init_twi1_gyro+0xbe0>
    e55e:	00 00       	nop
    e560:	09 c0       	rjmp	.+18     	; 0xe574 <init_twi1_gyro+0xbe0>
    e562:	00 00       	nop
    e564:	07 c0       	rjmp	.+14     	; 0xe574 <init_twi1_gyro+0xbe0>
    e566:	00 00       	nop
    e568:	05 c0       	rjmp	.+10     	; 0xe574 <init_twi1_gyro+0xbe0>
    e56a:	00 00       	nop
    e56c:	03 c0       	rjmp	.+6      	; 0xe574 <init_twi1_gyro+0xbe0>
    e56e:	00 00       	nop
    e570:	01 c0       	rjmp	.+2      	; 0xe574 <init_twi1_gyro+0xbe0>
    e572:	00 00       	nop
    e574:	89 81       	ldd	r24, Y+1	; 0x01
    e576:	08 2e       	mov	r0, r24
    e578:	00 0c       	add	r0, r0
    e57a:	99 0b       	sbc	r25, r25
    e57c:	29 2f       	mov	r18, r25
    e57e:	2f 93       	push	r18
    e580:	8f 93       	push	r24
    e582:	88 eb       	ldi	r24, 0xB8	; 184
    e584:	98 e3       	ldi	r25, 0x38	; 56
    e586:	89 2f       	mov	r24, r25
    e588:	8f 93       	push	r24
    e58a:	88 eb       	ldi	r24, 0xB8	; 184
    e58c:	98 e3       	ldi	r25, 0x38	; 56
    e58e:	8f 93       	push	r24
    e590:	1f 92       	push	r1
    e592:	80 e8       	ldi	r24, 0x80	; 128
    e594:	8f 93       	push	r24
    e596:	80 e3       	ldi	r24, 0x30	; 48
    e598:	9b e2       	ldi	r25, 0x2B	; 43
    e59a:	89 2f       	mov	r24, r25
    e59c:	8f 93       	push	r24
    e59e:	80 e3       	ldi	r24, 0x30	; 48
    e5a0:	9b e2       	ldi	r25, 0x2B	; 43
    e5a2:	8f 93       	push	r24
    e5a4:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    e5a8:	2d b7       	in	r18, 0x3d	; 61
    e5aa:	3e b7       	in	r19, 0x3e	; 62
    e5ac:	28 5f       	subi	r18, 0xF8	; 248
    e5ae:	3f 4f       	sbci	r19, 0xFF	; 255
    e5b0:	cd bf       	out	0x3d, r28	; 61
    e5b2:	de bf       	out	0x3e, r29	; 62
    e5b4:	8a 83       	std	Y+2, r24	; 0x02
    e5b6:	9b 83       	std	Y+3, r25	; 0x03
    e5b8:	8a 81       	ldd	r24, Y+2	; 0x02
    e5ba:	9b 81       	ldd	r25, Y+3	; 0x03
    e5bc:	81 38       	cpi	r24, 0x81	; 129
    e5be:	91 05       	cpc	r25, r1
    e5c0:	10 f0       	brcs	.+4      	; 0xe5c6 <init_twi1_gyro+0xc32>
    e5c2:	80 e8       	ldi	r24, 0x80	; 128
    e5c4:	90 e0       	ldi	r25, 0x00	; 0
    e5c6:	40 e0       	ldi	r20, 0x00	; 0
    e5c8:	68 2f       	mov	r22, r24
    e5ca:	80 e3       	ldi	r24, 0x30	; 48
    e5cc:	9b e2       	ldi	r25, 0x2B	; 43
    e5ce:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    e5d2:	cd 5b       	subi	r28, 0xBD	; 189
    e5d4:	df 4f       	sbci	r29, 0xFF	; 255
    e5d6:	cd bf       	out	0x3d, r28	; 61
    e5d8:	de bf       	out	0x3e, r29	; 62
    e5da:	df 91       	pop	r29
    e5dc:	cf 91       	pop	r28
    e5de:	1f 91       	pop	r17
    e5e0:	0f 91       	pop	r16
    e5e2:	ff 90       	pop	r15
    e5e4:	ef 90       	pop	r14
    e5e6:	df 90       	pop	r13
    e5e8:	cf 90       	pop	r12
    e5ea:	bf 90       	pop	r11
    e5ec:	af 90       	pop	r10
    e5ee:	9f 90       	pop	r9
    e5f0:	8f 90       	pop	r8
    e5f2:	7f 90       	pop	r7
    e5f4:	6f 90       	pop	r6
    e5f6:	5f 90       	pop	r5
    e5f8:	4f 90       	pop	r4
    e5fa:	3f 90       	pop	r3
    e5fc:	2f 90       	pop	r2
    e5fe:	08 95       	ret

0000e600 <init_twi1_baro>:
    e600:	2f 92       	push	r2
    e602:	3f 92       	push	r3
    e604:	4f 92       	push	r4
    e606:	5f 92       	push	r5
    e608:	6f 92       	push	r6
    e60a:	7f 92       	push	r7
    e60c:	8f 92       	push	r8
    e60e:	9f 92       	push	r9
    e610:	af 92       	push	r10
    e612:	bf 92       	push	r11
    e614:	cf 92       	push	r12
    e616:	df 92       	push	r13
    e618:	ef 92       	push	r14
    e61a:	ff 92       	push	r15
    e61c:	0f 93       	push	r16
    e61e:	1f 93       	push	r17
    e620:	cf 93       	push	r28
    e622:	df 93       	push	r29
    e624:	cd b7       	in	r28, 0x3d	; 61
    e626:	de b7       	in	r29, 0x3e	; 62
    e628:	2d 97       	sbiw	r28, 0x0d	; 13
    e62a:	cd bf       	out	0x3d, r28	; 61
    e62c:	de bf       	out	0x3e, r29	; 62
    e62e:	1f 92       	push	r1
    e630:	86 e7       	ldi	r24, 0x76	; 118
    e632:	8f 93       	push	r24
    e634:	8d ef       	ldi	r24, 0xFD	; 253
    e636:	98 e3       	ldi	r25, 0x38	; 56
    e638:	89 2f       	mov	r24, r25
    e63a:	8f 93       	push	r24
    e63c:	8d ef       	ldi	r24, 0xFD	; 253
    e63e:	98 e3       	ldi	r25, 0x38	; 56
    e640:	8f 93       	push	r24
    e642:	1f 92       	push	r1
    e644:	80 e8       	ldi	r24, 0x80	; 128
    e646:	8f 93       	push	r24
    e648:	80 e3       	ldi	r24, 0x30	; 48
    e64a:	9b e2       	ldi	r25, 0x2B	; 43
    e64c:	89 2f       	mov	r24, r25
    e64e:	8f 93       	push	r24
    e650:	80 e3       	ldi	r24, 0x30	; 48
    e652:	9b e2       	ldi	r25, 0x2B	; 43
    e654:	8f 93       	push	r24
    e656:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    e65a:	2d b7       	in	r18, 0x3d	; 61
    e65c:	3e b7       	in	r19, 0x3e	; 62
    e65e:	28 5f       	subi	r18, 0xF8	; 248
    e660:	3f 4f       	sbci	r19, 0xFF	; 255
    e662:	cd bf       	out	0x3d, r28	; 61
    e664:	de bf       	out	0x3e, r29	; 62
    e666:	8c 83       	std	Y+4, r24	; 0x04
    e668:	9d 83       	std	Y+5, r25	; 0x05
    e66a:	8c 81       	ldd	r24, Y+4	; 0x04
    e66c:	9d 81       	ldd	r25, Y+5	; 0x05
    e66e:	81 38       	cpi	r24, 0x81	; 129
    e670:	91 05       	cpc	r25, r1
    e672:	10 f0       	brcs	.+4      	; 0xe678 <init_twi1_baro+0x78>
    e674:	80 e8       	ldi	r24, 0x80	; 128
    e676:	90 e0       	ldi	r25, 0x00	; 0
    e678:	40 e0       	ldi	r20, 0x00	; 0
    e67a:	68 2f       	mov	r22, r24
    e67c:	80 e3       	ldi	r24, 0x30	; 48
    e67e:	9b e2       	ldi	r25, 0x2B	; 43
    e680:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    e684:	86 e7       	ldi	r24, 0x76	; 118
    e686:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e68a:	8e e1       	ldi	r24, 0x1E	; 30
    e68c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e690:	81 e0       	ldi	r24, 0x01	; 1
    e692:	90 e0       	ldi	r25, 0x00	; 0
    e694:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e698:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e69c:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    e6a0:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    e6a4:	6a e1       	ldi	r22, 0x1A	; 26
    e6a6:	70 e2       	ldi	r23, 0x20	; 32
    e6a8:	80 ea       	ldi	r24, 0xA0	; 160
    e6aa:	94 e0       	ldi	r25, 0x04	; 4
    e6ac:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    e6b0:	89 83       	std	Y+1, r24	; 0x01
    e6b2:	89 81       	ldd	r24, Y+1	; 0x01
    e6b4:	88 23       	and	r24, r24
    e6b6:	09 f0       	breq	.+2      	; 0xe6ba <init_twi1_baro+0xba>
    e6b8:	00 c2       	rjmp	.+1024   	; 0xeaba <init_twi1_baro+0x4ba>
    e6ba:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    e6be:	dc 01       	movw	r26, r24
    e6c0:	cb 01       	movw	r24, r22
    e6c2:	1c 01       	movw	r2, r24
    e6c4:	2d 01       	movw	r4, r26
    e6c6:	61 2c       	mov	r6, r1
    e6c8:	71 2c       	mov	r7, r1
    e6ca:	43 01       	movw	r8, r6
    e6cc:	a2 2c       	mov	r10, r2
    e6ce:	b3 2c       	mov	r11, r3
    e6d0:	c4 2c       	mov	r12, r4
    e6d2:	d5 2c       	mov	r13, r5
    e6d4:	e6 2c       	mov	r14, r6
    e6d6:	f7 2c       	mov	r15, r7
    e6d8:	08 2d       	mov	r16, r8
    e6da:	19 2d       	mov	r17, r9
    e6dc:	2a 2d       	mov	r18, r10
    e6de:	3b 2d       	mov	r19, r11
    e6e0:	4c 2d       	mov	r20, r12
    e6e2:	5d 2d       	mov	r21, r13
    e6e4:	6e 2d       	mov	r22, r14
    e6e6:	7f 2d       	mov	r23, r15
    e6e8:	80 2f       	mov	r24, r16
    e6ea:	91 2f       	mov	r25, r17
    e6ec:	01 e0       	ldi	r16, 0x01	; 1
    e6ee:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    e6f2:	2e 83       	std	Y+6, r18	; 0x06
    e6f4:	3f 83       	std	Y+7, r19	; 0x07
    e6f6:	48 87       	std	Y+8, r20	; 0x08
    e6f8:	59 87       	std	Y+9, r21	; 0x09
    e6fa:	6a 87       	std	Y+10, r22	; 0x0a
    e6fc:	7b 87       	std	Y+11, r23	; 0x0b
    e6fe:	8c 87       	std	Y+12, r24	; 0x0c
    e700:	9d 87       	std	Y+13, r25	; 0x0d
    e702:	ae 80       	ldd	r10, Y+6	; 0x06
    e704:	bf 80       	ldd	r11, Y+7	; 0x07
    e706:	c8 84       	ldd	r12, Y+8	; 0x08
    e708:	d9 84       	ldd	r13, Y+9	; 0x09
    e70a:	ea 84       	ldd	r14, Y+10	; 0x0a
    e70c:	fb 84       	ldd	r15, Y+11	; 0x0b
    e70e:	0c 85       	ldd	r16, Y+12	; 0x0c
    e710:	1d 85       	ldd	r17, Y+13	; 0x0d
    e712:	2a 2d       	mov	r18, r10
    e714:	3b 2d       	mov	r19, r11
    e716:	4c 2d       	mov	r20, r12
    e718:	5d 2d       	mov	r21, r13
    e71a:	6e 2d       	mov	r22, r14
    e71c:	7f 2d       	mov	r23, r15
    e71e:	80 2f       	mov	r24, r16
    e720:	91 2f       	mov	r25, r17
    e722:	a2 2c       	mov	r10, r2
    e724:	b3 2c       	mov	r11, r3
    e726:	c4 2c       	mov	r12, r4
    e728:	d5 2c       	mov	r13, r5
    e72a:	e6 2c       	mov	r14, r6
    e72c:	f7 2c       	mov	r15, r7
    e72e:	08 2d       	mov	r16, r8
    e730:	19 2d       	mov	r17, r9
    e732:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    e736:	22 2e       	mov	r2, r18
    e738:	33 2e       	mov	r3, r19
    e73a:	44 2e       	mov	r4, r20
    e73c:	55 2e       	mov	r5, r21
    e73e:	66 2e       	mov	r6, r22
    e740:	77 2e       	mov	r7, r23
    e742:	88 2e       	mov	r8, r24
    e744:	99 2e       	mov	r9, r25
    e746:	0f 2e       	mov	r0, r31
    e748:	f6 e0       	ldi	r31, 0x06	; 6
    e74a:	af 2e       	mov	r10, r31
    e74c:	f0 2d       	mov	r31, r0
    e74e:	b1 2c       	mov	r11, r1
    e750:	c1 2c       	mov	r12, r1
    e752:	d1 2c       	mov	r13, r1
    e754:	e1 2c       	mov	r14, r1
    e756:	f1 2c       	mov	r15, r1
    e758:	00 e0       	ldi	r16, 0x00	; 0
    e75a:	10 e0       	ldi	r17, 0x00	; 0
    e75c:	22 2d       	mov	r18, r2
    e75e:	33 2d       	mov	r19, r3
    e760:	44 2d       	mov	r20, r4
    e762:	55 2d       	mov	r21, r5
    e764:	66 2d       	mov	r22, r6
    e766:	77 2d       	mov	r23, r7
    e768:	88 2d       	mov	r24, r8
    e76a:	99 2d       	mov	r25, r9
    e76c:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    e770:	22 2e       	mov	r2, r18
    e772:	33 2e       	mov	r3, r19
    e774:	44 2e       	mov	r4, r20
    e776:	55 2e       	mov	r5, r21
    e778:	66 2e       	mov	r6, r22
    e77a:	77 2e       	mov	r7, r23
    e77c:	88 2e       	mov	r8, r24
    e77e:	99 2e       	mov	r9, r25
    e780:	a2 2c       	mov	r10, r2
    e782:	b3 2c       	mov	r11, r3
    e784:	c4 2c       	mov	r12, r4
    e786:	d5 2c       	mov	r13, r5
    e788:	e6 2c       	mov	r14, r6
    e78a:	f7 2c       	mov	r15, r7
    e78c:	08 2d       	mov	r16, r8
    e78e:	19 2d       	mov	r17, r9
    e790:	2a 2d       	mov	r18, r10
    e792:	3b 2d       	mov	r19, r11
    e794:	4c 2d       	mov	r20, r12
    e796:	5d 2d       	mov	r21, r13
    e798:	6e 2d       	mov	r22, r14
    e79a:	7f 2d       	mov	r23, r15
    e79c:	80 2f       	mov	r24, r16
    e79e:	91 2f       	mov	r25, r17
    e7a0:	29 51       	subi	r18, 0x19	; 25
    e7a2:	3c 4f       	sbci	r19, 0xFC	; 252
    e7a4:	4f 4f       	sbci	r20, 0xFF	; 255
    e7a6:	5f 4f       	sbci	r21, 0xFF	; 255
    e7a8:	6f 4f       	sbci	r22, 0xFF	; 255
    e7aa:	7f 4f       	sbci	r23, 0xFF	; 255
    e7ac:	8f 4f       	sbci	r24, 0xFF	; 255
    e7ae:	9f 4f       	sbci	r25, 0xFF	; 255
    e7b0:	a2 2e       	mov	r10, r18
    e7b2:	b3 2e       	mov	r11, r19
    e7b4:	c4 2e       	mov	r12, r20
    e7b6:	d5 2e       	mov	r13, r21
    e7b8:	e6 2e       	mov	r14, r22
    e7ba:	f7 2e       	mov	r15, r23
    e7bc:	08 2f       	mov	r16, r24
    e7be:	19 2f       	mov	r17, r25
    e7c0:	2a 2d       	mov	r18, r10
    e7c2:	3b 2d       	mov	r19, r11
    e7c4:	4c 2d       	mov	r20, r12
    e7c6:	5d 2d       	mov	r21, r13
    e7c8:	6e 2d       	mov	r22, r14
    e7ca:	7f 2d       	mov	r23, r15
    e7cc:	80 2f       	mov	r24, r16
    e7ce:	91 2f       	mov	r25, r17
    e7d0:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    e7d4:	dc 01       	movw	r26, r24
    e7d6:	cb 01       	movw	r24, r22
    e7d8:	20 e0       	ldi	r18, 0x00	; 0
    e7da:	30 e0       	ldi	r19, 0x00	; 0
    e7dc:	4a e7       	ldi	r20, 0x7A	; 122
    e7de:	54 e4       	ldi	r21, 0x44	; 68
    e7e0:	bc 01       	movw	r22, r24
    e7e2:	cd 01       	movw	r24, r26
    e7e4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    e7e8:	dc 01       	movw	r26, r24
    e7ea:	cb 01       	movw	r24, r22
    e7ec:	bc 01       	movw	r22, r24
    e7ee:	cd 01       	movw	r24, r26
    e7f0:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    e7f4:	a2 2e       	mov	r10, r18
    e7f6:	b3 2e       	mov	r11, r19
    e7f8:	c4 2e       	mov	r12, r20
    e7fa:	d5 2e       	mov	r13, r21
    e7fc:	e6 2e       	mov	r14, r22
    e7fe:	f7 2e       	mov	r15, r23
    e800:	08 2f       	mov	r16, r24
    e802:	19 2f       	mov	r17, r25
    e804:	d6 01       	movw	r26, r12
    e806:	c5 01       	movw	r24, r10
    e808:	bc 01       	movw	r22, r24
    e80a:	cd 01       	movw	r24, r26
    e80c:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    e810:	86 e7       	ldi	r24, 0x76	; 118
    e812:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e816:	8e ea       	ldi	r24, 0xAE	; 174
    e818:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e81c:	81 e0       	ldi	r24, 0x01	; 1
    e81e:	90 e0       	ldi	r25, 0x00	; 0
    e820:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e824:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e828:	82 e0       	ldi	r24, 0x02	; 2
    e82a:	90 e0       	ldi	r25, 0x00	; 0
    e82c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e830:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e834:	6a e1       	ldi	r22, 0x1A	; 26
    e836:	70 e2       	ldi	r23, 0x20	; 32
    e838:	80 ea       	ldi	r24, 0xA0	; 160
    e83a:	94 e0       	ldi	r25, 0x04	; 4
    e83c:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    e840:	89 83       	std	Y+1, r24	; 0x01
    e842:	89 81       	ldd	r24, Y+1	; 0x01
    e844:	88 23       	and	r24, r24
    e846:	79 f1       	breq	.+94     	; 0xe8a6 <init_twi1_baro+0x2a6>
    e848:	89 81       	ldd	r24, Y+1	; 0x01
    e84a:	08 2e       	mov	r0, r24
    e84c:	00 0c       	add	r0, r0
    e84e:	99 0b       	sbc	r25, r25
    e850:	29 2f       	mov	r18, r25
    e852:	2f 93       	push	r18
    e854:	8f 93       	push	r24
    e856:	89 e3       	ldi	r24, 0x39	; 57
    e858:	99 e3       	ldi	r25, 0x39	; 57
    e85a:	89 2f       	mov	r24, r25
    e85c:	8f 93       	push	r24
    e85e:	89 e3       	ldi	r24, 0x39	; 57
    e860:	99 e3       	ldi	r25, 0x39	; 57
    e862:	8f 93       	push	r24
    e864:	1f 92       	push	r1
    e866:	80 e8       	ldi	r24, 0x80	; 128
    e868:	8f 93       	push	r24
    e86a:	80 e3       	ldi	r24, 0x30	; 48
    e86c:	9b e2       	ldi	r25, 0x2B	; 43
    e86e:	89 2f       	mov	r24, r25
    e870:	8f 93       	push	r24
    e872:	80 e3       	ldi	r24, 0x30	; 48
    e874:	9b e2       	ldi	r25, 0x2B	; 43
    e876:	8f 93       	push	r24
    e878:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    e87c:	ed b7       	in	r30, 0x3d	; 61
    e87e:	fe b7       	in	r31, 0x3e	; 62
    e880:	38 96       	adiw	r30, 0x08	; 8
    e882:	cd bf       	out	0x3d, r28	; 61
    e884:	de bf       	out	0x3e, r29	; 62
    e886:	8c 83       	std	Y+4, r24	; 0x04
    e888:	9d 83       	std	Y+5, r25	; 0x05
    e88a:	8c 81       	ldd	r24, Y+4	; 0x04
    e88c:	9d 81       	ldd	r25, Y+5	; 0x05
    e88e:	81 38       	cpi	r24, 0x81	; 129
    e890:	91 05       	cpc	r25, r1
    e892:	10 f0       	brcs	.+4      	; 0xe898 <init_twi1_baro+0x298>
    e894:	80 e8       	ldi	r24, 0x80	; 128
    e896:	90 e0       	ldi	r25, 0x00	; 0
    e898:	40 e0       	ldi	r20, 0x00	; 0
    e89a:	68 2f       	mov	r22, r24
    e89c:	80 e3       	ldi	r24, 0x30	; 48
    e89e:	9b e2       	ldi	r25, 0x2B	; 43
    e8a0:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    e8a4:	0b c1       	rjmp	.+534    	; 0xeabc <init_twi1_baro+0x4bc>
    e8a6:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    e8aa:	88 2f       	mov	r24, r24
    e8ac:	90 e0       	ldi	r25, 0x00	; 0
    e8ae:	38 2f       	mov	r19, r24
    e8b0:	22 27       	eor	r18, r18
    e8b2:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    e8b6:	88 2f       	mov	r24, r24
    e8b8:	90 e0       	ldi	r25, 0x00	; 0
    e8ba:	82 2b       	or	r24, r18
    e8bc:	93 2b       	or	r25, r19
    e8be:	92 95       	swap	r25
    e8c0:	82 95       	swap	r24
    e8c2:	8f 70       	andi	r24, 0x0F	; 15
    e8c4:	89 27       	eor	r24, r25
    e8c6:	9f 70       	andi	r25, 0x0F	; 15
    e8c8:	89 27       	eor	r24, r25
    e8ca:	80 93 e6 28 	sts	0x28E6, r24	; 0x8028e6 <g_twi1_baro_version>
    e8ce:	90 93 e7 28 	sts	0x28E7, r25	; 0x8028e7 <g_twi1_baro_version+0x1>
    e8d2:	80 91 e6 28 	lds	r24, 0x28E6	; 0x8028e6 <g_twi1_baro_version>
    e8d6:	90 91 e7 28 	lds	r25, 0x28E7	; 0x8028e7 <g_twi1_baro_version+0x1>
    e8da:	29 2f       	mov	r18, r25
    e8dc:	2f 93       	push	r18
    e8de:	8f 93       	push	r24
    e8e0:	8e e6       	ldi	r24, 0x6E	; 110
    e8e2:	99 e3       	ldi	r25, 0x39	; 57
    e8e4:	89 2f       	mov	r24, r25
    e8e6:	8f 93       	push	r24
    e8e8:	8e e6       	ldi	r24, 0x6E	; 110
    e8ea:	99 e3       	ldi	r25, 0x39	; 57
    e8ec:	8f 93       	push	r24
    e8ee:	1f 92       	push	r1
    e8f0:	80 e8       	ldi	r24, 0x80	; 128
    e8f2:	8f 93       	push	r24
    e8f4:	80 e3       	ldi	r24, 0x30	; 48
    e8f6:	9b e2       	ldi	r25, 0x2B	; 43
    e8f8:	89 2f       	mov	r24, r25
    e8fa:	8f 93       	push	r24
    e8fc:	80 e3       	ldi	r24, 0x30	; 48
    e8fe:	9b e2       	ldi	r25, 0x2B	; 43
    e900:	8f 93       	push	r24
    e902:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    e906:	2d b7       	in	r18, 0x3d	; 61
    e908:	3e b7       	in	r19, 0x3e	; 62
    e90a:	28 5f       	subi	r18, 0xF8	; 248
    e90c:	3f 4f       	sbci	r19, 0xFF	; 255
    e90e:	cd bf       	out	0x3d, r28	; 61
    e910:	de bf       	out	0x3e, r29	; 62
    e912:	8c 83       	std	Y+4, r24	; 0x04
    e914:	9d 83       	std	Y+5, r25	; 0x05
    e916:	8c 81       	ldd	r24, Y+4	; 0x04
    e918:	9d 81       	ldd	r25, Y+5	; 0x05
    e91a:	81 38       	cpi	r24, 0x81	; 129
    e91c:	91 05       	cpc	r25, r1
    e91e:	10 f0       	brcs	.+4      	; 0xe924 <init_twi1_baro+0x324>
    e920:	80 e8       	ldi	r24, 0x80	; 128
    e922:	90 e0       	ldi	r25, 0x00	; 0
    e924:	40 e0       	ldi	r20, 0x00	; 0
    e926:	68 2f       	mov	r22, r24
    e928:	80 e3       	ldi	r24, 0x30	; 48
    e92a:	9b e2       	ldi	r25, 0x2B	; 43
    e92c:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    e930:	81 e0       	ldi	r24, 0x01	; 1
    e932:	90 e0       	ldi	r25, 0x00	; 0
    e934:	8a 83       	std	Y+2, r24	; 0x02
    e936:	9b 83       	std	Y+3, r25	; 0x03
    e938:	6e c0       	rjmp	.+220    	; 0xea16 <init_twi1_baro+0x416>
    e93a:	86 e7       	ldi	r24, 0x76	; 118
    e93c:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e940:	8a 81       	ldd	r24, Y+2	; 0x02
    e942:	9b 81       	ldd	r25, Y+3	; 0x03
    e944:	88 0f       	add	r24, r24
    e946:	99 1f       	adc	r25, r25
    e948:	80 6a       	ori	r24, 0xA0	; 160
    e94a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e94e:	81 e0       	ldi	r24, 0x01	; 1
    e950:	90 e0       	ldi	r25, 0x00	; 0
    e952:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e956:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e95a:	82 e0       	ldi	r24, 0x02	; 2
    e95c:	90 e0       	ldi	r25, 0x00	; 0
    e95e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e962:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e966:	6a e1       	ldi	r22, 0x1A	; 26
    e968:	70 e2       	ldi	r23, 0x20	; 32
    e96a:	80 ea       	ldi	r24, 0xA0	; 160
    e96c:	94 e0       	ldi	r25, 0x04	; 4
    e96e:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    e972:	89 83       	std	Y+1, r24	; 0x01
    e974:	89 81       	ldd	r24, Y+1	; 0x01
    e976:	88 23       	and	r24, r24
    e978:	99 f1       	breq	.+102    	; 0xe9e0 <init_twi1_baro+0x3e0>
    e97a:	89 81       	ldd	r24, Y+1	; 0x01
    e97c:	08 2e       	mov	r0, r24
    e97e:	00 0c       	add	r0, r0
    e980:	99 0b       	sbc	r25, r25
    e982:	29 2f       	mov	r18, r25
    e984:	2f 93       	push	r18
    e986:	8f 93       	push	r24
    e988:	8b 81       	ldd	r24, Y+3	; 0x03
    e98a:	8f 93       	push	r24
    e98c:	8a 81       	ldd	r24, Y+2	; 0x02
    e98e:	8f 93       	push	r24
    e990:	84 ea       	ldi	r24, 0xA4	; 164
    e992:	99 e3       	ldi	r25, 0x39	; 57
    e994:	89 2f       	mov	r24, r25
    e996:	8f 93       	push	r24
    e998:	84 ea       	ldi	r24, 0xA4	; 164
    e99a:	99 e3       	ldi	r25, 0x39	; 57
    e99c:	8f 93       	push	r24
    e99e:	1f 92       	push	r1
    e9a0:	80 e8       	ldi	r24, 0x80	; 128
    e9a2:	8f 93       	push	r24
    e9a4:	80 e3       	ldi	r24, 0x30	; 48
    e9a6:	9b e2       	ldi	r25, 0x2B	; 43
    e9a8:	89 2f       	mov	r24, r25
    e9aa:	8f 93       	push	r24
    e9ac:	80 e3       	ldi	r24, 0x30	; 48
    e9ae:	9b e2       	ldi	r25, 0x2B	; 43
    e9b0:	8f 93       	push	r24
    e9b2:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    e9b6:	ed b7       	in	r30, 0x3d	; 61
    e9b8:	fe b7       	in	r31, 0x3e	; 62
    e9ba:	3a 96       	adiw	r30, 0x0a	; 10
    e9bc:	cd bf       	out	0x3d, r28	; 61
    e9be:	de bf       	out	0x3e, r29	; 62
    e9c0:	8c 83       	std	Y+4, r24	; 0x04
    e9c2:	9d 83       	std	Y+5, r25	; 0x05
    e9c4:	8c 81       	ldd	r24, Y+4	; 0x04
    e9c6:	9d 81       	ldd	r25, Y+5	; 0x05
    e9c8:	81 38       	cpi	r24, 0x81	; 129
    e9ca:	91 05       	cpc	r25, r1
    e9cc:	10 f0       	brcs	.+4      	; 0xe9d2 <init_twi1_baro+0x3d2>
    e9ce:	80 e8       	ldi	r24, 0x80	; 128
    e9d0:	90 e0       	ldi	r25, 0x00	; 0
    e9d2:	40 e0       	ldi	r20, 0x00	; 0
    e9d4:	68 2f       	mov	r22, r24
    e9d6:	80 e3       	ldi	r24, 0x30	; 48
    e9d8:	9b e2       	ldi	r25, 0x2B	; 43
    e9da:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    e9de:	20 c0       	rjmp	.+64     	; 0xea20 <init_twi1_baro+0x420>
    e9e0:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    e9e4:	88 2f       	mov	r24, r24
    e9e6:	90 e0       	ldi	r25, 0x00	; 0
    e9e8:	38 2f       	mov	r19, r24
    e9ea:	22 27       	eor	r18, r18
    e9ec:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    e9f0:	88 2f       	mov	r24, r24
    e9f2:	90 e0       	ldi	r25, 0x00	; 0
    e9f4:	82 2b       	or	r24, r18
    e9f6:	93 2b       	or	r25, r19
    e9f8:	9c 01       	movw	r18, r24
    e9fa:	8a 81       	ldd	r24, Y+2	; 0x02
    e9fc:	9b 81       	ldd	r25, Y+3	; 0x03
    e9fe:	88 0f       	add	r24, r24
    ea00:	99 1f       	adc	r25, r25
    ea02:	88 51       	subi	r24, 0x18	; 24
    ea04:	97 4d       	sbci	r25, 0xD7	; 215
    ea06:	fc 01       	movw	r30, r24
    ea08:	20 83       	st	Z, r18
    ea0a:	31 83       	std	Z+1, r19	; 0x01
    ea0c:	8a 81       	ldd	r24, Y+2	; 0x02
    ea0e:	9b 81       	ldd	r25, Y+3	; 0x03
    ea10:	01 96       	adiw	r24, 0x01	; 1
    ea12:	8a 83       	std	Y+2, r24	; 0x02
    ea14:	9b 83       	std	Y+3, r25	; 0x03
    ea16:	8a 81       	ldd	r24, Y+2	; 0x02
    ea18:	9b 81       	ldd	r25, Y+3	; 0x03
    ea1a:	08 97       	sbiw	r24, 0x08	; 8
    ea1c:	0c f4       	brge	.+2      	; 0xea20 <init_twi1_baro+0x420>
    ea1e:	8d cf       	rjmp	.-230    	; 0xe93a <init_twi1_baro+0x33a>
    ea20:	81 e0       	ldi	r24, 0x01	; 1
    ea22:	80 93 e5 28 	sts	0x28E5, r24	; 0x8028e5 <g_twi1_baro_valid>
    ea26:	88 e2       	ldi	r24, 0x28	; 40
    ea28:	9a e3       	ldi	r25, 0x3A	; 58
    ea2a:	89 2f       	mov	r24, r25
    ea2c:	8f 93       	push	r24
    ea2e:	88 e2       	ldi	r24, 0x28	; 40
    ea30:	9a e3       	ldi	r25, 0x3A	; 58
    ea32:	8f 93       	push	r24
    ea34:	1f 92       	push	r1
    ea36:	80 e8       	ldi	r24, 0x80	; 128
    ea38:	8f 93       	push	r24
    ea3a:	80 e3       	ldi	r24, 0x30	; 48
    ea3c:	9b e2       	ldi	r25, 0x2B	; 43
    ea3e:	89 2f       	mov	r24, r25
    ea40:	8f 93       	push	r24
    ea42:	80 e3       	ldi	r24, 0x30	; 48
    ea44:	9b e2       	ldi	r25, 0x2B	; 43
    ea46:	8f 93       	push	r24
    ea48:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ea4c:	0f 90       	pop	r0
    ea4e:	0f 90       	pop	r0
    ea50:	0f 90       	pop	r0
    ea52:	0f 90       	pop	r0
    ea54:	0f 90       	pop	r0
    ea56:	0f 90       	pop	r0
    ea58:	8c 83       	std	Y+4, r24	; 0x04
    ea5a:	9d 83       	std	Y+5, r25	; 0x05
    ea5c:	40 e3       	ldi	r20, 0x30	; 48
    ea5e:	5b e2       	ldi	r21, 0x2B	; 43
    ea60:	62 e3       	ldi	r22, 0x32	; 50
    ea62:	88 e0       	ldi	r24, 0x08	; 8
    ea64:	0e 94 95 8b 	call	0x1172a	; 0x1172a <task_twi2_lcd_str>
    ea68:	89 ed       	ldi	r24, 0xD9	; 217
    ea6a:	99 e3       	ldi	r25, 0x39	; 57
    ea6c:	89 2f       	mov	r24, r25
    ea6e:	8f 93       	push	r24
    ea70:	89 ed       	ldi	r24, 0xD9	; 217
    ea72:	99 e3       	ldi	r25, 0x39	; 57
    ea74:	8f 93       	push	r24
    ea76:	1f 92       	push	r1
    ea78:	80 e8       	ldi	r24, 0x80	; 128
    ea7a:	8f 93       	push	r24
    ea7c:	80 e3       	ldi	r24, 0x30	; 48
    ea7e:	9b e2       	ldi	r25, 0x2B	; 43
    ea80:	89 2f       	mov	r24, r25
    ea82:	8f 93       	push	r24
    ea84:	80 e3       	ldi	r24, 0x30	; 48
    ea86:	9b e2       	ldi	r25, 0x2B	; 43
    ea88:	8f 93       	push	r24
    ea8a:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    ea8e:	0f 90       	pop	r0
    ea90:	0f 90       	pop	r0
    ea92:	0f 90       	pop	r0
    ea94:	0f 90       	pop	r0
    ea96:	0f 90       	pop	r0
    ea98:	0f 90       	pop	r0
    ea9a:	8c 83       	std	Y+4, r24	; 0x04
    ea9c:	9d 83       	std	Y+5, r25	; 0x05
    ea9e:	8c 81       	ldd	r24, Y+4	; 0x04
    eaa0:	9d 81       	ldd	r25, Y+5	; 0x05
    eaa2:	81 38       	cpi	r24, 0x81	; 129
    eaa4:	91 05       	cpc	r25, r1
    eaa6:	10 f0       	brcs	.+4      	; 0xeaac <init_twi1_baro+0x4ac>
    eaa8:	80 e8       	ldi	r24, 0x80	; 128
    eaaa:	90 e0       	ldi	r25, 0x00	; 0
    eaac:	40 e0       	ldi	r20, 0x00	; 0
    eaae:	68 2f       	mov	r22, r24
    eab0:	80 e3       	ldi	r24, 0x30	; 48
    eab2:	9b e2       	ldi	r25, 0x2B	; 43
    eab4:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    eab8:	30 c0       	rjmp	.+96     	; 0xeb1a <init_twi1_baro+0x51a>
    eaba:	00 00       	nop
    eabc:	89 81       	ldd	r24, Y+1	; 0x01
    eabe:	08 2e       	mov	r0, r24
    eac0:	00 0c       	add	r0, r0
    eac2:	99 0b       	sbc	r25, r25
    eac4:	29 2f       	mov	r18, r25
    eac6:	2f 93       	push	r18
    eac8:	8f 93       	push	r24
    eaca:	87 ef       	ldi	r24, 0xF7	; 247
    eacc:	99 e3       	ldi	r25, 0x39	; 57
    eace:	89 2f       	mov	r24, r25
    ead0:	8f 93       	push	r24
    ead2:	87 ef       	ldi	r24, 0xF7	; 247
    ead4:	99 e3       	ldi	r25, 0x39	; 57
    ead6:	8f 93       	push	r24
    ead8:	1f 92       	push	r1
    eada:	80 e8       	ldi	r24, 0x80	; 128
    eadc:	8f 93       	push	r24
    eade:	80 e3       	ldi	r24, 0x30	; 48
    eae0:	9b e2       	ldi	r25, 0x2B	; 43
    eae2:	89 2f       	mov	r24, r25
    eae4:	8f 93       	push	r24
    eae6:	80 e3       	ldi	r24, 0x30	; 48
    eae8:	9b e2       	ldi	r25, 0x2B	; 43
    eaea:	8f 93       	push	r24
    eaec:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    eaf0:	2d b7       	in	r18, 0x3d	; 61
    eaf2:	3e b7       	in	r19, 0x3e	; 62
    eaf4:	28 5f       	subi	r18, 0xF8	; 248
    eaf6:	3f 4f       	sbci	r19, 0xFF	; 255
    eaf8:	cd bf       	out	0x3d, r28	; 61
    eafa:	de bf       	out	0x3e, r29	; 62
    eafc:	8c 83       	std	Y+4, r24	; 0x04
    eafe:	9d 83       	std	Y+5, r25	; 0x05
    eb00:	8c 81       	ldd	r24, Y+4	; 0x04
    eb02:	9d 81       	ldd	r25, Y+5	; 0x05
    eb04:	81 38       	cpi	r24, 0x81	; 129
    eb06:	91 05       	cpc	r25, r1
    eb08:	10 f0       	brcs	.+4      	; 0xeb0e <init_twi1_baro+0x50e>
    eb0a:	80 e8       	ldi	r24, 0x80	; 128
    eb0c:	90 e0       	ldi	r25, 0x00	; 0
    eb0e:	40 e0       	ldi	r20, 0x00	; 0
    eb10:	68 2f       	mov	r22, r24
    eb12:	80 e3       	ldi	r24, 0x30	; 48
    eb14:	9b e2       	ldi	r25, 0x2B	; 43
    eb16:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    eb1a:	2d 96       	adiw	r28, 0x0d	; 13
    eb1c:	cd bf       	out	0x3d, r28	; 61
    eb1e:	de bf       	out	0x3e, r29	; 62
    eb20:	df 91       	pop	r29
    eb22:	cf 91       	pop	r28
    eb24:	1f 91       	pop	r17
    eb26:	0f 91       	pop	r16
    eb28:	ff 90       	pop	r15
    eb2a:	ef 90       	pop	r14
    eb2c:	df 90       	pop	r13
    eb2e:	cf 90       	pop	r12
    eb30:	bf 90       	pop	r11
    eb32:	af 90       	pop	r10
    eb34:	9f 90       	pop	r9
    eb36:	8f 90       	pop	r8
    eb38:	7f 90       	pop	r7
    eb3a:	6f 90       	pop	r6
    eb3c:	5f 90       	pop	r5
    eb3e:	4f 90       	pop	r4
    eb40:	3f 90       	pop	r3
    eb42:	2f 90       	pop	r2
    eb44:	08 95       	ret

0000eb46 <start_twi1_onboard>:
    eb46:	cf 93       	push	r28
    eb48:	df 93       	push	r29
    eb4a:	1f 92       	push	r1
    eb4c:	1f 92       	push	r1
    eb4e:	cd b7       	in	r28, 0x3d	; 61
    eb50:	de b7       	in	r29, 0x3e	; 62
    eb52:	0e 94 e3 8e 	call	0x11dc6	; 0x11dc6 <task_twi2_lcd_header>
    eb56:	0e 94 4d 69 	call	0xd29a	; 0xd29a <init_twi1_hygro>
    eb5a:	0e 94 ca 6c 	call	0xd994	; 0xd994 <init_twi1_gyro>
    eb5e:	50 dd       	rcall	.-1376   	; 0xe600 <init_twi1_baro>
    eb60:	8c e3       	ldi	r24, 0x3C	; 60
    eb62:	9a e3       	ldi	r25, 0x3A	; 58
    eb64:	89 2f       	mov	r24, r25
    eb66:	8f 93       	push	r24
    eb68:	8c e3       	ldi	r24, 0x3C	; 60
    eb6a:	9a e3       	ldi	r25, 0x3A	; 58
    eb6c:	8f 93       	push	r24
    eb6e:	1f 92       	push	r1
    eb70:	80 e8       	ldi	r24, 0x80	; 128
    eb72:	8f 93       	push	r24
    eb74:	80 e3       	ldi	r24, 0x30	; 48
    eb76:	9b e2       	ldi	r25, 0x2B	; 43
    eb78:	89 2f       	mov	r24, r25
    eb7a:	8f 93       	push	r24
    eb7c:	80 e3       	ldi	r24, 0x30	; 48
    eb7e:	9b e2       	ldi	r25, 0x2B	; 43
    eb80:	8f 93       	push	r24
    eb82:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
    eb86:	0f 90       	pop	r0
    eb88:	0f 90       	pop	r0
    eb8a:	0f 90       	pop	r0
    eb8c:	0f 90       	pop	r0
    eb8e:	0f 90       	pop	r0
    eb90:	0f 90       	pop	r0
    eb92:	89 83       	std	Y+1, r24	; 0x01
    eb94:	9a 83       	std	Y+2, r25	; 0x02
    eb96:	89 81       	ldd	r24, Y+1	; 0x01
    eb98:	9a 81       	ldd	r25, Y+2	; 0x02
    eb9a:	81 38       	cpi	r24, 0x81	; 129
    eb9c:	91 05       	cpc	r25, r1
    eb9e:	10 f0       	brcs	.+4      	; 0xeba4 <start_twi1_onboard+0x5e>
    eba0:	80 e8       	ldi	r24, 0x80	; 128
    eba2:	90 e0       	ldi	r25, 0x00	; 0
    eba4:	40 e0       	ldi	r20, 0x00	; 0
    eba6:	68 2f       	mov	r22, r24
    eba8:	80 e3       	ldi	r24, 0x30	; 48
    ebaa:	9b e2       	ldi	r25, 0x2B	; 43
    ebac:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
    ebb0:	00 00       	nop
    ebb2:	0f 90       	pop	r0
    ebb4:	0f 90       	pop	r0
    ebb6:	df 91       	pop	r29
    ebb8:	cf 91       	pop	r28
    ebba:	08 95       	ret

0000ebbc <start_twi2_lcd>:
    ebbc:	2f 92       	push	r2
    ebbe:	3f 92       	push	r3
    ebc0:	4f 92       	push	r4
    ebc2:	5f 92       	push	r5
    ebc4:	6f 92       	push	r6
    ebc6:	7f 92       	push	r7
    ebc8:	8f 92       	push	r8
    ebca:	9f 92       	push	r9
    ebcc:	af 92       	push	r10
    ebce:	bf 92       	push	r11
    ebd0:	cf 92       	push	r12
    ebd2:	df 92       	push	r13
    ebd4:	ef 92       	push	r14
    ebd6:	ff 92       	push	r15
    ebd8:	0f 93       	push	r16
    ebda:	1f 93       	push	r17
    ebdc:	cf 93       	push	r28
    ebde:	df 93       	push	r29
    ebe0:	cd b7       	in	r28, 0x3d	; 61
    ebe2:	de b7       	in	r29, 0x3e	; 62
    ebe4:	eb 97       	sbiw	r28, 0x3b	; 59
    ebe6:	cd bf       	out	0x3d, r28	; 61
    ebe8:	de bf       	out	0x3e, r29	; 62
    ebea:	81 e0       	ldi	r24, 0x01	; 1
    ebec:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ebf0:	81 e0       	ldi	r24, 0x01	; 1
    ebf2:	90 e0       	ldi	r25, 0x00	; 0
    ebf4:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    ebf8:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    ebfc:	81 e0       	ldi	r24, 0x01	; 1
    ebfe:	90 e0       	ldi	r25, 0x00	; 0
    ec00:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ec04:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ec08:	6e e2       	ldi	r22, 0x2E	; 46
    ec0a:	70 e2       	ldi	r23, 0x20	; 32
    ec0c:	80 e8       	ldi	r24, 0x80	; 128
    ec0e:	94 e0       	ldi	r25, 0x04	; 4
    ec10:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    ec14:	80 91 b8 2b 	lds	r24, 0x2BB8	; 0x802bb8 <g_twi2_m_data>
    ec18:	80 93 14 29 	sts	0x2914, r24	; 0x802914 <g_twi2_lcd_version>
    ec1c:	80 91 14 29 	lds	r24, 0x2914	; 0x802914 <g_twi2_lcd_version>
    ec20:	81 31       	cpi	r24, 0x11	; 17
    ec22:	08 f4       	brcc	.+2      	; 0xec26 <start_twi2_lcd+0x6a>
    ec24:	eb c4       	rjmp	.+2518   	; 0xf5fc <start_twi2_lcd+0xa40>
    ec26:	60 e0       	ldi	r22, 0x00	; 0
    ec28:	80 e0       	ldi	r24, 0x00	; 0
    ec2a:	0e 94 39 67 	call	0xce72	; 0xce72 <twi2_set_ledbl>
    ec2e:	82 e0       	ldi	r24, 0x02	; 2
    ec30:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ec34:	80 e1       	ldi	r24, 0x10	; 16
    ec36:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
    ec3a:	81 e0       	ldi	r24, 0x01	; 1
    ec3c:	90 e0       	ldi	r25, 0x00	; 0
    ec3e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ec42:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ec46:	6e e2       	ldi	r22, 0x2E	; 46
    ec48:	70 e2       	ldi	r23, 0x20	; 32
    ec4a:	80 e8       	ldi	r24, 0x80	; 128
    ec4c:	94 e0       	ldi	r25, 0x04	; 4
    ec4e:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    ec52:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    ec56:	dc 01       	movw	r26, r24
    ec58:	cb 01       	movw	r24, r22
    ec5a:	1c 01       	movw	r2, r24
    ec5c:	2d 01       	movw	r4, r26
    ec5e:	61 2c       	mov	r6, r1
    ec60:	71 2c       	mov	r7, r1
    ec62:	43 01       	movw	r8, r6
    ec64:	0f 2e       	mov	r0, r31
    ec66:	f6 e0       	ldi	r31, 0x06	; 6
    ec68:	af 2e       	mov	r10, r31
    ec6a:	f0 2d       	mov	r31, r0
    ec6c:	b1 2c       	mov	r11, r1
    ec6e:	c1 2c       	mov	r12, r1
    ec70:	d1 2c       	mov	r13, r1
    ec72:	e1 2c       	mov	r14, r1
    ec74:	f1 2c       	mov	r15, r1
    ec76:	00 e0       	ldi	r16, 0x00	; 0
    ec78:	10 e0       	ldi	r17, 0x00	; 0
    ec7a:	22 2d       	mov	r18, r2
    ec7c:	33 2d       	mov	r19, r3
    ec7e:	44 2d       	mov	r20, r4
    ec80:	55 2d       	mov	r21, r5
    ec82:	66 2d       	mov	r22, r6
    ec84:	77 2d       	mov	r23, r7
    ec86:	88 2d       	mov	r24, r8
    ec88:	99 2d       	mov	r25, r9
    ec8a:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    ec8e:	22 2e       	mov	r2, r18
    ec90:	33 2e       	mov	r3, r19
    ec92:	44 2e       	mov	r4, r20
    ec94:	55 2e       	mov	r5, r21
    ec96:	66 2e       	mov	r6, r22
    ec98:	77 2e       	mov	r7, r23
    ec9a:	88 2e       	mov	r8, r24
    ec9c:	99 2e       	mov	r9, r25
    ec9e:	a2 2c       	mov	r10, r2
    eca0:	b3 2c       	mov	r11, r3
    eca2:	c4 2c       	mov	r12, r4
    eca4:	d5 2c       	mov	r13, r5
    eca6:	e6 2c       	mov	r14, r6
    eca8:	f7 2c       	mov	r15, r7
    ecaa:	08 2d       	mov	r16, r8
    ecac:	19 2d       	mov	r17, r9
    ecae:	2a 2d       	mov	r18, r10
    ecb0:	3b 2d       	mov	r19, r11
    ecb2:	4c 2d       	mov	r20, r12
    ecb4:	5d 2d       	mov	r21, r13
    ecb6:	6e 2d       	mov	r22, r14
    ecb8:	7f 2d       	mov	r23, r15
    ecba:	80 2f       	mov	r24, r16
    ecbc:	91 2f       	mov	r25, r17
    ecbe:	21 5c       	subi	r18, 0xC1	; 193
    ecc0:	3d 4b       	sbci	r19, 0xBD	; 189
    ecc2:	40 4f       	sbci	r20, 0xF0	; 240
    ecc4:	5f 4f       	sbci	r21, 0xFF	; 255
    ecc6:	6f 4f       	sbci	r22, 0xFF	; 255
    ecc8:	7f 4f       	sbci	r23, 0xFF	; 255
    ecca:	8f 4f       	sbci	r24, 0xFF	; 255
    eccc:	9f 4f       	sbci	r25, 0xFF	; 255
    ecce:	a2 2e       	mov	r10, r18
    ecd0:	b3 2e       	mov	r11, r19
    ecd2:	c4 2e       	mov	r12, r20
    ecd4:	d5 2e       	mov	r13, r21
    ecd6:	e6 2e       	mov	r14, r22
    ecd8:	f7 2e       	mov	r15, r23
    ecda:	08 2f       	mov	r16, r24
    ecdc:	19 2f       	mov	r17, r25
    ecde:	2a 2d       	mov	r18, r10
    ece0:	3b 2d       	mov	r19, r11
    ece2:	4c 2d       	mov	r20, r12
    ece4:	5d 2d       	mov	r21, r13
    ece6:	6e 2d       	mov	r22, r14
    ece8:	7f 2d       	mov	r23, r15
    ecea:	80 2f       	mov	r24, r16
    ecec:	91 2f       	mov	r25, r17
    ecee:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    ecf2:	dc 01       	movw	r26, r24
    ecf4:	cb 01       	movw	r24, r22
    ecf6:	20 e0       	ldi	r18, 0x00	; 0
    ecf8:	34 e2       	ldi	r19, 0x24	; 36
    ecfa:	44 e7       	ldi	r20, 0x74	; 116
    ecfc:	59 e4       	ldi	r21, 0x49	; 73
    ecfe:	bc 01       	movw	r22, r24
    ed00:	cd 01       	movw	r24, r26
    ed02:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    ed06:	dc 01       	movw	r26, r24
    ed08:	cb 01       	movw	r24, r22
    ed0a:	bc 01       	movw	r22, r24
    ed0c:	cd 01       	movw	r24, r26
    ed0e:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    ed12:	a2 2e       	mov	r10, r18
    ed14:	b3 2e       	mov	r11, r19
    ed16:	c4 2e       	mov	r12, r20
    ed18:	d5 2e       	mov	r13, r21
    ed1a:	e6 2e       	mov	r14, r22
    ed1c:	f7 2e       	mov	r15, r23
    ed1e:	08 2f       	mov	r16, r24
    ed20:	19 2f       	mov	r17, r25
    ed22:	d6 01       	movw	r26, r12
    ed24:	c5 01       	movw	r24, r10
    ed26:	bc 01       	movw	r22, r24
    ed28:	cd 01       	movw	r24, r26
    ed2a:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    ed2e:	81 e0       	ldi	r24, 0x01	; 1
    ed30:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
    ed34:	80 e1       	ldi	r24, 0x10	; 16
    ed36:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ed3a:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
    ed3e:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
    ed42:	6e e2       	ldi	r22, 0x2E	; 46
    ed44:	70 e2       	ldi	r23, 0x20	; 32
    ed46:	80 e8       	ldi	r24, 0x80	; 128
    ed48:	94 e0       	ldi	r25, 0x04	; 4
    ed4a:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    ed4e:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    ed52:	dc 01       	movw	r26, r24
    ed54:	cb 01       	movw	r24, r22
    ed56:	9c 01       	movw	r18, r24
    ed58:	ad 01       	movw	r20, r26
    ed5a:	60 e0       	ldi	r22, 0x00	; 0
    ed5c:	70 e0       	ldi	r23, 0x00	; 0
    ed5e:	cb 01       	movw	r24, r22
    ed60:	82 2e       	mov	r8, r18
    ed62:	93 2e       	mov	r9, r19
    ed64:	a4 2e       	mov	r10, r20
    ed66:	b5 2e       	mov	r11, r21
    ed68:	c6 2e       	mov	r12, r22
    ed6a:	d7 2e       	mov	r13, r23
    ed6c:	e8 2e       	mov	r14, r24
    ed6e:	f9 2e       	mov	r15, r25
    ed70:	28 2d       	mov	r18, r8
    ed72:	39 2d       	mov	r19, r9
    ed74:	4a 2d       	mov	r20, r10
    ed76:	5b 2d       	mov	r21, r11
    ed78:	6c 2d       	mov	r22, r12
    ed7a:	7d 2d       	mov	r23, r13
    ed7c:	8e 2d       	mov	r24, r14
    ed7e:	9f 2d       	mov	r25, r15
    ed80:	01 e0       	ldi	r16, 0x01	; 1
    ed82:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    ed86:	2c 83       	std	Y+4, r18	; 0x04
    ed88:	3d 83       	std	Y+5, r19	; 0x05
    ed8a:	4e 83       	std	Y+6, r20	; 0x06
    ed8c:	5f 83       	std	Y+7, r21	; 0x07
    ed8e:	68 87       	std	Y+8, r22	; 0x08
    ed90:	79 87       	std	Y+9, r23	; 0x09
    ed92:	8a 87       	std	Y+10, r24	; 0x0a
    ed94:	9b 87       	std	Y+11, r25	; 0x0b
    ed96:	8c 80       	ldd	r8, Y+4	; 0x04
    ed98:	9d 80       	ldd	r9, Y+5	; 0x05
    ed9a:	ae 80       	ldd	r10, Y+6	; 0x06
    ed9c:	bf 80       	ldd	r11, Y+7	; 0x07
    ed9e:	c8 84       	ldd	r12, Y+8	; 0x08
    eda0:	d9 84       	ldd	r13, Y+9	; 0x09
    eda2:	ea 84       	ldd	r14, Y+10	; 0x0a
    eda4:	fb 84       	ldd	r15, Y+11	; 0x0b
    eda6:	28 2d       	mov	r18, r8
    eda8:	39 2d       	mov	r19, r9
    edaa:	4a 2d       	mov	r20, r10
    edac:	5b 2d       	mov	r21, r11
    edae:	6c 2d       	mov	r22, r12
    edb0:	7d 2d       	mov	r23, r13
    edb2:	8e 2d       	mov	r24, r14
    edb4:	9f 2d       	mov	r25, r15
    edb6:	02 e0       	ldi	r16, 0x02	; 2
    edb8:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    edbc:	2c 87       	std	Y+12, r18	; 0x0c
    edbe:	3d 87       	std	Y+13, r19	; 0x0d
    edc0:	4e 87       	std	Y+14, r20	; 0x0e
    edc2:	5f 87       	std	Y+15, r21	; 0x0f
    edc4:	68 8b       	std	Y+16, r22	; 0x10
    edc6:	79 8b       	std	Y+17, r23	; 0x11
    edc8:	8a 8b       	std	Y+18, r24	; 0x12
    edca:	9b 8b       	std	Y+19, r25	; 0x13
    edcc:	28 2d       	mov	r18, r8
    edce:	39 2d       	mov	r19, r9
    edd0:	4a 2d       	mov	r20, r10
    edd2:	5b 2d       	mov	r21, r11
    edd4:	6c 2d       	mov	r22, r12
    edd6:	7d 2d       	mov	r23, r13
    edd8:	8e 2d       	mov	r24, r14
    edda:	9f 2d       	mov	r25, r15
    eddc:	ac 84       	ldd	r10, Y+12	; 0x0c
    edde:	bd 84       	ldd	r11, Y+13	; 0x0d
    ede0:	ce 84       	ldd	r12, Y+14	; 0x0e
    ede2:	df 84       	ldd	r13, Y+15	; 0x0f
    ede4:	e8 88       	ldd	r14, Y+16	; 0x10
    ede6:	f9 88       	ldd	r15, Y+17	; 0x11
    ede8:	0a 89       	ldd	r16, Y+18	; 0x12
    edea:	1b 89       	ldd	r17, Y+19	; 0x13
    edec:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    edf0:	82 2e       	mov	r8, r18
    edf2:	93 2e       	mov	r9, r19
    edf4:	a4 2e       	mov	r10, r20
    edf6:	b5 2e       	mov	r11, r21
    edf8:	c6 2e       	mov	r12, r22
    edfa:	d7 2e       	mov	r13, r23
    edfc:	e8 2e       	mov	r14, r24
    edfe:	f9 2e       	mov	r15, r25
    ee00:	28 2d       	mov	r18, r8
    ee02:	39 2d       	mov	r19, r9
    ee04:	4a 2d       	mov	r20, r10
    ee06:	5b 2d       	mov	r21, r11
    ee08:	6c 2d       	mov	r22, r12
    ee0a:	7d 2d       	mov	r23, r13
    ee0c:	8e 2d       	mov	r24, r14
    ee0e:	9f 2d       	mov	r25, r15
    ee10:	02 e0       	ldi	r16, 0x02	; 2
    ee12:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    ee16:	2c 8b       	std	Y+20, r18	; 0x14
    ee18:	3d 8b       	std	Y+21, r19	; 0x15
    ee1a:	4e 8b       	std	Y+22, r20	; 0x16
    ee1c:	5f 8b       	std	Y+23, r21	; 0x17
    ee1e:	68 8f       	std	Y+24, r22	; 0x18
    ee20:	79 8f       	std	Y+25, r23	; 0x19
    ee22:	8a 8f       	std	Y+26, r24	; 0x1a
    ee24:	9b 8f       	std	Y+27, r25	; 0x1b
    ee26:	28 2d       	mov	r18, r8
    ee28:	39 2d       	mov	r19, r9
    ee2a:	4a 2d       	mov	r20, r10
    ee2c:	5b 2d       	mov	r21, r11
    ee2e:	6c 2d       	mov	r22, r12
    ee30:	7d 2d       	mov	r23, r13
    ee32:	8e 2d       	mov	r24, r14
    ee34:	9f 2d       	mov	r25, r15
    ee36:	ac 88       	ldd	r10, Y+20	; 0x14
    ee38:	bd 88       	ldd	r11, Y+21	; 0x15
    ee3a:	ce 88       	ldd	r12, Y+22	; 0x16
    ee3c:	df 88       	ldd	r13, Y+23	; 0x17
    ee3e:	e8 8c       	ldd	r14, Y+24	; 0x18
    ee40:	f9 8c       	ldd	r15, Y+25	; 0x19
    ee42:	0a 8d       	ldd	r16, Y+26	; 0x1a
    ee44:	1b 8d       	ldd	r17, Y+27	; 0x1b
    ee46:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    ee4a:	22 2e       	mov	r2, r18
    ee4c:	33 2e       	mov	r3, r19
    ee4e:	44 2e       	mov	r4, r20
    ee50:	55 2e       	mov	r5, r21
    ee52:	66 2e       	mov	r6, r22
    ee54:	77 2e       	mov	r7, r23
    ee56:	88 2e       	mov	r8, r24
    ee58:	99 2e       	mov	r9, r25
    ee5a:	0f 2e       	mov	r0, r31
    ee5c:	f6 e0       	ldi	r31, 0x06	; 6
    ee5e:	af 2e       	mov	r10, r31
    ee60:	f0 2d       	mov	r31, r0
    ee62:	b1 2c       	mov	r11, r1
    ee64:	c1 2c       	mov	r12, r1
    ee66:	d1 2c       	mov	r13, r1
    ee68:	e1 2c       	mov	r14, r1
    ee6a:	f1 2c       	mov	r15, r1
    ee6c:	00 e0       	ldi	r16, 0x00	; 0
    ee6e:	10 e0       	ldi	r17, 0x00	; 0
    ee70:	22 2d       	mov	r18, r2
    ee72:	33 2d       	mov	r19, r3
    ee74:	44 2d       	mov	r20, r4
    ee76:	55 2d       	mov	r21, r5
    ee78:	66 2d       	mov	r22, r6
    ee7a:	77 2d       	mov	r23, r7
    ee7c:	88 2d       	mov	r24, r8
    ee7e:	99 2d       	mov	r25, r9
    ee80:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    ee84:	22 2e       	mov	r2, r18
    ee86:	33 2e       	mov	r3, r19
    ee88:	44 2e       	mov	r4, r20
    ee8a:	55 2e       	mov	r5, r21
    ee8c:	66 2e       	mov	r6, r22
    ee8e:	77 2e       	mov	r7, r23
    ee90:	88 2e       	mov	r8, r24
    ee92:	99 2e       	mov	r9, r25
    ee94:	a2 2c       	mov	r10, r2
    ee96:	b3 2c       	mov	r11, r3
    ee98:	c4 2c       	mov	r12, r4
    ee9a:	d5 2c       	mov	r13, r5
    ee9c:	e6 2c       	mov	r14, r6
    ee9e:	f7 2c       	mov	r15, r7
    eea0:	08 2d       	mov	r16, r8
    eea2:	19 2d       	mov	r17, r9
    eea4:	2a 2d       	mov	r18, r10
    eea6:	3b 2d       	mov	r19, r11
    eea8:	4c 2d       	mov	r20, r12
    eeaa:	5d 2d       	mov	r21, r13
    eeac:	6e 2d       	mov	r22, r14
    eeae:	7f 2d       	mov	r23, r15
    eeb0:	80 2f       	mov	r24, r16
    eeb2:	91 2f       	mov	r25, r17
    eeb4:	29 51       	subi	r18, 0x19	; 25
    eeb6:	3c 4f       	sbci	r19, 0xFC	; 252
    eeb8:	4f 4f       	sbci	r20, 0xFF	; 255
    eeba:	5f 4f       	sbci	r21, 0xFF	; 255
    eebc:	6f 4f       	sbci	r22, 0xFF	; 255
    eebe:	7f 4f       	sbci	r23, 0xFF	; 255
    eec0:	8f 4f       	sbci	r24, 0xFF	; 255
    eec2:	9f 4f       	sbci	r25, 0xFF	; 255
    eec4:	a2 2e       	mov	r10, r18
    eec6:	b3 2e       	mov	r11, r19
    eec8:	c4 2e       	mov	r12, r20
    eeca:	d5 2e       	mov	r13, r21
    eecc:	e6 2e       	mov	r14, r22
    eece:	f7 2e       	mov	r15, r23
    eed0:	08 2f       	mov	r16, r24
    eed2:	19 2f       	mov	r17, r25
    eed4:	2a 2d       	mov	r18, r10
    eed6:	3b 2d       	mov	r19, r11
    eed8:	4c 2d       	mov	r20, r12
    eeda:	5d 2d       	mov	r21, r13
    eedc:	6e 2d       	mov	r22, r14
    eede:	7f 2d       	mov	r23, r15
    eee0:	80 2f       	mov	r24, r16
    eee2:	91 2f       	mov	r25, r17
    eee4:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    eee8:	dc 01       	movw	r26, r24
    eeea:	cb 01       	movw	r24, r22
    eeec:	20 e0       	ldi	r18, 0x00	; 0
    eeee:	30 e0       	ldi	r19, 0x00	; 0
    eef0:	4a e7       	ldi	r20, 0x7A	; 122
    eef2:	54 e4       	ldi	r21, 0x44	; 68
    eef4:	bc 01       	movw	r22, r24
    eef6:	cd 01       	movw	r24, r26
    eef8:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    eefc:	dc 01       	movw	r26, r24
    eefe:	cb 01       	movw	r24, r22
    ef00:	bc 01       	movw	r22, r24
    ef02:	cd 01       	movw	r24, r26
    ef04:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    ef08:	a2 2e       	mov	r10, r18
    ef0a:	b3 2e       	mov	r11, r19
    ef0c:	c4 2e       	mov	r12, r20
    ef0e:	d5 2e       	mov	r13, r21
    ef10:	e6 2e       	mov	r14, r22
    ef12:	f7 2e       	mov	r15, r23
    ef14:	08 2f       	mov	r16, r24
    ef16:	19 2f       	mov	r17, r25
    ef18:	d6 01       	movw	r26, r12
    ef1a:	c5 01       	movw	r24, r10
    ef1c:	bc 01       	movw	r22, r24
    ef1e:	cd 01       	movw	r24, r26
    ef20:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    ef24:	81 e0       	ldi	r24, 0x01	; 1
    ef26:	0e 94 8b 66 	call	0xcd16	; 0xcd16 <twi2_set_leds>
    ef2a:	80 e0       	ldi	r24, 0x00	; 0
    ef2c:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
    ef30:	84 e1       	ldi	r24, 0x14	; 20
    ef32:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ef36:	81 e0       	ldi	r24, 0x01	; 1
    ef38:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
    ef3c:	81 e0       	ldi	r24, 0x01	; 1
    ef3e:	90 e0       	ldi	r25, 0x00	; 0
    ef40:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ef44:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ef48:	6e e2       	ldi	r22, 0x2E	; 46
    ef4a:	70 e2       	ldi	r23, 0x20	; 32
    ef4c:	80 e8       	ldi	r24, 0x80	; 128
    ef4e:	94 e0       	ldi	r25, 0x04	; 4
    ef50:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    ef54:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    ef58:	dc 01       	movw	r26, r24
    ef5a:	cb 01       	movw	r24, r22
    ef5c:	1c 01       	movw	r2, r24
    ef5e:	2d 01       	movw	r4, r26
    ef60:	61 2c       	mov	r6, r1
    ef62:	71 2c       	mov	r7, r1
    ef64:	43 01       	movw	r8, r6
    ef66:	0f 2e       	mov	r0, r31
    ef68:	f6 e0       	ldi	r31, 0x06	; 6
    ef6a:	af 2e       	mov	r10, r31
    ef6c:	f0 2d       	mov	r31, r0
    ef6e:	b1 2c       	mov	r11, r1
    ef70:	c1 2c       	mov	r12, r1
    ef72:	d1 2c       	mov	r13, r1
    ef74:	e1 2c       	mov	r14, r1
    ef76:	f1 2c       	mov	r15, r1
    ef78:	00 e0       	ldi	r16, 0x00	; 0
    ef7a:	10 e0       	ldi	r17, 0x00	; 0
    ef7c:	22 2d       	mov	r18, r2
    ef7e:	33 2d       	mov	r19, r3
    ef80:	44 2d       	mov	r20, r4
    ef82:	55 2d       	mov	r21, r5
    ef84:	66 2d       	mov	r22, r6
    ef86:	77 2d       	mov	r23, r7
    ef88:	88 2d       	mov	r24, r8
    ef8a:	99 2d       	mov	r25, r9
    ef8c:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    ef90:	22 2e       	mov	r2, r18
    ef92:	33 2e       	mov	r3, r19
    ef94:	44 2e       	mov	r4, r20
    ef96:	55 2e       	mov	r5, r21
    ef98:	66 2e       	mov	r6, r22
    ef9a:	77 2e       	mov	r7, r23
    ef9c:	88 2e       	mov	r8, r24
    ef9e:	99 2e       	mov	r9, r25
    efa0:	a2 2c       	mov	r10, r2
    efa2:	b3 2c       	mov	r11, r3
    efa4:	c4 2c       	mov	r12, r4
    efa6:	d5 2c       	mov	r13, r5
    efa8:	e6 2c       	mov	r14, r6
    efaa:	f7 2c       	mov	r15, r7
    efac:	08 2d       	mov	r16, r8
    efae:	19 2d       	mov	r17, r9
    efb0:	2a 2d       	mov	r18, r10
    efb2:	3b 2d       	mov	r19, r11
    efb4:	4c 2d       	mov	r20, r12
    efb6:	5d 2d       	mov	r21, r13
    efb8:	6e 2d       	mov	r22, r14
    efba:	7f 2d       	mov	r23, r15
    efbc:	80 2f       	mov	r24, r16
    efbe:	91 2f       	mov	r25, r17
    efc0:	21 5c       	subi	r18, 0xC1	; 193
    efc2:	3d 4b       	sbci	r19, 0xBD	; 189
    efc4:	40 4f       	sbci	r20, 0xF0	; 240
    efc6:	5f 4f       	sbci	r21, 0xFF	; 255
    efc8:	6f 4f       	sbci	r22, 0xFF	; 255
    efca:	7f 4f       	sbci	r23, 0xFF	; 255
    efcc:	8f 4f       	sbci	r24, 0xFF	; 255
    efce:	9f 4f       	sbci	r25, 0xFF	; 255
    efd0:	a2 2e       	mov	r10, r18
    efd2:	b3 2e       	mov	r11, r19
    efd4:	c4 2e       	mov	r12, r20
    efd6:	d5 2e       	mov	r13, r21
    efd8:	e6 2e       	mov	r14, r22
    efda:	f7 2e       	mov	r15, r23
    efdc:	08 2f       	mov	r16, r24
    efde:	19 2f       	mov	r17, r25
    efe0:	2a 2d       	mov	r18, r10
    efe2:	3b 2d       	mov	r19, r11
    efe4:	4c 2d       	mov	r20, r12
    efe6:	5d 2d       	mov	r21, r13
    efe8:	6e 2d       	mov	r22, r14
    efea:	7f 2d       	mov	r23, r15
    efec:	80 2f       	mov	r24, r16
    efee:	91 2f       	mov	r25, r17
    eff0:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    eff4:	dc 01       	movw	r26, r24
    eff6:	cb 01       	movw	r24, r22
    eff8:	20 e0       	ldi	r18, 0x00	; 0
    effa:	34 e2       	ldi	r19, 0x24	; 36
    effc:	44 e7       	ldi	r20, 0x74	; 116
    effe:	59 e4       	ldi	r21, 0x49	; 73
    f000:	bc 01       	movw	r22, r24
    f002:	cd 01       	movw	r24, r26
    f004:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    f008:	dc 01       	movw	r26, r24
    f00a:	cb 01       	movw	r24, r22
    f00c:	bc 01       	movw	r22, r24
    f00e:	cd 01       	movw	r24, r26
    f010:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    f014:	a2 2e       	mov	r10, r18
    f016:	b3 2e       	mov	r11, r19
    f018:	c4 2e       	mov	r12, r20
    f01a:	d5 2e       	mov	r13, r21
    f01c:	e6 2e       	mov	r14, r22
    f01e:	f7 2e       	mov	r15, r23
    f020:	08 2f       	mov	r16, r24
    f022:	19 2f       	mov	r17, r25
    f024:	d6 01       	movw	r26, r12
    f026:	c5 01       	movw	r24, r10
    f028:	bc 01       	movw	r22, r24
    f02a:	cd 01       	movw	r24, r26
    f02c:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    f030:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <g_bias_pm>
    f034:	0e 94 ec 67 	call	0xcfd8	; 0xcfd8 <twi2_set_bias>
    f038:	69 e1       	ldi	r22, 0x19	; 25
    f03a:	8c e2       	ldi	r24, 0x2C	; 44
    f03c:	0e 94 99 68 	call	0xd132	; 0xd132 <twi2_set_beep>
    f040:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    f044:	dc 01       	movw	r26, r24
    f046:	cb 01       	movw	r24, r22
    f048:	9c 01       	movw	r18, r24
    f04a:	ad 01       	movw	r20, r26
    f04c:	60 e0       	ldi	r22, 0x00	; 0
    f04e:	70 e0       	ldi	r23, 0x00	; 0
    f050:	cb 01       	movw	r24, r22
    f052:	82 2e       	mov	r8, r18
    f054:	93 2e       	mov	r9, r19
    f056:	a4 2e       	mov	r10, r20
    f058:	b5 2e       	mov	r11, r21
    f05a:	c6 2e       	mov	r12, r22
    f05c:	d7 2e       	mov	r13, r23
    f05e:	e8 2e       	mov	r14, r24
    f060:	f9 2e       	mov	r15, r25
    f062:	28 2d       	mov	r18, r8
    f064:	39 2d       	mov	r19, r9
    f066:	4a 2d       	mov	r20, r10
    f068:	5b 2d       	mov	r21, r11
    f06a:	6c 2d       	mov	r22, r12
    f06c:	7d 2d       	mov	r23, r13
    f06e:	8e 2d       	mov	r24, r14
    f070:	9f 2d       	mov	r25, r15
    f072:	02 e0       	ldi	r16, 0x02	; 2
    f074:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f078:	2c 8f       	std	Y+28, r18	; 0x1c
    f07a:	3d 8f       	std	Y+29, r19	; 0x1d
    f07c:	4e 8f       	std	Y+30, r20	; 0x1e
    f07e:	5f 8f       	std	Y+31, r21	; 0x1f
    f080:	68 a3       	std	Y+32, r22	; 0x20
    f082:	79 a3       	std	Y+33, r23	; 0x21
    f084:	8a a3       	std	Y+34, r24	; 0x22
    f086:	9b a3       	std	Y+35, r25	; 0x23
    f088:	8c 8c       	ldd	r8, Y+28	; 0x1c
    f08a:	9d 8c       	ldd	r9, Y+29	; 0x1d
    f08c:	ae 8c       	ldd	r10, Y+30	; 0x1e
    f08e:	bf 8c       	ldd	r11, Y+31	; 0x1f
    f090:	c8 a0       	ldd	r12, Y+32	; 0x20
    f092:	d9 a0       	ldd	r13, Y+33	; 0x21
    f094:	ea a0       	ldd	r14, Y+34	; 0x22
    f096:	fb a0       	ldd	r15, Y+35	; 0x23
    f098:	28 2d       	mov	r18, r8
    f09a:	39 2d       	mov	r19, r9
    f09c:	4a 2d       	mov	r20, r10
    f09e:	5b 2d       	mov	r21, r11
    f0a0:	6c 2d       	mov	r22, r12
    f0a2:	7d 2d       	mov	r23, r13
    f0a4:	8e 2d       	mov	r24, r14
    f0a6:	9f 2d       	mov	r25, r15
    f0a8:	02 e0       	ldi	r16, 0x02	; 2
    f0aa:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f0ae:	2c a3       	std	Y+36, r18	; 0x24
    f0b0:	3d a3       	std	Y+37, r19	; 0x25
    f0b2:	4e a3       	std	Y+38, r20	; 0x26
    f0b4:	5f a3       	std	Y+39, r21	; 0x27
    f0b6:	68 a7       	std	Y+40, r22	; 0x28
    f0b8:	79 a7       	std	Y+41, r23	; 0x29
    f0ba:	8a a7       	std	Y+42, r24	; 0x2a
    f0bc:	9b a7       	std	Y+43, r25	; 0x2b
    f0be:	28 2d       	mov	r18, r8
    f0c0:	39 2d       	mov	r19, r9
    f0c2:	4a 2d       	mov	r20, r10
    f0c4:	5b 2d       	mov	r21, r11
    f0c6:	6c 2d       	mov	r22, r12
    f0c8:	7d 2d       	mov	r23, r13
    f0ca:	8e 2d       	mov	r24, r14
    f0cc:	9f 2d       	mov	r25, r15
    f0ce:	ac a0       	ldd	r10, Y+36	; 0x24
    f0d0:	bd a0       	ldd	r11, Y+37	; 0x25
    f0d2:	ce a0       	ldd	r12, Y+38	; 0x26
    f0d4:	df a0       	ldd	r13, Y+39	; 0x27
    f0d6:	e8 a4       	ldd	r14, Y+40	; 0x28
    f0d8:	f9 a4       	ldd	r15, Y+41	; 0x29
    f0da:	0a a5       	ldd	r16, Y+42	; 0x2a
    f0dc:	1b a5       	ldd	r17, Y+43	; 0x2b
    f0de:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    f0e2:	22 2e       	mov	r2, r18
    f0e4:	33 2e       	mov	r3, r19
    f0e6:	44 2e       	mov	r4, r20
    f0e8:	55 2e       	mov	r5, r21
    f0ea:	66 2e       	mov	r6, r22
    f0ec:	77 2e       	mov	r7, r23
    f0ee:	88 2e       	mov	r8, r24
    f0f0:	99 2e       	mov	r9, r25
    f0f2:	22 2d       	mov	r18, r2
    f0f4:	33 2d       	mov	r19, r3
    f0f6:	44 2d       	mov	r20, r4
    f0f8:	55 2d       	mov	r21, r5
    f0fa:	66 2d       	mov	r22, r6
    f0fc:	77 2d       	mov	r23, r7
    f0fe:	88 2d       	mov	r24, r8
    f100:	99 2d       	mov	r25, r9
    f102:	04 e0       	ldi	r16, 0x04	; 4
    f104:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f108:	a2 2e       	mov	r10, r18
    f10a:	b3 2e       	mov	r11, r19
    f10c:	c4 2e       	mov	r12, r20
    f10e:	d5 2e       	mov	r13, r21
    f110:	e6 2e       	mov	r14, r22
    f112:	f7 2e       	mov	r15, r23
    f114:	08 2f       	mov	r16, r24
    f116:	19 2f       	mov	r17, r25
    f118:	2a 2d       	mov	r18, r10
    f11a:	3b 2d       	mov	r19, r11
    f11c:	4c 2d       	mov	r20, r12
    f11e:	5d 2d       	mov	r21, r13
    f120:	6e 2d       	mov	r22, r14
    f122:	7f 2d       	mov	r23, r15
    f124:	80 2f       	mov	r24, r16
    f126:	91 2f       	mov	r25, r17
    f128:	a2 2c       	mov	r10, r2
    f12a:	b3 2c       	mov	r11, r3
    f12c:	c4 2c       	mov	r12, r4
    f12e:	d5 2c       	mov	r13, r5
    f130:	e6 2c       	mov	r14, r6
    f132:	f7 2c       	mov	r15, r7
    f134:	08 2d       	mov	r16, r8
    f136:	19 2d       	mov	r17, r9
    f138:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
    f13c:	22 2e       	mov	r2, r18
    f13e:	33 2e       	mov	r3, r19
    f140:	44 2e       	mov	r4, r20
    f142:	55 2e       	mov	r5, r21
    f144:	66 2e       	mov	r6, r22
    f146:	77 2e       	mov	r7, r23
    f148:	88 2e       	mov	r8, r24
    f14a:	99 2e       	mov	r9, r25
    f14c:	0f 2e       	mov	r0, r31
    f14e:	f6 e0       	ldi	r31, 0x06	; 6
    f150:	af 2e       	mov	r10, r31
    f152:	f0 2d       	mov	r31, r0
    f154:	b1 2c       	mov	r11, r1
    f156:	c1 2c       	mov	r12, r1
    f158:	d1 2c       	mov	r13, r1
    f15a:	e1 2c       	mov	r14, r1
    f15c:	f1 2c       	mov	r15, r1
    f15e:	00 e0       	ldi	r16, 0x00	; 0
    f160:	10 e0       	ldi	r17, 0x00	; 0
    f162:	22 2d       	mov	r18, r2
    f164:	33 2d       	mov	r19, r3
    f166:	44 2d       	mov	r20, r4
    f168:	55 2d       	mov	r21, r5
    f16a:	66 2d       	mov	r22, r6
    f16c:	77 2d       	mov	r23, r7
    f16e:	88 2d       	mov	r24, r8
    f170:	99 2d       	mov	r25, r9
    f172:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    f176:	22 2e       	mov	r2, r18
    f178:	33 2e       	mov	r3, r19
    f17a:	44 2e       	mov	r4, r20
    f17c:	55 2e       	mov	r5, r21
    f17e:	66 2e       	mov	r6, r22
    f180:	77 2e       	mov	r7, r23
    f182:	88 2e       	mov	r8, r24
    f184:	99 2e       	mov	r9, r25
    f186:	a2 2c       	mov	r10, r2
    f188:	b3 2c       	mov	r11, r3
    f18a:	c4 2c       	mov	r12, r4
    f18c:	d5 2c       	mov	r13, r5
    f18e:	e6 2c       	mov	r14, r6
    f190:	f7 2c       	mov	r15, r7
    f192:	08 2d       	mov	r16, r8
    f194:	19 2d       	mov	r17, r9
    f196:	2a 2d       	mov	r18, r10
    f198:	3b 2d       	mov	r19, r11
    f19a:	4c 2d       	mov	r20, r12
    f19c:	5d 2d       	mov	r21, r13
    f19e:	6e 2d       	mov	r22, r14
    f1a0:	7f 2d       	mov	r23, r15
    f1a2:	80 2f       	mov	r24, r16
    f1a4:	91 2f       	mov	r25, r17
    f1a6:	29 51       	subi	r18, 0x19	; 25
    f1a8:	3c 4f       	sbci	r19, 0xFC	; 252
    f1aa:	4f 4f       	sbci	r20, 0xFF	; 255
    f1ac:	5f 4f       	sbci	r21, 0xFF	; 255
    f1ae:	6f 4f       	sbci	r22, 0xFF	; 255
    f1b0:	7f 4f       	sbci	r23, 0xFF	; 255
    f1b2:	8f 4f       	sbci	r24, 0xFF	; 255
    f1b4:	9f 4f       	sbci	r25, 0xFF	; 255
    f1b6:	a2 2e       	mov	r10, r18
    f1b8:	b3 2e       	mov	r11, r19
    f1ba:	c4 2e       	mov	r12, r20
    f1bc:	d5 2e       	mov	r13, r21
    f1be:	e6 2e       	mov	r14, r22
    f1c0:	f7 2e       	mov	r15, r23
    f1c2:	08 2f       	mov	r16, r24
    f1c4:	19 2f       	mov	r17, r25
    f1c6:	2a 2d       	mov	r18, r10
    f1c8:	3b 2d       	mov	r19, r11
    f1ca:	4c 2d       	mov	r20, r12
    f1cc:	5d 2d       	mov	r21, r13
    f1ce:	6e 2d       	mov	r22, r14
    f1d0:	7f 2d       	mov	r23, r15
    f1d2:	80 2f       	mov	r24, r16
    f1d4:	91 2f       	mov	r25, r17
    f1d6:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    f1da:	dc 01       	movw	r26, r24
    f1dc:	cb 01       	movw	r24, r22
    f1de:	20 e0       	ldi	r18, 0x00	; 0
    f1e0:	30 e0       	ldi	r19, 0x00	; 0
    f1e2:	4a e7       	ldi	r20, 0x7A	; 122
    f1e4:	54 e4       	ldi	r21, 0x44	; 68
    f1e6:	bc 01       	movw	r22, r24
    f1e8:	cd 01       	movw	r24, r26
    f1ea:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    f1ee:	dc 01       	movw	r26, r24
    f1f0:	cb 01       	movw	r24, r22
    f1f2:	bc 01       	movw	r22, r24
    f1f4:	cd 01       	movw	r24, r26
    f1f6:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    f1fa:	a2 2e       	mov	r10, r18
    f1fc:	b3 2e       	mov	r11, r19
    f1fe:	c4 2e       	mov	r12, r20
    f200:	d5 2e       	mov	r13, r21
    f202:	e6 2e       	mov	r14, r22
    f204:	f7 2e       	mov	r15, r23
    f206:	08 2f       	mov	r16, r24
    f208:	19 2f       	mov	r17, r25
    f20a:	d6 01       	movw	r26, r12
    f20c:	c5 01       	movw	r24, r10
    f20e:	bc 01       	movw	r22, r24
    f210:	cd 01       	movw	r24, r26
    f212:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    f216:	19 82       	std	Y+1, r1	; 0x01
    f218:	75 c0       	rjmp	.+234    	; 0xf304 <start_twi2_lcd+0x748>
    f21a:	69 81       	ldd	r22, Y+1	; 0x01
    f21c:	80 e0       	ldi	r24, 0x00	; 0
    f21e:	0e 94 39 67 	call	0xce72	; 0xce72 <twi2_set_ledbl>
    f222:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    f226:	dc 01       	movw	r26, r24
    f228:	cb 01       	movw	r24, r22
    f22a:	1c 01       	movw	r2, r24
    f22c:	2d 01       	movw	r4, r26
    f22e:	61 2c       	mov	r6, r1
    f230:	71 2c       	mov	r7, r1
    f232:	43 01       	movw	r8, r6
    f234:	0f 2e       	mov	r0, r31
    f236:	f6 e0       	ldi	r31, 0x06	; 6
    f238:	af 2e       	mov	r10, r31
    f23a:	f0 2d       	mov	r31, r0
    f23c:	b1 2c       	mov	r11, r1
    f23e:	c1 2c       	mov	r12, r1
    f240:	d1 2c       	mov	r13, r1
    f242:	e1 2c       	mov	r14, r1
    f244:	f1 2c       	mov	r15, r1
    f246:	00 e0       	ldi	r16, 0x00	; 0
    f248:	10 e0       	ldi	r17, 0x00	; 0
    f24a:	22 2d       	mov	r18, r2
    f24c:	33 2d       	mov	r19, r3
    f24e:	44 2d       	mov	r20, r4
    f250:	55 2d       	mov	r21, r5
    f252:	66 2d       	mov	r22, r6
    f254:	77 2d       	mov	r23, r7
    f256:	88 2d       	mov	r24, r8
    f258:	99 2d       	mov	r25, r9
    f25a:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    f25e:	22 2e       	mov	r2, r18
    f260:	33 2e       	mov	r3, r19
    f262:	44 2e       	mov	r4, r20
    f264:	55 2e       	mov	r5, r21
    f266:	66 2e       	mov	r6, r22
    f268:	77 2e       	mov	r7, r23
    f26a:	88 2e       	mov	r8, r24
    f26c:	99 2e       	mov	r9, r25
    f26e:	a2 2c       	mov	r10, r2
    f270:	b3 2c       	mov	r11, r3
    f272:	c4 2c       	mov	r12, r4
    f274:	d5 2c       	mov	r13, r5
    f276:	e6 2c       	mov	r14, r6
    f278:	f7 2c       	mov	r15, r7
    f27a:	08 2d       	mov	r16, r8
    f27c:	19 2d       	mov	r17, r9
    f27e:	2a 2d       	mov	r18, r10
    f280:	3b 2d       	mov	r19, r11
    f282:	4c 2d       	mov	r20, r12
    f284:	5d 2d       	mov	r21, r13
    f286:	6e 2d       	mov	r22, r14
    f288:	7f 2d       	mov	r23, r15
    f28a:	80 2f       	mov	r24, r16
    f28c:	91 2f       	mov	r25, r17
    f28e:	29 51       	subi	r18, 0x19	; 25
    f290:	3c 4f       	sbci	r19, 0xFC	; 252
    f292:	4f 4f       	sbci	r20, 0xFF	; 255
    f294:	5f 4f       	sbci	r21, 0xFF	; 255
    f296:	6f 4f       	sbci	r22, 0xFF	; 255
    f298:	7f 4f       	sbci	r23, 0xFF	; 255
    f29a:	8f 4f       	sbci	r24, 0xFF	; 255
    f29c:	9f 4f       	sbci	r25, 0xFF	; 255
    f29e:	a2 2e       	mov	r10, r18
    f2a0:	b3 2e       	mov	r11, r19
    f2a2:	c4 2e       	mov	r12, r20
    f2a4:	d5 2e       	mov	r13, r21
    f2a6:	e6 2e       	mov	r14, r22
    f2a8:	f7 2e       	mov	r15, r23
    f2aa:	08 2f       	mov	r16, r24
    f2ac:	19 2f       	mov	r17, r25
    f2ae:	2a 2d       	mov	r18, r10
    f2b0:	3b 2d       	mov	r19, r11
    f2b2:	4c 2d       	mov	r20, r12
    f2b4:	5d 2d       	mov	r21, r13
    f2b6:	6e 2d       	mov	r22, r14
    f2b8:	7f 2d       	mov	r23, r15
    f2ba:	80 2f       	mov	r24, r16
    f2bc:	91 2f       	mov	r25, r17
    f2be:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    f2c2:	dc 01       	movw	r26, r24
    f2c4:	cb 01       	movw	r24, r22
    f2c6:	20 e0       	ldi	r18, 0x00	; 0
    f2c8:	30 e0       	ldi	r19, 0x00	; 0
    f2ca:	4a e7       	ldi	r20, 0x7A	; 122
    f2cc:	54 e4       	ldi	r21, 0x44	; 68
    f2ce:	bc 01       	movw	r22, r24
    f2d0:	cd 01       	movw	r24, r26
    f2d2:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    f2d6:	dc 01       	movw	r26, r24
    f2d8:	cb 01       	movw	r24, r22
    f2da:	bc 01       	movw	r22, r24
    f2dc:	cd 01       	movw	r24, r26
    f2de:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    f2e2:	a2 2e       	mov	r10, r18
    f2e4:	b3 2e       	mov	r11, r19
    f2e6:	c4 2e       	mov	r12, r20
    f2e8:	d5 2e       	mov	r13, r21
    f2ea:	e6 2e       	mov	r14, r22
    f2ec:	f7 2e       	mov	r15, r23
    f2ee:	08 2f       	mov	r16, r24
    f2f0:	19 2f       	mov	r17, r25
    f2f2:	d6 01       	movw	r26, r12
    f2f4:	c5 01       	movw	r24, r10
    f2f6:	bc 01       	movw	r22, r24
    f2f8:	cd 01       	movw	r24, r26
    f2fa:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    f2fe:	89 81       	ldd	r24, Y+1	; 0x01
    f300:	8c 5f       	subi	r24, 0xFC	; 252
    f302:	89 83       	std	Y+1, r24	; 0x01
    f304:	89 81       	ldd	r24, Y+1	; 0x01
    f306:	8c 3f       	cpi	r24, 0xFC	; 252
    f308:	08 f4       	brcc	.+2      	; 0xf30c <start_twi2_lcd+0x750>
    f30a:	87 cf       	rjmp	.-242    	; 0xf21a <start_twi2_lcd+0x65e>
    f30c:	69 e1       	ldi	r22, 0x19	; 25
    f30e:	88 e5       	ldi	r24, 0x58	; 88
    f310:	0e 94 99 68 	call	0xd132	; 0xd132 <twi2_set_beep>
    f314:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    f318:	dc 01       	movw	r26, r24
    f31a:	cb 01       	movw	r24, r22
    f31c:	9c 01       	movw	r18, r24
    f31e:	ad 01       	movw	r20, r26
    f320:	60 e0       	ldi	r22, 0x00	; 0
    f322:	70 e0       	ldi	r23, 0x00	; 0
    f324:	cb 01       	movw	r24, r22
    f326:	82 2e       	mov	r8, r18
    f328:	93 2e       	mov	r9, r19
    f32a:	a4 2e       	mov	r10, r20
    f32c:	b5 2e       	mov	r11, r21
    f32e:	c6 2e       	mov	r12, r22
    f330:	d7 2e       	mov	r13, r23
    f332:	e8 2e       	mov	r14, r24
    f334:	f9 2e       	mov	r15, r25
    f336:	28 2d       	mov	r18, r8
    f338:	39 2d       	mov	r19, r9
    f33a:	4a 2d       	mov	r20, r10
    f33c:	5b 2d       	mov	r21, r11
    f33e:	6c 2d       	mov	r22, r12
    f340:	7d 2d       	mov	r23, r13
    f342:	8e 2d       	mov	r24, r14
    f344:	9f 2d       	mov	r25, r15
    f346:	02 e0       	ldi	r16, 0x02	; 2
    f348:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f34c:	2c a7       	std	Y+44, r18	; 0x2c
    f34e:	3d a7       	std	Y+45, r19	; 0x2d
    f350:	4e a7       	std	Y+46, r20	; 0x2e
    f352:	5f a7       	std	Y+47, r21	; 0x2f
    f354:	68 ab       	std	Y+48, r22	; 0x30
    f356:	79 ab       	std	Y+49, r23	; 0x31
    f358:	8a ab       	std	Y+50, r24	; 0x32
    f35a:	9b ab       	std	Y+51, r25	; 0x33
    f35c:	8c a4       	ldd	r8, Y+44	; 0x2c
    f35e:	9d a4       	ldd	r9, Y+45	; 0x2d
    f360:	ae a4       	ldd	r10, Y+46	; 0x2e
    f362:	bf a4       	ldd	r11, Y+47	; 0x2f
    f364:	c8 a8       	ldd	r12, Y+48	; 0x30
    f366:	d9 a8       	ldd	r13, Y+49	; 0x31
    f368:	ea a8       	ldd	r14, Y+50	; 0x32
    f36a:	fb a8       	ldd	r15, Y+51	; 0x33
    f36c:	28 2d       	mov	r18, r8
    f36e:	39 2d       	mov	r19, r9
    f370:	4a 2d       	mov	r20, r10
    f372:	5b 2d       	mov	r21, r11
    f374:	6c 2d       	mov	r22, r12
    f376:	7d 2d       	mov	r23, r13
    f378:	8e 2d       	mov	r24, r14
    f37a:	9f 2d       	mov	r25, r15
    f37c:	02 e0       	ldi	r16, 0x02	; 2
    f37e:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f382:	2c ab       	std	Y+52, r18	; 0x34
    f384:	3d ab       	std	Y+53, r19	; 0x35
    f386:	4e ab       	std	Y+54, r20	; 0x36
    f388:	5f ab       	std	Y+55, r21	; 0x37
    f38a:	68 af       	std	Y+56, r22	; 0x38
    f38c:	79 af       	std	Y+57, r23	; 0x39
    f38e:	8a af       	std	Y+58, r24	; 0x3a
    f390:	9b af       	std	Y+59, r25	; 0x3b
    f392:	28 2d       	mov	r18, r8
    f394:	39 2d       	mov	r19, r9
    f396:	4a 2d       	mov	r20, r10
    f398:	5b 2d       	mov	r21, r11
    f39a:	6c 2d       	mov	r22, r12
    f39c:	7d 2d       	mov	r23, r13
    f39e:	8e 2d       	mov	r24, r14
    f3a0:	9f 2d       	mov	r25, r15
    f3a2:	ac a8       	ldd	r10, Y+52	; 0x34
    f3a4:	bd a8       	ldd	r11, Y+53	; 0x35
    f3a6:	ce a8       	ldd	r12, Y+54	; 0x36
    f3a8:	df a8       	ldd	r13, Y+55	; 0x37
    f3aa:	e8 ac       	ldd	r14, Y+56	; 0x38
    f3ac:	f9 ac       	ldd	r15, Y+57	; 0x39
    f3ae:	0a ad       	ldd	r16, Y+58	; 0x3a
    f3b0:	1b ad       	ldd	r17, Y+59	; 0x3b
    f3b2:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    f3b6:	22 2e       	mov	r2, r18
    f3b8:	33 2e       	mov	r3, r19
    f3ba:	44 2e       	mov	r4, r20
    f3bc:	55 2e       	mov	r5, r21
    f3be:	66 2e       	mov	r6, r22
    f3c0:	77 2e       	mov	r7, r23
    f3c2:	88 2e       	mov	r8, r24
    f3c4:	99 2e       	mov	r9, r25
    f3c6:	22 2d       	mov	r18, r2
    f3c8:	33 2d       	mov	r19, r3
    f3ca:	44 2d       	mov	r20, r4
    f3cc:	55 2d       	mov	r21, r5
    f3ce:	66 2d       	mov	r22, r6
    f3d0:	77 2d       	mov	r23, r7
    f3d2:	88 2d       	mov	r24, r8
    f3d4:	99 2d       	mov	r25, r9
    f3d6:	04 e0       	ldi	r16, 0x04	; 4
    f3d8:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f3dc:	a2 2e       	mov	r10, r18
    f3de:	b3 2e       	mov	r11, r19
    f3e0:	c4 2e       	mov	r12, r20
    f3e2:	d5 2e       	mov	r13, r21
    f3e4:	e6 2e       	mov	r14, r22
    f3e6:	f7 2e       	mov	r15, r23
    f3e8:	08 2f       	mov	r16, r24
    f3ea:	19 2f       	mov	r17, r25
    f3ec:	2a 2d       	mov	r18, r10
    f3ee:	3b 2d       	mov	r19, r11
    f3f0:	4c 2d       	mov	r20, r12
    f3f2:	5d 2d       	mov	r21, r13
    f3f4:	6e 2d       	mov	r22, r14
    f3f6:	7f 2d       	mov	r23, r15
    f3f8:	80 2f       	mov	r24, r16
    f3fa:	91 2f       	mov	r25, r17
    f3fc:	a2 2c       	mov	r10, r2
    f3fe:	b3 2c       	mov	r11, r3
    f400:	c4 2c       	mov	r12, r4
    f402:	d5 2c       	mov	r13, r5
    f404:	e6 2c       	mov	r14, r6
    f406:	f7 2c       	mov	r15, r7
    f408:	08 2d       	mov	r16, r8
    f40a:	19 2d       	mov	r17, r9
    f40c:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
    f410:	22 2e       	mov	r2, r18
    f412:	33 2e       	mov	r3, r19
    f414:	44 2e       	mov	r4, r20
    f416:	55 2e       	mov	r5, r21
    f418:	66 2e       	mov	r6, r22
    f41a:	77 2e       	mov	r7, r23
    f41c:	88 2e       	mov	r8, r24
    f41e:	99 2e       	mov	r9, r25
    f420:	0f 2e       	mov	r0, r31
    f422:	f6 e0       	ldi	r31, 0x06	; 6
    f424:	af 2e       	mov	r10, r31
    f426:	f0 2d       	mov	r31, r0
    f428:	b1 2c       	mov	r11, r1
    f42a:	c1 2c       	mov	r12, r1
    f42c:	d1 2c       	mov	r13, r1
    f42e:	e1 2c       	mov	r14, r1
    f430:	f1 2c       	mov	r15, r1
    f432:	00 e0       	ldi	r16, 0x00	; 0
    f434:	10 e0       	ldi	r17, 0x00	; 0
    f436:	22 2d       	mov	r18, r2
    f438:	33 2d       	mov	r19, r3
    f43a:	44 2d       	mov	r20, r4
    f43c:	55 2d       	mov	r21, r5
    f43e:	66 2d       	mov	r22, r6
    f440:	77 2d       	mov	r23, r7
    f442:	88 2d       	mov	r24, r8
    f444:	99 2d       	mov	r25, r9
    f446:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    f44a:	22 2e       	mov	r2, r18
    f44c:	33 2e       	mov	r3, r19
    f44e:	44 2e       	mov	r4, r20
    f450:	55 2e       	mov	r5, r21
    f452:	66 2e       	mov	r6, r22
    f454:	77 2e       	mov	r7, r23
    f456:	88 2e       	mov	r8, r24
    f458:	99 2e       	mov	r9, r25
    f45a:	a2 2c       	mov	r10, r2
    f45c:	b3 2c       	mov	r11, r3
    f45e:	c4 2c       	mov	r12, r4
    f460:	d5 2c       	mov	r13, r5
    f462:	e6 2c       	mov	r14, r6
    f464:	f7 2c       	mov	r15, r7
    f466:	08 2d       	mov	r16, r8
    f468:	19 2d       	mov	r17, r9
    f46a:	2a 2d       	mov	r18, r10
    f46c:	3b 2d       	mov	r19, r11
    f46e:	4c 2d       	mov	r20, r12
    f470:	5d 2d       	mov	r21, r13
    f472:	6e 2d       	mov	r22, r14
    f474:	7f 2d       	mov	r23, r15
    f476:	80 2f       	mov	r24, r16
    f478:	91 2f       	mov	r25, r17
    f47a:	29 51       	subi	r18, 0x19	; 25
    f47c:	3c 4f       	sbci	r19, 0xFC	; 252
    f47e:	4f 4f       	sbci	r20, 0xFF	; 255
    f480:	5f 4f       	sbci	r21, 0xFF	; 255
    f482:	6f 4f       	sbci	r22, 0xFF	; 255
    f484:	7f 4f       	sbci	r23, 0xFF	; 255
    f486:	8f 4f       	sbci	r24, 0xFF	; 255
    f488:	9f 4f       	sbci	r25, 0xFF	; 255
    f48a:	a2 2e       	mov	r10, r18
    f48c:	b3 2e       	mov	r11, r19
    f48e:	c4 2e       	mov	r12, r20
    f490:	d5 2e       	mov	r13, r21
    f492:	e6 2e       	mov	r14, r22
    f494:	f7 2e       	mov	r15, r23
    f496:	08 2f       	mov	r16, r24
    f498:	19 2f       	mov	r17, r25
    f49a:	2a 2d       	mov	r18, r10
    f49c:	3b 2d       	mov	r19, r11
    f49e:	4c 2d       	mov	r20, r12
    f4a0:	5d 2d       	mov	r21, r13
    f4a2:	6e 2d       	mov	r22, r14
    f4a4:	7f 2d       	mov	r23, r15
    f4a6:	80 2f       	mov	r24, r16
    f4a8:	91 2f       	mov	r25, r17
    f4aa:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    f4ae:	dc 01       	movw	r26, r24
    f4b0:	cb 01       	movw	r24, r22
    f4b2:	20 e0       	ldi	r18, 0x00	; 0
    f4b4:	30 e0       	ldi	r19, 0x00	; 0
    f4b6:	4a e7       	ldi	r20, 0x7A	; 122
    f4b8:	54 e4       	ldi	r21, 0x44	; 68
    f4ba:	bc 01       	movw	r22, r24
    f4bc:	cd 01       	movw	r24, r26
    f4be:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    f4c2:	dc 01       	movw	r26, r24
    f4c4:	cb 01       	movw	r24, r22
    f4c6:	bc 01       	movw	r22, r24
    f4c8:	cd 01       	movw	r24, r26
    f4ca:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    f4ce:	a2 2e       	mov	r10, r18
    f4d0:	b3 2e       	mov	r11, r19
    f4d2:	c4 2e       	mov	r12, r20
    f4d4:	d5 2e       	mov	r13, r21
    f4d6:	e6 2e       	mov	r14, r22
    f4d8:	f7 2e       	mov	r15, r23
    f4da:	08 2f       	mov	r16, r24
    f4dc:	19 2f       	mov	r17, r25
    f4de:	d6 01       	movw	r26, r12
    f4e0:	c5 01       	movw	r24, r10
    f4e2:	bc 01       	movw	r22, r24
    f4e4:	cd 01       	movw	r24, r26
    f4e6:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    f4ea:	80 91 b7 25 	lds	r24, 0x25B7	; 0x8025b7 <g_backlight_mode_pwm>
    f4ee:	90 91 b8 25 	lds	r25, 0x25B8	; 0x8025b8 <g_backlight_mode_pwm+0x1>
    f4f2:	8b 83       	std	Y+3, r24	; 0x03
    f4f4:	8f ef       	ldi	r24, 0xFF	; 255
    f4f6:	8a 83       	std	Y+2, r24	; 0x02
    f4f8:	75 c0       	rjmp	.+234    	; 0xf5e4 <start_twi2_lcd+0xa28>
    f4fa:	6a 81       	ldd	r22, Y+2	; 0x02
    f4fc:	80 e0       	ldi	r24, 0x00	; 0
    f4fe:	0e 94 39 67 	call	0xce72	; 0xce72 <twi2_set_ledbl>
    f502:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    f506:	dc 01       	movw	r26, r24
    f508:	cb 01       	movw	r24, r22
    f50a:	1c 01       	movw	r2, r24
    f50c:	2d 01       	movw	r4, r26
    f50e:	61 2c       	mov	r6, r1
    f510:	71 2c       	mov	r7, r1
    f512:	43 01       	movw	r8, r6
    f514:	0f 2e       	mov	r0, r31
    f516:	f6 e0       	ldi	r31, 0x06	; 6
    f518:	af 2e       	mov	r10, r31
    f51a:	f0 2d       	mov	r31, r0
    f51c:	b1 2c       	mov	r11, r1
    f51e:	c1 2c       	mov	r12, r1
    f520:	d1 2c       	mov	r13, r1
    f522:	e1 2c       	mov	r14, r1
    f524:	f1 2c       	mov	r15, r1
    f526:	00 e0       	ldi	r16, 0x00	; 0
    f528:	10 e0       	ldi	r17, 0x00	; 0
    f52a:	22 2d       	mov	r18, r2
    f52c:	33 2d       	mov	r19, r3
    f52e:	44 2d       	mov	r20, r4
    f530:	55 2d       	mov	r21, r5
    f532:	66 2d       	mov	r22, r6
    f534:	77 2d       	mov	r23, r7
    f536:	88 2d       	mov	r24, r8
    f538:	99 2d       	mov	r25, r9
    f53a:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    f53e:	22 2e       	mov	r2, r18
    f540:	33 2e       	mov	r3, r19
    f542:	44 2e       	mov	r4, r20
    f544:	55 2e       	mov	r5, r21
    f546:	66 2e       	mov	r6, r22
    f548:	77 2e       	mov	r7, r23
    f54a:	88 2e       	mov	r8, r24
    f54c:	99 2e       	mov	r9, r25
    f54e:	a2 2c       	mov	r10, r2
    f550:	b3 2c       	mov	r11, r3
    f552:	c4 2c       	mov	r12, r4
    f554:	d5 2c       	mov	r13, r5
    f556:	e6 2c       	mov	r14, r6
    f558:	f7 2c       	mov	r15, r7
    f55a:	08 2d       	mov	r16, r8
    f55c:	19 2d       	mov	r17, r9
    f55e:	2a 2d       	mov	r18, r10
    f560:	3b 2d       	mov	r19, r11
    f562:	4c 2d       	mov	r20, r12
    f564:	5d 2d       	mov	r21, r13
    f566:	6e 2d       	mov	r22, r14
    f568:	7f 2d       	mov	r23, r15
    f56a:	80 2f       	mov	r24, r16
    f56c:	91 2f       	mov	r25, r17
    f56e:	29 51       	subi	r18, 0x19	; 25
    f570:	3c 4f       	sbci	r19, 0xFC	; 252
    f572:	4f 4f       	sbci	r20, 0xFF	; 255
    f574:	5f 4f       	sbci	r21, 0xFF	; 255
    f576:	6f 4f       	sbci	r22, 0xFF	; 255
    f578:	7f 4f       	sbci	r23, 0xFF	; 255
    f57a:	8f 4f       	sbci	r24, 0xFF	; 255
    f57c:	9f 4f       	sbci	r25, 0xFF	; 255
    f57e:	a2 2e       	mov	r10, r18
    f580:	b3 2e       	mov	r11, r19
    f582:	c4 2e       	mov	r12, r20
    f584:	d5 2e       	mov	r13, r21
    f586:	e6 2e       	mov	r14, r22
    f588:	f7 2e       	mov	r15, r23
    f58a:	08 2f       	mov	r16, r24
    f58c:	19 2f       	mov	r17, r25
    f58e:	2a 2d       	mov	r18, r10
    f590:	3b 2d       	mov	r19, r11
    f592:	4c 2d       	mov	r20, r12
    f594:	5d 2d       	mov	r21, r13
    f596:	6e 2d       	mov	r22, r14
    f598:	7f 2d       	mov	r23, r15
    f59a:	80 2f       	mov	r24, r16
    f59c:	91 2f       	mov	r25, r17
    f59e:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    f5a2:	dc 01       	movw	r26, r24
    f5a4:	cb 01       	movw	r24, r22
    f5a6:	20 e0       	ldi	r18, 0x00	; 0
    f5a8:	30 e0       	ldi	r19, 0x00	; 0
    f5aa:	4a e7       	ldi	r20, 0x7A	; 122
    f5ac:	54 e4       	ldi	r21, 0x44	; 68
    f5ae:	bc 01       	movw	r22, r24
    f5b0:	cd 01       	movw	r24, r26
    f5b2:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    f5b6:	dc 01       	movw	r26, r24
    f5b8:	cb 01       	movw	r24, r22
    f5ba:	bc 01       	movw	r22, r24
    f5bc:	cd 01       	movw	r24, r26
    f5be:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    f5c2:	a2 2e       	mov	r10, r18
    f5c4:	b3 2e       	mov	r11, r19
    f5c6:	c4 2e       	mov	r12, r20
    f5c8:	d5 2e       	mov	r13, r21
    f5ca:	e6 2e       	mov	r14, r22
    f5cc:	f7 2e       	mov	r15, r23
    f5ce:	08 2f       	mov	r16, r24
    f5d0:	19 2f       	mov	r17, r25
    f5d2:	d6 01       	movw	r26, r12
    f5d4:	c5 01       	movw	r24, r10
    f5d6:	bc 01       	movw	r22, r24
    f5d8:	cd 01       	movw	r24, r26
    f5da:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    f5de:	8a 81       	ldd	r24, Y+2	; 0x02
    f5e0:	84 50       	subi	r24, 0x04	; 4
    f5e2:	8a 83       	std	Y+2, r24	; 0x02
    f5e4:	9a 81       	ldd	r25, Y+2	; 0x02
    f5e6:	8b 81       	ldd	r24, Y+3	; 0x03
    f5e8:	98 17       	cp	r25, r24
    f5ea:	08 f0       	brcs	.+2      	; 0xf5ee <start_twi2_lcd+0xa32>
    f5ec:	86 cf       	rjmp	.-244    	; 0xf4fa <start_twi2_lcd+0x93e>
    f5ee:	6b 81       	ldd	r22, Y+3	; 0x03
    f5f0:	80 e0       	ldi	r24, 0x00	; 0
    f5f2:	0e 94 39 67 	call	0xce72	; 0xce72 <twi2_set_ledbl>
    f5f6:	83 e0       	ldi	r24, 0x03	; 3
    f5f8:	0e 94 8b 66 	call	0xcd16	; 0xcd16 <twi2_set_leds>
    f5fc:	00 00       	nop
    f5fe:	eb 96       	adiw	r28, 0x3b	; 59
    f600:	cd bf       	out	0x3d, r28	; 61
    f602:	de bf       	out	0x3e, r29	; 62
    f604:	df 91       	pop	r29
    f606:	cf 91       	pop	r28
    f608:	1f 91       	pop	r17
    f60a:	0f 91       	pop	r16
    f60c:	ff 90       	pop	r15
    f60e:	ef 90       	pop	r14
    f610:	df 90       	pop	r13
    f612:	cf 90       	pop	r12
    f614:	bf 90       	pop	r11
    f616:	af 90       	pop	r10
    f618:	9f 90       	pop	r9
    f61a:	8f 90       	pop	r8
    f61c:	7f 90       	pop	r7
    f61e:	6f 90       	pop	r6
    f620:	5f 90       	pop	r5
    f622:	4f 90       	pop	r4
    f624:	3f 90       	pop	r3
    f626:	2f 90       	pop	r2
    f628:	08 95       	ret

0000f62a <twi_init>:
    f62a:	cf 93       	push	r28
    f62c:	df 93       	push	r29
    f62e:	cd b7       	in	r28, 0x3d	; 61
    f630:	de b7       	in	r29, 0x3e	; 62
    f632:	80 e8       	ldi	r24, 0x80	; 128
    f634:	96 e0       	ldi	r25, 0x06	; 6
    f636:	28 e3       	ldi	r18, 0x38	; 56
    f638:	fc 01       	movw	r30, r24
    f63a:	20 8b       	std	Z+16, r18	; 0x10
    f63c:	80 e8       	ldi	r24, 0x80	; 128
    f63e:	96 e0       	ldi	r25, 0x06	; 6
    f640:	28 e3       	ldi	r18, 0x38	; 56
    f642:	fc 01       	movw	r30, r24
    f644:	21 8b       	std	Z+17, r18	; 0x11
    f646:	80 e4       	ldi	r24, 0x40	; 64
    f648:	96 e0       	ldi	r25, 0x06	; 6
    f64a:	28 e3       	ldi	r18, 0x38	; 56
    f64c:	fc 01       	movw	r30, r24
    f64e:	20 8b       	std	Z+16, r18	; 0x10
    f650:	80 e4       	ldi	r24, 0x40	; 64
    f652:	96 e0       	ldi	r25, 0x06	; 6
    f654:	28 e3       	ldi	r18, 0x38	; 56
    f656:	fc 01       	movw	r30, r24
    f658:	21 8b       	std	Z+17, r18	; 0x11
    f65a:	00 00       	nop
    f65c:	df 91       	pop	r29
    f65e:	cf 91       	pop	r28
    f660:	08 95       	ret

0000f662 <twi_start>:
    f662:	2f 92       	push	r2
    f664:	3f 92       	push	r3
    f666:	4f 92       	push	r4
    f668:	5f 92       	push	r5
    f66a:	6f 92       	push	r6
    f66c:	7f 92       	push	r7
    f66e:	8f 92       	push	r8
    f670:	9f 92       	push	r9
    f672:	af 92       	push	r10
    f674:	bf 92       	push	r11
    f676:	cf 92       	push	r12
    f678:	df 92       	push	r13
    f67a:	ef 92       	push	r14
    f67c:	ff 92       	push	r15
    f67e:	0f 93       	push	r16
    f680:	1f 93       	push	r17
    f682:	cf 93       	push	r28
    f684:	df 93       	push	r29
    f686:	cd b7       	in	r28, 0x3d	; 61
    f688:	de b7       	in	r29, 0x3e	; 62
    f68a:	28 97       	sbiw	r28, 0x08	; 8
    f68c:	cd bf       	out	0x3d, r28	; 61
    f68e:	de bf       	out	0x3e, r29	; 62
    f690:	80 ea       	ldi	r24, 0xA0	; 160
    f692:	94 e0       	ldi	r25, 0x04	; 4
    f694:	0e 94 8e 60 	call	0xc11c	; 0xc11c <sysclk_enable_peripheral_clock>
    f698:	61 e1       	ldi	r22, 0x11	; 17
    f69a:	70 e2       	ldi	r23, 0x20	; 32
    f69c:	80 ea       	ldi	r24, 0xA0	; 160
    f69e:	94 e0       	ldi	r25, 0x04	; 4
    f6a0:	0e 94 51 ba 	call	0x174a2	; 0x174a2 <twi_master_init>
    f6a4:	80 ea       	ldi	r24, 0xA0	; 160
    f6a6:	94 e0       	ldi	r25, 0x04	; 4
    f6a8:	0e 94 fd 61 	call	0xc3fa	; 0xc3fa <twi_master_enable>
    f6ac:	80 e8       	ldi	r24, 0x80	; 128
    f6ae:	94 e0       	ldi	r25, 0x04	; 4
    f6b0:	0e 94 8e 60 	call	0xc11c	; 0xc11c <sysclk_enable_peripheral_clock>
    f6b4:	65 e2       	ldi	r22, 0x25	; 37
    f6b6:	70 e2       	ldi	r23, 0x20	; 32
    f6b8:	80 e8       	ldi	r24, 0x80	; 128
    f6ba:	94 e0       	ldi	r25, 0x04	; 4
    f6bc:	0e 94 51 ba 	call	0x174a2	; 0x174a2 <twi_master_init>
    f6c0:	80 e8       	ldi	r24, 0x80	; 128
    f6c2:	94 e0       	ldi	r25, 0x04	; 4
    f6c4:	0e 94 fd 61 	call	0xc3fa	; 0xc3fa <twi_master_enable>
    f6c8:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
    f6cc:	dc 01       	movw	r26, r24
    f6ce:	cb 01       	movw	r24, r22
    f6d0:	8c 01       	movw	r16, r24
    f6d2:	9d 01       	movw	r18, r26
    f6d4:	40 e0       	ldi	r20, 0x00	; 0
    f6d6:	50 e0       	ldi	r21, 0x00	; 0
    f6d8:	ba 01       	movw	r22, r20
    f6da:	09 83       	std	Y+1, r16	; 0x01
    f6dc:	1a 83       	std	Y+2, r17	; 0x02
    f6de:	2b 83       	std	Y+3, r18	; 0x03
    f6e0:	3c 83       	std	Y+4, r19	; 0x04
    f6e2:	4d 83       	std	Y+5, r20	; 0x05
    f6e4:	5e 83       	std	Y+6, r21	; 0x06
    f6e6:	6f 83       	std	Y+7, r22	; 0x07
    f6e8:	78 87       	std	Y+8, r23	; 0x08
    f6ea:	29 80       	ldd	r2, Y+1	; 0x01
    f6ec:	3a 80       	ldd	r3, Y+2	; 0x02
    f6ee:	4b 80       	ldd	r4, Y+3	; 0x03
    f6f0:	5c 80       	ldd	r5, Y+4	; 0x04
    f6f2:	6d 80       	ldd	r6, Y+5	; 0x05
    f6f4:	7e 80       	ldd	r7, Y+6	; 0x06
    f6f6:	8f 80       	ldd	r8, Y+7	; 0x07
    f6f8:	98 84       	ldd	r9, Y+8	; 0x08
    f6fa:	22 2d       	mov	r18, r2
    f6fc:	33 2d       	mov	r19, r3
    f6fe:	44 2d       	mov	r20, r4
    f700:	55 2d       	mov	r21, r5
    f702:	66 2d       	mov	r22, r6
    f704:	77 2d       	mov	r23, r7
    f706:	88 2d       	mov	r24, r8
    f708:	99 2d       	mov	r25, r9
    f70a:	02 e0       	ldi	r16, 0x02	; 2
    f70c:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f710:	a2 2e       	mov	r10, r18
    f712:	b3 2e       	mov	r11, r19
    f714:	c4 2e       	mov	r12, r20
    f716:	d5 2e       	mov	r13, r21
    f718:	e6 2e       	mov	r14, r22
    f71a:	f7 2e       	mov	r15, r23
    f71c:	08 2f       	mov	r16, r24
    f71e:	19 2f       	mov	r17, r25
    f720:	2a 2c       	mov	r2, r10
    f722:	3b 2c       	mov	r3, r11
    f724:	4c 2c       	mov	r4, r12
    f726:	5d 2c       	mov	r5, r13
    f728:	6e 2c       	mov	r6, r14
    f72a:	7f 2c       	mov	r7, r15
    f72c:	80 2e       	mov	r8, r16
    f72e:	91 2e       	mov	r9, r17
    f730:	22 2d       	mov	r18, r2
    f732:	33 2d       	mov	r19, r3
    f734:	44 2d       	mov	r20, r4
    f736:	55 2d       	mov	r21, r5
    f738:	66 2d       	mov	r22, r6
    f73a:	77 2d       	mov	r23, r7
    f73c:	88 2d       	mov	r24, r8
    f73e:	99 2d       	mov	r25, r9
    f740:	05 e0       	ldi	r16, 0x05	; 5
    f742:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f746:	a2 2e       	mov	r10, r18
    f748:	b3 2e       	mov	r11, r19
    f74a:	c4 2e       	mov	r12, r20
    f74c:	d5 2e       	mov	r13, r21
    f74e:	e6 2e       	mov	r14, r22
    f750:	f7 2e       	mov	r15, r23
    f752:	08 2f       	mov	r16, r24
    f754:	19 2f       	mov	r17, r25
    f756:	2a 2d       	mov	r18, r10
    f758:	3b 2d       	mov	r19, r11
    f75a:	4c 2d       	mov	r20, r12
    f75c:	5d 2d       	mov	r21, r13
    f75e:	6e 2d       	mov	r22, r14
    f760:	7f 2d       	mov	r23, r15
    f762:	80 2f       	mov	r24, r16
    f764:	91 2f       	mov	r25, r17
    f766:	a2 2c       	mov	r10, r2
    f768:	b3 2c       	mov	r11, r3
    f76a:	c4 2c       	mov	r12, r4
    f76c:	d5 2c       	mov	r13, r5
    f76e:	e6 2c       	mov	r14, r6
    f770:	f7 2c       	mov	r15, r7
    f772:	08 2d       	mov	r16, r8
    f774:	19 2d       	mov	r17, r9
    f776:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
    f77a:	a2 2e       	mov	r10, r18
    f77c:	b3 2e       	mov	r11, r19
    f77e:	c4 2e       	mov	r12, r20
    f780:	d5 2e       	mov	r13, r21
    f782:	e6 2e       	mov	r14, r22
    f784:	f7 2e       	mov	r15, r23
    f786:	08 2f       	mov	r16, r24
    f788:	19 2f       	mov	r17, r25
    f78a:	2a 2d       	mov	r18, r10
    f78c:	3b 2d       	mov	r19, r11
    f78e:	4c 2d       	mov	r20, r12
    f790:	5d 2d       	mov	r21, r13
    f792:	6e 2d       	mov	r22, r14
    f794:	7f 2d       	mov	r23, r15
    f796:	80 2f       	mov	r24, r16
    f798:	91 2f       	mov	r25, r17
    f79a:	a9 80       	ldd	r10, Y+1	; 0x01
    f79c:	ba 80       	ldd	r11, Y+2	; 0x02
    f79e:	cb 80       	ldd	r12, Y+3	; 0x03
    f7a0:	dc 80       	ldd	r13, Y+4	; 0x04
    f7a2:	ed 80       	ldd	r14, Y+5	; 0x05
    f7a4:	fe 80       	ldd	r15, Y+6	; 0x06
    f7a6:	0f 81       	ldd	r16, Y+7	; 0x07
    f7a8:	18 85       	ldd	r17, Y+8	; 0x08
    f7aa:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
    f7ae:	a2 2e       	mov	r10, r18
    f7b0:	b3 2e       	mov	r11, r19
    f7b2:	c4 2e       	mov	r12, r20
    f7b4:	d5 2e       	mov	r13, r21
    f7b6:	e6 2e       	mov	r14, r22
    f7b8:	f7 2e       	mov	r15, r23
    f7ba:	08 2f       	mov	r16, r24
    f7bc:	19 2f       	mov	r17, r25
    f7be:	2a 2d       	mov	r18, r10
    f7c0:	3b 2d       	mov	r19, r11
    f7c2:	4c 2d       	mov	r20, r12
    f7c4:	5d 2d       	mov	r21, r13
    f7c6:	6e 2d       	mov	r22, r14
    f7c8:	7f 2d       	mov	r23, r15
    f7ca:	80 2f       	mov	r24, r16
    f7cc:	91 2f       	mov	r25, r17
    f7ce:	03 e0       	ldi	r16, 0x03	; 3
    f7d0:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
    f7d4:	22 2e       	mov	r2, r18
    f7d6:	33 2e       	mov	r3, r19
    f7d8:	44 2e       	mov	r4, r20
    f7da:	55 2e       	mov	r5, r21
    f7dc:	66 2e       	mov	r6, r22
    f7de:	77 2e       	mov	r7, r23
    f7e0:	88 2e       	mov	r8, r24
    f7e2:	99 2e       	mov	r9, r25
    f7e4:	a2 2c       	mov	r10, r2
    f7e6:	b3 2c       	mov	r11, r3
    f7e8:	c4 2c       	mov	r12, r4
    f7ea:	d5 2c       	mov	r13, r5
    f7ec:	e6 2c       	mov	r14, r6
    f7ee:	f7 2c       	mov	r15, r7
    f7f0:	08 2d       	mov	r16, r8
    f7f2:	19 2d       	mov	r17, r9
    f7f4:	2a 2c       	mov	r2, r10
    f7f6:	3b 2c       	mov	r3, r11
    f7f8:	4c 2c       	mov	r4, r12
    f7fa:	5d 2c       	mov	r5, r13
    f7fc:	6e 2c       	mov	r6, r14
    f7fe:	7f 2c       	mov	r7, r15
    f800:	80 2e       	mov	r8, r16
    f802:	91 2e       	mov	r9, r17
    f804:	0f 2e       	mov	r0, r31
    f806:	f6 e0       	ldi	r31, 0x06	; 6
    f808:	af 2e       	mov	r10, r31
    f80a:	f0 2d       	mov	r31, r0
    f80c:	b1 2c       	mov	r11, r1
    f80e:	c1 2c       	mov	r12, r1
    f810:	d1 2c       	mov	r13, r1
    f812:	e1 2c       	mov	r14, r1
    f814:	f1 2c       	mov	r15, r1
    f816:	00 e0       	ldi	r16, 0x00	; 0
    f818:	10 e0       	ldi	r17, 0x00	; 0
    f81a:	22 2d       	mov	r18, r2
    f81c:	33 2d       	mov	r19, r3
    f81e:	44 2d       	mov	r20, r4
    f820:	55 2d       	mov	r21, r5
    f822:	66 2d       	mov	r22, r6
    f824:	77 2d       	mov	r23, r7
    f826:	88 2d       	mov	r24, r8
    f828:	99 2d       	mov	r25, r9
    f82a:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
    f82e:	22 2e       	mov	r2, r18
    f830:	33 2e       	mov	r3, r19
    f832:	44 2e       	mov	r4, r20
    f834:	55 2e       	mov	r5, r21
    f836:	66 2e       	mov	r6, r22
    f838:	77 2e       	mov	r7, r23
    f83a:	88 2e       	mov	r8, r24
    f83c:	99 2e       	mov	r9, r25
    f83e:	a2 2c       	mov	r10, r2
    f840:	b3 2c       	mov	r11, r3
    f842:	c4 2c       	mov	r12, r4
    f844:	d5 2c       	mov	r13, r5
    f846:	e6 2c       	mov	r14, r6
    f848:	f7 2c       	mov	r15, r7
    f84a:	08 2d       	mov	r16, r8
    f84c:	19 2d       	mov	r17, r9
    f84e:	2a 2d       	mov	r18, r10
    f850:	3b 2d       	mov	r19, r11
    f852:	4c 2d       	mov	r20, r12
    f854:	5d 2d       	mov	r21, r13
    f856:	6e 2d       	mov	r22, r14
    f858:	7f 2d       	mov	r23, r15
    f85a:	80 2f       	mov	r24, r16
    f85c:	91 2f       	mov	r25, r17
    f85e:	29 51       	subi	r18, 0x19	; 25
    f860:	3c 4f       	sbci	r19, 0xFC	; 252
    f862:	4f 4f       	sbci	r20, 0xFF	; 255
    f864:	5f 4f       	sbci	r21, 0xFF	; 255
    f866:	6f 4f       	sbci	r22, 0xFF	; 255
    f868:	7f 4f       	sbci	r23, 0xFF	; 255
    f86a:	8f 4f       	sbci	r24, 0xFF	; 255
    f86c:	9f 4f       	sbci	r25, 0xFF	; 255
    f86e:	a2 2e       	mov	r10, r18
    f870:	b3 2e       	mov	r11, r19
    f872:	c4 2e       	mov	r12, r20
    f874:	d5 2e       	mov	r13, r21
    f876:	e6 2e       	mov	r14, r22
    f878:	f7 2e       	mov	r15, r23
    f87a:	08 2f       	mov	r16, r24
    f87c:	19 2f       	mov	r17, r25
    f87e:	2a 2d       	mov	r18, r10
    f880:	3b 2d       	mov	r19, r11
    f882:	4c 2d       	mov	r20, r12
    f884:	5d 2d       	mov	r21, r13
    f886:	6e 2d       	mov	r22, r14
    f888:	7f 2d       	mov	r23, r15
    f88a:	80 2f       	mov	r24, r16
    f88c:	91 2f       	mov	r25, r17
    f88e:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
    f892:	dc 01       	movw	r26, r24
    f894:	cb 01       	movw	r24, r22
    f896:	20 e0       	ldi	r18, 0x00	; 0
    f898:	30 e0       	ldi	r19, 0x00	; 0
    f89a:	4a e7       	ldi	r20, 0x7A	; 122
    f89c:	54 e4       	ldi	r21, 0x44	; 68
    f89e:	bc 01       	movw	r22, r24
    f8a0:	cd 01       	movw	r24, r26
    f8a2:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
    f8a6:	dc 01       	movw	r26, r24
    f8a8:	cb 01       	movw	r24, r22
    f8aa:	bc 01       	movw	r22, r24
    f8ac:	cd 01       	movw	r24, r26
    f8ae:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
    f8b2:	a2 2e       	mov	r10, r18
    f8b4:	b3 2e       	mov	r11, r19
    f8b6:	c4 2e       	mov	r12, r20
    f8b8:	d5 2e       	mov	r13, r21
    f8ba:	e6 2e       	mov	r14, r22
    f8bc:	f7 2e       	mov	r15, r23
    f8be:	08 2f       	mov	r16, r24
    f8c0:	19 2f       	mov	r17, r25
    f8c2:	d6 01       	movw	r26, r12
    f8c4:	c5 01       	movw	r24, r10
    f8c6:	bc 01       	movw	r22, r24
    f8c8:	cd 01       	movw	r24, r26
    f8ca:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
    f8ce:	76 d9       	rcall	.-3348   	; 0xebbc <start_twi2_lcd>
    f8d0:	3a d9       	rcall	.-3468   	; 0xeb46 <start_twi1_onboard>
    f8d2:	00 00       	nop
    f8d4:	28 96       	adiw	r28, 0x08	; 8
    f8d6:	cd bf       	out	0x3d, r28	; 61
    f8d8:	de bf       	out	0x3e, r29	; 62
    f8da:	df 91       	pop	r29
    f8dc:	cf 91       	pop	r28
    f8de:	1f 91       	pop	r17
    f8e0:	0f 91       	pop	r16
    f8e2:	ff 90       	pop	r15
    f8e4:	ef 90       	pop	r14
    f8e6:	df 90       	pop	r13
    f8e8:	cf 90       	pop	r12
    f8ea:	bf 90       	pop	r11
    f8ec:	af 90       	pop	r10
    f8ee:	9f 90       	pop	r9
    f8f0:	8f 90       	pop	r8
    f8f2:	7f 90       	pop	r7
    f8f4:	6f 90       	pop	r6
    f8f6:	5f 90       	pop	r5
    f8f8:	4f 90       	pop	r4
    f8fa:	3f 90       	pop	r3
    f8fc:	2f 90       	pop	r2
    f8fe:	08 95       	ret

0000f900 <service_twi1_hygro>:
    f900:	cf 93       	push	r28
    f902:	df 93       	push	r29
    f904:	00 d0       	rcall	.+0      	; 0xf906 <service_twi1_hygro+0x6>
    f906:	00 d0       	rcall	.+0      	; 0xf908 <service_twi1_hygro+0x8>
    f908:	cd b7       	in	r28, 0x3d	; 61
    f90a:	de b7       	in	r29, 0x3e	; 62
    f90c:	6a 83       	std	Y+2, r22	; 0x02
    f90e:	7b 83       	std	Y+3, r23	; 0x03
    f910:	8c 83       	std	Y+4, r24	; 0x04
    f912:	9d 83       	std	Y+5, r25	; 0x05
    f914:	4e 83       	std	Y+6, r20	; 0x06
    f916:	9e 81       	ldd	r25, Y+6	; 0x06
    f918:	81 e0       	ldi	r24, 0x01	; 1
    f91a:	89 27       	eor	r24, r25
    f91c:	88 23       	and	r24, r24
    f91e:	11 f0       	breq	.+4      	; 0xf924 <service_twi1_hygro+0x24>
    f920:	80 e0       	ldi	r24, 0x00	; 0
    f922:	63 c0       	rjmp	.+198    	; 0xf9ea <service_twi1_hygro+0xea>
    f924:	80 91 2d 2a 	lds	r24, 0x2A2D	; 0x802a2d <g_twi1_lock>
    f928:	88 23       	and	r24, r24
    f92a:	11 f0       	breq	.+4      	; 0xf930 <service_twi1_hygro+0x30>
    f92c:	80 e0       	ldi	r24, 0x00	; 0
    f92e:	5d c0       	rjmp	.+186    	; 0xf9ea <service_twi1_hygro+0xea>
    f930:	84 e4       	ldi	r24, 0x44	; 68
    f932:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f936:	80 ee       	ldi	r24, 0xE0	; 224
    f938:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f93c:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    f940:	82 e0       	ldi	r24, 0x02	; 2
    f942:	90 e0       	ldi	r25, 0x00	; 0
    f944:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f948:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f94c:	85 e0       	ldi	r24, 0x05	; 5
    f94e:	90 e0       	ldi	r25, 0x00	; 0
    f950:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f954:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f958:	6a e1       	ldi	r22, 0x1A	; 26
    f95a:	70 e2       	ldi	r23, 0x20	; 32
    f95c:	80 ea       	ldi	r24, 0xA0	; 160
    f95e:	94 e0       	ldi	r25, 0x04	; 4
    f960:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    f964:	89 83       	std	Y+1, r24	; 0x01
    f966:	89 81       	ldd	r24, Y+1	; 0x01
    f968:	88 23       	and	r24, r24
    f96a:	01 f5       	brne	.+64     	; 0xf9ac <service_twi1_hygro+0xac>
    f96c:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    f970:	88 2f       	mov	r24, r24
    f972:	90 e0       	ldi	r25, 0x00	; 0
    f974:	38 2f       	mov	r19, r24
    f976:	22 27       	eor	r18, r18
    f978:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    f97c:	88 2f       	mov	r24, r24
    f97e:	90 e0       	ldi	r25, 0x00	; 0
    f980:	82 2b       	or	r24, r18
    f982:	93 2b       	or	r25, r19
    f984:	80 93 0a 29 	sts	0x290A, r24	; 0x80290a <g_twi1_hygro_S_T>
    f988:	90 93 0b 29 	sts	0x290B, r25	; 0x80290b <g_twi1_hygro_S_T+0x1>
    f98c:	80 91 b3 2b 	lds	r24, 0x2BB3	; 0x802bb3 <g_twi1_m_data+0x3>
    f990:	88 2f       	mov	r24, r24
    f992:	90 e0       	ldi	r25, 0x00	; 0
    f994:	38 2f       	mov	r19, r24
    f996:	22 27       	eor	r18, r18
    f998:	80 91 b4 2b 	lds	r24, 0x2BB4	; 0x802bb4 <g_twi1_m_data+0x4>
    f99c:	88 2f       	mov	r24, r24
    f99e:	90 e0       	ldi	r25, 0x00	; 0
    f9a0:	82 2b       	or	r24, r18
    f9a2:	93 2b       	or	r25, r19
    f9a4:	80 93 0c 29 	sts	0x290C, r24	; 0x80290c <g_twi1_hygro_S_RH>
    f9a8:	90 93 0d 29 	sts	0x290D, r25	; 0x80290d <g_twi1_hygro_S_RH+0x1>
    f9ac:	84 e4       	ldi	r24, 0x44	; 68
    f9ae:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f9b2:	84 e2       	ldi	r24, 0x24	; 36
    f9b4:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f9b8:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    f9bc:	82 e0       	ldi	r24, 0x02	; 2
    f9be:	90 e0       	ldi	r25, 0x00	; 0
    f9c0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f9c4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f9c8:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    f9cc:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    f9d0:	6a e1       	ldi	r22, 0x1A	; 26
    f9d2:	70 e2       	ldi	r23, 0x20	; 32
    f9d4:	80 ea       	ldi	r24, 0xA0	; 160
    f9d6:	94 e0       	ldi	r25, 0x04	; 4
    f9d8:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    f9dc:	89 83       	std	Y+1, r24	; 0x01
    f9de:	89 81       	ldd	r24, Y+1	; 0x01
    f9e0:	88 23       	and	r24, r24
    f9e2:	11 f4       	brne	.+4      	; 0xf9e8 <service_twi1_hygro+0xe8>
    f9e4:	81 e0       	ldi	r24, 0x01	; 1
    f9e6:	01 c0       	rjmp	.+2      	; 0xf9ea <service_twi1_hygro+0xea>
    f9e8:	80 e0       	ldi	r24, 0x00	; 0
    f9ea:	26 96       	adiw	r28, 0x06	; 6
    f9ec:	cd bf       	out	0x3d, r28	; 61
    f9ee:	de bf       	out	0x3e, r29	; 62
    f9f0:	df 91       	pop	r29
    f9f2:	cf 91       	pop	r28
    f9f4:	08 95       	ret

0000f9f6 <service_twi1_gyro>:
    f9f6:	cf 93       	push	r28
    f9f8:	df 93       	push	r29
    f9fa:	00 d0       	rcall	.+0      	; 0xf9fc <service_twi1_gyro+0x6>
    f9fc:	00 d0       	rcall	.+0      	; 0xf9fe <service_twi1_gyro+0x8>
    f9fe:	cd b7       	in	r28, 0x3d	; 61
    fa00:	de b7       	in	r29, 0x3e	; 62
    fa02:	6a 83       	std	Y+2, r22	; 0x02
    fa04:	7b 83       	std	Y+3, r23	; 0x03
    fa06:	8c 83       	std	Y+4, r24	; 0x04
    fa08:	9d 83       	std	Y+5, r25	; 0x05
    fa0a:	4e 83       	std	Y+6, r20	; 0x06
    fa0c:	9e 81       	ldd	r25, Y+6	; 0x06
    fa0e:	81 e0       	ldi	r24, 0x01	; 1
    fa10:	89 27       	eor	r24, r25
    fa12:	88 23       	and	r24, r24
    fa14:	11 f0       	breq	.+4      	; 0xfa1a <service_twi1_gyro+0x24>
    fa16:	80 e0       	ldi	r24, 0x00	; 0
    fa18:	88 c1       	rjmp	.+784    	; 0xfd2a <service_twi1_gyro+0x334>
    fa1a:	80 91 2d 2a 	lds	r24, 0x2A2D	; 0x802a2d <g_twi1_lock>
    fa1e:	88 23       	and	r24, r24
    fa20:	11 f0       	breq	.+4      	; 0xfa26 <service_twi1_gyro+0x30>
    fa22:	80 e0       	ldi	r24, 0x00	; 0
    fa24:	82 c1       	rjmp	.+772    	; 0xfd2a <service_twi1_gyro+0x334>
    fa26:	88 e6       	ldi	r24, 0x68	; 104
    fa28:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    fa2c:	8b e3       	ldi	r24, 0x3B	; 59
    fa2e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fa32:	81 e0       	ldi	r24, 0x01	; 1
    fa34:	90 e0       	ldi	r25, 0x00	; 0
    fa36:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    fa3a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    fa3e:	88 e0       	ldi	r24, 0x08	; 8
    fa40:	90 e0       	ldi	r25, 0x00	; 0
    fa42:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fa46:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fa4a:	6a e1       	ldi	r22, 0x1A	; 26
    fa4c:	70 e2       	ldi	r23, 0x20	; 32
    fa4e:	80 ea       	ldi	r24, 0xA0	; 160
    fa50:	94 e0       	ldi	r25, 0x04	; 4
    fa52:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    fa56:	89 83       	std	Y+1, r24	; 0x01
    fa58:	89 81       	ldd	r24, Y+1	; 0x01
    fa5a:	88 23       	and	r24, r24
    fa5c:	11 f0       	breq	.+4      	; 0xfa62 <service_twi1_gyro+0x6c>
    fa5e:	80 e0       	ldi	r24, 0x00	; 0
    fa60:	64 c1       	rjmp	.+712    	; 0xfd2a <service_twi1_gyro+0x334>
    fa62:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    fa66:	88 2f       	mov	r24, r24
    fa68:	90 e0       	ldi	r25, 0x00	; 0
    fa6a:	38 2f       	mov	r19, r24
    fa6c:	22 27       	eor	r18, r18
    fa6e:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    fa72:	88 2f       	mov	r24, r24
    fa74:	90 e0       	ldi	r25, 0x00	; 0
    fa76:	82 2b       	or	r24, r18
    fa78:	93 2b       	or	r25, r19
    fa7a:	80 93 91 28 	sts	0x2891, r24	; 0x802891 <g_twi1_gyro_1_accel_x>
    fa7e:	90 93 92 28 	sts	0x2892, r25	; 0x802892 <g_twi1_gyro_1_accel_x+0x1>
    fa82:	80 91 b2 2b 	lds	r24, 0x2BB2	; 0x802bb2 <g_twi1_m_data+0x2>
    fa86:	88 2f       	mov	r24, r24
    fa88:	90 e0       	ldi	r25, 0x00	; 0
    fa8a:	38 2f       	mov	r19, r24
    fa8c:	22 27       	eor	r18, r18
    fa8e:	80 91 b3 2b 	lds	r24, 0x2BB3	; 0x802bb3 <g_twi1_m_data+0x3>
    fa92:	88 2f       	mov	r24, r24
    fa94:	90 e0       	ldi	r25, 0x00	; 0
    fa96:	82 2b       	or	r24, r18
    fa98:	93 2b       	or	r25, r19
    fa9a:	80 93 93 28 	sts	0x2893, r24	; 0x802893 <g_twi1_gyro_1_accel_y>
    fa9e:	90 93 94 28 	sts	0x2894, r25	; 0x802894 <g_twi1_gyro_1_accel_y+0x1>
    faa2:	80 91 b4 2b 	lds	r24, 0x2BB4	; 0x802bb4 <g_twi1_m_data+0x4>
    faa6:	88 2f       	mov	r24, r24
    faa8:	90 e0       	ldi	r25, 0x00	; 0
    faaa:	38 2f       	mov	r19, r24
    faac:	22 27       	eor	r18, r18
    faae:	80 91 b5 2b 	lds	r24, 0x2BB5	; 0x802bb5 <g_twi1_m_data+0x5>
    fab2:	88 2f       	mov	r24, r24
    fab4:	90 e0       	ldi	r25, 0x00	; 0
    fab6:	82 2b       	or	r24, r18
    fab8:	93 2b       	or	r25, r19
    faba:	80 93 95 28 	sts	0x2895, r24	; 0x802895 <g_twi1_gyro_1_accel_z>
    fabe:	90 93 96 28 	sts	0x2896, r25	; 0x802896 <g_twi1_gyro_1_accel_z+0x1>
    fac2:	80 91 b6 2b 	lds	r24, 0x2BB6	; 0x802bb6 <g_twi1_m_data+0x6>
    fac6:	88 2f       	mov	r24, r24
    fac8:	90 e0       	ldi	r25, 0x00	; 0
    faca:	38 2f       	mov	r19, r24
    facc:	22 27       	eor	r18, r18
    face:	80 91 b7 2b 	lds	r24, 0x2BB7	; 0x802bb7 <g_twi1_m_data+0x7>
    fad2:	88 2f       	mov	r24, r24
    fad4:	90 e0       	ldi	r25, 0x00	; 0
    fad6:	82 2b       	or	r24, r18
    fad8:	93 2b       	or	r25, r19
    fada:	80 93 89 28 	sts	0x2889, r24	; 0x802889 <g_twi1_gyro_1_temp>
    fade:	90 93 8a 28 	sts	0x288A, r25	; 0x80288a <g_twi1_gyro_1_temp+0x1>
    fae2:	88 e6       	ldi	r24, 0x68	; 104
    fae4:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    fae8:	83 e4       	ldi	r24, 0x43	; 67
    faea:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    faee:	81 e0       	ldi	r24, 0x01	; 1
    faf0:	90 e0       	ldi	r25, 0x00	; 0
    faf2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    faf6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    fafa:	86 e0       	ldi	r24, 0x06	; 6
    fafc:	90 e0       	ldi	r25, 0x00	; 0
    fafe:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fb02:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fb06:	6a e1       	ldi	r22, 0x1A	; 26
    fb08:	70 e2       	ldi	r23, 0x20	; 32
    fb0a:	80 ea       	ldi	r24, 0xA0	; 160
    fb0c:	94 e0       	ldi	r25, 0x04	; 4
    fb0e:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    fb12:	89 83       	std	Y+1, r24	; 0x01
    fb14:	89 81       	ldd	r24, Y+1	; 0x01
    fb16:	88 23       	and	r24, r24
    fb18:	11 f0       	breq	.+4      	; 0xfb1e <service_twi1_gyro+0x128>
    fb1a:	80 e0       	ldi	r24, 0x00	; 0
    fb1c:	06 c1       	rjmp	.+524    	; 0xfd2a <service_twi1_gyro+0x334>
    fb1e:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    fb22:	88 2f       	mov	r24, r24
    fb24:	90 e0       	ldi	r25, 0x00	; 0
    fb26:	38 2f       	mov	r19, r24
    fb28:	22 27       	eor	r18, r18
    fb2a:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    fb2e:	88 2f       	mov	r24, r24
    fb30:	90 e0       	ldi	r25, 0x00	; 0
    fb32:	82 2b       	or	r24, r18
    fb34:	93 2b       	or	r25, r19
    fb36:	80 93 a9 28 	sts	0x28A9, r24	; 0x8028a9 <g_twi1_gyro_1_gyro_x>
    fb3a:	90 93 aa 28 	sts	0x28AA, r25	; 0x8028aa <g_twi1_gyro_1_gyro_x+0x1>
    fb3e:	80 91 b2 2b 	lds	r24, 0x2BB2	; 0x802bb2 <g_twi1_m_data+0x2>
    fb42:	88 2f       	mov	r24, r24
    fb44:	90 e0       	ldi	r25, 0x00	; 0
    fb46:	38 2f       	mov	r19, r24
    fb48:	22 27       	eor	r18, r18
    fb4a:	80 91 b3 2b 	lds	r24, 0x2BB3	; 0x802bb3 <g_twi1_m_data+0x3>
    fb4e:	88 2f       	mov	r24, r24
    fb50:	90 e0       	ldi	r25, 0x00	; 0
    fb52:	82 2b       	or	r24, r18
    fb54:	93 2b       	or	r25, r19
    fb56:	80 93 ab 28 	sts	0x28AB, r24	; 0x8028ab <g_twi1_gyro_1_gyro_y>
    fb5a:	90 93 ac 28 	sts	0x28AC, r25	; 0x8028ac <g_twi1_gyro_1_gyro_y+0x1>
    fb5e:	80 91 b4 2b 	lds	r24, 0x2BB4	; 0x802bb4 <g_twi1_m_data+0x4>
    fb62:	88 2f       	mov	r24, r24
    fb64:	90 e0       	ldi	r25, 0x00	; 0
    fb66:	38 2f       	mov	r19, r24
    fb68:	22 27       	eor	r18, r18
    fb6a:	80 91 b5 2b 	lds	r24, 0x2BB5	; 0x802bb5 <g_twi1_m_data+0x5>
    fb6e:	88 2f       	mov	r24, r24
    fb70:	90 e0       	ldi	r25, 0x00	; 0
    fb72:	82 2b       	or	r24, r18
    fb74:	93 2b       	or	r25, r19
    fb76:	80 93 ad 28 	sts	0x28AD, r24	; 0x8028ad <g_twi1_gyro_1_gyro_z>
    fb7a:	90 93 ae 28 	sts	0x28AE, r25	; 0x8028ae <g_twi1_gyro_1_gyro_z+0x1>
    fb7e:	80 91 c1 28 	lds	r24, 0x28C1	; 0x8028c1 <g_twi1_gyro_gyro_offset_set__flag>
    fb82:	88 23       	and	r24, r24
    fb84:	21 f0       	breq	.+8      	; 0xfb8e <service_twi1_gyro+0x198>
    fb86:	10 92 c1 28 	sts	0x28C1, r1	; 0x8028c1 <g_twi1_gyro_gyro_offset_set__flag>
    fb8a:	0e 94 03 6c 	call	0xd806	; 0xd806 <twi1_gyro_gyro_offset_set>
    fb8e:	80 91 c2 28 	lds	r24, 0x28C2	; 0x8028c2 <g_twi1_gyro_accel_offset_set__flag>
    fb92:	88 23       	and	r24, r24
    fb94:	21 f0       	breq	.+8      	; 0xfb9e <service_twi1_gyro+0x1a8>
    fb96:	10 92 c2 28 	sts	0x28C2, r1	; 0x8028c2 <g_twi1_gyro_accel_offset_set__flag>
    fb9a:	0e 94 4f 6c 	call	0xd89e	; 0xd89e <twi1_gyro_accel_offset_set>
    fb9e:	8c e0       	ldi	r24, 0x0C	; 12
    fba0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    fba4:	82 e0       	ldi	r24, 0x02	; 2
    fba6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fbaa:	81 e0       	ldi	r24, 0x01	; 1
    fbac:	90 e0       	ldi	r25, 0x00	; 0
    fbae:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    fbb2:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    fbb6:	81 e0       	ldi	r24, 0x01	; 1
    fbb8:	90 e0       	ldi	r25, 0x00	; 0
    fbba:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fbbe:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fbc2:	6a e1       	ldi	r22, 0x1A	; 26
    fbc4:	70 e2       	ldi	r23, 0x20	; 32
    fbc6:	80 ea       	ldi	r24, 0xA0	; 160
    fbc8:	94 e0       	ldi	r25, 0x04	; 4
    fbca:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    fbce:	89 83       	std	Y+1, r24	; 0x01
    fbd0:	89 81       	ldd	r24, Y+1	; 0x01
    fbd2:	88 23       	and	r24, r24
    fbd4:	11 f0       	breq	.+4      	; 0xfbda <service_twi1_gyro+0x1e4>
    fbd6:	80 e0       	ldi	r24, 0x00	; 0
    fbd8:	a8 c0       	rjmp	.+336    	; 0xfd2a <service_twi1_gyro+0x334>
    fbda:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    fbde:	88 2f       	mov	r24, r24
    fbe0:	90 e0       	ldi	r25, 0x00	; 0
    fbe2:	81 70       	andi	r24, 0x01	; 1
    fbe4:	99 27       	eor	r25, r25
    fbe6:	89 2b       	or	r24, r25
    fbe8:	11 f4       	brne	.+4      	; 0xfbee <service_twi1_gyro+0x1f8>
    fbea:	80 e0       	ldi	r24, 0x00	; 0
    fbec:	9e c0       	rjmp	.+316    	; 0xfd2a <service_twi1_gyro+0x334>
    fbee:	8c e0       	ldi	r24, 0x0C	; 12
    fbf0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    fbf4:	83 e0       	ldi	r24, 0x03	; 3
    fbf6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fbfa:	81 e0       	ldi	r24, 0x01	; 1
    fbfc:	90 e0       	ldi	r25, 0x00	; 0
    fbfe:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    fc02:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    fc06:	86 e0       	ldi	r24, 0x06	; 6
    fc08:	90 e0       	ldi	r25, 0x00	; 0
    fc0a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fc0e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fc12:	6a e1       	ldi	r22, 0x1A	; 26
    fc14:	70 e2       	ldi	r23, 0x20	; 32
    fc16:	80 ea       	ldi	r24, 0xA0	; 160
    fc18:	94 e0       	ldi	r25, 0x04	; 4
    fc1a:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    fc1e:	89 83       	std	Y+1, r24	; 0x01
    fc20:	89 81       	ldd	r24, Y+1	; 0x01
    fc22:	88 23       	and	r24, r24
    fc24:	11 f0       	breq	.+4      	; 0xfc2a <service_twi1_gyro+0x234>
    fc26:	80 e0       	ldi	r24, 0x00	; 0
    fc28:	80 c0       	rjmp	.+256    	; 0xfd2a <service_twi1_gyro+0x334>
    fc2a:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    fc2e:	88 2f       	mov	r24, r24
    fc30:	90 e0       	ldi	r25, 0x00	; 0
    fc32:	38 2f       	mov	r19, r24
    fc34:	22 27       	eor	r18, r18
    fc36:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    fc3a:	88 2f       	mov	r24, r24
    fc3c:	90 e0       	ldi	r25, 0x00	; 0
    fc3e:	82 2b       	or	r24, r18
    fc40:	93 2b       	or	r25, r19
    fc42:	9c 01       	movw	r18, r24
    fc44:	80 91 c7 28 	lds	r24, 0x28C7	; 0x8028c7 <g_twi1_gyro_2_ofsx>
    fc48:	90 91 c8 28 	lds	r25, 0x28C8	; 0x8028c8 <g_twi1_gyro_2_ofsx+0x1>
    fc4c:	82 0f       	add	r24, r18
    fc4e:	93 1f       	adc	r25, r19
    fc50:	80 93 cd 28 	sts	0x28CD, r24	; 0x8028cd <g_twi1_gyro_2_mag_x>
    fc54:	90 93 ce 28 	sts	0x28CE, r25	; 0x8028ce <g_twi1_gyro_2_mag_x+0x1>
    fc58:	80 91 b3 2b 	lds	r24, 0x2BB3	; 0x802bb3 <g_twi1_m_data+0x3>
    fc5c:	88 2f       	mov	r24, r24
    fc5e:	90 e0       	ldi	r25, 0x00	; 0
    fc60:	38 2f       	mov	r19, r24
    fc62:	22 27       	eor	r18, r18
    fc64:	80 91 b2 2b 	lds	r24, 0x2BB2	; 0x802bb2 <g_twi1_m_data+0x2>
    fc68:	88 2f       	mov	r24, r24
    fc6a:	90 e0       	ldi	r25, 0x00	; 0
    fc6c:	82 2b       	or	r24, r18
    fc6e:	93 2b       	or	r25, r19
    fc70:	9c 01       	movw	r18, r24
    fc72:	80 91 c9 28 	lds	r24, 0x28C9	; 0x8028c9 <g_twi1_gyro_2_ofsy>
    fc76:	90 91 ca 28 	lds	r25, 0x28CA	; 0x8028ca <g_twi1_gyro_2_ofsy+0x1>
    fc7a:	82 0f       	add	r24, r18
    fc7c:	93 1f       	adc	r25, r19
    fc7e:	80 93 cf 28 	sts	0x28CF, r24	; 0x8028cf <g_twi1_gyro_2_mag_y>
    fc82:	90 93 d0 28 	sts	0x28D0, r25	; 0x8028d0 <g_twi1_gyro_2_mag_y+0x1>
    fc86:	80 91 b5 2b 	lds	r24, 0x2BB5	; 0x802bb5 <g_twi1_m_data+0x5>
    fc8a:	88 2f       	mov	r24, r24
    fc8c:	90 e0       	ldi	r25, 0x00	; 0
    fc8e:	38 2f       	mov	r19, r24
    fc90:	22 27       	eor	r18, r18
    fc92:	80 91 b4 2b 	lds	r24, 0x2BB4	; 0x802bb4 <g_twi1_m_data+0x4>
    fc96:	88 2f       	mov	r24, r24
    fc98:	90 e0       	ldi	r25, 0x00	; 0
    fc9a:	82 2b       	or	r24, r18
    fc9c:	93 2b       	or	r25, r19
    fc9e:	9c 01       	movw	r18, r24
    fca0:	80 91 cb 28 	lds	r24, 0x28CB	; 0x8028cb <g_twi1_gyro_2_ofsz>
    fca4:	90 91 cc 28 	lds	r25, 0x28CC	; 0x8028cc <g_twi1_gyro_2_ofsz+0x1>
    fca8:	82 0f       	add	r24, r18
    fcaa:	93 1f       	adc	r25, r19
    fcac:	80 93 d1 28 	sts	0x28D1, r24	; 0x8028d1 <g_twi1_gyro_2_mag_z>
    fcb0:	90 93 d2 28 	sts	0x28D2, r25	; 0x8028d2 <g_twi1_gyro_2_mag_z+0x1>
    fcb4:	8c e0       	ldi	r24, 0x0C	; 12
    fcb6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    fcba:	89 e0       	ldi	r24, 0x09	; 9
    fcbc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fcc0:	81 e0       	ldi	r24, 0x01	; 1
    fcc2:	90 e0       	ldi	r25, 0x00	; 0
    fcc4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    fcc8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    fccc:	81 e0       	ldi	r24, 0x01	; 1
    fcce:	90 e0       	ldi	r25, 0x00	; 0
    fcd0:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fcd4:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fcd8:	6a e1       	ldi	r22, 0x1A	; 26
    fcda:	70 e2       	ldi	r23, 0x20	; 32
    fcdc:	80 ea       	ldi	r24, 0xA0	; 160
    fcde:	94 e0       	ldi	r25, 0x04	; 4
    fce0:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    fce4:	89 83       	std	Y+1, r24	; 0x01
    fce6:	89 81       	ldd	r24, Y+1	; 0x01
    fce8:	88 23       	and	r24, r24
    fcea:	11 f0       	breq	.+4      	; 0xfcf0 <service_twi1_gyro+0x2fa>
    fcec:	80 e0       	ldi	r24, 0x00	; 0
    fcee:	1d c0       	rjmp	.+58     	; 0xfd2a <service_twi1_gyro+0x334>
    fcf0:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    fcf4:	88 2f       	mov	r24, r24
    fcf6:	90 e0       	ldi	r25, 0x00	; 0
    fcf8:	88 70       	andi	r24, 0x08	; 8
    fcfa:	99 27       	eor	r25, r25
    fcfc:	89 2b       	or	r24, r25
    fcfe:	a1 f0       	breq	.+40     	; 0xfd28 <service_twi1_gyro+0x332>
    fd00:	10 92 cd 28 	sts	0x28CD, r1	; 0x8028cd <g_twi1_gyro_2_mag_x>
    fd04:	10 92 ce 28 	sts	0x28CE, r1	; 0x8028ce <g_twi1_gyro_2_mag_x+0x1>
    fd08:	80 91 cd 28 	lds	r24, 0x28CD	; 0x8028cd <g_twi1_gyro_2_mag_x>
    fd0c:	90 91 ce 28 	lds	r25, 0x28CE	; 0x8028ce <g_twi1_gyro_2_mag_x+0x1>
    fd10:	80 93 cf 28 	sts	0x28CF, r24	; 0x8028cf <g_twi1_gyro_2_mag_y>
    fd14:	90 93 d0 28 	sts	0x28D0, r25	; 0x8028d0 <g_twi1_gyro_2_mag_y+0x1>
    fd18:	80 91 cf 28 	lds	r24, 0x28CF	; 0x8028cf <g_twi1_gyro_2_mag_y>
    fd1c:	90 91 d0 28 	lds	r25, 0x28D0	; 0x8028d0 <g_twi1_gyro_2_mag_y+0x1>
    fd20:	80 93 d1 28 	sts	0x28D1, r24	; 0x8028d1 <g_twi1_gyro_2_mag_z>
    fd24:	90 93 d2 28 	sts	0x28D2, r25	; 0x8028d2 <g_twi1_gyro_2_mag_z+0x1>
    fd28:	81 e0       	ldi	r24, 0x01	; 1
    fd2a:	26 96       	adiw	r28, 0x06	; 6
    fd2c:	cd bf       	out	0x3d, r28	; 61
    fd2e:	de bf       	out	0x3e, r29	; 62
    fd30:	df 91       	pop	r29
    fd32:	cf 91       	pop	r28
    fd34:	08 95       	ret

0000fd36 <service_twi1_baro>:
    fd36:	cf 93       	push	r28
    fd38:	df 93       	push	r29
    fd3a:	cd b7       	in	r28, 0x3d	; 61
    fd3c:	de b7       	in	r29, 0x3e	; 62
    fd3e:	27 97       	sbiw	r28, 0x07	; 7
    fd40:	cd bf       	out	0x3d, r28	; 61
    fd42:	de bf       	out	0x3e, r29	; 62
    fd44:	6b 83       	std	Y+3, r22	; 0x03
    fd46:	7c 83       	std	Y+4, r23	; 0x04
    fd48:	8d 83       	std	Y+5, r24	; 0x05
    fd4a:	9e 83       	std	Y+6, r25	; 0x06
    fd4c:	4f 83       	std	Y+7, r20	; 0x07
    fd4e:	8f 81       	ldd	r24, Y+7	; 0x07
    fd50:	88 23       	and	r24, r24
    fd52:	49 f0       	breq	.+18     	; 0xfd66 <service_twi1_baro+0x30>
    fd54:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8350>
    fd58:	84 36       	cpi	r24, 0x64	; 100
    fd5a:	28 f0       	brcs	.+10     	; 0xfd66 <service_twi1_baro+0x30>
    fd5c:	10 92 06 20 	sts	0x2006, r1	; 0x802006 <s_step.8350>
    fd60:	81 e0       	ldi	r24, 0x01	; 1
    fd62:	80 93 2d 2a 	sts	0x2A2D, r24	; 0x802a2d <g_twi1_lock>
    fd66:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8350>
    fd6a:	88 2f       	mov	r24, r24
    fd6c:	90 e0       	ldi	r25, 0x00	; 0
    fd6e:	85 31       	cpi	r24, 0x15	; 21
    fd70:	91 05       	cpc	r25, r1
    fd72:	59 f1       	breq	.+86     	; 0xfdca <service_twi1_baro+0x94>
    fd74:	8b 32       	cpi	r24, 0x2B	; 43
    fd76:	91 05       	cpc	r25, r1
    fd78:	09 f4       	brne	.+2      	; 0xfd7c <service_twi1_baro+0x46>
    fd7a:	7e c0       	rjmp	.+252    	; 0xfe78 <service_twi1_baro+0x142>
    fd7c:	89 2b       	or	r24, r25
    fd7e:	09 f0       	breq	.+2      	; 0xfd82 <service_twi1_baro+0x4c>
    fd80:	e9 c0       	rjmp	.+466    	; 0xff54 <service_twi1_baro+0x21e>
    fd82:	86 e7       	ldi	r24, 0x76	; 118
    fd84:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    fd88:	88 e4       	ldi	r24, 0x48	; 72
    fd8a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fd8e:	81 e0       	ldi	r24, 0x01	; 1
    fd90:	90 e0       	ldi	r25, 0x00	; 0
    fd92:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    fd96:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    fd9a:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    fd9e:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    fda2:	6a e1       	ldi	r22, 0x1A	; 26
    fda4:	70 e2       	ldi	r23, 0x20	; 32
    fda6:	80 ea       	ldi	r24, 0xA0	; 160
    fda8:	94 e0       	ldi	r25, 0x04	; 4
    fdaa:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    fdae:	89 83       	std	Y+1, r24	; 0x01
    fdb0:	89 81       	ldd	r24, Y+1	; 0x01
    fdb2:	88 23       	and	r24, r24
    fdb4:	29 f4       	brne	.+10     	; 0xfdc0 <service_twi1_baro+0x8a>
    fdb6:	81 e0       	ldi	r24, 0x01	; 1
    fdb8:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8350>
    fdbc:	80 e0       	ldi	r24, 0x00	; 0
    fdbe:	d7 c0       	rjmp	.+430    	; 0xff6e <service_twi1_baro+0x238>
    fdc0:	88 ec       	ldi	r24, 0xC8	; 200
    fdc2:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8350>
    fdc6:	80 e0       	ldi	r24, 0x00	; 0
    fdc8:	d2 c0       	rjmp	.+420    	; 0xff6e <service_twi1_baro+0x238>
    fdca:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    fdce:	83 e0       	ldi	r24, 0x03	; 3
    fdd0:	90 e0       	ldi	r25, 0x00	; 0
    fdd2:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fdd6:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fdda:	6a e1       	ldi	r22, 0x1A	; 26
    fddc:	70 e2       	ldi	r23, 0x20	; 32
    fdde:	80 ea       	ldi	r24, 0xA0	; 160
    fde0:	94 e0       	ldi	r25, 0x04	; 4
    fde2:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    fde6:	89 83       	std	Y+1, r24	; 0x01
    fde8:	89 81       	ldd	r24, Y+1	; 0x01
    fdea:	88 23       	and	r24, r24
    fdec:	09 f0       	breq	.+2      	; 0xfdf0 <service_twi1_baro+0xba>
    fdee:	3f c0       	rjmp	.+126    	; 0xfe6e <service_twi1_baro+0x138>
    fdf0:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    fdf4:	88 2f       	mov	r24, r24
    fdf6:	90 e0       	ldi	r25, 0x00	; 0
    fdf8:	a0 e0       	ldi	r26, 0x00	; 0
    fdfa:	b0 e0       	ldi	r27, 0x00	; 0
    fdfc:	ac 01       	movw	r20, r24
    fdfe:	33 27       	eor	r19, r19
    fe00:	22 27       	eor	r18, r18
    fe02:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    fe06:	88 2f       	mov	r24, r24
    fe08:	90 e0       	ldi	r25, 0x00	; 0
    fe0a:	a0 e0       	ldi	r26, 0x00	; 0
    fe0c:	b0 e0       	ldi	r27, 0x00	; 0
    fe0e:	ba 2f       	mov	r27, r26
    fe10:	a9 2f       	mov	r26, r25
    fe12:	98 2f       	mov	r25, r24
    fe14:	88 27       	eor	r24, r24
    fe16:	28 2b       	or	r18, r24
    fe18:	39 2b       	or	r19, r25
    fe1a:	4a 2b       	or	r20, r26
    fe1c:	5b 2b       	or	r21, r27
    fe1e:	80 91 b2 2b 	lds	r24, 0x2BB2	; 0x802bb2 <g_twi1_m_data+0x2>
    fe22:	88 2f       	mov	r24, r24
    fe24:	90 e0       	ldi	r25, 0x00	; 0
    fe26:	a0 e0       	ldi	r26, 0x00	; 0
    fe28:	b0 e0       	ldi	r27, 0x00	; 0
    fe2a:	82 2b       	or	r24, r18
    fe2c:	93 2b       	or	r25, r19
    fe2e:	a4 2b       	or	r26, r20
    fe30:	b5 2b       	or	r27, r21
    fe32:	80 93 ba 23 	sts	0x23BA, r24	; 0x8023ba <s_twi1_baro_d1.8351>
    fe36:	90 93 bb 23 	sts	0x23BB, r25	; 0x8023bb <s_twi1_baro_d1.8351+0x1>
    fe3a:	a0 93 bc 23 	sts	0x23BC, r26	; 0x8023bc <s_twi1_baro_d1.8351+0x2>
    fe3e:	b0 93 bd 23 	sts	0x23BD, r27	; 0x8023bd <s_twi1_baro_d1.8351+0x3>
    fe42:	88 e5       	ldi	r24, 0x58	; 88
    fe44:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fe48:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    fe4c:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    fe50:	6a e1       	ldi	r22, 0x1A	; 26
    fe52:	70 e2       	ldi	r23, 0x20	; 32
    fe54:	80 ea       	ldi	r24, 0xA0	; 160
    fe56:	94 e0       	ldi	r25, 0x04	; 4
    fe58:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
    fe5c:	89 83       	std	Y+1, r24	; 0x01
    fe5e:	89 81       	ldd	r24, Y+1	; 0x01
    fe60:	88 23       	and	r24, r24
    fe62:	29 f4       	brne	.+10     	; 0xfe6e <service_twi1_baro+0x138>
    fe64:	86 e1       	ldi	r24, 0x16	; 22
    fe66:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8350>
    fe6a:	80 e0       	ldi	r24, 0x00	; 0
    fe6c:	80 c0       	rjmp	.+256    	; 0xff6e <service_twi1_baro+0x238>
    fe6e:	83 ed       	ldi	r24, 0xD3	; 211
    fe70:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8350>
    fe74:	80 e0       	ldi	r24, 0x00	; 0
    fe76:	7b c0       	rjmp	.+246    	; 0xff6e <service_twi1_baro+0x238>
    fe78:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    fe7c:	83 e0       	ldi	r24, 0x03	; 3
    fe7e:	90 e0       	ldi	r25, 0x00	; 0
    fe80:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fe84:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fe88:	6a e1       	ldi	r22, 0x1A	; 26
    fe8a:	70 e2       	ldi	r23, 0x20	; 32
    fe8c:	80 ea       	ldi	r24, 0xA0	; 160
    fe8e:	94 e0       	ldi	r25, 0x04	; 4
    fe90:	0e 94 cd 61 	call	0xc39a	; 0xc39a <twi_master_read>
    fe94:	89 83       	std	Y+1, r24	; 0x01
    fe96:	89 81       	ldd	r24, Y+1	; 0x01
    fe98:	88 23       	and	r24, r24
    fe9a:	09 f0       	breq	.+2      	; 0xfe9e <service_twi1_baro+0x168>
    fe9c:	56 c0       	rjmp	.+172    	; 0xff4a <service_twi1_baro+0x214>
    fe9e:	80 91 b0 2b 	lds	r24, 0x2BB0	; 0x802bb0 <g_twi1_m_data>
    fea2:	88 2f       	mov	r24, r24
    fea4:	90 e0       	ldi	r25, 0x00	; 0
    fea6:	a0 e0       	ldi	r26, 0x00	; 0
    fea8:	b0 e0       	ldi	r27, 0x00	; 0
    feaa:	ac 01       	movw	r20, r24
    feac:	33 27       	eor	r19, r19
    feae:	22 27       	eor	r18, r18
    feb0:	80 91 b1 2b 	lds	r24, 0x2BB1	; 0x802bb1 <g_twi1_m_data+0x1>
    feb4:	88 2f       	mov	r24, r24
    feb6:	90 e0       	ldi	r25, 0x00	; 0
    feb8:	a0 e0       	ldi	r26, 0x00	; 0
    feba:	b0 e0       	ldi	r27, 0x00	; 0
    febc:	ba 2f       	mov	r27, r26
    febe:	a9 2f       	mov	r26, r25
    fec0:	98 2f       	mov	r25, r24
    fec2:	88 27       	eor	r24, r24
    fec4:	28 2b       	or	r18, r24
    fec6:	39 2b       	or	r19, r25
    fec8:	4a 2b       	or	r20, r26
    feca:	5b 2b       	or	r21, r27
    fecc:	80 91 b2 2b 	lds	r24, 0x2BB2	; 0x802bb2 <g_twi1_m_data+0x2>
    fed0:	88 2f       	mov	r24, r24
    fed2:	90 e0       	ldi	r25, 0x00	; 0
    fed4:	a0 e0       	ldi	r26, 0x00	; 0
    fed6:	b0 e0       	ldi	r27, 0x00	; 0
    fed8:	82 2b       	or	r24, r18
    feda:	93 2b       	or	r25, r19
    fedc:	a4 2b       	or	r26, r20
    fede:	b5 2b       	or	r27, r21
    fee0:	80 93 be 23 	sts	0x23BE, r24	; 0x8023be <s_twi1_baro_d2.8352>
    fee4:	90 93 bf 23 	sts	0x23BF, r25	; 0x8023bf <s_twi1_baro_d2.8352+0x1>
    fee8:	a0 93 c0 23 	sts	0x23C0, r26	; 0x8023c0 <s_twi1_baro_d2.8352+0x2>
    feec:	b0 93 c1 23 	sts	0x23C1, r27	; 0x8023c1 <s_twi1_baro_d2.8352+0x3>
    fef0:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
    fef4:	8a 83       	std	Y+2, r24	; 0x02
    fef6:	80 91 ba 23 	lds	r24, 0x23BA	; 0x8023ba <s_twi1_baro_d1.8351>
    fefa:	90 91 bb 23 	lds	r25, 0x23BB	; 0x8023bb <s_twi1_baro_d1.8351+0x1>
    fefe:	a0 91 bc 23 	lds	r26, 0x23BC	; 0x8023bc <s_twi1_baro_d1.8351+0x2>
    ff02:	b0 91 bd 23 	lds	r27, 0x23BD	; 0x8023bd <s_twi1_baro_d1.8351+0x3>
    ff06:	80 93 f8 28 	sts	0x28F8, r24	; 0x8028f8 <g_twi1_baro_d1>
    ff0a:	90 93 f9 28 	sts	0x28F9, r25	; 0x8028f9 <g_twi1_baro_d1+0x1>
    ff0e:	a0 93 fa 28 	sts	0x28FA, r26	; 0x8028fa <g_twi1_baro_d1+0x2>
    ff12:	b0 93 fb 28 	sts	0x28FB, r27	; 0x8028fb <g_twi1_baro_d1+0x3>
    ff16:	80 91 be 23 	lds	r24, 0x23BE	; 0x8023be <s_twi1_baro_d2.8352>
    ff1a:	90 91 bf 23 	lds	r25, 0x23BF	; 0x8023bf <s_twi1_baro_d2.8352+0x1>
    ff1e:	a0 91 c0 23 	lds	r26, 0x23C0	; 0x8023c0 <s_twi1_baro_d2.8352+0x2>
    ff22:	b0 91 c1 23 	lds	r27, 0x23C1	; 0x8023c1 <s_twi1_baro_d2.8352+0x3>
    ff26:	80 93 fc 28 	sts	0x28FC, r24	; 0x8028fc <g_twi1_baro_d2>
    ff2a:	90 93 fd 28 	sts	0x28FD, r25	; 0x8028fd <g_twi1_baro_d2+0x1>
    ff2e:	a0 93 fe 28 	sts	0x28FE, r26	; 0x8028fe <g_twi1_baro_d2+0x2>
    ff32:	b0 93 ff 28 	sts	0x28FF, r27	; 0x8028ff <g_twi1_baro_d2+0x3>
    ff36:	8a 81       	ldd	r24, Y+2	; 0x02
    ff38:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
    ff3c:	8b e7       	ldi	r24, 0x7B	; 123
    ff3e:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8350>
    ff42:	10 92 2d 2a 	sts	0x2A2D, r1	; 0x802a2d <g_twi1_lock>
    ff46:	81 e0       	ldi	r24, 0x01	; 1
    ff48:	12 c0       	rjmp	.+36     	; 0xff6e <service_twi1_baro+0x238>
    ff4a:	8f ed       	ldi	r24, 0xDF	; 223
    ff4c:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8350>
    ff50:	80 e0       	ldi	r24, 0x00	; 0
    ff52:	0d c0       	rjmp	.+26     	; 0xff6e <service_twi1_baro+0x238>
    ff54:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8350>
    ff58:	84 36       	cpi	r24, 0x64	; 100
    ff5a:	30 f4       	brcc	.+12     	; 0xff68 <service_twi1_baro+0x232>
    ff5c:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8350>
    ff60:	8f 5f       	subi	r24, 0xFF	; 255
    ff62:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8350>
    ff66:	02 c0       	rjmp	.+4      	; 0xff6c <service_twi1_baro+0x236>
    ff68:	10 92 2d 2a 	sts	0x2A2D, r1	; 0x802a2d <g_twi1_lock>
    ff6c:	80 e0       	ldi	r24, 0x00	; 0
    ff6e:	27 96       	adiw	r28, 0x07	; 7
    ff70:	cd bf       	out	0x3d, r28	; 61
    ff72:	de bf       	out	0x3e, r29	; 62
    ff74:	df 91       	pop	r29
    ff76:	cf 91       	pop	r28
    ff78:	08 95       	ret

0000ff7a <isr_100ms_twi1_onboard>:

/* 100ms TWI1 - Gyro device */
void isr_100ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    ff7a:	cf 92       	push	r12
    ff7c:	ef 92       	push	r14
    ff7e:	0f 93       	push	r16
    ff80:	cf 93       	push	r28
    ff82:	df 93       	push	r29
    ff84:	00 d0       	rcall	.+0      	; 0xff86 <isr_100ms_twi1_onboard+0xc>
    ff86:	1f 92       	push	r1
    ff88:	cd b7       	in	r28, 0x3d	; 61
    ff8a:	de b7       	in	r29, 0x3e	; 62
    ff8c:	69 83       	std	Y+1, r22	; 0x01
    ff8e:	7a 83       	std	Y+2, r23	; 0x02
    ff90:	8b 83       	std	Y+3, r24	; 0x03
    ff92:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
    ff94:	78 94       	sei

	if (g_twi1_gyro_valid) {
    ff96:	80 91 87 28 	lds	r24, 0x2887	; 0x802887 <g_twi1_gyro_valid>
    ff9a:	88 23       	and	r24, r24
    ff9c:	a9 f0       	breq	.+42     	; 0xffc8 <__DATA_REGION_LENGTH__+0x28>
		if (service_twi1_gyro(now, true)) {
    ff9e:	89 81       	ldd	r24, Y+1	; 0x01
    ffa0:	9a 81       	ldd	r25, Y+2	; 0x02
    ffa2:	ab 81       	ldd	r26, Y+3	; 0x03
    ffa4:	bc 81       	ldd	r27, Y+4	; 0x04
    ffa6:	41 e0       	ldi	r20, 0x01	; 1
    ffa8:	bc 01       	movw	r22, r24
    ffaa:	cd 01       	movw	r24, r26
    ffac:	24 dd       	rcall	.-1464   	; 0xf9f6 <service_twi1_gyro>
    ffae:	88 23       	and	r24, r24
    ffb0:	59 f0       	breq	.+22     	; 0xffc8 <__DATA_REGION_LENGTH__+0x28>
			sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
    ffb2:	c1 2c       	mov	r12, r1
    ffb4:	e1 2c       	mov	r14, r1
    ffb6:	01 e0       	ldi	r16, 0x01	; 1
    ffb8:	20 e0       	ldi	r18, 0x00	; 0
    ffba:	30 e0       	ldi	r19, 0x00	; 0
    ffbc:	a9 01       	movw	r20, r18
    ffbe:	60 e0       	ldi	r22, 0x00	; 0
    ffc0:	8b ef       	ldi	r24, 0xFB	; 251
    ffc2:	91 e8       	ldi	r25, 0x81	; 129
    ffc4:	0e 94 60 ef 	call	0x1dec0	; 0x1dec0 <sched_push>
		}
	}
}
    ffc8:	00 00       	nop
    ffca:	24 96       	adiw	r28, 0x04	; 4
    ffcc:	cd bf       	out	0x3d, r28	; 61
    ffce:	de bf       	out	0x3e, r29	; 62
    ffd0:	df 91       	pop	r29
    ffd2:	cf 91       	pop	r28
    ffd4:	0f 91       	pop	r16
    ffd6:	ef 90       	pop	r14
    ffd8:	cf 90       	pop	r12
    ffda:	08 95       	ret

0000ffdc <isr_500ms_twi1_onboard>:

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    ffdc:	cf 92       	push	r12
    ffde:	ef 92       	push	r14
    ffe0:	0f 93       	push	r16
    ffe2:	cf 93       	push	r28
    ffe4:	df 93       	push	r29
    ffe6:	00 d0       	rcall	.+0      	; 0xffe8 <isr_500ms_twi1_onboard+0xc>
    ffe8:	1f 92       	push	r1
    ffea:	cd b7       	in	r28, 0x3d	; 61
    ffec:	de b7       	in	r29, 0x3e	; 62
    ffee:	69 83       	std	Y+1, r22	; 0x01
    fff0:	7a 83       	std	Y+2, r23	; 0x02
    fff2:	8b 83       	std	Y+3, r24	; 0x03
    fff4:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
    fff6:	78 94       	sei

	if (g_twi1_hygro_valid) {
    fff8:	80 91 08 29 	lds	r24, 0x2908	; 0x802908 <g_twi1_hygro_valid>
    fffc:	88 23       	and	r24, r24
    fffe:	b1 f0       	breq	.+44     	; 0x1002c <__EEPROM_REGION_LENGTH__+0x2c>
		if (service_twi1_hygro(now, true)) {
   10000:	89 81       	ldd	r24, Y+1	; 0x01
   10002:	9a 81       	ldd	r25, Y+2	; 0x02
   10004:	ab 81       	ldd	r26, Y+3	; 0x03
   10006:	bc 81       	ldd	r27, Y+4	; 0x04
   10008:	41 e0       	ldi	r20, 0x01	; 1
   1000a:	bc 01       	movw	r22, r24
   1000c:	cd 01       	movw	r24, r26
   1000e:	78 dc       	rcall	.-1808   	; 0xf900 <service_twi1_hygro>
   10010:	88 23       	and	r24, r24
   10012:	61 f0       	breq	.+24     	; 0x1002c <__EEPROM_REGION_LENGTH__+0x2c>
			sched_push(task_twi1_hygro, SCHED_ENTRY_CB_TYPE__LISTTIME,  70, true, false, false);
   10014:	c1 2c       	mov	r12, r1
   10016:	e1 2c       	mov	r14, r1
   10018:	01 e0       	ldi	r16, 0x01	; 1
   1001a:	26 e4       	ldi	r18, 0x46	; 70
   1001c:	30 e0       	ldi	r19, 0x00	; 0
   1001e:	40 e0       	ldi	r20, 0x00	; 0
   10020:	50 e0       	ldi	r21, 0x00	; 0
   10022:	60 e0       	ldi	r22, 0x00	; 0
   10024:	8e e5       	ldi	r24, 0x5E	; 94
   10026:	90 e8       	ldi	r25, 0x80	; 128
   10028:	0e 94 60 ef 	call	0x1dec0	; 0x1dec0 <sched_push>
		}
	}

	if (g_twi1_baro_valid) {
   1002c:	80 91 e5 28 	lds	r24, 0x28E5	; 0x8028e5 <g_twi1_baro_valid>
   10030:	88 23       	and	r24, r24
   10032:	41 f0       	breq	.+16     	; 0x10044 <__EEPROM_REGION_LENGTH__+0x44>
		service_twi1_baro(now, true);
   10034:	89 81       	ldd	r24, Y+1	; 0x01
   10036:	9a 81       	ldd	r25, Y+2	; 0x02
   10038:	ab 81       	ldd	r26, Y+3	; 0x03
   1003a:	bc 81       	ldd	r27, Y+4	; 0x04
   1003c:	41 e0       	ldi	r20, 0x01	; 1
   1003e:	bc 01       	movw	r22, r24
   10040:	cd 01       	movw	r24, r26
   10042:	79 de       	rcall	.-782    	; 0xfd36 <service_twi1_baro>
	}
}
   10044:	00 00       	nop
   10046:	24 96       	adiw	r28, 0x04	; 4
   10048:	cd bf       	out	0x3d, r28	; 61
   1004a:	de bf       	out	0x3e, r29	; 62
   1004c:	df 91       	pop	r29
   1004e:	cf 91       	pop	r28
   10050:	0f 91       	pop	r16
   10052:	ef 90       	pop	r14
   10054:	cf 90       	pop	r12
   10056:	08 95       	ret

00010058 <isr_sparetime_twi1_onboard>:

/* 2560 cycles per second */
void isr_sparetime_twi1_onboard(uint32_t now)
{	/* Service time slot */
   10058:	cf 92       	push	r12
   1005a:	ef 92       	push	r14
   1005c:	0f 93       	push	r16
   1005e:	cf 93       	push	r28
   10060:	df 93       	push	r29
   10062:	00 d0       	rcall	.+0      	; 0x10064 <isr_sparetime_twi1_onboard+0xc>
   10064:	1f 92       	push	r1
   10066:	cd b7       	in	r28, 0x3d	; 61
   10068:	de b7       	in	r29, 0x3e	; 62
   1006a:	69 83       	std	Y+1, r22	; 0x01
   1006c:	7a 83       	std	Y+2, r23	; 0x02
   1006e:	8b 83       	std	Y+3, r24	; 0x03
   10070:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
   10072:	78 94       	sei

	if (g_twi1_baro_valid) {
   10074:	80 91 e5 28 	lds	r24, 0x28E5	; 0x8028e5 <g_twi1_baro_valid>
   10078:	88 23       	and	r24, r24
   1007a:	b1 f0       	breq	.+44     	; 0x100a8 <isr_sparetime_twi1_onboard+0x50>
		if (service_twi1_baro(now, false)) {
   1007c:	89 81       	ldd	r24, Y+1	; 0x01
   1007e:	9a 81       	ldd	r25, Y+2	; 0x02
   10080:	ab 81       	ldd	r26, Y+3	; 0x03
   10082:	bc 81       	ldd	r27, Y+4	; 0x04
   10084:	40 e0       	ldi	r20, 0x00	; 0
   10086:	bc 01       	movw	r22, r24
   10088:	cd 01       	movw	r24, r26
   1008a:	55 de       	rcall	.-854    	; 0xfd36 <service_twi1_baro>
   1008c:	88 23       	and	r24, r24
   1008e:	61 f0       	breq	.+24     	; 0x100a8 <isr_sparetime_twi1_onboard+0x50>
			/* Every 500ms */
			sched_push(task_twi1_baro, SCHED_ENTRY_CB_TYPE__LISTTIME, 70, true, false, false);
   10090:	c1 2c       	mov	r12, r1
   10092:	e1 2c       	mov	r14, r1
   10094:	01 e0       	ldi	r16, 0x01	; 1
   10096:	26 e4       	ldi	r18, 0x46	; 70
   10098:	30 e0       	ldi	r19, 0x00	; 0
   1009a:	40 e0       	ldi	r20, 0x00	; 0
   1009c:	50 e0       	ldi	r21, 0x00	; 0
   1009e:	60 e0       	ldi	r22, 0x00	; 0
   100a0:	80 ea       	ldi	r24, 0xA0	; 160
   100a2:	93 e8       	ldi	r25, 0x83	; 131
   100a4:	0e 94 60 ef 	call	0x1dec0	; 0x1dec0 <sched_push>
		}
	}
}
   100a8:	00 00       	nop
   100aa:	24 96       	adiw	r28, 0x04	; 4
   100ac:	cd bf       	out	0x3d, r28	; 61
   100ae:	de bf       	out	0x3e, r29	; 62
   100b0:	df 91       	pop	r29
   100b2:	cf 91       	pop	r28
   100b4:	0f 91       	pop	r16
   100b6:	ef 90       	pop	r14
   100b8:	cf 90       	pop	r12
   100ba:	08 95       	ret

000100bc <task_twi1_hygro>:

static void task_twi1_hygro(uint32_t now)
{	// Calculations for the presentation layer
   100bc:	cf 93       	push	r28
   100be:	df 93       	push	r29
   100c0:	cd b7       	in	r28, 0x3d	; 61
   100c2:	de b7       	in	r29, 0x3e	; 62
   100c4:	e9 97       	sbiw	r28, 0x39	; 57
   100c6:	cd bf       	out	0x3d, r28	; 61
   100c8:	de bf       	out	0x3e, r29	; 62
   100ca:	6e ab       	std	Y+54, r22	; 0x36
   100cc:	7f ab       	std	Y+55, r23	; 0x37
   100ce:	88 af       	std	Y+56, r24	; 0x38
   100d0:	99 af       	std	Y+57, r25	; 0x39
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;
	int16_t l_twi1_hygro_T_100, l_twi1_hygro_RH_100;
	uint16_t l_twi1_hygro_S_T, l_twi1_hygro_S_RH;
	bool hasChanged = false;
   100d2:	19 82       	std	Y+1, r1	; 0x01

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
   100d4:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   100d8:	8e 83       	std	Y+6, r24	; 0x06
		l_twi1_hygro_T_100	= g_twi1_hygro_T_100;	// last value
   100da:	80 91 0e 29 	lds	r24, 0x290E	; 0x80290e <g_twi1_hygro_T_100>
   100de:	90 91 0f 29 	lds	r25, 0x290F	; 0x80290f <g_twi1_hygro_T_100+0x1>
   100e2:	8f 83       	std	Y+7, r24	; 0x07
   100e4:	98 87       	std	Y+8, r25	; 0x08
		l_twi1_hygro_RH_100	= g_twi1_hygro_RH_100;	// last value
   100e6:	80 91 10 29 	lds	r24, 0x2910	; 0x802910 <g_twi1_hygro_RH_100>
   100ea:	90 91 11 29 	lds	r25, 0x2911	; 0x802911 <g_twi1_hygro_RH_100+0x1>
   100ee:	89 87       	std	Y+9, r24	; 0x09
   100f0:	9a 87       	std	Y+10, r25	; 0x0a
		l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
   100f2:	80 91 0a 29 	lds	r24, 0x290A	; 0x80290a <g_twi1_hygro_S_T>
   100f6:	90 91 0b 29 	lds	r25, 0x290B	; 0x80290b <g_twi1_hygro_S_T+0x1>
   100fa:	8b 87       	std	Y+11, r24	; 0x0b
   100fc:	9c 87       	std	Y+12, r25	; 0x0c
		l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
   100fe:	80 91 0c 29 	lds	r24, 0x290C	; 0x80290c <g_twi1_hygro_S_RH>
   10102:	90 91 0d 29 	lds	r25, 0x290D	; 0x80290d <g_twi1_hygro_S_RH+0x1>
   10106:	8d 87       	std	Y+13, r24	; 0x0d
   10108:	9e 87       	std	Y+14, r25	; 0x0e
		cpu_irq_restore(flags);
   1010a:	8e 81       	ldd	r24, Y+6	; 0x06
   1010c:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
	}

	/* Calculate and present Temp value when a different measurement has arrived */
	int16_t temp_100 = l_twi1_hygro_T_100;
   10110:	8f 81       	ldd	r24, Y+7	; 0x07
   10112:	98 85       	ldd	r25, Y+8	; 0x08
   10114:	8a 83       	std	Y+2, r24	; 0x02
   10116:	9b 83       	std	Y+3, r25	; 0x03
	if (s_twi1_hygro_S_T != l_twi1_hygro_S_T) {
   10118:	20 91 c2 23 	lds	r18, 0x23C2	; 0x8023c2 <s_twi1_hygro_S_T.8374>
   1011c:	30 91 c3 23 	lds	r19, 0x23C3	; 0x8023c3 <s_twi1_hygro_S_T.8374+0x1>
   10120:	8b 85       	ldd	r24, Y+11	; 0x0b
   10122:	9c 85       	ldd	r25, Y+12	; 0x0c
   10124:	28 17       	cp	r18, r24
   10126:	39 07       	cpc	r19, r25
   10128:	71 f1       	breq	.+92     	; 0x10186 <task_twi1_hygro+0xca>
		temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);
   1012a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1012c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1012e:	9c 01       	movw	r18, r24
   10130:	40 e0       	ldi	r20, 0x00	; 0
   10132:	50 e0       	ldi	r21, 0x00	; 0
   10134:	8c e5       	ldi	r24, 0x5C	; 92
   10136:	94 e4       	ldi	r25, 0x44	; 68
   10138:	dc 01       	movw	r26, r24
   1013a:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   1013e:	dc 01       	movw	r26, r24
   10140:	cb 01       	movw	r24, r22
   10142:	2f ef       	ldi	r18, 0xFF	; 255
   10144:	3f ef       	ldi	r19, 0xFF	; 255
   10146:	40 e0       	ldi	r20, 0x00	; 0
   10148:	50 e0       	ldi	r21, 0x00	; 0
   1014a:	bc 01       	movw	r22, r24
   1014c:	cd 01       	movw	r24, r26
   1014e:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
   10152:	da 01       	movw	r26, r20
   10154:	c9 01       	movw	r24, r18
   10156:	84 59       	subi	r24, 0x94	; 148
   10158:	91 41       	sbci	r25, 0x11	; 17
   1015a:	8a 83       	std	Y+2, r24	; 0x02
   1015c:	9b 83       	std	Y+3, r25	; 0x03

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
   1015e:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   10162:	8f 87       	std	Y+15, r24	; 0x0f
			g_twi1_hygro_T_100 = temp_100;
   10164:	8a 81       	ldd	r24, Y+2	; 0x02
   10166:	9b 81       	ldd	r25, Y+3	; 0x03
   10168:	80 93 0e 29 	sts	0x290E, r24	; 0x80290e <g_twi1_hygro_T_100>
   1016c:	90 93 0f 29 	sts	0x290F, r25	; 0x80290f <g_twi1_hygro_T_100+0x1>
			cpu_irq_restore(flags);
   10170:	8f 85       	ldd	r24, Y+15	; 0x0f
   10172:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		hasChanged = true;
   10176:	81 e0       	ldi	r24, 0x01	; 1
   10178:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_T = l_twi1_hygro_S_T;
   1017a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1017c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1017e:	80 93 c2 23 	sts	0x23C2, r24	; 0x8023c2 <s_twi1_hygro_S_T.8374>
   10182:	90 93 c3 23 	sts	0x23C3, r25	; 0x8023c3 <s_twi1_hygro_S_T.8374+0x1>
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	int16_t rh_100 = l_twi1_hygro_RH_100;
   10186:	89 85       	ldd	r24, Y+9	; 0x09
   10188:	9a 85       	ldd	r25, Y+10	; 0x0a
   1018a:	8c 83       	std	Y+4, r24	; 0x04
   1018c:	9d 83       	std	Y+5, r25	; 0x05
	if (s_twi1_hygro_S_RH != l_twi1_hygro_S_RH) {
   1018e:	20 91 c4 23 	lds	r18, 0x23C4	; 0x8023c4 <s_twi1_hygro_S_RH.8375>
   10192:	30 91 c5 23 	lds	r19, 0x23C5	; 0x8023c5 <s_twi1_hygro_S_RH.8375+0x1>
   10196:	8d 85       	ldd	r24, Y+13	; 0x0d
   10198:	9e 85       	ldd	r25, Y+14	; 0x0e
   1019a:	28 17       	cp	r18, r24
   1019c:	39 07       	cpc	r19, r25
   1019e:	61 f1       	breq	.+88     	; 0x101f8 <task_twi1_hygro+0x13c>
		rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);
   101a0:	8d 85       	ldd	r24, Y+13	; 0x0d
   101a2:	9e 85       	ldd	r25, Y+14	; 0x0e
   101a4:	9c 01       	movw	r18, r24
   101a6:	40 e0       	ldi	r20, 0x00	; 0
   101a8:	50 e0       	ldi	r21, 0x00	; 0
   101aa:	80 e1       	ldi	r24, 0x10	; 16
   101ac:	97 e2       	ldi	r25, 0x27	; 39
   101ae:	dc 01       	movw	r26, r24
   101b0:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   101b4:	dc 01       	movw	r26, r24
   101b6:	cb 01       	movw	r24, r22
   101b8:	2f ef       	ldi	r18, 0xFF	; 255
   101ba:	3f ef       	ldi	r19, 0xFF	; 255
   101bc:	40 e0       	ldi	r20, 0x00	; 0
   101be:	50 e0       	ldi	r21, 0x00	; 0
   101c0:	bc 01       	movw	r22, r24
   101c2:	cd 01       	movw	r24, r26
   101c4:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
   101c8:	da 01       	movw	r26, r20
   101ca:	c9 01       	movw	r24, r18
   101cc:	8c 83       	std	Y+4, r24	; 0x04
   101ce:	9d 83       	std	Y+5, r25	; 0x05

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
   101d0:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   101d4:	88 8b       	std	Y+16, r24	; 0x10
			g_twi1_hygro_RH_100 = rh_100;
   101d6:	8c 81       	ldd	r24, Y+4	; 0x04
   101d8:	9d 81       	ldd	r25, Y+5	; 0x05
   101da:	80 93 10 29 	sts	0x2910, r24	; 0x802910 <g_twi1_hygro_RH_100>
   101de:	90 93 11 29 	sts	0x2911, r25	; 0x802911 <g_twi1_hygro_RH_100+0x1>
			cpu_irq_restore(flags);
   101e2:	88 89       	ldd	r24, Y+16	; 0x10
   101e4:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		hasChanged = true;
   101e8:	81 e0       	ldi	r24, 0x01	; 1
   101ea:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_RH = l_twi1_hygro_S_RH;
   101ec:	8d 85       	ldd	r24, Y+13	; 0x0d
   101ee:	9e 85       	ldd	r25, Y+14	; 0x0e
   101f0:	80 93 c4 23 	sts	0x23C4, r24	; 0x8023c4 <s_twi1_hygro_S_RH.8375>
   101f4:	90 93 c5 23 	sts	0x23C5, r25	; 0x8023c5 <s_twi1_hygro_S_RH.8375+0x1>
	}

	/* Calculate the dew point temperature */
	/* @see https://de.wikipedia.org/wiki/Taupunkt  formula (15) */
	if (hasChanged)
   101f8:	89 81       	ldd	r24, Y+1	; 0x01
   101fa:	88 23       	and	r24, r24
   101fc:	09 f4       	brne	.+2      	; 0x10200 <task_twi1_hygro+0x144>
   101fe:	f4 c0       	rjmp	.+488    	; 0x103e8 <task_twi1_hygro+0x32c>
	{
		//const float K1	= 6.112f;
		const float K2		= 17.62f;
   10200:	83 ec       	ldi	r24, 0xC3	; 195
   10202:	95 ef       	ldi	r25, 0xF5	; 245
   10204:	ac e8       	ldi	r26, 0x8C	; 140
   10206:	b1 e4       	ldi	r27, 0x41	; 65
   10208:	89 8b       	std	Y+17, r24	; 0x11
   1020a:	9a 8b       	std	Y+18, r25	; 0x12
   1020c:	ab 8b       	std	Y+19, r26	; 0x13
   1020e:	bc 8b       	std	Y+20, r27	; 0x14
		const float K3		= 243.12f;
   10210:	88 eb       	ldi	r24, 0xB8	; 184
   10212:	9e e1       	ldi	r25, 0x1E	; 30
   10214:	a3 e7       	ldi	r26, 0x73	; 115
   10216:	b3 e4       	ldi	r27, 0x43	; 67
   10218:	8d 8b       	std	Y+21, r24	; 0x15
   1021a:	9e 8b       	std	Y+22, r25	; 0x16
   1021c:	af 8b       	std	Y+23, r26	; 0x17
   1021e:	b8 8f       	std	Y+24, r27	; 0x18
		const float K2_m_K3 = 4283.7744f;	// = K2 * K3;
   10220:	82 e3       	ldi	r24, 0x32	; 50
   10222:	9e ed       	ldi	r25, 0xDE	; 222
   10224:	a5 e8       	ldi	r26, 0x85	; 133
   10226:	b5 e4       	ldi	r27, 0x45	; 69
   10228:	89 8f       	std	Y+25, r24	; 0x19
   1022a:	9a 8f       	std	Y+26, r25	; 0x1a
   1022c:	ab 8f       	std	Y+27, r26	; 0x1b
   1022e:	bc 8f       	std	Y+28, r27	; 0x1c
		float ln_phi		= log(rh_100 / 10000.f);
   10230:	8c 81       	ldd	r24, Y+4	; 0x04
   10232:	9d 81       	ldd	r25, Y+5	; 0x05
   10234:	09 2e       	mov	r0, r25
   10236:	00 0c       	add	r0, r0
   10238:	aa 0b       	sbc	r26, r26
   1023a:	bb 0b       	sbc	r27, r27
   1023c:	bc 01       	movw	r22, r24
   1023e:	cd 01       	movw	r24, r26
   10240:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   10244:	dc 01       	movw	r26, r24
   10246:	cb 01       	movw	r24, r22
   10248:	20 e0       	ldi	r18, 0x00	; 0
   1024a:	30 e4       	ldi	r19, 0x40	; 64
   1024c:	4c e1       	ldi	r20, 0x1C	; 28
   1024e:	56 e4       	ldi	r21, 0x46	; 70
   10250:	bc 01       	movw	r22, r24
   10252:	cd 01       	movw	r24, r26
   10254:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   10258:	dc 01       	movw	r26, r24
   1025a:	cb 01       	movw	r24, r22
   1025c:	bc 01       	movw	r22, r24
   1025e:	cd 01       	movw	r24, r26
   10260:	0f 94 80 29 	call	0x25300	; 0x25300 <log>
   10264:	dc 01       	movw	r26, r24
   10266:	cb 01       	movw	r24, r22
   10268:	8d 8f       	std	Y+29, r24	; 0x1d
   1026a:	9e 8f       	std	Y+30, r25	; 0x1e
   1026c:	af 8f       	std	Y+31, r26	; 0x1f
   1026e:	b8 a3       	std	Y+32, r27	; 0x20
		float k2_m_theta	= K2 * (temp_100 / 100.f);
   10270:	8a 81       	ldd	r24, Y+2	; 0x02
   10272:	9b 81       	ldd	r25, Y+3	; 0x03
   10274:	09 2e       	mov	r0, r25
   10276:	00 0c       	add	r0, r0
   10278:	aa 0b       	sbc	r26, r26
   1027a:	bb 0b       	sbc	r27, r27
   1027c:	bc 01       	movw	r22, r24
   1027e:	cd 01       	movw	r24, r26
   10280:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   10284:	dc 01       	movw	r26, r24
   10286:	cb 01       	movw	r24, r22
   10288:	20 e0       	ldi	r18, 0x00	; 0
   1028a:	30 e0       	ldi	r19, 0x00	; 0
   1028c:	48 ec       	ldi	r20, 0xC8	; 200
   1028e:	52 e4       	ldi	r21, 0x42	; 66
   10290:	bc 01       	movw	r22, r24
   10292:	cd 01       	movw	r24, r26
   10294:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   10298:	dc 01       	movw	r26, r24
   1029a:	cb 01       	movw	r24, r22
   1029c:	29 89       	ldd	r18, Y+17	; 0x11
   1029e:	3a 89       	ldd	r19, Y+18	; 0x12
   102a0:	4b 89       	ldd	r20, Y+19	; 0x13
   102a2:	5c 89       	ldd	r21, Y+20	; 0x14
   102a4:	bc 01       	movw	r22, r24
   102a6:	cd 01       	movw	r24, r26
   102a8:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   102ac:	dc 01       	movw	r26, r24
   102ae:	cb 01       	movw	r24, r22
   102b0:	89 a3       	std	Y+33, r24	; 0x21
   102b2:	9a a3       	std	Y+34, r25	; 0x22
   102b4:	ab a3       	std	Y+35, r26	; 0x23
   102b6:	bc a3       	std	Y+36, r27	; 0x24
		float k3_p_theta	= K3 + (temp_100 / 100.f);
   102b8:	8a 81       	ldd	r24, Y+2	; 0x02
   102ba:	9b 81       	ldd	r25, Y+3	; 0x03
   102bc:	09 2e       	mov	r0, r25
   102be:	00 0c       	add	r0, r0
   102c0:	aa 0b       	sbc	r26, r26
   102c2:	bb 0b       	sbc	r27, r27
   102c4:	bc 01       	movw	r22, r24
   102c6:	cd 01       	movw	r24, r26
   102c8:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   102cc:	dc 01       	movw	r26, r24
   102ce:	cb 01       	movw	r24, r22
   102d0:	20 e0       	ldi	r18, 0x00	; 0
   102d2:	30 e0       	ldi	r19, 0x00	; 0
   102d4:	48 ec       	ldi	r20, 0xC8	; 200
   102d6:	52 e4       	ldi	r21, 0x42	; 66
   102d8:	bc 01       	movw	r22, r24
   102da:	cd 01       	movw	r24, r26
   102dc:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   102e0:	dc 01       	movw	r26, r24
   102e2:	cb 01       	movw	r24, r22
   102e4:	2d 89       	ldd	r18, Y+21	; 0x15
   102e6:	3e 89       	ldd	r19, Y+22	; 0x16
   102e8:	4f 89       	ldd	r20, Y+23	; 0x17
   102ea:	58 8d       	ldd	r21, Y+24	; 0x18
   102ec:	bc 01       	movw	r22, r24
   102ee:	cd 01       	movw	r24, r26
   102f0:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   102f4:	dc 01       	movw	r26, r24
   102f6:	cb 01       	movw	r24, r22
   102f8:	8d a3       	std	Y+37, r24	; 0x25
   102fa:	9e a3       	std	Y+38, r25	; 0x26
   102fc:	af a3       	std	Y+39, r26	; 0x27
   102fe:	b8 a7       	std	Y+40, r27	; 0x28
		float term_z		= k2_m_theta / k3_p_theta + ln_phi;
   10300:	2d a1       	ldd	r18, Y+37	; 0x25
   10302:	3e a1       	ldd	r19, Y+38	; 0x26
   10304:	4f a1       	ldd	r20, Y+39	; 0x27
   10306:	58 a5       	ldd	r21, Y+40	; 0x28
   10308:	69 a1       	ldd	r22, Y+33	; 0x21
   1030a:	7a a1       	ldd	r23, Y+34	; 0x22
   1030c:	8b a1       	ldd	r24, Y+35	; 0x23
   1030e:	9c a1       	ldd	r25, Y+36	; 0x24
   10310:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   10314:	dc 01       	movw	r26, r24
   10316:	cb 01       	movw	r24, r22
   10318:	2d 8d       	ldd	r18, Y+29	; 0x1d
   1031a:	3e 8d       	ldd	r19, Y+30	; 0x1e
   1031c:	4f 8d       	ldd	r20, Y+31	; 0x1f
   1031e:	58 a1       	ldd	r21, Y+32	; 0x20
   10320:	bc 01       	movw	r22, r24
   10322:	cd 01       	movw	r24, r26
   10324:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   10328:	dc 01       	movw	r26, r24
   1032a:	cb 01       	movw	r24, r22
   1032c:	89 a7       	std	Y+41, r24	; 0x29
   1032e:	9a a7       	std	Y+42, r25	; 0x2a
   10330:	ab a7       	std	Y+43, r26	; 0x2b
   10332:	bc a7       	std	Y+44, r27	; 0x2c
		float term_n		= K2_m_K3    / k3_p_theta - ln_phi;
   10334:	2d a1       	ldd	r18, Y+37	; 0x25
   10336:	3e a1       	ldd	r19, Y+38	; 0x26
   10338:	4f a1       	ldd	r20, Y+39	; 0x27
   1033a:	58 a5       	ldd	r21, Y+40	; 0x28
   1033c:	69 8d       	ldd	r22, Y+25	; 0x19
   1033e:	7a 8d       	ldd	r23, Y+26	; 0x1a
   10340:	8b 8d       	ldd	r24, Y+27	; 0x1b
   10342:	9c 8d       	ldd	r25, Y+28	; 0x1c
   10344:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   10348:	dc 01       	movw	r26, r24
   1034a:	cb 01       	movw	r24, r22
   1034c:	2d 8d       	ldd	r18, Y+29	; 0x1d
   1034e:	3e 8d       	ldd	r19, Y+30	; 0x1e
   10350:	4f 8d       	ldd	r20, Y+31	; 0x1f
   10352:	58 a1       	ldd	r21, Y+32	; 0x20
   10354:	bc 01       	movw	r22, r24
   10356:	cd 01       	movw	r24, r26
   10358:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   1035c:	dc 01       	movw	r26, r24
   1035e:	cb 01       	movw	r24, r22
   10360:	8d a7       	std	Y+45, r24	; 0x2d
   10362:	9e a7       	std	Y+46, r25	; 0x2e
   10364:	af a7       	std	Y+47, r26	; 0x2f
   10366:	b8 ab       	std	Y+48, r27	; 0x30
		float tau_100		= 0.5f + ((100.f * K3) * term_z) / term_n;
   10368:	20 e0       	ldi	r18, 0x00	; 0
   1036a:	30 e0       	ldi	r19, 0x00	; 0
   1036c:	48 ec       	ldi	r20, 0xC8	; 200
   1036e:	52 e4       	ldi	r21, 0x42	; 66
   10370:	6d 89       	ldd	r22, Y+21	; 0x15
   10372:	7e 89       	ldd	r23, Y+22	; 0x16
   10374:	8f 89       	ldd	r24, Y+23	; 0x17
   10376:	98 8d       	ldd	r25, Y+24	; 0x18
   10378:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1037c:	dc 01       	movw	r26, r24
   1037e:	cb 01       	movw	r24, r22
   10380:	29 a5       	ldd	r18, Y+41	; 0x29
   10382:	3a a5       	ldd	r19, Y+42	; 0x2a
   10384:	4b a5       	ldd	r20, Y+43	; 0x2b
   10386:	5c a5       	ldd	r21, Y+44	; 0x2c
   10388:	bc 01       	movw	r22, r24
   1038a:	cd 01       	movw	r24, r26
   1038c:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   10390:	dc 01       	movw	r26, r24
   10392:	cb 01       	movw	r24, r22
   10394:	2d a5       	ldd	r18, Y+45	; 0x2d
   10396:	3e a5       	ldd	r19, Y+46	; 0x2e
   10398:	4f a5       	ldd	r20, Y+47	; 0x2f
   1039a:	58 a9       	ldd	r21, Y+48	; 0x30
   1039c:	bc 01       	movw	r22, r24
   1039e:	cd 01       	movw	r24, r26
   103a0:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   103a4:	dc 01       	movw	r26, r24
   103a6:	cb 01       	movw	r24, r22
   103a8:	20 e0       	ldi	r18, 0x00	; 0
   103aa:	30 e0       	ldi	r19, 0x00	; 0
   103ac:	40 e0       	ldi	r20, 0x00	; 0
   103ae:	5f e3       	ldi	r21, 0x3F	; 63
   103b0:	bc 01       	movw	r22, r24
   103b2:	cd 01       	movw	r24, r26
   103b4:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   103b8:	dc 01       	movw	r26, r24
   103ba:	cb 01       	movw	r24, r22
   103bc:	89 ab       	std	Y+49, r24	; 0x31
   103be:	9a ab       	std	Y+50, r25	; 0x32
   103c0:	ab ab       	std	Y+51, r26	; 0x33
   103c2:	bc ab       	std	Y+52, r27	; 0x34

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
   103c4:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   103c8:	8d ab       	std	Y+53, r24	; 0x35
			g_twi1_hygro_DP_100 = (int16_t)tau_100;
   103ca:	69 a9       	ldd	r22, Y+49	; 0x31
   103cc:	7a a9       	ldd	r23, Y+50	; 0x32
   103ce:	8b a9       	ldd	r24, Y+51	; 0x33
   103d0:	9c a9       	ldd	r25, Y+52	; 0x34
   103d2:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   103d6:	dc 01       	movw	r26, r24
   103d8:	cb 01       	movw	r24, r22
   103da:	80 93 12 29 	sts	0x2912, r24	; 0x802912 <g_twi1_hygro_DP_100>
   103de:	90 93 13 29 	sts	0x2913, r25	; 0x802913 <g_twi1_hygro_DP_100+0x1>
			cpu_irq_restore(flags);
   103e2:	8d a9       	ldd	r24, Y+53	; 0x35
   103e4:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}
	}
}
   103e8:	00 00       	nop
   103ea:	e9 96       	adiw	r28, 0x39	; 57
   103ec:	cd bf       	out	0x3d, r28	; 61
   103ee:	de bf       	out	0x3e, r29	; 62
   103f0:	df 91       	pop	r29
   103f2:	cf 91       	pop	r28
   103f4:	08 95       	ret

000103f6 <task_twi1_gyro>:

static void task_twi1_gyro(uint32_t now)
{	// Calculations for the presentation layer
   103f6:	0f 93       	push	r16
   103f8:	1f 93       	push	r17
   103fa:	cf 93       	push	r28
   103fc:	df 93       	push	r29
   103fe:	cd b7       	in	r28, 0x3d	; 61
   10400:	de b7       	in	r29, 0x3e	; 62
   10402:	c0 55       	subi	r28, 0x50	; 80
   10404:	d1 09       	sbc	r29, r1
   10406:	cd bf       	out	0x3d, r28	; 61
   10408:	de bf       	out	0x3e, r29	; 62
   1040a:	9e 01       	movw	r18, r28
   1040c:	23 5b       	subi	r18, 0xB3	; 179
   1040e:	3f 4f       	sbci	r19, 0xFF	; 255
   10410:	f9 01       	movw	r30, r18
   10412:	60 83       	st	Z, r22
   10414:	71 83       	std	Z+1, r23	; 0x01
   10416:	82 83       	std	Z+2, r24	; 0x02
   10418:	93 83       	std	Z+3, r25	; 0x03
		int16_t l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_z;
		int16_t l_twi1_gyro_1_accel_factx, l_twi1_gyro_1_accel_facty, l_twi1_gyro_1_accel_factz;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   1041a:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   1041e:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_gyro_1_accel_x					= g_twi1_gyro_1_accel_x;
   10420:	80 91 91 28 	lds	r24, 0x2891	; 0x802891 <g_twi1_gyro_1_accel_x>
   10424:	90 91 92 28 	lds	r25, 0x2892	; 0x802892 <g_twi1_gyro_1_accel_x+0x1>
   10428:	8a 83       	std	Y+2, r24	; 0x02
   1042a:	9b 83       	std	Y+3, r25	; 0x03
			l_twi1_gyro_1_accel_y					= g_twi1_gyro_1_accel_y;
   1042c:	80 91 93 28 	lds	r24, 0x2893	; 0x802893 <g_twi1_gyro_1_accel_y>
   10430:	90 91 94 28 	lds	r25, 0x2894	; 0x802894 <g_twi1_gyro_1_accel_y+0x1>
   10434:	8c 83       	std	Y+4, r24	; 0x04
   10436:	9d 83       	std	Y+5, r25	; 0x05
			l_twi1_gyro_1_accel_z					= g_twi1_gyro_1_accel_z;
   10438:	80 91 95 28 	lds	r24, 0x2895	; 0x802895 <g_twi1_gyro_1_accel_z>
   1043c:	90 91 96 28 	lds	r25, 0x2896	; 0x802896 <g_twi1_gyro_1_accel_z+0x1>
   10440:	8e 83       	std	Y+6, r24	; 0x06
   10442:	9f 83       	std	Y+7, r25	; 0x07

			l_twi1_gyro_1_accel_factx				= g_twi1_gyro_1_accel_factx;
   10444:	80 91 9d 28 	lds	r24, 0x289D	; 0x80289d <g_twi1_gyro_1_accel_factx>
   10448:	90 91 9e 28 	lds	r25, 0x289E	; 0x80289e <g_twi1_gyro_1_accel_factx+0x1>
   1044c:	88 87       	std	Y+8, r24	; 0x08
   1044e:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_facty				= g_twi1_gyro_1_accel_facty;
   10450:	80 91 9f 28 	lds	r24, 0x289F	; 0x80289f <g_twi1_gyro_1_accel_facty>
   10454:	90 91 a0 28 	lds	r25, 0x28A0	; 0x8028a0 <g_twi1_gyro_1_accel_facty+0x1>
   10458:	8a 87       	std	Y+10, r24	; 0x0a
   1045a:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_factz				= g_twi1_gyro_1_accel_factz;
   1045c:	80 91 a1 28 	lds	r24, 0x28A1	; 0x8028a1 <g_twi1_gyro_1_accel_factz>
   10460:	90 91 a2 28 	lds	r25, 0x28A2	; 0x8028a2 <g_twi1_gyro_1_accel_factz+0x1>
   10464:	8c 87       	std	Y+12, r24	; 0x0c
   10466:	9d 87       	std	Y+13, r25	; 0x0d
			cpu_irq_restore(flags);
   10468:	89 81       	ldd	r24, Y+1	; 0x01
   1046a:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_factx);
   1046e:	28 85       	ldd	r18, Y+8	; 0x08
   10470:	39 85       	ldd	r19, Y+9	; 0x09
   10472:	8a 81       	ldd	r24, Y+2	; 0x02
   10474:	9b 81       	ldd	r25, Y+3	; 0x03
   10476:	b9 01       	movw	r22, r18
   10478:	0e 94 15 62 	call	0xc42a	; 0xc42a <calc_gyro1_accel_raw2mg>
   1047c:	8e 87       	std	Y+14, r24	; 0x0e
   1047e:	9f 87       	std	Y+15, r25	; 0x0f
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_facty);
   10480:	2a 85       	ldd	r18, Y+10	; 0x0a
   10482:	3b 85       	ldd	r19, Y+11	; 0x0b
   10484:	8c 81       	ldd	r24, Y+4	; 0x04
   10486:	9d 81       	ldd	r25, Y+5	; 0x05
   10488:	b9 01       	movw	r22, r18
   1048a:	0e 94 15 62 	call	0xc42a	; 0xc42a <calc_gyro1_accel_raw2mg>
   1048e:	88 8b       	std	Y+16, r24	; 0x10
   10490:	99 8b       	std	Y+17, r25	; 0x11
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, l_twi1_gyro_1_accel_factz);
   10492:	2c 85       	ldd	r18, Y+12	; 0x0c
   10494:	3d 85       	ldd	r19, Y+13	; 0x0d
   10496:	8e 81       	ldd	r24, Y+6	; 0x06
   10498:	9f 81       	ldd	r25, Y+7	; 0x07
   1049a:	b9 01       	movw	r22, r18
   1049c:	0e 94 15 62 	call	0xc42a	; 0xc42a <calc_gyro1_accel_raw2mg>
   104a0:	8a 8b       	std	Y+18, r24	; 0x12
   104a2:	9b 8b       	std	Y+19, r25	; 0x13

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   104a4:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   104a8:	8c 8b       	std	Y+20, r24	; 0x14
			g_twi1_gyro_1_accel_x_mg				= l_twi1_gyro_1_accel_x_mg;
   104aa:	8e 85       	ldd	r24, Y+14	; 0x0e
   104ac:	9f 85       	ldd	r25, Y+15	; 0x0f
   104ae:	80 93 a3 28 	sts	0x28A3, r24	; 0x8028a3 <g_twi1_gyro_1_accel_x_mg>
   104b2:	90 93 a4 28 	sts	0x28A4, r25	; 0x8028a4 <g_twi1_gyro_1_accel_x_mg+0x1>
			g_twi1_gyro_1_accel_y_mg				= l_twi1_gyro_1_accel_y_mg;
   104b6:	88 89       	ldd	r24, Y+16	; 0x10
   104b8:	99 89       	ldd	r25, Y+17	; 0x11
   104ba:	80 93 a5 28 	sts	0x28A5, r24	; 0x8028a5 <g_twi1_gyro_1_accel_y_mg>
   104be:	90 93 a6 28 	sts	0x28A6, r25	; 0x8028a6 <g_twi1_gyro_1_accel_y_mg+0x1>
			g_twi1_gyro_1_accel_z_mg				= l_twi1_gyro_1_accel_z_mg;
   104c2:	8a 89       	ldd	r24, Y+18	; 0x12
   104c4:	9b 89       	ldd	r25, Y+19	; 0x13
   104c6:	80 93 a7 28 	sts	0x28A7, r24	; 0x8028a7 <g_twi1_gyro_1_accel_z_mg>
   104ca:	90 93 a8 28 	sts	0x28A8, r25	; 0x8028a8 <g_twi1_gyro_1_accel_z_mg+0x1>
			cpu_irq_restore(flags);
   104ce:	8c 89       	ldd	r24, Y+20	; 0x14
   104d0:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
	{
		int16_t l_twi1_gyro_1_gyro_x, l_twi1_gyro_1_gyro_y, l_twi1_gyro_1_gyro_z;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   104d4:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   104d8:	8d 8b       	std	Y+21, r24	; 0x15
			l_twi1_gyro_1_gyro_x					= g_twi1_gyro_1_gyro_x;
   104da:	80 91 a9 28 	lds	r24, 0x28A9	; 0x8028a9 <g_twi1_gyro_1_gyro_x>
   104de:	90 91 aa 28 	lds	r25, 0x28AA	; 0x8028aa <g_twi1_gyro_1_gyro_x+0x1>
   104e2:	8e 8b       	std	Y+22, r24	; 0x16
   104e4:	9f 8b       	std	Y+23, r25	; 0x17
			l_twi1_gyro_1_gyro_y					= g_twi1_gyro_1_gyro_y;
   104e6:	80 91 ab 28 	lds	r24, 0x28AB	; 0x8028ab <g_twi1_gyro_1_gyro_y>
   104ea:	90 91 ac 28 	lds	r25, 0x28AC	; 0x8028ac <g_twi1_gyro_1_gyro_y+0x1>
   104ee:	88 8f       	std	Y+24, r24	; 0x18
   104f0:	99 8f       	std	Y+25, r25	; 0x19
			l_twi1_gyro_1_gyro_z					= g_twi1_gyro_1_gyro_z;
   104f2:	80 91 ad 28 	lds	r24, 0x28AD	; 0x8028ad <g_twi1_gyro_1_gyro_z>
   104f6:	90 91 ae 28 	lds	r25, 0x28AE	; 0x8028ae <g_twi1_gyro_1_gyro_z+0x1>
   104fa:	8a 8f       	std	Y+26, r24	; 0x1a
   104fc:	9b 8f       	std	Y+27, r25	; 0x1b
			cpu_irq_restore(flags);
   104fe:	8d 89       	ldd	r24, Y+21	; 0x15
   10500:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
   10504:	8e 89       	ldd	r24, Y+22	; 0x16
   10506:	9f 89       	ldd	r25, Y+23	; 0x17
   10508:	0e 94 4a 63 	call	0xc694	; 0xc694 <calc_gyro1_gyro_raw2mdps>
   1050c:	dc 01       	movw	r26, r24
   1050e:	cb 01       	movw	r24, r22
   10510:	8c 8f       	std	Y+28, r24	; 0x1c
   10512:	9d 8f       	std	Y+29, r25	; 0x1d
   10514:	ae 8f       	std	Y+30, r26	; 0x1e
   10516:	bf 8f       	std	Y+31, r27	; 0x1f
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
   10518:	88 8d       	ldd	r24, Y+24	; 0x18
   1051a:	99 8d       	ldd	r25, Y+25	; 0x19
   1051c:	0e 94 4a 63 	call	0xc694	; 0xc694 <calc_gyro1_gyro_raw2mdps>
   10520:	dc 01       	movw	r26, r24
   10522:	cb 01       	movw	r24, r22
   10524:	88 a3       	std	Y+32, r24	; 0x20
   10526:	99 a3       	std	Y+33, r25	; 0x21
   10528:	aa a3       	std	Y+34, r26	; 0x22
   1052a:	bb a3       	std	Y+35, r27	; 0x23
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);
   1052c:	8a 8d       	ldd	r24, Y+26	; 0x1a
   1052e:	9b 8d       	ldd	r25, Y+27	; 0x1b
   10530:	0e 94 4a 63 	call	0xc694	; 0xc694 <calc_gyro1_gyro_raw2mdps>
   10534:	dc 01       	movw	r26, r24
   10536:	cb 01       	movw	r24, r22
   10538:	8c a3       	std	Y+36, r24	; 0x24
   1053a:	9d a3       	std	Y+37, r25	; 0x25
   1053c:	ae a3       	std	Y+38, r26	; 0x26
   1053e:	bf a3       	std	Y+39, r27	; 0x27

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10540:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   10544:	88 a7       	std	Y+40, r24	; 0x28
			g_twi1_gyro_1_gyro_x_mdps				= l_twi1_gyro_1_gyro_x_mdps;
   10546:	8c 8d       	ldd	r24, Y+28	; 0x1c
   10548:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1054a:	ae 8d       	ldd	r26, Y+30	; 0x1e
   1054c:	bf 8d       	ldd	r27, Y+31	; 0x1f
   1054e:	80 93 b5 28 	sts	0x28B5, r24	; 0x8028b5 <g_twi1_gyro_1_gyro_x_mdps>
   10552:	90 93 b6 28 	sts	0x28B6, r25	; 0x8028b6 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   10556:	a0 93 b7 28 	sts	0x28B7, r26	; 0x8028b7 <g_twi1_gyro_1_gyro_x_mdps+0x2>
   1055a:	b0 93 b8 28 	sts	0x28B8, r27	; 0x8028b8 <g_twi1_gyro_1_gyro_x_mdps+0x3>
			g_twi1_gyro_1_gyro_y_mdps				= l_twi1_gyro_1_gyro_y_mdps;
   1055e:	88 a1       	ldd	r24, Y+32	; 0x20
   10560:	99 a1       	ldd	r25, Y+33	; 0x21
   10562:	aa a1       	ldd	r26, Y+34	; 0x22
   10564:	bb a1       	ldd	r27, Y+35	; 0x23
   10566:	80 93 b9 28 	sts	0x28B9, r24	; 0x8028b9 <g_twi1_gyro_1_gyro_y_mdps>
   1056a:	90 93 ba 28 	sts	0x28BA, r25	; 0x8028ba <g_twi1_gyro_1_gyro_y_mdps+0x1>
   1056e:	a0 93 bb 28 	sts	0x28BB, r26	; 0x8028bb <g_twi1_gyro_1_gyro_y_mdps+0x2>
   10572:	b0 93 bc 28 	sts	0x28BC, r27	; 0x8028bc <g_twi1_gyro_1_gyro_y_mdps+0x3>
			g_twi1_gyro_1_gyro_z_mdps				= l_twi1_gyro_1_gyro_z_mdps;
   10576:	8c a1       	ldd	r24, Y+36	; 0x24
   10578:	9d a1       	ldd	r25, Y+37	; 0x25
   1057a:	ae a1       	ldd	r26, Y+38	; 0x26
   1057c:	bf a1       	ldd	r27, Y+39	; 0x27
   1057e:	80 93 bd 28 	sts	0x28BD, r24	; 0x8028bd <g_twi1_gyro_1_gyro_z_mdps>
   10582:	90 93 be 28 	sts	0x28BE, r25	; 0x8028be <g_twi1_gyro_1_gyro_z_mdps+0x1>
   10586:	a0 93 bf 28 	sts	0x28BF, r26	; 0x8028bf <g_twi1_gyro_1_gyro_z_mdps+0x2>
   1058a:	b0 93 c0 28 	sts	0x28C0, r27	; 0x8028c0 <g_twi1_gyro_1_gyro_z_mdps+0x3>
			cpu_irq_restore(flags);
   1058e:	88 a5       	ldd	r24, Y+40	; 0x28
   10590:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		int16_t l_twi1_gyro_2_mag_factx, l_twi1_gyro_2_mag_facty, l_twi1_gyro_2_mag_factz;
		int16_t l_twi1_gyro_1_temp;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10594:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   10598:	89 a7       	std	Y+41, r24	; 0x29
			l_twi1_gyro_2_mag_x						= g_twi1_gyro_2_mag_x;
   1059a:	80 91 cd 28 	lds	r24, 0x28CD	; 0x8028cd <g_twi1_gyro_2_mag_x>
   1059e:	90 91 ce 28 	lds	r25, 0x28CE	; 0x8028ce <g_twi1_gyro_2_mag_x+0x1>
   105a2:	8a a7       	std	Y+42, r24	; 0x2a
   105a4:	9b a7       	std	Y+43, r25	; 0x2b
			l_twi1_gyro_2_mag_y						= g_twi1_gyro_2_mag_y;
   105a6:	80 91 cf 28 	lds	r24, 0x28CF	; 0x8028cf <g_twi1_gyro_2_mag_y>
   105aa:	90 91 d0 28 	lds	r25, 0x28D0	; 0x8028d0 <g_twi1_gyro_2_mag_y+0x1>
   105ae:	8c a7       	std	Y+44, r24	; 0x2c
   105b0:	9d a7       	std	Y+45, r25	; 0x2d
			l_twi1_gyro_2_mag_z						= g_twi1_gyro_2_mag_z;
   105b2:	80 91 d1 28 	lds	r24, 0x28D1	; 0x8028d1 <g_twi1_gyro_2_mag_z>
   105b6:	90 91 d2 28 	lds	r25, 0x28D2	; 0x8028d2 <g_twi1_gyro_2_mag_z+0x1>
   105ba:	8e a7       	std	Y+46, r24	; 0x2e
   105bc:	9f a7       	std	Y+47, r25	; 0x2f

			l_twi1_gyro_2_asax						= g_twi1_gyro_2_asax;
   105be:	80 91 c4 28 	lds	r24, 0x28C4	; 0x8028c4 <g_twi1_gyro_2_asax>
   105c2:	08 2e       	mov	r0, r24
   105c4:	00 0c       	add	r0, r0
   105c6:	99 0b       	sbc	r25, r25
   105c8:	88 ab       	std	Y+48, r24	; 0x30
   105ca:	99 ab       	std	Y+49, r25	; 0x31
			l_twi1_gyro_2_asay						= g_twi1_gyro_2_asay;
   105cc:	80 91 c5 28 	lds	r24, 0x28C5	; 0x8028c5 <g_twi1_gyro_2_asay>
   105d0:	08 2e       	mov	r0, r24
   105d2:	00 0c       	add	r0, r0
   105d4:	99 0b       	sbc	r25, r25
   105d6:	8a ab       	std	Y+50, r24	; 0x32
   105d8:	9b ab       	std	Y+51, r25	; 0x33
			l_twi1_gyro_2_asaz						= g_twi1_gyro_2_asaz;
   105da:	80 91 c6 28 	lds	r24, 0x28C6	; 0x8028c6 <g_twi1_gyro_2_asaz>
   105de:	08 2e       	mov	r0, r24
   105e0:	00 0c       	add	r0, r0
   105e2:	99 0b       	sbc	r25, r25
   105e4:	8c ab       	std	Y+52, r24	; 0x34
   105e6:	9d ab       	std	Y+53, r25	; 0x35

			l_twi1_gyro_2_mag_factx					= g_twi1_gyro_2_mag_factx;
   105e8:	80 91 d3 28 	lds	r24, 0x28D3	; 0x8028d3 <g_twi1_gyro_2_mag_factx>
   105ec:	90 91 d4 28 	lds	r25, 0x28D4	; 0x8028d4 <g_twi1_gyro_2_mag_factx+0x1>
   105f0:	8e ab       	std	Y+54, r24	; 0x36
   105f2:	9f ab       	std	Y+55, r25	; 0x37
			l_twi1_gyro_2_mag_facty					= g_twi1_gyro_2_mag_facty;
   105f4:	80 91 d5 28 	lds	r24, 0x28D5	; 0x8028d5 <g_twi1_gyro_2_mag_facty>
   105f8:	90 91 d6 28 	lds	r25, 0x28D6	; 0x8028d6 <g_twi1_gyro_2_mag_facty+0x1>
   105fc:	88 af       	std	Y+56, r24	; 0x38
   105fe:	99 af       	std	Y+57, r25	; 0x39
			l_twi1_gyro_2_mag_factz					= g_twi1_gyro_2_mag_factz;
   10600:	80 91 d7 28 	lds	r24, 0x28D7	; 0x8028d7 <g_twi1_gyro_2_mag_factz>
   10604:	90 91 d8 28 	lds	r25, 0x28D8	; 0x8028d8 <g_twi1_gyro_2_mag_factz+0x1>
   10608:	8a af       	std	Y+58, r24	; 0x3a
   1060a:	9b af       	std	Y+59, r25	; 0x3b

			l_twi1_gyro_1_temp						= g_twi1_gyro_1_temp;
   1060c:	80 91 89 28 	lds	r24, 0x2889	; 0x802889 <g_twi1_gyro_1_temp>
   10610:	90 91 8a 28 	lds	r25, 0x288A	; 0x80288a <g_twi1_gyro_1_temp+0x1>
   10614:	8c af       	std	Y+60, r24	; 0x3c
   10616:	9d af       	std	Y+61, r25	; 0x3d
			cpu_irq_restore(flags);
   10618:	89 a5       	ldd	r24, Y+41	; 0x29
   1061a:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, l_twi1_gyro_2_asax, l_twi1_gyro_2_mag_factx);
   1061e:	68 a9       	ldd	r22, Y+48	; 0x30
   10620:	8e 01       	movw	r16, r28
   10622:	02 5c       	subi	r16, 0xC2	; 194
   10624:	1f 4f       	sbci	r17, 0xFF	; 255
   10626:	2e a9       	ldd	r18, Y+54	; 0x36
   10628:	3f a9       	ldd	r19, Y+55	; 0x37
   1062a:	8a a5       	ldd	r24, Y+42	; 0x2a
   1062c:	9b a5       	ldd	r25, Y+43	; 0x2b
   1062e:	a9 01       	movw	r20, r18
   10630:	0e 94 ff 63 	call	0xc7fe	; 0xc7fe <calc_gyro2_correct_mag_2_nT>
   10634:	dc 01       	movw	r26, r24
   10636:	cb 01       	movw	r24, r22
   10638:	f8 01       	movw	r30, r16
   1063a:	80 83       	st	Z, r24
   1063c:	91 83       	std	Z+1, r25	; 0x01
   1063e:	a2 83       	std	Z+2, r26	; 0x02
   10640:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, l_twi1_gyro_2_asay, l_twi1_gyro_2_mag_facty);
   10642:	6a a9       	ldd	r22, Y+50	; 0x32
   10644:	8e 01       	movw	r16, r28
   10646:	0e 5b       	subi	r16, 0xBE	; 190
   10648:	1f 4f       	sbci	r17, 0xFF	; 255
   1064a:	28 ad       	ldd	r18, Y+56	; 0x38
   1064c:	39 ad       	ldd	r19, Y+57	; 0x39
   1064e:	8c a5       	ldd	r24, Y+44	; 0x2c
   10650:	9d a5       	ldd	r25, Y+45	; 0x2d
   10652:	a9 01       	movw	r20, r18
   10654:	0e 94 ff 63 	call	0xc7fe	; 0xc7fe <calc_gyro2_correct_mag_2_nT>
   10658:	dc 01       	movw	r26, r24
   1065a:	cb 01       	movw	r24, r22
   1065c:	f8 01       	movw	r30, r16
   1065e:	80 83       	st	Z, r24
   10660:	91 83       	std	Z+1, r25	; 0x01
   10662:	a2 83       	std	Z+2, r26	; 0x02
   10664:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, l_twi1_gyro_2_asaz, l_twi1_gyro_2_mag_factz);
   10666:	6c a9       	ldd	r22, Y+52	; 0x34
   10668:	8e 01       	movw	r16, r28
   1066a:	0a 5b       	subi	r16, 0xBA	; 186
   1066c:	1f 4f       	sbci	r17, 0xFF	; 255
   1066e:	2a ad       	ldd	r18, Y+58	; 0x3a
   10670:	3b ad       	ldd	r19, Y+59	; 0x3b
   10672:	8e a5       	ldd	r24, Y+46	; 0x2e
   10674:	9f a5       	ldd	r25, Y+47	; 0x2f
   10676:	a9 01       	movw	r20, r18
   10678:	0e 94 ff 63 	call	0xc7fe	; 0xc7fe <calc_gyro2_correct_mag_2_nT>
   1067c:	dc 01       	movw	r26, r24
   1067e:	cb 01       	movw	r24, r22
   10680:	f8 01       	movw	r30, r16
   10682:	80 83       	st	Z, r24
   10684:	91 83       	std	Z+1, r25	; 0x01
   10686:	a2 83       	std	Z+2, r26	; 0x02
   10688:	b3 83       	std	Z+3, r27	; 0x03
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);
   1068a:	8e 01       	movw	r16, r28
   1068c:	06 5b       	subi	r16, 0xB6	; 182
   1068e:	1f 4f       	sbci	r17, 0xFF	; 255
   10690:	8c ad       	ldd	r24, Y+60	; 0x3c
   10692:	9d ad       	ldd	r25, Y+61	; 0x3d
   10694:	0e 94 c5 63 	call	0xc78a	; 0xc78a <calc_gyro1_temp_raw2C100>
   10698:	f8 01       	movw	r30, r16
   1069a:	80 83       	st	Z, r24
   1069c:	91 83       	std	Z+1, r25	; 0x01

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   1069e:	8e 01       	movw	r16, r28
   106a0:	04 5b       	subi	r16, 0xB4	; 180
   106a2:	1f 4f       	sbci	r17, 0xFF	; 255
   106a4:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   106a8:	f8 01       	movw	r30, r16
   106aa:	80 83       	st	Z, r24
			g_twi1_gyro_2_mag_x_nT					= l_twi1_gyro_2_mag_x_nT;
   106ac:	ce 01       	movw	r24, r28
   106ae:	ce 96       	adiw	r24, 0x3e	; 62
   106b0:	fc 01       	movw	r30, r24
   106b2:	80 81       	ld	r24, Z
   106b4:	91 81       	ldd	r25, Z+1	; 0x01
   106b6:	a2 81       	ldd	r26, Z+2	; 0x02
   106b8:	b3 81       	ldd	r27, Z+3	; 0x03
   106ba:	80 93 d9 28 	sts	0x28D9, r24	; 0x8028d9 <g_twi1_gyro_2_mag_x_nT>
   106be:	90 93 da 28 	sts	0x28DA, r25	; 0x8028da <g_twi1_gyro_2_mag_x_nT+0x1>
   106c2:	a0 93 db 28 	sts	0x28DB, r26	; 0x8028db <g_twi1_gyro_2_mag_x_nT+0x2>
   106c6:	b0 93 dc 28 	sts	0x28DC, r27	; 0x8028dc <g_twi1_gyro_2_mag_x_nT+0x3>
			g_twi1_gyro_2_mag_y_nT					= l_twi1_gyro_2_mag_y_nT;
   106ca:	ce 01       	movw	r24, r28
   106cc:	8e 5b       	subi	r24, 0xBE	; 190
   106ce:	9f 4f       	sbci	r25, 0xFF	; 255
   106d0:	fc 01       	movw	r30, r24
   106d2:	80 81       	ld	r24, Z
   106d4:	91 81       	ldd	r25, Z+1	; 0x01
   106d6:	a2 81       	ldd	r26, Z+2	; 0x02
   106d8:	b3 81       	ldd	r27, Z+3	; 0x03
   106da:	80 93 dd 28 	sts	0x28DD, r24	; 0x8028dd <g_twi1_gyro_2_mag_y_nT>
   106de:	90 93 de 28 	sts	0x28DE, r25	; 0x8028de <g_twi1_gyro_2_mag_y_nT+0x1>
   106e2:	a0 93 df 28 	sts	0x28DF, r26	; 0x8028df <g_twi1_gyro_2_mag_y_nT+0x2>
   106e6:	b0 93 e0 28 	sts	0x28E0, r27	; 0x8028e0 <g_twi1_gyro_2_mag_y_nT+0x3>
			g_twi1_gyro_2_mag_z_nT					= l_twi1_gyro_2_mag_z_nT;
   106ea:	ce 01       	movw	r24, r28
   106ec:	8a 5b       	subi	r24, 0xBA	; 186
   106ee:	9f 4f       	sbci	r25, 0xFF	; 255
   106f0:	fc 01       	movw	r30, r24
   106f2:	80 81       	ld	r24, Z
   106f4:	91 81       	ldd	r25, Z+1	; 0x01
   106f6:	a2 81       	ldd	r26, Z+2	; 0x02
   106f8:	b3 81       	ldd	r27, Z+3	; 0x03
   106fa:	80 93 e1 28 	sts	0x28E1, r24	; 0x8028e1 <g_twi1_gyro_2_mag_z_nT>
   106fe:	90 93 e2 28 	sts	0x28E2, r25	; 0x8028e2 <g_twi1_gyro_2_mag_z_nT+0x1>
   10702:	a0 93 e3 28 	sts	0x28E3, r26	; 0x8028e3 <g_twi1_gyro_2_mag_z_nT+0x2>
   10706:	b0 93 e4 28 	sts	0x28E4, r27	; 0x8028e4 <g_twi1_gyro_2_mag_z_nT+0x3>
			g_twi1_gyro_1_temp_deg_100				= l_twi1_gyro_1_temp_deg_100;
   1070a:	ce 01       	movw	r24, r28
   1070c:	86 5b       	subi	r24, 0xB6	; 182
   1070e:	9f 4f       	sbci	r25, 0xFF	; 255
   10710:	fc 01       	movw	r30, r24
   10712:	80 81       	ld	r24, Z
   10714:	91 81       	ldd	r25, Z+1	; 0x01
   10716:	80 93 8f 28 	sts	0x288F, r24	; 0x80288f <g_twi1_gyro_1_temp_deg_100>
   1071a:	90 93 90 28 	sts	0x2890, r25	; 0x802890 <g_twi1_gyro_1_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   1071e:	ce 01       	movw	r24, r28
   10720:	84 5b       	subi	r24, 0xB4	; 180
   10722:	9f 4f       	sbci	r25, 0xFF	; 255
   10724:	fc 01       	movw	r30, r24
   10726:	80 81       	ld	r24, Z
   10728:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}
	}
}
   1072c:	00 00       	nop
   1072e:	c0 5b       	subi	r28, 0xB0	; 176
   10730:	df 4f       	sbci	r29, 0xFF	; 255
   10732:	cd bf       	out	0x3d, r28	; 61
   10734:	de bf       	out	0x3e, r29	; 62
   10736:	df 91       	pop	r29
   10738:	cf 91       	pop	r28
   1073a:	1f 91       	pop	r17
   1073c:	0f 91       	pop	r16
   1073e:	08 95       	ret

00010740 <task_twi1_baro>:

static void task_twi1_baro(uint32_t now)
{	// Calculations for the presentation layer
   10740:	2f 92       	push	r2
   10742:	3f 92       	push	r3
   10744:	4f 92       	push	r4
   10746:	5f 92       	push	r5
   10748:	6f 92       	push	r6
   1074a:	7f 92       	push	r7
   1074c:	8f 92       	push	r8
   1074e:	9f 92       	push	r9
   10750:	af 92       	push	r10
   10752:	bf 92       	push	r11
   10754:	cf 92       	push	r12
   10756:	df 92       	push	r13
   10758:	ef 92       	push	r14
   1075a:	ff 92       	push	r15
   1075c:	0f 93       	push	r16
   1075e:	1f 93       	push	r17
   10760:	cf 93       	push	r28
   10762:	df 93       	push	r29
   10764:	cd b7       	in	r28, 0x3d	; 61
   10766:	de b7       	in	r29, 0x3e	; 62
   10768:	ce 59       	subi	r28, 0x9E	; 158
   1076a:	d1 09       	sbc	r29, r1
   1076c:	cd bf       	out	0x3d, r28	; 61
   1076e:	de bf       	out	0x3e, r29	; 62
   10770:	9e 01       	movw	r18, r28
   10772:	25 5a       	subi	r18, 0xA5	; 165
   10774:	3f 4f       	sbci	r19, 0xFF	; 255
   10776:	f9 01       	movw	r30, r18
   10778:	60 83       	st	Z, r22
   1077a:	71 83       	std	Z+1, r23	; 0x01
   1077c:	82 83       	std	Z+2, r24	; 0x02
   1077e:	93 83       	std	Z+3, r25	; 0x03
	uint32_t		l_twi1_baro_d1, l_twi1_baro_d2;
	int32_t			l_p_h;

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
   10780:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   10784:	8d 8f       	std	Y+29, r24	; 0x1d
		l_twi1_baro_d1								= g_twi1_baro_d1;
   10786:	80 91 f8 28 	lds	r24, 0x28F8	; 0x8028f8 <g_twi1_baro_d1>
   1078a:	90 91 f9 28 	lds	r25, 0x28F9	; 0x8028f9 <g_twi1_baro_d1+0x1>
   1078e:	a0 91 fa 28 	lds	r26, 0x28FA	; 0x8028fa <g_twi1_baro_d1+0x2>
   10792:	b0 91 fb 28 	lds	r27, 0x28FB	; 0x8028fb <g_twi1_baro_d1+0x3>
   10796:	8e 8f       	std	Y+30, r24	; 0x1e
   10798:	9f 8f       	std	Y+31, r25	; 0x1f
   1079a:	a8 a3       	std	Y+32, r26	; 0x20
   1079c:	b9 a3       	std	Y+33, r27	; 0x21
		l_twi1_baro_d2								= g_twi1_baro_d2;
   1079e:	80 91 fc 28 	lds	r24, 0x28FC	; 0x8028fc <g_twi1_baro_d2>
   107a2:	90 91 fd 28 	lds	r25, 0x28FD	; 0x8028fd <g_twi1_baro_d2+0x1>
   107a6:	a0 91 fe 28 	lds	r26, 0x28FE	; 0x8028fe <g_twi1_baro_d2+0x2>
   107aa:	b0 91 ff 28 	lds	r27, 0x28FF	; 0x8028ff <g_twi1_baro_d2+0x3>
   107ae:	8a a3       	std	Y+34, r24	; 0x22
   107b0:	9b a3       	std	Y+35, r25	; 0x23
   107b2:	ac a3       	std	Y+36, r26	; 0x24
   107b4:	bd a3       	std	Y+37, r27	; 0x25
		cpu_irq_restore(flags);
   107b6:	8d 8d       	ldd	r24, Y+29	; 0x1d
   107b8:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
	}

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
   107bc:	20 91 c6 23 	lds	r18, 0x23C6	; 0x8023c6 <s_twi1_baro_d1.8437>
   107c0:	30 91 c7 23 	lds	r19, 0x23C7	; 0x8023c7 <s_twi1_baro_d1.8437+0x1>
   107c4:	40 91 c8 23 	lds	r20, 0x23C8	; 0x8023c8 <s_twi1_baro_d1.8437+0x2>
   107c8:	50 91 c9 23 	lds	r21, 0x23C9	; 0x8023c9 <s_twi1_baro_d1.8437+0x3>
   107cc:	8e 8d       	ldd	r24, Y+30	; 0x1e
   107ce:	9f 8d       	ldd	r25, Y+31	; 0x1f
   107d0:	a8 a1       	ldd	r26, Y+32	; 0x20
   107d2:	b9 a1       	ldd	r27, Y+33	; 0x21
   107d4:	82 17       	cp	r24, r18
   107d6:	93 07       	cpc	r25, r19
   107d8:	a4 07       	cpc	r26, r20
   107da:	b5 07       	cpc	r27, r21
   107dc:	91 f4       	brne	.+36     	; 0x10802 <task_twi1_baro+0xc2>
   107de:	20 91 ca 23 	lds	r18, 0x23CA	; 0x8023ca <s_twi1_baro_d2.8438>
   107e2:	30 91 cb 23 	lds	r19, 0x23CB	; 0x8023cb <s_twi1_baro_d2.8438+0x1>
   107e6:	40 91 cc 23 	lds	r20, 0x23CC	; 0x8023cc <s_twi1_baro_d2.8438+0x2>
   107ea:	50 91 cd 23 	lds	r21, 0x23CD	; 0x8023cd <s_twi1_baro_d2.8438+0x3>
   107ee:	8a a1       	ldd	r24, Y+34	; 0x22
   107f0:	9b a1       	ldd	r25, Y+35	; 0x23
   107f2:	ac a1       	ldd	r26, Y+36	; 0x24
   107f4:	bd a1       	ldd	r27, Y+37	; 0x25
   107f6:	82 17       	cp	r24, r18
   107f8:	93 07       	cpc	r25, r19
   107fa:	a4 07       	cpc	r26, r20
   107fc:	b5 07       	cpc	r27, r21
   107fe:	09 f4       	brne	.+2      	; 0x10802 <task_twi1_baro+0xc2>
   10800:	1c c6       	rjmp	.+3128   	; 0x1143a <task_twi1_baro+0xcfa>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
   10802:	2a a1       	ldd	r18, Y+34	; 0x22
   10804:	3b a1       	ldd	r19, Y+35	; 0x23
   10806:	4c a1       	ldd	r20, Y+36	; 0x24
   10808:	5d a1       	ldd	r21, Y+37	; 0x25
   1080a:	80 91 f2 28 	lds	r24, 0x28F2	; 0x8028f2 <g_twi1_baro_c+0xa>
   1080e:	90 91 f3 28 	lds	r25, 0x28F3	; 0x8028f3 <g_twi1_baro_c+0xb>
   10812:	cc 01       	movw	r24, r24
   10814:	a0 e0       	ldi	r26, 0x00	; 0
   10816:	b0 e0       	ldi	r27, 0x00	; 0
   10818:	ba 2f       	mov	r27, r26
   1081a:	a9 2f       	mov	r26, r25
   1081c:	98 2f       	mov	r25, r24
   1081e:	88 27       	eor	r24, r24
   10820:	79 01       	movw	r14, r18
   10822:	8a 01       	movw	r16, r20
   10824:	e8 1a       	sub	r14, r24
   10826:	f9 0a       	sbc	r15, r25
   10828:	0a 0b       	sbc	r16, r26
   1082a:	1b 0b       	sbc	r17, r27
   1082c:	d8 01       	movw	r26, r16
   1082e:	c7 01       	movw	r24, r14
   10830:	8e a3       	std	Y+38, r24	; 0x26
   10832:	9f a3       	std	Y+39, r25	; 0x27
   10834:	a8 a7       	std	Y+40, r26	; 0x28
   10836:	b9 a7       	std	Y+41, r27	; 0x29
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
   10838:	8e a1       	ldd	r24, Y+38	; 0x26
   1083a:	9f a1       	ldd	r25, Y+39	; 0x27
   1083c:	a8 a5       	ldd	r26, Y+40	; 0x28
   1083e:	b9 a5       	ldd	r27, Y+41	; 0x29
   10840:	1c 01       	movw	r2, r24
   10842:	2d 01       	movw	r4, r26
   10844:	bb 0f       	add	r27, r27
   10846:	88 0b       	sbc	r24, r24
   10848:	98 2f       	mov	r25, r24
   1084a:	dc 01       	movw	r26, r24
   1084c:	68 2e       	mov	r6, r24
   1084e:	78 2e       	mov	r7, r24
   10850:	88 2e       	mov	r8, r24
   10852:	98 2e       	mov	r9, r24
   10854:	80 91 f4 28 	lds	r24, 0x28F4	; 0x8028f4 <g_twi1_baro_c+0xc>
   10858:	90 91 f5 28 	lds	r25, 0x28F5	; 0x8028f5 <g_twi1_baro_c+0xd>
   1085c:	9c 01       	movw	r18, r24
   1085e:	40 e0       	ldi	r20, 0x00	; 0
   10860:	50 e0       	ldi	r21, 0x00	; 0
   10862:	60 e0       	ldi	r22, 0x00	; 0
   10864:	70 e0       	ldi	r23, 0x00	; 0
   10866:	cb 01       	movw	r24, r22
   10868:	a2 2e       	mov	r10, r18
   1086a:	b3 2e       	mov	r11, r19
   1086c:	c4 2e       	mov	r12, r20
   1086e:	d5 2e       	mov	r13, r21
   10870:	e6 2e       	mov	r14, r22
   10872:	f7 2e       	mov	r15, r23
   10874:	08 2f       	mov	r16, r24
   10876:	19 2f       	mov	r17, r25
   10878:	22 2d       	mov	r18, r2
   1087a:	33 2d       	mov	r19, r3
   1087c:	44 2d       	mov	r20, r4
   1087e:	55 2d       	mov	r21, r5
   10880:	66 2d       	mov	r22, r6
   10882:	77 2d       	mov	r23, r7
   10884:	88 2d       	mov	r24, r8
   10886:	99 2d       	mov	r25, r9
   10888:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
   1088c:	22 2e       	mov	r2, r18
   1088e:	33 2e       	mov	r3, r19
   10890:	44 2e       	mov	r4, r20
   10892:	55 2e       	mov	r5, r21
   10894:	66 2e       	mov	r6, r22
   10896:	77 2e       	mov	r7, r23
   10898:	88 2e       	mov	r8, r24
   1089a:	99 2e       	mov	r9, r25
   1089c:	a2 2c       	mov	r10, r2
   1089e:	b3 2c       	mov	r11, r3
   108a0:	c4 2c       	mov	r12, r4
   108a2:	d5 2c       	mov	r13, r5
   108a4:	e6 2c       	mov	r14, r6
   108a6:	f7 2c       	mov	r15, r7
   108a8:	08 2d       	mov	r16, r8
   108aa:	19 2d       	mov	r17, r9
   108ac:	2a 2d       	mov	r18, r10
   108ae:	3b 2d       	mov	r19, r11
   108b0:	4c 2d       	mov	r20, r12
   108b2:	5d 2d       	mov	r21, r13
   108b4:	6e 2d       	mov	r22, r14
   108b6:	7f 2d       	mov	r23, r15
   108b8:	80 2f       	mov	r24, r16
   108ba:	91 2f       	mov	r25, r17
   108bc:	07 e1       	ldi	r16, 0x17	; 23
   108be:	0f 94 f0 30 	call	0x261e0	; 0x261e0 <__ashrdi3>
   108c2:	a2 2e       	mov	r10, r18
   108c4:	b3 2e       	mov	r11, r19
   108c6:	c4 2e       	mov	r12, r20
   108c8:	d5 2e       	mov	r13, r21
   108ca:	e6 2e       	mov	r14, r22
   108cc:	f7 2e       	mov	r15, r23
   108ce:	08 2f       	mov	r16, r24
   108d0:	19 2f       	mov	r17, r25
   108d2:	aa a6       	std	Y+42, r10	; 0x2a
   108d4:	bb a6       	std	Y+43, r11	; 0x2b
   108d6:	cc a6       	std	Y+44, r12	; 0x2c
   108d8:	dd a6       	std	Y+45, r13	; 0x2d
		int32_t temp = temp_p20 + 2000L;
   108da:	8a a5       	ldd	r24, Y+42	; 0x2a
   108dc:	9b a5       	ldd	r25, Y+43	; 0x2b
   108de:	ac a5       	ldd	r26, Y+44	; 0x2c
   108e0:	bd a5       	ldd	r27, Y+45	; 0x2d
   108e2:	80 53       	subi	r24, 0x30	; 48
   108e4:	98 4f       	sbci	r25, 0xF8	; 248
   108e6:	af 4f       	sbci	r26, 0xFF	; 255
   108e8:	bf 4f       	sbci	r27, 0xFF	; 255
   108ea:	89 83       	std	Y+1, r24	; 0x01
   108ec:	9a 83       	std	Y+2, r25	; 0x02
   108ee:	ab 83       	std	Y+3, r26	; 0x03
   108f0:	bc 83       	std	Y+4, r27	; 0x04
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
   108f2:	80 91 ec 28 	lds	r24, 0x28EC	; 0x8028ec <g_twi1_baro_c+0x4>
   108f6:	90 91 ed 28 	lds	r25, 0x28ED	; 0x8028ed <g_twi1_baro_c+0x5>
   108fa:	5c 01       	movw	r10, r24
   108fc:	c1 2c       	mov	r12, r1
   108fe:	d1 2c       	mov	r13, r1
   10900:	e1 2c       	mov	r14, r1
   10902:	f1 2c       	mov	r15, r1
   10904:	87 01       	movw	r16, r14
   10906:	2a 2d       	mov	r18, r10
   10908:	3b 2d       	mov	r19, r11
   1090a:	4c 2d       	mov	r20, r12
   1090c:	5d 2d       	mov	r21, r13
   1090e:	6e 2d       	mov	r22, r14
   10910:	7f 2d       	mov	r23, r15
   10912:	80 2f       	mov	r24, r16
   10914:	91 2f       	mov	r25, r17
   10916:	01 e1       	ldi	r16, 0x11	; 17
   10918:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
   1091c:	a0 96       	adiw	r28, 0x20	; 32
   1091e:	2f af       	std	Y+63, r18	; 0x3f
   10920:	a0 97       	sbiw	r28, 0x20	; 32
   10922:	a1 96       	adiw	r28, 0x21	; 33
   10924:	3f af       	std	Y+63, r19	; 0x3f
   10926:	a1 97       	sbiw	r28, 0x21	; 33
   10928:	a2 96       	adiw	r28, 0x22	; 34
   1092a:	4f af       	std	Y+63, r20	; 0x3f
   1092c:	a2 97       	sbiw	r28, 0x22	; 34
   1092e:	a3 96       	adiw	r28, 0x23	; 35
   10930:	5f af       	std	Y+63, r21	; 0x3f
   10932:	a3 97       	sbiw	r28, 0x23	; 35
   10934:	a4 96       	adiw	r28, 0x24	; 36
   10936:	6f af       	std	Y+63, r22	; 0x3f
   10938:	a4 97       	sbiw	r28, 0x24	; 36
   1093a:	a5 96       	adiw	r28, 0x25	; 37
   1093c:	7f af       	std	Y+63, r23	; 0x3f
   1093e:	a5 97       	sbiw	r28, 0x25	; 37
   10940:	a6 96       	adiw	r28, 0x26	; 38
   10942:	8f af       	std	Y+63, r24	; 0x3f
   10944:	a6 97       	sbiw	r28, 0x26	; 38
   10946:	a7 96       	adiw	r28, 0x27	; 39
   10948:	9f af       	std	Y+63, r25	; 0x3f
   1094a:	a7 97       	sbiw	r28, 0x27	; 39
   1094c:	80 91 f0 28 	lds	r24, 0x28F0	; 0x8028f0 <g_twi1_baro_c+0x8>
   10950:	90 91 f1 28 	lds	r25, 0x28F1	; 0x8028f1 <g_twi1_baro_c+0x9>
   10954:	1c 01       	movw	r2, r24
   10956:	41 2c       	mov	r4, r1
   10958:	51 2c       	mov	r5, r1
   1095a:	61 2c       	mov	r6, r1
   1095c:	71 2c       	mov	r7, r1
   1095e:	43 01       	movw	r8, r6
   10960:	8e a1       	ldd	r24, Y+38	; 0x26
   10962:	9f a1       	ldd	r25, Y+39	; 0x27
   10964:	a8 a5       	ldd	r26, Y+40	; 0x28
   10966:	b9 a5       	ldd	r27, Y+41	; 0x29
   10968:	ab 96       	adiw	r28, 0x2b	; 43
   1096a:	8c af       	std	Y+60, r24	; 0x3c
   1096c:	9d af       	std	Y+61, r25	; 0x3d
   1096e:	ae af       	std	Y+62, r26	; 0x3e
   10970:	bf af       	std	Y+63, r27	; 0x3f
   10972:	ab 97       	sbiw	r28, 0x2b	; 43
   10974:	bb 0f       	add	r27, r27
   10976:	88 0b       	sbc	r24, r24
   10978:	98 2f       	mov	r25, r24
   1097a:	dc 01       	movw	r26, r24
   1097c:	ac 96       	adiw	r28, 0x2c	; 44
   1097e:	8f af       	std	Y+63, r24	; 0x3f
   10980:	ac 97       	sbiw	r28, 0x2c	; 44
   10982:	ad 96       	adiw	r28, 0x2d	; 45
   10984:	8f af       	std	Y+63, r24	; 0x3f
   10986:	ad 97       	sbiw	r28, 0x2d	; 45
   10988:	ae 96       	adiw	r28, 0x2e	; 46
   1098a:	8f af       	std	Y+63, r24	; 0x3f
   1098c:	ae 97       	sbiw	r28, 0x2e	; 46
   1098e:	af 96       	adiw	r28, 0x2f	; 47
   10990:	8f af       	std	Y+63, r24	; 0x3f
   10992:	af 97       	sbiw	r28, 0x2f	; 47
   10994:	a8 96       	adiw	r28, 0x28	; 40
   10996:	af ac       	ldd	r10, Y+63	; 0x3f
   10998:	a8 97       	sbiw	r28, 0x28	; 40
   1099a:	a9 96       	adiw	r28, 0x29	; 41
   1099c:	bf ac       	ldd	r11, Y+63	; 0x3f
   1099e:	a9 97       	sbiw	r28, 0x29	; 41
   109a0:	aa 96       	adiw	r28, 0x2a	; 42
   109a2:	cf ac       	ldd	r12, Y+63	; 0x3f
   109a4:	aa 97       	sbiw	r28, 0x2a	; 42
   109a6:	ab 96       	adiw	r28, 0x2b	; 43
   109a8:	df ac       	ldd	r13, Y+63	; 0x3f
   109aa:	ab 97       	sbiw	r28, 0x2b	; 43
   109ac:	ac 96       	adiw	r28, 0x2c	; 44
   109ae:	ef ac       	ldd	r14, Y+63	; 0x3f
   109b0:	ac 97       	sbiw	r28, 0x2c	; 44
   109b2:	ad 96       	adiw	r28, 0x2d	; 45
   109b4:	ff ac       	ldd	r15, Y+63	; 0x3f
   109b6:	ad 97       	sbiw	r28, 0x2d	; 45
   109b8:	ae 96       	adiw	r28, 0x2e	; 46
   109ba:	0f ad       	ldd	r16, Y+63	; 0x3f
   109bc:	ae 97       	sbiw	r28, 0x2e	; 46
   109be:	af 96       	adiw	r28, 0x2f	; 47
   109c0:	1f ad       	ldd	r17, Y+63	; 0x3f
   109c2:	af 97       	sbiw	r28, 0x2f	; 47
   109c4:	22 2d       	mov	r18, r2
   109c6:	33 2d       	mov	r19, r3
   109c8:	44 2d       	mov	r20, r4
   109ca:	55 2d       	mov	r21, r5
   109cc:	66 2d       	mov	r22, r6
   109ce:	77 2d       	mov	r23, r7
   109d0:	88 2d       	mov	r24, r8
   109d2:	99 2d       	mov	r25, r9
   109d4:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
   109d8:	22 2e       	mov	r2, r18
   109da:	33 2e       	mov	r3, r19
   109dc:	44 2e       	mov	r4, r20
   109de:	55 2e       	mov	r5, r21
   109e0:	66 2e       	mov	r6, r22
   109e2:	77 2e       	mov	r7, r23
   109e4:	88 2e       	mov	r8, r24
   109e6:	99 2e       	mov	r9, r25
   109e8:	a2 2c       	mov	r10, r2
   109ea:	b3 2c       	mov	r11, r3
   109ec:	c4 2c       	mov	r12, r4
   109ee:	d5 2c       	mov	r13, r5
   109f0:	e6 2c       	mov	r14, r6
   109f2:	f7 2c       	mov	r15, r7
   109f4:	08 2d       	mov	r16, r8
   109f6:	19 2d       	mov	r17, r9
   109f8:	2a 2d       	mov	r18, r10
   109fa:	3b 2d       	mov	r19, r11
   109fc:	4c 2d       	mov	r20, r12
   109fe:	5d 2d       	mov	r21, r13
   10a00:	6e 2d       	mov	r22, r14
   10a02:	7f 2d       	mov	r23, r15
   10a04:	80 2f       	mov	r24, r16
   10a06:	91 2f       	mov	r25, r17
   10a08:	06 e0       	ldi	r16, 0x06	; 6
   10a0a:	0f 94 f0 30 	call	0x261e0	; 0x261e0 <__ashrdi3>
   10a0e:	22 2e       	mov	r2, r18
   10a10:	33 2e       	mov	r3, r19
   10a12:	44 2e       	mov	r4, r20
   10a14:	55 2e       	mov	r5, r21
   10a16:	66 2e       	mov	r6, r22
   10a18:	77 2e       	mov	r7, r23
   10a1a:	88 2e       	mov	r8, r24
   10a1c:	99 2e       	mov	r9, r25
   10a1e:	a0 96       	adiw	r28, 0x20	; 32
   10a20:	2f ad       	ldd	r18, Y+63	; 0x3f
   10a22:	a0 97       	sbiw	r28, 0x20	; 32
   10a24:	a1 96       	adiw	r28, 0x21	; 33
   10a26:	3f ad       	ldd	r19, Y+63	; 0x3f
   10a28:	a1 97       	sbiw	r28, 0x21	; 33
   10a2a:	a2 96       	adiw	r28, 0x22	; 34
   10a2c:	4f ad       	ldd	r20, Y+63	; 0x3f
   10a2e:	a2 97       	sbiw	r28, 0x22	; 34
   10a30:	a3 96       	adiw	r28, 0x23	; 35
   10a32:	5f ad       	ldd	r21, Y+63	; 0x3f
   10a34:	a3 97       	sbiw	r28, 0x23	; 35
   10a36:	a4 96       	adiw	r28, 0x24	; 36
   10a38:	6f ad       	ldd	r22, Y+63	; 0x3f
   10a3a:	a4 97       	sbiw	r28, 0x24	; 36
   10a3c:	a5 96       	adiw	r28, 0x25	; 37
   10a3e:	7f ad       	ldd	r23, Y+63	; 0x3f
   10a40:	a5 97       	sbiw	r28, 0x25	; 37
   10a42:	a6 96       	adiw	r28, 0x26	; 38
   10a44:	8f ad       	ldd	r24, Y+63	; 0x3f
   10a46:	a6 97       	sbiw	r28, 0x26	; 38
   10a48:	a7 96       	adiw	r28, 0x27	; 39
   10a4a:	9f ad       	ldd	r25, Y+63	; 0x3f
   10a4c:	a7 97       	sbiw	r28, 0x27	; 39
   10a4e:	a2 2c       	mov	r10, r2
   10a50:	b3 2c       	mov	r11, r3
   10a52:	c4 2c       	mov	r12, r4
   10a54:	d5 2c       	mov	r13, r5
   10a56:	e6 2c       	mov	r14, r6
   10a58:	f7 2c       	mov	r15, r7
   10a5a:	08 2d       	mov	r16, r8
   10a5c:	19 2d       	mov	r17, r9
   10a5e:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
   10a62:	2d 83       	std	Y+5, r18	; 0x05
   10a64:	3e 83       	std	Y+6, r19	; 0x06
   10a66:	4f 83       	std	Y+7, r20	; 0x07
   10a68:	58 87       	std	Y+8, r21	; 0x08
   10a6a:	69 87       	std	Y+9, r22	; 0x09
   10a6c:	7a 87       	std	Y+10, r23	; 0x0a
   10a6e:	8b 87       	std	Y+11, r24	; 0x0b
   10a70:	9c 87       	std	Y+12, r25	; 0x0c
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
   10a72:	80 91 ea 28 	lds	r24, 0x28EA	; 0x8028ea <g_twi1_baro_c+0x2>
   10a76:	90 91 eb 28 	lds	r25, 0x28EB	; 0x8028eb <g_twi1_baro_c+0x3>
   10a7a:	5c 01       	movw	r10, r24
   10a7c:	c1 2c       	mov	r12, r1
   10a7e:	d1 2c       	mov	r13, r1
   10a80:	e1 2c       	mov	r14, r1
   10a82:	f1 2c       	mov	r15, r1
   10a84:	87 01       	movw	r16, r14
   10a86:	2a 2d       	mov	r18, r10
   10a88:	3b 2d       	mov	r19, r11
   10a8a:	4c 2d       	mov	r20, r12
   10a8c:	5d 2d       	mov	r21, r13
   10a8e:	6e 2d       	mov	r22, r14
   10a90:	7f 2d       	mov	r23, r15
   10a92:	80 2f       	mov	r24, r16
   10a94:	91 2f       	mov	r25, r17
   10a96:	00 e1       	ldi	r16, 0x10	; 16
   10a98:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
   10a9c:	e0 96       	adiw	r28, 0x30	; 48
   10a9e:	2f af       	std	Y+63, r18	; 0x3f
   10aa0:	e0 97       	sbiw	r28, 0x30	; 48
   10aa2:	e1 96       	adiw	r28, 0x31	; 49
   10aa4:	3f af       	std	Y+63, r19	; 0x3f
   10aa6:	e1 97       	sbiw	r28, 0x31	; 49
   10aa8:	e2 96       	adiw	r28, 0x32	; 50
   10aaa:	4f af       	std	Y+63, r20	; 0x3f
   10aac:	e2 97       	sbiw	r28, 0x32	; 50
   10aae:	e3 96       	adiw	r28, 0x33	; 51
   10ab0:	5f af       	std	Y+63, r21	; 0x3f
   10ab2:	e3 97       	sbiw	r28, 0x33	; 51
   10ab4:	e4 96       	adiw	r28, 0x34	; 52
   10ab6:	6f af       	std	Y+63, r22	; 0x3f
   10ab8:	e4 97       	sbiw	r28, 0x34	; 52
   10aba:	e5 96       	adiw	r28, 0x35	; 53
   10abc:	7f af       	std	Y+63, r23	; 0x3f
   10abe:	e5 97       	sbiw	r28, 0x35	; 53
   10ac0:	e6 96       	adiw	r28, 0x36	; 54
   10ac2:	8f af       	std	Y+63, r24	; 0x3f
   10ac4:	e6 97       	sbiw	r28, 0x36	; 54
   10ac6:	e7 96       	adiw	r28, 0x37	; 55
   10ac8:	9f af       	std	Y+63, r25	; 0x3f
   10aca:	e7 97       	sbiw	r28, 0x37	; 55
   10acc:	80 91 ee 28 	lds	r24, 0x28EE	; 0x8028ee <g_twi1_baro_c+0x6>
   10ad0:	90 91 ef 28 	lds	r25, 0x28EF	; 0x8028ef <g_twi1_baro_c+0x7>
   10ad4:	1c 01       	movw	r2, r24
   10ad6:	41 2c       	mov	r4, r1
   10ad8:	51 2c       	mov	r5, r1
   10ada:	61 2c       	mov	r6, r1
   10adc:	71 2c       	mov	r7, r1
   10ade:	43 01       	movw	r8, r6
   10ae0:	8e a1       	ldd	r24, Y+38	; 0x26
   10ae2:	9f a1       	ldd	r25, Y+39	; 0x27
   10ae4:	a8 a5       	ldd	r26, Y+40	; 0x28
   10ae6:	b9 a5       	ldd	r27, Y+41	; 0x29
   10ae8:	eb 96       	adiw	r28, 0x3b	; 59
   10aea:	8c af       	std	Y+60, r24	; 0x3c
   10aec:	9d af       	std	Y+61, r25	; 0x3d
   10aee:	ae af       	std	Y+62, r26	; 0x3e
   10af0:	bf af       	std	Y+63, r27	; 0x3f
   10af2:	eb 97       	sbiw	r28, 0x3b	; 59
   10af4:	bb 0f       	add	r27, r27
   10af6:	88 0b       	sbc	r24, r24
   10af8:	98 2f       	mov	r25, r24
   10afa:	dc 01       	movw	r26, r24
   10afc:	ec 96       	adiw	r28, 0x3c	; 60
   10afe:	8f af       	std	Y+63, r24	; 0x3f
   10b00:	ec 97       	sbiw	r28, 0x3c	; 60
   10b02:	ed 96       	adiw	r28, 0x3d	; 61
   10b04:	8f af       	std	Y+63, r24	; 0x3f
   10b06:	ed 97       	sbiw	r28, 0x3d	; 61
   10b08:	ee 96       	adiw	r28, 0x3e	; 62
   10b0a:	8f af       	std	Y+63, r24	; 0x3f
   10b0c:	ee 97       	sbiw	r28, 0x3e	; 62
   10b0e:	ef 96       	adiw	r28, 0x3f	; 63
   10b10:	8f af       	std	Y+63, r24	; 0x3f
   10b12:	ef 97       	sbiw	r28, 0x3f	; 63
   10b14:	e8 96       	adiw	r28, 0x38	; 56
   10b16:	af ac       	ldd	r10, Y+63	; 0x3f
   10b18:	e8 97       	sbiw	r28, 0x38	; 56
   10b1a:	e9 96       	adiw	r28, 0x39	; 57
   10b1c:	bf ac       	ldd	r11, Y+63	; 0x3f
   10b1e:	e9 97       	sbiw	r28, 0x39	; 57
   10b20:	ea 96       	adiw	r28, 0x3a	; 58
   10b22:	cf ac       	ldd	r12, Y+63	; 0x3f
   10b24:	ea 97       	sbiw	r28, 0x3a	; 58
   10b26:	eb 96       	adiw	r28, 0x3b	; 59
   10b28:	df ac       	ldd	r13, Y+63	; 0x3f
   10b2a:	eb 97       	sbiw	r28, 0x3b	; 59
   10b2c:	ec 96       	adiw	r28, 0x3c	; 60
   10b2e:	ef ac       	ldd	r14, Y+63	; 0x3f
   10b30:	ec 97       	sbiw	r28, 0x3c	; 60
   10b32:	ed 96       	adiw	r28, 0x3d	; 61
   10b34:	ff ac       	ldd	r15, Y+63	; 0x3f
   10b36:	ed 97       	sbiw	r28, 0x3d	; 61
   10b38:	ee 96       	adiw	r28, 0x3e	; 62
   10b3a:	0f ad       	ldd	r16, Y+63	; 0x3f
   10b3c:	ee 97       	sbiw	r28, 0x3e	; 62
   10b3e:	ef 96       	adiw	r28, 0x3f	; 63
   10b40:	1f ad       	ldd	r17, Y+63	; 0x3f
   10b42:	ef 97       	sbiw	r28, 0x3f	; 63
   10b44:	22 2d       	mov	r18, r2
   10b46:	33 2d       	mov	r19, r3
   10b48:	44 2d       	mov	r20, r4
   10b4a:	55 2d       	mov	r21, r5
   10b4c:	66 2d       	mov	r22, r6
   10b4e:	77 2d       	mov	r23, r7
   10b50:	88 2d       	mov	r24, r8
   10b52:	99 2d       	mov	r25, r9
   10b54:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
   10b58:	22 2e       	mov	r2, r18
   10b5a:	33 2e       	mov	r3, r19
   10b5c:	44 2e       	mov	r4, r20
   10b5e:	55 2e       	mov	r5, r21
   10b60:	66 2e       	mov	r6, r22
   10b62:	77 2e       	mov	r7, r23
   10b64:	88 2e       	mov	r8, r24
   10b66:	99 2e       	mov	r9, r25
   10b68:	a2 2c       	mov	r10, r2
   10b6a:	b3 2c       	mov	r11, r3
   10b6c:	c4 2c       	mov	r12, r4
   10b6e:	d5 2c       	mov	r13, r5
   10b70:	e6 2c       	mov	r14, r6
   10b72:	f7 2c       	mov	r15, r7
   10b74:	08 2d       	mov	r16, r8
   10b76:	19 2d       	mov	r17, r9
   10b78:	2a 2d       	mov	r18, r10
   10b7a:	3b 2d       	mov	r19, r11
   10b7c:	4c 2d       	mov	r20, r12
   10b7e:	5d 2d       	mov	r21, r13
   10b80:	6e 2d       	mov	r22, r14
   10b82:	7f 2d       	mov	r23, r15
   10b84:	80 2f       	mov	r24, r16
   10b86:	91 2f       	mov	r25, r17
   10b88:	07 e0       	ldi	r16, 0x07	; 7
   10b8a:	0f 94 f0 30 	call	0x261e0	; 0x261e0 <__ashrdi3>
   10b8e:	22 2e       	mov	r2, r18
   10b90:	33 2e       	mov	r3, r19
   10b92:	44 2e       	mov	r4, r20
   10b94:	55 2e       	mov	r5, r21
   10b96:	66 2e       	mov	r6, r22
   10b98:	77 2e       	mov	r7, r23
   10b9a:	88 2e       	mov	r8, r24
   10b9c:	99 2e       	mov	r9, r25
   10b9e:	e0 96       	adiw	r28, 0x30	; 48
   10ba0:	2f ad       	ldd	r18, Y+63	; 0x3f
   10ba2:	e0 97       	sbiw	r28, 0x30	; 48
   10ba4:	e1 96       	adiw	r28, 0x31	; 49
   10ba6:	3f ad       	ldd	r19, Y+63	; 0x3f
   10ba8:	e1 97       	sbiw	r28, 0x31	; 49
   10baa:	e2 96       	adiw	r28, 0x32	; 50
   10bac:	4f ad       	ldd	r20, Y+63	; 0x3f
   10bae:	e2 97       	sbiw	r28, 0x32	; 50
   10bb0:	e3 96       	adiw	r28, 0x33	; 51
   10bb2:	5f ad       	ldd	r21, Y+63	; 0x3f
   10bb4:	e3 97       	sbiw	r28, 0x33	; 51
   10bb6:	e4 96       	adiw	r28, 0x34	; 52
   10bb8:	6f ad       	ldd	r22, Y+63	; 0x3f
   10bba:	e4 97       	sbiw	r28, 0x34	; 52
   10bbc:	e5 96       	adiw	r28, 0x35	; 53
   10bbe:	7f ad       	ldd	r23, Y+63	; 0x3f
   10bc0:	e5 97       	sbiw	r28, 0x35	; 53
   10bc2:	e6 96       	adiw	r28, 0x36	; 54
   10bc4:	8f ad       	ldd	r24, Y+63	; 0x3f
   10bc6:	e6 97       	sbiw	r28, 0x36	; 54
   10bc8:	e7 96       	adiw	r28, 0x37	; 55
   10bca:	9f ad       	ldd	r25, Y+63	; 0x3f
   10bcc:	e7 97       	sbiw	r28, 0x37	; 55
   10bce:	a2 2c       	mov	r10, r2
   10bd0:	b3 2c       	mov	r11, r3
   10bd2:	c4 2c       	mov	r12, r4
   10bd4:	d5 2c       	mov	r13, r5
   10bd6:	e6 2c       	mov	r14, r6
   10bd8:	f7 2c       	mov	r15, r7
   10bda:	08 2d       	mov	r16, r8
   10bdc:	19 2d       	mov	r17, r9
   10bde:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
   10be2:	2d 87       	std	Y+13, r18	; 0x0d
   10be4:	3e 87       	std	Y+14, r19	; 0x0e
   10be6:	4f 87       	std	Y+15, r20	; 0x0f
   10be8:	58 8b       	std	Y+16, r21	; 0x10
   10bea:	69 8b       	std	Y+17, r22	; 0x11
   10bec:	7a 8b       	std	Y+18, r23	; 0x12
   10bee:	8b 8b       	std	Y+19, r24	; 0x13
   10bf0:	9c 8b       	std	Y+20, r25	; 0x14

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
   10bf2:	89 81       	ldd	r24, Y+1	; 0x01
   10bf4:	9a 81       	ldd	r25, Y+2	; 0x02
   10bf6:	ab 81       	ldd	r26, Y+3	; 0x03
   10bf8:	bc 81       	ldd	r27, Y+4	; 0x04
   10bfa:	80 3d       	cpi	r24, 0xD0	; 208
   10bfc:	97 40       	sbci	r25, 0x07	; 7
   10bfe:	a1 05       	cpc	r26, r1
   10c00:	b1 05       	cpc	r27, r1
   10c02:	0c f0       	brlt	.+2      	; 0x10c06 <task_twi1_baro+0x4c6>
   10c04:	44 c2       	rjmp	.+1160   	; 0x1108e <task_twi1_baro+0x94e>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
   10c06:	8e a1       	ldd	r24, Y+38	; 0x26
   10c08:	9f a1       	ldd	r25, Y+39	; 0x27
   10c0a:	a8 a5       	ldd	r26, Y+40	; 0x28
   10c0c:	b9 a5       	ldd	r27, Y+41	; 0x29
   10c0e:	c1 58       	subi	r28, 0x81	; 129
   10c10:	df 4f       	sbci	r29, 0xFF	; 255
   10c12:	88 83       	st	Y, r24
   10c14:	99 83       	std	Y+1, r25	; 0x01
   10c16:	aa 83       	std	Y+2, r26	; 0x02
   10c18:	bb 83       	std	Y+3, r27	; 0x03
   10c1a:	cf 57       	subi	r28, 0x7F	; 127
   10c1c:	d0 40       	sbci	r29, 0x00	; 0
   10c1e:	bb 0f       	add	r27, r27
   10c20:	88 0b       	sbc	r24, r24
   10c22:	98 2f       	mov	r25, r24
   10c24:	dc 01       	movw	r26, r24
   10c26:	cd 57       	subi	r28, 0x7D	; 125
   10c28:	df 4f       	sbci	r29, 0xFF	; 255
   10c2a:	88 83       	st	Y, r24
   10c2c:	c3 58       	subi	r28, 0x83	; 131
   10c2e:	d0 40       	sbci	r29, 0x00	; 0
   10c30:	cc 57       	subi	r28, 0x7C	; 124
   10c32:	df 4f       	sbci	r29, 0xFF	; 255
   10c34:	88 83       	st	Y, r24
   10c36:	c4 58       	subi	r28, 0x84	; 132
   10c38:	d0 40       	sbci	r29, 0x00	; 0
   10c3a:	cb 57       	subi	r28, 0x7B	; 123
   10c3c:	df 4f       	sbci	r29, 0xFF	; 255
   10c3e:	88 83       	st	Y, r24
   10c40:	c5 58       	subi	r28, 0x85	; 133
   10c42:	d0 40       	sbci	r29, 0x00	; 0
   10c44:	ca 57       	subi	r28, 0x7A	; 122
   10c46:	df 4f       	sbci	r29, 0xFF	; 255
   10c48:	88 83       	st	Y, r24
   10c4a:	c6 58       	subi	r28, 0x86	; 134
   10c4c:	d0 40       	sbci	r29, 0x00	; 0
   10c4e:	8e a1       	ldd	r24, Y+38	; 0x26
   10c50:	9f a1       	ldd	r25, Y+39	; 0x27
   10c52:	a8 a5       	ldd	r26, Y+40	; 0x28
   10c54:	b9 a5       	ldd	r27, Y+41	; 0x29
   10c56:	c9 57       	subi	r28, 0x79	; 121
   10c58:	df 4f       	sbci	r29, 0xFF	; 255
   10c5a:	88 83       	st	Y, r24
   10c5c:	99 83       	std	Y+1, r25	; 0x01
   10c5e:	aa 83       	std	Y+2, r26	; 0x02
   10c60:	bb 83       	std	Y+3, r27	; 0x03
   10c62:	c7 58       	subi	r28, 0x87	; 135
   10c64:	d0 40       	sbci	r29, 0x00	; 0
   10c66:	bb 0f       	add	r27, r27
   10c68:	88 0b       	sbc	r24, r24
   10c6a:	98 2f       	mov	r25, r24
   10c6c:	dc 01       	movw	r26, r24
   10c6e:	c5 57       	subi	r28, 0x75	; 117
   10c70:	df 4f       	sbci	r29, 0xFF	; 255
   10c72:	88 83       	st	Y, r24
   10c74:	cb 58       	subi	r28, 0x8B	; 139
   10c76:	d0 40       	sbci	r29, 0x00	; 0
   10c78:	c4 57       	subi	r28, 0x74	; 116
   10c7a:	df 4f       	sbci	r29, 0xFF	; 255
   10c7c:	88 83       	st	Y, r24
   10c7e:	cc 58       	subi	r28, 0x8C	; 140
   10c80:	d0 40       	sbci	r29, 0x00	; 0
   10c82:	c3 57       	subi	r28, 0x73	; 115
   10c84:	df 4f       	sbci	r29, 0xFF	; 255
   10c86:	88 83       	st	Y, r24
   10c88:	cd 58       	subi	r28, 0x8D	; 141
   10c8a:	d0 40       	sbci	r29, 0x00	; 0
   10c8c:	c2 57       	subi	r28, 0x72	; 114
   10c8e:	df 4f       	sbci	r29, 0xFF	; 255
   10c90:	88 83       	st	Y, r24
   10c92:	ce 58       	subi	r28, 0x8E	; 142
   10c94:	d0 40       	sbci	r29, 0x00	; 0
   10c96:	c9 57       	subi	r28, 0x79	; 121
   10c98:	df 4f       	sbci	r29, 0xFF	; 255
   10c9a:	a8 80       	ld	r10, Y
   10c9c:	c7 58       	subi	r28, 0x87	; 135
   10c9e:	d0 40       	sbci	r29, 0x00	; 0
   10ca0:	c8 57       	subi	r28, 0x78	; 120
   10ca2:	df 4f       	sbci	r29, 0xFF	; 255
   10ca4:	b8 80       	ld	r11, Y
   10ca6:	c8 58       	subi	r28, 0x88	; 136
   10ca8:	d0 40       	sbci	r29, 0x00	; 0
   10caa:	c7 57       	subi	r28, 0x77	; 119
   10cac:	df 4f       	sbci	r29, 0xFF	; 255
   10cae:	c8 80       	ld	r12, Y
   10cb0:	c9 58       	subi	r28, 0x89	; 137
   10cb2:	d0 40       	sbci	r29, 0x00	; 0
   10cb4:	c6 57       	subi	r28, 0x76	; 118
   10cb6:	df 4f       	sbci	r29, 0xFF	; 255
   10cb8:	d8 80       	ld	r13, Y
   10cba:	ca 58       	subi	r28, 0x8A	; 138
   10cbc:	d0 40       	sbci	r29, 0x00	; 0
   10cbe:	c5 57       	subi	r28, 0x75	; 117
   10cc0:	df 4f       	sbci	r29, 0xFF	; 255
   10cc2:	e8 80       	ld	r14, Y
   10cc4:	cb 58       	subi	r28, 0x8B	; 139
   10cc6:	d0 40       	sbci	r29, 0x00	; 0
   10cc8:	c4 57       	subi	r28, 0x74	; 116
   10cca:	df 4f       	sbci	r29, 0xFF	; 255
   10ccc:	f8 80       	ld	r15, Y
   10cce:	cc 58       	subi	r28, 0x8C	; 140
   10cd0:	d0 40       	sbci	r29, 0x00	; 0
   10cd2:	c3 57       	subi	r28, 0x73	; 115
   10cd4:	df 4f       	sbci	r29, 0xFF	; 255
   10cd6:	08 81       	ld	r16, Y
   10cd8:	cd 58       	subi	r28, 0x8D	; 141
   10cda:	d0 40       	sbci	r29, 0x00	; 0
   10cdc:	c2 57       	subi	r28, 0x72	; 114
   10cde:	df 4f       	sbci	r29, 0xFF	; 255
   10ce0:	18 81       	ld	r17, Y
   10ce2:	ce 58       	subi	r28, 0x8E	; 142
   10ce4:	d0 40       	sbci	r29, 0x00	; 0
   10ce6:	c1 58       	subi	r28, 0x81	; 129
   10ce8:	df 4f       	sbci	r29, 0xFF	; 255
   10cea:	28 81       	ld	r18, Y
   10cec:	cf 57       	subi	r28, 0x7F	; 127
   10cee:	d0 40       	sbci	r29, 0x00	; 0
   10cf0:	c0 58       	subi	r28, 0x80	; 128
   10cf2:	df 4f       	sbci	r29, 0xFF	; 255
   10cf4:	38 81       	ld	r19, Y
   10cf6:	c0 58       	subi	r28, 0x80	; 128
   10cf8:	d0 40       	sbci	r29, 0x00	; 0
   10cfa:	cf 57       	subi	r28, 0x7F	; 127
   10cfc:	df 4f       	sbci	r29, 0xFF	; 255
   10cfe:	48 81       	ld	r20, Y
   10d00:	c1 58       	subi	r28, 0x81	; 129
   10d02:	d0 40       	sbci	r29, 0x00	; 0
   10d04:	ce 57       	subi	r28, 0x7E	; 126
   10d06:	df 4f       	sbci	r29, 0xFF	; 255
   10d08:	58 81       	ld	r21, Y
   10d0a:	c2 58       	subi	r28, 0x82	; 130
   10d0c:	d0 40       	sbci	r29, 0x00	; 0
   10d0e:	cd 57       	subi	r28, 0x7D	; 125
   10d10:	df 4f       	sbci	r29, 0xFF	; 255
   10d12:	68 81       	ld	r22, Y
   10d14:	c3 58       	subi	r28, 0x83	; 131
   10d16:	d0 40       	sbci	r29, 0x00	; 0
   10d18:	cc 57       	subi	r28, 0x7C	; 124
   10d1a:	df 4f       	sbci	r29, 0xFF	; 255
   10d1c:	78 81       	ld	r23, Y
   10d1e:	c4 58       	subi	r28, 0x84	; 132
   10d20:	d0 40       	sbci	r29, 0x00	; 0
   10d22:	cb 57       	subi	r28, 0x7B	; 123
   10d24:	df 4f       	sbci	r29, 0xFF	; 255
   10d26:	88 81       	ld	r24, Y
   10d28:	c5 58       	subi	r28, 0x85	; 133
   10d2a:	d0 40       	sbci	r29, 0x00	; 0
   10d2c:	ca 57       	subi	r28, 0x7A	; 122
   10d2e:	df 4f       	sbci	r29, 0xFF	; 255
   10d30:	98 81       	ld	r25, Y
   10d32:	c6 58       	subi	r28, 0x86	; 134
   10d34:	d0 40       	sbci	r29, 0x00	; 0
   10d36:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
   10d3a:	22 2e       	mov	r2, r18
   10d3c:	33 2e       	mov	r3, r19
   10d3e:	44 2e       	mov	r4, r20
   10d40:	55 2e       	mov	r5, r21
   10d42:	66 2e       	mov	r6, r22
   10d44:	77 2e       	mov	r7, r23
   10d46:	88 2e       	mov	r8, r24
   10d48:	99 2e       	mov	r9, r25
   10d4a:	a2 2c       	mov	r10, r2
   10d4c:	b3 2c       	mov	r11, r3
   10d4e:	c4 2c       	mov	r12, r4
   10d50:	d5 2c       	mov	r13, r5
   10d52:	e6 2c       	mov	r14, r6
   10d54:	f7 2c       	mov	r15, r7
   10d56:	08 2d       	mov	r16, r8
   10d58:	19 2d       	mov	r17, r9
   10d5a:	2a 2d       	mov	r18, r10
   10d5c:	3b 2d       	mov	r19, r11
   10d5e:	4c 2d       	mov	r20, r12
   10d60:	5d 2d       	mov	r21, r13
   10d62:	6e 2d       	mov	r22, r14
   10d64:	7f 2d       	mov	r23, r15
   10d66:	80 2f       	mov	r24, r16
   10d68:	91 2f       	mov	r25, r17
   10d6a:	0f e1       	ldi	r16, 0x1F	; 31
   10d6c:	0f 94 f0 30 	call	0x261e0	; 0x261e0 <__ashrdi3>
   10d70:	a2 2e       	mov	r10, r18
   10d72:	b3 2e       	mov	r11, r19
   10d74:	c4 2e       	mov	r12, r20
   10d76:	d5 2e       	mov	r13, r21
   10d78:	e6 2e       	mov	r14, r22
   10d7a:	f7 2e       	mov	r15, r23
   10d7c:	08 2f       	mov	r16, r24
   10d7e:	19 2f       	mov	r17, r25
   10d80:	ae a6       	std	Y+46, r10	; 0x2e
   10d82:	bf a6       	std	Y+47, r11	; 0x2f
   10d84:	c8 aa       	std	Y+48, r12	; 0x30
   10d86:	d9 aa       	std	Y+49, r13	; 0x31
			int32_t temp_p20_2 = temp_p20 * temp_p20;
   10d88:	2a a5       	ldd	r18, Y+42	; 0x2a
   10d8a:	3b a5       	ldd	r19, Y+43	; 0x2b
   10d8c:	4c a5       	ldd	r20, Y+44	; 0x2c
   10d8e:	5d a5       	ldd	r21, Y+45	; 0x2d
   10d90:	8a a5       	ldd	r24, Y+42	; 0x2a
   10d92:	9b a5       	ldd	r25, Y+43	; 0x2b
   10d94:	ac a5       	ldd	r26, Y+44	; 0x2c
   10d96:	bd a5       	ldd	r27, Y+45	; 0x2d
   10d98:	bc 01       	movw	r22, r24
   10d9a:	cd 01       	movw	r24, r26
   10d9c:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
   10da0:	dc 01       	movw	r26, r24
   10da2:	cb 01       	movw	r24, r22
   10da4:	8a ab       	std	Y+50, r24	; 0x32
   10da6:	9b ab       	std	Y+51, r25	; 0x33
   10da8:	ac ab       	std	Y+52, r26	; 0x34
   10daa:	bd ab       	std	Y+53, r27	; 0x35
			int32_t off2 = (61 * temp_p20_2) >> 4;
   10dac:	2a a9       	ldd	r18, Y+50	; 0x32
   10dae:	3b a9       	ldd	r19, Y+51	; 0x33
   10db0:	4c a9       	ldd	r20, Y+52	; 0x34
   10db2:	5d a9       	ldd	r21, Y+53	; 0x35
   10db4:	8d e3       	ldi	r24, 0x3D	; 61
   10db6:	90 e0       	ldi	r25, 0x00	; 0
   10db8:	dc 01       	movw	r26, r24
   10dba:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   10dbe:	dc 01       	movw	r26, r24
   10dc0:	cb 01       	movw	r24, r22
   10dc2:	68 94       	set
   10dc4:	13 f8       	bld	r1, 3
   10dc6:	b5 95       	asr	r27
   10dc8:	a7 95       	ror	r26
   10dca:	97 95       	ror	r25
   10dcc:	87 95       	ror	r24
   10dce:	16 94       	lsr	r1
   10dd0:	d1 f7       	brne	.-12     	; 0x10dc6 <task_twi1_baro+0x686>
   10dd2:	8d 8b       	std	Y+21, r24	; 0x15
   10dd4:	9e 8b       	std	Y+22, r25	; 0x16
   10dd6:	af 8b       	std	Y+23, r26	; 0x17
   10dd8:	b8 8f       	std	Y+24, r27	; 0x18
			int32_t sens2 = temp_p20_2 << 1;
   10dda:	8a a9       	ldd	r24, Y+50	; 0x32
   10ddc:	9b a9       	ldd	r25, Y+51	; 0x33
   10dde:	ac a9       	ldd	r26, Y+52	; 0x34
   10de0:	bd a9       	ldd	r27, Y+53	; 0x35
   10de2:	88 0f       	add	r24, r24
   10de4:	99 1f       	adc	r25, r25
   10de6:	aa 1f       	adc	r26, r26
   10de8:	bb 1f       	adc	r27, r27
   10dea:	89 8f       	std	Y+25, r24	; 0x19
   10dec:	9a 8f       	std	Y+26, r25	; 0x1a
   10dee:	ab 8f       	std	Y+27, r26	; 0x1b
   10df0:	bc 8f       	std	Y+28, r27	; 0x1c

			if (temp < -1500L) {
   10df2:	89 81       	ldd	r24, Y+1	; 0x01
   10df4:	9a 81       	ldd	r25, Y+2	; 0x02
   10df6:	ab 81       	ldd	r26, Y+3	; 0x03
   10df8:	bc 81       	ldd	r27, Y+4	; 0x04
   10dfa:	84 32       	cpi	r24, 0x24	; 36
   10dfc:	9a 4f       	sbci	r25, 0xFA	; 250
   10dfe:	af 4f       	sbci	r26, 0xFF	; 255
   10e00:	bf 4f       	sbci	r27, 0xFF	; 255
   10e02:	0c f0       	brlt	.+2      	; 0x10e06 <task_twi1_baro+0x6c6>
   10e04:	64 c0       	rjmp	.+200    	; 0x10ece <task_twi1_baro+0x78e>
				int32_t temp_m15 = temp + 1500L;
   10e06:	89 81       	ldd	r24, Y+1	; 0x01
   10e08:	9a 81       	ldd	r25, Y+2	; 0x02
   10e0a:	ab 81       	ldd	r26, Y+3	; 0x03
   10e0c:	bc 81       	ldd	r27, Y+4	; 0x04
   10e0e:	84 52       	subi	r24, 0x24	; 36
   10e10:	9a 4f       	sbci	r25, 0xFA	; 250
   10e12:	af 4f       	sbci	r26, 0xFF	; 255
   10e14:	bf 4f       	sbci	r27, 0xFF	; 255
   10e16:	8e ab       	std	Y+54, r24	; 0x36
   10e18:	9f ab       	std	Y+55, r25	; 0x37
   10e1a:	a8 af       	std	Y+56, r26	; 0x38
   10e1c:	b9 af       	std	Y+57, r27	; 0x39
				int32_t temp_m15_2 = temp_m15 * temp_m15;
   10e1e:	2e a9       	ldd	r18, Y+54	; 0x36
   10e20:	3f a9       	ldd	r19, Y+55	; 0x37
   10e22:	48 ad       	ldd	r20, Y+56	; 0x38
   10e24:	59 ad       	ldd	r21, Y+57	; 0x39
   10e26:	8e a9       	ldd	r24, Y+54	; 0x36
   10e28:	9f a9       	ldd	r25, Y+55	; 0x37
   10e2a:	a8 ad       	ldd	r26, Y+56	; 0x38
   10e2c:	b9 ad       	ldd	r27, Y+57	; 0x39
   10e2e:	bc 01       	movw	r22, r24
   10e30:	cd 01       	movw	r24, r26
   10e32:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
   10e36:	dc 01       	movw	r26, r24
   10e38:	cb 01       	movw	r24, r22
   10e3a:	8a af       	std	Y+58, r24	; 0x3a
   10e3c:	9b af       	std	Y+59, r25	; 0x3b
   10e3e:	ac af       	std	Y+60, r26	; 0x3c
   10e40:	bd af       	std	Y+61, r27	; 0x3d
				off2  += 15 * temp_m15_2;
   10e42:	2a ad       	ldd	r18, Y+58	; 0x3a
   10e44:	3b ad       	ldd	r19, Y+59	; 0x3b
   10e46:	4c ad       	ldd	r20, Y+60	; 0x3c
   10e48:	5d ad       	ldd	r21, Y+61	; 0x3d
   10e4a:	da 01       	movw	r26, r20
   10e4c:	c9 01       	movw	r24, r18
   10e4e:	88 0f       	add	r24, r24
   10e50:	99 1f       	adc	r25, r25
   10e52:	aa 1f       	adc	r26, r26
   10e54:	bb 1f       	adc	r27, r27
   10e56:	82 0f       	add	r24, r18
   10e58:	93 1f       	adc	r25, r19
   10e5a:	a4 1f       	adc	r26, r20
   10e5c:	b5 1f       	adc	r27, r21
   10e5e:	9c 01       	movw	r18, r24
   10e60:	ad 01       	movw	r20, r26
   10e62:	22 0f       	add	r18, r18
   10e64:	33 1f       	adc	r19, r19
   10e66:	44 1f       	adc	r20, r20
   10e68:	55 1f       	adc	r21, r21
   10e6a:	22 0f       	add	r18, r18
   10e6c:	33 1f       	adc	r19, r19
   10e6e:	44 1f       	adc	r20, r20
   10e70:	55 1f       	adc	r21, r21
   10e72:	82 0f       	add	r24, r18
   10e74:	93 1f       	adc	r25, r19
   10e76:	a4 1f       	adc	r26, r20
   10e78:	b5 1f       	adc	r27, r21
   10e7a:	2d 89       	ldd	r18, Y+21	; 0x15
   10e7c:	3e 89       	ldd	r19, Y+22	; 0x16
   10e7e:	4f 89       	ldd	r20, Y+23	; 0x17
   10e80:	58 8d       	ldd	r21, Y+24	; 0x18
   10e82:	82 0f       	add	r24, r18
   10e84:	93 1f       	adc	r25, r19
   10e86:	a4 1f       	adc	r26, r20
   10e88:	b5 1f       	adc	r27, r21
   10e8a:	8d 8b       	std	Y+21, r24	; 0x15
   10e8c:	9e 8b       	std	Y+22, r25	; 0x16
   10e8e:	af 8b       	std	Y+23, r26	; 0x17
   10e90:	b8 8f       	std	Y+24, r27	; 0x18
				sens2 +=  8 * temp_m15_2;
   10e92:	8a ad       	ldd	r24, Y+58	; 0x3a
   10e94:	9b ad       	ldd	r25, Y+59	; 0x3b
   10e96:	ac ad       	ldd	r26, Y+60	; 0x3c
   10e98:	bd ad       	ldd	r27, Y+61	; 0x3d
   10e9a:	88 0f       	add	r24, r24
   10e9c:	99 1f       	adc	r25, r25
   10e9e:	aa 1f       	adc	r26, r26
   10ea0:	bb 1f       	adc	r27, r27
   10ea2:	88 0f       	add	r24, r24
   10ea4:	99 1f       	adc	r25, r25
   10ea6:	aa 1f       	adc	r26, r26
   10ea8:	bb 1f       	adc	r27, r27
   10eaa:	88 0f       	add	r24, r24
   10eac:	99 1f       	adc	r25, r25
   10eae:	aa 1f       	adc	r26, r26
   10eb0:	bb 1f       	adc	r27, r27
   10eb2:	9c 01       	movw	r18, r24
   10eb4:	ad 01       	movw	r20, r26
   10eb6:	89 8d       	ldd	r24, Y+25	; 0x19
   10eb8:	9a 8d       	ldd	r25, Y+26	; 0x1a
   10eba:	ab 8d       	ldd	r26, Y+27	; 0x1b
   10ebc:	bc 8d       	ldd	r27, Y+28	; 0x1c
   10ebe:	82 0f       	add	r24, r18
   10ec0:	93 1f       	adc	r25, r19
   10ec2:	a4 1f       	adc	r26, r20
   10ec4:	b5 1f       	adc	r27, r21
   10ec6:	89 8f       	std	Y+25, r24	; 0x19
   10ec8:	9a 8f       	std	Y+26, r25	; 0x1a
   10eca:	ab 8f       	std	Y+27, r26	; 0x1b
   10ecc:	bc 8f       	std	Y+28, r27	; 0x1c
			}
			temp -= t2;
   10ece:	29 81       	ldd	r18, Y+1	; 0x01
   10ed0:	3a 81       	ldd	r19, Y+2	; 0x02
   10ed2:	4b 81       	ldd	r20, Y+3	; 0x03
   10ed4:	5c 81       	ldd	r21, Y+4	; 0x04
   10ed6:	8e a5       	ldd	r24, Y+46	; 0x2e
   10ed8:	9f a5       	ldd	r25, Y+47	; 0x2f
   10eda:	a8 a9       	ldd	r26, Y+48	; 0x30
   10edc:	b9 a9       	ldd	r27, Y+49	; 0x31
   10ede:	79 01       	movw	r14, r18
   10ee0:	8a 01       	movw	r16, r20
   10ee2:	e8 1a       	sub	r14, r24
   10ee4:	f9 0a       	sbc	r15, r25
   10ee6:	0a 0b       	sbc	r16, r26
   10ee8:	1b 0b       	sbc	r17, r27
   10eea:	d8 01       	movw	r26, r16
   10eec:	c7 01       	movw	r24, r14
   10eee:	89 83       	std	Y+1, r24	; 0x01
   10ef0:	9a 83       	std	Y+2, r25	; 0x02
   10ef2:	ab 83       	std	Y+3, r26	; 0x03
   10ef4:	bc 83       	std	Y+4, r27	; 0x04
			off  -= off2;
   10ef6:	8d 89       	ldd	r24, Y+21	; 0x15
   10ef8:	9e 89       	ldd	r25, Y+22	; 0x16
   10efa:	af 89       	ldd	r26, Y+23	; 0x17
   10efc:	b8 8d       	ldd	r27, Y+24	; 0x18
   10efe:	c1 57       	subi	r28, 0x71	; 113
   10f00:	df 4f       	sbci	r29, 0xFF	; 255
   10f02:	88 83       	st	Y, r24
   10f04:	99 83       	std	Y+1, r25	; 0x01
   10f06:	aa 83       	std	Y+2, r26	; 0x02
   10f08:	bb 83       	std	Y+3, r27	; 0x03
   10f0a:	cf 58       	subi	r28, 0x8F	; 143
   10f0c:	d0 40       	sbci	r29, 0x00	; 0
   10f0e:	bb 0f       	add	r27, r27
   10f10:	88 0b       	sbc	r24, r24
   10f12:	98 2f       	mov	r25, r24
   10f14:	dc 01       	movw	r26, r24
   10f16:	cd 56       	subi	r28, 0x6D	; 109
   10f18:	df 4f       	sbci	r29, 0xFF	; 255
   10f1a:	88 83       	st	Y, r24
   10f1c:	c3 59       	subi	r28, 0x93	; 147
   10f1e:	d0 40       	sbci	r29, 0x00	; 0
   10f20:	cc 56       	subi	r28, 0x6C	; 108
   10f22:	df 4f       	sbci	r29, 0xFF	; 255
   10f24:	88 83       	st	Y, r24
   10f26:	c4 59       	subi	r28, 0x94	; 148
   10f28:	d0 40       	sbci	r29, 0x00	; 0
   10f2a:	cb 56       	subi	r28, 0x6B	; 107
   10f2c:	df 4f       	sbci	r29, 0xFF	; 255
   10f2e:	88 83       	st	Y, r24
   10f30:	c5 59       	subi	r28, 0x95	; 149
   10f32:	d0 40       	sbci	r29, 0x00	; 0
   10f34:	ca 56       	subi	r28, 0x6A	; 106
   10f36:	df 4f       	sbci	r29, 0xFF	; 255
   10f38:	88 83       	st	Y, r24
   10f3a:	c6 59       	subi	r28, 0x96	; 150
   10f3c:	d0 40       	sbci	r29, 0x00	; 0
   10f3e:	2d 81       	ldd	r18, Y+5	; 0x05
   10f40:	3e 81       	ldd	r19, Y+6	; 0x06
   10f42:	4f 81       	ldd	r20, Y+7	; 0x07
   10f44:	58 85       	ldd	r21, Y+8	; 0x08
   10f46:	69 85       	ldd	r22, Y+9	; 0x09
   10f48:	7a 85       	ldd	r23, Y+10	; 0x0a
   10f4a:	8b 85       	ldd	r24, Y+11	; 0x0b
   10f4c:	9c 85       	ldd	r25, Y+12	; 0x0c
   10f4e:	c1 57       	subi	r28, 0x71	; 113
   10f50:	df 4f       	sbci	r29, 0xFF	; 255
   10f52:	a8 80       	ld	r10, Y
   10f54:	cf 58       	subi	r28, 0x8F	; 143
   10f56:	d0 40       	sbci	r29, 0x00	; 0
   10f58:	c0 57       	subi	r28, 0x70	; 112
   10f5a:	df 4f       	sbci	r29, 0xFF	; 255
   10f5c:	b8 80       	ld	r11, Y
   10f5e:	c0 59       	subi	r28, 0x90	; 144
   10f60:	d0 40       	sbci	r29, 0x00	; 0
   10f62:	cf 56       	subi	r28, 0x6F	; 111
   10f64:	df 4f       	sbci	r29, 0xFF	; 255
   10f66:	c8 80       	ld	r12, Y
   10f68:	c1 59       	subi	r28, 0x91	; 145
   10f6a:	d0 40       	sbci	r29, 0x00	; 0
   10f6c:	ce 56       	subi	r28, 0x6E	; 110
   10f6e:	df 4f       	sbci	r29, 0xFF	; 255
   10f70:	d8 80       	ld	r13, Y
   10f72:	c2 59       	subi	r28, 0x92	; 146
   10f74:	d0 40       	sbci	r29, 0x00	; 0
   10f76:	cd 56       	subi	r28, 0x6D	; 109
   10f78:	df 4f       	sbci	r29, 0xFF	; 255
   10f7a:	e8 80       	ld	r14, Y
   10f7c:	c3 59       	subi	r28, 0x93	; 147
   10f7e:	d0 40       	sbci	r29, 0x00	; 0
   10f80:	cc 56       	subi	r28, 0x6C	; 108
   10f82:	df 4f       	sbci	r29, 0xFF	; 255
   10f84:	f8 80       	ld	r15, Y
   10f86:	c4 59       	subi	r28, 0x94	; 148
   10f88:	d0 40       	sbci	r29, 0x00	; 0
   10f8a:	cb 56       	subi	r28, 0x6B	; 107
   10f8c:	df 4f       	sbci	r29, 0xFF	; 255
   10f8e:	08 81       	ld	r16, Y
   10f90:	c5 59       	subi	r28, 0x95	; 149
   10f92:	d0 40       	sbci	r29, 0x00	; 0
   10f94:	ca 56       	subi	r28, 0x6A	; 106
   10f96:	df 4f       	sbci	r29, 0xFF	; 255
   10f98:	18 81       	ld	r17, Y
   10f9a:	c6 59       	subi	r28, 0x96	; 150
   10f9c:	d0 40       	sbci	r29, 0x00	; 0
   10f9e:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
   10fa2:	a2 2e       	mov	r10, r18
   10fa4:	b3 2e       	mov	r11, r19
   10fa6:	c4 2e       	mov	r12, r20
   10fa8:	d5 2e       	mov	r13, r21
   10faa:	e6 2e       	mov	r14, r22
   10fac:	f7 2e       	mov	r15, r23
   10fae:	08 2f       	mov	r16, r24
   10fb0:	19 2f       	mov	r17, r25
   10fb2:	ad 82       	std	Y+5, r10	; 0x05
   10fb4:	be 82       	std	Y+6, r11	; 0x06
   10fb6:	cf 82       	std	Y+7, r12	; 0x07
   10fb8:	d8 86       	std	Y+8, r13	; 0x08
   10fba:	e9 86       	std	Y+9, r14	; 0x09
   10fbc:	fa 86       	std	Y+10, r15	; 0x0a
   10fbe:	0b 87       	std	Y+11, r16	; 0x0b
   10fc0:	1c 87       	std	Y+12, r17	; 0x0c
			sens -= sens2;
   10fc2:	89 8d       	ldd	r24, Y+25	; 0x19
   10fc4:	9a 8d       	ldd	r25, Y+26	; 0x1a
   10fc6:	ab 8d       	ldd	r26, Y+27	; 0x1b
   10fc8:	bc 8d       	ldd	r27, Y+28	; 0x1c
   10fca:	c9 56       	subi	r28, 0x69	; 105
   10fcc:	df 4f       	sbci	r29, 0xFF	; 255
   10fce:	88 83       	st	Y, r24
   10fd0:	99 83       	std	Y+1, r25	; 0x01
   10fd2:	aa 83       	std	Y+2, r26	; 0x02
   10fd4:	bb 83       	std	Y+3, r27	; 0x03
   10fd6:	c7 59       	subi	r28, 0x97	; 151
   10fd8:	d0 40       	sbci	r29, 0x00	; 0
   10fda:	bb 0f       	add	r27, r27
   10fdc:	88 0b       	sbc	r24, r24
   10fde:	98 2f       	mov	r25, r24
   10fe0:	dc 01       	movw	r26, r24
   10fe2:	c5 56       	subi	r28, 0x65	; 101
   10fe4:	df 4f       	sbci	r29, 0xFF	; 255
   10fe6:	88 83       	st	Y, r24
   10fe8:	cb 59       	subi	r28, 0x9B	; 155
   10fea:	d0 40       	sbci	r29, 0x00	; 0
   10fec:	c4 56       	subi	r28, 0x64	; 100
   10fee:	df 4f       	sbci	r29, 0xFF	; 255
   10ff0:	88 83       	st	Y, r24
   10ff2:	cc 59       	subi	r28, 0x9C	; 156
   10ff4:	d0 40       	sbci	r29, 0x00	; 0
   10ff6:	c3 56       	subi	r28, 0x63	; 99
   10ff8:	df 4f       	sbci	r29, 0xFF	; 255
   10ffa:	88 83       	st	Y, r24
   10ffc:	cd 59       	subi	r28, 0x9D	; 157
   10ffe:	d0 40       	sbci	r29, 0x00	; 0
   11000:	c2 56       	subi	r28, 0x62	; 98
   11002:	df 4f       	sbci	r29, 0xFF	; 255
   11004:	88 83       	st	Y, r24
   11006:	ce 59       	subi	r28, 0x9E	; 158
   11008:	d0 40       	sbci	r29, 0x00	; 0
   1100a:	2d 85       	ldd	r18, Y+13	; 0x0d
   1100c:	3e 85       	ldd	r19, Y+14	; 0x0e
   1100e:	4f 85       	ldd	r20, Y+15	; 0x0f
   11010:	58 89       	ldd	r21, Y+16	; 0x10
   11012:	69 89       	ldd	r22, Y+17	; 0x11
   11014:	7a 89       	ldd	r23, Y+18	; 0x12
   11016:	8b 89       	ldd	r24, Y+19	; 0x13
   11018:	9c 89       	ldd	r25, Y+20	; 0x14
   1101a:	c9 56       	subi	r28, 0x69	; 105
   1101c:	df 4f       	sbci	r29, 0xFF	; 255
   1101e:	a8 80       	ld	r10, Y
   11020:	c7 59       	subi	r28, 0x97	; 151
   11022:	d0 40       	sbci	r29, 0x00	; 0
   11024:	c8 56       	subi	r28, 0x68	; 104
   11026:	df 4f       	sbci	r29, 0xFF	; 255
   11028:	b8 80       	ld	r11, Y
   1102a:	c8 59       	subi	r28, 0x98	; 152
   1102c:	d0 40       	sbci	r29, 0x00	; 0
   1102e:	c7 56       	subi	r28, 0x67	; 103
   11030:	df 4f       	sbci	r29, 0xFF	; 255
   11032:	c8 80       	ld	r12, Y
   11034:	c9 59       	subi	r28, 0x99	; 153
   11036:	d0 40       	sbci	r29, 0x00	; 0
   11038:	c6 56       	subi	r28, 0x66	; 102
   1103a:	df 4f       	sbci	r29, 0xFF	; 255
   1103c:	d8 80       	ld	r13, Y
   1103e:	ca 59       	subi	r28, 0x9A	; 154
   11040:	d0 40       	sbci	r29, 0x00	; 0
   11042:	c5 56       	subi	r28, 0x65	; 101
   11044:	df 4f       	sbci	r29, 0xFF	; 255
   11046:	e8 80       	ld	r14, Y
   11048:	cb 59       	subi	r28, 0x9B	; 155
   1104a:	d0 40       	sbci	r29, 0x00	; 0
   1104c:	c4 56       	subi	r28, 0x64	; 100
   1104e:	df 4f       	sbci	r29, 0xFF	; 255
   11050:	f8 80       	ld	r15, Y
   11052:	cc 59       	subi	r28, 0x9C	; 156
   11054:	d0 40       	sbci	r29, 0x00	; 0
   11056:	c3 56       	subi	r28, 0x63	; 99
   11058:	df 4f       	sbci	r29, 0xFF	; 255
   1105a:	08 81       	ld	r16, Y
   1105c:	cd 59       	subi	r28, 0x9D	; 157
   1105e:	d0 40       	sbci	r29, 0x00	; 0
   11060:	c2 56       	subi	r28, 0x62	; 98
   11062:	df 4f       	sbci	r29, 0xFF	; 255
   11064:	18 81       	ld	r17, Y
   11066:	ce 59       	subi	r28, 0x9E	; 158
   11068:	d0 40       	sbci	r29, 0x00	; 0
   1106a:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
   1106e:	a2 2e       	mov	r10, r18
   11070:	b3 2e       	mov	r11, r19
   11072:	c4 2e       	mov	r12, r20
   11074:	d5 2e       	mov	r13, r21
   11076:	e6 2e       	mov	r14, r22
   11078:	f7 2e       	mov	r15, r23
   1107a:	08 2f       	mov	r16, r24
   1107c:	19 2f       	mov	r17, r25
   1107e:	ad 86       	std	Y+13, r10	; 0x0d
   11080:	be 86       	std	Y+14, r11	; 0x0e
   11082:	cf 86       	std	Y+15, r12	; 0x0f
   11084:	d8 8a       	std	Y+16, r13	; 0x10
   11086:	e9 8a       	std	Y+17, r14	; 0x11
   11088:	fa 8a       	std	Y+18, r15	; 0x12
   1108a:	0b 8b       	std	Y+19, r16	; 0x13
   1108c:	1c 8b       	std	Y+20, r17	; 0x14
		}
		int32_t l_p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);
   1108e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   11090:	9f 8d       	ldd	r25, Y+31	; 0x1f
   11092:	a8 a1       	ldd	r26, Y+32	; 0x20
   11094:	b9 a1       	ldd	r27, Y+33	; 0x21
   11096:	1c 01       	movw	r2, r24
   11098:	2d 01       	movw	r4, r26
   1109a:	61 2c       	mov	r6, r1
   1109c:	71 2c       	mov	r7, r1
   1109e:	43 01       	movw	r8, r6
   110a0:	ad 84       	ldd	r10, Y+13	; 0x0d
   110a2:	be 84       	ldd	r11, Y+14	; 0x0e
   110a4:	cf 84       	ldd	r12, Y+15	; 0x0f
   110a6:	d8 88       	ldd	r13, Y+16	; 0x10
   110a8:	e9 88       	ldd	r14, Y+17	; 0x11
   110aa:	fa 88       	ldd	r15, Y+18	; 0x12
   110ac:	0b 89       	ldd	r16, Y+19	; 0x13
   110ae:	1c 89       	ldd	r17, Y+20	; 0x14
   110b0:	22 2d       	mov	r18, r2
   110b2:	33 2d       	mov	r19, r3
   110b4:	44 2d       	mov	r20, r4
   110b6:	55 2d       	mov	r21, r5
   110b8:	66 2d       	mov	r22, r6
   110ba:	77 2d       	mov	r23, r7
   110bc:	88 2d       	mov	r24, r8
   110be:	99 2d       	mov	r25, r9
   110c0:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
   110c4:	22 2e       	mov	r2, r18
   110c6:	33 2e       	mov	r3, r19
   110c8:	44 2e       	mov	r4, r20
   110ca:	55 2e       	mov	r5, r21
   110cc:	66 2e       	mov	r6, r22
   110ce:	77 2e       	mov	r7, r23
   110d0:	88 2e       	mov	r8, r24
   110d2:	99 2e       	mov	r9, r25
   110d4:	a2 2c       	mov	r10, r2
   110d6:	b3 2c       	mov	r11, r3
   110d8:	c4 2c       	mov	r12, r4
   110da:	d5 2c       	mov	r13, r5
   110dc:	e6 2c       	mov	r14, r6
   110de:	f7 2c       	mov	r15, r7
   110e0:	08 2d       	mov	r16, r8
   110e2:	19 2d       	mov	r17, r9
   110e4:	2a 2d       	mov	r18, r10
   110e6:	3b 2d       	mov	r19, r11
   110e8:	4c 2d       	mov	r20, r12
   110ea:	5d 2d       	mov	r21, r13
   110ec:	6e 2d       	mov	r22, r14
   110ee:	7f 2d       	mov	r23, r15
   110f0:	80 2f       	mov	r24, r16
   110f2:	91 2f       	mov	r25, r17
   110f4:	05 e1       	ldi	r16, 0x15	; 21
   110f6:	0f 94 f0 30 	call	0x261e0	; 0x261e0 <__ashrdi3>
   110fa:	a2 2e       	mov	r10, r18
   110fc:	b3 2e       	mov	r11, r19
   110fe:	c4 2e       	mov	r12, r20
   11100:	d5 2e       	mov	r13, r21
   11102:	e6 2e       	mov	r14, r22
   11104:	f7 2e       	mov	r15, r23
   11106:	08 2f       	mov	r16, r24
   11108:	19 2f       	mov	r17, r25
   1110a:	2a 2d       	mov	r18, r10
   1110c:	3b 2d       	mov	r19, r11
   1110e:	4c 2d       	mov	r20, r12
   11110:	5d 2d       	mov	r21, r13
   11112:	6e 2d       	mov	r22, r14
   11114:	7f 2d       	mov	r23, r15
   11116:	80 2f       	mov	r24, r16
   11118:	91 2f       	mov	r25, r17
   1111a:	ad 80       	ldd	r10, Y+5	; 0x05
   1111c:	be 80       	ldd	r11, Y+6	; 0x06
   1111e:	cf 80       	ldd	r12, Y+7	; 0x07
   11120:	d8 84       	ldd	r13, Y+8	; 0x08
   11122:	e9 84       	ldd	r14, Y+9	; 0x09
   11124:	fa 84       	ldd	r15, Y+10	; 0x0a
   11126:	0b 85       	ldd	r16, Y+11	; 0x0b
   11128:	1c 85       	ldd	r17, Y+12	; 0x0c
   1112a:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
   1112e:	a2 2e       	mov	r10, r18
   11130:	b3 2e       	mov	r11, r19
   11132:	c4 2e       	mov	r12, r20
   11134:	d5 2e       	mov	r13, r21
   11136:	e6 2e       	mov	r14, r22
   11138:	f7 2e       	mov	r15, r23
   1113a:	08 2f       	mov	r16, r24
   1113c:	19 2f       	mov	r17, r25
   1113e:	2a 2d       	mov	r18, r10
   11140:	3b 2d       	mov	r19, r11
   11142:	4c 2d       	mov	r20, r12
   11144:	5d 2d       	mov	r21, r13
   11146:	6e 2d       	mov	r22, r14
   11148:	7f 2d       	mov	r23, r15
   1114a:	80 2f       	mov	r24, r16
   1114c:	91 2f       	mov	r25, r17
   1114e:	0f e0       	ldi	r16, 0x0F	; 15
   11150:	0f 94 f0 30 	call	0x261e0	; 0x261e0 <__ashrdi3>
   11154:	a2 2e       	mov	r10, r18
   11156:	b3 2e       	mov	r11, r19
   11158:	c4 2e       	mov	r12, r20
   1115a:	d5 2e       	mov	r13, r21
   1115c:	e6 2e       	mov	r14, r22
   1115e:	f7 2e       	mov	r15, r23
   11160:	08 2f       	mov	r16, r24
   11162:	19 2f       	mov	r17, r25
   11164:	ce 01       	movw	r24, r28
   11166:	ce 96       	adiw	r24, 0x3e	; 62
   11168:	fc 01       	movw	r30, r24
   1116a:	a0 82       	st	Z, r10
   1116c:	b1 82       	std	Z+1, r11	; 0x01
   1116e:	c2 82       	std	Z+2, r12	; 0x02
   11170:	d3 82       	std	Z+3, r13	; 0x03

		/* Store data and calculate QNH within valid data range, only */
		if ((-3000 < temp) && (temp < 8000) && (30000L < l_p) && (l_p < 120000L)) {
   11172:	89 81       	ldd	r24, Y+1	; 0x01
   11174:	9a 81       	ldd	r25, Y+2	; 0x02
   11176:	ab 81       	ldd	r26, Y+3	; 0x03
   11178:	bc 81       	ldd	r27, Y+4	; 0x04
   1117a:	89 34       	cpi	r24, 0x49	; 73
   1117c:	94 4f       	sbci	r25, 0xF4	; 244
   1117e:	af 4f       	sbci	r26, 0xFF	; 255
   11180:	bf 4f       	sbci	r27, 0xFF	; 255
   11182:	0c f4       	brge	.+2      	; 0x11186 <task_twi1_baro+0xa46>
   11184:	5a c1       	rjmp	.+692    	; 0x1143a <task_twi1_baro+0xcfa>
   11186:	89 81       	ldd	r24, Y+1	; 0x01
   11188:	9a 81       	ldd	r25, Y+2	; 0x02
   1118a:	ab 81       	ldd	r26, Y+3	; 0x03
   1118c:	bc 81       	ldd	r27, Y+4	; 0x04
   1118e:	80 34       	cpi	r24, 0x40	; 64
   11190:	9f 41       	sbci	r25, 0x1F	; 31
   11192:	a1 05       	cpc	r26, r1
   11194:	b1 05       	cpc	r27, r1
   11196:	0c f0       	brlt	.+2      	; 0x1119a <task_twi1_baro+0xa5a>
   11198:	50 c1       	rjmp	.+672    	; 0x1143a <task_twi1_baro+0xcfa>
   1119a:	ce 01       	movw	r24, r28
   1119c:	ce 96       	adiw	r24, 0x3e	; 62
   1119e:	fc 01       	movw	r30, r24
   111a0:	80 81       	ld	r24, Z
   111a2:	91 81       	ldd	r25, Z+1	; 0x01
   111a4:	a2 81       	ldd	r26, Z+2	; 0x02
   111a6:	b3 81       	ldd	r27, Z+3	; 0x03
   111a8:	81 33       	cpi	r24, 0x31	; 49
   111aa:	95 47       	sbci	r25, 0x75	; 117
   111ac:	a1 05       	cpc	r26, r1
   111ae:	b1 05       	cpc	r27, r1
   111b0:	0c f4       	brge	.+2      	; 0x111b4 <task_twi1_baro+0xa74>
   111b2:	43 c1       	rjmp	.+646    	; 0x1143a <task_twi1_baro+0xcfa>
   111b4:	ce 01       	movw	r24, r28
   111b6:	ce 96       	adiw	r24, 0x3e	; 62
   111b8:	fc 01       	movw	r30, r24
   111ba:	80 81       	ld	r24, Z
   111bc:	91 81       	ldd	r25, Z+1	; 0x01
   111be:	a2 81       	ldd	r26, Z+2	; 0x02
   111c0:	b3 81       	ldd	r27, Z+3	; 0x03
   111c2:	80 3c       	cpi	r24, 0xC0	; 192
   111c4:	94 4d       	sbci	r25, 0xD4	; 212
   111c6:	a1 40       	sbci	r26, 0x01	; 1
   111c8:	b1 05       	cpc	r27, r1
   111ca:	0c f0       	brlt	.+2      	; 0x111ce <task_twi1_baro+0xa8e>
   111cc:	36 c1       	rjmp	.+620    	; 0x1143a <task_twi1_baro+0xcfa>
			/* Setting the global values */
			{
				irqflags_t flags = cpu_irq_save();
   111ce:	8e 01       	movw	r16, r28
   111d0:	0e 5b       	subi	r16, 0xBE	; 190
   111d2:	1f 4f       	sbci	r17, 0xFF	; 255
   111d4:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   111d8:	f8 01       	movw	r30, r16
   111da:	80 83       	st	Z, r24
				g_twi1_baro_temp_100	= temp;
   111dc:	89 81       	ldd	r24, Y+1	; 0x01
   111de:	9a 81       	ldd	r25, Y+2	; 0x02
   111e0:	ab 81       	ldd	r26, Y+3	; 0x03
   111e2:	bc 81       	ldd	r27, Y+4	; 0x04
   111e4:	80 93 00 29 	sts	0x2900, r24	; 0x802900 <g_twi1_baro_temp_100>
   111e8:	90 93 01 29 	sts	0x2901, r25	; 0x802901 <g_twi1_baro_temp_100+0x1>
   111ec:	a0 93 02 29 	sts	0x2902, r26	; 0x802902 <g_twi1_baro_temp_100+0x2>
   111f0:	b0 93 03 29 	sts	0x2903, r27	; 0x802903 <g_twi1_baro_temp_100+0x3>
				g_twi1_baro_p_100		= l_p;
   111f4:	ce 01       	movw	r24, r28
   111f6:	ce 96       	adiw	r24, 0x3e	; 62
   111f8:	fc 01       	movw	r30, r24
   111fa:	80 81       	ld	r24, Z
   111fc:	91 81       	ldd	r25, Z+1	; 0x01
   111fe:	a2 81       	ldd	r26, Z+2	; 0x02
   11200:	b3 81       	ldd	r27, Z+3	; 0x03
   11202:	80 93 04 29 	sts	0x2904, r24	; 0x802904 <g_twi1_baro_p_100>
   11206:	90 93 05 29 	sts	0x2905, r25	; 0x802905 <g_twi1_baro_p_100+0x1>
   1120a:	a0 93 06 29 	sts	0x2906, r26	; 0x802906 <g_twi1_baro_p_100+0x2>
   1120e:	b0 93 07 29 	sts	0x2907, r27	; 0x802907 <g_twi1_baro_p_100+0x3>
				cpu_irq_restore(flags);
   11212:	ce 01       	movw	r24, r28
   11214:	8e 5b       	subi	r24, 0xBE	; 190
   11216:	9f 4f       	sbci	r25, 0xFF	; 255
   11218:	fc 01       	movw	r30, r24
   1121a:	80 81       	ld	r24, Z
   1121c:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
			}

			irqflags_t flags = cpu_irq_save();
   11220:	8e 01       	movw	r16, r28
   11222:	0d 5b       	subi	r16, 0xBD	; 189
   11224:	1f 4f       	sbci	r17, 0xFF	; 255
   11226:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   1122a:	f8 01       	movw	r30, r16
   1122c:	80 83       	st	Z, r24
			int16_t l_qnh_height_m			= g_qnh_height_m;
   1122e:	ce 01       	movw	r24, r28
   11230:	8c 5b       	subi	r24, 0xBC	; 188
   11232:	9f 4f       	sbci	r25, 0xFF	; 255
   11234:	20 91 97 29 	lds	r18, 0x2997	; 0x802997 <g_qnh_height_m>
   11238:	30 91 98 29 	lds	r19, 0x2998	; 0x802998 <g_qnh_height_m+0x1>
   1123c:	fc 01       	movw	r30, r24
   1123e:	20 83       	st	Z, r18
   11240:	31 83       	std	Z+1, r19	; 0x01
			int32_t l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   11242:	9e 01       	movw	r18, r28
   11244:	2a 5b       	subi	r18, 0xBA	; 186
   11246:	3f 4f       	sbci	r19, 0xFF	; 255
   11248:	80 91 00 29 	lds	r24, 0x2900	; 0x802900 <g_twi1_baro_temp_100>
   1124c:	90 91 01 29 	lds	r25, 0x2901	; 0x802901 <g_twi1_baro_temp_100+0x1>
   11250:	a0 91 02 29 	lds	r26, 0x2902	; 0x802902 <g_twi1_baro_temp_100+0x2>
   11254:	b0 91 03 29 	lds	r27, 0x2903	; 0x802903 <g_twi1_baro_temp_100+0x3>
   11258:	f9 01       	movw	r30, r18
   1125a:	80 83       	st	Z, r24
   1125c:	91 83       	std	Z+1, r25	; 0x01
   1125e:	a2 83       	std	Z+2, r26	; 0x02
   11260:	b3 83       	std	Z+3, r27	; 0x03
			cpu_irq_restore(flags);
   11262:	ce 01       	movw	r24, r28
   11264:	8d 5b       	subi	r24, 0xBD	; 189
   11266:	9f 4f       	sbci	r25, 0xFF	; 255
   11268:	fc 01       	movw	r30, r24
   1126a:	80 81       	ld	r24, Z
   1126c:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>

			/* A valid height value (3D navigation) seems to be access able */
			if (s_p != l_p) {
   11270:	20 91 ce 23 	lds	r18, 0x23CE	; 0x8023ce <s_p.8439>
   11274:	30 91 cf 23 	lds	r19, 0x23CF	; 0x8023cf <s_p.8439+0x1>
   11278:	40 91 d0 23 	lds	r20, 0x23D0	; 0x8023d0 <s_p.8439+0x2>
   1127c:	50 91 d1 23 	lds	r21, 0x23D1	; 0x8023d1 <s_p.8439+0x3>
   11280:	ce 01       	movw	r24, r28
   11282:	ce 96       	adiw	r24, 0x3e	; 62
   11284:	fc 01       	movw	r30, r24
   11286:	80 81       	ld	r24, Z
   11288:	91 81       	ldd	r25, Z+1	; 0x01
   1128a:	a2 81       	ldd	r26, Z+2	; 0x02
   1128c:	b3 81       	ldd	r27, Z+3	; 0x03
   1128e:	28 17       	cp	r18, r24
   11290:	39 07       	cpc	r19, r25
   11292:	4a 07       	cpc	r20, r26
   11294:	5b 07       	cpc	r21, r27
   11296:	09 f4       	brne	.+2      	; 0x1129a <task_twi1_baro+0xb5a>
   11298:	d0 c0       	rjmp	.+416    	; 0x1143a <task_twi1_baro+0xcfa>
				float a_m_h		= 0.0065f * l_qnh_height_m;
   1129a:	ce 01       	movw	r24, r28
   1129c:	8c 5b       	subi	r24, 0xBC	; 188
   1129e:	9f 4f       	sbci	r25, 0xFF	; 255
   112a0:	fc 01       	movw	r30, r24
   112a2:	80 81       	ld	r24, Z
   112a4:	91 81       	ldd	r25, Z+1	; 0x01
   112a6:	09 2e       	mov	r0, r25
   112a8:	00 0c       	add	r0, r0
   112aa:	aa 0b       	sbc	r26, r26
   112ac:	bb 0b       	sbc	r27, r27
   112ae:	bc 01       	movw	r22, r24
   112b0:	cd 01       	movw	r24, r26
   112b2:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   112b6:	dc 01       	movw	r26, r24
   112b8:	cb 01       	movw	r24, r22
   112ba:	8e 01       	movw	r16, r28
   112bc:	06 5b       	subi	r16, 0xB6	; 182
   112be:	1f 4f       	sbci	r17, 0xFF	; 255
   112c0:	24 ef       	ldi	r18, 0xF4	; 244
   112c2:	3d ef       	ldi	r19, 0xFD	; 253
   112c4:	44 ed       	ldi	r20, 0xD4	; 212
   112c6:	5b e3       	ldi	r21, 0x3B	; 59
   112c8:	bc 01       	movw	r22, r24
   112ca:	cd 01       	movw	r24, r26
   112cc:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   112d0:	dc 01       	movw	r26, r24
   112d2:	cb 01       	movw	r24, r22
   112d4:	f8 01       	movw	r30, r16
   112d6:	80 83       	st	Z, r24
   112d8:	91 83       	std	Z+1, r25	; 0x01
   112da:	a2 83       	std	Z+2, r26	; 0x02
   112dc:	b3 83       	std	Z+3, r27	; 0x03
				float Th0		= C_0DEGC_K + (l_twi1_baro_temp_100 / 100.f);
   112de:	ce 01       	movw	r24, r28
   112e0:	8a 5b       	subi	r24, 0xBA	; 186
   112e2:	9f 4f       	sbci	r25, 0xFF	; 255
   112e4:	fc 01       	movw	r30, r24
   112e6:	60 81       	ld	r22, Z
   112e8:	71 81       	ldd	r23, Z+1	; 0x01
   112ea:	82 81       	ldd	r24, Z+2	; 0x02
   112ec:	93 81       	ldd	r25, Z+3	; 0x03
   112ee:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   112f2:	dc 01       	movw	r26, r24
   112f4:	cb 01       	movw	r24, r22
   112f6:	20 e0       	ldi	r18, 0x00	; 0
   112f8:	30 e0       	ldi	r19, 0x00	; 0
   112fa:	48 ec       	ldi	r20, 0xC8	; 200
   112fc:	52 e4       	ldi	r21, 0x42	; 66
   112fe:	bc 01       	movw	r22, r24
   11300:	cd 01       	movw	r24, r26
   11302:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   11306:	dc 01       	movw	r26, r24
   11308:	cb 01       	movw	r24, r22
   1130a:	8e 01       	movw	r16, r28
   1130c:	02 5b       	subi	r16, 0xB2	; 178
   1130e:	1f 4f       	sbci	r17, 0xFF	; 255
   11310:	23 e3       	ldi	r18, 0x33	; 51
   11312:	33 e9       	ldi	r19, 0x93	; 147
   11314:	48 e8       	ldi	r20, 0x88	; 136
   11316:	53 e4       	ldi	r21, 0x43	; 67
   11318:	bc 01       	movw	r22, r24
   1131a:	cd 01       	movw	r24, r26
   1131c:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   11320:	dc 01       	movw	r26, r24
   11322:	cb 01       	movw	r24, r22
   11324:	f8 01       	movw	r30, r16
   11326:	80 83       	st	Z, r24
   11328:	91 83       	std	Z+1, r25	; 0x01
   1132a:	a2 83       	std	Z+2, r26	; 0x02
   1132c:	b3 83       	std	Z+3, r27	; 0x03
				float term		= 1.f + (a_m_h / Th0);
   1132e:	ce 01       	movw	r24, r28
   11330:	86 5b       	subi	r24, 0xB6	; 182
   11332:	9f 4f       	sbci	r25, 0xFF	; 255
   11334:	9e 01       	movw	r18, r28
   11336:	22 5b       	subi	r18, 0xB2	; 178
   11338:	3f 4f       	sbci	r19, 0xFF	; 255
   1133a:	f9 01       	movw	r30, r18
   1133c:	20 81       	ld	r18, Z
   1133e:	31 81       	ldd	r19, Z+1	; 0x01
   11340:	42 81       	ldd	r20, Z+2	; 0x02
   11342:	53 81       	ldd	r21, Z+3	; 0x03
   11344:	fc 01       	movw	r30, r24
   11346:	60 81       	ld	r22, Z
   11348:	71 81       	ldd	r23, Z+1	; 0x01
   1134a:	82 81       	ldd	r24, Z+2	; 0x02
   1134c:	93 81       	ldd	r25, Z+3	; 0x03
   1134e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   11352:	dc 01       	movw	r26, r24
   11354:	cb 01       	movw	r24, r22
   11356:	8e 01       	movw	r16, r28
   11358:	0e 5a       	subi	r16, 0xAE	; 174
   1135a:	1f 4f       	sbci	r17, 0xFF	; 255
   1135c:	20 e0       	ldi	r18, 0x00	; 0
   1135e:	30 e0       	ldi	r19, 0x00	; 0
   11360:	40 e8       	ldi	r20, 0x80	; 128
   11362:	5f e3       	ldi	r21, 0x3F	; 63
   11364:	bc 01       	movw	r22, r24
   11366:	cd 01       	movw	r24, r26
   11368:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1136c:	dc 01       	movw	r26, r24
   1136e:	cb 01       	movw	r24, r22
   11370:	f8 01       	movw	r30, r16
   11372:	80 83       	st	Z, r24
   11374:	91 83       	std	Z+1, r25	; 0x01
   11376:	a2 83       	std	Z+2, r26	; 0x02
   11378:	b3 83       	std	Z+3, r27	; 0x03
				l_p_h			= l_p * pow(term, 5.255f);
   1137a:	ce 01       	movw	r24, r28
   1137c:	ce 96       	adiw	r24, 0x3e	; 62
   1137e:	fc 01       	movw	r30, r24
   11380:	60 81       	ld	r22, Z
   11382:	71 81       	ldd	r23, Z+1	; 0x01
   11384:	82 81       	ldd	r24, Z+2	; 0x02
   11386:	93 81       	ldd	r25, Z+3	; 0x03
   11388:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1138c:	6b 01       	movw	r12, r22
   1138e:	7c 01       	movw	r14, r24
   11390:	ce 01       	movw	r24, r28
   11392:	8e 5a       	subi	r24, 0xAE	; 174
   11394:	9f 4f       	sbci	r25, 0xFF	; 255
   11396:	fc 01       	movw	r30, r24
   11398:	80 81       	ld	r24, Z
   1139a:	91 81       	ldd	r25, Z+1	; 0x01
   1139c:	a2 81       	ldd	r26, Z+2	; 0x02
   1139e:	b3 81       	ldd	r27, Z+3	; 0x03
   113a0:	26 ef       	ldi	r18, 0xF6	; 246
   113a2:	38 e2       	ldi	r19, 0x28	; 40
   113a4:	48 ea       	ldi	r20, 0xA8	; 168
   113a6:	50 e4       	ldi	r21, 0x40	; 64
   113a8:	bc 01       	movw	r22, r24
   113aa:	cd 01       	movw	r24, r26
   113ac:	0f 94 23 2a 	call	0x25446	; 0x25446 <pow>
   113b0:	dc 01       	movw	r26, r24
   113b2:	cb 01       	movw	r24, r22
   113b4:	9c 01       	movw	r18, r24
   113b6:	ad 01       	movw	r20, r26
   113b8:	c7 01       	movw	r24, r14
   113ba:	b6 01       	movw	r22, r12
   113bc:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   113c0:	dc 01       	movw	r26, r24
   113c2:	cb 01       	movw	r24, r22
   113c4:	8e 01       	movw	r16, r28
   113c6:	0a 5a       	subi	r16, 0xAA	; 170
   113c8:	1f 4f       	sbci	r17, 0xFF	; 255
   113ca:	bc 01       	movw	r22, r24
   113cc:	cd 01       	movw	r24, r26
   113ce:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   113d2:	dc 01       	movw	r26, r24
   113d4:	cb 01       	movw	r24, r22
   113d6:	f8 01       	movw	r30, r16
   113d8:	80 83       	st	Z, r24
   113da:	91 83       	std	Z+1, r25	; 0x01
   113dc:	a2 83       	std	Z+2, r26	; 0x02
   113de:	b3 83       	std	Z+3, r27	; 0x03

				/* Setting the global values */
				{
					irqflags_t flags = cpu_irq_save();
   113e0:	8e 01       	movw	r16, r28
   113e2:	06 5a       	subi	r16, 0xA6	; 166
   113e4:	1f 4f       	sbci	r17, 0xFF	; 255
   113e6:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   113ea:	f8 01       	movw	r30, r16
   113ec:	80 83       	st	Z, r24
					g_qnh_p_h_100 = l_p_h;
   113ee:	ce 01       	movw	r24, r28
   113f0:	8a 5a       	subi	r24, 0xAA	; 170
   113f2:	9f 4f       	sbci	r25, 0xFF	; 255
   113f4:	fc 01       	movw	r30, r24
   113f6:	80 81       	ld	r24, Z
   113f8:	91 81       	ldd	r25, Z+1	; 0x01
   113fa:	a2 81       	ldd	r26, Z+2	; 0x02
   113fc:	b3 81       	ldd	r27, Z+3	; 0x03
   113fe:	80 93 99 29 	sts	0x2999, r24	; 0x802999 <g_qnh_p_h_100>
   11402:	90 93 9a 29 	sts	0x299A, r25	; 0x80299a <g_qnh_p_h_100+0x1>
   11406:	a0 93 9b 29 	sts	0x299B, r26	; 0x80299b <g_qnh_p_h_100+0x2>
   1140a:	b0 93 9c 29 	sts	0x299C, r27	; 0x80299c <g_qnh_p_h_100+0x3>
					cpu_irq_restore(flags);
   1140e:	ce 01       	movw	r24, r28
   11410:	86 5a       	subi	r24, 0xA6	; 166
   11412:	9f 4f       	sbci	r25, 0xFF	; 255
   11414:	fc 01       	movw	r30, r24
   11416:	80 81       	ld	r24, Z
   11418:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
				}

				s_p = l_p;
   1141c:	ce 01       	movw	r24, r28
   1141e:	ce 96       	adiw	r24, 0x3e	; 62
   11420:	fc 01       	movw	r30, r24
   11422:	80 81       	ld	r24, Z
   11424:	91 81       	ldd	r25, Z+1	; 0x01
   11426:	a2 81       	ldd	r26, Z+2	; 0x02
   11428:	b3 81       	ldd	r27, Z+3	; 0x03
   1142a:	80 93 ce 23 	sts	0x23CE, r24	; 0x8023ce <s_p.8439>
   1142e:	90 93 cf 23 	sts	0x23CF, r25	; 0x8023cf <s_p.8439+0x1>
   11432:	a0 93 d0 23 	sts	0x23D0, r26	; 0x8023d0 <s_p.8439+0x2>
   11436:	b0 93 d1 23 	sts	0x23D1, r27	; 0x8023d1 <s_p.8439+0x3>
			}
		}
	}
}
   1143a:	00 00       	nop
   1143c:	c2 56       	subi	r28, 0x62	; 98
   1143e:	df 4f       	sbci	r29, 0xFF	; 255
   11440:	cd bf       	out	0x3d, r28	; 61
   11442:	de bf       	out	0x3e, r29	; 62
   11444:	df 91       	pop	r29
   11446:	cf 91       	pop	r28
   11448:	1f 91       	pop	r17
   1144a:	0f 91       	pop	r16
   1144c:	ff 90       	pop	r15
   1144e:	ef 90       	pop	r14
   11450:	df 90       	pop	r13
   11452:	cf 90       	pop	r12
   11454:	bf 90       	pop	r11
   11456:	af 90       	pop	r10
   11458:	9f 90       	pop	r9
   1145a:	8f 90       	pop	r8
   1145c:	7f 90       	pop	r7
   1145e:	6f 90       	pop	r6
   11460:	5f 90       	pop	r5
   11462:	4f 90       	pop	r4
   11464:	3f 90       	pop	r3
   11466:	2f 90       	pop	r2
   11468:	08 95       	ret

0001146a <task_twi2_lcd_cls>:
	}
}
#endif

void task_twi2_lcd_cls(void)
{
   1146a:	2f 92       	push	r2
   1146c:	3f 92       	push	r3
   1146e:	4f 92       	push	r4
   11470:	5f 92       	push	r5
   11472:	6f 92       	push	r6
   11474:	7f 92       	push	r7
   11476:	8f 92       	push	r8
   11478:	9f 92       	push	r9
   1147a:	af 92       	push	r10
   1147c:	bf 92       	push	r11
   1147e:	cf 92       	push	r12
   11480:	df 92       	push	r13
   11482:	ef 92       	push	r14
   11484:	ff 92       	push	r15
   11486:	0f 93       	push	r16
   11488:	1f 93       	push	r17
   1148a:	cf 93       	push	r28
   1148c:	df 93       	push	r29
   1148e:	cd b7       	in	r28, 0x3d	; 61
   11490:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   11492:	81 e0       	ldi	r24, 0x01	; 1
   11494:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   11498:	88 23       	and	r24, r24
   1149a:	09 f4       	brne	.+2      	; 0x1149e <task_twi2_lcd_cls+0x34>
   1149c:	7b c0       	rjmp	.+246    	; 0x11594 <task_twi2_lcd_cls+0x12a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
   1149e:	81 e1       	ldi	r24, 0x11	; 17
   114a0:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_packet.length = 0;
   114a4:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
   114a8:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   114ac:	6e e2       	ldi	r22, 0x2E	; 46
   114ae:	70 e2       	ldi	r23, 0x20	; 32
   114b0:	80 e8       	ldi	r24, 0x80	; 128
   114b2:	94 e0       	ldi	r25, 0x04	; 4
   114b4:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   114b8:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   114bc:	dc 01       	movw	r26, r24
   114be:	cb 01       	movw	r24, r22
   114c0:	1c 01       	movw	r2, r24
   114c2:	2d 01       	movw	r4, r26
   114c4:	61 2c       	mov	r6, r1
   114c6:	71 2c       	mov	r7, r1
   114c8:	43 01       	movw	r8, r6
   114ca:	0f 2e       	mov	r0, r31
   114cc:	f6 e0       	ldi	r31, 0x06	; 6
   114ce:	af 2e       	mov	r10, r31
   114d0:	f0 2d       	mov	r31, r0
   114d2:	b1 2c       	mov	r11, r1
   114d4:	c1 2c       	mov	r12, r1
   114d6:	d1 2c       	mov	r13, r1
   114d8:	e1 2c       	mov	r14, r1
   114da:	f1 2c       	mov	r15, r1
   114dc:	00 e0       	ldi	r16, 0x00	; 0
   114de:	10 e0       	ldi	r17, 0x00	; 0
   114e0:	22 2d       	mov	r18, r2
   114e2:	33 2d       	mov	r19, r3
   114e4:	44 2d       	mov	r20, r4
   114e6:	55 2d       	mov	r21, r5
   114e8:	66 2d       	mov	r22, r6
   114ea:	77 2d       	mov	r23, r7
   114ec:	88 2d       	mov	r24, r8
   114ee:	99 2d       	mov	r25, r9
   114f0:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   114f4:	22 2e       	mov	r2, r18
   114f6:	33 2e       	mov	r3, r19
   114f8:	44 2e       	mov	r4, r20
   114fa:	55 2e       	mov	r5, r21
   114fc:	66 2e       	mov	r6, r22
   114fe:	77 2e       	mov	r7, r23
   11500:	88 2e       	mov	r8, r24
   11502:	99 2e       	mov	r9, r25
   11504:	a2 2c       	mov	r10, r2
   11506:	b3 2c       	mov	r11, r3
   11508:	c4 2c       	mov	r12, r4
   1150a:	d5 2c       	mov	r13, r5
   1150c:	e6 2c       	mov	r14, r6
   1150e:	f7 2c       	mov	r15, r7
   11510:	08 2d       	mov	r16, r8
   11512:	19 2d       	mov	r17, r9
   11514:	2a 2d       	mov	r18, r10
   11516:	3b 2d       	mov	r19, r11
   11518:	4c 2d       	mov	r20, r12
   1151a:	5d 2d       	mov	r21, r13
   1151c:	6e 2d       	mov	r22, r14
   1151e:	7f 2d       	mov	r23, r15
   11520:	80 2f       	mov	r24, r16
   11522:	91 2f       	mov	r25, r17
   11524:	21 5c       	subi	r18, 0xC1	; 193
   11526:	3d 4b       	sbci	r19, 0xBD	; 189
   11528:	40 4f       	sbci	r20, 0xF0	; 240
   1152a:	5f 4f       	sbci	r21, 0xFF	; 255
   1152c:	6f 4f       	sbci	r22, 0xFF	; 255
   1152e:	7f 4f       	sbci	r23, 0xFF	; 255
   11530:	8f 4f       	sbci	r24, 0xFF	; 255
   11532:	9f 4f       	sbci	r25, 0xFF	; 255
   11534:	a2 2e       	mov	r10, r18
   11536:	b3 2e       	mov	r11, r19
   11538:	c4 2e       	mov	r12, r20
   1153a:	d5 2e       	mov	r13, r21
   1153c:	e6 2e       	mov	r14, r22
   1153e:	f7 2e       	mov	r15, r23
   11540:	08 2f       	mov	r16, r24
   11542:	19 2f       	mov	r17, r25
   11544:	2a 2d       	mov	r18, r10
   11546:	3b 2d       	mov	r19, r11
   11548:	4c 2d       	mov	r20, r12
   1154a:	5d 2d       	mov	r21, r13
   1154c:	6e 2d       	mov	r22, r14
   1154e:	7f 2d       	mov	r23, r15
   11550:	80 2f       	mov	r24, r16
   11552:	91 2f       	mov	r25, r17
   11554:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   11558:	dc 01       	movw	r26, r24
   1155a:	cb 01       	movw	r24, r22
   1155c:	20 e0       	ldi	r18, 0x00	; 0
   1155e:	34 e2       	ldi	r19, 0x24	; 36
   11560:	44 e7       	ldi	r20, 0x74	; 116
   11562:	59 e4       	ldi	r21, 0x49	; 73
   11564:	bc 01       	movw	r22, r24
   11566:	cd 01       	movw	r24, r26
   11568:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   1156c:	dc 01       	movw	r26, r24
   1156e:	cb 01       	movw	r24, r22
   11570:	bc 01       	movw	r22, r24
   11572:	cd 01       	movw	r24, r26
   11574:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   11578:	a2 2e       	mov	r10, r18
   1157a:	b3 2e       	mov	r11, r19
   1157c:	c4 2e       	mov	r12, r20
   1157e:	d5 2e       	mov	r13, r21
   11580:	e6 2e       	mov	r14, r22
   11582:	f7 2e       	mov	r15, r23
   11584:	08 2f       	mov	r16, r24
   11586:	19 2f       	mov	r17, r25
   11588:	d6 01       	movw	r26, r12
   1158a:	c5 01       	movw	r24, r10
   1158c:	bc 01       	movw	r22, r24
   1158e:	cd 01       	movw	r24, r26
   11590:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   11594:	00 00       	nop
   11596:	df 91       	pop	r29
   11598:	cf 91       	pop	r28
   1159a:	1f 91       	pop	r17
   1159c:	0f 91       	pop	r16
   1159e:	ff 90       	pop	r15
   115a0:	ef 90       	pop	r14
   115a2:	df 90       	pop	r13
   115a4:	cf 90       	pop	r12
   115a6:	bf 90       	pop	r11
   115a8:	af 90       	pop	r10
   115aa:	9f 90       	pop	r9
   115ac:	8f 90       	pop	r8
   115ae:	7f 90       	pop	r7
   115b0:	6f 90       	pop	r6
   115b2:	5f 90       	pop	r5
   115b4:	4f 90       	pop	r4
   115b6:	3f 90       	pop	r3
   115b8:	2f 90       	pop	r2
   115ba:	08 95       	ret

000115bc <task_twi2_lcd_pos_xy>:

void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
   115bc:	2f 92       	push	r2
   115be:	3f 92       	push	r3
   115c0:	4f 92       	push	r4
   115c2:	5f 92       	push	r5
   115c4:	6f 92       	push	r6
   115c6:	7f 92       	push	r7
   115c8:	8f 92       	push	r8
   115ca:	9f 92       	push	r9
   115cc:	af 92       	push	r10
   115ce:	bf 92       	push	r11
   115d0:	cf 92       	push	r12
   115d2:	df 92       	push	r13
   115d4:	ef 92       	push	r14
   115d6:	ff 92       	push	r15
   115d8:	0f 93       	push	r16
   115da:	1f 93       	push	r17
   115dc:	cf 93       	push	r28
   115de:	df 93       	push	r29
   115e0:	1f 92       	push	r1
   115e2:	1f 92       	push	r1
   115e4:	cd b7       	in	r28, 0x3d	; 61
   115e6:	de b7       	in	r29, 0x3e	; 62
   115e8:	89 83       	std	Y+1, r24	; 0x01
   115ea:	6a 83       	std	Y+2, r22	; 0x02
	if (twi2_waitUntilReady(false)) {
   115ec:	80 e0       	ldi	r24, 0x00	; 0
   115ee:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   115f2:	88 23       	and	r24, r24
   115f4:	09 f4       	brne	.+2      	; 0x115f8 <task_twi2_lcd_pos_xy+0x3c>
   115f6:	83 c0       	rjmp	.+262    	; 0x116fe <task_twi2_lcd_pos_xy+0x142>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
   115f8:	80 e2       	ldi	r24, 0x20	; 32
   115fa:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x;
   115fe:	89 81       	ldd	r24, Y+1	; 0x01
   11600:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
		g_twi2_m_data[1] = y;
   11604:	8a 81       	ldd	r24, Y+2	; 0x02
   11606:	80 93 b9 2b 	sts	0x2BB9, r24	; 0x802bb9 <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   1160a:	82 e0       	ldi	r24, 0x02	; 2
   1160c:	90 e0       	ldi	r25, 0x00	; 0
   1160e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11612:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11616:	6e e2       	ldi	r22, 0x2E	; 46
   11618:	70 e2       	ldi	r23, 0x20	; 32
   1161a:	80 e8       	ldi	r24, 0x80	; 128
   1161c:	94 e0       	ldi	r25, 0x04	; 4
   1161e:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11622:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   11626:	dc 01       	movw	r26, r24
   11628:	cb 01       	movw	r24, r22
   1162a:	1c 01       	movw	r2, r24
   1162c:	2d 01       	movw	r4, r26
   1162e:	61 2c       	mov	r6, r1
   11630:	71 2c       	mov	r7, r1
   11632:	43 01       	movw	r8, r6
   11634:	0f 2e       	mov	r0, r31
   11636:	f6 e0       	ldi	r31, 0x06	; 6
   11638:	af 2e       	mov	r10, r31
   1163a:	f0 2d       	mov	r31, r0
   1163c:	b1 2c       	mov	r11, r1
   1163e:	c1 2c       	mov	r12, r1
   11640:	d1 2c       	mov	r13, r1
   11642:	e1 2c       	mov	r14, r1
   11644:	f1 2c       	mov	r15, r1
   11646:	00 e0       	ldi	r16, 0x00	; 0
   11648:	10 e0       	ldi	r17, 0x00	; 0
   1164a:	22 2d       	mov	r18, r2
   1164c:	33 2d       	mov	r19, r3
   1164e:	44 2d       	mov	r20, r4
   11650:	55 2d       	mov	r21, r5
   11652:	66 2d       	mov	r22, r6
   11654:	77 2d       	mov	r23, r7
   11656:	88 2d       	mov	r24, r8
   11658:	99 2d       	mov	r25, r9
   1165a:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   1165e:	22 2e       	mov	r2, r18
   11660:	33 2e       	mov	r3, r19
   11662:	44 2e       	mov	r4, r20
   11664:	55 2e       	mov	r5, r21
   11666:	66 2e       	mov	r6, r22
   11668:	77 2e       	mov	r7, r23
   1166a:	88 2e       	mov	r8, r24
   1166c:	99 2e       	mov	r9, r25
   1166e:	a2 2c       	mov	r10, r2
   11670:	b3 2c       	mov	r11, r3
   11672:	c4 2c       	mov	r12, r4
   11674:	d5 2c       	mov	r13, r5
   11676:	e6 2c       	mov	r14, r6
   11678:	f7 2c       	mov	r15, r7
   1167a:	08 2d       	mov	r16, r8
   1167c:	19 2d       	mov	r17, r9
   1167e:	2a 2d       	mov	r18, r10
   11680:	3b 2d       	mov	r19, r11
   11682:	4c 2d       	mov	r20, r12
   11684:	5d 2d       	mov	r21, r13
   11686:	6e 2d       	mov	r22, r14
   11688:	7f 2d       	mov	r23, r15
   1168a:	80 2f       	mov	r24, r16
   1168c:	91 2f       	mov	r25, r17
   1168e:	21 5c       	subi	r18, 0xC1	; 193
   11690:	3d 4b       	sbci	r19, 0xBD	; 189
   11692:	40 4f       	sbci	r20, 0xF0	; 240
   11694:	5f 4f       	sbci	r21, 0xFF	; 255
   11696:	6f 4f       	sbci	r22, 0xFF	; 255
   11698:	7f 4f       	sbci	r23, 0xFF	; 255
   1169a:	8f 4f       	sbci	r24, 0xFF	; 255
   1169c:	9f 4f       	sbci	r25, 0xFF	; 255
   1169e:	a2 2e       	mov	r10, r18
   116a0:	b3 2e       	mov	r11, r19
   116a2:	c4 2e       	mov	r12, r20
   116a4:	d5 2e       	mov	r13, r21
   116a6:	e6 2e       	mov	r14, r22
   116a8:	f7 2e       	mov	r15, r23
   116aa:	08 2f       	mov	r16, r24
   116ac:	19 2f       	mov	r17, r25
   116ae:	2a 2d       	mov	r18, r10
   116b0:	3b 2d       	mov	r19, r11
   116b2:	4c 2d       	mov	r20, r12
   116b4:	5d 2d       	mov	r21, r13
   116b6:	6e 2d       	mov	r22, r14
   116b8:	7f 2d       	mov	r23, r15
   116ba:	80 2f       	mov	r24, r16
   116bc:	91 2f       	mov	r25, r17
   116be:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   116c2:	dc 01       	movw	r26, r24
   116c4:	cb 01       	movw	r24, r22
   116c6:	20 e0       	ldi	r18, 0x00	; 0
   116c8:	34 e2       	ldi	r19, 0x24	; 36
   116ca:	44 e7       	ldi	r20, 0x74	; 116
   116cc:	59 e4       	ldi	r21, 0x49	; 73
   116ce:	bc 01       	movw	r22, r24
   116d0:	cd 01       	movw	r24, r26
   116d2:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   116d6:	dc 01       	movw	r26, r24
   116d8:	cb 01       	movw	r24, r22
   116da:	bc 01       	movw	r22, r24
   116dc:	cd 01       	movw	r24, r26
   116de:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   116e2:	a2 2e       	mov	r10, r18
   116e4:	b3 2e       	mov	r11, r19
   116e6:	c4 2e       	mov	r12, r20
   116e8:	d5 2e       	mov	r13, r21
   116ea:	e6 2e       	mov	r14, r22
   116ec:	f7 2e       	mov	r15, r23
   116ee:	08 2f       	mov	r16, r24
   116f0:	19 2f       	mov	r17, r25
   116f2:	d6 01       	movw	r26, r12
   116f4:	c5 01       	movw	r24, r10
   116f6:	bc 01       	movw	r22, r24
   116f8:	cd 01       	movw	r24, r26
   116fa:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   116fe:	00 00       	nop
   11700:	0f 90       	pop	r0
   11702:	0f 90       	pop	r0
   11704:	df 91       	pop	r29
   11706:	cf 91       	pop	r28
   11708:	1f 91       	pop	r17
   1170a:	0f 91       	pop	r16
   1170c:	ff 90       	pop	r15
   1170e:	ef 90       	pop	r14
   11710:	df 90       	pop	r13
   11712:	cf 90       	pop	r12
   11714:	bf 90       	pop	r11
   11716:	af 90       	pop	r10
   11718:	9f 90       	pop	r9
   1171a:	8f 90       	pop	r8
   1171c:	7f 90       	pop	r7
   1171e:	6f 90       	pop	r6
   11720:	5f 90       	pop	r5
   11722:	4f 90       	pop	r4
   11724:	3f 90       	pop	r3
   11726:	2f 90       	pop	r2
   11728:	08 95       	ret

0001172a <task_twi2_lcd_str>:

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
   1172a:	2f 92       	push	r2
   1172c:	3f 92       	push	r3
   1172e:	4f 92       	push	r4
   11730:	5f 92       	push	r5
   11732:	6f 92       	push	r6
   11734:	7f 92       	push	r7
   11736:	8f 92       	push	r8
   11738:	9f 92       	push	r9
   1173a:	af 92       	push	r10
   1173c:	bf 92       	push	r11
   1173e:	cf 92       	push	r12
   11740:	df 92       	push	r13
   11742:	ef 92       	push	r14
   11744:	ff 92       	push	r15
   11746:	0f 93       	push	r16
   11748:	1f 93       	push	r17
   1174a:	cf 93       	push	r28
   1174c:	df 93       	push	r29
   1174e:	cd b7       	in	r28, 0x3d	; 61
   11750:	de b7       	in	r29, 0x3e	; 62
   11752:	27 97       	sbiw	r28, 0x07	; 7
   11754:	cd bf       	out	0x3d, r28	; 61
   11756:	de bf       	out	0x3e, r29	; 62
   11758:	8c 83       	std	Y+4, r24	; 0x04
   1175a:	6d 83       	std	Y+5, r22	; 0x05
   1175c:	4e 83       	std	Y+6, r20	; 0x06
   1175e:	5f 83       	std	Y+7, r21	; 0x07
	uint8_t slen = strlen(str);
   11760:	8e 81       	ldd	r24, Y+6	; 0x06
   11762:	9f 81       	ldd	r25, Y+7	; 0x07
   11764:	0f 94 1d 34 	call	0x2683a	; 0x2683a <strlen>
   11768:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
   1176a:	89 81       	ldd	r24, Y+1	; 0x01
   1176c:	88 23       	and	r24, r24
   1176e:	09 f4       	brne	.+2      	; 0x11772 <task_twi2_lcd_str+0x48>
   11770:	c6 c0       	rjmp	.+396    	; 0x118fe <task_twi2_lcd_str+0x1d4>
		return;
	}

	if (twi2_waitUntilReady(false)) {
   11772:	80 e0       	ldi	r24, 0x00	; 0
   11774:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   11778:	88 23       	and	r24, r24
   1177a:	09 f4       	brne	.+2      	; 0x1177e <task_twi2_lcd_str+0x54>
   1177c:	c1 c0       	rjmp	.+386    	; 0x11900 <task_twi2_lcd_str+0x1d6>
		while (slen) {
   1177e:	ba c0       	rjmp	.+372    	; 0x118f4 <task_twi2_lcd_str+0x1ca>
			uint8_t this_len = slen;
   11780:	89 81       	ldd	r24, Y+1	; 0x01
   11782:	8a 83       	std	Y+2, r24	; 0x02
			if (this_len > TWI2_STR_MAXLEN) {
   11784:	8a 81       	ldd	r24, Y+2	; 0x02
   11786:	87 30       	cpi	r24, 0x07	; 7
   11788:	10 f0       	brcs	.+4      	; 0x1178e <task_twi2_lcd_str+0x64>
				this_len = TWI2_STR_MAXLEN;
   1178a:	86 e0       	ldi	r24, 0x06	; 6
   1178c:	8a 83       	std	Y+2, r24	; 0x02
			}

			/* Chunk of the string */
			{
				task_twi2_lcd_pos_xy(x, y);
   1178e:	6d 81       	ldd	r22, Y+5	; 0x05
   11790:	8c 81       	ldd	r24, Y+4	; 0x04
   11792:	14 df       	rcall	.-472    	; 0x115bc <task_twi2_lcd_pos_xy>

				twi2_waitUntilReady(false);
   11794:	80 e0       	ldi	r24, 0x00	; 0
   11796:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   1179a:	80 e3       	ldi	r24, 0x30	; 48
   1179c:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
				g_twi2_m_data[0] = this_len;
   117a0:	8a 81       	ldd	r24, Y+2	; 0x02
   117a2:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   117a6:	81 e0       	ldi	r24, 0x01	; 1
   117a8:	8b 83       	std	Y+3, r24	; 0x03
   117aa:	15 c0       	rjmp	.+42     	; 0x117d6 <task_twi2_lcd_str+0xac>
					g_twi2_m_data[idx] = *(str++);
   117ac:	8b 81       	ldd	r24, Y+3	; 0x03
   117ae:	28 2f       	mov	r18, r24
   117b0:	30 e0       	ldi	r19, 0x00	; 0
   117b2:	8e 81       	ldd	r24, Y+6	; 0x06
   117b4:	9f 81       	ldd	r25, Y+7	; 0x07
   117b6:	ac 01       	movw	r20, r24
   117b8:	4f 5f       	subi	r20, 0xFF	; 255
   117ba:	5f 4f       	sbci	r21, 0xFF	; 255
   117bc:	4e 83       	std	Y+6, r20	; 0x06
   117be:	5f 83       	std	Y+7, r21	; 0x07
   117c0:	fc 01       	movw	r30, r24
   117c2:	80 81       	ld	r24, Z
   117c4:	48 2f       	mov	r20, r24
   117c6:	c9 01       	movw	r24, r18
   117c8:	88 54       	subi	r24, 0x48	; 72
   117ca:	94 4d       	sbci	r25, 0xD4	; 212
   117cc:	fc 01       	movw	r30, r24
   117ce:	40 83       	st	Z, r20
				task_twi2_lcd_pos_xy(x, y);

				twi2_waitUntilReady(false);
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
				g_twi2_m_data[0] = this_len;
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   117d0:	8b 81       	ldd	r24, Y+3	; 0x03
   117d2:	8f 5f       	subi	r24, 0xFF	; 255
   117d4:	8b 83       	std	Y+3, r24	; 0x03
   117d6:	9b 81       	ldd	r25, Y+3	; 0x03
   117d8:	8a 81       	ldd	r24, Y+2	; 0x02
   117da:	89 17       	cp	r24, r25
   117dc:	38 f7       	brcc	.-50     	; 0x117ac <task_twi2_lcd_str+0x82>
					g_twi2_m_data[idx] = *(str++);
				}
				g_twi2_packet.length = this_len + 1;
   117de:	8a 81       	ldd	r24, Y+2	; 0x02
   117e0:	88 2f       	mov	r24, r24
   117e2:	90 e0       	ldi	r25, 0x00	; 0
   117e4:	01 96       	adiw	r24, 0x01	; 1
   117e6:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   117ea:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
				twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   117ee:	6e e2       	ldi	r22, 0x2E	; 46
   117f0:	70 e2       	ldi	r23, 0x20	; 32
   117f2:	80 e8       	ldi	r24, 0x80	; 128
   117f4:	94 e0       	ldi	r25, 0x04	; 4
   117f6:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
				delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   117fa:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   117fe:	dc 01       	movw	r26, r24
   11800:	cb 01       	movw	r24, r22
   11802:	1c 01       	movw	r2, r24
   11804:	2d 01       	movw	r4, r26
   11806:	61 2c       	mov	r6, r1
   11808:	71 2c       	mov	r7, r1
   1180a:	43 01       	movw	r8, r6
   1180c:	0f 2e       	mov	r0, r31
   1180e:	f6 e0       	ldi	r31, 0x06	; 6
   11810:	af 2e       	mov	r10, r31
   11812:	f0 2d       	mov	r31, r0
   11814:	b1 2c       	mov	r11, r1
   11816:	c1 2c       	mov	r12, r1
   11818:	d1 2c       	mov	r13, r1
   1181a:	e1 2c       	mov	r14, r1
   1181c:	f1 2c       	mov	r15, r1
   1181e:	00 e0       	ldi	r16, 0x00	; 0
   11820:	10 e0       	ldi	r17, 0x00	; 0
   11822:	22 2d       	mov	r18, r2
   11824:	33 2d       	mov	r19, r3
   11826:	44 2d       	mov	r20, r4
   11828:	55 2d       	mov	r21, r5
   1182a:	66 2d       	mov	r22, r6
   1182c:	77 2d       	mov	r23, r7
   1182e:	88 2d       	mov	r24, r8
   11830:	99 2d       	mov	r25, r9
   11832:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   11836:	22 2e       	mov	r2, r18
   11838:	33 2e       	mov	r3, r19
   1183a:	44 2e       	mov	r4, r20
   1183c:	55 2e       	mov	r5, r21
   1183e:	66 2e       	mov	r6, r22
   11840:	77 2e       	mov	r7, r23
   11842:	88 2e       	mov	r8, r24
   11844:	99 2e       	mov	r9, r25
   11846:	a2 2c       	mov	r10, r2
   11848:	b3 2c       	mov	r11, r3
   1184a:	c4 2c       	mov	r12, r4
   1184c:	d5 2c       	mov	r13, r5
   1184e:	e6 2c       	mov	r14, r6
   11850:	f7 2c       	mov	r15, r7
   11852:	08 2d       	mov	r16, r8
   11854:	19 2d       	mov	r17, r9
   11856:	2a 2d       	mov	r18, r10
   11858:	3b 2d       	mov	r19, r11
   1185a:	4c 2d       	mov	r20, r12
   1185c:	5d 2d       	mov	r21, r13
   1185e:	6e 2d       	mov	r22, r14
   11860:	7f 2d       	mov	r23, r15
   11862:	80 2f       	mov	r24, r16
   11864:	91 2f       	mov	r25, r17
   11866:	21 5c       	subi	r18, 0xC1	; 193
   11868:	3d 4b       	sbci	r19, 0xBD	; 189
   1186a:	40 4f       	sbci	r20, 0xF0	; 240
   1186c:	5f 4f       	sbci	r21, 0xFF	; 255
   1186e:	6f 4f       	sbci	r22, 0xFF	; 255
   11870:	7f 4f       	sbci	r23, 0xFF	; 255
   11872:	8f 4f       	sbci	r24, 0xFF	; 255
   11874:	9f 4f       	sbci	r25, 0xFF	; 255
   11876:	a2 2e       	mov	r10, r18
   11878:	b3 2e       	mov	r11, r19
   1187a:	c4 2e       	mov	r12, r20
   1187c:	d5 2e       	mov	r13, r21
   1187e:	e6 2e       	mov	r14, r22
   11880:	f7 2e       	mov	r15, r23
   11882:	08 2f       	mov	r16, r24
   11884:	19 2f       	mov	r17, r25
   11886:	2a 2d       	mov	r18, r10
   11888:	3b 2d       	mov	r19, r11
   1188a:	4c 2d       	mov	r20, r12
   1188c:	5d 2d       	mov	r21, r13
   1188e:	6e 2d       	mov	r22, r14
   11890:	7f 2d       	mov	r23, r15
   11892:	80 2f       	mov	r24, r16
   11894:	91 2f       	mov	r25, r17
   11896:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   1189a:	dc 01       	movw	r26, r24
   1189c:	cb 01       	movw	r24, r22
   1189e:	20 e0       	ldi	r18, 0x00	; 0
   118a0:	34 e2       	ldi	r19, 0x24	; 36
   118a2:	44 e7       	ldi	r20, 0x74	; 116
   118a4:	59 e4       	ldi	r21, 0x49	; 73
   118a6:	bc 01       	movw	r22, r24
   118a8:	cd 01       	movw	r24, r26
   118aa:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   118ae:	dc 01       	movw	r26, r24
   118b0:	cb 01       	movw	r24, r22
   118b2:	bc 01       	movw	r22, r24
   118b4:	cd 01       	movw	r24, r26
   118b6:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   118ba:	a2 2e       	mov	r10, r18
   118bc:	b3 2e       	mov	r11, r19
   118be:	c4 2e       	mov	r12, r20
   118c0:	d5 2e       	mov	r13, r21
   118c2:	e6 2e       	mov	r14, r22
   118c4:	f7 2e       	mov	r15, r23
   118c6:	08 2f       	mov	r16, r24
   118c8:	19 2f       	mov	r17, r25
   118ca:	d6 01       	movw	r26, r12
   118cc:	c5 01       	movw	r24, r10
   118ce:	bc 01       	movw	r22, r24
   118d0:	cd 01       	movw	r24, r26
   118d2:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
			}

			x    += this_len * 6;
   118d6:	9a 81       	ldd	r25, Y+2	; 0x02
   118d8:	89 2f       	mov	r24, r25
   118da:	88 0f       	add	r24, r24
   118dc:	89 0f       	add	r24, r25
   118de:	88 0f       	add	r24, r24
   118e0:	98 2f       	mov	r25, r24
   118e2:	8c 81       	ldd	r24, Y+4	; 0x04
   118e4:	89 0f       	add	r24, r25
   118e6:	8c 83       	std	Y+4, r24	; 0x04
			slen -= this_len;
   118e8:	99 81       	ldd	r25, Y+1	; 0x01
   118ea:	8a 81       	ldd	r24, Y+2	; 0x02
   118ec:	f9 2f       	mov	r31, r25
   118ee:	f8 1b       	sub	r31, r24
   118f0:	8f 2f       	mov	r24, r31
   118f2:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
		return;
	}

	if (twi2_waitUntilReady(false)) {
		while (slen) {
   118f4:	89 81       	ldd	r24, Y+1	; 0x01
   118f6:	88 23       	and	r24, r24
   118f8:	09 f0       	breq	.+2      	; 0x118fc <task_twi2_lcd_str+0x1d2>
   118fa:	42 cf       	rjmp	.-380    	; 0x11780 <task_twi2_lcd_str+0x56>
   118fc:	01 c0       	rjmp	.+2      	; 0x11900 <task_twi2_lcd_str+0x1d6>

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
   118fe:	00 00       	nop

			x    += this_len * 6;
			slen -= this_len;
		}
	}
}
   11900:	27 96       	adiw	r28, 0x07	; 7
   11902:	cd bf       	out	0x3d, r28	; 61
   11904:	de bf       	out	0x3e, r29	; 62
   11906:	df 91       	pop	r29
   11908:	cf 91       	pop	r28
   1190a:	1f 91       	pop	r17
   1190c:	0f 91       	pop	r16
   1190e:	ff 90       	pop	r15
   11910:	ef 90       	pop	r14
   11912:	df 90       	pop	r13
   11914:	cf 90       	pop	r12
   11916:	bf 90       	pop	r11
   11918:	af 90       	pop	r10
   1191a:	9f 90       	pop	r9
   1191c:	8f 90       	pop	r8
   1191e:	7f 90       	pop	r7
   11920:	6f 90       	pop	r6
   11922:	5f 90       	pop	r5
   11924:	4f 90       	pop	r4
   11926:	3f 90       	pop	r3
   11928:	2f 90       	pop	r2
   1192a:	08 95       	ret

0001192c <task_twi2_lcd_line>:

void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
   1192c:	2f 92       	push	r2
   1192e:	3f 92       	push	r3
   11930:	4f 92       	push	r4
   11932:	5f 92       	push	r5
   11934:	6f 92       	push	r6
   11936:	7f 92       	push	r7
   11938:	8f 92       	push	r8
   1193a:	9f 92       	push	r9
   1193c:	af 92       	push	r10
   1193e:	bf 92       	push	r11
   11940:	cf 92       	push	r12
   11942:	df 92       	push	r13
   11944:	ef 92       	push	r14
   11946:	ff 92       	push	r15
   11948:	0f 93       	push	r16
   1194a:	1f 93       	push	r17
   1194c:	cf 93       	push	r28
   1194e:	df 93       	push	r29
   11950:	cd b7       	in	r28, 0x3d	; 61
   11952:	de b7       	in	r29, 0x3e	; 62
   11954:	25 97       	sbiw	r28, 0x05	; 5
   11956:	cd bf       	out	0x3d, r28	; 61
   11958:	de bf       	out	0x3e, r29	; 62
   1195a:	89 83       	std	Y+1, r24	; 0x01
   1195c:	6a 83       	std	Y+2, r22	; 0x02
   1195e:	4b 83       	std	Y+3, r20	; 0x03
   11960:	2c 83       	std	Y+4, r18	; 0x04
   11962:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x1, y1);
   11964:	6a 81       	ldd	r22, Y+2	; 0x02
   11966:	89 81       	ldd	r24, Y+1	; 0x01
   11968:	29 de       	rcall	.-942    	; 0x115bc <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1196a:	80 e0       	ldi	r24, 0x00	; 0
   1196c:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   11970:	88 23       	and	r24, r24
   11972:	09 f4       	brne	.+2      	; 0x11976 <task_twi2_lcd_line+0x4a>
   11974:	86 c0       	rjmp	.+268    	; 0x11a82 <task_twi2_lcd_line+0x156>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
   11976:	82 e3       	ldi	r24, 0x32	; 50
   11978:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x2;
   1197c:	8b 81       	ldd	r24, Y+3	; 0x03
   1197e:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
		g_twi2_m_data[1] = y2;
   11982:	8c 81       	ldd	r24, Y+4	; 0x04
   11984:	80 93 b9 2b 	sts	0x2BB9, r24	; 0x802bb9 <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   11988:	8d 81       	ldd	r24, Y+5	; 0x05
   1198a:	80 93 ba 2b 	sts	0x2BBA, r24	; 0x802bba <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   1198e:	83 e0       	ldi	r24, 0x03	; 3
   11990:	90 e0       	ldi	r25, 0x00	; 0
   11992:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11996:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   1199a:	6e e2       	ldi	r22, 0x2E	; 46
   1199c:	70 e2       	ldi	r23, 0x20	; 32
   1199e:	80 e8       	ldi	r24, 0x80	; 128
   119a0:	94 e0       	ldi	r25, 0x04	; 4
   119a2:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   119a6:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   119aa:	dc 01       	movw	r26, r24
   119ac:	cb 01       	movw	r24, r22
   119ae:	1c 01       	movw	r2, r24
   119b0:	2d 01       	movw	r4, r26
   119b2:	61 2c       	mov	r6, r1
   119b4:	71 2c       	mov	r7, r1
   119b6:	43 01       	movw	r8, r6
   119b8:	0f 2e       	mov	r0, r31
   119ba:	f6 e0       	ldi	r31, 0x06	; 6
   119bc:	af 2e       	mov	r10, r31
   119be:	f0 2d       	mov	r31, r0
   119c0:	b1 2c       	mov	r11, r1
   119c2:	c1 2c       	mov	r12, r1
   119c4:	d1 2c       	mov	r13, r1
   119c6:	e1 2c       	mov	r14, r1
   119c8:	f1 2c       	mov	r15, r1
   119ca:	00 e0       	ldi	r16, 0x00	; 0
   119cc:	10 e0       	ldi	r17, 0x00	; 0
   119ce:	22 2d       	mov	r18, r2
   119d0:	33 2d       	mov	r19, r3
   119d2:	44 2d       	mov	r20, r4
   119d4:	55 2d       	mov	r21, r5
   119d6:	66 2d       	mov	r22, r6
   119d8:	77 2d       	mov	r23, r7
   119da:	88 2d       	mov	r24, r8
   119dc:	99 2d       	mov	r25, r9
   119de:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   119e2:	22 2e       	mov	r2, r18
   119e4:	33 2e       	mov	r3, r19
   119e6:	44 2e       	mov	r4, r20
   119e8:	55 2e       	mov	r5, r21
   119ea:	66 2e       	mov	r6, r22
   119ec:	77 2e       	mov	r7, r23
   119ee:	88 2e       	mov	r8, r24
   119f0:	99 2e       	mov	r9, r25
   119f2:	a2 2c       	mov	r10, r2
   119f4:	b3 2c       	mov	r11, r3
   119f6:	c4 2c       	mov	r12, r4
   119f8:	d5 2c       	mov	r13, r5
   119fa:	e6 2c       	mov	r14, r6
   119fc:	f7 2c       	mov	r15, r7
   119fe:	08 2d       	mov	r16, r8
   11a00:	19 2d       	mov	r17, r9
   11a02:	2a 2d       	mov	r18, r10
   11a04:	3b 2d       	mov	r19, r11
   11a06:	4c 2d       	mov	r20, r12
   11a08:	5d 2d       	mov	r21, r13
   11a0a:	6e 2d       	mov	r22, r14
   11a0c:	7f 2d       	mov	r23, r15
   11a0e:	80 2f       	mov	r24, r16
   11a10:	91 2f       	mov	r25, r17
   11a12:	21 5c       	subi	r18, 0xC1	; 193
   11a14:	3d 4b       	sbci	r19, 0xBD	; 189
   11a16:	40 4f       	sbci	r20, 0xF0	; 240
   11a18:	5f 4f       	sbci	r21, 0xFF	; 255
   11a1a:	6f 4f       	sbci	r22, 0xFF	; 255
   11a1c:	7f 4f       	sbci	r23, 0xFF	; 255
   11a1e:	8f 4f       	sbci	r24, 0xFF	; 255
   11a20:	9f 4f       	sbci	r25, 0xFF	; 255
   11a22:	a2 2e       	mov	r10, r18
   11a24:	b3 2e       	mov	r11, r19
   11a26:	c4 2e       	mov	r12, r20
   11a28:	d5 2e       	mov	r13, r21
   11a2a:	e6 2e       	mov	r14, r22
   11a2c:	f7 2e       	mov	r15, r23
   11a2e:	08 2f       	mov	r16, r24
   11a30:	19 2f       	mov	r17, r25
   11a32:	2a 2d       	mov	r18, r10
   11a34:	3b 2d       	mov	r19, r11
   11a36:	4c 2d       	mov	r20, r12
   11a38:	5d 2d       	mov	r21, r13
   11a3a:	6e 2d       	mov	r22, r14
   11a3c:	7f 2d       	mov	r23, r15
   11a3e:	80 2f       	mov	r24, r16
   11a40:	91 2f       	mov	r25, r17
   11a42:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   11a46:	dc 01       	movw	r26, r24
   11a48:	cb 01       	movw	r24, r22
   11a4a:	20 e0       	ldi	r18, 0x00	; 0
   11a4c:	34 e2       	ldi	r19, 0x24	; 36
   11a4e:	44 e7       	ldi	r20, 0x74	; 116
   11a50:	59 e4       	ldi	r21, 0x49	; 73
   11a52:	bc 01       	movw	r22, r24
   11a54:	cd 01       	movw	r24, r26
   11a56:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   11a5a:	dc 01       	movw	r26, r24
   11a5c:	cb 01       	movw	r24, r22
   11a5e:	bc 01       	movw	r22, r24
   11a60:	cd 01       	movw	r24, r26
   11a62:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   11a66:	a2 2e       	mov	r10, r18
   11a68:	b3 2e       	mov	r11, r19
   11a6a:	c4 2e       	mov	r12, r20
   11a6c:	d5 2e       	mov	r13, r21
   11a6e:	e6 2e       	mov	r14, r22
   11a70:	f7 2e       	mov	r15, r23
   11a72:	08 2f       	mov	r16, r24
   11a74:	19 2f       	mov	r17, r25
   11a76:	d6 01       	movw	r26, r12
   11a78:	c5 01       	movw	r24, r10
   11a7a:	bc 01       	movw	r22, r24
   11a7c:	cd 01       	movw	r24, r26
   11a7e:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   11a82:	00 00       	nop
   11a84:	25 96       	adiw	r28, 0x05	; 5
   11a86:	cd bf       	out	0x3d, r28	; 61
   11a88:	de bf       	out	0x3e, r29	; 62
   11a8a:	df 91       	pop	r29
   11a8c:	cf 91       	pop	r28
   11a8e:	1f 91       	pop	r17
   11a90:	0f 91       	pop	r16
   11a92:	ff 90       	pop	r15
   11a94:	ef 90       	pop	r14
   11a96:	df 90       	pop	r13
   11a98:	cf 90       	pop	r12
   11a9a:	bf 90       	pop	r11
   11a9c:	af 90       	pop	r10
   11a9e:	9f 90       	pop	r9
   11aa0:	8f 90       	pop	r8
   11aa2:	7f 90       	pop	r7
   11aa4:	6f 90       	pop	r6
   11aa6:	5f 90       	pop	r5
   11aa8:	4f 90       	pop	r4
   11aaa:	3f 90       	pop	r3
   11aac:	2f 90       	pop	r2
   11aae:	08 95       	ret

00011ab0 <task_twi2_lcd_rect>:

void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
   11ab0:	2f 92       	push	r2
   11ab2:	3f 92       	push	r3
   11ab4:	4f 92       	push	r4
   11ab6:	5f 92       	push	r5
   11ab8:	6f 92       	push	r6
   11aba:	7f 92       	push	r7
   11abc:	8f 92       	push	r8
   11abe:	9f 92       	push	r9
   11ac0:	af 92       	push	r10
   11ac2:	bf 92       	push	r11
   11ac4:	cf 92       	push	r12
   11ac6:	df 92       	push	r13
   11ac8:	ef 92       	push	r14
   11aca:	ff 92       	push	r15
   11acc:	0f 93       	push	r16
   11ace:	1f 93       	push	r17
   11ad0:	cf 93       	push	r28
   11ad2:	df 93       	push	r29
   11ad4:	00 d0       	rcall	.+0      	; 0x11ad6 <task_twi2_lcd_rect+0x26>
   11ad6:	00 d0       	rcall	.+0      	; 0x11ad8 <task_twi2_lcd_rect+0x28>
   11ad8:	cd b7       	in	r28, 0x3d	; 61
   11ada:	de b7       	in	r29, 0x3e	; 62
   11adc:	89 83       	std	Y+1, r24	; 0x01
   11ade:	6a 83       	std	Y+2, r22	; 0x02
   11ae0:	4b 83       	std	Y+3, r20	; 0x03
   11ae2:	2c 83       	std	Y+4, r18	; 0x04
   11ae4:	0d 83       	std	Y+5, r16	; 0x05
   11ae6:	ee 82       	std	Y+6, r14	; 0x06
	task_twi2_lcd_pos_xy(x, y);
   11ae8:	6a 81       	ldd	r22, Y+2	; 0x02
   11aea:	89 81       	ldd	r24, Y+1	; 0x01
   11aec:	67 dd       	rcall	.-1330   	; 0x115bc <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11aee:	80 e0       	ldi	r24, 0x00	; 0
   11af0:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   11af4:	88 23       	and	r24, r24
   11af6:	09 f4       	brne	.+2      	; 0x11afa <task_twi2_lcd_rect+0x4a>
   11af8:	8b c0       	rjmp	.+278    	; 0x11c10 <task_twi2_lcd_rect+0x160>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
   11afa:	8d 81       	ldd	r24, Y+5	; 0x05
   11afc:	88 23       	and	r24, r24
   11afe:	11 f0       	breq	.+4      	; 0x11b04 <task_twi2_lcd_rect+0x54>
   11b00:	86 e3       	ldi	r24, 0x36	; 54
   11b02:	01 c0       	rjmp	.+2      	; 0x11b06 <task_twi2_lcd_rect+0x56>
   11b04:	84 e3       	ldi	r24, 0x34	; 52
   11b06:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = width;
   11b0a:	8b 81       	ldd	r24, Y+3	; 0x03
   11b0c:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
		g_twi2_m_data[1] = height;
   11b10:	8c 81       	ldd	r24, Y+4	; 0x04
   11b12:	80 93 b9 2b 	sts	0x2BB9, r24	; 0x802bb9 <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   11b16:	8e 81       	ldd	r24, Y+6	; 0x06
   11b18:	80 93 ba 2b 	sts	0x2BBA, r24	; 0x802bba <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   11b1c:	83 e0       	ldi	r24, 0x03	; 3
   11b1e:	90 e0       	ldi	r25, 0x00	; 0
   11b20:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11b24:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11b28:	6e e2       	ldi	r22, 0x2E	; 46
   11b2a:	70 e2       	ldi	r23, 0x20	; 32
   11b2c:	80 e8       	ldi	r24, 0x80	; 128
   11b2e:	94 e0       	ldi	r25, 0x04	; 4
   11b30:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11b34:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   11b38:	dc 01       	movw	r26, r24
   11b3a:	cb 01       	movw	r24, r22
   11b3c:	1c 01       	movw	r2, r24
   11b3e:	2d 01       	movw	r4, r26
   11b40:	61 2c       	mov	r6, r1
   11b42:	71 2c       	mov	r7, r1
   11b44:	43 01       	movw	r8, r6
   11b46:	0f 2e       	mov	r0, r31
   11b48:	f6 e0       	ldi	r31, 0x06	; 6
   11b4a:	af 2e       	mov	r10, r31
   11b4c:	f0 2d       	mov	r31, r0
   11b4e:	b1 2c       	mov	r11, r1
   11b50:	c1 2c       	mov	r12, r1
   11b52:	d1 2c       	mov	r13, r1
   11b54:	e1 2c       	mov	r14, r1
   11b56:	f1 2c       	mov	r15, r1
   11b58:	00 e0       	ldi	r16, 0x00	; 0
   11b5a:	10 e0       	ldi	r17, 0x00	; 0
   11b5c:	22 2d       	mov	r18, r2
   11b5e:	33 2d       	mov	r19, r3
   11b60:	44 2d       	mov	r20, r4
   11b62:	55 2d       	mov	r21, r5
   11b64:	66 2d       	mov	r22, r6
   11b66:	77 2d       	mov	r23, r7
   11b68:	88 2d       	mov	r24, r8
   11b6a:	99 2d       	mov	r25, r9
   11b6c:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   11b70:	22 2e       	mov	r2, r18
   11b72:	33 2e       	mov	r3, r19
   11b74:	44 2e       	mov	r4, r20
   11b76:	55 2e       	mov	r5, r21
   11b78:	66 2e       	mov	r6, r22
   11b7a:	77 2e       	mov	r7, r23
   11b7c:	88 2e       	mov	r8, r24
   11b7e:	99 2e       	mov	r9, r25
   11b80:	a2 2c       	mov	r10, r2
   11b82:	b3 2c       	mov	r11, r3
   11b84:	c4 2c       	mov	r12, r4
   11b86:	d5 2c       	mov	r13, r5
   11b88:	e6 2c       	mov	r14, r6
   11b8a:	f7 2c       	mov	r15, r7
   11b8c:	08 2d       	mov	r16, r8
   11b8e:	19 2d       	mov	r17, r9
   11b90:	2a 2d       	mov	r18, r10
   11b92:	3b 2d       	mov	r19, r11
   11b94:	4c 2d       	mov	r20, r12
   11b96:	5d 2d       	mov	r21, r13
   11b98:	6e 2d       	mov	r22, r14
   11b9a:	7f 2d       	mov	r23, r15
   11b9c:	80 2f       	mov	r24, r16
   11b9e:	91 2f       	mov	r25, r17
   11ba0:	21 5c       	subi	r18, 0xC1	; 193
   11ba2:	3d 4b       	sbci	r19, 0xBD	; 189
   11ba4:	40 4f       	sbci	r20, 0xF0	; 240
   11ba6:	5f 4f       	sbci	r21, 0xFF	; 255
   11ba8:	6f 4f       	sbci	r22, 0xFF	; 255
   11baa:	7f 4f       	sbci	r23, 0xFF	; 255
   11bac:	8f 4f       	sbci	r24, 0xFF	; 255
   11bae:	9f 4f       	sbci	r25, 0xFF	; 255
   11bb0:	a2 2e       	mov	r10, r18
   11bb2:	b3 2e       	mov	r11, r19
   11bb4:	c4 2e       	mov	r12, r20
   11bb6:	d5 2e       	mov	r13, r21
   11bb8:	e6 2e       	mov	r14, r22
   11bba:	f7 2e       	mov	r15, r23
   11bbc:	08 2f       	mov	r16, r24
   11bbe:	19 2f       	mov	r17, r25
   11bc0:	2a 2d       	mov	r18, r10
   11bc2:	3b 2d       	mov	r19, r11
   11bc4:	4c 2d       	mov	r20, r12
   11bc6:	5d 2d       	mov	r21, r13
   11bc8:	6e 2d       	mov	r22, r14
   11bca:	7f 2d       	mov	r23, r15
   11bcc:	80 2f       	mov	r24, r16
   11bce:	91 2f       	mov	r25, r17
   11bd0:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   11bd4:	dc 01       	movw	r26, r24
   11bd6:	cb 01       	movw	r24, r22
   11bd8:	20 e0       	ldi	r18, 0x00	; 0
   11bda:	34 e2       	ldi	r19, 0x24	; 36
   11bdc:	44 e7       	ldi	r20, 0x74	; 116
   11bde:	59 e4       	ldi	r21, 0x49	; 73
   11be0:	bc 01       	movw	r22, r24
   11be2:	cd 01       	movw	r24, r26
   11be4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   11be8:	dc 01       	movw	r26, r24
   11bea:	cb 01       	movw	r24, r22
   11bec:	bc 01       	movw	r22, r24
   11bee:	cd 01       	movw	r24, r26
   11bf0:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   11bf4:	a2 2e       	mov	r10, r18
   11bf6:	b3 2e       	mov	r11, r19
   11bf8:	c4 2e       	mov	r12, r20
   11bfa:	d5 2e       	mov	r13, r21
   11bfc:	e6 2e       	mov	r14, r22
   11bfe:	f7 2e       	mov	r15, r23
   11c00:	08 2f       	mov	r16, r24
   11c02:	19 2f       	mov	r17, r25
   11c04:	d6 01       	movw	r26, r12
   11c06:	c5 01       	movw	r24, r10
   11c08:	bc 01       	movw	r22, r24
   11c0a:	cd 01       	movw	r24, r26
   11c0c:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   11c10:	00 00       	nop
   11c12:	26 96       	adiw	r28, 0x06	; 6
   11c14:	cd bf       	out	0x3d, r28	; 61
   11c16:	de bf       	out	0x3e, r29	; 62
   11c18:	df 91       	pop	r29
   11c1a:	cf 91       	pop	r28
   11c1c:	1f 91       	pop	r17
   11c1e:	0f 91       	pop	r16
   11c20:	ff 90       	pop	r15
   11c22:	ef 90       	pop	r14
   11c24:	df 90       	pop	r13
   11c26:	cf 90       	pop	r12
   11c28:	bf 90       	pop	r11
   11c2a:	af 90       	pop	r10
   11c2c:	9f 90       	pop	r9
   11c2e:	8f 90       	pop	r8
   11c30:	7f 90       	pop	r7
   11c32:	6f 90       	pop	r6
   11c34:	5f 90       	pop	r5
   11c36:	4f 90       	pop	r4
   11c38:	3f 90       	pop	r3
   11c3a:	2f 90       	pop	r2
   11c3c:	08 95       	ret

00011c3e <task_twi2_lcd_circ>:

void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
   11c3e:	2f 92       	push	r2
   11c40:	3f 92       	push	r3
   11c42:	4f 92       	push	r4
   11c44:	5f 92       	push	r5
   11c46:	6f 92       	push	r6
   11c48:	7f 92       	push	r7
   11c4a:	8f 92       	push	r8
   11c4c:	9f 92       	push	r9
   11c4e:	af 92       	push	r10
   11c50:	bf 92       	push	r11
   11c52:	cf 92       	push	r12
   11c54:	df 92       	push	r13
   11c56:	ef 92       	push	r14
   11c58:	ff 92       	push	r15
   11c5a:	0f 93       	push	r16
   11c5c:	1f 93       	push	r17
   11c5e:	cf 93       	push	r28
   11c60:	df 93       	push	r29
   11c62:	cd b7       	in	r28, 0x3d	; 61
   11c64:	de b7       	in	r29, 0x3e	; 62
   11c66:	25 97       	sbiw	r28, 0x05	; 5
   11c68:	cd bf       	out	0x3d, r28	; 61
   11c6a:	de bf       	out	0x3e, r29	; 62
   11c6c:	89 83       	std	Y+1, r24	; 0x01
   11c6e:	6a 83       	std	Y+2, r22	; 0x02
   11c70:	4b 83       	std	Y+3, r20	; 0x03
   11c72:	2c 83       	std	Y+4, r18	; 0x04
   11c74:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x, y);
   11c76:	6a 81       	ldd	r22, Y+2	; 0x02
   11c78:	89 81       	ldd	r24, Y+1	; 0x01
   11c7a:	a0 dc       	rcall	.-1728   	; 0x115bc <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11c7c:	80 e0       	ldi	r24, 0x00	; 0
   11c7e:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   11c82:	88 23       	and	r24, r24
   11c84:	09 f4       	brne	.+2      	; 0x11c88 <task_twi2_lcd_circ+0x4a>
   11c86:	88 c0       	rjmp	.+272    	; 0x11d98 <task_twi2_lcd_circ+0x15a>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
   11c88:	8c 81       	ldd	r24, Y+4	; 0x04
   11c8a:	88 23       	and	r24, r24
   11c8c:	11 f0       	breq	.+4      	; 0x11c92 <task_twi2_lcd_circ+0x54>
   11c8e:	8a e3       	ldi	r24, 0x3A	; 58
   11c90:	01 c0       	rjmp	.+2      	; 0x11c94 <task_twi2_lcd_circ+0x56>
   11c92:	88 e3       	ldi	r24, 0x38	; 56
   11c94:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = radius;
   11c98:	8b 81       	ldd	r24, Y+3	; 0x03
   11c9a:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
		g_twi2_m_data[1] = color;
   11c9e:	8d 81       	ldd	r24, Y+5	; 0x05
   11ca0:	80 93 b9 2b 	sts	0x2BB9, r24	; 0x802bb9 <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   11ca4:	82 e0       	ldi	r24, 0x02	; 2
   11ca6:	90 e0       	ldi	r25, 0x00	; 0
   11ca8:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11cac:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11cb0:	6e e2       	ldi	r22, 0x2E	; 46
   11cb2:	70 e2       	ldi	r23, 0x20	; 32
   11cb4:	80 e8       	ldi	r24, 0x80	; 128
   11cb6:	94 e0       	ldi	r25, 0x04	; 4
   11cb8:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11cbc:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   11cc0:	dc 01       	movw	r26, r24
   11cc2:	cb 01       	movw	r24, r22
   11cc4:	1c 01       	movw	r2, r24
   11cc6:	2d 01       	movw	r4, r26
   11cc8:	61 2c       	mov	r6, r1
   11cca:	71 2c       	mov	r7, r1
   11ccc:	43 01       	movw	r8, r6
   11cce:	0f 2e       	mov	r0, r31
   11cd0:	f6 e0       	ldi	r31, 0x06	; 6
   11cd2:	af 2e       	mov	r10, r31
   11cd4:	f0 2d       	mov	r31, r0
   11cd6:	b1 2c       	mov	r11, r1
   11cd8:	c1 2c       	mov	r12, r1
   11cda:	d1 2c       	mov	r13, r1
   11cdc:	e1 2c       	mov	r14, r1
   11cde:	f1 2c       	mov	r15, r1
   11ce0:	00 e0       	ldi	r16, 0x00	; 0
   11ce2:	10 e0       	ldi	r17, 0x00	; 0
   11ce4:	22 2d       	mov	r18, r2
   11ce6:	33 2d       	mov	r19, r3
   11ce8:	44 2d       	mov	r20, r4
   11cea:	55 2d       	mov	r21, r5
   11cec:	66 2d       	mov	r22, r6
   11cee:	77 2d       	mov	r23, r7
   11cf0:	88 2d       	mov	r24, r8
   11cf2:	99 2d       	mov	r25, r9
   11cf4:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   11cf8:	22 2e       	mov	r2, r18
   11cfa:	33 2e       	mov	r3, r19
   11cfc:	44 2e       	mov	r4, r20
   11cfe:	55 2e       	mov	r5, r21
   11d00:	66 2e       	mov	r6, r22
   11d02:	77 2e       	mov	r7, r23
   11d04:	88 2e       	mov	r8, r24
   11d06:	99 2e       	mov	r9, r25
   11d08:	a2 2c       	mov	r10, r2
   11d0a:	b3 2c       	mov	r11, r3
   11d0c:	c4 2c       	mov	r12, r4
   11d0e:	d5 2c       	mov	r13, r5
   11d10:	e6 2c       	mov	r14, r6
   11d12:	f7 2c       	mov	r15, r7
   11d14:	08 2d       	mov	r16, r8
   11d16:	19 2d       	mov	r17, r9
   11d18:	2a 2d       	mov	r18, r10
   11d1a:	3b 2d       	mov	r19, r11
   11d1c:	4c 2d       	mov	r20, r12
   11d1e:	5d 2d       	mov	r21, r13
   11d20:	6e 2d       	mov	r22, r14
   11d22:	7f 2d       	mov	r23, r15
   11d24:	80 2f       	mov	r24, r16
   11d26:	91 2f       	mov	r25, r17
   11d28:	21 5c       	subi	r18, 0xC1	; 193
   11d2a:	3d 4b       	sbci	r19, 0xBD	; 189
   11d2c:	40 4f       	sbci	r20, 0xF0	; 240
   11d2e:	5f 4f       	sbci	r21, 0xFF	; 255
   11d30:	6f 4f       	sbci	r22, 0xFF	; 255
   11d32:	7f 4f       	sbci	r23, 0xFF	; 255
   11d34:	8f 4f       	sbci	r24, 0xFF	; 255
   11d36:	9f 4f       	sbci	r25, 0xFF	; 255
   11d38:	a2 2e       	mov	r10, r18
   11d3a:	b3 2e       	mov	r11, r19
   11d3c:	c4 2e       	mov	r12, r20
   11d3e:	d5 2e       	mov	r13, r21
   11d40:	e6 2e       	mov	r14, r22
   11d42:	f7 2e       	mov	r15, r23
   11d44:	08 2f       	mov	r16, r24
   11d46:	19 2f       	mov	r17, r25
   11d48:	2a 2d       	mov	r18, r10
   11d4a:	3b 2d       	mov	r19, r11
   11d4c:	4c 2d       	mov	r20, r12
   11d4e:	5d 2d       	mov	r21, r13
   11d50:	6e 2d       	mov	r22, r14
   11d52:	7f 2d       	mov	r23, r15
   11d54:	80 2f       	mov	r24, r16
   11d56:	91 2f       	mov	r25, r17
   11d58:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   11d5c:	dc 01       	movw	r26, r24
   11d5e:	cb 01       	movw	r24, r22
   11d60:	20 e0       	ldi	r18, 0x00	; 0
   11d62:	34 e2       	ldi	r19, 0x24	; 36
   11d64:	44 e7       	ldi	r20, 0x74	; 116
   11d66:	59 e4       	ldi	r21, 0x49	; 73
   11d68:	bc 01       	movw	r22, r24
   11d6a:	cd 01       	movw	r24, r26
   11d6c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   11d70:	dc 01       	movw	r26, r24
   11d72:	cb 01       	movw	r24, r22
   11d74:	bc 01       	movw	r22, r24
   11d76:	cd 01       	movw	r24, r26
   11d78:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   11d7c:	a2 2e       	mov	r10, r18
   11d7e:	b3 2e       	mov	r11, r19
   11d80:	c4 2e       	mov	r12, r20
   11d82:	d5 2e       	mov	r13, r21
   11d84:	e6 2e       	mov	r14, r22
   11d86:	f7 2e       	mov	r15, r23
   11d88:	08 2f       	mov	r16, r24
   11d8a:	19 2f       	mov	r17, r25
   11d8c:	d6 01       	movw	r26, r12
   11d8e:	c5 01       	movw	r24, r10
   11d90:	bc 01       	movw	r22, r24
   11d92:	cd 01       	movw	r24, r26
   11d94:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   11d98:	00 00       	nop
   11d9a:	25 96       	adiw	r28, 0x05	; 5
   11d9c:	cd bf       	out	0x3d, r28	; 61
   11d9e:	de bf       	out	0x3e, r29	; 62
   11da0:	df 91       	pop	r29
   11da2:	cf 91       	pop	r28
   11da4:	1f 91       	pop	r17
   11da6:	0f 91       	pop	r16
   11da8:	ff 90       	pop	r15
   11daa:	ef 90       	pop	r14
   11dac:	df 90       	pop	r13
   11dae:	cf 90       	pop	r12
   11db0:	bf 90       	pop	r11
   11db2:	af 90       	pop	r10
   11db4:	9f 90       	pop	r9
   11db6:	8f 90       	pop	r8
   11db8:	7f 90       	pop	r7
   11dba:	6f 90       	pop	r6
   11dbc:	5f 90       	pop	r5
   11dbe:	4f 90       	pop	r4
   11dc0:	3f 90       	pop	r3
   11dc2:	2f 90       	pop	r2
   11dc4:	08 95       	ret

00011dc6 <task_twi2_lcd_header>:

void task_twi2_lcd_header(void)
{
   11dc6:	ef 92       	push	r14
   11dc8:	0f 93       	push	r16
   11dca:	cf 93       	push	r28
   11dcc:	df 93       	push	r29
   11dce:	cd b7       	in	r28, 0x3d	; 61
   11dd0:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   11dd2:	81 e0       	ldi	r24, 0x01	; 1
   11dd4:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   11dd8:	88 23       	and	r24, r24
		/* The header line */
		task_twi2_lcd_cls();
   11dda:	89 f1       	breq	.+98     	; 0x11e3e <task_twi2_lcd_header+0x78>
		task_twi2_lcd_str(6 * 10, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_FINDMESAT));
   11ddc:	46 db       	rcall	.-2420   	; 0x1146a <task_twi2_lcd_cls>
   11dde:	6c e4       	ldi	r22, 0x4C	; 76
   11de0:	7a e3       	ldi	r23, 0x3A	; 58
   11de2:	80 e3       	ldi	r24, 0x30	; 48
   11de4:	9b e2       	ldi	r25, 0x2B	; 43
   11de6:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11dea:	ac 01       	movw	r20, r24
   11dec:	62 e0       	ldi	r22, 0x02	; 2
   11dee:	8c e3       	ldi	r24, 0x3C	; 60
		task_twi2_lcd_str(6 * 30, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_BY_DF4IAH));
   11df0:	9c dc       	rcall	.-1736   	; 0x1172a <task_twi2_lcd_str>
   11df2:	66 e5       	ldi	r22, 0x56	; 86
   11df4:	7a e3       	ldi	r23, 0x3A	; 58
   11df6:	80 e3       	ldi	r24, 0x30	; 48
   11df8:	9b e2       	ldi	r25, 0x2B	; 43
   11dfa:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11dfe:	ac 01       	movw	r20, r24
   11e00:	62 e0       	ldi	r22, 0x02	; 2
   11e02:	84 eb       	ldi	r24, 0xB4	; 180

		/* A tiny satellite */
		task_twi2_lcd_circ( 9, 4, 3, true, 1);
   11e04:	92 dc       	rcall	.-1756   	; 0x1172a <task_twi2_lcd_str>
   11e06:	01 e0       	ldi	r16, 0x01	; 1
   11e08:	21 e0       	ldi	r18, 0x01	; 1
   11e0a:	43 e0       	ldi	r20, 0x03	; 3
   11e0c:	64 e0       	ldi	r22, 0x04	; 4
   11e0e:	89 e0       	ldi	r24, 0x09	; 9
		task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
   11e10:	16 df       	rcall	.-468    	; 0x11c3e <task_twi2_lcd_circ>
   11e12:	ee 24       	eor	r14, r14
   11e14:	e3 94       	inc	r14
   11e16:	00 e0       	ldi	r16, 0x00	; 0
   11e18:	24 e0       	ldi	r18, 0x04	; 4
   11e1a:	46 e0       	ldi	r20, 0x06	; 6
   11e1c:	62 e0       	ldi	r22, 0x02	; 2
   11e1e:	81 e0       	ldi	r24, 0x01	; 1
		task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
   11e20:	47 de       	rcall	.-882    	; 0x11ab0 <task_twi2_lcd_rect>
   11e22:	ee 24       	eor	r14, r14
   11e24:	e3 94       	inc	r14
   11e26:	00 e0       	ldi	r16, 0x00	; 0
   11e28:	24 e0       	ldi	r18, 0x04	; 4
   11e2a:	46 e0       	ldi	r20, 0x06	; 6
   11e2c:	62 e0       	ldi	r22, 0x02	; 2

		/* Header line separator */
		task_twi2_lcd_line(0, 11, 239, 11, 1);
   11e2e:	8c e0       	ldi	r24, 0x0C	; 12
   11e30:	3f de       	rcall	.-898    	; 0x11ab0 <task_twi2_lcd_rect>
   11e32:	01 e0       	ldi	r16, 0x01	; 1
   11e34:	2b e0       	ldi	r18, 0x0B	; 11
   11e36:	4f ee       	ldi	r20, 0xEF	; 239
   11e38:	6b e0       	ldi	r22, 0x0B	; 11
   11e3a:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   11e3c:	77 dd       	rcall	.-1298   	; 0x1192c <task_twi2_lcd_line>
   11e3e:	00 00       	nop
   11e40:	df 91       	pop	r29
   11e42:	cf 91       	pop	r28
   11e44:	0f 91       	pop	r16
   11e46:	ef 90       	pop	r14
   11e48:	08 95       	ret

00011e4a <task_twi2_lcd_template>:


static void task_twi2_lcd_template(void)
{
   11e4a:	0f 93       	push	r16
   11e4c:	cf 93       	push	r28
   11e4e:	df 93       	push	r29
   11e50:	00 d0       	rcall	.+0      	; 0x11e52 <task_twi2_lcd_template+0x8>
   11e52:	00 d0       	rcall	.+0      	; 0x11e54 <task_twi2_lcd_template+0xa>
   11e54:	cd b7       	in	r28, 0x3d	; 61
   11e56:	de b7       	in	r29, 0x3e	; 62
	uint8_t line;

	if (twi2_waitUntilReady(false)) {
   11e58:	80 e0       	ldi	r24, 0x00	; 0
   11e5a:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   11e5e:	88 23       	and	r24, r24
   11e60:	09 f4       	brne	.+2      	; 0x11e64 <task_twi2_lcd_template+0x1a>
   11e62:	b6 c1       	rjmp	.+876    	; 0x121d0 <task_twi2_lcd_template+0x386>
		if (g_adc_enabled) {
   11e64:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   11e68:	88 23       	and	r24, r24
   11e6a:	09 f4       	brne	.+2      	; 0x11e6e <task_twi2_lcd_template+0x24>
   11e6c:	67 c0       	rjmp	.+206    	; 0x11f3c <task_twi2_lcd_template+0xf2>
			/* Left measurement names */
			line = 2;
   11e6e:	82 e0       	ldi	r24, 0x02	; 2
   11e70:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 *  0, (line++) * 10 -4, strcpy_P(g_prepare_buf, PM_TWIINIT_DATE_TIME));
   11e72:	60 e6       	ldi	r22, 0x60	; 96
   11e74:	7a e3       	ldi	r23, 0x3A	; 58
   11e76:	80 e3       	ldi	r24, 0x30	; 48
   11e78:	9b e2       	ldi	r25, 0x2B	; 43
   11e7a:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11e7e:	9c 01       	movw	r18, r24
   11e80:	89 81       	ldd	r24, Y+1	; 0x01
   11e82:	91 e0       	ldi	r25, 0x01	; 1
   11e84:	98 0f       	add	r25, r24
   11e86:	99 83       	std	Y+1, r25	; 0x01
   11e88:	88 0f       	add	r24, r24
   11e8a:	98 2f       	mov	r25, r24
   11e8c:	99 0f       	add	r25, r25
   11e8e:	99 0f       	add	r25, r25
   11e90:	89 0f       	add	r24, r25
   11e92:	84 50       	subi	r24, 0x04	; 4
   11e94:	a9 01       	movw	r20, r18
   11e96:	68 2f       	mov	r22, r24
   11e98:	80 e0       	ldi	r24, 0x00	; 0
   11e9a:	47 dc       	rcall	.-1906   	; 0x1172a <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_TEMP));
   11e9c:	68 e7       	ldi	r22, 0x78	; 120
   11e9e:	7a e3       	ldi	r23, 0x3A	; 58
   11ea0:	80 e3       	ldi	r24, 0x30	; 48
   11ea2:	9b e2       	ldi	r25, 0x2B	; 43
   11ea4:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11ea8:	9c 01       	movw	r18, r24
   11eaa:	89 81       	ldd	r24, Y+1	; 0x01
   11eac:	91 e0       	ldi	r25, 0x01	; 1
   11eae:	98 0f       	add	r25, r24
   11eb0:	99 83       	std	Y+1, r25	; 0x01
   11eb2:	88 0f       	add	r24, r24
   11eb4:	98 2f       	mov	r25, r24
   11eb6:	99 0f       	add	r25, r25
   11eb8:	99 0f       	add	r25, r25
   11eba:	89 0f       	add	r24, r25
   11ebc:	a9 01       	movw	r20, r18
   11ebe:	68 2f       	mov	r22, r24
   11ec0:	80 e0       	ldi	r24, 0x00	; 0
   11ec2:	33 dc       	rcall	.-1946   	; 0x1172a <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UUSB));
   11ec4:	62 e8       	ldi	r22, 0x82	; 130
   11ec6:	7a e3       	ldi	r23, 0x3A	; 58
   11ec8:	80 e3       	ldi	r24, 0x30	; 48
   11eca:	9b e2       	ldi	r25, 0x2B	; 43
   11ecc:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11ed0:	9c 01       	movw	r18, r24
   11ed2:	89 81       	ldd	r24, Y+1	; 0x01
   11ed4:	91 e0       	ldi	r25, 0x01	; 1
   11ed6:	98 0f       	add	r25, r24
   11ed8:	99 83       	std	Y+1, r25	; 0x01
   11eda:	88 0f       	add	r24, r24
   11edc:	98 2f       	mov	r25, r24
   11ede:	99 0f       	add	r25, r25
   11ee0:	99 0f       	add	r25, r25
   11ee2:	89 0f       	add	r24, r25
   11ee4:	a9 01       	movw	r20, r18
   11ee6:	68 2f       	mov	r22, r24
   11ee8:	82 e1       	ldi	r24, 0x12	; 18
   11eea:	1f dc       	rcall	.-1986   	; 0x1172a <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UBAT));
   11eec:	69 e8       	ldi	r22, 0x89	; 137
   11eee:	7a e3       	ldi	r23, 0x3A	; 58
   11ef0:	80 e3       	ldi	r24, 0x30	; 48
   11ef2:	9b e2       	ldi	r25, 0x2B	; 43
   11ef4:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11ef8:	9c 01       	movw	r18, r24
   11efa:	89 81       	ldd	r24, Y+1	; 0x01
   11efc:	91 e0       	ldi	r25, 0x01	; 1
   11efe:	98 0f       	add	r25, r24
   11f00:	99 83       	std	Y+1, r25	; 0x01
   11f02:	88 0f       	add	r24, r24
   11f04:	98 2f       	mov	r25, r24
   11f06:	99 0f       	add	r25, r25
   11f08:	99 0f       	add	r25, r25
   11f0a:	89 0f       	add	r24, r25
   11f0c:	a9 01       	movw	r20, r18
   11f0e:	68 2f       	mov	r22, r24
   11f10:	82 e1       	ldi	r24, 0x12	; 18
   11f12:	0b dc       	rcall	.-2026   	; 0x1172a <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UVCTCXO));
   11f14:	60 e9       	ldi	r22, 0x90	; 144
   11f16:	7a e3       	ldi	r23, 0x3A	; 58
   11f18:	80 e3       	ldi	r24, 0x30	; 48
   11f1a:	9b e2       	ldi	r25, 0x2B	; 43
   11f1c:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11f20:	9c 01       	movw	r18, r24
   11f22:	89 81       	ldd	r24, Y+1	; 0x01
   11f24:	91 e0       	ldi	r25, 0x01	; 1
   11f26:	98 0f       	add	r25, r24
   11f28:	99 83       	std	Y+1, r25	; 0x01
   11f2a:	88 0f       	add	r24, r24
   11f2c:	98 2f       	mov	r25, r24
   11f2e:	99 0f       	add	r25, r25
   11f30:	99 0f       	add	r25, r25
   11f32:	89 0f       	add	r24, r25
   11f34:	a9 01       	movw	r20, r18
   11f36:	68 2f       	mov	r22, r24
   11f38:	80 e0       	ldi	r24, 0x00	; 0
   11f3a:	f7 db       	rcall	.-2066   	; 0x1172a <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC4));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC5));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_USILEN));
		}

		line = 9;
   11f3c:	89 e0       	ldi	r24, 0x09	; 9
   11f3e:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_TEMP));
   11f40:	6a e9       	ldi	r22, 0x9A	; 154
   11f42:	7a e3       	ldi	r23, 0x3A	; 58
   11f44:	80 e3       	ldi	r24, 0x30	; 48
   11f46:	9b e2       	ldi	r25, 0x2B	; 43
   11f48:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11f4c:	9c 01       	movw	r18, r24
   11f4e:	89 81       	ldd	r24, Y+1	; 0x01
   11f50:	91 e0       	ldi	r25, 0x01	; 1
   11f52:	98 0f       	add	r25, r24
   11f54:	99 83       	std	Y+1, r25	; 0x01
   11f56:	88 0f       	add	r24, r24
   11f58:	98 2f       	mov	r25, r24
   11f5a:	99 0f       	add	r25, r25
   11f5c:	99 0f       	add	r25, r25
   11f5e:	89 0f       	add	r24, r25
   11f60:	a9 01       	movw	r20, r18
   11f62:	68 2f       	mov	r22, r24
   11f64:	80 e0       	ldi	r24, 0x00	; 0
   11f66:	e1 db       	rcall	.-2110   	; 0x1172a <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_RELH));
   11f68:	64 ea       	ldi	r22, 0xA4	; 164
   11f6a:	7a e3       	ldi	r23, 0x3A	; 58
   11f6c:	80 e3       	ldi	r24, 0x30	; 48
   11f6e:	9b e2       	ldi	r25, 0x2B	; 43
   11f70:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11f74:	9c 01       	movw	r18, r24
   11f76:	89 81       	ldd	r24, Y+1	; 0x01
   11f78:	91 e0       	ldi	r25, 0x01	; 1
   11f7a:	98 0f       	add	r25, r24
   11f7c:	99 83       	std	Y+1, r25	; 0x01
   11f7e:	88 0f       	add	r24, r24
   11f80:	98 2f       	mov	r25, r24
   11f82:	99 0f       	add	r25, r25
   11f84:	99 0f       	add	r25, r25
   11f86:	89 0f       	add	r24, r25
   11f88:	a9 01       	movw	r20, r18
   11f8a:	68 2f       	mov	r22, r24
   11f8c:	80 e0       	ldi	r24, 0x00	; 0
   11f8e:	cd db       	rcall	.-2150   	; 0x1172a <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_DP_TEMP));
   11f90:	6e ea       	ldi	r22, 0xAE	; 174
   11f92:	7a e3       	ldi	r23, 0x3A	; 58
   11f94:	80 e3       	ldi	r24, 0x30	; 48
   11f96:	9b e2       	ldi	r25, 0x2B	; 43
   11f98:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11f9c:	9c 01       	movw	r18, r24
   11f9e:	89 81       	ldd	r24, Y+1	; 0x01
   11fa0:	91 e0       	ldi	r25, 0x01	; 1
   11fa2:	98 0f       	add	r25, r24
   11fa4:	99 83       	std	Y+1, r25	; 0x01
   11fa6:	88 0f       	add	r24, r24
   11fa8:	98 2f       	mov	r25, r24
   11faa:	99 0f       	add	r25, r25
   11fac:	99 0f       	add	r25, r25
   11fae:	89 0f       	add	r24, r25
   11fb0:	a9 01       	movw	r20, r18
   11fb2:	68 2f       	mov	r22, r24
   11fb4:	80 e0       	ldi	r24, 0x00	; 0
   11fb6:	b9 db       	rcall	.-2190   	; 0x1172a <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_QNH));
   11fb8:	68 eb       	ldi	r22, 0xB8	; 184
   11fba:	7a e3       	ldi	r23, 0x3A	; 58
   11fbc:	80 e3       	ldi	r24, 0x30	; 48
   11fbe:	9b e2       	ldi	r25, 0x2B	; 43
   11fc0:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11fc4:	9c 01       	movw	r18, r24
   11fc6:	89 81       	ldd	r24, Y+1	; 0x01
   11fc8:	91 e0       	ldi	r25, 0x01	; 1
   11fca:	98 0f       	add	r25, r24
   11fcc:	99 83       	std	Y+1, r25	; 0x01
   11fce:	88 0f       	add	r24, r24
   11fd0:	98 2f       	mov	r25, r24
   11fd2:	99 0f       	add	r25, r25
   11fd4:	99 0f       	add	r25, r25
   11fd6:	89 0f       	add	r24, r25
   11fd8:	a9 01       	movw	r20, r18
   11fda:	68 2f       	mov	r22, r24
   11fdc:	80 e0       	ldi	r24, 0x00	; 0
   11fde:	a5 db       	rcall	.-2230   	; 0x1172a <task_twi2_lcd_str>

		if (g_adc_enabled) {
   11fe0:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   11fe4:	88 23       	and	r24, r24
   11fe6:	09 f4       	brne	.+2      	; 0x11fea <task_twi2_lcd_template+0x1a0>
   11fe8:	52 c0       	rjmp	.+164    	; 0x1208e <task_twi2_lcd_template+0x244>
			/* Left measurement units */
			line = 3;
   11fea:	83 e0       	ldi	r24, 0x03	; 3
   11fec:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11fee:	62 ec       	ldi	r22, 0xC2	; 194
   11ff0:	7a e3       	ldi	r23, 0x3A	; 58
   11ff2:	80 e3       	ldi	r24, 0x30	; 48
   11ff4:	9b e2       	ldi	r25, 0x2B	; 43
   11ff6:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   11ffa:	9c 01       	movw	r18, r24
   11ffc:	89 81       	ldd	r24, Y+1	; 0x01
   11ffe:	91 e0       	ldi	r25, 0x01	; 1
   12000:	98 0f       	add	r25, r24
   12002:	99 83       	std	Y+1, r25	; 0x01
   12004:	88 0f       	add	r24, r24
   12006:	98 2f       	mov	r25, r24
   12008:	99 0f       	add	r25, r25
   1200a:	99 0f       	add	r25, r25
   1200c:	89 0f       	add	r24, r25
   1200e:	a9 01       	movw	r20, r18
   12010:	68 2f       	mov	r22, r24
   12012:	80 e6       	ldi	r24, 0x60	; 96
   12014:	8a db       	rcall	.-2284   	; 0x1172a <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   12016:	64 ec       	ldi	r22, 0xC4	; 196
   12018:	7a e3       	ldi	r23, 0x3A	; 58
   1201a:	80 e3       	ldi	r24, 0x30	; 48
   1201c:	9b e2       	ldi	r25, 0x2B	; 43
   1201e:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   12022:	9c 01       	movw	r18, r24
   12024:	89 81       	ldd	r24, Y+1	; 0x01
   12026:	91 e0       	ldi	r25, 0x01	; 1
   12028:	98 0f       	add	r25, r24
   1202a:	99 83       	std	Y+1, r25	; 0x01
   1202c:	88 0f       	add	r24, r24
   1202e:	98 2f       	mov	r25, r24
   12030:	99 0f       	add	r25, r25
   12032:	99 0f       	add	r25, r25
   12034:	89 0f       	add	r24, r25
   12036:	a9 01       	movw	r20, r18
   12038:	68 2f       	mov	r22, r24
   1203a:	80 e6       	ldi	r24, 0x60	; 96
   1203c:	76 db       	rcall	.-2324   	; 0x1172a <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   1203e:	64 ec       	ldi	r22, 0xC4	; 196
   12040:	7a e3       	ldi	r23, 0x3A	; 58
   12042:	80 e3       	ldi	r24, 0x30	; 48
   12044:	9b e2       	ldi	r25, 0x2B	; 43
   12046:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   1204a:	9c 01       	movw	r18, r24
   1204c:	89 81       	ldd	r24, Y+1	; 0x01
   1204e:	91 e0       	ldi	r25, 0x01	; 1
   12050:	98 0f       	add	r25, r24
   12052:	99 83       	std	Y+1, r25	; 0x01
   12054:	88 0f       	add	r24, r24
   12056:	98 2f       	mov	r25, r24
   12058:	99 0f       	add	r25, r25
   1205a:	99 0f       	add	r25, r25
   1205c:	89 0f       	add	r24, r25
   1205e:	a9 01       	movw	r20, r18
   12060:	68 2f       	mov	r22, r24
   12062:	80 e6       	ldi	r24, 0x60	; 96
   12064:	62 db       	rcall	.-2364   	; 0x1172a <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   12066:	64 ec       	ldi	r22, 0xC4	; 196
   12068:	7a e3       	ldi	r23, 0x3A	; 58
   1206a:	80 e3       	ldi	r24, 0x30	; 48
   1206c:	9b e2       	ldi	r25, 0x2B	; 43
   1206e:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   12072:	9c 01       	movw	r18, r24
   12074:	89 81       	ldd	r24, Y+1	; 0x01
   12076:	91 e0       	ldi	r25, 0x01	; 1
   12078:	98 0f       	add	r25, r24
   1207a:	99 83       	std	Y+1, r25	; 0x01
   1207c:	88 0f       	add	r24, r24
   1207e:	98 2f       	mov	r25, r24
   12080:	99 0f       	add	r25, r25
   12082:	99 0f       	add	r25, r25
   12084:	89 0f       	add	r24, r25
   12086:	a9 01       	movw	r20, r18
   12088:	68 2f       	mov	r22, r24
   1208a:	80 e6       	ldi	r24, 0x60	; 96
   1208c:	4e db       	rcall	.-2404   	; 0x1172a <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
		}

		line = 9;
   1208e:	89 e0       	ldi	r24, 0x09	; 9
   12090:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   12092:	62 ec       	ldi	r22, 0xC2	; 194
   12094:	7a e3       	ldi	r23, 0x3A	; 58
   12096:	80 e3       	ldi	r24, 0x30	; 48
   12098:	9b e2       	ldi	r25, 0x2B	; 43
   1209a:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   1209e:	9c 01       	movw	r18, r24
   120a0:	89 81       	ldd	r24, Y+1	; 0x01
   120a2:	91 e0       	ldi	r25, 0x01	; 1
   120a4:	98 0f       	add	r25, r24
   120a6:	99 83       	std	Y+1, r25	; 0x01
   120a8:	88 0f       	add	r24, r24
   120aa:	98 2f       	mov	r25, r24
   120ac:	99 0f       	add	r25, r25
   120ae:	99 0f       	add	r25, r25
   120b0:	89 0f       	add	r24, r25
   120b2:	a9 01       	movw	r20, r18
   120b4:	68 2f       	mov	r22, r24
   120b6:	80 e6       	ldi	r24, 0x60	; 96
   120b8:	38 db       	rcall	.-2448   	; 0x1172a <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_P100));
   120ba:	66 ec       	ldi	r22, 0xC6	; 198
   120bc:	7a e3       	ldi	r23, 0x3A	; 58
   120be:	80 e3       	ldi	r24, 0x30	; 48
   120c0:	9b e2       	ldi	r25, 0x2B	; 43
   120c2:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   120c6:	9c 01       	movw	r18, r24
   120c8:	89 81       	ldd	r24, Y+1	; 0x01
   120ca:	91 e0       	ldi	r25, 0x01	; 1
   120cc:	98 0f       	add	r25, r24
   120ce:	99 83       	std	Y+1, r25	; 0x01
   120d0:	88 0f       	add	r24, r24
   120d2:	98 2f       	mov	r25, r24
   120d4:	99 0f       	add	r25, r25
   120d6:	99 0f       	add	r25, r25
   120d8:	89 0f       	add	r24, r25
   120da:	a9 01       	movw	r20, r18
   120dc:	68 2f       	mov	r22, r24
   120de:	80 e6       	ldi	r24, 0x60	; 96
   120e0:	24 db       	rcall	.-2488   	; 0x1172a <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   120e2:	62 ec       	ldi	r22, 0xC2	; 194
   120e4:	7a e3       	ldi	r23, 0x3A	; 58
   120e6:	80 e3       	ldi	r24, 0x30	; 48
   120e8:	9b e2       	ldi	r25, 0x2B	; 43
   120ea:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   120ee:	9c 01       	movw	r18, r24
   120f0:	89 81       	ldd	r24, Y+1	; 0x01
   120f2:	91 e0       	ldi	r25, 0x01	; 1
   120f4:	98 0f       	add	r25, r24
   120f6:	99 83       	std	Y+1, r25	; 0x01
   120f8:	88 0f       	add	r24, r24
   120fa:	98 2f       	mov	r25, r24
   120fc:	99 0f       	add	r25, r25
   120fe:	99 0f       	add	r25, r25
   12100:	89 0f       	add	r24, r25
   12102:	a9 01       	movw	r20, r18
   12104:	68 2f       	mov	r22, r24
   12106:	80 e6       	ldi	r24, 0x60	; 96
		//task_twi2_lcd_str(6 * 18, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_HPA));

		/* Gyro: plot circles */
		{
			const uint8_t plot_gyro_center_x_X	= 150;
   12108:	10 db       	rcall	.-2528   	; 0x1172a <task_twi2_lcd_str>
   1210a:	86 e9       	ldi	r24, 0x96	; 150
			const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   1210c:	8a 83       	std	Y+2, r24	; 0x02
   1210e:	84 eb       	ldi	r24, 0xB4	; 180
			const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   12110:	8b 83       	std	Y+3, r24	; 0x03
			const uint8_t plot_gyro_center_y	= 100;
   12112:	82 ed       	ldi	r24, 0xD2	; 210
   12114:	8c 83       	std	Y+4, r24	; 0x04
			const uint8_t plot_gyro_radius		= 14;
   12116:	84 e6       	ldi	r24, 0x64	; 100
   12118:	8d 83       	std	Y+5, r24	; 0x05

			task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
   1211a:	8e e0       	ldi	r24, 0x0E	; 14
   1211c:	8e 83       	std	Y+6, r24	; 0x06
   1211e:	01 e0       	ldi	r16, 0x01	; 1
   12120:	20 e0       	ldi	r18, 0x00	; 0
   12122:	4e 81       	ldd	r20, Y+6	; 0x06
   12124:	6d 81       	ldd	r22, Y+5	; 0x05
			task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
   12126:	8a 81       	ldd	r24, Y+2	; 0x02
   12128:	8a dd       	rcall	.-1260   	; 0x11c3e <task_twi2_lcd_circ>
   1212a:	01 e0       	ldi	r16, 0x01	; 1
   1212c:	20 e0       	ldi	r18, 0x00	; 0
   1212e:	4e 81       	ldd	r20, Y+6	; 0x06
   12130:	6d 81       	ldd	r22, Y+5	; 0x05
   12132:	8b 81       	ldd	r24, Y+3	; 0x03
			task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
   12134:	84 dd       	rcall	.-1272   	; 0x11c3e <task_twi2_lcd_circ>
   12136:	01 e0       	ldi	r16, 0x01	; 1
   12138:	20 e0       	ldi	r18, 0x00	; 0
   1213a:	4e 81       	ldd	r20, Y+6	; 0x06
   1213c:	6d 81       	ldd	r22, Y+5	; 0x05
   1213e:	8c 81       	ldd	r24, Y+4	; 0x04

			task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GX));
   12140:	7e dd       	rcall	.-1284   	; 0x11c3e <task_twi2_lcd_circ>
   12142:	68 ec       	ldi	r22, 0xC8	; 200
   12144:	7a e3       	ldi	r23, 0x3A	; 58
   12146:	80 e3       	ldi	r24, 0x30	; 48
   12148:	9b e2       	ldi	r25, 0x2B	; 43
   1214a:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   1214e:	3d 81       	ldd	r19, Y+5	; 0x05
   12150:	2e 81       	ldd	r18, Y+6	; 0x06
   12152:	23 0f       	add	r18, r19
   12154:	34 e0       	ldi	r19, 0x04	; 4
   12156:	32 0f       	add	r19, r18
   12158:	2a 81       	ldd	r18, Y+2	; 0x02
   1215a:	24 50       	subi	r18, 0x04	; 4
   1215c:	ac 01       	movw	r20, r24
   1215e:	63 2f       	mov	r22, r19
   12160:	82 2f       	mov	r24, r18
			task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GY));
   12162:	e3 da       	rcall	.-2618   	; 0x1172a <task_twi2_lcd_str>
   12164:	6b ec       	ldi	r22, 0xCB	; 203
   12166:	7a e3       	ldi	r23, 0x3A	; 58
   12168:	80 e3       	ldi	r24, 0x30	; 48
   1216a:	9b e2       	ldi	r25, 0x2B	; 43
   1216c:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   12170:	3d 81       	ldd	r19, Y+5	; 0x05
   12172:	2e 81       	ldd	r18, Y+6	; 0x06
   12174:	23 0f       	add	r18, r19
   12176:	34 e0       	ldi	r19, 0x04	; 4
   12178:	32 0f       	add	r19, r18
   1217a:	2b 81       	ldd	r18, Y+3	; 0x03
   1217c:	24 50       	subi	r18, 0x04	; 4
   1217e:	ac 01       	movw	r20, r24
   12180:	63 2f       	mov	r22, r19
   12182:	82 2f       	mov	r24, r18
			task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GZ));
   12184:	d2 da       	rcall	.-2652   	; 0x1172a <task_twi2_lcd_str>
   12186:	6e ec       	ldi	r22, 0xCE	; 206
   12188:	7a e3       	ldi	r23, 0x3A	; 58
   1218a:	80 e3       	ldi	r24, 0x30	; 48
   1218c:	9b e2       	ldi	r25, 0x2B	; 43
   1218e:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   12192:	3d 81       	ldd	r19, Y+5	; 0x05
   12194:	2e 81       	ldd	r18, Y+6	; 0x06
   12196:	23 0f       	add	r18, r19
   12198:	34 e0       	ldi	r19, 0x04	; 4
   1219a:	32 0f       	add	r19, r18
   1219c:	2c 81       	ldd	r18, Y+4	; 0x04
   1219e:	24 50       	subi	r18, 0x04	; 4
   121a0:	ac 01       	movw	r20, r24
   121a2:	63 2f       	mov	r22, r19
		}

		/* Magnetic & Accel */
		{
			task_twi2_lcd_str(18 * 6, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_MAGNETICS));
   121a4:	82 2f       	mov	r24, r18
   121a6:	c1 da       	rcall	.-2686   	; 0x1172a <task_twi2_lcd_str>
   121a8:	61 ed       	ldi	r22, 0xD1	; 209
   121aa:	7a e3       	ldi	r23, 0x3A	; 58
   121ac:	80 e3       	ldi	r24, 0x30	; 48
   121ae:	9b e2       	ldi	r25, 0x2B	; 43
   121b0:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   121b4:	ac 01       	movw	r20, r24
   121b6:	68 e4       	ldi	r22, 0x48	; 72
   121b8:	8c e6       	ldi	r24, 0x6C	; 108
			task_twi2_lcd_str(196, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_ACCEL));
   121ba:	b7 da       	rcall	.-2706   	; 0x1172a <task_twi2_lcd_str>
   121bc:	6b ed       	ldi	r22, 0xDB	; 219
   121be:	7a e3       	ldi	r23, 0x3A	; 58
   121c0:	80 e3       	ldi	r24, 0x30	; 48
   121c2:	9b e2       	ldi	r25, 0x2B	; 43
   121c4:	0f 94 9a 33 	call	0x26734	; 0x26734 <strcpy_P>
   121c8:	ac 01       	movw	r20, r24
   121ca:	68 e4       	ldi	r22, 0x48	; 72
   121cc:	84 ec       	ldi	r24, 0xC4	; 196
   121ce:	ad da       	rcall	.-2726   	; 0x1172a <task_twi2_lcd_str>
		}
	}
}
   121d0:	00 00       	nop
   121d2:	26 96       	adiw	r28, 0x06	; 6
   121d4:	cd bf       	out	0x3d, r28	; 61
   121d6:	de bf       	out	0x3e, r29	; 62
   121d8:	df 91       	pop	r29
   121da:	cf 91       	pop	r28
   121dc:	0f 91       	pop	r16
   121de:	08 95       	ret

000121e0 <task_twi2_lcd_print_format_P>:

void task_twi2_lcd_print_format_P(uint8_t x, uint8_t y, const char* fmt_P)
{
   121e0:	2f 92       	push	r2
   121e2:	3f 92       	push	r3
   121e4:	4f 92       	push	r4
   121e6:	5f 92       	push	r5
   121e8:	6f 92       	push	r6
   121ea:	7f 92       	push	r7
   121ec:	8f 92       	push	r8
   121ee:	9f 92       	push	r9
   121f0:	af 92       	push	r10
   121f2:	bf 92       	push	r11
   121f4:	cf 92       	push	r12
   121f6:	df 92       	push	r13
   121f8:	ef 92       	push	r14
   121fa:	ff 92       	push	r15
   121fc:	0f 93       	push	r16
   121fe:	1f 93       	push	r17
   12200:	cf 93       	push	r28
   12202:	df 93       	push	r29
   12204:	00 d0       	rcall	.+0      	; 0x12206 <task_twi2_lcd_print_format_P+0x26>
   12206:	1f 92       	push	r1
   12208:	cd b7       	in	r28, 0x3d	; 61
   1220a:	de b7       	in	r29, 0x3e	; 62
   1220c:	89 83       	std	Y+1, r24	; 0x01
   1220e:	6a 83       	std	Y+2, r22	; 0x02
   12210:	4b 83       	std	Y+3, r20	; 0x03
   12212:	5c 83       	std	Y+4, r21	; 0x04
	task_twi2_lcd_pos_xy(x, y);
   12214:	6a 81       	ldd	r22, Y+2	; 0x02
   12216:	89 81       	ldd	r24, Y+1	; 0x01
   12218:	d1 d9       	rcall	.-3166   	; 0x115bc <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1221a:	80 e0       	ldi	r24, 0x00	; 0
   1221c:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   12220:	88 23       	and	r24, r24
   12222:	09 f4       	brne	.+2      	; 0x12226 <task_twi2_lcd_print_format_P+0x46>
   12224:	93 c0       	rjmp	.+294    	; 0x1234c <task_twi2_lcd_print_format_P+0x16c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12226:	80 e3       	ldi	r24, 0x30	; 48
   12228:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P);
   1222c:	8c 81       	ldd	r24, Y+4	; 0x04
   1222e:	8f 93       	push	r24
   12230:	8b 81       	ldd	r24, Y+3	; 0x03
   12232:	8f 93       	push	r24
   12234:	89 eb       	ldi	r24, 0xB9	; 185
   12236:	9b e2       	ldi	r25, 0x2B	; 43
   12238:	89 2f       	mov	r24, r25
   1223a:	8f 93       	push	r24
   1223c:	89 eb       	ldi	r24, 0xB9	; 185
   1223e:	9b e2       	ldi	r25, 0x2B	; 43
   12240:	8f 93       	push	r24
   12242:	0f 94 0b 35 	call	0x26a16	; 0x26a16 <sprintf_P>
   12246:	0f 90       	pop	r0
   12248:	0f 90       	pop	r0
   1224a:	0f 90       	pop	r0
   1224c:	0f 90       	pop	r0
   1224e:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   12252:	80 91 b8 2b 	lds	r24, 0x2BB8	; 0x802bb8 <g_twi2_m_data>
   12256:	88 2f       	mov	r24, r24
   12258:	90 e0       	ldi	r25, 0x00	; 0
   1225a:	01 96       	adiw	r24, 0x01	; 1
   1225c:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12260:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12264:	6e e2       	ldi	r22, 0x2E	; 46
   12266:	70 e2       	ldi	r23, 0x20	; 32
   12268:	80 e8       	ldi	r24, 0x80	; 128
   1226a:	94 e0       	ldi	r25, 0x04	; 4
   1226c:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   12270:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   12274:	dc 01       	movw	r26, r24
   12276:	cb 01       	movw	r24, r22
   12278:	1c 01       	movw	r2, r24
   1227a:	2d 01       	movw	r4, r26
   1227c:	61 2c       	mov	r6, r1
   1227e:	71 2c       	mov	r7, r1
   12280:	43 01       	movw	r8, r6
   12282:	0f 2e       	mov	r0, r31
   12284:	f6 e0       	ldi	r31, 0x06	; 6
   12286:	af 2e       	mov	r10, r31
   12288:	f0 2d       	mov	r31, r0
   1228a:	b1 2c       	mov	r11, r1
   1228c:	c1 2c       	mov	r12, r1
   1228e:	d1 2c       	mov	r13, r1
   12290:	e1 2c       	mov	r14, r1
   12292:	f1 2c       	mov	r15, r1
   12294:	00 e0       	ldi	r16, 0x00	; 0
   12296:	10 e0       	ldi	r17, 0x00	; 0
   12298:	22 2d       	mov	r18, r2
   1229a:	33 2d       	mov	r19, r3
   1229c:	44 2d       	mov	r20, r4
   1229e:	55 2d       	mov	r21, r5
   122a0:	66 2d       	mov	r22, r6
   122a2:	77 2d       	mov	r23, r7
   122a4:	88 2d       	mov	r24, r8
   122a6:	99 2d       	mov	r25, r9
   122a8:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   122ac:	22 2e       	mov	r2, r18
   122ae:	33 2e       	mov	r3, r19
   122b0:	44 2e       	mov	r4, r20
   122b2:	55 2e       	mov	r5, r21
   122b4:	66 2e       	mov	r6, r22
   122b6:	77 2e       	mov	r7, r23
   122b8:	88 2e       	mov	r8, r24
   122ba:	99 2e       	mov	r9, r25
   122bc:	a2 2c       	mov	r10, r2
   122be:	b3 2c       	mov	r11, r3
   122c0:	c4 2c       	mov	r12, r4
   122c2:	d5 2c       	mov	r13, r5
   122c4:	e6 2c       	mov	r14, r6
   122c6:	f7 2c       	mov	r15, r7
   122c8:	08 2d       	mov	r16, r8
   122ca:	19 2d       	mov	r17, r9
   122cc:	2a 2d       	mov	r18, r10
   122ce:	3b 2d       	mov	r19, r11
   122d0:	4c 2d       	mov	r20, r12
   122d2:	5d 2d       	mov	r21, r13
   122d4:	6e 2d       	mov	r22, r14
   122d6:	7f 2d       	mov	r23, r15
   122d8:	80 2f       	mov	r24, r16
   122da:	91 2f       	mov	r25, r17
   122dc:	21 5c       	subi	r18, 0xC1	; 193
   122de:	3d 4b       	sbci	r19, 0xBD	; 189
   122e0:	40 4f       	sbci	r20, 0xF0	; 240
   122e2:	5f 4f       	sbci	r21, 0xFF	; 255
   122e4:	6f 4f       	sbci	r22, 0xFF	; 255
   122e6:	7f 4f       	sbci	r23, 0xFF	; 255
   122e8:	8f 4f       	sbci	r24, 0xFF	; 255
   122ea:	9f 4f       	sbci	r25, 0xFF	; 255
   122ec:	a2 2e       	mov	r10, r18
   122ee:	b3 2e       	mov	r11, r19
   122f0:	c4 2e       	mov	r12, r20
   122f2:	d5 2e       	mov	r13, r21
   122f4:	e6 2e       	mov	r14, r22
   122f6:	f7 2e       	mov	r15, r23
   122f8:	08 2f       	mov	r16, r24
   122fa:	19 2f       	mov	r17, r25
   122fc:	2a 2d       	mov	r18, r10
   122fe:	3b 2d       	mov	r19, r11
   12300:	4c 2d       	mov	r20, r12
   12302:	5d 2d       	mov	r21, r13
   12304:	6e 2d       	mov	r22, r14
   12306:	7f 2d       	mov	r23, r15
   12308:	80 2f       	mov	r24, r16
   1230a:	91 2f       	mov	r25, r17
   1230c:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   12310:	dc 01       	movw	r26, r24
   12312:	cb 01       	movw	r24, r22
   12314:	20 e0       	ldi	r18, 0x00	; 0
   12316:	34 e2       	ldi	r19, 0x24	; 36
   12318:	44 e7       	ldi	r20, 0x74	; 116
   1231a:	59 e4       	ldi	r21, 0x49	; 73
   1231c:	bc 01       	movw	r22, r24
   1231e:	cd 01       	movw	r24, r26
   12320:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   12324:	dc 01       	movw	r26, r24
   12326:	cb 01       	movw	r24, r22
   12328:	bc 01       	movw	r22, r24
   1232a:	cd 01       	movw	r24, r26
   1232c:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   12330:	a2 2e       	mov	r10, r18
   12332:	b3 2e       	mov	r11, r19
   12334:	c4 2e       	mov	r12, r20
   12336:	d5 2e       	mov	r13, r21
   12338:	e6 2e       	mov	r14, r22
   1233a:	f7 2e       	mov	r15, r23
   1233c:	08 2f       	mov	r16, r24
   1233e:	19 2f       	mov	r17, r25
   12340:	d6 01       	movw	r26, r12
   12342:	c5 01       	movw	r24, r10
   12344:	bc 01       	movw	r22, r24
   12346:	cd 01       	movw	r24, r26
   12348:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   1234c:	00 00       	nop
   1234e:	24 96       	adiw	r28, 0x04	; 4
   12350:	cd bf       	out	0x3d, r28	; 61
   12352:	de bf       	out	0x3e, r29	; 62
   12354:	df 91       	pop	r29
   12356:	cf 91       	pop	r28
   12358:	1f 91       	pop	r17
   1235a:	0f 91       	pop	r16
   1235c:	ff 90       	pop	r15
   1235e:	ef 90       	pop	r14
   12360:	df 90       	pop	r13
   12362:	cf 90       	pop	r12
   12364:	bf 90       	pop	r11
   12366:	af 90       	pop	r10
   12368:	9f 90       	pop	r9
   1236a:	8f 90       	pop	r8
   1236c:	7f 90       	pop	r7
   1236e:	6f 90       	pop	r6
   12370:	5f 90       	pop	r5
   12372:	4f 90       	pop	r4
   12374:	3f 90       	pop	r3
   12376:	2f 90       	pop	r2
   12378:	08 95       	ret

0001237a <task_twi2_lcd_print_format_c>:

static void task_twi2_lcd_print_format_c(uint8_t x, uint8_t y, char val)
{
   1237a:	2f 92       	push	r2
   1237c:	3f 92       	push	r3
   1237e:	4f 92       	push	r4
   12380:	5f 92       	push	r5
   12382:	6f 92       	push	r6
   12384:	7f 92       	push	r7
   12386:	8f 92       	push	r8
   12388:	9f 92       	push	r9
   1238a:	af 92       	push	r10
   1238c:	bf 92       	push	r11
   1238e:	cf 92       	push	r12
   12390:	df 92       	push	r13
   12392:	ef 92       	push	r14
   12394:	ff 92       	push	r15
   12396:	0f 93       	push	r16
   12398:	1f 93       	push	r17
   1239a:	cf 93       	push	r28
   1239c:	df 93       	push	r29
   1239e:	00 d0       	rcall	.+0      	; 0x123a0 <task_twi2_lcd_print_format_c+0x26>
   123a0:	cd b7       	in	r28, 0x3d	; 61
   123a2:	de b7       	in	r29, 0x3e	; 62
   123a4:	89 83       	std	Y+1, r24	; 0x01
   123a6:	6a 83       	std	Y+2, r22	; 0x02
   123a8:	4b 83       	std	Y+3, r20	; 0x03
	task_twi2_lcd_pos_xy(x, y);
   123aa:	6a 81       	ldd	r22, Y+2	; 0x02
   123ac:	89 81       	ldd	r24, Y+1	; 0x01
   123ae:	06 d9       	rcall	.-3572   	; 0x115bc <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   123b0:	80 e0       	ldi	r24, 0x00	; 0
   123b2:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   123b6:	88 23       	and	r24, r24
   123b8:	09 f4       	brne	.+2      	; 0x123bc <task_twi2_lcd_print_format_c+0x42>
   123ba:	86 c0       	rjmp	.+268    	; 0x124c8 <task_twi2_lcd_print_format_c+0x14e>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   123bc:	80 e3       	ldi	r24, 0x30	; 48
   123be:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = 1;
   123c2:	81 e0       	ldi	r24, 0x01	; 1
   123c4:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
		g_twi2_m_data[1] = (uint8_t)val;
   123c8:	8b 81       	ldd	r24, Y+3	; 0x03
   123ca:	80 93 b9 2b 	sts	0x2BB9, r24	; 0x802bb9 <g_twi2_m_data+0x1>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   123ce:	80 91 b8 2b 	lds	r24, 0x2BB8	; 0x802bb8 <g_twi2_m_data>
   123d2:	88 2f       	mov	r24, r24
   123d4:	90 e0       	ldi	r25, 0x00	; 0
   123d6:	01 96       	adiw	r24, 0x01	; 1
   123d8:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   123dc:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   123e0:	6e e2       	ldi	r22, 0x2E	; 46
   123e2:	70 e2       	ldi	r23, 0x20	; 32
   123e4:	80 e8       	ldi	r24, 0x80	; 128
   123e6:	94 e0       	ldi	r25, 0x04	; 4
   123e8:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   123ec:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   123f0:	dc 01       	movw	r26, r24
   123f2:	cb 01       	movw	r24, r22
   123f4:	1c 01       	movw	r2, r24
   123f6:	2d 01       	movw	r4, r26
   123f8:	61 2c       	mov	r6, r1
   123fa:	71 2c       	mov	r7, r1
   123fc:	43 01       	movw	r8, r6
   123fe:	0f 2e       	mov	r0, r31
   12400:	f6 e0       	ldi	r31, 0x06	; 6
   12402:	af 2e       	mov	r10, r31
   12404:	f0 2d       	mov	r31, r0
   12406:	b1 2c       	mov	r11, r1
   12408:	c1 2c       	mov	r12, r1
   1240a:	d1 2c       	mov	r13, r1
   1240c:	e1 2c       	mov	r14, r1
   1240e:	f1 2c       	mov	r15, r1
   12410:	00 e0       	ldi	r16, 0x00	; 0
   12412:	10 e0       	ldi	r17, 0x00	; 0
   12414:	22 2d       	mov	r18, r2
   12416:	33 2d       	mov	r19, r3
   12418:	44 2d       	mov	r20, r4
   1241a:	55 2d       	mov	r21, r5
   1241c:	66 2d       	mov	r22, r6
   1241e:	77 2d       	mov	r23, r7
   12420:	88 2d       	mov	r24, r8
   12422:	99 2d       	mov	r25, r9
   12424:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   12428:	22 2e       	mov	r2, r18
   1242a:	33 2e       	mov	r3, r19
   1242c:	44 2e       	mov	r4, r20
   1242e:	55 2e       	mov	r5, r21
   12430:	66 2e       	mov	r6, r22
   12432:	77 2e       	mov	r7, r23
   12434:	88 2e       	mov	r8, r24
   12436:	99 2e       	mov	r9, r25
   12438:	a2 2c       	mov	r10, r2
   1243a:	b3 2c       	mov	r11, r3
   1243c:	c4 2c       	mov	r12, r4
   1243e:	d5 2c       	mov	r13, r5
   12440:	e6 2c       	mov	r14, r6
   12442:	f7 2c       	mov	r15, r7
   12444:	08 2d       	mov	r16, r8
   12446:	19 2d       	mov	r17, r9
   12448:	2a 2d       	mov	r18, r10
   1244a:	3b 2d       	mov	r19, r11
   1244c:	4c 2d       	mov	r20, r12
   1244e:	5d 2d       	mov	r21, r13
   12450:	6e 2d       	mov	r22, r14
   12452:	7f 2d       	mov	r23, r15
   12454:	80 2f       	mov	r24, r16
   12456:	91 2f       	mov	r25, r17
   12458:	21 5c       	subi	r18, 0xC1	; 193
   1245a:	3d 4b       	sbci	r19, 0xBD	; 189
   1245c:	40 4f       	sbci	r20, 0xF0	; 240
   1245e:	5f 4f       	sbci	r21, 0xFF	; 255
   12460:	6f 4f       	sbci	r22, 0xFF	; 255
   12462:	7f 4f       	sbci	r23, 0xFF	; 255
   12464:	8f 4f       	sbci	r24, 0xFF	; 255
   12466:	9f 4f       	sbci	r25, 0xFF	; 255
   12468:	a2 2e       	mov	r10, r18
   1246a:	b3 2e       	mov	r11, r19
   1246c:	c4 2e       	mov	r12, r20
   1246e:	d5 2e       	mov	r13, r21
   12470:	e6 2e       	mov	r14, r22
   12472:	f7 2e       	mov	r15, r23
   12474:	08 2f       	mov	r16, r24
   12476:	19 2f       	mov	r17, r25
   12478:	2a 2d       	mov	r18, r10
   1247a:	3b 2d       	mov	r19, r11
   1247c:	4c 2d       	mov	r20, r12
   1247e:	5d 2d       	mov	r21, r13
   12480:	6e 2d       	mov	r22, r14
   12482:	7f 2d       	mov	r23, r15
   12484:	80 2f       	mov	r24, r16
   12486:	91 2f       	mov	r25, r17
   12488:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   1248c:	dc 01       	movw	r26, r24
   1248e:	cb 01       	movw	r24, r22
   12490:	20 e0       	ldi	r18, 0x00	; 0
   12492:	34 e2       	ldi	r19, 0x24	; 36
   12494:	44 e7       	ldi	r20, 0x74	; 116
   12496:	59 e4       	ldi	r21, 0x49	; 73
   12498:	bc 01       	movw	r22, r24
   1249a:	cd 01       	movw	r24, r26
   1249c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   124a0:	dc 01       	movw	r26, r24
   124a2:	cb 01       	movw	r24, r22
   124a4:	bc 01       	movw	r22, r24
   124a6:	cd 01       	movw	r24, r26
   124a8:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   124ac:	a2 2e       	mov	r10, r18
   124ae:	b3 2e       	mov	r11, r19
   124b0:	c4 2e       	mov	r12, r20
   124b2:	d5 2e       	mov	r13, r21
   124b4:	e6 2e       	mov	r14, r22
   124b6:	f7 2e       	mov	r15, r23
   124b8:	08 2f       	mov	r16, r24
   124ba:	19 2f       	mov	r17, r25
   124bc:	d6 01       	movw	r26, r12
   124be:	c5 01       	movw	r24, r10
   124c0:	bc 01       	movw	r22, r24
   124c2:	cd 01       	movw	r24, r26
   124c4:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   124c8:	00 00       	nop
   124ca:	23 96       	adiw	r28, 0x03	; 3
   124cc:	cd bf       	out	0x3d, r28	; 61
   124ce:	de bf       	out	0x3e, r29	; 62
   124d0:	df 91       	pop	r29
   124d2:	cf 91       	pop	r28
   124d4:	1f 91       	pop	r17
   124d6:	0f 91       	pop	r16
   124d8:	ff 90       	pop	r15
   124da:	ef 90       	pop	r14
   124dc:	df 90       	pop	r13
   124de:	cf 90       	pop	r12
   124e0:	bf 90       	pop	r11
   124e2:	af 90       	pop	r10
   124e4:	9f 90       	pop	r9
   124e6:	8f 90       	pop	r8
   124e8:	7f 90       	pop	r7
   124ea:	6f 90       	pop	r6
   124ec:	5f 90       	pop	r5
   124ee:	4f 90       	pop	r4
   124f0:	3f 90       	pop	r3
   124f2:	2f 90       	pop	r2
   124f4:	08 95       	ret

000124f6 <task_twi2_lcd_print_format_long_P>:

static void task_twi2_lcd_print_format_long_P(uint8_t x, uint8_t y, long val, const char* fmt_P)
{
   124f6:	2f 92       	push	r2
   124f8:	3f 92       	push	r3
   124fa:	4f 92       	push	r4
   124fc:	5f 92       	push	r5
   124fe:	6f 92       	push	r6
   12500:	7f 92       	push	r7
   12502:	8f 92       	push	r8
   12504:	9f 92       	push	r9
   12506:	af 92       	push	r10
   12508:	bf 92       	push	r11
   1250a:	cf 92       	push	r12
   1250c:	df 92       	push	r13
   1250e:	ef 92       	push	r14
   12510:	ff 92       	push	r15
   12512:	0f 93       	push	r16
   12514:	1f 93       	push	r17
   12516:	cf 93       	push	r28
   12518:	df 93       	push	r29
   1251a:	cd b7       	in	r28, 0x3d	; 61
   1251c:	de b7       	in	r29, 0x3e	; 62
   1251e:	28 97       	sbiw	r28, 0x08	; 8
   12520:	cd bf       	out	0x3d, r28	; 61
   12522:	de bf       	out	0x3e, r29	; 62
   12524:	89 83       	std	Y+1, r24	; 0x01
   12526:	6a 83       	std	Y+2, r22	; 0x02
   12528:	2b 83       	std	Y+3, r18	; 0x03
   1252a:	3c 83       	std	Y+4, r19	; 0x04
   1252c:	4d 83       	std	Y+5, r20	; 0x05
   1252e:	5e 83       	std	Y+6, r21	; 0x06
   12530:	0f 83       	std	Y+7, r16	; 0x07
   12532:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   12534:	6a 81       	ldd	r22, Y+2	; 0x02
   12536:	89 81       	ldd	r24, Y+1	; 0x01
   12538:	41 d8       	rcall	.-3966   	; 0x115bc <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1253a:	80 e0       	ldi	r24, 0x00	; 0
   1253c:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   12540:	88 23       	and	r24, r24
   12542:	09 f4       	brne	.+2      	; 0x12546 <task_twi2_lcd_print_format_long_P+0x50>
   12544:	9d c0       	rjmp	.+314    	; 0x12680 <task_twi2_lcd_print_format_long_P+0x18a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12546:	80 e3       	ldi	r24, 0x30	; 48
   12548:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, val);
   1254c:	8e 81       	ldd	r24, Y+6	; 0x06
   1254e:	8f 93       	push	r24
   12550:	8d 81       	ldd	r24, Y+5	; 0x05
   12552:	8f 93       	push	r24
   12554:	8c 81       	ldd	r24, Y+4	; 0x04
   12556:	8f 93       	push	r24
   12558:	8b 81       	ldd	r24, Y+3	; 0x03
   1255a:	8f 93       	push	r24
   1255c:	88 85       	ldd	r24, Y+8	; 0x08
   1255e:	8f 93       	push	r24
   12560:	8f 81       	ldd	r24, Y+7	; 0x07
   12562:	8f 93       	push	r24
   12564:	89 eb       	ldi	r24, 0xB9	; 185
   12566:	9b e2       	ldi	r25, 0x2B	; 43
   12568:	89 2f       	mov	r24, r25
   1256a:	8f 93       	push	r24
   1256c:	89 eb       	ldi	r24, 0xB9	; 185
   1256e:	9b e2       	ldi	r25, 0x2B	; 43
   12570:	8f 93       	push	r24
   12572:	0f 94 0b 35 	call	0x26a16	; 0x26a16 <sprintf_P>
   12576:	2d b7       	in	r18, 0x3d	; 61
   12578:	3e b7       	in	r19, 0x3e	; 62
   1257a:	28 5f       	subi	r18, 0xF8	; 248
   1257c:	3f 4f       	sbci	r19, 0xFF	; 255
   1257e:	cd bf       	out	0x3d, r28	; 61
   12580:	de bf       	out	0x3e, r29	; 62
   12582:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   12586:	80 91 b8 2b 	lds	r24, 0x2BB8	; 0x802bb8 <g_twi2_m_data>
   1258a:	88 2f       	mov	r24, r24
   1258c:	90 e0       	ldi	r25, 0x00	; 0
   1258e:	01 96       	adiw	r24, 0x01	; 1
   12590:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12594:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12598:	6e e2       	ldi	r22, 0x2E	; 46
   1259a:	70 e2       	ldi	r23, 0x20	; 32
   1259c:	80 e8       	ldi	r24, 0x80	; 128
   1259e:	94 e0       	ldi	r25, 0x04	; 4
   125a0:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   125a4:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   125a8:	dc 01       	movw	r26, r24
   125aa:	cb 01       	movw	r24, r22
   125ac:	1c 01       	movw	r2, r24
   125ae:	2d 01       	movw	r4, r26
   125b0:	61 2c       	mov	r6, r1
   125b2:	71 2c       	mov	r7, r1
   125b4:	43 01       	movw	r8, r6
   125b6:	0f 2e       	mov	r0, r31
   125b8:	f6 e0       	ldi	r31, 0x06	; 6
   125ba:	af 2e       	mov	r10, r31
   125bc:	f0 2d       	mov	r31, r0
   125be:	b1 2c       	mov	r11, r1
   125c0:	c1 2c       	mov	r12, r1
   125c2:	d1 2c       	mov	r13, r1
   125c4:	e1 2c       	mov	r14, r1
   125c6:	f1 2c       	mov	r15, r1
   125c8:	00 e0       	ldi	r16, 0x00	; 0
   125ca:	10 e0       	ldi	r17, 0x00	; 0
   125cc:	22 2d       	mov	r18, r2
   125ce:	33 2d       	mov	r19, r3
   125d0:	44 2d       	mov	r20, r4
   125d2:	55 2d       	mov	r21, r5
   125d4:	66 2d       	mov	r22, r6
   125d6:	77 2d       	mov	r23, r7
   125d8:	88 2d       	mov	r24, r8
   125da:	99 2d       	mov	r25, r9
   125dc:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   125e0:	22 2e       	mov	r2, r18
   125e2:	33 2e       	mov	r3, r19
   125e4:	44 2e       	mov	r4, r20
   125e6:	55 2e       	mov	r5, r21
   125e8:	66 2e       	mov	r6, r22
   125ea:	77 2e       	mov	r7, r23
   125ec:	88 2e       	mov	r8, r24
   125ee:	99 2e       	mov	r9, r25
   125f0:	a2 2c       	mov	r10, r2
   125f2:	b3 2c       	mov	r11, r3
   125f4:	c4 2c       	mov	r12, r4
   125f6:	d5 2c       	mov	r13, r5
   125f8:	e6 2c       	mov	r14, r6
   125fa:	f7 2c       	mov	r15, r7
   125fc:	08 2d       	mov	r16, r8
   125fe:	19 2d       	mov	r17, r9
   12600:	2a 2d       	mov	r18, r10
   12602:	3b 2d       	mov	r19, r11
   12604:	4c 2d       	mov	r20, r12
   12606:	5d 2d       	mov	r21, r13
   12608:	6e 2d       	mov	r22, r14
   1260a:	7f 2d       	mov	r23, r15
   1260c:	80 2f       	mov	r24, r16
   1260e:	91 2f       	mov	r25, r17
   12610:	21 5c       	subi	r18, 0xC1	; 193
   12612:	3d 4b       	sbci	r19, 0xBD	; 189
   12614:	40 4f       	sbci	r20, 0xF0	; 240
   12616:	5f 4f       	sbci	r21, 0xFF	; 255
   12618:	6f 4f       	sbci	r22, 0xFF	; 255
   1261a:	7f 4f       	sbci	r23, 0xFF	; 255
   1261c:	8f 4f       	sbci	r24, 0xFF	; 255
   1261e:	9f 4f       	sbci	r25, 0xFF	; 255
   12620:	a2 2e       	mov	r10, r18
   12622:	b3 2e       	mov	r11, r19
   12624:	c4 2e       	mov	r12, r20
   12626:	d5 2e       	mov	r13, r21
   12628:	e6 2e       	mov	r14, r22
   1262a:	f7 2e       	mov	r15, r23
   1262c:	08 2f       	mov	r16, r24
   1262e:	19 2f       	mov	r17, r25
   12630:	2a 2d       	mov	r18, r10
   12632:	3b 2d       	mov	r19, r11
   12634:	4c 2d       	mov	r20, r12
   12636:	5d 2d       	mov	r21, r13
   12638:	6e 2d       	mov	r22, r14
   1263a:	7f 2d       	mov	r23, r15
   1263c:	80 2f       	mov	r24, r16
   1263e:	91 2f       	mov	r25, r17
   12640:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   12644:	dc 01       	movw	r26, r24
   12646:	cb 01       	movw	r24, r22
   12648:	20 e0       	ldi	r18, 0x00	; 0
   1264a:	34 e2       	ldi	r19, 0x24	; 36
   1264c:	44 e7       	ldi	r20, 0x74	; 116
   1264e:	59 e4       	ldi	r21, 0x49	; 73
   12650:	bc 01       	movw	r22, r24
   12652:	cd 01       	movw	r24, r26
   12654:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   12658:	dc 01       	movw	r26, r24
   1265a:	cb 01       	movw	r24, r22
   1265c:	bc 01       	movw	r22, r24
   1265e:	cd 01       	movw	r24, r26
   12660:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   12664:	a2 2e       	mov	r10, r18
   12666:	b3 2e       	mov	r11, r19
   12668:	c4 2e       	mov	r12, r20
   1266a:	d5 2e       	mov	r13, r21
   1266c:	e6 2e       	mov	r14, r22
   1266e:	f7 2e       	mov	r15, r23
   12670:	08 2f       	mov	r16, r24
   12672:	19 2f       	mov	r17, r25
   12674:	d6 01       	movw	r26, r12
   12676:	c5 01       	movw	r24, r10
   12678:	bc 01       	movw	r22, r24
   1267a:	cd 01       	movw	r24, r26
   1267c:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   12680:	00 00       	nop
   12682:	28 96       	adiw	r28, 0x08	; 8
   12684:	cd bf       	out	0x3d, r28	; 61
   12686:	de bf       	out	0x3e, r29	; 62
   12688:	df 91       	pop	r29
   1268a:	cf 91       	pop	r28
   1268c:	1f 91       	pop	r17
   1268e:	0f 91       	pop	r16
   12690:	ff 90       	pop	r15
   12692:	ef 90       	pop	r14
   12694:	df 90       	pop	r13
   12696:	cf 90       	pop	r12
   12698:	bf 90       	pop	r11
   1269a:	af 90       	pop	r10
   1269c:	9f 90       	pop	r9
   1269e:	8f 90       	pop	r8
   126a0:	7f 90       	pop	r7
   126a2:	6f 90       	pop	r6
   126a4:	5f 90       	pop	r5
   126a6:	4f 90       	pop	r4
   126a8:	3f 90       	pop	r3
   126aa:	2f 90       	pop	r2
   126ac:	08 95       	ret

000126ae <task_twi2_lcd_print_format_float_P>:

static void task_twi2_lcd_print_format_float_P(uint8_t x, uint8_t y, float flt, const char* fmt_P)
{
   126ae:	2f 92       	push	r2
   126b0:	3f 92       	push	r3
   126b2:	4f 92       	push	r4
   126b4:	5f 92       	push	r5
   126b6:	6f 92       	push	r6
   126b8:	7f 92       	push	r7
   126ba:	8f 92       	push	r8
   126bc:	9f 92       	push	r9
   126be:	af 92       	push	r10
   126c0:	bf 92       	push	r11
   126c2:	cf 92       	push	r12
   126c4:	df 92       	push	r13
   126c6:	ef 92       	push	r14
   126c8:	ff 92       	push	r15
   126ca:	0f 93       	push	r16
   126cc:	1f 93       	push	r17
   126ce:	cf 93       	push	r28
   126d0:	df 93       	push	r29
   126d2:	cd b7       	in	r28, 0x3d	; 61
   126d4:	de b7       	in	r29, 0x3e	; 62
   126d6:	28 97       	sbiw	r28, 0x08	; 8
   126d8:	cd bf       	out	0x3d, r28	; 61
   126da:	de bf       	out	0x3e, r29	; 62
   126dc:	89 83       	std	Y+1, r24	; 0x01
   126de:	6a 83       	std	Y+2, r22	; 0x02
   126e0:	2b 83       	std	Y+3, r18	; 0x03
   126e2:	3c 83       	std	Y+4, r19	; 0x04
   126e4:	4d 83       	std	Y+5, r20	; 0x05
   126e6:	5e 83       	std	Y+6, r21	; 0x06
   126e8:	0f 83       	std	Y+7, r16	; 0x07
   126ea:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   126ec:	6a 81       	ldd	r22, Y+2	; 0x02
   126ee:	89 81       	ldd	r24, Y+1	; 0x01
   126f0:	0e 94 de 8a 	call	0x115bc	; 0x115bc <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   126f4:	80 e0       	ldi	r24, 0x00	; 0
   126f6:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   126fa:	88 23       	and	r24, r24
   126fc:	09 f4       	brne	.+2      	; 0x12700 <task_twi2_lcd_print_format_float_P+0x52>
   126fe:	9d c0       	rjmp	.+314    	; 0x1283a <task_twi2_lcd_print_format_float_P+0x18c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12700:	80 e3       	ldi	r24, 0x30	; 48
   12702:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, flt);
   12706:	8e 81       	ldd	r24, Y+6	; 0x06
   12708:	8f 93       	push	r24
   1270a:	8d 81       	ldd	r24, Y+5	; 0x05
   1270c:	8f 93       	push	r24
   1270e:	8c 81       	ldd	r24, Y+4	; 0x04
   12710:	8f 93       	push	r24
   12712:	8b 81       	ldd	r24, Y+3	; 0x03
   12714:	8f 93       	push	r24
   12716:	88 85       	ldd	r24, Y+8	; 0x08
   12718:	8f 93       	push	r24
   1271a:	8f 81       	ldd	r24, Y+7	; 0x07
   1271c:	8f 93       	push	r24
   1271e:	89 eb       	ldi	r24, 0xB9	; 185
   12720:	9b e2       	ldi	r25, 0x2B	; 43
   12722:	89 2f       	mov	r24, r25
   12724:	8f 93       	push	r24
   12726:	89 eb       	ldi	r24, 0xB9	; 185
   12728:	9b e2       	ldi	r25, 0x2B	; 43
   1272a:	8f 93       	push	r24
   1272c:	0f 94 0b 35 	call	0x26a16	; 0x26a16 <sprintf_P>
   12730:	2d b7       	in	r18, 0x3d	; 61
   12732:	3e b7       	in	r19, 0x3e	; 62
   12734:	28 5f       	subi	r18, 0xF8	; 248
   12736:	3f 4f       	sbci	r19, 0xFF	; 255
   12738:	cd bf       	out	0x3d, r28	; 61
   1273a:	de bf       	out	0x3e, r29	; 62
   1273c:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   12740:	80 91 b8 2b 	lds	r24, 0x2BB8	; 0x802bb8 <g_twi2_m_data>
   12744:	88 2f       	mov	r24, r24
   12746:	90 e0       	ldi	r25, 0x00	; 0
   12748:	01 96       	adiw	r24, 0x01	; 1
   1274a:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   1274e:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12752:	6e e2       	ldi	r22, 0x2E	; 46
   12754:	70 e2       	ldi	r23, 0x20	; 32
   12756:	80 e8       	ldi	r24, 0x80	; 128
   12758:	94 e0       	ldi	r25, 0x04	; 4
   1275a:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   1275e:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   12762:	dc 01       	movw	r26, r24
   12764:	cb 01       	movw	r24, r22
   12766:	1c 01       	movw	r2, r24
   12768:	2d 01       	movw	r4, r26
   1276a:	61 2c       	mov	r6, r1
   1276c:	71 2c       	mov	r7, r1
   1276e:	43 01       	movw	r8, r6
   12770:	0f 2e       	mov	r0, r31
   12772:	f6 e0       	ldi	r31, 0x06	; 6
   12774:	af 2e       	mov	r10, r31
   12776:	f0 2d       	mov	r31, r0
   12778:	b1 2c       	mov	r11, r1
   1277a:	c1 2c       	mov	r12, r1
   1277c:	d1 2c       	mov	r13, r1
   1277e:	e1 2c       	mov	r14, r1
   12780:	f1 2c       	mov	r15, r1
   12782:	00 e0       	ldi	r16, 0x00	; 0
   12784:	10 e0       	ldi	r17, 0x00	; 0
   12786:	22 2d       	mov	r18, r2
   12788:	33 2d       	mov	r19, r3
   1278a:	44 2d       	mov	r20, r4
   1278c:	55 2d       	mov	r21, r5
   1278e:	66 2d       	mov	r22, r6
   12790:	77 2d       	mov	r23, r7
   12792:	88 2d       	mov	r24, r8
   12794:	99 2d       	mov	r25, r9
   12796:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   1279a:	22 2e       	mov	r2, r18
   1279c:	33 2e       	mov	r3, r19
   1279e:	44 2e       	mov	r4, r20
   127a0:	55 2e       	mov	r5, r21
   127a2:	66 2e       	mov	r6, r22
   127a4:	77 2e       	mov	r7, r23
   127a6:	88 2e       	mov	r8, r24
   127a8:	99 2e       	mov	r9, r25
   127aa:	a2 2c       	mov	r10, r2
   127ac:	b3 2c       	mov	r11, r3
   127ae:	c4 2c       	mov	r12, r4
   127b0:	d5 2c       	mov	r13, r5
   127b2:	e6 2c       	mov	r14, r6
   127b4:	f7 2c       	mov	r15, r7
   127b6:	08 2d       	mov	r16, r8
   127b8:	19 2d       	mov	r17, r9
   127ba:	2a 2d       	mov	r18, r10
   127bc:	3b 2d       	mov	r19, r11
   127be:	4c 2d       	mov	r20, r12
   127c0:	5d 2d       	mov	r21, r13
   127c2:	6e 2d       	mov	r22, r14
   127c4:	7f 2d       	mov	r23, r15
   127c6:	80 2f       	mov	r24, r16
   127c8:	91 2f       	mov	r25, r17
   127ca:	21 5c       	subi	r18, 0xC1	; 193
   127cc:	3d 4b       	sbci	r19, 0xBD	; 189
   127ce:	40 4f       	sbci	r20, 0xF0	; 240
   127d0:	5f 4f       	sbci	r21, 0xFF	; 255
   127d2:	6f 4f       	sbci	r22, 0xFF	; 255
   127d4:	7f 4f       	sbci	r23, 0xFF	; 255
   127d6:	8f 4f       	sbci	r24, 0xFF	; 255
   127d8:	9f 4f       	sbci	r25, 0xFF	; 255
   127da:	a2 2e       	mov	r10, r18
   127dc:	b3 2e       	mov	r11, r19
   127de:	c4 2e       	mov	r12, r20
   127e0:	d5 2e       	mov	r13, r21
   127e2:	e6 2e       	mov	r14, r22
   127e4:	f7 2e       	mov	r15, r23
   127e6:	08 2f       	mov	r16, r24
   127e8:	19 2f       	mov	r17, r25
   127ea:	2a 2d       	mov	r18, r10
   127ec:	3b 2d       	mov	r19, r11
   127ee:	4c 2d       	mov	r20, r12
   127f0:	5d 2d       	mov	r21, r13
   127f2:	6e 2d       	mov	r22, r14
   127f4:	7f 2d       	mov	r23, r15
   127f6:	80 2f       	mov	r24, r16
   127f8:	91 2f       	mov	r25, r17
   127fa:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   127fe:	dc 01       	movw	r26, r24
   12800:	cb 01       	movw	r24, r22
   12802:	20 e0       	ldi	r18, 0x00	; 0
   12804:	34 e2       	ldi	r19, 0x24	; 36
   12806:	44 e7       	ldi	r20, 0x74	; 116
   12808:	59 e4       	ldi	r21, 0x49	; 73
   1280a:	bc 01       	movw	r22, r24
   1280c:	cd 01       	movw	r24, r26
   1280e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   12812:	dc 01       	movw	r26, r24
   12814:	cb 01       	movw	r24, r22
   12816:	bc 01       	movw	r22, r24
   12818:	cd 01       	movw	r24, r26
   1281a:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   1281e:	a2 2e       	mov	r10, r18
   12820:	b3 2e       	mov	r11, r19
   12822:	c4 2e       	mov	r12, r20
   12824:	d5 2e       	mov	r13, r21
   12826:	e6 2e       	mov	r14, r22
   12828:	f7 2e       	mov	r15, r23
   1282a:	08 2f       	mov	r16, r24
   1282c:	19 2f       	mov	r17, r25
   1282e:	d6 01       	movw	r26, r12
   12830:	c5 01       	movw	r24, r10
   12832:	bc 01       	movw	r22, r24
   12834:	cd 01       	movw	r24, r26
   12836:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
	}
}
   1283a:	00 00       	nop
   1283c:	28 96       	adiw	r28, 0x08	; 8
   1283e:	cd bf       	out	0x3d, r28	; 61
   12840:	de bf       	out	0x3e, r29	; 62
   12842:	df 91       	pop	r29
   12844:	cf 91       	pop	r28
   12846:	1f 91       	pop	r17
   12848:	0f 91       	pop	r16
   1284a:	ff 90       	pop	r15
   1284c:	ef 90       	pop	r14
   1284e:	df 90       	pop	r13
   12850:	cf 90       	pop	r12
   12852:	bf 90       	pop	r11
   12854:	af 90       	pop	r10
   12856:	9f 90       	pop	r9
   12858:	8f 90       	pop	r8
   1285a:	7f 90       	pop	r7
   1285c:	6f 90       	pop	r6
   1285e:	5f 90       	pop	r5
   12860:	4f 90       	pop	r4
   12862:	3f 90       	pop	r3
   12864:	2f 90       	pop	r2
   12866:	08 95       	ret

00012868 <task_twi2_lcd__pll>:


static void task_twi2_lcd__pll(void)
{
   12868:	ef 92       	push	r14
   1286a:	0f 93       	push	r16
   1286c:	cf 93       	push	r28
   1286e:	df 93       	push	r29
   12870:	cd b7       	in	r28, 0x3d	; 61
   12872:	de b7       	in	r29, 0x3e	; 62
   12874:	2b 97       	sbiw	r28, 0x0b	; 11
   12876:	cd bf       	out	0x3d, r28	; 61
   12878:	de bf       	out	0x3e, r29	; 62
	const uint8_t size_x	= 240U;
   1287a:	80 ef       	ldi	r24, 0xF0	; 240
   1287c:	89 83       	std	Y+1, r24	; 0x01
	const uint8_t size_y	= 128U;
   1287e:	80 e8       	ldi	r24, 0x80	; 128
   12880:	8a 83       	std	Y+2, r24	; 0x02
	const uint8_t width		= 3U;
   12882:	83 e0       	ldi	r24, 0x03	; 3
   12884:	8b 83       	std	Y+3, r24	; 0x03
	const uint8_t pos_y_top	= 13U;
   12886:	8d e0       	ldi	r24, 0x0D	; 13
   12888:	8c 83       	std	Y+4, r24	; 0x04
	const uint8_t pos_y_mul	= (size_y - pos_y_top) >> 1;
   1288a:	8a 81       	ldd	r24, Y+2	; 0x02
   1288c:	28 2f       	mov	r18, r24
   1288e:	30 e0       	ldi	r19, 0x00	; 0
   12890:	8c 81       	ldd	r24, Y+4	; 0x04
   12892:	88 2f       	mov	r24, r24
   12894:	90 e0       	ldi	r25, 0x00	; 0
   12896:	a9 01       	movw	r20, r18
   12898:	48 1b       	sub	r20, r24
   1289a:	59 0b       	sbc	r21, r25
   1289c:	ca 01       	movw	r24, r20
   1289e:	95 95       	asr	r25
   128a0:	87 95       	ror	r24
   128a2:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t pos_y_mid	= pos_y_mul + pos_y_top;
   128a4:	9d 81       	ldd	r25, Y+5	; 0x05
   128a6:	8c 81       	ldd	r24, Y+4	; 0x04
   128a8:	89 0f       	add	r24, r25
   128aa:	8e 83       	std	Y+6, r24	; 0x06

	if (twi2_waitUntilReady(false)) {
   128ac:	80 e0       	ldi	r24, 0x00	; 0
   128ae:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   128b2:	88 23       	and	r24, r24
   128b4:	09 f4       	brne	.+2      	; 0x128b8 <task_twi2_lcd__pll+0x50>
   128b6:	78 c0       	rjmp	.+240    	; 0x129a8 <task_twi2_lcd__pll+0x140>
		if (g_1pps_printtwi_avail) {
   128b8:	80 91 e5 25 	lds	r24, 0x25E5	; 0x8025e5 <g_1pps_printtwi_avail>
   128bc:	88 23       	and	r24, r24
   128be:	09 f4       	brne	.+2      	; 0x128c2 <task_twi2_lcd__pll+0x5a>
   128c0:	73 c0       	rjmp	.+230    	; 0x129a8 <task_twi2_lcd__pll+0x140>
			/* Get timer for phase */
			int16_t l_pll_lo;
			{
				irqflags_t flags = cpu_irq_save();
   128c2:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   128c6:	8f 83       	std	Y+7, r24	; 0x07
				l_pll_lo = g_1pps_last_lo - C_TCC1_MEAN_OFFSET;
   128c8:	80 91 c8 25 	lds	r24, 0x25C8	; 0x8025c8 <g_1pps_last_lo>
   128cc:	90 91 c9 25 	lds	r25, 0x25C9	; 0x8025c9 <g_1pps_last_lo+0x1>
   128d0:	88 5e       	subi	r24, 0xE8	; 232
   128d2:	93 40       	sbci	r25, 0x03	; 3
   128d4:	88 87       	std	Y+8, r24	; 0x08
   128d6:	99 87       	std	Y+9, r25	; 0x09
				cpu_irq_restore(flags);
   128d8:	8f 81       	ldd	r24, Y+7	; 0x07
   128da:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>

				g_1pps_printtwi_avail = false;
   128de:	10 92 e5 25 	sts	0x25E5, r1	; 0x8025e5 <g_1pps_printtwi_avail>
			}

			/* LED green/red */
			twi2_set_leds(g_1pps_led);
   128e2:	80 91 e8 25 	lds	r24, 0x25E8	; 0x8025e8 <g_1pps_led>
   128e6:	0e 94 8b 66 	call	0xcd16	; 0xcd16 <twi2_set_leds>

			/* Clear old line */
			task_twi2_lcd_rect(size_x - width, pos_y_top, width, size_y - pos_y_top, true, GFX_PIXEL_CLR);
   128ea:	9a 81       	ldd	r25, Y+2	; 0x02
   128ec:	8c 81       	ldd	r24, Y+4	; 0x04
   128ee:	29 2f       	mov	r18, r25
   128f0:	28 1b       	sub	r18, r24
   128f2:	99 81       	ldd	r25, Y+1	; 0x01
   128f4:	8b 81       	ldd	r24, Y+3	; 0x03
   128f6:	59 2f       	mov	r21, r25
   128f8:	58 1b       	sub	r21, r24
   128fa:	85 2f       	mov	r24, r21
   128fc:	e1 2c       	mov	r14, r1
   128fe:	01 e0       	ldi	r16, 0x01	; 1
   12900:	4b 81       	ldd	r20, Y+3	; 0x03
   12902:	6c 81       	ldd	r22, Y+4	; 0x04
   12904:	d5 d8       	rcall	.-3670   	; 0x11ab0 <task_twi2_lcd_rect>

			/* Draw new line */
			if (l_pll_lo >= 0) {
   12906:	88 85       	ldd	r24, Y+8	; 0x08
   12908:	99 85       	ldd	r25, Y+9	; 0x09
   1290a:	99 23       	and	r25, r25
   1290c:	44 f1       	brlt	.+80     	; 0x1295e <task_twi2_lcd__pll+0xf6>
				/* Positive phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
   1290e:	8d 81       	ldd	r24, Y+5	; 0x05
   12910:	28 2f       	mov	r18, r24
   12912:	30 e0       	ldi	r19, 0x00	; 0
   12914:	88 85       	ldd	r24, Y+8	; 0x08
   12916:	99 85       	ldd	r25, Y+9	; 0x09
   12918:	82 0f       	add	r24, r18
   1291a:	93 1f       	adc	r25, r19
   1291c:	09 2e       	mov	r0, r25
   1291e:	00 0c       	add	r0, r0
   12920:	aa 0b       	sbc	r26, r26
   12922:	bb 0b       	sbc	r27, r27
   12924:	2d 81       	ldd	r18, Y+5	; 0x05
   12926:	22 2f       	mov	r18, r18
   12928:	30 e0       	ldi	r19, 0x00	; 0
   1292a:	40 e0       	ldi	r20, 0x00	; 0
   1292c:	50 e0       	ldi	r21, 0x00	; 0
   1292e:	bc 01       	movw	r22, r24
   12930:	cd 01       	movw	r24, r26
   12932:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   12936:	dc 01       	movw	r26, r24
   12938:	cb 01       	movw	r24, r22
   1293a:	8a 87       	std	Y+10, r24	; 0x0a
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);
   1293c:	9e 81       	ldd	r25, Y+6	; 0x06
   1293e:	8a 85       	ldd	r24, Y+10	; 0x0a
   12940:	39 2f       	mov	r19, r25
   12942:	38 1b       	sub	r19, r24
   12944:	99 81       	ldd	r25, Y+1	; 0x01
   12946:	8b 81       	ldd	r24, Y+3	; 0x03
   12948:	29 2f       	mov	r18, r25
   1294a:	28 1b       	sub	r18, r24
   1294c:	82 2f       	mov	r24, r18
   1294e:	ee 24       	eor	r14, r14
   12950:	e3 94       	inc	r14
   12952:	00 e0       	ldi	r16, 0x00	; 0
   12954:	2a 85       	ldd	r18, Y+10	; 0x0a
   12956:	4b 81       	ldd	r20, Y+3	; 0x03
   12958:	63 2f       	mov	r22, r19
   1295a:	aa d8       	rcall	.-3756   	; 0x11ab0 <task_twi2_lcd_rect>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
			}
		}
	}
}
   1295c:	25 c0       	rjmp	.+74     	; 0x129a8 <task_twi2_lcd__pll+0x140>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);

			} else {
				/* Negative phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
   1295e:	8d 81       	ldd	r24, Y+5	; 0x05
   12960:	28 2f       	mov	r18, r24
   12962:	30 e0       	ldi	r19, 0x00	; 0
   12964:	88 85       	ldd	r24, Y+8	; 0x08
   12966:	99 85       	ldd	r25, Y+9	; 0x09
   12968:	a9 01       	movw	r20, r18
   1296a:	48 1b       	sub	r20, r24
   1296c:	59 0b       	sbc	r21, r25
   1296e:	ca 01       	movw	r24, r20
   12970:	09 2e       	mov	r0, r25
   12972:	00 0c       	add	r0, r0
   12974:	aa 0b       	sbc	r26, r26
   12976:	bb 0b       	sbc	r27, r27
   12978:	2d 81       	ldd	r18, Y+5	; 0x05
   1297a:	22 2f       	mov	r18, r18
   1297c:	30 e0       	ldi	r19, 0x00	; 0
   1297e:	40 e0       	ldi	r20, 0x00	; 0
   12980:	50 e0       	ldi	r21, 0x00	; 0
   12982:	bc 01       	movw	r22, r24
   12984:	cd 01       	movw	r24, r26
   12986:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   1298a:	dc 01       	movw	r26, r24
   1298c:	cb 01       	movw	r24, r22
   1298e:	8b 87       	std	Y+11, r24	; 0x0b
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
   12990:	99 81       	ldd	r25, Y+1	; 0x01
   12992:	8b 81       	ldd	r24, Y+3	; 0x03
   12994:	59 2f       	mov	r21, r25
   12996:	58 1b       	sub	r21, r24
   12998:	85 2f       	mov	r24, r21
   1299a:	ee 24       	eor	r14, r14
   1299c:	e3 94       	inc	r14
   1299e:	00 e0       	ldi	r16, 0x00	; 0
   129a0:	2b 85       	ldd	r18, Y+11	; 0x0b
   129a2:	4b 81       	ldd	r20, Y+3	; 0x03
   129a4:	6e 81       	ldd	r22, Y+6	; 0x06
   129a6:	84 d8       	rcall	.-3832   	; 0x11ab0 <task_twi2_lcd_rect>
			}
		}
	}
}
   129a8:	00 00       	nop
   129aa:	2b 96       	adiw	r28, 0x0b	; 11
   129ac:	cd bf       	out	0x3d, r28	; 61
   129ae:	de bf       	out	0x3e, r29	; 62
   129b0:	df 91       	pop	r29
   129b2:	cf 91       	pop	r28
   129b4:	0f 91       	pop	r16
   129b6:	ef 90       	pop	r14
   129b8:	08 95       	ret

000129ba <task_twi2_lcd__cpu1>:


/* TWI2 - LCD Port */
void task_twi2_lcd__cpu1(uint8_t col_left)
{
   129ba:	2f 92       	push	r2
   129bc:	3f 92       	push	r3
   129be:	4f 92       	push	r4
   129c0:	5f 92       	push	r5
   129c2:	6f 92       	push	r6
   129c4:	7f 92       	push	r7
   129c6:	8f 92       	push	r8
   129c8:	9f 92       	push	r9
   129ca:	af 92       	push	r10
   129cc:	bf 92       	push	r11
   129ce:	cf 92       	push	r12
   129d0:	df 92       	push	r13
   129d2:	ef 92       	push	r14
   129d4:	ff 92       	push	r15
   129d6:	0f 93       	push	r16
   129d8:	1f 93       	push	r17
   129da:	cf 93       	push	r28
   129dc:	df 93       	push	r29
   129de:	cd b7       	in	r28, 0x3d	; 61
   129e0:	de b7       	in	r29, 0x3e	; 62
   129e2:	63 97       	sbiw	r28, 0x13	; 19
   129e4:	cd bf       	out	0x3d, r28	; 61
   129e6:	de bf       	out	0x3e, r29	; 62
   129e8:	8b 8b       	std	Y+19, r24	; 0x13
	static uint8_t	s_month				= 255;
	static uint16_t	s_year				= 0;
	static int16_t	s_adc_temp_deg_100	= 0;
	static int16_t	s_adc_5v0_volt_1000	= 0;

	if (twi2_waitUntilReady(false)) {
   129ea:	80 e0       	ldi	r24, 0x00	; 0
   129ec:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   129f0:	88 23       	and	r24, r24
   129f2:	09 f4       	brne	.+2      	; 0x129f6 <task_twi2_lcd__cpu1+0x3c>
   129f4:	b8 c1       	rjmp	.+880    	; 0x12d66 <task_twi2_lcd__cpu1+0x3ac>
		int16_t l_adc_temp_deg_100;
		int16_t l_adc_5v0_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   129f6:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   129fa:	89 83       	std	Y+1, r24	; 0x01
			l_seconds		= g_boot_time_ts;
   129fc:	80 91 c4 25 	lds	r24, 0x25C4	; 0x8025c4 <g_boot_time_ts>
   12a00:	90 91 c5 25 	lds	r25, 0x25C5	; 0x8025c5 <g_boot_time_ts+0x1>
   12a04:	a0 91 c6 25 	lds	r26, 0x25C6	; 0x8025c6 <g_boot_time_ts+0x2>
   12a08:	b0 91 c7 25 	lds	r27, 0x25C7	; 0x8025c7 <g_boot_time_ts+0x3>
   12a0c:	8a 83       	std	Y+2, r24	; 0x02
   12a0e:	9b 83       	std	Y+3, r25	; 0x03
   12a10:	ac 83       	std	Y+4, r26	; 0x04
   12a12:	bd 83       	std	Y+5, r27	; 0x05
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
   12a14:	20 90 bc 25 	lds	r2, 0x25BC	; 0x8025bc <g_milliseconds_cnt64>
   12a18:	30 90 bd 25 	lds	r3, 0x25BD	; 0x8025bd <g_milliseconds_cnt64+0x1>
   12a1c:	40 90 be 25 	lds	r4, 0x25BE	; 0x8025be <g_milliseconds_cnt64+0x2>
   12a20:	50 90 bf 25 	lds	r5, 0x25BF	; 0x8025bf <g_milliseconds_cnt64+0x3>
   12a24:	60 90 c0 25 	lds	r6, 0x25C0	; 0x8025c0 <g_milliseconds_cnt64+0x4>
   12a28:	70 90 c1 25 	lds	r7, 0x25C1	; 0x8025c1 <g_milliseconds_cnt64+0x5>
   12a2c:	80 90 c2 25 	lds	r8, 0x25C2	; 0x8025c2 <g_milliseconds_cnt64+0x6>
   12a30:	90 90 c3 25 	lds	r9, 0x25C3	; 0x8025c3 <g_milliseconds_cnt64+0x7>
   12a34:	0f 2e       	mov	r0, r31
   12a36:	f8 ee       	ldi	r31, 0xE8	; 232
   12a38:	af 2e       	mov	r10, r31
   12a3a:	f0 2d       	mov	r31, r0
   12a3c:	0f 2e       	mov	r0, r31
   12a3e:	f3 e0       	ldi	r31, 0x03	; 3
   12a40:	bf 2e       	mov	r11, r31
   12a42:	f0 2d       	mov	r31, r0
   12a44:	c1 2c       	mov	r12, r1
   12a46:	d1 2c       	mov	r13, r1
   12a48:	e1 2c       	mov	r14, r1
   12a4a:	f1 2c       	mov	r15, r1
   12a4c:	00 e0       	ldi	r16, 0x00	; 0
   12a4e:	10 e0       	ldi	r17, 0x00	; 0
   12a50:	22 2d       	mov	r18, r2
   12a52:	33 2d       	mov	r19, r3
   12a54:	44 2d       	mov	r20, r4
   12a56:	55 2d       	mov	r21, r5
   12a58:	66 2d       	mov	r22, r6
   12a5a:	77 2d       	mov	r23, r7
   12a5c:	88 2d       	mov	r24, r8
   12a5e:	99 2d       	mov	r25, r9
   12a60:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   12a64:	a2 2e       	mov	r10, r18
   12a66:	b3 2e       	mov	r11, r19
   12a68:	c4 2e       	mov	r12, r20
   12a6a:	d5 2e       	mov	r13, r21
   12a6c:	e6 2e       	mov	r14, r22
   12a6e:	f7 2e       	mov	r15, r23
   12a70:	08 2f       	mov	r16, r24
   12a72:	19 2f       	mov	r17, r25
   12a74:	2a 2d       	mov	r18, r10
   12a76:	3b 2d       	mov	r19, r11
   12a78:	4c 2d       	mov	r20, r12
   12a7a:	5d 2d       	mov	r21, r13
   12a7c:	6e 2d       	mov	r22, r14
   12a7e:	7f 2d       	mov	r23, r15
   12a80:	80 2f       	mov	r24, r16
   12a82:	91 2f       	mov	r25, r17
   12a84:	8a 81       	ldd	r24, Y+2	; 0x02
   12a86:	9b 81       	ldd	r25, Y+3	; 0x03
   12a88:	ac 81       	ldd	r26, Y+4	; 0x04
   12a8a:	bd 81       	ldd	r27, Y+5	; 0x05
   12a8c:	82 0f       	add	r24, r18
   12a8e:	93 1f       	adc	r25, r19
   12a90:	a4 1f       	adc	r26, r20
   12a92:	b5 1f       	adc	r27, r21
   12a94:	8a 83       	std	Y+2, r24	; 0x02
   12a96:	9b 83       	std	Y+3, r25	; 0x03
   12a98:	ac 83       	std	Y+4, r26	; 0x04
   12a9a:	bd 83       	std	Y+5, r27	; 0x05
			cpu_irq_restore(flags);
   12a9c:	89 81       	ldd	r24, Y+1	; 0x01
   12a9e:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   12aa2:	20 91 d2 23 	lds	r18, 0x23D2	; 0x8023d2 <s_epoch_secs.8557>
   12aa6:	30 91 d3 23 	lds	r19, 0x23D3	; 0x8023d3 <s_epoch_secs.8557+0x1>
   12aaa:	40 91 d4 23 	lds	r20, 0x23D4	; 0x8023d4 <s_epoch_secs.8557+0x2>
   12aae:	50 91 d5 23 	lds	r21, 0x23D5	; 0x8023d5 <s_epoch_secs.8557+0x3>
   12ab2:	8a 81       	ldd	r24, Y+2	; 0x02
   12ab4:	9b 81       	ldd	r25, Y+3	; 0x03
   12ab6:	ac 81       	ldd	r26, Y+4	; 0x04
   12ab8:	bd 81       	ldd	r27, Y+5	; 0x05
   12aba:	28 17       	cp	r18, r24
   12abc:	39 07       	cpc	r19, r25
   12abe:	4a 07       	cpc	r20, r26
   12ac0:	5b 07       	cpc	r21, r27
   12ac2:	09 f4       	brne	.+2      	; 0x12ac6 <task_twi2_lcd__cpu1+0x10c>
   12ac4:	c3 c0       	rjmp	.+390    	; 0x12c4c <task_twi2_lcd__cpu1+0x292>
   12ac6:	8a 81       	ldd	r24, Y+2	; 0x02
   12ac8:	9b 81       	ldd	r25, Y+3	; 0x03
   12aca:	ac 81       	ldd	r26, Y+4	; 0x04
   12acc:	bd 81       	ldd	r27, Y+5	; 0x05
   12ace:	81 30       	cpi	r24, 0x01	; 1
   12ad0:	9a 4c       	sbci	r25, 0xCA	; 202
   12ad2:	aa 49       	sbci	r26, 0x9A	; 154
   12ad4:	bb 43       	sbci	r27, 0x3B	; 59
   12ad6:	08 f4       	brcc	.+2      	; 0x12ada <task_twi2_lcd__cpu1+0x120>
   12ad8:	b9 c0       	rjmp	.+370    	; 0x12c4c <task_twi2_lcd__cpu1+0x292>
   12ada:	8a 81       	ldd	r24, Y+2	; 0x02
   12adc:	9b 81       	ldd	r25, Y+3	; 0x03
   12ade:	ac 81       	ldd	r26, Y+4	; 0x04
   12ae0:	bd 81       	ldd	r27, Y+5	; 0x05
   12ae2:	81 15       	cp	r24, r1
   12ae4:	94 49       	sbci	r25, 0x94	; 148
   12ae6:	a5 43       	sbci	r26, 0x35	; 53
   12ae8:	b7 47       	sbci	r27, 0x77	; 119
   12aea:	08 f0       	brcs	.+2      	; 0x12aee <task_twi2_lcd__cpu1+0x134>
   12aec:	af c0       	rjmp	.+350    	; 0x12c4c <task_twi2_lcd__cpu1+0x292>
			s_epoch_secs = l_seconds;
   12aee:	8a 81       	ldd	r24, Y+2	; 0x02
   12af0:	9b 81       	ldd	r25, Y+3	; 0x03
   12af2:	ac 81       	ldd	r26, Y+4	; 0x04
   12af4:	bd 81       	ldd	r27, Y+5	; 0x05
   12af6:	80 93 d2 23 	sts	0x23D2, r24	; 0x8023d2 <s_epoch_secs.8557>
   12afa:	90 93 d3 23 	sts	0x23D3, r25	; 0x8023d3 <s_epoch_secs.8557+0x1>
   12afe:	a0 93 d4 23 	sts	0x23D4, r26	; 0x8023d4 <s_epoch_secs.8557+0x2>
   12b02:	b0 93 d5 23 	sts	0x23D5, r27	; 0x8023d5 <s_epoch_secs.8557+0x3>

			struct calendar_date calDat;
			calendar_timestamp_to_date(l_seconds, &calDat);
   12b06:	9e 01       	movw	r18, r28
   12b08:	25 5f       	subi	r18, 0xF5	; 245
   12b0a:	3f 4f       	sbci	r19, 0xFF	; 255
   12b0c:	8a 81       	ldd	r24, Y+2	; 0x02
   12b0e:	9b 81       	ldd	r25, Y+3	; 0x03
   12b10:	ac 81       	ldd	r26, Y+4	; 0x04
   12b12:	bd 81       	ldd	r27, Y+5	; 0x05
   12b14:	a9 01       	movw	r20, r18
   12b16:	bc 01       	movw	r22, r24
   12b18:	cd 01       	movw	r24, r26
   12b1a:	0e 94 bd 4a 	call	0x957a	; 0x957a <calendar_timestamp_to_date>

			if (calDat.second <= 60) {
   12b1e:	8b 85       	ldd	r24, Y+11	; 0x0b
   12b20:	8d 33       	cpi	r24, 0x3D	; 61
   12b22:	60 f4       	brcc	.+24     	; 0x12b3c <task_twi2_lcd__cpu1+0x182>
				task_twi2_lcd_print_format_long_P(17 * 6,  2 * 10 -4, calDat.second,		PM_FORMAT_02LD);
   12b24:	8b 85       	ldd	r24, Y+11	; 0x0b
   12b26:	88 2f       	mov	r24, r24
   12b28:	90 e0       	ldi	r25, 0x00	; 0
   12b2a:	a0 e0       	ldi	r26, 0x00	; 0
   12b2c:	b0 e0       	ldi	r27, 0x00	; 0
   12b2e:	0a e9       	ldi	r16, 0x9A	; 154
   12b30:	16 e3       	ldi	r17, 0x36	; 54
   12b32:	9c 01       	movw	r18, r24
   12b34:	ad 01       	movw	r20, r26
   12b36:	60 e1       	ldi	r22, 0x10	; 16
   12b38:	86 e6       	ldi	r24, 0x66	; 102
   12b3a:	dd dc       	rcall	.-1606   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_minute != calDat.minute) && (calDat.minute <= 59)) {
   12b3c:	9c 85       	ldd	r25, Y+12	; 0x0c
   12b3e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_minute.8558>
   12b42:	98 17       	cp	r25, r24
   12b44:	91 f0       	breq	.+36     	; 0x12b6a <task_twi2_lcd__cpu1+0x1b0>
   12b46:	8c 85       	ldd	r24, Y+12	; 0x0c
   12b48:	8c 33       	cpi	r24, 0x3C	; 60
   12b4a:	78 f4       	brcc	.+30     	; 0x12b6a <task_twi2_lcd__cpu1+0x1b0>
				s_minute = calDat.minute;
   12b4c:	8c 85       	ldd	r24, Y+12	; 0x0c
   12b4e:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8558>
				task_twi2_lcd_print_format_long_P(14 * 6,  2 * 10 -4, calDat.minute,		PM_FORMAT_02LD);
   12b52:	8c 85       	ldd	r24, Y+12	; 0x0c
   12b54:	88 2f       	mov	r24, r24
   12b56:	90 e0       	ldi	r25, 0x00	; 0
   12b58:	a0 e0       	ldi	r26, 0x00	; 0
   12b5a:	b0 e0       	ldi	r27, 0x00	; 0
   12b5c:	0a e9       	ldi	r16, 0x9A	; 154
   12b5e:	16 e3       	ldi	r17, 0x36	; 54
   12b60:	9c 01       	movw	r18, r24
   12b62:	ad 01       	movw	r20, r26
   12b64:	60 e1       	ldi	r22, 0x10	; 16
   12b66:	84 e5       	ldi	r24, 0x54	; 84
   12b68:	c6 dc       	rcall	.-1652   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_hour != calDat.hour) && (calDat.hour <= 23)) {
   12b6a:	9d 85       	ldd	r25, Y+13	; 0x0d
   12b6c:	80 91 08 20 	lds	r24, 0x2008	; 0x802008 <s_hour.8559>
   12b70:	98 17       	cp	r25, r24
   12b72:	91 f0       	breq	.+36     	; 0x12b98 <task_twi2_lcd__cpu1+0x1de>
   12b74:	8d 85       	ldd	r24, Y+13	; 0x0d
   12b76:	88 31       	cpi	r24, 0x18	; 24
   12b78:	78 f4       	brcc	.+30     	; 0x12b98 <task_twi2_lcd__cpu1+0x1de>
				s_hour = calDat.hour;
   12b7a:	8d 85       	ldd	r24, Y+13	; 0x0d
   12b7c:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8559>
				task_twi2_lcd_print_format_long_P(11 * 6,  2 * 10 -4, calDat.hour,			PM_FORMAT_02LD);
   12b80:	8d 85       	ldd	r24, Y+13	; 0x0d
   12b82:	88 2f       	mov	r24, r24
   12b84:	90 e0       	ldi	r25, 0x00	; 0
   12b86:	a0 e0       	ldi	r26, 0x00	; 0
   12b88:	b0 e0       	ldi	r27, 0x00	; 0
   12b8a:	0a e9       	ldi	r16, 0x9A	; 154
   12b8c:	16 e3       	ldi	r17, 0x36	; 54
   12b8e:	9c 01       	movw	r18, r24
   12b90:	ad 01       	movw	r20, r26
   12b92:	60 e1       	ldi	r22, 0x10	; 16
   12b94:	82 e4       	ldi	r24, 0x42	; 66
   12b96:	af dc       	rcall	.-1698   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_date != calDat.date) && (calDat.date <= 30)) {
   12b98:	9e 85       	ldd	r25, Y+14	; 0x0e
   12b9a:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <s_date.8560>
   12b9e:	98 17       	cp	r25, r24
   12ba0:	a9 f0       	breq	.+42     	; 0x12bcc <task_twi2_lcd__cpu1+0x212>
   12ba2:	8e 85       	ldd	r24, Y+14	; 0x0e
   12ba4:	8f 31       	cpi	r24, 0x1F	; 31
   12ba6:	90 f4       	brcc	.+36     	; 0x12bcc <task_twi2_lcd__cpu1+0x212>
				s_date = calDat.date;
   12ba8:	8e 85       	ldd	r24, Y+14	; 0x0e
   12baa:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8560>
				task_twi2_lcd_print_format_long_P( 8 * 6,  2 * 10 -4, calDat.date  + 1,		PM_FORMAT_02LD);
   12bae:	8e 85       	ldd	r24, Y+14	; 0x0e
   12bb0:	88 2f       	mov	r24, r24
   12bb2:	90 e0       	ldi	r25, 0x00	; 0
   12bb4:	01 96       	adiw	r24, 0x01	; 1
   12bb6:	09 2e       	mov	r0, r25
   12bb8:	00 0c       	add	r0, r0
   12bba:	aa 0b       	sbc	r26, r26
   12bbc:	bb 0b       	sbc	r27, r27
   12bbe:	0a e9       	ldi	r16, 0x9A	; 154
   12bc0:	16 e3       	ldi	r17, 0x36	; 54
   12bc2:	9c 01       	movw	r18, r24
   12bc4:	ad 01       	movw	r20, r26
   12bc6:	60 e1       	ldi	r22, 0x10	; 16
   12bc8:	80 e3       	ldi	r24, 0x30	; 48
   12bca:	95 dc       	rcall	.-1750   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_month != calDat.month) && (calDat.month <= 11)) {
   12bcc:	9f 85       	ldd	r25, Y+15	; 0x0f
   12bce:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <s_month.8561>
   12bd2:	98 17       	cp	r25, r24
   12bd4:	a9 f0       	breq	.+42     	; 0x12c00 <task_twi2_lcd__cpu1+0x246>
   12bd6:	8f 85       	ldd	r24, Y+15	; 0x0f
   12bd8:	8c 30       	cpi	r24, 0x0C	; 12
   12bda:	90 f4       	brcc	.+36     	; 0x12c00 <task_twi2_lcd__cpu1+0x246>
				s_month = calDat.month;
   12bdc:	8f 85       	ldd	r24, Y+15	; 0x0f
   12bde:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8561>
				task_twi2_lcd_print_format_long_P( 5 * 6,  2 * 10 -4, calDat.month + 1,		PM_FORMAT_02LD);
   12be2:	8f 85       	ldd	r24, Y+15	; 0x0f
   12be4:	88 2f       	mov	r24, r24
   12be6:	90 e0       	ldi	r25, 0x00	; 0
   12be8:	01 96       	adiw	r24, 0x01	; 1
   12bea:	09 2e       	mov	r0, r25
   12bec:	00 0c       	add	r0, r0
   12bee:	aa 0b       	sbc	r26, r26
   12bf0:	bb 0b       	sbc	r27, r27
   12bf2:	0a e9       	ldi	r16, 0x9A	; 154
   12bf4:	16 e3       	ldi	r17, 0x36	; 54
   12bf6:	9c 01       	movw	r18, r24
   12bf8:	ad 01       	movw	r20, r26
   12bfa:	60 e1       	ldi	r22, 0x10	; 16
   12bfc:	8e e1       	ldi	r24, 0x1E	; 30
   12bfe:	7b dc       	rcall	.-1802   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_year != calDat.year) && (2017 <= calDat.year) && (calDat.year <= 2100)) {
   12c00:	28 89       	ldd	r18, Y+16	; 0x10
   12c02:	39 89       	ldd	r19, Y+17	; 0x11
   12c04:	80 91 d6 23 	lds	r24, 0x23D6	; 0x8023d6 <s_year.8562>
   12c08:	90 91 d7 23 	lds	r25, 0x23D7	; 0x8023d7 <s_year.8562+0x1>
   12c0c:	28 17       	cp	r18, r24
   12c0e:	39 07       	cpc	r19, r25
   12c10:	b1 f1       	breq	.+108    	; 0x12c7e <task_twi2_lcd__cpu1+0x2c4>
   12c12:	88 89       	ldd	r24, Y+16	; 0x10
   12c14:	99 89       	ldd	r25, Y+17	; 0x11
   12c16:	81 3e       	cpi	r24, 0xE1	; 225
   12c18:	97 40       	sbci	r25, 0x07	; 7
   12c1a:	88 f1       	brcs	.+98     	; 0x12c7e <task_twi2_lcd__cpu1+0x2c4>
   12c1c:	88 89       	ldd	r24, Y+16	; 0x10
   12c1e:	99 89       	ldd	r25, Y+17	; 0x11
   12c20:	85 33       	cpi	r24, 0x35	; 53
   12c22:	98 40       	sbci	r25, 0x08	; 8
   12c24:	60 f5       	brcc	.+88     	; 0x12c7e <task_twi2_lcd__cpu1+0x2c4>
				s_year = calDat.year;
   12c26:	88 89       	ldd	r24, Y+16	; 0x10
   12c28:	99 89       	ldd	r25, Y+17	; 0x11
   12c2a:	80 93 d6 23 	sts	0x23D6, r24	; 0x8023d6 <s_year.8562>
   12c2e:	90 93 d7 23 	sts	0x23D7, r25	; 0x8023d7 <s_year.8562+0x1>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
   12c32:	88 89       	ldd	r24, Y+16	; 0x10
   12c34:	99 89       	ldd	r25, Y+17	; 0x11
   12c36:	cc 01       	movw	r24, r24
   12c38:	a0 e0       	ldi	r26, 0x00	; 0
   12c3a:	b0 e0       	ldi	r27, 0x00	; 0
   12c3c:	06 ea       	ldi	r16, 0xA6	; 166
   12c3e:	16 e3       	ldi	r17, 0x36	; 54
   12c40:	9c 01       	movw	r18, r24
   12c42:	ad 01       	movw	r20, r26
   12c44:	60 e1       	ldi	r22, 0x10	; 16
   12c46:	80 e0       	ldi	r24, 0x00	; 0
   12c48:	56 dc       	rcall	.-1876   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   12c4a:	19 c0       	rjmp	.+50     	; 0x12c7e <task_twi2_lcd__cpu1+0x2c4>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
			}

		} else {
			/* Reset static vars */
			s_epoch_secs	= 0UL;
   12c4c:	10 92 d2 23 	sts	0x23D2, r1	; 0x8023d2 <s_epoch_secs.8557>
   12c50:	10 92 d3 23 	sts	0x23D3, r1	; 0x8023d3 <s_epoch_secs.8557+0x1>
   12c54:	10 92 d4 23 	sts	0x23D4, r1	; 0x8023d4 <s_epoch_secs.8557+0x2>
   12c58:	10 92 d5 23 	sts	0x23D5, r1	; 0x8023d5 <s_epoch_secs.8557+0x3>
			s_minute		= 255;
   12c5c:	8f ef       	ldi	r24, 0xFF	; 255
   12c5e:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8558>
			s_hour			= 255;
   12c62:	8f ef       	ldi	r24, 0xFF	; 255
   12c64:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8559>
			s_date			= 255;
   12c68:	8f ef       	ldi	r24, 0xFF	; 255
   12c6a:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8560>
			s_month			= 255;
   12c6e:	8f ef       	ldi	r24, 0xFF	; 255
   12c70:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8561>
			s_year			= 0;
   12c74:	10 92 d6 23 	sts	0x23D6, r1	; 0x8023d6 <s_year.8562>
   12c78:	10 92 d7 23 	sts	0x23D7, r1	; 0x8023d7 <s_year.8562+0x1>
   12c7c:	01 c0       	rjmp	.+2      	; 0x12c80 <task_twi2_lcd__cpu1+0x2c6>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   12c7e:	00 00       	nop
			s_date			= 255;
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
   12c80:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   12c84:	81 e0       	ldi	r24, 0x01	; 1
   12c86:	89 27       	eor	r24, r25
   12c88:	88 23       	and	r24, r24
   12c8a:	09 f0       	breq	.+2      	; 0x12c8e <task_twi2_lcd__cpu1+0x2d4>
   12c8c:	6b c0       	rjmp	.+214    	; 0x12d64 <task_twi2_lcd__cpu1+0x3aa>
			return;
		}

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12c8e:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   12c92:	8e 83       	std	Y+6, r24	; 0x06
			l_adc_temp_deg_100	= g_adc_temp_deg_100;
   12c94:	80 91 8e 29 	lds	r24, 0x298E	; 0x80298e <g_adc_temp_deg_100>
   12c98:	90 91 8f 29 	lds	r25, 0x298F	; 0x80298f <g_adc_temp_deg_100+0x1>
   12c9c:	8f 83       	std	Y+7, r24	; 0x07
   12c9e:	98 87       	std	Y+8, r25	; 0x08
			l_adc_5v0_volt_1000	= g_adc_5v0_volt_1000;
   12ca0:	80 91 84 29 	lds	r24, 0x2984	; 0x802984 <g_adc_5v0_volt_1000>
   12ca4:	90 91 85 29 	lds	r25, 0x2985	; 0x802985 <g_adc_5v0_volt_1000+0x1>
   12ca8:	89 87       	std	Y+9, r24	; 0x09
   12caa:	9a 87       	std	Y+10, r25	; 0x0a
			cpu_irq_restore(flags);
   12cac:	8e 81       	ldd	r24, Y+6	; 0x06
   12cae:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		if (s_adc_temp_deg_100 != l_adc_temp_deg_100) {
   12cb2:	20 91 d8 23 	lds	r18, 0x23D8	; 0x8023d8 <s_adc_temp_deg_100.8563>
   12cb6:	30 91 d9 23 	lds	r19, 0x23D9	; 0x8023d9 <s_adc_temp_deg_100.8563+0x1>
   12cba:	8f 81       	ldd	r24, Y+7	; 0x07
   12cbc:	98 85       	ldd	r25, Y+8	; 0x08
   12cbe:	28 17       	cp	r18, r24
   12cc0:	39 07       	cpc	r19, r25
   12cc2:	19 f1       	breq	.+70     	; 0x12d0a <task_twi2_lcd__cpu1+0x350>
			s_adc_temp_deg_100 = l_adc_temp_deg_100;
   12cc4:	8f 81       	ldd	r24, Y+7	; 0x07
   12cc6:	98 85       	ldd	r25, Y+8	; 0x08
   12cc8:	80 93 d8 23 	sts	0x23D8, r24	; 0x8023d8 <s_adc_temp_deg_100.8563>
   12ccc:	90 93 d9 23 	sts	0x23D9, r25	; 0x8023d9 <s_adc_temp_deg_100.8563+0x1>

			/* ADC_TEMP */
			task_twi2_lcd_print_format_float_P(col_left,  3 * 10, l_adc_temp_deg_100 / 100.f, PM_FORMAT_4F1);
   12cd0:	8f 81       	ldd	r24, Y+7	; 0x07
   12cd2:	98 85       	ldd	r25, Y+8	; 0x08
   12cd4:	09 2e       	mov	r0, r25
   12cd6:	00 0c       	add	r0, r0
   12cd8:	aa 0b       	sbc	r26, r26
   12cda:	bb 0b       	sbc	r27, r27
   12cdc:	bc 01       	movw	r22, r24
   12cde:	cd 01       	movw	r24, r26
   12ce0:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   12ce4:	dc 01       	movw	r26, r24
   12ce6:	cb 01       	movw	r24, r22
   12ce8:	20 e0       	ldi	r18, 0x00	; 0
   12cea:	30 e0       	ldi	r19, 0x00	; 0
   12cec:	48 ec       	ldi	r20, 0xC8	; 200
   12cee:	52 e4       	ldi	r21, 0x42	; 66
   12cf0:	bc 01       	movw	r22, r24
   12cf2:	cd 01       	movw	r24, r26
   12cf4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   12cf8:	dc 01       	movw	r26, r24
   12cfa:	cb 01       	movw	r24, r22
   12cfc:	0b ea       	ldi	r16, 0xAB	; 171
   12cfe:	16 e3       	ldi	r17, 0x36	; 54
   12d00:	9c 01       	movw	r18, r24
   12d02:	ad 01       	movw	r20, r26
   12d04:	6e e1       	ldi	r22, 0x1E	; 30
   12d06:	8b 89       	ldd	r24, Y+19	; 0x13
   12d08:	d2 dc       	rcall	.-1628   	; 0x126ae <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_5v0_volt_1000 != l_adc_5v0_volt_1000) {
   12d0a:	20 91 da 23 	lds	r18, 0x23DA	; 0x8023da <s_adc_5v0_volt_1000.8564>
   12d0e:	30 91 db 23 	lds	r19, 0x23DB	; 0x8023db <s_adc_5v0_volt_1000.8564+0x1>
   12d12:	89 85       	ldd	r24, Y+9	; 0x09
   12d14:	9a 85       	ldd	r25, Y+10	; 0x0a
   12d16:	28 17       	cp	r18, r24
   12d18:	39 07       	cpc	r19, r25
   12d1a:	29 f1       	breq	.+74     	; 0x12d66 <task_twi2_lcd__cpu1+0x3ac>
			s_adc_5v0_volt_1000 = l_adc_5v0_volt_1000;
   12d1c:	89 85       	ldd	r24, Y+9	; 0x09
   12d1e:	9a 85       	ldd	r25, Y+10	; 0x0a
   12d20:	80 93 da 23 	sts	0x23DA, r24	; 0x8023da <s_adc_5v0_volt_1000.8564>
   12d24:	90 93 db 23 	sts	0x23DB, r25	; 0x8023db <s_adc_5v0_volt_1000.8564+0x1>

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12d28:	89 85       	ldd	r24, Y+9	; 0x09
   12d2a:	9a 85       	ldd	r25, Y+10	; 0x0a
   12d2c:	09 2e       	mov	r0, r25
   12d2e:	00 0c       	add	r0, r0
   12d30:	aa 0b       	sbc	r26, r26
   12d32:	bb 0b       	sbc	r27, r27
   12d34:	bc 01       	movw	r22, r24
   12d36:	cd 01       	movw	r24, r26
   12d38:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   12d3c:	dc 01       	movw	r26, r24
   12d3e:	cb 01       	movw	r24, r22
   12d40:	20 e0       	ldi	r18, 0x00	; 0
   12d42:	30 e0       	ldi	r19, 0x00	; 0
   12d44:	4a e7       	ldi	r20, 0x7A	; 122
   12d46:	54 e4       	ldi	r21, 0x44	; 68
   12d48:	bc 01       	movw	r22, r24
   12d4a:	cd 01       	movw	r24, r26
   12d4c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   12d50:	dc 01       	movw	r26, r24
   12d52:	cb 01       	movw	r24, r22
   12d54:	07 eb       	ldi	r16, 0xB7	; 183
   12d56:	16 e3       	ldi	r17, 0x36	; 54
   12d58:	9c 01       	movw	r18, r24
   12d5a:	ad 01       	movw	r20, r26
   12d5c:	68 e2       	ldi	r22, 0x28	; 40
   12d5e:	8b 89       	ldd	r24, Y+19	; 0x13
   12d60:	a6 dc       	rcall	.-1716   	; 0x126ae <task_twi2_lcd_print_format_float_P>
   12d62:	01 c0       	rjmp	.+2      	; 0x12d66 <task_twi2_lcd__cpu1+0x3ac>
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
			return;
   12d64:	00 00       	nop

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
		}
	}
}
   12d66:	63 96       	adiw	r28, 0x13	; 19
   12d68:	cd bf       	out	0x3d, r28	; 61
   12d6a:	de bf       	out	0x3e, r29	; 62
   12d6c:	df 91       	pop	r29
   12d6e:	cf 91       	pop	r28
   12d70:	1f 91       	pop	r17
   12d72:	0f 91       	pop	r16
   12d74:	ff 90       	pop	r15
   12d76:	ef 90       	pop	r14
   12d78:	df 90       	pop	r13
   12d7a:	cf 90       	pop	r12
   12d7c:	bf 90       	pop	r11
   12d7e:	af 90       	pop	r10
   12d80:	9f 90       	pop	r9
   12d82:	8f 90       	pop	r8
   12d84:	7f 90       	pop	r7
   12d86:	6f 90       	pop	r6
   12d88:	5f 90       	pop	r5
   12d8a:	4f 90       	pop	r4
   12d8c:	3f 90       	pop	r3
   12d8e:	2f 90       	pop	r2
   12d90:	08 95       	ret

00012d92 <task_twi2_lcd__cpu2>:

void task_twi2_lcd__cpu2(uint8_t col_left)
{
   12d92:	0f 93       	push	r16
   12d94:	1f 93       	push	r17
   12d96:	cf 93       	push	r28
   12d98:	df 93       	push	r29
   12d9a:	00 d0       	rcall	.+0      	; 0x12d9c <task_twi2_lcd__cpu2+0xa>
   12d9c:	00 d0       	rcall	.+0      	; 0x12d9e <task_twi2_lcd__cpu2+0xc>
   12d9e:	cd b7       	in	r28, 0x3d	; 61
   12da0:	de b7       	in	r29, 0x3e	; 62
   12da2:	8e 83       	std	Y+6, r24	; 0x06
	static int16_t s_adc_vbat_volt_1000 = 0;
	static int16_t s_adc_vctcxo_volt_1000 = 0;

	if (twi2_waitUntilReady(false)) {
   12da4:	80 e0       	ldi	r24, 0x00	; 0
   12da6:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   12daa:	88 23       	and	r24, r24
   12dac:	09 f4       	brne	.+2      	; 0x12db0 <task_twi2_lcd__cpu2+0x1e>
   12dae:	6a c0       	rjmp	.+212    	; 0x12e84 <task_twi2_lcd__cpu2+0xf2>
		int16_t l_adc_vbat_volt_1000;
		int16_t l_adc_vctcxo_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12db0:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   12db4:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
   12db6:	80 91 86 29 	lds	r24, 0x2986	; 0x802986 <g_adc_vbat_volt_1000>
   12dba:	90 91 87 29 	lds	r25, 0x2987	; 0x802987 <g_adc_vbat_volt_1000+0x1>
   12dbe:	8a 83       	std	Y+2, r24	; 0x02
   12dc0:	9b 83       	std	Y+3, r25	; 0x03
			l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
   12dc2:	80 91 82 29 	lds	r24, 0x2982	; 0x802982 <g_adc_vctcxo_volt_1000>
   12dc6:	90 91 83 29 	lds	r25, 0x2983	; 0x802983 <g_adc_vctcxo_volt_1000+0x1>
   12dca:	8c 83       	std	Y+4, r24	; 0x04
   12dcc:	9d 83       	std	Y+5, r25	; 0x05
			cpu_irq_restore(flags);
   12dce:	89 81       	ldd	r24, Y+1	; 0x01
   12dd0:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		if (s_adc_vbat_volt_1000 != l_adc_vbat_volt_1000) {
   12dd4:	20 91 dc 23 	lds	r18, 0x23DC	; 0x8023dc <s_adc_vbat_volt_1000.8574>
   12dd8:	30 91 dd 23 	lds	r19, 0x23DD	; 0x8023dd <s_adc_vbat_volt_1000.8574+0x1>
   12ddc:	8a 81       	ldd	r24, Y+2	; 0x02
   12dde:	9b 81       	ldd	r25, Y+3	; 0x03
   12de0:	28 17       	cp	r18, r24
   12de2:	39 07       	cpc	r19, r25
   12de4:	19 f1       	breq	.+70     	; 0x12e2c <task_twi2_lcd__cpu2+0x9a>
			s_adc_vbat_volt_1000 = l_adc_vbat_volt_1000;
   12de6:	8a 81       	ldd	r24, Y+2	; 0x02
   12de8:	9b 81       	ldd	r25, Y+3	; 0x03
   12dea:	80 93 dc 23 	sts	0x23DC, r24	; 0x8023dc <s_adc_vbat_volt_1000.8574>
   12dee:	90 93 dd 23 	sts	0x23DD, r25	; 0x8023dd <s_adc_vbat_volt_1000.8574+0x1>

			/* ADC_VBAT */
			task_twi2_lcd_print_format_float_P(col_left,  5 * 10, l_adc_vbat_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12df2:	8a 81       	ldd	r24, Y+2	; 0x02
   12df4:	9b 81       	ldd	r25, Y+3	; 0x03
   12df6:	09 2e       	mov	r0, r25
   12df8:	00 0c       	add	r0, r0
   12dfa:	aa 0b       	sbc	r26, r26
   12dfc:	bb 0b       	sbc	r27, r27
   12dfe:	bc 01       	movw	r22, r24
   12e00:	cd 01       	movw	r24, r26
   12e02:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   12e06:	dc 01       	movw	r26, r24
   12e08:	cb 01       	movw	r24, r22
   12e0a:	20 e0       	ldi	r18, 0x00	; 0
   12e0c:	30 e0       	ldi	r19, 0x00	; 0
   12e0e:	4a e7       	ldi	r20, 0x7A	; 122
   12e10:	54 e4       	ldi	r21, 0x44	; 68
   12e12:	bc 01       	movw	r22, r24
   12e14:	cd 01       	movw	r24, r26
   12e16:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   12e1a:	dc 01       	movw	r26, r24
   12e1c:	cb 01       	movw	r24, r22
   12e1e:	07 eb       	ldi	r16, 0xB7	; 183
   12e20:	16 e3       	ldi	r17, 0x36	; 54
   12e22:	9c 01       	movw	r18, r24
   12e24:	ad 01       	movw	r20, r26
   12e26:	62 e3       	ldi	r22, 0x32	; 50
   12e28:	8e 81       	ldd	r24, Y+6	; 0x06
   12e2a:	41 dc       	rcall	.-1918   	; 0x126ae <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_vctcxo_volt_1000 != l_adc_vctcxo_volt_1000) {
   12e2c:	20 91 de 23 	lds	r18, 0x23DE	; 0x8023de <s_adc_vctcxo_volt_1000.8575>
   12e30:	30 91 df 23 	lds	r19, 0x23DF	; 0x8023df <s_adc_vctcxo_volt_1000.8575+0x1>
   12e34:	8c 81       	ldd	r24, Y+4	; 0x04
   12e36:	9d 81       	ldd	r25, Y+5	; 0x05
   12e38:	28 17       	cp	r18, r24
   12e3a:	39 07       	cpc	r19, r25
   12e3c:	19 f1       	breq	.+70     	; 0x12e84 <task_twi2_lcd__cpu2+0xf2>
			s_adc_vctcxo_volt_1000 = l_adc_vctcxo_volt_1000;
   12e3e:	8c 81       	ldd	r24, Y+4	; 0x04
   12e40:	9d 81       	ldd	r25, Y+5	; 0x05
   12e42:	80 93 de 23 	sts	0x23DE, r24	; 0x8023de <s_adc_vctcxo_volt_1000.8575>
   12e46:	90 93 df 23 	sts	0x23DF, r25	; 0x8023df <s_adc_vctcxo_volt_1000.8575+0x1>

			/* ADC_VCTCXO */
			task_twi2_lcd_print_format_float_P(col_left,  6 * 10, l_adc_vctcxo_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12e4a:	8c 81       	ldd	r24, Y+4	; 0x04
   12e4c:	9d 81       	ldd	r25, Y+5	; 0x05
   12e4e:	09 2e       	mov	r0, r25
   12e50:	00 0c       	add	r0, r0
   12e52:	aa 0b       	sbc	r26, r26
   12e54:	bb 0b       	sbc	r27, r27
   12e56:	bc 01       	movw	r22, r24
   12e58:	cd 01       	movw	r24, r26
   12e5a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   12e5e:	dc 01       	movw	r26, r24
   12e60:	cb 01       	movw	r24, r22
   12e62:	20 e0       	ldi	r18, 0x00	; 0
   12e64:	30 e0       	ldi	r19, 0x00	; 0
   12e66:	4a e7       	ldi	r20, 0x7A	; 122
   12e68:	54 e4       	ldi	r21, 0x44	; 68
   12e6a:	bc 01       	movw	r22, r24
   12e6c:	cd 01       	movw	r24, r26
   12e6e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   12e72:	dc 01       	movw	r26, r24
   12e74:	cb 01       	movw	r24, r22
   12e76:	07 eb       	ldi	r16, 0xB7	; 183
   12e78:	16 e3       	ldi	r17, 0x36	; 54
   12e7a:	9c 01       	movw	r18, r24
   12e7c:	ad 01       	movw	r20, r26
   12e7e:	6c e3       	ldi	r22, 0x3C	; 60
   12e80:	8e 81       	ldd	r24, Y+6	; 0x06
   12e82:	15 dc       	rcall	.-2006   	; 0x126ae <task_twi2_lcd_print_format_float_P>
		}
	}
}
   12e84:	00 00       	nop
   12e86:	26 96       	adiw	r28, 0x06	; 6
   12e88:	cd bf       	out	0x3d, r28	; 61
   12e8a:	de bf       	out	0x3e, r29	; 62
   12e8c:	df 91       	pop	r29
   12e8e:	cf 91       	pop	r28
   12e90:	1f 91       	pop	r17
   12e92:	0f 91       	pop	r16
   12e94:	08 95       	ret

00012e96 <task_twi2_lcd__sim1>:
	}
}
#endif

void task_twi2_lcd__sim1(uint8_t col_left)
{
   12e96:	0f 93       	push	r16
   12e98:	1f 93       	push	r17
   12e9a:	cf 93       	push	r28
   12e9c:	df 93       	push	r29
   12e9e:	cd b7       	in	r28, 0x3d	; 61
   12ea0:	de b7       	in	r29, 0x3e	; 62
   12ea2:	a4 97       	sbiw	r28, 0x24	; 36
   12ea4:	cd bf       	out	0x3d, r28	; 61
   12ea6:	de bf       	out	0x3e, r29	; 62
   12ea8:	8c a3       	std	Y+36, r24	; 0x24
	static float	s_gns_lat		= 0.f;
	static float	s_gns_lon		= 0.f;
	static float	s_gns_msl		= 0.f;
	static float	s_gns_speed		= 0.f;

	if (twi2_waitUntilReady(false)) {
   12eaa:	80 e0       	ldi	r24, 0x00	; 0
   12eac:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   12eb0:	88 23       	and	r24, r24
   12eb2:	09 f4       	brne	.+2      	; 0x12eb6 <task_twi2_lcd__sim1+0x20>
   12eb4:	43 c2       	rjmp	.+1158   	; 0x1333c <task_twi2_lcd__sim1+0x4a6>
		char			l_lat_prefix;
		char			l_lon_prefix;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12eb6:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   12eba:	89 83       	std	Y+1, r24	; 0x01
			l_gns_lat			= g_gns_lat;
   12ebc:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_gns_lat>
   12ec0:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <g_gns_lat+0x1>
   12ec4:	a0 91 ee 25 	lds	r26, 0x25EE	; 0x8025ee <g_gns_lat+0x2>
   12ec8:	b0 91 ef 25 	lds	r27, 0x25EF	; 0x8025ef <g_gns_lat+0x3>
   12ecc:	8a 83       	std	Y+2, r24	; 0x02
   12ece:	9b 83       	std	Y+3, r25	; 0x03
   12ed0:	ac 83       	std	Y+4, r26	; 0x04
   12ed2:	bd 83       	std	Y+5, r27	; 0x05
			l_gns_lon			= g_gns_lon;
   12ed4:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <g_gns_lon>
   12ed8:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <g_gns_lon+0x1>
   12edc:	a0 91 f2 25 	lds	r26, 0x25F2	; 0x8025f2 <g_gns_lon+0x2>
   12ee0:	b0 91 f3 25 	lds	r27, 0x25F3	; 0x8025f3 <g_gns_lon+0x3>
   12ee4:	8e 83       	std	Y+6, r24	; 0x06
   12ee6:	9f 83       	std	Y+7, r25	; 0x07
   12ee8:	a8 87       	std	Y+8, r26	; 0x08
   12eea:	b9 87       	std	Y+9, r27	; 0x09
			l_gns_msl_alt_m		= g_gns_msl_alt_m;
   12eec:	80 91 f4 25 	lds	r24, 0x25F4	; 0x8025f4 <g_gns_msl_alt_m>
   12ef0:	90 91 f5 25 	lds	r25, 0x25F5	; 0x8025f5 <g_gns_msl_alt_m+0x1>
   12ef4:	a0 91 f6 25 	lds	r26, 0x25F6	; 0x8025f6 <g_gns_msl_alt_m+0x2>
   12ef8:	b0 91 f7 25 	lds	r27, 0x25F7	; 0x8025f7 <g_gns_msl_alt_m+0x3>
   12efc:	8a 87       	std	Y+10, r24	; 0x0a
   12efe:	9b 87       	std	Y+11, r25	; 0x0b
   12f00:	ac 87       	std	Y+12, r26	; 0x0c
   12f02:	bd 87       	std	Y+13, r27	; 0x0d
			l_gns_speed_kmPh	= g_gns_speed_kmPh;
   12f04:	80 91 f8 25 	lds	r24, 0x25F8	; 0x8025f8 <g_gns_speed_kmPh>
   12f08:	90 91 f9 25 	lds	r25, 0x25F9	; 0x8025f9 <g_gns_speed_kmPh+0x1>
   12f0c:	a0 91 fa 25 	lds	r26, 0x25FA	; 0x8025fa <g_gns_speed_kmPh+0x2>
   12f10:	b0 91 fb 25 	lds	r27, 0x25FB	; 0x8025fb <g_gns_speed_kmPh+0x3>
   12f14:	8e 87       	std	Y+14, r24	; 0x0e
   12f16:	9f 87       	std	Y+15, r25	; 0x0f
   12f18:	a8 8b       	std	Y+16, r26	; 0x10
   12f1a:	b9 8b       	std	Y+17, r27	; 0x11
			cpu_irq_restore(flags);
   12f1c:	89 81       	ldd	r24, Y+1	; 0x01
   12f1e:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		/* Latitude */
		if (s_gns_lat != l_gns_lat) {
   12f22:	80 91 e0 23 	lds	r24, 0x23E0	; 0x8023e0 <s_gns_lat.8582>
   12f26:	90 91 e1 23 	lds	r25, 0x23E1	; 0x8023e1 <s_gns_lat.8582+0x1>
   12f2a:	a0 91 e2 23 	lds	r26, 0x23E2	; 0x8023e2 <s_gns_lat.8582+0x2>
   12f2e:	b0 91 e3 23 	lds	r27, 0x23E3	; 0x8023e3 <s_gns_lat.8582+0x3>
   12f32:	2a 81       	ldd	r18, Y+2	; 0x02
   12f34:	3b 81       	ldd	r19, Y+3	; 0x03
   12f36:	4c 81       	ldd	r20, Y+4	; 0x04
   12f38:	5d 81       	ldd	r21, Y+5	; 0x05
   12f3a:	bc 01       	movw	r22, r24
   12f3c:	cd 01       	movw	r24, r26
   12f3e:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   12f42:	88 23       	and	r24, r24
   12f44:	09 f4       	brne	.+2      	; 0x12f48 <task_twi2_lcd__sim1+0xb2>
   12f46:	a1 c0       	rjmp	.+322    	; 0x1308a <task_twi2_lcd__sim1+0x1f4>
			s_gns_lat  = l_gns_lat;
   12f48:	8a 81       	ldd	r24, Y+2	; 0x02
   12f4a:	9b 81       	ldd	r25, Y+3	; 0x03
   12f4c:	ac 81       	ldd	r26, Y+4	; 0x04
   12f4e:	bd 81       	ldd	r27, Y+5	; 0x05
   12f50:	80 93 e0 23 	sts	0x23E0, r24	; 0x8023e0 <s_gns_lat.8582>
   12f54:	90 93 e1 23 	sts	0x23E1, r25	; 0x8023e1 <s_gns_lat.8582+0x1>
   12f58:	a0 93 e2 23 	sts	0x23E2, r26	; 0x8023e2 <s_gns_lat.8582+0x2>
   12f5c:	b0 93 e3 23 	sts	0x23E3, r27	; 0x8023e3 <s_gns_lat.8582+0x3>
			l_lat_prefix = l_gns_lat >= 0.f ?  'N' : 'S';
   12f60:	20 e0       	ldi	r18, 0x00	; 0
   12f62:	30 e0       	ldi	r19, 0x00	; 0
   12f64:	a9 01       	movw	r20, r18
   12f66:	6a 81       	ldd	r22, Y+2	; 0x02
   12f68:	7b 81       	ldd	r23, Y+3	; 0x03
   12f6a:	8c 81       	ldd	r24, Y+4	; 0x04
   12f6c:	9d 81       	ldd	r25, Y+5	; 0x05
   12f6e:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   12f72:	88 23       	and	r24, r24
   12f74:	14 f0       	brlt	.+4      	; 0x12f7a <task_twi2_lcd__sim1+0xe4>
   12f76:	8e e4       	ldi	r24, 0x4E	; 78
   12f78:	01 c0       	rjmp	.+2      	; 0x12f7c <task_twi2_lcd__sim1+0xe6>
   12f7a:	83 e5       	ldi	r24, 0x53	; 83
   12f7c:	8a 8b       	std	Y+18, r24	; 0x12
			l_gns_lat += 0.000005f;
   12f7e:	2c ea       	ldi	r18, 0xAC	; 172
   12f80:	35 ec       	ldi	r19, 0xC5	; 197
   12f82:	47 ea       	ldi	r20, 0xA7	; 167
   12f84:	56 e3       	ldi	r21, 0x36	; 54
   12f86:	6a 81       	ldd	r22, Y+2	; 0x02
   12f88:	7b 81       	ldd	r23, Y+3	; 0x03
   12f8a:	8c 81       	ldd	r24, Y+4	; 0x04
   12f8c:	9d 81       	ldd	r25, Y+5	; 0x05
   12f8e:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   12f92:	dc 01       	movw	r26, r24
   12f94:	cb 01       	movw	r24, r22
   12f96:	8a 83       	std	Y+2, r24	; 0x02
   12f98:	9b 83       	std	Y+3, r25	; 0x03
   12f9a:	ac 83       	std	Y+4, r26	; 0x04
   12f9c:	bd 83       	std	Y+5, r27	; 0x05
			task_twi2_lcd_print_format_c(       0 * 6,  7 * 10, l_lat_prefix);
   12f9e:	4a 89       	ldd	r20, Y+18	; 0x12
   12fa0:	66 e4       	ldi	r22, 0x46	; 70
   12fa2:	80 e0       	ldi	r24, 0x00	; 0
   12fa4:	ea d9       	rcall	.-3116   	; 0x1237a <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  2 * 6,  7 * 10, (long) abs(l_gns_lat), PM_FORMAT_02LD);
   12fa6:	6a 81       	ldd	r22, Y+2	; 0x02
   12fa8:	7b 81       	ldd	r23, Y+3	; 0x03
   12faa:	8c 81       	ldd	r24, Y+4	; 0x04
   12fac:	9d 81       	ldd	r25, Y+5	; 0x05
   12fae:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   12fb2:	dc 01       	movw	r26, r24
   12fb4:	cb 01       	movw	r24, r22
   12fb6:	99 23       	and	r25, r25
   12fb8:	1c f4       	brge	.+6      	; 0x12fc0 <task_twi2_lcd__sim1+0x12a>
   12fba:	91 95       	neg	r25
   12fbc:	81 95       	neg	r24
   12fbe:	91 09       	sbc	r25, r1
   12fc0:	09 2e       	mov	r0, r25
   12fc2:	00 0c       	add	r0, r0
   12fc4:	aa 0b       	sbc	r26, r26
   12fc6:	bb 0b       	sbc	r27, r27
   12fc8:	0a e9       	ldi	r16, 0x9A	; 154
   12fca:	16 e3       	ldi	r17, 0x36	; 54
   12fcc:	9c 01       	movw	r18, r24
   12fce:	ad 01       	movw	r20, r26
   12fd0:	66 e4       	ldi	r22, 0x46	; 70
   12fd2:	8c e0       	ldi	r24, 0x0C	; 12
   12fd4:	90 da       	rcall	.-2784   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(       4 * 6,  7 * 10, '.');
   12fd6:	4e e2       	ldi	r20, 0x2E	; 46
   12fd8:	66 e4       	ldi	r22, 0x46	; 70
   12fda:	88 e1       	ldi	r24, 0x18	; 24
   12fdc:	ce d9       	rcall	.-3172   	; 0x1237a <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat;
   12fde:	20 e0       	ldi	r18, 0x00	; 0
   12fe0:	30 e0       	ldi	r19, 0x00	; 0
   12fe2:	a9 01       	movw	r20, r18
   12fe4:	6a 81       	ldd	r22, Y+2	; 0x02
   12fe6:	7b 81       	ldd	r23, Y+3	; 0x03
   12fe8:	8c 81       	ldd	r24, Y+4	; 0x04
   12fea:	9d 81       	ldd	r25, Y+5	; 0x05
   12fec:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   12ff0:	88 23       	and	r24, r24
   12ff2:	2c f0       	brlt	.+10     	; 0x12ffe <task_twi2_lcd__sim1+0x168>
   12ff4:	8a 81       	ldd	r24, Y+2	; 0x02
   12ff6:	9b 81       	ldd	r25, Y+3	; 0x03
   12ff8:	ac 81       	ldd	r26, Y+4	; 0x04
   12ffa:	bd 81       	ldd	r27, Y+5	; 0x05
   12ffc:	05 c0       	rjmp	.+10     	; 0x13008 <task_twi2_lcd__sim1+0x172>
   12ffe:	8a 81       	ldd	r24, Y+2	; 0x02
   13000:	9b 81       	ldd	r25, Y+3	; 0x03
   13002:	ac 81       	ldd	r26, Y+4	; 0x04
   13004:	bd 81       	ldd	r27, Y+5	; 0x05
   13006:	b0 58       	subi	r27, 0x80	; 128
   13008:	8b 8b       	std	Y+19, r24	; 0x13
   1300a:	9c 8b       	std	Y+20, r25	; 0x14
   1300c:	ad 8b       	std	Y+21, r26	; 0x15
   1300e:	be 8b       	std	Y+22, r27	; 0x16
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   13010:	6b 89       	ldd	r22, Y+19	; 0x13
   13012:	7c 89       	ldd	r23, Y+20	; 0x14
   13014:	8d 89       	ldd	r24, Y+21	; 0x15
   13016:	9e 89       	ldd	r25, Y+22	; 0x16
   13018:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1301c:	dc 01       	movw	r26, r24
   1301e:	cb 01       	movw	r24, r22
   13020:	09 2e       	mov	r0, r25
   13022:	00 0c       	add	r0, r0
   13024:	aa 0b       	sbc	r26, r26
   13026:	bb 0b       	sbc	r27, r27
   13028:	bc 01       	movw	r22, r24
   1302a:	cd 01       	movw	r24, r26
   1302c:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13030:	dc 01       	movw	r26, r24
   13032:	cb 01       	movw	r24, r22
   13034:	9c 01       	movw	r18, r24
   13036:	ad 01       	movw	r20, r26
   13038:	6b 89       	ldd	r22, Y+19	; 0x13
   1303a:	7c 89       	ldd	r23, Y+20	; 0x14
   1303c:	8d 89       	ldd	r24, Y+21	; 0x15
   1303e:	9e 89       	ldd	r25, Y+22	; 0x16
   13040:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   13044:	dc 01       	movw	r26, r24
   13046:	cb 01       	movw	r24, r22
   13048:	20 e0       	ldi	r18, 0x00	; 0
   1304a:	30 e5       	ldi	r19, 0x50	; 80
   1304c:	43 ec       	ldi	r20, 0xC3	; 195
   1304e:	57 e4       	ldi	r21, 0x47	; 71
   13050:	bc 01       	movw	r22, r24
   13052:	cd 01       	movw	r24, r26
   13054:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   13058:	dc 01       	movw	r26, r24
   1305a:	cb 01       	movw	r24, r22
   1305c:	8f 8b       	std	Y+23, r24	; 0x17
   1305e:	98 8f       	std	Y+24, r25	; 0x18
   13060:	a9 8f       	std	Y+25, r26	; 0x19
   13062:	ba 8f       	std	Y+26, r27	; 0x1a
			task_twi2_lcd_print_format_long_P(  5 * 6,  7 * 10, (long) f_frac, PM_FORMAT_05LD);
   13064:	6f 89       	ldd	r22, Y+23	; 0x17
   13066:	78 8d       	ldd	r23, Y+24	; 0x18
   13068:	89 8d       	ldd	r24, Y+25	; 0x19
   1306a:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1306c:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   13070:	dc 01       	movw	r26, r24
   13072:	cb 01       	movw	r24, r22
   13074:	0d eb       	ldi	r16, 0xBD	; 189
   13076:	16 e3       	ldi	r17, 0x36	; 54
   13078:	9c 01       	movw	r18, r24
   1307a:	ad 01       	movw	r20, r26
   1307c:	66 e4       	ldi	r22, 0x46	; 70
   1307e:	8e e1       	ldi	r24, 0x1E	; 30
			task_twi2_lcd_print_format_c(      10 * 6,  7 * 10, 0x7e);		// 
   13080:	3a da       	rcall	.-2956   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
   13082:	4e e7       	ldi	r20, 0x7E	; 126
   13084:	66 e4       	ldi	r22, 0x46	; 70
   13086:	8c e3       	ldi	r24, 0x3C	; 60
   13088:	78 d9       	rcall	.-3344   	; 0x1237a <task_twi2_lcd_print_format_c>
		}

		/* Longitude */
		if (s_gns_lon != l_gns_lon) {
   1308a:	80 91 e4 23 	lds	r24, 0x23E4	; 0x8023e4 <s_gns_lon.8583>
   1308e:	90 91 e5 23 	lds	r25, 0x23E5	; 0x8023e5 <s_gns_lon.8583+0x1>
   13092:	a0 91 e6 23 	lds	r26, 0x23E6	; 0x8023e6 <s_gns_lon.8583+0x2>
   13096:	b0 91 e7 23 	lds	r27, 0x23E7	; 0x8023e7 <s_gns_lon.8583+0x3>
   1309a:	2e 81       	ldd	r18, Y+6	; 0x06
   1309c:	3f 81       	ldd	r19, Y+7	; 0x07
   1309e:	48 85       	ldd	r20, Y+8	; 0x08
   130a0:	59 85       	ldd	r21, Y+9	; 0x09
   130a2:	bc 01       	movw	r22, r24
   130a4:	cd 01       	movw	r24, r26
   130a6:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   130aa:	88 23       	and	r24, r24
   130ac:	09 f4       	brne	.+2      	; 0x130b0 <task_twi2_lcd__sim1+0x21a>
   130ae:	a1 c0       	rjmp	.+322    	; 0x131f2 <task_twi2_lcd__sim1+0x35c>
			s_gns_lon  = l_gns_lon;
   130b0:	8e 81       	ldd	r24, Y+6	; 0x06
   130b2:	9f 81       	ldd	r25, Y+7	; 0x07
   130b4:	a8 85       	ldd	r26, Y+8	; 0x08
   130b6:	b9 85       	ldd	r27, Y+9	; 0x09
   130b8:	80 93 e4 23 	sts	0x23E4, r24	; 0x8023e4 <s_gns_lon.8583>
   130bc:	90 93 e5 23 	sts	0x23E5, r25	; 0x8023e5 <s_gns_lon.8583+0x1>
   130c0:	a0 93 e6 23 	sts	0x23E6, r26	; 0x8023e6 <s_gns_lon.8583+0x2>
   130c4:	b0 93 e7 23 	sts	0x23E7, r27	; 0x8023e7 <s_gns_lon.8583+0x3>
			l_lon_prefix = l_gns_lon >= 0.f ?  'E' : 'W';
   130c8:	20 e0       	ldi	r18, 0x00	; 0
   130ca:	30 e0       	ldi	r19, 0x00	; 0
   130cc:	a9 01       	movw	r20, r18
   130ce:	6e 81       	ldd	r22, Y+6	; 0x06
   130d0:	7f 81       	ldd	r23, Y+7	; 0x07
   130d2:	88 85       	ldd	r24, Y+8	; 0x08
   130d4:	99 85       	ldd	r25, Y+9	; 0x09
   130d6:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   130da:	88 23       	and	r24, r24
   130dc:	14 f0       	brlt	.+4      	; 0x130e2 <task_twi2_lcd__sim1+0x24c>
   130de:	85 e4       	ldi	r24, 0x45	; 69
   130e0:	01 c0       	rjmp	.+2      	; 0x130e4 <task_twi2_lcd__sim1+0x24e>
   130e2:	87 e5       	ldi	r24, 0x57	; 87
   130e4:	8b 8f       	std	Y+27, r24	; 0x1b
			l_gns_lon += 0.000005f;
   130e6:	2c ea       	ldi	r18, 0xAC	; 172
   130e8:	35 ec       	ldi	r19, 0xC5	; 197
   130ea:	47 ea       	ldi	r20, 0xA7	; 167
   130ec:	56 e3       	ldi	r21, 0x36	; 54
   130ee:	6e 81       	ldd	r22, Y+6	; 0x06
   130f0:	7f 81       	ldd	r23, Y+7	; 0x07
   130f2:	88 85       	ldd	r24, Y+8	; 0x08
   130f4:	99 85       	ldd	r25, Y+9	; 0x09
   130f6:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   130fa:	dc 01       	movw	r26, r24
   130fc:	cb 01       	movw	r24, r22
   130fe:	8e 83       	std	Y+6, r24	; 0x06
   13100:	9f 83       	std	Y+7, r25	; 0x07
   13102:	a8 87       	std	Y+8, r26	; 0x08
			task_twi2_lcd_print_format_c(       0 * 6,  8 * 10, l_lon_prefix);
   13104:	b9 87       	std	Y+9, r27	; 0x09
   13106:	4b 8d       	ldd	r20, Y+27	; 0x1b
   13108:	60 e5       	ldi	r22, 0x50	; 80
   1310a:	80 e0       	ldi	r24, 0x00	; 0
   1310c:	36 d9       	rcall	.-3476   	; 0x1237a <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  1 * 6,  8 * 10, (long) abs(l_gns_lon), PM_FORMAT_03LD);
   1310e:	6e 81       	ldd	r22, Y+6	; 0x06
   13110:	7f 81       	ldd	r23, Y+7	; 0x07
   13112:	88 85       	ldd	r24, Y+8	; 0x08
   13114:	99 85       	ldd	r25, Y+9	; 0x09
   13116:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1311a:	dc 01       	movw	r26, r24
   1311c:	cb 01       	movw	r24, r22
   1311e:	99 23       	and	r25, r25
   13120:	1c f4       	brge	.+6      	; 0x13128 <task_twi2_lcd__sim1+0x292>
   13122:	91 95       	neg	r25
   13124:	81 95       	neg	r24
   13126:	91 09       	sbc	r25, r1
   13128:	09 2e       	mov	r0, r25
   1312a:	00 0c       	add	r0, r0
   1312c:	aa 0b       	sbc	r26, r26
   1312e:	bb 0b       	sbc	r27, r27
   13130:	00 ea       	ldi	r16, 0xA0	; 160
   13132:	16 e3       	ldi	r17, 0x36	; 54
   13134:	9c 01       	movw	r18, r24
   13136:	ad 01       	movw	r20, r26
   13138:	60 e5       	ldi	r22, 0x50	; 80
   1313a:	86 e0       	ldi	r24, 0x06	; 6
			task_twi2_lcd_print_format_c(       4 * 6,  8 * 10, '.');
   1313c:	dc d9       	rcall	.-3144   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
   1313e:	4e e2       	ldi	r20, 0x2E	; 46
   13140:	60 e5       	ldi	r22, 0x50	; 80
   13142:	88 e1       	ldi	r24, 0x18	; 24
   13144:	1a d9       	rcall	.-3532   	; 0x1237a <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon;
   13146:	20 e0       	ldi	r18, 0x00	; 0
   13148:	30 e0       	ldi	r19, 0x00	; 0
   1314a:	a9 01       	movw	r20, r18
   1314c:	6e 81       	ldd	r22, Y+6	; 0x06
   1314e:	7f 81       	ldd	r23, Y+7	; 0x07
   13150:	88 85       	ldd	r24, Y+8	; 0x08
   13152:	99 85       	ldd	r25, Y+9	; 0x09
   13154:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   13158:	88 23       	and	r24, r24
   1315a:	2c f0       	brlt	.+10     	; 0x13166 <task_twi2_lcd__sim1+0x2d0>
   1315c:	8e 81       	ldd	r24, Y+6	; 0x06
   1315e:	9f 81       	ldd	r25, Y+7	; 0x07
   13160:	a8 85       	ldd	r26, Y+8	; 0x08
   13162:	b9 85       	ldd	r27, Y+9	; 0x09
   13164:	05 c0       	rjmp	.+10     	; 0x13170 <task_twi2_lcd__sim1+0x2da>
   13166:	8e 81       	ldd	r24, Y+6	; 0x06
   13168:	9f 81       	ldd	r25, Y+7	; 0x07
   1316a:	a8 85       	ldd	r26, Y+8	; 0x08
   1316c:	b9 85       	ldd	r27, Y+9	; 0x09
   1316e:	b0 58       	subi	r27, 0x80	; 128
   13170:	8c 8f       	std	Y+28, r24	; 0x1c
   13172:	9d 8f       	std	Y+29, r25	; 0x1d
   13174:	ae 8f       	std	Y+30, r26	; 0x1e
   13176:	bf 8f       	std	Y+31, r27	; 0x1f
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   13178:	6c 8d       	ldd	r22, Y+28	; 0x1c
   1317a:	7d 8d       	ldd	r23, Y+29	; 0x1d
   1317c:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1317e:	9f 8d       	ldd	r25, Y+31	; 0x1f
   13180:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   13184:	dc 01       	movw	r26, r24
   13186:	cb 01       	movw	r24, r22
   13188:	09 2e       	mov	r0, r25
   1318a:	00 0c       	add	r0, r0
   1318c:	aa 0b       	sbc	r26, r26
   1318e:	bb 0b       	sbc	r27, r27
   13190:	bc 01       	movw	r22, r24
   13192:	cd 01       	movw	r24, r26
   13194:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13198:	dc 01       	movw	r26, r24
   1319a:	cb 01       	movw	r24, r22
   1319c:	9c 01       	movw	r18, r24
   1319e:	ad 01       	movw	r20, r26
   131a0:	6c 8d       	ldd	r22, Y+28	; 0x1c
   131a2:	7d 8d       	ldd	r23, Y+29	; 0x1d
   131a4:	8e 8d       	ldd	r24, Y+30	; 0x1e
   131a6:	9f 8d       	ldd	r25, Y+31	; 0x1f
   131a8:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   131ac:	dc 01       	movw	r26, r24
   131ae:	cb 01       	movw	r24, r22
   131b0:	20 e0       	ldi	r18, 0x00	; 0
   131b2:	30 e5       	ldi	r19, 0x50	; 80
   131b4:	43 ec       	ldi	r20, 0xC3	; 195
   131b6:	57 e4       	ldi	r21, 0x47	; 71
   131b8:	bc 01       	movw	r22, r24
   131ba:	cd 01       	movw	r24, r26
   131bc:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   131c0:	dc 01       	movw	r26, r24
   131c2:	cb 01       	movw	r24, r22
   131c4:	88 a3       	std	Y+32, r24	; 0x20
   131c6:	99 a3       	std	Y+33, r25	; 0x21
   131c8:	aa a3       	std	Y+34, r26	; 0x22
   131ca:	bb a3       	std	Y+35, r27	; 0x23
			task_twi2_lcd_print_format_long_P(  5 * 6,  8 * 10, (long) f_frac, PM_FORMAT_05LD);
   131cc:	68 a1       	ldd	r22, Y+32	; 0x20
   131ce:	79 a1       	ldd	r23, Y+33	; 0x21
   131d0:	8a a1       	ldd	r24, Y+34	; 0x22
   131d2:	9b a1       	ldd	r25, Y+35	; 0x23
   131d4:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   131d8:	dc 01       	movw	r26, r24
   131da:	cb 01       	movw	r24, r22
   131dc:	0d eb       	ldi	r16, 0xBD	; 189
   131de:	16 e3       	ldi	r17, 0x36	; 54
   131e0:	9c 01       	movw	r18, r24
   131e2:	ad 01       	movw	r20, r26
   131e4:	60 e5       	ldi	r22, 0x50	; 80
   131e6:	8e e1       	ldi	r24, 0x1E	; 30
			task_twi2_lcd_print_format_c(      10 * 6,  8 * 10, 0x7e);		// 
   131e8:	86 d9       	rcall	.-3316   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
   131ea:	4e e7       	ldi	r20, 0x7E	; 126
   131ec:	60 e5       	ldi	r22, 0x50	; 80
   131ee:	8c e3       	ldi	r24, 0x3C	; 60
   131f0:	c4 d8       	rcall	.-3704   	; 0x1237a <task_twi2_lcd_print_format_c>
		}

		/* Height */
		if ((s_gns_msl != l_gns_msl_alt_m) && (-1000.f < l_gns_msl_alt_m) && (l_gns_msl_alt_m < 10000.f)) {
   131f2:	80 91 e8 23 	lds	r24, 0x23E8	; 0x8023e8 <s_gns_msl.8584>
   131f6:	90 91 e9 23 	lds	r25, 0x23E9	; 0x8023e9 <s_gns_msl.8584+0x1>
   131fa:	a0 91 ea 23 	lds	r26, 0x23EA	; 0x8023ea <s_gns_msl.8584+0x2>
   131fe:	b0 91 eb 23 	lds	r27, 0x23EB	; 0x8023eb <s_gns_msl.8584+0x3>
   13202:	2a 85       	ldd	r18, Y+10	; 0x0a
   13204:	3b 85       	ldd	r19, Y+11	; 0x0b
   13206:	4c 85       	ldd	r20, Y+12	; 0x0c
   13208:	5d 85       	ldd	r21, Y+13	; 0x0d
   1320a:	bc 01       	movw	r22, r24
   1320c:	cd 01       	movw	r24, r26
   1320e:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   13212:	88 23       	and	r24, r24
   13214:	09 f4       	brne	.+2      	; 0x13218 <task_twi2_lcd__sim1+0x382>
   13216:	41 c0       	rjmp	.+130    	; 0x1329a <task_twi2_lcd__sim1+0x404>
   13218:	20 e0       	ldi	r18, 0x00	; 0
   1321a:	30 e0       	ldi	r19, 0x00	; 0
   1321c:	4a e7       	ldi	r20, 0x7A	; 122
   1321e:	54 ec       	ldi	r21, 0xC4	; 196
   13220:	6a 85       	ldd	r22, Y+10	; 0x0a
   13222:	7b 85       	ldd	r23, Y+11	; 0x0b
   13224:	8c 85       	ldd	r24, Y+12	; 0x0c
   13226:	9d 85       	ldd	r25, Y+13	; 0x0d
   13228:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1322c:	18 16       	cp	r1, r24
   1322e:	ac f5       	brge	.+106    	; 0x1329a <task_twi2_lcd__sim1+0x404>
   13230:	20 e0       	ldi	r18, 0x00	; 0
   13232:	30 e4       	ldi	r19, 0x40	; 64
   13234:	4c e1       	ldi	r20, 0x1C	; 28
   13236:	56 e4       	ldi	r21, 0x46	; 70
   13238:	6a 85       	ldd	r22, Y+10	; 0x0a
   1323a:	7b 85       	ldd	r23, Y+11	; 0x0b
   1323c:	8c 85       	ldd	r24, Y+12	; 0x0c
   1323e:	9d 85       	ldd	r25, Y+13	; 0x0d
   13240:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   13244:	88 23       	and	r24, r24
   13246:	4c f5       	brge	.+82     	; 0x1329a <task_twi2_lcd__sim1+0x404>
			s_gns_msl  = l_gns_msl_alt_m;
   13248:	8a 85       	ldd	r24, Y+10	; 0x0a
   1324a:	9b 85       	ldd	r25, Y+11	; 0x0b
   1324c:	ac 85       	ldd	r26, Y+12	; 0x0c
   1324e:	bd 85       	ldd	r27, Y+13	; 0x0d
   13250:	80 93 e8 23 	sts	0x23E8, r24	; 0x8023e8 <s_gns_msl.8584>
   13254:	90 93 e9 23 	sts	0x23E9, r25	; 0x8023e9 <s_gns_msl.8584+0x1>
   13258:	a0 93 ea 23 	sts	0x23EA, r26	; 0x8023ea <s_gns_msl.8584+0x2>
   1325c:	b0 93 eb 23 	sts	0x23EB, r27	; 0x8023eb <s_gns_msl.8584+0x3>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
   13260:	20 e0       	ldi	r18, 0x00	; 0
   13262:	30 e0       	ldi	r19, 0x00	; 0
   13264:	40 e0       	ldi	r20, 0x00	; 0
   13266:	5f e3       	ldi	r21, 0x3F	; 63
   13268:	6a 85       	ldd	r22, Y+10	; 0x0a
   1326a:	7b 85       	ldd	r23, Y+11	; 0x0b
   1326c:	8c 85       	ldd	r24, Y+12	; 0x0c
   1326e:	9d 85       	ldd	r25, Y+13	; 0x0d
   13270:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   13274:	dc 01       	movw	r26, r24
   13276:	cb 01       	movw	r24, r22
   13278:	bc 01       	movw	r22, r24
   1327a:	cd 01       	movw	r24, r26
   1327c:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   13280:	dc 01       	movw	r26, r24
   13282:	cb 01       	movw	r24, r22
   13284:	06 ea       	ldi	r16, 0xA6	; 166
   13286:	16 e3       	ldi	r17, 0x36	; 54
   13288:	9c 01       	movw	r18, r24
   1328a:	ad 01       	movw	r20, r26
   1328c:	66 e4       	ldi	r22, 0x46	; 70
   1328e:	82 e4       	ldi	r24, 0x42	; 66
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
   13290:	32 d9       	rcall	.-3484   	; 0x124f6 <task_twi2_lcd_print_format_long_P>
   13292:	4d e6       	ldi	r20, 0x6D	; 109
   13294:	66 e4       	ldi	r22, 0x46	; 70
   13296:	80 e6       	ldi	r24, 0x60	; 96
   13298:	70 d8       	rcall	.-3872   	; 0x1237a <task_twi2_lcd_print_format_c>
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   1329a:	80 91 ec 23 	lds	r24, 0x23EC	; 0x8023ec <s_gns_speed.8585>
   1329e:	90 91 ed 23 	lds	r25, 0x23ED	; 0x8023ed <s_gns_speed.8585+0x1>
   132a2:	a0 91 ee 23 	lds	r26, 0x23EE	; 0x8023ee <s_gns_speed.8585+0x2>
   132a6:	b0 91 ef 23 	lds	r27, 0x23EF	; 0x8023ef <s_gns_speed.8585+0x3>
   132aa:	2e 85       	ldd	r18, Y+14	; 0x0e
   132ac:	3f 85       	ldd	r19, Y+15	; 0x0f
   132ae:	48 89       	ldd	r20, Y+16	; 0x10
   132b0:	59 89       	ldd	r21, Y+17	; 0x11
   132b2:	bc 01       	movw	r22, r24
   132b4:	cd 01       	movw	r24, r26
   132b6:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   132ba:	88 23       	and	r24, r24
   132bc:	09 f4       	brne	.+2      	; 0x132c0 <task_twi2_lcd__sim1+0x42a>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   132be:	3e c0       	rjmp	.+124    	; 0x1333c <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   132c0:	20 e0       	ldi	r18, 0x00	; 0
   132c2:	30 e0       	ldi	r19, 0x00	; 0
   132c4:	a9 01       	movw	r20, r18
   132c6:	6e 85       	ldd	r22, Y+14	; 0x0e
   132c8:	7f 85       	ldd	r23, Y+15	; 0x0f
   132ca:	88 89       	ldd	r24, Y+16	; 0x10
   132cc:	99 89       	ldd	r25, Y+17	; 0x11
   132ce:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   132d2:	88 23       	and	r24, r24
   132d4:	0c f4       	brge	.+2      	; 0x132d8 <task_twi2_lcd__sim1+0x442>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   132d6:	32 c0       	rjmp	.+100    	; 0x1333c <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   132d8:	20 e0       	ldi	r18, 0x00	; 0
   132da:	30 e0       	ldi	r19, 0x00	; 0
   132dc:	4a e7       	ldi	r20, 0x7A	; 122
   132de:	54 e4       	ldi	r21, 0x44	; 68
   132e0:	6e 85       	ldd	r22, Y+14	; 0x0e
   132e2:	7f 85       	ldd	r23, Y+15	; 0x0f
   132e4:	88 89       	ldd	r24, Y+16	; 0x10
   132e6:	99 89       	ldd	r25, Y+17	; 0x11
   132e8:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   132ec:	88 23       	and	r24, r24
   132ee:	0c f0       	brlt	.+2      	; 0x132f2 <task_twi2_lcd__sim1+0x45c>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   132f0:	25 c0       	rjmp	.+74     	; 0x1333c <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
			s_gns_speed  = l_gns_speed_kmPh;
   132f2:	8e 85       	ldd	r24, Y+14	; 0x0e
   132f4:	9f 85       	ldd	r25, Y+15	; 0x0f
   132f6:	a8 89       	ldd	r26, Y+16	; 0x10
   132f8:	b9 89       	ldd	r27, Y+17	; 0x11
   132fa:	80 93 ec 23 	sts	0x23EC, r24	; 0x8023ec <s_gns_speed.8585>
   132fe:	90 93 ed 23 	sts	0x23ED, r25	; 0x8023ed <s_gns_speed.8585+0x1>
   13302:	a0 93 ee 23 	sts	0x23EE, r26	; 0x8023ee <s_gns_speed.8585+0x2>
   13306:	b0 93 ef 23 	sts	0x23EF, r27	; 0x8023ef <s_gns_speed.8585+0x3>
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
   1330a:	2d ec       	ldi	r18, 0xCD	; 205
   1330c:	3c ec       	ldi	r19, 0xCC	; 204
   1330e:	4c e4       	ldi	r20, 0x4C	; 76
   13310:	5d e3       	ldi	r21, 0x3D	; 61
   13312:	6e 85       	ldd	r22, Y+14	; 0x0e
   13314:	7f 85       	ldd	r23, Y+15	; 0x0f
   13316:	88 89       	ldd	r24, Y+16	; 0x10
   13318:	99 89       	ldd	r25, Y+17	; 0x11
   1331a:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1331e:	dc 01       	movw	r26, r24
   13320:	cb 01       	movw	r24, r22
   13322:	01 eb       	ldi	r16, 0xB1	; 177
   13324:	16 e3       	ldi	r17, 0x36	; 54
   13326:	9c 01       	movw	r18, r24
   13328:	ad 01       	movw	r20, r26
   1332a:	60 e5       	ldi	r22, 0x50	; 80
   1332c:	88 e4       	ldi	r24, 0x48	; 72
   1332e:	bf d9       	rcall	.-3202   	; 0x126ae <task_twi2_lcd_print_format_float_P>
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
   13330:	41 ed       	ldi	r20, 0xD1	; 209
   13332:	56 e3       	ldi	r21, 0x36	; 54
   13334:	60 e5       	ldi	r22, 0x50	; 80
   13336:	8c e6       	ldi	r24, 0x6C	; 108
   13338:	0e 94 f0 90 	call	0x121e0	; 0x121e0 <task_twi2_lcd_print_format_P>
		}
	}
}
   1333c:	00 00       	nop
   1333e:	a4 96       	adiw	r28, 0x24	; 36
   13340:	cd bf       	out	0x3d, r28	; 61
   13342:	de bf       	out	0x3e, r29	; 62
   13344:	df 91       	pop	r29
   13346:	cf 91       	pop	r28
   13348:	1f 91       	pop	r17
   1334a:	0f 91       	pop	r16
   1334c:	08 95       	ret

0001334e <task_twi2_lcd__hygro>:

void task_twi2_lcd__hygro(uint8_t col_left)
{
   1334e:	0f 93       	push	r16
   13350:	1f 93       	push	r17
   13352:	cf 93       	push	r28
   13354:	df 93       	push	r29
   13356:	00 d0       	rcall	.+0      	; 0x13358 <task_twi2_lcd__hygro+0xa>
   13358:	1f 92       	push	r1
   1335a:	cd b7       	in	r28, 0x3d	; 61
   1335c:	de b7       	in	r29, 0x3e	; 62
   1335e:	8c 83       	std	Y+4, r24	; 0x04
	static int16_t s_twi1_hygro_DP_100 = 0;

	if (twi2_waitUntilReady(false)) {
   13360:	80 e0       	ldi	r24, 0x00	; 0
   13362:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   13366:	88 23       	and	r24, r24
   13368:	c1 f1       	breq	.+112    	; 0x133da <task_twi2_lcd__hygro+0x8c>
		int16_t l_twi1_hygro_DP_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   1336a:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   1336e:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_hygro_DP_100				= g_twi1_hygro_DP_100;
   13370:	80 91 12 29 	lds	r24, 0x2912	; 0x802912 <g_twi1_hygro_DP_100>
   13374:	90 91 13 29 	lds	r25, 0x2913	; 0x802913 <g_twi1_hygro_DP_100+0x1>
   13378:	8a 83       	std	Y+2, r24	; 0x02
   1337a:	9b 83       	std	Y+3, r25	; 0x03
			cpu_irq_restore(flags);
   1337c:	89 81       	ldd	r24, Y+1	; 0x01
   1337e:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		/* Dew Point temperature */
		if (s_twi1_hygro_DP_100 != l_twi1_hygro_DP_100) {
   13382:	20 91 f0 23 	lds	r18, 0x23F0	; 0x8023f0 <s_twi1_hygro_DP_100.8600>
   13386:	30 91 f1 23 	lds	r19, 0x23F1	; 0x8023f1 <s_twi1_hygro_DP_100.8600+0x1>
   1338a:	8a 81       	ldd	r24, Y+2	; 0x02
   1338c:	9b 81       	ldd	r25, Y+3	; 0x03
   1338e:	28 17       	cp	r18, r24
   13390:	39 07       	cpc	r19, r25
   13392:	19 f1       	breq	.+70     	; 0x133da <task_twi2_lcd__hygro+0x8c>
			s_twi1_hygro_DP_100 = l_twi1_hygro_DP_100;
   13394:	8a 81       	ldd	r24, Y+2	; 0x02
   13396:	9b 81       	ldd	r25, Y+3	; 0x03
   13398:	80 93 f0 23 	sts	0x23F0, r24	; 0x8023f0 <s_twi1_hygro_DP_100.8600>
   1339c:	90 93 f1 23 	sts	0x23F1, r25	; 0x8023f1 <s_twi1_hygro_DP_100.8600+0x1>
			task_twi2_lcd_print_format_float_P(col_left, 11 * 10, l_twi1_hygro_DP_100 / 100.f, PM_FORMAT_05F2);
   133a0:	8a 81       	ldd	r24, Y+2	; 0x02
   133a2:	9b 81       	ldd	r25, Y+3	; 0x03
   133a4:	09 2e       	mov	r0, r25
   133a6:	00 0c       	add	r0, r0
   133a8:	aa 0b       	sbc	r26, r26
   133aa:	bb 0b       	sbc	r27, r27
   133ac:	bc 01       	movw	r22, r24
   133ae:	cd 01       	movw	r24, r26
   133b0:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   133b4:	dc 01       	movw	r26, r24
   133b6:	cb 01       	movw	r24, r22
   133b8:	20 e0       	ldi	r18, 0x00	; 0
   133ba:	30 e0       	ldi	r19, 0x00	; 0
   133bc:	48 ec       	ldi	r20, 0xC8	; 200
   133be:	52 e4       	ldi	r21, 0x42	; 66
   133c0:	bc 01       	movw	r22, r24
   133c2:	cd 01       	movw	r24, r26
   133c4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   133c8:	dc 01       	movw	r26, r24
   133ca:	cb 01       	movw	r24, r22
   133cc:	03 ec       	ldi	r16, 0xC3	; 195
   133ce:	16 e3       	ldi	r17, 0x36	; 54
   133d0:	9c 01       	movw	r18, r24
   133d2:	ad 01       	movw	r20, r26
   133d4:	6e e6       	ldi	r22, 0x6E	; 110
   133d6:	8c 81       	ldd	r24, Y+4	; 0x04
   133d8:	6a d9       	rcall	.-3372   	; 0x126ae <task_twi2_lcd_print_format_float_P>
		}
	}
}
   133da:	00 00       	nop
   133dc:	24 96       	adiw	r28, 0x04	; 4
   133de:	cd bf       	out	0x3d, r28	; 61
   133e0:	de bf       	out	0x3e, r29	; 62
   133e2:	df 91       	pop	r29
   133e4:	cf 91       	pop	r28
   133e6:	1f 91       	pop	r17
   133e8:	0f 91       	pop	r16
   133ea:	08 95       	ret

000133ec <task_twi2_lcd__gyro_gfxmag>:

void task_twi2_lcd__gyro_gfxmag(void)
{
   133ec:	cf 92       	push	r12
   133ee:	df 92       	push	r13
   133f0:	ef 92       	push	r14
   133f2:	ff 92       	push	r15
   133f4:	0f 93       	push	r16
   133f6:	1f 93       	push	r17
   133f8:	cf 93       	push	r28
   133fa:	df 93       	push	r29
   133fc:	cd b7       	in	r28, 0x3d	; 61
   133fe:	de b7       	in	r29, 0x3e	; 62
   13400:	a7 97       	sbiw	r28, 0x27	; 39
   13402:	cd bf       	out	0x3d, r28	; 61
   13404:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_intensity_center_x = 115;
   13406:	83 e7       	ldi	r24, 0x73	; 115
   13408:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_intensity_center_y =  64;
   1340a:	80 e4       	ldi	r24, 0x40	; 64
   1340c:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_mag_center_x = 150;
   1340e:	86 e9       	ldi	r24, 0x96	; 150
   13410:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_mag_center_y =  40;
   13412:	88 e2       	ldi	r24, 0x28	; 40
   13414:	88 87       	std	Y+8, r24	; 0x08
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   13416:	80 e0       	ldi	r24, 0x00	; 0
   13418:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   1341c:	88 23       	and	r24, r24
   1341e:	09 f4       	brne	.+2      	; 0x13422 <task_twi2_lcd__gyro_gfxmag+0x36>
   13420:	f7 c2       	rjmp	.+1518   	; 0x13a10 <task_twi2_lcd__gyro_gfxmag+0x624>
		int32_t l_twi1_gyro_2_mag_y_nT;
		int32_t l_twi1_gyro_2_mag_z_nT;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   13422:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   13426:	89 87       	std	Y+9, r24	; 0x09
			l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   13428:	80 91 d9 28 	lds	r24, 0x28D9	; 0x8028d9 <g_twi1_gyro_2_mag_x_nT>
   1342c:	90 91 da 28 	lds	r25, 0x28DA	; 0x8028da <g_twi1_gyro_2_mag_x_nT+0x1>
   13430:	a0 91 db 28 	lds	r26, 0x28DB	; 0x8028db <g_twi1_gyro_2_mag_x_nT+0x2>
   13434:	b0 91 dc 28 	lds	r27, 0x28DC	; 0x8028dc <g_twi1_gyro_2_mag_x_nT+0x3>
   13438:	8a 87       	std	Y+10, r24	; 0x0a
   1343a:	9b 87       	std	Y+11, r25	; 0x0b
   1343c:	ac 87       	std	Y+12, r26	; 0x0c
   1343e:	bd 87       	std	Y+13, r27	; 0x0d
			l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   13440:	80 91 dd 28 	lds	r24, 0x28DD	; 0x8028dd <g_twi1_gyro_2_mag_y_nT>
   13444:	90 91 de 28 	lds	r25, 0x28DE	; 0x8028de <g_twi1_gyro_2_mag_y_nT+0x1>
   13448:	a0 91 df 28 	lds	r26, 0x28DF	; 0x8028df <g_twi1_gyro_2_mag_y_nT+0x2>
   1344c:	b0 91 e0 28 	lds	r27, 0x28E0	; 0x8028e0 <g_twi1_gyro_2_mag_y_nT+0x3>
   13450:	8e 87       	std	Y+14, r24	; 0x0e
   13452:	9f 87       	std	Y+15, r25	; 0x0f
   13454:	a8 8b       	std	Y+16, r26	; 0x10
   13456:	b9 8b       	std	Y+17, r27	; 0x11
			l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   13458:	80 91 e1 28 	lds	r24, 0x28E1	; 0x8028e1 <g_twi1_gyro_2_mag_z_nT>
   1345c:	90 91 e2 28 	lds	r25, 0x28E2	; 0x8028e2 <g_twi1_gyro_2_mag_z_nT+0x1>
   13460:	a0 91 e3 28 	lds	r26, 0x28E3	; 0x8028e3 <g_twi1_gyro_2_mag_z_nT+0x2>
   13464:	b0 91 e4 28 	lds	r27, 0x28E4	; 0x8028e4 <g_twi1_gyro_2_mag_z_nT+0x3>
   13468:	8a 8b       	std	Y+18, r24	; 0x12
   1346a:	9b 8b       	std	Y+19, r25	; 0x13
   1346c:	ac 8b       	std	Y+20, r26	; 0x14
   1346e:	bd 8b       	std	Y+21, r27	; 0x15
			cpu_irq_restore(flags);
   13470:	89 85       	ldd	r24, Y+9	; 0x09
   13472:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		if ((s_twi1_gyro_2_mag_x_nT != l_twi1_gyro_2_mag_x_nT) || (s_twi1_gyro_2_mag_y_nT != l_twi1_gyro_2_mag_y_nT) || (s_twi1_gyro_2_mag_z_nT != l_twi1_gyro_2_mag_z_nT)) {
   13476:	20 91 f2 23 	lds	r18, 0x23F2	; 0x8023f2 <s_twi1_gyro_2_mag_x_nT.8610>
   1347a:	30 91 f3 23 	lds	r19, 0x23F3	; 0x8023f3 <s_twi1_gyro_2_mag_x_nT.8610+0x1>
   1347e:	40 91 f4 23 	lds	r20, 0x23F4	; 0x8023f4 <s_twi1_gyro_2_mag_x_nT.8610+0x2>
   13482:	50 91 f5 23 	lds	r21, 0x23F5	; 0x8023f5 <s_twi1_gyro_2_mag_x_nT.8610+0x3>
   13486:	8a 85       	ldd	r24, Y+10	; 0x0a
   13488:	9b 85       	ldd	r25, Y+11	; 0x0b
   1348a:	ac 85       	ldd	r26, Y+12	; 0x0c
   1348c:	bd 85       	ldd	r27, Y+13	; 0x0d
   1348e:	28 17       	cp	r18, r24
   13490:	39 07       	cpc	r19, r25
   13492:	4a 07       	cpc	r20, r26
   13494:	5b 07       	cpc	r21, r27
   13496:	19 f5       	brne	.+70     	; 0x134de <task_twi2_lcd__gyro_gfxmag+0xf2>
   13498:	20 91 f6 23 	lds	r18, 0x23F6	; 0x8023f6 <s_twi1_gyro_2_mag_y_nT.8611>
   1349c:	30 91 f7 23 	lds	r19, 0x23F7	; 0x8023f7 <s_twi1_gyro_2_mag_y_nT.8611+0x1>
   134a0:	40 91 f8 23 	lds	r20, 0x23F8	; 0x8023f8 <s_twi1_gyro_2_mag_y_nT.8611+0x2>
   134a4:	50 91 f9 23 	lds	r21, 0x23F9	; 0x8023f9 <s_twi1_gyro_2_mag_y_nT.8611+0x3>
   134a8:	8e 85       	ldd	r24, Y+14	; 0x0e
   134aa:	9f 85       	ldd	r25, Y+15	; 0x0f
   134ac:	a8 89       	ldd	r26, Y+16	; 0x10
   134ae:	b9 89       	ldd	r27, Y+17	; 0x11
   134b0:	28 17       	cp	r18, r24
   134b2:	39 07       	cpc	r19, r25
   134b4:	4a 07       	cpc	r20, r26
   134b6:	5b 07       	cpc	r21, r27
   134b8:	91 f4       	brne	.+36     	; 0x134de <task_twi2_lcd__gyro_gfxmag+0xf2>
   134ba:	20 91 fa 23 	lds	r18, 0x23FA	; 0x8023fa <s_twi1_gyro_2_mag_z_nT.8612>
   134be:	30 91 fb 23 	lds	r19, 0x23FB	; 0x8023fb <s_twi1_gyro_2_mag_z_nT.8612+0x1>
   134c2:	40 91 fc 23 	lds	r20, 0x23FC	; 0x8023fc <s_twi1_gyro_2_mag_z_nT.8612+0x2>
   134c6:	50 91 fd 23 	lds	r21, 0x23FD	; 0x8023fd <s_twi1_gyro_2_mag_z_nT.8612+0x3>
   134ca:	8a 89       	ldd	r24, Y+18	; 0x12
   134cc:	9b 89       	ldd	r25, Y+19	; 0x13
   134ce:	ac 89       	ldd	r26, Y+20	; 0x14
   134d0:	bd 89       	ldd	r27, Y+21	; 0x15
   134d2:	28 17       	cp	r18, r24
   134d4:	39 07       	cpc	r19, r25
   134d6:	4a 07       	cpc	r20, r26
   134d8:	5b 07       	cpc	r21, r27
   134da:	09 f4       	brne	.+2      	; 0x134de <task_twi2_lcd__gyro_gfxmag+0xf2>
   134dc:	99 c2       	rjmp	.+1330   	; 0x13a10 <task_twi2_lcd__gyro_gfxmag+0x624>
			s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   134de:	8a 85       	ldd	r24, Y+10	; 0x0a
   134e0:	9b 85       	ldd	r25, Y+11	; 0x0b
   134e2:	ac 85       	ldd	r26, Y+12	; 0x0c
   134e4:	bd 85       	ldd	r27, Y+13	; 0x0d
   134e6:	80 93 f2 23 	sts	0x23F2, r24	; 0x8023f2 <s_twi1_gyro_2_mag_x_nT.8610>
   134ea:	90 93 f3 23 	sts	0x23F3, r25	; 0x8023f3 <s_twi1_gyro_2_mag_x_nT.8610+0x1>
   134ee:	a0 93 f4 23 	sts	0x23F4, r26	; 0x8023f4 <s_twi1_gyro_2_mag_x_nT.8610+0x2>
   134f2:	b0 93 f5 23 	sts	0x23F5, r27	; 0x8023f5 <s_twi1_gyro_2_mag_x_nT.8610+0x3>
			s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   134f6:	8e 85       	ldd	r24, Y+14	; 0x0e
   134f8:	9f 85       	ldd	r25, Y+15	; 0x0f
   134fa:	a8 89       	ldd	r26, Y+16	; 0x10
   134fc:	b9 89       	ldd	r27, Y+17	; 0x11
   134fe:	80 93 f6 23 	sts	0x23F6, r24	; 0x8023f6 <s_twi1_gyro_2_mag_y_nT.8611>
   13502:	90 93 f7 23 	sts	0x23F7, r25	; 0x8023f7 <s_twi1_gyro_2_mag_y_nT.8611+0x1>
   13506:	a0 93 f8 23 	sts	0x23F8, r26	; 0x8023f8 <s_twi1_gyro_2_mag_y_nT.8611+0x2>
   1350a:	b0 93 f9 23 	sts	0x23F9, r27	; 0x8023f9 <s_twi1_gyro_2_mag_y_nT.8611+0x3>
			s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   1350e:	8a 89       	ldd	r24, Y+18	; 0x12
   13510:	9b 89       	ldd	r25, Y+19	; 0x13
   13512:	ac 89       	ldd	r26, Y+20	; 0x14
   13514:	bd 89       	ldd	r27, Y+21	; 0x15
   13516:	80 93 fa 23 	sts	0x23FA, r24	; 0x8023fa <s_twi1_gyro_2_mag_z_nT.8612>
   1351a:	90 93 fb 23 	sts	0x23FB, r25	; 0x8023fb <s_twi1_gyro_2_mag_z_nT.8612+0x1>
   1351e:	a0 93 fc 23 	sts	0x23FC, r26	; 0x8023fc <s_twi1_gyro_2_mag_z_nT.8612+0x2>
   13522:	b0 93 fd 23 	sts	0x23FD, r27	; 0x8023fd <s_twi1_gyro_2_mag_z_nT.8612+0x3>

			/* Removing old lines first */
			task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
   13526:	80 91 fe 23 	lds	r24, 0x23FE	; 0x8023fe <s_length.8613>
   1352a:	90 91 ff 23 	lds	r25, 0x23FF	; 0x8023ff <s_length.8613+0x1>
   1352e:	a0 91 00 24 	lds	r26, 0x2400	; 0x802400 <s_length.8613+0x2>
   13532:	b0 91 01 24 	lds	r27, 0x2401	; 0x802401 <s_length.8613+0x3>
   13536:	20 e0       	ldi	r18, 0x00	; 0
   13538:	30 e8       	ldi	r19, 0x80	; 128
   1353a:	4b e3       	ldi	r20, 0x3B	; 59
   1353c:	55 e4       	ldi	r21, 0x45	; 69
   1353e:	bc 01       	movw	r22, r24
   13540:	cd 01       	movw	r24, r26
   13542:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   13546:	dc 01       	movw	r26, r24
   13548:	cb 01       	movw	r24, r22
   1354a:	bc 01       	movw	r22, r24
   1354c:	cd 01       	movw	r24, r26
   1354e:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   13552:	dc 01       	movw	r26, r24
   13554:	cb 01       	movw	r24, r22
   13556:	18 2f       	mov	r17, r24
   13558:	8e 81       	ldd	r24, Y+6	; 0x06
   1355a:	88 2f       	mov	r24, r24
   1355c:	90 e0       	ldi	r25, 0x00	; 0
   1355e:	09 2e       	mov	r0, r25
   13560:	00 0c       	add	r0, r0
   13562:	aa 0b       	sbc	r26, r26
   13564:	bb 0b       	sbc	r27, r27
   13566:	bc 01       	movw	r22, r24
   13568:	cd 01       	movw	r24, r26
   1356a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1356e:	6b 01       	movw	r12, r22
   13570:	7c 01       	movw	r14, r24
   13572:	80 91 fe 23 	lds	r24, 0x23FE	; 0x8023fe <s_length.8613>
   13576:	90 91 ff 23 	lds	r25, 0x23FF	; 0x8023ff <s_length.8613+0x1>
   1357a:	a0 91 00 24 	lds	r26, 0x2400	; 0x802400 <s_length.8613+0x2>
   1357e:	b0 91 01 24 	lds	r27, 0x2401	; 0x802401 <s_length.8613+0x3>
   13582:	20 e0       	ldi	r18, 0x00	; 0
   13584:	30 e8       	ldi	r19, 0x80	; 128
   13586:	4b e3       	ldi	r20, 0x3B	; 59
   13588:	55 e4       	ldi	r21, 0x45	; 69
   1358a:	bc 01       	movw	r22, r24
   1358c:	cd 01       	movw	r24, r26
   1358e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   13592:	dc 01       	movw	r26, r24
   13594:	cb 01       	movw	r24, r22
   13596:	9c 01       	movw	r18, r24
   13598:	ad 01       	movw	r20, r26
   1359a:	c7 01       	movw	r24, r14
   1359c:	b6 01       	movw	r22, r12
   1359e:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   135a2:	dc 01       	movw	r26, r24
   135a4:	cb 01       	movw	r24, r22
   135a6:	bc 01       	movw	r22, r24
   135a8:	cd 01       	movw	r24, r26
   135aa:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   135ae:	dc 01       	movw	r26, r24
   135b0:	cb 01       	movw	r24, r22
   135b2:	98 2f       	mov	r25, r24
   135b4:	8d 81       	ldd	r24, Y+5	; 0x05
   135b6:	81 50       	subi	r24, 0x01	; 1
   135b8:	e1 2c       	mov	r14, r1
   135ba:	01 e0       	ldi	r16, 0x01	; 1
   135bc:	21 2f       	mov	r18, r17
   135be:	43 e0       	ldi	r20, 0x03	; 3
   135c0:	69 2f       	mov	r22, r25
   135c2:	0e 94 58 8d 	call	0x11ab0	; 0x11ab0 <task_twi2_lcd_rect>
			task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
   135c6:	80 91 02 24 	lds	r24, 0x2402	; 0x802402 <s_p1y.8615>
   135ca:	98 2f       	mov	r25, r24
   135cc:	88 85       	ldd	r24, Y+8	; 0x08
   135ce:	98 0f       	add	r25, r24
   135d0:	80 91 03 24 	lds	r24, 0x2403	; 0x802403 <s_p1x.8614>
   135d4:	28 2f       	mov	r18, r24
   135d6:	8f 81       	ldd	r24, Y+7	; 0x07
   135d8:	82 0f       	add	r24, r18
   135da:	00 e0       	ldi	r16, 0x00	; 0
   135dc:	29 2f       	mov	r18, r25
   135de:	48 2f       	mov	r20, r24
   135e0:	68 85       	ldd	r22, Y+8	; 0x08
   135e2:	8f 81       	ldd	r24, Y+7	; 0x07
   135e4:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
   135e8:	80 91 04 24 	lds	r24, 0x2404	; 0x802404 <s_p2y.8617>
   135ec:	98 2f       	mov	r25, r24
   135ee:	88 85       	ldd	r24, Y+8	; 0x08
   135f0:	29 2f       	mov	r18, r25
   135f2:	28 0f       	add	r18, r24
   135f4:	80 91 05 24 	lds	r24, 0x2405	; 0x802405 <s_p2x.8616>
   135f8:	98 2f       	mov	r25, r24
   135fa:	8f 81       	ldd	r24, Y+7	; 0x07
   135fc:	39 2f       	mov	r19, r25
   135fe:	38 0f       	add	r19, r24
   13600:	80 91 02 24 	lds	r24, 0x2402	; 0x802402 <s_p1y.8615>
   13604:	98 2f       	mov	r25, r24
   13606:	88 85       	ldd	r24, Y+8	; 0x08
   13608:	98 0f       	add	r25, r24
   1360a:	80 91 03 24 	lds	r24, 0x2403	; 0x802403 <s_p1x.8614>
   1360e:	48 2f       	mov	r20, r24
   13610:	8f 81       	ldd	r24, Y+7	; 0x07
   13612:	84 0f       	add	r24, r20
   13614:	00 e0       	ldi	r16, 0x00	; 0
   13616:	43 2f       	mov	r20, r19
   13618:	69 2f       	mov	r22, r25
   1361a:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
   1361e:	80 91 06 24 	lds	r24, 0x2406	; 0x802406 <s_p3y.8619>
   13622:	98 2f       	mov	r25, r24
   13624:	88 85       	ldd	r24, Y+8	; 0x08
   13626:	29 2f       	mov	r18, r25
   13628:	28 0f       	add	r18, r24
   1362a:	80 91 07 24 	lds	r24, 0x2407	; 0x802407 <s_p3x.8618>
   1362e:	98 2f       	mov	r25, r24
   13630:	8f 81       	ldd	r24, Y+7	; 0x07
   13632:	39 2f       	mov	r19, r25
   13634:	38 0f       	add	r19, r24
   13636:	80 91 04 24 	lds	r24, 0x2404	; 0x802404 <s_p2y.8617>
   1363a:	98 2f       	mov	r25, r24
   1363c:	88 85       	ldd	r24, Y+8	; 0x08
   1363e:	98 0f       	add	r25, r24
   13640:	80 91 05 24 	lds	r24, 0x2405	; 0x802405 <s_p2x.8616>
   13644:	48 2f       	mov	r20, r24
   13646:	8f 81       	ldd	r24, Y+7	; 0x07
   13648:	84 0f       	add	r24, r20
   1364a:	00 e0       	ldi	r16, 0x00	; 0
   1364c:	43 2f       	mov	r20, r19
   1364e:	69 2f       	mov	r22, r25
   13650:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>

			/* Draw center point */
			task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
   13654:	01 e0       	ldi	r16, 0x01	; 1
   13656:	21 e0       	ldi	r18, 0x01	; 1
   13658:	41 e0       	ldi	r20, 0x01	; 1
   1365a:	68 85       	ldd	r22, Y+8	; 0x08
   1365c:	8f 81       	ldd	r24, Y+7	; 0x07
   1365e:	0e 94 1f 8e 	call	0x11c3e	; 0x11c3e <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
   13662:	6a 85       	ldd	r22, Y+10	; 0x0a
   13664:	7b 85       	ldd	r23, Y+11	; 0x0b
   13666:	8c 85       	ldd	r24, Y+12	; 0x0c
   13668:	9d 85       	ldd	r25, Y+13	; 0x0d
   1366a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1366e:	dc 01       	movw	r26, r24
   13670:	cb 01       	movw	r24, r22
   13672:	20 e0       	ldi	r18, 0x00	; 0
   13674:	30 e0       	ldi	r19, 0x00	; 0
   13676:	40 e0       	ldi	r20, 0x00	; 0
   13678:	50 e4       	ldi	r21, 0x40	; 64
   1367a:	bc 01       	movw	r22, r24
   1367c:	cd 01       	movw	r24, r26
   1367e:	0f 94 23 2a 	call	0x25446	; 0x25446 <pow>
   13682:	6b 01       	movw	r12, r22
   13684:	7c 01       	movw	r14, r24
   13686:	6e 85       	ldd	r22, Y+14	; 0x0e
   13688:	7f 85       	ldd	r23, Y+15	; 0x0f
   1368a:	88 89       	ldd	r24, Y+16	; 0x10
   1368c:	99 89       	ldd	r25, Y+17	; 0x11
   1368e:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13692:	dc 01       	movw	r26, r24
   13694:	cb 01       	movw	r24, r22
   13696:	20 e0       	ldi	r18, 0x00	; 0
   13698:	30 e0       	ldi	r19, 0x00	; 0
   1369a:	40 e0       	ldi	r20, 0x00	; 0
   1369c:	50 e4       	ldi	r21, 0x40	; 64
   1369e:	bc 01       	movw	r22, r24
   136a0:	cd 01       	movw	r24, r26
   136a2:	0f 94 23 2a 	call	0x25446	; 0x25446 <pow>
   136a6:	dc 01       	movw	r26, r24
   136a8:	cb 01       	movw	r24, r22
   136aa:	9c 01       	movw	r18, r24
   136ac:	ad 01       	movw	r20, r26
   136ae:	c7 01       	movw	r24, r14
   136b0:	b6 01       	movw	r22, r12
   136b2:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   136b6:	dc 01       	movw	r26, r24
   136b8:	cb 01       	movw	r24, r22
   136ba:	6c 01       	movw	r12, r24
   136bc:	7d 01       	movw	r14, r26
   136be:	6a 89       	ldd	r22, Y+18	; 0x12
   136c0:	7b 89       	ldd	r23, Y+19	; 0x13
   136c2:	8c 89       	ldd	r24, Y+20	; 0x14
   136c4:	9d 89       	ldd	r25, Y+21	; 0x15
   136c6:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   136ca:	dc 01       	movw	r26, r24
   136cc:	cb 01       	movw	r24, r22
   136ce:	20 e0       	ldi	r18, 0x00	; 0
   136d0:	30 e0       	ldi	r19, 0x00	; 0
   136d2:	40 e0       	ldi	r20, 0x00	; 0
   136d4:	50 e4       	ldi	r21, 0x40	; 64
   136d6:	bc 01       	movw	r22, r24
   136d8:	cd 01       	movw	r24, r26
   136da:	0f 94 23 2a 	call	0x25446	; 0x25446 <pow>
   136de:	dc 01       	movw	r26, r24
   136e0:	cb 01       	movw	r24, r22
   136e2:	9c 01       	movw	r18, r24
   136e4:	ad 01       	movw	r20, r26
   136e6:	c7 01       	movw	r24, r14
   136e8:	b6 01       	movw	r22, r12
   136ea:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   136ee:	dc 01       	movw	r26, r24
   136f0:	cb 01       	movw	r24, r22
   136f2:	20 e0       	ldi	r18, 0x00	; 0
   136f4:	30 e0       	ldi	r19, 0x00	; 0
   136f6:	40 e0       	ldi	r20, 0x00	; 0
   136f8:	5f e3       	ldi	r21, 0x3F	; 63
   136fa:	bc 01       	movw	r22, r24
   136fc:	cd 01       	movw	r24, r26
   136fe:	0f 94 23 2a 	call	0x25446	; 0x25446 <pow>
   13702:	dc 01       	movw	r26, r24
   13704:	cb 01       	movw	r24, r22
   13706:	89 83       	std	Y+1, r24	; 0x01
   13708:	9a 83       	std	Y+2, r25	; 0x02
   1370a:	ab 83       	std	Y+3, r26	; 0x03
   1370c:	bc 83       	std	Y+4, r27	; 0x04
				if (!l_length) {
   1370e:	20 e0       	ldi	r18, 0x00	; 0
   13710:	30 e0       	ldi	r19, 0x00	; 0
   13712:	a9 01       	movw	r20, r18
   13714:	69 81       	ldd	r22, Y+1	; 0x01
   13716:	7a 81       	ldd	r23, Y+2	; 0x02
   13718:	8b 81       	ldd	r24, Y+3	; 0x03
   1371a:	9c 81       	ldd	r25, Y+4	; 0x04
   1371c:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   13720:	88 23       	and	r24, r24
   13722:	41 f4       	brne	.+16     	; 0x13734 <task_twi2_lcd__gyro_gfxmag+0x348>
					l_length = 1.f;
   13724:	80 e0       	ldi	r24, 0x00	; 0
   13726:	90 e0       	ldi	r25, 0x00	; 0
   13728:	a0 e8       	ldi	r26, 0x80	; 128
   1372a:	bf e3       	ldi	r27, 0x3F	; 63
   1372c:	89 83       	std	Y+1, r24	; 0x01
   1372e:	9a 83       	std	Y+2, r25	; 0x02
   13730:	ab 83       	std	Y+3, r26	; 0x03
   13732:	bc 83       	std	Y+4, r27	; 0x04
				}

				float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
   13734:	6a 85       	ldd	r22, Y+10	; 0x0a
   13736:	7b 85       	ldd	r23, Y+11	; 0x0b
   13738:	8c 85       	ldd	r24, Y+12	; 0x0c
   1373a:	9d 85       	ldd	r25, Y+13	; 0x0d
   1373c:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13740:	dc 01       	movw	r26, r24
   13742:	cb 01       	movw	r24, r22
   13744:	29 81       	ldd	r18, Y+1	; 0x01
   13746:	3a 81       	ldd	r19, Y+2	; 0x02
   13748:	4b 81       	ldd	r20, Y+3	; 0x03
   1374a:	5c 81       	ldd	r21, Y+4	; 0x04
   1374c:	bc 01       	movw	r22, r24
   1374e:	cd 01       	movw	r24, r26
   13750:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   13754:	dc 01       	movw	r26, r24
   13756:	cb 01       	movw	r24, r22
   13758:	8e 8b       	std	Y+22, r24	; 0x16
   1375a:	9f 8b       	std	Y+23, r25	; 0x17
   1375c:	a8 8f       	std	Y+24, r26	; 0x18
   1375e:	b9 8f       	std	Y+25, r27	; 0x19
				float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
   13760:	6e 85       	ldd	r22, Y+14	; 0x0e
   13762:	7f 85       	ldd	r23, Y+15	; 0x0f
   13764:	88 89       	ldd	r24, Y+16	; 0x10
   13766:	99 89       	ldd	r25, Y+17	; 0x11
   13768:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1376c:	dc 01       	movw	r26, r24
   1376e:	cb 01       	movw	r24, r22
   13770:	29 81       	ldd	r18, Y+1	; 0x01
   13772:	3a 81       	ldd	r19, Y+2	; 0x02
   13774:	4b 81       	ldd	r20, Y+3	; 0x03
   13776:	5c 81       	ldd	r21, Y+4	; 0x04
   13778:	bc 01       	movw	r22, r24
   1377a:	cd 01       	movw	r24, r26
   1377c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   13780:	dc 01       	movw	r26, r24
   13782:	cb 01       	movw	r24, r22
   13784:	8a 8f       	std	Y+26, r24	; 0x1a
   13786:	9b 8f       	std	Y+27, r25	; 0x1b
   13788:	ac 8f       	std	Y+28, r26	; 0x1c
   1378a:	bd 8f       	std	Y+29, r27	; 0x1d
				float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
   1378c:	6a 89       	ldd	r22, Y+18	; 0x12
   1378e:	7b 89       	ldd	r23, Y+19	; 0x13
   13790:	8c 89       	ldd	r24, Y+20	; 0x14
   13792:	9d 89       	ldd	r25, Y+21	; 0x15
   13794:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13798:	dc 01       	movw	r26, r24
   1379a:	cb 01       	movw	r24, r22
   1379c:	29 81       	ldd	r18, Y+1	; 0x01
   1379e:	3a 81       	ldd	r19, Y+2	; 0x02
   137a0:	4b 81       	ldd	r20, Y+3	; 0x03
   137a2:	5c 81       	ldd	r21, Y+4	; 0x04
   137a4:	bc 01       	movw	r22, r24
   137a6:	cd 01       	movw	r24, r26
   137a8:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   137ac:	dc 01       	movw	r26, r24
   137ae:	cb 01       	movw	r24, r22
   137b0:	8e 8f       	std	Y+30, r24	; 0x1e
   137b2:	9f 8f       	std	Y+31, r25	; 0x1f
   137b4:	a8 a3       	std	Y+32, r26	; 0x20
   137b6:	b9 a3       	std	Y+33, r27	; 0x21
				uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
   137b8:	20 e0       	ldi	r18, 0x00	; 0
   137ba:	30 e0       	ldi	r19, 0x00	; 0
   137bc:	48 e4       	ldi	r20, 0x48	; 72
   137be:	51 e4       	ldi	r21, 0x41	; 65
   137c0:	6e 89       	ldd	r22, Y+22	; 0x16
   137c2:	7f 89       	ldd	r23, Y+23	; 0x17
   137c4:	88 8d       	ldd	r24, Y+24	; 0x18
   137c6:	99 8d       	ldd	r25, Y+25	; 0x19
   137c8:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   137cc:	dc 01       	movw	r26, r24
   137ce:	cb 01       	movw	r24, r22
   137d0:	bc 01       	movw	r22, r24
   137d2:	cd 01       	movw	r24, r26
   137d4:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   137d8:	dc 01       	movw	r26, r24
   137da:	cb 01       	movw	r24, r22
   137dc:	8a a3       	std	Y+34, r24	; 0x22
				uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
   137de:	20 e0       	ldi	r18, 0x00	; 0
   137e0:	30 e0       	ldi	r19, 0x00	; 0
   137e2:	48 e4       	ldi	r20, 0x48	; 72
   137e4:	51 e4       	ldi	r21, 0x41	; 65
   137e6:	6e 89       	ldd	r22, Y+22	; 0x16
   137e8:	7f 89       	ldd	r23, Y+23	; 0x17
   137ea:	88 8d       	ldd	r24, Y+24	; 0x18
   137ec:	99 8d       	ldd	r25, Y+25	; 0x19
   137ee:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   137f2:	dc 01       	movw	r26, r24
   137f4:	cb 01       	movw	r24, r22
   137f6:	b0 58       	subi	r27, 0x80	; 128
   137f8:	bc 01       	movw	r22, r24
   137fa:	cd 01       	movw	r24, r26
   137fc:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   13800:	dc 01       	movw	r26, r24
   13802:	cb 01       	movw	r24, r22
   13804:	8b a3       	std	Y+35, r24	; 0x23
				uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
   13806:	8a a1       	ldd	r24, Y+34	; 0x22
   13808:	88 2f       	mov	r24, r24
   1380a:	90 e0       	ldi	r25, 0x00	; 0
   1380c:	09 2e       	mov	r0, r25
   1380e:	00 0c       	add	r0, r0
   13810:	aa 0b       	sbc	r26, r26
   13812:	bb 0b       	sbc	r27, r27
   13814:	bc 01       	movw	r22, r24
   13816:	cd 01       	movw	r24, r26
   13818:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1381c:	6b 01       	movw	r12, r22
   1381e:	7c 01       	movw	r14, r24
   13820:	20 e0       	ldi	r18, 0x00	; 0
   13822:	30 e0       	ldi	r19, 0x00	; 0
   13824:	48 ec       	ldi	r20, 0xC8	; 200
   13826:	51 e4       	ldi	r21, 0x41	; 65
   13828:	6a 8d       	ldd	r22, Y+26	; 0x1a
   1382a:	7b 8d       	ldd	r23, Y+27	; 0x1b
   1382c:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1382e:	9d 8d       	ldd	r25, Y+29	; 0x1d
   13830:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   13834:	dc 01       	movw	r26, r24
   13836:	cb 01       	movw	r24, r22
   13838:	9c 01       	movw	r18, r24
   1383a:	ad 01       	movw	r20, r26
   1383c:	c7 01       	movw	r24, r14
   1383e:	b6 01       	movw	r22, r12
   13840:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   13844:	dc 01       	movw	r26, r24
   13846:	cb 01       	movw	r24, r22
   13848:	bc 01       	movw	r22, r24
   1384a:	cd 01       	movw	r24, r26
   1384c:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   13850:	dc 01       	movw	r26, r24
   13852:	cb 01       	movw	r24, r22
   13854:	8c a3       	std	Y+36, r24	; 0x24
				uint8_t p2y = p1y;
   13856:	8b a1       	ldd	r24, Y+35	; 0x23
   13858:	8d a3       	std	Y+37, r24	; 0x25
				uint8_t p3x = p2x;
   1385a:	8c a1       	ldd	r24, Y+36	; 0x24
   1385c:	8e a3       	std	Y+38, r24	; 0x26
				uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
   1385e:	8d a1       	ldd	r24, Y+37	; 0x25
   13860:	88 2f       	mov	r24, r24
   13862:	90 e0       	ldi	r25, 0x00	; 0
   13864:	09 2e       	mov	r0, r25
   13866:	00 0c       	add	r0, r0
   13868:	aa 0b       	sbc	r26, r26
   1386a:	bb 0b       	sbc	r27, r27
   1386c:	bc 01       	movw	r22, r24
   1386e:	cd 01       	movw	r24, r26
   13870:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13874:	6b 01       	movw	r12, r22
   13876:	7c 01       	movw	r14, r24
   13878:	20 e0       	ldi	r18, 0x00	; 0
   1387a:	30 e0       	ldi	r19, 0x00	; 0
   1387c:	48 ec       	ldi	r20, 0xC8	; 200
   1387e:	51 e4       	ldi	r21, 0x41	; 65
   13880:	6e 8d       	ldd	r22, Y+30	; 0x1e
   13882:	7f 8d       	ldd	r23, Y+31	; 0x1f
   13884:	88 a1       	ldd	r24, Y+32	; 0x20
   13886:	99 a1       	ldd	r25, Y+33	; 0x21
   13888:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1388c:	dc 01       	movw	r26, r24
   1388e:	cb 01       	movw	r24, r22
   13890:	9c 01       	movw	r18, r24
   13892:	ad 01       	movw	r20, r26
   13894:	c7 01       	movw	r24, r14
   13896:	b6 01       	movw	r22, r12
   13898:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1389c:	dc 01       	movw	r26, r24
   1389e:	cb 01       	movw	r24, r22
   138a0:	bc 01       	movw	r22, r24
   138a2:	cd 01       	movw	r24, r26
   138a4:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   138a8:	dc 01       	movw	r26, r24
   138aa:	cb 01       	movw	r24, r22
   138ac:	8f a3       	std	Y+39, r24	; 0x27

				// Saturation at 100T
				if (l_length > 100000.f) {
   138ae:	20 e0       	ldi	r18, 0x00	; 0
   138b0:	30 e5       	ldi	r19, 0x50	; 80
   138b2:	43 ec       	ldi	r20, 0xC3	; 195
   138b4:	57 e4       	ldi	r21, 0x47	; 71
   138b6:	69 81       	ldd	r22, Y+1	; 0x01
   138b8:	7a 81       	ldd	r23, Y+2	; 0x02
   138ba:	8b 81       	ldd	r24, Y+3	; 0x03
   138bc:	9c 81       	ldd	r25, Y+4	; 0x04
   138be:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   138c2:	18 16       	cp	r1, r24
   138c4:	44 f4       	brge	.+16     	; 0x138d6 <task_twi2_lcd__gyro_gfxmag+0x4ea>
					l_length = 100000.f;
   138c6:	80 e0       	ldi	r24, 0x00	; 0
   138c8:	90 e5       	ldi	r25, 0x50	; 80
   138ca:	a3 ec       	ldi	r26, 0xC3	; 195
   138cc:	b7 e4       	ldi	r27, 0x47	; 71
   138ce:	89 83       	std	Y+1, r24	; 0x01
   138d0:	9a 83       	std	Y+2, r25	; 0x02
   138d2:	ab 83       	std	Y+3, r26	; 0x03
   138d4:	bc 83       	std	Y+4, r27	; 0x04
				}

				task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
   138d6:	01 e0       	ldi	r16, 0x01	; 1
   138d8:	20 e0       	ldi	r18, 0x00	; 0
   138da:	42 e0       	ldi	r20, 0x02	; 2
   138dc:	6e 81       	ldd	r22, Y+6	; 0x06
   138de:	8d 81       	ldd	r24, Y+5	; 0x05
   138e0:	0e 94 1f 8e 	call	0x11c3e	; 0x11c3e <task_twi2_lcd_circ>
				task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
   138e4:	20 e0       	ldi	r18, 0x00	; 0
   138e6:	30 e8       	ldi	r19, 0x80	; 128
   138e8:	4b e3       	ldi	r20, 0x3B	; 59
   138ea:	55 e4       	ldi	r21, 0x45	; 69
   138ec:	69 81       	ldd	r22, Y+1	; 0x01
   138ee:	7a 81       	ldd	r23, Y+2	; 0x02
   138f0:	8b 81       	ldd	r24, Y+3	; 0x03
   138f2:	9c 81       	ldd	r25, Y+4	; 0x04
   138f4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   138f8:	dc 01       	movw	r26, r24
   138fa:	cb 01       	movw	r24, r22
   138fc:	bc 01       	movw	r22, r24
   138fe:	cd 01       	movw	r24, r26
   13900:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   13904:	dc 01       	movw	r26, r24
   13906:	cb 01       	movw	r24, r22
   13908:	18 2f       	mov	r17, r24
   1390a:	8e 81       	ldd	r24, Y+6	; 0x06
   1390c:	88 2f       	mov	r24, r24
   1390e:	90 e0       	ldi	r25, 0x00	; 0
   13910:	09 2e       	mov	r0, r25
   13912:	00 0c       	add	r0, r0
   13914:	aa 0b       	sbc	r26, r26
   13916:	bb 0b       	sbc	r27, r27
   13918:	bc 01       	movw	r22, r24
   1391a:	cd 01       	movw	r24, r26
   1391c:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13920:	6b 01       	movw	r12, r22
   13922:	7c 01       	movw	r14, r24
   13924:	20 e0       	ldi	r18, 0x00	; 0
   13926:	30 e8       	ldi	r19, 0x80	; 128
   13928:	4b e3       	ldi	r20, 0x3B	; 59
   1392a:	55 e4       	ldi	r21, 0x45	; 69
   1392c:	69 81       	ldd	r22, Y+1	; 0x01
   1392e:	7a 81       	ldd	r23, Y+2	; 0x02
   13930:	8b 81       	ldd	r24, Y+3	; 0x03
   13932:	9c 81       	ldd	r25, Y+4	; 0x04
   13934:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   13938:	dc 01       	movw	r26, r24
   1393a:	cb 01       	movw	r24, r22
   1393c:	9c 01       	movw	r18, r24
   1393e:	ad 01       	movw	r20, r26
   13940:	c7 01       	movw	r24, r14
   13942:	b6 01       	movw	r22, r12
   13944:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   13948:	dc 01       	movw	r26, r24
   1394a:	cb 01       	movw	r24, r22
   1394c:	bc 01       	movw	r22, r24
   1394e:	cd 01       	movw	r24, r26
   13950:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   13954:	dc 01       	movw	r26, r24
   13956:	cb 01       	movw	r24, r22
   13958:	98 2f       	mov	r25, r24
   1395a:	8d 81       	ldd	r24, Y+5	; 0x05
   1395c:	81 50       	subi	r24, 0x01	; 1
   1395e:	ee 24       	eor	r14, r14
   13960:	e3 94       	inc	r14
   13962:	01 e0       	ldi	r16, 0x01	; 1
   13964:	21 2f       	mov	r18, r17
   13966:	43 e0       	ldi	r20, 0x03	; 3
   13968:	69 2f       	mov	r22, r25
   1396a:	0e 94 58 8d 	call	0x11ab0	; 0x11ab0 <task_twi2_lcd_rect>
				task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
   1396e:	98 85       	ldd	r25, Y+8	; 0x08
   13970:	8b a1       	ldd	r24, Y+35	; 0x23
   13972:	29 2f       	mov	r18, r25
   13974:	28 0f       	add	r18, r24
   13976:	9f 81       	ldd	r25, Y+7	; 0x07
   13978:	8a a1       	ldd	r24, Y+34	; 0x22
   1397a:	89 0f       	add	r24, r25
   1397c:	01 e0       	ldi	r16, 0x01	; 1
   1397e:	48 2f       	mov	r20, r24
   13980:	68 85       	ldd	r22, Y+8	; 0x08
   13982:	8f 81       	ldd	r24, Y+7	; 0x07
   13984:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
   13988:	98 85       	ldd	r25, Y+8	; 0x08
   1398a:	8d a1       	ldd	r24, Y+37	; 0x25
   1398c:	29 2f       	mov	r18, r25
   1398e:	28 0f       	add	r18, r24
   13990:	9f 81       	ldd	r25, Y+7	; 0x07
   13992:	8c a1       	ldd	r24, Y+36	; 0x24
   13994:	49 2f       	mov	r20, r25
   13996:	48 0f       	add	r20, r24
   13998:	98 85       	ldd	r25, Y+8	; 0x08
   1399a:	8b a1       	ldd	r24, Y+35	; 0x23
   1399c:	39 2f       	mov	r19, r25
   1399e:	38 0f       	add	r19, r24
   139a0:	9f 81       	ldd	r25, Y+7	; 0x07
   139a2:	8a a1       	ldd	r24, Y+34	; 0x22
   139a4:	89 0f       	add	r24, r25
   139a6:	01 e0       	ldi	r16, 0x01	; 1
   139a8:	63 2f       	mov	r22, r19
   139aa:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
   139ae:	98 85       	ldd	r25, Y+8	; 0x08
   139b0:	8f a1       	ldd	r24, Y+39	; 0x27
   139b2:	29 2f       	mov	r18, r25
   139b4:	28 0f       	add	r18, r24
   139b6:	9f 81       	ldd	r25, Y+7	; 0x07
   139b8:	8e a1       	ldd	r24, Y+38	; 0x26
   139ba:	49 2f       	mov	r20, r25
   139bc:	48 0f       	add	r20, r24
   139be:	98 85       	ldd	r25, Y+8	; 0x08
   139c0:	8d a1       	ldd	r24, Y+37	; 0x25
   139c2:	39 2f       	mov	r19, r25
   139c4:	38 0f       	add	r19, r24
   139c6:	9f 81       	ldd	r25, Y+7	; 0x07
   139c8:	8c a1       	ldd	r24, Y+36	; 0x24
   139ca:	89 0f       	add	r24, r25
   139cc:	01 e0       	ldi	r16, 0x01	; 1
   139ce:	63 2f       	mov	r22, r19
   139d0:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>

				/* Store new set */
				s_length = l_length;
   139d4:	89 81       	ldd	r24, Y+1	; 0x01
   139d6:	9a 81       	ldd	r25, Y+2	; 0x02
   139d8:	ab 81       	ldd	r26, Y+3	; 0x03
   139da:	bc 81       	ldd	r27, Y+4	; 0x04
   139dc:	80 93 fe 23 	sts	0x23FE, r24	; 0x8023fe <s_length.8613>
   139e0:	90 93 ff 23 	sts	0x23FF, r25	; 0x8023ff <s_length.8613+0x1>
   139e4:	a0 93 00 24 	sts	0x2400, r26	; 0x802400 <s_length.8613+0x2>
   139e8:	b0 93 01 24 	sts	0x2401, r27	; 0x802401 <s_length.8613+0x3>
				s_p1x = p1x;
   139ec:	8a a1       	ldd	r24, Y+34	; 0x22
   139ee:	80 93 03 24 	sts	0x2403, r24	; 0x802403 <s_p1x.8614>
				s_p1y = p1y;
   139f2:	8b a1       	ldd	r24, Y+35	; 0x23
   139f4:	80 93 02 24 	sts	0x2402, r24	; 0x802402 <s_p1y.8615>
				s_p2x = p2x;
   139f8:	8c a1       	ldd	r24, Y+36	; 0x24
   139fa:	80 93 05 24 	sts	0x2405, r24	; 0x802405 <s_p2x.8616>
				s_p2y = p2y;
   139fe:	8d a1       	ldd	r24, Y+37	; 0x25
   13a00:	80 93 04 24 	sts	0x2404, r24	; 0x802404 <s_p2y.8617>
				s_p3x = p3x;
   13a04:	8e a1       	ldd	r24, Y+38	; 0x26
   13a06:	80 93 07 24 	sts	0x2407, r24	; 0x802407 <s_p3x.8618>
				s_p3y = p3y;
   13a0a:	8f a1       	ldd	r24, Y+39	; 0x27
   13a0c:	80 93 06 24 	sts	0x2406, r24	; 0x802406 <s_p3y.8619>
			}
		}
	}
}
   13a10:	00 00       	nop
   13a12:	a7 96       	adiw	r28, 0x27	; 39
   13a14:	cd bf       	out	0x3d, r28	; 61
   13a16:	de bf       	out	0x3e, r29	; 62
   13a18:	df 91       	pop	r29
   13a1a:	cf 91       	pop	r28
   13a1c:	1f 91       	pop	r17
   13a1e:	0f 91       	pop	r16
   13a20:	ff 90       	pop	r15
   13a22:	ef 90       	pop	r14
   13a24:	df 90       	pop	r13
   13a26:	cf 90       	pop	r12
   13a28:	08 95       	ret

00013a2a <task_twi2_lcd__gyro_gfxaccel>:

void task_twi2_lcd__gyro_gfxaccel(void)
{
   13a2a:	0f 93       	push	r16
   13a2c:	cf 93       	push	r28
   13a2e:	df 93       	push	r29
   13a30:	cd b7       	in	r28, 0x3d	; 61
   13a32:	de b7       	in	r29, 0x3e	; 62
   13a34:	65 97       	sbiw	r28, 0x15	; 21
   13a36:	cd bf       	out	0x3d, r28	; 61
   13a38:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_accel_center_x = 210;
   13a3a:	82 ed       	ldi	r24, 0xD2	; 210
   13a3c:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_accel_center_y =  40;
   13a3e:	88 e2       	ldi	r24, 0x28	; 40
   13a40:	8e 83       	std	Y+6, r24	; 0x06
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   13a42:	80 e0       	ldi	r24, 0x00	; 0
   13a44:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   13a48:	88 23       	and	r24, r24
   13a4a:	09 f4       	brne	.+2      	; 0x13a4e <task_twi2_lcd__gyro_gfxaccel+0x24>
   13a4c:	54 c1       	rjmp	.+680    	; 0x13cf6 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
		int16_t l_twi1_gyro_1_accel_z_mg;
		int16_t l_backlight_mode_pwm;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   13a4e:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   13a52:	8f 83       	std	Y+7, r24	; 0x07
			l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   13a54:	80 91 a3 28 	lds	r24, 0x28A3	; 0x8028a3 <g_twi1_gyro_1_accel_x_mg>
   13a58:	90 91 a4 28 	lds	r25, 0x28A4	; 0x8028a4 <g_twi1_gyro_1_accel_x_mg+0x1>
   13a5c:	88 87       	std	Y+8, r24	; 0x08
   13a5e:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   13a60:	80 91 a5 28 	lds	r24, 0x28A5	; 0x8028a5 <g_twi1_gyro_1_accel_y_mg>
   13a64:	90 91 a6 28 	lds	r25, 0x28A6	; 0x8028a6 <g_twi1_gyro_1_accel_y_mg+0x1>
   13a68:	8a 87       	std	Y+10, r24	; 0x0a
   13a6a:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   13a6c:	80 91 a7 28 	lds	r24, 0x28A7	; 0x8028a7 <g_twi1_gyro_1_accel_z_mg>
   13a70:	90 91 a8 28 	lds	r25, 0x28A8	; 0x8028a8 <g_twi1_gyro_1_accel_z_mg+0x1>
   13a74:	8c 87       	std	Y+12, r24	; 0x0c
   13a76:	9d 87       	std	Y+13, r25	; 0x0d
			l_backlight_mode_pwm		= g_backlight_mode_pwm;
   13a78:	80 91 b7 25 	lds	r24, 0x25B7	; 0x8025b7 <g_backlight_mode_pwm>
   13a7c:	90 91 b8 25 	lds	r25, 0x25B8	; 0x8025b8 <g_backlight_mode_pwm+0x1>
   13a80:	8e 87       	std	Y+14, r24	; 0x0e
   13a82:	9f 87       	std	Y+15, r25	; 0x0f
			cpu_irq_restore(flags);
   13a84:	8f 81       	ldd	r24, Y+7	; 0x07
   13a86:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_accel_x_mg != l_twi1_gyro_1_accel_x_mg) || (s_twi1_gyro_1_accel_y_mg != l_twi1_gyro_1_accel_y_mg) || (s_twi1_gyro_1_accel_z_mg != l_twi1_gyro_1_accel_z_mg)) {
   13a8a:	20 91 08 24 	lds	r18, 0x2408	; 0x802408 <s_twi1_gyro_1_accel_x_mg.8639>
   13a8e:	30 91 09 24 	lds	r19, 0x2409	; 0x802409 <s_twi1_gyro_1_accel_x_mg.8639+0x1>
   13a92:	88 85       	ldd	r24, Y+8	; 0x08
   13a94:	99 85       	ldd	r25, Y+9	; 0x09
   13a96:	28 17       	cp	r18, r24
   13a98:	39 07       	cpc	r19, r25
   13a9a:	99 f4       	brne	.+38     	; 0x13ac2 <task_twi2_lcd__gyro_gfxaccel+0x98>
   13a9c:	20 91 0a 24 	lds	r18, 0x240A	; 0x80240a <s_twi1_gyro_1_accel_y_mg.8640>
   13aa0:	30 91 0b 24 	lds	r19, 0x240B	; 0x80240b <s_twi1_gyro_1_accel_y_mg.8640+0x1>
   13aa4:	8a 85       	ldd	r24, Y+10	; 0x0a
   13aa6:	9b 85       	ldd	r25, Y+11	; 0x0b
   13aa8:	28 17       	cp	r18, r24
   13aaa:	39 07       	cpc	r19, r25
   13aac:	51 f4       	brne	.+20     	; 0x13ac2 <task_twi2_lcd__gyro_gfxaccel+0x98>
   13aae:	20 91 0c 24 	lds	r18, 0x240C	; 0x80240c <s_twi1_gyro_1_accel_z_mg.8641>
   13ab2:	30 91 0d 24 	lds	r19, 0x240D	; 0x80240d <s_twi1_gyro_1_accel_z_mg.8641+0x1>
   13ab6:	8c 85       	ldd	r24, Y+12	; 0x0c
   13ab8:	9d 85       	ldd	r25, Y+13	; 0x0d
   13aba:	28 17       	cp	r18, r24
   13abc:	39 07       	cpc	r19, r25
   13abe:	09 f4       	brne	.+2      	; 0x13ac2 <task_twi2_lcd__gyro_gfxaccel+0x98>
   13ac0:	1a c1       	rjmp	.+564    	; 0x13cf6 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
			s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   13ac2:	88 85       	ldd	r24, Y+8	; 0x08
   13ac4:	99 85       	ldd	r25, Y+9	; 0x09
   13ac6:	80 93 08 24 	sts	0x2408, r24	; 0x802408 <s_twi1_gyro_1_accel_x_mg.8639>
   13aca:	90 93 09 24 	sts	0x2409, r25	; 0x802409 <s_twi1_gyro_1_accel_x_mg.8639+0x1>
			s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   13ace:	8a 85       	ldd	r24, Y+10	; 0x0a
   13ad0:	9b 85       	ldd	r25, Y+11	; 0x0b
   13ad2:	80 93 0a 24 	sts	0x240A, r24	; 0x80240a <s_twi1_gyro_1_accel_y_mg.8640>
   13ad6:	90 93 0b 24 	sts	0x240B, r25	; 0x80240b <s_twi1_gyro_1_accel_y_mg.8640+0x1>
			s_twi1_gyro_1_accel_z_mg = l_twi1_gyro_1_accel_z_mg;
   13ada:	8c 85       	ldd	r24, Y+12	; 0x0c
   13adc:	9d 85       	ldd	r25, Y+13	; 0x0d
   13ade:	80 93 0c 24 	sts	0x240C, r24	; 0x80240c <s_twi1_gyro_1_accel_z_mg.8641>
   13ae2:	90 93 0d 24 	sts	0x240D, r25	; 0x80240d <s_twi1_gyro_1_accel_z_mg.8641+0x1>

			/* Removing old lines first */
			{
				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
   13ae6:	80 91 0e 24 	lds	r24, 0x240E	; 0x80240e <s_p1y.8643>
   13aea:	98 2f       	mov	r25, r24
   13aec:	8e 81       	ldd	r24, Y+6	; 0x06
   13aee:	98 0f       	add	r25, r24
   13af0:	80 91 0f 24 	lds	r24, 0x240F	; 0x80240f <s_p1x.8642>
   13af4:	28 2f       	mov	r18, r24
   13af6:	8d 81       	ldd	r24, Y+5	; 0x05
   13af8:	82 0f       	add	r24, r18
   13afa:	00 e0       	ldi	r16, 0x00	; 0
   13afc:	29 2f       	mov	r18, r25
   13afe:	48 2f       	mov	r20, r24
   13b00:	6e 81       	ldd	r22, Y+6	; 0x06
   13b02:	8d 81       	ldd	r24, Y+5	; 0x05
   13b04:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
   13b08:	80 91 10 24 	lds	r24, 0x2410	; 0x802410 <s_p2y.8645>
   13b0c:	98 2f       	mov	r25, r24
   13b0e:	8e 81       	ldd	r24, Y+6	; 0x06
   13b10:	29 2f       	mov	r18, r25
   13b12:	28 0f       	add	r18, r24
   13b14:	80 91 11 24 	lds	r24, 0x2411	; 0x802411 <s_p2x.8644>
   13b18:	98 2f       	mov	r25, r24
   13b1a:	8d 81       	ldd	r24, Y+5	; 0x05
   13b1c:	39 2f       	mov	r19, r25
   13b1e:	38 0f       	add	r19, r24
   13b20:	80 91 0e 24 	lds	r24, 0x240E	; 0x80240e <s_p1y.8643>
   13b24:	98 2f       	mov	r25, r24
   13b26:	8e 81       	ldd	r24, Y+6	; 0x06
   13b28:	98 0f       	add	r25, r24
   13b2a:	80 91 0f 24 	lds	r24, 0x240F	; 0x80240f <s_p1x.8642>
   13b2e:	48 2f       	mov	r20, r24
   13b30:	8d 81       	ldd	r24, Y+5	; 0x05
   13b32:	84 0f       	add	r24, r20
   13b34:	00 e0       	ldi	r16, 0x00	; 0
   13b36:	43 2f       	mov	r20, r19
   13b38:	69 2f       	mov	r22, r25
   13b3a:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
   13b3e:	80 91 12 24 	lds	r24, 0x2412	; 0x802412 <s_p3y.8647>
   13b42:	98 2f       	mov	r25, r24
   13b44:	8e 81       	ldd	r24, Y+6	; 0x06
   13b46:	29 2f       	mov	r18, r25
   13b48:	28 0f       	add	r18, r24
   13b4a:	80 91 13 24 	lds	r24, 0x2413	; 0x802413 <s_p3x.8646>
   13b4e:	98 2f       	mov	r25, r24
   13b50:	8d 81       	ldd	r24, Y+5	; 0x05
   13b52:	39 2f       	mov	r19, r25
   13b54:	38 0f       	add	r19, r24
   13b56:	80 91 10 24 	lds	r24, 0x2410	; 0x802410 <s_p2y.8645>
   13b5a:	98 2f       	mov	r25, r24
   13b5c:	8e 81       	ldd	r24, Y+6	; 0x06
   13b5e:	98 0f       	add	r25, r24
   13b60:	80 91 11 24 	lds	r24, 0x2411	; 0x802411 <s_p2x.8644>
   13b64:	48 2f       	mov	r20, r24
   13b66:	8d 81       	ldd	r24, Y+5	; 0x05
   13b68:	84 0f       	add	r24, r20
   13b6a:	00 e0       	ldi	r16, 0x00	; 0
   13b6c:	43 2f       	mov	r20, r19
   13b6e:	69 2f       	mov	r22, r25
   13b70:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
			}

			/* Center point */
			task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
   13b74:	01 e0       	ldi	r16, 0x01	; 1
   13b76:	21 e0       	ldi	r18, 0x01	; 1
   13b78:	41 e0       	ldi	r20, 0x01	; 1
   13b7a:	6e 81       	ldd	r22, Y+6	; 0x06
   13b7c:	8d 81       	ldd	r24, Y+5	; 0x05
   13b7e:	0e 94 1f 8e 	call	0x11c3e	; 0x11c3e <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
   13b82:	8a 85       	ldd	r24, Y+10	; 0x0a
   13b84:	9b 85       	ldd	r25, Y+11	; 0x0b
   13b86:	20 e5       	ldi	r18, 0x50	; 80
   13b88:	30 e0       	ldi	r19, 0x00	; 0
   13b8a:	b9 01       	movw	r22, r18
   13b8c:	0f 94 4a 2f 	call	0x25e94	; 0x25e94 <__divmodhi4>
   13b90:	cb 01       	movw	r24, r22
   13b92:	81 95       	neg	r24
   13b94:	88 8b       	std	Y+16, r24	; 0x10
				uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
   13b96:	8a 85       	ldd	r24, Y+10	; 0x0a
   13b98:	9b 85       	ldd	r25, Y+11	; 0x0b
   13b9a:	20 e5       	ldi	r18, 0x50	; 80
   13b9c:	30 e0       	ldi	r19, 0x00	; 0
   13b9e:	b9 01       	movw	r22, r18
   13ba0:	0f 94 4a 2f 	call	0x25e94	; 0x25e94 <__divmodhi4>
   13ba4:	cb 01       	movw	r24, r22
   13ba6:	89 8b       	std	Y+17, r24	; 0x11
				uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
   13ba8:	88 85       	ldd	r24, Y+8	; 0x08
   13baa:	99 85       	ldd	r25, Y+9	; 0x09
   13bac:	28 e2       	ldi	r18, 0x28	; 40
   13bae:	30 e0       	ldi	r19, 0x00	; 0
   13bb0:	b9 01       	movw	r22, r18
   13bb2:	0f 94 4a 2f 	call	0x25e94	; 0x25e94 <__divmodhi4>
   13bb6:	cb 01       	movw	r24, r22
   13bb8:	98 2f       	mov	r25, r24
   13bba:	88 89       	ldd	r24, Y+16	; 0x10
   13bbc:	89 1b       	sub	r24, r25
   13bbe:	8a 8b       	std	Y+18, r24	; 0x12
				uint8_t p2y = p1y;
   13bc0:	89 89       	ldd	r24, Y+17	; 0x11
   13bc2:	8b 8b       	std	Y+19, r24	; 0x13
				uint8_t p3x = p2x;
   13bc4:	8a 89       	ldd	r24, Y+18	; 0x12
   13bc6:	8c 8b       	std	Y+20, r24	; 0x14
				uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
   13bc8:	8c 85       	ldd	r24, Y+12	; 0x0c
   13bca:	9d 85       	ldd	r25, Y+13	; 0x0d
   13bcc:	28 e2       	ldi	r18, 0x28	; 40
   13bce:	30 e0       	ldi	r19, 0x00	; 0
   13bd0:	b9 01       	movw	r22, r18
   13bd2:	0f 94 4a 2f 	call	0x25e94	; 0x25e94 <__divmodhi4>
   13bd6:	cb 01       	movw	r24, r22
   13bd8:	98 2f       	mov	r25, r24
   13bda:	8b 89       	ldd	r24, Y+19	; 0x13
   13bdc:	89 0f       	add	r24, r25
   13bde:	8d 8b       	std	Y+21, r24	; 0x15

				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
   13be0:	9e 81       	ldd	r25, Y+6	; 0x06
   13be2:	89 89       	ldd	r24, Y+17	; 0x11
   13be4:	29 2f       	mov	r18, r25
   13be6:	28 0f       	add	r18, r24
   13be8:	9d 81       	ldd	r25, Y+5	; 0x05
   13bea:	88 89       	ldd	r24, Y+16	; 0x10
   13bec:	89 0f       	add	r24, r25
   13bee:	01 e0       	ldi	r16, 0x01	; 1
   13bf0:	48 2f       	mov	r20, r24
   13bf2:	6e 81       	ldd	r22, Y+6	; 0x06
   13bf4:	8d 81       	ldd	r24, Y+5	; 0x05
   13bf6:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
   13bfa:	9e 81       	ldd	r25, Y+6	; 0x06
   13bfc:	8b 89       	ldd	r24, Y+19	; 0x13
   13bfe:	29 2f       	mov	r18, r25
   13c00:	28 0f       	add	r18, r24
   13c02:	9d 81       	ldd	r25, Y+5	; 0x05
   13c04:	8a 89       	ldd	r24, Y+18	; 0x12
   13c06:	49 2f       	mov	r20, r25
   13c08:	48 0f       	add	r20, r24
   13c0a:	9e 81       	ldd	r25, Y+6	; 0x06
   13c0c:	89 89       	ldd	r24, Y+17	; 0x11
   13c0e:	39 2f       	mov	r19, r25
   13c10:	38 0f       	add	r19, r24
   13c12:	9d 81       	ldd	r25, Y+5	; 0x05
   13c14:	88 89       	ldd	r24, Y+16	; 0x10
   13c16:	89 0f       	add	r24, r25
   13c18:	01 e0       	ldi	r16, 0x01	; 1
   13c1a:	63 2f       	mov	r22, r19
   13c1c:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
   13c20:	9e 81       	ldd	r25, Y+6	; 0x06
   13c22:	8d 89       	ldd	r24, Y+21	; 0x15
   13c24:	29 2f       	mov	r18, r25
   13c26:	28 0f       	add	r18, r24
   13c28:	9d 81       	ldd	r25, Y+5	; 0x05
   13c2a:	8c 89       	ldd	r24, Y+20	; 0x14
   13c2c:	49 2f       	mov	r20, r25
   13c2e:	48 0f       	add	r20, r24
   13c30:	9e 81       	ldd	r25, Y+6	; 0x06
   13c32:	8b 89       	ldd	r24, Y+19	; 0x13
   13c34:	39 2f       	mov	r19, r25
   13c36:	38 0f       	add	r19, r24
   13c38:	9d 81       	ldd	r25, Y+5	; 0x05
   13c3a:	8a 89       	ldd	r24, Y+18	; 0x12
   13c3c:	89 0f       	add	r24, r25
   13c3e:	01 e0       	ldi	r16, 0x01	; 1
   13c40:	63 2f       	mov	r22, r19
   13c42:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>

				/* Store new set */
				s_p1x = p1x;
   13c46:	88 89       	ldd	r24, Y+16	; 0x10
   13c48:	80 93 0f 24 	sts	0x240F, r24	; 0x80240f <s_p1x.8642>
				s_p1y = p1y;
   13c4c:	89 89       	ldd	r24, Y+17	; 0x11
   13c4e:	80 93 0e 24 	sts	0x240E, r24	; 0x80240e <s_p1y.8643>
				s_p2x = p2x;
   13c52:	8a 89       	ldd	r24, Y+18	; 0x12
   13c54:	80 93 11 24 	sts	0x2411, r24	; 0x802411 <s_p2x.8644>
				s_p2y = p2y;
   13c58:	8b 89       	ldd	r24, Y+19	; 0x13
   13c5a:	80 93 10 24 	sts	0x2410, r24	; 0x802410 <s_p2y.8645>
				s_p3x = p3x;
   13c5e:	8c 89       	ldd	r24, Y+20	; 0x14
   13c60:	80 93 13 24 	sts	0x2413, r24	; 0x802413 <s_p3x.8646>
				s_p3y = p3y;
   13c64:	8d 89       	ldd	r24, Y+21	; 0x15
   13c66:	80 93 12 24 	sts	0x2412, r24	; 0x802412 <s_p3y.8647>
			}

			/* Calculate the luminance (sunshine on the surface) */
			if (l_backlight_mode_pwm == -2) {
   13c6a:	8e 85       	ldd	r24, Y+14	; 0x0e
   13c6c:	9f 85       	ldd	r25, Y+15	; 0x0f
   13c6e:	02 96       	adiw	r24, 0x02	; 2
   13c70:	09 f0       	breq	.+2      	; 0x13c74 <task_twi2_lcd__gyro_gfxaccel+0x24a>
   13c72:	41 c0       	rjmp	.+130    	; 0x13cf6 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
				int32_t lum = 1000 + l_twi1_gyro_1_accel_z_mg;
   13c74:	8c 85       	ldd	r24, Y+12	; 0x0c
   13c76:	9d 85       	ldd	r25, Y+13	; 0x0d
   13c78:	88 51       	subi	r24, 0x18	; 24
   13c7a:	9c 4f       	sbci	r25, 0xFC	; 252
   13c7c:	09 2e       	mov	r0, r25
   13c7e:	00 0c       	add	r0, r0
   13c80:	aa 0b       	sbc	r26, r26
   13c82:	bb 0b       	sbc	r27, r27
   13c84:	89 83       	std	Y+1, r24	; 0x01
   13c86:	9a 83       	std	Y+2, r25	; 0x02
   13c88:	ab 83       	std	Y+3, r26	; 0x03
   13c8a:	bc 83       	std	Y+4, r27	; 0x04
				if (lum < 0) {
   13c8c:	89 81       	ldd	r24, Y+1	; 0x01
   13c8e:	9a 81       	ldd	r25, Y+2	; 0x02
   13c90:	ab 81       	ldd	r26, Y+3	; 0x03
   13c92:	bc 81       	ldd	r27, Y+4	; 0x04
   13c94:	bb 23       	and	r27, r27
   13c96:	2c f4       	brge	.+10     	; 0x13ca2 <task_twi2_lcd__gyro_gfxaccel+0x278>
					lum = 0;
   13c98:	19 82       	std	Y+1, r1	; 0x01
   13c9a:	1a 82       	std	Y+2, r1	; 0x02
   13c9c:	1b 82       	std	Y+3, r1	; 0x03
   13c9e:	1c 82       	std	Y+4, r1	; 0x04
   13ca0:	11 c0       	rjmp	.+34     	; 0x13cc4 <task_twi2_lcd__gyro_gfxaccel+0x29a>
				} else if (lum > 2000) {
   13ca2:	89 81       	ldd	r24, Y+1	; 0x01
   13ca4:	9a 81       	ldd	r25, Y+2	; 0x02
   13ca6:	ab 81       	ldd	r26, Y+3	; 0x03
   13ca8:	bc 81       	ldd	r27, Y+4	; 0x04
   13caa:	81 3d       	cpi	r24, 0xD1	; 209
   13cac:	97 40       	sbci	r25, 0x07	; 7
   13cae:	a1 05       	cpc	r26, r1
   13cb0:	b1 05       	cpc	r27, r1
   13cb2:	44 f0       	brlt	.+16     	; 0x13cc4 <task_twi2_lcd__gyro_gfxaccel+0x29a>
					lum = 2000;
   13cb4:	80 ed       	ldi	r24, 0xD0	; 208
   13cb6:	97 e0       	ldi	r25, 0x07	; 7
   13cb8:	a0 e0       	ldi	r26, 0x00	; 0
   13cba:	b0 e0       	ldi	r27, 0x00	; 0
   13cbc:	89 83       	std	Y+1, r24	; 0x01
   13cbe:	9a 83       	std	Y+2, r25	; 0x02
   13cc0:	ab 83       	std	Y+3, r26	; 0x03
   13cc2:	bc 83       	std	Y+4, r27	; 0x04
				}

				twi2_set_ledbl(0, (uint8_t)(lum * 255 / 2000));
   13cc4:	29 81       	ldd	r18, Y+1	; 0x01
   13cc6:	3a 81       	ldd	r19, Y+2	; 0x02
   13cc8:	4b 81       	ldd	r20, Y+3	; 0x03
   13cca:	5c 81       	ldd	r21, Y+4	; 0x04
   13ccc:	8f ef       	ldi	r24, 0xFF	; 255
   13cce:	90 e0       	ldi	r25, 0x00	; 0
   13cd0:	dc 01       	movw	r26, r24
   13cd2:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   13cd6:	dc 01       	movw	r26, r24
   13cd8:	cb 01       	movw	r24, r22
   13cda:	20 ed       	ldi	r18, 0xD0	; 208
   13cdc:	37 e0       	ldi	r19, 0x07	; 7
   13cde:	40 e0       	ldi	r20, 0x00	; 0
   13ce0:	50 e0       	ldi	r21, 0x00	; 0
   13ce2:	bc 01       	movw	r22, r24
   13ce4:	cd 01       	movw	r24, r26
   13ce6:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
   13cea:	da 01       	movw	r26, r20
   13cec:	c9 01       	movw	r24, r18
   13cee:	68 2f       	mov	r22, r24
   13cf0:	80 e0       	ldi	r24, 0x00	; 0
   13cf2:	0e 94 39 67 	call	0xce72	; 0xce72 <twi2_set_ledbl>
			}
		}
	}
}
   13cf6:	00 00       	nop
   13cf8:	65 96       	adiw	r28, 0x15	; 21
   13cfa:	cd bf       	out	0x3d, r28	; 61
   13cfc:	de bf       	out	0x3e, r29	; 62
   13cfe:	df 91       	pop	r29
   13d00:	cf 91       	pop	r28
   13d02:	0f 91       	pop	r16
   13d04:	08 95       	ret

00013d06 <task_twi2_lcd__gyro_gfxgyro>:

void task_twi2_lcd__gyro_gfxgyro(void)
{
   13d06:	cf 92       	push	r12
   13d08:	df 92       	push	r13
   13d0a:	ef 92       	push	r14
   13d0c:	ff 92       	push	r15
   13d0e:	0f 93       	push	r16
   13d10:	1f 93       	push	r17
   13d12:	cf 93       	push	r28
   13d14:	df 93       	push	r29
   13d16:	cd b7       	in	r28, 0x3d	; 61
   13d18:	de b7       	in	r29, 0x3e	; 62
   13d1a:	a2 97       	sbiw	r28, 0x22	; 34
   13d1c:	cd bf       	out	0x3d, r28	; 61
   13d1e:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_gyro_center_x_X	= 150;
   13d20:	86 e9       	ldi	r24, 0x96	; 150
   13d22:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   13d24:	84 eb       	ldi	r24, 0xB4	; 180
   13d26:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   13d28:	82 ed       	ldi	r24, 0xD2	; 210
   13d2a:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_gyro_center_y	= 100;
   13d2c:	84 e6       	ldi	r24, 0x64	; 100
   13d2e:	88 87       	std	Y+8, r24	; 0x08
	const uint8_t plot_gyro_radius		= 12;
   13d30:	8c e0       	ldi	r24, 0x0C	; 12
   13d32:	89 87       	std	Y+9, r24	; 0x09
	static float s_rads_z = 0.f;
	static int32_t s_twi1_gyro_1_gyro_x_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_y_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_z_mdps = 0;

	if (twi2_waitUntilReady(false)) {
   13d34:	80 e0       	ldi	r24, 0x00	; 0
   13d36:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   13d3a:	88 23       	and	r24, r24
   13d3c:	09 f4       	brne	.+2      	; 0x13d40 <task_twi2_lcd__gyro_gfxgyro+0x3a>
   13d3e:	7f c3       	rjmp	.+1790   	; 0x1443e <task_twi2_lcd__gyro_gfxgyro+0x738>
		int32_t l_twi1_gyro_1_gyro_y_mdps;
		int32_t l_twi1_gyro_1_gyro_z_mdps;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   13d40:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   13d44:	8a 87       	std	Y+10, r24	; 0x0a
			l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   13d46:	80 91 b5 28 	lds	r24, 0x28B5	; 0x8028b5 <g_twi1_gyro_1_gyro_x_mdps>
   13d4a:	90 91 b6 28 	lds	r25, 0x28B6	; 0x8028b6 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   13d4e:	a0 91 b7 28 	lds	r26, 0x28B7	; 0x8028b7 <g_twi1_gyro_1_gyro_x_mdps+0x2>
   13d52:	b0 91 b8 28 	lds	r27, 0x28B8	; 0x8028b8 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   13d56:	8b 87       	std	Y+11, r24	; 0x0b
   13d58:	9c 87       	std	Y+12, r25	; 0x0c
   13d5a:	ad 87       	std	Y+13, r26	; 0x0d
   13d5c:	be 87       	std	Y+14, r27	; 0x0e
			l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   13d5e:	80 91 b9 28 	lds	r24, 0x28B9	; 0x8028b9 <g_twi1_gyro_1_gyro_y_mdps>
   13d62:	90 91 ba 28 	lds	r25, 0x28BA	; 0x8028ba <g_twi1_gyro_1_gyro_y_mdps+0x1>
   13d66:	a0 91 bb 28 	lds	r26, 0x28BB	; 0x8028bb <g_twi1_gyro_1_gyro_y_mdps+0x2>
   13d6a:	b0 91 bc 28 	lds	r27, 0x28BC	; 0x8028bc <g_twi1_gyro_1_gyro_y_mdps+0x3>
   13d6e:	8f 87       	std	Y+15, r24	; 0x0f
   13d70:	98 8b       	std	Y+16, r25	; 0x10
   13d72:	a9 8b       	std	Y+17, r26	; 0x11
   13d74:	ba 8b       	std	Y+18, r27	; 0x12
			l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   13d76:	80 91 bd 28 	lds	r24, 0x28BD	; 0x8028bd <g_twi1_gyro_1_gyro_z_mdps>
   13d7a:	90 91 be 28 	lds	r25, 0x28BE	; 0x8028be <g_twi1_gyro_1_gyro_z_mdps+0x1>
   13d7e:	a0 91 bf 28 	lds	r26, 0x28BF	; 0x8028bf <g_twi1_gyro_1_gyro_z_mdps+0x2>
   13d82:	b0 91 c0 28 	lds	r27, 0x28C0	; 0x8028c0 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   13d86:	8b 8b       	std	Y+19, r24	; 0x13
   13d88:	9c 8b       	std	Y+20, r25	; 0x14
   13d8a:	ad 8b       	std	Y+21, r26	; 0x15
   13d8c:	be 8b       	std	Y+22, r27	; 0x16
			cpu_irq_restore(flags);
   13d8e:	8a 85       	ldd	r24, Y+10	; 0x0a
   13d90:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_gyro_x_mdps != l_twi1_gyro_1_gyro_x_mdps) || (s_twi1_gyro_1_gyro_y_mdps != l_twi1_gyro_1_gyro_y_mdps) || (s_twi1_gyro_1_gyro_z_mdps != l_twi1_gyro_1_gyro_z_mdps)) {
   13d94:	20 91 14 24 	lds	r18, 0x2414	; 0x802414 <s_twi1_gyro_1_gyro_x_mdps.8671>
   13d98:	30 91 15 24 	lds	r19, 0x2415	; 0x802415 <s_twi1_gyro_1_gyro_x_mdps.8671+0x1>
   13d9c:	40 91 16 24 	lds	r20, 0x2416	; 0x802416 <s_twi1_gyro_1_gyro_x_mdps.8671+0x2>
   13da0:	50 91 17 24 	lds	r21, 0x2417	; 0x802417 <s_twi1_gyro_1_gyro_x_mdps.8671+0x3>
   13da4:	8b 85       	ldd	r24, Y+11	; 0x0b
   13da6:	9c 85       	ldd	r25, Y+12	; 0x0c
   13da8:	ad 85       	ldd	r26, Y+13	; 0x0d
   13daa:	be 85       	ldd	r27, Y+14	; 0x0e
   13dac:	28 17       	cp	r18, r24
   13dae:	39 07       	cpc	r19, r25
   13db0:	4a 07       	cpc	r20, r26
   13db2:	5b 07       	cpc	r21, r27
   13db4:	19 f5       	brne	.+70     	; 0x13dfc <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13db6:	20 91 18 24 	lds	r18, 0x2418	; 0x802418 <s_twi1_gyro_1_gyro_y_mdps.8672>
   13dba:	30 91 19 24 	lds	r19, 0x2419	; 0x802419 <s_twi1_gyro_1_gyro_y_mdps.8672+0x1>
   13dbe:	40 91 1a 24 	lds	r20, 0x241A	; 0x80241a <s_twi1_gyro_1_gyro_y_mdps.8672+0x2>
   13dc2:	50 91 1b 24 	lds	r21, 0x241B	; 0x80241b <s_twi1_gyro_1_gyro_y_mdps.8672+0x3>
   13dc6:	8f 85       	ldd	r24, Y+15	; 0x0f
   13dc8:	98 89       	ldd	r25, Y+16	; 0x10
   13dca:	a9 89       	ldd	r26, Y+17	; 0x11
   13dcc:	ba 89       	ldd	r27, Y+18	; 0x12
   13dce:	28 17       	cp	r18, r24
   13dd0:	39 07       	cpc	r19, r25
   13dd2:	4a 07       	cpc	r20, r26
   13dd4:	5b 07       	cpc	r21, r27
   13dd6:	91 f4       	brne	.+36     	; 0x13dfc <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13dd8:	20 91 1c 24 	lds	r18, 0x241C	; 0x80241c <s_twi1_gyro_1_gyro_z_mdps.8673>
   13ddc:	30 91 1d 24 	lds	r19, 0x241D	; 0x80241d <s_twi1_gyro_1_gyro_z_mdps.8673+0x1>
   13de0:	40 91 1e 24 	lds	r20, 0x241E	; 0x80241e <s_twi1_gyro_1_gyro_z_mdps.8673+0x2>
   13de4:	50 91 1f 24 	lds	r21, 0x241F	; 0x80241f <s_twi1_gyro_1_gyro_z_mdps.8673+0x3>
   13de8:	8b 89       	ldd	r24, Y+19	; 0x13
   13dea:	9c 89       	ldd	r25, Y+20	; 0x14
   13dec:	ad 89       	ldd	r26, Y+21	; 0x15
   13dee:	be 89       	ldd	r27, Y+22	; 0x16
   13df0:	28 17       	cp	r18, r24
   13df2:	39 07       	cpc	r19, r25
   13df4:	4a 07       	cpc	r20, r26
   13df6:	5b 07       	cpc	r21, r27
   13df8:	09 f4       	brne	.+2      	; 0x13dfc <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13dfa:	d0 c2       	rjmp	.+1440   	; 0x1439c <task_twi2_lcd__gyro_gfxgyro+0x696>
			s_twi1_gyro_1_gyro_x_mdps = l_twi1_gyro_1_gyro_x_mdps;
   13dfc:	8b 85       	ldd	r24, Y+11	; 0x0b
   13dfe:	9c 85       	ldd	r25, Y+12	; 0x0c
   13e00:	ad 85       	ldd	r26, Y+13	; 0x0d
   13e02:	be 85       	ldd	r27, Y+14	; 0x0e
   13e04:	80 93 14 24 	sts	0x2414, r24	; 0x802414 <s_twi1_gyro_1_gyro_x_mdps.8671>
   13e08:	90 93 15 24 	sts	0x2415, r25	; 0x802415 <s_twi1_gyro_1_gyro_x_mdps.8671+0x1>
   13e0c:	a0 93 16 24 	sts	0x2416, r26	; 0x802416 <s_twi1_gyro_1_gyro_x_mdps.8671+0x2>
   13e10:	b0 93 17 24 	sts	0x2417, r27	; 0x802417 <s_twi1_gyro_1_gyro_x_mdps.8671+0x3>
			s_twi1_gyro_1_gyro_y_mdps = l_twi1_gyro_1_gyro_y_mdps;
   13e14:	8f 85       	ldd	r24, Y+15	; 0x0f
   13e16:	98 89       	ldd	r25, Y+16	; 0x10
   13e18:	a9 89       	ldd	r26, Y+17	; 0x11
   13e1a:	ba 89       	ldd	r27, Y+18	; 0x12
   13e1c:	80 93 18 24 	sts	0x2418, r24	; 0x802418 <s_twi1_gyro_1_gyro_y_mdps.8672>
   13e20:	90 93 19 24 	sts	0x2419, r25	; 0x802419 <s_twi1_gyro_1_gyro_y_mdps.8672+0x1>
   13e24:	a0 93 1a 24 	sts	0x241A, r26	; 0x80241a <s_twi1_gyro_1_gyro_y_mdps.8672+0x2>
   13e28:	b0 93 1b 24 	sts	0x241B, r27	; 0x80241b <s_twi1_gyro_1_gyro_y_mdps.8672+0x3>
			s_twi1_gyro_1_gyro_z_mdps = l_twi1_gyro_1_gyro_z_mdps;
   13e2c:	8b 89       	ldd	r24, Y+19	; 0x13
   13e2e:	9c 89       	ldd	r25, Y+20	; 0x14
   13e30:	ad 89       	ldd	r26, Y+21	; 0x15
   13e32:	be 89       	ldd	r27, Y+22	; 0x16
   13e34:	80 93 1c 24 	sts	0x241C, r24	; 0x80241c <s_twi1_gyro_1_gyro_z_mdps.8673>
   13e38:	90 93 1d 24 	sts	0x241D, r25	; 0x80241d <s_twi1_gyro_1_gyro_z_mdps.8673+0x1>
   13e3c:	a0 93 1e 24 	sts	0x241E, r26	; 0x80241e <s_twi1_gyro_1_gyro_z_mdps.8673+0x2>
   13e40:	b0 93 1f 24 	sts	0x241F, r27	; 0x80241f <s_twi1_gyro_1_gyro_z_mdps.8673+0x3>

			float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
   13e44:	6b 85       	ldd	r22, Y+11	; 0x0b
   13e46:	7c 85       	ldd	r23, Y+12	; 0x0c
   13e48:	8d 85       	ldd	r24, Y+13	; 0x0d
   13e4a:	9e 85       	ldd	r25, Y+14	; 0x0e
   13e4c:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13e50:	dc 01       	movw	r26, r24
   13e52:	cb 01       	movw	r24, r22
   13e54:	2b ed       	ldi	r18, 0xDB	; 219
   13e56:	3f e0       	ldi	r19, 0x0F	; 15
   13e58:	49 e4       	ldi	r20, 0x49	; 73
   13e5a:	50 e4       	ldi	r21, 0x40	; 64
   13e5c:	bc 01       	movw	r22, r24
   13e5e:	cd 01       	movw	r24, r26
   13e60:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   13e64:	dc 01       	movw	r26, r24
   13e66:	cb 01       	movw	r24, r22
   13e68:	20 e0       	ldi	r18, 0x00	; 0
   13e6a:	38 ec       	ldi	r19, 0xC8	; 200
   13e6c:	4f e2       	ldi	r20, 0x2F	; 47
   13e6e:	58 e4       	ldi	r21, 0x48	; 72
   13e70:	bc 01       	movw	r22, r24
   13e72:	cd 01       	movw	r24, r26
   13e74:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   13e78:	dc 01       	movw	r26, r24
   13e7a:	cb 01       	movw	r24, r22
   13e7c:	8f 8b       	std	Y+23, r24	; 0x17
   13e7e:	98 8f       	std	Y+24, r25	; 0x18
   13e80:	a9 8f       	std	Y+25, r26	; 0x19
   13e82:	ba 8f       	std	Y+26, r27	; 0x1a
			float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
   13e84:	6f 85       	ldd	r22, Y+15	; 0x0f
   13e86:	78 89       	ldd	r23, Y+16	; 0x10
   13e88:	89 89       	ldd	r24, Y+17	; 0x11
   13e8a:	9a 89       	ldd	r25, Y+18	; 0x12
   13e8c:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13e90:	dc 01       	movw	r26, r24
   13e92:	cb 01       	movw	r24, r22
   13e94:	2b ed       	ldi	r18, 0xDB	; 219
   13e96:	3f e0       	ldi	r19, 0x0F	; 15
   13e98:	49 e4       	ldi	r20, 0x49	; 73
   13e9a:	50 e4       	ldi	r21, 0x40	; 64
   13e9c:	bc 01       	movw	r22, r24
   13e9e:	cd 01       	movw	r24, r26
   13ea0:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   13ea4:	dc 01       	movw	r26, r24
   13ea6:	cb 01       	movw	r24, r22
   13ea8:	20 e0       	ldi	r18, 0x00	; 0
   13eaa:	38 ec       	ldi	r19, 0xC8	; 200
   13eac:	4f e2       	ldi	r20, 0x2F	; 47
   13eae:	58 e4       	ldi	r21, 0x48	; 72
   13eb0:	bc 01       	movw	r22, r24
   13eb2:	cd 01       	movw	r24, r26
   13eb4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   13eb8:	dc 01       	movw	r26, r24
   13eba:	cb 01       	movw	r24, r22
   13ebc:	8b 8f       	std	Y+27, r24	; 0x1b
   13ebe:	9c 8f       	std	Y+28, r25	; 0x1c
   13ec0:	ad 8f       	std	Y+29, r26	; 0x1d
   13ec2:	be 8f       	std	Y+30, r27	; 0x1e
			float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
   13ec4:	6b 89       	ldd	r22, Y+19	; 0x13
   13ec6:	7c 89       	ldd	r23, Y+20	; 0x14
   13ec8:	8d 89       	ldd	r24, Y+21	; 0x15
   13eca:	9e 89       	ldd	r25, Y+22	; 0x16
   13ecc:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13ed0:	dc 01       	movw	r26, r24
   13ed2:	cb 01       	movw	r24, r22
   13ed4:	2b ed       	ldi	r18, 0xDB	; 219
   13ed6:	3f e0       	ldi	r19, 0x0F	; 15
   13ed8:	49 e4       	ldi	r20, 0x49	; 73
   13eda:	50 e4       	ldi	r21, 0x40	; 64
   13edc:	bc 01       	movw	r22, r24
   13ede:	cd 01       	movw	r24, r26
   13ee0:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   13ee4:	dc 01       	movw	r26, r24
   13ee6:	cb 01       	movw	r24, r22
   13ee8:	20 e0       	ldi	r18, 0x00	; 0
   13eea:	38 ec       	ldi	r19, 0xC8	; 200
   13eec:	4f e2       	ldi	r20, 0x2F	; 47
   13eee:	58 e4       	ldi	r21, 0x48	; 72
   13ef0:	bc 01       	movw	r22, r24
   13ef2:	cd 01       	movw	r24, r26
   13ef4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   13ef8:	dc 01       	movw	r26, r24
   13efa:	cb 01       	movw	r24, r22
   13efc:	8f 8f       	std	Y+31, r24	; 0x1f
   13efe:	98 a3       	std	Y+32, r25	; 0x20
   13f00:	a9 a3       	std	Y+33, r26	; 0x21
   13f02:	ba a3       	std	Y+34, r27	; 0x22

			/* Remove old lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
   13f04:	89 85       	ldd	r24, Y+9	; 0x09
   13f06:	88 2f       	mov	r24, r24
   13f08:	90 e0       	ldi	r25, 0x00	; 0
   13f0a:	09 2e       	mov	r0, r25
   13f0c:	00 0c       	add	r0, r0
   13f0e:	aa 0b       	sbc	r26, r26
   13f10:	bb 0b       	sbc	r27, r27
   13f12:	bc 01       	movw	r22, r24
   13f14:	cd 01       	movw	r24, r26
   13f16:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13f1a:	6b 01       	movw	r12, r22
   13f1c:	7c 01       	movw	r14, r24
   13f1e:	80 91 20 24 	lds	r24, 0x2420	; 0x802420 <s_rads_x.8668>
   13f22:	90 91 21 24 	lds	r25, 0x2421	; 0x802421 <s_rads_x.8668+0x1>
   13f26:	a0 91 22 24 	lds	r26, 0x2422	; 0x802422 <s_rads_x.8668+0x2>
   13f2a:	b0 91 23 24 	lds	r27, 0x2423	; 0x802423 <s_rads_x.8668+0x3>
   13f2e:	bc 01       	movw	r22, r24
   13f30:	cd 01       	movw	r24, r26
   13f32:	0f 94 68 27 	call	0x24ed0	; 0x24ed0 <cos>
   13f36:	dc 01       	movw	r26, r24
   13f38:	cb 01       	movw	r24, r22
   13f3a:	9c 01       	movw	r18, r24
   13f3c:	ad 01       	movw	r20, r26
   13f3e:	c7 01       	movw	r24, r14
   13f40:	b6 01       	movw	r22, r12
   13f42:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   13f46:	dc 01       	movw	r26, r24
   13f48:	cb 01       	movw	r24, r22
   13f4a:	bc 01       	movw	r22, r24
   13f4c:	cd 01       	movw	r24, r26
   13f4e:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   13f52:	dc 01       	movw	r26, r24
   13f54:	cb 01       	movw	r24, r22
   13f56:	98 2f       	mov	r25, r24
   13f58:	88 85       	ldd	r24, Y+8	; 0x08
   13f5a:	18 2f       	mov	r17, r24
   13f5c:	19 1b       	sub	r17, r25
   13f5e:	89 85       	ldd	r24, Y+9	; 0x09
   13f60:	88 2f       	mov	r24, r24
   13f62:	90 e0       	ldi	r25, 0x00	; 0
   13f64:	09 2e       	mov	r0, r25
   13f66:	00 0c       	add	r0, r0
   13f68:	aa 0b       	sbc	r26, r26
   13f6a:	bb 0b       	sbc	r27, r27
   13f6c:	bc 01       	movw	r22, r24
   13f6e:	cd 01       	movw	r24, r26
   13f70:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13f74:	6b 01       	movw	r12, r22
   13f76:	7c 01       	movw	r14, r24
   13f78:	80 91 20 24 	lds	r24, 0x2420	; 0x802420 <s_rads_x.8668>
   13f7c:	90 91 21 24 	lds	r25, 0x2421	; 0x802421 <s_rads_x.8668+0x1>
   13f80:	a0 91 22 24 	lds	r26, 0x2422	; 0x802422 <s_rads_x.8668+0x2>
   13f84:	b0 91 23 24 	lds	r27, 0x2423	; 0x802423 <s_rads_x.8668+0x3>
   13f88:	bc 01       	movw	r22, r24
   13f8a:	cd 01       	movw	r24, r26
   13f8c:	0f 94 6f 2a 	call	0x254de	; 0x254de <sin>
   13f90:	dc 01       	movw	r26, r24
   13f92:	cb 01       	movw	r24, r22
   13f94:	9c 01       	movw	r18, r24
   13f96:	ad 01       	movw	r20, r26
   13f98:	c7 01       	movw	r24, r14
   13f9a:	b6 01       	movw	r22, r12
   13f9c:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   13fa0:	dc 01       	movw	r26, r24
   13fa2:	cb 01       	movw	r24, r22
   13fa4:	bc 01       	movw	r22, r24
   13fa6:	cd 01       	movw	r24, r26
   13fa8:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   13fac:	dc 01       	movw	r26, r24
   13fae:	cb 01       	movw	r24, r22
   13fb0:	98 2f       	mov	r25, r24
   13fb2:	8d 81       	ldd	r24, Y+5	; 0x05
   13fb4:	89 1b       	sub	r24, r25
   13fb6:	00 e0       	ldi	r16, 0x00	; 0
   13fb8:	21 2f       	mov	r18, r17
   13fba:	48 2f       	mov	r20, r24
   13fbc:	68 85       	ldd	r22, Y+8	; 0x08
   13fbe:	8d 81       	ldd	r24, Y+5	; 0x05
   13fc0:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
   13fc4:	89 85       	ldd	r24, Y+9	; 0x09
   13fc6:	88 2f       	mov	r24, r24
   13fc8:	90 e0       	ldi	r25, 0x00	; 0
   13fca:	09 2e       	mov	r0, r25
   13fcc:	00 0c       	add	r0, r0
   13fce:	aa 0b       	sbc	r26, r26
   13fd0:	bb 0b       	sbc	r27, r27
   13fd2:	bc 01       	movw	r22, r24
   13fd4:	cd 01       	movw	r24, r26
   13fd6:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   13fda:	6b 01       	movw	r12, r22
   13fdc:	7c 01       	movw	r14, r24
   13fde:	80 91 24 24 	lds	r24, 0x2424	; 0x802424 <s_rads_y.8669>
   13fe2:	90 91 25 24 	lds	r25, 0x2425	; 0x802425 <s_rads_y.8669+0x1>
   13fe6:	a0 91 26 24 	lds	r26, 0x2426	; 0x802426 <s_rads_y.8669+0x2>
   13fea:	b0 91 27 24 	lds	r27, 0x2427	; 0x802427 <s_rads_y.8669+0x3>
   13fee:	bc 01       	movw	r22, r24
   13ff0:	cd 01       	movw	r24, r26
   13ff2:	0f 94 68 27 	call	0x24ed0	; 0x24ed0 <cos>
   13ff6:	dc 01       	movw	r26, r24
   13ff8:	cb 01       	movw	r24, r22
   13ffa:	9c 01       	movw	r18, r24
   13ffc:	ad 01       	movw	r20, r26
   13ffe:	c7 01       	movw	r24, r14
   14000:	b6 01       	movw	r22, r12
   14002:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   14006:	dc 01       	movw	r26, r24
   14008:	cb 01       	movw	r24, r22
   1400a:	bc 01       	movw	r22, r24
   1400c:	cd 01       	movw	r24, r26
   1400e:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   14012:	dc 01       	movw	r26, r24
   14014:	cb 01       	movw	r24, r22
   14016:	98 2f       	mov	r25, r24
   14018:	88 85       	ldd	r24, Y+8	; 0x08
   1401a:	18 2f       	mov	r17, r24
   1401c:	19 1b       	sub	r17, r25
   1401e:	89 85       	ldd	r24, Y+9	; 0x09
   14020:	88 2f       	mov	r24, r24
   14022:	90 e0       	ldi	r25, 0x00	; 0
   14024:	09 2e       	mov	r0, r25
   14026:	00 0c       	add	r0, r0
   14028:	aa 0b       	sbc	r26, r26
   1402a:	bb 0b       	sbc	r27, r27
   1402c:	bc 01       	movw	r22, r24
   1402e:	cd 01       	movw	r24, r26
   14030:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   14034:	6b 01       	movw	r12, r22
   14036:	7c 01       	movw	r14, r24
   14038:	80 91 24 24 	lds	r24, 0x2424	; 0x802424 <s_rads_y.8669>
   1403c:	90 91 25 24 	lds	r25, 0x2425	; 0x802425 <s_rads_y.8669+0x1>
   14040:	a0 91 26 24 	lds	r26, 0x2426	; 0x802426 <s_rads_y.8669+0x2>
   14044:	b0 91 27 24 	lds	r27, 0x2427	; 0x802427 <s_rads_y.8669+0x3>
   14048:	bc 01       	movw	r22, r24
   1404a:	cd 01       	movw	r24, r26
   1404c:	0f 94 6f 2a 	call	0x254de	; 0x254de <sin>
   14050:	dc 01       	movw	r26, r24
   14052:	cb 01       	movw	r24, r22
   14054:	9c 01       	movw	r18, r24
   14056:	ad 01       	movw	r20, r26
   14058:	c7 01       	movw	r24, r14
   1405a:	b6 01       	movw	r22, r12
   1405c:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   14060:	dc 01       	movw	r26, r24
   14062:	cb 01       	movw	r24, r22
   14064:	bc 01       	movw	r22, r24
   14066:	cd 01       	movw	r24, r26
   14068:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1406c:	dc 01       	movw	r26, r24
   1406e:	cb 01       	movw	r24, r22
   14070:	98 2f       	mov	r25, r24
   14072:	8e 81       	ldd	r24, Y+6	; 0x06
   14074:	89 0f       	add	r24, r25
   14076:	00 e0       	ldi	r16, 0x00	; 0
   14078:	21 2f       	mov	r18, r17
   1407a:	48 2f       	mov	r20, r24
   1407c:	68 85       	ldd	r22, Y+8	; 0x08
   1407e:	8e 81       	ldd	r24, Y+6	; 0x06
   14080:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
   14084:	89 85       	ldd	r24, Y+9	; 0x09
   14086:	88 2f       	mov	r24, r24
   14088:	90 e0       	ldi	r25, 0x00	; 0
   1408a:	09 2e       	mov	r0, r25
   1408c:	00 0c       	add	r0, r0
   1408e:	aa 0b       	sbc	r26, r26
   14090:	bb 0b       	sbc	r27, r27
   14092:	bc 01       	movw	r22, r24
   14094:	cd 01       	movw	r24, r26
   14096:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1409a:	6b 01       	movw	r12, r22
   1409c:	7c 01       	movw	r14, r24
   1409e:	80 91 28 24 	lds	r24, 0x2428	; 0x802428 <s_rads_z.8670>
   140a2:	90 91 29 24 	lds	r25, 0x2429	; 0x802429 <s_rads_z.8670+0x1>
   140a6:	a0 91 2a 24 	lds	r26, 0x242A	; 0x80242a <s_rads_z.8670+0x2>
   140aa:	b0 91 2b 24 	lds	r27, 0x242B	; 0x80242b <s_rads_z.8670+0x3>
   140ae:	bc 01       	movw	r22, r24
   140b0:	cd 01       	movw	r24, r26
   140b2:	0f 94 68 27 	call	0x24ed0	; 0x24ed0 <cos>
   140b6:	dc 01       	movw	r26, r24
   140b8:	cb 01       	movw	r24, r22
   140ba:	9c 01       	movw	r18, r24
   140bc:	ad 01       	movw	r20, r26
   140be:	c7 01       	movw	r24, r14
   140c0:	b6 01       	movw	r22, r12
   140c2:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   140c6:	dc 01       	movw	r26, r24
   140c8:	cb 01       	movw	r24, r22
   140ca:	bc 01       	movw	r22, r24
   140cc:	cd 01       	movw	r24, r26
   140ce:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   140d2:	dc 01       	movw	r26, r24
   140d4:	cb 01       	movw	r24, r22
   140d6:	98 2f       	mov	r25, r24
   140d8:	88 85       	ldd	r24, Y+8	; 0x08
   140da:	18 2f       	mov	r17, r24
   140dc:	19 1b       	sub	r17, r25
   140de:	89 85       	ldd	r24, Y+9	; 0x09
   140e0:	88 2f       	mov	r24, r24
   140e2:	90 e0       	ldi	r25, 0x00	; 0
   140e4:	09 2e       	mov	r0, r25
   140e6:	00 0c       	add	r0, r0
   140e8:	aa 0b       	sbc	r26, r26
   140ea:	bb 0b       	sbc	r27, r27
   140ec:	bc 01       	movw	r22, r24
   140ee:	cd 01       	movw	r24, r26
   140f0:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   140f4:	6b 01       	movw	r12, r22
   140f6:	7c 01       	movw	r14, r24
   140f8:	80 91 28 24 	lds	r24, 0x2428	; 0x802428 <s_rads_z.8670>
   140fc:	90 91 29 24 	lds	r25, 0x2429	; 0x802429 <s_rads_z.8670+0x1>
   14100:	a0 91 2a 24 	lds	r26, 0x242A	; 0x80242a <s_rads_z.8670+0x2>
   14104:	b0 91 2b 24 	lds	r27, 0x242B	; 0x80242b <s_rads_z.8670+0x3>
   14108:	bc 01       	movw	r22, r24
   1410a:	cd 01       	movw	r24, r26
   1410c:	0f 94 6f 2a 	call	0x254de	; 0x254de <sin>
   14110:	dc 01       	movw	r26, r24
   14112:	cb 01       	movw	r24, r22
   14114:	9c 01       	movw	r18, r24
   14116:	ad 01       	movw	r20, r26
   14118:	c7 01       	movw	r24, r14
   1411a:	b6 01       	movw	r22, r12
   1411c:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   14120:	dc 01       	movw	r26, r24
   14122:	cb 01       	movw	r24, r22
   14124:	bc 01       	movw	r22, r24
   14126:	cd 01       	movw	r24, r26
   14128:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1412c:	dc 01       	movw	r26, r24
   1412e:	cb 01       	movw	r24, r22
   14130:	98 2f       	mov	r25, r24
   14132:	8f 81       	ldd	r24, Y+7	; 0x07
   14134:	89 1b       	sub	r24, r25
   14136:	00 e0       	ldi	r16, 0x00	; 0
   14138:	21 2f       	mov	r18, r17
   1413a:	48 2f       	mov	r20, r24
   1413c:	68 85       	ldd	r22, Y+8	; 0x08
   1413e:	8f 81       	ldd	r24, Y+7	; 0x07
   14140:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>

			/* Draw new lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
   14144:	89 85       	ldd	r24, Y+9	; 0x09
   14146:	88 2f       	mov	r24, r24
   14148:	90 e0       	ldi	r25, 0x00	; 0
   1414a:	09 2e       	mov	r0, r25
   1414c:	00 0c       	add	r0, r0
   1414e:	aa 0b       	sbc	r26, r26
   14150:	bb 0b       	sbc	r27, r27
   14152:	bc 01       	movw	r22, r24
   14154:	cd 01       	movw	r24, r26
   14156:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1415a:	6b 01       	movw	r12, r22
   1415c:	7c 01       	movw	r14, r24
   1415e:	8f 89       	ldd	r24, Y+23	; 0x17
   14160:	98 8d       	ldd	r25, Y+24	; 0x18
   14162:	a9 8d       	ldd	r26, Y+25	; 0x19
   14164:	ba 8d       	ldd	r27, Y+26	; 0x1a
   14166:	bc 01       	movw	r22, r24
   14168:	cd 01       	movw	r24, r26
   1416a:	0f 94 68 27 	call	0x24ed0	; 0x24ed0 <cos>
   1416e:	dc 01       	movw	r26, r24
   14170:	cb 01       	movw	r24, r22
   14172:	9c 01       	movw	r18, r24
   14174:	ad 01       	movw	r20, r26
   14176:	c7 01       	movw	r24, r14
   14178:	b6 01       	movw	r22, r12
   1417a:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1417e:	dc 01       	movw	r26, r24
   14180:	cb 01       	movw	r24, r22
   14182:	bc 01       	movw	r22, r24
   14184:	cd 01       	movw	r24, r26
   14186:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1418a:	dc 01       	movw	r26, r24
   1418c:	cb 01       	movw	r24, r22
   1418e:	98 2f       	mov	r25, r24
   14190:	88 85       	ldd	r24, Y+8	; 0x08
   14192:	18 2f       	mov	r17, r24
   14194:	19 1b       	sub	r17, r25
   14196:	89 85       	ldd	r24, Y+9	; 0x09
   14198:	88 2f       	mov	r24, r24
   1419a:	90 e0       	ldi	r25, 0x00	; 0
   1419c:	09 2e       	mov	r0, r25
   1419e:	00 0c       	add	r0, r0
   141a0:	aa 0b       	sbc	r26, r26
   141a2:	bb 0b       	sbc	r27, r27
   141a4:	bc 01       	movw	r22, r24
   141a6:	cd 01       	movw	r24, r26
   141a8:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   141ac:	6b 01       	movw	r12, r22
   141ae:	7c 01       	movw	r14, r24
   141b0:	8f 89       	ldd	r24, Y+23	; 0x17
   141b2:	98 8d       	ldd	r25, Y+24	; 0x18
   141b4:	a9 8d       	ldd	r26, Y+25	; 0x19
   141b6:	ba 8d       	ldd	r27, Y+26	; 0x1a
   141b8:	bc 01       	movw	r22, r24
   141ba:	cd 01       	movw	r24, r26
   141bc:	0f 94 6f 2a 	call	0x254de	; 0x254de <sin>
   141c0:	dc 01       	movw	r26, r24
   141c2:	cb 01       	movw	r24, r22
   141c4:	9c 01       	movw	r18, r24
   141c6:	ad 01       	movw	r20, r26
   141c8:	c7 01       	movw	r24, r14
   141ca:	b6 01       	movw	r22, r12
   141cc:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   141d0:	dc 01       	movw	r26, r24
   141d2:	cb 01       	movw	r24, r22
   141d4:	bc 01       	movw	r22, r24
   141d6:	cd 01       	movw	r24, r26
   141d8:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   141dc:	dc 01       	movw	r26, r24
   141de:	cb 01       	movw	r24, r22
   141e0:	98 2f       	mov	r25, r24
   141e2:	8d 81       	ldd	r24, Y+5	; 0x05
   141e4:	89 1b       	sub	r24, r25
   141e6:	01 e0       	ldi	r16, 0x01	; 1
   141e8:	21 2f       	mov	r18, r17
   141ea:	48 2f       	mov	r20, r24
   141ec:	68 85       	ldd	r22, Y+8	; 0x08
   141ee:	8d 81       	ldd	r24, Y+5	; 0x05
   141f0:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
   141f4:	89 85       	ldd	r24, Y+9	; 0x09
   141f6:	88 2f       	mov	r24, r24
   141f8:	90 e0       	ldi	r25, 0x00	; 0
   141fa:	09 2e       	mov	r0, r25
   141fc:	00 0c       	add	r0, r0
   141fe:	aa 0b       	sbc	r26, r26
   14200:	bb 0b       	sbc	r27, r27
   14202:	bc 01       	movw	r22, r24
   14204:	cd 01       	movw	r24, r26
   14206:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1420a:	6b 01       	movw	r12, r22
   1420c:	7c 01       	movw	r14, r24
   1420e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   14210:	9c 8d       	ldd	r25, Y+28	; 0x1c
   14212:	ad 8d       	ldd	r26, Y+29	; 0x1d
   14214:	be 8d       	ldd	r27, Y+30	; 0x1e
   14216:	bc 01       	movw	r22, r24
   14218:	cd 01       	movw	r24, r26
   1421a:	0f 94 68 27 	call	0x24ed0	; 0x24ed0 <cos>
   1421e:	dc 01       	movw	r26, r24
   14220:	cb 01       	movw	r24, r22
   14222:	9c 01       	movw	r18, r24
   14224:	ad 01       	movw	r20, r26
   14226:	c7 01       	movw	r24, r14
   14228:	b6 01       	movw	r22, r12
   1422a:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1422e:	dc 01       	movw	r26, r24
   14230:	cb 01       	movw	r24, r22
   14232:	bc 01       	movw	r22, r24
   14234:	cd 01       	movw	r24, r26
   14236:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1423a:	dc 01       	movw	r26, r24
   1423c:	cb 01       	movw	r24, r22
   1423e:	98 2f       	mov	r25, r24
   14240:	88 85       	ldd	r24, Y+8	; 0x08
   14242:	18 2f       	mov	r17, r24
   14244:	19 1b       	sub	r17, r25
   14246:	89 85       	ldd	r24, Y+9	; 0x09
   14248:	88 2f       	mov	r24, r24
   1424a:	90 e0       	ldi	r25, 0x00	; 0
   1424c:	09 2e       	mov	r0, r25
   1424e:	00 0c       	add	r0, r0
   14250:	aa 0b       	sbc	r26, r26
   14252:	bb 0b       	sbc	r27, r27
   14254:	bc 01       	movw	r22, r24
   14256:	cd 01       	movw	r24, r26
   14258:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1425c:	6b 01       	movw	r12, r22
   1425e:	7c 01       	movw	r14, r24
   14260:	8b 8d       	ldd	r24, Y+27	; 0x1b
   14262:	9c 8d       	ldd	r25, Y+28	; 0x1c
   14264:	ad 8d       	ldd	r26, Y+29	; 0x1d
   14266:	be 8d       	ldd	r27, Y+30	; 0x1e
   14268:	bc 01       	movw	r22, r24
   1426a:	cd 01       	movw	r24, r26
   1426c:	0f 94 6f 2a 	call	0x254de	; 0x254de <sin>
   14270:	dc 01       	movw	r26, r24
   14272:	cb 01       	movw	r24, r22
   14274:	9c 01       	movw	r18, r24
   14276:	ad 01       	movw	r20, r26
   14278:	c7 01       	movw	r24, r14
   1427a:	b6 01       	movw	r22, r12
   1427c:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   14280:	dc 01       	movw	r26, r24
   14282:	cb 01       	movw	r24, r22
   14284:	bc 01       	movw	r22, r24
   14286:	cd 01       	movw	r24, r26
   14288:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1428c:	dc 01       	movw	r26, r24
   1428e:	cb 01       	movw	r24, r22
   14290:	98 2f       	mov	r25, r24
   14292:	8e 81       	ldd	r24, Y+6	; 0x06
   14294:	89 0f       	add	r24, r25
   14296:	01 e0       	ldi	r16, 0x01	; 1
   14298:	21 2f       	mov	r18, r17
   1429a:	48 2f       	mov	r20, r24
   1429c:	68 85       	ldd	r22, Y+8	; 0x08
   1429e:	8e 81       	ldd	r24, Y+6	; 0x06
   142a0:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
   142a4:	89 85       	ldd	r24, Y+9	; 0x09
   142a6:	88 2f       	mov	r24, r24
   142a8:	90 e0       	ldi	r25, 0x00	; 0
   142aa:	09 2e       	mov	r0, r25
   142ac:	00 0c       	add	r0, r0
   142ae:	aa 0b       	sbc	r26, r26
   142b0:	bb 0b       	sbc	r27, r27
   142b2:	bc 01       	movw	r22, r24
   142b4:	cd 01       	movw	r24, r26
   142b6:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   142ba:	6b 01       	movw	r12, r22
   142bc:	7c 01       	movw	r14, r24
   142be:	8f 8d       	ldd	r24, Y+31	; 0x1f
   142c0:	98 a1       	ldd	r25, Y+32	; 0x20
   142c2:	a9 a1       	ldd	r26, Y+33	; 0x21
   142c4:	ba a1       	ldd	r27, Y+34	; 0x22
   142c6:	bc 01       	movw	r22, r24
   142c8:	cd 01       	movw	r24, r26
   142ca:	0f 94 68 27 	call	0x24ed0	; 0x24ed0 <cos>
   142ce:	dc 01       	movw	r26, r24
   142d0:	cb 01       	movw	r24, r22
   142d2:	9c 01       	movw	r18, r24
   142d4:	ad 01       	movw	r20, r26
   142d6:	c7 01       	movw	r24, r14
   142d8:	b6 01       	movw	r22, r12
   142da:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   142de:	dc 01       	movw	r26, r24
   142e0:	cb 01       	movw	r24, r22
   142e2:	bc 01       	movw	r22, r24
   142e4:	cd 01       	movw	r24, r26
   142e6:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   142ea:	dc 01       	movw	r26, r24
   142ec:	cb 01       	movw	r24, r22
   142ee:	98 2f       	mov	r25, r24
   142f0:	88 85       	ldd	r24, Y+8	; 0x08
   142f2:	18 2f       	mov	r17, r24
   142f4:	19 1b       	sub	r17, r25
   142f6:	89 85       	ldd	r24, Y+9	; 0x09
   142f8:	88 2f       	mov	r24, r24
   142fa:	90 e0       	ldi	r25, 0x00	; 0
   142fc:	09 2e       	mov	r0, r25
   142fe:	00 0c       	add	r0, r0
   14300:	aa 0b       	sbc	r26, r26
   14302:	bb 0b       	sbc	r27, r27
   14304:	bc 01       	movw	r22, r24
   14306:	cd 01       	movw	r24, r26
   14308:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1430c:	6b 01       	movw	r12, r22
   1430e:	7c 01       	movw	r14, r24
   14310:	8f 8d       	ldd	r24, Y+31	; 0x1f
   14312:	98 a1       	ldd	r25, Y+32	; 0x20
   14314:	a9 a1       	ldd	r26, Y+33	; 0x21
   14316:	ba a1       	ldd	r27, Y+34	; 0x22
   14318:	bc 01       	movw	r22, r24
   1431a:	cd 01       	movw	r24, r26
   1431c:	0f 94 6f 2a 	call	0x254de	; 0x254de <sin>
   14320:	dc 01       	movw	r26, r24
   14322:	cb 01       	movw	r24, r22
   14324:	9c 01       	movw	r18, r24
   14326:	ad 01       	movw	r20, r26
   14328:	c7 01       	movw	r24, r14
   1432a:	b6 01       	movw	r22, r12
   1432c:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   14330:	dc 01       	movw	r26, r24
   14332:	cb 01       	movw	r24, r22
   14334:	bc 01       	movw	r22, r24
   14336:	cd 01       	movw	r24, r26
   14338:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1433c:	dc 01       	movw	r26, r24
   1433e:	cb 01       	movw	r24, r22
   14340:	98 2f       	mov	r25, r24
   14342:	8f 81       	ldd	r24, Y+7	; 0x07
   14344:	89 1b       	sub	r24, r25
   14346:	01 e0       	ldi	r16, 0x01	; 1
   14348:	21 2f       	mov	r18, r17
   1434a:	48 2f       	mov	r20, r24
   1434c:	68 85       	ldd	r22, Y+8	; 0x08
   1434e:	8f 81       	ldd	r24, Y+7	; 0x07
   14350:	0e 94 96 8c 	call	0x1192c	; 0x1192c <task_twi2_lcd_line>

			/* Store new set */
			s_rads_x = rads_x;
   14354:	8f 89       	ldd	r24, Y+23	; 0x17
   14356:	98 8d       	ldd	r25, Y+24	; 0x18
   14358:	a9 8d       	ldd	r26, Y+25	; 0x19
   1435a:	ba 8d       	ldd	r27, Y+26	; 0x1a
   1435c:	80 93 20 24 	sts	0x2420, r24	; 0x802420 <s_rads_x.8668>
   14360:	90 93 21 24 	sts	0x2421, r25	; 0x802421 <s_rads_x.8668+0x1>
   14364:	a0 93 22 24 	sts	0x2422, r26	; 0x802422 <s_rads_x.8668+0x2>
   14368:	b0 93 23 24 	sts	0x2423, r27	; 0x802423 <s_rads_x.8668+0x3>
			s_rads_y = rads_y;
   1436c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   1436e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   14370:	ad 8d       	ldd	r26, Y+29	; 0x1d
   14372:	be 8d       	ldd	r27, Y+30	; 0x1e
   14374:	80 93 24 24 	sts	0x2424, r24	; 0x802424 <s_rads_y.8669>
   14378:	90 93 25 24 	sts	0x2425, r25	; 0x802425 <s_rads_y.8669+0x1>
   1437c:	a0 93 26 24 	sts	0x2426, r26	; 0x802426 <s_rads_y.8669+0x2>
   14380:	b0 93 27 24 	sts	0x2427, r27	; 0x802427 <s_rads_y.8669+0x3>
			s_rads_z = rads_z;
   14384:	8f 8d       	ldd	r24, Y+31	; 0x1f
   14386:	98 a1       	ldd	r25, Y+32	; 0x20
   14388:	a9 a1       	ldd	r26, Y+33	; 0x21
   1438a:	ba a1       	ldd	r27, Y+34	; 0x22
   1438c:	80 93 28 24 	sts	0x2428, r24	; 0x802428 <s_rads_z.8670>
   14390:	90 93 29 24 	sts	0x2429, r25	; 0x802429 <s_rads_z.8670+0x1>
   14394:	a0 93 2a 24 	sts	0x242A, r26	; 0x80242a <s_rads_z.8670+0x2>
   14398:	b0 93 2b 24 	sts	0x242B, r27	; 0x80242b <s_rads_z.8670+0x3>
		}

		/* Calculate speed of rotation */
		if (g_pitch_tone_mode == 1) {
   1439c:	80 91 b9 25 	lds	r24, 0x25B9	; 0x8025b9 <g_pitch_tone_mode>
   143a0:	81 30       	cpi	r24, 0x01	; 1
   143a2:	09 f0       	breq	.+2      	; 0x143a6 <task_twi2_lcd__gyro_gfxgyro+0x6a0>
   143a4:	4c c0       	rjmp	.+152    	; 0x1443e <task_twi2_lcd__gyro_gfxgyro+0x738>
			int32_t speed = l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps;
   143a6:	2b 85       	ldd	r18, Y+11	; 0x0b
   143a8:	3c 85       	ldd	r19, Y+12	; 0x0c
   143aa:	4d 85       	ldd	r20, Y+13	; 0x0d
   143ac:	5e 85       	ldd	r21, Y+14	; 0x0e
   143ae:	8f 85       	ldd	r24, Y+15	; 0x0f
   143b0:	98 89       	ldd	r25, Y+16	; 0x10
   143b2:	a9 89       	ldd	r26, Y+17	; 0x11
   143b4:	ba 89       	ldd	r27, Y+18	; 0x12
   143b6:	28 0f       	add	r18, r24
   143b8:	39 1f       	adc	r19, r25
   143ba:	4a 1f       	adc	r20, r26
   143bc:	5b 1f       	adc	r21, r27
   143be:	8b 89       	ldd	r24, Y+19	; 0x13
   143c0:	9c 89       	ldd	r25, Y+20	; 0x14
   143c2:	ad 89       	ldd	r26, Y+21	; 0x15
   143c4:	be 89       	ldd	r27, Y+22	; 0x16
   143c6:	82 0f       	add	r24, r18
   143c8:	93 1f       	adc	r25, r19
   143ca:	a4 1f       	adc	r26, r20
   143cc:	b5 1f       	adc	r27, r21
   143ce:	89 83       	std	Y+1, r24	; 0x01
   143d0:	9a 83       	std	Y+2, r25	; 0x02
   143d2:	ab 83       	std	Y+3, r26	; 0x03
   143d4:	bc 83       	std	Y+4, r27	; 0x04
			if (speed < 0) {
   143d6:	89 81       	ldd	r24, Y+1	; 0x01
   143d8:	9a 81       	ldd	r25, Y+2	; 0x02
   143da:	ab 81       	ldd	r26, Y+3	; 0x03
   143dc:	bc 81       	ldd	r27, Y+4	; 0x04
   143de:	bb 23       	and	r27, r27
   143e0:	7c f4       	brge	.+30     	; 0x14400 <task_twi2_lcd__gyro_gfxgyro+0x6fa>
				speed = -speed;
   143e2:	89 81       	ldd	r24, Y+1	; 0x01
   143e4:	9a 81       	ldd	r25, Y+2	; 0x02
   143e6:	ab 81       	ldd	r26, Y+3	; 0x03
   143e8:	bc 81       	ldd	r27, Y+4	; 0x04
   143ea:	b0 95       	com	r27
   143ec:	a0 95       	com	r26
   143ee:	90 95       	com	r25
   143f0:	81 95       	neg	r24
   143f2:	9f 4f       	sbci	r25, 0xFF	; 255
   143f4:	af 4f       	sbci	r26, 0xFF	; 255
   143f6:	bf 4f       	sbci	r27, 0xFF	; 255
   143f8:	89 83       	std	Y+1, r24	; 0x01
   143fa:	9a 83       	std	Y+2, r25	; 0x02
   143fc:	ab 83       	std	Y+3, r26	; 0x03
   143fe:	bc 83       	std	Y+4, r27	; 0x04
			}
			if (speed > 400) {
   14400:	89 81       	ldd	r24, Y+1	; 0x01
   14402:	9a 81       	ldd	r25, Y+2	; 0x02
   14404:	ab 81       	ldd	r26, Y+3	; 0x03
   14406:	bc 81       	ldd	r27, Y+4	; 0x04
   14408:	81 39       	cpi	r24, 0x91	; 145
   1440a:	91 40       	sbci	r25, 0x01	; 1
   1440c:	a1 05       	cpc	r26, r1
   1440e:	b1 05       	cpc	r27, r1
   14410:	b4 f0       	brlt	.+44     	; 0x1443e <task_twi2_lcd__gyro_gfxgyro+0x738>
				twi2_set_beep(18 + (uint8_t)(speed / 700), 10);
   14412:	89 81       	ldd	r24, Y+1	; 0x01
   14414:	9a 81       	ldd	r25, Y+2	; 0x02
   14416:	ab 81       	ldd	r26, Y+3	; 0x03
   14418:	bc 81       	ldd	r27, Y+4	; 0x04
   1441a:	2c eb       	ldi	r18, 0xBC	; 188
   1441c:	32 e0       	ldi	r19, 0x02	; 2
   1441e:	40 e0       	ldi	r20, 0x00	; 0
   14420:	50 e0       	ldi	r21, 0x00	; 0
   14422:	bc 01       	movw	r22, r24
   14424:	cd 01       	movw	r24, r26
   14426:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
   1442a:	da 01       	movw	r26, r20
   1442c:	c9 01       	movw	r24, r18
   1442e:	8e 5e       	subi	r24, 0xEE	; 238
   14430:	6a e0       	ldi	r22, 0x0A	; 10
   14432:	0e 94 99 68 	call	0xd132	; 0xd132 <twi2_set_beep>
				yield_ms(125);
   14436:	8d e7       	ldi	r24, 0x7D	; 125
   14438:	90 e0       	ldi	r25, 0x00	; 0
   1443a:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
			}
		}
	}
}
   1443e:	00 00       	nop
   14440:	a2 96       	adiw	r28, 0x22	; 34
   14442:	cd bf       	out	0x3d, r28	; 61
   14444:	de bf       	out	0x3e, r29	; 62
   14446:	df 91       	pop	r29
   14448:	cf 91       	pop	r28
   1444a:	1f 91       	pop	r17
   1444c:	0f 91       	pop	r16
   1444e:	ff 90       	pop	r15
   14450:	ef 90       	pop	r14
   14452:	df 90       	pop	r13
   14454:	cf 90       	pop	r12
   14456:	08 95       	ret

00014458 <task_twi2_lcd__gyro_beepvario>:

void task_twi2_lcd__gyro_beepvario(void)
{
   14458:	ef 92       	push	r14
   1445a:	ff 92       	push	r15
   1445c:	0f 93       	push	r16
   1445e:	1f 93       	push	r17
   14460:	cf 93       	push	r28
   14462:	df 93       	push	r29
   14464:	cd b7       	in	r28, 0x3d	; 61
   14466:	de b7       	in	r29, 0x3e	; 62
   14468:	2d 97       	sbiw	r28, 0x0d	; 13
   1446a:	cd bf       	out	0x3d, r28	; 61
   1446c:	de bf       	out	0x3e, r29	; 62
	static uint32_t s_twi1_baro_p_100 = 100000UL;

	if (twi2_waitUntilReady(false)) {
   1446e:	80 e0       	ldi	r24, 0x00	; 0
   14470:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   14474:	88 23       	and	r24, r24
   14476:	09 f4       	brne	.+2      	; 0x1447a <task_twi2_lcd__gyro_beepvario+0x22>
   14478:	80 c0       	rjmp	.+256    	; 0x1457a <task_twi2_lcd__gyro_beepvario+0x122>
		/* Calculate variometer */
		int32_t l_twi1_baro_p_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   1447a:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   1447e:	8d 83       	std	Y+5, r24	; 0x05
			l_twi1_baro_p_100			= g_twi1_baro_p_100;
   14480:	80 91 04 29 	lds	r24, 0x2904	; 0x802904 <g_twi1_baro_p_100>
   14484:	90 91 05 29 	lds	r25, 0x2905	; 0x802905 <g_twi1_baro_p_100+0x1>
   14488:	a0 91 06 29 	lds	r26, 0x2906	; 0x802906 <g_twi1_baro_p_100+0x2>
   1448c:	b0 91 07 29 	lds	r27, 0x2907	; 0x802907 <g_twi1_baro_p_100+0x3>
   14490:	8e 83       	std	Y+6, r24	; 0x06
   14492:	9f 83       	std	Y+7, r25	; 0x07
   14494:	a8 87       	std	Y+8, r26	; 0x08
   14496:	b9 87       	std	Y+9, r27	; 0x09
			cpu_irq_restore(flags);
   14498:	8d 81       	ldd	r24, Y+5	; 0x05
   1449a:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
		}

		/* Calculate variometer tone */
		if (g_pitch_tone_mode == 2) {
   1449e:	80 91 b9 25 	lds	r24, 0x25B9	; 0x8025b9 <g_pitch_tone_mode>
   144a2:	82 30       	cpi	r24, 0x02	; 2
   144a4:	09 f0       	breq	.+2      	; 0x144a8 <task_twi2_lcd__gyro_beepvario+0x50>
   144a6:	5d c0       	rjmp	.+186    	; 0x14562 <task_twi2_lcd__gyro_beepvario+0x10a>
			int32_t vario = g_twi1_baro_p_100 - s_twi1_baro_p_100;
   144a8:	80 91 04 29 	lds	r24, 0x2904	; 0x802904 <g_twi1_baro_p_100>
   144ac:	90 91 05 29 	lds	r25, 0x2905	; 0x802905 <g_twi1_baro_p_100+0x1>
   144b0:	a0 91 06 29 	lds	r26, 0x2906	; 0x802906 <g_twi1_baro_p_100+0x2>
   144b4:	b0 91 07 29 	lds	r27, 0x2907	; 0x802907 <g_twi1_baro_p_100+0x3>
   144b8:	9c 01       	movw	r18, r24
   144ba:	ad 01       	movw	r20, r26
   144bc:	80 91 0b 20 	lds	r24, 0x200B	; 0x80200b <s_twi1_baro_p_100.8685>
   144c0:	90 91 0c 20 	lds	r25, 0x200C	; 0x80200c <s_twi1_baro_p_100.8685+0x1>
   144c4:	a0 91 0d 20 	lds	r26, 0x200D	; 0x80200d <s_twi1_baro_p_100.8685+0x2>
   144c8:	b0 91 0e 20 	lds	r27, 0x200E	; 0x80200e <s_twi1_baro_p_100.8685+0x3>
   144cc:	79 01       	movw	r14, r18
   144ce:	8a 01       	movw	r16, r20
   144d0:	e8 1a       	sub	r14, r24
   144d2:	f9 0a       	sbc	r15, r25
   144d4:	0a 0b       	sbc	r16, r26
   144d6:	1b 0b       	sbc	r17, r27
   144d8:	d8 01       	movw	r26, r16
   144da:	c7 01       	movw	r24, r14
   144dc:	8a 87       	std	Y+10, r24	; 0x0a
   144de:	9b 87       	std	Y+11, r25	; 0x0b
   144e0:	ac 87       	std	Y+12, r26	; 0x0c
   144e2:	bd 87       	std	Y+13, r27	; 0x0d
			uint32_t pitch = 100 - vario;
   144e4:	24 e6       	ldi	r18, 0x64	; 100
   144e6:	30 e0       	ldi	r19, 0x00	; 0
   144e8:	40 e0       	ldi	r20, 0x00	; 0
   144ea:	50 e0       	ldi	r21, 0x00	; 0
   144ec:	8a 85       	ldd	r24, Y+10	; 0x0a
   144ee:	9b 85       	ldd	r25, Y+11	; 0x0b
   144f0:	ac 85       	ldd	r26, Y+12	; 0x0c
   144f2:	bd 85       	ldd	r27, Y+13	; 0x0d
   144f4:	79 01       	movw	r14, r18
   144f6:	8a 01       	movw	r16, r20
   144f8:	e8 1a       	sub	r14, r24
   144fa:	f9 0a       	sbc	r15, r25
   144fc:	0a 0b       	sbc	r16, r26
   144fe:	1b 0b       	sbc	r17, r27
   14500:	d8 01       	movw	r26, r16
   14502:	c7 01       	movw	r24, r14
   14504:	89 83       	std	Y+1, r24	; 0x01
   14506:	9a 83       	std	Y+2, r25	; 0x02
   14508:	ab 83       	std	Y+3, r26	; 0x03
   1450a:	bc 83       	std	Y+4, r27	; 0x04

			if (pitch < 10) {
   1450c:	89 81       	ldd	r24, Y+1	; 0x01
   1450e:	9a 81       	ldd	r25, Y+2	; 0x02
   14510:	ab 81       	ldd	r26, Y+3	; 0x03
   14512:	bc 81       	ldd	r27, Y+4	; 0x04
   14514:	0a 97       	sbiw	r24, 0x0a	; 10
   14516:	a1 05       	cpc	r26, r1
   14518:	b1 05       	cpc	r27, r1
   1451a:	48 f4       	brcc	.+18     	; 0x1452e <task_twi2_lcd__gyro_beepvario+0xd6>
				pitch = 10;
   1451c:	8a e0       	ldi	r24, 0x0A	; 10
   1451e:	90 e0       	ldi	r25, 0x00	; 0
   14520:	a0 e0       	ldi	r26, 0x00	; 0
   14522:	b0 e0       	ldi	r27, 0x00	; 0
   14524:	89 83       	std	Y+1, r24	; 0x01
   14526:	9a 83       	std	Y+2, r25	; 0x02
   14528:	ab 83       	std	Y+3, r26	; 0x03
   1452a:	bc 83       	std	Y+4, r27	; 0x04
   1452c:	12 c0       	rjmp	.+36     	; 0x14552 <task_twi2_lcd__gyro_beepvario+0xfa>
			} else if (pitch > 255) {
   1452e:	89 81       	ldd	r24, Y+1	; 0x01
   14530:	9a 81       	ldd	r25, Y+2	; 0x02
   14532:	ab 81       	ldd	r26, Y+3	; 0x03
   14534:	bc 81       	ldd	r27, Y+4	; 0x04
   14536:	8f 3f       	cpi	r24, 0xFF	; 255
   14538:	91 05       	cpc	r25, r1
   1453a:	a1 05       	cpc	r26, r1
   1453c:	b1 05       	cpc	r27, r1
   1453e:	49 f0       	breq	.+18     	; 0x14552 <task_twi2_lcd__gyro_beepvario+0xfa>
   14540:	40 f0       	brcs	.+16     	; 0x14552 <task_twi2_lcd__gyro_beepvario+0xfa>
				pitch = 255;
   14542:	8f ef       	ldi	r24, 0xFF	; 255
   14544:	90 e0       	ldi	r25, 0x00	; 0
   14546:	a0 e0       	ldi	r26, 0x00	; 0
   14548:	b0 e0       	ldi	r27, 0x00	; 0
   1454a:	89 83       	std	Y+1, r24	; 0x01
   1454c:	9a 83       	std	Y+2, r25	; 0x02
   1454e:	ab 83       	std	Y+3, r26	; 0x03
   14550:	bc 83       	std	Y+4, r27	; 0x04
			}

			twi2_set_beep(pitch, 10);
   14552:	89 81       	ldd	r24, Y+1	; 0x01
   14554:	6a e0       	ldi	r22, 0x0A	; 10
   14556:	0e 94 99 68 	call	0xd132	; 0xd132 <twi2_set_beep>
			yield_ms(125);
   1455a:	8d e7       	ldi	r24, 0x7D	; 125
   1455c:	90 e0       	ldi	r25, 0x00	; 0
   1455e:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
		}

		/* Update static value */
		s_twi1_baro_p_100 = l_twi1_baro_p_100;
   14562:	8e 81       	ldd	r24, Y+6	; 0x06
   14564:	9f 81       	ldd	r25, Y+7	; 0x07
   14566:	a8 85       	ldd	r26, Y+8	; 0x08
   14568:	b9 85       	ldd	r27, Y+9	; 0x09
   1456a:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_twi1_baro_p_100.8685>
   1456e:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <s_twi1_baro_p_100.8685+0x1>
   14572:	a0 93 0d 20 	sts	0x200D, r26	; 0x80200d <s_twi1_baro_p_100.8685+0x2>
   14576:	b0 93 0e 20 	sts	0x200E, r27	; 0x80200e <s_twi1_baro_p_100.8685+0x3>
	}
}
   1457a:	00 00       	nop
   1457c:	2d 96       	adiw	r28, 0x0d	; 13
   1457e:	cd bf       	out	0x3d, r28	; 61
   14580:	de bf       	out	0x3e, r29	; 62
   14582:	df 91       	pop	r29
   14584:	cf 91       	pop	r28
   14586:	1f 91       	pop	r17
   14588:	0f 91       	pop	r16
   1458a:	ff 90       	pop	r15
   1458c:	ef 90       	pop	r14
   1458e:	08 95       	ret

00014590 <task_twi2_lcd__gyro>:

void task_twi2_lcd__gyro(void)
{
   14590:	cf 93       	push	r28
   14592:	df 93       	push	r29
   14594:	cd b7       	in	r28, 0x3d	; 61
   14596:	de b7       	in	r29, 0x3e	; 62
	/* Mag lines */
	task_twi2_lcd__gyro_gfxmag();
   14598:	0e 94 f6 99 	call	0x133ec	; 0x133ec <task_twi2_lcd__gyro_gfxmag>

	/* Accel lines */
	task_twi2_lcd__gyro_gfxaccel();
   1459c:	46 da       	rcall	.-2932   	; 0x13a2a <task_twi2_lcd__gyro_gfxaccel>
   1459e:	b3 db       	rcall	.-2202   	; 0x13d06 <task_twi2_lcd__gyro_gfxgyro>
   145a0:	5b df       	rcall	.-330    	; 0x14458 <task_twi2_lcd__gyro_beepvario>
   145a2:	00 00       	nop
   145a4:	df 91       	pop	r29
   145a6:	cf 91       	pop	r28
   145a8:	08 95       	ret

000145aa <task_twi2_lcd__baro>:
   145aa:	0f 93       	push	r16
   145ac:	1f 93       	push	r17
   145ae:	cf 93       	push	r28
   145b0:	df 93       	push	r29
   145b2:	00 d0       	rcall	.+0      	; 0x145b4 <task_twi2_lcd__baro+0xa>
   145b4:	00 d0       	rcall	.+0      	; 0x145b6 <task_twi2_lcd__baro+0xc>
   145b6:	cd b7       	in	r28, 0x3d	; 61
   145b8:	de b7       	in	r29, 0x3e	; 62
   145ba:	8e 83       	std	Y+6, r24	; 0x06
   145bc:	80 e0       	ldi	r24, 0x00	; 0
   145be:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   145c2:	88 23       	and	r24, r24
   145c4:	09 f4       	brne	.+2      	; 0x145c8 <task_twi2_lcd__baro+0x1e>
   145c6:	5d c0       	rjmp	.+186    	; 0x14682 <task_twi2_lcd__baro+0xd8>
   145c8:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   145cc:	8d 83       	std	Y+5, r24	; 0x05
   145ce:	80 91 99 29 	lds	r24, 0x2999	; 0x802999 <g_qnh_p_h_100>
   145d2:	90 91 9a 29 	lds	r25, 0x299A	; 0x80299a <g_qnh_p_h_100+0x1>
   145d6:	a0 91 9b 29 	lds	r26, 0x299B	; 0x80299b <g_qnh_p_h_100+0x2>
   145da:	b0 91 9c 29 	lds	r27, 0x299C	; 0x80299c <g_qnh_p_h_100+0x3>
   145de:	89 83       	std	Y+1, r24	; 0x01
   145e0:	9a 83       	std	Y+2, r25	; 0x02
   145e2:	ab 83       	std	Y+3, r26	; 0x03
   145e4:	bc 83       	std	Y+4, r27	; 0x04
   145e6:	89 81       	ldd	r24, Y+1	; 0x01
   145e8:	9a 81       	ldd	r25, Y+2	; 0x02
   145ea:	ab 81       	ldd	r26, Y+3	; 0x03
   145ec:	bc 81       	ldd	r27, Y+4	; 0x04
   145ee:	89 2b       	or	r24, r25
   145f0:	8a 2b       	or	r24, r26
   145f2:	8b 2b       	or	r24, r27
   145f4:	61 f4       	brne	.+24     	; 0x1460e <task_twi2_lcd__baro+0x64>
   145f6:	80 91 04 29 	lds	r24, 0x2904	; 0x802904 <g_twi1_baro_p_100>
   145fa:	90 91 05 29 	lds	r25, 0x2905	; 0x802905 <g_twi1_baro_p_100+0x1>
   145fe:	a0 91 06 29 	lds	r26, 0x2906	; 0x802906 <g_twi1_baro_p_100+0x2>
   14602:	b0 91 07 29 	lds	r27, 0x2907	; 0x802907 <g_twi1_baro_p_100+0x3>
   14606:	89 83       	std	Y+1, r24	; 0x01
   14608:	9a 83       	std	Y+2, r25	; 0x02
   1460a:	ab 83       	std	Y+3, r26	; 0x03
   1460c:	bc 83       	std	Y+4, r27	; 0x04
   1460e:	8d 81       	ldd	r24, Y+5	; 0x05
   14610:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
   14614:	20 91 2c 24 	lds	r18, 0x242C	; 0x80242c <s_twi1_baro_p_h_100.8696>
   14618:	30 91 2d 24 	lds	r19, 0x242D	; 0x80242d <s_twi1_baro_p_h_100.8696+0x1>
   1461c:	40 91 2e 24 	lds	r20, 0x242E	; 0x80242e <s_twi1_baro_p_h_100.8696+0x2>
   14620:	50 91 2f 24 	lds	r21, 0x242F	; 0x80242f <s_twi1_baro_p_h_100.8696+0x3>
   14624:	89 81       	ldd	r24, Y+1	; 0x01
   14626:	9a 81       	ldd	r25, Y+2	; 0x02
   14628:	ab 81       	ldd	r26, Y+3	; 0x03
   1462a:	bc 81       	ldd	r27, Y+4	; 0x04
   1462c:	28 17       	cp	r18, r24
   1462e:	39 07       	cpc	r19, r25
   14630:	4a 07       	cpc	r20, r26
   14632:	5b 07       	cpc	r21, r27
   14634:	31 f1       	breq	.+76     	; 0x14682 <task_twi2_lcd__baro+0xd8>
   14636:	89 81       	ldd	r24, Y+1	; 0x01
   14638:	9a 81       	ldd	r25, Y+2	; 0x02
   1463a:	ab 81       	ldd	r26, Y+3	; 0x03
   1463c:	bc 81       	ldd	r27, Y+4	; 0x04
   1463e:	80 93 2c 24 	sts	0x242C, r24	; 0x80242c <s_twi1_baro_p_h_100.8696>
   14642:	90 93 2d 24 	sts	0x242D, r25	; 0x80242d <s_twi1_baro_p_h_100.8696+0x1>
   14646:	a0 93 2e 24 	sts	0x242E, r26	; 0x80242e <s_twi1_baro_p_h_100.8696+0x2>
   1464a:	b0 93 2f 24 	sts	0x242F, r27	; 0x80242f <s_twi1_baro_p_h_100.8696+0x3>
   1464e:	69 81       	ldd	r22, Y+1	; 0x01
   14650:	7a 81       	ldd	r23, Y+2	; 0x02
   14652:	8b 81       	ldd	r24, Y+3	; 0x03
   14654:	9c 81       	ldd	r25, Y+4	; 0x04
   14656:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1465a:	dc 01       	movw	r26, r24
   1465c:	cb 01       	movw	r24, r22
   1465e:	20 e0       	ldi	r18, 0x00	; 0
   14660:	30 e0       	ldi	r19, 0x00	; 0
   14662:	48 ec       	ldi	r20, 0xC8	; 200
   14664:	52 e4       	ldi	r21, 0x42	; 66
   14666:	bc 01       	movw	r22, r24
   14668:	cd 01       	movw	r24, r26
   1466a:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   1466e:	dc 01       	movw	r26, r24
   14670:	cb 01       	movw	r24, r22
   14672:	0a ec       	ldi	r16, 0xCA	; 202
   14674:	16 e3       	ldi	r17, 0x36	; 54
   14676:	9c 01       	movw	r18, r24
   14678:	ad 01       	movw	r20, r26
   1467a:	68 e7       	ldi	r22, 0x78	; 120
   1467c:	8e 81       	ldd	r24, Y+6	; 0x06
   1467e:	0e 94 57 93 	call	0x126ae	; 0x126ae <task_twi2_lcd_print_format_float_P>
   14682:	00 00       	nop
   14684:	26 96       	adiw	r28, 0x06	; 6
   14686:	cd bf       	out	0x3d, r28	; 61
   14688:	de bf       	out	0x3e, r29	; 62
   1468a:	df 91       	pop	r29
   1468c:	cf 91       	pop	r28
   1468e:	1f 91       	pop	r17
   14690:	0f 91       	pop	r16
   14692:	08 95       	ret

00014694 <task_twi2_lcd__environment>:
   14694:	0f 93       	push	r16
   14696:	1f 93       	push	r17
   14698:	cf 93       	push	r28
   1469a:	df 93       	push	r29
   1469c:	00 d0       	rcall	.+0      	; 0x1469e <task_twi2_lcd__environment+0xa>
   1469e:	00 d0       	rcall	.+0      	; 0x146a0 <task_twi2_lcd__environment+0xc>
   146a0:	cd b7       	in	r28, 0x3d	; 61
   146a2:	de b7       	in	r29, 0x3e	; 62
   146a4:	8e 83       	std	Y+6, r24	; 0x06
   146a6:	80 e0       	ldi	r24, 0x00	; 0
   146a8:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   146ac:	88 23       	and	r24, r24
   146ae:	09 f4       	brne	.+2      	; 0x146b2 <task_twi2_lcd__environment+0x1e>
   146b0:	6c c0       	rjmp	.+216    	; 0x1478a <task_twi2_lcd__environment+0xf6>
   146b2:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <cpu_irq_save>
   146b6:	89 83       	std	Y+1, r24	; 0x01
   146b8:	80 91 92 29 	lds	r24, 0x2992	; 0x802992 <g_env_temp_deg_100>
   146bc:	90 91 93 29 	lds	r25, 0x2993	; 0x802993 <g_env_temp_deg_100+0x1>
   146c0:	8a 83       	std	Y+2, r24	; 0x02
   146c2:	9b 83       	std	Y+3, r25	; 0x03
   146c4:	80 91 94 29 	lds	r24, 0x2994	; 0x802994 <g_env_hygro_RH_100>
   146c8:	90 91 95 29 	lds	r25, 0x2995	; 0x802995 <g_env_hygro_RH_100+0x1>
   146cc:	8c 83       	std	Y+4, r24	; 0x04
   146ce:	9d 83       	std	Y+5, r25	; 0x05
   146d0:	89 81       	ldd	r24, Y+1	; 0x01
   146d2:	0e 94 a5 5f 	call	0xbf4a	; 0xbf4a <cpu_irq_restore>
   146d6:	20 91 30 24 	lds	r18, 0x2430	; 0x802430 <s_env_temp_deg_100.8702>
   146da:	30 91 31 24 	lds	r19, 0x2431	; 0x802431 <s_env_temp_deg_100.8702+0x1>
   146de:	8a 81       	ldd	r24, Y+2	; 0x02
   146e0:	9b 81       	ldd	r25, Y+3	; 0x03
   146e2:	28 17       	cp	r18, r24
   146e4:	39 07       	cpc	r19, r25
   146e6:	21 f1       	breq	.+72     	; 0x14730 <task_twi2_lcd__environment+0x9c>
   146e8:	8a 81       	ldd	r24, Y+2	; 0x02
   146ea:	9b 81       	ldd	r25, Y+3	; 0x03
   146ec:	80 93 30 24 	sts	0x2430, r24	; 0x802430 <s_env_temp_deg_100.8702>
   146f0:	90 93 31 24 	sts	0x2431, r25	; 0x802431 <s_env_temp_deg_100.8702+0x1>
   146f4:	8a 81       	ldd	r24, Y+2	; 0x02
   146f6:	9b 81       	ldd	r25, Y+3	; 0x03
   146f8:	09 2e       	mov	r0, r25
   146fa:	00 0c       	add	r0, r0
   146fc:	aa 0b       	sbc	r26, r26
   146fe:	bb 0b       	sbc	r27, r27
   14700:	bc 01       	movw	r22, r24
   14702:	cd 01       	movw	r24, r26
   14704:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   14708:	dc 01       	movw	r26, r24
   1470a:	cb 01       	movw	r24, r22
   1470c:	20 e0       	ldi	r18, 0x00	; 0
   1470e:	30 e0       	ldi	r19, 0x00	; 0
   14710:	48 ec       	ldi	r20, 0xC8	; 200
   14712:	52 e4       	ldi	r21, 0x42	; 66
   14714:	bc 01       	movw	r22, r24
   14716:	cd 01       	movw	r24, r26
   14718:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   1471c:	dc 01       	movw	r26, r24
   1471e:	cb 01       	movw	r24, r22
   14720:	03 ec       	ldi	r16, 0xC3	; 195
   14722:	16 e3       	ldi	r17, 0x36	; 54
   14724:	9c 01       	movw	r18, r24
   14726:	ad 01       	movw	r20, r26
   14728:	6a e5       	ldi	r22, 0x5A	; 90
   1472a:	8e 81       	ldd	r24, Y+6	; 0x06
   1472c:	0e 94 57 93 	call	0x126ae	; 0x126ae <task_twi2_lcd_print_format_float_P>
   14730:	20 91 32 24 	lds	r18, 0x2432	; 0x802432 <s_env_hygro_RH_100.8703>
   14734:	30 91 33 24 	lds	r19, 0x2433	; 0x802433 <s_env_hygro_RH_100.8703+0x1>
   14738:	8c 81       	ldd	r24, Y+4	; 0x04
   1473a:	9d 81       	ldd	r25, Y+5	; 0x05
   1473c:	28 17       	cp	r18, r24
   1473e:	39 07       	cpc	r19, r25
   14740:	21 f1       	breq	.+72     	; 0x1478a <task_twi2_lcd__environment+0xf6>
   14742:	8c 81       	ldd	r24, Y+4	; 0x04
   14744:	9d 81       	ldd	r25, Y+5	; 0x05
   14746:	80 93 32 24 	sts	0x2432, r24	; 0x802432 <s_env_hygro_RH_100.8703>
   1474a:	90 93 33 24 	sts	0x2433, r25	; 0x802433 <s_env_hygro_RH_100.8703+0x1>
   1474e:	8c 81       	ldd	r24, Y+4	; 0x04
   14750:	9d 81       	ldd	r25, Y+5	; 0x05
   14752:	09 2e       	mov	r0, r25
   14754:	00 0c       	add	r0, r0
   14756:	aa 0b       	sbc	r26, r26
   14758:	bb 0b       	sbc	r27, r27
   1475a:	bc 01       	movw	r22, r24
   1475c:	cd 01       	movw	r24, r26
   1475e:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   14762:	dc 01       	movw	r26, r24
   14764:	cb 01       	movw	r24, r22
   14766:	20 e0       	ldi	r18, 0x00	; 0
   14768:	30 e0       	ldi	r19, 0x00	; 0
   1476a:	48 ec       	ldi	r20, 0xC8	; 200
   1476c:	52 e4       	ldi	r21, 0x42	; 66
   1476e:	bc 01       	movw	r22, r24
   14770:	cd 01       	movw	r24, r26
   14772:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   14776:	dc 01       	movw	r26, r24
   14778:	cb 01       	movw	r24, r22
   1477a:	03 ec       	ldi	r16, 0xC3	; 195
   1477c:	16 e3       	ldi	r17, 0x36	; 54
   1477e:	9c 01       	movw	r18, r24
   14780:	ad 01       	movw	r20, r26
   14782:	64 e6       	ldi	r22, 0x64	; 100
   14784:	8e 81       	ldd	r24, Y+6	; 0x06
   14786:	0e 94 57 93 	call	0x126ae	; 0x126ae <task_twi2_lcd_print_format_float_P>
   1478a:	00 00       	nop
   1478c:	26 96       	adiw	r28, 0x06	; 6
   1478e:	cd bf       	out	0x3d, r28	; 61
   14790:	de bf       	out	0x3e, r29	; 62
   14792:	df 91       	pop	r29
   14794:	cf 91       	pop	r28
   14796:	1f 91       	pop	r17
   14798:	0f 91       	pop	r16
   1479a:	08 95       	ret

0001479c <task_twi2_lcd>:
   1479c:	2f 92       	push	r2
   1479e:	3f 92       	push	r3
   147a0:	4f 92       	push	r4
   147a2:	5f 92       	push	r5
   147a4:	6f 92       	push	r6
   147a6:	7f 92       	push	r7
   147a8:	8f 92       	push	r8
   147aa:	9f 92       	push	r9
   147ac:	af 92       	push	r10
   147ae:	bf 92       	push	r11
   147b0:	cf 92       	push	r12
   147b2:	df 92       	push	r13
   147b4:	ef 92       	push	r14
   147b6:	ff 92       	push	r15
   147b8:	0f 93       	push	r16
   147ba:	1f 93       	push	r17
   147bc:	cf 93       	push	r28
   147be:	df 93       	push	r29
   147c0:	cd b7       	in	r28, 0x3d	; 61
   147c2:	de b7       	in	r29, 0x3e	; 62
   147c4:	2d 97       	sbiw	r28, 0x0d	; 13
   147c6:	cd bf       	out	0x3d, r28	; 61
   147c8:	de bf       	out	0x3e, r29	; 62
   147ca:	6a 83       	std	Y+2, r22	; 0x02
   147cc:	7b 83       	std	Y+3, r23	; 0x03
   147ce:	8c 83       	std	Y+4, r24	; 0x04
   147d0:	9d 83       	std	Y+5, r25	; 0x05
   147d2:	80 91 14 29 	lds	r24, 0x2914	; 0x802914 <g_twi2_lcd_version>
   147d6:	81 31       	cpi	r24, 0x11	; 17
   147d8:	08 f4       	brcc	.+2      	; 0x147dc <task_twi2_lcd+0x40>
   147da:	62 c0       	rjmp	.+196    	; 0x148a0 <task_twi2_lcd+0x104>
   147dc:	8c e3       	ldi	r24, 0x3C	; 60
   147de:	89 83       	std	Y+1, r24	; 0x01
   147e0:	80 91 e9 25 	lds	r24, 0x25E9	; 0x8025e9 <g_1pps_twi_new>
   147e4:	88 23       	and	r24, r24
   147e6:	21 f0       	breq	.+8      	; 0x147f0 <task_twi2_lcd+0x54>
   147e8:	10 92 e9 25 	sts	0x25E9, r1	; 0x8025e9 <g_1pps_twi_new>
   147ec:	10 92 34 24 	sts	0x2434, r1	; 0x802434 <s_lcd_entry_state.8710>
   147f0:	80 91 34 24 	lds	r24, 0x2434	; 0x802434 <s_lcd_entry_state.8710>
   147f4:	88 2f       	mov	r24, r24
   147f6:	90 e0       	ldi	r25, 0x00	; 0
   147f8:	82 30       	cpi	r24, 0x02	; 2
   147fa:	91 05       	cpc	r25, r1
   147fc:	21 f1       	breq	.+72     	; 0x14846 <task_twi2_lcd+0xaa>
   147fe:	83 30       	cpi	r24, 0x03	; 3
   14800:	91 05       	cpc	r25, r1
   14802:	2c f4       	brge	.+10     	; 0x1480e <task_twi2_lcd+0x72>
   14804:	00 97       	sbiw	r24, 0x00	; 0
   14806:	49 f0       	breq	.+18     	; 0x1481a <task_twi2_lcd+0x7e>
   14808:	01 97       	sbiw	r24, 0x01	; 1
   1480a:	81 f0       	breq	.+32     	; 0x1482c <task_twi2_lcd+0x90>
   1480c:	38 c0       	rjmp	.+112    	; 0x1487e <task_twi2_lcd+0xe2>
   1480e:	83 30       	cpi	r24, 0x03	; 3
   14810:	91 05       	cpc	r25, r1
   14812:	11 f1       	breq	.+68     	; 0x14858 <task_twi2_lcd+0xbc>
   14814:	04 97       	sbiw	r24, 0x04	; 4
   14816:	51 f1       	breq	.+84     	; 0x1486c <task_twi2_lcd+0xd0>
   14818:	32 c0       	rjmp	.+100    	; 0x1487e <task_twi2_lcd+0xe2>
   1481a:	89 81       	ldd	r24, Y+1	; 0x01
   1481c:	0e 94 dd 94 	call	0x129ba	; 0x129ba <task_twi2_lcd__cpu1>
   14820:	80 91 34 24 	lds	r24, 0x2434	; 0x802434 <s_lcd_entry_state.8710>
   14824:	8f 5f       	subi	r24, 0xFF	; 255
   14826:	80 93 34 24 	sts	0x2434, r24	; 0x802434 <s_lcd_entry_state.8710>
   1482a:	2b c0       	rjmp	.+86     	; 0x14882 <task_twi2_lcd+0xe6>
   1482c:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   14830:	88 23       	and	r24, r24
   14832:	19 f0       	breq	.+6      	; 0x1483a <task_twi2_lcd+0x9e>
   14834:	89 81       	ldd	r24, Y+1	; 0x01
   14836:	0e 94 c9 96 	call	0x12d92	; 0x12d92 <task_twi2_lcd__cpu2>
   1483a:	80 91 34 24 	lds	r24, 0x2434	; 0x802434 <s_lcd_entry_state.8710>
   1483e:	8f 5f       	subi	r24, 0xFF	; 255
   14840:	80 93 34 24 	sts	0x2434, r24	; 0x802434 <s_lcd_entry_state.8710>
   14844:	1e c0       	rjmp	.+60     	; 0x14882 <task_twi2_lcd+0xe6>
   14846:	89 81       	ldd	r24, Y+1	; 0x01
   14848:	0e 94 4b 97 	call	0x12e96	; 0x12e96 <task_twi2_lcd__sim1>
   1484c:	80 91 34 24 	lds	r24, 0x2434	; 0x802434 <s_lcd_entry_state.8710>
   14850:	8f 5f       	subi	r24, 0xFF	; 255
   14852:	80 93 34 24 	sts	0x2434, r24	; 0x802434 <s_lcd_entry_state.8710>
   14856:	15 c0       	rjmp	.+42     	; 0x14882 <task_twi2_lcd+0xe6>
   14858:	89 81       	ldd	r24, Y+1	; 0x01
   1485a:	1c df       	rcall	.-456    	; 0x14694 <task_twi2_lcd__environment>
   1485c:	89 81       	ldd	r24, Y+1	; 0x01
   1485e:	a5 de       	rcall	.-694    	; 0x145aa <task_twi2_lcd__baro>
   14860:	80 91 34 24 	lds	r24, 0x2434	; 0x802434 <s_lcd_entry_state.8710>
   14864:	8f 5f       	subi	r24, 0xFF	; 255
   14866:	80 93 34 24 	sts	0x2434, r24	; 0x802434 <s_lcd_entry_state.8710>
   1486a:	0b c0       	rjmp	.+22     	; 0x14882 <task_twi2_lcd+0xe6>
   1486c:	89 81       	ldd	r24, Y+1	; 0x01
   1486e:	0e 94 a7 99 	call	0x1334e	; 0x1334e <task_twi2_lcd__hygro>
   14872:	10 92 34 24 	sts	0x2434, r1	; 0x802434 <s_lcd_entry_state.8710>
   14876:	81 e0       	ldi	r24, 0x01	; 1
   14878:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   1487c:	02 c0       	rjmp	.+4      	; 0x14882 <task_twi2_lcd+0xe6>
   1487e:	10 92 34 24 	sts	0x2434, r1	; 0x802434 <s_lcd_entry_state.8710>
   14882:	86 de       	rcall	.-756    	; 0x14590 <task_twi2_lcd__gyro>
   14884:	0e 94 34 94 	call	0x12868	; 0x12868 <task_twi2_lcd__pll>
   14888:	80 91 15 29 	lds	r24, 0x2915	; 0x802915 <g_twi2_lcd_repaint>
   1488c:	88 23       	and	r24, r24
   1488e:	09 f4       	brne	.+2      	; 0x14892 <task_twi2_lcd+0xf6>
   14890:	2a c1       	rjmp	.+596    	; 0x14ae6 <task_twi2_lcd+0x34a>
   14892:	10 92 15 29 	sts	0x2915, r1	; 0x802915 <g_twi2_lcd_repaint>
   14896:	0e 94 e3 8e 	call	0x11dc6	; 0x11dc6 <task_twi2_lcd_header>
   1489a:	0e 94 25 8f 	call	0x11e4a	; 0x11e4a <task_twi2_lcd_template>
   1489e:	23 c1       	rjmp	.+582    	; 0x14ae6 <task_twi2_lcd+0x34a>
   148a0:	80 91 14 29 	lds	r24, 0x2914	; 0x802914 <g_twi2_lcd_version>
   148a4:	80 31       	cpi	r24, 0x10	; 16
   148a6:	09 f0       	breq	.+2      	; 0x148aa <task_twi2_lcd+0x10e>
   148a8:	1e c1       	rjmp	.+572    	; 0x14ae6 <task_twi2_lcd+0x34a>
   148aa:	81 e0       	ldi	r24, 0x01	; 1
   148ac:	0e 94 84 64 	call	0xc908	; 0xc908 <twi2_waitUntilReady>
   148b0:	88 23       	and	r24, r24
   148b2:	09 f4       	brne	.+2      	; 0x148b6 <task_twi2_lcd+0x11a>
   148b4:	18 c1       	rjmp	.+560    	; 0x14ae6 <task_twi2_lcd+0x34a>
   148b6:	84 e8       	ldi	r24, 0x84	; 132
   148b8:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
   148bc:	81 e0       	ldi	r24, 0x01	; 1
   148be:	80 93 b8 2b 	sts	0x2BB8, r24	; 0x802bb8 <g_twi2_m_data>
   148c2:	80 e8       	ldi	r24, 0x80	; 128
   148c4:	80 93 b9 2b 	sts	0x2BB9, r24	; 0x802bb9 <g_twi2_m_data+0x1>
   148c8:	82 e0       	ldi	r24, 0x02	; 2
   148ca:	90 e0       	ldi	r25, 0x00	; 0
   148cc:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   148d0:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
   148d4:	6e e2       	ldi	r22, 0x2E	; 46
   148d6:	70 e2       	ldi	r23, 0x20	; 32
   148d8:	80 e8       	ldi	r24, 0x80	; 128
   148da:	94 e0       	ldi	r25, 0x04	; 4
   148dc:	0e 94 e5 61 	call	0xc3ca	; 0xc3ca <twi_master_write>
   148e0:	0e 94 82 60 	call	0xc104	; 0xc104 <sysclk_get_cpu_hz>
   148e4:	dc 01       	movw	r26, r24
   148e6:	cb 01       	movw	r24, r22
   148e8:	8c 01       	movw	r16, r24
   148ea:	9d 01       	movw	r18, r26
   148ec:	40 e0       	ldi	r20, 0x00	; 0
   148ee:	50 e0       	ldi	r21, 0x00	; 0
   148f0:	ba 01       	movw	r22, r20
   148f2:	0e 83       	std	Y+6, r16	; 0x06
   148f4:	1f 83       	std	Y+7, r17	; 0x07
   148f6:	28 87       	std	Y+8, r18	; 0x08
   148f8:	39 87       	std	Y+9, r19	; 0x09
   148fa:	4a 87       	std	Y+10, r20	; 0x0a
   148fc:	5b 87       	std	Y+11, r21	; 0x0b
   148fe:	6c 87       	std	Y+12, r22	; 0x0c
   14900:	7d 87       	std	Y+13, r23	; 0x0d
   14902:	2e 80       	ldd	r2, Y+6	; 0x06
   14904:	3f 80       	ldd	r3, Y+7	; 0x07
   14906:	48 84       	ldd	r4, Y+8	; 0x08
   14908:	59 84       	ldd	r5, Y+9	; 0x09
   1490a:	6a 84       	ldd	r6, Y+10	; 0x0a
   1490c:	7b 84       	ldd	r7, Y+11	; 0x0b
   1490e:	8c 84       	ldd	r8, Y+12	; 0x0c
   14910:	9d 84       	ldd	r9, Y+13	; 0x0d
   14912:	22 2d       	mov	r18, r2
   14914:	33 2d       	mov	r19, r3
   14916:	44 2d       	mov	r20, r4
   14918:	55 2d       	mov	r21, r5
   1491a:	66 2d       	mov	r22, r6
   1491c:	77 2d       	mov	r23, r7
   1491e:	88 2d       	mov	r24, r8
   14920:	99 2d       	mov	r25, r9
   14922:	02 e0       	ldi	r16, 0x02	; 2
   14924:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
   14928:	a2 2e       	mov	r10, r18
   1492a:	b3 2e       	mov	r11, r19
   1492c:	c4 2e       	mov	r12, r20
   1492e:	d5 2e       	mov	r13, r21
   14930:	e6 2e       	mov	r14, r22
   14932:	f7 2e       	mov	r15, r23
   14934:	08 2f       	mov	r16, r24
   14936:	19 2f       	mov	r17, r25
   14938:	2a 2c       	mov	r2, r10
   1493a:	3b 2c       	mov	r3, r11
   1493c:	4c 2c       	mov	r4, r12
   1493e:	5d 2c       	mov	r5, r13
   14940:	6e 2c       	mov	r6, r14
   14942:	7f 2c       	mov	r7, r15
   14944:	80 2e       	mov	r8, r16
   14946:	91 2e       	mov	r9, r17
   14948:	22 2d       	mov	r18, r2
   1494a:	33 2d       	mov	r19, r3
   1494c:	44 2d       	mov	r20, r4
   1494e:	55 2d       	mov	r21, r5
   14950:	66 2d       	mov	r22, r6
   14952:	77 2d       	mov	r23, r7
   14954:	88 2d       	mov	r24, r8
   14956:	99 2d       	mov	r25, r9
   14958:	05 e0       	ldi	r16, 0x05	; 5
   1495a:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
   1495e:	a2 2e       	mov	r10, r18
   14960:	b3 2e       	mov	r11, r19
   14962:	c4 2e       	mov	r12, r20
   14964:	d5 2e       	mov	r13, r21
   14966:	e6 2e       	mov	r14, r22
   14968:	f7 2e       	mov	r15, r23
   1496a:	08 2f       	mov	r16, r24
   1496c:	19 2f       	mov	r17, r25
   1496e:	2a 2d       	mov	r18, r10
   14970:	3b 2d       	mov	r19, r11
   14972:	4c 2d       	mov	r20, r12
   14974:	5d 2d       	mov	r21, r13
   14976:	6e 2d       	mov	r22, r14
   14978:	7f 2d       	mov	r23, r15
   1497a:	80 2f       	mov	r24, r16
   1497c:	91 2f       	mov	r25, r17
   1497e:	a2 2c       	mov	r10, r2
   14980:	b3 2c       	mov	r11, r3
   14982:	c4 2c       	mov	r12, r4
   14984:	d5 2c       	mov	r13, r5
   14986:	e6 2c       	mov	r14, r6
   14988:	f7 2c       	mov	r15, r7
   1498a:	08 2d       	mov	r16, r8
   1498c:	19 2d       	mov	r17, r9
   1498e:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
   14992:	a2 2e       	mov	r10, r18
   14994:	b3 2e       	mov	r11, r19
   14996:	c4 2e       	mov	r12, r20
   14998:	d5 2e       	mov	r13, r21
   1499a:	e6 2e       	mov	r14, r22
   1499c:	f7 2e       	mov	r15, r23
   1499e:	08 2f       	mov	r16, r24
   149a0:	19 2f       	mov	r17, r25
   149a2:	2a 2d       	mov	r18, r10
   149a4:	3b 2d       	mov	r19, r11
   149a6:	4c 2d       	mov	r20, r12
   149a8:	5d 2d       	mov	r21, r13
   149aa:	6e 2d       	mov	r22, r14
   149ac:	7f 2d       	mov	r23, r15
   149ae:	80 2f       	mov	r24, r16
   149b0:	91 2f       	mov	r25, r17
   149b2:	ae 80       	ldd	r10, Y+6	; 0x06
   149b4:	bf 80       	ldd	r11, Y+7	; 0x07
   149b6:	c8 84       	ldd	r12, Y+8	; 0x08
   149b8:	d9 84       	ldd	r13, Y+9	; 0x09
   149ba:	ea 84       	ldd	r14, Y+10	; 0x0a
   149bc:	fb 84       	ldd	r15, Y+11	; 0x0b
   149be:	0c 85       	ldd	r16, Y+12	; 0x0c
   149c0:	1d 85       	ldd	r17, Y+13	; 0x0d
   149c2:	0f 94 0e 31 	call	0x2621c	; 0x2621c <__adddi3>
   149c6:	a2 2e       	mov	r10, r18
   149c8:	b3 2e       	mov	r11, r19
   149ca:	c4 2e       	mov	r12, r20
   149cc:	d5 2e       	mov	r13, r21
   149ce:	e6 2e       	mov	r14, r22
   149d0:	f7 2e       	mov	r15, r23
   149d2:	08 2f       	mov	r16, r24
   149d4:	19 2f       	mov	r17, r25
   149d6:	2a 2d       	mov	r18, r10
   149d8:	3b 2d       	mov	r19, r11
   149da:	4c 2d       	mov	r20, r12
   149dc:	5d 2d       	mov	r21, r13
   149de:	6e 2d       	mov	r22, r14
   149e0:	7f 2d       	mov	r23, r15
   149e2:	80 2f       	mov	r24, r16
   149e4:	91 2f       	mov	r25, r17
   149e6:	03 e0       	ldi	r16, 0x03	; 3
   149e8:	0f 94 d7 30 	call	0x261ae	; 0x261ae <__ashldi3>
   149ec:	22 2e       	mov	r2, r18
   149ee:	33 2e       	mov	r3, r19
   149f0:	44 2e       	mov	r4, r20
   149f2:	55 2e       	mov	r5, r21
   149f4:	66 2e       	mov	r6, r22
   149f6:	77 2e       	mov	r7, r23
   149f8:	88 2e       	mov	r8, r24
   149fa:	99 2e       	mov	r9, r25
   149fc:	a2 2c       	mov	r10, r2
   149fe:	b3 2c       	mov	r11, r3
   14a00:	c4 2c       	mov	r12, r4
   14a02:	d5 2c       	mov	r13, r5
   14a04:	e6 2c       	mov	r14, r6
   14a06:	f7 2c       	mov	r15, r7
   14a08:	08 2d       	mov	r16, r8
   14a0a:	19 2d       	mov	r17, r9
   14a0c:	2a 2c       	mov	r2, r10
   14a0e:	3b 2c       	mov	r3, r11
   14a10:	4c 2c       	mov	r4, r12
   14a12:	5d 2c       	mov	r5, r13
   14a14:	6e 2c       	mov	r6, r14
   14a16:	7f 2c       	mov	r7, r15
   14a18:	80 2e       	mov	r8, r16
   14a1a:	91 2e       	mov	r9, r17
   14a1c:	0f 2e       	mov	r0, r31
   14a1e:	f6 e0       	ldi	r31, 0x06	; 6
   14a20:	af 2e       	mov	r10, r31
   14a22:	f0 2d       	mov	r31, r0
   14a24:	b1 2c       	mov	r11, r1
   14a26:	c1 2c       	mov	r12, r1
   14a28:	d1 2c       	mov	r13, r1
   14a2a:	e1 2c       	mov	r14, r1
   14a2c:	f1 2c       	mov	r15, r1
   14a2e:	00 e0       	ldi	r16, 0x00	; 0
   14a30:	10 e0       	ldi	r17, 0x00	; 0
   14a32:	22 2d       	mov	r18, r2
   14a34:	33 2d       	mov	r19, r3
   14a36:	44 2d       	mov	r20, r4
   14a38:	55 2d       	mov	r21, r5
   14a3a:	66 2d       	mov	r22, r6
   14a3c:	77 2d       	mov	r23, r7
   14a3e:	88 2d       	mov	r24, r8
   14a40:	99 2d       	mov	r25, r9
   14a42:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   14a46:	22 2e       	mov	r2, r18
   14a48:	33 2e       	mov	r3, r19
   14a4a:	44 2e       	mov	r4, r20
   14a4c:	55 2e       	mov	r5, r21
   14a4e:	66 2e       	mov	r6, r22
   14a50:	77 2e       	mov	r7, r23
   14a52:	88 2e       	mov	r8, r24
   14a54:	99 2e       	mov	r9, r25
   14a56:	a2 2c       	mov	r10, r2
   14a58:	b3 2c       	mov	r11, r3
   14a5a:	c4 2c       	mov	r12, r4
   14a5c:	d5 2c       	mov	r13, r5
   14a5e:	e6 2c       	mov	r14, r6
   14a60:	f7 2c       	mov	r15, r7
   14a62:	08 2d       	mov	r16, r8
   14a64:	19 2d       	mov	r17, r9
   14a66:	2a 2d       	mov	r18, r10
   14a68:	3b 2d       	mov	r19, r11
   14a6a:	4c 2d       	mov	r20, r12
   14a6c:	5d 2d       	mov	r21, r13
   14a6e:	6e 2d       	mov	r22, r14
   14a70:	7f 2d       	mov	r23, r15
   14a72:	80 2f       	mov	r24, r16
   14a74:	91 2f       	mov	r25, r17
   14a76:	21 5c       	subi	r18, 0xC1	; 193
   14a78:	3d 4b       	sbci	r19, 0xBD	; 189
   14a7a:	40 4f       	sbci	r20, 0xF0	; 240
   14a7c:	5f 4f       	sbci	r21, 0xFF	; 255
   14a7e:	6f 4f       	sbci	r22, 0xFF	; 255
   14a80:	7f 4f       	sbci	r23, 0xFF	; 255
   14a82:	8f 4f       	sbci	r24, 0xFF	; 255
   14a84:	9f 4f       	sbci	r25, 0xFF	; 255
   14a86:	a2 2e       	mov	r10, r18
   14a88:	b3 2e       	mov	r11, r19
   14a8a:	c4 2e       	mov	r12, r20
   14a8c:	d5 2e       	mov	r13, r21
   14a8e:	e6 2e       	mov	r14, r22
   14a90:	f7 2e       	mov	r15, r23
   14a92:	08 2f       	mov	r16, r24
   14a94:	19 2f       	mov	r17, r25
   14a96:	2a 2d       	mov	r18, r10
   14a98:	3b 2d       	mov	r19, r11
   14a9a:	4c 2d       	mov	r20, r12
   14a9c:	5d 2d       	mov	r21, r13
   14a9e:	6e 2d       	mov	r22, r14
   14aa0:	7f 2d       	mov	r23, r15
   14aa2:	80 2f       	mov	r24, r16
   14aa4:	91 2f       	mov	r25, r17
   14aa6:	0f 94 7b 28 	call	0x250f6	; 0x250f6 <__floatundisf>
   14aaa:	dc 01       	movw	r26, r24
   14aac:	cb 01       	movw	r24, r22
   14aae:	20 e0       	ldi	r18, 0x00	; 0
   14ab0:	34 e2       	ldi	r19, 0x24	; 36
   14ab2:	44 e7       	ldi	r20, 0x74	; 116
   14ab4:	59 e4       	ldi	r21, 0x49	; 73
   14ab6:	bc 01       	movw	r22, r24
   14ab8:	cd 01       	movw	r24, r26
   14aba:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   14abe:	dc 01       	movw	r26, r24
   14ac0:	cb 01       	movw	r24, r22
   14ac2:	bc 01       	movw	r22, r24
   14ac4:	cd 01       	movw	r24, r26
   14ac6:	0f 94 d8 27 	call	0x24fb0	; 0x24fb0 <__fixunssfdi>
   14aca:	a2 2e       	mov	r10, r18
   14acc:	b3 2e       	mov	r11, r19
   14ace:	c4 2e       	mov	r12, r20
   14ad0:	d5 2e       	mov	r13, r21
   14ad2:	e6 2e       	mov	r14, r22
   14ad4:	f7 2e       	mov	r15, r23
   14ad6:	08 2f       	mov	r16, r24
   14ad8:	19 2f       	mov	r17, r25
   14ada:	d6 01       	movw	r26, r12
   14adc:	c5 01       	movw	r24, r10
   14ade:	bc 01       	movw	r22, r24
   14ae0:	cd 01       	movw	r24, r26
   14ae2:	0e 94 c2 61 	call	0xc384	; 0xc384 <__portable_avr_delay_cycles>
   14ae6:	00 00       	nop
   14ae8:	2d 96       	adiw	r28, 0x0d	; 13
   14aea:	cd bf       	out	0x3d, r28	; 61
   14aec:	de bf       	out	0x3e, r29	; 62
   14aee:	df 91       	pop	r29
   14af0:	cf 91       	pop	r28
   14af2:	1f 91       	pop	r17
   14af4:	0f 91       	pop	r16
   14af6:	ff 90       	pop	r15
   14af8:	ef 90       	pop	r14
   14afa:	df 90       	pop	r13
   14afc:	cf 90       	pop	r12
   14afe:	bf 90       	pop	r11
   14b00:	af 90       	pop	r10
   14b02:	9f 90       	pop	r9
   14b04:	8f 90       	pop	r8
   14b06:	7f 90       	pop	r7
   14b08:	6f 90       	pop	r6
   14b0a:	5f 90       	pop	r5
   14b0c:	4f 90       	pop	r4
   14b0e:	3f 90       	pop	r3
   14b10:	2f 90       	pop	r2
   14b12:	08 95       	ret

00014b14 <task_twi>:
   14b14:	cf 93       	push	r28
   14b16:	df 93       	push	r29
   14b18:	00 d0       	rcall	.+0      	; 0x14b1a <task_twi+0x6>
   14b1a:	1f 92       	push	r1
   14b1c:	cd b7       	in	r28, 0x3d	; 61
   14b1e:	de b7       	in	r29, 0x3e	; 62
   14b20:	69 83       	std	Y+1, r22	; 0x01
   14b22:	7a 83       	std	Y+2, r23	; 0x02
   14b24:	8b 83       	std	Y+3, r24	; 0x03
   14b26:	9c 83       	std	Y+4, r25	; 0x04
   14b28:	89 81       	ldd	r24, Y+1	; 0x01
   14b2a:	9a 81       	ldd	r25, Y+2	; 0x02
   14b2c:	ab 81       	ldd	r26, Y+3	; 0x03
   14b2e:	bc 81       	ldd	r27, Y+4	; 0x04
   14b30:	bc 01       	movw	r22, r24
   14b32:	cd 01       	movw	r24, r26
   14b34:	33 de       	rcall	.-922    	; 0x1479c <task_twi2_lcd>
   14b36:	80 e0       	ldi	r24, 0x00	; 0
   14b38:	0e 94 8b 66 	call	0xcd16	; 0xcd16 <twi2_set_leds>
   14b3c:	00 00       	nop
   14b3e:	24 96       	adiw	r28, 0x04	; 4
   14b40:	cd bf       	out	0x3d, r28	; 61
   14b42:	de bf       	out	0x3e, r29	; 62
   14b44:	df 91       	pop	r29
   14b46:	cf 91       	pop	r28
   14b48:	08 95       	ret

00014b4a <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
   14b4a:	cf 93       	push	r28
   14b4c:	df 93       	push	r29
   14b4e:	cd b7       	in	r28, 0x3d	; 61
   14b50:	de b7       	in	r29, 0x3e	; 62
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
}
   14b52:	00 00       	nop
   14b54:	df 91       	pop	r29
   14b56:	cf 91       	pop	r28
   14b58:	08 95       	ret

00014b5a <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   14b5a:	cf 93       	push	r28
   14b5c:	df 93       	push	r29
   14b5e:	1f 92       	push	r1
   14b60:	cd b7       	in	r28, 0x3d	; 61
   14b62:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   14b64:	8f e3       	ldi	r24, 0x3F	; 63
   14b66:	90 e0       	ldi	r25, 0x00	; 0
   14b68:	fc 01       	movw	r30, r24
   14b6a:	80 81       	ld	r24, Z
   14b6c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   14b6e:	f8 94       	cli
	return flags;
   14b70:	89 81       	ldd	r24, Y+1	; 0x01
}
   14b72:	0f 90       	pop	r0
   14b74:	df 91       	pop	r29
   14b76:	cf 91       	pop	r28
   14b78:	08 95       	ret

00014b7a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   14b7a:	cf 93       	push	r28
   14b7c:	df 93       	push	r29
   14b7e:	1f 92       	push	r1
   14b80:	cd b7       	in	r28, 0x3d	; 61
   14b82:	de b7       	in	r29, 0x3e	; 62
   14b84:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   14b86:	8f e3       	ldi	r24, 0x3F	; 63
   14b88:	90 e0       	ldi	r25, 0x00	; 0
   14b8a:	29 81       	ldd	r18, Y+1	; 0x01
   14b8c:	fc 01       	movw	r30, r24
   14b8e:	20 83       	st	Z, r18
}
   14b90:	00 00       	nop
   14b92:	0f 90       	pop	r0
   14b94:	df 91       	pop	r29
   14b96:	cf 91       	pop	r28
   14b98:	08 95       	ret

00014b9a <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
   14b9a:	cf 93       	push	r28
   14b9c:	df 93       	push	r29
   14b9e:	1f 92       	push	r1
   14ba0:	1f 92       	push	r1
   14ba2:	cd b7       	in	r28, 0x3d	; 61
   14ba4:	de b7       	in	r29, 0x3e	; 62
   14ba6:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
   14ba8:	8a 81       	ldd	r24, Y+2	; 0x02
   14baa:	88 2f       	mov	r24, r24
   14bac:	90 e0       	ldi	r25, 0x00	; 0
   14bae:	89 52       	subi	r24, 0x29	; 41
   14bb0:	9e 4c       	sbci	r25, 0xCE	; 206
   14bb2:	fc 01       	movw	r30, r24
   14bb4:	80 81       	ld	r24, Z
   14bb6:	8f 3f       	cpi	r24, 0xFF	; 255
   14bb8:	09 f4       	brne	.+2      	; 0x14bbc <sleepmgr_lock_mode+0x22>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
   14bba:	ff cf       	rjmp	.-2      	; 0x14bba <sleepmgr_lock_mode+0x20>
   14bbc:	ce df       	rcall	.-100    	; 0x14b5a <cpu_irq_save>

	++sleepmgr_locks[mode];
   14bbe:	89 83       	std	Y+1, r24	; 0x01
   14bc0:	8a 81       	ldd	r24, Y+2	; 0x02
   14bc2:	88 2f       	mov	r24, r24
   14bc4:	90 e0       	ldi	r25, 0x00	; 0
   14bc6:	9c 01       	movw	r18, r24
   14bc8:	29 52       	subi	r18, 0x29	; 41
   14bca:	3e 4c       	sbci	r19, 0xCE	; 206
   14bcc:	f9 01       	movw	r30, r18
   14bce:	20 81       	ld	r18, Z
   14bd0:	2f 5f       	subi	r18, 0xFF	; 255
   14bd2:	89 52       	subi	r24, 0x29	; 41
   14bd4:	9e 4c       	sbci	r25, 0xCE	; 206

	// Leave the critical section
	cpu_irq_restore(flags);
   14bd6:	fc 01       	movw	r30, r24
   14bd8:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   14bda:	89 81       	ldd	r24, Y+1	; 0x01
   14bdc:	ce df       	rcall	.-100    	; 0x14b7a <cpu_irq_restore>
   14bde:	00 00       	nop
   14be0:	0f 90       	pop	r0
   14be2:	0f 90       	pop	r0
   14be4:	df 91       	pop	r29
   14be6:	cf 91       	pop	r28
   14be8:	08 95       	ret

00014bea <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
   14bea:	cf 93       	push	r28
   14bec:	df 93       	push	r29
   14bee:	1f 92       	push	r1
   14bf0:	1f 92       	push	r1
   14bf2:	cd b7       	in	r28, 0x3d	; 61
   14bf4:	de b7       	in	r29, 0x3e	; 62
   14bf6:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
   14bf8:	8a 81       	ldd	r24, Y+2	; 0x02
   14bfa:	88 2f       	mov	r24, r24
   14bfc:	90 e0       	ldi	r25, 0x00	; 0
   14bfe:	89 52       	subi	r24, 0x29	; 41
   14c00:	9e 4c       	sbci	r25, 0xCE	; 206
   14c02:	fc 01       	movw	r30, r24
   14c04:	80 81       	ld	r24, Z
   14c06:	88 23       	and	r24, r24
   14c08:	09 f4       	brne	.+2      	; 0x14c0c <sleepmgr_unlock_mode+0x22>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
   14c0a:	ff cf       	rjmp	.-2      	; 0x14c0a <sleepmgr_unlock_mode+0x20>
   14c0c:	a6 df       	rcall	.-180    	; 0x14b5a <cpu_irq_save>

	--sleepmgr_locks[mode];
   14c0e:	89 83       	std	Y+1, r24	; 0x01
   14c10:	8a 81       	ldd	r24, Y+2	; 0x02
   14c12:	88 2f       	mov	r24, r24
   14c14:	90 e0       	ldi	r25, 0x00	; 0
   14c16:	9c 01       	movw	r18, r24
   14c18:	29 52       	subi	r18, 0x29	; 41
   14c1a:	3e 4c       	sbci	r19, 0xCE	; 206
   14c1c:	f9 01       	movw	r30, r18
   14c1e:	20 81       	ld	r18, Z
   14c20:	21 50       	subi	r18, 0x01	; 1
   14c22:	89 52       	subi	r24, 0x29	; 41
   14c24:	9e 4c       	sbci	r25, 0xCE	; 206

	// Leave the critical section
	cpu_irq_restore(flags);
   14c26:	fc 01       	movw	r30, r24
   14c28:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   14c2a:	89 81       	ldd	r24, Y+1	; 0x01
   14c2c:	a6 df       	rcall	.-180    	; 0x14b7a <cpu_irq_restore>
   14c2e:	00 00       	nop
   14c30:	0f 90       	pop	r0
   14c32:	0f 90       	pop	r0
   14c34:	df 91       	pop	r29
   14c36:	cf 91       	pop	r28
   14c38:	08 95       	ret

00014c3a <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
   14c3a:	cf 93       	push	r28
   14c3c:	df 93       	push	r29
   14c3e:	cd b7       	in	r28, 0x3d	; 61
   14c40:	de b7       	in	r29, 0x3e	; 62
   14c42:	25 97       	sbiw	r28, 0x05	; 5
   14c44:	cd bf       	out	0x3d, r28	; 61
   14c46:	de bf       	out	0x3e, r29	; 62
   14c48:	8a 83       	std	Y+2, r24	; 0x02
   14c4a:	9b 83       	std	Y+3, r25	; 0x03
   14c4c:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	Assert(callback);

	flags = cpu_irq_save();
   14c4e:	7d 83       	std	Y+5, r23	; 0x05
   14c50:	84 df       	rcall	.-248    	; 0x14b5a <cpu_irq_save>

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   14c52:	89 83       	std	Y+1, r24	; 0x01
   14c54:	8a 81       	ldd	r24, Y+2	; 0x02
   14c56:	9b 81       	ldd	r25, Y+3	; 0x03
   14c58:	81 15       	cp	r24, r1
   14c5a:	92 40       	sbci	r25, 0x02	; 2
		adca_callback = callback;
   14c5c:	39 f4       	brne	.+14     	; 0x14c6c <adc_set_callback+0x32>
   14c5e:	8c 81       	ldd	r24, Y+4	; 0x04
   14c60:	9d 81       	ldd	r25, Y+5	; 0x05
   14c62:	80 93 bf 31 	sts	0x31BF, r24	; 0x8031bf <adca_callback>
   14c66:	90 93 c0 31 	sts	0x31C0, r25	; 0x8031c0 <adca_callback+0x1>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   14c6a:	0b c0       	rjmp	.+22     	; 0x14c82 <adc_set_callback+0x48>
   14c6c:	8a 81       	ldd	r24, Y+2	; 0x02
   14c6e:	9b 81       	ldd	r25, Y+3	; 0x03
   14c70:	80 34       	cpi	r24, 0x40	; 64
   14c72:	92 40       	sbci	r25, 0x02	; 2
		adcb_callback = callback;
   14c74:	31 f4       	brne	.+12     	; 0x14c82 <adc_set_callback+0x48>
   14c76:	8c 81       	ldd	r24, Y+4	; 0x04
   14c78:	9d 81       	ldd	r25, Y+5	; 0x05
   14c7a:	80 93 bd 31 	sts	0x31BD, r24	; 0x8031bd <adcb_callback>

	{
		Assert(0);
	}

	cpu_irq_restore(flags);
   14c7e:	90 93 be 31 	sts	0x31BE, r25	; 0x8031be <adcb_callback+0x1>
}
   14c82:	89 81       	ldd	r24, Y+1	; 0x01
   14c84:	7a df       	rcall	.-268    	; 0x14b7a <cpu_irq_restore>
   14c86:	00 00       	nop
   14c88:	25 96       	adiw	r28, 0x05	; 5
   14c8a:	cd bf       	out	0x3d, r28	; 61
   14c8c:	de bf       	out	0x3e, r29	; 62
   14c8e:	df 91       	pop	r29
   14c90:	cf 91       	pop	r28
   14c92:	08 95       	ret

00014c94 <adc_enable_clock>:
 * \param adc Pointer to ADC module.
 */
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
   14c94:	cf 93       	push	r28
   14c96:	df 93       	push	r29
   14c98:	1f 92       	push	r1
   14c9a:	1f 92       	push	r1
   14c9c:	cd b7       	in	r28, 0x3d	; 61
   14c9e:	de b7       	in	r29, 0x3e	; 62
   14ca0:	89 83       	std	Y+1, r24	; 0x01
   14ca2:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   14ca4:	89 81       	ldd	r24, Y+1	; 0x01
   14ca6:	9a 81       	ldd	r25, Y+2	; 0x02
   14ca8:	81 15       	cp	r24, r1
   14caa:	92 40       	sbci	r25, 0x02	; 2
   14cac:	69 f4       	brne	.+26     	; 0x14cc8 <adc_enable_clock+0x34>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
   14cae:	80 91 35 24 	lds	r24, 0x2435	; 0x802435 <adca_enable_count>
   14cb2:	91 e0       	ldi	r25, 0x01	; 1
   14cb4:	98 0f       	add	r25, r24
   14cb6:	90 93 35 24 	sts	0x2435, r25	; 0x802435 <adca_enable_count>
   14cba:	88 23       	and	r24, r24
   14cbc:	b1 f4       	brne	.+44     	; 0x14cea <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   14cbe:	62 e0       	ldi	r22, 0x02	; 2
   14cc0:	81 e0       	ldi	r24, 0x01	; 1
   14cc2:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   14cc6:	11 c0       	rjmp	.+34     	; 0x14cea <adc_enable_clock+0x56>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   14cc8:	89 81       	ldd	r24, Y+1	; 0x01
   14cca:	9a 81       	ldd	r25, Y+2	; 0x02
   14ccc:	80 34       	cpi	r24, 0x40	; 64
   14cce:	92 40       	sbci	r25, 0x02	; 2
   14cd0:	61 f4       	brne	.+24     	; 0x14cea <adc_enable_clock+0x56>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
   14cd2:	80 91 36 24 	lds	r24, 0x2436	; 0x802436 <adcb_enable_count>
   14cd6:	91 e0       	ldi	r25, 0x01	; 1
   14cd8:	98 0f       	add	r25, r24
   14cda:	90 93 36 24 	sts	0x2436, r25	; 0x802436 <adcb_enable_count>
   14cde:	88 23       	and	r24, r24
   14ce0:	21 f4       	brne	.+8      	; 0x14cea <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   14ce2:	62 e0       	ldi	r22, 0x02	; 2
   14ce4:	82 e0       	ldi	r24, 0x02	; 2
   14ce6:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   14cea:	00 00       	nop
   14cec:	0f 90       	pop	r0
   14cee:	0f 90       	pop	r0
   14cf0:	df 91       	pop	r29
   14cf2:	cf 91       	pop	r28
   14cf4:	08 95       	ret

00014cf6 <adc_disable_clock>:
 * \param adc Pointer to ADC module
 */
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
   14cf6:	cf 93       	push	r28
   14cf8:	df 93       	push	r29
   14cfa:	1f 92       	push	r1
   14cfc:	1f 92       	push	r1
   14cfe:	cd b7       	in	r28, 0x3d	; 61
   14d00:	de b7       	in	r29, 0x3e	; 62
   14d02:	89 83       	std	Y+1, r24	; 0x01
   14d04:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   14d06:	89 81       	ldd	r24, Y+1	; 0x01
   14d08:	9a 81       	ldd	r25, Y+2	; 0x02
   14d0a:	81 15       	cp	r24, r1
   14d0c:	92 40       	sbci	r25, 0x02	; 2
   14d0e:	71 f4       	brne	.+28     	; 0x14d2c <adc_disable_clock+0x36>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
   14d10:	80 91 35 24 	lds	r24, 0x2435	; 0x802435 <adca_enable_count>
   14d14:	81 50       	subi	r24, 0x01	; 1
   14d16:	80 93 35 24 	sts	0x2435, r24	; 0x802435 <adca_enable_count>
   14d1a:	80 91 35 24 	lds	r24, 0x2435	; 0x802435 <adca_enable_count>
   14d1e:	88 23       	and	r24, r24
   14d20:	b9 f4       	brne	.+46     	; 0x14d50 <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   14d22:	62 e0       	ldi	r22, 0x02	; 2
   14d24:	81 e0       	ldi	r24, 0x01	; 1
   14d26:	0f 94 7a 12 	call	0x224f4	; 0x224f4 <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   14d2a:	12 c0       	rjmp	.+36     	; 0x14d50 <adc_disable_clock+0x5a>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   14d2c:	89 81       	ldd	r24, Y+1	; 0x01
   14d2e:	9a 81       	ldd	r25, Y+2	; 0x02
   14d30:	80 34       	cpi	r24, 0x40	; 64
   14d32:	92 40       	sbci	r25, 0x02	; 2
   14d34:	69 f4       	brne	.+26     	; 0x14d50 <adc_disable_clock+0x5a>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
   14d36:	80 91 36 24 	lds	r24, 0x2436	; 0x802436 <adcb_enable_count>
   14d3a:	81 50       	subi	r24, 0x01	; 1
   14d3c:	80 93 36 24 	sts	0x2436, r24	; 0x802436 <adcb_enable_count>
   14d40:	80 91 36 24 	lds	r24, 0x2436	; 0x802436 <adcb_enable_count>
   14d44:	88 23       	and	r24, r24
   14d46:	21 f4       	brne	.+8      	; 0x14d50 <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   14d48:	62 e0       	ldi	r22, 0x02	; 2
   14d4a:	82 e0       	ldi	r24, 0x02	; 2
   14d4c:	0f 94 7a 12 	call	0x224f4	; 0x224f4 <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   14d50:	00 00       	nop
   14d52:	0f 90       	pop	r0
   14d54:	0f 90       	pop	r0
   14d56:	df 91       	pop	r29
   14d58:	cf 91       	pop	r28
   14d5a:	08 95       	ret

00014d5c <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
   14d5c:	cf 93       	push	r28
   14d5e:	df 93       	push	r29
   14d60:	00 d0       	rcall	.+0      	; 0x14d62 <adc_enable+0x6>
   14d62:	cd b7       	in	r28, 0x3d	; 61
   14d64:	de b7       	in	r29, 0x3e	; 62
   14d66:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   14d68:	9b 83       	std	Y+3, r25	; 0x03
   14d6a:	f7 de       	rcall	.-530    	; 0x14b5a <cpu_irq_save>
	adc_enable_clock(adc);
   14d6c:	89 83       	std	Y+1, r24	; 0x01
   14d6e:	8a 81       	ldd	r24, Y+2	; 0x02
   14d70:	9b 81       	ldd	r25, Y+3	; 0x03
	adc->CTRLA |= ADC_ENABLE_bm;
   14d72:	90 df       	rcall	.-224    	; 0x14c94 <adc_enable_clock>
   14d74:	8a 81       	ldd	r24, Y+2	; 0x02
   14d76:	9b 81       	ldd	r25, Y+3	; 0x03
   14d78:	fc 01       	movw	r30, r24
   14d7a:	80 81       	ld	r24, Z
   14d7c:	28 2f       	mov	r18, r24
   14d7e:	21 60       	ori	r18, 0x01	; 1
   14d80:	8a 81       	ldd	r24, Y+2	; 0x02
   14d82:	9b 81       	ldd	r25, Y+3	; 0x03
	cpu_irq_restore(flags);
   14d84:	fc 01       	movw	r30, r24
   14d86:	20 83       	st	Z, r18

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
   14d88:	89 81       	ldd	r24, Y+1	; 0x01
   14d8a:	f7 de       	rcall	.-530    	; 0x14b7a <cpu_irq_restore>
   14d8c:	81 e0       	ldi	r24, 0x01	; 1
}
   14d8e:	05 df       	rcall	.-502    	; 0x14b9a <sleepmgr_lock_mode>
   14d90:	00 00       	nop
   14d92:	23 96       	adiw	r28, 0x03	; 3
   14d94:	cd bf       	out	0x3d, r28	; 61
   14d96:	de bf       	out	0x3e, r29	; 62
   14d98:	df 91       	pop	r29
   14d9a:	cf 91       	pop	r28
   14d9c:	08 95       	ret

00014d9e <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
   14d9e:	cf 93       	push	r28
   14da0:	df 93       	push	r29
   14da2:	00 d0       	rcall	.+0      	; 0x14da4 <adc_disable+0x6>
   14da4:	cd b7       	in	r28, 0x3d	; 61
   14da6:	de b7       	in	r29, 0x3e	; 62
   14da8:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   14daa:	9b 83       	std	Y+3, r25	; 0x03
   14dac:	d6 de       	rcall	.-596    	; 0x14b5a <cpu_irq_save>
	adc->CTRLA &= ~ADC_ENABLE_bm;
   14dae:	89 83       	std	Y+1, r24	; 0x01
   14db0:	8a 81       	ldd	r24, Y+2	; 0x02
   14db2:	9b 81       	ldd	r25, Y+3	; 0x03
   14db4:	fc 01       	movw	r30, r24
   14db6:	80 81       	ld	r24, Z
   14db8:	28 2f       	mov	r18, r24
   14dba:	2e 7f       	andi	r18, 0xFE	; 254
   14dbc:	8a 81       	ldd	r24, Y+2	; 0x02
   14dbe:	9b 81       	ldd	r25, Y+3	; 0x03
   14dc0:	fc 01       	movw	r30, r24
	adc_disable_clock(adc);
   14dc2:	20 83       	st	Z, r18
   14dc4:	8a 81       	ldd	r24, Y+2	; 0x02
	cpu_irq_restore(flags);
   14dc6:	9b 81       	ldd	r25, Y+3	; 0x03
   14dc8:	96 df       	rcall	.-212    	; 0x14cf6 <adc_disable_clock>

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
   14dca:	89 81       	ldd	r24, Y+1	; 0x01
   14dcc:	d6 de       	rcall	.-596    	; 0x14b7a <cpu_irq_restore>
   14dce:	81 e0       	ldi	r24, 0x01	; 1
}
   14dd0:	0c df       	rcall	.-488    	; 0x14bea <sleepmgr_unlock_mode>
   14dd2:	00 00       	nop
   14dd4:	23 96       	adiw	r28, 0x03	; 3
   14dd6:	cd bf       	out	0x3d, r28	; 61
   14dd8:	de bf       	out	0x3e, r29	; 62
   14dda:	df 91       	pop	r29
   14ddc:	cf 91       	pop	r28
   14dde:	08 95       	ret

00014de0 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   14de0:	cf 93       	push	r28
   14de2:	df 93       	push	r29
   14de4:	1f 92       	push	r1
   14de6:	cd b7       	in	r28, 0x3d	; 61
   14de8:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   14dea:	8f e3       	ldi	r24, 0x3F	; 63
   14dec:	90 e0       	ldi	r25, 0x00	; 0
   14dee:	fc 01       	movw	r30, r24
   14df0:	80 81       	ld	r24, Z
   14df2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   14df4:	f8 94       	cli
	return flags;
   14df6:	89 81       	ldd	r24, Y+1	; 0x01
}
   14df8:	0f 90       	pop	r0
   14dfa:	df 91       	pop	r29
   14dfc:	cf 91       	pop	r28
   14dfe:	08 95       	ret

00014e00 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   14e00:	cf 93       	push	r28
   14e02:	df 93       	push	r29
   14e04:	1f 92       	push	r1
   14e06:	cd b7       	in	r28, 0x3d	; 61
   14e08:	de b7       	in	r29, 0x3e	; 62
   14e0a:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   14e0c:	8f e3       	ldi	r24, 0x3F	; 63
   14e0e:	90 e0       	ldi	r25, 0x00	; 0
   14e10:	29 81       	ldd	r18, Y+1	; 0x01
   14e12:	fc 01       	movw	r30, r24
   14e14:	20 83       	st	Z, r18
}
   14e16:	00 00       	nop
   14e18:	0f 90       	pop	r0
   14e1a:	df 91       	pop	r29
   14e1c:	cf 91       	pop	r28
   14e1e:	08 95       	ret

00014e20 <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   14e20:	cf 93       	push	r28
   14e22:	df 93       	push	r29
   14e24:	1f 92       	push	r1
   14e26:	cd b7       	in	r28, 0x3d	; 61
   14e28:	de b7       	in	r29, 0x3e	; 62
   14e2a:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   14e2c:	89 81       	ldd	r24, Y+1	; 0x01
   14e2e:	88 2f       	mov	r24, r24
   14e30:	90 e0       	ldi	r25, 0x00	; 0
   14e32:	bc 01       	movw	r22, r24
   14e34:	82 e0       	ldi	r24, 0x02	; 2
   14e36:	0f 94 ef 26 	call	0x24dde	; 0x24dde <nvm_read_byte>
}
   14e3a:	0f 90       	pop	r0
   14e3c:	df 91       	pop	r29
   14e3e:	cf 91       	pop	r28
   14e40:	08 95       	ret

00014e42 <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   14e42:	cf 93       	push	r28
   14e44:	df 93       	push	r29
   14e46:	00 d0       	rcall	.+0      	; 0x14e48 <adc_get_calibration_data+0x6>
   14e48:	cd b7       	in	r28, 0x3d	; 61
   14e4a:	de b7       	in	r29, 0x3e	; 62
   14e4c:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   14e4e:	8b 81       	ldd	r24, Y+3	; 0x03
   14e50:	88 2f       	mov	r24, r24
   14e52:	90 e0       	ldi	r25, 0x00	; 0
   14e54:	81 30       	cpi	r24, 0x01	; 1
   14e56:	91 05       	cpc	r25, r1
   14e58:	e9 f0       	breq	.+58     	; 0x14e94 <adc_get_calibration_data+0x52>
   14e5a:	82 30       	cpi	r24, 0x02	; 2
   14e5c:	91 05       	cpc	r25, r1
   14e5e:	89 f1       	breq	.+98     	; 0x14ec2 <adc_get_calibration_data+0x80>
   14e60:	89 2b       	or	r24, r25
   14e62:	09 f0       	breq	.+2      	; 0x14e66 <adc_get_calibration_data+0x24>
   14e64:	45 c0       	rjmp	.+138    	; 0x14ef0 <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   14e66:	81 e2       	ldi	r24, 0x21	; 33
   14e68:	db df       	rcall	.-74     	; 0x14e20 <nvm_read_production_signature_row>
   14e6a:	88 2f       	mov	r24, r24
   14e6c:	90 e0       	ldi	r25, 0x00	; 0
   14e6e:	89 83       	std	Y+1, r24	; 0x01
   14e70:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   14e72:	89 81       	ldd	r24, Y+1	; 0x01
   14e74:	9a 81       	ldd	r25, Y+2	; 0x02
   14e76:	98 2f       	mov	r25, r24
   14e78:	88 27       	eor	r24, r24
   14e7a:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCACAL0);
   14e7c:	9a 83       	std	Y+2, r25	; 0x02
   14e7e:	80 e2       	ldi	r24, 0x20	; 32
   14e80:	cf df       	rcall	.-98     	; 0x14e20 <nvm_read_production_signature_row>
   14e82:	88 2f       	mov	r24, r24
   14e84:	90 e0       	ldi	r25, 0x00	; 0
   14e86:	29 81       	ldd	r18, Y+1	; 0x01
   14e88:	3a 81       	ldd	r19, Y+2	; 0x02
   14e8a:	82 2b       	or	r24, r18
   14e8c:	93 2b       	or	r25, r19
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   14e8e:	89 83       	std	Y+1, r24	; 0x01
   14e90:	9a 83       	std	Y+2, r25	; 0x02
   14e92:	30 c0       	rjmp	.+96     	; 0x14ef4 <adc_get_calibration_data+0xb2>
   14e94:	85 e2       	ldi	r24, 0x25	; 37
   14e96:	c4 df       	rcall	.-120    	; 0x14e20 <nvm_read_production_signature_row>
   14e98:	88 2f       	mov	r24, r24
   14e9a:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   14e9c:	89 83       	std	Y+1, r24	; 0x01
   14e9e:	9a 83       	std	Y+2, r25	; 0x02
   14ea0:	89 81       	ldd	r24, Y+1	; 0x01
   14ea2:	9a 81       	ldd	r25, Y+2	; 0x02
   14ea4:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(ADCBCAL0);
   14ea6:	88 27       	eor	r24, r24
   14ea8:	89 83       	std	Y+1, r24	; 0x01
   14eaa:	9a 83       	std	Y+2, r25	; 0x02
   14eac:	84 e2       	ldi	r24, 0x24	; 36
   14eae:	b8 df       	rcall	.-144    	; 0x14e20 <nvm_read_production_signature_row>
   14eb0:	88 2f       	mov	r24, r24
   14eb2:	90 e0       	ldi	r25, 0x00	; 0
   14eb4:	29 81       	ldd	r18, Y+1	; 0x01
   14eb6:	3a 81       	ldd	r19, Y+2	; 0x02
   14eb8:	82 2b       	or	r24, r18
		break;
   14eba:	93 2b       	or	r25, r19
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   14ebc:	89 83       	std	Y+1, r24	; 0x01
   14ebe:	9a 83       	std	Y+2, r25	; 0x02
   14ec0:	19 c0       	rjmp	.+50     	; 0x14ef4 <adc_get_calibration_data+0xb2>
   14ec2:	8f e2       	ldi	r24, 0x2F	; 47
   14ec4:	ad df       	rcall	.-166    	; 0x14e20 <nvm_read_production_signature_row>
   14ec6:	88 2f       	mov	r24, r24
   14ec8:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   14eca:	89 83       	std	Y+1, r24	; 0x01
   14ecc:	9a 83       	std	Y+2, r25	; 0x02
   14ece:	89 81       	ldd	r24, Y+1	; 0x01
   14ed0:	9a 81       	ldd	r25, Y+2	; 0x02
   14ed2:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   14ed4:	88 27       	eor	r24, r24
   14ed6:	89 83       	std	Y+1, r24	; 0x01
   14ed8:	9a 83       	std	Y+2, r25	; 0x02
   14eda:	8e e2       	ldi	r24, 0x2E	; 46
   14edc:	a1 df       	rcall	.-190    	; 0x14e20 <nvm_read_production_signature_row>
   14ede:	88 2f       	mov	r24, r24
   14ee0:	90 e0       	ldi	r25, 0x00	; 0
   14ee2:	29 81       	ldd	r18, Y+1	; 0x01
   14ee4:	3a 81       	ldd	r19, Y+2	; 0x02
   14ee6:	82 2b       	or	r24, r18
   14ee8:	93 2b       	or	r25, r19
		break;
   14eea:	89 83       	std	Y+1, r24	; 0x01
		break;
#endif

	default:
		Assert(0);
		data = 0;
   14eec:	9a 83       	std	Y+2, r25	; 0x02
   14eee:	02 c0       	rjmp	.+4      	; 0x14ef4 <adc_get_calibration_data+0xb2>
	}

	return data;
   14ef0:	19 82       	std	Y+1, r1	; 0x01
   14ef2:	1a 82       	std	Y+2, r1	; 0x02
}
   14ef4:	89 81       	ldd	r24, Y+1	; 0x01
   14ef6:	9a 81       	ldd	r25, Y+2	; 0x02
   14ef8:	23 96       	adiw	r28, 0x03	; 3
   14efa:	cd bf       	out	0x3d, r28	; 61
   14efc:	de bf       	out	0x3e, r29	; 62
   14efe:	df 91       	pop	r29
   14f00:	cf 91       	pop	r28
   14f02:	08 95       	ret

00014f04 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
   14f04:	1f 92       	push	r1
   14f06:	0f 92       	push	r0
   14f08:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14f0c:	0f 92       	push	r0
   14f0e:	11 24       	eor	r1, r1
   14f10:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14f14:	0f 92       	push	r0
   14f16:	2f 93       	push	r18
   14f18:	3f 93       	push	r19
   14f1a:	4f 93       	push	r20
   14f1c:	5f 93       	push	r21
   14f1e:	6f 93       	push	r22
   14f20:	7f 93       	push	r23
   14f22:	8f 93       	push	r24
   14f24:	9f 93       	push	r25
   14f26:	af 93       	push	r26
   14f28:	bf 93       	push	r27
   14f2a:	ef 93       	push	r30
   14f2c:	ff 93       	push	r31
   14f2e:	cf 93       	push	r28
   14f30:	df 93       	push	r29
   14f32:	00 d0       	rcall	.+0      	; 0x14f34 <__vector_71+0x30>
   14f34:	1f 92       	push	r1
   14f36:	cd b7       	in	r28, 0x3d	; 61
   14f38:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
   14f3a:	20 91 bf 31 	lds	r18, 0x31BF	; 0x8031bf <adca_callback>
   14f3e:	30 91 c0 31 	lds	r19, 0x31C0	; 0x8031c0 <adca_callback+0x1>
   14f42:	80 e0       	ldi	r24, 0x00	; 0
   14f44:	92 e0       	ldi	r25, 0x02	; 2
   14f46:	89 83       	std	Y+1, r24	; 0x01
   14f48:	9a 83       	std	Y+2, r25	; 0x02
   14f4a:	81 e0       	ldi	r24, 0x01	; 1
   14f4c:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14f4e:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14f50:	8b 81       	ldd	r24, Y+3	; 0x03
   14f52:	88 2f       	mov	r24, r24
   14f54:	90 e0       	ldi	r25, 0x00	; 0
   14f56:	83 70       	andi	r24, 0x03	; 3
   14f58:	99 27       	eor	r25, r25
   14f5a:	89 2b       	or	r24, r25
   14f5c:	39 f4       	brne	.+14     	; 0x14f6c <__vector_71+0x68>
		index += 2;
   14f5e:	8c 81       	ldd	r24, Y+4	; 0x04
   14f60:	8e 5f       	subi	r24, 0xFE	; 254
   14f62:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14f64:	8b 81       	ldd	r24, Y+3	; 0x03
   14f66:	86 95       	lsr	r24
   14f68:	86 95       	lsr	r24
   14f6a:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14f6c:	8b 81       	ldd	r24, Y+3	; 0x03
   14f6e:	88 2f       	mov	r24, r24
   14f70:	90 e0       	ldi	r25, 0x00	; 0
   14f72:	81 70       	andi	r24, 0x01	; 1
   14f74:	99 27       	eor	r25, r25
   14f76:	89 2b       	or	r24, r25
   14f78:	19 f4       	brne	.+6      	; 0x14f80 <__vector_71+0x7c>
		index++;
   14f7a:	8c 81       	ldd	r24, Y+4	; 0x04
   14f7c:	8f 5f       	subi	r24, 0xFF	; 255
   14f7e:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14f80:	89 81       	ldd	r24, Y+1	; 0x01
   14f82:	9a 81       	ldd	r25, Y+2	; 0x02
   14f84:	ac 01       	movw	r20, r24
   14f86:	40 5e       	subi	r20, 0xE0	; 224
   14f88:	5f 4f       	sbci	r21, 0xFF	; 255
   14f8a:	8c 81       	ldd	r24, Y+4	; 0x04
   14f8c:	88 2f       	mov	r24, r24
   14f8e:	90 e0       	ldi	r25, 0x00	; 0
   14f90:	88 0f       	add	r24, r24
   14f92:	99 1f       	adc	r25, r25
   14f94:	88 0f       	add	r24, r24
   14f96:	99 1f       	adc	r25, r25
   14f98:	88 0f       	add	r24, r24
   14f9a:	99 1f       	adc	r25, r25
   14f9c:	84 0f       	add	r24, r20
   14f9e:	95 1f       	adc	r25, r21
   14fa0:	fc 01       	movw	r30, r24
   14fa2:	84 81       	ldd	r24, Z+4	; 0x04
   14fa4:	95 81       	ldd	r25, Z+5	; 0x05
   14fa6:	ac 01       	movw	r20, r24
   14fa8:	61 e0       	ldi	r22, 0x01	; 1
   14faa:	80 e0       	ldi	r24, 0x00	; 0
   14fac:	92 e0       	ldi	r25, 0x02	; 2
   14fae:	f9 01       	movw	r30, r18
   14fb0:	19 95       	eicall
}
   14fb2:	00 00       	nop
   14fb4:	24 96       	adiw	r28, 0x04	; 4
   14fb6:	cd bf       	out	0x3d, r28	; 61
   14fb8:	de bf       	out	0x3e, r29	; 62
   14fba:	df 91       	pop	r29
   14fbc:	cf 91       	pop	r28
   14fbe:	ff 91       	pop	r31
   14fc0:	ef 91       	pop	r30
   14fc2:	bf 91       	pop	r27
   14fc4:	af 91       	pop	r26
   14fc6:	9f 91       	pop	r25
   14fc8:	8f 91       	pop	r24
   14fca:	7f 91       	pop	r23
   14fcc:	6f 91       	pop	r22
   14fce:	5f 91       	pop	r21
   14fd0:	4f 91       	pop	r20
   14fd2:	3f 91       	pop	r19
   14fd4:	2f 91       	pop	r18
   14fd6:	0f 90       	pop	r0
   14fd8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14fdc:	0f 90       	pop	r0
   14fde:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14fe2:	0f 90       	pop	r0
   14fe4:	1f 90       	pop	r1
   14fe6:	18 95       	reti

00014fe8 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
   14fe8:	1f 92       	push	r1
   14fea:	0f 92       	push	r0
   14fec:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14ff0:	0f 92       	push	r0
   14ff2:	11 24       	eor	r1, r1
   14ff4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14ff8:	0f 92       	push	r0
   14ffa:	2f 93       	push	r18
   14ffc:	3f 93       	push	r19
   14ffe:	4f 93       	push	r20
   15000:	5f 93       	push	r21
   15002:	6f 93       	push	r22
   15004:	7f 93       	push	r23
   15006:	8f 93       	push	r24
   15008:	9f 93       	push	r25
   1500a:	af 93       	push	r26
   1500c:	bf 93       	push	r27
   1500e:	ef 93       	push	r30
   15010:	ff 93       	push	r31
   15012:	cf 93       	push	r28
   15014:	df 93       	push	r29
   15016:	00 d0       	rcall	.+0      	; 0x15018 <__vector_72+0x30>
   15018:	1f 92       	push	r1
   1501a:	cd b7       	in	r28, 0x3d	; 61
   1501c:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
   1501e:	20 91 bf 31 	lds	r18, 0x31BF	; 0x8031bf <adca_callback>
   15022:	30 91 c0 31 	lds	r19, 0x31C0	; 0x8031c0 <adca_callback+0x1>
   15026:	80 e0       	ldi	r24, 0x00	; 0
   15028:	92 e0       	ldi	r25, 0x02	; 2
   1502a:	89 83       	std	Y+1, r24	; 0x01
   1502c:	9a 83       	std	Y+2, r25	; 0x02
   1502e:	82 e0       	ldi	r24, 0x02	; 2
   15030:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15032:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15034:	8b 81       	ldd	r24, Y+3	; 0x03
   15036:	88 2f       	mov	r24, r24
   15038:	90 e0       	ldi	r25, 0x00	; 0
   1503a:	83 70       	andi	r24, 0x03	; 3
   1503c:	99 27       	eor	r25, r25
   1503e:	89 2b       	or	r24, r25
   15040:	39 f4       	brne	.+14     	; 0x15050 <__vector_72+0x68>
		index += 2;
   15042:	8c 81       	ldd	r24, Y+4	; 0x04
   15044:	8e 5f       	subi	r24, 0xFE	; 254
   15046:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15048:	8b 81       	ldd	r24, Y+3	; 0x03
   1504a:	86 95       	lsr	r24
   1504c:	86 95       	lsr	r24
   1504e:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15050:	8b 81       	ldd	r24, Y+3	; 0x03
   15052:	88 2f       	mov	r24, r24
   15054:	90 e0       	ldi	r25, 0x00	; 0
   15056:	81 70       	andi	r24, 0x01	; 1
   15058:	99 27       	eor	r25, r25
   1505a:	89 2b       	or	r24, r25
   1505c:	19 f4       	brne	.+6      	; 0x15064 <__vector_72+0x7c>
		index++;
   1505e:	8c 81       	ldd	r24, Y+4	; 0x04
   15060:	8f 5f       	subi	r24, 0xFF	; 255
   15062:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15064:	89 81       	ldd	r24, Y+1	; 0x01
   15066:	9a 81       	ldd	r25, Y+2	; 0x02
   15068:	ac 01       	movw	r20, r24
   1506a:	40 5e       	subi	r20, 0xE0	; 224
   1506c:	5f 4f       	sbci	r21, 0xFF	; 255
   1506e:	8c 81       	ldd	r24, Y+4	; 0x04
   15070:	88 2f       	mov	r24, r24
   15072:	90 e0       	ldi	r25, 0x00	; 0
   15074:	88 0f       	add	r24, r24
   15076:	99 1f       	adc	r25, r25
   15078:	88 0f       	add	r24, r24
   1507a:	99 1f       	adc	r25, r25
   1507c:	88 0f       	add	r24, r24
   1507e:	99 1f       	adc	r25, r25
   15080:	84 0f       	add	r24, r20
   15082:	95 1f       	adc	r25, r21
   15084:	fc 01       	movw	r30, r24
   15086:	84 81       	ldd	r24, Z+4	; 0x04
   15088:	95 81       	ldd	r25, Z+5	; 0x05
   1508a:	ac 01       	movw	r20, r24
   1508c:	62 e0       	ldi	r22, 0x02	; 2
   1508e:	80 e0       	ldi	r24, 0x00	; 0
   15090:	92 e0       	ldi	r25, 0x02	; 2
   15092:	f9 01       	movw	r30, r18
   15094:	19 95       	eicall
}
   15096:	00 00       	nop
   15098:	24 96       	adiw	r28, 0x04	; 4
   1509a:	cd bf       	out	0x3d, r28	; 61
   1509c:	de bf       	out	0x3e, r29	; 62
   1509e:	df 91       	pop	r29
   150a0:	cf 91       	pop	r28
   150a2:	ff 91       	pop	r31
   150a4:	ef 91       	pop	r30
   150a6:	bf 91       	pop	r27
   150a8:	af 91       	pop	r26
   150aa:	9f 91       	pop	r25
   150ac:	8f 91       	pop	r24
   150ae:	7f 91       	pop	r23
   150b0:	6f 91       	pop	r22
   150b2:	5f 91       	pop	r21
   150b4:	4f 91       	pop	r20
   150b6:	3f 91       	pop	r19
   150b8:	2f 91       	pop	r18
   150ba:	0f 90       	pop	r0
   150bc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   150c0:	0f 90       	pop	r0
   150c2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   150c6:	0f 90       	pop	r0
   150c8:	1f 90       	pop	r1
   150ca:	18 95       	reti

000150cc <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
   150cc:	1f 92       	push	r1
   150ce:	0f 92       	push	r0
   150d0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   150d4:	0f 92       	push	r0
   150d6:	11 24       	eor	r1, r1
   150d8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   150dc:	0f 92       	push	r0
   150de:	2f 93       	push	r18
   150e0:	3f 93       	push	r19
   150e2:	4f 93       	push	r20
   150e4:	5f 93       	push	r21
   150e6:	6f 93       	push	r22
   150e8:	7f 93       	push	r23
   150ea:	8f 93       	push	r24
   150ec:	9f 93       	push	r25
   150ee:	af 93       	push	r26
   150f0:	bf 93       	push	r27
   150f2:	ef 93       	push	r30
   150f4:	ff 93       	push	r31
   150f6:	cf 93       	push	r28
   150f8:	df 93       	push	r29
   150fa:	00 d0       	rcall	.+0      	; 0x150fc <__vector_73+0x30>
   150fc:	1f 92       	push	r1
   150fe:	cd b7       	in	r28, 0x3d	; 61
   15100:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
   15102:	20 91 bf 31 	lds	r18, 0x31BF	; 0x8031bf <adca_callback>
   15106:	30 91 c0 31 	lds	r19, 0x31C0	; 0x8031c0 <adca_callback+0x1>
   1510a:	80 e0       	ldi	r24, 0x00	; 0
   1510c:	92 e0       	ldi	r25, 0x02	; 2
   1510e:	89 83       	std	Y+1, r24	; 0x01
   15110:	9a 83       	std	Y+2, r25	; 0x02
   15112:	84 e0       	ldi	r24, 0x04	; 4
   15114:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15116:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15118:	8b 81       	ldd	r24, Y+3	; 0x03
   1511a:	88 2f       	mov	r24, r24
   1511c:	90 e0       	ldi	r25, 0x00	; 0
   1511e:	83 70       	andi	r24, 0x03	; 3
   15120:	99 27       	eor	r25, r25
   15122:	89 2b       	or	r24, r25
   15124:	39 f4       	brne	.+14     	; 0x15134 <__vector_73+0x68>
		index += 2;
   15126:	8c 81       	ldd	r24, Y+4	; 0x04
   15128:	8e 5f       	subi	r24, 0xFE	; 254
   1512a:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   1512c:	8b 81       	ldd	r24, Y+3	; 0x03
   1512e:	86 95       	lsr	r24
   15130:	86 95       	lsr	r24
   15132:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15134:	8b 81       	ldd	r24, Y+3	; 0x03
   15136:	88 2f       	mov	r24, r24
   15138:	90 e0       	ldi	r25, 0x00	; 0
   1513a:	81 70       	andi	r24, 0x01	; 1
   1513c:	99 27       	eor	r25, r25
   1513e:	89 2b       	or	r24, r25
   15140:	19 f4       	brne	.+6      	; 0x15148 <__vector_73+0x7c>
		index++;
   15142:	8c 81       	ldd	r24, Y+4	; 0x04
   15144:	8f 5f       	subi	r24, 0xFF	; 255
   15146:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15148:	89 81       	ldd	r24, Y+1	; 0x01
   1514a:	9a 81       	ldd	r25, Y+2	; 0x02
   1514c:	ac 01       	movw	r20, r24
   1514e:	40 5e       	subi	r20, 0xE0	; 224
   15150:	5f 4f       	sbci	r21, 0xFF	; 255
   15152:	8c 81       	ldd	r24, Y+4	; 0x04
   15154:	88 2f       	mov	r24, r24
   15156:	90 e0       	ldi	r25, 0x00	; 0
   15158:	88 0f       	add	r24, r24
   1515a:	99 1f       	adc	r25, r25
   1515c:	88 0f       	add	r24, r24
   1515e:	99 1f       	adc	r25, r25
   15160:	88 0f       	add	r24, r24
   15162:	99 1f       	adc	r25, r25
   15164:	84 0f       	add	r24, r20
   15166:	95 1f       	adc	r25, r21
   15168:	fc 01       	movw	r30, r24
   1516a:	84 81       	ldd	r24, Z+4	; 0x04
   1516c:	95 81       	ldd	r25, Z+5	; 0x05
   1516e:	ac 01       	movw	r20, r24
   15170:	64 e0       	ldi	r22, 0x04	; 4
   15172:	80 e0       	ldi	r24, 0x00	; 0
   15174:	92 e0       	ldi	r25, 0x02	; 2
   15176:	f9 01       	movw	r30, r18
   15178:	19 95       	eicall
}
   1517a:	00 00       	nop
   1517c:	24 96       	adiw	r28, 0x04	; 4
   1517e:	cd bf       	out	0x3d, r28	; 61
   15180:	de bf       	out	0x3e, r29	; 62
   15182:	df 91       	pop	r29
   15184:	cf 91       	pop	r28
   15186:	ff 91       	pop	r31
   15188:	ef 91       	pop	r30
   1518a:	bf 91       	pop	r27
   1518c:	af 91       	pop	r26
   1518e:	9f 91       	pop	r25
   15190:	8f 91       	pop	r24
   15192:	7f 91       	pop	r23
   15194:	6f 91       	pop	r22
   15196:	5f 91       	pop	r21
   15198:	4f 91       	pop	r20
   1519a:	3f 91       	pop	r19
   1519c:	2f 91       	pop	r18
   1519e:	0f 90       	pop	r0
   151a0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   151a4:	0f 90       	pop	r0
   151a6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   151aa:	0f 90       	pop	r0
   151ac:	1f 90       	pop	r1
   151ae:	18 95       	reti

000151b0 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
   151b0:	1f 92       	push	r1
   151b2:	0f 92       	push	r0
   151b4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   151b8:	0f 92       	push	r0
   151ba:	11 24       	eor	r1, r1
   151bc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   151c0:	0f 92       	push	r0
   151c2:	2f 93       	push	r18
   151c4:	3f 93       	push	r19
   151c6:	4f 93       	push	r20
   151c8:	5f 93       	push	r21
   151ca:	6f 93       	push	r22
   151cc:	7f 93       	push	r23
   151ce:	8f 93       	push	r24
   151d0:	9f 93       	push	r25
   151d2:	af 93       	push	r26
   151d4:	bf 93       	push	r27
   151d6:	ef 93       	push	r30
   151d8:	ff 93       	push	r31
   151da:	cf 93       	push	r28
   151dc:	df 93       	push	r29
   151de:	00 d0       	rcall	.+0      	; 0x151e0 <__vector_74+0x30>
   151e0:	1f 92       	push	r1
   151e2:	cd b7       	in	r28, 0x3d	; 61
   151e4:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
   151e6:	20 91 bf 31 	lds	r18, 0x31BF	; 0x8031bf <adca_callback>
   151ea:	30 91 c0 31 	lds	r19, 0x31C0	; 0x8031c0 <adca_callback+0x1>
   151ee:	80 e0       	ldi	r24, 0x00	; 0
   151f0:	92 e0       	ldi	r25, 0x02	; 2
   151f2:	89 83       	std	Y+1, r24	; 0x01
   151f4:	9a 83       	std	Y+2, r25	; 0x02
   151f6:	88 e0       	ldi	r24, 0x08	; 8
   151f8:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   151fa:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   151fc:	8b 81       	ldd	r24, Y+3	; 0x03
   151fe:	88 2f       	mov	r24, r24
   15200:	90 e0       	ldi	r25, 0x00	; 0
   15202:	83 70       	andi	r24, 0x03	; 3
   15204:	99 27       	eor	r25, r25
   15206:	89 2b       	or	r24, r25
   15208:	39 f4       	brne	.+14     	; 0x15218 <__vector_74+0x68>
		index += 2;
   1520a:	8c 81       	ldd	r24, Y+4	; 0x04
   1520c:	8e 5f       	subi	r24, 0xFE	; 254
   1520e:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15210:	8b 81       	ldd	r24, Y+3	; 0x03
   15212:	86 95       	lsr	r24
   15214:	86 95       	lsr	r24
   15216:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15218:	8b 81       	ldd	r24, Y+3	; 0x03
   1521a:	88 2f       	mov	r24, r24
   1521c:	90 e0       	ldi	r25, 0x00	; 0
   1521e:	81 70       	andi	r24, 0x01	; 1
   15220:	99 27       	eor	r25, r25
   15222:	89 2b       	or	r24, r25
   15224:	19 f4       	brne	.+6      	; 0x1522c <__vector_74+0x7c>
		index++;
   15226:	8c 81       	ldd	r24, Y+4	; 0x04
   15228:	8f 5f       	subi	r24, 0xFF	; 255
   1522a:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   1522c:	89 81       	ldd	r24, Y+1	; 0x01
   1522e:	9a 81       	ldd	r25, Y+2	; 0x02
   15230:	ac 01       	movw	r20, r24
   15232:	40 5e       	subi	r20, 0xE0	; 224
   15234:	5f 4f       	sbci	r21, 0xFF	; 255
   15236:	8c 81       	ldd	r24, Y+4	; 0x04
   15238:	88 2f       	mov	r24, r24
   1523a:	90 e0       	ldi	r25, 0x00	; 0
   1523c:	88 0f       	add	r24, r24
   1523e:	99 1f       	adc	r25, r25
   15240:	88 0f       	add	r24, r24
   15242:	99 1f       	adc	r25, r25
   15244:	88 0f       	add	r24, r24
   15246:	99 1f       	adc	r25, r25
   15248:	84 0f       	add	r24, r20
   1524a:	95 1f       	adc	r25, r21
   1524c:	fc 01       	movw	r30, r24
   1524e:	84 81       	ldd	r24, Z+4	; 0x04
   15250:	95 81       	ldd	r25, Z+5	; 0x05
   15252:	ac 01       	movw	r20, r24
   15254:	68 e0       	ldi	r22, 0x08	; 8
   15256:	80 e0       	ldi	r24, 0x00	; 0
   15258:	92 e0       	ldi	r25, 0x02	; 2
   1525a:	f9 01       	movw	r30, r18
   1525c:	19 95       	eicall
}
   1525e:	00 00       	nop
   15260:	24 96       	adiw	r28, 0x04	; 4
   15262:	cd bf       	out	0x3d, r28	; 61
   15264:	de bf       	out	0x3e, r29	; 62
   15266:	df 91       	pop	r29
   15268:	cf 91       	pop	r28
   1526a:	ff 91       	pop	r31
   1526c:	ef 91       	pop	r30
   1526e:	bf 91       	pop	r27
   15270:	af 91       	pop	r26
   15272:	9f 91       	pop	r25
   15274:	8f 91       	pop	r24
   15276:	7f 91       	pop	r23
   15278:	6f 91       	pop	r22
   1527a:	5f 91       	pop	r21
   1527c:	4f 91       	pop	r20
   1527e:	3f 91       	pop	r19
   15280:	2f 91       	pop	r18
   15282:	0f 90       	pop	r0
   15284:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15288:	0f 90       	pop	r0
   1528a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1528e:	0f 90       	pop	r0
   15290:	1f 90       	pop	r1
   15292:	18 95       	reti

00015294 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
   15294:	1f 92       	push	r1
   15296:	0f 92       	push	r0
   15298:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1529c:	0f 92       	push	r0
   1529e:	11 24       	eor	r1, r1
   152a0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   152a4:	0f 92       	push	r0
   152a6:	2f 93       	push	r18
   152a8:	3f 93       	push	r19
   152aa:	4f 93       	push	r20
   152ac:	5f 93       	push	r21
   152ae:	6f 93       	push	r22
   152b0:	7f 93       	push	r23
   152b2:	8f 93       	push	r24
   152b4:	9f 93       	push	r25
   152b6:	af 93       	push	r26
   152b8:	bf 93       	push	r27
   152ba:	ef 93       	push	r30
   152bc:	ff 93       	push	r31
   152be:	cf 93       	push	r28
   152c0:	df 93       	push	r29
   152c2:	00 d0       	rcall	.+0      	; 0x152c4 <__vector_39+0x30>
   152c4:	1f 92       	push	r1
   152c6:	cd b7       	in	r28, 0x3d	; 61
   152c8:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
   152ca:	20 91 bd 31 	lds	r18, 0x31BD	; 0x8031bd <adcb_callback>
   152ce:	30 91 be 31 	lds	r19, 0x31BE	; 0x8031be <adcb_callback+0x1>
   152d2:	80 e4       	ldi	r24, 0x40	; 64
   152d4:	92 e0       	ldi	r25, 0x02	; 2
   152d6:	89 83       	std	Y+1, r24	; 0x01
   152d8:	9a 83       	std	Y+2, r25	; 0x02
   152da:	81 e0       	ldi	r24, 0x01	; 1
   152dc:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   152de:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   152e0:	8b 81       	ldd	r24, Y+3	; 0x03
   152e2:	88 2f       	mov	r24, r24
   152e4:	90 e0       	ldi	r25, 0x00	; 0
   152e6:	83 70       	andi	r24, 0x03	; 3
   152e8:	99 27       	eor	r25, r25
   152ea:	89 2b       	or	r24, r25
   152ec:	39 f4       	brne	.+14     	; 0x152fc <__vector_39+0x68>
		index += 2;
   152ee:	8c 81       	ldd	r24, Y+4	; 0x04
   152f0:	8e 5f       	subi	r24, 0xFE	; 254
   152f2:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   152f4:	8b 81       	ldd	r24, Y+3	; 0x03
   152f6:	86 95       	lsr	r24
   152f8:	86 95       	lsr	r24
   152fa:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   152fc:	8b 81       	ldd	r24, Y+3	; 0x03
   152fe:	88 2f       	mov	r24, r24
   15300:	90 e0       	ldi	r25, 0x00	; 0
   15302:	81 70       	andi	r24, 0x01	; 1
   15304:	99 27       	eor	r25, r25
   15306:	89 2b       	or	r24, r25
   15308:	19 f4       	brne	.+6      	; 0x15310 <__vector_39+0x7c>
		index++;
   1530a:	8c 81       	ldd	r24, Y+4	; 0x04
   1530c:	8f 5f       	subi	r24, 0xFF	; 255
   1530e:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15310:	89 81       	ldd	r24, Y+1	; 0x01
   15312:	9a 81       	ldd	r25, Y+2	; 0x02
   15314:	ac 01       	movw	r20, r24
   15316:	40 5e       	subi	r20, 0xE0	; 224
   15318:	5f 4f       	sbci	r21, 0xFF	; 255
   1531a:	8c 81       	ldd	r24, Y+4	; 0x04
   1531c:	88 2f       	mov	r24, r24
   1531e:	90 e0       	ldi	r25, 0x00	; 0
   15320:	88 0f       	add	r24, r24
   15322:	99 1f       	adc	r25, r25
   15324:	88 0f       	add	r24, r24
   15326:	99 1f       	adc	r25, r25
   15328:	88 0f       	add	r24, r24
   1532a:	99 1f       	adc	r25, r25
   1532c:	84 0f       	add	r24, r20
   1532e:	95 1f       	adc	r25, r21
   15330:	fc 01       	movw	r30, r24
   15332:	84 81       	ldd	r24, Z+4	; 0x04
   15334:	95 81       	ldd	r25, Z+5	; 0x05
   15336:	ac 01       	movw	r20, r24
   15338:	61 e0       	ldi	r22, 0x01	; 1
   1533a:	80 e4       	ldi	r24, 0x40	; 64
   1533c:	92 e0       	ldi	r25, 0x02	; 2
   1533e:	f9 01       	movw	r30, r18
   15340:	19 95       	eicall
}
   15342:	00 00       	nop
   15344:	24 96       	adiw	r28, 0x04	; 4
   15346:	cd bf       	out	0x3d, r28	; 61
   15348:	de bf       	out	0x3e, r29	; 62
   1534a:	df 91       	pop	r29
   1534c:	cf 91       	pop	r28
   1534e:	ff 91       	pop	r31
   15350:	ef 91       	pop	r30
   15352:	bf 91       	pop	r27
   15354:	af 91       	pop	r26
   15356:	9f 91       	pop	r25
   15358:	8f 91       	pop	r24
   1535a:	7f 91       	pop	r23
   1535c:	6f 91       	pop	r22
   1535e:	5f 91       	pop	r21
   15360:	4f 91       	pop	r20
   15362:	3f 91       	pop	r19
   15364:	2f 91       	pop	r18
   15366:	0f 90       	pop	r0
   15368:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1536c:	0f 90       	pop	r0
   1536e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15372:	0f 90       	pop	r0
   15374:	1f 90       	pop	r1
   15376:	18 95       	reti

00015378 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
   15378:	1f 92       	push	r1
   1537a:	0f 92       	push	r0
   1537c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15380:	0f 92       	push	r0
   15382:	11 24       	eor	r1, r1
   15384:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15388:	0f 92       	push	r0
   1538a:	2f 93       	push	r18
   1538c:	3f 93       	push	r19
   1538e:	4f 93       	push	r20
   15390:	5f 93       	push	r21
   15392:	6f 93       	push	r22
   15394:	7f 93       	push	r23
   15396:	8f 93       	push	r24
   15398:	9f 93       	push	r25
   1539a:	af 93       	push	r26
   1539c:	bf 93       	push	r27
   1539e:	ef 93       	push	r30
   153a0:	ff 93       	push	r31
   153a2:	cf 93       	push	r28
   153a4:	df 93       	push	r29
   153a6:	00 d0       	rcall	.+0      	; 0x153a8 <__vector_40+0x30>
   153a8:	1f 92       	push	r1
   153aa:	cd b7       	in	r28, 0x3d	; 61
   153ac:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
   153ae:	20 91 bd 31 	lds	r18, 0x31BD	; 0x8031bd <adcb_callback>
   153b2:	30 91 be 31 	lds	r19, 0x31BE	; 0x8031be <adcb_callback+0x1>
   153b6:	80 e4       	ldi	r24, 0x40	; 64
   153b8:	92 e0       	ldi	r25, 0x02	; 2
   153ba:	89 83       	std	Y+1, r24	; 0x01
   153bc:	9a 83       	std	Y+2, r25	; 0x02
   153be:	82 e0       	ldi	r24, 0x02	; 2
   153c0:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   153c2:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   153c4:	8b 81       	ldd	r24, Y+3	; 0x03
   153c6:	88 2f       	mov	r24, r24
   153c8:	90 e0       	ldi	r25, 0x00	; 0
   153ca:	83 70       	andi	r24, 0x03	; 3
   153cc:	99 27       	eor	r25, r25
   153ce:	89 2b       	or	r24, r25
   153d0:	39 f4       	brne	.+14     	; 0x153e0 <__vector_40+0x68>
		index += 2;
   153d2:	8c 81       	ldd	r24, Y+4	; 0x04
   153d4:	8e 5f       	subi	r24, 0xFE	; 254
   153d6:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   153d8:	8b 81       	ldd	r24, Y+3	; 0x03
   153da:	86 95       	lsr	r24
   153dc:	86 95       	lsr	r24
   153de:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   153e0:	8b 81       	ldd	r24, Y+3	; 0x03
   153e2:	88 2f       	mov	r24, r24
   153e4:	90 e0       	ldi	r25, 0x00	; 0
   153e6:	81 70       	andi	r24, 0x01	; 1
   153e8:	99 27       	eor	r25, r25
   153ea:	89 2b       	or	r24, r25
   153ec:	19 f4       	brne	.+6      	; 0x153f4 <__vector_40+0x7c>
		index++;
   153ee:	8c 81       	ldd	r24, Y+4	; 0x04
   153f0:	8f 5f       	subi	r24, 0xFF	; 255
   153f2:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   153f4:	89 81       	ldd	r24, Y+1	; 0x01
   153f6:	9a 81       	ldd	r25, Y+2	; 0x02
   153f8:	ac 01       	movw	r20, r24
   153fa:	40 5e       	subi	r20, 0xE0	; 224
   153fc:	5f 4f       	sbci	r21, 0xFF	; 255
   153fe:	8c 81       	ldd	r24, Y+4	; 0x04
   15400:	88 2f       	mov	r24, r24
   15402:	90 e0       	ldi	r25, 0x00	; 0
   15404:	88 0f       	add	r24, r24
   15406:	99 1f       	adc	r25, r25
   15408:	88 0f       	add	r24, r24
   1540a:	99 1f       	adc	r25, r25
   1540c:	88 0f       	add	r24, r24
   1540e:	99 1f       	adc	r25, r25
   15410:	84 0f       	add	r24, r20
   15412:	95 1f       	adc	r25, r21
   15414:	fc 01       	movw	r30, r24
   15416:	84 81       	ldd	r24, Z+4	; 0x04
   15418:	95 81       	ldd	r25, Z+5	; 0x05
   1541a:	ac 01       	movw	r20, r24
   1541c:	62 e0       	ldi	r22, 0x02	; 2
   1541e:	80 e4       	ldi	r24, 0x40	; 64
   15420:	92 e0       	ldi	r25, 0x02	; 2
   15422:	f9 01       	movw	r30, r18
   15424:	19 95       	eicall
}
   15426:	00 00       	nop
   15428:	24 96       	adiw	r28, 0x04	; 4
   1542a:	cd bf       	out	0x3d, r28	; 61
   1542c:	de bf       	out	0x3e, r29	; 62
   1542e:	df 91       	pop	r29
   15430:	cf 91       	pop	r28
   15432:	ff 91       	pop	r31
   15434:	ef 91       	pop	r30
   15436:	bf 91       	pop	r27
   15438:	af 91       	pop	r26
   1543a:	9f 91       	pop	r25
   1543c:	8f 91       	pop	r24
   1543e:	7f 91       	pop	r23
   15440:	6f 91       	pop	r22
   15442:	5f 91       	pop	r21
   15444:	4f 91       	pop	r20
   15446:	3f 91       	pop	r19
   15448:	2f 91       	pop	r18
   1544a:	0f 90       	pop	r0
   1544c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15450:	0f 90       	pop	r0
   15452:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15456:	0f 90       	pop	r0
   15458:	1f 90       	pop	r1
   1545a:	18 95       	reti

0001545c <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
   1545c:	1f 92       	push	r1
   1545e:	0f 92       	push	r0
   15460:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15464:	0f 92       	push	r0
   15466:	11 24       	eor	r1, r1
   15468:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1546c:	0f 92       	push	r0
   1546e:	2f 93       	push	r18
   15470:	3f 93       	push	r19
   15472:	4f 93       	push	r20
   15474:	5f 93       	push	r21
   15476:	6f 93       	push	r22
   15478:	7f 93       	push	r23
   1547a:	8f 93       	push	r24
   1547c:	9f 93       	push	r25
   1547e:	af 93       	push	r26
   15480:	bf 93       	push	r27
   15482:	ef 93       	push	r30
   15484:	ff 93       	push	r31
   15486:	cf 93       	push	r28
   15488:	df 93       	push	r29
   1548a:	00 d0       	rcall	.+0      	; 0x1548c <__vector_41+0x30>
   1548c:	1f 92       	push	r1
   1548e:	cd b7       	in	r28, 0x3d	; 61
   15490:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
   15492:	20 91 bd 31 	lds	r18, 0x31BD	; 0x8031bd <adcb_callback>
   15496:	30 91 be 31 	lds	r19, 0x31BE	; 0x8031be <adcb_callback+0x1>
   1549a:	80 e4       	ldi	r24, 0x40	; 64
   1549c:	92 e0       	ldi	r25, 0x02	; 2
   1549e:	89 83       	std	Y+1, r24	; 0x01
   154a0:	9a 83       	std	Y+2, r25	; 0x02
   154a2:	84 e0       	ldi	r24, 0x04	; 4
   154a4:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   154a6:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   154a8:	8b 81       	ldd	r24, Y+3	; 0x03
   154aa:	88 2f       	mov	r24, r24
   154ac:	90 e0       	ldi	r25, 0x00	; 0
   154ae:	83 70       	andi	r24, 0x03	; 3
   154b0:	99 27       	eor	r25, r25
   154b2:	89 2b       	or	r24, r25
   154b4:	39 f4       	brne	.+14     	; 0x154c4 <__vector_41+0x68>
		index += 2;
   154b6:	8c 81       	ldd	r24, Y+4	; 0x04
   154b8:	8e 5f       	subi	r24, 0xFE	; 254
   154ba:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   154bc:	8b 81       	ldd	r24, Y+3	; 0x03
   154be:	86 95       	lsr	r24
   154c0:	86 95       	lsr	r24
   154c2:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   154c4:	8b 81       	ldd	r24, Y+3	; 0x03
   154c6:	88 2f       	mov	r24, r24
   154c8:	90 e0       	ldi	r25, 0x00	; 0
   154ca:	81 70       	andi	r24, 0x01	; 1
   154cc:	99 27       	eor	r25, r25
   154ce:	89 2b       	or	r24, r25
   154d0:	19 f4       	brne	.+6      	; 0x154d8 <__vector_41+0x7c>
		index++;
   154d2:	8c 81       	ldd	r24, Y+4	; 0x04
   154d4:	8f 5f       	subi	r24, 0xFF	; 255
   154d6:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   154d8:	89 81       	ldd	r24, Y+1	; 0x01
   154da:	9a 81       	ldd	r25, Y+2	; 0x02
   154dc:	ac 01       	movw	r20, r24
   154de:	40 5e       	subi	r20, 0xE0	; 224
   154e0:	5f 4f       	sbci	r21, 0xFF	; 255
   154e2:	8c 81       	ldd	r24, Y+4	; 0x04
   154e4:	88 2f       	mov	r24, r24
   154e6:	90 e0       	ldi	r25, 0x00	; 0
   154e8:	88 0f       	add	r24, r24
   154ea:	99 1f       	adc	r25, r25
   154ec:	88 0f       	add	r24, r24
   154ee:	99 1f       	adc	r25, r25
   154f0:	88 0f       	add	r24, r24
   154f2:	99 1f       	adc	r25, r25
   154f4:	84 0f       	add	r24, r20
   154f6:	95 1f       	adc	r25, r21
   154f8:	fc 01       	movw	r30, r24
   154fa:	84 81       	ldd	r24, Z+4	; 0x04
   154fc:	95 81       	ldd	r25, Z+5	; 0x05
   154fe:	ac 01       	movw	r20, r24
   15500:	64 e0       	ldi	r22, 0x04	; 4
   15502:	80 e4       	ldi	r24, 0x40	; 64
   15504:	92 e0       	ldi	r25, 0x02	; 2
   15506:	f9 01       	movw	r30, r18
   15508:	19 95       	eicall
}
   1550a:	00 00       	nop
   1550c:	24 96       	adiw	r28, 0x04	; 4
   1550e:	cd bf       	out	0x3d, r28	; 61
   15510:	de bf       	out	0x3e, r29	; 62
   15512:	df 91       	pop	r29
   15514:	cf 91       	pop	r28
   15516:	ff 91       	pop	r31
   15518:	ef 91       	pop	r30
   1551a:	bf 91       	pop	r27
   1551c:	af 91       	pop	r26
   1551e:	9f 91       	pop	r25
   15520:	8f 91       	pop	r24
   15522:	7f 91       	pop	r23
   15524:	6f 91       	pop	r22
   15526:	5f 91       	pop	r21
   15528:	4f 91       	pop	r20
   1552a:	3f 91       	pop	r19
   1552c:	2f 91       	pop	r18
   1552e:	0f 90       	pop	r0
   15530:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15534:	0f 90       	pop	r0
   15536:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1553a:	0f 90       	pop	r0
   1553c:	1f 90       	pop	r1
   1553e:	18 95       	reti

00015540 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
   15540:	1f 92       	push	r1
   15542:	0f 92       	push	r0
   15544:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15548:	0f 92       	push	r0
   1554a:	11 24       	eor	r1, r1
   1554c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15550:	0f 92       	push	r0
   15552:	2f 93       	push	r18
   15554:	3f 93       	push	r19
   15556:	4f 93       	push	r20
   15558:	5f 93       	push	r21
   1555a:	6f 93       	push	r22
   1555c:	7f 93       	push	r23
   1555e:	8f 93       	push	r24
   15560:	9f 93       	push	r25
   15562:	af 93       	push	r26
   15564:	bf 93       	push	r27
   15566:	ef 93       	push	r30
   15568:	ff 93       	push	r31
   1556a:	cf 93       	push	r28
   1556c:	df 93       	push	r29
   1556e:	00 d0       	rcall	.+0      	; 0x15570 <__vector_42+0x30>
   15570:	1f 92       	push	r1
   15572:	cd b7       	in	r28, 0x3d	; 61
   15574:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
   15576:	20 91 bd 31 	lds	r18, 0x31BD	; 0x8031bd <adcb_callback>
   1557a:	30 91 be 31 	lds	r19, 0x31BE	; 0x8031be <adcb_callback+0x1>
   1557e:	80 e4       	ldi	r24, 0x40	; 64
   15580:	92 e0       	ldi	r25, 0x02	; 2
   15582:	89 83       	std	Y+1, r24	; 0x01
   15584:	9a 83       	std	Y+2, r25	; 0x02
   15586:	88 e0       	ldi	r24, 0x08	; 8
   15588:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   1558a:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   1558c:	8b 81       	ldd	r24, Y+3	; 0x03
   1558e:	88 2f       	mov	r24, r24
   15590:	90 e0       	ldi	r25, 0x00	; 0
   15592:	83 70       	andi	r24, 0x03	; 3
   15594:	99 27       	eor	r25, r25
   15596:	89 2b       	or	r24, r25
   15598:	39 f4       	brne	.+14     	; 0x155a8 <__vector_42+0x68>
		index += 2;
   1559a:	8c 81       	ldd	r24, Y+4	; 0x04
   1559c:	8e 5f       	subi	r24, 0xFE	; 254
   1559e:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   155a0:	8b 81       	ldd	r24, Y+3	; 0x03
   155a2:	86 95       	lsr	r24
   155a4:	86 95       	lsr	r24
   155a6:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   155a8:	8b 81       	ldd	r24, Y+3	; 0x03
   155aa:	88 2f       	mov	r24, r24
   155ac:	90 e0       	ldi	r25, 0x00	; 0
   155ae:	81 70       	andi	r24, 0x01	; 1
   155b0:	99 27       	eor	r25, r25
   155b2:	89 2b       	or	r24, r25
   155b4:	19 f4       	brne	.+6      	; 0x155bc <__vector_42+0x7c>
		index++;
   155b6:	8c 81       	ldd	r24, Y+4	; 0x04
   155b8:	8f 5f       	subi	r24, 0xFF	; 255
   155ba:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   155bc:	89 81       	ldd	r24, Y+1	; 0x01
   155be:	9a 81       	ldd	r25, Y+2	; 0x02
   155c0:	ac 01       	movw	r20, r24
   155c2:	40 5e       	subi	r20, 0xE0	; 224
   155c4:	5f 4f       	sbci	r21, 0xFF	; 255
   155c6:	8c 81       	ldd	r24, Y+4	; 0x04
   155c8:	88 2f       	mov	r24, r24
   155ca:	90 e0       	ldi	r25, 0x00	; 0
   155cc:	88 0f       	add	r24, r24
   155ce:	99 1f       	adc	r25, r25
   155d0:	88 0f       	add	r24, r24
   155d2:	99 1f       	adc	r25, r25
   155d4:	88 0f       	add	r24, r24
   155d6:	99 1f       	adc	r25, r25
   155d8:	84 0f       	add	r24, r20
   155da:	95 1f       	adc	r25, r21
   155dc:	fc 01       	movw	r30, r24
   155de:	84 81       	ldd	r24, Z+4	; 0x04
   155e0:	95 81       	ldd	r25, Z+5	; 0x05
   155e2:	ac 01       	movw	r20, r24
   155e4:	68 e0       	ldi	r22, 0x08	; 8
   155e6:	80 e4       	ldi	r24, 0x40	; 64
   155e8:	92 e0       	ldi	r25, 0x02	; 2
   155ea:	f9 01       	movw	r30, r18
   155ec:	19 95       	eicall
}
   155ee:	00 00       	nop
   155f0:	24 96       	adiw	r28, 0x04	; 4
   155f2:	cd bf       	out	0x3d, r28	; 61
   155f4:	de bf       	out	0x3e, r29	; 62
   155f6:	df 91       	pop	r29
   155f8:	cf 91       	pop	r28
   155fa:	ff 91       	pop	r31
   155fc:	ef 91       	pop	r30
   155fe:	bf 91       	pop	r27
   15600:	af 91       	pop	r26
   15602:	9f 91       	pop	r25
   15604:	8f 91       	pop	r24
   15606:	7f 91       	pop	r23
   15608:	6f 91       	pop	r22
   1560a:	5f 91       	pop	r21
   1560c:	4f 91       	pop	r20
   1560e:	3f 91       	pop	r19
   15610:	2f 91       	pop	r18
   15612:	0f 90       	pop	r0
   15614:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15618:	0f 90       	pop	r0
   1561a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1561e:	0f 90       	pop	r0
   15620:	1f 90       	pop	r1
   15622:	18 95       	reti

00015624 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
   15624:	cf 93       	push	r28
   15626:	df 93       	push	r29
   15628:	cd b7       	in	r28, 0x3d	; 61
   1562a:	de b7       	in	r29, 0x3e	; 62
   1562c:	28 97       	sbiw	r28, 0x08	; 8
   1562e:	cd bf       	out	0x3d, r28	; 61
   15630:	de bf       	out	0x3e, r29	; 62
   15632:	8d 83       	std	Y+5, r24	; 0x05
   15634:	9e 83       	std	Y+6, r25	; 0x06
   15636:	6f 83       	std	Y+7, r22	; 0x07
   15638:	78 87       	std	Y+8, r23	; 0x08
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   1563a:	8d 81       	ldd	r24, Y+5	; 0x05
   1563c:	9e 81       	ldd	r25, Y+6	; 0x06
   1563e:	81 15       	cp	r24, r1
   15640:	92 40       	sbci	r25, 0x02	; 2
   15642:	29 f4       	brne	.+10     	; 0x1564e <adc_write_configuration+0x2a>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
   15644:	80 e0       	ldi	r24, 0x00	; 0
   15646:	fd db       	rcall	.-2054   	; 0x14e42 <adc_get_calibration_data>
   15648:	89 83       	std	Y+1, r24	; 0x01
   1564a:	9a 83       	std	Y+2, r25	; 0x02
   1564c:	0a c0       	rjmp	.+20     	; 0x15662 <adc_write_configuration+0x3e>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   1564e:	8d 81       	ldd	r24, Y+5	; 0x05
   15650:	9e 81       	ldd	r25, Y+6	; 0x06
   15652:	80 34       	cpi	r24, 0x40	; 64
   15654:	92 40       	sbci	r25, 0x02	; 2
   15656:	09 f0       	breq	.+2      	; 0x1565a <adc_write_configuration+0x36>
		cal = adc_get_calibration_data(ADC_CAL_ADCB);
   15658:	56 c0       	rjmp	.+172    	; 0x15706 <adc_write_configuration+0xe2>
   1565a:	81 e0       	ldi	r24, 0x01	; 1
   1565c:	f2 db       	rcall	.-2076   	; 0x14e42 <adc_get_calibration_data>
	{
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
   1565e:	89 83       	std	Y+1, r24	; 0x01
   15660:	9a 83       	std	Y+2, r25	; 0x02
	adc_enable_clock(adc);
   15662:	be db       	rcall	.-2180   	; 0x14de0 <cpu_irq_save>
   15664:	8b 83       	std	Y+3, r24	; 0x03
   15666:	8d 81       	ldd	r24, Y+5	; 0x05
   15668:	9e 81       	ldd	r25, Y+6	; 0x06
	enable = adc->CTRLA & ADC_ENABLE_bm;
   1566a:	14 db       	rcall	.-2520   	; 0x14c94 <adc_enable_clock>
   1566c:	8d 81       	ldd	r24, Y+5	; 0x05
   1566e:	9e 81       	ldd	r25, Y+6	; 0x06
   15670:	fc 01       	movw	r30, r24
   15672:	80 81       	ld	r24, Z
   15674:	81 70       	andi	r24, 0x01	; 1

	adc->CTRLA = ADC_FLUSH_bm;
   15676:	8c 83       	std	Y+4, r24	; 0x04
   15678:	8d 81       	ldd	r24, Y+5	; 0x05
   1567a:	9e 81       	ldd	r25, Y+6	; 0x06
   1567c:	22 e0       	ldi	r18, 0x02	; 2
   1567e:	fc 01       	movw	r30, r24
	adc->CAL = cal;
   15680:	20 83       	st	Z, r18
   15682:	8d 81       	ldd	r24, Y+5	; 0x05
   15684:	9e 81       	ldd	r25, Y+6	; 0x06
   15686:	29 81       	ldd	r18, Y+1	; 0x01
   15688:	3a 81       	ldd	r19, Y+2	; 0x02
   1568a:	fc 01       	movw	r30, r24
   1568c:	24 87       	std	Z+12, r18	; 0x0c
	adc->CMP = conf->cmp;
   1568e:	35 87       	std	Z+13, r19	; 0x0d
   15690:	8f 81       	ldd	r24, Y+7	; 0x07
   15692:	98 85       	ldd	r25, Y+8	; 0x08
   15694:	fc 01       	movw	r30, r24
   15696:	25 81       	ldd	r18, Z+5	; 0x05
   15698:	36 81       	ldd	r19, Z+6	; 0x06
   1569a:	8d 81       	ldd	r24, Y+5	; 0x05
   1569c:	9e 81       	ldd	r25, Y+6	; 0x06
   1569e:	fc 01       	movw	r30, r24
   156a0:	20 8f       	std	Z+24, r18	; 0x18
	adc->REFCTRL = conf->refctrl;
   156a2:	31 8f       	std	Z+25, r19	; 0x19
   156a4:	8f 81       	ldd	r24, Y+7	; 0x07
   156a6:	98 85       	ldd	r25, Y+8	; 0x08
   156a8:	fc 01       	movw	r30, r24
   156aa:	22 81       	ldd	r18, Z+2	; 0x02
   156ac:	8d 81       	ldd	r24, Y+5	; 0x05
   156ae:	9e 81       	ldd	r25, Y+6	; 0x06
   156b0:	fc 01       	movw	r30, r24
	adc->PRESCALER = conf->prescaler;
   156b2:	22 83       	std	Z+2, r18	; 0x02
   156b4:	8f 81       	ldd	r24, Y+7	; 0x07
   156b6:	98 85       	ldd	r25, Y+8	; 0x08
   156b8:	fc 01       	movw	r30, r24
   156ba:	24 81       	ldd	r18, Z+4	; 0x04
   156bc:	8d 81       	ldd	r24, Y+5	; 0x05
   156be:	9e 81       	ldd	r25, Y+6	; 0x06
   156c0:	fc 01       	movw	r30, r24
	adc->EVCTRL = conf->evctrl;
   156c2:	24 83       	std	Z+4, r18	; 0x04
   156c4:	8f 81       	ldd	r24, Y+7	; 0x07
   156c6:	98 85       	ldd	r25, Y+8	; 0x08
   156c8:	fc 01       	movw	r30, r24
   156ca:	23 81       	ldd	r18, Z+3	; 0x03
   156cc:	8d 81       	ldd	r24, Y+5	; 0x05
   156ce:	9e 81       	ldd	r25, Y+6	; 0x06
   156d0:	fc 01       	movw	r30, r24
	adc->CTRLB = conf->ctrlb;
   156d2:	23 83       	std	Z+3, r18	; 0x03
   156d4:	8f 81       	ldd	r24, Y+7	; 0x07
   156d6:	98 85       	ldd	r25, Y+8	; 0x08
   156d8:	fc 01       	movw	r30, r24
   156da:	21 81       	ldd	r18, Z+1	; 0x01
   156dc:	8d 81       	ldd	r24, Y+5	; 0x05
   156de:	9e 81       	ldd	r25, Y+6	; 0x06
   156e0:	fc 01       	movw	r30, r24

	adc->CTRLA = enable | conf->ctrla;
   156e2:	21 83       	std	Z+1, r18	; 0x01
   156e4:	8f 81       	ldd	r24, Y+7	; 0x07
   156e6:	98 85       	ldd	r25, Y+8	; 0x08
   156e8:	fc 01       	movw	r30, r24
   156ea:	90 81       	ld	r25, Z
   156ec:	8c 81       	ldd	r24, Y+4	; 0x04
   156ee:	29 2f       	mov	r18, r25
   156f0:	28 2b       	or	r18, r24
   156f2:	8d 81       	ldd	r24, Y+5	; 0x05

	adc_disable_clock(adc);
   156f4:	9e 81       	ldd	r25, Y+6	; 0x06
   156f6:	fc 01       	movw	r30, r24
   156f8:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
   156fa:	8d 81       	ldd	r24, Y+5	; 0x05
   156fc:	9e 81       	ldd	r25, Y+6	; 0x06
   156fe:	fb da       	rcall	.-2570   	; 0x14cf6 <adc_disable_clock>
   15700:	8b 81       	ldd	r24, Y+3	; 0x03
	} else
#endif

	{
		Assert(0);
		return;
   15702:	7e db       	rcall	.-2308   	; 0x14e00 <cpu_irq_restore>
	adc->CTRLA = enable | conf->ctrla;

	adc_disable_clock(adc);

	cpu_irq_restore(flags);
}
   15704:	01 c0       	rjmp	.+2      	; 0x15708 <adc_write_configuration+0xe4>
   15706:	00 00       	nop
   15708:	28 96       	adiw	r28, 0x08	; 8
   1570a:	cd bf       	out	0x3d, r28	; 61
   1570c:	de bf       	out	0x3e, r29	; 62
   1570e:	df 91       	pop	r29
   15710:	cf 91       	pop	r28
   15712:	08 95       	ret

00015714 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
   15714:	cf 93       	push	r28
   15716:	df 93       	push	r29
   15718:	cd b7       	in	r28, 0x3d	; 61
   1571a:	de b7       	in	r29, 0x3e	; 62
   1571c:	25 97       	sbiw	r28, 0x05	; 5
   1571e:	cd bf       	out	0x3d, r28	; 61
   15720:	de bf       	out	0x3e, r29	; 62
   15722:	8a 83       	std	Y+2, r24	; 0x02
   15724:	9b 83       	std	Y+3, r25	; 0x03
   15726:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
   15728:	7d 83       	std	Y+5, r23	; 0x05
   1572a:	5a db       	rcall	.-2380   	; 0x14de0 <cpu_irq_save>

	adc_enable_clock(adc);
   1572c:	89 83       	std	Y+1, r24	; 0x01
   1572e:	8a 81       	ldd	r24, Y+2	; 0x02
   15730:	9b 81       	ldd	r25, Y+3	; 0x03

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
   15732:	b0 da       	rcall	.-2720   	; 0x14c94 <adc_enable_clock>
   15734:	8a 81       	ldd	r24, Y+2	; 0x02
   15736:	9b 81       	ldd	r25, Y+3	; 0x03
   15738:	fc 01       	movw	r30, r24
   1573a:	80 81       	ld	r24, Z
   1573c:	28 2f       	mov	r18, r24
   1573e:	20 7c       	andi	r18, 0xC0	; 192
   15740:	8c 81       	ldd	r24, Y+4	; 0x04
   15742:	9d 81       	ldd	r25, Y+5	; 0x05
   15744:	fc 01       	movw	r30, r24

	conf->cmp = adc->CMP;
   15746:	20 83       	st	Z, r18
   15748:	8a 81       	ldd	r24, Y+2	; 0x02
   1574a:	9b 81       	ldd	r25, Y+3	; 0x03
   1574c:	fc 01       	movw	r30, r24
   1574e:	20 8d       	ldd	r18, Z+24	; 0x18
   15750:	31 8d       	ldd	r19, Z+25	; 0x19
   15752:	8c 81       	ldd	r24, Y+4	; 0x04
   15754:	9d 81       	ldd	r25, Y+5	; 0x05
   15756:	fc 01       	movw	r30, r24
   15758:	25 83       	std	Z+5, r18	; 0x05
	conf->refctrl = adc->REFCTRL;
   1575a:	36 83       	std	Z+6, r19	; 0x06
   1575c:	8a 81       	ldd	r24, Y+2	; 0x02
   1575e:	9b 81       	ldd	r25, Y+3	; 0x03
   15760:	fc 01       	movw	r30, r24
   15762:	22 81       	ldd	r18, Z+2	; 0x02
   15764:	8c 81       	ldd	r24, Y+4	; 0x04
   15766:	9d 81       	ldd	r25, Y+5	; 0x05
   15768:	fc 01       	movw	r30, r24
	conf->prescaler = adc->PRESCALER;
   1576a:	22 83       	std	Z+2, r18	; 0x02
   1576c:	8a 81       	ldd	r24, Y+2	; 0x02
   1576e:	9b 81       	ldd	r25, Y+3	; 0x03
   15770:	fc 01       	movw	r30, r24
   15772:	24 81       	ldd	r18, Z+4	; 0x04
   15774:	8c 81       	ldd	r24, Y+4	; 0x04
   15776:	9d 81       	ldd	r25, Y+5	; 0x05
   15778:	fc 01       	movw	r30, r24
	conf->evctrl = adc->EVCTRL;
   1577a:	24 83       	std	Z+4, r18	; 0x04
   1577c:	8a 81       	ldd	r24, Y+2	; 0x02
   1577e:	9b 81       	ldd	r25, Y+3	; 0x03
   15780:	fc 01       	movw	r30, r24
   15782:	23 81       	ldd	r18, Z+3	; 0x03
   15784:	8c 81       	ldd	r24, Y+4	; 0x04
   15786:	9d 81       	ldd	r25, Y+5	; 0x05
   15788:	fc 01       	movw	r30, r24
	conf->ctrlb = adc->CTRLB;
   1578a:	23 83       	std	Z+3, r18	; 0x03
   1578c:	8a 81       	ldd	r24, Y+2	; 0x02
   1578e:	9b 81       	ldd	r25, Y+3	; 0x03
   15790:	fc 01       	movw	r30, r24
   15792:	21 81       	ldd	r18, Z+1	; 0x01
   15794:	8c 81       	ldd	r24, Y+4	; 0x04
   15796:	9d 81       	ldd	r25, Y+5	; 0x05

	adc_disable_clock(adc);
   15798:	fc 01       	movw	r30, r24
   1579a:	21 83       	std	Z+1, r18	; 0x01

	cpu_irq_restore(flags);
   1579c:	8a 81       	ldd	r24, Y+2	; 0x02
   1579e:	9b 81       	ldd	r25, Y+3	; 0x03
   157a0:	aa da       	rcall	.-2732   	; 0x14cf6 <adc_disable_clock>
}
   157a2:	89 81       	ldd	r24, Y+1	; 0x01
   157a4:	2d db       	rcall	.-2470   	; 0x14e00 <cpu_irq_restore>
   157a6:	00 00       	nop
   157a8:	25 96       	adiw	r28, 0x05	; 5
   157aa:	cd bf       	out	0x3d, r28	; 61
   157ac:	de bf       	out	0x3e, r29	; 62
   157ae:	df 91       	pop	r29
   157b0:	cf 91       	pop	r28
   157b2:	08 95       	ret

000157b4 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
   157b4:	cf 93       	push	r28
   157b6:	df 93       	push	r29
   157b8:	cd b7       	in	r28, 0x3d	; 61
   157ba:	de b7       	in	r29, 0x3e	; 62
   157bc:	2c 97       	sbiw	r28, 0x0c	; 12
   157be:	cd bf       	out	0x3d, r28	; 61
   157c0:	de bf       	out	0x3e, r29	; 62
   157c2:	88 87       	std	Y+8, r24	; 0x08
   157c4:	99 87       	std	Y+9, r25	; 0x09
   157c6:	6a 87       	std	Y+10, r22	; 0x0a
   157c8:	4b 87       	std	Y+11, r20	; 0x0b
   157ca:	5c 87       	std	Y+12, r21	; 0x0c
   157cc:	88 85       	ldd	r24, Y+8	; 0x08
   157ce:	99 85       	ldd	r25, Y+9	; 0x09
   157d0:	8c 83       	std	Y+4, r24	; 0x04
   157d2:	9d 83       	std	Y+5, r25	; 0x05
   157d4:	8a 85       	ldd	r24, Y+10	; 0x0a
   157d6:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   157d8:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   157da:	8e 81       	ldd	r24, Y+6	; 0x06
   157dc:	88 2f       	mov	r24, r24
   157de:	90 e0       	ldi	r25, 0x00	; 0
   157e0:	83 70       	andi	r24, 0x03	; 3
   157e2:	99 27       	eor	r25, r25
   157e4:	89 2b       	or	r24, r25
   157e6:	39 f4       	brne	.+14     	; 0x157f6 <adcch_write_configuration+0x42>
		index += 2;
   157e8:	8f 81       	ldd	r24, Y+7	; 0x07
   157ea:	8e 5f       	subi	r24, 0xFE	; 254
   157ec:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   157ee:	8e 81       	ldd	r24, Y+6	; 0x06
   157f0:	86 95       	lsr	r24
   157f2:	86 95       	lsr	r24
   157f4:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   157f6:	8e 81       	ldd	r24, Y+6	; 0x06
   157f8:	88 2f       	mov	r24, r24
   157fa:	90 e0       	ldi	r25, 0x00	; 0
   157fc:	81 70       	andi	r24, 0x01	; 1
   157fe:	99 27       	eor	r25, r25
   15800:	89 2b       	or	r24, r25
   15802:	19 f4       	brne	.+6      	; 0x1580a <adcch_write_configuration+0x56>
		index++;
   15804:	8f 81       	ldd	r24, Y+7	; 0x07
   15806:	8f 5f       	subi	r24, 0xFF	; 255
   15808:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   1580a:	8c 81       	ldd	r24, Y+4	; 0x04
   1580c:	9d 81       	ldd	r25, Y+5	; 0x05
   1580e:	9c 01       	movw	r18, r24
   15810:	20 5e       	subi	r18, 0xE0	; 224
   15812:	3f 4f       	sbci	r19, 0xFF	; 255
   15814:	8f 81       	ldd	r24, Y+7	; 0x07
   15816:	88 2f       	mov	r24, r24
   15818:	90 e0       	ldi	r25, 0x00	; 0
   1581a:	88 0f       	add	r24, r24
   1581c:	99 1f       	adc	r25, r25
   1581e:	88 0f       	add	r24, r24
   15820:	99 1f       	adc	r25, r25
   15822:	88 0f       	add	r24, r24
   15824:	99 1f       	adc	r25, r25
   15826:	82 0f       	add	r24, r18
   15828:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   1582a:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
   1582c:	9a 83       	std	Y+2, r25	; 0x02
   1582e:	d8 da       	rcall	.-2640   	; 0x14de0 <cpu_irq_save>
			return;
		}
	}
#endif

	adc_enable_clock(adc);
   15830:	8b 83       	std	Y+3, r24	; 0x03
   15832:	88 85       	ldd	r24, Y+8	; 0x08
   15834:	99 85       	ldd	r25, Y+9	; 0x09
	adc_ch->CTRL = ch_conf->ctrl;
   15836:	2e da       	rcall	.-2980   	; 0x14c94 <adc_enable_clock>
   15838:	8b 85       	ldd	r24, Y+11	; 0x0b
   1583a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1583c:	fc 01       	movw	r30, r24
   1583e:	20 81       	ld	r18, Z
   15840:	89 81       	ldd	r24, Y+1	; 0x01
   15842:	9a 81       	ldd	r25, Y+2	; 0x02
   15844:	fc 01       	movw	r30, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
   15846:	20 83       	st	Z, r18
   15848:	8b 85       	ldd	r24, Y+11	; 0x0b
   1584a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1584c:	fc 01       	movw	r30, r24
   1584e:	22 81       	ldd	r18, Z+2	; 0x02
   15850:	89 81       	ldd	r24, Y+1	; 0x01
   15852:	9a 81       	ldd	r25, Y+2	; 0x02
   15854:	fc 01       	movw	r30, r24
	adc_ch->MUXCTRL = ch_conf->muxctrl;
   15856:	22 83       	std	Z+2, r18	; 0x02
   15858:	8b 85       	ldd	r24, Y+11	; 0x0b
   1585a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1585c:	fc 01       	movw	r30, r24
   1585e:	21 81       	ldd	r18, Z+1	; 0x01
   15860:	89 81       	ldd	r24, Y+1	; 0x01
   15862:	9a 81       	ldd	r25, Y+2	; 0x02
   15864:	fc 01       	movw	r30, r24
	if (ch_mask & ADC_CH0) {
   15866:	21 83       	std	Z+1, r18	; 0x01
   15868:	8a 85       	ldd	r24, Y+10	; 0x0a
   1586a:	88 2f       	mov	r24, r24
   1586c:	90 e0       	ldi	r25, 0x00	; 0
   1586e:	81 70       	andi	r24, 0x01	; 1
   15870:	99 27       	eor	r25, r25
   15872:	89 2b       	or	r24, r25
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
   15874:	41 f0       	breq	.+16     	; 0x15886 <adcch_write_configuration+0xd2>
   15876:	8b 85       	ldd	r24, Y+11	; 0x0b
   15878:	9c 85       	ldd	r25, Y+12	; 0x0c
   1587a:	fc 01       	movw	r30, r24
   1587c:	23 81       	ldd	r18, Z+3	; 0x03
   1587e:	89 81       	ldd	r24, Y+1	; 0x01
   15880:	9a 81       	ldd	r25, Y+2	; 0x02
	}
	adc_disable_clock(adc);
   15882:	fc 01       	movw	r30, r24
   15884:	26 83       	std	Z+6, r18	; 0x06

	cpu_irq_restore(flags);
   15886:	88 85       	ldd	r24, Y+8	; 0x08
   15888:	99 85       	ldd	r25, Y+9	; 0x09
   1588a:	35 da       	rcall	.-2966   	; 0x14cf6 <adc_disable_clock>
}
   1588c:	8b 81       	ldd	r24, Y+3	; 0x03
   1588e:	b8 da       	rcall	.-2704   	; 0x14e00 <cpu_irq_restore>
   15890:	00 00       	nop
   15892:	2c 96       	adiw	r28, 0x0c	; 12
   15894:	cd bf       	out	0x3d, r28	; 61
   15896:	de bf       	out	0x3e, r29	; 62
   15898:	df 91       	pop	r29
   1589a:	cf 91       	pop	r28
   1589c:	08 95       	ret

0001589e <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
   1589e:	cf 93       	push	r28
   158a0:	df 93       	push	r29
   158a2:	cd b7       	in	r28, 0x3d	; 61
   158a4:	de b7       	in	r29, 0x3e	; 62
   158a6:	2c 97       	sbiw	r28, 0x0c	; 12
   158a8:	cd bf       	out	0x3d, r28	; 61
   158aa:	de bf       	out	0x3e, r29	; 62
   158ac:	88 87       	std	Y+8, r24	; 0x08
   158ae:	99 87       	std	Y+9, r25	; 0x09
   158b0:	6a 87       	std	Y+10, r22	; 0x0a
   158b2:	4b 87       	std	Y+11, r20	; 0x0b
   158b4:	5c 87       	std	Y+12, r21	; 0x0c
   158b6:	88 85       	ldd	r24, Y+8	; 0x08
   158b8:	99 85       	ldd	r25, Y+9	; 0x09
   158ba:	8c 83       	std	Y+4, r24	; 0x04
   158bc:	9d 83       	std	Y+5, r25	; 0x05
   158be:	8a 85       	ldd	r24, Y+10	; 0x0a
   158c0:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   158c2:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   158c4:	8e 81       	ldd	r24, Y+6	; 0x06
   158c6:	88 2f       	mov	r24, r24
   158c8:	90 e0       	ldi	r25, 0x00	; 0
   158ca:	83 70       	andi	r24, 0x03	; 3
   158cc:	99 27       	eor	r25, r25
   158ce:	89 2b       	or	r24, r25
   158d0:	39 f4       	brne	.+14     	; 0x158e0 <adcch_read_configuration+0x42>
		index += 2;
   158d2:	8f 81       	ldd	r24, Y+7	; 0x07
   158d4:	8e 5f       	subi	r24, 0xFE	; 254
   158d6:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   158d8:	8e 81       	ldd	r24, Y+6	; 0x06
   158da:	86 95       	lsr	r24
   158dc:	86 95       	lsr	r24
   158de:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   158e0:	8e 81       	ldd	r24, Y+6	; 0x06
   158e2:	88 2f       	mov	r24, r24
   158e4:	90 e0       	ldi	r25, 0x00	; 0
   158e6:	81 70       	andi	r24, 0x01	; 1
   158e8:	99 27       	eor	r25, r25
   158ea:	89 2b       	or	r24, r25
   158ec:	19 f4       	brne	.+6      	; 0x158f4 <adcch_read_configuration+0x56>
		index++;
   158ee:	8f 81       	ldd	r24, Y+7	; 0x07
   158f0:	8f 5f       	subi	r24, 0xFF	; 255
   158f2:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   158f4:	8c 81       	ldd	r24, Y+4	; 0x04
   158f6:	9d 81       	ldd	r25, Y+5	; 0x05
   158f8:	9c 01       	movw	r18, r24
   158fa:	20 5e       	subi	r18, 0xE0	; 224
   158fc:	3f 4f       	sbci	r19, 0xFF	; 255
   158fe:	8f 81       	ldd	r24, Y+7	; 0x07
   15900:	88 2f       	mov	r24, r24
   15902:	90 e0       	ldi	r25, 0x00	; 0
   15904:	88 0f       	add	r24, r24
   15906:	99 1f       	adc	r25, r25
   15908:	88 0f       	add	r24, r24
   1590a:	99 1f       	adc	r25, r25
   1590c:	88 0f       	add	r24, r24
   1590e:	99 1f       	adc	r25, r25
   15910:	82 0f       	add	r24, r18
   15912:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   15914:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
   15916:	9a 83       	std	Y+2, r25	; 0x02
   15918:	63 da       	rcall	.-2874   	; 0x14de0 <cpu_irq_save>

	adc_enable_clock(adc);
   1591a:	8b 83       	std	Y+3, r24	; 0x03
   1591c:	88 85       	ldd	r24, Y+8	; 0x08
   1591e:	99 85       	ldd	r25, Y+9	; 0x09
	ch_conf->ctrl = adc_ch->CTRL;
   15920:	b9 d9       	rcall	.-3214   	; 0x14c94 <adc_enable_clock>
   15922:	89 81       	ldd	r24, Y+1	; 0x01
   15924:	9a 81       	ldd	r25, Y+2	; 0x02
   15926:	fc 01       	movw	r30, r24
   15928:	20 81       	ld	r18, Z
   1592a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1592c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1592e:	fc 01       	movw	r30, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
   15930:	20 83       	st	Z, r18
   15932:	89 81       	ldd	r24, Y+1	; 0x01
   15934:	9a 81       	ldd	r25, Y+2	; 0x02
   15936:	fc 01       	movw	r30, r24
   15938:	22 81       	ldd	r18, Z+2	; 0x02
   1593a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1593c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1593e:	fc 01       	movw	r30, r24
	ch_conf->muxctrl = adc_ch->MUXCTRL;
   15940:	22 83       	std	Z+2, r18	; 0x02
   15942:	89 81       	ldd	r24, Y+1	; 0x01
   15944:	9a 81       	ldd	r25, Y+2	; 0x02
   15946:	fc 01       	movw	r30, r24
   15948:	21 81       	ldd	r18, Z+1	; 0x01
   1594a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1594c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1594e:	fc 01       	movw	r30, r24
	if (ch_mask & ADC_CH0) {
   15950:	21 83       	std	Z+1, r18	; 0x01
   15952:	8a 85       	ldd	r24, Y+10	; 0x0a
   15954:	88 2f       	mov	r24, r24
   15956:	90 e0       	ldi	r25, 0x00	; 0
   15958:	81 70       	andi	r24, 0x01	; 1
   1595a:	99 27       	eor	r25, r25
   1595c:	89 2b       	or	r24, r25
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
   1595e:	41 f0       	breq	.+16     	; 0x15970 <adcch_read_configuration+0xd2>
   15960:	89 81       	ldd	r24, Y+1	; 0x01
   15962:	9a 81       	ldd	r25, Y+2	; 0x02
   15964:	fc 01       	movw	r30, r24
   15966:	26 81       	ldd	r18, Z+6	; 0x06
   15968:	8b 85       	ldd	r24, Y+11	; 0x0b
   1596a:	9c 85       	ldd	r25, Y+12	; 0x0c
	}
	adc_disable_clock(adc);
   1596c:	fc 01       	movw	r30, r24
   1596e:	23 83       	std	Z+3, r18	; 0x03

	cpu_irq_restore(flags);
   15970:	88 85       	ldd	r24, Y+8	; 0x08
   15972:	99 85       	ldd	r25, Y+9	; 0x09
   15974:	c0 d9       	rcall	.-3200   	; 0x14cf6 <adc_disable_clock>
}
   15976:	8b 81       	ldd	r24, Y+3	; 0x03
   15978:	43 da       	rcall	.-2938   	; 0x14e00 <cpu_irq_restore>
   1597a:	00 00       	nop
   1597c:	2c 96       	adiw	r28, 0x0c	; 12
   1597e:	cd bf       	out	0x3d, r28	; 61
   15980:	de bf       	out	0x3e, r29	; 62
   15982:	df 91       	pop	r29
   15984:	cf 91       	pop	r28
   15986:	08 95       	ret

00015988 <cpu_irq_save>:
   15988:	cf 93       	push	r28
   1598a:	df 93       	push	r29
   1598c:	1f 92       	push	r1
   1598e:	cd b7       	in	r28, 0x3d	; 61
   15990:	de b7       	in	r29, 0x3e	; 62
   15992:	8f e3       	ldi	r24, 0x3F	; 63
   15994:	90 e0       	ldi	r25, 0x00	; 0
   15996:	fc 01       	movw	r30, r24
   15998:	80 81       	ld	r24, Z
   1599a:	89 83       	std	Y+1, r24	; 0x01
   1599c:	f8 94       	cli
   1599e:	89 81       	ldd	r24, Y+1	; 0x01
   159a0:	0f 90       	pop	r0
   159a2:	df 91       	pop	r29
   159a4:	cf 91       	pop	r28
   159a6:	08 95       	ret

000159a8 <cpu_irq_restore>:
   159a8:	cf 93       	push	r28
   159aa:	df 93       	push	r29
   159ac:	1f 92       	push	r1
   159ae:	cd b7       	in	r28, 0x3d	; 61
   159b0:	de b7       	in	r29, 0x3e	; 62
   159b2:	89 83       	std	Y+1, r24	; 0x01
   159b4:	8f e3       	ldi	r24, 0x3F	; 63
   159b6:	90 e0       	ldi	r25, 0x00	; 0
   159b8:	29 81       	ldd	r18, Y+1	; 0x01
   159ba:	fc 01       	movw	r30, r24
   159bc:	20 83       	st	Z, r18
   159be:	00 00       	nop
   159c0:	0f 90       	pop	r0
   159c2:	df 91       	pop	r29
   159c4:	cf 91       	pop	r28
   159c6:	08 95       	ret

000159c8 <nvm_read_production_signature_row>:
   159c8:	cf 93       	push	r28
   159ca:	df 93       	push	r29
   159cc:	1f 92       	push	r1
   159ce:	cd b7       	in	r28, 0x3d	; 61
   159d0:	de b7       	in	r29, 0x3e	; 62
   159d2:	89 83       	std	Y+1, r24	; 0x01
   159d4:	89 81       	ldd	r24, Y+1	; 0x01
   159d6:	88 2f       	mov	r24, r24
   159d8:	90 e0       	ldi	r25, 0x00	; 0
   159da:	bc 01       	movw	r22, r24
   159dc:	82 e0       	ldi	r24, 0x02	; 2
   159de:	0f 94 ef 26 	call	0x24dde	; 0x24dde <nvm_read_byte>
   159e2:	0f 90       	pop	r0
   159e4:	df 91       	pop	r29
   159e6:	cf 91       	pop	r28
   159e8:	08 95       	ret

000159ea <sleepmgr_lock_mode>:
   159ea:	cf 93       	push	r28
   159ec:	df 93       	push	r29
   159ee:	1f 92       	push	r1
   159f0:	1f 92       	push	r1
   159f2:	cd b7       	in	r28, 0x3d	; 61
   159f4:	de b7       	in	r29, 0x3e	; 62
   159f6:	8a 83       	std	Y+2, r24	; 0x02
   159f8:	8a 81       	ldd	r24, Y+2	; 0x02
   159fa:	88 2f       	mov	r24, r24
   159fc:	90 e0       	ldi	r25, 0x00	; 0
   159fe:	89 52       	subi	r24, 0x29	; 41
   15a00:	9e 4c       	sbci	r25, 0xCE	; 206
   15a02:	fc 01       	movw	r30, r24
   15a04:	80 81       	ld	r24, Z
   15a06:	8f 3f       	cpi	r24, 0xFF	; 255
   15a08:	09 f4       	brne	.+2      	; 0x15a0c <sleepmgr_lock_mode+0x22>
   15a0a:	ff cf       	rjmp	.-2      	; 0x15a0a <sleepmgr_lock_mode+0x20>
   15a0c:	bd df       	rcall	.-134    	; 0x15988 <cpu_irq_save>
   15a0e:	89 83       	std	Y+1, r24	; 0x01
   15a10:	8a 81       	ldd	r24, Y+2	; 0x02
   15a12:	88 2f       	mov	r24, r24
   15a14:	90 e0       	ldi	r25, 0x00	; 0
   15a16:	9c 01       	movw	r18, r24
   15a18:	29 52       	subi	r18, 0x29	; 41
   15a1a:	3e 4c       	sbci	r19, 0xCE	; 206
   15a1c:	f9 01       	movw	r30, r18
   15a1e:	20 81       	ld	r18, Z
   15a20:	2f 5f       	subi	r18, 0xFF	; 255
   15a22:	89 52       	subi	r24, 0x29	; 41
   15a24:	9e 4c       	sbci	r25, 0xCE	; 206
   15a26:	fc 01       	movw	r30, r24
   15a28:	20 83       	st	Z, r18
   15a2a:	89 81       	ldd	r24, Y+1	; 0x01
   15a2c:	bd df       	rcall	.-134    	; 0x159a8 <cpu_irq_restore>
   15a2e:	00 00       	nop
   15a30:	0f 90       	pop	r0
   15a32:	0f 90       	pop	r0
   15a34:	df 91       	pop	r29
   15a36:	cf 91       	pop	r28
   15a38:	08 95       	ret

00015a3a <sleepmgr_unlock_mode>:
   15a3a:	cf 93       	push	r28
   15a3c:	df 93       	push	r29
   15a3e:	1f 92       	push	r1
   15a40:	1f 92       	push	r1
   15a42:	cd b7       	in	r28, 0x3d	; 61
   15a44:	de b7       	in	r29, 0x3e	; 62
   15a46:	8a 83       	std	Y+2, r24	; 0x02
   15a48:	8a 81       	ldd	r24, Y+2	; 0x02
   15a4a:	88 2f       	mov	r24, r24
   15a4c:	90 e0       	ldi	r25, 0x00	; 0
   15a4e:	89 52       	subi	r24, 0x29	; 41
   15a50:	9e 4c       	sbci	r25, 0xCE	; 206
   15a52:	fc 01       	movw	r30, r24
   15a54:	80 81       	ld	r24, Z
   15a56:	88 23       	and	r24, r24
   15a58:	09 f4       	brne	.+2      	; 0x15a5c <sleepmgr_unlock_mode+0x22>
   15a5a:	ff cf       	rjmp	.-2      	; 0x15a5a <sleepmgr_unlock_mode+0x20>
   15a5c:	95 df       	rcall	.-214    	; 0x15988 <cpu_irq_save>
   15a5e:	89 83       	std	Y+1, r24	; 0x01
   15a60:	8a 81       	ldd	r24, Y+2	; 0x02
   15a62:	88 2f       	mov	r24, r24
   15a64:	90 e0       	ldi	r25, 0x00	; 0
   15a66:	9c 01       	movw	r18, r24
   15a68:	29 52       	subi	r18, 0x29	; 41
   15a6a:	3e 4c       	sbci	r19, 0xCE	; 206
   15a6c:	f9 01       	movw	r30, r18
   15a6e:	20 81       	ld	r18, Z
   15a70:	21 50       	subi	r18, 0x01	; 1
   15a72:	89 52       	subi	r24, 0x29	; 41
   15a74:	9e 4c       	sbci	r25, 0xCE	; 206
   15a76:	fc 01       	movw	r30, r24
   15a78:	20 83       	st	Z, r18
   15a7a:	89 81       	ldd	r24, Y+1	; 0x01
   15a7c:	95 df       	rcall	.-214    	; 0x159a8 <cpu_irq_restore>
   15a7e:	00 00       	nop
   15a80:	0f 90       	pop	r0
   15a82:	0f 90       	pop	r0
   15a84:	df 91       	pop	r29
   15a86:	cf 91       	pop	r28
   15a88:	08 95       	ret

00015a8a <dac_enable_clock>:
   15a8a:	cf 93       	push	r28
   15a8c:	df 93       	push	r29
   15a8e:	1f 92       	push	r1
   15a90:	1f 92       	push	r1
   15a92:	cd b7       	in	r28, 0x3d	; 61
   15a94:	de b7       	in	r29, 0x3e	; 62
   15a96:	89 83       	std	Y+1, r24	; 0x01
   15a98:	9a 83       	std	Y+2, r25	; 0x02
   15a9a:	89 81       	ldd	r24, Y+1	; 0x01
   15a9c:	9a 81       	ldd	r25, Y+2	; 0x02
   15a9e:	80 32       	cpi	r24, 0x20	; 32
   15aa0:	93 40       	sbci	r25, 0x03	; 3
   15aa2:	69 f4       	brne	.+26     	; 0x15abe <dac_enable_clock+0x34>
   15aa4:	80 91 37 24 	lds	r24, 0x2437	; 0x802437 <dacb_enable_count>
   15aa8:	91 e0       	ldi	r25, 0x01	; 1
   15aaa:	98 0f       	add	r25, r24
   15aac:	90 93 37 24 	sts	0x2437, r25	; 0x802437 <dacb_enable_count>
   15ab0:	88 23       	and	r24, r24
   15ab2:	31 f4       	brne	.+12     	; 0x15ac0 <dac_enable_clock+0x36>
   15ab4:	64 e0       	ldi	r22, 0x04	; 4
   15ab6:	82 e0       	ldi	r24, 0x02	; 2
   15ab8:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   15abc:	01 c0       	rjmp	.+2      	; 0x15ac0 <dac_enable_clock+0x36>
   15abe:	00 00       	nop
   15ac0:	0f 90       	pop	r0
   15ac2:	0f 90       	pop	r0
   15ac4:	df 91       	pop	r29
   15ac6:	cf 91       	pop	r28
   15ac8:	08 95       	ret

00015aca <dac_disable_clock>:
   15aca:	cf 93       	push	r28
   15acc:	df 93       	push	r29
   15ace:	1f 92       	push	r1
   15ad0:	1f 92       	push	r1
   15ad2:	cd b7       	in	r28, 0x3d	; 61
   15ad4:	de b7       	in	r29, 0x3e	; 62
   15ad6:	89 83       	std	Y+1, r24	; 0x01
   15ad8:	9a 83       	std	Y+2, r25	; 0x02
   15ada:	89 81       	ldd	r24, Y+1	; 0x01
   15adc:	9a 81       	ldd	r25, Y+2	; 0x02
   15ade:	80 32       	cpi	r24, 0x20	; 32
   15ae0:	93 40       	sbci	r25, 0x03	; 3
   15ae2:	71 f4       	brne	.+28     	; 0x15b00 <dac_disable_clock+0x36>
   15ae4:	80 91 37 24 	lds	r24, 0x2437	; 0x802437 <dacb_enable_count>
   15ae8:	81 50       	subi	r24, 0x01	; 1
   15aea:	80 93 37 24 	sts	0x2437, r24	; 0x802437 <dacb_enable_count>
   15aee:	80 91 37 24 	lds	r24, 0x2437	; 0x802437 <dacb_enable_count>
   15af2:	88 23       	and	r24, r24
   15af4:	31 f4       	brne	.+12     	; 0x15b02 <dac_disable_clock+0x38>
   15af6:	64 e0       	ldi	r22, 0x04	; 4
   15af8:	82 e0       	ldi	r24, 0x02	; 2
   15afa:	0f 94 7a 12 	call	0x224f4	; 0x224f4 <sysclk_disable_module>
   15afe:	01 c0       	rjmp	.+2      	; 0x15b02 <dac_disable_clock+0x38>
   15b00:	00 00       	nop
   15b02:	0f 90       	pop	r0
   15b04:	0f 90       	pop	r0
   15b06:	df 91       	pop	r29
   15b08:	cf 91       	pop	r28
   15b0a:	08 95       	ret

00015b0c <dac_enable>:
   15b0c:	cf 93       	push	r28
   15b0e:	df 93       	push	r29
   15b10:	00 d0       	rcall	.+0      	; 0x15b12 <dac_enable+0x6>
   15b12:	cd b7       	in	r28, 0x3d	; 61
   15b14:	de b7       	in	r29, 0x3e	; 62
   15b16:	8a 83       	std	Y+2, r24	; 0x02
   15b18:	9b 83       	std	Y+3, r25	; 0x03
   15b1a:	36 df       	rcall	.-404    	; 0x15988 <cpu_irq_save>
   15b1c:	89 83       	std	Y+1, r24	; 0x01
   15b1e:	81 e0       	ldi	r24, 0x01	; 1
   15b20:	64 df       	rcall	.-312    	; 0x159ea <sleepmgr_lock_mode>
   15b22:	8a 81       	ldd	r24, Y+2	; 0x02
   15b24:	9b 81       	ldd	r25, Y+3	; 0x03
   15b26:	b1 df       	rcall	.-158    	; 0x15a8a <dac_enable_clock>
   15b28:	8a 81       	ldd	r24, Y+2	; 0x02
   15b2a:	9b 81       	ldd	r25, Y+3	; 0x03
   15b2c:	fc 01       	movw	r30, r24
   15b2e:	80 81       	ld	r24, Z
   15b30:	28 2f       	mov	r18, r24
   15b32:	21 60       	ori	r18, 0x01	; 1
   15b34:	8a 81       	ldd	r24, Y+2	; 0x02
   15b36:	9b 81       	ldd	r25, Y+3	; 0x03
   15b38:	fc 01       	movw	r30, r24
   15b3a:	20 83       	st	Z, r18
   15b3c:	89 81       	ldd	r24, Y+1	; 0x01
   15b3e:	34 df       	rcall	.-408    	; 0x159a8 <cpu_irq_restore>
   15b40:	00 00       	nop
   15b42:	23 96       	adiw	r28, 0x03	; 3
   15b44:	cd bf       	out	0x3d, r28	; 61
   15b46:	de bf       	out	0x3e, r29	; 62
   15b48:	df 91       	pop	r29
   15b4a:	cf 91       	pop	r28
   15b4c:	08 95       	ret

00015b4e <dac_disable>:
   15b4e:	cf 93       	push	r28
   15b50:	df 93       	push	r29
   15b52:	00 d0       	rcall	.+0      	; 0x15b54 <dac_disable+0x6>
   15b54:	cd b7       	in	r28, 0x3d	; 61
   15b56:	de b7       	in	r29, 0x3e	; 62
   15b58:	8a 83       	std	Y+2, r24	; 0x02
   15b5a:	9b 83       	std	Y+3, r25	; 0x03
   15b5c:	15 df       	rcall	.-470    	; 0x15988 <cpu_irq_save>
   15b5e:	89 83       	std	Y+1, r24	; 0x01
   15b60:	8a 81       	ldd	r24, Y+2	; 0x02
   15b62:	9b 81       	ldd	r25, Y+3	; 0x03
   15b64:	fc 01       	movw	r30, r24
   15b66:	80 81       	ld	r24, Z
   15b68:	28 2f       	mov	r18, r24
   15b6a:	2e 7f       	andi	r18, 0xFE	; 254
   15b6c:	8a 81       	ldd	r24, Y+2	; 0x02
   15b6e:	9b 81       	ldd	r25, Y+3	; 0x03
   15b70:	fc 01       	movw	r30, r24
   15b72:	20 83       	st	Z, r18
   15b74:	8a 81       	ldd	r24, Y+2	; 0x02
   15b76:	9b 81       	ldd	r25, Y+3	; 0x03
   15b78:	a8 df       	rcall	.-176    	; 0x15aca <dac_disable_clock>
   15b7a:	81 e0       	ldi	r24, 0x01	; 1
   15b7c:	5e df       	rcall	.-324    	; 0x15a3a <sleepmgr_unlock_mode>
   15b7e:	89 81       	ldd	r24, Y+1	; 0x01
   15b80:	13 df       	rcall	.-474    	; 0x159a8 <cpu_irq_restore>
   15b82:	00 00       	nop
   15b84:	23 96       	adiw	r28, 0x03	; 3
   15b86:	cd bf       	out	0x3d, r28	; 61
   15b88:	de bf       	out	0x3e, r29	; 62
   15b8a:	df 91       	pop	r29
   15b8c:	cf 91       	pop	r28
   15b8e:	08 95       	ret

00015b90 <dac_write_configuration>:
   15b90:	cf 93       	push	r28
   15b92:	df 93       	push	r29
   15b94:	cd b7       	in	r28, 0x3d	; 61
   15b96:	de b7       	in	r29, 0x3e	; 62
   15b98:	2e 97       	sbiw	r28, 0x0e	; 14
   15b9a:	cd bf       	out	0x3d, r28	; 61
   15b9c:	de bf       	out	0x3e, r29	; 62
   15b9e:	8b 87       	std	Y+11, r24	; 0x0b
   15ba0:	9c 87       	std	Y+12, r25	; 0x0c
   15ba2:	6d 87       	std	Y+13, r22	; 0x0d
   15ba4:	7e 87       	std	Y+14, r23	; 0x0e
   15ba6:	8b 85       	ldd	r24, Y+11	; 0x0b
   15ba8:	9c 85       	ldd	r25, Y+12	; 0x0c
   15baa:	80 32       	cpi	r24, 0x20	; 32
   15bac:	93 40       	sbci	r25, 0x03	; 3
   15bae:	09 f0       	breq	.+2      	; 0x15bb2 <dac_write_configuration+0x22>
   15bb0:	60 c0       	rjmp	.+192    	; 0x15c72 <dac_write_configuration+0xe2>
   15bb2:	83 e3       	ldi	r24, 0x33	; 51
   15bb4:	8a 83       	std	Y+2, r24	; 0x02
   15bb6:	8a 81       	ldd	r24, Y+2	; 0x02
   15bb8:	07 df       	rcall	.-498    	; 0x159c8 <nvm_read_production_signature_row>
   15bba:	89 83       	std	Y+1, r24	; 0x01
   15bbc:	82 e3       	ldi	r24, 0x32	; 50
   15bbe:	8c 83       	std	Y+4, r24	; 0x04
   15bc0:	8c 81       	ldd	r24, Y+4	; 0x04
   15bc2:	02 df       	rcall	.-508    	; 0x159c8 <nvm_read_production_signature_row>
   15bc4:	8b 83       	std	Y+3, r24	; 0x03
   15bc6:	87 e3       	ldi	r24, 0x37	; 55
   15bc8:	8e 83       	std	Y+6, r24	; 0x06
   15bca:	8e 81       	ldd	r24, Y+6	; 0x06
   15bcc:	fd de       	rcall	.-518    	; 0x159c8 <nvm_read_production_signature_row>
   15bce:	8d 83       	std	Y+5, r24	; 0x05
   15bd0:	86 e3       	ldi	r24, 0x36	; 54
   15bd2:	8a 87       	std	Y+10, r24	; 0x0a
   15bd4:	8a 85       	ldd	r24, Y+10	; 0x0a
   15bd6:	f8 de       	rcall	.-528    	; 0x159c8 <nvm_read_production_signature_row>
   15bd8:	8f 83       	std	Y+7, r24	; 0x07
   15bda:	d6 de       	rcall	.-596    	; 0x15988 <cpu_irq_save>
   15bdc:	88 87       	std	Y+8, r24	; 0x08
   15bde:	8b 85       	ldd	r24, Y+11	; 0x0b
   15be0:	9c 85       	ldd	r25, Y+12	; 0x0c
   15be2:	53 df       	rcall	.-346    	; 0x15a8a <dac_enable_clock>
   15be4:	8b 85       	ldd	r24, Y+11	; 0x0b
   15be6:	9c 85       	ldd	r25, Y+12	; 0x0c
   15be8:	fc 01       	movw	r30, r24
   15bea:	80 81       	ld	r24, Z
   15bec:	81 70       	andi	r24, 0x01	; 1
   15bee:	89 87       	std	Y+9, r24	; 0x09
   15bf0:	8b 85       	ldd	r24, Y+11	; 0x0b
   15bf2:	9c 85       	ldd	r25, Y+12	; 0x0c
   15bf4:	fc 01       	movw	r30, r24
   15bf6:	10 82       	st	Z, r1
   15bf8:	8d 85       	ldd	r24, Y+13	; 0x0d
   15bfa:	9e 85       	ldd	r25, Y+14	; 0x0e
   15bfc:	fc 01       	movw	r30, r24
   15bfe:	21 81       	ldd	r18, Z+1	; 0x01
   15c00:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c02:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c04:	fc 01       	movw	r30, r24
   15c06:	21 83       	std	Z+1, r18	; 0x01
   15c08:	8d 85       	ldd	r24, Y+13	; 0x0d
   15c0a:	9e 85       	ldd	r25, Y+14	; 0x0e
   15c0c:	fc 01       	movw	r30, r24
   15c0e:	22 81       	ldd	r18, Z+2	; 0x02
   15c10:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c12:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c14:	fc 01       	movw	r30, r24
   15c16:	22 83       	std	Z+2, r18	; 0x02
   15c18:	8d 85       	ldd	r24, Y+13	; 0x0d
   15c1a:	9e 85       	ldd	r25, Y+14	; 0x0e
   15c1c:	fc 01       	movw	r30, r24
   15c1e:	23 81       	ldd	r18, Z+3	; 0x03
   15c20:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c22:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c24:	fc 01       	movw	r30, r24
   15c26:	23 83       	std	Z+3, r18	; 0x03
   15c28:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c2a:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c2c:	29 81       	ldd	r18, Y+1	; 0x01
   15c2e:	fc 01       	movw	r30, r24
   15c30:	20 87       	std	Z+8, r18	; 0x08
   15c32:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c34:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c36:	2b 81       	ldd	r18, Y+3	; 0x03
   15c38:	fc 01       	movw	r30, r24
   15c3a:	21 87       	std	Z+9, r18	; 0x09
   15c3c:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c3e:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c40:	2d 81       	ldd	r18, Y+5	; 0x05
   15c42:	fc 01       	movw	r30, r24
   15c44:	22 87       	std	Z+10, r18	; 0x0a
   15c46:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c48:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c4a:	2f 81       	ldd	r18, Y+7	; 0x07
   15c4c:	fc 01       	movw	r30, r24
   15c4e:	23 87       	std	Z+11, r18	; 0x0b
   15c50:	8d 85       	ldd	r24, Y+13	; 0x0d
   15c52:	9e 85       	ldd	r25, Y+14	; 0x0e
   15c54:	fc 01       	movw	r30, r24
   15c56:	90 81       	ld	r25, Z
   15c58:	89 85       	ldd	r24, Y+9	; 0x09
   15c5a:	29 2f       	mov	r18, r25
   15c5c:	28 2b       	or	r18, r24
   15c5e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c60:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c62:	fc 01       	movw	r30, r24
   15c64:	20 83       	st	Z, r18
   15c66:	8b 85       	ldd	r24, Y+11	; 0x0b
   15c68:	9c 85       	ldd	r25, Y+12	; 0x0c
   15c6a:	2f df       	rcall	.-418    	; 0x15aca <dac_disable_clock>
   15c6c:	88 85       	ldd	r24, Y+8	; 0x08
   15c6e:	9c de       	rcall	.-712    	; 0x159a8 <cpu_irq_restore>
   15c70:	01 c0       	rjmp	.+2      	; 0x15c74 <dac_write_configuration+0xe4>
   15c72:	00 00       	nop
   15c74:	2e 96       	adiw	r28, 0x0e	; 14
   15c76:	cd bf       	out	0x3d, r28	; 61
   15c78:	de bf       	out	0x3e, r29	; 62
   15c7a:	df 91       	pop	r29
   15c7c:	cf 91       	pop	r28
   15c7e:	08 95       	ret

00015c80 <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
   15c80:	cf 93       	push	r28
   15c82:	df 93       	push	r29
   15c84:	cd b7       	in	r28, 0x3d	; 61
   15c86:	de b7       	in	r29, 0x3e	; 62
   15c88:	25 97       	sbiw	r28, 0x05	; 5
   15c8a:	cd bf       	out	0x3d, r28	; 61
   15c8c:	de bf       	out	0x3e, r29	; 62
   15c8e:	8a 83       	std	Y+2, r24	; 0x02
   15c90:	9b 83       	std	Y+3, r25	; 0x03
   15c92:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	flags = cpu_irq_save();
   15c94:	7d 83       	std	Y+5, r23	; 0x05
   15c96:	78 de       	rcall	.-784    	; 0x15988 <cpu_irq_save>
	dac_enable_clock(dac);
   15c98:	89 83       	std	Y+1, r24	; 0x01
   15c9a:	8a 81       	ldd	r24, Y+2	; 0x02
   15c9c:	9b 81       	ldd	r25, Y+3	; 0x03

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
   15c9e:	f5 de       	rcall	.-534    	; 0x15a8a <dac_enable_clock>
   15ca0:	8a 81       	ldd	r24, Y+2	; 0x02
   15ca2:	9b 81       	ldd	r25, Y+3	; 0x03
   15ca4:	fc 01       	movw	r30, r24
   15ca6:	80 81       	ld	r24, Z
   15ca8:	28 2f       	mov	r18, r24
   15caa:	2e 7f       	andi	r18, 0xFE	; 254
   15cac:	8c 81       	ldd	r24, Y+4	; 0x04
   15cae:	9d 81       	ldd	r25, Y+5	; 0x05
   15cb0:	fc 01       	movw	r30, r24
	conf->ctrlb = dac->CTRLB;
   15cb2:	20 83       	st	Z, r18
   15cb4:	8a 81       	ldd	r24, Y+2	; 0x02
   15cb6:	9b 81       	ldd	r25, Y+3	; 0x03
   15cb8:	fc 01       	movw	r30, r24
   15cba:	21 81       	ldd	r18, Z+1	; 0x01
   15cbc:	8c 81       	ldd	r24, Y+4	; 0x04
   15cbe:	9d 81       	ldd	r25, Y+5	; 0x05
   15cc0:	fc 01       	movw	r30, r24
	conf->ctrlc = dac->CTRLC;
   15cc2:	21 83       	std	Z+1, r18	; 0x01
   15cc4:	8a 81       	ldd	r24, Y+2	; 0x02
   15cc6:	9b 81       	ldd	r25, Y+3	; 0x03
   15cc8:	fc 01       	movw	r30, r24
   15cca:	22 81       	ldd	r18, Z+2	; 0x02
   15ccc:	8c 81       	ldd	r24, Y+4	; 0x04
   15cce:	9d 81       	ldd	r25, Y+5	; 0x05
   15cd0:	fc 01       	movw	r30, r24
	conf->evctrl = dac->EVCTRL;
   15cd2:	22 83       	std	Z+2, r18	; 0x02
   15cd4:	8a 81       	ldd	r24, Y+2	; 0x02
   15cd6:	9b 81       	ldd	r25, Y+3	; 0x03
   15cd8:	fc 01       	movw	r30, r24
   15cda:	23 81       	ldd	r18, Z+3	; 0x03
   15cdc:	8c 81       	ldd	r24, Y+4	; 0x04
   15cde:	9d 81       	ldd	r25, Y+5	; 0x05

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
   15ce0:	fc 01       	movw	r30, r24
   15ce2:	23 83       	std	Z+3, r18	; 0x03
	cpu_irq_restore(flags);
   15ce4:	8a 81       	ldd	r24, Y+2	; 0x02
   15ce6:	9b 81       	ldd	r25, Y+3	; 0x03
   15ce8:	f0 de       	rcall	.-544    	; 0x15aca <dac_disable_clock>
}
   15cea:	89 81       	ldd	r24, Y+1	; 0x01
   15cec:	5d de       	rcall	.-838    	; 0x159a8 <cpu_irq_restore>
   15cee:	00 00       	nop
   15cf0:	25 96       	adiw	r28, 0x05	; 5
   15cf2:	cd bf       	out	0x3d, r28	; 61
   15cf4:	de bf       	out	0x3e, r29	; 62
   15cf6:	df 91       	pop	r29
   15cf8:	cf 91       	pop	r28
   15cfa:	08 95       	ret

00015cfc <cpu_irq_save>:
   15cfc:	cf 93       	push	r28
   15cfe:	df 93       	push	r29
   15d00:	1f 92       	push	r1
   15d02:	cd b7       	in	r28, 0x3d	; 61
   15d04:	de b7       	in	r29, 0x3e	; 62
   15d06:	8f e3       	ldi	r24, 0x3F	; 63
   15d08:	90 e0       	ldi	r25, 0x00	; 0
   15d0a:	fc 01       	movw	r30, r24
   15d0c:	80 81       	ld	r24, Z
   15d0e:	89 83       	std	Y+1, r24	; 0x01
   15d10:	f8 94       	cli
   15d12:	89 81       	ldd	r24, Y+1	; 0x01
   15d14:	0f 90       	pop	r0
   15d16:	df 91       	pop	r29
   15d18:	cf 91       	pop	r28
   15d1a:	08 95       	ret

00015d1c <cpu_irq_restore>:
   15d1c:	cf 93       	push	r28
   15d1e:	df 93       	push	r29
   15d20:	1f 92       	push	r1
   15d22:	cd b7       	in	r28, 0x3d	; 61
   15d24:	de b7       	in	r29, 0x3e	; 62
   15d26:	89 83       	std	Y+1, r24	; 0x01
   15d28:	8f e3       	ldi	r24, 0x3F	; 63
   15d2a:	90 e0       	ldi	r25, 0x00	; 0
   15d2c:	29 81       	ldd	r18, Y+1	; 0x01
   15d2e:	fc 01       	movw	r30, r24
   15d30:	20 83       	st	Z, r18
   15d32:	00 00       	nop
   15d34:	0f 90       	pop	r0
   15d36:	df 91       	pop	r29
   15d38:	cf 91       	pop	r28
   15d3a:	08 95       	ret

00015d3c <sleepmgr_lock_mode>:
   15d3c:	cf 93       	push	r28
   15d3e:	df 93       	push	r29
   15d40:	1f 92       	push	r1
   15d42:	1f 92       	push	r1
   15d44:	cd b7       	in	r28, 0x3d	; 61
   15d46:	de b7       	in	r29, 0x3e	; 62
   15d48:	8a 83       	std	Y+2, r24	; 0x02
   15d4a:	8a 81       	ldd	r24, Y+2	; 0x02
   15d4c:	88 2f       	mov	r24, r24
   15d4e:	90 e0       	ldi	r25, 0x00	; 0
   15d50:	89 52       	subi	r24, 0x29	; 41
   15d52:	9e 4c       	sbci	r25, 0xCE	; 206
   15d54:	fc 01       	movw	r30, r24
   15d56:	80 81       	ld	r24, Z
   15d58:	8f 3f       	cpi	r24, 0xFF	; 255
   15d5a:	09 f4       	brne	.+2      	; 0x15d5e <sleepmgr_lock_mode+0x22>
   15d5c:	ff cf       	rjmp	.-2      	; 0x15d5c <sleepmgr_lock_mode+0x20>
   15d5e:	ce df       	rcall	.-100    	; 0x15cfc <cpu_irq_save>
   15d60:	89 83       	std	Y+1, r24	; 0x01
   15d62:	8a 81       	ldd	r24, Y+2	; 0x02
   15d64:	88 2f       	mov	r24, r24
   15d66:	90 e0       	ldi	r25, 0x00	; 0
   15d68:	9c 01       	movw	r18, r24
   15d6a:	29 52       	subi	r18, 0x29	; 41
   15d6c:	3e 4c       	sbci	r19, 0xCE	; 206
   15d6e:	f9 01       	movw	r30, r18
   15d70:	20 81       	ld	r18, Z
   15d72:	2f 5f       	subi	r18, 0xFF	; 255
   15d74:	89 52       	subi	r24, 0x29	; 41
   15d76:	9e 4c       	sbci	r25, 0xCE	; 206
   15d78:	fc 01       	movw	r30, r24
   15d7a:	20 83       	st	Z, r18
   15d7c:	89 81       	ldd	r24, Y+1	; 0x01
   15d7e:	ce df       	rcall	.-100    	; 0x15d1c <cpu_irq_restore>
   15d80:	00 00       	nop
   15d82:	0f 90       	pop	r0
   15d84:	0f 90       	pop	r0
   15d86:	df 91       	pop	r29
   15d88:	cf 91       	pop	r28
   15d8a:	08 95       	ret

00015d8c <__vector_14>:
   15d8c:	1f 92       	push	r1
   15d8e:	0f 92       	push	r0
   15d90:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d94:	0f 92       	push	r0
   15d96:	11 24       	eor	r1, r1
   15d98:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d9c:	0f 92       	push	r0
   15d9e:	2f 93       	push	r18
   15da0:	3f 93       	push	r19
   15da2:	4f 93       	push	r20
   15da4:	5f 93       	push	r21
   15da6:	6f 93       	push	r22
   15da8:	7f 93       	push	r23
   15daa:	8f 93       	push	r24
   15dac:	9f 93       	push	r25
   15dae:	af 93       	push	r26
   15db0:	bf 93       	push	r27
   15db2:	ef 93       	push	r30
   15db4:	ff 93       	push	r31
   15db6:	cf 93       	push	r28
   15db8:	df 93       	push	r29
   15dba:	cd b7       	in	r28, 0x3d	; 61
   15dbc:	de b7       	in	r29, 0x3e	; 62
   15dbe:	80 91 38 24 	lds	r24, 0x2438	; 0x802438 <tc_tcc0_ovf_callback>
   15dc2:	90 91 39 24 	lds	r25, 0x2439	; 0x802439 <tc_tcc0_ovf_callback+0x1>
   15dc6:	89 2b       	or	r24, r25
   15dc8:	31 f0       	breq	.+12     	; 0x15dd6 <__vector_14+0x4a>
   15dca:	80 91 38 24 	lds	r24, 0x2438	; 0x802438 <tc_tcc0_ovf_callback>
   15dce:	90 91 39 24 	lds	r25, 0x2439	; 0x802439 <tc_tcc0_ovf_callback+0x1>
   15dd2:	fc 01       	movw	r30, r24
   15dd4:	19 95       	eicall
   15dd6:	00 00       	nop
   15dd8:	df 91       	pop	r29
   15dda:	cf 91       	pop	r28
   15ddc:	ff 91       	pop	r31
   15dde:	ef 91       	pop	r30
   15de0:	bf 91       	pop	r27
   15de2:	af 91       	pop	r26
   15de4:	9f 91       	pop	r25
   15de6:	8f 91       	pop	r24
   15de8:	7f 91       	pop	r23
   15dea:	6f 91       	pop	r22
   15dec:	5f 91       	pop	r21
   15dee:	4f 91       	pop	r20
   15df0:	3f 91       	pop	r19
   15df2:	2f 91       	pop	r18
   15df4:	0f 90       	pop	r0
   15df6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15dfa:	0f 90       	pop	r0
   15dfc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e00:	0f 90       	pop	r0
   15e02:	1f 90       	pop	r1
   15e04:	18 95       	reti

00015e06 <__vector_15>:
   15e06:	1f 92       	push	r1
   15e08:	0f 92       	push	r0
   15e0a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e0e:	0f 92       	push	r0
   15e10:	11 24       	eor	r1, r1
   15e12:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e16:	0f 92       	push	r0
   15e18:	2f 93       	push	r18
   15e1a:	3f 93       	push	r19
   15e1c:	4f 93       	push	r20
   15e1e:	5f 93       	push	r21
   15e20:	6f 93       	push	r22
   15e22:	7f 93       	push	r23
   15e24:	8f 93       	push	r24
   15e26:	9f 93       	push	r25
   15e28:	af 93       	push	r26
   15e2a:	bf 93       	push	r27
   15e2c:	ef 93       	push	r30
   15e2e:	ff 93       	push	r31
   15e30:	cf 93       	push	r28
   15e32:	df 93       	push	r29
   15e34:	cd b7       	in	r28, 0x3d	; 61
   15e36:	de b7       	in	r29, 0x3e	; 62
   15e38:	80 91 3a 24 	lds	r24, 0x243A	; 0x80243a <tc_tcc0_err_callback>
   15e3c:	90 91 3b 24 	lds	r25, 0x243B	; 0x80243b <tc_tcc0_err_callback+0x1>
   15e40:	89 2b       	or	r24, r25
   15e42:	31 f0       	breq	.+12     	; 0x15e50 <__vector_15+0x4a>
   15e44:	80 91 3a 24 	lds	r24, 0x243A	; 0x80243a <tc_tcc0_err_callback>
   15e48:	90 91 3b 24 	lds	r25, 0x243B	; 0x80243b <tc_tcc0_err_callback+0x1>
   15e4c:	fc 01       	movw	r30, r24
   15e4e:	19 95       	eicall
   15e50:	00 00       	nop
   15e52:	df 91       	pop	r29
   15e54:	cf 91       	pop	r28
   15e56:	ff 91       	pop	r31
   15e58:	ef 91       	pop	r30
   15e5a:	bf 91       	pop	r27
   15e5c:	af 91       	pop	r26
   15e5e:	9f 91       	pop	r25
   15e60:	8f 91       	pop	r24
   15e62:	7f 91       	pop	r23
   15e64:	6f 91       	pop	r22
   15e66:	5f 91       	pop	r21
   15e68:	4f 91       	pop	r20
   15e6a:	3f 91       	pop	r19
   15e6c:	2f 91       	pop	r18
   15e6e:	0f 90       	pop	r0
   15e70:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e74:	0f 90       	pop	r0
   15e76:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e7a:	0f 90       	pop	r0
   15e7c:	1f 90       	pop	r1
   15e7e:	18 95       	reti

00015e80 <__vector_16>:
   15e80:	1f 92       	push	r1
   15e82:	0f 92       	push	r0
   15e84:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e88:	0f 92       	push	r0
   15e8a:	11 24       	eor	r1, r1
   15e8c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e90:	0f 92       	push	r0
   15e92:	2f 93       	push	r18
   15e94:	3f 93       	push	r19
   15e96:	4f 93       	push	r20
   15e98:	5f 93       	push	r21
   15e9a:	6f 93       	push	r22
   15e9c:	7f 93       	push	r23
   15e9e:	8f 93       	push	r24
   15ea0:	9f 93       	push	r25
   15ea2:	af 93       	push	r26
   15ea4:	bf 93       	push	r27
   15ea6:	ef 93       	push	r30
   15ea8:	ff 93       	push	r31
   15eaa:	cf 93       	push	r28
   15eac:	df 93       	push	r29
   15eae:	cd b7       	in	r28, 0x3d	; 61
   15eb0:	de b7       	in	r29, 0x3e	; 62
   15eb2:	80 91 3c 24 	lds	r24, 0x243C	; 0x80243c <tc_tcc0_cca_callback>
   15eb6:	90 91 3d 24 	lds	r25, 0x243D	; 0x80243d <tc_tcc0_cca_callback+0x1>
   15eba:	89 2b       	or	r24, r25
   15ebc:	31 f0       	breq	.+12     	; 0x15eca <__vector_16+0x4a>
   15ebe:	80 91 3c 24 	lds	r24, 0x243C	; 0x80243c <tc_tcc0_cca_callback>
   15ec2:	90 91 3d 24 	lds	r25, 0x243D	; 0x80243d <tc_tcc0_cca_callback+0x1>
   15ec6:	fc 01       	movw	r30, r24
   15ec8:	19 95       	eicall
   15eca:	00 00       	nop
   15ecc:	df 91       	pop	r29
   15ece:	cf 91       	pop	r28
   15ed0:	ff 91       	pop	r31
   15ed2:	ef 91       	pop	r30
   15ed4:	bf 91       	pop	r27
   15ed6:	af 91       	pop	r26
   15ed8:	9f 91       	pop	r25
   15eda:	8f 91       	pop	r24
   15edc:	7f 91       	pop	r23
   15ede:	6f 91       	pop	r22
   15ee0:	5f 91       	pop	r21
   15ee2:	4f 91       	pop	r20
   15ee4:	3f 91       	pop	r19
   15ee6:	2f 91       	pop	r18
   15ee8:	0f 90       	pop	r0
   15eea:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15eee:	0f 90       	pop	r0
   15ef0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ef4:	0f 90       	pop	r0
   15ef6:	1f 90       	pop	r1
   15ef8:	18 95       	reti

00015efa <__vector_17>:
   15efa:	1f 92       	push	r1
   15efc:	0f 92       	push	r0
   15efe:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f02:	0f 92       	push	r0
   15f04:	11 24       	eor	r1, r1
   15f06:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f0a:	0f 92       	push	r0
   15f0c:	2f 93       	push	r18
   15f0e:	3f 93       	push	r19
   15f10:	4f 93       	push	r20
   15f12:	5f 93       	push	r21
   15f14:	6f 93       	push	r22
   15f16:	7f 93       	push	r23
   15f18:	8f 93       	push	r24
   15f1a:	9f 93       	push	r25
   15f1c:	af 93       	push	r26
   15f1e:	bf 93       	push	r27
   15f20:	ef 93       	push	r30
   15f22:	ff 93       	push	r31
   15f24:	cf 93       	push	r28
   15f26:	df 93       	push	r29
   15f28:	cd b7       	in	r28, 0x3d	; 61
   15f2a:	de b7       	in	r29, 0x3e	; 62
   15f2c:	80 91 3e 24 	lds	r24, 0x243E	; 0x80243e <tc_tcc0_ccb_callback>
   15f30:	90 91 3f 24 	lds	r25, 0x243F	; 0x80243f <tc_tcc0_ccb_callback+0x1>
   15f34:	89 2b       	or	r24, r25
   15f36:	31 f0       	breq	.+12     	; 0x15f44 <__vector_17+0x4a>
   15f38:	80 91 3e 24 	lds	r24, 0x243E	; 0x80243e <tc_tcc0_ccb_callback>
   15f3c:	90 91 3f 24 	lds	r25, 0x243F	; 0x80243f <tc_tcc0_ccb_callback+0x1>
   15f40:	fc 01       	movw	r30, r24
   15f42:	19 95       	eicall
   15f44:	00 00       	nop
   15f46:	df 91       	pop	r29
   15f48:	cf 91       	pop	r28
   15f4a:	ff 91       	pop	r31
   15f4c:	ef 91       	pop	r30
   15f4e:	bf 91       	pop	r27
   15f50:	af 91       	pop	r26
   15f52:	9f 91       	pop	r25
   15f54:	8f 91       	pop	r24
   15f56:	7f 91       	pop	r23
   15f58:	6f 91       	pop	r22
   15f5a:	5f 91       	pop	r21
   15f5c:	4f 91       	pop	r20
   15f5e:	3f 91       	pop	r19
   15f60:	2f 91       	pop	r18
   15f62:	0f 90       	pop	r0
   15f64:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f68:	0f 90       	pop	r0
   15f6a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f6e:	0f 90       	pop	r0
   15f70:	1f 90       	pop	r1
   15f72:	18 95       	reti

00015f74 <__vector_18>:
   15f74:	1f 92       	push	r1
   15f76:	0f 92       	push	r0
   15f78:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f7c:	0f 92       	push	r0
   15f7e:	11 24       	eor	r1, r1
   15f80:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f84:	0f 92       	push	r0
   15f86:	2f 93       	push	r18
   15f88:	3f 93       	push	r19
   15f8a:	4f 93       	push	r20
   15f8c:	5f 93       	push	r21
   15f8e:	6f 93       	push	r22
   15f90:	7f 93       	push	r23
   15f92:	8f 93       	push	r24
   15f94:	9f 93       	push	r25
   15f96:	af 93       	push	r26
   15f98:	bf 93       	push	r27
   15f9a:	ef 93       	push	r30
   15f9c:	ff 93       	push	r31
   15f9e:	cf 93       	push	r28
   15fa0:	df 93       	push	r29
   15fa2:	cd b7       	in	r28, 0x3d	; 61
   15fa4:	de b7       	in	r29, 0x3e	; 62
   15fa6:	80 91 40 24 	lds	r24, 0x2440	; 0x802440 <tc_tcc0_ccc_callback>
   15faa:	90 91 41 24 	lds	r25, 0x2441	; 0x802441 <tc_tcc0_ccc_callback+0x1>
   15fae:	89 2b       	or	r24, r25
   15fb0:	31 f0       	breq	.+12     	; 0x15fbe <__vector_18+0x4a>
   15fb2:	80 91 40 24 	lds	r24, 0x2440	; 0x802440 <tc_tcc0_ccc_callback>
   15fb6:	90 91 41 24 	lds	r25, 0x2441	; 0x802441 <tc_tcc0_ccc_callback+0x1>
   15fba:	fc 01       	movw	r30, r24
   15fbc:	19 95       	eicall
   15fbe:	00 00       	nop
   15fc0:	df 91       	pop	r29
   15fc2:	cf 91       	pop	r28
   15fc4:	ff 91       	pop	r31
   15fc6:	ef 91       	pop	r30
   15fc8:	bf 91       	pop	r27
   15fca:	af 91       	pop	r26
   15fcc:	9f 91       	pop	r25
   15fce:	8f 91       	pop	r24
   15fd0:	7f 91       	pop	r23
   15fd2:	6f 91       	pop	r22
   15fd4:	5f 91       	pop	r21
   15fd6:	4f 91       	pop	r20
   15fd8:	3f 91       	pop	r19
   15fda:	2f 91       	pop	r18
   15fdc:	0f 90       	pop	r0
   15fde:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15fe2:	0f 90       	pop	r0
   15fe4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15fe8:	0f 90       	pop	r0
   15fea:	1f 90       	pop	r1
   15fec:	18 95       	reti

00015fee <__vector_19>:
   15fee:	1f 92       	push	r1
   15ff0:	0f 92       	push	r0
   15ff2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ff6:	0f 92       	push	r0
   15ff8:	11 24       	eor	r1, r1
   15ffa:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ffe:	0f 92       	push	r0
   16000:	2f 93       	push	r18
   16002:	3f 93       	push	r19
   16004:	4f 93       	push	r20
   16006:	5f 93       	push	r21
   16008:	6f 93       	push	r22
   1600a:	7f 93       	push	r23
   1600c:	8f 93       	push	r24
   1600e:	9f 93       	push	r25
   16010:	af 93       	push	r26
   16012:	bf 93       	push	r27
   16014:	ef 93       	push	r30
   16016:	ff 93       	push	r31
   16018:	cf 93       	push	r28
   1601a:	df 93       	push	r29
   1601c:	cd b7       	in	r28, 0x3d	; 61
   1601e:	de b7       	in	r29, 0x3e	; 62
   16020:	80 91 42 24 	lds	r24, 0x2442	; 0x802442 <tc_tcc0_ccd_callback>
   16024:	90 91 43 24 	lds	r25, 0x2443	; 0x802443 <tc_tcc0_ccd_callback+0x1>
   16028:	89 2b       	or	r24, r25
   1602a:	31 f0       	breq	.+12     	; 0x16038 <__vector_19+0x4a>
   1602c:	80 91 42 24 	lds	r24, 0x2442	; 0x802442 <tc_tcc0_ccd_callback>
   16030:	90 91 43 24 	lds	r25, 0x2443	; 0x802443 <tc_tcc0_ccd_callback+0x1>
   16034:	fc 01       	movw	r30, r24
   16036:	19 95       	eicall
   16038:	00 00       	nop
   1603a:	df 91       	pop	r29
   1603c:	cf 91       	pop	r28
   1603e:	ff 91       	pop	r31
   16040:	ef 91       	pop	r30
   16042:	bf 91       	pop	r27
   16044:	af 91       	pop	r26
   16046:	9f 91       	pop	r25
   16048:	8f 91       	pop	r24
   1604a:	7f 91       	pop	r23
   1604c:	6f 91       	pop	r22
   1604e:	5f 91       	pop	r21
   16050:	4f 91       	pop	r20
   16052:	3f 91       	pop	r19
   16054:	2f 91       	pop	r18
   16056:	0f 90       	pop	r0
   16058:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1605c:	0f 90       	pop	r0
   1605e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16062:	0f 90       	pop	r0
   16064:	1f 90       	pop	r1
   16066:	18 95       	reti

00016068 <__vector_20>:
   16068:	1f 92       	push	r1
   1606a:	0f 92       	push	r0
   1606c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16070:	0f 92       	push	r0
   16072:	11 24       	eor	r1, r1
   16074:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16078:	0f 92       	push	r0
   1607a:	2f 93       	push	r18
   1607c:	3f 93       	push	r19
   1607e:	4f 93       	push	r20
   16080:	5f 93       	push	r21
   16082:	6f 93       	push	r22
   16084:	7f 93       	push	r23
   16086:	8f 93       	push	r24
   16088:	9f 93       	push	r25
   1608a:	af 93       	push	r26
   1608c:	bf 93       	push	r27
   1608e:	ef 93       	push	r30
   16090:	ff 93       	push	r31
   16092:	cf 93       	push	r28
   16094:	df 93       	push	r29
   16096:	cd b7       	in	r28, 0x3d	; 61
   16098:	de b7       	in	r29, 0x3e	; 62
   1609a:	80 91 44 24 	lds	r24, 0x2444	; 0x802444 <tc_tcc1_ovf_callback>
   1609e:	90 91 45 24 	lds	r25, 0x2445	; 0x802445 <tc_tcc1_ovf_callback+0x1>
   160a2:	89 2b       	or	r24, r25
   160a4:	31 f0       	breq	.+12     	; 0x160b2 <__vector_20+0x4a>
   160a6:	80 91 44 24 	lds	r24, 0x2444	; 0x802444 <tc_tcc1_ovf_callback>
   160aa:	90 91 45 24 	lds	r25, 0x2445	; 0x802445 <tc_tcc1_ovf_callback+0x1>
   160ae:	fc 01       	movw	r30, r24
   160b0:	19 95       	eicall
   160b2:	00 00       	nop
   160b4:	df 91       	pop	r29
   160b6:	cf 91       	pop	r28
   160b8:	ff 91       	pop	r31
   160ba:	ef 91       	pop	r30
   160bc:	bf 91       	pop	r27
   160be:	af 91       	pop	r26
   160c0:	9f 91       	pop	r25
   160c2:	8f 91       	pop	r24
   160c4:	7f 91       	pop	r23
   160c6:	6f 91       	pop	r22
   160c8:	5f 91       	pop	r21
   160ca:	4f 91       	pop	r20
   160cc:	3f 91       	pop	r19
   160ce:	2f 91       	pop	r18
   160d0:	0f 90       	pop	r0
   160d2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   160d6:	0f 90       	pop	r0
   160d8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   160dc:	0f 90       	pop	r0
   160de:	1f 90       	pop	r1
   160e0:	18 95       	reti

000160e2 <__vector_21>:
   160e2:	1f 92       	push	r1
   160e4:	0f 92       	push	r0
   160e6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   160ea:	0f 92       	push	r0
   160ec:	11 24       	eor	r1, r1
   160ee:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   160f2:	0f 92       	push	r0
   160f4:	2f 93       	push	r18
   160f6:	3f 93       	push	r19
   160f8:	4f 93       	push	r20
   160fa:	5f 93       	push	r21
   160fc:	6f 93       	push	r22
   160fe:	7f 93       	push	r23
   16100:	8f 93       	push	r24
   16102:	9f 93       	push	r25
   16104:	af 93       	push	r26
   16106:	bf 93       	push	r27
   16108:	ef 93       	push	r30
   1610a:	ff 93       	push	r31
   1610c:	cf 93       	push	r28
   1610e:	df 93       	push	r29
   16110:	cd b7       	in	r28, 0x3d	; 61
   16112:	de b7       	in	r29, 0x3e	; 62
   16114:	80 91 46 24 	lds	r24, 0x2446	; 0x802446 <tc_tcc1_err_callback>
   16118:	90 91 47 24 	lds	r25, 0x2447	; 0x802447 <tc_tcc1_err_callback+0x1>
   1611c:	89 2b       	or	r24, r25
   1611e:	31 f0       	breq	.+12     	; 0x1612c <__vector_21+0x4a>
   16120:	80 91 46 24 	lds	r24, 0x2446	; 0x802446 <tc_tcc1_err_callback>
   16124:	90 91 47 24 	lds	r25, 0x2447	; 0x802447 <tc_tcc1_err_callback+0x1>
   16128:	fc 01       	movw	r30, r24
   1612a:	19 95       	eicall
   1612c:	00 00       	nop
   1612e:	df 91       	pop	r29
   16130:	cf 91       	pop	r28
   16132:	ff 91       	pop	r31
   16134:	ef 91       	pop	r30
   16136:	bf 91       	pop	r27
   16138:	af 91       	pop	r26
   1613a:	9f 91       	pop	r25
   1613c:	8f 91       	pop	r24
   1613e:	7f 91       	pop	r23
   16140:	6f 91       	pop	r22
   16142:	5f 91       	pop	r21
   16144:	4f 91       	pop	r20
   16146:	3f 91       	pop	r19
   16148:	2f 91       	pop	r18
   1614a:	0f 90       	pop	r0
   1614c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16150:	0f 90       	pop	r0
   16152:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16156:	0f 90       	pop	r0
   16158:	1f 90       	pop	r1
   1615a:	18 95       	reti

0001615c <__vector_22>:
   1615c:	1f 92       	push	r1
   1615e:	0f 92       	push	r0
   16160:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16164:	0f 92       	push	r0
   16166:	11 24       	eor	r1, r1
   16168:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1616c:	0f 92       	push	r0
   1616e:	2f 93       	push	r18
   16170:	3f 93       	push	r19
   16172:	4f 93       	push	r20
   16174:	5f 93       	push	r21
   16176:	6f 93       	push	r22
   16178:	7f 93       	push	r23
   1617a:	8f 93       	push	r24
   1617c:	9f 93       	push	r25
   1617e:	af 93       	push	r26
   16180:	bf 93       	push	r27
   16182:	ef 93       	push	r30
   16184:	ff 93       	push	r31
   16186:	cf 93       	push	r28
   16188:	df 93       	push	r29
   1618a:	cd b7       	in	r28, 0x3d	; 61
   1618c:	de b7       	in	r29, 0x3e	; 62
   1618e:	80 91 48 24 	lds	r24, 0x2448	; 0x802448 <tc_tcc1_cca_callback>
   16192:	90 91 49 24 	lds	r25, 0x2449	; 0x802449 <tc_tcc1_cca_callback+0x1>
   16196:	89 2b       	or	r24, r25
   16198:	31 f0       	breq	.+12     	; 0x161a6 <__vector_22+0x4a>
   1619a:	80 91 48 24 	lds	r24, 0x2448	; 0x802448 <tc_tcc1_cca_callback>
   1619e:	90 91 49 24 	lds	r25, 0x2449	; 0x802449 <tc_tcc1_cca_callback+0x1>
   161a2:	fc 01       	movw	r30, r24
   161a4:	19 95       	eicall
   161a6:	00 00       	nop
   161a8:	df 91       	pop	r29
   161aa:	cf 91       	pop	r28
   161ac:	ff 91       	pop	r31
   161ae:	ef 91       	pop	r30
   161b0:	bf 91       	pop	r27
   161b2:	af 91       	pop	r26
   161b4:	9f 91       	pop	r25
   161b6:	8f 91       	pop	r24
   161b8:	7f 91       	pop	r23
   161ba:	6f 91       	pop	r22
   161bc:	5f 91       	pop	r21
   161be:	4f 91       	pop	r20
   161c0:	3f 91       	pop	r19
   161c2:	2f 91       	pop	r18
   161c4:	0f 90       	pop	r0
   161c6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   161ca:	0f 90       	pop	r0
   161cc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   161d0:	0f 90       	pop	r0
   161d2:	1f 90       	pop	r1
   161d4:	18 95       	reti

000161d6 <__vector_23>:
   161d6:	1f 92       	push	r1
   161d8:	0f 92       	push	r0
   161da:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   161de:	0f 92       	push	r0
   161e0:	11 24       	eor	r1, r1
   161e2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   161e6:	0f 92       	push	r0
   161e8:	2f 93       	push	r18
   161ea:	3f 93       	push	r19
   161ec:	4f 93       	push	r20
   161ee:	5f 93       	push	r21
   161f0:	6f 93       	push	r22
   161f2:	7f 93       	push	r23
   161f4:	8f 93       	push	r24
   161f6:	9f 93       	push	r25
   161f8:	af 93       	push	r26
   161fa:	bf 93       	push	r27
   161fc:	ef 93       	push	r30
   161fe:	ff 93       	push	r31
   16200:	cf 93       	push	r28
   16202:	df 93       	push	r29
   16204:	cd b7       	in	r28, 0x3d	; 61
   16206:	de b7       	in	r29, 0x3e	; 62
   16208:	80 91 4a 24 	lds	r24, 0x244A	; 0x80244a <tc_tcc1_ccb_callback>
   1620c:	90 91 4b 24 	lds	r25, 0x244B	; 0x80244b <tc_tcc1_ccb_callback+0x1>
   16210:	89 2b       	or	r24, r25
   16212:	31 f0       	breq	.+12     	; 0x16220 <__vector_23+0x4a>
   16214:	80 91 4a 24 	lds	r24, 0x244A	; 0x80244a <tc_tcc1_ccb_callback>
   16218:	90 91 4b 24 	lds	r25, 0x244B	; 0x80244b <tc_tcc1_ccb_callback+0x1>
   1621c:	fc 01       	movw	r30, r24
   1621e:	19 95       	eicall
   16220:	00 00       	nop
   16222:	df 91       	pop	r29
   16224:	cf 91       	pop	r28
   16226:	ff 91       	pop	r31
   16228:	ef 91       	pop	r30
   1622a:	bf 91       	pop	r27
   1622c:	af 91       	pop	r26
   1622e:	9f 91       	pop	r25
   16230:	8f 91       	pop	r24
   16232:	7f 91       	pop	r23
   16234:	6f 91       	pop	r22
   16236:	5f 91       	pop	r21
   16238:	4f 91       	pop	r20
   1623a:	3f 91       	pop	r19
   1623c:	2f 91       	pop	r18
   1623e:	0f 90       	pop	r0
   16240:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16244:	0f 90       	pop	r0
   16246:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1624a:	0f 90       	pop	r0
   1624c:	1f 90       	pop	r1
   1624e:	18 95       	reti

00016250 <__vector_77>:
   16250:	1f 92       	push	r1
   16252:	0f 92       	push	r0
   16254:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16258:	0f 92       	push	r0
   1625a:	11 24       	eor	r1, r1
   1625c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16260:	0f 92       	push	r0
   16262:	2f 93       	push	r18
   16264:	3f 93       	push	r19
   16266:	4f 93       	push	r20
   16268:	5f 93       	push	r21
   1626a:	6f 93       	push	r22
   1626c:	7f 93       	push	r23
   1626e:	8f 93       	push	r24
   16270:	9f 93       	push	r25
   16272:	af 93       	push	r26
   16274:	bf 93       	push	r27
   16276:	ef 93       	push	r30
   16278:	ff 93       	push	r31
   1627a:	cf 93       	push	r28
   1627c:	df 93       	push	r29
   1627e:	cd b7       	in	r28, 0x3d	; 61
   16280:	de b7       	in	r29, 0x3e	; 62
   16282:	80 91 4c 24 	lds	r24, 0x244C	; 0x80244c <tc_tcd0_ovf_callback>
   16286:	90 91 4d 24 	lds	r25, 0x244D	; 0x80244d <tc_tcd0_ovf_callback+0x1>
   1628a:	89 2b       	or	r24, r25
   1628c:	31 f0       	breq	.+12     	; 0x1629a <__vector_77+0x4a>
   1628e:	80 91 4c 24 	lds	r24, 0x244C	; 0x80244c <tc_tcd0_ovf_callback>
   16292:	90 91 4d 24 	lds	r25, 0x244D	; 0x80244d <tc_tcd0_ovf_callback+0x1>
   16296:	fc 01       	movw	r30, r24
   16298:	19 95       	eicall
   1629a:	00 00       	nop
   1629c:	df 91       	pop	r29
   1629e:	cf 91       	pop	r28
   162a0:	ff 91       	pop	r31
   162a2:	ef 91       	pop	r30
   162a4:	bf 91       	pop	r27
   162a6:	af 91       	pop	r26
   162a8:	9f 91       	pop	r25
   162aa:	8f 91       	pop	r24
   162ac:	7f 91       	pop	r23
   162ae:	6f 91       	pop	r22
   162b0:	5f 91       	pop	r21
   162b2:	4f 91       	pop	r20
   162b4:	3f 91       	pop	r19
   162b6:	2f 91       	pop	r18
   162b8:	0f 90       	pop	r0
   162ba:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   162be:	0f 90       	pop	r0
   162c0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   162c4:	0f 90       	pop	r0
   162c6:	1f 90       	pop	r1
   162c8:	18 95       	reti

000162ca <__vector_78>:
   162ca:	1f 92       	push	r1
   162cc:	0f 92       	push	r0
   162ce:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   162d2:	0f 92       	push	r0
   162d4:	11 24       	eor	r1, r1
   162d6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   162da:	0f 92       	push	r0
   162dc:	2f 93       	push	r18
   162de:	3f 93       	push	r19
   162e0:	4f 93       	push	r20
   162e2:	5f 93       	push	r21
   162e4:	6f 93       	push	r22
   162e6:	7f 93       	push	r23
   162e8:	8f 93       	push	r24
   162ea:	9f 93       	push	r25
   162ec:	af 93       	push	r26
   162ee:	bf 93       	push	r27
   162f0:	ef 93       	push	r30
   162f2:	ff 93       	push	r31
   162f4:	cf 93       	push	r28
   162f6:	df 93       	push	r29
   162f8:	cd b7       	in	r28, 0x3d	; 61
   162fa:	de b7       	in	r29, 0x3e	; 62
   162fc:	80 91 4e 24 	lds	r24, 0x244E	; 0x80244e <tc_tcd0_err_callback>
   16300:	90 91 4f 24 	lds	r25, 0x244F	; 0x80244f <tc_tcd0_err_callback+0x1>
   16304:	89 2b       	or	r24, r25
   16306:	31 f0       	breq	.+12     	; 0x16314 <__vector_78+0x4a>
   16308:	80 91 4e 24 	lds	r24, 0x244E	; 0x80244e <tc_tcd0_err_callback>
   1630c:	90 91 4f 24 	lds	r25, 0x244F	; 0x80244f <tc_tcd0_err_callback+0x1>
   16310:	fc 01       	movw	r30, r24
   16312:	19 95       	eicall
   16314:	00 00       	nop
   16316:	df 91       	pop	r29
   16318:	cf 91       	pop	r28
   1631a:	ff 91       	pop	r31
   1631c:	ef 91       	pop	r30
   1631e:	bf 91       	pop	r27
   16320:	af 91       	pop	r26
   16322:	9f 91       	pop	r25
   16324:	8f 91       	pop	r24
   16326:	7f 91       	pop	r23
   16328:	6f 91       	pop	r22
   1632a:	5f 91       	pop	r21
   1632c:	4f 91       	pop	r20
   1632e:	3f 91       	pop	r19
   16330:	2f 91       	pop	r18
   16332:	0f 90       	pop	r0
   16334:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16338:	0f 90       	pop	r0
   1633a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1633e:	0f 90       	pop	r0
   16340:	1f 90       	pop	r1
   16342:	18 95       	reti

00016344 <__vector_79>:
   16344:	1f 92       	push	r1
   16346:	0f 92       	push	r0
   16348:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1634c:	0f 92       	push	r0
   1634e:	11 24       	eor	r1, r1
   16350:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16354:	0f 92       	push	r0
   16356:	2f 93       	push	r18
   16358:	3f 93       	push	r19
   1635a:	4f 93       	push	r20
   1635c:	5f 93       	push	r21
   1635e:	6f 93       	push	r22
   16360:	7f 93       	push	r23
   16362:	8f 93       	push	r24
   16364:	9f 93       	push	r25
   16366:	af 93       	push	r26
   16368:	bf 93       	push	r27
   1636a:	ef 93       	push	r30
   1636c:	ff 93       	push	r31
   1636e:	cf 93       	push	r28
   16370:	df 93       	push	r29
   16372:	cd b7       	in	r28, 0x3d	; 61
   16374:	de b7       	in	r29, 0x3e	; 62
   16376:	80 91 50 24 	lds	r24, 0x2450	; 0x802450 <tc_tcd0_cca_callback>
   1637a:	90 91 51 24 	lds	r25, 0x2451	; 0x802451 <tc_tcd0_cca_callback+0x1>
   1637e:	89 2b       	or	r24, r25
   16380:	31 f0       	breq	.+12     	; 0x1638e <__vector_79+0x4a>
   16382:	80 91 50 24 	lds	r24, 0x2450	; 0x802450 <tc_tcd0_cca_callback>
   16386:	90 91 51 24 	lds	r25, 0x2451	; 0x802451 <tc_tcd0_cca_callback+0x1>
   1638a:	fc 01       	movw	r30, r24
   1638c:	19 95       	eicall
   1638e:	00 00       	nop
   16390:	df 91       	pop	r29
   16392:	cf 91       	pop	r28
   16394:	ff 91       	pop	r31
   16396:	ef 91       	pop	r30
   16398:	bf 91       	pop	r27
   1639a:	af 91       	pop	r26
   1639c:	9f 91       	pop	r25
   1639e:	8f 91       	pop	r24
   163a0:	7f 91       	pop	r23
   163a2:	6f 91       	pop	r22
   163a4:	5f 91       	pop	r21
   163a6:	4f 91       	pop	r20
   163a8:	3f 91       	pop	r19
   163aa:	2f 91       	pop	r18
   163ac:	0f 90       	pop	r0
   163ae:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   163b2:	0f 90       	pop	r0
   163b4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   163b8:	0f 90       	pop	r0
   163ba:	1f 90       	pop	r1
   163bc:	18 95       	reti

000163be <__vector_80>:
   163be:	1f 92       	push	r1
   163c0:	0f 92       	push	r0
   163c2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   163c6:	0f 92       	push	r0
   163c8:	11 24       	eor	r1, r1
   163ca:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   163ce:	0f 92       	push	r0
   163d0:	2f 93       	push	r18
   163d2:	3f 93       	push	r19
   163d4:	4f 93       	push	r20
   163d6:	5f 93       	push	r21
   163d8:	6f 93       	push	r22
   163da:	7f 93       	push	r23
   163dc:	8f 93       	push	r24
   163de:	9f 93       	push	r25
   163e0:	af 93       	push	r26
   163e2:	bf 93       	push	r27
   163e4:	ef 93       	push	r30
   163e6:	ff 93       	push	r31
   163e8:	cf 93       	push	r28
   163ea:	df 93       	push	r29
   163ec:	cd b7       	in	r28, 0x3d	; 61
   163ee:	de b7       	in	r29, 0x3e	; 62
   163f0:	80 91 52 24 	lds	r24, 0x2452	; 0x802452 <tc_tcd0_ccb_callback>
   163f4:	90 91 53 24 	lds	r25, 0x2453	; 0x802453 <tc_tcd0_ccb_callback+0x1>
   163f8:	89 2b       	or	r24, r25
   163fa:	31 f0       	breq	.+12     	; 0x16408 <__vector_80+0x4a>
   163fc:	80 91 52 24 	lds	r24, 0x2452	; 0x802452 <tc_tcd0_ccb_callback>
   16400:	90 91 53 24 	lds	r25, 0x2453	; 0x802453 <tc_tcd0_ccb_callback+0x1>
   16404:	fc 01       	movw	r30, r24
   16406:	19 95       	eicall
   16408:	00 00       	nop
   1640a:	df 91       	pop	r29
   1640c:	cf 91       	pop	r28
   1640e:	ff 91       	pop	r31
   16410:	ef 91       	pop	r30
   16412:	bf 91       	pop	r27
   16414:	af 91       	pop	r26
   16416:	9f 91       	pop	r25
   16418:	8f 91       	pop	r24
   1641a:	7f 91       	pop	r23
   1641c:	6f 91       	pop	r22
   1641e:	5f 91       	pop	r21
   16420:	4f 91       	pop	r20
   16422:	3f 91       	pop	r19
   16424:	2f 91       	pop	r18
   16426:	0f 90       	pop	r0
   16428:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1642c:	0f 90       	pop	r0
   1642e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16432:	0f 90       	pop	r0
   16434:	1f 90       	pop	r1
   16436:	18 95       	reti

00016438 <__vector_81>:
   16438:	1f 92       	push	r1
   1643a:	0f 92       	push	r0
   1643c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16440:	0f 92       	push	r0
   16442:	11 24       	eor	r1, r1
   16444:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16448:	0f 92       	push	r0
   1644a:	2f 93       	push	r18
   1644c:	3f 93       	push	r19
   1644e:	4f 93       	push	r20
   16450:	5f 93       	push	r21
   16452:	6f 93       	push	r22
   16454:	7f 93       	push	r23
   16456:	8f 93       	push	r24
   16458:	9f 93       	push	r25
   1645a:	af 93       	push	r26
   1645c:	bf 93       	push	r27
   1645e:	ef 93       	push	r30
   16460:	ff 93       	push	r31
   16462:	cf 93       	push	r28
   16464:	df 93       	push	r29
   16466:	cd b7       	in	r28, 0x3d	; 61
   16468:	de b7       	in	r29, 0x3e	; 62
   1646a:	80 91 54 24 	lds	r24, 0x2454	; 0x802454 <tc_tcd0_ccc_callback>
   1646e:	90 91 55 24 	lds	r25, 0x2455	; 0x802455 <tc_tcd0_ccc_callback+0x1>
   16472:	89 2b       	or	r24, r25
   16474:	31 f0       	breq	.+12     	; 0x16482 <__vector_81+0x4a>
   16476:	80 91 54 24 	lds	r24, 0x2454	; 0x802454 <tc_tcd0_ccc_callback>
   1647a:	90 91 55 24 	lds	r25, 0x2455	; 0x802455 <tc_tcd0_ccc_callback+0x1>
   1647e:	fc 01       	movw	r30, r24
   16480:	19 95       	eicall
   16482:	00 00       	nop
   16484:	df 91       	pop	r29
   16486:	cf 91       	pop	r28
   16488:	ff 91       	pop	r31
   1648a:	ef 91       	pop	r30
   1648c:	bf 91       	pop	r27
   1648e:	af 91       	pop	r26
   16490:	9f 91       	pop	r25
   16492:	8f 91       	pop	r24
   16494:	7f 91       	pop	r23
   16496:	6f 91       	pop	r22
   16498:	5f 91       	pop	r21
   1649a:	4f 91       	pop	r20
   1649c:	3f 91       	pop	r19
   1649e:	2f 91       	pop	r18
   164a0:	0f 90       	pop	r0
   164a2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   164a6:	0f 90       	pop	r0
   164a8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164ac:	0f 90       	pop	r0
   164ae:	1f 90       	pop	r1
   164b0:	18 95       	reti

000164b2 <__vector_82>:
   164b2:	1f 92       	push	r1
   164b4:	0f 92       	push	r0
   164b6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164ba:	0f 92       	push	r0
   164bc:	11 24       	eor	r1, r1
   164be:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   164c2:	0f 92       	push	r0
   164c4:	2f 93       	push	r18
   164c6:	3f 93       	push	r19
   164c8:	4f 93       	push	r20
   164ca:	5f 93       	push	r21
   164cc:	6f 93       	push	r22
   164ce:	7f 93       	push	r23
   164d0:	8f 93       	push	r24
   164d2:	9f 93       	push	r25
   164d4:	af 93       	push	r26
   164d6:	bf 93       	push	r27
   164d8:	ef 93       	push	r30
   164da:	ff 93       	push	r31
   164dc:	cf 93       	push	r28
   164de:	df 93       	push	r29
   164e0:	cd b7       	in	r28, 0x3d	; 61
   164e2:	de b7       	in	r29, 0x3e	; 62
   164e4:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <tc_tcd0_ccd_callback>
   164e8:	90 91 57 24 	lds	r25, 0x2457	; 0x802457 <tc_tcd0_ccd_callback+0x1>
   164ec:	89 2b       	or	r24, r25
   164ee:	31 f0       	breq	.+12     	; 0x164fc <__vector_82+0x4a>
   164f0:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <tc_tcd0_ccd_callback>
   164f4:	90 91 57 24 	lds	r25, 0x2457	; 0x802457 <tc_tcd0_ccd_callback+0x1>
   164f8:	fc 01       	movw	r30, r24
   164fa:	19 95       	eicall
   164fc:	00 00       	nop
   164fe:	df 91       	pop	r29
   16500:	cf 91       	pop	r28
   16502:	ff 91       	pop	r31
   16504:	ef 91       	pop	r30
   16506:	bf 91       	pop	r27
   16508:	af 91       	pop	r26
   1650a:	9f 91       	pop	r25
   1650c:	8f 91       	pop	r24
   1650e:	7f 91       	pop	r23
   16510:	6f 91       	pop	r22
   16512:	5f 91       	pop	r21
   16514:	4f 91       	pop	r20
   16516:	3f 91       	pop	r19
   16518:	2f 91       	pop	r18
   1651a:	0f 90       	pop	r0
   1651c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16520:	0f 90       	pop	r0
   16522:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16526:	0f 90       	pop	r0
   16528:	1f 90       	pop	r1
   1652a:	18 95       	reti

0001652c <__vector_83>:
   1652c:	1f 92       	push	r1
   1652e:	0f 92       	push	r0
   16530:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16534:	0f 92       	push	r0
   16536:	11 24       	eor	r1, r1
   16538:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1653c:	0f 92       	push	r0
   1653e:	2f 93       	push	r18
   16540:	3f 93       	push	r19
   16542:	4f 93       	push	r20
   16544:	5f 93       	push	r21
   16546:	6f 93       	push	r22
   16548:	7f 93       	push	r23
   1654a:	8f 93       	push	r24
   1654c:	9f 93       	push	r25
   1654e:	af 93       	push	r26
   16550:	bf 93       	push	r27
   16552:	ef 93       	push	r30
   16554:	ff 93       	push	r31
   16556:	cf 93       	push	r28
   16558:	df 93       	push	r29
   1655a:	cd b7       	in	r28, 0x3d	; 61
   1655c:	de b7       	in	r29, 0x3e	; 62
   1655e:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <tc_tcd1_ovf_callback>
   16562:	90 91 59 24 	lds	r25, 0x2459	; 0x802459 <tc_tcd1_ovf_callback+0x1>
   16566:	89 2b       	or	r24, r25
   16568:	31 f0       	breq	.+12     	; 0x16576 <__vector_83+0x4a>
   1656a:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <tc_tcd1_ovf_callback>
   1656e:	90 91 59 24 	lds	r25, 0x2459	; 0x802459 <tc_tcd1_ovf_callback+0x1>
   16572:	fc 01       	movw	r30, r24
   16574:	19 95       	eicall
   16576:	00 00       	nop
   16578:	df 91       	pop	r29
   1657a:	cf 91       	pop	r28
   1657c:	ff 91       	pop	r31
   1657e:	ef 91       	pop	r30
   16580:	bf 91       	pop	r27
   16582:	af 91       	pop	r26
   16584:	9f 91       	pop	r25
   16586:	8f 91       	pop	r24
   16588:	7f 91       	pop	r23
   1658a:	6f 91       	pop	r22
   1658c:	5f 91       	pop	r21
   1658e:	4f 91       	pop	r20
   16590:	3f 91       	pop	r19
   16592:	2f 91       	pop	r18
   16594:	0f 90       	pop	r0
   16596:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1659a:	0f 90       	pop	r0
   1659c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165a0:	0f 90       	pop	r0
   165a2:	1f 90       	pop	r1
   165a4:	18 95       	reti

000165a6 <__vector_84>:
   165a6:	1f 92       	push	r1
   165a8:	0f 92       	push	r0
   165aa:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165ae:	0f 92       	push	r0
   165b0:	11 24       	eor	r1, r1
   165b2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   165b6:	0f 92       	push	r0
   165b8:	2f 93       	push	r18
   165ba:	3f 93       	push	r19
   165bc:	4f 93       	push	r20
   165be:	5f 93       	push	r21
   165c0:	6f 93       	push	r22
   165c2:	7f 93       	push	r23
   165c4:	8f 93       	push	r24
   165c6:	9f 93       	push	r25
   165c8:	af 93       	push	r26
   165ca:	bf 93       	push	r27
   165cc:	ef 93       	push	r30
   165ce:	ff 93       	push	r31
   165d0:	cf 93       	push	r28
   165d2:	df 93       	push	r29
   165d4:	cd b7       	in	r28, 0x3d	; 61
   165d6:	de b7       	in	r29, 0x3e	; 62
   165d8:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <tc_tcd1_err_callback>
   165dc:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <tc_tcd1_err_callback+0x1>
   165e0:	89 2b       	or	r24, r25
   165e2:	31 f0       	breq	.+12     	; 0x165f0 <__vector_84+0x4a>
   165e4:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <tc_tcd1_err_callback>
   165e8:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <tc_tcd1_err_callback+0x1>
   165ec:	fc 01       	movw	r30, r24
   165ee:	19 95       	eicall
   165f0:	00 00       	nop
   165f2:	df 91       	pop	r29
   165f4:	cf 91       	pop	r28
   165f6:	ff 91       	pop	r31
   165f8:	ef 91       	pop	r30
   165fa:	bf 91       	pop	r27
   165fc:	af 91       	pop	r26
   165fe:	9f 91       	pop	r25
   16600:	8f 91       	pop	r24
   16602:	7f 91       	pop	r23
   16604:	6f 91       	pop	r22
   16606:	5f 91       	pop	r21
   16608:	4f 91       	pop	r20
   1660a:	3f 91       	pop	r19
   1660c:	2f 91       	pop	r18
   1660e:	0f 90       	pop	r0
   16610:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16614:	0f 90       	pop	r0
   16616:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1661a:	0f 90       	pop	r0
   1661c:	1f 90       	pop	r1
   1661e:	18 95       	reti

00016620 <__vector_85>:
   16620:	1f 92       	push	r1
   16622:	0f 92       	push	r0
   16624:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16628:	0f 92       	push	r0
   1662a:	11 24       	eor	r1, r1
   1662c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16630:	0f 92       	push	r0
   16632:	2f 93       	push	r18
   16634:	3f 93       	push	r19
   16636:	4f 93       	push	r20
   16638:	5f 93       	push	r21
   1663a:	6f 93       	push	r22
   1663c:	7f 93       	push	r23
   1663e:	8f 93       	push	r24
   16640:	9f 93       	push	r25
   16642:	af 93       	push	r26
   16644:	bf 93       	push	r27
   16646:	ef 93       	push	r30
   16648:	ff 93       	push	r31
   1664a:	cf 93       	push	r28
   1664c:	df 93       	push	r29
   1664e:	cd b7       	in	r28, 0x3d	; 61
   16650:	de b7       	in	r29, 0x3e	; 62
   16652:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <tc_tcd1_cca_callback>
   16656:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <tc_tcd1_cca_callback+0x1>
   1665a:	89 2b       	or	r24, r25
   1665c:	31 f0       	breq	.+12     	; 0x1666a <__vector_85+0x4a>
   1665e:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <tc_tcd1_cca_callback>
   16662:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <tc_tcd1_cca_callback+0x1>
   16666:	fc 01       	movw	r30, r24
   16668:	19 95       	eicall
   1666a:	00 00       	nop
   1666c:	df 91       	pop	r29
   1666e:	cf 91       	pop	r28
   16670:	ff 91       	pop	r31
   16672:	ef 91       	pop	r30
   16674:	bf 91       	pop	r27
   16676:	af 91       	pop	r26
   16678:	9f 91       	pop	r25
   1667a:	8f 91       	pop	r24
   1667c:	7f 91       	pop	r23
   1667e:	6f 91       	pop	r22
   16680:	5f 91       	pop	r21
   16682:	4f 91       	pop	r20
   16684:	3f 91       	pop	r19
   16686:	2f 91       	pop	r18
   16688:	0f 90       	pop	r0
   1668a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1668e:	0f 90       	pop	r0
   16690:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16694:	0f 90       	pop	r0
   16696:	1f 90       	pop	r1
   16698:	18 95       	reti

0001669a <__vector_86>:
   1669a:	1f 92       	push	r1
   1669c:	0f 92       	push	r0
   1669e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   166a2:	0f 92       	push	r0
   166a4:	11 24       	eor	r1, r1
   166a6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166aa:	0f 92       	push	r0
   166ac:	2f 93       	push	r18
   166ae:	3f 93       	push	r19
   166b0:	4f 93       	push	r20
   166b2:	5f 93       	push	r21
   166b4:	6f 93       	push	r22
   166b6:	7f 93       	push	r23
   166b8:	8f 93       	push	r24
   166ba:	9f 93       	push	r25
   166bc:	af 93       	push	r26
   166be:	bf 93       	push	r27
   166c0:	ef 93       	push	r30
   166c2:	ff 93       	push	r31
   166c4:	cf 93       	push	r28
   166c6:	df 93       	push	r29
   166c8:	cd b7       	in	r28, 0x3d	; 61
   166ca:	de b7       	in	r29, 0x3e	; 62
   166cc:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <tc_tcd1_ccb_callback>
   166d0:	90 91 5f 24 	lds	r25, 0x245F	; 0x80245f <tc_tcd1_ccb_callback+0x1>
   166d4:	89 2b       	or	r24, r25
   166d6:	31 f0       	breq	.+12     	; 0x166e4 <__vector_86+0x4a>
   166d8:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <tc_tcd1_ccb_callback>
   166dc:	90 91 5f 24 	lds	r25, 0x245F	; 0x80245f <tc_tcd1_ccb_callback+0x1>
   166e0:	fc 01       	movw	r30, r24
   166e2:	19 95       	eicall
   166e4:	00 00       	nop
   166e6:	df 91       	pop	r29
   166e8:	cf 91       	pop	r28
   166ea:	ff 91       	pop	r31
   166ec:	ef 91       	pop	r30
   166ee:	bf 91       	pop	r27
   166f0:	af 91       	pop	r26
   166f2:	9f 91       	pop	r25
   166f4:	8f 91       	pop	r24
   166f6:	7f 91       	pop	r23
   166f8:	6f 91       	pop	r22
   166fa:	5f 91       	pop	r21
   166fc:	4f 91       	pop	r20
   166fe:	3f 91       	pop	r19
   16700:	2f 91       	pop	r18
   16702:	0f 90       	pop	r0
   16704:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16708:	0f 90       	pop	r0
   1670a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1670e:	0f 90       	pop	r0
   16710:	1f 90       	pop	r1
   16712:	18 95       	reti

00016714 <__vector_47>:
   16714:	1f 92       	push	r1
   16716:	0f 92       	push	r0
   16718:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1671c:	0f 92       	push	r0
   1671e:	11 24       	eor	r1, r1
   16720:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16724:	0f 92       	push	r0
   16726:	2f 93       	push	r18
   16728:	3f 93       	push	r19
   1672a:	4f 93       	push	r20
   1672c:	5f 93       	push	r21
   1672e:	6f 93       	push	r22
   16730:	7f 93       	push	r23
   16732:	8f 93       	push	r24
   16734:	9f 93       	push	r25
   16736:	af 93       	push	r26
   16738:	bf 93       	push	r27
   1673a:	ef 93       	push	r30
   1673c:	ff 93       	push	r31
   1673e:	cf 93       	push	r28
   16740:	df 93       	push	r29
   16742:	cd b7       	in	r28, 0x3d	; 61
   16744:	de b7       	in	r29, 0x3e	; 62
   16746:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <tc_tce0_ovf_callback>
   1674a:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <tc_tce0_ovf_callback+0x1>
   1674e:	89 2b       	or	r24, r25
   16750:	31 f0       	breq	.+12     	; 0x1675e <__vector_47+0x4a>
   16752:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <tc_tce0_ovf_callback>
   16756:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <tc_tce0_ovf_callback+0x1>
   1675a:	fc 01       	movw	r30, r24
   1675c:	19 95       	eicall
   1675e:	00 00       	nop
   16760:	df 91       	pop	r29
   16762:	cf 91       	pop	r28
   16764:	ff 91       	pop	r31
   16766:	ef 91       	pop	r30
   16768:	bf 91       	pop	r27
   1676a:	af 91       	pop	r26
   1676c:	9f 91       	pop	r25
   1676e:	8f 91       	pop	r24
   16770:	7f 91       	pop	r23
   16772:	6f 91       	pop	r22
   16774:	5f 91       	pop	r21
   16776:	4f 91       	pop	r20
   16778:	3f 91       	pop	r19
   1677a:	2f 91       	pop	r18
   1677c:	0f 90       	pop	r0
   1677e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16782:	0f 90       	pop	r0
   16784:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16788:	0f 90       	pop	r0
   1678a:	1f 90       	pop	r1
   1678c:	18 95       	reti

0001678e <__vector_48>:
   1678e:	1f 92       	push	r1
   16790:	0f 92       	push	r0
   16792:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16796:	0f 92       	push	r0
   16798:	11 24       	eor	r1, r1
   1679a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1679e:	0f 92       	push	r0
   167a0:	2f 93       	push	r18
   167a2:	3f 93       	push	r19
   167a4:	4f 93       	push	r20
   167a6:	5f 93       	push	r21
   167a8:	6f 93       	push	r22
   167aa:	7f 93       	push	r23
   167ac:	8f 93       	push	r24
   167ae:	9f 93       	push	r25
   167b0:	af 93       	push	r26
   167b2:	bf 93       	push	r27
   167b4:	ef 93       	push	r30
   167b6:	ff 93       	push	r31
   167b8:	cf 93       	push	r28
   167ba:	df 93       	push	r29
   167bc:	cd b7       	in	r28, 0x3d	; 61
   167be:	de b7       	in	r29, 0x3e	; 62
   167c0:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <tc_tce0_err_callback>
   167c4:	90 91 63 24 	lds	r25, 0x2463	; 0x802463 <tc_tce0_err_callback+0x1>
   167c8:	89 2b       	or	r24, r25
   167ca:	31 f0       	breq	.+12     	; 0x167d8 <__vector_48+0x4a>
   167cc:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <tc_tce0_err_callback>
   167d0:	90 91 63 24 	lds	r25, 0x2463	; 0x802463 <tc_tce0_err_callback+0x1>
   167d4:	fc 01       	movw	r30, r24
   167d6:	19 95       	eicall
   167d8:	00 00       	nop
   167da:	df 91       	pop	r29
   167dc:	cf 91       	pop	r28
   167de:	ff 91       	pop	r31
   167e0:	ef 91       	pop	r30
   167e2:	bf 91       	pop	r27
   167e4:	af 91       	pop	r26
   167e6:	9f 91       	pop	r25
   167e8:	8f 91       	pop	r24
   167ea:	7f 91       	pop	r23
   167ec:	6f 91       	pop	r22
   167ee:	5f 91       	pop	r21
   167f0:	4f 91       	pop	r20
   167f2:	3f 91       	pop	r19
   167f4:	2f 91       	pop	r18
   167f6:	0f 90       	pop	r0
   167f8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   167fc:	0f 90       	pop	r0
   167fe:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16802:	0f 90       	pop	r0
   16804:	1f 90       	pop	r1
   16806:	18 95       	reti

00016808 <__vector_49>:
   16808:	1f 92       	push	r1
   1680a:	0f 92       	push	r0
   1680c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16810:	0f 92       	push	r0
   16812:	11 24       	eor	r1, r1
   16814:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16818:	0f 92       	push	r0
   1681a:	2f 93       	push	r18
   1681c:	3f 93       	push	r19
   1681e:	4f 93       	push	r20
   16820:	5f 93       	push	r21
   16822:	6f 93       	push	r22
   16824:	7f 93       	push	r23
   16826:	8f 93       	push	r24
   16828:	9f 93       	push	r25
   1682a:	af 93       	push	r26
   1682c:	bf 93       	push	r27
   1682e:	ef 93       	push	r30
   16830:	ff 93       	push	r31
   16832:	cf 93       	push	r28
   16834:	df 93       	push	r29
   16836:	cd b7       	in	r28, 0x3d	; 61
   16838:	de b7       	in	r29, 0x3e	; 62
   1683a:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <tc_tce0_cca_callback>
   1683e:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <tc_tce0_cca_callback+0x1>
   16842:	89 2b       	or	r24, r25
   16844:	31 f0       	breq	.+12     	; 0x16852 <__vector_49+0x4a>
   16846:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <tc_tce0_cca_callback>
   1684a:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <tc_tce0_cca_callback+0x1>
   1684e:	fc 01       	movw	r30, r24
   16850:	19 95       	eicall
   16852:	00 00       	nop
   16854:	df 91       	pop	r29
   16856:	cf 91       	pop	r28
   16858:	ff 91       	pop	r31
   1685a:	ef 91       	pop	r30
   1685c:	bf 91       	pop	r27
   1685e:	af 91       	pop	r26
   16860:	9f 91       	pop	r25
   16862:	8f 91       	pop	r24
   16864:	7f 91       	pop	r23
   16866:	6f 91       	pop	r22
   16868:	5f 91       	pop	r21
   1686a:	4f 91       	pop	r20
   1686c:	3f 91       	pop	r19
   1686e:	2f 91       	pop	r18
   16870:	0f 90       	pop	r0
   16872:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16876:	0f 90       	pop	r0
   16878:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1687c:	0f 90       	pop	r0
   1687e:	1f 90       	pop	r1
   16880:	18 95       	reti

00016882 <__vector_50>:
   16882:	1f 92       	push	r1
   16884:	0f 92       	push	r0
   16886:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1688a:	0f 92       	push	r0
   1688c:	11 24       	eor	r1, r1
   1688e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16892:	0f 92       	push	r0
   16894:	2f 93       	push	r18
   16896:	3f 93       	push	r19
   16898:	4f 93       	push	r20
   1689a:	5f 93       	push	r21
   1689c:	6f 93       	push	r22
   1689e:	7f 93       	push	r23
   168a0:	8f 93       	push	r24
   168a2:	9f 93       	push	r25
   168a4:	af 93       	push	r26
   168a6:	bf 93       	push	r27
   168a8:	ef 93       	push	r30
   168aa:	ff 93       	push	r31
   168ac:	cf 93       	push	r28
   168ae:	df 93       	push	r29
   168b0:	cd b7       	in	r28, 0x3d	; 61
   168b2:	de b7       	in	r29, 0x3e	; 62
   168b4:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <tc_tce0_ccb_callback>
   168b8:	90 91 67 24 	lds	r25, 0x2467	; 0x802467 <tc_tce0_ccb_callback+0x1>
   168bc:	89 2b       	or	r24, r25
   168be:	31 f0       	breq	.+12     	; 0x168cc <__vector_50+0x4a>
   168c0:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <tc_tce0_ccb_callback>
   168c4:	90 91 67 24 	lds	r25, 0x2467	; 0x802467 <tc_tce0_ccb_callback+0x1>
   168c8:	fc 01       	movw	r30, r24
   168ca:	19 95       	eicall
   168cc:	00 00       	nop
   168ce:	df 91       	pop	r29
   168d0:	cf 91       	pop	r28
   168d2:	ff 91       	pop	r31
   168d4:	ef 91       	pop	r30
   168d6:	bf 91       	pop	r27
   168d8:	af 91       	pop	r26
   168da:	9f 91       	pop	r25
   168dc:	8f 91       	pop	r24
   168de:	7f 91       	pop	r23
   168e0:	6f 91       	pop	r22
   168e2:	5f 91       	pop	r21
   168e4:	4f 91       	pop	r20
   168e6:	3f 91       	pop	r19
   168e8:	2f 91       	pop	r18
   168ea:	0f 90       	pop	r0
   168ec:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   168f0:	0f 90       	pop	r0
   168f2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   168f6:	0f 90       	pop	r0
   168f8:	1f 90       	pop	r1
   168fa:	18 95       	reti

000168fc <__vector_51>:
   168fc:	1f 92       	push	r1
   168fe:	0f 92       	push	r0
   16900:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16904:	0f 92       	push	r0
   16906:	11 24       	eor	r1, r1
   16908:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1690c:	0f 92       	push	r0
   1690e:	2f 93       	push	r18
   16910:	3f 93       	push	r19
   16912:	4f 93       	push	r20
   16914:	5f 93       	push	r21
   16916:	6f 93       	push	r22
   16918:	7f 93       	push	r23
   1691a:	8f 93       	push	r24
   1691c:	9f 93       	push	r25
   1691e:	af 93       	push	r26
   16920:	bf 93       	push	r27
   16922:	ef 93       	push	r30
   16924:	ff 93       	push	r31
   16926:	cf 93       	push	r28
   16928:	df 93       	push	r29
   1692a:	cd b7       	in	r28, 0x3d	; 61
   1692c:	de b7       	in	r29, 0x3e	; 62
   1692e:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <tc_tce0_ccc_callback>
   16932:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <tc_tce0_ccc_callback+0x1>
   16936:	89 2b       	or	r24, r25
   16938:	31 f0       	breq	.+12     	; 0x16946 <__vector_51+0x4a>
   1693a:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <tc_tce0_ccc_callback>
   1693e:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <tc_tce0_ccc_callback+0x1>
   16942:	fc 01       	movw	r30, r24
   16944:	19 95       	eicall
   16946:	00 00       	nop
   16948:	df 91       	pop	r29
   1694a:	cf 91       	pop	r28
   1694c:	ff 91       	pop	r31
   1694e:	ef 91       	pop	r30
   16950:	bf 91       	pop	r27
   16952:	af 91       	pop	r26
   16954:	9f 91       	pop	r25
   16956:	8f 91       	pop	r24
   16958:	7f 91       	pop	r23
   1695a:	6f 91       	pop	r22
   1695c:	5f 91       	pop	r21
   1695e:	4f 91       	pop	r20
   16960:	3f 91       	pop	r19
   16962:	2f 91       	pop	r18
   16964:	0f 90       	pop	r0
   16966:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1696a:	0f 90       	pop	r0
   1696c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16970:	0f 90       	pop	r0
   16972:	1f 90       	pop	r1
   16974:	18 95       	reti

00016976 <__vector_52>:
   16976:	1f 92       	push	r1
   16978:	0f 92       	push	r0
   1697a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1697e:	0f 92       	push	r0
   16980:	11 24       	eor	r1, r1
   16982:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16986:	0f 92       	push	r0
   16988:	2f 93       	push	r18
   1698a:	3f 93       	push	r19
   1698c:	4f 93       	push	r20
   1698e:	5f 93       	push	r21
   16990:	6f 93       	push	r22
   16992:	7f 93       	push	r23
   16994:	8f 93       	push	r24
   16996:	9f 93       	push	r25
   16998:	af 93       	push	r26
   1699a:	bf 93       	push	r27
   1699c:	ef 93       	push	r30
   1699e:	ff 93       	push	r31
   169a0:	cf 93       	push	r28
   169a2:	df 93       	push	r29
   169a4:	cd b7       	in	r28, 0x3d	; 61
   169a6:	de b7       	in	r29, 0x3e	; 62
   169a8:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <tc_tce0_ccd_callback>
   169ac:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <tc_tce0_ccd_callback+0x1>
   169b0:	89 2b       	or	r24, r25
   169b2:	31 f0       	breq	.+12     	; 0x169c0 <__vector_52+0x4a>
   169b4:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <tc_tce0_ccd_callback>
   169b8:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <tc_tce0_ccd_callback+0x1>
   169bc:	fc 01       	movw	r30, r24
   169be:	19 95       	eicall
   169c0:	00 00       	nop
   169c2:	df 91       	pop	r29
   169c4:	cf 91       	pop	r28
   169c6:	ff 91       	pop	r31
   169c8:	ef 91       	pop	r30
   169ca:	bf 91       	pop	r27
   169cc:	af 91       	pop	r26
   169ce:	9f 91       	pop	r25
   169d0:	8f 91       	pop	r24
   169d2:	7f 91       	pop	r23
   169d4:	6f 91       	pop	r22
   169d6:	5f 91       	pop	r21
   169d8:	4f 91       	pop	r20
   169da:	3f 91       	pop	r19
   169dc:	2f 91       	pop	r18
   169de:	0f 90       	pop	r0
   169e0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   169e4:	0f 90       	pop	r0
   169e6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   169ea:	0f 90       	pop	r0
   169ec:	1f 90       	pop	r1
   169ee:	18 95       	reti

000169f0 <__vector_53>:
   169f0:	1f 92       	push	r1
   169f2:	0f 92       	push	r0
   169f4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   169f8:	0f 92       	push	r0
   169fa:	11 24       	eor	r1, r1
   169fc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16a00:	0f 92       	push	r0
   16a02:	2f 93       	push	r18
   16a04:	3f 93       	push	r19
   16a06:	4f 93       	push	r20
   16a08:	5f 93       	push	r21
   16a0a:	6f 93       	push	r22
   16a0c:	7f 93       	push	r23
   16a0e:	8f 93       	push	r24
   16a10:	9f 93       	push	r25
   16a12:	af 93       	push	r26
   16a14:	bf 93       	push	r27
   16a16:	ef 93       	push	r30
   16a18:	ff 93       	push	r31
   16a1a:	cf 93       	push	r28
   16a1c:	df 93       	push	r29
   16a1e:	cd b7       	in	r28, 0x3d	; 61
   16a20:	de b7       	in	r29, 0x3e	; 62
   16a22:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <tc_tce1_ovf_callback>
   16a26:	90 91 6d 24 	lds	r25, 0x246D	; 0x80246d <tc_tce1_ovf_callback+0x1>
   16a2a:	89 2b       	or	r24, r25
   16a2c:	31 f0       	breq	.+12     	; 0x16a3a <__vector_53+0x4a>
   16a2e:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <tc_tce1_ovf_callback>
   16a32:	90 91 6d 24 	lds	r25, 0x246D	; 0x80246d <tc_tce1_ovf_callback+0x1>
   16a36:	fc 01       	movw	r30, r24
   16a38:	19 95       	eicall
   16a3a:	00 00       	nop
   16a3c:	df 91       	pop	r29
   16a3e:	cf 91       	pop	r28
   16a40:	ff 91       	pop	r31
   16a42:	ef 91       	pop	r30
   16a44:	bf 91       	pop	r27
   16a46:	af 91       	pop	r26
   16a48:	9f 91       	pop	r25
   16a4a:	8f 91       	pop	r24
   16a4c:	7f 91       	pop	r23
   16a4e:	6f 91       	pop	r22
   16a50:	5f 91       	pop	r21
   16a52:	4f 91       	pop	r20
   16a54:	3f 91       	pop	r19
   16a56:	2f 91       	pop	r18
   16a58:	0f 90       	pop	r0
   16a5a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16a5e:	0f 90       	pop	r0
   16a60:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16a64:	0f 90       	pop	r0
   16a66:	1f 90       	pop	r1
   16a68:	18 95       	reti

00016a6a <__vector_54>:
   16a6a:	1f 92       	push	r1
   16a6c:	0f 92       	push	r0
   16a6e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16a72:	0f 92       	push	r0
   16a74:	11 24       	eor	r1, r1
   16a76:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16a7a:	0f 92       	push	r0
   16a7c:	2f 93       	push	r18
   16a7e:	3f 93       	push	r19
   16a80:	4f 93       	push	r20
   16a82:	5f 93       	push	r21
   16a84:	6f 93       	push	r22
   16a86:	7f 93       	push	r23
   16a88:	8f 93       	push	r24
   16a8a:	9f 93       	push	r25
   16a8c:	af 93       	push	r26
   16a8e:	bf 93       	push	r27
   16a90:	ef 93       	push	r30
   16a92:	ff 93       	push	r31
   16a94:	cf 93       	push	r28
   16a96:	df 93       	push	r29
   16a98:	cd b7       	in	r28, 0x3d	; 61
   16a9a:	de b7       	in	r29, 0x3e	; 62
   16a9c:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <tc_tce1_err_callback>
   16aa0:	90 91 6f 24 	lds	r25, 0x246F	; 0x80246f <tc_tce1_err_callback+0x1>
   16aa4:	89 2b       	or	r24, r25
   16aa6:	31 f0       	breq	.+12     	; 0x16ab4 <__vector_54+0x4a>
   16aa8:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <tc_tce1_err_callback>
   16aac:	90 91 6f 24 	lds	r25, 0x246F	; 0x80246f <tc_tce1_err_callback+0x1>
   16ab0:	fc 01       	movw	r30, r24
   16ab2:	19 95       	eicall
   16ab4:	00 00       	nop
   16ab6:	df 91       	pop	r29
   16ab8:	cf 91       	pop	r28
   16aba:	ff 91       	pop	r31
   16abc:	ef 91       	pop	r30
   16abe:	bf 91       	pop	r27
   16ac0:	af 91       	pop	r26
   16ac2:	9f 91       	pop	r25
   16ac4:	8f 91       	pop	r24
   16ac6:	7f 91       	pop	r23
   16ac8:	6f 91       	pop	r22
   16aca:	5f 91       	pop	r21
   16acc:	4f 91       	pop	r20
   16ace:	3f 91       	pop	r19
   16ad0:	2f 91       	pop	r18
   16ad2:	0f 90       	pop	r0
   16ad4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16ad8:	0f 90       	pop	r0
   16ada:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16ade:	0f 90       	pop	r0
   16ae0:	1f 90       	pop	r1
   16ae2:	18 95       	reti

00016ae4 <__vector_55>:
   16ae4:	1f 92       	push	r1
   16ae6:	0f 92       	push	r0
   16ae8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16aec:	0f 92       	push	r0
   16aee:	11 24       	eor	r1, r1
   16af0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16af4:	0f 92       	push	r0
   16af6:	2f 93       	push	r18
   16af8:	3f 93       	push	r19
   16afa:	4f 93       	push	r20
   16afc:	5f 93       	push	r21
   16afe:	6f 93       	push	r22
   16b00:	7f 93       	push	r23
   16b02:	8f 93       	push	r24
   16b04:	9f 93       	push	r25
   16b06:	af 93       	push	r26
   16b08:	bf 93       	push	r27
   16b0a:	ef 93       	push	r30
   16b0c:	ff 93       	push	r31
   16b0e:	cf 93       	push	r28
   16b10:	df 93       	push	r29
   16b12:	cd b7       	in	r28, 0x3d	; 61
   16b14:	de b7       	in	r29, 0x3e	; 62
   16b16:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <tc_tce1_cca_callback>
   16b1a:	90 91 71 24 	lds	r25, 0x2471	; 0x802471 <tc_tce1_cca_callback+0x1>
   16b1e:	89 2b       	or	r24, r25
   16b20:	31 f0       	breq	.+12     	; 0x16b2e <__vector_55+0x4a>
   16b22:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <tc_tce1_cca_callback>
   16b26:	90 91 71 24 	lds	r25, 0x2471	; 0x802471 <tc_tce1_cca_callback+0x1>
   16b2a:	fc 01       	movw	r30, r24
   16b2c:	19 95       	eicall
   16b2e:	00 00       	nop
   16b30:	df 91       	pop	r29
   16b32:	cf 91       	pop	r28
   16b34:	ff 91       	pop	r31
   16b36:	ef 91       	pop	r30
   16b38:	bf 91       	pop	r27
   16b3a:	af 91       	pop	r26
   16b3c:	9f 91       	pop	r25
   16b3e:	8f 91       	pop	r24
   16b40:	7f 91       	pop	r23
   16b42:	6f 91       	pop	r22
   16b44:	5f 91       	pop	r21
   16b46:	4f 91       	pop	r20
   16b48:	3f 91       	pop	r19
   16b4a:	2f 91       	pop	r18
   16b4c:	0f 90       	pop	r0
   16b4e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b52:	0f 90       	pop	r0
   16b54:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16b58:	0f 90       	pop	r0
   16b5a:	1f 90       	pop	r1
   16b5c:	18 95       	reti

00016b5e <__vector_56>:
   16b5e:	1f 92       	push	r1
   16b60:	0f 92       	push	r0
   16b62:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16b66:	0f 92       	push	r0
   16b68:	11 24       	eor	r1, r1
   16b6a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b6e:	0f 92       	push	r0
   16b70:	2f 93       	push	r18
   16b72:	3f 93       	push	r19
   16b74:	4f 93       	push	r20
   16b76:	5f 93       	push	r21
   16b78:	6f 93       	push	r22
   16b7a:	7f 93       	push	r23
   16b7c:	8f 93       	push	r24
   16b7e:	9f 93       	push	r25
   16b80:	af 93       	push	r26
   16b82:	bf 93       	push	r27
   16b84:	ef 93       	push	r30
   16b86:	ff 93       	push	r31
   16b88:	cf 93       	push	r28
   16b8a:	df 93       	push	r29
   16b8c:	cd b7       	in	r28, 0x3d	; 61
   16b8e:	de b7       	in	r29, 0x3e	; 62
   16b90:	80 91 72 24 	lds	r24, 0x2472	; 0x802472 <tc_tce1_ccb_callback>
   16b94:	90 91 73 24 	lds	r25, 0x2473	; 0x802473 <tc_tce1_ccb_callback+0x1>
   16b98:	89 2b       	or	r24, r25
   16b9a:	31 f0       	breq	.+12     	; 0x16ba8 <__vector_56+0x4a>
   16b9c:	80 91 72 24 	lds	r24, 0x2472	; 0x802472 <tc_tce1_ccb_callback>
   16ba0:	90 91 73 24 	lds	r25, 0x2473	; 0x802473 <tc_tce1_ccb_callback+0x1>
   16ba4:	fc 01       	movw	r30, r24
   16ba6:	19 95       	eicall
   16ba8:	00 00       	nop
   16baa:	df 91       	pop	r29
   16bac:	cf 91       	pop	r28
   16bae:	ff 91       	pop	r31
   16bb0:	ef 91       	pop	r30
   16bb2:	bf 91       	pop	r27
   16bb4:	af 91       	pop	r26
   16bb6:	9f 91       	pop	r25
   16bb8:	8f 91       	pop	r24
   16bba:	7f 91       	pop	r23
   16bbc:	6f 91       	pop	r22
   16bbe:	5f 91       	pop	r21
   16bc0:	4f 91       	pop	r20
   16bc2:	3f 91       	pop	r19
   16bc4:	2f 91       	pop	r18
   16bc6:	0f 90       	pop	r0
   16bc8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16bcc:	0f 90       	pop	r0
   16bce:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16bd2:	0f 90       	pop	r0
   16bd4:	1f 90       	pop	r1
   16bd6:	18 95       	reti

00016bd8 <__vector_108>:
   16bd8:	1f 92       	push	r1
   16bda:	0f 92       	push	r0
   16bdc:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16be0:	0f 92       	push	r0
   16be2:	11 24       	eor	r1, r1
   16be4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16be8:	0f 92       	push	r0
   16bea:	2f 93       	push	r18
   16bec:	3f 93       	push	r19
   16bee:	4f 93       	push	r20
   16bf0:	5f 93       	push	r21
   16bf2:	6f 93       	push	r22
   16bf4:	7f 93       	push	r23
   16bf6:	8f 93       	push	r24
   16bf8:	9f 93       	push	r25
   16bfa:	af 93       	push	r26
   16bfc:	bf 93       	push	r27
   16bfe:	ef 93       	push	r30
   16c00:	ff 93       	push	r31
   16c02:	cf 93       	push	r28
   16c04:	df 93       	push	r29
   16c06:	cd b7       	in	r28, 0x3d	; 61
   16c08:	de b7       	in	r29, 0x3e	; 62
   16c0a:	80 91 74 24 	lds	r24, 0x2474	; 0x802474 <tc_tcf0_ovf_callback>
   16c0e:	90 91 75 24 	lds	r25, 0x2475	; 0x802475 <tc_tcf0_ovf_callback+0x1>
   16c12:	89 2b       	or	r24, r25
   16c14:	31 f0       	breq	.+12     	; 0x16c22 <__vector_108+0x4a>
   16c16:	80 91 74 24 	lds	r24, 0x2474	; 0x802474 <tc_tcf0_ovf_callback>
   16c1a:	90 91 75 24 	lds	r25, 0x2475	; 0x802475 <tc_tcf0_ovf_callback+0x1>
   16c1e:	fc 01       	movw	r30, r24
   16c20:	19 95       	eicall
   16c22:	00 00       	nop
   16c24:	df 91       	pop	r29
   16c26:	cf 91       	pop	r28
   16c28:	ff 91       	pop	r31
   16c2a:	ef 91       	pop	r30
   16c2c:	bf 91       	pop	r27
   16c2e:	af 91       	pop	r26
   16c30:	9f 91       	pop	r25
   16c32:	8f 91       	pop	r24
   16c34:	7f 91       	pop	r23
   16c36:	6f 91       	pop	r22
   16c38:	5f 91       	pop	r21
   16c3a:	4f 91       	pop	r20
   16c3c:	3f 91       	pop	r19
   16c3e:	2f 91       	pop	r18
   16c40:	0f 90       	pop	r0
   16c42:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16c46:	0f 90       	pop	r0
   16c48:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16c4c:	0f 90       	pop	r0
   16c4e:	1f 90       	pop	r1
   16c50:	18 95       	reti

00016c52 <__vector_109>:
   16c52:	1f 92       	push	r1
   16c54:	0f 92       	push	r0
   16c56:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16c5a:	0f 92       	push	r0
   16c5c:	11 24       	eor	r1, r1
   16c5e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16c62:	0f 92       	push	r0
   16c64:	2f 93       	push	r18
   16c66:	3f 93       	push	r19
   16c68:	4f 93       	push	r20
   16c6a:	5f 93       	push	r21
   16c6c:	6f 93       	push	r22
   16c6e:	7f 93       	push	r23
   16c70:	8f 93       	push	r24
   16c72:	9f 93       	push	r25
   16c74:	af 93       	push	r26
   16c76:	bf 93       	push	r27
   16c78:	ef 93       	push	r30
   16c7a:	ff 93       	push	r31
   16c7c:	cf 93       	push	r28
   16c7e:	df 93       	push	r29
   16c80:	cd b7       	in	r28, 0x3d	; 61
   16c82:	de b7       	in	r29, 0x3e	; 62
   16c84:	80 91 76 24 	lds	r24, 0x2476	; 0x802476 <tc_tcf0_err_callback>
   16c88:	90 91 77 24 	lds	r25, 0x2477	; 0x802477 <tc_tcf0_err_callback+0x1>
   16c8c:	89 2b       	or	r24, r25
   16c8e:	31 f0       	breq	.+12     	; 0x16c9c <__vector_109+0x4a>
   16c90:	80 91 76 24 	lds	r24, 0x2476	; 0x802476 <tc_tcf0_err_callback>
   16c94:	90 91 77 24 	lds	r25, 0x2477	; 0x802477 <tc_tcf0_err_callback+0x1>
   16c98:	fc 01       	movw	r30, r24
   16c9a:	19 95       	eicall
   16c9c:	00 00       	nop
   16c9e:	df 91       	pop	r29
   16ca0:	cf 91       	pop	r28
   16ca2:	ff 91       	pop	r31
   16ca4:	ef 91       	pop	r30
   16ca6:	bf 91       	pop	r27
   16ca8:	af 91       	pop	r26
   16caa:	9f 91       	pop	r25
   16cac:	8f 91       	pop	r24
   16cae:	7f 91       	pop	r23
   16cb0:	6f 91       	pop	r22
   16cb2:	5f 91       	pop	r21
   16cb4:	4f 91       	pop	r20
   16cb6:	3f 91       	pop	r19
   16cb8:	2f 91       	pop	r18
   16cba:	0f 90       	pop	r0
   16cbc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16cc0:	0f 90       	pop	r0
   16cc2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16cc6:	0f 90       	pop	r0
   16cc8:	1f 90       	pop	r1
   16cca:	18 95       	reti

00016ccc <__vector_110>:
   16ccc:	1f 92       	push	r1
   16cce:	0f 92       	push	r0
   16cd0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16cd4:	0f 92       	push	r0
   16cd6:	11 24       	eor	r1, r1
   16cd8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16cdc:	0f 92       	push	r0
   16cde:	2f 93       	push	r18
   16ce0:	3f 93       	push	r19
   16ce2:	4f 93       	push	r20
   16ce4:	5f 93       	push	r21
   16ce6:	6f 93       	push	r22
   16ce8:	7f 93       	push	r23
   16cea:	8f 93       	push	r24
   16cec:	9f 93       	push	r25
   16cee:	af 93       	push	r26
   16cf0:	bf 93       	push	r27
   16cf2:	ef 93       	push	r30
   16cf4:	ff 93       	push	r31
   16cf6:	cf 93       	push	r28
   16cf8:	df 93       	push	r29
   16cfa:	cd b7       	in	r28, 0x3d	; 61
   16cfc:	de b7       	in	r29, 0x3e	; 62
   16cfe:	80 91 78 24 	lds	r24, 0x2478	; 0x802478 <tc_tcf0_cca_callback>
   16d02:	90 91 79 24 	lds	r25, 0x2479	; 0x802479 <tc_tcf0_cca_callback+0x1>
   16d06:	89 2b       	or	r24, r25
   16d08:	31 f0       	breq	.+12     	; 0x16d16 <__vector_110+0x4a>
   16d0a:	80 91 78 24 	lds	r24, 0x2478	; 0x802478 <tc_tcf0_cca_callback>
   16d0e:	90 91 79 24 	lds	r25, 0x2479	; 0x802479 <tc_tcf0_cca_callback+0x1>
   16d12:	fc 01       	movw	r30, r24
   16d14:	19 95       	eicall
   16d16:	00 00       	nop
   16d18:	df 91       	pop	r29
   16d1a:	cf 91       	pop	r28
   16d1c:	ff 91       	pop	r31
   16d1e:	ef 91       	pop	r30
   16d20:	bf 91       	pop	r27
   16d22:	af 91       	pop	r26
   16d24:	9f 91       	pop	r25
   16d26:	8f 91       	pop	r24
   16d28:	7f 91       	pop	r23
   16d2a:	6f 91       	pop	r22
   16d2c:	5f 91       	pop	r21
   16d2e:	4f 91       	pop	r20
   16d30:	3f 91       	pop	r19
   16d32:	2f 91       	pop	r18
   16d34:	0f 90       	pop	r0
   16d36:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16d3a:	0f 90       	pop	r0
   16d3c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d40:	0f 90       	pop	r0
   16d42:	1f 90       	pop	r1
   16d44:	18 95       	reti

00016d46 <__vector_111>:
   16d46:	1f 92       	push	r1
   16d48:	0f 92       	push	r0
   16d4a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d4e:	0f 92       	push	r0
   16d50:	11 24       	eor	r1, r1
   16d52:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16d56:	0f 92       	push	r0
   16d58:	2f 93       	push	r18
   16d5a:	3f 93       	push	r19
   16d5c:	4f 93       	push	r20
   16d5e:	5f 93       	push	r21
   16d60:	6f 93       	push	r22
   16d62:	7f 93       	push	r23
   16d64:	8f 93       	push	r24
   16d66:	9f 93       	push	r25
   16d68:	af 93       	push	r26
   16d6a:	bf 93       	push	r27
   16d6c:	ef 93       	push	r30
   16d6e:	ff 93       	push	r31
   16d70:	cf 93       	push	r28
   16d72:	df 93       	push	r29
   16d74:	cd b7       	in	r28, 0x3d	; 61
   16d76:	de b7       	in	r29, 0x3e	; 62
   16d78:	80 91 7a 24 	lds	r24, 0x247A	; 0x80247a <tc_tcf0_ccb_callback>
   16d7c:	90 91 7b 24 	lds	r25, 0x247B	; 0x80247b <tc_tcf0_ccb_callback+0x1>
   16d80:	89 2b       	or	r24, r25
   16d82:	31 f0       	breq	.+12     	; 0x16d90 <__vector_111+0x4a>
   16d84:	80 91 7a 24 	lds	r24, 0x247A	; 0x80247a <tc_tcf0_ccb_callback>
   16d88:	90 91 7b 24 	lds	r25, 0x247B	; 0x80247b <tc_tcf0_ccb_callback+0x1>
   16d8c:	fc 01       	movw	r30, r24
   16d8e:	19 95       	eicall
   16d90:	00 00       	nop
   16d92:	df 91       	pop	r29
   16d94:	cf 91       	pop	r28
   16d96:	ff 91       	pop	r31
   16d98:	ef 91       	pop	r30
   16d9a:	bf 91       	pop	r27
   16d9c:	af 91       	pop	r26
   16d9e:	9f 91       	pop	r25
   16da0:	8f 91       	pop	r24
   16da2:	7f 91       	pop	r23
   16da4:	6f 91       	pop	r22
   16da6:	5f 91       	pop	r21
   16da8:	4f 91       	pop	r20
   16daa:	3f 91       	pop	r19
   16dac:	2f 91       	pop	r18
   16dae:	0f 90       	pop	r0
   16db0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16db4:	0f 90       	pop	r0
   16db6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16dba:	0f 90       	pop	r0
   16dbc:	1f 90       	pop	r1
   16dbe:	18 95       	reti

00016dc0 <__vector_112>:
   16dc0:	1f 92       	push	r1
   16dc2:	0f 92       	push	r0
   16dc4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16dc8:	0f 92       	push	r0
   16dca:	11 24       	eor	r1, r1
   16dcc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16dd0:	0f 92       	push	r0
   16dd2:	2f 93       	push	r18
   16dd4:	3f 93       	push	r19
   16dd6:	4f 93       	push	r20
   16dd8:	5f 93       	push	r21
   16dda:	6f 93       	push	r22
   16ddc:	7f 93       	push	r23
   16dde:	8f 93       	push	r24
   16de0:	9f 93       	push	r25
   16de2:	af 93       	push	r26
   16de4:	bf 93       	push	r27
   16de6:	ef 93       	push	r30
   16de8:	ff 93       	push	r31
   16dea:	cf 93       	push	r28
   16dec:	df 93       	push	r29
   16dee:	cd b7       	in	r28, 0x3d	; 61
   16df0:	de b7       	in	r29, 0x3e	; 62
   16df2:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <tc_tcf0_ccc_callback>
   16df6:	90 91 7d 24 	lds	r25, 0x247D	; 0x80247d <tc_tcf0_ccc_callback+0x1>
   16dfa:	89 2b       	or	r24, r25
   16dfc:	31 f0       	breq	.+12     	; 0x16e0a <__vector_112+0x4a>
   16dfe:	80 91 7c 24 	lds	r24, 0x247C	; 0x80247c <tc_tcf0_ccc_callback>
   16e02:	90 91 7d 24 	lds	r25, 0x247D	; 0x80247d <tc_tcf0_ccc_callback+0x1>
   16e06:	fc 01       	movw	r30, r24
   16e08:	19 95       	eicall
   16e0a:	00 00       	nop
   16e0c:	df 91       	pop	r29
   16e0e:	cf 91       	pop	r28
   16e10:	ff 91       	pop	r31
   16e12:	ef 91       	pop	r30
   16e14:	bf 91       	pop	r27
   16e16:	af 91       	pop	r26
   16e18:	9f 91       	pop	r25
   16e1a:	8f 91       	pop	r24
   16e1c:	7f 91       	pop	r23
   16e1e:	6f 91       	pop	r22
   16e20:	5f 91       	pop	r21
   16e22:	4f 91       	pop	r20
   16e24:	3f 91       	pop	r19
   16e26:	2f 91       	pop	r18
   16e28:	0f 90       	pop	r0
   16e2a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16e2e:	0f 90       	pop	r0
   16e30:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16e34:	0f 90       	pop	r0
   16e36:	1f 90       	pop	r1
   16e38:	18 95       	reti

00016e3a <__vector_113>:
   16e3a:	1f 92       	push	r1
   16e3c:	0f 92       	push	r0
   16e3e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16e42:	0f 92       	push	r0
   16e44:	11 24       	eor	r1, r1
   16e46:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16e4a:	0f 92       	push	r0
   16e4c:	2f 93       	push	r18
   16e4e:	3f 93       	push	r19
   16e50:	4f 93       	push	r20
   16e52:	5f 93       	push	r21
   16e54:	6f 93       	push	r22
   16e56:	7f 93       	push	r23
   16e58:	8f 93       	push	r24
   16e5a:	9f 93       	push	r25
   16e5c:	af 93       	push	r26
   16e5e:	bf 93       	push	r27
   16e60:	ef 93       	push	r30
   16e62:	ff 93       	push	r31
   16e64:	cf 93       	push	r28
   16e66:	df 93       	push	r29
   16e68:	cd b7       	in	r28, 0x3d	; 61
   16e6a:	de b7       	in	r29, 0x3e	; 62
   16e6c:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <tc_tcf0_ccd_callback>
   16e70:	90 91 7f 24 	lds	r25, 0x247F	; 0x80247f <tc_tcf0_ccd_callback+0x1>
   16e74:	89 2b       	or	r24, r25
   16e76:	31 f0       	breq	.+12     	; 0x16e84 <__vector_113+0x4a>
   16e78:	80 91 7e 24 	lds	r24, 0x247E	; 0x80247e <tc_tcf0_ccd_callback>
   16e7c:	90 91 7f 24 	lds	r25, 0x247F	; 0x80247f <tc_tcf0_ccd_callback+0x1>
   16e80:	fc 01       	movw	r30, r24
   16e82:	19 95       	eicall
   16e84:	00 00       	nop
   16e86:	df 91       	pop	r29
   16e88:	cf 91       	pop	r28
   16e8a:	ff 91       	pop	r31
   16e8c:	ef 91       	pop	r30
   16e8e:	bf 91       	pop	r27
   16e90:	af 91       	pop	r26
   16e92:	9f 91       	pop	r25
   16e94:	8f 91       	pop	r24
   16e96:	7f 91       	pop	r23
   16e98:	6f 91       	pop	r22
   16e9a:	5f 91       	pop	r21
   16e9c:	4f 91       	pop	r20
   16e9e:	3f 91       	pop	r19
   16ea0:	2f 91       	pop	r18
   16ea2:	0f 90       	pop	r0
   16ea4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16ea8:	0f 90       	pop	r0
   16eaa:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16eae:	0f 90       	pop	r0
   16eb0:	1f 90       	pop	r1
   16eb2:	18 95       	reti

00016eb4 <tc_enable>:
   16eb4:	cf 93       	push	r28
   16eb6:	df 93       	push	r29
   16eb8:	00 d0       	rcall	.+0      	; 0x16eba <tc_enable+0x6>
   16eba:	cd b7       	in	r28, 0x3d	; 61
   16ebc:	de b7       	in	r29, 0x3e	; 62
   16ebe:	8a 83       	std	Y+2, r24	; 0x02
   16ec0:	9b 83       	std	Y+3, r25	; 0x03
   16ec2:	0e 94 7e ae 	call	0x15cfc	; 0x15cfc <cpu_irq_save>
   16ec6:	89 83       	std	Y+1, r24	; 0x01
   16ec8:	8a 81       	ldd	r24, Y+2	; 0x02
   16eca:	9b 81       	ldd	r25, Y+3	; 0x03
   16ecc:	81 15       	cp	r24, r1
   16ece:	98 40       	sbci	r25, 0x08	; 8
   16ed0:	49 f4       	brne	.+18     	; 0x16ee4 <tc_enable+0x30>
   16ed2:	61 e0       	ldi	r22, 0x01	; 1
   16ed4:	83 e0       	ldi	r24, 0x03	; 3
   16ed6:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16eda:	64 e0       	ldi	r22, 0x04	; 4
   16edc:	83 e0       	ldi	r24, 0x03	; 3
   16ede:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16ee2:	58 c0       	rjmp	.+176    	; 0x16f94 <tc_enable+0xe0>
   16ee4:	8a 81       	ldd	r24, Y+2	; 0x02
   16ee6:	9b 81       	ldd	r25, Y+3	; 0x03
   16ee8:	80 34       	cpi	r24, 0x40	; 64
   16eea:	98 40       	sbci	r25, 0x08	; 8
   16eec:	49 f4       	brne	.+18     	; 0x16f00 <tc_enable+0x4c>
   16eee:	62 e0       	ldi	r22, 0x02	; 2
   16ef0:	83 e0       	ldi	r24, 0x03	; 3
   16ef2:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16ef6:	64 e0       	ldi	r22, 0x04	; 4
   16ef8:	83 e0       	ldi	r24, 0x03	; 3
   16efa:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16efe:	4a c0       	rjmp	.+148    	; 0x16f94 <tc_enable+0xe0>
   16f00:	8a 81       	ldd	r24, Y+2	; 0x02
   16f02:	9b 81       	ldd	r25, Y+3	; 0x03
   16f04:	81 15       	cp	r24, r1
   16f06:	99 40       	sbci	r25, 0x09	; 9
   16f08:	49 f4       	brne	.+18     	; 0x16f1c <tc_enable+0x68>
   16f0a:	61 e0       	ldi	r22, 0x01	; 1
   16f0c:	84 e0       	ldi	r24, 0x04	; 4
   16f0e:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f12:	64 e0       	ldi	r22, 0x04	; 4
   16f14:	84 e0       	ldi	r24, 0x04	; 4
   16f16:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f1a:	3c c0       	rjmp	.+120    	; 0x16f94 <tc_enable+0xe0>
   16f1c:	8a 81       	ldd	r24, Y+2	; 0x02
   16f1e:	9b 81       	ldd	r25, Y+3	; 0x03
   16f20:	80 34       	cpi	r24, 0x40	; 64
   16f22:	99 40       	sbci	r25, 0x09	; 9
   16f24:	49 f4       	brne	.+18     	; 0x16f38 <tc_enable+0x84>
   16f26:	62 e0       	ldi	r22, 0x02	; 2
   16f28:	84 e0       	ldi	r24, 0x04	; 4
   16f2a:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f2e:	64 e0       	ldi	r22, 0x04	; 4
   16f30:	84 e0       	ldi	r24, 0x04	; 4
   16f32:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f36:	2e c0       	rjmp	.+92     	; 0x16f94 <tc_enable+0xe0>
   16f38:	8a 81       	ldd	r24, Y+2	; 0x02
   16f3a:	9b 81       	ldd	r25, Y+3	; 0x03
   16f3c:	81 15       	cp	r24, r1
   16f3e:	9a 40       	sbci	r25, 0x0A	; 10
   16f40:	49 f4       	brne	.+18     	; 0x16f54 <tc_enable+0xa0>
   16f42:	61 e0       	ldi	r22, 0x01	; 1
   16f44:	85 e0       	ldi	r24, 0x05	; 5
   16f46:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f4a:	64 e0       	ldi	r22, 0x04	; 4
   16f4c:	85 e0       	ldi	r24, 0x05	; 5
   16f4e:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f52:	20 c0       	rjmp	.+64     	; 0x16f94 <tc_enable+0xe0>
   16f54:	8a 81       	ldd	r24, Y+2	; 0x02
   16f56:	9b 81       	ldd	r25, Y+3	; 0x03
   16f58:	80 34       	cpi	r24, 0x40	; 64
   16f5a:	9a 40       	sbci	r25, 0x0A	; 10
   16f5c:	49 f4       	brne	.+18     	; 0x16f70 <tc_enable+0xbc>
   16f5e:	62 e0       	ldi	r22, 0x02	; 2
   16f60:	85 e0       	ldi	r24, 0x05	; 5
   16f62:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f66:	64 e0       	ldi	r22, 0x04	; 4
   16f68:	85 e0       	ldi	r24, 0x05	; 5
   16f6a:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f6e:	12 c0       	rjmp	.+36     	; 0x16f94 <tc_enable+0xe0>
   16f70:	8a 81       	ldd	r24, Y+2	; 0x02
   16f72:	9b 81       	ldd	r25, Y+3	; 0x03
   16f74:	81 15       	cp	r24, r1
   16f76:	9b 40       	sbci	r25, 0x0B	; 11
   16f78:	49 f4       	brne	.+18     	; 0x16f8c <tc_enable+0xd8>
   16f7a:	61 e0       	ldi	r22, 0x01	; 1
   16f7c:	86 e0       	ldi	r24, 0x06	; 6
   16f7e:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f82:	64 e0       	ldi	r22, 0x04	; 4
   16f84:	86 e0       	ldi	r24, 0x06	; 6
   16f86:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>
   16f8a:	04 c0       	rjmp	.+8      	; 0x16f94 <tc_enable+0xe0>
   16f8c:	89 81       	ldd	r24, Y+1	; 0x01
   16f8e:	0e 94 8e ae 	call	0x15d1c	; 0x15d1c <cpu_irq_restore>
   16f92:	06 c0       	rjmp	.+12     	; 0x16fa0 <tc_enable+0xec>
   16f94:	81 e0       	ldi	r24, 0x01	; 1
   16f96:	0e 94 9e ae 	call	0x15d3c	; 0x15d3c <sleepmgr_lock_mode>
   16f9a:	89 81       	ldd	r24, Y+1	; 0x01
   16f9c:	0e 94 8e ae 	call	0x15d1c	; 0x15d1c <cpu_irq_restore>
   16fa0:	23 96       	adiw	r28, 0x03	; 3
   16fa2:	cd bf       	out	0x3d, r28	; 61
   16fa4:	de bf       	out	0x3e, r29	; 62
   16fa6:	df 91       	pop	r29
   16fa8:	cf 91       	pop	r28
   16faa:	08 95       	ret

00016fac <tc_set_overflow_interrupt_callback>:
   16fac:	cf 93       	push	r28
   16fae:	df 93       	push	r29
   16fb0:	00 d0       	rcall	.+0      	; 0x16fb2 <tc_set_overflow_interrupt_callback+0x6>
   16fb2:	1f 92       	push	r1
   16fb4:	cd b7       	in	r28, 0x3d	; 61
   16fb6:	de b7       	in	r29, 0x3e	; 62
   16fb8:	89 83       	std	Y+1, r24	; 0x01
   16fba:	9a 83       	std	Y+2, r25	; 0x02
   16fbc:	6b 83       	std	Y+3, r22	; 0x03
   16fbe:	7c 83       	std	Y+4, r23	; 0x04
   16fc0:	89 81       	ldd	r24, Y+1	; 0x01
   16fc2:	9a 81       	ldd	r25, Y+2	; 0x02
   16fc4:	81 15       	cp	r24, r1
   16fc6:	98 40       	sbci	r25, 0x08	; 8
   16fc8:	39 f4       	brne	.+14     	; 0x16fd8 <tc_set_overflow_interrupt_callback+0x2c>
   16fca:	8b 81       	ldd	r24, Y+3	; 0x03
   16fcc:	9c 81       	ldd	r25, Y+4	; 0x04
   16fce:	80 93 38 24 	sts	0x2438, r24	; 0x802438 <tc_tcc0_ovf_callback>
   16fd2:	90 93 39 24 	sts	0x2439, r25	; 0x802439 <tc_tcc0_ovf_callback+0x1>
   16fd6:	47 c0       	rjmp	.+142    	; 0x17066 <tc_set_overflow_interrupt_callback+0xba>
   16fd8:	89 81       	ldd	r24, Y+1	; 0x01
   16fda:	9a 81       	ldd	r25, Y+2	; 0x02
   16fdc:	80 34       	cpi	r24, 0x40	; 64
   16fde:	98 40       	sbci	r25, 0x08	; 8
   16fe0:	39 f4       	brne	.+14     	; 0x16ff0 <tc_set_overflow_interrupt_callback+0x44>
   16fe2:	8b 81       	ldd	r24, Y+3	; 0x03
   16fe4:	9c 81       	ldd	r25, Y+4	; 0x04
   16fe6:	80 93 44 24 	sts	0x2444, r24	; 0x802444 <tc_tcc1_ovf_callback>
   16fea:	90 93 45 24 	sts	0x2445, r25	; 0x802445 <tc_tcc1_ovf_callback+0x1>
   16fee:	3b c0       	rjmp	.+118    	; 0x17066 <tc_set_overflow_interrupt_callback+0xba>
   16ff0:	89 81       	ldd	r24, Y+1	; 0x01
   16ff2:	9a 81       	ldd	r25, Y+2	; 0x02
   16ff4:	81 15       	cp	r24, r1
   16ff6:	99 40       	sbci	r25, 0x09	; 9
   16ff8:	39 f4       	brne	.+14     	; 0x17008 <tc_set_overflow_interrupt_callback+0x5c>
   16ffa:	8b 81       	ldd	r24, Y+3	; 0x03
   16ffc:	9c 81       	ldd	r25, Y+4	; 0x04
   16ffe:	80 93 4c 24 	sts	0x244C, r24	; 0x80244c <tc_tcd0_ovf_callback>
   17002:	90 93 4d 24 	sts	0x244D, r25	; 0x80244d <tc_tcd0_ovf_callback+0x1>
   17006:	2f c0       	rjmp	.+94     	; 0x17066 <tc_set_overflow_interrupt_callback+0xba>
   17008:	89 81       	ldd	r24, Y+1	; 0x01
   1700a:	9a 81       	ldd	r25, Y+2	; 0x02
   1700c:	80 34       	cpi	r24, 0x40	; 64
   1700e:	99 40       	sbci	r25, 0x09	; 9
   17010:	39 f4       	brne	.+14     	; 0x17020 <tc_set_overflow_interrupt_callback+0x74>
   17012:	8b 81       	ldd	r24, Y+3	; 0x03
   17014:	9c 81       	ldd	r25, Y+4	; 0x04
   17016:	80 93 58 24 	sts	0x2458, r24	; 0x802458 <tc_tcd1_ovf_callback>
   1701a:	90 93 59 24 	sts	0x2459, r25	; 0x802459 <tc_tcd1_ovf_callback+0x1>
   1701e:	23 c0       	rjmp	.+70     	; 0x17066 <tc_set_overflow_interrupt_callback+0xba>
   17020:	89 81       	ldd	r24, Y+1	; 0x01
   17022:	9a 81       	ldd	r25, Y+2	; 0x02
   17024:	81 15       	cp	r24, r1
   17026:	9a 40       	sbci	r25, 0x0A	; 10
   17028:	39 f4       	brne	.+14     	; 0x17038 <tc_set_overflow_interrupt_callback+0x8c>
   1702a:	8b 81       	ldd	r24, Y+3	; 0x03
   1702c:	9c 81       	ldd	r25, Y+4	; 0x04
   1702e:	80 93 60 24 	sts	0x2460, r24	; 0x802460 <tc_tce0_ovf_callback>
   17032:	90 93 61 24 	sts	0x2461, r25	; 0x802461 <tc_tce0_ovf_callback+0x1>
   17036:	17 c0       	rjmp	.+46     	; 0x17066 <tc_set_overflow_interrupt_callback+0xba>
   17038:	89 81       	ldd	r24, Y+1	; 0x01
   1703a:	9a 81       	ldd	r25, Y+2	; 0x02
   1703c:	80 34       	cpi	r24, 0x40	; 64
   1703e:	9a 40       	sbci	r25, 0x0A	; 10
   17040:	39 f4       	brne	.+14     	; 0x17050 <tc_set_overflow_interrupt_callback+0xa4>
   17042:	8b 81       	ldd	r24, Y+3	; 0x03
   17044:	9c 81       	ldd	r25, Y+4	; 0x04
   17046:	80 93 6c 24 	sts	0x246C, r24	; 0x80246c <tc_tce1_ovf_callback>
   1704a:	90 93 6d 24 	sts	0x246D, r25	; 0x80246d <tc_tce1_ovf_callback+0x1>
   1704e:	0b c0       	rjmp	.+22     	; 0x17066 <tc_set_overflow_interrupt_callback+0xba>
   17050:	89 81       	ldd	r24, Y+1	; 0x01
   17052:	9a 81       	ldd	r25, Y+2	; 0x02
   17054:	81 15       	cp	r24, r1
   17056:	9b 40       	sbci	r25, 0x0B	; 11
   17058:	31 f4       	brne	.+12     	; 0x17066 <tc_set_overflow_interrupt_callback+0xba>
   1705a:	8b 81       	ldd	r24, Y+3	; 0x03
   1705c:	9c 81       	ldd	r25, Y+4	; 0x04
   1705e:	80 93 74 24 	sts	0x2474, r24	; 0x802474 <tc_tcf0_ovf_callback>
   17062:	90 93 75 24 	sts	0x2475, r25	; 0x802475 <tc_tcf0_ovf_callback+0x1>
   17066:	00 00       	nop
   17068:	24 96       	adiw	r28, 0x04	; 4
   1706a:	cd bf       	out	0x3d, r28	; 61
   1706c:	de bf       	out	0x3e, r29	; 62
   1706e:	df 91       	pop	r29
   17070:	cf 91       	pop	r28
   17072:	08 95       	ret

00017074 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   17074:	cf 93       	push	r28
   17076:	df 93       	push	r29
   17078:	1f 92       	push	r1
   1707a:	cd b7       	in	r28, 0x3d	; 61
   1707c:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   1707e:	8f e3       	ldi	r24, 0x3F	; 63
   17080:	90 e0       	ldi	r25, 0x00	; 0
   17082:	fc 01       	movw	r30, r24
   17084:	80 81       	ld	r24, Z
   17086:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   17088:	f8 94       	cli
	return flags;
   1708a:	89 81       	ldd	r24, Y+1	; 0x01
}
   1708c:	0f 90       	pop	r0
   1708e:	df 91       	pop	r29
   17090:	cf 91       	pop	r28
   17092:	08 95       	ret

00017094 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   17094:	cf 93       	push	r28
   17096:	df 93       	push	r29
   17098:	1f 92       	push	r1
   1709a:	cd b7       	in	r28, 0x3d	; 61
   1709c:	de b7       	in	r29, 0x3e	; 62
   1709e:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   170a0:	8f e3       	ldi	r24, 0x3F	; 63
   170a2:	90 e0       	ldi	r25, 0x00	; 0
   170a4:	29 81       	ldd	r18, Y+1	; 0x01
   170a6:	fc 01       	movw	r30, r24
   170a8:	20 83       	st	Z, r18
}
   170aa:	00 00       	nop
   170ac:	0f 90       	pop	r0
   170ae:	df 91       	pop	r29
   170b0:	cf 91       	pop	r28
   170b2:	08 95       	ret

000170b4 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
   170b4:	1f 92       	push	r1
   170b6:	0f 92       	push	r0
   170b8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   170bc:	0f 92       	push	r0
   170be:	11 24       	eor	r1, r1
   170c0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   170c4:	0f 92       	push	r0
   170c6:	2f 93       	push	r18
   170c8:	3f 93       	push	r19
   170ca:	4f 93       	push	r20
   170cc:	5f 93       	push	r21
   170ce:	6f 93       	push	r22
   170d0:	7f 93       	push	r23
   170d2:	8f 93       	push	r24
   170d4:	9f 93       	push	r25
   170d6:	af 93       	push	r26
   170d8:	bf 93       	push	r27
   170da:	ef 93       	push	r30
   170dc:	ff 93       	push	r31
   170de:	cf 93       	push	r28
   170e0:	df 93       	push	r29
   170e2:	cd b7       	in	r28, 0x3d	; 61
   170e4:	de b7       	in	r29, 0x3e	; 62
   170e6:	88 d1       	rcall	.+784    	; 0x173f8 <twim_interrupt_handler>
   170e8:	00 00       	nop
   170ea:	df 91       	pop	r29
   170ec:	cf 91       	pop	r28
   170ee:	ff 91       	pop	r31
   170f0:	ef 91       	pop	r30
   170f2:	bf 91       	pop	r27
   170f4:	af 91       	pop	r26
   170f6:	9f 91       	pop	r25
   170f8:	8f 91       	pop	r24
   170fa:	7f 91       	pop	r23
   170fc:	6f 91       	pop	r22
   170fe:	5f 91       	pop	r21
   17100:	4f 91       	pop	r20
   17102:	3f 91       	pop	r19
   17104:	2f 91       	pop	r18
   17106:	0f 90       	pop	r0
   17108:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1710c:	0f 90       	pop	r0
   1710e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17112:	0f 90       	pop	r0
   17114:	1f 90       	pop	r1
   17116:	18 95       	reti

00017118 <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
   17118:	1f 92       	push	r1
   1711a:	0f 92       	push	r0
   1711c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17120:	0f 92       	push	r0
   17122:	11 24       	eor	r1, r1
   17124:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17128:	0f 92       	push	r0
   1712a:	2f 93       	push	r18
   1712c:	3f 93       	push	r19
   1712e:	4f 93       	push	r20
   17130:	5f 93       	push	r21
   17132:	6f 93       	push	r22
   17134:	7f 93       	push	r23
   17136:	8f 93       	push	r24
   17138:	9f 93       	push	r25
   1713a:	af 93       	push	r26
   1713c:	bf 93       	push	r27
   1713e:	ef 93       	push	r30
   17140:	ff 93       	push	r31
   17142:	cf 93       	push	r28
   17144:	df 93       	push	r29
   17146:	cd b7       	in	r28, 0x3d	; 61
   17148:	de b7       	in	r29, 0x3e	; 62
   1714a:	56 d1       	rcall	.+684    	; 0x173f8 <twim_interrupt_handler>
   1714c:	00 00       	nop
   1714e:	df 91       	pop	r29
   17150:	cf 91       	pop	r28
   17152:	ff 91       	pop	r31
   17154:	ef 91       	pop	r30
   17156:	bf 91       	pop	r27
   17158:	af 91       	pop	r26
   1715a:	9f 91       	pop	r25
   1715c:	8f 91       	pop	r24
   1715e:	7f 91       	pop	r23
   17160:	6f 91       	pop	r22
   17162:	5f 91       	pop	r21
   17164:	4f 91       	pop	r20
   17166:	3f 91       	pop	r19
   17168:	2f 91       	pop	r18
   1716a:	0f 90       	pop	r0
   1716c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17170:	0f 90       	pop	r0
   17172:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17176:	0f 90       	pop	r0
   17178:	1f 90       	pop	r1
   1717a:	18 95       	reti

0001717c <twim_idle>:
 *
 * \retval  true    The bus is currently idle.
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{
   1717c:	cf 93       	push	r28
   1717e:	df 93       	push	r29
   17180:	1f 92       	push	r1
   17182:	1f 92       	push	r1
   17184:	cd b7       	in	r28, 0x3d	; 61
   17186:	de b7       	in	r29, 0x3e	; 62
   17188:	89 83       	std	Y+1, r24	; 0x01
   1718a:	9a 83       	std	Y+2, r25	; 0x02

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
   1718c:	89 81       	ldd	r24, Y+1	; 0x01
   1718e:	9a 81       	ldd	r25, Y+2	; 0x02
   17190:	fc 01       	movw	r30, r24
   17192:	84 81       	ldd	r24, Z+4	; 0x04
   17194:	88 2f       	mov	r24, r24
   17196:	90 e0       	ldi	r25, 0x00	; 0
   17198:	83 70       	andi	r24, 0x03	; 3
   1719a:	99 27       	eor	r25, r25
   1719c:	21 e0       	ldi	r18, 0x01	; 1
   1719e:	01 97       	sbiw	r24, 0x01	; 1
   171a0:	09 f0       	breq	.+2      	; 0x171a4 <twim_idle+0x28>
   171a2:	20 e0       	ldi	r18, 0x00	; 0
   171a4:	82 2f       	mov	r24, r18
			== TWI_MASTER_BUSSTATE_IDLE_gc);
}
   171a6:	0f 90       	pop	r0
   171a8:	0f 90       	pop	r0
   171aa:	df 91       	pop	r29
   171ac:	cf 91       	pop	r28
   171ae:	08 95       	ret

000171b0 <twim_acquire>:
 * \param no_wait  Set \c true to return instead of doing busy-wait (spin-lock).
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
   171b0:	cf 93       	push	r28
   171b2:	df 93       	push	r29
   171b4:	1f 92       	push	r1
   171b6:	1f 92       	push	r1
   171b8:	cd b7       	in	r28, 0x3d	; 61
   171ba:	de b7       	in	r29, 0x3e	; 62
   171bc:	8a 83       	std	Y+2, r24	; 0x02
	while (transfer.locked) {
   171be:	05 c0       	rjmp	.+10     	; 0x171ca <twim_acquire+0x1a>

		if (no_wait) { return ERR_BUSY; }
   171c0:	8a 81       	ldd	r24, Y+2	; 0x02
   171c2:	88 23       	and	r24, r24
   171c4:	11 f0       	breq	.+4      	; 0x171ca <twim_acquire+0x1a>
   171c6:	86 ef       	ldi	r24, 0xF6	; 246
   171c8:	0f c0       	rjmp	.+30     	; 0x171e8 <twim_acquire+0x38>
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
   171ca:	80 91 89 24 	lds	r24, 0x2489	; 0x802489 <transfer+0x9>
   171ce:	88 23       	and	r24, r24

		if (no_wait) { return ERR_BUSY; }
	}

	irqflags_t const flags = cpu_irq_save ();
   171d0:	b9 f7       	brne	.-18     	; 0x171c0 <twim_acquire+0x10>
   171d2:	50 df       	rcall	.-352    	; 0x17074 <cpu_irq_save>

	transfer.locked = true;
   171d4:	89 83       	std	Y+1, r24	; 0x01
   171d6:	81 e0       	ldi	r24, 0x01	; 1
   171d8:	80 93 89 24 	sts	0x2489, r24	; 0x802489 <transfer+0x9>
	transfer.status = OPERATION_IN_PROGRESS;
   171dc:	80 e8       	ldi	r24, 0x80	; 128

	cpu_irq_restore (flags);
   171de:	80 93 8a 24 	sts	0x248A, r24	; 0x80248a <transfer+0xa>

	return STATUS_OK;
   171e2:	89 81       	ldd	r24, Y+1	; 0x01
}
   171e4:	57 df       	rcall	.-338    	; 0x17094 <cpu_irq_restore>
   171e6:	80 e0       	ldi	r24, 0x00	; 0
   171e8:	0f 90       	pop	r0
   171ea:	0f 90       	pop	r0
   171ec:	df 91       	pop	r29
   171ee:	cf 91       	pop	r28
   171f0:	08 95       	ret

000171f2 <twim_release>:
 *      - ERR_IO_ERROR to indicate a bus transaction error
 *      - ERR_NO_MEMORY to indicate buffer errors
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 */
static inline status_code_t twim_release(void)
{
   171f2:	cf 93       	push	r28
   171f4:	df 93       	push	r29
   171f6:	1f 92       	push	r1
   171f8:	cd b7       	in	r28, 0x3d	; 61
   171fa:	de b7       	in	r29, 0x3e	; 62
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
   171fc:	00 00       	nop
   171fe:	80 91 8a 24 	lds	r24, 0x248A	; 0x80248a <transfer+0xa>
   17202:	80 38       	cpi	r24, 0x80	; 128
   17204:	e1 f3       	breq	.-8      	; 0x171fe <twim_release+0xc>

	while (! twim_idle(transfer.bus)) { barrier(); }
   17206:	00 c0       	rjmp	.+0      	; 0x17208 <twim_release+0x16>
   17208:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   1720c:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   17210:	b5 df       	rcall	.-150    	; 0x1717c <twim_idle>
   17212:	98 2f       	mov	r25, r24
   17214:	81 e0       	ldi	r24, 0x01	; 1
   17216:	89 27       	eor	r24, r25
   17218:	88 23       	and	r24, r24
   1721a:	b1 f7       	brne	.-20     	; 0x17208 <twim_release+0x16>

	status_code_t const status = transfer.status;
   1721c:	80 91 8a 24 	lds	r24, 0x248A	; 0x80248a <transfer+0xa>
   17220:	89 83       	std	Y+1, r24	; 0x01

	transfer.locked = false;
   17222:	10 92 89 24 	sts	0x2489, r1	; 0x802489 <transfer+0x9>

	return status;
   17226:	89 81       	ldd	r24, Y+1	; 0x01
}
   17228:	0f 90       	pop	r0
   1722a:	df 91       	pop	r29
   1722c:	cf 91       	pop	r28
   1722e:	08 95       	ret

00017230 <twim_write_handler>:
 * \brief TWI master write interrupt handler.
 *
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
   17230:	cf 93       	push	r28
   17232:	df 93       	push	r29
   17234:	cd b7       	in	r28, 0x3d	; 61
   17236:	de b7       	in	r29, 0x3e	; 62
   17238:	28 97       	sbiw	r28, 0x08	; 8
   1723a:	cd bf       	out	0x3d, r28	; 61
   1723c:	de bf       	out	0x3e, r29	; 62
	TWI_t * const         bus = transfer.bus;
   1723e:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   17242:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   17246:	89 83       	std	Y+1, r24	; 0x01
   17248:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   1724a:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <transfer+0x2>
   1724e:	90 91 83 24 	lds	r25, 0x2483	; 0x802483 <transfer+0x3>
   17252:	8b 83       	std	Y+3, r24	; 0x03
   17254:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.addr_count < pkg->addr_length) {
   17256:	20 91 84 24 	lds	r18, 0x2484	; 0x802484 <transfer+0x4>
   1725a:	30 91 85 24 	lds	r19, 0x2485	; 0x802485 <transfer+0x5>
   1725e:	8b 81       	ldd	r24, Y+3	; 0x03
   17260:	9c 81       	ldd	r25, Y+4	; 0x04
   17262:	fc 01       	movw	r30, r24
   17264:	84 81       	ldd	r24, Z+4	; 0x04
   17266:	95 81       	ldd	r25, Z+5	; 0x05
   17268:	28 17       	cp	r18, r24
   1726a:	39 07       	cpc	r19, r25
   1726c:	e4 f4       	brge	.+56     	; 0x172a6 <twim_write_handler+0x76>

		const uint8_t * const data = pkg->addr;
   1726e:	8b 81       	ldd	r24, Y+3	; 0x03
   17270:	9c 81       	ldd	r25, Y+4	; 0x04
   17272:	01 96       	adiw	r24, 0x01	; 1
   17274:	8d 83       	std	Y+5, r24	; 0x05
   17276:	9e 83       	std	Y+6, r25	; 0x06
		bus->MASTER.DATA = data[transfer.addr_count++];
   17278:	80 91 84 24 	lds	r24, 0x2484	; 0x802484 <transfer+0x4>
   1727c:	90 91 85 24 	lds	r25, 0x2485	; 0x802485 <transfer+0x5>
   17280:	9c 01       	movw	r18, r24
   17282:	2f 5f       	subi	r18, 0xFF	; 255
   17284:	3f 4f       	sbci	r19, 0xFF	; 255
   17286:	20 93 84 24 	sts	0x2484, r18	; 0x802484 <transfer+0x4>
   1728a:	30 93 85 24 	sts	0x2485, r19	; 0x802485 <transfer+0x5>
   1728e:	9c 01       	movw	r18, r24
   17290:	8d 81       	ldd	r24, Y+5	; 0x05
   17292:	9e 81       	ldd	r25, Y+6	; 0x06
   17294:	82 0f       	add	r24, r18
   17296:	93 1f       	adc	r25, r19
   17298:	fc 01       	movw	r30, r24
   1729a:	20 81       	ld	r18, Z
   1729c:	89 81       	ldd	r24, Y+1	; 0x01
   1729e:	9a 81       	ldd	r25, Y+2	; 0x02
   172a0:	fc 01       	movw	r30, r24
   172a2:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   172a4:	3f c0       	rjmp	.+126    	; 0x17324 <twim_write_handler+0xf4>
	if (transfer.addr_count < pkg->addr_length) {

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];

	} else if (transfer.data_count < pkg->length) {
   172a6:	20 91 86 24 	lds	r18, 0x2486	; 0x802486 <transfer+0x6>
   172aa:	30 91 87 24 	lds	r19, 0x2487	; 0x802487 <transfer+0x7>
   172ae:	8b 81       	ldd	r24, Y+3	; 0x03
   172b0:	9c 81       	ldd	r25, Y+4	; 0x04
   172b2:	fc 01       	movw	r30, r24
   172b4:	80 85       	ldd	r24, Z+8	; 0x08
   172b6:	91 85       	ldd	r25, Z+9	; 0x09
   172b8:	28 17       	cp	r18, r24
   172ba:	39 07       	cpc	r19, r25
   172bc:	60 f5       	brcc	.+88     	; 0x17316 <twim_write_handler+0xe6>

		if (transfer.read) {
   172be:	80 91 88 24 	lds	r24, 0x2488	; 0x802488 <transfer+0x8>
   172c2:	88 23       	and	r24, r24
   172c4:	59 f0       	breq	.+22     	; 0x172dc <twim_write_handler+0xac>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
   172c6:	89 81       	ldd	r24, Y+1	; 0x01
   172c8:	9a 81       	ldd	r25, Y+2	; 0x02
   172ca:	fc 01       	movw	r30, r24
   172cc:	86 81       	ldd	r24, Z+6	; 0x06
   172ce:	28 2f       	mov	r18, r24
   172d0:	21 60       	ori	r18, 0x01	; 1
   172d2:	89 81       	ldd	r24, Y+1	; 0x01
   172d4:	9a 81       	ldd	r25, Y+2	; 0x02
   172d6:	fc 01       	movw	r30, r24
   172d8:	26 83       	std	Z+6, r18	; 0x06
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   172da:	24 c0       	rjmp	.+72     	; 0x17324 <twim_write_handler+0xf4>
			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;

		} else {
			const uint8_t * const data = pkg->buffer;
   172dc:	8b 81       	ldd	r24, Y+3	; 0x03
   172de:	9c 81       	ldd	r25, Y+4	; 0x04
   172e0:	fc 01       	movw	r30, r24
   172e2:	86 81       	ldd	r24, Z+6	; 0x06
   172e4:	97 81       	ldd	r25, Z+7	; 0x07
   172e6:	8f 83       	std	Y+7, r24	; 0x07
   172e8:	98 87       	std	Y+8, r25	; 0x08
			bus->MASTER.DATA = data[transfer.data_count++];
   172ea:	80 91 86 24 	lds	r24, 0x2486	; 0x802486 <transfer+0x6>
   172ee:	90 91 87 24 	lds	r25, 0x2487	; 0x802487 <transfer+0x7>
   172f2:	9c 01       	movw	r18, r24
   172f4:	2f 5f       	subi	r18, 0xFF	; 255
   172f6:	3f 4f       	sbci	r19, 0xFF	; 255
   172f8:	20 93 86 24 	sts	0x2486, r18	; 0x802486 <transfer+0x6>
   172fc:	30 93 87 24 	sts	0x2487, r19	; 0x802487 <transfer+0x7>
   17300:	2f 81       	ldd	r18, Y+7	; 0x07
   17302:	38 85       	ldd	r19, Y+8	; 0x08
   17304:	82 0f       	add	r24, r18
   17306:	93 1f       	adc	r25, r19
   17308:	fc 01       	movw	r30, r24
   1730a:	20 81       	ld	r18, Z
   1730c:	89 81       	ldd	r24, Y+1	; 0x01
   1730e:	9a 81       	ldd	r25, Y+2	; 0x02
   17310:	fc 01       	movw	r30, r24
   17312:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   17314:	07 c0       	rjmp	.+14     	; 0x17324 <twim_write_handler+0xf4>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   17316:	89 81       	ldd	r24, Y+1	; 0x01
   17318:	9a 81       	ldd	r25, Y+2	; 0x02
   1731a:	23 e0       	ldi	r18, 0x03	; 3
   1731c:	fc 01       	movw	r30, r24
   1731e:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = STATUS_OK;
   17320:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <transfer+0xa>
	}
}
   17324:	00 00       	nop
   17326:	28 96       	adiw	r28, 0x08	; 8
   17328:	cd bf       	out	0x3d, r28	; 61
   1732a:	de bf       	out	0x3e, r29	; 62
   1732c:	df 91       	pop	r29
   1732e:	cf 91       	pop	r28
   17330:	08 95       	ret

00017332 <twim_read_handler>:
 *
 *  This is the master read interrupt handler that takes care of
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
   17332:	cf 93       	push	r28
   17334:	df 93       	push	r29
   17336:	00 d0       	rcall	.+0      	; 0x17338 <twim_read_handler+0x6>
   17338:	00 d0       	rcall	.+0      	; 0x1733a <twim_read_handler+0x8>
   1733a:	cd b7       	in	r28, 0x3d	; 61
   1733c:	de b7       	in	r29, 0x3e	; 62
	TWI_t * const         bus = transfer.bus;
   1733e:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   17342:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   17346:	89 83       	std	Y+1, r24	; 0x01
   17348:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   1734a:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <transfer+0x2>
   1734e:	90 91 83 24 	lds	r25, 0x2483	; 0x802483 <transfer+0x3>
   17352:	8b 83       	std	Y+3, r24	; 0x03
   17354:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.data_count < pkg->length) {
   17356:	20 91 86 24 	lds	r18, 0x2486	; 0x802486 <transfer+0x6>
   1735a:	30 91 87 24 	lds	r19, 0x2487	; 0x802487 <transfer+0x7>
   1735e:	8b 81       	ldd	r24, Y+3	; 0x03
   17360:	9c 81       	ldd	r25, Y+4	; 0x04
   17362:	fc 01       	movw	r30, r24
   17364:	80 85       	ldd	r24, Z+8	; 0x08
   17366:	91 85       	ldd	r25, Z+9	; 0x09
   17368:	28 17       	cp	r18, r24
   1736a:	39 07       	cpc	r19, r25
   1736c:	b0 f5       	brcc	.+108    	; 0x173da <twim_read_handler+0xa8>

		uint8_t * const data = pkg->buffer;
   1736e:	8b 81       	ldd	r24, Y+3	; 0x03
   17370:	9c 81       	ldd	r25, Y+4	; 0x04
   17372:	fc 01       	movw	r30, r24
   17374:	86 81       	ldd	r24, Z+6	; 0x06
   17376:	97 81       	ldd	r25, Z+7	; 0x07
   17378:	8d 83       	std	Y+5, r24	; 0x05
   1737a:	9e 83       	std	Y+6, r25	; 0x06
		data[transfer.data_count++] = bus->MASTER.DATA;
   1737c:	80 91 86 24 	lds	r24, 0x2486	; 0x802486 <transfer+0x6>
   17380:	90 91 87 24 	lds	r25, 0x2487	; 0x802487 <transfer+0x7>
   17384:	9c 01       	movw	r18, r24
   17386:	2f 5f       	subi	r18, 0xFF	; 255
   17388:	3f 4f       	sbci	r19, 0xFF	; 255
   1738a:	20 93 86 24 	sts	0x2486, r18	; 0x802486 <transfer+0x6>
   1738e:	30 93 87 24 	sts	0x2487, r19	; 0x802487 <transfer+0x7>
   17392:	2d 81       	ldd	r18, Y+5	; 0x05
   17394:	3e 81       	ldd	r19, Y+6	; 0x06
   17396:	82 0f       	add	r24, r18
   17398:	93 1f       	adc	r25, r19
   1739a:	29 81       	ldd	r18, Y+1	; 0x01
   1739c:	3a 81       	ldd	r19, Y+2	; 0x02
   1739e:	f9 01       	movw	r30, r18
   173a0:	27 81       	ldd	r18, Z+7	; 0x07
   173a2:	fc 01       	movw	r30, r24
   173a4:	20 83       	st	Z, r18

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
   173a6:	20 91 86 24 	lds	r18, 0x2486	; 0x802486 <transfer+0x6>
   173aa:	30 91 87 24 	lds	r19, 0x2487	; 0x802487 <transfer+0x7>
   173ae:	8b 81       	ldd	r24, Y+3	; 0x03
   173b0:	9c 81       	ldd	r25, Y+4	; 0x04
   173b2:	fc 01       	movw	r30, r24
   173b4:	80 85       	ldd	r24, Z+8	; 0x08
   173b6:	91 85       	ldd	r25, Z+9	; 0x09
   173b8:	28 17       	cp	r18, r24
   173ba:	39 07       	cpc	r19, r25
   173bc:	30 f4       	brcc	.+12     	; 0x173ca <twim_read_handler+0x98>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
   173be:	89 81       	ldd	r24, Y+1	; 0x01
   173c0:	9a 81       	ldd	r25, Y+2	; 0x02
   173c2:	22 e0       	ldi	r18, 0x02	; 2
   173c4:	fc 01       	movw	r30, r24
   173c6:	23 83       	std	Z+3, r18	; 0x03
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   173c8:	10 c0       	rjmp	.+32     	; 0x173ea <twim_read_handler+0xb8>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
   173ca:	89 81       	ldd	r24, Y+1	; 0x01
   173cc:	9a 81       	ldd	r25, Y+2	; 0x02
   173ce:	27 e0       	ldi	r18, 0x07	; 7
   173d0:	fc 01       	movw	r30, r24
   173d2:	23 83       	std	Z+3, r18	; 0x03
			transfer.status = STATUS_OK;
   173d4:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <transfer+0xa>
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   173d8:	08 c0       	rjmp	.+16     	; 0x173ea <twim_read_handler+0xb8>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   173da:	89 81       	ldd	r24, Y+1	; 0x01
   173dc:	9a 81       	ldd	r25, Y+2	; 0x02
   173de:	23 e0       	ldi	r18, 0x03	; 3
   173e0:	fc 01       	movw	r30, r24
   173e2:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_NO_MEMORY;
   173e4:	89 ef       	ldi	r24, 0xF9	; 249
   173e6:	80 93 8a 24 	sts	0x248A, r24	; 0x80248a <transfer+0xa>
	}
}
   173ea:	00 00       	nop
   173ec:	26 96       	adiw	r28, 0x06	; 6
   173ee:	cd bf       	out	0x3d, r28	; 61
   173f0:	de bf       	out	0x3e, r29	; 62
   173f2:	df 91       	pop	r29
   173f4:	cf 91       	pop	r28
   173f6:	08 95       	ret

000173f8 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
   173f8:	cf 93       	push	r28
   173fa:	df 93       	push	r29
   173fc:	1f 92       	push	r1
   173fe:	cd b7       	in	r28, 0x3d	; 61
   17400:	de b7       	in	r29, 0x3e	; 62
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
   17402:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   17406:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   1740a:	fc 01       	movw	r30, r24
   1740c:	84 81       	ldd	r24, Z+4	; 0x04
   1740e:	89 83       	std	Y+1, r24	; 0x01

	if (master_status & TWI_MASTER_ARBLOST_bm) {
   17410:	89 81       	ldd	r24, Y+1	; 0x01
   17412:	88 2f       	mov	r24, r24
   17414:	90 e0       	ldi	r25, 0x00	; 0
   17416:	88 70       	andi	r24, 0x08	; 8
   17418:	99 27       	eor	r25, r25
   1741a:	89 2b       	or	r24, r25
   1741c:	99 f0       	breq	.+38     	; 0x17444 <twim_interrupt_handler+0x4c>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
   1741e:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   17422:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   17426:	29 81       	ldd	r18, Y+1	; 0x01
   17428:	28 60       	ori	r18, 0x08	; 8
   1742a:	fc 01       	movw	r30, r24
   1742c:	24 83       	std	Z+4, r18	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
   1742e:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   17432:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   17436:	23 e0       	ldi	r18, 0x03	; 3
   17438:	fc 01       	movw	r30, r24
   1743a:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_BUSY;
   1743c:	86 ef       	ldi	r24, 0xF6	; 246
   1743e:	80 93 8a 24 	sts	0x248A, r24	; 0x80248a <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   17442:	2a c0       	rjmp	.+84     	; 0x17498 <twim_interrupt_handler+0xa0>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   17444:	89 81       	ldd	r24, Y+1	; 0x01
   17446:	88 2f       	mov	r24, r24
   17448:	90 e0       	ldi	r25, 0x00	; 0
   1744a:	84 70       	andi	r24, 0x04	; 4
   1744c:	99 27       	eor	r25, r25
   1744e:	89 2b       	or	r24, r25
   17450:	39 f4       	brne	.+14     	; 0x17460 <twim_interrupt_handler+0x68>
		(master_status & TWI_MASTER_RXACK_bm)) {
   17452:	89 81       	ldd	r24, Y+1	; 0x01
   17454:	88 2f       	mov	r24, r24
   17456:	90 e0       	ldi	r25, 0x00	; 0
   17458:	80 71       	andi	r24, 0x10	; 16
   1745a:	99 27       	eor	r25, r25

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   1745c:	89 2b       	or	r24, r25
   1745e:	59 f0       	breq	.+22     	; 0x17476 <twim_interrupt_handler+0x7e>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   17460:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   17464:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   17468:	23 e0       	ldi	r18, 0x03	; 3
   1746a:	fc 01       	movw	r30, r24
   1746c:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_IO_ERROR;
   1746e:	8f ef       	ldi	r24, 0xFF	; 255
   17470:	80 93 8a 24 	sts	0x248A, r24	; 0x80248a <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   17474:	11 c0       	rjmp	.+34     	; 0x17498 <twim_interrupt_handler+0xa0>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_IO_ERROR;

	} else if (master_status & TWI_MASTER_WIF_bm) {
   17476:	89 81       	ldd	r24, Y+1	; 0x01
   17478:	88 2f       	mov	r24, r24
   1747a:	90 e0       	ldi	r25, 0x00	; 0
   1747c:	80 74       	andi	r24, 0x40	; 64
   1747e:	99 27       	eor	r25, r25
   17480:	89 2b       	or	r24, r25

		twim_write_handler();
   17482:	11 f0       	breq	.+4      	; 0x17488 <twim_interrupt_handler+0x90>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   17484:	d5 de       	rcall	.-598    	; 0x17230 <twim_write_handler>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
   17486:	08 c0       	rjmp	.+16     	; 0x17498 <twim_interrupt_handler+0xa0>
   17488:	89 81       	ldd	r24, Y+1	; 0x01

		twim_read_handler();
   1748a:	88 23       	and	r24, r24
   1748c:	14 f4       	brge	.+4      	; 0x17492 <twim_interrupt_handler+0x9a>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   1748e:	51 df       	rcall	.-350    	; 0x17332 <twim_read_handler>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
   17490:	03 c0       	rjmp	.+6      	; 0x17498 <twim_interrupt_handler+0xa0>
   17492:	8b ef       	ldi	r24, 0xFB	; 251
   17494:	80 93 8a 24 	sts	0x248A, r24	; 0x80248a <transfer+0xa>
	}
}
   17498:	00 00       	nop
   1749a:	0f 90       	pop	r0
   1749c:	df 91       	pop	r29
   1749e:	cf 91       	pop	r28
   174a0:	08 95       	ret

000174a2 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
   174a2:	cf 93       	push	r28
   174a4:	df 93       	push	r29
   174a6:	cd b7       	in	r28, 0x3d	; 61
   174a8:	de b7       	in	r29, 0x3e	; 62
   174aa:	25 97       	sbiw	r28, 0x05	; 5
   174ac:	cd bf       	out	0x3d, r28	; 61
   174ae:	de bf       	out	0x3e, r29	; 62
   174b0:	8a 83       	std	Y+2, r24	; 0x02
   174b2:	9b 83       	std	Y+3, r25	; 0x03
   174b4:	6c 83       	std	Y+4, r22	; 0x04
   174b6:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
   174b8:	88 eb       	ldi	r24, 0xB8	; 184
   174ba:	89 83       	std	Y+1, r24	; 0x01
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
   174bc:	8c 81       	ldd	r24, Y+4	; 0x04
   174be:	9d 81       	ldd	r25, Y+5	; 0x05
   174c0:	fc 01       	movw	r30, r24
   174c2:	84 81       	ldd	r24, Z+4	; 0x04
   174c4:	95 81       	ldd	r25, Z+5	; 0x05
   174c6:	a6 81       	ldd	r26, Z+6	; 0x06
   174c8:	b7 81       	ldd	r27, Z+7	; 0x07
   174ca:	28 2f       	mov	r18, r24
   174cc:	8a 81       	ldd	r24, Y+2	; 0x02
   174ce:	9b 81       	ldd	r25, Y+3	; 0x03
   174d0:	fc 01       	movw	r30, r24
   174d2:	25 83       	std	Z+5, r18	; 0x05
	twi->MASTER.CTRLA  = ctrla;
   174d4:	8a 81       	ldd	r24, Y+2	; 0x02
   174d6:	9b 81       	ldd	r25, Y+3	; 0x03
   174d8:	29 81       	ldd	r18, Y+1	; 0x01
   174da:	fc 01       	movw	r30, r24
   174dc:	21 83       	std	Z+1, r18	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
   174de:	8a 81       	ldd	r24, Y+2	; 0x02
   174e0:	9b 81       	ldd	r25, Y+3	; 0x03
   174e2:	21 e0       	ldi	r18, 0x01	; 1
   174e4:	fc 01       	movw	r30, r24
   174e6:	24 83       	std	Z+4, r18	; 0x04

	transfer.locked    = false;
   174e8:	10 92 89 24 	sts	0x2489, r1	; 0x802489 <transfer+0x9>
	transfer.status    = STATUS_OK;
   174ec:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <transfer+0xa>

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
   174f0:	80 ea       	ldi	r24, 0xA0	; 160
   174f2:	90 e0       	ldi	r25, 0x00	; 0
   174f4:	20 ea       	ldi	r18, 0xA0	; 160
   174f6:	30 e0       	ldi	r19, 0x00	; 0
   174f8:	f9 01       	movw	r30, r18
   174fa:	22 81       	ldd	r18, Z+2	; 0x02
   174fc:	22 60       	ori	r18, 0x02	; 2
   174fe:	fc 01       	movw	r30, r24
   17500:	22 83       	std	Z+2, r18	; 0x02

	cpu_irq_enable();
   17502:	78 94       	sei

	return STATUS_OK;
   17504:	80 e0       	ldi	r24, 0x00	; 0
}
   17506:	25 96       	adiw	r28, 0x05	; 5
   17508:	cd bf       	out	0x3d, r28	; 61
   1750a:	de bf       	out	0x3e, r29	; 62
   1750c:	df 91       	pop	r29
   1750e:	cf 91       	pop	r28
   17510:	08 95       	ret

00017512 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
   17512:	cf 93       	push	r28
   17514:	df 93       	push	r29
   17516:	cd b7       	in	r28, 0x3d	; 61
   17518:	de b7       	in	r29, 0x3e	; 62
   1751a:	27 97       	sbiw	r28, 0x07	; 7
   1751c:	cd bf       	out	0x3d, r28	; 61
   1751e:	de bf       	out	0x3e, r29	; 62
   17520:	8b 83       	std	Y+3, r24	; 0x03
   17522:	9c 83       	std	Y+4, r25	; 0x04
   17524:	6d 83       	std	Y+5, r22	; 0x05
   17526:	7e 83       	std	Y+6, r23	; 0x06
   17528:	4f 83       	std	Y+7, r20	; 0x07
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
   1752a:	8b 81       	ldd	r24, Y+3	; 0x03
   1752c:	9c 81       	ldd	r25, Y+4	; 0x04
   1752e:	89 2b       	or	r24, r25
   17530:	21 f0       	breq	.+8      	; 0x1753a <twi_master_transfer+0x28>
   17532:	8d 81       	ldd	r24, Y+5	; 0x05
   17534:	9e 81       	ldd	r25, Y+6	; 0x06
   17536:	89 2b       	or	r24, r25
   17538:	11 f4       	brne	.+4      	; 0x1753e <twi_master_transfer+0x2c>
		return ERR_INVALID_ARG;
   1753a:	88 ef       	ldi	r24, 0xF8	; 248
   1753c:	49 c0       	rjmp	.+146    	; 0x175d0 <twi_master_transfer+0xbe>
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
   1753e:	8d 81       	ldd	r24, Y+5	; 0x05
   17540:	9e 81       	ldd	r25, Y+6	; 0x06
   17542:	fc 01       	movw	r30, r24
   17544:	82 85       	ldd	r24, Z+10	; 0x0a
   17546:	34 de       	rcall	.-920    	; 0x171b0 <twim_acquire>
   17548:	89 83       	std	Y+1, r24	; 0x01

	if (STATUS_OK == status) {
   1754a:	89 81       	ldd	r24, Y+1	; 0x01
   1754c:	88 23       	and	r24, r24
   1754e:	09 f0       	breq	.+2      	; 0x17552 <twi_master_transfer+0x40>
   17550:	3e c0       	rjmp	.+124    	; 0x175ce <twi_master_transfer+0xbc>
		transfer.bus         = (TWI_t *) twi;
   17552:	8b 81       	ldd	r24, Y+3	; 0x03
   17554:	9c 81       	ldd	r25, Y+4	; 0x04
   17556:	80 93 80 24 	sts	0x2480, r24	; 0x802480 <transfer>
   1755a:	90 93 81 24 	sts	0x2481, r25	; 0x802481 <transfer+0x1>
		transfer.pkg         = (twi_package_t *) package;
   1755e:	8d 81       	ldd	r24, Y+5	; 0x05
   17560:	9e 81       	ldd	r25, Y+6	; 0x06
   17562:	80 93 82 24 	sts	0x2482, r24	; 0x802482 <transfer+0x2>
   17566:	90 93 83 24 	sts	0x2483, r25	; 0x802483 <transfer+0x3>
		transfer.addr_count  = 0;
   1756a:	10 92 84 24 	sts	0x2484, r1	; 0x802484 <transfer+0x4>
   1756e:	10 92 85 24 	sts	0x2485, r1	; 0x802485 <transfer+0x5>
		transfer.data_count  = 0;
   17572:	10 92 86 24 	sts	0x2486, r1	; 0x802486 <transfer+0x6>
   17576:	10 92 87 24 	sts	0x2487, r1	; 0x802487 <transfer+0x7>
		transfer.read        = read;
   1757a:	8f 81       	ldd	r24, Y+7	; 0x07
   1757c:	80 93 88 24 	sts	0x2488, r24	; 0x802488 <transfer+0x8>

		uint8_t const chip = (package->chip) << 1;
   17580:	8d 81       	ldd	r24, Y+5	; 0x05
   17582:	9e 81       	ldd	r25, Y+6	; 0x06
   17584:	fc 01       	movw	r30, r24
   17586:	80 81       	ld	r24, Z
   17588:	88 0f       	add	r24, r24
   1758a:	8a 83       	std	Y+2, r24	; 0x02

		if (package->addr_length || (false == read)) {
   1758c:	8d 81       	ldd	r24, Y+5	; 0x05
   1758e:	9e 81       	ldd	r25, Y+6	; 0x06
   17590:	fc 01       	movw	r30, r24
   17592:	84 81       	ldd	r24, Z+4	; 0x04
   17594:	95 81       	ldd	r25, Z+5	; 0x05
   17596:	89 2b       	or	r24, r25
   17598:	29 f4       	brne	.+10     	; 0x175a4 <twi_master_transfer+0x92>
   1759a:	9f 81       	ldd	r25, Y+7	; 0x07
   1759c:	81 e0       	ldi	r24, 0x01	; 1
   1759e:	89 27       	eor	r24, r25
   175a0:	88 23       	and	r24, r24
   175a2:	41 f0       	breq	.+16     	; 0x175b4 <twi_master_transfer+0xa2>
			transfer.bus->MASTER.ADDR = chip;
   175a4:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   175a8:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   175ac:	2a 81       	ldd	r18, Y+2	; 0x02
   175ae:	fc 01       	movw	r30, r24
   175b0:	26 83       	std	Z+6, r18	; 0x06
   175b2:	0b c0       	rjmp	.+22     	; 0x175ca <twi_master_transfer+0xb8>
		} else if (read) {
   175b4:	8f 81       	ldd	r24, Y+7	; 0x07
   175b6:	88 23       	and	r24, r24
   175b8:	41 f0       	breq	.+16     	; 0x175ca <twi_master_transfer+0xb8>
			transfer.bus->MASTER.ADDR = chip | 0x01;
   175ba:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <transfer>
   175be:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <transfer+0x1>
   175c2:	2a 81       	ldd	r18, Y+2	; 0x02
   175c4:	21 60       	ori	r18, 0x01	; 1
   175c6:	fc 01       	movw	r30, r24
		}

		status = twim_release();
   175c8:	26 83       	std	Z+6, r18	; 0x06
   175ca:	13 de       	rcall	.-986    	; 0x171f2 <twim_release>
   175cc:	89 83       	std	Y+1, r24	; 0x01
	}

	return status;
   175ce:	89 81       	ldd	r24, Y+1	; 0x01
}
   175d0:	27 96       	adiw	r28, 0x07	; 7
   175d2:	cd bf       	out	0x3d, r28	; 61
   175d4:	de bf       	out	0x3e, r29	; 62
   175d6:	df 91       	pop	r29
   175d8:	cf 91       	pop	r28
   175da:	08 95       	ret

000175dc <cpu_irq_save>:
   175dc:	cf 93       	push	r28
   175de:	df 93       	push	r29
   175e0:	1f 92       	push	r1
   175e2:	cd b7       	in	r28, 0x3d	; 61
   175e4:	de b7       	in	r29, 0x3e	; 62
   175e6:	8f e3       	ldi	r24, 0x3F	; 63
   175e8:	90 e0       	ldi	r25, 0x00	; 0
   175ea:	fc 01       	movw	r30, r24
   175ec:	80 81       	ld	r24, Z
   175ee:	89 83       	std	Y+1, r24	; 0x01
   175f0:	f8 94       	cli
   175f2:	89 81       	ldd	r24, Y+1	; 0x01
   175f4:	0f 90       	pop	r0
   175f6:	df 91       	pop	r29
   175f8:	cf 91       	pop	r28
   175fa:	08 95       	ret

000175fc <cpu_irq_restore>:
   175fc:	cf 93       	push	r28
   175fe:	df 93       	push	r29
   17600:	1f 92       	push	r1
   17602:	cd b7       	in	r28, 0x3d	; 61
   17604:	de b7       	in	r29, 0x3e	; 62
   17606:	89 83       	std	Y+1, r24	; 0x01
   17608:	8f e3       	ldi	r24, 0x3F	; 63
   1760a:	90 e0       	ldi	r25, 0x00	; 0
   1760c:	29 81       	ldd	r18, Y+1	; 0x01
   1760e:	fc 01       	movw	r30, r24
   17610:	20 83       	st	Z, r18
   17612:	00 00       	nop
   17614:	0f 90       	pop	r0
   17616:	df 91       	pop	r29
   17618:	cf 91       	pop	r28
   1761a:	08 95       	ret

0001761c <nvm_read_production_signature_row>:
   1761c:	cf 93       	push	r28
   1761e:	df 93       	push	r29
   17620:	1f 92       	push	r1
   17622:	cd b7       	in	r28, 0x3d	; 61
   17624:	de b7       	in	r29, 0x3e	; 62
   17626:	89 83       	std	Y+1, r24	; 0x01
   17628:	89 81       	ldd	r24, Y+1	; 0x01
   1762a:	88 2f       	mov	r24, r24
   1762c:	90 e0       	ldi	r25, 0x00	; 0
   1762e:	bc 01       	movw	r22, r24
   17630:	82 e0       	ldi	r24, 0x02	; 2
   17632:	0f 94 ef 26 	call	0x24dde	; 0x24dde <nvm_read_byte>
   17636:	0f 90       	pop	r0
   17638:	df 91       	pop	r29
   1763a:	cf 91       	pop	r28
   1763c:	08 95       	ret

0001763e <usb_pad_init>:
   1763e:	cf 93       	push	r28
   17640:	df 93       	push	r29
   17642:	1f 92       	push	r1
   17644:	cd b7       	in	r28, 0x3d	; 61
   17646:	de b7       	in	r29, 0x3e	; 62
   17648:	8a e1       	ldi	r24, 0x1A	; 26
   1764a:	e8 df       	rcall	.-48     	; 0x1761c <nvm_read_production_signature_row>
   1764c:	89 83       	std	Y+1, r24	; 0x01
   1764e:	89 81       	ldd	r24, Y+1	; 0x01
   17650:	8f 3f       	cpi	r24, 0xFF	; 255
   17652:	31 f0       	breq	.+12     	; 0x17660 <usb_pad_init+0x22>
   17654:	8a ef       	ldi	r24, 0xFA	; 250
   17656:	94 e0       	ldi	r25, 0x04	; 4
   17658:	29 81       	ldd	r18, Y+1	; 0x01
   1765a:	fc 01       	movw	r30, r24
   1765c:	20 83       	st	Z, r18
   1765e:	05 c0       	rjmp	.+10     	; 0x1766a <usb_pad_init+0x2c>
   17660:	8a ef       	ldi	r24, 0xFA	; 250
   17662:	94 e0       	ldi	r25, 0x04	; 4
   17664:	2f e1       	ldi	r18, 0x1F	; 31
   17666:	fc 01       	movw	r30, r24
   17668:	20 83       	st	Z, r18
   1766a:	8b e1       	ldi	r24, 0x1B	; 27
   1766c:	d7 df       	rcall	.-82     	; 0x1761c <nvm_read_production_signature_row>
   1766e:	89 83       	std	Y+1, r24	; 0x01
   17670:	89 81       	ldd	r24, Y+1	; 0x01
   17672:	8f 3f       	cpi	r24, 0xFF	; 255
   17674:	31 f0       	breq	.+12     	; 0x17682 <usb_pad_init+0x44>
   17676:	8b ef       	ldi	r24, 0xFB	; 251
   17678:	94 e0       	ldi	r25, 0x04	; 4
   1767a:	29 81       	ldd	r18, Y+1	; 0x01
   1767c:	fc 01       	movw	r30, r24
   1767e:	20 83       	st	Z, r18
   17680:	05 c0       	rjmp	.+10     	; 0x1768c <usb_pad_init+0x4e>
   17682:	8b ef       	ldi	r24, 0xFB	; 251
   17684:	94 e0       	ldi	r25, 0x04	; 4
   17686:	2f e1       	ldi	r18, 0x1F	; 31
   17688:	fc 01       	movw	r30, r24
   1768a:	20 83       	st	Z, r18
   1768c:	00 00       	nop
   1768e:	0f 90       	pop	r0
   17690:	df 91       	pop	r29
   17692:	cf 91       	pop	r28
   17694:	08 95       	ret

00017696 <sleepmgr_lock_mode>:
   17696:	cf 93       	push	r28
   17698:	df 93       	push	r29
   1769a:	1f 92       	push	r1
   1769c:	1f 92       	push	r1
   1769e:	cd b7       	in	r28, 0x3d	; 61
   176a0:	de b7       	in	r29, 0x3e	; 62
   176a2:	8a 83       	std	Y+2, r24	; 0x02
   176a4:	8a 81       	ldd	r24, Y+2	; 0x02
   176a6:	88 2f       	mov	r24, r24
   176a8:	90 e0       	ldi	r25, 0x00	; 0
   176aa:	89 52       	subi	r24, 0x29	; 41
   176ac:	9e 4c       	sbci	r25, 0xCE	; 206
   176ae:	fc 01       	movw	r30, r24
   176b0:	80 81       	ld	r24, Z
   176b2:	8f 3f       	cpi	r24, 0xFF	; 255
   176b4:	09 f4       	brne	.+2      	; 0x176b8 <sleepmgr_lock_mode+0x22>
   176b6:	ff cf       	rjmp	.-2      	; 0x176b6 <sleepmgr_lock_mode+0x20>
   176b8:	91 df       	rcall	.-222    	; 0x175dc <cpu_irq_save>
   176ba:	89 83       	std	Y+1, r24	; 0x01
   176bc:	8a 81       	ldd	r24, Y+2	; 0x02
   176be:	88 2f       	mov	r24, r24
   176c0:	90 e0       	ldi	r25, 0x00	; 0
   176c2:	9c 01       	movw	r18, r24
   176c4:	29 52       	subi	r18, 0x29	; 41
   176c6:	3e 4c       	sbci	r19, 0xCE	; 206
   176c8:	f9 01       	movw	r30, r18
   176ca:	20 81       	ld	r18, Z
   176cc:	2f 5f       	subi	r18, 0xFF	; 255
   176ce:	89 52       	subi	r24, 0x29	; 41
   176d0:	9e 4c       	sbci	r25, 0xCE	; 206
   176d2:	fc 01       	movw	r30, r24
   176d4:	20 83       	st	Z, r18
   176d6:	89 81       	ldd	r24, Y+1	; 0x01
   176d8:	91 df       	rcall	.-222    	; 0x175fc <cpu_irq_restore>
   176da:	00 00       	nop
   176dc:	0f 90       	pop	r0
   176de:	0f 90       	pop	r0
   176e0:	df 91       	pop	r29
   176e2:	cf 91       	pop	r28
   176e4:	08 95       	ret

000176e6 <sleepmgr_unlock_mode>:
   176e6:	cf 93       	push	r28
   176e8:	df 93       	push	r29
   176ea:	1f 92       	push	r1
   176ec:	1f 92       	push	r1
   176ee:	cd b7       	in	r28, 0x3d	; 61
   176f0:	de b7       	in	r29, 0x3e	; 62
   176f2:	8a 83       	std	Y+2, r24	; 0x02
   176f4:	8a 81       	ldd	r24, Y+2	; 0x02
   176f6:	88 2f       	mov	r24, r24
   176f8:	90 e0       	ldi	r25, 0x00	; 0
   176fa:	89 52       	subi	r24, 0x29	; 41
   176fc:	9e 4c       	sbci	r25, 0xCE	; 206
   176fe:	fc 01       	movw	r30, r24
   17700:	80 81       	ld	r24, Z
   17702:	88 23       	and	r24, r24
   17704:	09 f4       	brne	.+2      	; 0x17708 <sleepmgr_unlock_mode+0x22>
   17706:	ff cf       	rjmp	.-2      	; 0x17706 <sleepmgr_unlock_mode+0x20>
   17708:	69 df       	rcall	.-302    	; 0x175dc <cpu_irq_save>
   1770a:	89 83       	std	Y+1, r24	; 0x01
   1770c:	8a 81       	ldd	r24, Y+2	; 0x02
   1770e:	88 2f       	mov	r24, r24
   17710:	90 e0       	ldi	r25, 0x00	; 0
   17712:	9c 01       	movw	r18, r24
   17714:	29 52       	subi	r18, 0x29	; 41
   17716:	3e 4c       	sbci	r19, 0xCE	; 206
   17718:	f9 01       	movw	r30, r18
   1771a:	20 81       	ld	r18, Z
   1771c:	21 50       	subi	r18, 0x01	; 1
   1771e:	89 52       	subi	r24, 0x29	; 41
   17720:	9e 4c       	sbci	r25, 0xCE	; 206
   17722:	fc 01       	movw	r30, r24
   17724:	20 83       	st	Z, r18
   17726:	89 81       	ldd	r24, Y+1	; 0x01
   17728:	69 df       	rcall	.-302    	; 0x175fc <cpu_irq_restore>
   1772a:	00 00       	nop
   1772c:	0f 90       	pop	r0
   1772e:	0f 90       	pop	r0
   17730:	df 91       	pop	r29
   17732:	cf 91       	pop	r28
   17734:	08 95       	ret

00017736 <udd_sleep_mode>:
   17736:	cf 93       	push	r28
   17738:	df 93       	push	r29
   1773a:	1f 92       	push	r1
   1773c:	cd b7       	in	r28, 0x3d	; 61
   1773e:	de b7       	in	r29, 0x3e	; 62
   17740:	89 83       	std	Y+1, r24	; 0x01
   17742:	99 81       	ldd	r25, Y+1	; 0x01
   17744:	81 e0       	ldi	r24, 0x01	; 1
   17746:	89 27       	eor	r24, r25
   17748:	88 23       	and	r24, r24
   1774a:	31 f0       	breq	.+12     	; 0x17758 <udd_sleep_mode+0x22>
   1774c:	80 91 8b 24 	lds	r24, 0x248B	; 0x80248b <udd_b_idle>
   17750:	88 23       	and	r24, r24
   17752:	11 f0       	breq	.+4      	; 0x17758 <udd_sleep_mode+0x22>
   17754:	81 e0       	ldi	r24, 0x01	; 1
   17756:	c7 df       	rcall	.-114    	; 0x176e6 <sleepmgr_unlock_mode>
   17758:	89 81       	ldd	r24, Y+1	; 0x01
   1775a:	88 23       	and	r24, r24
   1775c:	41 f0       	breq	.+16     	; 0x1776e <udd_sleep_mode+0x38>
   1775e:	90 91 8b 24 	lds	r25, 0x248B	; 0x80248b <udd_b_idle>
   17762:	81 e0       	ldi	r24, 0x01	; 1
   17764:	89 27       	eor	r24, r25
   17766:	88 23       	and	r24, r24
   17768:	11 f0       	breq	.+4      	; 0x1776e <udd_sleep_mode+0x38>
   1776a:	81 e0       	ldi	r24, 0x01	; 1
   1776c:	94 df       	rcall	.-216    	; 0x17696 <sleepmgr_lock_mode>
   1776e:	89 81       	ldd	r24, Y+1	; 0x01
   17770:	80 93 8b 24 	sts	0x248B, r24	; 0x80248b <udd_b_idle>
   17774:	00 00       	nop
   17776:	0f 90       	pop	r0
   17778:	df 91       	pop	r29
   1777a:	cf 91       	pop	r28
   1777c:	08 95       	ret

0001777e <udd_enable>:
   1777e:	cf 93       	push	r28
   17780:	df 93       	push	r29
   17782:	1f 92       	push	r1
   17784:	1f 92       	push	r1
   17786:	cd b7       	in	r28, 0x3d	; 61
   17788:	de b7       	in	r29, 0x3e	; 62
   1778a:	80 e6       	ldi	r24, 0x60	; 96
   1778c:	90 e0       	ldi	r25, 0x00	; 0
   1778e:	fc 01       	movw	r30, r24
   17790:	10 82       	st	Z, r1
   17792:	80 e3       	ldi	r24, 0x30	; 48
   17794:	0f 94 9c 12 	call	0x22538	; 0x22538 <sysclk_enable_usb>
   17798:	80 ec       	ldi	r24, 0xC0	; 192
   1779a:	94 e0       	ldi	r25, 0x04	; 4
   1779c:	20 ec       	ldi	r18, 0xC0	; 192
   1779e:	34 e0       	ldi	r19, 0x04	; 4
   177a0:	f9 01       	movw	r30, r18
   177a2:	20 81       	ld	r18, Z
   177a4:	20 64       	ori	r18, 0x40	; 64
   177a6:	fc 01       	movw	r30, r24
   177a8:	20 83       	st	Z, r18
   177aa:	80 e6       	ldi	r24, 0x60	; 96
   177ac:	90 e0       	ldi	r25, 0x00	; 0
   177ae:	21 e0       	ldi	r18, 0x01	; 1
   177b0:	fc 01       	movw	r30, r24
   177b2:	20 83       	st	Z, r18
   177b4:	13 df       	rcall	.-474    	; 0x175dc <cpu_irq_save>
   177b6:	8a 83       	std	Y+2, r24	; 0x02
   177b8:	19 82       	std	Y+1, r1	; 0x01
   177ba:	10 c0       	rjmp	.+32     	; 0x177dc <udd_enable+0x5e>
   177bc:	89 81       	ldd	r24, Y+1	; 0x01
   177be:	88 2f       	mov	r24, r24
   177c0:	90 e0       	ldi	r25, 0x00	; 0
   177c2:	88 0f       	add	r24, r24
   177c4:	99 1f       	adc	r25, r25
   177c6:	88 0f       	add	r24, r24
   177c8:	99 1f       	adc	r25, r25
   177ca:	88 0f       	add	r24, r24
   177cc:	99 1f       	adc	r25, r25
   177ce:	87 56       	subi	r24, 0x67	; 103
   177d0:	9b 4d       	sbci	r25, 0xDB	; 219
   177d2:	fc 01       	movw	r30, r24
   177d4:	10 82       	st	Z, r1
   177d6:	89 81       	ldd	r24, Y+1	; 0x01
   177d8:	8f 5f       	subi	r24, 0xFF	; 255
   177da:	89 83       	std	Y+1, r24	; 0x01
   177dc:	89 81       	ldd	r24, Y+1	; 0x01
   177de:	86 30       	cpi	r24, 0x06	; 6
   177e0:	68 f3       	brcs	.-38     	; 0x177bc <udd_enable+0x3e>
   177e2:	19 82       	std	Y+1, r1	; 0x01
   177e4:	16 c0       	rjmp	.+44     	; 0x17812 <udd_enable+0x94>
   177e6:	89 81       	ldd	r24, Y+1	; 0x01
   177e8:	28 2f       	mov	r18, r24
   177ea:	30 e0       	ldi	r19, 0x00	; 0
   177ec:	c9 01       	movw	r24, r18
   177ee:	88 0f       	add	r24, r24
   177f0:	99 1f       	adc	r25, r25
   177f2:	88 0f       	add	r24, r24
   177f4:	99 1f       	adc	r25, r25
   177f6:	88 0f       	add	r24, r24
   177f8:	99 1f       	adc	r25, r25
   177fa:	82 0f       	add	r24, r18
   177fc:	93 1f       	adc	r25, r19
   177fe:	8f 5e       	subi	r24, 0xEF	; 239
   17800:	9a 4d       	sbci	r25, 0xDA	; 218
   17802:	fc 01       	movw	r30, r24
   17804:	20 81       	ld	r18, Z
   17806:	2e 7f       	andi	r18, 0xFE	; 254
   17808:	fc 01       	movw	r30, r24
   1780a:	20 83       	st	Z, r18
   1780c:	89 81       	ldd	r24, Y+1	; 0x01
   1780e:	8f 5f       	subi	r24, 0xFF	; 255
   17810:	89 83       	std	Y+1, r24	; 0x01
   17812:	89 81       	ldd	r24, Y+1	; 0x01
   17814:	84 30       	cpi	r24, 0x04	; 4
   17816:	38 f3       	brcs	.-50     	; 0x177e6 <udd_enable+0x68>
   17818:	12 df       	rcall	.-476    	; 0x1763e <usb_pad_init>
   1781a:	80 ec       	ldi	r24, 0xC0	; 192
   1781c:	94 e0       	ldi	r25, 0x04	; 4
   1781e:	20 ec       	ldi	r18, 0xC0	; 192
   17820:	34 e0       	ldi	r19, 0x04	; 4
   17822:	f9 01       	movw	r30, r18
   17824:	20 81       	ld	r18, Z
   17826:	22 60       	ori	r18, 0x02	; 2
   17828:	fc 01       	movw	r30, r24
   1782a:	20 83       	st	Z, r18
   1782c:	80 ec       	ldi	r24, 0xC0	; 192
   1782e:	94 e0       	ldi	r25, 0x04	; 4
   17830:	20 ec       	ldi	r18, 0xC0	; 192
   17832:	34 e0       	ldi	r19, 0x04	; 4
   17834:	f9 01       	movw	r30, r18
   17836:	20 81       	ld	r18, Z
   17838:	20 68       	ori	r18, 0x80	; 128
   1783a:	fc 01       	movw	r30, r24
   1783c:	20 83       	st	Z, r18
   1783e:	80 ec       	ldi	r24, 0xC0	; 192
   17840:	94 e0       	ldi	r25, 0x04	; 4
   17842:	20 ec       	ldi	r18, 0xC0	; 192
   17844:	34 e0       	ldi	r19, 0x04	; 4
   17846:	f9 01       	movw	r30, r18
   17848:	20 81       	ld	r18, Z
   1784a:	20 61       	ori	r18, 0x10	; 16
   1784c:	fc 01       	movw	r30, r24
   1784e:	20 83       	st	Z, r18
   17850:	80 ec       	ldi	r24, 0xC0	; 192
   17852:	94 e0       	ldi	r25, 0x04	; 4
   17854:	28 e9       	ldi	r18, 0x98	; 152
   17856:	34 e2       	ldi	r19, 0x24	; 36
   17858:	fc 01       	movw	r30, r24
   1785a:	26 83       	std	Z+6, r18	; 0x06
   1785c:	37 83       	std	Z+7, r19	; 0x07
   1785e:	80 ec       	ldi	r24, 0xC0	; 192
   17860:	94 e0       	ldi	r25, 0x04	; 4
   17862:	20 ec       	ldi	r18, 0xC0	; 192
   17864:	34 e0       	ldi	r19, 0x04	; 4
   17866:	f9 01       	movw	r30, r18
   17868:	20 81       	ld	r18, Z
   1786a:	20 62       	ori	r18, 0x20	; 32
   1786c:	fc 01       	movw	r30, r24
   1786e:	20 83       	st	Z, r18
   17870:	85 ec       	ldi	r24, 0xC5	; 197
   17872:	94 e0       	ldi	r25, 0x04	; 4
   17874:	2f ef       	ldi	r18, 0xFF	; 255
   17876:	fc 01       	movw	r30, r24
   17878:	20 83       	st	Z, r18
   1787a:	88 ec       	ldi	r24, 0xC8	; 200
   1787c:	94 e0       	ldi	r25, 0x04	; 4
   1787e:	28 ec       	ldi	r18, 0xC8	; 200
   17880:	34 e0       	ldi	r19, 0x04	; 4
   17882:	f9 01       	movw	r30, r18
   17884:	20 81       	ld	r18, Z
   17886:	22 60       	ori	r18, 0x02	; 2
   17888:	fc 01       	movw	r30, r24
   1788a:	20 83       	st	Z, r18
   1788c:	10 92 8b 24 	sts	0x248B, r1	; 0x80248b <udd_b_idle>
   17890:	85 e0       	ldi	r24, 0x05	; 5
   17892:	01 df       	rcall	.-510    	; 0x17696 <sleepmgr_lock_mode>
   17894:	2d d0       	rcall	.+90     	; 0x178f0 <udd_attach>
   17896:	8a 81       	ldd	r24, Y+2	; 0x02
   17898:	b1 de       	rcall	.-670    	; 0x175fc <cpu_irq_restore>
   1789a:	00 00       	nop
   1789c:	0f 90       	pop	r0
   1789e:	0f 90       	pop	r0
   178a0:	df 91       	pop	r29
   178a2:	cf 91       	pop	r28
   178a4:	08 95       	ret

000178a6 <udd_disable>:
   178a6:	cf 93       	push	r28
   178a8:	df 93       	push	r29
   178aa:	1f 92       	push	r1
   178ac:	cd b7       	in	r28, 0x3d	; 61
   178ae:	de b7       	in	r29, 0x3e	; 62
   178b0:	95 de       	rcall	.-726    	; 0x175dc <cpu_irq_save>
   178b2:	89 83       	std	Y+1, r24	; 0x01
   178b4:	81 ec       	ldi	r24, 0xC1	; 193
   178b6:	94 e0       	ldi	r25, 0x04	; 4
   178b8:	21 ec       	ldi	r18, 0xC1	; 193
   178ba:	34 e0       	ldi	r19, 0x04	; 4
   178bc:	f9 01       	movw	r30, r18
   178be:	20 81       	ld	r18, Z
   178c0:	2e 7f       	andi	r18, 0xFE	; 254
   178c2:	fc 01       	movw	r30, r24
   178c4:	20 83       	st	Z, r18
   178c6:	80 ec       	ldi	r24, 0xC0	; 192
   178c8:	94 e0       	ldi	r25, 0x04	; 4
   178ca:	fc 01       	movw	r30, r24
   178cc:	10 82       	st	Z, r1
   178ce:	81 ec       	ldi	r24, 0xC1	; 193
   178d0:	94 e0       	ldi	r25, 0x04	; 4
   178d2:	fc 01       	movw	r30, r24
   178d4:	10 82       	st	Z, r1
   178d6:	0f 94 c9 12 	call	0x22592	; 0x22592 <sysclk_disable_usb>
   178da:	80 e0       	ldi	r24, 0x00	; 0
   178dc:	2c df       	rcall	.-424    	; 0x17736 <udd_sleep_mode>
   178de:	85 e0       	ldi	r24, 0x05	; 5
   178e0:	02 df       	rcall	.-508    	; 0x176e6 <sleepmgr_unlock_mode>
   178e2:	89 81       	ldd	r24, Y+1	; 0x01
   178e4:	8b de       	rcall	.-746    	; 0x175fc <cpu_irq_restore>
   178e6:	00 00       	nop
   178e8:	0f 90       	pop	r0
   178ea:	df 91       	pop	r29
   178ec:	cf 91       	pop	r28
   178ee:	08 95       	ret

000178f0 <udd_attach>:
   178f0:	cf 93       	push	r28
   178f2:	df 93       	push	r29
   178f4:	1f 92       	push	r1
   178f6:	cd b7       	in	r28, 0x3d	; 61
   178f8:	de b7       	in	r29, 0x3e	; 62
   178fa:	70 de       	rcall	.-800    	; 0x175dc <cpu_irq_save>
   178fc:	89 83       	std	Y+1, r24	; 0x01
   178fe:	81 e0       	ldi	r24, 0x01	; 1
   17900:	1a df       	rcall	.-460    	; 0x17736 <udd_sleep_mode>
   17902:	8a ec       	ldi	r24, 0xCA	; 202
   17904:	94 e0       	ldi	r25, 0x04	; 4
   17906:	20 e4       	ldi	r18, 0x40	; 64
   17908:	fc 01       	movw	r30, r24
   1790a:	20 83       	st	Z, r18
   1790c:	8a ec       	ldi	r24, 0xCA	; 202
   1790e:	94 e0       	ldi	r25, 0x04	; 4
   17910:	20 e2       	ldi	r18, 0x20	; 32
   17912:	fc 01       	movw	r30, r24
   17914:	20 83       	st	Z, r18
   17916:	81 ec       	ldi	r24, 0xC1	; 193
   17918:	94 e0       	ldi	r25, 0x04	; 4
   1791a:	21 ec       	ldi	r18, 0xC1	; 193
   1791c:	34 e0       	ldi	r19, 0x04	; 4
   1791e:	f9 01       	movw	r30, r18
   17920:	20 81       	ld	r18, Z
   17922:	21 60       	ori	r18, 0x01	; 1
   17924:	fc 01       	movw	r30, r24
   17926:	20 83       	st	Z, r18
   17928:	89 ec       	ldi	r24, 0xC9	; 201
   1792a:	94 e0       	ldi	r25, 0x04	; 4
   1792c:	29 ec       	ldi	r18, 0xC9	; 201
   1792e:	34 e0       	ldi	r19, 0x04	; 4
   17930:	f9 01       	movw	r30, r18
   17932:	20 81       	ld	r18, Z
   17934:	22 60       	ori	r18, 0x02	; 2
   17936:	fc 01       	movw	r30, r24
   17938:	20 83       	st	Z, r18
   1793a:	88 ec       	ldi	r24, 0xC8	; 200
   1793c:	94 e0       	ldi	r25, 0x04	; 4
   1793e:	28 ec       	ldi	r18, 0xC8	; 200
   17940:	34 e0       	ldi	r19, 0x04	; 4
   17942:	f9 01       	movw	r30, r18
   17944:	20 81       	ld	r18, Z
   17946:	20 64       	ori	r18, 0x40	; 64
   17948:	fc 01       	movw	r30, r24
   1794a:	20 83       	st	Z, r18
   1794c:	89 ec       	ldi	r24, 0xC9	; 201
   1794e:	94 e0       	ldi	r25, 0x04	; 4
   17950:	29 ec       	ldi	r18, 0xC9	; 201
   17952:	34 e0       	ldi	r19, 0x04	; 4
   17954:	f9 01       	movw	r30, r18
   17956:	20 81       	ld	r18, Z
   17958:	21 60       	ori	r18, 0x01	; 1
   1795a:	fc 01       	movw	r30, r24
   1795c:	20 83       	st	Z, r18
   1795e:	88 ec       	ldi	r24, 0xC8	; 200
   17960:	94 e0       	ldi	r25, 0x04	; 4
   17962:	28 ec       	ldi	r18, 0xC8	; 200
   17964:	34 e0       	ldi	r19, 0x04	; 4
   17966:	f9 01       	movw	r30, r18
   17968:	20 81       	ld	r18, Z
   1796a:	20 68       	ori	r18, 0x80	; 128
   1796c:	fc 01       	movw	r30, r24
   1796e:	20 83       	st	Z, r18
   17970:	89 81       	ldd	r24, Y+1	; 0x01
   17972:	44 de       	rcall	.-888    	; 0x175fc <cpu_irq_restore>
   17974:	00 00       	nop
   17976:	0f 90       	pop	r0
   17978:	df 91       	pop	r29
   1797a:	cf 91       	pop	r28
   1797c:	08 95       	ret

0001797e <udd_is_high_speed>:
   1797e:	cf 93       	push	r28
   17980:	df 93       	push	r29
   17982:	cd b7       	in	r28, 0x3d	; 61
   17984:	de b7       	in	r29, 0x3e	; 62
   17986:	80 e0       	ldi	r24, 0x00	; 0
   17988:	df 91       	pop	r29
   1798a:	cf 91       	pop	r28
   1798c:	08 95       	ret

0001798e <udd_set_address>:
   1798e:	cf 93       	push	r28
   17990:	df 93       	push	r29
   17992:	1f 92       	push	r1
   17994:	cd b7       	in	r28, 0x3d	; 61
   17996:	de b7       	in	r29, 0x3e	; 62
   17998:	89 83       	std	Y+1, r24	; 0x01
   1799a:	83 ec       	ldi	r24, 0xC3	; 195
   1799c:	94 e0       	ldi	r25, 0x04	; 4
   1799e:	29 81       	ldd	r18, Y+1	; 0x01
   179a0:	fc 01       	movw	r30, r24
   179a2:	20 83       	st	Z, r18
   179a4:	00 00       	nop
   179a6:	0f 90       	pop	r0
   179a8:	df 91       	pop	r29
   179aa:	cf 91       	pop	r28
   179ac:	08 95       	ret

000179ae <udd_getaddress>:
   179ae:	cf 93       	push	r28
   179b0:	df 93       	push	r29
   179b2:	cd b7       	in	r28, 0x3d	; 61
   179b4:	de b7       	in	r29, 0x3e	; 62
   179b6:	83 ec       	ldi	r24, 0xC3	; 195
   179b8:	94 e0       	ldi	r25, 0x04	; 4
   179ba:	fc 01       	movw	r30, r24
   179bc:	80 81       	ld	r24, Z
   179be:	df 91       	pop	r29
   179c0:	cf 91       	pop	r28
   179c2:	08 95       	ret

000179c4 <udd_get_frame_number>:
   179c4:	cf 93       	push	r28
   179c6:	df 93       	push	r29
   179c8:	cd b7       	in	r28, 0x3d	; 61
   179ca:	de b7       	in	r29, 0x3e	; 62
   179cc:	80 91 c8 24 	lds	r24, 0x24C8	; 0x8024c8 <udd_sram+0x3c>
   179d0:	90 91 c9 24 	lds	r25, 0x24C9	; 0x8024c9 <udd_sram+0x3d>
   179d4:	df 91       	pop	r29
   179d6:	cf 91       	pop	r28
   179d8:	08 95       	ret

000179da <udd_get_micro_frame_number>:
   179da:	cf 93       	push	r28
   179dc:	df 93       	push	r29
   179de:	cd b7       	in	r28, 0x3d	; 61
   179e0:	de b7       	in	r29, 0x3e	; 62
   179e2:	80 e0       	ldi	r24, 0x00	; 0
   179e4:	90 e0       	ldi	r25, 0x00	; 0
   179e6:	df 91       	pop	r29
   179e8:	cf 91       	pop	r28
   179ea:	08 95       	ret

000179ec <udd_set_setup_payload>:
   179ec:	cf 93       	push	r28
   179ee:	df 93       	push	r29
   179f0:	00 d0       	rcall	.+0      	; 0x179f2 <udd_set_setup_payload+0x6>
   179f2:	1f 92       	push	r1
   179f4:	cd b7       	in	r28, 0x3d	; 61
   179f6:	de b7       	in	r29, 0x3e	; 62
   179f8:	89 83       	std	Y+1, r24	; 0x01
   179fa:	9a 83       	std	Y+2, r25	; 0x02
   179fc:	6b 83       	std	Y+3, r22	; 0x03
   179fe:	7c 83       	std	Y+4, r23	; 0x04
   17a00:	89 81       	ldd	r24, Y+1	; 0x01
   17a02:	9a 81       	ldd	r25, Y+2	; 0x02
   17a04:	80 93 c9 31 	sts	0x31C9, r24	; 0x8031c9 <udd_g_ctrlreq+0x8>
   17a08:	90 93 ca 31 	sts	0x31CA, r25	; 0x8031ca <udd_g_ctrlreq+0x9>
   17a0c:	8b 81       	ldd	r24, Y+3	; 0x03
   17a0e:	9c 81       	ldd	r25, Y+4	; 0x04
   17a10:	80 93 cb 31 	sts	0x31CB, r24	; 0x8031cb <udd_g_ctrlreq+0xa>
   17a14:	90 93 cc 31 	sts	0x31CC, r25	; 0x8031cc <udd_g_ctrlreq+0xb>
   17a18:	00 00       	nop
   17a1a:	24 96       	adiw	r28, 0x04	; 4
   17a1c:	cd bf       	out	0x3d, r28	; 61
   17a1e:	de bf       	out	0x3e, r29	; 62
   17a20:	df 91       	pop	r29
   17a22:	cf 91       	pop	r28
   17a24:	08 95       	ret

00017a26 <udd_ep_alloc>:
   17a26:	cf 93       	push	r28
   17a28:	df 93       	push	r29
   17a2a:	00 d0       	rcall	.+0      	; 0x17a2c <udd_ep_alloc+0x6>
   17a2c:	00 d0       	rcall	.+0      	; 0x17a2e <udd_ep_alloc+0x8>
   17a2e:	cd b7       	in	r28, 0x3d	; 61
   17a30:	de b7       	in	r29, 0x3e	; 62
   17a32:	8b 83       	std	Y+3, r24	; 0x03
   17a34:	6c 83       	std	Y+4, r22	; 0x04
   17a36:	4d 83       	std	Y+5, r20	; 0x05
   17a38:	5e 83       	std	Y+6, r21	; 0x06
   17a3a:	8b 81       	ldd	r24, Y+3	; 0x03
   17a3c:	ad d3       	rcall	.+1882   	; 0x18198 <udd_ep_get_ctrl>
   17a3e:	89 83       	std	Y+1, r24	; 0x01
   17a40:	9a 83       	std	Y+2, r25	; 0x02
   17a42:	89 81       	ldd	r24, Y+1	; 0x01
   17a44:	9a 81       	ldd	r25, Y+2	; 0x02
   17a46:	fc 01       	movw	r30, r24
   17a48:	81 81       	ldd	r24, Z+1	; 0x01
   17a4a:	88 2f       	mov	r24, r24
   17a4c:	90 e0       	ldi	r25, 0x00	; 0
   17a4e:	80 7c       	andi	r24, 0xC0	; 192
   17a50:	99 27       	eor	r25, r25
   17a52:	89 2b       	or	r24, r25
   17a54:	11 f0       	breq	.+4      	; 0x17a5a <udd_ep_alloc+0x34>
   17a56:	80 e0       	ldi	r24, 0x00	; 0
   17a58:	28 c0       	rjmp	.+80     	; 0x17aaa <udd_ep_alloc+0x84>
   17a5a:	8d 81       	ldd	r24, Y+5	; 0x05
   17a5c:	9e 81       	ldd	r25, Y+6	; 0x06
   17a5e:	ac 01       	movw	r20, r24
   17a60:	6c 81       	ldd	r22, Y+4	; 0x04
   17a62:	8b 81       	ldd	r24, Y+3	; 0x03
   17a64:	23 d3       	rcall	.+1606   	; 0x180ac <udd_ep_init>
   17a66:	89 81       	ldd	r24, Y+1	; 0x01
   17a68:	9a 81       	ldd	r25, Y+2	; 0x02
   17a6a:	fc 01       	movw	r30, r24
   17a6c:	81 81       	ldd	r24, Z+1	; 0x01
   17a6e:	88 2f       	mov	r24, r24
   17a70:	90 e0       	ldi	r25, 0x00	; 0
   17a72:	80 7c       	andi	r24, 0xC0	; 192
   17a74:	99 27       	eor	r25, r25
   17a76:	80 3c       	cpi	r24, 0xC0	; 192
   17a78:	91 05       	cpc	r25, r1
   17a7a:	61 f4       	brne	.+24     	; 0x17a94 <udd_ep_alloc+0x6e>
   17a7c:	89 81       	ldd	r24, Y+1	; 0x01
   17a7e:	9a 81       	ldd	r25, Y+2	; 0x02
   17a80:	fc 01       	movw	r30, r24
   17a82:	81 81       	ldd	r24, Z+1	; 0x01
   17a84:	88 2f       	mov	r24, r24
   17a86:	90 e0       	ldi	r25, 0x00	; 0
   17a88:	87 70       	andi	r24, 0x07	; 7
   17a8a:	99 27       	eor	r25, r25
   17a8c:	07 97       	sbiw	r24, 0x07	; 7
   17a8e:	11 f4       	brne	.+4      	; 0x17a94 <udd_ep_alloc+0x6e>
   17a90:	81 e0       	ldi	r24, 0x01	; 1
   17a92:	0b c0       	rjmp	.+22     	; 0x17aaa <udd_ep_alloc+0x84>
   17a94:	89 81       	ldd	r24, Y+1	; 0x01
   17a96:	9a 81       	ldd	r25, Y+2	; 0x02
   17a98:	fc 01       	movw	r30, r24
   17a9a:	81 81       	ldd	r24, Z+1	; 0x01
   17a9c:	28 2f       	mov	r18, r24
   17a9e:	20 62       	ori	r18, 0x20	; 32
   17aa0:	89 81       	ldd	r24, Y+1	; 0x01
   17aa2:	9a 81       	ldd	r25, Y+2	; 0x02
   17aa4:	fc 01       	movw	r30, r24
   17aa6:	21 83       	std	Z+1, r18	; 0x01
   17aa8:	81 e0       	ldi	r24, 0x01	; 1
   17aaa:	26 96       	adiw	r28, 0x06	; 6
   17aac:	cd bf       	out	0x3d, r28	; 61
   17aae:	de bf       	out	0x3e, r29	; 62
   17ab0:	df 91       	pop	r29
   17ab2:	cf 91       	pop	r28
   17ab4:	08 95       	ret

00017ab6 <udd_ep_free>:
   17ab6:	cf 93       	push	r28
   17ab8:	df 93       	push	r29
   17aba:	00 d0       	rcall	.+0      	; 0x17abc <udd_ep_free+0x6>
   17abc:	cd b7       	in	r28, 0x3d	; 61
   17abe:	de b7       	in	r29, 0x3e	; 62
   17ac0:	8b 83       	std	Y+3, r24	; 0x03
   17ac2:	8b 81       	ldd	r24, Y+3	; 0x03
   17ac4:	5a d1       	rcall	.+692    	; 0x17d7a <udd_ep_abort>
   17ac6:	8b 81       	ldd	r24, Y+3	; 0x03
   17ac8:	67 d3       	rcall	.+1742   	; 0x18198 <udd_ep_get_ctrl>
   17aca:	89 83       	std	Y+1, r24	; 0x01
   17acc:	9a 83       	std	Y+2, r25	; 0x02
   17ace:	89 81       	ldd	r24, Y+1	; 0x01
   17ad0:	9a 81       	ldd	r25, Y+2	; 0x02
   17ad2:	fc 01       	movw	r30, r24
   17ad4:	11 82       	std	Z+1, r1	; 0x01
   17ad6:	00 00       	nop
   17ad8:	23 96       	adiw	r28, 0x03	; 3
   17ada:	cd bf       	out	0x3d, r28	; 61
   17adc:	de bf       	out	0x3e, r29	; 62
   17ade:	df 91       	pop	r29
   17ae0:	cf 91       	pop	r28
   17ae2:	08 95       	ret

00017ae4 <udd_ep_is_halted>:
   17ae4:	cf 93       	push	r28
   17ae6:	df 93       	push	r29
   17ae8:	00 d0       	rcall	.+0      	; 0x17aea <udd_ep_is_halted+0x6>
   17aea:	cd b7       	in	r28, 0x3d	; 61
   17aec:	de b7       	in	r29, 0x3e	; 62
   17aee:	8b 83       	std	Y+3, r24	; 0x03
   17af0:	8b 81       	ldd	r24, Y+3	; 0x03
   17af2:	52 d3       	rcall	.+1700   	; 0x18198 <udd_ep_get_ctrl>
   17af4:	89 83       	std	Y+1, r24	; 0x01
   17af6:	9a 83       	std	Y+2, r25	; 0x02
   17af8:	89 81       	ldd	r24, Y+1	; 0x01
   17afa:	9a 81       	ldd	r25, Y+2	; 0x02
   17afc:	fc 01       	movw	r30, r24
   17afe:	81 81       	ldd	r24, Z+1	; 0x01
   17b00:	88 2f       	mov	r24, r24
   17b02:	90 e0       	ldi	r25, 0x00	; 0
   17b04:	84 70       	andi	r24, 0x04	; 4
   17b06:	99 27       	eor	r25, r25
   17b08:	21 e0       	ldi	r18, 0x01	; 1
   17b0a:	89 2b       	or	r24, r25
   17b0c:	09 f4       	brne	.+2      	; 0x17b10 <udd_ep_is_halted+0x2c>
   17b0e:	20 e0       	ldi	r18, 0x00	; 0
   17b10:	82 2f       	mov	r24, r18
   17b12:	23 96       	adiw	r28, 0x03	; 3
   17b14:	cd bf       	out	0x3d, r28	; 61
   17b16:	de bf       	out	0x3e, r29	; 62
   17b18:	df 91       	pop	r29
   17b1a:	cf 91       	pop	r28
   17b1c:	08 95       	ret

00017b1e <udd_ep_set_halt>:
   17b1e:	cf 93       	push	r28
   17b20:	df 93       	push	r29
   17b22:	00 d0       	rcall	.+0      	; 0x17b24 <udd_ep_set_halt+0x6>
   17b24:	cd b7       	in	r28, 0x3d	; 61
   17b26:	de b7       	in	r29, 0x3e	; 62
   17b28:	8b 83       	std	Y+3, r24	; 0x03
   17b2a:	8b 81       	ldd	r24, Y+3	; 0x03
   17b2c:	35 d3       	rcall	.+1642   	; 0x18198 <udd_ep_get_ctrl>
   17b2e:	89 83       	std	Y+1, r24	; 0x01
   17b30:	9a 83       	std	Y+2, r25	; 0x02
   17b32:	89 81       	ldd	r24, Y+1	; 0x01
   17b34:	9a 81       	ldd	r25, Y+2	; 0x02
   17b36:	fc 01       	movw	r30, r24
   17b38:	81 81       	ldd	r24, Z+1	; 0x01
   17b3a:	28 2f       	mov	r18, r24
   17b3c:	24 60       	ori	r18, 0x04	; 4
   17b3e:	89 81       	ldd	r24, Y+1	; 0x01
   17b40:	9a 81       	ldd	r25, Y+2	; 0x02
   17b42:	fc 01       	movw	r30, r24
   17b44:	21 83       	std	Z+1, r18	; 0x01
   17b46:	8b 81       	ldd	r24, Y+3	; 0x03
   17b48:	18 d1       	rcall	.+560    	; 0x17d7a <udd_ep_abort>
   17b4a:	81 e0       	ldi	r24, 0x01	; 1
   17b4c:	23 96       	adiw	r28, 0x03	; 3
   17b4e:	cd bf       	out	0x3d, r28	; 61
   17b50:	de bf       	out	0x3e, r29	; 62
   17b52:	df 91       	pop	r29
   17b54:	cf 91       	pop	r28
   17b56:	08 95       	ret

00017b58 <udd_ep_clear_halt>:
   17b58:	0f 93       	push	r16
   17b5a:	cf 93       	push	r28
   17b5c:	df 93       	push	r29
   17b5e:	cd b7       	in	r28, 0x3d	; 61
   17b60:	de b7       	in	r29, 0x3e	; 62
   17b62:	25 97       	sbiw	r28, 0x05	; 5
   17b64:	cd bf       	out	0x3d, r28	; 61
   17b66:	de bf       	out	0x3e, r29	; 62
   17b68:	8d 83       	std	Y+5, r24	; 0x05
   17b6a:	8d 81       	ldd	r24, Y+5	; 0x05
   17b6c:	15 d3       	rcall	.+1578   	; 0x18198 <udd_ep_get_ctrl>
   17b6e:	89 83       	std	Y+1, r24	; 0x01
   17b70:	9a 83       	std	Y+2, r25	; 0x02
   17b72:	89 81       	ldd	r24, Y+1	; 0x01
   17b74:	9a 81       	ldd	r25, Y+2	; 0x02
   17b76:	fc 01       	movw	r30, r24
   17b78:	01 e0       	ldi	r16, 0x01	; 1
   17b7a:	06 93       	lac	Z, r16
   17b7c:	89 81       	ldd	r24, Y+1	; 0x01
   17b7e:	9a 81       	ldd	r25, Y+2	; 0x02
   17b80:	fc 01       	movw	r30, r24
   17b82:	81 81       	ldd	r24, Z+1	; 0x01
   17b84:	88 2f       	mov	r24, r24
   17b86:	90 e0       	ldi	r25, 0x00	; 0
   17b88:	84 70       	andi	r24, 0x04	; 4
   17b8a:	99 27       	eor	r25, r25
   17b8c:	89 2b       	or	r24, r25
   17b8e:	11 f4       	brne	.+4      	; 0x17b94 <udd_ep_clear_halt+0x3c>
   17b90:	81 e0       	ldi	r24, 0x01	; 1
   17b92:	24 c0       	rjmp	.+72     	; 0x17bdc <udd_ep_clear_halt+0x84>
   17b94:	89 81       	ldd	r24, Y+1	; 0x01
   17b96:	9a 81       	ldd	r25, Y+2	; 0x02
   17b98:	fc 01       	movw	r30, r24
   17b9a:	81 81       	ldd	r24, Z+1	; 0x01
   17b9c:	28 2f       	mov	r18, r24
   17b9e:	2b 7f       	andi	r18, 0xFB	; 251
   17ba0:	89 81       	ldd	r24, Y+1	; 0x01
   17ba2:	9a 81       	ldd	r25, Y+2	; 0x02
   17ba4:	fc 01       	movw	r30, r24
   17ba6:	21 83       	std	Z+1, r18	; 0x01
   17ba8:	8d 81       	ldd	r24, Y+5	; 0x05
   17baa:	7c d6       	rcall	.+3320   	; 0x188a4 <udd_ep_get_job>
   17bac:	8b 83       	std	Y+3, r24	; 0x03
   17bae:	9c 83       	std	Y+4, r25	; 0x04
   17bb0:	8b 81       	ldd	r24, Y+3	; 0x03
   17bb2:	9c 81       	ldd	r25, Y+4	; 0x04
   17bb4:	fc 01       	movw	r30, r24
   17bb6:	80 81       	ld	r24, Z
   17bb8:	81 70       	andi	r24, 0x01	; 1
   17bba:	88 23       	and	r24, r24
   17bbc:	71 f0       	breq	.+28     	; 0x17bda <udd_ep_clear_halt+0x82>
   17bbe:	8b 81       	ldd	r24, Y+3	; 0x03
   17bc0:	9c 81       	ldd	r25, Y+4	; 0x04
   17bc2:	fc 01       	movw	r30, r24
   17bc4:	20 81       	ld	r18, Z
   17bc6:	2e 7f       	andi	r18, 0xFE	; 254
   17bc8:	fc 01       	movw	r30, r24
   17bca:	20 83       	st	Z, r18
   17bcc:	8b 81       	ldd	r24, Y+3	; 0x03
   17bce:	9c 81       	ldd	r25, Y+4	; 0x04
   17bd0:	fc 01       	movw	r30, r24
   17bd2:	87 81       	ldd	r24, Z+7	; 0x07
   17bd4:	90 85       	ldd	r25, Z+8	; 0x08
   17bd6:	fc 01       	movw	r30, r24
   17bd8:	19 95       	eicall
   17bda:	81 e0       	ldi	r24, 0x01	; 1
   17bdc:	25 96       	adiw	r28, 0x05	; 5
   17bde:	cd bf       	out	0x3d, r28	; 61
   17be0:	de bf       	out	0x3e, r29	; 62
   17be2:	df 91       	pop	r29
   17be4:	cf 91       	pop	r28
   17be6:	0f 91       	pop	r16
   17be8:	08 95       	ret

00017bea <udd_ep_run>:
   17bea:	0f 93       	push	r16
   17bec:	1f 93       	push	r17
   17bee:	cf 93       	push	r28
   17bf0:	df 93       	push	r29
   17bf2:	cd b7       	in	r28, 0x3d	; 61
   17bf4:	de b7       	in	r29, 0x3e	; 62
   17bf6:	2d 97       	sbiw	r28, 0x0d	; 13
   17bf8:	cd bf       	out	0x3d, r28	; 61
   17bfa:	de bf       	out	0x3e, r29	; 62
   17bfc:	8e 83       	std	Y+6, r24	; 0x06
   17bfe:	6f 83       	std	Y+7, r22	; 0x07
   17c00:	48 87       	std	Y+8, r20	; 0x08
   17c02:	59 87       	std	Y+9, r21	; 0x09
   17c04:	2a 87       	std	Y+10, r18	; 0x0a
   17c06:	3b 87       	std	Y+11, r19	; 0x0b
   17c08:	0c 87       	std	Y+12, r16	; 0x0c
   17c0a:	1d 87       	std	Y+13, r17	; 0x0d
   17c0c:	8e 81       	ldd	r24, Y+6	; 0x06
   17c0e:	4a d6       	rcall	.+3220   	; 0x188a4 <udd_ep_get_job>
   17c10:	89 83       	std	Y+1, r24	; 0x01
   17c12:	9a 83       	std	Y+2, r25	; 0x02
   17c14:	8e 81       	ldd	r24, Y+6	; 0x06
   17c16:	c0 d2       	rcall	.+1408   	; 0x18198 <udd_ep_get_ctrl>
   17c18:	8b 83       	std	Y+3, r24	; 0x03
   17c1a:	9c 83       	std	Y+4, r25	; 0x04
   17c1c:	8b 81       	ldd	r24, Y+3	; 0x03
   17c1e:	9c 81       	ldd	r25, Y+4	; 0x04
   17c20:	fc 01       	movw	r30, r24
   17c22:	81 81       	ldd	r24, Z+1	; 0x01
   17c24:	88 2f       	mov	r24, r24
   17c26:	90 e0       	ldi	r25, 0x00	; 0
   17c28:	80 7c       	andi	r24, 0xC0	; 192
   17c2a:	99 27       	eor	r25, r25
   17c2c:	89 2b       	or	r24, r25
   17c2e:	11 f4       	brne	.+4      	; 0x17c34 <udd_ep_run+0x4a>
   17c30:	80 e0       	ldi	r24, 0x00	; 0
   17c32:	9b c0       	rjmp	.+310    	; 0x17d6a <udd_ep_run+0x180>
   17c34:	8b 81       	ldd	r24, Y+3	; 0x03
   17c36:	9c 81       	ldd	r25, Y+4	; 0x04
   17c38:	fc 01       	movw	r30, r24
   17c3a:	81 81       	ldd	r24, Z+1	; 0x01
   17c3c:	88 2f       	mov	r24, r24
   17c3e:	90 e0       	ldi	r25, 0x00	; 0
   17c40:	80 7c       	andi	r24, 0xC0	; 192
   17c42:	99 27       	eor	r25, r25
   17c44:	80 3c       	cpi	r24, 0xC0	; 192
   17c46:	91 05       	cpc	r25, r1
   17c48:	61 f0       	breq	.+24     	; 0x17c62 <udd_ep_run+0x78>
   17c4a:	8b 81       	ldd	r24, Y+3	; 0x03
   17c4c:	9c 81       	ldd	r25, Y+4	; 0x04
   17c4e:	fc 01       	movw	r30, r24
   17c50:	81 81       	ldd	r24, Z+1	; 0x01
   17c52:	88 2f       	mov	r24, r24
   17c54:	90 e0       	ldi	r25, 0x00	; 0
   17c56:	84 70       	andi	r24, 0x04	; 4
   17c58:	99 27       	eor	r25, r25
   17c5a:	89 2b       	or	r24, r25
   17c5c:	11 f0       	breq	.+4      	; 0x17c62 <udd_ep_run+0x78>
   17c5e:	80 e0       	ldi	r24, 0x00	; 0
   17c60:	84 c0       	rjmp	.+264    	; 0x17d6a <udd_ep_run+0x180>
   17c62:	bc dc       	rcall	.-1672   	; 0x175dc <cpu_irq_save>
   17c64:	8d 83       	std	Y+5, r24	; 0x05
   17c66:	89 81       	ldd	r24, Y+1	; 0x01
   17c68:	9a 81       	ldd	r25, Y+2	; 0x02
   17c6a:	fc 01       	movw	r30, r24
   17c6c:	80 81       	ld	r24, Z
   17c6e:	81 70       	andi	r24, 0x01	; 1
   17c70:	88 23       	and	r24, r24
   17c72:	21 f0       	breq	.+8      	; 0x17c7c <udd_ep_run+0x92>
   17c74:	8d 81       	ldd	r24, Y+5	; 0x05
   17c76:	c2 dc       	rcall	.-1660   	; 0x175fc <cpu_irq_restore>
   17c78:	80 e0       	ldi	r24, 0x00	; 0
   17c7a:	77 c0       	rjmp	.+238    	; 0x17d6a <udd_ep_run+0x180>
   17c7c:	89 81       	ldd	r24, Y+1	; 0x01
   17c7e:	9a 81       	ldd	r25, Y+2	; 0x02
   17c80:	fc 01       	movw	r30, r24
   17c82:	20 81       	ld	r18, Z
   17c84:	21 60       	ori	r18, 0x01	; 1
   17c86:	fc 01       	movw	r30, r24
   17c88:	20 83       	st	Z, r18
   17c8a:	8d 81       	ldd	r24, Y+5	; 0x05
   17c8c:	b7 dc       	rcall	.-1682   	; 0x175fc <cpu_irq_restore>
   17c8e:	89 81       	ldd	r24, Y+1	; 0x01
   17c90:	9a 81       	ldd	r25, Y+2	; 0x02
   17c92:	28 85       	ldd	r18, Y+8	; 0x08
   17c94:	39 85       	ldd	r19, Y+9	; 0x09
   17c96:	fc 01       	movw	r30, r24
   17c98:	21 83       	std	Z+1, r18	; 0x01
   17c9a:	32 83       	std	Z+2, r19	; 0x02
   17c9c:	89 81       	ldd	r24, Y+1	; 0x01
   17c9e:	9a 81       	ldd	r25, Y+2	; 0x02
   17ca0:	2a 85       	ldd	r18, Y+10	; 0x0a
   17ca2:	3b 85       	ldd	r19, Y+11	; 0x0b
   17ca4:	fc 01       	movw	r30, r24
   17ca6:	23 83       	std	Z+3, r18	; 0x03
   17ca8:	34 83       	std	Z+4, r19	; 0x04
   17caa:	89 81       	ldd	r24, Y+1	; 0x01
   17cac:	9a 81       	ldd	r25, Y+2	; 0x02
   17cae:	fc 01       	movw	r30, r24
   17cb0:	15 82       	std	Z+5, r1	; 0x05
   17cb2:	16 82       	std	Z+6, r1	; 0x06
   17cb4:	89 81       	ldd	r24, Y+1	; 0x01
   17cb6:	9a 81       	ldd	r25, Y+2	; 0x02
   17cb8:	2c 85       	ldd	r18, Y+12	; 0x0c
   17cba:	3d 85       	ldd	r19, Y+13	; 0x0d
   17cbc:	fc 01       	movw	r30, r24
   17cbe:	27 83       	std	Z+7, r18	; 0x07
   17cc0:	30 87       	std	Z+8, r19	; 0x08
   17cc2:	8f 81       	ldd	r24, Y+7	; 0x07
   17cc4:	88 23       	and	r24, r24
   17cc6:	21 f4       	brne	.+8      	; 0x17cd0 <udd_ep_run+0xe6>
   17cc8:	8a 85       	ldd	r24, Y+10	; 0x0a
   17cca:	9b 85       	ldd	r25, Y+11	; 0x0b
   17ccc:	89 2b       	or	r24, r25
   17cce:	19 f4       	brne	.+6      	; 0x17cd6 <udd_ep_run+0xec>
   17cd0:	81 e0       	ldi	r24, 0x01	; 1
   17cd2:	90 e0       	ldi	r25, 0x00	; 0
   17cd4:	02 c0       	rjmp	.+4      	; 0x17cda <udd_ep_run+0xf0>
   17cd6:	80 e0       	ldi	r24, 0x00	; 0
   17cd8:	90 e0       	ldi	r25, 0x00	; 0
   17cda:	28 2f       	mov	r18, r24
   17cdc:	21 70       	andi	r18, 0x01	; 1
   17cde:	89 81       	ldd	r24, Y+1	; 0x01
   17ce0:	9a 81       	ldd	r25, Y+2	; 0x02
   17ce2:	21 70       	andi	r18, 0x01	; 1
   17ce4:	22 0f       	add	r18, r18
   17ce6:	fc 01       	movw	r30, r24
   17ce8:	30 81       	ld	r19, Z
   17cea:	3d 7f       	andi	r19, 0xFD	; 253
   17cec:	23 2b       	or	r18, r19
   17cee:	fc 01       	movw	r30, r24
   17cf0:	20 83       	st	Z, r18
   17cf2:	89 81       	ldd	r24, Y+1	; 0x01
   17cf4:	9a 81       	ldd	r25, Y+2	; 0x02
   17cf6:	fc 01       	movw	r30, r24
   17cf8:	20 81       	ld	r18, Z
   17cfa:	2b 7f       	andi	r18, 0xFB	; 251
   17cfc:	fc 01       	movw	r30, r24
   17cfe:	20 83       	st	Z, r18
   17d00:	8e 81       	ldd	r24, Y+6	; 0x06
   17d02:	88 23       	and	r24, r24
   17d04:	34 f4       	brge	.+12     	; 0x17d12 <udd_ep_run+0x128>
   17d06:	8b 81       	ldd	r24, Y+3	; 0x03
   17d08:	9c 81       	ldd	r25, Y+4	; 0x04
   17d0a:	fc 01       	movw	r30, r24
   17d0c:	16 82       	std	Z+6, r1	; 0x06
   17d0e:	17 82       	std	Z+7, r1	; 0x07
   17d10:	29 c0       	rjmp	.+82     	; 0x17d64 <udd_ep_run+0x17a>
   17d12:	8b 81       	ldd	r24, Y+3	; 0x03
   17d14:	9c 81       	ldd	r25, Y+4	; 0x04
   17d16:	fc 01       	movw	r30, r24
   17d18:	81 81       	ldd	r24, Z+1	; 0x01
   17d1a:	88 2f       	mov	r24, r24
   17d1c:	90 e0       	ldi	r25, 0x00	; 0
   17d1e:	80 7c       	andi	r24, 0xC0	; 192
   17d20:	99 27       	eor	r25, r25
   17d22:	80 3c       	cpi	r24, 0xC0	; 192
   17d24:	91 05       	cpc	r25, r1
   17d26:	a1 f4       	brne	.+40     	; 0x17d50 <udd_ep_run+0x166>
   17d28:	8b 81       	ldd	r24, Y+3	; 0x03
   17d2a:	9c 81       	ldd	r25, Y+4	; 0x04
   17d2c:	7b d5       	rcall	.+2806   	; 0x18824 <udd_ep_get_size>
   17d2e:	9c 01       	movw	r18, r24
   17d30:	8a 85       	ldd	r24, Y+10	; 0x0a
   17d32:	9b 85       	ldd	r25, Y+11	; 0x0b
   17d34:	b9 01       	movw	r22, r18
   17d36:	0f 94 36 2f 	call	0x25e6c	; 0x25e6c <__udivmodhi4>
   17d3a:	89 2b       	or	r24, r25
   17d3c:	49 f0       	breq	.+18     	; 0x17d50 <udd_ep_run+0x166>
   17d3e:	89 81       	ldd	r24, Y+1	; 0x01
   17d40:	9a 81       	ldd	r25, Y+2	; 0x02
   17d42:	fc 01       	movw	r30, r24
   17d44:	20 81       	ld	r18, Z
   17d46:	2e 7f       	andi	r18, 0xFE	; 254
   17d48:	fc 01       	movw	r30, r24
   17d4a:	20 83       	st	Z, r18
   17d4c:	80 e0       	ldi	r24, 0x00	; 0
   17d4e:	0d c0       	rjmp	.+26     	; 0x17d6a <udd_ep_run+0x180>
   17d50:	8b 81       	ldd	r24, Y+3	; 0x03
   17d52:	9c 81       	ldd	r25, Y+4	; 0x04
   17d54:	fc 01       	movw	r30, r24
   17d56:	12 82       	std	Z+2, r1	; 0x02
   17d58:	13 82       	std	Z+3, r1	; 0x03
   17d5a:	8b 81       	ldd	r24, Y+3	; 0x03
   17d5c:	9c 81       	ldd	r25, Y+4	; 0x04
   17d5e:	fc 01       	movw	r30, r24
   17d60:	16 82       	std	Z+6, r1	; 0x06
   17d62:	17 82       	std	Z+7, r1	; 0x07
   17d64:	8e 81       	ldd	r24, Y+6	; 0x06
   17d66:	c6 d5       	rcall	.+2956   	; 0x188f4 <udd_ep_trans_complet>
   17d68:	81 e0       	ldi	r24, 0x01	; 1
   17d6a:	2d 96       	adiw	r28, 0x0d	; 13
   17d6c:	cd bf       	out	0x3d, r28	; 61
   17d6e:	de bf       	out	0x3e, r29	; 62
   17d70:	df 91       	pop	r29
   17d72:	cf 91       	pop	r28
   17d74:	1f 91       	pop	r17
   17d76:	0f 91       	pop	r16
   17d78:	08 95       	ret

00017d7a <udd_ep_abort>:
   17d7a:	0f 93       	push	r16
   17d7c:	cf 93       	push	r28
   17d7e:	df 93       	push	r29
   17d80:	cd b7       	in	r28, 0x3d	; 61
   17d82:	de b7       	in	r29, 0x3e	; 62
   17d84:	25 97       	sbiw	r28, 0x05	; 5
   17d86:	cd bf       	out	0x3d, r28	; 61
   17d88:	de bf       	out	0x3e, r29	; 62
   17d8a:	8d 83       	std	Y+5, r24	; 0x05
   17d8c:	8d 81       	ldd	r24, Y+5	; 0x05
   17d8e:	04 d2       	rcall	.+1032   	; 0x18198 <udd_ep_get_ctrl>
   17d90:	89 83       	std	Y+1, r24	; 0x01
   17d92:	9a 83       	std	Y+2, r25	; 0x02
   17d94:	8d 81       	ldd	r24, Y+5	; 0x05
   17d96:	86 d5       	rcall	.+2828   	; 0x188a4 <udd_ep_get_job>
   17d98:	8b 83       	std	Y+3, r24	; 0x03
   17d9a:	9c 83       	std	Y+4, r25	; 0x04
   17d9c:	89 81       	ldd	r24, Y+1	; 0x01
   17d9e:	9a 81       	ldd	r25, Y+2	; 0x02
   17da0:	fc 01       	movw	r30, r24
   17da2:	02 e0       	ldi	r16, 0x02	; 2
   17da4:	05 93       	las	Z, r16
   17da6:	8b 81       	ldd	r24, Y+3	; 0x03
   17da8:	9c 81       	ldd	r25, Y+4	; 0x04
   17daa:	fc 01       	movw	r30, r24
   17dac:	80 81       	ld	r24, Z
   17dae:	81 70       	andi	r24, 0x01	; 1
   17db0:	88 23       	and	r24, r24
   17db2:	39 f1       	breq	.+78     	; 0x17e02 <udd_ep_abort+0x88>
   17db4:	8b 81       	ldd	r24, Y+3	; 0x03
   17db6:	9c 81       	ldd	r25, Y+4	; 0x04
   17db8:	fc 01       	movw	r30, r24
   17dba:	20 81       	ld	r18, Z
   17dbc:	2e 7f       	andi	r18, 0xFE	; 254
   17dbe:	fc 01       	movw	r30, r24
   17dc0:	20 83       	st	Z, r18
   17dc2:	8b 81       	ldd	r24, Y+3	; 0x03
   17dc4:	9c 81       	ldd	r25, Y+4	; 0x04
   17dc6:	fc 01       	movw	r30, r24
   17dc8:	87 81       	ldd	r24, Z+7	; 0x07
   17dca:	90 85       	ldd	r25, Z+8	; 0x08
   17dcc:	89 2b       	or	r24, r25
   17dce:	d1 f0       	breq	.+52     	; 0x17e04 <udd_ep_abort+0x8a>
   17dd0:	8b 81       	ldd	r24, Y+3	; 0x03
   17dd2:	9c 81       	ldd	r25, Y+4	; 0x04
   17dd4:	fc 01       	movw	r30, r24
   17dd6:	27 81       	ldd	r18, Z+7	; 0x07
   17dd8:	30 85       	ldd	r19, Z+8	; 0x08
   17dda:	8d 81       	ldd	r24, Y+5	; 0x05
   17ddc:	88 23       	and	r24, r24
   17dde:	34 f4       	brge	.+12     	; 0x17dec <udd_ep_abort+0x72>
   17de0:	89 81       	ldd	r24, Y+1	; 0x01
   17de2:	9a 81       	ldd	r25, Y+2	; 0x02
   17de4:	fc 01       	movw	r30, r24
   17de6:	86 81       	ldd	r24, Z+6	; 0x06
   17de8:	97 81       	ldd	r25, Z+7	; 0x07
   17dea:	05 c0       	rjmp	.+10     	; 0x17df6 <udd_ep_abort+0x7c>
   17dec:	89 81       	ldd	r24, Y+1	; 0x01
   17dee:	9a 81       	ldd	r25, Y+2	; 0x02
   17df0:	fc 01       	movw	r30, r24
   17df2:	82 81       	ldd	r24, Z+2	; 0x02
   17df4:	93 81       	ldd	r25, Z+3	; 0x03
   17df6:	4d 81       	ldd	r20, Y+5	; 0x05
   17df8:	bc 01       	movw	r22, r24
   17dfa:	81 e0       	ldi	r24, 0x01	; 1
   17dfc:	f9 01       	movw	r30, r18
   17dfe:	19 95       	eicall
   17e00:	01 c0       	rjmp	.+2      	; 0x17e04 <udd_ep_abort+0x8a>
   17e02:	00 00       	nop
   17e04:	25 96       	adiw	r28, 0x05	; 5
   17e06:	cd bf       	out	0x3d, r28	; 61
   17e08:	de bf       	out	0x3e, r29	; 62
   17e0a:	df 91       	pop	r29
   17e0c:	cf 91       	pop	r28
   17e0e:	0f 91       	pop	r16
   17e10:	08 95       	ret

00017e12 <__vector_125>:
   17e12:	1f 92       	push	r1
   17e14:	0f 92       	push	r0
   17e16:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17e1a:	0f 92       	push	r0
   17e1c:	11 24       	eor	r1, r1
   17e1e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17e22:	0f 92       	push	r0
   17e24:	2f 93       	push	r18
   17e26:	3f 93       	push	r19
   17e28:	4f 93       	push	r20
   17e2a:	5f 93       	push	r21
   17e2c:	6f 93       	push	r22
   17e2e:	7f 93       	push	r23
   17e30:	8f 93       	push	r24
   17e32:	9f 93       	push	r25
   17e34:	af 93       	push	r26
   17e36:	bf 93       	push	r27
   17e38:	ef 93       	push	r30
   17e3a:	ff 93       	push	r31
   17e3c:	cf 93       	push	r28
   17e3e:	df 93       	push	r29
   17e40:	1f 92       	push	r1
   17e42:	cd b7       	in	r28, 0x3d	; 61
   17e44:	de b7       	in	r29, 0x3e	; 62
   17e46:	8b ec       	ldi	r24, 0xCB	; 203
   17e48:	94 e0       	ldi	r25, 0x04	; 4
   17e4a:	fc 01       	movw	r30, r24
   17e4c:	80 81       	ld	r24, Z
   17e4e:	88 23       	and	r24, r24
   17e50:	44 f4       	brge	.+16     	; 0x17e62 <__vector_125+0x50>
   17e52:	8a ec       	ldi	r24, 0xCA	; 202
   17e54:	94 e0       	ldi	r25, 0x04	; 4
   17e56:	20 e8       	ldi	r18, 0x80	; 128
   17e58:	fc 01       	movw	r30, r24
   17e5a:	20 83       	st	Z, r18
   17e5c:	0f 94 0b 1d 	call	0x23a16	; 0x23a16 <udc_sof_notify>
   17e60:	62 c0       	rjmp	.+196    	; 0x17f26 <__vector_125+0x114>
   17e62:	74 d4       	rcall	.+2280   	; 0x1874c <udd_ctrl_interrupt_error>
   17e64:	88 23       	and	r24, r24
   17e66:	09 f0       	breq	.+2      	; 0x17e6a <__vector_125+0x58>
   17e68:	5d c0       	rjmp	.+186    	; 0x17f24 <__vector_125+0x112>
   17e6a:	8b ec       	ldi	r24, 0xCB	; 203
   17e6c:	94 e0       	ldi	r25, 0x04	; 4
   17e6e:	fc 01       	movw	r30, r24
   17e70:	80 81       	ld	r24, Z
   17e72:	88 2f       	mov	r24, r24
   17e74:	90 e0       	ldi	r25, 0x00	; 0
   17e76:	80 71       	andi	r24, 0x10	; 16
   17e78:	99 27       	eor	r25, r25
   17e7a:	89 2b       	or	r24, r25
   17e7c:	59 f1       	breq	.+86     	; 0x17ed4 <__vector_125+0xc2>
   17e7e:	8a ec       	ldi	r24, 0xCA	; 202
   17e80:	94 e0       	ldi	r25, 0x04	; 4
   17e82:	20 e1       	ldi	r18, 0x10	; 16
   17e84:	fc 01       	movw	r30, r24
   17e86:	20 83       	st	Z, r18
   17e88:	81 e0       	ldi	r24, 0x01	; 1
   17e8a:	89 83       	std	Y+1, r24	; 0x01
   17e8c:	08 c0       	rjmp	.+16     	; 0x17e9e <__vector_125+0x8c>
   17e8e:	89 81       	ldd	r24, Y+1	; 0x01
   17e90:	74 df       	rcall	.-280    	; 0x17d7a <udd_ep_abort>
   17e92:	89 81       	ldd	r24, Y+1	; 0x01
   17e94:	80 68       	ori	r24, 0x80	; 128
   17e96:	71 df       	rcall	.-286    	; 0x17d7a <udd_ep_abort>
   17e98:	89 81       	ldd	r24, Y+1	; 0x01
   17e9a:	8f 5f       	subi	r24, 0xFF	; 255
   17e9c:	89 83       	std	Y+1, r24	; 0x01
   17e9e:	89 81       	ldd	r24, Y+1	; 0x01
   17ea0:	83 30       	cpi	r24, 0x03	; 3
   17ea2:	a8 f3       	brcs	.-22     	; 0x17e8e <__vector_125+0x7c>
   17ea4:	0f 94 da 1c 	call	0x239b4	; 0x239b4 <udc_reset>
   17ea8:	83 ec       	ldi	r24, 0xC3	; 195
   17eaa:	94 e0       	ldi	r25, 0x04	; 4
   17eac:	fc 01       	movw	r30, r24
   17eae:	10 82       	st	Z, r1
   17eb0:	40 e4       	ldi	r20, 0x40	; 64
   17eb2:	50 e0       	ldi	r21, 0x00	; 0
   17eb4:	60 e0       	ldi	r22, 0x00	; 0
   17eb6:	80 e0       	ldi	r24, 0x00	; 0
   17eb8:	f9 d0       	rcall	.+498    	; 0x180ac <udd_ep_init>
   17eba:	40 e4       	ldi	r20, 0x40	; 64
   17ebc:	50 e0       	ldi	r21, 0x00	; 0
   17ebe:	60 e0       	ldi	r22, 0x00	; 0
   17ec0:	80 e8       	ldi	r24, 0x80	; 128
   17ec2:	f4 d0       	rcall	.+488    	; 0x180ac <udd_ep_init>
   17ec4:	81 ed       	ldi	r24, 0xD1	; 209
   17ec6:	94 e2       	ldi	r25, 0x24	; 36
   17ec8:	80 93 9c 24 	sts	0x249C, r24	; 0x80249c <udd_sram+0x10>
   17ecc:	90 93 9d 24 	sts	0x249D, r25	; 0x80249d <udd_sram+0x11>
   17ed0:	86 d1       	rcall	.+780    	; 0x181de <udd_ctrl_init>
   17ed2:	29 c0       	rjmp	.+82     	; 0x17f26 <__vector_125+0x114>
   17ed4:	8b ec       	ldi	r24, 0xCB	; 203
   17ed6:	94 e0       	ldi	r25, 0x04	; 4
   17ed8:	fc 01       	movw	r30, r24
   17eda:	80 81       	ld	r24, Z
   17edc:	88 2f       	mov	r24, r24
   17ede:	90 e0       	ldi	r25, 0x00	; 0
   17ee0:	80 74       	andi	r24, 0x40	; 64
   17ee2:	99 27       	eor	r25, r25
   17ee4:	89 2b       	or	r24, r25
   17ee6:	51 f0       	breq	.+20     	; 0x17efc <__vector_125+0xea>
   17ee8:	8a ec       	ldi	r24, 0xCA	; 202
   17eea:	94 e0       	ldi	r25, 0x04	; 4
   17eec:	20 e4       	ldi	r18, 0x40	; 64
   17eee:	fc 01       	movw	r30, r24
   17ef0:	20 83       	st	Z, r18
   17ef2:	80 e0       	ldi	r24, 0x00	; 0
   17ef4:	20 dc       	rcall	.-1984   	; 0x17736 <udd_sleep_mode>
   17ef6:	0e 94 6f 3f 	call	0x7ede	; 0x7ede <usb_callback_suspend_action>
   17efa:	15 c0       	rjmp	.+42     	; 0x17f26 <__vector_125+0x114>
   17efc:	8b ec       	ldi	r24, 0xCB	; 203
   17efe:	94 e0       	ldi	r25, 0x04	; 4
   17f00:	fc 01       	movw	r30, r24
   17f02:	80 81       	ld	r24, Z
   17f04:	88 2f       	mov	r24, r24
   17f06:	90 e0       	ldi	r25, 0x00	; 0
   17f08:	80 72       	andi	r24, 0x20	; 32
   17f0a:	99 27       	eor	r25, r25
   17f0c:	89 2b       	or	r24, r25
   17f0e:	61 f0       	breq	.+24     	; 0x17f28 <__vector_125+0x116>
   17f10:	8a ec       	ldi	r24, 0xCA	; 202
   17f12:	94 e0       	ldi	r25, 0x04	; 4
   17f14:	20 e2       	ldi	r18, 0x20	; 32
   17f16:	fc 01       	movw	r30, r24
   17f18:	20 83       	st	Z, r18
   17f1a:	81 e0       	ldi	r24, 0x01	; 1
   17f1c:	0c dc       	rcall	.-2024   	; 0x17736 <udd_sleep_mode>
   17f1e:	0e 94 7a 3f 	call	0x7ef4	; 0x7ef4 <usb_callback_resume_action>
   17f22:	01 c0       	rjmp	.+2      	; 0x17f26 <__vector_125+0x114>
   17f24:	00 00       	nop
   17f26:	00 00       	nop
   17f28:	00 00       	nop
   17f2a:	0f 90       	pop	r0
   17f2c:	df 91       	pop	r29
   17f2e:	cf 91       	pop	r28
   17f30:	ff 91       	pop	r31
   17f32:	ef 91       	pop	r30
   17f34:	bf 91       	pop	r27
   17f36:	af 91       	pop	r26
   17f38:	9f 91       	pop	r25
   17f3a:	8f 91       	pop	r24
   17f3c:	7f 91       	pop	r23
   17f3e:	6f 91       	pop	r22
   17f40:	5f 91       	pop	r21
   17f42:	4f 91       	pop	r20
   17f44:	3f 91       	pop	r19
   17f46:	2f 91       	pop	r18
   17f48:	0f 90       	pop	r0
   17f4a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17f4e:	0f 90       	pop	r0
   17f50:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17f54:	0f 90       	pop	r0
   17f56:	1f 90       	pop	r1
   17f58:	18 95       	reti

00017f5a <__vector_126>:
   17f5a:	1f 92       	push	r1
   17f5c:	0f 92       	push	r0
   17f5e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17f62:	0f 92       	push	r0
   17f64:	11 24       	eor	r1, r1
   17f66:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17f6a:	0f 92       	push	r0
   17f6c:	0f 93       	push	r16
   17f6e:	2f 93       	push	r18
   17f70:	3f 93       	push	r19
   17f72:	4f 93       	push	r20
   17f74:	5f 93       	push	r21
   17f76:	6f 93       	push	r22
   17f78:	7f 93       	push	r23
   17f7a:	8f 93       	push	r24
   17f7c:	9f 93       	push	r25
   17f7e:	af 93       	push	r26
   17f80:	bf 93       	push	r27
   17f82:	ef 93       	push	r30
   17f84:	ff 93       	push	r31
   17f86:	cf 93       	push	r28
   17f88:	df 93       	push	r29
   17f8a:	cd b7       	in	r28, 0x3d	; 61
   17f8c:	de b7       	in	r29, 0x3e	; 62
   17f8e:	2a 97       	sbiw	r28, 0x0a	; 10
   17f90:	cd bf       	out	0x3d, r28	; 61
   17f92:	de bf       	out	0x3e, r29	; 62
   17f94:	8c ec       	ldi	r24, 0xCC	; 204
   17f96:	94 e0       	ldi	r25, 0x04	; 4
   17f98:	fc 01       	movw	r30, r24
   17f9a:	80 81       	ld	r24, Z
   17f9c:	88 2f       	mov	r24, r24
   17f9e:	90 e0       	ldi	r25, 0x00	; 0
   17fa0:	82 70       	andi	r24, 0x02	; 2
   17fa2:	99 27       	eor	r25, r25
   17fa4:	89 2b       	or	r24, r25
   17fa6:	21 f4       	brne	.+8      	; 0x17fb0 <__vector_126+0x56>
   17fa8:	0d d4       	rcall	.+2074   	; 0x187c4 <udd_ctrl_interrupt_tc_setup>
   17faa:	88 23       	and	r24, r24
   17fac:	09 f0       	breq	.+2      	; 0x17fb0 <__vector_126+0x56>
   17fae:	5f c0       	rjmp	.+190    	; 0x1806e <__vector_126+0x114>
   17fb0:	8c ec       	ldi	r24, 0xCC	; 204
   17fb2:	94 e0       	ldi	r25, 0x04	; 4
   17fb4:	22 e0       	ldi	r18, 0x02	; 2
   17fb6:	fc 01       	movw	r30, r24
   17fb8:	20 83       	st	Z, r18
   17fba:	85 ec       	ldi	r24, 0xC5	; 197
   17fbc:	94 e0       	ldi	r25, 0x04	; 4
   17fbe:	fc 01       	movw	r30, r24
   17fc0:	80 81       	ld	r24, Z
   17fc2:	89 83       	std	Y+1, r24	; 0x01
   17fc4:	99 81       	ldd	r25, Y+1	; 0x01
   17fc6:	80 e0       	ldi	r24, 0x00	; 0
   17fc8:	89 1b       	sub	r24, r25
   17fca:	88 0f       	add	r24, r24
   17fcc:	8a 83       	std	Y+2, r24	; 0x02
   17fce:	28 e9       	ldi	r18, 0x98	; 152
   17fd0:	34 e2       	ldi	r19, 0x24	; 36
   17fd2:	8a 81       	ldd	r24, Y+2	; 0x02
   17fd4:	88 2f       	mov	r24, r24
   17fd6:	90 e0       	ldi	r25, 0x00	; 0
   17fd8:	a9 01       	movw	r20, r18
   17fda:	48 1b       	sub	r20, r24
   17fdc:	59 0b       	sbc	r21, r25
   17fde:	ca 01       	movw	r24, r20
   17fe0:	8b 83       	std	Y+3, r24	; 0x03
   17fe2:	9c 83       	std	Y+4, r25	; 0x04
   17fe4:	8b 81       	ldd	r24, Y+3	; 0x03
   17fe6:	9c 81       	ldd	r25, Y+4	; 0x04
   17fe8:	8d 83       	std	Y+5, r24	; 0x05
   17fea:	9e 83       	std	Y+6, r25	; 0x06
   17fec:	8d 81       	ldd	r24, Y+5	; 0x05
   17fee:	9e 81       	ldd	r25, Y+6	; 0x06
   17ff0:	fc 01       	movw	r30, r24
   17ff2:	20 81       	ld	r18, Z
   17ff4:	31 81       	ldd	r19, Z+1	; 0x01
   17ff6:	88 e9       	ldi	r24, 0x98	; 152
   17ff8:	94 e2       	ldi	r25, 0x24	; 36
   17ffa:	a9 01       	movw	r20, r18
   17ffc:	48 1b       	sub	r20, r24
   17ffe:	59 0b       	sbc	r21, r25
   18000:	ca 01       	movw	r24, r20
   18002:	96 95       	lsr	r25
   18004:	87 95       	ror	r24
   18006:	96 95       	lsr	r25
   18008:	87 95       	ror	r24
   1800a:	96 95       	lsr	r25
   1800c:	87 95       	ror	r24
   1800e:	8f 83       	std	Y+7, r24	; 0x07
   18010:	8f 81       	ldd	r24, Y+7	; 0x07
   18012:	28 2f       	mov	r18, r24
   18014:	26 95       	lsr	r18
   18016:	8f 81       	ldd	r24, Y+7	; 0x07
   18018:	88 2f       	mov	r24, r24
   1801a:	90 e0       	ldi	r25, 0x00	; 0
   1801c:	81 70       	andi	r24, 0x01	; 1
   1801e:	99 27       	eor	r25, r25
   18020:	89 2b       	or	r24, r25
   18022:	11 f0       	breq	.+4      	; 0x18028 <__vector_126+0xce>
   18024:	80 e8       	ldi	r24, 0x80	; 128
   18026:	01 c0       	rjmp	.+2      	; 0x1802a <__vector_126+0xd0>
   18028:	80 e0       	ldi	r24, 0x00	; 0
   1802a:	82 0f       	add	r24, r18
   1802c:	88 87       	std	Y+8, r24	; 0x08
   1802e:	88 85       	ldd	r24, Y+8	; 0x08
   18030:	b3 d0       	rcall	.+358    	; 0x18198 <udd_ep_get_ctrl>
   18032:	89 87       	std	Y+9, r24	; 0x09
   18034:	9a 87       	std	Y+10, r25	; 0x0a
   18036:	89 85       	ldd	r24, Y+9	; 0x09
   18038:	9a 85       	ldd	r25, Y+10	; 0x0a
   1803a:	fc 01       	movw	r30, r24
   1803c:	80 81       	ld	r24, Z
   1803e:	88 2f       	mov	r24, r24
   18040:	90 e0       	ldi	r25, 0x00	; 0
   18042:	80 72       	andi	r24, 0x20	; 32
   18044:	99 27       	eor	r25, r25
   18046:	89 2b       	or	r24, r25
   18048:	a9 f0       	breq	.+42     	; 0x18074 <__vector_126+0x11a>
   1804a:	89 85       	ldd	r24, Y+9	; 0x09
   1804c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1804e:	fc 01       	movw	r30, r24
   18050:	00 e2       	ldi	r16, 0x20	; 32
   18052:	06 93       	lac	Z, r16
   18054:	88 85       	ldd	r24, Y+8	; 0x08
   18056:	88 23       	and	r24, r24
   18058:	11 f4       	brne	.+4      	; 0x1805e <__vector_126+0x104>
   1805a:	0a d2       	rcall	.+1044   	; 0x18470 <udd_ctrl_out_received>
   1805c:	09 c0       	rjmp	.+18     	; 0x18070 <__vector_126+0x116>
   1805e:	88 85       	ldd	r24, Y+8	; 0x08
   18060:	80 38       	cpi	r24, 0x80	; 128
   18062:	11 f4       	brne	.+4      	; 0x18068 <__vector_126+0x10e>
   18064:	70 d1       	rcall	.+736    	; 0x18346 <udd_ctrl_in_sent>
   18066:	04 c0       	rjmp	.+8      	; 0x18070 <__vector_126+0x116>
   18068:	88 85       	ldd	r24, Y+8	; 0x08
   1806a:	44 d4       	rcall	.+2184   	; 0x188f4 <udd_ep_trans_complet>
   1806c:	01 c0       	rjmp	.+2      	; 0x18070 <__vector_126+0x116>
   1806e:	00 00       	nop
   18070:	00 00       	nop
   18072:	01 c0       	rjmp	.+2      	; 0x18076 <__vector_126+0x11c>
   18074:	00 00       	nop
   18076:	2a 96       	adiw	r28, 0x0a	; 10
   18078:	cd bf       	out	0x3d, r28	; 61
   1807a:	de bf       	out	0x3e, r29	; 62
   1807c:	df 91       	pop	r29
   1807e:	cf 91       	pop	r28
   18080:	ff 91       	pop	r31
   18082:	ef 91       	pop	r30
   18084:	bf 91       	pop	r27
   18086:	af 91       	pop	r26
   18088:	9f 91       	pop	r25
   1808a:	8f 91       	pop	r24
   1808c:	7f 91       	pop	r23
   1808e:	6f 91       	pop	r22
   18090:	5f 91       	pop	r21
   18092:	4f 91       	pop	r20
   18094:	3f 91       	pop	r19
   18096:	2f 91       	pop	r18
   18098:	0f 91       	pop	r16
   1809a:	0f 90       	pop	r0
   1809c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   180a0:	0f 90       	pop	r0
   180a2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   180a6:	0f 90       	pop	r0
   180a8:	1f 90       	pop	r1
   180aa:	18 95       	reti

000180ac <udd_ep_init>:
   180ac:	cf 93       	push	r28
   180ae:	df 93       	push	r29
   180b0:	cd b7       	in	r28, 0x3d	; 61
   180b2:	de b7       	in	r29, 0x3e	; 62
   180b4:	28 97       	sbiw	r28, 0x08	; 8
   180b6:	cd bf       	out	0x3d, r28	; 61
   180b8:	de bf       	out	0x3e, r29	; 62
   180ba:	8d 83       	std	Y+5, r24	; 0x05
   180bc:	6e 83       	std	Y+6, r22	; 0x06
   180be:	4f 83       	std	Y+7, r20	; 0x07
   180c0:	58 87       	std	Y+8, r21	; 0x08
   180c2:	8e 81       	ldd	r24, Y+6	; 0x06
   180c4:	88 2f       	mov	r24, r24
   180c6:	90 e0       	ldi	r25, 0x00	; 0
   180c8:	83 70       	andi	r24, 0x03	; 3
   180ca:	99 27       	eor	r25, r25
   180cc:	81 30       	cpi	r24, 0x01	; 1
   180ce:	91 05       	cpc	r25, r1
   180d0:	69 f0       	breq	.+26     	; 0x180ec <udd_ep_init+0x40>
   180d2:	82 30       	cpi	r24, 0x02	; 2
   180d4:	91 05       	cpc	r25, r1
   180d6:	1c f4       	brge	.+6      	; 0x180de <udd_ep_init+0x32>
   180d8:	89 2b       	or	r24, r25
   180da:	29 f0       	breq	.+10     	; 0x180e6 <udd_ep_init+0x3a>
   180dc:	56 c0       	rjmp	.+172    	; 0x1818a <udd_ep_init+0xde>
   180de:	04 97       	sbiw	r24, 0x04	; 4
   180e0:	0c f0       	brlt	.+2      	; 0x180e4 <udd_ep_init+0x38>
   180e2:	53 c0       	rjmp	.+166    	; 0x1818a <udd_ep_init+0xde>
   180e4:	06 c0       	rjmp	.+12     	; 0x180f2 <udd_ep_init+0x46>
   180e6:	80 e4       	ldi	r24, 0x40	; 64
   180e8:	89 83       	std	Y+1, r24	; 0x01
   180ea:	06 c0       	rjmp	.+12     	; 0x180f8 <udd_ep_init+0x4c>
   180ec:	80 ec       	ldi	r24, 0xC0	; 192
   180ee:	89 83       	std	Y+1, r24	; 0x01
   180f0:	03 c0       	rjmp	.+6      	; 0x180f8 <udd_ep_init+0x4c>
   180f2:	80 e8       	ldi	r24, 0x80	; 128
   180f4:	89 83       	std	Y+1, r24	; 0x01
   180f6:	00 00       	nop
   180f8:	8f 81       	ldd	r24, Y+7	; 0x07
   180fa:	98 85       	ldd	r25, Y+8	; 0x08
   180fc:	80 38       	cpi	r24, 0x80	; 128
   180fe:	91 05       	cpc	r25, r1
   18100:	11 f1       	breq	.+68     	; 0x18146 <udd_ep_init+0x9a>
   18102:	81 38       	cpi	r24, 0x81	; 129
   18104:	91 05       	cpc	r25, r1
   18106:	48 f4       	brcc	.+18     	; 0x1811a <udd_ep_init+0x6e>
   18108:	80 32       	cpi	r24, 0x20	; 32
   1810a:	91 05       	cpc	r25, r1
   1810c:	b1 f0       	breq	.+44     	; 0x1813a <udd_ep_init+0x8e>
   1810e:	80 34       	cpi	r24, 0x40	; 64
   18110:	91 05       	cpc	r25, r1
   18112:	b1 f0       	breq	.+44     	; 0x18140 <udd_ep_init+0x94>
   18114:	40 97       	sbiw	r24, 0x10	; 16
   18116:	71 f0       	breq	.+28     	; 0x18134 <udd_ep_init+0x88>
   18118:	0b c0       	rjmp	.+22     	; 0x18130 <udd_ep_init+0x84>
   1811a:	81 15       	cp	r24, r1
   1811c:	22 e0       	ldi	r18, 0x02	; 2
   1811e:	92 07       	cpc	r25, r18
   18120:	c1 f0       	breq	.+48     	; 0x18152 <udd_ep_init+0xa6>
   18122:	8f 3f       	cpi	r24, 0xFF	; 255
   18124:	e3 e0       	ldi	r30, 0x03	; 3
   18126:	9e 07       	cpc	r25, r30
   18128:	b9 f0       	breq	.+46     	; 0x18158 <udd_ep_init+0xac>
   1812a:	81 15       	cp	r24, r1
   1812c:	91 40       	sbci	r25, 0x01	; 1
   1812e:	71 f0       	breq	.+28     	; 0x1814c <udd_ep_init+0xa0>
   18130:	1a 82       	std	Y+2, r1	; 0x02
   18132:	15 c0       	rjmp	.+42     	; 0x1815e <udd_ep_init+0xb2>
   18134:	81 e0       	ldi	r24, 0x01	; 1
   18136:	8a 83       	std	Y+2, r24	; 0x02
   18138:	12 c0       	rjmp	.+36     	; 0x1815e <udd_ep_init+0xb2>
   1813a:	82 e0       	ldi	r24, 0x02	; 2
   1813c:	8a 83       	std	Y+2, r24	; 0x02
   1813e:	0f c0       	rjmp	.+30     	; 0x1815e <udd_ep_init+0xb2>
   18140:	83 e0       	ldi	r24, 0x03	; 3
   18142:	8a 83       	std	Y+2, r24	; 0x02
   18144:	0c c0       	rjmp	.+24     	; 0x1815e <udd_ep_init+0xb2>
   18146:	84 e0       	ldi	r24, 0x04	; 4
   18148:	8a 83       	std	Y+2, r24	; 0x02
   1814a:	09 c0       	rjmp	.+18     	; 0x1815e <udd_ep_init+0xb2>
   1814c:	85 e0       	ldi	r24, 0x05	; 5
   1814e:	8a 83       	std	Y+2, r24	; 0x02
   18150:	06 c0       	rjmp	.+12     	; 0x1815e <udd_ep_init+0xb2>
   18152:	86 e0       	ldi	r24, 0x06	; 6
   18154:	8a 83       	std	Y+2, r24	; 0x02
   18156:	03 c0       	rjmp	.+6      	; 0x1815e <udd_ep_init+0xb2>
   18158:	87 e0       	ldi	r24, 0x07	; 7
   1815a:	8a 83       	std	Y+2, r24	; 0x02
   1815c:	00 00       	nop
   1815e:	8d 81       	ldd	r24, Y+5	; 0x05
   18160:	1b d0       	rcall	.+54     	; 0x18198 <udd_ep_get_ctrl>
   18162:	8b 83       	std	Y+3, r24	; 0x03
   18164:	9c 83       	std	Y+4, r25	; 0x04
   18166:	8b 81       	ldd	r24, Y+3	; 0x03
   18168:	9c 81       	ldd	r25, Y+4	; 0x04
   1816a:	fc 01       	movw	r30, r24
   1816c:	11 82       	std	Z+1, r1	; 0x01
   1816e:	8b 81       	ldd	r24, Y+3	; 0x03
   18170:	9c 81       	ldd	r25, Y+4	; 0x04
   18172:	26 e0       	ldi	r18, 0x06	; 6
   18174:	fc 01       	movw	r30, r24
   18176:	20 83       	st	Z, r18
   18178:	99 81       	ldd	r25, Y+1	; 0x01
   1817a:	8a 81       	ldd	r24, Y+2	; 0x02
   1817c:	29 2f       	mov	r18, r25
   1817e:	28 2b       	or	r18, r24
   18180:	8b 81       	ldd	r24, Y+3	; 0x03
   18182:	9c 81       	ldd	r25, Y+4	; 0x04
   18184:	fc 01       	movw	r30, r24
   18186:	21 83       	std	Z+1, r18	; 0x01
   18188:	01 c0       	rjmp	.+2      	; 0x1818c <udd_ep_init+0xe0>
   1818a:	00 00       	nop
   1818c:	28 96       	adiw	r28, 0x08	; 8
   1818e:	cd bf       	out	0x3d, r28	; 61
   18190:	de bf       	out	0x3e, r29	; 62
   18192:	df 91       	pop	r29
   18194:	cf 91       	pop	r28
   18196:	08 95       	ret

00018198 <udd_ep_get_ctrl>:
   18198:	cf 93       	push	r28
   1819a:	df 93       	push	r29
   1819c:	1f 92       	push	r1
   1819e:	cd b7       	in	r28, 0x3d	; 61
   181a0:	de b7       	in	r29, 0x3e	; 62
   181a2:	89 83       	std	Y+1, r24	; 0x01
   181a4:	89 81       	ldd	r24, Y+1	; 0x01
   181a6:	88 2f       	mov	r24, r24
   181a8:	90 e0       	ldi	r25, 0x00	; 0
   181aa:	8f 70       	andi	r24, 0x0F	; 15
   181ac:	99 27       	eor	r25, r25
   181ae:	9c 01       	movw	r18, r24
   181b0:	22 0f       	add	r18, r18
   181b2:	33 1f       	adc	r19, r19
   181b4:	89 81       	ldd	r24, Y+1	; 0x01
   181b6:	88 1f       	adc	r24, r24
   181b8:	88 27       	eor	r24, r24
   181ba:	88 1f       	adc	r24, r24
   181bc:	88 2f       	mov	r24, r24
   181be:	90 e0       	ldi	r25, 0x00	; 0
   181c0:	82 0f       	add	r24, r18
   181c2:	93 1f       	adc	r25, r19
   181c4:	88 0f       	add	r24, r24
   181c6:	99 1f       	adc	r25, r25
   181c8:	88 0f       	add	r24, r24
   181ca:	99 1f       	adc	r25, r25
   181cc:	88 0f       	add	r24, r24
   181ce:	99 1f       	adc	r25, r25
   181d0:	0c 96       	adiw	r24, 0x0c	; 12
   181d2:	84 57       	subi	r24, 0x74	; 116
   181d4:	9b 4d       	sbci	r25, 0xDB	; 219
   181d6:	0f 90       	pop	r0
   181d8:	df 91       	pop	r29
   181da:	cf 91       	pop	r28
   181dc:	08 95       	ret

000181de <udd_ctrl_init>:
   181de:	0f 93       	push	r16
   181e0:	cf 93       	push	r28
   181e2:	df 93       	push	r29
   181e4:	cd b7       	in	r28, 0x3d	; 61
   181e6:	de b7       	in	r29, 0x3e	; 62
   181e8:	88 ec       	ldi	r24, 0xC8	; 200
   181ea:	94 e0       	ldi	r25, 0x04	; 4
   181ec:	28 ec       	ldi	r18, 0xC8	; 200
   181ee:	34 e0       	ldi	r19, 0x04	; 4
   181f0:	f9 01       	movw	r30, r18
   181f2:	20 81       	ld	r18, Z
   181f4:	2f 7d       	andi	r18, 0xDF	; 223
   181f6:	fc 01       	movw	r30, r24
   181f8:	20 83       	st	Z, r18
   181fa:	88 ec       	ldi	r24, 0xC8	; 200
   181fc:	94 e0       	ldi	r25, 0x04	; 4
   181fe:	28 ec       	ldi	r18, 0xC8	; 200
   18200:	34 e0       	ldi	r19, 0x04	; 4
   18202:	f9 01       	movw	r30, r18
   18204:	20 81       	ld	r18, Z
   18206:	2f 7d       	andi	r18, 0xDF	; 223
   18208:	fc 01       	movw	r30, r24
   1820a:	20 83       	st	Z, r18
   1820c:	80 ea       	ldi	r24, 0xA0	; 160
   1820e:	94 e2       	ldi	r25, 0x24	; 36
   18210:	fc 01       	movw	r30, r24
   18212:	02 e0       	ldi	r16, 0x02	; 2
   18214:	05 93       	las	Z, r16
   18216:	10 92 a2 24 	sts	0x24A2, r1	; 0x8024a2 <udd_sram+0x16>
   1821a:	10 92 a3 24 	sts	0x24A3, r1	; 0x8024a3 <udd_sram+0x17>
   1821e:	80 ea       	ldi	r24, 0xA0	; 160
   18220:	94 e2       	ldi	r25, 0x24	; 36
   18222:	fc 01       	movw	r30, r24
   18224:	00 e2       	ldi	r16, 0x20	; 32
   18226:	06 93       	lac	Z, r16
   18228:	80 ea       	ldi	r24, 0xA0	; 160
   1822a:	94 e2       	ldi	r25, 0x24	; 36
   1822c:	fc 01       	movw	r30, r24
   1822e:	00 e4       	ldi	r16, 0x40	; 64
   18230:	06 93       	lac	Z, r16
   18232:	88 e9       	ldi	r24, 0x98	; 152
   18234:	94 e2       	ldi	r25, 0x24	; 36
   18236:	fc 01       	movw	r30, r24
   18238:	00 e4       	ldi	r16, 0x40	; 64
   1823a:	06 93       	lac	Z, r16
   1823c:	10 92 cd 31 	sts	0x31CD, r1	; 0x8031cd <udd_g_ctrlreq+0xc>
   18240:	10 92 ce 31 	sts	0x31CE, r1	; 0x8031ce <udd_g_ctrlreq+0xd>
   18244:	10 92 cf 31 	sts	0x31CF, r1	; 0x8031cf <udd_g_ctrlreq+0xe>
   18248:	10 92 d0 31 	sts	0x31D0, r1	; 0x8031d0 <udd_g_ctrlreq+0xf>
   1824c:	10 92 cb 31 	sts	0x31CB, r1	; 0x8031cb <udd_g_ctrlreq+0xa>
   18250:	10 92 cc 31 	sts	0x31CC, r1	; 0x8031cc <udd_g_ctrlreq+0xb>
   18254:	10 92 cc 24 	sts	0x24CC, r1	; 0x8024cc <udd_ep_control_state>
   18258:	00 00       	nop
   1825a:	df 91       	pop	r29
   1825c:	cf 91       	pop	r28
   1825e:	0f 91       	pop	r16
   18260:	08 95       	ret

00018262 <udd_ctrl_setup_received>:
   18262:	0f 93       	push	r16
   18264:	cf 93       	push	r28
   18266:	df 93       	push	r29
   18268:	cd b7       	in	r28, 0x3d	; 61
   1826a:	de b7       	in	r29, 0x3e	; 62
   1826c:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   18270:	88 23       	and	r24, r24
   18272:	51 f0       	breq	.+20     	; 0x18288 <udd_ctrl_setup_received+0x26>
   18274:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   18278:	83 30       	cpi	r24, 0x03	; 3
   1827a:	21 f0       	breq	.+8      	; 0x18284 <udd_ctrl_setup_received+0x22>
   1827c:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   18280:	84 30       	cpi	r24, 0x04	; 4
   18282:	09 f4       	brne	.+2      	; 0x18286 <udd_ctrl_setup_received+0x24>
   18284:	4f d2       	rcall	.+1182   	; 0x18724 <udd_ctrl_endofrequest>
   18286:	ab df       	rcall	.-170    	; 0x181de <udd_ctrl_init>
   18288:	80 91 9a 24 	lds	r24, 0x249A	; 0x80249a <udd_sram+0xe>
   1828c:	90 91 9b 24 	lds	r25, 0x249B	; 0x80249b <udd_sram+0xf>
   18290:	08 97       	sbiw	r24, 0x08	; 8
   18292:	09 f0       	breq	.+2      	; 0x18296 <udd_ctrl_setup_received+0x34>
   18294:	53 c0       	rjmp	.+166    	; 0x1833c <udd_ctrl_setup_received+0xda>
   18296:	88 e0       	ldi	r24, 0x08	; 8
   18298:	e1 ed       	ldi	r30, 0xD1	; 209
   1829a:	f4 e2       	ldi	r31, 0x24	; 36
   1829c:	a1 ec       	ldi	r26, 0xC1	; 193
   1829e:	b1 e3       	ldi	r27, 0x31	; 49
   182a0:	01 90       	ld	r0, Z+
   182a2:	0d 92       	st	X+, r0
   182a4:	8a 95       	dec	r24
   182a6:	e1 f7       	brne	.-8      	; 0x182a0 <udd_ctrl_setup_received+0x3e>
   182a8:	88 ec       	ldi	r24, 0xC8	; 200
   182aa:	94 e0       	ldi	r25, 0x04	; 4
   182ac:	28 ec       	ldi	r18, 0xC8	; 200
   182ae:	34 e0       	ldi	r19, 0x04	; 4
   182b0:	f9 01       	movw	r30, r18
   182b2:	20 81       	ld	r18, Z
   182b4:	20 62       	ori	r18, 0x20	; 32
   182b6:	fc 01       	movw	r30, r24
   182b8:	20 83       	st	Z, r18
   182ba:	88 ec       	ldi	r24, 0xC8	; 200
   182bc:	94 e0       	ldi	r25, 0x04	; 4
   182be:	28 ec       	ldi	r18, 0xC8	; 200
   182c0:	34 e0       	ldi	r19, 0x04	; 4
   182c2:	f9 01       	movw	r30, r18
   182c4:	20 81       	ld	r18, Z
   182c6:	20 62       	ori	r18, 0x20	; 32
   182c8:	fc 01       	movw	r30, r24
   182ca:	20 83       	st	Z, r18
   182cc:	0f 94 a2 21 	call	0x24344	; 0x24344 <udc_process_setup>
   182d0:	98 2f       	mov	r25, r24
   182d2:	81 e0       	ldi	r24, 0x01	; 1
   182d4:	89 27       	eor	r24, r25
   182d6:	88 23       	and	r24, r24
   182d8:	11 f0       	breq	.+4      	; 0x182de <udd_ctrl_setup_received+0x7c>
   182da:	e5 d1       	rcall	.+970    	; 0x186a6 <udd_ctrl_stall_data>
   182dc:	30 c0       	rjmp	.+96     	; 0x1833e <udd_ctrl_setup_received+0xdc>
   182de:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   182e2:	88 23       	and	r24, r24
   182e4:	6c f4       	brge	.+26     	; 0x18300 <udd_ctrl_setup_received+0x9e>
   182e6:	10 92 cd 24 	sts	0x24CD, r1	; 0x8024cd <udd_ctrl_prev_payload_nb_trans>
   182ea:	10 92 ce 24 	sts	0x24CE, r1	; 0x8024ce <udd_ctrl_prev_payload_nb_trans+0x1>
   182ee:	10 92 cf 24 	sts	0x24CF, r1	; 0x8024cf <udd_ctrl_payload_nb_trans>
   182f2:	10 92 d0 24 	sts	0x24D0, r1	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   182f6:	82 e0       	ldi	r24, 0x02	; 2
   182f8:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <udd_ep_control_state>
   182fc:	24 d0       	rcall	.+72     	; 0x18346 <udd_ctrl_in_sent>
   182fe:	1f c0       	rjmp	.+62     	; 0x1833e <udd_ctrl_setup_received+0xdc>
   18300:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   18304:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   18308:	89 2b       	or	r24, r25
   1830a:	11 f4       	brne	.+4      	; 0x18310 <udd_ctrl_setup_received+0xae>
   1830c:	e3 d1       	rcall	.+966    	; 0x186d4 <udd_ctrl_send_zlp_in>
   1830e:	17 c0       	rjmp	.+46     	; 0x1833e <udd_ctrl_setup_received+0xdc>
   18310:	10 92 cd 24 	sts	0x24CD, r1	; 0x8024cd <udd_ctrl_prev_payload_nb_trans>
   18314:	10 92 ce 24 	sts	0x24CE, r1	; 0x8024ce <udd_ctrl_prev_payload_nb_trans+0x1>
   18318:	10 92 cf 24 	sts	0x24CF, r1	; 0x8024cf <udd_ctrl_payload_nb_trans>
   1831c:	10 92 d0 24 	sts	0x24D0, r1	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   18320:	81 e0       	ldi	r24, 0x01	; 1
   18322:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <udd_ep_control_state>
   18326:	88 e9       	ldi	r24, 0x98	; 152
   18328:	94 e2       	ldi	r25, 0x24	; 36
   1832a:	fc 01       	movw	r30, r24
   1832c:	02 e0       	ldi	r16, 0x02	; 2
   1832e:	06 93       	lac	Z, r16
   18330:	88 e9       	ldi	r24, 0x98	; 152
   18332:	94 e2       	ldi	r25, 0x24	; 36
   18334:	fc 01       	movw	r30, r24
   18336:	00 e2       	ldi	r16, 0x20	; 32
   18338:	06 93       	lac	Z, r16
   1833a:	01 c0       	rjmp	.+2      	; 0x1833e <udd_ctrl_setup_received+0xdc>
   1833c:	00 00       	nop
   1833e:	df 91       	pop	r29
   18340:	cf 91       	pop	r28
   18342:	0f 91       	pop	r16
   18344:	08 95       	ret

00018346 <udd_ctrl_in_sent>:
   18346:	0f 93       	push	r16
   18348:	cf 93       	push	r28
   1834a:	df 93       	push	r29
   1834c:	1f 92       	push	r1
   1834e:	1f 92       	push	r1
   18350:	cd b7       	in	r28, 0x3d	; 61
   18352:	de b7       	in	r29, 0x3e	; 62
   18354:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   18358:	83 30       	cpi	r24, 0x03	; 3
   1835a:	19 f4       	brne	.+6      	; 0x18362 <udd_ctrl_in_sent+0x1c>
   1835c:	e3 d1       	rcall	.+966    	; 0x18724 <udd_ctrl_endofrequest>
   1835e:	3f df       	rcall	.-386    	; 0x181de <udd_ctrl_init>
   18360:	81 c0       	rjmp	.+258    	; 0x18464 <udd_ctrl_in_sent+0x11e>
   18362:	20 91 cb 31 	lds	r18, 0x31CB	; 0x8031cb <udd_g_ctrlreq+0xa>
   18366:	30 91 cc 31 	lds	r19, 0x31CC	; 0x8031cc <udd_g_ctrlreq+0xb>
   1836a:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   1836e:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   18372:	a9 01       	movw	r20, r18
   18374:	48 1b       	sub	r20, r24
   18376:	59 0b       	sbc	r21, r25
   18378:	ca 01       	movw	r24, r20
   1837a:	89 83       	std	Y+1, r24	; 0x01
   1837c:	9a 83       	std	Y+2, r25	; 0x02
   1837e:	89 81       	ldd	r24, Y+1	; 0x01
   18380:	9a 81       	ldd	r25, Y+2	; 0x02
   18382:	89 2b       	or	r24, r25
   18384:	d1 f5       	brne	.+116    	; 0x183fa <udd_ctrl_in_sent+0xb4>
   18386:	20 91 cd 24 	lds	r18, 0x24CD	; 0x8024cd <udd_ctrl_prev_payload_nb_trans>
   1838a:	30 91 ce 24 	lds	r19, 0x24CE	; 0x8024ce <udd_ctrl_prev_payload_nb_trans+0x1>
   1838e:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   18392:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   18396:	82 0f       	add	r24, r18
   18398:	93 1f       	adc	r25, r19
   1839a:	80 93 cd 24 	sts	0x24CD, r24	; 0x8024cd <udd_ctrl_prev_payload_nb_trans>
   1839e:	90 93 ce 24 	sts	0x24CE, r25	; 0x8024ce <udd_ctrl_prev_payload_nb_trans+0x1>
   183a2:	20 91 c7 31 	lds	r18, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   183a6:	30 91 c8 31 	lds	r19, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   183aa:	80 91 cd 24 	lds	r24, 0x24CD	; 0x8024cd <udd_ctrl_prev_payload_nb_trans>
   183ae:	90 91 ce 24 	lds	r25, 0x24CE	; 0x8024ce <udd_ctrl_prev_payload_nb_trans+0x1>
   183b2:	28 17       	cp	r18, r24
   183b4:	39 07       	cpc	r19, r25
   183b6:	21 f0       	breq	.+8      	; 0x183c0 <udd_ctrl_in_sent+0x7a>
   183b8:	80 91 b5 25 	lds	r24, 0x25B5	; 0x8025b5 <b_shortpacket.5472>
   183bc:	88 23       	and	r24, r24
   183be:	11 f0       	breq	.+4      	; 0x183c4 <udd_ctrl_in_sent+0x7e>
   183c0:	9f d1       	rcall	.+830    	; 0x18700 <udd_ctrl_send_zlp_out>
   183c2:	50 c0       	rjmp	.+160    	; 0x18464 <udd_ctrl_in_sent+0x11e>
   183c4:	80 91 cf 31 	lds	r24, 0x31CF	; 0x8031cf <udd_g_ctrlreq+0xe>
   183c8:	90 91 d0 31 	lds	r25, 0x31D0	; 0x8031d0 <udd_g_ctrlreq+0xf>
   183cc:	89 2b       	or	r24, r25
   183ce:	a9 f0       	breq	.+42     	; 0x183fa <udd_ctrl_in_sent+0xb4>
   183d0:	80 91 cf 31 	lds	r24, 0x31CF	; 0x8031cf <udd_g_ctrlreq+0xe>
   183d4:	90 91 d0 31 	lds	r25, 0x31D0	; 0x8031d0 <udd_g_ctrlreq+0xf>
   183d8:	fc 01       	movw	r30, r24
   183da:	19 95       	eicall
   183dc:	98 2f       	mov	r25, r24
   183de:	81 e0       	ldi	r24, 0x01	; 1
   183e0:	89 27       	eor	r24, r25
   183e2:	88 23       	and	r24, r24
   183e4:	51 f4       	brne	.+20     	; 0x183fa <udd_ctrl_in_sent+0xb4>
   183e6:	10 92 cf 24 	sts	0x24CF, r1	; 0x8024cf <udd_ctrl_payload_nb_trans>
   183ea:	10 92 d0 24 	sts	0x24D0, r1	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   183ee:	80 91 cb 31 	lds	r24, 0x31CB	; 0x8031cb <udd_g_ctrlreq+0xa>
   183f2:	90 91 cc 31 	lds	r25, 0x31CC	; 0x8031cc <udd_g_ctrlreq+0xb>
   183f6:	89 83       	std	Y+1, r24	; 0x01
   183f8:	9a 83       	std	Y+2, r25	; 0x02
   183fa:	89 81       	ldd	r24, Y+1	; 0x01
   183fc:	9a 81       	ldd	r25, Y+2	; 0x02
   183fe:	80 34       	cpi	r24, 0x40	; 64
   18400:	91 05       	cpc	r25, r1
   18402:	38 f0       	brcs	.+14     	; 0x18412 <udd_ctrl_in_sent+0xcc>
   18404:	80 e4       	ldi	r24, 0x40	; 64
   18406:	90 e0       	ldi	r25, 0x00	; 0
   18408:	89 83       	std	Y+1, r24	; 0x01
   1840a:	9a 83       	std	Y+2, r25	; 0x02
   1840c:	10 92 b5 25 	sts	0x25B5, r1	; 0x8025b5 <b_shortpacket.5472>
   18410:	03 c0       	rjmp	.+6      	; 0x18418 <udd_ctrl_in_sent+0xd2>
   18412:	81 e0       	ldi	r24, 0x01	; 1
   18414:	80 93 b5 25 	sts	0x25B5, r24	; 0x8025b5 <b_shortpacket.5472>
   18418:	89 81       	ldd	r24, Y+1	; 0x01
   1841a:	9a 81       	ldd	r25, Y+2	; 0x02
   1841c:	80 93 a2 24 	sts	0x24A2, r24	; 0x8024a2 <udd_sram+0x16>
   18420:	90 93 a3 24 	sts	0x24A3, r25	; 0x8024a3 <udd_sram+0x17>
   18424:	80 91 c9 31 	lds	r24, 0x31C9	; 0x8031c9 <udd_g_ctrlreq+0x8>
   18428:	90 91 ca 31 	lds	r25, 0x31CA	; 0x8031ca <udd_g_ctrlreq+0x9>
   1842c:	9c 01       	movw	r18, r24
   1842e:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   18432:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   18436:	82 0f       	add	r24, r18
   18438:	93 1f       	adc	r25, r19
   1843a:	80 93 a4 24 	sts	0x24A4, r24	; 0x8024a4 <udd_sram+0x18>
   1843e:	90 93 a5 24 	sts	0x24A5, r25	; 0x8024a5 <udd_sram+0x19>
   18442:	20 91 cf 24 	lds	r18, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   18446:	30 91 d0 24 	lds	r19, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   1844a:	89 81       	ldd	r24, Y+1	; 0x01
   1844c:	9a 81       	ldd	r25, Y+2	; 0x02
   1844e:	82 0f       	add	r24, r18
   18450:	93 1f       	adc	r25, r19
   18452:	80 93 cf 24 	sts	0x24CF, r24	; 0x8024cf <udd_ctrl_payload_nb_trans>
   18456:	90 93 d0 24 	sts	0x24D0, r25	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   1845a:	80 ea       	ldi	r24, 0xA0	; 160
   1845c:	94 e2       	ldi	r25, 0x24	; 36
   1845e:	fc 01       	movw	r30, r24
   18460:	02 e0       	ldi	r16, 0x02	; 2
   18462:	06 93       	lac	Z, r16
   18464:	0f 90       	pop	r0
   18466:	0f 90       	pop	r0
   18468:	df 91       	pop	r29
   1846a:	cf 91       	pop	r28
   1846c:	0f 91       	pop	r16
   1846e:	08 95       	ret

00018470 <udd_ctrl_out_received>:
   18470:	0f 93       	push	r16
   18472:	cf 93       	push	r28
   18474:	df 93       	push	r29
   18476:	1f 92       	push	r1
   18478:	1f 92       	push	r1
   1847a:	cd b7       	in	r28, 0x3d	; 61
   1847c:	de b7       	in	r29, 0x3e	; 62
   1847e:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   18482:	84 30       	cpi	r24, 0x04	; 4
   18484:	19 f4       	brne	.+6      	; 0x1848c <udd_ctrl_out_received+0x1c>
   18486:	4e d1       	rcall	.+668    	; 0x18724 <udd_ctrl_endofrequest>
   18488:	aa de       	rcall	.-684    	; 0x181de <udd_ctrl_init>
   1848a:	af c0       	rjmp	.+350    	; 0x185ea <udd_ctrl_out_received+0x17a>
   1848c:	80 91 9a 24 	lds	r24, 0x249A	; 0x80249a <udd_sram+0xe>
   18490:	90 91 9b 24 	lds	r25, 0x249B	; 0x80249b <udd_sram+0xf>
   18494:	89 83       	std	Y+1, r24	; 0x01
   18496:	9a 83       	std	Y+2, r25	; 0x02
   18498:	20 91 cb 31 	lds	r18, 0x31CB	; 0x8031cb <udd_g_ctrlreq+0xa>
   1849c:	30 91 cc 31 	lds	r19, 0x31CC	; 0x8031cc <udd_g_ctrlreq+0xb>
   184a0:	40 91 cf 24 	lds	r20, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   184a4:	50 91 d0 24 	lds	r21, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   184a8:	89 81       	ldd	r24, Y+1	; 0x01
   184aa:	9a 81       	ldd	r25, Y+2	; 0x02
   184ac:	84 0f       	add	r24, r20
   184ae:	95 1f       	adc	r25, r21
   184b0:	28 17       	cp	r18, r24
   184b2:	39 07       	cpc	r19, r25
   184b4:	70 f4       	brcc	.+28     	; 0x184d2 <udd_ctrl_out_received+0x62>
   184b6:	20 91 cb 31 	lds	r18, 0x31CB	; 0x8031cb <udd_g_ctrlreq+0xa>
   184ba:	30 91 cc 31 	lds	r19, 0x31CC	; 0x8031cc <udd_g_ctrlreq+0xb>
   184be:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   184c2:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   184c6:	a9 01       	movw	r20, r18
   184c8:	48 1b       	sub	r20, r24
   184ca:	59 0b       	sbc	r21, r25
   184cc:	ca 01       	movw	r24, r20
   184ce:	89 83       	std	Y+1, r24	; 0x01
   184d0:	9a 83       	std	Y+2, r25	; 0x02
   184d2:	20 91 c9 31 	lds	r18, 0x31C9	; 0x8031c9 <udd_g_ctrlreq+0x8>
   184d6:	30 91 ca 31 	lds	r19, 0x31CA	; 0x8031ca <udd_g_ctrlreq+0x9>
   184da:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   184de:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   184e2:	82 0f       	add	r24, r18
   184e4:	93 1f       	adc	r25, r19
   184e6:	29 81       	ldd	r18, Y+1	; 0x01
   184e8:	3a 81       	ldd	r19, Y+2	; 0x02
   184ea:	a9 01       	movw	r20, r18
   184ec:	61 ed       	ldi	r22, 0xD1	; 209
   184ee:	74 e2       	ldi	r23, 0x24	; 36
   184f0:	0f 94 02 34 	call	0x26804	; 0x26804 <memcpy>
   184f4:	20 91 cf 24 	lds	r18, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   184f8:	30 91 d0 24 	lds	r19, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   184fc:	89 81       	ldd	r24, Y+1	; 0x01
   184fe:	9a 81       	ldd	r25, Y+2	; 0x02
   18500:	82 0f       	add	r24, r18
   18502:	93 1f       	adc	r25, r19
   18504:	80 93 cf 24 	sts	0x24CF, r24	; 0x8024cf <udd_ctrl_payload_nb_trans>
   18508:	90 93 d0 24 	sts	0x24D0, r25	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   1850c:	89 81       	ldd	r24, Y+1	; 0x01
   1850e:	9a 81       	ldd	r25, Y+2	; 0x02
   18510:	80 34       	cpi	r24, 0x40	; 64
   18512:	91 05       	cpc	r25, r1
   18514:	89 f4       	brne	.+34     	; 0x18538 <udd_ctrl_out_received+0xc8>
   18516:	20 91 c7 31 	lds	r18, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   1851a:	30 91 c8 31 	lds	r19, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   1851e:	40 91 cd 24 	lds	r20, 0x24CD	; 0x8024cd <udd_ctrl_prev_payload_nb_trans>
   18522:	50 91 ce 24 	lds	r21, 0x24CE	; 0x8024ce <udd_ctrl_prev_payload_nb_trans+0x1>
   18526:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   1852a:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   1852e:	84 0f       	add	r24, r20
   18530:	95 1f       	adc	r25, r21
   18532:	82 17       	cp	r24, r18
   18534:	93 07       	cpc	r25, r19
   18536:	e8 f0       	brcs	.+58     	; 0x18572 <udd_ctrl_out_received+0x102>
   18538:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   1853c:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   18540:	80 93 cb 31 	sts	0x31CB, r24	; 0x8031cb <udd_g_ctrlreq+0xa>
   18544:	90 93 cc 31 	sts	0x31CC, r25	; 0x8031cc <udd_g_ctrlreq+0xb>
   18548:	80 91 cf 31 	lds	r24, 0x31CF	; 0x8031cf <udd_g_ctrlreq+0xe>
   1854c:	90 91 d0 31 	lds	r25, 0x31D0	; 0x8031d0 <udd_g_ctrlreq+0xf>
   18550:	89 2b       	or	r24, r25
   18552:	69 f0       	breq	.+26     	; 0x1856e <udd_ctrl_out_received+0xfe>
   18554:	80 91 cf 31 	lds	r24, 0x31CF	; 0x8031cf <udd_g_ctrlreq+0xe>
   18558:	90 91 d0 31 	lds	r25, 0x31D0	; 0x8031d0 <udd_g_ctrlreq+0xf>
   1855c:	fc 01       	movw	r30, r24
   1855e:	19 95       	eicall
   18560:	98 2f       	mov	r25, r24
   18562:	81 e0       	ldi	r24, 0x01	; 1
   18564:	89 27       	eor	r24, r25
   18566:	88 23       	and	r24, r24
   18568:	11 f0       	breq	.+4      	; 0x1856e <udd_ctrl_out_received+0xfe>
   1856a:	9d d0       	rcall	.+314    	; 0x186a6 <udd_ctrl_stall_data>
   1856c:	3e c0       	rjmp	.+124    	; 0x185ea <udd_ctrl_out_received+0x17a>
   1856e:	b2 d0       	rcall	.+356    	; 0x186d4 <udd_ctrl_send_zlp_in>
   18570:	3c c0       	rjmp	.+120    	; 0x185ea <udd_ctrl_out_received+0x17a>
   18572:	20 91 cb 31 	lds	r18, 0x31CB	; 0x8031cb <udd_g_ctrlreq+0xa>
   18576:	30 91 cc 31 	lds	r19, 0x31CC	; 0x8031cc <udd_g_ctrlreq+0xb>
   1857a:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   1857e:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   18582:	28 17       	cp	r18, r24
   18584:	39 07       	cpc	r19, r25
   18586:	39 f5       	brne	.+78     	; 0x185d6 <udd_ctrl_out_received+0x166>
   18588:	80 91 cf 31 	lds	r24, 0x31CF	; 0x8031cf <udd_g_ctrlreq+0xe>
   1858c:	90 91 d0 31 	lds	r25, 0x31D0	; 0x8031d0 <udd_g_ctrlreq+0xf>
   18590:	89 2b       	or	r24, r25
   18592:	11 f4       	brne	.+4      	; 0x18598 <udd_ctrl_out_received+0x128>
   18594:	88 d0       	rcall	.+272    	; 0x186a6 <udd_ctrl_stall_data>
   18596:	29 c0       	rjmp	.+82     	; 0x185ea <udd_ctrl_out_received+0x17a>
   18598:	80 91 cf 31 	lds	r24, 0x31CF	; 0x8031cf <udd_g_ctrlreq+0xe>
   1859c:	90 91 d0 31 	lds	r25, 0x31D0	; 0x8031d0 <udd_g_ctrlreq+0xf>
   185a0:	fc 01       	movw	r30, r24
   185a2:	19 95       	eicall
   185a4:	98 2f       	mov	r25, r24
   185a6:	81 e0       	ldi	r24, 0x01	; 1
   185a8:	89 27       	eor	r24, r25
   185aa:	88 23       	and	r24, r24
   185ac:	11 f0       	breq	.+4      	; 0x185b2 <udd_ctrl_out_received+0x142>
   185ae:	7b d0       	rcall	.+246    	; 0x186a6 <udd_ctrl_stall_data>
   185b0:	1c c0       	rjmp	.+56     	; 0x185ea <udd_ctrl_out_received+0x17a>
   185b2:	20 91 cd 24 	lds	r18, 0x24CD	; 0x8024cd <udd_ctrl_prev_payload_nb_trans>
   185b6:	30 91 ce 24 	lds	r19, 0x24CE	; 0x8024ce <udd_ctrl_prev_payload_nb_trans+0x1>
   185ba:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <udd_ctrl_payload_nb_trans>
   185be:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   185c2:	82 0f       	add	r24, r18
   185c4:	93 1f       	adc	r25, r19
   185c6:	80 93 cd 24 	sts	0x24CD, r24	; 0x8024cd <udd_ctrl_prev_payload_nb_trans>
   185ca:	90 93 ce 24 	sts	0x24CE, r25	; 0x8024ce <udd_ctrl_prev_payload_nb_trans+0x1>
   185ce:	10 92 cf 24 	sts	0x24CF, r1	; 0x8024cf <udd_ctrl_payload_nb_trans>
   185d2:	10 92 d0 24 	sts	0x24D0, r1	; 0x8024d0 <udd_ctrl_payload_nb_trans+0x1>
   185d6:	88 e9       	ldi	r24, 0x98	; 152
   185d8:	94 e2       	ldi	r25, 0x24	; 36
   185da:	fc 01       	movw	r30, r24
   185dc:	02 e0       	ldi	r16, 0x02	; 2
   185de:	06 93       	lac	Z, r16
   185e0:	88 e9       	ldi	r24, 0x98	; 152
   185e2:	94 e2       	ldi	r25, 0x24	; 36
   185e4:	fc 01       	movw	r30, r24
   185e6:	00 e2       	ldi	r16, 0x20	; 32
   185e8:	06 93       	lac	Z, r16
   185ea:	0f 90       	pop	r0
   185ec:	0f 90       	pop	r0
   185ee:	df 91       	pop	r29
   185f0:	cf 91       	pop	r28
   185f2:	0f 91       	pop	r16
   185f4:	08 95       	ret

000185f6 <udd_ctrl_underflow>:
   185f6:	0f 93       	push	r16
   185f8:	cf 93       	push	r28
   185fa:	df 93       	push	r29
   185fc:	cd b7       	in	r28, 0x3d	; 61
   185fe:	de b7       	in	r29, 0x3e	; 62
   18600:	8c ec       	ldi	r24, 0xCC	; 204
   18602:	94 e0       	ldi	r25, 0x04	; 4
   18604:	fc 01       	movw	r30, r24
   18606:	80 81       	ld	r24, Z
   18608:	88 2f       	mov	r24, r24
   1860a:	90 e0       	ldi	r25, 0x00	; 0
   1860c:	82 70       	andi	r24, 0x02	; 2
   1860e:	99 27       	eor	r25, r25
   18610:	89 2b       	or	r24, r25
   18612:	c1 f4       	brne	.+48     	; 0x18644 <udd_ctrl_underflow+0x4e>
   18614:	d7 d0       	rcall	.+430    	; 0x187c4 <udd_ctrl_interrupt_tc_setup>
   18616:	88 23       	and	r24, r24
   18618:	a9 f4       	brne	.+42     	; 0x18644 <udd_ctrl_underflow+0x4e>
   1861a:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   1861e:	81 30       	cpi	r24, 0x01	; 1
   18620:	11 f4       	brne	.+4      	; 0x18626 <udd_ctrl_underflow+0x30>
   18622:	58 d0       	rcall	.+176    	; 0x186d4 <udd_ctrl_send_zlp_in>
   18624:	10 c0       	rjmp	.+32     	; 0x18646 <udd_ctrl_underflow+0x50>
   18626:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   1862a:	84 30       	cpi	r24, 0x04	; 4
   1862c:	61 f4       	brne	.+24     	; 0x18646 <udd_ctrl_underflow+0x50>
   1862e:	81 ea       	ldi	r24, 0xA1	; 161
   18630:	94 e2       	ldi	r25, 0x24	; 36
   18632:	fc 01       	movw	r30, r24
   18634:	04 e0       	ldi	r16, 0x04	; 4
   18636:	05 93       	las	Z, r16
   18638:	89 e9       	ldi	r24, 0x99	; 153
   1863a:	94 e2       	ldi	r25, 0x24	; 36
   1863c:	fc 01       	movw	r30, r24
   1863e:	04 e0       	ldi	r16, 0x04	; 4
   18640:	05 93       	las	Z, r16
   18642:	01 c0       	rjmp	.+2      	; 0x18646 <udd_ctrl_underflow+0x50>
   18644:	00 00       	nop
   18646:	df 91       	pop	r29
   18648:	cf 91       	pop	r28
   1864a:	0f 91       	pop	r16
   1864c:	08 95       	ret

0001864e <udd_ctrl_overflow>:
   1864e:	0f 93       	push	r16
   18650:	cf 93       	push	r28
   18652:	df 93       	push	r29
   18654:	cd b7       	in	r28, 0x3d	; 61
   18656:	de b7       	in	r29, 0x3e	; 62
   18658:	8c ec       	ldi	r24, 0xCC	; 204
   1865a:	94 e0       	ldi	r25, 0x04	; 4
   1865c:	fc 01       	movw	r30, r24
   1865e:	80 81       	ld	r24, Z
   18660:	88 2f       	mov	r24, r24
   18662:	90 e0       	ldi	r25, 0x00	; 0
   18664:	82 70       	andi	r24, 0x02	; 2
   18666:	99 27       	eor	r25, r25
   18668:	89 2b       	or	r24, r25
   1866a:	c1 f4       	brne	.+48     	; 0x1869c <udd_ctrl_overflow+0x4e>
   1866c:	ab d0       	rcall	.+342    	; 0x187c4 <udd_ctrl_interrupt_tc_setup>
   1866e:	88 23       	and	r24, r24
   18670:	a9 f4       	brne	.+42     	; 0x1869c <udd_ctrl_overflow+0x4e>
   18672:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   18676:	82 30       	cpi	r24, 0x02	; 2
   18678:	11 f4       	brne	.+4      	; 0x1867e <udd_ctrl_overflow+0x30>
   1867a:	42 d0       	rcall	.+132    	; 0x18700 <udd_ctrl_send_zlp_out>
   1867c:	10 c0       	rjmp	.+32     	; 0x1869e <udd_ctrl_overflow+0x50>
   1867e:	80 91 cc 24 	lds	r24, 0x24CC	; 0x8024cc <udd_ep_control_state>
   18682:	83 30       	cpi	r24, 0x03	; 3
   18684:	61 f4       	brne	.+24     	; 0x1869e <udd_ctrl_overflow+0x50>
   18686:	81 ea       	ldi	r24, 0xA1	; 161
   18688:	94 e2       	ldi	r25, 0x24	; 36
   1868a:	fc 01       	movw	r30, r24
   1868c:	04 e0       	ldi	r16, 0x04	; 4
   1868e:	05 93       	las	Z, r16
   18690:	89 e9       	ldi	r24, 0x99	; 153
   18692:	94 e2       	ldi	r25, 0x24	; 36
   18694:	fc 01       	movw	r30, r24
   18696:	04 e0       	ldi	r16, 0x04	; 4
   18698:	05 93       	las	Z, r16
   1869a:	01 c0       	rjmp	.+2      	; 0x1869e <udd_ctrl_overflow+0x50>
   1869c:	00 00       	nop
   1869e:	df 91       	pop	r29
   186a0:	cf 91       	pop	r28
   186a2:	0f 91       	pop	r16
   186a4:	08 95       	ret

000186a6 <udd_ctrl_stall_data>:
   186a6:	0f 93       	push	r16
   186a8:	cf 93       	push	r28
   186aa:	df 93       	push	r29
   186ac:	cd b7       	in	r28, 0x3d	; 61
   186ae:	de b7       	in	r29, 0x3e	; 62
   186b0:	85 e0       	ldi	r24, 0x05	; 5
   186b2:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <udd_ep_control_state>
   186b6:	81 ea       	ldi	r24, 0xA1	; 161
   186b8:	94 e2       	ldi	r25, 0x24	; 36
   186ba:	fc 01       	movw	r30, r24
   186bc:	04 e0       	ldi	r16, 0x04	; 4
   186be:	05 93       	las	Z, r16
   186c0:	89 e9       	ldi	r24, 0x99	; 153
   186c2:	94 e2       	ldi	r25, 0x24	; 36
   186c4:	fc 01       	movw	r30, r24
   186c6:	04 e0       	ldi	r16, 0x04	; 4
   186c8:	05 93       	las	Z, r16
   186ca:	00 00       	nop
   186cc:	df 91       	pop	r29
   186ce:	cf 91       	pop	r28
   186d0:	0f 91       	pop	r16
   186d2:	08 95       	ret

000186d4 <udd_ctrl_send_zlp_in>:
   186d4:	0f 93       	push	r16
   186d6:	cf 93       	push	r28
   186d8:	df 93       	push	r29
   186da:	cd b7       	in	r28, 0x3d	; 61
   186dc:	de b7       	in	r29, 0x3e	; 62
   186de:	83 e0       	ldi	r24, 0x03	; 3
   186e0:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <udd_ep_control_state>
   186e4:	10 92 a2 24 	sts	0x24A2, r1	; 0x8024a2 <udd_sram+0x16>
   186e8:	10 92 a3 24 	sts	0x24A3, r1	; 0x8024a3 <udd_sram+0x17>
   186ec:	80 ea       	ldi	r24, 0xA0	; 160
   186ee:	94 e2       	ldi	r25, 0x24	; 36
   186f0:	fc 01       	movw	r30, r24
   186f2:	02 e0       	ldi	r16, 0x02	; 2
   186f4:	06 93       	lac	Z, r16
   186f6:	00 00       	nop
   186f8:	df 91       	pop	r29
   186fa:	cf 91       	pop	r28
   186fc:	0f 91       	pop	r16
   186fe:	08 95       	ret

00018700 <udd_ctrl_send_zlp_out>:
   18700:	0f 93       	push	r16
   18702:	cf 93       	push	r28
   18704:	df 93       	push	r29
   18706:	cd b7       	in	r28, 0x3d	; 61
   18708:	de b7       	in	r29, 0x3e	; 62
   1870a:	84 e0       	ldi	r24, 0x04	; 4
   1870c:	80 93 cc 24 	sts	0x24CC, r24	; 0x8024cc <udd_ep_control_state>
   18710:	88 e9       	ldi	r24, 0x98	; 152
   18712:	94 e2       	ldi	r25, 0x24	; 36
   18714:	fc 01       	movw	r30, r24
   18716:	02 e0       	ldi	r16, 0x02	; 2
   18718:	06 93       	lac	Z, r16
   1871a:	00 00       	nop
   1871c:	df 91       	pop	r29
   1871e:	cf 91       	pop	r28
   18720:	0f 91       	pop	r16
   18722:	08 95       	ret

00018724 <udd_ctrl_endofrequest>:
   18724:	cf 93       	push	r28
   18726:	df 93       	push	r29
   18728:	cd b7       	in	r28, 0x3d	; 61
   1872a:	de b7       	in	r29, 0x3e	; 62
   1872c:	80 91 cd 31 	lds	r24, 0x31CD	; 0x8031cd <udd_g_ctrlreq+0xc>
   18730:	90 91 ce 31 	lds	r25, 0x31CE	; 0x8031ce <udd_g_ctrlreq+0xd>
   18734:	89 2b       	or	r24, r25
   18736:	31 f0       	breq	.+12     	; 0x18744 <udd_ctrl_endofrequest+0x20>
   18738:	80 91 cd 31 	lds	r24, 0x31CD	; 0x8031cd <udd_g_ctrlreq+0xc>
   1873c:	90 91 ce 31 	lds	r25, 0x31CE	; 0x8031ce <udd_g_ctrlreq+0xd>
   18740:	fc 01       	movw	r30, r24
   18742:	19 95       	eicall
   18744:	00 00       	nop
   18746:	df 91       	pop	r29
   18748:	cf 91       	pop	r28
   1874a:	08 95       	ret

0001874c <udd_ctrl_interrupt_error>:
   1874c:	cf 93       	push	r28
   1874e:	df 93       	push	r29
   18750:	cd b7       	in	r28, 0x3d	; 61
   18752:	de b7       	in	r29, 0x3e	; 62
   18754:	8b ec       	ldi	r24, 0xCB	; 203
   18756:	94 e0       	ldi	r25, 0x04	; 4
   18758:	fc 01       	movw	r30, r24
   1875a:	80 81       	ld	r24, Z
   1875c:	88 2f       	mov	r24, r24
   1875e:	90 e0       	ldi	r25, 0x00	; 0
   18760:	84 70       	andi	r24, 0x04	; 4
   18762:	99 27       	eor	r25, r25
   18764:	89 2b       	or	r24, r25
   18766:	81 f0       	breq	.+32     	; 0x18788 <udd_ctrl_interrupt_error+0x3c>
   18768:	8a ec       	ldi	r24, 0xCA	; 202
   1876a:	94 e0       	ldi	r25, 0x04	; 4
   1876c:	24 e0       	ldi	r18, 0x04	; 4
   1876e:	fc 01       	movw	r30, r24
   18770:	20 83       	st	Z, r18
   18772:	80 91 a0 24 	lds	r24, 0x24A0	; 0x8024a0 <udd_sram+0x14>
   18776:	88 2f       	mov	r24, r24
   18778:	90 e0       	ldi	r25, 0x00	; 0
   1877a:	80 74       	andi	r24, 0x40	; 64
   1877c:	99 27       	eor	r25, r25
   1877e:	89 2b       	or	r24, r25
   18780:	09 f0       	breq	.+2      	; 0x18784 <udd_ctrl_interrupt_error+0x38>
   18782:	39 df       	rcall	.-398    	; 0x185f6 <udd_ctrl_underflow>
   18784:	81 e0       	ldi	r24, 0x01	; 1
   18786:	1b c0       	rjmp	.+54     	; 0x187be <udd_ctrl_interrupt_error+0x72>
   18788:	8b ec       	ldi	r24, 0xCB	; 203
   1878a:	94 e0       	ldi	r25, 0x04	; 4
   1878c:	fc 01       	movw	r30, r24
   1878e:	80 81       	ld	r24, Z
   18790:	88 2f       	mov	r24, r24
   18792:	90 e0       	ldi	r25, 0x00	; 0
   18794:	82 70       	andi	r24, 0x02	; 2
   18796:	99 27       	eor	r25, r25
   18798:	89 2b       	or	r24, r25
   1879a:	81 f0       	breq	.+32     	; 0x187bc <udd_ctrl_interrupt_error+0x70>
   1879c:	8a ec       	ldi	r24, 0xCA	; 202
   1879e:	94 e0       	ldi	r25, 0x04	; 4
   187a0:	22 e0       	ldi	r18, 0x02	; 2
   187a2:	fc 01       	movw	r30, r24
   187a4:	20 83       	st	Z, r18
   187a6:	80 91 98 24 	lds	r24, 0x2498	; 0x802498 <udd_sram+0xc>
   187aa:	88 2f       	mov	r24, r24
   187ac:	90 e0       	ldi	r25, 0x00	; 0
   187ae:	80 74       	andi	r24, 0x40	; 64
   187b0:	99 27       	eor	r25, r25
   187b2:	89 2b       	or	r24, r25
   187b4:	09 f0       	breq	.+2      	; 0x187b8 <udd_ctrl_interrupt_error+0x6c>
   187b6:	4b df       	rcall	.-362    	; 0x1864e <udd_ctrl_overflow>
   187b8:	81 e0       	ldi	r24, 0x01	; 1
   187ba:	01 c0       	rjmp	.+2      	; 0x187be <udd_ctrl_interrupt_error+0x72>
   187bc:	80 e0       	ldi	r24, 0x00	; 0
   187be:	df 91       	pop	r29
   187c0:	cf 91       	pop	r28
   187c2:	08 95       	ret

000187c4 <udd_ctrl_interrupt_tc_setup>:
   187c4:	0f 93       	push	r16
   187c6:	cf 93       	push	r28
   187c8:	df 93       	push	r29
   187ca:	cd b7       	in	r28, 0x3d	; 61
   187cc:	de b7       	in	r29, 0x3e	; 62
   187ce:	8c ec       	ldi	r24, 0xCC	; 204
   187d0:	94 e0       	ldi	r25, 0x04	; 4
   187d2:	fc 01       	movw	r30, r24
   187d4:	80 81       	ld	r24, Z
   187d6:	88 2f       	mov	r24, r24
   187d8:	90 e0       	ldi	r25, 0x00	; 0
   187da:	81 70       	andi	r24, 0x01	; 1
   187dc:	99 27       	eor	r25, r25
   187de:	89 2b       	or	r24, r25
   187e0:	11 f4       	brne	.+4      	; 0x187e6 <udd_ctrl_interrupt_tc_setup+0x22>
   187e2:	80 e0       	ldi	r24, 0x00	; 0
   187e4:	1b c0       	rjmp	.+54     	; 0x1881c <udd_ctrl_interrupt_tc_setup+0x58>
   187e6:	8c ec       	ldi	r24, 0xCC	; 204
   187e8:	94 e0       	ldi	r25, 0x04	; 4
   187ea:	21 e0       	ldi	r18, 0x01	; 1
   187ec:	fc 01       	movw	r30, r24
   187ee:	20 83       	st	Z, r18
   187f0:	88 e9       	ldi	r24, 0x98	; 152
   187f2:	94 e2       	ldi	r25, 0x24	; 36
   187f4:	fc 01       	movw	r30, r24
   187f6:	00 e8       	ldi	r16, 0x80	; 128
   187f8:	06 93       	lac	Z, r16
   187fa:	80 ea       	ldi	r24, 0xA0	; 160
   187fc:	94 e2       	ldi	r25, 0x24	; 36
   187fe:	fc 01       	movw	r30, r24
   18800:	00 e8       	ldi	r16, 0x80	; 128
   18802:	06 93       	lac	Z, r16
   18804:	8a ec       	ldi	r24, 0xCA	; 202
   18806:	94 e0       	ldi	r25, 0x04	; 4
   18808:	21 e0       	ldi	r18, 0x01	; 1
   1880a:	fc 01       	movw	r30, r24
   1880c:	20 83       	st	Z, r18
   1880e:	88 e9       	ldi	r24, 0x98	; 152
   18810:	94 e2       	ldi	r25, 0x24	; 36
   18812:	fc 01       	movw	r30, r24
   18814:	00 e1       	ldi	r16, 0x10	; 16
   18816:	06 93       	lac	Z, r16
   18818:	24 dd       	rcall	.-1464   	; 0x18262 <udd_ctrl_setup_received>
   1881a:	81 e0       	ldi	r24, 0x01	; 1
   1881c:	df 91       	pop	r29
   1881e:	cf 91       	pop	r28
   18820:	0f 91       	pop	r16
   18822:	08 95       	ret

00018824 <udd_ep_get_size>:
   18824:	cf 93       	push	r28
   18826:	df 93       	push	r29
   18828:	1f 92       	push	r1
   1882a:	1f 92       	push	r1
   1882c:	cd b7       	in	r28, 0x3d	; 61
   1882e:	de b7       	in	r29, 0x3e	; 62
   18830:	89 83       	std	Y+1, r24	; 0x01
   18832:	9a 83       	std	Y+2, r25	; 0x02
   18834:	89 81       	ldd	r24, Y+1	; 0x01
   18836:	9a 81       	ldd	r25, Y+2	; 0x02
   18838:	fc 01       	movw	r30, r24
   1883a:	81 81       	ldd	r24, Z+1	; 0x01
   1883c:	88 2f       	mov	r24, r24
   1883e:	90 e0       	ldi	r25, 0x00	; 0
   18840:	87 70       	andi	r24, 0x07	; 7
   18842:	99 27       	eor	r25, r25
   18844:	09 2e       	mov	r0, r25
   18846:	00 0c       	add	r0, r0
   18848:	aa 0b       	sbc	r26, r26
   1884a:	bb 0b       	sbc	r27, r27
   1884c:	41 e0       	ldi	r20, 0x01	; 1
   1884e:	50 e0       	ldi	r21, 0x00	; 0
   18850:	26 e0       	ldi	r18, 0x06	; 6
   18852:	30 e0       	ldi	r19, 0x00	; 0
   18854:	84 1b       	sub	r24, r20
   18856:	95 0b       	sbc	r25, r21
   18858:	28 17       	cp	r18, r24
   1885a:	39 07       	cpc	r19, r25
   1885c:	38 f0       	brcs	.+14     	; 0x1886c <udd_ep_get_size+0x48>
   1885e:	fc 01       	movw	r30, r24
   18860:	88 27       	eor	r24, r24
   18862:	ef 5e       	subi	r30, 0xEF	; 239
   18864:	fe 4f       	sbci	r31, 0xFE	; 254
   18866:	8f 4f       	sbci	r24, 0xFF	; 255
   18868:	0d 94 9b 2f 	jmp	0x25f36	; 0x25f36 <__tablejump2__>
   1886c:	88 e0       	ldi	r24, 0x08	; 8
   1886e:	90 e0       	ldi	r25, 0x00	; 0
   18870:	14 c0       	rjmp	.+40     	; 0x1889a <udd_ep_get_size+0x76>
   18872:	80 e1       	ldi	r24, 0x10	; 16
   18874:	90 e0       	ldi	r25, 0x00	; 0
   18876:	11 c0       	rjmp	.+34     	; 0x1889a <udd_ep_get_size+0x76>
   18878:	80 e2       	ldi	r24, 0x20	; 32
   1887a:	90 e0       	ldi	r25, 0x00	; 0
   1887c:	0e c0       	rjmp	.+28     	; 0x1889a <udd_ep_get_size+0x76>
   1887e:	80 e4       	ldi	r24, 0x40	; 64
   18880:	90 e0       	ldi	r25, 0x00	; 0
   18882:	0b c0       	rjmp	.+22     	; 0x1889a <udd_ep_get_size+0x76>
   18884:	80 e8       	ldi	r24, 0x80	; 128
   18886:	90 e0       	ldi	r25, 0x00	; 0
   18888:	08 c0       	rjmp	.+16     	; 0x1889a <udd_ep_get_size+0x76>
   1888a:	80 e0       	ldi	r24, 0x00	; 0
   1888c:	91 e0       	ldi	r25, 0x01	; 1
   1888e:	05 c0       	rjmp	.+10     	; 0x1889a <udd_ep_get_size+0x76>
   18890:	80 e0       	ldi	r24, 0x00	; 0
   18892:	92 e0       	ldi	r25, 0x02	; 2
   18894:	02 c0       	rjmp	.+4      	; 0x1889a <udd_ep_get_size+0x76>
   18896:	8f ef       	ldi	r24, 0xFF	; 255
   18898:	93 e0       	ldi	r25, 0x03	; 3
   1889a:	0f 90       	pop	r0
   1889c:	0f 90       	pop	r0
   1889e:	df 91       	pop	r29
   188a0:	cf 91       	pop	r28
   188a2:	08 95       	ret

000188a4 <udd_ep_get_job>:
   188a4:	cf 93       	push	r28
   188a6:	df 93       	push	r29
   188a8:	1f 92       	push	r1
   188aa:	cd b7       	in	r28, 0x3d	; 61
   188ac:	de b7       	in	r29, 0x3e	; 62
   188ae:	89 83       	std	Y+1, r24	; 0x01
   188b0:	89 81       	ldd	r24, Y+1	; 0x01
   188b2:	88 2f       	mov	r24, r24
   188b4:	90 e0       	ldi	r25, 0x00	; 0
   188b6:	8f 70       	andi	r24, 0x0F	; 15
   188b8:	99 27       	eor	r25, r25
   188ba:	9c 01       	movw	r18, r24
   188bc:	22 0f       	add	r18, r18
   188be:	33 1f       	adc	r19, r19
   188c0:	89 81       	ldd	r24, Y+1	; 0x01
   188c2:	88 1f       	adc	r24, r24
   188c4:	88 27       	eor	r24, r24
   188c6:	88 1f       	adc	r24, r24
   188c8:	88 2f       	mov	r24, r24
   188ca:	90 e0       	ldi	r25, 0x00	; 0
   188cc:	82 0f       	add	r24, r18
   188ce:	93 1f       	adc	r25, r19
   188d0:	9c 01       	movw	r18, r24
   188d2:	22 50       	subi	r18, 0x02	; 2
   188d4:	31 09       	sbc	r19, r1
   188d6:	c9 01       	movw	r24, r18
   188d8:	88 0f       	add	r24, r24
   188da:	99 1f       	adc	r25, r25
   188dc:	88 0f       	add	r24, r24
   188de:	99 1f       	adc	r25, r25
   188e0:	88 0f       	add	r24, r24
   188e2:	99 1f       	adc	r25, r25
   188e4:	82 0f       	add	r24, r18
   188e6:	93 1f       	adc	r25, r19
   188e8:	8f 5e       	subi	r24, 0xEF	; 239
   188ea:	9a 4d       	sbci	r25, 0xDA	; 218
   188ec:	0f 90       	pop	r0
   188ee:	df 91       	pop	r29
   188f0:	cf 91       	pop	r28
   188f2:	08 95       	ret

000188f4 <udd_ep_trans_complet>:
   188f4:	0f 93       	push	r16
   188f6:	cf 93       	push	r28
   188f8:	df 93       	push	r29
   188fa:	cd b7       	in	r28, 0x3d	; 61
   188fc:	de b7       	in	r29, 0x3e	; 62
   188fe:	2b 97       	sbiw	r28, 0x0b	; 11
   18900:	cd bf       	out	0x3d, r28	; 61
   18902:	de bf       	out	0x3e, r29	; 62
   18904:	8b 87       	std	Y+11, r24	; 0x0b
   18906:	8b 85       	ldd	r24, Y+11	; 0x0b
   18908:	cd df       	rcall	.-102    	; 0x188a4 <udd_ep_get_job>
   1890a:	8b 83       	std	Y+3, r24	; 0x03
   1890c:	9c 83       	std	Y+4, r25	; 0x04
   1890e:	8b 85       	ldd	r24, Y+11	; 0x0b
   18910:	43 dc       	rcall	.-1914   	; 0x18198 <udd_ep_get_ctrl>
   18912:	8d 83       	std	Y+5, r24	; 0x05
   18914:	9e 83       	std	Y+6, r25	; 0x06
   18916:	8d 81       	ldd	r24, Y+5	; 0x05
   18918:	9e 81       	ldd	r25, Y+6	; 0x06
   1891a:	84 df       	rcall	.-248    	; 0x18824 <udd_ep_get_size>
   1891c:	8f 83       	std	Y+7, r24	; 0x07
   1891e:	98 87       	std	Y+8, r25	; 0x08
   18920:	8b 85       	ldd	r24, Y+11	; 0x0b
   18922:	88 23       	and	r24, r24
   18924:	0c f0       	brlt	.+2      	; 0x18928 <udd_ep_trans_complet+0x34>
   18926:	aa c0       	rjmp	.+340    	; 0x18a7c <udd_ep_trans_complet+0x188>
   18928:	8d 81       	ldd	r24, Y+5	; 0x05
   1892a:	9e 81       	ldd	r25, Y+6	; 0x06
   1892c:	fc 01       	movw	r30, r24
   1892e:	86 81       	ldd	r24, Z+6	; 0x06
   18930:	97 81       	ldd	r25, Z+7	; 0x07
   18932:	89 87       	std	Y+9, r24	; 0x09
   18934:	9a 87       	std	Y+10, r25	; 0x0a
   18936:	8b 81       	ldd	r24, Y+3	; 0x03
   18938:	9c 81       	ldd	r25, Y+4	; 0x04
   1893a:	fc 01       	movw	r30, r24
   1893c:	25 81       	ldd	r18, Z+5	; 0x05
   1893e:	36 81       	ldd	r19, Z+6	; 0x06
   18940:	89 85       	ldd	r24, Y+9	; 0x09
   18942:	9a 85       	ldd	r25, Y+10	; 0x0a
   18944:	28 0f       	add	r18, r24
   18946:	39 1f       	adc	r19, r25
   18948:	8b 81       	ldd	r24, Y+3	; 0x03
   1894a:	9c 81       	ldd	r25, Y+4	; 0x04
   1894c:	fc 01       	movw	r30, r24
   1894e:	25 83       	std	Z+5, r18	; 0x05
   18950:	36 83       	std	Z+6, r19	; 0x06
   18952:	8b 81       	ldd	r24, Y+3	; 0x03
   18954:	9c 81       	ldd	r25, Y+4	; 0x04
   18956:	fc 01       	movw	r30, r24
   18958:	25 81       	ldd	r18, Z+5	; 0x05
   1895a:	36 81       	ldd	r19, Z+6	; 0x06
   1895c:	8b 81       	ldd	r24, Y+3	; 0x03
   1895e:	9c 81       	ldd	r25, Y+4	; 0x04
   18960:	fc 01       	movw	r30, r24
   18962:	83 81       	ldd	r24, Z+3	; 0x03
   18964:	94 81       	ldd	r25, Z+4	; 0x04
   18966:	28 17       	cp	r18, r24
   18968:	39 07       	cpc	r19, r25
   1896a:	09 f4       	brne	.+2      	; 0x1896e <udd_ep_trans_complet+0x7a>
   1896c:	68 c0       	rjmp	.+208    	; 0x18a3e <udd_ep_trans_complet+0x14a>
   1896e:	8b 81       	ldd	r24, Y+3	; 0x03
   18970:	9c 81       	ldd	r25, Y+4	; 0x04
   18972:	fc 01       	movw	r30, r24
   18974:	23 81       	ldd	r18, Z+3	; 0x03
   18976:	34 81       	ldd	r19, Z+4	; 0x04
   18978:	8b 81       	ldd	r24, Y+3	; 0x03
   1897a:	9c 81       	ldd	r25, Y+4	; 0x04
   1897c:	fc 01       	movw	r30, r24
   1897e:	85 81       	ldd	r24, Z+5	; 0x05
   18980:	96 81       	ldd	r25, Z+6	; 0x06
   18982:	a9 01       	movw	r20, r18
   18984:	48 1b       	sub	r20, r24
   18986:	59 0b       	sbc	r21, r25
   18988:	ca 01       	movw	r24, r20
   1898a:	89 83       	std	Y+1, r24	; 0x01
   1898c:	9a 83       	std	Y+2, r25	; 0x02
   1898e:	89 81       	ldd	r24, Y+1	; 0x01
   18990:	9a 81       	ldd	r25, Y+2	; 0x02
   18992:	81 15       	cp	r24, r1
   18994:	94 40       	sbci	r25, 0x04	; 4
   18996:	70 f0       	brcs	.+28     	; 0x189b4 <udd_ep_trans_complet+0xc0>
   18998:	8f ef       	ldi	r24, 0xFF	; 255
   1899a:	93 e0       	ldi	r25, 0x03	; 3
   1899c:	2f 81       	ldd	r18, Y+7	; 0x07
   1899e:	38 85       	ldd	r19, Y+8	; 0x08
   189a0:	b9 01       	movw	r22, r18
   189a2:	0f 94 36 2f 	call	0x25e6c	; 0x25e6c <__udivmodhi4>
   189a6:	9c 01       	movw	r18, r24
   189a8:	8f ef       	ldi	r24, 0xFF	; 255
   189aa:	93 e0       	ldi	r25, 0x03	; 3
   189ac:	82 1b       	sub	r24, r18
   189ae:	93 0b       	sbc	r25, r19
   189b0:	89 83       	std	Y+1, r24	; 0x01
   189b2:	9a 83       	std	Y+2, r25	; 0x02
   189b4:	8b 81       	ldd	r24, Y+3	; 0x03
   189b6:	9c 81       	ldd	r25, Y+4	; 0x04
   189b8:	fc 01       	movw	r30, r24
   189ba:	80 81       	ld	r24, Z
   189bc:	82 70       	andi	r24, 0x02	; 2
   189be:	88 23       	and	r24, r24
   189c0:	61 f0       	breq	.+24     	; 0x189da <udd_ep_trans_complet+0xe6>
   189c2:	89 81       	ldd	r24, Y+1	; 0x01
   189c4:	9a 81       	ldd	r25, Y+2	; 0x02
   189c6:	2f 81       	ldd	r18, Y+7	; 0x07
   189c8:	38 85       	ldd	r19, Y+8	; 0x08
   189ca:	b9 01       	movw	r22, r18
   189cc:	0f 94 36 2f 	call	0x25e6c	; 0x25e6c <__udivmodhi4>
   189d0:	89 2b       	or	r24, r25
   189d2:	19 f4       	brne	.+6      	; 0x189da <udd_ep_trans_complet+0xe6>
   189d4:	81 e0       	ldi	r24, 0x01	; 1
   189d6:	90 e0       	ldi	r25, 0x00	; 0
   189d8:	02 c0       	rjmp	.+4      	; 0x189de <udd_ep_trans_complet+0xea>
   189da:	80 e0       	ldi	r24, 0x00	; 0
   189dc:	90 e0       	ldi	r25, 0x00	; 0
   189de:	28 2f       	mov	r18, r24
   189e0:	21 70       	andi	r18, 0x01	; 1
   189e2:	8b 81       	ldd	r24, Y+3	; 0x03
   189e4:	9c 81       	ldd	r25, Y+4	; 0x04
   189e6:	21 70       	andi	r18, 0x01	; 1
   189e8:	22 0f       	add	r18, r18
   189ea:	fc 01       	movw	r30, r24
   189ec:	30 81       	ld	r19, Z
   189ee:	3d 7f       	andi	r19, 0xFD	; 253
   189f0:	23 2b       	or	r18, r19
   189f2:	fc 01       	movw	r30, r24
   189f4:	20 83       	st	Z, r18
   189f6:	8d 81       	ldd	r24, Y+5	; 0x05
   189f8:	9e 81       	ldd	r25, Y+6	; 0x06
   189fa:	fc 01       	movw	r30, r24
   189fc:	16 82       	std	Z+6, r1	; 0x06
   189fe:	17 82       	std	Z+7, r1	; 0x07
   18a00:	8d 81       	ldd	r24, Y+5	; 0x05
   18a02:	9e 81       	ldd	r25, Y+6	; 0x06
   18a04:	29 81       	ldd	r18, Y+1	; 0x01
   18a06:	3a 81       	ldd	r19, Y+2	; 0x02
   18a08:	fc 01       	movw	r30, r24
   18a0a:	22 83       	std	Z+2, r18	; 0x02
   18a0c:	33 83       	std	Z+3, r19	; 0x03
   18a0e:	8b 81       	ldd	r24, Y+3	; 0x03
   18a10:	9c 81       	ldd	r25, Y+4	; 0x04
   18a12:	fc 01       	movw	r30, r24
   18a14:	21 81       	ldd	r18, Z+1	; 0x01
   18a16:	32 81       	ldd	r19, Z+2	; 0x02
   18a18:	8b 81       	ldd	r24, Y+3	; 0x03
   18a1a:	9c 81       	ldd	r25, Y+4	; 0x04
   18a1c:	fc 01       	movw	r30, r24
   18a1e:	85 81       	ldd	r24, Z+5	; 0x05
   18a20:	96 81       	ldd	r25, Z+6	; 0x06
   18a22:	82 0f       	add	r24, r18
   18a24:	93 1f       	adc	r25, r19
   18a26:	9c 01       	movw	r18, r24
   18a28:	8d 81       	ldd	r24, Y+5	; 0x05
   18a2a:	9e 81       	ldd	r25, Y+6	; 0x06
   18a2c:	fc 01       	movw	r30, r24
   18a2e:	24 83       	std	Z+4, r18	; 0x04
   18a30:	35 83       	std	Z+5, r19	; 0x05
   18a32:	8d 81       	ldd	r24, Y+5	; 0x05
   18a34:	9e 81       	ldd	r25, Y+6	; 0x06
   18a36:	fc 01       	movw	r30, r24
   18a38:	02 e0       	ldi	r16, 0x02	; 2
   18a3a:	06 93       	lac	Z, r16
   18a3c:	3b c1       	rjmp	.+630    	; 0x18cb4 <udd_ep_trans_complet+0x3c0>
   18a3e:	8b 81       	ldd	r24, Y+3	; 0x03
   18a40:	9c 81       	ldd	r25, Y+4	; 0x04
   18a42:	fc 01       	movw	r30, r24
   18a44:	80 81       	ld	r24, Z
   18a46:	82 70       	andi	r24, 0x02	; 2
   18a48:	88 23       	and	r24, r24
   18a4a:	09 f4       	brne	.+2      	; 0x18a4e <udd_ep_trans_complet+0x15a>
   18a4c:	0d c1       	rjmp	.+538    	; 0x18c68 <udd_ep_trans_complet+0x374>
   18a4e:	8b 81       	ldd	r24, Y+3	; 0x03
   18a50:	9c 81       	ldd	r25, Y+4	; 0x04
   18a52:	fc 01       	movw	r30, r24
   18a54:	20 81       	ld	r18, Z
   18a56:	2d 7f       	andi	r18, 0xFD	; 253
   18a58:	fc 01       	movw	r30, r24
   18a5a:	20 83       	st	Z, r18
   18a5c:	8d 81       	ldd	r24, Y+5	; 0x05
   18a5e:	9e 81       	ldd	r25, Y+6	; 0x06
   18a60:	fc 01       	movw	r30, r24
   18a62:	16 82       	std	Z+6, r1	; 0x06
   18a64:	17 82       	std	Z+7, r1	; 0x07
   18a66:	8d 81       	ldd	r24, Y+5	; 0x05
   18a68:	9e 81       	ldd	r25, Y+6	; 0x06
   18a6a:	fc 01       	movw	r30, r24
   18a6c:	12 82       	std	Z+2, r1	; 0x02
   18a6e:	13 82       	std	Z+3, r1	; 0x03
   18a70:	8d 81       	ldd	r24, Y+5	; 0x05
   18a72:	9e 81       	ldd	r25, Y+6	; 0x06
   18a74:	fc 01       	movw	r30, r24
   18a76:	02 e0       	ldi	r16, 0x02	; 2
   18a78:	06 93       	lac	Z, r16
   18a7a:	1c c1       	rjmp	.+568    	; 0x18cb4 <udd_ep_trans_complet+0x3c0>
   18a7c:	8d 81       	ldd	r24, Y+5	; 0x05
   18a7e:	9e 81       	ldd	r25, Y+6	; 0x06
   18a80:	fc 01       	movw	r30, r24
   18a82:	82 81       	ldd	r24, Z+2	; 0x02
   18a84:	93 81       	ldd	r25, Z+3	; 0x03
   18a86:	89 87       	std	Y+9, r24	; 0x09
   18a88:	9a 87       	std	Y+10, r25	; 0x0a
   18a8a:	8b 81       	ldd	r24, Y+3	; 0x03
   18a8c:	9c 81       	ldd	r25, Y+4	; 0x04
   18a8e:	fc 01       	movw	r30, r24
   18a90:	80 81       	ld	r24, Z
   18a92:	84 70       	andi	r24, 0x04	; 4
   18a94:	88 23       	and	r24, r24
   18a96:	49 f1       	breq	.+82     	; 0x18aea <udd_ep_trans_complet+0x1f6>
   18a98:	8b 81       	ldd	r24, Y+3	; 0x03
   18a9a:	9c 81       	ldd	r25, Y+4	; 0x04
   18a9c:	fc 01       	movw	r30, r24
   18a9e:	83 81       	ldd	r24, Z+3	; 0x03
   18aa0:	94 81       	ldd	r25, Z+4	; 0x04
   18aa2:	2f 81       	ldd	r18, Y+7	; 0x07
   18aa4:	38 85       	ldd	r19, Y+8	; 0x08
   18aa6:	b9 01       	movw	r22, r18
   18aa8:	0f 94 36 2f 	call	0x25e6c	; 0x25e6c <__udivmodhi4>
   18aac:	ac 01       	movw	r20, r24
   18aae:	8b 85       	ldd	r24, Y+11	; 0x0b
   18ab0:	88 2f       	mov	r24, r24
   18ab2:	90 e0       	ldi	r25, 0x00	; 0
   18ab4:	01 97       	sbiw	r24, 0x01	; 1
   18ab6:	00 24       	eor	r0, r0
   18ab8:	96 95       	lsr	r25
   18aba:	87 95       	ror	r24
   18abc:	07 94       	ror	r0
   18abe:	96 95       	lsr	r25
   18ac0:	87 95       	ror	r24
   18ac2:	07 94       	ror	r0
   18ac4:	98 2f       	mov	r25, r24
   18ac6:	80 2d       	mov	r24, r0
   18ac8:	bc 01       	movw	r22, r24
   18aca:	6b 5c       	subi	r22, 0xCB	; 203
   18acc:	7a 4d       	sbci	r23, 0xDA	; 218
   18ace:	8b 81       	ldd	r24, Y+3	; 0x03
   18ad0:	9c 81       	ldd	r25, Y+4	; 0x04
   18ad2:	fc 01       	movw	r30, r24
   18ad4:	21 81       	ldd	r18, Z+1	; 0x01
   18ad6:	32 81       	ldd	r19, Z+2	; 0x02
   18ad8:	8b 81       	ldd	r24, Y+3	; 0x03
   18ada:	9c 81       	ldd	r25, Y+4	; 0x04
   18adc:	fc 01       	movw	r30, r24
   18ade:	85 81       	ldd	r24, Z+5	; 0x05
   18ae0:	96 81       	ldd	r25, Z+6	; 0x06
   18ae2:	82 0f       	add	r24, r18
   18ae4:	93 1f       	adc	r25, r19
   18ae6:	0f 94 02 34 	call	0x26804	; 0x26804 <memcpy>
   18aea:	8b 81       	ldd	r24, Y+3	; 0x03
   18aec:	9c 81       	ldd	r25, Y+4	; 0x04
   18aee:	fc 01       	movw	r30, r24
   18af0:	25 81       	ldd	r18, Z+5	; 0x05
   18af2:	36 81       	ldd	r19, Z+6	; 0x06
   18af4:	89 85       	ldd	r24, Y+9	; 0x09
   18af6:	9a 85       	ldd	r25, Y+10	; 0x0a
   18af8:	28 0f       	add	r18, r24
   18afa:	39 1f       	adc	r19, r25
   18afc:	8b 81       	ldd	r24, Y+3	; 0x03
   18afe:	9c 81       	ldd	r25, Y+4	; 0x04
   18b00:	fc 01       	movw	r30, r24
   18b02:	25 83       	std	Z+5, r18	; 0x05
   18b04:	36 83       	std	Z+6, r19	; 0x06
   18b06:	8b 81       	ldd	r24, Y+3	; 0x03
   18b08:	9c 81       	ldd	r25, Y+4	; 0x04
   18b0a:	fc 01       	movw	r30, r24
   18b0c:	25 81       	ldd	r18, Z+5	; 0x05
   18b0e:	36 81       	ldd	r19, Z+6	; 0x06
   18b10:	8b 81       	ldd	r24, Y+3	; 0x03
   18b12:	9c 81       	ldd	r25, Y+4	; 0x04
   18b14:	fc 01       	movw	r30, r24
   18b16:	83 81       	ldd	r24, Z+3	; 0x03
   18b18:	94 81       	ldd	r25, Z+4	; 0x04
   18b1a:	82 17       	cp	r24, r18
   18b1c:	93 07       	cpc	r25, r19
   18b1e:	50 f4       	brcc	.+20     	; 0x18b34 <udd_ep_trans_complet+0x240>
   18b20:	8b 81       	ldd	r24, Y+3	; 0x03
   18b22:	9c 81       	ldd	r25, Y+4	; 0x04
   18b24:	fc 01       	movw	r30, r24
   18b26:	23 81       	ldd	r18, Z+3	; 0x03
   18b28:	34 81       	ldd	r19, Z+4	; 0x04
   18b2a:	8b 81       	ldd	r24, Y+3	; 0x03
   18b2c:	9c 81       	ldd	r25, Y+4	; 0x04
   18b2e:	fc 01       	movw	r30, r24
   18b30:	25 83       	std	Z+5, r18	; 0x05
   18b32:	36 83       	std	Z+6, r19	; 0x06
   18b34:	8d 81       	ldd	r24, Y+5	; 0x05
   18b36:	9e 81       	ldd	r25, Y+6	; 0x06
   18b38:	fc 01       	movw	r30, r24
   18b3a:	26 81       	ldd	r18, Z+6	; 0x06
   18b3c:	37 81       	ldd	r19, Z+7	; 0x07
   18b3e:	89 85       	ldd	r24, Y+9	; 0x09
   18b40:	9a 85       	ldd	r25, Y+10	; 0x0a
   18b42:	28 17       	cp	r18, r24
   18b44:	39 07       	cpc	r19, r25
   18b46:	09 f0       	breq	.+2      	; 0x18b4a <udd_ep_trans_complet+0x256>
   18b48:	8f c0       	rjmp	.+286    	; 0x18c68 <udd_ep_trans_complet+0x374>
   18b4a:	8b 81       	ldd	r24, Y+3	; 0x03
   18b4c:	9c 81       	ldd	r25, Y+4	; 0x04
   18b4e:	fc 01       	movw	r30, r24
   18b50:	25 81       	ldd	r18, Z+5	; 0x05
   18b52:	36 81       	ldd	r19, Z+6	; 0x06
   18b54:	8b 81       	ldd	r24, Y+3	; 0x03
   18b56:	9c 81       	ldd	r25, Y+4	; 0x04
   18b58:	fc 01       	movw	r30, r24
   18b5a:	83 81       	ldd	r24, Z+3	; 0x03
   18b5c:	94 81       	ldd	r25, Z+4	; 0x04
   18b5e:	28 17       	cp	r18, r24
   18b60:	39 07       	cpc	r19, r25
   18b62:	09 f4       	brne	.+2      	; 0x18b66 <udd_ep_trans_complet+0x272>
   18b64:	81 c0       	rjmp	.+258    	; 0x18c68 <udd_ep_trans_complet+0x374>
   18b66:	8b 81       	ldd	r24, Y+3	; 0x03
   18b68:	9c 81       	ldd	r25, Y+4	; 0x04
   18b6a:	fc 01       	movw	r30, r24
   18b6c:	23 81       	ldd	r18, Z+3	; 0x03
   18b6e:	34 81       	ldd	r19, Z+4	; 0x04
   18b70:	8b 81       	ldd	r24, Y+3	; 0x03
   18b72:	9c 81       	ldd	r25, Y+4	; 0x04
   18b74:	fc 01       	movw	r30, r24
   18b76:	85 81       	ldd	r24, Z+5	; 0x05
   18b78:	96 81       	ldd	r25, Z+6	; 0x06
   18b7a:	a9 01       	movw	r20, r18
   18b7c:	48 1b       	sub	r20, r24
   18b7e:	59 0b       	sbc	r21, r25
   18b80:	ca 01       	movw	r24, r20
   18b82:	89 83       	std	Y+1, r24	; 0x01
   18b84:	9a 83       	std	Y+2, r25	; 0x02
   18b86:	89 81       	ldd	r24, Y+1	; 0x01
   18b88:	9a 81       	ldd	r25, Y+2	; 0x02
   18b8a:	81 15       	cp	r24, r1
   18b8c:	94 40       	sbci	r25, 0x04	; 4
   18b8e:	78 f0       	brcs	.+30     	; 0x18bae <udd_ep_trans_complet+0x2ba>
   18b90:	8f ef       	ldi	r24, 0xFF	; 255
   18b92:	93 e0       	ldi	r25, 0x03	; 3
   18b94:	2f 81       	ldd	r18, Y+7	; 0x07
   18b96:	38 85       	ldd	r19, Y+8	; 0x08
   18b98:	b9 01       	movw	r22, r18
   18b9a:	0f 94 36 2f 	call	0x25e6c	; 0x25e6c <__udivmodhi4>
   18b9e:	9c 01       	movw	r18, r24
   18ba0:	8f ef       	ldi	r24, 0xFF	; 255
   18ba2:	93 e0       	ldi	r25, 0x03	; 3
   18ba4:	82 1b       	sub	r24, r18
   18ba6:	93 0b       	sbc	r25, r19
   18ba8:	89 83       	std	Y+1, r24	; 0x01
   18baa:	9a 83       	std	Y+2, r25	; 0x02
   18bac:	0e c0       	rjmp	.+28     	; 0x18bca <udd_ep_trans_complet+0x2d6>
   18bae:	89 81       	ldd	r24, Y+1	; 0x01
   18bb0:	9a 81       	ldd	r25, Y+2	; 0x02
   18bb2:	2f 81       	ldd	r18, Y+7	; 0x07
   18bb4:	38 85       	ldd	r19, Y+8	; 0x08
   18bb6:	b9 01       	movw	r22, r18
   18bb8:	0f 94 36 2f 	call	0x25e6c	; 0x25e6c <__udivmodhi4>
   18bbc:	9c 01       	movw	r18, r24
   18bbe:	89 81       	ldd	r24, Y+1	; 0x01
   18bc0:	9a 81       	ldd	r25, Y+2	; 0x02
   18bc2:	82 1b       	sub	r24, r18
   18bc4:	93 0b       	sbc	r25, r19
   18bc6:	89 83       	std	Y+1, r24	; 0x01
   18bc8:	9a 83       	std	Y+2, r25	; 0x02
   18bca:	8d 81       	ldd	r24, Y+5	; 0x05
   18bcc:	9e 81       	ldd	r25, Y+6	; 0x06
   18bce:	fc 01       	movw	r30, r24
   18bd0:	12 82       	std	Z+2, r1	; 0x02
   18bd2:	13 82       	std	Z+3, r1	; 0x03
   18bd4:	29 81       	ldd	r18, Y+1	; 0x01
   18bd6:	3a 81       	ldd	r19, Y+2	; 0x02
   18bd8:	8f 81       	ldd	r24, Y+7	; 0x07
   18bda:	98 85       	ldd	r25, Y+8	; 0x08
   18bdc:	28 17       	cp	r18, r24
   18bde:	39 07       	cpc	r19, r25
   18be0:	20 f5       	brcc	.+72     	; 0x18c2a <udd_ep_trans_complet+0x336>
   18be2:	8b 81       	ldd	r24, Y+3	; 0x03
   18be4:	9c 81       	ldd	r25, Y+4	; 0x04
   18be6:	fc 01       	movw	r30, r24
   18be8:	20 81       	ld	r18, Z
   18bea:	24 60       	ori	r18, 0x04	; 4
   18bec:	fc 01       	movw	r30, r24
   18bee:	20 83       	st	Z, r18
   18bf0:	8b 85       	ldd	r24, Y+11	; 0x0b
   18bf2:	88 2f       	mov	r24, r24
   18bf4:	90 e0       	ldi	r25, 0x00	; 0
   18bf6:	01 97       	sbiw	r24, 0x01	; 1
   18bf8:	00 24       	eor	r0, r0
   18bfa:	96 95       	lsr	r25
   18bfc:	87 95       	ror	r24
   18bfe:	07 94       	ror	r0
   18c00:	96 95       	lsr	r25
   18c02:	87 95       	ror	r24
   18c04:	07 94       	ror	r0
   18c06:	98 2f       	mov	r25, r24
   18c08:	80 2d       	mov	r24, r0
   18c0a:	8b 5c       	subi	r24, 0xCB	; 203
   18c0c:	9a 4d       	sbci	r25, 0xDA	; 218
   18c0e:	9c 01       	movw	r18, r24
   18c10:	8d 81       	ldd	r24, Y+5	; 0x05
   18c12:	9e 81       	ldd	r25, Y+6	; 0x06
   18c14:	fc 01       	movw	r30, r24
   18c16:	24 83       	std	Z+4, r18	; 0x04
   18c18:	35 83       	std	Z+5, r19	; 0x05
   18c1a:	8d 81       	ldd	r24, Y+5	; 0x05
   18c1c:	9e 81       	ldd	r25, Y+6	; 0x06
   18c1e:	2f 81       	ldd	r18, Y+7	; 0x07
   18c20:	38 85       	ldd	r19, Y+8	; 0x08
   18c22:	fc 01       	movw	r30, r24
   18c24:	26 83       	std	Z+6, r18	; 0x06
   18c26:	37 83       	std	Z+7, r19	; 0x07
   18c28:	19 c0       	rjmp	.+50     	; 0x18c5c <udd_ep_trans_complet+0x368>
   18c2a:	8b 81       	ldd	r24, Y+3	; 0x03
   18c2c:	9c 81       	ldd	r25, Y+4	; 0x04
   18c2e:	fc 01       	movw	r30, r24
   18c30:	21 81       	ldd	r18, Z+1	; 0x01
   18c32:	32 81       	ldd	r19, Z+2	; 0x02
   18c34:	8b 81       	ldd	r24, Y+3	; 0x03
   18c36:	9c 81       	ldd	r25, Y+4	; 0x04
   18c38:	fc 01       	movw	r30, r24
   18c3a:	85 81       	ldd	r24, Z+5	; 0x05
   18c3c:	96 81       	ldd	r25, Z+6	; 0x06
   18c3e:	82 0f       	add	r24, r18
   18c40:	93 1f       	adc	r25, r19
   18c42:	9c 01       	movw	r18, r24
   18c44:	8d 81       	ldd	r24, Y+5	; 0x05
   18c46:	9e 81       	ldd	r25, Y+6	; 0x06
   18c48:	fc 01       	movw	r30, r24
   18c4a:	24 83       	std	Z+4, r18	; 0x04
   18c4c:	35 83       	std	Z+5, r19	; 0x05
   18c4e:	8d 81       	ldd	r24, Y+5	; 0x05
   18c50:	9e 81       	ldd	r25, Y+6	; 0x06
   18c52:	29 81       	ldd	r18, Y+1	; 0x01
   18c54:	3a 81       	ldd	r19, Y+2	; 0x02
   18c56:	fc 01       	movw	r30, r24
   18c58:	26 83       	std	Z+6, r18	; 0x06
   18c5a:	37 83       	std	Z+7, r19	; 0x07
   18c5c:	8d 81       	ldd	r24, Y+5	; 0x05
   18c5e:	9e 81       	ldd	r25, Y+6	; 0x06
   18c60:	fc 01       	movw	r30, r24
   18c62:	02 e0       	ldi	r16, 0x02	; 2
   18c64:	06 93       	lac	Z, r16
   18c66:	26 c0       	rjmp	.+76     	; 0x18cb4 <udd_ep_trans_complet+0x3c0>
   18c68:	8b 81       	ldd	r24, Y+3	; 0x03
   18c6a:	9c 81       	ldd	r25, Y+4	; 0x04
   18c6c:	fc 01       	movw	r30, r24
   18c6e:	80 81       	ld	r24, Z
   18c70:	81 70       	andi	r24, 0x01	; 1
   18c72:	88 23       	and	r24, r24
   18c74:	f1 f0       	breq	.+60     	; 0x18cb2 <udd_ep_trans_complet+0x3be>
   18c76:	8b 81       	ldd	r24, Y+3	; 0x03
   18c78:	9c 81       	ldd	r25, Y+4	; 0x04
   18c7a:	fc 01       	movw	r30, r24
   18c7c:	20 81       	ld	r18, Z
   18c7e:	2e 7f       	andi	r18, 0xFE	; 254
   18c80:	fc 01       	movw	r30, r24
   18c82:	20 83       	st	Z, r18
   18c84:	8b 81       	ldd	r24, Y+3	; 0x03
   18c86:	9c 81       	ldd	r25, Y+4	; 0x04
   18c88:	fc 01       	movw	r30, r24
   18c8a:	87 81       	ldd	r24, Z+7	; 0x07
   18c8c:	90 85       	ldd	r25, Z+8	; 0x08
   18c8e:	89 2b       	or	r24, r25
   18c90:	81 f0       	breq	.+32     	; 0x18cb2 <udd_ep_trans_complet+0x3be>
   18c92:	8b 81       	ldd	r24, Y+3	; 0x03
   18c94:	9c 81       	ldd	r25, Y+4	; 0x04
   18c96:	fc 01       	movw	r30, r24
   18c98:	27 81       	ldd	r18, Z+7	; 0x07
   18c9a:	30 85       	ldd	r19, Z+8	; 0x08
   18c9c:	8b 81       	ldd	r24, Y+3	; 0x03
   18c9e:	9c 81       	ldd	r25, Y+4	; 0x04
   18ca0:	fc 01       	movw	r30, r24
   18ca2:	85 81       	ldd	r24, Z+5	; 0x05
   18ca4:	96 81       	ldd	r25, Z+6	; 0x06
   18ca6:	4b 85       	ldd	r20, Y+11	; 0x0b
   18ca8:	bc 01       	movw	r22, r24
   18caa:	80 e0       	ldi	r24, 0x00	; 0
   18cac:	f9 01       	movw	r30, r18
   18cae:	19 95       	eicall
   18cb0:	00 00       	nop
   18cb2:	00 00       	nop
   18cb4:	2b 96       	adiw	r28, 0x0b	; 11
   18cb6:	cd bf       	out	0x3d, r28	; 61
   18cb8:	de bf       	out	0x3e, r29	; 62
   18cba:	df 91       	pop	r29
   18cbc:	cf 91       	pop	r28
   18cbe:	0f 91       	pop	r16
   18cc0:	08 95       	ret

00018cc2 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   18cc2:	cf 93       	push	r28
   18cc4:	df 93       	push	r29
   18cc6:	1f 92       	push	r1
   18cc8:	cd b7       	in	r28, 0x3d	; 61
   18cca:	de b7       	in	r29, 0x3e	; 62
   18ccc:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   18cce:	89 81       	ldd	r24, Y+1	; 0x01
   18cd0:	88 2f       	mov	r24, r24
   18cd2:	90 e0       	ldi	r25, 0x00	; 0
   18cd4:	82 30       	cpi	r24, 0x02	; 2
   18cd6:	91 05       	cpc	r25, r1
   18cd8:	89 f0       	breq	.+34     	; 0x18cfc <osc_get_rate+0x3a>
   18cda:	83 30       	cpi	r24, 0x03	; 3
   18cdc:	91 05       	cpc	r25, r1
   18cde:	1c f4       	brge	.+6      	; 0x18ce6 <osc_get_rate+0x24>
   18ce0:	01 97       	sbiw	r24, 0x01	; 1
   18ce2:	39 f0       	breq	.+14     	; 0x18cf2 <osc_get_rate+0x30>
   18ce4:	1a c0       	rjmp	.+52     	; 0x18d1a <osc_get_rate+0x58>
   18ce6:	84 30       	cpi	r24, 0x04	; 4
   18ce8:	91 05       	cpc	r25, r1
   18cea:	69 f0       	breq	.+26     	; 0x18d06 <osc_get_rate+0x44>
   18cec:	08 97       	sbiw	r24, 0x08	; 8
   18cee:	81 f0       	breq	.+32     	; 0x18d10 <osc_get_rate+0x4e>
   18cf0:	14 c0       	rjmp	.+40     	; 0x18d1a <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   18cf2:	80 e8       	ldi	r24, 0x80	; 128
   18cf4:	94 e8       	ldi	r25, 0x84	; 132
   18cf6:	ae e1       	ldi	r26, 0x1E	; 30
   18cf8:	b0 e0       	ldi	r27, 0x00	; 0
   18cfa:	12 c0       	rjmp	.+36     	; 0x18d20 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   18cfc:	80 e0       	ldi	r24, 0x00	; 0
   18cfe:	9c e6       	ldi	r25, 0x6C	; 108
   18d00:	ac ed       	ldi	r26, 0xDC	; 220
   18d02:	b2 e0       	ldi	r27, 0x02	; 2
   18d04:	0d c0       	rjmp	.+26     	; 0x18d20 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   18d06:	80 e0       	ldi	r24, 0x00	; 0
   18d08:	90 e8       	ldi	r25, 0x80	; 128
   18d0a:	a0 e0       	ldi	r26, 0x00	; 0
   18d0c:	b0 e0       	ldi	r27, 0x00	; 0
   18d0e:	08 c0       	rjmp	.+16     	; 0x18d20 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   18d10:	80 e0       	ldi	r24, 0x00	; 0
   18d12:	9d e2       	ldi	r25, 0x2D	; 45
   18d14:	a1 e3       	ldi	r26, 0x31	; 49
   18d16:	b1 e0       	ldi	r27, 0x01	; 1
   18d18:	03 c0       	rjmp	.+6      	; 0x18d20 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   18d1a:	80 e0       	ldi	r24, 0x00	; 0
   18d1c:	90 e0       	ldi	r25, 0x00	; 0
   18d1e:	dc 01       	movw	r26, r24
	}
}
   18d20:	bc 01       	movw	r22, r24
   18d22:	cd 01       	movw	r24, r26
   18d24:	0f 90       	pop	r0
   18d26:	df 91       	pop	r29
   18d28:	cf 91       	pop	r28
   18d2a:	08 95       	ret

00018d2c <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   18d2c:	cf 93       	push	r28
   18d2e:	df 93       	push	r29
   18d30:	cd b7       	in	r28, 0x3d	; 61
   18d32:	de b7       	in	r29, 0x3e	; 62
   18d34:	29 97       	sbiw	r28, 0x09	; 9
   18d36:	cd bf       	out	0x3d, r28	; 61
   18d38:	de bf       	out	0x3e, r29	; 62
   18d3a:	8d 83       	std	Y+5, r24	; 0x05
   18d3c:	6e 83       	std	Y+6, r22	; 0x06
   18d3e:	7f 83       	std	Y+7, r23	; 0x07
   18d40:	48 87       	std	Y+8, r20	; 0x08
   18d42:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   18d44:	8d 81       	ldd	r24, Y+5	; 0x05
   18d46:	88 2f       	mov	r24, r24
   18d48:	90 e0       	ldi	r25, 0x00	; 0
   18d4a:	80 38       	cpi	r24, 0x80	; 128
   18d4c:	91 05       	cpc	r25, r1
   18d4e:	79 f0       	breq	.+30     	; 0x18d6e <pll_get_default_rate_priv+0x42>
   18d50:	80 3c       	cpi	r24, 0xC0	; 192
   18d52:	91 05       	cpc	r25, r1
   18d54:	a9 f0       	breq	.+42     	; 0x18d80 <pll_get_default_rate_priv+0x54>
   18d56:	89 2b       	or	r24, r25
   18d58:	09 f0       	breq	.+2      	; 0x18d5c <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   18d5a:	1b c0       	rjmp	.+54     	; 0x18d92 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   18d5c:	80 e8       	ldi	r24, 0x80	; 128
   18d5e:	94 e8       	ldi	r25, 0x84	; 132
   18d60:	ae e1       	ldi	r26, 0x1E	; 30
   18d62:	b0 e0       	ldi	r27, 0x00	; 0
   18d64:	89 83       	std	Y+1, r24	; 0x01
   18d66:	9a 83       	std	Y+2, r25	; 0x02
   18d68:	ab 83       	std	Y+3, r26	; 0x03
   18d6a:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   18d6c:	12 c0       	rjmp	.+36     	; 0x18d92 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   18d6e:	80 e0       	ldi	r24, 0x00	; 0
   18d70:	9b e1       	ldi	r25, 0x1B	; 27
   18d72:	a7 eb       	ldi	r26, 0xB7	; 183
   18d74:	b0 e0       	ldi	r27, 0x00	; 0
   18d76:	89 83       	std	Y+1, r24	; 0x01
   18d78:	9a 83       	std	Y+2, r25	; 0x02
   18d7a:	ab 83       	std	Y+3, r26	; 0x03
   18d7c:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   18d7e:	09 c0       	rjmp	.+18     	; 0x18d92 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   18d80:	88 e0       	ldi	r24, 0x08	; 8
   18d82:	9f df       	rcall	.-194    	; 0x18cc2 <osc_get_rate>
   18d84:	dc 01       	movw	r26, r24
   18d86:	cb 01       	movw	r24, r22
   18d88:	89 83       	std	Y+1, r24	; 0x01
   18d8a:	9a 83       	std	Y+2, r25	; 0x02
   18d8c:	ab 83       	std	Y+3, r26	; 0x03
   18d8e:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   18d90:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   18d92:	8e 81       	ldd	r24, Y+6	; 0x06
   18d94:	9f 81       	ldd	r25, Y+7	; 0x07
   18d96:	cc 01       	movw	r24, r24
   18d98:	a0 e0       	ldi	r26, 0x00	; 0
   18d9a:	b0 e0       	ldi	r27, 0x00	; 0
   18d9c:	29 81       	ldd	r18, Y+1	; 0x01
   18d9e:	3a 81       	ldd	r19, Y+2	; 0x02
   18da0:	4b 81       	ldd	r20, Y+3	; 0x03
   18da2:	5c 81       	ldd	r21, Y+4	; 0x04
   18da4:	bc 01       	movw	r22, r24
   18da6:	cd 01       	movw	r24, r26
   18da8:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
   18dac:	dc 01       	movw	r26, r24
   18dae:	cb 01       	movw	r24, r22
   18db0:	89 83       	std	Y+1, r24	; 0x01
   18db2:	9a 83       	std	Y+2, r25	; 0x02
   18db4:	ab 83       	std	Y+3, r26	; 0x03
   18db6:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   18db8:	89 81       	ldd	r24, Y+1	; 0x01
   18dba:	9a 81       	ldd	r25, Y+2	; 0x02
   18dbc:	ab 81       	ldd	r26, Y+3	; 0x03
   18dbe:	bc 81       	ldd	r27, Y+4	; 0x04
}
   18dc0:	bc 01       	movw	r22, r24
   18dc2:	cd 01       	movw	r24, r26
   18dc4:	29 96       	adiw	r28, 0x09	; 9
   18dc6:	cd bf       	out	0x3d, r28	; 61
   18dc8:	de bf       	out	0x3e, r29	; 62
   18dca:	df 91       	pop	r29
   18dcc:	cf 91       	pop	r28
   18dce:	08 95       	ret

00018dd0 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   18dd0:	cf 93       	push	r28
   18dd2:	df 93       	push	r29
   18dd4:	cd b7       	in	r28, 0x3d	; 61
   18dd6:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   18dd8:	41 e0       	ldi	r20, 0x01	; 1
   18dda:	50 e0       	ldi	r21, 0x00	; 0
   18ddc:	63 e0       	ldi	r22, 0x03	; 3
   18dde:	70 e0       	ldi	r23, 0x00	; 0
   18de0:	80 ec       	ldi	r24, 0xC0	; 192
   18de2:	a4 df       	rcall	.-184    	; 0x18d2c <pll_get_default_rate_priv>
   18de4:	dc 01       	movw	r26, r24
   18de6:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   18de8:	bc 01       	movw	r22, r24
   18dea:	cd 01       	movw	r24, r26
   18dec:	df 91       	pop	r29
   18dee:	cf 91       	pop	r28
   18df0:	08 95       	ret

00018df2 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   18df2:	cf 93       	push	r28
   18df4:	df 93       	push	r29
   18df6:	1f 92       	push	r1
   18df8:	cd b7       	in	r28, 0x3d	; 61
   18dfa:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   18dfc:	19 82       	std	Y+1, r1	; 0x01
   18dfe:	e8 df       	rcall	.-48     	; 0x18dd0 <sysclk_get_main_hz>
   18e00:	dc 01       	movw	r26, r24
   18e02:	cb 01       	movw	r24, r22
   18e04:	29 81       	ldd	r18, Y+1	; 0x01
   18e06:	22 2f       	mov	r18, r18
   18e08:	30 e0       	ldi	r19, 0x00	; 0
   18e0a:	04 c0       	rjmp	.+8      	; 0x18e14 <sysclk_get_per4_hz+0x22>
   18e0c:	b6 95       	lsr	r27
   18e0e:	a7 95       	ror	r26
   18e10:	97 95       	ror	r25
   18e12:	87 95       	ror	r24
   18e14:	2a 95       	dec	r18
}
   18e16:	d2 f7       	brpl	.-12     	; 0x18e0c <sysclk_get_per4_hz+0x1a>
   18e18:	bc 01       	movw	r22, r24
   18e1a:	cd 01       	movw	r24, r26
   18e1c:	0f 90       	pop	r0
   18e1e:	df 91       	pop	r29
   18e20:	cf 91       	pop	r28
   18e22:	08 95       	ret

00018e24 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   18e24:	cf 93       	push	r28
   18e26:	df 93       	push	r29
   18e28:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   18e2a:	de b7       	in	r29, 0x3e	; 62
   18e2c:	e2 df       	rcall	.-60     	; 0x18df2 <sysclk_get_per4_hz>
   18e2e:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   18e30:	cb 01       	movw	r24, r22
   18e32:	bc 01       	movw	r22, r24
   18e34:	cd 01       	movw	r24, r26
   18e36:	df 91       	pop	r29
   18e38:	cf 91       	pop	r28
   18e3a:	08 95       	ret

00018e3c <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   18e3c:	cf 93       	push	r28
   18e3e:	df 93       	push	r29
   18e40:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   18e42:	de b7       	in	r29, 0x3e	; 62
   18e44:	ef df       	rcall	.-34     	; 0x18e24 <sysclk_get_per2_hz>
   18e46:	dc 01       	movw	r26, r24
   18e48:	cb 01       	movw	r24, r22
   18e4a:	b6 95       	lsr	r27
   18e4c:	a7 95       	ror	r26
   18e4e:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
   18e50:	87 95       	ror	r24
   18e52:	bc 01       	movw	r22, r24
   18e54:	cd 01       	movw	r24, r26
   18e56:	df 91       	pop	r29
   18e58:	cf 91       	pop	r28
   18e5a:	08 95       	ret

00018e5c <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   18e5c:	cf 93       	push	r28
   18e5e:	df 93       	push	r29
   18e60:	cd b7       	in	r28, 0x3d	; 61
	return sysclk_get_per_hz();
   18e62:	de b7       	in	r29, 0x3e	; 62
   18e64:	eb df       	rcall	.-42     	; 0x18e3c <sysclk_get_per_hz>
   18e66:	dc 01       	movw	r26, r24
}
   18e68:	cb 01       	movw	r24, r22
   18e6a:	bc 01       	movw	r22, r24
   18e6c:	cd 01       	movw	r24, r26
   18e6e:	df 91       	pop	r29
   18e70:	cf 91       	pop	r28
   18e72:	08 95       	ret

00018e74 <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   18e74:	cf 93       	push	r28
   18e76:	df 93       	push	r29
   18e78:	00 d0       	rcall	.+0      	; 0x18e7a <tc_write_clock_source+0x6>
   18e7a:	cd b7       	in	r28, 0x3d	; 61
   18e7c:	de b7       	in	r29, 0x3e	; 62
   18e7e:	89 83       	std	Y+1, r24	; 0x01
   18e80:	9a 83       	std	Y+2, r25	; 0x02
   18e82:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   18e84:	89 81       	ldd	r24, Y+1	; 0x01
   18e86:	9a 81       	ldd	r25, Y+2	; 0x02
   18e88:	fc 01       	movw	r30, r24
   18e8a:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   18e8c:	98 2f       	mov	r25, r24
   18e8e:	90 7f       	andi	r25, 0xF0	; 240
   18e90:	8b 81       	ldd	r24, Y+3	; 0x03
   18e92:	89 2b       	or	r24, r25
   18e94:	28 2f       	mov	r18, r24
   18e96:	89 81       	ldd	r24, Y+1	; 0x01
   18e98:	9a 81       	ldd	r25, Y+2	; 0x02
   18e9a:	fc 01       	movw	r30, r24
   18e9c:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   18e9e:	00 00       	nop
   18ea0:	23 96       	adiw	r28, 0x03	; 3
   18ea2:	cd bf       	out	0x3d, r28	; 61
   18ea4:	de bf       	out	0x3e, r29	; 62
   18ea6:	df 91       	pop	r29
   18ea8:	cf 91       	pop	r28
   18eaa:	08 95       	ret

00018eac <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   18eac:	cf 93       	push	r28
   18eae:	df 93       	push	r29
   18eb0:	00 d0       	rcall	.+0      	; 0x18eb2 <tc_write_period+0x6>
   18eb2:	1f 92       	push	r1
   18eb4:	cd b7       	in	r28, 0x3d	; 61
   18eb6:	de b7       	in	r29, 0x3e	; 62
   18eb8:	89 83       	std	Y+1, r24	; 0x01
   18eba:	9a 83       	std	Y+2, r25	; 0x02
   18ebc:	6b 83       	std	Y+3, r22	; 0x03
   18ebe:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   18ec0:	89 81       	ldd	r24, Y+1	; 0x01
   18ec2:	9a 81       	ldd	r25, Y+2	; 0x02
   18ec4:	2b 81       	ldd	r18, Y+3	; 0x03
   18ec6:	3c 81       	ldd	r19, Y+4	; 0x04
   18ec8:	fc 01       	movw	r30, r24
   18eca:	26 a3       	std	Z+38, r18	; 0x26
   18ecc:	37 a3       	std	Z+39, r19	; 0x27
}
   18ece:	00 00       	nop
   18ed0:	24 96       	adiw	r28, 0x04	; 4
   18ed2:	cd bf       	out	0x3d, r28	; 61
   18ed4:	de bf       	out	0x3e, r29	; 62
   18ed6:	df 91       	pop	r29
   18ed8:	cf 91       	pop	r28
   18eda:	08 95       	ret

00018edc <tc_enable_cc_channels>:
 * \param tc Pointer to TC module.
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
   18edc:	cf 93       	push	r28
   18ede:	df 93       	push	r29
   18ee0:	00 d0       	rcall	.+0      	; 0x18ee2 <tc_enable_cc_channels+0x6>
   18ee2:	cd b7       	in	r28, 0x3d	; 61
   18ee4:	de b7       	in	r29, 0x3e	; 62
   18ee6:	89 83       	std	Y+1, r24	; 0x01
   18ee8:	9a 83       	std	Y+2, r25	; 0x02
   18eea:	6b 83       	std	Y+3, r22	; 0x03
	if (tc_is_tc0(void *tc)) {
   18eec:	89 81       	ldd	r24, Y+1	; 0x01
   18eee:	9a 81       	ldd	r25, Y+2	; 0x02
   18ef0:	80 74       	andi	r24, 0x40	; 64
   18ef2:	99 27       	eor	r25, r25
   18ef4:	89 2b       	or	r24, r25
   18ef6:	61 f4       	brne	.+24     	; 0x18f10 <tc_enable_cc_channels+0x34>
		((TC0_t *)tc)->CTRLB |= enablemask;
   18ef8:	89 81       	ldd	r24, Y+1	; 0x01
   18efa:	9a 81       	ldd	r25, Y+2	; 0x02
   18efc:	fc 01       	movw	r30, r24
   18efe:	91 81       	ldd	r25, Z+1	; 0x01
   18f00:	8b 81       	ldd	r24, Y+3	; 0x03
   18f02:	29 2f       	mov	r18, r25
   18f04:	28 2b       	or	r18, r24
   18f06:	89 81       	ldd	r24, Y+1	; 0x01
   18f08:	9a 81       	ldd	r25, Y+2	; 0x02
   18f0a:	fc 01       	movw	r30, r24
   18f0c:	21 83       	std	Z+1, r18	; 0x01
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   18f0e:	13 c0       	rjmp	.+38     	; 0x18f36 <tc_enable_cc_channels+0x5a>
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
		((TC0_t *)tc)->CTRLB |= enablemask;
	} else if (tc_is_tc1(void *tc)) {
   18f10:	89 81       	ldd	r24, Y+1	; 0x01
   18f12:	9a 81       	ldd	r25, Y+2	; 0x02
   18f14:	80 74       	andi	r24, 0x40	; 64
   18f16:	99 27       	eor	r25, r25
   18f18:	89 2b       	or	r24, r25
   18f1a:	69 f0       	breq	.+26     	; 0x18f36 <tc_enable_cc_channels+0x5a>
		((TC1_t *)tc)->CTRLB |=
   18f1c:	89 81       	ldd	r24, Y+1	; 0x01
   18f1e:	9a 81       	ldd	r25, Y+2	; 0x02
   18f20:	fc 01       	movw	r30, r24
   18f22:	81 81       	ldd	r24, Z+1	; 0x01
   18f24:	98 2f       	mov	r25, r24
   18f26:	8b 81       	ldd	r24, Y+3	; 0x03
   18f28:	80 73       	andi	r24, 0x30	; 48
   18f2a:	89 2b       	or	r24, r25
   18f2c:	28 2f       	mov	r18, r24
   18f2e:	89 81       	ldd	r24, Y+1	; 0x01
   18f30:	9a 81       	ldd	r25, Y+2	; 0x02
   18f32:	fc 01       	movw	r30, r24
   18f34:	21 83       	std	Z+1, r18	; 0x01
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   18f36:	00 00       	nop
   18f38:	23 96       	adiw	r28, 0x03	; 3
   18f3a:	cd bf       	out	0x3d, r28	; 61
   18f3c:	de bf       	out	0x3e, r29	; 62
   18f3e:	df 91       	pop	r29
   18f40:	cf 91       	pop	r28
   18f42:	08 95       	ret

00018f44 <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   18f44:	cf 93       	push	r28
   18f46:	df 93       	push	r29
   18f48:	cd b7       	in	r28, 0x3d	; 61
   18f4a:	de b7       	in	r29, 0x3e	; 62
   18f4c:	25 97       	sbiw	r28, 0x05	; 5
   18f4e:	cd bf       	out	0x3d, r28	; 61
   18f50:	de bf       	out	0x3e, r29	; 62
   18f52:	89 83       	std	Y+1, r24	; 0x01
   18f54:	9a 83       	std	Y+2, r25	; 0x02
   18f56:	6b 83       	std	Y+3, r22	; 0x03
   18f58:	4c 83       	std	Y+4, r20	; 0x04
   18f5a:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   18f5c:	89 81       	ldd	r24, Y+1	; 0x01
   18f5e:	9a 81       	ldd	r25, Y+2	; 0x02
   18f60:	80 74       	andi	r24, 0x40	; 64
   18f62:	99 27       	eor	r25, r25
   18f64:	89 2b       	or	r24, r25
   18f66:	99 f5       	brne	.+102    	; 0x18fce <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   18f68:	8b 81       	ldd	r24, Y+3	; 0x03
   18f6a:	88 2f       	mov	r24, r24
   18f6c:	90 e0       	ldi	r25, 0x00	; 0
   18f6e:	82 30       	cpi	r24, 0x02	; 2
   18f70:	91 05       	cpc	r25, r1
   18f72:	a1 f0       	breq	.+40     	; 0x18f9c <tc_write_cc_buffer+0x58>
   18f74:	83 30       	cpi	r24, 0x03	; 3
   18f76:	91 05       	cpc	r25, r1
   18f78:	1c f4       	brge	.+6      	; 0x18f80 <tc_write_cc_buffer+0x3c>
   18f7a:	01 97       	sbiw	r24, 0x01	; 1
   18f7c:	39 f0       	breq	.+14     	; 0x18f8c <tc_write_cc_buffer+0x48>
   18f7e:	46 c0       	rjmp	.+140    	; 0x1900c <tc_write_cc_buffer+0xc8>
   18f80:	83 30       	cpi	r24, 0x03	; 3
   18f82:	91 05       	cpc	r25, r1
   18f84:	99 f0       	breq	.+38     	; 0x18fac <tc_write_cc_buffer+0x68>
   18f86:	04 97       	sbiw	r24, 0x04	; 4
   18f88:	c9 f0       	breq	.+50     	; 0x18fbc <tc_write_cc_buffer+0x78>
   18f8a:	40 c0       	rjmp	.+128    	; 0x1900c <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   18f8c:	89 81       	ldd	r24, Y+1	; 0x01
   18f8e:	9a 81       	ldd	r25, Y+2	; 0x02
   18f90:	2c 81       	ldd	r18, Y+4	; 0x04
   18f92:	3d 81       	ldd	r19, Y+5	; 0x05
   18f94:	fc 01       	movw	r30, r24
   18f96:	20 af       	std	Z+56, r18	; 0x38
   18f98:	31 af       	std	Z+57, r19	; 0x39
			break;
   18f9a:	38 c0       	rjmp	.+112    	; 0x1900c <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   18f9c:	89 81       	ldd	r24, Y+1	; 0x01
   18f9e:	9a 81       	ldd	r25, Y+2	; 0x02
   18fa0:	2c 81       	ldd	r18, Y+4	; 0x04
   18fa2:	3d 81       	ldd	r19, Y+5	; 0x05
   18fa4:	fc 01       	movw	r30, r24
   18fa6:	22 af       	std	Z+58, r18	; 0x3a
   18fa8:	33 af       	std	Z+59, r19	; 0x3b
			break;
   18faa:	30 c0       	rjmp	.+96     	; 0x1900c <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   18fac:	89 81       	ldd	r24, Y+1	; 0x01
   18fae:	9a 81       	ldd	r25, Y+2	; 0x02
   18fb0:	2c 81       	ldd	r18, Y+4	; 0x04
   18fb2:	3d 81       	ldd	r19, Y+5	; 0x05
   18fb4:	fc 01       	movw	r30, r24
   18fb6:	24 af       	std	Z+60, r18	; 0x3c
   18fb8:	35 af       	std	Z+61, r19	; 0x3d
			break;
   18fba:	28 c0       	rjmp	.+80     	; 0x1900c <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   18fbc:	89 81       	ldd	r24, Y+1	; 0x01
   18fbe:	9a 81       	ldd	r25, Y+2	; 0x02
   18fc0:	2c 81       	ldd	r18, Y+4	; 0x04
   18fc2:	3d 81       	ldd	r19, Y+5	; 0x05
   18fc4:	fc 01       	movw	r30, r24
   18fc6:	26 af       	std	Z+62, r18	; 0x3e
   18fc8:	37 af       	std	Z+63, r19	; 0x3f
			break;
   18fca:	00 00       	nop
   18fcc:	1f c0       	rjmp	.+62     	; 0x1900c <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   18fce:	89 81       	ldd	r24, Y+1	; 0x01
   18fd0:	9a 81       	ldd	r25, Y+2	; 0x02
   18fd2:	80 74       	andi	r24, 0x40	; 64
   18fd4:	99 27       	eor	r25, r25
   18fd6:	89 2b       	or	r24, r25
   18fd8:	c9 f0       	breq	.+50     	; 0x1900c <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   18fda:	8b 81       	ldd	r24, Y+3	; 0x03
   18fdc:	88 2f       	mov	r24, r24
   18fde:	90 e0       	ldi	r25, 0x00	; 0
   18fe0:	81 30       	cpi	r24, 0x01	; 1
   18fe2:	91 05       	cpc	r25, r1
   18fe4:	19 f0       	breq	.+6      	; 0x18fec <tc_write_cc_buffer+0xa8>
   18fe6:	02 97       	sbiw	r24, 0x02	; 2
   18fe8:	49 f0       	breq	.+18     	; 0x18ffc <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   18fea:	10 c0       	rjmp	.+32     	; 0x1900c <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   18fec:	89 81       	ldd	r24, Y+1	; 0x01
   18fee:	9a 81       	ldd	r25, Y+2	; 0x02
   18ff0:	2c 81       	ldd	r18, Y+4	; 0x04
   18ff2:	3d 81       	ldd	r19, Y+5	; 0x05
   18ff4:	fc 01       	movw	r30, r24
   18ff6:	20 af       	std	Z+56, r18	; 0x38
   18ff8:	31 af       	std	Z+57, r19	; 0x39
				break;
   18ffa:	08 c0       	rjmp	.+16     	; 0x1900c <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   18ffc:	89 81       	ldd	r24, Y+1	; 0x01
   18ffe:	9a 81       	ldd	r25, Y+2	; 0x02
   19000:	2c 81       	ldd	r18, Y+4	; 0x04
   19002:	3d 81       	ldd	r19, Y+5	; 0x05
   19004:	fc 01       	movw	r30, r24
   19006:	22 af       	std	Z+58, r18	; 0x3a
   19008:	33 af       	std	Z+59, r19	; 0x3b
				break;
   1900a:	00 00       	nop
			default:
				return;
			}
		}
}
   1900c:	25 96       	adiw	r28, 0x05	; 5
   1900e:	cd bf       	out	0x3d, r28	; 61
   19010:	de bf       	out	0x3e, r29	; 62
   19012:	df 91       	pop	r29
   19014:	cf 91       	pop	r28
   19016:	08 95       	ret

00019018 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   19018:	cf 93       	push	r28
   1901a:	df 93       	push	r29
   1901c:	00 d0       	rcall	.+0      	; 0x1901e <tc_set_wgm+0x6>
   1901e:	cd b7       	in	r28, 0x3d	; 61
   19020:	de b7       	in	r29, 0x3e	; 62
   19022:	89 83       	std	Y+1, r24	; 0x01
   19024:	9a 83       	std	Y+2, r25	; 0x02
   19026:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   19028:	89 81       	ldd	r24, Y+1	; 0x01
   1902a:	9a 81       	ldd	r25, Y+2	; 0x02
   1902c:	fc 01       	movw	r30, r24
   1902e:	81 81       	ldd	r24, Z+1	; 0x01
   19030:	98 2f       	mov	r25, r24
   19032:	98 7f       	andi	r25, 0xF8	; 248
   19034:	8b 81       	ldd	r24, Y+3	; 0x03
   19036:	89 2b       	or	r24, r25
   19038:	28 2f       	mov	r18, r24
   1903a:	89 81       	ldd	r24, Y+1	; 0x01
   1903c:	9a 81       	ldd	r25, Y+2	; 0x02
   1903e:	fc 01       	movw	r30, r24
   19040:	21 83       	std	Z+1, r18	; 0x01
}
   19042:	00 00       	nop
   19044:	23 96       	adiw	r28, 0x03	; 3
   19046:	cd bf       	out	0x3d, r28	; 61
   19048:	de bf       	out	0x3e, r29	; 62
   1904a:	df 91       	pop	r29
   1904c:	cf 91       	pop	r28
   1904e:	08 95       	ret

00019050 <pwm_set_duty_cycle_percent>:
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
   19050:	cf 93       	push	r28
   19052:	df 93       	push	r29
   19054:	00 d0       	rcall	.+0      	; 0x19056 <pwm_set_duty_cycle_percent+0x6>
   19056:	cd b7       	in	r28, 0x3d	; 61
   19058:	de b7       	in	r29, 0x3e	; 62
   1905a:	89 83       	std	Y+1, r24	; 0x01
   1905c:	9a 83       	std	Y+2, r25	; 0x02
   1905e:	6b 83       	std	Y+3, r22	; 0x03
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   19060:	89 81       	ldd	r24, Y+1	; 0x01
   19062:	9a 81       	ldd	r25, Y+2	; 0x02
   19064:	fc 01       	movw	r30, r24
   19066:	85 81       	ldd	r24, Z+5	; 0x05
   19068:	96 81       	ldd	r25, Z+6	; 0x06
   1906a:	9c 01       	movw	r18, r24
   1906c:	40 e0       	ldi	r20, 0x00	; 0
   1906e:	50 e0       	ldi	r21, 0x00	; 0
			(uint32_t)duty_cycle_scale) / 100));
   19070:	8b 81       	ldd	r24, Y+3	; 0x03
   19072:	88 2f       	mov	r24, r24
   19074:	90 e0       	ldi	r25, 0x00	; 0
   19076:	a0 e0       	ldi	r26, 0x00	; 0
   19078:	b0 e0       	ldi	r27, 0x00	; 0
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   1907a:	bc 01       	movw	r22, r24
   1907c:	cd 01       	movw	r24, r26
   1907e:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
   19082:	dc 01       	movw	r26, r24
   19084:	cb 01       	movw	r24, r22
			(uint32_t)duty_cycle_scale) / 100));
   19086:	24 e6       	ldi	r18, 0x64	; 100
   19088:	30 e0       	ldi	r19, 0x00	; 0
   1908a:	40 e0       	ldi	r20, 0x00	; 0
   1908c:	50 e0       	ldi	r21, 0x00	; 0
   1908e:	bc 01       	movw	r22, r24
   19090:	cd 01       	movw	r24, r26
   19092:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   19096:	da 01       	movw	r26, r20
   19098:	c9 01       	movw	r24, r18
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
   1909a:	9c 01       	movw	r18, r24
   1909c:	89 81       	ldd	r24, Y+1	; 0x01
   1909e:	9a 81       	ldd	r25, Y+2	; 0x02
   190a0:	fc 01       	movw	r30, r24
   190a2:	62 81       	ldd	r22, Z+2	; 0x02
   190a4:	89 81       	ldd	r24, Y+1	; 0x01
   190a6:	9a 81       	ldd	r25, Y+2	; 0x02
   190a8:	fc 01       	movw	r30, r24
   190aa:	80 81       	ld	r24, Z
   190ac:	91 81       	ldd	r25, Z+1	; 0x01
   190ae:	a9 01       	movw	r20, r18
   190b0:	49 df       	rcall	.-366    	; 0x18f44 <tc_write_cc_buffer>
			(uint16_t)(((uint32_t)config->period *
			(uint32_t)duty_cycle_scale) / 100));
}
   190b2:	00 00       	nop
   190b4:	23 96       	adiw	r28, 0x03	; 3
   190b6:	cd bf       	out	0x3d, r28	; 61
   190b8:	de bf       	out	0x3e, r29	; 62
   190ba:	df 91       	pop	r29
   190bc:	cf 91       	pop	r28
   190be:	08 95       	ret

000190c0 <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
   190c0:	ef 92       	push	r14
   190c2:	ff 92       	push	r15
   190c4:	0f 93       	push	r16
   190c6:	1f 93       	push	r17
   190c8:	cf 93       	push	r28
   190ca:	df 93       	push	r29
   190cc:	cd b7       	in	r28, 0x3d	; 61
   190ce:	de b7       	in	r29, 0x3e	; 62
   190d0:	2c 97       	sbiw	r28, 0x0c	; 12
   190d2:	cd bf       	out	0x3d, r28	; 61
   190d4:	de bf       	out	0x3e, r29	; 62
   190d6:	89 87       	std	Y+9, r24	; 0x09
   190d8:	9a 87       	std	Y+10, r25	; 0x0a
   190da:	6b 87       	std	Y+11, r22	; 0x0b
	uint32_t cpu_hz = sysclk_get_cpu_hz();
   190dc:	7c 87       	std	Y+12, r23	; 0x0c
   190de:	be de       	rcall	.-644    	; 0x18e5c <sysclk_get_cpu_hz>
   190e0:	dc 01       	movw	r26, r24
   190e2:	cb 01       	movw	r24, r22
   190e4:	8b 83       	std	Y+3, r24	; 0x03
   190e6:	9c 83       	std	Y+4, r25	; 0x04
   190e8:	ad 83       	std	Y+5, r26	; 0x05
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
   190ea:	be 83       	std	Y+6, r27	; 0x06
   190ec:	8b 85       	ldd	r24, Y+11	; 0x0b
   190ee:	9c 85       	ldd	r25, Y+12	; 0x0c
   190f0:	9c 01       	movw	r18, r24
   190f2:	40 e0       	ldi	r20, 0x00	; 0
   190f4:	50 e0       	ldi	r21, 0x00	; 0
   190f6:	8b 81       	ldd	r24, Y+3	; 0x03
   190f8:	9c 81       	ldd	r25, Y+4	; 0x04
   190fa:	ad 81       	ldd	r26, Y+5	; 0x05
   190fc:	be 81       	ldd	r27, Y+6	; 0x06
   190fe:	bc 01       	movw	r22, r24
   19100:	cd 01       	movw	r24, r26
   19102:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   19106:	da 01       	movw	r26, r20
   19108:	c9 01       	movw	r24, r18
   1910a:	2f ef       	ldi	r18, 0xFF	; 255
   1910c:	3f ef       	ldi	r19, 0xFF	; 255
   1910e:	40 e0       	ldi	r20, 0x00	; 0
   19110:	50 e0       	ldi	r21, 0x00	; 0
   19112:	bc 01       	movw	r22, r24
   19114:	cd 01       	movw	r24, r26
   19116:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   1911a:	da 01       	movw	r26, r20
   1911c:	c9 01       	movw	r24, r18
   1911e:	8f 83       	std	Y+7, r24	; 0x07
	if (smallest_div < 1) {
   19120:	98 87       	std	Y+8, r25	; 0x08
   19122:	8f 81       	ldd	r24, Y+7	; 0x07
   19124:	98 85       	ldd	r25, Y+8	; 0x08
   19126:	89 2b       	or	r24, r25
		dividor = 1;
   19128:	51 f4       	brne	.+20     	; 0x1913e <pwm_set_frequency+0x7e>
   1912a:	81 e0       	ldi	r24, 0x01	; 1
   1912c:	90 e0       	ldi	r25, 0x00	; 0
   1912e:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV1;
   19130:	9a 83       	std	Y+2, r25	; 0x02
   19132:	89 85       	ldd	r24, Y+9	; 0x09
   19134:	9a 85       	ldd	r25, Y+10	; 0x0a
   19136:	21 e0       	ldi	r18, 0x01	; 1
   19138:	fc 01       	movw	r30, r24
   1913a:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 2) {
   1913c:	52 c0       	rjmp	.+164    	; 0x191e2 <pwm_set_frequency+0x122>
   1913e:	8f 81       	ldd	r24, Y+7	; 0x07
   19140:	98 85       	ldd	r25, Y+8	; 0x08
   19142:	02 97       	sbiw	r24, 0x02	; 2
		dividor = 2;
   19144:	50 f4       	brcc	.+20     	; 0x1915a <pwm_set_frequency+0x9a>
   19146:	82 e0       	ldi	r24, 0x02	; 2
   19148:	90 e0       	ldi	r25, 0x00	; 0
   1914a:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV2;
   1914c:	9a 83       	std	Y+2, r25	; 0x02
   1914e:	89 85       	ldd	r24, Y+9	; 0x09
   19150:	9a 85       	ldd	r25, Y+10	; 0x0a
   19152:	22 e0       	ldi	r18, 0x02	; 2
   19154:	fc 01       	movw	r30, r24
   19156:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 4) {
   19158:	44 c0       	rjmp	.+136    	; 0x191e2 <pwm_set_frequency+0x122>
   1915a:	8f 81       	ldd	r24, Y+7	; 0x07
   1915c:	98 85       	ldd	r25, Y+8	; 0x08
   1915e:	04 97       	sbiw	r24, 0x04	; 4
		dividor = 4;
   19160:	50 f4       	brcc	.+20     	; 0x19176 <pwm_set_frequency+0xb6>
   19162:	84 e0       	ldi	r24, 0x04	; 4
   19164:	90 e0       	ldi	r25, 0x00	; 0
   19166:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV4;
   19168:	9a 83       	std	Y+2, r25	; 0x02
   1916a:	89 85       	ldd	r24, Y+9	; 0x09
   1916c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1916e:	23 e0       	ldi	r18, 0x03	; 3
   19170:	fc 01       	movw	r30, r24
   19172:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 8) {
   19174:	36 c0       	rjmp	.+108    	; 0x191e2 <pwm_set_frequency+0x122>
   19176:	8f 81       	ldd	r24, Y+7	; 0x07
   19178:	98 85       	ldd	r25, Y+8	; 0x08
   1917a:	08 97       	sbiw	r24, 0x08	; 8
		dividor = 8;
   1917c:	50 f4       	brcc	.+20     	; 0x19192 <pwm_set_frequency+0xd2>
   1917e:	88 e0       	ldi	r24, 0x08	; 8
   19180:	90 e0       	ldi	r25, 0x00	; 0
   19182:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV8;
   19184:	9a 83       	std	Y+2, r25	; 0x02
   19186:	89 85       	ldd	r24, Y+9	; 0x09
   19188:	9a 85       	ldd	r25, Y+10	; 0x0a
   1918a:	24 e0       	ldi	r18, 0x04	; 4
   1918c:	fc 01       	movw	r30, r24
   1918e:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 64) {
   19190:	28 c0       	rjmp	.+80     	; 0x191e2 <pwm_set_frequency+0x122>
   19192:	8f 81       	ldd	r24, Y+7	; 0x07
   19194:	98 85       	ldd	r25, Y+8	; 0x08
   19196:	80 34       	cpi	r24, 0x40	; 64
   19198:	91 05       	cpc	r25, r1
		dividor = 64;
   1919a:	50 f4       	brcc	.+20     	; 0x191b0 <pwm_set_frequency+0xf0>
   1919c:	80 e4       	ldi	r24, 0x40	; 64
   1919e:	90 e0       	ldi	r25, 0x00	; 0
   191a0:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV64;
   191a2:	9a 83       	std	Y+2, r25	; 0x02
   191a4:	89 85       	ldd	r24, Y+9	; 0x09
   191a6:	9a 85       	ldd	r25, Y+10	; 0x0a
   191a8:	25 e0       	ldi	r18, 0x05	; 5
   191aa:	fc 01       	movw	r30, r24
   191ac:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 256) {
   191ae:	19 c0       	rjmp	.+50     	; 0x191e2 <pwm_set_frequency+0x122>
   191b0:	8f 81       	ldd	r24, Y+7	; 0x07
   191b2:	98 85       	ldd	r25, Y+8	; 0x08
   191b4:	8f 3f       	cpi	r24, 0xFF	; 255
   191b6:	91 05       	cpc	r25, r1
   191b8:	09 f0       	breq	.+2      	; 0x191bc <pwm_set_frequency+0xfc>
		dividor = 256;
   191ba:	50 f4       	brcc	.+20     	; 0x191d0 <pwm_set_frequency+0x110>
   191bc:	80 e0       	ldi	r24, 0x00	; 0
   191be:	91 e0       	ldi	r25, 0x01	; 1
   191c0:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV256;
   191c2:	9a 83       	std	Y+2, r25	; 0x02
   191c4:	89 85       	ldd	r24, Y+9	; 0x09
   191c6:	9a 85       	ldd	r25, Y+10	; 0x0a
   191c8:	26 e0       	ldi	r18, 0x06	; 6
   191ca:	fc 01       	movw	r30, r24
   191cc:	24 83       	std	Z+4, r18	; 0x04
	} else {
		dividor = 1024;
   191ce:	09 c0       	rjmp	.+18     	; 0x191e2 <pwm_set_frequency+0x122>
   191d0:	80 e0       	ldi	r24, 0x00	; 0
   191d2:	94 e0       	ldi	r25, 0x04	; 4
   191d4:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV1024;
   191d6:	9a 83       	std	Y+2, r25	; 0x02
   191d8:	89 85       	ldd	r24, Y+9	; 0x09
   191da:	9a 85       	ldd	r25, Y+10	; 0x0a
   191dc:	27 e0       	ldi	r18, 0x07	; 7
   191de:	fc 01       	movw	r30, r24
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
   191e0:	24 83       	std	Z+4, r18	; 0x04
   191e2:	89 81       	ldd	r24, Y+1	; 0x01
   191e4:	9a 81       	ldd	r25, Y+2	; 0x02
   191e6:	9c 01       	movw	r18, r24
   191e8:	40 e0       	ldi	r20, 0x00	; 0
   191ea:	50 e0       	ldi	r21, 0x00	; 0
   191ec:	8b 81       	ldd	r24, Y+3	; 0x03
   191ee:	9c 81       	ldd	r25, Y+4	; 0x04
   191f0:	ad 81       	ldd	r26, Y+5	; 0x05
   191f2:	be 81       	ldd	r27, Y+6	; 0x06
   191f4:	bc 01       	movw	r22, r24
   191f6:	cd 01       	movw	r24, r26
   191f8:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   191fc:	da 01       	movw	r26, r20
   191fe:	c9 01       	movw	r24, r18
   19200:	7c 01       	movw	r14, r24
   19202:	8d 01       	movw	r16, r26
   19204:	8b 85       	ldd	r24, Y+11	; 0x0b
   19206:	9c 85       	ldd	r25, Y+12	; 0x0c
   19208:	9c 01       	movw	r18, r24
   1920a:	40 e0       	ldi	r20, 0x00	; 0
   1920c:	50 e0       	ldi	r21, 0x00	; 0
   1920e:	c8 01       	movw	r24, r16
   19210:	b7 01       	movw	r22, r14
   19212:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   19216:	da 01       	movw	r26, r20
   19218:	c9 01       	movw	r24, r18
   1921a:	9c 01       	movw	r18, r24
   1921c:	89 85       	ldd	r24, Y+9	; 0x09
   1921e:	9a 85       	ldd	r25, Y+10	; 0x0a
   19220:	fc 01       	movw	r30, r24
   19222:	25 83       	std	Z+5, r18	; 0x05

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
   19224:	36 83       	std	Z+6, r19	; 0x06
   19226:	89 85       	ldd	r24, Y+9	; 0x09
   19228:	9a 85       	ldd	r25, Y+10	; 0x0a
   1922a:	fc 01       	movw	r30, r24
   1922c:	85 81       	ldd	r24, Z+5	; 0x05
   1922e:	96 81       	ldd	r25, Z+6	; 0x06
   19230:	84 36       	cpi	r24, 0x64	; 100
   19232:	91 05       	cpc	r25, r1
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
   19234:	48 f4       	brcc	.+18     	; 0x19248 <pwm_set_frequency+0x188>
   19236:	89 85       	ldd	r24, Y+9	; 0x09
   19238:	9a 85       	ldd	r25, Y+10	; 0x0a
   1923a:	fc 01       	movw	r30, r24
		config->period = 0;
   1923c:	14 82       	std	Z+4, r1	; 0x04
   1923e:	89 85       	ldd	r24, Y+9	; 0x09
   19240:	9a 85       	ldd	r25, Y+10	; 0x0a
   19242:	fc 01       	movw	r30, r24
   19244:	15 82       	std	Z+5, r1	; 0x05
		Assert(false);
	}
}
   19246:	16 82       	std	Z+6, r1	; 0x06
   19248:	00 00       	nop
   1924a:	2c 96       	adiw	r28, 0x0c	; 12
   1924c:	cd bf       	out	0x3d, r28	; 61
   1924e:	de bf       	out	0x3e, r29	; 62
   19250:	df 91       	pop	r29
   19252:	cf 91       	pop	r28
   19254:	1f 91       	pop	r17
   19256:	0f 91       	pop	r16
   19258:	ff 90       	pop	r15
   1925a:	ef 90       	pop	r14
   1925c:	08 95       	ret

0001925e <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
   1925e:	cf 93       	push	r28
   19260:	df 93       	push	r29
   19262:	cd b7       	in	r28, 0x3d	; 61
   19264:	de b7       	in	r29, 0x3e	; 62
   19266:	27 97       	sbiw	r28, 0x07	; 7
   19268:	cd bf       	out	0x3d, r28	; 61
   1926a:	de bf       	out	0x3e, r29	; 62
   1926c:	8a 83       	std	Y+2, r24	; 0x02
   1926e:	9b 83       	std	Y+3, r25	; 0x03
   19270:	6c 83       	std	Y+4, r22	; 0x04
   19272:	4d 83       	std	Y+5, r20	; 0x05
   19274:	2e 83       	std	Y+6, r18	; 0x06
   19276:	3f 83       	std	Y+7, r19	; 0x07
	/* Number of channels for this TC */
	uint8_t num_chan = 0;
   19278:	19 82       	std	Y+1, r1	; 0x01

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
   1927a:	8c 81       	ldd	r24, Y+4	; 0x04
   1927c:	88 2f       	mov	r24, r24
   1927e:	90 e0       	ldi	r25, 0x00	; 0
   19280:	09 2e       	mov	r0, r25
   19282:	00 0c       	add	r0, r0
   19284:	aa 0b       	sbc	r26, r26
   19286:	bb 0b       	sbc	r27, r27
   19288:	40 e0       	ldi	r20, 0x00	; 0
   1928a:	50 e0       	ldi	r21, 0x00	; 0
   1928c:	26 e0       	ldi	r18, 0x06	; 6
   1928e:	30 e0       	ldi	r19, 0x00	; 0
   19290:	84 1b       	sub	r24, r20
   19292:	95 0b       	sbc	r25, r21
   19294:	28 17       	cp	r18, r24
   19296:	39 07       	cpc	r19, r25
   19298:	08 f4       	brcc	.+2      	; 0x1929c <pwm_init+0x3e>
   1929a:	ee c0       	rjmp	.+476    	; 0x19478 <pwm_init+0x21a>
   1929c:	fc 01       	movw	r30, r24
   1929e:	88 27       	eor	r24, r24
   192a0:	e8 5e       	subi	r30, 0xE8	; 232
   192a2:	fe 4f       	sbci	r31, 0xFE	; 254
   192a4:	8f 4f       	sbci	r24, 0xFF	; 255
   192a6:	0d 94 9b 2f 	jmp	0x25f36	; 0x25f36 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
   192aa:	8a 81       	ldd	r24, Y+2	; 0x02
   192ac:	9b 81       	ldd	r25, Y+3	; 0x03
   192ae:	20 e0       	ldi	r18, 0x00	; 0
   192b0:	38 e0       	ldi	r19, 0x08	; 8
   192b2:	fc 01       	movw	r30, r24
   192b4:	20 83       	st	Z, r18
   192b6:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel-1));
   192b8:	80 e4       	ldi	r24, 0x40	; 64
   192ba:	96 e0       	ldi	r25, 0x06	; 6
   192bc:	20 e4       	ldi	r18, 0x40	; 64
   192be:	36 e0       	ldi	r19, 0x06	; 6
   192c0:	f9 01       	movw	r30, r18
   192c2:	20 81       	ld	r18, Z
   192c4:	62 2f       	mov	r22, r18
   192c6:	2d 81       	ldd	r18, Y+5	; 0x05
   192c8:	22 2f       	mov	r18, r18
   192ca:	30 e0       	ldi	r19, 0x00	; 0
   192cc:	a9 01       	movw	r20, r18
   192ce:	41 50       	subi	r20, 0x01	; 1
   192d0:	51 09       	sbc	r21, r1
   192d2:	21 e0       	ldi	r18, 0x01	; 1
   192d4:	30 e0       	ldi	r19, 0x00	; 0
   192d6:	02 c0       	rjmp	.+4      	; 0x192dc <pwm_init+0x7e>
   192d8:	22 0f       	add	r18, r18
   192da:	33 1f       	adc	r19, r19
   192dc:	4a 95       	dec	r20
   192de:	e2 f7       	brpl	.-8      	; 0x192d8 <pwm_init+0x7a>
   192e0:	26 2b       	or	r18, r22
   192e2:	fc 01       	movw	r30, r24
   192e4:	20 83       	st	Z, r18
		num_chan = 4;
   192e6:	84 e0       	ldi	r24, 0x04	; 4
   192e8:	89 83       	std	Y+1, r24	; 0x01
		break;
   192ea:	c7 c0       	rjmp	.+398    	; 0x1947a <pwm_init+0x21c>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
   192ec:	8a 81       	ldd	r24, Y+2	; 0x02
   192ee:	9b 81       	ldd	r25, Y+3	; 0x03
   192f0:	20 e4       	ldi	r18, 0x40	; 64
   192f2:	38 e0       	ldi	r19, 0x08	; 8
   192f4:	fc 01       	movw	r30, r24
   192f6:	20 83       	st	Z, r18
   192f8:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel+3));
   192fa:	80 e4       	ldi	r24, 0x40	; 64
   192fc:	96 e0       	ldi	r25, 0x06	; 6
   192fe:	20 e4       	ldi	r18, 0x40	; 64
   19300:	36 e0       	ldi	r19, 0x06	; 6
   19302:	f9 01       	movw	r30, r18
   19304:	20 81       	ld	r18, Z
   19306:	62 2f       	mov	r22, r18
   19308:	2d 81       	ldd	r18, Y+5	; 0x05
   1930a:	22 2f       	mov	r18, r18
   1930c:	30 e0       	ldi	r19, 0x00	; 0
   1930e:	a9 01       	movw	r20, r18
   19310:	4d 5f       	subi	r20, 0xFD	; 253
   19312:	5f 4f       	sbci	r21, 0xFF	; 255
   19314:	21 e0       	ldi	r18, 0x01	; 1
   19316:	30 e0       	ldi	r19, 0x00	; 0
   19318:	02 c0       	rjmp	.+4      	; 0x1931e <pwm_init+0xc0>
   1931a:	22 0f       	add	r18, r18
   1931c:	33 1f       	adc	r19, r19
   1931e:	4a 95       	dec	r20
   19320:	e2 f7       	brpl	.-8      	; 0x1931a <pwm_init+0xbc>
   19322:	26 2b       	or	r18, r22
   19324:	fc 01       	movw	r30, r24
   19326:	20 83       	st	Z, r18
		num_chan = 2;
   19328:	82 e0       	ldi	r24, 0x02	; 2
   1932a:	89 83       	std	Y+1, r24	; 0x01
		break;
   1932c:	a6 c0       	rjmp	.+332    	; 0x1947a <pwm_init+0x21c>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
   1932e:	8a 81       	ldd	r24, Y+2	; 0x02
   19330:	9b 81       	ldd	r25, Y+3	; 0x03
   19332:	20 e0       	ldi	r18, 0x00	; 0
   19334:	39 e0       	ldi	r19, 0x09	; 9
   19336:	fc 01       	movw	r30, r24
   19338:	20 83       	st	Z, r18
   1933a:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel-1));
   1933c:	80 e6       	ldi	r24, 0x60	; 96
   1933e:	96 e0       	ldi	r25, 0x06	; 6
   19340:	20 e6       	ldi	r18, 0x60	; 96
   19342:	36 e0       	ldi	r19, 0x06	; 6
   19344:	f9 01       	movw	r30, r18
   19346:	20 81       	ld	r18, Z
   19348:	62 2f       	mov	r22, r18
   1934a:	2d 81       	ldd	r18, Y+5	; 0x05
   1934c:	22 2f       	mov	r18, r18
   1934e:	30 e0       	ldi	r19, 0x00	; 0
   19350:	a9 01       	movw	r20, r18
   19352:	41 50       	subi	r20, 0x01	; 1
   19354:	51 09       	sbc	r21, r1
   19356:	21 e0       	ldi	r18, 0x01	; 1
   19358:	30 e0       	ldi	r19, 0x00	; 0
   1935a:	02 c0       	rjmp	.+4      	; 0x19360 <pwm_init+0x102>
   1935c:	22 0f       	add	r18, r18
   1935e:	33 1f       	adc	r19, r19
   19360:	4a 95       	dec	r20
   19362:	e2 f7       	brpl	.-8      	; 0x1935c <pwm_init+0xfe>
   19364:	26 2b       	or	r18, r22
   19366:	fc 01       	movw	r30, r24
   19368:	20 83       	st	Z, r18
		num_chan = 4;
   1936a:	84 e0       	ldi	r24, 0x04	; 4
   1936c:	89 83       	std	Y+1, r24	; 0x01
		break;
   1936e:	85 c0       	rjmp	.+266    	; 0x1947a <pwm_init+0x21c>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
   19370:	8a 81       	ldd	r24, Y+2	; 0x02
   19372:	9b 81       	ldd	r25, Y+3	; 0x03
   19374:	20 e4       	ldi	r18, 0x40	; 64
   19376:	39 e0       	ldi	r19, 0x09	; 9
   19378:	fc 01       	movw	r30, r24
   1937a:	20 83       	st	Z, r18
   1937c:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel+3));
   1937e:	80 e6       	ldi	r24, 0x60	; 96
   19380:	96 e0       	ldi	r25, 0x06	; 6
   19382:	20 e6       	ldi	r18, 0x60	; 96
   19384:	36 e0       	ldi	r19, 0x06	; 6
   19386:	f9 01       	movw	r30, r18
   19388:	20 81       	ld	r18, Z
   1938a:	62 2f       	mov	r22, r18
   1938c:	2d 81       	ldd	r18, Y+5	; 0x05
   1938e:	22 2f       	mov	r18, r18
   19390:	30 e0       	ldi	r19, 0x00	; 0
   19392:	a9 01       	movw	r20, r18
   19394:	4d 5f       	subi	r20, 0xFD	; 253
   19396:	5f 4f       	sbci	r21, 0xFF	; 255
   19398:	21 e0       	ldi	r18, 0x01	; 1
   1939a:	30 e0       	ldi	r19, 0x00	; 0
   1939c:	02 c0       	rjmp	.+4      	; 0x193a2 <pwm_init+0x144>
   1939e:	22 0f       	add	r18, r18
   193a0:	33 1f       	adc	r19, r19
   193a2:	4a 95       	dec	r20
   193a4:	e2 f7       	brpl	.-8      	; 0x1939e <pwm_init+0x140>
   193a6:	26 2b       	or	r18, r22
   193a8:	fc 01       	movw	r30, r24
   193aa:	20 83       	st	Z, r18
		num_chan = 2;
   193ac:	82 e0       	ldi	r24, 0x02	; 2
   193ae:	89 83       	std	Y+1, r24	; 0x01
		break;
   193b0:	64 c0       	rjmp	.+200    	; 0x1947a <pwm_init+0x21c>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
   193b2:	8a 81       	ldd	r24, Y+2	; 0x02
   193b4:	9b 81       	ldd	r25, Y+3	; 0x03
   193b6:	20 e0       	ldi	r18, 0x00	; 0
   193b8:	3a e0       	ldi	r19, 0x0A	; 10
   193ba:	fc 01       	movw	r30, r24
   193bc:	20 83       	st	Z, r18
   193be:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel-1));
   193c0:	80 e8       	ldi	r24, 0x80	; 128
   193c2:	96 e0       	ldi	r25, 0x06	; 6
   193c4:	20 e8       	ldi	r18, 0x80	; 128
   193c6:	36 e0       	ldi	r19, 0x06	; 6
   193c8:	f9 01       	movw	r30, r18
   193ca:	20 81       	ld	r18, Z
   193cc:	62 2f       	mov	r22, r18
   193ce:	2d 81       	ldd	r18, Y+5	; 0x05
   193d0:	22 2f       	mov	r18, r18
   193d2:	30 e0       	ldi	r19, 0x00	; 0
   193d4:	a9 01       	movw	r20, r18
   193d6:	41 50       	subi	r20, 0x01	; 1
   193d8:	51 09       	sbc	r21, r1
   193da:	21 e0       	ldi	r18, 0x01	; 1
   193dc:	30 e0       	ldi	r19, 0x00	; 0
   193de:	02 c0       	rjmp	.+4      	; 0x193e4 <pwm_init+0x186>
   193e0:	22 0f       	add	r18, r18
   193e2:	33 1f       	adc	r19, r19
   193e4:	4a 95       	dec	r20
   193e6:	e2 f7       	brpl	.-8      	; 0x193e0 <pwm_init+0x182>
   193e8:	26 2b       	or	r18, r22
   193ea:	fc 01       	movw	r30, r24
   193ec:	20 83       	st	Z, r18
		num_chan = 4;
   193ee:	84 e0       	ldi	r24, 0x04	; 4
   193f0:	89 83       	std	Y+1, r24	; 0x01
		break;
   193f2:	43 c0       	rjmp	.+134    	; 0x1947a <pwm_init+0x21c>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
   193f4:	8a 81       	ldd	r24, Y+2	; 0x02
   193f6:	9b 81       	ldd	r25, Y+3	; 0x03
   193f8:	20 e4       	ldi	r18, 0x40	; 64
   193fa:	3a e0       	ldi	r19, 0x0A	; 10
   193fc:	fc 01       	movw	r30, r24
   193fe:	20 83       	st	Z, r18
   19400:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel+3));
   19402:	80 e8       	ldi	r24, 0x80	; 128
   19404:	96 e0       	ldi	r25, 0x06	; 6
   19406:	20 e8       	ldi	r18, 0x80	; 128
   19408:	36 e0       	ldi	r19, 0x06	; 6
   1940a:	f9 01       	movw	r30, r18
   1940c:	20 81       	ld	r18, Z
   1940e:	62 2f       	mov	r22, r18
   19410:	2d 81       	ldd	r18, Y+5	; 0x05
   19412:	22 2f       	mov	r18, r18
   19414:	30 e0       	ldi	r19, 0x00	; 0
   19416:	a9 01       	movw	r20, r18
   19418:	4d 5f       	subi	r20, 0xFD	; 253
   1941a:	5f 4f       	sbci	r21, 0xFF	; 255
   1941c:	21 e0       	ldi	r18, 0x01	; 1
   1941e:	30 e0       	ldi	r19, 0x00	; 0
   19420:	02 c0       	rjmp	.+4      	; 0x19426 <pwm_init+0x1c8>
   19422:	22 0f       	add	r18, r18
   19424:	33 1f       	adc	r19, r19
   19426:	4a 95       	dec	r20
   19428:	e2 f7       	brpl	.-8      	; 0x19422 <pwm_init+0x1c4>
   1942a:	26 2b       	or	r18, r22
   1942c:	fc 01       	movw	r30, r24
   1942e:	20 83       	st	Z, r18
		num_chan = 2;
   19430:	82 e0       	ldi	r24, 0x02	; 2
   19432:	89 83       	std	Y+1, r24	; 0x01
		break;
   19434:	22 c0       	rjmp	.+68     	; 0x1947a <pwm_init+0x21c>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
   19436:	8a 81       	ldd	r24, Y+2	; 0x02
   19438:	9b 81       	ldd	r25, Y+3	; 0x03
   1943a:	20 e0       	ldi	r18, 0x00	; 0
   1943c:	3b e0       	ldi	r19, 0x0B	; 11
   1943e:	fc 01       	movw	r30, r24
   19440:	20 83       	st	Z, r18
   19442:	31 83       	std	Z+1, r19	; 0x01
		PORTF.DIR |= (1 << (channel-1));
   19444:	80 ea       	ldi	r24, 0xA0	; 160
   19446:	96 e0       	ldi	r25, 0x06	; 6
   19448:	20 ea       	ldi	r18, 0xA0	; 160
   1944a:	36 e0       	ldi	r19, 0x06	; 6
   1944c:	f9 01       	movw	r30, r18
   1944e:	20 81       	ld	r18, Z
   19450:	62 2f       	mov	r22, r18
   19452:	2d 81       	ldd	r18, Y+5	; 0x05
   19454:	22 2f       	mov	r18, r18
   19456:	30 e0       	ldi	r19, 0x00	; 0
   19458:	a9 01       	movw	r20, r18
   1945a:	41 50       	subi	r20, 0x01	; 1
   1945c:	51 09       	sbc	r21, r1
   1945e:	21 e0       	ldi	r18, 0x01	; 1
   19460:	30 e0       	ldi	r19, 0x00	; 0
   19462:	02 c0       	rjmp	.+4      	; 0x19468 <pwm_init+0x20a>
   19464:	22 0f       	add	r18, r18
   19466:	33 1f       	adc	r19, r19
   19468:	4a 95       	dec	r20
   1946a:	e2 f7       	brpl	.-8      	; 0x19464 <pwm_init+0x206>
   1946c:	26 2b       	or	r18, r22
   1946e:	fc 01       	movw	r30, r24
   19470:	20 83       	st	Z, r18
		num_chan = 4;
   19472:	84 e0       	ldi	r24, 0x04	; 4
   19474:	89 83       	std	Y+1, r24	; 0x01
		break;
   19476:	01 c0       	rjmp	.+2      	; 0x1947a <pwm_init+0x21c>
		num_chan = 2;
		break;
#endif
	default:
		Assert(false);
		break;
   19478:	00 00       	nop
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
   1947a:	8a 81       	ldd	r24, Y+2	; 0x02
   1947c:	9b 81       	ldd	r25, Y+3	; 0x03
   1947e:	2d 81       	ldd	r18, Y+5	; 0x05
   19480:	fc 01       	movw	r30, r24
   19482:	22 83       	std	Z+2, r18	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
   19484:	8d 81       	ldd	r24, Y+5	; 0x05
   19486:	88 2f       	mov	r24, r24
   19488:	90 e0       	ldi	r25, 0x00	; 0
   1948a:	82 30       	cpi	r24, 0x02	; 2
   1948c:	91 05       	cpc	r25, r1
   1948e:	91 f0       	breq	.+36     	; 0x194b4 <pwm_init+0x256>
   19490:	83 30       	cpi	r24, 0x03	; 3
   19492:	91 05       	cpc	r25, r1
   19494:	1c f4       	brge	.+6      	; 0x1949c <pwm_init+0x23e>
   19496:	01 97       	sbiw	r24, 0x01	; 1
   19498:	39 f0       	breq	.+14     	; 0x194a8 <pwm_init+0x24a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   1949a:	1e c0       	rjmp	.+60     	; 0x194d8 <pwm_init+0x27a>
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
   1949c:	83 30       	cpi	r24, 0x03	; 3
   1949e:	91 05       	cpc	r25, r1
   194a0:	79 f0       	breq	.+30     	; 0x194c0 <pwm_init+0x262>
   194a2:	04 97       	sbiw	r24, 0x04	; 4
   194a4:	99 f0       	breq	.+38     	; 0x194cc <pwm_init+0x26e>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   194a6:	18 c0       	rjmp	.+48     	; 0x194d8 <pwm_init+0x27a>
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
   194a8:	8a 81       	ldd	r24, Y+2	; 0x02
   194aa:	9b 81       	ldd	r25, Y+3	; 0x03
   194ac:	20 e1       	ldi	r18, 0x10	; 16
   194ae:	fc 01       	movw	r30, r24
   194b0:	23 83       	std	Z+3, r18	; 0x03
		break;
   194b2:	12 c0       	rjmp	.+36     	; 0x194d8 <pwm_init+0x27a>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
   194b4:	8a 81       	ldd	r24, Y+2	; 0x02
   194b6:	9b 81       	ldd	r25, Y+3	; 0x03
   194b8:	20 e2       	ldi	r18, 0x20	; 32
   194ba:	fc 01       	movw	r30, r24
   194bc:	23 83       	std	Z+3, r18	; 0x03
		break;
   194be:	0c c0       	rjmp	.+24     	; 0x194d8 <pwm_init+0x27a>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
   194c0:	8a 81       	ldd	r24, Y+2	; 0x02
   194c2:	9b 81       	ldd	r25, Y+3	; 0x03
   194c4:	20 e4       	ldi	r18, 0x40	; 64
   194c6:	fc 01       	movw	r30, r24
   194c8:	23 83       	std	Z+3, r18	; 0x03
		break;
   194ca:	06 c0       	rjmp	.+12     	; 0x194d8 <pwm_init+0x27a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
   194cc:	8a 81       	ldd	r24, Y+2	; 0x02
   194ce:	9b 81       	ldd	r25, Y+3	; 0x03
   194d0:	20 e8       	ldi	r18, 0x80	; 128
   194d2:	fc 01       	movw	r30, r24
   194d4:	23 83       	std	Z+3, r18	; 0x03
		break;
   194d6:	00 00       	nop
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
   194d8:	8a 81       	ldd	r24, Y+2	; 0x02
   194da:	9b 81       	ldd	r25, Y+3	; 0x03
   194dc:	fc 01       	movw	r30, r24
   194de:	80 81       	ld	r24, Z
   194e0:	91 81       	ldd	r25, Z+1	; 0x01
   194e2:	0e 94 5a b7 	call	0x16eb4	; 0x16eb4 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
   194e6:	8a 81       	ldd	r24, Y+2	; 0x02
   194e8:	9b 81       	ldd	r25, Y+3	; 0x03
   194ea:	fc 01       	movw	r30, r24
   194ec:	80 81       	ld	r24, Z
   194ee:	91 81       	ldd	r25, Z+1	; 0x01
   194f0:	63 e0       	ldi	r22, 0x03	; 3
   194f2:	92 dd       	rcall	.-1244   	; 0x19018 <tc_set_wgm>

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
   194f4:	8a 81       	ldd	r24, Y+2	; 0x02
   194f6:	9b 81       	ldd	r25, Y+3	; 0x03
   194f8:	fc 01       	movw	r30, r24
   194fa:	15 82       	std	Z+5, r1	; 0x05
   194fc:	16 82       	std	Z+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
   194fe:	8a 81       	ldd	r24, Y+2	; 0x02
   19500:	9b 81       	ldd	r25, Y+3	; 0x03
   19502:	fc 01       	movw	r30, r24
   19504:	14 82       	std	Z+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
   19506:	8a 81       	ldd	r24, Y+2	; 0x02
   19508:	9b 81       	ldd	r25, Y+3	; 0x03
   1950a:	fc 01       	movw	r30, r24
   1950c:	80 81       	ld	r24, Z
   1950e:	91 81       	ldd	r25, Z+1	; 0x01
   19510:	60 e0       	ldi	r22, 0x00	; 0
   19512:	b0 dc       	rcall	.-1696   	; 0x18e74 <tc_write_clock_source>

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
   19514:	2e 81       	ldd	r18, Y+6	; 0x06
   19516:	3f 81       	ldd	r19, Y+7	; 0x07
   19518:	8a 81       	ldd	r24, Y+2	; 0x02
   1951a:	9b 81       	ldd	r25, Y+3	; 0x03
   1951c:	b9 01       	movw	r22, r18
   1951e:	d0 dd       	rcall	.-1120   	; 0x190c0 <pwm_set_frequency>
}
   19520:	00 00       	nop
   19522:	27 96       	adiw	r28, 0x07	; 7
   19524:	cd bf       	out	0x3d, r28	; 61
   19526:	de bf       	out	0x3e, r29	; 62
   19528:	df 91       	pop	r29
   1952a:	cf 91       	pop	r28
   1952c:	08 95       	ret

0001952e <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
   1952e:	cf 93       	push	r28
   19530:	df 93       	push	r29
   19532:	00 d0       	rcall	.+0      	; 0x19534 <pwm_start+0x6>
   19534:	cd b7       	in	r28, 0x3d	; 61
   19536:	de b7       	in	r29, 0x3e	; 62
   19538:	89 83       	std	Y+1, r24	; 0x01
   1953a:	9a 83       	std	Y+2, r25	; 0x02
   1953c:	6b 83       	std	Y+3, r22	; 0x03
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
   1953e:	89 81       	ldd	r24, Y+1	; 0x01
   19540:	9a 81       	ldd	r25, Y+2	; 0x02
   19542:	6b 81       	ldd	r22, Y+3	; 0x03
   19544:	85 dd       	rcall	.-1270   	; 0x19050 <pwm_set_duty_cycle_percent>
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
   19546:	89 81       	ldd	r24, Y+1	; 0x01
   19548:	9a 81       	ldd	r25, Y+2	; 0x02
   1954a:	fc 01       	movw	r30, r24
   1954c:	25 81       	ldd	r18, Z+5	; 0x05
   1954e:	36 81       	ldd	r19, Z+6	; 0x06
   19550:	89 81       	ldd	r24, Y+1	; 0x01
   19552:	9a 81       	ldd	r25, Y+2	; 0x02
   19554:	fc 01       	movw	r30, r24
   19556:	80 81       	ld	r24, Z
   19558:	91 81       	ldd	r25, Z+1	; 0x01
   1955a:	b9 01       	movw	r22, r18
   1955c:	a7 dc       	rcall	.-1714   	; 0x18eac <tc_write_period>
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
   1955e:	89 81       	ldd	r24, Y+1	; 0x01
   19560:	9a 81       	ldd	r25, Y+2	; 0x02
   19562:	fc 01       	movw	r30, r24
   19564:	23 81       	ldd	r18, Z+3	; 0x03
   19566:	89 81       	ldd	r24, Y+1	; 0x01
   19568:	9a 81       	ldd	r25, Y+2	; 0x02
   1956a:	fc 01       	movw	r30, r24
   1956c:	80 81       	ld	r24, Z
   1956e:	91 81       	ldd	r25, Z+1	; 0x01
   19570:	62 2f       	mov	r22, r18
   19572:	b4 dc       	rcall	.-1688   	; 0x18edc <tc_enable_cc_channels>
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
   19574:	89 81       	ldd	r24, Y+1	; 0x01
   19576:	9a 81       	ldd	r25, Y+2	; 0x02
   19578:	fc 01       	movw	r30, r24
   1957a:	24 81       	ldd	r18, Z+4	; 0x04
   1957c:	89 81       	ldd	r24, Y+1	; 0x01
   1957e:	9a 81       	ldd	r25, Y+2	; 0x02
   19580:	fc 01       	movw	r30, r24
   19582:	80 81       	ld	r24, Z
   19584:	91 81       	ldd	r25, Z+1	; 0x01
   19586:	62 2f       	mov	r22, r18
   19588:	75 dc       	rcall	.-1814   	; 0x18e74 <tc_write_clock_source>
}
   1958a:	00 00       	nop
   1958c:	23 96       	adiw	r28, 0x03	; 3
   1958e:	cd bf       	out	0x3d, r28	; 61
   19590:	de bf       	out	0x3e, r29	; 62
   19592:	df 91       	pop	r29
   19594:	cf 91       	pop	r28
   19596:	08 95       	ret

00019598 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   19598:	cf 93       	push	r28
   1959a:	df 93       	push	r29
   1959c:	1f 92       	push	r1
   1959e:	cd b7       	in	r28, 0x3d	; 61
   195a0:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   195a2:	8f e3       	ldi	r24, 0x3F	; 63
   195a4:	90 e0       	ldi	r25, 0x00	; 0
   195a6:	fc 01       	movw	r30, r24
   195a8:	80 81       	ld	r24, Z
   195aa:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   195ac:	f8 94       	cli
	return flags;
   195ae:	89 81       	ldd	r24, Y+1	; 0x01
}
   195b0:	0f 90       	pop	r0
   195b2:	df 91       	pop	r29
   195b4:	cf 91       	pop	r28
   195b6:	08 95       	ret

000195b8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   195b8:	cf 93       	push	r28
   195ba:	df 93       	push	r29
   195bc:	1f 92       	push	r1
   195be:	cd b7       	in	r28, 0x3d	; 61
   195c0:	de b7       	in	r29, 0x3e	; 62
   195c2:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   195c4:	8f e3       	ldi	r24, 0x3F	; 63
   195c6:	90 e0       	ldi	r25, 0x00	; 0
   195c8:	29 81       	ldd	r18, Y+1	; 0x01
   195ca:	fc 01       	movw	r30, r24
   195cc:	20 83       	st	Z, r18
}
   195ce:	00 00       	nop
   195d0:	0f 90       	pop	r0
   195d2:	df 91       	pop	r29
   195d4:	cf 91       	pop	r28
   195d6:	08 95       	ret

000195d8 <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   195d8:	cf 93       	push	r28
   195da:	df 93       	push	r29
   195dc:	1f 92       	push	r1
   195de:	cd b7       	in	r28, 0x3d	; 61
   195e0:	de b7       	in	r29, 0x3e	; 62
   195e2:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   195e4:	89 81       	ldd	r24, Y+1	; 0x01
   195e6:	88 2f       	mov	r24, r24
   195e8:	90 e0       	ldi	r25, 0x00	; 0
   195ea:	bc 01       	movw	r22, r24
   195ec:	82 e0       	ldi	r24, 0x02	; 2
   195ee:	0f 94 ef 26 	call	0x24dde	; 0x24dde <nvm_read_byte>
}
   195f2:	0f 90       	pop	r0
   195f4:	df 91       	pop	r29
   195f6:	cf 91       	pop	r28
   195f8:	08 95       	ret

000195fa <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
   195fa:	cf 93       	push	r28
   195fc:	df 93       	push	r29
   195fe:	1f 92       	push	r1
   19600:	cd b7       	in	r28, 0x3d	; 61
   19602:	de b7       	in	r29, 0x3e	; 62
   19604:	89 83       	std	Y+1, r24	; 0x01
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
   19606:	88 e4       	ldi	r24, 0x48	; 72
   19608:	90 e0       	ldi	r25, 0x00	; 0
   1960a:	28 e4       	ldi	r18, 0x48	; 72
   1960c:	30 e0       	ldi	r19, 0x00	; 0
   1960e:	f9 01       	movw	r30, r18
   19610:	20 81       	ld	r18, Z
   19612:	32 2f       	mov	r19, r18
   19614:	31 7f       	andi	r19, 0xF1	; 241
   19616:	29 81       	ldd	r18, Y+1	; 0x01
   19618:	23 2b       	or	r18, r19
   1961a:	fc 01       	movw	r30, r24
   1961c:	20 83       	st	Z, r18
}
   1961e:	00 00       	nop
   19620:	0f 90       	pop	r0
   19622:	df 91       	pop	r29
   19624:	cf 91       	pop	r28
   19626:	08 95       	ret

00019628 <sleepmgr_sleep>:
extern enum SLEEP_SMODE_enum sleepmgr_configs[];
#endif /* CONFIG_SLEEPMGR_ENABLE */
//! @}

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
   19628:	cf 93       	push	r28
   1962a:	df 93       	push	r29
   1962c:	1f 92       	push	r1
   1962e:	cd b7       	in	r28, 0x3d	; 61
   19630:	de b7       	in	r29, 0x3e	; 62
   19632:	89 83       	std	Y+1, r24	; 0x01
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
   19634:	89 81       	ldd	r24, Y+1	; 0x01
   19636:	88 2f       	mov	r24, r24
   19638:	90 e0       	ldi	r25, 0x00	; 0
   1963a:	01 97       	sbiw	r24, 0x01	; 1
   1963c:	8b 5b       	subi	r24, 0xBB	; 187
   1963e:	9f 4d       	sbci	r25, 0xDF	; 223
   19640:	fc 01       	movw	r30, r24
   19642:	80 81       	ld	r24, Z
   19644:	da df       	rcall	.-76     	; 0x195fa <sleep_set_mode>
	sleep_enable();
   19646:	88 e4       	ldi	r24, 0x48	; 72
   19648:	90 e0       	ldi	r25, 0x00	; 0
   1964a:	28 e4       	ldi	r18, 0x48	; 72
   1964c:	30 e0       	ldi	r19, 0x00	; 0
   1964e:	f9 01       	movw	r30, r18
   19650:	20 81       	ld	r18, Z
   19652:	21 60       	ori	r18, 0x01	; 1
   19654:	fc 01       	movw	r30, r24
   19656:	20 83       	st	Z, r18

	cpu_irq_enable();
   19658:	78 94       	sei
	sleep_enter();
   1965a:	88 95       	sleep

	sleep_disable();
   1965c:	88 e4       	ldi	r24, 0x48	; 72
   1965e:	90 e0       	ldi	r25, 0x00	; 0
   19660:	28 e4       	ldi	r18, 0x48	; 72
   19662:	30 e0       	ldi	r19, 0x00	; 0
   19664:	f9 01       	movw	r30, r18
   19666:	20 81       	ld	r18, Z
   19668:	2e 7f       	andi	r18, 0xFE	; 254
   1966a:	fc 01       	movw	r30, r24
   1966c:	20 83       	st	Z, r18
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */

}
   1966e:	00 00       	nop
   19670:	0f 90       	pop	r0
   19672:	df 91       	pop	r29
   19674:	cf 91       	pop	r28
   19676:	08 95       	ret

00019678 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
   19678:	cf 93       	push	r28
   1967a:	df 93       	push	r29
   1967c:	1f 92       	push	r1
   1967e:	cd b7       	in	r28, 0x3d	; 61
   19680:	de b7       	in	r29, 0x3e	; 62
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   19682:	19 82       	std	Y+1, r1	; 0x01
   19684:	0a c0       	rjmp	.+20     	; 0x1969a <sleepmgr_init+0x22>
		sleepmgr_locks[i] = 0;
   19686:	89 81       	ldd	r24, Y+1	; 0x01
   19688:	88 2f       	mov	r24, r24
   1968a:	90 e0       	ldi	r25, 0x00	; 0
   1968c:	89 52       	subi	r24, 0x29	; 41
   1968e:	9e 4c       	sbci	r25, 0xCE	; 206
   19690:	fc 01       	movw	r30, r24
   19692:	10 82       	st	Z, r1
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   19694:	89 81       	ldd	r24, Y+1	; 0x01
   19696:	8f 5f       	subi	r24, 0xFF	; 255
   19698:	89 83       	std	Y+1, r24	; 0x01
   1969a:	89 81       	ldd	r24, Y+1	; 0x01
   1969c:	85 30       	cpi	r24, 0x05	; 5
   1969e:	98 f3       	brcs	.-26     	; 0x19686 <sleepmgr_init+0xe>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   196a0:	81 e0       	ldi	r24, 0x01	; 1
   196a2:	80 93 dc 31 	sts	0x31DC, r24	; 0x8031dc <sleepmgr_locks+0x5>
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   196a6:	00 00       	nop
   196a8:	0f 90       	pop	r0
   196aa:	df 91       	pop	r29
   196ac:	cf 91       	pop	r28
   196ae:	08 95       	ret

000196b0 <sleepmgr_get_sleep_mode>:
 * Searches through the sleep mode lock counts, starting at the shallowest sleep
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
   196b0:	cf 93       	push	r28
   196b2:	df 93       	push	r29
   196b4:	00 d0       	rcall	.+0      	; 0x196b6 <sleepmgr_get_sleep_mode+0x6>
   196b6:	cd b7       	in	r28, 0x3d	; 61
   196b8:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
   196ba:	19 82       	std	Y+1, r1	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;
   196bc:	87 ed       	ldi	r24, 0xD7	; 215
   196be:	91 e3       	ldi	r25, 0x31	; 49
   196c0:	8a 83       	std	Y+2, r24	; 0x02
   196c2:	9b 83       	std	Y+3, r25	; 0x03

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   196c4:	08 c0       	rjmp	.+16     	; 0x196d6 <sleepmgr_get_sleep_mode+0x26>
		lock_ptr++;
   196c6:	8a 81       	ldd	r24, Y+2	; 0x02
   196c8:	9b 81       	ldd	r25, Y+3	; 0x03
   196ca:	01 96       	adiw	r24, 0x01	; 1
   196cc:	8a 83       	std	Y+2, r24	; 0x02
   196ce:	9b 83       	std	Y+3, r25	; 0x03
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
   196d0:	89 81       	ldd	r24, Y+1	; 0x01
   196d2:	8f 5f       	subi	r24, 0xFF	; 255
   196d4:	89 83       	std	Y+1, r24	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   196d6:	8a 81       	ldd	r24, Y+2	; 0x02
   196d8:	9b 81       	ldd	r25, Y+3	; 0x03
   196da:	fc 01       	movw	r30, r24
   196dc:	80 81       	ld	r24, Z
   196de:	88 23       	and	r24, r24
   196e0:	91 f3       	breq	.-28     	; 0x196c6 <sleepmgr_get_sleep_mode+0x16>
	// performed on the deepest sleep mode.
	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);

#endif /* CONFIG_SLEEPMGR_ENABLE */

	return sleep_mode;
   196e2:	89 81       	ldd	r24, Y+1	; 0x01
}
   196e4:	23 96       	adiw	r28, 0x03	; 3
   196e6:	cd bf       	out	0x3d, r28	; 61
   196e8:	de bf       	out	0x3e, r29	; 62
   196ea:	df 91       	pop	r29
   196ec:	cf 91       	pop	r28
   196ee:	08 95       	ret

000196f0 <sleepmgr_enter_sleep>:
 * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 * mode being locked.
 */

static inline void sleepmgr_enter_sleep(void)
{
   196f0:	cf 93       	push	r28
   196f2:	df 93       	push	r29
   196f4:	1f 92       	push	r1
   196f6:	cd b7       	in	r28, 0x3d	; 61
   196f8:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
   196fa:	f8 94       	cli
   196fc:	d9 df       	rcall	.-78     	; 0x196b0 <sleepmgr_get_sleep_mode>
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
   196fe:	89 83       	std	Y+1, r24	; 0x01
   19700:	89 81       	ldd	r24, Y+1	; 0x01
   19702:	88 23       	and	r24, r24
		cpu_irq_enable();
   19704:	11 f4       	brne	.+4      	; 0x1970a <sleepmgr_enter_sleep+0x1a>
		return;
	}
	// Enter the deepest allowable sleep mode with interrupts enabled
	sleepmgr_sleep(sleep_mode);
   19706:	78 94       	sei
   19708:	02 c0       	rjmp	.+4      	; 0x1970e <sleepmgr_enter_sleep+0x1e>
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   1970a:	89 81       	ldd	r24, Y+1	; 0x01
   1970c:	8d df       	rcall	.-230    	; 0x19628 <sleepmgr_sleep>
   1970e:	0f 90       	pop	r0
   19710:	df 91       	pop	r29
   19712:	cf 91       	pop	r28
   19714:	08 95       	ret

00019716 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   19716:	cf 93       	push	r28
   19718:	df 93       	push	r29
   1971a:	1f 92       	push	r1
   1971c:	cd b7       	in	r28, 0x3d	; 61
   1971e:	de b7       	in	r29, 0x3e	; 62
   19720:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   19722:	89 81       	ldd	r24, Y+1	; 0x01
   19724:	88 2f       	mov	r24, r24
   19726:	90 e0       	ldi	r25, 0x00	; 0
   19728:	82 30       	cpi	r24, 0x02	; 2
   1972a:	91 05       	cpc	r25, r1
   1972c:	89 f0       	breq	.+34     	; 0x19750 <osc_get_rate+0x3a>
   1972e:	83 30       	cpi	r24, 0x03	; 3
   19730:	91 05       	cpc	r25, r1
   19732:	1c f4       	brge	.+6      	; 0x1973a <osc_get_rate+0x24>
   19734:	01 97       	sbiw	r24, 0x01	; 1
   19736:	39 f0       	breq	.+14     	; 0x19746 <osc_get_rate+0x30>
   19738:	1a c0       	rjmp	.+52     	; 0x1976e <osc_get_rate+0x58>
   1973a:	84 30       	cpi	r24, 0x04	; 4
   1973c:	91 05       	cpc	r25, r1
   1973e:	69 f0       	breq	.+26     	; 0x1975a <osc_get_rate+0x44>
   19740:	08 97       	sbiw	r24, 0x08	; 8
   19742:	81 f0       	breq	.+32     	; 0x19764 <osc_get_rate+0x4e>
   19744:	14 c0       	rjmp	.+40     	; 0x1976e <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   19746:	80 e8       	ldi	r24, 0x80	; 128
   19748:	94 e8       	ldi	r25, 0x84	; 132
   1974a:	ae e1       	ldi	r26, 0x1E	; 30
   1974c:	b0 e0       	ldi	r27, 0x00	; 0
   1974e:	12 c0       	rjmp	.+36     	; 0x19774 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   19750:	80 e0       	ldi	r24, 0x00	; 0
   19752:	9c e6       	ldi	r25, 0x6C	; 108
   19754:	ac ed       	ldi	r26, 0xDC	; 220
   19756:	b2 e0       	ldi	r27, 0x02	; 2
   19758:	0d c0       	rjmp	.+26     	; 0x19774 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   1975a:	80 e0       	ldi	r24, 0x00	; 0
   1975c:	90 e8       	ldi	r25, 0x80	; 128
   1975e:	a0 e0       	ldi	r26, 0x00	; 0
   19760:	b0 e0       	ldi	r27, 0x00	; 0
   19762:	08 c0       	rjmp	.+16     	; 0x19774 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   19764:	80 e0       	ldi	r24, 0x00	; 0
   19766:	9d e2       	ldi	r25, 0x2D	; 45
   19768:	a1 e3       	ldi	r26, 0x31	; 49
   1976a:	b1 e0       	ldi	r27, 0x01	; 1
   1976c:	03 c0       	rjmp	.+6      	; 0x19774 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   1976e:	80 e0       	ldi	r24, 0x00	; 0
   19770:	90 e0       	ldi	r25, 0x00	; 0
   19772:	dc 01       	movw	r26, r24
	}
}
   19774:	bc 01       	movw	r22, r24
   19776:	cd 01       	movw	r24, r26
   19778:	0f 90       	pop	r0
   1977a:	df 91       	pop	r29
   1977c:	cf 91       	pop	r28
   1977e:	08 95       	ret

00019780 <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   19780:	cf 93       	push	r28
   19782:	df 93       	push	r29
   19784:	cd b7       	in	r28, 0x3d	; 61
   19786:	de b7       	in	r29, 0x3e	; 62
   19788:	29 97       	sbiw	r28, 0x09	; 9
   1978a:	cd bf       	out	0x3d, r28	; 61
   1978c:	de bf       	out	0x3e, r29	; 62
   1978e:	8d 83       	std	Y+5, r24	; 0x05
   19790:	6e 83       	std	Y+6, r22	; 0x06
   19792:	7f 83       	std	Y+7, r23	; 0x07
   19794:	48 87       	std	Y+8, r20	; 0x08
   19796:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   19798:	8d 81       	ldd	r24, Y+5	; 0x05
   1979a:	88 2f       	mov	r24, r24
   1979c:	90 e0       	ldi	r25, 0x00	; 0
   1979e:	80 38       	cpi	r24, 0x80	; 128
   197a0:	91 05       	cpc	r25, r1
   197a2:	79 f0       	breq	.+30     	; 0x197c2 <pll_get_default_rate_priv+0x42>
   197a4:	80 3c       	cpi	r24, 0xC0	; 192
   197a6:	91 05       	cpc	r25, r1
   197a8:	a9 f0       	breq	.+42     	; 0x197d4 <pll_get_default_rate_priv+0x54>
   197aa:	89 2b       	or	r24, r25
   197ac:	09 f0       	breq	.+2      	; 0x197b0 <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   197ae:	1b c0       	rjmp	.+54     	; 0x197e6 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   197b0:	80 e8       	ldi	r24, 0x80	; 128
   197b2:	94 e8       	ldi	r25, 0x84	; 132
   197b4:	ae e1       	ldi	r26, 0x1E	; 30
   197b6:	b0 e0       	ldi	r27, 0x00	; 0
   197b8:	89 83       	std	Y+1, r24	; 0x01
   197ba:	9a 83       	std	Y+2, r25	; 0x02
   197bc:	ab 83       	std	Y+3, r26	; 0x03
   197be:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   197c0:	12 c0       	rjmp	.+36     	; 0x197e6 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   197c2:	80 e0       	ldi	r24, 0x00	; 0
   197c4:	9b e1       	ldi	r25, 0x1B	; 27
   197c6:	a7 eb       	ldi	r26, 0xB7	; 183
   197c8:	b0 e0       	ldi	r27, 0x00	; 0
   197ca:	89 83       	std	Y+1, r24	; 0x01
   197cc:	9a 83       	std	Y+2, r25	; 0x02
   197ce:	ab 83       	std	Y+3, r26	; 0x03
   197d0:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   197d2:	09 c0       	rjmp	.+18     	; 0x197e6 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   197d4:	88 e0       	ldi	r24, 0x08	; 8
   197d6:	9f df       	rcall	.-194    	; 0x19716 <osc_get_rate>
   197d8:	dc 01       	movw	r26, r24
   197da:	cb 01       	movw	r24, r22
   197dc:	89 83       	std	Y+1, r24	; 0x01
   197de:	9a 83       	std	Y+2, r25	; 0x02
   197e0:	ab 83       	std	Y+3, r26	; 0x03
   197e2:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   197e4:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   197e6:	8e 81       	ldd	r24, Y+6	; 0x06
   197e8:	9f 81       	ldd	r25, Y+7	; 0x07
   197ea:	cc 01       	movw	r24, r24
   197ec:	a0 e0       	ldi	r26, 0x00	; 0
   197ee:	b0 e0       	ldi	r27, 0x00	; 0
   197f0:	29 81       	ldd	r18, Y+1	; 0x01
   197f2:	3a 81       	ldd	r19, Y+2	; 0x02
   197f4:	4b 81       	ldd	r20, Y+3	; 0x03
   197f6:	5c 81       	ldd	r21, Y+4	; 0x04
   197f8:	bc 01       	movw	r22, r24
   197fa:	cd 01       	movw	r24, r26
   197fc:	0f 94 27 2f 	call	0x25e4e	; 0x25e4e <__mulsi3>
   19800:	dc 01       	movw	r26, r24
   19802:	cb 01       	movw	r24, r22
   19804:	89 83       	std	Y+1, r24	; 0x01
   19806:	9a 83       	std	Y+2, r25	; 0x02
   19808:	ab 83       	std	Y+3, r26	; 0x03
   1980a:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   1980c:	89 81       	ldd	r24, Y+1	; 0x01
   1980e:	9a 81       	ldd	r25, Y+2	; 0x02
   19810:	ab 81       	ldd	r26, Y+3	; 0x03
   19812:	bc 81       	ldd	r27, Y+4	; 0x04
}
   19814:	bc 01       	movw	r22, r24
   19816:	cd 01       	movw	r24, r26
   19818:	29 96       	adiw	r28, 0x09	; 9
   1981a:	cd bf       	out	0x3d, r28	; 61
   1981c:	de bf       	out	0x3e, r29	; 62
   1981e:	df 91       	pop	r29
   19820:	cf 91       	pop	r28
   19822:	08 95       	ret

00019824 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   19824:	cf 93       	push	r28
   19826:	df 93       	push	r29
   19828:	cd b7       	in	r28, 0x3d	; 61
   1982a:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   1982c:	41 e0       	ldi	r20, 0x01	; 1
   1982e:	50 e0       	ldi	r21, 0x00	; 0
   19830:	63 e0       	ldi	r22, 0x03	; 3
   19832:	70 e0       	ldi	r23, 0x00	; 0
   19834:	80 ec       	ldi	r24, 0xC0	; 192
   19836:	a4 df       	rcall	.-184    	; 0x19780 <pll_get_default_rate_priv>
   19838:	dc 01       	movw	r26, r24
   1983a:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   1983c:	bc 01       	movw	r22, r24
   1983e:	cd 01       	movw	r24, r26
   19840:	df 91       	pop	r29
   19842:	cf 91       	pop	r28
   19844:	08 95       	ret

00019846 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   19846:	cf 93       	push	r28
   19848:	df 93       	push	r29
   1984a:	1f 92       	push	r1
   1984c:	cd b7       	in	r28, 0x3d	; 61
   1984e:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   19850:	19 82       	std	Y+1, r1	; 0x01
   19852:	e8 df       	rcall	.-48     	; 0x19824 <sysclk_get_main_hz>
   19854:	dc 01       	movw	r26, r24
   19856:	cb 01       	movw	r24, r22
   19858:	29 81       	ldd	r18, Y+1	; 0x01
   1985a:	22 2f       	mov	r18, r18
   1985c:	30 e0       	ldi	r19, 0x00	; 0
   1985e:	04 c0       	rjmp	.+8      	; 0x19868 <sysclk_get_per4_hz+0x22>
   19860:	b6 95       	lsr	r27
   19862:	a7 95       	ror	r26
   19864:	97 95       	ror	r25
   19866:	87 95       	ror	r24
   19868:	2a 95       	dec	r18
}
   1986a:	d2 f7       	brpl	.-12     	; 0x19860 <sysclk_get_per4_hz+0x1a>
   1986c:	bc 01       	movw	r22, r24
   1986e:	cd 01       	movw	r24, r26
   19870:	0f 90       	pop	r0
   19872:	df 91       	pop	r29
   19874:	cf 91       	pop	r28
   19876:	08 95       	ret

00019878 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   19878:	cf 93       	push	r28
   1987a:	df 93       	push	r29
   1987c:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   1987e:	de b7       	in	r29, 0x3e	; 62
   19880:	e2 df       	rcall	.-60     	; 0x19846 <sysclk_get_per4_hz>
   19882:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   19884:	cb 01       	movw	r24, r22
   19886:	bc 01       	movw	r22, r24
   19888:	cd 01       	movw	r24, r26
   1988a:	df 91       	pop	r29
   1988c:	cf 91       	pop	r28
   1988e:	08 95       	ret

00019890 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   19890:	cf 93       	push	r28
   19892:	df 93       	push	r29
   19894:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   19896:	de b7       	in	r29, 0x3e	; 62
   19898:	ef df       	rcall	.-34     	; 0x19878 <sysclk_get_per2_hz>
   1989a:	dc 01       	movw	r26, r24
   1989c:	cb 01       	movw	r24, r22
   1989e:	b6 95       	lsr	r27
   198a0:	a7 95       	ror	r26
   198a2:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
   198a4:	87 95       	ror	r24
   198a6:	bc 01       	movw	r22, r24
   198a8:	cd 01       	movw	r24, r26
   198aa:	df 91       	pop	r29
   198ac:	cf 91       	pop	r28
   198ae:	08 95       	ret

000198b0 <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   198b0:	cf 93       	push	r28
   198b2:	df 93       	push	r29
   198b4:	00 d0       	rcall	.+0      	; 0x198b6 <adc_get_calibration_data+0x6>
   198b6:	cd b7       	in	r28, 0x3d	; 61
   198b8:	de b7       	in	r29, 0x3e	; 62
   198ba:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   198bc:	8b 81       	ldd	r24, Y+3	; 0x03
   198be:	88 2f       	mov	r24, r24
   198c0:	90 e0       	ldi	r25, 0x00	; 0
   198c2:	81 30       	cpi	r24, 0x01	; 1
   198c4:	91 05       	cpc	r25, r1
   198c6:	e9 f0       	breq	.+58     	; 0x19902 <adc_get_calibration_data+0x52>
   198c8:	82 30       	cpi	r24, 0x02	; 2
   198ca:	91 05       	cpc	r25, r1
   198cc:	89 f1       	breq	.+98     	; 0x19930 <adc_get_calibration_data+0x80>
   198ce:	89 2b       	or	r24, r25
   198d0:	09 f0       	breq	.+2      	; 0x198d4 <adc_get_calibration_data+0x24>
   198d2:	45 c0       	rjmp	.+138    	; 0x1995e <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   198d4:	81 e2       	ldi	r24, 0x21	; 33
   198d6:	80 de       	rcall	.-768    	; 0x195d8 <nvm_read_production_signature_row>
   198d8:	88 2f       	mov	r24, r24
   198da:	90 e0       	ldi	r25, 0x00	; 0
   198dc:	89 83       	std	Y+1, r24	; 0x01
   198de:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   198e0:	89 81       	ldd	r24, Y+1	; 0x01
   198e2:	9a 81       	ldd	r25, Y+2	; 0x02
   198e4:	98 2f       	mov	r25, r24
   198e6:	88 27       	eor	r24, r24
   198e8:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCACAL0);
   198ea:	9a 83       	std	Y+2, r25	; 0x02
   198ec:	80 e2       	ldi	r24, 0x20	; 32
   198ee:	74 de       	rcall	.-792    	; 0x195d8 <nvm_read_production_signature_row>
   198f0:	88 2f       	mov	r24, r24
   198f2:	90 e0       	ldi	r25, 0x00	; 0
   198f4:	29 81       	ldd	r18, Y+1	; 0x01
   198f6:	3a 81       	ldd	r19, Y+2	; 0x02
   198f8:	82 2b       	or	r24, r18
   198fa:	93 2b       	or	r25, r19
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   198fc:	89 83       	std	Y+1, r24	; 0x01
   198fe:	9a 83       	std	Y+2, r25	; 0x02
   19900:	30 c0       	rjmp	.+96     	; 0x19962 <adc_get_calibration_data+0xb2>
   19902:	85 e2       	ldi	r24, 0x25	; 37
   19904:	69 de       	rcall	.-814    	; 0x195d8 <nvm_read_production_signature_row>
   19906:	88 2f       	mov	r24, r24
   19908:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   1990a:	89 83       	std	Y+1, r24	; 0x01
   1990c:	9a 83       	std	Y+2, r25	; 0x02
   1990e:	89 81       	ldd	r24, Y+1	; 0x01
   19910:	9a 81       	ldd	r25, Y+2	; 0x02
   19912:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(ADCBCAL0);
   19914:	88 27       	eor	r24, r24
   19916:	89 83       	std	Y+1, r24	; 0x01
   19918:	9a 83       	std	Y+2, r25	; 0x02
   1991a:	84 e2       	ldi	r24, 0x24	; 36
   1991c:	5d de       	rcall	.-838    	; 0x195d8 <nvm_read_production_signature_row>
   1991e:	88 2f       	mov	r24, r24
   19920:	90 e0       	ldi	r25, 0x00	; 0
   19922:	29 81       	ldd	r18, Y+1	; 0x01
   19924:	3a 81       	ldd	r19, Y+2	; 0x02
   19926:	82 2b       	or	r24, r18
		break;
   19928:	93 2b       	or	r25, r19
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   1992a:	89 83       	std	Y+1, r24	; 0x01
   1992c:	9a 83       	std	Y+2, r25	; 0x02
   1992e:	19 c0       	rjmp	.+50     	; 0x19962 <adc_get_calibration_data+0xb2>
   19930:	8f e2       	ldi	r24, 0x2F	; 47
   19932:	52 de       	rcall	.-860    	; 0x195d8 <nvm_read_production_signature_row>
   19934:	88 2f       	mov	r24, r24
   19936:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   19938:	89 83       	std	Y+1, r24	; 0x01
   1993a:	9a 83       	std	Y+2, r25	; 0x02
   1993c:	89 81       	ldd	r24, Y+1	; 0x01
   1993e:	9a 81       	ldd	r25, Y+2	; 0x02
   19940:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   19942:	88 27       	eor	r24, r24
   19944:	89 83       	std	Y+1, r24	; 0x01
   19946:	9a 83       	std	Y+2, r25	; 0x02
   19948:	8e e2       	ldi	r24, 0x2E	; 46
   1994a:	46 de       	rcall	.-884    	; 0x195d8 <nvm_read_production_signature_row>
   1994c:	88 2f       	mov	r24, r24
   1994e:	90 e0       	ldi	r25, 0x00	; 0
   19950:	29 81       	ldd	r18, Y+1	; 0x01
   19952:	3a 81       	ldd	r19, Y+2	; 0x02
   19954:	82 2b       	or	r24, r18
   19956:	93 2b       	or	r25, r19
		break;
   19958:	89 83       	std	Y+1, r24	; 0x01
		break;
#endif

	default:
		Assert(0);
		data = 0;
   1995a:	9a 83       	std	Y+2, r25	; 0x02
   1995c:	02 c0       	rjmp	.+4      	; 0x19962 <adc_get_calibration_data+0xb2>
	}

	return data;
   1995e:	19 82       	std	Y+1, r1	; 0x01
   19960:	1a 82       	std	Y+2, r1	; 0x02
}
   19962:	89 81       	ldd	r24, Y+1	; 0x01
   19964:	9a 81       	ldd	r25, Y+2	; 0x02
   19966:	23 96       	adiw	r28, 0x03	; 3
   19968:	cd bf       	out	0x3d, r28	; 61
   1996a:	de bf       	out	0x3e, r29	; 62
   1996c:	df 91       	pop	r29
   1996e:	cf 91       	pop	r28
   19970:	08 95       	ret

00019972 <adc_set_clock_rate>:
 * devices. Setting the current limit mode on some devices will also affect the
 * maximum ADC sampling rate. Refer to the device manual for detailed
 * information on conversion timing and/or the current limitation mode.
 */
static inline void adc_set_clock_rate(struct adc_config *conf, uint32_t clk_adc)
{
   19972:	cf 93       	push	r28
   19974:	df 93       	push	r29
   19976:	cd b7       	in	r28, 0x3d	; 61
   19978:	de b7       	in	r29, 0x3e	; 62
   1997a:	2d 97       	sbiw	r28, 0x0d	; 13
   1997c:	cd bf       	out	0x3d, r28	; 61
   1997e:	de bf       	out	0x3e, r29	; 62
   19980:	88 87       	std	Y+8, r24	; 0x08
   19982:	99 87       	std	Y+9, r25	; 0x09
   19984:	4a 87       	std	Y+10, r20	; 0x0a
   19986:	5b 87       	std	Y+11, r21	; 0x0b
   19988:	6c 87       	std	Y+12, r22	; 0x0c
	Assert(clk_adc <= 1400000UL);
#elif XMEGA_B || XMEGA_C || XMEGA_E
	Assert(clk_adc <= 1800000UL);
#endif

	clk_per = sysclk_get_per_hz();
   1998a:	7d 87       	std	Y+13, r23	; 0x0d
   1998c:	81 df       	rcall	.-254    	; 0x19890 <sysclk_get_per_hz>
   1998e:	dc 01       	movw	r26, r24
   19990:	cb 01       	movw	r24, r22
   19992:	8a 83       	std	Y+2, r24	; 0x02
   19994:	9b 83       	std	Y+3, r25	; 0x03
   19996:	ac 83       	std	Y+4, r26	; 0x04
	ratio = clk_per / clk_adc;
   19998:	bd 83       	std	Y+5, r27	; 0x05
   1999a:	8a 81       	ldd	r24, Y+2	; 0x02
   1999c:	9b 81       	ldd	r25, Y+3	; 0x03
   1999e:	ac 81       	ldd	r26, Y+4	; 0x04
   199a0:	bd 81       	ldd	r27, Y+5	; 0x05
   199a2:	2a 85       	ldd	r18, Y+10	; 0x0a
   199a4:	3b 85       	ldd	r19, Y+11	; 0x0b
   199a6:	4c 85       	ldd	r20, Y+12	; 0x0c
   199a8:	5d 85       	ldd	r21, Y+13	; 0x0d
   199aa:	bc 01       	movw	r22, r24
   199ac:	cd 01       	movw	r24, r26
   199ae:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   199b2:	da 01       	movw	r26, r20
   199b4:	c9 01       	movw	r24, r18
   199b6:	8e 83       	std	Y+6, r24	; 0x06

	/* Round ratio up to the nearest prescaling factor. */
	if (ratio <= 4) {
   199b8:	9f 83       	std	Y+7, r25	; 0x07
   199ba:	8e 81       	ldd	r24, Y+6	; 0x06
   199bc:	9f 81       	ldd	r25, Y+7	; 0x07
   199be:	05 97       	sbiw	r24, 0x05	; 5
		psc = ADC_PRESCALER_DIV4_gc;
   199c0:	10 f4       	brcc	.+4      	; 0x199c6 <adc_set_clock_rate+0x54>
   199c2:	19 82       	std	Y+1, r1	; 0x01
	} else if (ratio <= 8) {
   199c4:	2f c0       	rjmp	.+94     	; 0x19a24 <adc_set_clock_rate+0xb2>
   199c6:	8e 81       	ldd	r24, Y+6	; 0x06
   199c8:	9f 81       	ldd	r25, Y+7	; 0x07
   199ca:	09 97       	sbiw	r24, 0x09	; 9
		psc = ADC_PRESCALER_DIV8_gc;
   199cc:	18 f4       	brcc	.+6      	; 0x199d4 <adc_set_clock_rate+0x62>
   199ce:	81 e0       	ldi	r24, 0x01	; 1
   199d0:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 16) {
   199d2:	28 c0       	rjmp	.+80     	; 0x19a24 <adc_set_clock_rate+0xb2>
   199d4:	8e 81       	ldd	r24, Y+6	; 0x06
   199d6:	9f 81       	ldd	r25, Y+7	; 0x07
   199d8:	41 97       	sbiw	r24, 0x11	; 17
		psc = ADC_PRESCALER_DIV16_gc;
   199da:	18 f4       	brcc	.+6      	; 0x199e2 <adc_set_clock_rate+0x70>
   199dc:	82 e0       	ldi	r24, 0x02	; 2
   199de:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 32) {
   199e0:	21 c0       	rjmp	.+66     	; 0x19a24 <adc_set_clock_rate+0xb2>
   199e2:	8e 81       	ldd	r24, Y+6	; 0x06
   199e4:	9f 81       	ldd	r25, Y+7	; 0x07
   199e6:	81 97       	sbiw	r24, 0x21	; 33
		psc = ADC_PRESCALER_DIV32_gc;
   199e8:	18 f4       	brcc	.+6      	; 0x199f0 <adc_set_clock_rate+0x7e>
   199ea:	83 e0       	ldi	r24, 0x03	; 3
   199ec:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 64) {
   199ee:	1a c0       	rjmp	.+52     	; 0x19a24 <adc_set_clock_rate+0xb2>
   199f0:	8e 81       	ldd	r24, Y+6	; 0x06
   199f2:	9f 81       	ldd	r25, Y+7	; 0x07
   199f4:	81 34       	cpi	r24, 0x41	; 65
   199f6:	91 05       	cpc	r25, r1
		psc = ADC_PRESCALER_DIV64_gc;
   199f8:	18 f4       	brcc	.+6      	; 0x19a00 <adc_set_clock_rate+0x8e>
   199fa:	84 e0       	ldi	r24, 0x04	; 4
   199fc:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 128) {
   199fe:	12 c0       	rjmp	.+36     	; 0x19a24 <adc_set_clock_rate+0xb2>
   19a00:	8e 81       	ldd	r24, Y+6	; 0x06
   19a02:	9f 81       	ldd	r25, Y+7	; 0x07
   19a04:	81 38       	cpi	r24, 0x81	; 129
   19a06:	91 05       	cpc	r25, r1
		psc = ADC_PRESCALER_DIV128_gc;
   19a08:	18 f4       	brcc	.+6      	; 0x19a10 <adc_set_clock_rate+0x9e>
   19a0a:	85 e0       	ldi	r24, 0x05	; 5
   19a0c:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 256) {
   19a0e:	0a c0       	rjmp	.+20     	; 0x19a24 <adc_set_clock_rate+0xb2>
   19a10:	8e 81       	ldd	r24, Y+6	; 0x06
   19a12:	9f 81       	ldd	r25, Y+7	; 0x07
   19a14:	81 30       	cpi	r24, 0x01	; 1
   19a16:	91 40       	sbci	r25, 0x01	; 1
		psc = ADC_PRESCALER_DIV256_gc;
   19a18:	18 f4       	brcc	.+6      	; 0x19a20 <adc_set_clock_rate+0xae>
   19a1a:	86 e0       	ldi	r24, 0x06	; 6
   19a1c:	89 83       	std	Y+1, r24	; 0x01
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
   19a1e:	02 c0       	rjmp	.+4      	; 0x19a24 <adc_set_clock_rate+0xb2>
   19a20:	87 e0       	ldi	r24, 0x07	; 7
	}

	conf->prescaler = psc;
   19a22:	89 83       	std	Y+1, r24	; 0x01
   19a24:	88 85       	ldd	r24, Y+8	; 0x08
   19a26:	99 85       	ldd	r25, Y+9	; 0x09
   19a28:	29 81       	ldd	r18, Y+1	; 0x01
   19a2a:	fc 01       	movw	r30, r24
}
   19a2c:	24 83       	std	Z+4, r18	; 0x04
   19a2e:	00 00       	nop
   19a30:	2d 96       	adiw	r28, 0x0d	; 13
   19a32:	cd bf       	out	0x3d, r28	; 61
   19a34:	de bf       	out	0x3e, r29	; 62
   19a36:	df 91       	pop	r29
   19a38:	cf 91       	pop	r28
   19a3a:	08 95       	ret

00019a3c <adc_set_conversion_parameters>:
 * \param ref Voltage reference to use.
 */
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
   19a3c:	cf 93       	push	r28
   19a3e:	df 93       	push	r29
   19a40:	cd b7       	in	r28, 0x3d	; 61
   19a42:	de b7       	in	r29, 0x3e	; 62
   19a44:	25 97       	sbiw	r28, 0x05	; 5
   19a46:	cd bf       	out	0x3d, r28	; 61
   19a48:	de bf       	out	0x3e, r29	; 62
   19a4a:	89 83       	std	Y+1, r24	; 0x01
   19a4c:	9a 83       	std	Y+2, r25	; 0x02
   19a4e:	6b 83       	std	Y+3, r22	; 0x03
   19a50:	4c 83       	std	Y+4, r20	; 0x04
   19a52:	2d 83       	std	Y+5, r18	; 0x05
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
   19a54:	89 81       	ldd	r24, Y+1	; 0x01
   19a56:	9a 81       	ldd	r25, Y+2	; 0x02
   19a58:	fc 01       	movw	r30, r24
   19a5a:	81 81       	ldd	r24, Z+1	; 0x01
   19a5c:	28 2f       	mov	r18, r24
   19a5e:	29 7e       	andi	r18, 0xE9	; 233
   19a60:	89 81       	ldd	r24, Y+1	; 0x01
   19a62:	9a 81       	ldd	r25, Y+2	; 0x02
   19a64:	fc 01       	movw	r30, r24
   19a66:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;
   19a68:	89 81       	ldd	r24, Y+1	; 0x01
   19a6a:	9a 81       	ldd	r25, Y+2	; 0x02
   19a6c:	fc 01       	movw	r30, r24
   19a6e:	91 81       	ldd	r25, Z+1	; 0x01
   19a70:	2c 81       	ldd	r18, Y+4	; 0x04
   19a72:	8b 81       	ldd	r24, Y+3	; 0x03
   19a74:	82 2b       	or	r24, r18
   19a76:	29 2f       	mov	r18, r25
   19a78:	28 2b       	or	r18, r24
   19a7a:	89 81       	ldd	r24, Y+1	; 0x01
   19a7c:	9a 81       	ldd	r25, Y+2	; 0x02
   19a7e:	fc 01       	movw	r30, r24
   19a80:	21 83       	std	Z+1, r18	; 0x01

	conf->refctrl &= ~ADC_REFSEL_gm;
   19a82:	89 81       	ldd	r24, Y+1	; 0x01
   19a84:	9a 81       	ldd	r25, Y+2	; 0x02
   19a86:	fc 01       	movw	r30, r24
   19a88:	82 81       	ldd	r24, Z+2	; 0x02
   19a8a:	28 2f       	mov	r18, r24
   19a8c:	2f 78       	andi	r18, 0x8F	; 143
   19a8e:	89 81       	ldd	r24, Y+1	; 0x01
   19a90:	9a 81       	ldd	r25, Y+2	; 0x02
   19a92:	fc 01       	movw	r30, r24
   19a94:	22 83       	std	Z+2, r18	; 0x02
	conf->refctrl |= ref;
   19a96:	89 81       	ldd	r24, Y+1	; 0x01
   19a98:	9a 81       	ldd	r25, Y+2	; 0x02
   19a9a:	fc 01       	movw	r30, r24
   19a9c:	92 81       	ldd	r25, Z+2	; 0x02
   19a9e:	8d 81       	ldd	r24, Y+5	; 0x05
   19aa0:	29 2f       	mov	r18, r25
   19aa2:	28 2b       	or	r18, r24
   19aa4:	89 81       	ldd	r24, Y+1	; 0x01
   19aa6:	9a 81       	ldd	r25, Y+2	; 0x02
   19aa8:	fc 01       	movw	r30, r24
   19aaa:	22 83       	std	Z+2, r18	; 0x02
}
   19aac:	00 00       	nop
   19aae:	25 96       	adiw	r28, 0x05	; 5
   19ab0:	cd bf       	out	0x3d, r28	; 61
   19ab2:	de bf       	out	0x3e, r29	; 62
   19ab4:	df 91       	pop	r29
   19ab6:	cf 91       	pop	r28
   19ab8:	08 95       	ret

00019aba <adc_set_conversion_trigger>:
 * \arg \c 1 - \c ADC_NR_OF_CHANNELS (must be non-zero).
 * \param base_ev_ch Base event channel, if used.
 */
static inline void adc_set_conversion_trigger(struct adc_config *conf,
		enum adc_trigger trig, uint8_t nr_of_ch, uint8_t base_ev_ch)
{
   19aba:	cf 93       	push	r28
   19abc:	df 93       	push	r29
   19abe:	cd b7       	in	r28, 0x3d	; 61
   19ac0:	de b7       	in	r29, 0x3e	; 62
   19ac2:	25 97       	sbiw	r28, 0x05	; 5
   19ac4:	cd bf       	out	0x3d, r28	; 61
   19ac6:	de bf       	out	0x3e, r29	; 62
   19ac8:	89 83       	std	Y+1, r24	; 0x01
   19aca:	9a 83       	std	Y+2, r25	; 0x02
   19acc:	6b 83       	std	Y+3, r22	; 0x03
   19ace:	4c 83       	std	Y+4, r20	; 0x04
   19ad0:	2d 83       	std	Y+5, r18	; 0x05
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   19ad2:	8b 81       	ldd	r24, Y+3	; 0x03
   19ad4:	88 2f       	mov	r24, r24
   19ad6:	90 e0       	ldi	r25, 0x00	; 0
   19ad8:	82 30       	cpi	r24, 0x02	; 2
   19ada:	91 05       	cpc	r25, r1
   19adc:	11 f1       	breq	.+68     	; 0x19b22 <adc_set_conversion_trigger+0x68>
   19ade:	83 30       	cpi	r24, 0x03	; 3
   19ae0:	91 05       	cpc	r25, r1
   19ae2:	2c f4       	brge	.+10     	; 0x19aee <adc_set_conversion_trigger+0x34>
   19ae4:	00 97       	sbiw	r24, 0x00	; 0
   19ae6:	71 f0       	breq	.+28     	; 0x19b04 <adc_set_conversion_trigger+0x4a>
   19ae8:	01 97       	sbiw	r24, 0x01	; 1
   19aea:	b9 f1       	breq	.+110    	; 0x19b5a <adc_set_conversion_trigger+0xa0>
		break;

	default:
		Assert(0);
	}
}
   19aec:	a9 c0       	rjmp	.+338    	; 0x19c40 <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   19aee:	84 30       	cpi	r24, 0x04	; 4
   19af0:	91 05       	cpc	r25, r1
   19af2:	09 f4       	brne	.+2      	; 0x19af6 <adc_set_conversion_trigger+0x3c>
   19af4:	53 c0       	rjmp	.+166    	; 0x19b9c <adc_set_conversion_trigger+0xe2>
   19af6:	84 30       	cpi	r24, 0x04	; 4
   19af8:	91 05       	cpc	r25, r1
   19afa:	d4 f1       	brlt	.+116    	; 0x19b70 <adc_set_conversion_trigger+0xb6>
   19afc:	05 97       	sbiw	r24, 0x05	; 5
   19afe:	09 f4       	brne	.+2      	; 0x19b02 <adc_set_conversion_trigger+0x48>
   19b00:	76 c0       	rjmp	.+236    	; 0x19bee <adc_set_conversion_trigger+0x134>
		break;

	default:
		Assert(0);
	}
}
   19b02:	9e c0       	rjmp	.+316    	; 0x19c40 <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19b04:	89 81       	ldd	r24, Y+1	; 0x01
   19b06:	9a 81       	ldd	r25, Y+2	; 0x02
   19b08:	fc 01       	movw	r30, r24
   19b0a:	81 81       	ldd	r24, Z+1	; 0x01
   19b0c:	28 2f       	mov	r18, r24
   19b0e:	27 7f       	andi	r18, 0xF7	; 247
   19b10:	89 81       	ldd	r24, Y+1	; 0x01
   19b12:	9a 81       	ldd	r25, Y+2	; 0x02
   19b14:	fc 01       	movw	r30, r24
   19b16:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = ADC_EVACT_NONE_gc;
   19b18:	89 81       	ldd	r24, Y+1	; 0x01
   19b1a:	9a 81       	ldd	r25, Y+2	; 0x02
   19b1c:	fc 01       	movw	r30, r24
   19b1e:	13 82       	std	Z+3, r1	; 0x03
		break;
   19b20:	8f c0       	rjmp	.+286    	; 0x19c40 <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19b22:	89 81       	ldd	r24, Y+1	; 0x01
   19b24:	9a 81       	ldd	r25, Y+2	; 0x02
   19b26:	fc 01       	movw	r30, r24
   19b28:	81 81       	ldd	r24, Z+1	; 0x01
   19b2a:	28 2f       	mov	r18, r24
   19b2c:	27 7f       	andi	r18, 0xF7	; 247
   19b2e:	89 81       	ldd	r24, Y+1	; 0x01
   19b30:	9a 81       	ldd	r25, Y+2	; 0x02
   19b32:	fc 01       	movw	r30, r24
   19b34:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
   19b36:	8d 81       	ldd	r24, Y+5	; 0x05
   19b38:	88 2f       	mov	r24, r24
   19b3a:	90 e0       	ldi	r25, 0x00	; 0
   19b3c:	88 0f       	add	r24, r24
   19b3e:	99 1f       	adc	r25, r25
   19b40:	88 0f       	add	r24, r24
   19b42:	99 1f       	adc	r25, r25
   19b44:	88 0f       	add	r24, r24
   19b46:	99 1f       	adc	r25, r25
   19b48:	98 2f       	mov	r25, r24
   19b4a:	8c 81       	ldd	r24, Y+4	; 0x04
   19b4c:	89 2b       	or	r24, r25
   19b4e:	28 2f       	mov	r18, r24
   19b50:	89 81       	ldd	r24, Y+1	; 0x01
   19b52:	9a 81       	ldd	r25, Y+2	; 0x02
   19b54:	fc 01       	movw	r30, r24
   19b56:	23 83       	std	Z+3, r18	; 0x03
				(nr_of_ch << ADC_EVACT_gp);
		break;
   19b58:	73 c0       	rjmp	.+230    	; 0x19c40 <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_FREERUN:
		conf->ctrlb |= ADC_FREERUN_bm;
   19b5a:	89 81       	ldd	r24, Y+1	; 0x01
   19b5c:	9a 81       	ldd	r25, Y+2	; 0x02
   19b5e:	fc 01       	movw	r30, r24
   19b60:	81 81       	ldd	r24, Z+1	; 0x01
   19b62:	28 2f       	mov	r18, r24
   19b64:	28 60       	ori	r18, 0x08	; 8
   19b66:	89 81       	ldd	r24, Y+1	; 0x01
   19b68:	9a 81       	ldd	r25, Y+2	; 0x02
   19b6a:	fc 01       	movw	r30, r24
   19b6c:	21 83       	std	Z+1, r18	; 0x01
		break;
   19b6e:	68 c0       	rjmp	.+208    	; 0x19c40 <adc_set_conversion_trigger+0x186>

#if ADC_NR_OF_CHANNELS > 1
	case ADC_TRIG_FREERUN_SWEEP:
		conf->ctrlb |= ADC_FREERUN_bm;
   19b70:	89 81       	ldd	r24, Y+1	; 0x01
   19b72:	9a 81       	ldd	r25, Y+2	; 0x02
   19b74:	fc 01       	movw	r30, r24
   19b76:	81 81       	ldd	r24, Z+1	; 0x01
   19b78:	28 2f       	mov	r18, r24
   19b7a:	28 60       	ori	r18, 0x08	; 8
   19b7c:	89 81       	ldd	r24, Y+1	; 0x01
   19b7e:	9a 81       	ldd	r25, Y+2	; 0x02
   19b80:	fc 01       	movw	r30, r24
   19b82:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
   19b84:	8c 81       	ldd	r24, Y+4	; 0x04
   19b86:	81 50       	subi	r24, 0x01	; 1
   19b88:	28 2f       	mov	r18, r24
   19b8a:	22 95       	swap	r18
   19b8c:	22 0f       	add	r18, r18
   19b8e:	22 0f       	add	r18, r18
   19b90:	20 7c       	andi	r18, 0xC0	; 192
   19b92:	89 81       	ldd	r24, Y+1	; 0x01
   19b94:	9a 81       	ldd	r25, Y+2	; 0x02
   19b96:	fc 01       	movw	r30, r24
   19b98:	23 83       	std	Z+3, r18	; 0x03
		break;
   19b9a:	52 c0       	rjmp	.+164    	; 0x19c40 <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19b9c:	89 81       	ldd	r24, Y+1	; 0x01
   19b9e:	9a 81       	ldd	r25, Y+2	; 0x02
   19ba0:	fc 01       	movw	r30, r24
   19ba2:	81 81       	ldd	r24, Z+1	; 0x01
   19ba4:	28 2f       	mov	r18, r24
   19ba6:	27 7f       	andi	r18, 0xF7	; 247
   19ba8:	89 81       	ldd	r24, Y+1	; 0x01
   19baa:	9a 81       	ldd	r25, Y+2	; 0x02
   19bac:	fc 01       	movw	r30, r24
   19bae:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   19bb0:	8c 81       	ldd	r24, Y+4	; 0x04
   19bb2:	88 2f       	mov	r24, r24
   19bb4:	90 e0       	ldi	r25, 0x00	; 0
   19bb6:	01 97       	sbiw	r24, 0x01	; 1
   19bb8:	00 24       	eor	r0, r0
   19bba:	96 95       	lsr	r25
   19bbc:	87 95       	ror	r24
   19bbe:	07 94       	ror	r0
   19bc0:	96 95       	lsr	r25
   19bc2:	87 95       	ror	r24
   19bc4:	07 94       	ror	r0
   19bc6:	98 2f       	mov	r25, r24
   19bc8:	80 2d       	mov	r24, r0
   19bca:	28 2f       	mov	r18, r24
				(base_ev_ch << ADC_EVSEL_gp) |
   19bcc:	8d 81       	ldd	r24, Y+5	; 0x05
   19bce:	88 2f       	mov	r24, r24
   19bd0:	90 e0       	ldi	r25, 0x00	; 0
   19bd2:	88 0f       	add	r24, r24
   19bd4:	99 1f       	adc	r25, r25
   19bd6:	88 0f       	add	r24, r24
   19bd8:	99 1f       	adc	r25, r25
   19bda:	88 0f       	add	r24, r24
   19bdc:	99 1f       	adc	r25, r25
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
		break;

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   19bde:	82 2b       	or	r24, r18
   19be0:	85 60       	ori	r24, 0x05	; 5
   19be2:	28 2f       	mov	r18, r24
   19be4:	89 81       	ldd	r24, Y+1	; 0x01
   19be6:	9a 81       	ldd	r25, Y+2	; 0x02
   19be8:	fc 01       	movw	r30, r24
   19bea:	23 83       	std	Z+3, r18	; 0x03
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SWEEP_gc;
		break;
   19bec:	29 c0       	rjmp	.+82     	; 0x19c40 <adc_set_conversion_trigger+0x186>
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19bee:	89 81       	ldd	r24, Y+1	; 0x01
   19bf0:	9a 81       	ldd	r25, Y+2	; 0x02
   19bf2:	fc 01       	movw	r30, r24
   19bf4:	81 81       	ldd	r24, Z+1	; 0x01
   19bf6:	28 2f       	mov	r18, r24
   19bf8:	27 7f       	andi	r18, 0xF7	; 247
   19bfa:	89 81       	ldd	r24, Y+1	; 0x01
   19bfc:	9a 81       	ldd	r25, Y+2	; 0x02
   19bfe:	fc 01       	movw	r30, r24
   19c00:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl =
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
   19c02:	8c 81       	ldd	r24, Y+4	; 0x04
   19c04:	88 2f       	mov	r24, r24
   19c06:	90 e0       	ldi	r25, 0x00	; 0
   19c08:	01 97       	sbiw	r24, 0x01	; 1
   19c0a:	00 24       	eor	r0, r0
   19c0c:	96 95       	lsr	r25
   19c0e:	87 95       	ror	r24
   19c10:	07 94       	ror	r0
   19c12:	96 95       	lsr	r25
   19c14:	87 95       	ror	r24
   19c16:	07 94       	ror	r0
   19c18:	98 2f       	mov	r25, r24
   19c1a:	80 2d       	mov	r24, r0
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   19c1c:	28 2f       	mov	r18, r24
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
   19c1e:	8d 81       	ldd	r24, Y+5	; 0x05
   19c20:	88 2f       	mov	r24, r24
   19c22:	90 e0       	ldi	r25, 0x00	; 0
   19c24:	88 0f       	add	r24, r24
   19c26:	99 1f       	adc	r25, r25
   19c28:	88 0f       	add	r24, r24
   19c2a:	99 1f       	adc	r25, r25
   19c2c:	88 0f       	add	r24, r24
   19c2e:	99 1f       	adc	r25, r25
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   19c30:	82 2b       	or	r24, r18
   19c32:	86 60       	ori	r24, 0x06	; 6
   19c34:	28 2f       	mov	r18, r24
   19c36:	89 81       	ldd	r24, Y+1	; 0x01
   19c38:	9a 81       	ldd	r25, Y+2	; 0x02
   19c3a:	fc 01       	movw	r30, r24
   19c3c:	23 83       	std	Z+3, r18	; 0x03
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SYNCSWEEP_gc;
		break;
   19c3e:	00 00       	nop

	default:
		Assert(0);
	}
}
   19c40:	00 00       	nop
   19c42:	25 96       	adiw	r28, 0x05	; 5
   19c44:	cd bf       	out	0x3d, r28	; 61
   19c46:	de bf       	out	0x3e, r29	; 62
   19c48:	df 91       	pop	r29
   19c4a:	cf 91       	pop	r28
   19c4c:	08 95       	ret

00019c4e <adc_enable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   19c4e:	cf 93       	push	r28
   19c50:	df 93       	push	r29
   19c52:	00 d0       	rcall	.+0      	; 0x19c54 <adc_enable_internal_input+0x6>
   19c54:	cd b7       	in	r28, 0x3d	; 61
   19c56:	de b7       	in	r29, 0x3e	; 62
   19c58:	89 83       	std	Y+1, r24	; 0x01
   19c5a:	9a 83       	std	Y+2, r25	; 0x02
   19c5c:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl |= int_inp;
   19c5e:	89 81       	ldd	r24, Y+1	; 0x01
   19c60:	9a 81       	ldd	r25, Y+2	; 0x02
   19c62:	fc 01       	movw	r30, r24
   19c64:	92 81       	ldd	r25, Z+2	; 0x02
   19c66:	8b 81       	ldd	r24, Y+3	; 0x03
   19c68:	29 2f       	mov	r18, r25
   19c6a:	28 2b       	or	r18, r24
   19c6c:	89 81       	ldd	r24, Y+1	; 0x01
   19c6e:	9a 81       	ldd	r25, Y+2	; 0x02
   19c70:	fc 01       	movw	r30, r24
   19c72:	22 83       	std	Z+2, r18	; 0x02
}
   19c74:	00 00       	nop
   19c76:	23 96       	adiw	r28, 0x03	; 3
   19c78:	cd bf       	out	0x3d, r28	; 61
   19c7a:	de bf       	out	0x3e, r29	; 62
   19c7c:	df 91       	pop	r29
   19c7e:	cf 91       	pop	r28
   19c80:	08 95       	ret

00019c82 <adc_disable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_disable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   19c82:	cf 93       	push	r28
   19c84:	df 93       	push	r29
   19c86:	00 d0       	rcall	.+0      	; 0x19c88 <adc_disable_internal_input+0x6>
   19c88:	cd b7       	in	r28, 0x3d	; 61
   19c8a:	de b7       	in	r29, 0x3e	; 62
   19c8c:	89 83       	std	Y+1, r24	; 0x01
   19c8e:	9a 83       	std	Y+2, r25	; 0x02
   19c90:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl &= ~int_inp;
   19c92:	89 81       	ldd	r24, Y+1	; 0x01
   19c94:	9a 81       	ldd	r25, Y+2	; 0x02
   19c96:	fc 01       	movw	r30, r24
   19c98:	82 81       	ldd	r24, Z+2	; 0x02
   19c9a:	98 2f       	mov	r25, r24
   19c9c:	8b 81       	ldd	r24, Y+3	; 0x03
   19c9e:	80 95       	com	r24
   19ca0:	89 23       	and	r24, r25
   19ca2:	28 2f       	mov	r18, r24
   19ca4:	89 81       	ldd	r24, Y+1	; 0x01
   19ca6:	9a 81       	ldd	r25, Y+2	; 0x02
   19ca8:	fc 01       	movw	r30, r24
   19caa:	22 83       	std	Z+2, r18	; 0x02
}
   19cac:	00 00       	nop
   19cae:	23 96       	adiw	r28, 0x03	; 3
   19cb0:	cd bf       	out	0x3d, r28	; 61
   19cb2:	de bf       	out	0x3e, r29	; 62
   19cb4:	df 91       	pop	r29
   19cb6:	cf 91       	pop	r28
   19cb8:	08 95       	ret

00019cba <adc_set_gain_impedance_mode>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
   19cba:	cf 93       	push	r28
   19cbc:	df 93       	push	r29
   19cbe:	00 d0       	rcall	.+0      	; 0x19cc0 <adc_set_gain_impedance_mode+0x6>
   19cc0:	cd b7       	in	r28, 0x3d	; 61
   19cc2:	de b7       	in	r29, 0x3e	; 62
   19cc4:	89 83       	std	Y+1, r24	; 0x01
   19cc6:	9a 83       	std	Y+2, r25	; 0x02
   19cc8:	6b 83       	std	Y+3, r22	; 0x03
	switch (impmode) {
   19cca:	8b 81       	ldd	r24, Y+3	; 0x03
   19ccc:	88 2f       	mov	r24, r24
   19cce:	90 e0       	ldi	r25, 0x00	; 0
   19cd0:	00 97       	sbiw	r24, 0x00	; 0
   19cd2:	19 f0       	breq	.+6      	; 0x19cda <adc_set_gain_impedance_mode+0x20>
   19cd4:	01 97       	sbiw	r24, 0x01	; 1
   19cd6:	61 f0       	breq	.+24     	; 0x19cf0 <adc_set_gain_impedance_mode+0x36>
		break;

	default:
		Assert(0);
	}
}
   19cd8:	16 c0       	rjmp	.+44     	; 0x19d06 <adc_set_gain_impedance_mode+0x4c>
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
	switch (impmode) {
	case ADC_GAIN_HIGHIMPEDANCE:
		conf->ctrlb &= ~ADC_IMPMODE_bm;
   19cda:	89 81       	ldd	r24, Y+1	; 0x01
   19cdc:	9a 81       	ldd	r25, Y+2	; 0x02
   19cde:	fc 01       	movw	r30, r24
   19ce0:	81 81       	ldd	r24, Z+1	; 0x01
   19ce2:	28 2f       	mov	r18, r24
   19ce4:	2f 77       	andi	r18, 0x7F	; 127
   19ce6:	89 81       	ldd	r24, Y+1	; 0x01
   19ce8:	9a 81       	ldd	r25, Y+2	; 0x02
   19cea:	fc 01       	movw	r30, r24
   19cec:	21 83       	std	Z+1, r18	; 0x01
		break;
   19cee:	0b c0       	rjmp	.+22     	; 0x19d06 <adc_set_gain_impedance_mode+0x4c>

	case ADC_GAIN_LOWIMPEDANCE:
		conf->ctrlb |= ADC_IMPMODE_bm;
   19cf0:	89 81       	ldd	r24, Y+1	; 0x01
   19cf2:	9a 81       	ldd	r25, Y+2	; 0x02
   19cf4:	fc 01       	movw	r30, r24
   19cf6:	81 81       	ldd	r24, Z+1	; 0x01
   19cf8:	28 2f       	mov	r18, r24
   19cfa:	20 68       	ori	r18, 0x80	; 128
   19cfc:	89 81       	ldd	r24, Y+1	; 0x01
   19cfe:	9a 81       	ldd	r25, Y+2	; 0x02
   19d00:	fc 01       	movw	r30, r24
   19d02:	21 83       	std	Z+1, r18	; 0x01
		break;
   19d04:	00 00       	nop

	default:
		Assert(0);
	}
}
   19d06:	00 00       	nop
   19d08:	23 96       	adiw	r28, 0x03	; 3
   19d0a:	cd bf       	out	0x3d, r28	; 61
   19d0c:	de bf       	out	0x3e, r29	; 62
   19d0e:	df 91       	pop	r29
   19d10:	cf 91       	pop	r28
   19d12:	08 95       	ret

00019d14 <adc_set_current_limit>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
   19d14:	cf 93       	push	r28
   19d16:	df 93       	push	r29
   19d18:	00 d0       	rcall	.+0      	; 0x19d1a <adc_set_current_limit+0x6>
   19d1a:	cd b7       	in	r28, 0x3d	; 61
   19d1c:	de b7       	in	r29, 0x3e	; 62
   19d1e:	89 83       	std	Y+1, r24	; 0x01
   19d20:	9a 83       	std	Y+2, r25	; 0x02
   19d22:	6b 83       	std	Y+3, r22	; 0x03
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;
   19d24:	89 81       	ldd	r24, Y+1	; 0x01
   19d26:	9a 81       	ldd	r25, Y+2	; 0x02
   19d28:	fc 01       	movw	r30, r24
   19d2a:	81 81       	ldd	r24, Z+1	; 0x01
   19d2c:	28 2f       	mov	r18, r24
   19d2e:	2f 79       	andi	r18, 0x9F	; 159
   19d30:	89 81       	ldd	r24, Y+1	; 0x01
   19d32:	9a 81       	ldd	r25, Y+2	; 0x02
   19d34:	fc 01       	movw	r30, r24
   19d36:	21 83       	std	Z+1, r18	; 0x01

	switch (currlimit) {
   19d38:	8b 81       	ldd	r24, Y+3	; 0x03
   19d3a:	88 2f       	mov	r24, r24
   19d3c:	90 e0       	ldi	r25, 0x00	; 0
   19d3e:	81 30       	cpi	r24, 0x01	; 1
   19d40:	91 05       	cpc	r25, r1
   19d42:	a9 f0       	breq	.+42     	; 0x19d6e <adc_set_current_limit+0x5a>
   19d44:	82 30       	cpi	r24, 0x02	; 2
   19d46:	91 05       	cpc	r25, r1
   19d48:	1c f4       	brge	.+6      	; 0x19d50 <adc_set_current_limit+0x3c>
   19d4a:	89 2b       	or	r24, r25
   19d4c:	39 f0       	breq	.+14     	; 0x19d5c <adc_set_current_limit+0x48>
		break;

	default:
		Assert(0);
	}
}
   19d4e:	30 c0       	rjmp	.+96     	; 0x19db0 <adc_set_current_limit+0x9c>
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
   19d50:	82 30       	cpi	r24, 0x02	; 2
   19d52:	91 05       	cpc	r25, r1
   19d54:	b9 f0       	breq	.+46     	; 0x19d84 <adc_set_current_limit+0x70>
   19d56:	03 97       	sbiw	r24, 0x03	; 3
   19d58:	01 f1       	breq	.+64     	; 0x19d9a <adc_set_current_limit+0x86>
		break;

	default:
		Assert(0);
	}
}
   19d5a:	2a c0       	rjmp	.+84     	; 0x19db0 <adc_set_current_limit+0x9c>
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
	case ADC_CURRENT_LIMIT_NO:
		conf->ctrlb |= ADC_CURRLIMIT_NO_gc;
   19d5c:	89 81       	ldd	r24, Y+1	; 0x01
   19d5e:	9a 81       	ldd	r25, Y+2	; 0x02
   19d60:	fc 01       	movw	r30, r24
   19d62:	21 81       	ldd	r18, Z+1	; 0x01
   19d64:	89 81       	ldd	r24, Y+1	; 0x01
   19d66:	9a 81       	ldd	r25, Y+2	; 0x02
   19d68:	fc 01       	movw	r30, r24
   19d6a:	21 83       	std	Z+1, r18	; 0x01
		break;
   19d6c:	21 c0       	rjmp	.+66     	; 0x19db0 <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_LOW:
		conf->ctrlb |= ADC_CURRLIMIT_LOW_gc;
   19d6e:	89 81       	ldd	r24, Y+1	; 0x01
   19d70:	9a 81       	ldd	r25, Y+2	; 0x02
   19d72:	fc 01       	movw	r30, r24
   19d74:	81 81       	ldd	r24, Z+1	; 0x01
   19d76:	28 2f       	mov	r18, r24
   19d78:	20 62       	ori	r18, 0x20	; 32
   19d7a:	89 81       	ldd	r24, Y+1	; 0x01
   19d7c:	9a 81       	ldd	r25, Y+2	; 0x02
   19d7e:	fc 01       	movw	r30, r24
   19d80:	21 83       	std	Z+1, r18	; 0x01
		break;
   19d82:	16 c0       	rjmp	.+44     	; 0x19db0 <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_MED:
		conf->ctrlb |= ADC_CURRLIMIT_MED_gc;
   19d84:	89 81       	ldd	r24, Y+1	; 0x01
   19d86:	9a 81       	ldd	r25, Y+2	; 0x02
   19d88:	fc 01       	movw	r30, r24
   19d8a:	81 81       	ldd	r24, Z+1	; 0x01
   19d8c:	28 2f       	mov	r18, r24
   19d8e:	20 64       	ori	r18, 0x40	; 64
   19d90:	89 81       	ldd	r24, Y+1	; 0x01
   19d92:	9a 81       	ldd	r25, Y+2	; 0x02
   19d94:	fc 01       	movw	r30, r24
   19d96:	21 83       	std	Z+1, r18	; 0x01
		break;
   19d98:	0b c0       	rjmp	.+22     	; 0x19db0 <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_HIGH:
		conf->ctrlb |= ADC_CURRLIMIT_HIGH_gc;
   19d9a:	89 81       	ldd	r24, Y+1	; 0x01
   19d9c:	9a 81       	ldd	r25, Y+2	; 0x02
   19d9e:	fc 01       	movw	r30, r24
   19da0:	81 81       	ldd	r24, Z+1	; 0x01
   19da2:	28 2f       	mov	r18, r24
   19da4:	20 66       	ori	r18, 0x60	; 96
   19da6:	89 81       	ldd	r24, Y+1	; 0x01
   19da8:	9a 81       	ldd	r25, Y+2	; 0x02
   19daa:	fc 01       	movw	r30, r24
   19dac:	21 83       	std	Z+1, r18	; 0x01
		break;
   19dae:	00 00       	nop

	default:
		Assert(0);
	}
}
   19db0:	00 00       	nop
   19db2:	23 96       	adiw	r28, 0x03	; 3
   19db4:	cd bf       	out	0x3d, r28	; 61
   19db6:	de bf       	out	0x3e, r29	; 62
   19db8:	df 91       	pop	r29
   19dba:	cf 91       	pop	r28
   19dbc:	08 95       	ret

00019dbe <adcch_get_gain_setting>:
 * \param gain Valid gain factor for the measurement.
 *
 * \return Gain setting of type ADC_CH_GAIN_t.
 */
static inline uint8_t adcch_get_gain_setting(uint8_t gain)
{
   19dbe:	cf 93       	push	r28
   19dc0:	df 93       	push	r29
   19dc2:	1f 92       	push	r1
   19dc4:	cd b7       	in	r28, 0x3d	; 61
   19dc6:	de b7       	in	r29, 0x3e	; 62
   19dc8:	89 83       	std	Y+1, r24	; 0x01
	switch (gain) {
   19dca:	89 81       	ldd	r24, Y+1	; 0x01
   19dcc:	88 2f       	mov	r24, r24
   19dce:	90 e0       	ldi	r25, 0x00	; 0
   19dd0:	88 30       	cpi	r24, 0x08	; 8
   19dd2:	91 05       	cpc	r25, r1
   19dd4:	51 f1       	breq	.+84     	; 0x19e2a <adcch_get_gain_setting+0x6c>
   19dd6:	89 30       	cpi	r24, 0x09	; 9
   19dd8:	91 05       	cpc	r25, r1
   19dda:	7c f4       	brge	.+30     	; 0x19dfa <adcch_get_gain_setting+0x3c>
   19ddc:	81 30       	cpi	r24, 0x01	; 1
   19dde:	91 05       	cpc	r25, r1
   19de0:	f1 f0       	breq	.+60     	; 0x19e1e <adcch_get_gain_setting+0x60>
   19de2:	82 30       	cpi	r24, 0x02	; 2
   19de4:	91 05       	cpc	r25, r1
   19de6:	1c f4       	brge	.+6      	; 0x19dee <adcch_get_gain_setting+0x30>
   19de8:	89 2b       	or	r24, r25
   19dea:	b9 f0       	breq	.+46     	; 0x19e1a <adcch_get_gain_setting+0x5c>
   19dec:	28 c0       	rjmp	.+80     	; 0x19e3e <adcch_get_gain_setting+0x80>
   19dee:	82 30       	cpi	r24, 0x02	; 2
   19df0:	91 05       	cpc	r25, r1
   19df2:	b9 f0       	breq	.+46     	; 0x19e22 <adcch_get_gain_setting+0x64>
   19df4:	04 97       	sbiw	r24, 0x04	; 4
   19df6:	b9 f0       	breq	.+46     	; 0x19e26 <adcch_get_gain_setting+0x68>
   19df8:	22 c0       	rjmp	.+68     	; 0x19e3e <adcch_get_gain_setting+0x80>
   19dfa:	80 32       	cpi	r24, 0x20	; 32
   19dfc:	91 05       	cpc	r25, r1
   19dfe:	c9 f0       	breq	.+50     	; 0x19e32 <adcch_get_gain_setting+0x74>
   19e00:	81 32       	cpi	r24, 0x21	; 33
   19e02:	91 05       	cpc	r25, r1
   19e04:	1c f4       	brge	.+6      	; 0x19e0c <adcch_get_gain_setting+0x4e>
   19e06:	40 97       	sbiw	r24, 0x10	; 16
   19e08:	91 f0       	breq	.+36     	; 0x19e2e <adcch_get_gain_setting+0x70>
   19e0a:	19 c0       	rjmp	.+50     	; 0x19e3e <adcch_get_gain_setting+0x80>
   19e0c:	80 34       	cpi	r24, 0x40	; 64
   19e0e:	91 05       	cpc	r25, r1
   19e10:	91 f0       	breq	.+36     	; 0x19e36 <adcch_get_gain_setting+0x78>
   19e12:	8f 3f       	cpi	r24, 0xFF	; 255
   19e14:	91 05       	cpc	r25, r1
   19e16:	89 f0       	breq	.+34     	; 0x19e3a <adcch_get_gain_setting+0x7c>
   19e18:	12 c0       	rjmp	.+36     	; 0x19e3e <adcch_get_gain_setting+0x80>
	case 0:
		return ADC_CH_GAIN_DIV2_gc;
   19e1a:	8c e1       	ldi	r24, 0x1C	; 28
   19e1c:	11 c0       	rjmp	.+34     	; 0x19e40 <adcch_get_gain_setting+0x82>

	case 1:
		return ADC_CH_GAIN_1X_gc;
   19e1e:	80 e0       	ldi	r24, 0x00	; 0
   19e20:	0f c0       	rjmp	.+30     	; 0x19e40 <adcch_get_gain_setting+0x82>

	case 2:
		return ADC_CH_GAIN_2X_gc;
   19e22:	84 e0       	ldi	r24, 0x04	; 4
   19e24:	0d c0       	rjmp	.+26     	; 0x19e40 <adcch_get_gain_setting+0x82>

	case 4:
		return ADC_CH_GAIN_4X_gc;
   19e26:	88 e0       	ldi	r24, 0x08	; 8
   19e28:	0b c0       	rjmp	.+22     	; 0x19e40 <adcch_get_gain_setting+0x82>

	case 8:
		return ADC_CH_GAIN_8X_gc;
   19e2a:	8c e0       	ldi	r24, 0x0C	; 12
   19e2c:	09 c0       	rjmp	.+18     	; 0x19e40 <adcch_get_gain_setting+0x82>

	case 16:
		return ADC_CH_GAIN_16X_gc;
   19e2e:	80 e1       	ldi	r24, 0x10	; 16
   19e30:	07 c0       	rjmp	.+14     	; 0x19e40 <adcch_get_gain_setting+0x82>

	case 32:
		return ADC_CH_GAIN_32X_gc;
   19e32:	84 e1       	ldi	r24, 0x14	; 20
   19e34:	05 c0       	rjmp	.+10     	; 0x19e40 <adcch_get_gain_setting+0x82>

	case 64:
		return ADC_CH_GAIN_64X_gc;
   19e36:	88 e1       	ldi	r24, 0x18	; 24
   19e38:	03 c0       	rjmp	.+6      	; 0x19e40 <adcch_get_gain_setting+0x82>

	case ADCCH_FORCE_1X_GAINSTAGE:
		return ADC_CH_GAIN_1X_gc;
   19e3a:	80 e0       	ldi	r24, 0x00	; 0
   19e3c:	01 c0       	rjmp	.+2      	; 0x19e40 <adcch_get_gain_setting+0x82>

	default:
		Assert(0);
		return 0;
   19e3e:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   19e40:	0f 90       	pop	r0
   19e42:	df 91       	pop	r29
   19e44:	cf 91       	pop	r28
   19e46:	08 95       	ret

00019e48 <adcch_set_input>:
 * possible unless the user specifies \ref ADCCH_FORCE_1X_GAINSTAGE as \a gain.
 */
static inline void adcch_set_input(struct adc_channel_config *ch_conf,
		enum adcch_positive_input pos, enum adcch_negative_input neg,
		uint8_t gain)
{
   19e48:	cf 93       	push	r28
   19e4a:	df 93       	push	r29
   19e4c:	cd b7       	in	r28, 0x3d	; 61
   19e4e:	de b7       	in	r29, 0x3e	; 62
   19e50:	25 97       	sbiw	r28, 0x05	; 5
   19e52:	cd bf       	out	0x3d, r28	; 61
   19e54:	de bf       	out	0x3e, r29	; 62
   19e56:	89 83       	std	Y+1, r24	; 0x01
   19e58:	9a 83       	std	Y+2, r25	; 0x02
   19e5a:	6b 83       	std	Y+3, r22	; 0x03
   19e5c:	4c 83       	std	Y+4, r20	; 0x04
   19e5e:	2d 83       	std	Y+5, r18	; 0x05
	if (pos >= ADCCH_POS_TEMPSENSE) {
   19e60:	8b 81       	ldd	r24, Y+3	; 0x03
   19e62:	80 31       	cpi	r24, 0x10	; 16
   19e64:	78 f0       	brcs	.+30     	; 0x19e84 <adcch_set_input+0x3c>
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
   19e66:	89 81       	ldd	r24, Y+1	; 0x01
   19e68:	9a 81       	ldd	r25, Y+2	; 0x02
   19e6a:	fc 01       	movw	r30, r24
   19e6c:	10 82       	st	Z, r1
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
   19e6e:	8b 81       	ldd	r24, Y+3	; 0x03
   19e70:	80 51       	subi	r24, 0x10	; 16
   19e72:	28 2f       	mov	r18, r24
   19e74:	22 0f       	add	r18, r18
   19e76:	22 0f       	add	r18, r18
   19e78:	22 0f       	add	r18, r18
   19e7a:	89 81       	ldd	r24, Y+1	; 0x01
   19e7c:	9a 81       	ldd	r25, Y+2	; 0x02
   19e7e:	fc 01       	movw	r30, r24
   19e80:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19e82:	87 c0       	rjmp	.+270    	; 0x19f92 <adcch_set_input+0x14a>
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
   19e84:	8c 81       	ldd	r24, Y+4	; 0x04
   19e86:	8a 30       	cpi	r24, 0x0A	; 10
   19e88:	79 f4       	brne	.+30     	; 0x19ea8 <adcch_set_input+0x60>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
   19e8a:	89 81       	ldd	r24, Y+1	; 0x01
   19e8c:	9a 81       	ldd	r25, Y+2	; 0x02
   19e8e:	21 e0       	ldi	r18, 0x01	; 1
   19e90:	fc 01       	movw	r30, r24
   19e92:	20 83       	st	Z, r18
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
   19e94:	8b 81       	ldd	r24, Y+3	; 0x03
   19e96:	28 2f       	mov	r18, r24
   19e98:	22 0f       	add	r18, r18
   19e9a:	22 0f       	add	r18, r18
   19e9c:	22 0f       	add	r18, r18
   19e9e:	89 81       	ldd	r24, Y+1	; 0x01
   19ea0:	9a 81       	ldd	r25, Y+2	; 0x02
   19ea2:	fc 01       	movw	r30, r24
   19ea4:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19ea6:	75 c0       	rjmp	.+234    	; 0x19f92 <adcch_set_input+0x14a>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
	} else if (neg <= ADCCH_NEG_PIN3) {
   19ea8:	8c 81       	ldd	r24, Y+4	; 0x04
   19eaa:	84 30       	cpi	r24, 0x04	; 4
   19eac:	b8 f4       	brcc	.+46     	; 0x19edc <adcch_set_input+0x94>
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   19eae:	89 81       	ldd	r24, Y+1	; 0x01
   19eb0:	9a 81       	ldd	r25, Y+2	; 0x02
   19eb2:	22 e0       	ldi	r18, 0x02	; 2
   19eb4:	fc 01       	movw	r30, r24
   19eb6:	20 83       	st	Z, r18
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19eb8:	8b 81       	ldd	r24, Y+3	; 0x03
   19eba:	88 2f       	mov	r24, r24
   19ebc:	90 e0       	ldi	r25, 0x00	; 0
   19ebe:	88 0f       	add	r24, r24
   19ec0:	99 1f       	adc	r25, r25
   19ec2:	88 0f       	add	r24, r24
   19ec4:	99 1f       	adc	r25, r25
   19ec6:	88 0f       	add	r24, r24
   19ec8:	99 1f       	adc	r25, r25
   19eca:	98 2f       	mov	r25, r24
   19ecc:	8c 81       	ldd	r24, Y+4	; 0x04
   19ece:	89 2b       	or	r24, r25
   19ed0:	28 2f       	mov	r18, r24
   19ed2:	89 81       	ldd	r24, Y+1	; 0x01
   19ed4:	9a 81       	ldd	r25, Y+2	; 0x02
   19ed6:	fc 01       	movw	r30, r24
   19ed8:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19eda:	5b c0       	rjmp	.+182    	; 0x19f92 <adcch_set_input+0x14a>
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
				(neg << ADC_CH_MUXNEG_gp);
	} else if (neg <= ADCCH_NEG_PIN7) {
   19edc:	8c 81       	ldd	r24, Y+4	; 0x04
   19ede:	88 30       	cpi	r24, 0x08	; 8
   19ee0:	d8 f4       	brcc	.+54     	; 0x19f18 <adcch_set_input+0xd0>
		 */
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINH_gc;
#else
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
   19ee2:	8d 81       	ldd	r24, Y+5	; 0x05
   19ee4:	6c df       	rcall	.-296    	; 0x19dbe <adcch_get_gain_setting>
   19ee6:	28 2f       	mov	r18, r24
   19ee8:	23 60       	ori	r18, 0x03	; 3
   19eea:	89 81       	ldd	r24, Y+1	; 0x01
   19eec:	9a 81       	ldd	r25, Y+2	; 0x02
   19eee:	fc 01       	movw	r30, r24
   19ef0:	20 83       	st	Z, r18
				ADC_CH_INPUTMODE_DIFFWGAIN_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19ef2:	8b 81       	ldd	r24, Y+3	; 0x03
   19ef4:	88 2f       	mov	r24, r24
   19ef6:	90 e0       	ldi	r25, 0x00	; 0
   19ef8:	88 0f       	add	r24, r24
   19efa:	99 1f       	adc	r25, r25
   19efc:	88 0f       	add	r24, r24
   19efe:	99 1f       	adc	r25, r25
   19f00:	88 0f       	add	r24, r24
   19f02:	99 1f       	adc	r25, r25
   19f04:	98 2f       	mov	r25, r24
   19f06:	8c 81       	ldd	r24, Y+4	; 0x04
   19f08:	84 50       	subi	r24, 0x04	; 4
   19f0a:	89 2b       	or	r24, r25
   19f0c:	28 2f       	mov	r18, r24
   19f0e:	89 81       	ldd	r24, Y+1	; 0x01
   19f10:	9a 81       	ldd	r25, Y+2	; 0x02
   19f12:	fc 01       	movw	r30, r24
   19f14:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19f16:	3d c0       	rjmp	.+122    	; 0x19f92 <adcch_set_input+0x14a>
		 * The bitmasks for the on-chip GND signals change when
		 * gain is enabled. To avoid unnecessary current consumption,
		 * do not enable gainstage for unity gain unless user explicitly
		 * specifies it with the ADCCH_FORCE_1X_GAINSTAGE macro.
		 */
		if (gain == 1) {
   19f18:	8d 81       	ldd	r24, Y+5	; 0x05
   19f1a:	81 30       	cpi	r24, 0x01	; 1
   19f1c:	e1 f4       	brne	.+56     	; 0x19f56 <adcch_set_input+0x10e>
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   19f1e:	89 81       	ldd	r24, Y+1	; 0x01
   19f20:	9a 81       	ldd	r25, Y+2	; 0x02
   19f22:	22 e0       	ldi	r18, 0x02	; 2
   19f24:	fc 01       	movw	r30, r24
   19f26:	20 83       	st	Z, r18
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19f28:	8b 81       	ldd	r24, Y+3	; 0x03
   19f2a:	88 2f       	mov	r24, r24
   19f2c:	90 e0       	ldi	r25, 0x00	; 0
   19f2e:	88 0f       	add	r24, r24
   19f30:	99 1f       	adc	r25, r25
   19f32:	88 0f       	add	r24, r24
   19f34:	99 1f       	adc	r25, r25
   19f36:	88 0f       	add	r24, r24
   19f38:	99 1f       	adc	r25, r25
   19f3a:	98 2f       	mov	r25, r24
   19f3c:	8c 81       	ldd	r24, Y+4	; 0x04
   19f3e:	88 30       	cpi	r24, 0x08	; 8
   19f40:	11 f4       	brne	.+4      	; 0x19f46 <adcch_set_input+0xfe>
   19f42:	85 e0       	ldi	r24, 0x05	; 5
   19f44:	01 c0       	rjmp	.+2      	; 0x19f48 <adcch_set_input+0x100>
   19f46:	87 e0       	ldi	r24, 0x07	; 7
   19f48:	89 2b       	or	r24, r25
   19f4a:	28 2f       	mov	r18, r24
   19f4c:	89 81       	ldd	r24, Y+1	; 0x01
   19f4e:	9a 81       	ldd	r25, Y+2	; 0x02
   19f50:	fc 01       	movw	r30, r24
   19f52:	21 83       	std	Z+1, r18	; 0x01
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
					adcch_get_gain_setting(gain);
   19f54:	1e c0       	rjmp	.+60     	; 0x19f92 <adcch_set_input+0x14a>
   19f56:	8d 81       	ldd	r24, Y+5	; 0x05
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
   19f58:	32 df       	rcall	.-412    	; 0x19dbe <adcch_get_gain_setting>
   19f5a:	28 2f       	mov	r18, r24
   19f5c:	23 60       	ori	r18, 0x03	; 3
   19f5e:	89 81       	ldd	r24, Y+1	; 0x01
   19f60:	9a 81       	ldd	r25, Y+2	; 0x02
   19f62:	fc 01       	movw	r30, r24
					adcch_get_gain_setting(gain);
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19f64:	20 83       	st	Z, r18
   19f66:	8b 81       	ldd	r24, Y+3	; 0x03
   19f68:	88 2f       	mov	r24, r24
   19f6a:	90 e0       	ldi	r25, 0x00	; 0
   19f6c:	88 0f       	add	r24, r24
   19f6e:	99 1f       	adc	r25, r25
   19f70:	88 0f       	add	r24, r24
   19f72:	99 1f       	adc	r25, r25
   19f74:	88 0f       	add	r24, r24
   19f76:	99 1f       	adc	r25, r25
   19f78:	98 2f       	mov	r25, r24
   19f7a:	8c 81       	ldd	r24, Y+4	; 0x04
   19f7c:	89 30       	cpi	r24, 0x09	; 9
   19f7e:	11 f4       	brne	.+4      	; 0x19f84 <adcch_set_input+0x13c>
   19f80:	84 e0       	ldi	r24, 0x04	; 4
   19f82:	01 c0       	rjmp	.+2      	; 0x19f86 <adcch_set_input+0x13e>
   19f84:	87 e0       	ldi	r24, 0x07	; 7
   19f86:	89 2b       	or	r24, r25
   19f88:	28 2f       	mov	r18, r24
   19f8a:	89 81       	ldd	r24, Y+1	; 0x01
   19f8c:	9a 81       	ldd	r25, Y+2	; 0x02
   19f8e:	fc 01       	movw	r30, r24
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19f90:	21 83       	std	Z+1, r18	; 0x01
   19f92:	00 00       	nop
   19f94:	25 96       	adiw	r28, 0x05	; 5
   19f96:	cd bf       	out	0x3d, r28	; 61
   19f98:	de bf       	out	0x3e, r29	; 62
   19f9a:	df 91       	pop	r29
   19f9c:	cf 91       	pop	r28
   19f9e:	08 95       	ret

00019fa0 <adcch_set_pin_scan>:
 * \note Only the AVR XMEGA AU family features this setting.
 * \note Pin scan is only available on ADC channel 0.
 */
static inline void adcch_set_pin_scan(struct adc_channel_config *ch_conf,
		uint8_t start_offset, uint8_t max_offset)
{
   19fa0:	cf 93       	push	r28
   19fa2:	df 93       	push	r29
   19fa4:	00 d0       	rcall	.+0      	; 0x19fa6 <adcch_set_pin_scan+0x6>
   19fa6:	1f 92       	push	r1
   19fa8:	cd b7       	in	r28, 0x3d	; 61
   19faa:	de b7       	in	r29, 0x3e	; 62
   19fac:	89 83       	std	Y+1, r24	; 0x01
   19fae:	9a 83       	std	Y+2, r25	; 0x02
   19fb0:	6b 83       	std	Y+3, r22	; 0x03
   19fb2:	4c 83       	std	Y+4, r20	; 0x04
	Assert(start_offset < 16);
	Assert(max_offset < 16);
	Assert(start_offset <= max_offset);

	ch_conf->scan = max_offset | (start_offset << ADC_CH_OFFSET_gp);
   19fb4:	8b 81       	ldd	r24, Y+3	; 0x03
   19fb6:	88 2f       	mov	r24, r24
   19fb8:	90 e0       	ldi	r25, 0x00	; 0
   19fba:	82 95       	swap	r24
   19fbc:	92 95       	swap	r25
   19fbe:	90 7f       	andi	r25, 0xF0	; 240
   19fc0:	98 27       	eor	r25, r24
   19fc2:	80 7f       	andi	r24, 0xF0	; 240
   19fc4:	98 27       	eor	r25, r24
   19fc6:	98 2f       	mov	r25, r24
   19fc8:	8c 81       	ldd	r24, Y+4	; 0x04
   19fca:	89 2b       	or	r24, r25
   19fcc:	28 2f       	mov	r18, r24
   19fce:	89 81       	ldd	r24, Y+1	; 0x01
   19fd0:	9a 81       	ldd	r25, Y+2	; 0x02
   19fd2:	fc 01       	movw	r30, r24
   19fd4:	23 83       	std	Z+3, r18	; 0x03
}
   19fd6:	00 00       	nop
   19fd8:	24 96       	adiw	r28, 0x04	; 4
   19fda:	cd bf       	out	0x3d, r28	; 61
   19fdc:	de bf       	out	0x3e, r29	; 62
   19fde:	df 91       	pop	r29
   19fe0:	cf 91       	pop	r28
   19fe2:	08 95       	ret

00019fe4 <adcch_set_interrupt_mode>:
 * \param ch_conf Pointer to ADC channel configuration.
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
   19fe4:	cf 93       	push	r28
   19fe6:	df 93       	push	r29
   19fe8:	00 d0       	rcall	.+0      	; 0x19fea <adcch_set_interrupt_mode+0x6>
   19fea:	cd b7       	in	r28, 0x3d	; 61
   19fec:	de b7       	in	r29, 0x3e	; 62
   19fee:	89 83       	std	Y+1, r24	; 0x01
   19ff0:	9a 83       	std	Y+2, r25	; 0x02
   19ff2:	6b 83       	std	Y+3, r22	; 0x03
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
   19ff4:	89 81       	ldd	r24, Y+1	; 0x01
   19ff6:	9a 81       	ldd	r25, Y+2	; 0x02
   19ff8:	fc 01       	movw	r30, r24
   19ffa:	82 81       	ldd	r24, Z+2	; 0x02
   19ffc:	28 2f       	mov	r18, r24
   19ffe:	23 7f       	andi	r18, 0xF3	; 243
   1a000:	89 81       	ldd	r24, Y+1	; 0x01
   1a002:	9a 81       	ldd	r25, Y+2	; 0x02
   1a004:	fc 01       	movw	r30, r24
   1a006:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= mode;
   1a008:	89 81       	ldd	r24, Y+1	; 0x01
   1a00a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a00c:	fc 01       	movw	r30, r24
   1a00e:	92 81       	ldd	r25, Z+2	; 0x02
   1a010:	8b 81       	ldd	r24, Y+3	; 0x03
   1a012:	29 2f       	mov	r18, r25
   1a014:	28 2b       	or	r18, r24
   1a016:	89 81       	ldd	r24, Y+1	; 0x01
   1a018:	9a 81       	ldd	r25, Y+2	; 0x02
   1a01a:	fc 01       	movw	r30, r24
   1a01c:	22 83       	std	Z+2, r18	; 0x02
}
   1a01e:	00 00       	nop
   1a020:	23 96       	adiw	r28, 0x03	; 3
   1a022:	cd bf       	out	0x3d, r28	; 61
   1a024:	de bf       	out	0x3e, r29	; 62
   1a026:	df 91       	pop	r29
   1a028:	cf 91       	pop	r28
   1a02a:	08 95       	ret

0001a02c <adcch_enable_interrupt>:
 * \brief Enable interrupts on ADC channel
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
   1a02c:	cf 93       	push	r28
   1a02e:	df 93       	push	r29
   1a030:	1f 92       	push	r1
   1a032:	1f 92       	push	r1
   1a034:	cd b7       	in	r28, 0x3d	; 61
   1a036:	de b7       	in	r29, 0x3e	; 62
   1a038:	89 83       	std	Y+1, r24	; 0x01
   1a03a:	9a 83       	std	Y+2, r25	; 0x02
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
   1a03c:	89 81       	ldd	r24, Y+1	; 0x01
   1a03e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a040:	fc 01       	movw	r30, r24
   1a042:	82 81       	ldd	r24, Z+2	; 0x02
   1a044:	28 2f       	mov	r18, r24
   1a046:	2c 7f       	andi	r18, 0xFC	; 252
   1a048:	89 81       	ldd	r24, Y+1	; 0x01
   1a04a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a04c:	fc 01       	movw	r30, r24
   1a04e:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
   1a050:	89 81       	ldd	r24, Y+1	; 0x01
   1a052:	9a 81       	ldd	r25, Y+2	; 0x02
   1a054:	fc 01       	movw	r30, r24
   1a056:	82 81       	ldd	r24, Z+2	; 0x02
   1a058:	28 2f       	mov	r18, r24
   1a05a:	21 60       	ori	r18, 0x01	; 1
   1a05c:	89 81       	ldd	r24, Y+1	; 0x01
   1a05e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a060:	fc 01       	movw	r30, r24
   1a062:	22 83       	std	Z+2, r18	; 0x02
}
   1a064:	00 00       	nop
   1a066:	0f 90       	pop	r0
   1a068:	0f 90       	pop	r0
   1a06a:	df 91       	pop	r29
   1a06c:	cf 91       	pop	r28
   1a06e:	08 95       	ret

0001a070 <pmic_init>:
 *
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
   1a070:	cf 93       	push	r28
   1a072:	df 93       	push	r29
   1a074:	cd b7       	in	r28, 0x3d	; 61
   1a076:	de b7       	in	r29, 0x3e	; 62
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
   1a078:	80 ea       	ldi	r24, 0xA0	; 160
   1a07a:	90 e0       	ldi	r25, 0x00	; 0
   1a07c:	27 e0       	ldi	r18, 0x07	; 7
   1a07e:	fc 01       	movw	r30, r24
   1a080:	22 83       	std	Z+2, r18	; 0x02
			PMIC_LVL_HIGH;
}
   1a082:	00 00       	nop
   1a084:	df 91       	pop	r29
   1a086:	cf 91       	pop	r28
   1a088:	08 95       	ret

0001a08a <pmic_set_scheduling>:
 *
 * \note The low-priority vector, INTPRI, must be set to 0 when round-robin
 * scheduling is disabled to return to default interrupt priority order.
 */
static inline void pmic_set_scheduling(enum pmic_schedule schedule)
{
   1a08a:	cf 93       	push	r28
   1a08c:	df 93       	push	r29
   1a08e:	1f 92       	push	r1
   1a090:	cd b7       	in	r28, 0x3d	; 61
   1a092:	de b7       	in	r29, 0x3e	; 62
   1a094:	89 83       	std	Y+1, r24	; 0x01
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
   1a096:	89 81       	ldd	r24, Y+1	; 0x01
   1a098:	88 2f       	mov	r24, r24
   1a09a:	90 e0       	ldi	r25, 0x00	; 0
   1a09c:	00 97       	sbiw	r24, 0x00	; 0
   1a09e:	19 f0       	breq	.+6      	; 0x1a0a6 <pmic_set_scheduling+0x1c>
   1a0a0:	01 97       	sbiw	r24, 0x01	; 1
   1a0a2:	79 f0       	breq	.+30     	; 0x1a0c2 <pmic_set_scheduling+0x38>
	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
		break;

	default:
		break;
   1a0a4:	18 c0       	rjmp	.+48     	; 0x1a0d6 <pmic_set_scheduling+0x4c>
{
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
	case PMIC_SCH_FIXED_PRIORITY:
		PMIC.CTRL &= ~PMIC_RREN_bm;
   1a0a6:	80 ea       	ldi	r24, 0xA0	; 160
   1a0a8:	90 e0       	ldi	r25, 0x00	; 0
   1a0aa:	20 ea       	ldi	r18, 0xA0	; 160
   1a0ac:	30 e0       	ldi	r19, 0x00	; 0
   1a0ae:	f9 01       	movw	r30, r18
   1a0b0:	22 81       	ldd	r18, Z+2	; 0x02
   1a0b2:	2f 77       	andi	r18, 0x7F	; 127
   1a0b4:	fc 01       	movw	r30, r24
   1a0b6:	22 83       	std	Z+2, r18	; 0x02
		PMIC.INTPRI = 0;
   1a0b8:	80 ea       	ldi	r24, 0xA0	; 160
   1a0ba:	90 e0       	ldi	r25, 0x00	; 0
   1a0bc:	fc 01       	movw	r30, r24
   1a0be:	11 82       	std	Z+1, r1	; 0x01
		break;
   1a0c0:	0a c0       	rjmp	.+20     	; 0x1a0d6 <pmic_set_scheduling+0x4c>

	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
   1a0c2:	80 ea       	ldi	r24, 0xA0	; 160
   1a0c4:	90 e0       	ldi	r25, 0x00	; 0
   1a0c6:	20 ea       	ldi	r18, 0xA0	; 160
   1a0c8:	30 e0       	ldi	r19, 0x00	; 0
   1a0ca:	f9 01       	movw	r30, r18
   1a0cc:	22 81       	ldd	r18, Z+2	; 0x02
   1a0ce:	20 68       	ori	r18, 0x80	; 128
   1a0d0:	fc 01       	movw	r30, r24
   1a0d2:	22 83       	std	Z+2, r18	; 0x02
		break;
   1a0d4:	00 00       	nop

	default:
		break;
	};
}
   1a0d6:	00 00       	nop
   1a0d8:	0f 90       	pop	r0
   1a0da:	df 91       	pop	r29
   1a0dc:	cf 91       	pop	r28
   1a0de:	08 95       	ret

0001a0e0 <dma_set_priority_mode>:
 * for dual channel devices.
 *
 * \param primode DMA channel priority mode given by a DMA_PRIMODE_t type
 */
static inline void dma_set_priority_mode(DMA_PRIMODE_t primode)
{
   1a0e0:	cf 93       	push	r28
   1a0e2:	df 93       	push	r29
   1a0e4:	1f 92       	push	r1
   1a0e6:	1f 92       	push	r1
   1a0e8:	cd b7       	in	r28, 0x3d	; 61
   1a0ea:	de b7       	in	r29, 0x3e	; 62
	Assert(!(primode & ~DMA_PRIMODE_gm));
#else
	Assert(!(primode & ~DMA_PRIMODE_bm));
#endif

	iflags = cpu_irq_save();
   1a0ec:	8a 83       	std	Y+2, r24	; 0x02
   1a0ee:	54 da       	rcall	.-2904   	; 0x19598 <cpu_irq_save>

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_gm) | primode;
   1a0f0:	89 83       	std	Y+1, r24	; 0x01
   1a0f2:	80 e0       	ldi	r24, 0x00	; 0
   1a0f4:	91 e0       	ldi	r25, 0x01	; 1
   1a0f6:	20 e0       	ldi	r18, 0x00	; 0
   1a0f8:	31 e0       	ldi	r19, 0x01	; 1
   1a0fa:	f9 01       	movw	r30, r18
   1a0fc:	20 81       	ld	r18, Z
   1a0fe:	32 2f       	mov	r19, r18
   1a100:	3c 7f       	andi	r19, 0xFC	; 252
   1a102:	2a 81       	ldd	r18, Y+2	; 0x02
   1a104:	23 2b       	or	r18, r19
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_bm) | primode;
#endif

	cpu_irq_restore(iflags);
   1a106:	fc 01       	movw	r30, r24
   1a108:	20 83       	st	Z, r18
}
   1a10a:	89 81       	ldd	r24, Y+1	; 0x01
   1a10c:	55 da       	rcall	.-2902   	; 0x195b8 <cpu_irq_restore>
   1a10e:	00 00       	nop
   1a110:	0f 90       	pop	r0
   1a112:	0f 90       	pop	r0
   1a114:	df 91       	pop	r29
   1a116:	cf 91       	pop	r28
   1a118:	08 95       	ret

0001a11a <dma_set_double_buffer_mode>:
 *
 * \param dbufmode Double buffer channel configuration given by a
 *                 DMA_DBUFMODE_t type
 */
static inline void dma_set_double_buffer_mode(DMA_DBUFMODE_t dbufmode)
{
   1a11a:	cf 93       	push	r28
   1a11c:	df 93       	push	r29
   1a11e:	1f 92       	push	r1
   1a120:	1f 92       	push	r1
   1a122:	cd b7       	in	r28, 0x3d	; 61
   1a124:	de b7       	in	r29, 0x3e	; 62
	Assert(!(dbufmode & ~DMA_DBUFMODE_gm));
#else
	Assert(!(dbufmode & ~DMA_DBUFMODE_bm));
#endif

	iflags = cpu_irq_save();
   1a126:	8a 83       	std	Y+2, r24	; 0x02
   1a128:	37 da       	rcall	.-2962   	; 0x19598 <cpu_irq_save>

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_gm) | dbufmode;
   1a12a:	89 83       	std	Y+1, r24	; 0x01
   1a12c:	80 e0       	ldi	r24, 0x00	; 0
   1a12e:	91 e0       	ldi	r25, 0x01	; 1
   1a130:	20 e0       	ldi	r18, 0x00	; 0
   1a132:	31 e0       	ldi	r19, 0x01	; 1
   1a134:	f9 01       	movw	r30, r18
   1a136:	20 81       	ld	r18, Z
   1a138:	32 2f       	mov	r19, r18
   1a13a:	33 7f       	andi	r19, 0xF3	; 243
   1a13c:	2a 81       	ldd	r18, Y+2	; 0x02
   1a13e:	23 2b       	or	r18, r19
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_bm) | dbufmode;
#endif

	cpu_irq_restore(iflags);
   1a140:	fc 01       	movw	r30, r24
   1a142:	20 83       	st	Z, r18
}
   1a144:	89 81       	ldd	r24, Y+1	; 0x01
   1a146:	38 da       	rcall	.-2960   	; 0x195b8 <cpu_irq_restore>
   1a148:	00 00       	nop
   1a14a:	0f 90       	pop	r0
   1a14c:	0f 90       	pop	r0
   1a14e:	df 91       	pop	r29
   1a150:	cf 91       	pop	r28
   1a152:	08 95       	ret

0001a154 <dma_channel_enable>:
 * enabling the channel.
 *
 * \param num DMA channel to enable
 */
static inline void dma_channel_enable(dma_channel_num_t num)
{
   1a154:	cf 93       	push	r28
   1a156:	df 93       	push	r29
   1a158:	00 d0       	rcall	.+0      	; 0x1a15a <dma_channel_enable+0x6>
   1a15a:	1f 92       	push	r1
   1a15c:	cd b7       	in	r28, 0x3d	; 61
   1a15e:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
   1a160:	8c 83       	std	Y+4, r24	; 0x04
   1a162:	1a da       	rcall	.-3020   	; 0x19598 <cpu_irq_save>
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
   1a164:	89 83       	std	Y+1, r24	; 0x01
   1a166:	8c 81       	ldd	r24, Y+4	; 0x04
   1a168:	88 2f       	mov	r24, r24
   1a16a:	90 e0       	ldi	r25, 0x00	; 0
   1a16c:	41 96       	adiw	r24, 0x11	; 17
   1a16e:	82 95       	swap	r24
   1a170:	92 95       	swap	r25
   1a172:	90 7f       	andi	r25, 0xF0	; 240
   1a174:	98 27       	eor	r25, r24
   1a176:	80 7f       	andi	r24, 0xF0	; 240
   1a178:	98 27       	eor	r25, r24
   1a17a:	8a 83       	std	Y+2, r24	; 0x02

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
   1a17c:	9b 83       	std	Y+3, r25	; 0x03
   1a17e:	8a 81       	ldd	r24, Y+2	; 0x02
   1a180:	9b 81       	ldd	r25, Y+3	; 0x03
   1a182:	fc 01       	movw	r30, r24
   1a184:	80 81       	ld	r24, Z
   1a186:	28 2f       	mov	r18, r24
   1a188:	20 68       	ori	r18, 0x80	; 128
   1a18a:	8a 81       	ldd	r24, Y+2	; 0x02
   1a18c:	9b 81       	ldd	r25, Y+3	; 0x03
#else
	channel->CTRLA |= DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
   1a18e:	fc 01       	movw	r30, r24
   1a190:	20 83       	st	Z, r18
}
   1a192:	89 81       	ldd	r24, Y+1	; 0x01
   1a194:	11 da       	rcall	.-3038   	; 0x195b8 <cpu_irq_restore>
   1a196:	00 00       	nop
   1a198:	24 96       	adiw	r28, 0x04	; 4
   1a19a:	cd bf       	out	0x3d, r28	; 61
   1a19c:	de bf       	out	0x3e, r29	; 62
   1a19e:	df 91       	pop	r29
   1a1a0:	cf 91       	pop	r28
   1a1a2:	08 95       	ret

0001a1a4 <dma_channel_set_burst_length>:
 *                     type
 */
static inline void dma_channel_set_burst_length(
		struct dma_channel_config *config,
		DMA_CH_BURSTLEN_t burst_length)
{
   1a1a4:	cf 93       	push	r28
   1a1a6:	df 93       	push	r29
   1a1a8:	00 d0       	rcall	.+0      	; 0x1a1aa <dma_channel_set_burst_length+0x6>
   1a1aa:	cd b7       	in	r28, 0x3d	; 61
   1a1ac:	de b7       	in	r29, 0x3e	; 62
   1a1ae:	89 83       	std	Y+1, r24	; 0x01
   1a1b0:	9a 83       	std	Y+2, r25	; 0x02
   1a1b2:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrla &= ~DMA_CH_BURSTLEN_gm;
   1a1b4:	89 81       	ldd	r24, Y+1	; 0x01
   1a1b6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1b8:	fc 01       	movw	r30, r24
   1a1ba:	80 81       	ld	r24, Z
   1a1bc:	28 2f       	mov	r18, r24
   1a1be:	2c 7f       	andi	r18, 0xFC	; 252
   1a1c0:	89 81       	ldd	r24, Y+1	; 0x01
   1a1c2:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1c4:	fc 01       	movw	r30, r24
   1a1c6:	20 83       	st	Z, r18
	config->ctrla |= burst_length;
   1a1c8:	89 81       	ldd	r24, Y+1	; 0x01
   1a1ca:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1cc:	fc 01       	movw	r30, r24
   1a1ce:	90 81       	ld	r25, Z
   1a1d0:	8b 81       	ldd	r24, Y+3	; 0x03
   1a1d2:	29 2f       	mov	r18, r25
   1a1d4:	28 2b       	or	r18, r24
   1a1d6:	89 81       	ldd	r24, Y+1	; 0x01
   1a1d8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1da:	fc 01       	movw	r30, r24
   1a1dc:	20 83       	st	Z, r18
}
   1a1de:	00 00       	nop
   1a1e0:	23 96       	adiw	r28, 0x03	; 3
   1a1e2:	cd bf       	out	0x3d, r28	; 61
   1a1e4:	de bf       	out	0x3e, r29	; 62
   1a1e6:	df 91       	pop	r29
   1a1e8:	cf 91       	pop	r28
   1a1ea:	08 95       	ret

0001a1ec <dma_channel_set_single_shot>:
 * transfer mode.
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
   1a1ec:	cf 93       	push	r28
   1a1ee:	df 93       	push	r29
   1a1f0:	1f 92       	push	r1
   1a1f2:	1f 92       	push	r1
   1a1f4:	cd b7       	in	r28, 0x3d	; 61
   1a1f6:	de b7       	in	r29, 0x3e	; 62
   1a1f8:	89 83       	std	Y+1, r24	; 0x01
   1a1fa:	9a 83       	std	Y+2, r25	; 0x02
	config->ctrla |= DMA_CH_SINGLE_bm;
   1a1fc:	89 81       	ldd	r24, Y+1	; 0x01
   1a1fe:	9a 81       	ldd	r25, Y+2	; 0x02
   1a200:	fc 01       	movw	r30, r24
   1a202:	80 81       	ld	r24, Z
   1a204:	28 2f       	mov	r18, r24
   1a206:	24 60       	ori	r18, 0x04	; 4
   1a208:	89 81       	ldd	r24, Y+1	; 0x01
   1a20a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a20c:	fc 01       	movw	r30, r24
   1a20e:	20 83       	st	Z, r18
}
   1a210:	00 00       	nop
   1a212:	0f 90       	pop	r0
   1a214:	0f 90       	pop	r0
   1a216:	df 91       	pop	r29
   1a218:	cf 91       	pop	r28
   1a21a:	08 95       	ret

0001a21c <dma_channel_set_interrupt_level>:
 * \param config Pointer to a \ref dma_channel_config variable
 * \param level Interrupt level given by a \ref dma_int_level_t type
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
   1a21c:	cf 93       	push	r28
   1a21e:	df 93       	push	r29
   1a220:	00 d0       	rcall	.+0      	; 0x1a222 <dma_channel_set_interrupt_level+0x6>
   1a222:	cd b7       	in	r28, 0x3d	; 61
   1a224:	de b7       	in	r29, 0x3e	; 62
   1a226:	89 83       	std	Y+1, r24	; 0x01
   1a228:	9a 83       	std	Y+2, r25	; 0x02
   1a22a:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
   1a22c:	89 81       	ldd	r24, Y+1	; 0x01
   1a22e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a230:	fc 01       	movw	r30, r24
   1a232:	81 81       	ldd	r24, Z+1	; 0x01
   1a234:	28 2f       	mov	r18, r24
   1a236:	20 7f       	andi	r18, 0xF0	; 240
   1a238:	89 81       	ldd	r24, Y+1	; 0x01
   1a23a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a23c:	fc 01       	movw	r30, r24
   1a23e:	21 83       	std	Z+1, r18	; 0x01
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
   1a240:	89 81       	ldd	r24, Y+1	; 0x01
   1a242:	9a 81       	ldd	r25, Y+2	; 0x02
   1a244:	fc 01       	movw	r30, r24
   1a246:	81 81       	ldd	r24, Z+1	; 0x01
   1a248:	28 2f       	mov	r18, r24
   1a24a:	8b 81       	ldd	r24, Y+3	; 0x03
   1a24c:	88 2f       	mov	r24, r24
   1a24e:	90 e0       	ldi	r25, 0x00	; 0
   1a250:	88 0f       	add	r24, r24
   1a252:	99 1f       	adc	r25, r25
   1a254:	88 0f       	add	r24, r24
   1a256:	99 1f       	adc	r25, r25
   1a258:	98 2f       	mov	r25, r24
   1a25a:	8b 81       	ldd	r24, Y+3	; 0x03
   1a25c:	89 2b       	or	r24, r25
   1a25e:	82 2b       	or	r24, r18
   1a260:	28 2f       	mov	r18, r24
   1a262:	89 81       	ldd	r24, Y+1	; 0x01
   1a264:	9a 81       	ldd	r25, Y+2	; 0x02
   1a266:	fc 01       	movw	r30, r24
   1a268:	21 83       	std	Z+1, r18	; 0x01
			| (level << DMA_CH_TRNINTLVL_gp);
}
   1a26a:	00 00       	nop
   1a26c:	23 96       	adiw	r28, 0x03	; 3
   1a26e:	cd bf       	out	0x3d, r28	; 61
   1a270:	de bf       	out	0x3e, r29	; 62
   1a272:	df 91       	pop	r29
   1a274:	cf 91       	pop	r28
   1a276:	08 95       	ret

0001a278 <dma_channel_set_src_reload_mode>:
 *             DMA_CH_SRCRELOAD_t type
 */
static inline void dma_channel_set_src_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCRELOAD_t mode)
{
   1a278:	cf 93       	push	r28
   1a27a:	df 93       	push	r29
   1a27c:	00 d0       	rcall	.+0      	; 0x1a27e <dma_channel_set_src_reload_mode+0x6>
   1a27e:	cd b7       	in	r28, 0x3d	; 61
   1a280:	de b7       	in	r29, 0x3e	; 62
   1a282:	89 83       	std	Y+1, r24	; 0x01
   1a284:	9a 83       	std	Y+2, r25	; 0x02
   1a286:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCRELOAD_gm;
   1a288:	89 81       	ldd	r24, Y+1	; 0x01
   1a28a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a28c:	fc 01       	movw	r30, r24
   1a28e:	82 81       	ldd	r24, Z+2	; 0x02
   1a290:	28 2f       	mov	r18, r24
   1a292:	2f 73       	andi	r18, 0x3F	; 63
   1a294:	89 81       	ldd	r24, Y+1	; 0x01
   1a296:	9a 81       	ldd	r25, Y+2	; 0x02
   1a298:	fc 01       	movw	r30, r24
   1a29a:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   1a29c:	89 81       	ldd	r24, Y+1	; 0x01
   1a29e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2a0:	fc 01       	movw	r30, r24
   1a2a2:	92 81       	ldd	r25, Z+2	; 0x02
   1a2a4:	8b 81       	ldd	r24, Y+3	; 0x03
   1a2a6:	29 2f       	mov	r18, r25
   1a2a8:	28 2b       	or	r18, r24
   1a2aa:	89 81       	ldd	r24, Y+1	; 0x01
   1a2ac:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2ae:	fc 01       	movw	r30, r24
   1a2b0:	22 83       	std	Z+2, r18	; 0x02
}
   1a2b2:	00 00       	nop
   1a2b4:	23 96       	adiw	r28, 0x03	; 3
   1a2b6:	cd bf       	out	0x3d, r28	; 61
   1a2b8:	de bf       	out	0x3e, r29	; 62
   1a2ba:	df 91       	pop	r29
   1a2bc:	cf 91       	pop	r28
   1a2be:	08 95       	ret

0001a2c0 <dma_channel_set_dest_reload_mode>:
 *             DMA_CH_DESTRELOAD_t type
 */
static inline void dma_channel_set_dest_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTRELOAD_t mode)
{
   1a2c0:	cf 93       	push	r28
   1a2c2:	df 93       	push	r29
   1a2c4:	00 d0       	rcall	.+0      	; 0x1a2c6 <dma_channel_set_dest_reload_mode+0x6>
   1a2c6:	cd b7       	in	r28, 0x3d	; 61
   1a2c8:	de b7       	in	r29, 0x3e	; 62
   1a2ca:	89 83       	std	Y+1, r24	; 0x01
   1a2cc:	9a 83       	std	Y+2, r25	; 0x02
   1a2ce:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTRELOAD_gm;
   1a2d0:	89 81       	ldd	r24, Y+1	; 0x01
   1a2d2:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2d4:	fc 01       	movw	r30, r24
   1a2d6:	82 81       	ldd	r24, Z+2	; 0x02
   1a2d8:	28 2f       	mov	r18, r24
   1a2da:	23 7f       	andi	r18, 0xF3	; 243
   1a2dc:	89 81       	ldd	r24, Y+1	; 0x01
   1a2de:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2e0:	fc 01       	movw	r30, r24
   1a2e2:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   1a2e4:	89 81       	ldd	r24, Y+1	; 0x01
   1a2e6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2e8:	fc 01       	movw	r30, r24
   1a2ea:	92 81       	ldd	r25, Z+2	; 0x02
   1a2ec:	8b 81       	ldd	r24, Y+3	; 0x03
   1a2ee:	29 2f       	mov	r18, r25
   1a2f0:	28 2b       	or	r18, r24
   1a2f2:	89 81       	ldd	r24, Y+1	; 0x01
   1a2f4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2f6:	fc 01       	movw	r30, r24
   1a2f8:	22 83       	std	Z+2, r18	; 0x02
}
   1a2fa:	00 00       	nop
   1a2fc:	23 96       	adiw	r28, 0x03	; 3
   1a2fe:	cd bf       	out	0x3d, r28	; 61
   1a300:	de bf       	out	0x3e, r29	; 62
   1a302:	df 91       	pop	r29
   1a304:	cf 91       	pop	r28
   1a306:	08 95       	ret

0001a308 <dma_channel_set_src_dir_mode>:
 *             DMA_CH_SRCDIR_t type
 */
static inline void dma_channel_set_src_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCDIR_t mode)
{
   1a308:	cf 93       	push	r28
   1a30a:	df 93       	push	r29
   1a30c:	00 d0       	rcall	.+0      	; 0x1a30e <dma_channel_set_src_dir_mode+0x6>
   1a30e:	cd b7       	in	r28, 0x3d	; 61
   1a310:	de b7       	in	r29, 0x3e	; 62
   1a312:	89 83       	std	Y+1, r24	; 0x01
   1a314:	9a 83       	std	Y+2, r25	; 0x02
   1a316:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCDIR_gm;
   1a318:	89 81       	ldd	r24, Y+1	; 0x01
   1a31a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a31c:	fc 01       	movw	r30, r24
   1a31e:	82 81       	ldd	r24, Z+2	; 0x02
   1a320:	28 2f       	mov	r18, r24
   1a322:	2f 7c       	andi	r18, 0xCF	; 207
   1a324:	89 81       	ldd	r24, Y+1	; 0x01
   1a326:	9a 81       	ldd	r25, Y+2	; 0x02
   1a328:	fc 01       	movw	r30, r24
   1a32a:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   1a32c:	89 81       	ldd	r24, Y+1	; 0x01
   1a32e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a330:	fc 01       	movw	r30, r24
   1a332:	92 81       	ldd	r25, Z+2	; 0x02
   1a334:	8b 81       	ldd	r24, Y+3	; 0x03
   1a336:	29 2f       	mov	r18, r25
   1a338:	28 2b       	or	r18, r24
   1a33a:	89 81       	ldd	r24, Y+1	; 0x01
   1a33c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a33e:	fc 01       	movw	r30, r24
   1a340:	22 83       	std	Z+2, r18	; 0x02
}
   1a342:	00 00       	nop
   1a344:	23 96       	adiw	r28, 0x03	; 3
   1a346:	cd bf       	out	0x3d, r28	; 61
   1a348:	de bf       	out	0x3e, r29	; 62
   1a34a:	df 91       	pop	r29
   1a34c:	cf 91       	pop	r28
   1a34e:	08 95       	ret

0001a350 <dma_channel_set_dest_dir_mode>:
 *             DMA_CH_DESTDIR_t type
 */
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
   1a350:	cf 93       	push	r28
   1a352:	df 93       	push	r29
   1a354:	00 d0       	rcall	.+0      	; 0x1a356 <dma_channel_set_dest_dir_mode+0x6>
   1a356:	cd b7       	in	r28, 0x3d	; 61
   1a358:	de b7       	in	r29, 0x3e	; 62
   1a35a:	89 83       	std	Y+1, r24	; 0x01
   1a35c:	9a 83       	std	Y+2, r25	; 0x02
   1a35e:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
   1a360:	89 81       	ldd	r24, Y+1	; 0x01
   1a362:	9a 81       	ldd	r25, Y+2	; 0x02
   1a364:	fc 01       	movw	r30, r24
   1a366:	82 81       	ldd	r24, Z+2	; 0x02
   1a368:	28 2f       	mov	r18, r24
   1a36a:	2c 7f       	andi	r18, 0xFC	; 252
   1a36c:	89 81       	ldd	r24, Y+1	; 0x01
   1a36e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a370:	fc 01       	movw	r30, r24
   1a372:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   1a374:	89 81       	ldd	r24, Y+1	; 0x01
   1a376:	9a 81       	ldd	r25, Y+2	; 0x02
   1a378:	fc 01       	movw	r30, r24
   1a37a:	92 81       	ldd	r25, Z+2	; 0x02
   1a37c:	8b 81       	ldd	r24, Y+3	; 0x03
   1a37e:	29 2f       	mov	r18, r25
   1a380:	28 2b       	or	r18, r24
   1a382:	89 81       	ldd	r24, Y+1	; 0x01
   1a384:	9a 81       	ldd	r25, Y+2	; 0x02
   1a386:	fc 01       	movw	r30, r24
   1a388:	22 83       	std	Z+2, r18	; 0x02
}
   1a38a:	00 00       	nop
   1a38c:	23 96       	adiw	r28, 0x03	; 3
   1a38e:	cd bf       	out	0x3d, r28	; 61
   1a390:	de bf       	out	0x3e, r29	; 62
   1a392:	df 91       	pop	r29
   1a394:	cf 91       	pop	r28
   1a396:	08 95       	ret

0001a398 <dma_channel_set_trigger_source>:
 * \param source DMA channel trigger source given by a DMA_CH_TRIGSRC_t type
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
   1a398:	cf 93       	push	r28
   1a39a:	df 93       	push	r29
   1a39c:	00 d0       	rcall	.+0      	; 0x1a39e <dma_channel_set_trigger_source+0x6>
   1a39e:	cd b7       	in	r28, 0x3d	; 61
   1a3a0:	de b7       	in	r29, 0x3e	; 62
   1a3a2:	89 83       	std	Y+1, r24	; 0x01
   1a3a4:	9a 83       	std	Y+2, r25	; 0x02
   1a3a6:	6b 83       	std	Y+3, r22	; 0x03
	config->trigsrc = source;
   1a3a8:	89 81       	ldd	r24, Y+1	; 0x01
   1a3aa:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3ac:	2b 81       	ldd	r18, Y+3	; 0x03
   1a3ae:	fc 01       	movw	r30, r24
   1a3b0:	23 83       	std	Z+3, r18	; 0x03
}
   1a3b2:	00 00       	nop
   1a3b4:	23 96       	adiw	r28, 0x03	; 3
   1a3b6:	cd bf       	out	0x3d, r28	; 61
   1a3b8:	de bf       	out	0x3e, r29	; 62
   1a3ba:	df 91       	pop	r29
   1a3bc:	cf 91       	pop	r28
   1a3be:	08 95       	ret

0001a3c0 <dma_channel_set_transfer_count>:
 * \param count Number of bytes in each block transfer
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
   1a3c0:	cf 93       	push	r28
   1a3c2:	df 93       	push	r29
   1a3c4:	00 d0       	rcall	.+0      	; 0x1a3c6 <dma_channel_set_transfer_count+0x6>
   1a3c6:	1f 92       	push	r1
   1a3c8:	cd b7       	in	r28, 0x3d	; 61
   1a3ca:	de b7       	in	r29, 0x3e	; 62
   1a3cc:	89 83       	std	Y+1, r24	; 0x01
   1a3ce:	9a 83       	std	Y+2, r25	; 0x02
   1a3d0:	6b 83       	std	Y+3, r22	; 0x03
   1a3d2:	7c 83       	std	Y+4, r23	; 0x04
	config->trfcnt = count;
   1a3d4:	89 81       	ldd	r24, Y+1	; 0x01
   1a3d6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3d8:	2b 81       	ldd	r18, Y+3	; 0x03
   1a3da:	3c 81       	ldd	r19, Y+4	; 0x04
   1a3dc:	fc 01       	movw	r30, r24
   1a3de:	24 83       	std	Z+4, r18	; 0x04
   1a3e0:	35 83       	std	Z+5, r19	; 0x05
}
   1a3e2:	00 00       	nop
   1a3e4:	24 96       	adiw	r28, 0x04	; 4
   1a3e6:	cd bf       	out	0x3d, r28	; 61
   1a3e8:	de bf       	out	0x3e, r29	; 62
   1a3ea:	df 91       	pop	r29
   1a3ec:	cf 91       	pop	r28
   1a3ee:	08 95       	ret

0001a3f0 <dma_channel_set_destination_address>:
 * \param destination 16-bit LSB destination address
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
   1a3f0:	cf 93       	push	r28
   1a3f2:	df 93       	push	r29
   1a3f4:	00 d0       	rcall	.+0      	; 0x1a3f6 <dma_channel_set_destination_address+0x6>
   1a3f6:	1f 92       	push	r1
   1a3f8:	cd b7       	in	r28, 0x3d	; 61
   1a3fa:	de b7       	in	r29, 0x3e	; 62
   1a3fc:	89 83       	std	Y+1, r24	; 0x01
   1a3fe:	9a 83       	std	Y+2, r25	; 0x02
   1a400:	6b 83       	std	Y+3, r22	; 0x03
   1a402:	7c 83       	std	Y+4, r23	; 0x04
	config->destaddr16 = destination;
   1a404:	89 81       	ldd	r24, Y+1	; 0x01
   1a406:	9a 81       	ldd	r25, Y+2	; 0x02
   1a408:	2b 81       	ldd	r18, Y+3	; 0x03
   1a40a:	3c 81       	ldd	r19, Y+4	; 0x04
   1a40c:	fc 01       	movw	r30, r24
   1a40e:	21 87       	std	Z+9, r18	; 0x09
   1a410:	32 87       	std	Z+10, r19	; 0x0a
}
   1a412:	00 00       	nop
   1a414:	24 96       	adiw	r28, 0x04	; 4
   1a416:	cd bf       	out	0x3d, r28	; 61
   1a418:	de bf       	out	0x3e, r29	; 62
   1a41a:	df 91       	pop	r29
   1a41c:	cf 91       	pop	r28
   1a41e:	08 95       	ret

0001a420 <dma_channel_set_source_address>:
 * \param source 16-bit LSB source address
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
   1a420:	cf 93       	push	r28
   1a422:	df 93       	push	r29
   1a424:	00 d0       	rcall	.+0      	; 0x1a426 <dma_channel_set_source_address+0x6>
   1a426:	1f 92       	push	r1
   1a428:	cd b7       	in	r28, 0x3d	; 61
   1a42a:	de b7       	in	r29, 0x3e	; 62
   1a42c:	89 83       	std	Y+1, r24	; 0x01
   1a42e:	9a 83       	std	Y+2, r25	; 0x02
   1a430:	6b 83       	std	Y+3, r22	; 0x03
   1a432:	7c 83       	std	Y+4, r23	; 0x04
	config->srcaddr16 = source;
   1a434:	89 81       	ldd	r24, Y+1	; 0x01
   1a436:	9a 81       	ldd	r25, Y+2	; 0x02
   1a438:	2b 81       	ldd	r18, Y+3	; 0x03
   1a43a:	3c 81       	ldd	r19, Y+4	; 0x04
   1a43c:	fc 01       	movw	r30, r24
   1a43e:	27 83       	std	Z+7, r18	; 0x07
   1a440:	30 87       	std	Z+8, r19	; 0x08
}
   1a442:	00 00       	nop
   1a444:	24 96       	adiw	r28, 0x04	; 4
   1a446:	cd bf       	out	0x3d, r28	; 61
   1a448:	de bf       	out	0x3e, r29	; 62
   1a44a:	df 91       	pop	r29
   1a44c:	cf 91       	pop	r28
   1a44e:	08 95       	ret

0001a450 <fifo_get_used_size>:
 *  \param fifo_desc  The FIFO descriptor.
 *
 *  \return The number of used elements.
 */
static inline uint8_t fifo_get_used_size(fifo_desc_t *fifo_desc)
{
   1a450:	cf 93       	push	r28
   1a452:	df 93       	push	r29
   1a454:	1f 92       	push	r1
   1a456:	1f 92       	push	r1
   1a458:	cd b7       	in	r28, 0x3d	; 61
   1a45a:	de b7       	in	r29, 0x3e	; 62
   1a45c:	89 83       	std	Y+1, r24	; 0x01
   1a45e:	9a 83       	std	Y+2, r25	; 0x02
	return ((fifo_desc->write_index - fifo_desc->read_index) & fifo_desc->mask);
   1a460:	89 81       	ldd	r24, Y+1	; 0x01
   1a462:	9a 81       	ldd	r25, Y+2	; 0x02
   1a464:	fc 01       	movw	r30, r24
   1a466:	23 81       	ldd	r18, Z+3	; 0x03
   1a468:	89 81       	ldd	r24, Y+1	; 0x01
   1a46a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a46c:	fc 01       	movw	r30, r24
   1a46e:	82 81       	ldd	r24, Z+2	; 0x02
   1a470:	f2 2f       	mov	r31, r18
   1a472:	f8 1b       	sub	r31, r24
   1a474:	8f 2f       	mov	r24, r31
   1a476:	28 2f       	mov	r18, r24
   1a478:	89 81       	ldd	r24, Y+1	; 0x01
   1a47a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a47c:	fc 01       	movw	r30, r24
   1a47e:	85 81       	ldd	r24, Z+5	; 0x05
   1a480:	82 23       	and	r24, r18
}
   1a482:	0f 90       	pop	r0
   1a484:	0f 90       	pop	r0
   1a486:	df 91       	pop	r29
   1a488:	cf 91       	pop	r28
   1a48a:	08 95       	ret

0001a48c <fifo_is_empty>:
 *  \return Status
 *    \retval true when the FIFO is empty.
 *    \retval false when the FIFO is not empty.
 */
static inline bool fifo_is_empty(fifo_desc_t *fifo_desc)
{
   1a48c:	cf 93       	push	r28
   1a48e:	df 93       	push	r29
   1a490:	1f 92       	push	r1
   1a492:	1f 92       	push	r1
   1a494:	cd b7       	in	r28, 0x3d	; 61
   1a496:	de b7       	in	r29, 0x3e	; 62
   1a498:	89 83       	std	Y+1, r24	; 0x01
   1a49a:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_desc->write_index == fifo_desc->read_index);
   1a49c:	89 81       	ldd	r24, Y+1	; 0x01
   1a49e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a4a0:	fc 01       	movw	r30, r24
   1a4a2:	23 81       	ldd	r18, Z+3	; 0x03
   1a4a4:	89 81       	ldd	r24, Y+1	; 0x01
   1a4a6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a4a8:	fc 01       	movw	r30, r24
   1a4aa:	92 81       	ldd	r25, Z+2	; 0x02
   1a4ac:	81 e0       	ldi	r24, 0x01	; 1
   1a4ae:	29 17       	cp	r18, r25
   1a4b0:	09 f0       	breq	.+2      	; 0x1a4b4 <fifo_is_empty+0x28>
   1a4b2:	80 e0       	ldi	r24, 0x00	; 0
}
   1a4b4:	0f 90       	pop	r0
   1a4b6:	0f 90       	pop	r0
   1a4b8:	df 91       	pop	r29
   1a4ba:	cf 91       	pop	r28
   1a4bc:	08 95       	ret

0001a4be <fifo_is_full>:
 *  \return Status
 *    \retval true when the FIFO is full.
 *    \retval false when the FIFO is not full.
 */
static inline bool fifo_is_full(fifo_desc_t *fifo_desc)
{
   1a4be:	cf 93       	push	r28
   1a4c0:	df 93       	push	r29
   1a4c2:	1f 92       	push	r1
   1a4c4:	1f 92       	push	r1
   1a4c6:	cd b7       	in	r28, 0x3d	; 61
   1a4c8:	de b7       	in	r29, 0x3e	; 62
   1a4ca:	89 83       	std	Y+1, r24	; 0x01
   1a4cc:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_get_used_size(fifo_desc) == fifo_desc->size);
   1a4ce:	89 81       	ldd	r24, Y+1	; 0x01
   1a4d0:	9a 81       	ldd	r25, Y+2	; 0x02
   1a4d2:	be df       	rcall	.-132    	; 0x1a450 <fifo_get_used_size>
   1a4d4:	28 2f       	mov	r18, r24
   1a4d6:	89 81       	ldd	r24, Y+1	; 0x01
   1a4d8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a4da:	fc 01       	movw	r30, r24
   1a4dc:	94 81       	ldd	r25, Z+4	; 0x04
   1a4de:	81 e0       	ldi	r24, 0x01	; 1
   1a4e0:	29 17       	cp	r18, r25
   1a4e2:	09 f0       	breq	.+2      	; 0x1a4e6 <fifo_is_full+0x28>
   1a4e4:	80 e0       	ldi	r24, 0x00	; 0
}
   1a4e6:	0f 90       	pop	r0
   1a4e8:	0f 90       	pop	r0
   1a4ea:	df 91       	pop	r29
   1a4ec:	cf 91       	pop	r28
   1a4ee:	08 95       	ret

0001a4f0 <fifo_push_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_push_uint32(fifo_desc_t *fifo_desc, uint32_t item)
{
   1a4f0:	cf 93       	push	r28
   1a4f2:	df 93       	push	r29
   1a4f4:	cd b7       	in	r28, 0x3d	; 61
   1a4f6:	de b7       	in	r29, 0x3e	; 62
   1a4f8:	27 97       	sbiw	r28, 0x07	; 7
   1a4fa:	cd bf       	out	0x3d, r28	; 61
   1a4fc:	de bf       	out	0x3e, r29	; 62
   1a4fe:	8a 83       	std	Y+2, r24	; 0x02
   1a500:	9b 83       	std	Y+3, r25	; 0x03
   1a502:	4c 83       	std	Y+4, r20	; 0x04
   1a504:	5d 83       	std	Y+5, r21	; 0x05
   1a506:	6e 83       	std	Y+6, r22	; 0x06
   1a508:	7f 83       	std	Y+7, r23	; 0x07
	uint8_t write_index;

	if (fifo_is_full(fifo_desc)) {
   1a50a:	8a 81       	ldd	r24, Y+2	; 0x02
   1a50c:	9b 81       	ldd	r25, Y+3	; 0x03
   1a50e:	d7 df       	rcall	.-82     	; 0x1a4be <fifo_is_full>
   1a510:	88 23       	and	r24, r24
   1a512:	19 f0       	breq	.+6      	; 0x1a51a <fifo_push_uint32+0x2a>
		return FIFO_ERROR_OVERFLOW;
   1a514:	81 e0       	ldi	r24, 0x01	; 1
   1a516:	90 e0       	ldi	r25, 0x00	; 0
   1a518:	33 c0       	rjmp	.+102    	; 0x1a580 <fifo_push_uint32+0x90>
	}

	write_index = fifo_desc->write_index;
   1a51a:	8a 81       	ldd	r24, Y+2	; 0x02
   1a51c:	9b 81       	ldd	r25, Y+3	; 0x03
   1a51e:	fc 01       	movw	r30, r24
   1a520:	83 81       	ldd	r24, Z+3	; 0x03
   1a522:	89 83       	std	Y+1, r24	; 0x01
	fifo_desc->buffer.u32ptr[write_index & (fifo_desc->mask >> 1)] = item;
   1a524:	8a 81       	ldd	r24, Y+2	; 0x02
   1a526:	9b 81       	ldd	r25, Y+3	; 0x03
   1a528:	fc 01       	movw	r30, r24
   1a52a:	20 81       	ld	r18, Z
   1a52c:	31 81       	ldd	r19, Z+1	; 0x01
   1a52e:	8a 81       	ldd	r24, Y+2	; 0x02
   1a530:	9b 81       	ldd	r25, Y+3	; 0x03
   1a532:	fc 01       	movw	r30, r24
   1a534:	85 81       	ldd	r24, Z+5	; 0x05
   1a536:	98 2f       	mov	r25, r24
   1a538:	96 95       	lsr	r25
   1a53a:	89 81       	ldd	r24, Y+1	; 0x01
   1a53c:	89 23       	and	r24, r25
   1a53e:	88 2f       	mov	r24, r24
   1a540:	90 e0       	ldi	r25, 0x00	; 0
   1a542:	88 0f       	add	r24, r24
   1a544:	99 1f       	adc	r25, r25
   1a546:	88 0f       	add	r24, r24
   1a548:	99 1f       	adc	r25, r25
   1a54a:	28 0f       	add	r18, r24
   1a54c:	39 1f       	adc	r19, r25
   1a54e:	8c 81       	ldd	r24, Y+4	; 0x04
   1a550:	9d 81       	ldd	r25, Y+5	; 0x05
   1a552:	ae 81       	ldd	r26, Y+6	; 0x06
   1a554:	bf 81       	ldd	r27, Y+7	; 0x07
   1a556:	f9 01       	movw	r30, r18
   1a558:	80 83       	st	Z, r24
   1a55a:	91 83       	std	Z+1, r25	; 0x01
   1a55c:	a2 83       	std	Z+2, r26	; 0x02
   1a55e:	b3 83       	std	Z+3, r27	; 0x03
	write_index = (write_index + 1) & fifo_desc->mask;
   1a560:	89 81       	ldd	r24, Y+1	; 0x01
   1a562:	8f 5f       	subi	r24, 0xFF	; 255
   1a564:	28 2f       	mov	r18, r24
   1a566:	8a 81       	ldd	r24, Y+2	; 0x02
   1a568:	9b 81       	ldd	r25, Y+3	; 0x03
   1a56a:	fc 01       	movw	r30, r24
   1a56c:	85 81       	ldd	r24, Z+5	; 0x05
   1a56e:	82 23       	and	r24, r18
   1a570:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->write_index = write_index;
   1a572:	8a 81       	ldd	r24, Y+2	; 0x02
   1a574:	9b 81       	ldd	r25, Y+3	; 0x03
   1a576:	29 81       	ldd	r18, Y+1	; 0x01
   1a578:	fc 01       	movw	r30, r24
   1a57a:	23 83       	std	Z+3, r18	; 0x03

	return FIFO_OK;
   1a57c:	80 e0       	ldi	r24, 0x00	; 0
   1a57e:	90 e0       	ldi	r25, 0x00	; 0
}
   1a580:	27 96       	adiw	r28, 0x07	; 7
   1a582:	cd bf       	out	0x3d, r28	; 61
   1a584:	de bf       	out	0x3e, r29	; 62
   1a586:	df 91       	pop	r29
   1a588:	cf 91       	pop	r28
   1a58a:	08 95       	ret

0001a58c <fifo_pull_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_pull_uint32(fifo_desc_t *fifo_desc, uint32_t *item)
{
   1a58c:	cf 93       	push	r28
   1a58e:	df 93       	push	r29
   1a590:	cd b7       	in	r28, 0x3d	; 61
   1a592:	de b7       	in	r29, 0x3e	; 62
   1a594:	25 97       	sbiw	r28, 0x05	; 5
   1a596:	cd bf       	out	0x3d, r28	; 61
   1a598:	de bf       	out	0x3e, r29	; 62
   1a59a:	8a 83       	std	Y+2, r24	; 0x02
   1a59c:	9b 83       	std	Y+3, r25	; 0x03
   1a59e:	6c 83       	std	Y+4, r22	; 0x04
   1a5a0:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t read_index;

	if (fifo_is_empty(fifo_desc)) {
   1a5a2:	8a 81       	ldd	r24, Y+2	; 0x02
   1a5a4:	9b 81       	ldd	r25, Y+3	; 0x03
   1a5a6:	72 df       	rcall	.-284    	; 0x1a48c <fifo_is_empty>
   1a5a8:	88 23       	and	r24, r24
   1a5aa:	19 f0       	breq	.+6      	; 0x1a5b2 <fifo_pull_uint32+0x26>
		return FIFO_ERROR_UNDERFLOW;
   1a5ac:	82 e0       	ldi	r24, 0x02	; 2
   1a5ae:	90 e0       	ldi	r25, 0x00	; 0
   1a5b0:	36 c0       	rjmp	.+108    	; 0x1a61e <fifo_pull_uint32+0x92>
	}

	read_index = fifo_desc->read_index;
   1a5b2:	8a 81       	ldd	r24, Y+2	; 0x02
   1a5b4:	9b 81       	ldd	r25, Y+3	; 0x03
   1a5b6:	fc 01       	movw	r30, r24
   1a5b8:	82 81       	ldd	r24, Z+2	; 0x02
   1a5ba:	89 83       	std	Y+1, r24	; 0x01
	*item = fifo_desc->buffer.u32ptr[read_index & (fifo_desc->mask >> 1)];
   1a5bc:	8a 81       	ldd	r24, Y+2	; 0x02
   1a5be:	9b 81       	ldd	r25, Y+3	; 0x03
   1a5c0:	fc 01       	movw	r30, r24
   1a5c2:	20 81       	ld	r18, Z
   1a5c4:	31 81       	ldd	r19, Z+1	; 0x01
   1a5c6:	8a 81       	ldd	r24, Y+2	; 0x02
   1a5c8:	9b 81       	ldd	r25, Y+3	; 0x03
   1a5ca:	fc 01       	movw	r30, r24
   1a5cc:	85 81       	ldd	r24, Z+5	; 0x05
   1a5ce:	98 2f       	mov	r25, r24
   1a5d0:	96 95       	lsr	r25
   1a5d2:	89 81       	ldd	r24, Y+1	; 0x01
   1a5d4:	89 23       	and	r24, r25
   1a5d6:	88 2f       	mov	r24, r24
   1a5d8:	90 e0       	ldi	r25, 0x00	; 0
   1a5da:	88 0f       	add	r24, r24
   1a5dc:	99 1f       	adc	r25, r25
   1a5de:	88 0f       	add	r24, r24
   1a5e0:	99 1f       	adc	r25, r25
   1a5e2:	82 0f       	add	r24, r18
   1a5e4:	93 1f       	adc	r25, r19
   1a5e6:	fc 01       	movw	r30, r24
   1a5e8:	80 81       	ld	r24, Z
   1a5ea:	91 81       	ldd	r25, Z+1	; 0x01
   1a5ec:	a2 81       	ldd	r26, Z+2	; 0x02
   1a5ee:	b3 81       	ldd	r27, Z+3	; 0x03
   1a5f0:	2c 81       	ldd	r18, Y+4	; 0x04
   1a5f2:	3d 81       	ldd	r19, Y+5	; 0x05
   1a5f4:	f9 01       	movw	r30, r18
   1a5f6:	80 83       	st	Z, r24
   1a5f8:	91 83       	std	Z+1, r25	; 0x01
   1a5fa:	a2 83       	std	Z+2, r26	; 0x02
   1a5fc:	b3 83       	std	Z+3, r27	; 0x03
	read_index = (read_index + 1) & fifo_desc->mask;
   1a5fe:	89 81       	ldd	r24, Y+1	; 0x01
   1a600:	8f 5f       	subi	r24, 0xFF	; 255
   1a602:	28 2f       	mov	r18, r24
   1a604:	8a 81       	ldd	r24, Y+2	; 0x02
   1a606:	9b 81       	ldd	r25, Y+3	; 0x03
   1a608:	fc 01       	movw	r30, r24
   1a60a:	85 81       	ldd	r24, Z+5	; 0x05
   1a60c:	82 23       	and	r24, r18
   1a60e:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->read_index = read_index;
   1a610:	8a 81       	ldd	r24, Y+2	; 0x02
   1a612:	9b 81       	ldd	r25, Y+3	; 0x03
   1a614:	29 81       	ldd	r18, Y+1	; 0x01
   1a616:	fc 01       	movw	r30, r24
   1a618:	22 83       	std	Z+2, r18	; 0x02

	return FIFO_OK;
   1a61a:	80 e0       	ldi	r24, 0x00	; 0
   1a61c:	90 e0       	ldi	r25, 0x00	; 0
}
   1a61e:	25 96       	adiw	r28, 0x05	; 5
   1a620:	cd bf       	out	0x3d, r28	; 61
   1a622:	de bf       	out	0x3e, r29	; 62
   1a624:	df 91       	pop	r29
   1a626:	cf 91       	pop	r28
   1a628:	08 95       	ret

0001a62a <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   1a62a:	cf 93       	push	r28
   1a62c:	df 93       	push	r29
   1a62e:	cd b7       	in	r28, 0x3d	; 61
   1a630:	de b7       	in	r29, 0x3e	; 62
	arch_ioport_init();
}
   1a632:	00 00       	nop
   1a634:	df 91       	pop	r29
   1a636:	cf 91       	pop	r28
   1a638:	08 95       	ret

0001a63a <tc_set_overflow_interrupt_level>:
 * \param level Overflow interrupt level
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
   1a63a:	cf 93       	push	r28
   1a63c:	df 93       	push	r29
   1a63e:	00 d0       	rcall	.+0      	; 0x1a640 <tc_set_overflow_interrupt_level+0x6>
   1a640:	cd b7       	in	r28, 0x3d	; 61
   1a642:	de b7       	in	r29, 0x3e	; 62
   1a644:	89 83       	std	Y+1, r24	; 0x01
   1a646:	9a 83       	std	Y+2, r25	; 0x02
   1a648:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
   1a64a:	89 81       	ldd	r24, Y+1	; 0x01
   1a64c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a64e:	fc 01       	movw	r30, r24
   1a650:	86 81       	ldd	r24, Z+6	; 0x06
   1a652:	28 2f       	mov	r18, r24
   1a654:	2c 7f       	andi	r18, 0xFC	; 252
   1a656:	89 81       	ldd	r24, Y+1	; 0x01
   1a658:	9a 81       	ldd	r25, Y+2	; 0x02
   1a65a:	fc 01       	movw	r30, r24
   1a65c:	26 83       	std	Z+6, r18	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
   1a65e:	89 81       	ldd	r24, Y+1	; 0x01
   1a660:	9a 81       	ldd	r25, Y+2	; 0x02
   1a662:	fc 01       	movw	r30, r24
   1a664:	96 81       	ldd	r25, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
   1a666:	8b 81       	ldd	r24, Y+3	; 0x03
   1a668:	29 2f       	mov	r18, r25
   1a66a:	28 2b       	or	r18, r24
   1a66c:	89 81       	ldd	r24, Y+1	; 0x01
   1a66e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a670:	fc 01       	movw	r30, r24
   1a672:	26 83       	std	Z+6, r18	; 0x06
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
}
   1a674:	00 00       	nop
   1a676:	23 96       	adiw	r28, 0x03	; 3
   1a678:	cd bf       	out	0x3d, r28	; 61
   1a67a:	de bf       	out	0x3e, r29	; 62
   1a67c:	df 91       	pop	r29
   1a67e:	cf 91       	pop	r28
   1a680:	08 95       	ret

0001a682 <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   1a682:	cf 93       	push	r28
   1a684:	df 93       	push	r29
   1a686:	00 d0       	rcall	.+0      	; 0x1a688 <tc_write_clock_source+0x6>
   1a688:	cd b7       	in	r28, 0x3d	; 61
   1a68a:	de b7       	in	r29, 0x3e	; 62
   1a68c:	89 83       	std	Y+1, r24	; 0x01
   1a68e:	9a 83       	std	Y+2, r25	; 0x02
   1a690:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   1a692:	89 81       	ldd	r24, Y+1	; 0x01
   1a694:	9a 81       	ldd	r25, Y+2	; 0x02
   1a696:	fc 01       	movw	r30, r24
   1a698:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   1a69a:	98 2f       	mov	r25, r24
   1a69c:	90 7f       	andi	r25, 0xF0	; 240
   1a69e:	8b 81       	ldd	r24, Y+3	; 0x03
   1a6a0:	89 2b       	or	r24, r25
   1a6a2:	28 2f       	mov	r18, r24
   1a6a4:	89 81       	ldd	r24, Y+1	; 0x01
   1a6a6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a6a8:	fc 01       	movw	r30, r24
   1a6aa:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   1a6ac:	00 00       	nop
   1a6ae:	23 96       	adiw	r28, 0x03	; 3
   1a6b0:	cd bf       	out	0x3d, r28	; 61
   1a6b2:	de bf       	out	0x3e, r29	; 62
   1a6b4:	df 91       	pop	r29
   1a6b6:	cf 91       	pop	r28
   1a6b8:	08 95       	ret

0001a6ba <tc_write_count>:
 *
 * \param tc Pointer to TC module.
 * \param cnt_value Counter value :
 */
static inline void tc_write_count(volatile void *tc, uint16_t cnt_value)
{
   1a6ba:	cf 93       	push	r28
   1a6bc:	df 93       	push	r29
   1a6be:	00 d0       	rcall	.+0      	; 0x1a6c0 <tc_write_count+0x6>
   1a6c0:	1f 92       	push	r1
   1a6c2:	cd b7       	in	r28, 0x3d	; 61
   1a6c4:	de b7       	in	r29, 0x3e	; 62
   1a6c6:	89 83       	std	Y+1, r24	; 0x01
   1a6c8:	9a 83       	std	Y+2, r25	; 0x02
   1a6ca:	6b 83       	std	Y+3, r22	; 0x03
   1a6cc:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->CNT = cnt_value;
   1a6ce:	89 81       	ldd	r24, Y+1	; 0x01
   1a6d0:	9a 81       	ldd	r25, Y+2	; 0x02
   1a6d2:	2b 81       	ldd	r18, Y+3	; 0x03
   1a6d4:	3c 81       	ldd	r19, Y+4	; 0x04
   1a6d6:	fc 01       	movw	r30, r24
   1a6d8:	20 a3       	std	Z+32, r18	; 0x20
   1a6da:	31 a3       	std	Z+33, r19	; 0x21
}
   1a6dc:	00 00       	nop
   1a6de:	24 96       	adiw	r28, 0x04	; 4
   1a6e0:	cd bf       	out	0x3d, r28	; 61
   1a6e2:	de bf       	out	0x3e, r29	; 62
   1a6e4:	df 91       	pop	r29
   1a6e6:	cf 91       	pop	r28
   1a6e8:	08 95       	ret

0001a6ea <tc_read_count>:
 *
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
   1a6ea:	cf 93       	push	r28
   1a6ec:	df 93       	push	r29
   1a6ee:	1f 92       	push	r1
   1a6f0:	1f 92       	push	r1
   1a6f2:	cd b7       	in	r28, 0x3d	; 61
   1a6f4:	de b7       	in	r29, 0x3e	; 62
   1a6f6:	89 83       	std	Y+1, r24	; 0x01
   1a6f8:	9a 83       	std	Y+2, r25	; 0x02
	return (((TC0_t *)tc)->CNT);
   1a6fa:	89 81       	ldd	r24, Y+1	; 0x01
   1a6fc:	9a 81       	ldd	r25, Y+2	; 0x02
   1a6fe:	fc 01       	movw	r30, r24
   1a700:	80 a1       	ldd	r24, Z+32	; 0x20
   1a702:	91 a1       	ldd	r25, Z+33	; 0x21
}
   1a704:	0f 90       	pop	r0
   1a706:	0f 90       	pop	r0
   1a708:	df 91       	pop	r29
   1a70a:	cf 91       	pop	r28
   1a70c:	08 95       	ret

0001a70e <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   1a70e:	cf 93       	push	r28
   1a710:	df 93       	push	r29
   1a712:	00 d0       	rcall	.+0      	; 0x1a714 <tc_write_period+0x6>
   1a714:	1f 92       	push	r1
   1a716:	cd b7       	in	r28, 0x3d	; 61
   1a718:	de b7       	in	r29, 0x3e	; 62
   1a71a:	89 83       	std	Y+1, r24	; 0x01
   1a71c:	9a 83       	std	Y+2, r25	; 0x02
   1a71e:	6b 83       	std	Y+3, r22	; 0x03
   1a720:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   1a722:	89 81       	ldd	r24, Y+1	; 0x01
   1a724:	9a 81       	ldd	r25, Y+2	; 0x02
   1a726:	2b 81       	ldd	r18, Y+3	; 0x03
   1a728:	3c 81       	ldd	r19, Y+4	; 0x04
   1a72a:	fc 01       	movw	r30, r24
   1a72c:	26 a3       	std	Z+38, r18	; 0x26
   1a72e:	37 a3       	std	Z+39, r19	; 0x27
}
   1a730:	00 00       	nop
   1a732:	24 96       	adiw	r28, 0x04	; 4
   1a734:	cd bf       	out	0x3d, r28	; 61
   1a736:	de bf       	out	0x3e, r29	; 62
   1a738:	df 91       	pop	r29
   1a73a:	cf 91       	pop	r28
   1a73c:	08 95       	ret

0001a73e <tc_write_period_buffer>:
 *
 * \param tc Pointer to TC module.
 * \param per_buf Period Buffer value : PERH/PERL
 */
static inline void tc_write_period_buffer(volatile void *tc, uint16_t per_buf)
{
   1a73e:	cf 93       	push	r28
   1a740:	df 93       	push	r29
   1a742:	00 d0       	rcall	.+0      	; 0x1a744 <tc_write_period_buffer+0x6>
   1a744:	1f 92       	push	r1
   1a746:	cd b7       	in	r28, 0x3d	; 61
   1a748:	de b7       	in	r29, 0x3e	; 62
   1a74a:	89 83       	std	Y+1, r24	; 0x01
   1a74c:	9a 83       	std	Y+2, r25	; 0x02
   1a74e:	6b 83       	std	Y+3, r22	; 0x03
   1a750:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PERBUF = per_buf;
   1a752:	89 81       	ldd	r24, Y+1	; 0x01
   1a754:	9a 81       	ldd	r25, Y+2	; 0x02
   1a756:	2b 81       	ldd	r18, Y+3	; 0x03
   1a758:	3c 81       	ldd	r19, Y+4	; 0x04
   1a75a:	fc 01       	movw	r30, r24
   1a75c:	26 ab       	std	Z+54, r18	; 0x36
   1a75e:	37 ab       	std	Z+55, r19	; 0x37
}
   1a760:	00 00       	nop
   1a762:	24 96       	adiw	r28, 0x04	; 4
   1a764:	cd bf       	out	0x3d, r28	; 61
   1a766:	de bf       	out	0x3e, r29	; 62
   1a768:	df 91       	pop	r29
   1a76a:	cf 91       	pop	r28
   1a76c:	08 95       	ret

0001a76e <tc_update>:
 *
 * \param tc Pointer to TC module.
 * \note  CMD[2] in CTRLFSET is set to 1 and CMD[3] in CTRLFCLR is set
 */
static inline void tc_update(volatile void *tc)
{
   1a76e:	cf 93       	push	r28
   1a770:	df 93       	push	r29
   1a772:	1f 92       	push	r1
   1a774:	1f 92       	push	r1
   1a776:	cd b7       	in	r28, 0x3d	; 61
   1a778:	de b7       	in	r29, 0x3e	; 62
   1a77a:	89 83       	std	Y+1, r24	; 0x01
   1a77c:	9a 83       	std	Y+2, r25	; 0x02
	((TC0_t *)tc)->CTRLFSET = TC_CMD_UPDATE_gc;
   1a77e:	89 81       	ldd	r24, Y+1	; 0x01
   1a780:	9a 81       	ldd	r25, Y+2	; 0x02
   1a782:	24 e0       	ldi	r18, 0x04	; 4
   1a784:	fc 01       	movw	r30, r24
   1a786:	21 87       	std	Z+9, r18	; 0x09
}
   1a788:	00 00       	nop
   1a78a:	0f 90       	pop	r0
   1a78c:	0f 90       	pop	r0
   1a78e:	df 91       	pop	r29
   1a790:	cf 91       	pop	r28
   1a792:	08 95       	ret

0001a794 <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   1a794:	cf 93       	push	r28
   1a796:	df 93       	push	r29
   1a798:	cd b7       	in	r28, 0x3d	; 61
   1a79a:	de b7       	in	r29, 0x3e	; 62
   1a79c:	25 97       	sbiw	r28, 0x05	; 5
   1a79e:	cd bf       	out	0x3d, r28	; 61
   1a7a0:	de bf       	out	0x3e, r29	; 62
   1a7a2:	89 83       	std	Y+1, r24	; 0x01
   1a7a4:	9a 83       	std	Y+2, r25	; 0x02
   1a7a6:	6b 83       	std	Y+3, r22	; 0x03
   1a7a8:	4c 83       	std	Y+4, r20	; 0x04
   1a7aa:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   1a7ac:	89 81       	ldd	r24, Y+1	; 0x01
   1a7ae:	9a 81       	ldd	r25, Y+2	; 0x02
   1a7b0:	80 74       	andi	r24, 0x40	; 64
   1a7b2:	99 27       	eor	r25, r25
   1a7b4:	89 2b       	or	r24, r25
   1a7b6:	99 f5       	brne	.+102    	; 0x1a81e <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   1a7b8:	8b 81       	ldd	r24, Y+3	; 0x03
   1a7ba:	88 2f       	mov	r24, r24
   1a7bc:	90 e0       	ldi	r25, 0x00	; 0
   1a7be:	82 30       	cpi	r24, 0x02	; 2
   1a7c0:	91 05       	cpc	r25, r1
   1a7c2:	a1 f0       	breq	.+40     	; 0x1a7ec <tc_write_cc_buffer+0x58>
   1a7c4:	83 30       	cpi	r24, 0x03	; 3
   1a7c6:	91 05       	cpc	r25, r1
   1a7c8:	1c f4       	brge	.+6      	; 0x1a7d0 <tc_write_cc_buffer+0x3c>
   1a7ca:	01 97       	sbiw	r24, 0x01	; 1
   1a7cc:	39 f0       	breq	.+14     	; 0x1a7dc <tc_write_cc_buffer+0x48>
   1a7ce:	46 c0       	rjmp	.+140    	; 0x1a85c <tc_write_cc_buffer+0xc8>
   1a7d0:	83 30       	cpi	r24, 0x03	; 3
   1a7d2:	91 05       	cpc	r25, r1
   1a7d4:	99 f0       	breq	.+38     	; 0x1a7fc <tc_write_cc_buffer+0x68>
   1a7d6:	04 97       	sbiw	r24, 0x04	; 4
   1a7d8:	c9 f0       	breq	.+50     	; 0x1a80c <tc_write_cc_buffer+0x78>
   1a7da:	40 c0       	rjmp	.+128    	; 0x1a85c <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   1a7dc:	89 81       	ldd	r24, Y+1	; 0x01
   1a7de:	9a 81       	ldd	r25, Y+2	; 0x02
   1a7e0:	2c 81       	ldd	r18, Y+4	; 0x04
   1a7e2:	3d 81       	ldd	r19, Y+5	; 0x05
   1a7e4:	fc 01       	movw	r30, r24
   1a7e6:	20 af       	std	Z+56, r18	; 0x38
   1a7e8:	31 af       	std	Z+57, r19	; 0x39
			break;
   1a7ea:	38 c0       	rjmp	.+112    	; 0x1a85c <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   1a7ec:	89 81       	ldd	r24, Y+1	; 0x01
   1a7ee:	9a 81       	ldd	r25, Y+2	; 0x02
   1a7f0:	2c 81       	ldd	r18, Y+4	; 0x04
   1a7f2:	3d 81       	ldd	r19, Y+5	; 0x05
   1a7f4:	fc 01       	movw	r30, r24
   1a7f6:	22 af       	std	Z+58, r18	; 0x3a
   1a7f8:	33 af       	std	Z+59, r19	; 0x3b
			break;
   1a7fa:	30 c0       	rjmp	.+96     	; 0x1a85c <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   1a7fc:	89 81       	ldd	r24, Y+1	; 0x01
   1a7fe:	9a 81       	ldd	r25, Y+2	; 0x02
   1a800:	2c 81       	ldd	r18, Y+4	; 0x04
   1a802:	3d 81       	ldd	r19, Y+5	; 0x05
   1a804:	fc 01       	movw	r30, r24
   1a806:	24 af       	std	Z+60, r18	; 0x3c
   1a808:	35 af       	std	Z+61, r19	; 0x3d
			break;
   1a80a:	28 c0       	rjmp	.+80     	; 0x1a85c <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   1a80c:	89 81       	ldd	r24, Y+1	; 0x01
   1a80e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a810:	2c 81       	ldd	r18, Y+4	; 0x04
   1a812:	3d 81       	ldd	r19, Y+5	; 0x05
   1a814:	fc 01       	movw	r30, r24
   1a816:	26 af       	std	Z+62, r18	; 0x3e
   1a818:	37 af       	std	Z+63, r19	; 0x3f
			break;
   1a81a:	00 00       	nop
   1a81c:	1f c0       	rjmp	.+62     	; 0x1a85c <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   1a81e:	89 81       	ldd	r24, Y+1	; 0x01
   1a820:	9a 81       	ldd	r25, Y+2	; 0x02
   1a822:	80 74       	andi	r24, 0x40	; 64
   1a824:	99 27       	eor	r25, r25
   1a826:	89 2b       	or	r24, r25
   1a828:	c9 f0       	breq	.+50     	; 0x1a85c <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   1a82a:	8b 81       	ldd	r24, Y+3	; 0x03
   1a82c:	88 2f       	mov	r24, r24
   1a82e:	90 e0       	ldi	r25, 0x00	; 0
   1a830:	81 30       	cpi	r24, 0x01	; 1
   1a832:	91 05       	cpc	r25, r1
   1a834:	19 f0       	breq	.+6      	; 0x1a83c <tc_write_cc_buffer+0xa8>
   1a836:	02 97       	sbiw	r24, 0x02	; 2
   1a838:	49 f0       	breq	.+18     	; 0x1a84c <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   1a83a:	10 c0       	rjmp	.+32     	; 0x1a85c <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   1a83c:	89 81       	ldd	r24, Y+1	; 0x01
   1a83e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a840:	2c 81       	ldd	r18, Y+4	; 0x04
   1a842:	3d 81       	ldd	r19, Y+5	; 0x05
   1a844:	fc 01       	movw	r30, r24
   1a846:	20 af       	std	Z+56, r18	; 0x38
   1a848:	31 af       	std	Z+57, r19	; 0x39
				break;
   1a84a:	08 c0       	rjmp	.+16     	; 0x1a85c <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   1a84c:	89 81       	ldd	r24, Y+1	; 0x01
   1a84e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a850:	2c 81       	ldd	r18, Y+4	; 0x04
   1a852:	3d 81       	ldd	r19, Y+5	; 0x05
   1a854:	fc 01       	movw	r30, r24
   1a856:	22 af       	std	Z+58, r18	; 0x3a
   1a858:	33 af       	std	Z+59, r19	; 0x3b
				break;
   1a85a:	00 00       	nop
			default:
				return;
			}
		}
}
   1a85c:	25 96       	adiw	r28, 0x05	; 5
   1a85e:	cd bf       	out	0x3d, r28	; 61
   1a860:	de bf       	out	0x3e, r29	; 62
   1a862:	df 91       	pop	r29
   1a864:	cf 91       	pop	r28
   1a866:	08 95       	ret

0001a868 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   1a868:	cf 93       	push	r28
   1a86a:	df 93       	push	r29
   1a86c:	00 d0       	rcall	.+0      	; 0x1a86e <tc_set_wgm+0x6>
   1a86e:	cd b7       	in	r28, 0x3d	; 61
   1a870:	de b7       	in	r29, 0x3e	; 62
   1a872:	89 83       	std	Y+1, r24	; 0x01
   1a874:	9a 83       	std	Y+2, r25	; 0x02
   1a876:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   1a878:	89 81       	ldd	r24, Y+1	; 0x01
   1a87a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a87c:	fc 01       	movw	r30, r24
   1a87e:	81 81       	ldd	r24, Z+1	; 0x01
   1a880:	98 2f       	mov	r25, r24
   1a882:	98 7f       	andi	r25, 0xF8	; 248
   1a884:	8b 81       	ldd	r24, Y+3	; 0x03
   1a886:	89 2b       	or	r24, r25
   1a888:	28 2f       	mov	r18, r24
   1a88a:	89 81       	ldd	r24, Y+1	; 0x01
   1a88c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a88e:	fc 01       	movw	r30, r24
   1a890:	21 83       	std	Z+1, r18	; 0x01
}
   1a892:	00 00       	nop
   1a894:	23 96       	adiw	r28, 0x03	; 3
   1a896:	cd bf       	out	0x3d, r28	; 61
   1a898:	de bf       	out	0x3e, r29	; 62
   1a89a:	df 91       	pop	r29
   1a89c:	cf 91       	pop	r28
   1a89e:	08 95       	ret

0001a8a0 <init_globals>:


/* UTILS section */

static void init_globals(void)
{
   1a8a0:	ef 92       	push	r14
   1a8a2:	ff 92       	push	r15
   1a8a4:	0f 93       	push	r16
   1a8a6:	1f 93       	push	r17
   1a8a8:	cf 93       	push	r28
   1a8aa:	df 93       	push	r29
   1a8ac:	cd b7       	in	r28, 0x3d	; 61
   1a8ae:	de b7       	in	r29, 0x3e	; 62
   1a8b0:	e2 97       	sbiw	r28, 0x32	; 50
   1a8b2:	cd bf       	out	0x3d, r28	; 61
   1a8b4:	de bf       	out	0x3e, r29	; 62
	/* 1PPS */
	{
		g_milliseconds_cnt64				= 0ULL;
   1a8b6:	10 92 bc 25 	sts	0x25BC, r1	; 0x8025bc <g_milliseconds_cnt64>
   1a8ba:	10 92 bd 25 	sts	0x25BD, r1	; 0x8025bd <g_milliseconds_cnt64+0x1>
   1a8be:	10 92 be 25 	sts	0x25BE, r1	; 0x8025be <g_milliseconds_cnt64+0x2>
   1a8c2:	10 92 bf 25 	sts	0x25BF, r1	; 0x8025bf <g_milliseconds_cnt64+0x3>
   1a8c6:	10 92 c0 25 	sts	0x25C0, r1	; 0x8025c0 <g_milliseconds_cnt64+0x4>
   1a8ca:	10 92 c1 25 	sts	0x25C1, r1	; 0x8025c1 <g_milliseconds_cnt64+0x5>
   1a8ce:	10 92 c2 25 	sts	0x25C2, r1	; 0x8025c2 <g_milliseconds_cnt64+0x6>
   1a8d2:	10 92 c3 25 	sts	0x25C3, r1	; 0x8025c3 <g_milliseconds_cnt64+0x7>
		g_boot_time_ts						= 0UL;
   1a8d6:	10 92 c4 25 	sts	0x25C4, r1	; 0x8025c4 <g_boot_time_ts>
   1a8da:	10 92 c5 25 	sts	0x25C5, r1	; 0x8025c5 <g_boot_time_ts+0x1>
   1a8de:	10 92 c6 25 	sts	0x25C6, r1	; 0x8025c6 <g_boot_time_ts+0x2>
   1a8e2:	10 92 c7 25 	sts	0x25C7, r1	; 0x8025c7 <g_boot_time_ts+0x3>

		g_1pps_last_lo						= 0U;		// measuring time
   1a8e6:	10 92 c8 25 	sts	0x25C8, r1	; 0x8025c8 <g_1pps_last_lo>
   1a8ea:	10 92 c9 25 	sts	0x25C9, r1	; 0x8025c9 <g_1pps_last_lo+0x1>
		g_1pps_last_hi						= 0ULL;
   1a8ee:	10 92 ca 25 	sts	0x25CA, r1	; 0x8025ca <g_1pps_last_hi>
   1a8f2:	10 92 cb 25 	sts	0x25CB, r1	; 0x8025cb <g_1pps_last_hi+0x1>
   1a8f6:	10 92 cc 25 	sts	0x25CC, r1	; 0x8025cc <g_1pps_last_hi+0x2>
   1a8fa:	10 92 cd 25 	sts	0x25CD, r1	; 0x8025cd <g_1pps_last_hi+0x3>
   1a8fe:	10 92 ce 25 	sts	0x25CE, r1	; 0x8025ce <g_1pps_last_hi+0x4>
   1a902:	10 92 cf 25 	sts	0x25CF, r1	; 0x8025cf <g_1pps_last_hi+0x5>
   1a906:	10 92 d0 25 	sts	0x25D0, r1	; 0x8025d0 <g_1pps_last_hi+0x6>
   1a90a:	10 92 d1 25 	sts	0x25D1, r1	; 0x8025d1 <g_1pps_last_hi+0x7>
		g_1pps_last_diff					= 0;
   1a90e:	10 92 d2 25 	sts	0x25D2, r1	; 0x8025d2 <g_1pps_last_diff>
   1a912:	10 92 d3 25 	sts	0x25D3, r1	; 0x8025d3 <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan					= false;
   1a916:	10 92 d4 25 	sts	0x25D4, r1	; 0x8025d4 <g_1pps_last_inSpan>
		g_1pps_last_new						= false;
   1a91a:	10 92 d5 25 	sts	0x25D5, r1	; 0x8025d5 <g_1pps_last_new>
		g_1pps_last_adjust					= false;
   1a91e:	10 92 d6 25 	sts	0x25D6, r1	; 0x8025d6 <g_1pps_last_adjust>
		g_1pps_processed_lo					= 0U;		// corrected time to use
   1a922:	10 92 d7 25 	sts	0x25D7, r1	; 0x8025d7 <g_1pps_processed_lo>
   1a926:	10 92 d8 25 	sts	0x25D8, r1	; 0x8025d8 <g_1pps_processed_lo+0x1>
		g_1pps_processed_hi					= 0ULL;
   1a92a:	10 92 d9 25 	sts	0x25D9, r1	; 0x8025d9 <g_1pps_processed_hi>
   1a92e:	10 92 da 25 	sts	0x25DA, r1	; 0x8025da <g_1pps_processed_hi+0x1>
   1a932:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <g_1pps_processed_hi+0x2>
   1a936:	10 92 dc 25 	sts	0x25DC, r1	; 0x8025dc <g_1pps_processed_hi+0x3>
   1a93a:	10 92 dd 25 	sts	0x25DD, r1	; 0x8025dd <g_1pps_processed_hi+0x4>
   1a93e:	10 92 de 25 	sts	0x25DE, r1	; 0x8025de <g_1pps_processed_hi+0x5>
   1a942:	10 92 df 25 	sts	0x25DF, r1	; 0x8025df <g_1pps_processed_hi+0x6>
   1a946:	10 92 e0 25 	sts	0x25E0, r1	; 0x8025e0 <g_1pps_processed_hi+0x7>
		g_1pps_proceeded_avail				= false;
   1a94a:	10 92 e1 25 	sts	0x25E1, r1	; 0x8025e1 <g_1pps_proceeded_avail>
		g_1pps_processed_outOfSync			= 0;
   1a94e:	10 92 e2 25 	sts	0x25E2, r1	; 0x8025e2 <g_1pps_processed_outOfSync>
		g_1pps_deviation					= 0;
   1a952:	10 92 e3 25 	sts	0x25E3, r1	; 0x8025e3 <g_1pps_deviation>
   1a956:	10 92 e4 25 	sts	0x25E4, r1	; 0x8025e4 <g_1pps_deviation+0x1>
		g_1pps_printtwi_avail				= false;
   1a95a:	10 92 e5 25 	sts	0x25E5, r1	; 0x8025e5 <g_1pps_printtwi_avail>
		g_1pps_printusb_avail				= false;
   1a95e:	10 92 e6 25 	sts	0x25E6, r1	; 0x8025e6 <g_1pps_printusb_avail>
		g_1pps_phased_cntr					= 0;
   1a962:	10 92 e7 25 	sts	0x25E7, r1	; 0x8025e7 <g_1pps_phased_cntr>
		g_1pps_led							= 0;
   1a966:	10 92 e8 25 	sts	0x25E8, r1	; 0x8025e8 <g_1pps_led>
		g_1pps_twi_new						= false;
   1a96a:	10 92 e9 25 	sts	0x25E9, r1	; 0x8025e9 <g_1pps_twi_new>
	}

	/* USART */
	{
		g_usart1_rx_ready					= false;
   1a96e:	10 92 72 26 	sts	0x2672, r1	; 0x802672 <g_usart1_rx_ready>
		g_usart1_rx_OK						= false;
   1a972:	10 92 73 26 	sts	0x2673, r1	; 0x802673 <g_usart1_rx_OK>
		g_usart1_rx_idx						= 0;
   1a976:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <g_usart1_rx_idx>
   1a97a:	10 92 75 26 	sts	0x2675, r1	; 0x802675 <g_usart1_rx_idx+0x1>
	}

	/* GNS */
	{
		g_gns_run_status					= 0;
   1a97e:	10 92 ea 25 	sts	0x25EA, r1	; 0x8025ea <g_gns_run_status>
		g_gns_fix_status					= 0;
   1a982:	10 92 eb 25 	sts	0x25EB, r1	; 0x8025eb <g_gns_fix_status>
		g_gns_lat							= 0.;
   1a986:	10 92 ec 25 	sts	0x25EC, r1	; 0x8025ec <g_gns_lat>
   1a98a:	10 92 ed 25 	sts	0x25ED, r1	; 0x8025ed <g_gns_lat+0x1>
   1a98e:	10 92 ee 25 	sts	0x25EE, r1	; 0x8025ee <g_gns_lat+0x2>
   1a992:	10 92 ef 25 	sts	0x25EF, r1	; 0x8025ef <g_gns_lat+0x3>
		g_gns_lon							= 0.;
   1a996:	10 92 f0 25 	sts	0x25F0, r1	; 0x8025f0 <g_gns_lon>
   1a99a:	10 92 f1 25 	sts	0x25F1, r1	; 0x8025f1 <g_gns_lon+0x1>
   1a99e:	10 92 f2 25 	sts	0x25F2, r1	; 0x8025f2 <g_gns_lon+0x2>
   1a9a2:	10 92 f3 25 	sts	0x25F3, r1	; 0x8025f3 <g_gns_lon+0x3>
		g_gns_msl_alt_m						= 0.;
   1a9a6:	10 92 f4 25 	sts	0x25F4, r1	; 0x8025f4 <g_gns_msl_alt_m>
   1a9aa:	10 92 f5 25 	sts	0x25F5, r1	; 0x8025f5 <g_gns_msl_alt_m+0x1>
   1a9ae:	10 92 f6 25 	sts	0x25F6, r1	; 0x8025f6 <g_gns_msl_alt_m+0x2>
   1a9b2:	10 92 f7 25 	sts	0x25F7, r1	; 0x8025f7 <g_gns_msl_alt_m+0x3>
		g_gns_speed_kmPh					= 0.;
   1a9b6:	10 92 f8 25 	sts	0x25F8, r1	; 0x8025f8 <g_gns_speed_kmPh>
   1a9ba:	10 92 f9 25 	sts	0x25F9, r1	; 0x8025f9 <g_gns_speed_kmPh+0x1>
   1a9be:	10 92 fa 25 	sts	0x25FA, r1	; 0x8025fa <g_gns_speed_kmPh+0x2>
   1a9c2:	10 92 fb 25 	sts	0x25FB, r1	; 0x8025fb <g_gns_speed_kmPh+0x3>
		g_gns_course_deg					= 0.;
   1a9c6:	10 92 fc 25 	sts	0x25FC, r1	; 0x8025fc <g_gns_course_deg>
   1a9ca:	10 92 fd 25 	sts	0x25FD, r1	; 0x8025fd <g_gns_course_deg+0x1>
   1a9ce:	10 92 fe 25 	sts	0x25FE, r1	; 0x8025fe <g_gns_course_deg+0x2>
   1a9d2:	10 92 ff 25 	sts	0x25FF, r1	; 0x8025ff <g_gns_course_deg+0x3>
		g_gns_fix_mode						= 0;
   1a9d6:	10 92 00 26 	sts	0x2600, r1	; 0x802600 <g_gns_fix_mode>
		g_gns_dop_h							= 0.;
   1a9da:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <g_gns_dop_h>
   1a9de:	10 92 02 26 	sts	0x2602, r1	; 0x802602 <g_gns_dop_h+0x1>
   1a9e2:	10 92 03 26 	sts	0x2603, r1	; 0x802603 <g_gns_dop_h+0x2>
   1a9e6:	10 92 04 26 	sts	0x2604, r1	; 0x802604 <g_gns_dop_h+0x3>
		g_gns_dop_p							= 0.;
   1a9ea:	10 92 05 26 	sts	0x2605, r1	; 0x802605 <g_gns_dop_p>
   1a9ee:	10 92 06 26 	sts	0x2606, r1	; 0x802606 <g_gns_dop_p+0x1>
   1a9f2:	10 92 07 26 	sts	0x2607, r1	; 0x802607 <g_gns_dop_p+0x2>
   1a9f6:	10 92 08 26 	sts	0x2608, r1	; 0x802608 <g_gns_dop_p+0x3>
		g_gns_dop_v							= 0.;
   1a9fa:	10 92 09 26 	sts	0x2609, r1	; 0x802609 <g_gns_dop_v>
   1a9fe:	10 92 0a 26 	sts	0x260A, r1	; 0x80260a <g_gns_dop_v+0x1>
   1aa02:	10 92 0b 26 	sts	0x260B, r1	; 0x80260b <g_gns_dop_v+0x2>
   1aa06:	10 92 0c 26 	sts	0x260C, r1	; 0x80260c <g_gns_dop_v+0x3>
		g_gns_gps_sats_inView				= 0;
   1aa0a:	10 92 0d 26 	sts	0x260D, r1	; 0x80260d <g_gns_gps_sats_inView>
		g_gns_gnss_sats_used				= 0;
   1aa0e:	10 92 0e 26 	sts	0x260E, r1	; 0x80260e <g_gns_gnss_sats_used>
		g_gns_glonass_sats_inView			= 0;
   1aa12:	10 92 0f 26 	sts	0x260F, r1	; 0x80260f <g_gns_glonass_sats_inView>
		g_gns_cPn0_dBHz						= 0;
   1aa16:	10 92 10 26 	sts	0x2610, r1	; 0x802610 <g_gns_cPn0_dBHz>
//		g_gns_vpa_m							= 0;
	}

	/* VCTCXO */
	{
		int32_t val_i32 = 0L;
   1aa1a:	1a 86       	std	Y+10, r1	; 0x0a
   1aa1c:	1b 86       	std	Y+11, r1	; 0x0b
   1aa1e:	1c 86       	std	Y+12, r1	; 0x0c
   1aa20:	1d 86       	std	Y+13, r1	; 0x0d

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__VCTCXO, &val_i32, sizeof(val_i32)) == STATUS_OK) {
   1aa22:	ce 01       	movw	r24, r28
   1aa24:	0a 96       	adiw	r24, 0x0a	; 10
   1aa26:	14 e0       	ldi	r17, 0x04	; 4
   1aa28:	e1 2e       	mov	r14, r17
   1aa2a:	f1 2c       	mov	r15, r1
   1aa2c:	00 e0       	ldi	r16, 0x00	; 0
   1aa2e:	10 e0       	ldi	r17, 0x00	; 0
   1aa30:	9c 01       	movw	r18, r24
   1aa32:	40 e1       	ldi	r20, 0x10	; 16
   1aa34:	50 e0       	ldi	r21, 0x00	; 0
   1aa36:	60 e0       	ldi	r22, 0x00	; 0
   1aa38:	70 e0       	ldi	r23, 0x00	; 0
   1aa3a:	82 e0       	ldi	r24, 0x02	; 2
   1aa3c:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1aa40:	88 23       	and	r24, r24
   1aa42:	91 f4       	brne	.+36     	; 0x1aa68 <init_globals+0x1c8>
			irqflags_t flags = cpu_irq_save();
   1aa44:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1aa48:	89 83       	std	Y+1, r24	; 0x01
			g_xo_mode_pwm = val_i32;
   1aa4a:	8a 85       	ldd	r24, Y+10	; 0x0a
   1aa4c:	9b 85       	ldd	r25, Y+11	; 0x0b
   1aa4e:	ac 85       	ldd	r26, Y+12	; 0x0c
   1aa50:	bd 85       	ldd	r27, Y+13	; 0x0d
   1aa52:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <g_xo_mode_pwm>
   1aa56:	90 93 17 29 	sts	0x2917, r25	; 0x802917 <g_xo_mode_pwm+0x1>
   1aa5a:	a0 93 18 29 	sts	0x2918, r26	; 0x802918 <g_xo_mode_pwm+0x2>
   1aa5e:	b0 93 19 29 	sts	0x2919, r27	; 0x802919 <g_xo_mode_pwm+0x3>
			cpu_irq_restore(flags);
   1aa62:	89 81       	ldd	r24, Y+1	; 0x01
   1aa64:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}
	}

	/* LCD backlight */
	{
		int16_t val_i16 = 0;
   1aa68:	1e 86       	std	Y+14, r1	; 0x0e
   1aa6a:	1f 86       	std	Y+15, r1	; 0x0f

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__LCDBL, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1aa6c:	ce 01       	movw	r24, r28
   1aa6e:	0e 96       	adiw	r24, 0x0e	; 14
   1aa70:	12 e0       	ldi	r17, 0x02	; 2
   1aa72:	e1 2e       	mov	r14, r17
   1aa74:	f1 2c       	mov	r15, r1
   1aa76:	00 e0       	ldi	r16, 0x00	; 0
   1aa78:	10 e0       	ldi	r17, 0x00	; 0
   1aa7a:	9c 01       	movw	r18, r24
   1aa7c:	44 e1       	ldi	r20, 0x14	; 20
   1aa7e:	50 e0       	ldi	r21, 0x00	; 0
   1aa80:	60 e0       	ldi	r22, 0x00	; 0
   1aa82:	70 e0       	ldi	r23, 0x00	; 0
   1aa84:	82 e0       	ldi	r24, 0x02	; 2
   1aa86:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1aa8a:	88 23       	and	r24, r24
   1aa8c:	61 f4       	brne	.+24     	; 0x1aaa6 <init_globals+0x206>
			irqflags_t flags = cpu_irq_save();
   1aa8e:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1aa92:	8a 83       	std	Y+2, r24	; 0x02
			g_backlight_mode_pwm = val_i16;
   1aa94:	8e 85       	ldd	r24, Y+14	; 0x0e
   1aa96:	9f 85       	ldd	r25, Y+15	; 0x0f
   1aa98:	80 93 b7 25 	sts	0x25B7, r24	; 0x8025b7 <g_backlight_mode_pwm>
   1aa9c:	90 93 b8 25 	sts	0x25B8, r25	; 0x8025b8 <g_backlight_mode_pwm+0x1>
			cpu_irq_restore(flags);
   1aaa0:	8a 81       	ldd	r24, Y+2	; 0x02
   1aaa2:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}
	}

	/* Beepers */
	{
		uint8_t val_ui8 = 0;
   1aaa6:	18 8a       	std	Y+16, r1	; 0x10

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__BEEP, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1aaa8:	ce 01       	movw	r24, r28
   1aaaa:	40 96       	adiw	r24, 0x10	; 16
   1aaac:	e1 2c       	mov	r14, r1
   1aaae:	f1 2c       	mov	r15, r1
   1aab0:	87 01       	movw	r16, r14
   1aab2:	e3 94       	inc	r14
   1aab4:	9c 01       	movw	r18, r24
   1aab6:	46 e1       	ldi	r20, 0x16	; 22
   1aab8:	50 e0       	ldi	r21, 0x00	; 0
   1aaba:	60 e0       	ldi	r22, 0x00	; 0
   1aabc:	70 e0       	ldi	r23, 0x00	; 0
   1aabe:	82 e0       	ldi	r24, 0x02	; 2
   1aac0:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1aac4:	88 23       	and	r24, r24
   1aac6:	e1 f4       	brne	.+56     	; 0x1ab00 <init_globals+0x260>
			irqflags_t flags = cpu_irq_save();
   1aac8:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1aacc:	8b 83       	std	Y+3, r24	; 0x03
			g_errorBeep_enable	= val_ui8 & 0x01;
   1aace:	88 89       	ldd	r24, Y+16	; 0x10
   1aad0:	88 2f       	mov	r24, r24
   1aad2:	90 e0       	ldi	r25, 0x00	; 0
   1aad4:	81 70       	andi	r24, 0x01	; 1
   1aad6:	99 27       	eor	r25, r25
   1aad8:	21 e0       	ldi	r18, 0x01	; 1
   1aada:	89 2b       	or	r24, r25
   1aadc:	09 f4       	brne	.+2      	; 0x1aae0 <init_globals+0x240>
   1aade:	20 e0       	ldi	r18, 0x00	; 0
   1aae0:	20 93 ba 25 	sts	0x25BA, r18	; 0x8025ba <g_errorBeep_enable>
			g_keyBeep_enable	= val_ui8 & 0x02;
   1aae4:	88 89       	ldd	r24, Y+16	; 0x10
   1aae6:	88 2f       	mov	r24, r24
   1aae8:	90 e0       	ldi	r25, 0x00	; 0
   1aaea:	82 70       	andi	r24, 0x02	; 2
   1aaec:	99 27       	eor	r25, r25
   1aaee:	21 e0       	ldi	r18, 0x01	; 1
   1aaf0:	89 2b       	or	r24, r25
   1aaf2:	09 f4       	brne	.+2      	; 0x1aaf6 <init_globals+0x256>
   1aaf4:	20 e0       	ldi	r18, 0x00	; 0
   1aaf6:	20 93 bb 25 	sts	0x25BB, r18	; 0x8025bb <g_keyBeep_enable>
			cpu_irq_restore(flags);
   1aafa:	8b 81       	ldd	r24, Y+3	; 0x03
   1aafc:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}
	}

	/* Pitch tone variants */
	{
		uint8_t val_i8 = 0;
   1ab00:	19 8a       	std	Y+17, r1	; 0x11

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PITCHTONE, &val_i8, sizeof(val_i8)) == STATUS_OK) {
   1ab02:	ce 01       	movw	r24, r28
   1ab04:	41 96       	adiw	r24, 0x11	; 17
   1ab06:	e1 2c       	mov	r14, r1
   1ab08:	f1 2c       	mov	r15, r1
   1ab0a:	87 01       	movw	r16, r14
   1ab0c:	e3 94       	inc	r14
   1ab0e:	9c 01       	movw	r18, r24
   1ab10:	47 e1       	ldi	r20, 0x17	; 23
   1ab12:	50 e0       	ldi	r21, 0x00	; 0
   1ab14:	60 e0       	ldi	r22, 0x00	; 0
   1ab16:	70 e0       	ldi	r23, 0x00	; 0
   1ab18:	82 e0       	ldi	r24, 0x02	; 2
   1ab1a:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1ab1e:	88 23       	and	r24, r24
   1ab20:	49 f4       	brne	.+18     	; 0x1ab34 <init_globals+0x294>
			irqflags_t flags = cpu_irq_save();
   1ab22:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1ab26:	8c 83       	std	Y+4, r24	; 0x04
			g_pitch_tone_mode = val_i8;
   1ab28:	89 89       	ldd	r24, Y+17	; 0x11
   1ab2a:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <g_pitch_tone_mode>
			cpu_irq_restore(flags);
   1ab2e:	8c 81       	ldd	r24, Y+4	; 0x04
   1ab30:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}
	}

	/* Environment and QNH settings */
	{
		int16_t val_i16	= 0;
   1ab34:	1a 8a       	std	Y+18, r1	; 0x12
   1ab36:	1b 8a       	std	Y+19, r1	; 0x13
		uint8_t val_ui8	= 0;
   1ab38:	1c 8a       	std	Y+20, r1	; 0x14

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1ab3a:	ce 01       	movw	r24, r28
   1ab3c:	42 96       	adiw	r24, 0x12	; 18
   1ab3e:	12 e0       	ldi	r17, 0x02	; 2
   1ab40:	e1 2e       	mov	r14, r17
   1ab42:	f1 2c       	mov	r15, r1
   1ab44:	00 e0       	ldi	r16, 0x00	; 0
   1ab46:	10 e0       	ldi	r17, 0x00	; 0
   1ab48:	9c 01       	movw	r18, r24
   1ab4a:	4e e0       	ldi	r20, 0x0E	; 14
   1ab4c:	50 e0       	ldi	r21, 0x00	; 0
   1ab4e:	60 e0       	ldi	r22, 0x00	; 0
   1ab50:	70 e0       	ldi	r23, 0x00	; 0
   1ab52:	82 e0       	ldi	r24, 0x02	; 2
   1ab54:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1ab58:	88 23       	and	r24, r24
   1ab5a:	09 f5       	brne	.+66     	; 0x1ab9e <init_globals+0x2fe>
			irqflags_t flags = cpu_irq_save();
   1ab5c:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1ab60:	8d 83       	std	Y+5, r24	; 0x05
			g_env_temp_delta_100 = val_i16;
   1ab62:	8a 89       	ldd	r24, Y+18	; 0x12
   1ab64:	9b 89       	ldd	r25, Y+19	; 0x13
   1ab66:	80 93 90 29 	sts	0x2990, r24	; 0x802990 <g_env_temp_delta_100>
   1ab6a:	90 93 91 29 	sts	0x2991, r25	; 0x802991 <g_env_temp_delta_100+0x1>
			cpu_irq_restore(flags);
   1ab6e:	8d 81       	ldd	r24, Y+5	; 0x05
   1ab70:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

			/* Validity check */
			if (g_env_temp_delta_100 < -1000 || g_env_temp_delta_100 > 10000) {
   1ab74:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_env_temp_delta_100>
   1ab78:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_env_temp_delta_100+0x1>
   1ab7c:	88 31       	cpi	r24, 0x18	; 24
   1ab7e:	9c 4f       	sbci	r25, 0xFC	; 252
   1ab80:	3c f0       	brlt	.+14     	; 0x1ab90 <init_globals+0x2f0>
   1ab82:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_env_temp_delta_100>
   1ab86:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_env_temp_delta_100+0x1>
   1ab8a:	81 31       	cpi	r24, 0x11	; 17
   1ab8c:	97 42       	sbci	r25, 0x27	; 39
   1ab8e:	3c f0       	brlt	.+14     	; 0x1ab9e <init_globals+0x2fe>
				g_env_temp_delta_100 = 0;
   1ab90:	10 92 90 29 	sts	0x2990, r1	; 0x802990 <g_env_temp_delta_100>
   1ab94:	10 92 91 29 	sts	0x2991, r1	; 0x802991 <g_env_temp_delta_100+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1ab98:	80 e4       	ldi	r24, 0x40	; 64
   1ab9a:	90 e0       	ldi	r25, 0x00	; 0
   1ab9c:	de d2       	rcall	.+1468   	; 0x1b15a <save_globals>
			}
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1ab9e:	ce 01       	movw	r24, r28
   1aba0:	44 96       	adiw	r24, 0x14	; 20
   1aba2:	e1 2c       	mov	r14, r1
   1aba4:	f1 2c       	mov	r15, r1
   1aba6:	87 01       	movw	r16, r14
   1aba8:	e3 94       	inc	r14
   1abaa:	9c 01       	movw	r18, r24
   1abac:	49 e1       	ldi	r20, 0x19	; 25
   1abae:	50 e0       	ldi	r21, 0x00	; 0
   1abb0:	60 e0       	ldi	r22, 0x00	; 0
   1abb2:	70 e0       	ldi	r23, 0x00	; 0
   1abb4:	82 e0       	ldi	r24, 0x02	; 2
   1abb6:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1abba:	88 23       	and	r24, r24
   1abbc:	69 f4       	brne	.+26     	; 0x1abd8 <init_globals+0x338>
			irqflags_t flags = cpu_irq_save();
   1abbe:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1abc2:	8e 83       	std	Y+6, r24	; 0x06
			g_qnh_is_auto = (val_ui8 != 0);
   1abc4:	9c 89       	ldd	r25, Y+20	; 0x14
   1abc6:	81 e0       	ldi	r24, 0x01	; 1
   1abc8:	99 23       	and	r25, r25
   1abca:	09 f4       	brne	.+2      	; 0x1abce <init_globals+0x32e>
   1abcc:	80 e0       	ldi	r24, 0x00	; 0
   1abce:	80 93 96 29 	sts	0x2996, r24	; 0x802996 <g_qnh_is_auto>
			cpu_irq_restore(flags);
   1abd2:	8e 81       	ldd	r24, Y+6	; 0x06
   1abd4:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1abd8:	ce 01       	movw	r24, r28
   1abda:	42 96       	adiw	r24, 0x12	; 18
   1abdc:	12 e0       	ldi	r17, 0x02	; 2
   1abde:	e1 2e       	mov	r14, r17
   1abe0:	f1 2c       	mov	r15, r1
   1abe2:	00 e0       	ldi	r16, 0x00	; 0
   1abe4:	10 e0       	ldi	r17, 0x00	; 0
   1abe6:	9c 01       	movw	r18, r24
   1abe8:	4a e1       	ldi	r20, 0x1A	; 26
   1abea:	50 e0       	ldi	r21, 0x00	; 0
   1abec:	60 e0       	ldi	r22, 0x00	; 0
   1abee:	70 e0       	ldi	r23, 0x00	; 0
   1abf0:	82 e0       	ldi	r24, 0x02	; 2
   1abf2:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1abf6:	88 23       	and	r24, r24
   1abf8:	21 f5       	brne	.+72     	; 0x1ac42 <init_globals+0x3a2>
			irqflags_t flags = cpu_irq_save();
   1abfa:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1abfe:	8f 83       	std	Y+7, r24	; 0x07
			g_qnh_height_m = val_i16;
   1ac00:	8a 89       	ldd	r24, Y+18	; 0x12
   1ac02:	9b 89       	ldd	r25, Y+19	; 0x13
   1ac04:	80 93 97 29 	sts	0x2997, r24	; 0x802997 <g_qnh_height_m>
   1ac08:	90 93 98 29 	sts	0x2998, r25	; 0x802998 <g_qnh_height_m+0x1>
			cpu_irq_restore(flags);
   1ac0c:	8f 81       	ldd	r24, Y+7	; 0x07
   1ac0e:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

			/* Validity check */
			if (g_qnh_height_m < -1000 || g_qnh_height_m > 30000) {
   1ac12:	80 91 97 29 	lds	r24, 0x2997	; 0x802997 <g_qnh_height_m>
   1ac16:	90 91 98 29 	lds	r25, 0x2998	; 0x802998 <g_qnh_height_m+0x1>
   1ac1a:	88 31       	cpi	r24, 0x18	; 24
   1ac1c:	9c 4f       	sbci	r25, 0xFC	; 252
   1ac1e:	3c f0       	brlt	.+14     	; 0x1ac2e <init_globals+0x38e>
   1ac20:	80 91 97 29 	lds	r24, 0x2997	; 0x802997 <g_qnh_height_m>
   1ac24:	90 91 98 29 	lds	r25, 0x2998	; 0x802998 <g_qnh_height_m+0x1>
   1ac28:	81 33       	cpi	r24, 0x31	; 49
   1ac2a:	95 47       	sbci	r25, 0x75	; 117
   1ac2c:	54 f0       	brlt	.+20     	; 0x1ac42 <init_globals+0x3a2>
				g_qnh_is_auto	= true;
   1ac2e:	81 e0       	ldi	r24, 0x01	; 1
   1ac30:	80 93 96 29 	sts	0x2996, r24	; 0x802996 <g_qnh_is_auto>
				g_qnh_height_m	= 0;
   1ac34:	10 92 97 29 	sts	0x2997, r1	; 0x802997 <g_qnh_height_m>
   1ac38:	10 92 98 29 	sts	0x2998, r1	; 0x802998 <g_qnh_height_m+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1ac3c:	80 e4       	ldi	r24, 0x40	; 64
   1ac3e:	90 e0       	ldi	r25, 0x00	; 0
   1ac40:	8c d2       	rcall	.+1304   	; 0x1b15a <save_globals>
		}
	}

	/* Status lines */
	{
		uint8_t val_ui8 = 0;
   1ac42:	1d 8a       	std	Y+21, r1	; 0x15

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1ac44:	ce 01       	movw	r24, r28
   1ac46:	45 96       	adiw	r24, 0x15	; 21
   1ac48:	e1 2c       	mov	r14, r1
   1ac4a:	f1 2c       	mov	r15, r1
   1ac4c:	87 01       	movw	r16, r14
   1ac4e:	e3 94       	inc	r14
   1ac50:	9c 01       	movw	r18, r24
   1ac52:	48 e1       	ldi	r20, 0x18	; 24
   1ac54:	50 e0       	ldi	r21, 0x00	; 0
   1ac56:	60 e0       	ldi	r22, 0x00	; 0
   1ac58:	70 e0       	ldi	r23, 0x00	; 0
   1ac5a:	82 e0       	ldi	r24, 0x02	; 2
   1ac5c:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1ac60:	88 23       	and	r24, r24
   1ac62:	39 f5       	brne	.+78     	; 0x1acb2 <init_globals+0x412>
			irqflags_t flags = cpu_irq_save();
   1ac64:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1ac68:	88 87       	std	Y+8, r24	; 0x08
			g_usb_cdc_printStatusLines_atxmega	= val_ui8 & PRINT_STATUS_LINES__ATXMEGA;
   1ac6a:	8d 89       	ldd	r24, Y+21	; 0x15
   1ac6c:	88 2f       	mov	r24, r24
   1ac6e:	90 e0       	ldi	r25, 0x00	; 0
   1ac70:	81 70       	andi	r24, 0x01	; 1
   1ac72:	99 27       	eor	r25, r25
   1ac74:	21 e0       	ldi	r18, 0x01	; 1
   1ac76:	89 2b       	or	r24, r25
   1ac78:	09 f4       	brne	.+2      	; 0x1ac7c <init_globals+0x3dc>
   1ac7a:	20 e0       	ldi	r18, 0x00	; 0
   1ac7c:	20 93 63 26 	sts	0x2663, r18	; 0x802663 <g_usb_cdc_printStatusLines_atxmega>
			g_usb_cdc_printStatusLines_sim808	= val_ui8 & PRINT_STATUS_LINES__SIM808;
   1ac80:	8d 89       	ldd	r24, Y+21	; 0x15
   1ac82:	88 2f       	mov	r24, r24
   1ac84:	90 e0       	ldi	r25, 0x00	; 0
   1ac86:	82 70       	andi	r24, 0x02	; 2
   1ac88:	99 27       	eor	r25, r25
   1ac8a:	21 e0       	ldi	r18, 0x01	; 1
   1ac8c:	89 2b       	or	r24, r25
   1ac8e:	09 f4       	brne	.+2      	; 0x1ac92 <init_globals+0x3f2>
   1ac90:	20 e0       	ldi	r18, 0x00	; 0
   1ac92:	20 93 64 26 	sts	0x2664, r18	; 0x802664 <g_usb_cdc_printStatusLines_sim808>
			g_usb_cdc_printStatusLines_1pps		= val_ui8 & PRINT_STATUS_LINES__1PPS;
   1ac96:	8d 89       	ldd	r24, Y+21	; 0x15
   1ac98:	88 2f       	mov	r24, r24
   1ac9a:	90 e0       	ldi	r25, 0x00	; 0
   1ac9c:	84 70       	andi	r24, 0x04	; 4
   1ac9e:	99 27       	eor	r25, r25
   1aca0:	21 e0       	ldi	r18, 0x01	; 1
   1aca2:	89 2b       	or	r24, r25
   1aca4:	09 f4       	brne	.+2      	; 0x1aca8 <init_globals+0x408>
   1aca6:	20 e0       	ldi	r18, 0x00	; 0
   1aca8:	20 93 65 26 	sts	0x2665, r18	; 0x802665 <g_usb_cdc_printStatusLines_1pps>
			cpu_irq_restore(flags);
   1acac:	88 85       	ldd	r24, Y+8	; 0x08
   1acae:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}
	}

	/* 9-axis offset and gain corrections */
	{
		int16_t l_twi1_gyro_1_temp_RTofs	= 0;
   1acb2:	1e 8a       	std	Y+22, r1	; 0x16
   1acb4:	1f 8a       	std	Y+23, r1	; 0x17
		int16_t l_twi1_gyro_1_temp_sens		= 0;
   1acb6:	18 8e       	std	Y+24, r1	; 0x18
   1acb8:	19 8e       	std	Y+25, r1	; 0x19
		int16_t l_twi1_gyro_1_accel_ofsx	= 0;
   1acba:	1a 8e       	std	Y+26, r1	; 0x1a
   1acbc:	1b 8e       	std	Y+27, r1	; 0x1b
		int16_t l_twi1_gyro_1_accel_ofsy	= 0;
   1acbe:	1c 8e       	std	Y+28, r1	; 0x1c
   1acc0:	1d 8e       	std	Y+29, r1	; 0x1d
		int16_t l_twi1_gyro_1_accel_ofsz	= 0;
   1acc2:	1e 8e       	std	Y+30, r1	; 0x1e
   1acc4:	1f 8e       	std	Y+31, r1	; 0x1f
		int16_t l_twi1_gyro_1_accel_factx	= 0;
   1acc6:	18 a2       	std	Y+32, r1	; 0x20
   1acc8:	19 a2       	std	Y+33, r1	; 0x21
		int16_t l_twi1_gyro_1_accel_facty	= 0;
   1acca:	1a a2       	std	Y+34, r1	; 0x22
   1accc:	1b a2       	std	Y+35, r1	; 0x23
		int16_t l_twi1_gyro_1_accel_factz	= 0;
   1acce:	1c a2       	std	Y+36, r1	; 0x24
   1acd0:	1d a2       	std	Y+37, r1	; 0x25
		int16_t l_twi1_gyro_1_gyro_ofsx		= 0;
   1acd2:	1e a2       	std	Y+38, r1	; 0x26
   1acd4:	1f a2       	std	Y+39, r1	; 0x27
		int16_t l_twi1_gyro_1_gyro_ofsy		= 0;
   1acd6:	18 a6       	std	Y+40, r1	; 0x28
   1acd8:	19 a6       	std	Y+41, r1	; 0x29
		int16_t l_twi1_gyro_1_gyro_ofsz		= 0;
   1acda:	1a a6       	std	Y+42, r1	; 0x2a
   1acdc:	1b a6       	std	Y+43, r1	; 0x2b
		int16_t l_twi1_gyro_2_mag_factx		= 0;
   1acde:	1c a6       	std	Y+44, r1	; 0x2c
   1ace0:	1d a6       	std	Y+45, r1	; 0x2d
		int16_t l_twi1_gyro_2_mag_facty		= 0;
   1ace2:	1e a6       	std	Y+46, r1	; 0x2e
   1ace4:	1f a6       	std	Y+47, r1	; 0x2f
		int16_t l_twi1_gyro_2_mag_factz		= 0;
   1ace6:	18 aa       	std	Y+48, r1	; 0x30
   1ace8:	19 aa       	std	Y+49, r1	; 0x31

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS, (void*)&l_twi1_gyro_1_temp_RTofs, sizeof(l_twi1_gyro_1_temp_RTofs));
   1acea:	ce 01       	movw	r24, r28
   1acec:	46 96       	adiw	r24, 0x16	; 22
   1acee:	12 e0       	ldi	r17, 0x02	; 2
   1acf0:	e1 2e       	mov	r14, r17
   1acf2:	f1 2c       	mov	r15, r1
   1acf4:	00 e0       	ldi	r16, 0x00	; 0
   1acf6:	10 e0       	ldi	r17, 0x00	; 0
   1acf8:	9c 01       	movw	r18, r24
   1acfa:	4c e1       	ldi	r20, 0x1C	; 28
   1acfc:	50 e0       	ldi	r21, 0x00	; 0
   1acfe:	60 e0       	ldi	r22, 0x00	; 0
   1ad00:	70 e0       	ldi	r23, 0x00	; 0
   1ad02:	82 e0       	ldi	r24, 0x02	; 2
   1ad04:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,  (void*)&l_twi1_gyro_1_temp_sens, sizeof(l_twi1_gyro_1_temp_sens));
   1ad08:	ce 01       	movw	r24, r28
   1ad0a:	48 96       	adiw	r24, 0x18	; 24
   1ad0c:	12 e0       	ldi	r17, 0x02	; 2
   1ad0e:	e1 2e       	mov	r14, r17
   1ad10:	f1 2c       	mov	r15, r1
   1ad12:	00 e0       	ldi	r16, 0x00	; 0
   1ad14:	10 e0       	ldi	r17, 0x00	; 0
   1ad16:	9c 01       	movw	r18, r24
   1ad18:	4e e1       	ldi	r20, 0x1E	; 30
   1ad1a:	50 e0       	ldi	r21, 0x00	; 0
   1ad1c:	60 e0       	ldi	r22, 0x00	; 0
   1ad1e:	70 e0       	ldi	r23, 0x00	; 0
   1ad20:	82 e0       	ldi	r24, 0x02	; 2
   1ad22:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X, (void*)&l_twi1_gyro_1_accel_ofsx, sizeof(l_twi1_gyro_1_accel_ofsx));
   1ad26:	ce 01       	movw	r24, r28
   1ad28:	4a 96       	adiw	r24, 0x1a	; 26
   1ad2a:	12 e0       	ldi	r17, 0x02	; 2
   1ad2c:	e1 2e       	mov	r14, r17
   1ad2e:	f1 2c       	mov	r15, r1
   1ad30:	00 e0       	ldi	r16, 0x00	; 0
   1ad32:	10 e0       	ldi	r17, 0x00	; 0
   1ad34:	9c 01       	movw	r18, r24
   1ad36:	40 e2       	ldi	r20, 0x20	; 32
   1ad38:	50 e0       	ldi	r21, 0x00	; 0
   1ad3a:	60 e0       	ldi	r22, 0x00	; 0
   1ad3c:	70 e0       	ldi	r23, 0x00	; 0
   1ad3e:	82 e0       	ldi	r24, 0x02	; 2
   1ad40:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y, (void*)&l_twi1_gyro_1_accel_ofsy, sizeof(l_twi1_gyro_1_accel_ofsy));
   1ad44:	ce 01       	movw	r24, r28
   1ad46:	4c 96       	adiw	r24, 0x1c	; 28
   1ad48:	12 e0       	ldi	r17, 0x02	; 2
   1ad4a:	e1 2e       	mov	r14, r17
   1ad4c:	f1 2c       	mov	r15, r1
   1ad4e:	00 e0       	ldi	r16, 0x00	; 0
   1ad50:	10 e0       	ldi	r17, 0x00	; 0
   1ad52:	9c 01       	movw	r18, r24
   1ad54:	42 e2       	ldi	r20, 0x22	; 34
   1ad56:	50 e0       	ldi	r21, 0x00	; 0
   1ad58:	60 e0       	ldi	r22, 0x00	; 0
   1ad5a:	70 e0       	ldi	r23, 0x00	; 0
   1ad5c:	82 e0       	ldi	r24, 0x02	; 2
   1ad5e:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z, (void*)&l_twi1_gyro_1_accel_ofsz, sizeof(l_twi1_gyro_1_accel_ofsz));
   1ad62:	ce 01       	movw	r24, r28
   1ad64:	4e 96       	adiw	r24, 0x1e	; 30
   1ad66:	12 e0       	ldi	r17, 0x02	; 2
   1ad68:	e1 2e       	mov	r14, r17
   1ad6a:	f1 2c       	mov	r15, r1
   1ad6c:	00 e0       	ldi	r16, 0x00	; 0
   1ad6e:	10 e0       	ldi	r17, 0x00	; 0
   1ad70:	9c 01       	movw	r18, r24
   1ad72:	44 e2       	ldi	r20, 0x24	; 36
   1ad74:	50 e0       	ldi	r21, 0x00	; 0
   1ad76:	60 e0       	ldi	r22, 0x00	; 0
   1ad78:	70 e0       	ldi	r23, 0x00	; 0
   1ad7a:	82 e0       	ldi	r24, 0x02	; 2
   1ad7c:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X, (void*)&l_twi1_gyro_1_accel_factx, sizeof(l_twi1_gyro_1_accel_factx));
   1ad80:	ce 01       	movw	r24, r28
   1ad82:	80 96       	adiw	r24, 0x20	; 32
   1ad84:	12 e0       	ldi	r17, 0x02	; 2
   1ad86:	e1 2e       	mov	r14, r17
   1ad88:	f1 2c       	mov	r15, r1
   1ad8a:	00 e0       	ldi	r16, 0x00	; 0
   1ad8c:	10 e0       	ldi	r17, 0x00	; 0
   1ad8e:	9c 01       	movw	r18, r24
   1ad90:	48 e2       	ldi	r20, 0x28	; 40
   1ad92:	50 e0       	ldi	r21, 0x00	; 0
   1ad94:	60 e0       	ldi	r22, 0x00	; 0
   1ad96:	70 e0       	ldi	r23, 0x00	; 0
   1ad98:	82 e0       	ldi	r24, 0x02	; 2
   1ad9a:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y, (void*)&l_twi1_gyro_1_accel_facty, sizeof(l_twi1_gyro_1_accel_facty));
   1ad9e:	ce 01       	movw	r24, r28
   1ada0:	82 96       	adiw	r24, 0x22	; 34
   1ada2:	12 e0       	ldi	r17, 0x02	; 2
   1ada4:	e1 2e       	mov	r14, r17
   1ada6:	f1 2c       	mov	r15, r1
   1ada8:	00 e0       	ldi	r16, 0x00	; 0
   1adaa:	10 e0       	ldi	r17, 0x00	; 0
   1adac:	9c 01       	movw	r18, r24
   1adae:	4a e2       	ldi	r20, 0x2A	; 42
   1adb0:	50 e0       	ldi	r21, 0x00	; 0
   1adb2:	60 e0       	ldi	r22, 0x00	; 0
   1adb4:	70 e0       	ldi	r23, 0x00	; 0
   1adb6:	82 e0       	ldi	r24, 0x02	; 2
   1adb8:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z, (void*)&l_twi1_gyro_1_accel_factz, sizeof(l_twi1_gyro_1_accel_factz));
   1adbc:	ce 01       	movw	r24, r28
   1adbe:	84 96       	adiw	r24, 0x24	; 36
   1adc0:	12 e0       	ldi	r17, 0x02	; 2
   1adc2:	e1 2e       	mov	r14, r17
   1adc4:	f1 2c       	mov	r15, r1
   1adc6:	00 e0       	ldi	r16, 0x00	; 0
   1adc8:	10 e0       	ldi	r17, 0x00	; 0
   1adca:	9c 01       	movw	r18, r24
   1adcc:	4c e2       	ldi	r20, 0x2C	; 44
   1adce:	50 e0       	ldi	r21, 0x00	; 0
   1add0:	60 e0       	ldi	r22, 0x00	; 0
   1add2:	70 e0       	ldi	r23, 0x00	; 0
   1add4:	82 e0       	ldi	r24, 0x02	; 2
   1add6:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X, (void*)&l_twi1_gyro_1_gyro_ofsx, sizeof(l_twi1_gyro_1_gyro_ofsx));
   1adda:	ce 01       	movw	r24, r28
   1addc:	86 96       	adiw	r24, 0x26	; 38
   1adde:	12 e0       	ldi	r17, 0x02	; 2
   1ade0:	e1 2e       	mov	r14, r17
   1ade2:	f1 2c       	mov	r15, r1
   1ade4:	00 e0       	ldi	r16, 0x00	; 0
   1ade6:	10 e0       	ldi	r17, 0x00	; 0
   1ade8:	9c 01       	movw	r18, r24
   1adea:	40 e3       	ldi	r20, 0x30	; 48
   1adec:	50 e0       	ldi	r21, 0x00	; 0
   1adee:	60 e0       	ldi	r22, 0x00	; 0
   1adf0:	70 e0       	ldi	r23, 0x00	; 0
   1adf2:	82 e0       	ldi	r24, 0x02	; 2
   1adf4:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y, (void*)&l_twi1_gyro_1_gyro_ofsy, sizeof(l_twi1_gyro_1_gyro_ofsy));
   1adf8:	ce 01       	movw	r24, r28
   1adfa:	88 96       	adiw	r24, 0x28	; 40
   1adfc:	12 e0       	ldi	r17, 0x02	; 2
   1adfe:	e1 2e       	mov	r14, r17
   1ae00:	f1 2c       	mov	r15, r1
   1ae02:	00 e0       	ldi	r16, 0x00	; 0
   1ae04:	10 e0       	ldi	r17, 0x00	; 0
   1ae06:	9c 01       	movw	r18, r24
   1ae08:	42 e3       	ldi	r20, 0x32	; 50
   1ae0a:	50 e0       	ldi	r21, 0x00	; 0
   1ae0c:	60 e0       	ldi	r22, 0x00	; 0
   1ae0e:	70 e0       	ldi	r23, 0x00	; 0
   1ae10:	82 e0       	ldi	r24, 0x02	; 2
   1ae12:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z, (void*)&l_twi1_gyro_1_gyro_ofsz, sizeof(l_twi1_gyro_1_gyro_ofsz));
   1ae16:	ce 01       	movw	r24, r28
   1ae18:	8a 96       	adiw	r24, 0x2a	; 42
   1ae1a:	12 e0       	ldi	r17, 0x02	; 2
   1ae1c:	e1 2e       	mov	r14, r17
   1ae1e:	f1 2c       	mov	r15, r1
   1ae20:	00 e0       	ldi	r16, 0x00	; 0
   1ae22:	10 e0       	ldi	r17, 0x00	; 0
   1ae24:	9c 01       	movw	r18, r24
   1ae26:	44 e3       	ldi	r20, 0x34	; 52
   1ae28:	50 e0       	ldi	r21, 0x00	; 0
   1ae2a:	60 e0       	ldi	r22, 0x00	; 0
   1ae2c:	70 e0       	ldi	r23, 0x00	; 0
   1ae2e:	82 e0       	ldi	r24, 0x02	; 2
   1ae30:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
   1ae34:	ce 01       	movw	r24, r28
   1ae36:	8c 96       	adiw	r24, 0x2c	; 44
   1ae38:	12 e0       	ldi	r17, 0x02	; 2
   1ae3a:	e1 2e       	mov	r14, r17
   1ae3c:	f1 2c       	mov	r15, r1
   1ae3e:	00 e0       	ldi	r16, 0x00	; 0
   1ae40:	10 e0       	ldi	r17, 0x00	; 0
   1ae42:	9c 01       	movw	r18, r24
   1ae44:	48 e4       	ldi	r20, 0x48	; 72
   1ae46:	50 e0       	ldi	r21, 0x00	; 0
   1ae48:	60 e0       	ldi	r22, 0x00	; 0
   1ae4a:	70 e0       	ldi	r23, 0x00	; 0
   1ae4c:	82 e0       	ldi	r24, 0x02	; 2
   1ae4e:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
   1ae52:	ce 01       	movw	r24, r28
   1ae54:	8e 96       	adiw	r24, 0x2e	; 46
   1ae56:	12 e0       	ldi	r17, 0x02	; 2
   1ae58:	e1 2e       	mov	r14, r17
   1ae5a:	f1 2c       	mov	r15, r1
   1ae5c:	00 e0       	ldi	r16, 0x00	; 0
   1ae5e:	10 e0       	ldi	r17, 0x00	; 0
   1ae60:	9c 01       	movw	r18, r24
   1ae62:	4a e4       	ldi	r20, 0x4A	; 74
   1ae64:	50 e0       	ldi	r21, 0x00	; 0
   1ae66:	60 e0       	ldi	r22, 0x00	; 0
   1ae68:	70 e0       	ldi	r23, 0x00	; 0
   1ae6a:	82 e0       	ldi	r24, 0x02	; 2
   1ae6c:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));
   1ae70:	ce 01       	movw	r24, r28
   1ae72:	c0 96       	adiw	r24, 0x30	; 48
   1ae74:	12 e0       	ldi	r17, 0x02	; 2
   1ae76:	e1 2e       	mov	r14, r17
   1ae78:	f1 2c       	mov	r15, r1
   1ae7a:	00 e0       	ldi	r16, 0x00	; 0
   1ae7c:	10 e0       	ldi	r17, 0x00	; 0
   1ae7e:	9c 01       	movw	r18, r24
   1ae80:	4c e4       	ldi	r20, 0x4C	; 76
   1ae82:	50 e0       	ldi	r21, 0x00	; 0
   1ae84:	60 e0       	ldi	r22, 0x00	; 0
   1ae86:	70 e0       	ldi	r23, 0x00	; 0
   1ae88:	82 e0       	ldi	r24, 0x02	; 2
   1ae8a:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1ae8e:	88 a1       	ldd	r24, Y+32	; 0x20
   1ae90:	99 a1       	ldd	r25, Y+33	; 0x21
   1ae92:	89 2b       	or	r24, r25
   1ae94:	a1 f0       	breq	.+40     	; 0x1aebe <init_globals+0x61e>
   1ae96:	8a a1       	ldd	r24, Y+34	; 0x22
   1ae98:	9b a1       	ldd	r25, Y+35	; 0x23
   1ae9a:	89 2b       	or	r24, r25
   1ae9c:	81 f0       	breq	.+32     	; 0x1aebe <init_globals+0x61e>
   1ae9e:	8c a1       	ldd	r24, Y+36	; 0x24
   1aea0:	9d a1       	ldd	r25, Y+37	; 0x25
   1aea2:	89 2b       	or	r24, r25
   1aea4:	61 f0       	breq	.+24     	; 0x1aebe <init_globals+0x61e>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1aea6:	8c a5       	ldd	r24, Y+44	; 0x2c
   1aea8:	9d a5       	ldd	r25, Y+45	; 0x2d
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1aeaa:	89 2b       	or	r24, r25
   1aeac:	41 f0       	breq	.+16     	; 0x1aebe <init_globals+0x61e>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1aeae:	8e a5       	ldd	r24, Y+46	; 0x2e
   1aeb0:	9f a5       	ldd	r25, Y+47	; 0x2f
   1aeb2:	89 2b       	or	r24, r25
   1aeb4:	21 f0       	breq	.+8      	; 0x1aebe <init_globals+0x61e>
   1aeb6:	88 a9       	ldd	r24, Y+48	; 0x30
   1aeb8:	99 a9       	ldd	r25, Y+49	; 0x31
   1aeba:	89 2b       	or	r24, r25
   1aebc:	21 f4       	brne	.+8      	; 0x1aec6 <init_globals+0x626>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
   1aebe:	80 e0       	ldi	r24, 0x00	; 0
   1aec0:	0e 94 6d e0 	call	0x1c0da	; 0x1c0da <calibration_mode>
   1aec4:	40 c1       	rjmp	.+640    	; 0x1b146 <init_globals+0x8a6>
			return;
		}

		irqflags_t flags = cpu_irq_save();
   1aec6:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1aeca:	89 87       	std	Y+9, r24	; 0x09
		g_twi1_gyro_1_temp_RTofs	= l_twi1_gyro_1_temp_RTofs;
   1aecc:	8e 89       	ldd	r24, Y+22	; 0x16
   1aece:	9f 89       	ldd	r25, Y+23	; 0x17
   1aed0:	80 93 8b 28 	sts	0x288B, r24	; 0x80288b <g_twi1_gyro_1_temp_RTofs>
   1aed4:	90 93 8c 28 	sts	0x288C, r25	; 0x80288c <g_twi1_gyro_1_temp_RTofs+0x1>
		g_twi1_gyro_1_temp_sens		= l_twi1_gyro_1_temp_sens;
   1aed8:	88 8d       	ldd	r24, Y+24	; 0x18
   1aeda:	99 8d       	ldd	r25, Y+25	; 0x19
   1aedc:	80 93 8d 28 	sts	0x288D, r24	; 0x80288d <g_twi1_gyro_1_temp_sens>
   1aee0:	90 93 8e 28 	sts	0x288E, r25	; 0x80288e <g_twi1_gyro_1_temp_sens+0x1>

		g_twi1_gyro_1_accel_ofsx	= l_twi1_gyro_1_accel_ofsx;
   1aee4:	8a 8d       	ldd	r24, Y+26	; 0x1a
   1aee6:	9b 8d       	ldd	r25, Y+27	; 0x1b
   1aee8:	80 93 97 28 	sts	0x2897, r24	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
   1aeec:	90 93 98 28 	sts	0x2898, r25	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
		g_twi1_gyro_1_accel_ofsy	= l_twi1_gyro_1_accel_ofsy;
   1aef0:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1aef2:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1aef4:	80 93 99 28 	sts	0x2899, r24	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
   1aef8:	90 93 9a 28 	sts	0x289A, r25	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>
		g_twi1_gyro_1_accel_ofsz	= l_twi1_gyro_1_accel_ofsz;
   1aefc:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1aefe:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1af00:	80 93 9b 28 	sts	0x289B, r24	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
   1af04:	90 93 9c 28 	sts	0x289C, r25	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>

		g_twi1_gyro_1_accel_factx	= l_twi1_gyro_1_accel_factx;
   1af08:	88 a1       	ldd	r24, Y+32	; 0x20
   1af0a:	99 a1       	ldd	r25, Y+33	; 0x21
   1af0c:	80 93 9d 28 	sts	0x289D, r24	; 0x80289d <g_twi1_gyro_1_accel_factx>
   1af10:	90 93 9e 28 	sts	0x289E, r25	; 0x80289e <g_twi1_gyro_1_accel_factx+0x1>
		g_twi1_gyro_1_accel_facty	= l_twi1_gyro_1_accel_facty;
   1af14:	8a a1       	ldd	r24, Y+34	; 0x22
   1af16:	9b a1       	ldd	r25, Y+35	; 0x23
   1af18:	80 93 9f 28 	sts	0x289F, r24	; 0x80289f <g_twi1_gyro_1_accel_facty>
   1af1c:	90 93 a0 28 	sts	0x28A0, r25	; 0x8028a0 <g_twi1_gyro_1_accel_facty+0x1>
		g_twi1_gyro_1_accel_factz	= l_twi1_gyro_1_accel_factz;
   1af20:	8c a1       	ldd	r24, Y+36	; 0x24
   1af22:	9d a1       	ldd	r25, Y+37	; 0x25
   1af24:	80 93 a1 28 	sts	0x28A1, r24	; 0x8028a1 <g_twi1_gyro_1_accel_factz>
   1af28:	90 93 a2 28 	sts	0x28A2, r25	; 0x8028a2 <g_twi1_gyro_1_accel_factz+0x1>

		g_twi1_gyro_1_gyro_ofsx		= l_twi1_gyro_1_gyro_ofsx;
   1af2c:	8e a1       	ldd	r24, Y+38	; 0x26
   1af2e:	9f a1       	ldd	r25, Y+39	; 0x27
   1af30:	80 93 af 28 	sts	0x28AF, r24	; 0x8028af <g_twi1_gyro_1_gyro_ofsx>
   1af34:	90 93 b0 28 	sts	0x28B0, r25	; 0x8028b0 <g_twi1_gyro_1_gyro_ofsx+0x1>
		g_twi1_gyro_1_gyro_ofsy		= l_twi1_gyro_1_gyro_ofsy;
   1af38:	88 a5       	ldd	r24, Y+40	; 0x28
   1af3a:	99 a5       	ldd	r25, Y+41	; 0x29
   1af3c:	80 93 b1 28 	sts	0x28B1, r24	; 0x8028b1 <g_twi1_gyro_1_gyro_ofsy>
   1af40:	90 93 b2 28 	sts	0x28B2, r25	; 0x8028b2 <g_twi1_gyro_1_gyro_ofsy+0x1>
		g_twi1_gyro_1_gyro_ofsz		= l_twi1_gyro_1_gyro_ofsz;
   1af44:	8a a5       	ldd	r24, Y+42	; 0x2a
   1af46:	9b a5       	ldd	r25, Y+43	; 0x2b
   1af48:	80 93 b3 28 	sts	0x28B3, r24	; 0x8028b3 <g_twi1_gyro_1_gyro_ofsz>
   1af4c:	90 93 b4 28 	sts	0x28B4, r25	; 0x8028b4 <g_twi1_gyro_1_gyro_ofsz+0x1>

		g_twi1_gyro_2_mag_factx		= l_twi1_gyro_2_mag_factx;
   1af50:	8c a5       	ldd	r24, Y+44	; 0x2c
   1af52:	9d a5       	ldd	r25, Y+45	; 0x2d
   1af54:	80 93 d3 28 	sts	0x28D3, r24	; 0x8028d3 <g_twi1_gyro_2_mag_factx>
   1af58:	90 93 d4 28 	sts	0x28D4, r25	; 0x8028d4 <g_twi1_gyro_2_mag_factx+0x1>
		g_twi1_gyro_2_mag_facty		= l_twi1_gyro_2_mag_facty;
   1af5c:	8e a5       	ldd	r24, Y+46	; 0x2e
   1af5e:	9f a5       	ldd	r25, Y+47	; 0x2f
   1af60:	80 93 d5 28 	sts	0x28D5, r24	; 0x8028d5 <g_twi1_gyro_2_mag_facty>
   1af64:	90 93 d6 28 	sts	0x28D6, r25	; 0x8028d6 <g_twi1_gyro_2_mag_facty+0x1>
		g_twi1_gyro_2_mag_factz		= l_twi1_gyro_2_mag_factz;
   1af68:	88 a9       	ldd	r24, Y+48	; 0x30
   1af6a:	99 a9       	ldd	r25, Y+49	; 0x31
   1af6c:	80 93 d7 28 	sts	0x28D7, r24	; 0x8028d7 <g_twi1_gyro_2_mag_factz>
   1af70:	90 93 d8 28 	sts	0x28D8, r25	; 0x8028d8 <g_twi1_gyro_2_mag_factz+0x1>
		cpu_irq_restore(flags);
   1af74:	89 85       	ldd	r24, Y+9	; 0x09
   1af76:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	/* GSM */
	{
		uint8_t val_ui8 = 0;
   1af7a:	1a aa       	std	Y+50, r1	; 0x32

		g_gsm_aprs_connected = false;
   1af7c:	10 92 78 28 	sts	0x2878, r1	; 0x802878 <g_gsm_aprs_connected>

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_BF, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1af80:	ce 01       	movw	r24, r28
   1af82:	c2 96       	adiw	r24, 0x32	; 50
   1af84:	e1 2c       	mov	r14, r1
   1af86:	f1 2c       	mov	r15, r1
   1af88:	87 01       	movw	r16, r14
   1af8a:	e3 94       	inc	r14
   1af8c:	9c 01       	movw	r18, r24
   1af8e:	48 e0       	ldi	r20, 0x08	; 8
   1af90:	50 e0       	ldi	r21, 0x00	; 0
   1af92:	60 e0       	ldi	r22, 0x00	; 0
   1af94:	70 e0       	ldi	r23, 0x00	; 0
   1af96:	82 e0       	ldi	r24, 0x02	; 2
   1af98:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
   1af9c:	88 23       	and	r24, r24
   1af9e:	b1 f4       	brne	.+44     	; 0x1afcc <init_globals+0x72c>
			g_gsm_enable			= val_ui8 & GSM__ENABLE;
   1afa0:	8a a9       	ldd	r24, Y+50	; 0x32
   1afa2:	88 2f       	mov	r24, r24
   1afa4:	90 e0       	ldi	r25, 0x00	; 0
   1afa6:	81 70       	andi	r24, 0x01	; 1
   1afa8:	99 27       	eor	r25, r25
   1afaa:	21 e0       	ldi	r18, 0x01	; 1
   1afac:	89 2b       	or	r24, r25
   1afae:	09 f4       	brne	.+2      	; 0x1afb2 <init_globals+0x712>
   1afb0:	20 e0       	ldi	r18, 0x00	; 0
   1afb2:	20 93 76 28 	sts	0x2876, r18	; 0x802876 <g_gsm_enable>
			g_gsm_aprs_enable		= val_ui8 & GSM__APRS_ENABLE;
   1afb6:	8a a9       	ldd	r24, Y+50	; 0x32
   1afb8:	88 2f       	mov	r24, r24
   1afba:	90 e0       	ldi	r25, 0x00	; 0
   1afbc:	82 70       	andi	r24, 0x02	; 2
   1afbe:	99 27       	eor	r25, r25
   1afc0:	21 e0       	ldi	r18, 0x01	; 1
   1afc2:	89 2b       	or	r24, r25
   1afc4:	09 f4       	brne	.+2      	; 0x1afc8 <init_globals+0x728>
   1afc6:	20 e0       	ldi	r18, 0x00	; 0
   1afc8:	20 93 77 28 	sts	0x2877, r18	; 0x802877 <g_gsm_aprs_enable>
		}
		nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_PIN,			(void*)&g_gsm_login_pwd,		sizeof(g_gsm_login_pwd));
   1afcc:	1e e0       	ldi	r17, 0x0E	; 14
   1afce:	e1 2e       	mov	r14, r17
   1afd0:	f1 2c       	mov	r15, r1
   1afd2:	00 e0       	ldi	r16, 0x00	; 0
   1afd4:	10 e0       	ldi	r17, 0x00	; 0
   1afd6:	29 e7       	ldi	r18, 0x79	; 121
   1afd8:	38 e2       	ldi	r19, 0x28	; 40
   1afda:	42 ea       	ldi	r20, 0xA2	; 162
   1afdc:	50 e0       	ldi	r21, 0x00	; 0
   1afde:	60 e0       	ldi	r22, 0x00	; 0
   1afe0:	70 e0       	ldi	r23, 0x00	; 0
   1afe2:	82 e0       	ldi	r24, 0x02	; 2
   1afe4:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
	}

	/* APRS */
	{
		g_aprs_mode							= 0;
   1afe8:	10 92 11 26 	sts	0x2611, r1	; 0x802611 <g_aprs_mode>
		*g_aprs_source_callsign				= 0;
   1afec:	10 92 12 26 	sts	0x2612, r1	; 0x802612 <g_aprs_source_callsign>
		*g_aprs_source_ssid					= 0;
   1aff0:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <g_aprs_source_ssid>
		*g_aprs_login_user					= 0;
   1aff4:	10 92 22 26 	sts	0x2622, r1	; 0x802622 <g_aprs_login_user>
		*g_aprs_login_pwd					= 0;
   1aff8:	10 92 2c 26 	sts	0x262C, r1	; 0x80262c <g_aprs_login_pwd>
		g_aprs_alert_last					= 0ULL;
   1affc:	10 92 32 26 	sts	0x2632, r1	; 0x802632 <g_aprs_alert_last>
   1b000:	10 92 33 26 	sts	0x2633, r1	; 0x802633 <g_aprs_alert_last+0x1>
   1b004:	10 92 34 26 	sts	0x2634, r1	; 0x802634 <g_aprs_alert_last+0x2>
   1b008:	10 92 35 26 	sts	0x2635, r1	; 0x802635 <g_aprs_alert_last+0x3>
   1b00c:	10 92 36 26 	sts	0x2636, r1	; 0x802636 <g_aprs_alert_last+0x4>
   1b010:	10 92 37 26 	sts	0x2637, r1	; 0x802637 <g_aprs_alert_last+0x5>
   1b014:	10 92 38 26 	sts	0x2638, r1	; 0x802638 <g_aprs_alert_last+0x6>
   1b018:	10 92 39 26 	sts	0x2639, r1	; 0x802639 <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state				= APRS_ALERT_FSM_STATE__NOOP;
   1b01c:	10 92 3a 26 	sts	0x263A, r1	; 0x80263a <g_aprs_alert_fsm_state>
		g_aprs_alert_reason					= APRS_ALERT_REASON__NONE;
   1b020:	10 92 3b 26 	sts	0x263B, r1	; 0x80263b <g_aprs_alert_reason>
		g_aprs_pos_anchor_lat				= 0.f;
   1b024:	10 92 3c 26 	sts	0x263C, r1	; 0x80263c <g_aprs_pos_anchor_lat>
   1b028:	10 92 3d 26 	sts	0x263D, r1	; 0x80263d <g_aprs_pos_anchor_lat+0x1>
   1b02c:	10 92 3e 26 	sts	0x263E, r1	; 0x80263e <g_aprs_pos_anchor_lat+0x2>
   1b030:	10 92 3f 26 	sts	0x263F, r1	; 0x80263f <g_aprs_pos_anchor_lat+0x3>
		g_aprs_pos_anchor_lon				= 0.f;
   1b034:	10 92 40 26 	sts	0x2640, r1	; 0x802640 <g_aprs_pos_anchor_lon>
   1b038:	10 92 41 26 	sts	0x2641, r1	; 0x802641 <g_aprs_pos_anchor_lon+0x1>
   1b03c:	10 92 42 26 	sts	0x2642, r1	; 0x802642 <g_aprs_pos_anchor_lon+0x2>
   1b040:	10 92 43 26 	sts	0x2643, r1	; 0x802643 <g_aprs_pos_anchor_lon+0x3>
		g_aprs_alert_1_gyro_x_mdps			= 0L;
   1b044:	10 92 44 26 	sts	0x2644, r1	; 0x802644 <g_aprs_alert_1_gyro_x_mdps>
   1b048:	10 92 45 26 	sts	0x2645, r1	; 0x802645 <g_aprs_alert_1_gyro_x_mdps+0x1>
   1b04c:	10 92 46 26 	sts	0x2646, r1	; 0x802646 <g_aprs_alert_1_gyro_x_mdps+0x2>
   1b050:	10 92 47 26 	sts	0x2647, r1	; 0x802647 <g_aprs_alert_1_gyro_x_mdps+0x3>
		g_aprs_alert_1_gyro_y_mdps			= 0L;
   1b054:	10 92 48 26 	sts	0x2648, r1	; 0x802648 <g_aprs_alert_1_gyro_y_mdps>
   1b058:	10 92 49 26 	sts	0x2649, r1	; 0x802649 <g_aprs_alert_1_gyro_y_mdps+0x1>
   1b05c:	10 92 4a 26 	sts	0x264A, r1	; 0x80264a <g_aprs_alert_1_gyro_y_mdps+0x2>
   1b060:	10 92 4b 26 	sts	0x264B, r1	; 0x80264b <g_aprs_alert_1_gyro_y_mdps+0x3>
		g_aprs_alert_1_gyro_z_mdps			= 0L;
   1b064:	10 92 4c 26 	sts	0x264C, r1	; 0x80264c <g_aprs_alert_1_gyro_z_mdps>
   1b068:	10 92 4d 26 	sts	0x264D, r1	; 0x80264d <g_aprs_alert_1_gyro_z_mdps+0x1>
   1b06c:	10 92 4e 26 	sts	0x264E, r1	; 0x80264e <g_aprs_alert_1_gyro_z_mdps+0x2>
   1b070:	10 92 4f 26 	sts	0x264F, r1	; 0x80264f <g_aprs_alert_1_gyro_z_mdps+0x3>
		g_aprs_alert_1_accel_x_mg			= 0;
   1b074:	10 92 50 26 	sts	0x2650, r1	; 0x802650 <g_aprs_alert_1_accel_x_mg>
   1b078:	10 92 51 26 	sts	0x2651, r1	; 0x802651 <g_aprs_alert_1_accel_x_mg+0x1>
		g_aprs_alert_1_accel_y_mg			= 0;
   1b07c:	10 92 52 26 	sts	0x2652, r1	; 0x802652 <g_aprs_alert_1_accel_y_mg>
   1b080:	10 92 53 26 	sts	0x2653, r1	; 0x802653 <g_aprs_alert_1_accel_y_mg+0x1>
		g_aprs_alert_1_accel_z_mg			= 0;
   1b084:	10 92 54 26 	sts	0x2654, r1	; 0x802654 <g_aprs_alert_1_accel_z_mg>
   1b088:	10 92 55 26 	sts	0x2655, r1	; 0x802655 <g_aprs_alert_1_accel_z_mg+0x1>
		g_aprs_alert_2_mag_x_nT				= 0L;
   1b08c:	10 92 56 26 	sts	0x2656, r1	; 0x802656 <g_aprs_alert_2_mag_x_nT>
   1b090:	10 92 57 26 	sts	0x2657, r1	; 0x802657 <g_aprs_alert_2_mag_x_nT+0x1>
   1b094:	10 92 58 26 	sts	0x2658, r1	; 0x802658 <g_aprs_alert_2_mag_x_nT+0x2>
   1b098:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <g_aprs_alert_2_mag_x_nT+0x3>
		g_aprs_alert_2_mag_y_nT				= 0L;
   1b09c:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <g_aprs_alert_2_mag_y_nT>
   1b0a0:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <g_aprs_alert_2_mag_y_nT+0x1>
   1b0a4:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <g_aprs_alert_2_mag_y_nT+0x2>
   1b0a8:	10 92 5d 26 	sts	0x265D, r1	; 0x80265d <g_aprs_alert_2_mag_y_nT+0x3>
		g_aprs_alert_2_mag_z_nT				= 0L;
   1b0ac:	10 92 5e 26 	sts	0x265E, r1	; 0x80265e <g_aprs_alert_2_mag_z_nT>
   1b0b0:	10 92 5f 26 	sts	0x265F, r1	; 0x80265f <g_aprs_alert_2_mag_z_nT+0x1>
   1b0b4:	10 92 60 26 	sts	0x2660, r1	; 0x802660 <g_aprs_alert_2_mag_z_nT+0x2>
   1b0b8:	10 92 61 26 	sts	0x2661, r1	; 0x802661 <g_aprs_alert_2_mag_z_nT+0x3>

		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN,	(void*)&g_aprs_source_callsign,	sizeof(g_aprs_source_callsign));
   1b0bc:	1c e0       	ldi	r17, 0x0C	; 12
   1b0be:	e1 2e       	mov	r14, r17
   1b0c0:	f1 2c       	mov	r15, r1
   1b0c2:	00 e0       	ldi	r16, 0x00	; 0
   1b0c4:	10 e0       	ldi	r17, 0x00	; 0
   1b0c6:	22 e1       	ldi	r18, 0x12	; 18
   1b0c8:	36 e2       	ldi	r19, 0x26	; 38
   1b0ca:	40 e8       	ldi	r20, 0x80	; 128
   1b0cc:	50 e0       	ldi	r21, 0x00	; 0
   1b0ce:	60 e0       	ldi	r22, 0x00	; 0
   1b0d0:	70 e0       	ldi	r23, 0x00	; 0
   1b0d2:	82 e0       	ldi	r24, 0x02	; 2
   1b0d4:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_SSID,		(void*)&g_aprs_source_ssid,		sizeof(g_aprs_source_ssid));
   1b0d8:	14 e0       	ldi	r17, 0x04	; 4
   1b0da:	e1 2e       	mov	r14, r17
   1b0dc:	f1 2c       	mov	r15, r1
   1b0de:	00 e0       	ldi	r16, 0x00	; 0
   1b0e0:	10 e0       	ldi	r17, 0x00	; 0
   1b0e2:	2e e1       	ldi	r18, 0x1E	; 30
   1b0e4:	36 e2       	ldi	r19, 0x26	; 38
   1b0e6:	4c e8       	ldi	r20, 0x8C	; 140
   1b0e8:	50 e0       	ldi	r21, 0x00	; 0
   1b0ea:	60 e0       	ldi	r22, 0x00	; 0
   1b0ec:	70 e0       	ldi	r23, 0x00	; 0
   1b0ee:	82 e0       	ldi	r24, 0x02	; 2
   1b0f0:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN,		(void*)&g_aprs_login_user,		sizeof(g_aprs_login_user));
   1b0f4:	1a e0       	ldi	r17, 0x0A	; 10
   1b0f6:	e1 2e       	mov	r14, r17
   1b0f8:	f1 2c       	mov	r15, r1
   1b0fa:	00 e0       	ldi	r16, 0x00	; 0
   1b0fc:	10 e0       	ldi	r17, 0x00	; 0
   1b0fe:	22 e2       	ldi	r18, 0x22	; 34
   1b100:	36 e2       	ldi	r19, 0x26	; 38
   1b102:	40 e9       	ldi	r20, 0x90	; 144
   1b104:	50 e0       	ldi	r21, 0x00	; 0
   1b106:	60 e0       	ldi	r22, 0x00	; 0
   1b108:	70 e0       	ldi	r23, 0x00	; 0
   1b10a:	82 e0       	ldi	r24, 0x02	; 2
   1b10c:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_PWD,			(void*)&g_aprs_login_pwd,		sizeof(g_aprs_login_pwd));
   1b110:	16 e0       	ldi	r17, 0x06	; 6
   1b112:	e1 2e       	mov	r14, r17
   1b114:	f1 2c       	mov	r15, r1
   1b116:	00 e0       	ldi	r16, 0x00	; 0
   1b118:	10 e0       	ldi	r17, 0x00	; 0
   1b11a:	2c e2       	ldi	r18, 0x2C	; 44
   1b11c:	36 e2       	ldi	r19, 0x26	; 38
   1b11e:	4a e9       	ldi	r20, 0x9A	; 154
   1b120:	50 e0       	ldi	r21, 0x00	; 0
   1b122:	60 e0       	ldi	r22, 0x00	; 0
   1b124:	70 e0       	ldi	r23, 0x00	; 0
   1b126:	82 e0       	ldi	r24, 0x02	; 2
   1b128:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_MODE,		(void*)&g_aprs_mode,			sizeof(g_aprs_mode));
   1b12c:	e1 2c       	mov	r14, r1
   1b12e:	f1 2c       	mov	r15, r1
   1b130:	87 01       	movw	r16, r14
   1b132:	e3 94       	inc	r14
   1b134:	21 e1       	ldi	r18, 0x11	; 17
   1b136:	36 e2       	ldi	r19, 0x26	; 38
   1b138:	40 ea       	ldi	r20, 0xA0	; 160
   1b13a:	50 e0       	ldi	r21, 0x00	; 0
   1b13c:	60 e0       	ldi	r22, 0x00	; 0
   1b13e:	70 e0       	ldi	r23, 0x00	; 0
   1b140:	82 e0       	ldi	r24, 0x02	; 2
   1b142:	0e 94 4a 49 	call	0x9294	; 0x9294 <nvm_read>
	}
}
   1b146:	e2 96       	adiw	r28, 0x32	; 50
   1b148:	cd bf       	out	0x3d, r28	; 61
   1b14a:	de bf       	out	0x3e, r29	; 62
   1b14c:	df 91       	pop	r29
   1b14e:	cf 91       	pop	r28
   1b150:	1f 91       	pop	r17
   1b152:	0f 91       	pop	r16
   1b154:	ff 90       	pop	r15
   1b156:	ef 90       	pop	r14
   1b158:	08 95       	ret

0001b15a <save_globals>:

void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
   1b15a:	ef 92       	push	r14
   1b15c:	ff 92       	push	r15
   1b15e:	0f 93       	push	r16
   1b160:	1f 93       	push	r17
   1b162:	cf 93       	push	r28
   1b164:	df 93       	push	r29
   1b166:	cd b7       	in	r28, 0x3d	; 61
   1b168:	de b7       	in	r29, 0x3e	; 62
   1b16a:	ea 97       	sbiw	r28, 0x3a	; 58
   1b16c:	cd bf       	out	0x3d, r28	; 61
   1b16e:	de bf       	out	0x3e, r29	; 62
   1b170:	89 af       	std	Y+57, r24	; 0x39
   1b172:	9a af       	std	Y+58, r25	; 0x3a
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
   1b174:	86 e6       	ldi	r24, 0x66	; 102
   1b176:	99 ec       	ldi	r25, 0xC9	; 201
   1b178:	a3 e3       	ldi	r26, 0x33	; 51
   1b17a:	b1 e0       	ldi	r27, 0x01	; 1
   1b17c:	89 83       	std	Y+1, r24	; 0x01
   1b17e:	9a 83       	std	Y+2, r25	; 0x02
   1b180:	ab 83       	std	Y+3, r26	; 0x03
   1b182:	bc 83       	std	Y+4, r27	; 0x04
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1b184:	1d 82       	std	Y+5, r1	; 0x05
   1b186:	3e c0       	rjmp	.+124    	; 0x1b204 <save_globals+0xaa>
			uint8_t pad = '0' + (version_ui32 % 10);
   1b188:	89 81       	ldd	r24, Y+1	; 0x01
   1b18a:	9a 81       	ldd	r25, Y+2	; 0x02
   1b18c:	ab 81       	ldd	r26, Y+3	; 0x03
   1b18e:	bc 81       	ldd	r27, Y+4	; 0x04
   1b190:	2a e0       	ldi	r18, 0x0A	; 10
   1b192:	30 e0       	ldi	r19, 0x00	; 0
   1b194:	40 e0       	ldi	r20, 0x00	; 0
   1b196:	50 e0       	ldi	r21, 0x00	; 0
   1b198:	bc 01       	movw	r22, r24
   1b19a:	cd 01       	movw	r24, r26
   1b19c:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   1b1a0:	dc 01       	movw	r26, r24
   1b1a2:	cb 01       	movw	r24, r22
   1b1a4:	80 5d       	subi	r24, 0xD0	; 208
   1b1a6:	8d 87       	std	Y+13, r24	; 0x0d
			nvm_write(INT_EEPROM, EEPROM_ADDR__VERSION + (7 - idx), (void*)&pad, sizeof(pad));
   1b1a8:	8d 81       	ldd	r24, Y+5	; 0x05
   1b1aa:	88 2f       	mov	r24, r24
   1b1ac:	90 e0       	ldi	r25, 0x00	; 0
   1b1ae:	27 e0       	ldi	r18, 0x07	; 7
   1b1b0:	30 e0       	ldi	r19, 0x00	; 0
   1b1b2:	a9 01       	movw	r20, r18
   1b1b4:	48 1b       	sub	r20, r24
   1b1b6:	59 0b       	sbc	r21, r25
   1b1b8:	ca 01       	movw	r24, r20
   1b1ba:	09 2e       	mov	r0, r25
   1b1bc:	00 0c       	add	r0, r0
   1b1be:	aa 0b       	sbc	r26, r26
   1b1c0:	bb 0b       	sbc	r27, r27
   1b1c2:	9e 01       	movw	r18, r28
   1b1c4:	23 5f       	subi	r18, 0xF3	; 243
   1b1c6:	3f 4f       	sbci	r19, 0xFF	; 255
   1b1c8:	e1 2c       	mov	r14, r1
   1b1ca:	f1 2c       	mov	r15, r1
   1b1cc:	87 01       	movw	r16, r14
   1b1ce:	e3 94       	inc	r14
   1b1d0:	ac 01       	movw	r20, r24
   1b1d2:	bd 01       	movw	r22, r26
   1b1d4:	82 e0       	ldi	r24, 0x02	; 2
   1b1d6:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
			version_ui32 /= 10;
   1b1da:	89 81       	ldd	r24, Y+1	; 0x01
   1b1dc:	9a 81       	ldd	r25, Y+2	; 0x02
   1b1de:	ab 81       	ldd	r26, Y+3	; 0x03
   1b1e0:	bc 81       	ldd	r27, Y+4	; 0x04
   1b1e2:	2a e0       	ldi	r18, 0x0A	; 10
   1b1e4:	30 e0       	ldi	r19, 0x00	; 0
   1b1e6:	40 e0       	ldi	r20, 0x00	; 0
   1b1e8:	50 e0       	ldi	r21, 0x00	; 0
   1b1ea:	bc 01       	movw	r22, r24
   1b1ec:	cd 01       	movw	r24, r26
   1b1ee:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   1b1f2:	da 01       	movw	r26, r20
   1b1f4:	c9 01       	movw	r24, r18
   1b1f6:	89 83       	std	Y+1, r24	; 0x01
   1b1f8:	9a 83       	std	Y+2, r25	; 0x02
   1b1fa:	ab 83       	std	Y+3, r26	; 0x03
   1b1fc:	bc 83       	std	Y+4, r27	; 0x04
void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1b1fe:	8d 81       	ldd	r24, Y+5	; 0x05
   1b200:	8f 5f       	subi	r24, 0xFF	; 255
   1b202:	8d 83       	std	Y+5, r24	; 0x05
   1b204:	8d 81       	ldd	r24, Y+5	; 0x05
   1b206:	88 30       	cpi	r24, 0x08	; 8
   1b208:	08 f4       	brcc	.+2      	; 0x1b20c <save_globals+0xb2>
   1b20a:	be cf       	rjmp	.-132    	; 0x1b188 <save_globals+0x2e>
			version_ui32 /= 10;
		}
	}

	/* VCTCXO */
	if (bf & EEPROM_SAVE_BF__VCTCXO) {
   1b20c:	89 ad       	ldd	r24, Y+57	; 0x39
   1b20e:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b210:	81 70       	andi	r24, 0x01	; 1
   1b212:	99 27       	eor	r25, r25
   1b214:	89 2b       	or	r24, r25
   1b216:	09 f1       	breq	.+66     	; 0x1b25a <save_globals+0x100>
		irqflags_t flags = cpu_irq_save();
   1b218:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1b21c:	8e 83       	std	Y+6, r24	; 0x06
		int32_t val_i32 = g_xo_mode_pwm;
   1b21e:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <g_xo_mode_pwm>
   1b222:	90 91 17 29 	lds	r25, 0x2917	; 0x802917 <g_xo_mode_pwm+0x1>
   1b226:	a0 91 18 29 	lds	r26, 0x2918	; 0x802918 <g_xo_mode_pwm+0x2>
   1b22a:	b0 91 19 29 	lds	r27, 0x2919	; 0x802919 <g_xo_mode_pwm+0x3>
   1b22e:	8e 87       	std	Y+14, r24	; 0x0e
   1b230:	9f 87       	std	Y+15, r25	; 0x0f
   1b232:	a8 8b       	std	Y+16, r26	; 0x10
   1b234:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1b236:	8e 81       	ldd	r24, Y+6	; 0x06
   1b238:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__VCTCXO, (void*)&val_i32, sizeof(val_i32));
   1b23c:	ce 01       	movw	r24, r28
   1b23e:	0e 96       	adiw	r24, 0x0e	; 14
   1b240:	14 e0       	ldi	r17, 0x04	; 4
   1b242:	e1 2e       	mov	r14, r17
   1b244:	f1 2c       	mov	r15, r1
   1b246:	00 e0       	ldi	r16, 0x00	; 0
   1b248:	10 e0       	ldi	r17, 0x00	; 0
   1b24a:	9c 01       	movw	r18, r24
   1b24c:	40 e1       	ldi	r20, 0x10	; 16
   1b24e:	50 e0       	ldi	r21, 0x00	; 0
   1b250:	60 e0       	ldi	r22, 0x00	; 0
   1b252:	70 e0       	ldi	r23, 0x00	; 0
   1b254:	82 e0       	ldi	r24, 0x02	; 2
   1b256:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}

	/* LCD backlight */
	if (bf & EEPROM_SAVE_BF__LCDBL) {
   1b25a:	89 ad       	ldd	r24, Y+57	; 0x39
   1b25c:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b25e:	84 70       	andi	r24, 0x04	; 4
   1b260:	99 27       	eor	r25, r25
   1b262:	89 2b       	or	r24, r25
   1b264:	d9 f0       	breq	.+54     	; 0x1b29c <save_globals+0x142>
		irqflags_t flags = cpu_irq_save();
   1b266:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1b26a:	8f 83       	std	Y+7, r24	; 0x07
		int16_t val_i16 = g_backlight_mode_pwm;
   1b26c:	80 91 b7 25 	lds	r24, 0x25B7	; 0x8025b7 <g_backlight_mode_pwm>
   1b270:	90 91 b8 25 	lds	r25, 0x25B8	; 0x8025b8 <g_backlight_mode_pwm+0x1>
   1b274:	8a 8b       	std	Y+18, r24	; 0x12
   1b276:	9b 8b       	std	Y+19, r25	; 0x13
		cpu_irq_restore(flags);
   1b278:	8f 81       	ldd	r24, Y+7	; 0x07
   1b27a:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__LCDBL, (void*)&val_i16, sizeof(val_i16));
   1b27e:	ce 01       	movw	r24, r28
   1b280:	42 96       	adiw	r24, 0x12	; 18
   1b282:	12 e0       	ldi	r17, 0x02	; 2
   1b284:	e1 2e       	mov	r14, r17
   1b286:	f1 2c       	mov	r15, r1
   1b288:	00 e0       	ldi	r16, 0x00	; 0
   1b28a:	10 e0       	ldi	r17, 0x00	; 0
   1b28c:	9c 01       	movw	r18, r24
   1b28e:	44 e1       	ldi	r20, 0x14	; 20
   1b290:	50 e0       	ldi	r21, 0x00	; 0
   1b292:	60 e0       	ldi	r22, 0x00	; 0
   1b294:	70 e0       	ldi	r23, 0x00	; 0
   1b296:	82 e0       	ldi	r24, 0x02	; 2
   1b298:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}

	/* Beepers */
	if (bf & EEPROM_SAVE_BF__BEEP) {
   1b29c:	89 ad       	ldd	r24, Y+57	; 0x39
   1b29e:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b2a0:	80 71       	andi	r24, 0x10	; 16
   1b2a2:	99 27       	eor	r25, r25
   1b2a4:	89 2b       	or	r24, r25
   1b2a6:	f9 f0       	breq	.+62     	; 0x1b2e6 <save_globals+0x18c>
		irqflags_t flags = cpu_irq_save();
   1b2a8:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1b2ac:	88 87       	std	Y+8, r24	; 0x08
		uint8_t val_ui8 = (g_keyBeep_enable ?  0x02 : 0x00) | (g_errorBeep_enable ?  0x01 : 0x00);
   1b2ae:	80 91 bb 25 	lds	r24, 0x25BB	; 0x8025bb <g_keyBeep_enable>
   1b2b2:	88 23       	and	r24, r24
   1b2b4:	11 f0       	breq	.+4      	; 0x1b2ba <save_globals+0x160>
   1b2b6:	82 e0       	ldi	r24, 0x02	; 2
   1b2b8:	01 c0       	rjmp	.+2      	; 0x1b2bc <save_globals+0x162>
   1b2ba:	80 e0       	ldi	r24, 0x00	; 0
   1b2bc:	90 91 ba 25 	lds	r25, 0x25BA	; 0x8025ba <g_errorBeep_enable>
   1b2c0:	89 2b       	or	r24, r25
   1b2c2:	8c 8b       	std	Y+20, r24	; 0x14
		cpu_irq_restore(flags);
   1b2c4:	88 85       	ldd	r24, Y+8	; 0x08
   1b2c6:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__BEEP, (void*)&val_ui8, sizeof(val_ui8));
   1b2ca:	ce 01       	movw	r24, r28
   1b2cc:	44 96       	adiw	r24, 0x14	; 20
   1b2ce:	e1 2c       	mov	r14, r1
   1b2d0:	f1 2c       	mov	r15, r1
   1b2d2:	87 01       	movw	r16, r14
   1b2d4:	e3 94       	inc	r14
   1b2d6:	9c 01       	movw	r18, r24
   1b2d8:	46 e1       	ldi	r20, 0x16	; 22
   1b2da:	50 e0       	ldi	r21, 0x00	; 0
   1b2dc:	60 e0       	ldi	r22, 0x00	; 0
   1b2de:	70 e0       	ldi	r23, 0x00	; 0
   1b2e0:	82 e0       	ldi	r24, 0x02	; 2
   1b2e2:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}

	/* Pitch tone variants */
	if (bf & EEPROM_SAVE_BF__PITCHTONE) {
   1b2e6:	89 ad       	ldd	r24, Y+57	; 0x39
   1b2e8:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b2ea:	80 72       	andi	r24, 0x20	; 32
   1b2ec:	99 27       	eor	r25, r25
   1b2ee:	89 2b       	or	r24, r25
   1b2f0:	b9 f0       	breq	.+46     	; 0x1b320 <save_globals+0x1c6>
		irqflags_t flags = cpu_irq_save();
   1b2f2:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1b2f6:	89 87       	std	Y+9, r24	; 0x09
		int8_t val_i8 = g_pitch_tone_mode;
   1b2f8:	80 91 b9 25 	lds	r24, 0x25B9	; 0x8025b9 <g_pitch_tone_mode>
   1b2fc:	8d 8b       	std	Y+21, r24	; 0x15
		cpu_irq_restore(flags);
   1b2fe:	89 85       	ldd	r24, Y+9	; 0x09
   1b300:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PITCHTONE, (void*)&val_i8, sizeof(val_i8));
   1b304:	ce 01       	movw	r24, r28
   1b306:	45 96       	adiw	r24, 0x15	; 21
   1b308:	e1 2c       	mov	r14, r1
   1b30a:	f1 2c       	mov	r15, r1
   1b30c:	87 01       	movw	r16, r14
   1b30e:	e3 94       	inc	r14
   1b310:	9c 01       	movw	r18, r24
   1b312:	47 e1       	ldi	r20, 0x17	; 23
   1b314:	50 e0       	ldi	r21, 0x00	; 0
   1b316:	60 e0       	ldi	r22, 0x00	; 0
   1b318:	70 e0       	ldi	r23, 0x00	; 0
   1b31a:	82 e0       	ldi	r24, 0x02	; 2
   1b31c:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}

	/* Environment and QNH settings */
	if (bf & EEPROM_SAVE_BF__ENV) {
   1b320:	89 ad       	ldd	r24, Y+57	; 0x39
   1b322:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b324:	80 74       	andi	r24, 0x40	; 64
   1b326:	99 27       	eor	r25, r25
   1b328:	89 2b       	or	r24, r25
   1b32a:	09 f4       	brne	.+2      	; 0x1b32e <save_globals+0x1d4>
   1b32c:	41 c0       	rjmp	.+130    	; 0x1b3b0 <save_globals+0x256>
		irqflags_t flags = cpu_irq_save();
   1b32e:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1b332:	8a 87       	std	Y+10, r24	; 0x0a
		int16_t val_i16_1	= g_env_temp_delta_100;
   1b334:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_env_temp_delta_100>
   1b338:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_env_temp_delta_100+0x1>
   1b33c:	8e 8b       	std	Y+22, r24	; 0x16
   1b33e:	9f 8b       	std	Y+23, r25	; 0x17
		uint8_t val_ui8		= g_qnh_is_auto;
   1b340:	80 91 96 29 	lds	r24, 0x2996	; 0x802996 <g_qnh_is_auto>
   1b344:	88 8f       	std	Y+24, r24	; 0x18
		int16_t val_i16_2	= g_qnh_height_m;
   1b346:	80 91 97 29 	lds	r24, 0x2997	; 0x802997 <g_qnh_height_m>
   1b34a:	90 91 98 29 	lds	r25, 0x2998	; 0x802998 <g_qnh_height_m+0x1>
   1b34e:	89 8f       	std	Y+25, r24	; 0x19
   1b350:	9a 8f       	std	Y+26, r25	; 0x1a
		cpu_irq_restore(flags);
   1b352:	8a 85       	ldd	r24, Y+10	; 0x0a
   1b354:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA,	(void*)&val_i16_1, sizeof(val_i16_1));
   1b358:	ce 01       	movw	r24, r28
   1b35a:	46 96       	adiw	r24, 0x16	; 22
   1b35c:	12 e0       	ldi	r17, 0x02	; 2
   1b35e:	e1 2e       	mov	r14, r17
   1b360:	f1 2c       	mov	r15, r1
   1b362:	00 e0       	ldi	r16, 0x00	; 0
   1b364:	10 e0       	ldi	r17, 0x00	; 0
   1b366:	9c 01       	movw	r18, r24
   1b368:	4e e0       	ldi	r20, 0x0E	; 14
   1b36a:	50 e0       	ldi	r21, 0x00	; 0
   1b36c:	60 e0       	ldi	r22, 0x00	; 0
   1b36e:	70 e0       	ldi	r23, 0x00	; 0
   1b370:	82 e0       	ldi	r24, 0x02	; 2
   1b372:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO,	(void*)&val_ui8, sizeof(val_ui8));
   1b376:	ce 01       	movw	r24, r28
   1b378:	48 96       	adiw	r24, 0x18	; 24
   1b37a:	e1 2c       	mov	r14, r1
   1b37c:	f1 2c       	mov	r15, r1
   1b37e:	87 01       	movw	r16, r14
   1b380:	e3 94       	inc	r14
   1b382:	9c 01       	movw	r18, r24
   1b384:	49 e1       	ldi	r20, 0x19	; 25
   1b386:	50 e0       	ldi	r21, 0x00	; 0
   1b388:	60 e0       	ldi	r22, 0x00	; 0
   1b38a:	70 e0       	ldi	r23, 0x00	; 0
   1b38c:	82 e0       	ldi	r24, 0x02	; 2
   1b38e:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS,	(void*)&val_i16_2, sizeof(val_i16_2));
   1b392:	ce 01       	movw	r24, r28
   1b394:	49 96       	adiw	r24, 0x19	; 25
   1b396:	12 e0       	ldi	r17, 0x02	; 2
   1b398:	e1 2e       	mov	r14, r17
   1b39a:	f1 2c       	mov	r15, r1
   1b39c:	00 e0       	ldi	r16, 0x00	; 0
   1b39e:	10 e0       	ldi	r17, 0x00	; 0
   1b3a0:	9c 01       	movw	r18, r24
   1b3a2:	4a e1       	ldi	r20, 0x1A	; 26
   1b3a4:	50 e0       	ldi	r21, 0x00	; 0
   1b3a6:	60 e0       	ldi	r22, 0x00	; 0
   1b3a8:	70 e0       	ldi	r23, 0x00	; 0
   1b3aa:	82 e0       	ldi	r24, 0x02	; 2
   1b3ac:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}

	/* Status lines */
	if (bf & EEPROM_SAVE_BF__PRINT_STATUS) {
   1b3b0:	89 ad       	ldd	r24, Y+57	; 0x39
   1b3b2:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b3b4:	88 70       	andi	r24, 0x08	; 8
   1b3b6:	99 27       	eor	r25, r25
   1b3b8:	89 2b       	or	r24, r25
   1b3ba:	41 f1       	breq	.+80     	; 0x1b40c <save_globals+0x2b2>
		irqflags_t flags = cpu_irq_save();
   1b3bc:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1b3c0:	8b 87       	std	Y+11, r24	; 0x0b
		uint8_t val_ui8 = (g_usb_cdc_printStatusLines_atxmega	?  PRINT_STATUS_LINES__ATXMEGA	: 0x00)
   1b3c2:	80 91 63 26 	lds	r24, 0x2663	; 0x802663 <g_usb_cdc_printStatusLines_atxmega>
   1b3c6:	98 2f       	mov	r25, r24
   1b3c8:	80 91 64 26 	lds	r24, 0x2664	; 0x802664 <g_usb_cdc_printStatusLines_sim808>
   1b3cc:	88 23       	and	r24, r24
   1b3ce:	11 f0       	breq	.+4      	; 0x1b3d4 <save_globals+0x27a>
   1b3d0:	82 e0       	ldi	r24, 0x02	; 2
   1b3d2:	01 c0       	rjmp	.+2      	; 0x1b3d6 <save_globals+0x27c>
   1b3d4:	80 e0       	ldi	r24, 0x00	; 0
   1b3d6:	98 2b       	or	r25, r24
   1b3d8:	80 91 65 26 	lds	r24, 0x2665	; 0x802665 <g_usb_cdc_printStatusLines_1pps>
   1b3dc:	88 23       	and	r24, r24
   1b3de:	11 f0       	breq	.+4      	; 0x1b3e4 <save_globals+0x28a>
   1b3e0:	84 e0       	ldi	r24, 0x04	; 4
   1b3e2:	01 c0       	rjmp	.+2      	; 0x1b3e6 <save_globals+0x28c>
   1b3e4:	80 e0       	ldi	r24, 0x00	; 0
   1b3e6:	89 2b       	or	r24, r25
   1b3e8:	8b 8f       	std	Y+27, r24	; 0x1b
						| (g_usb_cdc_printStatusLines_sim808	?  PRINT_STATUS_LINES__SIM808	: 0x00)
						| (g_usb_cdc_printStatusLines_1pps		?  PRINT_STATUS_LINES__1PPS		: 0x00);
		cpu_irq_restore(flags);
   1b3ea:	8b 85       	ldd	r24, Y+11	; 0x0b
   1b3ec:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS, (void*)&val_ui8, sizeof(val_ui8));
   1b3f0:	ce 01       	movw	r24, r28
   1b3f2:	4b 96       	adiw	r24, 0x1b	; 27
   1b3f4:	e1 2c       	mov	r14, r1
   1b3f6:	f1 2c       	mov	r15, r1
   1b3f8:	87 01       	movw	r16, r14
   1b3fa:	e3 94       	inc	r14
   1b3fc:	9c 01       	movw	r18, r24
   1b3fe:	48 e1       	ldi	r20, 0x18	; 24
   1b400:	50 e0       	ldi	r21, 0x00	; 0
   1b402:	60 e0       	ldi	r22, 0x00	; 0
   1b404:	70 e0       	ldi	r23, 0x00	; 0
   1b406:	82 e0       	ldi	r24, 0x02	; 2
   1b408:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}

	/* 9-axis offset and gain corrections */
	if (bf & EEPROM_SAVE_BF__9AXIS_OFFSETS) {
   1b40c:	89 ad       	ldd	r24, Y+57	; 0x39
   1b40e:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b410:	82 70       	andi	r24, 0x02	; 2
   1b412:	99 27       	eor	r25, r25
   1b414:	89 2b       	or	r24, r25
   1b416:	09 f4       	brne	.+2      	; 0x1b41a <save_globals+0x2c0>
   1b418:	2c c1       	rjmp	.+600    	; 0x1b672 <save_globals+0x518>
		irqflags_t flags = cpu_irq_save();
   1b41a:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1b41e:	8c 87       	std	Y+12, r24	; 0x0c
		int16_t l_twi1_gyro_1_temp_RTofs	= g_twi1_gyro_1_temp_RTofs;
   1b420:	80 91 8b 28 	lds	r24, 0x288B	; 0x80288b <g_twi1_gyro_1_temp_RTofs>
   1b424:	90 91 8c 28 	lds	r25, 0x288C	; 0x80288c <g_twi1_gyro_1_temp_RTofs+0x1>
   1b428:	8c 8f       	std	Y+28, r24	; 0x1c
   1b42a:	9d 8f       	std	Y+29, r25	; 0x1d
		int16_t l_twi1_gyro_1_temp_sens		= g_twi1_gyro_1_temp_sens;
   1b42c:	80 91 8d 28 	lds	r24, 0x288D	; 0x80288d <g_twi1_gyro_1_temp_sens>
   1b430:	90 91 8e 28 	lds	r25, 0x288E	; 0x80288e <g_twi1_gyro_1_temp_sens+0x1>
   1b434:	8e 8f       	std	Y+30, r24	; 0x1e
   1b436:	9f 8f       	std	Y+31, r25	; 0x1f

		int16_t l_twi1_gyro_1_accel_ofsx	= g_twi1_gyro_1_accel_ofsx;
   1b438:	80 91 97 28 	lds	r24, 0x2897	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
   1b43c:	90 91 98 28 	lds	r25, 0x2898	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
   1b440:	88 a3       	std	Y+32, r24	; 0x20
   1b442:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_twi1_gyro_1_accel_ofsy	= g_twi1_gyro_1_accel_ofsy;
   1b444:	80 91 99 28 	lds	r24, 0x2899	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
   1b448:	90 91 9a 28 	lds	r25, 0x289A	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>
   1b44c:	8a a3       	std	Y+34, r24	; 0x22
   1b44e:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_twi1_gyro_1_accel_ofsz	= g_twi1_gyro_1_accel_ofsz;
   1b450:	80 91 9b 28 	lds	r24, 0x289B	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
   1b454:	90 91 9c 28 	lds	r25, 0x289C	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>
   1b458:	8c a3       	std	Y+36, r24	; 0x24
   1b45a:	9d a3       	std	Y+37, r25	; 0x25

		int16_t l_twi1_gyro_1_accel_factx	= g_twi1_gyro_1_accel_factx;
   1b45c:	80 91 9d 28 	lds	r24, 0x289D	; 0x80289d <g_twi1_gyro_1_accel_factx>
   1b460:	90 91 9e 28 	lds	r25, 0x289E	; 0x80289e <g_twi1_gyro_1_accel_factx+0x1>
   1b464:	8e a3       	std	Y+38, r24	; 0x26
   1b466:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_twi1_gyro_1_accel_facty	= g_twi1_gyro_1_accel_facty;
   1b468:	80 91 9f 28 	lds	r24, 0x289F	; 0x80289f <g_twi1_gyro_1_accel_facty>
   1b46c:	90 91 a0 28 	lds	r25, 0x28A0	; 0x8028a0 <g_twi1_gyro_1_accel_facty+0x1>
   1b470:	88 a7       	std	Y+40, r24	; 0x28
   1b472:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_twi1_gyro_1_accel_factz	= g_twi1_gyro_1_accel_factz;
   1b474:	80 91 a1 28 	lds	r24, 0x28A1	; 0x8028a1 <g_twi1_gyro_1_accel_factz>
   1b478:	90 91 a2 28 	lds	r25, 0x28A2	; 0x8028a2 <g_twi1_gyro_1_accel_factz+0x1>
   1b47c:	8a a7       	std	Y+42, r24	; 0x2a
   1b47e:	9b a7       	std	Y+43, r25	; 0x2b

		int16_t l_twi1_gyro_1_gyro_ofsx		= g_twi1_gyro_1_gyro_ofsx;
   1b480:	80 91 af 28 	lds	r24, 0x28AF	; 0x8028af <g_twi1_gyro_1_gyro_ofsx>
   1b484:	90 91 b0 28 	lds	r25, 0x28B0	; 0x8028b0 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1b488:	8c a7       	std	Y+44, r24	; 0x2c
   1b48a:	9d a7       	std	Y+45, r25	; 0x2d
		int16_t l_twi1_gyro_1_gyro_ofsy		= g_twi1_gyro_1_gyro_ofsy;
   1b48c:	80 91 b1 28 	lds	r24, 0x28B1	; 0x8028b1 <g_twi1_gyro_1_gyro_ofsy>
   1b490:	90 91 b2 28 	lds	r25, 0x28B2	; 0x8028b2 <g_twi1_gyro_1_gyro_ofsy+0x1>
   1b494:	8e a7       	std	Y+46, r24	; 0x2e
   1b496:	9f a7       	std	Y+47, r25	; 0x2f
		int16_t l_twi1_gyro_1_gyro_ofsz		= g_twi1_gyro_1_gyro_ofsz;
   1b498:	80 91 b3 28 	lds	r24, 0x28B3	; 0x8028b3 <g_twi1_gyro_1_gyro_ofsz>
   1b49c:	90 91 b4 28 	lds	r25, 0x28B4	; 0x8028b4 <g_twi1_gyro_1_gyro_ofsz+0x1>
   1b4a0:	88 ab       	std	Y+48, r24	; 0x30
   1b4a2:	99 ab       	std	Y+49, r25	; 0x31

		int16_t l_twi1_gyro_2_mag_factx		= g_twi1_gyro_2_mag_factx;
   1b4a4:	80 91 d3 28 	lds	r24, 0x28D3	; 0x8028d3 <g_twi1_gyro_2_mag_factx>
   1b4a8:	90 91 d4 28 	lds	r25, 0x28D4	; 0x8028d4 <g_twi1_gyro_2_mag_factx+0x1>
   1b4ac:	8a ab       	std	Y+50, r24	; 0x32
   1b4ae:	9b ab       	std	Y+51, r25	; 0x33
		int16_t l_twi1_gyro_2_mag_facty		= g_twi1_gyro_2_mag_facty;
   1b4b0:	80 91 d5 28 	lds	r24, 0x28D5	; 0x8028d5 <g_twi1_gyro_2_mag_facty>
   1b4b4:	90 91 d6 28 	lds	r25, 0x28D6	; 0x8028d6 <g_twi1_gyro_2_mag_facty+0x1>
   1b4b8:	8c ab       	std	Y+52, r24	; 0x34
   1b4ba:	9d ab       	std	Y+53, r25	; 0x35
		int16_t l_twi1_gyro_2_mag_factz		= g_twi1_gyro_2_mag_factz;
   1b4bc:	80 91 d7 28 	lds	r24, 0x28D7	; 0x8028d7 <g_twi1_gyro_2_mag_factz>
   1b4c0:	90 91 d8 28 	lds	r25, 0x28D8	; 0x8028d8 <g_twi1_gyro_2_mag_factz+0x1>
   1b4c4:	8e ab       	std	Y+54, r24	; 0x36
   1b4c6:	9f ab       	std	Y+55, r25	; 0x37
		cpu_irq_restore(flags);
   1b4c8:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b4ca:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS, (void*)&l_twi1_gyro_1_temp_RTofs, sizeof(l_twi1_gyro_1_temp_RTofs));
   1b4ce:	ce 01       	movw	r24, r28
   1b4d0:	4c 96       	adiw	r24, 0x1c	; 28
   1b4d2:	12 e0       	ldi	r17, 0x02	; 2
   1b4d4:	e1 2e       	mov	r14, r17
   1b4d6:	f1 2c       	mov	r15, r1
   1b4d8:	00 e0       	ldi	r16, 0x00	; 0
   1b4da:	10 e0       	ldi	r17, 0x00	; 0
   1b4dc:	9c 01       	movw	r18, r24
   1b4de:	4c e1       	ldi	r20, 0x1C	; 28
   1b4e0:	50 e0       	ldi	r21, 0x00	; 0
   1b4e2:	60 e0       	ldi	r22, 0x00	; 0
   1b4e4:	70 e0       	ldi	r23, 0x00	; 0
   1b4e6:	82 e0       	ldi	r24, 0x02	; 2
   1b4e8:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,  (void*)&l_twi1_gyro_1_temp_sens, sizeof(l_twi1_gyro_1_temp_sens));
   1b4ec:	ce 01       	movw	r24, r28
   1b4ee:	4e 96       	adiw	r24, 0x1e	; 30
   1b4f0:	12 e0       	ldi	r17, 0x02	; 2
   1b4f2:	e1 2e       	mov	r14, r17
   1b4f4:	f1 2c       	mov	r15, r1
   1b4f6:	00 e0       	ldi	r16, 0x00	; 0
   1b4f8:	10 e0       	ldi	r17, 0x00	; 0
   1b4fa:	9c 01       	movw	r18, r24
   1b4fc:	4e e1       	ldi	r20, 0x1E	; 30
   1b4fe:	50 e0       	ldi	r21, 0x00	; 0
   1b500:	60 e0       	ldi	r22, 0x00	; 0
   1b502:	70 e0       	ldi	r23, 0x00	; 0
   1b504:	82 e0       	ldi	r24, 0x02	; 2
   1b506:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X, (void*)&l_twi1_gyro_1_accel_ofsx, sizeof(l_twi1_gyro_1_accel_ofsx));
   1b50a:	ce 01       	movw	r24, r28
   1b50c:	80 96       	adiw	r24, 0x20	; 32
   1b50e:	12 e0       	ldi	r17, 0x02	; 2
   1b510:	e1 2e       	mov	r14, r17
   1b512:	f1 2c       	mov	r15, r1
   1b514:	00 e0       	ldi	r16, 0x00	; 0
   1b516:	10 e0       	ldi	r17, 0x00	; 0
   1b518:	9c 01       	movw	r18, r24
   1b51a:	40 e2       	ldi	r20, 0x20	; 32
   1b51c:	50 e0       	ldi	r21, 0x00	; 0
   1b51e:	60 e0       	ldi	r22, 0x00	; 0
   1b520:	70 e0       	ldi	r23, 0x00	; 0
   1b522:	82 e0       	ldi	r24, 0x02	; 2
   1b524:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y, (void*)&l_twi1_gyro_1_accel_ofsy, sizeof(l_twi1_gyro_1_accel_ofsy));
   1b528:	ce 01       	movw	r24, r28
   1b52a:	82 96       	adiw	r24, 0x22	; 34
   1b52c:	12 e0       	ldi	r17, 0x02	; 2
   1b52e:	e1 2e       	mov	r14, r17
   1b530:	f1 2c       	mov	r15, r1
   1b532:	00 e0       	ldi	r16, 0x00	; 0
   1b534:	10 e0       	ldi	r17, 0x00	; 0
   1b536:	9c 01       	movw	r18, r24
   1b538:	42 e2       	ldi	r20, 0x22	; 34
   1b53a:	50 e0       	ldi	r21, 0x00	; 0
   1b53c:	60 e0       	ldi	r22, 0x00	; 0
   1b53e:	70 e0       	ldi	r23, 0x00	; 0
   1b540:	82 e0       	ldi	r24, 0x02	; 2
   1b542:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z, (void*)&l_twi1_gyro_1_accel_ofsz, sizeof(l_twi1_gyro_1_accel_ofsz));
   1b546:	ce 01       	movw	r24, r28
   1b548:	84 96       	adiw	r24, 0x24	; 36
   1b54a:	12 e0       	ldi	r17, 0x02	; 2
   1b54c:	e1 2e       	mov	r14, r17
   1b54e:	f1 2c       	mov	r15, r1
   1b550:	00 e0       	ldi	r16, 0x00	; 0
   1b552:	10 e0       	ldi	r17, 0x00	; 0
   1b554:	9c 01       	movw	r18, r24
   1b556:	44 e2       	ldi	r20, 0x24	; 36
   1b558:	50 e0       	ldi	r21, 0x00	; 0
   1b55a:	60 e0       	ldi	r22, 0x00	; 0
   1b55c:	70 e0       	ldi	r23, 0x00	; 0
   1b55e:	82 e0       	ldi	r24, 0x02	; 2
   1b560:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X, (void*)&l_twi1_gyro_1_accel_factx, sizeof(l_twi1_gyro_1_accel_factx));
   1b564:	ce 01       	movw	r24, r28
   1b566:	86 96       	adiw	r24, 0x26	; 38
   1b568:	12 e0       	ldi	r17, 0x02	; 2
   1b56a:	e1 2e       	mov	r14, r17
   1b56c:	f1 2c       	mov	r15, r1
   1b56e:	00 e0       	ldi	r16, 0x00	; 0
   1b570:	10 e0       	ldi	r17, 0x00	; 0
   1b572:	9c 01       	movw	r18, r24
   1b574:	48 e2       	ldi	r20, 0x28	; 40
   1b576:	50 e0       	ldi	r21, 0x00	; 0
   1b578:	60 e0       	ldi	r22, 0x00	; 0
   1b57a:	70 e0       	ldi	r23, 0x00	; 0
   1b57c:	82 e0       	ldi	r24, 0x02	; 2
   1b57e:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y, (void*)&l_twi1_gyro_1_accel_facty, sizeof(l_twi1_gyro_1_accel_facty));
   1b582:	ce 01       	movw	r24, r28
   1b584:	88 96       	adiw	r24, 0x28	; 40
   1b586:	12 e0       	ldi	r17, 0x02	; 2
   1b588:	e1 2e       	mov	r14, r17
   1b58a:	f1 2c       	mov	r15, r1
   1b58c:	00 e0       	ldi	r16, 0x00	; 0
   1b58e:	10 e0       	ldi	r17, 0x00	; 0
   1b590:	9c 01       	movw	r18, r24
   1b592:	4a e2       	ldi	r20, 0x2A	; 42
   1b594:	50 e0       	ldi	r21, 0x00	; 0
   1b596:	60 e0       	ldi	r22, 0x00	; 0
   1b598:	70 e0       	ldi	r23, 0x00	; 0
   1b59a:	82 e0       	ldi	r24, 0x02	; 2
   1b59c:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z, (void*)&l_twi1_gyro_1_accel_factz, sizeof(l_twi1_gyro_1_accel_factz));
   1b5a0:	ce 01       	movw	r24, r28
   1b5a2:	8a 96       	adiw	r24, 0x2a	; 42
   1b5a4:	12 e0       	ldi	r17, 0x02	; 2
   1b5a6:	e1 2e       	mov	r14, r17
   1b5a8:	f1 2c       	mov	r15, r1
   1b5aa:	00 e0       	ldi	r16, 0x00	; 0
   1b5ac:	10 e0       	ldi	r17, 0x00	; 0
   1b5ae:	9c 01       	movw	r18, r24
   1b5b0:	4c e2       	ldi	r20, 0x2C	; 44
   1b5b2:	50 e0       	ldi	r21, 0x00	; 0
   1b5b4:	60 e0       	ldi	r22, 0x00	; 0
   1b5b6:	70 e0       	ldi	r23, 0x00	; 0
   1b5b8:	82 e0       	ldi	r24, 0x02	; 2
   1b5ba:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X, (void*)&l_twi1_gyro_1_gyro_ofsx, sizeof(l_twi1_gyro_1_gyro_ofsx));
   1b5be:	ce 01       	movw	r24, r28
   1b5c0:	8c 96       	adiw	r24, 0x2c	; 44
   1b5c2:	12 e0       	ldi	r17, 0x02	; 2
   1b5c4:	e1 2e       	mov	r14, r17
   1b5c6:	f1 2c       	mov	r15, r1
   1b5c8:	00 e0       	ldi	r16, 0x00	; 0
   1b5ca:	10 e0       	ldi	r17, 0x00	; 0
   1b5cc:	9c 01       	movw	r18, r24
   1b5ce:	40 e3       	ldi	r20, 0x30	; 48
   1b5d0:	50 e0       	ldi	r21, 0x00	; 0
   1b5d2:	60 e0       	ldi	r22, 0x00	; 0
   1b5d4:	70 e0       	ldi	r23, 0x00	; 0
   1b5d6:	82 e0       	ldi	r24, 0x02	; 2
   1b5d8:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y, (void*)&l_twi1_gyro_1_gyro_ofsy, sizeof(l_twi1_gyro_1_gyro_ofsy));
   1b5dc:	ce 01       	movw	r24, r28
   1b5de:	8e 96       	adiw	r24, 0x2e	; 46
   1b5e0:	12 e0       	ldi	r17, 0x02	; 2
   1b5e2:	e1 2e       	mov	r14, r17
   1b5e4:	f1 2c       	mov	r15, r1
   1b5e6:	00 e0       	ldi	r16, 0x00	; 0
   1b5e8:	10 e0       	ldi	r17, 0x00	; 0
   1b5ea:	9c 01       	movw	r18, r24
   1b5ec:	42 e3       	ldi	r20, 0x32	; 50
   1b5ee:	50 e0       	ldi	r21, 0x00	; 0
   1b5f0:	60 e0       	ldi	r22, 0x00	; 0
   1b5f2:	70 e0       	ldi	r23, 0x00	; 0
   1b5f4:	82 e0       	ldi	r24, 0x02	; 2
   1b5f6:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z, (void*)&l_twi1_gyro_1_gyro_ofsz, sizeof(l_twi1_gyro_1_gyro_ofsz));
   1b5fa:	ce 01       	movw	r24, r28
   1b5fc:	c0 96       	adiw	r24, 0x30	; 48
   1b5fe:	12 e0       	ldi	r17, 0x02	; 2
   1b600:	e1 2e       	mov	r14, r17
   1b602:	f1 2c       	mov	r15, r1
   1b604:	00 e0       	ldi	r16, 0x00	; 0
   1b606:	10 e0       	ldi	r17, 0x00	; 0
   1b608:	9c 01       	movw	r18, r24
   1b60a:	44 e3       	ldi	r20, 0x34	; 52
   1b60c:	50 e0       	ldi	r21, 0x00	; 0
   1b60e:	60 e0       	ldi	r22, 0x00	; 0
   1b610:	70 e0       	ldi	r23, 0x00	; 0
   1b612:	82 e0       	ldi	r24, 0x02	; 2
   1b614:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
   1b618:	ce 01       	movw	r24, r28
   1b61a:	c2 96       	adiw	r24, 0x32	; 50
   1b61c:	12 e0       	ldi	r17, 0x02	; 2
   1b61e:	e1 2e       	mov	r14, r17
   1b620:	f1 2c       	mov	r15, r1
   1b622:	00 e0       	ldi	r16, 0x00	; 0
   1b624:	10 e0       	ldi	r17, 0x00	; 0
   1b626:	9c 01       	movw	r18, r24
   1b628:	48 e4       	ldi	r20, 0x48	; 72
   1b62a:	50 e0       	ldi	r21, 0x00	; 0
   1b62c:	60 e0       	ldi	r22, 0x00	; 0
   1b62e:	70 e0       	ldi	r23, 0x00	; 0
   1b630:	82 e0       	ldi	r24, 0x02	; 2
   1b632:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
   1b636:	ce 01       	movw	r24, r28
   1b638:	c4 96       	adiw	r24, 0x34	; 52
   1b63a:	12 e0       	ldi	r17, 0x02	; 2
   1b63c:	e1 2e       	mov	r14, r17
   1b63e:	f1 2c       	mov	r15, r1
   1b640:	00 e0       	ldi	r16, 0x00	; 0
   1b642:	10 e0       	ldi	r17, 0x00	; 0
   1b644:	9c 01       	movw	r18, r24
   1b646:	4a e4       	ldi	r20, 0x4A	; 74
   1b648:	50 e0       	ldi	r21, 0x00	; 0
   1b64a:	60 e0       	ldi	r22, 0x00	; 0
   1b64c:	70 e0       	ldi	r23, 0x00	; 0
   1b64e:	82 e0       	ldi	r24, 0x02	; 2
   1b650:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));
   1b654:	ce 01       	movw	r24, r28
   1b656:	c6 96       	adiw	r24, 0x36	; 54
   1b658:	12 e0       	ldi	r17, 0x02	; 2
   1b65a:	e1 2e       	mov	r14, r17
   1b65c:	f1 2c       	mov	r15, r1
   1b65e:	00 e0       	ldi	r16, 0x00	; 0
   1b660:	10 e0       	ldi	r17, 0x00	; 0
   1b662:	9c 01       	movw	r18, r24
   1b664:	4c e4       	ldi	r20, 0x4C	; 76
   1b666:	50 e0       	ldi	r21, 0x00	; 0
   1b668:	60 e0       	ldi	r22, 0x00	; 0
   1b66a:	70 e0       	ldi	r23, 0x00	; 0
   1b66c:	82 e0       	ldi	r24, 0x02	; 2
   1b66e:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}

	/* GSM */
	if (bf & EEPROM_SAVE_BF__GSM) {
   1b672:	89 ad       	ldd	r24, Y+57	; 0x39
   1b674:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b676:	80 78       	andi	r24, 0x80	; 128
   1b678:	99 27       	eor	r25, r25
   1b67a:	89 2b       	or	r24, r25
   1b67c:	41 f1       	breq	.+80     	; 0x1b6ce <save_globals+0x574>
		uint8_t val_ui8 = (g_gsm_enable			?  GSM__ENABLE		: 0x00)
   1b67e:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_gsm_enable>
   1b682:	98 2f       	mov	r25, r24
   1b684:	80 91 77 28 	lds	r24, 0x2877	; 0x802877 <g_gsm_aprs_enable>
   1b688:	88 23       	and	r24, r24
   1b68a:	11 f0       	breq	.+4      	; 0x1b690 <save_globals+0x536>
   1b68c:	82 e0       	ldi	r24, 0x02	; 2
   1b68e:	01 c0       	rjmp	.+2      	; 0x1b692 <save_globals+0x538>
   1b690:	80 e0       	ldi	r24, 0x00	; 0
   1b692:	89 2b       	or	r24, r25
   1b694:	88 af       	std	Y+56, r24	; 0x38
						| (g_gsm_aprs_enable	?  GSM__APRS_ENABLE	: 0x00);

		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_BF, &val_ui8, sizeof(val_ui8));
   1b696:	ce 01       	movw	r24, r28
   1b698:	c8 96       	adiw	r24, 0x38	; 56
   1b69a:	e1 2c       	mov	r14, r1
   1b69c:	f1 2c       	mov	r15, r1
   1b69e:	87 01       	movw	r16, r14
   1b6a0:	e3 94       	inc	r14
   1b6a2:	9c 01       	movw	r18, r24
   1b6a4:	48 e0       	ldi	r20, 0x08	; 8
   1b6a6:	50 e0       	ldi	r21, 0x00	; 0
   1b6a8:	60 e0       	ldi	r22, 0x00	; 0
   1b6aa:	70 e0       	ldi	r23, 0x00	; 0
   1b6ac:	82 e0       	ldi	r24, 0x02	; 2
   1b6ae:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_PIN,			(void*)&g_gsm_login_pwd,		sizeof(g_gsm_login_pwd));
   1b6b2:	1e e0       	ldi	r17, 0x0E	; 14
   1b6b4:	e1 2e       	mov	r14, r17
   1b6b6:	f1 2c       	mov	r15, r1
   1b6b8:	00 e0       	ldi	r16, 0x00	; 0
   1b6ba:	10 e0       	ldi	r17, 0x00	; 0
   1b6bc:	29 e7       	ldi	r18, 0x79	; 121
   1b6be:	38 e2       	ldi	r19, 0x28	; 40
   1b6c0:	42 ea       	ldi	r20, 0xA2	; 162
   1b6c2:	50 e0       	ldi	r21, 0x00	; 0
   1b6c4:	60 e0       	ldi	r22, 0x00	; 0
   1b6c6:	70 e0       	ldi	r23, 0x00	; 0
   1b6c8:	82 e0       	ldi	r24, 0x02	; 2
   1b6ca:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}

	/* APRS */
	if (bf & EEPROM_SAVE_BF__APRS) {
   1b6ce:	89 ad       	ldd	r24, Y+57	; 0x39
   1b6d0:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b6d2:	88 27       	eor	r24, r24
   1b6d4:	91 70       	andi	r25, 0x01	; 1
   1b6d6:	89 2b       	or	r24, r25
   1b6d8:	09 f4       	brne	.+2      	; 0x1b6dc <save_globals+0x582>
   1b6da:	45 c0       	rjmp	.+138    	; 0x1b766 <save_globals+0x60c>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN,	(void*)&g_aprs_source_callsign,	sizeof(g_aprs_source_callsign));
   1b6dc:	1c e0       	ldi	r17, 0x0C	; 12
   1b6de:	e1 2e       	mov	r14, r17
   1b6e0:	f1 2c       	mov	r15, r1
   1b6e2:	00 e0       	ldi	r16, 0x00	; 0
   1b6e4:	10 e0       	ldi	r17, 0x00	; 0
   1b6e6:	22 e1       	ldi	r18, 0x12	; 18
   1b6e8:	36 e2       	ldi	r19, 0x26	; 38
   1b6ea:	40 e8       	ldi	r20, 0x80	; 128
   1b6ec:	50 e0       	ldi	r21, 0x00	; 0
   1b6ee:	60 e0       	ldi	r22, 0x00	; 0
   1b6f0:	70 e0       	ldi	r23, 0x00	; 0
   1b6f2:	82 e0       	ldi	r24, 0x02	; 2
   1b6f4:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_SSID,		(void*)&g_aprs_source_ssid,		sizeof(g_aprs_source_ssid));
   1b6f8:	14 e0       	ldi	r17, 0x04	; 4
   1b6fa:	e1 2e       	mov	r14, r17
   1b6fc:	f1 2c       	mov	r15, r1
   1b6fe:	00 e0       	ldi	r16, 0x00	; 0
   1b700:	10 e0       	ldi	r17, 0x00	; 0
   1b702:	2e e1       	ldi	r18, 0x1E	; 30
   1b704:	36 e2       	ldi	r19, 0x26	; 38
   1b706:	4c e8       	ldi	r20, 0x8C	; 140
   1b708:	50 e0       	ldi	r21, 0x00	; 0
   1b70a:	60 e0       	ldi	r22, 0x00	; 0
   1b70c:	70 e0       	ldi	r23, 0x00	; 0
   1b70e:	82 e0       	ldi	r24, 0x02	; 2
   1b710:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN,		(void*)&g_aprs_login_user,		sizeof(g_aprs_login_user));
   1b714:	1a e0       	ldi	r17, 0x0A	; 10
   1b716:	e1 2e       	mov	r14, r17
   1b718:	f1 2c       	mov	r15, r1
   1b71a:	00 e0       	ldi	r16, 0x00	; 0
   1b71c:	10 e0       	ldi	r17, 0x00	; 0
   1b71e:	22 e2       	ldi	r18, 0x22	; 34
   1b720:	36 e2       	ldi	r19, 0x26	; 38
   1b722:	40 e9       	ldi	r20, 0x90	; 144
   1b724:	50 e0       	ldi	r21, 0x00	; 0
   1b726:	60 e0       	ldi	r22, 0x00	; 0
   1b728:	70 e0       	ldi	r23, 0x00	; 0
   1b72a:	82 e0       	ldi	r24, 0x02	; 2
   1b72c:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_PWD,		(void*)&g_aprs_login_pwd,	sizeof(g_aprs_login_pwd));
   1b730:	16 e0       	ldi	r17, 0x06	; 6
   1b732:	e1 2e       	mov	r14, r17
   1b734:	f1 2c       	mov	r15, r1
   1b736:	00 e0       	ldi	r16, 0x00	; 0
   1b738:	10 e0       	ldi	r17, 0x00	; 0
   1b73a:	2c e2       	ldi	r18, 0x2C	; 44
   1b73c:	36 e2       	ldi	r19, 0x26	; 38
   1b73e:	4a e9       	ldi	r20, 0x9A	; 154
   1b740:	50 e0       	ldi	r21, 0x00	; 0
   1b742:	60 e0       	ldi	r22, 0x00	; 0
   1b744:	70 e0       	ldi	r23, 0x00	; 0
   1b746:	82 e0       	ldi	r24, 0x02	; 2
   1b748:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_MODE,		(void*)&g_aprs_mode,			sizeof(g_aprs_mode));
   1b74c:	e1 2c       	mov	r14, r1
   1b74e:	f1 2c       	mov	r15, r1
   1b750:	87 01       	movw	r16, r14
   1b752:	e3 94       	inc	r14
   1b754:	21 e1       	ldi	r18, 0x11	; 17
   1b756:	36 e2       	ldi	r19, 0x26	; 38
   1b758:	40 ea       	ldi	r20, 0xA0	; 160
   1b75a:	50 e0       	ldi	r21, 0x00	; 0
   1b75c:	60 e0       	ldi	r22, 0x00	; 0
   1b75e:	70 e0       	ldi	r23, 0x00	; 0
   1b760:	82 e0       	ldi	r24, 0x02	; 2
   1b762:	0e 94 9c 49 	call	0x9338	; 0x9338 <nvm_write>
	}
}
   1b766:	00 00       	nop
   1b768:	ea 96       	adiw	r28, 0x3a	; 58
   1b76a:	cd bf       	out	0x3d, r28	; 61
   1b76c:	de bf       	out	0x3e, r29	; 62
   1b76e:	df 91       	pop	r29
   1b770:	cf 91       	pop	r28
   1b772:	1f 91       	pop	r17
   1b774:	0f 91       	pop	r16
   1b776:	ff 90       	pop	r15
   1b778:	ef 90       	pop	r14
   1b77a:	08 95       	ret

0001b77c <cueBehind>:


char* cueBehind(char* ptr, char delim)
{
   1b77c:	cf 93       	push	r28
   1b77e:	df 93       	push	r29
   1b780:	00 d0       	rcall	.+0      	; 0x1b782 <cueBehind+0x6>
   1b782:	1f 92       	push	r1
   1b784:	cd b7       	in	r28, 0x3d	; 61
   1b786:	de b7       	in	r29, 0x3e	; 62
   1b788:	8a 83       	std	Y+2, r24	; 0x02
   1b78a:	9b 83       	std	Y+3, r25	; 0x03
   1b78c:	6c 83       	std	Y+4, r22	; 0x04
	do {
		char c = *ptr;
   1b78e:	8a 81       	ldd	r24, Y+2	; 0x02
   1b790:	9b 81       	ldd	r25, Y+3	; 0x03
   1b792:	fc 01       	movw	r30, r24
   1b794:	80 81       	ld	r24, Z
   1b796:	89 83       	std	Y+1, r24	; 0x01

		if (c == delim) {
   1b798:	99 81       	ldd	r25, Y+1	; 0x01
   1b79a:	8c 81       	ldd	r24, Y+4	; 0x04
   1b79c:	98 17       	cp	r25, r24
   1b79e:	41 f4       	brne	.+16     	; 0x1b7b0 <cueBehind+0x34>
			return ++ptr;
   1b7a0:	8a 81       	ldd	r24, Y+2	; 0x02
   1b7a2:	9b 81       	ldd	r25, Y+3	; 0x03
   1b7a4:	01 96       	adiw	r24, 0x01	; 1
   1b7a6:	8a 83       	std	Y+2, r24	; 0x02
   1b7a8:	9b 83       	std	Y+3, r25	; 0x03
   1b7aa:	8a 81       	ldd	r24, Y+2	; 0x02
   1b7ac:	9b 81       	ldd	r25, Y+3	; 0x03
   1b7ae:	0c c0       	rjmp	.+24     	; 0x1b7c8 <cueBehind+0x4c>
		} else if (!c) {
   1b7b0:	89 81       	ldd	r24, Y+1	; 0x01
   1b7b2:	88 23       	and	r24, r24
   1b7b4:	19 f4       	brne	.+6      	; 0x1b7bc <cueBehind+0x40>
			return ptr;
   1b7b6:	8a 81       	ldd	r24, Y+2	; 0x02
   1b7b8:	9b 81       	ldd	r25, Y+3	; 0x03
   1b7ba:	06 c0       	rjmp	.+12     	; 0x1b7c8 <cueBehind+0x4c>
		}
		++ptr;
   1b7bc:	8a 81       	ldd	r24, Y+2	; 0x02
   1b7be:	9b 81       	ldd	r25, Y+3	; 0x03
   1b7c0:	01 96       	adiw	r24, 0x01	; 1
   1b7c2:	8a 83       	std	Y+2, r24	; 0x02
   1b7c4:	9b 83       	std	Y+3, r25	; 0x03
	} while (true);
   1b7c6:	e3 cf       	rjmp	.-58     	; 0x1b78e <cueBehind+0x12>

	return NULL;
}
   1b7c8:	24 96       	adiw	r28, 0x04	; 4
   1b7ca:	cd bf       	out	0x3d, r28	; 61
   1b7cc:	de bf       	out	0x3e, r29	; 62
   1b7ce:	df 91       	pop	r29
   1b7d0:	cf 91       	pop	r28
   1b7d2:	08 95       	ret

0001b7d4 <myStringToFloat>:

int myStringToFloat(const char* ptr, float* out)
{
   1b7d4:	8f 92       	push	r8
   1b7d6:	9f 92       	push	r9
   1b7d8:	af 92       	push	r10
   1b7da:	bf 92       	push	r11
   1b7dc:	cf 92       	push	r12
   1b7de:	df 92       	push	r13
   1b7e0:	ef 92       	push	r14
   1b7e2:	ff 92       	push	r15
   1b7e4:	cf 93       	push	r28
   1b7e6:	df 93       	push	r29
   1b7e8:	cd b7       	in	r28, 0x3d	; 61
   1b7ea:	de b7       	in	r29, 0x3e	; 62
   1b7ec:	6a 97       	sbiw	r28, 0x1a	; 26
   1b7ee:	cd bf       	out	0x3d, r28	; 61
   1b7f0:	de bf       	out	0x3e, r29	; 62
   1b7f2:	8f 8b       	std	Y+23, r24	; 0x17
   1b7f4:	98 8f       	std	Y+24, r25	; 0x18
   1b7f6:	69 8f       	std	Y+25, r22	; 0x19
   1b7f8:	7a 8f       	std	Y+26, r23	; 0x1a
	const char* start	= ptr;
   1b7fa:	8f 89       	ldd	r24, Y+23	; 0x17
   1b7fc:	98 8d       	ldd	r25, Y+24	; 0x18
   1b7fe:	8b 8b       	std	Y+19, r24	; 0x13
   1b800:	9c 8b       	std	Y+20, r25	; 0x14
	uint32_t	i1		= 0;
   1b802:	19 82       	std	Y+1, r1	; 0x01
   1b804:	1a 82       	std	Y+2, r1	; 0x02
   1b806:	1b 82       	std	Y+3, r1	; 0x03
   1b808:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t	f1		= 0;
   1b80a:	1d 82       	std	Y+5, r1	; 0x05
   1b80c:	1e 82       	std	Y+6, r1	; 0x06
   1b80e:	1f 82       	std	Y+7, r1	; 0x07
   1b810:	18 86       	std	Y+8, r1	; 0x08
	uint32_t	f2		= 1;
   1b812:	81 e0       	ldi	r24, 0x01	; 1
   1b814:	90 e0       	ldi	r25, 0x00	; 0
   1b816:	a0 e0       	ldi	r26, 0x00	; 0
   1b818:	b0 e0       	ldi	r27, 0x00	; 0
   1b81a:	89 87       	std	Y+9, r24	; 0x09
   1b81c:	9a 87       	std	Y+10, r25	; 0x0a
   1b81e:	ab 87       	std	Y+11, r26	; 0x0b
   1b820:	bc 87       	std	Y+12, r27	; 0x0c
	bool		isNeg	= false;
   1b822:	1d 86       	std	Y+13, r1	; 0x0d
	bool		isFrac	= false;
   1b824:	1e 86       	std	Y+14, r1	; 0x0e

	if (ptr) {
   1b826:	8f 89       	ldd	r24, Y+23	; 0x17
   1b828:	98 8d       	ldd	r25, Y+24	; 0x18
   1b82a:	89 2b       	or	r24, r25
   1b82c:	09 f4       	brne	.+2      	; 0x1b830 <myStringToFloat+0x5c>
   1b82e:	19 c1       	rjmp	.+562    	; 0x1ba62 <myStringToFloat+0x28e>
		/* Eat any white space */
		while (isspace(*ptr)) {
   1b830:	05 c0       	rjmp	.+10     	; 0x1b83c <myStringToFloat+0x68>
			ptr++;
   1b832:	8f 89       	ldd	r24, Y+23	; 0x17
   1b834:	98 8d       	ldd	r25, Y+24	; 0x18
   1b836:	01 96       	adiw	r24, 0x01	; 1
   1b838:	8f 8b       	std	Y+23, r24	; 0x17
   1b83a:	98 8f       	std	Y+24, r25	; 0x18
	bool		isNeg	= false;
	bool		isFrac	= false;

	if (ptr) {
		/* Eat any white space */
		while (isspace(*ptr)) {
   1b83c:	8f 89       	ldd	r24, Y+23	; 0x17
   1b83e:	98 8d       	ldd	r25, Y+24	; 0x18
   1b840:	fc 01       	movw	r30, r24
   1b842:	80 81       	ld	r24, Z
   1b844:	08 2e       	mov	r0, r24
   1b846:	00 0c       	add	r0, r0
   1b848:	99 0b       	sbc	r25, r25
   1b84a:	0f 94 8a 33 	call	0x26714	; 0x26714 <isspace>
   1b84e:	89 2b       	or	r24, r25
   1b850:	81 f7       	brne	.-32     	; 0x1b832 <myStringToFloat+0x5e>
			ptr++;
		}

		/* Get sign */
		if (*ptr == '+') {
   1b852:	8f 89       	ldd	r24, Y+23	; 0x17
   1b854:	98 8d       	ldd	r25, Y+24	; 0x18
   1b856:	fc 01       	movw	r30, r24
   1b858:	80 81       	ld	r24, Z
   1b85a:	8b 32       	cpi	r24, 0x2B	; 43
   1b85c:	31 f4       	brne	.+12     	; 0x1b86a <myStringToFloat+0x96>
			ptr++;
   1b85e:	8f 89       	ldd	r24, Y+23	; 0x17
   1b860:	98 8d       	ldd	r25, Y+24	; 0x18
   1b862:	01 96       	adiw	r24, 0x01	; 1
   1b864:	8f 8b       	std	Y+23, r24	; 0x17
   1b866:	98 8f       	std	Y+24, r25	; 0x18
   1b868:	0d c0       	rjmp	.+26     	; 0x1b884 <myStringToFloat+0xb0>
		} else if (*ptr == '-') {
   1b86a:	8f 89       	ldd	r24, Y+23	; 0x17
   1b86c:	98 8d       	ldd	r25, Y+24	; 0x18
   1b86e:	fc 01       	movw	r30, r24
   1b870:	80 81       	ld	r24, Z
   1b872:	8d 32       	cpi	r24, 0x2D	; 45
   1b874:	39 f4       	brne	.+14     	; 0x1b884 <myStringToFloat+0xb0>
			ptr++;
   1b876:	8f 89       	ldd	r24, Y+23	; 0x17
   1b878:	98 8d       	ldd	r25, Y+24	; 0x18
   1b87a:	01 96       	adiw	r24, 0x01	; 1
   1b87c:	8f 8b       	std	Y+23, r24	; 0x17
   1b87e:	98 8f       	std	Y+24, r25	; 0x18
			isNeg = true;
   1b880:	81 e0       	ldi	r24, 0x01	; 1
   1b882:	8d 87       	std	Y+13, r24	; 0x0d
		}

		/* Read integer part */
		do {
			char c = *(ptr++);
   1b884:	8f 89       	ldd	r24, Y+23	; 0x17
   1b886:	98 8d       	ldd	r25, Y+24	; 0x18
   1b888:	9c 01       	movw	r18, r24
   1b88a:	2f 5f       	subi	r18, 0xFF	; 255
   1b88c:	3f 4f       	sbci	r19, 0xFF	; 255
   1b88e:	2f 8b       	std	Y+23, r18	; 0x17
   1b890:	38 8f       	std	Y+24, r19	; 0x18
   1b892:	fc 01       	movw	r30, r24
   1b894:	80 81       	ld	r24, Z
   1b896:	8d 8b       	std	Y+21, r24	; 0x15

			if ('0' <= c && c <= '9') {
   1b898:	8d 89       	ldd	r24, Y+21	; 0x15
   1b89a:	80 33       	cpi	r24, 0x30	; 48
   1b89c:	9c f1       	brlt	.+102    	; 0x1b904 <myStringToFloat+0x130>
   1b89e:	8d 89       	ldd	r24, Y+21	; 0x15
   1b8a0:	8a 33       	cpi	r24, 0x3A	; 58
   1b8a2:	84 f5       	brge	.+96     	; 0x1b904 <myStringToFloat+0x130>
				i1 *= 10;
   1b8a4:	89 81       	ldd	r24, Y+1	; 0x01
   1b8a6:	9a 81       	ldd	r25, Y+2	; 0x02
   1b8a8:	ab 81       	ldd	r26, Y+3	; 0x03
   1b8aa:	bc 81       	ldd	r27, Y+4	; 0x04
   1b8ac:	88 0f       	add	r24, r24
   1b8ae:	99 1f       	adc	r25, r25
   1b8b0:	aa 1f       	adc	r26, r26
   1b8b2:	bb 1f       	adc	r27, r27
   1b8b4:	9c 01       	movw	r18, r24
   1b8b6:	ad 01       	movw	r20, r26
   1b8b8:	22 0f       	add	r18, r18
   1b8ba:	33 1f       	adc	r19, r19
   1b8bc:	44 1f       	adc	r20, r20
   1b8be:	55 1f       	adc	r21, r21
   1b8c0:	22 0f       	add	r18, r18
   1b8c2:	33 1f       	adc	r19, r19
   1b8c4:	44 1f       	adc	r20, r20
   1b8c6:	55 1f       	adc	r21, r21
   1b8c8:	82 0f       	add	r24, r18
   1b8ca:	93 1f       	adc	r25, r19
   1b8cc:	a4 1f       	adc	r26, r20
   1b8ce:	b5 1f       	adc	r27, r21
   1b8d0:	89 83       	std	Y+1, r24	; 0x01
   1b8d2:	9a 83       	std	Y+2, r25	; 0x02
   1b8d4:	ab 83       	std	Y+3, r26	; 0x03
   1b8d6:	bc 83       	std	Y+4, r27	; 0x04
				i1 += c - '0';
   1b8d8:	8d 89       	ldd	r24, Y+21	; 0x15
   1b8da:	08 2e       	mov	r0, r24
   1b8dc:	00 0c       	add	r0, r0
   1b8de:	99 0b       	sbc	r25, r25
   1b8e0:	c0 97       	sbiw	r24, 0x30	; 48
   1b8e2:	09 2e       	mov	r0, r25
   1b8e4:	00 0c       	add	r0, r0
   1b8e6:	aa 0b       	sbc	r26, r26
   1b8e8:	bb 0b       	sbc	r27, r27
   1b8ea:	29 81       	ldd	r18, Y+1	; 0x01
   1b8ec:	3a 81       	ldd	r19, Y+2	; 0x02
   1b8ee:	4b 81       	ldd	r20, Y+3	; 0x03
   1b8f0:	5c 81       	ldd	r21, Y+4	; 0x04
   1b8f2:	82 0f       	add	r24, r18
   1b8f4:	93 1f       	adc	r25, r19
   1b8f6:	a4 1f       	adc	r26, r20
   1b8f8:	b5 1f       	adc	r27, r21
   1b8fa:	89 83       	std	Y+1, r24	; 0x01
   1b8fc:	9a 83       	std	Y+2, r25	; 0x02
   1b8fe:	ab 83       	std	Y+3, r26	; 0x03
   1b900:	bc 83       	std	Y+4, r27	; 0x04
				isFrac = true;
				break;
			} else {
				break;
			}
		} while (true);
   1b902:	c0 cf       	rjmp	.-128    	; 0x1b884 <myStringToFloat+0xb0>
			char c = *(ptr++);

			if ('0' <= c && c <= '9') {
				i1 *= 10;
				i1 += c - '0';
			} else if (c == '.') {
   1b904:	8d 89       	ldd	r24, Y+21	; 0x15
   1b906:	8e 32       	cpi	r24, 0x2E	; 46
   1b908:	19 f4       	brne	.+6      	; 0x1b910 <myStringToFloat+0x13c>
				isFrac = true;
   1b90a:	81 e0       	ldi	r24, 0x01	; 1
   1b90c:	8e 87       	std	Y+14, r24	; 0x0e
				break;
   1b90e:	01 c0       	rjmp	.+2      	; 0x1b912 <myStringToFloat+0x13e>
			} else {
				break;
   1b910:	00 00       	nop
			}
		} while (true);

		/* Read fractional part */
		if (isFrac) {
   1b912:	8e 85       	ldd	r24, Y+14	; 0x0e
   1b914:	88 23       	and	r24, r24
   1b916:	09 f4       	brne	.+2      	; 0x1b91a <myStringToFloat+0x146>
   1b918:	5c c0       	rjmp	.+184    	; 0x1b9d2 <myStringToFloat+0x1fe>
			do {
				char c = *(ptr++);
   1b91a:	8f 89       	ldd	r24, Y+23	; 0x17
   1b91c:	98 8d       	ldd	r25, Y+24	; 0x18
   1b91e:	9c 01       	movw	r18, r24
   1b920:	2f 5f       	subi	r18, 0xFF	; 255
   1b922:	3f 4f       	sbci	r19, 0xFF	; 255
   1b924:	2f 8b       	std	Y+23, r18	; 0x17
   1b926:	38 8f       	std	Y+24, r19	; 0x18
   1b928:	fc 01       	movw	r30, r24
   1b92a:	80 81       	ld	r24, Z
   1b92c:	8e 8b       	std	Y+22, r24	; 0x16

				if ('0' <= c && c <= '9') {
   1b92e:	8e 89       	ldd	r24, Y+22	; 0x16
   1b930:	80 33       	cpi	r24, 0x30	; 48
   1b932:	0c f4       	brge	.+2      	; 0x1b936 <myStringToFloat+0x162>
   1b934:	4e c0       	rjmp	.+156    	; 0x1b9d2 <myStringToFloat+0x1fe>
   1b936:	8e 89       	ldd	r24, Y+22	; 0x16
   1b938:	8a 33       	cpi	r24, 0x3A	; 58
   1b93a:	0c f0       	brlt	.+2      	; 0x1b93e <myStringToFloat+0x16a>
   1b93c:	4a c0       	rjmp	.+148    	; 0x1b9d2 <myStringToFloat+0x1fe>
					f2 *= 10;
   1b93e:	89 85       	ldd	r24, Y+9	; 0x09
   1b940:	9a 85       	ldd	r25, Y+10	; 0x0a
   1b942:	ab 85       	ldd	r26, Y+11	; 0x0b
   1b944:	bc 85       	ldd	r27, Y+12	; 0x0c
   1b946:	88 0f       	add	r24, r24
   1b948:	99 1f       	adc	r25, r25
   1b94a:	aa 1f       	adc	r26, r26
   1b94c:	bb 1f       	adc	r27, r27
   1b94e:	9c 01       	movw	r18, r24
   1b950:	ad 01       	movw	r20, r26
   1b952:	22 0f       	add	r18, r18
   1b954:	33 1f       	adc	r19, r19
   1b956:	44 1f       	adc	r20, r20
   1b958:	55 1f       	adc	r21, r21
   1b95a:	22 0f       	add	r18, r18
   1b95c:	33 1f       	adc	r19, r19
   1b95e:	44 1f       	adc	r20, r20
   1b960:	55 1f       	adc	r21, r21
   1b962:	82 0f       	add	r24, r18
   1b964:	93 1f       	adc	r25, r19
   1b966:	a4 1f       	adc	r26, r20
   1b968:	b5 1f       	adc	r27, r21
   1b96a:	89 87       	std	Y+9, r24	; 0x09
   1b96c:	9a 87       	std	Y+10, r25	; 0x0a
   1b96e:	ab 87       	std	Y+11, r26	; 0x0b
   1b970:	bc 87       	std	Y+12, r27	; 0x0c
					f1 *= 10;
   1b972:	8d 81       	ldd	r24, Y+5	; 0x05
   1b974:	9e 81       	ldd	r25, Y+6	; 0x06
   1b976:	af 81       	ldd	r26, Y+7	; 0x07
   1b978:	b8 85       	ldd	r27, Y+8	; 0x08
   1b97a:	88 0f       	add	r24, r24
   1b97c:	99 1f       	adc	r25, r25
   1b97e:	aa 1f       	adc	r26, r26
   1b980:	bb 1f       	adc	r27, r27
   1b982:	9c 01       	movw	r18, r24
   1b984:	ad 01       	movw	r20, r26
   1b986:	22 0f       	add	r18, r18
   1b988:	33 1f       	adc	r19, r19
   1b98a:	44 1f       	adc	r20, r20
   1b98c:	55 1f       	adc	r21, r21
   1b98e:	22 0f       	add	r18, r18
   1b990:	33 1f       	adc	r19, r19
   1b992:	44 1f       	adc	r20, r20
   1b994:	55 1f       	adc	r21, r21
   1b996:	82 0f       	add	r24, r18
   1b998:	93 1f       	adc	r25, r19
   1b99a:	a4 1f       	adc	r26, r20
   1b99c:	b5 1f       	adc	r27, r21
   1b99e:	8d 83       	std	Y+5, r24	; 0x05
   1b9a0:	9e 83       	std	Y+6, r25	; 0x06
   1b9a2:	af 83       	std	Y+7, r26	; 0x07
   1b9a4:	b8 87       	std	Y+8, r27	; 0x08
					f1 += c - '0';
   1b9a6:	8e 89       	ldd	r24, Y+22	; 0x16
   1b9a8:	08 2e       	mov	r0, r24
   1b9aa:	00 0c       	add	r0, r0
   1b9ac:	99 0b       	sbc	r25, r25
   1b9ae:	c0 97       	sbiw	r24, 0x30	; 48
   1b9b0:	09 2e       	mov	r0, r25
   1b9b2:	00 0c       	add	r0, r0
   1b9b4:	aa 0b       	sbc	r26, r26
   1b9b6:	bb 0b       	sbc	r27, r27
   1b9b8:	2d 81       	ldd	r18, Y+5	; 0x05
   1b9ba:	3e 81       	ldd	r19, Y+6	; 0x06
   1b9bc:	4f 81       	ldd	r20, Y+7	; 0x07
   1b9be:	58 85       	ldd	r21, Y+8	; 0x08
   1b9c0:	82 0f       	add	r24, r18
   1b9c2:	93 1f       	adc	r25, r19
   1b9c4:	a4 1f       	adc	r26, r20
   1b9c6:	b5 1f       	adc	r27, r21
   1b9c8:	8d 83       	std	Y+5, r24	; 0x05
   1b9ca:	9e 83       	std	Y+6, r25	; 0x06
   1b9cc:	af 83       	std	Y+7, r26	; 0x07
   1b9ce:	b8 87       	std	Y+8, r27	; 0x08
				} else {
					break;
				}
			} while (true);
   1b9d0:	a4 cf       	rjmp	.-184    	; 0x1b91a <myStringToFloat+0x146>
		}

		/* Write out float value */
		if (out) {
   1b9d2:	89 8d       	ldd	r24, Y+25	; 0x19
   1b9d4:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1b9d6:	89 2b       	or	r24, r25
   1b9d8:	09 f4       	brne	.+2      	; 0x1b9dc <myStringToFloat+0x208>
   1b9da:	43 c0       	rjmp	.+134    	; 0x1ba62 <myStringToFloat+0x28e>
			float fl = i1 + ((float)f1 / (float)f2);
   1b9dc:	69 81       	ldd	r22, Y+1	; 0x01
   1b9de:	7a 81       	ldd	r23, Y+2	; 0x02
   1b9e0:	8b 81       	ldd	r24, Y+3	; 0x03
   1b9e2:	9c 81       	ldd	r25, Y+4	; 0x04
   1b9e4:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   1b9e8:	6b 01       	movw	r12, r22
   1b9ea:	7c 01       	movw	r14, r24
   1b9ec:	6d 81       	ldd	r22, Y+5	; 0x05
   1b9ee:	7e 81       	ldd	r23, Y+6	; 0x06
   1b9f0:	8f 81       	ldd	r24, Y+7	; 0x07
   1b9f2:	98 85       	ldd	r25, Y+8	; 0x08
   1b9f4:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   1b9f8:	4b 01       	movw	r8, r22
   1b9fa:	5c 01       	movw	r10, r24
   1b9fc:	69 85       	ldd	r22, Y+9	; 0x09
   1b9fe:	7a 85       	ldd	r23, Y+10	; 0x0a
   1ba00:	8b 85       	ldd	r24, Y+11	; 0x0b
   1ba02:	9c 85       	ldd	r25, Y+12	; 0x0c
   1ba04:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   1ba08:	dc 01       	movw	r26, r24
   1ba0a:	cb 01       	movw	r24, r22
   1ba0c:	9c 01       	movw	r18, r24
   1ba0e:	ad 01       	movw	r20, r26
   1ba10:	c5 01       	movw	r24, r10
   1ba12:	b4 01       	movw	r22, r8
   1ba14:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   1ba18:	dc 01       	movw	r26, r24
   1ba1a:	cb 01       	movw	r24, r22
   1ba1c:	9c 01       	movw	r18, r24
   1ba1e:	ad 01       	movw	r20, r26
   1ba20:	c7 01       	movw	r24, r14
   1ba22:	b6 01       	movw	r22, r12
   1ba24:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1ba28:	dc 01       	movw	r26, r24
   1ba2a:	cb 01       	movw	r24, r22
   1ba2c:	8f 87       	std	Y+15, r24	; 0x0f
   1ba2e:	98 8b       	std	Y+16, r25	; 0x10
   1ba30:	a9 8b       	std	Y+17, r26	; 0x11
   1ba32:	ba 8b       	std	Y+18, r27	; 0x12

			if (isNeg) {
   1ba34:	8d 85       	ldd	r24, Y+13	; 0x0d
   1ba36:	88 23       	and	r24, r24
   1ba38:	49 f0       	breq	.+18     	; 0x1ba4c <myStringToFloat+0x278>
				fl = -fl;
   1ba3a:	8f 85       	ldd	r24, Y+15	; 0x0f
   1ba3c:	98 89       	ldd	r25, Y+16	; 0x10
   1ba3e:	a9 89       	ldd	r26, Y+17	; 0x11
   1ba40:	ba 89       	ldd	r27, Y+18	; 0x12
   1ba42:	b0 58       	subi	r27, 0x80	; 128
   1ba44:	8f 87       	std	Y+15, r24	; 0x0f
   1ba46:	98 8b       	std	Y+16, r25	; 0x10
   1ba48:	a9 8b       	std	Y+17, r26	; 0x11
   1ba4a:	ba 8b       	std	Y+18, r27	; 0x12
			}
			*out = fl;
   1ba4c:	29 8d       	ldd	r18, Y+25	; 0x19
   1ba4e:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1ba50:	8f 85       	ldd	r24, Y+15	; 0x0f
   1ba52:	98 89       	ldd	r25, Y+16	; 0x10
   1ba54:	a9 89       	ldd	r26, Y+17	; 0x11
   1ba56:	ba 89       	ldd	r27, Y+18	; 0x12
   1ba58:	f9 01       	movw	r30, r18
   1ba5a:	80 83       	st	Z, r24
   1ba5c:	91 83       	std	Z+1, r25	; 0x01
   1ba5e:	a2 83       	std	Z+2, r26	; 0x02
   1ba60:	b3 83       	std	Z+3, r27	; 0x03
		}
	}
	return ptr - start;
   1ba62:	2f 89       	ldd	r18, Y+23	; 0x17
   1ba64:	38 8d       	ldd	r19, Y+24	; 0x18
   1ba66:	8b 89       	ldd	r24, Y+19	; 0x13
   1ba68:	9c 89       	ldd	r25, Y+20	; 0x14
   1ba6a:	a9 01       	movw	r20, r18
   1ba6c:	48 1b       	sub	r20, r24
   1ba6e:	59 0b       	sbc	r21, r25
   1ba70:	ca 01       	movw	r24, r20
}
   1ba72:	6a 96       	adiw	r28, 0x1a	; 26
   1ba74:	cd bf       	out	0x3d, r28	; 61
   1ba76:	de bf       	out	0x3e, r29	; 62
   1ba78:	df 91       	pop	r29
   1ba7a:	cf 91       	pop	r28
   1ba7c:	ff 90       	pop	r15
   1ba7e:	ef 90       	pop	r14
   1ba80:	df 90       	pop	r13
   1ba82:	cf 90       	pop	r12
   1ba84:	bf 90       	pop	r11
   1ba86:	af 90       	pop	r10
   1ba88:	9f 90       	pop	r9
   1ba8a:	8f 90       	pop	r8
   1ba8c:	08 95       	ret

0001ba8e <myStringToVar>:

int myStringToVar(char *str, uint32_t format, float out_f[], long out_l[], int out_i[])
{
   1ba8e:	ef 92       	push	r14
   1ba90:	ff 92       	push	r15
   1ba92:	0f 93       	push	r16
   1ba94:	1f 93       	push	r17
   1ba96:	cf 93       	push	r28
   1ba98:	df 93       	push	r29
   1ba9a:	cd b7       	in	r28, 0x3d	; 61
   1ba9c:	de b7       	in	r29, 0x3e	; 62
   1ba9e:	65 97       	sbiw	r28, 0x15	; 21
   1baa0:	cd bf       	out	0x3d, r28	; 61
   1baa2:	de bf       	out	0x3e, r29	; 62
   1baa4:	8a 87       	std	Y+10, r24	; 0x0a
   1baa6:	9b 87       	std	Y+11, r25	; 0x0b
   1baa8:	4c 87       	std	Y+12, r20	; 0x0c
   1baaa:	5d 87       	std	Y+13, r21	; 0x0d
   1baac:	6e 87       	std	Y+14, r22	; 0x0e
   1baae:	7f 87       	std	Y+15, r23	; 0x0f
   1bab0:	28 8b       	std	Y+16, r18	; 0x10
   1bab2:	39 8b       	std	Y+17, r19	; 0x11
   1bab4:	0a 8b       	std	Y+18, r16	; 0x12
   1bab6:	1b 8b       	std	Y+19, r17	; 0x13
   1bab8:	ec 8a       	std	Y+20, r14	; 0x14
   1baba:	fd 8a       	std	Y+21, r15	; 0x15
	int ret = 0;
   1babc:	19 82       	std	Y+1, r1	; 0x01
   1babe:	1a 82       	std	Y+2, r1	; 0x02
	int idx = 0;
   1bac0:	1b 82       	std	Y+3, r1	; 0x03
   1bac2:	1c 82       	std	Y+4, r1	; 0x04

	uint8_t mode = format & 0x03;
   1bac4:	8c 85       	ldd	r24, Y+12	; 0x0c
   1bac6:	83 70       	andi	r24, 0x03	; 3
   1bac8:	8d 83       	std	Y+5, r24	; 0x05
	while (mode) {
   1baca:	99 c0       	rjmp	.+306    	; 0x1bbfe <myStringToVar+0x170>
		char* item = str + idx;
   1bacc:	8b 81       	ldd	r24, Y+3	; 0x03
   1bace:	9c 81       	ldd	r25, Y+4	; 0x04
   1bad0:	2a 85       	ldd	r18, Y+10	; 0x0a
   1bad2:	3b 85       	ldd	r19, Y+11	; 0x0b
   1bad4:	82 0f       	add	r24, r18
   1bad6:	93 1f       	adc	r25, r19
   1bad8:	8e 83       	std	Y+6, r24	; 0x06
   1bada:	9f 83       	std	Y+7, r25	; 0x07

		switch (mode) {
   1badc:	8d 81       	ldd	r24, Y+5	; 0x05
   1bade:	88 2f       	mov	r24, r24
   1bae0:	90 e0       	ldi	r25, 0x00	; 0
   1bae2:	82 30       	cpi	r24, 0x02	; 2
   1bae4:	91 05       	cpc	r25, r1
   1bae6:	11 f1       	breq	.+68     	; 0x1bb2c <myStringToVar+0x9e>
   1bae8:	83 30       	cpi	r24, 0x03	; 3
   1baea:	91 05       	cpc	r25, r1
   1baec:	d1 f1       	breq	.+116    	; 0x1bb62 <myStringToVar+0xd4>
   1baee:	01 97       	sbiw	r24, 0x01	; 1
   1baf0:	09 f0       	breq	.+2      	; 0x1baf4 <myStringToVar+0x66>
   1baf2:	4e c0       	rjmp	.+156    	; 0x1bb90 <myStringToVar+0x102>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
   1baf4:	88 89       	ldd	r24, Y+16	; 0x10
   1baf6:	99 89       	ldd	r25, Y+17	; 0x11
   1baf8:	89 2b       	or	r24, r25
   1bafa:	09 f4       	brne	.+2      	; 0x1bafe <myStringToVar+0x70>
   1bafc:	4c c0       	rjmp	.+152    	; 0x1bb96 <myStringToVar+0x108>
				*(out_f++) = atof(item);
   1bafe:	08 89       	ldd	r16, Y+16	; 0x10
   1bb00:	19 89       	ldd	r17, Y+17	; 0x11
   1bb02:	c8 01       	movw	r24, r16
   1bb04:	04 96       	adiw	r24, 0x04	; 4
   1bb06:	88 8b       	std	Y+16, r24	; 0x10
   1bb08:	99 8b       	std	Y+17, r25	; 0x11
   1bb0a:	8e 81       	ldd	r24, Y+6	; 0x06
   1bb0c:	9f 81       	ldd	r25, Y+7	; 0x07
   1bb0e:	0f 94 6c 32 	call	0x264d8	; 0x264d8 <atof>
   1bb12:	dc 01       	movw	r26, r24
   1bb14:	cb 01       	movw	r24, r22
   1bb16:	f8 01       	movw	r30, r16
   1bb18:	80 83       	st	Z, r24
   1bb1a:	91 83       	std	Z+1, r25	; 0x01
   1bb1c:	a2 83       	std	Z+2, r26	; 0x02
   1bb1e:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1bb20:	89 81       	ldd	r24, Y+1	; 0x01
   1bb22:	9a 81       	ldd	r25, Y+2	; 0x02
   1bb24:	01 96       	adiw	r24, 0x01	; 1
   1bb26:	89 83       	std	Y+1, r24	; 0x01
   1bb28:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1bb2a:	35 c0       	rjmp	.+106    	; 0x1bb96 <myStringToVar+0x108>

			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
   1bb2c:	8a 89       	ldd	r24, Y+18	; 0x12
   1bb2e:	9b 89       	ldd	r25, Y+19	; 0x13
   1bb30:	89 2b       	or	r24, r25
   1bb32:	99 f1       	breq	.+102    	; 0x1bb9a <myStringToVar+0x10c>
				*(out_l++) = atol(item);
   1bb34:	0a 89       	ldd	r16, Y+18	; 0x12
   1bb36:	1b 89       	ldd	r17, Y+19	; 0x13
   1bb38:	c8 01       	movw	r24, r16
   1bb3a:	04 96       	adiw	r24, 0x04	; 4
   1bb3c:	8a 8b       	std	Y+18, r24	; 0x12
   1bb3e:	9b 8b       	std	Y+19, r25	; 0x13
   1bb40:	8e 81       	ldd	r24, Y+6	; 0x06
   1bb42:	9f 81       	ldd	r25, Y+7	; 0x07
   1bb44:	0f 94 8c 32 	call	0x26518	; 0x26518 <atol>
   1bb48:	dc 01       	movw	r26, r24
   1bb4a:	cb 01       	movw	r24, r22
   1bb4c:	f8 01       	movw	r30, r16
   1bb4e:	80 83       	st	Z, r24
   1bb50:	91 83       	std	Z+1, r25	; 0x01
   1bb52:	a2 83       	std	Z+2, r26	; 0x02
   1bb54:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1bb56:	89 81       	ldd	r24, Y+1	; 0x01
   1bb58:	9a 81       	ldd	r25, Y+2	; 0x02
   1bb5a:	01 96       	adiw	r24, 0x01	; 1
   1bb5c:	89 83       	std	Y+1, r24	; 0x01
   1bb5e:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1bb60:	1c c0       	rjmp	.+56     	; 0x1bb9a <myStringToVar+0x10c>

			case MY_STRING_TO_VAR_INT:
			if (out_i) {
   1bb62:	8c 89       	ldd	r24, Y+20	; 0x14
   1bb64:	9d 89       	ldd	r25, Y+21	; 0x15
   1bb66:	89 2b       	or	r24, r25
   1bb68:	d1 f0       	breq	.+52     	; 0x1bb9e <myStringToVar+0x110>
				*(out_i++) = atoi(item);
   1bb6a:	0c 89       	ldd	r16, Y+20	; 0x14
   1bb6c:	1d 89       	ldd	r17, Y+21	; 0x15
   1bb6e:	c8 01       	movw	r24, r16
   1bb70:	02 96       	adiw	r24, 0x02	; 2
   1bb72:	8c 8b       	std	Y+20, r24	; 0x14
   1bb74:	9d 8b       	std	Y+21, r25	; 0x15
   1bb76:	8e 81       	ldd	r24, Y+6	; 0x06
   1bb78:	9f 81       	ldd	r25, Y+7	; 0x07
   1bb7a:	0f 94 6f 32 	call	0x264de	; 0x264de <atoi>
   1bb7e:	f8 01       	movw	r30, r16
   1bb80:	80 83       	st	Z, r24
   1bb82:	91 83       	std	Z+1, r25	; 0x01
				++ret;
   1bb84:	89 81       	ldd	r24, Y+1	; 0x01
   1bb86:	9a 81       	ldd	r25, Y+2	; 0x02
   1bb88:	01 96       	adiw	r24, 0x01	; 1
   1bb8a:	89 83       	std	Y+1, r24	; 0x01
   1bb8c:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1bb8e:	07 c0       	rjmp	.+14     	; 0x1bb9e <myStringToVar+0x110>

			default:
				return ret;
   1bb90:	89 81       	ldd	r24, Y+1	; 0x01
   1bb92:	9a 81       	ldd	r25, Y+2	; 0x02
   1bb94:	3c c0       	rjmp	.+120    	; 0x1bc0e <myStringToVar+0x180>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
				*(out_f++) = atof(item);
				++ret;
			}
			break;
   1bb96:	00 00       	nop
   1bb98:	03 c0       	rjmp	.+6      	; 0x1bba0 <myStringToVar+0x112>
			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
				*(out_l++) = atol(item);
				++ret;
			}
			break;
   1bb9a:	00 00       	nop
   1bb9c:	01 c0       	rjmp	.+2      	; 0x1bba0 <myStringToVar+0x112>
			case MY_STRING_TO_VAR_INT:
			if (out_i) {
				*(out_i++) = atoi(item);
				++ret;
			}
			break;
   1bb9e:	00 00       	nop
			default:
				return ret;
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
   1bba0:	8e 81       	ldd	r24, Y+6	; 0x06
   1bba2:	9f 81       	ldd	r25, Y+7	; 0x07
   1bba4:	6c e2       	ldi	r22, 0x2C	; 44
   1bba6:	70 e0       	ldi	r23, 0x00	; 0
   1bba8:	0f 94 12 34 	call	0x26824	; 0x26824 <strchr>
   1bbac:	88 87       	std	Y+8, r24	; 0x08
   1bbae:	99 87       	std	Y+9, r25	; 0x09
		if (!next) {
   1bbb0:	88 85       	ldd	r24, Y+8	; 0x08
   1bbb2:	99 85       	ldd	r25, Y+9	; 0x09
   1bbb4:	89 2b       	or	r24, r25
   1bbb6:	41 f1       	breq	.+80     	; 0x1bc08 <myStringToVar+0x17a>
			break;
		}
		idx += 1 + next - item;
   1bbb8:	88 85       	ldd	r24, Y+8	; 0x08
   1bbba:	99 85       	ldd	r25, Y+9	; 0x09
   1bbbc:	01 96       	adiw	r24, 0x01	; 1
   1bbbe:	9c 01       	movw	r18, r24
   1bbc0:	8e 81       	ldd	r24, Y+6	; 0x06
   1bbc2:	9f 81       	ldd	r25, Y+7	; 0x07
   1bbc4:	a9 01       	movw	r20, r18
   1bbc6:	48 1b       	sub	r20, r24
   1bbc8:	59 0b       	sbc	r21, r25
   1bbca:	ca 01       	movw	r24, r20
   1bbcc:	2b 81       	ldd	r18, Y+3	; 0x03
   1bbce:	3c 81       	ldd	r19, Y+4	; 0x04
   1bbd0:	82 0f       	add	r24, r18
   1bbd2:	93 1f       	adc	r25, r19
   1bbd4:	8b 83       	std	Y+3, r24	; 0x03
   1bbd6:	9c 83       	std	Y+4, r25	; 0x04

		format >>= 2;
   1bbd8:	8c 85       	ldd	r24, Y+12	; 0x0c
   1bbda:	9d 85       	ldd	r25, Y+13	; 0x0d
   1bbdc:	ae 85       	ldd	r26, Y+14	; 0x0e
   1bbde:	bf 85       	ldd	r27, Y+15	; 0x0f
   1bbe0:	b6 95       	lsr	r27
   1bbe2:	a7 95       	ror	r26
   1bbe4:	97 95       	ror	r25
   1bbe6:	87 95       	ror	r24
   1bbe8:	b6 95       	lsr	r27
   1bbea:	a7 95       	ror	r26
   1bbec:	97 95       	ror	r25
   1bbee:	87 95       	ror	r24
   1bbf0:	8c 87       	std	Y+12, r24	; 0x0c
   1bbf2:	9d 87       	std	Y+13, r25	; 0x0d
   1bbf4:	ae 87       	std	Y+14, r26	; 0x0e
   1bbf6:	bf 87       	std	Y+15, r27	; 0x0f
		mode = format & 0x03;
   1bbf8:	8c 85       	ldd	r24, Y+12	; 0x0c
   1bbfa:	83 70       	andi	r24, 0x03	; 3
   1bbfc:	8d 83       	std	Y+5, r24	; 0x05
{
	int ret = 0;
	int idx = 0;

	uint8_t mode = format & 0x03;
	while (mode) {
   1bbfe:	8d 81       	ldd	r24, Y+5	; 0x05
   1bc00:	88 23       	and	r24, r24
   1bc02:	09 f0       	breq	.+2      	; 0x1bc06 <myStringToVar+0x178>
   1bc04:	63 cf       	rjmp	.-314    	; 0x1bacc <myStringToVar+0x3e>
   1bc06:	01 c0       	rjmp	.+2      	; 0x1bc0a <myStringToVar+0x17c>
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
		if (!next) {
			break;
   1bc08:	00 00       	nop

		format >>= 2;
		mode = format & 0x03;
	}

	return ret;
   1bc0a:	89 81       	ldd	r24, Y+1	; 0x01
   1bc0c:	9a 81       	ldd	r25, Y+2	; 0x02
}
   1bc0e:	65 96       	adiw	r28, 0x15	; 21
   1bc10:	cd bf       	out	0x3d, r28	; 61
   1bc12:	de bf       	out	0x3e, r29	; 62
   1bc14:	df 91       	pop	r29
   1bc16:	cf 91       	pop	r28
   1bc18:	1f 91       	pop	r17
   1bc1a:	0f 91       	pop	r16
   1bc1c:	ff 90       	pop	r15
   1bc1e:	ef 90       	pop	r14
   1bc20:	08 95       	ret

0001bc22 <adc_app_enable>:


void adc_app_enable(bool enable)
{
   1bc22:	cf 93       	push	r28
   1bc24:	df 93       	push	r29
   1bc26:	1f 92       	push	r1
   1bc28:	cd b7       	in	r28, 0x3d	; 61
   1bc2a:	de b7       	in	r29, 0x3e	; 62
   1bc2c:	89 83       	std	Y+1, r24	; 0x01
	if (g_adc_enabled != enable) {
   1bc2e:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   1bc32:	89 81       	ldd	r24, Y+1	; 0x01
   1bc34:	98 17       	cp	r25, r24
   1bc36:	a1 f0       	breq	.+40     	; 0x1bc60 <adc_app_enable+0x3e>
		if (enable) {
   1bc38:	89 81       	ldd	r24, Y+1	; 0x01
   1bc3a:	88 23       	and	r24, r24
   1bc3c:	49 f0       	breq	.+18     	; 0x1bc50 <adc_app_enable+0x2e>
			tc_init();
   1bc3e:	0e 94 cc f5 	call	0x1eb98	; 0x1eb98 <tc_init>
			adc_init();
   1bc42:	0e 94 3d f8 	call	0x1f07a	; 0x1f07a <adc_init>

			tc_start();
   1bc46:	0e 94 51 f6 	call	0x1eca2	; 0x1eca2 <tc_start>
			adc_start();
   1bc4a:	0e 94 b0 f9 	call	0x1f360	; 0x1f360 <adc_start>
   1bc4e:	02 c0       	rjmp	.+4      	; 0x1bc54 <adc_app_enable+0x32>

		} else {
			adc_stop();
   1bc50:	0e 94 c0 f9 	call	0x1f380	; 0x1f380 <adc_stop>
		}

		/* each of it is atomic */
		{
			g_adc_enabled = enable;
   1bc54:	89 81       	ldd	r24, Y+1	; 0x01
   1bc56:	80 93 0f 20 	sts	0x200F, r24	; 0x80200f <g_adc_enabled>
			g_twi2_lcd_repaint = true;
   1bc5a:	81 e0       	ldi	r24, 0x01	; 1
   1bc5c:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <g_twi2_lcd_repaint>
		}
	}
}
   1bc60:	00 00       	nop
   1bc62:	0f 90       	pop	r0
   1bc64:	df 91       	pop	r29
   1bc66:	cf 91       	pop	r28
   1bc68:	08 95       	ret

0001bc6a <aprs_num_update>:

void aprs_num_update(uint8_t mode)
{
   1bc6a:	cf 93       	push	r28
   1bc6c:	df 93       	push	r29
   1bc6e:	1f 92       	push	r1
   1bc70:	cd b7       	in	r28, 0x3d	; 61
   1bc72:	de b7       	in	r29, 0x3e	; 62
   1bc74:	89 83       	std	Y+1, r24	; 0x01
	if (mode != APRS_MODE__OFF) {
   1bc76:	89 81       	ldd	r24, Y+1	; 0x01
   1bc78:	88 23       	and	r24, r24
   1bc7a:	11 f0       	breq	.+4      	; 0x1bc80 <aprs_num_update+0x16>
		mode = APRS_MODE__ON;
   1bc7c:	81 e0       	ldi	r24, 0x01	; 1
   1bc7e:	89 83       	std	Y+1, r24	; 0x01
	}

	g_aprs_mode = mode;
   1bc80:	89 81       	ldd	r24, Y+1	; 0x01
   1bc82:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <g_aprs_mode>
	save_globals(EEPROM_SAVE_BF__APRS);
   1bc86:	80 e0       	ldi	r24, 0x00	; 0
   1bc88:	91 e0       	ldi	r25, 0x01	; 1
   1bc8a:	67 da       	rcall	.-2866   	; 0x1b15a <save_globals>
}
   1bc8c:	00 00       	nop
   1bc8e:	0f 90       	pop	r0
   1bc90:	df 91       	pop	r29
   1bc92:	cf 91       	pop	r28
   1bc94:	08 95       	ret

0001bc96 <aprs_call_update>:

void aprs_call_update(const char call[])
{
   1bc96:	0f 93       	push	r16
   1bc98:	1f 93       	push	r17
   1bc9a:	cf 93       	push	r28
   1bc9c:	df 93       	push	r29
   1bc9e:	00 d0       	rcall	.+0      	; 0x1bca0 <aprs_call_update+0xa>
   1bca0:	cd b7       	in	r28, 0x3d	; 61
   1bca2:	de b7       	in	r29, 0x3e	; 62
   1bca4:	8a 83       	std	Y+2, r24	; 0x02
   1bca6:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t idx = 0;
   1bca8:	19 82       	std	Y+1, r1	; 0x01

	if (!call) {
   1bcaa:	8a 81       	ldd	r24, Y+2	; 0x02
   1bcac:	9b 81       	ldd	r25, Y+3	; 0x03
   1bcae:	89 2b       	or	r24, r25
   1bcb0:	59 f4       	brne	.+22     	; 0x1bcc8 <aprs_call_update+0x32>
		g_aprs_source_callsign[idx++] = 0;
   1bcb2:	89 81       	ldd	r24, Y+1	; 0x01
   1bcb4:	91 e0       	ldi	r25, 0x01	; 1
   1bcb6:	98 0f       	add	r25, r24
   1bcb8:	99 83       	std	Y+1, r25	; 0x01
   1bcba:	88 2f       	mov	r24, r24
   1bcbc:	90 e0       	ldi	r25, 0x00	; 0
   1bcbe:	8e 5e       	subi	r24, 0xEE	; 238
   1bcc0:	99 4d       	sbci	r25, 0xD9	; 217
   1bcc2:	fc 01       	movw	r30, r24
   1bcc4:	10 82       	st	Z, r1
   1bcc6:	78 c0       	rjmp	.+240    	; 0x1bdb8 <aprs_call_update+0x122>

	} else if (strlen(call) < sizeof(g_aprs_source_callsign)) {
   1bcc8:	8a 81       	ldd	r24, Y+2	; 0x02
   1bcca:	9b 81       	ldd	r25, Y+3	; 0x03
   1bccc:	0f 94 1d 34 	call	0x2683a	; 0x2683a <strlen>
   1bcd0:	0c 97       	sbiw	r24, 0x0c	; 12
   1bcd2:	08 f0       	brcs	.+2      	; 0x1bcd6 <aprs_call_update+0x40>
   1bcd4:	64 c0       	rjmp	.+200    	; 0x1bd9e <aprs_call_update+0x108>
		for (; idx < (sizeof(g_aprs_source_callsign) - 1); idx++) {
   1bcd6:	5e c0       	rjmp	.+188    	; 0x1bd94 <aprs_call_update+0xfe>
			if (((('/' <= call[idx]) && (call[idx]) <= '9')) || (('A' <= toupper(call[idx])) && (toupper(call[idx]) <= 'Z'))) {
   1bcd8:	89 81       	ldd	r24, Y+1	; 0x01
   1bcda:	88 2f       	mov	r24, r24
   1bcdc:	90 e0       	ldi	r25, 0x00	; 0
   1bcde:	2a 81       	ldd	r18, Y+2	; 0x02
   1bce0:	3b 81       	ldd	r19, Y+3	; 0x03
   1bce2:	82 0f       	add	r24, r18
   1bce4:	93 1f       	adc	r25, r19
   1bce6:	fc 01       	movw	r30, r24
   1bce8:	80 81       	ld	r24, Z
   1bcea:	8f 32       	cpi	r24, 0x2F	; 47
   1bcec:	5c f0       	brlt	.+22     	; 0x1bd04 <aprs_call_update+0x6e>
   1bcee:	89 81       	ldd	r24, Y+1	; 0x01
   1bcf0:	88 2f       	mov	r24, r24
   1bcf2:	90 e0       	ldi	r25, 0x00	; 0
   1bcf4:	2a 81       	ldd	r18, Y+2	; 0x02
   1bcf6:	3b 81       	ldd	r19, Y+3	; 0x03
   1bcf8:	82 0f       	add	r24, r18
   1bcfa:	93 1f       	adc	r25, r19
   1bcfc:	fc 01       	movw	r30, r24
   1bcfe:	80 81       	ld	r24, Z
   1bd00:	8a 33       	cpi	r24, 0x3A	; 58
   1bd02:	14 f1       	brlt	.+68     	; 0x1bd48 <aprs_call_update+0xb2>
   1bd04:	89 81       	ldd	r24, Y+1	; 0x01
   1bd06:	88 2f       	mov	r24, r24
   1bd08:	90 e0       	ldi	r25, 0x00	; 0
   1bd0a:	2a 81       	ldd	r18, Y+2	; 0x02
   1bd0c:	3b 81       	ldd	r19, Y+3	; 0x03
   1bd0e:	82 0f       	add	r24, r18
   1bd10:	93 1f       	adc	r25, r19
   1bd12:	fc 01       	movw	r30, r24
   1bd14:	80 81       	ld	r24, Z
   1bd16:	08 2e       	mov	r0, r24
   1bd18:	00 0c       	add	r0, r0
   1bd1a:	99 0b       	sbc	r25, r25
   1bd1c:	0f 94 92 33 	call	0x26724	; 0x26724 <toupper>
   1bd20:	81 34       	cpi	r24, 0x41	; 65
   1bd22:	91 05       	cpc	r25, r1
   1bd24:	64 f1       	brlt	.+88     	; 0x1bd7e <aprs_call_update+0xe8>
   1bd26:	89 81       	ldd	r24, Y+1	; 0x01
   1bd28:	88 2f       	mov	r24, r24
   1bd2a:	90 e0       	ldi	r25, 0x00	; 0
   1bd2c:	2a 81       	ldd	r18, Y+2	; 0x02
   1bd2e:	3b 81       	ldd	r19, Y+3	; 0x03
   1bd30:	82 0f       	add	r24, r18
   1bd32:	93 1f       	adc	r25, r19
   1bd34:	fc 01       	movw	r30, r24
   1bd36:	80 81       	ld	r24, Z
   1bd38:	08 2e       	mov	r0, r24
   1bd3a:	00 0c       	add	r0, r0
   1bd3c:	99 0b       	sbc	r25, r25
   1bd3e:	0f 94 92 33 	call	0x26724	; 0x26724 <toupper>
   1bd42:	8b 35       	cpi	r24, 0x5B	; 91
   1bd44:	91 05       	cpc	r25, r1
   1bd46:	dc f4       	brge	.+54     	; 0x1bd7e <aprs_call_update+0xe8>
				g_aprs_source_callsign[idx] = (char) toupper(call[idx]);
   1bd48:	89 81       	ldd	r24, Y+1	; 0x01
   1bd4a:	08 2f       	mov	r16, r24
   1bd4c:	10 e0       	ldi	r17, 0x00	; 0
   1bd4e:	89 81       	ldd	r24, Y+1	; 0x01
   1bd50:	88 2f       	mov	r24, r24
   1bd52:	90 e0       	ldi	r25, 0x00	; 0
   1bd54:	2a 81       	ldd	r18, Y+2	; 0x02
   1bd56:	3b 81       	ldd	r19, Y+3	; 0x03
   1bd58:	82 0f       	add	r24, r18
   1bd5a:	93 1f       	adc	r25, r19
   1bd5c:	fc 01       	movw	r30, r24
   1bd5e:	80 81       	ld	r24, Z
   1bd60:	08 2e       	mov	r0, r24
   1bd62:	00 0c       	add	r0, r0
   1bd64:	99 0b       	sbc	r25, r25
   1bd66:	0f 94 92 33 	call	0x26724	; 0x26724 <toupper>
   1bd6a:	28 2f       	mov	r18, r24
   1bd6c:	c8 01       	movw	r24, r16
   1bd6e:	8e 5e       	subi	r24, 0xEE	; 238
   1bd70:	99 4d       	sbci	r25, 0xD9	; 217
   1bd72:	fc 01       	movw	r30, r24
   1bd74:	20 83       	st	Z, r18

	if (!call) {
		g_aprs_source_callsign[idx++] = 0;

	} else if (strlen(call) < sizeof(g_aprs_source_callsign)) {
		for (; idx < (sizeof(g_aprs_source_callsign) - 1); idx++) {
   1bd76:	89 81       	ldd	r24, Y+1	; 0x01
   1bd78:	8f 5f       	subi	r24, 0xFF	; 255
   1bd7a:	89 83       	std	Y+1, r24	; 0x01
   1bd7c:	0b c0       	rjmp	.+22     	; 0x1bd94 <aprs_call_update+0xfe>
			if (((('/' <= call[idx]) && (call[idx]) <= '9')) || (('A' <= toupper(call[idx])) && (toupper(call[idx]) <= 'Z'))) {
				g_aprs_source_callsign[idx] = (char) toupper(call[idx]);
			} else {
				g_aprs_source_callsign[idx++] = 0;
   1bd7e:	89 81       	ldd	r24, Y+1	; 0x01
   1bd80:	91 e0       	ldi	r25, 0x01	; 1
   1bd82:	98 0f       	add	r25, r24
   1bd84:	99 83       	std	Y+1, r25	; 0x01
   1bd86:	88 2f       	mov	r24, r24
   1bd88:	90 e0       	ldi	r25, 0x00	; 0
   1bd8a:	8e 5e       	subi	r24, 0xEE	; 238
   1bd8c:	99 4d       	sbci	r25, 0xD9	; 217
   1bd8e:	fc 01       	movw	r30, r24
   1bd90:	10 82       	st	Z, r1
				break;
   1bd92:	07 c0       	rjmp	.+14     	; 0x1bda2 <aprs_call_update+0x10c>

	if (!call) {
		g_aprs_source_callsign[idx++] = 0;

	} else if (strlen(call) < sizeof(g_aprs_source_callsign)) {
		for (; idx < (sizeof(g_aprs_source_callsign) - 1); idx++) {
   1bd94:	89 81       	ldd	r24, Y+1	; 0x01
   1bd96:	8b 30       	cpi	r24, 0x0B	; 11
   1bd98:	08 f4       	brcc	.+2      	; 0x1bd9c <aprs_call_update+0x106>
   1bd9a:	9e cf       	rjmp	.-196    	; 0x1bcd8 <aprs_call_update+0x42>
   1bd9c:	0d c0       	rjmp	.+26     	; 0x1bdb8 <aprs_call_update+0x122>
				break;
			}
		}

	} else {
		g_aprs_source_callsign[0] = 0;
   1bd9e:	10 92 12 26 	sts	0x2612, r1	; 0x802612 <g_aprs_source_callsign>
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_source_callsign)) {
   1bda2:	0a c0       	rjmp	.+20     	; 0x1bdb8 <aprs_call_update+0x122>
		g_aprs_source_callsign[idx++] = 0;
   1bda4:	89 81       	ldd	r24, Y+1	; 0x01
   1bda6:	91 e0       	ldi	r25, 0x01	; 1
   1bda8:	98 0f       	add	r25, r24
   1bdaa:	99 83       	std	Y+1, r25	; 0x01
   1bdac:	88 2f       	mov	r24, r24
   1bdae:	90 e0       	ldi	r25, 0x00	; 0
   1bdb0:	8e 5e       	subi	r24, 0xEE	; 238
   1bdb2:	99 4d       	sbci	r25, 0xD9	; 217
   1bdb4:	fc 01       	movw	r30, r24
   1bdb6:	10 82       	st	Z, r1
	} else {
		g_aprs_source_callsign[0] = 0;
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_source_callsign)) {
   1bdb8:	89 81       	ldd	r24, Y+1	; 0x01
   1bdba:	8c 30       	cpi	r24, 0x0C	; 12
   1bdbc:	98 f3       	brcs	.-26     	; 0x1bda4 <aprs_call_update+0x10e>
		g_aprs_source_callsign[idx++] = 0;
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1bdbe:	80 e0       	ldi	r24, 0x00	; 0
   1bdc0:	91 e0       	ldi	r25, 0x01	; 1
   1bdc2:	cb d9       	rcall	.-3178   	; 0x1b15a <save_globals>
}
   1bdc4:	00 00       	nop
   1bdc6:	23 96       	adiw	r28, 0x03	; 3
   1bdc8:	cd bf       	out	0x3d, r28	; 61
   1bdca:	de bf       	out	0x3e, r29	; 62
   1bdcc:	df 91       	pop	r29
   1bdce:	cf 91       	pop	r28
   1bdd0:	1f 91       	pop	r17
   1bdd2:	0f 91       	pop	r16
   1bdd4:	08 95       	ret

0001bdd6 <aprs_ssid_update>:

void aprs_ssid_update(const char ssid[])
{
   1bdd6:	cf 93       	push	r28
   1bdd8:	df 93       	push	r29
   1bdda:	1f 92       	push	r1
   1bddc:	1f 92       	push	r1
   1bdde:	cd b7       	in	r28, 0x3d	; 61
   1bde0:	de b7       	in	r29, 0x3e	; 62
   1bde2:	89 83       	std	Y+1, r24	; 0x01
   1bde4:	9a 83       	std	Y+2, r25	; 0x02
	g_aprs_source_ssid[0] = 0;
   1bde6:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <g_aprs_source_ssid>
	g_aprs_source_ssid[1] = 0;
   1bdea:	10 92 1f 26 	sts	0x261F, r1	; 0x80261f <g_aprs_source_ssid+0x1>
	g_aprs_source_ssid[2] = 0;
   1bdee:	10 92 20 26 	sts	0x2620, r1	; 0x802620 <g_aprs_source_ssid+0x2>
	g_aprs_source_ssid[3] = 0;
   1bdf2:	10 92 21 26 	sts	0x2621, r1	; 0x802621 <g_aprs_source_ssid+0x3>

	if (!ssid) {
   1bdf6:	89 81       	ldd	r24, Y+1	; 0x01
   1bdf8:	9a 81       	ldd	r25, Y+2	; 0x02
   1bdfa:	89 2b       	or	r24, r25
   1bdfc:	09 f4       	brne	.+2      	; 0x1be00 <aprs_ssid_update+0x2a>
   1bdfe:	57 c0       	rjmp	.+174    	; 0x1beae <aprs_ssid_update+0xd8>
		return;

	} else if (ssid[0] == '-') {
   1be00:	89 81       	ldd	r24, Y+1	; 0x01
   1be02:	9a 81       	ldd	r25, Y+2	; 0x02
   1be04:	fc 01       	movw	r30, r24
   1be06:	80 81       	ld	r24, Z
   1be08:	8d 32       	cpi	r24, 0x2D	; 45
   1be0a:	49 f5       	brne	.+82     	; 0x1be5e <aprs_ssid_update+0x88>
		g_aprs_source_ssid[0] = ssid[0];
   1be0c:	89 81       	ldd	r24, Y+1	; 0x01
   1be0e:	9a 81       	ldd	r25, Y+2	; 0x02
   1be10:	fc 01       	movw	r30, r24
   1be12:	80 81       	ld	r24, Z
   1be14:	80 93 1e 26 	sts	0x261E, r24	; 0x80261e <g_aprs_source_ssid>
		if (isdigit(ssid[1])) {
   1be18:	89 81       	ldd	r24, Y+1	; 0x01
   1be1a:	9a 81       	ldd	r25, Y+2	; 0x02
   1be1c:	01 96       	adiw	r24, 0x01	; 1
   1be1e:	fc 01       	movw	r30, r24
   1be20:	80 81       	ld	r24, Z
   1be22:	08 2e       	mov	r0, r24
   1be24:	00 0c       	add	r0, r0
   1be26:	99 0b       	sbc	r25, r25
   1be28:	c0 97       	sbiw	r24, 0x30	; 48
   1be2a:	0a 97       	sbiw	r24, 0x0a	; 10
   1be2c:	e0 f5       	brcc	.+120    	; 0x1bea6 <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[1] = ssid[1];
   1be2e:	89 81       	ldd	r24, Y+1	; 0x01
   1be30:	9a 81       	ldd	r25, Y+2	; 0x02
   1be32:	fc 01       	movw	r30, r24
   1be34:	81 81       	ldd	r24, Z+1	; 0x01
   1be36:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[2])) {
   1be3a:	89 81       	ldd	r24, Y+1	; 0x01
   1be3c:	9a 81       	ldd	r25, Y+2	; 0x02
   1be3e:	02 96       	adiw	r24, 0x02	; 2
   1be40:	fc 01       	movw	r30, r24
   1be42:	80 81       	ld	r24, Z
   1be44:	08 2e       	mov	r0, r24
   1be46:	00 0c       	add	r0, r0
   1be48:	99 0b       	sbc	r25, r25
   1be4a:	c0 97       	sbiw	r24, 0x30	; 48
   1be4c:	0a 97       	sbiw	r24, 0x0a	; 10
   1be4e:	58 f5       	brcc	.+86     	; 0x1bea6 <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[2];
   1be50:	89 81       	ldd	r24, Y+1	; 0x01
   1be52:	9a 81       	ldd	r25, Y+2	; 0x02
   1be54:	fc 01       	movw	r30, r24
   1be56:	82 81       	ldd	r24, Z+2	; 0x02
   1be58:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <g_aprs_source_ssid+0x2>
   1be5c:	24 c0       	rjmp	.+72     	; 0x1bea6 <aprs_ssid_update+0xd0>
			}
		}

	} else {
		if (isdigit(ssid[0])) {
   1be5e:	89 81       	ldd	r24, Y+1	; 0x01
   1be60:	9a 81       	ldd	r25, Y+2	; 0x02
   1be62:	fc 01       	movw	r30, r24
   1be64:	80 81       	ld	r24, Z
   1be66:	08 2e       	mov	r0, r24
   1be68:	00 0c       	add	r0, r0
   1be6a:	99 0b       	sbc	r25, r25
   1be6c:	c0 97       	sbiw	r24, 0x30	; 48
   1be6e:	0a 97       	sbiw	r24, 0x0a	; 10
   1be70:	d0 f4       	brcc	.+52     	; 0x1bea6 <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[0] = '-';
   1be72:	8d e2       	ldi	r24, 0x2D	; 45
   1be74:	80 93 1e 26 	sts	0x261E, r24	; 0x80261e <g_aprs_source_ssid>
			g_aprs_source_ssid[1] = ssid[0];
   1be78:	89 81       	ldd	r24, Y+1	; 0x01
   1be7a:	9a 81       	ldd	r25, Y+2	; 0x02
   1be7c:	fc 01       	movw	r30, r24
   1be7e:	80 81       	ld	r24, Z
   1be80:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[1])) {
   1be84:	89 81       	ldd	r24, Y+1	; 0x01
   1be86:	9a 81       	ldd	r25, Y+2	; 0x02
   1be88:	01 96       	adiw	r24, 0x01	; 1
   1be8a:	fc 01       	movw	r30, r24
   1be8c:	80 81       	ld	r24, Z
   1be8e:	08 2e       	mov	r0, r24
   1be90:	00 0c       	add	r0, r0
   1be92:	99 0b       	sbc	r25, r25
   1be94:	c0 97       	sbiw	r24, 0x30	; 48
   1be96:	0a 97       	sbiw	r24, 0x0a	; 10
   1be98:	30 f4       	brcc	.+12     	; 0x1bea6 <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[1];
   1be9a:	89 81       	ldd	r24, Y+1	; 0x01
   1be9c:	9a 81       	ldd	r25, Y+2	; 0x02
   1be9e:	fc 01       	movw	r30, r24
   1bea0:	81 81       	ldd	r24, Z+1	; 0x01
   1bea2:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <g_aprs_source_ssid+0x2>
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1bea6:	80 e0       	ldi	r24, 0x00	; 0
   1bea8:	91 e0       	ldi	r25, 0x01	; 1
   1beaa:	57 d9       	rcall	.-3410   	; 0x1b15a <save_globals>
   1beac:	01 c0       	rjmp	.+2      	; 0x1beb0 <aprs_ssid_update+0xda>
	g_aprs_source_ssid[1] = 0;
	g_aprs_source_ssid[2] = 0;
	g_aprs_source_ssid[3] = 0;

	if (!ssid) {
		return;
   1beae:	00 00       	nop
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
}
   1beb0:	0f 90       	pop	r0
   1beb2:	0f 90       	pop	r0
   1beb4:	df 91       	pop	r29
   1beb6:	cf 91       	pop	r28
   1beb8:	08 95       	ret

0001beba <aprs_user_update>:

void aprs_user_update(const char user[])
{
   1beba:	cf 93       	push	r28
   1bebc:	df 93       	push	r29
   1bebe:	00 d0       	rcall	.+0      	; 0x1bec0 <aprs_user_update+0x6>
   1bec0:	cd b7       	in	r28, 0x3d	; 61
   1bec2:	de b7       	in	r29, 0x3e	; 62
   1bec4:	8a 83       	std	Y+2, r24	; 0x02
   1bec6:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t idx = 0;
   1bec8:	19 82       	std	Y+1, r1	; 0x01

	if (!user) {
   1beca:	8a 81       	ldd	r24, Y+2	; 0x02
   1becc:	9b 81       	ldd	r25, Y+3	; 0x03
   1bece:	89 2b       	or	r24, r25
   1bed0:	59 f4       	brne	.+22     	; 0x1bee8 <aprs_user_update+0x2e>
		g_aprs_login_user[idx++] = 0;
   1bed2:	89 81       	ldd	r24, Y+1	; 0x01
   1bed4:	91 e0       	ldi	r25, 0x01	; 1
   1bed6:	98 0f       	add	r25, r24
   1bed8:	99 83       	std	Y+1, r25	; 0x01
   1beda:	88 2f       	mov	r24, r24
   1bedc:	90 e0       	ldi	r25, 0x00	; 0
   1bede:	8e 5d       	subi	r24, 0xDE	; 222
   1bee0:	99 4d       	sbci	r25, 0xD9	; 217
   1bee2:	fc 01       	movw	r30, r24
   1bee4:	10 82       	st	Z, r1
   1bee6:	42 c0       	rjmp	.+132    	; 0x1bf6c <aprs_user_update+0xb2>

	} else if (strlen(user) < sizeof(g_aprs_login_user)) {
   1bee8:	8a 81       	ldd	r24, Y+2	; 0x02
   1beea:	9b 81       	ldd	r25, Y+3	; 0x03
   1beec:	0f 94 1d 34 	call	0x2683a	; 0x2683a <strlen>
   1bef0:	0a 97       	sbiw	r24, 0x0a	; 10
   1bef2:	78 f5       	brcc	.+94     	; 0x1bf52 <aprs_user_update+0x98>
		for (; idx < (sizeof(g_aprs_login_user) - 1); idx++) {
   1bef4:	2a c0       	rjmp	.+84     	; 0x1bf4a <aprs_user_update+0x90>
			if (0x20 <= user[idx]) {
   1bef6:	89 81       	ldd	r24, Y+1	; 0x01
   1bef8:	88 2f       	mov	r24, r24
   1befa:	90 e0       	ldi	r25, 0x00	; 0
   1befc:	2a 81       	ldd	r18, Y+2	; 0x02
   1befe:	3b 81       	ldd	r19, Y+3	; 0x03
   1bf00:	82 0f       	add	r24, r18
   1bf02:	93 1f       	adc	r25, r19
   1bf04:	fc 01       	movw	r30, r24
   1bf06:	80 81       	ld	r24, Z
   1bf08:	80 32       	cpi	r24, 0x20	; 32
   1bf0a:	8c f0       	brlt	.+34     	; 0x1bf2e <aprs_user_update+0x74>
				g_aprs_login_user[idx] = (char)user[idx];
   1bf0c:	89 81       	ldd	r24, Y+1	; 0x01
   1bf0e:	88 2f       	mov	r24, r24
   1bf10:	90 e0       	ldi	r25, 0x00	; 0
   1bf12:	29 81       	ldd	r18, Y+1	; 0x01
   1bf14:	22 2f       	mov	r18, r18
   1bf16:	30 e0       	ldi	r19, 0x00	; 0
   1bf18:	4a 81       	ldd	r20, Y+2	; 0x02
   1bf1a:	5b 81       	ldd	r21, Y+3	; 0x03
   1bf1c:	24 0f       	add	r18, r20
   1bf1e:	35 1f       	adc	r19, r21
   1bf20:	f9 01       	movw	r30, r18
   1bf22:	20 81       	ld	r18, Z
   1bf24:	8e 5d       	subi	r24, 0xDE	; 222
   1bf26:	99 4d       	sbci	r25, 0xD9	; 217
   1bf28:	fc 01       	movw	r30, r24
   1bf2a:	20 83       	st	Z, r18
   1bf2c:	0b c0       	rjmp	.+22     	; 0x1bf44 <aprs_user_update+0x8a>
			} else {
				g_aprs_login_user[idx++] = 0;
   1bf2e:	89 81       	ldd	r24, Y+1	; 0x01
   1bf30:	91 e0       	ldi	r25, 0x01	; 1
   1bf32:	98 0f       	add	r25, r24
   1bf34:	99 83       	std	Y+1, r25	; 0x01
   1bf36:	88 2f       	mov	r24, r24
   1bf38:	90 e0       	ldi	r25, 0x00	; 0
   1bf3a:	8e 5d       	subi	r24, 0xDE	; 222
   1bf3c:	99 4d       	sbci	r25, 0xD9	; 217
   1bf3e:	fc 01       	movw	r30, r24
   1bf40:	10 82       	st	Z, r1
				break;
   1bf42:	09 c0       	rjmp	.+18     	; 0x1bf56 <aprs_user_update+0x9c>

	if (!user) {
		g_aprs_login_user[idx++] = 0;

	} else if (strlen(user) < sizeof(g_aprs_login_user)) {
		for (; idx < (sizeof(g_aprs_login_user) - 1); idx++) {
   1bf44:	89 81       	ldd	r24, Y+1	; 0x01
   1bf46:	8f 5f       	subi	r24, 0xFF	; 255
   1bf48:	89 83       	std	Y+1, r24	; 0x01
   1bf4a:	89 81       	ldd	r24, Y+1	; 0x01
   1bf4c:	89 30       	cpi	r24, 0x09	; 9
   1bf4e:	98 f2       	brcs	.-90     	; 0x1bef6 <aprs_user_update+0x3c>
   1bf50:	0d c0       	rjmp	.+26     	; 0x1bf6c <aprs_user_update+0xb2>
				break;
			}
		}

	} else {
		g_aprs_login_user[0] = 0;
   1bf52:	10 92 22 26 	sts	0x2622, r1	; 0x802622 <g_aprs_login_user>
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_login_user)) {
   1bf56:	0a c0       	rjmp	.+20     	; 0x1bf6c <aprs_user_update+0xb2>
		g_aprs_login_user[idx++] = 0;
   1bf58:	89 81       	ldd	r24, Y+1	; 0x01
   1bf5a:	91 e0       	ldi	r25, 0x01	; 1
   1bf5c:	98 0f       	add	r25, r24
   1bf5e:	99 83       	std	Y+1, r25	; 0x01
   1bf60:	88 2f       	mov	r24, r24
   1bf62:	90 e0       	ldi	r25, 0x00	; 0
   1bf64:	8e 5d       	subi	r24, 0xDE	; 222
   1bf66:	99 4d       	sbci	r25, 0xD9	; 217
   1bf68:	fc 01       	movw	r30, r24
   1bf6a:	10 82       	st	Z, r1
	} else {
		g_aprs_login_user[0] = 0;
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_login_user)) {
   1bf6c:	89 81       	ldd	r24, Y+1	; 0x01
   1bf6e:	8a 30       	cpi	r24, 0x0A	; 10
   1bf70:	98 f3       	brcs	.-26     	; 0x1bf58 <aprs_user_update+0x9e>
		g_aprs_login_user[idx++] = 0;
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1bf72:	80 e0       	ldi	r24, 0x00	; 0
   1bf74:	91 e0       	ldi	r25, 0x01	; 1
   1bf76:	f1 d8       	rcall	.-3614   	; 0x1b15a <save_globals>
}
   1bf78:	00 00       	nop
   1bf7a:	23 96       	adiw	r28, 0x03	; 3
   1bf7c:	cd bf       	out	0x3d, r28	; 61
   1bf7e:	de bf       	out	0x3e, r29	; 62
   1bf80:	df 91       	pop	r29
   1bf82:	cf 91       	pop	r28
   1bf84:	08 95       	ret

0001bf86 <aprs_pwd_update>:

void aprs_pwd_update(const char pwd[])
{
   1bf86:	cf 93       	push	r28
   1bf88:	df 93       	push	r29
   1bf8a:	00 d0       	rcall	.+0      	; 0x1bf8c <aprs_pwd_update+0x6>
   1bf8c:	cd b7       	in	r28, 0x3d	; 61
   1bf8e:	de b7       	in	r29, 0x3e	; 62
   1bf90:	8a 83       	std	Y+2, r24	; 0x02
   1bf92:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t idx = 0;
   1bf94:	19 82       	std	Y+1, r1	; 0x01

	if (!pwd) {
   1bf96:	8a 81       	ldd	r24, Y+2	; 0x02
   1bf98:	9b 81       	ldd	r25, Y+3	; 0x03
   1bf9a:	89 2b       	or	r24, r25
   1bf9c:	59 f4       	brne	.+22     	; 0x1bfb4 <aprs_pwd_update+0x2e>
		g_aprs_login_pwd[idx++] = 0;
   1bf9e:	89 81       	ldd	r24, Y+1	; 0x01
   1bfa0:	91 e0       	ldi	r25, 0x01	; 1
   1bfa2:	98 0f       	add	r25, r24
   1bfa4:	99 83       	std	Y+1, r25	; 0x01
   1bfa6:	88 2f       	mov	r24, r24
   1bfa8:	90 e0       	ldi	r25, 0x00	; 0
   1bfaa:	84 5d       	subi	r24, 0xD4	; 212
   1bfac:	99 4d       	sbci	r25, 0xD9	; 217
   1bfae:	fc 01       	movw	r30, r24
   1bfb0:	10 82       	st	Z, r1
   1bfb2:	43 c0       	rjmp	.+134    	; 0x1c03a <aprs_pwd_update+0xb4>

	} else if ((strlen(pwd) - 1) < sizeof(g_aprs_login_pwd)) {
   1bfb4:	8a 81       	ldd	r24, Y+2	; 0x02
   1bfb6:	9b 81       	ldd	r25, Y+3	; 0x03
   1bfb8:	0f 94 1d 34 	call	0x2683a	; 0x2683a <strlen>
   1bfbc:	01 97       	sbiw	r24, 0x01	; 1
   1bfbe:	06 97       	sbiw	r24, 0x06	; 6
   1bfc0:	78 f5       	brcc	.+94     	; 0x1c020 <aprs_pwd_update+0x9a>
		for (; idx < (sizeof(g_aprs_login_pwd) - 1); idx++) {
   1bfc2:	2a c0       	rjmp	.+84     	; 0x1c018 <aprs_pwd_update+0x92>
			if (0x20 <= pwd[idx]) {
   1bfc4:	89 81       	ldd	r24, Y+1	; 0x01
   1bfc6:	88 2f       	mov	r24, r24
   1bfc8:	90 e0       	ldi	r25, 0x00	; 0
   1bfca:	2a 81       	ldd	r18, Y+2	; 0x02
   1bfcc:	3b 81       	ldd	r19, Y+3	; 0x03
   1bfce:	82 0f       	add	r24, r18
   1bfd0:	93 1f       	adc	r25, r19
   1bfd2:	fc 01       	movw	r30, r24
   1bfd4:	80 81       	ld	r24, Z
   1bfd6:	80 32       	cpi	r24, 0x20	; 32
   1bfd8:	8c f0       	brlt	.+34     	; 0x1bffc <aprs_pwd_update+0x76>
				g_aprs_login_pwd[idx] = (char)pwd[idx];
   1bfda:	89 81       	ldd	r24, Y+1	; 0x01
   1bfdc:	88 2f       	mov	r24, r24
   1bfde:	90 e0       	ldi	r25, 0x00	; 0
   1bfe0:	29 81       	ldd	r18, Y+1	; 0x01
   1bfe2:	22 2f       	mov	r18, r18
   1bfe4:	30 e0       	ldi	r19, 0x00	; 0
   1bfe6:	4a 81       	ldd	r20, Y+2	; 0x02
   1bfe8:	5b 81       	ldd	r21, Y+3	; 0x03
   1bfea:	24 0f       	add	r18, r20
   1bfec:	35 1f       	adc	r19, r21
   1bfee:	f9 01       	movw	r30, r18
   1bff0:	20 81       	ld	r18, Z
   1bff2:	84 5d       	subi	r24, 0xD4	; 212
   1bff4:	99 4d       	sbci	r25, 0xD9	; 217
   1bff6:	fc 01       	movw	r30, r24
   1bff8:	20 83       	st	Z, r18
   1bffa:	0b c0       	rjmp	.+22     	; 0x1c012 <aprs_pwd_update+0x8c>
			} else {
				g_aprs_login_pwd[idx++] = 0;
   1bffc:	89 81       	ldd	r24, Y+1	; 0x01
   1bffe:	91 e0       	ldi	r25, 0x01	; 1
   1c000:	98 0f       	add	r25, r24
   1c002:	99 83       	std	Y+1, r25	; 0x01
   1c004:	88 2f       	mov	r24, r24
   1c006:	90 e0       	ldi	r25, 0x00	; 0
   1c008:	84 5d       	subi	r24, 0xD4	; 212
   1c00a:	99 4d       	sbci	r25, 0xD9	; 217
   1c00c:	fc 01       	movw	r30, r24
   1c00e:	10 82       	st	Z, r1
				break;
   1c010:	09 c0       	rjmp	.+18     	; 0x1c024 <aprs_pwd_update+0x9e>

	if (!pwd) {
		g_aprs_login_pwd[idx++] = 0;

	} else if ((strlen(pwd) - 1) < sizeof(g_aprs_login_pwd)) {
		for (; idx < (sizeof(g_aprs_login_pwd) - 1); idx++) {
   1c012:	89 81       	ldd	r24, Y+1	; 0x01
   1c014:	8f 5f       	subi	r24, 0xFF	; 255
   1c016:	89 83       	std	Y+1, r24	; 0x01
   1c018:	89 81       	ldd	r24, Y+1	; 0x01
   1c01a:	85 30       	cpi	r24, 0x05	; 5
   1c01c:	98 f2       	brcs	.-90     	; 0x1bfc4 <aprs_pwd_update+0x3e>
   1c01e:	0d c0       	rjmp	.+26     	; 0x1c03a <aprs_pwd_update+0xb4>
				break;
			}
		}

	} else {
		g_aprs_login_pwd[0] = 0;
   1c020:	10 92 2c 26 	sts	0x262C, r1	; 0x80262c <g_aprs_login_pwd>
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_login_pwd)) {
   1c024:	0a c0       	rjmp	.+20     	; 0x1c03a <aprs_pwd_update+0xb4>
		g_aprs_login_pwd[idx++] = 0;
   1c026:	89 81       	ldd	r24, Y+1	; 0x01
   1c028:	91 e0       	ldi	r25, 0x01	; 1
   1c02a:	98 0f       	add	r25, r24
   1c02c:	99 83       	std	Y+1, r25	; 0x01
   1c02e:	88 2f       	mov	r24, r24
   1c030:	90 e0       	ldi	r25, 0x00	; 0
   1c032:	84 5d       	subi	r24, 0xD4	; 212
   1c034:	99 4d       	sbci	r25, 0xD9	; 217
   1c036:	fc 01       	movw	r30, r24
   1c038:	10 82       	st	Z, r1
	} else {
		g_aprs_login_pwd[0] = 0;
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_aprs_login_pwd)) {
   1c03a:	89 81       	ldd	r24, Y+1	; 0x01
   1c03c:	86 30       	cpi	r24, 0x06	; 6
   1c03e:	98 f3       	brcs	.-26     	; 0x1c026 <aprs_pwd_update+0xa0>
		g_aprs_login_pwd[idx++] = 0;
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1c040:	80 e0       	ldi	r24, 0x00	; 0
   1c042:	91 e0       	ldi	r25, 0x01	; 1
   1c044:	8a d8       	rcall	.-3820   	; 0x1b15a <save_globals>
}
   1c046:	00 00       	nop
   1c048:	23 96       	adiw	r28, 0x03	; 3
   1c04a:	cd bf       	out	0x3d, r28	; 61
   1c04c:	de bf       	out	0x3e, r29	; 62
   1c04e:	df 91       	pop	r29
   1c050:	cf 91       	pop	r28
   1c052:	08 95       	ret

0001c054 <backlight_mode_pwm>:

void backlight_mode_pwm(int16_t mode_pwm)
{
   1c054:	cf 93       	push	r28
   1c056:	df 93       	push	r29
   1c058:	00 d0       	rcall	.+0      	; 0x1c05a <backlight_mode_pwm+0x6>
   1c05a:	cd b7       	in	r28, 0x3d	; 61
   1c05c:	de b7       	in	r29, 0x3e	; 62
   1c05e:	8a 83       	std	Y+2, r24	; 0x02
   1c060:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t l_pwm = mode_pwm & 0xff;
   1c062:	8a 81       	ldd	r24, Y+2	; 0x02
   1c064:	89 83       	std	Y+1, r24	; 0x01

	/* Setting the mode */
	g_backlight_mode_pwm = mode_pwm;
   1c066:	8a 81       	ldd	r24, Y+2	; 0x02
   1c068:	9b 81       	ldd	r25, Y+3	; 0x03
   1c06a:	80 93 b7 25 	sts	0x25B7, r24	; 0x8025b7 <g_backlight_mode_pwm>
   1c06e:	90 93 b8 25 	sts	0x25B8, r25	; 0x8025b8 <g_backlight_mode_pwm+0x1>
	save_globals(EEPROM_SAVE_BF__LCDBL);
   1c072:	84 e0       	ldi	r24, 0x04	; 4
   1c074:	90 e0       	ldi	r25, 0x00	; 0
   1c076:	71 d8       	rcall	.-3870   	; 0x1b15a <save_globals>

	switch (mode_pwm) {
   1c078:	8a 81       	ldd	r24, Y+2	; 0x02
   1c07a:	9b 81       	ldd	r25, Y+3	; 0x03
   1c07c:	8e 3f       	cpi	r24, 0xFE	; 254
   1c07e:	2f ef       	ldi	r18, 0xFF	; 255
   1c080:	92 07       	cpc	r25, r18
   1c082:	61 f0       	breq	.+24     	; 0x1c09c <backlight_mode_pwm+0x48>
   1c084:	01 96       	adiw	r24, 0x01	; 1
   1c086:	29 f4       	brne	.+10     	; 0x1c092 <backlight_mode_pwm+0x3e>
		case -2:
			;
		break;

		case -1:
			twi2_set_ledbl(1, 0);
   1c088:	60 e0       	ldi	r22, 0x00	; 0
   1c08a:	81 e0       	ldi	r24, 0x01	; 1
   1c08c:	0e 94 39 67 	call	0xce72	; 0xce72 <twi2_set_ledbl>
		break;
   1c090:	06 c0       	rjmp	.+12     	; 0x1c09e <backlight_mode_pwm+0x4a>

		default:
			twi2_set_ledbl(0, l_pwm);
   1c092:	69 81       	ldd	r22, Y+1	; 0x01
   1c094:	80 e0       	ldi	r24, 0x00	; 0
   1c096:	0e 94 39 67 	call	0xce72	; 0xce72 <twi2_set_ledbl>
	}
}
   1c09a:	01 c0       	rjmp	.+2      	; 0x1c09e <backlight_mode_pwm+0x4a>
	save_globals(EEPROM_SAVE_BF__LCDBL);

	switch (mode_pwm) {
		case -2:
			;
		break;
   1c09c:	00 00       	nop
		break;

		default:
			twi2_set_ledbl(0, l_pwm);
	}
}
   1c09e:	00 00       	nop
   1c0a0:	23 96       	adiw	r28, 0x03	; 3
   1c0a2:	cd bf       	out	0x3d, r28	; 61
   1c0a4:	de bf       	out	0x3e, r29	; 62
   1c0a6:	df 91       	pop	r29
   1c0a8:	cf 91       	pop	r28
   1c0aa:	08 95       	ret

0001c0ac <bias_update>:

void bias_update(uint8_t bias)
{
   1c0ac:	cf 93       	push	r28
   1c0ae:	df 93       	push	r29
   1c0b0:	1f 92       	push	r1
   1c0b2:	1f 92       	push	r1
   1c0b4:	cd b7       	in	r28, 0x3d	; 61
   1c0b6:	de b7       	in	r29, 0x3e	; 62
   1c0b8:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t l_bias_pm = bias & 0x3f;
   1c0ba:	8a 81       	ldd	r24, Y+2	; 0x02
   1c0bc:	8f 73       	andi	r24, 0x3F	; 63
   1c0be:	89 83       	std	Y+1, r24	; 0x01

	g_bias_pm = l_bias_pm & 0x3f;
   1c0c0:	89 81       	ldd	r24, Y+1	; 0x01
   1c0c2:	8f 73       	andi	r24, 0x3F	; 63
   1c0c4:	80 93 10 20 	sts	0x2010, r24	; 0x802010 <g_bias_pm>
	twi2_set_bias(l_bias_pm);
   1c0c8:	89 81       	ldd	r24, Y+1	; 0x01
   1c0ca:	0e 94 ec 67 	call	0xcfd8	; 0xcfd8 <twi2_set_bias>
}
   1c0ce:	00 00       	nop
   1c0d0:	0f 90       	pop	r0
   1c0d2:	0f 90       	pop	r0
   1c0d4:	df 91       	pop	r29
   1c0d6:	cf 91       	pop	r28
   1c0d8:	08 95       	ret

0001c0da <calibration_mode>:

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
   1c0da:	ef 92       	push	r14
   1c0dc:	ff 92       	push	r15
   1c0de:	0f 93       	push	r16
   1c0e0:	1f 93       	push	r17
   1c0e2:	cf 93       	push	r28
   1c0e4:	df 93       	push	r29
   1c0e6:	00 d0       	rcall	.+0      	; 0x1c0e8 <calibration_mode+0xe>
   1c0e8:	00 d0       	rcall	.+0      	; 0x1c0ea <calibration_mode+0x10>
   1c0ea:	cd b7       	in	r28, 0x3d	; 61
   1c0ec:	de b7       	in	r29, 0x3e	; 62
   1c0ee:	8e 83       	std	Y+6, r24	; 0x06
	switch (mode) {
   1c0f0:	8e 81       	ldd	r24, Y+6	; 0x06
   1c0f2:	88 2f       	mov	r24, r24
   1c0f4:	90 e0       	ldi	r25, 0x00	; 0
   1c0f6:	82 30       	cpi	r24, 0x02	; 2
   1c0f8:	91 05       	cpc	r25, r1
   1c0fa:	09 f4       	brne	.+2      	; 0x1c0fe <calibration_mode+0x24>
   1c0fc:	2a c1       	rjmp	.+596    	; 0x1c352 <calibration_mode+0x278>
   1c0fe:	83 30       	cpi	r24, 0x03	; 3
   1c100:	91 05       	cpc	r25, r1
   1c102:	34 f4       	brge	.+12     	; 0x1c110 <calibration_mode+0x36>
   1c104:	00 97       	sbiw	r24, 0x00	; 0
   1c106:	61 f0       	breq	.+24     	; 0x1c120 <calibration_mode+0x46>
   1c108:	01 97       	sbiw	r24, 0x01	; 1
   1c10a:	09 f4       	brne	.+2      	; 0x1c10e <calibration_mode+0x34>
   1c10c:	b6 c0       	rjmp	.+364    	; 0x1c27a <calibration_mode+0x1a0>
				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
			}
		break;
	}
}
   1c10e:	f9 c1       	rjmp	.+1010   	; 0x1c502 <calibration_mode+0x428>
	twi2_set_bias(l_bias_pm);
}

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
   1c110:	83 30       	cpi	r24, 0x03	; 3
   1c112:	91 05       	cpc	r25, r1
   1c114:	09 f4       	brne	.+2      	; 0x1c118 <calibration_mode+0x3e>
   1c116:	89 c1       	rjmp	.+786    	; 0x1c42a <calibration_mode+0x350>
   1c118:	04 97       	sbiw	r24, 0x04	; 4
   1c11a:	09 f4       	brne	.+2      	; 0x1c11e <calibration_mode+0x44>
   1c11c:	64 c0       	rjmp	.+200    	; 0x1c1e6 <calibration_mode+0x10c>
				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
			}
		break;
	}
}
   1c11e:	f1 c1       	rjmp	.+994    	; 0x1c502 <calibration_mode+0x428>
void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
		case CALIBRATION_MODE_ENUM__DEFAULTS:
			{
				irqflags_t flags = cpu_irq_save();
   1c120:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c124:	89 83       	std	Y+1, r24	; 0x01

				g_twi1_gyro_1_temp_RTofs	= 0;
   1c126:	10 92 8b 28 	sts	0x288B, r1	; 0x80288b <g_twi1_gyro_1_temp_RTofs>
   1c12a:	10 92 8c 28 	sts	0x288C, r1	; 0x80288c <g_twi1_gyro_1_temp_RTofs+0x1>
				g_twi1_gyro_1_temp_sens		= 413;
   1c12e:	8d e9       	ldi	r24, 0x9D	; 157
   1c130:	91 e0       	ldi	r25, 0x01	; 1
   1c132:	80 93 8d 28 	sts	0x288D, r24	; 0x80288d <g_twi1_gyro_1_temp_sens>
   1c136:	90 93 8e 28 	sts	0x288E, r25	; 0x80288e <g_twi1_gyro_1_temp_sens+0x1>

				g_twi1_gyro_1_accel_ofsx	= C_TWI1_GYRO_1_ACCEL_OFSX_DEFAULT;		// 16LSB / OFS
   1c13a:	8b e9       	ldi	r24, 0x9B	; 155
   1c13c:	94 ef       	ldi	r25, 0xF4	; 244
   1c13e:	80 93 97 28 	sts	0x2897, r24	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
   1c142:	90 93 98 28 	sts	0x2898, r25	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy	= C_TWI1_GYRO_1_ACCEL_OFSY_DEFAULT;		// 16LSB / OFS
   1c146:	8a e0       	ldi	r24, 0x0A	; 10
   1c148:	9a e0       	ldi	r25, 0x0A	; 10
   1c14a:	80 93 99 28 	sts	0x2899, r24	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
   1c14e:	90 93 9a 28 	sts	0x289A, r25	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz	= C_TWI1_GYRO_1_ACCEL_OFSZ_DEFAULT;		// 16LSB / OFS
   1c152:	88 eb       	ldi	r24, 0xB8	; 184
   1c154:	92 e1       	ldi	r25, 0x12	; 18
   1c156:	80 93 9b 28 	sts	0x289B, r24	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
   1c15a:	90 93 9c 28 	sts	0x289C, r25	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>
				g_twi1_gyro_1_accel_factx	= C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;	// X = Xchip * factx / 10000
   1c15e:	8c ef       	ldi	r24, 0xFC	; 252
   1c160:	96 e2       	ldi	r25, 0x26	; 38
   1c162:	80 93 9d 28 	sts	0x289D, r24	; 0x80289d <g_twi1_gyro_1_accel_factx>
   1c166:	90 93 9e 28 	sts	0x289E, r25	; 0x80289e <g_twi1_gyro_1_accel_factx+0x1>
				g_twi1_gyro_1_accel_facty	= C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;	// Y = Ychip * facty / 10000
   1c16a:	87 ef       	ldi	r24, 0xF7	; 247
   1c16c:	96 e2       	ldi	r25, 0x26	; 38
   1c16e:	80 93 9f 28 	sts	0x289F, r24	; 0x80289f <g_twi1_gyro_1_accel_facty>
   1c172:	90 93 a0 28 	sts	0x28A0, r25	; 0x8028a0 <g_twi1_gyro_1_accel_facty+0x1>
				g_twi1_gyro_1_accel_factz	= C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;	// Z = Zchip * factz / 10000
   1c176:	8e ed       	ldi	r24, 0xDE	; 222
   1c178:	96 e2       	ldi	r25, 0x26	; 38
   1c17a:	80 93 a1 28 	sts	0x28A1, r24	; 0x8028a1 <g_twi1_gyro_1_accel_factz>
   1c17e:	90 93 a2 28 	sts	0x28A2, r25	; 0x8028a2 <g_twi1_gyro_1_accel_factz+0x1>

				g_twi1_gyro_1_gyro_ofsx		= C_TWI1_GYRO_1_GYRO_OFSX_DEFAULT;		//  4LSB / OFS
   1c182:	88 ef       	ldi	r24, 0xF8	; 248
   1c184:	9f ef       	ldi	r25, 0xFF	; 255
   1c186:	80 93 af 28 	sts	0x28AF, r24	; 0x8028af <g_twi1_gyro_1_gyro_ofsx>
   1c18a:	90 93 b0 28 	sts	0x28B0, r25	; 0x8028b0 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy		= C_TWI1_GYRO_1_GYRO_OFSY_DEFAULT;		//  4LSB / OFS
   1c18e:	8c ee       	ldi	r24, 0xEC	; 236
   1c190:	9f ef       	ldi	r25, 0xFF	; 255
   1c192:	80 93 b1 28 	sts	0x28B1, r24	; 0x8028b1 <g_twi1_gyro_1_gyro_ofsy>
   1c196:	90 93 b2 28 	sts	0x28B2, r25	; 0x8028b2 <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz		= C_TWI1_GYRO_1_GYRO_OFSZ_DEFAULT;		//  4LSB / OFS
   1c19a:	85 e2       	ldi	r24, 0x25	; 37
   1c19c:	90 e0       	ldi	r25, 0x00	; 0
   1c19e:	80 93 b3 28 	sts	0x28B3, r24	; 0x8028b3 <g_twi1_gyro_1_gyro_ofsz>
   1c1a2:	90 93 b4 28 	sts	0x28B4, r25	; 0x8028b4 <g_twi1_gyro_1_gyro_ofsz+0x1>

				g_twi1_gyro_2_mag_factx		= C_TWI1_GYRO_2_MAG_FACTX_DEFAULT;		// X = Xchip * factx / 10000
   1c1a6:	80 e5       	ldi	r24, 0x50	; 80
   1c1a8:	9e e1       	ldi	r25, 0x1E	; 30
   1c1aa:	80 93 d3 28 	sts	0x28D3, r24	; 0x8028d3 <g_twi1_gyro_2_mag_factx>
   1c1ae:	90 93 d4 28 	sts	0x28D4, r25	; 0x8028d4 <g_twi1_gyro_2_mag_factx+0x1>
				g_twi1_gyro_2_mag_facty		= C_TWI1_GYRO_2_MAG_FACTY_DEFAULT;		// Y = Ychip * facty / 10000
   1c1b2:	86 ec       	ldi	r24, 0xC6	; 198
   1c1b4:	90 e2       	ldi	r25, 0x20	; 32
   1c1b6:	80 93 d5 28 	sts	0x28D5, r24	; 0x8028d5 <g_twi1_gyro_2_mag_facty>
   1c1ba:	90 93 d6 28 	sts	0x28D6, r25	; 0x8028d6 <g_twi1_gyro_2_mag_facty+0x1>
				g_twi1_gyro_2_mag_factz		= C_TWI1_GYRO_2_MAG_FACTZ_DEFAULT;		// Z = Zchip * factz / 10000
   1c1be:	82 e1       	ldi	r24, 0x12	; 18
   1c1c0:	95 e2       	ldi	r25, 0x25	; 37
   1c1c2:	80 93 d7 28 	sts	0x28D7, r24	; 0x8028d7 <g_twi1_gyro_2_mag_factz>
   1c1c6:	90 93 d8 28 	sts	0x28D8, r25	; 0x8028d8 <g_twi1_gyro_2_mag_factz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag	= true;
   1c1ca:	81 e0       	ldi	r24, 0x01	; 1
   1c1cc:	80 93 c1 28 	sts	0x28C1, r24	; 0x8028c1 <g_twi1_gyro_gyro_offset_set__flag>
				g_twi1_gyro_accel_offset_set__flag	= true;
   1c1d0:	81 e0       	ldi	r24, 0x01	; 1
   1c1d2:	80 93 c2 28 	sts	0x28C2, r24	; 0x8028c2 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c1d6:	89 81       	ldd	r24, Y+1	; 0x01
   1c1d8:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c1dc:	82 e0       	ldi	r24, 0x02	; 2
   1c1de:	90 e0       	ldi	r25, 0x00	; 0
   1c1e0:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
			}
		break;
   1c1e4:	8e c1       	rjmp	.+796    	; 0x1c502 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__GYRO:
			{
				irqflags_t flags = cpu_irq_save();
   1c1e6:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c1ea:	8a 83       	std	Y+2, r24	; 0x02

				/* Adjust the settings */
				g_twi1_gyro_1_gyro_ofsx -= (g_twi1_gyro_1_gyro_x >> 2);
   1c1ec:	80 91 a9 28 	lds	r24, 0x28A9	; 0x8028a9 <g_twi1_gyro_1_gyro_x>
   1c1f0:	90 91 aa 28 	lds	r25, 0x28AA	; 0x8028aa <g_twi1_gyro_1_gyro_x+0x1>
   1c1f4:	95 95       	asr	r25
   1c1f6:	87 95       	ror	r24
   1c1f8:	95 95       	asr	r25
   1c1fa:	87 95       	ror	r24
   1c1fc:	20 91 af 28 	lds	r18, 0x28AF	; 0x8028af <g_twi1_gyro_1_gyro_ofsx>
   1c200:	30 91 b0 28 	lds	r19, 0x28B0	; 0x8028b0 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1c204:	a9 01       	movw	r20, r18
   1c206:	48 1b       	sub	r20, r24
   1c208:	59 0b       	sbc	r21, r25
   1c20a:	ca 01       	movw	r24, r20
   1c20c:	80 93 af 28 	sts	0x28AF, r24	; 0x8028af <g_twi1_gyro_1_gyro_ofsx>
   1c210:	90 93 b0 28 	sts	0x28B0, r25	; 0x8028b0 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy -= (g_twi1_gyro_1_gyro_y >> 2);
   1c214:	80 91 ab 28 	lds	r24, 0x28AB	; 0x8028ab <g_twi1_gyro_1_gyro_y>
   1c218:	90 91 ac 28 	lds	r25, 0x28AC	; 0x8028ac <g_twi1_gyro_1_gyro_y+0x1>
   1c21c:	95 95       	asr	r25
   1c21e:	87 95       	ror	r24
   1c220:	95 95       	asr	r25
   1c222:	87 95       	ror	r24
   1c224:	20 91 b1 28 	lds	r18, 0x28B1	; 0x8028b1 <g_twi1_gyro_1_gyro_ofsy>
   1c228:	30 91 b2 28 	lds	r19, 0x28B2	; 0x8028b2 <g_twi1_gyro_1_gyro_ofsy+0x1>
   1c22c:	a9 01       	movw	r20, r18
   1c22e:	48 1b       	sub	r20, r24
   1c230:	59 0b       	sbc	r21, r25
   1c232:	ca 01       	movw	r24, r20
   1c234:	80 93 b1 28 	sts	0x28B1, r24	; 0x8028b1 <g_twi1_gyro_1_gyro_ofsy>
   1c238:	90 93 b2 28 	sts	0x28B2, r25	; 0x8028b2 <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz -= (g_twi1_gyro_1_gyro_z >> 2);
   1c23c:	80 91 ad 28 	lds	r24, 0x28AD	; 0x8028ad <g_twi1_gyro_1_gyro_z>
   1c240:	90 91 ae 28 	lds	r25, 0x28AE	; 0x8028ae <g_twi1_gyro_1_gyro_z+0x1>
   1c244:	95 95       	asr	r25
   1c246:	87 95       	ror	r24
   1c248:	95 95       	asr	r25
   1c24a:	87 95       	ror	r24
   1c24c:	20 91 b3 28 	lds	r18, 0x28B3	; 0x8028b3 <g_twi1_gyro_1_gyro_ofsz>
   1c250:	30 91 b4 28 	lds	r19, 0x28B4	; 0x8028b4 <g_twi1_gyro_1_gyro_ofsz+0x1>
   1c254:	a9 01       	movw	r20, r18
   1c256:	48 1b       	sub	r20, r24
   1c258:	59 0b       	sbc	r21, r25
   1c25a:	ca 01       	movw	r24, r20
   1c25c:	80 93 b3 28 	sts	0x28B3, r24	; 0x8028b3 <g_twi1_gyro_1_gyro_ofsz>
   1c260:	90 93 b4 28 	sts	0x28B4, r25	; 0x8028b4 <g_twi1_gyro_1_gyro_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag = true;
   1c264:	81 e0       	ldi	r24, 0x01	; 1
   1c266:	80 93 c1 28 	sts	0x28C1, r24	; 0x8028c1 <g_twi1_gyro_gyro_offset_set__flag>

				cpu_irq_restore(flags);
   1c26a:	8a 81       	ldd	r24, Y+2	; 0x02
   1c26c:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c270:	82 e0       	ldi	r24, 0x02	; 2
   1c272:	90 e0       	ldi	r25, 0x00	; 0
   1c274:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
			}
		break;
   1c278:	44 c1       	rjmp	.+648    	; 0x1c502 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_X:
			{
				irqflags_t flags = cpu_irq_save();
   1c27a:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c27e:	8b 83       	std	Y+3, r24	; 0x03

				/* Adjust X factor */
				if (g_twi1_gyro_1_accel_x_mg) {
   1c280:	80 91 a3 28 	lds	r24, 0x28A3	; 0x8028a3 <g_twi1_gyro_1_accel_x_mg>
   1c284:	90 91 a4 28 	lds	r25, 0x28A4	; 0x8028a4 <g_twi1_gyro_1_accel_x_mg+0x1>
   1c288:	89 2b       	or	r24, r25
   1c28a:	11 f1       	breq	.+68     	; 0x1c2d0 <calibration_mode+0x1f6>
					g_twi1_gyro_1_accel_factx = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factx * 1000L) / g_twi1_gyro_1_accel_x_mg);
   1c28c:	80 91 9d 28 	lds	r24, 0x289D	; 0x80289d <g_twi1_gyro_1_accel_factx>
   1c290:	90 91 9e 28 	lds	r25, 0x289E	; 0x80289e <g_twi1_gyro_1_accel_factx+0x1>
   1c294:	9c 01       	movw	r18, r24
   1c296:	99 0f       	add	r25, r25
   1c298:	44 0b       	sbc	r20, r20
   1c29a:	55 0b       	sbc	r21, r21
   1c29c:	88 ee       	ldi	r24, 0xE8	; 232
   1c29e:	93 e0       	ldi	r25, 0x03	; 3
   1c2a0:	dc 01       	movw	r26, r24
   1c2a2:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   1c2a6:	7b 01       	movw	r14, r22
   1c2a8:	8c 01       	movw	r16, r24
   1c2aa:	80 91 a3 28 	lds	r24, 0x28A3	; 0x8028a3 <g_twi1_gyro_1_accel_x_mg>
   1c2ae:	90 91 a4 28 	lds	r25, 0x28A4	; 0x8028a4 <g_twi1_gyro_1_accel_x_mg+0x1>
   1c2b2:	9c 01       	movw	r18, r24
   1c2b4:	99 0f       	add	r25, r25
   1c2b6:	44 0b       	sbc	r20, r20
   1c2b8:	55 0b       	sbc	r21, r21
   1c2ba:	c8 01       	movw	r24, r16
   1c2bc:	b7 01       	movw	r22, r14
   1c2be:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
   1c2c2:	da 01       	movw	r26, r20
   1c2c4:	c9 01       	movw	r24, r18
   1c2c6:	80 93 9d 28 	sts	0x289D, r24	; 0x80289d <g_twi1_gyro_1_accel_factx>
   1c2ca:	90 93 9e 28 	sts	0x289E, r25	; 0x80289e <g_twi1_gyro_1_accel_factx+0x1>
   1c2ce:	06 c0       	rjmp	.+12     	; 0x1c2dc <calibration_mode+0x202>
				} else {
					g_twi1_gyro_1_accel_factx = C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;
   1c2d0:	8c ef       	ldi	r24, 0xFC	; 252
   1c2d2:	96 e2       	ldi	r25, 0x26	; 38
   1c2d4:	80 93 9d 28 	sts	0x289D, r24	; 0x80289d <g_twi1_gyro_1_accel_factx>
   1c2d8:	90 93 9e 28 	sts	0x289E, r25	; 0x80289e <g_twi1_gyro_1_accel_factx+0x1>
				}

				/* Adjust Y/Z offsets */
				g_twi1_gyro_1_accel_ofsy -= (g_twi1_gyro_1_accel_y >> 4);
   1c2dc:	80 91 93 28 	lds	r24, 0x2893	; 0x802893 <g_twi1_gyro_1_accel_y>
   1c2e0:	90 91 94 28 	lds	r25, 0x2894	; 0x802894 <g_twi1_gyro_1_accel_y+0x1>
   1c2e4:	95 95       	asr	r25
   1c2e6:	87 95       	ror	r24
   1c2e8:	95 95       	asr	r25
   1c2ea:	87 95       	ror	r24
   1c2ec:	95 95       	asr	r25
   1c2ee:	87 95       	ror	r24
   1c2f0:	95 95       	asr	r25
   1c2f2:	87 95       	ror	r24
   1c2f4:	20 91 99 28 	lds	r18, 0x2899	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
   1c2f8:	30 91 9a 28 	lds	r19, 0x289A	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>
   1c2fc:	a9 01       	movw	r20, r18
   1c2fe:	48 1b       	sub	r20, r24
   1c300:	59 0b       	sbc	r21, r25
   1c302:	ca 01       	movw	r24, r20
   1c304:	80 93 99 28 	sts	0x2899, r24	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
   1c308:	90 93 9a 28 	sts	0x289A, r25	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz -= (g_twi1_gyro_1_accel_z >> 4);
   1c30c:	80 91 95 28 	lds	r24, 0x2895	; 0x802895 <g_twi1_gyro_1_accel_z>
   1c310:	90 91 96 28 	lds	r25, 0x2896	; 0x802896 <g_twi1_gyro_1_accel_z+0x1>
   1c314:	95 95       	asr	r25
   1c316:	87 95       	ror	r24
   1c318:	95 95       	asr	r25
   1c31a:	87 95       	ror	r24
   1c31c:	95 95       	asr	r25
   1c31e:	87 95       	ror	r24
   1c320:	95 95       	asr	r25
   1c322:	87 95       	ror	r24
   1c324:	20 91 9b 28 	lds	r18, 0x289B	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
   1c328:	30 91 9c 28 	lds	r19, 0x289C	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>
   1c32c:	a9 01       	movw	r20, r18
   1c32e:	48 1b       	sub	r20, r24
   1c330:	59 0b       	sbc	r21, r25
   1c332:	ca 01       	movw	r24, r20
   1c334:	80 93 9b 28 	sts	0x289B, r24	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
   1c338:	90 93 9c 28 	sts	0x289C, r25	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1c33c:	81 e0       	ldi	r24, 0x01	; 1
   1c33e:	80 93 c2 28 	sts	0x28C2, r24	; 0x8028c2 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c342:	8b 81       	ldd	r24, Y+3	; 0x03
   1c344:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c348:	82 e0       	ldi	r24, 0x02	; 2
   1c34a:	90 e0       	ldi	r25, 0x00	; 0
   1c34c:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
			}
		break;
   1c350:	d8 c0       	rjmp	.+432    	; 0x1c502 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_Y:
			{
				irqflags_t flags = cpu_irq_save();
   1c352:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c356:	8c 83       	std	Y+4, r24	; 0x04

				/* Adjust Y factor */
				if (g_twi1_gyro_1_accel_y_mg) {
   1c358:	80 91 a5 28 	lds	r24, 0x28A5	; 0x8028a5 <g_twi1_gyro_1_accel_y_mg>
   1c35c:	90 91 a6 28 	lds	r25, 0x28A6	; 0x8028a6 <g_twi1_gyro_1_accel_y_mg+0x1>
   1c360:	89 2b       	or	r24, r25
   1c362:	11 f1       	breq	.+68     	; 0x1c3a8 <calibration_mode+0x2ce>
					g_twi1_gyro_1_accel_facty = (int16_t) (((int32_t)g_twi1_gyro_1_accel_facty * 1000L) / g_twi1_gyro_1_accel_y_mg);
   1c364:	80 91 9f 28 	lds	r24, 0x289F	; 0x80289f <g_twi1_gyro_1_accel_facty>
   1c368:	90 91 a0 28 	lds	r25, 0x28A0	; 0x8028a0 <g_twi1_gyro_1_accel_facty+0x1>
   1c36c:	9c 01       	movw	r18, r24
   1c36e:	99 0f       	add	r25, r25
   1c370:	44 0b       	sbc	r20, r20
   1c372:	55 0b       	sbc	r21, r21
   1c374:	88 ee       	ldi	r24, 0xE8	; 232
   1c376:	93 e0       	ldi	r25, 0x03	; 3
   1c378:	dc 01       	movw	r26, r24
   1c37a:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   1c37e:	7b 01       	movw	r14, r22
   1c380:	8c 01       	movw	r16, r24
   1c382:	80 91 a5 28 	lds	r24, 0x28A5	; 0x8028a5 <g_twi1_gyro_1_accel_y_mg>
   1c386:	90 91 a6 28 	lds	r25, 0x28A6	; 0x8028a6 <g_twi1_gyro_1_accel_y_mg+0x1>
   1c38a:	9c 01       	movw	r18, r24
   1c38c:	99 0f       	add	r25, r25
   1c38e:	44 0b       	sbc	r20, r20
   1c390:	55 0b       	sbc	r21, r21
   1c392:	c8 01       	movw	r24, r16
   1c394:	b7 01       	movw	r22, r14
   1c396:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
   1c39a:	da 01       	movw	r26, r20
   1c39c:	c9 01       	movw	r24, r18
   1c39e:	80 93 9f 28 	sts	0x289F, r24	; 0x80289f <g_twi1_gyro_1_accel_facty>
   1c3a2:	90 93 a0 28 	sts	0x28A0, r25	; 0x8028a0 <g_twi1_gyro_1_accel_facty+0x1>
   1c3a6:	06 c0       	rjmp	.+12     	; 0x1c3b4 <calibration_mode+0x2da>
				} else {
					g_twi1_gyro_1_accel_facty = C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;
   1c3a8:	87 ef       	ldi	r24, 0xF7	; 247
   1c3aa:	96 e2       	ldi	r25, 0x26	; 38
   1c3ac:	80 93 9f 28 	sts	0x289F, r24	; 0x80289f <g_twi1_gyro_1_accel_facty>
   1c3b0:	90 93 a0 28 	sts	0x28A0, r25	; 0x8028a0 <g_twi1_gyro_1_accel_facty+0x1>
				}

				/* Adjust X/Z offsets */
				g_twi1_gyro_1_accel_ofsx -= (g_twi1_gyro_1_accel_x >> 4);
   1c3b4:	80 91 91 28 	lds	r24, 0x2891	; 0x802891 <g_twi1_gyro_1_accel_x>
   1c3b8:	90 91 92 28 	lds	r25, 0x2892	; 0x802892 <g_twi1_gyro_1_accel_x+0x1>
   1c3bc:	95 95       	asr	r25
   1c3be:	87 95       	ror	r24
   1c3c0:	95 95       	asr	r25
   1c3c2:	87 95       	ror	r24
   1c3c4:	95 95       	asr	r25
   1c3c6:	87 95       	ror	r24
   1c3c8:	95 95       	asr	r25
   1c3ca:	87 95       	ror	r24
   1c3cc:	20 91 97 28 	lds	r18, 0x2897	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
   1c3d0:	30 91 98 28 	lds	r19, 0x2898	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
   1c3d4:	a9 01       	movw	r20, r18
   1c3d6:	48 1b       	sub	r20, r24
   1c3d8:	59 0b       	sbc	r21, r25
   1c3da:	ca 01       	movw	r24, r20
   1c3dc:	80 93 97 28 	sts	0x2897, r24	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
   1c3e0:	90 93 98 28 	sts	0x2898, r25	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsz -= (g_twi1_gyro_1_accel_z >> 4);
   1c3e4:	80 91 95 28 	lds	r24, 0x2895	; 0x802895 <g_twi1_gyro_1_accel_z>
   1c3e8:	90 91 96 28 	lds	r25, 0x2896	; 0x802896 <g_twi1_gyro_1_accel_z+0x1>
   1c3ec:	95 95       	asr	r25
   1c3ee:	87 95       	ror	r24
   1c3f0:	95 95       	asr	r25
   1c3f2:	87 95       	ror	r24
   1c3f4:	95 95       	asr	r25
   1c3f6:	87 95       	ror	r24
   1c3f8:	95 95       	asr	r25
   1c3fa:	87 95       	ror	r24
   1c3fc:	20 91 9b 28 	lds	r18, 0x289B	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
   1c400:	30 91 9c 28 	lds	r19, 0x289C	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>
   1c404:	a9 01       	movw	r20, r18
   1c406:	48 1b       	sub	r20, r24
   1c408:	59 0b       	sbc	r21, r25
   1c40a:	ca 01       	movw	r24, r20
   1c40c:	80 93 9b 28 	sts	0x289B, r24	; 0x80289b <g_twi1_gyro_1_accel_ofsz>
   1c410:	90 93 9c 28 	sts	0x289C, r25	; 0x80289c <g_twi1_gyro_1_accel_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1c414:	81 e0       	ldi	r24, 0x01	; 1
   1c416:	80 93 c2 28 	sts	0x28C2, r24	; 0x8028c2 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c41a:	8c 81       	ldd	r24, Y+4	; 0x04
   1c41c:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c420:	82 e0       	ldi	r24, 0x02	; 2
   1c422:	90 e0       	ldi	r25, 0x00	; 0
   1c424:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
			}
		break;
   1c428:	6c c0       	rjmp	.+216    	; 0x1c502 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_Z:
			{
				irqflags_t flags = cpu_irq_save();
   1c42a:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c42e:	8d 83       	std	Y+5, r24	; 0x05

				/* Adjust Z factor */
				if (g_twi1_gyro_1_accel_z_mg) {
   1c430:	80 91 a7 28 	lds	r24, 0x28A7	; 0x8028a7 <g_twi1_gyro_1_accel_z_mg>
   1c434:	90 91 a8 28 	lds	r25, 0x28A8	; 0x8028a8 <g_twi1_gyro_1_accel_z_mg+0x1>
   1c438:	89 2b       	or	r24, r25
   1c43a:	11 f1       	breq	.+68     	; 0x1c480 <calibration_mode+0x3a6>
					g_twi1_gyro_1_accel_factz = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factz * 1000L) / g_twi1_gyro_1_accel_z_mg);
   1c43c:	80 91 a1 28 	lds	r24, 0x28A1	; 0x8028a1 <g_twi1_gyro_1_accel_factz>
   1c440:	90 91 a2 28 	lds	r25, 0x28A2	; 0x8028a2 <g_twi1_gyro_1_accel_factz+0x1>
   1c444:	9c 01       	movw	r18, r24
   1c446:	99 0f       	add	r25, r25
   1c448:	44 0b       	sbc	r20, r20
   1c44a:	55 0b       	sbc	r21, r21
   1c44c:	88 ee       	ldi	r24, 0xE8	; 232
   1c44e:	93 e0       	ldi	r25, 0x03	; 3
   1c450:	dc 01       	movw	r26, r24
   1c452:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   1c456:	7b 01       	movw	r14, r22
   1c458:	8c 01       	movw	r16, r24
   1c45a:	80 91 a7 28 	lds	r24, 0x28A7	; 0x8028a7 <g_twi1_gyro_1_accel_z_mg>
   1c45e:	90 91 a8 28 	lds	r25, 0x28A8	; 0x8028a8 <g_twi1_gyro_1_accel_z_mg+0x1>
   1c462:	9c 01       	movw	r18, r24
   1c464:	99 0f       	add	r25, r25
   1c466:	44 0b       	sbc	r20, r20
   1c468:	55 0b       	sbc	r21, r21
   1c46a:	c8 01       	movw	r24, r16
   1c46c:	b7 01       	movw	r22, r14
   1c46e:	0f 94 7f 2f 	call	0x25efe	; 0x25efe <__divmodsi4>
   1c472:	da 01       	movw	r26, r20
   1c474:	c9 01       	movw	r24, r18
   1c476:	80 93 a1 28 	sts	0x28A1, r24	; 0x8028a1 <g_twi1_gyro_1_accel_factz>
   1c47a:	90 93 a2 28 	sts	0x28A2, r25	; 0x8028a2 <g_twi1_gyro_1_accel_factz+0x1>
   1c47e:	06 c0       	rjmp	.+12     	; 0x1c48c <calibration_mode+0x3b2>
				} else {
					g_twi1_gyro_1_accel_factz = C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;
   1c480:	8e ed       	ldi	r24, 0xDE	; 222
   1c482:	96 e2       	ldi	r25, 0x26	; 38
   1c484:	80 93 a1 28 	sts	0x28A1, r24	; 0x8028a1 <g_twi1_gyro_1_accel_factz>
   1c488:	90 93 a2 28 	sts	0x28A2, r25	; 0x8028a2 <g_twi1_gyro_1_accel_factz+0x1>
				}

				/* Adjust X/Y offsets */
				g_twi1_gyro_1_accel_ofsx -= (g_twi1_gyro_1_accel_x >> 4);
   1c48c:	80 91 91 28 	lds	r24, 0x2891	; 0x802891 <g_twi1_gyro_1_accel_x>
   1c490:	90 91 92 28 	lds	r25, 0x2892	; 0x802892 <g_twi1_gyro_1_accel_x+0x1>
   1c494:	95 95       	asr	r25
   1c496:	87 95       	ror	r24
   1c498:	95 95       	asr	r25
   1c49a:	87 95       	ror	r24
   1c49c:	95 95       	asr	r25
   1c49e:	87 95       	ror	r24
   1c4a0:	95 95       	asr	r25
   1c4a2:	87 95       	ror	r24
   1c4a4:	20 91 97 28 	lds	r18, 0x2897	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
   1c4a8:	30 91 98 28 	lds	r19, 0x2898	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
   1c4ac:	a9 01       	movw	r20, r18
   1c4ae:	48 1b       	sub	r20, r24
   1c4b0:	59 0b       	sbc	r21, r25
   1c4b2:	ca 01       	movw	r24, r20
   1c4b4:	80 93 97 28 	sts	0x2897, r24	; 0x802897 <g_twi1_gyro_1_accel_ofsx>
   1c4b8:	90 93 98 28 	sts	0x2898, r25	; 0x802898 <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy -= (g_twi1_gyro_1_accel_y >> 4);
   1c4bc:	80 91 93 28 	lds	r24, 0x2893	; 0x802893 <g_twi1_gyro_1_accel_y>
   1c4c0:	90 91 94 28 	lds	r25, 0x2894	; 0x802894 <g_twi1_gyro_1_accel_y+0x1>
   1c4c4:	95 95       	asr	r25
   1c4c6:	87 95       	ror	r24
   1c4c8:	95 95       	asr	r25
   1c4ca:	87 95       	ror	r24
   1c4cc:	95 95       	asr	r25
   1c4ce:	87 95       	ror	r24
   1c4d0:	95 95       	asr	r25
   1c4d2:	87 95       	ror	r24
   1c4d4:	20 91 99 28 	lds	r18, 0x2899	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
   1c4d8:	30 91 9a 28 	lds	r19, 0x289A	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>
   1c4dc:	a9 01       	movw	r20, r18
   1c4de:	48 1b       	sub	r20, r24
   1c4e0:	59 0b       	sbc	r21, r25
   1c4e2:	ca 01       	movw	r24, r20
   1c4e4:	80 93 99 28 	sts	0x2899, r24	; 0x802899 <g_twi1_gyro_1_accel_ofsy>
   1c4e8:	90 93 9a 28 	sts	0x289A, r25	; 0x80289a <g_twi1_gyro_1_accel_ofsy+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1c4ec:	81 e0       	ldi	r24, 0x01	; 1
   1c4ee:	80 93 c2 28 	sts	0x28C2, r24	; 0x8028c2 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c4f2:	8d 81       	ldd	r24, Y+5	; 0x05
   1c4f4:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c4f8:	82 e0       	ldi	r24, 0x02	; 2
   1c4fa:	90 e0       	ldi	r25, 0x00	; 0
   1c4fc:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
			}
		break;
   1c500:	00 00       	nop
	}
}
   1c502:	00 00       	nop
   1c504:	26 96       	adiw	r28, 0x06	; 6
   1c506:	cd bf       	out	0x3d, r28	; 61
   1c508:	de bf       	out	0x3e, r29	; 62
   1c50a:	df 91       	pop	r29
   1c50c:	cf 91       	pop	r28
   1c50e:	1f 91       	pop	r17
   1c510:	0f 91       	pop	r16
   1c512:	ff 90       	pop	r15
   1c514:	ef 90       	pop	r14
   1c516:	08 95       	ret

0001c518 <dac_app_enable>:

void dac_app_enable(bool enable)
{
   1c518:	cf 93       	push	r28
   1c51a:	df 93       	push	r29
   1c51c:	1f 92       	push	r1
   1c51e:	1f 92       	push	r1
   1c520:	cd b7       	in	r28, 0x3d	; 61
   1c522:	de b7       	in	r29, 0x3e	; 62
   1c524:	8a 83       	std	Y+2, r24	; 0x02
	if (g_dac_enabled != enable) {
   1c526:	90 91 b6 25 	lds	r25, 0x25B6	; 0x8025b6 <g_dac_enabled>
   1c52a:	8a 81       	ldd	r24, Y+2	; 0x02
   1c52c:	98 17       	cp	r25, r24
   1c52e:	09 f4       	brne	.+2      	; 0x1c532 <dac_app_enable+0x1a>
   1c530:	41 c0       	rjmp	.+130    	; 0x1c5b4 <dac_app_enable+0x9c>
		if (enable) {
   1c532:	8a 81       	ldd	r24, Y+2	; 0x02
   1c534:	88 23       	and	r24, r24
   1c536:	c9 f1       	breq	.+114    	; 0x1c5aa <dac_app_enable+0x92>
			/* Setting the values */
			{
				irqflags_t flags	= cpu_irq_save();
   1c538:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c53c:	89 83       	std	Y+1, r24	; 0x01
				dds0_freq_mHz		= 2000000UL;		// 2 kHz
   1c53e:	80 e8       	ldi	r24, 0x80	; 128
   1c540:	94 e8       	ldi	r25, 0x84	; 132
   1c542:	ae e1       	ldi	r26, 0x1E	; 30
   1c544:	b0 e0       	ldi	r27, 0x00	; 0
   1c546:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1c54a:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1c54e:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1c552:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
				dds0_reg			= 0UL;				// Sine
   1c556:	10 92 de 2b 	sts	0x2BDE, r1	; 0x802bde <dds0_reg>
   1c55a:	10 92 df 2b 	sts	0x2BDF, r1	; 0x802bdf <dds0_reg+0x1>
   1c55e:	10 92 e0 2b 	sts	0x2BE0, r1	; 0x802be0 <dds0_reg+0x2>
   1c562:	10 92 e1 2b 	sts	0x2BE1, r1	; 0x802be1 <dds0_reg+0x3>
				dds1_freq_mHz		= 4000010UL;		// 4 kHz
   1c566:	8a e0       	ldi	r24, 0x0A	; 10
   1c568:	99 e0       	ldi	r25, 0x09	; 9
   1c56a:	ad e3       	ldi	r26, 0x3D	; 61
   1c56c:	b0 e0       	ldi	r27, 0x00	; 0
   1c56e:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1c572:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1c576:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1c57a:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
				dds1_reg			= 0x40000000UL;		// Cosine
   1c57e:	80 e0       	ldi	r24, 0x00	; 0
   1c580:	90 e0       	ldi	r25, 0x00	; 0
   1c582:	a0 e0       	ldi	r26, 0x00	; 0
   1c584:	b0 e4       	ldi	r27, 0x40	; 64
   1c586:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1c58a:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1c58e:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1c592:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
				cpu_irq_restore(flags);
   1c596:	89 81       	ldd	r24, Y+1	; 0x01
   1c598:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
			}

			dac_init();
   1c59c:	0e 94 25 fc 	call	0x1f84a	; 0x1f84a <dac_init>
			tc_start();
   1c5a0:	0e 94 51 f6 	call	0x1eca2	; 0x1eca2 <tc_start>
			dac_start();
   1c5a4:	0e 94 d6 fc 	call	0x1f9ac	; 0x1f9ac <dac_start>
   1c5a8:	02 c0       	rjmp	.+4      	; 0x1c5ae <dac_app_enable+0x96>

		} else {
			dac_stop();
   1c5aa:	0e 94 0a fd 	call	0x1fa14	; 0x1fa14 <dac_stop>
		}

		/* atomic */
		g_dac_enabled = enable;
   1c5ae:	8a 81       	ldd	r24, Y+2	; 0x02
   1c5b0:	80 93 b6 25 	sts	0x25B6, r24	; 0x8025b6 <g_dac_enabled>
	}
}
   1c5b4:	00 00       	nop
   1c5b6:	0f 90       	pop	r0
   1c5b8:	0f 90       	pop	r0
   1c5ba:	df 91       	pop	r29
   1c5bc:	cf 91       	pop	r28
   1c5be:	08 95       	ret

0001c5c0 <dds_update>:

void dds_update(float dds0_hz, float dds1_hz, float phase)
{
   1c5c0:	cf 92       	push	r12
   1c5c2:	ef 92       	push	r14
   1c5c4:	ff 92       	push	r15
   1c5c6:	0f 93       	push	r16
   1c5c8:	1f 93       	push	r17
   1c5ca:	cf 93       	push	r28
   1c5cc:	df 93       	push	r29
   1c5ce:	cd b7       	in	r28, 0x3d	; 61
   1c5d0:	de b7       	in	r29, 0x3e	; 62
   1c5d2:	69 97       	sbiw	r28, 0x19	; 25
   1c5d4:	cd bf       	out	0x3d, r28	; 61
   1c5d6:	de bf       	out	0x3e, r29	; 62
   1c5d8:	6e 87       	std	Y+14, r22	; 0x0e
   1c5da:	7f 87       	std	Y+15, r23	; 0x0f
   1c5dc:	88 8b       	std	Y+16, r24	; 0x10
   1c5de:	99 8b       	std	Y+17, r25	; 0x11
   1c5e0:	2a 8b       	std	Y+18, r18	; 0x12
   1c5e2:	3b 8b       	std	Y+19, r19	; 0x13
   1c5e4:	4c 8b       	std	Y+20, r20	; 0x14
   1c5e6:	5d 8b       	std	Y+21, r21	; 0x15
   1c5e8:	ee 8a       	std	Y+22, r14	; 0x16
   1c5ea:	ff 8a       	std	Y+23, r15	; 0x17
   1c5ec:	08 8f       	std	Y+24, r16	; 0x18
   1c5ee:	19 8f       	std	Y+25, r17	; 0x19
	uint32_t l_dds0_freq_mHz = 0UL;
   1c5f0:	19 82       	std	Y+1, r1	; 0x01
   1c5f2:	1a 82       	std	Y+2, r1	; 0x02
   1c5f4:	1b 82       	std	Y+3, r1	; 0x03
   1c5f6:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t l_dds1_freq_mHz = 0UL;
   1c5f8:	1d 82       	std	Y+5, r1	; 0x05
   1c5fa:	1e 82       	std	Y+6, r1	; 0x06
   1c5fc:	1f 82       	std	Y+7, r1	; 0x07
   1c5fe:	18 86       	std	Y+8, r1	; 0x08
	uint32_t l_dds1_reg = 0UL;
   1c600:	19 86       	std	Y+9, r1	; 0x09
   1c602:	1a 86       	std	Y+10, r1	; 0x0a
   1c604:	1b 86       	std	Y+11, r1	; 0x0b
   1c606:	1c 86       	std	Y+12, r1	; 0x0c

	/* Update only when mHz value for DDS0 is given */
	if (dds0_hz >= 0.f) {
   1c608:	20 e0       	ldi	r18, 0x00	; 0
   1c60a:	30 e0       	ldi	r19, 0x00	; 0
   1c60c:	a9 01       	movw	r20, r18
   1c60e:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c610:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c612:	88 89       	ldd	r24, Y+16	; 0x10
   1c614:	99 89       	ldd	r25, Y+17	; 0x11
   1c616:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1c61a:	88 23       	and	r24, r24
   1c61c:	b4 f0       	brlt	.+44     	; 0x1c64a <dds_update+0x8a>
		l_dds0_freq_mHz = (uint32_t) (dds0_hz * 1000.f);
   1c61e:	20 e0       	ldi	r18, 0x00	; 0
   1c620:	30 e0       	ldi	r19, 0x00	; 0
   1c622:	4a e7       	ldi	r20, 0x7A	; 122
   1c624:	54 e4       	ldi	r21, 0x44	; 68
   1c626:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c628:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c62a:	88 89       	ldd	r24, Y+16	; 0x10
   1c62c:	99 89       	ldd	r25, Y+17	; 0x11
   1c62e:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1c632:	dc 01       	movw	r26, r24
   1c634:	cb 01       	movw	r24, r22
   1c636:	bc 01       	movw	r22, r24
   1c638:	cd 01       	movw	r24, r26
   1c63a:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   1c63e:	dc 01       	movw	r26, r24
   1c640:	cb 01       	movw	r24, r22
   1c642:	89 83       	std	Y+1, r24	; 0x01
   1c644:	9a 83       	std	Y+2, r25	; 0x02
   1c646:	ab 83       	std	Y+3, r26	; 0x03
   1c648:	bc 83       	std	Y+4, r27	; 0x04
	}

	/* Update only when mHz value for DDS1 is given */
	if (dds1_hz >= 0.f) {
   1c64a:	20 e0       	ldi	r18, 0x00	; 0
   1c64c:	30 e0       	ldi	r19, 0x00	; 0
   1c64e:	a9 01       	movw	r20, r18
   1c650:	6a 89       	ldd	r22, Y+18	; 0x12
   1c652:	7b 89       	ldd	r23, Y+19	; 0x13
   1c654:	8c 89       	ldd	r24, Y+20	; 0x14
   1c656:	9d 89       	ldd	r25, Y+21	; 0x15
   1c658:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1c65c:	88 23       	and	r24, r24
   1c65e:	b4 f0       	brlt	.+44     	; 0x1c68c <dds_update+0xcc>
		l_dds1_freq_mHz = (uint32_t) (dds1_hz * 1000.f);
   1c660:	20 e0       	ldi	r18, 0x00	; 0
   1c662:	30 e0       	ldi	r19, 0x00	; 0
   1c664:	4a e7       	ldi	r20, 0x7A	; 122
   1c666:	54 e4       	ldi	r21, 0x44	; 68
   1c668:	6a 89       	ldd	r22, Y+18	; 0x12
   1c66a:	7b 89       	ldd	r23, Y+19	; 0x13
   1c66c:	8c 89       	ldd	r24, Y+20	; 0x14
   1c66e:	9d 89       	ldd	r25, Y+21	; 0x15
   1c670:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1c674:	dc 01       	movw	r26, r24
   1c676:	cb 01       	movw	r24, r22
   1c678:	bc 01       	movw	r22, r24
   1c67a:	cd 01       	movw	r24, r26
   1c67c:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   1c680:	dc 01       	movw	r26, r24
   1c682:	cb 01       	movw	r24, r22
   1c684:	8d 83       	std	Y+5, r24	; 0x05
   1c686:	9e 83       	std	Y+6, r25	; 0x06
   1c688:	af 83       	std	Y+7, r26	; 0x07
   1c68a:	b8 87       	std	Y+8, r27	; 0x08
	}

	/* Set the phase between two starting oscillators */
	if (phase >= 0.f) {
   1c68c:	20 e0       	ldi	r18, 0x00	; 0
   1c68e:	30 e0       	ldi	r19, 0x00	; 0
   1c690:	a9 01       	movw	r20, r18
   1c692:	6e 89       	ldd	r22, Y+22	; 0x16
   1c694:	7f 89       	ldd	r23, Y+23	; 0x17
   1c696:	88 8d       	ldd	r24, Y+24	; 0x18
   1c698:	99 8d       	ldd	r25, Y+25	; 0x19
   1c69a:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1c69e:	88 23       	and	r24, r24
   1c6a0:	04 f1       	brlt	.+64     	; 0x1c6e2 <dds_update+0x122>
		l_dds1_reg = (uint32_t) (0x40000000UL * (phase / 90.f));
   1c6a2:	20 e0       	ldi	r18, 0x00	; 0
   1c6a4:	30 e0       	ldi	r19, 0x00	; 0
   1c6a6:	44 eb       	ldi	r20, 0xB4	; 180
   1c6a8:	52 e4       	ldi	r21, 0x42	; 66
   1c6aa:	6e 89       	ldd	r22, Y+22	; 0x16
   1c6ac:	7f 89       	ldd	r23, Y+23	; 0x17
   1c6ae:	88 8d       	ldd	r24, Y+24	; 0x18
   1c6b0:	99 8d       	ldd	r25, Y+25	; 0x19
   1c6b2:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   1c6b6:	dc 01       	movw	r26, r24
   1c6b8:	cb 01       	movw	r24, r22
   1c6ba:	20 e0       	ldi	r18, 0x00	; 0
   1c6bc:	30 e0       	ldi	r19, 0x00	; 0
   1c6be:	40 e8       	ldi	r20, 0x80	; 128
   1c6c0:	5e e4       	ldi	r21, 0x4E	; 78
   1c6c2:	bc 01       	movw	r22, r24
   1c6c4:	cd 01       	movw	r24, r26
   1c6c6:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1c6ca:	dc 01       	movw	r26, r24
   1c6cc:	cb 01       	movw	r24, r22
   1c6ce:	bc 01       	movw	r22, r24
   1c6d0:	cd 01       	movw	r24, r26
   1c6d2:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   1c6d6:	dc 01       	movw	r26, r24
   1c6d8:	cb 01       	movw	r24, r22
   1c6da:	89 87       	std	Y+9, r24	; 0x09
   1c6dc:	9a 87       	std	Y+10, r25	; 0x0a
   1c6de:	ab 87       	std	Y+11, r26	; 0x0b
   1c6e0:	bc 87       	std	Y+12, r27	; 0x0c
	}

	/* Modifying the DDS registers */
	{
		irqflags_t flags = cpu_irq_save();
   1c6e2:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c6e6:	8d 87       	std	Y+13, r24	; 0x0d

		/* Update only when mHz value for DDS0 is given */
		if (dds0_hz >= 0.f) {
   1c6e8:	20 e0       	ldi	r18, 0x00	; 0
   1c6ea:	30 e0       	ldi	r19, 0x00	; 0
   1c6ec:	a9 01       	movw	r20, r18
   1c6ee:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c6f0:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c6f2:	88 89       	ldd	r24, Y+16	; 0x10
   1c6f4:	99 89       	ldd	r25, Y+17	; 0x11
   1c6f6:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1c6fa:	88 23       	and	r24, r24
   1c6fc:	64 f0       	brlt	.+24     	; 0x1c716 <dds_update+0x156>
			dds0_freq_mHz = l_dds0_freq_mHz;
   1c6fe:	89 81       	ldd	r24, Y+1	; 0x01
   1c700:	9a 81       	ldd	r25, Y+2	; 0x02
   1c702:	ab 81       	ldd	r26, Y+3	; 0x03
   1c704:	bc 81       	ldd	r27, Y+4	; 0x04
   1c706:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1c70a:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1c70e:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1c712:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
		}

		/* Update only when mHz value for DDS1 is given */
		if (dds1_hz >= 0.f) {
   1c716:	20 e0       	ldi	r18, 0x00	; 0
   1c718:	30 e0       	ldi	r19, 0x00	; 0
   1c71a:	a9 01       	movw	r20, r18
   1c71c:	6a 89       	ldd	r22, Y+18	; 0x12
   1c71e:	7b 89       	ldd	r23, Y+19	; 0x13
   1c720:	8c 89       	ldd	r24, Y+20	; 0x14
   1c722:	9d 89       	ldd	r25, Y+21	; 0x15
   1c724:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1c728:	88 23       	and	r24, r24
   1c72a:	64 f0       	brlt	.+24     	; 0x1c744 <dds_update+0x184>
			dds1_freq_mHz = l_dds1_freq_mHz;
   1c72c:	8d 81       	ldd	r24, Y+5	; 0x05
   1c72e:	9e 81       	ldd	r25, Y+6	; 0x06
   1c730:	af 81       	ldd	r26, Y+7	; 0x07
   1c732:	b8 85       	ldd	r27, Y+8	; 0x08
   1c734:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1c738:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1c73c:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1c740:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
		}

		/* Set the phase between two starting oscillators */
		if (phase >= 0.f) {
   1c744:	20 e0       	ldi	r18, 0x00	; 0
   1c746:	30 e0       	ldi	r19, 0x00	; 0
   1c748:	a9 01       	movw	r20, r18
   1c74a:	6e 89       	ldd	r22, Y+22	; 0x16
   1c74c:	7f 89       	ldd	r23, Y+23	; 0x17
   1c74e:	88 8d       	ldd	r24, Y+24	; 0x18
   1c750:	99 8d       	ldd	r25, Y+25	; 0x19
   1c752:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1c756:	88 23       	and	r24, r24
   1c758:	a4 f0       	brlt	.+40     	; 0x1c782 <dds_update+0x1c2>
			dds0_reg = 0UL;
   1c75a:	10 92 de 2b 	sts	0x2BDE, r1	; 0x802bde <dds0_reg>
   1c75e:	10 92 df 2b 	sts	0x2BDF, r1	; 0x802bdf <dds0_reg+0x1>
   1c762:	10 92 e0 2b 	sts	0x2BE0, r1	; 0x802be0 <dds0_reg+0x2>
   1c766:	10 92 e1 2b 	sts	0x2BE1, r1	; 0x802be1 <dds0_reg+0x3>
			dds1_reg = l_dds1_reg;
   1c76a:	89 85       	ldd	r24, Y+9	; 0x09
   1c76c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1c76e:	ab 85       	ldd	r26, Y+11	; 0x0b
   1c770:	bc 85       	ldd	r27, Y+12	; 0x0c
   1c772:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1c776:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1c77a:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1c77e:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
		}

		cpu_irq_restore(flags);
   1c782:	8d 85       	ldd	r24, Y+13	; 0x0d
   1c784:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	/* Calculate new increment values */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 10, true, false, false);
   1c788:	c1 2c       	mov	r12, r1
   1c78a:	e1 2c       	mov	r14, r1
   1c78c:	01 e0       	ldi	r16, 0x01	; 1
   1c78e:	2a e0       	ldi	r18, 0x0A	; 10
   1c790:	30 e0       	ldi	r19, 0x00	; 0
   1c792:	40 e0       	ldi	r20, 0x00	; 0
   1c794:	50 e0       	ldi	r21, 0x00	; 0
   1c796:	60 e0       	ldi	r22, 0x00	; 0
   1c798:	8c e0       	ldi	r24, 0x0C	; 12
   1c79a:	9e ef       	ldi	r25, 0xFE	; 254
   1c79c:	0e 94 60 ef 	call	0x1dec0	; 0x1dec0 <sched_push>
}
   1c7a0:	00 00       	nop
   1c7a2:	69 96       	adiw	r28, 0x19	; 25
   1c7a4:	cd bf       	out	0x3d, r28	; 61
   1c7a6:	de bf       	out	0x3e, r29	; 62
   1c7a8:	df 91       	pop	r29
   1c7aa:	cf 91       	pop	r28
   1c7ac:	1f 91       	pop	r17
   1c7ae:	0f 91       	pop	r16
   1c7b0:	ff 90       	pop	r15
   1c7b2:	ef 90       	pop	r14
   1c7b4:	cf 90       	pop	r12
   1c7b6:	08 95       	ret

0001c7b8 <errorBeep_enable>:

void errorBeep_enable(bool enable)
{
   1c7b8:	cf 93       	push	r28
   1c7ba:	df 93       	push	r29
   1c7bc:	1f 92       	push	r1
   1c7be:	cd b7       	in	r28, 0x3d	; 61
   1c7c0:	de b7       	in	r29, 0x3e	; 62
   1c7c2:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_errorBeep_enable = enable;
   1c7c4:	89 81       	ldd	r24, Y+1	; 0x01
   1c7c6:	80 93 ba 25 	sts	0x25BA, r24	; 0x8025ba <g_errorBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1c7ca:	80 e1       	ldi	r24, 0x10	; 16
   1c7cc:	90 e0       	ldi	r25, 0x00	; 0
   1c7ce:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1c7d2:	00 00       	nop
   1c7d4:	0f 90       	pop	r0
   1c7d6:	df 91       	pop	r29
   1c7d8:	cf 91       	pop	r28
   1c7da:	08 95       	ret

0001c7dc <env_temp>:

void env_temp(float temp)
{
   1c7dc:	cf 92       	push	r12
   1c7de:	df 92       	push	r13
   1c7e0:	ef 92       	push	r14
   1c7e2:	ff 92       	push	r15
   1c7e4:	cf 93       	push	r28
   1c7e6:	df 93       	push	r29
   1c7e8:	cd b7       	in	r28, 0x3d	; 61
   1c7ea:	de b7       	in	r29, 0x3e	; 62
   1c7ec:	29 97       	sbiw	r28, 0x09	; 9
   1c7ee:	cd bf       	out	0x3d, r28	; 61
   1c7f0:	de bf       	out	0x3e, r29	; 62
   1c7f2:	6e 83       	std	Y+6, r22	; 0x06
   1c7f4:	7f 83       	std	Y+7, r23	; 0x07
   1c7f6:	88 87       	std	Y+8, r24	; 0x08
   1c7f8:	99 87       	std	Y+9, r25	; 0x09
	irqflags_t flags = cpu_irq_save();
   1c7fa:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c7fe:	89 83       	std	Y+1, r24	; 0x01
	int16_t l_env_temp_delta_100	= g_env_temp_delta_100;
   1c800:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_env_temp_delta_100>
   1c804:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_env_temp_delta_100+0x1>
   1c808:	8a 83       	std	Y+2, r24	; 0x02
   1c80a:	9b 83       	std	Y+3, r25	; 0x03
	int16_t l_env_temp_deg_100		= g_env_temp_deg_100;
   1c80c:	80 91 92 29 	lds	r24, 0x2992	; 0x802992 <g_env_temp_deg_100>
   1c810:	90 91 93 29 	lds	r25, 0x2993	; 0x802993 <g_env_temp_deg_100+0x1>
   1c814:	8c 83       	std	Y+4, r24	; 0x04
   1c816:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_restore(flags);
   1c818:	89 81       	ldd	r24, Y+1	; 0x01
   1c81a:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

	l_env_temp_delta_100 = (int16_t) ((l_env_temp_deg_100 + l_env_temp_delta_100) - (100.f * temp));
   1c81e:	2c 81       	ldd	r18, Y+4	; 0x04
   1c820:	3d 81       	ldd	r19, Y+5	; 0x05
   1c822:	8a 81       	ldd	r24, Y+2	; 0x02
   1c824:	9b 81       	ldd	r25, Y+3	; 0x03
   1c826:	82 0f       	add	r24, r18
   1c828:	93 1f       	adc	r25, r19
   1c82a:	09 2e       	mov	r0, r25
   1c82c:	00 0c       	add	r0, r0
   1c82e:	aa 0b       	sbc	r26, r26
   1c830:	bb 0b       	sbc	r27, r27
   1c832:	bc 01       	movw	r22, r24
   1c834:	cd 01       	movw	r24, r26
   1c836:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1c83a:	6b 01       	movw	r12, r22
   1c83c:	7c 01       	movw	r14, r24
   1c83e:	20 e0       	ldi	r18, 0x00	; 0
   1c840:	30 e0       	ldi	r19, 0x00	; 0
   1c842:	48 ec       	ldi	r20, 0xC8	; 200
   1c844:	52 e4       	ldi	r21, 0x42	; 66
   1c846:	6e 81       	ldd	r22, Y+6	; 0x06
   1c848:	7f 81       	ldd	r23, Y+7	; 0x07
   1c84a:	88 85       	ldd	r24, Y+8	; 0x08
   1c84c:	99 85       	ldd	r25, Y+9	; 0x09
   1c84e:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1c852:	dc 01       	movw	r26, r24
   1c854:	cb 01       	movw	r24, r22
   1c856:	9c 01       	movw	r18, r24
   1c858:	ad 01       	movw	r20, r26
   1c85a:	c7 01       	movw	r24, r14
   1c85c:	b6 01       	movw	r22, r12
   1c85e:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   1c862:	dc 01       	movw	r26, r24
   1c864:	cb 01       	movw	r24, r22
   1c866:	bc 01       	movw	r22, r24
   1c868:	cd 01       	movw	r24, r26
   1c86a:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1c86e:	dc 01       	movw	r26, r24
   1c870:	cb 01       	movw	r24, r22
   1c872:	8a 83       	std	Y+2, r24	; 0x02
   1c874:	9b 83       	std	Y+3, r25	; 0x03

	flags = cpu_irq_save();
   1c876:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1c87a:	89 83       	std	Y+1, r24	; 0x01
	g_env_temp_delta_100 = l_env_temp_delta_100;
   1c87c:	8a 81       	ldd	r24, Y+2	; 0x02
   1c87e:	9b 81       	ldd	r25, Y+3	; 0x03
   1c880:	80 93 90 29 	sts	0x2990, r24	; 0x802990 <g_env_temp_delta_100>
   1c884:	90 93 91 29 	sts	0x2991, r25	; 0x802991 <g_env_temp_delta_100+0x1>
	cpu_irq_restore(flags);
   1c888:	89 81       	ldd	r24, Y+1	; 0x01
   1c88a:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c88e:	80 e4       	ldi	r24, 0x40	; 64
   1c890:	90 e0       	ldi	r25, 0x00	; 0
   1c892:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1c896:	00 00       	nop
   1c898:	29 96       	adiw	r28, 0x09	; 9
   1c89a:	cd bf       	out	0x3d, r28	; 61
   1c89c:	de bf       	out	0x3e, r29	; 62
   1c89e:	df 91       	pop	r29
   1c8a0:	cf 91       	pop	r28
   1c8a2:	ff 90       	pop	r15
   1c8a4:	ef 90       	pop	r14
   1c8a6:	df 90       	pop	r13
   1c8a8:	cf 90       	pop	r12
   1c8aa:	08 95       	ret

0001c8ac <gsm_aprs_enable>:

void gsm_aprs_enable(bool enable)
{
   1c8ac:	cf 93       	push	r28
   1c8ae:	df 93       	push	r29
   1c8b0:	1f 92       	push	r1
   1c8b2:	cd b7       	in	r28, 0x3d	; 61
   1c8b4:	de b7       	in	r29, 0x3e	; 62
   1c8b6:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_gsm_aprs_enable = enable;
   1c8b8:	89 81       	ldd	r24, Y+1	; 0x01
   1c8ba:	80 93 77 28 	sts	0x2877, r24	; 0x802877 <g_gsm_aprs_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1c8be:	80 e8       	ldi	r24, 0x80	; 128
   1c8c0:	90 e0       	ldi	r25, 0x00	; 0
   1c8c2:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1c8c6:	00 00       	nop
   1c8c8:	0f 90       	pop	r0
   1c8ca:	df 91       	pop	r29
   1c8cc:	cf 91       	pop	r28
   1c8ce:	08 95       	ret

0001c8d0 <gsm_pin_update>:

void gsm_pin_update(const char pin[])
{
   1c8d0:	cf 93       	push	r28
   1c8d2:	df 93       	push	r29
   1c8d4:	00 d0       	rcall	.+0      	; 0x1c8d6 <gsm_pin_update+0x6>
   1c8d6:	cd b7       	in	r28, 0x3d	; 61
   1c8d8:	de b7       	in	r29, 0x3e	; 62
   1c8da:	8a 83       	std	Y+2, r24	; 0x02
   1c8dc:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t idx = 0;
   1c8de:	19 82       	std	Y+1, r1	; 0x01

	if (!pin) {
   1c8e0:	8a 81       	ldd	r24, Y+2	; 0x02
   1c8e2:	9b 81       	ldd	r25, Y+3	; 0x03
   1c8e4:	89 2b       	or	r24, r25
   1c8e6:	59 f4       	brne	.+22     	; 0x1c8fe <gsm_pin_update+0x2e>
		g_gsm_login_pwd[idx++] = 0;
   1c8e8:	89 81       	ldd	r24, Y+1	; 0x01
   1c8ea:	91 e0       	ldi	r25, 0x01	; 1
   1c8ec:	98 0f       	add	r25, r24
   1c8ee:	99 83       	std	Y+1, r25	; 0x01
   1c8f0:	88 2f       	mov	r24, r24
   1c8f2:	90 e0       	ldi	r25, 0x00	; 0
   1c8f4:	87 58       	subi	r24, 0x87	; 135
   1c8f6:	97 4d       	sbci	r25, 0xD7	; 215
   1c8f8:	fc 01       	movw	r30, r24
   1c8fa:	10 82       	st	Z, r1
   1c8fc:	43 c0       	rjmp	.+134    	; 0x1c984 <gsm_pin_update+0xb4>

	} else if ((strlen(pin) - 1) < sizeof(g_gsm_login_pwd)) {
   1c8fe:	8a 81       	ldd	r24, Y+2	; 0x02
   1c900:	9b 81       	ldd	r25, Y+3	; 0x03
   1c902:	0f 94 1d 34 	call	0x2683a	; 0x2683a <strlen>
   1c906:	01 97       	sbiw	r24, 0x01	; 1
   1c908:	0e 97       	sbiw	r24, 0x0e	; 14
   1c90a:	78 f5       	brcc	.+94     	; 0x1c96a <gsm_pin_update+0x9a>
		for (; idx < (sizeof(g_gsm_login_pwd) - 1); idx++) {
   1c90c:	2a c0       	rjmp	.+84     	; 0x1c962 <gsm_pin_update+0x92>
			if (0x20 <= pin[idx]) {
   1c90e:	89 81       	ldd	r24, Y+1	; 0x01
   1c910:	88 2f       	mov	r24, r24
   1c912:	90 e0       	ldi	r25, 0x00	; 0
   1c914:	2a 81       	ldd	r18, Y+2	; 0x02
   1c916:	3b 81       	ldd	r19, Y+3	; 0x03
   1c918:	82 0f       	add	r24, r18
   1c91a:	93 1f       	adc	r25, r19
   1c91c:	fc 01       	movw	r30, r24
   1c91e:	80 81       	ld	r24, Z
   1c920:	80 32       	cpi	r24, 0x20	; 32
   1c922:	8c f0       	brlt	.+34     	; 0x1c946 <gsm_pin_update+0x76>
				g_gsm_login_pwd[idx] = (char)pin[idx];
   1c924:	89 81       	ldd	r24, Y+1	; 0x01
   1c926:	88 2f       	mov	r24, r24
   1c928:	90 e0       	ldi	r25, 0x00	; 0
   1c92a:	29 81       	ldd	r18, Y+1	; 0x01
   1c92c:	22 2f       	mov	r18, r18
   1c92e:	30 e0       	ldi	r19, 0x00	; 0
   1c930:	4a 81       	ldd	r20, Y+2	; 0x02
   1c932:	5b 81       	ldd	r21, Y+3	; 0x03
   1c934:	24 0f       	add	r18, r20
   1c936:	35 1f       	adc	r19, r21
   1c938:	f9 01       	movw	r30, r18
   1c93a:	20 81       	ld	r18, Z
   1c93c:	87 58       	subi	r24, 0x87	; 135
   1c93e:	97 4d       	sbci	r25, 0xD7	; 215
   1c940:	fc 01       	movw	r30, r24
   1c942:	20 83       	st	Z, r18
   1c944:	0b c0       	rjmp	.+22     	; 0x1c95c <gsm_pin_update+0x8c>
			} else {
				g_gsm_login_pwd[idx++] = 0;
   1c946:	89 81       	ldd	r24, Y+1	; 0x01
   1c948:	91 e0       	ldi	r25, 0x01	; 1
   1c94a:	98 0f       	add	r25, r24
   1c94c:	99 83       	std	Y+1, r25	; 0x01
   1c94e:	88 2f       	mov	r24, r24
   1c950:	90 e0       	ldi	r25, 0x00	; 0
   1c952:	87 58       	subi	r24, 0x87	; 135
   1c954:	97 4d       	sbci	r25, 0xD7	; 215
   1c956:	fc 01       	movw	r30, r24
   1c958:	10 82       	st	Z, r1
				break;
   1c95a:	09 c0       	rjmp	.+18     	; 0x1c96e <gsm_pin_update+0x9e>

	if (!pin) {
		g_gsm_login_pwd[idx++] = 0;

	} else if ((strlen(pin) - 1) < sizeof(g_gsm_login_pwd)) {
		for (; idx < (sizeof(g_gsm_login_pwd) - 1); idx++) {
   1c95c:	89 81       	ldd	r24, Y+1	; 0x01
   1c95e:	8f 5f       	subi	r24, 0xFF	; 255
   1c960:	89 83       	std	Y+1, r24	; 0x01
   1c962:	89 81       	ldd	r24, Y+1	; 0x01
   1c964:	8d 30       	cpi	r24, 0x0D	; 13
   1c966:	98 f2       	brcs	.-90     	; 0x1c90e <gsm_pin_update+0x3e>
   1c968:	0d c0       	rjmp	.+26     	; 0x1c984 <gsm_pin_update+0xb4>
				break;
			}
		}

	} else {
		g_gsm_login_pwd[0] = 0;
   1c96a:	10 92 79 28 	sts	0x2879, r1	; 0x802879 <g_gsm_login_pwd>
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_gsm_login_pwd)) {
   1c96e:	0a c0       	rjmp	.+20     	; 0x1c984 <gsm_pin_update+0xb4>
		g_gsm_login_pwd[idx++] = 0;
   1c970:	89 81       	ldd	r24, Y+1	; 0x01
   1c972:	91 e0       	ldi	r25, 0x01	; 1
   1c974:	98 0f       	add	r25, r24
   1c976:	99 83       	std	Y+1, r25	; 0x01
   1c978:	88 2f       	mov	r24, r24
   1c97a:	90 e0       	ldi	r25, 0x00	; 0
   1c97c:	87 58       	subi	r24, 0x87	; 135
   1c97e:	97 4d       	sbci	r25, 0xD7	; 215
   1c980:	fc 01       	movw	r30, r24
   1c982:	10 82       	st	Z, r1
	} else {
		g_gsm_login_pwd[0] = 0;
	}

	/* Fill up to the end of the field */
	while (idx < sizeof(g_gsm_login_pwd)) {
   1c984:	89 81       	ldd	r24, Y+1	; 0x01
   1c986:	8e 30       	cpi	r24, 0x0E	; 14
   1c988:	98 f3       	brcs	.-26     	; 0x1c970 <gsm_pin_update+0xa0>
		g_gsm_login_pwd[idx++] = 0;
	}

	save_globals(EEPROM_SAVE_BF__GSM);
   1c98a:	80 e8       	ldi	r24, 0x80	; 128
   1c98c:	90 e0       	ldi	r25, 0x00	; 0
   1c98e:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1c992:	00 00       	nop
   1c994:	23 96       	adiw	r28, 0x03	; 3
   1c996:	cd bf       	out	0x3d, r28	; 61
   1c998:	de bf       	out	0x3e, r29	; 62
   1c99a:	df 91       	pop	r29
   1c99c:	cf 91       	pop	r28
   1c99e:	08 95       	ret

0001c9a0 <gsm_enable>:

void gsm_enable(bool enable)
{
   1c9a0:	cf 93       	push	r28
   1c9a2:	df 93       	push	r29
   1c9a4:	1f 92       	push	r1
   1c9a6:	cd b7       	in	r28, 0x3d	; 61
   1c9a8:	de b7       	in	r29, 0x3e	; 62
   1c9aa:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_gsm_enable = enable;
   1c9ac:	89 81       	ldd	r24, Y+1	; 0x01
   1c9ae:	80 93 76 28 	sts	0x2876, r24	; 0x802876 <g_gsm_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1c9b2:	80 e8       	ldi	r24, 0x80	; 128
   1c9b4:	90 e0       	ldi	r25, 0x00	; 0
   1c9b6:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>

	/* Switch to the desired activation */
	serial_gsm_activation(enable);
   1c9ba:	89 81       	ldd	r24, Y+1	; 0x01
   1c9bc:	0e 94 8e 27 	call	0x4f1c	; 0x4f1c <serial_gsm_activation>

	if (enable && g_gsm_aprs_enable) {
   1c9c0:	89 81       	ldd	r24, Y+1	; 0x01
   1c9c2:	88 23       	and	r24, r24
   1c9c4:	31 f0       	breq	.+12     	; 0x1c9d2 <gsm_enable+0x32>
   1c9c6:	80 91 77 28 	lds	r24, 0x2877	; 0x802877 <g_gsm_aprs_enable>
   1c9ca:	88 23       	and	r24, r24
   1c9cc:	11 f0       	breq	.+4      	; 0x1c9d2 <gsm_enable+0x32>
		serial_gprs_establish();
   1c9ce:	0e 94 35 36 	call	0x6c6a	; 0x6c6a <serial_gprs_establish>
	}
}
   1c9d2:	00 00       	nop
   1c9d4:	0f 90       	pop	r0
   1c9d6:	df 91       	pop	r29
   1c9d8:	cf 91       	pop	r28
   1c9da:	08 95       	ret

0001c9dc <keyBeep_enable>:

void keyBeep_enable(bool enable)
{
   1c9dc:	cf 93       	push	r28
   1c9de:	df 93       	push	r29
   1c9e0:	1f 92       	push	r1
   1c9e2:	cd b7       	in	r28, 0x3d	; 61
   1c9e4:	de b7       	in	r29, 0x3e	; 62
   1c9e6:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_keyBeep_enable = enable;
   1c9e8:	89 81       	ldd	r24, Y+1	; 0x01
   1c9ea:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <g_keyBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1c9ee:	80 e1       	ldi	r24, 0x10	; 16
   1c9f0:	90 e0       	ldi	r25, 0x00	; 0
   1c9f2:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1c9f6:	00 00       	nop
   1c9f8:	0f 90       	pop	r0
   1c9fa:	df 91       	pop	r29
   1c9fc:	cf 91       	pop	r28
   1c9fe:	08 95       	ret

0001ca00 <pitchTone_mode>:

void pitchTone_mode(uint8_t mode)
{
   1ca00:	cf 93       	push	r28
   1ca02:	df 93       	push	r29
   1ca04:	1f 92       	push	r1
   1ca06:	cd b7       	in	r28, 0x3d	; 61
   1ca08:	de b7       	in	r29, 0x3e	; 62
   1ca0a:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_pitch_tone_mode = mode;
   1ca0c:	89 81       	ldd	r24, Y+1	; 0x01
   1ca0e:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <g_pitch_tone_mode>

	save_globals(EEPROM_SAVE_BF__PITCHTONE);
   1ca12:	80 e2       	ldi	r24, 0x20	; 32
   1ca14:	90 e0       	ldi	r25, 0x00	; 0
   1ca16:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1ca1a:	00 00       	nop
   1ca1c:	0f 90       	pop	r0
   1ca1e:	df 91       	pop	r29
   1ca20:	cf 91       	pop	r28
   1ca22:	08 95       	ret

0001ca24 <qnh_setAuto>:

void qnh_setAuto(void)
{
   1ca24:	cf 93       	push	r28
   1ca26:	df 93       	push	r29
   1ca28:	cd b7       	in	r28, 0x3d	; 61
   1ca2a:	de b7       	in	r29, 0x3e	; 62
	/* atomic */
	g_qnh_is_auto	= true;
   1ca2c:	81 e0       	ldi	r24, 0x01	; 1
   1ca2e:	80 93 96 29 	sts	0x2996, r24	; 0x802996 <g_qnh_is_auto>

	save_globals(EEPROM_SAVE_BF__ENV);
   1ca32:	80 e4       	ldi	r24, 0x40	; 64
   1ca34:	90 e0       	ldi	r25, 0x00	; 0
   1ca36:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1ca3a:	00 00       	nop
   1ca3c:	df 91       	pop	r29
   1ca3e:	cf 91       	pop	r28
   1ca40:	08 95       	ret

0001ca42 <qnh_setHeightM>:

void qnh_setHeightM(int16_t heightM)
{
   1ca42:	cf 93       	push	r28
   1ca44:	df 93       	push	r29
   1ca46:	00 d0       	rcall	.+0      	; 0x1ca48 <qnh_setHeightM+0x6>
   1ca48:	cd b7       	in	r28, 0x3d	; 61
   1ca4a:	de b7       	in	r29, 0x3e	; 62
   1ca4c:	8a 83       	std	Y+2, r24	; 0x02
   1ca4e:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1ca50:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1ca54:	89 83       	std	Y+1, r24	; 0x01
	g_qnh_is_auto	= false;
   1ca56:	10 92 96 29 	sts	0x2996, r1	; 0x802996 <g_qnh_is_auto>
	g_qnh_height_m	= heightM;
   1ca5a:	8a 81       	ldd	r24, Y+2	; 0x02
   1ca5c:	9b 81       	ldd	r25, Y+3	; 0x03
   1ca5e:	80 93 97 29 	sts	0x2997, r24	; 0x802997 <g_qnh_height_m>
   1ca62:	90 93 98 29 	sts	0x2998, r25	; 0x802998 <g_qnh_height_m+0x1>
	cpu_irq_restore(flags);
   1ca66:	89 81       	ldd	r24, Y+1	; 0x01
   1ca68:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1ca6c:	80 e4       	ldi	r24, 0x40	; 64
   1ca6e:	90 e0       	ldi	r25, 0x00	; 0
   1ca70:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1ca74:	00 00       	nop
   1ca76:	23 96       	adiw	r28, 0x03	; 3
   1ca78:	cd bf       	out	0x3d, r28	; 61
   1ca7a:	de bf       	out	0x3e, r29	; 62
   1ca7c:	df 91       	pop	r29
   1ca7e:	cf 91       	pop	r28
   1ca80:	08 95       	ret

0001ca82 <printStatusLines_bitfield>:

void printStatusLines_bitfield(PRINT_STATUS_BF_ENUM_t bf)
{
   1ca82:	cf 93       	push	r28
   1ca84:	df 93       	push	r29
   1ca86:	1f 92       	push	r1
   1ca88:	cd b7       	in	r28, 0x3d	; 61
   1ca8a:	de b7       	in	r29, 0x3e	; 62
   1ca8c:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_usb_cdc_printStatusLines_atxmega	= bf & PRINT_STATUS_LINES__ATXMEGA	?  true : false;
   1ca8e:	89 81       	ldd	r24, Y+1	; 0x01
   1ca90:	88 2f       	mov	r24, r24
   1ca92:	90 e0       	ldi	r25, 0x00	; 0
   1ca94:	81 70       	andi	r24, 0x01	; 1
   1ca96:	99 27       	eor	r25, r25
   1ca98:	21 e0       	ldi	r18, 0x01	; 1
   1ca9a:	89 2b       	or	r24, r25
   1ca9c:	09 f4       	brne	.+2      	; 0x1caa0 <printStatusLines_bitfield+0x1e>
   1ca9e:	20 e0       	ldi	r18, 0x00	; 0
   1caa0:	20 93 63 26 	sts	0x2663, r18	; 0x802663 <g_usb_cdc_printStatusLines_atxmega>
	g_usb_cdc_printStatusLines_sim808	= bf & PRINT_STATUS_LINES__SIM808	?  true : false;
   1caa4:	89 81       	ldd	r24, Y+1	; 0x01
   1caa6:	88 2f       	mov	r24, r24
   1caa8:	90 e0       	ldi	r25, 0x00	; 0
   1caaa:	82 70       	andi	r24, 0x02	; 2
   1caac:	99 27       	eor	r25, r25
   1caae:	21 e0       	ldi	r18, 0x01	; 1
   1cab0:	89 2b       	or	r24, r25
   1cab2:	09 f4       	brne	.+2      	; 0x1cab6 <printStatusLines_bitfield+0x34>
   1cab4:	20 e0       	ldi	r18, 0x00	; 0
   1cab6:	20 93 64 26 	sts	0x2664, r18	; 0x802664 <g_usb_cdc_printStatusLines_sim808>
	g_usb_cdc_printStatusLines_1pps		= bf & PRINT_STATUS_LINES__1PPS		?  true : false;
   1caba:	89 81       	ldd	r24, Y+1	; 0x01
   1cabc:	88 2f       	mov	r24, r24
   1cabe:	90 e0       	ldi	r25, 0x00	; 0
   1cac0:	84 70       	andi	r24, 0x04	; 4
   1cac2:	99 27       	eor	r25, r25
   1cac4:	21 e0       	ldi	r18, 0x01	; 1
   1cac6:	89 2b       	or	r24, r25
   1cac8:	09 f4       	brne	.+2      	; 0x1cacc <printStatusLines_bitfield+0x4a>
   1caca:	20 e0       	ldi	r18, 0x00	; 0
   1cacc:	20 93 65 26 	sts	0x2665, r18	; 0x802665 <g_usb_cdc_printStatusLines_1pps>

	save_globals(EEPROM_SAVE_BF__PRINT_STATUS);
   1cad0:	88 e0       	ldi	r24, 0x08	; 8
   1cad2:	90 e0       	ldi	r25, 0x00	; 0
   1cad4:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
}
   1cad8:	00 00       	nop
   1cada:	0f 90       	pop	r0
   1cadc:	df 91       	pop	r29
   1cade:	cf 91       	pop	r28
   1cae0:	08 95       	ret

0001cae2 <shutdown>:

void shutdown(void)
{
   1cae2:	cf 93       	push	r28
   1cae4:	df 93       	push	r29
   1cae6:	cd b7       	in	r28, 0x3d	; 61
   1cae8:	de b7       	in	r29, 0x3e	; 62
	/* Shutdown SIM808 */
	//if (g_gsm_mode != OFF) {
	{
		serial_sim808_gsm_setFunc(SERIAL_SIM808_GSM_SETFUNC_OFF);
   1caea:	80 e0       	ldi	r24, 0x00	; 0
   1caec:	0e 94 1e 27 	call	0x4e3c	; 0x4e3c <serial_sim808_gsm_setFunc>
		serial_sim808_gsm_shutdown();
   1caf0:	0e 94 5f 2b 	call	0x56be	; 0x56be <serial_sim808_gsm_shutdown>
	}

	/* Stop main loop */
	halt();
}
   1caf4:	e4 d0       	rcall	.+456    	; 0x1ccbe <halt>
   1caf6:	00 00       	nop
   1caf8:	df 91       	pop	r29
   1cafa:	cf 91       	pop	r28
   1cafc:	08 95       	ret

0001cafe <xoPwm_set>:

void xoPwm_set(int32_t mode_pwm)
{
   1cafe:	cf 93       	push	r28
   1cb00:	df 93       	push	r29
   1cb02:	cd b7       	in	r28, 0x3d	; 61
   1cb04:	de b7       	in	r29, 0x3e	; 62
   1cb06:	2a 97       	sbiw	r28, 0x0a	; 10
   1cb08:	cd bf       	out	0x3d, r28	; 61
   1cb0a:	de bf       	out	0x3e, r29	; 62
   1cb0c:	6f 83       	std	Y+7, r22	; 0x07
   1cb0e:	78 87       	std	Y+8, r23	; 0x08
   1cb10:	89 87       	std	Y+9, r24	; 0x09
   1cb12:	9a 87       	std	Y+10, r25	; 0x0a
	int32_t l_xo_mode_pwm = INT16_MIN;
   1cb14:	80 e0       	ldi	r24, 0x00	; 0
   1cb16:	90 e8       	ldi	r25, 0x80	; 128
   1cb18:	af ef       	ldi	r26, 0xFF	; 255
   1cb1a:	bf ef       	ldi	r27, 0xFF	; 255
   1cb1c:	89 83       	std	Y+1, r24	; 0x01
   1cb1e:	9a 83       	std	Y+2, r25	; 0x02
   1cb20:	ab 83       	std	Y+3, r26	; 0x03
   1cb22:	bc 83       	std	Y+4, r27	; 0x04

	if (mode_pwm >= 0) {
   1cb24:	8f 81       	ldd	r24, Y+7	; 0x07
   1cb26:	98 85       	ldd	r25, Y+8	; 0x08
   1cb28:	a9 85       	ldd	r26, Y+9	; 0x09
   1cb2a:	ba 85       	ldd	r27, Y+10	; 0x0a
   1cb2c:	bb 23       	and	r27, r27
   1cb2e:	fc f0       	brlt	.+62     	; 0x1cb6e <xoPwm_set+0x70>
		/* Set the PWM value for the VCTCXO pull voltage (should be abt. 1.5 V) */
		l_xo_mode_pwm = ((mode_pwm << C_XO_VAL_INT_SHIFT) & C_XO_VAL_INT_MASK);
   1cb30:	8f 81       	ldd	r24, Y+7	; 0x07
   1cb32:	98 85       	ldd	r25, Y+8	; 0x08
   1cb34:	a9 85       	ldd	r26, Y+9	; 0x09
   1cb36:	ba 85       	ldd	r27, Y+10	; 0x0a
   1cb38:	ba 2f       	mov	r27, r26
   1cb3a:	a9 2f       	mov	r26, r25
   1cb3c:	98 2f       	mov	r25, r24
   1cb3e:	88 27       	eor	r24, r24
   1cb40:	88 27       	eor	r24, r24
   1cb42:	bb 27       	eor	r27, r27
   1cb44:	89 83       	std	Y+1, r24	; 0x01
   1cb46:	9a 83       	std	Y+2, r25	; 0x02
   1cb48:	ab 83       	std	Y+3, r26	; 0x03
   1cb4a:	bc 83       	std	Y+4, r27	; 0x04
		tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) (l_xo_mode_pwm >> C_XO_VAL_INT_SHIFT));
   1cb4c:	89 81       	ldd	r24, Y+1	; 0x01
   1cb4e:	9a 81       	ldd	r25, Y+2	; 0x02
   1cb50:	ab 81       	ldd	r26, Y+3	; 0x03
   1cb52:	bc 81       	ldd	r27, Y+4	; 0x04
   1cb54:	89 2f       	mov	r24, r25
   1cb56:	9a 2f       	mov	r25, r26
   1cb58:	ab 2f       	mov	r26, r27
   1cb5a:	bb 27       	eor	r27, r27
   1cb5c:	a7 fd       	sbrc	r26, 7
   1cb5e:	ba 95       	dec	r27
   1cb60:	ac 01       	movw	r20, r24
   1cb62:	63 e0       	ldi	r22, 0x03	; 3
   1cb64:	80 e0       	ldi	r24, 0x00	; 0
   1cb66:	98 e0       	ldi	r25, 0x08	; 8
   1cb68:	0e 94 ca d3 	call	0x1a794	; 0x1a794 <tc_write_cc_buffer>
   1cb6c:	82 c0       	rjmp	.+260    	; 0x1cc72 <xoPwm_set+0x174>

	} else {
		switch (mode_pwm) {
   1cb6e:	8f 81       	ldd	r24, Y+7	; 0x07
   1cb70:	98 85       	ldd	r25, Y+8	; 0x08
   1cb72:	a9 85       	ldd	r26, Y+9	; 0x09
   1cb74:	ba 85       	ldd	r27, Y+10	; 0x0a
   1cb76:	8e 3f       	cpi	r24, 0xFE	; 254
   1cb78:	2f ef       	ldi	r18, 0xFF	; 255
   1cb7a:	92 07       	cpc	r25, r18
   1cb7c:	a2 07       	cpc	r26, r18
   1cb7e:	b2 07       	cpc	r27, r18
   1cb80:	39 f0       	breq	.+14     	; 0x1cb90 <xoPwm_set+0x92>
   1cb82:	8f 3f       	cpi	r24, 0xFF	; 255
   1cb84:	9f 4f       	sbci	r25, 0xFF	; 255
   1cb86:	af 4f       	sbci	r26, 0xFF	; 255
   1cb88:	bf 4f       	sbci	r27, 0xFF	; 255
   1cb8a:	09 f4       	brne	.+2      	; 0x1cb8e <xoPwm_set+0x90>
   1cb8c:	4d c0       	rjmp	.+154    	; 0x1cc28 <xoPwm_set+0x12a>
   1cb8e:	71 c0       	rjmp	.+226    	; 0x1cc72 <xoPwm_set+0x174>
			case -2:
				/* Preset value */
				l_xo_mode_pwm = ((int32_t) (0.5f + g_pwm_vctcxo_cfg.period * C_VCTCXO_DEFAULT_VOLTS / C_VCTCXO_PWM_HI_VOLTS)) & UINT16_MAX;
   1cb90:	80 91 22 2a 	lds	r24, 0x2A22	; 0x802a22 <g_pwm_vctcxo_cfg+0x5>
   1cb94:	90 91 23 2a 	lds	r25, 0x2A23	; 0x802a23 <g_pwm_vctcxo_cfg+0x6>
   1cb98:	cc 01       	movw	r24, r24
   1cb9a:	a0 e0       	ldi	r26, 0x00	; 0
   1cb9c:	b0 e0       	ldi	r27, 0x00	; 0
   1cb9e:	bc 01       	movw	r22, r24
   1cba0:	cd 01       	movw	r24, r26
   1cba2:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   1cba6:	dc 01       	movw	r26, r24
   1cba8:	cb 01       	movw	r24, r22
   1cbaa:	20 e0       	ldi	r18, 0x00	; 0
   1cbac:	30 e0       	ldi	r19, 0x00	; 0
   1cbae:	40 ec       	ldi	r20, 0xC0	; 192
   1cbb0:	5f e3       	ldi	r21, 0x3F	; 63
   1cbb2:	bc 01       	movw	r22, r24
   1cbb4:	cd 01       	movw	r24, r26
   1cbb6:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1cbba:	dc 01       	movw	r26, r24
   1cbbc:	cb 01       	movw	r24, r22
   1cbbe:	27 e2       	ldi	r18, 0x27	; 39
   1cbc0:	31 e3       	ldi	r19, 0x31	; 49
   1cbc2:	40 e5       	ldi	r20, 0x50	; 80
   1cbc4:	50 e4       	ldi	r21, 0x40	; 64
   1cbc6:	bc 01       	movw	r22, r24
   1cbc8:	cd 01       	movw	r24, r26
   1cbca:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   1cbce:	dc 01       	movw	r26, r24
   1cbd0:	cb 01       	movw	r24, r22
   1cbd2:	20 e0       	ldi	r18, 0x00	; 0
   1cbd4:	30 e0       	ldi	r19, 0x00	; 0
   1cbd6:	40 e0       	ldi	r20, 0x00	; 0
   1cbd8:	5f e3       	ldi	r21, 0x3F	; 63
   1cbda:	bc 01       	movw	r22, r24
   1cbdc:	cd 01       	movw	r24, r26
   1cbde:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1cbe2:	dc 01       	movw	r26, r24
   1cbe4:	cb 01       	movw	r24, r22
   1cbe6:	bc 01       	movw	r22, r24
   1cbe8:	cd 01       	movw	r24, r26
   1cbea:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   1cbee:	dc 01       	movw	r26, r24
   1cbf0:	cb 01       	movw	r24, r22
   1cbf2:	aa 27       	eor	r26, r26
   1cbf4:	bb 27       	eor	r27, r27
   1cbf6:	89 83       	std	Y+1, r24	; 0x01
   1cbf8:	9a 83       	std	Y+2, r25	; 0x02
   1cbfa:	ab 83       	std	Y+3, r26	; 0x03
   1cbfc:	bc 83       	std	Y+4, r27	; 0x04
				tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t)l_xo_mode_pwm);	// Preset value with no flags
   1cbfe:	89 81       	ldd	r24, Y+1	; 0x01
   1cc00:	9a 81       	ldd	r25, Y+2	; 0x02
   1cc02:	ac 01       	movw	r20, r24
   1cc04:	63 e0       	ldi	r22, 0x03	; 3
   1cc06:	80 e0       	ldi	r24, 0x00	; 0
   1cc08:	98 e0       	ldi	r25, 0x08	; 8
   1cc0a:	0e 94 ca d3 	call	0x1a794	; 0x1a794 <tc_write_cc_buffer>
				l_xo_mode_pwm <<= C_XO_VAL_INT_SHIFT;
   1cc0e:	89 81       	ldd	r24, Y+1	; 0x01
   1cc10:	9a 81       	ldd	r25, Y+2	; 0x02
   1cc12:	ab 81       	ldd	r26, Y+3	; 0x03
   1cc14:	bc 81       	ldd	r27, Y+4	; 0x04
   1cc16:	ba 2f       	mov	r27, r26
   1cc18:	a9 2f       	mov	r26, r25
   1cc1a:	98 2f       	mov	r25, r24
   1cc1c:	88 27       	eor	r24, r24
   1cc1e:	89 83       	std	Y+1, r24	; 0x01
   1cc20:	9a 83       	std	Y+2, r25	; 0x02
   1cc22:	ab 83       	std	Y+3, r26	; 0x03
   1cc24:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1cc26:	25 c0       	rjmp	.+74     	; 0x1cc72 <xoPwm_set+0x174>

			case -1:
				/* PLL mode - get current PWM value and set PLL bit */
				{
					irqflags_t flags = cpu_irq_save();
   1cc28:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1cc2c:	8d 83       	std	Y+5, r24	; 0x05
					l_xo_mode_pwm = g_xo_mode_pwm;
   1cc2e:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <g_xo_mode_pwm>
   1cc32:	90 91 17 29 	lds	r25, 0x2917	; 0x802917 <g_xo_mode_pwm+0x1>
   1cc36:	a0 91 18 29 	lds	r26, 0x2918	; 0x802918 <g_xo_mode_pwm+0x2>
   1cc3a:	b0 91 19 29 	lds	r27, 0x2919	; 0x802919 <g_xo_mode_pwm+0x3>
   1cc3e:	89 83       	std	Y+1, r24	; 0x01
   1cc40:	9a 83       	std	Y+2, r25	; 0x02
   1cc42:	ab 83       	std	Y+3, r26	; 0x03
   1cc44:	bc 83       	std	Y+4, r27	; 0x04
					cpu_irq_restore(flags);
   1cc46:	8d 81       	ldd	r24, Y+5	; 0x05
   1cc48:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
				}
				l_xo_mode_pwm &= (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);	// Mask out all flags
   1cc4c:	89 81       	ldd	r24, Y+1	; 0x01
   1cc4e:	9a 81       	ldd	r25, Y+2	; 0x02
   1cc50:	ab 81       	ldd	r26, Y+3	; 0x03
   1cc52:	bc 81       	ldd	r27, Y+4	; 0x04
   1cc54:	bb 27       	eor	r27, r27
   1cc56:	89 83       	std	Y+1, r24	; 0x01
   1cc58:	9a 83       	std	Y+2, r25	; 0x02
   1cc5a:	ab 83       	std	Y+3, r26	; 0x03
   1cc5c:	bc 83       	std	Y+4, r27	; 0x04
				l_xo_mode_pwm |=  C_XO_BF_PLL;								// Flag: use PLL feature
   1cc5e:	89 81       	ldd	r24, Y+1	; 0x01
   1cc60:	9a 81       	ldd	r25, Y+2	; 0x02
   1cc62:	ab 81       	ldd	r26, Y+3	; 0x03
   1cc64:	bc 81       	ldd	r27, Y+4	; 0x04
   1cc66:	b0 64       	ori	r27, 0x40	; 64
   1cc68:	89 83       	std	Y+1, r24	; 0x01
   1cc6a:	9a 83       	std	Y+2, r25	; 0x02
   1cc6c:	ab 83       	std	Y+3, r26	; 0x03
   1cc6e:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1cc70:	00 00       	nop
		}
	}

	/* Write back global var */
	if (l_xo_mode_pwm != INT16_MIN) {
   1cc72:	89 81       	ldd	r24, Y+1	; 0x01
   1cc74:	9a 81       	ldd	r25, Y+2	; 0x02
   1cc76:	ab 81       	ldd	r26, Y+3	; 0x03
   1cc78:	bc 81       	ldd	r27, Y+4	; 0x04
   1cc7a:	81 15       	cp	r24, r1
   1cc7c:	90 48       	sbci	r25, 0x80	; 128
   1cc7e:	af 4f       	sbci	r26, 0xFF	; 255
   1cc80:	bf 4f       	sbci	r27, 0xFF	; 255
   1cc82:	b1 f0       	breq	.+44     	; 0x1ccb0 <xoPwm_set+0x1b2>
		irqflags_t flags = cpu_irq_save();
   1cc84:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1cc88:	8e 83       	std	Y+6, r24	; 0x06
		g_xo_mode_pwm = l_xo_mode_pwm;
   1cc8a:	89 81       	ldd	r24, Y+1	; 0x01
   1cc8c:	9a 81       	ldd	r25, Y+2	; 0x02
   1cc8e:	ab 81       	ldd	r26, Y+3	; 0x03
   1cc90:	bc 81       	ldd	r27, Y+4	; 0x04
   1cc92:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <g_xo_mode_pwm>
   1cc96:	90 93 17 29 	sts	0x2917, r25	; 0x802917 <g_xo_mode_pwm+0x1>
   1cc9a:	a0 93 18 29 	sts	0x2918, r26	; 0x802918 <g_xo_mode_pwm+0x2>
   1cc9e:	b0 93 19 29 	sts	0x2919, r27	; 0x802919 <g_xo_mode_pwm+0x3>
		cpu_irq_restore(flags);
   1cca2:	8e 81       	ldd	r24, Y+6	; 0x06
   1cca4:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		save_globals(EEPROM_SAVE_BF__VCTCXO);
   1cca8:	81 e0       	ldi	r24, 0x01	; 1
   1ccaa:	90 e0       	ldi	r25, 0x00	; 0
   1ccac:	0e 94 ad d8 	call	0x1b15a	; 0x1b15a <save_globals>
	}
}
   1ccb0:	00 00       	nop
   1ccb2:	2a 96       	adiw	r28, 0x0a	; 10
   1ccb4:	cd bf       	out	0x3d, r28	; 61
   1ccb6:	de bf       	out	0x3e, r29	; 62
   1ccb8:	df 91       	pop	r29
   1ccba:	cf 91       	pop	r28
   1ccbc:	08 95       	ret

0001ccbe <halt>:

void halt(void)
{
   1ccbe:	cf 93       	push	r28
   1ccc0:	df 93       	push	r29
   1ccc2:	cd b7       	in	r28, 0x3d	; 61
   1ccc4:	de b7       	in	r29, 0x3e	; 62
	/* MAIN Loop Shutdown */
	/* atomic */
	{
		g_workmode = WORKMODE_END;
   1ccc6:	84 e0       	ldi	r24, 0x04	; 4
   1ccc8:	80 93 69 26 	sts	0x2669, r24	; 0x802669 <g_workmode>
	}
}
   1cccc:	00 00       	nop
   1ccce:	df 91       	pop	r29
   1ccd0:	cf 91       	pop	r28
   1ccd2:	08 95       	ret

0001ccd4 <calc_next_frame>:


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
   1ccd4:	0f 93       	push	r16
   1ccd6:	1f 93       	push	r17
   1ccd8:	cf 93       	push	r28
   1ccda:	df 93       	push	r29
   1ccdc:	cd b7       	in	r28, 0x3d	; 61
   1ccde:	de b7       	in	r29, 0x3e	; 62
   1cce0:	2f 97       	sbiw	r28, 0x0f	; 15
   1cce2:	cd bf       	out	0x3d, r28	; 61
   1cce4:	de bf       	out	0x3e, r29	; 62
   1cce6:	8e 83       	std	Y+6, r24	; 0x06
   1cce8:	9f 83       	std	Y+7, r25	; 0x07
   1ccea:	68 87       	std	Y+8, r22	; 0x08
   1ccec:	79 87       	std	Y+9, r23	; 0x09
   1ccee:	4a 87       	std	Y+10, r20	; 0x0a
   1ccf0:	5b 87       	std	Y+11, r21	; 0x0b
   1ccf2:	2c 87       	std	Y+12, r18	; 0x0c
   1ccf4:	3d 87       	std	Y+13, r19	; 0x0d
   1ccf6:	0e 87       	std	Y+14, r16	; 0x0e
   1ccf8:	1f 87       	std	Y+15, r17	; 0x0f
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1ccfa:	19 82       	std	Y+1, r1	; 0x01
   1ccfc:	73 c0       	rjmp	.+230    	; 0x1cde4 <calc_next_frame+0x110>
		uint16_t dds0_phase = *dds0_reg_p >> 16;
   1ccfe:	88 85       	ldd	r24, Y+8	; 0x08
   1cd00:	99 85       	ldd	r25, Y+9	; 0x09
   1cd02:	fc 01       	movw	r30, r24
   1cd04:	80 81       	ld	r24, Z
   1cd06:	91 81       	ldd	r25, Z+1	; 0x01
   1cd08:	a2 81       	ldd	r26, Z+2	; 0x02
   1cd0a:	b3 81       	ldd	r27, Z+3	; 0x03
   1cd0c:	cd 01       	movw	r24, r26
   1cd0e:	aa 27       	eor	r26, r26
   1cd10:	bb 27       	eor	r27, r27
   1cd12:	8a 83       	std	Y+2, r24	; 0x02
   1cd14:	9b 83       	std	Y+3, r25	; 0x03
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);
   1cd16:	89 81       	ldd	r24, Y+1	; 0x01
   1cd18:	88 2f       	mov	r24, r24
   1cd1a:	90 e0       	ldi	r25, 0x00	; 0
   1cd1c:	88 0f       	add	r24, r24
   1cd1e:	99 1f       	adc	r25, r25
   1cd20:	88 0f       	add	r24, r24
   1cd22:	99 1f       	adc	r25, r25
   1cd24:	2e 81       	ldd	r18, Y+6	; 0x06
   1cd26:	3f 81       	ldd	r19, Y+7	; 0x07
   1cd28:	89 01       	movw	r16, r18
   1cd2a:	08 0f       	add	r16, r24
   1cd2c:	19 1f       	adc	r17, r25
   1cd2e:	8a 81       	ldd	r24, Y+2	; 0x02
   1cd30:	9b 81       	ldd	r25, Y+3	; 0x03
   1cd32:	0e 94 30 53 	call	0xa660	; 0xa660 <get_interpolated_sine>
   1cd36:	f8 01       	movw	r30, r16
   1cd38:	80 83       	st	Z, r24
   1cd3a:	91 83       	std	Z+1, r25	; 0x01

		uint16_t dds1_phase = *dds1_reg_p >> 16;
   1cd3c:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cd3e:	9d 85       	ldd	r25, Y+13	; 0x0d
   1cd40:	fc 01       	movw	r30, r24
   1cd42:	80 81       	ld	r24, Z
   1cd44:	91 81       	ldd	r25, Z+1	; 0x01
   1cd46:	a2 81       	ldd	r26, Z+2	; 0x02
   1cd48:	b3 81       	ldd	r27, Z+3	; 0x03
   1cd4a:	cd 01       	movw	r24, r26
   1cd4c:	aa 27       	eor	r26, r26
   1cd4e:	bb 27       	eor	r27, r27
   1cd50:	8c 83       	std	Y+4, r24	; 0x04
   1cd52:	9d 83       	std	Y+5, r25	; 0x05
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
   1cd54:	89 81       	ldd	r24, Y+1	; 0x01
   1cd56:	88 2f       	mov	r24, r24
   1cd58:	90 e0       	ldi	r25, 0x00	; 0
   1cd5a:	88 0f       	add	r24, r24
   1cd5c:	99 1f       	adc	r25, r25
   1cd5e:	88 0f       	add	r24, r24
   1cd60:	99 1f       	adc	r25, r25
   1cd62:	2e 81       	ldd	r18, Y+6	; 0x06
   1cd64:	3f 81       	ldd	r19, Y+7	; 0x07
   1cd66:	89 01       	movw	r16, r18
   1cd68:	08 0f       	add	r16, r24
   1cd6a:	19 1f       	adc	r17, r25
   1cd6c:	8c 81       	ldd	r24, Y+4	; 0x04
   1cd6e:	9d 81       	ldd	r25, Y+5	; 0x05
   1cd70:	0e 94 30 53 	call	0xa660	; 0xa660 <get_interpolated_sine>
   1cd74:	f8 01       	movw	r30, r16
   1cd76:	82 83       	std	Z+2, r24	; 0x02
   1cd78:	93 83       	std	Z+3, r25	; 0x03


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1cd7a:	89 81       	ldd	r24, Y+1	; 0x01
   1cd7c:	8f 5f       	subi	r24, 0xFF	; 255
   1cd7e:	89 83       	std	Y+1, r24	; 0x01
   1cd80:	88 85       	ldd	r24, Y+8	; 0x08
   1cd82:	99 85       	ldd	r25, Y+9	; 0x09
   1cd84:	fc 01       	movw	r30, r24
   1cd86:	20 81       	ld	r18, Z
   1cd88:	31 81       	ldd	r19, Z+1	; 0x01
   1cd8a:	42 81       	ldd	r20, Z+2	; 0x02
   1cd8c:	53 81       	ldd	r21, Z+3	; 0x03
   1cd8e:	8a 85       	ldd	r24, Y+10	; 0x0a
   1cd90:	9b 85       	ldd	r25, Y+11	; 0x0b
   1cd92:	fc 01       	movw	r30, r24
   1cd94:	80 81       	ld	r24, Z
   1cd96:	91 81       	ldd	r25, Z+1	; 0x01
   1cd98:	a2 81       	ldd	r26, Z+2	; 0x02
   1cd9a:	b3 81       	ldd	r27, Z+3	; 0x03
   1cd9c:	82 0f       	add	r24, r18
   1cd9e:	93 1f       	adc	r25, r19
   1cda0:	a4 1f       	adc	r26, r20
   1cda2:	b5 1f       	adc	r27, r21
   1cda4:	28 85       	ldd	r18, Y+8	; 0x08
   1cda6:	39 85       	ldd	r19, Y+9	; 0x09
   1cda8:	f9 01       	movw	r30, r18
   1cdaa:	80 83       	st	Z, r24
   1cdac:	91 83       	std	Z+1, r25	; 0x01
   1cdae:	a2 83       	std	Z+2, r26	; 0x02
   1cdb0:	b3 83       	std	Z+3, r27	; 0x03
   1cdb2:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cdb4:	9d 85       	ldd	r25, Y+13	; 0x0d
   1cdb6:	fc 01       	movw	r30, r24
   1cdb8:	20 81       	ld	r18, Z
   1cdba:	31 81       	ldd	r19, Z+1	; 0x01
   1cdbc:	42 81       	ldd	r20, Z+2	; 0x02
   1cdbe:	53 81       	ldd	r21, Z+3	; 0x03
   1cdc0:	8e 85       	ldd	r24, Y+14	; 0x0e
   1cdc2:	9f 85       	ldd	r25, Y+15	; 0x0f
   1cdc4:	fc 01       	movw	r30, r24
   1cdc6:	80 81       	ld	r24, Z
   1cdc8:	91 81       	ldd	r25, Z+1	; 0x01
   1cdca:	a2 81       	ldd	r26, Z+2	; 0x02
   1cdcc:	b3 81       	ldd	r27, Z+3	; 0x03
   1cdce:	82 0f       	add	r24, r18
   1cdd0:	93 1f       	adc	r25, r19
   1cdd2:	a4 1f       	adc	r26, r20
   1cdd4:	b5 1f       	adc	r27, r21
   1cdd6:	2c 85       	ldd	r18, Y+12	; 0x0c
   1cdd8:	3d 85       	ldd	r19, Y+13	; 0x0d
   1cdda:	f9 01       	movw	r30, r18
   1cddc:	80 83       	st	Z, r24
   1cdde:	91 83       	std	Z+1, r25	; 0x01
   1cde0:	a2 83       	std	Z+2, r26	; 0x02
   1cde2:	b3 83       	std	Z+3, r27	; 0x03
   1cde4:	89 81       	ldd	r24, Y+1	; 0x01
   1cde6:	88 30       	cpi	r24, 0x08	; 8
   1cde8:	08 f4       	brcc	.+2      	; 0x1cdec <calc_next_frame+0x118>
   1cdea:	89 cf       	rjmp	.-238    	; 0x1ccfe <calc_next_frame+0x2a>
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);

		uint16_t dds1_phase = *dds1_reg_p >> 16;
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
	}
}
   1cdec:	00 00       	nop
   1cdee:	2f 96       	adiw	r28, 0x0f	; 15
   1cdf0:	cd bf       	out	0x3d, r28	; 61
   1cdf2:	de bf       	out	0x3e, r29	; 62
   1cdf4:	df 91       	pop	r29
   1cdf6:	cf 91       	pop	r28
   1cdf8:	1f 91       	pop	r17
   1cdfa:	0f 91       	pop	r16
   1cdfc:	08 95       	ret

0001cdfe <isr_100ms_main_1pps>:
const char					PM_DEBUG_MAIN_1PPS_1[]				= "DEBUG_MAIN_1PPS: diff=%+04d, last_adjust=%d, inSpan=%d, ";
const char					PM_DEBUG_MAIN_1PPS_2[]				= "doUpdate=%d, outOfSync=%d\r\n";
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_1[]);
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_2[]);
static void isr_100ms_main_1pps(void)
{
   1cdfe:	af 92       	push	r10
   1ce00:	bf 92       	push	r11
   1ce02:	cf 92       	push	r12
   1ce04:	df 92       	push	r13
   1ce06:	ef 92       	push	r14
   1ce08:	ff 92       	push	r15
   1ce0a:	0f 93       	push	r16
   1ce0c:	1f 93       	push	r17
   1ce0e:	cf 93       	push	r28
   1ce10:	df 93       	push	r29
   1ce12:	cd b7       	in	r28, 0x3d	; 61
   1ce14:	de b7       	in	r29, 0x3e	; 62
   1ce16:	c6 58       	subi	r28, 0x86	; 134
   1ce18:	d1 09       	sbc	r29, r1
   1ce1a:	cd bf       	out	0x3d, r28	; 61
   1ce1c:	de bf       	out	0x3e, r29	; 62
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
   1ce1e:	90 91 d5 25 	lds	r25, 0x25D5	; 0x8025d5 <g_1pps_last_new>
   1ce22:	81 e0       	ldi	r24, 0x01	; 1
   1ce24:	89 27       	eor	r24, r25
   1ce26:	88 23       	and	r24, r24
   1ce28:	09 f0       	breq	.+2      	; 0x1ce2c <isr_100ms_main_1pps+0x2e>
   1ce2a:	ea c1       	rjmp	.+980    	; 0x1d200 <isr_100ms_main_1pps+0x402>
		return;

	} else {
		bool doUpdate				= false;
   1ce2c:	19 82       	std	Y+1, r1	; 0x01
		bool inSpan					= false;
   1ce2e:	1a 82       	std	Y+2, r1	; 0x02
		int16_t l_1pps_last_diff	= 0;
   1ce30:	1b 82       	std	Y+3, r1	; 0x03
   1ce32:	1c 82       	std	Y+4, r1	; 0x04

		/* Timer has adjust to 1PPS */
		if (g_1pps_last_adjust) {
   1ce34:	80 91 d6 25 	lds	r24, 0x25D6	; 0x8025d6 <g_1pps_last_adjust>
   1ce38:	88 23       	and	r24, r24
   1ce3a:	79 f1       	breq	.+94     	; 0x1ce9a <isr_100ms_main_1pps+0x9c>
			g_1pps_last_adjust			= false;
   1ce3c:	10 92 d6 25 	sts	0x25D6, r1	; 0x8025d6 <g_1pps_last_adjust>
			g_1pps_processed_lo			= g_1pps_last_lo;
   1ce40:	80 91 c8 25 	lds	r24, 0x25C8	; 0x8025c8 <g_1pps_last_lo>
   1ce44:	90 91 c9 25 	lds	r25, 0x25C9	; 0x8025c9 <g_1pps_last_lo+0x1>
   1ce48:	80 93 d7 25 	sts	0x25D7, r24	; 0x8025d7 <g_1pps_processed_lo>
   1ce4c:	90 93 d8 25 	sts	0x25D8, r25	; 0x8025d8 <g_1pps_processed_lo+0x1>
			g_1pps_processed_hi			= g_1pps_last_hi;
   1ce50:	20 91 ca 25 	lds	r18, 0x25CA	; 0x8025ca <g_1pps_last_hi>
   1ce54:	30 91 cb 25 	lds	r19, 0x25CB	; 0x8025cb <g_1pps_last_hi+0x1>
   1ce58:	40 91 cc 25 	lds	r20, 0x25CC	; 0x8025cc <g_1pps_last_hi+0x2>
   1ce5c:	50 91 cd 25 	lds	r21, 0x25CD	; 0x8025cd <g_1pps_last_hi+0x3>
   1ce60:	60 91 ce 25 	lds	r22, 0x25CE	; 0x8025ce <g_1pps_last_hi+0x4>
   1ce64:	70 91 cf 25 	lds	r23, 0x25CF	; 0x8025cf <g_1pps_last_hi+0x5>
   1ce68:	80 91 d0 25 	lds	r24, 0x25D0	; 0x8025d0 <g_1pps_last_hi+0x6>
   1ce6c:	90 91 d1 25 	lds	r25, 0x25D1	; 0x8025d1 <g_1pps_last_hi+0x7>
   1ce70:	20 93 d9 25 	sts	0x25D9, r18	; 0x8025d9 <g_1pps_processed_hi>
   1ce74:	30 93 da 25 	sts	0x25DA, r19	; 0x8025da <g_1pps_processed_hi+0x1>
   1ce78:	40 93 db 25 	sts	0x25DB, r20	; 0x8025db <g_1pps_processed_hi+0x2>
   1ce7c:	50 93 dc 25 	sts	0x25DC, r21	; 0x8025dc <g_1pps_processed_hi+0x3>
   1ce80:	60 93 dd 25 	sts	0x25DD, r22	; 0x8025dd <g_1pps_processed_hi+0x4>
   1ce84:	70 93 de 25 	sts	0x25DE, r23	; 0x8025de <g_1pps_processed_hi+0x5>
   1ce88:	80 93 df 25 	sts	0x25DF, r24	; 0x8025df <g_1pps_processed_hi+0x6>
   1ce8c:	90 93 e0 25 	sts	0x25E0, r25	; 0x8025e0 <g_1pps_processed_hi+0x7>
			g_1pps_processed_outOfSync	= 0;
   1ce90:	10 92 e2 25 	sts	0x25E2, r1	; 0x8025e2 <g_1pps_processed_outOfSync>
			inSpan						= true;
   1ce94:	81 e0       	ldi	r24, 0x01	; 1
   1ce96:	8a 83       	std	Y+2, r24	; 0x02
   1ce98:	25 c1       	rjmp	.+586    	; 0x1d0e4 <isr_100ms_main_1pps+0x2e6>

		} else {
			/* Normal operation */
			if (g_1pps_processed_lo || g_1pps_processed_hi) {
   1ce9a:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <g_1pps_processed_lo>
   1ce9e:	90 91 d8 25 	lds	r25, 0x25D8	; 0x8025d8 <g_1pps_processed_lo+0x1>
   1cea2:	89 2b       	or	r24, r25
   1cea4:	e9 f4       	brne	.+58     	; 0x1cee0 <isr_100ms_main_1pps+0xe2>
   1cea6:	a0 90 d9 25 	lds	r10, 0x25D9	; 0x8025d9 <g_1pps_processed_hi>
   1ceaa:	b0 90 da 25 	lds	r11, 0x25DA	; 0x8025da <g_1pps_processed_hi+0x1>
   1ceae:	c0 90 db 25 	lds	r12, 0x25DB	; 0x8025db <g_1pps_processed_hi+0x2>
   1ceb2:	d0 90 dc 25 	lds	r13, 0x25DC	; 0x8025dc <g_1pps_processed_hi+0x3>
   1ceb6:	e0 90 dd 25 	lds	r14, 0x25DD	; 0x8025dd <g_1pps_processed_hi+0x4>
   1ceba:	f0 90 de 25 	lds	r15, 0x25DE	; 0x8025de <g_1pps_processed_hi+0x5>
   1cebe:	00 91 df 25 	lds	r16, 0x25DF	; 0x8025df <g_1pps_processed_hi+0x6>
   1cec2:	10 91 e0 25 	lds	r17, 0x25E0	; 0x8025e0 <g_1pps_processed_hi+0x7>
   1cec6:	2a 2d       	mov	r18, r10
   1cec8:	3b 2d       	mov	r19, r11
   1ceca:	4c 2d       	mov	r20, r12
   1cecc:	5d 2d       	mov	r21, r13
   1cece:	6e 2d       	mov	r22, r14
   1ced0:	7f 2d       	mov	r23, r15
   1ced2:	80 2f       	mov	r24, r16
   1ced4:	91 2f       	mov	r25, r17
   1ced6:	a0 e0       	ldi	r26, 0x00	; 0
   1ced8:	0f 94 35 31 	call	0x2626a	; 0x2626a <__cmpdi2_s8>
   1cedc:	09 f4       	brne	.+2      	; 0x1cee0 <isr_100ms_main_1pps+0xe2>
   1cede:	9a c0       	rjmp	.+308    	; 0x1d014 <isr_100ms_main_1pps+0x216>
				/* Calculate diff-time */
				l_1pps_last_diff = (int16_t)g_1pps_last_lo - (int16_t)g_1pps_processed_lo;
   1cee0:	80 91 c8 25 	lds	r24, 0x25C8	; 0x8025c8 <g_1pps_last_lo>
   1cee4:	90 91 c9 25 	lds	r25, 0x25C9	; 0x8025c9 <g_1pps_last_lo+0x1>
   1cee8:	9c 01       	movw	r18, r24
   1ceea:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <g_1pps_processed_lo>
   1ceee:	90 91 d8 25 	lds	r25, 0x25D8	; 0x8025d8 <g_1pps_processed_lo+0x1>
   1cef2:	a9 01       	movw	r20, r18
   1cef4:	48 1b       	sub	r20, r24
   1cef6:	59 0b       	sbc	r21, r25
   1cef8:	ca 01       	movw	r24, r20
   1cefa:	8b 83       	std	Y+3, r24	; 0x03
   1cefc:	9c 83       	std	Y+4, r25	; 0x04

				/* Border values */
				if (l_1pps_last_diff < (C_TCC1_BORDER_OFFSET - C_TCC1_PERIOD)) {
   1cefe:	8b 81       	ldd	r24, Y+3	; 0x03
   1cf00:	9c 81       	ldd	r25, Y+4	; 0x04
   1cf02:	88 38       	cpi	r24, 0x88	; 136
   1cf04:	96 49       	sbci	r25, 0x96	; 150
   1cf06:	3c f4       	brge	.+14     	; 0x1cf16 <isr_100ms_main_1pps+0x118>
					l_1pps_last_diff += C_TCC1_PERIOD;
   1cf08:	8b 81       	ldd	r24, Y+3	; 0x03
   1cf0a:	9c 81       	ldd	r25, Y+4	; 0x04
   1cf0c:	80 5d       	subi	r24, 0xD0	; 208
   1cf0e:	9a 48       	sbci	r25, 0x8A	; 138
   1cf10:	8b 83       	std	Y+3, r24	; 0x03
   1cf12:	9c 83       	std	Y+4, r25	; 0x04
   1cf14:	0b c0       	rjmp	.+22     	; 0x1cf2c <isr_100ms_main_1pps+0x12e>
				} else if ((C_TCC1_PERIOD - C_TCC1_BORDER_OFFSET) < l_1pps_last_diff) {
   1cf16:	8b 81       	ldd	r24, Y+3	; 0x03
   1cf18:	9c 81       	ldd	r25, Y+4	; 0x04
   1cf1a:	89 37       	cpi	r24, 0x79	; 121
   1cf1c:	99 46       	sbci	r25, 0x69	; 105
   1cf1e:	34 f0       	brlt	.+12     	; 0x1cf2c <isr_100ms_main_1pps+0x12e>
					l_1pps_last_diff -= C_TCC1_PERIOD;
   1cf20:	8b 81       	ldd	r24, Y+3	; 0x03
   1cf22:	9c 81       	ldd	r25, Y+4	; 0x04
   1cf24:	80 53       	subi	r24, 0x30	; 48
   1cf26:	95 47       	sbci	r25, 0x75	; 117
   1cf28:	8b 83       	std	Y+3, r24	; 0x03
   1cf2a:	9c 83       	std	Y+4, r25	; 0x04
				}

				/* Window check */
				if ((-C_TCC1_SPAN_HALF <= l_1pps_last_diff) && (l_1pps_last_diff <= C_TCC1_SPAN_HALF)) {	// +/- 1.67 s
   1cf2c:	8b 81       	ldd	r24, Y+3	; 0x03
   1cf2e:	9c 81       	ldd	r25, Y+4	; 0x04
   1cf30:	8e 3c       	cpi	r24, 0xCE	; 206
   1cf32:	9f 4f       	sbci	r25, 0xFF	; 255
   1cf34:	44 f0       	brlt	.+16     	; 0x1cf46 <isr_100ms_main_1pps+0x148>
   1cf36:	8b 81       	ldd	r24, Y+3	; 0x03
   1cf38:	9c 81       	ldd	r25, Y+4	; 0x04
   1cf3a:	c3 97       	sbiw	r24, 0x33	; 51
   1cf3c:	24 f4       	brge	.+8      	; 0x1cf46 <isr_100ms_main_1pps+0x148>
					inSpan		= true;
   1cf3e:	81 e0       	ldi	r24, 0x01	; 1
   1cf40:	8a 83       	std	Y+2, r24	; 0x02
					doUpdate	= true;
   1cf42:	81 e0       	ldi	r24, 0x01	; 1
   1cf44:	89 83       	std	Y+1, r24	; 0x01
				}

				/* Move slowly to meridian */
				if ((0 <= g_1pps_processed_lo) && (g_1pps_processed_lo < C_TCC1_MEAN_OFFSET)) {									// To early
   1cf46:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <g_1pps_processed_lo>
   1cf4a:	90 91 d8 25 	lds	r25, 0x25D8	; 0x8025d8 <g_1pps_processed_lo+0x1>
   1cf4e:	88 3e       	cpi	r24, 0xE8	; 232
   1cf50:	93 40       	sbci	r25, 0x03	; 3
   1cf52:	00 f5       	brcc	.+64     	; 0x1cf94 <isr_100ms_main_1pps+0x196>
					l_1pps_last_diff -= (C_TCC1_MEAN_OFFSET - g_1pps_processed_lo) / 40;
   1cf54:	4b 81       	ldd	r20, Y+3	; 0x03
   1cf56:	5c 81       	ldd	r21, Y+4	; 0x04
   1cf58:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <g_1pps_processed_lo>
   1cf5c:	90 91 d8 25 	lds	r25, 0x25D8	; 0x8025d8 <g_1pps_processed_lo+0x1>
   1cf60:	28 ee       	ldi	r18, 0xE8	; 232
   1cf62:	33 e0       	ldi	r19, 0x03	; 3
   1cf64:	b9 01       	movw	r22, r18
   1cf66:	68 1b       	sub	r22, r24
   1cf68:	79 0b       	sbc	r23, r25
   1cf6a:	cb 01       	movw	r24, r22
   1cf6c:	9c 01       	movw	r18, r24
   1cf6e:	ad ec       	ldi	r26, 0xCD	; 205
   1cf70:	bc ec       	ldi	r27, 0xCC	; 204
   1cf72:	0f 94 a3 2f 	call	0x25f46	; 0x25f46 <__umulhisi3>
   1cf76:	96 95       	lsr	r25
   1cf78:	87 95       	ror	r24
   1cf7a:	92 95       	swap	r25
   1cf7c:	82 95       	swap	r24
   1cf7e:	8f 70       	andi	r24, 0x0F	; 15
   1cf80:	89 27       	eor	r24, r25
   1cf82:	9f 70       	andi	r25, 0x0F	; 15
   1cf84:	89 27       	eor	r24, r25
   1cf86:	9a 01       	movw	r18, r20
   1cf88:	28 1b       	sub	r18, r24
   1cf8a:	39 0b       	sbc	r19, r25
   1cf8c:	c9 01       	movw	r24, r18
   1cf8e:	8b 83       	std	Y+3, r24	; 0x03
   1cf90:	9c 83       	std	Y+4, r25	; 0x04
   1cf92:	28 c0       	rjmp	.+80     	; 0x1cfe4 <isr_100ms_main_1pps+0x1e6>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
   1cf94:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <g_1pps_processed_lo>
   1cf98:	90 91 d8 25 	lds	r25, 0x25D8	; 0x8025d8 <g_1pps_processed_lo+0x1>
   1cf9c:	89 3e       	cpi	r24, 0xE9	; 233
   1cf9e:	93 40       	sbci	r25, 0x03	; 3
   1cfa0:	08 f1       	brcs	.+66     	; 0x1cfe4 <isr_100ms_main_1pps+0x1e6>
   1cfa2:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <g_1pps_processed_lo>
   1cfa6:	90 91 d8 25 	lds	r25, 0x25D8	; 0x8025d8 <g_1pps_processed_lo+0x1>
   1cfaa:	81 3d       	cpi	r24, 0xD1	; 209
   1cfac:	97 40       	sbci	r25, 0x07	; 7
   1cfae:	d0 f4       	brcc	.+52     	; 0x1cfe4 <isr_100ms_main_1pps+0x1e6>
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
   1cfb0:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <g_1pps_processed_lo>
   1cfb4:	90 91 d8 25 	lds	r25, 0x25D8	; 0x8025d8 <g_1pps_processed_lo+0x1>
   1cfb8:	88 5e       	subi	r24, 0xE8	; 232
   1cfba:	93 40       	sbci	r25, 0x03	; 3
   1cfbc:	9c 01       	movw	r18, r24
   1cfbe:	ad ec       	ldi	r26, 0xCD	; 205
   1cfc0:	bc ec       	ldi	r27, 0xCC	; 204
   1cfc2:	0f 94 a3 2f 	call	0x25f46	; 0x25f46 <__umulhisi3>
   1cfc6:	9c 01       	movw	r18, r24
   1cfc8:	36 95       	lsr	r19
   1cfca:	27 95       	ror	r18
   1cfcc:	32 95       	swap	r19
   1cfce:	22 95       	swap	r18
   1cfd0:	2f 70       	andi	r18, 0x0F	; 15
   1cfd2:	23 27       	eor	r18, r19
   1cfd4:	3f 70       	andi	r19, 0x0F	; 15
   1cfd6:	23 27       	eor	r18, r19
   1cfd8:	8b 81       	ldd	r24, Y+3	; 0x03
   1cfda:	9c 81       	ldd	r25, Y+4	; 0x04
   1cfdc:	82 0f       	add	r24, r18
   1cfde:	93 1f       	adc	r25, r19
   1cfe0:	8b 83       	std	Y+3, r24	; 0x03
   1cfe2:	9c 83       	std	Y+4, r25	; 0x04
				}

				if (inSpan) {
   1cfe4:	8a 81       	ldd	r24, Y+2	; 0x02
   1cfe6:	88 23       	and	r24, r24
   1cfe8:	19 f0       	breq	.+6      	; 0x1cff0 <isr_100ms_main_1pps+0x1f2>
					g_1pps_processed_outOfSync = 0;
   1cfea:	10 92 e2 25 	sts	0x25E2, r1	; 0x8025e2 <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1cfee:	15 c0       	rjmp	.+42     	; 0x1d01a <isr_100ms_main_1pps+0x21c>
					g_1pps_processed_outOfSync = 0;
				} else {
					/* Re-align meridian */
					if (g_1pps_processed_outOfSync > 10) {
   1cff0:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <g_1pps_processed_outOfSync>
   1cff4:	8b 30       	cpi	r24, 0x0B	; 11
   1cff6:	20 f0       	brcs	.+8      	; 0x1d000 <isr_100ms_main_1pps+0x202>
						doUpdate			= true;
   1cff8:	81 e0       	ldi	r24, 0x01	; 1
   1cffa:	89 83       	std	Y+1, r24	; 0x01
						l_1pps_last_diff	= 0;
   1cffc:	1b 82       	std	Y+3, r1	; 0x03
   1cffe:	1c 82       	std	Y+4, r1	; 0x04
					}

					if (g_1pps_processed_outOfSync < 255) {
   1d000:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <g_1pps_processed_outOfSync>
   1d004:	8f 3f       	cpi	r24, 0xFF	; 255
   1d006:	49 f0       	breq	.+18     	; 0x1d01a <isr_100ms_main_1pps+0x21c>
						g_1pps_processed_outOfSync++;
   1d008:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <g_1pps_processed_outOfSync>
   1d00c:	8f 5f       	subi	r24, 0xFF	; 255
   1d00e:	80 93 e2 25 	sts	0x25E2, r24	; 0x8025e2 <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1d012:	03 c0       	rjmp	.+6      	; 0x1d01a <isr_100ms_main_1pps+0x21c>
					}
				}

			} else {
				/* Preset with first event */
				doUpdate = true;
   1d014:	81 e0       	ldi	r24, 0x01	; 1
   1d016:	89 83       	std	Y+1, r24	; 0x01
   1d018:	01 c0       	rjmp	.+2      	; 0x1d01c <isr_100ms_main_1pps+0x21e>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1d01a:	00 00       	nop
			} else {
				/* Preset with first event */
				doUpdate = true;
			}

			if (doUpdate) {
   1d01c:	89 81       	ldd	r24, Y+1	; 0x01
   1d01e:	88 23       	and	r24, r24
   1d020:	49 f1       	breq	.+82     	; 0x1d074 <isr_100ms_main_1pps+0x276>
				g_1pps_processed_lo  = g_1pps_last_lo;
   1d022:	80 91 c8 25 	lds	r24, 0x25C8	; 0x8025c8 <g_1pps_last_lo>
   1d026:	90 91 c9 25 	lds	r25, 0x25C9	; 0x8025c9 <g_1pps_last_lo+0x1>
   1d02a:	80 93 d7 25 	sts	0x25D7, r24	; 0x8025d7 <g_1pps_processed_lo>
   1d02e:	90 93 d8 25 	sts	0x25D8, r25	; 0x8025d8 <g_1pps_processed_lo+0x1>
				g_1pps_processed_hi  = g_1pps_last_hi;
   1d032:	20 91 ca 25 	lds	r18, 0x25CA	; 0x8025ca <g_1pps_last_hi>
   1d036:	30 91 cb 25 	lds	r19, 0x25CB	; 0x8025cb <g_1pps_last_hi+0x1>
   1d03a:	40 91 cc 25 	lds	r20, 0x25CC	; 0x8025cc <g_1pps_last_hi+0x2>
   1d03e:	50 91 cd 25 	lds	r21, 0x25CD	; 0x8025cd <g_1pps_last_hi+0x3>
   1d042:	60 91 ce 25 	lds	r22, 0x25CE	; 0x8025ce <g_1pps_last_hi+0x4>
   1d046:	70 91 cf 25 	lds	r23, 0x25CF	; 0x8025cf <g_1pps_last_hi+0x5>
   1d04a:	80 91 d0 25 	lds	r24, 0x25D0	; 0x8025d0 <g_1pps_last_hi+0x6>
   1d04e:	90 91 d1 25 	lds	r25, 0x25D1	; 0x8025d1 <g_1pps_last_hi+0x7>
   1d052:	20 93 d9 25 	sts	0x25D9, r18	; 0x8025d9 <g_1pps_processed_hi>
   1d056:	30 93 da 25 	sts	0x25DA, r19	; 0x8025da <g_1pps_processed_hi+0x1>
   1d05a:	40 93 db 25 	sts	0x25DB, r20	; 0x8025db <g_1pps_processed_hi+0x2>
   1d05e:	50 93 dc 25 	sts	0x25DC, r21	; 0x8025dc <g_1pps_processed_hi+0x3>
   1d062:	60 93 dd 25 	sts	0x25DD, r22	; 0x8025dd <g_1pps_processed_hi+0x4>
   1d066:	70 93 de 25 	sts	0x25DE, r23	; 0x8025de <g_1pps_processed_hi+0x5>
   1d06a:	80 93 df 25 	sts	0x25DF, r24	; 0x8025df <g_1pps_processed_hi+0x6>
   1d06e:	90 93 e0 25 	sts	0x25E0, r25	; 0x8025e0 <g_1pps_processed_hi+0x7>
   1d072:	38 c0       	rjmp	.+112    	; 0x1d0e4 <isr_100ms_main_1pps+0x2e6>
			} else {
				g_1pps_processed_hi += 1000;	// Advance 1000 ms further, keep lo value
   1d074:	a0 90 d9 25 	lds	r10, 0x25D9	; 0x8025d9 <g_1pps_processed_hi>
   1d078:	b0 90 da 25 	lds	r11, 0x25DA	; 0x8025da <g_1pps_processed_hi+0x1>
   1d07c:	c0 90 db 25 	lds	r12, 0x25DB	; 0x8025db <g_1pps_processed_hi+0x2>
   1d080:	d0 90 dc 25 	lds	r13, 0x25DC	; 0x8025dc <g_1pps_processed_hi+0x3>
   1d084:	e0 90 dd 25 	lds	r14, 0x25DD	; 0x8025dd <g_1pps_processed_hi+0x4>
   1d088:	f0 90 de 25 	lds	r15, 0x25DE	; 0x8025de <g_1pps_processed_hi+0x5>
   1d08c:	00 91 df 25 	lds	r16, 0x25DF	; 0x8025df <g_1pps_processed_hi+0x6>
   1d090:	10 91 e0 25 	lds	r17, 0x25E0	; 0x8025e0 <g_1pps_processed_hi+0x7>
   1d094:	2a 2d       	mov	r18, r10
   1d096:	3b 2d       	mov	r19, r11
   1d098:	4c 2d       	mov	r20, r12
   1d09a:	5d 2d       	mov	r21, r13
   1d09c:	6e 2d       	mov	r22, r14
   1d09e:	7f 2d       	mov	r23, r15
   1d0a0:	80 2f       	mov	r24, r16
   1d0a2:	91 2f       	mov	r25, r17
   1d0a4:	28 51       	subi	r18, 0x18	; 24
   1d0a6:	3c 4f       	sbci	r19, 0xFC	; 252
   1d0a8:	4f 4f       	sbci	r20, 0xFF	; 255
   1d0aa:	5f 4f       	sbci	r21, 0xFF	; 255
   1d0ac:	6f 4f       	sbci	r22, 0xFF	; 255
   1d0ae:	7f 4f       	sbci	r23, 0xFF	; 255
   1d0b0:	8f 4f       	sbci	r24, 0xFF	; 255
   1d0b2:	9f 4f       	sbci	r25, 0xFF	; 255
   1d0b4:	a2 2e       	mov	r10, r18
   1d0b6:	b3 2e       	mov	r11, r19
   1d0b8:	c4 2e       	mov	r12, r20
   1d0ba:	d5 2e       	mov	r13, r21
   1d0bc:	e6 2e       	mov	r14, r22
   1d0be:	f7 2e       	mov	r15, r23
   1d0c0:	08 2f       	mov	r16, r24
   1d0c2:	19 2f       	mov	r17, r25
   1d0c4:	a0 92 d9 25 	sts	0x25D9, r10	; 0x8025d9 <g_1pps_processed_hi>
   1d0c8:	b0 92 da 25 	sts	0x25DA, r11	; 0x8025da <g_1pps_processed_hi+0x1>
   1d0cc:	c0 92 db 25 	sts	0x25DB, r12	; 0x8025db <g_1pps_processed_hi+0x2>
   1d0d0:	d0 92 dc 25 	sts	0x25DC, r13	; 0x8025dc <g_1pps_processed_hi+0x3>
   1d0d4:	e0 92 dd 25 	sts	0x25DD, r14	; 0x8025dd <g_1pps_processed_hi+0x4>
   1d0d8:	f0 92 de 25 	sts	0x25DE, r15	; 0x8025de <g_1pps_processed_hi+0x5>
   1d0dc:	00 93 df 25 	sts	0x25DF, r16	; 0x8025df <g_1pps_processed_hi+0x6>
   1d0e0:	10 93 e0 25 	sts	0x25E0, r17	; 0x8025e0 <g_1pps_processed_hi+0x7>
			}
		}

		/* Adjust the signals */
		g_1pps_last_new			= false;
   1d0e4:	10 92 d5 25 	sts	0x25D5, r1	; 0x8025d5 <g_1pps_last_new>
		g_1pps_proceeded_avail	= true;
   1d0e8:	81 e0       	ldi	r24, 0x01	; 1
   1d0ea:	80 93 e1 25 	sts	0x25E1, r24	; 0x8025e1 <g_1pps_proceeded_avail>
		g_1pps_last_diff		= l_1pps_last_diff;
   1d0ee:	8b 81       	ldd	r24, Y+3	; 0x03
   1d0f0:	9c 81       	ldd	r25, Y+4	; 0x04
   1d0f2:	80 93 d2 25 	sts	0x25D2, r24	; 0x8025d2 <g_1pps_last_diff>
   1d0f6:	90 93 d3 25 	sts	0x25D3, r25	; 0x8025d3 <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan		= inSpan;
   1d0fa:	8a 81       	ldd	r24, Y+2	; 0x02
   1d0fc:	80 93 d4 25 	sts	0x25D4, r24	; 0x8025d4 <g_1pps_last_inSpan>
		g_1pps_printtwi_avail	= true;
   1d100:	81 e0       	ldi	r24, 0x01	; 1
   1d102:	80 93 e5 25 	sts	0x25E5, r24	; 0x8025e5 <g_1pps_printtwi_avail>
		g_1pps_printusb_avail	= true;
   1d106:	81 e0       	ldi	r24, 0x01	; 1
   1d108:	80 93 e6 25 	sts	0x25E6, r24	; 0x8025e6 <g_1pps_printusb_avail>
		g_1pps_led				= inSpan ?  0x02 : 0x01;  // Green / Red
   1d10c:	8a 81       	ldd	r24, Y+2	; 0x02
   1d10e:	88 23       	and	r24, r24
   1d110:	11 f0       	breq	.+4      	; 0x1d116 <isr_100ms_main_1pps+0x318>
   1d112:	82 e0       	ldi	r24, 0x02	; 2
   1d114:	01 c0       	rjmp	.+2      	; 0x1d118 <isr_100ms_main_1pps+0x31a>
   1d116:	81 e0       	ldi	r24, 0x01	; 1
   1d118:	80 93 e8 25 	sts	0x25E8, r24	; 0x8025e8 <g_1pps_led>

		/* Show PLL inter-calculation values and states */
		if (g_usb_cdc_printStatusLines_1pps) {
   1d11c:	80 91 65 26 	lds	r24, 0x2665	; 0x802665 <g_usb_cdc_printStatusLines_1pps>
   1d120:	88 23       	and	r24, r24
   1d122:	09 f4       	brne	.+2      	; 0x1d126 <isr_100ms_main_1pps+0x328>
   1d124:	6e c0       	rjmp	.+220    	; 0x1d202 <isr_100ms_main_1pps+0x404>
			char l_prepare_buf[C_TX_BUF_SIZE];

			int len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_1, l_1pps_last_diff, g_1pps_last_adjust, inSpan);
   1d126:	8a 81       	ldd	r24, Y+2	; 0x02
   1d128:	28 2f       	mov	r18, r24
   1d12a:	30 e0       	ldi	r19, 0x00	; 0
   1d12c:	80 91 d6 25 	lds	r24, 0x25D6	; 0x8025d6 <g_1pps_last_adjust>
   1d130:	88 2f       	mov	r24, r24
   1d132:	90 e0       	ldi	r25, 0x00	; 0
   1d134:	43 2f       	mov	r20, r19
   1d136:	4f 93       	push	r20
   1d138:	2f 93       	push	r18
   1d13a:	29 2f       	mov	r18, r25
   1d13c:	2f 93       	push	r18
   1d13e:	8f 93       	push	r24
   1d140:	8c 81       	ldd	r24, Y+4	; 0x04
   1d142:	8f 93       	push	r24
   1d144:	8b 81       	ldd	r24, Y+3	; 0x03
   1d146:	8f 93       	push	r24
   1d148:	84 e3       	ldi	r24, 0x34	; 52
   1d14a:	9c e3       	ldi	r25, 0x3C	; 60
   1d14c:	89 2f       	mov	r24, r25
   1d14e:	8f 93       	push	r24
   1d150:	84 e3       	ldi	r24, 0x34	; 52
   1d152:	9c e3       	ldi	r25, 0x3C	; 60
   1d154:	8f 93       	push	r24
   1d156:	1f 92       	push	r1
   1d158:	80 e8       	ldi	r24, 0x80	; 128
   1d15a:	8f 93       	push	r24
   1d15c:	ce 01       	movw	r24, r28
   1d15e:	07 96       	adiw	r24, 0x07	; 7
   1d160:	29 2f       	mov	r18, r25
   1d162:	2f 93       	push	r18
   1d164:	8f 93       	push	r24
   1d166:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   1d16a:	6d b7       	in	r22, 0x3d	; 61
   1d16c:	7e b7       	in	r23, 0x3e	; 62
   1d16e:	64 5f       	subi	r22, 0xF4	; 244
   1d170:	7f 4f       	sbci	r23, 0xFF	; 255
   1d172:	cd bf       	out	0x3d, r28	; 61
   1d174:	de bf       	out	0x3e, r29	; 62
   1d176:	8d 83       	std	Y+5, r24	; 0x05
   1d178:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1d17a:	8d 81       	ldd	r24, Y+5	; 0x05
   1d17c:	9e 81       	ldd	r25, Y+6	; 0x06
   1d17e:	81 38       	cpi	r24, 0x81	; 129
   1d180:	91 05       	cpc	r25, r1
   1d182:	10 f0       	brcs	.+4      	; 0x1d188 <isr_100ms_main_1pps+0x38a>
   1d184:	80 e8       	ldi	r24, 0x80	; 128
   1d186:	90 e0       	ldi	r25, 0x00	; 0
   1d188:	28 2f       	mov	r18, r24
   1d18a:	ce 01       	movw	r24, r28
   1d18c:	07 96       	adiw	r24, 0x07	; 7
   1d18e:	40 e0       	ldi	r20, 0x00	; 0
   1d190:	62 2f       	mov	r22, r18
   1d192:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
   1d196:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <g_1pps_processed_outOfSync>
   1d19a:	28 2f       	mov	r18, r24
   1d19c:	30 e0       	ldi	r19, 0x00	; 0
   1d19e:	89 81       	ldd	r24, Y+1	; 0x01
   1d1a0:	88 2f       	mov	r24, r24
   1d1a2:	90 e0       	ldi	r25, 0x00	; 0
   1d1a4:	43 2f       	mov	r20, r19
   1d1a6:	4f 93       	push	r20
   1d1a8:	2f 93       	push	r18
   1d1aa:	29 2f       	mov	r18, r25
   1d1ac:	2f 93       	push	r18
   1d1ae:	8f 93       	push	r24
   1d1b0:	8d e6       	ldi	r24, 0x6D	; 109
   1d1b2:	9c e3       	ldi	r25, 0x3C	; 60
   1d1b4:	89 2f       	mov	r24, r25
   1d1b6:	8f 93       	push	r24
   1d1b8:	8d e6       	ldi	r24, 0x6D	; 109
   1d1ba:	9c e3       	ldi	r25, 0x3C	; 60
   1d1bc:	8f 93       	push	r24
   1d1be:	1f 92       	push	r1
   1d1c0:	80 e8       	ldi	r24, 0x80	; 128
   1d1c2:	8f 93       	push	r24
   1d1c4:	ce 01       	movw	r24, r28
   1d1c6:	07 96       	adiw	r24, 0x07	; 7
   1d1c8:	29 2f       	mov	r18, r25
   1d1ca:	2f 93       	push	r18
   1d1cc:	8f 93       	push	r24
   1d1ce:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   1d1d2:	2d b7       	in	r18, 0x3d	; 61
   1d1d4:	3e b7       	in	r19, 0x3e	; 62
   1d1d6:	26 5f       	subi	r18, 0xF6	; 246
   1d1d8:	3f 4f       	sbci	r19, 0xFF	; 255
   1d1da:	cd bf       	out	0x3d, r28	; 61
   1d1dc:	de bf       	out	0x3e, r29	; 62
   1d1de:	8d 83       	std	Y+5, r24	; 0x05
   1d1e0:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1d1e2:	8d 81       	ldd	r24, Y+5	; 0x05
   1d1e4:	9e 81       	ldd	r25, Y+6	; 0x06
   1d1e6:	81 38       	cpi	r24, 0x81	; 129
   1d1e8:	91 05       	cpc	r25, r1
   1d1ea:	10 f0       	brcs	.+4      	; 0x1d1f0 <isr_100ms_main_1pps+0x3f2>
   1d1ec:	80 e8       	ldi	r24, 0x80	; 128
   1d1ee:	90 e0       	ldi	r25, 0x00	; 0
   1d1f0:	28 2f       	mov	r18, r24
   1d1f2:	ce 01       	movw	r24, r28
   1d1f4:	07 96       	adiw	r24, 0x07	; 7
   1d1f6:	40 e0       	ldi	r20, 0x00	; 0
   1d1f8:	62 2f       	mov	r22, r18
   1d1fa:	0e 94 e5 3d 	call	0x7bca	; 0x7bca <udi_write_tx_buf>
   1d1fe:	01 c0       	rjmp	.+2      	; 0x1d202 <isr_100ms_main_1pps+0x404>
{
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
		return;
   1d200:	00 00       	nop
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
		}
	}
}
   1d202:	ca 57       	subi	r28, 0x7A	; 122
   1d204:	df 4f       	sbci	r29, 0xFF	; 255
   1d206:	cd bf       	out	0x3d, r28	; 61
   1d208:	de bf       	out	0x3e, r29	; 62
   1d20a:	df 91       	pop	r29
   1d20c:	cf 91       	pop	r28
   1d20e:	1f 91       	pop	r17
   1d210:	0f 91       	pop	r16
   1d212:	ff 90       	pop	r15
   1d214:	ef 90       	pop	r14
   1d216:	df 90       	pop	r13
   1d218:	cf 90       	pop	r12
   1d21a:	bf 90       	pop	r11
   1d21c:	af 90       	pop	r10
   1d21e:	08 95       	ret

0001d220 <aprs_pos_delta_m>:


/* APRS alarming - detected activities */

uint16_t aprs_pos_delta_m(void)
{
   1d220:	cf 92       	push	r12
   1d222:	df 92       	push	r13
   1d224:	ef 92       	push	r14
   1d226:	ff 92       	push	r15
   1d228:	cf 93       	push	r28
   1d22a:	df 93       	push	r29
   1d22c:	cd b7       	in	r28, 0x3d	; 61
   1d22e:	de b7       	in	r29, 0x3e	; 62
   1d230:	6d 97       	sbiw	r28, 0x1d	; 29
   1d232:	cd bf       	out	0x3d, r28	; 61
   1d234:	de bf       	out	0x3e, r29	; 62
	float				l_gns_lat;
	float				l_gns_lon;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d236:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1d23a:	89 83       	std	Y+1, r24	; 0x01
		l_aprs_pos_anchor_lat = g_aprs_pos_anchor_lat;
   1d23c:	80 91 3c 26 	lds	r24, 0x263C	; 0x80263c <g_aprs_pos_anchor_lat>
   1d240:	90 91 3d 26 	lds	r25, 0x263D	; 0x80263d <g_aprs_pos_anchor_lat+0x1>
   1d244:	a0 91 3e 26 	lds	r26, 0x263E	; 0x80263e <g_aprs_pos_anchor_lat+0x2>
   1d248:	b0 91 3f 26 	lds	r27, 0x263F	; 0x80263f <g_aprs_pos_anchor_lat+0x3>
   1d24c:	8a 83       	std	Y+2, r24	; 0x02
   1d24e:	9b 83       	std	Y+3, r25	; 0x03
   1d250:	ac 83       	std	Y+4, r26	; 0x04
   1d252:	bd 83       	std	Y+5, r27	; 0x05
		l_aprs_pos_anchor_lon = g_aprs_pos_anchor_lon;
   1d254:	80 91 40 26 	lds	r24, 0x2640	; 0x802640 <g_aprs_pos_anchor_lon>
   1d258:	90 91 41 26 	lds	r25, 0x2641	; 0x802641 <g_aprs_pos_anchor_lon+0x1>
   1d25c:	a0 91 42 26 	lds	r26, 0x2642	; 0x802642 <g_aprs_pos_anchor_lon+0x2>
   1d260:	b0 91 43 26 	lds	r27, 0x2643	; 0x802643 <g_aprs_pos_anchor_lon+0x3>
   1d264:	8e 83       	std	Y+6, r24	; 0x06
   1d266:	9f 83       	std	Y+7, r25	; 0x07
   1d268:	a8 87       	std	Y+8, r26	; 0x08
   1d26a:	b9 87       	std	Y+9, r27	; 0x09
		l_gns_lat = g_gns_lat;
   1d26c:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_gns_lat>
   1d270:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <g_gns_lat+0x1>
   1d274:	a0 91 ee 25 	lds	r26, 0x25EE	; 0x8025ee <g_gns_lat+0x2>
   1d278:	b0 91 ef 25 	lds	r27, 0x25EF	; 0x8025ef <g_gns_lat+0x3>
   1d27c:	8a 87       	std	Y+10, r24	; 0x0a
   1d27e:	9b 87       	std	Y+11, r25	; 0x0b
   1d280:	ac 87       	std	Y+12, r26	; 0x0c
   1d282:	bd 87       	std	Y+13, r27	; 0x0d
		l_gns_lon = g_gns_lon;
   1d284:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <g_gns_lon>
   1d288:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <g_gns_lon+0x1>
   1d28c:	a0 91 f2 25 	lds	r26, 0x25F2	; 0x8025f2 <g_gns_lon+0x2>
   1d290:	b0 91 f3 25 	lds	r27, 0x25F3	; 0x8025f3 <g_gns_lon+0x3>
   1d294:	8e 87       	std	Y+14, r24	; 0x0e
   1d296:	9f 87       	std	Y+15, r25	; 0x0f
   1d298:	a8 8b       	std	Y+16, r26	; 0x10
   1d29a:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1d29c:	89 81       	ldd	r24, Y+1	; 0x01
   1d29e:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	/* Initial setting */
	if (!l_aprs_pos_anchor_lat && !l_aprs_pos_anchor_lon) {
   1d2a2:	20 e0       	ldi	r18, 0x00	; 0
   1d2a4:	30 e0       	ldi	r19, 0x00	; 0
   1d2a6:	a9 01       	movw	r20, r18
   1d2a8:	6a 81       	ldd	r22, Y+2	; 0x02
   1d2aa:	7b 81       	ldd	r23, Y+3	; 0x03
   1d2ac:	8c 81       	ldd	r24, Y+4	; 0x04
   1d2ae:	9d 81       	ldd	r25, Y+5	; 0x05
   1d2b0:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   1d2b4:	88 23       	and	r24, r24
   1d2b6:	79 f4       	brne	.+30     	; 0x1d2d6 <aprs_pos_delta_m+0xb6>
   1d2b8:	20 e0       	ldi	r18, 0x00	; 0
   1d2ba:	30 e0       	ldi	r19, 0x00	; 0
   1d2bc:	a9 01       	movw	r20, r18
   1d2be:	6e 81       	ldd	r22, Y+6	; 0x06
   1d2c0:	7f 81       	ldd	r23, Y+7	; 0x07
   1d2c2:	88 85       	ldd	r24, Y+8	; 0x08
   1d2c4:	99 85       	ldd	r25, Y+9	; 0x09
   1d2c6:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   1d2ca:	88 23       	and	r24, r24
		aprs_pos_anchor();
   1d2cc:	21 f4       	brne	.+8      	; 0x1d2d6 <aprs_pos_delta_m+0xb6>
		return 0;
   1d2ce:	e1 d0       	rcall	.+450    	; 0x1d492 <aprs_pos_anchor>
   1d2d0:	80 e0       	ldi	r24, 0x00	; 0
   1d2d2:	90 e0       	ldi	r25, 0x00	; 0
	}

	/* Simplified plane calculations - 1deg = 60nm; 1nm = 1852m */
	float l_dist_m_x	= 1852.f * 60.f * cos(l_gns_lat * M_PI / 180.f) *	(l_gns_lon >= l_aprs_pos_anchor_lon ?  (l_gns_lon - l_aprs_pos_anchor_lon) : (l_aprs_pos_anchor_lon - l_gns_lon));
   1d2d4:	d4 c0       	rjmp	.+424    	; 0x1d47e <aprs_pos_delta_m+0x25e>
   1d2d6:	2b ed       	ldi	r18, 0xDB	; 219
   1d2d8:	3f e0       	ldi	r19, 0x0F	; 15
   1d2da:	49 e4       	ldi	r20, 0x49	; 73
   1d2dc:	50 e4       	ldi	r21, 0x40	; 64
   1d2de:	6a 85       	ldd	r22, Y+10	; 0x0a
   1d2e0:	7b 85       	ldd	r23, Y+11	; 0x0b
   1d2e2:	8c 85       	ldd	r24, Y+12	; 0x0c
   1d2e4:	9d 85       	ldd	r25, Y+13	; 0x0d
   1d2e6:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d2ea:	dc 01       	movw	r26, r24
   1d2ec:	cb 01       	movw	r24, r22
   1d2ee:	20 e0       	ldi	r18, 0x00	; 0
   1d2f0:	30 e0       	ldi	r19, 0x00	; 0
   1d2f2:	44 e3       	ldi	r20, 0x34	; 52
   1d2f4:	53 e4       	ldi	r21, 0x43	; 67
   1d2f6:	bc 01       	movw	r22, r24
   1d2f8:	cd 01       	movw	r24, r26
   1d2fa:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   1d2fe:	dc 01       	movw	r26, r24
   1d300:	cb 01       	movw	r24, r22
   1d302:	bc 01       	movw	r22, r24
   1d304:	cd 01       	movw	r24, r26
   1d306:	0f 94 68 27 	call	0x24ed0	; 0x24ed0 <cos>
   1d30a:	dc 01       	movw	r26, r24
   1d30c:	cb 01       	movw	r24, r22
   1d30e:	20 e0       	ldi	r18, 0x00	; 0
   1d310:	38 e0       	ldi	r19, 0x08	; 8
   1d312:	49 ed       	ldi	r20, 0xD9	; 217
   1d314:	57 e4       	ldi	r21, 0x47	; 71
   1d316:	bc 01       	movw	r22, r24
   1d318:	cd 01       	movw	r24, r26
   1d31a:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d31e:	dc 01       	movw	r26, r24
   1d320:	cb 01       	movw	r24, r22
   1d322:	6c 01       	movw	r12, r24
   1d324:	7d 01       	movw	r14, r26
   1d326:	2e 81       	ldd	r18, Y+6	; 0x06
   1d328:	3f 81       	ldd	r19, Y+7	; 0x07
   1d32a:	48 85       	ldd	r20, Y+8	; 0x08
   1d32c:	59 85       	ldd	r21, Y+9	; 0x09
   1d32e:	6e 85       	ldd	r22, Y+14	; 0x0e
   1d330:	7f 85       	ldd	r23, Y+15	; 0x0f
   1d332:	88 89       	ldd	r24, Y+16	; 0x10
   1d334:	99 89       	ldd	r25, Y+17	; 0x11
   1d336:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1d33a:	88 23       	and	r24, r24
   1d33c:	6c f0       	brlt	.+26     	; 0x1d358 <aprs_pos_delta_m+0x138>
   1d33e:	2e 81       	ldd	r18, Y+6	; 0x06
   1d340:	3f 81       	ldd	r19, Y+7	; 0x07
   1d342:	48 85       	ldd	r20, Y+8	; 0x08
   1d344:	59 85       	ldd	r21, Y+9	; 0x09
   1d346:	6e 85       	ldd	r22, Y+14	; 0x0e
   1d348:	7f 85       	ldd	r23, Y+15	; 0x0f
   1d34a:	88 89       	ldd	r24, Y+16	; 0x10
   1d34c:	99 89       	ldd	r25, Y+17	; 0x11
   1d34e:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   1d352:	dc 01       	movw	r26, r24
   1d354:	cb 01       	movw	r24, r22
   1d356:	0c c0       	rjmp	.+24     	; 0x1d370 <aprs_pos_delta_m+0x150>
   1d358:	2e 85       	ldd	r18, Y+14	; 0x0e
   1d35a:	3f 85       	ldd	r19, Y+15	; 0x0f
   1d35c:	48 89       	ldd	r20, Y+16	; 0x10
   1d35e:	59 89       	ldd	r21, Y+17	; 0x11
   1d360:	6e 81       	ldd	r22, Y+6	; 0x06
   1d362:	7f 81       	ldd	r23, Y+7	; 0x07
   1d364:	88 85       	ldd	r24, Y+8	; 0x08
   1d366:	99 85       	ldd	r25, Y+9	; 0x09
   1d368:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   1d36c:	dc 01       	movw	r26, r24
   1d36e:	cb 01       	movw	r24, r22
   1d370:	9c 01       	movw	r18, r24
   1d372:	ad 01       	movw	r20, r26
   1d374:	c7 01       	movw	r24, r14
   1d376:	b6 01       	movw	r22, r12
   1d378:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d37c:	dc 01       	movw	r26, r24
   1d37e:	cb 01       	movw	r24, r22
   1d380:	8a 8b       	std	Y+18, r24	; 0x12
   1d382:	9b 8b       	std	Y+19, r25	; 0x13
   1d384:	ac 8b       	std	Y+20, r26	; 0x14
	float l_dist_m_y	= 1852.f * 60.f * 									(l_gns_lat >= l_aprs_pos_anchor_lat ?  (l_gns_lat - l_aprs_pos_anchor_lat) : (l_aprs_pos_anchor_lat - l_gns_lat));
   1d386:	bd 8b       	std	Y+21, r27	; 0x15
   1d388:	2a 81       	ldd	r18, Y+2	; 0x02
   1d38a:	3b 81       	ldd	r19, Y+3	; 0x03
   1d38c:	4c 81       	ldd	r20, Y+4	; 0x04
   1d38e:	5d 81       	ldd	r21, Y+5	; 0x05
   1d390:	6a 85       	ldd	r22, Y+10	; 0x0a
   1d392:	7b 85       	ldd	r23, Y+11	; 0x0b
   1d394:	8c 85       	ldd	r24, Y+12	; 0x0c
   1d396:	9d 85       	ldd	r25, Y+13	; 0x0d
   1d398:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   1d39c:	88 23       	and	r24, r24
   1d39e:	bc f0       	brlt	.+46     	; 0x1d3ce <aprs_pos_delta_m+0x1ae>
   1d3a0:	2a 81       	ldd	r18, Y+2	; 0x02
   1d3a2:	3b 81       	ldd	r19, Y+3	; 0x03
   1d3a4:	4c 81       	ldd	r20, Y+4	; 0x04
   1d3a6:	5d 81       	ldd	r21, Y+5	; 0x05
   1d3a8:	6a 85       	ldd	r22, Y+10	; 0x0a
   1d3aa:	7b 85       	ldd	r23, Y+11	; 0x0b
   1d3ac:	8c 85       	ldd	r24, Y+12	; 0x0c
   1d3ae:	9d 85       	ldd	r25, Y+13	; 0x0d
   1d3b0:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   1d3b4:	dc 01       	movw	r26, r24
   1d3b6:	cb 01       	movw	r24, r22
   1d3b8:	20 e0       	ldi	r18, 0x00	; 0
   1d3ba:	38 e0       	ldi	r19, 0x08	; 8
   1d3bc:	49 ed       	ldi	r20, 0xD9	; 217
   1d3be:	57 e4       	ldi	r21, 0x47	; 71
   1d3c0:	bc 01       	movw	r22, r24
   1d3c2:	cd 01       	movw	r24, r26
   1d3c4:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d3c8:	dc 01       	movw	r26, r24
   1d3ca:	cb 01       	movw	r24, r22
   1d3cc:	16 c0       	rjmp	.+44     	; 0x1d3fa <aprs_pos_delta_m+0x1da>
   1d3ce:	2a 85       	ldd	r18, Y+10	; 0x0a
   1d3d0:	3b 85       	ldd	r19, Y+11	; 0x0b
   1d3d2:	4c 85       	ldd	r20, Y+12	; 0x0c
   1d3d4:	5d 85       	ldd	r21, Y+13	; 0x0d
   1d3d6:	6a 81       	ldd	r22, Y+2	; 0x02
   1d3d8:	7b 81       	ldd	r23, Y+3	; 0x03
   1d3da:	8c 81       	ldd	r24, Y+4	; 0x04
   1d3dc:	9d 81       	ldd	r25, Y+5	; 0x05
   1d3de:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   1d3e2:	dc 01       	movw	r26, r24
   1d3e4:	cb 01       	movw	r24, r22
   1d3e6:	20 e0       	ldi	r18, 0x00	; 0
   1d3e8:	38 e0       	ldi	r19, 0x08	; 8
   1d3ea:	49 ed       	ldi	r20, 0xD9	; 217
   1d3ec:	57 e4       	ldi	r21, 0x47	; 71
   1d3ee:	bc 01       	movw	r22, r24
   1d3f0:	cd 01       	movw	r24, r26
   1d3f2:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d3f6:	dc 01       	movw	r26, r24
   1d3f8:	cb 01       	movw	r24, r22
   1d3fa:	8e 8b       	std	Y+22, r24	; 0x16
   1d3fc:	9f 8b       	std	Y+23, r25	; 0x17
   1d3fe:	a8 8f       	std	Y+24, r26	; 0x18
	float l_dist_m = 0.5f + sqrtf(l_dist_m_x * l_dist_m_x + l_dist_m_y * l_dist_m_y);
   1d400:	b9 8f       	std	Y+25, r27	; 0x19
   1d402:	2a 89       	ldd	r18, Y+18	; 0x12
   1d404:	3b 89       	ldd	r19, Y+19	; 0x13
   1d406:	4c 89       	ldd	r20, Y+20	; 0x14
   1d408:	5d 89       	ldd	r21, Y+21	; 0x15
   1d40a:	6a 89       	ldd	r22, Y+18	; 0x12
   1d40c:	7b 89       	ldd	r23, Y+19	; 0x13
   1d40e:	8c 89       	ldd	r24, Y+20	; 0x14
   1d410:	9d 89       	ldd	r25, Y+21	; 0x15
   1d412:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d416:	dc 01       	movw	r26, r24
   1d418:	cb 01       	movw	r24, r22
   1d41a:	6c 01       	movw	r12, r24
   1d41c:	7d 01       	movw	r14, r26
   1d41e:	2e 89       	ldd	r18, Y+22	; 0x16
   1d420:	3f 89       	ldd	r19, Y+23	; 0x17
   1d422:	48 8d       	ldd	r20, Y+24	; 0x18
   1d424:	59 8d       	ldd	r21, Y+25	; 0x19
   1d426:	6e 89       	ldd	r22, Y+22	; 0x16
   1d428:	7f 89       	ldd	r23, Y+23	; 0x17
   1d42a:	88 8d       	ldd	r24, Y+24	; 0x18
   1d42c:	99 8d       	ldd	r25, Y+25	; 0x19
   1d42e:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d432:	dc 01       	movw	r26, r24
   1d434:	cb 01       	movw	r24, r22
   1d436:	9c 01       	movw	r18, r24
   1d438:	ad 01       	movw	r20, r26
   1d43a:	c7 01       	movw	r24, r14
   1d43c:	b6 01       	movw	r22, r12
   1d43e:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1d442:	dc 01       	movw	r26, r24
   1d444:	cb 01       	movw	r24, r22
   1d446:	bc 01       	movw	r22, r24
   1d448:	cd 01       	movw	r24, r26
   1d44a:	0f 94 79 2a 	call	0x254f2	; 0x254f2 <sqrt>
   1d44e:	dc 01       	movw	r26, r24
   1d450:	cb 01       	movw	r24, r22
   1d452:	20 e0       	ldi	r18, 0x00	; 0
   1d454:	30 e0       	ldi	r19, 0x00	; 0
   1d456:	40 e0       	ldi	r20, 0x00	; 0
   1d458:	5f e3       	ldi	r21, 0x3F	; 63
   1d45a:	bc 01       	movw	r22, r24
   1d45c:	cd 01       	movw	r24, r26
   1d45e:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1d462:	dc 01       	movw	r26, r24
   1d464:	cb 01       	movw	r24, r22
   1d466:	8a 8f       	std	Y+26, r24	; 0x1a
   1d468:	9b 8f       	std	Y+27, r25	; 0x1b
   1d46a:	ac 8f       	std	Y+28, r26	; 0x1c

	return (uint16_t)l_dist_m;
   1d46c:	bd 8f       	std	Y+29, r27	; 0x1d
   1d46e:	6a 8d       	ldd	r22, Y+26	; 0x1a
   1d470:	7b 8d       	ldd	r23, Y+27	; 0x1b
   1d472:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1d474:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1d476:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   1d47a:	dc 01       	movw	r26, r24
}
   1d47c:	cb 01       	movw	r24, r22
   1d47e:	6d 96       	adiw	r28, 0x1d	; 29
   1d480:	cd bf       	out	0x3d, r28	; 61
   1d482:	de bf       	out	0x3e, r29	; 62
   1d484:	df 91       	pop	r29
   1d486:	cf 91       	pop	r28
   1d488:	ff 90       	pop	r15
   1d48a:	ef 90       	pop	r14
   1d48c:	df 90       	pop	r13
   1d48e:	cf 90       	pop	r12
   1d490:	08 95       	ret

0001d492 <aprs_pos_anchor>:

void aprs_pos_anchor(void)
{
   1d492:	cf 93       	push	r28
   1d494:	df 93       	push	r29
   1d496:	1f 92       	push	r1
   1d498:	cd b7       	in	r28, 0x3d	; 61
   1d49a:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = cpu_irq_save();
   1d49c:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1d4a0:	89 83       	std	Y+1, r24	; 0x01
	g_aprs_pos_anchor_lat = g_gns_lat;
   1d4a2:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_gns_lat>
   1d4a6:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <g_gns_lat+0x1>
   1d4aa:	a0 91 ee 25 	lds	r26, 0x25EE	; 0x8025ee <g_gns_lat+0x2>
   1d4ae:	b0 91 ef 25 	lds	r27, 0x25EF	; 0x8025ef <g_gns_lat+0x3>
   1d4b2:	80 93 3c 26 	sts	0x263C, r24	; 0x80263c <g_aprs_pos_anchor_lat>
   1d4b6:	90 93 3d 26 	sts	0x263D, r25	; 0x80263d <g_aprs_pos_anchor_lat+0x1>
   1d4ba:	a0 93 3e 26 	sts	0x263E, r26	; 0x80263e <g_aprs_pos_anchor_lat+0x2>
   1d4be:	b0 93 3f 26 	sts	0x263F, r27	; 0x80263f <g_aprs_pos_anchor_lat+0x3>
	g_aprs_pos_anchor_lon = g_gns_lon;
   1d4c2:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <g_gns_lon>
   1d4c6:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <g_gns_lon+0x1>
   1d4ca:	a0 91 f2 25 	lds	r26, 0x25F2	; 0x8025f2 <g_gns_lon+0x2>
   1d4ce:	b0 91 f3 25 	lds	r27, 0x25F3	; 0x8025f3 <g_gns_lon+0x3>
   1d4d2:	80 93 40 26 	sts	0x2640, r24	; 0x802640 <g_aprs_pos_anchor_lon>
   1d4d6:	90 93 41 26 	sts	0x2641, r25	; 0x802641 <g_aprs_pos_anchor_lon+0x1>
   1d4da:	a0 93 42 26 	sts	0x2642, r26	; 0x802642 <g_aprs_pos_anchor_lon+0x2>
   1d4de:	b0 93 43 26 	sts	0x2643, r27	; 0x802643 <g_aprs_pos_anchor_lon+0x3>
	cpu_irq_restore(flags);
   1d4e2:	89 81       	ldd	r24, Y+1	; 0x01
   1d4e4:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
}
   1d4e8:	00 00       	nop
   1d4ea:	0f 90       	pop	r0
   1d4ec:	df 91       	pop	r29
   1d4ee:	cf 91       	pop	r28
   1d4f0:	08 95       	ret

0001d4f2 <aprs_gyro_total_dps_1000>:

uint16_t aprs_gyro_total_dps_1000(void)
{
   1d4f2:	cf 92       	push	r12
   1d4f4:	df 92       	push	r13
   1d4f6:	ef 92       	push	r14
   1d4f8:	ff 92       	push	r15
   1d4fa:	cf 93       	push	r28
   1d4fc:	df 93       	push	r29
   1d4fe:	cd b7       	in	r28, 0x3d	; 61
   1d500:	de b7       	in	r29, 0x3e	; 62
   1d502:	61 97       	sbiw	r28, 0x11	; 17
   1d504:	cd bf       	out	0x3d, r28	; 61
   1d506:	de bf       	out	0x3e, r29	; 62
	volatile float l_twi1_gyro_1_gyro_y_mdps;
	volatile float l_twi1_gyro_1_gyro_z_mdps;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d508:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1d50c:	89 83       	std	Y+1, r24	; 0x01
		l_twi1_gyro_1_gyro_x_mdps = g_twi1_gyro_1_gyro_x_mdps;
   1d50e:	80 91 b5 28 	lds	r24, 0x28B5	; 0x8028b5 <g_twi1_gyro_1_gyro_x_mdps>
   1d512:	90 91 b6 28 	lds	r25, 0x28B6	; 0x8028b6 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   1d516:	a0 91 b7 28 	lds	r26, 0x28B7	; 0x8028b7 <g_twi1_gyro_1_gyro_x_mdps+0x2>
   1d51a:	b0 91 b8 28 	lds	r27, 0x28B8	; 0x8028b8 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   1d51e:	bc 01       	movw	r22, r24
   1d520:	cd 01       	movw	r24, r26
   1d522:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1d526:	dc 01       	movw	r26, r24
   1d528:	cb 01       	movw	r24, r22
   1d52a:	8e 83       	std	Y+6, r24	; 0x06
   1d52c:	9f 83       	std	Y+7, r25	; 0x07
   1d52e:	a8 87       	std	Y+8, r26	; 0x08
   1d530:	b9 87       	std	Y+9, r27	; 0x09
		l_twi1_gyro_1_gyro_y_mdps = g_twi1_gyro_1_gyro_y_mdps;
   1d532:	80 91 b9 28 	lds	r24, 0x28B9	; 0x8028b9 <g_twi1_gyro_1_gyro_y_mdps>
   1d536:	90 91 ba 28 	lds	r25, 0x28BA	; 0x8028ba <g_twi1_gyro_1_gyro_y_mdps+0x1>
   1d53a:	a0 91 bb 28 	lds	r26, 0x28BB	; 0x8028bb <g_twi1_gyro_1_gyro_y_mdps+0x2>
   1d53e:	b0 91 bc 28 	lds	r27, 0x28BC	; 0x8028bc <g_twi1_gyro_1_gyro_y_mdps+0x3>
   1d542:	bc 01       	movw	r22, r24
   1d544:	cd 01       	movw	r24, r26
   1d546:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1d54a:	dc 01       	movw	r26, r24
   1d54c:	cb 01       	movw	r24, r22
   1d54e:	8a 87       	std	Y+10, r24	; 0x0a
   1d550:	9b 87       	std	Y+11, r25	; 0x0b
   1d552:	ac 87       	std	Y+12, r26	; 0x0c
   1d554:	bd 87       	std	Y+13, r27	; 0x0d
		l_twi1_gyro_1_gyro_z_mdps = g_twi1_gyro_1_gyro_z_mdps;
   1d556:	80 91 bd 28 	lds	r24, 0x28BD	; 0x8028bd <g_twi1_gyro_1_gyro_z_mdps>
   1d55a:	90 91 be 28 	lds	r25, 0x28BE	; 0x8028be <g_twi1_gyro_1_gyro_z_mdps+0x1>
   1d55e:	a0 91 bf 28 	lds	r26, 0x28BF	; 0x8028bf <g_twi1_gyro_1_gyro_z_mdps+0x2>
   1d562:	b0 91 c0 28 	lds	r27, 0x28C0	; 0x8028c0 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   1d566:	bc 01       	movw	r22, r24
   1d568:	cd 01       	movw	r24, r26
   1d56a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1d56e:	dc 01       	movw	r26, r24
   1d570:	cb 01       	movw	r24, r22
   1d572:	8e 87       	std	Y+14, r24	; 0x0e
   1d574:	9f 87       	std	Y+15, r25	; 0x0f
   1d576:	a8 8b       	std	Y+16, r26	; 0x10
   1d578:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1d57a:	89 81       	ldd	r24, Y+1	; 0x01
   1d57c:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	float l_gyro_total_dps_1000 = sqrt(l_twi1_gyro_1_gyro_x_mdps * l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps * l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps * l_twi1_gyro_1_gyro_z_mdps);
   1d580:	8e 81       	ldd	r24, Y+6	; 0x06
   1d582:	9f 81       	ldd	r25, Y+7	; 0x07
   1d584:	a8 85       	ldd	r26, Y+8	; 0x08
   1d586:	b9 85       	ldd	r27, Y+9	; 0x09
   1d588:	2e 81       	ldd	r18, Y+6	; 0x06
   1d58a:	3f 81       	ldd	r19, Y+7	; 0x07
   1d58c:	48 85       	ldd	r20, Y+8	; 0x08
   1d58e:	59 85       	ldd	r21, Y+9	; 0x09
   1d590:	bc 01       	movw	r22, r24
   1d592:	cd 01       	movw	r24, r26
   1d594:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d598:	dc 01       	movw	r26, r24
   1d59a:	cb 01       	movw	r24, r22
   1d59c:	6c 01       	movw	r12, r24
   1d59e:	7d 01       	movw	r14, r26
   1d5a0:	8a 85       	ldd	r24, Y+10	; 0x0a
   1d5a2:	9b 85       	ldd	r25, Y+11	; 0x0b
   1d5a4:	ac 85       	ldd	r26, Y+12	; 0x0c
   1d5a6:	bd 85       	ldd	r27, Y+13	; 0x0d
   1d5a8:	2a 85       	ldd	r18, Y+10	; 0x0a
   1d5aa:	3b 85       	ldd	r19, Y+11	; 0x0b
   1d5ac:	4c 85       	ldd	r20, Y+12	; 0x0c
   1d5ae:	5d 85       	ldd	r21, Y+13	; 0x0d
   1d5b0:	bc 01       	movw	r22, r24
   1d5b2:	cd 01       	movw	r24, r26
   1d5b4:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d5b8:	dc 01       	movw	r26, r24
   1d5ba:	cb 01       	movw	r24, r22
   1d5bc:	9c 01       	movw	r18, r24
   1d5be:	ad 01       	movw	r20, r26
   1d5c0:	c7 01       	movw	r24, r14
   1d5c2:	b6 01       	movw	r22, r12
   1d5c4:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1d5c8:	dc 01       	movw	r26, r24
   1d5ca:	cb 01       	movw	r24, r22
   1d5cc:	6c 01       	movw	r12, r24
   1d5ce:	7d 01       	movw	r14, r26
   1d5d0:	8e 85       	ldd	r24, Y+14	; 0x0e
   1d5d2:	9f 85       	ldd	r25, Y+15	; 0x0f
   1d5d4:	a8 89       	ldd	r26, Y+16	; 0x10
   1d5d6:	b9 89       	ldd	r27, Y+17	; 0x11
   1d5d8:	2e 85       	ldd	r18, Y+14	; 0x0e
   1d5da:	3f 85       	ldd	r19, Y+15	; 0x0f
   1d5dc:	48 89       	ldd	r20, Y+16	; 0x10
   1d5de:	59 89       	ldd	r21, Y+17	; 0x11
   1d5e0:	bc 01       	movw	r22, r24
   1d5e2:	cd 01       	movw	r24, r26
   1d5e4:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d5e8:	dc 01       	movw	r26, r24
   1d5ea:	cb 01       	movw	r24, r22
   1d5ec:	9c 01       	movw	r18, r24
   1d5ee:	ad 01       	movw	r20, r26
   1d5f0:	c7 01       	movw	r24, r14
   1d5f2:	b6 01       	movw	r22, r12
   1d5f4:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1d5f8:	dc 01       	movw	r26, r24
   1d5fa:	cb 01       	movw	r24, r22
   1d5fc:	bc 01       	movw	r22, r24
   1d5fe:	cd 01       	movw	r24, r26
   1d600:	0f 94 79 2a 	call	0x254f2	; 0x254f2 <sqrt>
   1d604:	dc 01       	movw	r26, r24
   1d606:	cb 01       	movw	r24, r22
   1d608:	8a 83       	std	Y+2, r24	; 0x02
   1d60a:	9b 83       	std	Y+3, r25	; 0x03
   1d60c:	ac 83       	std	Y+4, r26	; 0x04
   1d60e:	bd 83       	std	Y+5, r27	; 0x05
	return (uint16_t) (0.5f + l_gyro_total_dps_1000);
   1d610:	20 e0       	ldi	r18, 0x00	; 0
   1d612:	30 e0       	ldi	r19, 0x00	; 0
   1d614:	40 e0       	ldi	r20, 0x00	; 0
   1d616:	5f e3       	ldi	r21, 0x3F	; 63
   1d618:	6a 81       	ldd	r22, Y+2	; 0x02
   1d61a:	7b 81       	ldd	r23, Y+3	; 0x03
   1d61c:	8c 81       	ldd	r24, Y+4	; 0x04
   1d61e:	9d 81       	ldd	r25, Y+5	; 0x05
   1d620:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1d624:	dc 01       	movw	r26, r24
   1d626:	cb 01       	movw	r24, r22
   1d628:	bc 01       	movw	r22, r24
   1d62a:	cd 01       	movw	r24, r26
   1d62c:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   1d630:	dc 01       	movw	r26, r24
   1d632:	cb 01       	movw	r24, r22
}
   1d634:	61 96       	adiw	r28, 0x11	; 17
   1d636:	cd bf       	out	0x3d, r28	; 61
   1d638:	de bf       	out	0x3e, r29	; 62
   1d63a:	df 91       	pop	r29
   1d63c:	cf 91       	pop	r28
   1d63e:	ff 90       	pop	r15
   1d640:	ef 90       	pop	r14
   1d642:	df 90       	pop	r13
   1d644:	cf 90       	pop	r12
   1d646:	08 95       	ret

0001d648 <aprs_accel_xy_delta_g_1000>:

uint16_t aprs_accel_xy_delta_g_1000(void)
{
   1d648:	cf 92       	push	r12
   1d64a:	df 92       	push	r13
   1d64c:	ef 92       	push	r14
   1d64e:	ff 92       	push	r15
   1d650:	cf 93       	push	r28
   1d652:	df 93       	push	r29
   1d654:	cd b7       	in	r28, 0x3d	; 61
   1d656:	de b7       	in	r29, 0x3e	; 62
   1d658:	66 97       	sbiw	r28, 0x16	; 22
   1d65a:	cd bf       	out	0x3d, r28	; 61
   1d65c:	de bf       	out	0x3e, r29	; 62
	static float		s_twi1_gyro_1_accel_y_mg = 0.f;
	volatile float		l_twi1_gyro_1_accel_x_mg;
	volatile float		l_twi1_gyro_1_accel_y_mg;

	/* Initial setting */
	if (!s_twi1_gyro_1_accel_x_mg && !s_twi1_gyro_1_accel_y_mg) {
   1d65e:	80 91 26 2c 	lds	r24, 0x2C26	; 0x802c26 <s_twi1_gyro_1_accel_x_mg.8548>
   1d662:	90 91 27 2c 	lds	r25, 0x2C27	; 0x802c27 <s_twi1_gyro_1_accel_x_mg.8548+0x1>
   1d666:	a0 91 28 2c 	lds	r26, 0x2C28	; 0x802c28 <s_twi1_gyro_1_accel_x_mg.8548+0x2>
   1d66a:	b0 91 29 2c 	lds	r27, 0x2C29	; 0x802c29 <s_twi1_gyro_1_accel_x_mg.8548+0x3>
   1d66e:	20 e0       	ldi	r18, 0x00	; 0
   1d670:	30 e0       	ldi	r19, 0x00	; 0
   1d672:	a9 01       	movw	r20, r18
   1d674:	bc 01       	movw	r22, r24
   1d676:	cd 01       	movw	r24, r26
   1d678:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   1d67c:	88 23       	and	r24, r24
   1d67e:	09 f0       	breq	.+2      	; 0x1d682 <aprs_accel_xy_delta_g_1000+0x3a>
   1d680:	46 c0       	rjmp	.+140    	; 0x1d70e <aprs_accel_xy_delta_g_1000+0xc6>
   1d682:	80 91 2a 2c 	lds	r24, 0x2C2A	; 0x802c2a <s_twi1_gyro_1_accel_y_mg.8549>
   1d686:	90 91 2b 2c 	lds	r25, 0x2C2B	; 0x802c2b <s_twi1_gyro_1_accel_y_mg.8549+0x1>
   1d68a:	a0 91 2c 2c 	lds	r26, 0x2C2C	; 0x802c2c <s_twi1_gyro_1_accel_y_mg.8549+0x2>
   1d68e:	b0 91 2d 2c 	lds	r27, 0x2C2D	; 0x802c2d <s_twi1_gyro_1_accel_y_mg.8549+0x3>
   1d692:	20 e0       	ldi	r18, 0x00	; 0
   1d694:	30 e0       	ldi	r19, 0x00	; 0
   1d696:	a9 01       	movw	r20, r18
   1d698:	bc 01       	movw	r22, r24
   1d69a:	cd 01       	movw	r24, r26
   1d69c:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   1d6a0:	88 23       	and	r24, r24
   1d6a2:	a9 f5       	brne	.+106    	; 0x1d70e <aprs_accel_xy_delta_g_1000+0xc6>
		irqflags_t flags = cpu_irq_save();
   1d6a4:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1d6a8:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1d6aa:	80 91 a3 28 	lds	r24, 0x28A3	; 0x8028a3 <g_twi1_gyro_1_accel_x_mg>
   1d6ae:	90 91 a4 28 	lds	r25, 0x28A4	; 0x8028a4 <g_twi1_gyro_1_accel_x_mg+0x1>
   1d6b2:	09 2e       	mov	r0, r25
   1d6b4:	00 0c       	add	r0, r0
   1d6b6:	aa 0b       	sbc	r26, r26
   1d6b8:	bb 0b       	sbc	r27, r27
   1d6ba:	bc 01       	movw	r22, r24
   1d6bc:	cd 01       	movw	r24, r26
   1d6be:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1d6c2:	dc 01       	movw	r26, r24
   1d6c4:	cb 01       	movw	r24, r22
   1d6c6:	80 93 26 2c 	sts	0x2C26, r24	; 0x802c26 <s_twi1_gyro_1_accel_x_mg.8548>
   1d6ca:	90 93 27 2c 	sts	0x2C27, r25	; 0x802c27 <s_twi1_gyro_1_accel_x_mg.8548+0x1>
   1d6ce:	a0 93 28 2c 	sts	0x2C28, r26	; 0x802c28 <s_twi1_gyro_1_accel_x_mg.8548+0x2>
   1d6d2:	b0 93 29 2c 	sts	0x2C29, r27	; 0x802c29 <s_twi1_gyro_1_accel_x_mg.8548+0x3>
		s_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1d6d6:	80 91 a5 28 	lds	r24, 0x28A5	; 0x8028a5 <g_twi1_gyro_1_accel_y_mg>
   1d6da:	90 91 a6 28 	lds	r25, 0x28A6	; 0x8028a6 <g_twi1_gyro_1_accel_y_mg+0x1>
   1d6de:	09 2e       	mov	r0, r25
   1d6e0:	00 0c       	add	r0, r0
   1d6e2:	aa 0b       	sbc	r26, r26
   1d6e4:	bb 0b       	sbc	r27, r27
   1d6e6:	bc 01       	movw	r22, r24
   1d6e8:	cd 01       	movw	r24, r26
   1d6ea:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1d6ee:	dc 01       	movw	r26, r24
   1d6f0:	cb 01       	movw	r24, r22
   1d6f2:	80 93 2a 2c 	sts	0x2C2A, r24	; 0x802c2a <s_twi1_gyro_1_accel_y_mg.8549>
   1d6f6:	90 93 2b 2c 	sts	0x2C2B, r25	; 0x802c2b <s_twi1_gyro_1_accel_y_mg.8549+0x1>
   1d6fa:	a0 93 2c 2c 	sts	0x2C2C, r26	; 0x802c2c <s_twi1_gyro_1_accel_y_mg.8549+0x2>
   1d6fe:	b0 93 2d 2c 	sts	0x2C2D, r27	; 0x802c2d <s_twi1_gyro_1_accel_y_mg.8549+0x3>
		cpu_irq_restore(flags);
   1d702:	89 81       	ldd	r24, Y+1	; 0x01
   1d704:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		return 0;
   1d708:	80 e0       	ldi	r24, 0x00	; 0
   1d70a:	90 e0       	ldi	r25, 0x00	; 0
   1d70c:	ac c0       	rjmp	.+344    	; 0x1d866 <aprs_accel_xy_delta_g_1000+0x21e>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d70e:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1d712:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1d714:	80 91 a3 28 	lds	r24, 0x28A3	; 0x8028a3 <g_twi1_gyro_1_accel_x_mg>
   1d718:	90 91 a4 28 	lds	r25, 0x28A4	; 0x8028a4 <g_twi1_gyro_1_accel_x_mg+0x1>
   1d71c:	09 2e       	mov	r0, r25
   1d71e:	00 0c       	add	r0, r0
   1d720:	aa 0b       	sbc	r26, r26
   1d722:	bb 0b       	sbc	r27, r27
   1d724:	bc 01       	movw	r22, r24
   1d726:	cd 01       	movw	r24, r26
   1d728:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1d72c:	dc 01       	movw	r26, r24
   1d72e:	cb 01       	movw	r24, r22
   1d730:	8f 87       	std	Y+15, r24	; 0x0f
   1d732:	98 8b       	std	Y+16, r25	; 0x10
   1d734:	a9 8b       	std	Y+17, r26	; 0x11
   1d736:	ba 8b       	std	Y+18, r27	; 0x12
		l_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1d738:	80 91 a5 28 	lds	r24, 0x28A5	; 0x8028a5 <g_twi1_gyro_1_accel_y_mg>
   1d73c:	90 91 a6 28 	lds	r25, 0x28A6	; 0x8028a6 <g_twi1_gyro_1_accel_y_mg+0x1>
   1d740:	09 2e       	mov	r0, r25
   1d742:	00 0c       	add	r0, r0
   1d744:	aa 0b       	sbc	r26, r26
   1d746:	bb 0b       	sbc	r27, r27
   1d748:	bc 01       	movw	r22, r24
   1d74a:	cd 01       	movw	r24, r26
   1d74c:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1d750:	dc 01       	movw	r26, r24
   1d752:	cb 01       	movw	r24, r22
   1d754:	8b 8b       	std	Y+19, r24	; 0x13
   1d756:	9c 8b       	std	Y+20, r25	; 0x14
   1d758:	ad 8b       	std	Y+21, r26	; 0x15
   1d75a:	be 8b       	std	Y+22, r27	; 0x16
		cpu_irq_restore(flags);
   1d75c:	8a 81       	ldd	r24, Y+2	; 0x02
   1d75e:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_accel_delta_x = l_twi1_gyro_1_accel_x_mg - s_twi1_gyro_1_accel_x_mg;
   1d762:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d764:	98 89       	ldd	r25, Y+16	; 0x10
   1d766:	a9 89       	ldd	r26, Y+17	; 0x11
   1d768:	ba 89       	ldd	r27, Y+18	; 0x12
   1d76a:	20 91 26 2c 	lds	r18, 0x2C26	; 0x802c26 <s_twi1_gyro_1_accel_x_mg.8548>
   1d76e:	30 91 27 2c 	lds	r19, 0x2C27	; 0x802c27 <s_twi1_gyro_1_accel_x_mg.8548+0x1>
   1d772:	40 91 28 2c 	lds	r20, 0x2C28	; 0x802c28 <s_twi1_gyro_1_accel_x_mg.8548+0x2>
   1d776:	50 91 29 2c 	lds	r21, 0x2C29	; 0x802c29 <s_twi1_gyro_1_accel_x_mg.8548+0x3>
   1d77a:	bc 01       	movw	r22, r24
   1d77c:	cd 01       	movw	r24, r26
   1d77e:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   1d782:	dc 01       	movw	r26, r24
   1d784:	cb 01       	movw	r24, r22
   1d786:	8b 83       	std	Y+3, r24	; 0x03
   1d788:	9c 83       	std	Y+4, r25	; 0x04
   1d78a:	ad 83       	std	Y+5, r26	; 0x05
   1d78c:	be 83       	std	Y+6, r27	; 0x06
	float l_accel_delta_y = l_twi1_gyro_1_accel_y_mg - s_twi1_gyro_1_accel_y_mg;
   1d78e:	8b 89       	ldd	r24, Y+19	; 0x13
   1d790:	9c 89       	ldd	r25, Y+20	; 0x14
   1d792:	ad 89       	ldd	r26, Y+21	; 0x15
   1d794:	be 89       	ldd	r27, Y+22	; 0x16
   1d796:	20 91 2a 2c 	lds	r18, 0x2C2A	; 0x802c2a <s_twi1_gyro_1_accel_y_mg.8549>
   1d79a:	30 91 2b 2c 	lds	r19, 0x2C2B	; 0x802c2b <s_twi1_gyro_1_accel_y_mg.8549+0x1>
   1d79e:	40 91 2c 2c 	lds	r20, 0x2C2C	; 0x802c2c <s_twi1_gyro_1_accel_y_mg.8549+0x2>
   1d7a2:	50 91 2d 2c 	lds	r21, 0x2C2D	; 0x802c2d <s_twi1_gyro_1_accel_y_mg.8549+0x3>
   1d7a6:	bc 01       	movw	r22, r24
   1d7a8:	cd 01       	movw	r24, r26
   1d7aa:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   1d7ae:	dc 01       	movw	r26, r24
   1d7b0:	cb 01       	movw	r24, r22
   1d7b2:	8f 83       	std	Y+7, r24	; 0x07
   1d7b4:	98 87       	std	Y+8, r25	; 0x08
   1d7b6:	a9 87       	std	Y+9, r26	; 0x09
   1d7b8:	ba 87       	std	Y+10, r27	; 0x0a
	float l_accel_xy_delta_g_1000 = sqrt(l_accel_delta_x * l_accel_delta_x + l_accel_delta_y * l_accel_delta_y);
   1d7ba:	2b 81       	ldd	r18, Y+3	; 0x03
   1d7bc:	3c 81       	ldd	r19, Y+4	; 0x04
   1d7be:	4d 81       	ldd	r20, Y+5	; 0x05
   1d7c0:	5e 81       	ldd	r21, Y+6	; 0x06
   1d7c2:	6b 81       	ldd	r22, Y+3	; 0x03
   1d7c4:	7c 81       	ldd	r23, Y+4	; 0x04
   1d7c6:	8d 81       	ldd	r24, Y+5	; 0x05
   1d7c8:	9e 81       	ldd	r25, Y+6	; 0x06
   1d7ca:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d7ce:	dc 01       	movw	r26, r24
   1d7d0:	cb 01       	movw	r24, r22
   1d7d2:	6c 01       	movw	r12, r24
   1d7d4:	7d 01       	movw	r14, r26
   1d7d6:	2f 81       	ldd	r18, Y+7	; 0x07
   1d7d8:	38 85       	ldd	r19, Y+8	; 0x08
   1d7da:	49 85       	ldd	r20, Y+9	; 0x09
   1d7dc:	5a 85       	ldd	r21, Y+10	; 0x0a
   1d7de:	6f 81       	ldd	r22, Y+7	; 0x07
   1d7e0:	78 85       	ldd	r23, Y+8	; 0x08
   1d7e2:	89 85       	ldd	r24, Y+9	; 0x09
   1d7e4:	9a 85       	ldd	r25, Y+10	; 0x0a
   1d7e6:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1d7ea:	dc 01       	movw	r26, r24
   1d7ec:	cb 01       	movw	r24, r22
   1d7ee:	9c 01       	movw	r18, r24
   1d7f0:	ad 01       	movw	r20, r26
   1d7f2:	c7 01       	movw	r24, r14
   1d7f4:	b6 01       	movw	r22, r12
   1d7f6:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1d7fa:	dc 01       	movw	r26, r24
   1d7fc:	cb 01       	movw	r24, r22
   1d7fe:	bc 01       	movw	r22, r24
   1d800:	cd 01       	movw	r24, r26
   1d802:	0f 94 79 2a 	call	0x254f2	; 0x254f2 <sqrt>
   1d806:	dc 01       	movw	r26, r24
   1d808:	cb 01       	movw	r24, r22
   1d80a:	8b 87       	std	Y+11, r24	; 0x0b
   1d80c:	9c 87       	std	Y+12, r25	; 0x0c
   1d80e:	ad 87       	std	Y+13, r26	; 0x0d
   1d810:	be 87       	std	Y+14, r27	; 0x0e

	/* Adjust to this values */
	s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   1d812:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d814:	98 89       	ldd	r25, Y+16	; 0x10
   1d816:	a9 89       	ldd	r26, Y+17	; 0x11
   1d818:	ba 89       	ldd	r27, Y+18	; 0x12
   1d81a:	80 93 26 2c 	sts	0x2C26, r24	; 0x802c26 <s_twi1_gyro_1_accel_x_mg.8548>
   1d81e:	90 93 27 2c 	sts	0x2C27, r25	; 0x802c27 <s_twi1_gyro_1_accel_x_mg.8548+0x1>
   1d822:	a0 93 28 2c 	sts	0x2C28, r26	; 0x802c28 <s_twi1_gyro_1_accel_x_mg.8548+0x2>
   1d826:	b0 93 29 2c 	sts	0x2C29, r27	; 0x802c29 <s_twi1_gyro_1_accel_x_mg.8548+0x3>
	s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   1d82a:	8b 89       	ldd	r24, Y+19	; 0x13
   1d82c:	9c 89       	ldd	r25, Y+20	; 0x14
   1d82e:	ad 89       	ldd	r26, Y+21	; 0x15
   1d830:	be 89       	ldd	r27, Y+22	; 0x16
   1d832:	80 93 2a 2c 	sts	0x2C2A, r24	; 0x802c2a <s_twi1_gyro_1_accel_y_mg.8549>
   1d836:	90 93 2b 2c 	sts	0x2C2B, r25	; 0x802c2b <s_twi1_gyro_1_accel_y_mg.8549+0x1>
   1d83a:	a0 93 2c 2c 	sts	0x2C2C, r26	; 0x802c2c <s_twi1_gyro_1_accel_y_mg.8549+0x2>
   1d83e:	b0 93 2d 2c 	sts	0x2C2D, r27	; 0x802c2d <s_twi1_gyro_1_accel_y_mg.8549+0x3>

	return (uint16_t) (0.5f + l_accel_xy_delta_g_1000);
   1d842:	20 e0       	ldi	r18, 0x00	; 0
   1d844:	30 e0       	ldi	r19, 0x00	; 0
   1d846:	40 e0       	ldi	r20, 0x00	; 0
   1d848:	5f e3       	ldi	r21, 0x3F	; 63
   1d84a:	6b 85       	ldd	r22, Y+11	; 0x0b
   1d84c:	7c 85       	ldd	r23, Y+12	; 0x0c
   1d84e:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d850:	9e 85       	ldd	r25, Y+14	; 0x0e
   1d852:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1d856:	dc 01       	movw	r26, r24
   1d858:	cb 01       	movw	r24, r22
   1d85a:	bc 01       	movw	r22, r24
   1d85c:	cd 01       	movw	r24, r26
   1d85e:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   1d862:	dc 01       	movw	r26, r24
   1d864:	cb 01       	movw	r24, r22
}
   1d866:	66 96       	adiw	r28, 0x16	; 22
   1d868:	cd bf       	out	0x3d, r28	; 61
   1d86a:	de bf       	out	0x3e, r29	; 62
   1d86c:	df 91       	pop	r29
   1d86e:	cf 91       	pop	r28
   1d870:	ff 90       	pop	r15
   1d872:	ef 90       	pop	r14
   1d874:	df 90       	pop	r13
   1d876:	cf 90       	pop	r12
   1d878:	08 95       	ret

0001d87a <aprs_mag_delta_nT>:

uint16_t aprs_mag_delta_nT(void)
{
   1d87a:	cf 92       	push	r12
   1d87c:	df 92       	push	r13
   1d87e:	ef 92       	push	r14
   1d880:	ff 92       	push	r15
   1d882:	0f 93       	push	r16
   1d884:	1f 93       	push	r17
   1d886:	cf 93       	push	r28
   1d888:	df 93       	push	r29
   1d88a:	cd b7       	in	r28, 0x3d	; 61
   1d88c:	de b7       	in	r29, 0x3e	; 62
   1d88e:	6e 97       	sbiw	r28, 0x1e	; 30
   1d890:	cd bf       	out	0x3d, r28	; 61
   1d892:	de bf       	out	0x3e, r29	; 62
	volatile int32_t	l_twi1_gyro_2_mag_x_nT;
	volatile int32_t	l_twi1_gyro_2_mag_y_nT;
	volatile int32_t	l_twi1_gyro_2_mag_z_nT;

	/* Initial setting */
	if (!s_twi1_gyro_2_mag_x_nT && !s_twi1_gyro_2_mag_y_nT && !s_twi1_gyro_2_mag_z_nT) {
   1d894:	80 91 2e 2c 	lds	r24, 0x2C2E	; 0x802c2e <s_twi1_gyro_2_mag_x_nT.8560>
   1d898:	90 91 2f 2c 	lds	r25, 0x2C2F	; 0x802c2f <s_twi1_gyro_2_mag_x_nT.8560+0x1>
   1d89c:	a0 91 30 2c 	lds	r26, 0x2C30	; 0x802c30 <s_twi1_gyro_2_mag_x_nT.8560+0x2>
   1d8a0:	b0 91 31 2c 	lds	r27, 0x2C31	; 0x802c31 <s_twi1_gyro_2_mag_x_nT.8560+0x3>
   1d8a4:	89 2b       	or	r24, r25
   1d8a6:	8a 2b       	or	r24, r26
   1d8a8:	8b 2b       	or	r24, r27
   1d8aa:	09 f0       	breq	.+2      	; 0x1d8ae <aprs_mag_delta_nT+0x34>
   1d8ac:	52 c0       	rjmp	.+164    	; 0x1d952 <aprs_mag_delta_nT+0xd8>
   1d8ae:	80 91 32 2c 	lds	r24, 0x2C32	; 0x802c32 <s_twi1_gyro_2_mag_y_nT.8561>
   1d8b2:	90 91 33 2c 	lds	r25, 0x2C33	; 0x802c33 <s_twi1_gyro_2_mag_y_nT.8561+0x1>
   1d8b6:	a0 91 34 2c 	lds	r26, 0x2C34	; 0x802c34 <s_twi1_gyro_2_mag_y_nT.8561+0x2>
   1d8ba:	b0 91 35 2c 	lds	r27, 0x2C35	; 0x802c35 <s_twi1_gyro_2_mag_y_nT.8561+0x3>
   1d8be:	89 2b       	or	r24, r25
   1d8c0:	8a 2b       	or	r24, r26
   1d8c2:	8b 2b       	or	r24, r27
   1d8c4:	09 f0       	breq	.+2      	; 0x1d8c8 <aprs_mag_delta_nT+0x4e>
   1d8c6:	45 c0       	rjmp	.+138    	; 0x1d952 <aprs_mag_delta_nT+0xd8>
   1d8c8:	80 91 36 2c 	lds	r24, 0x2C36	; 0x802c36 <s_twi1_gyro_2_mag_z_nT.8562>
   1d8cc:	90 91 37 2c 	lds	r25, 0x2C37	; 0x802c37 <s_twi1_gyro_2_mag_z_nT.8562+0x1>
   1d8d0:	a0 91 38 2c 	lds	r26, 0x2C38	; 0x802c38 <s_twi1_gyro_2_mag_z_nT.8562+0x2>
   1d8d4:	b0 91 39 2c 	lds	r27, 0x2C39	; 0x802c39 <s_twi1_gyro_2_mag_z_nT.8562+0x3>
   1d8d8:	89 2b       	or	r24, r25
   1d8da:	8a 2b       	or	r24, r26
   1d8dc:	8b 2b       	or	r24, r27
   1d8de:	c9 f5       	brne	.+114    	; 0x1d952 <aprs_mag_delta_nT+0xd8>
		irqflags_t flags = cpu_irq_save();
   1d8e0:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1d8e4:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1d8e6:	80 91 d9 28 	lds	r24, 0x28D9	; 0x8028d9 <g_twi1_gyro_2_mag_x_nT>
   1d8ea:	90 91 da 28 	lds	r25, 0x28DA	; 0x8028da <g_twi1_gyro_2_mag_x_nT+0x1>
   1d8ee:	a0 91 db 28 	lds	r26, 0x28DB	; 0x8028db <g_twi1_gyro_2_mag_x_nT+0x2>
   1d8f2:	b0 91 dc 28 	lds	r27, 0x28DC	; 0x8028dc <g_twi1_gyro_2_mag_x_nT+0x3>
   1d8f6:	80 93 2e 2c 	sts	0x2C2E, r24	; 0x802c2e <s_twi1_gyro_2_mag_x_nT.8560>
   1d8fa:	90 93 2f 2c 	sts	0x2C2F, r25	; 0x802c2f <s_twi1_gyro_2_mag_x_nT.8560+0x1>
   1d8fe:	a0 93 30 2c 	sts	0x2C30, r26	; 0x802c30 <s_twi1_gyro_2_mag_x_nT.8560+0x2>
   1d902:	b0 93 31 2c 	sts	0x2C31, r27	; 0x802c31 <s_twi1_gyro_2_mag_x_nT.8560+0x3>
		s_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1d906:	80 91 dd 28 	lds	r24, 0x28DD	; 0x8028dd <g_twi1_gyro_2_mag_y_nT>
   1d90a:	90 91 de 28 	lds	r25, 0x28DE	; 0x8028de <g_twi1_gyro_2_mag_y_nT+0x1>
   1d90e:	a0 91 df 28 	lds	r26, 0x28DF	; 0x8028df <g_twi1_gyro_2_mag_y_nT+0x2>
   1d912:	b0 91 e0 28 	lds	r27, 0x28E0	; 0x8028e0 <g_twi1_gyro_2_mag_y_nT+0x3>
   1d916:	80 93 32 2c 	sts	0x2C32, r24	; 0x802c32 <s_twi1_gyro_2_mag_y_nT.8561>
   1d91a:	90 93 33 2c 	sts	0x2C33, r25	; 0x802c33 <s_twi1_gyro_2_mag_y_nT.8561+0x1>
   1d91e:	a0 93 34 2c 	sts	0x2C34, r26	; 0x802c34 <s_twi1_gyro_2_mag_y_nT.8561+0x2>
   1d922:	b0 93 35 2c 	sts	0x2C35, r27	; 0x802c35 <s_twi1_gyro_2_mag_y_nT.8561+0x3>
		s_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1d926:	80 91 e1 28 	lds	r24, 0x28E1	; 0x8028e1 <g_twi1_gyro_2_mag_z_nT>
   1d92a:	90 91 e2 28 	lds	r25, 0x28E2	; 0x8028e2 <g_twi1_gyro_2_mag_z_nT+0x1>
   1d92e:	a0 91 e3 28 	lds	r26, 0x28E3	; 0x8028e3 <g_twi1_gyro_2_mag_z_nT+0x2>
   1d932:	b0 91 e4 28 	lds	r27, 0x28E4	; 0x8028e4 <g_twi1_gyro_2_mag_z_nT+0x3>
   1d936:	80 93 36 2c 	sts	0x2C36, r24	; 0x802c36 <s_twi1_gyro_2_mag_z_nT.8562>
   1d93a:	90 93 37 2c 	sts	0x2C37, r25	; 0x802c37 <s_twi1_gyro_2_mag_z_nT.8562+0x1>
   1d93e:	a0 93 38 2c 	sts	0x2C38, r26	; 0x802c38 <s_twi1_gyro_2_mag_z_nT.8562+0x2>
   1d942:	b0 93 39 2c 	sts	0x2C39, r27	; 0x802c39 <s_twi1_gyro_2_mag_z_nT.8562+0x3>
		cpu_irq_restore(flags);
   1d946:	89 81       	ldd	r24, Y+1	; 0x01
   1d948:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		return 0;
   1d94c:	80 e0       	ldi	r24, 0x00	; 0
   1d94e:	90 e0       	ldi	r25, 0x00	; 0
   1d950:	fc c0       	rjmp	.+504    	; 0x1db4a <aprs_mag_delta_nT+0x2d0>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d952:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1d956:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1d958:	80 91 d9 28 	lds	r24, 0x28D9	; 0x8028d9 <g_twi1_gyro_2_mag_x_nT>
   1d95c:	90 91 da 28 	lds	r25, 0x28DA	; 0x8028da <g_twi1_gyro_2_mag_x_nT+0x1>
   1d960:	a0 91 db 28 	lds	r26, 0x28DB	; 0x8028db <g_twi1_gyro_2_mag_x_nT+0x2>
   1d964:	b0 91 dc 28 	lds	r27, 0x28DC	; 0x8028dc <g_twi1_gyro_2_mag_x_nT+0x3>
   1d968:	8b 8b       	std	Y+19, r24	; 0x13
   1d96a:	9c 8b       	std	Y+20, r25	; 0x14
   1d96c:	ad 8b       	std	Y+21, r26	; 0x15
   1d96e:	be 8b       	std	Y+22, r27	; 0x16
		l_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1d970:	80 91 dd 28 	lds	r24, 0x28DD	; 0x8028dd <g_twi1_gyro_2_mag_y_nT>
   1d974:	90 91 de 28 	lds	r25, 0x28DE	; 0x8028de <g_twi1_gyro_2_mag_y_nT+0x1>
   1d978:	a0 91 df 28 	lds	r26, 0x28DF	; 0x8028df <g_twi1_gyro_2_mag_y_nT+0x2>
   1d97c:	b0 91 e0 28 	lds	r27, 0x28E0	; 0x8028e0 <g_twi1_gyro_2_mag_y_nT+0x3>
   1d980:	8f 8b       	std	Y+23, r24	; 0x17
   1d982:	98 8f       	std	Y+24, r25	; 0x18
   1d984:	a9 8f       	std	Y+25, r26	; 0x19
   1d986:	ba 8f       	std	Y+26, r27	; 0x1a
		l_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1d988:	80 91 e1 28 	lds	r24, 0x28E1	; 0x8028e1 <g_twi1_gyro_2_mag_z_nT>
   1d98c:	90 91 e2 28 	lds	r25, 0x28E2	; 0x8028e2 <g_twi1_gyro_2_mag_z_nT+0x1>
   1d990:	a0 91 e3 28 	lds	r26, 0x28E3	; 0x8028e3 <g_twi1_gyro_2_mag_z_nT+0x2>
   1d994:	b0 91 e4 28 	lds	r27, 0x28E4	; 0x8028e4 <g_twi1_gyro_2_mag_z_nT+0x3>
   1d998:	8b 8f       	std	Y+27, r24	; 0x1b
   1d99a:	9c 8f       	std	Y+28, r25	; 0x1c
   1d99c:	ad 8f       	std	Y+29, r26	; 0x1d
   1d99e:	be 8f       	std	Y+30, r27	; 0x1e
		cpu_irq_restore(flags);
   1d9a0:	8a 81       	ldd	r24, Y+2	; 0x02
   1d9a2:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_mag_delta_x = l_twi1_gyro_2_mag_x_nT - s_twi1_gyro_2_mag_x_nT;
   1d9a6:	2b 89       	ldd	r18, Y+19	; 0x13
   1d9a8:	3c 89       	ldd	r19, Y+20	; 0x14
   1d9aa:	4d 89       	ldd	r20, Y+21	; 0x15
   1d9ac:	5e 89       	ldd	r21, Y+22	; 0x16
   1d9ae:	80 91 2e 2c 	lds	r24, 0x2C2E	; 0x802c2e <s_twi1_gyro_2_mag_x_nT.8560>
   1d9b2:	90 91 2f 2c 	lds	r25, 0x2C2F	; 0x802c2f <s_twi1_gyro_2_mag_x_nT.8560+0x1>
   1d9b6:	a0 91 30 2c 	lds	r26, 0x2C30	; 0x802c30 <s_twi1_gyro_2_mag_x_nT.8560+0x2>
   1d9ba:	b0 91 31 2c 	lds	r27, 0x2C31	; 0x802c31 <s_twi1_gyro_2_mag_x_nT.8560+0x3>
   1d9be:	79 01       	movw	r14, r18
   1d9c0:	8a 01       	movw	r16, r20
   1d9c2:	e8 1a       	sub	r14, r24
   1d9c4:	f9 0a       	sbc	r15, r25
   1d9c6:	0a 0b       	sbc	r16, r26
   1d9c8:	1b 0b       	sbc	r17, r27
   1d9ca:	d8 01       	movw	r26, r16
   1d9cc:	c7 01       	movw	r24, r14
   1d9ce:	bc 01       	movw	r22, r24
   1d9d0:	cd 01       	movw	r24, r26
   1d9d2:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1d9d6:	dc 01       	movw	r26, r24
   1d9d8:	cb 01       	movw	r24, r22
   1d9da:	8b 83       	std	Y+3, r24	; 0x03
   1d9dc:	9c 83       	std	Y+4, r25	; 0x04
   1d9de:	ad 83       	std	Y+5, r26	; 0x05
   1d9e0:	be 83       	std	Y+6, r27	; 0x06
	float l_mag_delta_y = l_twi1_gyro_2_mag_y_nT - s_twi1_gyro_2_mag_y_nT;
   1d9e2:	2f 89       	ldd	r18, Y+23	; 0x17
   1d9e4:	38 8d       	ldd	r19, Y+24	; 0x18
   1d9e6:	49 8d       	ldd	r20, Y+25	; 0x19
   1d9e8:	5a 8d       	ldd	r21, Y+26	; 0x1a
   1d9ea:	80 91 32 2c 	lds	r24, 0x2C32	; 0x802c32 <s_twi1_gyro_2_mag_y_nT.8561>
   1d9ee:	90 91 33 2c 	lds	r25, 0x2C33	; 0x802c33 <s_twi1_gyro_2_mag_y_nT.8561+0x1>
   1d9f2:	a0 91 34 2c 	lds	r26, 0x2C34	; 0x802c34 <s_twi1_gyro_2_mag_y_nT.8561+0x2>
   1d9f6:	b0 91 35 2c 	lds	r27, 0x2C35	; 0x802c35 <s_twi1_gyro_2_mag_y_nT.8561+0x3>
   1d9fa:	79 01       	movw	r14, r18
   1d9fc:	8a 01       	movw	r16, r20
   1d9fe:	e8 1a       	sub	r14, r24
   1da00:	f9 0a       	sbc	r15, r25
   1da02:	0a 0b       	sbc	r16, r26
   1da04:	1b 0b       	sbc	r17, r27
   1da06:	d8 01       	movw	r26, r16
   1da08:	c7 01       	movw	r24, r14
   1da0a:	bc 01       	movw	r22, r24
   1da0c:	cd 01       	movw	r24, r26
   1da0e:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1da12:	dc 01       	movw	r26, r24
   1da14:	cb 01       	movw	r24, r22
   1da16:	8f 83       	std	Y+7, r24	; 0x07
   1da18:	98 87       	std	Y+8, r25	; 0x08
   1da1a:	a9 87       	std	Y+9, r26	; 0x09
   1da1c:	ba 87       	std	Y+10, r27	; 0x0a
	float l_mag_delta_z = l_twi1_gyro_2_mag_z_nT - s_twi1_gyro_2_mag_z_nT;
   1da1e:	2b 8d       	ldd	r18, Y+27	; 0x1b
   1da20:	3c 8d       	ldd	r19, Y+28	; 0x1c
   1da22:	4d 8d       	ldd	r20, Y+29	; 0x1d
   1da24:	5e 8d       	ldd	r21, Y+30	; 0x1e
   1da26:	80 91 36 2c 	lds	r24, 0x2C36	; 0x802c36 <s_twi1_gyro_2_mag_z_nT.8562>
   1da2a:	90 91 37 2c 	lds	r25, 0x2C37	; 0x802c37 <s_twi1_gyro_2_mag_z_nT.8562+0x1>
   1da2e:	a0 91 38 2c 	lds	r26, 0x2C38	; 0x802c38 <s_twi1_gyro_2_mag_z_nT.8562+0x2>
   1da32:	b0 91 39 2c 	lds	r27, 0x2C39	; 0x802c39 <s_twi1_gyro_2_mag_z_nT.8562+0x3>
   1da36:	79 01       	movw	r14, r18
   1da38:	8a 01       	movw	r16, r20
   1da3a:	e8 1a       	sub	r14, r24
   1da3c:	f9 0a       	sbc	r15, r25
   1da3e:	0a 0b       	sbc	r16, r26
   1da40:	1b 0b       	sbc	r17, r27
   1da42:	d8 01       	movw	r26, r16
   1da44:	c7 01       	movw	r24, r14
   1da46:	bc 01       	movw	r22, r24
   1da48:	cd 01       	movw	r24, r26
   1da4a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   1da4e:	dc 01       	movw	r26, r24
   1da50:	cb 01       	movw	r24, r22
   1da52:	8b 87       	std	Y+11, r24	; 0x0b
   1da54:	9c 87       	std	Y+12, r25	; 0x0c
   1da56:	ad 87       	std	Y+13, r26	; 0x0d
   1da58:	be 87       	std	Y+14, r27	; 0x0e
	float l_mag_delta_total = sqrtf(l_mag_delta_x * l_mag_delta_x + l_mag_delta_y * l_mag_delta_y + l_mag_delta_z * l_mag_delta_z);
   1da5a:	2b 81       	ldd	r18, Y+3	; 0x03
   1da5c:	3c 81       	ldd	r19, Y+4	; 0x04
   1da5e:	4d 81       	ldd	r20, Y+5	; 0x05
   1da60:	5e 81       	ldd	r21, Y+6	; 0x06
   1da62:	6b 81       	ldd	r22, Y+3	; 0x03
   1da64:	7c 81       	ldd	r23, Y+4	; 0x04
   1da66:	8d 81       	ldd	r24, Y+5	; 0x05
   1da68:	9e 81       	ldd	r25, Y+6	; 0x06
   1da6a:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1da6e:	dc 01       	movw	r26, r24
   1da70:	cb 01       	movw	r24, r22
   1da72:	6c 01       	movw	r12, r24
   1da74:	7d 01       	movw	r14, r26
   1da76:	2f 81       	ldd	r18, Y+7	; 0x07
   1da78:	38 85       	ldd	r19, Y+8	; 0x08
   1da7a:	49 85       	ldd	r20, Y+9	; 0x09
   1da7c:	5a 85       	ldd	r21, Y+10	; 0x0a
   1da7e:	6f 81       	ldd	r22, Y+7	; 0x07
   1da80:	78 85       	ldd	r23, Y+8	; 0x08
   1da82:	89 85       	ldd	r24, Y+9	; 0x09
   1da84:	9a 85       	ldd	r25, Y+10	; 0x0a
   1da86:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1da8a:	dc 01       	movw	r26, r24
   1da8c:	cb 01       	movw	r24, r22
   1da8e:	9c 01       	movw	r18, r24
   1da90:	ad 01       	movw	r20, r26
   1da92:	c7 01       	movw	r24, r14
   1da94:	b6 01       	movw	r22, r12
   1da96:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1da9a:	dc 01       	movw	r26, r24
   1da9c:	cb 01       	movw	r24, r22
   1da9e:	6c 01       	movw	r12, r24
   1daa0:	7d 01       	movw	r14, r26
   1daa2:	2b 85       	ldd	r18, Y+11	; 0x0b
   1daa4:	3c 85       	ldd	r19, Y+12	; 0x0c
   1daa6:	4d 85       	ldd	r20, Y+13	; 0x0d
   1daa8:	5e 85       	ldd	r21, Y+14	; 0x0e
   1daaa:	6b 85       	ldd	r22, Y+11	; 0x0b
   1daac:	7c 85       	ldd	r23, Y+12	; 0x0c
   1daae:	8d 85       	ldd	r24, Y+13	; 0x0d
   1dab0:	9e 85       	ldd	r25, Y+14	; 0x0e
   1dab2:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   1dab6:	dc 01       	movw	r26, r24
   1dab8:	cb 01       	movw	r24, r22
   1daba:	9c 01       	movw	r18, r24
   1dabc:	ad 01       	movw	r20, r26
   1dabe:	c7 01       	movw	r24, r14
   1dac0:	b6 01       	movw	r22, r12
   1dac2:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1dac6:	dc 01       	movw	r26, r24
   1dac8:	cb 01       	movw	r24, r22
   1daca:	bc 01       	movw	r22, r24
   1dacc:	cd 01       	movw	r24, r26
   1dace:	0f 94 79 2a 	call	0x254f2	; 0x254f2 <sqrt>
   1dad2:	dc 01       	movw	r26, r24
   1dad4:	cb 01       	movw	r24, r22
   1dad6:	8f 87       	std	Y+15, r24	; 0x0f
   1dad8:	98 8b       	std	Y+16, r25	; 0x10
   1dada:	a9 8b       	std	Y+17, r26	; 0x11
   1dadc:	ba 8b       	std	Y+18, r27	; 0x12

	/* Adjust to this values */
	s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   1dade:	8b 89       	ldd	r24, Y+19	; 0x13
   1dae0:	9c 89       	ldd	r25, Y+20	; 0x14
   1dae2:	ad 89       	ldd	r26, Y+21	; 0x15
   1dae4:	be 89       	ldd	r27, Y+22	; 0x16
   1dae6:	80 93 2e 2c 	sts	0x2C2E, r24	; 0x802c2e <s_twi1_gyro_2_mag_x_nT.8560>
   1daea:	90 93 2f 2c 	sts	0x2C2F, r25	; 0x802c2f <s_twi1_gyro_2_mag_x_nT.8560+0x1>
   1daee:	a0 93 30 2c 	sts	0x2C30, r26	; 0x802c30 <s_twi1_gyro_2_mag_x_nT.8560+0x2>
   1daf2:	b0 93 31 2c 	sts	0x2C31, r27	; 0x802c31 <s_twi1_gyro_2_mag_x_nT.8560+0x3>
	s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   1daf6:	8f 89       	ldd	r24, Y+23	; 0x17
   1daf8:	98 8d       	ldd	r25, Y+24	; 0x18
   1dafa:	a9 8d       	ldd	r26, Y+25	; 0x19
   1dafc:	ba 8d       	ldd	r27, Y+26	; 0x1a
   1dafe:	80 93 32 2c 	sts	0x2C32, r24	; 0x802c32 <s_twi1_gyro_2_mag_y_nT.8561>
   1db02:	90 93 33 2c 	sts	0x2C33, r25	; 0x802c33 <s_twi1_gyro_2_mag_y_nT.8561+0x1>
   1db06:	a0 93 34 2c 	sts	0x2C34, r26	; 0x802c34 <s_twi1_gyro_2_mag_y_nT.8561+0x2>
   1db0a:	b0 93 35 2c 	sts	0x2C35, r27	; 0x802c35 <s_twi1_gyro_2_mag_y_nT.8561+0x3>
	s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   1db0e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   1db10:	9c 8d       	ldd	r25, Y+28	; 0x1c
   1db12:	ad 8d       	ldd	r26, Y+29	; 0x1d
   1db14:	be 8d       	ldd	r27, Y+30	; 0x1e
   1db16:	80 93 36 2c 	sts	0x2C36, r24	; 0x802c36 <s_twi1_gyro_2_mag_z_nT.8562>
   1db1a:	90 93 37 2c 	sts	0x2C37, r25	; 0x802c37 <s_twi1_gyro_2_mag_z_nT.8562+0x1>
   1db1e:	a0 93 38 2c 	sts	0x2C38, r26	; 0x802c38 <s_twi1_gyro_2_mag_z_nT.8562+0x2>
   1db22:	b0 93 39 2c 	sts	0x2C39, r27	; 0x802c39 <s_twi1_gyro_2_mag_z_nT.8562+0x3>

	return (uint16_t) (0.5f + l_mag_delta_total);
   1db26:	20 e0       	ldi	r18, 0x00	; 0
   1db28:	30 e0       	ldi	r19, 0x00	; 0
   1db2a:	40 e0       	ldi	r20, 0x00	; 0
   1db2c:	5f e3       	ldi	r21, 0x3F	; 63
   1db2e:	6f 85       	ldd	r22, Y+15	; 0x0f
   1db30:	78 89       	ldd	r23, Y+16	; 0x10
   1db32:	89 89       	ldd	r24, Y+17	; 0x11
   1db34:	9a 89       	ldd	r25, Y+18	; 0x12
   1db36:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   1db3a:	dc 01       	movw	r26, r24
   1db3c:	cb 01       	movw	r24, r22
   1db3e:	bc 01       	movw	r22, r24
   1db40:	cd 01       	movw	r24, r26
   1db42:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   1db46:	dc 01       	movw	r26, r24
   1db48:	cb 01       	movw	r24, r22
}
   1db4a:	6e 96       	adiw	r28, 0x1e	; 30
   1db4c:	cd bf       	out	0x3d, r28	; 61
   1db4e:	de bf       	out	0x3e, r29	; 62
   1db50:	df 91       	pop	r29
   1db52:	cf 91       	pop	r28
   1db54:	1f 91       	pop	r17
   1db56:	0f 91       	pop	r16
   1db58:	ff 90       	pop	r15
   1db5a:	ef 90       	pop	r14
   1db5c:	df 90       	pop	r13
   1db5e:	cf 90       	pop	r12
   1db60:	08 95       	ret

0001db62 <aprs_message_begin>:

void aprs_message_begin(void)
{
   1db62:	cf 93       	push	r28
   1db64:	df 93       	push	r29
   1db66:	cd b7       	in	r28, 0x3d	; 61
   1db68:	de b7       	in	r29, 0x3e	; 62
	/* GSM DPRS transportation */
	serial_gsm_gprs_openClose(true);
   1db6a:	81 e0       	ldi	r24, 0x01	; 1
   1db6c:	0e 94 3c 2a 	call	0x5478	; 0x5478 <serial_gsm_gprs_openClose>
}
   1db70:	00 00       	nop
   1db72:	df 91       	pop	r29
   1db74:	cf 91       	pop	r28
   1db76:	08 95       	ret

0001db78 <aprs_message_end>:

void aprs_message_end(void)
{
   1db78:	cf 93       	push	r28
   1db7a:	df 93       	push	r29
   1db7c:	cd b7       	in	r28, 0x3d	; 61
   1db7e:	de b7       	in	r29, 0x3e	; 62
	/* GSM DPRS transportation */
	serial_gsm_gprs_openClose(false);
   1db80:	80 e0       	ldi	r24, 0x00	; 0
   1db82:	0e 94 3c 2a 	call	0x5478	; 0x5478 <serial_gsm_gprs_openClose>
}
   1db86:	00 00       	nop
   1db88:	df 91       	pop	r29
   1db8a:	cf 91       	pop	r28
   1db8c:	08 95       	ret

0001db8e <aprs_message_send>:

void aprs_message_send(const char* msg, int content_message_len)
{
   1db8e:	cf 93       	push	r28
   1db90:	df 93       	push	r29
   1db92:	cd b7       	in	r28, 0x3d	; 61
   1db94:	de b7       	in	r29, 0x3e	; 62
   1db96:	ca 5c       	subi	r28, 0xCA	; 202
   1db98:	d1 09       	sbc	r29, r1
   1db9a:	cd bf       	out	0x3d, r28	; 61
   1db9c:	de bf       	out	0x3e, r29	; 62
   1db9e:	9e 01       	movw	r18, r28
   1dba0:	29 53       	subi	r18, 0x39	; 57
   1dba2:	3f 4f       	sbci	r19, 0xFF	; 255
   1dba4:	f9 01       	movw	r30, r18
   1dba6:	80 83       	st	Z, r24
   1dba8:	91 83       	std	Z+1, r25	; 0x01
   1dbaa:	ce 01       	movw	r24, r28
   1dbac:	87 53       	subi	r24, 0x37	; 55
   1dbae:	9f 4f       	sbci	r25, 0xFF	; 255
   1dbb0:	fc 01       	movw	r30, r24
   1dbb2:	60 83       	st	Z, r22
   1dbb4:	71 83       	std	Z+1, r23	; 0x01
	/* GSM DPRS transportation */
	if (g_gsm_enable && g_gsm_aprs_enable) {
   1dbb6:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_gsm_enable>
   1dbba:	88 23       	and	r24, r24
   1dbbc:	09 f4       	brne	.+2      	; 0x1dbc0 <aprs_message_send+0x32>
   1dbbe:	f4 c0       	rjmp	.+488    	; 0x1dda8 <aprs_message_send+0x21a>
   1dbc0:	80 91 77 28 	lds	r24, 0x2877	; 0x802877 <g_gsm_aprs_enable>
   1dbc4:	88 23       	and	r24, r24
   1dbc6:	09 f4       	brne	.+2      	; 0x1dbca <aprs_message_send+0x3c>
   1dbc8:	ef c0       	rjmp	.+478    	; 0x1dda8 <aprs_message_send+0x21a>
		char l_content_hdr[64];
		int content_hdr_len  = snprintf_P(l_content_hdr, sizeof(l_content_hdr), PM_APRS_TX_LOGIN, g_aprs_login_user, g_aprs_login_pwd, APPLICATION_NAME, APPLICATION_VERSION);
   1dbca:	8e e9       	ldi	r24, 0x9E	; 158
   1dbcc:	92 e2       	ldi	r25, 0x22	; 34
   1dbce:	89 2f       	mov	r24, r25
   1dbd0:	8f 93       	push	r24
   1dbd2:	8e e9       	ldi	r24, 0x9E	; 158
   1dbd4:	92 e2       	ldi	r25, 0x22	; 34
   1dbd6:	8f 93       	push	r24
   1dbd8:	82 ea       	ldi	r24, 0xA2	; 162
   1dbda:	92 e2       	ldi	r25, 0x22	; 34
   1dbdc:	89 2f       	mov	r24, r25
   1dbde:	8f 93       	push	r24
   1dbe0:	82 ea       	ldi	r24, 0xA2	; 162
   1dbe2:	92 e2       	ldi	r25, 0x22	; 34
   1dbe4:	8f 93       	push	r24
   1dbe6:	8c e2       	ldi	r24, 0x2C	; 44
   1dbe8:	96 e2       	ldi	r25, 0x26	; 38
   1dbea:	89 2f       	mov	r24, r25
   1dbec:	8f 93       	push	r24
   1dbee:	8c e2       	ldi	r24, 0x2C	; 44
   1dbf0:	96 e2       	ldi	r25, 0x26	; 38
   1dbf2:	8f 93       	push	r24
   1dbf4:	82 e2       	ldi	r24, 0x22	; 34
   1dbf6:	96 e2       	ldi	r25, 0x26	; 38
   1dbf8:	89 2f       	mov	r24, r25
   1dbfa:	8f 93       	push	r24
   1dbfc:	82 e2       	ldi	r24, 0x22	; 34
   1dbfe:	96 e2       	ldi	r25, 0x26	; 38
   1dc00:	8f 93       	push	r24
   1dc02:	8e e4       	ldi	r24, 0x4E	; 78
   1dc04:	9b e3       	ldi	r25, 0x3B	; 59
   1dc06:	89 2f       	mov	r24, r25
   1dc08:	8f 93       	push	r24
   1dc0a:	8e e4       	ldi	r24, 0x4E	; 78
   1dc0c:	9b e3       	ldi	r25, 0x3B	; 59
   1dc0e:	8f 93       	push	r24
   1dc10:	1f 92       	push	r1
   1dc12:	80 e4       	ldi	r24, 0x40	; 64
   1dc14:	8f 93       	push	r24
   1dc16:	ce 01       	movw	r24, r28
   1dc18:	89 57       	subi	r24, 0x79	; 121
   1dc1a:	9f 4f       	sbci	r25, 0xFF	; 255
   1dc1c:	29 2f       	mov	r18, r25
   1dc1e:	2f 93       	push	r18
   1dc20:	8f 93       	push	r24
   1dc22:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   1dc26:	2d b7       	in	r18, 0x3d	; 61
   1dc28:	3e b7       	in	r19, 0x3e	; 62
   1dc2a:	22 5f       	subi	r18, 0xF2	; 242
   1dc2c:	3f 4f       	sbci	r19, 0xFF	; 255
   1dc2e:	cd bf       	out	0x3d, r28	; 61
   1dc30:	de bf       	out	0x3e, r29	; 62
   1dc32:	89 83       	std	Y+1, r24	; 0x01
   1dc34:	9a 83       	std	Y+2, r25	; 0x02
		int len = content_hdr_len + content_message_len;
   1dc36:	ce 01       	movw	r24, r28
   1dc38:	87 53       	subi	r24, 0x37	; 55
   1dc3a:	9f 4f       	sbci	r25, 0xFF	; 255
   1dc3c:	29 81       	ldd	r18, Y+1	; 0x01
   1dc3e:	3a 81       	ldd	r19, Y+2	; 0x02
   1dc40:	fc 01       	movw	r30, r24
   1dc42:	80 81       	ld	r24, Z
   1dc44:	91 81       	ldd	r25, Z+1	; 0x01
   1dc46:	82 0f       	add	r24, r18
   1dc48:	93 1f       	adc	r25, r19
   1dc4a:	8b 83       	std	Y+3, r24	; 0x03
   1dc4c:	9c 83       	std	Y+4, r25	; 0x04
		{
			char l_msg[C_TX_BUF_SIZE];
			int msg_len;

			/* Line 1 */
			msg_len = snprintf_P(l_msg, sizeof(l_msg), PM_APRS_TX_HTTP_L1);
   1dc4e:	82 ee       	ldi	r24, 0xE2	; 226
   1dc50:	9a e3       	ldi	r25, 0x3A	; 58
   1dc52:	89 2f       	mov	r24, r25
   1dc54:	8f 93       	push	r24
   1dc56:	82 ee       	ldi	r24, 0xE2	; 226
   1dc58:	9a e3       	ldi	r25, 0x3A	; 58
   1dc5a:	8f 93       	push	r24
   1dc5c:	1f 92       	push	r1
   1dc5e:	80 e8       	ldi	r24, 0x80	; 128
   1dc60:	8f 93       	push	r24
   1dc62:	ce 01       	movw	r24, r28
   1dc64:	07 96       	adiw	r24, 0x07	; 7
   1dc66:	29 2f       	mov	r18, r25
   1dc68:	2f 93       	push	r18
   1dc6a:	8f 93       	push	r24
   1dc6c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   1dc70:	0f 90       	pop	r0
   1dc72:	0f 90       	pop	r0
   1dc74:	0f 90       	pop	r0
   1dc76:	0f 90       	pop	r0
   1dc78:	0f 90       	pop	r0
   1dc7a:	0f 90       	pop	r0
   1dc7c:	8d 83       	std	Y+5, r24	; 0x05
   1dc7e:	9e 83       	std	Y+6, r25	; 0x06
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) l_msg, msg_len);
   1dc80:	2d 81       	ldd	r18, Y+5	; 0x05
   1dc82:	3e 81       	ldd	r19, Y+6	; 0x06
   1dc84:	ce 01       	movw	r24, r28
   1dc86:	07 96       	adiw	r24, 0x07	; 7
   1dc88:	a9 01       	movw	r20, r18
   1dc8a:	bc 01       	movw	r22, r24
   1dc8c:	80 ea       	ldi	r24, 0xA0	; 160
   1dc8e:	9b e0       	ldi	r25, 0x0B	; 11
   1dc90:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>

			/* Line 2 */
			msg_len = snprintf_P(l_msg, sizeof(l_msg), PM_APRS_TX_HTTP_L2, len);
   1dc94:	8c 81       	ldd	r24, Y+4	; 0x04
   1dc96:	8f 93       	push	r24
   1dc98:	8b 81       	ldd	r24, Y+3	; 0x03
   1dc9a:	8f 93       	push	r24
   1dc9c:	84 ef       	ldi	r24, 0xF4	; 244
   1dc9e:	9a e3       	ldi	r25, 0x3A	; 58
   1dca0:	89 2f       	mov	r24, r25
   1dca2:	8f 93       	push	r24
   1dca4:	84 ef       	ldi	r24, 0xF4	; 244
   1dca6:	9a e3       	ldi	r25, 0x3A	; 58
   1dca8:	8f 93       	push	r24
   1dcaa:	1f 92       	push	r1
   1dcac:	80 e8       	ldi	r24, 0x80	; 128
   1dcae:	8f 93       	push	r24
   1dcb0:	ce 01       	movw	r24, r28
   1dcb2:	07 96       	adiw	r24, 0x07	; 7
   1dcb4:	29 2f       	mov	r18, r25
   1dcb6:	2f 93       	push	r18
   1dcb8:	8f 93       	push	r24
   1dcba:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   1dcbe:	2d b7       	in	r18, 0x3d	; 61
   1dcc0:	3e b7       	in	r19, 0x3e	; 62
   1dcc2:	28 5f       	subi	r18, 0xF8	; 248
   1dcc4:	3f 4f       	sbci	r19, 0xFF	; 255
   1dcc6:	cd bf       	out	0x3d, r28	; 61
   1dcc8:	de bf       	out	0x3e, r29	; 62
   1dcca:	8d 83       	std	Y+5, r24	; 0x05
   1dccc:	9e 83       	std	Y+6, r25	; 0x06
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) l_msg, msg_len);
   1dcce:	2d 81       	ldd	r18, Y+5	; 0x05
   1dcd0:	3e 81       	ldd	r19, Y+6	; 0x06
   1dcd2:	ce 01       	movw	r24, r28
   1dcd4:	07 96       	adiw	r24, 0x07	; 7
   1dcd6:	a9 01       	movw	r20, r18
   1dcd8:	bc 01       	movw	r22, r24
   1dcda:	80 ea       	ldi	r24, 0xA0	; 160
   1dcdc:	9b e0       	ldi	r25, 0x0B	; 11
   1dcde:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>

			/* Line 3 */
			msg_len = snprintf_P(l_msg, sizeof(l_msg), PM_APRS_TX_HTTP_L3);
   1dce2:	89 e0       	ldi	r24, 0x09	; 9
   1dce4:	9b e3       	ldi	r25, 0x3B	; 59
   1dce6:	89 2f       	mov	r24, r25
   1dce8:	8f 93       	push	r24
   1dcea:	89 e0       	ldi	r24, 0x09	; 9
   1dcec:	9b e3       	ldi	r25, 0x3B	; 59
   1dcee:	8f 93       	push	r24
   1dcf0:	1f 92       	push	r1
   1dcf2:	80 e8       	ldi	r24, 0x80	; 128
   1dcf4:	8f 93       	push	r24
   1dcf6:	ce 01       	movw	r24, r28
   1dcf8:	07 96       	adiw	r24, 0x07	; 7
   1dcfa:	29 2f       	mov	r18, r25
   1dcfc:	2f 93       	push	r18
   1dcfe:	8f 93       	push	r24
   1dd00:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   1dd04:	0f 90       	pop	r0
   1dd06:	0f 90       	pop	r0
   1dd08:	0f 90       	pop	r0
   1dd0a:	0f 90       	pop	r0
   1dd0c:	0f 90       	pop	r0
   1dd0e:	0f 90       	pop	r0
   1dd10:	8d 83       	std	Y+5, r24	; 0x05
   1dd12:	9e 83       	std	Y+6, r25	; 0x06
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) l_msg, msg_len);
   1dd14:	2d 81       	ldd	r18, Y+5	; 0x05
   1dd16:	3e 81       	ldd	r19, Y+6	; 0x06
   1dd18:	ce 01       	movw	r24, r28
   1dd1a:	07 96       	adiw	r24, 0x07	; 7
   1dd1c:	a9 01       	movw	r20, r18
   1dd1e:	bc 01       	movw	r22, r24
   1dd20:	80 ea       	ldi	r24, 0xA0	; 160
   1dd22:	9b e0       	ldi	r25, 0x0B	; 11
   1dd24:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>

			/* Line 4 */
			msg_len = snprintf_P(l_msg, sizeof(l_msg), PM_APRS_TX_HTTP_L4);
   1dd28:	82 e3       	ldi	r24, 0x32	; 50
   1dd2a:	9b e3       	ldi	r25, 0x3B	; 59
   1dd2c:	89 2f       	mov	r24, r25
   1dd2e:	8f 93       	push	r24
   1dd30:	82 e3       	ldi	r24, 0x32	; 50
   1dd32:	9b e3       	ldi	r25, 0x3B	; 59
   1dd34:	8f 93       	push	r24
   1dd36:	1f 92       	push	r1
   1dd38:	80 e8       	ldi	r24, 0x80	; 128
   1dd3a:	8f 93       	push	r24
   1dd3c:	ce 01       	movw	r24, r28
   1dd3e:	07 96       	adiw	r24, 0x07	; 7
   1dd40:	29 2f       	mov	r18, r25
   1dd42:	2f 93       	push	r18
   1dd44:	8f 93       	push	r24
   1dd46:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   1dd4a:	0f 90       	pop	r0
   1dd4c:	0f 90       	pop	r0
   1dd4e:	0f 90       	pop	r0
   1dd50:	0f 90       	pop	r0
   1dd52:	0f 90       	pop	r0
   1dd54:	0f 90       	pop	r0
   1dd56:	8d 83       	std	Y+5, r24	; 0x05
   1dd58:	9e 83       	std	Y+6, r25	; 0x06
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) l_msg, msg_len);
   1dd5a:	2d 81       	ldd	r18, Y+5	; 0x05
   1dd5c:	3e 81       	ldd	r19, Y+6	; 0x06
   1dd5e:	ce 01       	movw	r24, r28
   1dd60:	07 96       	adiw	r24, 0x07	; 7
   1dd62:	a9 01       	movw	r20, r18
   1dd64:	bc 01       	movw	r22, r24
   1dd66:	80 ea       	ldi	r24, 0xA0	; 160
   1dd68:	9b e0       	ldi	r25, 0x0B	; 11
   1dd6a:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>

			/* Content header - authentication */
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) l_content_hdr, content_hdr_len);
   1dd6e:	29 81       	ldd	r18, Y+1	; 0x01
   1dd70:	3a 81       	ldd	r19, Y+2	; 0x02
   1dd72:	ce 01       	movw	r24, r28
   1dd74:	89 57       	subi	r24, 0x79	; 121
   1dd76:	9f 4f       	sbci	r25, 0xFF	; 255
   1dd78:	a9 01       	movw	r20, r18
   1dd7a:	bc 01       	movw	r22, r24
   1dd7c:	80 ea       	ldi	r24, 0xA0	; 160
   1dd7e:	9b e0       	ldi	r25, 0x0B	; 11
   1dd80:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>

			/* Content message */
			usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) msg, content_message_len);
   1dd84:	ce 01       	movw	r24, r28
   1dd86:	87 53       	subi	r24, 0x37	; 55
   1dd88:	9f 4f       	sbci	r25, 0xFF	; 255
   1dd8a:	fc 01       	movw	r30, r24
   1dd8c:	20 81       	ld	r18, Z
   1dd8e:	31 81       	ldd	r19, Z+1	; 0x01
   1dd90:	ce 01       	movw	r24, r28
   1dd92:	89 53       	subi	r24, 0x39	; 57
   1dd94:	9f 4f       	sbci	r25, 0xFF	; 255
   1dd96:	fc 01       	movw	r30, r24
   1dd98:	80 81       	ld	r24, Z
   1dd9a:	91 81       	ldd	r25, Z+1	; 0x01
   1dd9c:	a9 01       	movw	r20, r18
   1dd9e:	bc 01       	movw	r22, r24
   1dda0:	80 ea       	ldi	r24, 0xA0	; 160
   1dda2:	9b e0       	ldi	r25, 0x0B	; 11
   1dda4:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <usart_serial_write_packet>
		}
	}
}
   1dda8:	00 00       	nop
   1ddaa:	c6 53       	subi	r28, 0x36	; 54
   1ddac:	df 4f       	sbci	r29, 0xFF	; 255
   1ddae:	cd bf       	out	0x3d, r28	; 61
   1ddb0:	de bf       	out	0x3e, r29	; 62
   1ddb2:	df 91       	pop	r29
   1ddb4:	cf 91       	pop	r28
   1ddb6:	08 95       	ret

0001ddb8 <sched_getLock>:


/* Simple scheduler concept */

bool sched_getLock(volatile uint8_t* lockVar)
{
   1ddb8:	cf 93       	push	r28
   1ddba:	df 93       	push	r29
   1ddbc:	00 d0       	rcall	.+0      	; 0x1ddbe <sched_getLock+0x6>
   1ddbe:	1f 92       	push	r1
   1ddc0:	cd b7       	in	r28, 0x3d	; 61
   1ddc2:	de b7       	in	r29, 0x3e	; 62
   1ddc4:	8b 83       	std	Y+3, r24	; 0x03
   1ddc6:	9c 83       	std	Y+4, r25	; 0x04
	bool status = false;
   1ddc8:	19 82       	std	Y+1, r1	; 0x01

	/* IRQ secured access */	
	{
		irqflags_t flags = cpu_irq_save();
   1ddca:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1ddce:	8a 83       	std	Y+2, r24	; 0x02
		barrier();
		if (!*lockVar) {	// No use before
   1ddd0:	8b 81       	ldd	r24, Y+3	; 0x03
   1ddd2:	9c 81       	ldd	r25, Y+4	; 0x04
   1ddd4:	fc 01       	movw	r30, r24
   1ddd6:	80 81       	ld	r24, Z
   1ddd8:	88 23       	and	r24, r24
   1ddda:	61 f4       	brne	.+24     	; 0x1ddf4 <sched_getLock+0x3c>
			++*lockVar;
   1dddc:	8b 81       	ldd	r24, Y+3	; 0x03
   1ddde:	9c 81       	ldd	r25, Y+4	; 0x04
   1dde0:	fc 01       	movw	r30, r24
   1dde2:	80 81       	ld	r24, Z
   1dde4:	21 e0       	ldi	r18, 0x01	; 1
   1dde6:	28 0f       	add	r18, r24
   1dde8:	8b 81       	ldd	r24, Y+3	; 0x03
   1ddea:	9c 81       	ldd	r25, Y+4	; 0x04
   1ddec:	fc 01       	movw	r30, r24
   1ddee:	20 83       	st	Z, r18
			barrier();
			status = true;
   1ddf0:	81 e0       	ldi	r24, 0x01	; 1
   1ddf2:	89 83       	std	Y+1, r24	; 0x01
		}
		cpu_irq_restore(flags);
   1ddf4:	8a 81       	ldd	r24, Y+2	; 0x02
   1ddf6:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}
	return status;
   1ddfa:	89 81       	ldd	r24, Y+1	; 0x01
}
   1ddfc:	24 96       	adiw	r28, 0x04	; 4
   1ddfe:	cd bf       	out	0x3d, r28	; 61
   1de00:	de bf       	out	0x3e, r29	; 62
   1de02:	df 91       	pop	r29
   1de04:	cf 91       	pop	r28
   1de06:	08 95       	ret

0001de08 <sched_freeLock>:

void sched_freeLock(volatile uint8_t* lockVar)
{
   1de08:	cf 93       	push	r28
   1de0a:	df 93       	push	r29
   1de0c:	00 d0       	rcall	.+0      	; 0x1de0e <sched_freeLock+0x6>
   1de0e:	cd b7       	in	r28, 0x3d	; 61
   1de10:	de b7       	in	r29, 0x3e	; 62
   1de12:	8a 83       	std	Y+2, r24	; 0x02
   1de14:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags	= cpu_irq_save();
   1de16:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1de1a:	89 83       	std	Y+1, r24	; 0x01
	*lockVar			= 0;
   1de1c:	8a 81       	ldd	r24, Y+2	; 0x02
   1de1e:	9b 81       	ldd	r25, Y+3	; 0x03
   1de20:	fc 01       	movw	r30, r24
   1de22:	10 82       	st	Z, r1
	cpu_irq_restore(flags);
   1de24:	89 81       	ldd	r24, Y+1	; 0x01
   1de26:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
}
   1de2a:	00 00       	nop
   1de2c:	23 96       	adiw	r28, 0x03	; 3
   1de2e:	cd bf       	out	0x3d, r28	; 61
   1de30:	de bf       	out	0x3e, r29	; 62
   1de32:	df 91       	pop	r29
   1de34:	cf 91       	pop	r28
   1de36:	08 95       	ret

0001de38 <sched_set_alarm>:

void sched_set_alarm(uint32_t alarmTime)
{
   1de38:	cf 93       	push	r28
   1de3a:	df 93       	push	r29
   1de3c:	cd b7       	in	r28, 0x3d	; 61
   1de3e:	de b7       	in	r29, 0x3e	; 62
   1de40:	28 97       	sbiw	r28, 0x08	; 8
   1de42:	cd bf       	out	0x3d, r28	; 61
   1de44:	de bf       	out	0x3e, r29	; 62
   1de46:	6d 83       	std	Y+5, r22	; 0x05
   1de48:	7e 83       	std	Y+6, r23	; 0x06
   1de4a:	8f 83       	std	Y+7, r24	; 0x07
   1de4c:	98 87       	std	Y+8, r25	; 0x08
	/* Set next time to wake up */
	uint32_t checkTime = rtc_get_time() + 2;
   1de4e:	0e 94 06 51 	call	0xa20c	; 0xa20c <rtc_get_time>
   1de52:	dc 01       	movw	r26, r24
   1de54:	cb 01       	movw	r24, r22
   1de56:	02 96       	adiw	r24, 0x02	; 2
   1de58:	a1 1d       	adc	r26, r1
   1de5a:	b1 1d       	adc	r27, r1
   1de5c:	89 83       	std	Y+1, r24	; 0x01
   1de5e:	9a 83       	std	Y+2, r25	; 0x02
   1de60:	ab 83       	std	Y+3, r26	; 0x03
   1de62:	bc 83       	std	Y+4, r27	; 0x04
	if (alarmTime < checkTime) {
   1de64:	2d 81       	ldd	r18, Y+5	; 0x05
   1de66:	3e 81       	ldd	r19, Y+6	; 0x06
   1de68:	4f 81       	ldd	r20, Y+7	; 0x07
   1de6a:	58 85       	ldd	r21, Y+8	; 0x08
   1de6c:	89 81       	ldd	r24, Y+1	; 0x01
   1de6e:	9a 81       	ldd	r25, Y+2	; 0x02
   1de70:	ab 81       	ldd	r26, Y+3	; 0x03
   1de72:	bc 81       	ldd	r27, Y+4	; 0x04
   1de74:	28 17       	cp	r18, r24
   1de76:	39 07       	cpc	r19, r25
   1de78:	4a 07       	cpc	r20, r26
   1de7a:	5b 07       	cpc	r21, r27
   1de7c:	40 f4       	brcc	.+16     	; 0x1de8e <sched_set_alarm+0x56>
		alarmTime = checkTime;
   1de7e:	89 81       	ldd	r24, Y+1	; 0x01
   1de80:	9a 81       	ldd	r25, Y+2	; 0x02
   1de82:	ab 81       	ldd	r26, Y+3	; 0x03
   1de84:	bc 81       	ldd	r27, Y+4	; 0x04
   1de86:	8d 83       	std	Y+5, r24	; 0x05
   1de88:	9e 83       	std	Y+6, r25	; 0x06
   1de8a:	af 83       	std	Y+7, r26	; 0x07
   1de8c:	b8 87       	std	Y+8, r27	; 0x08
	}
	rtc_set_alarm(alarmTime);
   1de8e:	8d 81       	ldd	r24, Y+5	; 0x05
   1de90:	9e 81       	ldd	r25, Y+6	; 0x06
   1de92:	af 81       	ldd	r26, Y+7	; 0x07
   1de94:	b8 85       	ldd	r27, Y+8	; 0x08
   1de96:	bc 01       	movw	r22, r24
   1de98:	cd 01       	movw	r24, r26
   1de9a:	0e 94 12 51 	call	0xa224	; 0xa224 <rtc_set_alarm>
}
   1de9e:	00 00       	nop
   1dea0:	28 96       	adiw	r28, 0x08	; 8
   1dea2:	cd bf       	out	0x3d, r28	; 61
   1dea4:	de bf       	out	0x3e, r29	; 62
   1dea6:	df 91       	pop	r29
   1dea8:	cf 91       	pop	r28
   1deaa:	08 95       	ret

0001deac <sched_doSleep>:

void sched_doSleep(void)
{
   1deac:	cf 93       	push	r28
   1deae:	df 93       	push	r29
   1deb0:	cd b7       	in	r28, 0x3d	; 61
   1deb2:	de b7       	in	r29, 0x3e	; 62
#if 1
	/* Power down until IRQ or event calls in */
	sleepmgr_enter_sleep();
   1deb4:	0e 94 78 cb 	call	0x196f0	; 0x196f0 <sleepmgr_enter_sleep>
#endif
}
   1deb8:	00 00       	nop
   1deba:	df 91       	pop	r29
   1debc:	cf 91       	pop	r28
   1debe:	08 95       	ret

0001dec0 <sched_push>:

void sched_push(void* cb, SCHED_ENTRY_CB_TYPE_ENUM_t cbType, uint32_t wakeTime, bool isDelay, bool isIntDis, bool isSync)
{
   1dec0:	cf 92       	push	r12
   1dec2:	ef 92       	push	r14
   1dec4:	0f 93       	push	r16
   1dec6:	cf 93       	push	r28
   1dec8:	df 93       	push	r29
   1deca:	cd b7       	in	r28, 0x3d	; 61
   1decc:	de b7       	in	r29, 0x3e	; 62
   1dece:	a6 97       	sbiw	r28, 0x26	; 38
   1ded0:	cd bf       	out	0x3d, r28	; 61
   1ded2:	de bf       	out	0x3e, r29	; 62
   1ded4:	8d 8f       	std	Y+29, r24	; 0x1d
   1ded6:	9e 8f       	std	Y+30, r25	; 0x1e
   1ded8:	6f 8f       	std	Y+31, r22	; 0x1f
   1deda:	28 a3       	std	Y+32, r18	; 0x20
   1dedc:	39 a3       	std	Y+33, r19	; 0x21
   1dede:	4a a3       	std	Y+34, r20	; 0x22
   1dee0:	5b a3       	std	Y+35, r21	; 0x23
   1dee2:	0c a3       	std	Y+36, r16	; 0x24
   1dee4:	ed a2       	std	Y+37, r14	; 0x25
   1dee6:	ce a2       	std	Y+38, r12	; 0x26
	const uint32_t pushTime = rtc_get_time();
   1dee8:	0e 94 06 51 	call	0xa20c	; 0xa20c <rtc_get_time>
   1deec:	dc 01       	movw	r26, r24
   1deee:	cb 01       	movw	r24, r22
   1def0:	8d 87       	std	Y+13, r24	; 0x0d
   1def2:	9e 87       	std	Y+14, r25	; 0x0e
   1def4:	af 87       	std	Y+15, r26	; 0x0f
   1def6:	b8 8b       	std	Y+16, r27	; 0x10
	uint32_t alarmTime = 0UL;
   1def8:	19 82       	std	Y+1, r1	; 0x01
   1defa:	1a 82       	std	Y+2, r1	; 0x02
   1defc:	1b 82       	std	Y+3, r1	; 0x03
   1defe:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t sfCb = (isIntDis ?  0x8F000000UL : 0x0F00000UL) | (isSync ?  0x40000000UL : 0x0000000UL) | ((uint32_t)cbType << 24) | ((uint32_t)(uint16_t)cb);
   1df00:	8d a1       	ldd	r24, Y+37	; 0x25
   1df02:	88 23       	and	r24, r24
   1df04:	29 f0       	breq	.+10     	; 0x1df10 <sched_push+0x50>
   1df06:	80 e0       	ldi	r24, 0x00	; 0
   1df08:	90 e0       	ldi	r25, 0x00	; 0
   1df0a:	a0 e0       	ldi	r26, 0x00	; 0
   1df0c:	bf e8       	ldi	r27, 0x8F	; 143
   1df0e:	04 c0       	rjmp	.+8      	; 0x1df18 <sched_push+0x58>
   1df10:	80 e0       	ldi	r24, 0x00	; 0
   1df12:	90 e0       	ldi	r25, 0x00	; 0
   1df14:	a0 ef       	ldi	r26, 0xF0	; 240
   1df16:	b0 e0       	ldi	r27, 0x00	; 0
   1df18:	2e a1       	ldd	r18, Y+38	; 0x26
   1df1a:	22 23       	and	r18, r18
   1df1c:	29 f0       	breq	.+10     	; 0x1df28 <sched_push+0x68>
   1df1e:	20 e0       	ldi	r18, 0x00	; 0
   1df20:	30 e0       	ldi	r19, 0x00	; 0
   1df22:	40 e0       	ldi	r20, 0x00	; 0
   1df24:	50 e4       	ldi	r21, 0x40	; 64
   1df26:	03 c0       	rjmp	.+6      	; 0x1df2e <sched_push+0x6e>
   1df28:	20 e0       	ldi	r18, 0x00	; 0
   1df2a:	30 e0       	ldi	r19, 0x00	; 0
   1df2c:	a9 01       	movw	r20, r18
   1df2e:	28 2b       	or	r18, r24
   1df30:	39 2b       	or	r19, r25
   1df32:	4a 2b       	or	r20, r26
   1df34:	5b 2b       	or	r21, r27
   1df36:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1df38:	88 2f       	mov	r24, r24
   1df3a:	90 e0       	ldi	r25, 0x00	; 0
   1df3c:	a0 e0       	ldi	r26, 0x00	; 0
   1df3e:	b0 e0       	ldi	r27, 0x00	; 0
   1df40:	b8 2f       	mov	r27, r24
   1df42:	aa 27       	eor	r26, r26
   1df44:	99 27       	eor	r25, r25
   1df46:	88 27       	eor	r24, r24
   1df48:	28 2b       	or	r18, r24
   1df4a:	39 2b       	or	r19, r25
   1df4c:	4a 2b       	or	r20, r26
   1df4e:	5b 2b       	or	r21, r27
   1df50:	8d 8d       	ldd	r24, Y+29	; 0x1d
   1df52:	9e 8d       	ldd	r25, Y+30	; 0x1e
   1df54:	cc 01       	movw	r24, r24
   1df56:	a0 e0       	ldi	r26, 0x00	; 0
   1df58:	b0 e0       	ldi	r27, 0x00	; 0
   1df5a:	82 2b       	or	r24, r18
   1df5c:	93 2b       	or	r25, r19
   1df5e:	a4 2b       	or	r26, r20
   1df60:	b5 2b       	or	r27, r21
   1df62:	89 8b       	std	Y+17, r24	; 0x11
   1df64:	9a 8b       	std	Y+18, r25	; 0x12
   1df66:	ab 8b       	std	Y+19, r26	; 0x13
   1df68:	bc 8b       	std	Y+20, r27	; 0x14

	if (isDelay) {
   1df6a:	8c a1       	ldd	r24, Y+36	; 0x24
   1df6c:	88 23       	and	r24, r24
   1df6e:	09 f4       	brne	.+2      	; 0x1df72 <sched_push+0xb2>
   1df70:	4e c0       	rjmp	.+156    	; 0x1e00e <sched_push+0x14e>
		/* Sanity checks */
		if (wakeTime < 2) {
   1df72:	88 a1       	ldd	r24, Y+32	; 0x20
   1df74:	99 a1       	ldd	r25, Y+33	; 0x21
   1df76:	aa a1       	ldd	r26, Y+34	; 0x22
   1df78:	bb a1       	ldd	r27, Y+35	; 0x23
   1df7a:	02 97       	sbiw	r24, 0x02	; 2
   1df7c:	a1 05       	cpc	r26, r1
   1df7e:	b1 05       	cpc	r27, r1
   1df80:	48 f4       	brcc	.+18     	; 0x1df94 <sched_push+0xd4>
			wakeTime = 2;														// Min value to use to work properly
   1df82:	82 e0       	ldi	r24, 0x02	; 2
   1df84:	90 e0       	ldi	r25, 0x00	; 0
   1df86:	a0 e0       	ldi	r26, 0x00	; 0
   1df88:	b0 e0       	ldi	r27, 0x00	; 0
   1df8a:	88 a3       	std	Y+32, r24	; 0x20
   1df8c:	99 a3       	std	Y+33, r25	; 0x21
   1df8e:	aa a3       	std	Y+34, r26	; 0x22
   1df90:	bb a3       	std	Y+35, r27	; 0x23
   1df92:	2d c0       	rjmp	.+90     	; 0x1dfee <sched_push+0x12e>
		} else if (wakeTime > 30000U) {
   1df94:	88 a1       	ldd	r24, Y+32	; 0x20
   1df96:	99 a1       	ldd	r25, Y+33	; 0x21
   1df98:	aa a1       	ldd	r26, Y+34	; 0x22
   1df9a:	bb a1       	ldd	r27, Y+35	; 0x23
   1df9c:	81 33       	cpi	r24, 0x31	; 49
   1df9e:	95 47       	sbci	r25, 0x75	; 117
   1dfa0:	a1 05       	cpc	r26, r1
   1dfa2:	b1 05       	cpc	r27, r1
   1dfa4:	48 f0       	brcs	.+18     	; 0x1dfb8 <sched_push+0xf8>
			wakeTime = ((30000U << 10) / 1000);									// Max value 30 sec
   1dfa6:	81 e3       	ldi	r24, 0x31	; 49
   1dfa8:	90 e0       	ldi	r25, 0x00	; 0
   1dfaa:	a0 e0       	ldi	r26, 0x00	; 0
   1dfac:	b0 e0       	ldi	r27, 0x00	; 0
   1dfae:	88 a3       	std	Y+32, r24	; 0x20
   1dfb0:	99 a3       	std	Y+33, r25	; 0x21
   1dfb2:	aa a3       	std	Y+34, r26	; 0x22
   1dfb4:	bb a3       	std	Y+35, r27	; 0x23
   1dfb6:	1b c0       	rjmp	.+54     	; 0x1dfee <sched_push+0x12e>
		} else {
			wakeTime = ((wakeTime << 10) / 1000);								// Time correction for 1024 ticks per second
   1dfb8:	88 a1       	ldd	r24, Y+32	; 0x20
   1dfba:	99 a1       	ldd	r25, Y+33	; 0x21
   1dfbc:	aa a1       	ldd	r26, Y+34	; 0x22
   1dfbe:	bb a1       	ldd	r27, Y+35	; 0x23
   1dfc0:	07 2e       	mov	r0, r23
   1dfc2:	7a e0       	ldi	r23, 0x0A	; 10
   1dfc4:	88 0f       	add	r24, r24
   1dfc6:	99 1f       	adc	r25, r25
   1dfc8:	aa 1f       	adc	r26, r26
   1dfca:	bb 1f       	adc	r27, r27
   1dfcc:	7a 95       	dec	r23
   1dfce:	d1 f7       	brne	.-12     	; 0x1dfc4 <sched_push+0x104>
   1dfd0:	70 2d       	mov	r23, r0
   1dfd2:	28 ee       	ldi	r18, 0xE8	; 232
   1dfd4:	33 e0       	ldi	r19, 0x03	; 3
   1dfd6:	40 e0       	ldi	r20, 0x00	; 0
   1dfd8:	50 e0       	ldi	r21, 0x00	; 0
   1dfda:	bc 01       	movw	r22, r24
   1dfdc:	cd 01       	movw	r24, r26
   1dfde:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   1dfe2:	da 01       	movw	r26, r20
   1dfe4:	c9 01       	movw	r24, r18
   1dfe6:	88 a3       	std	Y+32, r24	; 0x20
   1dfe8:	99 a3       	std	Y+33, r25	; 0x21
   1dfea:	aa a3       	std	Y+34, r26	; 0x22
   1dfec:	bb a3       	std	Y+35, r27	; 0x23
		}

		/* Absolute time ticks */
		wakeTime += pushTime;
   1dfee:	28 a1       	ldd	r18, Y+32	; 0x20
   1dff0:	39 a1       	ldd	r19, Y+33	; 0x21
   1dff2:	4a a1       	ldd	r20, Y+34	; 0x22
   1dff4:	5b a1       	ldd	r21, Y+35	; 0x23
   1dff6:	8d 85       	ldd	r24, Y+13	; 0x0d
   1dff8:	9e 85       	ldd	r25, Y+14	; 0x0e
   1dffa:	af 85       	ldd	r26, Y+15	; 0x0f
   1dffc:	b8 89       	ldd	r27, Y+16	; 0x10
   1dffe:	82 0f       	add	r24, r18
   1e000:	93 1f       	adc	r25, r19
   1e002:	a4 1f       	adc	r26, r20
   1e004:	b5 1f       	adc	r27, r21
   1e006:	88 a3       	std	Y+32, r24	; 0x20
   1e008:	99 a3       	std	Y+33, r25	; 0x21
   1e00a:	aa a3       	std	Y+34, r26	; 0x22
   1e00c:	bb a3       	std	Y+35, r27	; 0x23
	}

	/* Lock access to the scheduler entries */
	if (!sched_getLock(&g_sched_lock)) {
   1e00e:	8b e2       	ldi	r24, 0x2B	; 43
   1e010:	9a e2       	ldi	r25, 0x2A	; 42
   1e012:	d2 de       	rcall	.-604    	; 0x1ddb8 <sched_getLock>
   1e014:	98 2f       	mov	r25, r24
   1e016:	81 e0       	ldi	r24, 0x01	; 1
   1e018:	89 27       	eor	r24, r25
   1e01a:	88 23       	and	r24, r24
   1e01c:	29 f1       	breq	.+74     	; 0x1e068 <sched_push+0x1a8>
		/* Push entry to the stack due to blocked access */
		if (!fifo_is_full(&g_fifo_sched_desc)) {
   1e01e:	81 ed       	ldi	r24, 0xD1	; 209
   1e020:	91 e3       	ldi	r25, 0x31	; 49
   1e022:	0e 94 5f d2 	call	0x1a4be	; 0x1a4be <fifo_is_full>
   1e026:	98 2f       	mov	r25, r24
   1e028:	81 e0       	ldi	r24, 0x01	; 1
   1e02a:	89 27       	eor	r24, r25
   1e02c:	88 23       	and	r24, r24
   1e02e:	09 f4       	brne	.+2      	; 0x1e032 <sched_push+0x172>
   1e030:	03 c2       	rjmp	.+1030   	; 0x1e438 <sched_push+0x578>
			irqflags_t flags = cpu_irq_save();
   1e032:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1e036:	8d 8b       	std	Y+21, r24	; 0x15
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
   1e038:	88 a1       	ldd	r24, Y+32	; 0x20
   1e03a:	99 a1       	ldd	r25, Y+33	; 0x21
   1e03c:	aa a1       	ldd	r26, Y+34	; 0x22
   1e03e:	bb a1       	ldd	r27, Y+35	; 0x23
   1e040:	ac 01       	movw	r20, r24
   1e042:	bd 01       	movw	r22, r26
   1e044:	81 ed       	ldi	r24, 0xD1	; 209
   1e046:	91 e3       	ldi	r25, 0x31	; 49
   1e048:	0e 94 78 d2 	call	0x1a4f0	; 0x1a4f0 <fifo_push_uint32>
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
   1e04c:	89 89       	ldd	r24, Y+17	; 0x11
   1e04e:	9a 89       	ldd	r25, Y+18	; 0x12
   1e050:	ab 89       	ldd	r26, Y+19	; 0x13
   1e052:	bc 89       	ldd	r27, Y+20	; 0x14
   1e054:	ac 01       	movw	r20, r24
   1e056:	bd 01       	movw	r22, r26
   1e058:	81 ed       	ldi	r24, 0xD1	; 209
   1e05a:	91 e3       	ldi	r25, 0x31	; 49
   1e05c:	0e 94 78 d2 	call	0x1a4f0	; 0x1a4f0 <fifo_push_uint32>
			cpu_irq_restore(flags);
   1e060:	8d 89       	ldd	r24, Y+21	; 0x15
   1e062:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}
		return;
   1e066:	e8 c1       	rjmp	.+976    	; 0x1e438 <sched_push+0x578>

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	/* Get next free slot */
	bool dataEntryStored = false;
   1e068:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t slot = 0;
   1e06a:	1e 82       	std	Y+6, r1	; 0x06

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1e06c:	1f 82       	std	Y+7, r1	; 0x07
   1e06e:	18 86       	std	Y+8, r1	; 0x08
   1e070:	a6 c0       	rjmp	.+332    	; 0x1e1be <sched_push+0x2fe>
		if (!(g_sched_data[idx].occupied)) {
   1e072:	2f 81       	ldd	r18, Y+7	; 0x07
   1e074:	38 85       	ldd	r19, Y+8	; 0x08
   1e076:	c9 01       	movw	r24, r18
   1e078:	88 0f       	add	r24, r24
   1e07a:	99 1f       	adc	r25, r25
   1e07c:	88 0f       	add	r24, r24
   1e07e:	99 1f       	adc	r25, r25
   1e080:	88 0f       	add	r24, r24
   1e082:	99 1f       	adc	r25, r25
   1e084:	82 1b       	sub	r24, r18
   1e086:	93 0b       	sbc	r25, r19
   1e088:	8a 5c       	subi	r24, 0xCA	; 202
   1e08a:	95 4d       	sbci	r25, 0xD5	; 213
   1e08c:	fc 01       	movw	r30, r24
   1e08e:	80 81       	ld	r24, Z
   1e090:	81 70       	andi	r24, 0x01	; 1
   1e092:	88 23       	and	r24, r24
   1e094:	09 f0       	breq	.+2      	; 0x1e098 <sched_push+0x1d8>
   1e096:	8e c0       	rjmp	.+284    	; 0x1e1b4 <sched_push+0x2f4>
			g_sched_data[idx].occupied	= true;
   1e098:	2f 81       	ldd	r18, Y+7	; 0x07
   1e09a:	38 85       	ldd	r19, Y+8	; 0x08
   1e09c:	c9 01       	movw	r24, r18
   1e09e:	88 0f       	add	r24, r24
   1e0a0:	99 1f       	adc	r25, r25
   1e0a2:	88 0f       	add	r24, r24
   1e0a4:	99 1f       	adc	r25, r25
   1e0a6:	88 0f       	add	r24, r24
   1e0a8:	99 1f       	adc	r25, r25
   1e0aa:	82 1b       	sub	r24, r18
   1e0ac:	93 0b       	sbc	r25, r19
   1e0ae:	8a 5c       	subi	r24, 0xCA	; 202
   1e0b0:	95 4d       	sbci	r25, 0xD5	; 213
   1e0b2:	fc 01       	movw	r30, r24
   1e0b4:	20 81       	ld	r18, Z
   1e0b6:	21 60       	ori	r18, 0x01	; 1
   1e0b8:	fc 01       	movw	r30, r24
   1e0ba:	20 83       	st	Z, r18
			g_sched_data[idx].callback	= cb;
   1e0bc:	2f 81       	ldd	r18, Y+7	; 0x07
   1e0be:	38 85       	ldd	r19, Y+8	; 0x08
   1e0c0:	c9 01       	movw	r24, r18
   1e0c2:	88 0f       	add	r24, r24
   1e0c4:	99 1f       	adc	r25, r25
   1e0c6:	88 0f       	add	r24, r24
   1e0c8:	99 1f       	adc	r25, r25
   1e0ca:	88 0f       	add	r24, r24
   1e0cc:	99 1f       	adc	r25, r25
   1e0ce:	82 1b       	sub	r24, r18
   1e0d0:	93 0b       	sbc	r25, r19
   1e0d2:	8c 5c       	subi	r24, 0xCC	; 204
   1e0d4:	95 4d       	sbci	r25, 0xD5	; 213
   1e0d6:	2d 8d       	ldd	r18, Y+29	; 0x1d
   1e0d8:	3e 8d       	ldd	r19, Y+30	; 0x1e
   1e0da:	fc 01       	movw	r30, r24
   1e0dc:	20 83       	st	Z, r18
   1e0de:	31 83       	std	Z+1, r19	; 0x01
			g_sched_data[idx].cbType	= cbType & 0x03;
   1e0e0:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1e0e2:	48 2f       	mov	r20, r24
   1e0e4:	43 70       	andi	r20, 0x03	; 3
   1e0e6:	2f 81       	ldd	r18, Y+7	; 0x07
   1e0e8:	38 85       	ldd	r19, Y+8	; 0x08
   1e0ea:	c9 01       	movw	r24, r18
   1e0ec:	88 0f       	add	r24, r24
   1e0ee:	99 1f       	adc	r25, r25
   1e0f0:	88 0f       	add	r24, r24
   1e0f2:	99 1f       	adc	r25, r25
   1e0f4:	88 0f       	add	r24, r24
   1e0f6:	99 1f       	adc	r25, r25
   1e0f8:	82 1b       	sub	r24, r18
   1e0fa:	93 0b       	sbc	r25, r19
   1e0fc:	8a 5c       	subi	r24, 0xCA	; 202
   1e0fe:	95 4d       	sbci	r25, 0xD5	; 213
   1e100:	24 2f       	mov	r18, r20
   1e102:	23 70       	andi	r18, 0x03	; 3
   1e104:	22 0f       	add	r18, r18
   1e106:	22 0f       	add	r18, r18
   1e108:	22 0f       	add	r18, r18
   1e10a:	fc 01       	movw	r30, r24
   1e10c:	30 81       	ld	r19, Z
   1e10e:	37 7e       	andi	r19, 0xE7	; 231
   1e110:	23 2b       	or	r18, r19
   1e112:	fc 01       	movw	r30, r24
   1e114:	20 83       	st	Z, r18
			g_sched_data[idx].isIntDis	= (isIntDis ?  1 : 0);
   1e116:	8d a1       	ldd	r24, Y+37	; 0x25
   1e118:	48 2f       	mov	r20, r24
   1e11a:	41 70       	andi	r20, 0x01	; 1
   1e11c:	2f 81       	ldd	r18, Y+7	; 0x07
   1e11e:	38 85       	ldd	r19, Y+8	; 0x08
   1e120:	c9 01       	movw	r24, r18
   1e122:	88 0f       	add	r24, r24
   1e124:	99 1f       	adc	r25, r25
   1e126:	88 0f       	add	r24, r24
   1e128:	99 1f       	adc	r25, r25
   1e12a:	88 0f       	add	r24, r24
   1e12c:	99 1f       	adc	r25, r25
   1e12e:	82 1b       	sub	r24, r18
   1e130:	93 0b       	sbc	r25, r19
   1e132:	8a 5c       	subi	r24, 0xCA	; 202
   1e134:	95 4d       	sbci	r25, 0xD5	; 213
   1e136:	24 2f       	mov	r18, r20
   1e138:	21 70       	andi	r18, 0x01	; 1
   1e13a:	22 0f       	add	r18, r18
   1e13c:	fc 01       	movw	r30, r24
   1e13e:	30 81       	ld	r19, Z
   1e140:	3d 7f       	andi	r19, 0xFD	; 253
   1e142:	23 2b       	or	r18, r19
   1e144:	fc 01       	movw	r30, r24
   1e146:	20 83       	st	Z, r18
			g_sched_data[idx].isSync	= (isSync	?  1 : 0);
   1e148:	8e a1       	ldd	r24, Y+38	; 0x26
   1e14a:	48 2f       	mov	r20, r24
   1e14c:	41 70       	andi	r20, 0x01	; 1
   1e14e:	2f 81       	ldd	r18, Y+7	; 0x07
   1e150:	38 85       	ldd	r19, Y+8	; 0x08
   1e152:	c9 01       	movw	r24, r18
   1e154:	88 0f       	add	r24, r24
   1e156:	99 1f       	adc	r25, r25
   1e158:	88 0f       	add	r24, r24
   1e15a:	99 1f       	adc	r25, r25
   1e15c:	88 0f       	add	r24, r24
   1e15e:	99 1f       	adc	r25, r25
   1e160:	82 1b       	sub	r24, r18
   1e162:	93 0b       	sbc	r25, r19
   1e164:	8a 5c       	subi	r24, 0xCA	; 202
   1e166:	95 4d       	sbci	r25, 0xD5	; 213
   1e168:	24 2f       	mov	r18, r20
   1e16a:	21 70       	andi	r18, 0x01	; 1
   1e16c:	22 0f       	add	r18, r18
   1e16e:	22 0f       	add	r18, r18
   1e170:	fc 01       	movw	r30, r24
   1e172:	30 81       	ld	r19, Z
   1e174:	3b 7f       	andi	r19, 0xFB	; 251
   1e176:	23 2b       	or	r18, r19
   1e178:	fc 01       	movw	r30, r24
   1e17a:	20 83       	st	Z, r18
			g_sched_data[idx].wakeTime	= wakeTime;
   1e17c:	88 a1       	ldd	r24, Y+32	; 0x20
   1e17e:	99 a1       	ldd	r25, Y+33	; 0x21
   1e180:	aa a1       	ldd	r26, Y+34	; 0x22
   1e182:	bb a1       	ldd	r27, Y+35	; 0x23
   1e184:	4f 81       	ldd	r20, Y+7	; 0x07
   1e186:	58 85       	ldd	r21, Y+8	; 0x08
   1e188:	9a 01       	movw	r18, r20
   1e18a:	22 0f       	add	r18, r18
   1e18c:	33 1f       	adc	r19, r19
   1e18e:	22 0f       	add	r18, r18
   1e190:	33 1f       	adc	r19, r19
   1e192:	22 0f       	add	r18, r18
   1e194:	33 1f       	adc	r19, r19
   1e196:	24 1b       	sub	r18, r20
   1e198:	35 0b       	sbc	r19, r21
   1e19a:	20 5d       	subi	r18, 0xD0	; 208
   1e19c:	35 4d       	sbci	r19, 0xD5	; 213
   1e19e:	f9 01       	movw	r30, r18
   1e1a0:	80 83       	st	Z, r24
   1e1a2:	91 83       	std	Z+1, r25	; 0x01
   1e1a4:	a2 83       	std	Z+2, r26	; 0x02
   1e1a6:	b3 83       	std	Z+3, r27	; 0x03
			slot = idx + 1;
   1e1a8:	8f 81       	ldd	r24, Y+7	; 0x07
   1e1aa:	8f 5f       	subi	r24, 0xFF	; 255
   1e1ac:	8e 83       	std	Y+6, r24	; 0x06
			dataEntryStored = true;
   1e1ae:	81 e0       	ldi	r24, 0x01	; 1
   1e1b0:	8d 83       	std	Y+5, r24	; 0x05
			break;
   1e1b2:	0a c0       	rjmp	.+20     	; 0x1e1c8 <sched_push+0x308>

	/* Get next free slot */
	bool dataEntryStored = false;
	uint8_t slot = 0;

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1e1b4:	8f 81       	ldd	r24, Y+7	; 0x07
   1e1b6:	98 85       	ldd	r25, Y+8	; 0x08
   1e1b8:	01 96       	adiw	r24, 0x01	; 1
   1e1ba:	8f 83       	std	Y+7, r24	; 0x07
   1e1bc:	98 87       	std	Y+8, r25	; 0x08
   1e1be:	8f 81       	ldd	r24, Y+7	; 0x07
   1e1c0:	98 85       	ldd	r25, Y+8	; 0x08
   1e1c2:	80 97       	sbiw	r24, 0x20	; 32
   1e1c4:	0c f4       	brge	.+2      	; 0x1e1c8 <sched_push+0x308>
   1e1c6:	55 cf       	rjmp	.-342    	; 0x1e072 <sched_push+0x1b2>
			dataEntryStored = true;
			break;
		}
	}

	if (!dataEntryStored) {
   1e1c8:	9d 81       	ldd	r25, Y+5	; 0x05
   1e1ca:	81 e0       	ldi	r24, 0x01	; 1
   1e1cc:	89 27       	eor	r24, r25
   1e1ce:	88 23       	and	r24, r24
   1e1d0:	09 f0       	breq	.+2      	; 0x1e1d4 <sched_push+0x314>
   1e1d2:	94 c0       	rjmp	.+296    	; 0x1e2fc <sched_push+0x43c>
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1e1d4:	19 86       	std	Y+9, r1	; 0x09
   1e1d6:	1a 86       	std	Y+10, r1	; 0x0a
   1e1d8:	70 c0       	rjmp	.+224    	; 0x1e2ba <sched_push+0x3fa>
		uint8_t idx = g_sched_sort[pos];
   1e1da:	89 85       	ldd	r24, Y+9	; 0x09
   1e1dc:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e1de:	80 5f       	subi	r24, 0xF0	; 240
   1e1e0:	94 4d       	sbci	r25, 0xD4	; 212
   1e1e2:	fc 01       	movw	r30, r24
   1e1e4:	80 81       	ld	r24, Z
   1e1e6:	8e 8b       	std	Y+22, r24	; 0x16
		if (!idx) {
   1e1e8:	8e 89       	ldd	r24, Y+22	; 0x16
   1e1ea:	88 23       	and	r24, r24
   1e1ec:	41 f4       	brne	.+16     	; 0x1e1fe <sched_push+0x33e>
			/* Fill in after last entry */
			g_sched_sort[pos] = slot;
   1e1ee:	89 85       	ldd	r24, Y+9	; 0x09
   1e1f0:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e1f2:	80 5f       	subi	r24, 0xF0	; 240
   1e1f4:	94 4d       	sbci	r25, 0xD4	; 212
   1e1f6:	2e 81       	ldd	r18, Y+6	; 0x06
   1e1f8:	fc 01       	movw	r30, r24
   1e1fa:	20 83       	st	Z, r18
			break;
   1e1fc:	63 c0       	rjmp	.+198    	; 0x1e2c4 <sched_push+0x404>
		}
		--idx;
   1e1fe:	8e 89       	ldd	r24, Y+22	; 0x16
   1e200:	81 50       	subi	r24, 0x01	; 1
   1e202:	8e 8b       	std	Y+22, r24	; 0x16

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
   1e204:	8e 89       	ldd	r24, Y+22	; 0x16
   1e206:	28 2f       	mov	r18, r24
   1e208:	30 e0       	ldi	r19, 0x00	; 0
   1e20a:	c9 01       	movw	r24, r18
   1e20c:	88 0f       	add	r24, r24
   1e20e:	99 1f       	adc	r25, r25
   1e210:	88 0f       	add	r24, r24
   1e212:	99 1f       	adc	r25, r25
   1e214:	88 0f       	add	r24, r24
   1e216:	99 1f       	adc	r25, r25
   1e218:	82 1b       	sub	r24, r18
   1e21a:	93 0b       	sbc	r25, r19
   1e21c:	8a 5c       	subi	r24, 0xCA	; 202
   1e21e:	95 4d       	sbci	r25, 0xD5	; 213
   1e220:	fc 01       	movw	r30, r24
   1e222:	80 81       	ld	r24, Z
   1e224:	81 70       	andi	r24, 0x01	; 1
   1e226:	88 23       	and	r24, r24
   1e228:	09 f4       	brne	.+2      	; 0x1e22c <sched_push+0x36c>
   1e22a:	42 c0       	rjmp	.+132    	; 0x1e2b0 <sched_push+0x3f0>
   1e22c:	8e 89       	ldd	r24, Y+22	; 0x16
   1e22e:	28 2f       	mov	r18, r24
   1e230:	30 e0       	ldi	r19, 0x00	; 0
   1e232:	c9 01       	movw	r24, r18
   1e234:	88 0f       	add	r24, r24
   1e236:	99 1f       	adc	r25, r25
   1e238:	88 0f       	add	r24, r24
   1e23a:	99 1f       	adc	r25, r25
   1e23c:	88 0f       	add	r24, r24
   1e23e:	99 1f       	adc	r25, r25
   1e240:	82 1b       	sub	r24, r18
   1e242:	93 0b       	sbc	r25, r19
   1e244:	80 5d       	subi	r24, 0xD0	; 208
   1e246:	95 4d       	sbci	r25, 0xD5	; 213
   1e248:	fc 01       	movw	r30, r24
   1e24a:	20 81       	ld	r18, Z
   1e24c:	31 81       	ldd	r19, Z+1	; 0x01
   1e24e:	42 81       	ldd	r20, Z+2	; 0x02
   1e250:	53 81       	ldd	r21, Z+3	; 0x03
   1e252:	88 a1       	ldd	r24, Y+32	; 0x20
   1e254:	99 a1       	ldd	r25, Y+33	; 0x21
   1e256:	aa a1       	ldd	r26, Y+34	; 0x22
   1e258:	bb a1       	ldd	r27, Y+35	; 0x23
   1e25a:	82 17       	cp	r24, r18
   1e25c:	93 07       	cpc	r25, r19
   1e25e:	a4 07       	cpc	r26, r20
   1e260:	b5 07       	cpc	r27, r21
   1e262:	30 f5       	brcc	.+76     	; 0x1e2b0 <sched_push+0x3f0>
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1e264:	8e e1       	ldi	r24, 0x1E	; 30
   1e266:	90 e0       	ldi	r25, 0x00	; 0
   1e268:	8b 87       	std	Y+11, r24	; 0x0b
   1e26a:	9c 87       	std	Y+12, r25	; 0x0c
   1e26c:	12 c0       	rjmp	.+36     	; 0x1e292 <sched_push+0x3d2>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
   1e26e:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e270:	9c 85       	ldd	r25, Y+12	; 0x0c
   1e272:	01 96       	adiw	r24, 0x01	; 1
   1e274:	2b 85       	ldd	r18, Y+11	; 0x0b
   1e276:	3c 85       	ldd	r19, Y+12	; 0x0c
   1e278:	20 5f       	subi	r18, 0xF0	; 240
   1e27a:	34 4d       	sbci	r19, 0xD4	; 212
   1e27c:	f9 01       	movw	r30, r18
   1e27e:	20 81       	ld	r18, Z
   1e280:	80 5f       	subi	r24, 0xF0	; 240
   1e282:	94 4d       	sbci	r25, 0xD4	; 212
   1e284:	fc 01       	movw	r30, r24
   1e286:	20 83       	st	Z, r18
		--idx;

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1e288:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e28a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1e28c:	01 97       	sbiw	r24, 0x01	; 1
   1e28e:	8b 87       	std	Y+11, r24	; 0x0b
   1e290:	9c 87       	std	Y+12, r25	; 0x0c
   1e292:	29 85       	ldd	r18, Y+9	; 0x09
   1e294:	3a 85       	ldd	r19, Y+10	; 0x0a
   1e296:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e298:	9c 85       	ldd	r25, Y+12	; 0x0c
   1e29a:	82 17       	cp	r24, r18
   1e29c:	93 07       	cpc	r25, r19
   1e29e:	3c f7       	brge	.-50     	; 0x1e26e <sched_push+0x3ae>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
			}

			/* Fill in new item */
			g_sched_sort[pos] = slot;
   1e2a0:	89 85       	ldd	r24, Y+9	; 0x09
   1e2a2:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e2a4:	80 5f       	subi	r24, 0xF0	; 240
   1e2a6:	94 4d       	sbci	r25, 0xD4	; 212
   1e2a8:	2e 81       	ldd	r18, Y+6	; 0x06
   1e2aa:	fc 01       	movw	r30, r24
   1e2ac:	20 83       	st	Z, r18
			break;
   1e2ae:	0a c0       	rjmp	.+20     	; 0x1e2c4 <sched_push+0x404>
	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1e2b0:	89 85       	ldd	r24, Y+9	; 0x09
   1e2b2:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e2b4:	01 96       	adiw	r24, 0x01	; 1
   1e2b6:	89 87       	std	Y+9, r24	; 0x09
   1e2b8:	9a 87       	std	Y+10, r25	; 0x0a
   1e2ba:	89 85       	ldd	r24, Y+9	; 0x09
   1e2bc:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e2be:	80 97       	sbiw	r24, 0x20	; 32
   1e2c0:	0c f4       	brge	.+2      	; 0x1e2c4 <sched_push+0x404>
   1e2c2:	8b cf       	rjmp	.-234    	; 0x1e1da <sched_push+0x31a>
			break;
		}
	}

	/* Get next time for wake-up */
	alarmTime = g_sched_data[g_sched_sort[0] - 1].wakeTime;
   1e2c4:	80 91 10 2b 	lds	r24, 0x2B10	; 0x802b10 <g_sched_sort>
   1e2c8:	88 2f       	mov	r24, r24
   1e2ca:	90 e0       	ldi	r25, 0x00	; 0
   1e2cc:	9c 01       	movw	r18, r24
   1e2ce:	21 50       	subi	r18, 0x01	; 1
   1e2d0:	31 09       	sbc	r19, r1
   1e2d2:	c9 01       	movw	r24, r18
   1e2d4:	88 0f       	add	r24, r24
   1e2d6:	99 1f       	adc	r25, r25
   1e2d8:	88 0f       	add	r24, r24
   1e2da:	99 1f       	adc	r25, r25
   1e2dc:	88 0f       	add	r24, r24
   1e2de:	99 1f       	adc	r25, r25
   1e2e0:	82 1b       	sub	r24, r18
   1e2e2:	93 0b       	sbc	r25, r19
   1e2e4:	80 5d       	subi	r24, 0xD0	; 208
   1e2e6:	95 4d       	sbci	r25, 0xD5	; 213
   1e2e8:	fc 01       	movw	r30, r24
   1e2ea:	80 81       	ld	r24, Z
   1e2ec:	91 81       	ldd	r25, Z+1	; 0x01
   1e2ee:	a2 81       	ldd	r26, Z+2	; 0x02
   1e2f0:	b3 81       	ldd	r27, Z+3	; 0x03
   1e2f2:	89 83       	std	Y+1, r24	; 0x01
   1e2f4:	9a 83       	std	Y+2, r25	; 0x02
   1e2f6:	ab 83       	std	Y+3, r26	; 0x03
   1e2f8:	bc 83       	std	Y+4, r27	; 0x04
   1e2fa:	01 c0       	rjmp	.+2      	; 0x1e2fe <sched_push+0x43e>
			break;
		}
	}

	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
   1e2fc:	00 00       	nop

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	/* Release lock */
	sched_freeLock(&g_sched_lock);
   1e2fe:	8b e2       	ldi	r24, 0x2B	; 43
   1e300:	9a e2       	ldi	r25, 0x2A	; 42
   1e302:	82 dd       	rcall	.-1276   	; 0x1de08 <sched_freeLock>

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e304:	7f c0       	rjmp	.+254    	; 0x1e404 <sched_push+0x544>
		uint32_t sfCb = 0UL;
   1e306:	19 8e       	std	Y+25, r1	; 0x19
   1e308:	1a 8e       	std	Y+26, r1	; 0x1a
   1e30a:	1b 8e       	std	Y+27, r1	; 0x1b
   1e30c:	1c 8e       	std	Y+28, r1	; 0x1c
		wakeTime = 0UL;
   1e30e:	18 a2       	std	Y+32, r1	; 0x20
   1e310:	19 a2       	std	Y+33, r1	; 0x21
   1e312:	1a a2       	std	Y+34, r1	; 0x22
   1e314:	1b a2       	std	Y+35, r1	; 0x23

		/* Get next entries */
		{
			irqflags_t flags = cpu_irq_save();
   1e316:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1e31a:	8f 8b       	std	Y+23, r24	; 0x17
			fifo_pull_uint32(&g_fifo_sched_desc, &wakeTime);
   1e31c:	ce 01       	movw	r24, r28
   1e31e:	80 96       	adiw	r24, 0x20	; 32
   1e320:	bc 01       	movw	r22, r24
   1e322:	81 ed       	ldi	r24, 0xD1	; 209
   1e324:	91 e3       	ldi	r25, 0x31	; 49
   1e326:	0e 94 c6 d2 	call	0x1a58c	; 0x1a58c <fifo_pull_uint32>
			fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1e32a:	ce 01       	movw	r24, r28
   1e32c:	49 96       	adiw	r24, 0x19	; 25
   1e32e:	bc 01       	movw	r22, r24
   1e330:	81 ed       	ldi	r24, 0xD1	; 209
   1e332:	91 e3       	ldi	r25, 0x31	; 49
   1e334:	0e 94 c6 d2 	call	0x1a58c	; 0x1a58c <fifo_pull_uint32>
			cpu_irq_restore(flags);
   1e338:	8f 89       	ldd	r24, Y+23	; 0x17
   1e33a:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
   1e33e:	89 8d       	ldd	r24, Y+25	; 0x19
   1e340:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e342:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e344:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e346:	88 27       	eor	r24, r24
   1e348:	99 27       	eor	r25, r25
   1e34a:	aa 27       	eor	r26, r26
   1e34c:	bf 70       	andi	r27, 0x0F	; 15
   1e34e:	00 97       	sbiw	r24, 0x00	; 0
   1e350:	a1 05       	cpc	r26, r1
   1e352:	bf 40       	sbci	r27, 0x0F	; 15
   1e354:	d9 f0       	breq	.+54     	; 0x1e38c <sched_push+0x4cc>
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
   1e356:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1e35a:	88 8f       	std	Y+24, r24	; 0x18
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e35c:	07 c0       	rjmp	.+14     	; 0x1e36c <sched_push+0x4ac>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1e35e:	ce 01       	movw	r24, r28
   1e360:	49 96       	adiw	r24, 0x19	; 25
   1e362:	bc 01       	movw	r22, r24
   1e364:	81 ed       	ldi	r24, 0xD1	; 209
   1e366:	91 e3       	ldi	r25, 0x31	; 49
   1e368:	0e 94 c6 d2 	call	0x1a58c	; 0x1a58c <fifo_pull_uint32>

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e36c:	81 ed       	ldi	r24, 0xD1	; 209
   1e36e:	91 e3       	ldi	r25, 0x31	; 49
   1e370:	0e 94 46 d2 	call	0x1a48c	; 0x1a48c <fifo_is_empty>
   1e374:	98 2f       	mov	r25, r24
   1e376:	81 e0       	ldi	r24, 0x01	; 1
   1e378:	89 27       	eor	r24, r25
   1e37a:	88 23       	and	r24, r24
   1e37c:	81 f7       	brne	.-32     	; 0x1e35e <sched_push+0x49e>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
			}
			sfCb = 0UL;
   1e37e:	19 8e       	std	Y+25, r1	; 0x19
   1e380:	1a 8e       	std	Y+26, r1	; 0x1a
   1e382:	1b 8e       	std	Y+27, r1	; 0x1b
   1e384:	1c 8e       	std	Y+28, r1	; 0x1c
			cpu_irq_restore(flags);
   1e386:	88 8d       	ldd	r24, Y+24	; 0x18
   1e388:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}

		if ((sfCb & 0x0000ffffUL) && wakeTime) {
   1e38c:	89 8d       	ldd	r24, Y+25	; 0x19
   1e38e:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e390:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e392:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e394:	aa 27       	eor	r26, r26
   1e396:	bb 27       	eor	r27, r27
   1e398:	89 2b       	or	r24, r25
   1e39a:	8a 2b       	or	r24, r26
   1e39c:	8b 2b       	or	r24, r27
   1e39e:	91 f1       	breq	.+100    	; 0x1e404 <sched_push+0x544>
   1e3a0:	88 a1       	ldd	r24, Y+32	; 0x20
   1e3a2:	99 a1       	ldd	r25, Y+33	; 0x21
   1e3a4:	aa a1       	ldd	r26, Y+34	; 0x22
   1e3a6:	bb a1       	ldd	r27, Y+35	; 0x23
   1e3a8:	89 2b       	or	r24, r25
   1e3aa:	8a 2b       	or	r24, r26
   1e3ac:	8b 2b       	or	r24, r27
   1e3ae:	51 f1       	breq	.+84     	; 0x1e404 <sched_push+0x544>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
   1e3b0:	89 8d       	ldd	r24, Y+25	; 0x19
   1e3b2:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e3b4:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e3b6:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e3b8:	88 27       	eor	r24, r24
   1e3ba:	99 27       	eor	r25, r25
   1e3bc:	aa 27       	eor	r26, r26
   1e3be:	b0 74       	andi	r27, 0x40	; 64
   1e3c0:	61 e0       	ldi	r22, 0x01	; 1
   1e3c2:	89 2b       	or	r24, r25
   1e3c4:	8a 2b       	or	r24, r26
   1e3c6:	8b 2b       	or	r24, r27
   1e3c8:	09 f4       	brne	.+2      	; 0x1e3cc <sched_push+0x50c>
   1e3ca:	60 e0       	ldi	r22, 0x00	; 0
   1e3cc:	89 8d       	ldd	r24, Y+25	; 0x19
   1e3ce:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e3d0:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e3d2:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e3d4:	88 27       	eor	r24, r24
   1e3d6:	b7 fd       	sbrc	r27, 7
   1e3d8:	83 95       	inc	r24
   1e3da:	99 27       	eor	r25, r25
   1e3dc:	aa 27       	eor	r26, r26
   1e3de:	bb 27       	eor	r27, r27
   1e3e0:	78 2f       	mov	r23, r24
   1e3e2:	88 a1       	ldd	r24, Y+32	; 0x20
   1e3e4:	99 a1       	ldd	r25, Y+33	; 0x21
   1e3e6:	aa a1       	ldd	r26, Y+34	; 0x22
   1e3e8:	bb a1       	ldd	r27, Y+35	; 0x23
   1e3ea:	29 8d       	ldd	r18, Y+25	; 0x19
   1e3ec:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1e3ee:	4b 8d       	ldd	r20, Y+27	; 0x1b
   1e3f0:	5c 8d       	ldd	r21, Y+28	; 0x1c
   1e3f2:	f9 01       	movw	r30, r18
   1e3f4:	c6 2e       	mov	r12, r22
   1e3f6:	e7 2e       	mov	r14, r23
   1e3f8:	00 e0       	ldi	r16, 0x00	; 0
   1e3fa:	9c 01       	movw	r18, r24
   1e3fc:	ad 01       	movw	r20, r26
   1e3fe:	60 e0       	ldi	r22, 0x00	; 0
   1e400:	cf 01       	movw	r24, r30
   1e402:	5e dd       	rcall	.-1348   	; 0x1dec0 <sched_push>

	/* Release lock */
	sched_freeLock(&g_sched_lock);

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e404:	81 ed       	ldi	r24, 0xD1	; 209
   1e406:	91 e3       	ldi	r25, 0x31	; 49
   1e408:	0e 94 46 d2 	call	0x1a48c	; 0x1a48c <fifo_is_empty>
   1e40c:	98 2f       	mov	r25, r24
   1e40e:	81 e0       	ldi	r24, 0x01	; 1
   1e410:	89 27       	eor	r24, r25
   1e412:	88 23       	and	r24, r24
   1e414:	09 f0       	breq	.+2      	; 0x1e418 <sched_push+0x558>
   1e416:	77 cf       	rjmp	.-274    	; 0x1e306 <sched_push+0x446>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
		}
	}

	/* Set next time to wake up */
	if (alarmTime) {
   1e418:	89 81       	ldd	r24, Y+1	; 0x01
   1e41a:	9a 81       	ldd	r25, Y+2	; 0x02
   1e41c:	ab 81       	ldd	r26, Y+3	; 0x03
   1e41e:	bc 81       	ldd	r27, Y+4	; 0x04
   1e420:	89 2b       	or	r24, r25
   1e422:	8a 2b       	or	r24, r26
   1e424:	8b 2b       	or	r24, r27
   1e426:	49 f0       	breq	.+18     	; 0x1e43a <sched_push+0x57a>
		sched_set_alarm(alarmTime);
   1e428:	89 81       	ldd	r24, Y+1	; 0x01
   1e42a:	9a 81       	ldd	r25, Y+2	; 0x02
   1e42c:	ab 81       	ldd	r26, Y+3	; 0x03
   1e42e:	bc 81       	ldd	r27, Y+4	; 0x04
   1e430:	bc 01       	movw	r22, r24
   1e432:	cd 01       	movw	r24, r26
   1e434:	01 dd       	rcall	.-1534   	; 0x1de38 <sched_set_alarm>
   1e436:	01 c0       	rjmp	.+2      	; 0x1e43a <sched_push+0x57a>
			irqflags_t flags = cpu_irq_save();
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
			cpu_irq_restore(flags);
		}
		return;
   1e438:	00 00       	nop

	/* Set next time to wake up */
	if (alarmTime) {
		sched_set_alarm(alarmTime);
	}
}
   1e43a:	a6 96       	adiw	r28, 0x26	; 38
   1e43c:	cd bf       	out	0x3d, r28	; 61
   1e43e:	de bf       	out	0x3e, r29	; 62
   1e440:	df 91       	pop	r29
   1e442:	cf 91       	pop	r28
   1e444:	0f 91       	pop	r16
   1e446:	ef 90       	pop	r14
   1e448:	cf 90       	pop	r12
   1e44a:	08 95       	ret

0001e44c <sched_pop>:

void sched_pop(uint32_t wakeNow)
{
   1e44c:	cf 93       	push	r28
   1e44e:	df 93       	push	r29
   1e450:	cd b7       	in	r28, 0x3d	; 61
   1e452:	de b7       	in	r29, 0x3e	; 62
   1e454:	65 97       	sbiw	r28, 0x15	; 21
   1e456:	cd bf       	out	0x3d, r28	; 61
   1e458:	de bf       	out	0x3e, r29	; 62
   1e45a:	6a 8b       	std	Y+18, r22	; 0x12
   1e45c:	7b 8b       	std	Y+19, r23	; 0x13
   1e45e:	8c 8b       	std	Y+20, r24	; 0x14
   1e460:	9d 8b       	std	Y+21, r25	; 0x15
	uint32_t alarmTime = 0UL;
   1e462:	19 82       	std	Y+1, r1	; 0x01
   1e464:	1a 82       	std	Y+2, r1	; 0x02
   1e466:	1b 82       	std	Y+3, r1	; 0x03
   1e468:	1c 82       	std	Y+4, r1	; 0x04

	if (!sched_getLock(&g_sched_lock)) {
   1e46a:	8b e2       	ldi	r24, 0x2B	; 43
   1e46c:	9a e2       	ldi	r25, 0x2A	; 42
   1e46e:	a4 dc       	rcall	.-1720   	; 0x1ddb8 <sched_getLock>
   1e470:	98 2f       	mov	r25, r24
   1e472:	81 e0       	ldi	r24, 0x01	; 1
   1e474:	89 27       	eor	r24, r25
   1e476:	88 23       	and	r24, r24
   1e478:	21 f0       	breq	.+8      	; 0x1e482 <sched_pop+0x36>
		/* Locked by another one, sched_pop() later */
		g_sched_pop_again = true;
   1e47a:	81 e0       	ldi	r24, 0x01	; 1
   1e47c:	80 93 2f 2a 	sts	0x2A2F, r24	; 0x802a2f <g_sched_pop_again>
		return;
   1e480:	74 c1       	rjmp	.+744    	; 0x1e76a <sched_pop+0x31e>
	}

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	uint8_t idx = g_sched_sort[0];
   1e482:	80 91 10 2b 	lds	r24, 0x2B10	; 0x802b10 <g_sched_sort>
   1e486:	8d 83       	std	Y+5, r24	; 0x05
	if (!idx) {
   1e488:	8d 81       	ldd	r24, Y+5	; 0x05
   1e48a:	88 23       	and	r24, r24
   1e48c:	09 f4       	brne	.+2      	; 0x1e490 <sched_pop+0x44>
   1e48e:	47 c1       	rjmp	.+654    	; 0x1e71e <sched_pop+0x2d2>
		/* No jobs at the scheduler */
		goto sched_pop_out;
	}
	if (!(g_sched_data[idx - 1].occupied)) {
   1e490:	8d 81       	ldd	r24, Y+5	; 0x05
   1e492:	88 2f       	mov	r24, r24
   1e494:	90 e0       	ldi	r25, 0x00	; 0
   1e496:	9c 01       	movw	r18, r24
   1e498:	21 50       	subi	r18, 0x01	; 1
   1e49a:	31 09       	sbc	r19, r1
   1e49c:	c9 01       	movw	r24, r18
   1e49e:	88 0f       	add	r24, r24
   1e4a0:	99 1f       	adc	r25, r25
   1e4a2:	88 0f       	add	r24, r24
   1e4a4:	99 1f       	adc	r25, r25
   1e4a6:	88 0f       	add	r24, r24
   1e4a8:	99 1f       	adc	r25, r25
   1e4aa:	82 1b       	sub	r24, r18
   1e4ac:	93 0b       	sbc	r25, r19
   1e4ae:	8a 5c       	subi	r24, 0xCA	; 202
   1e4b0:	95 4d       	sbci	r25, 0xD5	; 213
   1e4b2:	fc 01       	movw	r30, r24
   1e4b4:	80 81       	ld	r24, Z
   1e4b6:	81 70       	andi	r24, 0x01	; 1
   1e4b8:	88 23       	and	r24, r24
   1e4ba:	09 f4       	brne	.+2      	; 0x1e4be <sched_pop+0x72>
   1e4bc:	32 c1       	rjmp	.+612    	; 0x1e722 <sched_pop+0x2d6>
		/* Sanity failed */
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
   1e4be:	8d 81       	ldd	r24, Y+5	; 0x05
   1e4c0:	88 2f       	mov	r24, r24
   1e4c2:	90 e0       	ldi	r25, 0x00	; 0
   1e4c4:	9c 01       	movw	r18, r24
   1e4c6:	21 50       	subi	r18, 0x01	; 1
   1e4c8:	31 09       	sbc	r19, r1
   1e4ca:	c9 01       	movw	r24, r18
   1e4cc:	88 0f       	add	r24, r24
   1e4ce:	99 1f       	adc	r25, r25
   1e4d0:	88 0f       	add	r24, r24
   1e4d2:	99 1f       	adc	r25, r25
   1e4d4:	88 0f       	add	r24, r24
   1e4d6:	99 1f       	adc	r25, r25
   1e4d8:	82 1b       	sub	r24, r18
   1e4da:	93 0b       	sbc	r25, r19
   1e4dc:	80 5d       	subi	r24, 0xD0	; 208
   1e4de:	95 4d       	sbci	r25, 0xD5	; 213
   1e4e0:	fc 01       	movw	r30, r24
   1e4e2:	80 81       	ld	r24, Z
   1e4e4:	91 81       	ldd	r25, Z+1	; 0x01
   1e4e6:	a2 81       	ldd	r26, Z+2	; 0x02
   1e4e8:	b3 81       	ldd	r27, Z+3	; 0x03
   1e4ea:	89 83       	std	Y+1, r24	; 0x01
   1e4ec:	9a 83       	std	Y+2, r25	; 0x02
   1e4ee:	ab 83       	std	Y+3, r26	; 0x03
   1e4f0:	bc 83       	std	Y+4, r27	; 0x04
	while (alarmTime <= rtc_get_time()) {
   1e4f2:	06 c1       	rjmp	.+524    	; 0x1e700 <sched_pop+0x2b4>
		/* Get callback */
		void* cbVal		= g_sched_data[idx - 1].callback;
   1e4f4:	8d 81       	ldd	r24, Y+5	; 0x05
   1e4f6:	88 2f       	mov	r24, r24
   1e4f8:	90 e0       	ldi	r25, 0x00	; 0
   1e4fa:	9c 01       	movw	r18, r24
   1e4fc:	21 50       	subi	r18, 0x01	; 1
   1e4fe:	31 09       	sbc	r19, r1
   1e500:	c9 01       	movw	r24, r18
   1e502:	88 0f       	add	r24, r24
   1e504:	99 1f       	adc	r25, r25
   1e506:	88 0f       	add	r24, r24
   1e508:	99 1f       	adc	r25, r25
   1e50a:	88 0f       	add	r24, r24
   1e50c:	99 1f       	adc	r25, r25
   1e50e:	82 1b       	sub	r24, r18
   1e510:	93 0b       	sbc	r25, r19
   1e512:	8c 5c       	subi	r24, 0xCC	; 204
   1e514:	95 4d       	sbci	r25, 0xD5	; 213
   1e516:	fc 01       	movw	r30, r24
   1e518:	80 81       	ld	r24, Z
   1e51a:	91 81       	ldd	r25, Z+1	; 0x01
   1e51c:	88 87       	std	Y+8, r24	; 0x08
   1e51e:	99 87       	std	Y+9, r25	; 0x09
		uint8_t cbType	= g_sched_data[idx - 1].cbType;
   1e520:	8d 81       	ldd	r24, Y+5	; 0x05
   1e522:	88 2f       	mov	r24, r24
   1e524:	90 e0       	ldi	r25, 0x00	; 0
   1e526:	9c 01       	movw	r18, r24
   1e528:	21 50       	subi	r18, 0x01	; 1
   1e52a:	31 09       	sbc	r19, r1
   1e52c:	c9 01       	movw	r24, r18
   1e52e:	88 0f       	add	r24, r24
   1e530:	99 1f       	adc	r25, r25
   1e532:	88 0f       	add	r24, r24
   1e534:	99 1f       	adc	r25, r25
   1e536:	88 0f       	add	r24, r24
   1e538:	99 1f       	adc	r25, r25
   1e53a:	82 1b       	sub	r24, r18
   1e53c:	93 0b       	sbc	r25, r19
   1e53e:	8a 5c       	subi	r24, 0xCA	; 202
   1e540:	95 4d       	sbci	r25, 0xD5	; 213
   1e542:	fc 01       	movw	r30, r24
   1e544:	80 81       	ld	r24, Z
   1e546:	86 95       	lsr	r24
   1e548:	86 95       	lsr	r24
   1e54a:	86 95       	lsr	r24
   1e54c:	83 70       	andi	r24, 0x03	; 3
   1e54e:	8a 87       	std	Y+10, r24	; 0x0a
		bool isIntDis	= g_sched_data[idx - 1].isIntDis;
   1e550:	8d 81       	ldd	r24, Y+5	; 0x05
   1e552:	88 2f       	mov	r24, r24
   1e554:	90 e0       	ldi	r25, 0x00	; 0
   1e556:	9c 01       	movw	r18, r24
   1e558:	21 50       	subi	r18, 0x01	; 1
   1e55a:	31 09       	sbc	r19, r1
   1e55c:	c9 01       	movw	r24, r18
   1e55e:	88 0f       	add	r24, r24
   1e560:	99 1f       	adc	r25, r25
   1e562:	88 0f       	add	r24, r24
   1e564:	99 1f       	adc	r25, r25
   1e566:	88 0f       	add	r24, r24
   1e568:	99 1f       	adc	r25, r25
   1e56a:	82 1b       	sub	r24, r18
   1e56c:	93 0b       	sbc	r25, r19
   1e56e:	8a 5c       	subi	r24, 0xCA	; 202
   1e570:	95 4d       	sbci	r25, 0xD5	; 213
   1e572:	fc 01       	movw	r30, r24
   1e574:	80 81       	ld	r24, Z
   1e576:	86 95       	lsr	r24
   1e578:	81 70       	andi	r24, 0x01	; 1
   1e57a:	88 2f       	mov	r24, r24
   1e57c:	90 e0       	ldi	r25, 0x00	; 0
   1e57e:	21 e0       	ldi	r18, 0x01	; 1
   1e580:	89 2b       	or	r24, r25
   1e582:	09 f4       	brne	.+2      	; 0x1e586 <sched_pop+0x13a>
   1e584:	20 e0       	ldi	r18, 0x00	; 0
   1e586:	2b 87       	std	Y+11, r18	; 0x0b
		bool isSync		= g_sched_data[idx - 1].isSync;
   1e588:	8d 81       	ldd	r24, Y+5	; 0x05
   1e58a:	88 2f       	mov	r24, r24
   1e58c:	90 e0       	ldi	r25, 0x00	; 0
   1e58e:	9c 01       	movw	r18, r24
   1e590:	21 50       	subi	r18, 0x01	; 1
   1e592:	31 09       	sbc	r19, r1
   1e594:	c9 01       	movw	r24, r18
   1e596:	88 0f       	add	r24, r24
   1e598:	99 1f       	adc	r25, r25
   1e59a:	88 0f       	add	r24, r24
   1e59c:	99 1f       	adc	r25, r25
   1e59e:	88 0f       	add	r24, r24
   1e5a0:	99 1f       	adc	r25, r25
   1e5a2:	82 1b       	sub	r24, r18
   1e5a4:	93 0b       	sbc	r25, r19
   1e5a6:	8a 5c       	subi	r24, 0xCA	; 202
   1e5a8:	95 4d       	sbci	r25, 0xD5	; 213
   1e5aa:	fc 01       	movw	r30, r24
   1e5ac:	80 81       	ld	r24, Z
   1e5ae:	82 fb       	bst	r24, 2
   1e5b0:	88 27       	eor	r24, r24
   1e5b2:	80 f9       	bld	r24, 0
   1e5b4:	88 2f       	mov	r24, r24
   1e5b6:	90 e0       	ldi	r25, 0x00	; 0
   1e5b8:	21 e0       	ldi	r18, 0x01	; 1
   1e5ba:	89 2b       	or	r24, r25
   1e5bc:	09 f4       	brne	.+2      	; 0x1e5c0 <sched_pop+0x174>
   1e5be:	20 e0       	ldi	r18, 0x00	; 0
   1e5c0:	2c 87       	std	Y+12, r18	; 0x0c

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;
   1e5c2:	8d 81       	ldd	r24, Y+5	; 0x05
   1e5c4:	88 2f       	mov	r24, r24
   1e5c6:	90 e0       	ldi	r25, 0x00	; 0
   1e5c8:	9c 01       	movw	r18, r24
   1e5ca:	21 50       	subi	r18, 0x01	; 1
   1e5cc:	31 09       	sbc	r19, r1
   1e5ce:	c9 01       	movw	r24, r18
   1e5d0:	88 0f       	add	r24, r24
   1e5d2:	99 1f       	adc	r25, r25
   1e5d4:	88 0f       	add	r24, r24
   1e5d6:	99 1f       	adc	r25, r25
   1e5d8:	88 0f       	add	r24, r24
   1e5da:	99 1f       	adc	r25, r25
   1e5dc:	82 1b       	sub	r24, r18
   1e5de:	93 0b       	sbc	r25, r19
   1e5e0:	8a 5c       	subi	r24, 0xCA	; 202
   1e5e2:	95 4d       	sbci	r25, 0xD5	; 213
   1e5e4:	fc 01       	movw	r30, r24
   1e5e6:	20 81       	ld	r18, Z
   1e5e8:	2e 7f       	andi	r18, 0xFE	; 254
   1e5ea:	fc 01       	movw	r30, r24
   1e5ec:	20 83       	st	Z, r18

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1e5ee:	1e 82       	std	Y+6, r1	; 0x06
   1e5f0:	1f 82       	std	Y+7, r1	; 0x07
   1e5f2:	12 c0       	rjmp	.+36     	; 0x1e618 <sched_pop+0x1cc>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
   1e5f4:	8e 81       	ldd	r24, Y+6	; 0x06
   1e5f6:	9f 81       	ldd	r25, Y+7	; 0x07
   1e5f8:	01 96       	adiw	r24, 0x01	; 1
   1e5fa:	80 5f       	subi	r24, 0xF0	; 240
   1e5fc:	94 4d       	sbci	r25, 0xD4	; 212
   1e5fe:	fc 01       	movw	r30, r24
   1e600:	20 81       	ld	r18, Z
   1e602:	8e 81       	ldd	r24, Y+6	; 0x06
   1e604:	9f 81       	ldd	r25, Y+7	; 0x07
   1e606:	80 5f       	subi	r24, 0xF0	; 240
   1e608:	94 4d       	sbci	r25, 0xD4	; 212
   1e60a:	fc 01       	movw	r30, r24
   1e60c:	20 83       	st	Z, r18

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1e60e:	8e 81       	ldd	r24, Y+6	; 0x06
   1e610:	9f 81       	ldd	r25, Y+7	; 0x07
   1e612:	01 96       	adiw	r24, 0x01	; 1
   1e614:	8e 83       	std	Y+6, r24	; 0x06
   1e616:	9f 83       	std	Y+7, r25	; 0x07
   1e618:	8e 81       	ldd	r24, Y+6	; 0x06
   1e61a:	9f 81       	ldd	r25, Y+7	; 0x07
   1e61c:	4f 97       	sbiw	r24, 0x1f	; 31
   1e61e:	54 f3       	brlt	.-44     	; 0x1e5f4 <sched_pop+0x1a8>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
		}
		g_sched_sort[C_SCH_SLOT_CNT - 1] = 0;	// clear top-most index
   1e620:	10 92 2f 2b 	sts	0x2B2F, r1	; 0x802b2f <g_sched_sort+0x1f>

		/* Call the CB function */
		if (cbVal) {
   1e624:	88 85       	ldd	r24, Y+8	; 0x08
   1e626:	99 85       	ldd	r25, Y+9	; 0x09
   1e628:	89 2b       	or	r24, r25
   1e62a:	99 f1       	breq	.+102    	; 0x1e692 <sched_pop+0x246>
			irqflags_t flags = cpu_irq_save();
   1e62c:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1e630:	8d 87       	std	Y+13, r24	; 0x0d
			if (isIntDis) {
   1e632:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e634:	88 23       	and	r24, r24
   1e636:	11 f0       	breq	.+4      	; 0x1e63c <sched_pop+0x1f0>
				cpu_irq_disable();
   1e638:	f8 94       	cli
   1e63a:	01 c0       	rjmp	.+2      	; 0x1e63e <sched_pop+0x1f2>
			} else {
				cpu_irq_enable();
   1e63c:	78 94       	sei
			}
			switch (cbType) {
   1e63e:	8a 85       	ldd	r24, Y+10	; 0x0a
   1e640:	88 2f       	mov	r24, r24
   1e642:	90 e0       	ldi	r25, 0x00	; 0
   1e644:	00 97       	sbiw	r24, 0x00	; 0
   1e646:	19 f0       	breq	.+6      	; 0x1e64e <sched_pop+0x202>
   1e648:	01 97       	sbiw	r24, 0x01	; 1
   1e64a:	81 f0       	breq	.+32     	; 0x1e66c <sched_pop+0x220>
   1e64c:	1f c0       	rjmp	.+62     	; 0x1e68c <sched_pop+0x240>
				case SCHED_ENTRY_CB_TYPE__LISTTIME:
				{
					sched_callback_type0 cb = cbVal;
   1e64e:	88 85       	ldd	r24, Y+8	; 0x08
   1e650:	99 85       	ldd	r25, Y+9	; 0x09
   1e652:	8e 87       	std	Y+14, r24	; 0x0e
   1e654:	9f 87       	std	Y+15, r25	; 0x0f
					cb(alarmTime);
   1e656:	89 81       	ldd	r24, Y+1	; 0x01
   1e658:	9a 81       	ldd	r25, Y+2	; 0x02
   1e65a:	ab 81       	ldd	r26, Y+3	; 0x03
   1e65c:	bc 81       	ldd	r27, Y+4	; 0x04
   1e65e:	2e 85       	ldd	r18, Y+14	; 0x0e
   1e660:	3f 85       	ldd	r19, Y+15	; 0x0f
   1e662:	bc 01       	movw	r22, r24
   1e664:	cd 01       	movw	r24, r26
   1e666:	f9 01       	movw	r30, r18
   1e668:	19 95       	eicall
				}
				break;
   1e66a:	10 c0       	rjmp	.+32     	; 0x1e68c <sched_pop+0x240>

				case SCHED_ENTRY_CB_TYPE__LISTTIME_ISSYNC:
				{
					sched_callback_type1 cb = cbVal;
   1e66c:	88 85       	ldd	r24, Y+8	; 0x08
   1e66e:	99 85       	ldd	r25, Y+9	; 0x09
   1e670:	88 8b       	std	Y+16, r24	; 0x10
   1e672:	99 8b       	std	Y+17, r25	; 0x11
					cb(alarmTime, isSync);
   1e674:	89 81       	ldd	r24, Y+1	; 0x01
   1e676:	9a 81       	ldd	r25, Y+2	; 0x02
   1e678:	ab 81       	ldd	r26, Y+3	; 0x03
   1e67a:	bc 81       	ldd	r27, Y+4	; 0x04
   1e67c:	28 89       	ldd	r18, Y+16	; 0x10
   1e67e:	39 89       	ldd	r19, Y+17	; 0x11
   1e680:	4c 85       	ldd	r20, Y+12	; 0x0c
   1e682:	bc 01       	movw	r22, r24
   1e684:	cd 01       	movw	r24, r26
   1e686:	f9 01       	movw	r30, r18
   1e688:	19 95       	eicall
				}
				break;
   1e68a:	00 00       	nop
			}
			cpu_irq_restore(flags);
   1e68c:	8d 85       	ldd	r24, Y+13	; 0x0d
   1e68e:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}

		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
   1e692:	80 91 10 2b 	lds	r24, 0x2B10	; 0x802b10 <g_sched_sort>
   1e696:	8d 83       	std	Y+5, r24	; 0x05
			if (!idx) {
   1e698:	8d 81       	ldd	r24, Y+5	; 0x05
   1e69a:	88 23       	and	r24, r24
   1e69c:	09 f4       	brne	.+2      	; 0x1e6a0 <sched_pop+0x254>
   1e69e:	43 c0       	rjmp	.+134    	; 0x1e726 <sched_pop+0x2da>
				/* No jobs at the scheduler */
				goto sched_pop_out;
			}
			if (!(g_sched_data[idx - 1].occupied)) {
   1e6a0:	8d 81       	ldd	r24, Y+5	; 0x05
   1e6a2:	88 2f       	mov	r24, r24
   1e6a4:	90 e0       	ldi	r25, 0x00	; 0
   1e6a6:	9c 01       	movw	r18, r24
   1e6a8:	21 50       	subi	r18, 0x01	; 1
   1e6aa:	31 09       	sbc	r19, r1
   1e6ac:	c9 01       	movw	r24, r18
   1e6ae:	88 0f       	add	r24, r24
   1e6b0:	99 1f       	adc	r25, r25
   1e6b2:	88 0f       	add	r24, r24
   1e6b4:	99 1f       	adc	r25, r25
   1e6b6:	88 0f       	add	r24, r24
   1e6b8:	99 1f       	adc	r25, r25
   1e6ba:	82 1b       	sub	r24, r18
   1e6bc:	93 0b       	sbc	r25, r19
   1e6be:	8a 5c       	subi	r24, 0xCA	; 202
   1e6c0:	95 4d       	sbci	r25, 0xD5	; 213
   1e6c2:	fc 01       	movw	r30, r24
   1e6c4:	80 81       	ld	r24, Z
   1e6c6:	81 70       	andi	r24, 0x01	; 1
   1e6c8:	88 23       	and	r24, r24
   1e6ca:	79 f1       	breq	.+94     	; 0x1e72a <sched_pop+0x2de>
				/* Sanity failed */
				goto sched_pop_out;
			}
			alarmTime = g_sched_data[idx - 1].wakeTime;
   1e6cc:	8d 81       	ldd	r24, Y+5	; 0x05
   1e6ce:	88 2f       	mov	r24, r24
   1e6d0:	90 e0       	ldi	r25, 0x00	; 0
   1e6d2:	9c 01       	movw	r18, r24
   1e6d4:	21 50       	subi	r18, 0x01	; 1
   1e6d6:	31 09       	sbc	r19, r1
   1e6d8:	c9 01       	movw	r24, r18
   1e6da:	88 0f       	add	r24, r24
   1e6dc:	99 1f       	adc	r25, r25
   1e6de:	88 0f       	add	r24, r24
   1e6e0:	99 1f       	adc	r25, r25
   1e6e2:	88 0f       	add	r24, r24
   1e6e4:	99 1f       	adc	r25, r25
   1e6e6:	82 1b       	sub	r24, r18
   1e6e8:	93 0b       	sbc	r25, r19
   1e6ea:	80 5d       	subi	r24, 0xD0	; 208
   1e6ec:	95 4d       	sbci	r25, 0xD5	; 213
   1e6ee:	fc 01       	movw	r30, r24
   1e6f0:	80 81       	ld	r24, Z
   1e6f2:	91 81       	ldd	r25, Z+1	; 0x01
   1e6f4:	a2 81       	ldd	r26, Z+2	; 0x02
   1e6f6:	b3 81       	ldd	r27, Z+3	; 0x03
   1e6f8:	89 83       	std	Y+1, r24	; 0x01
   1e6fa:	9a 83       	std	Y+2, r25	; 0x02
   1e6fc:	ab 83       	std	Y+3, r26	; 0x03
   1e6fe:	bc 83       	std	Y+4, r27	; 0x04
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
	while (alarmTime <= rtc_get_time()) {
   1e700:	0e 94 06 51 	call	0xa20c	; 0xa20c <rtc_get_time>
   1e704:	9b 01       	movw	r18, r22
   1e706:	ac 01       	movw	r20, r24
   1e708:	89 81       	ldd	r24, Y+1	; 0x01
   1e70a:	9a 81       	ldd	r25, Y+2	; 0x02
   1e70c:	ab 81       	ldd	r26, Y+3	; 0x03
   1e70e:	bc 81       	ldd	r27, Y+4	; 0x04
   1e710:	28 17       	cp	r18, r24
   1e712:	39 07       	cpc	r19, r25
   1e714:	4a 07       	cpc	r20, r26
   1e716:	5b 07       	cpc	r21, r27
   1e718:	08 f0       	brcs	.+2      	; 0x1e71c <sched_pop+0x2d0>
   1e71a:	ec ce       	rjmp	.-552    	; 0x1e4f4 <sched_pop+0xa8>
   1e71c:	07 c0       	rjmp	.+14     	; 0x1e72c <sched_pop+0x2e0>
// v

	uint8_t idx = g_sched_sort[0];
	if (!idx) {
		/* No jobs at the scheduler */
		goto sched_pop_out;
   1e71e:	00 00       	nop
   1e720:	05 c0       	rjmp	.+10     	; 0x1e72c <sched_pop+0x2e0>
	}
	if (!(g_sched_data[idx - 1].occupied)) {
		/* Sanity failed */
		goto sched_pop_out;
   1e722:	00 00       	nop
   1e724:	03 c0       	rjmp	.+6      	; 0x1e72c <sched_pop+0x2e0>
		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
			if (!idx) {
				/* No jobs at the scheduler */
				goto sched_pop_out;
   1e726:	00 00       	nop
   1e728:	01 c0       	rjmp	.+2      	; 0x1e72c <sched_pop+0x2e0>
			}
			if (!(g_sched_data[idx - 1].occupied)) {
				/* Sanity failed */
				goto sched_pop_out;
   1e72a:	00 00       	nop
sched_pop_out:

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	sched_freeLock(&g_sched_lock);
   1e72c:	8b e2       	ldi	r24, 0x2B	; 43
   1e72e:	9a e2       	ldi	r25, 0x2A	; 42
   1e730:	6b db       	rcall	.-2346   	; 0x1de08 <sched_freeLock>

	/* Set next time to wake up */
	if (alarmTime) {
   1e732:	89 81       	ldd	r24, Y+1	; 0x01
   1e734:	9a 81       	ldd	r25, Y+2	; 0x02
   1e736:	ab 81       	ldd	r26, Y+3	; 0x03
   1e738:	bc 81       	ldd	r27, Y+4	; 0x04
   1e73a:	89 2b       	or	r24, r25
   1e73c:	8a 2b       	or	r24, r26
   1e73e:	8b 2b       	or	r24, r27
   1e740:	39 f0       	breq	.+14     	; 0x1e750 <sched_pop+0x304>
		sched_set_alarm(alarmTime);
   1e742:	89 81       	ldd	r24, Y+1	; 0x01
   1e744:	9a 81       	ldd	r25, Y+2	; 0x02
   1e746:	ab 81       	ldd	r26, Y+3	; 0x03
   1e748:	bc 81       	ldd	r27, Y+4	; 0x04
   1e74a:	bc 01       	movw	r22, r24
   1e74c:	cd 01       	movw	r24, r26
   1e74e:	74 db       	rcall	.-2328   	; 0x1de38 <sched_set_alarm>
	}

	/* Restart due to another guest rang the door bell */
	if (g_sched_pop_again) {
   1e750:	80 91 2f 2a 	lds	r24, 0x2A2F	; 0x802a2f <g_sched_pop_again>
   1e754:	88 23       	and	r24, r24
   1e756:	49 f0       	breq	.+18     	; 0x1e76a <sched_pop+0x31e>
		g_sched_pop_again = false;
   1e758:	10 92 2f 2a 	sts	0x2A2F, r1	; 0x802a2f <g_sched_pop_again>
		sched_pop(wakeNow);
   1e75c:	8a 89       	ldd	r24, Y+18	; 0x12
   1e75e:	9b 89       	ldd	r25, Y+19	; 0x13
   1e760:	ac 89       	ldd	r26, Y+20	; 0x14
   1e762:	bd 89       	ldd	r27, Y+21	; 0x15
   1e764:	bc 01       	movw	r22, r24
   1e766:	cd 01       	movw	r24, r26
   1e768:	71 de       	rcall	.-798    	; 0x1e44c <sched_pop>
	}
}
   1e76a:	65 96       	adiw	r28, 0x15	; 21
   1e76c:	cd bf       	out	0x3d, r28	; 61
   1e76e:	de bf       	out	0x3e, r29	; 62
   1e770:	df 91       	pop	r29
   1e772:	cf 91       	pop	r28
   1e774:	08 95       	ret

0001e776 <yield_ms>:

void yield_ms(uint16_t ms)
{
   1e776:	cf 92       	push	r12
   1e778:	ef 92       	push	r14
   1e77a:	0f 93       	push	r16
   1e77c:	cf 93       	push	r28
   1e77e:	df 93       	push	r29
   1e780:	00 d0       	rcall	.+0      	; 0x1e782 <yield_ms+0xc>
   1e782:	cd b7       	in	r28, 0x3d	; 61
   1e784:	de b7       	in	r29, 0x3e	; 62
   1e786:	8a 83       	std	Y+2, r24	; 0x02
   1e788:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1e78a:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1e78e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_enable();
   1e790:	78 94       	sei

	/* A yield job is on the scheduler */
	g_sched_yield = true;
   1e792:	81 e0       	ldi	r24, 0x01	; 1
   1e794:	80 93 2e 2a 	sts	0x2A2E, r24	; 0x802a2e <g_sched_yield>

	/* Push ourself to the scheduler */
	sched_push(yield_ms_cb, SCHED_ENTRY_CB_TYPE__LISTTIME, ms, true, false, false);
   1e798:	8a 81       	ldd	r24, Y+2	; 0x02
   1e79a:	9b 81       	ldd	r25, Y+3	; 0x03
   1e79c:	cc 01       	movw	r24, r24
   1e79e:	a0 e0       	ldi	r26, 0x00	; 0
   1e7a0:	b0 e0       	ldi	r27, 0x00	; 0
   1e7a2:	c1 2c       	mov	r12, r1
   1e7a4:	e1 2c       	mov	r14, r1
   1e7a6:	01 e0       	ldi	r16, 0x01	; 1
   1e7a8:	9c 01       	movw	r18, r24
   1e7aa:	ad 01       	movw	r20, r26
   1e7ac:	60 e0       	ldi	r22, 0x00	; 0
   1e7ae:	8c ee       	ldi	r24, 0xEC	; 236
   1e7b0:	93 ef       	ldi	r25, 0xF3	; 243

	/* Continued sleep until our callback is done */
	do {
		/* Enter sleep mode */
		sched_doSleep();
   1e7b2:	86 db       	rcall	.-2292   	; 0x1dec0 <sched_push>
   1e7b4:	7b db       	rcall	.-2314   	; 0x1deac <sched_doSleep>

		/* Woke up for any reason - check if we were called */
	} while (g_sched_yield);
   1e7b6:	80 91 2e 2a 	lds	r24, 0x2A2E	; 0x802a2e <g_sched_yield>
   1e7ba:	88 23       	and	r24, r24
   1e7bc:	d9 f7       	brne	.-10     	; 0x1e7b4 <yield_ms+0x3e>

	cpu_irq_restore(flags);
   1e7be:	89 81       	ldd	r24, Y+1	; 0x01
   1e7c0:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
}
   1e7c4:	00 00       	nop
   1e7c6:	23 96       	adiw	r28, 0x03	; 3
   1e7c8:	cd bf       	out	0x3d, r28	; 61
   1e7ca:	de bf       	out	0x3e, r29	; 62
   1e7cc:	df 91       	pop	r29
   1e7ce:	cf 91       	pop	r28
   1e7d0:	0f 91       	pop	r16
   1e7d2:	ef 90       	pop	r14
   1e7d4:	cf 90       	pop	r12
   1e7d6:	08 95       	ret

0001e7d8 <yield_ms_cb>:

void yield_ms_cb(uint32_t listTime)
{
   1e7d8:	cf 93       	push	r28
   1e7da:	df 93       	push	r29
   1e7dc:	00 d0       	rcall	.+0      	; 0x1e7de <yield_ms_cb+0x6>
   1e7de:	1f 92       	push	r1
   1e7e0:	cd b7       	in	r28, 0x3d	; 61
   1e7e2:	de b7       	in	r29, 0x3e	; 62
   1e7e4:	69 83       	std	Y+1, r22	; 0x01
   1e7e6:	7a 83       	std	Y+2, r23	; 0x02
   1e7e8:	8b 83       	std	Y+3, r24	; 0x03
   1e7ea:	9c 83       	std	Y+4, r25	; 0x04
	g_sched_yield = false;
   1e7ec:	10 92 2e 2a 	sts	0x2A2E, r1	; 0x802a2e <g_sched_yield>
}
   1e7f0:	00 00       	nop
   1e7f2:	24 96       	adiw	r28, 0x04	; 4
   1e7f4:	cd bf       	out	0x3d, r28	; 61
   1e7f6:	de bf       	out	0x3e, r29	; 62
   1e7f8:	df 91       	pop	r29
   1e7fa:	cf 91       	pop	r28
   1e7fc:	08 95       	ret

0001e7fe <interrupt_init>:


/* INIT section */

static void interrupt_init(void)
{
   1e7fe:	cf 93       	push	r28
   1e800:	df 93       	push	r29
   1e802:	cd b7       	in	r28, 0x3d	; 61
   1e804:	de b7       	in	r29, 0x3e	; 62
	PORTR_DIRCLR	= (1 << 0);													// Pin R0 direction is cleared = INPUT
   1e806:	82 ee       	ldi	r24, 0xE2	; 226
   1e808:	97 e0       	ldi	r25, 0x07	; 7
   1e80a:	21 e0       	ldi	r18, 0x01	; 1
   1e80c:	fc 01       	movw	r30, r24
   1e80e:	20 83       	st	Z, r18
	PORTR_PIN0CTRL	= PORT_ISC_RISING_gc;										// GNSS 1PPS has a rising edge signal
   1e810:	80 ef       	ldi	r24, 0xF0	; 240
   1e812:	97 e0       	ldi	r25, 0x07	; 7
   1e814:	21 e0       	ldi	r18, 0x01	; 1
   1e816:	fc 01       	movw	r30, r24
   1e818:	20 83       	st	Z, r18

	PORTR_INT0MASK	= (1 << 0);													// Port R0	--> INT0
   1e81a:	8a ee       	ldi	r24, 0xEA	; 234
   1e81c:	97 e0       	ldi	r25, 0x07	; 7
   1e81e:	21 e0       	ldi	r18, 0x01	; 1
   1e820:	fc 01       	movw	r30, r24
   1e822:	20 83       	st	Z, r18
	PORTR_INT1MASK	= 0;														// (none)	--> INT1
   1e824:	8b ee       	ldi	r24, 0xEB	; 235
   1e826:	97 e0       	ldi	r25, 0x07	; 7
   1e828:	fc 01       	movw	r30, r24
   1e82a:	10 82       	st	Z, r1

	PORTR_INTCTRL	= PORT_INT1LVL_OFF_gc | PORT_INT0LVL_HI_gc;					// Enable interrupt for port R0 with high level
   1e82c:	89 ee       	ldi	r24, 0xE9	; 233
   1e82e:	97 e0       	ldi	r25, 0x07	; 7
   1e830:	23 e0       	ldi	r18, 0x03	; 3
   1e832:	fc 01       	movw	r30, r24
   1e834:	20 83       	st	Z, r18
}
   1e836:	00 00       	nop
   1e838:	df 91       	pop	r29
   1e83a:	cf 91       	pop	r28
   1e83c:	08 95       	ret

0001e83e <__vector_4>:

ISR(PORTR_INT0_vect)
{
   1e83e:	1f 92       	push	r1
   1e840:	0f 92       	push	r0
   1e842:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1e846:	0f 92       	push	r0
   1e848:	11 24       	eor	r1, r1
   1e84a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1e84e:	0f 92       	push	r0
   1e850:	2f 92       	push	r2
   1e852:	3f 92       	push	r3
   1e854:	4f 92       	push	r4
   1e856:	5f 92       	push	r5
   1e858:	6f 92       	push	r6
   1e85a:	7f 92       	push	r7
   1e85c:	8f 92       	push	r8
   1e85e:	9f 92       	push	r9
   1e860:	af 92       	push	r10
   1e862:	bf 92       	push	r11
   1e864:	cf 92       	push	r12
   1e866:	df 92       	push	r13
   1e868:	ef 92       	push	r14
   1e86a:	ff 92       	push	r15
   1e86c:	0f 93       	push	r16
   1e86e:	1f 93       	push	r17
   1e870:	2f 93       	push	r18
   1e872:	3f 93       	push	r19
   1e874:	4f 93       	push	r20
   1e876:	5f 93       	push	r21
   1e878:	6f 93       	push	r22
   1e87a:	7f 93       	push	r23
   1e87c:	8f 93       	push	r24
   1e87e:	9f 93       	push	r25
   1e880:	af 93       	push	r26
   1e882:	bf 93       	push	r27
   1e884:	ef 93       	push	r30
   1e886:	ff 93       	push	r31
   1e888:	cf 93       	push	r28
   1e88a:	df 93       	push	r29
   1e88c:	cd b7       	in	r28, 0x3d	; 61
   1e88e:	de b7       	in	r29, 0x3e	; 62
   1e890:	28 97       	sbiw	r28, 0x08	; 8
   1e892:	cd bf       	out	0x3d, r28	; 61
   1e894:	de bf       	out	0x3e, r29	; 62
	if (g_1pps_phased_cntr != C_TCC1_CLOCKSETTING_AFTER_SECS) {
   1e896:	80 91 e7 25 	lds	r24, 0x25E7	; 0x8025e7 <g_1pps_phased_cntr>
   1e89a:	8e 31       	cpi	r24, 0x1E	; 30
   1e89c:	61 f1       	breq	.+88     	; 0x1e8f6 <__vector_4+0xb8>
		/* Take the time */
		g_1pps_last_lo	= tc_read_count(&TCC1);
   1e89e:	80 e4       	ldi	r24, 0x40	; 64
   1e8a0:	98 e0       	ldi	r25, 0x08	; 8
   1e8a2:	0e 94 75 d3 	call	0x1a6ea	; 0x1a6ea <tc_read_count>
   1e8a6:	80 93 c8 25 	sts	0x25C8, r24	; 0x8025c8 <g_1pps_last_lo>
   1e8aa:	90 93 c9 25 	sts	0x25C9, r25	; 0x8025c9 <g_1pps_last_lo+0x1>
		g_1pps_last_hi	= g_milliseconds_cnt64;
   1e8ae:	20 91 bc 25 	lds	r18, 0x25BC	; 0x8025bc <g_milliseconds_cnt64>
   1e8b2:	30 91 bd 25 	lds	r19, 0x25BD	; 0x8025bd <g_milliseconds_cnt64+0x1>
   1e8b6:	40 91 be 25 	lds	r20, 0x25BE	; 0x8025be <g_milliseconds_cnt64+0x2>
   1e8ba:	50 91 bf 25 	lds	r21, 0x25BF	; 0x8025bf <g_milliseconds_cnt64+0x3>
   1e8be:	60 91 c0 25 	lds	r22, 0x25C0	; 0x8025c0 <g_milliseconds_cnt64+0x4>
   1e8c2:	70 91 c1 25 	lds	r23, 0x25C1	; 0x8025c1 <g_milliseconds_cnt64+0x5>
   1e8c6:	80 91 c2 25 	lds	r24, 0x25C2	; 0x8025c2 <g_milliseconds_cnt64+0x6>
   1e8ca:	90 91 c3 25 	lds	r25, 0x25C3	; 0x8025c3 <g_milliseconds_cnt64+0x7>
   1e8ce:	20 93 ca 25 	sts	0x25CA, r18	; 0x8025ca <g_1pps_last_hi>
   1e8d2:	30 93 cb 25 	sts	0x25CB, r19	; 0x8025cb <g_1pps_last_hi+0x1>
   1e8d6:	40 93 cc 25 	sts	0x25CC, r20	; 0x8025cc <g_1pps_last_hi+0x2>
   1e8da:	50 93 cd 25 	sts	0x25CD, r21	; 0x8025cd <g_1pps_last_hi+0x3>
   1e8de:	60 93 ce 25 	sts	0x25CE, r22	; 0x8025ce <g_1pps_last_hi+0x4>
   1e8e2:	70 93 cf 25 	sts	0x25CF, r23	; 0x8025cf <g_1pps_last_hi+0x5>
   1e8e6:	80 93 d0 25 	sts	0x25D0, r24	; 0x8025d0 <g_1pps_last_hi+0x6>
   1e8ea:	90 93 d1 25 	sts	0x25D1, r25	; 0x8025d1 <g_1pps_last_hi+0x7>
		g_1pps_last_new	= true;
   1e8ee:	81 e0       	ldi	r24, 0x01	; 1
   1e8f0:	80 93 d5 25 	sts	0x25D5, r24	; 0x8025d5 <g_1pps_last_new>
   1e8f4:	ea c0       	rjmp	.+468    	; 0x1eaca <__vector_4+0x28c>

	} else {
		/* Phased-in time correction */
		tc_write_count(&TCC1, C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET);	// Time difference between 1PPS interrupt to this position in code
   1e8f6:	63 ef       	ldi	r22, 0xF3	; 243
   1e8f8:	73 e0       	ldi	r23, 0x03	; 3
   1e8fa:	80 e4       	ldi	r24, 0x40	; 64
   1e8fc:	98 e0       	ldi	r25, 0x08	; 8
   1e8fe:	0e 94 5d d3 	call	0x1a6ba	; 0x1a6ba <tc_write_count>
		tc_update(&TCC1);
   1e902:	80 e4       	ldi	r24, 0x40	; 64
   1e904:	98 e0       	ldi	r25, 0x08	; 8
   1e906:	0e 94 b7 d3 	call	0x1a76e	; 0x1a76e <tc_update>
		g_1pps_last_lo = C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET;
   1e90a:	83 ef       	ldi	r24, 0xF3	; 243
   1e90c:	93 e0       	ldi	r25, 0x03	; 3
   1e90e:	80 93 c8 25 	sts	0x25C8, r24	; 0x8025c8 <g_1pps_last_lo>
   1e912:	90 93 c9 25 	sts	0x25C9, r25	; 0x8025c9 <g_1pps_last_lo+0x1>

		/* Rounding up to next full second */
		g_1pps_last_hi			+= 1000U;
   1e916:	a0 90 ca 25 	lds	r10, 0x25CA	; 0x8025ca <g_1pps_last_hi>
   1e91a:	b0 90 cb 25 	lds	r11, 0x25CB	; 0x8025cb <g_1pps_last_hi+0x1>
   1e91e:	c0 90 cc 25 	lds	r12, 0x25CC	; 0x8025cc <g_1pps_last_hi+0x2>
   1e922:	d0 90 cd 25 	lds	r13, 0x25CD	; 0x8025cd <g_1pps_last_hi+0x3>
   1e926:	e0 90 ce 25 	lds	r14, 0x25CE	; 0x8025ce <g_1pps_last_hi+0x4>
   1e92a:	f0 90 cf 25 	lds	r15, 0x25CF	; 0x8025cf <g_1pps_last_hi+0x5>
   1e92e:	00 91 d0 25 	lds	r16, 0x25D0	; 0x8025d0 <g_1pps_last_hi+0x6>
   1e932:	10 91 d1 25 	lds	r17, 0x25D1	; 0x8025d1 <g_1pps_last_hi+0x7>
   1e936:	2a 2d       	mov	r18, r10
   1e938:	3b 2d       	mov	r19, r11
   1e93a:	4c 2d       	mov	r20, r12
   1e93c:	5d 2d       	mov	r21, r13
   1e93e:	6e 2d       	mov	r22, r14
   1e940:	7f 2d       	mov	r23, r15
   1e942:	80 2f       	mov	r24, r16
   1e944:	91 2f       	mov	r25, r17
   1e946:	28 51       	subi	r18, 0x18	; 24
   1e948:	3c 4f       	sbci	r19, 0xFC	; 252
   1e94a:	4f 4f       	sbci	r20, 0xFF	; 255
   1e94c:	5f 4f       	sbci	r21, 0xFF	; 255
   1e94e:	6f 4f       	sbci	r22, 0xFF	; 255
   1e950:	7f 4f       	sbci	r23, 0xFF	; 255
   1e952:	8f 4f       	sbci	r24, 0xFF	; 255
   1e954:	9f 4f       	sbci	r25, 0xFF	; 255
   1e956:	a2 2e       	mov	r10, r18
   1e958:	b3 2e       	mov	r11, r19
   1e95a:	c4 2e       	mov	r12, r20
   1e95c:	d5 2e       	mov	r13, r21
   1e95e:	e6 2e       	mov	r14, r22
   1e960:	f7 2e       	mov	r15, r23
   1e962:	08 2f       	mov	r16, r24
   1e964:	19 2f       	mov	r17, r25
   1e966:	a0 92 ca 25 	sts	0x25CA, r10	; 0x8025ca <g_1pps_last_hi>
   1e96a:	b0 92 cb 25 	sts	0x25CB, r11	; 0x8025cb <g_1pps_last_hi+0x1>
   1e96e:	c0 92 cc 25 	sts	0x25CC, r12	; 0x8025cc <g_1pps_last_hi+0x2>
   1e972:	d0 92 cd 25 	sts	0x25CD, r13	; 0x8025cd <g_1pps_last_hi+0x3>
   1e976:	e0 92 ce 25 	sts	0x25CE, r14	; 0x8025ce <g_1pps_last_hi+0x4>
   1e97a:	f0 92 cf 25 	sts	0x25CF, r15	; 0x8025cf <g_1pps_last_hi+0x5>
   1e97e:	00 93 d0 25 	sts	0x25D0, r16	; 0x8025d0 <g_1pps_last_hi+0x6>
   1e982:	10 93 d1 25 	sts	0x25D1, r17	; 0x8025d1 <g_1pps_last_hi+0x7>
		g_1pps_last_hi			-= g_1pps_last_hi % 1000U;
   1e986:	80 91 ca 25 	lds	r24, 0x25CA	; 0x8025ca <g_1pps_last_hi>
   1e98a:	89 83       	std	Y+1, r24	; 0x01
   1e98c:	80 91 cb 25 	lds	r24, 0x25CB	; 0x8025cb <g_1pps_last_hi+0x1>
   1e990:	8a 83       	std	Y+2, r24	; 0x02
   1e992:	80 91 cc 25 	lds	r24, 0x25CC	; 0x8025cc <g_1pps_last_hi+0x2>
   1e996:	8b 83       	std	Y+3, r24	; 0x03
   1e998:	80 91 cd 25 	lds	r24, 0x25CD	; 0x8025cd <g_1pps_last_hi+0x3>
   1e99c:	8c 83       	std	Y+4, r24	; 0x04
   1e99e:	80 91 ce 25 	lds	r24, 0x25CE	; 0x8025ce <g_1pps_last_hi+0x4>
   1e9a2:	8d 83       	std	Y+5, r24	; 0x05
   1e9a4:	80 91 cf 25 	lds	r24, 0x25CF	; 0x8025cf <g_1pps_last_hi+0x5>
   1e9a8:	8e 83       	std	Y+6, r24	; 0x06
   1e9aa:	80 91 d0 25 	lds	r24, 0x25D0	; 0x8025d0 <g_1pps_last_hi+0x6>
   1e9ae:	8f 83       	std	Y+7, r24	; 0x07
   1e9b0:	80 91 d1 25 	lds	r24, 0x25D1	; 0x8025d1 <g_1pps_last_hi+0x7>
   1e9b4:	88 87       	std	Y+8, r24	; 0x08
   1e9b6:	20 90 ca 25 	lds	r2, 0x25CA	; 0x8025ca <g_1pps_last_hi>
   1e9ba:	30 90 cb 25 	lds	r3, 0x25CB	; 0x8025cb <g_1pps_last_hi+0x1>
   1e9be:	40 90 cc 25 	lds	r4, 0x25CC	; 0x8025cc <g_1pps_last_hi+0x2>
   1e9c2:	50 90 cd 25 	lds	r5, 0x25CD	; 0x8025cd <g_1pps_last_hi+0x3>
   1e9c6:	60 90 ce 25 	lds	r6, 0x25CE	; 0x8025ce <g_1pps_last_hi+0x4>
   1e9ca:	70 90 cf 25 	lds	r7, 0x25CF	; 0x8025cf <g_1pps_last_hi+0x5>
   1e9ce:	80 90 d0 25 	lds	r8, 0x25D0	; 0x8025d0 <g_1pps_last_hi+0x6>
   1e9d2:	90 90 d1 25 	lds	r9, 0x25D1	; 0x8025d1 <g_1pps_last_hi+0x7>
   1e9d6:	0f 2e       	mov	r0, r31
   1e9d8:	f8 ee       	ldi	r31, 0xE8	; 232
   1e9da:	af 2e       	mov	r10, r31
   1e9dc:	f0 2d       	mov	r31, r0
   1e9de:	0f 2e       	mov	r0, r31
   1e9e0:	f3 e0       	ldi	r31, 0x03	; 3
   1e9e2:	bf 2e       	mov	r11, r31
   1e9e4:	f0 2d       	mov	r31, r0
   1e9e6:	c1 2c       	mov	r12, r1
   1e9e8:	d1 2c       	mov	r13, r1
   1e9ea:	e1 2c       	mov	r14, r1
   1e9ec:	f1 2c       	mov	r15, r1
   1e9ee:	00 e0       	ldi	r16, 0x00	; 0
   1e9f0:	10 e0       	ldi	r17, 0x00	; 0
   1e9f2:	22 2d       	mov	r18, r2
   1e9f4:	33 2d       	mov	r19, r3
   1e9f6:	44 2d       	mov	r20, r4
   1e9f8:	55 2d       	mov	r21, r5
   1e9fa:	66 2d       	mov	r22, r6
   1e9fc:	77 2d       	mov	r23, r7
   1e9fe:	88 2d       	mov	r24, r8
   1ea00:	99 2d       	mov	r25, r9
   1ea02:	0f 94 38 30 	call	0x26070	; 0x26070 <__umoddi3>
   1ea06:	a2 2e       	mov	r10, r18
   1ea08:	b3 2e       	mov	r11, r19
   1ea0a:	c4 2e       	mov	r12, r20
   1ea0c:	d5 2e       	mov	r13, r21
   1ea0e:	e6 2e       	mov	r14, r22
   1ea10:	f7 2e       	mov	r15, r23
   1ea12:	08 2f       	mov	r16, r24
   1ea14:	19 2f       	mov	r17, r25
   1ea16:	2a 2c       	mov	r2, r10
   1ea18:	3b 2c       	mov	r3, r11
   1ea1a:	4c 2c       	mov	r4, r12
   1ea1c:	5d 2c       	mov	r5, r13
   1ea1e:	6e 2c       	mov	r6, r14
   1ea20:	7f 2c       	mov	r7, r15
   1ea22:	80 2e       	mov	r8, r16
   1ea24:	91 2e       	mov	r9, r17
   1ea26:	29 81       	ldd	r18, Y+1	; 0x01
   1ea28:	3a 81       	ldd	r19, Y+2	; 0x02
   1ea2a:	4b 81       	ldd	r20, Y+3	; 0x03
   1ea2c:	5c 81       	ldd	r21, Y+4	; 0x04
   1ea2e:	6d 81       	ldd	r22, Y+5	; 0x05
   1ea30:	7e 81       	ldd	r23, Y+6	; 0x06
   1ea32:	8f 81       	ldd	r24, Y+7	; 0x07
   1ea34:	98 85       	ldd	r25, Y+8	; 0x08
   1ea36:	a2 2c       	mov	r10, r2
   1ea38:	b3 2c       	mov	r11, r3
   1ea3a:	c4 2c       	mov	r12, r4
   1ea3c:	d5 2c       	mov	r13, r5
   1ea3e:	e6 2c       	mov	r14, r6
   1ea40:	f7 2c       	mov	r15, r7
   1ea42:	08 2d       	mov	r16, r8
   1ea44:	19 2d       	mov	r17, r9
   1ea46:	0f 94 23 31 	call	0x26246	; 0x26246 <__subdi3>
   1ea4a:	a2 2e       	mov	r10, r18
   1ea4c:	b3 2e       	mov	r11, r19
   1ea4e:	c4 2e       	mov	r12, r20
   1ea50:	d5 2e       	mov	r13, r21
   1ea52:	e6 2e       	mov	r14, r22
   1ea54:	f7 2e       	mov	r15, r23
   1ea56:	08 2f       	mov	r16, r24
   1ea58:	19 2f       	mov	r17, r25
   1ea5a:	a0 92 ca 25 	sts	0x25CA, r10	; 0x8025ca <g_1pps_last_hi>
   1ea5e:	b0 92 cb 25 	sts	0x25CB, r11	; 0x8025cb <g_1pps_last_hi+0x1>
   1ea62:	c0 92 cc 25 	sts	0x25CC, r12	; 0x8025cc <g_1pps_last_hi+0x2>
   1ea66:	d0 92 cd 25 	sts	0x25CD, r13	; 0x8025cd <g_1pps_last_hi+0x3>
   1ea6a:	e0 92 ce 25 	sts	0x25CE, r14	; 0x8025ce <g_1pps_last_hi+0x4>
   1ea6e:	f0 92 cf 25 	sts	0x25CF, r15	; 0x8025cf <g_1pps_last_hi+0x5>
   1ea72:	00 93 d0 25 	sts	0x25D0, r16	; 0x8025d0 <g_1pps_last_hi+0x6>
   1ea76:	10 93 d1 25 	sts	0x25D1, r17	; 0x8025d1 <g_1pps_last_hi+0x7>
		g_milliseconds_cnt64	 = g_1pps_last_hi;
   1ea7a:	20 91 ca 25 	lds	r18, 0x25CA	; 0x8025ca <g_1pps_last_hi>
   1ea7e:	30 91 cb 25 	lds	r19, 0x25CB	; 0x8025cb <g_1pps_last_hi+0x1>
   1ea82:	40 91 cc 25 	lds	r20, 0x25CC	; 0x8025cc <g_1pps_last_hi+0x2>
   1ea86:	50 91 cd 25 	lds	r21, 0x25CD	; 0x8025cd <g_1pps_last_hi+0x3>
   1ea8a:	60 91 ce 25 	lds	r22, 0x25CE	; 0x8025ce <g_1pps_last_hi+0x4>
   1ea8e:	70 91 cf 25 	lds	r23, 0x25CF	; 0x8025cf <g_1pps_last_hi+0x5>
   1ea92:	80 91 d0 25 	lds	r24, 0x25D0	; 0x8025d0 <g_1pps_last_hi+0x6>
   1ea96:	90 91 d1 25 	lds	r25, 0x25D1	; 0x8025d1 <g_1pps_last_hi+0x7>
   1ea9a:	20 93 bc 25 	sts	0x25BC, r18	; 0x8025bc <g_milliseconds_cnt64>
   1ea9e:	30 93 bd 25 	sts	0x25BD, r19	; 0x8025bd <g_milliseconds_cnt64+0x1>
   1eaa2:	40 93 be 25 	sts	0x25BE, r20	; 0x8025be <g_milliseconds_cnt64+0x2>
   1eaa6:	50 93 bf 25 	sts	0x25BF, r21	; 0x8025bf <g_milliseconds_cnt64+0x3>
   1eaaa:	60 93 c0 25 	sts	0x25C0, r22	; 0x8025c0 <g_milliseconds_cnt64+0x4>
   1eaae:	70 93 c1 25 	sts	0x25C1, r23	; 0x8025c1 <g_milliseconds_cnt64+0x5>
   1eab2:	80 93 c2 25 	sts	0x25C2, r24	; 0x8025c2 <g_milliseconds_cnt64+0x6>
   1eab6:	90 93 c3 25 	sts	0x25C3, r25	; 0x8025c3 <g_milliseconds_cnt64+0x7>

		/* Step ahead avoiding to trap in here, again */
		++g_1pps_phased_cntr;
   1eaba:	80 91 e7 25 	lds	r24, 0x25E7	; 0x8025e7 <g_1pps_phased_cntr>
   1eabe:	8f 5f       	subi	r24, 0xFF	; 255
   1eac0:	80 93 e7 25 	sts	0x25E7, r24	; 0x8025e7 <g_1pps_phased_cntr>

		/* Inform about the adjustment */
		g_1pps_last_adjust = true;
   1eac4:	81 e0       	ldi	r24, 0x01	; 1
   1eac6:	80 93 d6 25 	sts	0x25D6, r24	; 0x8025d6 <g_1pps_last_adjust>
	}

	/* TWI2 - LCD line scheduler synchronization */
	g_1pps_twi_new	= true;
   1eaca:	81 e0       	ldi	r24, 0x01	; 1
   1eacc:	80 93 e9 25 	sts	0x25E9, r24	; 0x8025e9 <g_1pps_twi_new>
}
   1ead0:	00 00       	nop
   1ead2:	28 96       	adiw	r28, 0x08	; 8
   1ead4:	cd bf       	out	0x3d, r28	; 61
   1ead6:	de bf       	out	0x3e, r29	; 62
   1ead8:	df 91       	pop	r29
   1eada:	cf 91       	pop	r28
   1eadc:	ff 91       	pop	r31
   1eade:	ef 91       	pop	r30
   1eae0:	bf 91       	pop	r27
   1eae2:	af 91       	pop	r26
   1eae4:	9f 91       	pop	r25
   1eae6:	8f 91       	pop	r24
   1eae8:	7f 91       	pop	r23
   1eaea:	6f 91       	pop	r22
   1eaec:	5f 91       	pop	r21
   1eaee:	4f 91       	pop	r20
   1eaf0:	3f 91       	pop	r19
   1eaf2:	2f 91       	pop	r18
   1eaf4:	1f 91       	pop	r17
   1eaf6:	0f 91       	pop	r16
   1eaf8:	ff 90       	pop	r15
   1eafa:	ef 90       	pop	r14
   1eafc:	df 90       	pop	r13
   1eafe:	cf 90       	pop	r12
   1eb00:	bf 90       	pop	r11
   1eb02:	af 90       	pop	r10
   1eb04:	9f 90       	pop	r9
   1eb06:	8f 90       	pop	r8
   1eb08:	7f 90       	pop	r7
   1eb0a:	6f 90       	pop	r6
   1eb0c:	5f 90       	pop	r5
   1eb0e:	4f 90       	pop	r4
   1eb10:	3f 90       	pop	r3
   1eb12:	2f 90       	pop	r2
   1eb14:	0f 90       	pop	r0
   1eb16:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1eb1a:	0f 90       	pop	r0
   1eb1c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1eb20:	0f 90       	pop	r0
   1eb22:	1f 90       	pop	r1
   1eb24:	18 95       	reti

0001eb26 <evsys_init>:


static void evsys_init(void)
{
   1eb26:	cf 93       	push	r28
   1eb28:	df 93       	push	r29
   1eb2a:	cd b7       	in	r28, 0x3d	; 61
   1eb2c:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
   1eb2e:	62 e0       	ldi	r22, 0x02	; 2
   1eb30:	80 e0       	ldi	r24, 0x00	; 0
   1eb32:	0f 94 56 12 	call	0x224ac	; 0x224ac <sysclk_enable_module>

	/* ADC - event channels 0, 1, 2, 3 */
	EVSYS.CH0MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH0
   1eb36:	80 e8       	ldi	r24, 0x80	; 128
   1eb38:	91 e0       	ldi	r25, 0x01	; 1
   1eb3a:	26 ec       	ldi	r18, 0xC6	; 198
   1eb3c:	fc 01       	movw	r30, r24
   1eb3e:	20 83       	st	Z, r18
	EVSYS.CH0CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH0 no digital filtering
   1eb40:	80 e8       	ldi	r24, 0x80	; 128
   1eb42:	91 e0       	ldi	r25, 0x01	; 1
   1eb44:	fc 01       	movw	r30, r24
   1eb46:	10 86       	std	Z+8, r1	; 0x08
	EVSYS.CH1MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH1
   1eb48:	80 e8       	ldi	r24, 0x80	; 128
   1eb4a:	91 e0       	ldi	r25, 0x01	; 1
   1eb4c:	26 ec       	ldi	r18, 0xC6	; 198
   1eb4e:	fc 01       	movw	r30, r24
   1eb50:	21 83       	std	Z+1, r18	; 0x01
	EVSYS.CH1CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH1 no digital filtering
   1eb52:	80 e8       	ldi	r24, 0x80	; 128
   1eb54:	91 e0       	ldi	r25, 0x01	; 1
   1eb56:	fc 01       	movw	r30, r24
   1eb58:	11 86       	std	Z+9, r1	; 0x09
	EVSYS.CH2MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH2
   1eb5a:	80 e8       	ldi	r24, 0x80	; 128
   1eb5c:	91 e0       	ldi	r25, 0x01	; 1
   1eb5e:	26 ec       	ldi	r18, 0xC6	; 198
   1eb60:	fc 01       	movw	r30, r24
   1eb62:	22 83       	std	Z+2, r18	; 0x02
	EVSYS.CH2CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH2 no digital filtering
   1eb64:	80 e8       	ldi	r24, 0x80	; 128
   1eb66:	91 e0       	ldi	r25, 0x01	; 1
   1eb68:	fc 01       	movw	r30, r24
   1eb6a:	12 86       	std	Z+10, r1	; 0x0a
	EVSYS.CH3MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH3
   1eb6c:	80 e8       	ldi	r24, 0x80	; 128
   1eb6e:	91 e0       	ldi	r25, 0x01	; 1
   1eb70:	26 ec       	ldi	r18, 0xC6	; 198
   1eb72:	fc 01       	movw	r30, r24
   1eb74:	23 83       	std	Z+3, r18	; 0x03
	EVSYS.CH3CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH3 no digital filtering
   1eb76:	80 e8       	ldi	r24, 0x80	; 128
   1eb78:	91 e0       	ldi	r25, 0x01	; 1
   1eb7a:	fc 01       	movw	r30, r24
   1eb7c:	13 86       	std	Z+11, r1	; 0x0b

	/* DAC - event 4 */
	EVSYS.CH4MUX  = EVSYS_CHMUX_TCE1_OVF_gc;									// TCE1 overflow goes to EVSYS CH4
   1eb7e:	80 e8       	ldi	r24, 0x80	; 128
   1eb80:	91 e0       	ldi	r25, 0x01	; 1
   1eb82:	28 ee       	ldi	r18, 0xE8	; 232
   1eb84:	fc 01       	movw	r30, r24
   1eb86:	24 83       	std	Z+4, r18	; 0x04
	EVSYS.CH4CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH4 no digital filtering
   1eb88:	80 e8       	ldi	r24, 0x80	; 128
   1eb8a:	91 e0       	ldi	r25, 0x01	; 1
   1eb8c:	fc 01       	movw	r30, r24
   1eb8e:	14 86       	std	Z+12, r1	; 0x0c
}
   1eb90:	00 00       	nop
   1eb92:	df 91       	pop	r29
   1eb94:	cf 91       	pop	r28
   1eb96:	08 95       	ret

0001eb98 <tc_init>:


static void tc_init(void)
{
   1eb98:	cf 93       	push	r28
   1eb9a:	df 93       	push	r29
   1eb9c:	cd b7       	in	r28, 0x3d	; 61
   1eb9e:	de b7       	in	r29, 0x3e	; 62
   1eba0:	25 97       	sbiw	r28, 0x05	; 5
   1eba2:	cd bf       	out	0x3d, r28	; 61
   1eba4:	de bf       	out	0x3e, r29	; 62
	/* Get the PWM value */
	int32_t l_xo_mode_pwm;
	{
		irqflags_t flags = cpu_irq_save();
   1eba6:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1ebaa:	89 83       	std	Y+1, r24	; 0x01
		l_xo_mode_pwm = g_xo_mode_pwm;
   1ebac:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <g_xo_mode_pwm>
   1ebb0:	90 91 17 29 	lds	r25, 0x2917	; 0x802917 <g_xo_mode_pwm+0x1>
   1ebb4:	a0 91 18 29 	lds	r26, 0x2918	; 0x802918 <g_xo_mode_pwm+0x2>
   1ebb8:	b0 91 19 29 	lds	r27, 0x2919	; 0x802919 <g_xo_mode_pwm+0x3>
   1ebbc:	8a 83       	std	Y+2, r24	; 0x02
   1ebbe:	9b 83       	std	Y+3, r25	; 0x03
   1ebc0:	ac 83       	std	Y+4, r26	; 0x04
   1ebc2:	bd 83       	std	Y+5, r27	; 0x05
		cpu_irq_restore(flags);
   1ebc4:	89 81       	ldd	r24, Y+1	; 0x01
   1ebc6:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	/* TCC0: VCTCXO PWM signal generation and ADCA & ADCB */
	pwm_init(&g_pwm_vctcxo_cfg, PWM_TCC0, PWM_CH_C, 2048);						// Init PWM structure and enable timer - running with 2048 Hz --> 2 Hz averaged data
   1ebca:	20 e0       	ldi	r18, 0x00	; 0
   1ebcc:	38 e0       	ldi	r19, 0x08	; 8
   1ebce:	43 e0       	ldi	r20, 0x03	; 3
   1ebd0:	60 e0       	ldi	r22, 0x00	; 0
   1ebd2:	8d e1       	ldi	r24, 0x1D	; 29
   1ebd4:	9a e2       	ldi	r25, 0x2A	; 42
   1ebd6:	0e 94 2f c9 	call	0x1925e	; 0x1925e <pwm_init>
	pwm_start(&g_pwm_vctcxo_cfg, 45);											// Start PWM here. Percentage with 1% granularity is to coarse, use driver access instead
   1ebda:	6d e2       	ldi	r22, 0x2D	; 45
   1ebdc:	8d e1       	ldi	r24, 0x1D	; 29
   1ebde:	9a e2       	ldi	r25, 0x2A	; 42
   1ebe0:	0e 94 97 ca 	call	0x1952e	; 0x1952e <pwm_start>
	tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) ((l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT));	// Setting the PWM value
   1ebe4:	8a 81       	ldd	r24, Y+2	; 0x02
   1ebe6:	9b 81       	ldd	r25, Y+3	; 0x03
   1ebe8:	ac 81       	ldd	r26, Y+4	; 0x04
   1ebea:	bd 81       	ldd	r27, Y+5	; 0x05
   1ebec:	88 27       	eor	r24, r24
   1ebee:	bb 27       	eor	r27, r27
   1ebf0:	89 2f       	mov	r24, r25
   1ebf2:	9a 2f       	mov	r25, r26
   1ebf4:	ab 2f       	mov	r26, r27
   1ebf6:	bb 27       	eor	r27, r27
   1ebf8:	a7 fd       	sbrc	r26, 7
   1ebfa:	ba 95       	dec	r27
   1ebfc:	ac 01       	movw	r20, r24
   1ebfe:	63 e0       	ldi	r22, 0x03	; 3
   1ec00:	80 e0       	ldi	r24, 0x00	; 0
   1ec02:	98 e0       	ldi	r25, 0x08	; 8
   1ec04:	0e 94 ca d3 	call	0x1a794	; 0x1a794 <tc_write_cc_buffer>

	/* TCC1: Free running clock for 30 MHz PLL */
	g_pwm_ctr_pll_cfg.tc = &TCC1;
   1ec08:	80 e4       	ldi	r24, 0x40	; 64
   1ec0a:	98 e0       	ldi	r25, 0x08	; 8
   1ec0c:	80 93 24 2a 	sts	0x2A24, r24	; 0x802a24 <g_pwm_ctr_pll_cfg>
   1ec10:	90 93 25 2a 	sts	0x2A25, r25	; 0x802a25 <g_pwm_ctr_pll_cfg+0x1>
	tc_enable(&TCC1);															// Enable TCC1 and power up
   1ec14:	80 e4       	ldi	r24, 0x40	; 64
   1ec16:	98 e0       	ldi	r25, 0x08	; 8
   1ec18:	0e 94 5a b7 	call	0x16eb4	; 0x16eb4 <tc_enable>
	tc_set_wgm(&TCC1, TC_WG_NORMAL);											// Normal counting up
   1ec1c:	60 e0       	ldi	r22, 0x00	; 0
   1ec1e:	80 e4       	ldi	r24, 0x40	; 64
   1ec20:	98 e0       	ldi	r25, 0x08	; 8
   1ec22:	0e 94 34 d4 	call	0x1a868	; 0x1a868 <tc_set_wgm>
	tc_write_clock_source(&TCC1, PWM_CLK_OFF);									// Disable counter until all is ready
   1ec26:	60 e0       	ldi	r22, 0x00	; 0
   1ec28:	80 e4       	ldi	r24, 0x40	; 64
   1ec2a:	98 e0       	ldi	r25, 0x08	; 8
   1ec2c:	0e 94 41 d3 	call	0x1a682	; 0x1a682 <tc_write_clock_source>
	pwm_set_frequency(&g_pwm_ctr_pll_cfg, 1000);								// Prepare structure for 1 ms overflow frequency
   1ec30:	68 ee       	ldi	r22, 0xE8	; 232
   1ec32:	73 e0       	ldi	r23, 0x03	; 3
   1ec34:	84 e2       	ldi	r24, 0x24	; 36
   1ec36:	9a e2       	ldi	r25, 0x2A	; 42
   1ec38:	0e 94 60 c8 	call	0x190c0	; 0x190c0 <pwm_set_frequency>
	tc_write_period(&TCC1, g_pwm_ctr_pll_cfg.period);							// Calculate period count
   1ec3c:	80 91 29 2a 	lds	r24, 0x2A29	; 0x802a29 <g_pwm_ctr_pll_cfg+0x5>
   1ec40:	90 91 2a 2a 	lds	r25, 0x2A2A	; 0x802a2a <g_pwm_ctr_pll_cfg+0x6>
   1ec44:	bc 01       	movw	r22, r24
   1ec46:	80 e4       	ldi	r24, 0x40	; 64
   1ec48:	98 e0       	ldi	r25, 0x08	; 8
   1ec4a:	0e 94 87 d3 	call	0x1a70e	; 0x1a70e <tc_write_period>
	tc_write_period_buffer(&TCC1, C_TCC1_PERIOD - 1);							// Overflows every 1 ms
   1ec4e:	6f e2       	ldi	r22, 0x2F	; 47
   1ec50:	75 e7       	ldi	r23, 0x75	; 117
   1ec52:	80 e4       	ldi	r24, 0x40	; 64
   1ec54:	98 e0       	ldi	r25, 0x08	; 8
   1ec56:	0e 94 9f d3 	call	0x1a73e	; 0x1a73e <tc_write_period_buffer>

	/* TCE1: DAC clock */
	tc_enable(&TCE1);
   1ec5a:	80 e4       	ldi	r24, 0x40	; 64
   1ec5c:	9a e0       	ldi	r25, 0x0A	; 10
   1ec5e:	0e 94 5a b7 	call	0x16eb4	; 0x16eb4 <tc_enable>
	tc_set_wgm(&TCE1, TC_WG_NORMAL);											// Internal clock for DAC convertion
   1ec62:	60 e0       	ldi	r22, 0x00	; 0
   1ec64:	80 e4       	ldi	r24, 0x40	; 64
   1ec66:	9a e0       	ldi	r25, 0x0A	; 10
   1ec68:	0e 94 34 d4 	call	0x1a868	; 0x1a868 <tc_set_wgm>
	tc_write_period(&TCE1, (sysclk_get_per_hz() / DAC_RATE_OF_CONV) - 1);		// DAC clock of 100 kHz for DDS (Direct Digital Synthesis)
   1ec6c:	0e 94 48 cc 	call	0x19890	; 0x19890 <sysclk_get_per_hz>
   1ec70:	dc 01       	movw	r26, r24
   1ec72:	cb 01       	movw	r24, r22
   1ec74:	20 e8       	ldi	r18, 0x80	; 128
   1ec76:	3b eb       	ldi	r19, 0xBB	; 187
   1ec78:	40 e0       	ldi	r20, 0x00	; 0
   1ec7a:	50 e0       	ldi	r21, 0x00	; 0
   1ec7c:	bc 01       	movw	r22, r24
   1ec7e:	cd 01       	movw	r24, r26
   1ec80:	0f 94 5d 2f 	call	0x25eba	; 0x25eba <__udivmodsi4>
   1ec84:	da 01       	movw	r26, r20
   1ec86:	c9 01       	movw	r24, r18
   1ec88:	01 97       	sbiw	r24, 0x01	; 1
   1ec8a:	bc 01       	movw	r22, r24
   1ec8c:	80 e4       	ldi	r24, 0x40	; 64
   1ec8e:	9a e0       	ldi	r25, 0x0A	; 10
   1ec90:	0e 94 87 d3 	call	0x1a70e	; 0x1a70e <tc_write_period>
}
   1ec94:	00 00       	nop
   1ec96:	25 96       	adiw	r28, 0x05	; 5
   1ec98:	cd bf       	out	0x3d, r28	; 61
   1ec9a:	de bf       	out	0x3e, r29	; 62
   1ec9c:	df 91       	pop	r29
   1ec9e:	cf 91       	pop	r28
   1eca0:	08 95       	ret

0001eca2 <tc_start>:

static void tc_start(void)
{
   1eca2:	cf 93       	push	r28
   1eca4:	df 93       	push	r29
   1eca6:	cd b7       	in	r28, 0x3d	; 61
   1eca8:	de b7       	in	r29, 0x3e	; 62
	/* ADC clock */
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1_gc);							// VCTCXO PWM start, output still is Z-state
   1ecaa:	61 e0       	ldi	r22, 0x01	; 1
   1ecac:	80 e0       	ldi	r24, 0x00	; 0
   1ecae:	98 e0       	ldi	r25, 0x08	; 8
   1ecb0:	0e 94 41 d3 	call	0x1a682	; 0x1a682 <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC0, isr_tcc0_ovfl);
   1ecb4:	6e e7       	ldi	r22, 0x7E	; 126
   1ecb6:	76 ef       	ldi	r23, 0xF6	; 246
   1ecb8:	80 e0       	ldi	r24, 0x00	; 0
   1ecba:	98 e0       	ldi	r25, 0x08	; 8
   1ecbc:	0e 94 d6 b7 	call	0x16fac	; 0x16fac <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
   1ecc0:	61 e0       	ldi	r22, 0x01	; 1
   1ecc2:	80 e0       	ldi	r24, 0x00	; 0
   1ecc4:	98 e0       	ldi	r25, 0x08	; 8
   1ecc6:	0e 94 1d d3 	call	0x1a63a	; 0x1a63a <tc_set_overflow_interrupt_level>

	/* Free running clock for 30 MHz PLL */
	tc_write_clock_source(&TCC1, TC_CLKSEL_DIV1_gc);
   1ecca:	61 e0       	ldi	r22, 0x01	; 1
   1eccc:	80 e4       	ldi	r24, 0x40	; 64
   1ecce:	98 e0       	ldi	r25, 0x08	; 8
   1ecd0:	0e 94 41 d3 	call	0x1a682	; 0x1a682 <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC1, isr_tcc1_ovfl);
   1ecd4:	6d ec       	ldi	r22, 0xCD	; 205
   1ecd6:	77 ef       	ldi	r23, 0xF7	; 247
   1ecd8:	80 e4       	ldi	r24, 0x40	; 64
   1ecda:	98 e0       	ldi	r25, 0x08	; 8
   1ecdc:	0e 94 d6 b7 	call	0x16fac	; 0x16fac <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC1, TC_INT_LVL_HI);
   1ece0:	63 e0       	ldi	r22, 0x03	; 3
   1ece2:	80 e4       	ldi	r24, 0x40	; 64
   1ece4:	98 e0       	ldi	r25, 0x08	; 8
   1ece6:	0e 94 1d d3 	call	0x1a63a	; 0x1a63a <tc_set_overflow_interrupt_level>
//	tc_write_clock_source(&TCD0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCD1, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCE0, TC_CLKSEL_DIV1_gc);

	/* DAC clock */
	tc_write_clock_source(&TCE1, TC_CLKSEL_DIV1_gc);
   1ecea:	61 e0       	ldi	r22, 0x01	; 1
   1ecec:	80 e4       	ldi	r24, 0x40	; 64
   1ecee:	9a e0       	ldi	r25, 0x0A	; 10
   1ecf0:	0e 94 41 d3 	call	0x1a682	; 0x1a682 <tc_write_clock_source>

//	tc_write_clock_source(&TCF0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCF1, TC_CLKSEL_DIV1_gc);
}
   1ecf4:	00 00       	nop
   1ecf6:	df 91       	pop	r29
   1ecf8:	cf 91       	pop	r28
   1ecfa:	08 95       	ret

0001ecfc <isr_tcc0_ovfl>:

//ISR(TCC0_OVF_vect)
void isr_tcc0_ovfl(void)
{	// This ISR is called 2048 per second
   1ecfc:	ef 92       	push	r14
   1ecfe:	ff 92       	push	r15
   1ed00:	0f 93       	push	r16
   1ed02:	1f 93       	push	r17
   1ed04:	cf 93       	push	r28
   1ed06:	df 93       	push	r29
   1ed08:	00 d0       	rcall	.+0      	; 0x1ed0a <isr_tcc0_ovfl+0xe>
   1ed0a:	1f 92       	push	r1
   1ed0c:	cd b7       	in	r28, 0x3d	; 61
//	static uint32_t	last_10ms  = 0UL;
	static uint32_t	last_100ms = 0UL;
	static uint32_t	last_500ms = 0UL;
	
	/* Time downscaling */
	uint32_t now = tcc1_get_time();
   1ed0e:	de b7       	in	r29, 0x3e	; 62
   1ed10:	9d d0       	rcall	.+314    	; 0x1ee4c <tcc1_get_time>
   1ed12:	dc 01       	movw	r26, r24
   1ed14:	cb 01       	movw	r24, r22
   1ed16:	89 83       	std	Y+1, r24	; 0x01
   1ed18:	9a 83       	std	Y+2, r25	; 0x02
   1ed1a:	ab 83       	std	Y+3, r26	; 0x03

	/* Clear IF bit to allow interrupt enabled section */
	TCC0_INTFLAGS = TC0_OVFIF_bm;
   1ed1c:	bc 83       	std	Y+4, r27	; 0x04
   1ed1e:	8c e0       	ldi	r24, 0x0C	; 12
   1ed20:	98 e0       	ldi	r25, 0x08	; 8
   1ed22:	21 e0       	ldi	r18, 0x01	; 1
   1ed24:	fc 01       	movw	r30, r24

	if (g_workmode == WORKMODE_RUN) {
   1ed26:	20 83       	st	Z, r18
   1ed28:	80 91 69 26 	lds	r24, 0x2669	; 0x802669 <g_workmode>
   1ed2c:	82 30       	cpi	r24, 0x02	; 2
   1ed2e:	09 f0       	breq	.+2      	; 0x1ed32 <isr_tcc0_ovfl+0x36>
			return;
		}
#endif

		/* Group, which needs to be called about 10x per second */
		if (((now - last_100ms) >= 102) || (now < last_100ms)) {
   1ed30:	83 c0       	rjmp	.+262    	; 0x1ee38 <isr_tcc0_ovfl+0x13c>
   1ed32:	80 91 3a 2c 	lds	r24, 0x2C3A	; 0x802c3a <last_100ms.8694>
   1ed36:	90 91 3b 2c 	lds	r25, 0x2C3B	; 0x802c3b <last_100ms.8694+0x1>
   1ed3a:	a0 91 3c 2c 	lds	r26, 0x2C3C	; 0x802c3c <last_100ms.8694+0x2>
   1ed3e:	b0 91 3d 2c 	lds	r27, 0x2C3D	; 0x802c3d <last_100ms.8694+0x3>
   1ed42:	29 81       	ldd	r18, Y+1	; 0x01
   1ed44:	3a 81       	ldd	r19, Y+2	; 0x02
   1ed46:	4b 81       	ldd	r20, Y+3	; 0x03
   1ed48:	5c 81       	ldd	r21, Y+4	; 0x04
   1ed4a:	79 01       	movw	r14, r18
   1ed4c:	8a 01       	movw	r16, r20
   1ed4e:	e8 1a       	sub	r14, r24
   1ed50:	f9 0a       	sbc	r15, r25
   1ed52:	0a 0b       	sbc	r16, r26
   1ed54:	1b 0b       	sbc	r17, r27
   1ed56:	d8 01       	movw	r26, r16
   1ed58:	c7 01       	movw	r24, r14
   1ed5a:	86 36       	cpi	r24, 0x66	; 102
   1ed5c:	91 05       	cpc	r25, r1
   1ed5e:	a1 05       	cpc	r26, r1
   1ed60:	b1 05       	cpc	r27, r1
   1ed62:	88 f4       	brcc	.+34     	; 0x1ed86 <isr_tcc0_ovfl+0x8a>
   1ed64:	80 91 3a 2c 	lds	r24, 0x2C3A	; 0x802c3a <last_100ms.8694>
   1ed68:	90 91 3b 2c 	lds	r25, 0x2C3B	; 0x802c3b <last_100ms.8694+0x1>
   1ed6c:	a0 91 3c 2c 	lds	r26, 0x2C3C	; 0x802c3c <last_100ms.8694+0x2>
   1ed70:	b0 91 3d 2c 	lds	r27, 0x2C3D	; 0x802c3d <last_100ms.8694+0x3>
   1ed74:	29 81       	ldd	r18, Y+1	; 0x01
   1ed76:	3a 81       	ldd	r19, Y+2	; 0x02
   1ed78:	4b 81       	ldd	r20, Y+3	; 0x03
   1ed7a:	5c 81       	ldd	r21, Y+4	; 0x04
   1ed7c:	28 17       	cp	r18, r24
   1ed7e:	39 07       	cpc	r19, r25
   1ed80:	4a 07       	cpc	r20, r26
   1ed82:	5b 07       	cpc	r21, r27
			last_100ms = now;
   1ed84:	a0 f4       	brcc	.+40     	; 0x1edae <isr_tcc0_ovfl+0xb2>
   1ed86:	89 81       	ldd	r24, Y+1	; 0x01
   1ed88:	9a 81       	ldd	r25, Y+2	; 0x02
   1ed8a:	ab 81       	ldd	r26, Y+3	; 0x03
   1ed8c:	bc 81       	ldd	r27, Y+4	; 0x04
   1ed8e:	80 93 3a 2c 	sts	0x2C3A, r24	; 0x802c3a <last_100ms.8694>
   1ed92:	90 93 3b 2c 	sts	0x2C3B, r25	; 0x802c3b <last_100ms.8694+0x1>
   1ed96:	a0 93 3c 2c 	sts	0x2C3C, r26	; 0x802c3c <last_100ms.8694+0x2>
   1ed9a:	b0 93 3d 2c 	sts	0x2C3D, r27	; 0x802c3d <last_100ms.8694+0x3>
			isr_100ms(now);
   1ed9e:	89 81       	ldd	r24, Y+1	; 0x01
   1eda0:	9a 81       	ldd	r25, Y+2	; 0x02
   1eda2:	ab 81       	ldd	r26, Y+3	; 0x03
   1eda4:	bc 81       	ldd	r27, Y+4	; 0x04
   1eda6:	bc 01       	movw	r22, r24
   1eda8:	cd 01       	movw	r24, r26
			return;
   1edaa:	81 d0       	rcall	.+258    	; 0x1eeae <isr_100ms>
		}

		/* Group, which needs to be called about 2x per second */
		if (((now - last_500ms) >= 512) || (now < last_500ms)) {
   1edac:	45 c0       	rjmp	.+138    	; 0x1ee38 <isr_tcc0_ovfl+0x13c>
   1edae:	80 91 3e 2c 	lds	r24, 0x2C3E	; 0x802c3e <last_500ms.8695>
   1edb2:	90 91 3f 2c 	lds	r25, 0x2C3F	; 0x802c3f <last_500ms.8695+0x1>
   1edb6:	a0 91 40 2c 	lds	r26, 0x2C40	; 0x802c40 <last_500ms.8695+0x2>
   1edba:	b0 91 41 2c 	lds	r27, 0x2C41	; 0x802c41 <last_500ms.8695+0x3>
   1edbe:	29 81       	ldd	r18, Y+1	; 0x01
   1edc0:	3a 81       	ldd	r19, Y+2	; 0x02
   1edc2:	4b 81       	ldd	r20, Y+3	; 0x03
   1edc4:	5c 81       	ldd	r21, Y+4	; 0x04
   1edc6:	79 01       	movw	r14, r18
   1edc8:	8a 01       	movw	r16, r20
   1edca:	e8 1a       	sub	r14, r24
   1edcc:	f9 0a       	sbc	r15, r25
   1edce:	0a 0b       	sbc	r16, r26
   1edd0:	1b 0b       	sbc	r17, r27
   1edd2:	d8 01       	movw	r26, r16
   1edd4:	c7 01       	movw	r24, r14
   1edd6:	81 15       	cp	r24, r1
   1edd8:	92 40       	sbci	r25, 0x02	; 2
   1edda:	a1 05       	cpc	r26, r1
   1eddc:	b1 05       	cpc	r27, r1
   1edde:	88 f4       	brcc	.+34     	; 0x1ee02 <isr_tcc0_ovfl+0x106>
   1ede0:	80 91 3e 2c 	lds	r24, 0x2C3E	; 0x802c3e <last_500ms.8695>
   1ede4:	90 91 3f 2c 	lds	r25, 0x2C3F	; 0x802c3f <last_500ms.8695+0x1>
   1ede8:	a0 91 40 2c 	lds	r26, 0x2C40	; 0x802c40 <last_500ms.8695+0x2>
   1edec:	b0 91 41 2c 	lds	r27, 0x2C41	; 0x802c41 <last_500ms.8695+0x3>
   1edf0:	29 81       	ldd	r18, Y+1	; 0x01
   1edf2:	3a 81       	ldd	r19, Y+2	; 0x02
   1edf4:	4b 81       	ldd	r20, Y+3	; 0x03
   1edf6:	5c 81       	ldd	r21, Y+4	; 0x04
   1edf8:	28 17       	cp	r18, r24
   1edfa:	39 07       	cpc	r19, r25
   1edfc:	4a 07       	cpc	r20, r26
   1edfe:	5b 07       	cpc	r21, r27
			last_500ms = now;
   1ee00:	a0 f4       	brcc	.+40     	; 0x1ee2a <isr_tcc0_ovfl+0x12e>
   1ee02:	89 81       	ldd	r24, Y+1	; 0x01
   1ee04:	9a 81       	ldd	r25, Y+2	; 0x02
   1ee06:	ab 81       	ldd	r26, Y+3	; 0x03
   1ee08:	bc 81       	ldd	r27, Y+4	; 0x04
   1ee0a:	80 93 3e 2c 	sts	0x2C3E, r24	; 0x802c3e <last_500ms.8695>
   1ee0e:	90 93 3f 2c 	sts	0x2C3F, r25	; 0x802c3f <last_500ms.8695+0x1>
   1ee12:	a0 93 40 2c 	sts	0x2C40, r26	; 0x802c40 <last_500ms.8695+0x2>
   1ee16:	b0 93 41 2c 	sts	0x2C41, r27	; 0x802c41 <last_500ms.8695+0x3>
			isr_500ms(now);
   1ee1a:	89 81       	ldd	r24, Y+1	; 0x01
   1ee1c:	9a 81       	ldd	r25, Y+2	; 0x02
   1ee1e:	ab 81       	ldd	r26, Y+3	; 0x03
   1ee20:	bc 81       	ldd	r27, Y+4	; 0x04
   1ee22:	bc 01       	movw	r22, r24
   1ee24:	cd 01       	movw	r24, r26
			return;
   1ee26:	5e d0       	rcall	.+188    	; 0x1eee4 <isr_500ms>
		}

		isr_sparetime(now);
   1ee28:	07 c0       	rjmp	.+14     	; 0x1ee38 <isr_tcc0_ovfl+0x13c>
   1ee2a:	89 81       	ldd	r24, Y+1	; 0x01
   1ee2c:	9a 81       	ldd	r25, Y+2	; 0x02
   1ee2e:	ab 81       	ldd	r26, Y+3	; 0x03
   1ee30:	bc 81       	ldd	r27, Y+4	; 0x04
   1ee32:	bc 01       	movw	r22, r24
   1ee34:	cd 01       	movw	r24, r26
	}
}
   1ee36:	98 d0       	rcall	.+304    	; 0x1ef68 <isr_sparetime>
   1ee38:	24 96       	adiw	r28, 0x04	; 4
   1ee3a:	cd bf       	out	0x3d, r28	; 61
   1ee3c:	de bf       	out	0x3e, r29	; 62
   1ee3e:	df 91       	pop	r29
   1ee40:	cf 91       	pop	r28
   1ee42:	1f 91       	pop	r17
   1ee44:	0f 91       	pop	r16
   1ee46:	ff 90       	pop	r15
   1ee48:	ef 90       	pop	r14
   1ee4a:	08 95       	ret

0001ee4c <tcc1_get_time>:

uint32_t tcc1_get_time(void)
{
   1ee4c:	cf 93       	push	r28
   1ee4e:	df 93       	push	r29
   1ee50:	cd b7       	in	r28, 0x3d	; 61
   1ee52:	de b7       	in	r29, 0x3e	; 62
   1ee54:	29 97       	sbiw	r28, 0x09	; 9
   1ee56:	cd bf       	out	0x3d, r28	; 61
   1ee58:	de bf       	out	0x3e, r29	; 62
	uint64_t now;

	irqflags_t flags = cpu_irq_save();
   1ee5a:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1ee5e:	89 83       	std	Y+1, r24	; 0x01
	now = g_milliseconds_cnt64;
   1ee60:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <g_milliseconds_cnt64>
   1ee64:	8a 83       	std	Y+2, r24	; 0x02
   1ee66:	80 91 bd 25 	lds	r24, 0x25BD	; 0x8025bd <g_milliseconds_cnt64+0x1>
   1ee6a:	8b 83       	std	Y+3, r24	; 0x03
   1ee6c:	80 91 be 25 	lds	r24, 0x25BE	; 0x8025be <g_milliseconds_cnt64+0x2>
   1ee70:	8c 83       	std	Y+4, r24	; 0x04
   1ee72:	80 91 bf 25 	lds	r24, 0x25BF	; 0x8025bf <g_milliseconds_cnt64+0x3>
   1ee76:	8d 83       	std	Y+5, r24	; 0x05
   1ee78:	80 91 c0 25 	lds	r24, 0x25C0	; 0x8025c0 <g_milliseconds_cnt64+0x4>
   1ee7c:	8e 83       	std	Y+6, r24	; 0x06
   1ee7e:	80 91 c1 25 	lds	r24, 0x25C1	; 0x8025c1 <g_milliseconds_cnt64+0x5>
   1ee82:	8f 83       	std	Y+7, r24	; 0x07
   1ee84:	80 91 c2 25 	lds	r24, 0x25C2	; 0x8025c2 <g_milliseconds_cnt64+0x6>
   1ee88:	88 87       	std	Y+8, r24	; 0x08
   1ee8a:	80 91 c3 25 	lds	r24, 0x25C3	; 0x8025c3 <g_milliseconds_cnt64+0x7>
   1ee8e:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_restore(flags);
   1ee90:	89 81       	ldd	r24, Y+1	; 0x01
   1ee92:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

	return (uint32_t)now;
   1ee96:	8a 81       	ldd	r24, Y+2	; 0x02
   1ee98:	9b 81       	ldd	r25, Y+3	; 0x03
   1ee9a:	ac 81       	ldd	r26, Y+4	; 0x04
   1ee9c:	bd 81       	ldd	r27, Y+5	; 0x05
}
   1ee9e:	bc 01       	movw	r22, r24
   1eea0:	cd 01       	movw	r24, r26
   1eea2:	29 96       	adiw	r28, 0x09	; 9
   1eea4:	cd bf       	out	0x3d, r28	; 61
   1eea6:	de bf       	out	0x3e, r29	; 62
   1eea8:	df 91       	pop	r29
   1eeaa:	cf 91       	pop	r28
   1eeac:	08 95       	ret

0001eeae <isr_100ms>:
	isr_10ms_twi1_onboard(now);
}
#endif

static void isr_100ms(uint32_t now)
{
   1eeae:	cf 93       	push	r28
   1eeb0:	df 93       	push	r29
   1eeb2:	00 d0       	rcall	.+0      	; 0x1eeb4 <isr_100ms+0x6>
   1eeb4:	1f 92       	push	r1
   1eeb6:	cd b7       	in	r28, 0x3d	; 61
   1eeb8:	de b7       	in	r29, 0x3e	; 62
   1eeba:	69 83       	std	Y+1, r22	; 0x01
   1eebc:	7a 83       	std	Y+2, r23	; 0x02
   1eebe:	8b 83       	std	Y+3, r24	; 0x03
   1eec0:	9c 83       	std	Y+4, r25	; 0x04
	isr_100ms_main_1pps();
   1eec2:	0e 94 ff e6 	call	0x1cdfe	; 0x1cdfe <isr_100ms_main_1pps>
	isr_100ms_twi1_onboard(now);
   1eec6:	89 81       	ldd	r24, Y+1	; 0x01
   1eec8:	9a 81       	ldd	r25, Y+2	; 0x02
   1eeca:	ab 81       	ldd	r26, Y+3	; 0x03
   1eecc:	bc 81       	ldd	r27, Y+4	; 0x04
   1eece:	bc 01       	movw	r22, r24
   1eed0:	cd 01       	movw	r24, r26
   1eed2:	0e 94 bd 7f 	call	0xff7a	; 0xff7a <isr_100ms_twi1_onboard>
}
   1eed6:	00 00       	nop
   1eed8:	24 96       	adiw	r28, 0x04	; 4
   1eeda:	cd bf       	out	0x3d, r28	; 61
   1eedc:	de bf       	out	0x3e, r29	; 62
   1eede:	df 91       	pop	r29
   1eee0:	cf 91       	pop	r28
   1eee2:	08 95       	ret

0001eee4 <isr_500ms>:

static void isr_500ms(uint32_t now)
{
   1eee4:	cf 92       	push	r12
   1eee6:	ef 92       	push	r14
   1eee8:	0f 93       	push	r16
   1eeea:	cf 93       	push	r28
   1eeec:	df 93       	push	r29
   1eeee:	00 d0       	rcall	.+0      	; 0x1eef0 <isr_500ms+0xc>
   1eef0:	1f 92       	push	r1
   1eef2:	cd b7       	in	r28, 0x3d	; 61
   1eef4:	de b7       	in	r29, 0x3e	; 62
   1eef6:	69 83       	std	Y+1, r22	; 0x01
   1eef8:	7a 83       	std	Y+2, r23	; 0x02
   1eefa:	8b 83       	std	Y+3, r24	; 0x03
   1eefc:	9c 83       	std	Y+4, r25	; 0x04
	isr_500ms_twi1_onboard(now);
   1eefe:	89 81       	ldd	r24, Y+1	; 0x01
   1ef00:	9a 81       	ldd	r25, Y+2	; 0x02
   1ef02:	ab 81       	ldd	r26, Y+3	; 0x03
   1ef04:	bc 81       	ldd	r27, Y+4	; 0x04
   1ef06:	bc 01       	movw	r22, r24
   1ef08:	cd 01       	movw	r24, r26
   1ef0a:	0e 94 ee 7f 	call	0xffdc	; 0xffdc <isr_500ms_twi1_onboard>

	/* CPU ADC values */
	sched_push(task_adc, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1ef0e:	c1 2c       	mov	r12, r1
   1ef10:	e1 2c       	mov	r14, r1
   1ef12:	01 e0       	ldi	r16, 0x01	; 1
   1ef14:	24 e6       	ldi	r18, 0x64	; 100
   1ef16:	30 e0       	ldi	r19, 0x00	; 0
   1ef18:	40 e0       	ldi	r20, 0x00	; 0
   1ef1a:	50 e0       	ldi	r21, 0x00	; 0
   1ef1c:	60 e0       	ldi	r22, 0x00	; 0
   1ef1e:	87 e7       	ldi	r24, 0x77	; 119
   1ef20:	9f ef       	ldi	r25, 0xFF	; 255
   1ef22:	0e 94 60 ef 	call	0x1dec0	; 0x1dec0 <sched_push>

	/* CPU DAC reconfiguration */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1ef26:	c1 2c       	mov	r12, r1
   1ef28:	e1 2c       	mov	r14, r1
   1ef2a:	01 e0       	ldi	r16, 0x01	; 1
   1ef2c:	24 e6       	ldi	r18, 0x64	; 100
   1ef2e:	30 e0       	ldi	r19, 0x00	; 0
   1ef30:	40 e0       	ldi	r20, 0x00	; 0
   1ef32:	50 e0       	ldi	r21, 0x00	; 0
   1ef34:	60 e0       	ldi	r22, 0x00	; 0
   1ef36:	8c e0       	ldi	r24, 0x0C	; 12
   1ef38:	9e ef       	ldi	r25, 0xFE	; 254
   1ef3a:	0e 94 60 ef 	call	0x1dec0	; 0x1dec0 <sched_push>

	/* Kick RTC32 */
	rtc_set_alarm(rtc_get_time() + 2);
   1ef3e:	0e 94 06 51 	call	0xa20c	; 0xa20c <rtc_get_time>
   1ef42:	dc 01       	movw	r26, r24
   1ef44:	cb 01       	movw	r24, r22
   1ef46:	02 96       	adiw	r24, 0x02	; 2
   1ef48:	a1 1d       	adc	r26, r1
   1ef4a:	b1 1d       	adc	r27, r1
   1ef4c:	bc 01       	movw	r22, r24
   1ef4e:	cd 01       	movw	r24, r26
   1ef50:	0e 94 12 51 	call	0xa224	; 0xa224 <rtc_set_alarm>
}
   1ef54:	00 00       	nop
   1ef56:	24 96       	adiw	r28, 0x04	; 4
   1ef58:	cd bf       	out	0x3d, r28	; 61
   1ef5a:	de bf       	out	0x3e, r29	; 62
   1ef5c:	df 91       	pop	r29
   1ef5e:	cf 91       	pop	r28
   1ef60:	0f 91       	pop	r16
   1ef62:	ef 90       	pop	r14
   1ef64:	cf 90       	pop	r12
   1ef66:	08 95       	ret

0001ef68 <isr_sparetime>:

static void isr_sparetime(uint32_t now)
{
   1ef68:	cf 93       	push	r28
   1ef6a:	df 93       	push	r29
   1ef6c:	00 d0       	rcall	.+0      	; 0x1ef6e <isr_sparetime+0x6>
   1ef6e:	1f 92       	push	r1
   1ef70:	cd b7       	in	r28, 0x3d	; 61
   1ef72:	de b7       	in	r29, 0x3e	; 62
   1ef74:	69 83       	std	Y+1, r22	; 0x01
   1ef76:	7a 83       	std	Y+2, r23	; 0x02
   1ef78:	8b 83       	std	Y+3, r24	; 0x03
   1ef7a:	9c 83       	std	Y+4, r25	; 0x04
	isr_sparetime_twi1_onboard(now);
   1ef7c:	89 81       	ldd	r24, Y+1	; 0x01
   1ef7e:	9a 81       	ldd	r25, Y+2	; 0x02
   1ef80:	ab 81       	ldd	r26, Y+3	; 0x03
   1ef82:	bc 81       	ldd	r27, Y+4	; 0x04
   1ef84:	bc 01       	movw	r22, r24
   1ef86:	cd 01       	movw	r24, r26
   1ef88:	0e 94 2c 80 	call	0x10058	; 0x10058 <isr_sparetime_twi1_onboard>
}
   1ef8c:	00 00       	nop
   1ef8e:	24 96       	adiw	r28, 0x04	; 4
   1ef90:	cd bf       	out	0x3d, r28	; 61
   1ef92:	de bf       	out	0x3e, r29	; 62
   1ef94:	df 91       	pop	r29
   1ef96:	cf 91       	pop	r28
   1ef98:	08 95       	ret

0001ef9a <isr_tcc1_ovfl>:

//ISR(TCC1_OVF_vect)
void isr_tcc1_ovfl(void)
{	// This ISR is called every millisecond for tracking the PLL
   1ef9a:	af 92       	push	r10
   1ef9c:	bf 92       	push	r11
   1ef9e:	cf 92       	push	r12
   1efa0:	df 92       	push	r13
   1efa2:	ef 92       	push	r14
   1efa4:	ff 92       	push	r15
   1efa6:	0f 93       	push	r16
   1efa8:	1f 93       	push	r17
   1efaa:	cf 93       	push	r28
   1efac:	df 93       	push	r29
   1efae:	cd b7       	in	r28, 0x3d	; 61
   1efb0:	de b7       	in	r29, 0x3e	; 62
	++g_milliseconds_cnt64;
   1efb2:	a0 90 bc 25 	lds	r10, 0x25BC	; 0x8025bc <g_milliseconds_cnt64>
   1efb6:	b0 90 bd 25 	lds	r11, 0x25BD	; 0x8025bd <g_milliseconds_cnt64+0x1>
   1efba:	c0 90 be 25 	lds	r12, 0x25BE	; 0x8025be <g_milliseconds_cnt64+0x2>
   1efbe:	d0 90 bf 25 	lds	r13, 0x25BF	; 0x8025bf <g_milliseconds_cnt64+0x3>
   1efc2:	e0 90 c0 25 	lds	r14, 0x25C0	; 0x8025c0 <g_milliseconds_cnt64+0x4>
   1efc6:	f0 90 c1 25 	lds	r15, 0x25C1	; 0x8025c1 <g_milliseconds_cnt64+0x5>
   1efca:	00 91 c2 25 	lds	r16, 0x25C2	; 0x8025c2 <g_milliseconds_cnt64+0x6>
   1efce:	10 91 c3 25 	lds	r17, 0x25C3	; 0x8025c3 <g_milliseconds_cnt64+0x7>
   1efd2:	2a 2d       	mov	r18, r10
   1efd4:	3b 2d       	mov	r19, r11
   1efd6:	4c 2d       	mov	r20, r12
   1efd8:	5d 2d       	mov	r21, r13
   1efda:	6e 2d       	mov	r22, r14
   1efdc:	7f 2d       	mov	r23, r15
   1efde:	80 2f       	mov	r24, r16
   1efe0:	91 2f       	mov	r25, r17
   1efe2:	a1 e0       	ldi	r26, 0x01	; 1
   1efe4:	0f 94 17 31 	call	0x2622e	; 0x2622e <__adddi3_s8>
   1efe8:	a2 2e       	mov	r10, r18
   1efea:	b3 2e       	mov	r11, r19
   1efec:	c4 2e       	mov	r12, r20
   1efee:	d5 2e       	mov	r13, r21
   1eff0:	e6 2e       	mov	r14, r22
   1eff2:	f7 2e       	mov	r15, r23
   1eff4:	08 2f       	mov	r16, r24
   1eff6:	19 2f       	mov	r17, r25
   1eff8:	a0 92 bc 25 	sts	0x25BC, r10	; 0x8025bc <g_milliseconds_cnt64>
   1effc:	b0 92 bd 25 	sts	0x25BD, r11	; 0x8025bd <g_milliseconds_cnt64+0x1>
   1f000:	c0 92 be 25 	sts	0x25BE, r12	; 0x8025be <g_milliseconds_cnt64+0x2>
   1f004:	d0 92 bf 25 	sts	0x25BF, r13	; 0x8025bf <g_milliseconds_cnt64+0x3>
   1f008:	e0 92 c0 25 	sts	0x25C0, r14	; 0x8025c0 <g_milliseconds_cnt64+0x4>
   1f00c:	f0 92 c1 25 	sts	0x25C1, r15	; 0x8025c1 <g_milliseconds_cnt64+0x5>
   1f010:	00 93 c2 25 	sts	0x25C2, r16	; 0x8025c2 <g_milliseconds_cnt64+0x6>
   1f014:	10 93 c3 25 	sts	0x25C3, r17	; 0x8025c3 <g_milliseconds_cnt64+0x7>
}
   1f018:	00 00       	nop
   1f01a:	df 91       	pop	r29
   1f01c:	cf 91       	pop	r28
   1f01e:	1f 91       	pop	r17
   1f020:	0f 91       	pop	r16
   1f022:	ff 90       	pop	r15
   1f024:	ef 90       	pop	r14
   1f026:	df 90       	pop	r13
   1f028:	cf 90       	pop	r12
   1f02a:	bf 90       	pop	r11
   1f02c:	af 90       	pop	r10
   1f02e:	08 95       	ret

0001f030 <rtc_start>:

static void rtc_start(void)
{
   1f030:	cf 93       	push	r28
   1f032:	df 93       	push	r29
   1f034:	cd b7       	in	r28, 0x3d	; 61
   1f036:	de b7       	in	r29, 0x3e	; 62
	rtc_set_callback(isr_rtc_alarm);
   1f038:	84 e2       	ldi	r24, 0x24	; 36
   1f03a:	98 ef       	ldi	r25, 0xF8	; 248
   1f03c:	0e 94 38 51 	call	0xa270	; 0xa270 <rtc_set_callback>
}
   1f040:	00 00       	nop
   1f042:	df 91       	pop	r29
   1f044:	cf 91       	pop	r28
   1f046:	08 95       	ret

0001f048 <isr_rtc_alarm>:

void isr_rtc_alarm(uint32_t rtc_time)
{	// Alarm call-back with the current time
   1f048:	cf 93       	push	r28
   1f04a:	df 93       	push	r29
   1f04c:	00 d0       	rcall	.+0      	; 0x1f04e <isr_rtc_alarm+0x6>
   1f04e:	1f 92       	push	r1
   1f050:	cd b7       	in	r28, 0x3d	; 61
   1f052:	de b7       	in	r29, 0x3e	; 62
   1f054:	69 83       	std	Y+1, r22	; 0x01
   1f056:	7a 83       	std	Y+2, r23	; 0x02
   1f058:	8b 83       	std	Y+3, r24	; 0x03
   1f05a:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
   1f05c:	78 94       	sei
	sched_pop(rtc_time);
   1f05e:	89 81       	ldd	r24, Y+1	; 0x01
   1f060:	9a 81       	ldd	r25, Y+2	; 0x02
   1f062:	ab 81       	ldd	r26, Y+3	; 0x03
   1f064:	bc 81       	ldd	r27, Y+4	; 0x04
   1f066:	bc 01       	movw	r22, r24
   1f068:	cd 01       	movw	r24, r26
   1f06a:	f0 d9       	rcall	.-3104   	; 0x1e44c <sched_pop>
}
   1f06c:	00 00       	nop
   1f06e:	24 96       	adiw	r28, 0x04	; 4
   1f070:	cd bf       	out	0x3d, r28	; 61
   1f072:	de bf       	out	0x3e, r29	; 62
   1f074:	df 91       	pop	r29
   1f076:	cf 91       	pop	r28
   1f078:	08 95       	ret

0001f07a <adc_init>:


static void adc_init(void)
{
   1f07a:	0f 93       	push	r16
   1f07c:	1f 93       	push	r17
   1f07e:	cf 93       	push	r28
   1f080:	df 93       	push	r29
   1f082:	cd b7       	in	r28, 0x3d	; 61
   1f084:	de b7       	in	r29, 0x3e	; 62
	/* Disable digital circuits of ADC pins */
	PORTA_PIN0CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1f086:	80 e1       	ldi	r24, 0x10	; 16
   1f088:	96 e0       	ldi	r25, 0x06	; 6
   1f08a:	20 e1       	ldi	r18, 0x10	; 16
   1f08c:	36 e0       	ldi	r19, 0x06	; 6
   1f08e:	f9 01       	movw	r30, r18
   1f090:	20 81       	ld	r18, Z
   1f092:	27 60       	ori	r18, 0x07	; 7
   1f094:	fc 01       	movw	r30, r24
   1f096:	20 83       	st	Z, r18
	PORTA_PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1f098:	81 e1       	ldi	r24, 0x11	; 17
   1f09a:	96 e0       	ldi	r25, 0x06	; 6
   1f09c:	21 e1       	ldi	r18, 0x11	; 17
   1f09e:	36 e0       	ldi	r19, 0x06	; 6
   1f0a0:	f9 01       	movw	r30, r18
   1f0a2:	20 81       	ld	r18, Z
   1f0a4:	27 60       	ori	r18, 0x07	; 7
   1f0a6:	fc 01       	movw	r30, r24
   1f0a8:	20 83       	st	Z, r18
	PORTA_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1f0aa:	82 e1       	ldi	r24, 0x12	; 18
   1f0ac:	96 e0       	ldi	r25, 0x06	; 6
   1f0ae:	22 e1       	ldi	r18, 0x12	; 18
   1f0b0:	36 e0       	ldi	r19, 0x06	; 6
   1f0b2:	f9 01       	movw	r30, r18
   1f0b4:	20 81       	ld	r18, Z
   1f0b6:	27 60       	ori	r18, 0x07	; 7
   1f0b8:	fc 01       	movw	r30, r24
   1f0ba:	20 83       	st	Z, r18
	PORTA_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1f0bc:	83 e1       	ldi	r24, 0x13	; 19
   1f0be:	96 e0       	ldi	r25, 0x06	; 6
   1f0c0:	23 e1       	ldi	r18, 0x13	; 19
   1f0c2:	36 e0       	ldi	r19, 0x06	; 6
   1f0c4:	f9 01       	movw	r30, r18
   1f0c6:	20 81       	ld	r18, Z
   1f0c8:	27 60       	ori	r18, 0x07	; 7
   1f0ca:	fc 01       	movw	r30, r24
   1f0cc:	20 83       	st	Z, r18
	PORTA_PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1f0ce:	84 e1       	ldi	r24, 0x14	; 20
   1f0d0:	96 e0       	ldi	r25, 0x06	; 6
   1f0d2:	24 e1       	ldi	r18, 0x14	; 20
   1f0d4:	36 e0       	ldi	r19, 0x06	; 6
   1f0d6:	f9 01       	movw	r30, r18
   1f0d8:	20 81       	ld	r18, Z
   1f0da:	27 60       	ori	r18, 0x07	; 7
   1f0dc:	fc 01       	movw	r30, r24
   1f0de:	20 83       	st	Z, r18
	PORTA_PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1f0e0:	85 e1       	ldi	r24, 0x15	; 21
   1f0e2:	96 e0       	ldi	r25, 0x06	; 6
   1f0e4:	25 e1       	ldi	r18, 0x15	; 21
   1f0e6:	36 e0       	ldi	r19, 0x06	; 6
   1f0e8:	f9 01       	movw	r30, r18
   1f0ea:	20 81       	ld	r18, Z
   1f0ec:	27 60       	ori	r18, 0x07	; 7
   1f0ee:	fc 01       	movw	r30, r24
   1f0f0:	20 83       	st	Z, r18
	PORTB_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1f0f2:	82 e3       	ldi	r24, 0x32	; 50
   1f0f4:	96 e0       	ldi	r25, 0x06	; 6
   1f0f6:	22 e3       	ldi	r18, 0x32	; 50
   1f0f8:	36 e0       	ldi	r19, 0x06	; 6
   1f0fa:	f9 01       	movw	r30, r18
   1f0fc:	20 81       	ld	r18, Z
   1f0fe:	27 60       	ori	r18, 0x07	; 7
   1f100:	fc 01       	movw	r30, r24
   1f102:	20 83       	st	Z, r18
	PORTB_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1f104:	83 e3       	ldi	r24, 0x33	; 51
   1f106:	96 e0       	ldi	r25, 0x06	; 6
   1f108:	23 e3       	ldi	r18, 0x33	; 51
   1f10a:	36 e0       	ldi	r19, 0x06	; 6
   1f10c:	f9 01       	movw	r30, r18
   1f10e:	20 81       	ld	r18, Z
   1f110:	27 60       	ori	r18, 0x07	; 7
   1f112:	fc 01       	movw	r30, r24
   1f114:	20 83       	st	Z, r18

	/* Prepare the structures */
	adc_read_configuration(&ADC_VCTCXO_5V0_VBAT,							&g_adc_a_conf);
   1f116:	6a e1       	ldi	r22, 0x1A	; 26
   1f118:	79 e2       	ldi	r23, 0x29	; 41
   1f11a:	80 e0       	ldi	r24, 0x00	; 0
   1f11c:	92 e0       	ldi	r25, 0x02	; 2
   1f11e:	0e 94 8a ab 	call	0x15714	; 0x15714 <adc_read_configuration>
	adcch_read_configuration(&ADC_VCTCXO_5V0_VBAT, ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   1f122:	41 e2       	ldi	r20, 0x21	; 33
   1f124:	59 e2       	ldi	r21, 0x29	; 41
   1f126:	61 e0       	ldi	r22, 0x01	; 1
   1f128:	80 e0       	ldi	r24, 0x00	; 0
   1f12a:	92 e0       	ldi	r25, 0x02	; 2
   1f12c:	0e 94 4f ac 	call	0x1589e	; 0x1589e <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,					&g_adcch_io_adc4_conf);
   1f130:	45 e2       	ldi	r20, 0x25	; 37
   1f132:	59 e2       	ldi	r21, 0x29	; 41
   1f134:	62 e0       	ldi	r22, 0x02	; 2
   1f136:	80 e0       	ldi	r24, 0x00	; 0
   1f138:	92 e0       	ldi	r25, 0x02	; 2
   1f13a:	0e 94 4f ac 	call	0x1589e	; 0x1589e <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,					&g_adcch_io_adc5_conf);
   1f13e:	49 e2       	ldi	r20, 0x29	; 41
   1f140:	59 e2       	ldi	r21, 0x29	; 41
   1f142:	64 e0       	ldi	r22, 0x04	; 4
   1f144:	80 e0       	ldi	r24, 0x00	; 0
   1f146:	92 e0       	ldi	r25, 0x02	; 2
   1f148:	0e 94 4f ac 	call	0x1589e	; 0x1589e <adcch_read_configuration>
	adcch_read_configuration(&ADC_SILENCE, ADC_SILENCE_CH,					&g_adcch_silence_conf);
   1f14c:	4d e2       	ldi	r20, 0x2D	; 45
   1f14e:	59 e2       	ldi	r21, 0x29	; 41
   1f150:	68 e0       	ldi	r22, 0x08	; 8
   1f152:	80 e0       	ldi	r24, 0x00	; 0
   1f154:	92 e0       	ldi	r25, 0x02	; 2
   1f156:	0e 94 4f ac 	call	0x1589e	; 0x1589e <adcch_read_configuration>
	adc_read_configuration(&ADC_TEMP,										&g_adc_b_conf);
   1f15a:	61 e3       	ldi	r22, 0x31	; 49
   1f15c:	79 e2       	ldi	r23, 0x29	; 41
   1f15e:	80 e4       	ldi	r24, 0x40	; 64
   1f160:	92 e0       	ldi	r25, 0x02	; 2
   1f162:	0e 94 8a ab 	call	0x15714	; 0x15714 <adc_read_configuration>
	adcch_read_configuration(&ADC_TEMP, ADC_TEMP_CH,						&g_adcch_temp_conf);
   1f166:	48 e3       	ldi	r20, 0x38	; 56
   1f168:	59 e2       	ldi	r21, 0x29	; 41
   1f16a:	61 e0       	ldi	r22, 0x01	; 1
   1f16c:	80 e4       	ldi	r24, 0x40	; 64
   1f16e:	92 e0       	ldi	r25, 0x02	; 2
   1f170:	0e 94 4f ac 	call	0x1589e	; 0x1589e <adcch_read_configuration>

	/* ADC-clock request */
	adc_set_clock_rate(&g_adc_a_conf, 1000000UL);												// External signals: 100kHz .. 2000kHz
   1f174:	40 e4       	ldi	r20, 0x40	; 64
   1f176:	52 e4       	ldi	r21, 0x42	; 66
   1f178:	6f e0       	ldi	r22, 0x0F	; 15
   1f17a:	70 e0       	ldi	r23, 0x00	; 0
   1f17c:	8a e1       	ldi	r24, 0x1A	; 26
   1f17e:	99 e2       	ldi	r25, 0x29	; 41
   1f180:	0e 94 b9 cc 	call	0x19972	; 0x19972 <adc_set_clock_rate>
	adc_set_clock_rate(&g_adc_b_conf,  115000UL);												// Internal signals: 100kHz ..  125kHz
   1f184:	48 e3       	ldi	r20, 0x38	; 56
   1f186:	51 ec       	ldi	r21, 0xC1	; 193
   1f188:	61 e0       	ldi	r22, 0x01	; 1
   1f18a:	70 e0       	ldi	r23, 0x00	; 0
   1f18c:	81 e3       	ldi	r24, 0x31	; 49
   1f18e:	99 e2       	ldi	r25, 0x29	; 41
   1f190:	0e 94 b9 cc 	call	0x19972	; 0x19972 <adc_set_clock_rate>

	/* Enable internal ADC-B input for temperature measurement */
	adc_disable_internal_input(&g_adc_a_conf,		ADC_INT_TEMPSENSE				   );
   1f194:	61 e0       	ldi	r22, 0x01	; 1
   1f196:	8a e1       	ldi	r24, 0x1A	; 26
   1f198:	99 e2       	ldi	r25, 0x29	; 41
   1f19a:	0e 94 41 ce 	call	0x19c82	; 0x19c82 <adc_disable_internal_input>
	adc_enable_internal_input (&g_adc_a_conf,							ADC_INT_BANDGAP);
   1f19e:	62 e0       	ldi	r22, 0x02	; 2
   1f1a0:	8a e1       	ldi	r24, 0x1A	; 26
   1f1a2:	99 e2       	ldi	r25, 0x29	; 41
   1f1a4:	0e 94 27 ce 	call	0x19c4e	; 0x19c4e <adc_enable_internal_input>
	adc_enable_internal_input (&g_adc_b_conf,		ADC_INT_TEMPSENSE | ADC_INT_BANDGAP);
   1f1a8:	63 e0       	ldi	r22, 0x03	; 3
   1f1aa:	81 e3       	ldi	r24, 0x31	; 49
   1f1ac:	99 e2       	ldi	r25, 0x29	; 41
   1f1ae:	0e 94 27 ce 	call	0x19c4e	; 0x19c4e <adc_enable_internal_input>

	/* Current limitation */
	adc_set_current_limit(&g_adc_a_conf,			ADC_CURRENT_LIMIT_MED);
   1f1b2:	62 e0       	ldi	r22, 0x02	; 2
   1f1b4:	8a e1       	ldi	r24, 0x1A	; 26
   1f1b6:	99 e2       	ldi	r25, 0x29	; 41
   1f1b8:	0e 94 8a ce 	call	0x19d14	; 0x19d14 <adc_set_current_limit>
	adc_set_current_limit(&g_adc_b_conf,			ADC_CURRENT_LIMIT_HIGH);
   1f1bc:	63 e0       	ldi	r22, 0x03	; 3
   1f1be:	81 e3       	ldi	r24, 0x31	; 49
   1f1c0:	99 e2       	ldi	r25, 0x29	; 41
   1f1c2:	0e 94 8a ce 	call	0x19d14	; 0x19d14 <adc_set_current_limit>

	/* ADC impedance */
	adc_set_gain_impedance_mode(&g_adc_a_conf,		ADC_GAIN_HIGHIMPEDANCE);
   1f1c6:	60 e0       	ldi	r22, 0x00	; 0
   1f1c8:	8a e1       	ldi	r24, 0x1A	; 26
   1f1ca:	99 e2       	ldi	r25, 0x29	; 41
   1f1cc:	0e 94 5d ce 	call	0x19cba	; 0x19cba <adc_set_gain_impedance_mode>
	adc_set_gain_impedance_mode(&g_adc_b_conf,		ADC_GAIN_HIGHIMPEDANCE);
   1f1d0:	60 e0       	ldi	r22, 0x00	; 0
   1f1d2:	81 e3       	ldi	r24, 0x31	; 49
   1f1d4:	99 e2       	ldi	r25, 0x29	; 41
   1f1d6:	0e 94 5d ce 	call	0x19cba	; 0x19cba <adc_set_gain_impedance_mode>

	/* PIN assignment */
	adcch_set_input(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_POS_PIN1,			ADCCH_NEG_NONE, 1);
   1f1da:	21 e0       	ldi	r18, 0x01	; 1
   1f1dc:	4a e0       	ldi	r20, 0x0A	; 10
   1f1de:	61 e0       	ldi	r22, 0x01	; 1
   1f1e0:	81 e2       	ldi	r24, 0x21	; 33
   1f1e2:	99 e2       	ldi	r25, 0x29	; 41
   1f1e4:	0e 94 24 cf 	call	0x19e48	; 0x19e48 <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc4_conf,			ADCCH_POS_PIN4,			ADCCH_NEG_NONE, 1);
   1f1e8:	21 e0       	ldi	r18, 0x01	; 1
   1f1ea:	4a e0       	ldi	r20, 0x0A	; 10
   1f1ec:	64 e0       	ldi	r22, 0x04	; 4
   1f1ee:	85 e2       	ldi	r24, 0x25	; 37
   1f1f0:	99 e2       	ldi	r25, 0x29	; 41
   1f1f2:	0e 94 24 cf 	call	0x19e48	; 0x19e48 <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc5_conf,			ADCCH_POS_PIN5,			ADCCH_NEG_NONE, 1);
   1f1f6:	21 e0       	ldi	r18, 0x01	; 1
   1f1f8:	4a e0       	ldi	r20, 0x0A	; 10
   1f1fa:	65 e0       	ldi	r22, 0x05	; 5
   1f1fc:	89 e2       	ldi	r24, 0x29	; 41
   1f1fe:	99 e2       	ldi	r25, 0x29	; 41
   1f200:	0e 94 24 cf 	call	0x19e48	; 0x19e48 <adcch_set_input>
	adcch_set_input(&g_adcch_silence_conf,			ADCCH_POS_BANDGAP,		ADCCH_NEG_NONE, 1);
   1f204:	21 e0       	ldi	r18, 0x01	; 1
   1f206:	4a e0       	ldi	r20, 0x0A	; 10
   1f208:	61 e1       	ldi	r22, 0x11	; 17
   1f20a:	8d e2       	ldi	r24, 0x2D	; 45
   1f20c:	99 e2       	ldi	r25, 0x29	; 41
   1f20e:	0e 94 24 cf 	call	0x19e48	; 0x19e48 <adcch_set_input>
	adcch_set_input(&g_adcch_temp_conf,				ADCCH_POS_TEMPSENSE,	ADCCH_NEG_NONE, 1);
   1f212:	21 e0       	ldi	r18, 0x01	; 1
   1f214:	4a e0       	ldi	r20, 0x0A	; 10
   1f216:	60 e1       	ldi	r22, 0x10	; 16
   1f218:	88 e3       	ldi	r24, 0x38	; 56
   1f21a:	99 e2       	ldi	r25, 0x29	; 41
   1f21c:	0e 94 24 cf 	call	0x19e48	; 0x19e48 <adcch_set_input>

	/* Convertion and reference */
	adc_set_conversion_parameters(&g_adc_a_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_AREFA);	// ADC-A: ADC0 (Pin 62 3V0 as reference pin)
   1f220:	20 e2       	ldi	r18, 0x20	; 32
   1f222:	40 e0       	ldi	r20, 0x00	; 0
   1f224:	60 e0       	ldi	r22, 0x00	; 0
   1f226:	8a e1       	ldi	r24, 0x1A	; 26
   1f228:	99 e2       	ldi	r25, 0x29	; 41
   1f22a:	0e 94 1e cd 	call	0x19a3c	; 0x19a3c <adc_set_conversion_parameters>
	adc_set_conversion_parameters(&g_adc_b_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_BANDGAP);	// ADC-B: bandgap diode (1V0)
   1f22e:	20 e0       	ldi	r18, 0x00	; 0
   1f230:	40 e0       	ldi	r20, 0x00	; 0
   1f232:	60 e0       	ldi	r22, 0x00	; 0
   1f234:	81 e3       	ldi	r24, 0x31	; 49
   1f236:	99 e2       	ldi	r25, 0x29	; 41
   1f238:	0e 94 1e cd 	call	0x19a3c	; 0x19a3c <adc_set_conversion_parameters>

	/* PIN scan on ADC-channel 0 */
	adcch_set_pin_scan(&g_adcch_vctcxo_5v0_vbat_conf, 0, 2);									// ADC-A: scan between ADC1 .. ADC3
   1f23c:	42 e0       	ldi	r20, 0x02	; 2
   1f23e:	60 e0       	ldi	r22, 0x00	; 0
   1f240:	81 e2       	ldi	r24, 0x21	; 33
   1f242:	99 e2       	ldi	r25, 0x29	; 41
   1f244:	0e 94 d0 cf 	call	0x19fa0	; 0x19fa0 <adcch_set_pin_scan>

	/* Trigger */
	adc_set_conversion_trigger(&g_adc_a_conf, ADC_TRIG_EVENT_SINGLE, 4, 1);
   1f248:	21 e0       	ldi	r18, 0x01	; 1
   1f24a:	44 e0       	ldi	r20, 0x04	; 4
   1f24c:	62 e0       	ldi	r22, 0x02	; 2
   1f24e:	8a e1       	ldi	r24, 0x1A	; 26
   1f250:	99 e2       	ldi	r25, 0x29	; 41
   1f252:	0e 94 5d cd 	call	0x19aba	; 0x19aba <adc_set_conversion_trigger>
	adc_set_conversion_trigger(&g_adc_b_conf, ADC_TRIG_EVENT_SINGLE, 1, 0);
   1f256:	20 e0       	ldi	r18, 0x00	; 0
   1f258:	41 e0       	ldi	r20, 0x01	; 1
   1f25a:	62 e0       	ldi	r22, 0x02	; 2
   1f25c:	81 e3       	ldi	r24, 0x31	; 49
   1f25e:	99 e2       	ldi	r25, 0x29	; 41
   1f260:	0e 94 5d cd 	call	0x19aba	; 0x19aba <adc_set_conversion_trigger>

	/* Interrupt service routine */
	adc_set_callback(&ADCA, isr_adc_a);
   1f264:	60 ed       	ldi	r22, 0xD0	; 208
   1f266:	79 ef       	ldi	r23, 0xF9	; 249
   1f268:	80 e0       	ldi	r24, 0x00	; 0
   1f26a:	92 e0       	ldi	r25, 0x02	; 2
   1f26c:	0e 94 1d a6 	call	0x14c3a	; 0x14c3a <adc_set_callback>
	adc_set_callback(&ADCB, isr_adc_b);
   1f270:	61 ec       	ldi	r22, 0xC1	; 193
   1f272:	7b ef       	ldi	r23, 0xFB	; 251
   1f274:	80 e4       	ldi	r24, 0x40	; 64
   1f276:	92 e0       	ldi	r25, 0x02	; 2
   1f278:	0e 94 1d a6 	call	0x14c3a	; 0x14c3a <adc_set_callback>

	/* Interrupt type */
	adcch_set_interrupt_mode(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_MODE_COMPLETE);
   1f27c:	60 e0       	ldi	r22, 0x00	; 0
   1f27e:	81 e2       	ldi	r24, 0x21	; 33
   1f280:	99 e2       	ldi	r25, 0x29	; 41
   1f282:	0e 94 f2 cf 	call	0x19fe4	; 0x19fe4 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc4_conf,			ADCCH_MODE_COMPLETE);
   1f286:	60 e0       	ldi	r22, 0x00	; 0
   1f288:	85 e2       	ldi	r24, 0x25	; 37
   1f28a:	99 e2       	ldi	r25, 0x29	; 41
   1f28c:	0e 94 f2 cf 	call	0x19fe4	; 0x19fe4 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc5_conf,			ADCCH_MODE_COMPLETE);
   1f290:	60 e0       	ldi	r22, 0x00	; 0
   1f292:	89 e2       	ldi	r24, 0x29	; 41
   1f294:	99 e2       	ldi	r25, 0x29	; 41
   1f296:	0e 94 f2 cf 	call	0x19fe4	; 0x19fe4 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_silence_conf,			ADCCH_MODE_COMPLETE);
   1f29a:	60 e0       	ldi	r22, 0x00	; 0
   1f29c:	8d e2       	ldi	r24, 0x2D	; 45
   1f29e:	99 e2       	ldi	r25, 0x29	; 41
   1f2a0:	0e 94 f2 cf 	call	0x19fe4	; 0x19fe4 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_temp_conf,			ADCCH_MODE_COMPLETE);
   1f2a4:	60 e0       	ldi	r22, 0x00	; 0
   1f2a6:	88 e3       	ldi	r24, 0x38	; 56
   1f2a8:	99 e2       	ldi	r25, 0x29	; 41
   1f2aa:	0e 94 f2 cf 	call	0x19fe4	; 0x19fe4 <adcch_set_interrupt_mode>

	/* Interrupt enable */
	adcch_enable_interrupt(&g_adcch_vctcxo_5v0_vbat_conf);
   1f2ae:	81 e2       	ldi	r24, 0x21	; 33
   1f2b0:	99 e2       	ldi	r25, 0x29	; 41
   1f2b2:	0e 94 16 d0 	call	0x1a02c	; 0x1a02c <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc4_conf);
   1f2b6:	85 e2       	ldi	r24, 0x25	; 37
   1f2b8:	99 e2       	ldi	r25, 0x29	; 41
   1f2ba:	0e 94 16 d0 	call	0x1a02c	; 0x1a02c <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc5_conf);
   1f2be:	89 e2       	ldi	r24, 0x29	; 41
   1f2c0:	99 e2       	ldi	r25, 0x29	; 41
   1f2c2:	0e 94 16 d0 	call	0x1a02c	; 0x1a02c <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_silence_conf);
   1f2c6:	8d e2       	ldi	r24, 0x2D	; 45
   1f2c8:	99 e2       	ldi	r25, 0x29	; 41
   1f2ca:	0e 94 16 d0 	call	0x1a02c	; 0x1a02c <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_temp_conf);
   1f2ce:	88 e3       	ldi	r24, 0x38	; 56
   1f2d0:	99 e2       	ldi	r25, 0x29	; 41
   1f2d2:	0e 94 16 d0 	call	0x1a02c	; 0x1a02c <adcch_enable_interrupt>

	/* Execute the new settings */
	adc_write_configuration(&ADCA,											&g_adc_a_conf);
   1f2d6:	6a e1       	ldi	r22, 0x1A	; 26
   1f2d8:	79 e2       	ldi	r23, 0x29	; 41
   1f2da:	80 e0       	ldi	r24, 0x00	; 0
   1f2dc:	92 e0       	ldi	r25, 0x02	; 2
   1f2de:	0e 94 12 ab 	call	0x15624	; 0x15624 <adc_write_configuration>
	adcch_write_configuration(&ADC_VCTCXO_5V0_VBAT,	ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   1f2e2:	41 e2       	ldi	r20, 0x21	; 33
   1f2e4:	59 e2       	ldi	r21, 0x29	; 41
   1f2e6:	61 e0       	ldi	r22, 0x01	; 1
   1f2e8:	80 e0       	ldi	r24, 0x00	; 0
   1f2ea:	92 e0       	ldi	r25, 0x02	; 2
   1f2ec:	0e 94 da ab 	call	0x157b4	; 0x157b4 <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC4,			ADC_IO_ADC4_CH,			&g_adcch_io_adc4_conf);
   1f2f0:	45 e2       	ldi	r20, 0x25	; 37
   1f2f2:	59 e2       	ldi	r21, 0x29	; 41
   1f2f4:	62 e0       	ldi	r22, 0x02	; 2
   1f2f6:	80 e0       	ldi	r24, 0x00	; 0
   1f2f8:	92 e0       	ldi	r25, 0x02	; 2
   1f2fa:	0e 94 da ab 	call	0x157b4	; 0x157b4 <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC5,			ADC_IO_ADC5_CH,			&g_adcch_io_adc5_conf);
   1f2fe:	49 e2       	ldi	r20, 0x29	; 41
   1f300:	59 e2       	ldi	r21, 0x29	; 41
   1f302:	64 e0       	ldi	r22, 0x04	; 4
   1f304:	80 e0       	ldi	r24, 0x00	; 0
   1f306:	92 e0       	ldi	r25, 0x02	; 2
   1f308:	0e 94 da ab 	call	0x157b4	; 0x157b4 <adcch_write_configuration>
	adcch_write_configuration(&ADC_SILENCE,			ADC_SILENCE_CH,			&g_adcch_silence_conf);
   1f30c:	4d e2       	ldi	r20, 0x2D	; 45
   1f30e:	59 e2       	ldi	r21, 0x29	; 41
   1f310:	68 e0       	ldi	r22, 0x08	; 8
   1f312:	80 e0       	ldi	r24, 0x00	; 0
   1f314:	92 e0       	ldi	r25, 0x02	; 2
   1f316:	0e 94 da ab 	call	0x157b4	; 0x157b4 <adcch_write_configuration>
	adc_write_configuration(&ADCB,											&g_adc_b_conf);
   1f31a:	61 e3       	ldi	r22, 0x31	; 49
   1f31c:	79 e2       	ldi	r23, 0x29	; 41
   1f31e:	80 e4       	ldi	r24, 0x40	; 64
   1f320:	92 e0       	ldi	r25, 0x02	; 2
   1f322:	0e 94 12 ab 	call	0x15624	; 0x15624 <adc_write_configuration>
	adcch_write_configuration(&ADC_TEMP,			ADC_TEMP_CH,			&g_adcch_temp_conf);
   1f326:	48 e3       	ldi	r20, 0x38	; 56
   1f328:	59 e2       	ldi	r21, 0x29	; 41
   1f32a:	61 e0       	ldi	r22, 0x01	; 1
   1f32c:	80 e4       	ldi	r24, 0x40	; 64
   1f32e:	92 e0       	ldi	r25, 0x02	; 2
   1f330:	0e 94 da ab 	call	0x157b4	; 0x157b4 <adcch_write_configuration>

	/* Get production signature for calibration */
	ADCA_CAL = adc_get_calibration_data(ADC_CAL_ADCA);
   1f334:	0c e0       	ldi	r16, 0x0C	; 12
   1f336:	12 e0       	ldi	r17, 0x02	; 2
   1f338:	80 e0       	ldi	r24, 0x00	; 0
   1f33a:	0e 94 58 cc 	call	0x198b0	; 0x198b0 <adc_get_calibration_data>
   1f33e:	f8 01       	movw	r30, r16
   1f340:	80 83       	st	Z, r24
   1f342:	91 83       	std	Z+1, r25	; 0x01
	ADCB_CAL = adc_get_calibration_data(ADC_CAL_ADCB);
   1f344:	0c e4       	ldi	r16, 0x4C	; 76
   1f346:	12 e0       	ldi	r17, 0x02	; 2
   1f348:	81 e0       	ldi	r24, 0x01	; 1
   1f34a:	0e 94 58 cc 	call	0x198b0	; 0x198b0 <adc_get_calibration_data>
   1f34e:	f8 01       	movw	r30, r16
   1f350:	80 83       	st	Z, r24
   1f352:	91 83       	std	Z+1, r25	; 0x01
}
   1f354:	00 00       	nop
   1f356:	df 91       	pop	r29
   1f358:	cf 91       	pop	r28
   1f35a:	1f 91       	pop	r17
   1f35c:	0f 91       	pop	r16
   1f35e:	08 95       	ret

0001f360 <adc_start>:

static void adc_start(void)
{
   1f360:	cf 93       	push	r28
   1f362:	df 93       	push	r29
   1f364:	cd b7       	in	r28, 0x3d	; 61
   1f366:	de b7       	in	r29, 0x3e	; 62
	adc_enable(&ADCA);
   1f368:	80 e0       	ldi	r24, 0x00	; 0
   1f36a:	92 e0       	ldi	r25, 0x02	; 2
   1f36c:	0e 94 ae a6 	call	0x14d5c	; 0x14d5c <adc_enable>
	adc_enable(&ADCB);
   1f370:	80 e4       	ldi	r24, 0x40	; 64
   1f372:	92 e0       	ldi	r25, 0x02	; 2
   1f374:	0e 94 ae a6 	call	0x14d5c	; 0x14d5c <adc_enable>
}
   1f378:	00 00       	nop
   1f37a:	df 91       	pop	r29
   1f37c:	cf 91       	pop	r28
   1f37e:	08 95       	ret

0001f380 <adc_stop>:

static void adc_stop(void)
{
   1f380:	cf 93       	push	r28
   1f382:	df 93       	push	r29
   1f384:	cd b7       	in	r28, 0x3d	; 61
   1f386:	de b7       	in	r29, 0x3e	; 62
	adc_disable(&ADCA);
   1f388:	80 e0       	ldi	r24, 0x00	; 0
   1f38a:	92 e0       	ldi	r25, 0x02	; 2
   1f38c:	0e 94 cf a6 	call	0x14d9e	; 0x14d9e <adc_disable>
	adc_disable(&ADCB);
   1f390:	80 e4       	ldi	r24, 0x40	; 64
   1f392:	92 e0       	ldi	r25, 0x02	; 2
   1f394:	0e 94 cf a6 	call	0x14d9e	; 0x14d9e <adc_disable>
}
   1f398:	00 00       	nop
   1f39a:	df 91       	pop	r29
   1f39c:	cf 91       	pop	r28
   1f39e:	08 95       	ret

0001f3a0 <isr_adc_a>:

void isr_adc_a(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   1f3a0:	cf 93       	push	r28
   1f3a2:	df 93       	push	r29
   1f3a4:	cd b7       	in	r28, 0x3d	; 61
   1f3a6:	de b7       	in	r29, 0x3e	; 62
   1f3a8:	28 97       	sbiw	r28, 0x08	; 8
   1f3aa:	cd bf       	out	0x3d, r28	; 61
   1f3ac:	de bf       	out	0x3e, r29	; 62
   1f3ae:	8c 83       	std	Y+4, r24	; 0x04
   1f3b0:	9d 83       	std	Y+5, r25	; 0x05
   1f3b2:	6e 83       	std	Y+6, r22	; 0x06
   1f3b4:	4f 83       	std	Y+7, r20	; 0x07
   1f3b6:	58 87       	std	Y+8, r21	; 0x08
	uint8_t scan_ofs_next = (ADCA_CH0_SCAN >> 4);
   1f3b8:	86 e2       	ldi	r24, 0x26	; 38
   1f3ba:	92 e0       	ldi	r25, 0x02	; 2
   1f3bc:	fc 01       	movw	r30, r24
   1f3be:	80 81       	ld	r24, Z
   1f3c0:	82 95       	swap	r24
   1f3c2:	8f 70       	andi	r24, 0x0F	; 15
   1f3c4:	89 83       	std	Y+1, r24	; 0x01
	int16_t val = res - C_ADC_0V0_DELTA;
   1f3c6:	8f 81       	ldd	r24, Y+7	; 0x07
   1f3c8:	98 85       	ldd	r25, Y+8	; 0x08
   1f3ca:	8e 5b       	subi	r24, 0xBE	; 190
   1f3cc:	91 09       	sbc	r25, r1
   1f3ce:	8a 83       	std	Y+2, r24	; 0x02
   1f3d0:	9b 83       	std	Y+3, r25	; 0x03

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
   1f3d2:	8e 81       	ldd	r24, Y+6	; 0x06
   1f3d4:	88 2f       	mov	r24, r24
   1f3d6:	90 e0       	ldi	r25, 0x00	; 0
   1f3d8:	81 70       	andi	r24, 0x01	; 1
   1f3da:	99 27       	eor	r25, r25
   1f3dc:	89 2b       	or	r24, r25
   1f3de:	09 f4       	brne	.+2      	; 0x1f3e2 <isr_adc_a+0x42>
   1f3e0:	de c0       	rjmp	.+444    	; 0x1f59e <isr_adc_a+0x1fe>
		switch (scan_ofs_next) {
   1f3e2:	89 81       	ldd	r24, Y+1	; 0x01
   1f3e4:	88 2f       	mov	r24, r24
   1f3e6:	90 e0       	ldi	r25, 0x00	; 0
   1f3e8:	81 30       	cpi	r24, 0x01	; 1
   1f3ea:	91 05       	cpc	r25, r1
   1f3ec:	41 f0       	breq	.+16     	; 0x1f3fe <isr_adc_a+0x5e>
   1f3ee:	82 30       	cpi	r24, 0x02	; 2
   1f3f0:	91 05       	cpc	r25, r1
   1f3f2:	09 f4       	brne	.+2      	; 0x1f3f6 <isr_adc_a+0x56>
   1f3f4:	49 c0       	rjmp	.+146    	; 0x1f488 <isr_adc_a+0xe8>
   1f3f6:	89 2b       	or	r24, r25
   1f3f8:	09 f4       	brne	.+2      	; 0x1f3fc <isr_adc_a+0x5c>
   1f3fa:	8b c0       	rjmp	.+278    	; 0x1f512 <isr_adc_a+0x172>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f3fc:	bb c1       	rjmp	.+886    	; 0x1f774 <isr_adc_a+0x3d4>
	int16_t val = res - C_ADC_0V0_DELTA;

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
		switch (scan_ofs_next) {
			case ADC_CH0_SCAN_5V0:
				g_adc_vctcxo_sum += val;
   1f3fe:	8a 81       	ldd	r24, Y+2	; 0x02
   1f400:	9b 81       	ldd	r25, Y+3	; 0x03
   1f402:	9c 01       	movw	r18, r24
   1f404:	99 0f       	add	r25, r25
   1f406:	44 0b       	sbc	r20, r20
   1f408:	55 0b       	sbc	r21, r21
   1f40a:	80 91 40 29 	lds	r24, 0x2940	; 0x802940 <g_adc_vctcxo_sum>
   1f40e:	90 91 41 29 	lds	r25, 0x2941	; 0x802941 <g_adc_vctcxo_sum+0x1>
   1f412:	a0 91 42 29 	lds	r26, 0x2942	; 0x802942 <g_adc_vctcxo_sum+0x2>
   1f416:	b0 91 43 29 	lds	r27, 0x2943	; 0x802943 <g_adc_vctcxo_sum+0x3>
   1f41a:	82 0f       	add	r24, r18
   1f41c:	93 1f       	adc	r25, r19
   1f41e:	a4 1f       	adc	r26, r20
   1f420:	b5 1f       	adc	r27, r21
   1f422:	80 93 40 29 	sts	0x2940, r24	; 0x802940 <g_adc_vctcxo_sum>
   1f426:	90 93 41 29 	sts	0x2941, r25	; 0x802941 <g_adc_vctcxo_sum+0x1>
   1f42a:	a0 93 42 29 	sts	0x2942, r26	; 0x802942 <g_adc_vctcxo_sum+0x2>
   1f42e:	b0 93 43 29 	sts	0x2943, r27	; 0x802943 <g_adc_vctcxo_sum+0x3>
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
   1f432:	80 91 44 29 	lds	r24, 0x2944	; 0x802944 <g_adc_vctcxo_cnt>
   1f436:	90 91 45 29 	lds	r25, 0x2945	; 0x802945 <g_adc_vctcxo_cnt+0x1>
   1f43a:	01 96       	adiw	r24, 0x01	; 1
   1f43c:	80 93 44 29 	sts	0x2944, r24	; 0x802944 <g_adc_vctcxo_cnt>
   1f440:	90 93 45 29 	sts	0x2945, r25	; 0x802945 <g_adc_vctcxo_cnt+0x1>
   1f444:	8f 3f       	cpi	r24, 0xFF	; 255
   1f446:	91 05       	cpc	r25, r1
   1f448:	09 f0       	breq	.+2      	; 0x1f44c <isr_adc_a+0xac>
   1f44a:	08 f4       	brcc	.+2      	; 0x1f44e <isr_adc_a+0xae>
   1f44c:	8e c1       	rjmp	.+796    	; 0x1f76a <isr_adc_a+0x3ca>
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
   1f44e:	80 91 40 29 	lds	r24, 0x2940	; 0x802940 <g_adc_vctcxo_sum>
   1f452:	90 91 41 29 	lds	r25, 0x2941	; 0x802941 <g_adc_vctcxo_sum+0x1>
   1f456:	a0 91 42 29 	lds	r26, 0x2942	; 0x802942 <g_adc_vctcxo_sum+0x2>
   1f45a:	b0 91 43 29 	lds	r27, 0x2943	; 0x802943 <g_adc_vctcxo_sum+0x3>
   1f45e:	80 93 3c 29 	sts	0x293C, r24	; 0x80293c <g_adc_vctcxo_cur>
   1f462:	90 93 3d 29 	sts	0x293D, r25	; 0x80293d <g_adc_vctcxo_cur+0x1>
   1f466:	a0 93 3e 29 	sts	0x293E, r26	; 0x80293e <g_adc_vctcxo_cur+0x2>
   1f46a:	b0 93 3f 29 	sts	0x293F, r27	; 0x80293f <g_adc_vctcxo_cur+0x3>
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
   1f46e:	10 92 44 29 	sts	0x2944, r1	; 0x802944 <g_adc_vctcxo_cnt>
   1f472:	10 92 45 29 	sts	0x2945, r1	; 0x802945 <g_adc_vctcxo_cnt+0x1>
   1f476:	10 92 40 29 	sts	0x2940, r1	; 0x802940 <g_adc_vctcxo_sum>
   1f47a:	10 92 41 29 	sts	0x2941, r1	; 0x802941 <g_adc_vctcxo_sum+0x1>
   1f47e:	10 92 42 29 	sts	0x2942, r1	; 0x802942 <g_adc_vctcxo_sum+0x2>
   1f482:	10 92 43 29 	sts	0x2943, r1	; 0x802943 <g_adc_vctcxo_sum+0x3>
				}
			break;
   1f486:	71 c1       	rjmp	.+738    	; 0x1f76a <isr_adc_a+0x3ca>

			case ADC_CH0_SCAN_VBAT:
				g_adc_5v0_sum += val;
   1f488:	8a 81       	ldd	r24, Y+2	; 0x02
   1f48a:	9b 81       	ldd	r25, Y+3	; 0x03
   1f48c:	9c 01       	movw	r18, r24
   1f48e:	99 0f       	add	r25, r25
   1f490:	44 0b       	sbc	r20, r20
   1f492:	55 0b       	sbc	r21, r21
   1f494:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_adc_5v0_sum>
   1f498:	90 91 4b 29 	lds	r25, 0x294B	; 0x80294b <g_adc_5v0_sum+0x1>
   1f49c:	a0 91 4c 29 	lds	r26, 0x294C	; 0x80294c <g_adc_5v0_sum+0x2>
   1f4a0:	b0 91 4d 29 	lds	r27, 0x294D	; 0x80294d <g_adc_5v0_sum+0x3>
   1f4a4:	82 0f       	add	r24, r18
   1f4a6:	93 1f       	adc	r25, r19
   1f4a8:	a4 1f       	adc	r26, r20
   1f4aa:	b5 1f       	adc	r27, r21
   1f4ac:	80 93 4a 29 	sts	0x294A, r24	; 0x80294a <g_adc_5v0_sum>
   1f4b0:	90 93 4b 29 	sts	0x294B, r25	; 0x80294b <g_adc_5v0_sum+0x1>
   1f4b4:	a0 93 4c 29 	sts	0x294C, r26	; 0x80294c <g_adc_5v0_sum+0x2>
   1f4b8:	b0 93 4d 29 	sts	0x294D, r27	; 0x80294d <g_adc_5v0_sum+0x3>
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
   1f4bc:	80 91 4e 29 	lds	r24, 0x294E	; 0x80294e <g_adc_5v0_cnt>
   1f4c0:	90 91 4f 29 	lds	r25, 0x294F	; 0x80294f <g_adc_5v0_cnt+0x1>
   1f4c4:	01 96       	adiw	r24, 0x01	; 1
   1f4c6:	80 93 4e 29 	sts	0x294E, r24	; 0x80294e <g_adc_5v0_cnt>
   1f4ca:	90 93 4f 29 	sts	0x294F, r25	; 0x80294f <g_adc_5v0_cnt+0x1>
   1f4ce:	8f 3f       	cpi	r24, 0xFF	; 255
   1f4d0:	91 05       	cpc	r25, r1
   1f4d2:	09 f0       	breq	.+2      	; 0x1f4d6 <isr_adc_a+0x136>
   1f4d4:	08 f4       	brcc	.+2      	; 0x1f4d8 <isr_adc_a+0x138>
   1f4d6:	4b c1       	rjmp	.+662    	; 0x1f76e <isr_adc_a+0x3ce>
					g_adc_5v0_cur = g_adc_5v0_sum;
   1f4d8:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <g_adc_5v0_sum>
   1f4dc:	90 91 4b 29 	lds	r25, 0x294B	; 0x80294b <g_adc_5v0_sum+0x1>
   1f4e0:	a0 91 4c 29 	lds	r26, 0x294C	; 0x80294c <g_adc_5v0_sum+0x2>
   1f4e4:	b0 91 4d 29 	lds	r27, 0x294D	; 0x80294d <g_adc_5v0_sum+0x3>
   1f4e8:	80 93 46 29 	sts	0x2946, r24	; 0x802946 <g_adc_5v0_cur>
   1f4ec:	90 93 47 29 	sts	0x2947, r25	; 0x802947 <g_adc_5v0_cur+0x1>
   1f4f0:	a0 93 48 29 	sts	0x2948, r26	; 0x802948 <g_adc_5v0_cur+0x2>
   1f4f4:	b0 93 49 29 	sts	0x2949, r27	; 0x802949 <g_adc_5v0_cur+0x3>
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
   1f4f8:	10 92 4e 29 	sts	0x294E, r1	; 0x80294e <g_adc_5v0_cnt>
   1f4fc:	10 92 4f 29 	sts	0x294F, r1	; 0x80294f <g_adc_5v0_cnt+0x1>
   1f500:	10 92 4a 29 	sts	0x294A, r1	; 0x80294a <g_adc_5v0_sum>
   1f504:	10 92 4b 29 	sts	0x294B, r1	; 0x80294b <g_adc_5v0_sum+0x1>
   1f508:	10 92 4c 29 	sts	0x294C, r1	; 0x80294c <g_adc_5v0_sum+0x2>
   1f50c:	10 92 4d 29 	sts	0x294D, r1	; 0x80294d <g_adc_5v0_sum+0x3>
				}
			break;
   1f510:	2e c1       	rjmp	.+604    	; 0x1f76e <isr_adc_a+0x3ce>

			case ADC_CH0_SCAN_VCTCXO:
				g_adc_vbat_sum += val;
   1f512:	8a 81       	ldd	r24, Y+2	; 0x02
   1f514:	9b 81       	ldd	r25, Y+3	; 0x03
   1f516:	9c 01       	movw	r18, r24
   1f518:	99 0f       	add	r25, r25
   1f51a:	44 0b       	sbc	r20, r20
   1f51c:	55 0b       	sbc	r21, r21
   1f51e:	80 91 54 29 	lds	r24, 0x2954	; 0x802954 <g_adc_vbat_sum>
   1f522:	90 91 55 29 	lds	r25, 0x2955	; 0x802955 <g_adc_vbat_sum+0x1>
   1f526:	a0 91 56 29 	lds	r26, 0x2956	; 0x802956 <g_adc_vbat_sum+0x2>
   1f52a:	b0 91 57 29 	lds	r27, 0x2957	; 0x802957 <g_adc_vbat_sum+0x3>
   1f52e:	82 0f       	add	r24, r18
   1f530:	93 1f       	adc	r25, r19
   1f532:	a4 1f       	adc	r26, r20
   1f534:	b5 1f       	adc	r27, r21
   1f536:	80 93 54 29 	sts	0x2954, r24	; 0x802954 <g_adc_vbat_sum>
   1f53a:	90 93 55 29 	sts	0x2955, r25	; 0x802955 <g_adc_vbat_sum+0x1>
   1f53e:	a0 93 56 29 	sts	0x2956, r26	; 0x802956 <g_adc_vbat_sum+0x2>
   1f542:	b0 93 57 29 	sts	0x2957, r27	; 0x802957 <g_adc_vbat_sum+0x3>
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
   1f546:	80 91 58 29 	lds	r24, 0x2958	; 0x802958 <g_adc_vbat_cnt>
   1f54a:	90 91 59 29 	lds	r25, 0x2959	; 0x802959 <g_adc_vbat_cnt+0x1>
   1f54e:	01 96       	adiw	r24, 0x01	; 1
   1f550:	80 93 58 29 	sts	0x2958, r24	; 0x802958 <g_adc_vbat_cnt>
   1f554:	90 93 59 29 	sts	0x2959, r25	; 0x802959 <g_adc_vbat_cnt+0x1>
   1f558:	8f 3f       	cpi	r24, 0xFF	; 255
   1f55a:	91 05       	cpc	r25, r1
   1f55c:	09 f0       	breq	.+2      	; 0x1f560 <isr_adc_a+0x1c0>
   1f55e:	08 f4       	brcc	.+2      	; 0x1f562 <isr_adc_a+0x1c2>
   1f560:	08 c1       	rjmp	.+528    	; 0x1f772 <isr_adc_a+0x3d2>
					g_adc_vbat_cur = g_adc_vbat_sum;
   1f562:	80 91 54 29 	lds	r24, 0x2954	; 0x802954 <g_adc_vbat_sum>
   1f566:	90 91 55 29 	lds	r25, 0x2955	; 0x802955 <g_adc_vbat_sum+0x1>
   1f56a:	a0 91 56 29 	lds	r26, 0x2956	; 0x802956 <g_adc_vbat_sum+0x2>
   1f56e:	b0 91 57 29 	lds	r27, 0x2957	; 0x802957 <g_adc_vbat_sum+0x3>
   1f572:	80 93 50 29 	sts	0x2950, r24	; 0x802950 <g_adc_vbat_cur>
   1f576:	90 93 51 29 	sts	0x2951, r25	; 0x802951 <g_adc_vbat_cur+0x1>
   1f57a:	a0 93 52 29 	sts	0x2952, r26	; 0x802952 <g_adc_vbat_cur+0x2>
   1f57e:	b0 93 53 29 	sts	0x2953, r27	; 0x802953 <g_adc_vbat_cur+0x3>
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
   1f582:	10 92 58 29 	sts	0x2958, r1	; 0x802958 <g_adc_vbat_cnt>
   1f586:	10 92 59 29 	sts	0x2959, r1	; 0x802959 <g_adc_vbat_cnt+0x1>
   1f58a:	10 92 54 29 	sts	0x2954, r1	; 0x802954 <g_adc_vbat_sum>
   1f58e:	10 92 55 29 	sts	0x2955, r1	; 0x802955 <g_adc_vbat_sum+0x1>
   1f592:	10 92 56 29 	sts	0x2956, r1	; 0x802956 <g_adc_vbat_sum+0x2>
   1f596:	10 92 57 29 	sts	0x2957, r1	; 0x802957 <g_adc_vbat_sum+0x3>
				}
			break;
   1f59a:	00 00       	nop
   1f59c:	ea c0       	rjmp	.+468    	; 0x1f772 <isr_adc_a+0x3d2>
		}

	} else if (ch_mask & ADC_IO_ADC4_CH) {
   1f59e:	8e 81       	ldd	r24, Y+6	; 0x06
   1f5a0:	88 2f       	mov	r24, r24
   1f5a2:	90 e0       	ldi	r25, 0x00	; 0
   1f5a4:	82 70       	andi	r24, 0x02	; 2
   1f5a6:	99 27       	eor	r25, r25
   1f5a8:	89 2b       	or	r24, r25
   1f5aa:	09 f4       	brne	.+2      	; 0x1f5ae <isr_adc_a+0x20e>
   1f5ac:	45 c0       	rjmp	.+138    	; 0x1f638 <isr_adc_a+0x298>
		g_adc_io_adc4_sum += val;
   1f5ae:	8a 81       	ldd	r24, Y+2	; 0x02
   1f5b0:	9b 81       	ldd	r25, Y+3	; 0x03
   1f5b2:	9c 01       	movw	r18, r24
   1f5b4:	99 0f       	add	r25, r25
   1f5b6:	44 0b       	sbc	r20, r20
   1f5b8:	55 0b       	sbc	r21, r21
   1f5ba:	80 91 5e 29 	lds	r24, 0x295E	; 0x80295e <g_adc_io_adc4_sum>
   1f5be:	90 91 5f 29 	lds	r25, 0x295F	; 0x80295f <g_adc_io_adc4_sum+0x1>
   1f5c2:	a0 91 60 29 	lds	r26, 0x2960	; 0x802960 <g_adc_io_adc4_sum+0x2>
   1f5c6:	b0 91 61 29 	lds	r27, 0x2961	; 0x802961 <g_adc_io_adc4_sum+0x3>
   1f5ca:	82 0f       	add	r24, r18
   1f5cc:	93 1f       	adc	r25, r19
   1f5ce:	a4 1f       	adc	r26, r20
   1f5d0:	b5 1f       	adc	r27, r21
   1f5d2:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <g_adc_io_adc4_sum>
   1f5d6:	90 93 5f 29 	sts	0x295F, r25	; 0x80295f <g_adc_io_adc4_sum+0x1>
   1f5da:	a0 93 60 29 	sts	0x2960, r26	; 0x802960 <g_adc_io_adc4_sum+0x2>
   1f5de:	b0 93 61 29 	sts	0x2961, r27	; 0x802961 <g_adc_io_adc4_sum+0x3>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
   1f5e2:	80 91 62 29 	lds	r24, 0x2962	; 0x802962 <g_adc_io_adc4_cnt>
   1f5e6:	90 91 63 29 	lds	r25, 0x2963	; 0x802963 <g_adc_io_adc4_cnt+0x1>
   1f5ea:	01 96       	adiw	r24, 0x01	; 1
   1f5ec:	80 93 62 29 	sts	0x2962, r24	; 0x802962 <g_adc_io_adc4_cnt>
   1f5f0:	90 93 63 29 	sts	0x2963, r25	; 0x802963 <g_adc_io_adc4_cnt+0x1>
   1f5f4:	8f 3f       	cpi	r24, 0xFF	; 255
   1f5f6:	91 05       	cpc	r25, r1
   1f5f8:	09 f0       	breq	.+2      	; 0x1f5fc <isr_adc_a+0x25c>
   1f5fa:	08 f4       	brcc	.+2      	; 0x1f5fe <isr_adc_a+0x25e>
   1f5fc:	bb c0       	rjmp	.+374    	; 0x1f774 <isr_adc_a+0x3d4>
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
   1f5fe:	80 91 5e 29 	lds	r24, 0x295E	; 0x80295e <g_adc_io_adc4_sum>
   1f602:	90 91 5f 29 	lds	r25, 0x295F	; 0x80295f <g_adc_io_adc4_sum+0x1>
   1f606:	a0 91 60 29 	lds	r26, 0x2960	; 0x802960 <g_adc_io_adc4_sum+0x2>
   1f60a:	b0 91 61 29 	lds	r27, 0x2961	; 0x802961 <g_adc_io_adc4_sum+0x3>
   1f60e:	80 93 5a 29 	sts	0x295A, r24	; 0x80295a <g_adc_io_adc4_cur>
   1f612:	90 93 5b 29 	sts	0x295B, r25	; 0x80295b <g_adc_io_adc4_cur+0x1>
   1f616:	a0 93 5c 29 	sts	0x295C, r26	; 0x80295c <g_adc_io_adc4_cur+0x2>
   1f61a:	b0 93 5d 29 	sts	0x295D, r27	; 0x80295d <g_adc_io_adc4_cur+0x3>
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
   1f61e:	10 92 62 29 	sts	0x2962, r1	; 0x802962 <g_adc_io_adc4_cnt>
   1f622:	10 92 63 29 	sts	0x2963, r1	; 0x802963 <g_adc_io_adc4_cnt+0x1>
   1f626:	10 92 5e 29 	sts	0x295E, r1	; 0x80295e <g_adc_io_adc4_sum>
   1f62a:	10 92 5f 29 	sts	0x295F, r1	; 0x80295f <g_adc_io_adc4_sum+0x1>
   1f62e:	10 92 60 29 	sts	0x2960, r1	; 0x802960 <g_adc_io_adc4_sum+0x2>
   1f632:	10 92 61 29 	sts	0x2961, r1	; 0x802961 <g_adc_io_adc4_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f636:	9e c0       	rjmp	.+316    	; 0x1f774 <isr_adc_a+0x3d4>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
		}

	} else if (ch_mask & ADC_IO_ADC5_CH) {
   1f638:	8e 81       	ldd	r24, Y+6	; 0x06
   1f63a:	88 2f       	mov	r24, r24
   1f63c:	90 e0       	ldi	r25, 0x00	; 0
   1f63e:	84 70       	andi	r24, 0x04	; 4
   1f640:	99 27       	eor	r25, r25
   1f642:	89 2b       	or	r24, r25
   1f644:	09 f4       	brne	.+2      	; 0x1f648 <isr_adc_a+0x2a8>
   1f646:	45 c0       	rjmp	.+138    	; 0x1f6d2 <isr_adc_a+0x332>
		g_adc_io_adc5_sum += val;
   1f648:	8a 81       	ldd	r24, Y+2	; 0x02
   1f64a:	9b 81       	ldd	r25, Y+3	; 0x03
   1f64c:	9c 01       	movw	r18, r24
   1f64e:	99 0f       	add	r25, r25
   1f650:	44 0b       	sbc	r20, r20
   1f652:	55 0b       	sbc	r21, r21
   1f654:	80 91 68 29 	lds	r24, 0x2968	; 0x802968 <g_adc_io_adc5_sum>
   1f658:	90 91 69 29 	lds	r25, 0x2969	; 0x802969 <g_adc_io_adc5_sum+0x1>
   1f65c:	a0 91 6a 29 	lds	r26, 0x296A	; 0x80296a <g_adc_io_adc5_sum+0x2>
   1f660:	b0 91 6b 29 	lds	r27, 0x296B	; 0x80296b <g_adc_io_adc5_sum+0x3>
   1f664:	82 0f       	add	r24, r18
   1f666:	93 1f       	adc	r25, r19
   1f668:	a4 1f       	adc	r26, r20
   1f66a:	b5 1f       	adc	r27, r21
   1f66c:	80 93 68 29 	sts	0x2968, r24	; 0x802968 <g_adc_io_adc5_sum>
   1f670:	90 93 69 29 	sts	0x2969, r25	; 0x802969 <g_adc_io_adc5_sum+0x1>
   1f674:	a0 93 6a 29 	sts	0x296A, r26	; 0x80296a <g_adc_io_adc5_sum+0x2>
   1f678:	b0 93 6b 29 	sts	0x296B, r27	; 0x80296b <g_adc_io_adc5_sum+0x3>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
   1f67c:	80 91 6c 29 	lds	r24, 0x296C	; 0x80296c <g_adc_io_adc5_cnt>
   1f680:	90 91 6d 29 	lds	r25, 0x296D	; 0x80296d <g_adc_io_adc5_cnt+0x1>
   1f684:	01 96       	adiw	r24, 0x01	; 1
   1f686:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <g_adc_io_adc5_cnt>
   1f68a:	90 93 6d 29 	sts	0x296D, r25	; 0x80296d <g_adc_io_adc5_cnt+0x1>
   1f68e:	8f 3f       	cpi	r24, 0xFF	; 255
   1f690:	91 05       	cpc	r25, r1
   1f692:	09 f0       	breq	.+2      	; 0x1f696 <isr_adc_a+0x2f6>
   1f694:	08 f4       	brcc	.+2      	; 0x1f698 <isr_adc_a+0x2f8>
   1f696:	6e c0       	rjmp	.+220    	; 0x1f774 <isr_adc_a+0x3d4>
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
   1f698:	80 91 68 29 	lds	r24, 0x2968	; 0x802968 <g_adc_io_adc5_sum>
   1f69c:	90 91 69 29 	lds	r25, 0x2969	; 0x802969 <g_adc_io_adc5_sum+0x1>
   1f6a0:	a0 91 6a 29 	lds	r26, 0x296A	; 0x80296a <g_adc_io_adc5_sum+0x2>
   1f6a4:	b0 91 6b 29 	lds	r27, 0x296B	; 0x80296b <g_adc_io_adc5_sum+0x3>
   1f6a8:	80 93 64 29 	sts	0x2964, r24	; 0x802964 <g_adc_io_adc5_cur>
   1f6ac:	90 93 65 29 	sts	0x2965, r25	; 0x802965 <g_adc_io_adc5_cur+0x1>
   1f6b0:	a0 93 66 29 	sts	0x2966, r26	; 0x802966 <g_adc_io_adc5_cur+0x2>
   1f6b4:	b0 93 67 29 	sts	0x2967, r27	; 0x802967 <g_adc_io_adc5_cur+0x3>
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
   1f6b8:	10 92 6c 29 	sts	0x296C, r1	; 0x80296c <g_adc_io_adc5_cnt>
   1f6bc:	10 92 6d 29 	sts	0x296D, r1	; 0x80296d <g_adc_io_adc5_cnt+0x1>
   1f6c0:	10 92 68 29 	sts	0x2968, r1	; 0x802968 <g_adc_io_adc5_sum>
   1f6c4:	10 92 69 29 	sts	0x2969, r1	; 0x802969 <g_adc_io_adc5_sum+0x1>
   1f6c8:	10 92 6a 29 	sts	0x296A, r1	; 0x80296a <g_adc_io_adc5_sum+0x2>
   1f6cc:	10 92 6b 29 	sts	0x296B, r1	; 0x80296b <g_adc_io_adc5_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f6d0:	51 c0       	rjmp	.+162    	; 0x1f774 <isr_adc_a+0x3d4>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
		}

	} else if (ch_mask & ADC_SILENCE_CH) {
   1f6d2:	8e 81       	ldd	r24, Y+6	; 0x06
   1f6d4:	88 2f       	mov	r24, r24
   1f6d6:	90 e0       	ldi	r25, 0x00	; 0
   1f6d8:	88 70       	andi	r24, 0x08	; 8
   1f6da:	99 27       	eor	r25, r25
   1f6dc:	89 2b       	or	r24, r25
   1f6de:	09 f4       	brne	.+2      	; 0x1f6e2 <isr_adc_a+0x342>
   1f6e0:	49 c0       	rjmp	.+146    	; 0x1f774 <isr_adc_a+0x3d4>
		g_adc_silence_sum += val;
   1f6e2:	8a 81       	ldd	r24, Y+2	; 0x02
   1f6e4:	9b 81       	ldd	r25, Y+3	; 0x03
   1f6e6:	9c 01       	movw	r18, r24
   1f6e8:	99 0f       	add	r25, r25
   1f6ea:	44 0b       	sbc	r20, r20
   1f6ec:	55 0b       	sbc	r21, r21
   1f6ee:	80 91 72 29 	lds	r24, 0x2972	; 0x802972 <g_adc_silence_sum>
   1f6f2:	90 91 73 29 	lds	r25, 0x2973	; 0x802973 <g_adc_silence_sum+0x1>
   1f6f6:	a0 91 74 29 	lds	r26, 0x2974	; 0x802974 <g_adc_silence_sum+0x2>
   1f6fa:	b0 91 75 29 	lds	r27, 0x2975	; 0x802975 <g_adc_silence_sum+0x3>
   1f6fe:	82 0f       	add	r24, r18
   1f700:	93 1f       	adc	r25, r19
   1f702:	a4 1f       	adc	r26, r20
   1f704:	b5 1f       	adc	r27, r21
   1f706:	80 93 72 29 	sts	0x2972, r24	; 0x802972 <g_adc_silence_sum>
   1f70a:	90 93 73 29 	sts	0x2973, r25	; 0x802973 <g_adc_silence_sum+0x1>
   1f70e:	a0 93 74 29 	sts	0x2974, r26	; 0x802974 <g_adc_silence_sum+0x2>
   1f712:	b0 93 75 29 	sts	0x2975, r27	; 0x802975 <g_adc_silence_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
   1f716:	80 91 76 29 	lds	r24, 0x2976	; 0x802976 <g_adc_silence_cnt>
   1f71a:	90 91 77 29 	lds	r25, 0x2977	; 0x802977 <g_adc_silence_cnt+0x1>
   1f71e:	01 96       	adiw	r24, 0x01	; 1
   1f720:	80 93 76 29 	sts	0x2976, r24	; 0x802976 <g_adc_silence_cnt>
   1f724:	90 93 77 29 	sts	0x2977, r25	; 0x802977 <g_adc_silence_cnt+0x1>
   1f728:	8f 3f       	cpi	r24, 0xFF	; 255
   1f72a:	91 05       	cpc	r25, r1
   1f72c:	19 f1       	breq	.+70     	; 0x1f774 <isr_adc_a+0x3d4>
   1f72e:	10 f1       	brcs	.+68     	; 0x1f774 <isr_adc_a+0x3d4>
			g_adc_silence_cur = g_adc_silence_sum;
   1f730:	80 91 72 29 	lds	r24, 0x2972	; 0x802972 <g_adc_silence_sum>
   1f734:	90 91 73 29 	lds	r25, 0x2973	; 0x802973 <g_adc_silence_sum+0x1>
   1f738:	a0 91 74 29 	lds	r26, 0x2974	; 0x802974 <g_adc_silence_sum+0x2>
   1f73c:	b0 91 75 29 	lds	r27, 0x2975	; 0x802975 <g_adc_silence_sum+0x3>
   1f740:	80 93 6e 29 	sts	0x296E, r24	; 0x80296e <g_adc_silence_cur>
   1f744:	90 93 6f 29 	sts	0x296F, r25	; 0x80296f <g_adc_silence_cur+0x1>
   1f748:	a0 93 70 29 	sts	0x2970, r26	; 0x802970 <g_adc_silence_cur+0x2>
   1f74c:	b0 93 71 29 	sts	0x2971, r27	; 0x802971 <g_adc_silence_cur+0x3>
			g_adc_silence_sum = g_adc_silence_cnt = 0;
   1f750:	10 92 76 29 	sts	0x2976, r1	; 0x802976 <g_adc_silence_cnt>
   1f754:	10 92 77 29 	sts	0x2977, r1	; 0x802977 <g_adc_silence_cnt+0x1>
   1f758:	10 92 72 29 	sts	0x2972, r1	; 0x802972 <g_adc_silence_sum>
   1f75c:	10 92 73 29 	sts	0x2973, r1	; 0x802973 <g_adc_silence_sum+0x1>
   1f760:	10 92 74 29 	sts	0x2974, r1	; 0x802974 <g_adc_silence_sum+0x2>
   1f764:	10 92 75 29 	sts	0x2975, r1	; 0x802975 <g_adc_silence_sum+0x3>
		}
	}
}
   1f768:	05 c0       	rjmp	.+10     	; 0x1f774 <isr_adc_a+0x3d4>
				g_adc_vctcxo_sum += val;
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
				}
			break;
   1f76a:	00 00       	nop
   1f76c:	03 c0       	rjmp	.+6      	; 0x1f774 <isr_adc_a+0x3d4>
				g_adc_5v0_sum += val;
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
					g_adc_5v0_cur = g_adc_5v0_sum;
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
				}
			break;
   1f76e:	00 00       	nop
   1f770:	01 c0       	rjmp	.+2      	; 0x1f774 <isr_adc_a+0x3d4>
				g_adc_vbat_sum += val;
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
					g_adc_vbat_cur = g_adc_vbat_sum;
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
				}
			break;
   1f772:	00 00       	nop
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f774:	00 00       	nop
   1f776:	28 96       	adiw	r28, 0x08	; 8
   1f778:	cd bf       	out	0x3d, r28	; 61
   1f77a:	de bf       	out	0x3e, r29	; 62
   1f77c:	df 91       	pop	r29
   1f77e:	cf 91       	pop	r28
   1f780:	08 95       	ret

0001f782 <isr_adc_b>:

void isr_adc_b(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   1f782:	cf 93       	push	r28
   1f784:	df 93       	push	r29
   1f786:	cd b7       	in	r28, 0x3d	; 61
   1f788:	de b7       	in	r29, 0x3e	; 62
   1f78a:	27 97       	sbiw	r28, 0x07	; 7
   1f78c:	cd bf       	out	0x3d, r28	; 61
   1f78e:	de bf       	out	0x3e, r29	; 62
   1f790:	8b 83       	std	Y+3, r24	; 0x03
   1f792:	9c 83       	std	Y+4, r25	; 0x04
   1f794:	6d 83       	std	Y+5, r22	; 0x05
   1f796:	4e 83       	std	Y+6, r20	; 0x06
   1f798:	5f 83       	std	Y+7, r21	; 0x07
	int16_t val = res - C_ADC_0V0_DELTA;
   1f79a:	8e 81       	ldd	r24, Y+6	; 0x06
   1f79c:	9f 81       	ldd	r25, Y+7	; 0x07
   1f79e:	8e 5b       	subi	r24, 0xBE	; 190
   1f7a0:	91 09       	sbc	r25, r1
   1f7a2:	89 83       	std	Y+1, r24	; 0x01
   1f7a4:	9a 83       	std	Y+2, r25	; 0x02

	if (ch_mask & ADC_TEMP_CH) {
   1f7a6:	8d 81       	ldd	r24, Y+5	; 0x05
   1f7a8:	88 2f       	mov	r24, r24
   1f7aa:	90 e0       	ldi	r25, 0x00	; 0
   1f7ac:	81 70       	andi	r24, 0x01	; 1
   1f7ae:	99 27       	eor	r25, r25
   1f7b0:	89 2b       	or	r24, r25
   1f7b2:	09 f4       	brne	.+2      	; 0x1f7b6 <isr_adc_b+0x34>
   1f7b4:	43 c0       	rjmp	.+134    	; 0x1f83c <isr_adc_b+0xba>
		g_adc_temp_sum += val;
   1f7b6:	89 81       	ldd	r24, Y+1	; 0x01
   1f7b8:	9a 81       	ldd	r25, Y+2	; 0x02
   1f7ba:	9c 01       	movw	r18, r24
   1f7bc:	99 0f       	add	r25, r25
   1f7be:	44 0b       	sbc	r20, r20
   1f7c0:	55 0b       	sbc	r21, r21
   1f7c2:	80 91 7c 29 	lds	r24, 0x297C	; 0x80297c <g_adc_temp_sum>
   1f7c6:	90 91 7d 29 	lds	r25, 0x297D	; 0x80297d <g_adc_temp_sum+0x1>
   1f7ca:	a0 91 7e 29 	lds	r26, 0x297E	; 0x80297e <g_adc_temp_sum+0x2>
   1f7ce:	b0 91 7f 29 	lds	r27, 0x297F	; 0x80297f <g_adc_temp_sum+0x3>
   1f7d2:	82 0f       	add	r24, r18
   1f7d4:	93 1f       	adc	r25, r19
   1f7d6:	a4 1f       	adc	r26, r20
   1f7d8:	b5 1f       	adc	r27, r21
   1f7da:	80 93 7c 29 	sts	0x297C, r24	; 0x80297c <g_adc_temp_sum>
   1f7de:	90 93 7d 29 	sts	0x297D, r25	; 0x80297d <g_adc_temp_sum+0x1>
   1f7e2:	a0 93 7e 29 	sts	0x297E, r26	; 0x80297e <g_adc_temp_sum+0x2>
   1f7e6:	b0 93 7f 29 	sts	0x297F, r27	; 0x80297f <g_adc_temp_sum+0x3>
		if (++g_adc_temp_cnt >= C_ADC_SUM_CNT) {
   1f7ea:	80 91 80 29 	lds	r24, 0x2980	; 0x802980 <g_adc_temp_cnt>
   1f7ee:	90 91 81 29 	lds	r25, 0x2981	; 0x802981 <g_adc_temp_cnt+0x1>
   1f7f2:	01 96       	adiw	r24, 0x01	; 1
   1f7f4:	80 93 80 29 	sts	0x2980, r24	; 0x802980 <g_adc_temp_cnt>
   1f7f8:	90 93 81 29 	sts	0x2981, r25	; 0x802981 <g_adc_temp_cnt+0x1>
   1f7fc:	8f 3f       	cpi	r24, 0xFF	; 255
   1f7fe:	91 05       	cpc	r25, r1
   1f800:	e9 f0       	breq	.+58     	; 0x1f83c <isr_adc_b+0xba>
   1f802:	e0 f0       	brcs	.+56     	; 0x1f83c <isr_adc_b+0xba>
			g_adc_temp_cur = g_adc_temp_sum;
   1f804:	80 91 7c 29 	lds	r24, 0x297C	; 0x80297c <g_adc_temp_sum>
   1f808:	90 91 7d 29 	lds	r25, 0x297D	; 0x80297d <g_adc_temp_sum+0x1>
   1f80c:	a0 91 7e 29 	lds	r26, 0x297E	; 0x80297e <g_adc_temp_sum+0x2>
   1f810:	b0 91 7f 29 	lds	r27, 0x297F	; 0x80297f <g_adc_temp_sum+0x3>
   1f814:	80 93 78 29 	sts	0x2978, r24	; 0x802978 <g_adc_temp_cur>
   1f818:	90 93 79 29 	sts	0x2979, r25	; 0x802979 <g_adc_temp_cur+0x1>
   1f81c:	a0 93 7a 29 	sts	0x297A, r26	; 0x80297a <g_adc_temp_cur+0x2>
   1f820:	b0 93 7b 29 	sts	0x297B, r27	; 0x80297b <g_adc_temp_cur+0x3>
			g_adc_temp_sum = g_adc_temp_cnt = 0;
   1f824:	10 92 80 29 	sts	0x2980, r1	; 0x802980 <g_adc_temp_cnt>
   1f828:	10 92 81 29 	sts	0x2981, r1	; 0x802981 <g_adc_temp_cnt+0x1>
   1f82c:	10 92 7c 29 	sts	0x297C, r1	; 0x80297c <g_adc_temp_sum>
   1f830:	10 92 7d 29 	sts	0x297D, r1	; 0x80297d <g_adc_temp_sum+0x1>
   1f834:	10 92 7e 29 	sts	0x297E, r1	; 0x80297e <g_adc_temp_sum+0x2>
   1f838:	10 92 7f 29 	sts	0x297F, r1	; 0x80297f <g_adc_temp_sum+0x3>
		}
	}
}
   1f83c:	00 00       	nop
   1f83e:	27 96       	adiw	r28, 0x07	; 7
   1f840:	cd bf       	out	0x3d, r28	; 61
   1f842:	de bf       	out	0x3e, r29	; 62
   1f844:	df 91       	pop	r29
   1f846:	cf 91       	pop	r28
   1f848:	08 95       	ret

0001f84a <dac_init>:


static void dac_init(void)
{
   1f84a:	0f 93       	push	r16
   1f84c:	1f 93       	push	r17
   1f84e:	cf 93       	push	r28
   1f850:	df 93       	push	r29
   1f852:	cd b7       	in	r28, 0x3d	; 61
   1f854:	de b7       	in	r29, 0x3e	; 62
   1f856:	61 97       	sbiw	r28, 0x11	; 17
   1f858:	cd bf       	out	0x3d, r28	; 61
   1f85a:	de bf       	out	0x3e, r29	; 62
	dac_read_configuration(&DAC_DAC, &dac_conf);
   1f85c:	60 ec       	ldi	r22, 0xC0	; 192
   1f85e:	7b e2       	ldi	r23, 0x2B	; 43
   1f860:	80 e2       	ldi	r24, 0x20	; 32
   1f862:	93 e0       	ldi	r25, 0x03	; 3
   1f864:	0e 94 40 ae 	call	0x15c80	; 0x15c80 <dac_read_configuration>
   1f868:	80 ec       	ldi	r24, 0xC0	; 192
   1f86a:	9b e2       	ldi	r25, 0x2B	; 43
   1f86c:	89 83       	std	Y+1, r24	; 0x01
   1f86e:	9a 83       	std	Y+2, r25	; 0x02
   1f870:	18 8a       	std	Y+16, r1	; 0x10
   1f872:	81 e0       	ldi	r24, 0x01	; 1
   1f874:	89 8b       	std	Y+17, r24	; 0x11
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
   1f876:	98 89       	ldd	r25, Y+16	; 0x10
   1f878:	89 89       	ldd	r24, Y+17	; 0x11
   1f87a:	29 2f       	mov	r18, r25
   1f87c:	28 2b       	or	r18, r24
   1f87e:	89 81       	ldd	r24, Y+1	; 0x01
   1f880:	9a 81       	ldd	r25, Y+2	; 0x02
   1f882:	fc 01       	movw	r30, r24
   1f884:	22 83       	std	Z+2, r18	; 0x02
   1f886:	80 ec       	ldi	r24, 0xC0	; 192
   1f888:	9b e2       	ldi	r25, 0x2B	; 43
   1f88a:	8b 83       	std	Y+3, r24	; 0x03
   1f88c:	9c 83       	std	Y+4, r25	; 0x04
   1f88e:	83 e0       	ldi	r24, 0x03	; 3
   1f890:	8d 87       	std	Y+13, r24	; 0x0d
   1f892:	1e 86       	std	Y+14, r1	; 0x0e
 * also be configured with \ref dac_set_refresh_interval().
 */
__always_inline static void dac_set_active_channel(struct dac_config *conf,
		uint8_t ch_mask, uint8_t int_out_ch_mask)
{
	uint8_t setting = 0;
   1f894:	1f 86       	std	Y+15, r1	; 0x0f
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
   1f896:	9d 85       	ldd	r25, Y+13	; 0x0d
   1f898:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f89a:	89 27       	eor	r24, r25
   1f89c:	88 2f       	mov	r24, r24
   1f89e:	90 e0       	ldi	r25, 0x00	; 0
   1f8a0:	88 0f       	add	r24, r24
   1f8a2:	99 1f       	adc	r25, r25
   1f8a4:	88 0f       	add	r24, r24
   1f8a6:	99 1f       	adc	r25, r25
   1f8a8:	98 2f       	mov	r25, r24
   1f8aa:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f8ac:	88 23       	and	r24, r24
   1f8ae:	11 f0       	breq	.+4      	; 0x1f8b4 <dac_init+0x6a>
   1f8b0:	80 e1       	ldi	r24, 0x10	; 16
   1f8b2:	01 c0       	rjmp	.+2      	; 0x1f8b6 <dac_init+0x6c>
   1f8b4:	80 e0       	ldi	r24, 0x00	; 0
   1f8b6:	89 2b       	or	r24, r25
   1f8b8:	28 2f       	mov	r18, r24
   1f8ba:	8b 81       	ldd	r24, Y+3	; 0x03
   1f8bc:	9c 81       	ldd	r25, Y+4	; 0x04
   1f8be:	fc 01       	movw	r30, r24
   1f8c0:	20 83       	st	Z, r18
			(int_out_ch_mask ? DAC_IDOEN_bm : 0);

	// Enable the specified number of DAC channels.
	if (ch_mask == DAC_CH0) {
   1f8c2:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f8c4:	81 30       	cpi	r24, 0x01	; 1
   1f8c6:	11 f4       	brne	.+4      	; 0x1f8cc <dac_init+0x82>
		setting = DAC_CHSEL_SINGLE_gc;
   1f8c8:	1f 86       	std	Y+15, r1	; 0x0f
   1f8ca:	05 c0       	rjmp	.+10     	; 0x1f8d6 <dac_init+0x8c>
	} else if (ch_mask == DAC_CH1) {
   1f8cc:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f8ce:	82 30       	cpi	r24, 0x02	; 2
   1f8d0:	11 f0       	breq	.+4      	; 0x1f8d6 <dac_init+0x8c>
		setting = DAC_CHSEL_SINGLE1_gc;
#else
		Assert(false);
#endif
	} else {
		setting = DAC_CHSEL_DUAL_gc;
   1f8d2:	80 e4       	ldi	r24, 0x40	; 64
   1f8d4:	8f 87       	std	Y+15, r24	; 0x0f
	}
	conf->ctrlb &= ~DAC_CHSEL_gm;
   1f8d6:	8b 81       	ldd	r24, Y+3	; 0x03
   1f8d8:	9c 81       	ldd	r25, Y+4	; 0x04
   1f8da:	fc 01       	movw	r30, r24
   1f8dc:	81 81       	ldd	r24, Z+1	; 0x01
   1f8de:	28 2f       	mov	r18, r24
   1f8e0:	2f 79       	andi	r18, 0x9F	; 159
   1f8e2:	8b 81       	ldd	r24, Y+3	; 0x03
   1f8e4:	9c 81       	ldd	r25, Y+4	; 0x04
   1f8e6:	fc 01       	movw	r30, r24
   1f8e8:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= setting;
   1f8ea:	8b 81       	ldd	r24, Y+3	; 0x03
   1f8ec:	9c 81       	ldd	r25, Y+4	; 0x04
   1f8ee:	fc 01       	movw	r30, r24
   1f8f0:	91 81       	ldd	r25, Z+1	; 0x01
   1f8f2:	8f 85       	ldd	r24, Y+15	; 0x0f
   1f8f4:	29 2f       	mov	r18, r25
   1f8f6:	28 2b       	or	r18, r24
   1f8f8:	8b 81       	ldd	r24, Y+3	; 0x03
   1f8fa:	9c 81       	ldd	r25, Y+4	; 0x04
   1f8fc:	fc 01       	movw	r30, r24
   1f8fe:	21 83       	std	Z+1, r18	; 0x01
   1f900:	80 ec       	ldi	r24, 0xC0	; 192
   1f902:	9b e2       	ldi	r25, 0x2B	; 43
   1f904:	8d 83       	std	Y+5, r24	; 0x05
   1f906:	9e 83       	std	Y+6, r25	; 0x06
   1f908:	83 e0       	ldi	r24, 0x03	; 3
   1f90a:	8b 87       	std	Y+11, r24	; 0x0b
   1f90c:	84 e0       	ldi	r24, 0x04	; 4
   1f90e:	8c 87       	std	Y+12, r24	; 0x0c
__always_inline static void dac_set_conversion_trigger(struct dac_config *conf,
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
   1f910:	8d 81       	ldd	r24, Y+5	; 0x05
   1f912:	9e 81       	ldd	r25, Y+6	; 0x06
   1f914:	fc 01       	movw	r30, r24
   1f916:	81 81       	ldd	r24, Z+1	; 0x01
   1f918:	28 2f       	mov	r18, r24
   1f91a:	2c 7f       	andi	r18, 0xFC	; 252
   1f91c:	8d 81       	ldd	r24, Y+5	; 0x05
   1f91e:	9e 81       	ldd	r25, Y+6	; 0x06
   1f920:	fc 01       	movw	r30, r24
   1f922:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
   1f924:	8d 81       	ldd	r24, Y+5	; 0x05
   1f926:	9e 81       	ldd	r25, Y+6	; 0x06
   1f928:	fc 01       	movw	r30, r24
   1f92a:	91 81       	ldd	r25, Z+1	; 0x01
   1f92c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1f92e:	29 2f       	mov	r18, r25
   1f930:	28 2b       	or	r18, r24
   1f932:	8d 81       	ldd	r24, Y+5	; 0x05
   1f934:	9e 81       	ldd	r25, Y+6	; 0x06
   1f936:	fc 01       	movw	r30, r24
   1f938:	21 83       	std	Z+1, r18	; 0x01
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
   1f93a:	8d 81       	ldd	r24, Y+5	; 0x05
   1f93c:	9e 81       	ldd	r25, Y+6	; 0x06
   1f93e:	2c 85       	ldd	r18, Y+12	; 0x0c
   1f940:	fc 01       	movw	r30, r24
   1f942:	23 83       	std	Z+3, r18	; 0x03
	dac_set_conversion_parameters(&dac_conf, DAC_REF_BANDGAP, DAC_ADJ_LEFT);
	dac_set_active_channel(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 0);
	dac_set_conversion_trigger(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 4);
	dac_write_configuration(&DAC_DAC, &dac_conf);
   1f944:	60 ec       	ldi	r22, 0xC0	; 192
   1f946:	7b e2       	ldi	r23, 0x2B	; 43
   1f948:	80 e2       	ldi	r24, 0x20	; 32
   1f94a:	93 e0       	ldi	r25, 0x03	; 3
   1f94c:	0e 94 c8 ad 	call	0x15b90	; 0x15b90 <dac_write_configuration>

	/* Get production signature for calibration */
	DACB_CH0OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB0_OFFSET);
   1f950:	09 e2       	ldi	r16, 0x29	; 41
   1f952:	13 e0       	ldi	r17, 0x03	; 3
   1f954:	82 e3       	ldi	r24, 0x32	; 50
   1f956:	8f 83       	std	Y+7, r24	; 0x07
 * \return Byte with specified calibration data.
 */
__always_inline static uint8_t dac_get_calibration_data(
		enum dac_calibration_data cal)
{
	return nvm_read_production_signature_row(cal);
   1f958:	8f 81       	ldd	r24, Y+7	; 0x07
   1f95a:	0e 94 ec ca 	call	0x195d8	; 0x195d8 <nvm_read_production_signature_row>
   1f95e:	f8 01       	movw	r30, r16
   1f960:	80 83       	st	Z, r24
	DACB_CH0GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB0_GAIN);
   1f962:	08 e2       	ldi	r16, 0x28	; 40
   1f964:	13 e0       	ldi	r17, 0x03	; 3
   1f966:	83 e3       	ldi	r24, 0x33	; 51
   1f968:	88 87       	std	Y+8, r24	; 0x08
   1f96a:	88 85       	ldd	r24, Y+8	; 0x08
   1f96c:	0e 94 ec ca 	call	0x195d8	; 0x195d8 <nvm_read_production_signature_row>
   1f970:	f8 01       	movw	r30, r16
   1f972:	80 83       	st	Z, r24
	DACB_CH1OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB1_OFFSET);
   1f974:	0b e2       	ldi	r16, 0x2B	; 43
   1f976:	13 e0       	ldi	r17, 0x03	; 3
   1f978:	86 e3       	ldi	r24, 0x36	; 54
   1f97a:	89 87       	std	Y+9, r24	; 0x09
   1f97c:	89 85       	ldd	r24, Y+9	; 0x09
   1f97e:	0e 94 ec ca 	call	0x195d8	; 0x195d8 <nvm_read_production_signature_row>
   1f982:	f8 01       	movw	r30, r16
   1f984:	80 83       	st	Z, r24
	DACB_CH1GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB1_GAIN);
   1f986:	0a e2       	ldi	r16, 0x2A	; 42
   1f988:	13 e0       	ldi	r17, 0x03	; 3
   1f98a:	87 e3       	ldi	r24, 0x37	; 55
   1f98c:	8a 87       	std	Y+10, r24	; 0x0a
   1f98e:	8a 85       	ldd	r24, Y+10	; 0x0a
   1f990:	0e 94 ec ca 	call	0x195d8	; 0x195d8 <nvm_read_production_signature_row>
   1f994:	f8 01       	movw	r30, r16

	dma_init();
   1f996:	80 83       	st	Z, r24
}
   1f998:	4b d0       	rcall	.+150    	; 0x1fa30 <dma_init>
   1f99a:	00 00       	nop
   1f99c:	61 96       	adiw	r28, 0x11	; 17
   1f99e:	cd bf       	out	0x3d, r28	; 61
   1f9a0:	de bf       	out	0x3e, r29	; 62
   1f9a2:	df 91       	pop	r29
   1f9a4:	cf 91       	pop	r28
   1f9a6:	1f 91       	pop	r17
   1f9a8:	0f 91       	pop	r16
   1f9aa:	08 95       	ret

0001f9ac <dac_start>:

static void dac_start(void)
{
   1f9ac:	0f 93       	push	r16
   1f9ae:	1f 93       	push	r17
   1f9b0:	cf 93       	push	r28
   1f9b2:	df 93       	push	r29
   1f9b4:	1f 92       	push	r1
   1f9b6:	cd b7       	in	r28, 0x3d	; 61
   1f9b8:	de b7       	in	r29, 0x3e	; 62
	dac_enable(&DACB);
   1f9ba:	80 e2       	ldi	r24, 0x20	; 32
   1f9bc:	93 e0       	ldi	r25, 0x03	; 3
   1f9be:	0e 94 86 ad 	call	0x15b0c	; 0x15b0c <dac_enable>
	/* Connect the DMA to the DAC periphery */
	dma_start();

	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();
   1f9c2:	be d0       	rcall	.+380    	; 0x1fb40 <dma_start>
   1f9c4:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>

		/* Prepare DMA blocks */
		calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f9c8:	89 83       	std	Y+1, r24	; 0x01
   1f9ca:	02 ee       	ldi	r16, 0xE2	; 226
   1f9cc:	1b e2       	ldi	r17, 0x2B	; 43
   1f9ce:	21 e4       	ldi	r18, 0x41	; 65
   1f9d0:	30 e2       	ldi	r19, 0x20	; 32
   1f9d2:	4a ed       	ldi	r20, 0xDA	; 218
   1f9d4:	5b e2       	ldi	r21, 0x2B	; 43
   1f9d6:	6e ed       	ldi	r22, 0xDE	; 222
   1f9d8:	7b e2       	ldi	r23, 0x2B	; 43
   1f9da:	86 ee       	ldi	r24, 0xE6	; 230
   1f9dc:	9b e2       	ldi	r25, 0x2B	; 43
   1f9de:	0e 94 6a e6 	call	0x1ccd4	; 0x1ccd4 <calc_next_frame>
		calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f9e2:	02 ee       	ldi	r16, 0xE2	; 226
   1f9e4:	1b e2       	ldi	r17, 0x2B	; 43
   1f9e6:	21 e4       	ldi	r18, 0x41	; 65
   1f9e8:	30 e2       	ldi	r19, 0x20	; 32
   1f9ea:	4a ed       	ldi	r20, 0xDA	; 218
   1f9ec:	5b e2       	ldi	r21, 0x2B	; 43
   1f9ee:	6e ed       	ldi	r22, 0xDE	; 222
   1f9f0:	7b e2       	ldi	r23, 0x2B	; 43
   1f9f2:	86 e0       	ldi	r24, 0x06	; 6
   1f9f4:	9c e2       	ldi	r25, 0x2C	; 44
   1f9f6:	0e 94 6a e6 	call	0x1ccd4	; 0x1ccd4 <calc_next_frame>

		/* DMA channels activation */
		dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   1f9fa:	80 e0       	ldi	r24, 0x00	; 0
   1f9fc:	0e 94 aa d0 	call	0x1a154	; 0x1a154 <dma_channel_enable>

		cpu_irq_restore(flags);
   1fa00:	89 81       	ldd	r24, Y+1	; 0x01
   1fa02:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}
}
   1fa06:	00 00       	nop
   1fa08:	0f 90       	pop	r0
   1fa0a:	df 91       	pop	r29
   1fa0c:	cf 91       	pop	r28
   1fa0e:	1f 91       	pop	r17
   1fa10:	0f 91       	pop	r16
   1fa12:	08 95       	ret

0001fa14 <dac_stop>:

static void dac_stop(void)
{
   1fa14:	cf 93       	push	r28
   1fa16:	df 93       	push	r29
   1fa18:	cd b7       	in	r28, 0x3d	; 61
   1fa1a:	de b7       	in	r29, 0x3e	; 62
	dma_disable();
   1fa1c:	0e 94 41 4e 	call	0x9c82	; 0x9c82 <dma_disable>
	dac_disable(&DACB);
   1fa20:	80 e2       	ldi	r24, 0x20	; 32
   1fa22:	93 e0       	ldi	r25, 0x03	; 3
   1fa24:	0e 94 a7 ad 	call	0x15b4e	; 0x15b4e <dac_disable>
}
   1fa28:	00 00       	nop
   1fa2a:	df 91       	pop	r29
   1fa2c:	cf 91       	pop	r28
   1fa2e:	08 95       	ret

0001fa30 <dma_init>:


static void dma_init(void)
{
   1fa30:	cf 93       	push	r28
   1fa32:	df 93       	push	r29
   1fa34:	cd b7       	in	r28, 0x3d	; 61
   1fa36:	de b7       	in	r29, 0x3e	; 62
	memset(&dmach_dma0_conf, 0, sizeof(dmach_dma0_conf));	// DACB channel 0 - linked with dma1
   1fa38:	4b e0       	ldi	r20, 0x0B	; 11
   1fa3a:	50 e0       	ldi	r21, 0x00	; 0
   1fa3c:	60 e0       	ldi	r22, 0x00	; 0
   1fa3e:	70 e0       	ldi	r23, 0x00	; 0
   1fa40:	84 ec       	ldi	r24, 0xC4	; 196
   1fa42:	9b e2       	ldi	r25, 0x2B	; 43
   1fa44:	0f 94 0b 34 	call	0x26816	; 0x26816 <memset>
	memset(&dmach_dma1_conf, 0, sizeof(dmach_dma1_conf));	// DACB channel 1 - linked with dma0
   1fa48:	4b e0       	ldi	r20, 0x0B	; 11
   1fa4a:	50 e0       	ldi	r21, 0x00	; 0
   1fa4c:	60 e0       	ldi	r22, 0x00	; 0
   1fa4e:	70 e0       	ldi	r23, 0x00	; 0
   1fa50:	8f ec       	ldi	r24, 0xCF	; 207
   1fa52:	9b e2       	ldi	r25, 0x2B	; 43
   1fa54:	0f 94 0b 34 	call	0x26816	; 0x26816 <memset>

	dma_channel_set_burst_length(&dmach_dma0_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   1fa58:	62 e0       	ldi	r22, 0x02	; 2
   1fa5a:	84 ec       	ldi	r24, 0xC4	; 196
   1fa5c:	9b e2       	ldi	r25, 0x2B	; 43
   1fa5e:	0e 94 d2 d0 	call	0x1a1a4	; 0x1a1a4 <dma_channel_set_burst_length>
	dma_channel_set_burst_length(&dmach_dma1_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   1fa62:	62 e0       	ldi	r22, 0x02	; 2
   1fa64:	8f ec       	ldi	r24, 0xCF	; 207
   1fa66:	9b e2       	ldi	r25, 0x2B	; 43
   1fa68:	0e 94 d2 d0 	call	0x1a1a4	; 0x1a1a4 <dma_channel_set_burst_length>

	dma_channel_set_transfer_count(&dmach_dma0_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   1fa6c:	60 e2       	ldi	r22, 0x20	; 32
   1fa6e:	70 e0       	ldi	r23, 0x00	; 0
   1fa70:	84 ec       	ldi	r24, 0xC4	; 196
   1fa72:	9b e2       	ldi	r25, 0x2B	; 43
   1fa74:	0e 94 e0 d1 	call	0x1a3c0	; 0x1a3c0 <dma_channel_set_transfer_count>
	dma_channel_set_transfer_count(&dmach_dma1_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   1fa78:	60 e2       	ldi	r22, 0x20	; 32
   1fa7a:	70 e0       	ldi	r23, 0x00	; 0
   1fa7c:	8f ec       	ldi	r24, 0xCF	; 207
   1fa7e:	9b e2       	ldi	r25, 0x2B	; 43
   1fa80:	0e 94 e0 d1 	call	0x1a3c0	; 0x1a3c0 <dma_channel_set_transfer_count>

	dma_channel_set_src_reload_mode(&dmach_dma0_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   1fa84:	60 ec       	ldi	r22, 0xC0	; 192
   1fa86:	84 ec       	ldi	r24, 0xC4	; 196
   1fa88:	9b e2       	ldi	r25, 0x2B	; 43
   1fa8a:	0e 94 3c d1 	call	0x1a278	; 0x1a278 <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma0_conf, DMA_CH_SRCDIR_INC_gc);
   1fa8e:	60 e1       	ldi	r22, 0x10	; 16
   1fa90:	84 ec       	ldi	r24, 0xC4	; 196
   1fa92:	9b e2       	ldi	r25, 0x2B	; 43
   1fa94:	0e 94 84 d1 	call	0x1a308	; 0x1a308 <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[0][0]);
   1fa98:	86 ee       	ldi	r24, 0xE6	; 230
   1fa9a:	9b e2       	ldi	r25, 0x2B	; 43
   1fa9c:	bc 01       	movw	r22, r24
   1fa9e:	84 ec       	ldi	r24, 0xC4	; 196
   1faa0:	9b e2       	ldi	r25, 0x2B	; 43
   1faa2:	0e 94 10 d2 	call	0x1a420	; 0x1a420 <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma0_conf, DMA_CH_DESTRELOAD_BURST_gc);
   1faa6:	68 e0       	ldi	r22, 0x08	; 8
   1faa8:	84 ec       	ldi	r24, 0xC4	; 196
   1faaa:	9b e2       	ldi	r25, 0x2B	; 43
   1faac:	0e 94 60 d1 	call	0x1a2c0	; 0x1a2c0 <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma0_conf, DMA_CH_DESTDIR_INC_gc);
   1fab0:	61 e0       	ldi	r22, 0x01	; 1
   1fab2:	84 ec       	ldi	r24, 0xC4	; 196
   1fab4:	9b e2       	ldi	r25, 0x2B	; 43
   1fab6:	0e 94 a8 d1 	call	0x1a350	; 0x1a350 <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   1faba:	68 e3       	ldi	r22, 0x38	; 56
   1fabc:	73 e0       	ldi	r23, 0x03	; 3
   1fabe:	84 ec       	ldi	r24, 0xC4	; 196
   1fac0:	9b e2       	ldi	r25, 0x2B	; 43
   1fac2:	0e 94 f8 d1 	call	0x1a3f0	; 0x1a3f0 <dma_channel_set_destination_address>

	dma_channel_set_src_reload_mode(&dmach_dma1_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   1fac6:	60 ec       	ldi	r22, 0xC0	; 192
   1fac8:	8f ec       	ldi	r24, 0xCF	; 207
   1faca:	9b e2       	ldi	r25, 0x2B	; 43
   1facc:	0e 94 3c d1 	call	0x1a278	; 0x1a278 <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma1_conf, DMA_CH_SRCDIR_INC_gc);
   1fad0:	60 e1       	ldi	r22, 0x10	; 16
   1fad2:	8f ec       	ldi	r24, 0xCF	; 207
   1fad4:	9b e2       	ldi	r25, 0x2B	; 43
   1fad6:	0e 94 84 d1 	call	0x1a308	; 0x1a308 <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[1][0]);
   1fada:	86 e0       	ldi	r24, 0x06	; 6
   1fadc:	9c e2       	ldi	r25, 0x2C	; 44
   1fade:	bc 01       	movw	r22, r24
   1fae0:	8f ec       	ldi	r24, 0xCF	; 207
   1fae2:	9b e2       	ldi	r25, 0x2B	; 43
   1fae4:	0e 94 10 d2 	call	0x1a420	; 0x1a420 <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma1_conf, DMA_CH_DESTRELOAD_BURST_gc);
   1fae8:	68 e0       	ldi	r22, 0x08	; 8
   1faea:	8f ec       	ldi	r24, 0xCF	; 207
   1faec:	9b e2       	ldi	r25, 0x2B	; 43
   1faee:	0e 94 60 d1 	call	0x1a2c0	; 0x1a2c0 <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma1_conf, DMA_CH_DESTDIR_INC_gc);
   1faf2:	61 e0       	ldi	r22, 0x01	; 1
   1faf4:	8f ec       	ldi	r24, 0xCF	; 207
   1faf6:	9b e2       	ldi	r25, 0x2B	; 43
   1faf8:	0e 94 a8 d1 	call	0x1a350	; 0x1a350 <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   1fafc:	68 e3       	ldi	r22, 0x38	; 56
   1fafe:	73 e0       	ldi	r23, 0x03	; 3
   1fb00:	8f ec       	ldi	r24, 0xCF	; 207
   1fb02:	9b e2       	ldi	r25, 0x2B	; 43
   1fb04:	0e 94 f8 d1 	call	0x1a3f0	; 0x1a3f0 <dma_channel_set_destination_address>

	dma_channel_set_trigger_source(&dmach_dma0_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   1fb08:	65 e2       	ldi	r22, 0x25	; 37
   1fb0a:	84 ec       	ldi	r24, 0xC4	; 196
   1fb0c:	9b e2       	ldi	r25, 0x2B	; 43
   1fb0e:	0e 94 cc d1 	call	0x1a398	; 0x1a398 <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma0_conf);
   1fb12:	84 ec       	ldi	r24, 0xC4	; 196
   1fb14:	9b e2       	ldi	r25, 0x2B	; 43
   1fb16:	0e 94 f6 d0 	call	0x1a1ec	; 0x1a1ec <dma_channel_set_single_shot>

	dma_channel_set_trigger_source(&dmach_dma1_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   1fb1a:	65 e2       	ldi	r22, 0x25	; 37
   1fb1c:	8f ec       	ldi	r24, 0xCF	; 207
   1fb1e:	9b e2       	ldi	r25, 0x2B	; 43
   1fb20:	0e 94 cc d1 	call	0x1a398	; 0x1a398 <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma1_conf);
   1fb24:	8f ec       	ldi	r24, 0xCF	; 207
   1fb26:	9b e2       	ldi	r25, 0x2B	; 43
   1fb28:	0e 94 f6 d0 	call	0x1a1ec	; 0x1a1ec <dma_channel_set_single_shot>

	task_dac(tcc1_get_time());																		// Calculate DDS increments
   1fb2c:	8f d9       	rcall	.-3298   	; 0x1ee4c <tcc1_get_time>
   1fb2e:	dc 01       	movw	r26, r24
   1fb30:	cb 01       	movw	r24, r22
   1fb32:	bc 01       	movw	r22, r24
   1fb34:	cd 01       	movw	r24, r26
   1fb36:	70 d0       	rcall	.+224    	; 0x1fc18 <task_dac>
}
   1fb38:	00 00       	nop
   1fb3a:	df 91       	pop	r29
   1fb3c:	cf 91       	pop	r28
   1fb3e:	08 95       	ret

0001fb40 <dma_start>:

static void dma_start(void)
{
   1fb40:	cf 93       	push	r28
   1fb42:	df 93       	push	r29
   1fb44:	cd b7       	in	r28, 0x3d	; 61
   1fb46:	de b7       	in	r29, 0x3e	; 62
	dma_enable();
   1fb48:	0e 94 29 4e 	call	0x9c52	; 0x9c52 <dma_enable>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_A, isr_dma_dac_ch0_A);
   1fb4c:	6e ec       	ldi	r22, 0xCE	; 206
   1fb4e:	7d ef       	ldi	r23, 0xFD	; 253
   1fb50:	80 e0       	ldi	r24, 0x00	; 0
   1fb52:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma0_conf, DMA_INT_LVL_MED);
   1fb56:	62 e0       	ldi	r22, 0x02	; 2
   1fb58:	84 ec       	ldi	r24, 0xC4	; 196
   1fb5a:	9b e2       	ldi	r25, 0x2B	; 43
   1fb5c:	0e 94 0e d1 	call	0x1a21c	; 0x1a21c <dma_channel_set_interrupt_level>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_B, isr_dma_dac_ch0_B);
   1fb60:	6d ee       	ldi	r22, 0xED	; 237
   1fb62:	7d ef       	ldi	r23, 0xFD	; 253
   1fb64:	81 e0       	ldi	r24, 0x01	; 1
   1fb66:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma1_conf, DMA_INT_LVL_MED);
   1fb6a:	62 e0       	ldi	r22, 0x02	; 2
   1fb6c:	8f ec       	ldi	r24, 0xCF	; 207
   1fb6e:	9b e2       	ldi	r25, 0x2B	; 43
   1fb70:	0e 94 0e d1 	call	0x1a21c	; 0x1a21c <dma_channel_set_interrupt_level>

	dma_set_priority_mode(DMA_PRIMODE_CH01RR23_gc);
   1fb74:	82 e0       	ldi	r24, 0x02	; 2
   1fb76:	0e 94 70 d0 	call	0x1a0e0	; 0x1a0e0 <dma_set_priority_mode>
	dma_set_double_buffer_mode(DMA_DBUFMODE_CH01_gc);
   1fb7a:	84 e0       	ldi	r24, 0x04	; 4
   1fb7c:	0e 94 8d d0 	call	0x1a11a	; 0x1a11a <dma_set_double_buffer_mode>

	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_A, &dmach_dma0_conf);
   1fb80:	64 ec       	ldi	r22, 0xC4	; 196
   1fb82:	7b e2       	ldi	r23, 0x2B	; 43
   1fb84:	80 e0       	ldi	r24, 0x00	; 0
   1fb86:	0e 94 7a 4f 	call	0x9ef4	; 0x9ef4 <dma_channel_write_config>
	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_B, &dmach_dma1_conf);
   1fb8a:	6f ec       	ldi	r22, 0xCF	; 207
   1fb8c:	7b e2       	ldi	r23, 0x2B	; 43
   1fb8e:	81 e0       	ldi	r24, 0x01	; 1
   1fb90:	0e 94 7a 4f 	call	0x9ef4	; 0x9ef4 <dma_channel_write_config>
}
   1fb94:	00 00       	nop
   1fb96:	df 91       	pop	r29
   1fb98:	cf 91       	pop	r28
   1fb9a:	08 95       	ret

0001fb9c <isr_dma_dac_ch0_A>:

static void isr_dma_dac_ch0_A(enum dma_channel_status status)
{
   1fb9c:	0f 93       	push	r16
   1fb9e:	1f 93       	push	r17
   1fba0:	cf 93       	push	r28
   1fba2:	df 93       	push	r29
   1fba4:	1f 92       	push	r1
   1fba6:	cd b7       	in	r28, 0x3d	; 61
   1fba8:	de b7       	in	r29, 0x3e	; 62
   1fbaa:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_B);
   1fbac:	81 e0       	ldi	r24, 0x01	; 1
   1fbae:	0e 94 aa d0 	call	0x1a154	; 0x1a154 <dma_channel_enable>

	cpu_irq_enable();
   1fbb2:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1fbb4:	02 ee       	ldi	r16, 0xE2	; 226
   1fbb6:	1b e2       	ldi	r17, 0x2B	; 43
   1fbb8:	21 e4       	ldi	r18, 0x41	; 65
   1fbba:	30 e2       	ldi	r19, 0x20	; 32
   1fbbc:	4a ed       	ldi	r20, 0xDA	; 218
   1fbbe:	5b e2       	ldi	r21, 0x2B	; 43
   1fbc0:	6e ed       	ldi	r22, 0xDE	; 222
   1fbc2:	7b e2       	ldi	r23, 0x2B	; 43
   1fbc4:	86 ee       	ldi	r24, 0xE6	; 230
   1fbc6:	9b e2       	ldi	r25, 0x2B	; 43
   1fbc8:	0e 94 6a e6 	call	0x1ccd4	; 0x1ccd4 <calc_next_frame>
}
   1fbcc:	00 00       	nop
   1fbce:	0f 90       	pop	r0
   1fbd0:	df 91       	pop	r29
   1fbd2:	cf 91       	pop	r28
   1fbd4:	1f 91       	pop	r17
   1fbd6:	0f 91       	pop	r16
   1fbd8:	08 95       	ret

0001fbda <isr_dma_dac_ch0_B>:

static void isr_dma_dac_ch0_B(enum dma_channel_status status)
{
   1fbda:	0f 93       	push	r16
   1fbdc:	1f 93       	push	r17
   1fbde:	cf 93       	push	r28
   1fbe0:	df 93       	push	r29
   1fbe2:	1f 92       	push	r1
   1fbe4:	cd b7       	in	r28, 0x3d	; 61
   1fbe6:	de b7       	in	r29, 0x3e	; 62
   1fbe8:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   1fbea:	80 e0       	ldi	r24, 0x00	; 0
   1fbec:	0e 94 aa d0 	call	0x1a154	; 0x1a154 <dma_channel_enable>

	cpu_irq_enable();
   1fbf0:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1fbf2:	02 ee       	ldi	r16, 0xE2	; 226
   1fbf4:	1b e2       	ldi	r17, 0x2B	; 43
   1fbf6:	21 e4       	ldi	r18, 0x41	; 65
   1fbf8:	30 e2       	ldi	r19, 0x20	; 32
   1fbfa:	4a ed       	ldi	r20, 0xDA	; 218
   1fbfc:	5b e2       	ldi	r21, 0x2B	; 43
   1fbfe:	6e ed       	ldi	r22, 0xDE	; 222
   1fc00:	7b e2       	ldi	r23, 0x2B	; 43
   1fc02:	86 e0       	ldi	r24, 0x06	; 6
   1fc04:	9c e2       	ldi	r25, 0x2C	; 44
   1fc06:	0e 94 6a e6 	call	0x1ccd4	; 0x1ccd4 <calc_next_frame>
}
   1fc0a:	00 00       	nop
   1fc0c:	0f 90       	pop	r0
   1fc0e:	df 91       	pop	r29
   1fc10:	cf 91       	pop	r28
   1fc12:	1f 91       	pop	r17
   1fc14:	0f 91       	pop	r16
   1fc16:	08 95       	ret

0001fc18 <task_dac>:


/* The LOOP section */

static void task_dac(uint32_t now)
{	/* Calculation of the DDS increments */
   1fc18:	2f 92       	push	r2
   1fc1a:	3f 92       	push	r3
   1fc1c:	4f 92       	push	r4
   1fc1e:	5f 92       	push	r5
   1fc20:	6f 92       	push	r6
   1fc22:	7f 92       	push	r7
   1fc24:	8f 92       	push	r8
   1fc26:	9f 92       	push	r9
   1fc28:	af 92       	push	r10
   1fc2a:	bf 92       	push	r11
   1fc2c:	cf 92       	push	r12
   1fc2e:	df 92       	push	r13
   1fc30:	ef 92       	push	r14
   1fc32:	ff 92       	push	r15
   1fc34:	0f 93       	push	r16
   1fc36:	1f 93       	push	r17
   1fc38:	cf 93       	push	r28
   1fc3a:	df 93       	push	r29
   1fc3c:	cd b7       	in	r28, 0x3d	; 61
   1fc3e:	de b7       	in	r29, 0x3e	; 62
   1fc40:	66 97       	sbiw	r28, 0x16	; 22
   1fc42:	cd bf       	out	0x3d, r28	; 61
   1fc44:	de bf       	out	0x3e, r29	; 62
   1fc46:	6b 8b       	std	Y+19, r22	; 0x13
   1fc48:	7c 8b       	std	Y+20, r23	; 0x14
   1fc4a:	8d 8b       	std	Y+21, r24	; 0x15
   1fc4c:	9e 8b       	std	Y+22, r25	; 0x16
	static uint32_t s_dds1_freq_mHz = 0UL;
	uint32_t l_dds0_freq_mHz, l_dds1_freq_mHz;

	/* Setting the pair of frequencies */
	{
		irqflags_t flags		= cpu_irq_save();
   1fc4e:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1fc52:	89 83       	std	Y+1, r24	; 0x01
		l_dds0_freq_mHz			= dds0_freq_mHz;
   1fc54:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   1fc58:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   1fc5c:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   1fc60:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   1fc64:	8a 83       	std	Y+2, r24	; 0x02
   1fc66:	9b 83       	std	Y+3, r25	; 0x03
   1fc68:	ac 83       	std	Y+4, r26	; 0x04
   1fc6a:	bd 83       	std	Y+5, r27	; 0x05
		l_dds1_freq_mHz			= dds1_freq_mHz;
   1fc6c:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   1fc70:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   1fc74:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   1fc78:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   1fc7c:	8e 83       	std	Y+6, r24	; 0x06
   1fc7e:	9f 83       	std	Y+7, r25	; 0x07
   1fc80:	a8 87       	std	Y+8, r26	; 0x08
   1fc82:	b9 87       	std	Y+9, r27	; 0x09
		cpu_irq_restore(flags);
   1fc84:	89 81       	ldd	r24, Y+1	; 0x01
   1fc86:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	if ((l_dds0_freq_mHz != s_dds0_freq_mHz) || (l_dds1_freq_mHz != s_dds1_freq_mHz)) {
   1fc8a:	80 91 42 2c 	lds	r24, 0x2C42	; 0x802c42 <s_dds0_freq_mHz.8771>
   1fc8e:	90 91 43 2c 	lds	r25, 0x2C43	; 0x802c43 <s_dds0_freq_mHz.8771+0x1>
   1fc92:	a0 91 44 2c 	lds	r26, 0x2C44	; 0x802c44 <s_dds0_freq_mHz.8771+0x2>
   1fc96:	b0 91 45 2c 	lds	r27, 0x2C45	; 0x802c45 <s_dds0_freq_mHz.8771+0x3>
   1fc9a:	2a 81       	ldd	r18, Y+2	; 0x02
   1fc9c:	3b 81       	ldd	r19, Y+3	; 0x03
   1fc9e:	4c 81       	ldd	r20, Y+4	; 0x04
   1fca0:	5d 81       	ldd	r21, Y+5	; 0x05
   1fca2:	28 17       	cp	r18, r24
   1fca4:	39 07       	cpc	r19, r25
   1fca6:	4a 07       	cpc	r20, r26
   1fca8:	5b 07       	cpc	r21, r27
   1fcaa:	91 f4       	brne	.+36     	; 0x1fcd0 <task_dac+0xb8>
   1fcac:	80 91 46 2c 	lds	r24, 0x2C46	; 0x802c46 <s_dds1_freq_mHz.8772>
   1fcb0:	90 91 47 2c 	lds	r25, 0x2C47	; 0x802c47 <s_dds1_freq_mHz.8772+0x1>
   1fcb4:	a0 91 48 2c 	lds	r26, 0x2C48	; 0x802c48 <s_dds1_freq_mHz.8772+0x2>
   1fcb8:	b0 91 49 2c 	lds	r27, 0x2C49	; 0x802c49 <s_dds1_freq_mHz.8772+0x3>
   1fcbc:	2e 81       	ldd	r18, Y+6	; 0x06
   1fcbe:	3f 81       	ldd	r19, Y+7	; 0x07
   1fcc0:	48 85       	ldd	r20, Y+8	; 0x08
   1fcc2:	59 85       	ldd	r21, Y+9	; 0x09
   1fcc4:	28 17       	cp	r18, r24
   1fcc6:	39 07       	cpc	r19, r25
   1fcc8:	4a 07       	cpc	r20, r26
   1fcca:	5b 07       	cpc	r21, r27
   1fccc:	09 f4       	brne	.+2      	; 0x1fcd0 <task_dac+0xb8>
   1fcce:	f8 c0       	rjmp	.+496    	; 0x1fec0 <task_dac+0x2a8>
		/* DDS increment calculation */
		uint32_t l_dds0_inc = (uint32_t) (((uint64_t)dds0_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   1fcd0:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   1fcd4:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   1fcd8:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   1fcdc:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   1fce0:	1c 01       	movw	r2, r24
   1fce2:	2d 01       	movw	r4, r26
   1fce4:	61 2c       	mov	r6, r1
   1fce6:	71 2c       	mov	r7, r1
   1fce8:	43 01       	movw	r8, r6
   1fcea:	aa 24       	eor	r10, r10
   1fcec:	aa 94       	dec	r10
   1fcee:	bb 24       	eor	r11, r11
   1fcf0:	ba 94       	dec	r11
   1fcf2:	cc 24       	eor	r12, r12
   1fcf4:	ca 94       	dec	r12
   1fcf6:	dd 24       	eor	r13, r13
   1fcf8:	da 94       	dec	r13
   1fcfa:	e1 2c       	mov	r14, r1
   1fcfc:	f1 2c       	mov	r15, r1
   1fcfe:	00 e0       	ldi	r16, 0x00	; 0
   1fd00:	10 e0       	ldi	r17, 0x00	; 0
   1fd02:	22 2d       	mov	r18, r2
   1fd04:	33 2d       	mov	r19, r3
   1fd06:	44 2d       	mov	r20, r4
   1fd08:	55 2d       	mov	r21, r5
   1fd0a:	66 2d       	mov	r22, r6
   1fd0c:	77 2d       	mov	r23, r7
   1fd0e:	88 2d       	mov	r24, r8
   1fd10:	99 2d       	mov	r25, r9
   1fd12:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
   1fd16:	a2 2e       	mov	r10, r18
   1fd18:	b3 2e       	mov	r11, r19
   1fd1a:	c4 2e       	mov	r12, r20
   1fd1c:	d5 2e       	mov	r13, r21
   1fd1e:	e6 2e       	mov	r14, r22
   1fd20:	f7 2e       	mov	r15, r23
   1fd22:	08 2f       	mov	r16, r24
   1fd24:	19 2f       	mov	r17, r25
   1fd26:	2a 2c       	mov	r2, r10
   1fd28:	3b 2c       	mov	r3, r11
   1fd2a:	4c 2c       	mov	r4, r12
   1fd2c:	5d 2c       	mov	r5, r13
   1fd2e:	6e 2c       	mov	r6, r14
   1fd30:	7f 2c       	mov	r7, r15
   1fd32:	80 2e       	mov	r8, r16
   1fd34:	91 2e       	mov	r9, r17
   1fd36:	a1 2c       	mov	r10, r1
   1fd38:	0f 2e       	mov	r0, r31
   1fd3a:	fc e6       	ldi	r31, 0x6C	; 108
   1fd3c:	bf 2e       	mov	r11, r31
   1fd3e:	f0 2d       	mov	r31, r0
   1fd40:	0f 2e       	mov	r0, r31
   1fd42:	fc ed       	ldi	r31, 0xDC	; 220
   1fd44:	cf 2e       	mov	r12, r31
   1fd46:	f0 2d       	mov	r31, r0
   1fd48:	68 94       	set
   1fd4a:	dd 24       	eor	r13, r13
   1fd4c:	d1 f8       	bld	r13, 1
   1fd4e:	e1 2c       	mov	r14, r1
   1fd50:	f1 2c       	mov	r15, r1
   1fd52:	00 e0       	ldi	r16, 0x00	; 0
   1fd54:	10 e0       	ldi	r17, 0x00	; 0
   1fd56:	22 2d       	mov	r18, r2
   1fd58:	33 2d       	mov	r19, r3
   1fd5a:	44 2d       	mov	r20, r4
   1fd5c:	55 2d       	mov	r21, r5
   1fd5e:	66 2d       	mov	r22, r6
   1fd60:	77 2d       	mov	r23, r7
   1fd62:	88 2d       	mov	r24, r8
   1fd64:	99 2d       	mov	r25, r9
   1fd66:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   1fd6a:	a2 2e       	mov	r10, r18
   1fd6c:	b3 2e       	mov	r11, r19
   1fd6e:	c4 2e       	mov	r12, r20
   1fd70:	d5 2e       	mov	r13, r21
   1fd72:	e6 2e       	mov	r14, r22
   1fd74:	f7 2e       	mov	r15, r23
   1fd76:	08 2f       	mov	r16, r24
   1fd78:	19 2f       	mov	r17, r25
   1fd7a:	2a 2d       	mov	r18, r10
   1fd7c:	3b 2d       	mov	r19, r11
   1fd7e:	4c 2d       	mov	r20, r12
   1fd80:	5d 2d       	mov	r21, r13
   1fd82:	6e 2d       	mov	r22, r14
   1fd84:	7f 2d       	mov	r23, r15
   1fd86:	80 2f       	mov	r24, r16
   1fd88:	91 2f       	mov	r25, r17
   1fd8a:	2a 87       	std	Y+10, r18	; 0x0a
   1fd8c:	3b 87       	std	Y+11, r19	; 0x0b
   1fd8e:	4c 87       	std	Y+12, r20	; 0x0c
   1fd90:	5d 87       	std	Y+13, r21	; 0x0d
		uint32_t l_dds1_inc = (uint32_t) (((uint64_t)dds1_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   1fd92:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   1fd96:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   1fd9a:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   1fd9e:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   1fda2:	1c 01       	movw	r2, r24
   1fda4:	2d 01       	movw	r4, r26
   1fda6:	61 2c       	mov	r6, r1
   1fda8:	71 2c       	mov	r7, r1
   1fdaa:	43 01       	movw	r8, r6
   1fdac:	aa 24       	eor	r10, r10
   1fdae:	aa 94       	dec	r10
   1fdb0:	bb 24       	eor	r11, r11
   1fdb2:	ba 94       	dec	r11
   1fdb4:	cc 24       	eor	r12, r12
   1fdb6:	ca 94       	dec	r12
   1fdb8:	dd 24       	eor	r13, r13
   1fdba:	da 94       	dec	r13
   1fdbc:	e1 2c       	mov	r14, r1
   1fdbe:	f1 2c       	mov	r15, r1
   1fdc0:	00 e0       	ldi	r16, 0x00	; 0
   1fdc2:	10 e0       	ldi	r17, 0x00	; 0
   1fdc4:	22 2d       	mov	r18, r2
   1fdc6:	33 2d       	mov	r19, r3
   1fdc8:	44 2d       	mov	r20, r4
   1fdca:	55 2d       	mov	r21, r5
   1fdcc:	66 2d       	mov	r22, r6
   1fdce:	77 2d       	mov	r23, r7
   1fdd0:	88 2d       	mov	r24, r8
   1fdd2:	99 2d       	mov	r25, r9
   1fdd4:	0f 94 bc 2f 	call	0x25f78	; 0x25f78 <__muldi3>
   1fdd8:	a2 2e       	mov	r10, r18
   1fdda:	b3 2e       	mov	r11, r19
   1fddc:	c4 2e       	mov	r12, r20
   1fdde:	d5 2e       	mov	r13, r21
   1fde0:	e6 2e       	mov	r14, r22
   1fde2:	f7 2e       	mov	r15, r23
   1fde4:	08 2f       	mov	r16, r24
   1fde6:	19 2f       	mov	r17, r25
   1fde8:	2a 2c       	mov	r2, r10
   1fdea:	3b 2c       	mov	r3, r11
   1fdec:	4c 2c       	mov	r4, r12
   1fdee:	5d 2c       	mov	r5, r13
   1fdf0:	6e 2c       	mov	r6, r14
   1fdf2:	7f 2c       	mov	r7, r15
   1fdf4:	80 2e       	mov	r8, r16
   1fdf6:	91 2e       	mov	r9, r17
   1fdf8:	a1 2c       	mov	r10, r1
   1fdfa:	0f 2e       	mov	r0, r31
   1fdfc:	fc e6       	ldi	r31, 0x6C	; 108
   1fdfe:	bf 2e       	mov	r11, r31
   1fe00:	f0 2d       	mov	r31, r0
   1fe02:	0f 2e       	mov	r0, r31
   1fe04:	fc ed       	ldi	r31, 0xDC	; 220
   1fe06:	cf 2e       	mov	r12, r31
   1fe08:	f0 2d       	mov	r31, r0
   1fe0a:	68 94       	set
   1fe0c:	dd 24       	eor	r13, r13
   1fe0e:	d1 f8       	bld	r13, 1
   1fe10:	e1 2c       	mov	r14, r1
   1fe12:	f1 2c       	mov	r15, r1
   1fe14:	00 e0       	ldi	r16, 0x00	; 0
   1fe16:	10 e0       	ldi	r17, 0x00	; 0
   1fe18:	22 2d       	mov	r18, r2
   1fe1a:	33 2d       	mov	r19, r3
   1fe1c:	44 2d       	mov	r20, r4
   1fe1e:	55 2d       	mov	r21, r5
   1fe20:	66 2d       	mov	r22, r6
   1fe22:	77 2d       	mov	r23, r7
   1fe24:	88 2d       	mov	r24, r8
   1fe26:	99 2d       	mov	r25, r9
   1fe28:	0f 94 3a 30 	call	0x26074	; 0x26074 <__udivdi3>
   1fe2c:	a2 2e       	mov	r10, r18
   1fe2e:	b3 2e       	mov	r11, r19
   1fe30:	c4 2e       	mov	r12, r20
   1fe32:	d5 2e       	mov	r13, r21
   1fe34:	e6 2e       	mov	r14, r22
   1fe36:	f7 2e       	mov	r15, r23
   1fe38:	08 2f       	mov	r16, r24
   1fe3a:	19 2f       	mov	r17, r25
   1fe3c:	2a 2d       	mov	r18, r10
   1fe3e:	3b 2d       	mov	r19, r11
   1fe40:	4c 2d       	mov	r20, r12
   1fe42:	5d 2d       	mov	r21, r13
   1fe44:	6e 2d       	mov	r22, r14
   1fe46:	7f 2d       	mov	r23, r15
   1fe48:	80 2f       	mov	r24, r16
   1fe4a:	91 2f       	mov	r25, r17
   1fe4c:	2e 87       	std	Y+14, r18	; 0x0e
   1fe4e:	3f 87       	std	Y+15, r19	; 0x0f
   1fe50:	48 8b       	std	Y+16, r20	; 0x10
   1fe52:	59 8b       	std	Y+17, r21	; 0x11
		s_dds0_freq_mHz = l_dds0_freq_mHz;
   1fe54:	8a 81       	ldd	r24, Y+2	; 0x02
   1fe56:	9b 81       	ldd	r25, Y+3	; 0x03
   1fe58:	ac 81       	ldd	r26, Y+4	; 0x04
   1fe5a:	bd 81       	ldd	r27, Y+5	; 0x05
   1fe5c:	80 93 42 2c 	sts	0x2C42, r24	; 0x802c42 <s_dds0_freq_mHz.8771>
   1fe60:	90 93 43 2c 	sts	0x2C43, r25	; 0x802c43 <s_dds0_freq_mHz.8771+0x1>
   1fe64:	a0 93 44 2c 	sts	0x2C44, r26	; 0x802c44 <s_dds0_freq_mHz.8771+0x2>
   1fe68:	b0 93 45 2c 	sts	0x2C45, r27	; 0x802c45 <s_dds0_freq_mHz.8771+0x3>
		s_dds1_freq_mHz = l_dds1_freq_mHz;
   1fe6c:	8e 81       	ldd	r24, Y+6	; 0x06
   1fe6e:	9f 81       	ldd	r25, Y+7	; 0x07
   1fe70:	a8 85       	ldd	r26, Y+8	; 0x08
   1fe72:	b9 85       	ldd	r27, Y+9	; 0x09
   1fe74:	80 93 46 2c 	sts	0x2C46, r24	; 0x802c46 <s_dds1_freq_mHz.8772>
   1fe78:	90 93 47 2c 	sts	0x2C47, r25	; 0x802c47 <s_dds1_freq_mHz.8772+0x1>
   1fe7c:	a0 93 48 2c 	sts	0x2C48, r26	; 0x802c48 <s_dds1_freq_mHz.8772+0x2>
   1fe80:	b0 93 49 2c 	sts	0x2C49, r27	; 0x802c49 <s_dds1_freq_mHz.8772+0x3>

		/* Setting the pair of increments */
		{
			irqflags_t flags	= cpu_irq_save();
   1fe84:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1fe88:	8a 8b       	std	Y+18, r24	; 0x12
			dds0_inc			= l_dds0_inc;
   1fe8a:	8a 85       	ldd	r24, Y+10	; 0x0a
   1fe8c:	9b 85       	ldd	r25, Y+11	; 0x0b
   1fe8e:	ac 85       	ldd	r26, Y+12	; 0x0c
   1fe90:	bd 85       	ldd	r27, Y+13	; 0x0d
   1fe92:	80 93 da 2b 	sts	0x2BDA, r24	; 0x802bda <dds0_inc>
   1fe96:	90 93 db 2b 	sts	0x2BDB, r25	; 0x802bdb <dds0_inc+0x1>
   1fe9a:	a0 93 dc 2b 	sts	0x2BDC, r26	; 0x802bdc <dds0_inc+0x2>
   1fe9e:	b0 93 dd 2b 	sts	0x2BDD, r27	; 0x802bdd <dds0_inc+0x3>
			dds1_inc			= l_dds1_inc;
   1fea2:	8e 85       	ldd	r24, Y+14	; 0x0e
   1fea4:	9f 85       	ldd	r25, Y+15	; 0x0f
   1fea6:	a8 89       	ldd	r26, Y+16	; 0x10
   1fea8:	b9 89       	ldd	r27, Y+17	; 0x11
   1feaa:	80 93 e2 2b 	sts	0x2BE2, r24	; 0x802be2 <dds1_inc>
   1feae:	90 93 e3 2b 	sts	0x2BE3, r25	; 0x802be3 <dds1_inc+0x1>
   1feb2:	a0 93 e4 2b 	sts	0x2BE4, r26	; 0x802be4 <dds1_inc+0x2>
   1feb6:	b0 93 e5 2b 	sts	0x2BE5, r27	; 0x802be5 <dds1_inc+0x3>
			cpu_irq_restore(flags);
   1feba:	8a 89       	ldd	r24, Y+18	; 0x12
   1febc:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}
	}
}
   1fec0:	00 00       	nop
   1fec2:	66 96       	adiw	r28, 0x16	; 22
   1fec4:	cd bf       	out	0x3d, r28	; 61
   1fec6:	de bf       	out	0x3e, r29	; 62
   1fec8:	df 91       	pop	r29
   1feca:	cf 91       	pop	r28
   1fecc:	1f 91       	pop	r17
   1fece:	0f 91       	pop	r16
   1fed0:	ff 90       	pop	r15
   1fed2:	ef 90       	pop	r14
   1fed4:	df 90       	pop	r13
   1fed6:	cf 90       	pop	r12
   1fed8:	bf 90       	pop	r11
   1feda:	af 90       	pop	r10
   1fedc:	9f 90       	pop	r9
   1fede:	8f 90       	pop	r8
   1fee0:	7f 90       	pop	r7
   1fee2:	6f 90       	pop	r6
   1fee4:	5f 90       	pop	r5
   1fee6:	4f 90       	pop	r4
   1fee8:	3f 90       	pop	r3
   1feea:	2f 90       	pop	r2
   1feec:	08 95       	ret

0001feee <task_adc>:

static void task_adc(uint32_t now)
{	/* Calculations of the ADC values for the presentation layer */
   1feee:	ef 92       	push	r14
   1fef0:	ff 92       	push	r15
   1fef2:	0f 93       	push	r16
   1fef4:	1f 93       	push	r17
   1fef6:	cf 93       	push	r28
   1fef8:	df 93       	push	r29
   1fefa:	cd b7       	in	r28, 0x3d	; 61
   1fefc:	de b7       	in	r29, 0x3e	; 62
   1fefe:	e0 97       	sbiw	r28, 0x30	; 48
   1ff00:	cd bf       	out	0x3d, r28	; 61
   1ff02:	de bf       	out	0x3e, r29	; 62
   1ff04:	6d a7       	std	Y+45, r22	; 0x2d
   1ff06:	7e a7       	std	Y+46, r23	; 0x2e
   1ff08:	8f a7       	std	Y+47, r24	; 0x2f
   1ff0a:	98 ab       	std	Y+48, r25	; 0x30
	static uint32_t adc_last = 0;

	if ((now - adc_last) >= 512 || (now < adc_last)) {
   1ff0c:	80 91 4a 2c 	lds	r24, 0x2C4A	; 0x802c4a <adc_last.8782>
   1ff10:	90 91 4b 2c 	lds	r25, 0x2C4B	; 0x802c4b <adc_last.8782+0x1>
   1ff14:	a0 91 4c 2c 	lds	r26, 0x2C4C	; 0x802c4c <adc_last.8782+0x2>
   1ff18:	b0 91 4d 2c 	lds	r27, 0x2C4D	; 0x802c4d <adc_last.8782+0x3>
   1ff1c:	2d a5       	ldd	r18, Y+45	; 0x2d
   1ff1e:	3e a5       	ldd	r19, Y+46	; 0x2e
   1ff20:	4f a5       	ldd	r20, Y+47	; 0x2f
   1ff22:	58 a9       	ldd	r21, Y+48	; 0x30
   1ff24:	79 01       	movw	r14, r18
   1ff26:	8a 01       	movw	r16, r20
   1ff28:	e8 1a       	sub	r14, r24
   1ff2a:	f9 0a       	sbc	r15, r25
   1ff2c:	0a 0b       	sbc	r16, r26
   1ff2e:	1b 0b       	sbc	r17, r27
   1ff30:	d8 01       	movw	r26, r16
   1ff32:	c7 01       	movw	r24, r14
   1ff34:	81 15       	cp	r24, r1
   1ff36:	92 40       	sbci	r25, 0x02	; 2
   1ff38:	a1 05       	cpc	r26, r1
   1ff3a:	b1 05       	cpc	r27, r1
   1ff3c:	90 f4       	brcc	.+36     	; 0x1ff62 <task_adc+0x74>
   1ff3e:	80 91 4a 2c 	lds	r24, 0x2C4A	; 0x802c4a <adc_last.8782>
   1ff42:	90 91 4b 2c 	lds	r25, 0x2C4B	; 0x802c4b <adc_last.8782+0x1>
   1ff46:	a0 91 4c 2c 	lds	r26, 0x2C4C	; 0x802c4c <adc_last.8782+0x2>
   1ff4a:	b0 91 4d 2c 	lds	r27, 0x2C4D	; 0x802c4d <adc_last.8782+0x3>
   1ff4e:	2d a5       	ldd	r18, Y+45	; 0x2d
   1ff50:	3e a5       	ldd	r19, Y+46	; 0x2e
   1ff52:	4f a5       	ldd	r20, Y+47	; 0x2f
   1ff54:	58 a9       	ldd	r21, Y+48	; 0x30
   1ff56:	28 17       	cp	r18, r24
   1ff58:	39 07       	cpc	r19, r25
   1ff5a:	4a 07       	cpc	r20, r26
   1ff5c:	5b 07       	cpc	r21, r27
   1ff5e:	08 f0       	brcs	.+2      	; 0x1ff62 <task_adc+0x74>
   1ff60:	95 c1       	rjmp	.+810    	; 0x2028c <task_adc+0x39e>
		uint32_t l_adc_vctcxo_cur, l_adc_5v0_cur, l_adc_vbat_cur, l_adc_io_adc4_cur, l_adc_io_adc5_cur;
		uint32_t l_adc_silence_cur, l_adc_temp_cur;

		adc_last = now;
   1ff62:	8d a5       	ldd	r24, Y+45	; 0x2d
   1ff64:	9e a5       	ldd	r25, Y+46	; 0x2e
   1ff66:	af a5       	ldd	r26, Y+47	; 0x2f
   1ff68:	b8 a9       	ldd	r27, Y+48	; 0x30
   1ff6a:	80 93 4a 2c 	sts	0x2C4A, r24	; 0x802c4a <adc_last.8782>
   1ff6e:	90 93 4b 2c 	sts	0x2C4B, r25	; 0x802c4b <adc_last.8782+0x1>
   1ff72:	a0 93 4c 2c 	sts	0x2C4C, r26	; 0x802c4c <adc_last.8782+0x2>
   1ff76:	b0 93 4d 2c 	sts	0x2C4D, r27	; 0x802c4d <adc_last.8782+0x3>

		/* Getting a copy of the values */
		{
			irqflags_t flags	= cpu_irq_save();
   1ff7a:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   1ff7e:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vctcxo_cur	= g_adc_vctcxo_cur;
   1ff80:	80 91 3c 29 	lds	r24, 0x293C	; 0x80293c <g_adc_vctcxo_cur>
   1ff84:	90 91 3d 29 	lds	r25, 0x293D	; 0x80293d <g_adc_vctcxo_cur+0x1>
   1ff88:	a0 91 3e 29 	lds	r26, 0x293E	; 0x80293e <g_adc_vctcxo_cur+0x2>
   1ff8c:	b0 91 3f 29 	lds	r27, 0x293F	; 0x80293f <g_adc_vctcxo_cur+0x3>
   1ff90:	8a 83       	std	Y+2, r24	; 0x02
   1ff92:	9b 83       	std	Y+3, r25	; 0x03
   1ff94:	ac 83       	std	Y+4, r26	; 0x04
   1ff96:	bd 83       	std	Y+5, r27	; 0x05
			l_adc_5v0_cur		= g_adc_5v0_cur;
   1ff98:	80 91 46 29 	lds	r24, 0x2946	; 0x802946 <g_adc_5v0_cur>
   1ff9c:	90 91 47 29 	lds	r25, 0x2947	; 0x802947 <g_adc_5v0_cur+0x1>
   1ffa0:	a0 91 48 29 	lds	r26, 0x2948	; 0x802948 <g_adc_5v0_cur+0x2>
   1ffa4:	b0 91 49 29 	lds	r27, 0x2949	; 0x802949 <g_adc_5v0_cur+0x3>
   1ffa8:	8e 83       	std	Y+6, r24	; 0x06
   1ffaa:	9f 83       	std	Y+7, r25	; 0x07
   1ffac:	a8 87       	std	Y+8, r26	; 0x08
   1ffae:	b9 87       	std	Y+9, r27	; 0x09
			l_adc_vbat_cur		= g_adc_vbat_cur;
   1ffb0:	80 91 50 29 	lds	r24, 0x2950	; 0x802950 <g_adc_vbat_cur>
   1ffb4:	90 91 51 29 	lds	r25, 0x2951	; 0x802951 <g_adc_vbat_cur+0x1>
   1ffb8:	a0 91 52 29 	lds	r26, 0x2952	; 0x802952 <g_adc_vbat_cur+0x2>
   1ffbc:	b0 91 53 29 	lds	r27, 0x2953	; 0x802953 <g_adc_vbat_cur+0x3>
   1ffc0:	8a 87       	std	Y+10, r24	; 0x0a
   1ffc2:	9b 87       	std	Y+11, r25	; 0x0b
   1ffc4:	ac 87       	std	Y+12, r26	; 0x0c
   1ffc6:	bd 87       	std	Y+13, r27	; 0x0d
			l_adc_io_adc4_cur	= g_adc_io_adc4_cur;
   1ffc8:	80 91 5a 29 	lds	r24, 0x295A	; 0x80295a <g_adc_io_adc4_cur>
   1ffcc:	90 91 5b 29 	lds	r25, 0x295B	; 0x80295b <g_adc_io_adc4_cur+0x1>
   1ffd0:	a0 91 5c 29 	lds	r26, 0x295C	; 0x80295c <g_adc_io_adc4_cur+0x2>
   1ffd4:	b0 91 5d 29 	lds	r27, 0x295D	; 0x80295d <g_adc_io_adc4_cur+0x3>
   1ffd8:	8e 87       	std	Y+14, r24	; 0x0e
   1ffda:	9f 87       	std	Y+15, r25	; 0x0f
   1ffdc:	a8 8b       	std	Y+16, r26	; 0x10
   1ffde:	b9 8b       	std	Y+17, r27	; 0x11
			l_adc_io_adc5_cur	= g_adc_io_adc5_cur;
   1ffe0:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <g_adc_io_adc5_cur>
   1ffe4:	90 91 65 29 	lds	r25, 0x2965	; 0x802965 <g_adc_io_adc5_cur+0x1>
   1ffe8:	a0 91 66 29 	lds	r26, 0x2966	; 0x802966 <g_adc_io_adc5_cur+0x2>
   1ffec:	b0 91 67 29 	lds	r27, 0x2967	; 0x802967 <g_adc_io_adc5_cur+0x3>
   1fff0:	8a 8b       	std	Y+18, r24	; 0x12
   1fff2:	9b 8b       	std	Y+19, r25	; 0x13
   1fff4:	ac 8b       	std	Y+20, r26	; 0x14
   1fff6:	bd 8b       	std	Y+21, r27	; 0x15
			l_adc_silence_cur	= g_adc_silence_cur;
   1fff8:	80 91 6e 29 	lds	r24, 0x296E	; 0x80296e <g_adc_silence_cur>
   1fffc:	90 91 6f 29 	lds	r25, 0x296F	; 0x80296f <g_adc_silence_cur+0x1>
   20000:	a0 91 70 29 	lds	r26, 0x2970	; 0x802970 <g_adc_silence_cur+0x2>
   20004:	b0 91 71 29 	lds	r27, 0x2971	; 0x802971 <g_adc_silence_cur+0x3>
   20008:	8e 8b       	std	Y+22, r24	; 0x16
   2000a:	9f 8b       	std	Y+23, r25	; 0x17
   2000c:	a8 8f       	std	Y+24, r26	; 0x18
   2000e:	b9 8f       	std	Y+25, r27	; 0x19
			l_adc_temp_cur		= g_adc_temp_cur;
   20010:	80 91 78 29 	lds	r24, 0x2978	; 0x802978 <g_adc_temp_cur>
   20014:	90 91 79 29 	lds	r25, 0x2979	; 0x802979 <g_adc_temp_cur+0x1>
   20018:	a0 91 7a 29 	lds	r26, 0x297A	; 0x80297a <g_adc_temp_cur+0x2>
   2001c:	b0 91 7b 29 	lds	r27, 0x297B	; 0x80297b <g_adc_temp_cur+0x3>
   20020:	8a 8f       	std	Y+26, r24	; 0x1a
   20022:	9b 8f       	std	Y+27, r25	; 0x1b
   20024:	ac 8f       	std	Y+28, r26	; 0x1c
   20026:	bd 8f       	std	Y+29, r27	; 0x1d
			cpu_irq_restore(flags);
   20028:	89 81       	ldd	r24, Y+1	; 0x01
   2002a:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}

		int16_t l_adc_vctcxo_volt_1000	= (int16_t) (((( 1000UL * l_adc_vctcxo_cur  * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS))  - 1000 * C_VCTCXO_DELTA_VOLTS);
   2002e:	2a 81       	ldd	r18, Y+2	; 0x02
   20030:	3b 81       	ldd	r19, Y+3	; 0x03
   20032:	4c 81       	ldd	r20, Y+4	; 0x04
   20034:	5d 81       	ldd	r21, Y+5	; 0x05
   20036:	88 eb       	ldi	r24, 0xB8	; 184
   20038:	9b e0       	ldi	r25, 0x0B	; 11
   2003a:	dc 01       	movw	r26, r24
   2003c:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   20040:	dc 01       	movw	r26, r24
   20042:	cb 01       	movw	r24, r22
   20044:	07 2e       	mov	r0, r23
   20046:	74 e1       	ldi	r23, 0x14	; 20
   20048:	b6 95       	lsr	r27
   2004a:	a7 95       	ror	r26
   2004c:	97 95       	ror	r25
   2004e:	87 95       	ror	r24
   20050:	7a 95       	dec	r23
   20052:	d1 f7       	brne	.-12     	; 0x20048 <task_adc+0x15a>
   20054:	70 2d       	mov	r23, r0
   20056:	bc 01       	movw	r22, r24
   20058:	cd 01       	movw	r24, r26
   2005a:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   2005e:	dc 01       	movw	r26, r24
   20060:	cb 01       	movw	r24, r22
   20062:	20 e0       	ldi	r18, 0x00	; 0
   20064:	30 e0       	ldi	r19, 0x00	; 0
   20066:	4c e3       	ldi	r20, 0x3C	; 60
   20068:	52 e4       	ldi	r21, 0x42	; 66
   2006a:	bc 01       	movw	r22, r24
   2006c:	cd 01       	movw	r24, r26
   2006e:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   20072:	dc 01       	movw	r26, r24
   20074:	cb 01       	movw	r24, r22
   20076:	bc 01       	movw	r22, r24
   20078:	cd 01       	movw	r24, r26
   2007a:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   2007e:	dc 01       	movw	r26, r24
   20080:	cb 01       	movw	r24, r22
   20082:	8e 8f       	std	Y+30, r24	; 0x1e
   20084:	9f 8f       	std	Y+31, r25	; 0x1f
		int16_t l_adc_5v0_volt_1000		= (int16_t) (((  1000UL * l_adc_5v0_cur     * C_VCC_3V0_AREF_VOLTS * C_VCC_5V0_MULT  ) / C_ADC_STEPS));
   20086:	2e 81       	ldd	r18, Y+6	; 0x06
   20088:	3f 81       	ldd	r19, Y+7	; 0x07
   2008a:	48 85       	ldd	r20, Y+8	; 0x08
   2008c:	59 85       	ldd	r21, Y+9	; 0x09
   2008e:	88 eb       	ldi	r24, 0xB8	; 184
   20090:	9b e0       	ldi	r25, 0x0B	; 11
   20092:	dc 01       	movw	r26, r24
   20094:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   20098:	dc 01       	movw	r26, r24
   2009a:	cb 01       	movw	r24, r22
   2009c:	bc 01       	movw	r22, r24
   2009e:	cd 01       	movw	r24, r26
   200a0:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   200a4:	dc 01       	movw	r26, r24
   200a6:	cb 01       	movw	r24, r22
   200a8:	29 ed       	ldi	r18, 0xD9	; 217
   200aa:	38 ed       	ldi	r19, 0xD8	; 216
   200ac:	4a e1       	ldi	r20, 0x1A	; 26
   200ae:	50 e4       	ldi	r21, 0x40	; 64
   200b0:	bc 01       	movw	r22, r24
   200b2:	cd 01       	movw	r24, r26
   200b4:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   200b8:	dc 01       	movw	r26, r24
   200ba:	cb 01       	movw	r24, r22
   200bc:	20 e0       	ldi	r18, 0x00	; 0
   200be:	30 e0       	ldi	r19, 0x00	; 0
   200c0:	40 e8       	ldi	r20, 0x80	; 128
   200c2:	59 e4       	ldi	r21, 0x49	; 73
   200c4:	bc 01       	movw	r22, r24
   200c6:	cd 01       	movw	r24, r26
   200c8:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   200cc:	dc 01       	movw	r26, r24
   200ce:	cb 01       	movw	r24, r22
   200d0:	bc 01       	movw	r22, r24
   200d2:	cd 01       	movw	r24, r26
   200d4:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   200d8:	dc 01       	movw	r26, r24
   200da:	cb 01       	movw	r24, r22
   200dc:	88 a3       	std	Y+32, r24	; 0x20
   200de:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_adc_vbat_volt_1000	= (int16_t) (((  1000UL * l_adc_vbat_cur    * C_VCC_3V0_AREF_VOLTS * C_VCC_VBAT_MULT ) / C_ADC_STEPS));
   200e0:	2a 85       	ldd	r18, Y+10	; 0x0a
   200e2:	3b 85       	ldd	r19, Y+11	; 0x0b
   200e4:	4c 85       	ldd	r20, Y+12	; 0x0c
   200e6:	5d 85       	ldd	r21, Y+13	; 0x0d
   200e8:	88 eb       	ldi	r24, 0xB8	; 184
   200ea:	9b e0       	ldi	r25, 0x0B	; 11
   200ec:	dc 01       	movw	r26, r24
   200ee:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   200f2:	dc 01       	movw	r26, r24
   200f4:	cb 01       	movw	r24, r22
   200f6:	bc 01       	movw	r22, r24
   200f8:	cd 01       	movw	r24, r26
   200fa:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   200fe:	dc 01       	movw	r26, r24
   20100:	cb 01       	movw	r24, r22
   20102:	23 ee       	ldi	r18, 0xE3	; 227
   20104:	35 e4       	ldi	r19, 0x45	; 69
   20106:	4b e1       	ldi	r20, 0x1B	; 27
   20108:	50 e4       	ldi	r21, 0x40	; 64
   2010a:	bc 01       	movw	r22, r24
   2010c:	cd 01       	movw	r24, r26
   2010e:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   20112:	dc 01       	movw	r26, r24
   20114:	cb 01       	movw	r24, r22
   20116:	20 e0       	ldi	r18, 0x00	; 0
   20118:	30 e0       	ldi	r19, 0x00	; 0
   2011a:	40 e8       	ldi	r20, 0x80	; 128
   2011c:	59 e4       	ldi	r21, 0x49	; 73
   2011e:	bc 01       	movw	r22, r24
   20120:	cd 01       	movw	r24, r26
   20122:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   20126:	dc 01       	movw	r26, r24
   20128:	cb 01       	movw	r24, r22
   2012a:	bc 01       	movw	r22, r24
   2012c:	cd 01       	movw	r24, r26
   2012e:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   20132:	dc 01       	movw	r26, r24
   20134:	cb 01       	movw	r24, r22
   20136:	8a a3       	std	Y+34, r24	; 0x22
   20138:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_adc_io_adc4_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc4_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   2013a:	2e 85       	ldd	r18, Y+14	; 0x0e
   2013c:	3f 85       	ldd	r19, Y+15	; 0x0f
   2013e:	48 89       	ldd	r20, Y+16	; 0x10
   20140:	59 89       	ldd	r21, Y+17	; 0x11
   20142:	88 eb       	ldi	r24, 0xB8	; 184
   20144:	9b e0       	ldi	r25, 0x0B	; 11
   20146:	dc 01       	movw	r26, r24
   20148:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   2014c:	dc 01       	movw	r26, r24
   2014e:	cb 01       	movw	r24, r22
   20150:	07 2e       	mov	r0, r23
   20152:	74 e1       	ldi	r23, 0x14	; 20
   20154:	b6 95       	lsr	r27
   20156:	a7 95       	ror	r26
   20158:	97 95       	ror	r25
   2015a:	87 95       	ror	r24
   2015c:	7a 95       	dec	r23
   2015e:	d1 f7       	brne	.-12     	; 0x20154 <task_adc+0x266>
   20160:	70 2d       	mov	r23, r0
   20162:	8c a3       	std	Y+36, r24	; 0x24
   20164:	9d a3       	std	Y+37, r25	; 0x25
		int16_t l_adc_io_adc5_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc5_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   20166:	2a 89       	ldd	r18, Y+18	; 0x12
   20168:	3b 89       	ldd	r19, Y+19	; 0x13
   2016a:	4c 89       	ldd	r20, Y+20	; 0x14
   2016c:	5d 89       	ldd	r21, Y+21	; 0x15
   2016e:	88 eb       	ldi	r24, 0xB8	; 184
   20170:	9b e0       	ldi	r25, 0x0B	; 11
   20172:	dc 01       	movw	r26, r24
   20174:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   20178:	dc 01       	movw	r26, r24
   2017a:	cb 01       	movw	r24, r22
   2017c:	07 2e       	mov	r0, r23
   2017e:	74 e1       	ldi	r23, 0x14	; 20
   20180:	b6 95       	lsr	r27
   20182:	a7 95       	ror	r26
   20184:	97 95       	ror	r25
   20186:	87 95       	ror	r24
   20188:	7a 95       	dec	r23
   2018a:	d1 f7       	brne	.-12     	; 0x20180 <task_adc+0x292>
   2018c:	70 2d       	mov	r23, r0
   2018e:	8e a3       	std	Y+38, r24	; 0x26
   20190:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_adc_silence_volt_1000	= (int16_t) (((  1000UL * l_adc_silence_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   20192:	2e 89       	ldd	r18, Y+22	; 0x16
   20194:	3f 89       	ldd	r19, Y+23	; 0x17
   20196:	48 8d       	ldd	r20, Y+24	; 0x18
   20198:	59 8d       	ldd	r21, Y+25	; 0x19
   2019a:	88 eb       	ldi	r24, 0xB8	; 184
   2019c:	9b e0       	ldi	r25, 0x0B	; 11
   2019e:	dc 01       	movw	r26, r24
   201a0:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   201a4:	dc 01       	movw	r26, r24
   201a6:	cb 01       	movw	r24, r22
   201a8:	07 2e       	mov	r0, r23
   201aa:	74 e1       	ldi	r23, 0x14	; 20
   201ac:	b6 95       	lsr	r27
   201ae:	a7 95       	ror	r26
   201b0:	97 95       	ror	r25
   201b2:	87 95       	ror	r24
   201b4:	7a 95       	dec	r23
   201b6:	d1 f7       	brne	.-12     	; 0x201ac <task_adc+0x2be>
   201b8:	70 2d       	mov	r23, r0
   201ba:	88 a7       	std	Y+40, r24	; 0x28
   201bc:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_adc_temp_deg_100		= (int16_t) ((((  100UL * l_adc_temp_cur                           * C_TEMPSENSE_MULT) / C_ADC_STEPS))  -  100 * C_0DEGC_K);
   201be:	2a 8d       	ldd	r18, Y+26	; 0x1a
   201c0:	3b 8d       	ldd	r19, Y+27	; 0x1b
   201c2:	4c 8d       	ldd	r20, Y+28	; 0x1c
   201c4:	5d 8d       	ldd	r21, Y+29	; 0x1d
   201c6:	84 e6       	ldi	r24, 0x64	; 100
   201c8:	90 e0       	ldi	r25, 0x00	; 0
   201ca:	dc 01       	movw	r26, r24
   201cc:	0f 94 b2 2f 	call	0x25f64	; 0x25f64 <__muluhisi3>
   201d0:	dc 01       	movw	r26, r24
   201d2:	cb 01       	movw	r24, r22
   201d4:	bc 01       	movw	r22, r24
   201d6:	cd 01       	movw	r24, r26
   201d8:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   201dc:	dc 01       	movw	r26, r24
   201de:	cb 01       	movw	r24, r22
   201e0:	2a e9       	ldi	r18, 0x9A	; 154
   201e2:	39 e6       	ldi	r19, 0x69	; 105
   201e4:	4d e1       	ldi	r20, 0x1D	; 29
   201e6:	54 e4       	ldi	r21, 0x44	; 68
   201e8:	bc 01       	movw	r22, r24
   201ea:	cd 01       	movw	r24, r26
   201ec:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   201f0:	dc 01       	movw	r26, r24
   201f2:	cb 01       	movw	r24, r22
   201f4:	20 e0       	ldi	r18, 0x00	; 0
   201f6:	30 e0       	ldi	r19, 0x00	; 0
   201f8:	40 e8       	ldi	r20, 0x80	; 128
   201fa:	59 e4       	ldi	r21, 0x49	; 73
   201fc:	bc 01       	movw	r22, r24
   201fe:	cd 01       	movw	r24, r26
   20200:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   20204:	dc 01       	movw	r26, r24
   20206:	cb 01       	movw	r24, r22
   20208:	20 e0       	ldi	r18, 0x00	; 0
   2020a:	36 e6       	ldi	r19, 0x66	; 102
   2020c:	45 ed       	ldi	r20, 0xD5	; 213
   2020e:	56 e4       	ldi	r21, 0x46	; 70
   20210:	bc 01       	movw	r22, r24
   20212:	cd 01       	movw	r24, r26
   20214:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   20218:	dc 01       	movw	r26, r24
   2021a:	cb 01       	movw	r24, r22
   2021c:	bc 01       	movw	r22, r24
   2021e:	cd 01       	movw	r24, r26
   20220:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   20224:	dc 01       	movw	r26, r24
   20226:	cb 01       	movw	r24, r22
   20228:	8a a7       	std	Y+42, r24	; 0x2a
   2022a:	9b a7       	std	Y+43, r25	; 0x2b

		/* Writing back the values */
		{
			irqflags_t flags		= cpu_irq_save();
   2022c:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   20230:	8c a7       	std	Y+44, r24	; 0x2c
			g_adc_vctcxo_volt_1000	= l_adc_vctcxo_volt_1000;
   20232:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20234:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20236:	80 93 82 29 	sts	0x2982, r24	; 0x802982 <g_adc_vctcxo_volt_1000>
   2023a:	90 93 83 29 	sts	0x2983, r25	; 0x802983 <g_adc_vctcxo_volt_1000+0x1>
			g_adc_5v0_volt_1000		= l_adc_5v0_volt_1000;
   2023e:	88 a1       	ldd	r24, Y+32	; 0x20
   20240:	99 a1       	ldd	r25, Y+33	; 0x21
   20242:	80 93 84 29 	sts	0x2984, r24	; 0x802984 <g_adc_5v0_volt_1000>
   20246:	90 93 85 29 	sts	0x2985, r25	; 0x802985 <g_adc_5v0_volt_1000+0x1>
			g_adc_vbat_volt_1000	= l_adc_vbat_volt_1000;
   2024a:	8a a1       	ldd	r24, Y+34	; 0x22
   2024c:	9b a1       	ldd	r25, Y+35	; 0x23
   2024e:	80 93 86 29 	sts	0x2986, r24	; 0x802986 <g_adc_vbat_volt_1000>
   20252:	90 93 87 29 	sts	0x2987, r25	; 0x802987 <g_adc_vbat_volt_1000+0x1>
			g_adc_io_adc4_volt_1000	= l_adc_io_adc4_volt_1000;
   20256:	8c a1       	ldd	r24, Y+36	; 0x24
   20258:	9d a1       	ldd	r25, Y+37	; 0x25
   2025a:	80 93 88 29 	sts	0x2988, r24	; 0x802988 <g_adc_io_adc4_volt_1000>
   2025e:	90 93 89 29 	sts	0x2989, r25	; 0x802989 <g_adc_io_adc4_volt_1000+0x1>
			g_adc_io_adc5_volt_1000	= l_adc_io_adc5_volt_1000;
   20262:	8e a1       	ldd	r24, Y+38	; 0x26
   20264:	9f a1       	ldd	r25, Y+39	; 0x27
   20266:	80 93 8a 29 	sts	0x298A, r24	; 0x80298a <g_adc_io_adc5_volt_1000>
   2026a:	90 93 8b 29 	sts	0x298B, r25	; 0x80298b <g_adc_io_adc5_volt_1000+0x1>
			g_adc_silence_volt_1000	= l_adc_silence_volt_1000;
   2026e:	88 a5       	ldd	r24, Y+40	; 0x28
   20270:	99 a5       	ldd	r25, Y+41	; 0x29
   20272:	80 93 8c 29 	sts	0x298C, r24	; 0x80298c <g_adc_silence_volt_1000>
   20276:	90 93 8d 29 	sts	0x298D, r25	; 0x80298d <g_adc_silence_volt_1000+0x1>
			g_adc_temp_deg_100		= l_adc_temp_deg_100;
   2027a:	8a a5       	ldd	r24, Y+42	; 0x2a
   2027c:	9b a5       	ldd	r25, Y+43	; 0x2b
   2027e:	80 93 8e 29 	sts	0x298E, r24	; 0x80298e <g_adc_temp_deg_100>
   20282:	90 93 8f 29 	sts	0x298F, r25	; 0x80298f <g_adc_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   20286:	8c a5       	ldd	r24, Y+44	; 0x2c
   20288:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
		}
	}
}
   2028c:	00 00       	nop
   2028e:	e0 96       	adiw	r28, 0x30	; 48
   20290:	cd bf       	out	0x3d, r28	; 61
   20292:	de bf       	out	0x3e, r29	; 62
   20294:	df 91       	pop	r29
   20296:	cf 91       	pop	r28
   20298:	1f 91       	pop	r17
   2029a:	0f 91       	pop	r16
   2029c:	ff 90       	pop	r15
   2029e:	ef 90       	pop	r14
   202a0:	08 95       	ret

000202a2 <task_main_pll>:

static void task_main_pll(uint32_t now)
{	/* Handling the 1PPS PLL system */
   202a2:	ef 92       	push	r14
   202a4:	ff 92       	push	r15
   202a6:	0f 93       	push	r16
   202a8:	1f 93       	push	r17
   202aa:	cf 93       	push	r28
   202ac:	df 93       	push	r29
   202ae:	cd b7       	in	r28, 0x3d	; 61
   202b0:	de b7       	in	r29, 0x3e	; 62
   202b2:	68 97       	sbiw	r28, 0x18	; 24
   202b4:	cd bf       	out	0x3d, r28	; 61
   202b6:	de bf       	out	0x3e, r29	; 62
   202b8:	6d 8b       	std	Y+21, r22	; 0x15
   202ba:	7e 8b       	std	Y+22, r23	; 0x16
   202bc:	8f 8b       	std	Y+23, r24	; 0x17
   202be:	98 8f       	std	Y+24, r25	; 0x18
	int16_t			l_1pps_deviation;
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
   202c0:	90 91 e1 25 	lds	r25, 0x25E1	; 0x8025e1 <g_1pps_proceeded_avail>
   202c4:	81 e0       	ldi	r24, 0x01	; 1
   202c6:	89 27       	eor	r24, r25
   202c8:	88 23       	and	r24, r24
   202ca:	09 f0       	breq	.+2      	; 0x202ce <task_main_pll+0x2c>
   202cc:	fc c0       	rjmp	.+504    	; 0x204c6 <task_main_pll+0x224>
		return;
	}
	g_1pps_proceeded_avail = false;
   202ce:	10 92 e1 25 	sts	0x25E1, r1	; 0x8025e1 <g_1pps_proceeded_avail>

	/* Get copy of global data */
	irqflags_t flags = cpu_irq_save();
   202d2:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   202d6:	8f 83       	std	Y+7, r24	; 0x07
	l_1pps_last_diff	= g_1pps_last_diff;
   202d8:	80 91 d2 25 	lds	r24, 0x25D2	; 0x8025d2 <g_1pps_last_diff>
   202dc:	90 91 d3 25 	lds	r25, 0x25D3	; 0x8025d3 <g_1pps_last_diff+0x1>
   202e0:	88 87       	std	Y+8, r24	; 0x08
   202e2:	99 87       	std	Y+9, r25	; 0x09
	l_1pps_last_inSpan	= g_1pps_last_inSpan;
   202e4:	80 91 d4 25 	lds	r24, 0x25D4	; 0x8025d4 <g_1pps_last_inSpan>
   202e8:	8a 87       	std	Y+10, r24	; 0x0a
	l_xo_mode_pwm		= g_xo_mode_pwm;
   202ea:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <g_xo_mode_pwm>
   202ee:	90 91 17 29 	lds	r25, 0x2917	; 0x802917 <g_xo_mode_pwm+0x1>
   202f2:	a0 91 18 29 	lds	r26, 0x2918	; 0x802918 <g_xo_mode_pwm+0x2>
   202f6:	b0 91 19 29 	lds	r27, 0x2919	; 0x802919 <g_xo_mode_pwm+0x3>
   202fa:	8b 87       	std	Y+11, r24	; 0x0b
   202fc:	9c 87       	std	Y+12, r25	; 0x0c
   202fe:	ad 87       	std	Y+13, r26	; 0x0d
   20300:	be 87       	std	Y+14, r27	; 0x0e
	l_1pps_phased_cntr	= g_1pps_phased_cntr;
   20302:	80 91 e7 25 	lds	r24, 0x25E7	; 0x8025e7 <g_1pps_phased_cntr>
   20306:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_restore(flags);
   20308:	8f 81       	ldd	r24, Y+7	; 0x07
   2030a:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

	/* Modify PWM only when last data was in span */
	if (l_1pps_last_inSpan) {
   2030e:	8a 85       	ldd	r24, Y+10	; 0x0a
   20310:	88 23       	and	r24, r24
   20312:	09 f4       	brne	.+2      	; 0x20316 <task_main_pll+0x74>
   20314:	d9 c0       	rjmp	.+434    	; 0x204c8 <task_main_pll+0x226>
		/* Diverting into PWM value and flags */
		uint8_t l_xo_mode_pwm_flags = l_xo_mode_pwm &  C_XO_VAL_FLAGS_MASK;
   20316:	1f 86       	std	Y+15, r1	; 0x0f
		int32_t l_xo_mode_pwm_val	= l_xo_mode_pwm & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);
   20318:	8b 85       	ldd	r24, Y+11	; 0x0b
   2031a:	9c 85       	ldd	r25, Y+12	; 0x0c
   2031c:	ad 85       	ldd	r26, Y+13	; 0x0d
   2031e:	be 85       	ldd	r27, Y+14	; 0x0e
   20320:	bb 27       	eor	r27, r27
   20322:	88 8b       	std	Y+16, r24	; 0x10
   20324:	99 8b       	std	Y+17, r25	; 0x11
   20326:	aa 8b       	std	Y+18, r26	; 0x12
   20328:	bb 8b       	std	Y+19, r27	; 0x13

		/* Entering new diff value into array */
		s_diff_ary[s_diff_ary_idx++] = l_1pps_last_diff;
   2032a:	80 91 4e 2c 	lds	r24, 0x2C4E	; 0x802c4e <s_diff_ary_idx.8804>
   2032e:	91 e0       	ldi	r25, 0x01	; 1
   20330:	98 0f       	add	r25, r24
   20332:	90 93 4e 2c 	sts	0x2C4E, r25	; 0x802c4e <s_diff_ary_idx.8804>
   20336:	88 2f       	mov	r24, r24
   20338:	90 e0       	ldi	r25, 0x00	; 0
   2033a:	88 0f       	add	r24, r24
   2033c:	99 1f       	adc	r25, r25
   2033e:	81 5b       	subi	r24, 0xB1	; 177
   20340:	93 4d       	sbci	r25, 0xD3	; 211
   20342:	28 85       	ldd	r18, Y+8	; 0x08
   20344:	39 85       	ldd	r19, Y+9	; 0x09
   20346:	fc 01       	movw	r30, r24
   20348:	20 83       	st	Z, r18
   2034a:	31 83       	std	Z+1, r19	; 0x01
		if (s_diff_ary_idx >= C_1PPS_PWM_DIFF_ARY_CNT) {
   2034c:	80 91 4e 2c 	lds	r24, 0x2C4E	; 0x802c4e <s_diff_ary_idx.8804>
   20350:	80 31       	cpi	r24, 0x10	; 16
   20352:	10 f0       	brcs	.+4      	; 0x20358 <task_main_pll+0xb6>
			s_diff_ary_idx = 0;
   20354:	10 92 4e 2c 	sts	0x2C4E, r1	; 0x802c4e <s_diff_ary_idx.8804>
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
   20358:	19 82       	std	Y+1, r1	; 0x01
   2035a:	1a 82       	std	Y+2, r1	; 0x02
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   2035c:	80 e1       	ldi	r24, 0x10	; 16
   2035e:	8c 83       	std	Y+4, r24	; 0x04
   20360:	14 c0       	rjmp	.+40     	; 0x2038a <task_main_pll+0xe8>
			l_1pps_deviation += s_diff_ary[idx - 1];
   20362:	8c 81       	ldd	r24, Y+4	; 0x04
   20364:	88 2f       	mov	r24, r24
   20366:	90 e0       	ldi	r25, 0x00	; 0
   20368:	01 97       	sbiw	r24, 0x01	; 1
   2036a:	88 0f       	add	r24, r24
   2036c:	99 1f       	adc	r25, r25
   2036e:	81 5b       	subi	r24, 0xB1	; 177
   20370:	93 4d       	sbci	r25, 0xD3	; 211
   20372:	fc 01       	movw	r30, r24
   20374:	80 81       	ld	r24, Z
   20376:	91 81       	ldd	r25, Z+1	; 0x01
   20378:	29 81       	ldd	r18, Y+1	; 0x01
   2037a:	3a 81       	ldd	r19, Y+2	; 0x02
   2037c:	82 0f       	add	r24, r18
   2037e:	93 1f       	adc	r25, r19
   20380:	89 83       	std	Y+1, r24	; 0x01
   20382:	9a 83       	std	Y+2, r25	; 0x02
			s_diff_ary_idx = 0;
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   20384:	8c 81       	ldd	r24, Y+4	; 0x04
   20386:	81 50       	subi	r24, 0x01	; 1
   20388:	8c 83       	std	Y+4, r24	; 0x04
   2038a:	8c 81       	ldd	r24, Y+4	; 0x04
   2038c:	88 23       	and	r24, r24
   2038e:	49 f7       	brne	.-46     	; 0x20362 <task_main_pll+0xc0>
			l_1pps_deviation += s_diff_ary[idx - 1];
		}

		/* Low-pass filtering of deviation and PWM integration */
		l_xo_mode_pwm_val -= l_1pps_deviation;
   20390:	89 81       	ldd	r24, Y+1	; 0x01
   20392:	9a 81       	ldd	r25, Y+2	; 0x02
   20394:	09 2e       	mov	r0, r25
   20396:	00 0c       	add	r0, r0
   20398:	aa 0b       	sbc	r26, r26
   2039a:	bb 0b       	sbc	r27, r27
   2039c:	28 89       	ldd	r18, Y+16	; 0x10
   2039e:	39 89       	ldd	r19, Y+17	; 0x11
   203a0:	4a 89       	ldd	r20, Y+18	; 0x12
   203a2:	5b 89       	ldd	r21, Y+19	; 0x13
   203a4:	79 01       	movw	r14, r18
   203a6:	8a 01       	movw	r16, r20
   203a8:	e8 1a       	sub	r14, r24
   203aa:	f9 0a       	sbc	r15, r25
   203ac:	0a 0b       	sbc	r16, r26
   203ae:	1b 0b       	sbc	r17, r27
   203b0:	d8 01       	movw	r26, r16
   203b2:	c7 01       	movw	r24, r14
   203b4:	88 8b       	std	Y+16, r24	; 0x10
   203b6:	99 8b       	std	Y+17, r25	; 0x11
   203b8:	aa 8b       	std	Y+18, r26	; 0x12
   203ba:	bb 8b       	std	Y+19, r27	; 0x13

		int16_t i_xo_mode_pwm_val_i	= (l_xo_mode_pwm_val & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT;
   203bc:	88 89       	ldd	r24, Y+16	; 0x10
   203be:	99 89       	ldd	r25, Y+17	; 0x11
   203c0:	aa 89       	ldd	r26, Y+18	; 0x12
   203c2:	bb 89       	ldd	r27, Y+19	; 0x13
   203c4:	88 27       	eor	r24, r24
   203c6:	bb 27       	eor	r27, r27
   203c8:	89 2f       	mov	r24, r25
   203ca:	9a 2f       	mov	r25, r26
   203cc:	ab 2f       	mov	r26, r27
   203ce:	bb 27       	eor	r27, r27
   203d0:	a7 fd       	sbrc	r26, 7
   203d2:	ba 95       	dec	r27
   203d4:	8d 83       	std	Y+5, r24	; 0x05
   203d6:	9e 83       	std	Y+6, r25	; 0x06
		uint8_t i_xo_mode_pwm_val_f	=  l_xo_mode_pwm_val & C_XO_VAL_FRAC_MASK;
   203d8:	88 89       	ldd	r24, Y+16	; 0x10
   203da:	8c 8b       	std	Y+20, r24	; 0x14

		/* Fractional part */
		s_xo_mode_pwm_val_frac += i_xo_mode_pwm_val_f;
   203dc:	8c 89       	ldd	r24, Y+20	; 0x14
   203de:	28 2f       	mov	r18, r24
   203e0:	30 e0       	ldi	r19, 0x00	; 0
   203e2:	80 91 6f 2c 	lds	r24, 0x2C6F	; 0x802c6f <s_xo_mode_pwm_val_frac.8802>
   203e6:	90 91 70 2c 	lds	r25, 0x2C70	; 0x802c70 <s_xo_mode_pwm_val_frac.8802+0x1>
   203ea:	82 0f       	add	r24, r18
   203ec:	93 1f       	adc	r25, r19
   203ee:	80 93 6f 2c 	sts	0x2C6F, r24	; 0x802c6f <s_xo_mode_pwm_val_frac.8802>
   203f2:	90 93 70 2c 	sts	0x2C70, r25	; 0x802c70 <s_xo_mode_pwm_val_frac.8802+0x1>
		if (s_xo_mode_pwm_val_frac >= 256) {
   203f6:	80 91 6f 2c 	lds	r24, 0x2C6F	; 0x802c6f <s_xo_mode_pwm_val_frac.8802>
   203fa:	90 91 70 2c 	lds	r25, 0x2C70	; 0x802c70 <s_xo_mode_pwm_val_frac.8802+0x1>
   203fe:	8f 3f       	cpi	r24, 0xFF	; 255
   20400:	91 05       	cpc	r25, r1
   20402:	79 f0       	breq	.+30     	; 0x20422 <task_main_pll+0x180>
   20404:	70 f0       	brcs	.+28     	; 0x20422 <task_main_pll+0x180>
			s_xo_mode_pwm_val_frac -= 256;
   20406:	80 91 6f 2c 	lds	r24, 0x2C6F	; 0x802c6f <s_xo_mode_pwm_val_frac.8802>
   2040a:	90 91 70 2c 	lds	r25, 0x2C70	; 0x802c70 <s_xo_mode_pwm_val_frac.8802+0x1>
   2040e:	9a 95       	dec	r25
   20410:	80 93 6f 2c 	sts	0x2C6F, r24	; 0x802c6f <s_xo_mode_pwm_val_frac.8802>
   20414:	90 93 70 2c 	sts	0x2C70, r25	; 0x802c70 <s_xo_mode_pwm_val_frac.8802+0x1>
			i_xo_mode_pwm_val_i++;
   20418:	8d 81       	ldd	r24, Y+5	; 0x05
   2041a:	9e 81       	ldd	r25, Y+6	; 0x06
   2041c:	01 96       	adiw	r24, 0x01	; 1
   2041e:	8d 83       	std	Y+5, r24	; 0x05
   20420:	9e 83       	std	Y+6, r25	; 0x06
		}

		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);
   20422:	8d 81       	ldd	r24, Y+5	; 0x05
   20424:	9e 81       	ldd	r25, Y+6	; 0x06
   20426:	ac 01       	movw	r20, r24
   20428:	63 e0       	ldi	r22, 0x03	; 3
   2042a:	80 e0       	ldi	r24, 0x00	; 0
   2042c:	98 e0       	ldi	r25, 0x08	; 8
   2042e:	0e 94 ca d3 	call	0x1a794	; 0x1a794 <tc_write_cc_buffer>

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
   20432:	89 81       	ldd	r24, Y+1	; 0x01
   20434:	9a 81       	ldd	r25, Y+2	; 0x02
   20436:	8e 3c       	cpi	r24, 0xCE	; 206
   20438:	9f 4f       	sbci	r25, 0xFF	; 255
   2043a:	a4 f0       	brlt	.+40     	; 0x20464 <task_main_pll+0x1c2>
   2043c:	89 81       	ldd	r24, Y+1	; 0x01
   2043e:	9a 81       	ldd	r25, Y+2	; 0x02
   20440:	c3 97       	sbiw	r24, 0x33	; 51
   20442:	84 f4       	brge	.+32     	; 0x20464 <task_main_pll+0x1c2>
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20444:	8b 81       	ldd	r24, Y+3	; 0x03
   20446:	8f 5f       	subi	r24, 0xFF	; 255
   20448:	8b 83       	std	Y+3, r24	; 0x03
   2044a:	8b 81       	ldd	r24, Y+3	; 0x03
   2044c:	81 32       	cpi	r24, 0x21	; 33
   2044e:	21 f4       	brne	.+8      	; 0x20458 <task_main_pll+0x1b6>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);
   20450:	81 e0       	ldi	r24, 0x01	; 1
   20452:	0e 94 96 36 	call	0x6d2c	; 0x6d2c <serial_send_gns_urc>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20456:	08 c0       	rjmp	.+16     	; 0x20468 <task_main_pll+0x1c6>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);

			} else if (l_1pps_phased_cntr > 250) {
   20458:	8b 81       	ldd	r24, Y+3	; 0x03
   2045a:	8b 3f       	cpi	r24, 0xFB	; 251
   2045c:	28 f0       	brcs	.+10     	; 0x20468 <task_main_pll+0x1c6>
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
   2045e:	8a ef       	ldi	r24, 0xFA	; 250
   20460:	8b 83       	std	Y+3, r24	; 0x03
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20462:	02 c0       	rjmp	.+4      	; 0x20468 <task_main_pll+0x1c6>
			} else if (l_1pps_phased_cntr > 250) {
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
			}
		} else {
			l_1pps_phased_cntr = 0;
   20464:	1b 82       	std	Y+3, r1	; 0x03
   20466:	01 c0       	rjmp	.+2      	; 0x2046a <task_main_pll+0x1c8>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20468:	00 00       	nop
		} else {
			l_1pps_phased_cntr = 0;
		}

		/* Adding previous flags */
		l_xo_mode_pwm = l_xo_mode_pwm_flags | (l_xo_mode_pwm_val & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK));
   2046a:	8f 85       	ldd	r24, Y+15	; 0x0f
   2046c:	28 2f       	mov	r18, r24
   2046e:	30 e0       	ldi	r19, 0x00	; 0
   20470:	40 e0       	ldi	r20, 0x00	; 0
   20472:	50 e0       	ldi	r21, 0x00	; 0
   20474:	88 89       	ldd	r24, Y+16	; 0x10
   20476:	99 89       	ldd	r25, Y+17	; 0x11
   20478:	aa 89       	ldd	r26, Y+18	; 0x12
   2047a:	bb 89       	ldd	r27, Y+19	; 0x13
   2047c:	bb 27       	eor	r27, r27
   2047e:	82 2b       	or	r24, r18
   20480:	93 2b       	or	r25, r19
   20482:	a4 2b       	or	r26, r20
   20484:	b5 2b       	or	r27, r21
   20486:	8b 87       	std	Y+11, r24	; 0x0b
   20488:	9c 87       	std	Y+12, r25	; 0x0c
   2048a:	ad 87       	std	Y+13, r26	; 0x0d
   2048c:	be 87       	std	Y+14, r27	; 0x0e

		/* Pushing global data */
		flags = cpu_irq_save();
   2048e:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   20492:	8f 83       	std	Y+7, r24	; 0x07
		g_1pps_deviation	= l_1pps_deviation;
   20494:	89 81       	ldd	r24, Y+1	; 0x01
   20496:	9a 81       	ldd	r25, Y+2	; 0x02
   20498:	80 93 e3 25 	sts	0x25E3, r24	; 0x8025e3 <g_1pps_deviation>
   2049c:	90 93 e4 25 	sts	0x25E4, r25	; 0x8025e4 <g_1pps_deviation+0x1>
		g_xo_mode_pwm		= l_xo_mode_pwm;
   204a0:	8b 85       	ldd	r24, Y+11	; 0x0b
   204a2:	9c 85       	ldd	r25, Y+12	; 0x0c
   204a4:	ad 85       	ldd	r26, Y+13	; 0x0d
   204a6:	be 85       	ldd	r27, Y+14	; 0x0e
   204a8:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <g_xo_mode_pwm>
   204ac:	90 93 17 29 	sts	0x2917, r25	; 0x802917 <g_xo_mode_pwm+0x1>
   204b0:	a0 93 18 29 	sts	0x2918, r26	; 0x802918 <g_xo_mode_pwm+0x2>
   204b4:	b0 93 19 29 	sts	0x2919, r27	; 0x802919 <g_xo_mode_pwm+0x3>
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
   204b8:	8b 81       	ldd	r24, Y+3	; 0x03
   204ba:	80 93 e7 25 	sts	0x25E7, r24	; 0x8025e7 <g_1pps_phased_cntr>
		cpu_irq_restore(flags);
   204be:	8f 81       	ldd	r24, Y+7	; 0x07
   204c0:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
   204c4:	01 c0       	rjmp	.+2      	; 0x204c8 <task_main_pll+0x226>
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
		return;
   204c6:	00 00       	nop
		g_1pps_deviation	= l_1pps_deviation;
		g_xo_mode_pwm		= l_xo_mode_pwm;
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
		cpu_irq_restore(flags);
	}
}
   204c8:	68 96       	adiw	r28, 0x18	; 24
   204ca:	cd bf       	out	0x3d, r28	; 61
   204cc:	de bf       	out	0x3e, r29	; 62
   204ce:	df 91       	pop	r29
   204d0:	cf 91       	pop	r28
   204d2:	1f 91       	pop	r17
   204d4:	0f 91       	pop	r16
   204d6:	ff 90       	pop	r15
   204d8:	ef 90       	pop	r14
   204da:	08 95       	ret

000204dc <task_env_calc>:

static void task_env_calc(uint32_t now)
{
   204dc:	cf 92       	push	r12
   204de:	df 92       	push	r13
   204e0:	ef 92       	push	r14
   204e2:	ff 92       	push	r15
   204e4:	cf 93       	push	r28
   204e6:	df 93       	push	r29
   204e8:	cd b7       	in	r28, 0x3d	; 61
   204ea:	de b7       	in	r29, 0x3e	; 62
   204ec:	e3 97       	sbiw	r28, 0x33	; 51
   204ee:	cd bf       	out	0x3d, r28	; 61
   204f0:	de bf       	out	0x3e, r29	; 62
   204f2:	68 ab       	std	Y+48, r22	; 0x30
   204f4:	79 ab       	std	Y+49, r23	; 0x31
   204f6:	8a ab       	std	Y+50, r24	; 0x32
   204f8:	9b ab       	std	Y+51, r25	; 0x33
	static uint32_t s_last = 0;

	/* No more than 2 calculations per sec */
	if (s_last + 500 <= now) {
   204fa:	80 91 71 2c 	lds	r24, 0x2C71	; 0x802c71 <s_last.8822>
   204fe:	90 91 72 2c 	lds	r25, 0x2C72	; 0x802c72 <s_last.8822+0x1>
   20502:	a0 91 73 2c 	lds	r26, 0x2C73	; 0x802c73 <s_last.8822+0x2>
   20506:	b0 91 74 2c 	lds	r27, 0x2C74	; 0x802c74 <s_last.8822+0x3>
   2050a:	9c 01       	movw	r18, r24
   2050c:	ad 01       	movw	r20, r26
   2050e:	2c 50       	subi	r18, 0x0C	; 12
   20510:	3e 4f       	sbci	r19, 0xFE	; 254
   20512:	4f 4f       	sbci	r20, 0xFF	; 255
   20514:	5f 4f       	sbci	r21, 0xFF	; 255
   20516:	88 a9       	ldd	r24, Y+48	; 0x30
   20518:	99 a9       	ldd	r25, Y+49	; 0x31
   2051a:	aa a9       	ldd	r26, Y+50	; 0x32
   2051c:	bb a9       	ldd	r27, Y+51	; 0x33
   2051e:	82 17       	cp	r24, r18
   20520:	93 07       	cpc	r25, r19
   20522:	a4 07       	cpc	r26, r20
   20524:	b5 07       	cpc	r27, r21
   20526:	08 f4       	brcc	.+2      	; 0x2052a <task_env_calc+0x4e>
   20528:	b1 c1       	rjmp	.+866    	; 0x2088c <task_env_calc+0x3b0>
		int16_t	l_env_hygro_RH_100;
		int16_t l_twi1_hygro_DP_100;
		int16_t l_env_temp_delta_100;

		/* Get the global data */
		flags = cpu_irq_save();
   2052a:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   2052e:	89 87       	std	Y+9, r24	; 0x09
		l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   20530:	80 91 00 29 	lds	r24, 0x2900	; 0x802900 <g_twi1_baro_temp_100>
   20534:	90 91 01 29 	lds	r25, 0x2901	; 0x802901 <g_twi1_baro_temp_100+0x1>
   20538:	a0 91 02 29 	lds	r26, 0x2902	; 0x802902 <g_twi1_baro_temp_100+0x2>
   2053c:	b0 91 03 29 	lds	r27, 0x2903	; 0x802903 <g_twi1_baro_temp_100+0x3>
   20540:	8a 87       	std	Y+10, r24	; 0x0a
   20542:	9b 87       	std	Y+11, r25	; 0x0b
   20544:	ac 87       	std	Y+12, r26	; 0x0c
   20546:	bd 87       	std	Y+13, r27	; 0x0d
		l_twi1_hygro_T_100		= g_twi1_hygro_T_100;
   20548:	80 91 0e 29 	lds	r24, 0x290E	; 0x80290e <g_twi1_hygro_T_100>
   2054c:	90 91 0f 29 	lds	r25, 0x290F	; 0x80290f <g_twi1_hygro_T_100+0x1>
   20550:	8e 87       	std	Y+14, r24	; 0x0e
   20552:	9f 87       	std	Y+15, r25	; 0x0f
		l_twi1_hygro_DP_100		= g_twi1_hygro_DP_100;
   20554:	80 91 12 29 	lds	r24, 0x2912	; 0x802912 <g_twi1_hygro_DP_100>
   20558:	90 91 13 29 	lds	r25, 0x2913	; 0x802913 <g_twi1_hygro_DP_100+0x1>
   2055c:	88 8b       	std	Y+16, r24	; 0x10
   2055e:	99 8b       	std	Y+17, r25	; 0x11
		l_env_temp_delta_100	= g_env_temp_delta_100;
   20560:	80 91 90 29 	lds	r24, 0x2990	; 0x802990 <g_env_temp_delta_100>
   20564:	90 91 91 29 	lds	r25, 0x2991	; 0x802991 <g_env_temp_delta_100+0x1>
   20568:	8a 8b       	std	Y+18, r24	; 0x12
   2056a:	9b 8b       	std	Y+19, r25	; 0x13
		cpu_irq_restore(flags);
   2056c:	89 85       	ldd	r24, Y+9	; 0x09
   2056e:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		/* Mean temperature of the Barometer and the Hygrometer chip */
		temp_twi1_mean		= ((float)l_twi1_baro_temp_100 + (float)l_twi1_hygro_T_100) / 200.f;
   20572:	6a 85       	ldd	r22, Y+10	; 0x0a
   20574:	7b 85       	ldd	r23, Y+11	; 0x0b
   20576:	8c 85       	ldd	r24, Y+12	; 0x0c
   20578:	9d 85       	ldd	r25, Y+13	; 0x0d
   2057a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   2057e:	6b 01       	movw	r12, r22
   20580:	7c 01       	movw	r14, r24
   20582:	8e 85       	ldd	r24, Y+14	; 0x0e
   20584:	9f 85       	ldd	r25, Y+15	; 0x0f
   20586:	09 2e       	mov	r0, r25
   20588:	00 0c       	add	r0, r0
   2058a:	aa 0b       	sbc	r26, r26
   2058c:	bb 0b       	sbc	r27, r27
   2058e:	bc 01       	movw	r22, r24
   20590:	cd 01       	movw	r24, r26
   20592:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   20596:	dc 01       	movw	r26, r24
   20598:	cb 01       	movw	r24, r22
   2059a:	9c 01       	movw	r18, r24
   2059c:	ad 01       	movw	r20, r26
   2059e:	c7 01       	movw	r24, r14
   205a0:	b6 01       	movw	r22, r12
   205a2:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   205a6:	dc 01       	movw	r26, r24
   205a8:	cb 01       	movw	r24, r22
   205aa:	20 e0       	ldi	r18, 0x00	; 0
   205ac:	30 e0       	ldi	r19, 0x00	; 0
   205ae:	48 e4       	ldi	r20, 0x48	; 72
   205b0:	53 e4       	ldi	r21, 0x43	; 67
   205b2:	bc 01       	movw	r22, r24
   205b4:	cd 01       	movw	r24, r26
   205b6:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   205ba:	dc 01       	movw	r26, r24
   205bc:	cb 01       	movw	r24, r22
   205be:	8c 8b       	std	Y+20, r24	; 0x14
   205c0:	9d 8b       	std	Y+21, r25	; 0x15
   205c2:	ae 8b       	std	Y+22, r26	; 0x16
   205c4:	bf 8b       	std	Y+23, r27	; 0x17
		temp_env			= temp_twi1_mean - (l_env_temp_delta_100 / 100.f);
   205c6:	8a 89       	ldd	r24, Y+18	; 0x12
   205c8:	9b 89       	ldd	r25, Y+19	; 0x13
   205ca:	09 2e       	mov	r0, r25
   205cc:	00 0c       	add	r0, r0
   205ce:	aa 0b       	sbc	r26, r26
   205d0:	bb 0b       	sbc	r27, r27
   205d2:	bc 01       	movw	r22, r24
   205d4:	cd 01       	movw	r24, r26
   205d6:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   205da:	dc 01       	movw	r26, r24
   205dc:	cb 01       	movw	r24, r22
   205de:	20 e0       	ldi	r18, 0x00	; 0
   205e0:	30 e0       	ldi	r19, 0x00	; 0
   205e2:	48 ec       	ldi	r20, 0xC8	; 200
   205e4:	52 e4       	ldi	r21, 0x42	; 66
   205e6:	bc 01       	movw	r22, r24
   205e8:	cd 01       	movw	r24, r26
   205ea:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   205ee:	dc 01       	movw	r26, r24
   205f0:	cb 01       	movw	r24, r22
   205f2:	9c 01       	movw	r18, r24
   205f4:	ad 01       	movw	r20, r26
   205f6:	6c 89       	ldd	r22, Y+20	; 0x14
   205f8:	7d 89       	ldd	r23, Y+21	; 0x15
   205fa:	8e 89       	ldd	r24, Y+22	; 0x16
   205fc:	9f 89       	ldd	r25, Y+23	; 0x17
   205fe:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   20602:	dc 01       	movw	r26, r24
   20604:	cb 01       	movw	r24, r22
   20606:	88 8f       	std	Y+24, r24	; 0x18
   20608:	99 8f       	std	Y+25, r25	; 0x19
   2060a:	aa 8f       	std	Y+26, r26	; 0x1a
   2060c:	bb 8f       	std	Y+27, r27	; 0x1b
		temp_env_round		= (temp_env >= 0.f) ?  0.5f : -0.5f;
   2060e:	20 e0       	ldi	r18, 0x00	; 0
   20610:	30 e0       	ldi	r19, 0x00	; 0
   20612:	a9 01       	movw	r20, r18
   20614:	68 8d       	ldd	r22, Y+24	; 0x18
   20616:	79 8d       	ldd	r23, Y+25	; 0x19
   20618:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2061a:	9b 8d       	ldd	r25, Y+27	; 0x1b
   2061c:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   20620:	88 23       	and	r24, r24
   20622:	2c f0       	brlt	.+10     	; 0x2062e <task_env_calc+0x152>
   20624:	80 e0       	ldi	r24, 0x00	; 0
   20626:	90 e0       	ldi	r25, 0x00	; 0
   20628:	a0 e0       	ldi	r26, 0x00	; 0
   2062a:	bf e3       	ldi	r27, 0x3F	; 63
   2062c:	04 c0       	rjmp	.+8      	; 0x20636 <task_env_calc+0x15a>
   2062e:	80 e0       	ldi	r24, 0x00	; 0
   20630:	90 e0       	ldi	r25, 0x00	; 0
   20632:	a0 e0       	ldi	r26, 0x00	; 0
   20634:	bf eb       	ldi	r27, 0xBF	; 191
   20636:	8c 8f       	std	Y+28, r24	; 0x1c
   20638:	9d 8f       	std	Y+29, r25	; 0x1d
   2063a:	ae 8f       	std	Y+30, r26	; 0x1e
   2063c:	bf 8f       	std	Y+31, r27	; 0x1f
		l_env_temp_deg_100	= (int16_t) (temp_env_round + 100.f * temp_env);
   2063e:	20 e0       	ldi	r18, 0x00	; 0
   20640:	30 e0       	ldi	r19, 0x00	; 0
   20642:	48 ec       	ldi	r20, 0xC8	; 200
   20644:	52 e4       	ldi	r21, 0x42	; 66
   20646:	68 8d       	ldd	r22, Y+24	; 0x18
   20648:	79 8d       	ldd	r23, Y+25	; 0x19
   2064a:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2064c:	9b 8d       	ldd	r25, Y+27	; 0x1b
   2064e:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   20652:	dc 01       	movw	r26, r24
   20654:	cb 01       	movw	r24, r22
   20656:	2c 8d       	ldd	r18, Y+28	; 0x1c
   20658:	3d 8d       	ldd	r19, Y+29	; 0x1d
   2065a:	4e 8d       	ldd	r20, Y+30	; 0x1e
   2065c:	5f 8d       	ldd	r21, Y+31	; 0x1f
   2065e:	bc 01       	movw	r22, r24
   20660:	cd 01       	movw	r24, r26
   20662:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   20666:	dc 01       	movw	r26, r24
   20668:	cb 01       	movw	r24, r22
   2066a:	bc 01       	movw	r22, r24
   2066c:	cd 01       	movw	r24, r26
   2066e:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   20672:	dc 01       	movw	r26, r24
   20674:	cb 01       	movw	r24, r22
   20676:	88 a3       	std	Y+32, r24	; 0x20
   20678:	99 a3       	std	Y+33, r25	; 0x21

		/* Rel. humidity correction for environment temperature */
		/* @see https://www.wetterochs.de/wetter/feuchte.html */
		{
			// const float K1	= 6.1078f;
			float td			= l_twi1_hygro_DP_100 / 100.f;
   2067a:	88 89       	ldd	r24, Y+16	; 0x10
   2067c:	99 89       	ldd	r25, Y+17	; 0x11
   2067e:	09 2e       	mov	r0, r25
   20680:	00 0c       	add	r0, r0
   20682:	aa 0b       	sbc	r26, r26
   20684:	bb 0b       	sbc	r27, r27
   20686:	bc 01       	movw	r22, r24
   20688:	cd 01       	movw	r24, r26
   2068a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   2068e:	dc 01       	movw	r26, r24
   20690:	cb 01       	movw	r24, r22
   20692:	20 e0       	ldi	r18, 0x00	; 0
   20694:	30 e0       	ldi	r19, 0x00	; 0
   20696:	48 ec       	ldi	r20, 0xC8	; 200
   20698:	52 e4       	ldi	r21, 0x42	; 66
   2069a:	bc 01       	movw	r22, r24
   2069c:	cd 01       	movw	r24, r26
   2069e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   206a2:	dc 01       	movw	r26, r24
   206a4:	cb 01       	movw	r24, r22
   206a6:	8a a3       	std	Y+34, r24	; 0x22
   206a8:	9b a3       	std	Y+35, r25	; 0x23
   206aa:	ac a3       	std	Y+36, r26	; 0x24
   206ac:	bd a3       	std	Y+37, r27	; 0x25
			float calc_b;
			float sdd_td;
			float sdd_tenv;

			/* Temperature over water or ice */
			if (temp_env >= 0.f) {
   206ae:	20 e0       	ldi	r18, 0x00	; 0
   206b0:	30 e0       	ldi	r19, 0x00	; 0
   206b2:	a9 01       	movw	r20, r18
   206b4:	68 8d       	ldd	r22, Y+24	; 0x18
   206b6:	79 8d       	ldd	r23, Y+25	; 0x19
   206b8:	8a 8d       	ldd	r24, Y+26	; 0x1a
   206ba:	9b 8d       	ldd	r25, Y+27	; 0x1b
   206bc:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   206c0:	88 23       	and	r24, r24
   206c2:	8c f0       	brlt	.+34     	; 0x206e6 <task_env_calc+0x20a>
				/* over water */
				calc_a = 7.5f;
   206c4:	80 e0       	ldi	r24, 0x00	; 0
   206c6:	90 e0       	ldi	r25, 0x00	; 0
   206c8:	a0 ef       	ldi	r26, 0xF0	; 240
   206ca:	b0 e4       	ldi	r27, 0x40	; 64
   206cc:	89 83       	std	Y+1, r24	; 0x01
   206ce:	9a 83       	std	Y+2, r25	; 0x02
   206d0:	ab 83       	std	Y+3, r26	; 0x03
   206d2:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 237.3f;
   206d4:	8d ec       	ldi	r24, 0xCD	; 205
   206d6:	9c e4       	ldi	r25, 0x4C	; 76
   206d8:	ad e6       	ldi	r26, 0x6D	; 109
   206da:	b3 e4       	ldi	r27, 0x43	; 67
   206dc:	8d 83       	std	Y+5, r24	; 0x05
   206de:	9e 83       	std	Y+6, r25	; 0x06
   206e0:	af 83       	std	Y+7, r26	; 0x07
   206e2:	b8 87       	std	Y+8, r27	; 0x08
   206e4:	2d c0       	rjmp	.+90     	; 0x20740 <task_env_calc+0x264>

			} else if (temp_env >= -5.f) {  // this temperature is a value given by the programmers will, only ...
   206e6:	20 e0       	ldi	r18, 0x00	; 0
   206e8:	30 e0       	ldi	r19, 0x00	; 0
   206ea:	40 ea       	ldi	r20, 0xA0	; 160
   206ec:	50 ec       	ldi	r21, 0xC0	; 192
   206ee:	68 8d       	ldd	r22, Y+24	; 0x18
   206f0:	79 8d       	ldd	r23, Y+25	; 0x19
   206f2:	8a 8d       	ldd	r24, Y+26	; 0x1a
   206f4:	9b 8d       	ldd	r25, Y+27	; 0x1b
   206f6:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   206fa:	88 23       	and	r24, r24
   206fc:	8c f0       	brlt	.+34     	; 0x20720 <task_env_calc+0x244>
				/* over water */
				calc_a = 7.6f;
   206fe:	83 e3       	ldi	r24, 0x33	; 51
   20700:	93 e3       	ldi	r25, 0x33	; 51
   20702:	a3 ef       	ldi	r26, 0xF3	; 243
   20704:	b0 e4       	ldi	r27, 0x40	; 64
   20706:	89 83       	std	Y+1, r24	; 0x01
   20708:	9a 83       	std	Y+2, r25	; 0x02
   2070a:	ab 83       	std	Y+3, r26	; 0x03
   2070c:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 240.7f;
   2070e:	83 e3       	ldi	r24, 0x33	; 51
   20710:	93 eb       	ldi	r25, 0xB3	; 179
   20712:	a0 e7       	ldi	r26, 0x70	; 112
   20714:	b3 e4       	ldi	r27, 0x43	; 67
   20716:	8d 83       	std	Y+5, r24	; 0x05
   20718:	9e 83       	std	Y+6, r25	; 0x06
   2071a:	af 83       	std	Y+7, r26	; 0x07
   2071c:	b8 87       	std	Y+8, r27	; 0x08
   2071e:	10 c0       	rjmp	.+32     	; 0x20740 <task_env_calc+0x264>

			} else {
				/* over ice */
				calc_a = 9.5f;
   20720:	80 e0       	ldi	r24, 0x00	; 0
   20722:	90 e0       	ldi	r25, 0x00	; 0
   20724:	a8 e1       	ldi	r26, 0x18	; 24
   20726:	b1 e4       	ldi	r27, 0x41	; 65
   20728:	89 83       	std	Y+1, r24	; 0x01
   2072a:	9a 83       	std	Y+2, r25	; 0x02
   2072c:	ab 83       	std	Y+3, r26	; 0x03
   2072e:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 265.5f;
   20730:	80 e0       	ldi	r24, 0x00	; 0
   20732:	90 ec       	ldi	r25, 0xC0	; 192
   20734:	a4 e8       	ldi	r26, 0x84	; 132
   20736:	b3 e4       	ldi	r27, 0x43	; 67
   20738:	8d 83       	std	Y+5, r24	; 0x05
   2073a:	9e 83       	std	Y+6, r25	; 0x06
   2073c:	af 83       	std	Y+7, r26	; 0x07
   2073e:	b8 87       	std	Y+8, r27	; 0x08
			}

			sdd_td				= /* K1* */ pow(10.f, (calc_a * td)			/ (calc_b + td));
   20740:	2a a1       	ldd	r18, Y+34	; 0x22
   20742:	3b a1       	ldd	r19, Y+35	; 0x23
   20744:	4c a1       	ldd	r20, Y+36	; 0x24
   20746:	5d a1       	ldd	r21, Y+37	; 0x25
   20748:	69 81       	ldd	r22, Y+1	; 0x01
   2074a:	7a 81       	ldd	r23, Y+2	; 0x02
   2074c:	8b 81       	ldd	r24, Y+3	; 0x03
   2074e:	9c 81       	ldd	r25, Y+4	; 0x04
   20750:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   20754:	dc 01       	movw	r26, r24
   20756:	cb 01       	movw	r24, r22
   20758:	6c 01       	movw	r12, r24
   2075a:	7d 01       	movw	r14, r26
   2075c:	2a a1       	ldd	r18, Y+34	; 0x22
   2075e:	3b a1       	ldd	r19, Y+35	; 0x23
   20760:	4c a1       	ldd	r20, Y+36	; 0x24
   20762:	5d a1       	ldd	r21, Y+37	; 0x25
   20764:	6d 81       	ldd	r22, Y+5	; 0x05
   20766:	7e 81       	ldd	r23, Y+6	; 0x06
   20768:	8f 81       	ldd	r24, Y+7	; 0x07
   2076a:	98 85       	ldd	r25, Y+8	; 0x08
   2076c:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   20770:	dc 01       	movw	r26, r24
   20772:	cb 01       	movw	r24, r22
   20774:	9c 01       	movw	r18, r24
   20776:	ad 01       	movw	r20, r26
   20778:	c7 01       	movw	r24, r14
   2077a:	b6 01       	movw	r22, r12
   2077c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   20780:	dc 01       	movw	r26, r24
   20782:	cb 01       	movw	r24, r22
   20784:	9c 01       	movw	r18, r24
   20786:	ad 01       	movw	r20, r26
   20788:	60 e0       	ldi	r22, 0x00	; 0
   2078a:	70 e0       	ldi	r23, 0x00	; 0
   2078c:	80 e2       	ldi	r24, 0x20	; 32
   2078e:	91 e4       	ldi	r25, 0x41	; 65
   20790:	0f 94 23 2a 	call	0x25446	; 0x25446 <pow>
   20794:	dc 01       	movw	r26, r24
   20796:	cb 01       	movw	r24, r22
   20798:	8e a3       	std	Y+38, r24	; 0x26
   2079a:	9f a3       	std	Y+39, r25	; 0x27
   2079c:	a8 a7       	std	Y+40, r26	; 0x28
   2079e:	b9 a7       	std	Y+41, r27	; 0x29
			sdd_tenv			= /* K1* */ pow(10.f, (calc_a * temp_env)	/ (calc_b + temp_env));
   207a0:	28 8d       	ldd	r18, Y+24	; 0x18
   207a2:	39 8d       	ldd	r19, Y+25	; 0x19
   207a4:	4a 8d       	ldd	r20, Y+26	; 0x1a
   207a6:	5b 8d       	ldd	r21, Y+27	; 0x1b
   207a8:	69 81       	ldd	r22, Y+1	; 0x01
   207aa:	7a 81       	ldd	r23, Y+2	; 0x02
   207ac:	8b 81       	ldd	r24, Y+3	; 0x03
   207ae:	9c 81       	ldd	r25, Y+4	; 0x04
   207b0:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   207b4:	dc 01       	movw	r26, r24
   207b6:	cb 01       	movw	r24, r22
   207b8:	6c 01       	movw	r12, r24
   207ba:	7d 01       	movw	r14, r26
   207bc:	28 8d       	ldd	r18, Y+24	; 0x18
   207be:	39 8d       	ldd	r19, Y+25	; 0x19
   207c0:	4a 8d       	ldd	r20, Y+26	; 0x1a
   207c2:	5b 8d       	ldd	r21, Y+27	; 0x1b
   207c4:	6d 81       	ldd	r22, Y+5	; 0x05
   207c6:	7e 81       	ldd	r23, Y+6	; 0x06
   207c8:	8f 81       	ldd	r24, Y+7	; 0x07
   207ca:	98 85       	ldd	r25, Y+8	; 0x08
   207cc:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   207d0:	dc 01       	movw	r26, r24
   207d2:	cb 01       	movw	r24, r22
   207d4:	9c 01       	movw	r18, r24
   207d6:	ad 01       	movw	r20, r26
   207d8:	c7 01       	movw	r24, r14
   207da:	b6 01       	movw	r22, r12
   207dc:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   207e0:	dc 01       	movw	r26, r24
   207e2:	cb 01       	movw	r24, r22
   207e4:	9c 01       	movw	r18, r24
   207e6:	ad 01       	movw	r20, r26
   207e8:	60 e0       	ldi	r22, 0x00	; 0
   207ea:	70 e0       	ldi	r23, 0x00	; 0
   207ec:	80 e2       	ldi	r24, 0x20	; 32
   207ee:	91 e4       	ldi	r25, 0x41	; 65
   207f0:	0f 94 23 2a 	call	0x25446	; 0x25446 <pow>
   207f4:	dc 01       	movw	r26, r24
   207f6:	cb 01       	movw	r24, r22
   207f8:	8a a7       	std	Y+42, r24	; 0x2a
   207fa:	9b a7       	std	Y+43, r25	; 0x2b
   207fc:	ac a7       	std	Y+44, r26	; 0x2c
   207fe:	bd a7       	std	Y+45, r27	; 0x2d
			l_env_hygro_RH_100	= (int16_t) (0.5f + 10000.f * sdd_td / sdd_tenv);
   20800:	20 e0       	ldi	r18, 0x00	; 0
   20802:	30 e4       	ldi	r19, 0x40	; 64
   20804:	4c e1       	ldi	r20, 0x1C	; 28
   20806:	56 e4       	ldi	r21, 0x46	; 70
   20808:	6e a1       	ldd	r22, Y+38	; 0x26
   2080a:	7f a1       	ldd	r23, Y+39	; 0x27
   2080c:	88 a5       	ldd	r24, Y+40	; 0x28
   2080e:	99 a5       	ldd	r25, Y+41	; 0x29
   20810:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   20814:	dc 01       	movw	r26, r24
   20816:	cb 01       	movw	r24, r22
   20818:	2a a5       	ldd	r18, Y+42	; 0x2a
   2081a:	3b a5       	ldd	r19, Y+43	; 0x2b
   2081c:	4c a5       	ldd	r20, Y+44	; 0x2c
   2081e:	5d a5       	ldd	r21, Y+45	; 0x2d
   20820:	bc 01       	movw	r22, r24
   20822:	cd 01       	movw	r24, r26
   20824:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   20828:	dc 01       	movw	r26, r24
   2082a:	cb 01       	movw	r24, r22
   2082c:	20 e0       	ldi	r18, 0x00	; 0
   2082e:	30 e0       	ldi	r19, 0x00	; 0
   20830:	40 e0       	ldi	r20, 0x00	; 0
   20832:	5f e3       	ldi	r21, 0x3F	; 63
   20834:	bc 01       	movw	r22, r24
   20836:	cd 01       	movw	r24, r26
   20838:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   2083c:	dc 01       	movw	r26, r24
   2083e:	cb 01       	movw	r24, r22
   20840:	bc 01       	movw	r22, r24
   20842:	cd 01       	movw	r24, r26
   20844:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   20848:	dc 01       	movw	r26, r24
   2084a:	cb 01       	movw	r24, r22
   2084c:	8e a7       	std	Y+46, r24	; 0x2e
   2084e:	9f a7       	std	Y+47, r25	; 0x2f
		}

		/* Pushing global data */
		flags = cpu_irq_save();
   20850:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   20854:	89 87       	std	Y+9, r24	; 0x09
		g_env_temp_deg_100	= l_env_temp_deg_100;
   20856:	88 a1       	ldd	r24, Y+32	; 0x20
   20858:	99 a1       	ldd	r25, Y+33	; 0x21
   2085a:	80 93 92 29 	sts	0x2992, r24	; 0x802992 <g_env_temp_deg_100>
   2085e:	90 93 93 29 	sts	0x2993, r25	; 0x802993 <g_env_temp_deg_100+0x1>
		g_env_hygro_RH_100	= l_env_hygro_RH_100;
   20862:	8e a5       	ldd	r24, Y+46	; 0x2e
   20864:	9f a5       	ldd	r25, Y+47	; 0x2f
   20866:	80 93 94 29 	sts	0x2994, r24	; 0x802994 <g_env_hygro_RH_100>
   2086a:	90 93 95 29 	sts	0x2995, r25	; 0x802995 <g_env_hygro_RH_100+0x1>
		cpu_irq_restore(flags);
   2086e:	89 85       	ldd	r24, Y+9	; 0x09
   20870:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

		s_last = now;
   20874:	88 a9       	ldd	r24, Y+48	; 0x30
   20876:	99 a9       	ldd	r25, Y+49	; 0x31
   20878:	aa a9       	ldd	r26, Y+50	; 0x32
   2087a:	bb a9       	ldd	r27, Y+51	; 0x33
   2087c:	80 93 71 2c 	sts	0x2C71, r24	; 0x802c71 <s_last.8822>
   20880:	90 93 72 2c 	sts	0x2C72, r25	; 0x802c72 <s_last.8822+0x1>
   20884:	a0 93 73 2c 	sts	0x2C73, r26	; 0x802c73 <s_last.8822+0x2>
   20888:	b0 93 74 2c 	sts	0x2C74, r27	; 0x802c74 <s_last.8822+0x3>
	}
}
   2088c:	00 00       	nop
   2088e:	e3 96       	adiw	r28, 0x33	; 51
   20890:	cd bf       	out	0x3d, r28	; 61
   20892:	de bf       	out	0x3e, r29	; 62
   20894:	df 91       	pop	r29
   20896:	cf 91       	pop	r28
   20898:	ff 90       	pop	r15
   2089a:	ef 90       	pop	r14
   2089c:	df 90       	pop	r13
   2089e:	cf 90       	pop	r12
   208a0:	08 95       	ret

000208a2 <task_main_aprs>:

static void task_main_aprs(uint32_t now)
{
   208a2:	2f 92       	push	r2
   208a4:	3f 92       	push	r3
   208a6:	4f 92       	push	r4
   208a8:	5f 92       	push	r5
   208aa:	6f 92       	push	r6
   208ac:	7f 92       	push	r7
   208ae:	8f 92       	push	r8
   208b0:	9f 92       	push	r9
   208b2:	af 92       	push	r10
   208b4:	bf 92       	push	r11
   208b6:	cf 92       	push	r12
   208b8:	df 92       	push	r13
   208ba:	ef 92       	push	r14
   208bc:	ff 92       	push	r15
   208be:	0f 93       	push	r16
   208c0:	1f 93       	push	r17
   208c2:	cf 93       	push	r28
   208c4:	df 93       	push	r29
   208c6:	cd b7       	in	r28, 0x3d	; 61
   208c8:	de b7       	in	r29, 0x3e	; 62
   208ca:	c6 56       	subi	r28, 0x66	; 102
   208cc:	d1 09       	sbc	r29, r1
   208ce:	cd bf       	out	0x3d, r28	; 61
   208d0:	de bf       	out	0x3e, r29	; 62
   208d2:	9e 01       	movw	r18, r28
   208d4:	2d 59       	subi	r18, 0x9D	; 157
   208d6:	3f 4f       	sbci	r19, 0xFF	; 255
   208d8:	f9 01       	movw	r30, r18
   208da:	60 83       	st	Z, r22
   208dc:	71 83       	std	Z+1, r23	; 0x01
   208de:	82 83       	std	Z+2, r24	; 0x02
   208e0:	93 83       	std	Z+3, r25	; 0x03
	static uint32_t				s_now_sec				= 0UL;
	uint32_t					l_now_sec				= now >> 10;
   208e2:	ce 01       	movw	r24, r28
   208e4:	8d 59       	subi	r24, 0x9D	; 157
   208e6:	9f 4f       	sbci	r25, 0xFF	; 255
   208e8:	fc 01       	movw	r30, r24
   208ea:	80 81       	ld	r24, Z
   208ec:	91 81       	ldd	r25, Z+1	; 0x01
   208ee:	a2 81       	ldd	r26, Z+2	; 0x02
   208f0:	b3 81       	ldd	r27, Z+3	; 0x03
   208f2:	07 2e       	mov	r0, r23
   208f4:	7a e0       	ldi	r23, 0x0A	; 10
   208f6:	b6 95       	lsr	r27
   208f8:	a7 95       	ror	r26
   208fa:	97 95       	ror	r25
   208fc:	87 95       	ror	r24
   208fe:	7a 95       	dec	r23
   20900:	d1 f7       	brne	.-12     	; 0x208f6 <task_main_aprs+0x54>
   20902:	70 2d       	mov	r23, r0
   20904:	8e 8f       	std	Y+30, r24	; 0x1e
   20906:	9f 8f       	std	Y+31, r25	; 0x1f
   20908:	a8 a3       	std	Y+32, r26	; 0x20
   2090a:	b9 a3       	std	Y+33, r27	; 0x21
	float						l_gns_speed_kmPh;
	uint16_t					l_speed_kn;
	uint64_t					l_aprs_alert_last;
	APRS_ALERT_FSM_STATE_ENUM_t	l_aprs_alert_fsm_state;
	APRS_ALERT_REASON_ENUM_t	l_aprs_alert_reason;
	int							len						= 0;
   2090c:	1b 8e       	std	Y+27, r1	; 0x1b
   2090e:	1c 8e       	std	Y+28, r1	; 0x1c
	irqflags_t					flags;

	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if ((s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
   20910:	20 91 75 2c 	lds	r18, 0x2C75	; 0x802c75 <s_now_sec.8841>
   20914:	30 91 76 2c 	lds	r19, 0x2C76	; 0x802c76 <s_now_sec.8841+0x1>
   20918:	40 91 77 2c 	lds	r20, 0x2C77	; 0x802c77 <s_now_sec.8841+0x2>
   2091c:	50 91 78 2c 	lds	r21, 0x2C78	; 0x802c78 <s_now_sec.8841+0x3>
   20920:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20922:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20924:	a8 a1       	ldd	r26, Y+32	; 0x20
   20926:	b9 a1       	ldd	r27, Y+33	; 0x21
   20928:	28 17       	cp	r18, r24
   2092a:	39 07       	cpc	r19, r25
   2092c:	4a 07       	cpc	r20, r26
   2092e:	5b 07       	cpc	r21, r27
   20930:	11 f4       	brne	.+4      	; 0x20936 <task_main_aprs+0x94>
   20932:	0d 94 73 0e 	jmp	0x21ce6	; 0x21ce6 <task_main_aprs+0x1444>
   20936:	90 91 76 28 	lds	r25, 0x2876	; 0x802876 <g_gsm_enable>
   2093a:	81 e0       	ldi	r24, 0x01	; 1
   2093c:	89 27       	eor	r24, r25
   2093e:	88 23       	and	r24, r24
   20940:	11 f0       	breq	.+4      	; 0x20946 <task_main_aprs+0xa4>
   20942:	0d 94 73 0e 	jmp	0x21ce6	; 0x21ce6 <task_main_aprs+0x1444>
   20946:	90 91 77 28 	lds	r25, 0x2877	; 0x802877 <g_gsm_aprs_enable>
   2094a:	81 e0       	ldi	r24, 0x01	; 1
   2094c:	89 27       	eor	r24, r25
   2094e:	88 23       	and	r24, r24
   20950:	11 f0       	breq	.+4      	; 0x20956 <task_main_aprs+0xb4>
   20952:	0d 94 73 0e 	jmp	0x21ce6	; 0x21ce6 <task_main_aprs+0x1444>
   20956:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <g_gns_fix_status>
   2095a:	88 23       	and	r24, r24
   2095c:	11 f4       	brne	.+4      	; 0x20962 <task_main_aprs+0xc0>
   2095e:	0d 94 73 0e 	jmp	0x21ce6	; 0x21ce6 <task_main_aprs+0x1444>
		return;
	}
	s_now_sec = l_now_sec;
   20962:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20964:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20966:	a8 a1       	ldd	r26, Y+32	; 0x20
   20968:	b9 a1       	ldd	r27, Y+33	; 0x21
   2096a:	80 93 75 2c 	sts	0x2C75, r24	; 0x802c75 <s_now_sec.8841>
   2096e:	90 93 76 2c 	sts	0x2C76, r25	; 0x802c76 <s_now_sec.8841+0x1>
   20972:	a0 93 77 2c 	sts	0x2C77, r26	; 0x802c77 <s_now_sec.8841+0x2>
   20976:	b0 93 78 2c 	sts	0x2C78, r27	; 0x802c78 <s_now_sec.8841+0x3>

	/* Get a copy from the global variables */
	{
		flags = cpu_irq_save();
   2097a:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   2097e:	8a a3       	std	Y+34, r24	; 0x22
		l_boot_time_ts			= g_boot_time_ts;
   20980:	80 91 c4 25 	lds	r24, 0x25C4	; 0x8025c4 <g_boot_time_ts>
   20984:	90 91 c5 25 	lds	r25, 0x25C5	; 0x8025c5 <g_boot_time_ts+0x1>
   20988:	a0 91 c6 25 	lds	r26, 0x25C6	; 0x8025c6 <g_boot_time_ts+0x2>
   2098c:	b0 91 c7 25 	lds	r27, 0x25C7	; 0x8025c7 <g_boot_time_ts+0x3>
   20990:	8b a3       	std	Y+35, r24	; 0x23
   20992:	9c a3       	std	Y+36, r25	; 0x24
   20994:	ad a3       	std	Y+37, r26	; 0x25
   20996:	be a3       	std	Y+38, r27	; 0x26
		l_aprs_alert_last		= g_aprs_alert_last;
   20998:	80 91 32 26 	lds	r24, 0x2632	; 0x802632 <g_aprs_alert_last>
   2099c:	89 8b       	std	Y+17, r24	; 0x11
   2099e:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <g_aprs_alert_last+0x1>
   209a2:	8a 8b       	std	Y+18, r24	; 0x12
   209a4:	80 91 34 26 	lds	r24, 0x2634	; 0x802634 <g_aprs_alert_last+0x2>
   209a8:	8b 8b       	std	Y+19, r24	; 0x13
   209aa:	80 91 35 26 	lds	r24, 0x2635	; 0x802635 <g_aprs_alert_last+0x3>
   209ae:	8c 8b       	std	Y+20, r24	; 0x14
   209b0:	80 91 36 26 	lds	r24, 0x2636	; 0x802636 <g_aprs_alert_last+0x4>
   209b4:	8d 8b       	std	Y+21, r24	; 0x15
   209b6:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <g_aprs_alert_last+0x5>
   209ba:	8e 8b       	std	Y+22, r24	; 0x16
   209bc:	80 91 38 26 	lds	r24, 0x2638	; 0x802638 <g_aprs_alert_last+0x6>
   209c0:	8f 8b       	std	Y+23, r24	; 0x17
   209c2:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <g_aprs_alert_last+0x7>
   209c6:	88 8f       	std	Y+24, r24	; 0x18
		l_aprs_alert_fsm_state	= g_aprs_alert_fsm_state;
   209c8:	80 91 3a 26 	lds	r24, 0x263A	; 0x80263a <g_aprs_alert_fsm_state>
   209cc:	89 8f       	std	Y+25, r24	; 0x19
		l_aprs_alert_reason		= g_aprs_alert_reason;
   209ce:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <g_aprs_alert_reason>
   209d2:	8a 8f       	std	Y+26, r24	; 0x1a
		cpu_irq_restore(flags);
   209d4:	8a a1       	ldd	r24, Y+34	; 0x22
   209d6:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	/* GNSS has to set the clock first */
	if (!l_boot_time_ts) {
   209da:	8b a1       	ldd	r24, Y+35	; 0x23
   209dc:	9c a1       	ldd	r25, Y+36	; 0x24
   209de:	ad a1       	ldd	r26, Y+37	; 0x25
   209e0:	be a1       	ldd	r27, Y+38	; 0x26
   209e2:	89 2b       	or	r24, r25
   209e4:	8a 2b       	or	r24, r26
   209e6:	8b 2b       	or	r24, r27
   209e8:	11 f4       	brne	.+4      	; 0x209ee <task_main_aprs+0x14c>
   209ea:	0d 94 75 0e 	jmp	0x21cea	; 0x21cea <task_main_aprs+0x1448>
		return;
	}

	do {
		/* Preparation of time and used buffers */
		*g_prepare_buf = 0;
   209ee:	10 92 30 2b 	sts	0x2B30, r1	; 0x802b30 <g_prepare_buf>

		/* Check for sensor and time boundaries */
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
   209f2:	89 8d       	ldd	r24, Y+25	; 0x19
   209f4:	88 23       	and	r24, r24
   209f6:	09 f0       	breq	.+2      	; 0x209fa <task_main_aprs+0x158>
   209f8:	ad c1       	rjmp	.+858    	; 0x20d54 <task_main_aprs+0x4b2>
			/* APRS messaging started */
			if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
   209fa:	29 89       	ldd	r18, Y+17	; 0x11
   209fc:	3a 89       	ldd	r19, Y+18	; 0x12
   209fe:	4b 89       	ldd	r20, Y+19	; 0x13
   20a00:	5c 89       	ldd	r21, Y+20	; 0x14
   20a02:	6d 89       	ldd	r22, Y+21	; 0x15
   20a04:	7e 89       	ldd	r23, Y+22	; 0x16
   20a06:	8f 89       	ldd	r24, Y+23	; 0x17
   20a08:	98 8d       	ldd	r25, Y+24	; 0x18
   20a0a:	2c 57       	subi	r18, 0x7C	; 124
   20a0c:	3c 4f       	sbci	r19, 0xFC	; 252
   20a0e:	4f 4f       	sbci	r20, 0xFF	; 255
   20a10:	5f 4f       	sbci	r21, 0xFF	; 255
   20a12:	6f 4f       	sbci	r22, 0xFF	; 255
   20a14:	7f 4f       	sbci	r23, 0xFF	; 255
   20a16:	8f 4f       	sbci	r24, 0xFF	; 255
   20a18:	9f 4f       	sbci	r25, 0xFF	; 255
   20a1a:	a2 2e       	mov	r10, r18
   20a1c:	b3 2e       	mov	r11, r19
   20a1e:	c4 2e       	mov	r12, r20
   20a20:	d5 2e       	mov	r13, r21
   20a22:	e6 2e       	mov	r14, r22
   20a24:	f7 2e       	mov	r15, r23
   20a26:	08 2f       	mov	r16, r24
   20a28:	19 2f       	mov	r17, r25
   20a2a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20a2c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20a2e:	a8 a1       	ldd	r26, Y+32	; 0x20
   20a30:	b9 a1       	ldd	r27, Y+33	; 0x21
   20a32:	1c 01       	movw	r2, r24
   20a34:	2d 01       	movw	r4, r26
   20a36:	61 2c       	mov	r6, r1
   20a38:	71 2c       	mov	r7, r1
   20a3a:	43 01       	movw	r8, r6
   20a3c:	2a 2d       	mov	r18, r10
   20a3e:	3b 2d       	mov	r19, r11
   20a40:	4c 2d       	mov	r20, r12
   20a42:	5d 2d       	mov	r21, r13
   20a44:	6e 2d       	mov	r22, r14
   20a46:	7f 2d       	mov	r23, r15
   20a48:	80 2f       	mov	r24, r16
   20a4a:	91 2f       	mov	r25, r17
   20a4c:	a2 2c       	mov	r10, r2
   20a4e:	b3 2c       	mov	r11, r3
   20a50:	c4 2c       	mov	r12, r4
   20a52:	d5 2c       	mov	r13, r5
   20a54:	e6 2c       	mov	r14, r6
   20a56:	f7 2c       	mov	r15, r7
   20a58:	08 2d       	mov	r16, r8
   20a5a:	19 2d       	mov	r17, r9
   20a5c:	0f 94 2c 31 	call	0x26258	; 0x26258 <__cmpdi2>
   20a60:	09 f0       	breq	.+2      	; 0x20a64 <task_main_aprs+0x1c2>
   20a62:	18 f4       	brcc	.+6      	; 0x20a6a <task_main_aprs+0x1c8>
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;
   20a64:	81 e0       	ldi	r24, 0x01	; 1
   20a66:	8a 8f       	std	Y+26, r24	; 0x1a
   20a68:	e0 c0       	rjmp	.+448    	; 0x20c2a <task_main_aprs+0x388>

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   20a6a:	0e 94 10 e9 	call	0x1d220	; 0x1d220 <aprs_pos_delta_m>
   20a6e:	85 3c       	cpi	r24, 0xC5	; 197
   20a70:	99 40       	sbci	r25, 0x09	; 9
   20a72:	a8 f1       	brcs	.+106    	; 0x20ade <task_main_aprs+0x23c>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
   20a74:	29 89       	ldd	r18, Y+17	; 0x11
   20a76:	3a 89       	ldd	r19, Y+18	; 0x12
   20a78:	4b 89       	ldd	r20, Y+19	; 0x13
   20a7a:	5c 89       	ldd	r21, Y+20	; 0x14
   20a7c:	6d 89       	ldd	r22, Y+21	; 0x15
   20a7e:	7e 89       	ldd	r23, Y+22	; 0x16
   20a80:	8f 89       	ldd	r24, Y+23	; 0x17
   20a82:	98 8d       	ldd	r25, Y+24	; 0x18
   20a84:	a1 e2       	ldi	r26, 0x21	; 33
   20a86:	0f 94 17 31 	call	0x2622e	; 0x2622e <__adddi3_s8>
   20a8a:	a2 2e       	mov	r10, r18
   20a8c:	b3 2e       	mov	r11, r19
   20a8e:	c4 2e       	mov	r12, r20
   20a90:	d5 2e       	mov	r13, r21
   20a92:	e6 2e       	mov	r14, r22
   20a94:	f7 2e       	mov	r15, r23
   20a96:	08 2f       	mov	r16, r24
   20a98:	19 2f       	mov	r17, r25
   20a9a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20a9c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20a9e:	a8 a1       	ldd	r26, Y+32	; 0x20
   20aa0:	b9 a1       	ldd	r27, Y+33	; 0x21
   20aa2:	1c 01       	movw	r2, r24
   20aa4:	2d 01       	movw	r4, r26
   20aa6:	61 2c       	mov	r6, r1
   20aa8:	71 2c       	mov	r7, r1
   20aaa:	43 01       	movw	r8, r6
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
			/* APRS messaging started */
			if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   20aac:	2a 2d       	mov	r18, r10
   20aae:	3b 2d       	mov	r19, r11
   20ab0:	4c 2d       	mov	r20, r12
   20ab2:	5d 2d       	mov	r21, r13
   20ab4:	6e 2d       	mov	r22, r14
   20ab6:	7f 2d       	mov	r23, r15
   20ab8:	80 2f       	mov	r24, r16
   20aba:	91 2f       	mov	r25, r17
   20abc:	a2 2c       	mov	r10, r2
   20abe:	b3 2c       	mov	r11, r3
   20ac0:	c4 2c       	mov	r12, r4
   20ac2:	d5 2c       	mov	r13, r5
   20ac4:	e6 2c       	mov	r14, r6
   20ac6:	f7 2c       	mov	r15, r7
   20ac8:	08 2d       	mov	r16, r8
   20aca:	19 2d       	mov	r17, r9
   20acc:	0f 94 2c 31 	call	0x26258	; 0x26258 <__cmpdi2>
   20ad0:	09 f0       	breq	.+2      	; 0x20ad4 <task_main_aprs+0x232>
   20ad2:	28 f4       	brcc	.+10     	; 0x20ade <task_main_aprs+0x23c>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
   20ad4:	82 e0       	ldi	r24, 0x02	; 2
   20ad6:	8a 8f       	std	Y+26, r24	; 0x1a
				aprs_pos_anchor();
   20ad8:	0e 94 49 ea 	call	0x1d492	; 0x1d492 <aprs_pos_anchor>
   20adc:	a6 c0       	rjmp	.+332    	; 0x20c2a <task_main_aprs+0x388>

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   20ade:	0e 94 79 ea 	call	0x1d4f2	; 0x1d4f2 <aprs_gyro_total_dps_1000>
   20ae2:	85 3c       	cpi	r24, 0xC5	; 197
   20ae4:	99 40       	sbci	r25, 0x09	; 9
   20ae6:	98 f1       	brcs	.+102    	; 0x20b4e <task_main_aprs+0x2ac>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
   20ae8:	29 89       	ldd	r18, Y+17	; 0x11
   20aea:	3a 89       	ldd	r19, Y+18	; 0x12
   20aec:	4b 89       	ldd	r20, Y+19	; 0x13
   20aee:	5c 89       	ldd	r21, Y+20	; 0x14
   20af0:	6d 89       	ldd	r22, Y+21	; 0x15
   20af2:	7e 89       	ldd	r23, Y+22	; 0x16
   20af4:	8f 89       	ldd	r24, Y+23	; 0x17
   20af6:	98 8d       	ldd	r25, Y+24	; 0x18
   20af8:	ae e1       	ldi	r26, 0x1E	; 30
   20afa:	0f 94 17 31 	call	0x2622e	; 0x2622e <__adddi3_s8>
   20afe:	a2 2e       	mov	r10, r18
   20b00:	b3 2e       	mov	r11, r19
   20b02:	c4 2e       	mov	r12, r20
   20b04:	d5 2e       	mov	r13, r21
   20b06:	e6 2e       	mov	r14, r22
   20b08:	f7 2e       	mov	r15, r23
   20b0a:	08 2f       	mov	r16, r24
   20b0c:	19 2f       	mov	r17, r25
   20b0e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20b10:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20b12:	a8 a1       	ldd	r26, Y+32	; 0x20
   20b14:	b9 a1       	ldd	r27, Y+33	; 0x21
   20b16:	1c 01       	movw	r2, r24
   20b18:	2d 01       	movw	r4, r26
   20b1a:	61 2c       	mov	r6, r1
   20b1c:	71 2c       	mov	r7, r1
   20b1e:	43 01       	movw	r8, r6
			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
				aprs_pos_anchor();

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   20b20:	2a 2d       	mov	r18, r10
   20b22:	3b 2d       	mov	r19, r11
   20b24:	4c 2d       	mov	r20, r12
   20b26:	5d 2d       	mov	r21, r13
   20b28:	6e 2d       	mov	r22, r14
   20b2a:	7f 2d       	mov	r23, r15
   20b2c:	80 2f       	mov	r24, r16
   20b2e:	91 2f       	mov	r25, r17
   20b30:	a2 2c       	mov	r10, r2
   20b32:	b3 2c       	mov	r11, r3
   20b34:	c4 2c       	mov	r12, r4
   20b36:	d5 2c       	mov	r13, r5
   20b38:	e6 2c       	mov	r14, r6
   20b3a:	f7 2c       	mov	r15, r7
   20b3c:	08 2d       	mov	r16, r8
   20b3e:	19 2d       	mov	r17, r9
   20b40:	0f 94 2c 31 	call	0x26258	; 0x26258 <__cmpdi2>
   20b44:	09 f0       	breq	.+2      	; 0x20b48 <task_main_aprs+0x2a6>
   20b46:	18 f4       	brcc	.+6      	; 0x20b4e <task_main_aprs+0x2ac>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;
   20b48:	83 e0       	ldi	r24, 0x03	; 3
   20b4a:	8a 8f       	std	Y+26, r24	; 0x1a
   20b4c:	6e c0       	rjmp	.+220    	; 0x20c2a <task_main_aprs+0x388>

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   20b4e:	0e 94 24 eb 	call	0x1d648	; 0x1d648 <aprs_accel_xy_delta_g_1000>
   20b52:	0b 97       	sbiw	r24, 0x0b	; 11
   20b54:	98 f1       	brcs	.+102    	; 0x20bbc <task_main_aprs+0x31a>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
   20b56:	29 89       	ldd	r18, Y+17	; 0x11
   20b58:	3a 89       	ldd	r19, Y+18	; 0x12
   20b5a:	4b 89       	ldd	r20, Y+19	; 0x13
   20b5c:	5c 89       	ldd	r21, Y+20	; 0x14
   20b5e:	6d 89       	ldd	r22, Y+21	; 0x15
   20b60:	7e 89       	ldd	r23, Y+22	; 0x16
   20b62:	8f 89       	ldd	r24, Y+23	; 0x17
   20b64:	98 8d       	ldd	r25, Y+24	; 0x18
   20b66:	a0 e2       	ldi	r26, 0x20	; 32
   20b68:	0f 94 17 31 	call	0x2622e	; 0x2622e <__adddi3_s8>
   20b6c:	a2 2e       	mov	r10, r18
   20b6e:	b3 2e       	mov	r11, r19
   20b70:	c4 2e       	mov	r12, r20
   20b72:	d5 2e       	mov	r13, r21
   20b74:	e6 2e       	mov	r14, r22
   20b76:	f7 2e       	mov	r15, r23
   20b78:	08 2f       	mov	r16, r24
   20b7a:	19 2f       	mov	r17, r25
   20b7c:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20b7e:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20b80:	a8 a1       	ldd	r26, Y+32	; 0x20
   20b82:	b9 a1       	ldd	r27, Y+33	; 0x21
   20b84:	1c 01       	movw	r2, r24
   20b86:	2d 01       	movw	r4, r26
   20b88:	61 2c       	mov	r6, r1
   20b8a:	71 2c       	mov	r7, r1
   20b8c:	43 01       	movw	r8, r6

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   20b8e:	2a 2d       	mov	r18, r10
   20b90:	3b 2d       	mov	r19, r11
   20b92:	4c 2d       	mov	r20, r12
   20b94:	5d 2d       	mov	r21, r13
   20b96:	6e 2d       	mov	r22, r14
   20b98:	7f 2d       	mov	r23, r15
   20b9a:	80 2f       	mov	r24, r16
   20b9c:	91 2f       	mov	r25, r17
   20b9e:	a2 2c       	mov	r10, r2
   20ba0:	b3 2c       	mov	r11, r3
   20ba2:	c4 2c       	mov	r12, r4
   20ba4:	d5 2c       	mov	r13, r5
   20ba6:	e6 2c       	mov	r14, r6
   20ba8:	f7 2c       	mov	r15, r7
   20baa:	08 2d       	mov	r16, r8
   20bac:	19 2d       	mov	r17, r9
   20bae:	0f 94 2c 31 	call	0x26258	; 0x26258 <__cmpdi2>
   20bb2:	09 f0       	breq	.+2      	; 0x20bb6 <task_main_aprs+0x314>
   20bb4:	18 f4       	brcc	.+6      	; 0x20bbc <task_main_aprs+0x31a>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;
   20bb6:	84 e0       	ldi	r24, 0x04	; 4
   20bb8:	8a 8f       	std	Y+26, r24	; 0x1a
   20bba:	37 c0       	rjmp	.+110    	; 0x20c2a <task_main_aprs+0x388>

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   20bbc:	0e 94 3d ec 	call	0x1d87a	; 0x1d87a <aprs_mag_delta_nT>
   20bc0:	85 36       	cpi	r24, 0x65	; 101
   20bc2:	99 41       	sbci	r25, 0x19	; 25
   20bc4:	90 f1       	brcs	.+100    	; 0x20c2a <task_main_aprs+0x388>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
   20bc6:	29 89       	ldd	r18, Y+17	; 0x11
   20bc8:	3a 89       	ldd	r19, Y+18	; 0x12
   20bca:	4b 89       	ldd	r20, Y+19	; 0x13
   20bcc:	5c 89       	ldd	r21, Y+20	; 0x14
   20bce:	6d 89       	ldd	r22, Y+21	; 0x15
   20bd0:	7e 89       	ldd	r23, Y+22	; 0x16
   20bd2:	8f 89       	ldd	r24, Y+23	; 0x17
   20bd4:	98 8d       	ldd	r25, Y+24	; 0x18
   20bd6:	af e1       	ldi	r26, 0x1F	; 31
   20bd8:	0f 94 17 31 	call	0x2622e	; 0x2622e <__adddi3_s8>
   20bdc:	a2 2e       	mov	r10, r18
   20bde:	b3 2e       	mov	r11, r19
   20be0:	c4 2e       	mov	r12, r20
   20be2:	d5 2e       	mov	r13, r21
   20be4:	e6 2e       	mov	r14, r22
   20be6:	f7 2e       	mov	r15, r23
   20be8:	08 2f       	mov	r16, r24
   20bea:	19 2f       	mov	r17, r25
   20bec:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20bee:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20bf0:	a8 a1       	ldd	r26, Y+32	; 0x20
   20bf2:	b9 a1       	ldd	r27, Y+33	; 0x21
   20bf4:	1c 01       	movw	r2, r24
   20bf6:	2d 01       	movw	r4, r26
   20bf8:	61 2c       	mov	r6, r1
   20bfa:	71 2c       	mov	r7, r1
   20bfc:	43 01       	movw	r8, r6

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   20bfe:	2a 2d       	mov	r18, r10
   20c00:	3b 2d       	mov	r19, r11
   20c02:	4c 2d       	mov	r20, r12
   20c04:	5d 2d       	mov	r21, r13
   20c06:	6e 2d       	mov	r22, r14
   20c08:	7f 2d       	mov	r23, r15
   20c0a:	80 2f       	mov	r24, r16
   20c0c:	91 2f       	mov	r25, r17
   20c0e:	a2 2c       	mov	r10, r2
   20c10:	b3 2c       	mov	r11, r3
   20c12:	c4 2c       	mov	r12, r4
   20c14:	d5 2c       	mov	r13, r5
   20c16:	e6 2c       	mov	r14, r6
   20c18:	f7 2c       	mov	r15, r7
   20c1a:	08 2d       	mov	r16, r8
   20c1c:	19 2d       	mov	r17, r9
   20c1e:	0f 94 2c 31 	call	0x26258	; 0x26258 <__cmpdi2>
   20c22:	09 f0       	breq	.+2      	; 0x20c26 <task_main_aprs+0x384>
   20c24:	10 f4       	brcc	.+4      	; 0x20c2a <task_main_aprs+0x388>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__MAGNET;
   20c26:	85 e0       	ldi	r24, 0x05	; 5
   20c28:	8a 8f       	std	Y+26, r24	; 0x1a
			}

			if (l_aprs_alert_reason != APRS_ALERT_REASON__NONE) {
   20c2a:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20c2c:	88 23       	and	r24, r24
   20c2e:	09 f4       	brne	.+2      	; 0x20c32 <task_main_aprs+0x390>
   20c30:	91 c0       	rjmp	.+290    	; 0x20d54 <task_main_aprs+0x4b2>
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__DO_N1;
   20c32:	81 e0       	ldi	r24, 0x01	; 1
   20c34:	89 8f       	std	Y+25, r24	; 0x19
				l_aprs_alert_last		= l_now_sec;
   20c36:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20c38:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20c3a:	a8 a1       	ldd	r26, Y+32	; 0x20
   20c3c:	b9 a1       	ldd	r27, Y+33	; 0x21
   20c3e:	9c 01       	movw	r18, r24
   20c40:	ad 01       	movw	r20, r26
   20c42:	60 e0       	ldi	r22, 0x00	; 0
   20c44:	70 e0       	ldi	r23, 0x00	; 0
   20c46:	cb 01       	movw	r24, r22
   20c48:	29 8b       	std	Y+17, r18	; 0x11
   20c4a:	3a 8b       	std	Y+18, r19	; 0x12
   20c4c:	4b 8b       	std	Y+19, r20	; 0x13
   20c4e:	5c 8b       	std	Y+20, r21	; 0x14
   20c50:	6d 8b       	std	Y+21, r22	; 0x15
   20c52:	7e 8b       	std	Y+22, r23	; 0x16
   20c54:	8f 8b       	std	Y+23, r24	; 0x17
   20c56:	98 8f       	std	Y+24, r25	; 0x18

				/* Make snapshot of alert environment */
				{
					flags = cpu_irq_save();
   20c58:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   20c5c:	8a a3       	std	Y+34, r24	; 0x22

					/* Gyroscope */
					g_aprs_alert_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   20c5e:	80 91 b5 28 	lds	r24, 0x28B5	; 0x8028b5 <g_twi1_gyro_1_gyro_x_mdps>
   20c62:	90 91 b6 28 	lds	r25, 0x28B6	; 0x8028b6 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   20c66:	a0 91 b7 28 	lds	r26, 0x28B7	; 0x8028b7 <g_twi1_gyro_1_gyro_x_mdps+0x2>
   20c6a:	b0 91 b8 28 	lds	r27, 0x28B8	; 0x8028b8 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   20c6e:	80 93 44 26 	sts	0x2644, r24	; 0x802644 <g_aprs_alert_1_gyro_x_mdps>
   20c72:	90 93 45 26 	sts	0x2645, r25	; 0x802645 <g_aprs_alert_1_gyro_x_mdps+0x1>
   20c76:	a0 93 46 26 	sts	0x2646, r26	; 0x802646 <g_aprs_alert_1_gyro_x_mdps+0x2>
   20c7a:	b0 93 47 26 	sts	0x2647, r27	; 0x802647 <g_aprs_alert_1_gyro_x_mdps+0x3>
					g_aprs_alert_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   20c7e:	80 91 b9 28 	lds	r24, 0x28B9	; 0x8028b9 <g_twi1_gyro_1_gyro_y_mdps>
   20c82:	90 91 ba 28 	lds	r25, 0x28BA	; 0x8028ba <g_twi1_gyro_1_gyro_y_mdps+0x1>
   20c86:	a0 91 bb 28 	lds	r26, 0x28BB	; 0x8028bb <g_twi1_gyro_1_gyro_y_mdps+0x2>
   20c8a:	b0 91 bc 28 	lds	r27, 0x28BC	; 0x8028bc <g_twi1_gyro_1_gyro_y_mdps+0x3>
   20c8e:	80 93 48 26 	sts	0x2648, r24	; 0x802648 <g_aprs_alert_1_gyro_y_mdps>
   20c92:	90 93 49 26 	sts	0x2649, r25	; 0x802649 <g_aprs_alert_1_gyro_y_mdps+0x1>
   20c96:	a0 93 4a 26 	sts	0x264A, r26	; 0x80264a <g_aprs_alert_1_gyro_y_mdps+0x2>
   20c9a:	b0 93 4b 26 	sts	0x264B, r27	; 0x80264b <g_aprs_alert_1_gyro_y_mdps+0x3>
					g_aprs_alert_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   20c9e:	80 91 bd 28 	lds	r24, 0x28BD	; 0x8028bd <g_twi1_gyro_1_gyro_z_mdps>
   20ca2:	90 91 be 28 	lds	r25, 0x28BE	; 0x8028be <g_twi1_gyro_1_gyro_z_mdps+0x1>
   20ca6:	a0 91 bf 28 	lds	r26, 0x28BF	; 0x8028bf <g_twi1_gyro_1_gyro_z_mdps+0x2>
   20caa:	b0 91 c0 28 	lds	r27, 0x28C0	; 0x8028c0 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   20cae:	80 93 4c 26 	sts	0x264C, r24	; 0x80264c <g_aprs_alert_1_gyro_z_mdps>
   20cb2:	90 93 4d 26 	sts	0x264D, r25	; 0x80264d <g_aprs_alert_1_gyro_z_mdps+0x1>
   20cb6:	a0 93 4e 26 	sts	0x264E, r26	; 0x80264e <g_aprs_alert_1_gyro_z_mdps+0x2>
   20cba:	b0 93 4f 26 	sts	0x264F, r27	; 0x80264f <g_aprs_alert_1_gyro_z_mdps+0x3>

					/* Acceleration */
					g_aprs_alert_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   20cbe:	80 91 a3 28 	lds	r24, 0x28A3	; 0x8028a3 <g_twi1_gyro_1_accel_x_mg>
   20cc2:	90 91 a4 28 	lds	r25, 0x28A4	; 0x8028a4 <g_twi1_gyro_1_accel_x_mg+0x1>
   20cc6:	80 93 50 26 	sts	0x2650, r24	; 0x802650 <g_aprs_alert_1_accel_x_mg>
   20cca:	90 93 51 26 	sts	0x2651, r25	; 0x802651 <g_aprs_alert_1_accel_x_mg+0x1>
					g_aprs_alert_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   20cce:	80 91 a5 28 	lds	r24, 0x28A5	; 0x8028a5 <g_twi1_gyro_1_accel_y_mg>
   20cd2:	90 91 a6 28 	lds	r25, 0x28A6	; 0x8028a6 <g_twi1_gyro_1_accel_y_mg+0x1>
   20cd6:	80 93 52 26 	sts	0x2652, r24	; 0x802652 <g_aprs_alert_1_accel_y_mg>
   20cda:	90 93 53 26 	sts	0x2653, r25	; 0x802653 <g_aprs_alert_1_accel_y_mg+0x1>
					g_aprs_alert_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   20cde:	80 91 a7 28 	lds	r24, 0x28A7	; 0x8028a7 <g_twi1_gyro_1_accel_z_mg>
   20ce2:	90 91 a8 28 	lds	r25, 0x28A8	; 0x8028a8 <g_twi1_gyro_1_accel_z_mg+0x1>
   20ce6:	80 93 54 26 	sts	0x2654, r24	; 0x802654 <g_aprs_alert_1_accel_z_mg>
   20cea:	90 93 55 26 	sts	0x2655, r25	; 0x802655 <g_aprs_alert_1_accel_z_mg+0x1>

					/* Magnetics */
					g_aprs_alert_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   20cee:	80 91 d9 28 	lds	r24, 0x28D9	; 0x8028d9 <g_twi1_gyro_2_mag_x_nT>
   20cf2:	90 91 da 28 	lds	r25, 0x28DA	; 0x8028da <g_twi1_gyro_2_mag_x_nT+0x1>
   20cf6:	a0 91 db 28 	lds	r26, 0x28DB	; 0x8028db <g_twi1_gyro_2_mag_x_nT+0x2>
   20cfa:	b0 91 dc 28 	lds	r27, 0x28DC	; 0x8028dc <g_twi1_gyro_2_mag_x_nT+0x3>
   20cfe:	80 93 56 26 	sts	0x2656, r24	; 0x802656 <g_aprs_alert_2_mag_x_nT>
   20d02:	90 93 57 26 	sts	0x2657, r25	; 0x802657 <g_aprs_alert_2_mag_x_nT+0x1>
   20d06:	a0 93 58 26 	sts	0x2658, r26	; 0x802658 <g_aprs_alert_2_mag_x_nT+0x2>
   20d0a:	b0 93 59 26 	sts	0x2659, r27	; 0x802659 <g_aprs_alert_2_mag_x_nT+0x3>
					g_aprs_alert_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   20d0e:	80 91 dd 28 	lds	r24, 0x28DD	; 0x8028dd <g_twi1_gyro_2_mag_y_nT>
   20d12:	90 91 de 28 	lds	r25, 0x28DE	; 0x8028de <g_twi1_gyro_2_mag_y_nT+0x1>
   20d16:	a0 91 df 28 	lds	r26, 0x28DF	; 0x8028df <g_twi1_gyro_2_mag_y_nT+0x2>
   20d1a:	b0 91 e0 28 	lds	r27, 0x28E0	; 0x8028e0 <g_twi1_gyro_2_mag_y_nT+0x3>
   20d1e:	80 93 5a 26 	sts	0x265A, r24	; 0x80265a <g_aprs_alert_2_mag_y_nT>
   20d22:	90 93 5b 26 	sts	0x265B, r25	; 0x80265b <g_aprs_alert_2_mag_y_nT+0x1>
   20d26:	a0 93 5c 26 	sts	0x265C, r26	; 0x80265c <g_aprs_alert_2_mag_y_nT+0x2>
   20d2a:	b0 93 5d 26 	sts	0x265D, r27	; 0x80265d <g_aprs_alert_2_mag_y_nT+0x3>
					g_aprs_alert_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   20d2e:	80 91 e1 28 	lds	r24, 0x28E1	; 0x8028e1 <g_twi1_gyro_2_mag_z_nT>
   20d32:	90 91 e2 28 	lds	r25, 0x28E2	; 0x8028e2 <g_twi1_gyro_2_mag_z_nT+0x1>
   20d36:	a0 91 e3 28 	lds	r26, 0x28E3	; 0x8028e3 <g_twi1_gyro_2_mag_z_nT+0x2>
   20d3a:	b0 91 e4 28 	lds	r27, 0x28E4	; 0x8028e4 <g_twi1_gyro_2_mag_z_nT+0x3>
   20d3e:	80 93 5e 26 	sts	0x265E, r24	; 0x80265e <g_aprs_alert_2_mag_z_nT>
   20d42:	90 93 5f 26 	sts	0x265F, r25	; 0x80265f <g_aprs_alert_2_mag_z_nT+0x1>
   20d46:	a0 93 60 26 	sts	0x2660, r26	; 0x802660 <g_aprs_alert_2_mag_z_nT+0x2>
   20d4a:	b0 93 61 26 	sts	0x2661, r27	; 0x802661 <g_aprs_alert_2_mag_z_nT+0x3>

					cpu_irq_restore(flags);
   20d4e:	8a a1       	ldd	r24, Y+34	; 0x22
   20d50:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
				}
			}
		}

		/* Preparations for message strings */
		if (l_aprs_alert_fsm_state != APRS_ALERT_FSM_STATE__NOOP) {
   20d54:	89 8d       	ldd	r24, Y+25	; 0x19
   20d56:	88 23       	and	r24, r24
   20d58:	09 f4       	brne	.+2      	; 0x20d5c <task_main_aprs+0x4ba>
   20d5a:	7c c1       	rjmp	.+760    	; 0x21054 <task_main_aprs+0x7b2>
			/* Get copy from global variables */
			{
				flags = cpu_irq_save();
   20d5c:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   20d60:	8a a3       	std	Y+34, r24	; 0x22
				l_gns_lat			= g_gns_lat;
   20d62:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_gns_lat>
   20d66:	90 91 ed 25 	lds	r25, 0x25ED	; 0x8025ed <g_gns_lat+0x1>
   20d6a:	a0 91 ee 25 	lds	r26, 0x25EE	; 0x8025ee <g_gns_lat+0x2>
   20d6e:	b0 91 ef 25 	lds	r27, 0x25EF	; 0x8025ef <g_gns_lat+0x3>
   20d72:	8f a3       	std	Y+39, r24	; 0x27
   20d74:	98 a7       	std	Y+40, r25	; 0x28
   20d76:	a9 a7       	std	Y+41, r26	; 0x29
   20d78:	ba a7       	std	Y+42, r27	; 0x2a
				l_gns_lon			= g_gns_lon;
   20d7a:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <g_gns_lon>
   20d7e:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <g_gns_lon+0x1>
   20d82:	a0 91 f2 25 	lds	r26, 0x25F2	; 0x8025f2 <g_gns_lon+0x2>
   20d86:	b0 91 f3 25 	lds	r27, 0x25F3	; 0x8025f3 <g_gns_lon+0x3>
   20d8a:	8b a7       	std	Y+43, r24	; 0x2b
   20d8c:	9c a7       	std	Y+44, r25	; 0x2c
   20d8e:	ad a7       	std	Y+45, r26	; 0x2d
   20d90:	be a7       	std	Y+46, r27	; 0x2e
				l_gns_course_deg	= g_gns_course_deg;
   20d92:	80 91 fc 25 	lds	r24, 0x25FC	; 0x8025fc <g_gns_course_deg>
   20d96:	90 91 fd 25 	lds	r25, 0x25FD	; 0x8025fd <g_gns_course_deg+0x1>
   20d9a:	a0 91 fe 25 	lds	r26, 0x25FE	; 0x8025fe <g_gns_course_deg+0x2>
   20d9e:	b0 91 ff 25 	lds	r27, 0x25FF	; 0x8025ff <g_gns_course_deg+0x3>
   20da2:	8f a7       	std	Y+47, r24	; 0x2f
   20da4:	98 ab       	std	Y+48, r25	; 0x30
   20da6:	a9 ab       	std	Y+49, r26	; 0x31
   20da8:	ba ab       	std	Y+50, r27	; 0x32
				l_gns_speed_kmPh	= g_gns_speed_kmPh;
   20daa:	80 91 f8 25 	lds	r24, 0x25F8	; 0x8025f8 <g_gns_speed_kmPh>
   20dae:	90 91 f9 25 	lds	r25, 0x25F9	; 0x8025f9 <g_gns_speed_kmPh+0x1>
   20db2:	a0 91 fa 25 	lds	r26, 0x25FA	; 0x8025fa <g_gns_speed_kmPh+0x2>
   20db6:	b0 91 fb 25 	lds	r27, 0x25FB	; 0x8025fb <g_gns_speed_kmPh+0x3>
   20dba:	8b ab       	std	Y+51, r24	; 0x33
   20dbc:	9c ab       	std	Y+52, r25	; 0x34
   20dbe:	ad ab       	std	Y+53, r26	; 0x35
   20dc0:	be ab       	std	Y+54, r27	; 0x36
				cpu_irq_restore(flags);
   20dc2:	8a a1       	ldd	r24, Y+34	; 0x22
   20dc4:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
			}

			/* Calculations */
			{
				l_lat_deg			= (uint8_t) (l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat);
   20dc8:	20 e0       	ldi	r18, 0x00	; 0
   20dca:	30 e0       	ldi	r19, 0x00	; 0
   20dcc:	a9 01       	movw	r20, r18
   20dce:	6f a1       	ldd	r22, Y+39	; 0x27
   20dd0:	78 a5       	ldd	r23, Y+40	; 0x28
   20dd2:	89 a5       	ldd	r24, Y+41	; 0x29
   20dd4:	9a a5       	ldd	r25, Y+42	; 0x2a
   20dd6:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   20dda:	88 23       	and	r24, r24
   20ddc:	4c f0       	brlt	.+18     	; 0x20df0 <task_main_aprs+0x54e>
   20dde:	6f a1       	ldd	r22, Y+39	; 0x27
   20de0:	78 a5       	ldd	r23, Y+40	; 0x28
   20de2:	89 a5       	ldd	r24, Y+41	; 0x29
   20de4:	9a a5       	ldd	r25, Y+42	; 0x2a
   20de6:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   20dea:	dc 01       	movw	r26, r24
   20dec:	cb 01       	movw	r24, r22
   20dee:	0b c0       	rjmp	.+22     	; 0x20e06 <task_main_aprs+0x564>
   20df0:	8f a1       	ldd	r24, Y+39	; 0x27
   20df2:	98 a5       	ldd	r25, Y+40	; 0x28
   20df4:	a9 a5       	ldd	r26, Y+41	; 0x29
   20df6:	ba a5       	ldd	r27, Y+42	; 0x2a
   20df8:	b0 58       	subi	r27, 0x80	; 128
   20dfa:	bc 01       	movw	r22, r24
   20dfc:	cd 01       	movw	r24, r26
   20dfe:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   20e02:	dc 01       	movw	r26, r24
   20e04:	cb 01       	movw	r24, r22
   20e06:	89 83       	std	Y+1, r24	; 0x01
				l_lat_minutes		= ((l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat) - l_lat_deg) * 60.f + 0.005f;
   20e08:	20 e0       	ldi	r18, 0x00	; 0
   20e0a:	30 e0       	ldi	r19, 0x00	; 0
   20e0c:	a9 01       	movw	r20, r18
   20e0e:	6f a1       	ldd	r22, Y+39	; 0x27
   20e10:	78 a5       	ldd	r23, Y+40	; 0x28
   20e12:	89 a5       	ldd	r24, Y+41	; 0x29
   20e14:	9a a5       	ldd	r25, Y+42	; 0x2a
   20e16:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   20e1a:	88 23       	and	r24, r24
   20e1c:	2c f0       	brlt	.+10     	; 0x20e28 <task_main_aprs+0x586>
   20e1e:	cf a0       	ldd	r12, Y+39	; 0x27
   20e20:	d8 a4       	ldd	r13, Y+40	; 0x28
   20e22:	e9 a4       	ldd	r14, Y+41	; 0x29
   20e24:	fa a4       	ldd	r15, Y+42	; 0x2a
   20e26:	0a c0       	rjmp	.+20     	; 0x20e3c <task_main_aprs+0x59a>
   20e28:	8f a1       	ldd	r24, Y+39	; 0x27
   20e2a:	98 a5       	ldd	r25, Y+40	; 0x28
   20e2c:	a9 a5       	ldd	r26, Y+41	; 0x29
   20e2e:	ba a5       	ldd	r27, Y+42	; 0x2a
   20e30:	6c 01       	movw	r12, r24
   20e32:	7d 01       	movw	r14, r26
   20e34:	f7 fa       	bst	r15, 7
   20e36:	f0 94       	com	r15
   20e38:	f7 f8       	bld	r15, 7
   20e3a:	f0 94       	com	r15
   20e3c:	89 81       	ldd	r24, Y+1	; 0x01
   20e3e:	88 2f       	mov	r24, r24
   20e40:	90 e0       	ldi	r25, 0x00	; 0
   20e42:	09 2e       	mov	r0, r25
   20e44:	00 0c       	add	r0, r0
   20e46:	aa 0b       	sbc	r26, r26
   20e48:	bb 0b       	sbc	r27, r27
   20e4a:	bc 01       	movw	r22, r24
   20e4c:	cd 01       	movw	r24, r26
   20e4e:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   20e52:	dc 01       	movw	r26, r24
   20e54:	cb 01       	movw	r24, r22
   20e56:	9c 01       	movw	r18, r24
   20e58:	ad 01       	movw	r20, r26
   20e5a:	c7 01       	movw	r24, r14
   20e5c:	b6 01       	movw	r22, r12
   20e5e:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   20e62:	dc 01       	movw	r26, r24
   20e64:	cb 01       	movw	r24, r22
   20e66:	20 e0       	ldi	r18, 0x00	; 0
   20e68:	30 e0       	ldi	r19, 0x00	; 0
   20e6a:	40 e7       	ldi	r20, 0x70	; 112
   20e6c:	52 e4       	ldi	r21, 0x42	; 66
   20e6e:	bc 01       	movw	r22, r24
   20e70:	cd 01       	movw	r24, r26
   20e72:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   20e76:	dc 01       	movw	r26, r24
   20e78:	cb 01       	movw	r24, r22
   20e7a:	2a e0       	ldi	r18, 0x0A	; 10
   20e7c:	37 ed       	ldi	r19, 0xD7	; 215
   20e7e:	43 ea       	ldi	r20, 0xA3	; 163
   20e80:	5b e3       	ldi	r21, 0x3B	; 59
   20e82:	bc 01       	movw	r22, r24
   20e84:	cd 01       	movw	r24, r26
   20e86:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   20e8a:	dc 01       	movw	r26, r24
   20e8c:	cb 01       	movw	r24, r22
   20e8e:	8a 83       	std	Y+2, r24	; 0x02
   20e90:	9b 83       	std	Y+3, r25	; 0x03
   20e92:	ac 83       	std	Y+4, r26	; 0x04
   20e94:	bd 83       	std	Y+5, r27	; 0x05
				l_lat_hemisphere	= l_gns_lat >= 0.f ?  'N' : 'S';
   20e96:	20 e0       	ldi	r18, 0x00	; 0
   20e98:	30 e0       	ldi	r19, 0x00	; 0
   20e9a:	a9 01       	movw	r20, r18
   20e9c:	6f a1       	ldd	r22, Y+39	; 0x27
   20e9e:	78 a5       	ldd	r23, Y+40	; 0x28
   20ea0:	89 a5       	ldd	r24, Y+41	; 0x29
   20ea2:	9a a5       	ldd	r25, Y+42	; 0x2a
   20ea4:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   20ea8:	88 23       	and	r24, r24
   20eaa:	14 f0       	brlt	.+4      	; 0x20eb0 <task_main_aprs+0x60e>
   20eac:	8e e4       	ldi	r24, 0x4E	; 78
   20eae:	01 c0       	rjmp	.+2      	; 0x20eb2 <task_main_aprs+0x610>
   20eb0:	83 e5       	ldi	r24, 0x53	; 83
   20eb2:	8e 83       	std	Y+6, r24	; 0x06
				l_lon_deg			= (uint8_t) (l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon);
   20eb4:	20 e0       	ldi	r18, 0x00	; 0
   20eb6:	30 e0       	ldi	r19, 0x00	; 0
   20eb8:	a9 01       	movw	r20, r18
   20eba:	6b a5       	ldd	r22, Y+43	; 0x2b
   20ebc:	7c a5       	ldd	r23, Y+44	; 0x2c
   20ebe:	8d a5       	ldd	r24, Y+45	; 0x2d
   20ec0:	9e a5       	ldd	r25, Y+46	; 0x2e
   20ec2:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   20ec6:	88 23       	and	r24, r24
   20ec8:	4c f0       	brlt	.+18     	; 0x20edc <task_main_aprs+0x63a>
   20eca:	6b a5       	ldd	r22, Y+43	; 0x2b
   20ecc:	7c a5       	ldd	r23, Y+44	; 0x2c
   20ece:	8d a5       	ldd	r24, Y+45	; 0x2d
   20ed0:	9e a5       	ldd	r25, Y+46	; 0x2e
   20ed2:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   20ed6:	dc 01       	movw	r26, r24
   20ed8:	cb 01       	movw	r24, r22
   20eda:	0b c0       	rjmp	.+22     	; 0x20ef2 <task_main_aprs+0x650>
   20edc:	8b a5       	ldd	r24, Y+43	; 0x2b
   20ede:	9c a5       	ldd	r25, Y+44	; 0x2c
   20ee0:	ad a5       	ldd	r26, Y+45	; 0x2d
   20ee2:	be a5       	ldd	r27, Y+46	; 0x2e
   20ee4:	b0 58       	subi	r27, 0x80	; 128
   20ee6:	bc 01       	movw	r22, r24
   20ee8:	cd 01       	movw	r24, r26
   20eea:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   20eee:	dc 01       	movw	r26, r24
   20ef0:	cb 01       	movw	r24, r22
   20ef2:	8f 83       	std	Y+7, r24	; 0x07
				l_lon_minutes		= ((l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon) - l_lon_deg) * 60.f + 0.005f;
   20ef4:	20 e0       	ldi	r18, 0x00	; 0
   20ef6:	30 e0       	ldi	r19, 0x00	; 0
   20ef8:	a9 01       	movw	r20, r18
   20efa:	6b a5       	ldd	r22, Y+43	; 0x2b
   20efc:	7c a5       	ldd	r23, Y+44	; 0x2c
   20efe:	8d a5       	ldd	r24, Y+45	; 0x2d
   20f00:	9e a5       	ldd	r25, Y+46	; 0x2e
   20f02:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   20f06:	88 23       	and	r24, r24
   20f08:	2c f0       	brlt	.+10     	; 0x20f14 <task_main_aprs+0x672>
   20f0a:	cb a4       	ldd	r12, Y+43	; 0x2b
   20f0c:	dc a4       	ldd	r13, Y+44	; 0x2c
   20f0e:	ed a4       	ldd	r14, Y+45	; 0x2d
   20f10:	fe a4       	ldd	r15, Y+46	; 0x2e
   20f12:	0a c0       	rjmp	.+20     	; 0x20f28 <task_main_aprs+0x686>
   20f14:	8b a5       	ldd	r24, Y+43	; 0x2b
   20f16:	9c a5       	ldd	r25, Y+44	; 0x2c
   20f18:	ad a5       	ldd	r26, Y+45	; 0x2d
   20f1a:	be a5       	ldd	r27, Y+46	; 0x2e
   20f1c:	6c 01       	movw	r12, r24
   20f1e:	7d 01       	movw	r14, r26
   20f20:	f7 fa       	bst	r15, 7
   20f22:	f0 94       	com	r15
   20f24:	f7 f8       	bld	r15, 7
   20f26:	f0 94       	com	r15
   20f28:	8f 81       	ldd	r24, Y+7	; 0x07
   20f2a:	88 2f       	mov	r24, r24
   20f2c:	90 e0       	ldi	r25, 0x00	; 0
   20f2e:	09 2e       	mov	r0, r25
   20f30:	00 0c       	add	r0, r0
   20f32:	aa 0b       	sbc	r26, r26
   20f34:	bb 0b       	sbc	r27, r27
   20f36:	bc 01       	movw	r22, r24
   20f38:	cd 01       	movw	r24, r26
   20f3a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   20f3e:	dc 01       	movw	r26, r24
   20f40:	cb 01       	movw	r24, r22
   20f42:	9c 01       	movw	r18, r24
   20f44:	ad 01       	movw	r20, r26
   20f46:	c7 01       	movw	r24, r14
   20f48:	b6 01       	movw	r22, r12
   20f4a:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   20f4e:	dc 01       	movw	r26, r24
   20f50:	cb 01       	movw	r24, r22
   20f52:	20 e0       	ldi	r18, 0x00	; 0
   20f54:	30 e0       	ldi	r19, 0x00	; 0
   20f56:	40 e7       	ldi	r20, 0x70	; 112
   20f58:	52 e4       	ldi	r21, 0x42	; 66
   20f5a:	bc 01       	movw	r22, r24
   20f5c:	cd 01       	movw	r24, r26
   20f5e:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   20f62:	dc 01       	movw	r26, r24
   20f64:	cb 01       	movw	r24, r22
   20f66:	2a e0       	ldi	r18, 0x0A	; 10
   20f68:	37 ed       	ldi	r19, 0xD7	; 215
   20f6a:	43 ea       	ldi	r20, 0xA3	; 163
   20f6c:	5b e3       	ldi	r21, 0x3B	; 59
   20f6e:	bc 01       	movw	r22, r24
   20f70:	cd 01       	movw	r24, r26
   20f72:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   20f76:	dc 01       	movw	r26, r24
   20f78:	cb 01       	movw	r24, r22
   20f7a:	88 87       	std	Y+8, r24	; 0x08
   20f7c:	99 87       	std	Y+9, r25	; 0x09
   20f7e:	aa 87       	std	Y+10, r26	; 0x0a
   20f80:	bb 87       	std	Y+11, r27	; 0x0b
				l_lon_hemisphere	= l_gns_lon >= 0.f ?  'E' : 'W';
   20f82:	20 e0       	ldi	r18, 0x00	; 0
   20f84:	30 e0       	ldi	r19, 0x00	; 0
   20f86:	a9 01       	movw	r20, r18
   20f88:	6b a5       	ldd	r22, Y+43	; 0x2b
   20f8a:	7c a5       	ldd	r23, Y+44	; 0x2c
   20f8c:	8d a5       	ldd	r24, Y+45	; 0x2d
   20f8e:	9e a5       	ldd	r25, Y+46	; 0x2e
   20f90:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   20f94:	88 23       	and	r24, r24
   20f96:	14 f0       	brlt	.+4      	; 0x20f9c <task_main_aprs+0x6fa>
   20f98:	85 e4       	ldi	r24, 0x45	; 69
   20f9a:	01 c0       	rjmp	.+2      	; 0x20f9e <task_main_aprs+0x6fc>
   20f9c:	87 e5       	ldi	r24, 0x57	; 87
   20f9e:	8c 87       	std	Y+12, r24	; 0x0c

				l_course_deg		= (uint16_t) (0.5f + l_gns_course_deg);
   20fa0:	20 e0       	ldi	r18, 0x00	; 0
   20fa2:	30 e0       	ldi	r19, 0x00	; 0
   20fa4:	40 e0       	ldi	r20, 0x00	; 0
   20fa6:	5f e3       	ldi	r21, 0x3F	; 63
   20fa8:	6f a5       	ldd	r22, Y+47	; 0x2f
   20faa:	78 a9       	ldd	r23, Y+48	; 0x30
   20fac:	89 a9       	ldd	r24, Y+49	; 0x31
   20fae:	9a a9       	ldd	r25, Y+50	; 0x32
   20fb0:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   20fb4:	dc 01       	movw	r26, r24
   20fb6:	cb 01       	movw	r24, r22
   20fb8:	bc 01       	movw	r22, r24
   20fba:	cd 01       	movw	r24, r26
   20fbc:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   20fc0:	dc 01       	movw	r26, r24
   20fc2:	cb 01       	movw	r24, r22
   20fc4:	8d 87       	std	Y+13, r24	; 0x0d
   20fc6:	9e 87       	std	Y+14, r25	; 0x0e
				l_course_deg		%= 360;
   20fc8:	4d 85       	ldd	r20, Y+13	; 0x0d
   20fca:	5e 85       	ldd	r21, Y+14	; 0x0e
   20fcc:	9a 01       	movw	r18, r20
   20fce:	a3 e8       	ldi	r26, 0x83	; 131
   20fd0:	bd e2       	ldi	r27, 0x2D	; 45
   20fd2:	0f 94 a3 2f 	call	0x25f46	; 0x25f46 <__umulhisi3>
   20fd6:	bc 01       	movw	r22, r24
   20fd8:	00 24       	eor	r0, r0
   20fda:	66 0f       	add	r22, r22
   20fdc:	77 1f       	adc	r23, r23
   20fde:	00 1c       	adc	r0, r0
   20fe0:	66 0f       	add	r22, r22
   20fe2:	77 1f       	adc	r23, r23
   20fe4:	00 1c       	adc	r0, r0
   20fe6:	67 2f       	mov	r22, r23
   20fe8:	70 2d       	mov	r23, r0
   20fea:	28 e6       	ldi	r18, 0x68	; 104
   20fec:	31 e0       	ldi	r19, 0x01	; 1
   20fee:	62 9f       	mul	r22, r18
   20ff0:	c0 01       	movw	r24, r0
   20ff2:	63 9f       	mul	r22, r19
   20ff4:	90 0d       	add	r25, r0
   20ff6:	72 9f       	mul	r23, r18
   20ff8:	90 0d       	add	r25, r0
   20ffa:	11 24       	eor	r1, r1
   20ffc:	fa 01       	movw	r30, r20
   20ffe:	e8 1b       	sub	r30, r24
   21000:	f9 0b       	sbc	r31, r25
   21002:	cf 01       	movw	r24, r30
   21004:	8d 87       	std	Y+13, r24	; 0x0d
   21006:	9e 87       	std	Y+14, r25	; 0x0e
				if (!l_course_deg) {
   21008:	8d 85       	ldd	r24, Y+13	; 0x0d
   2100a:	9e 85       	ldd	r25, Y+14	; 0x0e
   2100c:	89 2b       	or	r24, r25
   2100e:	21 f4       	brne	.+8      	; 0x21018 <task_main_aprs+0x776>
					l_course_deg = 360;
   21010:	88 e6       	ldi	r24, 0x68	; 104
   21012:	91 e0       	ldi	r25, 0x01	; 1
   21014:	8d 87       	std	Y+13, r24	; 0x0d
   21016:	9e 87       	std	Y+14, r25	; 0x0e
				}

				l_speed_kn			= (uint16_t) (0.5f + l_gns_speed_kmPh / 1.852f);
   21018:	26 e5       	ldi	r18, 0x56	; 86
   2101a:	3e e0       	ldi	r19, 0x0E	; 14
   2101c:	4d ee       	ldi	r20, 0xED	; 237
   2101e:	5f e3       	ldi	r21, 0x3F	; 63
   21020:	6b a9       	ldd	r22, Y+51	; 0x33
   21022:	7c a9       	ldd	r23, Y+52	; 0x34
   21024:	8d a9       	ldd	r24, Y+53	; 0x35
   21026:	9e a9       	ldd	r25, Y+54	; 0x36
   21028:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   2102c:	dc 01       	movw	r26, r24
   2102e:	cb 01       	movw	r24, r22
   21030:	20 e0       	ldi	r18, 0x00	; 0
   21032:	30 e0       	ldi	r19, 0x00	; 0
   21034:	40 e0       	ldi	r20, 0x00	; 0
   21036:	5f e3       	ldi	r21, 0x3F	; 63
   21038:	bc 01       	movw	r22, r24
   2103a:	cd 01       	movw	r24, r26
   2103c:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   21040:	dc 01       	movw	r26, r24
   21042:	cb 01       	movw	r24, r22
   21044:	bc 01       	movw	r22, r24
   21046:	cd 01       	movw	r24, r26
   21048:	0f 94 12 28 	call	0x25024	; 0x25024 <__fixunssfsi>
   2104c:	dc 01       	movw	r26, r24
   2104e:	cb 01       	movw	r24, r22
   21050:	8f 87       	std	Y+15, r24	; 0x0f
   21052:	98 8b       	std	Y+16, r25	; 0x10
			}
		}

		char l_mark = ' ';
   21054:	80 e2       	ldi	r24, 0x20	; 32
   21056:	8d 8f       	std	Y+29, r24	; 0x1d

		/* Check for reporting interval */
		switch (l_aprs_alert_fsm_state) {
   21058:	89 8d       	ldd	r24, Y+25	; 0x19
   2105a:	88 2f       	mov	r24, r24
   2105c:	90 e0       	ldi	r25, 0x00	; 0
   2105e:	82 30       	cpi	r24, 0x02	; 2
   21060:	91 05       	cpc	r25, r1
   21062:	09 f4       	brne	.+2      	; 0x21066 <task_main_aprs+0x7c4>
   21064:	4d c1       	rjmp	.+666    	; 0x21300 <task_main_aprs+0xa5e>
   21066:	83 30       	cpi	r24, 0x03	; 3
   21068:	91 05       	cpc	r25, r1
   2106a:	1c f4       	brge	.+6      	; 0x21072 <task_main_aprs+0x7d0>
   2106c:	01 97       	sbiw	r24, 0x01	; 1
   2106e:	49 f0       	breq	.+18     	; 0x21082 <task_main_aprs+0x7e0>
   21070:	fe c5       	rjmp	.+3068   	; 0x21c6e <task_main_aprs+0x13cc>
   21072:	83 30       	cpi	r24, 0x03	; 3
   21074:	91 05       	cpc	r25, r1
   21076:	09 f4       	brne	.+2      	; 0x2107a <task_main_aprs+0x7d8>
   21078:	bd c2       	rjmp	.+1402   	; 0x215f4 <task_main_aprs+0xd52>
   2107a:	04 97       	sbiw	r24, 0x04	; 4
   2107c:	09 f4       	brne	.+2      	; 0x21080 <task_main_aprs+0x7de>
   2107e:	3a c4       	rjmp	.+2164   	; 0x218f4 <task_main_aprs+0x1052>
   21080:	f6 c5       	rjmp	.+3052   	; 0x21c6e <task_main_aprs+0x13cc>
			{
				int32_t l_aprs_alert_1_gyro_x_mdps;
				int32_t l_aprs_alert_1_gyro_y_mdps;
				int32_t l_aprs_alert_1_gyro_z_mdps;

				flags = cpu_irq_save();
   21082:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   21086:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_1_gyro_x_mdps = g_aprs_alert_1_gyro_x_mdps;
   21088:	80 91 44 26 	lds	r24, 0x2644	; 0x802644 <g_aprs_alert_1_gyro_x_mdps>
   2108c:	90 91 45 26 	lds	r25, 0x2645	; 0x802645 <g_aprs_alert_1_gyro_x_mdps+0x1>
   21090:	a0 91 46 26 	lds	r26, 0x2646	; 0x802646 <g_aprs_alert_1_gyro_x_mdps+0x2>
   21094:	b0 91 47 26 	lds	r27, 0x2647	; 0x802647 <g_aprs_alert_1_gyro_x_mdps+0x3>
   21098:	8f ab       	std	Y+55, r24	; 0x37
   2109a:	98 af       	std	Y+56, r25	; 0x38
   2109c:	a9 af       	std	Y+57, r26	; 0x39
   2109e:	ba af       	std	Y+58, r27	; 0x3a
				l_aprs_alert_1_gyro_y_mdps = g_aprs_alert_1_gyro_y_mdps;
   210a0:	80 91 48 26 	lds	r24, 0x2648	; 0x802648 <g_aprs_alert_1_gyro_y_mdps>
   210a4:	90 91 49 26 	lds	r25, 0x2649	; 0x802649 <g_aprs_alert_1_gyro_y_mdps+0x1>
   210a8:	a0 91 4a 26 	lds	r26, 0x264A	; 0x80264a <g_aprs_alert_1_gyro_y_mdps+0x2>
   210ac:	b0 91 4b 26 	lds	r27, 0x264B	; 0x80264b <g_aprs_alert_1_gyro_y_mdps+0x3>
   210b0:	8b af       	std	Y+59, r24	; 0x3b
   210b2:	9c af       	std	Y+60, r25	; 0x3c
   210b4:	ad af       	std	Y+61, r26	; 0x3d
   210b6:	be af       	std	Y+62, r27	; 0x3e
				l_aprs_alert_1_gyro_z_mdps = g_aprs_alert_1_gyro_z_mdps;
   210b8:	9e 01       	movw	r18, r28
   210ba:	21 5c       	subi	r18, 0xC1	; 193
   210bc:	3f 4f       	sbci	r19, 0xFF	; 255
   210be:	80 91 4c 26 	lds	r24, 0x264C	; 0x80264c <g_aprs_alert_1_gyro_z_mdps>
   210c2:	90 91 4d 26 	lds	r25, 0x264D	; 0x80264d <g_aprs_alert_1_gyro_z_mdps+0x1>
   210c6:	a0 91 4e 26 	lds	r26, 0x264E	; 0x80264e <g_aprs_alert_1_gyro_z_mdps+0x2>
   210ca:	b0 91 4f 26 	lds	r27, 0x264F	; 0x80264f <g_aprs_alert_1_gyro_z_mdps+0x3>
   210ce:	f9 01       	movw	r30, r18
   210d0:	80 83       	st	Z, r24
   210d2:	91 83       	std	Z+1, r25	; 0x01
   210d4:	a2 83       	std	Z+2, r26	; 0x02
   210d6:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   210d8:	8a a1       	ldd	r24, Y+34	; 0x22
   210da:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__GYRO) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   210de:	8a 8d       	ldd	r24, Y+26	; 0x1a
   210e0:	83 30       	cpi	r24, 0x03	; 3
   210e2:	19 f0       	breq	.+6      	; 0x210ea <task_main_aprs+0x848>
   210e4:	8a 8d       	ldd	r24, Y+26	; 0x1a
   210e6:	86 30       	cpi	r24, 0x06	; 6
   210e8:	11 f4       	brne	.+4      	; 0x210ee <task_main_aprs+0x84c>
					l_mark = '*';
   210ea:	8a e2       	ldi	r24, 0x2A	; 42
   210ec:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Message content */
				len  = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   210ee:	8e e1       	ldi	r24, 0x1E	; 30
   210f0:	96 e2       	ldi	r25, 0x26	; 38
   210f2:	89 2f       	mov	r24, r25
   210f4:	8f 93       	push	r24
   210f6:	8e e1       	ldi	r24, 0x1E	; 30
   210f8:	96 e2       	ldi	r25, 0x26	; 38
   210fa:	8f 93       	push	r24
   210fc:	82 e1       	ldi	r24, 0x12	; 18
   210fe:	96 e2       	ldi	r25, 0x26	; 38
   21100:	89 2f       	mov	r24, r25
   21102:	8f 93       	push	r24
   21104:	82 e1       	ldi	r24, 0x12	; 18
   21106:	96 e2       	ldi	r25, 0x26	; 38
   21108:	8f 93       	push	r24
   2110a:	8b e6       	ldi	r24, 0x6B	; 107
   2110c:	9b e3       	ldi	r25, 0x3B	; 59
   2110e:	89 2f       	mov	r24, r25
   21110:	8f 93       	push	r24
   21112:	8b e6       	ldi	r24, 0x6B	; 107
   21114:	9b e3       	ldi	r25, 0x3B	; 59
   21116:	8f 93       	push	r24
   21118:	1f 92       	push	r1
   2111a:	80 e8       	ldi	r24, 0x80	; 128
   2111c:	8f 93       	push	r24
   2111e:	80 e3       	ldi	r24, 0x30	; 48
   21120:	9b e2       	ldi	r25, 0x2B	; 43
   21122:	89 2f       	mov	r24, r25
   21124:	8f 93       	push	r24
   21126:	80 e3       	ldi	r24, 0x30	; 48
   21128:	9b e2       	ldi	r25, 0x2B	; 43
   2112a:	8f 93       	push	r24
   2112c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   21130:	2d b7       	in	r18, 0x3d	; 61
   21132:	3e b7       	in	r19, 0x3e	; 62
   21134:	26 5f       	subi	r18, 0xF6	; 246
   21136:	3f 4f       	sbci	r19, 0xFF	; 255
   21138:	cd bf       	out	0x3d, r28	; 61
   2113a:	de bf       	out	0x3e, r29	; 62
   2113c:	8b 8f       	std	Y+27, r24	; 0x1b
   2113e:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N1_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N1_CODE, l_course_deg, l_speed_kn);
   21140:	8a e6       	ldi	r24, 0x6A	; 106
   21142:	08 2f       	mov	r16, r24
   21144:	88 0f       	add	r24, r24
   21146:	11 0b       	sbc	r17, r17
   21148:	8c 85       	ldd	r24, Y+12	; 0x0c
   2114a:	a8 2f       	mov	r26, r24
   2114c:	88 0f       	add	r24, r24
   2114e:	bb 0b       	sbc	r27, r27
   21150:	8f 81       	ldd	r24, Y+7	; 0x07
   21152:	e8 2f       	mov	r30, r24
   21154:	f0 e0       	ldi	r31, 0x00	; 0
   21156:	8f e2       	ldi	r24, 0x2F	; 47
   21158:	68 2f       	mov	r22, r24
   2115a:	88 0f       	add	r24, r24
   2115c:	77 0b       	sbc	r23, r23
   2115e:	8e 81       	ldd	r24, Y+6	; 0x06
   21160:	48 2f       	mov	r20, r24
   21162:	88 0f       	add	r24, r24
   21164:	55 0b       	sbc	r21, r21
   21166:	89 81       	ldd	r24, Y+1	; 0x01
   21168:	28 2f       	mov	r18, r24
   2116a:	30 e0       	ldi	r19, 0x00	; 0
   2116c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   2116e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21170:	80 5d       	subi	r24, 0xD0	; 208
   21172:	94 4d       	sbci	r25, 0xD4	; 212
   21174:	f8 88       	ldd	r15, Y+16	; 0x10
   21176:	ff 92       	push	r15
   21178:	ff 84       	ldd	r15, Y+15	; 0x0f
   2117a:	ff 92       	push	r15
   2117c:	fe 84       	ldd	r15, Y+14	; 0x0e
   2117e:	ff 92       	push	r15
   21180:	fd 84       	ldd	r15, Y+13	; 0x0d
   21182:	ff 92       	push	r15
   21184:	f1 2e       	mov	r15, r17
   21186:	ff 92       	push	r15
   21188:	10 2f       	mov	r17, r16
   2118a:	1f 93       	push	r17
   2118c:	1b 2f       	mov	r17, r27
   2118e:	1f 93       	push	r17
   21190:	af 93       	push	r26
   21192:	ab 85       	ldd	r26, Y+11	; 0x0b
   21194:	af 93       	push	r26
   21196:	aa 85       	ldd	r26, Y+10	; 0x0a
   21198:	af 93       	push	r26
   2119a:	a9 85       	ldd	r26, Y+9	; 0x09
   2119c:	af 93       	push	r26
   2119e:	a8 85       	ldd	r26, Y+8	; 0x08
   211a0:	af 93       	push	r26
   211a2:	af 2f       	mov	r26, r31
   211a4:	af 93       	push	r26
   211a6:	ef 93       	push	r30
   211a8:	e7 2f       	mov	r30, r23
   211aa:	ef 93       	push	r30
   211ac:	6f 93       	push	r22
   211ae:	65 2f       	mov	r22, r21
   211b0:	6f 93       	push	r22
   211b2:	4f 93       	push	r20
   211b4:	4d 81       	ldd	r20, Y+5	; 0x05
   211b6:	4f 93       	push	r20
   211b8:	4c 81       	ldd	r20, Y+4	; 0x04
   211ba:	4f 93       	push	r20
   211bc:	4b 81       	ldd	r20, Y+3	; 0x03
   211be:	4f 93       	push	r20
   211c0:	4a 81       	ldd	r20, Y+2	; 0x02
   211c2:	4f 93       	push	r20
   211c4:	43 2f       	mov	r20, r19
   211c6:	4f 93       	push	r20
   211c8:	2f 93       	push	r18
   211ca:	2d e7       	ldi	r18, 0x7D	; 125
   211cc:	3b e3       	ldi	r19, 0x3B	; 59
   211ce:	23 2f       	mov	r18, r19
   211d0:	2f 93       	push	r18
   211d2:	2d e7       	ldi	r18, 0x7D	; 125
   211d4:	3b e3       	ldi	r19, 0x3B	; 59
   211d6:	2f 93       	push	r18
   211d8:	1f 92       	push	r1
   211da:	20 e8       	ldi	r18, 0x80	; 128
   211dc:	2f 93       	push	r18
   211de:	29 2f       	mov	r18, r25
   211e0:	2f 93       	push	r18
   211e2:	8f 93       	push	r24
   211e4:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   211e8:	ed b7       	in	r30, 0x3d	; 61
   211ea:	fe b7       	in	r31, 0x3e	; 62
   211ec:	7e 96       	adiw	r30, 0x1e	; 30
   211ee:	cd bf       	out	0x3d, r28	; 61
   211f0:	de bf       	out	0x3e, r29	; 62
   211f2:	9c 01       	movw	r18, r24
   211f4:	8b 8d       	ldd	r24, Y+27	; 0x1b
   211f6:	9c 8d       	ldd	r25, Y+28	; 0x1c
   211f8:	82 0f       	add	r24, r18
   211fa:	93 1f       	adc	r25, r19
   211fc:	8b 8f       	std	Y+27, r24	; 0x1b
   211fe:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N1, l_mark, l_aprs_alert_1_gyro_x_mdps / 1000.f, l_aprs_alert_1_gyro_y_mdps / 1000.f, l_aprs_alert_1_gyro_z_mdps / 1000.f);
   21200:	ce 01       	movw	r24, r28
   21202:	cf 96       	adiw	r24, 0x3f	; 63
   21204:	fc 01       	movw	r30, r24
   21206:	60 81       	ld	r22, Z
   21208:	71 81       	ldd	r23, Z+1	; 0x01
   2120a:	82 81       	ldd	r24, Z+2	; 0x02
   2120c:	93 81       	ldd	r25, Z+3	; 0x03
   2120e:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   21212:	dc 01       	movw	r26, r24
   21214:	cb 01       	movw	r24, r22
   21216:	20 e0       	ldi	r18, 0x00	; 0
   21218:	30 e0       	ldi	r19, 0x00	; 0
   2121a:	4a e7       	ldi	r20, 0x7A	; 122
   2121c:	54 e4       	ldi	r21, 0x44	; 68
   2121e:	bc 01       	movw	r22, r24
   21220:	cd 01       	movw	r24, r26
   21222:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   21226:	dc 01       	movw	r26, r24
   21228:	cb 01       	movw	r24, r22
   2122a:	4c 01       	movw	r8, r24
   2122c:	5d 01       	movw	r10, r26
   2122e:	6b ad       	ldd	r22, Y+59	; 0x3b
   21230:	7c ad       	ldd	r23, Y+60	; 0x3c
   21232:	8d ad       	ldd	r24, Y+61	; 0x3d
   21234:	9e ad       	ldd	r25, Y+62	; 0x3e
   21236:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   2123a:	dc 01       	movw	r26, r24
   2123c:	cb 01       	movw	r24, r22
   2123e:	20 e0       	ldi	r18, 0x00	; 0
   21240:	30 e0       	ldi	r19, 0x00	; 0
   21242:	4a e7       	ldi	r20, 0x7A	; 122
   21244:	54 e4       	ldi	r21, 0x44	; 68
   21246:	bc 01       	movw	r22, r24
   21248:	cd 01       	movw	r24, r26
   2124a:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   2124e:	dc 01       	movw	r26, r24
   21250:	cb 01       	movw	r24, r22
   21252:	6c 01       	movw	r12, r24
   21254:	7d 01       	movw	r14, r26
   21256:	6f a9       	ldd	r22, Y+55	; 0x37
   21258:	78 ad       	ldd	r23, Y+56	; 0x38
   2125a:	89 ad       	ldd	r24, Y+57	; 0x39
   2125c:	9a ad       	ldd	r25, Y+58	; 0x3a
   2125e:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   21262:	dc 01       	movw	r26, r24
   21264:	cb 01       	movw	r24, r22
   21266:	20 e0       	ldi	r18, 0x00	; 0
   21268:	30 e0       	ldi	r19, 0x00	; 0
   2126a:	4a e7       	ldi	r20, 0x7A	; 122
   2126c:	54 e4       	ldi	r21, 0x44	; 68
   2126e:	bc 01       	movw	r22, r24
   21270:	cd 01       	movw	r24, r26
   21272:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   21276:	dc 01       	movw	r26, r24
   21278:	cb 01       	movw	r24, r22
   2127a:	2d 8d       	ldd	r18, Y+29	; 0x1d
   2127c:	42 2f       	mov	r20, r18
   2127e:	22 0f       	add	r18, r18
   21280:	55 0b       	sbc	r21, r21
   21282:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21284:	3c 8d       	ldd	r19, Y+28	; 0x1c
   21286:	20 5d       	subi	r18, 0xD0	; 208
   21288:	34 4d       	sbci	r19, 0xD4	; 212
   2128a:	6b 2d       	mov	r22, r11
   2128c:	6f 93       	push	r22
   2128e:	6a 2d       	mov	r22, r10
   21290:	6f 93       	push	r22
   21292:	69 2d       	mov	r22, r9
   21294:	6f 93       	push	r22
   21296:	68 2d       	mov	r22, r8
   21298:	6f 93       	push	r22
   2129a:	6f 2d       	mov	r22, r15
   2129c:	6f 93       	push	r22
   2129e:	6e 2d       	mov	r22, r14
   212a0:	6f 93       	push	r22
   212a2:	6d 2d       	mov	r22, r13
   212a4:	6f 93       	push	r22
   212a6:	6c 2d       	mov	r22, r12
   212a8:	6f 93       	push	r22
   212aa:	6b 2f       	mov	r22, r27
   212ac:	6f 93       	push	r22
   212ae:	6a 2f       	mov	r22, r26
   212b0:	6f 93       	push	r22
   212b2:	69 2f       	mov	r22, r25
   212b4:	6f 93       	push	r22
   212b6:	8f 93       	push	r24
   212b8:	85 2f       	mov	r24, r21
   212ba:	8f 93       	push	r24
   212bc:	84 2f       	mov	r24, r20
   212be:	8f 93       	push	r24
   212c0:	82 ea       	ldi	r24, 0xA2	; 162
   212c2:	9b e3       	ldi	r25, 0x3B	; 59
   212c4:	89 2f       	mov	r24, r25
   212c6:	8f 93       	push	r24
   212c8:	82 ea       	ldi	r24, 0xA2	; 162
   212ca:	9b e3       	ldi	r25, 0x3B	; 59
   212cc:	8f 93       	push	r24
   212ce:	1f 92       	push	r1
   212d0:	80 e8       	ldi	r24, 0x80	; 128
   212d2:	8f 93       	push	r24
   212d4:	83 2f       	mov	r24, r19
   212d6:	8f 93       	push	r24
   212d8:	82 2f       	mov	r24, r18
   212da:	8f 93       	push	r24
   212dc:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   212e0:	2d b7       	in	r18, 0x3d	; 61
   212e2:	3e b7       	in	r19, 0x3e	; 62
   212e4:	2c 5e       	subi	r18, 0xEC	; 236
   212e6:	3f 4f       	sbci	r19, 0xFF	; 255
   212e8:	cd bf       	out	0x3d, r28	; 61
   212ea:	de bf       	out	0x3e, r29	; 62
   212ec:	9c 01       	movw	r18, r24
   212ee:	8b 8d       	ldd	r24, Y+27	; 0x1b
   212f0:	9c 8d       	ldd	r25, Y+28	; 0x1c
   212f2:	82 0f       	add	r24, r18
   212f4:	93 1f       	adc	r25, r19
   212f6:	8b 8f       	std	Y+27, r24	; 0x1b
   212f8:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N2;
   212fa:	82 e0       	ldi	r24, 0x02	; 2
   212fc:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   212fe:	bf c4       	rjmp	.+2430   	; 0x21c7e <task_main_aprs+0x13dc>

			case APRS_ALERT_FSM_STATE__DO_N2:
			if ((l_aprs_alert_last + 1 * C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   21300:	29 89       	ldd	r18, Y+17	; 0x11
   21302:	3a 89       	ldd	r19, Y+18	; 0x12
   21304:	4b 89       	ldd	r20, Y+19	; 0x13
   21306:	5c 89       	ldd	r21, Y+20	; 0x14
   21308:	6d 89       	ldd	r22, Y+21	; 0x15
   2130a:	7e 89       	ldd	r23, Y+22	; 0x16
   2130c:	8f 89       	ldd	r24, Y+23	; 0x17
   2130e:	98 8d       	ldd	r25, Y+24	; 0x18
   21310:	aa e0       	ldi	r26, 0x0A	; 10
   21312:	0f 94 17 31 	call	0x2622e	; 0x2622e <__adddi3_s8>
   21316:	a2 2e       	mov	r10, r18
   21318:	b3 2e       	mov	r11, r19
   2131a:	c4 2e       	mov	r12, r20
   2131c:	d5 2e       	mov	r13, r21
   2131e:	e6 2e       	mov	r14, r22
   21320:	f7 2e       	mov	r15, r23
   21322:	08 2f       	mov	r16, r24
   21324:	19 2f       	mov	r17, r25
   21326:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21328:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2132a:	a8 a1       	ldd	r26, Y+32	; 0x20
   2132c:	b9 a1       	ldd	r27, Y+33	; 0x21
   2132e:	1c 01       	movw	r2, r24
   21330:	2d 01       	movw	r4, r26
   21332:	61 2c       	mov	r6, r1
   21334:	71 2c       	mov	r7, r1
   21336:	43 01       	movw	r8, r6
   21338:	2a 2d       	mov	r18, r10
   2133a:	3b 2d       	mov	r19, r11
   2133c:	4c 2d       	mov	r20, r12
   2133e:	5d 2d       	mov	r21, r13
   21340:	6e 2d       	mov	r22, r14
   21342:	7f 2d       	mov	r23, r15
   21344:	80 2f       	mov	r24, r16
   21346:	91 2f       	mov	r25, r17
   21348:	a2 2c       	mov	r10, r2
   2134a:	b3 2c       	mov	r11, r3
   2134c:	c4 2c       	mov	r12, r4
   2134e:	d5 2c       	mov	r13, r5
   21350:	e6 2c       	mov	r14, r6
   21352:	f7 2c       	mov	r15, r7
   21354:	08 2d       	mov	r16, r8
   21356:	19 2d       	mov	r17, r9
   21358:	0f 94 2c 31 	call	0x26258	; 0x26258 <__cmpdi2>
   2135c:	08 f0       	brcs	.+2      	; 0x21360 <task_main_aprs+0xabe>
   2135e:	8a c4       	rjmp	.+2324   	; 0x21c74 <task_main_aprs+0x13d2>
				int16_t l_aprs_alert_1_accel_x_mg;
				int16_t l_aprs_alert_1_accel_y_mg;
				int16_t l_aprs_alert_1_accel_z_mg;

				flags = cpu_irq_save();
   21360:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   21364:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_1_accel_x_mg = g_aprs_alert_1_accel_x_mg;
   21366:	ce 01       	movw	r24, r28
   21368:	8d 5b       	subi	r24, 0xBD	; 189
   2136a:	9f 4f       	sbci	r25, 0xFF	; 255
   2136c:	20 91 50 26 	lds	r18, 0x2650	; 0x802650 <g_aprs_alert_1_accel_x_mg>
   21370:	30 91 51 26 	lds	r19, 0x2651	; 0x802651 <g_aprs_alert_1_accel_x_mg+0x1>
   21374:	fc 01       	movw	r30, r24
   21376:	20 83       	st	Z, r18
   21378:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_y_mg = g_aprs_alert_1_accel_y_mg;
   2137a:	ce 01       	movw	r24, r28
   2137c:	8b 5b       	subi	r24, 0xBB	; 187
   2137e:	9f 4f       	sbci	r25, 0xFF	; 255
   21380:	20 91 52 26 	lds	r18, 0x2652	; 0x802652 <g_aprs_alert_1_accel_y_mg>
   21384:	30 91 53 26 	lds	r19, 0x2653	; 0x802653 <g_aprs_alert_1_accel_y_mg+0x1>
   21388:	fc 01       	movw	r30, r24
   2138a:	20 83       	st	Z, r18
   2138c:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_z_mg = g_aprs_alert_1_accel_z_mg;
   2138e:	ce 01       	movw	r24, r28
   21390:	89 5b       	subi	r24, 0xB9	; 185
   21392:	9f 4f       	sbci	r25, 0xFF	; 255
   21394:	20 91 54 26 	lds	r18, 0x2654	; 0x802654 <g_aprs_alert_1_accel_z_mg>
   21398:	30 91 55 26 	lds	r19, 0x2655	; 0x802655 <g_aprs_alert_1_accel_z_mg+0x1>
   2139c:	fc 01       	movw	r30, r24
   2139e:	20 83       	st	Z, r18
   213a0:	31 83       	std	Z+1, r19	; 0x01
				cpu_irq_restore(flags);
   213a2:	8a a1       	ldd	r24, Y+34	; 0x22
   213a4:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__ACCEL) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   213a8:	8a 8d       	ldd	r24, Y+26	; 0x1a
   213aa:	84 30       	cpi	r24, 0x04	; 4
   213ac:	19 f0       	breq	.+6      	; 0x213b4 <task_main_aprs+0xb12>
   213ae:	8a 8d       	ldd	r24, Y+26	; 0x1a
   213b0:	86 30       	cpi	r24, 0x06	; 6
   213b2:	11 f4       	brne	.+4      	; 0x213b8 <task_main_aprs+0xb16>
					l_mark = '*';
   213b4:	8a e2       	ldi	r24, 0x2A	; 42
   213b6:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Message content */
				len  = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   213b8:	8e e1       	ldi	r24, 0x1E	; 30
   213ba:	96 e2       	ldi	r25, 0x26	; 38
   213bc:	89 2f       	mov	r24, r25
   213be:	8f 93       	push	r24
   213c0:	8e e1       	ldi	r24, 0x1E	; 30
   213c2:	96 e2       	ldi	r25, 0x26	; 38
   213c4:	8f 93       	push	r24
   213c6:	82 e1       	ldi	r24, 0x12	; 18
   213c8:	96 e2       	ldi	r25, 0x26	; 38
   213ca:	89 2f       	mov	r24, r25
   213cc:	8f 93       	push	r24
   213ce:	82 e1       	ldi	r24, 0x12	; 18
   213d0:	96 e2       	ldi	r25, 0x26	; 38
   213d2:	8f 93       	push	r24
   213d4:	8b e6       	ldi	r24, 0x6B	; 107
   213d6:	9b e3       	ldi	r25, 0x3B	; 59
   213d8:	89 2f       	mov	r24, r25
   213da:	8f 93       	push	r24
   213dc:	8b e6       	ldi	r24, 0x6B	; 107
   213de:	9b e3       	ldi	r25, 0x3B	; 59
   213e0:	8f 93       	push	r24
   213e2:	1f 92       	push	r1
   213e4:	80 e8       	ldi	r24, 0x80	; 128
   213e6:	8f 93       	push	r24
   213e8:	80 e3       	ldi	r24, 0x30	; 48
   213ea:	9b e2       	ldi	r25, 0x2B	; 43
   213ec:	89 2f       	mov	r24, r25
   213ee:	8f 93       	push	r24
   213f0:	80 e3       	ldi	r24, 0x30	; 48
   213f2:	9b e2       	ldi	r25, 0x2B	; 43
   213f4:	8f 93       	push	r24
   213f6:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   213fa:	2d b7       	in	r18, 0x3d	; 61
   213fc:	3e b7       	in	r19, 0x3e	; 62
   213fe:	26 5f       	subi	r18, 0xF6	; 246
   21400:	3f 4f       	sbci	r19, 0xFF	; 255
   21402:	cd bf       	out	0x3d, r28	; 61
   21404:	de bf       	out	0x3e, r29	; 62
   21406:	8b 8f       	std	Y+27, r24	; 0x1b
   21408:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N2_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N2_CODE, l_course_deg, l_speed_kn);
   2140a:	8a e6       	ldi	r24, 0x6A	; 106
   2140c:	08 2f       	mov	r16, r24
   2140e:	88 0f       	add	r24, r24
   21410:	11 0b       	sbc	r17, r17
   21412:	8c 85       	ldd	r24, Y+12	; 0x0c
   21414:	a8 2f       	mov	r26, r24
   21416:	88 0f       	add	r24, r24
   21418:	bb 0b       	sbc	r27, r27
   2141a:	8f 81       	ldd	r24, Y+7	; 0x07
   2141c:	e8 2f       	mov	r30, r24
   2141e:	f0 e0       	ldi	r31, 0x00	; 0
   21420:	8f e2       	ldi	r24, 0x2F	; 47
   21422:	68 2f       	mov	r22, r24
   21424:	88 0f       	add	r24, r24
   21426:	77 0b       	sbc	r23, r23
   21428:	8e 81       	ldd	r24, Y+6	; 0x06
   2142a:	48 2f       	mov	r20, r24
   2142c:	88 0f       	add	r24, r24
   2142e:	55 0b       	sbc	r21, r21
   21430:	89 81       	ldd	r24, Y+1	; 0x01
   21432:	28 2f       	mov	r18, r24
   21434:	30 e0       	ldi	r19, 0x00	; 0
   21436:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21438:	9c 8d       	ldd	r25, Y+28	; 0x1c
   2143a:	80 5d       	subi	r24, 0xD0	; 208
   2143c:	94 4d       	sbci	r25, 0xD4	; 212
   2143e:	f8 88       	ldd	r15, Y+16	; 0x10
   21440:	ff 92       	push	r15
   21442:	ff 84       	ldd	r15, Y+15	; 0x0f
   21444:	ff 92       	push	r15
   21446:	fe 84       	ldd	r15, Y+14	; 0x0e
   21448:	ff 92       	push	r15
   2144a:	fd 84       	ldd	r15, Y+13	; 0x0d
   2144c:	ff 92       	push	r15
   2144e:	f1 2e       	mov	r15, r17
   21450:	ff 92       	push	r15
   21452:	10 2f       	mov	r17, r16
   21454:	1f 93       	push	r17
   21456:	1b 2f       	mov	r17, r27
   21458:	1f 93       	push	r17
   2145a:	af 93       	push	r26
   2145c:	ab 85       	ldd	r26, Y+11	; 0x0b
   2145e:	af 93       	push	r26
   21460:	aa 85       	ldd	r26, Y+10	; 0x0a
   21462:	af 93       	push	r26
   21464:	a9 85       	ldd	r26, Y+9	; 0x09
   21466:	af 93       	push	r26
   21468:	a8 85       	ldd	r26, Y+8	; 0x08
   2146a:	af 93       	push	r26
   2146c:	af 2f       	mov	r26, r31
   2146e:	af 93       	push	r26
   21470:	ef 93       	push	r30
   21472:	e7 2f       	mov	r30, r23
   21474:	ef 93       	push	r30
   21476:	6f 93       	push	r22
   21478:	65 2f       	mov	r22, r21
   2147a:	6f 93       	push	r22
   2147c:	4f 93       	push	r20
   2147e:	4d 81       	ldd	r20, Y+5	; 0x05
   21480:	4f 93       	push	r20
   21482:	4c 81       	ldd	r20, Y+4	; 0x04
   21484:	4f 93       	push	r20
   21486:	4b 81       	ldd	r20, Y+3	; 0x03
   21488:	4f 93       	push	r20
   2148a:	4a 81       	ldd	r20, Y+2	; 0x02
   2148c:	4f 93       	push	r20
   2148e:	43 2f       	mov	r20, r19
   21490:	4f 93       	push	r20
   21492:	2f 93       	push	r18
   21494:	2d e7       	ldi	r18, 0x7D	; 125
   21496:	3b e3       	ldi	r19, 0x3B	; 59
   21498:	23 2f       	mov	r18, r19
   2149a:	2f 93       	push	r18
   2149c:	2d e7       	ldi	r18, 0x7D	; 125
   2149e:	3b e3       	ldi	r19, 0x3B	; 59
   214a0:	2f 93       	push	r18
   214a2:	1f 92       	push	r1
   214a4:	20 e8       	ldi	r18, 0x80	; 128
   214a6:	2f 93       	push	r18
   214a8:	29 2f       	mov	r18, r25
   214aa:	2f 93       	push	r18
   214ac:	8f 93       	push	r24
   214ae:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   214b2:	ed b7       	in	r30, 0x3d	; 61
   214b4:	fe b7       	in	r31, 0x3e	; 62
   214b6:	7e 96       	adiw	r30, 0x1e	; 30
   214b8:	cd bf       	out	0x3d, r28	; 61
   214ba:	de bf       	out	0x3e, r29	; 62
   214bc:	9c 01       	movw	r18, r24
   214be:	8b 8d       	ldd	r24, Y+27	; 0x1b
   214c0:	9c 8d       	ldd	r25, Y+28	; 0x1c
   214c2:	82 0f       	add	r24, r18
   214c4:	93 1f       	adc	r25, r19
   214c6:	8b 8f       	std	Y+27, r24	; 0x1b
   214c8:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);
   214ca:	ce 01       	movw	r24, r28
   214cc:	89 5b       	subi	r24, 0xB9	; 185
   214ce:	9f 4f       	sbci	r25, 0xFF	; 255
   214d0:	fc 01       	movw	r30, r24
   214d2:	80 81       	ld	r24, Z
   214d4:	91 81       	ldd	r25, Z+1	; 0x01
   214d6:	09 2e       	mov	r0, r25
   214d8:	00 0c       	add	r0, r0
   214da:	aa 0b       	sbc	r26, r26
   214dc:	bb 0b       	sbc	r27, r27
   214de:	bc 01       	movw	r22, r24
   214e0:	cd 01       	movw	r24, r26
   214e2:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   214e6:	dc 01       	movw	r26, r24
   214e8:	cb 01       	movw	r24, r22
   214ea:	20 e0       	ldi	r18, 0x00	; 0
   214ec:	30 e0       	ldi	r19, 0x00	; 0
   214ee:	4a e7       	ldi	r20, 0x7A	; 122
   214f0:	54 e4       	ldi	r21, 0x44	; 68
   214f2:	bc 01       	movw	r22, r24
   214f4:	cd 01       	movw	r24, r26
   214f6:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   214fa:	dc 01       	movw	r26, r24
   214fc:	cb 01       	movw	r24, r22
   214fe:	4c 01       	movw	r8, r24
   21500:	5d 01       	movw	r10, r26
   21502:	ce 01       	movw	r24, r28
   21504:	8b 5b       	subi	r24, 0xBB	; 187
   21506:	9f 4f       	sbci	r25, 0xFF	; 255
   21508:	fc 01       	movw	r30, r24
   2150a:	80 81       	ld	r24, Z
   2150c:	91 81       	ldd	r25, Z+1	; 0x01
   2150e:	09 2e       	mov	r0, r25
   21510:	00 0c       	add	r0, r0
   21512:	aa 0b       	sbc	r26, r26
   21514:	bb 0b       	sbc	r27, r27
   21516:	bc 01       	movw	r22, r24
   21518:	cd 01       	movw	r24, r26
   2151a:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   2151e:	dc 01       	movw	r26, r24
   21520:	cb 01       	movw	r24, r22
   21522:	20 e0       	ldi	r18, 0x00	; 0
   21524:	30 e0       	ldi	r19, 0x00	; 0
   21526:	4a e7       	ldi	r20, 0x7A	; 122
   21528:	54 e4       	ldi	r21, 0x44	; 68
   2152a:	bc 01       	movw	r22, r24
   2152c:	cd 01       	movw	r24, r26
   2152e:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   21532:	dc 01       	movw	r26, r24
   21534:	cb 01       	movw	r24, r22
   21536:	6c 01       	movw	r12, r24
   21538:	7d 01       	movw	r14, r26
   2153a:	ce 01       	movw	r24, r28
   2153c:	8d 5b       	subi	r24, 0xBD	; 189
   2153e:	9f 4f       	sbci	r25, 0xFF	; 255
   21540:	fc 01       	movw	r30, r24
   21542:	80 81       	ld	r24, Z
   21544:	91 81       	ldd	r25, Z+1	; 0x01
   21546:	09 2e       	mov	r0, r25
   21548:	00 0c       	add	r0, r0
   2154a:	aa 0b       	sbc	r26, r26
   2154c:	bb 0b       	sbc	r27, r27
   2154e:	bc 01       	movw	r22, r24
   21550:	cd 01       	movw	r24, r26
   21552:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   21556:	dc 01       	movw	r26, r24
   21558:	cb 01       	movw	r24, r22
   2155a:	20 e0       	ldi	r18, 0x00	; 0
   2155c:	30 e0       	ldi	r19, 0x00	; 0
   2155e:	4a e7       	ldi	r20, 0x7A	; 122
   21560:	54 e4       	ldi	r21, 0x44	; 68
   21562:	bc 01       	movw	r22, r24
   21564:	cd 01       	movw	r24, r26
   21566:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   2156a:	dc 01       	movw	r26, r24
   2156c:	cb 01       	movw	r24, r22
   2156e:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21570:	42 2f       	mov	r20, r18
   21572:	22 0f       	add	r18, r18
   21574:	55 0b       	sbc	r21, r21
   21576:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21578:	3c 8d       	ldd	r19, Y+28	; 0x1c
   2157a:	20 5d       	subi	r18, 0xD0	; 208
   2157c:	34 4d       	sbci	r19, 0xD4	; 212
   2157e:	6b 2d       	mov	r22, r11
   21580:	6f 93       	push	r22
   21582:	6a 2d       	mov	r22, r10
   21584:	6f 93       	push	r22
   21586:	69 2d       	mov	r22, r9
   21588:	6f 93       	push	r22
   2158a:	68 2d       	mov	r22, r8
   2158c:	6f 93       	push	r22
   2158e:	6f 2d       	mov	r22, r15
   21590:	6f 93       	push	r22
   21592:	6e 2d       	mov	r22, r14
   21594:	6f 93       	push	r22
   21596:	6d 2d       	mov	r22, r13
   21598:	6f 93       	push	r22
   2159a:	6c 2d       	mov	r22, r12
   2159c:	6f 93       	push	r22
   2159e:	6b 2f       	mov	r22, r27
   215a0:	6f 93       	push	r22
   215a2:	6a 2f       	mov	r22, r26
   215a4:	6f 93       	push	r22
   215a6:	69 2f       	mov	r22, r25
   215a8:	6f 93       	push	r22
   215aa:	8f 93       	push	r24
   215ac:	85 2f       	mov	r24, r21
   215ae:	8f 93       	push	r24
   215b0:	84 2f       	mov	r24, r20
   215b2:	8f 93       	push	r24
   215b4:	88 ec       	ldi	r24, 0xC8	; 200
   215b6:	9b e3       	ldi	r25, 0x3B	; 59
   215b8:	89 2f       	mov	r24, r25
   215ba:	8f 93       	push	r24
   215bc:	88 ec       	ldi	r24, 0xC8	; 200
   215be:	9b e3       	ldi	r25, 0x3B	; 59
   215c0:	8f 93       	push	r24
   215c2:	1f 92       	push	r1
   215c4:	80 e8       	ldi	r24, 0x80	; 128
   215c6:	8f 93       	push	r24
   215c8:	83 2f       	mov	r24, r19
   215ca:	8f 93       	push	r24
   215cc:	82 2f       	mov	r24, r18
   215ce:	8f 93       	push	r24
   215d0:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   215d4:	2d b7       	in	r18, 0x3d	; 61
   215d6:	3e b7       	in	r19, 0x3e	; 62
   215d8:	2c 5e       	subi	r18, 0xEC	; 236
   215da:	3f 4f       	sbci	r19, 0xFF	; 255
   215dc:	cd bf       	out	0x3d, r28	; 61
   215de:	de bf       	out	0x3e, r29	; 62
   215e0:	9c 01       	movw	r18, r24
   215e2:	8b 8d       	ldd	r24, Y+27	; 0x1b
   215e4:	9c 8d       	ldd	r25, Y+28	; 0x1c
   215e6:	82 0f       	add	r24, r18
   215e8:	93 1f       	adc	r25, r19
   215ea:	8b 8f       	std	Y+27, r24	; 0x1b
   215ec:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
   215ee:	83 e0       	ldi	r24, 0x03	; 3
   215f0:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   215f2:	40 c3       	rjmp	.+1664   	; 0x21c74 <task_main_aprs+0x13d2>

			case APRS_ALERT_FSM_STATE__DO_N3:
			if ((l_aprs_alert_last + 2 * C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   215f4:	29 89       	ldd	r18, Y+17	; 0x11
   215f6:	3a 89       	ldd	r19, Y+18	; 0x12
   215f8:	4b 89       	ldd	r20, Y+19	; 0x13
   215fa:	5c 89       	ldd	r21, Y+20	; 0x14
   215fc:	6d 89       	ldd	r22, Y+21	; 0x15
   215fe:	7e 89       	ldd	r23, Y+22	; 0x16
   21600:	8f 89       	ldd	r24, Y+23	; 0x17
   21602:	98 8d       	ldd	r25, Y+24	; 0x18
   21604:	a4 e1       	ldi	r26, 0x14	; 20
   21606:	0f 94 17 31 	call	0x2622e	; 0x2622e <__adddi3_s8>
   2160a:	a2 2e       	mov	r10, r18
   2160c:	b3 2e       	mov	r11, r19
   2160e:	c4 2e       	mov	r12, r20
   21610:	d5 2e       	mov	r13, r21
   21612:	e6 2e       	mov	r14, r22
   21614:	f7 2e       	mov	r15, r23
   21616:	08 2f       	mov	r16, r24
   21618:	19 2f       	mov	r17, r25
   2161a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2161c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2161e:	a8 a1       	ldd	r26, Y+32	; 0x20
   21620:	b9 a1       	ldd	r27, Y+33	; 0x21
   21622:	1c 01       	movw	r2, r24
   21624:	2d 01       	movw	r4, r26
   21626:	61 2c       	mov	r6, r1
   21628:	71 2c       	mov	r7, r1
   2162a:	43 01       	movw	r8, r6
   2162c:	2a 2d       	mov	r18, r10
   2162e:	3b 2d       	mov	r19, r11
   21630:	4c 2d       	mov	r20, r12
   21632:	5d 2d       	mov	r21, r13
   21634:	6e 2d       	mov	r22, r14
   21636:	7f 2d       	mov	r23, r15
   21638:	80 2f       	mov	r24, r16
   2163a:	91 2f       	mov	r25, r17
   2163c:	a2 2c       	mov	r10, r2
   2163e:	b3 2c       	mov	r11, r3
   21640:	c4 2c       	mov	r12, r4
   21642:	d5 2c       	mov	r13, r5
   21644:	e6 2c       	mov	r14, r6
   21646:	f7 2c       	mov	r15, r7
   21648:	08 2d       	mov	r16, r8
   2164a:	19 2d       	mov	r17, r9
   2164c:	0f 94 2c 31 	call	0x26258	; 0x26258 <__cmpdi2>
   21650:	08 f0       	brcs	.+2      	; 0x21654 <task_main_aprs+0xdb2>
   21652:	12 c3       	rjmp	.+1572   	; 0x21c78 <task_main_aprs+0x13d6>
				int32_t l_aprs_alert_2_mag_x_nT;
				int32_t l_aprs_alert_2_mag_y_nT;
				int32_t l_aprs_alert_2_mag_z_nT;

				flags = cpu_irq_save();
   21654:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   21658:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_2_mag_x_nT = g_aprs_alert_2_mag_x_nT;
   2165a:	9e 01       	movw	r18, r28
   2165c:	27 5b       	subi	r18, 0xB7	; 183
   2165e:	3f 4f       	sbci	r19, 0xFF	; 255
   21660:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <g_aprs_alert_2_mag_x_nT>
   21664:	90 91 57 26 	lds	r25, 0x2657	; 0x802657 <g_aprs_alert_2_mag_x_nT+0x1>
   21668:	a0 91 58 26 	lds	r26, 0x2658	; 0x802658 <g_aprs_alert_2_mag_x_nT+0x2>
   2166c:	b0 91 59 26 	lds	r27, 0x2659	; 0x802659 <g_aprs_alert_2_mag_x_nT+0x3>
   21670:	f9 01       	movw	r30, r18
   21672:	80 83       	st	Z, r24
   21674:	91 83       	std	Z+1, r25	; 0x01
   21676:	a2 83       	std	Z+2, r26	; 0x02
   21678:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_y_nT = g_aprs_alert_2_mag_y_nT;
   2167a:	9e 01       	movw	r18, r28
   2167c:	23 5b       	subi	r18, 0xB3	; 179
   2167e:	3f 4f       	sbci	r19, 0xFF	; 255
   21680:	80 91 5a 26 	lds	r24, 0x265A	; 0x80265a <g_aprs_alert_2_mag_y_nT>
   21684:	90 91 5b 26 	lds	r25, 0x265B	; 0x80265b <g_aprs_alert_2_mag_y_nT+0x1>
   21688:	a0 91 5c 26 	lds	r26, 0x265C	; 0x80265c <g_aprs_alert_2_mag_y_nT+0x2>
   2168c:	b0 91 5d 26 	lds	r27, 0x265D	; 0x80265d <g_aprs_alert_2_mag_y_nT+0x3>
   21690:	f9 01       	movw	r30, r18
   21692:	80 83       	st	Z, r24
   21694:	91 83       	std	Z+1, r25	; 0x01
   21696:	a2 83       	std	Z+2, r26	; 0x02
   21698:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_z_nT = g_aprs_alert_2_mag_z_nT;
   2169a:	9e 01       	movw	r18, r28
   2169c:	2f 5a       	subi	r18, 0xAF	; 175
   2169e:	3f 4f       	sbci	r19, 0xFF	; 255
   216a0:	80 91 5e 26 	lds	r24, 0x265E	; 0x80265e <g_aprs_alert_2_mag_z_nT>
   216a4:	90 91 5f 26 	lds	r25, 0x265F	; 0x80265f <g_aprs_alert_2_mag_z_nT+0x1>
   216a8:	a0 91 60 26 	lds	r26, 0x2660	; 0x802660 <g_aprs_alert_2_mag_z_nT+0x2>
   216ac:	b0 91 61 26 	lds	r27, 0x2661	; 0x802661 <g_aprs_alert_2_mag_z_nT+0x3>
   216b0:	f9 01       	movw	r30, r18
   216b2:	80 83       	st	Z, r24
   216b4:	91 83       	std	Z+1, r25	; 0x01
   216b6:	a2 83       	std	Z+2, r26	; 0x02
   216b8:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   216ba:	8a a1       	ldd	r24, Y+34	; 0x22
   216bc:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__MAGNET) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   216c0:	8a 8d       	ldd	r24, Y+26	; 0x1a
   216c2:	85 30       	cpi	r24, 0x05	; 5
   216c4:	19 f0       	breq	.+6      	; 0x216cc <task_main_aprs+0xe2a>
   216c6:	8a 8d       	ldd	r24, Y+26	; 0x1a
   216c8:	86 30       	cpi	r24, 0x06	; 6
   216ca:	11 f4       	brne	.+4      	; 0x216d0 <task_main_aprs+0xe2e>
					l_mark = '*';
   216cc:	8a e2       	ldi	r24, 0x2A	; 42
   216ce:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Message content */
				len  = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   216d0:	8e e1       	ldi	r24, 0x1E	; 30
   216d2:	96 e2       	ldi	r25, 0x26	; 38
   216d4:	89 2f       	mov	r24, r25
   216d6:	8f 93       	push	r24
   216d8:	8e e1       	ldi	r24, 0x1E	; 30
   216da:	96 e2       	ldi	r25, 0x26	; 38
   216dc:	8f 93       	push	r24
   216de:	82 e1       	ldi	r24, 0x12	; 18
   216e0:	96 e2       	ldi	r25, 0x26	; 38
   216e2:	89 2f       	mov	r24, r25
   216e4:	8f 93       	push	r24
   216e6:	82 e1       	ldi	r24, 0x12	; 18
   216e8:	96 e2       	ldi	r25, 0x26	; 38
   216ea:	8f 93       	push	r24
   216ec:	8b e6       	ldi	r24, 0x6B	; 107
   216ee:	9b e3       	ldi	r25, 0x3B	; 59
   216f0:	89 2f       	mov	r24, r25
   216f2:	8f 93       	push	r24
   216f4:	8b e6       	ldi	r24, 0x6B	; 107
   216f6:	9b e3       	ldi	r25, 0x3B	; 59
   216f8:	8f 93       	push	r24
   216fa:	1f 92       	push	r1
   216fc:	80 e8       	ldi	r24, 0x80	; 128
   216fe:	8f 93       	push	r24
   21700:	80 e3       	ldi	r24, 0x30	; 48
   21702:	9b e2       	ldi	r25, 0x2B	; 43
   21704:	89 2f       	mov	r24, r25
   21706:	8f 93       	push	r24
   21708:	80 e3       	ldi	r24, 0x30	; 48
   2170a:	9b e2       	ldi	r25, 0x2B	; 43
   2170c:	8f 93       	push	r24
   2170e:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   21712:	2d b7       	in	r18, 0x3d	; 61
   21714:	3e b7       	in	r19, 0x3e	; 62
   21716:	26 5f       	subi	r18, 0xF6	; 246
   21718:	3f 4f       	sbci	r19, 0xFF	; 255
   2171a:	cd bf       	out	0x3d, r28	; 61
   2171c:	de bf       	out	0x3e, r29	; 62
   2171e:	8b 8f       	std	Y+27, r24	; 0x1b
   21720:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N3_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N3_CODE, l_course_deg, l_speed_kn);
   21722:	8a e6       	ldi	r24, 0x6A	; 106
   21724:	08 2f       	mov	r16, r24
   21726:	88 0f       	add	r24, r24
   21728:	11 0b       	sbc	r17, r17
   2172a:	8c 85       	ldd	r24, Y+12	; 0x0c
   2172c:	a8 2f       	mov	r26, r24
   2172e:	88 0f       	add	r24, r24
   21730:	bb 0b       	sbc	r27, r27
   21732:	8f 81       	ldd	r24, Y+7	; 0x07
   21734:	e8 2f       	mov	r30, r24
   21736:	f0 e0       	ldi	r31, 0x00	; 0
   21738:	8f e2       	ldi	r24, 0x2F	; 47
   2173a:	68 2f       	mov	r22, r24
   2173c:	88 0f       	add	r24, r24
   2173e:	77 0b       	sbc	r23, r23
   21740:	8e 81       	ldd	r24, Y+6	; 0x06
   21742:	48 2f       	mov	r20, r24
   21744:	88 0f       	add	r24, r24
   21746:	55 0b       	sbc	r21, r21
   21748:	89 81       	ldd	r24, Y+1	; 0x01
   2174a:	28 2f       	mov	r18, r24
   2174c:	30 e0       	ldi	r19, 0x00	; 0
   2174e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21750:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21752:	80 5d       	subi	r24, 0xD0	; 208
   21754:	94 4d       	sbci	r25, 0xD4	; 212
   21756:	f8 88       	ldd	r15, Y+16	; 0x10
   21758:	ff 92       	push	r15
   2175a:	ff 84       	ldd	r15, Y+15	; 0x0f
   2175c:	ff 92       	push	r15
   2175e:	fe 84       	ldd	r15, Y+14	; 0x0e
   21760:	ff 92       	push	r15
   21762:	fd 84       	ldd	r15, Y+13	; 0x0d
   21764:	ff 92       	push	r15
   21766:	f1 2e       	mov	r15, r17
   21768:	ff 92       	push	r15
   2176a:	10 2f       	mov	r17, r16
   2176c:	1f 93       	push	r17
   2176e:	1b 2f       	mov	r17, r27
   21770:	1f 93       	push	r17
   21772:	af 93       	push	r26
   21774:	ab 85       	ldd	r26, Y+11	; 0x0b
   21776:	af 93       	push	r26
   21778:	aa 85       	ldd	r26, Y+10	; 0x0a
   2177a:	af 93       	push	r26
   2177c:	a9 85       	ldd	r26, Y+9	; 0x09
   2177e:	af 93       	push	r26
   21780:	a8 85       	ldd	r26, Y+8	; 0x08
   21782:	af 93       	push	r26
   21784:	af 2f       	mov	r26, r31
   21786:	af 93       	push	r26
   21788:	ef 93       	push	r30
   2178a:	e7 2f       	mov	r30, r23
   2178c:	ef 93       	push	r30
   2178e:	6f 93       	push	r22
   21790:	65 2f       	mov	r22, r21
   21792:	6f 93       	push	r22
   21794:	4f 93       	push	r20
   21796:	4d 81       	ldd	r20, Y+5	; 0x05
   21798:	4f 93       	push	r20
   2179a:	4c 81       	ldd	r20, Y+4	; 0x04
   2179c:	4f 93       	push	r20
   2179e:	4b 81       	ldd	r20, Y+3	; 0x03
   217a0:	4f 93       	push	r20
   217a2:	4a 81       	ldd	r20, Y+2	; 0x02
   217a4:	4f 93       	push	r20
   217a6:	43 2f       	mov	r20, r19
   217a8:	4f 93       	push	r20
   217aa:	2f 93       	push	r18
   217ac:	2d e7       	ldi	r18, 0x7D	; 125
   217ae:	3b e3       	ldi	r19, 0x3B	; 59
   217b0:	23 2f       	mov	r18, r19
   217b2:	2f 93       	push	r18
   217b4:	2d e7       	ldi	r18, 0x7D	; 125
   217b6:	3b e3       	ldi	r19, 0x3B	; 59
   217b8:	2f 93       	push	r18
   217ba:	1f 92       	push	r1
   217bc:	20 e8       	ldi	r18, 0x80	; 128
   217be:	2f 93       	push	r18
   217c0:	29 2f       	mov	r18, r25
   217c2:	2f 93       	push	r18
   217c4:	8f 93       	push	r24
   217c6:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   217ca:	ed b7       	in	r30, 0x3d	; 61
   217cc:	fe b7       	in	r31, 0x3e	; 62
   217ce:	7e 96       	adiw	r30, 0x1e	; 30
   217d0:	cd bf       	out	0x3d, r28	; 61
   217d2:	de bf       	out	0x3e, r29	; 62
   217d4:	9c 01       	movw	r18, r24
   217d6:	8b 8d       	ldd	r24, Y+27	; 0x1b
   217d8:	9c 8d       	ldd	r25, Y+28	; 0x1c
   217da:	82 0f       	add	r24, r18
   217dc:	93 1f       	adc	r25, r19
   217de:	8b 8f       	std	Y+27, r24	; 0x1b
   217e0:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);
   217e2:	ce 01       	movw	r24, r28
   217e4:	8f 5a       	subi	r24, 0xAF	; 175
   217e6:	9f 4f       	sbci	r25, 0xFF	; 255
   217e8:	fc 01       	movw	r30, r24
   217ea:	60 81       	ld	r22, Z
   217ec:	71 81       	ldd	r23, Z+1	; 0x01
   217ee:	82 81       	ldd	r24, Z+2	; 0x02
   217f0:	93 81       	ldd	r25, Z+3	; 0x03
   217f2:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   217f6:	dc 01       	movw	r26, r24
   217f8:	cb 01       	movw	r24, r22
   217fa:	20 e0       	ldi	r18, 0x00	; 0
   217fc:	30 e0       	ldi	r19, 0x00	; 0
   217fe:	4a e7       	ldi	r20, 0x7A	; 122
   21800:	54 e4       	ldi	r21, 0x44	; 68
   21802:	bc 01       	movw	r22, r24
   21804:	cd 01       	movw	r24, r26
   21806:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   2180a:	dc 01       	movw	r26, r24
   2180c:	cb 01       	movw	r24, r22
   2180e:	4c 01       	movw	r8, r24
   21810:	5d 01       	movw	r10, r26
   21812:	ce 01       	movw	r24, r28
   21814:	83 5b       	subi	r24, 0xB3	; 179
   21816:	9f 4f       	sbci	r25, 0xFF	; 255
   21818:	fc 01       	movw	r30, r24
   2181a:	60 81       	ld	r22, Z
   2181c:	71 81       	ldd	r23, Z+1	; 0x01
   2181e:	82 81       	ldd	r24, Z+2	; 0x02
   21820:	93 81       	ldd	r25, Z+3	; 0x03
   21822:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   21826:	dc 01       	movw	r26, r24
   21828:	cb 01       	movw	r24, r22
   2182a:	20 e0       	ldi	r18, 0x00	; 0
   2182c:	30 e0       	ldi	r19, 0x00	; 0
   2182e:	4a e7       	ldi	r20, 0x7A	; 122
   21830:	54 e4       	ldi	r21, 0x44	; 68
   21832:	bc 01       	movw	r22, r24
   21834:	cd 01       	movw	r24, r26
   21836:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   2183a:	dc 01       	movw	r26, r24
   2183c:	cb 01       	movw	r24, r22
   2183e:	6c 01       	movw	r12, r24
   21840:	7d 01       	movw	r14, r26
   21842:	ce 01       	movw	r24, r28
   21844:	87 5b       	subi	r24, 0xB7	; 183
   21846:	9f 4f       	sbci	r25, 0xFF	; 255
   21848:	fc 01       	movw	r30, r24
   2184a:	60 81       	ld	r22, Z
   2184c:	71 81       	ldd	r23, Z+1	; 0x01
   2184e:	82 81       	ldd	r24, Z+2	; 0x02
   21850:	93 81       	ldd	r25, Z+3	; 0x03
   21852:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   21856:	dc 01       	movw	r26, r24
   21858:	cb 01       	movw	r24, r22
   2185a:	20 e0       	ldi	r18, 0x00	; 0
   2185c:	30 e0       	ldi	r19, 0x00	; 0
   2185e:	4a e7       	ldi	r20, 0x7A	; 122
   21860:	54 e4       	ldi	r21, 0x44	; 68
   21862:	bc 01       	movw	r22, r24
   21864:	cd 01       	movw	r24, r26
   21866:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   2186a:	dc 01       	movw	r26, r24
   2186c:	cb 01       	movw	r24, r22
   2186e:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21870:	42 2f       	mov	r20, r18
   21872:	22 0f       	add	r18, r18
   21874:	55 0b       	sbc	r21, r21
   21876:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21878:	3c 8d       	ldd	r19, Y+28	; 0x1c
   2187a:	20 5d       	subi	r18, 0xD0	; 208
   2187c:	34 4d       	sbci	r19, 0xD4	; 212
   2187e:	6b 2d       	mov	r22, r11
   21880:	6f 93       	push	r22
   21882:	6a 2d       	mov	r22, r10
   21884:	6f 93       	push	r22
   21886:	69 2d       	mov	r22, r9
   21888:	6f 93       	push	r22
   2188a:	68 2d       	mov	r22, r8
   2188c:	6f 93       	push	r22
   2188e:	6f 2d       	mov	r22, r15
   21890:	6f 93       	push	r22
   21892:	6e 2d       	mov	r22, r14
   21894:	6f 93       	push	r22
   21896:	6d 2d       	mov	r22, r13
   21898:	6f 93       	push	r22
   2189a:	6c 2d       	mov	r22, r12
   2189c:	6f 93       	push	r22
   2189e:	6b 2f       	mov	r22, r27
   218a0:	6f 93       	push	r22
   218a2:	6a 2f       	mov	r22, r26
   218a4:	6f 93       	push	r22
   218a6:	69 2f       	mov	r22, r25
   218a8:	6f 93       	push	r22
   218aa:	8f 93       	push	r24
   218ac:	85 2f       	mov	r24, r21
   218ae:	8f 93       	push	r24
   218b0:	84 2f       	mov	r24, r20
   218b2:	8f 93       	push	r24
   218b4:	8b ee       	ldi	r24, 0xEB	; 235
   218b6:	9b e3       	ldi	r25, 0x3B	; 59
   218b8:	89 2f       	mov	r24, r25
   218ba:	8f 93       	push	r24
   218bc:	8b ee       	ldi	r24, 0xEB	; 235
   218be:	9b e3       	ldi	r25, 0x3B	; 59
   218c0:	8f 93       	push	r24
   218c2:	1f 92       	push	r1
   218c4:	80 e8       	ldi	r24, 0x80	; 128
   218c6:	8f 93       	push	r24
   218c8:	83 2f       	mov	r24, r19
   218ca:	8f 93       	push	r24
   218cc:	82 2f       	mov	r24, r18
   218ce:	8f 93       	push	r24
   218d0:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   218d4:	2d b7       	in	r18, 0x3d	; 61
   218d6:	3e b7       	in	r19, 0x3e	; 62
   218d8:	2c 5e       	subi	r18, 0xEC	; 236
   218da:	3f 4f       	sbci	r19, 0xFF	; 255
   218dc:	cd bf       	out	0x3d, r28	; 61
   218de:	de bf       	out	0x3e, r29	; 62
   218e0:	9c 01       	movw	r18, r24
   218e2:	8b 8d       	ldd	r24, Y+27	; 0x1b
   218e4:	9c 8d       	ldd	r25, Y+28	; 0x1c
   218e6:	82 0f       	add	r24, r18
   218e8:	93 1f       	adc	r25, r19
   218ea:	8b 8f       	std	Y+27, r24	; 0x1b
   218ec:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
   218ee:	84 e0       	ldi	r24, 0x04	; 4
   218f0:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   218f2:	c2 c1       	rjmp	.+900    	; 0x21c78 <task_main_aprs+0x13d6>

			case APRS_ALERT_FSM_STATE__DO_N4:
			if ((l_aprs_alert_last + 3 * C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   218f4:	29 89       	ldd	r18, Y+17	; 0x11
   218f6:	3a 89       	ldd	r19, Y+18	; 0x12
   218f8:	4b 89       	ldd	r20, Y+19	; 0x13
   218fa:	5c 89       	ldd	r21, Y+20	; 0x14
   218fc:	6d 89       	ldd	r22, Y+21	; 0x15
   218fe:	7e 89       	ldd	r23, Y+22	; 0x16
   21900:	8f 89       	ldd	r24, Y+23	; 0x17
   21902:	98 8d       	ldd	r25, Y+24	; 0x18
   21904:	ae e1       	ldi	r26, 0x1E	; 30
   21906:	0f 94 17 31 	call	0x2622e	; 0x2622e <__adddi3_s8>
   2190a:	a2 2e       	mov	r10, r18
   2190c:	b3 2e       	mov	r11, r19
   2190e:	c4 2e       	mov	r12, r20
   21910:	d5 2e       	mov	r13, r21
   21912:	e6 2e       	mov	r14, r22
   21914:	f7 2e       	mov	r15, r23
   21916:	08 2f       	mov	r16, r24
   21918:	19 2f       	mov	r17, r25
   2191a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2191c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2191e:	a8 a1       	ldd	r26, Y+32	; 0x20
   21920:	b9 a1       	ldd	r27, Y+33	; 0x21
   21922:	1c 01       	movw	r2, r24
   21924:	2d 01       	movw	r4, r26
   21926:	61 2c       	mov	r6, r1
   21928:	71 2c       	mov	r7, r1
   2192a:	43 01       	movw	r8, r6
   2192c:	2a 2d       	mov	r18, r10
   2192e:	3b 2d       	mov	r19, r11
   21930:	4c 2d       	mov	r20, r12
   21932:	5d 2d       	mov	r21, r13
   21934:	6e 2d       	mov	r22, r14
   21936:	7f 2d       	mov	r23, r15
   21938:	80 2f       	mov	r24, r16
   2193a:	91 2f       	mov	r25, r17
   2193c:	a2 2c       	mov	r10, r2
   2193e:	b3 2c       	mov	r11, r3
   21940:	c4 2c       	mov	r12, r4
   21942:	d5 2c       	mov	r13, r5
   21944:	e6 2c       	mov	r14, r6
   21946:	f7 2c       	mov	r15, r7
   21948:	08 2d       	mov	r16, r8
   2194a:	19 2d       	mov	r17, r9
   2194c:	0f 94 2c 31 	call	0x26258	; 0x26258 <__cmpdi2>
   21950:	08 f0       	brcs	.+2      	; 0x21954 <task_main_aprs+0x10b2>
   21952:	94 c1       	rjmp	.+808    	; 0x21c7c <task_main_aprs+0x13da>
				float l_gns_msl_alt_m;
				int16_t l_twi1_hygro_DP_100;
				int32_t l_twi1_baro_p_h_100;

				flags = cpu_irq_save();
   21954:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   21958:	8a a3       	std	Y+34, r24	; 0x22
				l_gns_msl_alt_m		= g_gns_msl_alt_m;
   2195a:	9e 01       	movw	r18, r28
   2195c:	2b 5a       	subi	r18, 0xAB	; 171
   2195e:	3f 4f       	sbci	r19, 0xFF	; 255
   21960:	80 91 f4 25 	lds	r24, 0x25F4	; 0x8025f4 <g_gns_msl_alt_m>
   21964:	90 91 f5 25 	lds	r25, 0x25F5	; 0x8025f5 <g_gns_msl_alt_m+0x1>
   21968:	a0 91 f6 25 	lds	r26, 0x25F6	; 0x8025f6 <g_gns_msl_alt_m+0x2>
   2196c:	b0 91 f7 25 	lds	r27, 0x25F7	; 0x8025f7 <g_gns_msl_alt_m+0x3>
   21970:	f9 01       	movw	r30, r18
   21972:	80 83       	st	Z, r24
   21974:	91 83       	std	Z+1, r25	; 0x01
   21976:	a2 83       	std	Z+2, r26	; 0x02
   21978:	b3 83       	std	Z+3, r27	; 0x03
				l_twi1_hygro_DP_100	= g_twi1_hygro_DP_100;
   2197a:	ce 01       	movw	r24, r28
   2197c:	87 5a       	subi	r24, 0xA7	; 167
   2197e:	9f 4f       	sbci	r25, 0xFF	; 255
   21980:	20 91 12 29 	lds	r18, 0x2912	; 0x802912 <g_twi1_hygro_DP_100>
   21984:	30 91 13 29 	lds	r19, 0x2913	; 0x802913 <g_twi1_hygro_DP_100+0x1>
   21988:	fc 01       	movw	r30, r24
   2198a:	20 83       	st	Z, r18
   2198c:	31 83       	std	Z+1, r19	; 0x01
				l_twi1_baro_p_h_100	= g_qnh_p_h_100;
   2198e:	9e 01       	movw	r18, r28
   21990:	25 5a       	subi	r18, 0xA5	; 165
   21992:	3f 4f       	sbci	r19, 0xFF	; 255
   21994:	80 91 99 29 	lds	r24, 0x2999	; 0x802999 <g_qnh_p_h_100>
   21998:	90 91 9a 29 	lds	r25, 0x299A	; 0x80299a <g_qnh_p_h_100+0x1>
   2199c:	a0 91 9b 29 	lds	r26, 0x299B	; 0x80299b <g_qnh_p_h_100+0x2>
   219a0:	b0 91 9c 29 	lds	r27, 0x299C	; 0x80299c <g_qnh_p_h_100+0x3>
   219a4:	f9 01       	movw	r30, r18
   219a6:	80 83       	st	Z, r24
   219a8:	91 83       	std	Z+1, r25	; 0x01
   219aa:	a2 83       	std	Z+2, r26	; 0x02
   219ac:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   219ae:	8a a1       	ldd	r24, Y+34	; 0x22
   219b0:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>

				float l_gns_msl_alt_ft = l_gns_msl_alt_m >= 0.f ?  (0.5f + (l_gns_msl_alt_m / 0.3048f)) : (-0.5f + (l_gns_msl_alt_m / 0.3048f));
   219b4:	ce 01       	movw	r24, r28
   219b6:	8b 5a       	subi	r24, 0xAB	; 171
   219b8:	9f 4f       	sbci	r25, 0xFF	; 255
   219ba:	20 e0       	ldi	r18, 0x00	; 0
   219bc:	30 e0       	ldi	r19, 0x00	; 0
   219be:	a9 01       	movw	r20, r18
   219c0:	fc 01       	movw	r30, r24
   219c2:	60 81       	ld	r22, Z
   219c4:	71 81       	ldd	r23, Z+1	; 0x01
   219c6:	82 81       	ldd	r24, Z+2	; 0x02
   219c8:	93 81       	ldd	r25, Z+3	; 0x03
   219ca:	0f 94 77 29 	call	0x252ee	; 0x252ee <__gesf2>
   219ce:	88 23       	and	r24, r24
   219d0:	dc f0       	brlt	.+54     	; 0x21a08 <task_main_aprs+0x1166>
   219d2:	ce 01       	movw	r24, r28
   219d4:	8b 5a       	subi	r24, 0xAB	; 171
   219d6:	9f 4f       	sbci	r25, 0xFF	; 255
   219d8:	2f eb       	ldi	r18, 0xBF	; 191
   219da:	3e e0       	ldi	r19, 0x0E	; 14
   219dc:	4c e9       	ldi	r20, 0x9C	; 156
   219de:	5e e3       	ldi	r21, 0x3E	; 62
   219e0:	fc 01       	movw	r30, r24
   219e2:	60 81       	ld	r22, Z
   219e4:	71 81       	ldd	r23, Z+1	; 0x01
   219e6:	82 81       	ldd	r24, Z+2	; 0x02
   219e8:	93 81       	ldd	r25, Z+3	; 0x03
   219ea:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   219ee:	dc 01       	movw	r26, r24
   219f0:	cb 01       	movw	r24, r22
   219f2:	20 e0       	ldi	r18, 0x00	; 0
   219f4:	30 e0       	ldi	r19, 0x00	; 0
   219f6:	40 e0       	ldi	r20, 0x00	; 0
   219f8:	5f e3       	ldi	r21, 0x3F	; 63
   219fa:	bc 01       	movw	r22, r24
   219fc:	cd 01       	movw	r24, r26
   219fe:	0f 94 00 27 	call	0x24e00	; 0x24e00 <__addsf3>
   21a02:	dc 01       	movw	r26, r24
   21a04:	cb 01       	movw	r24, r22
   21a06:	1a c0       	rjmp	.+52     	; 0x21a3c <task_main_aprs+0x119a>
   21a08:	ce 01       	movw	r24, r28
   21a0a:	8b 5a       	subi	r24, 0xAB	; 171
   21a0c:	9f 4f       	sbci	r25, 0xFF	; 255
   21a0e:	2f eb       	ldi	r18, 0xBF	; 191
   21a10:	3e e0       	ldi	r19, 0x0E	; 14
   21a12:	4c e9       	ldi	r20, 0x9C	; 156
   21a14:	5e e3       	ldi	r21, 0x3E	; 62
   21a16:	fc 01       	movw	r30, r24
   21a18:	60 81       	ld	r22, Z
   21a1a:	71 81       	ldd	r23, Z+1	; 0x01
   21a1c:	82 81       	ldd	r24, Z+2	; 0x02
   21a1e:	93 81       	ldd	r25, Z+3	; 0x03
   21a20:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   21a24:	dc 01       	movw	r26, r24
   21a26:	cb 01       	movw	r24, r22
   21a28:	20 e0       	ldi	r18, 0x00	; 0
   21a2a:	30 e0       	ldi	r19, 0x00	; 0
   21a2c:	40 e0       	ldi	r20, 0x00	; 0
   21a2e:	5f e3       	ldi	r21, 0x3F	; 63
   21a30:	bc 01       	movw	r22, r24
   21a32:	cd 01       	movw	r24, r26
   21a34:	0f 94 ff 26 	call	0x24dfe	; 0x24dfe <__subsf3>
   21a38:	dc 01       	movw	r26, r24
   21a3a:	cb 01       	movw	r24, r22
   21a3c:	9e 01       	movw	r18, r28
   21a3e:	21 5a       	subi	r18, 0xA1	; 161
   21a40:	3f 4f       	sbci	r19, 0xFF	; 255
   21a42:	f9 01       	movw	r30, r18
   21a44:	80 83       	st	Z, r24
   21a46:	91 83       	std	Z+1, r25	; 0x01
   21a48:	a2 83       	std	Z+2, r26	; 0x02
   21a4a:	b3 83       	std	Z+3, r27	; 0x03

				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   21a4c:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21a4e:	86 30       	cpi	r24, 0x06	; 6
   21a50:	11 f4       	brne	.+4      	; 0x21a56 <task_main_aprs+0x11b4>
					l_mark = '*';
   21a52:	8a e2       	ldi	r24, 0x2A	; 42
   21a54:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Message content */
				len  = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   21a56:	8e e1       	ldi	r24, 0x1E	; 30
   21a58:	96 e2       	ldi	r25, 0x26	; 38
   21a5a:	89 2f       	mov	r24, r25
   21a5c:	8f 93       	push	r24
   21a5e:	8e e1       	ldi	r24, 0x1E	; 30
   21a60:	96 e2       	ldi	r25, 0x26	; 38
   21a62:	8f 93       	push	r24
   21a64:	82 e1       	ldi	r24, 0x12	; 18
   21a66:	96 e2       	ldi	r25, 0x26	; 38
   21a68:	89 2f       	mov	r24, r25
   21a6a:	8f 93       	push	r24
   21a6c:	82 e1       	ldi	r24, 0x12	; 18
   21a6e:	96 e2       	ldi	r25, 0x26	; 38
   21a70:	8f 93       	push	r24
   21a72:	8b e6       	ldi	r24, 0x6B	; 107
   21a74:	9b e3       	ldi	r25, 0x3B	; 59
   21a76:	89 2f       	mov	r24, r25
   21a78:	8f 93       	push	r24
   21a7a:	8b e6       	ldi	r24, 0x6B	; 107
   21a7c:	9b e3       	ldi	r25, 0x3B	; 59
   21a7e:	8f 93       	push	r24
   21a80:	1f 92       	push	r1
   21a82:	80 e8       	ldi	r24, 0x80	; 128
   21a84:	8f 93       	push	r24
   21a86:	80 e3       	ldi	r24, 0x30	; 48
   21a88:	9b e2       	ldi	r25, 0x2B	; 43
   21a8a:	89 2f       	mov	r24, r25
   21a8c:	8f 93       	push	r24
   21a8e:	80 e3       	ldi	r24, 0x30	; 48
   21a90:	9b e2       	ldi	r25, 0x2B	; 43
   21a92:	8f 93       	push	r24
   21a94:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   21a98:	2d b7       	in	r18, 0x3d	; 61
   21a9a:	3e b7       	in	r19, 0x3e	; 62
   21a9c:	26 5f       	subi	r18, 0xF6	; 246
   21a9e:	3f 4f       	sbci	r19, 0xFF	; 255
   21aa0:	cd bf       	out	0x3d, r28	; 61
   21aa2:	de bf       	out	0x3e, r29	; 62
   21aa4:	8b 8f       	std	Y+27, r24	; 0x1b
   21aa6:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N4_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N4_CODE, l_course_deg, l_speed_kn);
   21aa8:	87 e5       	ldi	r24, 0x57	; 87
   21aaa:	08 2f       	mov	r16, r24
   21aac:	88 0f       	add	r24, r24
   21aae:	11 0b       	sbc	r17, r17
   21ab0:	8c 85       	ldd	r24, Y+12	; 0x0c
   21ab2:	a8 2f       	mov	r26, r24
   21ab4:	88 0f       	add	r24, r24
   21ab6:	bb 0b       	sbc	r27, r27
   21ab8:	8f 81       	ldd	r24, Y+7	; 0x07
   21aba:	e8 2f       	mov	r30, r24
   21abc:	f0 e0       	ldi	r31, 0x00	; 0
   21abe:	8f e2       	ldi	r24, 0x2F	; 47
   21ac0:	68 2f       	mov	r22, r24
   21ac2:	88 0f       	add	r24, r24
   21ac4:	77 0b       	sbc	r23, r23
   21ac6:	8e 81       	ldd	r24, Y+6	; 0x06
   21ac8:	48 2f       	mov	r20, r24
   21aca:	88 0f       	add	r24, r24
   21acc:	55 0b       	sbc	r21, r21
   21ace:	89 81       	ldd	r24, Y+1	; 0x01
   21ad0:	28 2f       	mov	r18, r24
   21ad2:	30 e0       	ldi	r19, 0x00	; 0
   21ad4:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21ad6:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21ad8:	80 5d       	subi	r24, 0xD0	; 208
   21ada:	94 4d       	sbci	r25, 0xD4	; 212
   21adc:	f8 88       	ldd	r15, Y+16	; 0x10
   21ade:	ff 92       	push	r15
   21ae0:	ff 84       	ldd	r15, Y+15	; 0x0f
   21ae2:	ff 92       	push	r15
   21ae4:	fe 84       	ldd	r15, Y+14	; 0x0e
   21ae6:	ff 92       	push	r15
   21ae8:	fd 84       	ldd	r15, Y+13	; 0x0d
   21aea:	ff 92       	push	r15
   21aec:	f1 2e       	mov	r15, r17
   21aee:	ff 92       	push	r15
   21af0:	10 2f       	mov	r17, r16
   21af2:	1f 93       	push	r17
   21af4:	1b 2f       	mov	r17, r27
   21af6:	1f 93       	push	r17
   21af8:	af 93       	push	r26
   21afa:	ab 85       	ldd	r26, Y+11	; 0x0b
   21afc:	af 93       	push	r26
   21afe:	aa 85       	ldd	r26, Y+10	; 0x0a
   21b00:	af 93       	push	r26
   21b02:	a9 85       	ldd	r26, Y+9	; 0x09
   21b04:	af 93       	push	r26
   21b06:	a8 85       	ldd	r26, Y+8	; 0x08
   21b08:	af 93       	push	r26
   21b0a:	af 2f       	mov	r26, r31
   21b0c:	af 93       	push	r26
   21b0e:	ef 93       	push	r30
   21b10:	e7 2f       	mov	r30, r23
   21b12:	ef 93       	push	r30
   21b14:	6f 93       	push	r22
   21b16:	65 2f       	mov	r22, r21
   21b18:	6f 93       	push	r22
   21b1a:	4f 93       	push	r20
   21b1c:	4d 81       	ldd	r20, Y+5	; 0x05
   21b1e:	4f 93       	push	r20
   21b20:	4c 81       	ldd	r20, Y+4	; 0x04
   21b22:	4f 93       	push	r20
   21b24:	4b 81       	ldd	r20, Y+3	; 0x03
   21b26:	4f 93       	push	r20
   21b28:	4a 81       	ldd	r20, Y+2	; 0x02
   21b2a:	4f 93       	push	r20
   21b2c:	43 2f       	mov	r20, r19
   21b2e:	4f 93       	push	r20
   21b30:	2f 93       	push	r18
   21b32:	2d e7       	ldi	r18, 0x7D	; 125
   21b34:	3b e3       	ldi	r19, 0x3B	; 59
   21b36:	23 2f       	mov	r18, r19
   21b38:	2f 93       	push	r18
   21b3a:	2d e7       	ldi	r18, 0x7D	; 125
   21b3c:	3b e3       	ldi	r19, 0x3B	; 59
   21b3e:	2f 93       	push	r18
   21b40:	1f 92       	push	r1
   21b42:	20 e8       	ldi	r18, 0x80	; 128
   21b44:	2f 93       	push	r18
   21b46:	29 2f       	mov	r18, r25
   21b48:	2f 93       	push	r18
   21b4a:	8f 93       	push	r24
   21b4c:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   21b50:	ed b7       	in	r30, 0x3d	; 61
   21b52:	fe b7       	in	r31, 0x3e	; 62
   21b54:	7e 96       	adiw	r30, 0x1e	; 30
   21b56:	cd bf       	out	0x3d, r28	; 61
   21b58:	de bf       	out	0x3e, r29	; 62
   21b5a:	9c 01       	movw	r18, r24
   21b5c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21b5e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21b60:	82 0f       	add	r24, r18
   21b62:	93 1f       	adc	r25, r19
   21b64:	8b 8f       	std	Y+27, r24	; 0x1b
   21b66:	9c 8f       	std	Y+28, r25	; 0x1c
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);
   21b68:	ce 01       	movw	r24, r28
   21b6a:	85 5a       	subi	r24, 0xA5	; 165
   21b6c:	9f 4f       	sbci	r25, 0xFF	; 255
   21b6e:	fc 01       	movw	r30, r24
   21b70:	60 81       	ld	r22, Z
   21b72:	71 81       	ldd	r23, Z+1	; 0x01
   21b74:	82 81       	ldd	r24, Z+2	; 0x02
   21b76:	93 81       	ldd	r25, Z+3	; 0x03
   21b78:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   21b7c:	dc 01       	movw	r26, r24
   21b7e:	cb 01       	movw	r24, r22
   21b80:	20 e0       	ldi	r18, 0x00	; 0
   21b82:	30 e0       	ldi	r19, 0x00	; 0
   21b84:	48 ec       	ldi	r20, 0xC8	; 200
   21b86:	52 e4       	ldi	r21, 0x42	; 66
   21b88:	bc 01       	movw	r22, r24
   21b8a:	cd 01       	movw	r24, r26
   21b8c:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   21b90:	dc 01       	movw	r26, r24
   21b92:	cb 01       	movw	r24, r22
   21b94:	4c 01       	movw	r8, r24
   21b96:	5d 01       	movw	r10, r26
   21b98:	ce 01       	movw	r24, r28
   21b9a:	87 5a       	subi	r24, 0xA7	; 167
   21b9c:	9f 4f       	sbci	r25, 0xFF	; 255
   21b9e:	fc 01       	movw	r30, r24
   21ba0:	80 81       	ld	r24, Z
   21ba2:	91 81       	ldd	r25, Z+1	; 0x01
   21ba4:	09 2e       	mov	r0, r25
   21ba6:	00 0c       	add	r0, r0
   21ba8:	aa 0b       	sbc	r26, r26
   21baa:	bb 0b       	sbc	r27, r27
   21bac:	bc 01       	movw	r22, r24
   21bae:	cd 01       	movw	r24, r26
   21bb0:	0f 94 40 28 	call	0x25080	; 0x25080 <__floatsisf>
   21bb4:	dc 01       	movw	r26, r24
   21bb6:	cb 01       	movw	r24, r22
   21bb8:	20 e0       	ldi	r18, 0x00	; 0
   21bba:	30 e0       	ldi	r19, 0x00	; 0
   21bbc:	48 ec       	ldi	r20, 0xC8	; 200
   21bbe:	52 e4       	ldi	r21, 0x42	; 66
   21bc0:	bc 01       	movw	r22, r24
   21bc2:	cd 01       	movw	r24, r26
   21bc4:	0f 94 6b 27 	call	0x24ed6	; 0x24ed6 <__divsf3>
   21bc8:	dc 01       	movw	r26, r24
   21bca:	cb 01       	movw	r24, r22
   21bcc:	6c 01       	movw	r12, r24
   21bce:	7d 01       	movw	r14, r26
   21bd0:	ce 01       	movw	r24, r28
   21bd2:	81 5a       	subi	r24, 0xA1	; 161
   21bd4:	9f 4f       	sbci	r25, 0xFF	; 255
   21bd6:	fc 01       	movw	r30, r24
   21bd8:	60 81       	ld	r22, Z
   21bda:	71 81       	ldd	r23, Z+1	; 0x01
   21bdc:	82 81       	ldd	r24, Z+2	; 0x02
   21bde:	93 81       	ldd	r25, Z+3	; 0x03
   21be0:	0f 94 0d 28 	call	0x2501a	; 0x2501a <__fixsfsi>
   21be4:	dc 01       	movw	r26, r24
   21be6:	cb 01       	movw	r24, r22
   21be8:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21bea:	42 2f       	mov	r20, r18
   21bec:	22 0f       	add	r18, r18
   21bee:	55 0b       	sbc	r21, r21
   21bf0:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21bf2:	3c 8d       	ldd	r19, Y+28	; 0x1c
   21bf4:	20 5d       	subi	r18, 0xD0	; 208
   21bf6:	34 4d       	sbci	r19, 0xD4	; 212
   21bf8:	6b 2d       	mov	r22, r11
   21bfa:	6f 93       	push	r22
   21bfc:	6a 2d       	mov	r22, r10
   21bfe:	6f 93       	push	r22
   21c00:	69 2d       	mov	r22, r9
   21c02:	6f 93       	push	r22
   21c04:	68 2d       	mov	r22, r8
   21c06:	6f 93       	push	r22
   21c08:	6f 2d       	mov	r22, r15
   21c0a:	6f 93       	push	r22
   21c0c:	6e 2d       	mov	r22, r14
   21c0e:	6f 93       	push	r22
   21c10:	6d 2d       	mov	r22, r13
   21c12:	6f 93       	push	r22
   21c14:	6c 2d       	mov	r22, r12
   21c16:	6f 93       	push	r22
   21c18:	6b 2f       	mov	r22, r27
   21c1a:	6f 93       	push	r22
   21c1c:	6a 2f       	mov	r22, r26
   21c1e:	6f 93       	push	r22
   21c20:	69 2f       	mov	r22, r25
   21c22:	6f 93       	push	r22
   21c24:	8f 93       	push	r24
   21c26:	85 2f       	mov	r24, r21
   21c28:	8f 93       	push	r24
   21c2a:	84 2f       	mov	r24, r20
   21c2c:	8f 93       	push	r24
   21c2e:	81 e1       	ldi	r24, 0x11	; 17
   21c30:	9c e3       	ldi	r25, 0x3C	; 60
   21c32:	89 2f       	mov	r24, r25
   21c34:	8f 93       	push	r24
   21c36:	81 e1       	ldi	r24, 0x11	; 17
   21c38:	9c e3       	ldi	r25, 0x3C	; 60
   21c3a:	8f 93       	push	r24
   21c3c:	1f 92       	push	r1
   21c3e:	80 e8       	ldi	r24, 0x80	; 128
   21c40:	8f 93       	push	r24
   21c42:	83 2f       	mov	r24, r19
   21c44:	8f 93       	push	r24
   21c46:	82 2f       	mov	r24, r18
   21c48:	8f 93       	push	r24
   21c4a:	0f 94 d4 34 	call	0x269a8	; 0x269a8 <snprintf_P>
   21c4e:	2d b7       	in	r18, 0x3d	; 61
   21c50:	3e b7       	in	r19, 0x3e	; 62
   21c52:	2c 5e       	subi	r18, 0xEC	; 236
   21c54:	3f 4f       	sbci	r19, 0xFF	; 255
   21c56:	cd bf       	out	0x3d, r28	; 61
   21c58:	de bf       	out	0x3e, r29	; 62
   21c5a:	9c 01       	movw	r18, r24
   21c5c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21c5e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21c60:	82 0f       	add	r24, r18
   21c62:	93 1f       	adc	r25, r19
   21c64:	8b 8f       	std	Y+27, r24	; 0x1b
   21c66:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   21c68:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   21c6a:	1a 8e       	std	Y+26, r1	; 0x1a
			}
			break;
   21c6c:	07 c0       	rjmp	.+14     	; 0x21c7c <task_main_aprs+0x13da>

			default:
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   21c6e:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   21c70:	1a 8e       	std	Y+26, r1	; 0x1a
   21c72:	05 c0       	rjmp	.+10     	; 0x21c7e <task_main_aprs+0x13dc>
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N2_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N2_CODE, l_course_deg, l_speed_kn);
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
			}
			break;
   21c74:	00 00       	nop
   21c76:	03 c0       	rjmp	.+6      	; 0x21c7e <task_main_aprs+0x13dc>
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_N3_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_N3_CODE, l_course_deg, l_speed_kn);
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
			}
			break;
   21c78:	00 00       	nop
   21c7a:	01 c0       	rjmp	.+2      	; 0x21c7e <task_main_aprs+0x13dc>
				len += snprintf_P(g_prepare_buf + len, sizeof(g_prepare_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
			}
			break;
   21c7c:	00 00       	nop
		}
	} while (false);

	/* Write back to the global variables */
	{
		flags = cpu_irq_save();
   21c7e:	0e 94 cc ca 	call	0x19598	; 0x19598 <cpu_irq_save>
   21c82:	8a a3       	std	Y+34, r24	; 0x22
		g_aprs_alert_last		= l_aprs_alert_last;
   21c84:	89 89       	ldd	r24, Y+17	; 0x11
   21c86:	80 93 32 26 	sts	0x2632, r24	; 0x802632 <g_aprs_alert_last>
   21c8a:	8a 89       	ldd	r24, Y+18	; 0x12
   21c8c:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <g_aprs_alert_last+0x1>
   21c90:	8b 89       	ldd	r24, Y+19	; 0x13
   21c92:	80 93 34 26 	sts	0x2634, r24	; 0x802634 <g_aprs_alert_last+0x2>
   21c96:	8c 89       	ldd	r24, Y+20	; 0x14
   21c98:	80 93 35 26 	sts	0x2635, r24	; 0x802635 <g_aprs_alert_last+0x3>
   21c9c:	8d 89       	ldd	r24, Y+21	; 0x15
   21c9e:	80 93 36 26 	sts	0x2636, r24	; 0x802636 <g_aprs_alert_last+0x4>
   21ca2:	8e 89       	ldd	r24, Y+22	; 0x16
   21ca4:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <g_aprs_alert_last+0x5>
   21ca8:	8f 89       	ldd	r24, Y+23	; 0x17
   21caa:	80 93 38 26 	sts	0x2638, r24	; 0x802638 <g_aprs_alert_last+0x6>
   21cae:	88 8d       	ldd	r24, Y+24	; 0x18
   21cb0:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state	= l_aprs_alert_fsm_state;
   21cb4:	89 8d       	ldd	r24, Y+25	; 0x19
   21cb6:	80 93 3a 26 	sts	0x263A, r24	; 0x80263a <g_aprs_alert_fsm_state>
		g_aprs_alert_reason		= l_aprs_alert_reason;
   21cba:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21cbc:	80 93 3b 26 	sts	0x263B, r24	; 0x80263b <g_aprs_alert_reason>
		cpu_irq_restore(flags);
   21cc0:	8a a1       	ldd	r24, Y+34	; 0x22
   21cc2:	0e 94 dc ca 	call	0x195b8	; 0x195b8 <cpu_irq_restore>
	}

	/* Message content ready */
	if (len) {
   21cc6:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21cc8:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21cca:	89 2b       	or	r24, r25
   21ccc:	79 f0       	breq	.+30     	; 0x21cec <task_main_aprs+0x144a>
		/* Transport APRS message to network */
		{
			aprs_message_begin();
   21cce:	0e 94 b1 ed 	call	0x1db62	; 0x1db62 <aprs_message_begin>

			/* Sending APRS information to the server */
			aprs_message_send(g_prepare_buf, len);
   21cd2:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21cd4:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21cd6:	bc 01       	movw	r22, r24
   21cd8:	80 e3       	ldi	r24, 0x30	; 48
   21cda:	9b e2       	ldi	r25, 0x2B	; 43
   21cdc:	0e 94 c7 ed 	call	0x1db8e	; 0x1db8e <aprs_message_send>

			aprs_message_end();
   21ce0:	0e 94 bc ed 	call	0x1db78	; 0x1db78 <aprs_message_end>
   21ce4:	03 c0       	rjmp	.+6      	; 0x21cec <task_main_aprs+0x144a>
	int							len						= 0;
	irqflags_t					flags;

	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if ((s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
		return;
   21ce6:	00 00       	nop
   21ce8:	01 c0       	rjmp	.+2      	; 0x21cec <task_main_aprs+0x144a>
		cpu_irq_restore(flags);
	}

	/* GNSS has to set the clock first */
	if (!l_boot_time_ts) {
		return;
   21cea:	00 00       	nop
			aprs_message_send(g_prepare_buf, len);

			aprs_message_end();
		}
	}
}
   21cec:	ca 59       	subi	r28, 0x9A	; 154
   21cee:	df 4f       	sbci	r29, 0xFF	; 255
   21cf0:	cd bf       	out	0x3d, r28	; 61
   21cf2:	de bf       	out	0x3e, r29	; 62
   21cf4:	df 91       	pop	r29
   21cf6:	cf 91       	pop	r28
   21cf8:	1f 91       	pop	r17
   21cfa:	0f 91       	pop	r16
   21cfc:	ff 90       	pop	r15
   21cfe:	ef 90       	pop	r14
   21d00:	df 90       	pop	r13
   21d02:	cf 90       	pop	r12
   21d04:	bf 90       	pop	r11
   21d06:	af 90       	pop	r10
   21d08:	9f 90       	pop	r9
   21d0a:	8f 90       	pop	r8
   21d0c:	7f 90       	pop	r7
   21d0e:	6f 90       	pop	r6
   21d10:	5f 90       	pop	r5
   21d12:	4f 90       	pop	r4
   21d14:	3f 90       	pop	r3
   21d16:	2f 90       	pop	r2
   21d18:	08 95       	ret

00021d1a <task>:

static void task(void)
{
   21d1a:	cf 93       	push	r28
   21d1c:	df 93       	push	r29
   21d1e:	00 d0       	rcall	.+0      	; 0x21d20 <task+0x6>
   21d20:	1f 92       	push	r1
   21d22:	cd b7       	in	r28, 0x3d	; 61
   21d24:	de b7       	in	r29, 0x3e	; 62
	if (g_workmode == WORKMODE_RUN) {
   21d26:	80 91 69 26 	lds	r24, 0x2669	; 0x802669 <g_workmode>
   21d2a:	82 30       	cpi	r24, 0x02	; 2
   21d2c:	c1 f5       	brne	.+112    	; 0x21d9e <task+0x84>
		uint32_t now = tcc1_get_time();
   21d2e:	0e 94 26 f7 	call	0x1ee4c	; 0x1ee4c <tcc1_get_time>
   21d32:	dc 01       	movw	r26, r24
   21d34:	cb 01       	movw	r24, r22
   21d36:	89 83       	std	Y+1, r24	; 0x01
   21d38:	9a 83       	std	Y+2, r25	; 0x02
   21d3a:	ab 83       	std	Y+3, r26	; 0x03
   21d3c:	bc 83       	std	Y+4, r27	; 0x04

		/* TASK when woken up and all ISRs are done */
		/* note: ADC and DAC are handled by the scheduler */
		task_serial(now);									// Handle serial communication with the SIM808
   21d3e:	89 81       	ldd	r24, Y+1	; 0x01
   21d40:	9a 81       	ldd	r25, Y+2	; 0x02
   21d42:	ab 81       	ldd	r26, Y+3	; 0x03
   21d44:	bc 81       	ldd	r27, Y+4	; 0x04
   21d46:	bc 01       	movw	r22, r24
   21d48:	cd 01       	movw	r24, r26
   21d4a:	0e 94 9d 3c 	call	0x793a	; 0x793a <task_serial>
		task_twi(now);										// Handle (TWI1 and) TWI2 communications
   21d4e:	89 81       	ldd	r24, Y+1	; 0x01
   21d50:	9a 81       	ldd	r25, Y+2	; 0x02
   21d52:	ab 81       	ldd	r26, Y+3	; 0x03
   21d54:	bc 81       	ldd	r27, Y+4	; 0x04
   21d56:	bc 01       	movw	r22, r24
   21d58:	cd 01       	movw	r24, r26
   21d5a:	0e 94 8a a5 	call	0x14b14	; 0x14b14 <task_twi>
		task_usb(now);										// Handling the USB connection
   21d5e:	89 81       	ldd	r24, Y+1	; 0x01
   21d60:	9a 81       	ldd	r25, Y+2	; 0x02
   21d62:	ab 81       	ldd	r26, Y+3	; 0x03
   21d64:	bc 81       	ldd	r27, Y+4	; 0x04
   21d66:	bc 01       	movw	r22, r24
   21d68:	cd 01       	movw	r24, r26
   21d6a:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <task_usb>
		task_main_pll(now);									// Handling the 1PPS PLL system
   21d6e:	89 81       	ldd	r24, Y+1	; 0x01
   21d70:	9a 81       	ldd	r25, Y+2	; 0x02
   21d72:	ab 81       	ldd	r26, Y+3	; 0x03
   21d74:	bc 81       	ldd	r27, Y+4	; 0x04
   21d76:	bc 01       	movw	r22, r24
   21d78:	cd 01       	movw	r24, r26
   21d7a:	0f 94 51 01 	call	0x202a2	; 0x202a2 <task_main_pll>
		task_env_calc(now);									// Environment simulation calculations
   21d7e:	89 81       	ldd	r24, Y+1	; 0x01
   21d80:	9a 81       	ldd	r25, Y+2	; 0x02
   21d82:	ab 81       	ldd	r26, Y+3	; 0x03
   21d84:	bc 81       	ldd	r27, Y+4	; 0x04
   21d86:	bc 01       	movw	r22, r24
   21d88:	cd 01       	movw	r24, r26
   21d8a:	0f 94 6e 02 	call	0x204dc	; 0x204dc <task_env_calc>
		task_main_aprs(now);								// Handling the APRS alerts
   21d8e:	89 81       	ldd	r24, Y+1	; 0x01
   21d90:	9a 81       	ldd	r25, Y+2	; 0x02
   21d92:	ab 81       	ldd	r26, Y+3	; 0x03
   21d94:	bc 81       	ldd	r27, Y+4	; 0x04
   21d96:	bc 01       	movw	r22, r24
   21d98:	cd 01       	movw	r24, r26
   21d9a:	0f 94 51 04 	call	0x208a2	; 0x208a2 <task_main_aprs>
	}
}
   21d9e:	00 00       	nop
   21da0:	24 96       	adiw	r28, 0x04	; 4
   21da2:	cd bf       	out	0x3d, r28	; 61
   21da4:	de bf       	out	0x3e, r29	; 62
   21da6:	df 91       	pop	r29
   21da8:	cf 91       	pop	r28
   21daa:	08 95       	ret

00021dac <main>:


int main(void)
{
   21dac:	cf 93       	push	r28
   21dae:	df 93       	push	r29
   21db0:	1f 92       	push	r1
   21db2:	cd b7       	in	r28, 0x3d	; 61
   21db4:	de b7       	in	r29, 0x3e	; 62
	uint8_t retcode = 0;
   21db6:	19 82       	std	Y+1, r1	; 0x01

	/* Init the IOPORT */
	ioport_init();
   21db8:	0e 94 15 d3 	call	0x1a62a	; 0x1a62a <ioport_init>

	/* Init the FIFO buffers */
	fifo_init(&g_fifo_sched_desc, g_fifo_sched_buffer, FIFO_SCHED_BUFFER_LENGTH);
   21dbc:	40 e2       	ldi	r20, 0x20	; 32
   21dbe:	6d e9       	ldi	r22, 0x9D	; 157
   21dc0:	79 e2       	ldi	r23, 0x29	; 41
   21dc2:	81 ed       	ldi	r24, 0xD1	; 209
   21dc4:	91 e3       	ldi	r25, 0x31	; 49
   21dc6:	0e 94 f0 4c 	call	0x99e0	; 0x99e0 <fifo_init>

	/* Init of interrupt system */
	g_workmode = WORKMODE_INIT;
   21dca:	81 e0       	ldi	r24, 0x01	; 1
   21dcc:	80 93 69 26 	sts	0x2669, r24	; 0x802669 <g_workmode>
	irq_initialize_vectors();
   21dd0:	80 ea       	ldi	r24, 0xA0	; 160
   21dd2:	90 e0       	ldi	r25, 0x00	; 0
   21dd4:	27 e0       	ldi	r18, 0x07	; 7
   21dd6:	fc 01       	movw	r30, r24
   21dd8:	22 83       	std	Z+2, r18	; 0x02
	pmic_init();
   21dda:	0e 94 38 d0 	call	0x1a070	; 0x1a070 <pmic_init>
	pmic_set_scheduling(PMIC_SCH_FIXED_PRIORITY);
   21dde:	80 e0       	ldi	r24, 0x00	; 0
   21de0:	0e 94 45 d0 	call	0x1a08a	; 0x1a08a <pmic_set_scheduling>

	sysclk_init();		// Clock configuration set-up

	sleepmgr_init();	// Unlocks all sleep mode levels
   21de4:	04 d3       	rcall	.+1544   	; 0x223ee <sysclk_init>
   21de6:	0e 94 3c cb 	call	0x19678	; 0x19678 <sleepmgr_init>

	rtc_init();
   21dea:	0e 94 8e 52 	call	0xa51c	; 0xa51c <rtc_init>
	rtc_start();
   21dee:	0e 94 18 f8 	call	0x1f030	; 0x1f030 <rtc_start>

	init_globals();
   21df2:	0e 94 50 d4 	call	0x1a8a0	; 0x1a8a0 <init_globals>

	interrupt_init();	// Port interrupts
   21df6:	0e 94 ff f3 	call	0x1e7fe	; 0x1e7fe <interrupt_init>
	evsys_init();		// Event system
   21dfa:	0e 94 93 f5 	call	0x1eb26	; 0x1eb26 <evsys_init>
	tc_init();			// Timers
   21dfe:	0e 94 cc f5 	call	0x1eb98	; 0x1eb98 <tc_init>
	serial_init();		// Set up serial connection to the SIM808
   21e02:	0e 94 e2 2b 	call	0x57c4	; 0x57c4 <serial_init>
	if (g_adc_enabled) {
   21e06:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   21e0a:	88 23       	and	r24, r24
		adc_init();		// ADC
   21e0c:	11 f0       	breq	.+4      	; 0x21e12 <main+0x66>
   21e0e:	0e 94 3d f8 	call	0x1f07a	; 0x1f07a <adc_init>
	}
	if (g_dac_enabled) {
   21e12:	80 91 b6 25 	lds	r24, 0x25B6	; 0x8025b6 <g_dac_enabled>
   21e16:	88 23       	and	r24, r24
		dac_init();		// DAC
   21e18:	11 f0       	breq	.+4      	; 0x21e1e <main+0x72>
   21e1a:	0e 94 25 fc 	call	0x1f84a	; 0x1f84a <dac_init>
	}
	twi_init();			// I2C / TWI
   21e1e:	0e 94 15 7b 	call	0xf62a	; 0xf62a <twi_init>

	board_init();		// Activates all in/out pins not already handled above - transitions from Z to dedicated states
   21e22:	0e 94 a5 a5 	call	0x14b4a	; 0x14b4a <board_init>

	nvm_init(INT_FLASH);
   21e26:	80 e0       	ldi	r24, 0x00	; 0
   21e28:	0e 94 37 49 	call	0x926e	; 0x926e <nvm_init>

	/* All interrupt sources & PMIC are prepared until here - IRQ activation follows */
	cpu_irq_enable();

	/* Start of sub-modules */
	tc_start();			// All clocks and PWM timers start here
   21e2c:	78 94       	sei
   21e2e:	0e 94 51 f6 	call	0x1eca2	; 0x1eca2 <tc_start>
	if (g_dac_enabled) {
   21e32:	80 91 b6 25 	lds	r24, 0x25B6	; 0x8025b6 <g_dac_enabled>
   21e36:	88 23       	and	r24, r24
		dac_start();	// Start DA convertions
   21e38:	11 f0       	breq	.+4      	; 0x21e3e <main+0x92>
   21e3a:	0e 94 d6 fc 	call	0x1f9ac	; 0x1f9ac <dac_start>
	}
	if (g_adc_enabled) {
   21e3e:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   21e42:	88 23       	and	r24, r24
		adc_start();	// Start AD convertions
   21e44:	11 f0       	breq	.+4      	; 0x21e4a <main+0x9e>
   21e46:	0e 94 b0 f9 	call	0x1f360	; 0x1f360 <adc_start>
	}

	/* Init of USB system */
	usb_init();			// USB device stack start function to enable stack and start USB
   21e4a:	0e 94 ac 3e 	call	0x7d58	; 0x7d58 <usb_init>

	/* Start TWI channels */
	twi_start();		// Start TWI
   21e4e:	0e 94 31 7b 	call	0xf662	; 0xf662 <twi_start>

	/* Start serial1 */
	serial_start();		// Start communication with the SIM808 */
   21e52:	0e 94 5a 2c 	call	0x58b4	; 0x58b4 <serial_start>

	/* Calibration of TWI1 devices */
	calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
   21e56:	84 e0       	ldi	r24, 0x04	; 4
   21e58:	0e 94 6d e0 	call	0x1c0da	; 0x1c0da <calibration_mode>
	calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
   21e5c:	83 e0       	ldi	r24, 0x03	; 3
   21e5e:	0e 94 6d e0 	call	0x1c0da	; 0x1c0da <calibration_mode>

	/* Show help page of command set */
	printHelp();
   21e62:	0e 94 b7 53 	call	0xa76e	; 0xa76e <printHelp>

	/* Establish GPRS connection */
	if (g_gsm_enable) {
   21e66:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_gsm_enable>
   21e6a:	88 23       	and	r24, r24
		serial_gprs_establish();
   21e6c:	11 f0       	breq	.+4      	; 0x21e72 <main+0xc6>
   21e6e:	0e 94 35 36 	call	0x6c6a	; 0x6c6a <serial_gprs_establish>
	}

	/* LED green */
	twi2_set_leds(0x02);
   21e72:	82 e0       	ldi	r24, 0x02	; 2
   21e74:	0e 94 8b 66 	call	0xcd16	; 0xcd16 <twi2_set_leds>

	/* The application code */
	g_twi2_lcd_repaint = true;
   21e78:	81 e0       	ldi	r24, 0x01	; 1
   21e7a:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <g_twi2_lcd_repaint>
	g_workmode = WORKMODE_RUN;
   21e7e:	82 e0       	ldi	r24, 0x02	; 2
    while (g_workmode) {
		/* Process all user space tasks */
		task();
   21e80:	80 93 69 26 	sts	0x2669, r24	; 0x802669 <g_workmode>

		/* Work on the pushed back jobs */
		yield_ms(0);
   21e84:	05 c0       	rjmp	.+10     	; 0x21e90 <main+0xe4>
   21e86:	49 df       	rcall	.-366    	; 0x21d1a <task>
   21e88:	80 e0       	ldi	r24, 0x00	; 0
   21e8a:	90 e0       	ldi	r25, 0x00	; 0
	twi2_set_leds(0x02);

	/* The application code */
	g_twi2_lcd_repaint = true;
	g_workmode = WORKMODE_RUN;
    while (g_workmode) {
   21e8c:	0e 94 bb f3 	call	0x1e776	; 0x1e776 <yield_ms>
   21e90:	80 91 69 26 	lds	r24, 0x2669	; 0x802669 <g_workmode>
		/* Work on the pushed back jobs */
		yield_ms(0);
    }

	/* LED off */
	twi2_set_leds(0x00);
   21e94:	88 23       	and	r24, r24
   21e96:	b9 f7       	brne	.-18     	; 0x21e86 <main+0xda>
   21e98:	80 e0       	ldi	r24, 0x00	; 0

	cpu_irq_disable();
   21e9a:	0e 94 8b 66 	call	0xcd16	; 0xcd16 <twi2_set_leds>
	sleepmgr_enter_sleep();
   21e9e:	f8 94       	cli

	return retcode;
   21ea0:	0e 94 78 cb 	call	0x196f0	; 0x196f0 <sleepmgr_enter_sleep>
   21ea4:	89 81       	ldd	r24, Y+1	; 0x01
}
   21ea6:	88 2f       	mov	r24, r24
   21ea8:	90 e0       	ldi	r25, 0x00	; 0
   21eaa:	0f 90       	pop	r0
   21eac:	df 91       	pop	r29
   21eae:	cf 91       	pop	r28
   21eb0:	08 95       	ret

00021eb2 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   21eb2:	cf 93       	push	r28
   21eb4:	df 93       	push	r29
   21eb6:	1f 92       	push	r1
   21eb8:	cd b7       	in	r28, 0x3d	; 61
   21eba:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   21ebc:	8f e3       	ldi	r24, 0x3F	; 63
   21ebe:	90 e0       	ldi	r25, 0x00	; 0
   21ec0:	fc 01       	movw	r30, r24
   21ec2:	80 81       	ld	r24, Z
   21ec4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   21ec6:	f8 94       	cli
	return flags;
   21ec8:	89 81       	ldd	r24, Y+1	; 0x01
}
   21eca:	0f 90       	pop	r0
   21ecc:	df 91       	pop	r29
   21ece:	cf 91       	pop	r28
   21ed0:	08 95       	ret

00021ed2 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   21ed2:	cf 93       	push	r28
   21ed4:	df 93       	push	r29
   21ed6:	1f 92       	push	r1
   21ed8:	cd b7       	in	r28, 0x3d	; 61
   21eda:	de b7       	in	r29, 0x3e	; 62
   21edc:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   21ede:	8f e3       	ldi	r24, 0x3F	; 63
   21ee0:	90 e0       	ldi	r25, 0x00	; 0
   21ee2:	29 81       	ldd	r18, Y+1	; 0x01
   21ee4:	fc 01       	movw	r30, r24
   21ee6:	20 83       	st	Z, r18
}
   21ee8:	00 00       	nop
   21eea:	0f 90       	pop	r0
   21eec:	df 91       	pop	r29
   21eee:	cf 91       	pop	r28
   21ef0:	08 95       	ret

00021ef2 <osc_enable_internal>:
 * \brief Enable internal oscillator \a id
 *
 * Do not call this function directly. Use osc_enable() instead.
 */
static inline void osc_enable_internal(uint8_t id)
{
   21ef2:	cf 93       	push	r28
   21ef4:	df 93       	push	r29
   21ef6:	1f 92       	push	r1
   21ef8:	1f 92       	push	r1
   21efa:	cd b7       	in	r28, 0x3d	; 61
   21efc:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   21efe:	8a 83       	std	Y+2, r24	; 0x02
   21f00:	d8 df       	rcall	.-80     	; 0x21eb2 <cpu_irq_save>
	OSC.CTRL |= id;
   21f02:	89 83       	std	Y+1, r24	; 0x01
   21f04:	80 e5       	ldi	r24, 0x50	; 80
   21f06:	90 e0       	ldi	r25, 0x00	; 0
   21f08:	20 e5       	ldi	r18, 0x50	; 80
   21f0a:	30 e0       	ldi	r19, 0x00	; 0
   21f0c:	f9 01       	movw	r30, r18
   21f0e:	30 81       	ld	r19, Z
   21f10:	2a 81       	ldd	r18, Y+2	; 0x02
   21f12:	23 2b       	or	r18, r19
#if (XMEGA_E && CONFIG_SYSCLK_RC8MHZ_LPM)
	if(id == OSC_ID_RC8MHZ) {
		OSC.CTRL |= OSC_RC8MLPM_bm;
	}
#endif
	cpu_irq_restore(flags);
   21f14:	fc 01       	movw	r30, r24
   21f16:	20 83       	st	Z, r18
}
   21f18:	89 81       	ldd	r24, Y+1	; 0x01
   21f1a:	db df       	rcall	.-74     	; 0x21ed2 <cpu_irq_restore>
   21f1c:	00 00       	nop
   21f1e:	0f 90       	pop	r0
   21f20:	0f 90       	pop	r0
   21f22:	df 91       	pop	r29
   21f24:	cf 91       	pop	r28
   21f26:	08 95       	ret

00021f28 <osc_enable_external>:
 * Do not call this function directly. Use osc_enable() instead. Also
 * note that this function is only available if the board actually has
 * an external oscillator crystal.
 */
static inline void osc_enable_external(uint8_t id)
{
   21f28:	cf 93       	push	r28
   21f2a:	df 93       	push	r29
   21f2c:	1f 92       	push	r1
   21f2e:	1f 92       	push	r1
   21f30:	cd b7       	in	r28, 0x3d	; 61
   21f32:	de b7       	in	r29, 0x3e	; 62
   21f34:	8a 83       	std	Y+2, r24	; 0x02

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
   21f36:	80 e5       	ldi	r24, 0x50	; 80
   21f38:	90 e0       	ldi	r25, 0x00	; 0
   21f3a:	fc 01       	movw	r30, r24
#else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
   21f3c:	12 82       	std	Z+2, r1	; 0x02
   21f3e:	b9 df       	rcall	.-142    	; 0x21eb2 <cpu_irq_save>
	OSC.CTRL |= id;
   21f40:	89 83       	std	Y+1, r24	; 0x01
   21f42:	80 e5       	ldi	r24, 0x50	; 80
   21f44:	90 e0       	ldi	r25, 0x00	; 0
   21f46:	20 e5       	ldi	r18, 0x50	; 80
   21f48:	30 e0       	ldi	r19, 0x00	; 0
   21f4a:	f9 01       	movw	r30, r18
   21f4c:	30 81       	ld	r19, Z
   21f4e:	2a 81       	ldd	r18, Y+2	; 0x02
   21f50:	23 2b       	or	r18, r19
	cpu_irq_restore(flags);
   21f52:	fc 01       	movw	r30, r24
   21f54:	20 83       	st	Z, r18
}
   21f56:	89 81       	ldd	r24, Y+1	; 0x01
   21f58:	bc df       	rcall	.-136    	; 0x21ed2 <cpu_irq_restore>
   21f5a:	00 00       	nop
   21f5c:	0f 90       	pop	r0
   21f5e:	0f 90       	pop	r0
   21f60:	df 91       	pop	r29
   21f62:	cf 91       	pop	r28
   21f64:	08 95       	ret

00021f66 <osc_disable>:
	Assert(false); // No external oscillator on the selected board
}
#endif

static inline void osc_disable(uint8_t id)
{
   21f66:	cf 93       	push	r28
   21f68:	df 93       	push	r29
   21f6a:	1f 92       	push	r1
   21f6c:	1f 92       	push	r1
   21f6e:	cd b7       	in	r28, 0x3d	; 61
   21f70:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   21f72:	8a 83       	std	Y+2, r24	; 0x02
   21f74:	9e df       	rcall	.-196    	; 0x21eb2 <cpu_irq_save>
	OSC.CTRL &= ~id;
   21f76:	89 83       	std	Y+1, r24	; 0x01
   21f78:	80 e5       	ldi	r24, 0x50	; 80
   21f7a:	90 e0       	ldi	r25, 0x00	; 0
   21f7c:	20 e5       	ldi	r18, 0x50	; 80
   21f7e:	30 e0       	ldi	r19, 0x00	; 0
   21f80:	f9 01       	movw	r30, r18
   21f82:	20 81       	ld	r18, Z
   21f84:	32 2f       	mov	r19, r18
   21f86:	2a 81       	ldd	r18, Y+2	; 0x02
   21f88:	20 95       	com	r18
   21f8a:	23 23       	and	r18, r19
	cpu_irq_restore(flags);
   21f8c:	fc 01       	movw	r30, r24
   21f8e:	20 83       	st	Z, r18
}
   21f90:	89 81       	ldd	r24, Y+1	; 0x01
   21f92:	9f df       	rcall	.-194    	; 0x21ed2 <cpu_irq_restore>
   21f94:	00 00       	nop
   21f96:	0f 90       	pop	r0
   21f98:	0f 90       	pop	r0
   21f9a:	df 91       	pop	r29
   21f9c:	cf 91       	pop	r28
   21f9e:	08 95       	ret

00021fa0 <osc_enable>:

static inline void osc_enable(uint8_t id)
{
   21fa0:	cf 93       	push	r28
   21fa2:	df 93       	push	r29
   21fa4:	1f 92       	push	r1
   21fa6:	cd b7       	in	r28, 0x3d	; 61
   21fa8:	de b7       	in	r29, 0x3e	; 62
   21faa:	89 83       	std	Y+1, r24	; 0x01
	if (id != OSC_ID_XOSC) {
   21fac:	89 81       	ldd	r24, Y+1	; 0x01
   21fae:	88 30       	cpi	r24, 0x08	; 8
   21fb0:	19 f0       	breq	.+6      	; 0x21fb8 <osc_enable+0x18>
		osc_enable_internal(id);
   21fb2:	89 81       	ldd	r24, Y+1	; 0x01
   21fb4:	9e df       	rcall	.-196    	; 0x21ef2 <osc_enable_internal>
	} else {
		osc_enable_external(id);
   21fb6:	02 c0       	rjmp	.+4      	; 0x21fbc <osc_enable+0x1c>
   21fb8:	89 81       	ldd	r24, Y+1	; 0x01
	}
}
   21fba:	b6 df       	rcall	.-148    	; 0x21f28 <osc_enable_external>
   21fbc:	00 00       	nop
   21fbe:	0f 90       	pop	r0
   21fc0:	df 91       	pop	r29
   21fc2:	cf 91       	pop	r28
   21fc4:	08 95       	ret

00021fc6 <osc_is_ready>:

static inline bool osc_is_ready(uint8_t id)
{
   21fc6:	cf 93       	push	r28
   21fc8:	df 93       	push	r29
   21fca:	1f 92       	push	r1
   21fcc:	cd b7       	in	r28, 0x3d	; 61
   21fce:	de b7       	in	r29, 0x3e	; 62
   21fd0:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
   21fd2:	80 e5       	ldi	r24, 0x50	; 80
   21fd4:	90 e0       	ldi	r25, 0x00	; 0
   21fd6:	fc 01       	movw	r30, r24
   21fd8:	91 81       	ldd	r25, Z+1	; 0x01
   21fda:	89 81       	ldd	r24, Y+1	; 0x01
   21fdc:	98 23       	and	r25, r24
   21fde:	81 e0       	ldi	r24, 0x01	; 1
   21fe0:	99 23       	and	r25, r25
   21fe2:	09 f4       	brne	.+2      	; 0x21fe6 <osc_is_ready+0x20>
   21fe4:	80 e0       	ldi	r24, 0x00	; 0
}
   21fe6:	0f 90       	pop	r0
   21fe8:	df 91       	pop	r29
   21fea:	cf 91       	pop	r28
   21fec:	08 95       	ret

00021fee <osc_enable_autocalibration>:
 * \arg \c OSC_ID_RC32KHZ or \c OSC_ID_XOSC for internal or external 32 kHz
 * reference, respectively.
 * \arg \c OSC_ID_USBSOF for 32 MHz only when USB is available and running.
 */
static inline void osc_enable_autocalibration(uint8_t id, uint8_t ref_id)
{
   21fee:	cf 93       	push	r28
   21ff0:	df 93       	push	r29
   21ff2:	00 d0       	rcall	.+0      	; 0x21ff4 <osc_enable_autocalibration+0x6>
   21ff4:	cd b7       	in	r28, 0x3d	; 61
   21ff6:	de b7       	in	r29, 0x3e	; 62
   21ff8:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	flags = cpu_irq_save();
   21ffa:	6b 83       	std	Y+3, r22	; 0x03
   21ffc:	5a df       	rcall	.-332    	; 0x21eb2 <cpu_irq_save>
	switch (id) {
   21ffe:	89 83       	std	Y+1, r24	; 0x01
   22000:	8a 81       	ldd	r24, Y+2	; 0x02
   22002:	88 2f       	mov	r24, r24
   22004:	90 e0       	ldi	r25, 0x00	; 0
   22006:	81 30       	cpi	r24, 0x01	; 1
   22008:	91 05       	cpc	r25, r1
   2200a:	19 f0       	breq	.+6      	; 0x22012 <osc_enable_autocalibration+0x24>
   2200c:	02 97       	sbiw	r24, 0x02	; 2
		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
		break;

	default:
		Assert(false);
		break;
   2200e:	19 f1       	breq	.+70     	; 0x22056 <osc_enable_autocalibration+0x68>
	flags = cpu_irq_save();
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		Assert((ref_id == OSC_ID_RC32KHZ) || (ref_id == OSC_ID_XOSC));
		if (ref_id == OSC_ID_XOSC) {
   22010:	66 c0       	rjmp	.+204    	; 0x220de <osc_enable_autocalibration+0xf0>
   22012:	8b 81       	ldd	r24, Y+3	; 0x03
			osc_enable(OSC_ID_RC32KHZ);
   22014:	88 30       	cpi	r24, 0x08	; 8
   22016:	61 f4       	brne	.+24     	; 0x22030 <osc_enable_autocalibration+0x42>
			OSC.DFLLCTRL |= OSC_RC2MCREF_bm;
   22018:	84 e0       	ldi	r24, 0x04	; 4
   2201a:	c2 df       	rcall	.-124    	; 0x21fa0 <osc_enable>
   2201c:	80 e5       	ldi	r24, 0x50	; 80
   2201e:	90 e0       	ldi	r25, 0x00	; 0
   22020:	20 e5       	ldi	r18, 0x50	; 80
   22022:	30 e0       	ldi	r19, 0x00	; 0
   22024:	f9 01       	movw	r30, r18
   22026:	26 81       	ldd	r18, Z+6	; 0x06
   22028:	21 60       	ori	r18, 0x01	; 1
   2202a:	fc 01       	movw	r30, r24
		} else {
			OSC.DFLLCTRL &= ~(OSC_RC2MCREF_bm);
   2202c:	26 83       	std	Z+6, r18	; 0x06
   2202e:	09 c0       	rjmp	.+18     	; 0x22042 <osc_enable_autocalibration+0x54>
   22030:	80 e5       	ldi	r24, 0x50	; 80
   22032:	90 e0       	ldi	r25, 0x00	; 0
   22034:	20 e5       	ldi	r18, 0x50	; 80
   22036:	30 e0       	ldi	r19, 0x00	; 0
   22038:	f9 01       	movw	r30, r18
   2203a:	26 81       	ldd	r18, Z+6	; 0x06
   2203c:	2e 7f       	andi	r18, 0xFE	; 254
		}
		DFLLRC2M.CTRL |= DFLL_ENABLE_bm;
   2203e:	fc 01       	movw	r30, r24
   22040:	26 83       	std	Z+6, r18	; 0x06
   22042:	88 e6       	ldi	r24, 0x68	; 104
   22044:	90 e0       	ldi	r25, 0x00	; 0
   22046:	28 e6       	ldi	r18, 0x68	; 104
   22048:	30 e0       	ldi	r19, 0x00	; 0
   2204a:	f9 01       	movw	r30, r18
   2204c:	20 81       	ld	r18, Z
   2204e:	21 60       	ori	r18, 0x01	; 1
#endif
		break;
   22050:	fc 01       	movw	r30, r24
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
   22052:	20 83       	st	Z, r18
   22054:	44 c0       	rjmp	.+136    	; 0x220de <osc_enable_autocalibration+0xf0>
   22056:	80 e5       	ldi	r24, 0x50	; 80
   22058:	90 e0       	ldi	r25, 0x00	; 0
   2205a:	20 e5       	ldi	r18, 0x50	; 80
   2205c:	30 e0       	ldi	r19, 0x00	; 0
   2205e:	f9 01       	movw	r30, r18
   22060:	26 81       	ldd	r18, Z+6	; 0x06
   22062:	29 7f       	andi	r18, 0xF9	; 249

		if (ref_id == OSC_ID_XOSC) {
   22064:	fc 01       	movw	r30, r24
   22066:	26 83       	std	Z+6, r18	; 0x06
			osc_enable(OSC_ID_RC32KHZ);
   22068:	8b 81       	ldd	r24, Y+3	; 0x03
   2206a:	88 30       	cpi	r24, 0x08	; 8
   2206c:	61 f4       	brne	.+24     	; 0x22086 <osc_enable_autocalibration+0x98>
			OSC.DFLLCTRL |= OSC_RC32MCREF_XOSC32K_gc;
   2206e:	84 e0       	ldi	r24, 0x04	; 4
   22070:	97 df       	rcall	.-210    	; 0x21fa0 <osc_enable>
   22072:	80 e5       	ldi	r24, 0x50	; 80
   22074:	90 e0       	ldi	r25, 0x00	; 0
   22076:	20 e5       	ldi	r18, 0x50	; 80
   22078:	30 e0       	ldi	r19, 0x00	; 0
   2207a:	f9 01       	movw	r30, r18
   2207c:	26 81       	ldd	r18, Z+6	; 0x06
   2207e:	22 60       	ori	r18, 0x02	; 2
   22080:	fc 01       	movw	r30, r24
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
   22082:	26 83       	std	Z+6, r18	; 0x06
   22084:	22 c0       	rjmp	.+68     	; 0x220ca <osc_enable_autocalibration+0xdc>
   22086:	8b 81       	ldd	r24, Y+3	; 0x03
			OSC.DFLLCTRL |= OSC_RC32MCREF_RC32K_gc;
   22088:	84 30       	cpi	r24, 0x04	; 4
   2208a:	49 f4       	brne	.+18     	; 0x2209e <osc_enable_autocalibration+0xb0>
   2208c:	80 e5       	ldi	r24, 0x50	; 80
   2208e:	90 e0       	ldi	r25, 0x00	; 0
   22090:	20 e5       	ldi	r18, 0x50	; 80
   22092:	30 e0       	ldi	r19, 0x00	; 0
   22094:	f9 01       	movw	r30, r18
   22096:	26 81       	ldd	r18, Z+6	; 0x06
   22098:	fc 01       	movw	r30, r24
		}
# if !XMEGA_E
		else if (ref_id == OSC_ID_USBSOF) {
   2209a:	26 83       	std	Z+6, r18	; 0x06
   2209c:	16 c0       	rjmp	.+44     	; 0x220ca <osc_enable_autocalibration+0xdc>
   2209e:	8b 81       	ldd	r24, Y+3	; 0x03
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
   220a0:	8f 3f       	cpi	r24, 0xFF	; 255
   220a2:	99 f4       	brne	.+38     	; 0x220ca <osc_enable_autocalibration+0xdc>
   220a4:	80 e6       	ldi	r24, 0x60	; 96
   220a6:	90 e0       	ldi	r25, 0x00	; 0
   220a8:	20 e8       	ldi	r18, 0x80	; 128
			DFLLRC32M.COMP2 = 0xBB;
   220aa:	fc 01       	movw	r30, r24
   220ac:	25 83       	std	Z+5, r18	; 0x05
   220ae:	80 e6       	ldi	r24, 0x60	; 96
   220b0:	90 e0       	ldi	r25, 0x00	; 0
   220b2:	2b eb       	ldi	r18, 0xBB	; 187
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
   220b4:	fc 01       	movw	r30, r24
   220b6:	26 83       	std	Z+6, r18	; 0x06
   220b8:	80 e5       	ldi	r24, 0x50	; 80
   220ba:	90 e0       	ldi	r25, 0x00	; 0
   220bc:	20 e5       	ldi	r18, 0x50	; 80
   220be:	30 e0       	ldi	r19, 0x00	; 0
   220c0:	f9 01       	movw	r30, r18
   220c2:	26 81       	ldd	r18, Z+6	; 0x06
   220c4:	24 60       	ori	r18, 0x04	; 4
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
   220c6:	fc 01       	movw	r30, r24
   220c8:	26 83       	std	Z+6, r18	; 0x06
   220ca:	80 e6       	ldi	r24, 0x60	; 96
   220cc:	90 e0       	ldi	r25, 0x00	; 0
   220ce:	20 e6       	ldi	r18, 0x60	; 96
   220d0:	30 e0       	ldi	r19, 0x00	; 0
   220d2:	f9 01       	movw	r30, r18
   220d4:	20 81       	ld	r18, Z
		break;
   220d6:	21 60       	ori	r18, 0x01	; 1

	default:
		Assert(false);
		break;
	}
	cpu_irq_restore(flags);
   220d8:	fc 01       	movw	r30, r24
   220da:	20 83       	st	Z, r18
   220dc:	00 00       	nop
}
   220de:	89 81       	ldd	r24, Y+1	; 0x01
   220e0:	f8 de       	rcall	.-528    	; 0x21ed2 <cpu_irq_restore>
   220e2:	00 00       	nop
   220e4:	23 96       	adiw	r28, 0x03	; 3
   220e6:	cd bf       	out	0x3d, r28	; 61
   220e8:	de bf       	out	0x3e, r29	; 62
   220ea:	df 91       	pop	r29
   220ec:	cf 91       	pop	r28
   220ee:	08 95       	ret

000220f0 <osc_user_calibration>:
 * \arg \c OSC_ID_RC2MHZ or \c OSC_ID_RC32MHZ.
 * \param calib The specific calibration value required:
 *
 */
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
   220f0:	cf 93       	push	r28
   220f2:	df 93       	push	r29
   220f4:	00 d0       	rcall	.+0      	; 0x220f6 <osc_user_calibration+0x6>
   220f6:	cd b7       	in	r28, 0x3d	; 61
   220f8:	de b7       	in	r29, 0x3e	; 62
   220fa:	89 83       	std	Y+1, r24	; 0x01
   220fc:	6a 83       	std	Y+2, r22	; 0x02
   220fe:	7b 83       	std	Y+3, r23	; 0x03
	switch (id) {
   22100:	89 81       	ldd	r24, Y+1	; 0x01
   22102:	88 2f       	mov	r24, r24
   22104:	90 e0       	ldi	r25, 0x00	; 0
   22106:	81 30       	cpi	r24, 0x01	; 1
   22108:	91 05       	cpc	r25, r1
   2210a:	19 f0       	breq	.+6      	; 0x22112 <osc_user_calibration+0x22>
   2210c:	02 97       	sbiw	r24, 0x02	; 2
   2210e:	81 f0       	breq	.+32     	; 0x22130 <osc_user_calibration+0x40>
		break;
#endif

	default:
		Assert(false);
		break;
   22110:	1e c0       	rjmp	.+60     	; 0x2214e <osc_user_calibration+0x5e>
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		DFLLRC2M.CALA=LSB(calib);
   22112:	88 e6       	ldi	r24, 0x68	; 104
   22114:	90 e0       	ldi	r25, 0x00	; 0
   22116:	9e 01       	movw	r18, r28
   22118:	2e 5f       	subi	r18, 0xFE	; 254
   2211a:	3f 4f       	sbci	r19, 0xFF	; 255
   2211c:	f9 01       	movw	r30, r18
   2211e:	20 81       	ld	r18, Z
   22120:	fc 01       	movw	r30, r24
   22122:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC2M.CALB=MSB(calib);
   22124:	88 e6       	ldi	r24, 0x68	; 104
   22126:	90 e0       	ldi	r25, 0x00	; 0
   22128:	2b 81       	ldd	r18, Y+3	; 0x03
   2212a:	fc 01       	movw	r30, r24
   2212c:	23 83       	std	Z+3, r18	; 0x03
#endif
		break;
   2212e:	0f c0       	rjmp	.+30     	; 0x2214e <osc_user_calibration+0x5e>

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
   22130:	80 e6       	ldi	r24, 0x60	; 96
   22132:	90 e0       	ldi	r25, 0x00	; 0
   22134:	9e 01       	movw	r18, r28
   22136:	2e 5f       	subi	r18, 0xFE	; 254
   22138:	3f 4f       	sbci	r19, 0xFF	; 255
   2213a:	f9 01       	movw	r30, r18
   2213c:	20 81       	ld	r18, Z
   2213e:	fc 01       	movw	r30, r24
   22140:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC32M.CALB=MSB(calib);
   22142:	80 e6       	ldi	r24, 0x60	; 96
   22144:	90 e0       	ldi	r25, 0x00	; 0
   22146:	2b 81       	ldd	r18, Y+3	; 0x03
   22148:	fc 01       	movw	r30, r24
   2214a:	23 83       	std	Z+3, r18	; 0x03
		break;
   2214c:	00 00       	nop

	default:
		Assert(false);
		break;
	}
}
   2214e:	00 00       	nop
   22150:	23 96       	adiw	r28, 0x03	; 3
   22152:	cd bf       	out	0x3d, r28	; 61
   22154:	de bf       	out	0x3e, r29	; 62
   22156:	df 91       	pop	r29
   22158:	cf 91       	pop	r28
   2215a:	08 95       	ret

0002215c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   2215c:	cf 93       	push	r28
   2215e:	df 93       	push	r29
   22160:	1f 92       	push	r1
   22162:	cd b7       	in	r28, 0x3d	; 61
   22164:	de b7       	in	r29, 0x3e	; 62
   22166:	89 83       	std	Y+1, r24	; 0x01
	while (!osc_is_ready(id)) {
   22168:	00 00       	nop
   2216a:	89 81       	ldd	r24, Y+1	; 0x01
   2216c:	2c df       	rcall	.-424    	; 0x21fc6 <osc_is_ready>
   2216e:	98 2f       	mov	r25, r24
   22170:	81 e0       	ldi	r24, 0x01	; 1
   22172:	89 27       	eor	r24, r25
   22174:	88 23       	and	r24, r24
   22176:	c9 f7       	brne	.-14     	; 0x2216a <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
   22178:	00 00       	nop
   2217a:	0f 90       	pop	r0
   2217c:	df 91       	pop	r29
   2217e:	cf 91       	pop	r28
   22180:	08 95       	ret

00022182 <pll_config_init>:
 *   - If \a src is PLL_SRC_32MHZ, \a div must be set to 4.
 *   - Otherwise, \a div must be set to 1.
 */
static inline void pll_config_init(struct pll_config *cfg, enum pll_source src,
		unsigned int div, unsigned int mul)
{
   22182:	cf 93       	push	r28
   22184:	df 93       	push	r29
   22186:	cd b7       	in	r28, 0x3d	; 61
   22188:	de b7       	in	r29, 0x3e	; 62
   2218a:	27 97       	sbiw	r28, 0x07	; 7
   2218c:	cd bf       	out	0x3d, r28	; 61
   2218e:	de bf       	out	0x3e, r29	; 62
   22190:	89 83       	std	Y+1, r24	; 0x01
   22192:	9a 83       	std	Y+2, r25	; 0x02
   22194:	6b 83       	std	Y+3, r22	; 0x03
   22196:	4c 83       	std	Y+4, r20	; 0x04
   22198:	5d 83       	std	Y+5, r21	; 0x05
   2219a:	2e 83       	std	Y+6, r18	; 0x06
   2219c:	3f 83       	std	Y+7, r19	; 0x07
	} else {
		Assert(div == 1);
	}

	/* Initialize the configuration */
	cfg->ctrl = src | (mul << OSC_PLLFAC_gp);
   2219e:	9e 81       	ldd	r25, Y+6	; 0x06
   221a0:	8b 81       	ldd	r24, Y+3	; 0x03
   221a2:	29 2f       	mov	r18, r25
   221a4:	28 2b       	or	r18, r24
   221a6:	89 81       	ldd	r24, Y+1	; 0x01
   221a8:	9a 81       	ldd	r25, Y+2	; 0x02
   221aa:	fc 01       	movw	r30, r24
   221ac:	20 83       	st	Z, r18
}
   221ae:	00 00       	nop
   221b0:	27 96       	adiw	r28, 0x07	; 7
   221b2:	cd bf       	out	0x3d, r28	; 61
   221b4:	de bf       	out	0x3e, r29	; 62
   221b6:	df 91       	pop	r29
   221b8:	cf 91       	pop	r28
   221ba:	08 95       	ret

000221bc <pll_config_write>:
	cfg->ctrl = OSC.PLLCTRL;
}

static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
   221bc:	cf 93       	push	r28
   221be:	df 93       	push	r29
   221c0:	00 d0       	rcall	.+0      	; 0x221c2 <pll_config_write+0x6>
   221c2:	1f 92       	push	r1
   221c4:	cd b7       	in	r28, 0x3d	; 61
   221c6:	de b7       	in	r29, 0x3e	; 62
   221c8:	89 83       	std	Y+1, r24	; 0x01
   221ca:	9a 83       	std	Y+2, r25	; 0x02
   221cc:	6b 83       	std	Y+3, r22	; 0x03
   221ce:	7c 83       	std	Y+4, r23	; 0x04
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
   221d0:	80 e5       	ldi	r24, 0x50	; 80
   221d2:	90 e0       	ldi	r25, 0x00	; 0
   221d4:	29 81       	ldd	r18, Y+1	; 0x01
   221d6:	3a 81       	ldd	r19, Y+2	; 0x02
   221d8:	f9 01       	movw	r30, r18
   221da:	20 81       	ld	r18, Z
   221dc:	fc 01       	movw	r30, r24
   221de:	25 83       	std	Z+5, r18	; 0x05
}
   221e0:	00 00       	nop
   221e2:	24 96       	adiw	r28, 0x04	; 4
   221e4:	cd bf       	out	0x3d, r28	; 61
   221e6:	de bf       	out	0x3e, r29	; 62
   221e8:	df 91       	pop	r29
   221ea:	cf 91       	pop	r28
   221ec:	08 95       	ret

000221ee <pll_enable>:
 * \ref sysclk_init() is used, the user must ensure that the desired reference
 * is enabled prior to calling this function.
 */
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
   221ee:	cf 93       	push	r28
   221f0:	df 93       	push	r29
   221f2:	cd b7       	in	r28, 0x3d	; 61
   221f4:	de b7       	in	r29, 0x3e	; 62
   221f6:	25 97       	sbiw	r28, 0x05	; 5
   221f8:	cd bf       	out	0x3d, r28	; 61
   221fa:	de bf       	out	0x3e, r29	; 62
   221fc:	8a 83       	std	Y+2, r24	; 0x02
   221fe:	9b 83       	std	Y+3, r25	; 0x03
   22200:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
   22202:	7d 83       	std	Y+5, r23	; 0x05
   22204:	56 de       	rcall	.-852    	; 0x21eb2 <cpu_irq_save>
	pll_config_write(cfg, pll_id);
   22206:	89 83       	std	Y+1, r24	; 0x01
   22208:	2c 81       	ldd	r18, Y+4	; 0x04
   2220a:	3d 81       	ldd	r19, Y+5	; 0x05
   2220c:	8a 81       	ldd	r24, Y+2	; 0x02
   2220e:	9b 81       	ldd	r25, Y+3	; 0x03
   22210:	b9 01       	movw	r22, r18
	OSC.CTRL |= OSC_PLLEN_bm;
   22212:	d4 df       	rcall	.-88     	; 0x221bc <pll_config_write>
   22214:	80 e5       	ldi	r24, 0x50	; 80
   22216:	90 e0       	ldi	r25, 0x00	; 0
   22218:	20 e5       	ldi	r18, 0x50	; 80
   2221a:	30 e0       	ldi	r19, 0x00	; 0
   2221c:	f9 01       	movw	r30, r18
   2221e:	20 81       	ld	r18, Z
   22220:	20 61       	ori	r18, 0x10	; 16
	cpu_irq_restore(flags);
   22222:	fc 01       	movw	r30, r24
   22224:	20 83       	st	Z, r18
   22226:	89 81       	ldd	r24, Y+1	; 0x01
}
   22228:	54 de       	rcall	.-856    	; 0x21ed2 <cpu_irq_restore>
   2222a:	00 00       	nop
   2222c:	25 96       	adiw	r28, 0x05	; 5
   2222e:	cd bf       	out	0x3d, r28	; 61
   22230:	de bf       	out	0x3e, r29	; 62
   22232:	df 91       	pop	r29
   22234:	cf 91       	pop	r28
   22236:	08 95       	ret

00022238 <pll_is_locked>:
	OSC.CTRL &= ~OSC_PLLEN_bm;
	cpu_irq_restore(flags);
}

static inline bool pll_is_locked(unsigned int pll_id)
{
   22238:	cf 93       	push	r28
   2223a:	df 93       	push	r29
   2223c:	1f 92       	push	r1
   2223e:	1f 92       	push	r1
   22240:	cd b7       	in	r28, 0x3d	; 61
   22242:	de b7       	in	r29, 0x3e	; 62
   22244:	89 83       	std	Y+1, r24	; 0x01
   22246:	9a 83       	std	Y+2, r25	; 0x02
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
   22248:	80 e5       	ldi	r24, 0x50	; 80
   2224a:	90 e0       	ldi	r25, 0x00	; 0
   2224c:	fc 01       	movw	r30, r24
   2224e:	81 81       	ldd	r24, Z+1	; 0x01
   22250:	88 2f       	mov	r24, r24
   22252:	90 e0       	ldi	r25, 0x00	; 0
   22254:	80 71       	andi	r24, 0x10	; 16
   22256:	99 27       	eor	r25, r25
   22258:	21 e0       	ldi	r18, 0x01	; 1
   2225a:	89 2b       	or	r24, r25
   2225c:	09 f4       	brne	.+2      	; 0x22260 <pll_is_locked+0x28>
   2225e:	20 e0       	ldi	r18, 0x00	; 0
   22260:	82 2f       	mov	r24, r18
}
   22262:	0f 90       	pop	r0
   22264:	0f 90       	pop	r0
   22266:	df 91       	pop	r29
   22268:	cf 91       	pop	r28
   2226a:	08 95       	ret

0002226c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source src)
{
   2226c:	cf 93       	push	r28
   2226e:	df 93       	push	r29
   22270:	1f 92       	push	r1
   22272:	cd b7       	in	r28, 0x3d	; 61
   22274:	de b7       	in	r29, 0x3e	; 62
   22276:	89 83       	std	Y+1, r24	; 0x01
	switch (src) {
   22278:	89 81       	ldd	r24, Y+1	; 0x01
   2227a:	88 2f       	mov	r24, r24
   2227c:	90 e0       	ldi	r25, 0x00	; 0
   2227e:	80 38       	cpi	r24, 0x80	; 128
   22280:	91 05       	cpc	r25, r1
   22282:	31 f0       	breq	.+12     	; 0x22290 <pll_enable_source+0x24>
   22284:	80 3c       	cpi	r24, 0xC0	; 192
   22286:	91 05       	cpc	r25, r1
   22288:	91 f0       	breq	.+36     	; 0x222ae <pll_enable_source+0x42>
   2228a:	89 2b       	or	r24, r25
   2228c:	e1 f0       	breq	.+56     	; 0x222c6 <pll_enable_source+0x5a>
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
	default:
		Assert(false);
		break;
   2228e:	20 c0       	rjmp	.+64     	; 0x222d0 <pll_enable_source+0x64>
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;

	case PLL_SRC_RC32MHZ:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   22290:	82 e0       	ldi	r24, 0x02	; 2
   22292:	99 de       	rcall	.-718    	; 0x21fc6 <osc_is_ready>
   22294:	98 2f       	mov	r25, r24
   22296:	81 e0       	ldi	r24, 0x01	; 1
   22298:	89 27       	eor	r24, r25
   2229a:	88 23       	and	r24, r24
			osc_enable(OSC_ID_RC32MHZ);
   2229c:	b1 f0       	breq	.+44     	; 0x222ca <pll_enable_source+0x5e>
			osc_wait_ready(OSC_ID_RC32MHZ);
   2229e:	82 e0       	ldi	r24, 0x02	; 2
   222a0:	7f de       	rcall	.-770    	; 0x21fa0 <osc_enable>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   222a2:	82 e0       	ldi	r24, 0x02	; 2
   222a4:	5b df       	rcall	.-330    	; 0x2215c <osc_wait_ready>
   222a6:	6f ef       	ldi	r22, 0xFF	; 255
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   222a8:	82 e0       	ldi	r24, 0x02	; 2

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
   222aa:	a1 de       	rcall	.-702    	; 0x21fee <osc_enable_autocalibration>
   222ac:	0e c0       	rjmp	.+28     	; 0x222ca <pll_enable_source+0x5e>
   222ae:	88 e0       	ldi	r24, 0x08	; 8
   222b0:	8a de       	rcall	.-748    	; 0x21fc6 <osc_is_ready>
   222b2:	98 2f       	mov	r25, r24
   222b4:	81 e0       	ldi	r24, 0x01	; 1
			osc_enable(OSC_ID_XOSC);
   222b6:	89 27       	eor	r24, r25
   222b8:	88 23       	and	r24, r24
   222ba:	49 f0       	breq	.+18     	; 0x222ce <pll_enable_source+0x62>
			osc_wait_ready(OSC_ID_XOSC);
   222bc:	88 e0       	ldi	r24, 0x08	; 8
   222be:	70 de       	rcall	.-800    	; 0x21fa0 <osc_enable>
   222c0:	88 e0       	ldi	r24, 0x08	; 8
		}
		break;
   222c2:	4c df       	rcall	.-360    	; 0x2215c <osc_wait_ready>

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;
   222c4:	04 c0       	rjmp	.+8      	; 0x222ce <pll_enable_source+0x62>
   222c6:	00 00       	nop
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   222c8:	03 c0       	rjmp	.+6      	; 0x222d0 <pll_enable_source+0x64>
   222ca:	00 00       	nop
	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
			osc_enable(OSC_ID_XOSC);
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
   222cc:	01 c0       	rjmp	.+2      	; 0x222d0 <pll_enable_source+0x64>
	default:
		Assert(false);
		break;
	}
}
   222ce:	00 00       	nop
   222d0:	00 00       	nop
   222d2:	0f 90       	pop	r0
   222d4:	df 91       	pop	r29
   222d6:	cf 91       	pop	r28
   222d8:	08 95       	ret

000222da <pll_enable_config_defaults>:

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
   222da:	cf 93       	push	r28
   222dc:	df 93       	push	r29
   222de:	00 d0       	rcall	.+0      	; 0x222e0 <pll_enable_config_defaults+0x6>
   222e0:	cd b7       	in	r28, 0x3d	; 61
   222e2:	de b7       	in	r29, 0x3e	; 62
   222e4:	8a 83       	std	Y+2, r24	; 0x02
   222e6:	9b 83       	std	Y+3, r25	; 0x03
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
   222e8:	8a 81       	ldd	r24, Y+2	; 0x02
   222ea:	9b 81       	ldd	r25, Y+3	; 0x03
   222ec:	a5 df       	rcall	.-182    	; 0x22238 <pll_is_locked>
   222ee:	88 23       	and	r24, r24
   222f0:	01 f5       	brne	.+64     	; 0x22332 <pll_enable_config_defaults+0x58>
		return; // Pll already running
	}
	switch (pll_id) {
   222f2:	8a 81       	ldd	r24, Y+2	; 0x02
   222f4:	9b 81       	ldd	r25, Y+3	; 0x03
   222f6:	89 2b       	or	r24, r25
   222f8:	09 f0       	breq	.+2      	; 0x222fc <pll_enable_config_defaults+0x22>
#ifdef CONFIG_PLL0_SOURCE
	case 0:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   222fa:	0b c0       	rjmp	.+22     	; 0x22312 <pll_enable_config_defaults+0x38>
   222fc:	80 ec       	ldi	r24, 0xC0	; 192
		pll_config_init(&pllcfg,
   222fe:	b6 df       	rcall	.-148    	; 0x2226c <pll_enable_source>
   22300:	23 e0       	ldi	r18, 0x03	; 3
   22302:	30 e0       	ldi	r19, 0x00	; 0
   22304:	41 e0       	ldi	r20, 0x01	; 1
   22306:	50 e0       	ldi	r21, 0x00	; 0
   22308:	60 ec       	ldi	r22, 0xC0	; 192
   2230a:	ce 01       	movw	r24, r28
   2230c:	01 96       	adiw	r24, 0x01	; 1
				CONFIG_PLL0_SOURCE,
				CONFIG_PLL0_DIV,
				CONFIG_PLL0_MUL);
		break;
   2230e:	39 df       	rcall	.-398    	; 0x22182 <pll_config_init>
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
   22310:	00 00       	nop
   22312:	8a 81       	ldd	r24, Y+2	; 0x02
   22314:	9b 81       	ldd	r25, Y+3	; 0x03
   22316:	bc 01       	movw	r22, r24
   22318:	ce 01       	movw	r24, r28
	while (!pll_is_locked(pll_id));
   2231a:	01 96       	adiw	r24, 0x01	; 1
   2231c:	68 df       	rcall	.-304    	; 0x221ee <pll_enable>
   2231e:	00 00       	nop
   22320:	8a 81       	ldd	r24, Y+2	; 0x02
   22322:	9b 81       	ldd	r25, Y+3	; 0x03
   22324:	89 df       	rcall	.-238    	; 0x22238 <pll_is_locked>
   22326:	98 2f       	mov	r25, r24
   22328:	81 e0       	ldi	r24, 0x01	; 1
   2232a:	89 27       	eor	r24, r25
   2232c:	88 23       	and	r24, r24
   2232e:	c1 f7       	brne	.-16     	; 0x22320 <pll_enable_config_defaults+0x46>
static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
		return; // Pll already running
   22330:	01 c0       	rjmp	.+2      	; 0x22334 <pll_enable_config_defaults+0x5a>
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
}
   22332:	00 00       	nop
   22334:	23 96       	adiw	r28, 0x03	; 3
   22336:	cd bf       	out	0x3d, r28	; 61
   22338:	de bf       	out	0x3e, r29	; 62
   2233a:	df 91       	pop	r29
   2233c:	cf 91       	pop	r28
   2233e:	08 95       	ret

00022340 <sysclk_set_prescalers>:
 * definitions). This determines the clkPER4 frequency.
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
   22340:	cf 93       	push	r28
   22342:	df 93       	push	r29
   22344:	1f 92       	push	r1
   22346:	1f 92       	push	r1
   22348:	cd b7       	in	r28, 0x3d	; 61
   2234a:	de b7       	in	r29, 0x3e	; 62
   2234c:	89 83       	std	Y+1, r24	; 0x01
   2234e:	6a 83       	std	Y+2, r22	; 0x02
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
   22350:	99 81       	ldd	r25, Y+1	; 0x01
   22352:	8a 81       	ldd	r24, Y+2	; 0x02
   22354:	89 2b       	or	r24, r25
   22356:	68 2f       	mov	r22, r24
   22358:	81 e4       	ldi	r24, 0x41	; 65
   2235a:	90 e0       	ldi	r25, 0x00	; 0
   2235c:	0f 94 f9 26 	call	0x24df2	; 0x24df2 <ccp_write_io>
}
   22360:	00 00       	nop
   22362:	0f 90       	pop	r0
   22364:	0f 90       	pop	r0
   22366:	df 91       	pop	r29
   22368:	cf 91       	pop	r28
   2236a:	08 95       	ret

0002236c <sysclk_rtcsrc_enable>:
 * \param id RTC clock source ID. Select from SYSCLK_RTCSRC_ULP,
 *           SYSCLK_RTCSRC_RCOSC, SYSCLK_RTCSRC_TOSC, SYSCLK_RTCSRC_RCOSC32,
 *           SYSCLK_RTCSRC_TOSC32 or SYSCLK_RTCSRC_EXTCLK
 */
static inline void sysclk_rtcsrc_enable(uint8_t id)
{
   2236c:	cf 93       	push	r28
   2236e:	df 93       	push	r29
   22370:	1f 92       	push	r1
   22372:	cd b7       	in	r28, 0x3d	; 61
   22374:	de b7       	in	r29, 0x3e	; 62
   22376:	89 83       	std	Y+1, r24	; 0x01
	Assert((id & ~CLK_RTCSRC_gm) == 0);

	switch (id) {
   22378:	89 81       	ldd	r24, Y+1	; 0x01
   2237a:	88 2f       	mov	r24, r24
   2237c:	90 e0       	ldi	r25, 0x00	; 0
   2237e:	8a 30       	cpi	r24, 0x0A	; 10
   22380:	91 05       	cpc	r25, r1
   22382:	a1 f0       	breq	.+40     	; 0x223ac <sysclk_rtcsrc_enable+0x40>
   22384:	8b 30       	cpi	r24, 0x0B	; 11
   22386:	91 05       	cpc	r25, r1
   22388:	34 f4       	brge	.+12     	; 0x22396 <sysclk_rtcsrc_enable+0x2a>
   2238a:	82 30       	cpi	r24, 0x02	; 2
   2238c:	91 05       	cpc	r25, r1
   2238e:	71 f0       	breq	.+28     	; 0x223ac <sysclk_rtcsrc_enable+0x40>
   22390:	04 97       	sbiw	r24, 0x04	; 4
   22392:	39 f0       	breq	.+14     	; 0x223a2 <sysclk_rtcsrc_enable+0x36>
   22394:	10 c0       	rjmp	.+32     	; 0x223b6 <sysclk_rtcsrc_enable+0x4a>
   22396:	8c 30       	cpi	r24, 0x0C	; 12
   22398:	91 05       	cpc	r25, r1
   2239a:	19 f0       	breq	.+6      	; 0x223a2 <sysclk_rtcsrc_enable+0x36>
   2239c:	0e 97       	sbiw	r24, 0x0e	; 14
   2239e:	31 f0       	breq	.+12     	; 0x223ac <sysclk_rtcsrc_enable+0x40>
   223a0:	0a c0       	rjmp	.+20     	; 0x223b6 <sysclk_rtcsrc_enable+0x4a>
	case SYSCLK_RTCSRC_RCOSC:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_RCOSC32:
#endif
		osc_enable(OSC_ID_RC32KHZ);
   223a2:	84 e0       	ldi	r24, 0x04	; 4
		osc_wait_ready(OSC_ID_RC32KHZ);
   223a4:	fd dd       	rcall	.-1030   	; 0x21fa0 <osc_enable>
	case SYSCLK_RTCSRC_TOSC:
	case SYSCLK_RTCSRC_TOSC32:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_EXTCLK:
#endif
		osc_enable(OSC_ID_XOSC);
   223a6:	84 e0       	ldi	r24, 0x04	; 4
   223a8:	d9 de       	rcall	.-590    	; 0x2215c <osc_wait_ready>
		osc_wait_ready(OSC_ID_XOSC);
   223aa:	05 c0       	rjmp	.+10     	; 0x223b6 <sysclk_rtcsrc_enable+0x4a>
   223ac:	88 e0       	ldi	r24, 0x08	; 8
   223ae:	f8 dd       	rcall	.-1040   	; 0x21fa0 <osc_enable>
		break;
   223b0:	88 e0       	ldi	r24, 0x08	; 8
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
   223b2:	d4 de       	rcall	.-600    	; 0x2215c <osc_wait_ready>
   223b4:	00 00       	nop
   223b6:	80 e4       	ldi	r24, 0x40	; 64
   223b8:	90 e0       	ldi	r25, 0x00	; 0
   223ba:	29 81       	ldd	r18, Y+1	; 0x01
   223bc:	21 60       	ori	r18, 0x01	; 1
}
   223be:	fc 01       	movw	r30, r24
   223c0:	23 83       	std	Z+3, r18	; 0x03
   223c2:	00 00       	nop
   223c4:	0f 90       	pop	r0
   223c6:	df 91       	pop	r29
   223c8:	cf 91       	pop	r28
   223ca:	08 95       	ret

000223cc <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   223cc:	cf 93       	push	r28
   223ce:	df 93       	push	r29
   223d0:	1f 92       	push	r1
   223d2:	cd b7       	in	r28, 0x3d	; 61
   223d4:	de b7       	in	r29, 0x3e	; 62
   223d6:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   223d8:	89 81       	ldd	r24, Y+1	; 0x01
   223da:	88 2f       	mov	r24, r24
   223dc:	90 e0       	ldi	r25, 0x00	; 0
   223de:	bc 01       	movw	r22, r24
   223e0:	82 e0       	ldi	r24, 0x02	; 2
   223e2:	0f 94 ef 26 	call	0x24dde	; 0x24dde <nvm_read_byte>
}
   223e6:	0f 90       	pop	r0
   223e8:	df 91       	pop	r29
   223ea:	cf 91       	pop	r28
   223ec:	08 95       	ret

000223ee <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
   223ee:	0f 93       	push	r16
   223f0:	1f 93       	push	r17
   223f2:	cf 93       	push	r28
   223f4:	df 93       	push	r29
   223f6:	00 d0       	rcall	.+0      	; 0x223f8 <sysclk_init+0xa>
   223f8:	00 d0       	rcall	.+0      	; 0x223fa <sysclk_init+0xc>
   223fa:	cd b7       	in	r28, 0x3d	; 61
   223fc:	de b7       	in	r29, 0x3e	; 62
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
   223fe:	80 e7       	ldi	r24, 0x70	; 112
   22400:	90 e0       	ldi	r25, 0x00	; 0
   22402:	89 83       	std	Y+1, r24	; 0x01
   22404:	9a 83       	std	Y+2, r25	; 0x02
#ifdef CONFIG_OSC_RC32_CAL
	uint16_t cal;
	/* avoid Cppcheck Warning */
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;
   22406:	1c 82       	std	Y+4, r1	; 0x04

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   22408:	1b 82       	std	Y+3, r1	; 0x03
   2240a:	0d c0       	rjmp	.+26     	; 0x22426 <sysclk_init+0x38>
		*(reg++) = 0xff;
   2240c:	89 81       	ldd	r24, Y+1	; 0x01
   2240e:	9a 81       	ldd	r25, Y+2	; 0x02
   22410:	9c 01       	movw	r18, r24
   22412:	2f 5f       	subi	r18, 0xFF	; 255
   22414:	3f 4f       	sbci	r19, 0xFF	; 255
   22416:	29 83       	std	Y+1, r18	; 0x01
   22418:	3a 83       	std	Y+2, r19	; 0x02
   2241a:	2f ef       	ldi	r18, 0xFF	; 255
   2241c:	fc 01       	movw	r30, r24
   2241e:	20 83       	st	Z, r18
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   22420:	8b 81       	ldd	r24, Y+3	; 0x03
   22422:	8f 5f       	subi	r24, 0xFF	; 255
   22424:	8b 83       	std	Y+3, r24	; 0x03
   22426:	8b 81       	ldd	r24, Y+3	; 0x03
   22428:	87 30       	cpi	r24, 0x07	; 7
   2242a:	80 f3       	brcs	.-32     	; 0x2240c <sysclk_init+0x1e>
	}

	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSADIV != SYSCLK_PSADIV_1)
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
   2242c:	61 e0       	ldi	r22, 0x01	; 1
   2242e:	80 e0       	ldi	r24, 0x00	; 0
   22430:	87 df       	rcall	.-242    	; 0x22340 <sysclk_set_prescalers>
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
   22432:	8e 01       	movw	r16, r28
   22434:	0b 5f       	subi	r16, 0xFB	; 251
   22436:	1f 4f       	sbci	r17, 0xFF	; 255
   22438:	0f 5f       	subi	r16, 0xFF	; 255
   2243a:	1f 4f       	sbci	r17, 0xFF	; 255
   2243c:	8c e1       	ldi	r24, 0x1C	; 28
   2243e:	c6 df       	rcall	.-116    	; 0x223cc <nvm_read_production_signature_row>
   22440:	f8 01       	movw	r30, r16
   22442:	80 83       	st	Z, r24
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
   22444:	8e 01       	movw	r16, r28
   22446:	0b 5f       	subi	r16, 0xFB	; 251
   22448:	1f 4f       	sbci	r17, 0xFF	; 255
   2244a:	8d e1       	ldi	r24, 0x1D	; 29
   2244c:	bf df       	rcall	.-130    	; 0x223cc <nvm_read_production_signature_row>
   2244e:	f8 01       	movw	r30, r16
   22450:	80 83       	st	Z, r24
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
   22452:	8d 81       	ldd	r24, Y+5	; 0x05
   22454:	9e 81       	ldd	r25, Y+6	; 0x06
   22456:	01 96       	adiw	r24, 0x01	; 1
   22458:	21 f4       	brne	.+8      	; 0x22462 <sysclk_init+0x74>
		cal = 0x2340;
   2245a:	80 e4       	ldi	r24, 0x40	; 64
   2245c:	93 e2       	ldi	r25, 0x23	; 35
   2245e:	8d 83       	std	Y+5, r24	; 0x05
   22460:	9e 83       	std	Y+6, r25	; 0x06
	}
	osc_user_calibration(OSC_ID_RC32MHZ,cal);
   22462:	8d 81       	ldd	r24, Y+5	; 0x05
   22464:	9e 81       	ldd	r25, Y+6	; 0x06
   22466:	bc 01       	movw	r22, r24
   22468:	82 e0       	ldi	r24, 0x02	; 2
#ifdef CONFIG_PLL0_SOURCE
		case SYSCLK_SRC_PLL:
			if (CONFIG_PLL0_SOURCE == PLL_SRC_RC2MHZ) {
				need_rc2mhz = true;
			}
			pll_enable_config_defaults(0);
   2246a:	42 de       	rcall	.-892    	; 0x220f0 <osc_user_calibration>
   2246c:	80 e0       	ldi	r24, 0x00	; 0
   2246e:	90 e0       	ldi	r25, 0x00	; 0
   22470:	34 df       	rcall	.-408    	; 0x222da <pll_enable_config_defaults>
			break;
   22472:	00 00       	nop
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
   22474:	64 e0       	ldi	r22, 0x04	; 4
   22476:	80 e4       	ldi	r24, 0x40	; 64
   22478:	90 e0       	ldi	r25, 0x00	; 0
   2247a:	0f 94 f9 26 	call	0x24df2	; 0x24df2 <ccp_write_io>
		Assert(CLK.CTRL == CONFIG_SYSCLK_SOURCE);
	}

	if (need_rc2mhz) {
   2247e:	8c 81       	ldd	r24, Y+4	; 0x04
#ifdef CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC
		osc_enable(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   22480:	88 23       	and	r24, r24
   22482:	41 f0       	breq	.+16     	; 0x22494 <sysclk_init+0xa6>
		osc_wait_ready(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   22484:	84 e0       	ldi	r24, 0x04	; 4
		osc_enable_autocalibration(OSC_ID_RC2MHZ,
   22486:	8c dd       	rcall	.-1256   	; 0x21fa0 <osc_enable>
   22488:	84 e0       	ldi	r24, 0x04	; 4
   2248a:	68 de       	rcall	.-816    	; 0x2215c <osc_wait_ready>
   2248c:	64 e0       	ldi	r22, 0x04	; 4
				CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
#endif
	} else {
		osc_disable(OSC_ID_RC2MHZ);
   2248e:	81 e0       	ldi	r24, 0x01	; 1
   22490:	ae dd       	rcall	.-1188   	; 0x21fee <osc_enable_autocalibration>
   22492:	02 c0       	rjmp	.+4      	; 0x22498 <sysclk_init+0xaa>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
   22494:	81 e0       	ldi	r24, 0x01	; 1
   22496:	67 dd       	rcall	.-1330   	; 0x21f66 <osc_disable>
   22498:	8a e0       	ldi	r24, 0x0A	; 10
#endif
}
   2249a:	68 df       	rcall	.-304    	; 0x2236c <sysclk_rtcsrc_enable>
   2249c:	26 96       	adiw	r28, 0x06	; 6
   2249e:	cd bf       	out	0x3d, r28	; 61
   224a0:	de bf       	out	0x3e, r29	; 62
   224a2:	df 91       	pop	r29
   224a4:	cf 91       	pop	r28
   224a6:	1f 91       	pop	r17
   224a8:	0f 91       	pop	r16
   224aa:	08 95       	ret

000224ac <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
   224ac:	cf 93       	push	r28
   224ae:	df 93       	push	r29
   224b0:	00 d0       	rcall	.+0      	; 0x224b2 <sysclk_enable_module+0x6>
   224b2:	cd b7       	in	r28, 0x3d	; 61
   224b4:	de b7       	in	r29, 0x3e	; 62
   224b6:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   224b8:	6b 83       	std	Y+3, r22	; 0x03
   224ba:	fb dc       	rcall	.-1546   	; 0x21eb2 <cpu_irq_save>

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
   224bc:	89 83       	std	Y+1, r24	; 0x01
   224be:	8a 81       	ldd	r24, Y+2	; 0x02
   224c0:	88 2f       	mov	r24, r24
   224c2:	90 e0       	ldi	r25, 0x00	; 0
   224c4:	80 59       	subi	r24, 0x90	; 144
   224c6:	9f 4f       	sbci	r25, 0xFF	; 255
   224c8:	2a 81       	ldd	r18, Y+2	; 0x02
   224ca:	22 2f       	mov	r18, r18
   224cc:	30 e0       	ldi	r19, 0x00	; 0
   224ce:	20 59       	subi	r18, 0x90	; 144
   224d0:	3f 4f       	sbci	r19, 0xFF	; 255
   224d2:	f9 01       	movw	r30, r18
   224d4:	20 81       	ld	r18, Z
   224d6:	32 2f       	mov	r19, r18
   224d8:	2b 81       	ldd	r18, Y+3	; 0x03
   224da:	20 95       	com	r18
   224dc:	23 23       	and	r18, r19

	cpu_irq_restore(flags);
   224de:	fc 01       	movw	r30, r24
   224e0:	20 83       	st	Z, r18
}
   224e2:	89 81       	ldd	r24, Y+1	; 0x01
   224e4:	f6 dc       	rcall	.-1556   	; 0x21ed2 <cpu_irq_restore>
   224e6:	00 00       	nop
   224e8:	23 96       	adiw	r28, 0x03	; 3
   224ea:	cd bf       	out	0x3d, r28	; 61
   224ec:	de bf       	out	0x3e, r29	; 62
   224ee:	df 91       	pop	r29
   224f0:	cf 91       	pop	r28
   224f2:	08 95       	ret

000224f4 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
   224f4:	cf 93       	push	r28
   224f6:	df 93       	push	r29
   224f8:	00 d0       	rcall	.+0      	; 0x224fa <sysclk_disable_module+0x6>
   224fa:	cd b7       	in	r28, 0x3d	; 61
   224fc:	de b7       	in	r29, 0x3e	; 62
   224fe:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   22500:	6b 83       	std	Y+3, r22	; 0x03
   22502:	d7 dc       	rcall	.-1618   	; 0x21eb2 <cpu_irq_save>

	*((uint8_t *)&PR.PRGEN + port) |= id;
   22504:	89 83       	std	Y+1, r24	; 0x01
   22506:	8a 81       	ldd	r24, Y+2	; 0x02
   22508:	88 2f       	mov	r24, r24
   2250a:	90 e0       	ldi	r25, 0x00	; 0
   2250c:	80 59       	subi	r24, 0x90	; 144
   2250e:	9f 4f       	sbci	r25, 0xFF	; 255
   22510:	2a 81       	ldd	r18, Y+2	; 0x02
   22512:	22 2f       	mov	r18, r18
   22514:	30 e0       	ldi	r19, 0x00	; 0
   22516:	20 59       	subi	r18, 0x90	; 144
   22518:	3f 4f       	sbci	r19, 0xFF	; 255
   2251a:	f9 01       	movw	r30, r18
   2251c:	30 81       	ld	r19, Z
   2251e:	2b 81       	ldd	r18, Y+3	; 0x03
   22520:	23 2b       	or	r18, r19

	cpu_irq_restore(flags);
   22522:	fc 01       	movw	r30, r24
   22524:	20 83       	st	Z, r18
}
   22526:	89 81       	ldd	r24, Y+1	; 0x01
   22528:	d4 dc       	rcall	.-1624   	; 0x21ed2 <cpu_irq_restore>
   2252a:	00 00       	nop
   2252c:	23 96       	adiw	r28, 0x03	; 3
   2252e:	cd bf       	out	0x3d, r28	; 61
   22530:	de bf       	out	0x3e, r29	; 62
   22532:	df 91       	pop	r29
   22534:	cf 91       	pop	r28
   22536:	08 95       	ret

00022538 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
   22538:	cf 93       	push	r28
   2253a:	df 93       	push	r29
   2253c:	1f 92       	push	r1
   2253e:	1f 92       	push	r1
   22540:	cd b7       	in	r28, 0x3d	; 61
   22542:	de b7       	in	r29, 0x3e	; 62
   22544:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
   22546:	8a 81       	ldd	r24, Y+2	; 0x02
   22548:	86 30       	cpi	r24, 0x06	; 6
   2254a:	19 f4       	brne	.+6      	; 0x22552 <sysclk_enable_usb+0x1a>
		prescaler = CLK_USBPSDIV_8_gc;
   2254c:	88 e1       	ldi	r24, 0x18	; 24
   2254e:	89 83       	std	Y+1, r24	; 0x01
   22550:	01 c0       	rjmp	.+2      	; 0x22554 <sysclk_enable_usb+0x1c>
	}
	else {
		prescaler = 0;
   22552:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   22554:	82 e0       	ldi	r24, 0x02	; 2
   22556:	37 dd       	rcall	.-1426   	; 0x21fc6 <osc_is_ready>
   22558:	98 2f       	mov	r25, r24
   2255a:	81 e0       	ldi	r24, 0x01	; 1
   2255c:	89 27       	eor	r24, r25
   2255e:	88 23       	and	r24, r24
			osc_enable(OSC_ID_RC32MHZ);
   22560:	39 f0       	breq	.+14     	; 0x22570 <sysclk_enable_usb+0x38>
			osc_wait_ready(OSC_ID_RC32MHZ);
   22562:	82 e0       	ldi	r24, 0x02	; 2
   22564:	1d dd       	rcall	.-1478   	; 0x21fa0 <osc_enable>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   22566:	82 e0       	ldi	r24, 0x02	; 2
   22568:	f9 dd       	rcall	.-1038   	; 0x2215c <osc_wait_ready>
   2256a:	6f ef       	ldi	r22, 0xFF	; 255
   2256c:	82 e0       	ldi	r24, 0x02	; 2
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
   2256e:	3f dd       	rcall	.-1410   	; 0x21fee <osc_enable_autocalibration>
   22570:	89 81       	ldd	r24, Y+1	; 0x01
   22572:	83 60       	ori	r24, 0x03	; 3
   22574:	68 2f       	mov	r22, r24
   22576:	84 e4       	ldi	r24, 0x44	; 68
   22578:	90 e0       	ldi	r25, 0x00	; 0
				| CLK_USBSRC_RC32M_gc
				| CLK_USBSEN_bm);
		break;
   2257a:	0f 94 f9 26 	call	0x24df2	; 0x24df2 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   2257e:	00 00       	nop
   22580:	60 e4       	ldi	r22, 0x40	; 64
   22582:	80 e0       	ldi	r24, 0x00	; 0
}
   22584:	93 df       	rcall	.-218    	; 0x224ac <sysclk_enable_module>
   22586:	00 00       	nop
   22588:	0f 90       	pop	r0
   2258a:	0f 90       	pop	r0
   2258c:	df 91       	pop	r29
   2258e:	cf 91       	pop	r28
   22590:	08 95       	ret

00022592 <sysclk_disable_usb>:

/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
   22592:	cf 93       	push	r28
   22594:	df 93       	push	r29
   22596:	cd b7       	in	r28, 0x3d	; 61
   22598:	de b7       	in	r29, 0x3e	; 62
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   2259a:	60 e4       	ldi	r22, 0x40	; 64
   2259c:	80 e0       	ldi	r24, 0x00	; 0
   2259e:	aa df       	rcall	.-172    	; 0x224f4 <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
   225a0:	60 e0       	ldi	r22, 0x00	; 0
   225a2:	84 e4       	ldi	r24, 0x44	; 68
   225a4:	90 e0       	ldi	r25, 0x00	; 0
   225a6:	0f 94 f9 26 	call	0x24df2	; 0x24df2 <ccp_write_io>
}
   225aa:	00 00       	nop
   225ac:	df 91       	pop	r29
   225ae:	cf 91       	pop	r28
   225b0:	08 95       	ret

000225b2 <cpu_irq_save>:
   225b2:	cf 93       	push	r28
   225b4:	df 93       	push	r29
   225b6:	1f 92       	push	r1
   225b8:	cd b7       	in	r28, 0x3d	; 61
   225ba:	de b7       	in	r29, 0x3e	; 62
   225bc:	8f e3       	ldi	r24, 0x3F	; 63
   225be:	90 e0       	ldi	r25, 0x00	; 0
   225c0:	fc 01       	movw	r30, r24
   225c2:	80 81       	ld	r24, Z
   225c4:	89 83       	std	Y+1, r24	; 0x01
   225c6:	f8 94       	cli
   225c8:	89 81       	ldd	r24, Y+1	; 0x01
   225ca:	0f 90       	pop	r0
   225cc:	df 91       	pop	r29
   225ce:	cf 91       	pop	r28
   225d0:	08 95       	ret

000225d2 <cpu_irq_restore>:
   225d2:	cf 93       	push	r28
   225d4:	df 93       	push	r29
   225d6:	1f 92       	push	r1
   225d8:	cd b7       	in	r28, 0x3d	; 61
   225da:	de b7       	in	r29, 0x3e	; 62
   225dc:	89 83       	std	Y+1, r24	; 0x01
   225de:	8f e3       	ldi	r24, 0x3F	; 63
   225e0:	90 e0       	ldi	r25, 0x00	; 0
   225e2:	29 81       	ldd	r18, Y+1	; 0x01
   225e4:	fc 01       	movw	r30, r24
   225e6:	20 83       	st	Z, r18
   225e8:	00 00       	nop
   225ea:	0f 90       	pop	r0
   225ec:	df 91       	pop	r29
   225ee:	cf 91       	pop	r28
   225f0:	08 95       	ret

000225f2 <udi_cdc_comm_enable>:
   225f2:	cf 93       	push	r28
   225f4:	df 93       	push	r29
   225f6:	1f 92       	push	r1
   225f8:	1f 92       	push	r1
   225fa:	cd b7       	in	r28, 0x3d	; 61
   225fc:	de b7       	in	r29, 0x3e	; 62
   225fe:	1a 82       	std	Y+2, r1	; 0x02
   22600:	10 92 8e 2c 	sts	0x2C8E, r1	; 0x802c8e <udi_cdc_nb_comm_enabled>
   22604:	8a 81       	ldd	r24, Y+2	; 0x02
   22606:	88 2f       	mov	r24, r24
   22608:	90 e0       	ldi	r25, 0x00	; 0
   2260a:	88 0f       	add	r24, r24
   2260c:	99 1f       	adc	r25, r25
   2260e:	8e 57       	subi	r24, 0x7E	; 126
   22610:	93 4d       	sbci	r25, 0xD3	; 211
   22612:	fc 01       	movw	r30, r24
   22614:	10 82       	st	Z, r1
   22616:	11 82       	std	Z+1, r1	; 0x01
   22618:	8a 81       	ldd	r24, Y+2	; 0x02
   2261a:	88 2f       	mov	r24, r24
   2261c:	90 e0       	ldi	r25, 0x00	; 0
   2261e:	88 0f       	add	r24, r24
   22620:	99 1f       	adc	r25, r25
   22622:	9c 01       	movw	r18, r24
   22624:	22 0f       	add	r18, r18
   22626:	33 1f       	adc	r19, r19
   22628:	22 0f       	add	r18, r18
   2262a:	33 1f       	adc	r19, r19
   2262c:	82 0f       	add	r24, r18
   2262e:	93 1f       	adc	r25, r19
   22630:	8c 57       	subi	r24, 0x7C	; 124
   22632:	93 4d       	sbci	r25, 0xD3	; 211
   22634:	21 ea       	ldi	r18, 0xA1	; 161
   22636:	fc 01       	movw	r30, r24
   22638:	20 83       	st	Z, r18
   2263a:	8a 81       	ldd	r24, Y+2	; 0x02
   2263c:	88 2f       	mov	r24, r24
   2263e:	90 e0       	ldi	r25, 0x00	; 0
   22640:	88 0f       	add	r24, r24
   22642:	99 1f       	adc	r25, r25
   22644:	9c 01       	movw	r18, r24
   22646:	22 0f       	add	r18, r18
   22648:	33 1f       	adc	r19, r19
   2264a:	22 0f       	add	r18, r18
   2264c:	33 1f       	adc	r19, r19
   2264e:	82 0f       	add	r24, r18
   22650:	93 1f       	adc	r25, r19
   22652:	8b 57       	subi	r24, 0x7B	; 123
   22654:	93 4d       	sbci	r25, 0xD3	; 211
   22656:	20 e2       	ldi	r18, 0x20	; 32
   22658:	fc 01       	movw	r30, r24
   2265a:	20 83       	st	Z, r18
   2265c:	8a 81       	ldd	r24, Y+2	; 0x02
   2265e:	88 2f       	mov	r24, r24
   22660:	90 e0       	ldi	r25, 0x00	; 0
   22662:	88 0f       	add	r24, r24
   22664:	99 1f       	adc	r25, r25
   22666:	9c 01       	movw	r18, r24
   22668:	22 0f       	add	r18, r18
   2266a:	33 1f       	adc	r19, r19
   2266c:	22 0f       	add	r18, r18
   2266e:	33 1f       	adc	r19, r19
   22670:	82 0f       	add	r24, r18
   22672:	93 1f       	adc	r25, r19
   22674:	8a 57       	subi	r24, 0x7A	; 122
   22676:	93 4d       	sbci	r25, 0xD3	; 211
   22678:	fc 01       	movw	r30, r24
   2267a:	10 82       	st	Z, r1
   2267c:	11 82       	std	Z+1, r1	; 0x01
   2267e:	8a 81       	ldd	r24, Y+2	; 0x02
   22680:	88 2f       	mov	r24, r24
   22682:	90 e0       	ldi	r25, 0x00	; 0
   22684:	89 2b       	or	r24, r25
   22686:	11 f4       	brne	.+4      	; 0x2268c <udi_cdc_comm_enable+0x9a>
   22688:	19 82       	std	Y+1, r1	; 0x01
   2268a:	02 c0       	rjmp	.+4      	; 0x22690 <udi_cdc_comm_enable+0x9e>
   2268c:	19 82       	std	Y+1, r1	; 0x01
   2268e:	00 00       	nop
   22690:	8a 81       	ldd	r24, Y+2	; 0x02
   22692:	88 2f       	mov	r24, r24
   22694:	90 e0       	ldi	r25, 0x00	; 0
   22696:	29 81       	ldd	r18, Y+1	; 0x01
   22698:	22 2f       	mov	r18, r18
   2269a:	30 e0       	ldi	r19, 0x00	; 0
   2269c:	88 0f       	add	r24, r24
   2269e:	99 1f       	adc	r25, r25
   226a0:	ac 01       	movw	r20, r24
   226a2:	44 0f       	add	r20, r20
   226a4:	55 1f       	adc	r21, r21
   226a6:	44 0f       	add	r20, r20
   226a8:	55 1f       	adc	r21, r21
   226aa:	84 0f       	add	r24, r20
   226ac:	95 1f       	adc	r25, r21
   226ae:	88 57       	subi	r24, 0x78	; 120
   226b0:	93 4d       	sbci	r25, 0xD3	; 211
   226b2:	fc 01       	movw	r30, r24
   226b4:	20 83       	st	Z, r18
   226b6:	31 83       	std	Z+1, r19	; 0x01
   226b8:	8a 81       	ldd	r24, Y+2	; 0x02
   226ba:	88 2f       	mov	r24, r24
   226bc:	90 e0       	ldi	r25, 0x00	; 0
   226be:	88 0f       	add	r24, r24
   226c0:	99 1f       	adc	r25, r25
   226c2:	9c 01       	movw	r18, r24
   226c4:	22 0f       	add	r18, r18
   226c6:	33 1f       	adc	r19, r19
   226c8:	22 0f       	add	r18, r18
   226ca:	33 1f       	adc	r19, r19
   226cc:	82 0f       	add	r24, r18
   226ce:	93 1f       	adc	r25, r19
   226d0:	86 57       	subi	r24, 0x76	; 118
   226d2:	93 4d       	sbci	r25, 0xD3	; 211
   226d4:	22 e0       	ldi	r18, 0x02	; 2
   226d6:	30 e0       	ldi	r19, 0x00	; 0
   226d8:	fc 01       	movw	r30, r24
   226da:	20 83       	st	Z, r18
   226dc:	31 83       	std	Z+1, r19	; 0x01
   226de:	8a 81       	ldd	r24, Y+2	; 0x02
   226e0:	88 2f       	mov	r24, r24
   226e2:	90 e0       	ldi	r25, 0x00	; 0
   226e4:	88 0f       	add	r24, r24
   226e6:	99 1f       	adc	r25, r25
   226e8:	9c 01       	movw	r18, r24
   226ea:	22 0f       	add	r18, r18
   226ec:	33 1f       	adc	r19, r19
   226ee:	22 0f       	add	r18, r18
   226f0:	33 1f       	adc	r19, r19
   226f2:	82 0f       	add	r24, r18
   226f4:	93 1f       	adc	r25, r19
   226f6:	84 57       	subi	r24, 0x74	; 116
   226f8:	93 4d       	sbci	r25, 0xD3	; 211
   226fa:	fc 01       	movw	r30, r24
   226fc:	10 82       	st	Z, r1
   226fe:	11 82       	std	Z+1, r1	; 0x01
   22700:	8a 81       	ldd	r24, Y+2	; 0x02
   22702:	28 2f       	mov	r18, r24
   22704:	30 e0       	ldi	r19, 0x00	; 0
   22706:	c9 01       	movw	r24, r18
   22708:	88 0f       	add	r24, r24
   2270a:	99 1f       	adc	r25, r25
   2270c:	88 0f       	add	r24, r24
   2270e:	99 1f       	adc	r25, r25
   22710:	88 0f       	add	r24, r24
   22712:	99 1f       	adc	r25, r25
   22714:	82 1b       	sub	r24, r18
   22716:	93 0b       	sbc	r25, r19
   22718:	9c 01       	movw	r18, r24
   2271a:	26 58       	subi	r18, 0x86	; 134
   2271c:	33 4d       	sbci	r19, 0xD3	; 211
   2271e:	80 e0       	ldi	r24, 0x00	; 0
   22720:	92 ec       	ldi	r25, 0xC2	; 194
   22722:	a1 e0       	ldi	r26, 0x01	; 1
   22724:	b0 e0       	ldi	r27, 0x00	; 0
   22726:	f9 01       	movw	r30, r18
   22728:	80 83       	st	Z, r24
   2272a:	91 83       	std	Z+1, r25	; 0x01
   2272c:	a2 83       	std	Z+2, r26	; 0x02
   2272e:	b3 83       	std	Z+3, r27	; 0x03
   22730:	8a 81       	ldd	r24, Y+2	; 0x02
   22732:	28 2f       	mov	r18, r24
   22734:	30 e0       	ldi	r19, 0x00	; 0
   22736:	c9 01       	movw	r24, r18
   22738:	88 0f       	add	r24, r24
   2273a:	99 1f       	adc	r25, r25
   2273c:	88 0f       	add	r24, r24
   2273e:	99 1f       	adc	r25, r25
   22740:	88 0f       	add	r24, r24
   22742:	99 1f       	adc	r25, r25
   22744:	82 1b       	sub	r24, r18
   22746:	93 0b       	sbc	r25, r19
   22748:	82 58       	subi	r24, 0x82	; 130
   2274a:	93 4d       	sbci	r25, 0xD3	; 211
   2274c:	fc 01       	movw	r30, r24
   2274e:	10 82       	st	Z, r1
   22750:	8a 81       	ldd	r24, Y+2	; 0x02
   22752:	28 2f       	mov	r18, r24
   22754:	30 e0       	ldi	r19, 0x00	; 0
   22756:	c9 01       	movw	r24, r18
   22758:	88 0f       	add	r24, r24
   2275a:	99 1f       	adc	r25, r25
   2275c:	88 0f       	add	r24, r24
   2275e:	99 1f       	adc	r25, r25
   22760:	88 0f       	add	r24, r24
   22762:	99 1f       	adc	r25, r25
   22764:	82 1b       	sub	r24, r18
   22766:	93 0b       	sbc	r25, r19
   22768:	81 58       	subi	r24, 0x81	; 129
   2276a:	93 4d       	sbci	r25, 0xD3	; 211
   2276c:	fc 01       	movw	r30, r24
   2276e:	10 82       	st	Z, r1
   22770:	8a 81       	ldd	r24, Y+2	; 0x02
   22772:	28 2f       	mov	r18, r24
   22774:	30 e0       	ldi	r19, 0x00	; 0
   22776:	c9 01       	movw	r24, r18
   22778:	88 0f       	add	r24, r24
   2277a:	99 1f       	adc	r25, r25
   2277c:	88 0f       	add	r24, r24
   2277e:	99 1f       	adc	r25, r25
   22780:	88 0f       	add	r24, r24
   22782:	99 1f       	adc	r25, r25
   22784:	82 1b       	sub	r24, r18
   22786:	93 0b       	sbc	r25, r19
   22788:	80 58       	subi	r24, 0x80	; 128
   2278a:	93 4d       	sbci	r25, 0xD3	; 211
   2278c:	28 e0       	ldi	r18, 0x08	; 8
   2278e:	fc 01       	movw	r30, r24
   22790:	20 83       	st	Z, r18
   22792:	8a 81       	ldd	r24, Y+2	; 0x02
   22794:	28 2f       	mov	r18, r24
   22796:	30 e0       	ldi	r19, 0x00	; 0
   22798:	c9 01       	movw	r24, r18
   2279a:	88 0f       	add	r24, r24
   2279c:	99 1f       	adc	r25, r25
   2279e:	88 0f       	add	r24, r24
   227a0:	99 1f       	adc	r25, r25
   227a2:	88 0f       	add	r24, r24
   227a4:	99 1f       	adc	r25, r25
   227a6:	82 1b       	sub	r24, r18
   227a8:	93 0b       	sbc	r25, r19
   227aa:	86 58       	subi	r24, 0x86	; 134
   227ac:	93 4d       	sbci	r25, 0xD3	; 211
   227ae:	bc 01       	movw	r22, r24
   227b0:	8a 81       	ldd	r24, Y+2	; 0x02
   227b2:	0e 94 aa 3f 	call	0x7f54	; 0x7f54 <usb_callback_config>
   227b6:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <usb_callback_cdc_enable>
   227ba:	98 2f       	mov	r25, r24
   227bc:	81 e0       	ldi	r24, 0x01	; 1
   227be:	89 27       	eor	r24, r25
   227c0:	88 23       	and	r24, r24
   227c2:	11 f0       	breq	.+4      	; 0x227c8 <udi_cdc_comm_enable+0x1d6>
   227c4:	80 e0       	ldi	r24, 0x00	; 0
   227c6:	06 c0       	rjmp	.+12     	; 0x227d4 <udi_cdc_comm_enable+0x1e2>
   227c8:	80 91 8e 2c 	lds	r24, 0x2C8E	; 0x802c8e <udi_cdc_nb_comm_enabled>
   227cc:	8f 5f       	subi	r24, 0xFF	; 255
   227ce:	80 93 8e 2c 	sts	0x2C8E, r24	; 0x802c8e <udi_cdc_nb_comm_enabled>
   227d2:	81 e0       	ldi	r24, 0x01	; 1
   227d4:	0f 90       	pop	r0
   227d6:	0f 90       	pop	r0
   227d8:	df 91       	pop	r29
   227da:	cf 91       	pop	r28
   227dc:	08 95       	ret

000227de <udi_cdc_data_enable>:
   227de:	cf 93       	push	r28
   227e0:	df 93       	push	r29
   227e2:	1f 92       	push	r1
   227e4:	cd b7       	in	r28, 0x3d	; 61
   227e6:	de b7       	in	r29, 0x3e	; 62
   227e8:	19 82       	std	Y+1, r1	; 0x01
   227ea:	10 92 8f 2c 	sts	0x2C8F, r1	; 0x802c8f <udi_cdc_nb_data_enabled>
   227ee:	89 81       	ldd	r24, Y+1	; 0x01
   227f0:	88 2f       	mov	r24, r24
   227f2:	90 e0       	ldi	r25, 0x00	; 0
   227f4:	8f 55       	subi	r24, 0x5F	; 95
   227f6:	9e 4c       	sbci	r25, 0xCE	; 206
   227f8:	fc 01       	movw	r30, r24
   227fa:	10 82       	st	Z, r1
   227fc:	89 81       	ldd	r24, Y+1	; 0x01
   227fe:	88 2f       	mov	r24, r24
   22800:	90 e0       	ldi	r25, 0x00	; 0
   22802:	8e 55       	subi	r24, 0x5E	; 94
   22804:	9e 4c       	sbci	r25, 0xCE	; 206
   22806:	fc 01       	movw	r30, r24
   22808:	10 82       	st	Z, r1
   2280a:	89 81       	ldd	r24, Y+1	; 0x01
   2280c:	88 2f       	mov	r24, r24
   2280e:	90 e0       	ldi	r25, 0x00	; 0
   22810:	82 56       	subi	r24, 0x62	; 98
   22812:	9e 4c       	sbci	r25, 0xCE	; 206
   22814:	fc 01       	movw	r30, r24
   22816:	10 82       	st	Z, r1
   22818:	89 81       	ldd	r24, Y+1	; 0x01
   2281a:	88 2f       	mov	r24, r24
   2281c:	90 e0       	ldi	r25, 0x00	; 0
   2281e:	88 0f       	add	r24, r24
   22820:	99 1f       	adc	r25, r25
   22822:	88 0f       	add	r24, r24
   22824:	99 1f       	adc	r25, r25
   22826:	86 56       	subi	r24, 0x66	; 102
   22828:	9e 4c       	sbci	r25, 0xCE	; 206
   2282a:	fc 01       	movw	r30, r24
   2282c:	10 82       	st	Z, r1
   2282e:	11 82       	std	Z+1, r1	; 0x01
   22830:	89 81       	ldd	r24, Y+1	; 0x01
   22832:	88 2f       	mov	r24, r24
   22834:	90 e0       	ldi	r25, 0x00	; 0
   22836:	88 0f       	add	r24, r24
   22838:	99 1f       	adc	r25, r25
   2283a:	88 0f       	add	r24, r24
   2283c:	99 1f       	adc	r25, r25
   2283e:	84 56       	subi	r24, 0x64	; 100
   22840:	9e 4c       	sbci	r25, 0xCE	; 206
   22842:	fc 01       	movw	r30, r24
   22844:	10 82       	st	Z, r1
   22846:	11 82       	std	Z+1, r1	; 0x01
   22848:	89 81       	ldd	r24, Y+1	; 0x01
   2284a:	88 2f       	mov	r24, r24
   2284c:	90 e0       	ldi	r25, 0x00	; 0
   2284e:	88 0f       	add	r24, r24
   22850:	99 1f       	adc	r25, r25
   22852:	81 56       	subi	r24, 0x61	; 97
   22854:	9e 4c       	sbci	r25, 0xCE	; 206
   22856:	fc 01       	movw	r30, r24
   22858:	10 82       	st	Z, r1
   2285a:	11 82       	std	Z+1, r1	; 0x01
   2285c:	89 81       	ldd	r24, Y+1	; 0x01
   2285e:	c6 d2       	rcall	.+1420   	; 0x22dec <udi_cdc_tx_send>
   22860:	89 81       	ldd	r24, Y+1	; 0x01
   22862:	88 2f       	mov	r24, r24
   22864:	90 e0       	ldi	r25, 0x00	; 0
   22866:	87 5e       	subi	r24, 0xE7	; 231
   22868:	90 4d       	sbci	r25, 0xD0	; 208
   2286a:	fc 01       	movw	r30, r24
   2286c:	10 82       	st	Z, r1
   2286e:	89 81       	ldd	r24, Y+1	; 0x01
   22870:	88 2f       	mov	r24, r24
   22872:	90 e0       	ldi	r25, 0x00	; 0
   22874:	8a 5e       	subi	r24, 0xEA	; 234
   22876:	90 4d       	sbci	r25, 0xD0	; 208
   22878:	fc 01       	movw	r30, r24
   2287a:	10 82       	st	Z, r1
   2287c:	89 81       	ldd	r24, Y+1	; 0x01
   2287e:	88 2f       	mov	r24, r24
   22880:	90 e0       	ldi	r25, 0x00	; 0
   22882:	88 0f       	add	r24, r24
   22884:	99 1f       	adc	r25, r25
   22886:	88 0f       	add	r24, r24
   22888:	99 1f       	adc	r25, r25
   2288a:	8e 5e       	subi	r24, 0xEE	; 238
   2288c:	90 4d       	sbci	r25, 0xD0	; 208
   2288e:	fc 01       	movw	r30, r24
   22890:	10 82       	st	Z, r1
   22892:	11 82       	std	Z+1, r1	; 0x01
   22894:	89 81       	ldd	r24, Y+1	; 0x01
   22896:	88 2f       	mov	r24, r24
   22898:	90 e0       	ldi	r25, 0x00	; 0
   2289a:	88 0f       	add	r24, r24
   2289c:	99 1f       	adc	r25, r25
   2289e:	88 0f       	add	r24, r24
   228a0:	99 1f       	adc	r25, r25
   228a2:	8c 5e       	subi	r24, 0xEC	; 236
   228a4:	90 4d       	sbci	r25, 0xD0	; 208
   228a6:	fc 01       	movw	r30, r24
   228a8:	10 82       	st	Z, r1
   228aa:	11 82       	std	Z+1, r1	; 0x01
   228ac:	89 81       	ldd	r24, Y+1	; 0x01
   228ae:	88 2f       	mov	r24, r24
   228b0:	90 e0       	ldi	r25, 0x00	; 0
   228b2:	88 0f       	add	r24, r24
   228b4:	99 1f       	adc	r25, r25
   228b6:	89 5e       	subi	r24, 0xE9	; 233
   228b8:	90 4d       	sbci	r25, 0xD0	; 208
   228ba:	fc 01       	movw	r30, r24
   228bc:	10 82       	st	Z, r1
   228be:	11 82       	std	Z+1, r1	; 0x01
   228c0:	89 81       	ldd	r24, Y+1	; 0x01
   228c2:	27 d1       	rcall	.+590    	; 0x22b12 <udi_cdc_rx_start>
   228c4:	98 2f       	mov	r25, r24
   228c6:	81 e0       	ldi	r24, 0x01	; 1
   228c8:	89 27       	eor	r24, r25
   228ca:	88 23       	and	r24, r24
   228cc:	11 f0       	breq	.+4      	; 0x228d2 <udi_cdc_data_enable+0xf4>
   228ce:	80 e0       	ldi	r24, 0x00	; 0
   228d0:	0d c0       	rjmp	.+26     	; 0x228ec <udi_cdc_data_enable+0x10e>
   228d2:	80 91 8f 2c 	lds	r24, 0x2C8F	; 0x802c8f <udi_cdc_nb_data_enabled>
   228d6:	8f 5f       	subi	r24, 0xFF	; 255
   228d8:	80 93 8f 2c 	sts	0x2C8F, r24	; 0x802c8f <udi_cdc_nb_data_enabled>
   228dc:	80 91 8f 2c 	lds	r24, 0x2C8F	; 0x802c8f <udi_cdc_nb_data_enabled>
   228e0:	81 30       	cpi	r24, 0x01	; 1
   228e2:	19 f4       	brne	.+6      	; 0x228ea <udi_cdc_data_enable+0x10c>
   228e4:	81 e0       	ldi	r24, 0x01	; 1
   228e6:	80 93 90 2c 	sts	0x2C90, r24	; 0x802c90 <udi_cdc_data_running>
   228ea:	81 e0       	ldi	r24, 0x01	; 1
   228ec:	0f 90       	pop	r0
   228ee:	df 91       	pop	r29
   228f0:	cf 91       	pop	r28
   228f2:	08 95       	ret

000228f4 <udi_cdc_comm_disable>:
   228f4:	cf 93       	push	r28
   228f6:	df 93       	push	r29
   228f8:	cd b7       	in	r28, 0x3d	; 61
   228fa:	de b7       	in	r29, 0x3e	; 62
   228fc:	80 91 8e 2c 	lds	r24, 0x2C8E	; 0x802c8e <udi_cdc_nb_comm_enabled>
   22900:	81 50       	subi	r24, 0x01	; 1
   22902:	80 93 8e 2c 	sts	0x2C8E, r24	; 0x802c8e <udi_cdc_nb_comm_enabled>
   22906:	00 00       	nop
   22908:	df 91       	pop	r29
   2290a:	cf 91       	pop	r28
   2290c:	08 95       	ret

0002290e <udi_cdc_data_disable>:
   2290e:	cf 93       	push	r28
   22910:	df 93       	push	r29
   22912:	1f 92       	push	r1
   22914:	cd b7       	in	r28, 0x3d	; 61
   22916:	de b7       	in	r29, 0x3e	; 62
   22918:	80 91 8f 2c 	lds	r24, 0x2C8F	; 0x802c8f <udi_cdc_nb_data_enabled>
   2291c:	81 50       	subi	r24, 0x01	; 1
   2291e:	80 93 8f 2c 	sts	0x2C8F, r24	; 0x802c8f <udi_cdc_nb_data_enabled>
   22922:	80 91 8f 2c 	lds	r24, 0x2C8F	; 0x802c8f <udi_cdc_nb_data_enabled>
   22926:	89 83       	std	Y+1, r24	; 0x01
   22928:	0e 94 a0 3f 	call	0x7f40	; 0x7f40 <usb_callback_cdc_disable>
   2292c:	10 92 90 2c 	sts	0x2C90, r1	; 0x802c90 <udi_cdc_data_running>
   22930:	00 00       	nop
   22932:	0f 90       	pop	r0
   22934:	df 91       	pop	r29
   22936:	cf 91       	pop	r28
   22938:	08 95       	ret

0002293a <udi_cdc_comm_setup>:
   2293a:	cf 93       	push	r28
   2293c:	df 93       	push	r29
   2293e:	1f 92       	push	r1
   22940:	cd b7       	in	r28, 0x3d	; 61
   22942:	de b7       	in	r29, 0x3e	; 62
   22944:	b3 d0       	rcall	.+358    	; 0x22aac <udi_cdc_setup_to_port>
   22946:	89 83       	std	Y+1, r24	; 0x01
   22948:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   2294c:	88 23       	and	r24, r24
   2294e:	84 f5       	brge	.+96     	; 0x229b0 <udi_cdc_comm_setup+0x76>
   22950:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   22954:	88 2f       	mov	r24, r24
   22956:	90 e0       	ldi	r25, 0x00	; 0
   22958:	80 76       	andi	r24, 0x60	; 96
   2295a:	99 27       	eor	r25, r25
   2295c:	80 97       	sbiw	r24, 0x20	; 32
   2295e:	41 f5       	brne	.+80     	; 0x229b0 <udi_cdc_comm_setup+0x76>
   22960:	80 91 c2 31 	lds	r24, 0x31C2	; 0x8031c2 <udd_g_ctrlreq+0x1>
   22964:	88 2f       	mov	r24, r24
   22966:	90 e0       	ldi	r25, 0x00	; 0
   22968:	81 97       	sbiw	r24, 0x21	; 33
   2296a:	11 f5       	brne	.+68     	; 0x229b0 <udi_cdc_comm_setup+0x76>
   2296c:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   22970:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   22974:	07 97       	sbiw	r24, 0x07	; 7
   22976:	11 f0       	breq	.+4      	; 0x2297c <udi_cdc_comm_setup+0x42>
   22978:	80 e0       	ldi	r24, 0x00	; 0
   2297a:	79 c0       	rjmp	.+242    	; 0x22a6e <udi_cdc_comm_setup+0x134>
   2297c:	89 81       	ldd	r24, Y+1	; 0x01
   2297e:	28 2f       	mov	r18, r24
   22980:	30 e0       	ldi	r19, 0x00	; 0
   22982:	c9 01       	movw	r24, r18
   22984:	88 0f       	add	r24, r24
   22986:	99 1f       	adc	r25, r25
   22988:	88 0f       	add	r24, r24
   2298a:	99 1f       	adc	r25, r25
   2298c:	88 0f       	add	r24, r24
   2298e:	99 1f       	adc	r25, r25
   22990:	82 1b       	sub	r24, r18
   22992:	93 0b       	sbc	r25, r19
   22994:	86 58       	subi	r24, 0x86	; 134
   22996:	93 4d       	sbci	r25, 0xD3	; 211
   22998:	80 93 c9 31 	sts	0x31C9, r24	; 0x8031c9 <udd_g_ctrlreq+0x8>
   2299c:	90 93 ca 31 	sts	0x31CA, r25	; 0x8031ca <udd_g_ctrlreq+0x9>
   229a0:	87 e0       	ldi	r24, 0x07	; 7
   229a2:	90 e0       	ldi	r25, 0x00	; 0
   229a4:	80 93 cb 31 	sts	0x31CB, r24	; 0x8031cb <udd_g_ctrlreq+0xa>
   229a8:	90 93 cc 31 	sts	0x31CC, r25	; 0x8031cc <udd_g_ctrlreq+0xb>
   229ac:	81 e0       	ldi	r24, 0x01	; 1
   229ae:	5f c0       	rjmp	.+190    	; 0x22a6e <udi_cdc_comm_setup+0x134>
   229b0:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   229b4:	88 23       	and	r24, r24
   229b6:	0c f4       	brge	.+2      	; 0x229ba <udi_cdc_comm_setup+0x80>
   229b8:	59 c0       	rjmp	.+178    	; 0x22a6c <udi_cdc_comm_setup+0x132>
   229ba:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   229be:	88 2f       	mov	r24, r24
   229c0:	90 e0       	ldi	r25, 0x00	; 0
   229c2:	80 76       	andi	r24, 0x60	; 96
   229c4:	99 27       	eor	r25, r25
   229c6:	80 97       	sbiw	r24, 0x20	; 32
   229c8:	09 f0       	breq	.+2      	; 0x229cc <udi_cdc_comm_setup+0x92>
   229ca:	50 c0       	rjmp	.+160    	; 0x22a6c <udi_cdc_comm_setup+0x132>
   229cc:	80 91 c2 31 	lds	r24, 0x31C2	; 0x8031c2 <udd_g_ctrlreq+0x1>
   229d0:	88 2f       	mov	r24, r24
   229d2:	90 e0       	ldi	r25, 0x00	; 0
   229d4:	80 32       	cpi	r24, 0x20	; 32
   229d6:	91 05       	cpc	r25, r1
   229d8:	19 f0       	breq	.+6      	; 0x229e0 <udi_cdc_comm_setup+0xa6>
   229da:	82 97       	sbiw	r24, 0x22	; 34
   229dc:	49 f1       	breq	.+82     	; 0x22a30 <udi_cdc_comm_setup+0xf6>
   229de:	46 c0       	rjmp	.+140    	; 0x22a6c <udi_cdc_comm_setup+0x132>
   229e0:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   229e4:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   229e8:	07 97       	sbiw	r24, 0x07	; 7
   229ea:	11 f0       	breq	.+4      	; 0x229f0 <udi_cdc_comm_setup+0xb6>
   229ec:	80 e0       	ldi	r24, 0x00	; 0
   229ee:	3f c0       	rjmp	.+126    	; 0x22a6e <udi_cdc_comm_setup+0x134>
   229f0:	89 e7       	ldi	r24, 0x79	; 121
   229f2:	91 e0       	ldi	r25, 0x01	; 1
   229f4:	80 93 cd 31 	sts	0x31CD, r24	; 0x8031cd <udd_g_ctrlreq+0xc>
   229f8:	90 93 ce 31 	sts	0x31CE, r25	; 0x8031ce <udd_g_ctrlreq+0xd>
   229fc:	89 81       	ldd	r24, Y+1	; 0x01
   229fe:	28 2f       	mov	r18, r24
   22a00:	30 e0       	ldi	r19, 0x00	; 0
   22a02:	c9 01       	movw	r24, r18
   22a04:	88 0f       	add	r24, r24
   22a06:	99 1f       	adc	r25, r25
   22a08:	88 0f       	add	r24, r24
   22a0a:	99 1f       	adc	r25, r25
   22a0c:	88 0f       	add	r24, r24
   22a0e:	99 1f       	adc	r25, r25
   22a10:	82 1b       	sub	r24, r18
   22a12:	93 0b       	sbc	r25, r19
   22a14:	86 58       	subi	r24, 0x86	; 134
   22a16:	93 4d       	sbci	r25, 0xD3	; 211
   22a18:	80 93 c9 31 	sts	0x31C9, r24	; 0x8031c9 <udd_g_ctrlreq+0x8>
   22a1c:	90 93 ca 31 	sts	0x31CA, r25	; 0x8031ca <udd_g_ctrlreq+0x9>
   22a20:	87 e0       	ldi	r24, 0x07	; 7
   22a22:	90 e0       	ldi	r25, 0x00	; 0
   22a24:	80 93 cb 31 	sts	0x31CB, r24	; 0x8031cb <udd_g_ctrlreq+0xa>
   22a28:	90 93 cc 31 	sts	0x31CC, r25	; 0x8031cc <udd_g_ctrlreq+0xb>
   22a2c:	81 e0       	ldi	r24, 0x01	; 1
   22a2e:	1f c0       	rjmp	.+62     	; 0x22a6e <udi_cdc_comm_setup+0x134>
   22a30:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   22a34:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   22a38:	81 70       	andi	r24, 0x01	; 1
   22a3a:	99 27       	eor	r25, r25
   22a3c:	21 e0       	ldi	r18, 0x01	; 1
   22a3e:	89 2b       	or	r24, r25
   22a40:	09 f4       	brne	.+2      	; 0x22a44 <udi_cdc_comm_setup+0x10a>
   22a42:	20 e0       	ldi	r18, 0x00	; 0
   22a44:	62 2f       	mov	r22, r18
   22a46:	89 81       	ldd	r24, Y+1	; 0x01
   22a48:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <usb_callback_cdc_set_dtr>
   22a4c:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   22a50:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   22a54:	82 70       	andi	r24, 0x02	; 2
   22a56:	99 27       	eor	r25, r25
   22a58:	21 e0       	ldi	r18, 0x01	; 1
   22a5a:	89 2b       	or	r24, r25
   22a5c:	09 f4       	brne	.+2      	; 0x22a60 <udi_cdc_comm_setup+0x126>
   22a5e:	20 e0       	ldi	r18, 0x00	; 0
   22a60:	62 2f       	mov	r22, r18
   22a62:	89 81       	ldd	r24, Y+1	; 0x01
   22a64:	0e 94 c7 3f 	call	0x7f8e	; 0x7f8e <usb_callback_cdc_set_rts>
   22a68:	81 e0       	ldi	r24, 0x01	; 1
   22a6a:	01 c0       	rjmp	.+2      	; 0x22a6e <udi_cdc_comm_setup+0x134>
   22a6c:	80 e0       	ldi	r24, 0x00	; 0
   22a6e:	0f 90       	pop	r0
   22a70:	df 91       	pop	r29
   22a72:	cf 91       	pop	r28
   22a74:	08 95       	ret

00022a76 <udi_cdc_data_setup>:
   22a76:	cf 93       	push	r28
   22a78:	df 93       	push	r29
   22a7a:	cd b7       	in	r28, 0x3d	; 61
   22a7c:	de b7       	in	r29, 0x3e	; 62
   22a7e:	80 e0       	ldi	r24, 0x00	; 0
   22a80:	df 91       	pop	r29
   22a82:	cf 91       	pop	r28
   22a84:	08 95       	ret

00022a86 <udi_cdc_getsetting>:
   22a86:	cf 93       	push	r28
   22a88:	df 93       	push	r29
   22a8a:	cd b7       	in	r28, 0x3d	; 61
   22a8c:	de b7       	in	r29, 0x3e	; 62
   22a8e:	80 e0       	ldi	r24, 0x00	; 0
   22a90:	df 91       	pop	r29
   22a92:	cf 91       	pop	r28
   22a94:	08 95       	ret

00022a96 <udi_cdc_data_sof_notify>:
   22a96:	cf 93       	push	r28
   22a98:	df 93       	push	r29
   22a9a:	cd b7       	in	r28, 0x3d	; 61
   22a9c:	de b7       	in	r29, 0x3e	; 62
   22a9e:	80 91 a3 31 	lds	r24, 0x31A3	; 0x8031a3 <port_notify.4989>
   22aa2:	a4 d1       	rcall	.+840    	; 0x22dec <udi_cdc_tx_send>
   22aa4:	00 00       	nop
   22aa6:	df 91       	pop	r29
   22aa8:	cf 91       	pop	r28
   22aaa:	08 95       	ret

00022aac <udi_cdc_setup_to_port>:
   22aac:	cf 93       	push	r28
   22aae:	df 93       	push	r29
   22ab0:	1f 92       	push	r1
   22ab2:	cd b7       	in	r28, 0x3d	; 61
   22ab4:	de b7       	in	r29, 0x3e	; 62
   22ab6:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   22aba:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   22abe:	99 27       	eor	r25, r25
   22ac0:	89 2b       	or	r24, r25
   22ac2:	11 f4       	brne	.+4      	; 0x22ac8 <udi_cdc_setup_to_port+0x1c>
   22ac4:	19 82       	std	Y+1, r1	; 0x01
   22ac6:	02 c0       	rjmp	.+4      	; 0x22acc <udi_cdc_setup_to_port+0x20>
   22ac8:	19 82       	std	Y+1, r1	; 0x01
   22aca:	00 00       	nop
   22acc:	89 81       	ldd	r24, Y+1	; 0x01
   22ace:	0f 90       	pop	r0
   22ad0:	df 91       	pop	r29
   22ad2:	cf 91       	pop	r28
   22ad4:	08 95       	ret

00022ad6 <udi_cdc_line_coding_received>:
   22ad6:	cf 93       	push	r28
   22ad8:	df 93       	push	r29
   22ada:	1f 92       	push	r1
   22adc:	cd b7       	in	r28, 0x3d	; 61
   22ade:	de b7       	in	r29, 0x3e	; 62
   22ae0:	e5 df       	rcall	.-54     	; 0x22aac <udi_cdc_setup_to_port>
   22ae2:	89 83       	std	Y+1, r24	; 0x01
   22ae4:	89 81       	ldd	r24, Y+1	; 0x01
   22ae6:	28 2f       	mov	r18, r24
   22ae8:	30 e0       	ldi	r19, 0x00	; 0
   22aea:	c9 01       	movw	r24, r18
   22aec:	88 0f       	add	r24, r24
   22aee:	99 1f       	adc	r25, r25
   22af0:	88 0f       	add	r24, r24
   22af2:	99 1f       	adc	r25, r25
   22af4:	88 0f       	add	r24, r24
   22af6:	99 1f       	adc	r25, r25
   22af8:	82 1b       	sub	r24, r18
   22afa:	93 0b       	sbc	r25, r19
   22afc:	86 58       	subi	r24, 0x86	; 134
   22afe:	93 4d       	sbci	r25, 0xD3	; 211
   22b00:	bc 01       	movw	r22, r24
   22b02:	89 81       	ldd	r24, Y+1	; 0x01
   22b04:	0e 94 aa 3f 	call	0x7f54	; 0x7f54 <usb_callback_config>
   22b08:	00 00       	nop
   22b0a:	0f 90       	pop	r0
   22b0c:	df 91       	pop	r29
   22b0e:	cf 91       	pop	r28
   22b10:	08 95       	ret

00022b12 <udi_cdc_rx_start>:
   22b12:	0f 93       	push	r16
   22b14:	1f 93       	push	r17
   22b16:	cf 93       	push	r28
   22b18:	df 93       	push	r29
   22b1a:	00 d0       	rcall	.+0      	; 0x22b1c <udi_cdc_rx_start+0xa>
   22b1c:	1f 92       	push	r1
   22b1e:	cd b7       	in	r28, 0x3d	; 61
   22b20:	de b7       	in	r29, 0x3e	; 62
   22b22:	8c 83       	std	Y+4, r24	; 0x04
   22b24:	1c 82       	std	Y+4, r1	; 0x04
   22b26:	45 dd       	rcall	.-1398   	; 0x225b2 <cpu_irq_save>
   22b28:	8a 83       	std	Y+2, r24	; 0x02
   22b2a:	8c 81       	ldd	r24, Y+4	; 0x04
   22b2c:	88 2f       	mov	r24, r24
   22b2e:	90 e0       	ldi	r25, 0x00	; 0
   22b30:	8a 5e       	subi	r24, 0xEA	; 234
   22b32:	90 4d       	sbci	r25, 0xD0	; 208
   22b34:	fc 01       	movw	r30, r24
   22b36:	80 81       	ld	r24, Z
   22b38:	8b 83       	std	Y+3, r24	; 0x03
   22b3a:	8c 81       	ldd	r24, Y+4	; 0x04
   22b3c:	88 2f       	mov	r24, r24
   22b3e:	90 e0       	ldi	r25, 0x00	; 0
   22b40:	87 5e       	subi	r24, 0xE7	; 231
   22b42:	90 4d       	sbci	r25, 0xD0	; 208
   22b44:	fc 01       	movw	r30, r24
   22b46:	80 81       	ld	r24, Z
   22b48:	88 23       	and	r24, r24
   22b4a:	f1 f4       	brne	.+60     	; 0x22b88 <udi_cdc_rx_start+0x76>
   22b4c:	8c 81       	ldd	r24, Y+4	; 0x04
   22b4e:	88 2f       	mov	r24, r24
   22b50:	90 e0       	ldi	r25, 0x00	; 0
   22b52:	88 0f       	add	r24, r24
   22b54:	99 1f       	adc	r25, r25
   22b56:	89 5e       	subi	r24, 0xE9	; 233
   22b58:	90 4d       	sbci	r25, 0xD0	; 208
   22b5a:	fc 01       	movw	r30, r24
   22b5c:	20 81       	ld	r18, Z
   22b5e:	31 81       	ldd	r19, Z+1	; 0x01
   22b60:	8c 81       	ldd	r24, Y+4	; 0x04
   22b62:	48 2f       	mov	r20, r24
   22b64:	50 e0       	ldi	r21, 0x00	; 0
   22b66:	8b 81       	ldd	r24, Y+3	; 0x03
   22b68:	88 2f       	mov	r24, r24
   22b6a:	90 e0       	ldi	r25, 0x00	; 0
   22b6c:	44 0f       	add	r20, r20
   22b6e:	55 1f       	adc	r21, r21
   22b70:	84 0f       	add	r24, r20
   22b72:	95 1f       	adc	r25, r21
   22b74:	88 0f       	add	r24, r24
   22b76:	99 1f       	adc	r25, r25
   22b78:	8e 5e       	subi	r24, 0xEE	; 238
   22b7a:	90 4d       	sbci	r25, 0xD0	; 208
   22b7c:	fc 01       	movw	r30, r24
   22b7e:	80 81       	ld	r24, Z
   22b80:	91 81       	ldd	r25, Z+1	; 0x01
   22b82:	28 17       	cp	r18, r24
   22b84:	39 07       	cpc	r19, r25
   22b86:	20 f4       	brcc	.+8      	; 0x22b90 <udi_cdc_rx_start+0x7e>
   22b88:	8a 81       	ldd	r24, Y+2	; 0x02
   22b8a:	23 dd       	rcall	.-1466   	; 0x225d2 <cpu_irq_restore>
   22b8c:	80 e0       	ldi	r24, 0x00	; 0
   22b8e:	5b c0       	rjmp	.+182    	; 0x22c46 <udi_cdc_rx_start+0x134>
   22b90:	8c 81       	ldd	r24, Y+4	; 0x04
   22b92:	88 2f       	mov	r24, r24
   22b94:	90 e0       	ldi	r25, 0x00	; 0
   22b96:	88 0f       	add	r24, r24
   22b98:	99 1f       	adc	r25, r25
   22b9a:	89 5e       	subi	r24, 0xE9	; 233
   22b9c:	90 4d       	sbci	r25, 0xD0	; 208
   22b9e:	fc 01       	movw	r30, r24
   22ba0:	10 82       	st	Z, r1
   22ba2:	11 82       	std	Z+1, r1	; 0x01
   22ba4:	8c 81       	ldd	r24, Y+4	; 0x04
   22ba6:	88 2f       	mov	r24, r24
   22ba8:	90 e0       	ldi	r25, 0x00	; 0
   22baa:	21 e0       	ldi	r18, 0x01	; 1
   22bac:	3b 81       	ldd	r19, Y+3	; 0x03
   22bae:	33 23       	and	r19, r19
   22bb0:	09 f0       	breq	.+2      	; 0x22bb4 <udi_cdc_rx_start+0xa2>
   22bb2:	20 e0       	ldi	r18, 0x00	; 0
   22bb4:	8a 5e       	subi	r24, 0xEA	; 234
   22bb6:	90 4d       	sbci	r25, 0xD0	; 208
   22bb8:	fc 01       	movw	r30, r24
   22bba:	20 83       	st	Z, r18
   22bbc:	8c 81       	ldd	r24, Y+4	; 0x04
   22bbe:	88 2f       	mov	r24, r24
   22bc0:	90 e0       	ldi	r25, 0x00	; 0
   22bc2:	87 5e       	subi	r24, 0xE7	; 231
   22bc4:	90 4d       	sbci	r25, 0xD0	; 208
   22bc6:	21 e0       	ldi	r18, 0x01	; 1
   22bc8:	fc 01       	movw	r30, r24
   22bca:	20 83       	st	Z, r18
   22bcc:	8a 81       	ldd	r24, Y+2	; 0x02
   22bce:	01 dd       	rcall	.-1534   	; 0x225d2 <cpu_irq_restore>
   22bd0:	8c 81       	ldd	r24, Y+4	; 0x04
   22bd2:	91 d2       	rcall	.+1314   	; 0x230f6 <udi_cdc_multi_is_rx_ready>
   22bd4:	88 23       	and	r24, r24
   22bd6:	19 f0       	breq	.+6      	; 0x22bde <udi_cdc_rx_start+0xcc>
   22bd8:	8c 81       	ldd	r24, Y+4	; 0x04
   22bda:	0e 94 d5 3f 	call	0x7faa	; 0x7faa <usb_callback_rx_notify>
   22bde:	8c 81       	ldd	r24, Y+4	; 0x04
   22be0:	88 2f       	mov	r24, r24
   22be2:	90 e0       	ldi	r25, 0x00	; 0
   22be4:	89 2b       	or	r24, r25
   22be6:	19 f4       	brne	.+6      	; 0x22bee <udi_cdc_rx_start+0xdc>
   22be8:	82 e0       	ldi	r24, 0x02	; 2
   22bea:	89 83       	std	Y+1, r24	; 0x01
   22bec:	03 c0       	rjmp	.+6      	; 0x22bf4 <udi_cdc_rx_start+0xe2>
   22bee:	82 e0       	ldi	r24, 0x02	; 2
   22bf0:	89 83       	std	Y+1, r24	; 0x01
   22bf2:	00 00       	nop
   22bf4:	8c 81       	ldd	r24, Y+4	; 0x04
   22bf6:	68 2f       	mov	r22, r24
   22bf8:	70 e0       	ldi	r23, 0x00	; 0
   22bfa:	8b 81       	ldd	r24, Y+3	; 0x03
   22bfc:	48 2f       	mov	r20, r24
   22bfe:	50 e0       	ldi	r21, 0x00	; 0
   22c00:	80 e4       	ldi	r24, 0x40	; 64
   22c02:	91 e0       	ldi	r25, 0x01	; 1
   22c04:	48 9f       	mul	r20, r24
   22c06:	90 01       	movw	r18, r0
   22c08:	49 9f       	mul	r20, r25
   22c0a:	30 0d       	add	r19, r0
   22c0c:	58 9f       	mul	r21, r24
   22c0e:	30 0d       	add	r19, r0
   22c10:	11 24       	eor	r1, r1
   22c12:	cb 01       	movw	r24, r22
   22c14:	96 95       	lsr	r25
   22c16:	98 2f       	mov	r25, r24
   22c18:	88 27       	eor	r24, r24
   22c1a:	97 95       	ror	r25
   22c1c:	87 95       	ror	r24
   22c1e:	ac 01       	movw	r20, r24
   22c20:	44 0f       	add	r20, r20
   22c22:	55 1f       	adc	r21, r21
   22c24:	44 0f       	add	r20, r20
   22c26:	55 1f       	adc	r21, r21
   22c28:	84 0f       	add	r24, r20
   22c2a:	95 1f       	adc	r25, r21
   22c2c:	82 0f       	add	r24, r18
   22c2e:	93 1f       	adc	r25, r19
   22c30:	8e 56       	subi	r24, 0x6E	; 110
   22c32:	93 4d       	sbci	r25, 0xD3	; 211
   22c34:	07 e7       	ldi	r16, 0x77	; 119
   22c36:	11 e0       	ldi	r17, 0x01	; 1
   22c38:	20 e4       	ldi	r18, 0x40	; 64
   22c3a:	31 e0       	ldi	r19, 0x01	; 1
   22c3c:	ac 01       	movw	r20, r24
   22c3e:	61 e0       	ldi	r22, 0x01	; 1
   22c40:	89 81       	ldd	r24, Y+1	; 0x01
   22c42:	0e 94 f5 bd 	call	0x17bea	; 0x17bea <udd_ep_run>
   22c46:	24 96       	adiw	r28, 0x04	; 4
   22c48:	cd bf       	out	0x3d, r28	; 61
   22c4a:	de bf       	out	0x3e, r29	; 62
   22c4c:	df 91       	pop	r29
   22c4e:	cf 91       	pop	r28
   22c50:	1f 91       	pop	r17
   22c52:	0f 91       	pop	r16
   22c54:	08 95       	ret

00022c56 <udi_cdc_data_received>:
   22c56:	0f 93       	push	r16
   22c58:	1f 93       	push	r17
   22c5a:	cf 93       	push	r28
   22c5c:	df 93       	push	r29
   22c5e:	00 d0       	rcall	.+0      	; 0x22c60 <udi_cdc_data_received+0xa>
   22c60:	00 d0       	rcall	.+0      	; 0x22c62 <udi_cdc_data_received+0xc>
   22c62:	cd b7       	in	r28, 0x3d	; 61
   22c64:	de b7       	in	r29, 0x3e	; 62
   22c66:	8b 83       	std	Y+3, r24	; 0x03
   22c68:	6c 83       	std	Y+4, r22	; 0x04
   22c6a:	7d 83       	std	Y+5, r23	; 0x05
   22c6c:	4e 83       	std	Y+6, r20	; 0x06
   22c6e:	8e 81       	ldd	r24, Y+6	; 0x06
   22c70:	88 2f       	mov	r24, r24
   22c72:	90 e0       	ldi	r25, 0x00	; 0
   22c74:	02 97       	sbiw	r24, 0x02	; 2
   22c76:	11 f4       	brne	.+4      	; 0x22c7c <udi_cdc_data_received+0x26>
   22c78:	19 82       	std	Y+1, r1	; 0x01
   22c7a:	02 c0       	rjmp	.+4      	; 0x22c80 <udi_cdc_data_received+0x2a>
   22c7c:	19 82       	std	Y+1, r1	; 0x01
   22c7e:	00 00       	nop
   22c80:	8b 81       	ldd	r24, Y+3	; 0x03
   22c82:	88 23       	and	r24, r24
   22c84:	09 f0       	breq	.+2      	; 0x22c88 <udi_cdc_data_received+0x32>
   22c86:	57 c0       	rjmp	.+174    	; 0x22d36 <udi_cdc_data_received+0xe0>
   22c88:	89 81       	ldd	r24, Y+1	; 0x01
   22c8a:	88 2f       	mov	r24, r24
   22c8c:	90 e0       	ldi	r25, 0x00	; 0
   22c8e:	8a 5e       	subi	r24, 0xEA	; 234
   22c90:	90 4d       	sbci	r25, 0xD0	; 208
   22c92:	fc 01       	movw	r30, r24
   22c94:	90 81       	ld	r25, Z
   22c96:	81 e0       	ldi	r24, 0x01	; 1
   22c98:	99 23       	and	r25, r25
   22c9a:	09 f0       	breq	.+2      	; 0x22c9e <udi_cdc_data_received+0x48>
   22c9c:	80 e0       	ldi	r24, 0x00	; 0
   22c9e:	8a 83       	std	Y+2, r24	; 0x02
   22ca0:	8c 81       	ldd	r24, Y+4	; 0x04
   22ca2:	9d 81       	ldd	r25, Y+5	; 0x05
   22ca4:	89 2b       	or	r24, r25
   22ca6:	51 f5       	brne	.+84     	; 0x22cfc <udi_cdc_data_received+0xa6>
   22ca8:	89 81       	ldd	r24, Y+1	; 0x01
   22caa:	68 2f       	mov	r22, r24
   22cac:	70 e0       	ldi	r23, 0x00	; 0
   22cae:	8a 81       	ldd	r24, Y+2	; 0x02
   22cb0:	48 2f       	mov	r20, r24
   22cb2:	50 e0       	ldi	r21, 0x00	; 0
   22cb4:	80 e4       	ldi	r24, 0x40	; 64
   22cb6:	91 e0       	ldi	r25, 0x01	; 1
   22cb8:	48 9f       	mul	r20, r24
   22cba:	90 01       	movw	r18, r0
   22cbc:	49 9f       	mul	r20, r25
   22cbe:	30 0d       	add	r19, r0
   22cc0:	58 9f       	mul	r21, r24
   22cc2:	30 0d       	add	r19, r0
   22cc4:	11 24       	eor	r1, r1
   22cc6:	cb 01       	movw	r24, r22
   22cc8:	96 95       	lsr	r25
   22cca:	98 2f       	mov	r25, r24
   22ccc:	88 27       	eor	r24, r24
   22cce:	97 95       	ror	r25
   22cd0:	87 95       	ror	r24
   22cd2:	ac 01       	movw	r20, r24
   22cd4:	44 0f       	add	r20, r20
   22cd6:	55 1f       	adc	r21, r21
   22cd8:	44 0f       	add	r20, r20
   22cda:	55 1f       	adc	r21, r21
   22cdc:	84 0f       	add	r24, r20
   22cde:	95 1f       	adc	r25, r21
   22ce0:	82 0f       	add	r24, r18
   22ce2:	93 1f       	adc	r25, r19
   22ce4:	8e 56       	subi	r24, 0x6E	; 110
   22ce6:	93 4d       	sbci	r25, 0xD3	; 211
   22ce8:	07 e7       	ldi	r16, 0x77	; 119
   22cea:	11 e0       	ldi	r17, 0x01	; 1
   22cec:	20 e4       	ldi	r18, 0x40	; 64
   22cee:	31 e0       	ldi	r19, 0x01	; 1
   22cf0:	ac 01       	movw	r20, r24
   22cf2:	61 e0       	ldi	r22, 0x01	; 1
   22cf4:	8e 81       	ldd	r24, Y+6	; 0x06
   22cf6:	0e 94 f5 bd 	call	0x17bea	; 0x17bea <udd_ep_run>
   22cfa:	1e c0       	rjmp	.+60     	; 0x22d38 <udi_cdc_data_received+0xe2>
   22cfc:	89 81       	ldd	r24, Y+1	; 0x01
   22cfe:	28 2f       	mov	r18, r24
   22d00:	30 e0       	ldi	r19, 0x00	; 0
   22d02:	8a 81       	ldd	r24, Y+2	; 0x02
   22d04:	88 2f       	mov	r24, r24
   22d06:	90 e0       	ldi	r25, 0x00	; 0
   22d08:	22 0f       	add	r18, r18
   22d0a:	33 1f       	adc	r19, r19
   22d0c:	82 0f       	add	r24, r18
   22d0e:	93 1f       	adc	r25, r19
   22d10:	88 0f       	add	r24, r24
   22d12:	99 1f       	adc	r25, r25
   22d14:	8e 5e       	subi	r24, 0xEE	; 238
   22d16:	90 4d       	sbci	r25, 0xD0	; 208
   22d18:	2c 81       	ldd	r18, Y+4	; 0x04
   22d1a:	3d 81       	ldd	r19, Y+5	; 0x05
   22d1c:	fc 01       	movw	r30, r24
   22d1e:	20 83       	st	Z, r18
   22d20:	31 83       	std	Z+1, r19	; 0x01
   22d22:	89 81       	ldd	r24, Y+1	; 0x01
   22d24:	88 2f       	mov	r24, r24
   22d26:	90 e0       	ldi	r25, 0x00	; 0
   22d28:	87 5e       	subi	r24, 0xE7	; 231
   22d2a:	90 4d       	sbci	r25, 0xD0	; 208
   22d2c:	fc 01       	movw	r30, r24
   22d2e:	10 82       	st	Z, r1
   22d30:	89 81       	ldd	r24, Y+1	; 0x01
   22d32:	ef de       	rcall	.-546    	; 0x22b12 <udi_cdc_rx_start>
   22d34:	01 c0       	rjmp	.+2      	; 0x22d38 <udi_cdc_data_received+0xe2>
   22d36:	00 00       	nop
   22d38:	26 96       	adiw	r28, 0x06	; 6
   22d3a:	cd bf       	out	0x3d, r28	; 61
   22d3c:	de bf       	out	0x3e, r29	; 62
   22d3e:	df 91       	pop	r29
   22d40:	cf 91       	pop	r28
   22d42:	1f 91       	pop	r17
   22d44:	0f 91       	pop	r16
   22d46:	08 95       	ret

00022d48 <udi_cdc_data_sent>:
   22d48:	cf 93       	push	r28
   22d4a:	df 93       	push	r29
   22d4c:	cd b7       	in	r28, 0x3d	; 61
   22d4e:	de b7       	in	r29, 0x3e	; 62
   22d50:	25 97       	sbiw	r28, 0x05	; 5
   22d52:	cd bf       	out	0x3d, r28	; 61
   22d54:	de bf       	out	0x3e, r29	; 62
   22d56:	8a 83       	std	Y+2, r24	; 0x02
   22d58:	6b 83       	std	Y+3, r22	; 0x03
   22d5a:	7c 83       	std	Y+4, r23	; 0x04
   22d5c:	4d 83       	std	Y+5, r20	; 0x05
   22d5e:	8d 81       	ldd	r24, Y+5	; 0x05
   22d60:	88 2f       	mov	r24, r24
   22d62:	90 e0       	ldi	r25, 0x00	; 0
   22d64:	81 38       	cpi	r24, 0x81	; 129
   22d66:	91 05       	cpc	r25, r1
   22d68:	11 f4       	brne	.+4      	; 0x22d6e <udi_cdc_data_sent+0x26>
   22d6a:	19 82       	std	Y+1, r1	; 0x01
   22d6c:	02 c0       	rjmp	.+4      	; 0x22d72 <udi_cdc_data_sent+0x2a>
   22d6e:	19 82       	std	Y+1, r1	; 0x01
   22d70:	00 00       	nop
   22d72:	8a 81       	ldd	r24, Y+2	; 0x02
   22d74:	88 23       	and	r24, r24
   22d76:	99 f5       	brne	.+102    	; 0x22dde <udi_cdc_data_sent+0x96>
   22d78:	89 81       	ldd	r24, Y+1	; 0x01
   22d7a:	28 2f       	mov	r18, r24
   22d7c:	30 e0       	ldi	r19, 0x00	; 0
   22d7e:	89 81       	ldd	r24, Y+1	; 0x01
   22d80:	88 2f       	mov	r24, r24
   22d82:	90 e0       	ldi	r25, 0x00	; 0
   22d84:	82 56       	subi	r24, 0x62	; 98
   22d86:	9e 4c       	sbci	r25, 0xCE	; 206
   22d88:	fc 01       	movw	r30, r24
   22d8a:	90 81       	ld	r25, Z
   22d8c:	81 e0       	ldi	r24, 0x01	; 1
   22d8e:	99 23       	and	r25, r25
   22d90:	09 f0       	breq	.+2      	; 0x22d94 <udi_cdc_data_sent+0x4c>
   22d92:	80 e0       	ldi	r24, 0x00	; 0
   22d94:	88 2f       	mov	r24, r24
   22d96:	90 e0       	ldi	r25, 0x00	; 0
   22d98:	22 0f       	add	r18, r18
   22d9a:	33 1f       	adc	r19, r19
   22d9c:	82 0f       	add	r24, r18
   22d9e:	93 1f       	adc	r25, r19
   22da0:	88 0f       	add	r24, r24
   22da2:	99 1f       	adc	r25, r25
   22da4:	86 56       	subi	r24, 0x66	; 102
   22da6:	9e 4c       	sbci	r25, 0xCE	; 206
   22da8:	fc 01       	movw	r30, r24
   22daa:	10 82       	st	Z, r1
   22dac:	11 82       	std	Z+1, r1	; 0x01
   22dae:	89 81       	ldd	r24, Y+1	; 0x01
   22db0:	88 2f       	mov	r24, r24
   22db2:	90 e0       	ldi	r25, 0x00	; 0
   22db4:	8e 55       	subi	r24, 0x5E	; 94
   22db6:	9e 4c       	sbci	r25, 0xCE	; 206
   22db8:	fc 01       	movw	r30, r24
   22dba:	10 82       	st	Z, r1
   22dbc:	89 81       	ldd	r24, Y+1	; 0x01
   22dbe:	88 2f       	mov	r24, r24
   22dc0:	90 e0       	ldi	r25, 0x00	; 0
   22dc2:	8f 55       	subi	r24, 0x5F	; 95
   22dc4:	9e 4c       	sbci	r25, 0xCE	; 206
   22dc6:	fc 01       	movw	r30, r24
   22dc8:	10 82       	st	Z, r1
   22dca:	8b 81       	ldd	r24, Y+3	; 0x03
   22dcc:	9c 81       	ldd	r25, Y+4	; 0x04
   22dce:	89 2b       	or	r24, r25
   22dd0:	19 f0       	breq	.+6      	; 0x22dd8 <udi_cdc_data_sent+0x90>
   22dd2:	89 81       	ldd	r24, Y+1	; 0x01
   22dd4:	0e 94 e3 3f 	call	0x7fc6	; 0x7fc6 <usb_callback_tx_empty_notify>
   22dd8:	89 81       	ldd	r24, Y+1	; 0x01
   22dda:	08 d0       	rcall	.+16     	; 0x22dec <udi_cdc_tx_send>
   22ddc:	01 c0       	rjmp	.+2      	; 0x22de0 <udi_cdc_data_sent+0x98>
   22dde:	00 00       	nop
   22de0:	25 96       	adiw	r28, 0x05	; 5
   22de2:	cd bf       	out	0x3d, r28	; 61
   22de4:	de bf       	out	0x3e, r29	; 62
   22de6:	df 91       	pop	r29
   22de8:	cf 91       	pop	r28
   22dea:	08 95       	ret

00022dec <udi_cdc_tx_send>:
   22dec:	0f 93       	push	r16
   22dee:	1f 93       	push	r17
   22df0:	cf 93       	push	r28
   22df2:	df 93       	push	r29
   22df4:	cd b7       	in	r28, 0x3d	; 61
   22df6:	de b7       	in	r29, 0x3e	; 62
   22df8:	25 97       	sbiw	r28, 0x05	; 5
   22dfa:	cd bf       	out	0x3d, r28	; 61
   22dfc:	de bf       	out	0x3e, r29	; 62
   22dfe:	8d 83       	std	Y+5, r24	; 0x05
   22e00:	1d 82       	std	Y+5, r1	; 0x05
   22e02:	8d 81       	ldd	r24, Y+5	; 0x05
   22e04:	88 2f       	mov	r24, r24
   22e06:	90 e0       	ldi	r25, 0x00	; 0
   22e08:	8f 55       	subi	r24, 0x5F	; 95
   22e0a:	9e 4c       	sbci	r25, 0xCE	; 206
   22e0c:	fc 01       	movw	r30, r24
   22e0e:	80 81       	ld	r24, Z
   22e10:	88 23       	and	r24, r24
   22e12:	09 f0       	breq	.+2      	; 0x22e16 <udi_cdc_tx_send+0x2a>
   22e14:	1d c1       	rjmp	.+570    	; 0x23050 <udi_cdc_tx_send+0x264>
   22e16:	0e 94 bf bc 	call	0x1797e	; 0x1797e <udd_is_high_speed>
   22e1a:	88 23       	and	r24, r24
   22e1c:	81 f0       	breq	.+32     	; 0x22e3e <udi_cdc_tx_send+0x52>
   22e1e:	8d 81       	ldd	r24, Y+5	; 0x05
   22e20:	88 2f       	mov	r24, r24
   22e22:	90 e0       	ldi	r25, 0x00	; 0
   22e24:	88 0f       	add	r24, r24
   22e26:	99 1f       	adc	r25, r25
   22e28:	81 56       	subi	r24, 0x61	; 97
   22e2a:	9e 4c       	sbci	r25, 0xCE	; 206
   22e2c:	fc 01       	movw	r30, r24
   22e2e:	00 81       	ld	r16, Z
   22e30:	11 81       	ldd	r17, Z+1	; 0x01
   22e32:	0e 94 ed bc 	call	0x179da	; 0x179da <udd_get_micro_frame_number>
   22e36:	08 17       	cp	r16, r24
   22e38:	19 07       	cpc	r17, r25
   22e3a:	89 f4       	brne	.+34     	; 0x22e5e <udi_cdc_tx_send+0x72>
   22e3c:	0c c1       	rjmp	.+536    	; 0x23056 <udi_cdc_tx_send+0x26a>
   22e3e:	8d 81       	ldd	r24, Y+5	; 0x05
   22e40:	88 2f       	mov	r24, r24
   22e42:	90 e0       	ldi	r25, 0x00	; 0
   22e44:	88 0f       	add	r24, r24
   22e46:	99 1f       	adc	r25, r25
   22e48:	81 56       	subi	r24, 0x61	; 97
   22e4a:	9e 4c       	sbci	r25, 0xCE	; 206
   22e4c:	fc 01       	movw	r30, r24
   22e4e:	00 81       	ld	r16, Z
   22e50:	11 81       	ldd	r17, Z+1	; 0x01
   22e52:	0e 94 e2 bc 	call	0x179c4	; 0x179c4 <udd_get_frame_number>
   22e56:	08 17       	cp	r16, r24
   22e58:	19 07       	cpc	r17, r25
   22e5a:	09 f4       	brne	.+2      	; 0x22e5e <udi_cdc_tx_send+0x72>
   22e5c:	fb c0       	rjmp	.+502    	; 0x23054 <udi_cdc_tx_send+0x268>
   22e5e:	a9 db       	rcall	.-2222   	; 0x225b2 <cpu_irq_save>
   22e60:	8b 83       	std	Y+3, r24	; 0x03
   22e62:	8d 81       	ldd	r24, Y+5	; 0x05
   22e64:	88 2f       	mov	r24, r24
   22e66:	90 e0       	ldi	r25, 0x00	; 0
   22e68:	82 56       	subi	r24, 0x62	; 98
   22e6a:	9e 4c       	sbci	r25, 0xCE	; 206
   22e6c:	fc 01       	movw	r30, r24
   22e6e:	80 81       	ld	r24, Z
   22e70:	89 83       	std	Y+1, r24	; 0x01
   22e72:	8d 81       	ldd	r24, Y+5	; 0x05
   22e74:	28 2f       	mov	r18, r24
   22e76:	30 e0       	ldi	r19, 0x00	; 0
   22e78:	89 81       	ldd	r24, Y+1	; 0x01
   22e7a:	88 2f       	mov	r24, r24
   22e7c:	90 e0       	ldi	r25, 0x00	; 0
   22e7e:	22 0f       	add	r18, r18
   22e80:	33 1f       	adc	r19, r19
   22e82:	82 0f       	add	r24, r18
   22e84:	93 1f       	adc	r25, r19
   22e86:	88 0f       	add	r24, r24
   22e88:	99 1f       	adc	r25, r25
   22e8a:	86 56       	subi	r24, 0x66	; 102
   22e8c:	9e 4c       	sbci	r25, 0xCE	; 206
   22e8e:	fc 01       	movw	r30, r24
   22e90:	80 81       	ld	r24, Z
   22e92:	91 81       	ldd	r25, Z+1	; 0x01
   22e94:	89 2b       	or	r24, r25
   22e96:	29 f5       	brne	.+74     	; 0x22ee2 <udi_cdc_tx_send+0xf6>
   22e98:	80 91 a4 31 	lds	r24, 0x31A4	; 0x8031a4 <sof_zlp_counter.5059>
   22e9c:	90 91 a5 31 	lds	r25, 0x31A5	; 0x8031a5 <sof_zlp_counter.5059+0x1>
   22ea0:	01 96       	adiw	r24, 0x01	; 1
   22ea2:	80 93 a4 31 	sts	0x31A4, r24	; 0x8031a4 <sof_zlp_counter.5059>
   22ea6:	90 93 a5 31 	sts	0x31A5, r25	; 0x8031a5 <sof_zlp_counter.5059+0x1>
   22eaa:	0e 94 bf bc 	call	0x1797e	; 0x1797e <udd_is_high_speed>
   22eae:	98 2f       	mov	r25, r24
   22eb0:	81 e0       	ldi	r24, 0x01	; 1
   22eb2:	89 27       	eor	r24, r25
   22eb4:	88 23       	and	r24, r24
   22eb6:	39 f0       	breq	.+14     	; 0x22ec6 <udi_cdc_tx_send+0xda>
   22eb8:	80 91 a4 31 	lds	r24, 0x31A4	; 0x8031a4 <sof_zlp_counter.5059>
   22ebc:	90 91 a5 31 	lds	r25, 0x31A5	; 0x8031a5 <sof_zlp_counter.5059+0x1>
   22ec0:	84 36       	cpi	r24, 0x64	; 100
   22ec2:	91 05       	cpc	r25, r1
   22ec4:	58 f0       	brcs	.+22     	; 0x22edc <udi_cdc_tx_send+0xf0>
   22ec6:	0e 94 bf bc 	call	0x1797e	; 0x1797e <udd_is_high_speed>
   22eca:	88 23       	and	r24, r24
   22ecc:	51 f0       	breq	.+20     	; 0x22ee2 <udi_cdc_tx_send+0xf6>
   22ece:	80 91 a4 31 	lds	r24, 0x31A4	; 0x8031a4 <sof_zlp_counter.5059>
   22ed2:	90 91 a5 31 	lds	r25, 0x31A5	; 0x8031a5 <sof_zlp_counter.5059+0x1>
   22ed6:	80 32       	cpi	r24, 0x20	; 32
   22ed8:	93 40       	sbci	r25, 0x03	; 3
   22eda:	18 f4       	brcc	.+6      	; 0x22ee2 <udi_cdc_tx_send+0xf6>
   22edc:	8b 81       	ldd	r24, Y+3	; 0x03
   22ede:	79 db       	rcall	.-2318   	; 0x225d2 <cpu_irq_restore>
   22ee0:	ba c0       	rjmp	.+372    	; 0x23056 <udi_cdc_tx_send+0x26a>
   22ee2:	10 92 a4 31 	sts	0x31A4, r1	; 0x8031a4 <sof_zlp_counter.5059>
   22ee6:	10 92 a5 31 	sts	0x31A5, r1	; 0x8031a5 <sof_zlp_counter.5059+0x1>
   22eea:	8d 81       	ldd	r24, Y+5	; 0x05
   22eec:	88 2f       	mov	r24, r24
   22eee:	90 e0       	ldi	r25, 0x00	; 0
   22ef0:	8e 55       	subi	r24, 0x5E	; 94
   22ef2:	9e 4c       	sbci	r25, 0xCE	; 206
   22ef4:	fc 01       	movw	r30, r24
   22ef6:	90 81       	ld	r25, Z
   22ef8:	81 e0       	ldi	r24, 0x01	; 1
   22efa:	89 27       	eor	r24, r25
   22efc:	88 23       	and	r24, r24
   22efe:	69 f0       	breq	.+26     	; 0x22f1a <udi_cdc_tx_send+0x12e>
   22f00:	8d 81       	ldd	r24, Y+5	; 0x05
   22f02:	88 2f       	mov	r24, r24
   22f04:	90 e0       	ldi	r25, 0x00	; 0
   22f06:	21 e0       	ldi	r18, 0x01	; 1
   22f08:	39 81       	ldd	r19, Y+1	; 0x01
   22f0a:	33 23       	and	r19, r19
   22f0c:	09 f0       	breq	.+2      	; 0x22f10 <udi_cdc_tx_send+0x124>
   22f0e:	20 e0       	ldi	r18, 0x00	; 0
   22f10:	82 56       	subi	r24, 0x62	; 98
   22f12:	9e 4c       	sbci	r25, 0xCE	; 206
   22f14:	fc 01       	movw	r30, r24
   22f16:	20 83       	st	Z, r18
   22f18:	06 c0       	rjmp	.+12     	; 0x22f26 <udi_cdc_tx_send+0x13a>
   22f1a:	81 e0       	ldi	r24, 0x01	; 1
   22f1c:	99 81       	ldd	r25, Y+1	; 0x01
   22f1e:	99 23       	and	r25, r25
   22f20:	09 f0       	breq	.+2      	; 0x22f24 <udi_cdc_tx_send+0x138>
   22f22:	80 e0       	ldi	r24, 0x00	; 0
   22f24:	89 83       	std	Y+1, r24	; 0x01
   22f26:	8d 81       	ldd	r24, Y+5	; 0x05
   22f28:	88 2f       	mov	r24, r24
   22f2a:	90 e0       	ldi	r25, 0x00	; 0
   22f2c:	8f 55       	subi	r24, 0x5F	; 95
   22f2e:	9e 4c       	sbci	r25, 0xCE	; 206
   22f30:	21 e0       	ldi	r18, 0x01	; 1
   22f32:	fc 01       	movw	r30, r24
   22f34:	20 83       	st	Z, r18
   22f36:	8b 81       	ldd	r24, Y+3	; 0x03
   22f38:	4c db       	rcall	.-2408   	; 0x225d2 <cpu_irq_restore>
   22f3a:	8d 81       	ldd	r24, Y+5	; 0x05
   22f3c:	28 2f       	mov	r18, r24
   22f3e:	30 e0       	ldi	r19, 0x00	; 0
   22f40:	89 81       	ldd	r24, Y+1	; 0x01
   22f42:	88 2f       	mov	r24, r24
   22f44:	90 e0       	ldi	r25, 0x00	; 0
   22f46:	22 0f       	add	r18, r18
   22f48:	33 1f       	adc	r19, r19
   22f4a:	82 0f       	add	r24, r18
   22f4c:	93 1f       	adc	r25, r19
   22f4e:	88 0f       	add	r24, r24
   22f50:	99 1f       	adc	r25, r25
   22f52:	86 56       	subi	r24, 0x66	; 102
   22f54:	9e 4c       	sbci	r25, 0xCE	; 206
   22f56:	fc 01       	movw	r30, r24
   22f58:	80 81       	ld	r24, Z
   22f5a:	91 81       	ldd	r25, Z+1	; 0x01
   22f5c:	21 e0       	ldi	r18, 0x01	; 1
   22f5e:	80 34       	cpi	r24, 0x40	; 64
   22f60:	91 40       	sbci	r25, 0x01	; 1
   22f62:	09 f4       	brne	.+2      	; 0x22f66 <udi_cdc_tx_send+0x17a>
   22f64:	20 e0       	ldi	r18, 0x00	; 0
   22f66:	2c 83       	std	Y+4, r18	; 0x04
   22f68:	8c 81       	ldd	r24, Y+4	; 0x04
   22f6a:	88 23       	and	r24, r24
   22f6c:	11 f1       	breq	.+68     	; 0x22fb2 <udi_cdc_tx_send+0x1c6>
   22f6e:	0e 94 bf bc 	call	0x1797e	; 0x1797e <udd_is_high_speed>
   22f72:	88 23       	and	r24, r24
   22f74:	79 f0       	breq	.+30     	; 0x22f94 <udi_cdc_tx_send+0x1a8>
   22f76:	8d 81       	ldd	r24, Y+5	; 0x05
   22f78:	08 2f       	mov	r16, r24
   22f7a:	10 e0       	ldi	r17, 0x00	; 0
   22f7c:	0e 94 ed bc 	call	0x179da	; 0x179da <udd_get_micro_frame_number>
   22f80:	9c 01       	movw	r18, r24
   22f82:	c8 01       	movw	r24, r16
   22f84:	88 0f       	add	r24, r24
   22f86:	99 1f       	adc	r25, r25
   22f88:	81 56       	subi	r24, 0x61	; 97
   22f8a:	9e 4c       	sbci	r25, 0xCE	; 206
   22f8c:	fc 01       	movw	r30, r24
   22f8e:	20 83       	st	Z, r18
   22f90:	31 83       	std	Z+1, r19	; 0x01
   22f92:	19 c0       	rjmp	.+50     	; 0x22fc6 <udi_cdc_tx_send+0x1da>
   22f94:	8d 81       	ldd	r24, Y+5	; 0x05
   22f96:	08 2f       	mov	r16, r24
   22f98:	10 e0       	ldi	r17, 0x00	; 0
   22f9a:	0e 94 e2 bc 	call	0x179c4	; 0x179c4 <udd_get_frame_number>
   22f9e:	9c 01       	movw	r18, r24
   22fa0:	c8 01       	movw	r24, r16
   22fa2:	88 0f       	add	r24, r24
   22fa4:	99 1f       	adc	r25, r25
   22fa6:	81 56       	subi	r24, 0x61	; 97
   22fa8:	9e 4c       	sbci	r25, 0xCE	; 206
   22faa:	fc 01       	movw	r30, r24
   22fac:	20 83       	st	Z, r18
   22fae:	31 83       	std	Z+1, r19	; 0x01
   22fb0:	0a c0       	rjmp	.+20     	; 0x22fc6 <udi_cdc_tx_send+0x1da>
   22fb2:	8d 81       	ldd	r24, Y+5	; 0x05
   22fb4:	88 2f       	mov	r24, r24
   22fb6:	90 e0       	ldi	r25, 0x00	; 0
   22fb8:	88 0f       	add	r24, r24
   22fba:	99 1f       	adc	r25, r25
   22fbc:	81 56       	subi	r24, 0x61	; 97
   22fbe:	9e 4c       	sbci	r25, 0xCE	; 206
   22fc0:	fc 01       	movw	r30, r24
   22fc2:	10 82       	st	Z, r1
   22fc4:	11 82       	std	Z+1, r1	; 0x01
   22fc6:	8d 81       	ldd	r24, Y+5	; 0x05
   22fc8:	88 2f       	mov	r24, r24
   22fca:	90 e0       	ldi	r25, 0x00	; 0
   22fcc:	89 2b       	or	r24, r25
   22fce:	19 f4       	brne	.+6      	; 0x22fd6 <udi_cdc_tx_send+0x1ea>
   22fd0:	81 e8       	ldi	r24, 0x81	; 129
   22fd2:	8a 83       	std	Y+2, r24	; 0x02
   22fd4:	03 c0       	rjmp	.+6      	; 0x22fdc <udi_cdc_tx_send+0x1f0>
   22fd6:	81 e8       	ldi	r24, 0x81	; 129
   22fd8:	8a 83       	std	Y+2, r24	; 0x02
   22fda:	00 00       	nop
   22fdc:	8d 81       	ldd	r24, Y+5	; 0x05
   22fde:	28 2f       	mov	r18, r24
   22fe0:	30 e0       	ldi	r19, 0x00	; 0
   22fe2:	89 81       	ldd	r24, Y+1	; 0x01
   22fe4:	88 2f       	mov	r24, r24
   22fe6:	90 e0       	ldi	r25, 0x00	; 0
   22fe8:	22 0f       	add	r18, r18
   22fea:	33 1f       	adc	r19, r19
   22fec:	82 0f       	add	r24, r18
   22fee:	93 1f       	adc	r25, r19
   22ff0:	88 0f       	add	r24, r24
   22ff2:	99 1f       	adc	r25, r25
   22ff4:	86 56       	subi	r24, 0x66	; 102
   22ff6:	9e 4c       	sbci	r25, 0xCE	; 206
   22ff8:	fc 01       	movw	r30, r24
   22ffa:	60 81       	ld	r22, Z
   22ffc:	71 81       	ldd	r23, Z+1	; 0x01
   22ffe:	8d 81       	ldd	r24, Y+5	; 0x05
   23000:	e8 2f       	mov	r30, r24
   23002:	f0 e0       	ldi	r31, 0x00	; 0
   23004:	89 81       	ldd	r24, Y+1	; 0x01
   23006:	48 2f       	mov	r20, r24
   23008:	50 e0       	ldi	r21, 0x00	; 0
   2300a:	80 e4       	ldi	r24, 0x40	; 64
   2300c:	91 e0       	ldi	r25, 0x01	; 1
   2300e:	48 9f       	mul	r20, r24
   23010:	90 01       	movw	r18, r0
   23012:	49 9f       	mul	r20, r25
   23014:	30 0d       	add	r19, r0
   23016:	58 9f       	mul	r21, r24
   23018:	30 0d       	add	r19, r0
   2301a:	11 24       	eor	r1, r1
   2301c:	cf 01       	movw	r24, r30
   2301e:	96 95       	lsr	r25
   23020:	98 2f       	mov	r25, r24
   23022:	88 27       	eor	r24, r24
   23024:	97 95       	ror	r25
   23026:	87 95       	ror	r24
   23028:	ac 01       	movw	r20, r24
   2302a:	44 0f       	add	r20, r20
   2302c:	55 1f       	adc	r21, r21
   2302e:	44 0f       	add	r20, r20
   23030:	55 1f       	adc	r21, r21
   23032:	84 0f       	add	r24, r20
   23034:	95 1f       	adc	r25, r21
   23036:	82 0f       	add	r24, r18
   23038:	93 1f       	adc	r25, r19
   2303a:	86 5e       	subi	r24, 0xE6	; 230
   2303c:	90 4d       	sbci	r25, 0xD0	; 208
   2303e:	0f e6       	ldi	r16, 0x6F	; 111
   23040:	11 e0       	ldi	r17, 0x01	; 1
   23042:	9b 01       	movw	r18, r22
   23044:	ac 01       	movw	r20, r24
   23046:	6c 81       	ldd	r22, Y+4	; 0x04
   23048:	8a 81       	ldd	r24, Y+2	; 0x02
   2304a:	0e 94 f5 bd 	call	0x17bea	; 0x17bea <udd_ep_run>
   2304e:	03 c0       	rjmp	.+6      	; 0x23056 <udi_cdc_tx_send+0x26a>
   23050:	00 00       	nop
   23052:	01 c0       	rjmp	.+2      	; 0x23056 <udi_cdc_tx_send+0x26a>
   23054:	00 00       	nop
   23056:	25 96       	adiw	r28, 0x05	; 5
   23058:	cd bf       	out	0x3d, r28	; 61
   2305a:	de bf       	out	0x3e, r29	; 62
   2305c:	df 91       	pop	r29
   2305e:	cf 91       	pop	r28
   23060:	1f 91       	pop	r17
   23062:	0f 91       	pop	r16
   23064:	08 95       	ret

00023066 <udi_cdc_multi_get_nb_received_data>:
   23066:	cf 93       	push	r28
   23068:	df 93       	push	r29
   2306a:	00 d0       	rcall	.+0      	; 0x2306c <udi_cdc_multi_get_nb_received_data+0x6>
   2306c:	00 d0       	rcall	.+0      	; 0x2306e <udi_cdc_multi_get_nb_received_data+0x8>
   2306e:	cd b7       	in	r28, 0x3d	; 61
   23070:	de b7       	in	r29, 0x3e	; 62
   23072:	8e 83       	std	Y+6, r24	; 0x06
   23074:	1e 82       	std	Y+6, r1	; 0x06
   23076:	9d da       	rcall	.-2758   	; 0x225b2 <cpu_irq_save>
   23078:	89 83       	std	Y+1, r24	; 0x01
   2307a:	8e 81       	ldd	r24, Y+6	; 0x06
   2307c:	88 2f       	mov	r24, r24
   2307e:	90 e0       	ldi	r25, 0x00	; 0
   23080:	88 0f       	add	r24, r24
   23082:	99 1f       	adc	r25, r25
   23084:	89 5e       	subi	r24, 0xE9	; 233
   23086:	90 4d       	sbci	r25, 0xD0	; 208
   23088:	fc 01       	movw	r30, r24
   2308a:	80 81       	ld	r24, Z
   2308c:	91 81       	ldd	r25, Z+1	; 0x01
   2308e:	8a 83       	std	Y+2, r24	; 0x02
   23090:	9b 83       	std	Y+3, r25	; 0x03
   23092:	8e 81       	ldd	r24, Y+6	; 0x06
   23094:	28 2f       	mov	r18, r24
   23096:	30 e0       	ldi	r19, 0x00	; 0
   23098:	8e 81       	ldd	r24, Y+6	; 0x06
   2309a:	88 2f       	mov	r24, r24
   2309c:	90 e0       	ldi	r25, 0x00	; 0
   2309e:	8a 5e       	subi	r24, 0xEA	; 234
   230a0:	90 4d       	sbci	r25, 0xD0	; 208
   230a2:	fc 01       	movw	r30, r24
   230a4:	80 81       	ld	r24, Z
   230a6:	88 2f       	mov	r24, r24
   230a8:	90 e0       	ldi	r25, 0x00	; 0
   230aa:	22 0f       	add	r18, r18
   230ac:	33 1f       	adc	r19, r19
   230ae:	82 0f       	add	r24, r18
   230b0:	93 1f       	adc	r25, r19
   230b2:	88 0f       	add	r24, r24
   230b4:	99 1f       	adc	r25, r25
   230b6:	8e 5e       	subi	r24, 0xEE	; 238
   230b8:	90 4d       	sbci	r25, 0xD0	; 208
   230ba:	fc 01       	movw	r30, r24
   230bc:	20 81       	ld	r18, Z
   230be:	31 81       	ldd	r19, Z+1	; 0x01
   230c0:	8a 81       	ldd	r24, Y+2	; 0x02
   230c2:	9b 81       	ldd	r25, Y+3	; 0x03
   230c4:	a9 01       	movw	r20, r18
   230c6:	48 1b       	sub	r20, r24
   230c8:	59 0b       	sbc	r21, r25
   230ca:	ca 01       	movw	r24, r20
   230cc:	8c 83       	std	Y+4, r24	; 0x04
   230ce:	9d 83       	std	Y+5, r25	; 0x05
   230d0:	89 81       	ldd	r24, Y+1	; 0x01
   230d2:	7f da       	rcall	.-2818   	; 0x225d2 <cpu_irq_restore>
   230d4:	8c 81       	ldd	r24, Y+4	; 0x04
   230d6:	9d 81       	ldd	r25, Y+5	; 0x05
   230d8:	26 96       	adiw	r28, 0x06	; 6
   230da:	cd bf       	out	0x3d, r28	; 61
   230dc:	de bf       	out	0x3e, r29	; 62
   230de:	df 91       	pop	r29
   230e0:	cf 91       	pop	r28
   230e2:	08 95       	ret

000230e4 <udi_cdc_get_nb_received_data>:
   230e4:	cf 93       	push	r28
   230e6:	df 93       	push	r29
   230e8:	cd b7       	in	r28, 0x3d	; 61
   230ea:	de b7       	in	r29, 0x3e	; 62
   230ec:	80 e0       	ldi	r24, 0x00	; 0
   230ee:	bb df       	rcall	.-138    	; 0x23066 <udi_cdc_multi_get_nb_received_data>
   230f0:	df 91       	pop	r29
   230f2:	cf 91       	pop	r28
   230f4:	08 95       	ret

000230f6 <udi_cdc_multi_is_rx_ready>:
   230f6:	cf 93       	push	r28
   230f8:	df 93       	push	r29
   230fa:	1f 92       	push	r1
   230fc:	cd b7       	in	r28, 0x3d	; 61
   230fe:	de b7       	in	r29, 0x3e	; 62
   23100:	89 83       	std	Y+1, r24	; 0x01
   23102:	89 81       	ldd	r24, Y+1	; 0x01
   23104:	b0 df       	rcall	.-160    	; 0x23066 <udi_cdc_multi_get_nb_received_data>
   23106:	21 e0       	ldi	r18, 0x01	; 1
   23108:	89 2b       	or	r24, r25
   2310a:	09 f4       	brne	.+2      	; 0x2310e <udi_cdc_multi_is_rx_ready+0x18>
   2310c:	20 e0       	ldi	r18, 0x00	; 0
   2310e:	82 2f       	mov	r24, r18
   23110:	0f 90       	pop	r0
   23112:	df 91       	pop	r29
   23114:	cf 91       	pop	r28
   23116:	08 95       	ret

00023118 <udi_cdc_multi_getc>:
   23118:	cf 93       	push	r28
   2311a:	df 93       	push	r29
   2311c:	cd b7       	in	r28, 0x3d	; 61
   2311e:	de b7       	in	r29, 0x3e	; 62
   23120:	29 97       	sbiw	r28, 0x09	; 9
   23122:	cd bf       	out	0x3d, r28	; 61
   23124:	de bf       	out	0x3e, r29	; 62
   23126:	89 87       	std	Y+9, r24	; 0x09
   23128:	19 82       	std	Y+1, r1	; 0x01
   2312a:	1a 82       	std	Y+2, r1	; 0x02
   2312c:	19 86       	std	Y+9, r1	; 0x09
   2312e:	89 85       	ldd	r24, Y+9	; 0x09
   23130:	28 2f       	mov	r18, r24
   23132:	30 e0       	ldi	r19, 0x00	; 0
   23134:	c9 01       	movw	r24, r18
   23136:	88 0f       	add	r24, r24
   23138:	99 1f       	adc	r25, r25
   2313a:	88 0f       	add	r24, r24
   2313c:	99 1f       	adc	r25, r25
   2313e:	88 0f       	add	r24, r24
   23140:	99 1f       	adc	r25, r25
   23142:	82 1b       	sub	r24, r18
   23144:	93 0b       	sbc	r25, r19
   23146:	80 58       	subi	r24, 0x80	; 128
   23148:	93 4d       	sbci	r25, 0xD3	; 211
   2314a:	fc 01       	movw	r30, r24
   2314c:	90 81       	ld	r25, Z
   2314e:	81 e0       	ldi	r24, 0x01	; 1
   23150:	99 30       	cpi	r25, 0x09	; 9
   23152:	09 f0       	breq	.+2      	; 0x23156 <udi_cdc_multi_getc+0x3e>
   23154:	80 e0       	ldi	r24, 0x00	; 0
   23156:	8b 83       	std	Y+3, r24	; 0x03
   23158:	2c da       	rcall	.-2984   	; 0x225b2 <cpu_irq_save>
   2315a:	8c 83       	std	Y+4, r24	; 0x04
   2315c:	89 85       	ldd	r24, Y+9	; 0x09
   2315e:	88 2f       	mov	r24, r24
   23160:	90 e0       	ldi	r25, 0x00	; 0
   23162:	88 0f       	add	r24, r24
   23164:	99 1f       	adc	r25, r25
   23166:	89 5e       	subi	r24, 0xE9	; 233
   23168:	90 4d       	sbci	r25, 0xD0	; 208
   2316a:	fc 01       	movw	r30, r24
   2316c:	80 81       	ld	r24, Z
   2316e:	91 81       	ldd	r25, Z+1	; 0x01
   23170:	8d 83       	std	Y+5, r24	; 0x05
   23172:	9e 83       	std	Y+6, r25	; 0x06
   23174:	89 85       	ldd	r24, Y+9	; 0x09
   23176:	88 2f       	mov	r24, r24
   23178:	90 e0       	ldi	r25, 0x00	; 0
   2317a:	8a 5e       	subi	r24, 0xEA	; 234
   2317c:	90 4d       	sbci	r25, 0xD0	; 208
   2317e:	fc 01       	movw	r30, r24
   23180:	80 81       	ld	r24, Z
   23182:	8f 83       	std	Y+7, r24	; 0x07
   23184:	89 85       	ldd	r24, Y+9	; 0x09
   23186:	28 2f       	mov	r18, r24
   23188:	30 e0       	ldi	r19, 0x00	; 0
   2318a:	8f 81       	ldd	r24, Y+7	; 0x07
   2318c:	88 2f       	mov	r24, r24
   2318e:	90 e0       	ldi	r25, 0x00	; 0
   23190:	22 0f       	add	r18, r18
   23192:	33 1f       	adc	r19, r19
   23194:	82 0f       	add	r24, r18
   23196:	93 1f       	adc	r25, r19
   23198:	88 0f       	add	r24, r24
   2319a:	99 1f       	adc	r25, r25
   2319c:	8e 5e       	subi	r24, 0xEE	; 238
   2319e:	90 4d       	sbci	r25, 0xD0	; 208
   231a0:	fc 01       	movw	r30, r24
   231a2:	20 81       	ld	r18, Z
   231a4:	31 81       	ldd	r19, Z+1	; 0x01
   231a6:	41 e0       	ldi	r20, 0x01	; 1
   231a8:	8d 81       	ldd	r24, Y+5	; 0x05
   231aa:	9e 81       	ldd	r25, Y+6	; 0x06
   231ac:	82 17       	cp	r24, r18
   231ae:	93 07       	cpc	r25, r19
   231b0:	08 f4       	brcc	.+2      	; 0x231b4 <udi_cdc_multi_getc+0x9c>
   231b2:	40 e0       	ldi	r20, 0x00	; 0
   231b4:	48 87       	std	Y+8, r20	; 0x08
   231b6:	8c 81       	ldd	r24, Y+4	; 0x04
   231b8:	0c da       	rcall	.-3048   	; 0x225d2 <cpu_irq_restore>
   231ba:	88 85       	ldd	r24, Y+8	; 0x08
   231bc:	88 23       	and	r24, r24
   231be:	49 f0       	breq	.+18     	; 0x231d2 <udi_cdc_multi_getc+0xba>
   231c0:	90 91 90 2c 	lds	r25, 0x2C90	; 0x802c90 <udi_cdc_data_running>
   231c4:	81 e0       	ldi	r24, 0x01	; 1
   231c6:	89 27       	eor	r24, r25
   231c8:	88 23       	and	r24, r24
   231ca:	31 f2       	breq	.-116    	; 0x23158 <udi_cdc_multi_getc+0x40>
   231cc:	80 e0       	ldi	r24, 0x00	; 0
   231ce:	90 e0       	ldi	r25, 0x00	; 0
   231d0:	4b c0       	rjmp	.+150    	; 0x23268 <udi_cdc_multi_getc+0x150>
   231d2:	89 85       	ldd	r24, Y+9	; 0x09
   231d4:	68 2f       	mov	r22, r24
   231d6:	70 e0       	ldi	r23, 0x00	; 0
   231d8:	8f 81       	ldd	r24, Y+7	; 0x07
   231da:	48 2f       	mov	r20, r24
   231dc:	50 e0       	ldi	r21, 0x00	; 0
   231de:	80 e4       	ldi	r24, 0x40	; 64
   231e0:	91 e0       	ldi	r25, 0x01	; 1
   231e2:	48 9f       	mul	r20, r24
   231e4:	90 01       	movw	r18, r0
   231e6:	49 9f       	mul	r20, r25
   231e8:	30 0d       	add	r19, r0
   231ea:	58 9f       	mul	r21, r24
   231ec:	30 0d       	add	r19, r0
   231ee:	11 24       	eor	r1, r1
   231f0:	cb 01       	movw	r24, r22
   231f2:	96 95       	lsr	r25
   231f4:	98 2f       	mov	r25, r24
   231f6:	88 27       	eor	r24, r24
   231f8:	97 95       	ror	r25
   231fa:	87 95       	ror	r24
   231fc:	ac 01       	movw	r20, r24
   231fe:	44 0f       	add	r20, r20
   23200:	55 1f       	adc	r21, r21
   23202:	44 0f       	add	r20, r20
   23204:	55 1f       	adc	r21, r21
   23206:	84 0f       	add	r24, r20
   23208:	95 1f       	adc	r25, r21
   2320a:	28 0f       	add	r18, r24
   2320c:	39 1f       	adc	r19, r25
   2320e:	8d 81       	ldd	r24, Y+5	; 0x05
   23210:	9e 81       	ldd	r25, Y+6	; 0x06
   23212:	82 0f       	add	r24, r18
   23214:	93 1f       	adc	r25, r19
   23216:	8e 56       	subi	r24, 0x6E	; 110
   23218:	93 4d       	sbci	r25, 0xD3	; 211
   2321a:	fc 01       	movw	r30, r24
   2321c:	80 81       	ld	r24, Z
   2321e:	88 2f       	mov	r24, r24
   23220:	90 e0       	ldi	r25, 0x00	; 0
   23222:	29 81       	ldd	r18, Y+1	; 0x01
   23224:	3a 81       	ldd	r19, Y+2	; 0x02
   23226:	82 2b       	or	r24, r18
   23228:	93 2b       	or	r25, r19
   2322a:	89 83       	std	Y+1, r24	; 0x01
   2322c:	9a 83       	std	Y+2, r25	; 0x02
   2322e:	89 85       	ldd	r24, Y+9	; 0x09
   23230:	88 2f       	mov	r24, r24
   23232:	90 e0       	ldi	r25, 0x00	; 0
   23234:	2d 81       	ldd	r18, Y+5	; 0x05
   23236:	3e 81       	ldd	r19, Y+6	; 0x06
   23238:	2f 5f       	subi	r18, 0xFF	; 255
   2323a:	3f 4f       	sbci	r19, 0xFF	; 255
   2323c:	88 0f       	add	r24, r24
   2323e:	99 1f       	adc	r25, r25
   23240:	89 5e       	subi	r24, 0xE9	; 233
   23242:	90 4d       	sbci	r25, 0xD0	; 208
   23244:	fc 01       	movw	r30, r24
   23246:	20 83       	st	Z, r18
   23248:	31 83       	std	Z+1, r19	; 0x01
   2324a:	89 85       	ldd	r24, Y+9	; 0x09
   2324c:	62 dc       	rcall	.-1852   	; 0x22b12 <udi_cdc_rx_start>
   2324e:	8b 81       	ldd	r24, Y+3	; 0x03
   23250:	88 23       	and	r24, r24
   23252:	41 f0       	breq	.+16     	; 0x23264 <udi_cdc_multi_getc+0x14c>
   23254:	1b 82       	std	Y+3, r1	; 0x03
   23256:	89 81       	ldd	r24, Y+1	; 0x01
   23258:	9a 81       	ldd	r25, Y+2	; 0x02
   2325a:	98 2f       	mov	r25, r24
   2325c:	88 27       	eor	r24, r24
   2325e:	89 83       	std	Y+1, r24	; 0x01
   23260:	9a 83       	std	Y+2, r25	; 0x02
   23262:	7a cf       	rjmp	.-268    	; 0x23158 <udi_cdc_multi_getc+0x40>
   23264:	89 81       	ldd	r24, Y+1	; 0x01
   23266:	9a 81       	ldd	r25, Y+2	; 0x02
   23268:	29 96       	adiw	r28, 0x09	; 9
   2326a:	cd bf       	out	0x3d, r28	; 61
   2326c:	de bf       	out	0x3e, r29	; 62
   2326e:	df 91       	pop	r29
   23270:	cf 91       	pop	r28
   23272:	08 95       	ret

00023274 <udi_cdc_getc>:
   23274:	cf 93       	push	r28
   23276:	df 93       	push	r29
   23278:	cd b7       	in	r28, 0x3d	; 61
   2327a:	de b7       	in	r29, 0x3e	; 62
   2327c:	80 e0       	ldi	r24, 0x00	; 0
   2327e:	4c df       	rcall	.-360    	; 0x23118 <udi_cdc_multi_getc>
   23280:	df 91       	pop	r29
   23282:	cf 91       	pop	r28
   23284:	08 95       	ret

00023286 <udi_cdc_multi_read_no_polling>:
   23286:	cf 93       	push	r28
   23288:	df 93       	push	r29
   2328a:	cd b7       	in	r28, 0x3d	; 61
   2328c:	de b7       	in	r29, 0x3e	; 62
   2328e:	2d 97       	sbiw	r28, 0x0d	; 13
   23290:	cd bf       	out	0x3d, r28	; 61
   23292:	de bf       	out	0x3e, r29	; 62
   23294:	89 87       	std	Y+9, r24	; 0x09
   23296:	6a 87       	std	Y+10, r22	; 0x0a
   23298:	7b 87       	std	Y+11, r23	; 0x0b
   2329a:	4c 87       	std	Y+12, r20	; 0x0c
   2329c:	5d 87       	std	Y+13, r21	; 0x0d
   2329e:	8a 85       	ldd	r24, Y+10	; 0x0a
   232a0:	9b 85       	ldd	r25, Y+11	; 0x0b
   232a2:	89 83       	std	Y+1, r24	; 0x01
   232a4:	9a 83       	std	Y+2, r25	; 0x02
   232a6:	19 86       	std	Y+9, r1	; 0x09
   232a8:	90 91 90 2c 	lds	r25, 0x2C90	; 0x802c90 <udi_cdc_data_running>
   232ac:	81 e0       	ldi	r24, 0x01	; 1
   232ae:	89 27       	eor	r24, r25
   232b0:	88 23       	and	r24, r24
   232b2:	19 f0       	breq	.+6      	; 0x232ba <udi_cdc_multi_read_no_polling+0x34>
   232b4:	80 e0       	ldi	r24, 0x00	; 0
   232b6:	90 e0       	ldi	r25, 0x00	; 0
   232b8:	95 c0       	rjmp	.+298    	; 0x233e4 <udi_cdc_multi_read_no_polling+0x15e>
   232ba:	7b d9       	rcall	.-3338   	; 0x225b2 <cpu_irq_save>
   232bc:	8b 83       	std	Y+3, r24	; 0x03
   232be:	89 85       	ldd	r24, Y+9	; 0x09
   232c0:	88 2f       	mov	r24, r24
   232c2:	90 e0       	ldi	r25, 0x00	; 0
   232c4:	88 0f       	add	r24, r24
   232c6:	99 1f       	adc	r25, r25
   232c8:	89 5e       	subi	r24, 0xE9	; 233
   232ca:	90 4d       	sbci	r25, 0xD0	; 208
   232cc:	fc 01       	movw	r30, r24
   232ce:	80 81       	ld	r24, Z
   232d0:	91 81       	ldd	r25, Z+1	; 0x01
   232d2:	8c 83       	std	Y+4, r24	; 0x04
   232d4:	9d 83       	std	Y+5, r25	; 0x05
   232d6:	89 85       	ldd	r24, Y+9	; 0x09
   232d8:	88 2f       	mov	r24, r24
   232da:	90 e0       	ldi	r25, 0x00	; 0
   232dc:	8a 5e       	subi	r24, 0xEA	; 234
   232de:	90 4d       	sbci	r25, 0xD0	; 208
   232e0:	fc 01       	movw	r30, r24
   232e2:	80 81       	ld	r24, Z
   232e4:	8e 83       	std	Y+6, r24	; 0x06
   232e6:	89 85       	ldd	r24, Y+9	; 0x09
   232e8:	28 2f       	mov	r18, r24
   232ea:	30 e0       	ldi	r19, 0x00	; 0
   232ec:	8e 81       	ldd	r24, Y+6	; 0x06
   232ee:	88 2f       	mov	r24, r24
   232f0:	90 e0       	ldi	r25, 0x00	; 0
   232f2:	22 0f       	add	r18, r18
   232f4:	33 1f       	adc	r19, r19
   232f6:	82 0f       	add	r24, r18
   232f8:	93 1f       	adc	r25, r19
   232fa:	88 0f       	add	r24, r24
   232fc:	99 1f       	adc	r25, r25
   232fe:	8e 5e       	subi	r24, 0xEE	; 238
   23300:	90 4d       	sbci	r25, 0xD0	; 208
   23302:	fc 01       	movw	r30, r24
   23304:	20 81       	ld	r18, Z
   23306:	31 81       	ldd	r19, Z+1	; 0x01
   23308:	8c 81       	ldd	r24, Y+4	; 0x04
   2330a:	9d 81       	ldd	r25, Y+5	; 0x05
   2330c:	a9 01       	movw	r20, r18
   2330e:	48 1b       	sub	r20, r24
   23310:	59 0b       	sbc	r21, r25
   23312:	ca 01       	movw	r24, r20
   23314:	8f 83       	std	Y+7, r24	; 0x07
   23316:	98 87       	std	Y+8, r25	; 0x08
   23318:	8b 81       	ldd	r24, Y+3	; 0x03
   2331a:	5b d9       	rcall	.-3402   	; 0x225d2 <cpu_irq_restore>
   2331c:	2f 81       	ldd	r18, Y+7	; 0x07
   2331e:	38 85       	ldd	r19, Y+8	; 0x08
   23320:	8c 85       	ldd	r24, Y+12	; 0x0c
   23322:	9d 85       	ldd	r25, Y+13	; 0x0d
   23324:	28 17       	cp	r18, r24
   23326:	39 07       	cpc	r19, r25
   23328:	20 f4       	brcc	.+8      	; 0x23332 <udi_cdc_multi_read_no_polling+0xac>
   2332a:	8f 81       	ldd	r24, Y+7	; 0x07
   2332c:	98 85       	ldd	r25, Y+8	; 0x08
   2332e:	8c 87       	std	Y+12, r24	; 0x0c
   23330:	9d 87       	std	Y+13, r25	; 0x0d
   23332:	8c 85       	ldd	r24, Y+12	; 0x0c
   23334:	9d 85       	ldd	r25, Y+13	; 0x0d
   23336:	89 2b       	or	r24, r25
   23338:	09 f4       	brne	.+2      	; 0x2333c <udi_cdc_multi_read_no_polling+0xb6>
   2333a:	52 c0       	rjmp	.+164    	; 0x233e0 <udi_cdc_multi_read_no_polling+0x15a>
   2333c:	89 85       	ldd	r24, Y+9	; 0x09
   2333e:	68 2f       	mov	r22, r24
   23340:	70 e0       	ldi	r23, 0x00	; 0
   23342:	8e 81       	ldd	r24, Y+6	; 0x06
   23344:	48 2f       	mov	r20, r24
   23346:	50 e0       	ldi	r21, 0x00	; 0
   23348:	80 e4       	ldi	r24, 0x40	; 64
   2334a:	91 e0       	ldi	r25, 0x01	; 1
   2334c:	48 9f       	mul	r20, r24
   2334e:	90 01       	movw	r18, r0
   23350:	49 9f       	mul	r20, r25
   23352:	30 0d       	add	r19, r0
   23354:	58 9f       	mul	r21, r24
   23356:	30 0d       	add	r19, r0
   23358:	11 24       	eor	r1, r1
   2335a:	cb 01       	movw	r24, r22
   2335c:	96 95       	lsr	r25
   2335e:	98 2f       	mov	r25, r24
   23360:	88 27       	eor	r24, r24
   23362:	97 95       	ror	r25
   23364:	87 95       	ror	r24
   23366:	ac 01       	movw	r20, r24
   23368:	44 0f       	add	r20, r20
   2336a:	55 1f       	adc	r21, r21
   2336c:	44 0f       	add	r20, r20
   2336e:	55 1f       	adc	r21, r21
   23370:	84 0f       	add	r24, r20
   23372:	95 1f       	adc	r25, r21
   23374:	28 0f       	add	r18, r24
   23376:	39 1f       	adc	r19, r25
   23378:	8c 81       	ldd	r24, Y+4	; 0x04
   2337a:	9d 81       	ldd	r25, Y+5	; 0x05
   2337c:	82 0f       	add	r24, r18
   2337e:	93 1f       	adc	r25, r19
   23380:	9c 01       	movw	r18, r24
   23382:	2e 56       	subi	r18, 0x6E	; 110
   23384:	33 4d       	sbci	r19, 0xD3	; 211
   23386:	4c 85       	ldd	r20, Y+12	; 0x0c
   23388:	5d 85       	ldd	r21, Y+13	; 0x0d
   2338a:	89 81       	ldd	r24, Y+1	; 0x01
   2338c:	9a 81       	ldd	r25, Y+2	; 0x02
   2338e:	b9 01       	movw	r22, r18
   23390:	0f 94 02 34 	call	0x26804	; 0x26804 <memcpy>
   23394:	0e d9       	rcall	.-3556   	; 0x225b2 <cpu_irq_save>
   23396:	8b 83       	std	Y+3, r24	; 0x03
   23398:	89 85       	ldd	r24, Y+9	; 0x09
   2339a:	88 2f       	mov	r24, r24
   2339c:	90 e0       	ldi	r25, 0x00	; 0
   2339e:	29 85       	ldd	r18, Y+9	; 0x09
   233a0:	22 2f       	mov	r18, r18
   233a2:	30 e0       	ldi	r19, 0x00	; 0
   233a4:	22 0f       	add	r18, r18
   233a6:	33 1f       	adc	r19, r19
   233a8:	29 5e       	subi	r18, 0xE9	; 233
   233aa:	30 4d       	sbci	r19, 0xD0	; 208
   233ac:	f9 01       	movw	r30, r18
   233ae:	40 81       	ld	r20, Z
   233b0:	51 81       	ldd	r21, Z+1	; 0x01
   233b2:	2c 85       	ldd	r18, Y+12	; 0x0c
   233b4:	3d 85       	ldd	r19, Y+13	; 0x0d
   233b6:	24 0f       	add	r18, r20
   233b8:	35 1f       	adc	r19, r21
   233ba:	88 0f       	add	r24, r24
   233bc:	99 1f       	adc	r25, r25
   233be:	89 5e       	subi	r24, 0xE9	; 233
   233c0:	90 4d       	sbci	r25, 0xD0	; 208
   233c2:	fc 01       	movw	r30, r24
   233c4:	20 83       	st	Z, r18
   233c6:	31 83       	std	Z+1, r19	; 0x01
   233c8:	8b 81       	ldd	r24, Y+3	; 0x03
   233ca:	03 d9       	rcall	.-3578   	; 0x225d2 <cpu_irq_restore>
   233cc:	29 81       	ldd	r18, Y+1	; 0x01
   233ce:	3a 81       	ldd	r19, Y+2	; 0x02
   233d0:	8c 85       	ldd	r24, Y+12	; 0x0c
   233d2:	9d 85       	ldd	r25, Y+13	; 0x0d
   233d4:	82 0f       	add	r24, r18
   233d6:	93 1f       	adc	r25, r19
   233d8:	89 83       	std	Y+1, r24	; 0x01
   233da:	9a 83       	std	Y+2, r25	; 0x02
   233dc:	89 85       	ldd	r24, Y+9	; 0x09
   233de:	99 db       	rcall	.-2254   	; 0x22b12 <udi_cdc_rx_start>
   233e0:	8f 81       	ldd	r24, Y+7	; 0x07
   233e2:	98 85       	ldd	r25, Y+8	; 0x08
   233e4:	2d 96       	adiw	r28, 0x0d	; 13
   233e6:	cd bf       	out	0x3d, r28	; 61
   233e8:	de bf       	out	0x3e, r29	; 62
   233ea:	df 91       	pop	r29
   233ec:	cf 91       	pop	r28
   233ee:	08 95       	ret

000233f0 <udi_cdc_read_no_polling>:
   233f0:	cf 93       	push	r28
   233f2:	df 93       	push	r29
   233f4:	00 d0       	rcall	.+0      	; 0x233f6 <udi_cdc_read_no_polling+0x6>
   233f6:	1f 92       	push	r1
   233f8:	cd b7       	in	r28, 0x3d	; 61
   233fa:	de b7       	in	r29, 0x3e	; 62
   233fc:	89 83       	std	Y+1, r24	; 0x01
   233fe:	9a 83       	std	Y+2, r25	; 0x02
   23400:	6b 83       	std	Y+3, r22	; 0x03
   23402:	7c 83       	std	Y+4, r23	; 0x04
   23404:	2b 81       	ldd	r18, Y+3	; 0x03
   23406:	3c 81       	ldd	r19, Y+4	; 0x04
   23408:	89 81       	ldd	r24, Y+1	; 0x01
   2340a:	9a 81       	ldd	r25, Y+2	; 0x02
   2340c:	a9 01       	movw	r20, r18
   2340e:	bc 01       	movw	r22, r24
   23410:	80 e0       	ldi	r24, 0x00	; 0
   23412:	39 df       	rcall	.-398    	; 0x23286 <udi_cdc_multi_read_no_polling>
   23414:	24 96       	adiw	r28, 0x04	; 4
   23416:	cd bf       	out	0x3d, r28	; 61
   23418:	de bf       	out	0x3e, r29	; 62
   2341a:	df 91       	pop	r29
   2341c:	cf 91       	pop	r28
   2341e:	08 95       	ret

00023420 <udi_cdc_multi_get_free_tx_buffer>:
   23420:	cf 93       	push	r28
   23422:	df 93       	push	r29
   23424:	cd b7       	in	r28, 0x3d	; 61
   23426:	de b7       	in	r29, 0x3e	; 62
   23428:	27 97       	sbiw	r28, 0x07	; 7
   2342a:	cd bf       	out	0x3d, r28	; 61
   2342c:	de bf       	out	0x3e, r29	; 62
   2342e:	8f 83       	std	Y+7, r24	; 0x07
   23430:	1f 82       	std	Y+7, r1	; 0x07
   23432:	bf d8       	rcall	.-3714   	; 0x225b2 <cpu_irq_save>
   23434:	8b 83       	std	Y+3, r24	; 0x03
   23436:	8f 81       	ldd	r24, Y+7	; 0x07
   23438:	88 2f       	mov	r24, r24
   2343a:	90 e0       	ldi	r25, 0x00	; 0
   2343c:	82 56       	subi	r24, 0x62	; 98
   2343e:	9e 4c       	sbci	r25, 0xCE	; 206
   23440:	fc 01       	movw	r30, r24
   23442:	80 81       	ld	r24, Z
   23444:	8c 83       	std	Y+4, r24	; 0x04
   23446:	8f 81       	ldd	r24, Y+7	; 0x07
   23448:	28 2f       	mov	r18, r24
   2344a:	30 e0       	ldi	r19, 0x00	; 0
   2344c:	8c 81       	ldd	r24, Y+4	; 0x04
   2344e:	88 2f       	mov	r24, r24
   23450:	90 e0       	ldi	r25, 0x00	; 0
   23452:	22 0f       	add	r18, r18
   23454:	33 1f       	adc	r19, r19
   23456:	82 0f       	add	r24, r18
   23458:	93 1f       	adc	r25, r19
   2345a:	88 0f       	add	r24, r24
   2345c:	99 1f       	adc	r25, r25
   2345e:	86 56       	subi	r24, 0x66	; 102
   23460:	9e 4c       	sbci	r25, 0xCE	; 206
   23462:	fc 01       	movw	r30, r24
   23464:	80 81       	ld	r24, Z
   23466:	91 81       	ldd	r25, Z+1	; 0x01
   23468:	89 83       	std	Y+1, r24	; 0x01
   2346a:	9a 83       	std	Y+2, r25	; 0x02
   2346c:	89 81       	ldd	r24, Y+1	; 0x01
   2346e:	9a 81       	ldd	r25, Y+2	; 0x02
   23470:	80 34       	cpi	r24, 0x40	; 64
   23472:	91 40       	sbci	r25, 0x01	; 1
   23474:	61 f5       	brne	.+88     	; 0x234ce <udi_cdc_multi_get_free_tx_buffer+0xae>
   23476:	8f 81       	ldd	r24, Y+7	; 0x07
   23478:	88 2f       	mov	r24, r24
   2347a:	90 e0       	ldi	r25, 0x00	; 0
   2347c:	8f 55       	subi	r24, 0x5F	; 95
   2347e:	9e 4c       	sbci	r25, 0xCE	; 206
   23480:	fc 01       	movw	r30, r24
   23482:	90 81       	ld	r25, Z
   23484:	81 e0       	ldi	r24, 0x01	; 1
   23486:	89 27       	eor	r24, r25
   23488:	88 23       	and	r24, r24
   2348a:	09 f1       	breq	.+66     	; 0x234ce <udi_cdc_multi_get_free_tx_buffer+0xae>
   2348c:	8f 81       	ldd	r24, Y+7	; 0x07
   2348e:	88 2f       	mov	r24, r24
   23490:	90 e0       	ldi	r25, 0x00	; 0
   23492:	8e 55       	subi	r24, 0x5E	; 94
   23494:	9e 4c       	sbci	r25, 0xCE	; 206
   23496:	fc 01       	movw	r30, r24
   23498:	90 81       	ld	r25, Z
   2349a:	81 e0       	ldi	r24, 0x01	; 1
   2349c:	89 27       	eor	r24, r25
   2349e:	88 23       	and	r24, r24
   234a0:	b1 f0       	breq	.+44     	; 0x234ce <udi_cdc_multi_get_free_tx_buffer+0xae>
   234a2:	8f 81       	ldd	r24, Y+7	; 0x07
   234a4:	88 2f       	mov	r24, r24
   234a6:	90 e0       	ldi	r25, 0x00	; 0
   234a8:	8e 55       	subi	r24, 0x5E	; 94
   234aa:	9e 4c       	sbci	r25, 0xCE	; 206
   234ac:	21 e0       	ldi	r18, 0x01	; 1
   234ae:	fc 01       	movw	r30, r24
   234b0:	20 83       	st	Z, r18
   234b2:	8f 81       	ldd	r24, Y+7	; 0x07
   234b4:	88 2f       	mov	r24, r24
   234b6:	90 e0       	ldi	r25, 0x00	; 0
   234b8:	21 e0       	ldi	r18, 0x01	; 1
   234ba:	3c 81       	ldd	r19, Y+4	; 0x04
   234bc:	33 23       	and	r19, r19
   234be:	09 f0       	breq	.+2      	; 0x234c2 <udi_cdc_multi_get_free_tx_buffer+0xa2>
   234c0:	20 e0       	ldi	r18, 0x00	; 0
   234c2:	82 56       	subi	r24, 0x62	; 98
   234c4:	9e 4c       	sbci	r25, 0xCE	; 206
   234c6:	fc 01       	movw	r30, r24
   234c8:	20 83       	st	Z, r18
   234ca:	19 82       	std	Y+1, r1	; 0x01
   234cc:	1a 82       	std	Y+2, r1	; 0x02
   234ce:	20 e4       	ldi	r18, 0x40	; 64
   234d0:	31 e0       	ldi	r19, 0x01	; 1
   234d2:	89 81       	ldd	r24, Y+1	; 0x01
   234d4:	9a 81       	ldd	r25, Y+2	; 0x02
   234d6:	a9 01       	movw	r20, r18
   234d8:	48 1b       	sub	r20, r24
   234da:	59 0b       	sbc	r21, r25
   234dc:	ca 01       	movw	r24, r20
   234de:	8d 83       	std	Y+5, r24	; 0x05
   234e0:	9e 83       	std	Y+6, r25	; 0x06
   234e2:	8b 81       	ldd	r24, Y+3	; 0x03
   234e4:	76 d8       	rcall	.-3860   	; 0x225d2 <cpu_irq_restore>
   234e6:	8d 81       	ldd	r24, Y+5	; 0x05
   234e8:	9e 81       	ldd	r25, Y+6	; 0x06
   234ea:	27 96       	adiw	r28, 0x07	; 7
   234ec:	cd bf       	out	0x3d, r28	; 61
   234ee:	de bf       	out	0x3e, r29	; 62
   234f0:	df 91       	pop	r29
   234f2:	cf 91       	pop	r28
   234f4:	08 95       	ret

000234f6 <udi_cdc_multi_is_tx_ready>:
   234f6:	cf 93       	push	r28
   234f8:	df 93       	push	r29
   234fa:	1f 92       	push	r1
   234fc:	cd b7       	in	r28, 0x3d	; 61
   234fe:	de b7       	in	r29, 0x3e	; 62
   23500:	89 83       	std	Y+1, r24	; 0x01
   23502:	89 81       	ldd	r24, Y+1	; 0x01
   23504:	8d df       	rcall	.-230    	; 0x23420 <udi_cdc_multi_get_free_tx_buffer>
   23506:	21 e0       	ldi	r18, 0x01	; 1
   23508:	89 2b       	or	r24, r25
   2350a:	09 f4       	brne	.+2      	; 0x2350e <udi_cdc_multi_is_tx_ready+0x18>
   2350c:	20 e0       	ldi	r18, 0x00	; 0
   2350e:	82 2f       	mov	r24, r18
   23510:	0f 90       	pop	r0
   23512:	df 91       	pop	r29
   23514:	cf 91       	pop	r28
   23516:	08 95       	ret

00023518 <udi_cdc_is_tx_ready>:
{
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
}

bool udi_cdc_is_tx_ready(void)
{
   23518:	cf 93       	push	r28
   2351a:	df 93       	push	r29
   2351c:	cd b7       	in	r28, 0x3d	; 61
   2351e:	de b7       	in	r29, 0x3e	; 62
	return udi_cdc_multi_is_tx_ready(0);
   23520:	80 e0       	ldi	r24, 0x00	; 0
   23522:	e9 df       	rcall	.-46     	; 0x234f6 <udi_cdc_multi_is_tx_ready>
}
   23524:	df 91       	pop	r29
   23526:	cf 91       	pop	r28
   23528:	08 95       	ret

0002352a <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
   2352a:	cf 93       	push	r28
   2352c:	df 93       	push	r29
   2352e:	cd b7       	in	r28, 0x3d	; 61
   23530:	de b7       	in	r29, 0x3e	; 62
   23532:	28 97       	sbiw	r28, 0x08	; 8
   23534:	cd bf       	out	0x3d, r28	; 61
   23536:	de bf       	out	0x3e, r29	; 62
   23538:	8c 83       	std	Y+4, r24	; 0x04
   2353a:	6d 83       	std	Y+5, r22	; 0x05
   2353c:	7e 83       	std	Y+6, r23	; 0x06
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
   2353e:	1c 82       	std	Y+4, r1	; 0x04
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   23540:	8c 81       	ldd	r24, Y+4	; 0x04
   23542:	28 2f       	mov	r18, r24
   23544:	30 e0       	ldi	r19, 0x00	; 0
   23546:	c9 01       	movw	r24, r18
   23548:	88 0f       	add	r24, r24
   2354a:	99 1f       	adc	r25, r25
   2354c:	88 0f       	add	r24, r24
   2354e:	99 1f       	adc	r25, r25
   23550:	88 0f       	add	r24, r24
   23552:	99 1f       	adc	r25, r25
   23554:	82 1b       	sub	r24, r18
   23556:	93 0b       	sbc	r25, r19
   23558:	80 58       	subi	r24, 0x80	; 128
   2355a:	93 4d       	sbci	r25, 0xD3	; 211
   2355c:	dc 01       	movw	r26, r24
   2355e:	9c 91       	ld	r25, X
   23560:	81 e0       	ldi	r24, 0x01	; 1
   23562:	99 30       	cpi	r25, 0x09	; 9
   23564:	09 f0       	breq	.+2      	; 0x23568 <udi_cdc_multi_putc+0x3e>
   23566:	80 e0       	ldi	r24, 0x00	; 0
   23568:	89 83       	std	Y+1, r24	; 0x01

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   2356a:	8c 81       	ldd	r24, Y+4	; 0x04
   2356c:	c4 df       	rcall	.-120    	; 0x234f6 <udi_cdc_multi_is_tx_ready>
   2356e:	98 2f       	mov	r25, r24
   23570:	81 e0       	ldi	r24, 0x01	; 1
   23572:	89 27       	eor	r24, r25
   23574:	88 23       	and	r24, r24
   23576:	49 f0       	breq	.+18     	; 0x2358a <udi_cdc_multi_putc+0x60>
		if (!udi_cdc_data_running) {
   23578:	90 91 90 2c 	lds	r25, 0x2C90	; 0x802c90 <udi_cdc_data_running>
   2357c:	81 e0       	ldi	r24, 0x01	; 1
   2357e:	89 27       	eor	r24, r25
   23580:	88 23       	and	r24, r24
   23582:	99 f3       	breq	.-26     	; 0x2356a <udi_cdc_multi_putc+0x40>
			return false;
   23584:	80 e0       	ldi	r24, 0x00	; 0
   23586:	90 e0       	ldi	r25, 0x00	; 0
		}
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
   23588:	63 c0       	rjmp	.+198    	; 0x23650 <udi_cdc_multi_putc+0x126>
   2358a:	13 d8       	rcall	.-4058   	; 0x225b2 <cpu_irq_save>
   2358c:	8a 83       	std	Y+2, r24	; 0x02
	buf_sel = udi_cdc_tx_buf_sel[port];
   2358e:	8c 81       	ldd	r24, Y+4	; 0x04
   23590:	88 2f       	mov	r24, r24
   23592:	90 e0       	ldi	r25, 0x00	; 0
   23594:	82 56       	subi	r24, 0x62	; 98
   23596:	9e 4c       	sbci	r25, 0xCE	; 206
   23598:	fc 01       	movw	r30, r24
   2359a:	80 81       	ld	r24, Z
   2359c:	8b 83       	std	Y+3, r24	; 0x03
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
   2359e:	8c 81       	ldd	r24, Y+4	; 0x04
   235a0:	a8 2f       	mov	r26, r24
   235a2:	b0 e0       	ldi	r27, 0x00	; 0
   235a4:	8b 81       	ldd	r24, Y+3	; 0x03
   235a6:	68 2f       	mov	r22, r24
   235a8:	70 e0       	ldi	r23, 0x00	; 0
   235aa:	8c 81       	ldd	r24, Y+4	; 0x04
   235ac:	48 2f       	mov	r20, r24
   235ae:	50 e0       	ldi	r21, 0x00	; 0
   235b0:	8b 81       	ldd	r24, Y+3	; 0x03
   235b2:	88 2f       	mov	r24, r24
   235b4:	90 e0       	ldi	r25, 0x00	; 0
   235b6:	9a 01       	movw	r18, r20
   235b8:	22 0f       	add	r18, r18
   235ba:	33 1f       	adc	r19, r19
   235bc:	28 0f       	add	r18, r24
   235be:	39 1f       	adc	r19, r25
   235c0:	22 0f       	add	r18, r18
   235c2:	33 1f       	adc	r19, r19
   235c4:	26 56       	subi	r18, 0x66	; 102
   235c6:	3e 4c       	sbci	r19, 0xCE	; 206
   235c8:	f9 01       	movw	r30, r18
   235ca:	20 81       	ld	r18, Z
   235cc:	31 81       	ldd	r19, Z+1	; 0x01
   235ce:	f9 01       	movw	r30, r18
   235d0:	31 96       	adiw	r30, 0x01	; 1
   235d2:	ef 83       	std	Y+7, r30	; 0x07
   235d4:	f8 87       	std	Y+8, r31	; 0x08
   235d6:	44 0f       	add	r20, r20
   235d8:	55 1f       	adc	r21, r21
   235da:	84 0f       	add	r24, r20
   235dc:	95 1f       	adc	r25, r21
   235de:	88 0f       	add	r24, r24
   235e0:	99 1f       	adc	r25, r25
   235e2:	86 56       	subi	r24, 0x66	; 102
   235e4:	9e 4c       	sbci	r25, 0xCE	; 206
   235e6:	4f 81       	ldd	r20, Y+7	; 0x07
   235e8:	58 85       	ldd	r21, Y+8	; 0x08
   235ea:	fc 01       	movw	r30, r24
   235ec:	40 83       	st	Z, r20
   235ee:	51 83       	std	Z+1, r21	; 0x01
   235f0:	ed 81       	ldd	r30, Y+5	; 0x05
   235f2:	80 e4       	ldi	r24, 0x40	; 64
   235f4:	91 e0       	ldi	r25, 0x01	; 1
   235f6:	68 9f       	mul	r22, r24
   235f8:	a0 01       	movw	r20, r0
   235fa:	69 9f       	mul	r22, r25
   235fc:	50 0d       	add	r21, r0
   235fe:	78 9f       	mul	r23, r24
   23600:	50 0d       	add	r21, r0
   23602:	11 24       	eor	r1, r1
   23604:	cd 01       	movw	r24, r26
   23606:	96 95       	lsr	r25
   23608:	98 2f       	mov	r25, r24
   2360a:	88 27       	eor	r24, r24
   2360c:	97 95       	ror	r25
   2360e:	87 95       	ror	r24
   23610:	bc 01       	movw	r22, r24
   23612:	66 0f       	add	r22, r22
   23614:	77 1f       	adc	r23, r23
   23616:	66 0f       	add	r22, r22
   23618:	77 1f       	adc	r23, r23
   2361a:	86 0f       	add	r24, r22
   2361c:	97 1f       	adc	r25, r23
   2361e:	84 0f       	add	r24, r20
   23620:	95 1f       	adc	r25, r21
   23622:	82 0f       	add	r24, r18
   23624:	93 1f       	adc	r25, r19
   23626:	86 5e       	subi	r24, 0xE6	; 230
   23628:	90 4d       	sbci	r25, 0xD0	; 208
   2362a:	dc 01       	movw	r26, r24
   2362c:	ec 93       	st	X, r30
	cpu_irq_restore(flags);
   2362e:	8a 81       	ldd	r24, Y+2	; 0x02
   23630:	0f 94 e9 12 	call	0x225d2	; 0x225d2 <cpu_irq_restore>

	if (b_databit_9) {
   23634:	89 81       	ldd	r24, Y+1	; 0x01
   23636:	88 23       	and	r24, r24
   23638:	49 f0       	breq	.+18     	; 0x2364c <udi_cdc_multi_putc+0x122>
		// Send MSB
		b_databit_9 = false;
   2363a:	19 82       	std	Y+1, r1	; 0x01
		value = value >> 8;
   2363c:	8d 81       	ldd	r24, Y+5	; 0x05
   2363e:	9e 81       	ldd	r25, Y+6	; 0x06
   23640:	89 2f       	mov	r24, r25
   23642:	99 0f       	add	r25, r25
   23644:	99 0b       	sbc	r25, r25
   23646:	8d 83       	std	Y+5, r24	; 0x05
   23648:	9e 83       	std	Y+6, r25	; 0x06
		goto udi_cdc_putc_process_one_byte;
   2364a:	8f cf       	rjmp	.-226    	; 0x2356a <udi_cdc_multi_putc+0x40>
	}
	return true;
   2364c:	81 e0       	ldi	r24, 0x01	; 1
   2364e:	90 e0       	ldi	r25, 0x00	; 0
}
   23650:	28 96       	adiw	r28, 0x08	; 8
   23652:	cd bf       	out	0x3d, r28	; 61
   23654:	de bf       	out	0x3e, r29	; 62
   23656:	df 91       	pop	r29
   23658:	cf 91       	pop	r28
   2365a:	08 95       	ret

0002365c <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
   2365c:	cf 93       	push	r28
   2365e:	df 93       	push	r29
   23660:	1f 92       	push	r1
   23662:	1f 92       	push	r1
   23664:	cd b7       	in	r28, 0x3d	; 61
   23666:	de b7       	in	r29, 0x3e	; 62
   23668:	89 83       	std	Y+1, r24	; 0x01
   2366a:	9a 83       	std	Y+2, r25	; 0x02
	return udi_cdc_multi_putc(0, value);
   2366c:	89 81       	ldd	r24, Y+1	; 0x01
   2366e:	9a 81       	ldd	r25, Y+2	; 0x02
   23670:	bc 01       	movw	r22, r24
   23672:	80 e0       	ldi	r24, 0x00	; 0
   23674:	5a df       	rcall	.-332    	; 0x2352a <udi_cdc_multi_putc>
}
   23676:	0f 90       	pop	r0
   23678:	0f 90       	pop	r0
   2367a:	df 91       	pop	r29
   2367c:	cf 91       	pop	r28
   2367e:	08 95       	ret

00023680 <udc_get_string_serial_name>:
   23680:	cf 93       	push	r28
   23682:	df 93       	push	r29
   23684:	cd b7       	in	r28, 0x3d	; 61
   23686:	de b7       	in	r29, 0x3e	; 62
   23688:	84 e1       	ldi	r24, 0x14	; 20
   2368a:	91 e2       	ldi	r25, 0x21	; 33
   2368c:	df 91       	pop	r29
   2368e:	cf 91       	pop	r28
   23690:	08 95       	ret

00023692 <udc_get_eof_conf>:
   23692:	cf 93       	push	r28
   23694:	df 93       	push	r29
   23696:	cd b7       	in	r28, 0x3d	; 61
   23698:	de b7       	in	r29, 0x3e	; 62
   2369a:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   2369e:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   236a2:	fc 01       	movw	r30, r24
   236a4:	20 81       	ld	r18, Z
   236a6:	31 81       	ldd	r19, Z+1	; 0x01
   236a8:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   236ac:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   236b0:	fc 01       	movw	r30, r24
   236b2:	80 81       	ld	r24, Z
   236b4:	91 81       	ldd	r25, Z+1	; 0x01
   236b6:	fc 01       	movw	r30, r24
   236b8:	82 81       	ldd	r24, Z+2	; 0x02
   236ba:	93 81       	ldd	r25, Z+3	; 0x03
   236bc:	82 0f       	add	r24, r18
   236be:	93 1f       	adc	r25, r19
   236c0:	df 91       	pop	r29
   236c2:	cf 91       	pop	r28
   236c4:	08 95       	ret

000236c6 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   236c6:	cf 93       	push	r28
   236c8:	df 93       	push	r29
   236ca:	cd b7       	in	r28, 0x3d	; 61
   236cc:	de b7       	in	r29, 0x3e	; 62
   236ce:	25 97       	sbiw	r28, 0x05	; 5
   236d0:	cd bf       	out	0x3d, r28	; 61
   236d2:	de bf       	out	0x3e, r29	; 62
   236d4:	8b 83       	std	Y+3, r24	; 0x03
   236d6:	9c 83       	std	Y+4, r25	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   236d8:	6d 83       	std	Y+5, r22	; 0x05
   236da:	db df       	rcall	.-74     	; 0x23692 <udc_get_eof_conf>
   236dc:	89 83       	std	Y+1, r24	; 0x01
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   236de:	9a 83       	std	Y+2, r25	; 0x02
   236e0:	8b 81       	ldd	r24, Y+3	; 0x03
   236e2:	9c 81       	ldd	r25, Y+4	; 0x04
   236e4:	fc 01       	movw	r30, r24
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   236e6:	80 81       	ld	r24, Z
   236e8:	88 2f       	mov	r24, r24
   236ea:	90 e0       	ldi	r25, 0x00	; 0
   236ec:	2b 81       	ldd	r18, Y+3	; 0x03
   236ee:	3c 81       	ldd	r19, Y+4	; 0x04
   236f0:	82 0f       	add	r24, r18
   236f2:	93 1f       	adc	r25, r19
   236f4:	8b 83       	std	Y+3, r24	; 0x03
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   236f6:	9c 83       	std	Y+4, r25	; 0x04
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   236f8:	1c c0       	rjmp	.+56     	; 0x23732 <udc_next_desc_in_iface+0x6c>
   236fa:	8b 81       	ldd	r24, Y+3	; 0x03
   236fc:	9c 81       	ldd	r25, Y+4	; 0x04
   236fe:	fc 01       	movw	r30, r24
   23700:	81 81       	ldd	r24, Z+1	; 0x01
   23702:	84 30       	cpi	r24, 0x04	; 4
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   23704:	f1 f0       	breq	.+60     	; 0x23742 <udc_next_desc_in_iface+0x7c>
   23706:	8b 81       	ldd	r24, Y+3	; 0x03
   23708:	9c 81       	ldd	r25, Y+4	; 0x04
   2370a:	fc 01       	movw	r30, r24
   2370c:	91 81       	ldd	r25, Z+1	; 0x01
   2370e:	8d 81       	ldd	r24, Y+5	; 0x05
   23710:	98 17       	cp	r25, r24
			return desc; // Specific descriptor found
   23712:	19 f4       	brne	.+6      	; 0x2371a <udc_next_desc_in_iface+0x54>
   23714:	8b 81       	ldd	r24, Y+3	; 0x03
   23716:	9c 81       	ldd	r25, Y+4	; 0x04
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   23718:	17 c0       	rjmp	.+46     	; 0x23748 <udc_next_desc_in_iface+0x82>
   2371a:	8b 81       	ldd	r24, Y+3	; 0x03
   2371c:	9c 81       	ldd	r25, Y+4	; 0x04
   2371e:	fc 01       	movw	r30, r24
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   23720:	80 81       	ld	r24, Z
   23722:	88 2f       	mov	r24, r24
   23724:	90 e0       	ldi	r25, 0x00	; 0
   23726:	2b 81       	ldd	r18, Y+3	; 0x03
   23728:	3c 81       	ldd	r19, Y+4	; 0x04
   2372a:	82 0f       	add	r24, r18
   2372c:	93 1f       	adc	r25, r19
   2372e:	8b 83       	std	Y+3, r24	; 0x03
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   23730:	9c 83       	std	Y+4, r25	; 0x04
   23732:	29 81       	ldd	r18, Y+1	; 0x01
   23734:	3a 81       	ldd	r19, Y+2	; 0x02
   23736:	8b 81       	ldd	r24, Y+3	; 0x03
   23738:	9c 81       	ldd	r25, Y+4	; 0x04
   2373a:	82 17       	cp	r24, r18
   2373c:	93 07       	cpc	r25, r19
   2373e:	e8 f2       	brcs	.-70     	; 0x236fa <udc_next_desc_in_iface+0x34>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
			break; // End of global interface descriptor
   23740:	01 c0       	rjmp	.+2      	; 0x23744 <udc_next_desc_in_iface+0x7e>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
   23742:	00 00       	nop
   23744:	80 e0       	ldi	r24, 0x00	; 0
}
   23746:	90 e0       	ldi	r25, 0x00	; 0
   23748:	25 96       	adiw	r28, 0x05	; 5
   2374a:	cd bf       	out	0x3d, r28	; 61
   2374c:	de bf       	out	0x3e, r29	; 62
   2374e:	df 91       	pop	r29
   23750:	cf 91       	pop	r28
   23752:	08 95       	ret

00023754 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   23754:	cf 93       	push	r28
   23756:	df 93       	push	r29
   23758:	00 d0       	rcall	.+0      	; 0x2375a <udc_update_iface_desc+0x6>
   2375a:	1f 92       	push	r1
   2375c:	cd b7       	in	r28, 0x3d	; 61
   2375e:	de b7       	in	r29, 0x3e	; 62
   23760:	8b 83       	std	Y+3, r24	; 0x03
   23762:	6c 83       	std	Y+4, r22	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   23764:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   23768:	88 23       	and	r24, r24
   2376a:	11 f4       	brne	.+4      	; 0x23770 <udc_update_iface_desc+0x1c>
		return false;
   2376c:	80 e0       	ldi	r24, 0x00	; 0
   2376e:	55 c0       	rjmp	.+170    	; 0x2381a <udc_update_iface_desc+0xc6>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   23770:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23774:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23778:	fc 01       	movw	r30, r24
   2377a:	80 81       	ld	r24, Z
   2377c:	91 81       	ldd	r25, Z+1	; 0x01
   2377e:	fc 01       	movw	r30, r24
   23780:	94 81       	ldd	r25, Z+4	; 0x04
   23782:	8b 81       	ldd	r24, Y+3	; 0x03
   23784:	89 17       	cp	r24, r25
   23786:	10 f0       	brcs	.+4      	; 0x2378c <udc_update_iface_desc+0x38>
		return false;
   23788:	80 e0       	ldi	r24, 0x00	; 0
   2378a:	47 c0       	rjmp	.+142    	; 0x2381a <udc_update_iface_desc+0xc6>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
   2378c:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23790:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23794:	fc 01       	movw	r30, r24
   23796:	80 81       	ld	r24, Z
   23798:	91 81       	ldd	r25, Z+1	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   2379a:	80 93 ae 31 	sts	0x31AE, r24	; 0x8031ae <udc_ptr_iface>
   2379e:	90 93 af 31 	sts	0x31AF, r25	; 0x8031af <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   237a2:	77 df       	rcall	.-274    	; 0x23692 <udc_get_eof_conf>
   237a4:	89 83       	std	Y+1, r24	; 0x01
	while (ptr_end_desc >
   237a6:	9a 83       	std	Y+2, r25	; 0x02
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   237a8:	2e c0       	rjmp	.+92     	; 0x23806 <udc_update_iface_desc+0xb2>
   237aa:	80 91 ae 31 	lds	r24, 0x31AE	; 0x8031ae <udc_ptr_iface>
   237ae:	90 91 af 31 	lds	r25, 0x31AF	; 0x8031af <udc_ptr_iface+0x1>
   237b2:	fc 01       	movw	r30, r24
   237b4:	81 81       	ldd	r24, Z+1	; 0x01
   237b6:	84 30       	cpi	r24, 0x04	; 4
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   237b8:	a1 f4       	brne	.+40     	; 0x237e2 <udc_update_iface_desc+0x8e>
   237ba:	80 91 ae 31 	lds	r24, 0x31AE	; 0x8031ae <udc_ptr_iface>
   237be:	90 91 af 31 	lds	r25, 0x31AF	; 0x8031af <udc_ptr_iface+0x1>
   237c2:	fc 01       	movw	r30, r24
   237c4:	92 81       	ldd	r25, Z+2	; 0x02
   237c6:	8b 81       	ldd	r24, Y+3	; 0x03
   237c8:	98 17       	cp	r25, r24
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
   237ca:	59 f4       	brne	.+22     	; 0x237e2 <udc_update_iface_desc+0x8e>
   237cc:	80 91 ae 31 	lds	r24, 0x31AE	; 0x8031ae <udc_ptr_iface>
   237d0:	90 91 af 31 	lds	r25, 0x31AF	; 0x8031af <udc_ptr_iface+0x1>
   237d4:	fc 01       	movw	r30, r24
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   237d6:	93 81       	ldd	r25, Z+3	; 0x03
   237d8:	8c 81       	ldd	r24, Y+4	; 0x04
   237da:	98 17       	cp	r25, r24
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
   237dc:	11 f4       	brne	.+4      	; 0x237e2 <udc_update_iface_desc+0x8e>
   237de:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   237e0:	1c c0       	rjmp	.+56     	; 0x2381a <udc_update_iface_desc+0xc6>
   237e2:	20 91 ae 31 	lds	r18, 0x31AE	; 0x8031ae <udc_ptr_iface>
   237e6:	30 91 af 31 	lds	r19, 0x31AF	; 0x8031af <udc_ptr_iface+0x1>
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
   237ea:	80 91 ae 31 	lds	r24, 0x31AE	; 0x8031ae <udc_ptr_iface>
   237ee:	90 91 af 31 	lds	r25, 0x31AF	; 0x8031af <udc_ptr_iface+0x1>
   237f2:	fc 01       	movw	r30, r24
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   237f4:	80 81       	ld	r24, Z
   237f6:	88 2f       	mov	r24, r24
   237f8:	90 e0       	ldi	r25, 0x00	; 0
   237fa:	82 0f       	add	r24, r18
   237fc:	93 1f       	adc	r25, r19
   237fe:	80 93 ae 31 	sts	0x31AE, r24	; 0x8031ae <udc_ptr_iface>
   23802:	90 93 af 31 	sts	0x31AF, r25	; 0x8031af <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
   23806:	80 91 ae 31 	lds	r24, 0x31AE	; 0x8031ae <udc_ptr_iface>
   2380a:	90 91 af 31 	lds	r25, 0x31AF	; 0x8031af <udc_ptr_iface+0x1>
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   2380e:	29 81       	ldd	r18, Y+1	; 0x01
   23810:	3a 81       	ldd	r19, Y+2	; 0x02
   23812:	82 17       	cp	r24, r18
   23814:	93 07       	cpc	r25, r19
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   23816:	48 f2       	brcs	.-110    	; 0x237aa <udc_update_iface_desc+0x56>
}
   23818:	80 e0       	ldi	r24, 0x00	; 0
   2381a:	24 96       	adiw	r28, 0x04	; 4
   2381c:	cd bf       	out	0x3d, r28	; 61
   2381e:	de bf       	out	0x3e, r29	; 62
   23820:	df 91       	pop	r29
   23822:	cf 91       	pop	r28
   23824:	08 95       	ret

00023826 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   23826:	cf 93       	push	r28
   23828:	df 93       	push	r29
   2382a:	cd b7       	in	r28, 0x3d	; 61
   2382c:	de b7       	in	r29, 0x3e	; 62
   2382e:	25 97       	sbiw	r28, 0x05	; 5
   23830:	cd bf       	out	0x3d, r28	; 61
   23832:	de bf       	out	0x3e, r29	; 62
   23834:	8d 83       	std	Y+5, r24	; 0x05
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23836:	60 e0       	ldi	r22, 0x00	; 0
   23838:	8d 81       	ldd	r24, Y+5	; 0x05
   2383a:	8c df       	rcall	.-232    	; 0x23754 <udc_update_iface_desc>
   2383c:	98 2f       	mov	r25, r24
   2383e:	81 e0       	ldi	r24, 0x01	; 1
   23840:	89 27       	eor	r24, r25
   23842:	88 23       	and	r24, r24
   23844:	11 f0       	breq	.+4      	; 0x2384a <udc_iface_disable+0x24>
		return false;
   23846:	80 e0       	ldi	r24, 0x00	; 0
   23848:	44 c0       	rjmp	.+136    	; 0x238d2 <udc_iface_disable+0xac>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   2384a:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   2384e:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23852:	fc 01       	movw	r30, r24
   23854:	22 81       	ldd	r18, Z+2	; 0x02
   23856:	33 81       	ldd	r19, Z+3	; 0x03
   23858:	8d 81       	ldd	r24, Y+5	; 0x05
   2385a:	88 2f       	mov	r24, r24
   2385c:	90 e0       	ldi	r25, 0x00	; 0
   2385e:	88 0f       	add	r24, r24
   23860:	99 1f       	adc	r25, r25
   23862:	82 0f       	add	r24, r18
   23864:	93 1f       	adc	r25, r19
   23866:	fc 01       	movw	r30, r24
   23868:	80 81       	ld	r24, Z
   2386a:	91 81       	ldd	r25, Z+1	; 0x01
   2386c:	8b 83       	std	Y+3, r24	; 0x03
   2386e:	9c 83       	std	Y+4, r25	; 0x04

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   23870:	8b 81       	ldd	r24, Y+3	; 0x03
   23872:	9c 81       	ldd	r25, Y+4	; 0x04
   23874:	fc 01       	movw	r30, r24
   23876:	86 81       	ldd	r24, Z+6	; 0x06
   23878:	97 81       	ldd	r25, Z+7	; 0x07
   2387a:	fc 01       	movw	r30, r24
   2387c:	19 95       	eicall
   2387e:	68 2f       	mov	r22, r24
   23880:	8d 81       	ldd	r24, Y+5	; 0x05
   23882:	68 df       	rcall	.-304    	; 0x23754 <udc_update_iface_desc>
   23884:	98 2f       	mov	r25, r24
   23886:	81 e0       	ldi	r24, 0x01	; 1
   23888:	89 27       	eor	r24, r25
   2388a:	88 23       	and	r24, r24
   2388c:	11 f0       	breq	.+4      	; 0x23892 <udc_iface_disable+0x6c>
		return false;
   2388e:	80 e0       	ldi	r24, 0x00	; 0
   23890:	20 c0       	rjmp	.+64     	; 0x238d2 <udc_iface_disable+0xac>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   23892:	80 91 ae 31 	lds	r24, 0x31AE	; 0x8031ae <udc_ptr_iface>
   23896:	90 91 af 31 	lds	r25, 0x31AF	; 0x8031af <udc_ptr_iface+0x1>
   2389a:	89 83       	std	Y+1, r24	; 0x01
   2389c:	9a 83       	std	Y+2, r25	; 0x02
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   2389e:	89 81       	ldd	r24, Y+1	; 0x01
   238a0:	9a 81       	ldd	r25, Y+2	; 0x02
   238a2:	65 e0       	ldi	r22, 0x05	; 5
   238a4:	10 df       	rcall	.-480    	; 0x236c6 <udc_next_desc_in_iface>
   238a6:	89 83       	std	Y+1, r24	; 0x01
   238a8:	9a 83       	std	Y+2, r25	; 0x02
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   238aa:	89 81       	ldd	r24, Y+1	; 0x01
   238ac:	9a 81       	ldd	r25, Y+2	; 0x02
   238ae:	89 2b       	or	r24, r25
   238b0:	39 f0       	breq	.+14     	; 0x238c0 <udc_iface_disable+0x9a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   238b2:	89 81       	ldd	r24, Y+1	; 0x01
   238b4:	9a 81       	ldd	r25, Y+2	; 0x02
   238b6:	fc 01       	movw	r30, r24
   238b8:	82 81       	ldd	r24, Z+2	; 0x02
   238ba:	0e 94 5b bd 	call	0x17ab6	; 0x17ab6 <udd_ep_free>
		}
   238be:	ef cf       	rjmp	.-34     	; 0x2389e <udc_iface_disable+0x78>
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
   238c0:	00 00       	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
   238c2:	8b 81       	ldd	r24, Y+3	; 0x03
   238c4:	9c 81       	ldd	r25, Y+4	; 0x04
   238c6:	fc 01       	movw	r30, r24
   238c8:	82 81       	ldd	r24, Z+2	; 0x02
   238ca:	93 81       	ldd	r25, Z+3	; 0x03
   238cc:	fc 01       	movw	r30, r24
   238ce:	19 95       	eicall
	return true;
   238d0:	81 e0       	ldi	r24, 0x01	; 1
}
   238d2:	25 96       	adiw	r28, 0x05	; 5
   238d4:	cd bf       	out	0x3d, r28	; 61
   238d6:	de bf       	out	0x3e, r29	; 62
   238d8:	df 91       	pop	r29
   238da:	cf 91       	pop	r28
   238dc:	08 95       	ret

000238de <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   238de:	cf 93       	push	r28
   238e0:	df 93       	push	r29
   238e2:	00 d0       	rcall	.+0      	; 0x238e4 <udc_iface_enable+0x6>
   238e4:	1f 92       	push	r1
   238e6:	cd b7       	in	r28, 0x3d	; 61
   238e8:	de b7       	in	r29, 0x3e	; 62
   238ea:	8b 83       	std	Y+3, r24	; 0x03
   238ec:	6c 83       	std	Y+4, r22	; 0x04
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   238ee:	6c 81       	ldd	r22, Y+4	; 0x04
   238f0:	8b 81       	ldd	r24, Y+3	; 0x03
   238f2:	30 df       	rcall	.-416    	; 0x23754 <udc_update_iface_desc>
   238f4:	98 2f       	mov	r25, r24
   238f6:	81 e0       	ldi	r24, 0x01	; 1
   238f8:	89 27       	eor	r24, r25
   238fa:	88 23       	and	r24, r24
   238fc:	11 f0       	breq	.+4      	; 0x23902 <udc_iface_enable+0x24>
		return false;
   238fe:	80 e0       	ldi	r24, 0x00	; 0
   23900:	3e c0       	rjmp	.+124    	; 0x2397e <udc_iface_enable+0xa0>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   23902:	80 91 ae 31 	lds	r24, 0x31AE	; 0x8031ae <udc_ptr_iface>
   23906:	90 91 af 31 	lds	r25, 0x31AF	; 0x8031af <udc_ptr_iface+0x1>
   2390a:	89 83       	std	Y+1, r24	; 0x01
   2390c:	9a 83       	std	Y+2, r25	; 0x02
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   2390e:	89 81       	ldd	r24, Y+1	; 0x01
   23910:	9a 81       	ldd	r25, Y+2	; 0x02
   23912:	65 e0       	ldi	r22, 0x05	; 5
   23914:	d8 de       	rcall	.-592    	; 0x236c6 <udc_next_desc_in_iface>
   23916:	89 83       	std	Y+1, r24	; 0x01
   23918:	9a 83       	std	Y+2, r25	; 0x02
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   2391a:	89 81       	ldd	r24, Y+1	; 0x01
   2391c:	9a 81       	ldd	r25, Y+2	; 0x02
   2391e:	89 2b       	or	r24, r25
   23920:	b9 f0       	breq	.+46     	; 0x23950 <udc_iface_enable+0x72>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   23922:	89 81       	ldd	r24, Y+1	; 0x01
   23924:	9a 81       	ldd	r25, Y+2	; 0x02
   23926:	fc 01       	movw	r30, r24
   23928:	24 81       	ldd	r18, Z+4	; 0x04
   2392a:	35 81       	ldd	r19, Z+5	; 0x05
   2392c:	89 81       	ldd	r24, Y+1	; 0x01
   2392e:	9a 81       	ldd	r25, Y+2	; 0x02
   23930:	fc 01       	movw	r30, r24
   23932:	63 81       	ldd	r22, Z+3	; 0x03
   23934:	89 81       	ldd	r24, Y+1	; 0x01
   23936:	9a 81       	ldd	r25, Y+2	; 0x02
   23938:	fc 01       	movw	r30, r24
   2393a:	82 81       	ldd	r24, Z+2	; 0x02
   2393c:	a9 01       	movw	r20, r18
   2393e:	0e 94 13 bd 	call	0x17a26	; 0x17a26 <udd_ep_alloc>
   23942:	98 2f       	mov	r25, r24
   23944:	81 e0       	ldi	r24, 0x01	; 1
   23946:	89 27       	eor	r24, r25
   23948:	88 23       	and	r24, r24
   2394a:	09 f3       	breq	.-62     	; 0x2390e <udc_iface_enable+0x30>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
   2394c:	80 e0       	ldi	r24, 0x00	; 0
   2394e:	17 c0       	rjmp	.+46     	; 0x2397e <udc_iface_enable+0xa0>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
   23950:	00 00       	nop
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   23952:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23956:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   2395a:	fc 01       	movw	r30, r24
   2395c:	22 81       	ldd	r18, Z+2	; 0x02
   2395e:	33 81       	ldd	r19, Z+3	; 0x03
   23960:	8b 81       	ldd	r24, Y+3	; 0x03
   23962:	88 2f       	mov	r24, r24
   23964:	90 e0       	ldi	r25, 0x00	; 0
   23966:	88 0f       	add	r24, r24
   23968:	99 1f       	adc	r25, r25
   2396a:	82 0f       	add	r24, r18
   2396c:	93 1f       	adc	r25, r19
   2396e:	fc 01       	movw	r30, r24
   23970:	80 81       	ld	r24, Z
   23972:	91 81       	ldd	r25, Z+1	; 0x01
   23974:	fc 01       	movw	r30, r24
   23976:	80 81       	ld	r24, Z
   23978:	91 81       	ldd	r25, Z+1	; 0x01
   2397a:	fc 01       	movw	r30, r24
   2397c:	19 95       	eicall
}
   2397e:	24 96       	adiw	r28, 0x04	; 4
   23980:	cd bf       	out	0x3d, r28	; 61
   23982:	de bf       	out	0x3e, r29	; 62
   23984:	df 91       	pop	r29
   23986:	cf 91       	pop	r28
   23988:	08 95       	ret

0002398a <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   2398a:	cf 93       	push	r28
   2398c:	df 93       	push	r29
   2398e:	cd b7       	in	r28, 0x3d	; 61
   23990:	de b7       	in	r29, 0x3e	; 62
	udd_enable();
   23992:	0e 94 bf bb 	call	0x1777e	; 0x1777e <udd_enable>
}
   23996:	00 00       	nop
   23998:	df 91       	pop	r29
   2399a:	cf 91       	pop	r28
   2399c:	08 95       	ret

0002399e <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
   2399e:	cf 93       	push	r28
   239a0:	df 93       	push	r29
   239a2:	cd b7       	in	r28, 0x3d	; 61
   239a4:	de b7       	in	r29, 0x3e	; 62
	udd_disable();
   239a6:	0e 94 53 bc 	call	0x178a6	; 0x178a6 <udd_disable>
	udc_reset();
}
   239aa:	04 d0       	rcall	.+8      	; 0x239b4 <udc_reset>
   239ac:	00 00       	nop
   239ae:	df 91       	pop	r29
   239b0:	cf 91       	pop	r28
   239b2:	08 95       	ret

000239b4 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   239b4:	cf 93       	push	r28
   239b6:	df 93       	push	r29
   239b8:	1f 92       	push	r1
   239ba:	cd b7       	in	r28, 0x3d	; 61
   239bc:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   239be:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   239c2:	88 23       	and	r24, r24
   239c4:	99 f0       	breq	.+38     	; 0x239ec <udc_reset+0x38>
		for (iface_num = 0;
   239c6:	19 82       	std	Y+1, r1	; 0x01
   239c8:	05 c0       	rjmp	.+10     	; 0x239d4 <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   239ca:	89 81       	ldd	r24, Y+1	; 0x01
   239cc:	2c df       	rcall	.-424    	; 0x23826 <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   239ce:	89 81       	ldd	r24, Y+1	; 0x01
   239d0:	8f 5f       	subi	r24, 0xFF	; 255
   239d2:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   239d4:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   239d8:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   239dc:	fc 01       	movw	r30, r24
   239de:	80 81       	ld	r24, Z
   239e0:	91 81       	ldd	r25, Z+1	; 0x01
   239e2:	fc 01       	movw	r30, r24
   239e4:	94 81       	ldd	r25, Z+4	; 0x04
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   239e6:	89 81       	ldd	r24, Y+1	; 0x01
   239e8:	89 17       	cp	r24, r25
   239ea:	78 f3       	brcs	.-34     	; 0x239ca <udc_reset+0x16>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
   239ec:	10 92 aa 31 	sts	0x31AA, r1	; 0x8031aa <udc_num_configuration>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
   239f0:	80 91 a6 31 	lds	r24, 0x31A6	; 0x8031a6 <udc_device_status>
   239f4:	90 91 a7 31 	lds	r25, 0x31A7	; 0x8031a7 <udc_device_status+0x1>
   239f8:	82 70       	andi	r24, 0x02	; 2
   239fa:	99 27       	eor	r25, r25
   239fc:	89 2b       	or	r24, r25
   239fe:	11 f0       	breq	.+4      	; 0x23a04 <udc_reset+0x50>
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
   23a00:	0e 94 8d 3f 	call	0x7f1a	; 0x7f1a <usb_callback_remotewakeup_disable>
	}
#endif
	udc_device_status =
   23a04:	10 92 a6 31 	sts	0x31A6, r1	; 0x8031a6 <udc_device_status>
   23a08:	10 92 a7 31 	sts	0x31A7, r1	; 0x8031a7 <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
   23a0c:	00 00       	nop
   23a0e:	0f 90       	pop	r0
   23a10:	df 91       	pop	r29
   23a12:	cf 91       	pop	r28
   23a14:	08 95       	ret

00023a16 <udc_sof_notify>:

void udc_sof_notify(void)
{
   23a16:	cf 93       	push	r28
   23a18:	df 93       	push	r29
   23a1a:	1f 92       	push	r1
   23a1c:	cd b7       	in	r28, 0x3d	; 61
   23a1e:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   23a20:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   23a24:	88 23       	and	r24, r24
   23a26:	e9 f1       	breq	.+122    	; 0x23aa2 <udc_sof_notify+0x8c>
		for (iface_num = 0;
   23a28:	19 82       	std	Y+1, r1	; 0x01
   23a2a:	2f c0       	rjmp	.+94     	; 0x23a8a <udc_sof_notify+0x74>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   23a2c:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23a30:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23a34:	fc 01       	movw	r30, r24
   23a36:	22 81       	ldd	r18, Z+2	; 0x02
   23a38:	33 81       	ldd	r19, Z+3	; 0x03
   23a3a:	89 81       	ldd	r24, Y+1	; 0x01
   23a3c:	88 2f       	mov	r24, r24
   23a3e:	90 e0       	ldi	r25, 0x00	; 0
   23a40:	88 0f       	add	r24, r24
   23a42:	99 1f       	adc	r25, r25
   23a44:	82 0f       	add	r24, r18
   23a46:	93 1f       	adc	r25, r19
   23a48:	fc 01       	movw	r30, r24
   23a4a:	80 81       	ld	r24, Z
   23a4c:	91 81       	ldd	r25, Z+1	; 0x01
   23a4e:	fc 01       	movw	r30, r24
   23a50:	80 85       	ldd	r24, Z+8	; 0x08
   23a52:	91 85       	ldd	r25, Z+9	; 0x09
   23a54:	89 2b       	or	r24, r25
   23a56:	b1 f0       	breq	.+44     	; 0x23a84 <udc_sof_notify+0x6e>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   23a58:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23a5c:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23a60:	fc 01       	movw	r30, r24
   23a62:	22 81       	ldd	r18, Z+2	; 0x02
   23a64:	33 81       	ldd	r19, Z+3	; 0x03
   23a66:	89 81       	ldd	r24, Y+1	; 0x01
   23a68:	88 2f       	mov	r24, r24
   23a6a:	90 e0       	ldi	r25, 0x00	; 0
   23a6c:	88 0f       	add	r24, r24
   23a6e:	99 1f       	adc	r25, r25
   23a70:	82 0f       	add	r24, r18
   23a72:	93 1f       	adc	r25, r19
   23a74:	fc 01       	movw	r30, r24
   23a76:	80 81       	ld	r24, Z
   23a78:	91 81       	ldd	r25, Z+1	; 0x01
   23a7a:	fc 01       	movw	r30, r24
   23a7c:	80 85       	ldd	r24, Z+8	; 0x08
   23a7e:	91 85       	ldd	r25, Z+9	; 0x09
   23a80:	fc 01       	movw	r30, r24
   23a82:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   23a84:	89 81       	ldd	r24, Y+1	; 0x01
   23a86:	8f 5f       	subi	r24, 0xFF	; 255
   23a88:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23a8a:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23a8e:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23a92:	fc 01       	movw	r30, r24
   23a94:	80 81       	ld	r24, Z
   23a96:	91 81       	ldd	r25, Z+1	; 0x01
   23a98:	fc 01       	movw	r30, r24
   23a9a:	94 81       	ldd	r25, Z+4	; 0x04
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   23a9c:	89 81       	ldd	r24, Y+1	; 0x01
   23a9e:	89 17       	cp	r24, r25
   23aa0:	28 f2       	brcs	.-118    	; 0x23a2c <udc_sof_notify+0x16>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
   23aa2:	00 00       	nop
   23aa4:	0f 90       	pop	r0
   23aa6:	df 91       	pop	r29
   23aa8:	cf 91       	pop	r28
   23aaa:	08 95       	ret

00023aac <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
   23aac:	cf 93       	push	r28
   23aae:	df 93       	push	r29
   23ab0:	cd b7       	in	r28, 0x3d	; 61
   23ab2:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   23ab4:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23ab8:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23abc:	02 97       	sbiw	r24, 0x02	; 2
   23abe:	11 f0       	breq	.+4      	; 0x23ac4 <udc_req_std_dev_get_status+0x18>
		return false;
   23ac0:	80 e0       	ldi	r24, 0x00	; 0
   23ac2:	07 c0       	rjmp	.+14     	; 0x23ad2 <udc_req_std_dev_get_status+0x26>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   23ac4:	62 e0       	ldi	r22, 0x02	; 2
   23ac6:	70 e0       	ldi	r23, 0x00	; 0
   23ac8:	86 ea       	ldi	r24, 0xA6	; 166
   23aca:	91 e3       	ldi	r25, 0x31	; 49
   23acc:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
   23ad0:	81 e0       	ldi	r24, 0x01	; 1
}
   23ad2:	df 91       	pop	r29
   23ad4:	cf 91       	pop	r28
   23ad6:	08 95       	ret

00023ad8 <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
   23ad8:	cf 93       	push	r28
   23ada:	df 93       	push	r29
   23adc:	cd b7       	in	r28, 0x3d	; 61
   23ade:	de b7       	in	r29, 0x3e	; 62
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   23ae0:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23ae4:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23ae8:	02 97       	sbiw	r24, 0x02	; 2
   23aea:	11 f0       	breq	.+4      	; 0x23af0 <udc_req_std_ep_get_status+0x18>
		return false;
   23aec:	80 e0       	ldi	r24, 0x00	; 0
   23aee:	13 c0       	rjmp	.+38     	; 0x23b16 <udc_req_std_ep_get_status+0x3e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   23af0:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   23af4:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   23af8:	0e 94 72 bd 	call	0x17ae4	; 0x17ae4 <udd_ep_is_halted>
   23afc:	88 2f       	mov	r24, r24
   23afe:	90 e0       	ldi	r25, 0x00	; 0
   23b00:	80 93 b0 31 	sts	0x31B0, r24	; 0x8031b0 <udc_ep_status.4757>
   23b04:	90 93 b1 31 	sts	0x31B1, r25	; 0x8031b1 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   23b08:	62 e0       	ldi	r22, 0x02	; 2
   23b0a:	70 e0       	ldi	r23, 0x00	; 0
   23b0c:	80 eb       	ldi	r24, 0xB0	; 176
   23b0e:	91 e3       	ldi	r25, 0x31	; 49
   23b10:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
   23b14:	81 e0       	ldi	r24, 0x01	; 1
}
   23b16:	df 91       	pop	r29
   23b18:	cf 91       	pop	r28
   23b1a:	08 95       	ret

00023b1c <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
   23b1c:	cf 93       	push	r28
   23b1e:	df 93       	push	r29
   23b20:	cd b7       	in	r28, 0x3d	; 61
   23b22:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23b24:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23b28:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23b2c:	89 2b       	or	r24, r25
   23b2e:	11 f0       	breq	.+4      	; 0x23b34 <udc_req_std_dev_clear_feature+0x18>
		return false;
   23b30:	80 e0       	ldi	r24, 0x00	; 0
   23b32:	14 c0       	rjmp	.+40     	; 0x23b5c <udc_req_std_dev_clear_feature+0x40>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   23b34:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23b38:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23b3c:	01 97       	sbiw	r24, 0x01	; 1
   23b3e:	69 f4       	brne	.+26     	; 0x23b5a <udc_req_std_dev_clear_feature+0x3e>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   23b40:	80 91 a6 31 	lds	r24, 0x31A6	; 0x8031a6 <udc_device_status>
   23b44:	90 91 a7 31 	lds	r25, 0x31A7	; 0x8031a7 <udc_device_status+0x1>
   23b48:	8d 7f       	andi	r24, 0xFD	; 253
   23b4a:	80 93 a6 31 	sts	0x31A6, r24	; 0x8031a6 <udc_device_status>
   23b4e:	90 93 a7 31 	sts	0x31A7, r25	; 0x8031a7 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
   23b52:	0e 94 8d 3f 	call	0x7f1a	; 0x7f1a <usb_callback_remotewakeup_disable>
#endif
		return true;
   23b56:	81 e0       	ldi	r24, 0x01	; 1
   23b58:	01 c0       	rjmp	.+2      	; 0x23b5c <udc_req_std_dev_clear_feature+0x40>
	}
	return false;
   23b5a:	80 e0       	ldi	r24, 0x00	; 0
}
   23b5c:	df 91       	pop	r29
   23b5e:	cf 91       	pop	r28
   23b60:	08 95       	ret

00023b62 <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
   23b62:	cf 93       	push	r28
   23b64:	df 93       	push	r29
   23b66:	cd b7       	in	r28, 0x3d	; 61
   23b68:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23b6a:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23b6e:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23b72:	89 2b       	or	r24, r25
   23b74:	11 f0       	breq	.+4      	; 0x23b7a <udc_req_std_ep_clear_feature+0x18>
		return false;
   23b76:	80 e0       	ldi	r24, 0x00	; 0
   23b78:	0e c0       	rjmp	.+28     	; 0x23b96 <udc_req_std_ep_clear_feature+0x34>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   23b7a:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23b7e:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23b82:	89 2b       	or	r24, r25
   23b84:	39 f4       	brne	.+14     	; 0x23b94 <udc_req_std_ep_clear_feature+0x32>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   23b86:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   23b8a:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   23b8e:	0e 94 ac bd 	call	0x17b58	; 0x17b58 <udd_ep_clear_halt>
   23b92:	01 c0       	rjmp	.+2      	; 0x23b96 <udc_req_std_ep_clear_feature+0x34>
	}
	return false;
   23b94:	80 e0       	ldi	r24, 0x00	; 0
}
   23b96:	df 91       	pop	r29
   23b98:	cf 91       	pop	r28
   23b9a:	08 95       	ret

00023b9c <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
   23b9c:	cf 93       	push	r28
   23b9e:	df 93       	push	r29
   23ba0:	cd b7       	in	r28, 0x3d	; 61
   23ba2:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23ba4:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23ba8:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23bac:	89 2b       	or	r24, r25
   23bae:	11 f0       	breq	.+4      	; 0x23bb4 <udc_req_std_dev_set_feature+0x18>
		return false;
   23bb0:	80 e0       	ldi	r24, 0x00	; 0
   23bb2:	15 c0       	rjmp	.+42     	; 0x23bde <udc_req_std_dev_set_feature+0x42>
	}

	switch (udd_g_ctrlreq.req.wValue) {
   23bb4:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23bb8:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23bbc:	01 97       	sbiw	r24, 0x01	; 1
   23bbe:	19 f0       	breq	.+6      	; 0x23bc6 <udc_req_std_dev_set_feature+0x2a>
			break;
		}
		break;
#endif
	default:
		break;
   23bc0:	00 00       	nop
	}
	return false;
   23bc2:	80 e0       	ldi	r24, 0x00	; 0
   23bc4:	0c c0       	rjmp	.+24     	; 0x23bde <udc_req_std_dev_set_feature+0x42>
	switch (udd_g_ctrlreq.req.wValue) {

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
   23bc6:	80 91 a6 31 	lds	r24, 0x31A6	; 0x8031a6 <udc_device_status>
   23bca:	90 91 a7 31 	lds	r25, 0x31A7	; 0x8031a7 <udc_device_status+0x1>
   23bce:	82 60       	ori	r24, 0x02	; 2
   23bd0:	80 93 a6 31 	sts	0x31A6, r24	; 0x8031a6 <udc_device_status>
   23bd4:	90 93 a7 31 	sts	0x31A7, r25	; 0x8031a7 <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
   23bd8:	0e 94 85 3f 	call	0x7f0a	; 0x7f0a <usb_callback_remotewakeup_enable>
		return true;
   23bdc:	81 e0       	ldi	r24, 0x01	; 1
#endif
	default:
		break;
	}
	return false;
}
   23bde:	df 91       	pop	r29
   23be0:	cf 91       	pop	r28
   23be2:	08 95       	ret

00023be4 <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
   23be4:	cf 93       	push	r28
   23be6:	df 93       	push	r29
   23be8:	cd b7       	in	r28, 0x3d	; 61
   23bea:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23bec:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23bf0:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23bf4:	89 2b       	or	r24, r25
   23bf6:	11 f0       	breq	.+4      	; 0x23bfc <udc_req_std_ep_set_feature+0x18>
		return false;
   23bf8:	80 e0       	ldi	r24, 0x00	; 0
   23bfa:	14 c0       	rjmp	.+40     	; 0x23c24 <udc_req_std_ep_set_feature+0x40>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   23bfc:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23c00:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23c04:	89 2b       	or	r24, r25
   23c06:	69 f4       	brne	.+26     	; 0x23c22 <udc_req_std_ep_set_feature+0x3e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   23c08:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   23c0c:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   23c10:	0e 94 bd be 	call	0x17d7a	; 0x17d7a <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   23c14:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   23c18:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   23c1c:	0e 94 8f bd 	call	0x17b1e	; 0x17b1e <udd_ep_set_halt>
   23c20:	01 c0       	rjmp	.+2      	; 0x23c24 <udc_req_std_ep_set_feature+0x40>
	}
	return false;
   23c22:	80 e0       	ldi	r24, 0x00	; 0
}
   23c24:	df 91       	pop	r29
   23c26:	cf 91       	pop	r28
   23c28:	08 95       	ret

00023c2a <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   23c2a:	cf 93       	push	r28
   23c2c:	df 93       	push	r29
   23c2e:	cd b7       	in	r28, 0x3d	; 61
   23c30:	de b7       	in	r29, 0x3e	; 62
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   23c32:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23c36:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23c3a:	8f 77       	andi	r24, 0x7F	; 127
   23c3c:	0e 94 c7 bc 	call	0x1798e	; 0x1798e <udd_set_address>
}
   23c40:	00 00       	nop
   23c42:	df 91       	pop	r29
   23c44:	cf 91       	pop	r28
   23c46:	08 95       	ret

00023c48 <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
   23c48:	cf 93       	push	r28
   23c4a:	df 93       	push	r29
   23c4c:	cd b7       	in	r28, 0x3d	; 61
   23c4e:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23c50:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23c54:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23c58:	89 2b       	or	r24, r25
   23c5a:	11 f0       	breq	.+4      	; 0x23c60 <udc_req_std_dev_set_address+0x18>
		return false;
   23c5c:	80 e0       	ldi	r24, 0x00	; 0
   23c5e:	07 c0       	rjmp	.+14     	; 0x23c6e <udc_req_std_dev_set_address+0x26>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   23c60:	81 e8       	ldi	r24, 0x81	; 129
   23c62:	91 e0       	ldi	r25, 0x01	; 1
   23c64:	80 93 cd 31 	sts	0x31CD, r24	; 0x8031cd <udd_g_ctrlreq+0xc>
   23c68:	90 93 ce 31 	sts	0x31CE, r25	; 0x8031ce <udd_g_ctrlreq+0xd>
	return true;
   23c6c:	81 e0       	ldi	r24, 0x01	; 1
}
   23c6e:	df 91       	pop	r29
   23c70:	cf 91       	pop	r28
   23c72:	08 95       	ret

00023c74 <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
   23c74:	cf 93       	push	r28
   23c76:	df 93       	push	r29
   23c78:	00 d0       	rcall	.+0      	; 0x23c7a <udc_req_std_dev_get_str_desc+0x6>
   23c7a:	1f 92       	push	r1
   23c7c:	cd b7       	in	r28, 0x3d	; 61
   23c7e:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
   23c80:	1c 82       	std	Y+4, r1	; 0x04

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   23c82:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23c86:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23c8a:	99 27       	eor	r25, r25
   23c8c:	81 30       	cpi	r24, 0x01	; 1
   23c8e:	91 05       	cpc	r25, r1
   23c90:	81 f0       	breq	.+32     	; 0x23cb2 <udc_req_std_dev_get_str_desc+0x3e>
   23c92:	81 30       	cpi	r24, 0x01	; 1
   23c94:	91 05       	cpc	r25, r1
   23c96:	30 f0       	brcs	.+12     	; 0x23ca4 <udc_req_std_dev_get_str_desc+0x30>
   23c98:	82 30       	cpi	r24, 0x02	; 2
   23c9a:	91 05       	cpc	r25, r1
   23c9c:	89 f0       	breq	.+34     	; 0x23cc0 <udc_req_std_dev_get_str_desc+0x4c>
   23c9e:	03 97       	sbiw	r24, 0x03	; 3
   23ca0:	b1 f0       	breq	.+44     	; 0x23cce <udc_req_std_dev_get_str_desc+0x5a>
   23ca2:	1b c0       	rjmp	.+54     	; 0x23cda <udc_req_std_dev_get_str_desc+0x66>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   23ca4:	64 e0       	ldi	r22, 0x04	; 4
   23ca6:	70 e0       	ldi	r23, 0x00	; 0
   23ca8:	84 ec       	ldi	r24, 0xC4	; 196
   23caa:	90 e2       	ldi	r25, 0x20	; 32
   23cac:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
				sizeof(udc_string_desc_languageid));
		break;
   23cb0:	16 c0       	rjmp	.+44     	; 0x23cde <udc_req_std_dev_get_str_desc+0x6a>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   23cb2:	80 e1       	ldi	r24, 0x10	; 16
   23cb4:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_manufacturer_name;
   23cb6:	88 ec       	ldi	r24, 0xC8	; 200
   23cb8:	90 e2       	ldi	r25, 0x20	; 32
   23cba:	8a 83       	std	Y+2, r24	; 0x02
   23cbc:	9b 83       	std	Y+3, r25	; 0x03
		break;
   23cbe:	0f c0       	rjmp	.+30     	; 0x23cde <udc_req_std_dev_get_str_desc+0x6a>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   23cc0:	8c e0       	ldi	r24, 0x0C	; 12
   23cc2:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_product_name;
   23cc4:	89 ed       	ldi	r24, 0xD9	; 217
   23cc6:	90 e2       	ldi	r25, 0x20	; 32
   23cc8:	8a 83       	std	Y+2, r24	; 0x02
   23cca:	9b 83       	std	Y+3, r25	; 0x03
		break;
   23ccc:	08 c0       	rjmp	.+16     	; 0x23cde <udc_req_std_dev_get_str_desc+0x6a>
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   23cce:	81 e0       	ldi	r24, 0x01	; 1
		str = udc_get_string_serial_name();
   23cd0:	8c 83       	std	Y+4, r24	; 0x04
   23cd2:	d6 dc       	rcall	.-1620   	; 0x23680 <udc_get_string_serial_name>
   23cd4:	8a 83       	std	Y+2, r24	; 0x02
		break;
   23cd6:	9b 83       	std	Y+3, r25	; 0x03
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
   23cd8:	02 c0       	rjmp	.+4      	; 0x23cde <udc_req_std_dev_get_str_desc+0x6a>
   23cda:	80 e0       	ldi	r24, 0x00	; 0
	}

	if (str_length) {
   23cdc:	33 c0       	rjmp	.+102    	; 0x23d44 <udc_req_std_dev_get_str_desc+0xd0>
   23cde:	8c 81       	ldd	r24, Y+4	; 0x04
   23ce0:	88 23       	and	r24, r24
		for(i = 0; i < str_length; i++) {
   23ce2:	79 f1       	breq	.+94     	; 0x23d42 <udc_req_std_dev_get_str_desc+0xce>
   23ce4:	19 82       	std	Y+1, r1	; 0x01
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   23ce6:	19 c0       	rjmp	.+50     	; 0x23d1a <udc_req_std_dev_get_str_desc+0xa6>
   23ce8:	89 81       	ldd	r24, Y+1	; 0x01
   23cea:	88 2f       	mov	r24, r24
   23cec:	90 e0       	ldi	r25, 0x00	; 0
   23cee:	29 81       	ldd	r18, Y+1	; 0x01
   23cf0:	22 2f       	mov	r18, r18
   23cf2:	30 e0       	ldi	r19, 0x00	; 0
   23cf4:	4a 81       	ldd	r20, Y+2	; 0x02
   23cf6:	5b 81       	ldd	r21, Y+3	; 0x03
   23cf8:	24 0f       	add	r18, r20
   23cfa:	35 1f       	adc	r19, r21
   23cfc:	f9 01       	movw	r30, r18
   23cfe:	20 81       	ld	r18, Z
   23d00:	22 2f       	mov	r18, r18
   23d02:	30 e0       	ldi	r19, 0x00	; 0
   23d04:	01 96       	adiw	r24, 0x01	; 1
   23d06:	88 0f       	add	r24, r24
   23d08:	99 1f       	adc	r25, r25
   23d0a:	8a 51       	subi	r24, 0x1A	; 26
   23d0c:	9f 4d       	sbci	r25, 0xDF	; 223
   23d0e:	fc 01       	movw	r30, r24
   23d10:	20 83       	st	Z, r18
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   23d12:	31 83       	std	Z+1, r19	; 0x01
   23d14:	89 81       	ldd	r24, Y+1	; 0x01
   23d16:	8f 5f       	subi	r24, 0xFF	; 255
   23d18:	89 83       	std	Y+1, r24	; 0x01
   23d1a:	99 81       	ldd	r25, Y+1	; 0x01
   23d1c:	8c 81       	ldd	r24, Y+4	; 0x04
   23d1e:	98 17       	cp	r25, r24
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   23d20:	18 f3       	brcs	.-58     	; 0x23ce8 <udc_req_std_dev_get_str_desc+0x74>
   23d22:	8c 81       	ldd	r24, Y+4	; 0x04
   23d24:	88 2f       	mov	r24, r24
   23d26:	90 e0       	ldi	r25, 0x00	; 0
   23d28:	01 96       	adiw	r24, 0x01	; 1
   23d2a:	88 0f       	add	r24, r24
   23d2c:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <udc_string_desc>
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
   23d30:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <udc_string_desc>
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
		udd_set_setup_payload(
   23d34:	88 2f       	mov	r24, r24
   23d36:	90 e0       	ldi	r25, 0x00	; 0
   23d38:	bc 01       	movw	r22, r24
   23d3a:	86 ee       	ldi	r24, 0xE6	; 230
   23d3c:	90 e2       	ldi	r25, 0x20	; 32
   23d3e:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
	}

	return true;
}
   23d42:	81 e0       	ldi	r24, 0x01	; 1
   23d44:	24 96       	adiw	r28, 0x04	; 4
   23d46:	cd bf       	out	0x3d, r28	; 61
   23d48:	de bf       	out	0x3e, r29	; 62
   23d4a:	df 91       	pop	r29
   23d4c:	cf 91       	pop	r28
   23d4e:	08 95       	ret

00023d50 <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
   23d50:	cf 93       	push	r28
   23d52:	df 93       	push	r29
   23d54:	1f 92       	push	r1
   23d56:	cd b7       	in	r28, 0x3d	; 61
   23d58:	de b7       	in	r29, 0x3e	; 62
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   23d5a:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23d5e:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23d62:	89 83       	std	Y+1, r24	; 0x01

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   23d64:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23d68:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23d6c:	89 2f       	mov	r24, r25
   23d6e:	99 27       	eor	r25, r25
   23d70:	82 30       	cpi	r24, 0x02	; 2
   23d72:	91 05       	cpc	r25, r1
   23d74:	f1 f0       	breq	.+60     	; 0x23db2 <udc_req_std_dev_get_descriptor+0x62>
   23d76:	83 30       	cpi	r24, 0x03	; 3
   23d78:	91 05       	cpc	r25, r1
   23d7a:	1c f4       	brge	.+6      	; 0x23d82 <udc_req_std_dev_get_descriptor+0x32>
   23d7c:	01 97       	sbiw	r24, 0x01	; 1
   23d7e:	49 f0       	breq	.+18     	; 0x23d92 <udc_req_std_dev_get_descriptor+0x42>
   23d80:	70 c0       	rjmp	.+224    	; 0x23e62 <udc_req_std_dev_get_descriptor+0x112>
   23d82:	83 30       	cpi	r24, 0x03	; 3
   23d84:	91 05       	cpc	r25, r1
   23d86:	09 f4       	brne	.+2      	; 0x23d8a <udc_req_std_dev_get_descriptor+0x3a>
   23d88:	64 c0       	rjmp	.+200    	; 0x23e52 <udc_req_std_dev_get_descriptor+0x102>
   23d8a:	0f 97       	sbiw	r24, 0x0f	; 15
   23d8c:	09 f4       	brne	.+2      	; 0x23d90 <udc_req_std_dev_get_descriptor+0x40>
   23d8e:	4a c0       	rjmp	.+148    	; 0x23e24 <udc_req_std_dev_get_descriptor+0xd4>
   23d90:	68 c0       	rjmp	.+208    	; 0x23e62 <udc_req_std_dev_get_descriptor+0x112>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
   23d92:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23d96:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23d9a:	fc 01       	movw	r30, r24
   23d9c:	80 81       	ld	r24, Z
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   23d9e:	28 2f       	mov	r18, r24
   23da0:	30 e0       	ldi	r19, 0x00	; 0
				(uint8_t *) udc_config.confdev_lsfs,
   23da2:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23da6:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   23daa:	b9 01       	movw	r22, r18
   23dac:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
   23db0:	5b c0       	rjmp	.+182    	; 0x23e68 <udc_req_std_dev_get_descriptor+0x118>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   23db2:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23db6:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23dba:	fc 01       	movw	r30, r24
   23dbc:	91 89       	ldd	r25, Z+17	; 0x11
   23dbe:	89 81       	ldd	r24, Y+1	; 0x01
   23dc0:	89 17       	cp	r24, r25
   23dc2:	10 f0       	brcs	.+4      	; 0x23dc8 <udc_req_std_dev_get_descriptor+0x78>
					bNumConfigurations) {
				return false;
   23dc4:	80 e0       	ldi	r24, 0x00	; 0
   23dc6:	64 c0       	rjmp	.+200    	; 0x23e90 <udc_req_std_dev_get_descriptor+0x140>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   23dc8:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23dcc:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23dd0:	89 81       	ldd	r24, Y+1	; 0x01
   23dd2:	88 2f       	mov	r24, r24
   23dd4:	90 e0       	ldi	r25, 0x00	; 0
   23dd6:	88 0f       	add	r24, r24
   23dd8:	99 1f       	adc	r25, r25
   23dda:	88 0f       	add	r24, r24
   23ddc:	99 1f       	adc	r25, r25
   23dde:	82 0f       	add	r24, r18
   23de0:	93 1f       	adc	r25, r19
   23de2:	fc 01       	movw	r30, r24
   23de4:	80 81       	ld	r24, Z
   23de6:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   23de8:	fc 01       	movw	r30, r24
   23dea:	42 81       	ldd	r20, Z+2	; 0x02
   23dec:	53 81       	ldd	r21, Z+3	; 0x03
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   23dee:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23df2:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23df6:	89 81       	ldd	r24, Y+1	; 0x01
   23df8:	88 2f       	mov	r24, r24
   23dfa:	90 e0       	ldi	r25, 0x00	; 0
   23dfc:	88 0f       	add	r24, r24
   23dfe:	99 1f       	adc	r25, r25
   23e00:	88 0f       	add	r24, r24
   23e02:	99 1f       	adc	r25, r25
   23e04:	82 0f       	add	r24, r18
   23e06:	93 1f       	adc	r25, r19
   23e08:	fc 01       	movw	r30, r24
   23e0a:	80 81       	ld	r24, Z
   23e0c:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   23e0e:	ba 01       	movw	r22, r20
   23e10:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   23e14:	80 91 c9 31 	lds	r24, 0x31C9	; 0x8031c9 <udd_g_ctrlreq+0x8>
   23e18:	90 91 ca 31 	lds	r25, 0x31CA	; 0x8031ca <udd_g_ctrlreq+0x9>
   23e1c:	22 e0       	ldi	r18, 0x02	; 2
   23e1e:	fc 01       	movw	r30, r24
   23e20:	21 83       	std	Z+1, r18	; 0x01
				USB_DT_CONFIGURATION;
		break;
   23e22:	22 c0       	rjmp	.+68     	; 0x23e68 <udc_req_std_dev_get_descriptor+0x118>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
   23e24:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23e28:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   23e2c:	89 2b       	or	r24, r25
   23e2e:	11 f4       	brne	.+4      	; 0x23e34 <udc_req_std_dev_get_descriptor+0xe4>
			return false;
   23e30:	80 e0       	ldi	r24, 0x00	; 0
   23e32:	2e c0       	rjmp	.+92     	; 0x23e90 <udc_req_std_dev_get_descriptor+0x140>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
				udc_config.conf_bos->wTotalLength);
   23e34:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23e38:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   23e3c:	fc 01       	movw	r30, r24
   23e3e:	22 81       	ldd	r18, Z+2	; 0x02
   23e40:	33 81       	ldd	r19, Z+3	; 0x03
   23e42:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23e46:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   23e4a:	b9 01       	movw	r22, r18
   23e4c:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
				udc_config.conf_bos->wTotalLength);
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
   23e50:	0b c0       	rjmp	.+22     	; 0x23e68 <udc_req_std_dev_get_descriptor+0x118>
   23e52:	10 df       	rcall	.-480    	; 0x23c74 <udc_req_std_dev_get_str_desc>
   23e54:	98 2f       	mov	r25, r24
   23e56:	81 e0       	ldi	r24, 0x01	; 1
   23e58:	89 27       	eor	r24, r25
   23e5a:	88 23       	and	r24, r24
			return false;
   23e5c:	21 f0       	breq	.+8      	; 0x23e66 <udc_req_std_dev_get_descriptor+0x116>
   23e5e:	80 e0       	ldi	r24, 0x00	; 0
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   23e60:	17 c0       	rjmp	.+46     	; 0x23e90 <udc_req_std_dev_get_descriptor+0x140>
   23e62:	80 e0       	ldi	r24, 0x00	; 0
	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
		}
		break;
   23e64:	15 c0       	rjmp	.+42     	; 0x23e90 <udc_req_std_dev_get_descriptor+0x140>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   23e66:	00 00       	nop
   23e68:	20 91 c7 31 	lds	r18, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23e6c:	30 91 c8 31 	lds	r19, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23e70:	80 91 cb 31 	lds	r24, 0x31CB	; 0x8031cb <udd_g_ctrlreq+0xa>
   23e74:	90 91 cc 31 	lds	r25, 0x31CC	; 0x8031cc <udd_g_ctrlreq+0xb>
   23e78:	28 17       	cp	r18, r24
   23e7a:	39 07       	cpc	r19, r25
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   23e7c:	40 f4       	brcc	.+16     	; 0x23e8e <udc_req_std_dev_get_descriptor+0x13e>
   23e7e:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23e82:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23e86:	80 93 cb 31 	sts	0x31CB, r24	; 0x8031cb <udd_g_ctrlreq+0xa>
   23e8a:	90 93 cc 31 	sts	0x31CC, r25	; 0x8031cc <udd_g_ctrlreq+0xb>
	}
	return true;
}
   23e8e:	81 e0       	ldi	r24, 0x01	; 1
   23e90:	0f 90       	pop	r0
   23e92:	df 91       	pop	r29
   23e94:	cf 91       	pop	r28
   23e96:	08 95       	ret

00023e98 <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
   23e98:	cf 93       	push	r28
   23e9a:	df 93       	push	r29
   23e9c:	cd b7       	in	r28, 0x3d	; 61
   23e9e:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != 1) {
   23ea0:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23ea4:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23ea8:	01 97       	sbiw	r24, 0x01	; 1
   23eaa:	11 f0       	breq	.+4      	; 0x23eb0 <udc_req_std_dev_get_configuration+0x18>
		return false;
   23eac:	80 e0       	ldi	r24, 0x00	; 0
   23eae:	07 c0       	rjmp	.+14     	; 0x23ebe <udc_req_std_dev_get_configuration+0x26>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   23eb0:	61 e0       	ldi	r22, 0x01	; 1
   23eb2:	70 e0       	ldi	r23, 0x00	; 0
   23eb4:	8a ea       	ldi	r24, 0xAA	; 170
   23eb6:	91 e3       	ldi	r25, 0x31	; 49
   23eb8:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
	return true;
   23ebc:	81 e0       	ldi	r24, 0x01	; 1
}
   23ebe:	df 91       	pop	r29
   23ec0:	cf 91       	pop	r28
   23ec2:	08 95       	ret

00023ec4 <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
   23ec4:	cf 93       	push	r28
   23ec6:	df 93       	push	r29
   23ec8:	1f 92       	push	r1
   23eca:	cd b7       	in	r28, 0x3d	; 61
   23ecc:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   23ece:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23ed2:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23ed6:	89 2b       	or	r24, r25
   23ed8:	11 f0       	breq	.+4      	; 0x23ede <udc_req_std_dev_set_configuration+0x1a>
		return false;
   23eda:	80 e0       	ldi	r24, 0x00	; 0
   23edc:	56 c0       	rjmp	.+172    	; 0x23f8a <udc_req_std_dev_set_configuration+0xc6>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   23ede:	0e 94 d7 bc 	call	0x179ae	; 0x179ae <udd_getaddress>
   23ee2:	88 23       	and	r24, r24
   23ee4:	11 f4       	brne	.+4      	; 0x23eea <udc_req_std_dev_set_configuration+0x26>
		return false;
   23ee6:	80 e0       	ldi	r24, 0x00	; 0
   23ee8:	50 c0       	rjmp	.+160    	; 0x23f8a <udc_req_std_dev_set_configuration+0xc6>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   23eea:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23eee:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23ef2:	9c 01       	movw	r18, r24
   23ef4:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
   23ef6:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23efa:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23efe:	fc 01       	movw	r30, r24
   23f00:	81 89       	ldd	r24, Z+17	; 0x11
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   23f02:	88 2f       	mov	r24, r24
   23f04:	90 e0       	ldi	r25, 0x00	; 0
   23f06:	82 17       	cp	r24, r18
   23f08:	93 07       	cpc	r25, r19
   23f0a:	10 f4       	brcc	.+4      	; 0x23f10 <udc_req_std_dev_set_configuration+0x4c>
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
   23f0c:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// Reset current configuration
	udc_reset();
   23f0e:	3d c0       	rjmp	.+122    	; 0x23f8a <udc_req_std_dev_set_configuration+0xc6>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   23f10:	51 dd       	rcall	.-1374   	; 0x239b4 <udc_reset>
   23f12:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   23f16:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   23f1a:	80 93 aa 31 	sts	0x31AA, r24	; 0x8031aa <udc_num_configuration>
	if (udc_num_configuration == 0) {
   23f1e:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   23f22:	88 23       	and	r24, r24
		return true; // Default empty configuration requested
   23f24:	11 f4       	brne	.+4      	; 0x23f2a <udc_req_std_dev_set_configuration+0x66>
   23f26:	81 e0       	ldi	r24, 0x01	; 1
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   23f28:	30 c0       	rjmp	.+96     	; 0x23f8a <udc_req_std_dev_set_configuration+0xc6>
   23f2a:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23f2e:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23f32:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   23f36:	88 2f       	mov	r24, r24
   23f38:	90 e0       	ldi	r25, 0x00	; 0
   23f3a:	81 50       	subi	r24, 0x01	; 1
   23f3c:	90 4c       	sbci	r25, 0xC0	; 192
   23f3e:	88 0f       	add	r24, r24
   23f40:	99 1f       	adc	r25, r25
   23f42:	88 0f       	add	r24, r24
   23f44:	99 1f       	adc	r25, r25
   23f46:	82 0f       	add	r24, r18
   23f48:	93 1f       	adc	r25, r19
   23f4a:	80 93 ac 31 	sts	0x31AC, r24	; 0x8031ac <udc_ptr_conf>
   23f4e:	90 93 ad 31 	sts	0x31AD, r25	; 0x8031ad <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23f52:	19 82       	std	Y+1, r1	; 0x01
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   23f54:	0d c0       	rjmp	.+26     	; 0x23f70 <udc_req_std_dev_set_configuration+0xac>
   23f56:	60 e0       	ldi	r22, 0x00	; 0
   23f58:	89 81       	ldd	r24, Y+1	; 0x01
   23f5a:	c1 dc       	rcall	.-1662   	; 0x238de <udc_iface_enable>
   23f5c:	98 2f       	mov	r25, r24
   23f5e:	81 e0       	ldi	r24, 0x01	; 1
   23f60:	89 27       	eor	r24, r25
   23f62:	88 23       	and	r24, r24
			return false;
   23f64:	11 f0       	breq	.+4      	; 0x23f6a <udc_req_std_dev_set_configuration+0xa6>
   23f66:	80 e0       	ldi	r24, 0x00	; 0
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   23f68:	10 c0       	rjmp	.+32     	; 0x23f8a <udc_req_std_dev_set_configuration+0xc6>
   23f6a:	89 81       	ldd	r24, Y+1	; 0x01
   23f6c:	8f 5f       	subi	r24, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23f6e:	89 83       	std	Y+1, r24	; 0x01
   23f70:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23f74:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23f78:	fc 01       	movw	r30, r24
   23f7a:	80 81       	ld	r24, Z
   23f7c:	91 81       	ldd	r25, Z+1	; 0x01
   23f7e:	fc 01       	movw	r30, r24
   23f80:	94 81       	ldd	r25, Z+4	; 0x04
   23f82:	89 81       	ldd	r24, Y+1	; 0x01
   23f84:	89 17       	cp	r24, r25
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   23f86:	38 f3       	brcs	.-50     	; 0x23f56 <udc_req_std_dev_set_configuration+0x92>
}
   23f88:	81 e0       	ldi	r24, 0x01	; 1
   23f8a:	0f 90       	pop	r0
   23f8c:	df 91       	pop	r29
   23f8e:	cf 91       	pop	r28
   23f90:	08 95       	ret

00023f92 <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
   23f92:	cf 93       	push	r28
   23f94:	df 93       	push	r29
   23f96:	00 d0       	rcall	.+0      	; 0x23f98 <udc_req_std_iface_get_setting+0x6>
   23f98:	cd b7       	in	r28, 0x3d	; 61
   23f9a:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   23f9c:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   23fa0:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   23fa4:	01 97       	sbiw	r24, 0x01	; 1
   23fa6:	11 f0       	breq	.+4      	; 0x23fac <udc_req_std_iface_get_setting+0x1a>
		return false; // Error in request
   23fa8:	80 e0       	ldi	r24, 0x00	; 0
   23faa:	46 c0       	rjmp	.+140    	; 0x24038 <udc_req_std_iface_get_setting+0xa6>
	}
	if (!udc_num_configuration) {
   23fac:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   23fb0:	88 23       	and	r24, r24
   23fb2:	11 f4       	brne	.+4      	; 0x23fb8 <udc_req_std_iface_get_setting+0x26>
		return false; // The device is not is configured state yet
   23fb4:	80 e0       	ldi	r24, 0x00	; 0
   23fb6:	40 c0       	rjmp	.+128    	; 0x24038 <udc_req_std_iface_get_setting+0xa6>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23fb8:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   23fbc:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   23fc0:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   23fc2:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23fc6:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23fca:	fc 01       	movw	r30, r24
   23fcc:	80 81       	ld	r24, Z
   23fce:	91 81       	ldd	r25, Z+1	; 0x01
   23fd0:	fc 01       	movw	r30, r24
   23fd2:	94 81       	ldd	r25, Z+4	; 0x04
   23fd4:	89 81       	ldd	r24, Y+1	; 0x01
   23fd6:	89 17       	cp	r24, r25
   23fd8:	10 f0       	brcs	.+4      	; 0x23fde <udc_req_std_iface_get_setting+0x4c>
		return false;
   23fda:	80 e0       	ldi	r24, 0x00	; 0
   23fdc:	2d c0       	rjmp	.+90     	; 0x24038 <udc_req_std_iface_get_setting+0xa6>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23fde:	60 e0       	ldi	r22, 0x00	; 0
   23fe0:	89 81       	ldd	r24, Y+1	; 0x01
   23fe2:	b8 db       	rcall	.-2192   	; 0x23754 <udc_update_iface_desc>
   23fe4:	98 2f       	mov	r25, r24
   23fe6:	81 e0       	ldi	r24, 0x01	; 1
   23fe8:	89 27       	eor	r24, r25
   23fea:	88 23       	and	r24, r24
   23fec:	11 f0       	breq	.+4      	; 0x23ff2 <udc_req_std_iface_get_setting+0x60>
		return false;
   23fee:	80 e0       	ldi	r24, 0x00	; 0
   23ff0:	23 c0       	rjmp	.+70     	; 0x24038 <udc_req_std_iface_get_setting+0xa6>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   23ff2:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   23ff6:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   23ffa:	fc 01       	movw	r30, r24
   23ffc:	22 81       	ldd	r18, Z+2	; 0x02
   23ffe:	33 81       	ldd	r19, Z+3	; 0x03
   24000:	89 81       	ldd	r24, Y+1	; 0x01
   24002:	88 2f       	mov	r24, r24
   24004:	90 e0       	ldi	r25, 0x00	; 0
   24006:	88 0f       	add	r24, r24
   24008:	99 1f       	adc	r25, r25
   2400a:	82 0f       	add	r24, r18
   2400c:	93 1f       	adc	r25, r19
   2400e:	fc 01       	movw	r30, r24
   24010:	80 81       	ld	r24, Z
   24012:	91 81       	ldd	r25, Z+1	; 0x01
   24014:	8a 83       	std	Y+2, r24	; 0x02
   24016:	9b 83       	std	Y+3, r25	; 0x03
	udc_iface_setting = udi_api->getsetting();
   24018:	8a 81       	ldd	r24, Y+2	; 0x02
   2401a:	9b 81       	ldd	r25, Y+3	; 0x03
   2401c:	fc 01       	movw	r30, r24
   2401e:	86 81       	ldd	r24, Z+6	; 0x06
   24020:	97 81       	ldd	r25, Z+7	; 0x07
   24022:	fc 01       	movw	r30, r24
   24024:	19 95       	eicall
   24026:	80 93 a8 31 	sts	0x31A8, r24	; 0x8031a8 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   2402a:	61 e0       	ldi	r22, 0x01	; 1
   2402c:	70 e0       	ldi	r23, 0x00	; 0
   2402e:	88 ea       	ldi	r24, 0xA8	; 168
   24030:	91 e3       	ldi	r25, 0x31	; 49
   24032:	0e 94 f6 bc 	call	0x179ec	; 0x179ec <udd_set_setup_payload>
	return true;
   24036:	81 e0       	ldi	r24, 0x01	; 1
}
   24038:	23 96       	adiw	r28, 0x03	; 3
   2403a:	cd bf       	out	0x3d, r28	; 61
   2403c:	de bf       	out	0x3e, r29	; 62
   2403e:	df 91       	pop	r29
   24040:	cf 91       	pop	r28
   24042:	08 95       	ret

00024044 <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
   24044:	cf 93       	push	r28
   24046:	df 93       	push	r29
   24048:	1f 92       	push	r1
   2404a:	1f 92       	push	r1
   2404c:	cd b7       	in	r28, 0x3d	; 61
   2404e:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   24050:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   24054:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   24058:	89 2b       	or	r24, r25
   2405a:	11 f0       	breq	.+4      	; 0x24060 <udc_req_std_iface_set_setting+0x1c>
		return false; // Error in request
   2405c:	80 e0       	ldi	r24, 0x00	; 0
   2405e:	1c c0       	rjmp	.+56     	; 0x24098 <udc_req_std_iface_set_setting+0x54>
	}
	if (!udc_num_configuration) {
   24060:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   24064:	88 23       	and	r24, r24
   24066:	11 f4       	brne	.+4      	; 0x2406c <udc_req_std_iface_set_setting+0x28>
		return false; // The device is not is configured state yet
   24068:	80 e0       	ldi	r24, 0x00	; 0
   2406a:	16 c0       	rjmp	.+44     	; 0x24098 <udc_req_std_iface_set_setting+0x54>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   2406c:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   24070:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   24074:	89 83       	std	Y+1, r24	; 0x01
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   24076:	80 91 c3 31 	lds	r24, 0x31C3	; 0x8031c3 <udd_g_ctrlreq+0x2>
   2407a:	90 91 c4 31 	lds	r25, 0x31C4	; 0x8031c4 <udd_g_ctrlreq+0x3>
   2407e:	8a 83       	std	Y+2, r24	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   24080:	89 81       	ldd	r24, Y+1	; 0x01
   24082:	d1 db       	rcall	.-2142   	; 0x23826 <udc_iface_disable>
   24084:	98 2f       	mov	r25, r24
   24086:	81 e0       	ldi	r24, 0x01	; 1
   24088:	89 27       	eor	r24, r25
   2408a:	88 23       	and	r24, r24
   2408c:	11 f0       	breq	.+4      	; 0x24092 <udc_req_std_iface_set_setting+0x4e>
		return false;
   2408e:	80 e0       	ldi	r24, 0x00	; 0
   24090:	03 c0       	rjmp	.+6      	; 0x24098 <udc_req_std_iface_set_setting+0x54>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   24092:	6a 81       	ldd	r22, Y+2	; 0x02
   24094:	89 81       	ldd	r24, Y+1	; 0x01
   24096:	23 dc       	rcall	.-1978   	; 0x238de <udc_iface_enable>
}
   24098:	0f 90       	pop	r0
   2409a:	0f 90       	pop	r0
   2409c:	df 91       	pop	r29
   2409e:	cf 91       	pop	r28
   240a0:	08 95       	ret

000240a2 <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
   240a2:	cf 93       	push	r28
   240a4:	df 93       	push	r29
   240a6:	cd b7       	in	r28, 0x3d	; 61
   240a8:	de b7       	in	r29, 0x3e	; 62
	if (Udd_setup_is_in()) {
   240aa:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   240ae:	88 23       	and	r24, r24
   240b0:	0c f0       	brlt	.+2      	; 0x240b4 <udc_reqstd+0x12>
   240b2:	46 c0       	rjmp	.+140    	; 0x24140 <udc_reqstd+0x9e>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
   240b4:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   240b8:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   240bc:	89 2b       	or	r24, r25
   240be:	11 f4       	brne	.+4      	; 0x240c4 <udc_reqstd+0x22>
			return false; // Error for USB host
   240c0:	80 e0       	ldi	r24, 0x00	; 0
   240c2:	8d c0       	rjmp	.+282    	; 0x241de <udc_reqstd+0x13c>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   240c4:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   240c8:	88 2f       	mov	r24, r24
   240ca:	90 e0       	ldi	r25, 0x00	; 0
   240cc:	8f 71       	andi	r24, 0x1F	; 31
   240ce:	99 27       	eor	r25, r25
   240d0:	89 2b       	or	r24, r25
   240d2:	99 f4       	brne	.+38     	; 0x240fa <udc_reqstd+0x58>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   240d4:	80 91 c2 31 	lds	r24, 0x31C2	; 0x8031c2 <udd_g_ctrlreq+0x1>
   240d8:	88 2f       	mov	r24, r24
   240da:	90 e0       	ldi	r25, 0x00	; 0
   240dc:	86 30       	cpi	r24, 0x06	; 6
   240de:	91 05       	cpc	r25, r1
   240e0:	41 f0       	breq	.+16     	; 0x240f2 <udc_reqstd+0x50>
   240e2:	88 30       	cpi	r24, 0x08	; 8
   240e4:	91 05       	cpc	r25, r1
   240e6:	39 f0       	breq	.+14     	; 0x240f6 <udc_reqstd+0x54>
   240e8:	89 2b       	or	r24, r25
   240ea:	09 f0       	breq	.+2      	; 0x240ee <udc_reqstd+0x4c>
			case USB_REQ_GET_STATUS:
				return udc_req_std_dev_get_status();
   240ec:	06 c0       	rjmp	.+12     	; 0x240fa <udc_reqstd+0x58>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
   240ee:	de dc       	rcall	.-1604   	; 0x23aac <udc_req_std_dev_get_status>
   240f0:	76 c0       	rjmp	.+236    	; 0x241de <udc_reqstd+0x13c>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
   240f2:	2e de       	rcall	.-932    	; 0x23d50 <udc_req_std_dev_get_descriptor>
   240f4:	74 c0       	rjmp	.+232    	; 0x241de <udc_reqstd+0x13c>
   240f6:	d0 de       	rcall	.-608    	; 0x23e98 <udc_req_std_dev_get_configuration>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   240f8:	72 c0       	rjmp	.+228    	; 0x241de <udc_reqstd+0x13c>
   240fa:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   240fe:	88 2f       	mov	r24, r24
   24100:	90 e0       	ldi	r25, 0x00	; 0
   24102:	8f 71       	andi	r24, 0x1F	; 31
   24104:	99 27       	eor	r25, r25
   24106:	01 97       	sbiw	r24, 0x01	; 1
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   24108:	49 f4       	brne	.+18     	; 0x2411c <udc_reqstd+0x7a>
   2410a:	80 91 c2 31 	lds	r24, 0x31C2	; 0x8031c2 <udd_g_ctrlreq+0x1>
   2410e:	88 2f       	mov	r24, r24
   24110:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
   24112:	0a 97       	sbiw	r24, 0x0a	; 10

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
   24114:	09 f0       	breq	.+2      	; 0x24118 <udc_reqstd+0x76>
   24116:	02 c0       	rjmp	.+4      	; 0x2411c <udc_reqstd+0x7a>
   24118:	3c df       	rcall	.-392    	; 0x23f92 <udc_req_std_iface_get_setting>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   2411a:	61 c0       	rjmp	.+194    	; 0x241de <udc_reqstd+0x13c>
   2411c:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   24120:	88 2f       	mov	r24, r24
   24122:	90 e0       	ldi	r25, 0x00	; 0
   24124:	8f 71       	andi	r24, 0x1F	; 31
   24126:	99 27       	eor	r25, r25
   24128:	02 97       	sbiw	r24, 0x02	; 2
   2412a:	09 f0       	breq	.+2      	; 0x2412e <udc_reqstd+0x8c>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   2412c:	57 c0       	rjmp	.+174    	; 0x241dc <udc_reqstd+0x13a>
   2412e:	80 91 c2 31 	lds	r24, 0x31C2	; 0x8031c2 <udd_g_ctrlreq+0x1>
   24132:	88 2f       	mov	r24, r24
   24134:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
   24136:	89 2b       	or	r24, r25
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
   24138:	09 f0       	breq	.+2      	; 0x2413c <udc_reqstd+0x9a>
   2413a:	50 c0       	rjmp	.+160    	; 0x241dc <udc_reqstd+0x13a>
   2413c:	cd dc       	rcall	.-1638   	; 0x23ad8 <udc_req_std_ep_get_status>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   2413e:	4f c0       	rjmp	.+158    	; 0x241de <udc_reqstd+0x13c>
   24140:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   24144:	88 2f       	mov	r24, r24
   24146:	90 e0       	ldi	r25, 0x00	; 0
   24148:	8f 71       	andi	r24, 0x1F	; 31
   2414a:	99 27       	eor	r25, r25
   2414c:	89 2b       	or	r24, r25
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   2414e:	f9 f4       	brne	.+62     	; 0x2418e <udc_reqstd+0xec>
   24150:	80 91 c2 31 	lds	r24, 0x31C2	; 0x8031c2 <udd_g_ctrlreq+0x1>
   24154:	88 2f       	mov	r24, r24
   24156:	90 e0       	ldi	r25, 0x00	; 0
   24158:	85 30       	cpi	r24, 0x05	; 5
   2415a:	91 05       	cpc	r25, r1
   2415c:	79 f0       	breq	.+30     	; 0x2417c <udc_reqstd+0xda>
   2415e:	86 30       	cpi	r24, 0x06	; 6
   24160:	91 05       	cpc	r25, r1
   24162:	34 f4       	brge	.+12     	; 0x24170 <udc_reqstd+0xce>
   24164:	81 30       	cpi	r24, 0x01	; 1
   24166:	91 05       	cpc	r25, r1
   24168:	59 f0       	breq	.+22     	; 0x24180 <udc_reqstd+0xde>
   2416a:	03 97       	sbiw	r24, 0x03	; 3
				return udc_req_std_dev_set_configuration();
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
   2416c:	59 f0       	breq	.+22     	; 0x24184 <udc_reqstd+0xe2>
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   2416e:	0f c0       	rjmp	.+30     	; 0x2418e <udc_reqstd+0xec>
   24170:	87 30       	cpi	r24, 0x07	; 7
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
   24172:	91 05       	cpc	r25, r1
   24174:	59 f0       	breq	.+22     	; 0x2418c <udc_reqstd+0xea>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
   24176:	09 97       	sbiw	r24, 0x09	; 9
   24178:	39 f0       	breq	.+14     	; 0x24188 <udc_reqstd+0xe6>
   2417a:	09 c0       	rjmp	.+18     	; 0x2418e <udc_reqstd+0xec>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
   2417c:	65 dd       	rcall	.-1334   	; 0x23c48 <udc_req_std_dev_set_address>
   2417e:	2f c0       	rjmp	.+94     	; 0x241de <udc_reqstd+0x13c>
   24180:	cd dc       	rcall	.-1638   	; 0x23b1c <udc_req_std_dev_clear_feature>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
   24182:	2d c0       	rjmp	.+90     	; 0x241de <udc_reqstd+0x13c>
   24184:	0b dd       	rcall	.-1514   	; 0x23b9c <udc_req_std_dev_set_feature>
   24186:	2b c0       	rjmp	.+86     	; 0x241de <udc_reqstd+0x13c>
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
   24188:	9d de       	rcall	.-710    	; 0x23ec4 <udc_req_std_dev_set_configuration>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   2418a:	29 c0       	rjmp	.+82     	; 0x241de <udc_reqstd+0x13c>
   2418c:	00 00       	nop
   2418e:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   24192:	88 2f       	mov	r24, r24
   24194:	90 e0       	ldi	r25, 0x00	; 0
   24196:	8f 71       	andi	r24, 0x1F	; 31
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   24198:	99 27       	eor	r25, r25
   2419a:	01 97       	sbiw	r24, 0x01	; 1
   2419c:	49 f4       	brne	.+18     	; 0x241b0 <udc_reqstd+0x10e>
   2419e:	80 91 c2 31 	lds	r24, 0x31C2	; 0x8031c2 <udd_g_ctrlreq+0x1>
   241a2:	88 2f       	mov	r24, r24
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
   241a4:	90 e0       	ldi	r25, 0x00	; 0

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
   241a6:	0b 97       	sbiw	r24, 0x0b	; 11
   241a8:	09 f0       	breq	.+2      	; 0x241ac <udc_reqstd+0x10a>
   241aa:	02 c0       	rjmp	.+4      	; 0x241b0 <udc_reqstd+0x10e>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   241ac:	4b df       	rcall	.-362    	; 0x24044 <udc_req_std_iface_set_setting>
   241ae:	17 c0       	rjmp	.+46     	; 0x241de <udc_reqstd+0x13c>
   241b0:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   241b4:	88 2f       	mov	r24, r24
   241b6:	90 e0       	ldi	r25, 0x00	; 0
   241b8:	8f 71       	andi	r24, 0x1F	; 31
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   241ba:	99 27       	eor	r25, r25
   241bc:	02 97       	sbiw	r24, 0x02	; 2
   241be:	71 f4       	brne	.+28     	; 0x241dc <udc_reqstd+0x13a>
   241c0:	80 91 c2 31 	lds	r24, 0x31C2	; 0x8031c2 <udd_g_ctrlreq+0x1>
   241c4:	88 2f       	mov	r24, r24
   241c6:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
   241c8:	81 30       	cpi	r24, 0x01	; 1
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
   241ca:	91 05       	cpc	r25, r1
   241cc:	19 f0       	breq	.+6      	; 0x241d4 <udc_reqstd+0x132>
   241ce:	03 97       	sbiw	r24, 0x03	; 3
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
   241d0:	19 f0       	breq	.+6      	; 0x241d8 <udc_reqstd+0x136>
   241d2:	04 c0       	rjmp	.+8      	; 0x241dc <udc_reqstd+0x13a>
   241d4:	c6 dc       	rcall	.-1652   	; 0x23b62 <udc_req_std_ep_clear_feature>
				break;
			}
		}
#endif
	}
	return false;
   241d6:	03 c0       	rjmp	.+6      	; 0x241de <udc_reqstd+0x13c>
}
   241d8:	05 dd       	rcall	.-1526   	; 0x23be4 <udc_req_std_ep_set_feature>
   241da:	01 c0       	rjmp	.+2      	; 0x241de <udc_reqstd+0x13c>
   241dc:	80 e0       	ldi	r24, 0x00	; 0
   241de:	df 91       	pop	r29
   241e0:	cf 91       	pop	r28
   241e2:	08 95       	ret

000241e4 <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
   241e4:	cf 93       	push	r28
   241e6:	df 93       	push	r29
   241e8:	00 d0       	rcall	.+0      	; 0x241ea <udc_req_iface+0x6>
   241ea:	cd b7       	in	r28, 0x3d	; 61
   241ec:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   241ee:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   241f2:	88 23       	and	r24, r24
   241f4:	11 f4       	brne	.+4      	; 0x241fa <udc_req_iface+0x16>
		return false; // The device is not is configured state yet
   241f6:	80 e0       	ldi	r24, 0x00	; 0
   241f8:	48 c0       	rjmp	.+144    	; 0x2428a <udc_req_iface+0xa6>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   241fa:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   241fe:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   24202:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   24204:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   24208:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   2420c:	fc 01       	movw	r30, r24
   2420e:	80 81       	ld	r24, Z
   24210:	91 81       	ldd	r25, Z+1	; 0x01
   24212:	fc 01       	movw	r30, r24
   24214:	94 81       	ldd	r25, Z+4	; 0x04
   24216:	89 81       	ldd	r24, Y+1	; 0x01
   24218:	89 17       	cp	r24, r25
   2421a:	10 f0       	brcs	.+4      	; 0x24220 <udc_req_iface+0x3c>
		return false;
   2421c:	80 e0       	ldi	r24, 0x00	; 0
   2421e:	35 c0       	rjmp	.+106    	; 0x2428a <udc_req_iface+0xa6>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   24220:	60 e0       	ldi	r22, 0x00	; 0
   24222:	89 81       	ldd	r24, Y+1	; 0x01
   24224:	97 da       	rcall	.-2770   	; 0x23754 <udc_update_iface_desc>
   24226:	98 2f       	mov	r25, r24
   24228:	81 e0       	ldi	r24, 0x01	; 1
   2422a:	89 27       	eor	r24, r25
   2422c:	88 23       	and	r24, r24
   2422e:	11 f0       	breq	.+4      	; 0x24234 <udc_req_iface+0x50>
		return false;
   24230:	80 e0       	ldi	r24, 0x00	; 0
   24232:	2b c0       	rjmp	.+86     	; 0x2428a <udc_req_iface+0xa6>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   24234:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   24238:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   2423c:	fc 01       	movw	r30, r24
   2423e:	22 81       	ldd	r18, Z+2	; 0x02
   24240:	33 81       	ldd	r19, Z+3	; 0x03
   24242:	89 81       	ldd	r24, Y+1	; 0x01
   24244:	88 2f       	mov	r24, r24
   24246:	90 e0       	ldi	r25, 0x00	; 0
   24248:	88 0f       	add	r24, r24
   2424a:	99 1f       	adc	r25, r25
   2424c:	82 0f       	add	r24, r18
   2424e:	93 1f       	adc	r25, r19
   24250:	fc 01       	movw	r30, r24
   24252:	80 81       	ld	r24, Z
   24254:	91 81       	ldd	r25, Z+1	; 0x01
   24256:	8a 83       	std	Y+2, r24	; 0x02
   24258:	9b 83       	std	Y+3, r25	; 0x03
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   2425a:	8a 81       	ldd	r24, Y+2	; 0x02
   2425c:	9b 81       	ldd	r25, Y+3	; 0x03
   2425e:	fc 01       	movw	r30, r24
   24260:	86 81       	ldd	r24, Z+6	; 0x06
   24262:	97 81       	ldd	r25, Z+7	; 0x07
   24264:	fc 01       	movw	r30, r24
   24266:	19 95       	eicall
   24268:	68 2f       	mov	r22, r24
   2426a:	89 81       	ldd	r24, Y+1	; 0x01
   2426c:	73 da       	rcall	.-2842   	; 0x23754 <udc_update_iface_desc>
   2426e:	98 2f       	mov	r25, r24
   24270:	81 e0       	ldi	r24, 0x01	; 1
   24272:	89 27       	eor	r24, r25
   24274:	88 23       	and	r24, r24
   24276:	11 f0       	breq	.+4      	; 0x2427c <udc_req_iface+0x98>
		return false;
   24278:	80 e0       	ldi	r24, 0x00	; 0
   2427a:	07 c0       	rjmp	.+14     	; 0x2428a <udc_req_iface+0xa6>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   2427c:	8a 81       	ldd	r24, Y+2	; 0x02
   2427e:	9b 81       	ldd	r25, Y+3	; 0x03
   24280:	fc 01       	movw	r30, r24
   24282:	84 81       	ldd	r24, Z+4	; 0x04
   24284:	95 81       	ldd	r25, Z+5	; 0x05
   24286:	fc 01       	movw	r30, r24
   24288:	19 95       	eicall
}
   2428a:	23 96       	adiw	r28, 0x03	; 3
   2428c:	cd bf       	out	0x3d, r28	; 61
   2428e:	de bf       	out	0x3e, r29	; 62
   24290:	df 91       	pop	r29
   24292:	cf 91       	pop	r28
   24294:	08 95       	ret

00024296 <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
   24296:	cf 93       	push	r28
   24298:	df 93       	push	r29
   2429a:	00 d0       	rcall	.+0      	; 0x2429c <udc_req_ep+0x6>
   2429c:	cd b7       	in	r28, 0x3d	; 61
   2429e:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   242a0:	80 91 aa 31 	lds	r24, 0x31AA	; 0x8031aa <udc_num_configuration>
   242a4:	88 23       	and	r24, r24
   242a6:	11 f4       	brne	.+4      	; 0x242ac <udc_req_ep+0x16>
		return false; // The device is not is configured state yet
   242a8:	80 e0       	ldi	r24, 0x00	; 0
   242aa:	46 c0       	rjmp	.+140    	; 0x24338 <udc_req_ep+0xa2>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   242ac:	80 91 c5 31 	lds	r24, 0x31C5	; 0x8031c5 <udd_g_ctrlreq+0x4>
   242b0:	90 91 c6 31 	lds	r25, 0x31C6	; 0x8031c6 <udd_g_ctrlreq+0x5>
   242b4:	89 83       	std	Y+1, r24	; 0x01
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   242b6:	19 82       	std	Y+1, r1	; 0x01
   242b8:	32 c0       	rjmp	.+100    	; 0x2431e <udc_req_ep+0x88>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   242ba:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   242be:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   242c2:	fc 01       	movw	r30, r24
   242c4:	22 81       	ldd	r18, Z+2	; 0x02
   242c6:	33 81       	ldd	r19, Z+3	; 0x03
   242c8:	89 81       	ldd	r24, Y+1	; 0x01
   242ca:	88 2f       	mov	r24, r24
   242cc:	90 e0       	ldi	r25, 0x00	; 0
   242ce:	88 0f       	add	r24, r24
   242d0:	99 1f       	adc	r25, r25
   242d2:	82 0f       	add	r24, r18
   242d4:	93 1f       	adc	r25, r19
   242d6:	fc 01       	movw	r30, r24
   242d8:	80 81       	ld	r24, Z
   242da:	91 81       	ldd	r25, Z+1	; 0x01
   242dc:	8a 83       	std	Y+2, r24	; 0x02
   242de:	9b 83       	std	Y+3, r25	; 0x03
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   242e0:	8a 81       	ldd	r24, Y+2	; 0x02
   242e2:	9b 81       	ldd	r25, Y+3	; 0x03
   242e4:	fc 01       	movw	r30, r24
   242e6:	86 81       	ldd	r24, Z+6	; 0x06
   242e8:	97 81       	ldd	r25, Z+7	; 0x07
   242ea:	fc 01       	movw	r30, r24
   242ec:	19 95       	eicall
   242ee:	68 2f       	mov	r22, r24
   242f0:	89 81       	ldd	r24, Y+1	; 0x01
   242f2:	30 da       	rcall	.-2976   	; 0x23754 <udc_update_iface_desc>
   242f4:	98 2f       	mov	r25, r24
   242f6:	81 e0       	ldi	r24, 0x01	; 1
   242f8:	89 27       	eor	r24, r25
   242fa:	88 23       	and	r24, r24
   242fc:	11 f0       	breq	.+4      	; 0x24302 <udc_req_ep+0x6c>
			return false;
   242fe:	80 e0       	ldi	r24, 0x00	; 0
   24300:	1b c0       	rjmp	.+54     	; 0x24338 <udc_req_ep+0xa2>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   24302:	8a 81       	ldd	r24, Y+2	; 0x02
   24304:	9b 81       	ldd	r25, Y+3	; 0x03
   24306:	fc 01       	movw	r30, r24
   24308:	84 81       	ldd	r24, Z+4	; 0x04
   2430a:	95 81       	ldd	r25, Z+5	; 0x05
   2430c:	fc 01       	movw	r30, r24
   2430e:	19 95       	eicall
   24310:	88 23       	and	r24, r24
   24312:	11 f0       	breq	.+4      	; 0x24318 <udc_req_ep+0x82>
			return true;
   24314:	81 e0       	ldi	r24, 0x01	; 1
   24316:	10 c0       	rjmp	.+32     	; 0x24338 <udc_req_ep+0xa2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   24318:	89 81       	ldd	r24, Y+1	; 0x01
   2431a:	8f 5f       	subi	r24, 0xFF	; 255
   2431c:	89 83       	std	Y+1, r24	; 0x01
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   2431e:	80 91 ac 31 	lds	r24, 0x31AC	; 0x8031ac <udc_ptr_conf>
   24322:	90 91 ad 31 	lds	r25, 0x31AD	; 0x8031ad <udc_ptr_conf+0x1>
   24326:	fc 01       	movw	r30, r24
   24328:	80 81       	ld	r24, Z
   2432a:	91 81       	ldd	r25, Z+1	; 0x01
   2432c:	fc 01       	movw	r30, r24
   2432e:	94 81       	ldd	r25, Z+4	; 0x04
   24330:	89 81       	ldd	r24, Y+1	; 0x01
   24332:	89 17       	cp	r24, r25
   24334:	10 f2       	brcs	.-124    	; 0x242ba <udc_req_ep+0x24>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
   24336:	80 e0       	ldi	r24, 0x00	; 0
}
   24338:	23 96       	adiw	r28, 0x03	; 3
   2433a:	cd bf       	out	0x3d, r28	; 61
   2433c:	de bf       	out	0x3e, r29	; 62
   2433e:	df 91       	pop	r29
   24340:	cf 91       	pop	r28
   24342:	08 95       	ret

00024344 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   24344:	cf 93       	push	r28
   24346:	df 93       	push	r29
   24348:	cd b7       	in	r28, 0x3d	; 61
   2434a:	de b7       	in	r29, 0x3e	; 62
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   2434c:	10 92 cb 31 	sts	0x31CB, r1	; 0x8031cb <udd_g_ctrlreq+0xa>
   24350:	10 92 cc 31 	sts	0x31CC, r1	; 0x8031cc <udd_g_ctrlreq+0xb>
	udd_g_ctrlreq.callback = NULL;
   24354:	10 92 cd 31 	sts	0x31CD, r1	; 0x8031cd <udd_g_ctrlreq+0xc>
   24358:	10 92 ce 31 	sts	0x31CE, r1	; 0x8031ce <udd_g_ctrlreq+0xd>
	udd_g_ctrlreq.over_under_run = NULL;
   2435c:	10 92 cf 31 	sts	0x31CF, r1	; 0x8031cf <udd_g_ctrlreq+0xe>
   24360:	10 92 d0 31 	sts	0x31D0, r1	; 0x8031d0 <udd_g_ctrlreq+0xf>

	if (Udd_setup_is_in()) {
   24364:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   24368:	88 23       	and	r24, r24
   2436a:	44 f4       	brge	.+16     	; 0x2437c <udc_process_setup+0x38>
		if (udd_g_ctrlreq.req.wLength == 0) {
   2436c:	80 91 c7 31 	lds	r24, 0x31C7	; 0x8031c7 <udd_g_ctrlreq+0x6>
   24370:	90 91 c8 31 	lds	r25, 0x31C8	; 0x8031c8 <udd_g_ctrlreq+0x7>
   24374:	89 2b       	or	r24, r25
   24376:	11 f4       	brne	.+4      	; 0x2437c <udc_process_setup+0x38>
			return false; // Error from USB host
   24378:	80 e0       	ldi	r24, 0x00	; 0
   2437a:	28 c0       	rjmp	.+80     	; 0x243cc <udc_process_setup+0x88>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   2437c:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   24380:	88 2f       	mov	r24, r24
   24382:	90 e0       	ldi	r25, 0x00	; 0
   24384:	80 76       	andi	r24, 0x60	; 96
   24386:	99 27       	eor	r25, r25
   24388:	89 2b       	or	r24, r25
		if (udc_reqstd()) {
   2438a:	29 f4       	brne	.+10     	; 0x24396 <udc_process_setup+0x52>
   2438c:	8a de       	rcall	.-748    	; 0x240a2 <udc_reqstd>
   2438e:	88 23       	and	r24, r24
			return true;
   24390:	11 f0       	breq	.+4      	; 0x24396 <udc_process_setup+0x52>
   24392:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   24394:	1b c0       	rjmp	.+54     	; 0x243cc <udc_process_setup+0x88>
   24396:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   2439a:	88 2f       	mov	r24, r24
   2439c:	90 e0       	ldi	r25, 0x00	; 0
   2439e:	8f 71       	andi	r24, 0x1F	; 31
   243a0:	99 27       	eor	r25, r25
		if (udc_req_iface()) {
   243a2:	01 97       	sbiw	r24, 0x01	; 1
   243a4:	29 f4       	brne	.+10     	; 0x243b0 <udc_process_setup+0x6c>
   243a6:	1e df       	rcall	.-452    	; 0x241e4 <udc_req_iface>
   243a8:	88 23       	and	r24, r24
			return true;
   243aa:	11 f0       	breq	.+4      	; 0x243b0 <udc_process_setup+0x6c>
   243ac:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   243ae:	0e c0       	rjmp	.+28     	; 0x243cc <udc_process_setup+0x88>
   243b0:	80 91 c1 31 	lds	r24, 0x31C1	; 0x8031c1 <udd_g_ctrlreq>
   243b4:	88 2f       	mov	r24, r24
   243b6:	90 e0       	ldi	r25, 0x00	; 0
   243b8:	8f 71       	andi	r24, 0x1F	; 31
   243ba:	99 27       	eor	r25, r25
		if (udc_req_ep()) {
   243bc:	02 97       	sbiw	r24, 0x02	; 2
   243be:	29 f4       	brne	.+10     	; 0x243ca <udc_process_setup+0x86>
   243c0:	6a df       	rcall	.-300    	; 0x24296 <udc_req_ep>
   243c2:	88 23       	and	r24, r24
			return true;
   243c4:	11 f0       	breq	.+4      	; 0x243ca <udc_process_setup+0x86>
   243c6:	81 e0       	ldi	r24, 0x01	; 1
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   243c8:	01 c0       	rjmp	.+2      	; 0x243cc <udc_process_setup+0x88>
#endif
}
   243ca:	80 e0       	ldi	r24, 0x00	; 0
   243cc:	df 91       	pop	r29
   243ce:	cf 91       	pop	r28
   243d0:	08 95       	ret

000243d2 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
   243d2:	cf 93       	push	r28
   243d4:	df 93       	push	r29
   243d6:	00 d0       	rcall	.+0      	; 0x243d8 <_read+0x6>
   243d8:	cd b7       	in	r28, 0x3d	; 61
   243da:	de b7       	in	r29, 0x3e	; 62
   243dc:	8a 83       	std	Y+2, r24	; 0x02
   243de:	9b 83       	std	Y+3, r25	; 0x03
	char c;
	ptr_get(stdio_base,&c);
   243e0:	20 91 dd 31 	lds	r18, 0x31DD	; 0x8031dd <ptr_get>
   243e4:	30 91 de 31 	lds	r19, 0x31DE	; 0x8031de <ptr_get+0x1>
   243e8:	80 91 e1 31 	lds	r24, 0x31E1	; 0x8031e1 <stdio_base>
   243ec:	90 91 e2 31 	lds	r25, 0x31E2	; 0x8031e2 <stdio_base+0x1>
   243f0:	ae 01       	movw	r20, r28
   243f2:	4f 5f       	subi	r20, 0xFF	; 255
   243f4:	5f 4f       	sbci	r21, 0xFF	; 255
   243f6:	ba 01       	movw	r22, r20
   243f8:	f9 01       	movw	r30, r18
   243fa:	19 95       	eicall
	return c;
   243fc:	89 81       	ldd	r24, Y+1	; 0x01
   243fe:	08 2e       	mov	r0, r24
   24400:	00 0c       	add	r0, r0
   24402:	99 0b       	sbc	r25, r25
}
   24404:	23 96       	adiw	r28, 0x03	; 3
   24406:	cd bf       	out	0x3d, r28	; 61
   24408:	de bf       	out	0x3e, r29	; 62
   2440a:	df 91       	pop	r29
   2440c:	cf 91       	pop	r28
   2440e:	08 95       	ret

00024410 <stdio_usb_putchar>:
#include "stdio_usb.h"

static bool stdio_usb_interface_enable = false;

int stdio_usb_putchar (volatile void * unused, char data)
{
   24410:	cf 93       	push	r28
   24412:	df 93       	push	r29
   24414:	00 d0       	rcall	.+0      	; 0x24416 <stdio_usb_putchar+0x6>
   24416:	cd b7       	in	r28, 0x3d	; 61
   24418:	de b7       	in	r29, 0x3e	; 62
   2441a:	89 83       	std	Y+1, r24	; 0x01
   2441c:	9a 83       	std	Y+2, r25	; 0x02
   2441e:	6b 83       	std	Y+3, r22	; 0x03
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   24420:	90 91 b2 31 	lds	r25, 0x31B2	; 0x8031b2 <stdio_usb_interface_enable>
   24424:	81 e0       	ldi	r24, 0x01	; 1
   24426:	89 27       	eor	r24, r25
   24428:	88 23       	and	r24, r24
   2442a:	19 f0       	breq	.+6      	; 0x24432 <stdio_usb_putchar+0x22>
		return 0;  // -1
   2442c:	80 e0       	ldi	r24, 0x00	; 0
   2442e:	90 e0       	ldi	r25, 0x00	; 0
   24430:	0d c0       	rjmp	.+26     	; 0x2444c <stdio_usb_putchar+0x3c>
	}

	return udi_cdc_putc(data) ? 0 : -1;
   24432:	8b 81       	ldd	r24, Y+3	; 0x03
   24434:	08 2e       	mov	r0, r24
   24436:	00 0c       	add	r0, r0
   24438:	99 0b       	sbc	r25, r25
   2443a:	10 d9       	rcall	.-3552   	; 0x2365c <udi_cdc_putc>
   2443c:	89 2b       	or	r24, r25
   2443e:	19 f0       	breq	.+6      	; 0x24446 <stdio_usb_putchar+0x36>
   24440:	80 e0       	ldi	r24, 0x00	; 0
   24442:	90 e0       	ldi	r25, 0x00	; 0
   24444:	02 c0       	rjmp	.+4      	; 0x2444a <stdio_usb_putchar+0x3a>
   24446:	8f ef       	ldi	r24, 0xFF	; 255
   24448:	9f ef       	ldi	r25, 0xFF	; 255
   2444a:	00 00       	nop
}
   2444c:	23 96       	adiw	r28, 0x03	; 3
   2444e:	cd bf       	out	0x3d, r28	; 61
   24450:	de bf       	out	0x3e, r29	; 62
   24452:	df 91       	pop	r29
   24454:	cf 91       	pop	r28
   24456:	08 95       	ret

00024458 <stdio_usb_getchar>:

void stdio_usb_getchar (void volatile * unused, char *data)
{
   24458:	cf 93       	push	r28
   2445a:	df 93       	push	r29
   2445c:	00 d0       	rcall	.+0      	; 0x2445e <stdio_usb_getchar+0x6>
   2445e:	1f 92       	push	r1
   24460:	cd b7       	in	r28, 0x3d	; 61
   24462:	de b7       	in	r29, 0x3e	; 62
   24464:	89 83       	std	Y+1, r24	; 0x01
   24466:	9a 83       	std	Y+2, r25	; 0x02
   24468:	6b 83       	std	Y+3, r22	; 0x03
   2446a:	7c 83       	std	Y+4, r23	; 0x04
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   2446c:	90 91 b2 31 	lds	r25, 0x31B2	; 0x8031b2 <stdio_usb_interface_enable>
   24470:	81 e0       	ldi	r24, 0x01	; 1
   24472:	89 27       	eor	r24, r25
   24474:	88 23       	and	r24, r24
   24476:	29 f0       	breq	.+10     	; 0x24482 <stdio_usb_getchar+0x2a>
		*data = 0;  // -1
   24478:	8b 81       	ldd	r24, Y+3	; 0x03
   2447a:	9c 81       	ldd	r25, Y+4	; 0x04
   2447c:	fc 01       	movw	r30, r24
   2447e:	10 82       	st	Z, r1
		return;
   24480:	07 c0       	rjmp	.+14     	; 0x24490 <stdio_usb_getchar+0x38>
	}

	*data = (char)udi_cdc_getc();
   24482:	0f 94 3a 19 	call	0x23274	; 0x23274 <udi_cdc_getc>
   24486:	28 2f       	mov	r18, r24
   24488:	8b 81       	ldd	r24, Y+3	; 0x03
   2448a:	9c 81       	ldd	r25, Y+4	; 0x04
   2448c:	fc 01       	movw	r30, r24
   2448e:	20 83       	st	Z, r18
}
   24490:	24 96       	adiw	r28, 0x04	; 4
   24492:	cd bf       	out	0x3d, r28	; 61
   24494:	de bf       	out	0x3e, r29	; 62
   24496:	df 91       	pop	r29
   24498:	cf 91       	pop	r28
   2449a:	08 95       	ret

0002449c <stdio_usb_enable>:

bool stdio_usb_enable(void)
{
   2449c:	cf 93       	push	r28
   2449e:	df 93       	push	r29
   244a0:	cd b7       	in	r28, 0x3d	; 61
   244a2:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = true;
   244a4:	81 e0       	ldi	r24, 0x01	; 1
   244a6:	80 93 b2 31 	sts	0x31B2, r24	; 0x8031b2 <stdio_usb_interface_enable>
	return true;
   244aa:	81 e0       	ldi	r24, 0x01	; 1
}
   244ac:	df 91       	pop	r29
   244ae:	cf 91       	pop	r28
   244b0:	08 95       	ret

000244b2 <stdio_usb_disable>:

void stdio_usb_disable(void)
{
   244b2:	cf 93       	push	r28
   244b4:	df 93       	push	r29
   244b6:	cd b7       	in	r28, 0x3d	; 61
   244b8:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = false;
   244ba:	10 92 b2 31 	sts	0x31B2, r1	; 0x8031b2 <stdio_usb_interface_enable>
}
   244be:	00 00       	nop
   244c0:	df 91       	pop	r29
   244c2:	cf 91       	pop	r28
   244c4:	08 95       	ret

000244c6 <stdio_usb_init>:

void stdio_usb_init(void)
{
   244c6:	cf 93       	push	r28
   244c8:	df 93       	push	r29
   244ca:	cd b7       	in	r28, 0x3d	; 61
   244cc:	de b7       	in	r29, 0x3e	; 62
	stdio_base = NULL;
   244ce:	10 92 e1 31 	sts	0x31E1, r1	; 0x8031e1 <stdio_base>
   244d2:	10 92 e2 31 	sts	0x31E2, r1	; 0x8031e2 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
   244d6:	81 e7       	ldi	r24, 0x71	; 113
   244d8:	91 e0       	ldi	r25, 0x01	; 1
   244da:	80 93 df 31 	sts	0x31DF, r24	; 0x8031df <ptr_put>
   244de:	90 93 e0 31 	sts	0x31E0, r25	; 0x8031e0 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
   244e2:	87 e8       	ldi	r24, 0x87	; 135
   244e4:	91 e0       	ldi	r25, 0x01	; 1
   244e6:	80 93 dd 31 	sts	0x31DD, r24	; 0x8031dd <ptr_get>
   244ea:	90 93 de 31 	sts	0x31DE, r25	; 0x8031de <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
   244ee:	4d da       	rcall	.-2918   	; 0x2398a <udc_start>
   244f0:	63 e8       	ldi	r22, 0x83	; 131
   244f2:	71 e0       	ldi	r23, 0x01	; 1
   244f4:	8b e7       	ldi	r24, 0x7B	; 123
   244f6:	91 e0       	ldi	r25, 0x01	; 1
   244f8:	0f 94 4e 34 	call	0x2689c	; 0x2689c <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
# endif
#endif
}
   244fc:	00 00       	nop
   244fe:	df 91       	pop	r29
   24500:	cf 91       	pop	r28
   24502:	08 95       	ret

00024504 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
   24504:	cf 93       	push	r28
   24506:	df 93       	push	r29
   24508:	00 d0       	rcall	.+0      	; 0x2450a <_write+0x6>
   2450a:	cd b7       	in	r28, 0x3d	; 61
   2450c:	de b7       	in	r29, 0x3e	; 62
   2450e:	89 83       	std	Y+1, r24	; 0x01
   24510:	6a 83       	std	Y+2, r22	; 0x02
   24512:	7b 83       	std	Y+3, r23	; 0x03
	if (ptr_put(stdio_base, c) < 0) {
   24514:	20 91 df 31 	lds	r18, 0x31DF	; 0x8031df <ptr_put>
   24518:	30 91 e0 31 	lds	r19, 0x31E0	; 0x8031e0 <ptr_put+0x1>
   2451c:	80 91 e1 31 	lds	r24, 0x31E1	; 0x8031e1 <stdio_base>
   24520:	90 91 e2 31 	lds	r25, 0x31E2	; 0x8031e2 <stdio_base+0x1>
   24524:	69 81       	ldd	r22, Y+1	; 0x01
   24526:	f9 01       	movw	r30, r18
   24528:	19 95       	eicall
   2452a:	99 23       	and	r25, r25
   2452c:	1c f4       	brge	.+6      	; 0x24534 <_write+0x30>
		return -1;
   2452e:	8f ef       	ldi	r24, 0xFF	; 255
   24530:	9f ef       	ldi	r25, 0xFF	; 255
   24532:	02 c0       	rjmp	.+4      	; 0x24538 <_write+0x34>
	}
	return 1;
   24534:	81 e0       	ldi	r24, 0x01	; 1
   24536:	90 e0       	ldi	r25, 0x00	; 0
}
   24538:	23 96       	adiw	r28, 0x03	; 3
   2453a:	cd bf       	out	0x3d, r28	; 61
   2453c:	de bf       	out	0x3e, r29	; 62
   2453e:	df 91       	pop	r29
   24540:	cf 91       	pop	r28
   24542:	08 95       	ret

00024544 <nvm_wait_until_ready>:
   24544:	cf 93       	push	r28
   24546:	df 93       	push	r29
   24548:	cd b7       	in	r28, 0x3d	; 61
   2454a:	de b7       	in	r29, 0x3e	; 62
   2454c:	80 ec       	ldi	r24, 0xC0	; 192
   2454e:	91 e0       	ldi	r25, 0x01	; 1
   24550:	fc 01       	movw	r30, r24
   24552:	87 85       	ldd	r24, Z+15	; 0x0f
   24554:	88 23       	and	r24, r24
   24556:	d4 f3       	brlt	.-12     	; 0x2454c <nvm_wait_until_ready+0x8>
   24558:	00 00       	nop
   2455a:	df 91       	pop	r29
   2455c:	cf 91       	pop	r28
   2455e:	08 95       	ret

00024560 <nvm_exec>:
   24560:	cf 93       	push	r28
   24562:	df 93       	push	r29
   24564:	cd b7       	in	r28, 0x3d	; 61
   24566:	de b7       	in	r29, 0x3e	; 62
   24568:	61 e0       	ldi	r22, 0x01	; 1
   2456a:	8b ec       	ldi	r24, 0xCB	; 203
   2456c:	91 e0       	ldi	r25, 0x01	; 1
   2456e:	41 d4       	rcall	.+2178   	; 0x24df2 <ccp_write_io>
   24570:	00 00       	nop
   24572:	df 91       	pop	r29
   24574:	cf 91       	pop	r28
   24576:	08 95       	ret

00024578 <nvm_issue_command>:
   24578:	cf 93       	push	r28
   2457a:	df 93       	push	r29
   2457c:	1f 92       	push	r1
   2457e:	1f 92       	push	r1
   24580:	cd b7       	in	r28, 0x3d	; 61
   24582:	de b7       	in	r29, 0x3e	; 62
   24584:	8a 83       	std	Y+2, r24	; 0x02
   24586:	80 ec       	ldi	r24, 0xC0	; 192
   24588:	91 e0       	ldi	r25, 0x01	; 1
   2458a:	fc 01       	movw	r30, r24
   2458c:	82 85       	ldd	r24, Z+10	; 0x0a
   2458e:	89 83       	std	Y+1, r24	; 0x01
   24590:	80 ec       	ldi	r24, 0xC0	; 192
   24592:	91 e0       	ldi	r25, 0x01	; 1
   24594:	2a 81       	ldd	r18, Y+2	; 0x02
   24596:	fc 01       	movw	r30, r24

	/* Gyro lines */
	task_twi2_lcd__gyro_gfxgyro();
   24598:	22 87       	std	Z+10, r18	; 0x0a

	/* Calculate variometer */
	task_twi2_lcd__gyro_beepvario();
   2459a:	61 e0       	ldi	r22, 0x01	; 1
   2459c:	8b ec       	ldi	r24, 0xCB	; 203
}
   2459e:	91 e0       	ldi	r25, 0x01	; 1
   245a0:	28 d4       	rcall	.+2128   	; 0x24df2 <ccp_write_io>
   245a2:	80 ec       	ldi	r24, 0xC0	; 192
   245a4:	91 e0       	ldi	r25, 0x01	; 1
	// Execute command
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);

	// Restore command register
	NVM.CMD = old_cmd;
}
   245a6:	29 81       	ldd	r18, Y+1	; 0x01
   245a8:	fc 01       	movw	r30, r24
   245aa:	22 87       	std	Z+10, r18	; 0x0a
   245ac:	00 00       	nop
   245ae:	0f 90       	pop	r0
   245b0:	0f 90       	pop	r0
   245b2:	df 91       	pop	r29
   245b4:	cf 91       	pop	r28
   245b6:	08 95       	ret

000245b8 <nvm_read_user_signature_row>:
   245b8:	cf 93       	push	r28
   245ba:	df 93       	push	r29
   245bc:	1f 92       	push	r1
   245be:	1f 92       	push	r1
   245c0:	cd b7       	in	r28, 0x3d	; 61
   245c2:	de b7       	in	r29, 0x3e	; 62
   245c4:	89 83       	std	Y+1, r24	; 0x01
   245c6:	9a 83       	std	Y+2, r25	; 0x02
   245c8:	89 81       	ldd	r24, Y+1	; 0x01
   245ca:	9a 81       	ldd	r25, Y+2	; 0x02
   245cc:	bc 01       	movw	r22, r24
   245ce:	81 e0       	ldi	r24, 0x01	; 1
   245d0:	06 d4       	rcall	.+2060   	; 0x24dde <nvm_read_byte>
   245d2:	0f 90       	pop	r0
   245d4:	0f 90       	pop	r0
   245d6:	df 91       	pop	r29
   245d8:	cf 91       	pop	r28
   245da:	08 95       	ret

000245dc <eeprom_enable_mapping>:
   245dc:	cf 93       	push	r28
   245de:	df 93       	push	r29
   245e0:	cd b7       	in	r28, 0x3d	; 61
   245e2:	de b7       	in	r29, 0x3e	; 62
   245e4:	8c ec       	ldi	r24, 0xCC	; 204
   245e6:	91 e0       	ldi	r25, 0x01	; 1
   245e8:	2c ec       	ldi	r18, 0xCC	; 204
   245ea:	31 e0       	ldi	r19, 0x01	; 1
   245ec:	f9 01       	movw	r30, r18
   245ee:	20 81       	ld	r18, Z
   245f0:	28 60       	ori	r18, 0x08	; 8
   245f2:	fc 01       	movw	r30, r24
   245f4:	20 83       	st	Z, r18
   245f6:	00 00       	nop
   245f8:	df 91       	pop	r29
   245fa:	cf 91       	pop	r28
   245fc:	08 95       	ret

000245fe <eeprom_disable_mapping>:
   245fe:	cf 93       	push	r28
   24600:	df 93       	push	r29
   24602:	cd b7       	in	r28, 0x3d	; 61
   24604:	de b7       	in	r29, 0x3e	; 62
   24606:	8c ec       	ldi	r24, 0xCC	; 204
   24608:	91 e0       	ldi	r25, 0x01	; 1
   2460a:	2c ec       	ldi	r18, 0xCC	; 204
   2460c:	31 e0       	ldi	r19, 0x01	; 1
   2460e:	f9 01       	movw	r30, r18
   24610:	20 81       	ld	r18, Z
   24612:	27 7f       	andi	r18, 0xF7	; 247
   24614:	fc 01       	movw	r30, r24
   24616:	20 83       	st	Z, r18
   24618:	00 00       	nop
   2461a:	df 91       	pop	r29
   2461c:	cf 91       	pop	r28
   2461e:	08 95       	ret

00024620 <nvm_flash_read_byte>:
   24620:	cf 93       	push	r28
   24622:	df 93       	push	r29
   24624:	cd b7       	in	r28, 0x3d	; 61
   24626:	de b7       	in	r29, 0x3e	; 62
   24628:	29 97       	sbiw	r28, 0x09	; 9
   2462a:	cd bf       	out	0x3d, r28	; 61
   2462c:	de bf       	out	0x3e, r29	; 62
   2462e:	6e 83       	std	Y+6, r22	; 0x06
   24630:	7f 83       	std	Y+7, r23	; 0x07
   24632:	88 87       	std	Y+8, r24	; 0x08
   24634:	99 87       	std	Y+9, r25	; 0x09
   24636:	8e 81       	ldd	r24, Y+6	; 0x06
   24638:	9f 81       	ldd	r25, Y+7	; 0x07
   2463a:	a8 85       	ldd	r26, Y+8	; 0x08
   2463c:	b9 85       	ldd	r27, Y+9	; 0x09
   2463e:	89 83       	std	Y+1, r24	; 0x01
   24640:	9a 83       	std	Y+2, r25	; 0x02
   24642:	ab 83       	std	Y+3, r26	; 0x03
   24644:	bc 83       	std	Y+4, r27	; 0x04
   24646:	89 81       	ldd	r24, Y+1	; 0x01
   24648:	9a 81       	ldd	r25, Y+2	; 0x02
   2464a:	ab 81       	ldd	r26, Y+3	; 0x03
   2464c:	bc 81       	ldd	r27, Y+4	; 0x04
   2464e:	ab bf       	out	0x3b, r26	; 59
   24650:	fc 01       	movw	r30, r24
   24652:	87 91       	elpm	r24, Z+
   24654:	8d 83       	std	Y+5, r24	; 0x05
   24656:	8d 81       	ldd	r24, Y+5	; 0x05
   24658:	29 96       	adiw	r28, 0x09	; 9
   2465a:	cd bf       	out	0x3d, r28	; 61
   2465c:	de bf       	out	0x3e, r29	; 62
   2465e:	df 91       	pop	r29
   24660:	cf 91       	pop	r28
   24662:	08 95       	ret

00024664 <nvm_flash_read_word>:
   24664:	cf 93       	push	r28
   24666:	df 93       	push	r29
   24668:	cd b7       	in	r28, 0x3d	; 61
   2466a:	de b7       	in	r29, 0x3e	; 62
   2466c:	2a 97       	sbiw	r28, 0x0a	; 10
   2466e:	cd bf       	out	0x3d, r28	; 61
   24670:	de bf       	out	0x3e, r29	; 62
   24672:	6f 83       	std	Y+7, r22	; 0x07
   24674:	78 87       	std	Y+8, r23	; 0x08
   24676:	89 87       	std	Y+9, r24	; 0x09
   24678:	9a 87       	std	Y+10, r25	; 0x0a
   2467a:	8f 81       	ldd	r24, Y+7	; 0x07
   2467c:	98 85       	ldd	r25, Y+8	; 0x08
   2467e:	a9 85       	ldd	r26, Y+9	; 0x09
   24680:	ba 85       	ldd	r27, Y+10	; 0x0a
   24682:	89 83       	std	Y+1, r24	; 0x01
   24684:	9a 83       	std	Y+2, r25	; 0x02
   24686:	ab 83       	std	Y+3, r26	; 0x03
   24688:	bc 83       	std	Y+4, r27	; 0x04
   2468a:	89 81       	ldd	r24, Y+1	; 0x01
   2468c:	9a 81       	ldd	r25, Y+2	; 0x02
   2468e:	ab 81       	ldd	r26, Y+3	; 0x03
   24690:	bc 81       	ldd	r27, Y+4	; 0x04
   24692:	ab bf       	out	0x3b, r26	; 59
   24694:	fc 01       	movw	r30, r24
   24696:	87 91       	elpm	r24, Z+
   24698:	96 91       	elpm	r25, Z
   2469a:	8d 83       	std	Y+5, r24	; 0x05
   2469c:	9e 83       	std	Y+6, r25	; 0x06
   2469e:	8d 81       	ldd	r24, Y+5	; 0x05
   246a0:	9e 81       	ldd	r25, Y+6	; 0x06
   246a2:	2a 96       	adiw	r28, 0x0a	; 10
   246a4:	cd bf       	out	0x3d, r28	; 61
   246a6:	de bf       	out	0x3e, r29	; 62
   246a8:	df 91       	pop	r29
   246aa:	cf 91       	pop	r28
   246ac:	08 95       	ret

000246ae <nvm_flash_split_write_app_page>:
   246ae:	cf 93       	push	r28
   246b0:	df 93       	push	r29
   246b2:	00 d0       	rcall	.+0      	; 0x246b4 <nvm_flash_split_write_app_page+0x6>
   246b4:	1f 92       	push	r1
   246b6:	cd b7       	in	r28, 0x3d	; 61
   246b8:	de b7       	in	r29, 0x3e	; 62
   246ba:	69 83       	std	Y+1, r22	; 0x01
   246bc:	7a 83       	std	Y+2, r23	; 0x02
   246be:	8b 83       	std	Y+3, r24	; 0x03
   246c0:	9c 83       	std	Y+4, r25	; 0x04
   246c2:	40 df       	rcall	.-384    	; 0x24544 <nvm_wait_until_ready>
   246c4:	89 81       	ldd	r24, Y+1	; 0x01
   246c6:	9a 81       	ldd	r25, Y+2	; 0x02
   246c8:	ab 81       	ldd	r26, Y+3	; 0x03
   246ca:	bc 81       	ldd	r27, Y+4	; 0x04
   246cc:	44 e2       	ldi	r20, 0x24	; 36
   246ce:	bc 01       	movw	r22, r24
   246d0:	cd 01       	movw	r24, r26
   246d2:	0f 94 29 38 	call	0x27052	; 0x27052 <_etext>
   246d6:	00 00       	nop
   246d8:	24 96       	adiw	r28, 0x04	; 4
   246da:	cd bf       	out	0x3d, r28	; 61
   246dc:	de bf       	out	0x3e, r29	; 62
   246de:	df 91       	pop	r29
   246e0:	cf 91       	pop	r28
   246e2:	08 95       	ret

000246e4 <nvm_flash_atomic_write_app_page>:
   246e4:	cf 93       	push	r28
   246e6:	df 93       	push	r29
   246e8:	00 d0       	rcall	.+0      	; 0x246ea <nvm_flash_atomic_write_app_page+0x6>
   246ea:	1f 92       	push	r1
   246ec:	cd b7       	in	r28, 0x3d	; 61
   246ee:	de b7       	in	r29, 0x3e	; 62
   246f0:	69 83       	std	Y+1, r22	; 0x01
   246f2:	7a 83       	std	Y+2, r23	; 0x02
   246f4:	8b 83       	std	Y+3, r24	; 0x03
   246f6:	9c 83       	std	Y+4, r25	; 0x04
   246f8:	25 df       	rcall	.-438    	; 0x24544 <nvm_wait_until_ready>
   246fa:	89 81       	ldd	r24, Y+1	; 0x01
   246fc:	9a 81       	ldd	r25, Y+2	; 0x02
   246fe:	ab 81       	ldd	r26, Y+3	; 0x03
   24700:	bc 81       	ldd	r27, Y+4	; 0x04
   24702:	45 e2       	ldi	r20, 0x25	; 37
   24704:	bc 01       	movw	r22, r24
   24706:	cd 01       	movw	r24, r26
   24708:	0f 94 29 38 	call	0x27052	; 0x27052 <_etext>
   2470c:	00 00       	nop
   2470e:	24 96       	adiw	r28, 0x04	; 4
   24710:	cd bf       	out	0x3d, r28	; 61
   24712:	de bf       	out	0x3e, r29	; 62
   24714:	df 91       	pop	r29
   24716:	cf 91       	pop	r28
   24718:	08 95       	ret

0002471a <nvm_flash_erase_user_section>:
   2471a:	cf 93       	push	r28
   2471c:	df 93       	push	r29
   2471e:	cd b7       	in	r28, 0x3d	; 61
   24720:	de b7       	in	r29, 0x3e	; 62
   24722:	10 df       	rcall	.-480    	; 0x24544 <nvm_wait_until_ready>
   24724:	48 e1       	ldi	r20, 0x18	; 24
   24726:	60 e0       	ldi	r22, 0x00	; 0
   24728:	70 e0       	ldi	r23, 0x00	; 0
   2472a:	cb 01       	movw	r24, r22
   2472c:	0f 94 29 38 	call	0x27052	; 0x27052 <_etext>
   24730:	00 00       	nop
   24732:	df 91       	pop	r29
   24734:	cf 91       	pop	r28
   24736:	08 95       	ret

00024738 <nvm_flash_write_user_page>:
   24738:	cf 93       	push	r28
   2473a:	df 93       	push	r29
   2473c:	cd b7       	in	r28, 0x3d	; 61
   2473e:	de b7       	in	r29, 0x3e	; 62
   24740:	01 df       	rcall	.-510    	; 0x24544 <nvm_wait_until_ready>
   24742:	4a e1       	ldi	r20, 0x1A	; 26
   24744:	60 e0       	ldi	r22, 0x00	; 0
   24746:	70 e0       	ldi	r23, 0x00	; 0
   24748:	cb 01       	movw	r24, r22
   2474a:	0f 94 29 38 	call	0x27052	; 0x27052 <_etext>
   2474e:	00 00       	nop
   24750:	df 91       	pop	r29
   24752:	cf 91       	pop	r28
   24754:	08 95       	ret

00024756 <nvm_eeprom_read_buffer>:
   24756:	cf 93       	push	r28
   24758:	df 93       	push	r29
   2475a:	00 d0       	rcall	.+0      	; 0x2475c <nvm_eeprom_read_buffer+0x6>
   2475c:	00 d0       	rcall	.+0      	; 0x2475e <nvm_eeprom_read_buffer+0x8>
   2475e:	cd b7       	in	r28, 0x3d	; 61
   24760:	de b7       	in	r29, 0x3e	; 62
   24762:	89 83       	std	Y+1, r24	; 0x01
   24764:	9a 83       	std	Y+2, r25	; 0x02
   24766:	6b 83       	std	Y+3, r22	; 0x03
   24768:	7c 83       	std	Y+4, r23	; 0x04
   2476a:	4d 83       	std	Y+5, r20	; 0x05
   2476c:	5e 83       	std	Y+6, r21	; 0x06
   2476e:	ea de       	rcall	.-556    	; 0x24544 <nvm_wait_until_ready>
   24770:	35 df       	rcall	.-406    	; 0x245dc <eeprom_enable_mapping>
   24772:	89 81       	ldd	r24, Y+1	; 0x01
   24774:	9a 81       	ldd	r25, Y+2	; 0x02
   24776:	90 5f       	subi	r25, 0xF0	; 240
   24778:	bc 01       	movw	r22, r24
   2477a:	2d 81       	ldd	r18, Y+5	; 0x05
   2477c:	3e 81       	ldd	r19, Y+6	; 0x06
   2477e:	8b 81       	ldd	r24, Y+3	; 0x03
   24780:	9c 81       	ldd	r25, Y+4	; 0x04
   24782:	a9 01       	movw	r20, r18
   24784:	0f 94 02 34 	call	0x26804	; 0x26804 <memcpy>
   24788:	3a df       	rcall	.-396    	; 0x245fe <eeprom_disable_mapping>
   2478a:	00 00       	nop
   2478c:	26 96       	adiw	r28, 0x06	; 6
   2478e:	cd bf       	out	0x3d, r28	; 61
   24790:	de bf       	out	0x3e, r29	; 62
   24792:	df 91       	pop	r29
   24794:	cf 91       	pop	r28
   24796:	08 95       	ret

00024798 <nvm_eeprom_write_byte>:
   24798:	cf 93       	push	r28
   2479a:	df 93       	push	r29
   2479c:	00 d0       	rcall	.+0      	; 0x2479e <nvm_eeprom_write_byte+0x6>
   2479e:	1f 92       	push	r1
   247a0:	cd b7       	in	r28, 0x3d	; 61
   247a2:	de b7       	in	r29, 0x3e	; 62
   247a4:	8a 83       	std	Y+2, r24	; 0x02
   247a6:	9b 83       	std	Y+3, r25	; 0x03
   247a8:	6c 83       	std	Y+4, r22	; 0x04
   247aa:	80 ec       	ldi	r24, 0xC0	; 192
   247ac:	91 e0       	ldi	r25, 0x01	; 1
   247ae:	fc 01       	movw	r30, r24
   247b0:	82 85       	ldd	r24, Z+10	; 0x0a
   247b2:	89 83       	std	Y+1, r24	; 0x01
   247b4:	7f d0       	rcall	.+254    	; 0x248b4 <nvm_eeprom_flush_buffer>
   247b6:	c6 de       	rcall	.-628    	; 0x24544 <nvm_wait_until_ready>
   247b8:	8a 81       	ldd	r24, Y+2	; 0x02
   247ba:	6c 81       	ldd	r22, Y+4	; 0x04
   247bc:	94 d0       	rcall	.+296    	; 0x248e6 <nvm_eeprom_load_byte_to_buffer>
   247be:	80 ec       	ldi	r24, 0xC0	; 192
   247c0:	91 e0       	ldi	r25, 0x01	; 1
   247c2:	fc 01       	movw	r30, r24
   247c4:	12 82       	std	Z+2, r1	; 0x02
   247c6:	80 ec       	ldi	r24, 0xC0	; 192
   247c8:	91 e0       	ldi	r25, 0x01	; 1
   247ca:	2a 81       	ldd	r18, Y+2	; 0x02
   247cc:	3b 81       	ldd	r19, Y+3	; 0x03
   247ce:	23 2f       	mov	r18, r19
   247d0:	33 27       	eor	r19, r19
   247d2:	fc 01       	movw	r30, r24
   247d4:	21 83       	std	Z+1, r18	; 0x01
   247d6:	80 ec       	ldi	r24, 0xC0	; 192
   247d8:	91 e0       	ldi	r25, 0x01	; 1
   247da:	2a 81       	ldd	r18, Y+2	; 0x02
   247dc:	fc 01       	movw	r30, r24
   247de:	20 83       	st	Z, r18
   247e0:	80 ec       	ldi	r24, 0xC0	; 192
   247e2:	91 e0       	ldi	r25, 0x01	; 1
   247e4:	25 e3       	ldi	r18, 0x35	; 53
   247e6:	fc 01       	movw	r30, r24
   247e8:	22 87       	std	Z+10, r18	; 0x0a
   247ea:	ba de       	rcall	.-652    	; 0x24560 <nvm_exec>
   247ec:	80 ec       	ldi	r24, 0xC0	; 192
   247ee:	91 e0       	ldi	r25, 0x01	; 1
   247f0:	29 81       	ldd	r18, Y+1	; 0x01
   247f2:	fc 01       	movw	r30, r24
   247f4:	22 87       	std	Z+10, r18	; 0x0a
   247f6:	00 00       	nop
   247f8:	24 96       	adiw	r28, 0x04	; 4
   247fa:	cd bf       	out	0x3d, r28	; 61
   247fc:	de bf       	out	0x3e, r29	; 62
   247fe:	df 91       	pop	r29
   24800:	cf 91       	pop	r28
   24802:	08 95       	ret

00024804 <nvm_eeprom_erase_and_write_buffer>:
   24804:	cf 93       	push	r28
   24806:	df 93       	push	r29
   24808:	00 d0       	rcall	.+0      	; 0x2480a <nvm_eeprom_erase_and_write_buffer+0x6>
   2480a:	00 d0       	rcall	.+0      	; 0x2480c <nvm_eeprom_erase_and_write_buffer+0x8>
   2480c:	cd b7       	in	r28, 0x3d	; 61
   2480e:	de b7       	in	r29, 0x3e	; 62
   24810:	89 83       	std	Y+1, r24	; 0x01
   24812:	9a 83       	std	Y+2, r25	; 0x02
   24814:	6b 83       	std	Y+3, r22	; 0x03
   24816:	7c 83       	std	Y+4, r23	; 0x04
   24818:	4d 83       	std	Y+5, r20	; 0x05
   2481a:	5e 83       	std	Y+6, r21	; 0x06
   2481c:	3f c0       	rjmp	.+126    	; 0x2489c <nvm_eeprom_erase_and_write_buffer+0x98>
   2481e:	89 81       	ldd	r24, Y+1	; 0x01
   24820:	9a 81       	ldd	r25, Y+2	; 0x02
   24822:	8f 71       	andi	r24, 0x1F	; 31
   24824:	99 27       	eor	r25, r25
   24826:	89 2b       	or	r24, r25
   24828:	11 f5       	brne	.+68     	; 0x2486e <nvm_eeprom_erase_and_write_buffer+0x6a>
   2482a:	8d 81       	ldd	r24, Y+5	; 0x05
   2482c:	9e 81       	ldd	r25, Y+6	; 0x06
   2482e:	80 97       	sbiw	r24, 0x20	; 32
   24830:	f0 f0       	brcs	.+60     	; 0x2486e <nvm_eeprom_erase_and_write_buffer+0x6a>
   24832:	8b 81       	ldd	r24, Y+3	; 0x03
   24834:	9c 81       	ldd	r25, Y+4	; 0x04
   24836:	6f d0       	rcall	.+222    	; 0x24916 <nvm_eeprom_load_page_to_buffer>
   24838:	89 81       	ldd	r24, Y+1	; 0x01
   2483a:	9a 81       	ldd	r25, Y+2	; 0x02
   2483c:	96 95       	lsr	r25
   2483e:	87 95       	ror	r24
   24840:	92 95       	swap	r25
   24842:	82 95       	swap	r24
   24844:	8f 70       	andi	r24, 0x0F	; 15
   24846:	89 27       	eor	r24, r25
   24848:	9f 70       	andi	r25, 0x0F	; 15
   2484a:	89 27       	eor	r24, r25
   2484c:	87 d0       	rcall	.+270    	; 0x2495c <nvm_eeprom_atomic_write_page>
   2484e:	89 81       	ldd	r24, Y+1	; 0x01
   24850:	9a 81       	ldd	r25, Y+2	; 0x02
   24852:	80 96       	adiw	r24, 0x20	; 32
   24854:	89 83       	std	Y+1, r24	; 0x01
   24856:	9a 83       	std	Y+2, r25	; 0x02
   24858:	8b 81       	ldd	r24, Y+3	; 0x03
   2485a:	9c 81       	ldd	r25, Y+4	; 0x04
   2485c:	80 96       	adiw	r24, 0x20	; 32
   2485e:	8b 83       	std	Y+3, r24	; 0x03
   24860:	9c 83       	std	Y+4, r25	; 0x04
   24862:	8d 81       	ldd	r24, Y+5	; 0x05
   24864:	9e 81       	ldd	r25, Y+6	; 0x06
   24866:	80 97       	sbiw	r24, 0x20	; 32
   24868:	8d 83       	std	Y+5, r24	; 0x05
   2486a:	9e 83       	std	Y+6, r25	; 0x06
   2486c:	17 c0       	rjmp	.+46     	; 0x2489c <nvm_eeprom_erase_and_write_buffer+0x98>
   2486e:	8b 81       	ldd	r24, Y+3	; 0x03
   24870:	9c 81       	ldd	r25, Y+4	; 0x04
   24872:	fc 01       	movw	r30, r24
   24874:	40 81       	ld	r20, Z
   24876:	89 81       	ldd	r24, Y+1	; 0x01
   24878:	9a 81       	ldd	r25, Y+2	; 0x02
   2487a:	9c 01       	movw	r18, r24
   2487c:	2f 5f       	subi	r18, 0xFF	; 255
   2487e:	3f 4f       	sbci	r19, 0xFF	; 255
   24880:	29 83       	std	Y+1, r18	; 0x01
   24882:	3a 83       	std	Y+2, r19	; 0x02
   24884:	64 2f       	mov	r22, r20
   24886:	88 df       	rcall	.-240    	; 0x24798 <nvm_eeprom_write_byte>
   24888:	8b 81       	ldd	r24, Y+3	; 0x03
   2488a:	9c 81       	ldd	r25, Y+4	; 0x04
   2488c:	01 96       	adiw	r24, 0x01	; 1
   2488e:	8b 83       	std	Y+3, r24	; 0x03
   24890:	9c 83       	std	Y+4, r25	; 0x04
   24892:	8d 81       	ldd	r24, Y+5	; 0x05
   24894:	9e 81       	ldd	r25, Y+6	; 0x06
   24896:	01 97       	sbiw	r24, 0x01	; 1
   24898:	8d 83       	std	Y+5, r24	; 0x05
   2489a:	9e 83       	std	Y+6, r25	; 0x06
   2489c:	8d 81       	ldd	r24, Y+5	; 0x05
   2489e:	9e 81       	ldd	r25, Y+6	; 0x06
   248a0:	89 2b       	or	r24, r25
   248a2:	09 f0       	breq	.+2      	; 0x248a6 <nvm_eeprom_erase_and_write_buffer+0xa2>
   248a4:	bc cf       	rjmp	.-136    	; 0x2481e <nvm_eeprom_erase_and_write_buffer+0x1a>
   248a6:	00 00       	nop
   248a8:	26 96       	adiw	r28, 0x06	; 6
   248aa:	cd bf       	out	0x3d, r28	; 61
   248ac:	de bf       	out	0x3e, r29	; 62
   248ae:	df 91       	pop	r29
   248b0:	cf 91       	pop	r28
   248b2:	08 95       	ret

000248b4 <nvm_eeprom_flush_buffer>:
   248b4:	cf 93       	push	r28
   248b6:	df 93       	push	r29
   248b8:	cd b7       	in	r28, 0x3d	; 61
   248ba:	de b7       	in	r29, 0x3e	; 62
   248bc:	43 de       	rcall	.-890    	; 0x24544 <nvm_wait_until_ready>
   248be:	80 ec       	ldi	r24, 0xC0	; 192
   248c0:	91 e0       	ldi	r25, 0x01	; 1
   248c2:	fc 01       	movw	r30, r24
   248c4:	87 85       	ldd	r24, Z+15	; 0x0f
   248c6:	88 2f       	mov	r24, r24
   248c8:	90 e0       	ldi	r25, 0x00	; 0
   248ca:	82 70       	andi	r24, 0x02	; 2
   248cc:	99 27       	eor	r25, r25
   248ce:	89 2b       	or	r24, r25
   248d0:	31 f0       	breq	.+12     	; 0x248de <nvm_eeprom_flush_buffer+0x2a>
   248d2:	80 ec       	ldi	r24, 0xC0	; 192
   248d4:	91 e0       	ldi	r25, 0x01	; 1
   248d6:	26 e3       	ldi	r18, 0x36	; 54
   248d8:	fc 01       	movw	r30, r24
   248da:	22 87       	std	Z+10, r18	; 0x0a
   248dc:	41 de       	rcall	.-894    	; 0x24560 <nvm_exec>
   248de:	00 00       	nop
   248e0:	df 91       	pop	r29
   248e2:	cf 91       	pop	r28
   248e4:	08 95       	ret

000248e6 <nvm_eeprom_load_byte_to_buffer>:
   248e6:	cf 93       	push	r28
   248e8:	df 93       	push	r29
   248ea:	1f 92       	push	r1
   248ec:	1f 92       	push	r1
   248ee:	cd b7       	in	r28, 0x3d	; 61
   248f0:	de b7       	in	r29, 0x3e	; 62
   248f2:	89 83       	std	Y+1, r24	; 0x01
   248f4:	6a 83       	std	Y+2, r22	; 0x02
   248f6:	26 de       	rcall	.-948    	; 0x24544 <nvm_wait_until_ready>
   248f8:	71 de       	rcall	.-798    	; 0x245dc <eeprom_enable_mapping>
   248fa:	89 81       	ldd	r24, Y+1	; 0x01
   248fc:	88 2f       	mov	r24, r24
   248fe:	90 e0       	ldi	r25, 0x00	; 0
   24900:	90 5f       	subi	r25, 0xF0	; 240
   24902:	2a 81       	ldd	r18, Y+2	; 0x02
   24904:	fc 01       	movw	r30, r24
   24906:	20 83       	st	Z, r18
   24908:	7a de       	rcall	.-780    	; 0x245fe <eeprom_disable_mapping>
   2490a:	00 00       	nop
   2490c:	0f 90       	pop	r0
   2490e:	0f 90       	pop	r0
   24910:	df 91       	pop	r29
   24912:	cf 91       	pop	r28
   24914:	08 95       	ret

00024916 <nvm_eeprom_load_page_to_buffer>:
   24916:	cf 93       	push	r28
   24918:	df 93       	push	r29
   2491a:	00 d0       	rcall	.+0      	; 0x2491c <nvm_eeprom_load_page_to_buffer+0x6>
   2491c:	cd b7       	in	r28, 0x3d	; 61
   2491e:	de b7       	in	r29, 0x3e	; 62
   24920:	8a 83       	std	Y+2, r24	; 0x02
   24922:	9b 83       	std	Y+3, r25	; 0x03
   24924:	0f de       	rcall	.-994    	; 0x24544 <nvm_wait_until_ready>
   24926:	19 82       	std	Y+1, r1	; 0x01
   24928:	0f c0       	rjmp	.+30     	; 0x24948 <nvm_eeprom_load_page_to_buffer+0x32>
   2492a:	8a 81       	ldd	r24, Y+2	; 0x02
   2492c:	9b 81       	ldd	r25, Y+3	; 0x03
   2492e:	fc 01       	movw	r30, r24
   24930:	80 81       	ld	r24, Z
   24932:	68 2f       	mov	r22, r24
   24934:	89 81       	ldd	r24, Y+1	; 0x01
   24936:	d7 df       	rcall	.-82     	; 0x248e6 <nvm_eeprom_load_byte_to_buffer>
   24938:	8a 81       	ldd	r24, Y+2	; 0x02
   2493a:	9b 81       	ldd	r25, Y+3	; 0x03
   2493c:	01 96       	adiw	r24, 0x01	; 1
   2493e:	8a 83       	std	Y+2, r24	; 0x02
   24940:	9b 83       	std	Y+3, r25	; 0x03
   24942:	89 81       	ldd	r24, Y+1	; 0x01
   24944:	8f 5f       	subi	r24, 0xFF	; 255
   24946:	89 83       	std	Y+1, r24	; 0x01
   24948:	89 81       	ldd	r24, Y+1	; 0x01
   2494a:	80 32       	cpi	r24, 0x20	; 32
   2494c:	70 f3       	brcs	.-36     	; 0x2492a <nvm_eeprom_load_page_to_buffer+0x14>
   2494e:	00 00       	nop
   24950:	23 96       	adiw	r28, 0x03	; 3
   24952:	cd bf       	out	0x3d, r28	; 61
   24954:	de bf       	out	0x3e, r29	; 62
   24956:	df 91       	pop	r29
   24958:	cf 91       	pop	r28
   2495a:	08 95       	ret

0002495c <nvm_eeprom_atomic_write_page>:
   2495c:	cf 93       	push	r28
   2495e:	df 93       	push	r29
   24960:	00 d0       	rcall	.+0      	; 0x24962 <nvm_eeprom_atomic_write_page+0x6>
   24962:	cd b7       	in	r28, 0x3d	; 61
   24964:	de b7       	in	r29, 0x3e	; 62
   24966:	8b 83       	std	Y+3, r24	; 0x03
   24968:	ed dd       	rcall	.-1062   	; 0x24544 <nvm_wait_until_ready>
   2496a:	8b 81       	ldd	r24, Y+3	; 0x03
   2496c:	88 2f       	mov	r24, r24
   2496e:	90 e0       	ldi	r25, 0x00	; 0
   24970:	88 0f       	add	r24, r24
   24972:	99 1f       	adc	r25, r25
   24974:	82 95       	swap	r24
   24976:	92 95       	swap	r25
   24978:	90 7f       	andi	r25, 0xF0	; 240
   2497a:	98 27       	eor	r25, r24
   2497c:	80 7f       	andi	r24, 0xF0	; 240
   2497e:	98 27       	eor	r25, r24
   24980:	89 83       	std	Y+1, r24	; 0x01
   24982:	9a 83       	std	Y+2, r25	; 0x02
   24984:	80 ec       	ldi	r24, 0xC0	; 192
   24986:	91 e0       	ldi	r25, 0x01	; 1
   24988:	fc 01       	movw	r30, r24
   2498a:	12 82       	std	Z+2, r1	; 0x02
   2498c:	80 ec       	ldi	r24, 0xC0	; 192
   2498e:	91 e0       	ldi	r25, 0x01	; 1
   24990:	29 81       	ldd	r18, Y+1	; 0x01
   24992:	3a 81       	ldd	r19, Y+2	; 0x02
   24994:	23 2f       	mov	r18, r19
   24996:	33 27       	eor	r19, r19
   24998:	fc 01       	movw	r30, r24
   2499a:	21 83       	std	Z+1, r18	; 0x01
   2499c:	80 ec       	ldi	r24, 0xC0	; 192
   2499e:	91 e0       	ldi	r25, 0x01	; 1
   249a0:	29 81       	ldd	r18, Y+1	; 0x01
   249a2:	fc 01       	movw	r30, r24
   249a4:	20 83       	st	Z, r18
   249a6:	85 e3       	ldi	r24, 0x35	; 53
   249a8:	e7 dd       	rcall	.-1074   	; 0x24578 <nvm_issue_command>
   249aa:	00 00       	nop
   249ac:	23 96       	adiw	r28, 0x03	; 3
   249ae:	cd bf       	out	0x3d, r28	; 61
   249b0:	de bf       	out	0x3e, r29	; 62
   249b2:	df 91       	pop	r29
   249b4:	cf 91       	pop	r28
   249b6:	08 95       	ret

000249b8 <nvm_flash_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_flash_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   249b8:	cf 93       	push	r28
   249ba:	df 93       	push	r29
   249bc:	cd b7       	in	r28, 0x3d	; 61
   249be:	de b7       	in	r29, 0x3e	; 62
   249c0:	2c 97       	sbiw	r28, 0x0c	; 12
   249c2:	cd bf       	out	0x3d, r28	; 61
   249c4:	de bf       	out	0x3e, r29	; 62
   249c6:	6d 83       	std	Y+5, r22	; 0x05
   249c8:	7e 83       	std	Y+6, r23	; 0x06
   249ca:	8f 83       	std	Y+7, r24	; 0x07
   249cc:	98 87       	std	Y+8, r25	; 0x08
   249ce:	49 87       	std	Y+9, r20	; 0x09
   249d0:	5a 87       	std	Y+10, r21	; 0x0a
   249d2:	2b 87       	std	Y+11, r18	; 0x0b
   249d4:	3c 87       	std	Y+12, r19	; 0x0c
#if (FLASH_SIZE>0x10000)
	uint32_t opt_address = address;
   249d6:	8d 81       	ldd	r24, Y+5	; 0x05
   249d8:	9e 81       	ldd	r25, Y+6	; 0x06
   249da:	af 81       	ldd	r26, Y+7	; 0x07
   249dc:	b8 85       	ldd	r27, Y+8	; 0x08
   249de:	89 83       	std	Y+1, r24	; 0x01
   249e0:	9a 83       	std	Y+2, r25	; 0x02
   249e2:	ab 83       	std	Y+3, r26	; 0x03
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
   249e4:	bc 83       	std	Y+4, r27	; 0x04
	while ( len ) {
   249e6:	ae dd       	rcall	.-1188   	; 0x24544 <nvm_wait_until_ready>
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
   249e8:	21 c0       	rjmp	.+66     	; 0x24a2c <nvm_flash_read_buffer+0x74>
   249ea:	89 81       	ldd	r24, Y+1	; 0x01
   249ec:	9a 81       	ldd	r25, Y+2	; 0x02
   249ee:	ab 81       	ldd	r26, Y+3	; 0x03
   249f0:	bc 81       	ldd	r27, Y+4	; 0x04
   249f2:	bc 01       	movw	r22, r24
   249f4:	cd 01       	movw	r24, r26
   249f6:	14 de       	rcall	.-984    	; 0x24620 <nvm_flash_read_byte>
   249f8:	28 2f       	mov	r18, r24
   249fa:	89 85       	ldd	r24, Y+9	; 0x09
   249fc:	9a 85       	ldd	r25, Y+10	; 0x0a
   249fe:	fc 01       	movw	r30, r24
		buf=(uint8_t*)buf+1;
   24a00:	20 83       	st	Z, r18
   24a02:	89 85       	ldd	r24, Y+9	; 0x09
   24a04:	9a 85       	ldd	r25, Y+10	; 0x0a
   24a06:	01 96       	adiw	r24, 0x01	; 1
   24a08:	89 87       	std	Y+9, r24	; 0x09
		opt_address++;
   24a0a:	9a 87       	std	Y+10, r25	; 0x0a
   24a0c:	89 81       	ldd	r24, Y+1	; 0x01
   24a0e:	9a 81       	ldd	r25, Y+2	; 0x02
   24a10:	ab 81       	ldd	r26, Y+3	; 0x03
   24a12:	bc 81       	ldd	r27, Y+4	; 0x04
   24a14:	01 96       	adiw	r24, 0x01	; 1
   24a16:	a1 1d       	adc	r26, r1
   24a18:	b1 1d       	adc	r27, r1
   24a1a:	89 83       	std	Y+1, r24	; 0x01
   24a1c:	9a 83       	std	Y+2, r25	; 0x02
   24a1e:	ab 83       	std	Y+3, r26	; 0x03
		len--;
   24a20:	bc 83       	std	Y+4, r27	; 0x04
   24a22:	8b 85       	ldd	r24, Y+11	; 0x0b
   24a24:	9c 85       	ldd	r25, Y+12	; 0x0c
   24a26:	01 97       	sbiw	r24, 0x01	; 1
   24a28:	8b 87       	std	Y+11, r24	; 0x0b
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
   24a2a:	9c 87       	std	Y+12, r25	; 0x0c
   24a2c:	8b 85       	ldd	r24, Y+11	; 0x0b
   24a2e:	9c 85       	ldd	r25, Y+12	; 0x0c
   24a30:	89 2b       	or	r24, r25
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   24a32:	d9 f6       	brne	.-74     	; 0x249ea <nvm_flash_read_buffer+0x32>
   24a34:	00 00       	nop
   24a36:	2c 96       	adiw	r28, 0x0c	; 12
   24a38:	cd bf       	out	0x3d, r28	; 61
   24a3a:	de bf       	out	0x3e, r29	; 62
   24a3c:	df 91       	pop	r29
   24a3e:	cf 91       	pop	r28
   24a40:	08 95       	ret

00024a42 <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   24a42:	cf 93       	push	r28
   24a44:	df 93       	push	r29
   24a46:	cd b7       	in	r28, 0x3d	; 61
   24a48:	de b7       	in	r29, 0x3e	; 62
   24a4a:	2a 97       	sbiw	r28, 0x0a	; 10
   24a4c:	cd bf       	out	0x3d, r28	; 61
   24a4e:	de bf       	out	0x3e, r29	; 62
   24a50:	6b 83       	std	Y+3, r22	; 0x03
   24a52:	7c 83       	std	Y+4, r23	; 0x04
   24a54:	8d 83       	std	Y+5, r24	; 0x05
   24a56:	9e 83       	std	Y+6, r25	; 0x06
   24a58:	4f 83       	std	Y+7, r20	; 0x07
   24a5a:	58 87       	std	Y+8, r21	; 0x08
   24a5c:	29 87       	std	Y+9, r18	; 0x09
   24a5e:	3a 87       	std	Y+10, r19	; 0x0a
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
   24a60:	8b 81       	ldd	r24, Y+3	; 0x03
   24a62:	9c 81       	ldd	r25, Y+4	; 0x04
   24a64:	91 70       	andi	r25, 0x01	; 1
   24a66:	89 83       	std	Y+1, r24	; 0x01
   24a68:	9a 83       	std	Y+2, r25	; 0x02
	while ( len ) {
   24a6a:	17 c0       	rjmp	.+46     	; 0x24a9a <nvm_user_sig_read_buffer+0x58>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
   24a6c:	89 81       	ldd	r24, Y+1	; 0x01
   24a6e:	9a 81       	ldd	r25, Y+2	; 0x02
   24a70:	a3 dd       	rcall	.-1210   	; 0x245b8 <nvm_read_user_signature_row>
   24a72:	28 2f       	mov	r18, r24
   24a74:	8f 81       	ldd	r24, Y+7	; 0x07
   24a76:	98 85       	ldd	r25, Y+8	; 0x08
   24a78:	fc 01       	movw	r30, r24
   24a7a:	20 83       	st	Z, r18
		buf=(uint8_t*)buf+1;
   24a7c:	8f 81       	ldd	r24, Y+7	; 0x07
   24a7e:	98 85       	ldd	r25, Y+8	; 0x08
   24a80:	01 96       	adiw	r24, 0x01	; 1
   24a82:	8f 83       	std	Y+7, r24	; 0x07
   24a84:	98 87       	std	Y+8, r25	; 0x08
		opt_address++;
   24a86:	89 81       	ldd	r24, Y+1	; 0x01
   24a88:	9a 81       	ldd	r25, Y+2	; 0x02
   24a8a:	01 96       	adiw	r24, 0x01	; 1
   24a8c:	89 83       	std	Y+1, r24	; 0x01
   24a8e:	9a 83       	std	Y+2, r25	; 0x02
		len--;
   24a90:	89 85       	ldd	r24, Y+9	; 0x09
   24a92:	9a 85       	ldd	r25, Y+10	; 0x0a
   24a94:	01 97       	sbiw	r24, 0x01	; 1
   24a96:	89 87       	std	Y+9, r24	; 0x09
   24a98:	9a 87       	std	Y+10, r25	; 0x0a
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
   24a9a:	89 85       	ldd	r24, Y+9	; 0x09
   24a9c:	9a 85       	ldd	r25, Y+10	; 0x0a
   24a9e:	89 2b       	or	r24, r25
   24aa0:	29 f7       	brne	.-54     	; 0x24a6c <nvm_user_sig_read_buffer+0x2a>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   24aa2:	00 00       	nop
   24aa4:	2a 96       	adiw	r28, 0x0a	; 10
   24aa6:	cd bf       	out	0x3d, r28	; 61
   24aa8:	de bf       	out	0x3e, r29	; 62
   24aaa:	df 91       	pop	r29
   24aac:	cf 91       	pop	r28
   24aae:	08 95       	ret

00024ab0 <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   24ab0:	0f 93       	push	r16
   24ab2:	1f 93       	push	r17
   24ab4:	cf 93       	push	r28
   24ab6:	df 93       	push	r29
   24ab8:	cd b7       	in	r28, 0x3d	; 61
   24aba:	de b7       	in	r29, 0x3e	; 62
   24abc:	60 97       	sbiw	r28, 0x10	; 16
   24abe:	cd bf       	out	0x3d, r28	; 61
   24ac0:	de bf       	out	0x3e, r29	; 62
   24ac2:	68 87       	std	Y+8, r22	; 0x08
   24ac4:	79 87       	std	Y+9, r23	; 0x09
   24ac6:	8a 87       	std	Y+10, r24	; 0x0a
   24ac8:	9b 87       	std	Y+11, r25	; 0x0b
   24aca:	4c 87       	std	Y+12, r20	; 0x0c
   24acc:	5d 87       	std	Y+13, r21	; 0x0d
   24ace:	2e 87       	std	Y+14, r18	; 0x0e
   24ad0:	3f 87       	std	Y+15, r19	; 0x0f
   24ad2:	08 8b       	std	Y+16, r16	; 0x10
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
   24ad4:	88 85       	ldd	r24, Y+8	; 0x08
   24ad6:	99 85       	ldd	r25, Y+9	; 0x09
   24ad8:	8b 83       	std	Y+3, r24	; 0x03
   24ada:	9c 83       	std	Y+4, r25	; 0x04
	bool b_flag_erase = false;
   24adc:	1d 82       	std	Y+5, r1	; 0x05

	while ( len ) {
   24ade:	83 c0       	rjmp	.+262    	; 0x24be6 <nvm_user_sig_write_buffer+0x136>
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24ae0:	19 82       	std	Y+1, r1	; 0x01
   24ae2:	1a 82       	std	Y+2, r1	; 0x02
   24ae4:	7a c0       	rjmp	.+244    	; 0x24bda <nvm_user_sig_write_buffer+0x12a>
			if (b_blank_check) {
   24ae6:	88 89       	ldd	r24, Y+16	; 0x10
   24ae8:	88 23       	and	r24, r24
   24aea:	d1 f0       	breq	.+52     	; 0x24b20 <nvm_user_sig_write_buffer+0x70>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
   24aec:	8e 01       	movw	r16, r28
   24aee:	0a 5f       	subi	r16, 0xFA	; 250
   24af0:	1f 4f       	sbci	r17, 0xFF	; 255
   24af2:	89 81       	ldd	r24, Y+1	; 0x01
   24af4:	9a 81       	ldd	r25, Y+2	; 0x02
   24af6:	60 dd       	rcall	.-1344   	; 0x245b8 <nvm_read_user_signature_row>
   24af8:	f8 01       	movw	r30, r16
   24afa:	80 83       	st	Z, r24
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
   24afc:	8e 01       	movw	r16, r28
   24afe:	0a 5f       	subi	r16, 0xFA	; 250
   24b00:	1f 4f       	sbci	r17, 0xFF	; 255
   24b02:	0f 5f       	subi	r16, 0xFF	; 255
   24b04:	1f 4f       	sbci	r17, 0xFF	; 255
   24b06:	89 81       	ldd	r24, Y+1	; 0x01
   24b08:	9a 81       	ldd	r25, Y+2	; 0x02
   24b0a:	01 96       	adiw	r24, 0x01	; 1
   24b0c:	55 dd       	rcall	.-1366   	; 0x245b8 <nvm_read_user_signature_row>
   24b0e:	f8 01       	movw	r30, r16
   24b10:	80 83       	st	Z, r24
				if (w_value!=0xFFFF) {
   24b12:	8e 81       	ldd	r24, Y+6	; 0x06
   24b14:	9f 81       	ldd	r25, Y+7	; 0x07
   24b16:	01 96       	adiw	r24, 0x01	; 1
   24b18:	39 f0       	breq	.+14     	; 0x24b28 <nvm_user_sig_write_buffer+0x78>
					b_flag_erase = true; // The page is not empty
   24b1a:	81 e0       	ldi	r24, 0x01	; 1
   24b1c:	8d 83       	std	Y+5, r24	; 0x05
   24b1e:	04 c0       	rjmp	.+8      	; 0x24b28 <nvm_user_sig_write_buffer+0x78>
				}
			}else{
				w_value = 0xFFFF;
   24b20:	8f ef       	ldi	r24, 0xFF	; 255
   24b22:	9f ef       	ldi	r25, 0xFF	; 255
   24b24:	8e 83       	std	Y+6, r24	; 0x06
   24b26:	9f 83       	std	Y+7, r25	; 0x07
			}
			// Update flash buffer
			if (len) {
   24b28:	8e 85       	ldd	r24, Y+14	; 0x0e
   24b2a:	9f 85       	ldd	r25, Y+15	; 0x0f
   24b2c:	89 2b       	or	r24, r25
   24b2e:	f1 f0       	breq	.+60     	; 0x24b6c <nvm_user_sig_write_buffer+0xbc>
				if (opt_address == page_pos) {
   24b30:	2b 81       	ldd	r18, Y+3	; 0x03
   24b32:	3c 81       	ldd	r19, Y+4	; 0x04
   24b34:	89 81       	ldd	r24, Y+1	; 0x01
   24b36:	9a 81       	ldd	r25, Y+2	; 0x02
   24b38:	28 17       	cp	r18, r24
   24b3a:	39 07       	cpc	r19, r25
   24b3c:	b9 f4       	brne	.+46     	; 0x24b6c <nvm_user_sig_write_buffer+0xbc>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   24b3e:	8e 85       	ldd	r24, Y+14	; 0x0e
   24b40:	9f 85       	ldd	r25, Y+15	; 0x0f
   24b42:	01 97       	sbiw	r24, 0x01	; 1
   24b44:	8e 87       	std	Y+14, r24	; 0x0e
   24b46:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   24b48:	8b 81       	ldd	r24, Y+3	; 0x03
   24b4a:	9c 81       	ldd	r25, Y+4	; 0x04
   24b4c:	01 96       	adiw	r24, 0x01	; 1
   24b4e:	8b 83       	std	Y+3, r24	; 0x03
   24b50:	9c 83       	std	Y+4, r25	; 0x04
					LSB(w_value)=*(uint8_t*)buf;
   24b52:	ce 01       	movw	r24, r28
   24b54:	06 96       	adiw	r24, 0x06	; 6
   24b56:	2c 85       	ldd	r18, Y+12	; 0x0c
   24b58:	3d 85       	ldd	r19, Y+13	; 0x0d
   24b5a:	f9 01       	movw	r30, r18
   24b5c:	20 81       	ld	r18, Z
   24b5e:	fc 01       	movw	r30, r24
   24b60:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   24b62:	8c 85       	ldd	r24, Y+12	; 0x0c
   24b64:	9d 85       	ldd	r25, Y+13	; 0x0d
   24b66:	01 96       	adiw	r24, 0x01	; 1
   24b68:	8c 87       	std	Y+12, r24	; 0x0c
   24b6a:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			if (len) {
   24b6c:	8e 85       	ldd	r24, Y+14	; 0x0e
   24b6e:	9f 85       	ldd	r25, Y+15	; 0x0f
   24b70:	89 2b       	or	r24, r25
   24b72:	11 f1       	breq	.+68     	; 0x24bb8 <nvm_user_sig_write_buffer+0x108>
				if (opt_address == (page_pos+1)) {
   24b74:	89 81       	ldd	r24, Y+1	; 0x01
   24b76:	9a 81       	ldd	r25, Y+2	; 0x02
   24b78:	9c 01       	movw	r18, r24
   24b7a:	2f 5f       	subi	r18, 0xFF	; 255
   24b7c:	3f 4f       	sbci	r19, 0xFF	; 255
   24b7e:	8b 81       	ldd	r24, Y+3	; 0x03
   24b80:	9c 81       	ldd	r25, Y+4	; 0x04
   24b82:	28 17       	cp	r18, r24
   24b84:	39 07       	cpc	r19, r25
   24b86:	c1 f4       	brne	.+48     	; 0x24bb8 <nvm_user_sig_write_buffer+0x108>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   24b88:	8e 85       	ldd	r24, Y+14	; 0x0e
   24b8a:	9f 85       	ldd	r25, Y+15	; 0x0f
   24b8c:	01 97       	sbiw	r24, 0x01	; 1
   24b8e:	8e 87       	std	Y+14, r24	; 0x0e
   24b90:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   24b92:	8b 81       	ldd	r24, Y+3	; 0x03
   24b94:	9c 81       	ldd	r25, Y+4	; 0x04
   24b96:	01 96       	adiw	r24, 0x01	; 1
   24b98:	8b 83       	std	Y+3, r24	; 0x03
   24b9a:	9c 83       	std	Y+4, r25	; 0x04
					MSB(w_value)=*(uint8_t*)buf;
   24b9c:	ce 01       	movw	r24, r28
   24b9e:	06 96       	adiw	r24, 0x06	; 6
   24ba0:	01 96       	adiw	r24, 0x01	; 1
   24ba2:	2c 85       	ldd	r18, Y+12	; 0x0c
   24ba4:	3d 85       	ldd	r19, Y+13	; 0x0d
   24ba6:	f9 01       	movw	r30, r18
   24ba8:	20 81       	ld	r18, Z
   24baa:	fc 01       	movw	r30, r24
   24bac:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   24bae:	8c 85       	ldd	r24, Y+12	; 0x0c
   24bb0:	9d 85       	ldd	r25, Y+13	; 0x0d
   24bb2:	01 96       	adiw	r24, 0x01	; 1
   24bb4:	8c 87       	std	Y+12, r24	; 0x0c
   24bb6:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
   24bb8:	2e 81       	ldd	r18, Y+6	; 0x06
   24bba:	3f 81       	ldd	r19, Y+7	; 0x07
   24bbc:	89 81       	ldd	r24, Y+1	; 0x01
   24bbe:	9a 81       	ldd	r25, Y+2	; 0x02
   24bc0:	cc 01       	movw	r24, r24
   24bc2:	a0 e0       	ldi	r26, 0x00	; 0
   24bc4:	b0 e0       	ldi	r27, 0x00	; 0
   24bc6:	a9 01       	movw	r20, r18
   24bc8:	bc 01       	movw	r22, r24
   24bca:	cd 01       	movw	r24, r26
   24bcc:	0f 94 38 38 	call	0x27070	; 0x27070 <nvm_flash_load_word_to_buffer>
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24bd0:	89 81       	ldd	r24, Y+1	; 0x01
   24bd2:	9a 81       	ldd	r25, Y+2	; 0x02
   24bd4:	02 96       	adiw	r24, 0x02	; 2
   24bd6:	89 83       	std	Y+1, r24	; 0x01
   24bd8:	9a 83       	std	Y+2, r25	; 0x02
   24bda:	89 81       	ldd	r24, Y+1	; 0x01
   24bdc:	9a 81       	ldd	r25, Y+2	; 0x02
   24bde:	81 15       	cp	r24, r1
   24be0:	92 40       	sbci	r25, 0x02	; 2
   24be2:	08 f4       	brcc	.+2      	; 0x24be6 <nvm_user_sig_write_buffer+0x136>
   24be4:	80 cf       	rjmp	.-256    	; 0x24ae6 <nvm_user_sig_write_buffer+0x36>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
   24be6:	8e 85       	ldd	r24, Y+14	; 0x0e
   24be8:	9f 85       	ldd	r25, Y+15	; 0x0f
   24bea:	89 2b       	or	r24, r25
   24bec:	09 f0       	breq	.+2      	; 0x24bf0 <nvm_user_sig_write_buffer+0x140>
   24bee:	78 cf       	rjmp	.-272    	; 0x24ae0 <nvm_user_sig_write_buffer+0x30>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
   24bf0:	8d 81       	ldd	r24, Y+5	; 0x05
		nvm_flash_erase_user_section();
   24bf2:	88 23       	and	r24, r24
   24bf4:	09 f0       	breq	.+2      	; 0x24bf8 <nvm_user_sig_write_buffer+0x148>
	}
	nvm_flash_write_user_page();
   24bf6:	91 dd       	rcall	.-1246   	; 0x2471a <nvm_flash_erase_user_section>
   24bf8:	9f dd       	rcall	.-1218   	; 0x24738 <nvm_flash_write_user_page>
}
   24bfa:	00 00       	nop
   24bfc:	60 96       	adiw	r28, 0x10	; 16
   24bfe:	cd bf       	out	0x3d, r28	; 61
   24c00:	de bf       	out	0x3e, r29	; 62
   24c02:	df 91       	pop	r29
   24c04:	cf 91       	pop	r28
   24c06:	1f 91       	pop	r17
   24c08:	0f 91       	pop	r16
   24c0a:	08 95       	ret

00024c0c <nvm_flash_erase_and_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_flash_erase_and_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   24c0c:	0f 93       	push	r16
   24c0e:	cf 93       	push	r28
   24c10:	df 93       	push	r29
   24c12:	cd b7       	in	r28, 0x3d	; 61
   24c14:	de b7       	in	r29, 0x3e	; 62
   24c16:	66 97       	sbiw	r28, 0x16	; 22
   24c18:	cd bf       	out	0x3d, r28	; 61
   24c1a:	de bf       	out	0x3e, r29	; 62
   24c1c:	6e 87       	std	Y+14, r22	; 0x0e
   24c1e:	7f 87       	std	Y+15, r23	; 0x0f
   24c20:	88 8b       	std	Y+16, r24	; 0x10
   24c22:	99 8b       	std	Y+17, r25	; 0x11
   24c24:	4a 8b       	std	Y+18, r20	; 0x12
   24c26:	5b 8b       	std	Y+19, r21	; 0x13
   24c28:	2c 8b       	std	Y+20, r18	; 0x14
   24c2a:	3d 8b       	std	Y+21, r19	; 0x15
   24c2c:	0e 8b       	std	Y+22, r16	; 0x16
	uint16_t w_value;
	uint16_t page_pos;
	bool b_flag_erase;
#if (FLASH_SIZE>0x10000)
	uint32_t page_address;
	uint32_t opt_address = address;
   24c2e:	8e 85       	ldd	r24, Y+14	; 0x0e
   24c30:	9f 85       	ldd	r25, Y+15	; 0x0f
   24c32:	a8 89       	ldd	r26, Y+16	; 0x10
   24c34:	b9 89       	ldd	r27, Y+17	; 0x11
   24c36:	88 87       	std	Y+8, r24	; 0x08
   24c38:	99 87       	std	Y+9, r25	; 0x09
   24c3a:	aa 87       	std	Y+10, r26	; 0x0a
   24c3c:	bb 87       	std	Y+11, r27	; 0x0b
	uint16_t page_address;
	uint16_t opt_address = (uint16_t)address;
#endif

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);
   24c3e:	88 85       	ldd	r24, Y+8	; 0x08
   24c40:	99 85       	ldd	r25, Y+9	; 0x09
   24c42:	aa 85       	ldd	r26, Y+10	; 0x0a
   24c44:	bb 85       	ldd	r27, Y+11	; 0x0b
   24c46:	88 27       	eor	r24, r24
   24c48:	9e 7f       	andi	r25, 0xFE	; 254
   24c4a:	8c 83       	std	Y+4, r24	; 0x04
   24c4c:	9d 83       	std	Y+5, r25	; 0x05
   24c4e:	ae 83       	std	Y+6, r26	; 0x06
   24c50:	bf 83       	std	Y+7, r27	; 0x07

	// For each page
	while ( len ) {
   24c52:	b8 c0       	rjmp	.+368    	; 0x24dc4 <nvm_flash_erase_and_write_buffer+0x1b8>
		b_flag_erase = false;

		nvm_wait_until_ready();
   24c54:	1b 82       	std	Y+3, r1	; 0x03
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24c56:	76 dc       	rcall	.-1812   	; 0x24544 <nvm_wait_until_ready>
   24c58:	19 82       	std	Y+1, r1	; 0x01
   24c5a:	1a 82       	std	Y+2, r1	; 0x02
			if (b_blank_check) {
   24c5c:	95 c0       	rjmp	.+298    	; 0x24d88 <nvm_flash_erase_and_write_buffer+0x17c>
   24c5e:	8e 89       	ldd	r24, Y+22	; 0x16
   24c60:	88 23       	and	r24, r24
				// Read flash to know if the erase command is mandatory
				w_value = nvm_flash_read_word(page_address);
   24c62:	81 f0       	breq	.+32     	; 0x24c84 <nvm_flash_erase_and_write_buffer+0x78>
   24c64:	8c 81       	ldd	r24, Y+4	; 0x04
   24c66:	9d 81       	ldd	r25, Y+5	; 0x05
   24c68:	ae 81       	ldd	r26, Y+6	; 0x06
   24c6a:	bf 81       	ldd	r27, Y+7	; 0x07
   24c6c:	bc 01       	movw	r22, r24
   24c6e:	cd 01       	movw	r24, r26
   24c70:	f9 dc       	rcall	.-1550   	; 0x24664 <nvm_flash_read_word>
   24c72:	8c 87       	std	Y+12, r24	; 0x0c
				if (w_value!=0xFFFF) {
   24c74:	9d 87       	std	Y+13, r25	; 0x0d
   24c76:	8c 85       	ldd	r24, Y+12	; 0x0c
   24c78:	9d 85       	ldd	r25, Y+13	; 0x0d
   24c7a:	01 96       	adiw	r24, 0x01	; 1
					b_flag_erase = true; // The page is not empty
   24c7c:	39 f0       	breq	.+14     	; 0x24c8c <nvm_flash_erase_and_write_buffer+0x80>
   24c7e:	81 e0       	ldi	r24, 0x01	; 1
   24c80:	8b 83       	std	Y+3, r24	; 0x03
				}
			}else{
				w_value = 0xFFFF;
   24c82:	04 c0       	rjmp	.+8      	; 0x24c8c <nvm_flash_erase_and_write_buffer+0x80>
   24c84:	8f ef       	ldi	r24, 0xFF	; 255
   24c86:	9f ef       	ldi	r25, 0xFF	; 255
   24c88:	8c 87       	std	Y+12, r24	; 0x0c
			}

			// Update flash buffer
			if (len) {
   24c8a:	9d 87       	std	Y+13, r25	; 0x0d
   24c8c:	8c 89       	ldd	r24, Y+20	; 0x14
   24c8e:	9d 89       	ldd	r25, Y+21	; 0x15
   24c90:	89 2b       	or	r24, r25
				if (opt_address == page_address) {
   24c92:	51 f1       	breq	.+84     	; 0x24ce8 <nvm_flash_erase_and_write_buffer+0xdc>
   24c94:	28 85       	ldd	r18, Y+8	; 0x08
   24c96:	39 85       	ldd	r19, Y+9	; 0x09
   24c98:	4a 85       	ldd	r20, Y+10	; 0x0a
   24c9a:	5b 85       	ldd	r21, Y+11	; 0x0b
   24c9c:	8c 81       	ldd	r24, Y+4	; 0x04
   24c9e:	9d 81       	ldd	r25, Y+5	; 0x05
   24ca0:	ae 81       	ldd	r26, Y+6	; 0x06
   24ca2:	bf 81       	ldd	r27, Y+7	; 0x07
   24ca4:	28 17       	cp	r18, r24
   24ca6:	39 07       	cpc	r19, r25
   24ca8:	4a 07       	cpc	r20, r26
   24caa:	5b 07       	cpc	r21, r27
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   24cac:	e9 f4       	brne	.+58     	; 0x24ce8 <nvm_flash_erase_and_write_buffer+0xdc>
   24cae:	8c 89       	ldd	r24, Y+20	; 0x14
   24cb0:	9d 89       	ldd	r25, Y+21	; 0x15
   24cb2:	01 97       	sbiw	r24, 0x01	; 1
   24cb4:	8c 8b       	std	Y+20, r24	; 0x14
					opt_address++;
   24cb6:	9d 8b       	std	Y+21, r25	; 0x15
   24cb8:	88 85       	ldd	r24, Y+8	; 0x08
   24cba:	99 85       	ldd	r25, Y+9	; 0x09
   24cbc:	aa 85       	ldd	r26, Y+10	; 0x0a
   24cbe:	bb 85       	ldd	r27, Y+11	; 0x0b
   24cc0:	01 96       	adiw	r24, 0x01	; 1
   24cc2:	a1 1d       	adc	r26, r1
   24cc4:	b1 1d       	adc	r27, r1
   24cc6:	88 87       	std	Y+8, r24	; 0x08
   24cc8:	99 87       	std	Y+9, r25	; 0x09
   24cca:	aa 87       	std	Y+10, r26	; 0x0a
					LSB(w_value)=*(uint8_t*)buf;
   24ccc:	bb 87       	std	Y+11, r27	; 0x0b
   24cce:	ce 01       	movw	r24, r28
   24cd0:	0c 96       	adiw	r24, 0x0c	; 12
   24cd2:	2a 89       	ldd	r18, Y+18	; 0x12
   24cd4:	3b 89       	ldd	r19, Y+19	; 0x13
   24cd6:	f9 01       	movw	r30, r18
   24cd8:	20 81       	ld	r18, Z
   24cda:	fc 01       	movw	r30, r24
					buf=(uint8_t*)buf+1;
   24cdc:	20 83       	st	Z, r18
   24cde:	8a 89       	ldd	r24, Y+18	; 0x12
   24ce0:	9b 89       	ldd	r25, Y+19	; 0x13
   24ce2:	01 96       	adiw	r24, 0x01	; 1
   24ce4:	8a 8b       	std	Y+18, r24	; 0x12
				}
			}
			if (len) {
   24ce6:	9b 8b       	std	Y+19, r25	; 0x13
   24ce8:	8c 89       	ldd	r24, Y+20	; 0x14
   24cea:	9d 89       	ldd	r25, Y+21	; 0x15
   24cec:	89 2b       	or	r24, r25
				if (opt_address == (page_address+1)) {
   24cee:	89 f1       	breq	.+98     	; 0x24d52 <nvm_flash_erase_and_write_buffer+0x146>
   24cf0:	8c 81       	ldd	r24, Y+4	; 0x04
   24cf2:	9d 81       	ldd	r25, Y+5	; 0x05
   24cf4:	ae 81       	ldd	r26, Y+6	; 0x06
   24cf6:	bf 81       	ldd	r27, Y+7	; 0x07
   24cf8:	9c 01       	movw	r18, r24
   24cfa:	ad 01       	movw	r20, r26
   24cfc:	2f 5f       	subi	r18, 0xFF	; 255
   24cfe:	3f 4f       	sbci	r19, 0xFF	; 255
   24d00:	4f 4f       	sbci	r20, 0xFF	; 255
   24d02:	5f 4f       	sbci	r21, 0xFF	; 255
   24d04:	88 85       	ldd	r24, Y+8	; 0x08
   24d06:	99 85       	ldd	r25, Y+9	; 0x09
   24d08:	aa 85       	ldd	r26, Y+10	; 0x0a
   24d0a:	bb 85       	ldd	r27, Y+11	; 0x0b
   24d0c:	28 17       	cp	r18, r24
   24d0e:	39 07       	cpc	r19, r25
   24d10:	4a 07       	cpc	r20, r26
   24d12:	5b 07       	cpc	r21, r27
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   24d14:	f1 f4       	brne	.+60     	; 0x24d52 <nvm_flash_erase_and_write_buffer+0x146>
   24d16:	8c 89       	ldd	r24, Y+20	; 0x14
   24d18:	9d 89       	ldd	r25, Y+21	; 0x15
   24d1a:	01 97       	sbiw	r24, 0x01	; 1
   24d1c:	8c 8b       	std	Y+20, r24	; 0x14
					opt_address++;
   24d1e:	9d 8b       	std	Y+21, r25	; 0x15
   24d20:	88 85       	ldd	r24, Y+8	; 0x08
   24d22:	99 85       	ldd	r25, Y+9	; 0x09
   24d24:	aa 85       	ldd	r26, Y+10	; 0x0a
   24d26:	bb 85       	ldd	r27, Y+11	; 0x0b
   24d28:	01 96       	adiw	r24, 0x01	; 1
   24d2a:	a1 1d       	adc	r26, r1
   24d2c:	b1 1d       	adc	r27, r1
   24d2e:	88 87       	std	Y+8, r24	; 0x08
   24d30:	99 87       	std	Y+9, r25	; 0x09
   24d32:	aa 87       	std	Y+10, r26	; 0x0a
					MSB(w_value)=*(uint8_t*)buf;
   24d34:	bb 87       	std	Y+11, r27	; 0x0b
   24d36:	ce 01       	movw	r24, r28
   24d38:	0c 96       	adiw	r24, 0x0c	; 12
   24d3a:	01 96       	adiw	r24, 0x01	; 1
   24d3c:	2a 89       	ldd	r18, Y+18	; 0x12
   24d3e:	3b 89       	ldd	r19, Y+19	; 0x13
   24d40:	f9 01       	movw	r30, r18
   24d42:	20 81       	ld	r18, Z
   24d44:	fc 01       	movw	r30, r24
					buf=(uint8_t*)buf+1;
   24d46:	20 83       	st	Z, r18
   24d48:	8a 89       	ldd	r24, Y+18	; 0x12
   24d4a:	9b 89       	ldd	r25, Y+19	; 0x13
   24d4c:	01 96       	adiw	r24, 0x01	; 1
   24d4e:	8a 8b       	std	Y+18, r24	; 0x12
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_address,w_value);
   24d50:	9b 8b       	std	Y+19, r25	; 0x13
   24d52:	2c 85       	ldd	r18, Y+12	; 0x0c
   24d54:	3d 85       	ldd	r19, Y+13	; 0x0d
   24d56:	8c 81       	ldd	r24, Y+4	; 0x04
   24d58:	9d 81       	ldd	r25, Y+5	; 0x05
   24d5a:	ae 81       	ldd	r26, Y+6	; 0x06
   24d5c:	bf 81       	ldd	r27, Y+7	; 0x07
   24d5e:	a9 01       	movw	r20, r18
   24d60:	bc 01       	movw	r22, r24
   24d62:	cd 01       	movw	r24, r26
   24d64:	0f 94 38 38 	call	0x27070	; 0x27070 <nvm_flash_load_word_to_buffer>
			page_address+=2;
   24d68:	8c 81       	ldd	r24, Y+4	; 0x04
   24d6a:	9d 81       	ldd	r25, Y+5	; 0x05
   24d6c:	ae 81       	ldd	r26, Y+6	; 0x06
   24d6e:	bf 81       	ldd	r27, Y+7	; 0x07
   24d70:	02 96       	adiw	r24, 0x02	; 2
   24d72:	a1 1d       	adc	r26, r1
   24d74:	b1 1d       	adc	r27, r1
   24d76:	8c 83       	std	Y+4, r24	; 0x04
   24d78:	9d 83       	std	Y+5, r25	; 0x05
   24d7a:	ae 83       	std	Y+6, r26	; 0x06
	// For each page
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24d7c:	bf 83       	std	Y+7, r27	; 0x07
   24d7e:	89 81       	ldd	r24, Y+1	; 0x01
   24d80:	9a 81       	ldd	r25, Y+2	; 0x02
   24d82:	02 96       	adiw	r24, 0x02	; 2
   24d84:	89 83       	std	Y+1, r24	; 0x01
   24d86:	9a 83       	std	Y+2, r25	; 0x02
   24d88:	89 81       	ldd	r24, Y+1	; 0x01
   24d8a:	9a 81       	ldd	r25, Y+2	; 0x02
   24d8c:	81 15       	cp	r24, r1
   24d8e:	92 40       	sbci	r25, 0x02	; 2
   24d90:	08 f4       	brcc	.+2      	; 0x24d94 <nvm_flash_erase_and_write_buffer+0x188>
			nvm_flash_load_word_to_buffer(page_address,w_value);
			page_address+=2;
		}

		// Write flash buffer
		if (b_flag_erase) {
   24d92:	65 cf       	rjmp	.-310    	; 0x24c5e <nvm_flash_erase_and_write_buffer+0x52>
   24d94:	8b 81       	ldd	r24, Y+3	; 0x03
   24d96:	88 23       	and	r24, r24
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
   24d98:	59 f0       	breq	.+22     	; 0x24db0 <nvm_flash_erase_and_write_buffer+0x1a4>
   24d9a:	8c 81       	ldd	r24, Y+4	; 0x04
   24d9c:	9d 81       	ldd	r25, Y+5	; 0x05
   24d9e:	ae 81       	ldd	r26, Y+6	; 0x06
   24da0:	bf 81       	ldd	r27, Y+7	; 0x07
   24da2:	92 50       	subi	r25, 0x02	; 2
   24da4:	a1 09       	sbc	r26, r1
   24da6:	b1 09       	sbc	r27, r1
   24da8:	bc 01       	movw	r22, r24
   24daa:	cd 01       	movw	r24, r26
   24dac:	9b dc       	rcall	.-1738   	; 0x246e4 <nvm_flash_atomic_write_app_page>
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
   24dae:	0a c0       	rjmp	.+20     	; 0x24dc4 <nvm_flash_erase_and_write_buffer+0x1b8>
   24db0:	8c 81       	ldd	r24, Y+4	; 0x04
   24db2:	9d 81       	ldd	r25, Y+5	; 0x05
   24db4:	ae 81       	ldd	r26, Y+6	; 0x06
   24db6:	bf 81       	ldd	r27, Y+7	; 0x07
   24db8:	92 50       	subi	r25, 0x02	; 2
   24dba:	a1 09       	sbc	r26, r1
   24dbc:	b1 09       	sbc	r27, r1
   24dbe:	bc 01       	movw	r22, r24
   24dc0:	cd 01       	movw	r24, r26

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);

	// For each page
	while ( len ) {
   24dc2:	75 dc       	rcall	.-1814   	; 0x246ae <nvm_flash_split_write_app_page>
   24dc4:	8c 89       	ldd	r24, Y+20	; 0x14
   24dc6:	9d 89       	ldd	r25, Y+21	; 0x15
   24dc8:	89 2b       	or	r24, r25
   24dca:	09 f0       	breq	.+2      	; 0x24dce <nvm_flash_erase_and_write_buffer+0x1c2>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
		}
	}
}
   24dcc:	43 cf       	rjmp	.-378    	; 0x24c54 <nvm_flash_erase_and_write_buffer+0x48>
   24dce:	00 00       	nop
   24dd0:	66 96       	adiw	r28, 0x16	; 22
   24dd2:	cd bf       	out	0x3d, r28	; 61
   24dd4:	de bf       	out	0x3e, r29	; 62
   24dd6:	df 91       	pop	r29
   24dd8:	cf 91       	pop	r28
   24dda:	0f 91       	pop	r16
   24ddc:	08 95       	ret

00024dde <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
   24dde:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
   24de2:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
   24de4:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
   24de6:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
   24dea:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
   24dec:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
   24df0:	08 95       	ret

00024df2 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
   24df2:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
   24df4:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
   24df6:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
   24df8:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
   24dfa:	60 83       	st	Z, r22
	ret                             // Return to caller
   24dfc:	08 95       	ret

00024dfe <__subsf3>:
   24dfe:	50 58       	subi	r21, 0x80	; 128

00024e00 <__addsf3>:
   24e00:	bb 27       	eor	r27, r27
   24e02:	aa 27       	eor	r26, r26
   24e04:	0e d0       	rcall	.+28     	; 0x24e22 <__addsf3x>
   24e06:	28 c2       	rjmp	.+1104   	; 0x25258 <__fp_round>
   24e08:	f1 d1       	rcall	.+994    	; 0x251ec <__fp_pscA>
   24e0a:	30 f0       	brcs	.+12     	; 0x24e18 <__addsf3+0x18>
   24e0c:	f6 d1       	rcall	.+1004   	; 0x251fa <__fp_pscB>
   24e0e:	20 f0       	brcs	.+8      	; 0x24e18 <__addsf3+0x18>
   24e10:	31 f4       	brne	.+12     	; 0x24e1e <__addsf3+0x1e>
   24e12:	9f 3f       	cpi	r25, 0xFF	; 255
   24e14:	11 f4       	brne	.+4      	; 0x24e1a <__addsf3+0x1a>
   24e16:	1e f4       	brtc	.+6      	; 0x24e1e <__addsf3+0x1e>
   24e18:	d6 c1       	rjmp	.+940    	; 0x251c6 <__fp_nan>
   24e1a:	0e f4       	brtc	.+2      	; 0x24e1e <__addsf3+0x1e>
   24e1c:	e0 95       	com	r30
   24e1e:	e7 fb       	bst	r30, 7
   24e20:	cc c1       	rjmp	.+920    	; 0x251ba <__fp_inf>

00024e22 <__addsf3x>:
   24e22:	e9 2f       	mov	r30, r25
   24e24:	3b d2       	rcall	.+1142   	; 0x2529c <__fp_split3>
   24e26:	80 f3       	brcs	.-32     	; 0x24e08 <__addsf3+0x8>
   24e28:	ba 17       	cp	r27, r26
   24e2a:	62 07       	cpc	r22, r18
   24e2c:	73 07       	cpc	r23, r19
   24e2e:	84 07       	cpc	r24, r20
   24e30:	95 07       	cpc	r25, r21
   24e32:	18 f0       	brcs	.+6      	; 0x24e3a <__addsf3x+0x18>
   24e34:	71 f4       	brne	.+28     	; 0x24e52 <__addsf3x+0x30>
   24e36:	9e f5       	brtc	.+102    	; 0x24e9e <__addsf3x+0x7c>
   24e38:	53 c2       	rjmp	.+1190   	; 0x252e0 <__fp_zero>
   24e3a:	0e f4       	brtc	.+2      	; 0x24e3e <__addsf3x+0x1c>
   24e3c:	e0 95       	com	r30
   24e3e:	0b 2e       	mov	r0, r27
   24e40:	ba 2f       	mov	r27, r26
   24e42:	a0 2d       	mov	r26, r0
   24e44:	0b 01       	movw	r0, r22
   24e46:	b9 01       	movw	r22, r18
   24e48:	90 01       	movw	r18, r0
   24e4a:	0c 01       	movw	r0, r24
   24e4c:	ca 01       	movw	r24, r20
   24e4e:	a0 01       	movw	r20, r0
   24e50:	11 24       	eor	r1, r1
   24e52:	ff 27       	eor	r31, r31
   24e54:	59 1b       	sub	r21, r25
   24e56:	99 f0       	breq	.+38     	; 0x24e7e <__addsf3x+0x5c>
   24e58:	59 3f       	cpi	r21, 0xF9	; 249
   24e5a:	50 f4       	brcc	.+20     	; 0x24e70 <__addsf3x+0x4e>
   24e5c:	50 3e       	cpi	r21, 0xE0	; 224
   24e5e:	68 f1       	brcs	.+90     	; 0x24eba <__addsf3x+0x98>
   24e60:	1a 16       	cp	r1, r26
   24e62:	f0 40       	sbci	r31, 0x00	; 0
   24e64:	a2 2f       	mov	r26, r18
   24e66:	23 2f       	mov	r18, r19
   24e68:	34 2f       	mov	r19, r20
   24e6a:	44 27       	eor	r20, r20
   24e6c:	58 5f       	subi	r21, 0xF8	; 248
   24e6e:	f3 cf       	rjmp	.-26     	; 0x24e56 <__addsf3x+0x34>
   24e70:	46 95       	lsr	r20
   24e72:	37 95       	ror	r19
   24e74:	27 95       	ror	r18
   24e76:	a7 95       	ror	r26
   24e78:	f0 40       	sbci	r31, 0x00	; 0
   24e7a:	53 95       	inc	r21
   24e7c:	c9 f7       	brne	.-14     	; 0x24e70 <__addsf3x+0x4e>
   24e7e:	7e f4       	brtc	.+30     	; 0x24e9e <__addsf3x+0x7c>
   24e80:	1f 16       	cp	r1, r31
   24e82:	ba 0b       	sbc	r27, r26
   24e84:	62 0b       	sbc	r22, r18
   24e86:	73 0b       	sbc	r23, r19
   24e88:	84 0b       	sbc	r24, r20
   24e8a:	ba f0       	brmi	.+46     	; 0x24eba <__addsf3x+0x98>
   24e8c:	91 50       	subi	r25, 0x01	; 1
   24e8e:	a1 f0       	breq	.+40     	; 0x24eb8 <__addsf3x+0x96>
   24e90:	ff 0f       	add	r31, r31
   24e92:	bb 1f       	adc	r27, r27
   24e94:	66 1f       	adc	r22, r22
   24e96:	77 1f       	adc	r23, r23
   24e98:	88 1f       	adc	r24, r24
   24e9a:	c2 f7       	brpl	.-16     	; 0x24e8c <__addsf3x+0x6a>
   24e9c:	0e c0       	rjmp	.+28     	; 0x24eba <__addsf3x+0x98>
   24e9e:	ba 0f       	add	r27, r26
   24ea0:	62 1f       	adc	r22, r18
   24ea2:	73 1f       	adc	r23, r19
   24ea4:	84 1f       	adc	r24, r20
   24ea6:	48 f4       	brcc	.+18     	; 0x24eba <__addsf3x+0x98>
   24ea8:	87 95       	ror	r24
   24eaa:	77 95       	ror	r23
   24eac:	67 95       	ror	r22
   24eae:	b7 95       	ror	r27
   24eb0:	f7 95       	ror	r31
   24eb2:	9e 3f       	cpi	r25, 0xFE	; 254
   24eb4:	08 f0       	brcs	.+2      	; 0x24eb8 <__addsf3x+0x96>
   24eb6:	b3 cf       	rjmp	.-154    	; 0x24e1e <__addsf3+0x1e>
   24eb8:	93 95       	inc	r25
   24eba:	88 0f       	add	r24, r24
   24ebc:	08 f0       	brcs	.+2      	; 0x24ec0 <__addsf3x+0x9e>
   24ebe:	99 27       	eor	r25, r25
   24ec0:	ee 0f       	add	r30, r30
   24ec2:	97 95       	ror	r25
   24ec4:	87 95       	ror	r24
   24ec6:	08 95       	ret

00024ec8 <__cmpsf2>:
   24ec8:	54 d1       	rcall	.+680    	; 0x25172 <__fp_cmp>
   24eca:	08 f4       	brcc	.+2      	; 0x24ece <__cmpsf2+0x6>
   24ecc:	81 e0       	ldi	r24, 0x01	; 1
   24ece:	08 95       	ret

00024ed0 <cos>:
   24ed0:	9c d1       	rcall	.+824    	; 0x2520a <__fp_rempio2>
   24ed2:	e3 95       	inc	r30
   24ed4:	d2 c1       	rjmp	.+932    	; 0x2527a <__fp_sinus>

00024ed6 <__divsf3>:
   24ed6:	0c d0       	rcall	.+24     	; 0x24ef0 <__divsf3x>
   24ed8:	bf c1       	rjmp	.+894    	; 0x25258 <__fp_round>
   24eda:	8f d1       	rcall	.+798    	; 0x251fa <__fp_pscB>
   24edc:	40 f0       	brcs	.+16     	; 0x24eee <__divsf3+0x18>
   24ede:	86 d1       	rcall	.+780    	; 0x251ec <__fp_pscA>
   24ee0:	30 f0       	brcs	.+12     	; 0x24eee <__divsf3+0x18>
   24ee2:	21 f4       	brne	.+8      	; 0x24eec <__divsf3+0x16>
   24ee4:	5f 3f       	cpi	r21, 0xFF	; 255
   24ee6:	19 f0       	breq	.+6      	; 0x24eee <__divsf3+0x18>
   24ee8:	68 c1       	rjmp	.+720    	; 0x251ba <__fp_inf>
   24eea:	51 11       	cpse	r21, r1
   24eec:	fa c1       	rjmp	.+1012   	; 0x252e2 <__fp_szero>
   24eee:	6b c1       	rjmp	.+726    	; 0x251c6 <__fp_nan>

00024ef0 <__divsf3x>:
   24ef0:	d5 d1       	rcall	.+938    	; 0x2529c <__fp_split3>
   24ef2:	98 f3       	brcs	.-26     	; 0x24eda <__divsf3+0x4>

00024ef4 <__divsf3_pse>:
   24ef4:	99 23       	and	r25, r25
   24ef6:	c9 f3       	breq	.-14     	; 0x24eea <__divsf3+0x14>
   24ef8:	55 23       	and	r21, r21
   24efa:	b1 f3       	breq	.-20     	; 0x24ee8 <__divsf3+0x12>
   24efc:	95 1b       	sub	r25, r21
   24efe:	55 0b       	sbc	r21, r21
   24f00:	bb 27       	eor	r27, r27
   24f02:	aa 27       	eor	r26, r26
   24f04:	62 17       	cp	r22, r18
   24f06:	73 07       	cpc	r23, r19
   24f08:	84 07       	cpc	r24, r20
   24f0a:	38 f0       	brcs	.+14     	; 0x24f1a <__divsf3_pse+0x26>
   24f0c:	9f 5f       	subi	r25, 0xFF	; 255
   24f0e:	5f 4f       	sbci	r21, 0xFF	; 255
   24f10:	22 0f       	add	r18, r18
   24f12:	33 1f       	adc	r19, r19
   24f14:	44 1f       	adc	r20, r20
   24f16:	aa 1f       	adc	r26, r26
   24f18:	a9 f3       	breq	.-22     	; 0x24f04 <__divsf3_pse+0x10>
   24f1a:	33 d0       	rcall	.+102    	; 0x24f82 <__divsf3_pse+0x8e>
   24f1c:	0e 2e       	mov	r0, r30
   24f1e:	3a f0       	brmi	.+14     	; 0x24f2e <__divsf3_pse+0x3a>
   24f20:	e0 e8       	ldi	r30, 0x80	; 128
   24f22:	30 d0       	rcall	.+96     	; 0x24f84 <__divsf3_pse+0x90>
   24f24:	91 50       	subi	r25, 0x01	; 1
   24f26:	50 40       	sbci	r21, 0x00	; 0
   24f28:	e6 95       	lsr	r30
   24f2a:	00 1c       	adc	r0, r0
   24f2c:	ca f7       	brpl	.-14     	; 0x24f20 <__divsf3_pse+0x2c>
   24f2e:	29 d0       	rcall	.+82     	; 0x24f82 <__divsf3_pse+0x8e>
   24f30:	fe 2f       	mov	r31, r30
   24f32:	27 d0       	rcall	.+78     	; 0x24f82 <__divsf3_pse+0x8e>
   24f34:	66 0f       	add	r22, r22
   24f36:	77 1f       	adc	r23, r23
   24f38:	88 1f       	adc	r24, r24
   24f3a:	bb 1f       	adc	r27, r27
   24f3c:	26 17       	cp	r18, r22
   24f3e:	37 07       	cpc	r19, r23
   24f40:	48 07       	cpc	r20, r24
   24f42:	ab 07       	cpc	r26, r27
   24f44:	b0 e8       	ldi	r27, 0x80	; 128
   24f46:	09 f0       	breq	.+2      	; 0x24f4a <__divsf3_pse+0x56>
   24f48:	bb 0b       	sbc	r27, r27
   24f4a:	80 2d       	mov	r24, r0
   24f4c:	bf 01       	movw	r22, r30
   24f4e:	ff 27       	eor	r31, r31
   24f50:	93 58       	subi	r25, 0x83	; 131
   24f52:	5f 4f       	sbci	r21, 0xFF	; 255
   24f54:	2a f0       	brmi	.+10     	; 0x24f60 <__divsf3_pse+0x6c>
   24f56:	9e 3f       	cpi	r25, 0xFE	; 254
   24f58:	51 05       	cpc	r21, r1
   24f5a:	68 f0       	brcs	.+26     	; 0x24f76 <__divsf3_pse+0x82>
   24f5c:	2e c1       	rjmp	.+604    	; 0x251ba <__fp_inf>
   24f5e:	c1 c1       	rjmp	.+898    	; 0x252e2 <__fp_szero>
   24f60:	5f 3f       	cpi	r21, 0xFF	; 255
   24f62:	ec f3       	brlt	.-6      	; 0x24f5e <__divsf3_pse+0x6a>
   24f64:	98 3e       	cpi	r25, 0xE8	; 232
   24f66:	dc f3       	brlt	.-10     	; 0x24f5e <__divsf3_pse+0x6a>
   24f68:	86 95       	lsr	r24
   24f6a:	77 95       	ror	r23
   24f6c:	67 95       	ror	r22
   24f6e:	b7 95       	ror	r27
   24f70:	f7 95       	ror	r31
   24f72:	9f 5f       	subi	r25, 0xFF	; 255
   24f74:	c9 f7       	brne	.-14     	; 0x24f68 <__divsf3_pse+0x74>
   24f76:	88 0f       	add	r24, r24
   24f78:	91 1d       	adc	r25, r1
   24f7a:	96 95       	lsr	r25
   24f7c:	87 95       	ror	r24
   24f7e:	97 f9       	bld	r25, 7
   24f80:	08 95       	ret
   24f82:	e1 e0       	ldi	r30, 0x01	; 1
   24f84:	66 0f       	add	r22, r22
   24f86:	77 1f       	adc	r23, r23
   24f88:	88 1f       	adc	r24, r24
   24f8a:	bb 1f       	adc	r27, r27
   24f8c:	62 17       	cp	r22, r18
   24f8e:	73 07       	cpc	r23, r19
   24f90:	84 07       	cpc	r24, r20
   24f92:	ba 07       	cpc	r27, r26
   24f94:	20 f0       	brcs	.+8      	; 0x24f9e <__divsf3_pse+0xaa>
   24f96:	62 1b       	sub	r22, r18
   24f98:	73 0b       	sbc	r23, r19
   24f9a:	84 0b       	sbc	r24, r20
   24f9c:	ba 0b       	sbc	r27, r26
   24f9e:	ee 1f       	adc	r30, r30
   24fa0:	88 f7       	brcc	.-30     	; 0x24f84 <__divsf3_pse+0x90>
   24fa2:	e0 95       	com	r30
   24fa4:	08 95       	ret

00024fa6 <__fixsfdi>:
   24fa6:	be e3       	ldi	r27, 0x3E	; 62
   24fa8:	04 d0       	rcall	.+8      	; 0x24fb2 <__fixunssfdi+0x2>
   24faa:	08 f4       	brcc	.+2      	; 0x24fae <__fixsfdi+0x8>
   24fac:	90 e8       	ldi	r25, 0x80	; 128
   24fae:	08 95       	ret

00024fb0 <__fixunssfdi>:
   24fb0:	bf e3       	ldi	r27, 0x3F	; 63
   24fb2:	22 27       	eor	r18, r18
   24fb4:	33 27       	eor	r19, r19
   24fb6:	a9 01       	movw	r20, r18
   24fb8:	79 d1       	rcall	.+754    	; 0x252ac <__fp_splitA>
   24fba:	58 f1       	brcs	.+86     	; 0x25012 <__fixunssfdi+0x62>
   24fbc:	9f 57       	subi	r25, 0x7F	; 127
   24fbe:	40 f1       	brcs	.+80     	; 0x25010 <__fixunssfdi+0x60>
   24fc0:	b9 17       	cp	r27, r25
   24fc2:	38 f1       	brcs	.+78     	; 0x25012 <__fixunssfdi+0x62>
   24fc4:	bf e3       	ldi	r27, 0x3F	; 63
   24fc6:	b9 1b       	sub	r27, r25
   24fc8:	99 27       	eor	r25, r25
   24fca:	b8 50       	subi	r27, 0x08	; 8
   24fcc:	3a f4       	brpl	.+14     	; 0x24fdc <__fixunssfdi+0x2c>
   24fce:	66 0f       	add	r22, r22
   24fd0:	77 1f       	adc	r23, r23
   24fd2:	88 1f       	adc	r24, r24
   24fd4:	99 1f       	adc	r25, r25
   24fd6:	b3 95       	inc	r27
   24fd8:	d2 f3       	brmi	.-12     	; 0x24fce <__fixunssfdi+0x1e>
   24fda:	16 c0       	rjmp	.+44     	; 0x25008 <__fixunssfdi+0x58>
   24fdc:	b8 50       	subi	r27, 0x08	; 8
   24fde:	4a f0       	brmi	.+18     	; 0x24ff2 <__fixunssfdi+0x42>
   24fe0:	23 2f       	mov	r18, r19
   24fe2:	34 2f       	mov	r19, r20
   24fe4:	45 2f       	mov	r20, r21
   24fe6:	56 2f       	mov	r21, r22
   24fe8:	67 2f       	mov	r22, r23
   24fea:	78 2f       	mov	r23, r24
   24fec:	88 27       	eor	r24, r24
   24fee:	b8 50       	subi	r27, 0x08	; 8
   24ff0:	ba f7       	brpl	.-18     	; 0x24fe0 <__fixunssfdi+0x30>
   24ff2:	b8 5f       	subi	r27, 0xF8	; 248
   24ff4:	49 f0       	breq	.+18     	; 0x25008 <__fixunssfdi+0x58>
   24ff6:	86 95       	lsr	r24
   24ff8:	77 95       	ror	r23
   24ffa:	67 95       	ror	r22
   24ffc:	57 95       	ror	r21
   24ffe:	47 95       	ror	r20
   25000:	37 95       	ror	r19
   25002:	27 95       	ror	r18
   25004:	ba 95       	dec	r27
   25006:	b9 f7       	brne	.-18     	; 0x24ff6 <__fixunssfdi+0x46>
   25008:	0e f4       	brtc	.+2      	; 0x2500c <__fixunssfdi+0x5c>
   2500a:	e0 d0       	rcall	.+448    	; 0x251cc <__fp_negdi>
   2500c:	88 94       	clc
   2500e:	08 95       	ret
   25010:	88 94       	clc
   25012:	60 e0       	ldi	r22, 0x00	; 0
   25014:	70 e0       	ldi	r23, 0x00	; 0
   25016:	cb 01       	movw	r24, r22
   25018:	08 95       	ret

0002501a <__fixsfsi>:
   2501a:	04 d0       	rcall	.+8      	; 0x25024 <__fixunssfsi>
   2501c:	68 94       	set
   2501e:	b1 11       	cpse	r27, r1
   25020:	60 c1       	rjmp	.+704    	; 0x252e2 <__fp_szero>
   25022:	08 95       	ret

00025024 <__fixunssfsi>:
   25024:	43 d1       	rcall	.+646    	; 0x252ac <__fp_splitA>
   25026:	88 f0       	brcs	.+34     	; 0x2504a <__fixunssfsi+0x26>
   25028:	9f 57       	subi	r25, 0x7F	; 127
   2502a:	90 f0       	brcs	.+36     	; 0x25050 <__fixunssfsi+0x2c>
   2502c:	b9 2f       	mov	r27, r25
   2502e:	99 27       	eor	r25, r25
   25030:	b7 51       	subi	r27, 0x17	; 23
   25032:	a0 f0       	brcs	.+40     	; 0x2505c <__fixunssfsi+0x38>
   25034:	d1 f0       	breq	.+52     	; 0x2506a <__fixunssfsi+0x46>
   25036:	66 0f       	add	r22, r22
   25038:	77 1f       	adc	r23, r23
   2503a:	88 1f       	adc	r24, r24
   2503c:	99 1f       	adc	r25, r25
   2503e:	1a f0       	brmi	.+6      	; 0x25046 <__fixunssfsi+0x22>
   25040:	ba 95       	dec	r27
   25042:	c9 f7       	brne	.-14     	; 0x25036 <__fixunssfsi+0x12>
   25044:	12 c0       	rjmp	.+36     	; 0x2506a <__fixunssfsi+0x46>
   25046:	b1 30       	cpi	r27, 0x01	; 1
   25048:	81 f0       	breq	.+32     	; 0x2506a <__fixunssfsi+0x46>
   2504a:	4a d1       	rcall	.+660    	; 0x252e0 <__fp_zero>
   2504c:	b1 e0       	ldi	r27, 0x01	; 1
   2504e:	08 95       	ret
   25050:	47 c1       	rjmp	.+654    	; 0x252e0 <__fp_zero>
   25052:	67 2f       	mov	r22, r23
   25054:	78 2f       	mov	r23, r24
   25056:	88 27       	eor	r24, r24
   25058:	b8 5f       	subi	r27, 0xF8	; 248
   2505a:	39 f0       	breq	.+14     	; 0x2506a <__fixunssfsi+0x46>
   2505c:	b9 3f       	cpi	r27, 0xF9	; 249
   2505e:	cc f3       	brlt	.-14     	; 0x25052 <__fixunssfsi+0x2e>
   25060:	86 95       	lsr	r24
   25062:	77 95       	ror	r23
   25064:	67 95       	ror	r22
   25066:	b3 95       	inc	r27
   25068:	d9 f7       	brne	.-10     	; 0x25060 <__fixunssfsi+0x3c>
   2506a:	3e f4       	brtc	.+14     	; 0x2507a <__fixunssfsi+0x56>
   2506c:	90 95       	com	r25
   2506e:	80 95       	com	r24
   25070:	70 95       	com	r23
   25072:	61 95       	neg	r22
   25074:	7f 4f       	sbci	r23, 0xFF	; 255
   25076:	8f 4f       	sbci	r24, 0xFF	; 255
   25078:	9f 4f       	sbci	r25, 0xFF	; 255
   2507a:	08 95       	ret

0002507c <__floatunsisf>:
   2507c:	e8 94       	clt
   2507e:	09 c0       	rjmp	.+18     	; 0x25092 <__floatsisf+0x12>

00025080 <__floatsisf>:
   25080:	97 fb       	bst	r25, 7
   25082:	3e f4       	brtc	.+14     	; 0x25092 <__floatsisf+0x12>
   25084:	90 95       	com	r25
   25086:	80 95       	com	r24
   25088:	70 95       	com	r23
   2508a:	61 95       	neg	r22
   2508c:	7f 4f       	sbci	r23, 0xFF	; 255
   2508e:	8f 4f       	sbci	r24, 0xFF	; 255
   25090:	9f 4f       	sbci	r25, 0xFF	; 255
   25092:	99 23       	and	r25, r25
   25094:	a9 f0       	breq	.+42     	; 0x250c0 <__floatsisf+0x40>
   25096:	f9 2f       	mov	r31, r25
   25098:	96 e9       	ldi	r25, 0x96	; 150
   2509a:	bb 27       	eor	r27, r27
   2509c:	93 95       	inc	r25
   2509e:	f6 95       	lsr	r31
   250a0:	87 95       	ror	r24
   250a2:	77 95       	ror	r23
   250a4:	67 95       	ror	r22
   250a6:	b7 95       	ror	r27
   250a8:	f1 11       	cpse	r31, r1
   250aa:	f8 cf       	rjmp	.-16     	; 0x2509c <__floatsisf+0x1c>
   250ac:	fa f4       	brpl	.+62     	; 0x250ec <__floatsisf+0x6c>
   250ae:	bb 0f       	add	r27, r27
   250b0:	11 f4       	brne	.+4      	; 0x250b6 <__floatsisf+0x36>
   250b2:	60 ff       	sbrs	r22, 0
   250b4:	1b c0       	rjmp	.+54     	; 0x250ec <__floatsisf+0x6c>
   250b6:	6f 5f       	subi	r22, 0xFF	; 255
   250b8:	7f 4f       	sbci	r23, 0xFF	; 255
   250ba:	8f 4f       	sbci	r24, 0xFF	; 255
   250bc:	9f 4f       	sbci	r25, 0xFF	; 255
   250be:	16 c0       	rjmp	.+44     	; 0x250ec <__floatsisf+0x6c>
   250c0:	88 23       	and	r24, r24
   250c2:	11 f0       	breq	.+4      	; 0x250c8 <__floatsisf+0x48>
   250c4:	96 e9       	ldi	r25, 0x96	; 150
   250c6:	11 c0       	rjmp	.+34     	; 0x250ea <__floatsisf+0x6a>
   250c8:	77 23       	and	r23, r23
   250ca:	21 f0       	breq	.+8      	; 0x250d4 <__floatsisf+0x54>
   250cc:	9e e8       	ldi	r25, 0x8E	; 142
   250ce:	87 2f       	mov	r24, r23
   250d0:	76 2f       	mov	r23, r22
   250d2:	05 c0       	rjmp	.+10     	; 0x250de <__floatsisf+0x5e>
   250d4:	66 23       	and	r22, r22
   250d6:	71 f0       	breq	.+28     	; 0x250f4 <__floatsisf+0x74>
   250d8:	96 e8       	ldi	r25, 0x86	; 134
   250da:	86 2f       	mov	r24, r22
   250dc:	70 e0       	ldi	r23, 0x00	; 0
   250de:	60 e0       	ldi	r22, 0x00	; 0
   250e0:	2a f0       	brmi	.+10     	; 0x250ec <__floatsisf+0x6c>
   250e2:	9a 95       	dec	r25
   250e4:	66 0f       	add	r22, r22
   250e6:	77 1f       	adc	r23, r23
   250e8:	88 1f       	adc	r24, r24
   250ea:	da f7       	brpl	.-10     	; 0x250e2 <__floatsisf+0x62>
   250ec:	88 0f       	add	r24, r24
   250ee:	96 95       	lsr	r25
   250f0:	87 95       	ror	r24
   250f2:	97 f9       	bld	r25, 7
   250f4:	08 95       	ret

000250f6 <__floatundisf>:
   250f6:	e8 94       	clt

000250f8 <__fp_di2sf>:
   250f8:	f9 2f       	mov	r31, r25
   250fa:	96 eb       	ldi	r25, 0xB6	; 182
   250fc:	ff 23       	and	r31, r31
   250fe:	81 f0       	breq	.+32     	; 0x25120 <__fp_di2sf+0x28>
   25100:	12 16       	cp	r1, r18
   25102:	13 06       	cpc	r1, r19
   25104:	14 06       	cpc	r1, r20
   25106:	44 0b       	sbc	r20, r20
   25108:	93 95       	inc	r25
   2510a:	f6 95       	lsr	r31
   2510c:	87 95       	ror	r24
   2510e:	77 95       	ror	r23
   25110:	67 95       	ror	r22
   25112:	57 95       	ror	r21
   25114:	40 40       	sbci	r20, 0x00	; 0
   25116:	ff 23       	and	r31, r31
   25118:	b9 f7       	brne	.-18     	; 0x25108 <__fp_di2sf+0x10>
   2511a:	1b c0       	rjmp	.+54     	; 0x25152 <__fp_di2sf+0x5a>
   2511c:	99 27       	eor	r25, r25
   2511e:	08 95       	ret
   25120:	88 23       	and	r24, r24
   25122:	51 f4       	brne	.+20     	; 0x25138 <__fp_di2sf+0x40>
   25124:	98 50       	subi	r25, 0x08	; 8
   25126:	d2 f7       	brpl	.-12     	; 0x2511c <__fp_di2sf+0x24>
   25128:	87 2b       	or	r24, r23
   2512a:	76 2f       	mov	r23, r22
   2512c:	65 2f       	mov	r22, r21
   2512e:	54 2f       	mov	r21, r20
   25130:	43 2f       	mov	r20, r19
   25132:	32 2f       	mov	r19, r18
   25134:	20 e0       	ldi	r18, 0x00	; 0
   25136:	b1 f3       	breq	.-20     	; 0x25124 <__fp_di2sf+0x2c>
   25138:	12 16       	cp	r1, r18
   2513a:	13 06       	cpc	r1, r19
   2513c:	14 06       	cpc	r1, r20
   2513e:	44 0b       	sbc	r20, r20
   25140:	88 23       	and	r24, r24
   25142:	3a f0       	brmi	.+14     	; 0x25152 <__fp_di2sf+0x5a>
   25144:	9a 95       	dec	r25
   25146:	44 0f       	add	r20, r20
   25148:	55 1f       	adc	r21, r21
   2514a:	66 1f       	adc	r22, r22
   2514c:	77 1f       	adc	r23, r23
   2514e:	88 1f       	adc	r24, r24
   25150:	ca f7       	brpl	.-14     	; 0x25144 <__fp_di2sf+0x4c>
   25152:	55 23       	and	r21, r21
   25154:	4a f4       	brpl	.+18     	; 0x25168 <__fp_di2sf+0x70>
   25156:	44 0f       	add	r20, r20
   25158:	55 1f       	adc	r21, r21
   2515a:	11 f4       	brne	.+4      	; 0x25160 <__fp_di2sf+0x68>
   2515c:	60 ff       	sbrs	r22, 0
   2515e:	04 c0       	rjmp	.+8      	; 0x25168 <__fp_di2sf+0x70>
   25160:	6f 5f       	subi	r22, 0xFF	; 255
   25162:	7f 4f       	sbci	r23, 0xFF	; 255
   25164:	8f 4f       	sbci	r24, 0xFF	; 255
   25166:	9f 4f       	sbci	r25, 0xFF	; 255
   25168:	88 0f       	add	r24, r24
   2516a:	96 95       	lsr	r25
   2516c:	87 95       	ror	r24
   2516e:	97 f9       	bld	r25, 7
   25170:	08 95       	ret

00025172 <__fp_cmp>:
   25172:	99 0f       	add	r25, r25
   25174:	00 08       	sbc	r0, r0
   25176:	55 0f       	add	r21, r21
   25178:	aa 0b       	sbc	r26, r26
   2517a:	e0 e8       	ldi	r30, 0x80	; 128
   2517c:	fe ef       	ldi	r31, 0xFE	; 254
   2517e:	16 16       	cp	r1, r22
   25180:	17 06       	cpc	r1, r23
   25182:	e8 07       	cpc	r30, r24
   25184:	f9 07       	cpc	r31, r25
   25186:	c0 f0       	brcs	.+48     	; 0x251b8 <__fp_cmp+0x46>
   25188:	12 16       	cp	r1, r18
   2518a:	13 06       	cpc	r1, r19
   2518c:	e4 07       	cpc	r30, r20
   2518e:	f5 07       	cpc	r31, r21
   25190:	98 f0       	brcs	.+38     	; 0x251b8 <__fp_cmp+0x46>
   25192:	62 1b       	sub	r22, r18
   25194:	73 0b       	sbc	r23, r19
   25196:	84 0b       	sbc	r24, r20
   25198:	95 0b       	sbc	r25, r21
   2519a:	39 f4       	brne	.+14     	; 0x251aa <__fp_cmp+0x38>
   2519c:	0a 26       	eor	r0, r26
   2519e:	61 f0       	breq	.+24     	; 0x251b8 <__fp_cmp+0x46>
   251a0:	23 2b       	or	r18, r19
   251a2:	24 2b       	or	r18, r20
   251a4:	25 2b       	or	r18, r21
   251a6:	21 f4       	brne	.+8      	; 0x251b0 <__fp_cmp+0x3e>
   251a8:	08 95       	ret
   251aa:	0a 26       	eor	r0, r26
   251ac:	09 f4       	brne	.+2      	; 0x251b0 <__fp_cmp+0x3e>
   251ae:	a1 40       	sbci	r26, 0x01	; 1
   251b0:	a6 95       	lsr	r26
   251b2:	8f ef       	ldi	r24, 0xFF	; 255
   251b4:	81 1d       	adc	r24, r1
   251b6:	81 1d       	adc	r24, r1
   251b8:	08 95       	ret

000251ba <__fp_inf>:
   251ba:	97 f9       	bld	r25, 7
   251bc:	9f 67       	ori	r25, 0x7F	; 127
   251be:	80 e8       	ldi	r24, 0x80	; 128
   251c0:	70 e0       	ldi	r23, 0x00	; 0
   251c2:	60 e0       	ldi	r22, 0x00	; 0
   251c4:	08 95       	ret

000251c6 <__fp_nan>:
   251c6:	9f ef       	ldi	r25, 0xFF	; 255
   251c8:	80 ec       	ldi	r24, 0xC0	; 192
   251ca:	08 95       	ret

000251cc <__fp_negdi>:
   251cc:	90 95       	com	r25
   251ce:	80 95       	com	r24
   251d0:	70 95       	com	r23
   251d2:	60 95       	com	r22
   251d4:	50 95       	com	r21
   251d6:	40 95       	com	r20
   251d8:	30 95       	com	r19
   251da:	21 95       	neg	r18
   251dc:	3f 4f       	sbci	r19, 0xFF	; 255
   251de:	4f 4f       	sbci	r20, 0xFF	; 255
   251e0:	5f 4f       	sbci	r21, 0xFF	; 255
   251e2:	6f 4f       	sbci	r22, 0xFF	; 255
   251e4:	7f 4f       	sbci	r23, 0xFF	; 255
   251e6:	8f 4f       	sbci	r24, 0xFF	; 255
   251e8:	9f 4f       	sbci	r25, 0xFF	; 255
   251ea:	08 95       	ret

000251ec <__fp_pscA>:
   251ec:	00 24       	eor	r0, r0
   251ee:	0a 94       	dec	r0
   251f0:	16 16       	cp	r1, r22
   251f2:	17 06       	cpc	r1, r23
   251f4:	18 06       	cpc	r1, r24
   251f6:	09 06       	cpc	r0, r25
   251f8:	08 95       	ret

000251fa <__fp_pscB>:
   251fa:	00 24       	eor	r0, r0
   251fc:	0a 94       	dec	r0
   251fe:	12 16       	cp	r1, r18
   25200:	13 06       	cpc	r1, r19
   25202:	14 06       	cpc	r1, r20
   25204:	05 06       	cpc	r0, r21
   25206:	08 95       	ret
   25208:	de cf       	rjmp	.-68     	; 0x251c6 <__fp_nan>

0002520a <__fp_rempio2>:
   2520a:	50 d0       	rcall	.+160    	; 0x252ac <__fp_splitA>
   2520c:	e8 f3       	brcs	.-6      	; 0x25208 <__fp_pscB+0xe>
   2520e:	e8 94       	clt
   25210:	e0 e0       	ldi	r30, 0x00	; 0
   25212:	bb 27       	eor	r27, r27
   25214:	9f 57       	subi	r25, 0x7F	; 127
   25216:	f0 f0       	brcs	.+60     	; 0x25254 <__fp_rempio2+0x4a>
   25218:	2a ed       	ldi	r18, 0xDA	; 218
   2521a:	3f e0       	ldi	r19, 0x0F	; 15
   2521c:	49 ec       	ldi	r20, 0xC9	; 201
   2521e:	06 c0       	rjmp	.+12     	; 0x2522c <__fp_rempio2+0x22>
   25220:	ee 0f       	add	r30, r30
   25222:	bb 0f       	add	r27, r27
   25224:	66 1f       	adc	r22, r22
   25226:	77 1f       	adc	r23, r23
   25228:	88 1f       	adc	r24, r24
   2522a:	28 f0       	brcs	.+10     	; 0x25236 <__fp_rempio2+0x2c>
   2522c:	b2 3a       	cpi	r27, 0xA2	; 162
   2522e:	62 07       	cpc	r22, r18
   25230:	73 07       	cpc	r23, r19
   25232:	84 07       	cpc	r24, r20
   25234:	28 f0       	brcs	.+10     	; 0x25240 <__fp_rempio2+0x36>
   25236:	b2 5a       	subi	r27, 0xA2	; 162
   25238:	62 0b       	sbc	r22, r18
   2523a:	73 0b       	sbc	r23, r19
   2523c:	84 0b       	sbc	r24, r20
   2523e:	e3 95       	inc	r30
   25240:	9a 95       	dec	r25
   25242:	72 f7       	brpl	.-36     	; 0x25220 <__fp_rempio2+0x16>
   25244:	80 38       	cpi	r24, 0x80	; 128
   25246:	30 f4       	brcc	.+12     	; 0x25254 <__fp_rempio2+0x4a>
   25248:	9a 95       	dec	r25
   2524a:	bb 0f       	add	r27, r27
   2524c:	66 1f       	adc	r22, r22
   2524e:	77 1f       	adc	r23, r23
   25250:	88 1f       	adc	r24, r24
   25252:	d2 f7       	brpl	.-12     	; 0x25248 <__fp_rempio2+0x3e>
   25254:	90 48       	sbci	r25, 0x80	; 128
   25256:	be c1       	rjmp	.+892    	; 0x255d4 <__fp_mpack_finite>

00025258 <__fp_round>:
   25258:	09 2e       	mov	r0, r25
   2525a:	03 94       	inc	r0
   2525c:	00 0c       	add	r0, r0
   2525e:	11 f4       	brne	.+4      	; 0x25264 <__fp_round+0xc>
   25260:	88 23       	and	r24, r24
   25262:	52 f0       	brmi	.+20     	; 0x25278 <__fp_round+0x20>
   25264:	bb 0f       	add	r27, r27
   25266:	40 f4       	brcc	.+16     	; 0x25278 <__fp_round+0x20>
   25268:	bf 2b       	or	r27, r31
   2526a:	11 f4       	brne	.+4      	; 0x25270 <__fp_round+0x18>
   2526c:	60 ff       	sbrs	r22, 0
   2526e:	04 c0       	rjmp	.+8      	; 0x25278 <__fp_round+0x20>
   25270:	6f 5f       	subi	r22, 0xFF	; 255
   25272:	7f 4f       	sbci	r23, 0xFF	; 255
   25274:	8f 4f       	sbci	r24, 0xFF	; 255
   25276:	9f 4f       	sbci	r25, 0xFF	; 255
   25278:	08 95       	ret

0002527a <__fp_sinus>:
   2527a:	ef 93       	push	r30
   2527c:	e0 ff       	sbrs	r30, 0
   2527e:	06 c0       	rjmp	.+12     	; 0x2528c <__fp_sinus+0x12>
   25280:	a2 ea       	ldi	r26, 0xA2	; 162
   25282:	2a ed       	ldi	r18, 0xDA	; 218
   25284:	3f e0       	ldi	r19, 0x0F	; 15
   25286:	49 ec       	ldi	r20, 0xC9	; 201
   25288:	5f eb       	ldi	r21, 0xBF	; 191
   2528a:	cb dd       	rcall	.-1130   	; 0x24e22 <__addsf3x>
   2528c:	e5 df       	rcall	.-54     	; 0x25258 <__fp_round>
   2528e:	0f 90       	pop	r0
   25290:	03 94       	inc	r0
   25292:	01 fc       	sbrc	r0, 1
   25294:	90 58       	subi	r25, 0x80	; 128
   25296:	ee e3       	ldi	r30, 0x3E	; 62
   25298:	f2 e0       	ldi	r31, 0x02	; 2
   2529a:	d4 c1       	rjmp	.+936    	; 0x25644 <__fp_powsodd>

0002529c <__fp_split3>:
   2529c:	57 fd       	sbrc	r21, 7
   2529e:	90 58       	subi	r25, 0x80	; 128
   252a0:	44 0f       	add	r20, r20
   252a2:	55 1f       	adc	r21, r21
   252a4:	59 f0       	breq	.+22     	; 0x252bc <__fp_splitA+0x10>
   252a6:	5f 3f       	cpi	r21, 0xFF	; 255
   252a8:	71 f0       	breq	.+28     	; 0x252c6 <__fp_splitA+0x1a>
   252aa:	47 95       	ror	r20

000252ac <__fp_splitA>:
   252ac:	88 0f       	add	r24, r24
   252ae:	97 fb       	bst	r25, 7
   252b0:	99 1f       	adc	r25, r25
   252b2:	61 f0       	breq	.+24     	; 0x252cc <__fp_splitA+0x20>
   252b4:	9f 3f       	cpi	r25, 0xFF	; 255
   252b6:	79 f0       	breq	.+30     	; 0x252d6 <__fp_splitA+0x2a>
   252b8:	87 95       	ror	r24
   252ba:	08 95       	ret
   252bc:	12 16       	cp	r1, r18
   252be:	13 06       	cpc	r1, r19
   252c0:	14 06       	cpc	r1, r20
   252c2:	55 1f       	adc	r21, r21
   252c4:	f2 cf       	rjmp	.-28     	; 0x252aa <__fp_split3+0xe>
   252c6:	46 95       	lsr	r20
   252c8:	f1 df       	rcall	.-30     	; 0x252ac <__fp_splitA>
   252ca:	08 c0       	rjmp	.+16     	; 0x252dc <__fp_splitA+0x30>
   252cc:	16 16       	cp	r1, r22
   252ce:	17 06       	cpc	r1, r23
   252d0:	18 06       	cpc	r1, r24
   252d2:	99 1f       	adc	r25, r25
   252d4:	f1 cf       	rjmp	.-30     	; 0x252b8 <__fp_splitA+0xc>
   252d6:	86 95       	lsr	r24
   252d8:	71 05       	cpc	r23, r1
   252da:	61 05       	cpc	r22, r1
   252dc:	08 94       	sec
   252de:	08 95       	ret

000252e0 <__fp_zero>:
   252e0:	e8 94       	clt

000252e2 <__fp_szero>:
   252e2:	bb 27       	eor	r27, r27
   252e4:	66 27       	eor	r22, r22
   252e6:	77 27       	eor	r23, r23
   252e8:	cb 01       	movw	r24, r22
   252ea:	97 f9       	bld	r25, 7
   252ec:	08 95       	ret

000252ee <__gesf2>:
   252ee:	41 df       	rcall	.-382    	; 0x25172 <__fp_cmp>
   252f0:	08 f4       	brcc	.+2      	; 0x252f4 <__gesf2+0x6>
   252f2:	8f ef       	ldi	r24, 0xFF	; 255
   252f4:	08 95       	ret
   252f6:	0e f0       	brts	.+2      	; 0x252fa <__gesf2+0xc>
   252f8:	6b c1       	rjmp	.+726    	; 0x255d0 <__fp_mpack>
   252fa:	65 cf       	rjmp	.-310    	; 0x251c6 <__fp_nan>
   252fc:	68 94       	set
   252fe:	5d cf       	rjmp	.-326    	; 0x251ba <__fp_inf>

00025300 <log>:
   25300:	d5 df       	rcall	.-86     	; 0x252ac <__fp_splitA>
   25302:	c8 f3       	brcs	.-14     	; 0x252f6 <__gesf2+0x8>
   25304:	99 23       	and	r25, r25
   25306:	d1 f3       	breq	.-12     	; 0x252fc <__gesf2+0xe>
   25308:	c6 f3       	brts	.-16     	; 0x252fa <__gesf2+0xc>
   2530a:	df 93       	push	r29
   2530c:	cf 93       	push	r28
   2530e:	1f 93       	push	r17
   25310:	0f 93       	push	r16
   25312:	ff 92       	push	r15
   25314:	c9 2f       	mov	r28, r25
   25316:	dd 27       	eor	r29, r29
   25318:	88 23       	and	r24, r24
   2531a:	2a f0       	brmi	.+10     	; 0x25326 <log+0x26>
   2531c:	21 97       	sbiw	r28, 0x01	; 1
   2531e:	66 0f       	add	r22, r22
   25320:	77 1f       	adc	r23, r23
   25322:	88 1f       	adc	r24, r24
   25324:	da f7       	brpl	.-10     	; 0x2531c <log+0x1c>
   25326:	20 e0       	ldi	r18, 0x00	; 0
   25328:	30 e0       	ldi	r19, 0x00	; 0
   2532a:	40 e8       	ldi	r20, 0x80	; 128
   2532c:	5f eb       	ldi	r21, 0xBF	; 191
   2532e:	9f e3       	ldi	r25, 0x3F	; 63
   25330:	88 39       	cpi	r24, 0x98	; 152
   25332:	20 f0       	brcs	.+8      	; 0x2533c <log+0x3c>
   25334:	80 3e       	cpi	r24, 0xE0	; 224
   25336:	30 f0       	brcs	.+12     	; 0x25344 <log+0x44>
   25338:	21 96       	adiw	r28, 0x01	; 1
   2533a:	8f 77       	andi	r24, 0x7F	; 127
   2533c:	61 dd       	rcall	.-1342   	; 0x24e00 <__addsf3>
   2533e:	ec e5       	ldi	r30, 0x5C	; 92
   25340:	f2 e0       	ldi	r31, 0x02	; 2
   25342:	03 c0       	rjmp	.+6      	; 0x2534a <log+0x4a>
   25344:	5d dd       	rcall	.-1350   	; 0x24e00 <__addsf3>
   25346:	e9 e8       	ldi	r30, 0x89	; 137
   25348:	f2 e0       	ldi	r31, 0x02	; 2
   2534a:	57 d1       	rcall	.+686    	; 0x255fa <__fp_powser>
   2534c:	8b 01       	movw	r16, r22
   2534e:	be 01       	movw	r22, r28
   25350:	ec 01       	movw	r28, r24
   25352:	fb 2e       	mov	r15, r27
   25354:	6f 57       	subi	r22, 0x7F	; 127
   25356:	71 09       	sbc	r23, r1
   25358:	75 95       	asr	r23
   2535a:	77 1f       	adc	r23, r23
   2535c:	88 0b       	sbc	r24, r24
   2535e:	99 0b       	sbc	r25, r25
   25360:	8f de       	rcall	.-738    	; 0x25080 <__floatsisf>
   25362:	28 e1       	ldi	r18, 0x18	; 24
   25364:	32 e7       	ldi	r19, 0x72	; 114
   25366:	41 e3       	ldi	r20, 0x31	; 49
   25368:	5f e3       	ldi	r21, 0x3F	; 63
   2536a:	16 d0       	rcall	.+44     	; 0x25398 <__mulsf3x>
   2536c:	af 2d       	mov	r26, r15
   2536e:	98 01       	movw	r18, r16
   25370:	ae 01       	movw	r20, r28
   25372:	ff 90       	pop	r15
   25374:	0f 91       	pop	r16
   25376:	1f 91       	pop	r17
   25378:	cf 91       	pop	r28
   2537a:	df 91       	pop	r29
   2537c:	52 dd       	rcall	.-1372   	; 0x24e22 <__addsf3x>
   2537e:	6c cf       	rjmp	.-296    	; 0x25258 <__fp_round>

00025380 <__mulsf3>:
   25380:	0b d0       	rcall	.+22     	; 0x25398 <__mulsf3x>
   25382:	6a cf       	rjmp	.-300    	; 0x25258 <__fp_round>
   25384:	33 df       	rcall	.-410    	; 0x251ec <__fp_pscA>
   25386:	28 f0       	brcs	.+10     	; 0x25392 <__mulsf3+0x12>
   25388:	38 df       	rcall	.-400    	; 0x251fa <__fp_pscB>
   2538a:	18 f0       	brcs	.+6      	; 0x25392 <__mulsf3+0x12>
   2538c:	95 23       	and	r25, r21
   2538e:	09 f0       	breq	.+2      	; 0x25392 <__mulsf3+0x12>
   25390:	14 cf       	rjmp	.-472    	; 0x251ba <__fp_inf>
   25392:	19 cf       	rjmp	.-462    	; 0x251c6 <__fp_nan>
   25394:	11 24       	eor	r1, r1
   25396:	a5 cf       	rjmp	.-182    	; 0x252e2 <__fp_szero>

00025398 <__mulsf3x>:
   25398:	81 df       	rcall	.-254    	; 0x2529c <__fp_split3>
   2539a:	a0 f3       	brcs	.-24     	; 0x25384 <__mulsf3+0x4>

0002539c <__mulsf3_pse>:
   2539c:	95 9f       	mul	r25, r21
   2539e:	d1 f3       	breq	.-12     	; 0x25394 <__mulsf3+0x14>
   253a0:	95 0f       	add	r25, r21
   253a2:	50 e0       	ldi	r21, 0x00	; 0
   253a4:	55 1f       	adc	r21, r21
   253a6:	62 9f       	mul	r22, r18
   253a8:	f0 01       	movw	r30, r0
   253aa:	72 9f       	mul	r23, r18
   253ac:	bb 27       	eor	r27, r27
   253ae:	f0 0d       	add	r31, r0
   253b0:	b1 1d       	adc	r27, r1
   253b2:	63 9f       	mul	r22, r19
   253b4:	aa 27       	eor	r26, r26
   253b6:	f0 0d       	add	r31, r0
   253b8:	b1 1d       	adc	r27, r1
   253ba:	aa 1f       	adc	r26, r26
   253bc:	64 9f       	mul	r22, r20
   253be:	66 27       	eor	r22, r22
   253c0:	b0 0d       	add	r27, r0
   253c2:	a1 1d       	adc	r26, r1
   253c4:	66 1f       	adc	r22, r22
   253c6:	82 9f       	mul	r24, r18
   253c8:	22 27       	eor	r18, r18
   253ca:	b0 0d       	add	r27, r0
   253cc:	a1 1d       	adc	r26, r1
   253ce:	62 1f       	adc	r22, r18
   253d0:	73 9f       	mul	r23, r19
   253d2:	b0 0d       	add	r27, r0
   253d4:	a1 1d       	adc	r26, r1
   253d6:	62 1f       	adc	r22, r18
   253d8:	83 9f       	mul	r24, r19
   253da:	a0 0d       	add	r26, r0
   253dc:	61 1d       	adc	r22, r1
   253de:	22 1f       	adc	r18, r18
   253e0:	74 9f       	mul	r23, r20
   253e2:	33 27       	eor	r19, r19
   253e4:	a0 0d       	add	r26, r0
   253e6:	61 1d       	adc	r22, r1
   253e8:	23 1f       	adc	r18, r19
   253ea:	84 9f       	mul	r24, r20
   253ec:	60 0d       	add	r22, r0
   253ee:	21 1d       	adc	r18, r1
   253f0:	82 2f       	mov	r24, r18
   253f2:	76 2f       	mov	r23, r22
   253f4:	6a 2f       	mov	r22, r26
   253f6:	11 24       	eor	r1, r1
   253f8:	9f 57       	subi	r25, 0x7F	; 127
   253fa:	50 40       	sbci	r21, 0x00	; 0
   253fc:	8a f0       	brmi	.+34     	; 0x25420 <__mulsf3_pse+0x84>
   253fe:	e1 f0       	breq	.+56     	; 0x25438 <__mulsf3_pse+0x9c>
   25400:	88 23       	and	r24, r24
   25402:	4a f0       	brmi	.+18     	; 0x25416 <__mulsf3_pse+0x7a>
   25404:	ee 0f       	add	r30, r30
   25406:	ff 1f       	adc	r31, r31
   25408:	bb 1f       	adc	r27, r27
   2540a:	66 1f       	adc	r22, r22
   2540c:	77 1f       	adc	r23, r23
   2540e:	88 1f       	adc	r24, r24
   25410:	91 50       	subi	r25, 0x01	; 1
   25412:	50 40       	sbci	r21, 0x00	; 0
   25414:	a9 f7       	brne	.-22     	; 0x25400 <__mulsf3_pse+0x64>
   25416:	9e 3f       	cpi	r25, 0xFE	; 254
   25418:	51 05       	cpc	r21, r1
   2541a:	70 f0       	brcs	.+28     	; 0x25438 <__mulsf3_pse+0x9c>
   2541c:	ce ce       	rjmp	.-612    	; 0x251ba <__fp_inf>
   2541e:	61 cf       	rjmp	.-318    	; 0x252e2 <__fp_szero>
   25420:	5f 3f       	cpi	r21, 0xFF	; 255
   25422:	ec f3       	brlt	.-6      	; 0x2541e <__mulsf3_pse+0x82>
   25424:	98 3e       	cpi	r25, 0xE8	; 232
   25426:	dc f3       	brlt	.-10     	; 0x2541e <__mulsf3_pse+0x82>
   25428:	86 95       	lsr	r24
   2542a:	77 95       	ror	r23
   2542c:	67 95       	ror	r22
   2542e:	b7 95       	ror	r27
   25430:	f7 95       	ror	r31
   25432:	e7 95       	ror	r30
   25434:	9f 5f       	subi	r25, 0xFF	; 255
   25436:	c1 f7       	brne	.-16     	; 0x25428 <__mulsf3_pse+0x8c>
   25438:	fe 2b       	or	r31, r30
   2543a:	88 0f       	add	r24, r24
   2543c:	91 1d       	adc	r25, r1
   2543e:	96 95       	lsr	r25
   25440:	87 95       	ror	r24
   25442:	97 f9       	bld	r25, 7
   25444:	08 95       	ret

00025446 <pow>:
   25446:	fa 01       	movw	r30, r20
   25448:	ee 0f       	add	r30, r30
   2544a:	ff 1f       	adc	r31, r31
   2544c:	30 96       	adiw	r30, 0x00	; 0
   2544e:	21 05       	cpc	r18, r1
   25450:	31 05       	cpc	r19, r1
   25452:	99 f1       	breq	.+102    	; 0x254ba <pow+0x74>
   25454:	61 15       	cp	r22, r1
   25456:	71 05       	cpc	r23, r1
   25458:	61 f4       	brne	.+24     	; 0x25472 <pow+0x2c>
   2545a:	80 38       	cpi	r24, 0x80	; 128
   2545c:	bf e3       	ldi	r27, 0x3F	; 63
   2545e:	9b 07       	cpc	r25, r27
   25460:	49 f1       	breq	.+82     	; 0x254b4 <pow+0x6e>
   25462:	68 94       	set
   25464:	90 38       	cpi	r25, 0x80	; 128
   25466:	81 05       	cpc	r24, r1
   25468:	61 f0       	breq	.+24     	; 0x25482 <pow+0x3c>
   2546a:	80 38       	cpi	r24, 0x80	; 128
   2546c:	bf ef       	ldi	r27, 0xFF	; 255
   2546e:	9b 07       	cpc	r25, r27
   25470:	41 f0       	breq	.+16     	; 0x25482 <pow+0x3c>
   25472:	99 23       	and	r25, r25
   25474:	42 f5       	brpl	.+80     	; 0x254c6 <pow+0x80>
   25476:	ff 3f       	cpi	r31, 0xFF	; 255
   25478:	e1 05       	cpc	r30, r1
   2547a:	31 05       	cpc	r19, r1
   2547c:	21 05       	cpc	r18, r1
   2547e:	11 f1       	breq	.+68     	; 0x254c4 <pow+0x7e>
   25480:	e8 94       	clt
   25482:	08 94       	sec
   25484:	e7 95       	ror	r30
   25486:	d9 01       	movw	r26, r18
   25488:	aa 23       	and	r26, r26
   2548a:	29 f4       	brne	.+10     	; 0x25496 <pow+0x50>
   2548c:	ab 2f       	mov	r26, r27
   2548e:	be 2f       	mov	r27, r30
   25490:	f8 5f       	subi	r31, 0xF8	; 248
   25492:	d0 f3       	brcs	.-12     	; 0x25488 <pow+0x42>
   25494:	10 c0       	rjmp	.+32     	; 0x254b6 <pow+0x70>
   25496:	ff 5f       	subi	r31, 0xFF	; 255
   25498:	70 f4       	brcc	.+28     	; 0x254b6 <pow+0x70>
   2549a:	a6 95       	lsr	r26
   2549c:	e0 f7       	brcc	.-8      	; 0x25496 <pow+0x50>
   2549e:	f7 39       	cpi	r31, 0x97	; 151
   254a0:	50 f0       	brcs	.+20     	; 0x254b6 <pow+0x70>
   254a2:	19 f0       	breq	.+6      	; 0x254aa <pow+0x64>
   254a4:	ff 3a       	cpi	r31, 0xAF	; 175
   254a6:	38 f4       	brcc	.+14     	; 0x254b6 <pow+0x70>
   254a8:	9f 77       	andi	r25, 0x7F	; 127
   254aa:	9f 93       	push	r25
   254ac:	0c d0       	rcall	.+24     	; 0x254c6 <pow+0x80>
   254ae:	0f 90       	pop	r0
   254b0:	07 fc       	sbrc	r0, 7
   254b2:	90 58       	subi	r25, 0x80	; 128
   254b4:	08 95       	ret
   254b6:	3e f0       	brts	.+14     	; 0x254c6 <pow+0x80>
   254b8:	86 ce       	rjmp	.-756    	; 0x251c6 <__fp_nan>
   254ba:	60 e0       	ldi	r22, 0x00	; 0
   254bc:	70 e0       	ldi	r23, 0x00	; 0
   254be:	80 e8       	ldi	r24, 0x80	; 128
   254c0:	9f e3       	ldi	r25, 0x3F	; 63
   254c2:	08 95       	ret
   254c4:	4f e7       	ldi	r20, 0x7F	; 127
   254c6:	9f 77       	andi	r25, 0x7F	; 127
   254c8:	5f 93       	push	r21
   254ca:	4f 93       	push	r20
   254cc:	3f 93       	push	r19
   254ce:	2f 93       	push	r18
   254d0:	17 df       	rcall	.-466    	; 0x25300 <log>
   254d2:	2f 91       	pop	r18
   254d4:	3f 91       	pop	r19
   254d6:	4f 91       	pop	r20
   254d8:	5f 91       	pop	r21
   254da:	52 df       	rcall	.-348    	; 0x25380 <__mulsf3>
   254dc:	4d c0       	rjmp	.+154    	; 0x25578 <exp>

000254de <sin>:
   254de:	9f 93       	push	r25
   254e0:	94 de       	rcall	.-728    	; 0x2520a <__fp_rempio2>
   254e2:	0f 90       	pop	r0
   254e4:	07 fc       	sbrc	r0, 7
   254e6:	ee 5f       	subi	r30, 0xFE	; 254
   254e8:	c8 ce       	rjmp	.-624    	; 0x2527a <__fp_sinus>
   254ea:	11 f4       	brne	.+4      	; 0x254f0 <sin+0x12>
   254ec:	0e f4       	brtc	.+2      	; 0x254f0 <sin+0x12>
   254ee:	6b ce       	rjmp	.-810    	; 0x251c6 <__fp_nan>
   254f0:	6f c0       	rjmp	.+222    	; 0x255d0 <__fp_mpack>

000254f2 <sqrt>:
   254f2:	dc de       	rcall	.-584    	; 0x252ac <__fp_splitA>
   254f4:	d0 f3       	brcs	.-12     	; 0x254ea <sin+0xc>
   254f6:	99 23       	and	r25, r25
   254f8:	d9 f3       	breq	.-10     	; 0x254f0 <sin+0x12>
   254fa:	ce f3       	brts	.-14     	; 0x254ee <sin+0x10>
   254fc:	9f 57       	subi	r25, 0x7F	; 127
   254fe:	55 0b       	sbc	r21, r21
   25500:	87 ff       	sbrs	r24, 7
   25502:	74 d0       	rcall	.+232    	; 0x255ec <__fp_norm2>
   25504:	00 24       	eor	r0, r0
   25506:	a0 e6       	ldi	r26, 0x60	; 96
   25508:	40 ea       	ldi	r20, 0xA0	; 160
   2550a:	90 01       	movw	r18, r0
   2550c:	80 58       	subi	r24, 0x80	; 128
   2550e:	56 95       	lsr	r21
   25510:	97 95       	ror	r25
   25512:	28 f4       	brcc	.+10     	; 0x2551e <sqrt+0x2c>
   25514:	80 5c       	subi	r24, 0xC0	; 192
   25516:	66 0f       	add	r22, r22
   25518:	77 1f       	adc	r23, r23
   2551a:	88 1f       	adc	r24, r24
   2551c:	20 f0       	brcs	.+8      	; 0x25526 <sqrt+0x34>
   2551e:	26 17       	cp	r18, r22
   25520:	37 07       	cpc	r19, r23
   25522:	48 07       	cpc	r20, r24
   25524:	30 f4       	brcc	.+12     	; 0x25532 <sqrt+0x40>
   25526:	62 1b       	sub	r22, r18
   25528:	73 0b       	sbc	r23, r19
   2552a:	84 0b       	sbc	r24, r20
   2552c:	20 29       	or	r18, r0
   2552e:	31 29       	or	r19, r1
   25530:	4a 2b       	or	r20, r26
   25532:	a6 95       	lsr	r26
   25534:	17 94       	ror	r1
   25536:	07 94       	ror	r0
   25538:	20 25       	eor	r18, r0
   2553a:	31 25       	eor	r19, r1
   2553c:	4a 27       	eor	r20, r26
   2553e:	58 f7       	brcc	.-42     	; 0x25516 <sqrt+0x24>
   25540:	66 0f       	add	r22, r22
   25542:	77 1f       	adc	r23, r23
   25544:	88 1f       	adc	r24, r24
   25546:	20 f0       	brcs	.+8      	; 0x25550 <sqrt+0x5e>
   25548:	26 17       	cp	r18, r22
   2554a:	37 07       	cpc	r19, r23
   2554c:	48 07       	cpc	r20, r24
   2554e:	30 f4       	brcc	.+12     	; 0x2555c <sqrt+0x6a>
   25550:	62 0b       	sbc	r22, r18
   25552:	73 0b       	sbc	r23, r19
   25554:	84 0b       	sbc	r24, r20
   25556:	20 0d       	add	r18, r0
   25558:	31 1d       	adc	r19, r1
   2555a:	41 1d       	adc	r20, r1
   2555c:	a0 95       	com	r26
   2555e:	81 f7       	brne	.-32     	; 0x25540 <sqrt+0x4e>
   25560:	b9 01       	movw	r22, r18
   25562:	84 2f       	mov	r24, r20
   25564:	91 58       	subi	r25, 0x81	; 129
   25566:	88 0f       	add	r24, r24
   25568:	96 95       	lsr	r25
   2556a:	87 95       	ror	r24
   2556c:	08 95       	ret
   2556e:	19 f4       	brne	.+6      	; 0x25576 <sqrt+0x84>
   25570:	0e f0       	brts	.+2      	; 0x25574 <sqrt+0x82>
   25572:	23 ce       	rjmp	.-954    	; 0x251ba <__fp_inf>
   25574:	b5 ce       	rjmp	.-662    	; 0x252e0 <__fp_zero>
   25576:	27 ce       	rjmp	.-946    	; 0x251c6 <__fp_nan>

00025578 <exp>:
   25578:	99 de       	rcall	.-718    	; 0x252ac <__fp_splitA>
   2557a:	c8 f3       	brcs	.-14     	; 0x2556e <sqrt+0x7c>
   2557c:	96 38       	cpi	r25, 0x86	; 134
   2557e:	c0 f7       	brcc	.-16     	; 0x25570 <sqrt+0x7e>
   25580:	07 f8       	bld	r0, 7
   25582:	0f 92       	push	r0
   25584:	e8 94       	clt
   25586:	2b e3       	ldi	r18, 0x3B	; 59
   25588:	3a ea       	ldi	r19, 0xAA	; 170
   2558a:	48 eb       	ldi	r20, 0xB8	; 184
   2558c:	5f e7       	ldi	r21, 0x7F	; 127
   2558e:	06 df       	rcall	.-500    	; 0x2539c <__mulsf3_pse>
   25590:	0f 92       	push	r0
   25592:	0f 92       	push	r0
   25594:	0f 92       	push	r0
   25596:	4d b7       	in	r20, 0x3d	; 61
   25598:	5e b7       	in	r21, 0x3e	; 62
   2559a:	0f 92       	push	r0
   2559c:	a1 d0       	rcall	.+322    	; 0x256e0 <modf>
   2559e:	e6 eb       	ldi	r30, 0xB6	; 182
   255a0:	f2 e0       	ldi	r31, 0x02	; 2
   255a2:	2b d0       	rcall	.+86     	; 0x255fa <__fp_powser>
   255a4:	4f 91       	pop	r20
   255a6:	5f 91       	pop	r21
   255a8:	ef 91       	pop	r30
   255aa:	ff 91       	pop	r31
   255ac:	e5 95       	asr	r30
   255ae:	ee 1f       	adc	r30, r30
   255b0:	ff 1f       	adc	r31, r31
   255b2:	49 f0       	breq	.+18     	; 0x255c6 <exp+0x4e>
   255b4:	fe 57       	subi	r31, 0x7E	; 126
   255b6:	e0 68       	ori	r30, 0x80	; 128
   255b8:	44 27       	eor	r20, r20
   255ba:	ee 0f       	add	r30, r30
   255bc:	44 1f       	adc	r20, r20
   255be:	fa 95       	dec	r31
   255c0:	e1 f7       	brne	.-8      	; 0x255ba <exp+0x42>
   255c2:	41 95       	neg	r20
   255c4:	55 0b       	sbc	r21, r21
   255c6:	58 d0       	rcall	.+176    	; 0x25678 <ldexp>
   255c8:	0f 90       	pop	r0
   255ca:	07 fe       	sbrs	r0, 7
   255cc:	4c c0       	rjmp	.+152    	; 0x25666 <inverse>
   255ce:	08 95       	ret

000255d0 <__fp_mpack>:
   255d0:	9f 3f       	cpi	r25, 0xFF	; 255
   255d2:	31 f0       	breq	.+12     	; 0x255e0 <__fp_mpack_finite+0xc>

000255d4 <__fp_mpack_finite>:
   255d4:	91 50       	subi	r25, 0x01	; 1
   255d6:	20 f4       	brcc	.+8      	; 0x255e0 <__fp_mpack_finite+0xc>
   255d8:	87 95       	ror	r24
   255da:	77 95       	ror	r23
   255dc:	67 95       	ror	r22
   255de:	b7 95       	ror	r27
   255e0:	88 0f       	add	r24, r24
   255e2:	91 1d       	adc	r25, r1
   255e4:	96 95       	lsr	r25
   255e6:	87 95       	ror	r24
   255e8:	97 f9       	bld	r25, 7
   255ea:	08 95       	ret

000255ec <__fp_norm2>:
   255ec:	91 50       	subi	r25, 0x01	; 1
   255ee:	50 40       	sbci	r21, 0x00	; 0
   255f0:	66 0f       	add	r22, r22
   255f2:	77 1f       	adc	r23, r23
   255f4:	88 1f       	adc	r24, r24
   255f6:	d2 f7       	brpl	.-12     	; 0x255ec <__fp_norm2>
   255f8:	08 95       	ret

000255fa <__fp_powser>:
   255fa:	df 93       	push	r29
   255fc:	cf 93       	push	r28
   255fe:	1f 93       	push	r17
   25600:	0f 93       	push	r16
   25602:	ff 92       	push	r15
   25604:	ef 92       	push	r14
   25606:	df 92       	push	r13
   25608:	7b 01       	movw	r14, r22
   2560a:	8c 01       	movw	r16, r24
   2560c:	68 94       	set
   2560e:	05 c0       	rjmp	.+10     	; 0x2561a <__fp_powser+0x20>
   25610:	da 2e       	mov	r13, r26
   25612:	ef 01       	movw	r28, r30
   25614:	c1 de       	rcall	.-638    	; 0x25398 <__mulsf3x>
   25616:	fe 01       	movw	r30, r28
   25618:	e8 94       	clt
   2561a:	a5 91       	lpm	r26, Z+
   2561c:	25 91       	lpm	r18, Z+
   2561e:	35 91       	lpm	r19, Z+
   25620:	45 91       	lpm	r20, Z+
   25622:	55 91       	lpm	r21, Z+
   25624:	ae f3       	brts	.-22     	; 0x25610 <__fp_powser+0x16>
   25626:	ef 01       	movw	r28, r30
   25628:	fc db       	rcall	.-2056   	; 0x24e22 <__addsf3x>
   2562a:	fe 01       	movw	r30, r28
   2562c:	97 01       	movw	r18, r14
   2562e:	a8 01       	movw	r20, r16
   25630:	da 94       	dec	r13
   25632:	79 f7       	brne	.-34     	; 0x25612 <__fp_powser+0x18>
   25634:	df 90       	pop	r13
   25636:	ef 90       	pop	r14
   25638:	ff 90       	pop	r15
   2563a:	0f 91       	pop	r16
   2563c:	1f 91       	pop	r17
   2563e:	cf 91       	pop	r28
   25640:	df 91       	pop	r29
   25642:	08 95       	ret

00025644 <__fp_powsodd>:
   25644:	9f 93       	push	r25
   25646:	8f 93       	push	r24
   25648:	7f 93       	push	r23
   2564a:	6f 93       	push	r22
   2564c:	ff 93       	push	r31
   2564e:	ef 93       	push	r30
   25650:	9b 01       	movw	r18, r22
   25652:	ac 01       	movw	r20, r24
   25654:	95 de       	rcall	.-726    	; 0x25380 <__mulsf3>
   25656:	ef 91       	pop	r30
   25658:	ff 91       	pop	r31
   2565a:	cf df       	rcall	.-98     	; 0x255fa <__fp_powser>
   2565c:	2f 91       	pop	r18
   2565e:	3f 91       	pop	r19
   25660:	4f 91       	pop	r20
   25662:	5f 91       	pop	r21
   25664:	8d ce       	rjmp	.-742    	; 0x25380 <__mulsf3>

00025666 <inverse>:
   25666:	9b 01       	movw	r18, r22
   25668:	ac 01       	movw	r20, r24
   2566a:	60 e0       	ldi	r22, 0x00	; 0
   2566c:	70 e0       	ldi	r23, 0x00	; 0
   2566e:	80 e8       	ldi	r24, 0x80	; 128
   25670:	9f e3       	ldi	r25, 0x3F	; 63
   25672:	31 cc       	rjmp	.-1950   	; 0x24ed6 <__divsf3>
   25674:	a2 cd       	rjmp	.-1212   	; 0x251ba <__fp_inf>
   25676:	ac cf       	rjmp	.-168    	; 0x255d0 <__fp_mpack>

00025678 <ldexp>:
   25678:	19 de       	rcall	.-974    	; 0x252ac <__fp_splitA>
   2567a:	e8 f3       	brcs	.-6      	; 0x25676 <inverse+0x10>
   2567c:	99 23       	and	r25, r25
   2567e:	d9 f3       	breq	.-10     	; 0x25676 <inverse+0x10>
   25680:	94 0f       	add	r25, r20
   25682:	51 1d       	adc	r21, r1
   25684:	bb f3       	brvs	.-18     	; 0x25674 <inverse+0xe>
   25686:	91 50       	subi	r25, 0x01	; 1
   25688:	50 40       	sbci	r21, 0x00	; 0
   2568a:	94 f0       	brlt	.+36     	; 0x256b0 <ldexp+0x38>
   2568c:	59 f0       	breq	.+22     	; 0x256a4 <ldexp+0x2c>
   2568e:	88 23       	and	r24, r24
   25690:	32 f0       	brmi	.+12     	; 0x2569e <ldexp+0x26>
   25692:	66 0f       	add	r22, r22
   25694:	77 1f       	adc	r23, r23
   25696:	88 1f       	adc	r24, r24
   25698:	91 50       	subi	r25, 0x01	; 1
   2569a:	50 40       	sbci	r21, 0x00	; 0
   2569c:	c1 f7       	brne	.-16     	; 0x2568e <ldexp+0x16>
   2569e:	9e 3f       	cpi	r25, 0xFE	; 254
   256a0:	51 05       	cpc	r21, r1
   256a2:	44 f7       	brge	.-48     	; 0x25674 <inverse+0xe>
   256a4:	88 0f       	add	r24, r24
   256a6:	91 1d       	adc	r25, r1
   256a8:	96 95       	lsr	r25
   256aa:	87 95       	ror	r24
   256ac:	97 f9       	bld	r25, 7
   256ae:	08 95       	ret
   256b0:	5f 3f       	cpi	r21, 0xFF	; 255
   256b2:	ac f0       	brlt	.+42     	; 0x256de <ldexp+0x66>
   256b4:	98 3e       	cpi	r25, 0xE8	; 232
   256b6:	9c f0       	brlt	.+38     	; 0x256de <ldexp+0x66>
   256b8:	bb 27       	eor	r27, r27
   256ba:	86 95       	lsr	r24
   256bc:	77 95       	ror	r23
   256be:	67 95       	ror	r22
   256c0:	b7 95       	ror	r27
   256c2:	08 f4       	brcc	.+2      	; 0x256c6 <ldexp+0x4e>
   256c4:	b1 60       	ori	r27, 0x01	; 1
   256c6:	93 95       	inc	r25
   256c8:	c1 f7       	brne	.-16     	; 0x256ba <ldexp+0x42>
   256ca:	bb 0f       	add	r27, r27
   256cc:	58 f7       	brcc	.-42     	; 0x256a4 <ldexp+0x2c>
   256ce:	11 f4       	brne	.+4      	; 0x256d4 <ldexp+0x5c>
   256d0:	60 ff       	sbrs	r22, 0
   256d2:	e8 cf       	rjmp	.-48     	; 0x256a4 <ldexp+0x2c>
   256d4:	6f 5f       	subi	r22, 0xFF	; 255
   256d6:	7f 4f       	sbci	r23, 0xFF	; 255
   256d8:	8f 4f       	sbci	r24, 0xFF	; 255
   256da:	9f 4f       	sbci	r25, 0xFF	; 255
   256dc:	e3 cf       	rjmp	.-58     	; 0x256a4 <ldexp+0x2c>
   256de:	01 ce       	rjmp	.-1022   	; 0x252e2 <__fp_szero>

000256e0 <modf>:
   256e0:	fa 01       	movw	r30, r20
   256e2:	dc 01       	movw	r26, r24
   256e4:	aa 0f       	add	r26, r26
   256e6:	bb 1f       	adc	r27, r27
   256e8:	9b 01       	movw	r18, r22
   256ea:	ac 01       	movw	r20, r24
   256ec:	bf 57       	subi	r27, 0x7F	; 127
   256ee:	28 f4       	brcc	.+10     	; 0x256fa <modf+0x1a>
   256f0:	22 27       	eor	r18, r18
   256f2:	33 27       	eor	r19, r19
   256f4:	44 27       	eor	r20, r20
   256f6:	50 78       	andi	r21, 0x80	; 128
   256f8:	1f c0       	rjmp	.+62     	; 0x25738 <modf+0x58>
   256fa:	b7 51       	subi	r27, 0x17	; 23
   256fc:	88 f4       	brcc	.+34     	; 0x25720 <modf+0x40>
   256fe:	ab 2f       	mov	r26, r27
   25700:	00 24       	eor	r0, r0
   25702:	46 95       	lsr	r20
   25704:	37 95       	ror	r19
   25706:	27 95       	ror	r18
   25708:	01 1c       	adc	r0, r1
   2570a:	a3 95       	inc	r26
   2570c:	d2 f3       	brmi	.-12     	; 0x25702 <modf+0x22>
   2570e:	00 20       	and	r0, r0
   25710:	69 f0       	breq	.+26     	; 0x2572c <modf+0x4c>
   25712:	22 0f       	add	r18, r18
   25714:	33 1f       	adc	r19, r19
   25716:	44 1f       	adc	r20, r20
   25718:	b3 95       	inc	r27
   2571a:	da f3       	brmi	.-10     	; 0x25712 <modf+0x32>
   2571c:	0d d0       	rcall	.+26     	; 0x25738 <modf+0x58>
   2571e:	6f cb       	rjmp	.-2338   	; 0x24dfe <__subsf3>
   25720:	61 30       	cpi	r22, 0x01	; 1
   25722:	71 05       	cpc	r23, r1
   25724:	a0 e8       	ldi	r26, 0x80	; 128
   25726:	8a 07       	cpc	r24, r26
   25728:	b9 46       	sbci	r27, 0x69	; 105
   2572a:	30 f4       	brcc	.+12     	; 0x25738 <modf+0x58>
   2572c:	9b 01       	movw	r18, r22
   2572e:	ac 01       	movw	r20, r24
   25730:	66 27       	eor	r22, r22
   25732:	77 27       	eor	r23, r23
   25734:	88 27       	eor	r24, r24
   25736:	90 78       	andi	r25, 0x80	; 128
   25738:	30 96       	adiw	r30, 0x00	; 0
   2573a:	21 f0       	breq	.+8      	; 0x25744 <modf+0x64>
   2573c:	20 83       	st	Z, r18
   2573e:	31 83       	std	Z+1, r19	; 0x01
   25740:	42 83       	std	Z+2, r20	; 0x02
   25742:	53 83       	std	Z+3, r21	; 0x03
   25744:	08 95       	ret

00025746 <vfprintf>:
   25746:	2f 92       	push	r2
   25748:	3f 92       	push	r3
   2574a:	4f 92       	push	r4
   2574c:	5f 92       	push	r5
   2574e:	6f 92       	push	r6
   25750:	7f 92       	push	r7
   25752:	8f 92       	push	r8
   25754:	9f 92       	push	r9
   25756:	af 92       	push	r10
   25758:	bf 92       	push	r11
   2575a:	cf 92       	push	r12
   2575c:	df 92       	push	r13
   2575e:	ef 92       	push	r14
   25760:	ff 92       	push	r15
   25762:	0f 93       	push	r16
   25764:	1f 93       	push	r17
   25766:	cf 93       	push	r28
   25768:	df 93       	push	r29
   2576a:	cd b7       	in	r28, 0x3d	; 61
   2576c:	de b7       	in	r29, 0x3e	; 62
   2576e:	60 97       	sbiw	r28, 0x10	; 16
   25770:	cd bf       	out	0x3d, r28	; 61
   25772:	de bf       	out	0x3e, r29	; 62
   25774:	7c 01       	movw	r14, r24
   25776:	1b 01       	movw	r2, r22
   25778:	6a 01       	movw	r12, r20
   2577a:	fc 01       	movw	r30, r24
   2577c:	16 82       	std	Z+6, r1	; 0x06
   2577e:	17 82       	std	Z+7, r1	; 0x07
   25780:	83 81       	ldd	r24, Z+3	; 0x03
   25782:	81 ff       	sbrs	r24, 1
   25784:	2b c3       	rjmp	.+1622   	; 0x25ddc <vfprintf+0x696>
   25786:	9e 01       	movw	r18, r28
   25788:	2f 5f       	subi	r18, 0xFF	; 255
   2578a:	3f 4f       	sbci	r19, 0xFF	; 255
   2578c:	39 01       	movw	r6, r18
   2578e:	f7 01       	movw	r30, r14
   25790:	93 81       	ldd	r25, Z+3	; 0x03
   25792:	f1 01       	movw	r30, r2
   25794:	93 fd       	sbrc	r25, 3
   25796:	85 91       	lpm	r24, Z+
   25798:	93 ff       	sbrs	r25, 3
   2579a:	81 91       	ld	r24, Z+
   2579c:	1f 01       	movw	r2, r30
   2579e:	88 23       	and	r24, r24
   257a0:	09 f4       	brne	.+2      	; 0x257a4 <vfprintf+0x5e>
   257a2:	18 c3       	rjmp	.+1584   	; 0x25dd4 <vfprintf+0x68e>
   257a4:	85 32       	cpi	r24, 0x25	; 37
   257a6:	39 f4       	brne	.+14     	; 0x257b6 <vfprintf+0x70>
   257a8:	93 fd       	sbrc	r25, 3
   257aa:	85 91       	lpm	r24, Z+
   257ac:	93 ff       	sbrs	r25, 3
   257ae:	81 91       	ld	r24, Z+
   257b0:	1f 01       	movw	r2, r30
   257b2:	85 32       	cpi	r24, 0x25	; 37
   257b4:	39 f4       	brne	.+14     	; 0x257c4 <vfprintf+0x7e>
   257b6:	b7 01       	movw	r22, r14
   257b8:	90 e0       	ldi	r25, 0x00	; 0
   257ba:	0f 94 98 34 	call	0x26930	; 0x26930 <fputc>
   257be:	56 01       	movw	r10, r12
   257c0:	65 01       	movw	r12, r10
   257c2:	e5 cf       	rjmp	.-54     	; 0x2578e <vfprintf+0x48>
   257c4:	10 e0       	ldi	r17, 0x00	; 0
   257c6:	51 2c       	mov	r5, r1
   257c8:	91 2c       	mov	r9, r1
   257ca:	ff e1       	ldi	r31, 0x1F	; 31
   257cc:	f9 15       	cp	r31, r9
   257ce:	d8 f0       	brcs	.+54     	; 0x25806 <vfprintf+0xc0>
   257d0:	8b 32       	cpi	r24, 0x2B	; 43
   257d2:	79 f0       	breq	.+30     	; 0x257f2 <vfprintf+0xac>
   257d4:	38 f4       	brcc	.+14     	; 0x257e4 <vfprintf+0x9e>
   257d6:	80 32       	cpi	r24, 0x20	; 32
   257d8:	79 f0       	breq	.+30     	; 0x257f8 <vfprintf+0xb2>
   257da:	83 32       	cpi	r24, 0x23	; 35
   257dc:	a1 f4       	brne	.+40     	; 0x25806 <vfprintf+0xc0>
   257de:	f9 2d       	mov	r31, r9
   257e0:	f0 61       	ori	r31, 0x10	; 16
   257e2:	2e c0       	rjmp	.+92     	; 0x25840 <vfprintf+0xfa>
   257e4:	8d 32       	cpi	r24, 0x2D	; 45
   257e6:	61 f0       	breq	.+24     	; 0x25800 <vfprintf+0xba>
   257e8:	80 33       	cpi	r24, 0x30	; 48
   257ea:	69 f4       	brne	.+26     	; 0x25806 <vfprintf+0xc0>
   257ec:	29 2d       	mov	r18, r9
   257ee:	21 60       	ori	r18, 0x01	; 1
   257f0:	2d c0       	rjmp	.+90     	; 0x2584c <vfprintf+0x106>
   257f2:	39 2d       	mov	r19, r9
   257f4:	32 60       	ori	r19, 0x02	; 2
   257f6:	93 2e       	mov	r9, r19
   257f8:	89 2d       	mov	r24, r9
   257fa:	84 60       	ori	r24, 0x04	; 4
   257fc:	98 2e       	mov	r9, r24
   257fe:	2a c0       	rjmp	.+84     	; 0x25854 <vfprintf+0x10e>
   25800:	e9 2d       	mov	r30, r9
   25802:	e8 60       	ori	r30, 0x08	; 8
   25804:	15 c0       	rjmp	.+42     	; 0x25830 <vfprintf+0xea>
   25806:	97 fc       	sbrc	r9, 7
   25808:	2d c0       	rjmp	.+90     	; 0x25864 <vfprintf+0x11e>
   2580a:	20 ed       	ldi	r18, 0xD0	; 208
   2580c:	28 0f       	add	r18, r24
   2580e:	2a 30       	cpi	r18, 0x0A	; 10
   25810:	88 f4       	brcc	.+34     	; 0x25834 <vfprintf+0xee>
   25812:	96 fe       	sbrs	r9, 6
   25814:	06 c0       	rjmp	.+12     	; 0x25822 <vfprintf+0xdc>
   25816:	3a e0       	ldi	r19, 0x0A	; 10
   25818:	13 9f       	mul	r17, r19
   2581a:	20 0d       	add	r18, r0
   2581c:	11 24       	eor	r1, r1
   2581e:	12 2f       	mov	r17, r18
   25820:	19 c0       	rjmp	.+50     	; 0x25854 <vfprintf+0x10e>
   25822:	8a e0       	ldi	r24, 0x0A	; 10
   25824:	58 9e       	mul	r5, r24
   25826:	20 0d       	add	r18, r0
   25828:	11 24       	eor	r1, r1
   2582a:	52 2e       	mov	r5, r18
   2582c:	e9 2d       	mov	r30, r9
   2582e:	e0 62       	ori	r30, 0x20	; 32
   25830:	9e 2e       	mov	r9, r30
   25832:	10 c0       	rjmp	.+32     	; 0x25854 <vfprintf+0x10e>
   25834:	8e 32       	cpi	r24, 0x2E	; 46
   25836:	31 f4       	brne	.+12     	; 0x25844 <vfprintf+0xfe>
   25838:	96 fc       	sbrc	r9, 6
   2583a:	cc c2       	rjmp	.+1432   	; 0x25dd4 <vfprintf+0x68e>
   2583c:	f9 2d       	mov	r31, r9
   2583e:	f0 64       	ori	r31, 0x40	; 64
   25840:	9f 2e       	mov	r9, r31
   25842:	08 c0       	rjmp	.+16     	; 0x25854 <vfprintf+0x10e>
   25844:	8c 36       	cpi	r24, 0x6C	; 108
   25846:	21 f4       	brne	.+8      	; 0x25850 <vfprintf+0x10a>
   25848:	29 2d       	mov	r18, r9
   2584a:	20 68       	ori	r18, 0x80	; 128
   2584c:	92 2e       	mov	r9, r18
   2584e:	02 c0       	rjmp	.+4      	; 0x25854 <vfprintf+0x10e>
   25850:	88 36       	cpi	r24, 0x68	; 104
   25852:	41 f4       	brne	.+16     	; 0x25864 <vfprintf+0x11e>
   25854:	f1 01       	movw	r30, r2
   25856:	93 fd       	sbrc	r25, 3
   25858:	85 91       	lpm	r24, Z+
   2585a:	93 ff       	sbrs	r25, 3
   2585c:	81 91       	ld	r24, Z+
   2585e:	1f 01       	movw	r2, r30
   25860:	81 11       	cpse	r24, r1
   25862:	b3 cf       	rjmp	.-154    	; 0x257ca <vfprintf+0x84>
   25864:	9b eb       	ldi	r25, 0xBB	; 187
   25866:	98 0f       	add	r25, r24
   25868:	93 30       	cpi	r25, 0x03	; 3
   2586a:	20 f4       	brcc	.+8      	; 0x25874 <vfprintf+0x12e>
   2586c:	99 2d       	mov	r25, r9
   2586e:	90 61       	ori	r25, 0x10	; 16
   25870:	80 5e       	subi	r24, 0xE0	; 224
   25872:	07 c0       	rjmp	.+14     	; 0x25882 <vfprintf+0x13c>
   25874:	9b e9       	ldi	r25, 0x9B	; 155
   25876:	98 0f       	add	r25, r24
   25878:	93 30       	cpi	r25, 0x03	; 3
   2587a:	08 f0       	brcs	.+2      	; 0x2587e <vfprintf+0x138>
   2587c:	59 c1       	rjmp	.+690    	; 0x25b30 <vfprintf+0x3ea>
   2587e:	99 2d       	mov	r25, r9
   25880:	9f 7e       	andi	r25, 0xEF	; 239
   25882:	96 ff       	sbrs	r25, 6
   25884:	16 e0       	ldi	r17, 0x06	; 6
   25886:	9f 73       	andi	r25, 0x3F	; 63
   25888:	99 2e       	mov	r9, r25
   2588a:	85 36       	cpi	r24, 0x65	; 101
   2588c:	19 f4       	brne	.+6      	; 0x25894 <vfprintf+0x14e>
   2588e:	90 64       	ori	r25, 0x40	; 64
   25890:	99 2e       	mov	r9, r25
   25892:	08 c0       	rjmp	.+16     	; 0x258a4 <vfprintf+0x15e>
   25894:	86 36       	cpi	r24, 0x66	; 102
   25896:	21 f4       	brne	.+8      	; 0x258a0 <vfprintf+0x15a>
   25898:	39 2f       	mov	r19, r25
   2589a:	30 68       	ori	r19, 0x80	; 128
   2589c:	93 2e       	mov	r9, r19
   2589e:	02 c0       	rjmp	.+4      	; 0x258a4 <vfprintf+0x15e>
   258a0:	11 11       	cpse	r17, r1
   258a2:	11 50       	subi	r17, 0x01	; 1
   258a4:	97 fe       	sbrs	r9, 7
   258a6:	07 c0       	rjmp	.+14     	; 0x258b6 <vfprintf+0x170>
   258a8:	1c 33       	cpi	r17, 0x3C	; 60
   258aa:	50 f4       	brcc	.+20     	; 0x258c0 <vfprintf+0x17a>
   258ac:	44 24       	eor	r4, r4
   258ae:	43 94       	inc	r4
   258b0:	41 0e       	add	r4, r17
   258b2:	27 e0       	ldi	r18, 0x07	; 7
   258b4:	0b c0       	rjmp	.+22     	; 0x258cc <vfprintf+0x186>
   258b6:	18 30       	cpi	r17, 0x08	; 8
   258b8:	38 f0       	brcs	.+14     	; 0x258c8 <vfprintf+0x182>
   258ba:	27 e0       	ldi	r18, 0x07	; 7
   258bc:	17 e0       	ldi	r17, 0x07	; 7
   258be:	05 c0       	rjmp	.+10     	; 0x258ca <vfprintf+0x184>
   258c0:	27 e0       	ldi	r18, 0x07	; 7
   258c2:	9c e3       	ldi	r25, 0x3C	; 60
   258c4:	49 2e       	mov	r4, r25
   258c6:	02 c0       	rjmp	.+4      	; 0x258cc <vfprintf+0x186>
   258c8:	21 2f       	mov	r18, r17
   258ca:	41 2c       	mov	r4, r1
   258cc:	56 01       	movw	r10, r12
   258ce:	84 e0       	ldi	r24, 0x04	; 4
   258d0:	a8 0e       	add	r10, r24
   258d2:	b1 1c       	adc	r11, r1
   258d4:	f6 01       	movw	r30, r12
   258d6:	60 81       	ld	r22, Z
   258d8:	71 81       	ldd	r23, Z+1	; 0x01
   258da:	82 81       	ldd	r24, Z+2	; 0x02
   258dc:	93 81       	ldd	r25, Z+3	; 0x03
   258de:	04 2d       	mov	r16, r4
   258e0:	a3 01       	movw	r20, r6
   258e2:	40 d6       	rcall	.+3200   	; 0x26564 <__ftoa_engine>
   258e4:	6c 01       	movw	r12, r24
   258e6:	f9 81       	ldd	r31, Y+1	; 0x01
   258e8:	fc 87       	std	Y+12, r31	; 0x0c
   258ea:	f0 ff       	sbrs	r31, 0
   258ec:	02 c0       	rjmp	.+4      	; 0x258f2 <vfprintf+0x1ac>
   258ee:	f3 ff       	sbrs	r31, 3
   258f0:	06 c0       	rjmp	.+12     	; 0x258fe <vfprintf+0x1b8>
   258f2:	91 fc       	sbrc	r9, 1
   258f4:	06 c0       	rjmp	.+12     	; 0x25902 <vfprintf+0x1bc>
   258f6:	92 fe       	sbrs	r9, 2
   258f8:	06 c0       	rjmp	.+12     	; 0x25906 <vfprintf+0x1c0>
   258fa:	00 e2       	ldi	r16, 0x20	; 32
   258fc:	05 c0       	rjmp	.+10     	; 0x25908 <vfprintf+0x1c2>
   258fe:	0d e2       	ldi	r16, 0x2D	; 45
   25900:	03 c0       	rjmp	.+6      	; 0x25908 <vfprintf+0x1c2>
   25902:	0b e2       	ldi	r16, 0x2B	; 43
   25904:	01 c0       	rjmp	.+2      	; 0x25908 <vfprintf+0x1c2>
   25906:	00 e0       	ldi	r16, 0x00	; 0
   25908:	8c 85       	ldd	r24, Y+12	; 0x0c
   2590a:	8c 70       	andi	r24, 0x0C	; 12
   2590c:	19 f0       	breq	.+6      	; 0x25914 <vfprintf+0x1ce>
   2590e:	01 11       	cpse	r16, r1
   25910:	43 c2       	rjmp	.+1158   	; 0x25d98 <vfprintf+0x652>
   25912:	80 c2       	rjmp	.+1280   	; 0x25e14 <vfprintf+0x6ce>
   25914:	97 fe       	sbrs	r9, 7
   25916:	10 c0       	rjmp	.+32     	; 0x25938 <vfprintf+0x1f2>
   25918:	4c 0c       	add	r4, r12
   2591a:	fc 85       	ldd	r31, Y+12	; 0x0c
   2591c:	f4 ff       	sbrs	r31, 4
   2591e:	04 c0       	rjmp	.+8      	; 0x25928 <vfprintf+0x1e2>
   25920:	8a 81       	ldd	r24, Y+2	; 0x02
   25922:	81 33       	cpi	r24, 0x31	; 49
   25924:	09 f4       	brne	.+2      	; 0x25928 <vfprintf+0x1e2>
   25926:	4a 94       	dec	r4
   25928:	14 14       	cp	r1, r4
   2592a:	74 f5       	brge	.+92     	; 0x25988 <vfprintf+0x242>
   2592c:	28 e0       	ldi	r18, 0x08	; 8
   2592e:	24 15       	cp	r18, r4
   25930:	78 f5       	brcc	.+94     	; 0x25990 <vfprintf+0x24a>
   25932:	88 e0       	ldi	r24, 0x08	; 8
   25934:	48 2e       	mov	r4, r24
   25936:	2c c0       	rjmp	.+88     	; 0x25990 <vfprintf+0x24a>
   25938:	96 fc       	sbrc	r9, 6
   2593a:	2a c0       	rjmp	.+84     	; 0x25990 <vfprintf+0x24a>
   2593c:	81 2f       	mov	r24, r17
   2593e:	90 e0       	ldi	r25, 0x00	; 0
   25940:	8c 15       	cp	r24, r12
   25942:	9d 05       	cpc	r25, r13
   25944:	9c f0       	brlt	.+38     	; 0x2596c <vfprintf+0x226>
   25946:	3c ef       	ldi	r19, 0xFC	; 252
   25948:	c3 16       	cp	r12, r19
   2594a:	3f ef       	ldi	r19, 0xFF	; 255
   2594c:	d3 06       	cpc	r13, r19
   2594e:	74 f0       	brlt	.+28     	; 0x2596c <vfprintf+0x226>
   25950:	89 2d       	mov	r24, r9
   25952:	80 68       	ori	r24, 0x80	; 128
   25954:	98 2e       	mov	r9, r24
   25956:	0a c0       	rjmp	.+20     	; 0x2596c <vfprintf+0x226>
   25958:	e2 e0       	ldi	r30, 0x02	; 2
   2595a:	f0 e0       	ldi	r31, 0x00	; 0
   2595c:	ec 0f       	add	r30, r28
   2595e:	fd 1f       	adc	r31, r29
   25960:	e1 0f       	add	r30, r17
   25962:	f1 1d       	adc	r31, r1
   25964:	80 81       	ld	r24, Z
   25966:	80 33       	cpi	r24, 0x30	; 48
   25968:	19 f4       	brne	.+6      	; 0x25970 <vfprintf+0x22a>
   2596a:	11 50       	subi	r17, 0x01	; 1
   2596c:	11 11       	cpse	r17, r1
   2596e:	f4 cf       	rjmp	.-24     	; 0x25958 <vfprintf+0x212>
   25970:	97 fe       	sbrs	r9, 7
   25972:	0e c0       	rjmp	.+28     	; 0x25990 <vfprintf+0x24a>
   25974:	44 24       	eor	r4, r4
   25976:	43 94       	inc	r4
   25978:	41 0e       	add	r4, r17
   2597a:	81 2f       	mov	r24, r17
   2597c:	90 e0       	ldi	r25, 0x00	; 0
   2597e:	c8 16       	cp	r12, r24
   25980:	d9 06       	cpc	r13, r25
   25982:	2c f4       	brge	.+10     	; 0x2598e <vfprintf+0x248>
   25984:	1c 19       	sub	r17, r12
   25986:	04 c0       	rjmp	.+8      	; 0x25990 <vfprintf+0x24a>
   25988:	44 24       	eor	r4, r4
   2598a:	43 94       	inc	r4
   2598c:	01 c0       	rjmp	.+2      	; 0x25990 <vfprintf+0x24a>
   2598e:	10 e0       	ldi	r17, 0x00	; 0
   25990:	97 fe       	sbrs	r9, 7
   25992:	06 c0       	rjmp	.+12     	; 0x259a0 <vfprintf+0x25a>
   25994:	1c 14       	cp	r1, r12
   25996:	1d 04       	cpc	r1, r13
   25998:	34 f4       	brge	.+12     	; 0x259a6 <vfprintf+0x260>
   2599a:	c6 01       	movw	r24, r12
   2599c:	01 96       	adiw	r24, 0x01	; 1
   2599e:	05 c0       	rjmp	.+10     	; 0x259aa <vfprintf+0x264>
   259a0:	85 e0       	ldi	r24, 0x05	; 5
   259a2:	90 e0       	ldi	r25, 0x00	; 0
   259a4:	02 c0       	rjmp	.+4      	; 0x259aa <vfprintf+0x264>
   259a6:	81 e0       	ldi	r24, 0x01	; 1
   259a8:	90 e0       	ldi	r25, 0x00	; 0
   259aa:	01 11       	cpse	r16, r1
   259ac:	01 96       	adiw	r24, 0x01	; 1
   259ae:	11 23       	and	r17, r17
   259b0:	31 f0       	breq	.+12     	; 0x259be <vfprintf+0x278>
   259b2:	21 2f       	mov	r18, r17
   259b4:	30 e0       	ldi	r19, 0x00	; 0
   259b6:	2f 5f       	subi	r18, 0xFF	; 255
   259b8:	3f 4f       	sbci	r19, 0xFF	; 255
   259ba:	82 0f       	add	r24, r18
   259bc:	93 1f       	adc	r25, r19
   259be:	25 2d       	mov	r18, r5
   259c0:	30 e0       	ldi	r19, 0x00	; 0
   259c2:	82 17       	cp	r24, r18
   259c4:	93 07       	cpc	r25, r19
   259c6:	14 f4       	brge	.+4      	; 0x259cc <vfprintf+0x286>
   259c8:	58 1a       	sub	r5, r24
   259ca:	01 c0       	rjmp	.+2      	; 0x259ce <vfprintf+0x288>
   259cc:	51 2c       	mov	r5, r1
   259ce:	89 2d       	mov	r24, r9
   259d0:	89 70       	andi	r24, 0x09	; 9
   259d2:	41 f4       	brne	.+16     	; 0x259e4 <vfprintf+0x29e>
   259d4:	55 20       	and	r5, r5
   259d6:	31 f0       	breq	.+12     	; 0x259e4 <vfprintf+0x29e>
   259d8:	b7 01       	movw	r22, r14
   259da:	80 e2       	ldi	r24, 0x20	; 32
   259dc:	90 e0       	ldi	r25, 0x00	; 0
   259de:	a8 d7       	rcall	.+3920   	; 0x26930 <fputc>
   259e0:	5a 94       	dec	r5
   259e2:	f8 cf       	rjmp	.-16     	; 0x259d4 <vfprintf+0x28e>
   259e4:	00 23       	and	r16, r16
   259e6:	21 f0       	breq	.+8      	; 0x259f0 <vfprintf+0x2aa>
   259e8:	b7 01       	movw	r22, r14
   259ea:	80 2f       	mov	r24, r16
   259ec:	90 e0       	ldi	r25, 0x00	; 0
   259ee:	a0 d7       	rcall	.+3904   	; 0x26930 <fputc>
   259f0:	93 fc       	sbrc	r9, 3
   259f2:	08 c0       	rjmp	.+16     	; 0x25a04 <vfprintf+0x2be>
   259f4:	55 20       	and	r5, r5
   259f6:	31 f0       	breq	.+12     	; 0x25a04 <vfprintf+0x2be>
   259f8:	b7 01       	movw	r22, r14
   259fa:	80 e3       	ldi	r24, 0x30	; 48
   259fc:	90 e0       	ldi	r25, 0x00	; 0
   259fe:	98 d7       	rcall	.+3888   	; 0x26930 <fputc>
   25a00:	5a 94       	dec	r5
   25a02:	f8 cf       	rjmp	.-16     	; 0x259f4 <vfprintf+0x2ae>
   25a04:	97 fe       	sbrs	r9, 7
   25a06:	4a c0       	rjmp	.+148    	; 0x25a9c <vfprintf+0x356>
   25a08:	46 01       	movw	r8, r12
   25a0a:	d7 fe       	sbrs	r13, 7
   25a0c:	02 c0       	rjmp	.+4      	; 0x25a12 <vfprintf+0x2cc>
   25a0e:	81 2c       	mov	r8, r1
   25a10:	91 2c       	mov	r9, r1
   25a12:	c6 01       	movw	r24, r12
   25a14:	88 19       	sub	r24, r8
   25a16:	99 09       	sbc	r25, r9
   25a18:	f3 01       	movw	r30, r6
   25a1a:	e8 0f       	add	r30, r24
   25a1c:	f9 1f       	adc	r31, r25
   25a1e:	ed 87       	std	Y+13, r30	; 0x0d
   25a20:	fe 87       	std	Y+14, r31	; 0x0e
   25a22:	96 01       	movw	r18, r12
   25a24:	24 19       	sub	r18, r4
   25a26:	31 09       	sbc	r19, r1
   25a28:	2f 87       	std	Y+15, r18	; 0x0f
   25a2a:	38 8b       	std	Y+16, r19	; 0x10
   25a2c:	01 2f       	mov	r16, r17
   25a2e:	10 e0       	ldi	r17, 0x00	; 0
   25a30:	11 95       	neg	r17
   25a32:	01 95       	neg	r16
   25a34:	11 09       	sbc	r17, r1
   25a36:	3f ef       	ldi	r19, 0xFF	; 255
   25a38:	83 16       	cp	r8, r19
   25a3a:	93 06       	cpc	r9, r19
   25a3c:	21 f4       	brne	.+8      	; 0x25a46 <vfprintf+0x300>
   25a3e:	b7 01       	movw	r22, r14
   25a40:	8e e2       	ldi	r24, 0x2E	; 46
   25a42:	90 e0       	ldi	r25, 0x00	; 0
   25a44:	75 d7       	rcall	.+3818   	; 0x26930 <fputc>
   25a46:	c8 14       	cp	r12, r8
   25a48:	d9 04       	cpc	r13, r9
   25a4a:	4c f0       	brlt	.+18     	; 0x25a5e <vfprintf+0x318>
   25a4c:	8f 85       	ldd	r24, Y+15	; 0x0f
   25a4e:	98 89       	ldd	r25, Y+16	; 0x10
   25a50:	88 15       	cp	r24, r8
   25a52:	99 05       	cpc	r25, r9
   25a54:	24 f4       	brge	.+8      	; 0x25a5e <vfprintf+0x318>
   25a56:	ed 85       	ldd	r30, Y+13	; 0x0d
   25a58:	fe 85       	ldd	r31, Y+14	; 0x0e
   25a5a:	81 81       	ldd	r24, Z+1	; 0x01
   25a5c:	01 c0       	rjmp	.+2      	; 0x25a60 <vfprintf+0x31a>
   25a5e:	80 e3       	ldi	r24, 0x30	; 48
   25a60:	f1 e0       	ldi	r31, 0x01	; 1
   25a62:	8f 1a       	sub	r8, r31
   25a64:	91 08       	sbc	r9, r1
   25a66:	2d 85       	ldd	r18, Y+13	; 0x0d
   25a68:	3e 85       	ldd	r19, Y+14	; 0x0e
   25a6a:	2f 5f       	subi	r18, 0xFF	; 255
   25a6c:	3f 4f       	sbci	r19, 0xFF	; 255
   25a6e:	2d 87       	std	Y+13, r18	; 0x0d
   25a70:	3e 87       	std	Y+14, r19	; 0x0e
   25a72:	80 16       	cp	r8, r16
   25a74:	91 06       	cpc	r9, r17
   25a76:	24 f0       	brlt	.+8      	; 0x25a80 <vfprintf+0x33a>
   25a78:	b7 01       	movw	r22, r14
   25a7a:	90 e0       	ldi	r25, 0x00	; 0
   25a7c:	59 d7       	rcall	.+3762   	; 0x26930 <fputc>
   25a7e:	db cf       	rjmp	.-74     	; 0x25a36 <vfprintf+0x2f0>
   25a80:	c8 14       	cp	r12, r8
   25a82:	d9 04       	cpc	r13, r9
   25a84:	41 f4       	brne	.+16     	; 0x25a96 <vfprintf+0x350>
   25a86:	9a 81       	ldd	r25, Y+2	; 0x02
   25a88:	96 33       	cpi	r25, 0x36	; 54
   25a8a:	20 f4       	brcc	.+8      	; 0x25a94 <vfprintf+0x34e>
   25a8c:	95 33       	cpi	r25, 0x35	; 53
   25a8e:	19 f4       	brne	.+6      	; 0x25a96 <vfprintf+0x350>
   25a90:	3c 85       	ldd	r19, Y+12	; 0x0c
   25a92:	34 ff       	sbrs	r19, 4
   25a94:	81 e3       	ldi	r24, 0x31	; 49
   25a96:	b7 01       	movw	r22, r14
   25a98:	90 e0       	ldi	r25, 0x00	; 0
   25a9a:	48 c0       	rjmp	.+144    	; 0x25b2c <vfprintf+0x3e6>
   25a9c:	8a 81       	ldd	r24, Y+2	; 0x02
   25a9e:	81 33       	cpi	r24, 0x31	; 49
   25aa0:	19 f0       	breq	.+6      	; 0x25aa8 <vfprintf+0x362>
   25aa2:	9c 85       	ldd	r25, Y+12	; 0x0c
   25aa4:	9f 7e       	andi	r25, 0xEF	; 239
   25aa6:	9c 87       	std	Y+12, r25	; 0x0c
   25aa8:	b7 01       	movw	r22, r14
   25aaa:	90 e0       	ldi	r25, 0x00	; 0
   25aac:	41 d7       	rcall	.+3714   	; 0x26930 <fputc>
   25aae:	11 11       	cpse	r17, r1
   25ab0:	05 c0       	rjmp	.+10     	; 0x25abc <vfprintf+0x376>
   25ab2:	94 fc       	sbrc	r9, 4
   25ab4:	16 c0       	rjmp	.+44     	; 0x25ae2 <vfprintf+0x39c>
   25ab6:	85 e6       	ldi	r24, 0x65	; 101
   25ab8:	90 e0       	ldi	r25, 0x00	; 0
   25aba:	15 c0       	rjmp	.+42     	; 0x25ae6 <vfprintf+0x3a0>
   25abc:	b7 01       	movw	r22, r14
   25abe:	8e e2       	ldi	r24, 0x2E	; 46
   25ac0:	90 e0       	ldi	r25, 0x00	; 0
   25ac2:	36 d7       	rcall	.+3692   	; 0x26930 <fputc>
   25ac4:	1e 5f       	subi	r17, 0xFE	; 254
   25ac6:	82 e0       	ldi	r24, 0x02	; 2
   25ac8:	01 e0       	ldi	r16, 0x01	; 1
   25aca:	08 0f       	add	r16, r24
   25acc:	f3 01       	movw	r30, r6
   25ace:	e8 0f       	add	r30, r24
   25ad0:	f1 1d       	adc	r31, r1
   25ad2:	80 81       	ld	r24, Z
   25ad4:	b7 01       	movw	r22, r14
   25ad6:	90 e0       	ldi	r25, 0x00	; 0
   25ad8:	2b d7       	rcall	.+3670   	; 0x26930 <fputc>
   25ada:	80 2f       	mov	r24, r16
   25adc:	01 13       	cpse	r16, r17
   25ade:	f4 cf       	rjmp	.-24     	; 0x25ac8 <vfprintf+0x382>
   25ae0:	e8 cf       	rjmp	.-48     	; 0x25ab2 <vfprintf+0x36c>
   25ae2:	85 e4       	ldi	r24, 0x45	; 69
   25ae4:	90 e0       	ldi	r25, 0x00	; 0
   25ae6:	b7 01       	movw	r22, r14
   25ae8:	23 d7       	rcall	.+3654   	; 0x26930 <fputc>
   25aea:	d7 fc       	sbrc	r13, 7
   25aec:	06 c0       	rjmp	.+12     	; 0x25afa <vfprintf+0x3b4>
   25aee:	c1 14       	cp	r12, r1
   25af0:	d1 04       	cpc	r13, r1
   25af2:	41 f4       	brne	.+16     	; 0x25b04 <vfprintf+0x3be>
   25af4:	ec 85       	ldd	r30, Y+12	; 0x0c
   25af6:	e4 ff       	sbrs	r30, 4
   25af8:	05 c0       	rjmp	.+10     	; 0x25b04 <vfprintf+0x3be>
   25afa:	d1 94       	neg	r13
   25afc:	c1 94       	neg	r12
   25afe:	d1 08       	sbc	r13, r1
   25b00:	8d e2       	ldi	r24, 0x2D	; 45
   25b02:	01 c0       	rjmp	.+2      	; 0x25b06 <vfprintf+0x3c0>
   25b04:	8b e2       	ldi	r24, 0x2B	; 43
   25b06:	b7 01       	movw	r22, r14
   25b08:	90 e0       	ldi	r25, 0x00	; 0
   25b0a:	12 d7       	rcall	.+3620   	; 0x26930 <fputc>
   25b0c:	80 e3       	ldi	r24, 0x30	; 48
   25b0e:	2a e0       	ldi	r18, 0x0A	; 10
   25b10:	c2 16       	cp	r12, r18
   25b12:	d1 04       	cpc	r13, r1
   25b14:	2c f0       	brlt	.+10     	; 0x25b20 <vfprintf+0x3da>
   25b16:	8f 5f       	subi	r24, 0xFF	; 255
   25b18:	fa e0       	ldi	r31, 0x0A	; 10
   25b1a:	cf 1a       	sub	r12, r31
   25b1c:	d1 08       	sbc	r13, r1
   25b1e:	f7 cf       	rjmp	.-18     	; 0x25b0e <vfprintf+0x3c8>
   25b20:	b7 01       	movw	r22, r14
   25b22:	90 e0       	ldi	r25, 0x00	; 0
   25b24:	05 d7       	rcall	.+3594   	; 0x26930 <fputc>
   25b26:	b7 01       	movw	r22, r14
   25b28:	c6 01       	movw	r24, r12
   25b2a:	c0 96       	adiw	r24, 0x30	; 48
   25b2c:	01 d7       	rcall	.+3586   	; 0x26930 <fputc>
   25b2e:	49 c1       	rjmp	.+658    	; 0x25dc2 <vfprintf+0x67c>
   25b30:	83 36       	cpi	r24, 0x63	; 99
   25b32:	31 f0       	breq	.+12     	; 0x25b40 <vfprintf+0x3fa>
   25b34:	83 37       	cpi	r24, 0x73	; 115
   25b36:	79 f0       	breq	.+30     	; 0x25b56 <vfprintf+0x410>
   25b38:	83 35       	cpi	r24, 0x53	; 83
   25b3a:	09 f0       	breq	.+2      	; 0x25b3e <vfprintf+0x3f8>
   25b3c:	52 c0       	rjmp	.+164    	; 0x25be2 <vfprintf+0x49c>
   25b3e:	1f c0       	rjmp	.+62     	; 0x25b7e <vfprintf+0x438>
   25b40:	56 01       	movw	r10, r12
   25b42:	32 e0       	ldi	r19, 0x02	; 2
   25b44:	a3 0e       	add	r10, r19
   25b46:	b1 1c       	adc	r11, r1
   25b48:	f6 01       	movw	r30, r12
   25b4a:	80 81       	ld	r24, Z
   25b4c:	89 83       	std	Y+1, r24	; 0x01
   25b4e:	01 e0       	ldi	r16, 0x01	; 1
   25b50:	10 e0       	ldi	r17, 0x00	; 0
   25b52:	63 01       	movw	r12, r6
   25b54:	11 c0       	rjmp	.+34     	; 0x25b78 <vfprintf+0x432>
   25b56:	56 01       	movw	r10, r12
   25b58:	f2 e0       	ldi	r31, 0x02	; 2
   25b5a:	af 0e       	add	r10, r31
   25b5c:	b1 1c       	adc	r11, r1
   25b5e:	f6 01       	movw	r30, r12
   25b60:	c0 80       	ld	r12, Z
   25b62:	d1 80       	ldd	r13, Z+1	; 0x01
   25b64:	96 fe       	sbrs	r9, 6
   25b66:	03 c0       	rjmp	.+6      	; 0x25b6e <vfprintf+0x428>
   25b68:	61 2f       	mov	r22, r17
   25b6a:	70 e0       	ldi	r23, 0x00	; 0
   25b6c:	02 c0       	rjmp	.+4      	; 0x25b72 <vfprintf+0x42c>
   25b6e:	6f ef       	ldi	r22, 0xFF	; 255
   25b70:	7f ef       	ldi	r23, 0xFF	; 255
   25b72:	c6 01       	movw	r24, r12
   25b74:	6b d6       	rcall	.+3286   	; 0x2684c <strnlen>
   25b76:	8c 01       	movw	r16, r24
   25b78:	f9 2d       	mov	r31, r9
   25b7a:	ff 77       	andi	r31, 0x7F	; 127
   25b7c:	13 c0       	rjmp	.+38     	; 0x25ba4 <vfprintf+0x45e>
   25b7e:	56 01       	movw	r10, r12
   25b80:	22 e0       	ldi	r18, 0x02	; 2
   25b82:	a2 0e       	add	r10, r18
   25b84:	b1 1c       	adc	r11, r1
   25b86:	f6 01       	movw	r30, r12
   25b88:	c0 80       	ld	r12, Z
   25b8a:	d1 80       	ldd	r13, Z+1	; 0x01
   25b8c:	96 fe       	sbrs	r9, 6
   25b8e:	03 c0       	rjmp	.+6      	; 0x25b96 <vfprintf+0x450>
   25b90:	61 2f       	mov	r22, r17
   25b92:	70 e0       	ldi	r23, 0x00	; 0
   25b94:	02 c0       	rjmp	.+4      	; 0x25b9a <vfprintf+0x454>
   25b96:	6f ef       	ldi	r22, 0xFF	; 255
   25b98:	7f ef       	ldi	r23, 0xFF	; 255
   25b9a:	c6 01       	movw	r24, r12
   25b9c:	01 d6       	rcall	.+3074   	; 0x267a0 <strnlen_P>
   25b9e:	8c 01       	movw	r16, r24
   25ba0:	f9 2d       	mov	r31, r9
   25ba2:	f0 68       	ori	r31, 0x80	; 128
   25ba4:	9f 2e       	mov	r9, r31
   25ba6:	f3 fd       	sbrc	r31, 3
   25ba8:	18 c0       	rjmp	.+48     	; 0x25bda <vfprintf+0x494>
   25baa:	85 2d       	mov	r24, r5
   25bac:	90 e0       	ldi	r25, 0x00	; 0
   25bae:	08 17       	cp	r16, r24
   25bb0:	19 07       	cpc	r17, r25
   25bb2:	98 f4       	brcc	.+38     	; 0x25bda <vfprintf+0x494>
   25bb4:	b7 01       	movw	r22, r14
   25bb6:	80 e2       	ldi	r24, 0x20	; 32
   25bb8:	90 e0       	ldi	r25, 0x00	; 0
   25bba:	ba d6       	rcall	.+3444   	; 0x26930 <fputc>
   25bbc:	5a 94       	dec	r5
   25bbe:	f5 cf       	rjmp	.-22     	; 0x25baa <vfprintf+0x464>
   25bc0:	f6 01       	movw	r30, r12
   25bc2:	97 fc       	sbrc	r9, 7
   25bc4:	85 91       	lpm	r24, Z+
   25bc6:	97 fe       	sbrs	r9, 7
   25bc8:	81 91       	ld	r24, Z+
   25bca:	6f 01       	movw	r12, r30
   25bcc:	b7 01       	movw	r22, r14
   25bce:	90 e0       	ldi	r25, 0x00	; 0
   25bd0:	af d6       	rcall	.+3422   	; 0x26930 <fputc>
   25bd2:	51 10       	cpse	r5, r1
   25bd4:	5a 94       	dec	r5
   25bd6:	01 50       	subi	r16, 0x01	; 1
   25bd8:	11 09       	sbc	r17, r1
   25bda:	01 15       	cp	r16, r1
   25bdc:	11 05       	cpc	r17, r1
   25bde:	81 f7       	brne	.-32     	; 0x25bc0 <vfprintf+0x47a>
   25be0:	f0 c0       	rjmp	.+480    	; 0x25dc2 <vfprintf+0x67c>
   25be2:	84 36       	cpi	r24, 0x64	; 100
   25be4:	11 f0       	breq	.+4      	; 0x25bea <vfprintf+0x4a4>
   25be6:	89 36       	cpi	r24, 0x69	; 105
   25be8:	59 f5       	brne	.+86     	; 0x25c40 <vfprintf+0x4fa>
   25bea:	56 01       	movw	r10, r12
   25bec:	97 fe       	sbrs	r9, 7
   25bee:	09 c0       	rjmp	.+18     	; 0x25c02 <vfprintf+0x4bc>
   25bf0:	24 e0       	ldi	r18, 0x04	; 4
   25bf2:	a2 0e       	add	r10, r18
   25bf4:	b1 1c       	adc	r11, r1
   25bf6:	f6 01       	movw	r30, r12
   25bf8:	60 81       	ld	r22, Z
   25bfa:	71 81       	ldd	r23, Z+1	; 0x01
   25bfc:	82 81       	ldd	r24, Z+2	; 0x02
   25bfe:	93 81       	ldd	r25, Z+3	; 0x03
   25c00:	0a c0       	rjmp	.+20     	; 0x25c16 <vfprintf+0x4d0>
   25c02:	f2 e0       	ldi	r31, 0x02	; 2
   25c04:	af 0e       	add	r10, r31
   25c06:	b1 1c       	adc	r11, r1
   25c08:	f6 01       	movw	r30, r12
   25c0a:	60 81       	ld	r22, Z
   25c0c:	71 81       	ldd	r23, Z+1	; 0x01
   25c0e:	07 2e       	mov	r0, r23
   25c10:	00 0c       	add	r0, r0
   25c12:	88 0b       	sbc	r24, r24
   25c14:	99 0b       	sbc	r25, r25
   25c16:	f9 2d       	mov	r31, r9
   25c18:	ff 76       	andi	r31, 0x6F	; 111
   25c1a:	9f 2e       	mov	r9, r31
   25c1c:	97 ff       	sbrs	r25, 7
   25c1e:	09 c0       	rjmp	.+18     	; 0x25c32 <vfprintf+0x4ec>
   25c20:	90 95       	com	r25
   25c22:	80 95       	com	r24
   25c24:	70 95       	com	r23
   25c26:	61 95       	neg	r22
   25c28:	7f 4f       	sbci	r23, 0xFF	; 255
   25c2a:	8f 4f       	sbci	r24, 0xFF	; 255
   25c2c:	9f 4f       	sbci	r25, 0xFF	; 255
   25c2e:	f0 68       	ori	r31, 0x80	; 128
   25c30:	9f 2e       	mov	r9, r31
   25c32:	2a e0       	ldi	r18, 0x0A	; 10
   25c34:	30 e0       	ldi	r19, 0x00	; 0
   25c36:	a3 01       	movw	r20, r6
   25c38:	17 d7       	rcall	.+3630   	; 0x26a68 <__ultoa_invert>
   25c3a:	c8 2e       	mov	r12, r24
   25c3c:	c6 18       	sub	r12, r6
   25c3e:	3e c0       	rjmp	.+124    	; 0x25cbc <vfprintf+0x576>
   25c40:	09 2d       	mov	r16, r9
   25c42:	85 37       	cpi	r24, 0x75	; 117
   25c44:	21 f4       	brne	.+8      	; 0x25c4e <vfprintf+0x508>
   25c46:	0f 7e       	andi	r16, 0xEF	; 239
   25c48:	2a e0       	ldi	r18, 0x0A	; 10
   25c4a:	30 e0       	ldi	r19, 0x00	; 0
   25c4c:	1d c0       	rjmp	.+58     	; 0x25c88 <vfprintf+0x542>
   25c4e:	09 7f       	andi	r16, 0xF9	; 249
   25c50:	8f 36       	cpi	r24, 0x6F	; 111
   25c52:	91 f0       	breq	.+36     	; 0x25c78 <vfprintf+0x532>
   25c54:	18 f4       	brcc	.+6      	; 0x25c5c <vfprintf+0x516>
   25c56:	88 35       	cpi	r24, 0x58	; 88
   25c58:	59 f0       	breq	.+22     	; 0x25c70 <vfprintf+0x52a>
   25c5a:	bc c0       	rjmp	.+376    	; 0x25dd4 <vfprintf+0x68e>
   25c5c:	80 37       	cpi	r24, 0x70	; 112
   25c5e:	19 f0       	breq	.+6      	; 0x25c66 <vfprintf+0x520>
   25c60:	88 37       	cpi	r24, 0x78	; 120
   25c62:	11 f0       	breq	.+4      	; 0x25c68 <vfprintf+0x522>
   25c64:	b7 c0       	rjmp	.+366    	; 0x25dd4 <vfprintf+0x68e>
   25c66:	00 61       	ori	r16, 0x10	; 16
   25c68:	04 ff       	sbrs	r16, 4
   25c6a:	09 c0       	rjmp	.+18     	; 0x25c7e <vfprintf+0x538>
   25c6c:	04 60       	ori	r16, 0x04	; 4
   25c6e:	07 c0       	rjmp	.+14     	; 0x25c7e <vfprintf+0x538>
   25c70:	94 fe       	sbrs	r9, 4
   25c72:	08 c0       	rjmp	.+16     	; 0x25c84 <vfprintf+0x53e>
   25c74:	06 60       	ori	r16, 0x06	; 6
   25c76:	06 c0       	rjmp	.+12     	; 0x25c84 <vfprintf+0x53e>
   25c78:	28 e0       	ldi	r18, 0x08	; 8
   25c7a:	30 e0       	ldi	r19, 0x00	; 0
   25c7c:	05 c0       	rjmp	.+10     	; 0x25c88 <vfprintf+0x542>
   25c7e:	20 e1       	ldi	r18, 0x10	; 16
   25c80:	30 e0       	ldi	r19, 0x00	; 0
   25c82:	02 c0       	rjmp	.+4      	; 0x25c88 <vfprintf+0x542>
   25c84:	20 e1       	ldi	r18, 0x10	; 16
   25c86:	32 e0       	ldi	r19, 0x02	; 2
   25c88:	56 01       	movw	r10, r12
   25c8a:	07 ff       	sbrs	r16, 7
   25c8c:	09 c0       	rjmp	.+18     	; 0x25ca0 <vfprintf+0x55a>
   25c8e:	84 e0       	ldi	r24, 0x04	; 4
   25c90:	a8 0e       	add	r10, r24
   25c92:	b1 1c       	adc	r11, r1
   25c94:	f6 01       	movw	r30, r12
   25c96:	60 81       	ld	r22, Z
   25c98:	71 81       	ldd	r23, Z+1	; 0x01
   25c9a:	82 81       	ldd	r24, Z+2	; 0x02
   25c9c:	93 81       	ldd	r25, Z+3	; 0x03
   25c9e:	08 c0       	rjmp	.+16     	; 0x25cb0 <vfprintf+0x56a>
   25ca0:	f2 e0       	ldi	r31, 0x02	; 2
   25ca2:	af 0e       	add	r10, r31
   25ca4:	b1 1c       	adc	r11, r1
   25ca6:	f6 01       	movw	r30, r12
   25ca8:	60 81       	ld	r22, Z
   25caa:	71 81       	ldd	r23, Z+1	; 0x01
   25cac:	80 e0       	ldi	r24, 0x00	; 0
   25cae:	90 e0       	ldi	r25, 0x00	; 0
   25cb0:	a3 01       	movw	r20, r6
   25cb2:	da d6       	rcall	.+3508   	; 0x26a68 <__ultoa_invert>
   25cb4:	c8 2e       	mov	r12, r24
   25cb6:	c6 18       	sub	r12, r6
   25cb8:	0f 77       	andi	r16, 0x7F	; 127
   25cba:	90 2e       	mov	r9, r16
   25cbc:	96 fe       	sbrs	r9, 6
   25cbe:	0b c0       	rjmp	.+22     	; 0x25cd6 <vfprintf+0x590>
   25cc0:	09 2d       	mov	r16, r9
   25cc2:	0e 7f       	andi	r16, 0xFE	; 254
   25cc4:	c1 16       	cp	r12, r17
   25cc6:	50 f4       	brcc	.+20     	; 0x25cdc <vfprintf+0x596>
   25cc8:	94 fe       	sbrs	r9, 4
   25cca:	0a c0       	rjmp	.+20     	; 0x25ce0 <vfprintf+0x59a>
   25ccc:	92 fc       	sbrc	r9, 2
   25cce:	08 c0       	rjmp	.+16     	; 0x25ce0 <vfprintf+0x59a>
   25cd0:	09 2d       	mov	r16, r9
   25cd2:	0e 7e       	andi	r16, 0xEE	; 238
   25cd4:	05 c0       	rjmp	.+10     	; 0x25ce0 <vfprintf+0x59a>
   25cd6:	dc 2c       	mov	r13, r12
   25cd8:	09 2d       	mov	r16, r9
   25cda:	03 c0       	rjmp	.+6      	; 0x25ce2 <vfprintf+0x59c>
   25cdc:	dc 2c       	mov	r13, r12
   25cde:	01 c0       	rjmp	.+2      	; 0x25ce2 <vfprintf+0x59c>
   25ce0:	d1 2e       	mov	r13, r17
   25ce2:	04 ff       	sbrs	r16, 4
   25ce4:	0d c0       	rjmp	.+26     	; 0x25d00 <vfprintf+0x5ba>
   25ce6:	fe 01       	movw	r30, r28
   25ce8:	ec 0d       	add	r30, r12
   25cea:	f1 1d       	adc	r31, r1
   25cec:	80 81       	ld	r24, Z
   25cee:	80 33       	cpi	r24, 0x30	; 48
   25cf0:	11 f4       	brne	.+4      	; 0x25cf6 <vfprintf+0x5b0>
   25cf2:	09 7e       	andi	r16, 0xE9	; 233
   25cf4:	09 c0       	rjmp	.+18     	; 0x25d08 <vfprintf+0x5c2>
   25cf6:	02 ff       	sbrs	r16, 2
   25cf8:	06 c0       	rjmp	.+12     	; 0x25d06 <vfprintf+0x5c0>
   25cfa:	d3 94       	inc	r13
   25cfc:	d3 94       	inc	r13
   25cfe:	04 c0       	rjmp	.+8      	; 0x25d08 <vfprintf+0x5c2>
   25d00:	80 2f       	mov	r24, r16
   25d02:	86 78       	andi	r24, 0x86	; 134
   25d04:	09 f0       	breq	.+2      	; 0x25d08 <vfprintf+0x5c2>
   25d06:	d3 94       	inc	r13
   25d08:	03 fd       	sbrc	r16, 3
   25d0a:	10 c0       	rjmp	.+32     	; 0x25d2c <vfprintf+0x5e6>
   25d0c:	00 ff       	sbrs	r16, 0
   25d0e:	06 c0       	rjmp	.+12     	; 0x25d1c <vfprintf+0x5d6>
   25d10:	1c 2d       	mov	r17, r12
   25d12:	d5 14       	cp	r13, r5
   25d14:	78 f4       	brcc	.+30     	; 0x25d34 <vfprintf+0x5ee>
   25d16:	15 0d       	add	r17, r5
   25d18:	1d 19       	sub	r17, r13
   25d1a:	0c c0       	rjmp	.+24     	; 0x25d34 <vfprintf+0x5ee>
   25d1c:	d5 14       	cp	r13, r5
   25d1e:	50 f4       	brcc	.+20     	; 0x25d34 <vfprintf+0x5ee>
   25d20:	b7 01       	movw	r22, r14
   25d22:	80 e2       	ldi	r24, 0x20	; 32
   25d24:	90 e0       	ldi	r25, 0x00	; 0
   25d26:	04 d6       	rcall	.+3080   	; 0x26930 <fputc>
   25d28:	d3 94       	inc	r13
   25d2a:	f8 cf       	rjmp	.-16     	; 0x25d1c <vfprintf+0x5d6>
   25d2c:	d5 14       	cp	r13, r5
   25d2e:	10 f4       	brcc	.+4      	; 0x25d34 <vfprintf+0x5ee>
   25d30:	5d 18       	sub	r5, r13
   25d32:	01 c0       	rjmp	.+2      	; 0x25d36 <vfprintf+0x5f0>
   25d34:	51 2c       	mov	r5, r1
   25d36:	04 ff       	sbrs	r16, 4
   25d38:	0f c0       	rjmp	.+30     	; 0x25d58 <vfprintf+0x612>
   25d3a:	b7 01       	movw	r22, r14
   25d3c:	80 e3       	ldi	r24, 0x30	; 48
   25d3e:	90 e0       	ldi	r25, 0x00	; 0
   25d40:	f7 d5       	rcall	.+3054   	; 0x26930 <fputc>
   25d42:	02 ff       	sbrs	r16, 2
   25d44:	16 c0       	rjmp	.+44     	; 0x25d72 <vfprintf+0x62c>
   25d46:	01 fd       	sbrc	r16, 1
   25d48:	03 c0       	rjmp	.+6      	; 0x25d50 <vfprintf+0x60a>
   25d4a:	88 e7       	ldi	r24, 0x78	; 120
   25d4c:	90 e0       	ldi	r25, 0x00	; 0
   25d4e:	02 c0       	rjmp	.+4      	; 0x25d54 <vfprintf+0x60e>
   25d50:	88 e5       	ldi	r24, 0x58	; 88
   25d52:	90 e0       	ldi	r25, 0x00	; 0
   25d54:	b7 01       	movw	r22, r14
   25d56:	0c c0       	rjmp	.+24     	; 0x25d70 <vfprintf+0x62a>
   25d58:	80 2f       	mov	r24, r16
   25d5a:	86 78       	andi	r24, 0x86	; 134
   25d5c:	51 f0       	breq	.+20     	; 0x25d72 <vfprintf+0x62c>
   25d5e:	01 ff       	sbrs	r16, 1
   25d60:	02 c0       	rjmp	.+4      	; 0x25d66 <vfprintf+0x620>
   25d62:	8b e2       	ldi	r24, 0x2B	; 43
   25d64:	01 c0       	rjmp	.+2      	; 0x25d68 <vfprintf+0x622>
   25d66:	80 e2       	ldi	r24, 0x20	; 32
   25d68:	07 fd       	sbrc	r16, 7
   25d6a:	8d e2       	ldi	r24, 0x2D	; 45
   25d6c:	b7 01       	movw	r22, r14
   25d6e:	90 e0       	ldi	r25, 0x00	; 0
   25d70:	df d5       	rcall	.+3006   	; 0x26930 <fputc>
   25d72:	c1 16       	cp	r12, r17
   25d74:	30 f4       	brcc	.+12     	; 0x25d82 <vfprintf+0x63c>
   25d76:	b7 01       	movw	r22, r14
   25d78:	80 e3       	ldi	r24, 0x30	; 48
   25d7a:	90 e0       	ldi	r25, 0x00	; 0
   25d7c:	d9 d5       	rcall	.+2994   	; 0x26930 <fputc>
   25d7e:	11 50       	subi	r17, 0x01	; 1
   25d80:	f8 cf       	rjmp	.-16     	; 0x25d72 <vfprintf+0x62c>
   25d82:	ca 94       	dec	r12
   25d84:	f3 01       	movw	r30, r6
   25d86:	ec 0d       	add	r30, r12
   25d88:	f1 1d       	adc	r31, r1
   25d8a:	80 81       	ld	r24, Z
   25d8c:	b7 01       	movw	r22, r14
   25d8e:	90 e0       	ldi	r25, 0x00	; 0
   25d90:	cf d5       	rcall	.+2974   	; 0x26930 <fputc>
   25d92:	c1 10       	cpse	r12, r1
   25d94:	f6 cf       	rjmp	.-20     	; 0x25d82 <vfprintf+0x63c>
   25d96:	15 c0       	rjmp	.+42     	; 0x25dc2 <vfprintf+0x67c>
   25d98:	f4 e0       	ldi	r31, 0x04	; 4
   25d9a:	f5 15       	cp	r31, r5
   25d9c:	50 f5       	brcc	.+84     	; 0x25df2 <vfprintf+0x6ac>
   25d9e:	84 e0       	ldi	r24, 0x04	; 4
   25da0:	58 1a       	sub	r5, r24
   25da2:	93 fe       	sbrs	r9, 3
   25da4:	1e c0       	rjmp	.+60     	; 0x25de2 <vfprintf+0x69c>
   25da6:	01 11       	cpse	r16, r1
   25da8:	25 c0       	rjmp	.+74     	; 0x25df4 <vfprintf+0x6ae>
   25daa:	2c 85       	ldd	r18, Y+12	; 0x0c
   25dac:	23 ff       	sbrs	r18, 3
   25dae:	27 c0       	rjmp	.+78     	; 0x25dfe <vfprintf+0x6b8>
   25db0:	02 e2       	ldi	r16, 0x22	; 34
   25db2:	13 e0       	ldi	r17, 0x03	; 3
   25db4:	39 2d       	mov	r19, r9
   25db6:	30 71       	andi	r19, 0x10	; 16
   25db8:	93 2e       	mov	r9, r19
   25dba:	f8 01       	movw	r30, r16
   25dbc:	84 91       	lpm	r24, Z
   25dbe:	81 11       	cpse	r24, r1
   25dc0:	21 c0       	rjmp	.+66     	; 0x25e04 <vfprintf+0x6be>
   25dc2:	55 20       	and	r5, r5
   25dc4:	09 f4       	brne	.+2      	; 0x25dc8 <vfprintf+0x682>
   25dc6:	fc cc       	rjmp	.-1544   	; 0x257c0 <vfprintf+0x7a>
   25dc8:	b7 01       	movw	r22, r14
   25dca:	80 e2       	ldi	r24, 0x20	; 32
   25dcc:	90 e0       	ldi	r25, 0x00	; 0
   25dce:	b0 d5       	rcall	.+2912   	; 0x26930 <fputc>
   25dd0:	5a 94       	dec	r5
   25dd2:	f7 cf       	rjmp	.-18     	; 0x25dc2 <vfprintf+0x67c>
   25dd4:	f7 01       	movw	r30, r14
   25dd6:	86 81       	ldd	r24, Z+6	; 0x06
   25dd8:	97 81       	ldd	r25, Z+7	; 0x07
   25dda:	23 c0       	rjmp	.+70     	; 0x25e22 <vfprintf+0x6dc>
   25ddc:	8f ef       	ldi	r24, 0xFF	; 255
   25dde:	9f ef       	ldi	r25, 0xFF	; 255
   25de0:	20 c0       	rjmp	.+64     	; 0x25e22 <vfprintf+0x6dc>
   25de2:	b7 01       	movw	r22, r14
   25de4:	80 e2       	ldi	r24, 0x20	; 32
   25de6:	90 e0       	ldi	r25, 0x00	; 0
   25de8:	a3 d5       	rcall	.+2886   	; 0x26930 <fputc>
   25dea:	5a 94       	dec	r5
   25dec:	51 10       	cpse	r5, r1
   25dee:	f9 cf       	rjmp	.-14     	; 0x25de2 <vfprintf+0x69c>
   25df0:	da cf       	rjmp	.-76     	; 0x25da6 <vfprintf+0x660>
   25df2:	51 2c       	mov	r5, r1
   25df4:	b7 01       	movw	r22, r14
   25df6:	80 2f       	mov	r24, r16
   25df8:	90 e0       	ldi	r25, 0x00	; 0
   25dfa:	9a d5       	rcall	.+2868   	; 0x26930 <fputc>
   25dfc:	d6 cf       	rjmp	.-84     	; 0x25daa <vfprintf+0x664>
   25dfe:	06 e2       	ldi	r16, 0x26	; 38
   25e00:	13 e0       	ldi	r17, 0x03	; 3
   25e02:	d8 cf       	rjmp	.-80     	; 0x25db4 <vfprintf+0x66e>
   25e04:	91 10       	cpse	r9, r1
   25e06:	80 52       	subi	r24, 0x20	; 32
   25e08:	b7 01       	movw	r22, r14
   25e0a:	90 e0       	ldi	r25, 0x00	; 0
   25e0c:	91 d5       	rcall	.+2850   	; 0x26930 <fputc>
   25e0e:	0f 5f       	subi	r16, 0xFF	; 255
   25e10:	1f 4f       	sbci	r17, 0xFF	; 255
   25e12:	d3 cf       	rjmp	.-90     	; 0x25dba <vfprintf+0x674>
   25e14:	23 e0       	ldi	r18, 0x03	; 3
   25e16:	25 15       	cp	r18, r5
   25e18:	10 f4       	brcc	.+4      	; 0x25e1e <vfprintf+0x6d8>
   25e1a:	83 e0       	ldi	r24, 0x03	; 3
   25e1c:	c1 cf       	rjmp	.-126    	; 0x25da0 <vfprintf+0x65a>
   25e1e:	51 2c       	mov	r5, r1
   25e20:	c4 cf       	rjmp	.-120    	; 0x25daa <vfprintf+0x664>
   25e22:	60 96       	adiw	r28, 0x10	; 16
   25e24:	cd bf       	out	0x3d, r28	; 61
   25e26:	de bf       	out	0x3e, r29	; 62
   25e28:	df 91       	pop	r29
   25e2a:	cf 91       	pop	r28
   25e2c:	1f 91       	pop	r17
   25e2e:	0f 91       	pop	r16
   25e30:	ff 90       	pop	r15
   25e32:	ef 90       	pop	r14
   25e34:	df 90       	pop	r13
   25e36:	cf 90       	pop	r12
   25e38:	bf 90       	pop	r11
   25e3a:	af 90       	pop	r10
   25e3c:	9f 90       	pop	r9
   25e3e:	8f 90       	pop	r8
   25e40:	7f 90       	pop	r7
   25e42:	6f 90       	pop	r6
   25e44:	5f 90       	pop	r5
   25e46:	4f 90       	pop	r4
   25e48:	3f 90       	pop	r3
   25e4a:	2f 90       	pop	r2
   25e4c:	08 95       	ret

00025e4e <__mulsi3>:
   25e4e:	db 01       	movw	r26, r22
   25e50:	8f 93       	push	r24
   25e52:	9f 93       	push	r25
   25e54:	87 d0       	rcall	.+270    	; 0x25f64 <__muluhisi3>
   25e56:	bf 91       	pop	r27
   25e58:	af 91       	pop	r26
   25e5a:	a2 9f       	mul	r26, r18
   25e5c:	80 0d       	add	r24, r0
   25e5e:	91 1d       	adc	r25, r1
   25e60:	a3 9f       	mul	r26, r19
   25e62:	90 0d       	add	r25, r0
   25e64:	b2 9f       	mul	r27, r18
   25e66:	90 0d       	add	r25, r0
   25e68:	11 24       	eor	r1, r1
   25e6a:	08 95       	ret

00025e6c <__udivmodhi4>:
   25e6c:	aa 1b       	sub	r26, r26
   25e6e:	bb 1b       	sub	r27, r27
   25e70:	51 e1       	ldi	r21, 0x11	; 17
   25e72:	07 c0       	rjmp	.+14     	; 0x25e82 <__udivmodhi4_ep>

00025e74 <__udivmodhi4_loop>:
   25e74:	aa 1f       	adc	r26, r26
   25e76:	bb 1f       	adc	r27, r27
   25e78:	a6 17       	cp	r26, r22
   25e7a:	b7 07       	cpc	r27, r23
   25e7c:	10 f0       	brcs	.+4      	; 0x25e82 <__udivmodhi4_ep>
   25e7e:	a6 1b       	sub	r26, r22
   25e80:	b7 0b       	sbc	r27, r23

00025e82 <__udivmodhi4_ep>:
   25e82:	88 1f       	adc	r24, r24
   25e84:	99 1f       	adc	r25, r25
   25e86:	5a 95       	dec	r21
   25e88:	a9 f7       	brne	.-22     	; 0x25e74 <__udivmodhi4_loop>
   25e8a:	80 95       	com	r24
   25e8c:	90 95       	com	r25
   25e8e:	bc 01       	movw	r22, r24
   25e90:	cd 01       	movw	r24, r26
   25e92:	08 95       	ret

00025e94 <__divmodhi4>:
   25e94:	97 fb       	bst	r25, 7
   25e96:	07 2e       	mov	r0, r23
   25e98:	16 f4       	brtc	.+4      	; 0x25e9e <__divmodhi4+0xa>
   25e9a:	00 94       	com	r0
   25e9c:	06 d0       	rcall	.+12     	; 0x25eaa <__divmodhi4_neg1>
   25e9e:	77 fd       	sbrc	r23, 7
   25ea0:	08 d0       	rcall	.+16     	; 0x25eb2 <__divmodhi4_neg2>
   25ea2:	e4 df       	rcall	.-56     	; 0x25e6c <__udivmodhi4>
   25ea4:	07 fc       	sbrc	r0, 7
   25ea6:	05 d0       	rcall	.+10     	; 0x25eb2 <__divmodhi4_neg2>
   25ea8:	3e f4       	brtc	.+14     	; 0x25eb8 <__divmodhi4_exit>

00025eaa <__divmodhi4_neg1>:
   25eaa:	90 95       	com	r25
   25eac:	81 95       	neg	r24
   25eae:	9f 4f       	sbci	r25, 0xFF	; 255
   25eb0:	08 95       	ret

00025eb2 <__divmodhi4_neg2>:
   25eb2:	70 95       	com	r23
   25eb4:	61 95       	neg	r22
   25eb6:	7f 4f       	sbci	r23, 0xFF	; 255

00025eb8 <__divmodhi4_exit>:
   25eb8:	08 95       	ret

00025eba <__udivmodsi4>:
   25eba:	a1 e2       	ldi	r26, 0x21	; 33
   25ebc:	1a 2e       	mov	r1, r26
   25ebe:	aa 1b       	sub	r26, r26
   25ec0:	bb 1b       	sub	r27, r27
   25ec2:	fd 01       	movw	r30, r26
   25ec4:	0d c0       	rjmp	.+26     	; 0x25ee0 <__udivmodsi4_ep>

00025ec6 <__udivmodsi4_loop>:
   25ec6:	aa 1f       	adc	r26, r26
   25ec8:	bb 1f       	adc	r27, r27
   25eca:	ee 1f       	adc	r30, r30
   25ecc:	ff 1f       	adc	r31, r31
   25ece:	a2 17       	cp	r26, r18
   25ed0:	b3 07       	cpc	r27, r19
   25ed2:	e4 07       	cpc	r30, r20
   25ed4:	f5 07       	cpc	r31, r21
   25ed6:	20 f0       	brcs	.+8      	; 0x25ee0 <__udivmodsi4_ep>
   25ed8:	a2 1b       	sub	r26, r18
   25eda:	b3 0b       	sbc	r27, r19
   25edc:	e4 0b       	sbc	r30, r20
   25ede:	f5 0b       	sbc	r31, r21

00025ee0 <__udivmodsi4_ep>:
   25ee0:	66 1f       	adc	r22, r22
   25ee2:	77 1f       	adc	r23, r23
   25ee4:	88 1f       	adc	r24, r24
   25ee6:	99 1f       	adc	r25, r25
   25ee8:	1a 94       	dec	r1
   25eea:	69 f7       	brne	.-38     	; 0x25ec6 <__udivmodsi4_loop>
   25eec:	60 95       	com	r22
   25eee:	70 95       	com	r23
   25ef0:	80 95       	com	r24
   25ef2:	90 95       	com	r25
   25ef4:	9b 01       	movw	r18, r22
   25ef6:	ac 01       	movw	r20, r24
   25ef8:	bd 01       	movw	r22, r26
   25efa:	cf 01       	movw	r24, r30
   25efc:	08 95       	ret

00025efe <__divmodsi4>:
   25efe:	05 2e       	mov	r0, r21
   25f00:	97 fb       	bst	r25, 7
   25f02:	16 f4       	brtc	.+4      	; 0x25f08 <__divmodsi4+0xa>
   25f04:	00 94       	com	r0
   25f06:	0f d0       	rcall	.+30     	; 0x25f26 <__negsi2>
   25f08:	57 fd       	sbrc	r21, 7
   25f0a:	05 d0       	rcall	.+10     	; 0x25f16 <__divmodsi4_neg2>
   25f0c:	d6 df       	rcall	.-84     	; 0x25eba <__udivmodsi4>
   25f0e:	07 fc       	sbrc	r0, 7
   25f10:	02 d0       	rcall	.+4      	; 0x25f16 <__divmodsi4_neg2>
   25f12:	46 f4       	brtc	.+16     	; 0x25f24 <__divmodsi4_exit>
   25f14:	08 c0       	rjmp	.+16     	; 0x25f26 <__negsi2>

00025f16 <__divmodsi4_neg2>:
   25f16:	50 95       	com	r21
   25f18:	40 95       	com	r20
   25f1a:	30 95       	com	r19
   25f1c:	21 95       	neg	r18
   25f1e:	3f 4f       	sbci	r19, 0xFF	; 255
   25f20:	4f 4f       	sbci	r20, 0xFF	; 255
   25f22:	5f 4f       	sbci	r21, 0xFF	; 255

00025f24 <__divmodsi4_exit>:
   25f24:	08 95       	ret

00025f26 <__negsi2>:
   25f26:	90 95       	com	r25
   25f28:	80 95       	com	r24
   25f2a:	70 95       	com	r23
   25f2c:	61 95       	neg	r22
   25f2e:	7f 4f       	sbci	r23, 0xFF	; 255
   25f30:	8f 4f       	sbci	r24, 0xFF	; 255
   25f32:	9f 4f       	sbci	r25, 0xFF	; 255
   25f34:	08 95       	ret

00025f36 <__tablejump2__>:
   25f36:	ee 0f       	add	r30, r30
   25f38:	ff 1f       	adc	r31, r31
   25f3a:	88 1f       	adc	r24, r24
   25f3c:	8b bf       	out	0x3b, r24	; 59
   25f3e:	07 90       	elpm	r0, Z+
   25f40:	f6 91       	elpm	r31, Z
   25f42:	e0 2d       	mov	r30, r0
   25f44:	19 94       	eijmp

00025f46 <__umulhisi3>:
   25f46:	a2 9f       	mul	r26, r18
   25f48:	b0 01       	movw	r22, r0
   25f4a:	b3 9f       	mul	r27, r19
   25f4c:	c0 01       	movw	r24, r0
   25f4e:	a3 9f       	mul	r26, r19
   25f50:	70 0d       	add	r23, r0
   25f52:	81 1d       	adc	r24, r1
   25f54:	11 24       	eor	r1, r1
   25f56:	91 1d       	adc	r25, r1
   25f58:	b2 9f       	mul	r27, r18
   25f5a:	70 0d       	add	r23, r0
   25f5c:	81 1d       	adc	r24, r1
   25f5e:	11 24       	eor	r1, r1
   25f60:	91 1d       	adc	r25, r1
   25f62:	08 95       	ret

00025f64 <__muluhisi3>:
   25f64:	f0 df       	rcall	.-32     	; 0x25f46 <__umulhisi3>
   25f66:	a5 9f       	mul	r26, r21
   25f68:	90 0d       	add	r25, r0
   25f6a:	b4 9f       	mul	r27, r20
   25f6c:	90 0d       	add	r25, r0
   25f6e:	a4 9f       	mul	r26, r20
   25f70:	80 0d       	add	r24, r0
   25f72:	91 1d       	adc	r25, r1
   25f74:	11 24       	eor	r1, r1
   25f76:	08 95       	ret

00025f78 <__muldi3>:
   25f78:	df 93       	push	r29
   25f7a:	cf 93       	push	r28
   25f7c:	1f 93       	push	r17
   25f7e:	0f 93       	push	r16
   25f80:	9a 9d       	mul	r25, r10
   25f82:	f0 2d       	mov	r31, r0
   25f84:	21 9f       	mul	r18, r17
   25f86:	f0 0d       	add	r31, r0
   25f88:	8b 9d       	mul	r24, r11
   25f8a:	f0 0d       	add	r31, r0
   25f8c:	8a 9d       	mul	r24, r10
   25f8e:	e0 2d       	mov	r30, r0
   25f90:	f1 0d       	add	r31, r1
   25f92:	03 9f       	mul	r16, r19
   25f94:	f0 0d       	add	r31, r0
   25f96:	02 9f       	mul	r16, r18
   25f98:	e0 0d       	add	r30, r0
   25f9a:	f1 1d       	adc	r31, r1
   25f9c:	4e 9d       	mul	r20, r14
   25f9e:	e0 0d       	add	r30, r0
   25fa0:	f1 1d       	adc	r31, r1
   25fa2:	5e 9d       	mul	r21, r14
   25fa4:	f0 0d       	add	r31, r0
   25fa6:	4f 9d       	mul	r20, r15
   25fa8:	f0 0d       	add	r31, r0
   25faa:	7f 93       	push	r23
   25fac:	6f 93       	push	r22
   25fae:	bf 92       	push	r11
   25fb0:	af 92       	push	r10
   25fb2:	5f 93       	push	r21
   25fb4:	4f 93       	push	r20
   25fb6:	d5 01       	movw	r26, r10
   25fb8:	c6 df       	rcall	.-116    	; 0x25f46 <__umulhisi3>
   25fba:	8b 01       	movw	r16, r22
   25fbc:	ac 01       	movw	r20, r24
   25fbe:	d7 01       	movw	r26, r14
   25fc0:	c2 df       	rcall	.-124    	; 0x25f46 <__umulhisi3>
   25fc2:	eb 01       	movw	r28, r22
   25fc4:	e8 0f       	add	r30, r24
   25fc6:	f9 1f       	adc	r31, r25
   25fc8:	d6 01       	movw	r26, r12
   25fca:	1f d0       	rcall	.+62     	; 0x2600a <__muldi3_6>
   25fcc:	2f 91       	pop	r18
   25fce:	3f 91       	pop	r19
   25fd0:	d6 01       	movw	r26, r12
   25fd2:	b9 df       	rcall	.-142    	; 0x25f46 <__umulhisi3>
   25fd4:	c6 0f       	add	r28, r22
   25fd6:	d7 1f       	adc	r29, r23
   25fd8:	e8 1f       	adc	r30, r24
   25fda:	f9 1f       	adc	r31, r25
   25fdc:	af 91       	pop	r26
   25fde:	bf 91       	pop	r27
   25fe0:	14 d0       	rcall	.+40     	; 0x2600a <__muldi3_6>
   25fe2:	2f 91       	pop	r18
   25fe4:	3f 91       	pop	r19
   25fe6:	af df       	rcall	.-162    	; 0x25f46 <__umulhisi3>
   25fe8:	c6 0f       	add	r28, r22
   25fea:	d7 1f       	adc	r29, r23
   25fec:	e8 1f       	adc	r30, r24
   25fee:	f9 1f       	adc	r31, r25
   25ff0:	d6 01       	movw	r26, r12
   25ff2:	a9 df       	rcall	.-174    	; 0x25f46 <__umulhisi3>
   25ff4:	e6 0f       	add	r30, r22
   25ff6:	f7 1f       	adc	r31, r23
   25ff8:	98 01       	movw	r18, r16
   25ffa:	be 01       	movw	r22, r28
   25ffc:	cf 01       	movw	r24, r30
   25ffe:	11 24       	eor	r1, r1
   26000:	0f 91       	pop	r16
   26002:	1f 91       	pop	r17
   26004:	cf 91       	pop	r28
   26006:	df 91       	pop	r29
   26008:	08 95       	ret

0002600a <__muldi3_6>:
   2600a:	9d df       	rcall	.-198    	; 0x25f46 <__umulhisi3>
   2600c:	46 0f       	add	r20, r22
   2600e:	57 1f       	adc	r21, r23
   26010:	c8 1f       	adc	r28, r24
   26012:	d9 1f       	adc	r29, r25
   26014:	08 f4       	brcc	.+2      	; 0x26018 <__muldi3_6+0xe>
   26016:	31 96       	adiw	r30, 0x01	; 1
   26018:	08 95       	ret

0002601a <__moddi3>:
   2601a:	68 94       	set
   2601c:	01 c0       	rjmp	.+2      	; 0x26020 <__divdi3_moddi3>

0002601e <__divdi3>:
   2601e:	e8 94       	clt

00026020 <__divdi3_moddi3>:
   26020:	f9 2f       	mov	r31, r25
   26022:	f1 2b       	or	r31, r17
   26024:	0a f0       	brmi	.+2      	; 0x26028 <__divdi3_moddi3+0x8>
   26026:	27 c0       	rjmp	.+78     	; 0x26076 <__udivdi3_umoddi3>
   26028:	a0 e0       	ldi	r26, 0x00	; 0
   2602a:	b0 e0       	ldi	r27, 0x00	; 0
   2602c:	eb e8       	ldi	r30, 0x8B	; 139
   2602e:	f1 e0       	ldi	r31, 0x01	; 1
   26030:	93 c0       	rjmp	.+294    	; 0x26158 <__prologue_saves__+0xc>
   26032:	09 2e       	mov	r0, r25
   26034:	05 94       	asr	r0
   26036:	1a f4       	brpl	.+6      	; 0x2603e <__divdi3_moddi3+0x1e>
   26038:	79 d0       	rcall	.+242    	; 0x2612c <__negdi2>
   2603a:	11 23       	and	r17, r17
   2603c:	92 f4       	brpl	.+36     	; 0x26062 <__divdi3_moddi3+0x42>
   2603e:	f0 e8       	ldi	r31, 0x80	; 128
   26040:	0f 26       	eor	r0, r31
   26042:	ff ef       	ldi	r31, 0xFF	; 255
   26044:	e0 94       	com	r14
   26046:	f0 94       	com	r15
   26048:	00 95       	com	r16
   2604a:	10 95       	com	r17
   2604c:	b0 94       	com	r11
   2604e:	c0 94       	com	r12
   26050:	d0 94       	com	r13
   26052:	a1 94       	neg	r10
   26054:	bf 0a       	sbc	r11, r31
   26056:	cf 0a       	sbc	r12, r31
   26058:	df 0a       	sbc	r13, r31
   2605a:	ef 0a       	sbc	r14, r31
   2605c:	ff 0a       	sbc	r15, r31
   2605e:	0f 0b       	sbc	r16, r31
   26060:	1f 0b       	sbc	r17, r31
   26062:	13 d0       	rcall	.+38     	; 0x2608a <__udivmod64>
   26064:	07 fc       	sbrc	r0, 7
   26066:	62 d0       	rcall	.+196    	; 0x2612c <__negdi2>
   26068:	cd b7       	in	r28, 0x3d	; 61
   2606a:	de b7       	in	r29, 0x3e	; 62
   2606c:	ec e0       	ldi	r30, 0x0C	; 12
   2606e:	8d c0       	rjmp	.+282    	; 0x2618a <__epilogue_restores__+0xc>

00026070 <__umoddi3>:
   26070:	68 94       	set
   26072:	01 c0       	rjmp	.+2      	; 0x26076 <__udivdi3_umoddi3>

00026074 <__udivdi3>:
   26074:	e8 94       	clt

00026076 <__udivdi3_umoddi3>:
   26076:	8f 92       	push	r8
   26078:	9f 92       	push	r9
   2607a:	cf 93       	push	r28
   2607c:	df 93       	push	r29
   2607e:	05 d0       	rcall	.+10     	; 0x2608a <__udivmod64>
   26080:	df 91       	pop	r29
   26082:	cf 91       	pop	r28
   26084:	9f 90       	pop	r9
   26086:	8f 90       	pop	r8
   26088:	08 95       	ret

0002608a <__udivmod64>:
   2608a:	88 24       	eor	r8, r8
   2608c:	99 24       	eor	r9, r9
   2608e:	f4 01       	movw	r30, r8
   26090:	e4 01       	movw	r28, r8
   26092:	b0 e4       	ldi	r27, 0x40	; 64
   26094:	9f 93       	push	r25
   26096:	aa 27       	eor	r26, r26
   26098:	9a 15       	cp	r25, r10
   2609a:	8b 04       	cpc	r8, r11
   2609c:	9c 04       	cpc	r9, r12
   2609e:	ed 05       	cpc	r30, r13
   260a0:	fe 05       	cpc	r31, r14
   260a2:	cf 05       	cpc	r28, r15
   260a4:	d0 07       	cpc	r29, r16
   260a6:	a1 07       	cpc	r26, r17
   260a8:	98 f4       	brcc	.+38     	; 0x260d0 <__udivmod64+0x46>
   260aa:	ad 2f       	mov	r26, r29
   260ac:	dc 2f       	mov	r29, r28
   260ae:	cf 2f       	mov	r28, r31
   260b0:	fe 2f       	mov	r31, r30
   260b2:	e9 2d       	mov	r30, r9
   260b4:	98 2c       	mov	r9, r8
   260b6:	89 2e       	mov	r8, r25
   260b8:	98 2f       	mov	r25, r24
   260ba:	87 2f       	mov	r24, r23
   260bc:	76 2f       	mov	r23, r22
   260be:	65 2f       	mov	r22, r21
   260c0:	54 2f       	mov	r21, r20
   260c2:	43 2f       	mov	r20, r19
   260c4:	32 2f       	mov	r19, r18
   260c6:	22 27       	eor	r18, r18
   260c8:	b8 50       	subi	r27, 0x08	; 8
   260ca:	31 f7       	brne	.-52     	; 0x26098 <__udivmod64+0xe>
   260cc:	bf 91       	pop	r27
   260ce:	27 c0       	rjmp	.+78     	; 0x2611e <__udivmod64+0x94>
   260d0:	1b 2e       	mov	r1, r27
   260d2:	bf 91       	pop	r27
   260d4:	bb 27       	eor	r27, r27
   260d6:	22 0f       	add	r18, r18
   260d8:	33 1f       	adc	r19, r19
   260da:	44 1f       	adc	r20, r20
   260dc:	55 1f       	adc	r21, r21
   260de:	66 1f       	adc	r22, r22
   260e0:	77 1f       	adc	r23, r23
   260e2:	88 1f       	adc	r24, r24
   260e4:	99 1f       	adc	r25, r25
   260e6:	88 1c       	adc	r8, r8
   260e8:	99 1c       	adc	r9, r9
   260ea:	ee 1f       	adc	r30, r30
   260ec:	ff 1f       	adc	r31, r31
   260ee:	cc 1f       	adc	r28, r28
   260f0:	dd 1f       	adc	r29, r29
   260f2:	aa 1f       	adc	r26, r26
   260f4:	bb 1f       	adc	r27, r27
   260f6:	8a 14       	cp	r8, r10
   260f8:	9b 04       	cpc	r9, r11
   260fa:	ec 05       	cpc	r30, r12
   260fc:	fd 05       	cpc	r31, r13
   260fe:	ce 05       	cpc	r28, r14
   26100:	df 05       	cpc	r29, r15
   26102:	a0 07       	cpc	r26, r16
   26104:	b1 07       	cpc	r27, r17
   26106:	48 f0       	brcs	.+18     	; 0x2611a <__udivmod64+0x90>
   26108:	8a 18       	sub	r8, r10
   2610a:	9b 08       	sbc	r9, r11
   2610c:	ec 09       	sbc	r30, r12
   2610e:	fd 09       	sbc	r31, r13
   26110:	ce 09       	sbc	r28, r14
   26112:	df 09       	sbc	r29, r15
   26114:	a0 0b       	sbc	r26, r16
   26116:	b1 0b       	sbc	r27, r17
   26118:	21 60       	ori	r18, 0x01	; 1
   2611a:	1a 94       	dec	r1
   2611c:	e1 f6       	brne	.-72     	; 0x260d6 <__udivmod64+0x4c>
   2611e:	2e f4       	brtc	.+10     	; 0x2612a <__udivmod64+0xa0>
   26120:	94 01       	movw	r18, r8
   26122:	af 01       	movw	r20, r30
   26124:	be 01       	movw	r22, r28
   26126:	cd 01       	movw	r24, r26
   26128:	00 0c       	add	r0, r0
   2612a:	08 95       	ret

0002612c <__negdi2>:
   2612c:	60 95       	com	r22
   2612e:	70 95       	com	r23
   26130:	80 95       	com	r24
   26132:	90 95       	com	r25
   26134:	30 95       	com	r19
   26136:	40 95       	com	r20
   26138:	50 95       	com	r21
   2613a:	21 95       	neg	r18
   2613c:	3f 4f       	sbci	r19, 0xFF	; 255
   2613e:	4f 4f       	sbci	r20, 0xFF	; 255
   26140:	5f 4f       	sbci	r21, 0xFF	; 255
   26142:	6f 4f       	sbci	r22, 0xFF	; 255
   26144:	7f 4f       	sbci	r23, 0xFF	; 255
   26146:	8f 4f       	sbci	r24, 0xFF	; 255
   26148:	9f 4f       	sbci	r25, 0xFF	; 255
   2614a:	08 95       	ret

0002614c <__prologue_saves__>:
   2614c:	2f 92       	push	r2
   2614e:	3f 92       	push	r3
   26150:	4f 92       	push	r4
   26152:	5f 92       	push	r5
   26154:	6f 92       	push	r6
   26156:	7f 92       	push	r7
   26158:	8f 92       	push	r8
   2615a:	9f 92       	push	r9
   2615c:	af 92       	push	r10
   2615e:	bf 92       	push	r11
   26160:	cf 92       	push	r12
   26162:	df 92       	push	r13
   26164:	ef 92       	push	r14
   26166:	ff 92       	push	r15
   26168:	0f 93       	push	r16
   2616a:	1f 93       	push	r17
   2616c:	cf 93       	push	r28
   2616e:	df 93       	push	r29
   26170:	cd b7       	in	r28, 0x3d	; 61
   26172:	de b7       	in	r29, 0x3e	; 62
   26174:	ca 1b       	sub	r28, r26
   26176:	db 0b       	sbc	r29, r27
   26178:	cd bf       	out	0x3d, r28	; 61
   2617a:	de bf       	out	0x3e, r29	; 62
   2617c:	19 94       	eijmp

0002617e <__epilogue_restores__>:
   2617e:	2a 88       	ldd	r2, Y+18	; 0x12
   26180:	39 88       	ldd	r3, Y+17	; 0x11
   26182:	48 88       	ldd	r4, Y+16	; 0x10
   26184:	5f 84       	ldd	r5, Y+15	; 0x0f
   26186:	6e 84       	ldd	r6, Y+14	; 0x0e
   26188:	7d 84       	ldd	r7, Y+13	; 0x0d
   2618a:	8c 84       	ldd	r8, Y+12	; 0x0c
   2618c:	9b 84       	ldd	r9, Y+11	; 0x0b
   2618e:	aa 84       	ldd	r10, Y+10	; 0x0a
   26190:	b9 84       	ldd	r11, Y+9	; 0x09
   26192:	c8 84       	ldd	r12, Y+8	; 0x08
   26194:	df 80       	ldd	r13, Y+7	; 0x07
   26196:	ee 80       	ldd	r14, Y+6	; 0x06
   26198:	fd 80       	ldd	r15, Y+5	; 0x05
   2619a:	0c 81       	ldd	r16, Y+4	; 0x04
   2619c:	1b 81       	ldd	r17, Y+3	; 0x03
   2619e:	aa 81       	ldd	r26, Y+2	; 0x02
   261a0:	b9 81       	ldd	r27, Y+1	; 0x01
   261a2:	ce 0f       	add	r28, r30
   261a4:	d1 1d       	adc	r29, r1
   261a6:	cd bf       	out	0x3d, r28	; 61
   261a8:	de bf       	out	0x3e, r29	; 62
   261aa:	ed 01       	movw	r28, r26
   261ac:	08 95       	ret

000261ae <__ashldi3>:
   261ae:	0f 93       	push	r16
   261b0:	08 30       	cpi	r16, 0x08	; 8
   261b2:	90 f0       	brcs	.+36     	; 0x261d8 <__ashldi3+0x2a>
   261b4:	98 2f       	mov	r25, r24
   261b6:	87 2f       	mov	r24, r23
   261b8:	76 2f       	mov	r23, r22
   261ba:	65 2f       	mov	r22, r21
   261bc:	54 2f       	mov	r21, r20
   261be:	43 2f       	mov	r20, r19
   261c0:	32 2f       	mov	r19, r18
   261c2:	22 27       	eor	r18, r18
   261c4:	08 50       	subi	r16, 0x08	; 8
   261c6:	f4 cf       	rjmp	.-24     	; 0x261b0 <__ashldi3+0x2>
   261c8:	22 0f       	add	r18, r18
   261ca:	33 1f       	adc	r19, r19
   261cc:	44 1f       	adc	r20, r20
   261ce:	55 1f       	adc	r21, r21
   261d0:	66 1f       	adc	r22, r22
   261d2:	77 1f       	adc	r23, r23
   261d4:	88 1f       	adc	r24, r24
   261d6:	99 1f       	adc	r25, r25
   261d8:	0a 95       	dec	r16
   261da:	b2 f7       	brpl	.-20     	; 0x261c8 <__ashldi3+0x1a>
   261dc:	0f 91       	pop	r16
   261de:	08 95       	ret

000261e0 <__ashrdi3>:
   261e0:	97 fb       	bst	r25, 7
   261e2:	10 f8       	bld	r1, 0

000261e4 <__lshrdi3>:
   261e4:	16 94       	lsr	r1
   261e6:	00 08       	sbc	r0, r0
   261e8:	0f 93       	push	r16
   261ea:	08 30       	cpi	r16, 0x08	; 8
   261ec:	98 f0       	brcs	.+38     	; 0x26214 <__lshrdi3+0x30>
   261ee:	08 50       	subi	r16, 0x08	; 8
   261f0:	23 2f       	mov	r18, r19
   261f2:	34 2f       	mov	r19, r20
   261f4:	45 2f       	mov	r20, r21
   261f6:	56 2f       	mov	r21, r22
   261f8:	67 2f       	mov	r22, r23
   261fa:	78 2f       	mov	r23, r24
   261fc:	89 2f       	mov	r24, r25
   261fe:	90 2d       	mov	r25, r0
   26200:	f4 cf       	rjmp	.-24     	; 0x261ea <__lshrdi3+0x6>
   26202:	05 94       	asr	r0
   26204:	97 95       	ror	r25
   26206:	87 95       	ror	r24
   26208:	77 95       	ror	r23
   2620a:	67 95       	ror	r22
   2620c:	57 95       	ror	r21
   2620e:	47 95       	ror	r20
   26210:	37 95       	ror	r19
   26212:	27 95       	ror	r18
   26214:	0a 95       	dec	r16
   26216:	aa f7       	brpl	.-22     	; 0x26202 <__lshrdi3+0x1e>
   26218:	0f 91       	pop	r16
   2621a:	08 95       	ret

0002621c <__adddi3>:
   2621c:	2a 0d       	add	r18, r10
   2621e:	3b 1d       	adc	r19, r11
   26220:	4c 1d       	adc	r20, r12
   26222:	5d 1d       	adc	r21, r13
   26224:	6e 1d       	adc	r22, r14
   26226:	7f 1d       	adc	r23, r15
   26228:	80 1f       	adc	r24, r16
   2622a:	91 1f       	adc	r25, r17
   2622c:	08 95       	ret

0002622e <__adddi3_s8>:
   2622e:	00 24       	eor	r0, r0
   26230:	a7 fd       	sbrc	r26, 7
   26232:	00 94       	com	r0
   26234:	2a 0f       	add	r18, r26
   26236:	30 1d       	adc	r19, r0
   26238:	40 1d       	adc	r20, r0
   2623a:	50 1d       	adc	r21, r0
   2623c:	60 1d       	adc	r22, r0
   2623e:	70 1d       	adc	r23, r0
   26240:	80 1d       	adc	r24, r0
   26242:	90 1d       	adc	r25, r0
   26244:	08 95       	ret

00026246 <__subdi3>:
   26246:	2a 19       	sub	r18, r10
   26248:	3b 09       	sbc	r19, r11
   2624a:	4c 09       	sbc	r20, r12
   2624c:	5d 09       	sbc	r21, r13
   2624e:	6e 09       	sbc	r22, r14
   26250:	7f 09       	sbc	r23, r15
   26252:	80 0b       	sbc	r24, r16
   26254:	91 0b       	sbc	r25, r17
   26256:	08 95       	ret

00026258 <__cmpdi2>:
   26258:	2a 15       	cp	r18, r10
   2625a:	3b 05       	cpc	r19, r11
   2625c:	4c 05       	cpc	r20, r12
   2625e:	5d 05       	cpc	r21, r13
   26260:	6e 05       	cpc	r22, r14
   26262:	7f 05       	cpc	r23, r15
   26264:	80 07       	cpc	r24, r16
   26266:	91 07       	cpc	r25, r17
   26268:	08 95       	ret

0002626a <__cmpdi2_s8>:
   2626a:	00 24       	eor	r0, r0
   2626c:	a7 fd       	sbrc	r26, 7
   2626e:	00 94       	com	r0
   26270:	2a 17       	cp	r18, r26
   26272:	30 05       	cpc	r19, r0
   26274:	40 05       	cpc	r20, r0
   26276:	50 05       	cpc	r21, r0
   26278:	60 05       	cpc	r22, r0
   2627a:	70 05       	cpc	r23, r0
   2627c:	80 05       	cpc	r24, r0
   2627e:	90 05       	cpc	r25, r0
   26280:	08 95       	ret

00026282 <strtol>:
   26282:	3f 92       	push	r3
   26284:	4f 92       	push	r4
   26286:	5f 92       	push	r5
   26288:	6f 92       	push	r6
   2628a:	7f 92       	push	r7
   2628c:	8f 92       	push	r8
   2628e:	9f 92       	push	r9
   26290:	af 92       	push	r10
   26292:	bf 92       	push	r11
   26294:	cf 92       	push	r12
   26296:	df 92       	push	r13
   26298:	ef 92       	push	r14
   2629a:	ff 92       	push	r15
   2629c:	0f 93       	push	r16
   2629e:	1f 93       	push	r17
   262a0:	cf 93       	push	r28
   262a2:	df 93       	push	r29
   262a4:	5c 01       	movw	r10, r24
   262a6:	6b 01       	movw	r12, r22
   262a8:	7a 01       	movw	r14, r20
   262aa:	61 15       	cp	r22, r1
   262ac:	71 05       	cpc	r23, r1
   262ae:	19 f0       	breq	.+6      	; 0x262b6 <strtol+0x34>
   262b0:	fb 01       	movw	r30, r22
   262b2:	80 83       	st	Z, r24
   262b4:	91 83       	std	Z+1, r25	; 0x01
   262b6:	e1 14       	cp	r14, r1
   262b8:	f1 04       	cpc	r15, r1
   262ba:	29 f0       	breq	.+10     	; 0x262c6 <strtol+0x44>
   262bc:	c7 01       	movw	r24, r14
   262be:	02 97       	sbiw	r24, 0x02	; 2
   262c0:	83 97       	sbiw	r24, 0x23	; 35
   262c2:	08 f0       	brcs	.+2      	; 0x262c6 <strtol+0x44>
   262c4:	e2 c0       	rjmp	.+452    	; 0x2648a <strtol+0x208>
   262c6:	e5 01       	movw	r28, r10
   262c8:	21 96       	adiw	r28, 0x01	; 1
   262ca:	f5 01       	movw	r30, r10
   262cc:	10 81       	ld	r17, Z
   262ce:	81 2f       	mov	r24, r17
   262d0:	90 e0       	ldi	r25, 0x00	; 0
   262d2:	20 d2       	rcall	.+1088   	; 0x26714 <isspace>
   262d4:	89 2b       	or	r24, r25
   262d6:	11 f0       	breq	.+4      	; 0x262dc <strtol+0x5a>
   262d8:	5e 01       	movw	r10, r28
   262da:	f5 cf       	rjmp	.-22     	; 0x262c6 <strtol+0x44>
   262dc:	1d 32       	cpi	r17, 0x2D	; 45
   262de:	29 f4       	brne	.+10     	; 0x262ea <strtol+0x68>
   262e0:	21 96       	adiw	r28, 0x01	; 1
   262e2:	f5 01       	movw	r30, r10
   262e4:	11 81       	ldd	r17, Z+1	; 0x01
   262e6:	01 e0       	ldi	r16, 0x01	; 1
   262e8:	07 c0       	rjmp	.+14     	; 0x262f8 <strtol+0x76>
   262ea:	1b 32       	cpi	r17, 0x2B	; 43
   262ec:	21 f4       	brne	.+8      	; 0x262f6 <strtol+0x74>
   262ee:	e5 01       	movw	r28, r10
   262f0:	22 96       	adiw	r28, 0x02	; 2
   262f2:	f5 01       	movw	r30, r10
   262f4:	11 81       	ldd	r17, Z+1	; 0x01
   262f6:	00 e0       	ldi	r16, 0x00	; 0
   262f8:	e1 14       	cp	r14, r1
   262fa:	f1 04       	cpc	r15, r1
   262fc:	09 f1       	breq	.+66     	; 0x26340 <strtol+0xbe>
   262fe:	f0 e1       	ldi	r31, 0x10	; 16
   26300:	ef 16       	cp	r14, r31
   26302:	f1 04       	cpc	r15, r1
   26304:	29 f4       	brne	.+10     	; 0x26310 <strtol+0x8e>
   26306:	3e c0       	rjmp	.+124    	; 0x26384 <strtol+0x102>
   26308:	10 e3       	ldi	r17, 0x30	; 48
   2630a:	e1 14       	cp	r14, r1
   2630c:	f1 04       	cpc	r15, r1
   2630e:	21 f1       	breq	.+72     	; 0x26358 <strtol+0xd6>
   26310:	28 e0       	ldi	r18, 0x08	; 8
   26312:	e2 16       	cp	r14, r18
   26314:	f1 04       	cpc	r15, r1
   26316:	01 f1       	breq	.+64     	; 0x26358 <strtol+0xd6>
   26318:	54 f4       	brge	.+20     	; 0x2632e <strtol+0xac>
   2631a:	e2 e0       	ldi	r30, 0x02	; 2
   2631c:	ee 16       	cp	r14, r30
   2631e:	f1 04       	cpc	r15, r1
   26320:	21 f5       	brne	.+72     	; 0x2636a <strtol+0xe8>
   26322:	81 2c       	mov	r8, r1
   26324:	91 2c       	mov	r9, r1
   26326:	a1 2c       	mov	r10, r1
   26328:	b0 e4       	ldi	r27, 0x40	; 64
   2632a:	bb 2e       	mov	r11, r27
   2632c:	3d c0       	rjmp	.+122    	; 0x263a8 <strtol+0x126>
   2632e:	fa e0       	ldi	r31, 0x0A	; 10
   26330:	ef 16       	cp	r14, r31
   26332:	f1 04       	cpc	r15, r1
   26334:	39 f0       	breq	.+14     	; 0x26344 <strtol+0xc2>
   26336:	20 e1       	ldi	r18, 0x10	; 16
   26338:	e2 16       	cp	r14, r18
   2633a:	f1 04       	cpc	r15, r1
   2633c:	b1 f4       	brne	.+44     	; 0x2636a <strtol+0xe8>
   2633e:	2f c0       	rjmp	.+94     	; 0x2639e <strtol+0x11c>
   26340:	10 33       	cpi	r17, 0x30	; 48
   26342:	11 f1       	breq	.+68     	; 0x26388 <strtol+0x106>
   26344:	fa e0       	ldi	r31, 0x0A	; 10
   26346:	ef 2e       	mov	r14, r31
   26348:	f1 2c       	mov	r15, r1
   2634a:	ac ec       	ldi	r26, 0xCC	; 204
   2634c:	8a 2e       	mov	r8, r26
   2634e:	98 2c       	mov	r9, r8
   26350:	a8 2c       	mov	r10, r8
   26352:	ac e0       	ldi	r26, 0x0C	; 12
   26354:	ba 2e       	mov	r11, r26
   26356:	28 c0       	rjmp	.+80     	; 0x263a8 <strtol+0x126>
   26358:	78 e0       	ldi	r23, 0x08	; 8
   2635a:	e7 2e       	mov	r14, r23
   2635c:	f1 2c       	mov	r15, r1
   2635e:	81 2c       	mov	r8, r1
   26360:	91 2c       	mov	r9, r1
   26362:	a1 2c       	mov	r10, r1
   26364:	e0 e1       	ldi	r30, 0x10	; 16
   26366:	be 2e       	mov	r11, r30
   26368:	1f c0       	rjmp	.+62     	; 0x263a8 <strtol+0x126>
   2636a:	60 e0       	ldi	r22, 0x00	; 0
   2636c:	70 e0       	ldi	r23, 0x00	; 0
   2636e:	80 e0       	ldi	r24, 0x00	; 0
   26370:	90 e8       	ldi	r25, 0x80	; 128
   26372:	97 01       	movw	r18, r14
   26374:	0f 2c       	mov	r0, r15
   26376:	00 0c       	add	r0, r0
   26378:	44 0b       	sbc	r20, r20
   2637a:	55 0b       	sbc	r21, r21
   2637c:	9e dd       	rcall	.-1220   	; 0x25eba <__udivmodsi4>
   2637e:	49 01       	movw	r8, r18
   26380:	5a 01       	movw	r10, r20
   26382:	12 c0       	rjmp	.+36     	; 0x263a8 <strtol+0x126>
   26384:	10 33       	cpi	r17, 0x30	; 48
   26386:	59 f4       	brne	.+22     	; 0x2639e <strtol+0x11c>
   26388:	88 81       	ld	r24, Y
   2638a:	8f 7d       	andi	r24, 0xDF	; 223
   2638c:	88 35       	cpi	r24, 0x58	; 88
   2638e:	09 f0       	breq	.+2      	; 0x26392 <strtol+0x110>
   26390:	bb cf       	rjmp	.-138    	; 0x26308 <strtol+0x86>
   26392:	19 81       	ldd	r17, Y+1	; 0x01
   26394:	22 96       	adiw	r28, 0x02	; 2
   26396:	02 60       	ori	r16, 0x02	; 2
   26398:	80 e1       	ldi	r24, 0x10	; 16
   2639a:	e8 2e       	mov	r14, r24
   2639c:	f1 2c       	mov	r15, r1
   2639e:	81 2c       	mov	r8, r1
   263a0:	91 2c       	mov	r9, r1
   263a2:	a1 2c       	mov	r10, r1
   263a4:	68 e0       	ldi	r22, 0x08	; 8
   263a6:	b6 2e       	mov	r11, r22
   263a8:	40 e0       	ldi	r20, 0x00	; 0
   263aa:	60 e0       	ldi	r22, 0x00	; 0
   263ac:	70 e0       	ldi	r23, 0x00	; 0
   263ae:	cb 01       	movw	r24, r22
   263b0:	27 01       	movw	r4, r14
   263b2:	0f 2c       	mov	r0, r15
   263b4:	00 0c       	add	r0, r0
   263b6:	66 08       	sbc	r6, r6
   263b8:	77 08       	sbc	r7, r7
   263ba:	fe 01       	movw	r30, r28
   263bc:	50 ed       	ldi	r21, 0xD0	; 208
   263be:	35 2e       	mov	r3, r21
   263c0:	31 0e       	add	r3, r17
   263c2:	29 e0       	ldi	r18, 0x09	; 9
   263c4:	23 15       	cp	r18, r3
   263c6:	70 f4       	brcc	.+28     	; 0x263e4 <strtol+0x162>
   263c8:	2f eb       	ldi	r18, 0xBF	; 191
   263ca:	21 0f       	add	r18, r17
   263cc:	2a 31       	cpi	r18, 0x1A	; 26
   263ce:	18 f4       	brcc	.+6      	; 0x263d6 <strtol+0x154>
   263d0:	39 ec       	ldi	r19, 0xC9	; 201
   263d2:	33 2e       	mov	r3, r19
   263d4:	06 c0       	rjmp	.+12     	; 0x263e2 <strtol+0x160>
   263d6:	2f e9       	ldi	r18, 0x9F	; 159
   263d8:	21 0f       	add	r18, r17
   263da:	2a 31       	cpi	r18, 0x1A	; 26
   263dc:	10 f5       	brcc	.+68     	; 0x26422 <strtol+0x1a0>
   263de:	29 ea       	ldi	r18, 0xA9	; 169
   263e0:	32 2e       	mov	r3, r18
   263e2:	31 0e       	add	r3, r17
   263e4:	23 2d       	mov	r18, r3
   263e6:	30 e0       	ldi	r19, 0x00	; 0
   263e8:	2e 15       	cp	r18, r14
   263ea:	3f 05       	cpc	r19, r15
   263ec:	d4 f4       	brge	.+52     	; 0x26422 <strtol+0x1a0>
   263ee:	47 fd       	sbrc	r20, 7
   263f0:	15 c0       	rjmp	.+42     	; 0x2641c <strtol+0x19a>
   263f2:	86 16       	cp	r8, r22
   263f4:	97 06       	cpc	r9, r23
   263f6:	a8 06       	cpc	r10, r24
   263f8:	b9 06       	cpc	r11, r25
   263fa:	68 f0       	brcs	.+26     	; 0x26416 <strtol+0x194>
   263fc:	a3 01       	movw	r20, r6
   263fe:	92 01       	movw	r18, r4
   26400:	26 dd       	rcall	.-1460   	; 0x25e4e <__mulsi3>
   26402:	63 0d       	add	r22, r3
   26404:	71 1d       	adc	r23, r1
   26406:	81 1d       	adc	r24, r1
   26408:	91 1d       	adc	r25, r1
   2640a:	61 30       	cpi	r22, 0x01	; 1
   2640c:	71 05       	cpc	r23, r1
   2640e:	81 05       	cpc	r24, r1
   26410:	20 e8       	ldi	r18, 0x80	; 128
   26412:	92 07       	cpc	r25, r18
   26414:	10 f0       	brcs	.+4      	; 0x2641a <strtol+0x198>
   26416:	4f ef       	ldi	r20, 0xFF	; 255
   26418:	01 c0       	rjmp	.+2      	; 0x2641c <strtol+0x19a>
   2641a:	41 e0       	ldi	r20, 0x01	; 1
   2641c:	21 96       	adiw	r28, 0x01	; 1
   2641e:	10 81       	ld	r17, Z
   26420:	cc cf       	rjmp	.-104    	; 0x263ba <strtol+0x138>
   26422:	20 2f       	mov	r18, r16
   26424:	21 70       	andi	r18, 0x01	; 1
   26426:	c1 14       	cp	r12, r1
   26428:	d1 04       	cpc	r13, r1
   2642a:	71 f0       	breq	.+28     	; 0x26448 <strtol+0x1c6>
   2642c:	44 23       	and	r20, r20
   2642e:	29 f0       	breq	.+10     	; 0x2643a <strtol+0x1b8>
   26430:	21 97       	sbiw	r28, 0x01	; 1
   26432:	f6 01       	movw	r30, r12
   26434:	c0 83       	st	Z, r28
   26436:	d1 83       	std	Z+1, r29	; 0x01
   26438:	07 c0       	rjmp	.+14     	; 0x26448 <strtol+0x1c6>
   2643a:	01 ff       	sbrs	r16, 1
   2643c:	19 c0       	rjmp	.+50     	; 0x26470 <strtol+0x1ee>
   2643e:	22 97       	sbiw	r28, 0x02	; 2
   26440:	f6 01       	movw	r30, r12
   26442:	c0 83       	st	Z, r28
   26444:	d1 83       	std	Z+1, r29	; 0x01
   26446:	14 c0       	rjmp	.+40     	; 0x26470 <strtol+0x1ee>
   26448:	47 ff       	sbrs	r20, 7
   2644a:	12 c0       	rjmp	.+36     	; 0x26470 <strtol+0x1ee>
   2644c:	22 23       	and	r18, r18
   2644e:	29 f0       	breq	.+10     	; 0x2645a <strtol+0x1d8>
   26450:	60 e0       	ldi	r22, 0x00	; 0
   26452:	70 e0       	ldi	r23, 0x00	; 0
   26454:	80 e0       	ldi	r24, 0x00	; 0
   26456:	90 e8       	ldi	r25, 0x80	; 128
   26458:	04 c0       	rjmp	.+8      	; 0x26462 <strtol+0x1e0>
   2645a:	6f ef       	ldi	r22, 0xFF	; 255
   2645c:	7f ef       	ldi	r23, 0xFF	; 255
   2645e:	8f ef       	ldi	r24, 0xFF	; 255
   26460:	9f e7       	ldi	r25, 0x7F	; 127
   26462:	22 e2       	ldi	r18, 0x22	; 34
   26464:	30 e0       	ldi	r19, 0x00	; 0
   26466:	20 93 e9 31 	sts	0x31E9, r18	; 0x8031e9 <errno>
   2646a:	30 93 ea 31 	sts	0x31EA, r19	; 0x8031ea <errno+0x1>
   2646e:	09 c0       	rjmp	.+18     	; 0x26482 <strtol+0x200>
   26470:	22 23       	and	r18, r18
   26472:	81 f0       	breq	.+32     	; 0x26494 <strtol+0x212>
   26474:	90 95       	com	r25
   26476:	80 95       	com	r24
   26478:	70 95       	com	r23
   2647a:	61 95       	neg	r22
   2647c:	7f 4f       	sbci	r23, 0xFF	; 255
   2647e:	8f 4f       	sbci	r24, 0xFF	; 255
   26480:	9f 4f       	sbci	r25, 0xFF	; 255
   26482:	46 2f       	mov	r20, r22
   26484:	37 2f       	mov	r19, r23
   26486:	28 2f       	mov	r18, r24
   26488:	12 c0       	rjmp	.+36     	; 0x264ae <strtol+0x22c>
   2648a:	40 e0       	ldi	r20, 0x00	; 0
   2648c:	30 e0       	ldi	r19, 0x00	; 0
   2648e:	20 e0       	ldi	r18, 0x00	; 0
   26490:	90 e0       	ldi	r25, 0x00	; 0
   26492:	0d c0       	rjmp	.+26     	; 0x264ae <strtol+0x22c>
   26494:	97 ff       	sbrs	r25, 7
   26496:	f5 cf       	rjmp	.-22     	; 0x26482 <strtol+0x200>
   26498:	82 e2       	ldi	r24, 0x22	; 34
   2649a:	90 e0       	ldi	r25, 0x00	; 0
   2649c:	80 93 e9 31 	sts	0x31E9, r24	; 0x8031e9 <errno>
   264a0:	90 93 ea 31 	sts	0x31EA, r25	; 0x8031ea <errno+0x1>
   264a4:	6f ef       	ldi	r22, 0xFF	; 255
   264a6:	7f ef       	ldi	r23, 0xFF	; 255
   264a8:	8f ef       	ldi	r24, 0xFF	; 255
   264aa:	9f e7       	ldi	r25, 0x7F	; 127
   264ac:	ea cf       	rjmp	.-44     	; 0x26482 <strtol+0x200>
   264ae:	64 2f       	mov	r22, r20
   264b0:	73 2f       	mov	r23, r19
   264b2:	82 2f       	mov	r24, r18
   264b4:	df 91       	pop	r29
   264b6:	cf 91       	pop	r28
   264b8:	1f 91       	pop	r17
   264ba:	0f 91       	pop	r16
   264bc:	ff 90       	pop	r15
   264be:	ef 90       	pop	r14
   264c0:	df 90       	pop	r13
   264c2:	cf 90       	pop	r12
   264c4:	bf 90       	pop	r11
   264c6:	af 90       	pop	r10
   264c8:	9f 90       	pop	r9
   264ca:	8f 90       	pop	r8
   264cc:	7f 90       	pop	r7
   264ce:	6f 90       	pop	r6
   264d0:	5f 90       	pop	r5
   264d2:	4f 90       	pop	r4
   264d4:	3f 90       	pop	r3
   264d6:	08 95       	ret

000264d8 <atof>:
   264d8:	66 27       	eor	r22, r22
   264da:	77 27       	eor	r23, r23
   264dc:	5e c4       	rjmp	.+2236   	; 0x26d9a <strtod>

000264de <atoi>:
   264de:	fc 01       	movw	r30, r24
   264e0:	88 27       	eor	r24, r24
   264e2:	99 27       	eor	r25, r25
   264e4:	e8 94       	clt
   264e6:	21 91       	ld	r18, Z+
   264e8:	20 32       	cpi	r18, 0x20	; 32
   264ea:	e9 f3       	breq	.-6      	; 0x264e6 <atoi+0x8>
   264ec:	29 30       	cpi	r18, 0x09	; 9
   264ee:	10 f0       	brcs	.+4      	; 0x264f4 <atoi+0x16>
   264f0:	2e 30       	cpi	r18, 0x0E	; 14
   264f2:	c8 f3       	brcs	.-14     	; 0x264e6 <atoi+0x8>
   264f4:	2b 32       	cpi	r18, 0x2B	; 43
   264f6:	39 f0       	breq	.+14     	; 0x26506 <atoi+0x28>
   264f8:	2d 32       	cpi	r18, 0x2D	; 45
   264fa:	31 f4       	brne	.+12     	; 0x26508 <atoi+0x2a>
   264fc:	68 94       	set
   264fe:	03 c0       	rjmp	.+6      	; 0x26506 <atoi+0x28>
   26500:	c5 d1       	rcall	.+906    	; 0x2688c <__mulhi_const_10>
   26502:	82 0f       	add	r24, r18
   26504:	91 1d       	adc	r25, r1
   26506:	21 91       	ld	r18, Z+
   26508:	20 53       	subi	r18, 0x30	; 48
   2650a:	2a 30       	cpi	r18, 0x0A	; 10
   2650c:	c8 f3       	brcs	.-14     	; 0x26500 <atoi+0x22>
   2650e:	1e f4       	brtc	.+6      	; 0x26516 <atoi+0x38>
   26510:	90 95       	com	r25
   26512:	81 95       	neg	r24
   26514:	9f 4f       	sbci	r25, 0xFF	; 255
   26516:	08 95       	ret

00026518 <atol>:
   26518:	1f 93       	push	r17
   2651a:	fc 01       	movw	r30, r24
   2651c:	99 27       	eor	r25, r25
   2651e:	88 27       	eor	r24, r24
   26520:	bc 01       	movw	r22, r24
   26522:	e8 94       	clt
   26524:	11 91       	ld	r17, Z+
   26526:	10 32       	cpi	r17, 0x20	; 32
   26528:	e9 f3       	breq	.-6      	; 0x26524 <atol+0xc>
   2652a:	19 30       	cpi	r17, 0x09	; 9
   2652c:	10 f0       	brcs	.+4      	; 0x26532 <atol+0x1a>
   2652e:	1e 30       	cpi	r17, 0x0E	; 14
   26530:	c8 f3       	brcs	.-14     	; 0x26524 <atol+0xc>
   26532:	1b 32       	cpi	r17, 0x2B	; 43
   26534:	49 f0       	breq	.+18     	; 0x26548 <atol+0x30>
   26536:	1d 32       	cpi	r17, 0x2D	; 45
   26538:	41 f4       	brne	.+16     	; 0x2654a <atol+0x32>
   2653a:	68 94       	set
   2653c:	05 c0       	rjmp	.+10     	; 0x26548 <atol+0x30>
   2653e:	91 d1       	rcall	.+802    	; 0x26862 <__mulsi_const_10>
   26540:	61 0f       	add	r22, r17
   26542:	71 1d       	adc	r23, r1
   26544:	81 1d       	adc	r24, r1
   26546:	91 1d       	adc	r25, r1
   26548:	11 91       	ld	r17, Z+
   2654a:	10 53       	subi	r17, 0x30	; 48
   2654c:	1a 30       	cpi	r17, 0x0A	; 10
   2654e:	b8 f3       	brcs	.-18     	; 0x2653e <atol+0x26>
   26550:	3e f4       	brtc	.+14     	; 0x26560 <atol+0x48>
   26552:	90 95       	com	r25
   26554:	80 95       	com	r24
   26556:	70 95       	com	r23
   26558:	61 95       	neg	r22
   2655a:	7f 4f       	sbci	r23, 0xFF	; 255
   2655c:	8f 4f       	sbci	r24, 0xFF	; 255
   2655e:	9f 4f       	sbci	r25, 0xFF	; 255
   26560:	1f 91       	pop	r17
   26562:	08 95       	ret

00026564 <__ftoa_engine>:
   26564:	28 30       	cpi	r18, 0x08	; 8
   26566:	08 f0       	brcs	.+2      	; 0x2656a <__ftoa_engine+0x6>
   26568:	27 e0       	ldi	r18, 0x07	; 7
   2656a:	33 27       	eor	r19, r19
   2656c:	da 01       	movw	r26, r20
   2656e:	99 0f       	add	r25, r25
   26570:	31 1d       	adc	r19, r1
   26572:	87 fd       	sbrc	r24, 7
   26574:	91 60       	ori	r25, 0x01	; 1
   26576:	00 96       	adiw	r24, 0x00	; 0
   26578:	61 05       	cpc	r22, r1
   2657a:	71 05       	cpc	r23, r1
   2657c:	39 f4       	brne	.+14     	; 0x2658c <__ftoa_engine+0x28>
   2657e:	32 60       	ori	r19, 0x02	; 2
   26580:	2e 5f       	subi	r18, 0xFE	; 254
   26582:	3d 93       	st	X+, r19
   26584:	30 e3       	ldi	r19, 0x30	; 48
   26586:	2a 95       	dec	r18
   26588:	e1 f7       	brne	.-8      	; 0x26582 <__ftoa_engine+0x1e>
   2658a:	08 95       	ret
   2658c:	9f 3f       	cpi	r25, 0xFF	; 255
   2658e:	30 f0       	brcs	.+12     	; 0x2659c <__ftoa_engine+0x38>
   26590:	80 38       	cpi	r24, 0x80	; 128
   26592:	71 05       	cpc	r23, r1
   26594:	61 05       	cpc	r22, r1
   26596:	09 f0       	breq	.+2      	; 0x2659a <__ftoa_engine+0x36>
   26598:	3c 5f       	subi	r19, 0xFC	; 252
   2659a:	3c 5f       	subi	r19, 0xFC	; 252
   2659c:	3d 93       	st	X+, r19
   2659e:	91 30       	cpi	r25, 0x01	; 1
   265a0:	08 f0       	brcs	.+2      	; 0x265a4 <__ftoa_engine+0x40>
   265a2:	80 68       	ori	r24, 0x80	; 128
   265a4:	91 1d       	adc	r25, r1
   265a6:	df 93       	push	r29
   265a8:	cf 93       	push	r28
   265aa:	1f 93       	push	r17
   265ac:	0f 93       	push	r16
   265ae:	ff 92       	push	r15
   265b0:	ef 92       	push	r14
   265b2:	19 2f       	mov	r17, r25
   265b4:	98 7f       	andi	r25, 0xF8	; 248
   265b6:	96 95       	lsr	r25
   265b8:	e9 2f       	mov	r30, r25
   265ba:	96 95       	lsr	r25
   265bc:	96 95       	lsr	r25
   265be:	e9 0f       	add	r30, r25
   265c0:	ff 27       	eor	r31, r31
   265c2:	ec 57       	subi	r30, 0x7C	; 124
   265c4:	fc 4f       	sbci	r31, 0xFC	; 252
   265c6:	99 27       	eor	r25, r25
   265c8:	33 27       	eor	r19, r19
   265ca:	ee 24       	eor	r14, r14
   265cc:	ff 24       	eor	r15, r15
   265ce:	a7 01       	movw	r20, r14
   265d0:	e7 01       	movw	r28, r14
   265d2:	05 90       	lpm	r0, Z+
   265d4:	08 94       	sec
   265d6:	07 94       	ror	r0
   265d8:	28 f4       	brcc	.+10     	; 0x265e4 <__ftoa_engine+0x80>
   265da:	36 0f       	add	r19, r22
   265dc:	e7 1e       	adc	r14, r23
   265de:	f8 1e       	adc	r15, r24
   265e0:	49 1f       	adc	r20, r25
   265e2:	51 1d       	adc	r21, r1
   265e4:	66 0f       	add	r22, r22
   265e6:	77 1f       	adc	r23, r23
   265e8:	88 1f       	adc	r24, r24
   265ea:	99 1f       	adc	r25, r25
   265ec:	06 94       	lsr	r0
   265ee:	a1 f7       	brne	.-24     	; 0x265d8 <__ftoa_engine+0x74>
   265f0:	05 90       	lpm	r0, Z+
   265f2:	07 94       	ror	r0
   265f4:	28 f4       	brcc	.+10     	; 0x26600 <__ftoa_engine+0x9c>
   265f6:	e7 0e       	add	r14, r23
   265f8:	f8 1e       	adc	r15, r24
   265fa:	49 1f       	adc	r20, r25
   265fc:	56 1f       	adc	r21, r22
   265fe:	c1 1d       	adc	r28, r1
   26600:	77 0f       	add	r23, r23
   26602:	88 1f       	adc	r24, r24
   26604:	99 1f       	adc	r25, r25
   26606:	66 1f       	adc	r22, r22
   26608:	06 94       	lsr	r0
   2660a:	a1 f7       	brne	.-24     	; 0x265f4 <__ftoa_engine+0x90>
   2660c:	05 90       	lpm	r0, Z+
   2660e:	07 94       	ror	r0
   26610:	28 f4       	brcc	.+10     	; 0x2661c <__ftoa_engine+0xb8>
   26612:	f8 0e       	add	r15, r24
   26614:	49 1f       	adc	r20, r25
   26616:	56 1f       	adc	r21, r22
   26618:	c7 1f       	adc	r28, r23
   2661a:	d1 1d       	adc	r29, r1
   2661c:	88 0f       	add	r24, r24
   2661e:	99 1f       	adc	r25, r25
   26620:	66 1f       	adc	r22, r22
   26622:	77 1f       	adc	r23, r23
   26624:	06 94       	lsr	r0
   26626:	a1 f7       	brne	.-24     	; 0x26610 <__ftoa_engine+0xac>
   26628:	05 90       	lpm	r0, Z+
   2662a:	07 94       	ror	r0
   2662c:	20 f4       	brcc	.+8      	; 0x26636 <__ftoa_engine+0xd2>
   2662e:	49 0f       	add	r20, r25
   26630:	56 1f       	adc	r21, r22
   26632:	c7 1f       	adc	r28, r23
   26634:	d8 1f       	adc	r29, r24
   26636:	99 0f       	add	r25, r25
   26638:	66 1f       	adc	r22, r22
   2663a:	77 1f       	adc	r23, r23
   2663c:	88 1f       	adc	r24, r24
   2663e:	06 94       	lsr	r0
   26640:	a9 f7       	brne	.-22     	; 0x2662c <__ftoa_engine+0xc8>
   26642:	84 91       	lpm	r24, Z
   26644:	10 95       	com	r17
   26646:	17 70       	andi	r17, 0x07	; 7
   26648:	41 f0       	breq	.+16     	; 0x2665a <__ftoa_engine+0xf6>
   2664a:	d6 95       	lsr	r29
   2664c:	c7 95       	ror	r28
   2664e:	57 95       	ror	r21
   26650:	47 95       	ror	r20
   26652:	f7 94       	ror	r15
   26654:	e7 94       	ror	r14
   26656:	1a 95       	dec	r17
   26658:	c1 f7       	brne	.-16     	; 0x2664a <__ftoa_engine+0xe6>
   2665a:	ea e2       	ldi	r30, 0x2A	; 42
   2665c:	f3 e0       	ldi	r31, 0x03	; 3
   2665e:	68 94       	set
   26660:	15 90       	lpm	r1, Z+
   26662:	15 91       	lpm	r17, Z+
   26664:	35 91       	lpm	r19, Z+
   26666:	65 91       	lpm	r22, Z+
   26668:	95 91       	lpm	r25, Z+
   2666a:	05 90       	lpm	r0, Z+
   2666c:	7f e2       	ldi	r23, 0x2F	; 47
   2666e:	73 95       	inc	r23
   26670:	e1 18       	sub	r14, r1
   26672:	f1 0a       	sbc	r15, r17
   26674:	43 0b       	sbc	r20, r19
   26676:	56 0b       	sbc	r21, r22
   26678:	c9 0b       	sbc	r28, r25
   2667a:	d0 09       	sbc	r29, r0
   2667c:	c0 f7       	brcc	.-16     	; 0x2666e <__ftoa_engine+0x10a>
   2667e:	e1 0c       	add	r14, r1
   26680:	f1 1e       	adc	r15, r17
   26682:	43 1f       	adc	r20, r19
   26684:	56 1f       	adc	r21, r22
   26686:	c9 1f       	adc	r28, r25
   26688:	d0 1d       	adc	r29, r0
   2668a:	7e f4       	brtc	.+30     	; 0x266aa <__ftoa_engine+0x146>
   2668c:	70 33       	cpi	r23, 0x30	; 48
   2668e:	11 f4       	brne	.+4      	; 0x26694 <__ftoa_engine+0x130>
   26690:	8a 95       	dec	r24
   26692:	e6 cf       	rjmp	.-52     	; 0x26660 <__ftoa_engine+0xfc>
   26694:	e8 94       	clt
   26696:	01 50       	subi	r16, 0x01	; 1
   26698:	30 f0       	brcs	.+12     	; 0x266a6 <__ftoa_engine+0x142>
   2669a:	08 0f       	add	r16, r24
   2669c:	0a f4       	brpl	.+2      	; 0x266a0 <__ftoa_engine+0x13c>
   2669e:	00 27       	eor	r16, r16
   266a0:	02 17       	cp	r16, r18
   266a2:	08 f4       	brcc	.+2      	; 0x266a6 <__ftoa_engine+0x142>
   266a4:	20 2f       	mov	r18, r16
   266a6:	23 95       	inc	r18
   266a8:	02 2f       	mov	r16, r18
   266aa:	7a 33       	cpi	r23, 0x3A	; 58
   266ac:	28 f0       	brcs	.+10     	; 0x266b8 <__ftoa_engine+0x154>
   266ae:	79 e3       	ldi	r23, 0x39	; 57
   266b0:	7d 93       	st	X+, r23
   266b2:	2a 95       	dec	r18
   266b4:	e9 f7       	brne	.-6      	; 0x266b0 <__ftoa_engine+0x14c>
   266b6:	10 c0       	rjmp	.+32     	; 0x266d8 <__ftoa_engine+0x174>
   266b8:	7d 93       	st	X+, r23
   266ba:	2a 95       	dec	r18
   266bc:	89 f6       	brne	.-94     	; 0x26660 <__ftoa_engine+0xfc>
   266be:	06 94       	lsr	r0
   266c0:	97 95       	ror	r25
   266c2:	67 95       	ror	r22
   266c4:	37 95       	ror	r19
   266c6:	17 95       	ror	r17
   266c8:	17 94       	ror	r1
   266ca:	e1 18       	sub	r14, r1
   266cc:	f1 0a       	sbc	r15, r17
   266ce:	43 0b       	sbc	r20, r19
   266d0:	56 0b       	sbc	r21, r22
   266d2:	c9 0b       	sbc	r28, r25
   266d4:	d0 09       	sbc	r29, r0
   266d6:	98 f0       	brcs	.+38     	; 0x266fe <__ftoa_engine+0x19a>
   266d8:	23 95       	inc	r18
   266da:	7e 91       	ld	r23, -X
   266dc:	73 95       	inc	r23
   266de:	7a 33       	cpi	r23, 0x3A	; 58
   266e0:	08 f0       	brcs	.+2      	; 0x266e4 <__ftoa_engine+0x180>
   266e2:	70 e3       	ldi	r23, 0x30	; 48
   266e4:	7c 93       	st	X, r23
   266e6:	20 13       	cpse	r18, r16
   266e8:	b8 f7       	brcc	.-18     	; 0x266d8 <__ftoa_engine+0x174>
   266ea:	7e 91       	ld	r23, -X
   266ec:	70 61       	ori	r23, 0x10	; 16
   266ee:	7d 93       	st	X+, r23
   266f0:	30 f0       	brcs	.+12     	; 0x266fe <__ftoa_engine+0x19a>
   266f2:	83 95       	inc	r24
   266f4:	71 e3       	ldi	r23, 0x31	; 49
   266f6:	7d 93       	st	X+, r23
   266f8:	70 e3       	ldi	r23, 0x30	; 48
   266fa:	2a 95       	dec	r18
   266fc:	e1 f7       	brne	.-8      	; 0x266f6 <__ftoa_engine+0x192>
   266fe:	11 24       	eor	r1, r1
   26700:	ef 90       	pop	r14
   26702:	ff 90       	pop	r15
   26704:	0f 91       	pop	r16
   26706:	1f 91       	pop	r17
   26708:	cf 91       	pop	r28
   2670a:	df 91       	pop	r29
   2670c:	99 27       	eor	r25, r25
   2670e:	87 fd       	sbrc	r24, 7
   26710:	90 95       	com	r25
   26712:	08 95       	ret

00026714 <isspace>:
   26714:	91 11       	cpse	r25, r1
   26716:	98 c4       	rjmp	.+2352   	; 0x27048 <__ctype_isfalse>
   26718:	80 32       	cpi	r24, 0x20	; 32
   2671a:	19 f0       	breq	.+6      	; 0x26722 <isspace+0xe>
   2671c:	89 50       	subi	r24, 0x09	; 9
   2671e:	85 50       	subi	r24, 0x05	; 5
   26720:	d0 f7       	brcc	.-12     	; 0x26716 <isspace+0x2>
   26722:	08 95       	ret

00026724 <toupper>:
   26724:	91 11       	cpse	r25, r1
   26726:	08 95       	ret
   26728:	81 56       	subi	r24, 0x61	; 97
   2672a:	8a 51       	subi	r24, 0x1A	; 26
   2672c:	08 f4       	brcc	.+2      	; 0x26730 <toupper+0xc>
   2672e:	80 52       	subi	r24, 0x20	; 32
   26730:	85 58       	subi	r24, 0x85	; 133
   26732:	08 95       	ret

00026734 <strcpy_P>:
   26734:	fb 01       	movw	r30, r22
   26736:	dc 01       	movw	r26, r24
   26738:	05 90       	lpm	r0, Z+
   2673a:	0d 92       	st	X+, r0
   2673c:	00 20       	and	r0, r0
   2673e:	e1 f7       	brne	.-8      	; 0x26738 <strcpy_P+0x4>
   26740:	08 95       	ret

00026742 <__strlen_P>:
   26742:	fc 01       	movw	r30, r24
   26744:	05 90       	lpm	r0, Z+
   26746:	00 20       	and	r0, r0
   26748:	e9 f7       	brne	.-6      	; 0x26744 <__strlen_P+0x2>
   2674a:	80 95       	com	r24
   2674c:	90 95       	com	r25
   2674e:	8e 0f       	add	r24, r30
   26750:	9f 1f       	adc	r25, r31
   26752:	08 95       	ret

00026754 <strncasecmp_P>:
   26754:	fb 01       	movw	r30, r22
   26756:	dc 01       	movw	r26, r24
   26758:	41 50       	subi	r20, 0x01	; 1
   2675a:	50 40       	sbci	r21, 0x00	; 0
   2675c:	88 f0       	brcs	.+34     	; 0x26780 <strncasecmp_P+0x2c>
   2675e:	8d 91       	ld	r24, X+
   26760:	81 34       	cpi	r24, 0x41	; 65
   26762:	1c f0       	brlt	.+6      	; 0x2676a <strncasecmp_P+0x16>
   26764:	8b 35       	cpi	r24, 0x5B	; 91
   26766:	0c f4       	brge	.+2      	; 0x2676a <strncasecmp_P+0x16>
   26768:	80 5e       	subi	r24, 0xE0	; 224
   2676a:	65 91       	lpm	r22, Z+
   2676c:	61 34       	cpi	r22, 0x41	; 65
   2676e:	1c f0       	brlt	.+6      	; 0x26776 <strncasecmp_P+0x22>
   26770:	6b 35       	cpi	r22, 0x5B	; 91
   26772:	0c f4       	brge	.+2      	; 0x26776 <strncasecmp_P+0x22>
   26774:	60 5e       	subi	r22, 0xE0	; 224
   26776:	86 1b       	sub	r24, r22
   26778:	61 11       	cpse	r22, r1
   2677a:	71 f3       	breq	.-36     	; 0x26758 <strncasecmp_P+0x4>
   2677c:	99 0b       	sbc	r25, r25
   2677e:	08 95       	ret
   26780:	88 1b       	sub	r24, r24
   26782:	fc cf       	rjmp	.-8      	; 0x2677c <strncasecmp_P+0x28>

00026784 <strncmp_P>:
   26784:	fb 01       	movw	r30, r22
   26786:	dc 01       	movw	r26, r24
   26788:	41 50       	subi	r20, 0x01	; 1
   2678a:	50 40       	sbci	r21, 0x00	; 0
   2678c:	30 f0       	brcs	.+12     	; 0x2679a <strncmp_P+0x16>
   2678e:	8d 91       	ld	r24, X+
   26790:	05 90       	lpm	r0, Z+
   26792:	80 19       	sub	r24, r0
   26794:	19 f4       	brne	.+6      	; 0x2679c <strncmp_P+0x18>
   26796:	00 20       	and	r0, r0
   26798:	b9 f7       	brne	.-18     	; 0x26788 <strncmp_P+0x4>
   2679a:	88 1b       	sub	r24, r24
   2679c:	99 0b       	sbc	r25, r25
   2679e:	08 95       	ret

000267a0 <strnlen_P>:
   267a0:	fc 01       	movw	r30, r24
   267a2:	05 90       	lpm	r0, Z+
   267a4:	61 50       	subi	r22, 0x01	; 1
   267a6:	70 40       	sbci	r23, 0x00	; 0
   267a8:	01 10       	cpse	r0, r1
   267aa:	d8 f7       	brcc	.-10     	; 0x267a2 <strnlen_P+0x2>
   267ac:	80 95       	com	r24
   267ae:	90 95       	com	r25
   267b0:	8e 0f       	add	r24, r30
   267b2:	9f 1f       	adc	r25, r31
   267b4:	08 95       	ret

000267b6 <strstr_P>:
   267b6:	fb 01       	movw	r30, r22
   267b8:	55 91       	lpm	r21, Z+
   267ba:	55 23       	and	r21, r21
   267bc:	a9 f0       	breq	.+42     	; 0x267e8 <strstr_P+0x32>
   267be:	bf 01       	movw	r22, r30
   267c0:	dc 01       	movw	r26, r24
   267c2:	4d 91       	ld	r20, X+
   267c4:	45 17       	cp	r20, r21
   267c6:	41 11       	cpse	r20, r1
   267c8:	e1 f7       	brne	.-8      	; 0x267c2 <strstr_P+0xc>
   267ca:	59 f4       	brne	.+22     	; 0x267e2 <strstr_P+0x2c>
   267cc:	cd 01       	movw	r24, r26
   267ce:	05 90       	lpm	r0, Z+
   267d0:	00 20       	and	r0, r0
   267d2:	49 f0       	breq	.+18     	; 0x267e6 <strstr_P+0x30>
   267d4:	4d 91       	ld	r20, X+
   267d6:	40 15       	cp	r20, r0
   267d8:	41 11       	cpse	r20, r1
   267da:	c9 f3       	breq	.-14     	; 0x267ce <strstr_P+0x18>
   267dc:	fb 01       	movw	r30, r22
   267de:	41 11       	cpse	r20, r1
   267e0:	ef cf       	rjmp	.-34     	; 0x267c0 <strstr_P+0xa>
   267e2:	81 e0       	ldi	r24, 0x01	; 1
   267e4:	90 e0       	ldi	r25, 0x00	; 0
   267e6:	01 97       	sbiw	r24, 0x01	; 1
   267e8:	08 95       	ret

000267ea <memchr>:
   267ea:	fc 01       	movw	r30, r24
   267ec:	41 50       	subi	r20, 0x01	; 1
   267ee:	50 40       	sbci	r21, 0x00	; 0
   267f0:	30 f0       	brcs	.+12     	; 0x267fe <memchr+0x14>
   267f2:	01 90       	ld	r0, Z+
   267f4:	06 16       	cp	r0, r22
   267f6:	d1 f7       	brne	.-12     	; 0x267ec <memchr+0x2>
   267f8:	31 97       	sbiw	r30, 0x01	; 1
   267fa:	cf 01       	movw	r24, r30
   267fc:	08 95       	ret
   267fe:	88 27       	eor	r24, r24
   26800:	99 27       	eor	r25, r25
   26802:	08 95       	ret

00026804 <memcpy>:
   26804:	fb 01       	movw	r30, r22
   26806:	dc 01       	movw	r26, r24
   26808:	02 c0       	rjmp	.+4      	; 0x2680e <memcpy+0xa>
   2680a:	01 90       	ld	r0, Z+
   2680c:	0d 92       	st	X+, r0
   2680e:	41 50       	subi	r20, 0x01	; 1
   26810:	50 40       	sbci	r21, 0x00	; 0
   26812:	d8 f7       	brcc	.-10     	; 0x2680a <memcpy+0x6>
   26814:	08 95       	ret

00026816 <memset>:
   26816:	dc 01       	movw	r26, r24
   26818:	01 c0       	rjmp	.+2      	; 0x2681c <memset+0x6>
   2681a:	6d 93       	st	X+, r22
   2681c:	41 50       	subi	r20, 0x01	; 1
   2681e:	50 40       	sbci	r21, 0x00	; 0
   26820:	e0 f7       	brcc	.-8      	; 0x2681a <memset+0x4>
   26822:	08 95       	ret

00026824 <strchr>:
   26824:	fc 01       	movw	r30, r24
   26826:	81 91       	ld	r24, Z+
   26828:	86 17       	cp	r24, r22
   2682a:	21 f0       	breq	.+8      	; 0x26834 <strchr+0x10>
   2682c:	88 23       	and	r24, r24
   2682e:	d9 f7       	brne	.-10     	; 0x26826 <strchr+0x2>
   26830:	99 27       	eor	r25, r25
   26832:	08 95       	ret
   26834:	31 97       	sbiw	r30, 0x01	; 1
   26836:	cf 01       	movw	r24, r30
   26838:	08 95       	ret

0002683a <strlen>:
   2683a:	fc 01       	movw	r30, r24
   2683c:	01 90       	ld	r0, Z+
   2683e:	00 20       	and	r0, r0
   26840:	e9 f7       	brne	.-6      	; 0x2683c <strlen+0x2>
   26842:	80 95       	com	r24
   26844:	90 95       	com	r25
   26846:	8e 0f       	add	r24, r30
   26848:	9f 1f       	adc	r25, r31
   2684a:	08 95       	ret

0002684c <strnlen>:
   2684c:	fc 01       	movw	r30, r24
   2684e:	61 50       	subi	r22, 0x01	; 1
   26850:	70 40       	sbci	r23, 0x00	; 0
   26852:	01 90       	ld	r0, Z+
   26854:	01 10       	cpse	r0, r1
   26856:	d8 f7       	brcc	.-10     	; 0x2684e <strnlen+0x2>
   26858:	80 95       	com	r24
   2685a:	90 95       	com	r25
   2685c:	8e 0f       	add	r24, r30
   2685e:	9f 1f       	adc	r25, r31
   26860:	08 95       	ret

00026862 <__mulsi_const_10>:
   26862:	59 2f       	mov	r21, r25
   26864:	48 2f       	mov	r20, r24
   26866:	37 2f       	mov	r19, r23
   26868:	26 2f       	mov	r18, r22
   2686a:	66 0f       	add	r22, r22
   2686c:	77 1f       	adc	r23, r23
   2686e:	88 1f       	adc	r24, r24
   26870:	99 1f       	adc	r25, r25
   26872:	66 0f       	add	r22, r22
   26874:	77 1f       	adc	r23, r23
   26876:	88 1f       	adc	r24, r24
   26878:	99 1f       	adc	r25, r25
   2687a:	62 0f       	add	r22, r18
   2687c:	73 1f       	adc	r23, r19
   2687e:	84 1f       	adc	r24, r20
   26880:	95 1f       	adc	r25, r21
   26882:	66 0f       	add	r22, r22
   26884:	77 1f       	adc	r23, r23
   26886:	88 1f       	adc	r24, r24
   26888:	99 1f       	adc	r25, r25
   2688a:	08 95       	ret

0002688c <__mulhi_const_10>:
   2688c:	7a e0       	ldi	r23, 0x0A	; 10
   2688e:	97 9f       	mul	r25, r23
   26890:	90 2d       	mov	r25, r0
   26892:	87 9f       	mul	r24, r23
   26894:	80 2d       	mov	r24, r0
   26896:	91 0d       	add	r25, r1
   26898:	11 24       	eor	r1, r1
   2689a:	08 95       	ret

0002689c <fdevopen>:
   2689c:	0f 93       	push	r16
   2689e:	1f 93       	push	r17
   268a0:	cf 93       	push	r28
   268a2:	df 93       	push	r29
   268a4:	00 97       	sbiw	r24, 0x00	; 0
   268a6:	31 f4       	brne	.+12     	; 0x268b4 <fdevopen+0x18>
   268a8:	61 15       	cp	r22, r1
   268aa:	71 05       	cpc	r23, r1
   268ac:	19 f4       	brne	.+6      	; 0x268b4 <fdevopen+0x18>
   268ae:	80 e0       	ldi	r24, 0x00	; 0
   268b0:	90 e0       	ldi	r25, 0x00	; 0
   268b2:	39 c0       	rjmp	.+114    	; 0x26926 <fdevopen+0x8a>
   268b4:	8b 01       	movw	r16, r22
   268b6:	ec 01       	movw	r28, r24
   268b8:	6e e0       	ldi	r22, 0x0E	; 14
   268ba:	70 e0       	ldi	r23, 0x00	; 0
   268bc:	81 e0       	ldi	r24, 0x01	; 1
   268be:	90 e0       	ldi	r25, 0x00	; 0
   268c0:	31 d1       	rcall	.+610    	; 0x26b24 <calloc>
   268c2:	fc 01       	movw	r30, r24
   268c4:	89 2b       	or	r24, r25
   268c6:	99 f3       	breq	.-26     	; 0x268ae <fdevopen+0x12>
   268c8:	80 e8       	ldi	r24, 0x80	; 128
   268ca:	83 83       	std	Z+3, r24	; 0x03
   268cc:	01 15       	cp	r16, r1
   268ce:	11 05       	cpc	r17, r1
   268d0:	71 f0       	breq	.+28     	; 0x268ee <fdevopen+0x52>
   268d2:	02 87       	std	Z+10, r16	; 0x0a
   268d4:	13 87       	std	Z+11, r17	; 0x0b
   268d6:	81 e8       	ldi	r24, 0x81	; 129
   268d8:	83 83       	std	Z+3, r24	; 0x03
   268da:	80 91 e3 31 	lds	r24, 0x31E3	; 0x8031e3 <__iob>
   268de:	90 91 e4 31 	lds	r25, 0x31E4	; 0x8031e4 <__iob+0x1>
   268e2:	89 2b       	or	r24, r25
   268e4:	21 f4       	brne	.+8      	; 0x268ee <fdevopen+0x52>
   268e6:	e0 93 e3 31 	sts	0x31E3, r30	; 0x8031e3 <__iob>
   268ea:	f0 93 e4 31 	sts	0x31E4, r31	; 0x8031e4 <__iob+0x1>
   268ee:	20 97       	sbiw	r28, 0x00	; 0
   268f0:	c9 f0       	breq	.+50     	; 0x26924 <fdevopen+0x88>
   268f2:	c0 87       	std	Z+8, r28	; 0x08
   268f4:	d1 87       	std	Z+9, r29	; 0x09
   268f6:	83 81       	ldd	r24, Z+3	; 0x03
   268f8:	82 60       	ori	r24, 0x02	; 2
   268fa:	83 83       	std	Z+3, r24	; 0x03
   268fc:	80 91 e5 31 	lds	r24, 0x31E5	; 0x8031e5 <__iob+0x2>
   26900:	90 91 e6 31 	lds	r25, 0x31E6	; 0x8031e6 <__iob+0x3>
   26904:	89 2b       	or	r24, r25
   26906:	71 f4       	brne	.+28     	; 0x26924 <fdevopen+0x88>
   26908:	e0 93 e5 31 	sts	0x31E5, r30	; 0x8031e5 <__iob+0x2>
   2690c:	f0 93 e6 31 	sts	0x31E6, r31	; 0x8031e6 <__iob+0x3>
   26910:	80 91 e7 31 	lds	r24, 0x31E7	; 0x8031e7 <__iob+0x4>
   26914:	90 91 e8 31 	lds	r25, 0x31E8	; 0x8031e8 <__iob+0x5>
   26918:	89 2b       	or	r24, r25
   2691a:	21 f4       	brne	.+8      	; 0x26924 <fdevopen+0x88>
   2691c:	e0 93 e7 31 	sts	0x31E7, r30	; 0x8031e7 <__iob+0x4>
   26920:	f0 93 e8 31 	sts	0x31E8, r31	; 0x8031e8 <__iob+0x5>
   26924:	cf 01       	movw	r24, r30
   26926:	df 91       	pop	r29
   26928:	cf 91       	pop	r28
   2692a:	1f 91       	pop	r17
   2692c:	0f 91       	pop	r16
   2692e:	08 95       	ret

00026930 <fputc>:
   26930:	0f 93       	push	r16
   26932:	1f 93       	push	r17
   26934:	cf 93       	push	r28
   26936:	df 93       	push	r29
   26938:	fb 01       	movw	r30, r22
   2693a:	23 81       	ldd	r18, Z+3	; 0x03
   2693c:	21 fd       	sbrc	r18, 1
   2693e:	03 c0       	rjmp	.+6      	; 0x26946 <fputc+0x16>
   26940:	8f ef       	ldi	r24, 0xFF	; 255
   26942:	9f ef       	ldi	r25, 0xFF	; 255
   26944:	2c c0       	rjmp	.+88     	; 0x2699e <fputc+0x6e>
   26946:	22 ff       	sbrs	r18, 2
   26948:	16 c0       	rjmp	.+44     	; 0x26976 <fputc+0x46>
   2694a:	46 81       	ldd	r20, Z+6	; 0x06
   2694c:	57 81       	ldd	r21, Z+7	; 0x07
   2694e:	24 81       	ldd	r18, Z+4	; 0x04
   26950:	35 81       	ldd	r19, Z+5	; 0x05
   26952:	42 17       	cp	r20, r18
   26954:	53 07       	cpc	r21, r19
   26956:	44 f4       	brge	.+16     	; 0x26968 <fputc+0x38>
   26958:	a0 81       	ld	r26, Z
   2695a:	b1 81       	ldd	r27, Z+1	; 0x01
   2695c:	9d 01       	movw	r18, r26
   2695e:	2f 5f       	subi	r18, 0xFF	; 255
   26960:	3f 4f       	sbci	r19, 0xFF	; 255
   26962:	20 83       	st	Z, r18
   26964:	31 83       	std	Z+1, r19	; 0x01
   26966:	8c 93       	st	X, r24
   26968:	26 81       	ldd	r18, Z+6	; 0x06
   2696a:	37 81       	ldd	r19, Z+7	; 0x07
   2696c:	2f 5f       	subi	r18, 0xFF	; 255
   2696e:	3f 4f       	sbci	r19, 0xFF	; 255
   26970:	26 83       	std	Z+6, r18	; 0x06
   26972:	37 83       	std	Z+7, r19	; 0x07
   26974:	14 c0       	rjmp	.+40     	; 0x2699e <fputc+0x6e>
   26976:	8b 01       	movw	r16, r22
   26978:	ec 01       	movw	r28, r24
   2697a:	fb 01       	movw	r30, r22
   2697c:	00 84       	ldd	r0, Z+8	; 0x08
   2697e:	f1 85       	ldd	r31, Z+9	; 0x09
   26980:	e0 2d       	mov	r30, r0
   26982:	19 95       	eicall
   26984:	89 2b       	or	r24, r25
   26986:	e1 f6       	brne	.-72     	; 0x26940 <fputc+0x10>
   26988:	d8 01       	movw	r26, r16
   2698a:	16 96       	adiw	r26, 0x06	; 6
   2698c:	8d 91       	ld	r24, X+
   2698e:	9c 91       	ld	r25, X
   26990:	17 97       	sbiw	r26, 0x07	; 7
   26992:	01 96       	adiw	r24, 0x01	; 1
   26994:	16 96       	adiw	r26, 0x06	; 6
   26996:	8d 93       	st	X+, r24
   26998:	9c 93       	st	X, r25
   2699a:	17 97       	sbiw	r26, 0x07	; 7
   2699c:	ce 01       	movw	r24, r28
   2699e:	df 91       	pop	r29
   269a0:	cf 91       	pop	r28
   269a2:	1f 91       	pop	r17
   269a4:	0f 91       	pop	r16
   269a6:	08 95       	ret

000269a8 <snprintf_P>:
   269a8:	0f 93       	push	r16
   269aa:	1f 93       	push	r17
   269ac:	cf 93       	push	r28
   269ae:	df 93       	push	r29
   269b0:	cd b7       	in	r28, 0x3d	; 61
   269b2:	de b7       	in	r29, 0x3e	; 62
   269b4:	2e 97       	sbiw	r28, 0x0e	; 14
   269b6:	cd bf       	out	0x3d, r28	; 61
   269b8:	de bf       	out	0x3e, r29	; 62
   269ba:	0e 89       	ldd	r16, Y+22	; 0x16
   269bc:	1f 89       	ldd	r17, Y+23	; 0x17
   269be:	88 8d       	ldd	r24, Y+24	; 0x18
   269c0:	99 8d       	ldd	r25, Y+25	; 0x19
   269c2:	2e e0       	ldi	r18, 0x0E	; 14
   269c4:	2c 83       	std	Y+4, r18	; 0x04
   269c6:	09 83       	std	Y+1, r16	; 0x01
   269c8:	1a 83       	std	Y+2, r17	; 0x02
   269ca:	97 ff       	sbrs	r25, 7
   269cc:	02 c0       	rjmp	.+4      	; 0x269d2 <snprintf_P+0x2a>
   269ce:	80 e0       	ldi	r24, 0x00	; 0
   269d0:	90 e8       	ldi	r25, 0x80	; 128
   269d2:	01 97       	sbiw	r24, 0x01	; 1
   269d4:	8d 83       	std	Y+5, r24	; 0x05
   269d6:	9e 83       	std	Y+6, r25	; 0x06
   269d8:	ae 01       	movw	r20, r28
   269da:	44 5e       	subi	r20, 0xE4	; 228
   269dc:	5f 4f       	sbci	r21, 0xFF	; 255
   269de:	6a 8d       	ldd	r22, Y+26	; 0x1a
   269e0:	7b 8d       	ldd	r23, Y+27	; 0x1b
   269e2:	ce 01       	movw	r24, r28
   269e4:	01 96       	adiw	r24, 0x01	; 1
   269e6:	0f 94 a3 2b 	call	0x25746	; 0x25746 <vfprintf>
   269ea:	4d 81       	ldd	r20, Y+5	; 0x05
   269ec:	5e 81       	ldd	r21, Y+6	; 0x06
   269ee:	57 fd       	sbrc	r21, 7
   269f0:	0a c0       	rjmp	.+20     	; 0x26a06 <snprintf_P+0x5e>
   269f2:	2f 81       	ldd	r18, Y+7	; 0x07
   269f4:	38 85       	ldd	r19, Y+8	; 0x08
   269f6:	42 17       	cp	r20, r18
   269f8:	53 07       	cpc	r21, r19
   269fa:	0c f4       	brge	.+2      	; 0x269fe <snprintf_P+0x56>
   269fc:	9a 01       	movw	r18, r20
   269fe:	f8 01       	movw	r30, r16
   26a00:	e2 0f       	add	r30, r18
   26a02:	f3 1f       	adc	r31, r19
   26a04:	10 82       	st	Z, r1
   26a06:	2e 96       	adiw	r28, 0x0e	; 14
   26a08:	cd bf       	out	0x3d, r28	; 61
   26a0a:	de bf       	out	0x3e, r29	; 62
   26a0c:	df 91       	pop	r29
   26a0e:	cf 91       	pop	r28
   26a10:	1f 91       	pop	r17
   26a12:	0f 91       	pop	r16
   26a14:	08 95       	ret

00026a16 <sprintf_P>:
   26a16:	0f 93       	push	r16
   26a18:	1f 93       	push	r17
   26a1a:	cf 93       	push	r28
   26a1c:	df 93       	push	r29
   26a1e:	cd b7       	in	r28, 0x3d	; 61
   26a20:	de b7       	in	r29, 0x3e	; 62
   26a22:	2e 97       	sbiw	r28, 0x0e	; 14
   26a24:	cd bf       	out	0x3d, r28	; 61
   26a26:	de bf       	out	0x3e, r29	; 62
   26a28:	0e 89       	ldd	r16, Y+22	; 0x16
   26a2a:	1f 89       	ldd	r17, Y+23	; 0x17
   26a2c:	8e e0       	ldi	r24, 0x0E	; 14
   26a2e:	8c 83       	std	Y+4, r24	; 0x04
   26a30:	09 83       	std	Y+1, r16	; 0x01
   26a32:	1a 83       	std	Y+2, r17	; 0x02
   26a34:	8f ef       	ldi	r24, 0xFF	; 255
   26a36:	9f e7       	ldi	r25, 0x7F	; 127
   26a38:	8d 83       	std	Y+5, r24	; 0x05
   26a3a:	9e 83       	std	Y+6, r25	; 0x06
   26a3c:	ae 01       	movw	r20, r28
   26a3e:	46 5e       	subi	r20, 0xE6	; 230
   26a40:	5f 4f       	sbci	r21, 0xFF	; 255
   26a42:	68 8d       	ldd	r22, Y+24	; 0x18
   26a44:	79 8d       	ldd	r23, Y+25	; 0x19
   26a46:	ce 01       	movw	r24, r28
   26a48:	01 96       	adiw	r24, 0x01	; 1
   26a4a:	0f 94 a3 2b 	call	0x25746	; 0x25746 <vfprintf>
   26a4e:	ef 81       	ldd	r30, Y+7	; 0x07
   26a50:	f8 85       	ldd	r31, Y+8	; 0x08
   26a52:	e0 0f       	add	r30, r16
   26a54:	f1 1f       	adc	r31, r17
   26a56:	10 82       	st	Z, r1
   26a58:	2e 96       	adiw	r28, 0x0e	; 14
   26a5a:	cd bf       	out	0x3d, r28	; 61
   26a5c:	de bf       	out	0x3e, r29	; 62
   26a5e:	df 91       	pop	r29
   26a60:	cf 91       	pop	r28
   26a62:	1f 91       	pop	r17
   26a64:	0f 91       	pop	r16
   26a66:	08 95       	ret

00026a68 <__ultoa_invert>:
   26a68:	fa 01       	movw	r30, r20
   26a6a:	aa 27       	eor	r26, r26
   26a6c:	28 30       	cpi	r18, 0x08	; 8
   26a6e:	51 f1       	breq	.+84     	; 0x26ac4 <__ultoa_invert+0x5c>
   26a70:	20 31       	cpi	r18, 0x10	; 16
   26a72:	81 f1       	breq	.+96     	; 0x26ad4 <__ultoa_invert+0x6c>
   26a74:	e8 94       	clt
   26a76:	6f 93       	push	r22
   26a78:	6e 7f       	andi	r22, 0xFE	; 254
   26a7a:	6e 5f       	subi	r22, 0xFE	; 254
   26a7c:	7f 4f       	sbci	r23, 0xFF	; 255
   26a7e:	8f 4f       	sbci	r24, 0xFF	; 255
   26a80:	9f 4f       	sbci	r25, 0xFF	; 255
   26a82:	af 4f       	sbci	r26, 0xFF	; 255
   26a84:	b1 e0       	ldi	r27, 0x01	; 1
   26a86:	3e d0       	rcall	.+124    	; 0x26b04 <__ultoa_invert+0x9c>
   26a88:	b4 e0       	ldi	r27, 0x04	; 4
   26a8a:	3c d0       	rcall	.+120    	; 0x26b04 <__ultoa_invert+0x9c>
   26a8c:	67 0f       	add	r22, r23
   26a8e:	78 1f       	adc	r23, r24
   26a90:	89 1f       	adc	r24, r25
   26a92:	9a 1f       	adc	r25, r26
   26a94:	a1 1d       	adc	r26, r1
   26a96:	68 0f       	add	r22, r24
   26a98:	79 1f       	adc	r23, r25
   26a9a:	8a 1f       	adc	r24, r26
   26a9c:	91 1d       	adc	r25, r1
   26a9e:	a1 1d       	adc	r26, r1
   26aa0:	6a 0f       	add	r22, r26
   26aa2:	71 1d       	adc	r23, r1
   26aa4:	81 1d       	adc	r24, r1
   26aa6:	91 1d       	adc	r25, r1
   26aa8:	a1 1d       	adc	r26, r1
   26aaa:	20 d0       	rcall	.+64     	; 0x26aec <__ultoa_invert+0x84>
   26aac:	09 f4       	brne	.+2      	; 0x26ab0 <__ultoa_invert+0x48>
   26aae:	68 94       	set
   26ab0:	3f 91       	pop	r19
   26ab2:	2a e0       	ldi	r18, 0x0A	; 10
   26ab4:	26 9f       	mul	r18, r22
   26ab6:	11 24       	eor	r1, r1
   26ab8:	30 19       	sub	r19, r0
   26aba:	30 5d       	subi	r19, 0xD0	; 208
   26abc:	31 93       	st	Z+, r19
   26abe:	de f6       	brtc	.-74     	; 0x26a76 <__ultoa_invert+0xe>
   26ac0:	cf 01       	movw	r24, r30
   26ac2:	08 95       	ret
   26ac4:	46 2f       	mov	r20, r22
   26ac6:	47 70       	andi	r20, 0x07	; 7
   26ac8:	40 5d       	subi	r20, 0xD0	; 208
   26aca:	41 93       	st	Z+, r20
   26acc:	b3 e0       	ldi	r27, 0x03	; 3
   26ace:	0f d0       	rcall	.+30     	; 0x26aee <__ultoa_invert+0x86>
   26ad0:	c9 f7       	brne	.-14     	; 0x26ac4 <__ultoa_invert+0x5c>
   26ad2:	f6 cf       	rjmp	.-20     	; 0x26ac0 <__ultoa_invert+0x58>
   26ad4:	46 2f       	mov	r20, r22
   26ad6:	4f 70       	andi	r20, 0x0F	; 15
   26ad8:	40 5d       	subi	r20, 0xD0	; 208
   26ada:	4a 33       	cpi	r20, 0x3A	; 58
   26adc:	18 f0       	brcs	.+6      	; 0x26ae4 <__ultoa_invert+0x7c>
   26ade:	49 5d       	subi	r20, 0xD9	; 217
   26ae0:	31 fd       	sbrc	r19, 1
   26ae2:	40 52       	subi	r20, 0x20	; 32
   26ae4:	41 93       	st	Z+, r20
   26ae6:	02 d0       	rcall	.+4      	; 0x26aec <__ultoa_invert+0x84>
   26ae8:	a9 f7       	brne	.-22     	; 0x26ad4 <__ultoa_invert+0x6c>
   26aea:	ea cf       	rjmp	.-44     	; 0x26ac0 <__ultoa_invert+0x58>
   26aec:	b4 e0       	ldi	r27, 0x04	; 4
   26aee:	a6 95       	lsr	r26
   26af0:	97 95       	ror	r25
   26af2:	87 95       	ror	r24
   26af4:	77 95       	ror	r23
   26af6:	67 95       	ror	r22
   26af8:	ba 95       	dec	r27
   26afa:	c9 f7       	brne	.-14     	; 0x26aee <__ultoa_invert+0x86>
   26afc:	00 97       	sbiw	r24, 0x00	; 0
   26afe:	61 05       	cpc	r22, r1
   26b00:	71 05       	cpc	r23, r1
   26b02:	08 95       	ret
   26b04:	9b 01       	movw	r18, r22
   26b06:	ac 01       	movw	r20, r24
   26b08:	0a 2e       	mov	r0, r26
   26b0a:	06 94       	lsr	r0
   26b0c:	57 95       	ror	r21
   26b0e:	47 95       	ror	r20
   26b10:	37 95       	ror	r19
   26b12:	27 95       	ror	r18
   26b14:	ba 95       	dec	r27
   26b16:	c9 f7       	brne	.-14     	; 0x26b0a <__ultoa_invert+0xa2>
   26b18:	62 0f       	add	r22, r18
   26b1a:	73 1f       	adc	r23, r19
   26b1c:	84 1f       	adc	r24, r20
   26b1e:	95 1f       	adc	r25, r21
   26b20:	a0 1d       	adc	r26, r0
   26b22:	08 95       	ret

00026b24 <calloc>:
   26b24:	0f 93       	push	r16
   26b26:	1f 93       	push	r17
   26b28:	cf 93       	push	r28
   26b2a:	df 93       	push	r29
   26b2c:	86 9f       	mul	r24, r22
   26b2e:	80 01       	movw	r16, r0
   26b30:	87 9f       	mul	r24, r23
   26b32:	10 0d       	add	r17, r0
   26b34:	96 9f       	mul	r25, r22
   26b36:	10 0d       	add	r17, r0
   26b38:	11 24       	eor	r1, r1
   26b3a:	c8 01       	movw	r24, r16
   26b3c:	0d d0       	rcall	.+26     	; 0x26b58 <malloc>
   26b3e:	ec 01       	movw	r28, r24
   26b40:	00 97       	sbiw	r24, 0x00	; 0
   26b42:	21 f0       	breq	.+8      	; 0x26b4c <calloc+0x28>
   26b44:	a8 01       	movw	r20, r16
   26b46:	60 e0       	ldi	r22, 0x00	; 0
   26b48:	70 e0       	ldi	r23, 0x00	; 0
   26b4a:	65 de       	rcall	.-822    	; 0x26816 <memset>
   26b4c:	ce 01       	movw	r24, r28
   26b4e:	df 91       	pop	r29
   26b50:	cf 91       	pop	r28
   26b52:	1f 91       	pop	r17
   26b54:	0f 91       	pop	r16
   26b56:	08 95       	ret

00026b58 <malloc>:
   26b58:	0f 93       	push	r16
   26b5a:	1f 93       	push	r17
   26b5c:	cf 93       	push	r28
   26b5e:	df 93       	push	r29
   26b60:	82 30       	cpi	r24, 0x02	; 2
   26b62:	91 05       	cpc	r25, r1
   26b64:	10 f4       	brcc	.+4      	; 0x26b6a <malloc+0x12>
   26b66:	82 e0       	ldi	r24, 0x02	; 2
   26b68:	90 e0       	ldi	r25, 0x00	; 0
   26b6a:	e0 91 ed 31 	lds	r30, 0x31ED	; 0x8031ed <__flp>
   26b6e:	f0 91 ee 31 	lds	r31, 0x31EE	; 0x8031ee <__flp+0x1>
   26b72:	20 e0       	ldi	r18, 0x00	; 0
   26b74:	30 e0       	ldi	r19, 0x00	; 0
   26b76:	a0 e0       	ldi	r26, 0x00	; 0
   26b78:	b0 e0       	ldi	r27, 0x00	; 0
   26b7a:	30 97       	sbiw	r30, 0x00	; 0
   26b7c:	19 f1       	breq	.+70     	; 0x26bc4 <malloc+0x6c>
   26b7e:	40 81       	ld	r20, Z
   26b80:	51 81       	ldd	r21, Z+1	; 0x01
   26b82:	02 81       	ldd	r16, Z+2	; 0x02
   26b84:	13 81       	ldd	r17, Z+3	; 0x03
   26b86:	48 17       	cp	r20, r24
   26b88:	59 07       	cpc	r21, r25
   26b8a:	c8 f0       	brcs	.+50     	; 0x26bbe <malloc+0x66>
   26b8c:	84 17       	cp	r24, r20
   26b8e:	95 07       	cpc	r25, r21
   26b90:	69 f4       	brne	.+26     	; 0x26bac <malloc+0x54>
   26b92:	10 97       	sbiw	r26, 0x00	; 0
   26b94:	31 f0       	breq	.+12     	; 0x26ba2 <malloc+0x4a>
   26b96:	12 96       	adiw	r26, 0x02	; 2
   26b98:	0c 93       	st	X, r16
   26b9a:	12 97       	sbiw	r26, 0x02	; 2
   26b9c:	13 96       	adiw	r26, 0x03	; 3
   26b9e:	1c 93       	st	X, r17
   26ba0:	27 c0       	rjmp	.+78     	; 0x26bf0 <malloc+0x98>
   26ba2:	00 93 ed 31 	sts	0x31ED, r16	; 0x8031ed <__flp>
   26ba6:	10 93 ee 31 	sts	0x31EE, r17	; 0x8031ee <__flp+0x1>
   26baa:	22 c0       	rjmp	.+68     	; 0x26bf0 <malloc+0x98>
   26bac:	21 15       	cp	r18, r1
   26bae:	31 05       	cpc	r19, r1
   26bb0:	19 f0       	breq	.+6      	; 0x26bb8 <malloc+0x60>
   26bb2:	42 17       	cp	r20, r18
   26bb4:	53 07       	cpc	r21, r19
   26bb6:	18 f4       	brcc	.+6      	; 0x26bbe <malloc+0x66>
   26bb8:	9a 01       	movw	r18, r20
   26bba:	bd 01       	movw	r22, r26
   26bbc:	ef 01       	movw	r28, r30
   26bbe:	df 01       	movw	r26, r30
   26bc0:	f8 01       	movw	r30, r16
   26bc2:	db cf       	rjmp	.-74     	; 0x26b7a <malloc+0x22>
   26bc4:	21 15       	cp	r18, r1
   26bc6:	31 05       	cpc	r19, r1
   26bc8:	f9 f0       	breq	.+62     	; 0x26c08 <malloc+0xb0>
   26bca:	28 1b       	sub	r18, r24
   26bcc:	39 0b       	sbc	r19, r25
   26bce:	24 30       	cpi	r18, 0x04	; 4
   26bd0:	31 05       	cpc	r19, r1
   26bd2:	80 f4       	brcc	.+32     	; 0x26bf4 <malloc+0x9c>
   26bd4:	8a 81       	ldd	r24, Y+2	; 0x02
   26bd6:	9b 81       	ldd	r25, Y+3	; 0x03
   26bd8:	61 15       	cp	r22, r1
   26bda:	71 05       	cpc	r23, r1
   26bdc:	21 f0       	breq	.+8      	; 0x26be6 <malloc+0x8e>
   26bde:	fb 01       	movw	r30, r22
   26be0:	82 83       	std	Z+2, r24	; 0x02
   26be2:	93 83       	std	Z+3, r25	; 0x03
   26be4:	04 c0       	rjmp	.+8      	; 0x26bee <malloc+0x96>
   26be6:	80 93 ed 31 	sts	0x31ED, r24	; 0x8031ed <__flp>
   26bea:	90 93 ee 31 	sts	0x31EE, r25	; 0x8031ee <__flp+0x1>
   26bee:	fe 01       	movw	r30, r28
   26bf0:	32 96       	adiw	r30, 0x02	; 2
   26bf2:	44 c0       	rjmp	.+136    	; 0x26c7c <malloc+0x124>
   26bf4:	fe 01       	movw	r30, r28
   26bf6:	e2 0f       	add	r30, r18
   26bf8:	f3 1f       	adc	r31, r19
   26bfa:	81 93       	st	Z+, r24
   26bfc:	91 93       	st	Z+, r25
   26bfe:	22 50       	subi	r18, 0x02	; 2
   26c00:	31 09       	sbc	r19, r1
   26c02:	28 83       	st	Y, r18
   26c04:	39 83       	std	Y+1, r19	; 0x01
   26c06:	3a c0       	rjmp	.+116    	; 0x26c7c <malloc+0x124>
   26c08:	20 91 eb 31 	lds	r18, 0x31EB	; 0x8031eb <__brkval>
   26c0c:	30 91 ec 31 	lds	r19, 0x31EC	; 0x8031ec <__brkval+0x1>
   26c10:	23 2b       	or	r18, r19
   26c12:	41 f4       	brne	.+16     	; 0x26c24 <malloc+0xcc>
   26c14:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
   26c18:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
   26c1c:	20 93 eb 31 	sts	0x31EB, r18	; 0x8031eb <__brkval>
   26c20:	30 93 ec 31 	sts	0x31EC, r19	; 0x8031ec <__brkval+0x1>
   26c24:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
   26c28:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
   26c2c:	21 15       	cp	r18, r1
   26c2e:	31 05       	cpc	r19, r1
   26c30:	41 f4       	brne	.+16     	; 0x26c42 <malloc+0xea>
   26c32:	2d b7       	in	r18, 0x3d	; 61
   26c34:	3e b7       	in	r19, 0x3e	; 62
   26c36:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
   26c3a:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
   26c3e:	24 1b       	sub	r18, r20
   26c40:	35 0b       	sbc	r19, r21
   26c42:	e0 91 eb 31 	lds	r30, 0x31EB	; 0x8031eb <__brkval>
   26c46:	f0 91 ec 31 	lds	r31, 0x31EC	; 0x8031ec <__brkval+0x1>
   26c4a:	e2 17       	cp	r30, r18
   26c4c:	f3 07       	cpc	r31, r19
   26c4e:	a0 f4       	brcc	.+40     	; 0x26c78 <malloc+0x120>
   26c50:	2e 1b       	sub	r18, r30
   26c52:	3f 0b       	sbc	r19, r31
   26c54:	28 17       	cp	r18, r24
   26c56:	39 07       	cpc	r19, r25
   26c58:	78 f0       	brcs	.+30     	; 0x26c78 <malloc+0x120>
   26c5a:	ac 01       	movw	r20, r24
   26c5c:	4e 5f       	subi	r20, 0xFE	; 254
   26c5e:	5f 4f       	sbci	r21, 0xFF	; 255
   26c60:	24 17       	cp	r18, r20
   26c62:	35 07       	cpc	r19, r21
   26c64:	48 f0       	brcs	.+18     	; 0x26c78 <malloc+0x120>
   26c66:	4e 0f       	add	r20, r30
   26c68:	5f 1f       	adc	r21, r31
   26c6a:	40 93 eb 31 	sts	0x31EB, r20	; 0x8031eb <__brkval>
   26c6e:	50 93 ec 31 	sts	0x31EC, r21	; 0x8031ec <__brkval+0x1>
   26c72:	81 93       	st	Z+, r24
   26c74:	91 93       	st	Z+, r25
   26c76:	02 c0       	rjmp	.+4      	; 0x26c7c <malloc+0x124>
   26c78:	e0 e0       	ldi	r30, 0x00	; 0
   26c7a:	f0 e0       	ldi	r31, 0x00	; 0
   26c7c:	cf 01       	movw	r24, r30
   26c7e:	df 91       	pop	r29
   26c80:	cf 91       	pop	r28
   26c82:	1f 91       	pop	r17
   26c84:	0f 91       	pop	r16
   26c86:	08 95       	ret

00026c88 <free>:
   26c88:	cf 93       	push	r28
   26c8a:	df 93       	push	r29
   26c8c:	00 97       	sbiw	r24, 0x00	; 0
   26c8e:	09 f4       	brne	.+2      	; 0x26c92 <free+0xa>
   26c90:	81 c0       	rjmp	.+258    	; 0x26d94 <free+0x10c>
   26c92:	fc 01       	movw	r30, r24
   26c94:	32 97       	sbiw	r30, 0x02	; 2
   26c96:	12 82       	std	Z+2, r1	; 0x02
   26c98:	13 82       	std	Z+3, r1	; 0x03
   26c9a:	a0 91 ed 31 	lds	r26, 0x31ED	; 0x8031ed <__flp>
   26c9e:	b0 91 ee 31 	lds	r27, 0x31EE	; 0x8031ee <__flp+0x1>
   26ca2:	10 97       	sbiw	r26, 0x00	; 0
   26ca4:	81 f4       	brne	.+32     	; 0x26cc6 <free+0x3e>
   26ca6:	20 81       	ld	r18, Z
   26ca8:	31 81       	ldd	r19, Z+1	; 0x01
   26caa:	82 0f       	add	r24, r18
   26cac:	93 1f       	adc	r25, r19
   26cae:	20 91 eb 31 	lds	r18, 0x31EB	; 0x8031eb <__brkval>
   26cb2:	30 91 ec 31 	lds	r19, 0x31EC	; 0x8031ec <__brkval+0x1>
   26cb6:	28 17       	cp	r18, r24
   26cb8:	39 07       	cpc	r19, r25
   26cba:	51 f5       	brne	.+84     	; 0x26d10 <free+0x88>
   26cbc:	e0 93 eb 31 	sts	0x31EB, r30	; 0x8031eb <__brkval>
   26cc0:	f0 93 ec 31 	sts	0x31EC, r31	; 0x8031ec <__brkval+0x1>
   26cc4:	67 c0       	rjmp	.+206    	; 0x26d94 <free+0x10c>
   26cc6:	ed 01       	movw	r28, r26
   26cc8:	20 e0       	ldi	r18, 0x00	; 0
   26cca:	30 e0       	ldi	r19, 0x00	; 0
   26ccc:	ce 17       	cp	r28, r30
   26cce:	df 07       	cpc	r29, r31
   26cd0:	40 f4       	brcc	.+16     	; 0x26ce2 <free+0x5a>
   26cd2:	4a 81       	ldd	r20, Y+2	; 0x02
   26cd4:	5b 81       	ldd	r21, Y+3	; 0x03
   26cd6:	9e 01       	movw	r18, r28
   26cd8:	41 15       	cp	r20, r1
   26cda:	51 05       	cpc	r21, r1
   26cdc:	f1 f0       	breq	.+60     	; 0x26d1a <free+0x92>
   26cde:	ea 01       	movw	r28, r20
   26ce0:	f5 cf       	rjmp	.-22     	; 0x26ccc <free+0x44>
   26ce2:	c2 83       	std	Z+2, r28	; 0x02
   26ce4:	d3 83       	std	Z+3, r29	; 0x03
   26ce6:	40 81       	ld	r20, Z
   26ce8:	51 81       	ldd	r21, Z+1	; 0x01
   26cea:	84 0f       	add	r24, r20
   26cec:	95 1f       	adc	r25, r21
   26cee:	c8 17       	cp	r28, r24
   26cf0:	d9 07       	cpc	r29, r25
   26cf2:	59 f4       	brne	.+22     	; 0x26d0a <free+0x82>
   26cf4:	88 81       	ld	r24, Y
   26cf6:	99 81       	ldd	r25, Y+1	; 0x01
   26cf8:	84 0f       	add	r24, r20
   26cfa:	95 1f       	adc	r25, r21
   26cfc:	02 96       	adiw	r24, 0x02	; 2
   26cfe:	80 83       	st	Z, r24
   26d00:	91 83       	std	Z+1, r25	; 0x01
   26d02:	8a 81       	ldd	r24, Y+2	; 0x02
   26d04:	9b 81       	ldd	r25, Y+3	; 0x03
   26d06:	82 83       	std	Z+2, r24	; 0x02
   26d08:	93 83       	std	Z+3, r25	; 0x03
   26d0a:	21 15       	cp	r18, r1
   26d0c:	31 05       	cpc	r19, r1
   26d0e:	29 f4       	brne	.+10     	; 0x26d1a <free+0x92>
   26d10:	e0 93 ed 31 	sts	0x31ED, r30	; 0x8031ed <__flp>
   26d14:	f0 93 ee 31 	sts	0x31EE, r31	; 0x8031ee <__flp+0x1>
   26d18:	3d c0       	rjmp	.+122    	; 0x26d94 <free+0x10c>
   26d1a:	e9 01       	movw	r28, r18
   26d1c:	ea 83       	std	Y+2, r30	; 0x02
   26d1e:	fb 83       	std	Y+3, r31	; 0x03
   26d20:	49 91       	ld	r20, Y+
   26d22:	59 91       	ld	r21, Y+
   26d24:	c4 0f       	add	r28, r20
   26d26:	d5 1f       	adc	r29, r21
   26d28:	ec 17       	cp	r30, r28
   26d2a:	fd 07       	cpc	r31, r29
   26d2c:	61 f4       	brne	.+24     	; 0x26d46 <free+0xbe>
   26d2e:	80 81       	ld	r24, Z
   26d30:	91 81       	ldd	r25, Z+1	; 0x01
   26d32:	84 0f       	add	r24, r20
   26d34:	95 1f       	adc	r25, r21
   26d36:	02 96       	adiw	r24, 0x02	; 2
   26d38:	e9 01       	movw	r28, r18
   26d3a:	88 83       	st	Y, r24
   26d3c:	99 83       	std	Y+1, r25	; 0x01
   26d3e:	82 81       	ldd	r24, Z+2	; 0x02
   26d40:	93 81       	ldd	r25, Z+3	; 0x03
   26d42:	8a 83       	std	Y+2, r24	; 0x02
   26d44:	9b 83       	std	Y+3, r25	; 0x03
   26d46:	e0 e0       	ldi	r30, 0x00	; 0
   26d48:	f0 e0       	ldi	r31, 0x00	; 0
   26d4a:	12 96       	adiw	r26, 0x02	; 2
   26d4c:	8d 91       	ld	r24, X+
   26d4e:	9c 91       	ld	r25, X
   26d50:	13 97       	sbiw	r26, 0x03	; 3
   26d52:	00 97       	sbiw	r24, 0x00	; 0
   26d54:	19 f0       	breq	.+6      	; 0x26d5c <free+0xd4>
   26d56:	fd 01       	movw	r30, r26
   26d58:	dc 01       	movw	r26, r24
   26d5a:	f7 cf       	rjmp	.-18     	; 0x26d4a <free+0xc2>
   26d5c:	8d 91       	ld	r24, X+
   26d5e:	9c 91       	ld	r25, X
   26d60:	11 97       	sbiw	r26, 0x01	; 1
   26d62:	9d 01       	movw	r18, r26
   26d64:	2e 5f       	subi	r18, 0xFE	; 254
   26d66:	3f 4f       	sbci	r19, 0xFF	; 255
   26d68:	82 0f       	add	r24, r18
   26d6a:	93 1f       	adc	r25, r19
   26d6c:	20 91 eb 31 	lds	r18, 0x31EB	; 0x8031eb <__brkval>
   26d70:	30 91 ec 31 	lds	r19, 0x31EC	; 0x8031ec <__brkval+0x1>
   26d74:	28 17       	cp	r18, r24
   26d76:	39 07       	cpc	r19, r25
   26d78:	69 f4       	brne	.+26     	; 0x26d94 <free+0x10c>
   26d7a:	30 97       	sbiw	r30, 0x00	; 0
   26d7c:	29 f4       	brne	.+10     	; 0x26d88 <free+0x100>
   26d7e:	10 92 ed 31 	sts	0x31ED, r1	; 0x8031ed <__flp>
   26d82:	10 92 ee 31 	sts	0x31EE, r1	; 0x8031ee <__flp+0x1>
   26d86:	02 c0       	rjmp	.+4      	; 0x26d8c <free+0x104>
   26d88:	12 82       	std	Z+2, r1	; 0x02
   26d8a:	13 82       	std	Z+3, r1	; 0x03
   26d8c:	a0 93 eb 31 	sts	0x31EB, r26	; 0x8031eb <__brkval>
   26d90:	b0 93 ec 31 	sts	0x31EC, r27	; 0x8031ec <__brkval+0x1>
   26d94:	df 91       	pop	r29
   26d96:	cf 91       	pop	r28
   26d98:	08 95       	ret

00026d9a <strtod>:
   26d9a:	8f 92       	push	r8
   26d9c:	9f 92       	push	r9
   26d9e:	af 92       	push	r10
   26da0:	bf 92       	push	r11
   26da2:	cf 92       	push	r12
   26da4:	df 92       	push	r13
   26da6:	ef 92       	push	r14
   26da8:	ff 92       	push	r15
   26daa:	0f 93       	push	r16
   26dac:	1f 93       	push	r17
   26dae:	cf 93       	push	r28
   26db0:	df 93       	push	r29
   26db2:	ec 01       	movw	r28, r24
   26db4:	6b 01       	movw	r12, r22
   26db6:	61 15       	cp	r22, r1
   26db8:	71 05       	cpc	r23, r1
   26dba:	19 f0       	breq	.+6      	; 0x26dc2 <strtod+0x28>
   26dbc:	fb 01       	movw	r30, r22
   26dbe:	80 83       	st	Z, r24
   26dc0:	91 83       	std	Z+1, r25	; 0x01
   26dc2:	7e 01       	movw	r14, r28
   26dc4:	ff ef       	ldi	r31, 0xFF	; 255
   26dc6:	ef 1a       	sub	r14, r31
   26dc8:	ff 0a       	sbc	r15, r31
   26dca:	08 81       	ld	r16, Y
   26dcc:	80 2f       	mov	r24, r16
   26dce:	90 e0       	ldi	r25, 0x00	; 0
   26dd0:	a1 dc       	rcall	.-1726   	; 0x26714 <isspace>
   26dd2:	89 2b       	or	r24, r25
   26dd4:	11 f0       	breq	.+4      	; 0x26dda <strtod+0x40>
   26dd6:	e7 01       	movw	r28, r14
   26dd8:	f4 cf       	rjmp	.-24     	; 0x26dc2 <strtod+0x28>
   26dda:	0d 32       	cpi	r16, 0x2D	; 45
   26ddc:	39 f4       	brne	.+14     	; 0x26dec <strtod+0x52>
   26dde:	7e 01       	movw	r14, r28
   26de0:	82 e0       	ldi	r24, 0x02	; 2
   26de2:	e8 0e       	add	r14, r24
   26de4:	f1 1c       	adc	r15, r1
   26de6:	09 81       	ldd	r16, Y+1	; 0x01
   26de8:	11 e0       	ldi	r17, 0x01	; 1
   26dea:	08 c0       	rjmp	.+16     	; 0x26dfc <strtod+0x62>
   26dec:	0b 32       	cpi	r16, 0x2B	; 43
   26dee:	29 f4       	brne	.+10     	; 0x26dfa <strtod+0x60>
   26df0:	7e 01       	movw	r14, r28
   26df2:	92 e0       	ldi	r25, 0x02	; 2
   26df4:	e9 0e       	add	r14, r25
   26df6:	f1 1c       	adc	r15, r1
   26df8:	09 81       	ldd	r16, Y+1	; 0x01
   26dfa:	10 e0       	ldi	r17, 0x00	; 0
   26dfc:	e7 01       	movw	r28, r14
   26dfe:	21 97       	sbiw	r28, 0x01	; 1
   26e00:	43 e0       	ldi	r20, 0x03	; 3
   26e02:	50 e0       	ldi	r21, 0x00	; 0
   26e04:	6c e2       	ldi	r22, 0x2C	; 44
   26e06:	74 e0       	ldi	r23, 0x04	; 4
   26e08:	ce 01       	movw	r24, r28
   26e0a:	a4 dc       	rcall	.-1720   	; 0x26754 <strncasecmp_P>
   26e0c:	89 2b       	or	r24, r25
   26e0e:	b9 f4       	brne	.+46     	; 0x26e3e <strtod+0xa4>
   26e10:	23 96       	adiw	r28, 0x03	; 3
   26e12:	45 e0       	ldi	r20, 0x05	; 5
   26e14:	50 e0       	ldi	r21, 0x00	; 0
   26e16:	67 e2       	ldi	r22, 0x27	; 39
   26e18:	74 e0       	ldi	r23, 0x04	; 4
   26e1a:	ce 01       	movw	r24, r28
   26e1c:	9b dc       	rcall	.-1738   	; 0x26754 <strncasecmp_P>
   26e1e:	89 2b       	or	r24, r25
   26e20:	09 f4       	brne	.+2      	; 0x26e24 <strtod+0x8a>
   26e22:	25 96       	adiw	r28, 0x05	; 5
   26e24:	c1 14       	cp	r12, r1
   26e26:	d1 04       	cpc	r13, r1
   26e28:	19 f0       	breq	.+6      	; 0x26e30 <strtod+0x96>
   26e2a:	f6 01       	movw	r30, r12
   26e2c:	c0 83       	st	Z, r28
   26e2e:	d1 83       	std	Z+1, r29	; 0x01
   26e30:	11 11       	cpse	r17, r1
   26e32:	f4 c0       	rjmp	.+488    	; 0x2701c <strtod+0x282>
   26e34:	60 e0       	ldi	r22, 0x00	; 0
   26e36:	70 e0       	ldi	r23, 0x00	; 0
   26e38:	80 e8       	ldi	r24, 0x80	; 128
   26e3a:	9f e7       	ldi	r25, 0x7F	; 127
   26e3c:	f8 c0       	rjmp	.+496    	; 0x2702e <strtod+0x294>
   26e3e:	43 e0       	ldi	r20, 0x03	; 3
   26e40:	50 e0       	ldi	r21, 0x00	; 0
   26e42:	64 e2       	ldi	r22, 0x24	; 36
   26e44:	74 e0       	ldi	r23, 0x04	; 4
   26e46:	ce 01       	movw	r24, r28
   26e48:	85 dc       	rcall	.-1782   	; 0x26754 <strncasecmp_P>
   26e4a:	89 2b       	or	r24, r25
   26e4c:	59 f4       	brne	.+22     	; 0x26e64 <strtod+0xca>
   26e4e:	c1 14       	cp	r12, r1
   26e50:	d1 04       	cpc	r13, r1
   26e52:	09 f4       	brne	.+2      	; 0x26e56 <strtod+0xbc>
   26e54:	e8 c0       	rjmp	.+464    	; 0x27026 <strtod+0x28c>
   26e56:	f2 e0       	ldi	r31, 0x02	; 2
   26e58:	ef 0e       	add	r14, r31
   26e5a:	f1 1c       	adc	r15, r1
   26e5c:	f6 01       	movw	r30, r12
   26e5e:	e0 82       	st	Z, r14
   26e60:	f1 82       	std	Z+1, r15	; 0x01
   26e62:	e1 c0       	rjmp	.+450    	; 0x27026 <strtod+0x28c>
   26e64:	20 e0       	ldi	r18, 0x00	; 0
   26e66:	30 e0       	ldi	r19, 0x00	; 0
   26e68:	a9 01       	movw	r20, r18
   26e6a:	c0 e0       	ldi	r28, 0x00	; 0
   26e6c:	d0 e0       	ldi	r29, 0x00	; 0
   26e6e:	f7 01       	movw	r30, r14
   26e70:	60 ed       	ldi	r22, 0xD0	; 208
   26e72:	a6 2e       	mov	r10, r22
   26e74:	a0 0e       	add	r10, r16
   26e76:	89 e0       	ldi	r24, 0x09	; 9
   26e78:	8a 15       	cp	r24, r10
   26e7a:	28 f1       	brcs	.+74     	; 0x26ec6 <strtod+0x12c>
   26e7c:	91 2f       	mov	r25, r17
   26e7e:	92 60       	ori	r25, 0x02	; 2
   26e80:	b9 2e       	mov	r11, r25
   26e82:	81 2f       	mov	r24, r17
   26e84:	88 70       	andi	r24, 0x08	; 8
   26e86:	12 ff       	sbrs	r17, 2
   26e88:	04 c0       	rjmp	.+8      	; 0x26e92 <strtod+0xf8>
   26e8a:	81 11       	cpse	r24, r1
   26e8c:	23 c0       	rjmp	.+70     	; 0x26ed4 <strtod+0x13a>
   26e8e:	21 96       	adiw	r28, 0x01	; 1
   26e90:	21 c0       	rjmp	.+66     	; 0x26ed4 <strtod+0x13a>
   26e92:	81 11       	cpse	r24, r1
   26e94:	21 97       	sbiw	r28, 0x01	; 1
   26e96:	a5 e0       	ldi	r26, 0x05	; 5
   26e98:	b0 e0       	ldi	r27, 0x00	; 0
   26e9a:	64 d8       	rcall	.-3896   	; 0x25f64 <__muluhisi3>
   26e9c:	dc 01       	movw	r26, r24
   26e9e:	cb 01       	movw	r24, r22
   26ea0:	88 0f       	add	r24, r24
   26ea2:	99 1f       	adc	r25, r25
   26ea4:	aa 1f       	adc	r26, r26
   26ea6:	bb 1f       	adc	r27, r27
   26ea8:	9c 01       	movw	r18, r24
   26eaa:	ad 01       	movw	r20, r26
   26eac:	2a 0d       	add	r18, r10
   26eae:	31 1d       	adc	r19, r1
   26eb0:	41 1d       	adc	r20, r1
   26eb2:	51 1d       	adc	r21, r1
   26eb4:	28 39       	cpi	r18, 0x98	; 152
   26eb6:	89 e9       	ldi	r24, 0x99	; 153
   26eb8:	38 07       	cpc	r19, r24
   26eba:	48 07       	cpc	r20, r24
   26ebc:	89 e1       	ldi	r24, 0x19	; 25
   26ebe:	58 07       	cpc	r21, r24
   26ec0:	48 f0       	brcs	.+18     	; 0x26ed4 <strtod+0x13a>
   26ec2:	16 60       	ori	r17, 0x06	; 6
   26ec4:	06 c0       	rjmp	.+12     	; 0x26ed2 <strtod+0x138>
   26ec6:	9e ef       	ldi	r25, 0xFE	; 254
   26ec8:	a9 12       	cpse	r10, r25
   26eca:	0a c0       	rjmp	.+20     	; 0x26ee0 <strtod+0x146>
   26ecc:	13 fd       	sbrc	r17, 3
   26ece:	40 c0       	rjmp	.+128    	; 0x26f50 <strtod+0x1b6>
   26ed0:	18 60       	ori	r17, 0x08	; 8
   26ed2:	b1 2e       	mov	r11, r17
   26ed4:	8f ef       	ldi	r24, 0xFF	; 255
   26ed6:	e8 1a       	sub	r14, r24
   26ed8:	f8 0a       	sbc	r15, r24
   26eda:	00 81       	ld	r16, Z
   26edc:	1b 2d       	mov	r17, r11
   26ede:	c7 cf       	rjmp	.-114    	; 0x26e6e <strtod+0xd4>
   26ee0:	80 2f       	mov	r24, r16
   26ee2:	8f 7d       	andi	r24, 0xDF	; 223
   26ee4:	85 34       	cpi	r24, 0x45	; 69
   26ee6:	a1 f5       	brne	.+104    	; 0x26f50 <strtod+0x1b6>
   26ee8:	80 81       	ld	r24, Z
   26eea:	8d 32       	cpi	r24, 0x2D	; 45
   26eec:	11 f4       	brne	.+4      	; 0x26ef2 <strtod+0x158>
   26eee:	10 61       	ori	r17, 0x10	; 16
   26ef0:	06 c0       	rjmp	.+12     	; 0x26efe <strtod+0x164>
   26ef2:	8b 32       	cpi	r24, 0x2B	; 43
   26ef4:	21 f0       	breq	.+8      	; 0x26efe <strtod+0x164>
   26ef6:	31 96       	adiw	r30, 0x01	; 1
   26ef8:	61 e0       	ldi	r22, 0x01	; 1
   26efa:	70 e0       	ldi	r23, 0x00	; 0
   26efc:	04 c0       	rjmp	.+8      	; 0x26f06 <strtod+0x16c>
   26efe:	81 81       	ldd	r24, Z+1	; 0x01
   26f00:	32 96       	adiw	r30, 0x02	; 2
   26f02:	62 e0       	ldi	r22, 0x02	; 2
   26f04:	70 e0       	ldi	r23, 0x00	; 0
   26f06:	80 53       	subi	r24, 0x30	; 48
   26f08:	8a 30       	cpi	r24, 0x0A	; 10
   26f0a:	18 f0       	brcs	.+6      	; 0x26f12 <strtod+0x178>
   26f0c:	e6 1b       	sub	r30, r22
   26f0e:	f7 0b       	sbc	r31, r23
   26f10:	1f c0       	rjmp	.+62     	; 0x26f50 <strtod+0x1b6>
   26f12:	60 e0       	ldi	r22, 0x00	; 0
   26f14:	70 e0       	ldi	r23, 0x00	; 0
   26f16:	60 38       	cpi	r22, 0x80	; 128
   26f18:	9c e0       	ldi	r25, 0x0C	; 12
   26f1a:	79 07       	cpc	r23, r25
   26f1c:	5c f4       	brge	.+22     	; 0x26f34 <strtod+0x19a>
   26f1e:	db 01       	movw	r26, r22
   26f20:	aa 0f       	add	r26, r26
   26f22:	bb 1f       	adc	r27, r27
   26f24:	aa 0f       	add	r26, r26
   26f26:	bb 1f       	adc	r27, r27
   26f28:	6a 0f       	add	r22, r26
   26f2a:	7b 1f       	adc	r23, r27
   26f2c:	66 0f       	add	r22, r22
   26f2e:	77 1f       	adc	r23, r23
   26f30:	68 0f       	add	r22, r24
   26f32:	71 1d       	adc	r23, r1
   26f34:	31 96       	adiw	r30, 0x01	; 1
   26f36:	df 01       	movw	r26, r30
   26f38:	11 97       	sbiw	r26, 0x01	; 1
   26f3a:	8c 91       	ld	r24, X
   26f3c:	80 53       	subi	r24, 0x30	; 48
   26f3e:	8a 30       	cpi	r24, 0x0A	; 10
   26f40:	50 f3       	brcs	.-44     	; 0x26f16 <strtod+0x17c>
   26f42:	14 ff       	sbrs	r17, 4
   26f44:	03 c0       	rjmp	.+6      	; 0x26f4c <strtod+0x1b2>
   26f46:	71 95       	neg	r23
   26f48:	61 95       	neg	r22
   26f4a:	71 09       	sbc	r23, r1
   26f4c:	c6 0f       	add	r28, r22
   26f4e:	d7 1f       	adc	r29, r23
   26f50:	11 ff       	sbrs	r17, 1
   26f52:	08 c0       	rjmp	.+16     	; 0x26f64 <strtod+0x1ca>
   26f54:	c1 14       	cp	r12, r1
   26f56:	d1 04       	cpc	r13, r1
   26f58:	29 f0       	breq	.+10     	; 0x26f64 <strtod+0x1ca>
   26f5a:	cf 01       	movw	r24, r30
   26f5c:	01 97       	sbiw	r24, 0x01	; 1
   26f5e:	f6 01       	movw	r30, r12
   26f60:	80 83       	st	Z, r24
   26f62:	91 83       	std	Z+1, r25	; 0x01
   26f64:	ca 01       	movw	r24, r20
   26f66:	b9 01       	movw	r22, r18
   26f68:	0f 94 3e 28 	call	0x2507c	; 0x2507c <__floatunsisf>
   26f6c:	21 2f       	mov	r18, r17
   26f6e:	23 70       	andi	r18, 0x03	; 3
   26f70:	23 30       	cpi	r18, 0x03	; 3
   26f72:	19 f0       	breq	.+6      	; 0x26f7a <strtod+0x1e0>
   26f74:	4b 01       	movw	r8, r22
   26f76:	5c 01       	movw	r10, r24
   26f78:	06 c0       	rjmp	.+12     	; 0x26f86 <strtod+0x1ec>
   26f7a:	4b 01       	movw	r8, r22
   26f7c:	5c 01       	movw	r10, r24
   26f7e:	b7 fa       	bst	r11, 7
   26f80:	b0 94       	com	r11
   26f82:	b7 f8       	bld	r11, 7
   26f84:	b0 94       	com	r11
   26f86:	20 e0       	ldi	r18, 0x00	; 0
   26f88:	30 e0       	ldi	r19, 0x00	; 0
   26f8a:	a9 01       	movw	r20, r18
   26f8c:	c5 01       	movw	r24, r10
   26f8e:	b4 01       	movw	r22, r8
   26f90:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   26f94:	88 23       	and	r24, r24
   26f96:	09 f4       	brne	.+2      	; 0x26f9a <strtod+0x200>
   26f98:	3e c0       	rjmp	.+124    	; 0x27016 <strtod+0x27c>
   26f9a:	d7 ff       	sbrs	r29, 7
   26f9c:	06 c0       	rjmp	.+12     	; 0x26faa <strtod+0x210>
   26f9e:	d1 95       	neg	r29
   26fa0:	c1 95       	neg	r28
   26fa2:	d1 09       	sbc	r29, r1
   26fa4:	03 e4       	ldi	r16, 0x43	; 67
   26fa6:	14 e0       	ldi	r17, 0x04	; 4
   26fa8:	02 c0       	rjmp	.+4      	; 0x26fae <strtod+0x214>
   26faa:	0b e5       	ldi	r16, 0x5B	; 91
   26fac:	14 e0       	ldi	r17, 0x04	; 4
   26fae:	68 01       	movw	r12, r16
   26fb0:	f8 e1       	ldi	r31, 0x18	; 24
   26fb2:	cf 1a       	sub	r12, r31
   26fb4:	d1 08       	sbc	r13, r1
   26fb6:	90 e2       	ldi	r25, 0x20	; 32
   26fb8:	e9 2e       	mov	r14, r25
   26fba:	f1 2c       	mov	r15, r1
   26fbc:	ce 15       	cp	r28, r14
   26fbe:	df 05       	cpc	r29, r15
   26fc0:	74 f0       	brlt	.+28     	; 0x26fde <strtod+0x244>
   26fc2:	f8 01       	movw	r30, r16
   26fc4:	25 91       	lpm	r18, Z+
   26fc6:	35 91       	lpm	r19, Z+
   26fc8:	45 91       	lpm	r20, Z+
   26fca:	54 91       	lpm	r21, Z
   26fcc:	c5 01       	movw	r24, r10
   26fce:	b4 01       	movw	r22, r8
   26fd0:	0f 94 c0 29 	call	0x25380	; 0x25380 <__mulsf3>
   26fd4:	4b 01       	movw	r8, r22
   26fd6:	5c 01       	movw	r10, r24
   26fd8:	ce 19       	sub	r28, r14
   26fda:	df 09       	sbc	r29, r15
   26fdc:	ef cf       	rjmp	.-34     	; 0x26fbc <strtod+0x222>
   26fde:	04 50       	subi	r16, 0x04	; 4
   26fe0:	11 09       	sbc	r17, r1
   26fe2:	f5 94       	asr	r15
   26fe4:	e7 94       	ror	r14
   26fe6:	0c 15       	cp	r16, r12
   26fe8:	1d 05       	cpc	r17, r13
   26fea:	41 f7       	brne	.-48     	; 0x26fbc <strtod+0x222>
   26fec:	8a 2d       	mov	r24, r10
   26fee:	88 0f       	add	r24, r24
   26ff0:	8b 2d       	mov	r24, r11
   26ff2:	88 1f       	adc	r24, r24
   26ff4:	8f 3f       	cpi	r24, 0xFF	; 255
   26ff6:	49 f0       	breq	.+18     	; 0x2700a <strtod+0x270>
   26ff8:	20 e0       	ldi	r18, 0x00	; 0
   26ffa:	30 e0       	ldi	r19, 0x00	; 0
   26ffc:	a9 01       	movw	r20, r18
   26ffe:	c5 01       	movw	r24, r10
   27000:	b4 01       	movw	r22, r8
   27002:	0f 94 64 27 	call	0x24ec8	; 0x24ec8 <__cmpsf2>
   27006:	81 11       	cpse	r24, r1
   27008:	06 c0       	rjmp	.+12     	; 0x27016 <strtod+0x27c>
   2700a:	82 e2       	ldi	r24, 0x22	; 34
   2700c:	90 e0       	ldi	r25, 0x00	; 0
   2700e:	80 93 e9 31 	sts	0x31E9, r24	; 0x8031e9 <errno>
   27012:	90 93 ea 31 	sts	0x31EA, r25	; 0x8031ea <errno+0x1>
   27016:	c5 01       	movw	r24, r10
   27018:	b4 01       	movw	r22, r8
   2701a:	09 c0       	rjmp	.+18     	; 0x2702e <strtod+0x294>
   2701c:	60 e0       	ldi	r22, 0x00	; 0
   2701e:	70 e0       	ldi	r23, 0x00	; 0
   27020:	80 e8       	ldi	r24, 0x80	; 128
   27022:	9f ef       	ldi	r25, 0xFF	; 255
   27024:	04 c0       	rjmp	.+8      	; 0x2702e <strtod+0x294>
   27026:	60 e0       	ldi	r22, 0x00	; 0
   27028:	70 e0       	ldi	r23, 0x00	; 0
   2702a:	80 ec       	ldi	r24, 0xC0	; 192
   2702c:	9f e7       	ldi	r25, 0x7F	; 127
   2702e:	df 91       	pop	r29
   27030:	cf 91       	pop	r28
   27032:	1f 91       	pop	r17
   27034:	0f 91       	pop	r16
   27036:	ff 90       	pop	r15
   27038:	ef 90       	pop	r14
   2703a:	df 90       	pop	r13
   2703c:	cf 90       	pop	r12
   2703e:	bf 90       	pop	r11
   27040:	af 90       	pop	r10
   27042:	9f 90       	pop	r9
   27044:	8f 90       	pop	r8
   27046:	08 95       	ret

00027048 <__ctype_isfalse>:
   27048:	99 27       	eor	r25, r25
   2704a:	88 27       	eor	r24, r24

0002704c <__ctype_istrue>:
   2704c:	08 95       	ret

0002704e <_exit>:
   2704e:	f8 94       	cli

00027050 <__stop_program>:
   27050:	ff cf       	rjmp	.-2      	; 0x27050 <__stop_program>

Disassembly of section .BOOT:

00027052 <nvm_common_spm>:
	/**
	 * For GCC:
	 * \param address uint32_t r22:r25
	 * \param nvm_cmd uint8_t  r20
	 */
	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   27052:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   27054:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   27056:	fb 01       	movw	r30, r22
	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   27058:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r20      ; Load prepared command into NVM Command register.
   2705c:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r23, CCP_SPM_gc   ; Prepare Protect SPM signature (r23 is no longer needed)
   27060:	7d e9       	ldi	r23, 0x9D	; 157
	sts CCP, r23          ; Enable SPM operation (this disables interrupts for 4 cycles).
   27062:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                   ; Self-program.
   27066:	e8 95       	spm
	sts NVM_CMD, r24      ; Restore NVM command register
   27068:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   2706c:	9b bf       	out	0x3b, r25	; 59
	spm                   ; Self-program.
	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   2706e:	08 95       	ret

00027070 <nvm_flash_load_word_to_buffer>:
	 * For GCC:
	 * \param word_addr uint32_t r22:r25
	 * \param data      uint16_t r20:r21
	 */
wait_nvm:
	lds r18, NVM_STATUS
   27070:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc r18, NVM_NVMBUSY_bp
   27074:	27 fd       	sbrc	r18, 7
	rjmp wait_nvm
   27076:	fc cf       	rjmp	.-8      	; 0x27070 <nvm_flash_load_word_to_buffer>

	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   27078:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   2707a:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   2707c:	fb 01       	movw	r30, r22

	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   2707e:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r18, NVM_CMD_LOAD_FLASH_BUFFER_gc
   27082:	23 e2       	ldi	r18, 0x23	; 35
	sts NVM_CMD, r18      ; Load prepared command into NVM Command register.
   27084:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>

	movw r0, r20          ; Load R20:R21 into R0:R1
   27088:	0a 01       	movw	r0, r20
	spm                   ; Self-program.
   2708a:	e8 95       	spm

	clr r1                ; Clear R1 for GCC _zero_reg_ to function properly.
   2708c:	11 24       	eor	r1, r1
	sts NVM_CMD, r24      ; Restore NVM command register
   2708e:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   27092:	9b bf       	out	0x3b, r25	; 59

	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   27094:	08 95       	ret
