// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_sparse_matrix_acc_sort_C (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        lenEdgeListPtr_dout,
        lenEdgeListPtr_empty_n,
        lenEdgeListPtr_read,
        fifoEdgeListPtr_calC15_dout,
        fifoEdgeListPtr_calC15_empty_n,
        fifoEdgeListPtr_calC15_read,
        fifoMatrixCIdx_i_0_0_0_0_dout,
        fifoMatrixCIdx_i_0_0_0_0_empty_n,
        fifoMatrixCIdx_i_0_0_0_0_read,
        fifoMatrixCIdx_i_0_0_0_01_dout,
        fifoMatrixCIdx_i_0_0_0_01_empty_n,
        fifoMatrixCIdx_i_0_0_0_01_read,
        fifoCalcMatrixC_i_0_dout,
        fifoCalcMatrixC_i_0_empty_n,
        fifoCalcMatrixC_i_0_read,
        fifoCalcMatrixC_i_02_dout,
        fifoCalcMatrixC_i_02_empty_n,
        fifoCalcMatrixC_i_02_read,
        fifoSortMatrixC_o_0_din,
        fifoSortMatrixC_o_0_full_n,
        fifoSortMatrixC_o_0_write,
        fifoSortMatrixC_o_03_din,
        fifoSortMatrixC_o_03_full_n,
        fifoSortMatrixC_o_03_write
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] lenEdgeListPtr_dout;
input   lenEdgeListPtr_empty_n;
output   lenEdgeListPtr_read;
input  [31:0] fifoEdgeListPtr_calC15_dout;
input   fifoEdgeListPtr_calC15_empty_n;
output   fifoEdgeListPtr_calC15_read;
input  [15:0] fifoMatrixCIdx_i_0_0_0_0_dout;
input   fifoMatrixCIdx_i_0_0_0_0_empty_n;
output   fifoMatrixCIdx_i_0_0_0_0_read;
input  [15:0] fifoMatrixCIdx_i_0_0_0_01_dout;
input   fifoMatrixCIdx_i_0_0_0_01_empty_n;
output   fifoMatrixCIdx_i_0_0_0_01_read;
input  [31:0] fifoCalcMatrixC_i_0_dout;
input   fifoCalcMatrixC_i_0_empty_n;
output   fifoCalcMatrixC_i_0_read;
input  [31:0] fifoCalcMatrixC_i_02_dout;
input   fifoCalcMatrixC_i_02_empty_n;
output   fifoCalcMatrixC_i_02_read;
output  [31:0] fifoSortMatrixC_o_0_din;
input   fifoSortMatrixC_o_0_full_n;
output   fifoSortMatrixC_o_0_write;
output  [31:0] fifoSortMatrixC_o_03_din;
input   fifoSortMatrixC_o_03_full_n;
output   fifoSortMatrixC_o_03_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg lenEdgeListPtr_read;
reg fifoEdgeListPtr_calC15_read;
reg fifoMatrixCIdx_i_0_0_0_0_read;
reg fifoMatrixCIdx_i_0_0_0_01_read;
reg fifoCalcMatrixC_i_0_read;
reg fifoCalcMatrixC_i_02_read;
reg fifoSortMatrixC_o_0_write;
reg fifoSortMatrixC_o_03_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    lenEdgeListPtr_blk_n;
reg    fifoEdgeListPtr_calC15_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln135_fu_357_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln143_fu_432_p2;
reg    fifoMatrixCIdx_i_0_0_0_0_blk_n;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln154_fu_491_p2;
wire   [0:0] trunc_ln120_fu_479_p1;
reg    fifoMatrixCIdx_i_0_0_0_01_blk_n;
reg    fifoCalcMatrixC_i_0_blk_n;
reg    fifoCalcMatrixC_i_02_blk_n;
reg    fifoSortMatrixC_o_0_blk_n;
wire    ap_CS_fsm_state14;
reg   [0:0] trunc_ln988_reg_1276;
reg    fifoSortMatrixC_o_03_blk_n;
reg   [31:0] lenEdgeListPtr_read_reg_1130;
wire   [3:0] add_ln135_fu_363_p2;
reg   [3:0] add_ln135_reg_1141;
wire   [31:0] add_ln143_fu_369_p2;
reg   [31:0] add_ln143_reg_1160;
wire   [1:0] add_ln136_fu_412_p2;
wire    ap_CS_fsm_state3;
wire   [30:0] iter_2_fu_437_p2;
reg   [30:0] iter_2_reg_1179;
reg   [31:0] tmp_13_reg_1184;
wire   [1:0] n_1_fu_467_p2;
reg   [1:0] n_1_reg_1203;
wire    ap_CS_fsm_state6;
wire   [31:0] i_9_fu_473_p2;
wire   [0:0] icmp_ln151_fu_461_p2;
wire   [3:0] tmp_7_cast_fu_483_p3;
reg   [3:0] tmp_7_cast_reg_1216;
wire   [1:0] add_ln154_fu_497_p2;
reg   [1:0] add_ln154_reg_1224;
reg    ap_predicate_op95_read_state7;
reg    ap_predicate_op97_read_state7;
reg    ap_predicate_op101_read_state7;
reg    ap_predicate_op103_read_state7;
reg    ap_block_state7;
reg   [0:0] p_Result_4_reg_1229;
wire    ap_CS_fsm_state8;
reg   [10:0] exp_tmp_reg_1234;
wire   [51:0] trunc_ln574_fu_529_p1;
reg   [51:0] trunc_ln574_reg_1239;
wire   [0:0] icmp_ln580_fu_533_p2;
reg   [0:0] icmp_ln580_reg_1244;
wire   [31:0] matrixC_val_i_V_fu_734_p3;
reg   [31:0] matrixC_val_i_V_reg_1251;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_11_fu_741_p3;
reg   [0:0] tmp_11_reg_1256;
reg   [3:0] matrixC_buffer_V_addr_2_reg_1260;
wire   [3:0] add_ln168_fu_778_p2;
reg   [3:0] add_ln168_reg_1271;
wire    ap_CS_fsm_state11;
wire   [0:0] trunc_ln988_fu_784_p1;
wire    ap_CS_fsm_state12;
wire   [1:0] add_ln169_fu_812_p2;
reg   [1:0] add_ln169_reg_1288;
wire   [0:0] icmp_ln988_fu_822_p2;
reg   [0:0] icmp_ln988_reg_1293;
wire    ap_CS_fsm_state13;
wire   [0:0] p_Result_6_fu_828_p3;
reg   [0:0] p_Result_6_reg_1298;
reg   [62:0] m_6_reg_1303;
reg   [0:0] p_Result_s_reg_1308;
wire   [7:0] trunc_ln996_fu_1062_p1;
reg   [7:0] trunc_ln996_reg_1313;
reg   [3:0] matrixC_buffer_V_address0;
reg    matrixC_buffer_V_ce0;
reg    matrixC_buffer_V_we0;
reg   [31:0] matrixC_buffer_V_d0;
wire   [31:0] matrixC_buffer_V_q0;
reg   [1:0] j_reg_267;
wire   [0:0] icmp_ln136_fu_406_p2;
reg    ap_block_state2;
reg   [31:0] i_2_reg_278;
reg    ap_block_state4;
reg   [1:0] n_reg_288;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln148_fu_448_p2;
reg   [1:0] j_2_reg_299;
wire    ap_CS_fsm_state10;
reg   [15:0] row_V_reg_310;
reg   [31:0] ap_phi_mux_tmp_6_phi_fu_325_p4;
reg   [31:0] tmp_6_reg_322;
reg   [1:0] j_1_reg_334;
wire   [0:0] icmp_ln168_fu_772_p2;
reg    ap_block_state14;
wire   [63:0] zext_ln137_fu_401_p1;
wire   [63:0] zext_ln120_fu_758_p1;
wire   [63:0] zext_ln988_fu_801_p1;
reg   [3:0] i_fu_170;
reg    ap_block_state1;
reg   [30:0] iter_fu_178;
reg   [31:0] i_5_fu_182;
reg   [3:0] i_3_fu_186;
wire   [0:0] icmp_ln169_fu_806_p2;
wire   [31:0] select_ln988_fu_1114_p3;
wire   [31:0] valC_V_fu_763_p2;
wire   [0:0] trunc_ln137_fu_384_p1;
wire   [3:0] tmp_3_cast_fu_388_p3;
wire   [3:0] add_ln137_fu_396_p2;
wire   [31:0] zext_ln143_fu_428_p1;
wire   [63:0] grp_fu_345_p1;
wire   [63:0] ireg_fu_503_p1;
wire   [62:0] trunc_ln564_fu_507_p1;
wire   [52:0] p_Result_5_fu_542_p3;
wire   [53:0] zext_ln578_fu_549_p1;
wire   [53:0] man_V_1_fu_553_p2;
wire   [11:0] zext_ln494_fu_539_p1;
wire   [11:0] F2_fu_566_p2;
wire   [0:0] icmp_ln590_fu_572_p2;
wire   [11:0] add_ln590_fu_578_p2;
wire   [11:0] sub_ln590_fu_584_p2;
wire  signed [11:0] sh_amt_fu_590_p3;
wire   [53:0] man_V_2_fu_559_p3;
wire  signed [31:0] sext_ln590_fu_598_p1;
wire   [53:0] zext_ln595_fu_618_p1;
wire   [53:0] ashr_ln595_fu_622_p2;
wire   [31:0] bitcast_ln709_fu_632_p1;
wire   [0:0] tmp_9_fu_636_p3;
wire   [0:0] icmp_ln594_fu_612_p2;
wire   [31:0] trunc_ln595_fu_628_p1;
wire   [31:0] select_ln597_fu_644_p3;
wire   [6:0] tmp_10_fu_660_p4;
wire   [31:0] trunc_ln592_fu_608_p1;
wire   [0:0] icmp_ln612_fu_670_p2;
wire   [31:0] shl_ln613_fu_676_p2;
wire   [0:0] icmp_ln591_fu_602_p2;
wire   [0:0] xor_ln580_fu_690_p2;
wire   [0:0] and_ln591_fu_695_p2;
wire   [31:0] select_ln612_fu_682_p3;
wire   [0:0] or_ln591_fu_709_p2;
wire   [0:0] xor_ln591_fu_714_p2;
wire   [0:0] and_ln590_fu_720_p2;
wire   [31:0] select_ln594_fu_652_p3;
wire   [31:0] select_ln591_fu_701_p3;
wire   [31:0] select_ln590_fu_726_p3;
wire   [3:0] trunc_ln120_1_fu_749_p1;
wire   [3:0] add_ln120_fu_753_p2;
wire   [3:0] tmp_5_cast_fu_788_p3;
wire   [3:0] add_ln988_fu_796_p2;
wire   [31:0] tmp_V_fu_836_p2;
wire   [31:0] m_5_fu_842_p3;
reg   [31:0] p_Result_7_fu_850_p4;
reg   [31:0] l_fu_860_p3;
wire   [31:0] sub_ln997_fu_868_p2;
wire   [31:0] lsb_index_fu_874_p2;
wire   [30:0] tmp_4_fu_880_p4;
wire   [5:0] trunc_ln1000_fu_896_p1;
wire   [5:0] sub_ln1000_fu_900_p2;
wire   [31:0] zext_ln1000_fu_906_p1;
wire   [31:0] lshr_ln1000_fu_910_p2;
wire   [31:0] shl_ln1002_fu_916_p2;
wire   [31:0] or_ln1002_1_fu_922_p2;
wire   [31:0] and_ln1002_fu_928_p2;
wire   [0:0] tmp_5_fu_940_p3;
wire   [0:0] p_Result_8_fu_954_p3;
wire   [0:0] xor_ln1002_fu_948_p2;
wire   [31:0] sub_ln1012_fu_978_p2;
wire   [63:0] zext_ln1012_1_fu_974_p1;
wire   [63:0] zext_ln1012_fu_984_p1;
wire   [0:0] icmp_ln999_fu_890_p2;
wire   [0:0] icmp_ln1002_fu_934_p2;
wire   [31:0] add_ln1011_fu_1002_p2;
wire   [63:0] zext_ln1011_fu_1008_p1;
wire   [0:0] icmp_ln1011_fu_962_p2;
wire   [0:0] select_ln999_fu_994_p3;
wire   [0:0] and_ln1002_1_fu_968_p2;
wire   [63:0] lshr_ln1011_fu_1012_p2;
wire   [63:0] shl_ln1012_fu_988_p2;
wire   [0:0] select_ln1011_fu_1018_p3;
wire   [63:0] m_fu_1026_p3;
wire   [63:0] zext_ln1014_fu_1034_p1;
wire   [63:0] m_2_fu_1038_p2;
wire   [7:0] sub_ln1017_fu_1076_p2;
wire   [7:0] select_ln996_fu_1069_p3;
wire   [7:0] add_ln1017_fu_1081_p2;
wire   [63:0] zext_ln1015_fu_1066_p1;
wire   [8:0] tmp_fu_1087_p3;
wire   [63:0] p_Result_9_fu_1094_p5;
wire   [31:0] LD_fu_1106_p1;
wire   [31:0] bitcast_ln751_fu_1110_p1;
reg    grp_fu_345_ce;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_condition_848;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'd1;
end

krnl_sparse_matrix_acc_calc_C_matrixB_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
matrixC_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(matrixC_buffer_V_address0),
    .ce0(matrixC_buffer_V_ce0),
    .we0(matrixC_buffer_V_we0),
    .d0(matrixC_buffer_V_d0),
    .q0(matrixC_buffer_V_q0)
);

krnl_sparse_matrix_acc_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_tmp_6_phi_fu_325_p4),
    .ce(grp_fu_345_ce),
    .dout(grp_fu_345_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln168_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln151_fu_461_p2 == 1'd1))) begin
        i_2_reg_278 <= i_9_fu_473_p2;
    end else if ((~((icmp_ln143_fu_432_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln143_fu_432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_2_reg_278 <= i_5_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln143_fu_432_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln143_fu_432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_3_fu_186 <= 4'd0;
    end else if (((icmp_ln169_fu_806_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_3_fu_186 <= add_ln168_reg_1271;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln135_fu_357_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln135_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_5_fu_182 <= fifoEdgeListPtr_calC15_dout;
    end else if (((icmp_ln148_fu_448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_5_fu_182 <= tmp_13_reg_1184;
    end
end

always @ (posedge ap_clk) begin
    if ((~((lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_170 <= 4'd0;
    end else if (((icmp_ln136_fu_406_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_170 <= add_ln135_reg_1141;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln135_fu_357_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln135_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        iter_fu_178 <= 31'd0;
    end else if (((icmp_ln148_fu_448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        iter_fu_178 <= iter_2_reg_1179;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifoSortMatrixC_o_03_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd1)) | ((fifoSortMatrixC_o_0_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd0))) & (1'b1 == ap_CS_fsm_state14))) begin
        j_1_reg_334 <= add_ln169_reg_1288;
    end else if (((icmp_ln168_fu_772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        j_1_reg_334 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        j_2_reg_299 <= add_ln154_reg_1224;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln151_fu_461_p2 == 1'd0))) begin
        j_2_reg_299 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln135_fu_357_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln135_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_267 <= 2'd0;
    end else if (((icmp_ln136_fu_406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_267 <= add_ln136_fu_412_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (icmp_ln154_fu_491_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        n_reg_288 <= n_1_reg_1203;
    end else if (((icmp_ln148_fu_448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        n_reg_288 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_848)) begin
        if ((trunc_ln120_fu_479_p1 == 1'd0)) begin
            row_V_reg_310 <= fifoMatrixCIdx_i_0_0_0_0_dout;
        end else if ((trunc_ln120_fu_479_p1 == 1'd1)) begin
            row_V_reg_310 <= fifoMatrixCIdx_i_0_0_0_01_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_848)) begin
        if ((trunc_ln120_fu_479_p1 == 1'd0)) begin
            tmp_6_reg_322 <= fifoCalcMatrixC_i_0_dout;
        end else if ((trunc_ln120_fu_479_p1 == 1'd1)) begin
            tmp_6_reg_322 <= fifoCalcMatrixC_i_02_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln135_reg_1141 <= add_ln135_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln143_reg_1160 <= add_ln143_fu_369_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7))) begin
        add_ln154_reg_1224 <= add_ln154_fu_497_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln168_reg_1271 <= add_ln168_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln169_reg_1288 <= add_ln169_fu_812_p2;
        trunc_ln988_reg_1276 <= trunc_ln988_fu_784_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        exp_tmp_reg_1234 <= {{ireg_fu_503_p1[62:52]}};
        icmp_ln580_reg_1244 <= icmp_ln580_fu_533_p2;
        p_Result_4_reg_1229 <= ireg_fu_503_p1[32'd63];
        trunc_ln574_reg_1239 <= trunc_ln574_fu_529_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        icmp_ln988_reg_1293 <= icmp_ln988_fu_822_p2;
        m_6_reg_1303 <= {{m_2_fu_1038_p2[63:1]}};
        p_Result_6_reg_1298 <= matrixC_buffer_V_q0[32'd31];
        p_Result_s_reg_1308 <= m_2_fu_1038_p2[32'd25];
        trunc_ln996_reg_1313 <= trunc_ln996_fu_1062_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        iter_2_reg_1179 <= iter_2_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        lenEdgeListPtr_read_reg_1130 <= lenEdgeListPtr_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_11_fu_741_p3 == 1'd0))) begin
        matrixC_buffer_V_addr_2_reg_1260 <= zext_ln120_fu_758_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        matrixC_val_i_V_reg_1251 <= matrixC_val_i_V_fu_734_p3;
        tmp_11_reg_1256 <= row_V_reg_310[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        n_1_reg_1203 <= n_1_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_fu_432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_13_reg_1184 <= fifoEdgeListPtr_calC15_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_7_cast_reg_1216[3] <= tmp_7_cast_fu_483_p3[3];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((((fifoSortMatrixC_o_03_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd1)) | ((fifoSortMatrixC_o_0_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd0)))) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if (((lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln135_fu_357_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln143_fu_432_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1)))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln168_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln154_fu_491_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        if ((trunc_ln120_fu_479_p1 == 1'd0)) begin
            ap_phi_mux_tmp_6_phi_fu_325_p4 = fifoCalcMatrixC_i_0_dout;
        end else if ((trunc_ln120_fu_479_p1 == 1'd1)) begin
            ap_phi_mux_tmp_6_phi_fu_325_p4 = fifoCalcMatrixC_i_02_dout;
        end else begin
            ap_phi_mux_tmp_6_phi_fu_325_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_tmp_6_phi_fu_325_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln168_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln154_fu_491_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (trunc_ln120_fu_479_p1 == 1'd1))) begin
        fifoCalcMatrixC_i_02_blk_n = fifoCalcMatrixC_i_02_empty_n;
    end else begin
        fifoCalcMatrixC_i_02_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7) & (ap_predicate_op103_read_state7 == 1'b1))) begin
        fifoCalcMatrixC_i_02_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_02_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln154_fu_491_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (trunc_ln120_fu_479_p1 == 1'd0))) begin
        fifoCalcMatrixC_i_0_blk_n = fifoCalcMatrixC_i_0_empty_n;
    end else begin
        fifoCalcMatrixC_i_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7) & (ap_predicate_op101_read_state7 == 1'b1))) begin
        fifoCalcMatrixC_i_0_read = 1'b1;
    end else begin
        fifoCalcMatrixC_i_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln143_fu_432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln135_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifoEdgeListPtr_calC15_blk_n = fifoEdgeListPtr_calC15_empty_n;
    end else begin
        fifoEdgeListPtr_calC15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((icmp_ln143_fu_432_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln143_fu_432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~((icmp_ln135_fu_357_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln135_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifoEdgeListPtr_calC15_read = 1'b1;
    end else begin
        fifoEdgeListPtr_calC15_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln154_fu_491_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (trunc_ln120_fu_479_p1 == 1'd1))) begin
        fifoMatrixCIdx_i_0_0_0_01_blk_n = fifoMatrixCIdx_i_0_0_0_01_empty_n;
    end else begin
        fifoMatrixCIdx_i_0_0_0_01_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7) & (ap_predicate_op97_read_state7 == 1'b1))) begin
        fifoMatrixCIdx_i_0_0_0_01_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_0_0_0_01_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln154_fu_491_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (trunc_ln120_fu_479_p1 == 1'd0))) begin
        fifoMatrixCIdx_i_0_0_0_0_blk_n = fifoMatrixCIdx_i_0_0_0_0_empty_n;
    end else begin
        fifoMatrixCIdx_i_0_0_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7) & (ap_predicate_op95_read_state7 == 1'b1))) begin
        fifoMatrixCIdx_i_0_0_0_0_read = 1'b1;
    end else begin
        fifoMatrixCIdx_i_0_0_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (trunc_ln988_reg_1276 == 1'd1))) begin
        fifoSortMatrixC_o_03_blk_n = fifoSortMatrixC_o_03_full_n;
    end else begin
        fifoSortMatrixC_o_03_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoSortMatrixC_o_03_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd1)) | ((fifoSortMatrixC_o_0_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd0))) & (1'b1 == ap_CS_fsm_state14) & (trunc_ln988_reg_1276 == 1'd1))) begin
        fifoSortMatrixC_o_03_write = 1'b1;
    end else begin
        fifoSortMatrixC_o_03_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (trunc_ln988_reg_1276 == 1'd0))) begin
        fifoSortMatrixC_o_0_blk_n = fifoSortMatrixC_o_0_full_n;
    end else begin
        fifoSortMatrixC_o_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifoSortMatrixC_o_03_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd1)) | ((fifoSortMatrixC_o_0_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd0))) & (1'b1 == ap_CS_fsm_state14) & (trunc_ln988_reg_1276 == 1'd0))) begin
        fifoSortMatrixC_o_0_write = 1'b1;
    end else begin
        fifoSortMatrixC_o_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7)))) begin
        grp_fu_345_ce = 1'b1;
    end else begin
        grp_fu_345_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lenEdgeListPtr_blk_n = lenEdgeListPtr_empty_n;
    end else begin
        lenEdgeListPtr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lenEdgeListPtr_read = 1'b1;
    end else begin
        lenEdgeListPtr_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matrixC_buffer_V_address0 = zext_ln988_fu_801_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matrixC_buffer_V_address0 = matrixC_buffer_V_addr_2_reg_1260;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        matrixC_buffer_V_address0 = zext_ln120_fu_758_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        matrixC_buffer_V_address0 = zext_ln137_fu_401_p1;
    end else begin
        matrixC_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3))) begin
        matrixC_buffer_V_ce0 = 1'b1;
    end else begin
        matrixC_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matrixC_buffer_V_d0 = valC_V_fu_763_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        matrixC_buffer_V_d0 = 32'd0;
    end else begin
        matrixC_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (tmp_11_reg_1256 == 1'd0)) | ((icmp_ln136_fu_406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        matrixC_buffer_V_we0 = 1'b1;
    end else begin
        matrixC_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln135_fu_357_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln135_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((icmp_ln135_fu_357_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln135_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln136_fu_406_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((icmp_ln143_fu_432_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln143_fu_432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~((icmp_ln143_fu_432_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0)) & (icmp_ln143_fu_432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln148_fu_448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln151_fu_461_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (icmp_ln154_fu_491_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (icmp_ln154_fu_491_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln168_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln169_fu_806_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if ((~(((fifoSortMatrixC_o_03_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd1)) | ((fifoSortMatrixC_o_0_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd0))) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_566_p2 = (12'd1075 - zext_ln494_fu_539_p1);

assign LD_fu_1106_p1 = p_Result_9_fu_1094_p5[31:0];

assign add_ln1011_fu_1002_p2 = ($signed(sub_ln997_fu_868_p2) + $signed(32'd4294967271));

assign add_ln1017_fu_1081_p2 = (sub_ln1017_fu_1076_p2 + select_ln996_fu_1069_p3);

assign add_ln120_fu_753_p2 = (tmp_7_cast_reg_1216 + trunc_ln120_1_fu_749_p1);

assign add_ln135_fu_363_p2 = (i_fu_170 + 4'd1);

assign add_ln136_fu_412_p2 = (j_reg_267 + 2'd1);

assign add_ln137_fu_396_p2 = (tmp_3_cast_fu_388_p3 + i_fu_170);

assign add_ln143_fu_369_p2 = ($signed(lenEdgeListPtr_read_reg_1130) + $signed(32'd4294967295));

assign add_ln154_fu_497_p2 = (j_2_reg_299 + 2'd1);

assign add_ln168_fu_778_p2 = (i_3_fu_186 + 4'd1);

assign add_ln169_fu_812_p2 = (j_1_reg_334 + 2'd1);

assign add_ln590_fu_578_p2 = ($signed(F2_fu_566_p2) + $signed(12'd4080));

assign add_ln988_fu_796_p2 = (tmp_5_cast_fu_788_p3 + i_3_fu_186);

assign and_ln1002_1_fu_968_p2 = (xor_ln1002_fu_948_p2 & p_Result_8_fu_954_p3);

assign and_ln1002_fu_928_p2 = (or_ln1002_1_fu_922_p2 & m_5_fu_842_p3);

assign and_ln590_fu_720_p2 = (xor_ln591_fu_714_p2 & icmp_ln590_fu_572_p2);

assign and_ln591_fu_695_p2 = (xor_ln580_fu_690_p2 & icmp_ln591_fu_602_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((lenEdgeListPtr_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state14 = (((fifoSortMatrixC_o_03_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd1)) | ((fifoSortMatrixC_o_0_full_n == 1'b0) & (trunc_ln988_reg_1276 == 1'd0)));
end

always @ (*) begin
    ap_block_state2 = ((icmp_ln135_fu_357_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((icmp_ln143_fu_432_p2 == 1'd1) & (fifoEdgeListPtr_calC15_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = (((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_condition_848 = (~(((fifoCalcMatrixC_i_02_empty_n == 1'b0) & (ap_predicate_op103_read_state7 == 1'b1)) | ((fifoCalcMatrixC_i_0_empty_n == 1'b0) & (ap_predicate_op101_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_01_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)) | ((fifoMatrixCIdx_i_0_0_0_0_empty_n == 1'b0) & (ap_predicate_op95_read_state7 == 1'b1))) & (icmp_ln154_fu_491_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7));
end

always @ (*) begin
    ap_predicate_op101_read_state7 = ((icmp_ln154_fu_491_p2 == 1'd0) & (trunc_ln120_fu_479_p1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_read_state7 = ((icmp_ln154_fu_491_p2 == 1'd0) & (trunc_ln120_fu_479_p1 == 1'd1));
end

always @ (*) begin
    ap_predicate_op95_read_state7 = ((icmp_ln154_fu_491_p2 == 1'd0) & (trunc_ln120_fu_479_p1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_read_state7 = ((icmp_ln154_fu_491_p2 == 1'd0) & (trunc_ln120_fu_479_p1 == 1'd1));
end

assign ashr_ln595_fu_622_p2 = $signed(man_V_2_fu_559_p3) >>> zext_ln595_fu_618_p1;

assign bitcast_ln709_fu_632_p1 = tmp_6_reg_322;

assign bitcast_ln751_fu_1110_p1 = LD_fu_1106_p1;

assign fifoSortMatrixC_o_03_din = select_ln988_fu_1114_p3;

assign fifoSortMatrixC_o_0_din = select_ln988_fu_1114_p3;

assign i_9_fu_473_p2 = (i_2_reg_278 + 32'd1);

assign icmp_ln1002_fu_934_p2 = ((and_ln1002_fu_928_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1011_fu_962_p2 = (($signed(lsb_index_fu_874_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_357_p2 = ((i_fu_170 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_406_p2 = ((j_reg_267 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_432_p2 = (($signed(zext_ln143_fu_428_p1) < $signed(add_ln143_reg_1160)) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_448_p2 = (($signed(i_2_reg_278) < $signed(tmp_13_reg_1184)) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_461_p2 = ((n_reg_288 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_491_p2 = ((j_2_reg_299 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_772_p2 = ((i_3_fu_186 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_806_p2 = ((j_1_reg_334 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_533_p2 = ((trunc_ln564_fu_507_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_572_p2 = (($signed(F2_fu_566_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_602_p2 = ((F2_fu_566_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_612_p2 = ((sh_amt_fu_590_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_670_p2 = ((tmp_10_fu_660_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln988_fu_822_p2 = ((matrixC_buffer_V_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_fu_890_p2 = (($signed(tmp_4_fu_880_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign ireg_fu_503_p1 = grp_fu_345_p1;

assign iter_2_fu_437_p2 = (iter_fu_178 + 31'd1);


always @ (p_Result_7_fu_850_p4) begin
    if (p_Result_7_fu_850_p4[0] == 1'b1) begin
        l_fu_860_p3 = 32'd0;
    end else if (p_Result_7_fu_850_p4[1] == 1'b1) begin
        l_fu_860_p3 = 32'd1;
    end else if (p_Result_7_fu_850_p4[2] == 1'b1) begin
        l_fu_860_p3 = 32'd2;
    end else if (p_Result_7_fu_850_p4[3] == 1'b1) begin
        l_fu_860_p3 = 32'd3;
    end else if (p_Result_7_fu_850_p4[4] == 1'b1) begin
        l_fu_860_p3 = 32'd4;
    end else if (p_Result_7_fu_850_p4[5] == 1'b1) begin
        l_fu_860_p3 = 32'd5;
    end else if (p_Result_7_fu_850_p4[6] == 1'b1) begin
        l_fu_860_p3 = 32'd6;
    end else if (p_Result_7_fu_850_p4[7] == 1'b1) begin
        l_fu_860_p3 = 32'd7;
    end else if (p_Result_7_fu_850_p4[8] == 1'b1) begin
        l_fu_860_p3 = 32'd8;
    end else if (p_Result_7_fu_850_p4[9] == 1'b1) begin
        l_fu_860_p3 = 32'd9;
    end else if (p_Result_7_fu_850_p4[10] == 1'b1) begin
        l_fu_860_p3 = 32'd10;
    end else if (p_Result_7_fu_850_p4[11] == 1'b1) begin
        l_fu_860_p3 = 32'd11;
    end else if (p_Result_7_fu_850_p4[12] == 1'b1) begin
        l_fu_860_p3 = 32'd12;
    end else if (p_Result_7_fu_850_p4[13] == 1'b1) begin
        l_fu_860_p3 = 32'd13;
    end else if (p_Result_7_fu_850_p4[14] == 1'b1) begin
        l_fu_860_p3 = 32'd14;
    end else if (p_Result_7_fu_850_p4[15] == 1'b1) begin
        l_fu_860_p3 = 32'd15;
    end else if (p_Result_7_fu_850_p4[16] == 1'b1) begin
        l_fu_860_p3 = 32'd16;
    end else if (p_Result_7_fu_850_p4[17] == 1'b1) begin
        l_fu_860_p3 = 32'd17;
    end else if (p_Result_7_fu_850_p4[18] == 1'b1) begin
        l_fu_860_p3 = 32'd18;
    end else if (p_Result_7_fu_850_p4[19] == 1'b1) begin
        l_fu_860_p3 = 32'd19;
    end else if (p_Result_7_fu_850_p4[20] == 1'b1) begin
        l_fu_860_p3 = 32'd20;
    end else if (p_Result_7_fu_850_p4[21] == 1'b1) begin
        l_fu_860_p3 = 32'd21;
    end else if (p_Result_7_fu_850_p4[22] == 1'b1) begin
        l_fu_860_p3 = 32'd22;
    end else if (p_Result_7_fu_850_p4[23] == 1'b1) begin
        l_fu_860_p3 = 32'd23;
    end else if (p_Result_7_fu_850_p4[24] == 1'b1) begin
        l_fu_860_p3 = 32'd24;
    end else if (p_Result_7_fu_850_p4[25] == 1'b1) begin
        l_fu_860_p3 = 32'd25;
    end else if (p_Result_7_fu_850_p4[26] == 1'b1) begin
        l_fu_860_p3 = 32'd26;
    end else if (p_Result_7_fu_850_p4[27] == 1'b1) begin
        l_fu_860_p3 = 32'd27;
    end else if (p_Result_7_fu_850_p4[28] == 1'b1) begin
        l_fu_860_p3 = 32'd28;
    end else if (p_Result_7_fu_850_p4[29] == 1'b1) begin
        l_fu_860_p3 = 32'd29;
    end else if (p_Result_7_fu_850_p4[30] == 1'b1) begin
        l_fu_860_p3 = 32'd30;
    end else if (p_Result_7_fu_850_p4[31] == 1'b1) begin
        l_fu_860_p3 = 32'd31;
    end else begin
        l_fu_860_p3 = 32'd32;
    end
end

assign lsb_index_fu_874_p2 = ($signed(sub_ln997_fu_868_p2) + $signed(32'd4294967272));

assign lshr_ln1000_fu_910_p2 = 32'd4294967295 >> zext_ln1000_fu_906_p1;

assign lshr_ln1011_fu_1012_p2 = zext_ln1012_1_fu_974_p1 >> zext_ln1011_fu_1008_p1;

assign m_2_fu_1038_p2 = (m_fu_1026_p3 + zext_ln1014_fu_1034_p1);

assign m_5_fu_842_p3 = ((p_Result_6_fu_828_p3[0:0] == 1'b1) ? tmp_V_fu_836_p2 : matrixC_buffer_V_q0);

assign m_fu_1026_p3 = ((icmp_ln1011_fu_962_p2[0:0] == 1'b1) ? lshr_ln1011_fu_1012_p2 : shl_ln1012_fu_988_p2);

assign man_V_1_fu_553_p2 = (54'd0 - zext_ln578_fu_549_p1);

assign man_V_2_fu_559_p3 = ((p_Result_4_reg_1229[0:0] == 1'b1) ? man_V_1_fu_553_p2 : zext_ln578_fu_549_p1);

assign matrixC_val_i_V_fu_734_p3 = ((icmp_ln580_reg_1244[0:0] == 1'b1) ? 32'd0 : select_ln590_fu_726_p3);

assign n_1_fu_467_p2 = (n_reg_288 + 2'd1);

assign or_ln1002_1_fu_922_p2 = (shl_ln1002_fu_916_p2 | lshr_ln1000_fu_910_p2);

assign or_ln591_fu_709_p2 = (icmp_ln591_fu_602_p2 | icmp_ln580_reg_1244);

assign p_Result_5_fu_542_p3 = {{1'd1}, {trunc_ln574_reg_1239}};

assign p_Result_6_fu_828_p3 = matrixC_buffer_V_q0[32'd31];

integer ap_tvar_int_0;

always @ (m_5_fu_842_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_7_fu_850_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_7_fu_850_p4[ap_tvar_int_0] = m_5_fu_842_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_8_fu_954_p3 = m_5_fu_842_p3[lsb_index_fu_874_p2];

assign p_Result_9_fu_1094_p5 = {{zext_ln1015_fu_1066_p1[63:32]}, {tmp_fu_1087_p3}, {zext_ln1015_fu_1066_p1[22:0]}};

assign select_ln1011_fu_1018_p3 = ((icmp_ln1011_fu_962_p2[0:0] == 1'b1) ? select_ln999_fu_994_p3 : and_ln1002_1_fu_968_p2);

assign select_ln590_fu_726_p3 = ((and_ln590_fu_720_p2[0:0] == 1'b1) ? select_ln594_fu_652_p3 : select_ln591_fu_701_p3);

assign select_ln591_fu_701_p3 = ((and_ln591_fu_695_p2[0:0] == 1'b1) ? trunc_ln592_fu_608_p1 : select_ln612_fu_682_p3);

assign select_ln594_fu_652_p3 = ((icmp_ln594_fu_612_p2[0:0] == 1'b1) ? trunc_ln595_fu_628_p1 : select_ln597_fu_644_p3);

assign select_ln597_fu_644_p3 = ((tmp_9_fu_636_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln612_fu_682_p3 = ((icmp_ln612_fu_670_p2[0:0] == 1'b1) ? shl_ln613_fu_676_p2 : 32'd0);

assign select_ln988_fu_1114_p3 = ((icmp_ln988_reg_1293[0:0] == 1'b1) ? 32'd0 : bitcast_ln751_fu_1110_p1);

assign select_ln996_fu_1069_p3 = ((p_Result_s_reg_1308[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln999_fu_994_p3 = ((icmp_ln999_fu_890_p2[0:0] == 1'b1) ? icmp_ln1002_fu_934_p2 : p_Result_8_fu_954_p3);

assign sext_ln590_fu_598_p1 = sh_amt_fu_590_p3;

assign sh_amt_fu_590_p3 = ((icmp_ln590_fu_572_p2[0:0] == 1'b1) ? add_ln590_fu_578_p2 : sub_ln590_fu_584_p2);

assign shl_ln1002_fu_916_p2 = 32'd1 << lsb_index_fu_874_p2;

assign shl_ln1012_fu_988_p2 = zext_ln1012_1_fu_974_p1 << zext_ln1012_fu_984_p1;

assign shl_ln613_fu_676_p2 = trunc_ln592_fu_608_p1 << sext_ln590_fu_598_p1;

assign sub_ln1000_fu_900_p2 = ($signed(6'd57) - $signed(trunc_ln1000_fu_896_p1));

assign sub_ln1012_fu_978_p2 = (32'd25 - sub_ln997_fu_868_p2);

assign sub_ln1017_fu_1076_p2 = (8'd16 - trunc_ln996_reg_1313);

assign sub_ln590_fu_584_p2 = (12'd16 - F2_fu_566_p2);

assign sub_ln997_fu_868_p2 = (32'd32 - l_fu_860_p3);

assign tmp_10_fu_660_p4 = {{sh_amt_fu_590_p3[11:5]}};

assign tmp_11_fu_741_p3 = row_V_reg_310[32'd15];

assign tmp_3_cast_fu_388_p3 = {{trunc_ln137_fu_384_p1}, {3'd0}};

assign tmp_4_fu_880_p4 = {{lsb_index_fu_874_p2[31:1]}};

assign tmp_5_cast_fu_788_p3 = {{trunc_ln988_fu_784_p1}, {3'd0}};

assign tmp_5_fu_940_p3 = lsb_index_fu_874_p2[32'd31];

assign tmp_7_cast_fu_483_p3 = {{trunc_ln120_fu_479_p1}, {3'd0}};

assign tmp_9_fu_636_p3 = bitcast_ln709_fu_632_p1[32'd31];

assign tmp_V_fu_836_p2 = (32'd0 - matrixC_buffer_V_q0);

assign tmp_fu_1087_p3 = {{p_Result_6_reg_1298}, {add_ln1017_fu_1081_p2}};

assign trunc_ln1000_fu_896_p1 = sub_ln997_fu_868_p2[5:0];

assign trunc_ln120_1_fu_749_p1 = row_V_reg_310[3:0];

assign trunc_ln120_fu_479_p1 = j_2_reg_299[0:0];

assign trunc_ln137_fu_384_p1 = j_reg_267[0:0];

assign trunc_ln564_fu_507_p1 = ireg_fu_503_p1[62:0];

assign trunc_ln574_fu_529_p1 = ireg_fu_503_p1[51:0];

assign trunc_ln592_fu_608_p1 = man_V_2_fu_559_p3[31:0];

assign trunc_ln595_fu_628_p1 = ashr_ln595_fu_622_p2[31:0];

assign trunc_ln988_fu_784_p1 = j_1_reg_334[0:0];

assign trunc_ln996_fu_1062_p1 = l_fu_860_p3[7:0];

assign valC_V_fu_763_p2 = (matrixC_buffer_V_q0 + matrixC_val_i_V_reg_1251);

assign xor_ln1002_fu_948_p2 = (tmp_5_fu_940_p3 ^ 1'd1);

assign xor_ln580_fu_690_p2 = (icmp_ln580_reg_1244 ^ 1'd1);

assign xor_ln591_fu_714_p2 = (or_ln591_fu_709_p2 ^ 1'd1);

assign zext_ln1000_fu_906_p1 = sub_ln1000_fu_900_p2;

assign zext_ln1011_fu_1008_p1 = add_ln1011_fu_1002_p2;

assign zext_ln1012_1_fu_974_p1 = m_5_fu_842_p3;

assign zext_ln1012_fu_984_p1 = sub_ln1012_fu_978_p2;

assign zext_ln1014_fu_1034_p1 = select_ln1011_fu_1018_p3;

assign zext_ln1015_fu_1066_p1 = m_6_reg_1303;

assign zext_ln120_fu_758_p1 = add_ln120_fu_753_p2;

assign zext_ln137_fu_401_p1 = add_ln137_fu_396_p2;

assign zext_ln143_fu_428_p1 = iter_fu_178;

assign zext_ln494_fu_539_p1 = exp_tmp_reg_1234;

assign zext_ln578_fu_549_p1 = p_Result_5_fu_542_p3;

assign zext_ln595_fu_618_p1 = $unsigned(sext_ln590_fu_598_p1);

assign zext_ln988_fu_801_p1 = add_ln988_fu_796_p2;

always @ (posedge ap_clk) begin
    tmp_7_cast_reg_1216[2:0] <= 3'b000;
end

endmodule //krnl_sparse_matrix_acc_sort_C
