

================================================================
== Vivado HLS Report for 'mul'
================================================================
* Date:           Thu Jun 30 16:41:56 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        mul
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.82|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     19|
|Register         |        -|      -|      25|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|      25|     19|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+---+----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+-----------------------+---------+-------+---+----+
    |mul_mul_64s_64s_64_19_U1  |mul_mul_64s_64s_64_19  |        0|     16|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+
    |Total                     |                       |        0|     16|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  18|         20|    1|         20|
    |ap_sig_ioackin_io_resp_V_ap_ack  |   1|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  19|         22|    2|         22|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  19|   0|   19|          0|
    |ap_reg_ioackin_io_resp_V_ap_ack  |   1|   0|    1|          0|
    |tmp_rd_V_reg_103                 |   5|   0|    5|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  25|   0|   25|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none |      mul     | return value |
|ap_rst            |  in |    1| ap_ctrl_none |      mul     | return value |
|io_cmd_V          |  in |  160|     ap_hs    |   io_cmd_V   |    pointer   |
|io_cmd_V_ap_vld   |  in |    1|     ap_hs    |   io_cmd_V   |    pointer   |
|io_cmd_V_ap_ack   | out |    1|     ap_hs    |   io_cmd_V   |    pointer   |
|io_resp_V         | out |   74|     ap_hs    |   io_resp_V  |    pointer   |
|io_resp_V_ap_vld  | out |    1|     ap_hs    |   io_resp_V  |    pointer   |
|io_resp_V_ap_ack  |  in |    1|     ap_hs    |   io_resp_V  |    pointer   |
+------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
* FSM state operations: 

 <State 1>: 1.82ns
ST_1: tmp [1/1] 0.00ns
:6  %tmp = call i160 @_ssdm_op_Read.ap_hs.volatile.i160P(i160* %io_cmd_V)

ST_1: tmp_rd_V [1/1] 0.00ns
:7  %tmp_rd_V = call i5 @_ssdm_op_PartSelect.i5.i160.i32.i32(i160 %tmp, i32 20, i32 24)

ST_1: a_V [1/1] 0.00ns
:8  %a_V = call i64 @_ssdm_op_PartSelect.i64.i160.i32.i32(i160 %tmp, i32 32, i32 95)

ST_1: b_V [1/1] 0.00ns
:9  %b_V = call i64 @_ssdm_op_PartSelect.i64.i160.i32.i32(i160 %tmp, i32 96, i32 159)

ST_1: a_V_2 [19/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 2>: 1.82ns
ST_2: a_V_2 [18/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 3>: 1.82ns
ST_3: a_V_2 [17/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 4>: 1.82ns
ST_4: a_V_2 [16/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 5>: 1.82ns
ST_5: a_V_2 [15/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 6>: 1.82ns
ST_6: a_V_2 [14/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 7>: 1.82ns
ST_7: a_V_2 [13/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 8>: 1.82ns
ST_8: a_V_2 [12/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 9>: 1.82ns
ST_9: a_V_2 [11/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 10>: 1.82ns
ST_10: a_V_2 [10/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 11>: 1.82ns
ST_11: a_V_2 [9/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 12>: 1.82ns
ST_12: a_V_2 [8/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 13>: 1.82ns
ST_13: a_V_2 [7/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 14>: 1.82ns
ST_14: a_V_2 [6/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 15>: 1.82ns
ST_15: a_V_2 [5/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 16>: 1.82ns
ST_16: a_V_2 [4/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 17>: 1.82ns
ST_17: a_V_2 [3/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 18>: 1.82ns
ST_18: a_V_2 [2/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V


 <State 19>: 1.82ns
ST_19: stg_42 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i160* %io_cmd_V), !map !7

ST_19: stg_43 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i74* %io_resp_V), !map !38

ST_19: stg_44 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mul_str) nounwind

ST_19: stg_45 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i74* %io_resp_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: stg_46 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i160* %io_cmd_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: stg_47 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: a_V_2 [1/19] 1.82ns
:10  %a_V_2 = mul i64 %b_V, %a_V

ST_19: tmp_1 [1/1] 0.00ns
:11  %tmp_1 = call i74 @_ssdm_op_BitConcatenate.i74.i64.i5.i5(i64 %a_V_2, i5 %tmp_rd_V, i5 0)

ST_19: stg_50 [1/1] 0.00ns
:12  call void @_ssdm_op_Write.ap_hs.volatile.i74P(i74* %io_resp_V, i74 %tmp_1)

ST_19: stg_51 [1/1] 0.00ns
:13  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ io_cmd_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fbbfb1e6330; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ io_resp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fbbfb444860; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp      (read          ) [ 00000000000000000000]
tmp_rd_V (partselect    ) [ 00111111111111111111]
a_V      (partselect    ) [ 00111111111111111111]
b_V      (partselect    ) [ 00111111111111111111]
stg_42   (specbitsmap   ) [ 00000000000000000000]
stg_43   (specbitsmap   ) [ 00000000000000000000]
stg_44   (spectopmodule ) [ 00000000000000000000]
stg_45   (specinterface ) [ 00000000000000000000]
stg_46   (specinterface ) [ 00000000000000000000]
stg_47   (specinterface ) [ 00000000000000000000]
a_V_2    (mul           ) [ 00000000000000000000]
tmp_1    (bitconcatenate) [ 00000000000000000000]
stg_50   (write         ) [ 00000000000000000000]
stg_51   (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="io_cmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="io_cmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="io_resp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="io_resp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.volatile.i160P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i74.i64.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.i74P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="160" slack="0"/>
<pin id="46" dir="0" index="1" bw="160" slack="0"/>
<pin id="47" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="stg_50_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="74" slack="0"/>
<pin id="53" dir="0" index="2" bw="74" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_50/19 "/>
</bind>
</comp>

<comp id="57" class="1004" name="tmp_rd_V_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="5" slack="0"/>
<pin id="59" dir="0" index="1" bw="160" slack="0"/>
<pin id="60" dir="0" index="2" bw="6" slack="0"/>
<pin id="61" dir="0" index="3" bw="6" slack="0"/>
<pin id="62" dir="1" index="4" bw="5" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_rd_V/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="a_V_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="0"/>
<pin id="69" dir="0" index="1" bw="160" slack="0"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="0" index="3" bw="8" slack="0"/>
<pin id="72" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="b_V_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="160" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="0" index="3" bw="9" slack="0"/>
<pin id="82" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_V/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="a_V_2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="74" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="18"/>
<pin id="97" dir="0" index="3" bw="1" slack="0"/>
<pin id="98" dir="1" index="4" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="103" class="1005" name="tmp_rd_V_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="18"/>
<pin id="105" dir="1" index="1" bw="5" slack="18"/>
</pin_list>
<bind>
<opset="tmp_rd_V "/>
</bind>
</comp>

<comp id="108" class="1005" name="a_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="113" class="1005" name="b_V_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="42" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="44" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="44" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="44" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="91"><net_src comp="77" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="67" pin="4"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="87" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="102"><net_src comp="93" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="106"><net_src comp="57" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="111"><net_src comp="67" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="116"><net_src comp="77" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: io_resp_V | {19 }
  - Chain level:
	State 1
		a_V_2 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_1 : 1
		stg_50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    mul   |      grp_fu_87     |    16   |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   read   |   tmp_read_fu_44   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_50_write_fu_50 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_rd_V_fu_57   |    0    |    0    |    0    |
|partselect|      a_V_fu_67     |    0    |    0    |    0    |
|          |      b_V_fu_77     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|     tmp_1_fu_93    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    16   |    0    |    0    |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   a_V_reg_108  |   64   |
|   b_V_reg_113  |   64   |
|tmp_rd_V_reg_103|    5   |
+----------------+--------+
|      Total     |   133  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_87 |  p0  |   2  |  64  |   128  ||    64   |
| grp_fu_87 |  p1  |   2  |  64  |   128  ||    64   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||  2.622  ||   128   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |    0   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   128  |
|  Register |    -   |    -   |   133  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   133  |   128  |
+-----------+--------+--------+--------+--------+
