// Seed: 4251053092
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  for (id_3 = -1; id_0; id_3 = -1) begin : LABEL_0
    assign id_3 = {id_1{id_1}} || id_1;
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    input wor id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    input supply0 id_12,
    input uwire id_13
);
  logic id_15;
  module_0 modCall_1 (
      id_8,
      id_2
  );
endmodule
