read -sv run_verilog_mid/adder_32b_8_91_60ca5d6f9781f693b7877bd3be8284a5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_91_60ca5d6f9781f693b7877bd3be8284a5_yosys.v
