<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <description preferredWidth="261" />
   <inputclock preferredWidth="221" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/Memory Interfaces and Controllers,Library/University Program,Library/University Program/Memory,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library" />
 <window width="3361" height="2047" x="0" y="0" />
 <generation path="_PROJECT_NAME_" simulation="VERILOG" />
</preferences>
