FIFO40To40_Depth1K.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/FIFO40To40_Depth1K/sim/FIFO40To40_Depth1K.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
