#use-added-syntax(jitx)
defpackage jitx-fpga/components/xczu1cg-sbva484 :
  import core
  import collections

  import jitx
  import jitx/commands

  import jsl/design/settings
  import jsl/bundles
  import jsl/bundles/debug
  import jsl/symbols/box-symbol

  import jitx-fpga/bundles/ultrascale
  import jitx-fpga/bundles/ddr4
  import jitx-fpga/landpatterns/sbva484-bga

protected pcb-component component :
  port PS_JTAG : jtag
  port PS_DDR_DQS : diff-pair[[0 to 4, 8]]
  port PS_DDR_CK : diff-pair[2]
  port PS_MGTREFCLK : diff-pair[4]
  port PS_MGTR : ultrascale-gt-quad
  port IO_44 : ultrascale-hd-io-bank
  port IO_65 : ultrascale-hp-io-bank
  port IO_66 : ultrascale-short-hp-io-bank
  pin-properties :
    [ pin:Ref            | pads:Ref ... | bank:(Ref|Int)      | xilinx-bank:Int ]
    [ GND[0]             | A[1]         | #R(GND)             | 0               ]
    [ GND[1]             | A[5]         | #R(GND)             | 0               ]
    [ GND[2]             | A[10]        | #R(GND)             | 0               ]
    [ GND[3]             | A[15]        | #R(GND)             | 0               ]
    [ GND[4]             | A[18]        | #R(GND)             | 0               ]
    [ GND[5]             | A[22]        | #R(GND)             | 0               ]
    [ GND[6]             | B[13]        | #R(GND)             | 0               ]
    [ GND[7]             | B[20]        | #R(GND)             | 0               ]
    [ GND[8]             | C[1]         | #R(GND)             | 0               ]
    [ GND[9]             | C[6]         | #R(GND)             | 0               ]
    [ GND[10]            | C[18]        | #R(GND)             | 0               ]
    [ GND[11]            | C[21]        | #R(GND)             | 0               ]
    [ GND[12]            | C[22]        | #R(GND)             | 0               ]
    [ GND[13]            | D[4]         | #R(GND)             | 0               ]
    [ GND[14]            | D[9]         | #R(GND)             | 0               ]
    [ GND[15]            | D[20]        | #R(GND)             | 0               ]
    [ GND[16]            | E[2]         | #R(GND)             | 0               ]
    [ GND[17]            | E[12]        | #R(GND)             | 0               ]
    [ GND[18]            | E[17]        | #R(GND)             | 0               ]
    [ GND[19]            | E[18]        | #R(GND)             | 0               ]
    [ GND[20]            | E[21]        | #R(GND)             | 0               ]
    [ GND[21]            | E[22]        | #R(GND)             | 0               ]
    [ GND[22]            | F[5]         | #R(GND)             | 0               ]
    [ GND[23]            | F[15]        | #R(GND)             | 0               ]
    [ GND[24]            | F[20]        | #R(GND)             | 0               ]
    [ GND[25]            | G[8]         | #R(GND)             | 0               ]
    [ GND[26]            | G[18]        | #R(GND)             | 0               ]
    [ GND[27]            | G[21]        | #R(GND)             | 0               ]
    [ GND[28]            | G[22]        | #R(GND)             | 0               ]
    [ GND[29]            | H[1]         | #R(GND)             | 0               ]
    [ GND[30]            | H[6]         | #R(GND)             | 0               ]
    [ GND[31]            | H[9]         | #R(GND)             | 0               ]
    [ GND[32]            | H[11]        | #R(GND)             | 0               ]
    [ GND[33]            | H[20]        | #R(GND)             | 0               ]
    [ GND[34]            | J[4]         | #R(GND)             | 0               ]
    [ GND[35]            | J[8]         | #R(GND)             | 0               ]
    [ GND[36]            | J[10]        | #R(GND)             | 0               ]
    [ GND[37]            | J[14]        | #R(GND)             | 0               ]
    [ GND[38]            | J[18]        | #R(GND)             | 0               ]
    [ GND[39]            | J[21]        | #R(GND)             | 0               ]
    [ GND[40]            | J[22]        | #R(GND)             | 0               ]
    [ GND[41]            | K[7]         | #R(GND)             | 0               ]
    [ GND[42]            | K[11]        | #R(GND)             | 0               ]
    [ GND[43]            | K[17]        | #R(GND)             | 0               ]
    [ GND[44]            | K[20]        | #R(GND)             | 0               ]
    [ GND[45]            | L[5]         | #R(GND)             | 0               ]
    [ GND[46]            | L[8]         | #R(GND)             | 0               ]
    [ GND[47]            | L[15]        | #R(GND)             | 0               ]
    [ GND[48]            | L[18]        | #R(GND)             | 0               ]
    [ GND[49]            | L[21]        | #R(GND)             | 0               ]
    [ GND[50]            | L[22]        | #R(GND)             | 0               ]
    [ GND[51]            | M[3]         | #R(GND)             | 0               ]
    [ GND[52]            | M[11]        | #R(GND)             | 0               ]
    [ GND[53]            | M[13]        | #R(GND)             | 0               ]
    [ GND[54]            | M[18]        | #R(GND)             | 0               ]
    [ GND[55]            | M[19]        | #R(GND)             | 0               ]
    [ GND[56]            | N[1]         | #R(GND)             | 0               ]
    [ GND[57]            | N[6]         | #R(GND)             | 0               ]
    [ GND[58]            | N[8]         | #R(GND)             | 0               ]
    [ GND[59]            | N[16]        | #R(GND)             | 0               ]
    [ GND[60]            | N[20]        | #R(GND)             | 0               ]
    [ GND[61]            | N[21]        | #R(GND)             | 0               ]
    [ GND[62]            | N[22]        | #R(GND)             | 0               ]
    [ GND[63]            | P[7]         | #R(GND)             | 0               ]
    [ GND[64]            | P[9]         | #R(GND)             | 0               ]
    [ GND[65]            | P[11]        | #R(GND)             | 0               ]
    [ GND[66]            | P[14]        | #R(GND)             | 0               ]
    [ GND[67]            | R[2]         | #R(GND)             | 0               ]
    [ GND[68]            | R[8]         | #R(GND)             | 0               ]
    [ GND[69]            | R[10]        | #R(GND)             | 0               ]
    [ GND[70]            | R[12]        | #R(GND)             | 0               ]
    [ GND[71]            | R[17]        | #R(GND)             | 0               ]
    [ GND[72]            | R[22]        | #R(GND)             | 0               ]
    [ GND[73]            | T[5]         | #R(GND)             | 0               ]
    [ GND[74]            | T[11]        | #R(GND)             | 0               ]
    [ GND[75]            | T[15]        | #R(GND)             | 0               ]
    [ GND[76]            | U[3]         | #R(GND)             | 0               ]
    [ GND[77]            | U[8]         | #R(GND)             | 0               ]
    [ GND[78]            | U[13]        | #R(GND)             | 0               ]
    [ GND[79]            | U[18]        | #R(GND)             | 0               ]
    [ GND[80]            | V[1]         | #R(GND)             | 0               ]
    [ GND[81]            | V[11]        | #R(GND)             | 0               ]
    [ GND[82]            | W[4]         | #R(GND)             | 0               ]
    [ GND[83]            | W[9]         | #R(GND)             | 0               ]
    [ GND[84]            | W[14]        | #R(GND)             | 0               ]
    [ GND[85]            | W[19]        | #R(GND)             | 0               ]
    [ GND[86]            | Y[2]         | #R(GND)             | 0               ]
    [ GND[87]            | Y[7]         | #R(GND)             | 0               ]
    [ GND[88]            | Y[12]        | #R(GND)             | 0               ]
    [ GND[89]            | AA[10]       | #R(GND)             | 0               ]
    [ GND[90]            | AA[15]       | #R(GND)             | 0               ]
    [ GND[91]            | AA[20]       | #R(GND)             | 0               ]
    [ GND[92]            | AB[1]        | #R(GND)             | 0               ]
    [ GND[93]            | AB[3]        | #R(GND)             | 0               ]
    [ GND[94]            | AB[8]        | #R(GND)             | 0               ]
    [ GND[95]            | AB[13]       | #R(GND)             | 0               ]
    [ GND[96]            | AB[22]       | #R(GND)             | 0               ]
    [ VCCINT[0]          | H[8]         | #R(VCCINT)          | 0               ]
    [ VCCINT[1]          | H[10]        | #R(VCCINT)          | 0               ]
    [ VCCINT[2]          | J[9]         | #R(VCCINT)          | 0               ]
    [ VCCINT[3]          | J[11]        | #R(VCCINT)          | 0               ]
    [ VCCINT[4]          | K[8]         | #R(VCCINT)          | 0               ]
    [ VCCINT[5]          | L[11]        | #R(VCCINT)          | 0               ]
    [ VCCINT[6]          | M[8]         | #R(VCCINT)          | 0               ]
    [ VCCINT[7]          | N[11]        | #R(VCCINT)          | 0               ]
    [ VCCINT[8]          | P[8]         | #R(VCCINT)          | 0               ]
    [ VCCINT[9]          | P[10]        | #R(VCCINT)          | 0               ]
    [ VCCINT[10]         | R[9]         | #R(VCCINT)          | 0               ]
    [ VCCINT[11]         | R[11]        | #R(VCCINT)          | 0               ]
    [ VCCO_PSDDR[0]      | P[19]        | #R(VCCO_PSDDR)      | 504             ]
    [ VCCO_PSDDR[1]      | T[20]        | #R(VCCO_PSDDR)      | 504             ]
    [ VCCO_PSDDR[2]      | V[16]        | #R(VCCO_PSDDR)      | 504             ]
    [ VCCO_PSDDR[3]      | V[21]        | #R(VCCO_PSDDR)      | 504             ]
    [ VCCO_PSDDR[4]      | Y[17]        | #R(VCCO_PSDDR)      | 504             ]
    [ VCCO_PSDDR[5]      | Y[22]        | #R(VCCO_PSDDR)      | 504             ]
    [ VCCO_PSDDR[6]      | AB[18]       | #R(VCCO_PSDDR)      | 504             ]
    [ VCC_PSINTFP[0]     | N[14]        | #R(VCC_PSINTFP)     | 0               ]
    [ VCC_PSINTFP[1]     | R[15]        | #R(VCC_PSINTFP)     | 0               ]
    [ VCC_PSINTFP[2]     | R[16]        | #R(VCC_PSINTFP)     | 0               ]
    [ VCC_PSINTFP[3]     | T[12]        | #R(VCC_PSINTFP)     | 0               ]
    [ VCC_PSINTFP[4]     | T[13]        | #R(VCC_PSINTFP)     | 0               ]
    [ VCC_PSINTFP[5]     | T[14]        | #R(VCC_PSINTFP)     | 0               ]
    [ VCC_PSINTFP[6]     | T[16]        | #R(VCC_PSINTFP)     | 0               ]
    [ VCC_PSINTLP[0]     | N[12]        | #R(VCC_PSINTLP)     | 0               ]
    [ VCC_PSINTLP[1]     | N[13]        | #R(VCC_PSINTLP)     | 0               ]
    [ VCC_PSINTLP[2]     | P[12]        | #R(VCC_PSINTLP)     | 0               ]
    [ VCC_PSINTLP[3]     | P[13]        | #R(VCC_PSINTLP)     | 0               ]
    [ VCC_PSINTLP[4]     | R[13]        | #R(VCC_PSINTLP)     | 0               ]
    [ VCC_PSINTLP[5]     | R[14]        | #R(VCC_PSINTLP)     | 0               ]
    [ VCCBRAM[0]         | N[7]         | #R(VCCBRAM)         | 0               ]
    [ VCCBRAM[1]         | R[6]         | #R(VCCBRAM)         | 0               ]
    [ VCCBRAM[2]         | R[7]         | #R(VCCBRAM)         | 0               ]
    [ VCCBRAM[3]         | T[6]         | #R(VCCBRAM)         | 0               ]
    [ VCCINT_IO[0]       | H[7]         | #R(VCCINT_IO)       | 0               ]
    [ VCCINT_IO[1]       | J[7]         | #R(VCCINT_IO)       | 0               ]
    [ VCCINT_IO[2]       | L[7]         | #R(VCCINT_IO)       | 0               ]
    [ VCCINT_IO[3]       | M[7]         | #R(VCCINT_IO)       | 0               ]
    [ VCCO_65[0]         | B[3]         | #R(VCCO)            | 65              ]
    [ VCCO_65[1]         | G[3]         | #R(VCCO)            | 65              ]
    [ VCCO_65[2]         | K[2]         | #R(VCCO)            | 65              ]
    [ VCCO_65[3]         | P[4]         | #R(VCCO)            | 65              ]
    [ VCC_PSAUX[0]       | L[16]        | #R(VCC_PSAUX)       | 0               ]
    [ VCC_PSAUX[1]       | L[17]        | #R(VCC_PSAUX)       | 0               ]
    [ VCC_PSAUX[2]       | M[16]        | #R(VCC_PSAUX)       | 0               ]
    [ VCC_PSAUX[3]       | M[17]        | #R(VCC_PSAUX)       | 0               ]
    [ PS_MGTRAVCC[0]     | F[19]        | #R(PS_MGTRAVCC)     | 0               ]
    [ PS_MGTRAVCC[1]     | H[19]        | #R(PS_MGTRAVCC)     | 0               ]
    [ PS_MGTRAVCC[2]     | K[19]        | #R(PS_MGTRAVCC)     | 0               ]
    [ PS_MGTRAVTT[0]     | A[21]        | #R(PS_MGTRAVTT)     | 0               ]
    [ PS_MGTRAVTT[1]     | B[19]        | #R(PS_MGTRAVTT)     | 0               ]
    [ PS_MGTRAVTT[2]     | D[19]        | #R(PS_MGTRAVTT)     | 0               ]
    [ VCCAUX_IO[0]       | J[6]         | #R(VCCAUX_IO)       | 0               ]
    [ VCCAUX_IO[1]       | K[6]         | #R(VCCAUX_IO)       | 0               ]
    [ VCCAUX_IO[2]       | L[6]         | #R(VCCAUX_IO)       | 0               ]
    [ VCC_PSINTFP_DDR[0] | N[17]        | #R(VCC_PSINTFP_DDR) | 0               ]
    [ VCC_PSINTFP_DDR[1] | P[17]        | #R(VCC_PSINTFP_DDR) | 0               ]
    [ VCC_PSINTFP_DDR[2] | T[17]        | #R(VCC_PSINTFP_DDR) | 0               ]
    [ VCC_PSPLL[0]       | L[13]        | #R(VCC_PSPLL)       | 0               ]
    [ VCC_PSPLL[1]       | L[14]        | #R(VCC_PSPLL)       | 0               ]
    [ VCC_PSPLL[2]       | M[12]        | #R(VCC_PSPLL)       | 0               ]
    [ VCCAUX[0]          | M[6]         | #R(VCCAUX)          | 0               ]
    [ VCCAUX[1]          | P[6]         | #R(VCCAUX)          | 0               ]
    [ VCCO_44[0]         | B[8]         | #R(VCCO)            | 44              ]
    [ VCCO_44[1]         | E[7]         | #R(VCCO)            | 44              ]
    [ VCCO_PSIO0[0]      | V[6]         | #R(VCCO_PSIO0)      | 500             ]
    [ VCCO_PSIO0[1]      | AA[5]        | #R(VCCO_PSIO0)      | 500             ]
    [ VCCO_PSIO1[0]      | C[11]        | #R(VCCO_PSIO1)      | 501             ]
    [ VCCO_PSIO1[1]      | F[10]        | #R(VCCO_PSIO1)      | 501             ]
    [ VCCO_PSIO2[0]      | C[16]        | #R(VCCO_PSIO2)      | 502             ]
    [ VCCO_PSIO2[1]      | D[14]        | #R(VCCO_PSIO2)      | 502             ]
    [ VCCO_PSIO3[0]      | G[13]        | #R(VCCO_PSIO3)      | 503             ]
    [ VCCO_PSIO3[1]      | H[16]        | #R(VCCO_PSIO3)      | 503             ]
    [ VCC_PSDDR_PLL[0]   | M[14]        | #R(VCC_PSDDR_PLL)   | 0               ]
    [ VCC_PSDDR_PLL[1]   | M[15]        | #R(VCC_PSDDR_PLL)   | 0               ]
    [ DXN                | N[9]         | 0                   | 0               ]
    [ DXP                | N[10]        | 0                   | 0               ]
    [ GNDADC             | K[9]         | 0                   | 0               ]
    [ GND_PSADC          | P[16]        | 0                   | 0               ]
    [ POR_OVERRIDE       | T[7]         | 0                   | 0               ]
    [ PS_DDR_A[0]        | AA[22]       | 0                   | 0               ]
    [ PS_DDR_A[1]        | AB[20]       | 0                   | 0               ]
    [ PS_DDR_A[2]        | AB[17]       | 0                   | 0               ]
    [ PS_DDR_A[3]        | AB[19]       | 0                   | 0               ]
    [ PS_DDR_A[4]        | AB[21]       | 0                   | 0               ]
    [ PS_DDR_A[5]        | AB[16]       | 0                   | 0               ]
    [ PS_DDR_A[6]        | Y[20]        | 0                   | 0               ]
    [ PS_DDR_A[7]        | Y[19]        | 0                   | 0               ]
    [ PS_DDR_A[8]        | W[17]        | 0                   | 0               ]
    [ PS_DDR_A[9]        | Y[18]        | 0                   | 0               ]
    [ PS_DDR_A[10]       | Y[21]        | 0                   | 0               ]
    [ PS_DDR_A[11]       | AA[21]       | 0                   | 0               ]
    [ PS_DDR_A[12]       | AA[18]       | 0                   | 0               ]
    [ PS_DDR_A[13]       | AA[19]       | 0                   | 0               ]
    [ PS_DDR_A[14]       | AA[17]       | 0                   | 0               ]
    [ PS_DDR_A[15]       | AA[16]       | 0                   | 0               ]
    [ PS_DDR_A[16]       | Y[16]        | 0                   | 0               ]
    [ PS_DDR_A[17]       | W[16]        | 0                   | 0               ]
    [ PS_DDR_ACT_N       | U[15]        | 0                   | 0               ]
    [ PS_DDR_ALERT_N     | T[21]        | 0                   | 0               ]
    [ PS_DDR_BA[0]       | U[17]        | 0                   | 0               ]
    [ PS_DDR_BA[1]       | V[17]        | 0                   | 0               ]
    [ PS_DDR_BG[0]       | U[16]        | 0                   | 0               ]
    [ PS_DDR_BG[1]       | W[18]        | 0                   | 0               ]
    [ PS_DDR_CK[0].P     | V[20]        | 0                   | 0               ]
    [ PS_DDR_CK[0].N     | W[20]        | 0                   | 0               ]
    [ PS_DDR_CK[1].P     | V[18]        | 0                   | 0               ]
    [ PS_DDR_CK[1].N     | V[19]        | 0                   | 0               ]
    [ PS_DDR_CKE[0]      | U[22]        | 0                   | 0               ]
    [ PS_DDR_CKE[1]      | U[21]        | 0                   | 0               ]
    [ PS_DDR_CS_N[0]     | V[22]        | 0                   | 0               ]
    [ PS_DDR_CS_N[1]     | U[20]        | 0                   | 0               ]
    [ PS_DDR_DM[0]       | AB[9]        | 0                   | 0               ]
    [ PS_DDR_DM[1]       | AB[14]       | 0                   | 0               ]
    [ PS_DDR_DM[2]       | U[9]         | 0                   | 0               ]
    [ PS_DDR_DM[3]       | W[13]        | 0                   | 0               ]
    [ PS_DDR_DM[8]       | R[19]        | 0                   | 0               ]
    [ PS_DDR_DQ[0]       | AB[11]       | 0                   | 0               ]
    [ PS_DDR_DQ[1]       | Y[10]        | 0                   | 0               ]
    [ PS_DDR_DQ[2]       | AB[10]       | 0                   | 0               ]
    [ PS_DDR_DQ[3]       | W[10]        | 0                   | 0               ]
    [ PS_DDR_DQ[4]       | AA[8]        | 0                   | 0               ]
    [ PS_DDR_DQ[5]       | Y[8]         | 0                   | 0               ]
    [ PS_DDR_DQ[6]       | AB[7]        | 0                   | 0               ]
    [ PS_DDR_DQ[7]       | AA[7]        | 0                   | 0               ]
    [ PS_DDR_DQ[8]       | AA[11]       | 0                   | 0               ]
    [ PS_DDR_DQ[9]       | Y[11]        | 0                   | 0               ]
    [ PS_DDR_DQ[10]      | AA[12]       | 0                   | 0               ]
    [ PS_DDR_DQ[11]      | AB[12]       | 0                   | 0               ]
    [ PS_DDR_DQ[12]      | Y[14]        | 0                   | 0               ]
    [ PS_DDR_DQ[13]      | AA[14]       | 0                   | 0               ]
    [ PS_DDR_DQ[14]      | Y[15]        | 0                   | 0               ]
    [ PS_DDR_DQ[15]      | AB[15]       | 0                   | 0               ]
    [ PS_DDR_DQ[16]      | W[8]         | 0                   | 0               ]
    [ PS_DDR_DQ[17]      | W[7]         | 0                   | 0               ]
    [ PS_DDR_DQ[18]      | V[7]         | 0                   | 0               ]
    [ PS_DDR_DQ[19]      | V[10]        | 0                   | 0               ]
    [ PS_DDR_DQ[20]      | U[7]         | 0                   | 0               ]
    [ PS_DDR_DQ[21]      | T[9]         | 0                   | 0               ]
    [ PS_DDR_DQ[22]      | U[10]        | 0                   | 0               ]
    [ PS_DDR_DQ[23]      | T[10]        | 0                   | 0               ]
    [ PS_DDR_DQ[24]      | U[11]        | 0                   | 0               ]
    [ PS_DDR_DQ[25]      | U[12]        | 0                   | 0               ]
    [ PS_DDR_DQ[26]      | W[12]        | 0                   | 0               ]
    [ PS_DDR_DQ[27]      | W[11]        | 0                   | 0               ]
    [ PS_DDR_DQ[28]      | V[14]        | 0                   | 0               ]
    [ PS_DDR_DQ[29]      | U[14]        | 0                   | 0               ]
    [ PS_DDR_DQ[30]      | W[15]        | 0                   | 0               ]
    [ PS_DDR_DQ[31]      | V[15]        | 0                   | 0               ]
    [ PS_DDR_DQ[64]      | T[22]        | 0                   | 0               ]
    [ PS_DDR_DQ[65]      | P[22]        | 0                   | 0               ]
    [ PS_DDR_DQ[66]      | R[21]        | 0                   | 0               ]
    [ PS_DDR_DQ[67]      | P[21]        | 0                   | 0               ]
    [ PS_DDR_DQ[68]      | R[18]        | 0                   | 0               ]
    [ PS_DDR_DQ[69]      | P[18]        | 0                   | 0               ]
    [ PS_DDR_DQ[70]      | N[18]        | 0                   | 0               ]
    [ PS_DDR_DQ[71]      | N[19]        | 0                   | 0               ]
    [ PS_DDR_DQS[0].P    | Y[9]         | 0                   | 0               ]
    [ PS_DDR_DQS[0].N    | AA[9]        | 0                   | 0               ]
    [ PS_DDR_DQS[1].P    | Y[13]        | 0                   | 0               ]
    [ PS_DDR_DQS[1].N    | AA[13]       | 0                   | 0               ]
    [ PS_DDR_DQS[2].P    | V[9]         | 0                   | 0               ]
    [ PS_DDR_DQS[2].N    | V[8]         | 0                   | 0               ]
    [ PS_DDR_DQS[3].P    | V[12]        | 0                   | 0               ]
    [ PS_DDR_DQS[3].N    | V[13]        | 0                   | 0               ]
    [ PS_DDR_DQS[8].P    | P[20]        | 0                   | 0               ]
    [ PS_DDR_DQS[8].N    | R[20]        | 0                   | 0               ]
    [ PS_DDR_ODT[0]      | W[22]        | 0                   | 0               ]
    [ PS_DDR_ODT[1]      | W[21]        | 0                   | 0               ]
    [ PS_DDR_PARITY      | U[19]        | 0                   | 0               ]
    [ PS_DDR_RAM_RST_N   | T[18]        | 0                   | 0               ]
    [ PS_DDR_ZQ          | T[19]        | 0                   | 0               ]
    [ PS_DONE            | L[12]        | 0                   | 0               ]
    [ PS_ERROR_OUT       | K[16]        | 0                   | 0               ]
    [ PS_ERROR_STATUS    | K[18]        | 0                   | 0               ]
    [ PS_INIT_B          | K[15]        | 0                   | 0               ]
    [ PS_JTAG.tck        | H[13]        | 0                   | 0               ]
    [ PS_JTAG.tdi        | H[12]        | 0                   | 0               ]
    [ PS_JTAG.tdo        | J[13]        | 0                   | 0               ]
    [ PS_JTAG.tms        | J[12]        | 0                   | 0               ]
    [ PS_MGTREFCLK[0].P  | L[19]        | 505                 | 505             ]
    [ PS_MGTREFCLK[0].N  | L[20]        | 505                 | 505             ]
    [ PS_MGTREFCLK[1].P  | J[19]        | 505                 | 505             ]
    [ PS_MGTREFCLK[1].N  | J[20]        | 505                 | 505             ]
    [ PS_MGTREFCLK[2].P  | G[19]        | 505                 | 505             ]
    [ PS_MGTREFCLK[2].N  | G[20]        | 505                 | 505             ]
    [ PS_MGTREFCLK[3].P  | E[19]        | 505                 | 505             ]
    [ PS_MGTREFCLK[3].N  | E[20]        | 505                 | 505             ]
    [ PS_MGTRREF         | M[20]        | 505                 | 505             ]
    [ PS_MGTR.C[0].RX.P  | M[21]        | 505                 | 505             ]
    [ PS_MGTR.C[0].RX.N  | M[22]        | 505                 | 505             ]
    [ PS_MGTR.C[0].TX.P  | K[21]        | 505                 | 505             ]
    [ PS_MGTR.C[0].TX.N  | K[22]        | 505                 | 505             ]
    [ PS_MGTR.C[1].RX.P  | H[21]        | 505                 | 505             ]
    [ PS_MGTR.C[1].RX.N  | H[22]        | 505                 | 505             ]
    [ PS_MGTR.C[1].TX.P  | F[21]        | 505                 | 505             ]
    [ PS_MGTR.C[1].TX.N  | F[22]        | 505                 | 505             ]
    [ PS_MGTR.C[2].RX.P  | D[21]        | 505                 | 505             ]
    [ PS_MGTR.C[2].RX.N  | D[22]        | 505                 | 505             ]
    [ PS_MGTR.C[2].TX.P  | C[19]        | 505                 | 505             ]
    [ PS_MGTR.C[2].TX.N  | C[20]        | 505                 | 505             ]
    [ PS_MGTR.C[3].RX.P  | B[21]        | 505                 | 505             ]
    [ PS_MGTR.C[3].RX.N  | B[22]        | 505                 | 505             ]
    [ PS_MGTR.C[3].TX.P  | A[19]        | 505                 | 505             ]
    [ PS_MGTR.C[3].TX.N  | A[20]        | 505                 | 505             ]
    [ PS_MIO[0]          | U[4]         | 0                   | 0               ]
    [ PS_MIO[1]          | W[1]         | 0                   | 0               ]
    [ PS_MIO[2]          | V[2]         | 0                   | 0               ]
    [ PS_MIO[3]          | U[5]         | 0                   | 0               ]
    [ PS_MIO[4]          | U[6]         | 0                   | 0               ]
    [ PS_MIO[5]          | AA[1]        | 0                   | 0               ]
    [ PS_MIO[6]          | Y[1]         | 0                   | 0               ]
    [ PS_MIO[7]          | V[4]         | 0                   | 0               ]
    [ PS_MIO[8]          | V[3]         | 0                   | 0               ]
    [ PS_MIO[9]          | V[5]         | 0                   | 0               ]
    [ PS_MIO[10]         | AA[2]        | 0                   | 0               ]
    [ PS_MIO[11]         | W[2]         | 0                   | 0               ]
    [ PS_MIO[12]         | AB[2]        | 0                   | 0               ]
    [ PS_MIO[13]         | W[3]         | 0                   | 0               ]
    [ PS_MIO[14]         | W[5]         | 0                   | 0               ]
    [ PS_MIO[15]         | Y[4]         | 0                   | 0               ]
    [ PS_MIO[16]         | Y[3]         | 0                   | 0               ]
    [ PS_MIO[17]         | AA[3]        | 0                   | 0               ]
    [ PS_MIO[18]         | Y[5]         | 0                   | 0               ]
    [ PS_MIO[19]         | AA[4]        | 0                   | 0               ]
    [ PS_MIO[20]         | AB[4]        | 0                   | 0               ]
    [ PS_MIO[21]         | W[6]         | 0                   | 0               ]
    [ PS_MIO[22]         | AA[6]        | 0                   | 0               ]
    [ PS_MIO[23]         | AB[5]        | 0                   | 0               ]
    [ PS_MIO[24]         | AB[6]        | 0                   | 0               ]
    [ PS_MIO[25]         | Y[6]         | 0                   | 0               ]
    [ PS_MIO[26]         | G[9]         | 0                   | 0               ]
    [ PS_MIO[27]         | G[11]        | 0                   | 0               ]
    [ PS_MIO[28]         | G[12]        | 0                   | 0               ]
    [ PS_MIO[29]         | F[9]         | 0                   | 0               ]
    [ PS_MIO[30]         | G[10]        | 0                   | 0               ]
    [ PS_MIO[31]         | F[11]        | 0                   | 0               ]
    [ PS_MIO[32]         | F[12]        | 0                   | 0               ]
    [ PS_MIO[33]         | E[9]         | 0                   | 0               ]
    [ PS_MIO[34]         | F[13]        | 0                   | 0               ]
    [ PS_MIO[35]         | E[10]        | 0                   | 0               ]
    [ PS_MIO[36]         | D[10]        | 0                   | 0               ]
    [ PS_MIO[37]         | E[11]        | 0                   | 0               ]
    [ PS_MIO[38]         | C[9]         | 0                   | 0               ]
    [ PS_MIO[39]         | C[10]        | 0                   | 0               ]
    [ PS_MIO[40]         | D[11]        | 0                   | 0               ]
    [ PS_MIO[41]         | B[10]        | 0                   | 0               ]
    [ PS_MIO[42]         | D[12]        | 0                   | 0               ]
    [ PS_MIO[43]         | E[13]        | 0                   | 0               ]
    [ PS_MIO[44]         | B[11]        | 0                   | 0               ]
    [ PS_MIO[45]         | A[11]        | 0                   | 0               ]
    [ PS_MIO[46]         | C[12]        | 0                   | 0               ]
    [ PS_MIO[47]         | B[12]        | 0                   | 0               ]
    [ PS_MIO[48]         | A[12]        | 0                   | 0               ]
    [ PS_MIO[49]         | D[13]        | 0                   | 0               ]
    [ PS_MIO[50]         | A[13]        | 0                   | 0               ]
    [ PS_MIO[51]         | C[13]        | 0                   | 0               ]
    [ PS_MIO[52]         | G[14]        | 0                   | 0               ]
    [ PS_MIO[53]         | F[14]        | 0                   | 0               ]
    [ PS_MIO[54]         | G[15]        | 0                   | 0               ]
    [ PS_MIO[55]         | C[14]        | 0                   | 0               ]
    [ PS_MIO[56]         | E[14]        | 0                   | 0               ]
    [ PS_MIO[57]         | B[14]        | 0                   | 0               ]
    [ PS_MIO[58]         | A[14]        | 0                   | 0               ]
    [ PS_MIO[59]         | E[15]        | 0                   | 0               ]
    [ PS_MIO[60]         | D[15]        | 0                   | 0               ]
    [ PS_MIO[61]         | G[16]        | 0                   | 0               ]
    [ PS_MIO[62]         | C[15]        | 0                   | 0               ]
    [ PS_MIO[63]         | F[16]        | 0                   | 0               ]
    [ PS_MIO[64]         | E[16]        | 0                   | 0               ]
    [ PS_MIO[65]         | B[15]        | 0                   | 0               ]
    [ PS_MIO[66]         | D[16]        | 0                   | 0               ]
    [ PS_MIO[67]         | G[17]        | 0                   | 0               ]
    [ PS_MIO[68]         | B[16]        | 0                   | 0               ]
    [ PS_MIO[69]         | A[16]        | 0                   | 0               ]
    [ PS_MIO[70]         | A[17]        | 0                   | 0               ]
    [ PS_MIO[71]         | F[17]        | 0                   | 0               ]
    [ PS_MIO[72]         | C[17]        | 0                   | 0               ]
    [ PS_MIO[73]         | D[17]        | 0                   | 0               ]
    [ PS_MIO[74]         | D[18]        | 0                   | 0               ]
    [ PS_MIO[75]         | B[17]        | 0                   | 0               ]
    [ PS_MIO[76]         | F[18]        | 0                   | 0               ]
    [ PS_MIO[77]         | B[18]        | 0                   | 0               ]
    [ PS_MODE[0]         | J[16]        | 0                   | 0               ]
    [ PS_MODE[1]         | H[15]        | 0                   | 0               ]
    [ PS_MODE[2]         | J[15]        | 0                   | 0               ]
    [ PS_MODE[3]         | H[18]        | 0                   | 0               ]
    [ PS_PADI            | H[17]        | 0                   | 0               ]
    [ PS_PADO            | J[17]        | 0                   | 0               ]
    [ PS_POR_B           | K[12]        | 0                   | 0               ]
    [ PS_PROG_B          | K[14]        | 0                   | 0               ]
    [ PS_REF_CLK         | H[14]        | 0                   | 0               ]
    [ PS_SRST_B          | K[13]        | 0                   | 0               ]
    [ PUDC_B             | T[8]         | 0                   | 0               ]
    [ VCCADC             | K[10]        | 0                   | 0               ]
    [ VCC_PSADC          | P[15]        | 0                   | 0               ]
    [ VCC_PSBATT         | N[15]        | 0                   | 0               ]
    [ VN                 | M[9]         | 0                   | 0               ]
    [ VP                 | L[10]        | 0                   | 0               ]
    [ VREFN              | L[9]         | 0                   | 0               ]
    [ VREFP              | M[10]        | 0                   | 0               ]
    [ VREF[65]           | K[5]         | 65                  | 65              ]
    [ VREF[66]           | C[4]         | 66                  | 66              ]
    [ IO_44.L[1].P       | G[6]         | 44                  | 44              ]
    [ IO_44.L[1].N       | G[5]         | 44                  | 44              ]
    [ IO_44.L[2].P       | G[7]         | 44                  | 44              ]
    [ IO_44.L[2].N       | F[6]         | 44                  | 44              ]
    [ IO_44.L[3].P       | E[6]         | 44                  | 44              ]
    [ IO_44.L[3].N       | E[5]         | 44                  | 44              ]
    [ IO_44.L[4].P       | F[8]         | 44                  | 44              ]
    [ IO_44.L[4].N       | F[7]         | 44                  | 44              ]
    [ IO_44.L[5].P       | D[7]         | 44                  | 44              ]
    [ IO_44.L[5].N       | D[6]         | 44                  | 44              ]
    [ IO_44.L[6].P       | E[8]         | 44                  | 44              ]
    [ IO_44.L[6].N       | D[8]         | 44                  | 44              ]
    [ IO_44.L[7].P       | D[5]         | 44                  | 44              ]
    [ IO_44.L[7].N       | C[5]         | 44                  | 44              ]
    [ IO_44.L[8].P       | C[8]         | 44                  | 44              ]
    [ IO_44.L[8].N       | C[7]         | 44                  | 44              ]
    [ IO_44.L[9].P       | B[9]         | 44                  | 44              ]
    [ IO_44.L[9].N       | A[9]         | 44                  | 44              ]
    [ IO_44.L[10].P      | A[8]         | 44                  | 44              ]
    [ IO_44.L[10].N      | A[7]         | 44                  | 44              ]
    [ IO_44.L[11].P      | B[6]         | 44                  | 44              ]
    [ IO_44.L[11].N      | B[5]         | 44                  | 44              ]
    [ IO_44.L[12].P      | B[7]         | 44                  | 44              ]
    [ IO_44.L[12].N      | A[6]         | 44                  | 44              ]
    [ IO_65.L[1].P       | T[3]         | 65                  | 65              ]
    [ IO_65.L[1].N       | T[2]         | 65                  | 65              ]
    [ IO_65.L[2].P       | P[3]         | 65                  | 65              ]
    [ IO_65.L[2].N       | R[3]         | 65                  | 65              ]
    [ IO_65.L[3].P       | U[2]         | 65                  | 65              ]
    [ IO_65.L[3].N       | U[1]         | 65                  | 65              ]
    [ IO_65.L[4].P       | R[4]         | 65                  | 65              ]
    [ IO_65.L[4].N       | T[4]         | 65                  | 65              ]
    [ IO_65.L[5].P       | R[1]         | 65                  | 65              ]
    [ IO_65.L[5].N       | T[1]         | 65                  | 65              ]
    [ IO_65.L[6].P       | P[5]         | 65                  | 65              ]
    [ IO_65.L[6].N       | R[5]         | 65                  | 65              ]
    [ IO_65.L[7].P       | N[2]         | 65                  | 65              ]
    [ IO_65.L[7].N       | P[1]         | 65                  | 65              ]
    [ IO_65.L[8].P       | N[5]         | 65                  | 65              ]
    [ IO_65.L[8].N       | N[4]         | 65                  | 65              ]
    [ IO_65.L[9].P       | M[2]         | 65                  | 65              ]
    [ IO_65.L[9].N       | M[1]         | 65                  | 65              ]
    [ IO_65.L[10].P      | M[5]         | 65                  | 65              ]
    [ IO_65.L[10].N      | M[4]         | 65                  | 65              ]
    [ IO_65.L[11].P      | L[2]         | 65                  | 65              ]
    [ IO_65.L[11].N      | L[1]         | 65                  | 65              ]
    [ IO_65.L[12].P      | L[4]         | 65                  | 65              ]
    [ IO_65.L[12].N      | L[3]         | 65                  | 65              ]
    [ IO_65.L[13].P      | J[3]         | 65                  | 65              ]
    [ IO_65.L[13].N      | J[2]         | 65                  | 65              ]
    [ IO_65.L[14].P      | K[4]         | 65                  | 65              ]
    [ IO_65.L[14].N      | K[3]         | 65                  | 65              ]
    [ IO_65.L[15].P      | K[1]         | 65                  | 65              ]
    [ IO_65.L[15].N      | J[1]         | 65                  | 65              ]
    [ IO_65.L[16].P      | J[5]         | 65                  | 65              ]
    [ IO_65.L[16].N      | H[5]         | 65                  | 65              ]
    [ IO_65.L[17].P      | H[2]         | 65                  | 65              ]
    [ IO_65.L[17].N      | G[2]         | 65                  | 65              ]
    [ IO_65.L[18].P      | H[4]         | 65                  | 65              ]
    [ IO_65.L[18].N      | G[4]         | 65                  | 65              ]
    [ IO_65.L[19].P      | G[1]         | 65                  | 65              ]
    [ IO_65.L[19].N      | F[1]         | 65                  | 65              ]
    [ IO_65.L[20].P      | E[4]         | 65                  | 65              ]
    [ IO_65.L[20].N      | E[3]         | 65                  | 65              ]
    [ IO_65.L[21].P      | E[1]         | 65                  | 65              ]
    [ IO_65.L[21].N      | D[1]         | 65                  | 65              ]
    [ IO_65.L[22].P      | D[3]         | 65                  | 65              ]
    [ IO_65.L[22].N      | C[3]         | 65                  | 65              ]
    [ IO_65.L[23].P      | F[3]         | 65                  | 65              ]
    [ IO_65.L[23].N      | F[2]         | 65                  | 65              ]
    [ IO_65.L[24].P      | D[2]         | 65                  | 65              ]
    [ IO_65.L[24].N      | C[2]         | 65                  | 65              ]
    [ IO_65.T[0]         | P[2]         | 65                  | 65              ]
    [ IO_65.T[1]         | N[3]         | 65                  | 65              ]
    [ IO_65.T[2]         | H[3]         | 65                  | 65              ]
    [ IO_65.T[3]         | F[4]         | 65                  | 65              ]
    [ IO_66.L[11].P      | B[2]         | 66                  | 66              ]
    [ IO_66.L[11].N      | B[1]         | 66                  | 66              ]
    [ IO_66.L[12].P      | A[4]         | 66                  | 66              ]
    [ IO_66.L[12].N      | A[3]         | 66                  | 66              ]
    [ IO_66.T[0]         | B[4]         | 66                  | 66              ]
    [ IO_66.T[3]         | A[2]         | 66                  | 66              ]
  val box = BoxSymbol(self)
  val unique-sym-banks = to-tuple $ unique $ for p in pins(self) seq :
    property(p.bank)
  assign-symbols(seq({_ => box}, unique-sym-banks))
  assign-landpattern(sbva484-bga)

protected pcb-module module :
  inst comp : component

  port GND : pin
  port VCCINT : pin
  port VCCO_PSDDR : pin
  port VCC_PSINTFP : pin
  port VCC_PSINTLP : pin
  port VCCBRAM : pin
  port VCCINT_IO : pin
  port VCCO_65 : pin
  port VCC_PSAUX : pin
  port PS_MGTRAVCC : pin
  port PS_MGTRAVTT : pin
  port VCCAUX_IO : pin
  port VCC_PSINTFP_DDR : pin
  port VCC_PSPLL : pin
  port VCCAUX : pin
  port VCCO_44 : pin
  port VCCO_PSIO0 : pin
  port VCCO_PSIO1 : pin
  port VCCO_PSIO2 : pin
  port VCCO_PSIO3 : pin
  port VCC_PSDDR_PLL : pin

  ;Multi-pad pin nets
  for p in pins(comp.GND) do :
    net GND (GND p)
  for p in pins(comp.VCCINT) do :
    net (VCCINT p)
  for p in pins(comp.VCCO_PSDDR) do :
    net (VCCO_PSDDR p)
  for p in pins(comp.VCC_PSINTFP) do :
    net (VCC_PSINTFP p)
  for p in pins(comp.VCC_PSINTLP) do :
    net (VCC_PSINTLP p)
  for p in pins(comp.VCCBRAM) do :
    net (VCCBRAM p)
  for p in pins(comp.VCCINT_IO) do :
    net (VCCINT_IO p)
  for p in pins(comp.VCCO_65) do :
    net (VCCO_65 p)
  for p in pins(comp.VCC_PSAUX) do :
    net (VCC_PSAUX p)
  for p in pins(comp.PS_MGTRAVCC) do :
    net (PS_MGTRAVCC p)
  for p in pins(comp.PS_MGTRAVTT) do :
    net (PS_MGTRAVTT p)
  for p in pins(comp.VCCAUX_IO) do :
    net (VCCAUX_IO p)
  for p in pins(comp.VCC_PSINTFP_DDR) do :
    net (VCC_PSINTFP_DDR p)
  for p in pins(comp.VCC_PSPLL) do :
    net (VCC_PSPLL p)
  for p in pins(comp.VCCAUX) do :
    net (VCCAUX p)
  for p in pins(comp.VCCO_44) do :
    net (VCCO_44 p)
  for p in pins(comp.VCCO_PSIO0) do :
    net (VCCO_PSIO0 p)
  for p in pins(comp.VCCO_PSIO1) do :
    net (VCCO_PSIO1 p)
  for p in pins(comp.VCCO_PSIO2) do :
    net (VCCO_PSIO2 p)
  for p in pins(comp.VCCO_PSIO3) do :
    net (VCCO_PSIO3 p)
  for p in pins(comp.VCC_PSDDR_PLL) do :
    net (VCC_PSDDR_PLL p)

  make-supports(comp)

;============================================================
;========================= Supports =========================
;============================================================

defn make-supports (comp:Instance) :
  make-clock-supports(comp)
  make-dci-vref-supports(comp)
  make-byte-clock-supports(comp)
  make-pci-reset-supports(comp)
  make-adc-supports(comp)
  make-i2c-supports(comp)
  make-pmbus-alert-supports(comp)
  make-ps-ddr-supports(comp)

defn make-clock-supports (comp:Instance) :
  inside pcb-module :
    for i in 5 through 8 do :
      supports ultrascale-high-density-global-clock :
        ultrascale-high-density-global-clock.P => comp.IO_44.L[i].P
        ultrascale-high-density-global-clock.N => comp.IO_44.L[i].N
    for i in 11 through 14 do :
      supports ultrascale-global-clock :
        ultrascale-global-clock.P => comp.IO_65.L[i].P
        ultrascale-global-clock.N => comp.IO_65.L[i].N
    for i in 11 through 12 do :
      supports ultrascale-global-clock :
        ultrascale-global-clock.P => comp.IO_66.L[i].P
        ultrascale-global-clock.N => comp.IO_66.L[i].N

defn make-dci-vref-supports (comp:Instance) :
  inside pcb-module :
    supports ultrascale-dci-vref :
      ultrascale-dci-vref.p => comp.IO_65.T[0]
    supports ultrascale-dci-vref :
      ultrascale-dci-vref.p => comp.IO_66.T[0]

defn make-byte-clock-supports (comp:Instance) :
  inside pcb-module :
    for i in [1 4 19 22] do :
      supports ultrascale-dedicated-byte-clock :
        ultrascale-dedicated-byte-clock.P => comp.IO_65.L[i].P
        ultrascale-dedicated-byte-clock.N => comp.IO_65.L[i].N
    for i in [7 10 13 16] do :
      supports ultrascale-quad-byte-clock :
        ultrascale-quad-byte-clock.P => comp.IO_65.L[i].P
        ultrascale-quad-byte-clock.N => comp.IO_65.L[i].N

defn make-pci-reset-supports (comp:Instance) :
  inside pcb-module :
    supports ultrascale-pci-reset :
      ultrascale-pci-reset.p => comp.IO_65.L[24].P
    supports ultrascale-pci-reset :
      ultrascale-pci-reset.p => comp.IO_65.L[24].N

defn make-adc-supports (comp:Instance) :
  inside pcb-module :
    for i in cat(3 through 10, 15 through 22) do :
      supports adc-diff-pair :
        adc-diff-pair.P => comp.IO_65.L[i].P
        adc-diff-pair.N => comp.IO_65.L[i].N
    for i in 1 through 12 do :
      supports adc-diff-pair :
        adc-diff-pair.P => comp.IO_44.L[i].P
        adc-diff-pair.N => comp.IO_44.L[i].N

defn make-i2c-supports (comp:Instance) :
  inside pcb-module :
    supports i2c :
      i2c.sda => comp.IO_65.L[24].P
      i2c.scl => comp.IO_65.L[23].P

defn make-pmbus-alert-supports (comp:Instance) :
  inside pcb-module :
    supports ultrascale-pmbus-alert :
      ultrascale-pmbus-alert.p => comp.IO_65.L[4].P

pcb-bundle dq0-pin :
  port p : pin
pcb-bundle dq1-pin :
  port p : pin
pcb-bundle dq2-pin :
  port p : pin
pcb-bundle dq3-pin :
  port p : pin
pcb-bundle ddr-ca-pin :
  port p : pin

defn make-ps-ddr-supports (comp:Instance) :
  inside pcb-module :
    for i in 0 to 8 do :
      supports dq0-pin :
        dq0-pin.p => comp.PS_DDR_DQ[i]
      supports dq1-pin :
        dq1-pin.p => comp.PS_DDR_DQ[i + 8]
      supports dq2-pin :
        dq2-pin.p => comp.PS_DDR_DQ[i + 16]
      supports dq3-pin :
        dq3-pin.p => comp.PS_DDR_DQ[i + 24]

    for i in 0 to 18 do :
      supports ddr-ca-pin :
        ddr-ca-pin.p => comp.PS_DDR_A[i]

    supports ddr4-channel-x16 :
      for i in 0 to 8 do :
        require p0:dq0-pin
        ddr4-channel-x16.d[0].dq[i] => p0.p
        require p1:dq1-pin
        ddr4-channel-x16.d[1].dq[i] => p1.p
      ddr4-channel-x16.d[0].dqs.P => comp.PS_DDR_DQS[0].P
      ddr4-channel-x16.d[0].dqs.N => comp.PS_DDR_DQS[0].N
      ddr4-channel-x16.d[1].dqs.P => comp.PS_DDR_DQS[1].P
      ddr4-channel-x16.d[1].dqs.N => comp.PS_DDR_DQS[1].N

      ddr4-channel-x16.cke => comp.PS_DDR_CKE[0]
      ddr4-channel-x16.cs => comp.PS_DDR_CS_N[0]

      for i in 0 to 6 do :
        require p:ddr-ca-pin
        ddr4-channel-x16.ca[i] => p.p

      ddr4-channel-x16.dmi[0] => comp.PS_DDR_DM[0]
      ddr4-channel-x16.dmi[1] => comp.PS_DDR_DM[1]

    supports ddr4-channel-x16 :
      for i in 0 to 8 do :
        require p2:dq2-pin
        ddr4-channel-x16.d[0].dq[i] => p2.p
        require p3:dq3-pin
        ddr4-channel-x16.d[1].dq[i] => p3.p
      ddr4-channel-x16.d[0].dqs.P => comp.PS_DDR_DQS[2].P
      ddr4-channel-x16.d[0].dqs.N => comp.PS_DDR_DQS[2].N
      ddr4-channel-x16.d[1].dqs.P => comp.PS_DDR_DQS[3].P
      ddr4-channel-x16.d[1].dqs.N => comp.PS_DDR_DQS[3].N

      ddr4-channel-x16.cke => comp.PS_DDR_CKE[1]
      ddr4-channel-x16.cs => comp.PS_DDR_CS_N[1]

      for i in 0 to 6 do :
        require p:ddr-ca-pin
        ddr4-channel-x16.ca[i] => p.p

      ddr4-channel-x16.dmi[0] => comp.PS_DDR_DM[2]
      ddr4-channel-x16.dmi[1] => comp.PS_DDR_DM[3]
