<snippet>
  <tabTrigger>vhdl</tabTrigger>
  <scope>source.vhdl</scope>
  <content>library ieee;
	use ieee.std_logic_1164.all;
	use ieee.numeric_std.all;

entity ${1:${TM_FILENAME/(.*?)(\..+)/$1/}} is

	port (

		$3		
	);

end entity;

architecture ${2:arch} of ${1:${TM_FILENAME/(.*?)(\..+)/$1/}} is

	$4

begin

	$5

end architecture;</content>
  <description>vhdl template</description>
</snippet>