 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: P-2019.03
Date   : Wed Mar 29 19:53:29 2023
****************************************

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: X[0] (input port clocked by CLK)
  Endpoint: t_X_reg[0][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    1.00       1.50 r
  X[0] (in)                                               0.00       1.50 r
  t_X_reg[0][0]/next_state (**SEQGEN**)                   0.00       1.50 r
  data arrival time                                                  1.50

  clock CLK (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.50       8.50
  clock uncertainty                                      -0.10       8.40
  t_X_reg[0][0]/clocked_on (**SEQGEN**)                   0.00       8.40 r
  library setup time                                      0.00       8.40
  data required time                                                 8.40
  --------------------------------------------------------------------------
  data required time                                                 8.40
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        6.90


1
