# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_VITIS=/tools/Xilinx/Vitis/2022.2
SSH_CONNECTION=10.48.128.17 49664 10.136.200.74 22
LESSCLOSE=/usr/bin/lesspipe %s %s
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
LANG=en_US.UTF-8
RDI_INSTALLROOT=/tools/Xilinx
OLDPWD=/tools/Xilinx/Vitis/2022.2/bin
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.2/bin
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/tools/Xilinx/Vivado/2022.2
XILINX_SDK=/tools/Xilinx/Vitis/2022.2
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.2
XDG_SESSION_ID=74
USER=matthew
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_INSTALLVER=2022.2
RDI_JAVA_VERSION=11.0.11_9
PWD=/data/matthew/uscfpga-training/project1/example
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2022.2
HOME=/data/matthew
LC_TERMINAL=iTerm2
SSH_CLIENT=10.48.128.17 49664 22
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.2/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.2
LC_TERMINAL_VERSION=3.4.21
RDI_APPROOT=/tools/Xilinx/Vitis/2022.2
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.2/tps/isl
RDI_PLATFORM=lnx64
RDI_BINROOT=/tools/Xilinx/Vitis/2022.2/bin
RDI_PROG=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/tools/Xilinx/Vitis/2022.2/data
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
SSH_TTY=/dev/pts/9
MAIL=/var/mail/matthew
TERM=xterm-256color
SHELL=/bin/bash
HDI_APPROOT=/tools/Xilinx/Vitis/2022.2
SHLVL=3
LANGUAGE=en_US:en
PYTHONPATH=/opt/xilinx/xrt/python
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LOGNAME=matthew
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1012/bus
XDG_RUNTIME_DIR=/run/user/1012
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.2/bin:/tools/Xilinx/Vitis_HLS/2022.2/bin:/tools/Xilinx/Model_Composer/2022.2/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2022.2/aietools/bin:/tools/Xilinx/DocNav:/opt/xilinx/xrt/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RDI_JAVA_PLATFORM=
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o
LESSOPEN=| /usr/bin/lesspipe %s
_=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=40437
XILINX_CD_SESSION=e621a3cf-60c4-4144-99dc-8d832ba91ed1


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -c -t sw_emu --platform xilinx_u200_gen3x16_xdma_2_202110_1 --config src/u200.cfg -k top -I src/ src/block_mm.cpp -o ./block_mm.xo 

FINAL PROGRAM OPTIONS
--compile
--config src/u200.cfg
--connectivity.nk top:1:top_1
--connectivity.sp top_1.A:DDR[1]
--connectivity.sp top_1.B:DDR[2]
--connectivity.sp top_1.C:DDR[1]
--debug
--include src/
--input_files src/block_mm.cpp
--kernel top
--optimize 0
--output ./block_mm.xo
--platform xilinx_u200_gen3x16_xdma_2_202110_1
--profile.data all:all:all
--report_level 0
--save-temps
--target sw_emu

PARSED COMMAND LINE OPTIONS
-c 
-t sw_emu 
--platform xilinx_u200_gen3x16_xdma_2_202110_1 
--config src/u200.cfg 
-k top 
-I src/ 
src/block_mm.cpp 
-o ./block_mm.xo 

PARSED CONFIG FILE (1) OPTIONS
file: src/u200.cfg
debug 1 
save-temps 1 
connectivity.nk top:1:top_1 
connectivity.sp top_1.A:DDR[1] 
connectivity.sp top_1.B:DDR[2] 
connectivity.sp top_1.C:DDR[1] 
profile.data all:all:all 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_2_202110_1/xilinx_u200_gen3x16_xdma_2_202110_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 19 Jan 2024 13:54:32
------------------------------------------
step: performing high-level synthesis for kernel:top
timestamp: 19 Jan 2024 13:54:40
launch dir: /data/matthew/uscfpga-training/project1/example/_x/block_mm/top
cmd: vitis_hls -f /data/matthew/uscfpga-training/project1/example/_x/block_mm/top/top.tcl -messageDb vitis_hls.pb
V++ internal step status: fail
