$date
	Wed Sep 21 02:53:02 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out0 $end
$var wire 1 % out1 $end
$var wire 1 & out2 $end
$var wire 1 ' out3 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 / address0 $end
$var wire 1 0 address1 $end
$var wire 1 1 enable $end
$var wire 1 2 n_address0 $end
$var wire 1 3 n_address1 $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z3
z2
01
00
0/
0.
0-
0,
z+
z*
z)
z(
x'
x&
x%
x$
z#
z"
z!
$end
#50000
0+
0*
0)
0(
12
13
#1000000
1,
1/
#1050000
02
#2000000
1-
10
0,
0/
#2050000
03
12
#3000000
1,
1/
#3050000
02
#4000000
0-
00
0,
0/
1.
11
#4050000
13
12
#4100000
1(
#5000000
1,
1/
#5050000
02
1)
#5100000
0(
#6000000
1-
10
0,
0/
#6050000
03
12
0)
#6100000
1*
#7000000
1,
1/
#7050000
02
1+
#7100000
0*
#8000000
