{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 21:20:13 2020 " "Info: Processing started: Thu Feb 27 21:20:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_ALU -c zjw_ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_ALU -c zjw_ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[0\] c\[7\] 25.478 ns Longest " "Info: Longest tpd from source pin \"a\[0\]\" to destination pin \"c\[7\]\" is 25.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns a\[0\] 1 PIN PIN_26 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_26; Fanout = 6; PIN Node = 'a\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_ALU/zjw_ALU.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.624 ns) + CELL(0.564 ns) 9.657 ns Add2~1 2 COMB LC_X20_Y5_N0 2 " "Info: 2: + IC(7.624 ns) + CELL(0.564 ns) = 9.657 ns; Loc. = LC_X20_Y5_N0; Fanout = 2; COMB Node = 'Add2~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.188 ns" { a[0] Add2~1 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.735 ns Add2~3 3 COMB LC_X20_Y5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 9.735 ns; Loc. = LC_X20_Y5_N1; Fanout = 2; COMB Node = 'Add2~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~1 Add2~3 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.813 ns Add2~5 4 COMB LC_X20_Y5_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 9.813 ns; Loc. = LC_X20_Y5_N2; Fanout = 2; COMB Node = 'Add2~5'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~3 Add2~5 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.891 ns Add2~7 5 COMB LC_X20_Y5_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 9.891 ns; Loc. = LC_X20_Y5_N3; Fanout = 2; COMB Node = 'Add2~7'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~5 Add2~7 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 10.069 ns Add2~9 6 COMB LC_X20_Y5_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 10.069 ns; Loc. = LC_X20_Y5_N4; Fanout = 3; COMB Node = 'Add2~9'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add2~7 Add2~9 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 10.690 ns Add2~10 7 COMB LC_X20_Y5_N5 4 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 10.690 ns; Loc. = LC_X20_Y5_N5; Fanout = 4; COMB Node = 'Add2~10'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add2~9 Add2~10 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.575 ns) 13.243 ns Add3~16COUT1_40 8 COMB LC_X21_Y5_N5 2 " "Info: 8: + IC(1.978 ns) + CELL(0.575 ns) = 13.243 ns; Loc. = LC_X21_Y5_N5; Fanout = 2; COMB Node = 'Add3~16COUT1_40'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Add2~10 Add3~16COUT1_40 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.323 ns Add3~19COUT1_42 9 COMB LC_X21_Y5_N6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 13.323 ns; Loc. = LC_X21_Y5_N6; Fanout = 1; COMB Node = 'Add3~19COUT1_42'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~16COUT1_40 Add3~19COUT1_42 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.931 ns Add3~21 10 COMB LC_X21_Y5_N7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.608 ns) = 13.931 ns; Loc. = LC_X21_Y5_N7; Fanout = 1; COMB Node = 'Add3~21'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add3~19COUT1_42 Add3~21 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.442 ns) 15.863 ns Add3~23 11 COMB LC_X18_Y4_N4 1 " "Info: 11: + IC(1.490 ns) + CELL(0.442 ns) = 15.863 ns; Loc. = LC_X18_Y4_N4; Fanout = 1; COMB Node = 'Add3~23'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { Add3~21 Add3~23 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.590 ns) 17.575 ns Add1~15 12 COMB LC_X22_Y4_N8 1 " "Info: 12: + IC(1.122 ns) + CELL(0.590 ns) = 17.575 ns; Loc. = LC_X22_Y4_N8; Fanout = 1; COMB Node = 'Add1~15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { Add3~23 Add1~15 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.292 ns) 19.444 ns c\[7\]~186 13 COMB LC_X21_Y5_N9 1 " "Info: 13: + IC(1.577 ns) + CELL(0.292 ns) = 19.444 ns; Loc. = LC_X21_Y5_N9; Fanout = 1; COMB Node = 'c\[7\]~186'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { Add1~15 c[7]~186 } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_ALU/zjw_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.910 ns) + CELL(2.124 ns) 25.478 ns c\[7\] 14 PIN PIN_6 0 " "Info: 14: + IC(3.910 ns) + CELL(2.124 ns) = 25.478 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'c\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { c[7]~186 c[7] } "NODE_NAME" } } { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/‘ÀÀ„∆˜/zjw_ALU/zjw_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.777 ns ( 30.52 % ) " "Info: Total cell delay = 7.777 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.701 ns ( 69.48 % ) " "Info: Total interconnect delay = 17.701 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "25.478 ns" { a[0] Add2~1 Add2~3 Add2~5 Add2~7 Add2~9 Add2~10 Add3~16COUT1_40 Add3~19COUT1_42 Add3~21 Add3~23 Add1~15 c[7]~186 c[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "25.478 ns" { a[0] {} a[0]~out0 {} Add2~1 {} Add2~3 {} Add2~5 {} Add2~7 {} Add2~9 {} Add2~10 {} Add3~16COUT1_40 {} Add3~19COUT1_42 {} Add3~21 {} Add3~23 {} Add1~15 {} c[7]~186 {} c[7] {} } { 0.000ns 0.000ns 7.624ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.978ns 0.000ns 0.000ns 1.490ns 1.122ns 1.577ns 3.910ns } { 0.000ns 1.469ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.575ns 0.080ns 0.608ns 0.442ns 0.590ns 0.292ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 21:20:14 2020 " "Info: Processing ended: Thu Feb 27 21:20:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
