// Auto-generated by OpenLane
module mult(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input rst,
  input[7:0] a,
  input[7:0] b,
  output[15:0] product_out
);
endmodule
