# Compile of test.v was successful.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 14:48:51 on Apr 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: X:/cpre281/finalproject/cpre281_final_project/test.v(40): Module 'reg7' is not defined.
#  For instance 'b2v_inst' at path 'test'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 14:48:51 on Apr 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of test.v was successful.
# Compile of reg7.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 14:49:23 on Apr 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.test(fast)
add wave -position insertpoint  \
sim:/test/Clock \
sim:/test/Clear \
sim:/test/Load \
sim:/test/DataIn \
sim:/test/TestOutput
force -freeze sim:/test/DataIn 7'h5f 0
force -freeze sim:/test/Load 1'h1 0
force -freeze sim:/test/Clock 1'h1 0
run 100
force -freeze sim:/test/Load 1'h0 0
force -freeze sim:/test/Clock 1'h0 0
run 100
force -freeze sim:/test/Clock 1'h1 0
run 100
force -freeze sim:/test/Clock 1'h0 0
force -freeze sim:/test/DataIn 7'h50 0
run 100
force -freeze sim:/test/Load 1'h1 0
force -freeze sim:/test/Clock 1'h1 0
run 100
force -freeze sim:/test/Clock 1'h0 0
force -freeze sim:/test/Load 1'h0 0
run 100
force -freeze sim:/test/Clear 1'h1 0
force -freeze sim:/test/Clock 1'h1 0
run 100
quit -sim
# End time: 14:52:21 on Apr 27,2024, Elapsed time: 0:02:58
# Errors: 0, Warnings: 3
