// Seed: 182754268
module module_0;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    output uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    output tri0 id_15,
    input wand id_16,
    input wand id_17,
    input uwire id_18
    , id_52,
    output wor id_19,
    output uwire id_20,
    output wor id_21,
    input tri id_22,
    input tri id_23,
    input supply0 id_24,
    input uwire id_25,
    input wand id_26,
    input supply0 id_27,
    input supply0 id_28
    , id_53,
    output supply1 id_29,
    output supply0 id_30,
    input tri0 id_31,
    output tri id_32,
    output supply0 id_33,
    output tri0 id_34,
    input wor id_35,
    input wor id_36,
    output supply0 id_37,
    output wand id_38
    , id_54,
    output tri0 id_39,
    input wire id_40,
    input supply0 id_41,
    output uwire id_42,
    output uwire id_43,
    output wire id_44,
    input wand id_45,
    input tri0 id_46,
    input wor id_47
    , id_55,
    output wand id_48,
    output uwire id_49,
    input supply1 id_50
);
  logic id_56[-1 : -1];
  assign id_34 = -1;
  module_0 modCall_1 ();
  wire id_57;
  and primCall (
      id_1,
      id_10,
      id_16,
      id_17,
      id_18,
      id_2,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_3,
      id_31,
      id_35,
      id_36,
      id_40,
      id_41,
      id_45,
      id_46,
      id_47,
      id_5,
      id_50,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_6,
      id_9
  );
  logic id_58 = -1;
endmodule
