
*** Running xst
    with args -ifn "project_11_mod_stub.xst" -ofn "project_11_mod_stub.srp" -intstyle ise

Reading design: project_11_mod_stub.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/try11/try11.srcs/sources_1/edk/project_11_mod/hdl/project_11_mod.vhd" into library work
Parsing entity <project_11_mod>.
Parsing architecture <STRUCTURE> of entity <project_11_mod>.
Parsing VHDL file "C:/try11/try11.srcs/sources_1/edk/project_11_mod/project_11_mod_stub.vhd" into library work
Parsing entity <project_11_mod_stub>.
Parsing architecture <STRUCTURE> of entity <project_11_mod_stub>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <project_11_mod_stub> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <project_11_mod> (architecture <>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <project_11_mod_stub>.
    Related source file is "C:/try11/try11.srcs/sources_1/edk/project_11_mod/project_11_mod_stub.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <project_11_mod_i>.
    Summary:
	no macro.
Unit <project_11_mod_stub> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <..\..\try11.srcs\sources_1\edk\project_11_mod\implementation/project_11_mod.ngc>.
Reading core <..\..\try11.srcs\sources_1\edk\project_11_mod\implementation/project_11_mod_processing_system7_0_wrapper.ngc>.
Reading core <..\..\try11.srcs\sources_1\edk\project_11_mod\implementation/project_11_mod_axi_interconnect_1_wrapper.ngc>.
Reading core <..\..\try11.srcs\sources_1\edk\project_11_mod\implementation/project_11_mod_project11_reduced_0_wrapper.ngc>.
Reading core <..\..\try11.srcs\sources_1\edk\project_11_mod\implementation/project_11_mod_project11_timer_0_wrapper.ngc>.
Loading core <project_11_mod_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <project_11_mod_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <project_11_mod_project11_reduced_0_wrapper> for timing and area information for instance <project11_reduced_0>.
Loading core <project_11_mod_project11_timer_0_wrapper> for timing and area information for instance <project11_timer_0>.
Loading core <project_11_mod> for timing and area information for instance <project_11_mod_i>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <project_11_mod_i/processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <project_11_mod_i/processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <project_11_mod_i/processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <project_11_mod_stub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block project_11_mod_stub, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH1/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following FF/Latch : <project11_reduced_0/USER_LOGIC_I/TOP/PATH1/ADD_ALL/output_15_1> 
INFO:Xst:2260 - The FF/Latch <project11_timer_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <project11_timer_0> is equivalent to the following FF/Latch : <project11_timer_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH1/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following FF/Latch : <project11_reduced_0/USER_LOGIC_I/TOP/PATH1/ADD_ALL/output_15_1> 
INFO:Xst:2260 - The FF/Latch <project11_timer_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <project11_timer_0> is equivalent to the following FF/Latch : <project11_timer_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH4/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH2/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following 2 FFs/Latches : <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15_1> <project11_reduced_0/USER_LOGIC_I/TOP/PATH3/ADD_ALL/output_15_2> 
INFO:Xst:2260 - The FF/Latch <project11_reduced_0/USER_LOGIC_I/TOP/PATH1/ADD_ALL/output_15> in Unit <project11_reduced_0> is equivalent to the following FF/Latch : <project11_reduced_0/USER_LOGIC_I/TOP/PATH1/ADD_ALL/output_15_1> 
INFO:Xst:2260 - The FF/Latch <project11_timer_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <project11_timer_0> is equivalent to the following FF/Latch : <project11_timer_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                     | Clock buffer(FF name)                                                                                                                                                                                                  | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
project_11_mod_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>                                                                                                                                                | BUFG                                                                                                                                                                                                                   | 2747  |
project_11_mod_i/project11_reduced_0/S_AXI_BRESP<0>                                                                                                                                                                              | NONE(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)| 45    |
project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/MASTER/state[2]_PWR_52_o_Mux_52_o(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/MASTER/Mmux_state[2]_PWR_52_o_Mux_52_o11:O)| NONE(*)(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/MASTER/nextstate_1)                                                                                                                  | 3     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                     | Buffer(FF name)                                                                                                                                                                                                          | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_P/N1(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_P/XST_GND:G)    | NONE(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)  | 56    |
project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/N1(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/XST_GND:G)    | NONE(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_Q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)  | 56    |
project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_R/N1(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_R/XST_GND:G)    | NONE(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)  | 56    |
project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/N1(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/XST_GND:G)| NONE(project_11_mod_i/project11_reduced_0/project11_reduced_0/USER_LOGIC_I/TOP/BRAM_OUT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)| 28    |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 19.676ns (Maximum Frequency: 50.824MHz)
   Minimum input arrival time before clock: 4.865ns
   Maximum output required time after clock: 4.752ns
   Maximum combinational path delay: 4.046ns

=========================================================================
