`include	"defines.v"
module	pc_reg
(
	input 	wire				clk,
	input 	wire				rst,
	output 	reg		[31:0]		pc,
	output  reg					ce	
);

always@(posedge	clk)
	if(rst==`RstEnable)
		ce<=`ChipDisable;
	else
		ce<=`ChipEnable;
		
always@(posedge	clk)
	if(ce==`ChipDisable)
		pc<=32'h00000000;
	else	
		pc<=pc+4'h4;//ä¸?æ¡æŒ‡ä»?32ä½?,å¯¹åº”å››ä¸ªå­—èŠ‚,æ•…è·³è½¬å››ä¸?


		
endmodule