
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20438 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1162.930 ; gain = 65.992 ; free physical = 925 ; free virtual = 25906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:27]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.runs/synth_1/.Xil/Vivado-20422-keith-OptiPlex-790/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'pllCLK' of component 'clk_wiz_0' [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.runs/synth_1/.Xil/Vivado-20422-keith-OptiPlex-790/realtime/clk_wiz_0_stub.vhdl:15]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 163 - type: integer 
INFO: [Synth 8-3491] module 'mod_m_counter' declared at '/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/modMCounter.vhd:5' bound to instance 'baudRateGenerator' of component 'mod_m_counter' [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/modMCounter.vhd:18]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 163 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (1#1) [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/modMCounter.vhd:18]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at '/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/uart_tx.vhd:5' bound to instance 'tansmitOut' of component 'uart_tx' [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/uart_tx.vhd:20]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/uart_tx.vhd:20]
WARNING: [Synth 8-3848] Net txDataBuffer in module/entity top does not have driver. [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:27]
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[0]
WARNING: [Synth 8-3331] design top has unconnected port uart_txd_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1204.430 ; gain = 107.492 ; free physical = 937 ; free virtual = 25918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tansmitOut:din[7] to constant 0 [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
WARNING: [Synth 8-3295] tying undriven pin tansmitOut:din[6] to constant 0 [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
WARNING: [Synth 8-3295] tying undriven pin tansmitOut:din[5] to constant 0 [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
WARNING: [Synth 8-3295] tying undriven pin tansmitOut:din[4] to constant 0 [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
WARNING: [Synth 8-3295] tying undriven pin tansmitOut:din[3] to constant 0 [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
WARNING: [Synth 8-3295] tying undriven pin tansmitOut:din[2] to constant 0 [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
WARNING: [Synth 8-3295] tying undriven pin tansmitOut:din[1] to constant 0 [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
WARNING: [Synth 8-3295] tying undriven pin tansmitOut:din[0] to constant 0 [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1204.430 ; gain = 107.492 ; free physical = 936 ; free virtual = 25917
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.runs/synth_1/.Xil/Vivado-20422-keith-OptiPlex-790/dcp3/clk_wiz_0_in_context.xdc] for cell 'pllCLK'
Finished Parsing XDC File [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.runs/synth_1/.Xil/Vivado-20422-keith-OptiPlex-790/dcp3/clk_wiz_0_in_context.xdc] for cell 'pllCLK'
Parsing XDC File [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/constrs_1/new/arty.xdc]
Finished Parsing XDC File [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/constrs_1/new/arty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/constrs_1/new/arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1512.430 ; gain = 0.000 ; free physical = 691 ; free virtual = 25672
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 780 ; free virtual = 25761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 780 ; free virtual = 25761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.runs/synth_1/.Xil/Vivado-20422-keith-OptiPlex-790/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.runs/synth_1/.Xil/Vivado-20422-keith-OptiPlex-790/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for pllCLK. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 782 ; free virtual = 25763
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 773 ; free virtual = 25754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "baudRateGenerator/max_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port btn[3]
WARNING: [Synth 8-3331] design top has unconnected port btn[2]
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[0]
WARNING: [Synth 8-3331] design top has unconnected port uart_txd_in
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tansmitOut/b_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'tansmitOut/b_reg_reg[7]' (FDE) to 'tansmitOut/b_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tansmitOut/b_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'tansmitOut/b_reg_reg[6]' (FDE) to 'tansmitOut/b_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tansmitOut/b_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'tansmitOut/b_reg_reg[5]' (FDE) to 'tansmitOut/b_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tansmitOut/b_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'tansmitOut/b_reg_reg[4]' (FDE) to 'tansmitOut/b_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tansmitOut/b_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'tansmitOut/b_reg_reg[3]' (FDE) to 'tansmitOut/b_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tansmitOut/b_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'tansmitOut/b_reg_reg[2]' (FDE) to 'tansmitOut/b_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tansmitOut/b_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'tansmitOut/b_reg_reg[1]' (FDE) to 'tansmitOut/b_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tansmitOut/b_reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (tansmitOut/b_reg_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 757 ; free virtual = 25740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pllCLK/clk_out1' to pin 'pllCLK/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 637 ; free virtual = 25620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 639 ; free virtual = 25621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 637 ; free virtual = 25620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 638 ; free virtual = 25621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 638 ; free virtual = 25621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 638 ; free virtual = 25621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 638 ; free virtual = 25621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 638 ; free virtual = 25621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 638 ; free virtual = 25621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |LUT2           |     1|
|3     |LUT3           |     4|
|4     |LUT4           |     8|
|5     |LUT5           |     7|
|6     |LUT6           |     8|
|7     |FDRE           |    18|
|8     |IBUF           |     4|
|9     |OBUF           |     5|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |    57|
|2     |  baudRateGenerator |mod_m_counter |    20|
|3     |  tansmitOut        |uart_tx       |    26|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.430 ; gain = 415.492 ; free physical = 638 ; free virtual = 25621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.430 ; gain = 107.492 ; free physical = 685 ; free virtual = 25667
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.438 ; gain = 415.492 ; free physical = 685 ; free virtual = 25667
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

44 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1512.438 ; gain = 428.090 ; free physical = 659 ; free virtual = 25642
INFO: [Common 17-1381] The checkpoint '/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1536.441 ; gain = 0.000 ; free physical = 660 ; free virtual = 25643
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 11:56:22 2017...
