[IMPORTS]

[PORTS]
clk=1
reset=1
dsp_addr=EMIF_ADDR_WIDTH
dsp_data_out=EMIF_DATA_WIDTH
dsp_data_in=EMIF_DATA_WIDTH
dsp_wr=1
start_in=1
coarse_current_in=FPGA_REG_WIDTH
fine_current_in=FPGA_REG_WIDTH
eta1_out=FPGA_REG_WIDTH
ref1_out=FPGA_REG_WIDTH
eta2_out=FPGA_REG_WIDTH
ref2_out=FPGA_REG_WIDTH
done_out=1
map_base=$

[REGISTERS]
options=1,rw
z0=FPGA_REG_WIDTH,rw
rfac=FPGA_REG_WIDTH,rw
eta1=FPGA_REG_WIDTH,r
ref1=FPGA_REG_WIDTH,r
eta2=FPGA_REG_WIDTH,r
ref2=FPGA_REG_WIDTH,r

[options]
input_sel=1
