

================================================================
== Vitis HLS Report for 'KeccakF1600_StatePermute'
================================================================
* Date:           Wed Jul 30 13:32:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.538 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       62|  0.620 us|  0.620 us|   62|   62|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- state_permute  |       36|       36|         3|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 15 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Aso_1 = alloca i32 1" [fips202.c:91]   --->   Operation 30 'alloca' 'Aso_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Asi_1 = alloca i32 1" [fips202.c:91]   --->   Operation 31 'alloca' 'Asi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Ase_1 = alloca i32 1" [fips202.c:91]   --->   Operation 32 'alloca' 'Ase_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Asa_1 = alloca i32 1" [fips202.c:91]   --->   Operation 33 'alloca' 'Asa_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Amu_1 = alloca i32 1" [fips202.c:90]   --->   Operation 34 'alloca' 'Amu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Amo_1 = alloca i32 1" [fips202.c:90]   --->   Operation 35 'alloca' 'Amo_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Ami_1 = alloca i32 1" [fips202.c:90]   --->   Operation 36 'alloca' 'Ami_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Ame_1 = alloca i32 1" [fips202.c:90]   --->   Operation 37 'alloca' 'Ame_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Ama_1 = alloca i32 1" [fips202.c:90]   --->   Operation 38 'alloca' 'Ama_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Aku_1 = alloca i32 1" [fips202.c:89]   --->   Operation 39 'alloca' 'Aku_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Ako_1 = alloca i32 1" [fips202.c:89]   --->   Operation 40 'alloca' 'Ako_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Aki_1 = alloca i32 1" [fips202.c:89]   --->   Operation 41 'alloca' 'Aki_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Ake_1 = alloca i32 1" [fips202.c:89]   --->   Operation 42 'alloca' 'Ake_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Aka_1 = alloca i32 1" [fips202.c:89]   --->   Operation 43 'alloca' 'Aka_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Agu_1 = alloca i32 1" [fips202.c:88]   --->   Operation 44 'alloca' 'Agu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Ago_1 = alloca i32 1" [fips202.c:88]   --->   Operation 45 'alloca' 'Ago_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Agi_1 = alloca i32 1" [fips202.c:88]   --->   Operation 46 'alloca' 'Agi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Age_1 = alloca i32 1" [fips202.c:88]   --->   Operation 47 'alloca' 'Age_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Aga_1 = alloca i32 1" [fips202.c:88]   --->   Operation 48 'alloca' 'Aga_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Abu_1 = alloca i32 1" [fips202.c:87]   --->   Operation 49 'alloca' 'Abu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Abo_1 = alloca i32 1" [fips202.c:87]   --->   Operation 50 'alloca' 'Abo_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Abi_1 = alloca i32 1" [fips202.c:87]   --->   Operation 51 'alloca' 'Abi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Abe_1 = alloca i32 1" [fips202.c:87]   --->   Operation 52 'alloca' 'Abe_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Aba_1 = alloca i32 1" [fips202.c:87]   --->   Operation 53 'alloca' 'Aba_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Asu_1 = alloca i32 1" [fips202.c:91]   --->   Operation 54 'alloca' 'Asu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%round = alloca i32 1" [fips202.c:85]   --->   Operation 55 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i64 %state, i64 0, i64 0" [fips202.c:83]   --->   Operation 56 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%Aba = load i5 %state_addr" [fips202.c:101]   --->   Operation 57 'load' 'Aba' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln85 = store i5 0, i5 %round" [fips202.c:85]   --->   Operation 58 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 59 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Aba = load i5 %state_addr" [fips202.c:101]   --->   Operation 59 'load' 'Aba' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i64 %state, i64 0, i64 1" [fips202.c:102]   --->   Operation 60 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%Abe = load i5 %state_addr_1" [fips202.c:102]   --->   Operation 61 'load' 'Abe' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr i64 %state, i64 0, i64 2" [fips202.c:103]   --->   Operation 62 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%Abi = load i5 %state_addr_2" [fips202.c:103]   --->   Operation 63 'load' 'Abi' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Aba, i64 %Aba_1" [fips202.c:87]   --->   Operation 64 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.84>
ST_3 : Operation 65 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Abe = load i5 %state_addr_1" [fips202.c:102]   --->   Operation 65 'load' 'Abe' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 66 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Abi = load i5 %state_addr_2" [fips202.c:103]   --->   Operation 66 'load' 'Abi' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr i64 %state, i64 0, i64 3" [fips202.c:104]   --->   Operation 67 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%Abo = load i5 %state_addr_3" [fips202.c:104]   --->   Operation 68 'load' 'Abo' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr i64 %state, i64 0, i64 4" [fips202.c:105]   --->   Operation 69 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%Abu = load i5 %state_addr_4" [fips202.c:105]   --->   Operation 70 'load' 'Abu' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Abe, i64 %Abe_1" [fips202.c:87]   --->   Operation 71 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Abi, i64 %Abi_1" [fips202.c:87]   --->   Operation 72 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.84>
ST_4 : Operation 73 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Abo = load i5 %state_addr_3" [fips202.c:104]   --->   Operation 73 'load' 'Abo' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 74 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Abu = load i5 %state_addr_4" [fips202.c:105]   --->   Operation 74 'load' 'Abu' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr i64 %state, i64 0, i64 5" [fips202.c:106]   --->   Operation 75 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%Aga = load i5 %state_addr_5" [fips202.c:106]   --->   Operation 76 'load' 'Aga' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr i64 %state, i64 0, i64 6" [fips202.c:107]   --->   Operation 77 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%Age = load i5 %state_addr_6" [fips202.c:107]   --->   Operation 78 'load' 'Age' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Abo, i64 %Abo_1" [fips202.c:87]   --->   Operation 79 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Abu, i64 %Abu_1" [fips202.c:87]   --->   Operation 80 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.84>
ST_5 : Operation 81 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Aga = load i5 %state_addr_5" [fips202.c:106]   --->   Operation 81 'load' 'Aga' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 82 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Age = load i5 %state_addr_6" [fips202.c:107]   --->   Operation 82 'load' 'Age' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i64 %state, i64 0, i64 7" [fips202.c:108]   --->   Operation 83 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%Agi = load i5 %state_addr_7" [fips202.c:108]   --->   Operation 84 'load' 'Agi' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i64 %state, i64 0, i64 8" [fips202.c:109]   --->   Operation 85 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (3.25ns)   --->   "%Ago = load i5 %state_addr_8" [fips202.c:109]   --->   Operation 86 'load' 'Ago' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Aga, i64 %Aga_1" [fips202.c:88]   --->   Operation 87 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Age, i64 %Age_1" [fips202.c:88]   --->   Operation 88 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.84>
ST_6 : Operation 89 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Agi = load i5 %state_addr_7" [fips202.c:108]   --->   Operation 89 'load' 'Agi' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 90 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Ago = load i5 %state_addr_8" [fips202.c:109]   --->   Operation 90 'load' 'Ago' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr i64 %state, i64 0, i64 9" [fips202.c:110]   --->   Operation 91 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (3.25ns)   --->   "%Agu = load i5 %state_addr_9" [fips202.c:110]   --->   Operation 92 'load' 'Agu' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr i64 %state, i64 0, i64 10" [fips202.c:111]   --->   Operation 93 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (3.25ns)   --->   "%Aka = load i5 %state_addr_10" [fips202.c:111]   --->   Operation 94 'load' 'Aka' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Agi, i64 %Agi_1" [fips202.c:88]   --->   Operation 95 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Ago, i64 %Ago_1" [fips202.c:88]   --->   Operation 96 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.84>
ST_7 : Operation 97 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Agu = load i5 %state_addr_9" [fips202.c:110]   --->   Operation 97 'load' 'Agu' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 98 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Aka = load i5 %state_addr_10" [fips202.c:111]   --->   Operation 98 'load' 'Aka' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr i64 %state, i64 0, i64 11" [fips202.c:112]   --->   Operation 99 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [2/2] (3.25ns)   --->   "%Ake = load i5 %state_addr_11" [fips202.c:112]   --->   Operation 100 'load' 'Ake' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr i64 %state, i64 0, i64 12" [fips202.c:113]   --->   Operation 101 'getelementptr' 'state_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (3.25ns)   --->   "%Aki = load i5 %state_addr_12" [fips202.c:113]   --->   Operation 102 'load' 'Aki' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Agu, i64 %Agu_1" [fips202.c:88]   --->   Operation 103 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Aka, i64 %Aka_1" [fips202.c:89]   --->   Operation 104 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 4.84>
ST_8 : Operation 105 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Ake = load i5 %state_addr_11" [fips202.c:112]   --->   Operation 105 'load' 'Ake' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 106 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Aki = load i5 %state_addr_12" [fips202.c:113]   --->   Operation 106 'load' 'Aki' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr i64 %state, i64 0, i64 13" [fips202.c:114]   --->   Operation 107 'getelementptr' 'state_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [2/2] (3.25ns)   --->   "%Ako = load i5 %state_addr_13" [fips202.c:114]   --->   Operation 108 'load' 'Ako' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr i64 %state, i64 0, i64 14" [fips202.c:115]   --->   Operation 109 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (3.25ns)   --->   "%Aku = load i5 %state_addr_14" [fips202.c:115]   --->   Operation 110 'load' 'Aku' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Ake, i64 %Ake_1" [fips202.c:89]   --->   Operation 111 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Aki, i64 %Aki_1" [fips202.c:89]   --->   Operation 112 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.84>
ST_9 : Operation 113 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Ako = load i5 %state_addr_13" [fips202.c:114]   --->   Operation 113 'load' 'Ako' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 114 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Aku = load i5 %state_addr_14" [fips202.c:115]   --->   Operation 114 'load' 'Aku' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr i64 %state, i64 0, i64 15" [fips202.c:116]   --->   Operation 115 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%Ama = load i5 %state_addr_15" [fips202.c:116]   --->   Operation 116 'load' 'Ama' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr i64 %state, i64 0, i64 16" [fips202.c:117]   --->   Operation 117 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [2/2] (3.25ns)   --->   "%Ame = load i5 %state_addr_16" [fips202.c:117]   --->   Operation 118 'load' 'Ame' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Ako, i64 %Ako_1" [fips202.c:89]   --->   Operation 119 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Aku, i64 %Aku_1" [fips202.c:89]   --->   Operation 120 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.84>
ST_10 : Operation 121 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Ama = load i5 %state_addr_15" [fips202.c:116]   --->   Operation 121 'load' 'Ama' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Ame = load i5 %state_addr_16" [fips202.c:117]   --->   Operation 122 'load' 'Ame' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%state_addr_17 = getelementptr i64 %state, i64 0, i64 17" [fips202.c:118]   --->   Operation 123 'getelementptr' 'state_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [2/2] (3.25ns)   --->   "%Ami = load i5 %state_addr_17" [fips202.c:118]   --->   Operation 124 'load' 'Ami' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%state_addr_18 = getelementptr i64 %state, i64 0, i64 18" [fips202.c:119]   --->   Operation 125 'getelementptr' 'state_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (3.25ns)   --->   "%Amo = load i5 %state_addr_18" [fips202.c:119]   --->   Operation 126 'load' 'Amo' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Ama, i64 %Ama_1" [fips202.c:90]   --->   Operation 127 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Ame, i64 %Ame_1" [fips202.c:90]   --->   Operation 128 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 4.84>
ST_11 : Operation 129 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Ami = load i5 %state_addr_17" [fips202.c:118]   --->   Operation 129 'load' 'Ami' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 130 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Amo = load i5 %state_addr_18" [fips202.c:119]   --->   Operation 130 'load' 'Amo' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%state_addr_19 = getelementptr i64 %state, i64 0, i64 19" [fips202.c:120]   --->   Operation 131 'getelementptr' 'state_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [2/2] (3.25ns)   --->   "%Amu = load i5 %state_addr_19" [fips202.c:120]   --->   Operation 132 'load' 'Amu' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%state_addr_20 = getelementptr i64 %state, i64 0, i64 20" [fips202.c:121]   --->   Operation 133 'getelementptr' 'state_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (3.25ns)   --->   "%Asa = load i5 %state_addr_20" [fips202.c:121]   --->   Operation 134 'load' 'Asa' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Ami, i64 %Ami_1" [fips202.c:90]   --->   Operation 135 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Amo, i64 %Amo_1" [fips202.c:90]   --->   Operation 136 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 4.84>
ST_12 : Operation 137 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Amu = load i5 %state_addr_19" [fips202.c:120]   --->   Operation 137 'load' 'Amu' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 138 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Asa = load i5 %state_addr_20" [fips202.c:121]   --->   Operation 138 'load' 'Asa' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%state_addr_21 = getelementptr i64 %state, i64 0, i64 21" [fips202.c:122]   --->   Operation 139 'getelementptr' 'state_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [2/2] (3.25ns)   --->   "%Ase = load i5 %state_addr_21" [fips202.c:122]   --->   Operation 140 'load' 'Ase' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%state_addr_22 = getelementptr i64 %state, i64 0, i64 22" [fips202.c:123]   --->   Operation 141 'getelementptr' 'state_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (3.25ns)   --->   "%Asi = load i5 %state_addr_22" [fips202.c:123]   --->   Operation 142 'load' 'Asi' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Amu, i64 %Amu_1" [fips202.c:90]   --->   Operation 143 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Asa, i64 %Asa_1" [fips202.c:91]   --->   Operation 144 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 4.84>
ST_13 : Operation 145 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Ase = load i5 %state_addr_21" [fips202.c:122]   --->   Operation 145 'load' 'Ase' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 146 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Asi = load i5 %state_addr_22" [fips202.c:123]   --->   Operation 146 'load' 'Asi' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%state_addr_23 = getelementptr i64 %state, i64 0, i64 23" [fips202.c:124]   --->   Operation 147 'getelementptr' 'state_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [2/2] (3.25ns)   --->   "%Aso = load i5 %state_addr_23" [fips202.c:124]   --->   Operation 148 'load' 'Aso' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%state_addr_24 = getelementptr i64 %state, i64 0, i64 24" [fips202.c:125]   --->   Operation 149 'getelementptr' 'state_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [2/2] (3.25ns)   --->   "%Asu = load i5 %state_addr_24" [fips202.c:125]   --->   Operation 150 'load' 'Asu' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Ase, i64 %Ase_1" [fips202.c:91]   --->   Operation 151 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Asi, i64 %Asi_1" [fips202.c:91]   --->   Operation 152 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 14 <SV = 13> <Delay = 4.84>
ST_14 : Operation 153 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Aso = load i5 %state_addr_23" [fips202.c:124]   --->   Operation 153 'load' 'Aso' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 154 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Asu = load i5 %state_addr_24" [fips202.c:125]   --->   Operation 154 'load' 'Asu' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Asu, i64 %Asu_1" [fips202.c:91]   --->   Operation 155 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Aso, i64 %Aso_1" [fips202.c:91]   --->   Operation 156 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.inc" [fips202.c:127]   --->   Operation 157 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.03>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%round_1 = load i5 %round" [fips202.c:127]   --->   Operation 158 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (1.78ns)   --->   "%icmp_ln127 = icmp_ult  i5 %round_1, i5 24" [fips202.c:127]   --->   Operation 159 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.end, void %for.inc.split" [fips202.c:127]   --->   Operation 160 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %round_1" [fips202.c:127]   --->   Operation 161 'zext' 'zext_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstants_addr = getelementptr i64 %KeccakF_RoundConstants, i64 0, i64 %zext_ln127" [fips202.c:155]   --->   Operation 162 'getelementptr' 'KeccakF_RoundConstants_addr' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_15 : Operation 163 [2/2] (3.25ns)   --->   "%KeccakF_RoundConstants_load = load i5 %KeccakF_RoundConstants_addr" [fips202.c:155]   --->   Operation 163 'load' 'KeccakF_RoundConstants_load' <Predicate = (icmp_ln127)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %round_1, i32 1, i32 4" [fips202.c:250]   --->   Operation 164 'partselect' 'tmp_s' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (1.78ns)   --->   "%add_ln127 = add i5 %round_1, i5 2" [fips202.c:127]   --->   Operation 165 'add' 'add_ln127' <Predicate = (icmp_ln127)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln85 = store i5 %add_ln127, i5 %round" [fips202.c:85]   --->   Operation 166 'store' 'store_ln85' <Predicate = (icmp_ln127)> <Delay = 1.58>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%Abe_1_load_1 = load i64 %Abe_1" [fips202.c:323]   --->   Operation 167 'load' 'Abe_1_load_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%Aba_1_load_1 = load i64 %Aba_1" [fips202.c:322]   --->   Operation 168 'load' 'Aba_1_load_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln322 = store i64 %Aba_1_load_1, i5 %state_addr" [fips202.c:322]   --->   Operation 169 'store' 'store_ln322' <Predicate = (!icmp_ln127)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 170 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln323 = store i64 %Abe_1_load_1, i5 %state_addr_1" [fips202.c:323]   --->   Operation 170 'store' 'store_ln323' <Predicate = (!icmp_ln127)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 16 <SV = 15> <Delay = 4.24>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%Aso_1_load = load i64 %Aso_1" [fips202.c:201]   --->   Operation 171 'load' 'Aso_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%Asi_1_load = load i64 %Asi_1" [fips202.c:169]   --->   Operation 172 'load' 'Asi_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%Ase_1_load = load i64 %Ase_1" [fips202.c:217]   --->   Operation 173 'load' 'Ase_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%Asa_1_load = load i64 %Asa_1" [fips202.c:185]   --->   Operation 174 'load' 'Asa_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%Amu_1_load = load i64 %Amu_1" [fips202.c:183]   --->   Operation 175 'load' 'Amu_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%Amo_1_load = load i64 %Amo_1" [fips202.c:150]   --->   Operation 176 'load' 'Amo_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%Ami_1_load = load i64 %Ami_1" [fips202.c:199]   --->   Operation 177 'load' 'Ami_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%Ame_1_load = load i64 %Ame_1" [fips202.c:167]   --->   Operation 178 'load' 'Ame_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%Ama_1_load = load i64 %Ama_1" [fips202.c:215]   --->   Operation 179 'load' 'Ama_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%Aku_1_load = load i64 %Aku_1" [fips202.c:213]   --->   Operation 180 'load' 'Aku_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%Ako_1_load = load i64 %Ako_1" [fips202.c:181]   --->   Operation 181 'load' 'Ako_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%Aki_1_load = load i64 %Aki_1" [fips202.c:148]   --->   Operation 182 'load' 'Aki_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%Ake_1_load = load i64 %Ake_1" [fips202.c:197]   --->   Operation 183 'load' 'Ake_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%Aka_1_load = load i64 %Aka_1" [fips202.c:165]   --->   Operation 184 'load' 'Aka_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%Agu_1_load = load i64 %Agu_1" [fips202.c:163]   --->   Operation 185 'load' 'Agu_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%Ago_1_load = load i64 %Ago_1" [fips202.c:211]   --->   Operation 186 'load' 'Ago_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%Agi_1_load = load i64 %Agi_1" [fips202.c:179]   --->   Operation 187 'load' 'Agi_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%Age_1_load = load i64 %Age_1" [fips202.c:146]   --->   Operation 188 'load' 'Age_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%Aga_1_load = load i64 %Aga_1" [fips202.c:195]   --->   Operation 189 'load' 'Aga_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%Abu_1_load = load i64 %Abu_1" [fips202.c:193]   --->   Operation 190 'load' 'Abu_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%Abo_1_load = load i64 %Abo_1" [fips202.c:161]   --->   Operation 191 'load' 'Abo_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%Abi_1_load = load i64 %Abi_1" [fips202.c:209]   --->   Operation 192 'load' 'Abi_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%Abe_1_load = load i64 %Abe_1" [fips202.c:177]   --->   Operation 193 'load' 'Abe_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%Aba_1_load = load i64 %Aba_1" [fips202.c:144]   --->   Operation 194 'load' 'Aba_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%Asu_1_load = load i64 %Asu_1" [fips202.c:152]   --->   Operation 195 'load' 'Asu_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln131 = xor i64 %Aka_1_load, i64 %Ama_1_load" [fips202.c:131]   --->   Operation 196 'xor' 'xor_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln131_1 = xor i64 %Aga_1_load, i64 %Asa_1_load" [fips202.c:131]   --->   Operation 197 'xor' 'xor_ln131_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln131_2 = xor i64 %xor_ln131_1, i64 %Aba_1_load" [fips202.c:131]   --->   Operation 198 'xor' 'xor_ln131_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCa = xor i64 %xor_ln131_2, i64 %xor_ln131" [fips202.c:131]   --->   Operation 199 'xor' 'BCa' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln132 = xor i64 %Ake_1_load, i64 %Ame_1_load" [fips202.c:132]   --->   Operation 200 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln132_1 = xor i64 %Age_1_load, i64 %Ase_1_load" [fips202.c:132]   --->   Operation 201 'xor' 'xor_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln132_2 = xor i64 %xor_ln132_1, i64 %Abe_1_load" [fips202.c:132]   --->   Operation 202 'xor' 'xor_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCe = xor i64 %xor_ln132_2, i64 %xor_ln132" [fips202.c:132]   --->   Operation 203 'xor' 'BCe' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln133 = xor i64 %Aki_1_load, i64 %Ami_1_load" [fips202.c:133]   --->   Operation 204 'xor' 'xor_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln133_1 = xor i64 %Agi_1_load, i64 %Asi_1_load" [fips202.c:133]   --->   Operation 205 'xor' 'xor_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln133_2 = xor i64 %xor_ln133_1, i64 %Abi_1_load" [fips202.c:133]   --->   Operation 206 'xor' 'xor_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCi = xor i64 %xor_ln133_2, i64 %xor_ln133" [fips202.c:133]   --->   Operation 207 'xor' 'BCi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln134 = xor i64 %Ako_1_load, i64 %Amo_1_load" [fips202.c:134]   --->   Operation 208 'xor' 'xor_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln134_1 = xor i64 %Ago_1_load, i64 %Aso_1_load" [fips202.c:134]   --->   Operation 209 'xor' 'xor_ln134_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln134_2 = xor i64 %xor_ln134_1, i64 %Abo_1_load" [fips202.c:134]   --->   Operation 210 'xor' 'xor_ln134_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCo = xor i64 %xor_ln134_2, i64 %xor_ln134" [fips202.c:134]   --->   Operation 211 'xor' 'BCo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln135 = xor i64 %Agu_1_load, i64 %Aku_1_load" [fips202.c:135]   --->   Operation 212 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln135_1 = xor i64 %Abu_1_load, i64 %Amu_1_load" [fips202.c:135]   --->   Operation 213 'xor' 'xor_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln135_2 = xor i64 %xor_ln135_1, i64 %Asu_1_load" [fips202.c:135]   --->   Operation 214 'xor' 'xor_ln135_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCu = xor i64 %xor_ln135_2, i64 %xor_ln135" [fips202.c:135]   --->   Operation 215 'xor' 'BCu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i64 %BCe" [fips202.c:138]   --->   Operation 216 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCe, i32 63" [fips202.c:138]   --->   Operation 217 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln138, i1 %tmp" [fips202.c:138]   --->   Operation 218 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.99ns)   --->   "%Da = xor i64 %or_ln, i64 %BCu" [fips202.c:138]   --->   Operation 219 'xor' 'Da' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i64 %BCi" [fips202.c:139]   --->   Operation 220 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCi, i32 63" [fips202.c:139]   --->   Operation 221 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln139, i1 %tmp_3" [fips202.c:139]   --->   Operation 222 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.99ns)   --->   "%De = xor i64 %or_ln1, i64 %BCa" [fips202.c:139]   --->   Operation 223 'xor' 'De' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i64 %BCo" [fips202.c:140]   --->   Operation 224 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCo, i32 63" [fips202.c:140]   --->   Operation 225 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln140, i1 %tmp_4" [fips202.c:140]   --->   Operation 226 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.99ns)   --->   "%Di = xor i64 %or_ln2, i64 %BCe" [fips202.c:140]   --->   Operation 227 'xor' 'Di' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i64 %BCu" [fips202.c:141]   --->   Operation 228 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCu, i32 63" [fips202.c:141]   --->   Operation 229 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln141, i1 %tmp_5" [fips202.c:141]   --->   Operation 230 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.99ns)   --->   "%Do = xor i64 %BCi, i64 %or_ln3" [fips202.c:141]   --->   Operation 231 'xor' 'Do' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i64 %BCa" [fips202.c:142]   --->   Operation 232 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCa, i32 63" [fips202.c:142]   --->   Operation 233 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln142, i1 %tmp_6" [fips202.c:142]   --->   Operation 234 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.99ns)   --->   "%Du = xor i64 %BCo, i64 %or_ln4" [fips202.c:142]   --->   Operation 235 'xor' 'Du' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.99ns)   --->   "%Aba_4 = xor i64 %Da, i64 %Aba_1_load" [fips202.c:144]   --->   Operation 236 'xor' 'Aba_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.99ns)   --->   "%Age_2 = xor i64 %De, i64 %Age_1_load" [fips202.c:146]   --->   Operation 237 'xor' 'Age_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i64 %Age_2" [fips202.c:147]   --->   Operation 238 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %Age_2, i32 20, i32 63" [fips202.c:147]   --->   Operation 239 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%BCe_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln147, i44 %lshr_ln6" [fips202.c:147]   --->   Operation 240 'bitconcatenate' 'BCe_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.99ns)   --->   "%Aki_2 = xor i64 %Di, i64 %Aki_1_load" [fips202.c:148]   --->   Operation 241 'xor' 'Aki_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i64 %Aki_2" [fips202.c:149]   --->   Operation 242 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %Aki_2, i32 21, i32 63" [fips202.c:149]   --->   Operation 243 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%BCi_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln149, i43 %lshr_ln7" [fips202.c:149]   --->   Operation 244 'bitconcatenate' 'BCi_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.99ns)   --->   "%Amo_2 = xor i64 %Do, i64 %Amo_1_load" [fips202.c:150]   --->   Operation 245 'xor' 'Amo_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i64 %Amo_2" [fips202.c:151]   --->   Operation 246 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %Amo_2, i32 43, i32 63" [fips202.c:151]   --->   Operation 247 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%BCo_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln151, i21 %lshr_ln8" [fips202.c:151]   --->   Operation 248 'bitconcatenate' 'BCo_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.99ns)   --->   "%Asu_2 = xor i64 %Du, i64 %Asu_1_load" [fips202.c:152]   --->   Operation 249 'xor' 'Asu_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i64 %Asu_2" [fips202.c:153]   --->   Operation 250 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %Asu_2, i32 50, i32 63" [fips202.c:153]   --->   Operation 251 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%BCu_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln153, i14 %lshr_ln9" [fips202.c:153]   --->   Operation 252 'bitconcatenate' 'BCu_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/2] ( I:3.25ns O:3.25ns )   --->   "%KeccakF_RoundConstants_load = load i5 %KeccakF_RoundConstants_addr" [fips202.c:155]   --->   Operation 253 'load' 'KeccakF_RoundConstants_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_16 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%xor_ln155 = xor i64 %BCe_1, i64 18446744073709551615" [fips202.c:155]   --->   Operation 254 'xor' 'xor_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%and_ln155 = and i64 %BCi_1, i64 %xor_ln155" [fips202.c:155]   --->   Operation 255 'and' 'and_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%xor_ln155_1 = xor i64 %and_ln155, i64 %Aba_4" [fips202.c:155]   --->   Operation 256 'xor' 'xor_ln155_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 257 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eba = xor i64 %xor_ln155_1, i64 %KeccakF_RoundConstants_load" [fips202.c:155]   --->   Operation 257 'xor' 'Eba' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%xor_ln156 = xor i64 %BCi_1, i64 18446744073709551615" [fips202.c:156]   --->   Operation 258 'xor' 'xor_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%and_ln156 = and i64 %BCo_1, i64 %xor_ln156" [fips202.c:156]   --->   Operation 259 'and' 'and_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebe = xor i64 %and_ln156, i64 %BCe_1" [fips202.c:156]   --->   Operation 260 'xor' 'Ebe' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%xor_ln157 = xor i64 %BCo_1, i64 18446744073709551615" [fips202.c:157]   --->   Operation 261 'xor' 'xor_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%and_ln157 = and i64 %BCu_1, i64 %xor_ln157" [fips202.c:157]   --->   Operation 262 'and' 'and_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebi = xor i64 %BCi_1, i64 %and_ln157" [fips202.c:157]   --->   Operation 263 'xor' 'Ebi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%xor_ln158 = xor i64 %BCu_1, i64 18446744073709551615" [fips202.c:158]   --->   Operation 264 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%and_ln158 = and i64 %Aba_4, i64 %xor_ln158" [fips202.c:158]   --->   Operation 265 'and' 'and_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebo = xor i64 %and_ln158, i64 %BCo_1" [fips202.c:158]   --->   Operation 266 'xor' 'Ebo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%xor_ln159 = xor i64 %Aba_4, i64 18446744073709551615" [fips202.c:159]   --->   Operation 267 'xor' 'xor_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%and_ln159 = and i64 %BCe_1, i64 %xor_ln159" [fips202.c:159]   --->   Operation 268 'and' 'and_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebu = xor i64 %and_ln159, i64 %BCu_1" [fips202.c:159]   --->   Operation 269 'xor' 'Ebu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (0.99ns)   --->   "%Abo_2 = xor i64 %Do, i64 %Abo_1_load" [fips202.c:161]   --->   Operation 270 'xor' 'Abo_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i64 %Abo_2" [fips202.c:162]   --->   Operation 271 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %Abo_2, i32 36, i32 63" [fips202.c:162]   --->   Operation 272 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.99ns)   --->   "%Agu_2 = xor i64 %Du, i64 %Agu_1_load" [fips202.c:163]   --->   Operation 273 'xor' 'Agu_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i64 %Agu_2" [fips202.c:164]   --->   Operation 274 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %Agu_2, i32 44, i32 63" [fips202.c:164]   --->   Operation 275 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.99ns)   --->   "%Aka_2 = xor i64 %Da, i64 %Aka_1_load" [fips202.c:165]   --->   Operation 276 'xor' 'Aka_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i64 %Aka_2" [fips202.c:166]   --->   Operation 277 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %Aka_2, i32 61, i32 63" [fips202.c:166]   --->   Operation 278 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.99ns)   --->   "%Ame_2 = xor i64 %De, i64 %Ame_1_load" [fips202.c:167]   --->   Operation 279 'xor' 'Ame_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i64 %Ame_2" [fips202.c:168]   --->   Operation 280 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %Ame_2, i32 19, i32 63" [fips202.c:168]   --->   Operation 281 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.99ns)   --->   "%Asi_2 = xor i64 %Di, i64 %Asi_1_load" [fips202.c:169]   --->   Operation 282 'xor' 'Asi_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i64 %Asi_2" [fips202.c:170]   --->   Operation 283 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %Asi_2, i32 3, i32 63" [fips202.c:170]   --->   Operation 284 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.99ns)   --->   "%Abe_2 = xor i64 %De, i64 %Abe_1_load" [fips202.c:177]   --->   Operation 285 'xor' 'Abe_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i64 %Abe_2" [fips202.c:178]   --->   Operation 286 'trunc' 'trunc_ln178' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %Abe_2, i32 63" [fips202.c:178]   --->   Operation 287 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.99ns)   --->   "%Agi_2 = xor i64 %Di, i64 %Agi_1_load" [fips202.c:179]   --->   Operation 288 'xor' 'Agi_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i64 %Agi_2" [fips202.c:180]   --->   Operation 289 'trunc' 'trunc_ln180' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %Agi_2, i32 58, i32 63" [fips202.c:180]   --->   Operation 290 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.99ns)   --->   "%Ako_2 = xor i64 %Do, i64 %Ako_1_load" [fips202.c:181]   --->   Operation 291 'xor' 'Ako_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i64 %Ako_2" [fips202.c:182]   --->   Operation 292 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%lshr_ln10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %Ako_2, i32 39, i32 63" [fips202.c:182]   --->   Operation 293 'partselect' 'lshr_ln10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.99ns)   --->   "%Amu_2 = xor i64 %Du, i64 %Amu_1_load" [fips202.c:183]   --->   Operation 294 'xor' 'Amu_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %Amu_2" [fips202.c:184]   --->   Operation 295 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%lshr_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %Amu_2, i32 56, i32 63" [fips202.c:184]   --->   Operation 296 'partselect' 'lshr_ln11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.99ns)   --->   "%Asa_2 = xor i64 %Da, i64 %Asa_1_load" [fips202.c:185]   --->   Operation 297 'xor' 'Asa_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %Asa_2" [fips202.c:186]   --->   Operation 298 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%lshr_ln12 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %Asa_2, i32 46, i32 63" [fips202.c:186]   --->   Operation 299 'partselect' 'lshr_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.99ns)   --->   "%Abu_2 = xor i64 %Du, i64 %Abu_1_load" [fips202.c:193]   --->   Operation 300 'xor' 'Abu_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %Abu_2" [fips202.c:194]   --->   Operation 301 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%lshr_ln13 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %Abu_2, i32 37, i32 63" [fips202.c:194]   --->   Operation 302 'partselect' 'lshr_ln13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.99ns)   --->   "%Aga_2 = xor i64 %Da, i64 %Aga_1_load" [fips202.c:195]   --->   Operation 303 'xor' 'Aga_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %Aga_2" [fips202.c:196]   --->   Operation 304 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%lshr_ln14 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %Aga_2, i32 28, i32 63" [fips202.c:196]   --->   Operation 305 'partselect' 'lshr_ln14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (0.99ns)   --->   "%Ake_2 = xor i64 %De, i64 %Ake_1_load" [fips202.c:197]   --->   Operation 306 'xor' 'Ake_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i64 %Ake_2" [fips202.c:198]   --->   Operation 307 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%lshr_ln15 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %Ake_2, i32 54, i32 63" [fips202.c:198]   --->   Operation 308 'partselect' 'lshr_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.99ns)   --->   "%Ami_2 = xor i64 %Di, i64 %Ami_1_load" [fips202.c:199]   --->   Operation 309 'xor' 'Ami_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %Ami_2" [fips202.c:200]   --->   Operation 310 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%lshr_ln16 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %Ami_2, i32 49, i32 63" [fips202.c:200]   --->   Operation 311 'partselect' 'lshr_ln16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.99ns)   --->   "%Aso_2 = xor i64 %Do, i64 %Aso_1_load" [fips202.c:201]   --->   Operation 312 'xor' 'Aso_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i64 %Aso_2" [fips202.c:202]   --->   Operation 313 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln17 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %Aso_2, i32 8, i32 63" [fips202.c:202]   --->   Operation 314 'partselect' 'lshr_ln17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.99ns)   --->   "%Abi_2 = xor i64 %Di, i64 %Abi_1_load" [fips202.c:209]   --->   Operation 315 'xor' 'Abi_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i64 %Abi_2" [fips202.c:210]   --->   Operation 316 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%lshr_ln18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Abi_2, i32 2, i32 63" [fips202.c:210]   --->   Operation 317 'partselect' 'lshr_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (0.99ns)   --->   "%Ago_2 = xor i64 %Do, i64 %Ago_1_load" [fips202.c:211]   --->   Operation 318 'xor' 'Ago_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i64 %Ago_2" [fips202.c:212]   --->   Operation 319 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%lshr_ln19 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %Ago_2, i32 9, i32 63" [fips202.c:212]   --->   Operation 320 'partselect' 'lshr_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.99ns)   --->   "%Aku_2 = xor i64 %Du, i64 %Aku_1_load" [fips202.c:213]   --->   Operation 321 'xor' 'Aku_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i64 %Aku_2" [fips202.c:214]   --->   Operation 322 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%lshr_ln20 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %Aku_2, i32 25, i32 63" [fips202.c:214]   --->   Operation 323 'partselect' 'lshr_ln20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.99ns)   --->   "%Ama_2 = xor i64 %Da, i64 %Ama_1_load" [fips202.c:215]   --->   Operation 324 'xor' 'Ama_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i64 %Ama_2" [fips202.c:216]   --->   Operation 325 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%lshr_ln21 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %Ama_2, i32 23, i32 63" [fips202.c:216]   --->   Operation 326 'partselect' 'lshr_ln21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.99ns)   --->   "%Ase_2 = xor i64 %De, i64 %Ase_1_load" [fips202.c:217]   --->   Operation 327 'xor' 'Ase_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i64 %Ase_2" [fips202.c:218]   --->   Operation 328 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%lshr_ln22 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %Ase_2, i32 62, i32 63" [fips202.c:218]   --->   Operation 329 'partselect' 'lshr_ln22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_s, i1 1" [fips202.c:250]   --->   Operation 330 'bitconcatenate' 'or_ln10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %or_ln10" [fips202.c:250]   --->   Operation 331 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstants_addr_1 = getelementptr i64 %KeccakF_RoundConstants, i64 0, i64 %zext_ln250" [fips202.c:250]   --->   Operation 332 'getelementptr' 'KeccakF_RoundConstants_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [2/2] (3.25ns)   --->   "%KeccakF_RoundConstants_load_1 = load i5 %KeccakF_RoundConstants_addr_1" [fips202.c:250]   --->   Operation 333 'load' 'KeccakF_RoundConstants_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>

State 17 <SV = 16> <Delay = 6.53>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:128]   --->   Operation 334 'specpipeline' 'specpipeline_ln128' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [fips202.c:91]   --->   Operation 335 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fips202.c:127]   --->   Operation 336 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%BCa_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln162, i28 %lshr_ln" [fips202.c:162]   --->   Operation 337 'bitconcatenate' 'BCa_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%BCe_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln164, i20 %lshr_ln1" [fips202.c:164]   --->   Operation 338 'bitconcatenate' 'BCe_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%BCi_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln166, i3 %lshr_ln2" [fips202.c:166]   --->   Operation 339 'bitconcatenate' 'BCi_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%BCo_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln168, i45 %lshr_ln3" [fips202.c:168]   --->   Operation 340 'bitconcatenate' 'BCo_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (0.00ns)   --->   "%BCu_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln170, i61 %lshr_ln4" [fips202.c:170]   --->   Operation 341 'bitconcatenate' 'BCu_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%xor_ln171 = xor i64 %BCe_2, i64 18446744073709551615" [fips202.c:171]   --->   Operation 342 'xor' 'xor_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%and_ln171 = and i64 %BCi_2, i64 %xor_ln171" [fips202.c:171]   --->   Operation 343 'and' 'and_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 344 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ega = xor i64 %and_ln171, i64 %BCa_2" [fips202.c:171]   --->   Operation 344 'xor' 'Ega' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%xor_ln172 = xor i64 %BCi_2, i64 18446744073709551615" [fips202.c:172]   --->   Operation 345 'xor' 'xor_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%and_ln172 = and i64 %BCo_2, i64 %xor_ln172" [fips202.c:172]   --->   Operation 346 'and' 'and_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ege = xor i64 %and_ln172, i64 %BCe_2" [fips202.c:172]   --->   Operation 347 'xor' 'Ege' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%xor_ln173 = xor i64 %BCo_2, i64 18446744073709551615" [fips202.c:173]   --->   Operation 348 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%and_ln173 = and i64 %BCu_2, i64 %xor_ln173" [fips202.c:173]   --->   Operation 349 'and' 'and_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 350 [1/1] (0.99ns) (out node of the LUT)   --->   "%Egi = xor i64 %and_ln173, i64 %BCi_2" [fips202.c:173]   --->   Operation 350 'xor' 'Egi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%xor_ln174 = xor i64 %BCu_2, i64 18446744073709551615" [fips202.c:174]   --->   Operation 351 'xor' 'xor_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%and_ln174 = and i64 %BCa_2, i64 %xor_ln174" [fips202.c:174]   --->   Operation 352 'and' 'and_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ego = xor i64 %and_ln174, i64 %BCo_2" [fips202.c:174]   --->   Operation 353 'xor' 'Ego' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%xor_ln175 = xor i64 %BCa_2, i64 18446744073709551615" [fips202.c:175]   --->   Operation 354 'xor' 'xor_ln175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%and_ln175 = and i64 %BCe_2, i64 %xor_ln175" [fips202.c:175]   --->   Operation 355 'and' 'and_ln175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 356 [1/1] (0.99ns) (out node of the LUT)   --->   "%Egu = xor i64 %BCu_2, i64 %and_ln175" [fips202.c:175]   --->   Operation 356 'xor' 'Egu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 357 [1/1] (0.00ns)   --->   "%BCa_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln178, i1 %tmp_7" [fips202.c:178]   --->   Operation 357 'bitconcatenate' 'BCa_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%BCe_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln180, i6 %lshr_ln5" [fips202.c:180]   --->   Operation 358 'bitconcatenate' 'BCe_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "%BCi_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln182, i25 %lshr_ln10" [fips202.c:182]   --->   Operation 359 'bitconcatenate' 'BCi_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "%BCo_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln184, i8 %lshr_ln11" [fips202.c:184]   --->   Operation 360 'bitconcatenate' 'BCo_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%BCu_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln186, i18 %lshr_ln12" [fips202.c:186]   --->   Operation 361 'bitconcatenate' 'BCu_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%xor_ln187 = xor i64 %BCe_3, i64 18446744073709551615" [fips202.c:187]   --->   Operation 362 'xor' 'xor_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%and_ln187 = and i64 %BCi_3, i64 %xor_ln187" [fips202.c:187]   --->   Operation 363 'and' 'and_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 364 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eka = xor i64 %and_ln187, i64 %BCa_3" [fips202.c:187]   --->   Operation 364 'xor' 'Eka' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%xor_ln188 = xor i64 %BCi_3, i64 18446744073709551615" [fips202.c:188]   --->   Operation 365 'xor' 'xor_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%and_ln188 = and i64 %BCo_3, i64 %xor_ln188" [fips202.c:188]   --->   Operation 366 'and' 'and_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 367 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eke = xor i64 %BCe_3, i64 %and_ln188" [fips202.c:188]   --->   Operation 367 'xor' 'Eke' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%xor_ln189 = xor i64 %BCo_3, i64 18446744073709551615" [fips202.c:189]   --->   Operation 368 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%and_ln189 = and i64 %BCu_3, i64 %xor_ln189" [fips202.c:189]   --->   Operation 369 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 370 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eki = xor i64 %and_ln189, i64 %BCi_3" [fips202.c:189]   --->   Operation 370 'xor' 'Eki' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%xor_ln190 = xor i64 %BCu_3, i64 18446744073709551615" [fips202.c:190]   --->   Operation 371 'xor' 'xor_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%and_ln190 = and i64 %BCa_3, i64 %xor_ln190" [fips202.c:190]   --->   Operation 372 'and' 'and_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 373 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eko = xor i64 %and_ln190, i64 %BCo_3" [fips202.c:190]   --->   Operation 373 'xor' 'Eko' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%xor_ln191 = xor i64 %BCa_3, i64 18446744073709551615" [fips202.c:191]   --->   Operation 374 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%and_ln191 = and i64 %BCe_3, i64 %xor_ln191" [fips202.c:191]   --->   Operation 375 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 376 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eku = xor i64 %and_ln191, i64 %BCu_3" [fips202.c:191]   --->   Operation 376 'xor' 'Eku' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "%BCa_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln194, i27 %lshr_ln13" [fips202.c:194]   --->   Operation 377 'bitconcatenate' 'BCa_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 378 [1/1] (0.00ns)   --->   "%BCe_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln196, i36 %lshr_ln14" [fips202.c:196]   --->   Operation 378 'bitconcatenate' 'BCe_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 379 [1/1] (0.00ns)   --->   "%BCi_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln198, i10 %lshr_ln15" [fips202.c:198]   --->   Operation 379 'bitconcatenate' 'BCi_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%BCo_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln200, i15 %lshr_ln16" [fips202.c:200]   --->   Operation 380 'bitconcatenate' 'BCo_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (0.00ns)   --->   "%BCu_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln202, i56 %lshr_ln17" [fips202.c:202]   --->   Operation 381 'bitconcatenate' 'BCu_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%xor_ln203 = xor i64 %BCe_4, i64 18446744073709551615" [fips202.c:203]   --->   Operation 382 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%and_ln203 = and i64 %BCi_4, i64 %xor_ln203" [fips202.c:203]   --->   Operation 383 'and' 'and_ln203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 384 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ema = xor i64 %and_ln203, i64 %BCa_4" [fips202.c:203]   --->   Operation 384 'xor' 'Ema' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%xor_ln204 = xor i64 %BCi_4, i64 18446744073709551615" [fips202.c:204]   --->   Operation 385 'xor' 'xor_ln204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%and_ln204 = and i64 %BCo_4, i64 %xor_ln204" [fips202.c:204]   --->   Operation 386 'and' 'and_ln204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 387 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eme = xor i64 %and_ln204, i64 %BCe_4" [fips202.c:204]   --->   Operation 387 'xor' 'Eme' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%xor_ln205 = xor i64 %BCo_4, i64 18446744073709551615" [fips202.c:205]   --->   Operation 388 'xor' 'xor_ln205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%and_ln205 = and i64 %BCu_4, i64 %xor_ln205" [fips202.c:205]   --->   Operation 389 'and' 'and_ln205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emi = xor i64 %and_ln205, i64 %BCi_4" [fips202.c:205]   --->   Operation 390 'xor' 'Emi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%xor_ln206 = xor i64 %BCu_4, i64 18446744073709551615" [fips202.c:206]   --->   Operation 391 'xor' 'xor_ln206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%and_ln206 = and i64 %BCa_4, i64 %xor_ln206" [fips202.c:206]   --->   Operation 392 'and' 'and_ln206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 393 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emo = xor i64 %BCo_4, i64 %and_ln206" [fips202.c:206]   --->   Operation 393 'xor' 'Emo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%xor_ln207 = xor i64 %BCa_4, i64 18446744073709551615" [fips202.c:207]   --->   Operation 394 'xor' 'xor_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%and_ln207 = and i64 %BCe_4, i64 %xor_ln207" [fips202.c:207]   --->   Operation 395 'and' 'and_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 396 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emu = xor i64 %and_ln207, i64 %BCu_4" [fips202.c:207]   --->   Operation 396 'xor' 'Emu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "%BCa_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln210, i62 %lshr_ln18" [fips202.c:210]   --->   Operation 397 'bitconcatenate' 'BCa_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "%BCe_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln212, i55 %lshr_ln19" [fips202.c:212]   --->   Operation 398 'bitconcatenate' 'BCe_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%BCi_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln214, i39 %lshr_ln20" [fips202.c:214]   --->   Operation 399 'bitconcatenate' 'BCi_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%BCo_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln216, i41 %lshr_ln21" [fips202.c:216]   --->   Operation 400 'bitconcatenate' 'BCo_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%BCu_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln218, i2 %lshr_ln22" [fips202.c:218]   --->   Operation 401 'bitconcatenate' 'BCu_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%xor_ln219 = xor i64 %BCe_5, i64 18446744073709551615" [fips202.c:219]   --->   Operation 402 'xor' 'xor_ln219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%and_ln219 = and i64 %BCi_5, i64 %xor_ln219" [fips202.c:219]   --->   Operation 403 'and' 'and_ln219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 404 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esa = xor i64 %BCa_5, i64 %and_ln219" [fips202.c:219]   --->   Operation 404 'xor' 'Esa' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%xor_ln220 = xor i64 %BCi_5, i64 18446744073709551615" [fips202.c:220]   --->   Operation 405 'xor' 'xor_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%and_ln220 = and i64 %BCo_5, i64 %xor_ln220" [fips202.c:220]   --->   Operation 406 'and' 'and_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ese = xor i64 %and_ln220, i64 %BCe_5" [fips202.c:220]   --->   Operation 407 'xor' 'Ese' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%xor_ln221 = xor i64 %BCo_5, i64 18446744073709551615" [fips202.c:221]   --->   Operation 408 'xor' 'xor_ln221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%and_ln221 = and i64 %BCu_5, i64 %xor_ln221" [fips202.c:221]   --->   Operation 409 'and' 'and_ln221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esi = xor i64 %and_ln221, i64 %BCi_5" [fips202.c:221]   --->   Operation 410 'xor' 'Esi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%xor_ln222 = xor i64 %BCu_5, i64 18446744073709551615" [fips202.c:222]   --->   Operation 411 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%and_ln222 = and i64 %BCa_5, i64 %xor_ln222" [fips202.c:222]   --->   Operation 412 'and' 'and_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 413 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eso = xor i64 %and_ln222, i64 %BCo_5" [fips202.c:222]   --->   Operation 413 'xor' 'Eso' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%xor_ln223 = xor i64 %BCa_5, i64 18446744073709551615" [fips202.c:223]   --->   Operation 414 'xor' 'xor_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%and_ln223 = and i64 %BCe_5, i64 %xor_ln223" [fips202.c:223]   --->   Operation 415 'and' 'and_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 416 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esu = xor i64 %and_ln223, i64 %BCu_5" [fips202.c:223]   --->   Operation 416 'xor' 'Esu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln226 = xor i64 %Esa, i64 %Eka" [fips202.c:226]   --->   Operation 417 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln226_1 = xor i64 %Ema, i64 %Eba" [fips202.c:226]   --->   Operation 418 'xor' 'xor_ln226_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln226_2 = xor i64 %xor_ln226_1, i64 %Ega" [fips202.c:226]   --->   Operation 419 'xor' 'xor_ln226_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 420 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCa_6 = xor i64 %xor_ln226_2, i64 %xor_ln226" [fips202.c:226]   --->   Operation 420 'xor' 'BCa_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln227 = xor i64 %Eke, i64 %Eme" [fips202.c:227]   --->   Operation 421 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln227_1 = xor i64 %Ege, i64 %Ebe" [fips202.c:227]   --->   Operation 422 'xor' 'xor_ln227_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln227_2 = xor i64 %xor_ln227_1, i64 %Ese" [fips202.c:227]   --->   Operation 423 'xor' 'xor_ln227_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 424 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCe_6 = xor i64 %xor_ln227_2, i64 %xor_ln227" [fips202.c:227]   --->   Operation 424 'xor' 'BCe_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln228 = xor i64 %Ebi, i64 %Egi" [fips202.c:228]   --->   Operation 425 'xor' 'xor_ln228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln228_1 = xor i64 %Esi, i64 %Emi" [fips202.c:228]   --->   Operation 426 'xor' 'xor_ln228_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln228_2 = xor i64 %xor_ln228_1, i64 %Eki" [fips202.c:228]   --->   Operation 427 'xor' 'xor_ln228_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 428 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCi_6 = xor i64 %xor_ln228_2, i64 %xor_ln228" [fips202.c:228]   --->   Operation 428 'xor' 'BCi_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln229 = xor i64 %Eko, i64 %Ego" [fips202.c:229]   --->   Operation 429 'xor' 'xor_ln229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln229_1 = xor i64 %Emo, i64 %Eso" [fips202.c:229]   --->   Operation 430 'xor' 'xor_ln229_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln229_2 = xor i64 %xor_ln229_1, i64 %Ebo" [fips202.c:229]   --->   Operation 431 'xor' 'xor_ln229_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCo_6 = xor i64 %xor_ln229_2, i64 %xor_ln229" [fips202.c:229]   --->   Operation 432 'xor' 'BCo_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln230 = xor i64 %Ebu, i64 %Esu" [fips202.c:230]   --->   Operation 433 'xor' 'xor_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln230_1 = xor i64 %Egu, i64 %Eku" [fips202.c:230]   --->   Operation 434 'xor' 'xor_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln230_2 = xor i64 %xor_ln230_1, i64 %Emu" [fips202.c:230]   --->   Operation 435 'xor' 'xor_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 436 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCu_6 = xor i64 %xor_ln230_2, i64 %xor_ln230" [fips202.c:230]   --->   Operation 436 'xor' 'BCu_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i64 %BCe_6" [fips202.c:233]   --->   Operation 437 'trunc' 'trunc_ln233' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCe_6, i32 63" [fips202.c:233]   --->   Operation 438 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln233, i1 %tmp_8" [fips202.c:233]   --->   Operation 439 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 440 [1/1] (0.99ns)   --->   "%Da_1 = xor i64 %or_ln5, i64 %BCu_6" [fips202.c:233]   --->   Operation 440 'xor' 'Da_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln234 = trunc i64 %BCi_6" [fips202.c:234]   --->   Operation 441 'trunc' 'trunc_ln234' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCi_6, i32 63" [fips202.c:234]   --->   Operation 442 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 443 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln234, i1 %tmp_9" [fips202.c:234]   --->   Operation 443 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 444 [1/1] (0.99ns)   --->   "%De_1 = xor i64 %BCa_6, i64 %or_ln6" [fips202.c:234]   --->   Operation 444 'xor' 'De_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i64 %BCo_6" [fips202.c:235]   --->   Operation 445 'trunc' 'trunc_ln235' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCo_6, i32 63" [fips202.c:235]   --->   Operation 446 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 447 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln235, i1 %tmp_10" [fips202.c:235]   --->   Operation 447 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 448 [1/1] (0.99ns)   --->   "%Di_1 = xor i64 %or_ln7, i64 %BCe_6" [fips202.c:235]   --->   Operation 448 'xor' 'Di_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln236 = trunc i64 %BCu_6" [fips202.c:236]   --->   Operation 449 'trunc' 'trunc_ln236' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCu_6, i32 63" [fips202.c:236]   --->   Operation 450 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln236, i1 %tmp_11" [fips202.c:236]   --->   Operation 451 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 452 [1/1] (0.99ns)   --->   "%Do_1 = xor i64 %or_ln8, i64 %BCi_6" [fips202.c:236]   --->   Operation 452 'xor' 'Do_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i64 %BCa_6" [fips202.c:237]   --->   Operation 453 'trunc' 'trunc_ln237' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCa_6, i32 63" [fips202.c:237]   --->   Operation 454 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 455 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln237, i1 %tmp_12" [fips202.c:237]   --->   Operation 455 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 456 [1/1] (0.99ns)   --->   "%Du_1 = xor i64 %or_ln9, i64 %BCo_6" [fips202.c:237]   --->   Operation 456 'xor' 'Du_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 457 [1/1] (0.99ns)   --->   "%Eba_2 = xor i64 %Eba, i64 %Da_1" [fips202.c:239]   --->   Operation 457 'xor' 'Eba_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 458 [1/1] (0.99ns)   --->   "%Ege_1 = xor i64 %De_1, i64 %Ege" [fips202.c:241]   --->   Operation 458 'xor' 'Ege_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i64 %Ege_1" [fips202.c:242]   --->   Operation 459 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 460 [1/1] (0.00ns)   --->   "%lshr_ln23 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %Ege_1, i32 20, i32 63" [fips202.c:242]   --->   Operation 460 'partselect' 'lshr_ln23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 461 [1/1] (0.00ns)   --->   "%BCe_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln242, i44 %lshr_ln23" [fips202.c:242]   --->   Operation 461 'bitconcatenate' 'BCe_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 462 [1/1] (0.99ns)   --->   "%Eki_1 = xor i64 %Di_1, i64 %Eki" [fips202.c:243]   --->   Operation 462 'xor' 'Eki_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i64 %Eki_1" [fips202.c:244]   --->   Operation 463 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 464 [1/1] (0.00ns)   --->   "%lshr_ln24 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %Eki_1, i32 21, i32 63" [fips202.c:244]   --->   Operation 464 'partselect' 'lshr_ln24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 465 [1/1] (0.00ns)   --->   "%BCi_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln244, i43 %lshr_ln24" [fips202.c:244]   --->   Operation 465 'bitconcatenate' 'BCi_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 466 [1/1] (0.99ns)   --->   "%Emo_1 = xor i64 %Do_1, i64 %Emo" [fips202.c:245]   --->   Operation 466 'xor' 'Emo_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i64 %Emo_1" [fips202.c:246]   --->   Operation 467 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 468 [1/1] (0.00ns)   --->   "%lshr_ln25 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %Emo_1, i32 43, i32 63" [fips202.c:246]   --->   Operation 468 'partselect' 'lshr_ln25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 469 [1/1] (0.00ns)   --->   "%BCo_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln246, i21 %lshr_ln25" [fips202.c:246]   --->   Operation 469 'bitconcatenate' 'BCo_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 470 [1/1] (0.99ns)   --->   "%Esu_1 = xor i64 %Du_1, i64 %Esu" [fips202.c:247]   --->   Operation 470 'xor' 'Esu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i64 %Esu_1" [fips202.c:248]   --->   Operation 471 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 472 [1/1] (0.00ns)   --->   "%lshr_ln26 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %Esu_1, i32 50, i32 63" [fips202.c:248]   --->   Operation 472 'partselect' 'lshr_ln26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 473 [1/1] (0.00ns)   --->   "%BCu_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln248, i14 %lshr_ln26" [fips202.c:248]   --->   Operation 473 'bitconcatenate' 'BCu_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 474 [1/2] ( I:3.25ns O:3.25ns )   --->   "%KeccakF_RoundConstants_load_1 = load i5 %KeccakF_RoundConstants_addr_1" [fips202.c:250]   --->   Operation 474 'load' 'KeccakF_RoundConstants_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_17 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%xor_ln250 = xor i64 %BCe_7, i64 18446744073709551615" [fips202.c:250]   --->   Operation 475 'xor' 'xor_ln250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%and_ln250 = and i64 %BCi_7, i64 %xor_ln250" [fips202.c:250]   --->   Operation 476 'and' 'and_ln250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%xor_ln250_1 = xor i64 %Eba_2, i64 %and_ln250" [fips202.c:250]   --->   Operation 477 'xor' 'xor_ln250_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 478 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aba_3 = xor i64 %xor_ln250_1, i64 %KeccakF_RoundConstants_load_1" [fips202.c:250]   --->   Operation 478 'xor' 'Aba_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node Abe_3)   --->   "%xor_ln251 = xor i64 %BCi_7, i64 18446744073709551615" [fips202.c:251]   --->   Operation 479 'xor' 'xor_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node Abe_3)   --->   "%and_ln251 = and i64 %BCo_7, i64 %xor_ln251" [fips202.c:251]   --->   Operation 480 'and' 'and_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 481 [1/1] (0.99ns) (out node of the LUT)   --->   "%Abe_3 = xor i64 %BCe_7, i64 %and_ln251" [fips202.c:251]   --->   Operation 481 'xor' 'Abe_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node Abi_3)   --->   "%xor_ln252 = xor i64 %BCo_7, i64 18446744073709551615" [fips202.c:252]   --->   Operation 482 'xor' 'xor_ln252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node Abi_3)   --->   "%and_ln252 = and i64 %BCu_7, i64 %xor_ln252" [fips202.c:252]   --->   Operation 483 'and' 'and_ln252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 484 [1/1] (0.99ns) (out node of the LUT)   --->   "%Abi_3 = xor i64 %and_ln252, i64 %BCi_7" [fips202.c:252]   --->   Operation 484 'xor' 'Abi_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node Abo_3)   --->   "%xor_ln253 = xor i64 %BCu_7, i64 18446744073709551615" [fips202.c:253]   --->   Operation 485 'xor' 'xor_ln253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node Abo_3)   --->   "%and_ln253 = and i64 %Eba_2, i64 %xor_ln253" [fips202.c:253]   --->   Operation 486 'and' 'and_ln253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 487 [1/1] (0.99ns) (out node of the LUT)   --->   "%Abo_3 = xor i64 %and_ln253, i64 %BCo_7" [fips202.c:253]   --->   Operation 487 'xor' 'Abo_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node Abu_3)   --->   "%xor_ln254 = xor i64 %Eba_2, i64 18446744073709551615" [fips202.c:254]   --->   Operation 488 'xor' 'xor_ln254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node Abu_3)   --->   "%and_ln254 = and i64 %BCe_7, i64 %xor_ln254" [fips202.c:254]   --->   Operation 489 'and' 'and_ln254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 490 [1/1] (0.99ns) (out node of the LUT)   --->   "%Abu_3 = xor i64 %BCu_7, i64 %and_ln254" [fips202.c:254]   --->   Operation 490 'xor' 'Abu_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 491 [1/1] (0.99ns)   --->   "%Ebo_1 = xor i64 %Do_1, i64 %Ebo" [fips202.c:256]   --->   Operation 491 'xor' 'Ebo_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i64 %Ebo_1" [fips202.c:257]   --->   Operation 492 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 493 [1/1] (0.00ns)   --->   "%lshr_ln27 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %Ebo_1, i32 36, i32 63" [fips202.c:257]   --->   Operation 493 'partselect' 'lshr_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 494 [1/1] (0.00ns)   --->   "%BCa_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln257, i28 %lshr_ln27" [fips202.c:257]   --->   Operation 494 'bitconcatenate' 'BCa_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 495 [1/1] (0.99ns)   --->   "%Egu_1 = xor i64 %Du_1, i64 %Egu" [fips202.c:258]   --->   Operation 495 'xor' 'Egu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i64 %Egu_1" [fips202.c:259]   --->   Operation 496 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 497 [1/1] (0.00ns)   --->   "%lshr_ln28 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %Egu_1, i32 44, i32 63" [fips202.c:259]   --->   Operation 497 'partselect' 'lshr_ln28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 498 [1/1] (0.00ns)   --->   "%BCe_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln259, i20 %lshr_ln28" [fips202.c:259]   --->   Operation 498 'bitconcatenate' 'BCe_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 499 [1/1] (0.99ns)   --->   "%Eka_1 = xor i64 %Da_1, i64 %Eka" [fips202.c:260]   --->   Operation 499 'xor' 'Eka_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i64 %Eka_1" [fips202.c:261]   --->   Operation 500 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 501 [1/1] (0.00ns)   --->   "%lshr_ln29 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %Eka_1, i32 61, i32 63" [fips202.c:261]   --->   Operation 501 'partselect' 'lshr_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%BCi_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln261, i3 %lshr_ln29" [fips202.c:261]   --->   Operation 502 'bitconcatenate' 'BCi_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 503 [1/1] (0.99ns)   --->   "%Eme_1 = xor i64 %De_1, i64 %Eme" [fips202.c:262]   --->   Operation 503 'xor' 'Eme_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i64 %Eme_1" [fips202.c:263]   --->   Operation 504 'trunc' 'trunc_ln263' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 505 [1/1] (0.00ns)   --->   "%lshr_ln30 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %Eme_1, i32 19, i32 63" [fips202.c:263]   --->   Operation 505 'partselect' 'lshr_ln30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 506 [1/1] (0.00ns)   --->   "%BCo_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln263, i45 %lshr_ln30" [fips202.c:263]   --->   Operation 506 'bitconcatenate' 'BCo_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 507 [1/1] (0.99ns)   --->   "%Esi_1 = xor i64 %Di_1, i64 %Esi" [fips202.c:264]   --->   Operation 507 'xor' 'Esi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i64 %Esi_1" [fips202.c:265]   --->   Operation 508 'trunc' 'trunc_ln265' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 509 [1/1] (0.00ns)   --->   "%lshr_ln31 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %Esi_1, i32 3, i32 63" [fips202.c:265]   --->   Operation 509 'partselect' 'lshr_ln31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 510 [1/1] (0.00ns)   --->   "%BCu_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln265, i61 %lshr_ln31" [fips202.c:265]   --->   Operation 510 'bitconcatenate' 'BCu_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node Aga_3)   --->   "%xor_ln266 = xor i64 %BCe_8, i64 18446744073709551615" [fips202.c:266]   --->   Operation 511 'xor' 'xor_ln266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node Aga_3)   --->   "%and_ln266 = and i64 %BCi_8, i64 %xor_ln266" [fips202.c:266]   --->   Operation 512 'and' 'and_ln266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 513 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aga_3 = xor i64 %and_ln266, i64 %BCa_8" [fips202.c:266]   --->   Operation 513 'xor' 'Aga_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node Age_3)   --->   "%xor_ln267 = xor i64 %BCi_8, i64 18446744073709551615" [fips202.c:267]   --->   Operation 514 'xor' 'xor_ln267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node Age_3)   --->   "%and_ln267 = and i64 %BCo_8, i64 %xor_ln267" [fips202.c:267]   --->   Operation 515 'and' 'and_ln267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 516 [1/1] (0.99ns) (out node of the LUT)   --->   "%Age_3 = xor i64 %BCe_8, i64 %and_ln267" [fips202.c:267]   --->   Operation 516 'xor' 'Age_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node Agi_3)   --->   "%xor_ln268 = xor i64 %BCo_8, i64 18446744073709551615" [fips202.c:268]   --->   Operation 517 'xor' 'xor_ln268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node Agi_3)   --->   "%and_ln268 = and i64 %BCu_8, i64 %xor_ln268" [fips202.c:268]   --->   Operation 518 'and' 'and_ln268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 519 [1/1] (0.99ns) (out node of the LUT)   --->   "%Agi_3 = xor i64 %and_ln268, i64 %BCi_8" [fips202.c:268]   --->   Operation 519 'xor' 'Agi_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node Ago_3)   --->   "%xor_ln269 = xor i64 %BCu_8, i64 18446744073709551615" [fips202.c:269]   --->   Operation 520 'xor' 'xor_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node Ago_3)   --->   "%and_ln269 = and i64 %BCa_8, i64 %xor_ln269" [fips202.c:269]   --->   Operation 521 'and' 'and_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 522 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ago_3 = xor i64 %BCo_8, i64 %and_ln269" [fips202.c:269]   --->   Operation 522 'xor' 'Ago_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node Agu_3)   --->   "%xor_ln270 = xor i64 %BCa_8, i64 18446744073709551615" [fips202.c:270]   --->   Operation 523 'xor' 'xor_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node Agu_3)   --->   "%and_ln270 = and i64 %BCe_8, i64 %xor_ln270" [fips202.c:270]   --->   Operation 524 'and' 'and_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 525 [1/1] (0.99ns) (out node of the LUT)   --->   "%Agu_3 = xor i64 %and_ln270, i64 %BCu_8" [fips202.c:270]   --->   Operation 525 'xor' 'Agu_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 526 [1/1] (0.99ns)   --->   "%Ebe_1 = xor i64 %De_1, i64 %Ebe" [fips202.c:272]   --->   Operation 526 'xor' 'Ebe_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln273 = trunc i64 %Ebe_1" [fips202.c:273]   --->   Operation 527 'trunc' 'trunc_ln273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %Ebe_1, i32 63" [fips202.c:273]   --->   Operation 528 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 529 [1/1] (0.00ns)   --->   "%BCa_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln273, i1 %tmp_13" [fips202.c:273]   --->   Operation 529 'bitconcatenate' 'BCa_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 530 [1/1] (0.99ns)   --->   "%Egi_1 = xor i64 %Di_1, i64 %Egi" [fips202.c:274]   --->   Operation 530 'xor' 'Egi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i64 %Egi_1" [fips202.c:275]   --->   Operation 531 'trunc' 'trunc_ln275' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 532 [1/1] (0.00ns)   --->   "%lshr_ln32 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %Egi_1, i32 58, i32 63" [fips202.c:275]   --->   Operation 532 'partselect' 'lshr_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 533 [1/1] (0.00ns)   --->   "%BCe_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln275, i6 %lshr_ln32" [fips202.c:275]   --->   Operation 533 'bitconcatenate' 'BCe_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 534 [1/1] (0.99ns)   --->   "%Eko_1 = xor i64 %Do_1, i64 %Eko" [fips202.c:276]   --->   Operation 534 'xor' 'Eko_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i64 %Eko_1" [fips202.c:277]   --->   Operation 535 'trunc' 'trunc_ln277' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 536 [1/1] (0.00ns)   --->   "%lshr_ln33 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %Eko_1, i32 39, i32 63" [fips202.c:277]   --->   Operation 536 'partselect' 'lshr_ln33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 537 [1/1] (0.00ns)   --->   "%BCi_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln277, i25 %lshr_ln33" [fips202.c:277]   --->   Operation 537 'bitconcatenate' 'BCi_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 538 [1/1] (0.99ns)   --->   "%Emu_1 = xor i64 %Du_1, i64 %Emu" [fips202.c:278]   --->   Operation 538 'xor' 'Emu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln279 = trunc i64 %Emu_1" [fips202.c:279]   --->   Operation 539 'trunc' 'trunc_ln279' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%lshr_ln34 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %Emu_1, i32 56, i32 63" [fips202.c:279]   --->   Operation 540 'partselect' 'lshr_ln34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 541 [1/1] (0.00ns)   --->   "%BCo_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln279, i8 %lshr_ln34" [fips202.c:279]   --->   Operation 541 'bitconcatenate' 'BCo_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 542 [1/1] (0.99ns)   --->   "%Esa_1 = xor i64 %Da_1, i64 %Esa" [fips202.c:280]   --->   Operation 542 'xor' 'Esa_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i64 %Esa_1" [fips202.c:281]   --->   Operation 543 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 544 [1/1] (0.00ns)   --->   "%lshr_ln35 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %Esa_1, i32 46, i32 63" [fips202.c:281]   --->   Operation 544 'partselect' 'lshr_ln35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 545 [1/1] (0.00ns)   --->   "%BCu_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln281, i18 %lshr_ln35" [fips202.c:281]   --->   Operation 545 'bitconcatenate' 'BCu_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node Aka_3)   --->   "%xor_ln282 = xor i64 %BCe_9, i64 18446744073709551615" [fips202.c:282]   --->   Operation 546 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node Aka_3)   --->   "%and_ln282 = and i64 %BCi_9, i64 %xor_ln282" [fips202.c:282]   --->   Operation 547 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 548 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aka_3 = xor i64 %BCa_9, i64 %and_ln282" [fips202.c:282]   --->   Operation 548 'xor' 'Aka_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node Ake_3)   --->   "%xor_ln283 = xor i64 %BCi_9, i64 18446744073709551615" [fips202.c:283]   --->   Operation 549 'xor' 'xor_ln283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node Ake_3)   --->   "%and_ln283 = and i64 %BCo_9, i64 %xor_ln283" [fips202.c:283]   --->   Operation 550 'and' 'and_ln283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 551 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ake_3 = xor i64 %and_ln283, i64 %BCe_9" [fips202.c:283]   --->   Operation 551 'xor' 'Ake_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node Aki_3)   --->   "%xor_ln284 = xor i64 %BCo_9, i64 18446744073709551615" [fips202.c:284]   --->   Operation 552 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node Aki_3)   --->   "%and_ln284 = and i64 %BCu_9, i64 %xor_ln284" [fips202.c:284]   --->   Operation 553 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 554 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aki_3 = xor i64 %and_ln284, i64 %BCi_9" [fips202.c:284]   --->   Operation 554 'xor' 'Aki_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node Ako_3)   --->   "%xor_ln285 = xor i64 %BCu_9, i64 18446744073709551615" [fips202.c:285]   --->   Operation 555 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node Ako_3)   --->   "%and_ln285 = and i64 %BCa_9, i64 %xor_ln285" [fips202.c:285]   --->   Operation 556 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 557 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ako_3 = xor i64 %BCo_9, i64 %and_ln285" [fips202.c:285]   --->   Operation 557 'xor' 'Ako_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node Aku_3)   --->   "%xor_ln286 = xor i64 %BCa_9, i64 18446744073709551615" [fips202.c:286]   --->   Operation 558 'xor' 'xor_ln286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node Aku_3)   --->   "%and_ln286 = and i64 %BCe_9, i64 %xor_ln286" [fips202.c:286]   --->   Operation 559 'and' 'and_ln286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 560 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aku_3 = xor i64 %and_ln286, i64 %BCu_9" [fips202.c:286]   --->   Operation 560 'xor' 'Aku_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 561 [1/1] (0.99ns)   --->   "%Ebu_1 = xor i64 %Du_1, i64 %Ebu" [fips202.c:288]   --->   Operation 561 'xor' 'Ebu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln289 = trunc i64 %Ebu_1" [fips202.c:289]   --->   Operation 562 'trunc' 'trunc_ln289' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 563 [1/1] (0.00ns)   --->   "%lshr_ln36 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %Ebu_1, i32 37, i32 63" [fips202.c:289]   --->   Operation 563 'partselect' 'lshr_ln36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 564 [1/1] (0.00ns)   --->   "%BCa_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln289, i27 %lshr_ln36" [fips202.c:289]   --->   Operation 564 'bitconcatenate' 'BCa_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 565 [1/1] (0.99ns)   --->   "%Ega_1 = xor i64 %Da_1, i64 %Ega" [fips202.c:290]   --->   Operation 565 'xor' 'Ega_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln291 = trunc i64 %Ega_1" [fips202.c:291]   --->   Operation 566 'trunc' 'trunc_ln291' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 567 [1/1] (0.00ns)   --->   "%lshr_ln37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %Ega_1, i32 28, i32 63" [fips202.c:291]   --->   Operation 567 'partselect' 'lshr_ln37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 568 [1/1] (0.00ns)   --->   "%BCe_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln291, i36 %lshr_ln37" [fips202.c:291]   --->   Operation 568 'bitconcatenate' 'BCe_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 569 [1/1] (0.99ns)   --->   "%Eke_1 = xor i64 %De_1, i64 %Eke" [fips202.c:292]   --->   Operation 569 'xor' 'Eke_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i64 %Eke_1" [fips202.c:293]   --->   Operation 570 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "%lshr_ln38 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %Eke_1, i32 54, i32 63" [fips202.c:293]   --->   Operation 571 'partselect' 'lshr_ln38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 572 [1/1] (0.00ns)   --->   "%BCi_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln293, i10 %lshr_ln38" [fips202.c:293]   --->   Operation 572 'bitconcatenate' 'BCi_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 573 [1/1] (0.99ns)   --->   "%Emi_1 = xor i64 %Di_1, i64 %Emi" [fips202.c:294]   --->   Operation 573 'xor' 'Emi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln295 = trunc i64 %Emi_1" [fips202.c:295]   --->   Operation 574 'trunc' 'trunc_ln295' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%lshr_ln39 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %Emi_1, i32 49, i32 63" [fips202.c:295]   --->   Operation 575 'partselect' 'lshr_ln39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (0.00ns)   --->   "%BCo_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln295, i15 %lshr_ln39" [fips202.c:295]   --->   Operation 576 'bitconcatenate' 'BCo_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 577 [1/1] (0.99ns)   --->   "%Eso_1 = xor i64 %Do_1, i64 %Eso" [fips202.c:296]   --->   Operation 577 'xor' 'Eso_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i64 %Eso_1" [fips202.c:297]   --->   Operation 578 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 579 [1/1] (0.00ns)   --->   "%lshr_ln40 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %Eso_1, i32 8, i32 63" [fips202.c:297]   --->   Operation 579 'partselect' 'lshr_ln40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 580 [1/1] (0.00ns)   --->   "%BCu_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln297, i56 %lshr_ln40" [fips202.c:297]   --->   Operation 580 'bitconcatenate' 'BCu_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node Ama_3)   --->   "%xor_ln298 = xor i64 %BCe_10, i64 18446744073709551615" [fips202.c:298]   --->   Operation 581 'xor' 'xor_ln298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node Ama_3)   --->   "%and_ln298 = and i64 %BCi_10, i64 %xor_ln298" [fips202.c:298]   --->   Operation 582 'and' 'and_ln298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 583 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ama_3 = xor i64 %BCa_10, i64 %and_ln298" [fips202.c:298]   --->   Operation 583 'xor' 'Ama_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node Ame_3)   --->   "%xor_ln299 = xor i64 %BCi_10, i64 18446744073709551615" [fips202.c:299]   --->   Operation 584 'xor' 'xor_ln299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node Ame_3)   --->   "%and_ln299 = and i64 %BCo_10, i64 %xor_ln299" [fips202.c:299]   --->   Operation 585 'and' 'and_ln299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 586 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ame_3 = xor i64 %and_ln299, i64 %BCe_10" [fips202.c:299]   --->   Operation 586 'xor' 'Ame_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node Ami_3)   --->   "%xor_ln300 = xor i64 %BCo_10, i64 18446744073709551615" [fips202.c:300]   --->   Operation 587 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node Ami_3)   --->   "%and_ln300 = and i64 %BCu_10, i64 %xor_ln300" [fips202.c:300]   --->   Operation 588 'and' 'and_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 589 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ami_3 = xor i64 %BCi_10, i64 %and_ln300" [fips202.c:300]   --->   Operation 589 'xor' 'Ami_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node Amo_3)   --->   "%xor_ln301 = xor i64 %BCu_10, i64 18446744073709551615" [fips202.c:301]   --->   Operation 590 'xor' 'xor_ln301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node Amo_3)   --->   "%and_ln301 = and i64 %BCa_10, i64 %xor_ln301" [fips202.c:301]   --->   Operation 591 'and' 'and_ln301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [1/1] (0.99ns) (out node of the LUT)   --->   "%Amo_3 = xor i64 %and_ln301, i64 %BCo_10" [fips202.c:301]   --->   Operation 592 'xor' 'Amo_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node Amu_3)   --->   "%xor_ln302 = xor i64 %BCa_10, i64 18446744073709551615" [fips202.c:302]   --->   Operation 593 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node Amu_3)   --->   "%and_ln302 = and i64 %BCe_10, i64 %xor_ln302" [fips202.c:302]   --->   Operation 594 'and' 'and_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [1/1] (0.99ns) (out node of the LUT)   --->   "%Amu_3 = xor i64 %and_ln302, i64 %BCu_10" [fips202.c:302]   --->   Operation 595 'xor' 'Amu_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 596 [1/1] (0.99ns)   --->   "%Ebi_1 = xor i64 %Di_1, i64 %Ebi" [fips202.c:304]   --->   Operation 596 'xor' 'Ebi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln305 = trunc i64 %Ebi_1" [fips202.c:305]   --->   Operation 597 'trunc' 'trunc_ln305' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 598 [1/1] (0.00ns)   --->   "%lshr_ln41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Ebi_1, i32 2, i32 63" [fips202.c:305]   --->   Operation 598 'partselect' 'lshr_ln41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 599 [1/1] (0.00ns)   --->   "%BCa_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln305, i62 %lshr_ln41" [fips202.c:305]   --->   Operation 599 'bitconcatenate' 'BCa_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 600 [1/1] (0.99ns)   --->   "%Ego_1 = xor i64 %Do_1, i64 %Ego" [fips202.c:306]   --->   Operation 600 'xor' 'Ego_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i64 %Ego_1" [fips202.c:307]   --->   Operation 601 'trunc' 'trunc_ln307' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 602 [1/1] (0.00ns)   --->   "%lshr_ln42 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %Ego_1, i32 9, i32 63" [fips202.c:307]   --->   Operation 602 'partselect' 'lshr_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 603 [1/1] (0.00ns)   --->   "%BCe_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln307, i55 %lshr_ln42" [fips202.c:307]   --->   Operation 603 'bitconcatenate' 'BCe_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 604 [1/1] (0.99ns)   --->   "%Eku_1 = xor i64 %Du_1, i64 %Eku" [fips202.c:308]   --->   Operation 604 'xor' 'Eku_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln309 = trunc i64 %Eku_1" [fips202.c:309]   --->   Operation 605 'trunc' 'trunc_ln309' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%lshr_ln43 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %Eku_1, i32 25, i32 63" [fips202.c:309]   --->   Operation 606 'partselect' 'lshr_ln43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 607 [1/1] (0.00ns)   --->   "%BCi_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln309, i39 %lshr_ln43" [fips202.c:309]   --->   Operation 607 'bitconcatenate' 'BCi_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 608 [1/1] (0.99ns)   --->   "%Ema_1 = xor i64 %Da_1, i64 %Ema" [fips202.c:310]   --->   Operation 608 'xor' 'Ema_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i64 %Ema_1" [fips202.c:311]   --->   Operation 609 'trunc' 'trunc_ln311' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 610 [1/1] (0.00ns)   --->   "%lshr_ln44 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %Ema_1, i32 23, i32 63" [fips202.c:311]   --->   Operation 610 'partselect' 'lshr_ln44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 611 [1/1] (0.00ns)   --->   "%BCo_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln311, i41 %lshr_ln44" [fips202.c:311]   --->   Operation 611 'bitconcatenate' 'BCo_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 612 [1/1] (0.99ns)   --->   "%Ese_1 = xor i64 %De_1, i64 %Ese" [fips202.c:312]   --->   Operation 612 'xor' 'Ese_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i64 %Ese_1" [fips202.c:313]   --->   Operation 613 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%lshr_ln45 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %Ese_1, i32 62, i32 63" [fips202.c:313]   --->   Operation 614 'partselect' 'lshr_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 615 [1/1] (0.00ns)   --->   "%BCu_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln313, i2 %lshr_ln45" [fips202.c:313]   --->   Operation 615 'bitconcatenate' 'BCu_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node Asa_3)   --->   "%xor_ln314 = xor i64 %BCe_11, i64 18446744073709551615" [fips202.c:314]   --->   Operation 616 'xor' 'xor_ln314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node Asa_3)   --->   "%and_ln314 = and i64 %BCi_11, i64 %xor_ln314" [fips202.c:314]   --->   Operation 617 'and' 'and_ln314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 618 [1/1] (0.99ns) (out node of the LUT)   --->   "%Asa_3 = xor i64 %and_ln314, i64 %BCa_11" [fips202.c:314]   --->   Operation 618 'xor' 'Asa_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node Ase_3)   --->   "%xor_ln315 = xor i64 %BCi_11, i64 18446744073709551615" [fips202.c:315]   --->   Operation 619 'xor' 'xor_ln315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node Ase_3)   --->   "%and_ln315 = and i64 %BCo_11, i64 %xor_ln315" [fips202.c:315]   --->   Operation 620 'and' 'and_ln315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 621 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ase_3 = xor i64 %and_ln315, i64 %BCe_11" [fips202.c:315]   --->   Operation 621 'xor' 'Ase_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node Asi_3)   --->   "%xor_ln316 = xor i64 %BCo_11, i64 18446744073709551615" [fips202.c:316]   --->   Operation 622 'xor' 'xor_ln316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node Asi_3)   --->   "%and_ln316 = and i64 %BCu_11, i64 %xor_ln316" [fips202.c:316]   --->   Operation 623 'and' 'and_ln316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 624 [1/1] (0.99ns) (out node of the LUT)   --->   "%Asi_3 = xor i64 %BCi_11, i64 %and_ln316" [fips202.c:316]   --->   Operation 624 'xor' 'Asi_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node Aso_3)   --->   "%xor_ln317 = xor i64 %BCu_11, i64 18446744073709551615" [fips202.c:317]   --->   Operation 625 'xor' 'xor_ln317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node Aso_3)   --->   "%and_ln317 = and i64 %BCa_11, i64 %xor_ln317" [fips202.c:317]   --->   Operation 626 'and' 'and_ln317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 627 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aso_3 = xor i64 %and_ln317, i64 %BCo_11" [fips202.c:317]   --->   Operation 627 'xor' 'Aso_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node Asu_3)   --->   "%xor_ln318 = xor i64 %BCa_11, i64 18446744073709551615" [fips202.c:318]   --->   Operation 628 'xor' 'xor_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node Asu_3)   --->   "%and_ln318 = and i64 %BCe_11, i64 %xor_ln318" [fips202.c:318]   --->   Operation 629 'and' 'and_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 630 [1/1] (0.99ns) (out node of the LUT)   --->   "%Asu_3 = xor i64 %BCu_11, i64 %and_ln318" [fips202.c:318]   --->   Operation 630 'xor' 'Asu_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 631 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Asu_3, i64 %Asu_1" [fips202.c:91]   --->   Operation 631 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 632 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Aba_3, i64 %Aba_1" [fips202.c:87]   --->   Operation 632 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 633 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Abe_3, i64 %Abe_1" [fips202.c:87]   --->   Operation 633 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 634 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Abi_3, i64 %Abi_1" [fips202.c:87]   --->   Operation 634 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 635 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Abo_3, i64 %Abo_1" [fips202.c:87]   --->   Operation 635 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 636 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %Abu_3, i64 %Abu_1" [fips202.c:87]   --->   Operation 636 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 637 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Aga_3, i64 %Aga_1" [fips202.c:88]   --->   Operation 637 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 638 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Age_3, i64 %Age_1" [fips202.c:88]   --->   Operation 638 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 639 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Agi_3, i64 %Agi_1" [fips202.c:88]   --->   Operation 639 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 640 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Ago_3, i64 %Ago_1" [fips202.c:88]   --->   Operation 640 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 641 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %Agu_3, i64 %Agu_1" [fips202.c:88]   --->   Operation 641 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 642 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Aka_3, i64 %Aka_1" [fips202.c:89]   --->   Operation 642 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 643 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Ake_3, i64 %Ake_1" [fips202.c:89]   --->   Operation 643 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 644 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Aki_3, i64 %Aki_1" [fips202.c:89]   --->   Operation 644 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 645 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Ako_3, i64 %Ako_1" [fips202.c:89]   --->   Operation 645 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 646 [1/1] (1.58ns)   --->   "%store_ln89 = store i64 %Aku_3, i64 %Aku_1" [fips202.c:89]   --->   Operation 646 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 647 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Ama_3, i64 %Ama_1" [fips202.c:90]   --->   Operation 647 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 648 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Ame_3, i64 %Ame_1" [fips202.c:90]   --->   Operation 648 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 649 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Ami_3, i64 %Ami_1" [fips202.c:90]   --->   Operation 649 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 650 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Amo_3, i64 %Amo_1" [fips202.c:90]   --->   Operation 650 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 651 [1/1] (1.58ns)   --->   "%store_ln90 = store i64 %Amu_3, i64 %Amu_1" [fips202.c:90]   --->   Operation 651 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 652 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Asa_3, i64 %Asa_1" [fips202.c:91]   --->   Operation 652 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 653 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Ase_3, i64 %Ase_1" [fips202.c:91]   --->   Operation 653 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 654 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Asi_3, i64 %Asi_1" [fips202.c:91]   --->   Operation 654 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 655 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Aso_3, i64 %Aso_1" [fips202.c:91]   --->   Operation 655 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.inc" [fips202.c:127]   --->   Operation 656 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>

State 18 <SV = 15> <Delay = 3.25>
ST_18 : Operation 657 [1/1] (0.00ns)   --->   "%Abo_1_load_1 = load i64 %Abo_1" [fips202.c:325]   --->   Operation 657 'load' 'Abo_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 658 [1/1] (0.00ns)   --->   "%Abi_1_load_1 = load i64 %Abi_1" [fips202.c:324]   --->   Operation 658 'load' 'Abi_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 659 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln324 = store i64 %Abi_1_load_1, i5 %state_addr_2" [fips202.c:324]   --->   Operation 659 'store' 'store_ln324' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 660 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln325 = store i64 %Abo_1_load_1, i5 %state_addr_3" [fips202.c:325]   --->   Operation 660 'store' 'store_ln325' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 19 <SV = 16> <Delay = 3.25>
ST_19 : Operation 661 [1/1] (0.00ns)   --->   "%Aga_1_load_1 = load i64 %Aga_1" [fips202.c:327]   --->   Operation 661 'load' 'Aga_1_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 662 [1/1] (0.00ns)   --->   "%Abu_1_load_1 = load i64 %Abu_1" [fips202.c:326]   --->   Operation 662 'load' 'Abu_1_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 663 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln326 = store i64 %Abu_1_load_1, i5 %state_addr_4" [fips202.c:326]   --->   Operation 663 'store' 'store_ln326' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 664 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln327 = store i64 %Aga_1_load_1, i5 %state_addr_5" [fips202.c:327]   --->   Operation 664 'store' 'store_ln327' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 20 <SV = 17> <Delay = 3.25>
ST_20 : Operation 665 [1/1] (0.00ns)   --->   "%Agi_1_load_1 = load i64 %Agi_1" [fips202.c:329]   --->   Operation 665 'load' 'Agi_1_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 666 [1/1] (0.00ns)   --->   "%Age_1_load_1 = load i64 %Age_1" [fips202.c:328]   --->   Operation 666 'load' 'Age_1_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 667 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln328 = store i64 %Age_1_load_1, i5 %state_addr_6" [fips202.c:328]   --->   Operation 667 'store' 'store_ln328' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 668 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln329 = store i64 %Agi_1_load_1, i5 %state_addr_7" [fips202.c:329]   --->   Operation 668 'store' 'store_ln329' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 669 [1/1] (0.00ns)   --->   "%Agu_1_load_1 = load i64 %Agu_1" [fips202.c:331]   --->   Operation 669 'load' 'Agu_1_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 670 [1/1] (0.00ns)   --->   "%Ago_1_load_1 = load i64 %Ago_1" [fips202.c:330]   --->   Operation 670 'load' 'Ago_1_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 671 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln330 = store i64 %Ago_1_load_1, i5 %state_addr_8" [fips202.c:330]   --->   Operation 671 'store' 'store_ln330' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 672 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln331 = store i64 %Agu_1_load_1, i5 %state_addr_9" [fips202.c:331]   --->   Operation 672 'store' 'store_ln331' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 673 [1/1] (0.00ns)   --->   "%Ake_1_load_1 = load i64 %Ake_1" [fips202.c:333]   --->   Operation 673 'load' 'Ake_1_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 674 [1/1] (0.00ns)   --->   "%Aka_1_load_1 = load i64 %Aka_1" [fips202.c:332]   --->   Operation 674 'load' 'Aka_1_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 675 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln332 = store i64 %Aka_1_load_1, i5 %state_addr_10" [fips202.c:332]   --->   Operation 675 'store' 'store_ln332' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_22 : Operation 676 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln333 = store i64 %Ake_1_load_1, i5 %state_addr_11" [fips202.c:333]   --->   Operation 676 'store' 'store_ln333' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 23 <SV = 20> <Delay = 3.25>
ST_23 : Operation 677 [1/1] (0.00ns)   --->   "%Ako_1_load_1 = load i64 %Ako_1" [fips202.c:335]   --->   Operation 677 'load' 'Ako_1_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%Aki_1_load_1 = load i64 %Aki_1" [fips202.c:334]   --->   Operation 678 'load' 'Aki_1_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 679 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln334 = store i64 %Aki_1_load_1, i5 %state_addr_12" [fips202.c:334]   --->   Operation 679 'store' 'store_ln334' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 680 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln335 = store i64 %Ako_1_load_1, i5 %state_addr_13" [fips202.c:335]   --->   Operation 680 'store' 'store_ln335' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 24 <SV = 21> <Delay = 3.25>
ST_24 : Operation 681 [1/1] (0.00ns)   --->   "%Ama_1_load_1 = load i64 %Ama_1" [fips202.c:337]   --->   Operation 681 'load' 'Ama_1_load_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 682 [1/1] (0.00ns)   --->   "%Aku_1_load_1 = load i64 %Aku_1" [fips202.c:336]   --->   Operation 682 'load' 'Aku_1_load_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 683 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln336 = store i64 %Aku_1_load_1, i5 %state_addr_14" [fips202.c:336]   --->   Operation 683 'store' 'store_ln336' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_24 : Operation 684 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln337 = store i64 %Ama_1_load_1, i5 %state_addr_15" [fips202.c:337]   --->   Operation 684 'store' 'store_ln337' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 25 <SV = 22> <Delay = 3.25>
ST_25 : Operation 685 [1/1] (0.00ns)   --->   "%Ami_1_load_1 = load i64 %Ami_1" [fips202.c:339]   --->   Operation 685 'load' 'Ami_1_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 686 [1/1] (0.00ns)   --->   "%Ame_1_load_1 = load i64 %Ame_1" [fips202.c:338]   --->   Operation 686 'load' 'Ame_1_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 687 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln338 = store i64 %Ame_1_load_1, i5 %state_addr_16" [fips202.c:338]   --->   Operation 687 'store' 'store_ln338' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_25 : Operation 688 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln339 = store i64 %Ami_1_load_1, i5 %state_addr_17" [fips202.c:339]   --->   Operation 688 'store' 'store_ln339' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 26 <SV = 23> <Delay = 3.25>
ST_26 : Operation 689 [1/1] (0.00ns)   --->   "%Amu_1_load_1 = load i64 %Amu_1" [fips202.c:341]   --->   Operation 689 'load' 'Amu_1_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 690 [1/1] (0.00ns)   --->   "%Amo_1_load_1 = load i64 %Amo_1" [fips202.c:340]   --->   Operation 690 'load' 'Amo_1_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 691 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln340 = store i64 %Amo_1_load_1, i5 %state_addr_18" [fips202.c:340]   --->   Operation 691 'store' 'store_ln340' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_26 : Operation 692 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln341 = store i64 %Amu_1_load_1, i5 %state_addr_19" [fips202.c:341]   --->   Operation 692 'store' 'store_ln341' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 27 <SV = 24> <Delay = 3.25>
ST_27 : Operation 693 [1/1] (0.00ns)   --->   "%Ase_1_load_1 = load i64 %Ase_1" [fips202.c:343]   --->   Operation 693 'load' 'Ase_1_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 694 [1/1] (0.00ns)   --->   "%Asa_1_load_1 = load i64 %Asa_1" [fips202.c:342]   --->   Operation 694 'load' 'Asa_1_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 695 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln342 = store i64 %Asa_1_load_1, i5 %state_addr_20" [fips202.c:342]   --->   Operation 695 'store' 'store_ln342' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_27 : Operation 696 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln343 = store i64 %Ase_1_load_1, i5 %state_addr_21" [fips202.c:343]   --->   Operation 696 'store' 'store_ln343' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 28 <SV = 25> <Delay = 3.25>
ST_28 : Operation 697 [1/1] (0.00ns)   --->   "%Aso_1_load_1 = load i64 %Aso_1" [fips202.c:345]   --->   Operation 697 'load' 'Aso_1_load_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 698 [1/1] (0.00ns)   --->   "%Asi_1_load_1 = load i64 %Asi_1" [fips202.c:344]   --->   Operation 698 'load' 'Asi_1_load_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 699 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln344 = store i64 %Asi_1_load_1, i5 %state_addr_22" [fips202.c:344]   --->   Operation 699 'store' 'store_ln344' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_28 : Operation 700 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln345 = store i64 %Aso_1_load_1, i5 %state_addr_23" [fips202.c:345]   --->   Operation 700 'store' 'store_ln345' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 29 <SV = 26> <Delay = 3.25>
ST_29 : Operation 701 [1/1] (0.00ns)   --->   "%Asu_1_load_1 = load i64 %Asu_1" [fips202.c:346]   --->   Operation 701 'load' 'Asu_1_load_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 702 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln346 = store i64 %Asu_1_load_1, i5 %state_addr_24" [fips202.c:346]   --->   Operation 702 'store' 'store_ln346' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_29 : Operation 703 [1/1] (0.00ns)   --->   "%ret_ln347 = ret" [fips202.c:347]   --->   Operation 703 'ret' 'ret_ln347' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('state_addr', fips202.c:83) [29]  (0.000 ns)
	'load' operation 64 bit ('Aba', fips202.c:101) on array 'state' [30]  (3.254 ns)

 <State 2>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Aba', fips202.c:101) on array 'state' [30]  (3.254 ns)
	'store' operation 0 bit ('store_ln87', fips202.c:87) of variable 'Aba', fips202.c:101 on local variable 'Aba', fips202.c:87 [81]  (1.588 ns)

 <State 3>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Abe', fips202.c:102) on array 'state' [32]  (3.254 ns)
	'store' operation 0 bit ('store_ln87', fips202.c:87) of variable 'Abe', fips202.c:102 on local variable 'Abe', fips202.c:87 [82]  (1.588 ns)

 <State 4>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Abo', fips202.c:104) on array 'state' [36]  (3.254 ns)
	'store' operation 0 bit ('store_ln87', fips202.c:87) of variable 'Abo', fips202.c:104 on local variable 'Abo', fips202.c:87 [84]  (1.588 ns)

 <State 5>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Aga', fips202.c:106) on array 'state' [40]  (3.254 ns)
	'store' operation 0 bit ('store_ln88', fips202.c:88) of variable 'Aga', fips202.c:106 on local variable 'Aga', fips202.c:88 [86]  (1.588 ns)

 <State 6>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Agi', fips202.c:108) on array 'state' [44]  (3.254 ns)
	'store' operation 0 bit ('store_ln88', fips202.c:88) of variable 'Agi', fips202.c:108 on local variable 'Agi', fips202.c:88 [88]  (1.588 ns)

 <State 7>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Agu', fips202.c:110) on array 'state' [48]  (3.254 ns)
	'store' operation 0 bit ('store_ln88', fips202.c:88) of variable 'Agu', fips202.c:110 on local variable 'Agu', fips202.c:88 [90]  (1.588 ns)

 <State 8>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Ake', fips202.c:112) on array 'state' [52]  (3.254 ns)
	'store' operation 0 bit ('store_ln89', fips202.c:89) of variable 'Ake', fips202.c:112 on local variable 'Ake', fips202.c:89 [92]  (1.588 ns)

 <State 9>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Ako', fips202.c:114) on array 'state' [56]  (3.254 ns)
	'store' operation 0 bit ('store_ln89', fips202.c:89) of variable 'Ako', fips202.c:114 on local variable 'Ako', fips202.c:89 [94]  (1.588 ns)

 <State 10>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Ama', fips202.c:116) on array 'state' [60]  (3.254 ns)
	'store' operation 0 bit ('store_ln90', fips202.c:90) of variable 'Ama', fips202.c:116 on local variable 'Ama', fips202.c:90 [96]  (1.588 ns)

 <State 11>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Ami', fips202.c:118) on array 'state' [64]  (3.254 ns)
	'store' operation 0 bit ('store_ln90', fips202.c:90) of variable 'Ami', fips202.c:118 on local variable 'Ami', fips202.c:90 [98]  (1.588 ns)

 <State 12>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Amu', fips202.c:120) on array 'state' [68]  (3.254 ns)
	'store' operation 0 bit ('store_ln90', fips202.c:90) of variable 'Amu', fips202.c:120 on local variable 'Amu', fips202.c:90 [100]  (1.588 ns)

 <State 13>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Ase', fips202.c:122) on array 'state' [72]  (3.254 ns)
	'store' operation 0 bit ('store_ln91', fips202.c:91) of variable 'Ase', fips202.c:122 on local variable 'Ase', fips202.c:91 [102]  (1.588 ns)

 <State 14>: 4.842ns
The critical path consists of the following:
	'load' operation 64 bit ('Asu', fips202.c:125) on array 'state' [78]  (3.254 ns)
	'store' operation 0 bit ('store_ln91', fips202.c:91) of variable 'Asu', fips202.c:125 on local variable 'Asu', fips202.c:91 [80]  (1.588 ns)

 <State 15>: 5.034ns
The critical path consists of the following:
	'load' operation 5 bit ('round', fips202.c:127) on local variable 'round', fips202.c:85 [107]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln127', fips202.c:127) [108]  (1.780 ns)
	'store' operation 0 bit ('store_ln322', fips202.c:322) of variable 'Aba_1_load_1', fips202.c:322 on array 'state' [627]  (3.254 ns)

 <State 16>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('KeccakF_RoundConstants_load', fips202.c:155) on array 'KeccakF_RoundConstants' [198]  (3.254 ns)
	'xor' operation 64 bit ('Eba', fips202.c:155) [202]  (0.990 ns)

 <State 17>: 6.538ns
The critical path consists of the following:
	'xor' operation 64 bit ('Ega', fips202.c:171) [237]  (0.990 ns)
	'xor' operation 64 bit ('xor_ln226_2', fips202.c:226) [357]  (0.000 ns)
	'xor' operation 64 bit ('BCa', fips202.c:226) [358]  (0.990 ns)
	'xor' operation 64 bit ('De', fips202.c:234) [382]  (0.990 ns)
	'xor' operation 64 bit ('Ese', fips202.c:312) [554]  (0.990 ns)
	'xor' operation 64 bit ('Asu', fips202.c:318) [572]  (0.990 ns)
	'store' operation 0 bit ('store_ln91', fips202.c:91) of variable 'Asu', fips202.c:318 on local variable 'Asu', fips202.c:91 [575]  (1.588 ns)

 <State 18>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Abi_1_load_1', fips202.c:324) on local variable 'Abi', fips202.c:87 [623]  (0.000 ns)
	'store' operation 0 bit ('store_ln324', fips202.c:324) of variable 'Abi_1_load_1', fips202.c:324 on array 'state' [629]  (3.254 ns)

 <State 19>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Abu_1_load_1', fips202.c:326) on local variable 'Abu', fips202.c:87 [621]  (0.000 ns)
	'store' operation 0 bit ('store_ln326', fips202.c:326) of variable 'Abu_1_load_1', fips202.c:326 on array 'state' [631]  (3.254 ns)

 <State 20>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Age_1_load_1', fips202.c:328) on local variable 'Age', fips202.c:88 [619]  (0.000 ns)
	'store' operation 0 bit ('store_ln328', fips202.c:328) of variable 'Age_1_load_1', fips202.c:328 on array 'state' [633]  (3.254 ns)

 <State 21>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Ago_1_load_1', fips202.c:330) on local variable 'Ago', fips202.c:88 [617]  (0.000 ns)
	'store' operation 0 bit ('store_ln330', fips202.c:330) of variable 'Ago_1_load_1', fips202.c:330 on array 'state' [635]  (3.254 ns)

 <State 22>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Aka_1_load_1', fips202.c:332) on local variable 'Aka', fips202.c:89 [615]  (0.000 ns)
	'store' operation 0 bit ('store_ln332', fips202.c:332) of variable 'Aka_1_load_1', fips202.c:332 on array 'state' [637]  (3.254 ns)

 <State 23>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Aki_1_load_1', fips202.c:334) on local variable 'Aki', fips202.c:89 [613]  (0.000 ns)
	'store' operation 0 bit ('store_ln334', fips202.c:334) of variable 'Aki_1_load_1', fips202.c:334 on array 'state' [639]  (3.254 ns)

 <State 24>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Aku_1_load_1', fips202.c:336) on local variable 'Aku', fips202.c:89 [611]  (0.000 ns)
	'store' operation 0 bit ('store_ln336', fips202.c:336) of variable 'Aku_1_load_1', fips202.c:336 on array 'state' [641]  (3.254 ns)

 <State 25>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Ame_1_load_1', fips202.c:338) on local variable 'Ame', fips202.c:90 [609]  (0.000 ns)
	'store' operation 0 bit ('store_ln338', fips202.c:338) of variable 'Ame_1_load_1', fips202.c:338 on array 'state' [643]  (3.254 ns)

 <State 26>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Amo_1_load_1', fips202.c:340) on local variable 'Amo', fips202.c:90 [607]  (0.000 ns)
	'store' operation 0 bit ('store_ln340', fips202.c:340) of variable 'Amo_1_load_1', fips202.c:340 on array 'state' [645]  (3.254 ns)

 <State 27>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Asa_1_load_1', fips202.c:342) on local variable 'Asa', fips202.c:91 [605]  (0.000 ns)
	'store' operation 0 bit ('store_ln342', fips202.c:342) of variable 'Asa_1_load_1', fips202.c:342 on array 'state' [647]  (3.254 ns)

 <State 28>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Asi_1_load_1', fips202.c:344) on local variable 'Asi', fips202.c:91 [603]  (0.000 ns)
	'store' operation 0 bit ('store_ln344', fips202.c:344) of variable 'Asi_1_load_1', fips202.c:344 on array 'state' [649]  (3.254 ns)

 <State 29>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('Asu_1_load_1', fips202.c:346) on local variable 'Asu', fips202.c:91 [626]  (0.000 ns)
	'store' operation 0 bit ('store_ln346', fips202.c:346) of variable 'Asu_1_load_1', fips202.c:346 on array 'state' [651]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
