==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 5335 ; free virtual = 19777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 5335 ; free virtual = 19777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 5308 ; free virtual = 19754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'reverse_bits' into 'bit_reverse' (fft.cpp:1845) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 3217.711 ; gain = 2575.219 ; free physical = 3230 ; free virtual = 17683
INFO: [XFORM 203-602] Inlining function 'reverse_bits' into 'bit_reverse' (fft.cpp:1845) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 3217.711 ; gain = 2575.219 ; free physical = 3506 ; free virtual = 17966
INFO: [HLS 200-472] Inferring partial write operation for 'X_R' (fft.cpp:1818:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_I' (fft.cpp:1819:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_R' (fft.cpp:1820:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_I' (fft.cpp:1821:17)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1682:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1683:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1703:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1704:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1705:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1706:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1713:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1714:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1715:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1716:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1729:39)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1730:39)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1731:47)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1732:47)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1739:10)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1744:10)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1747:10)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1748:10)
INFO: [HLS 200-472] Inferring partial write operation for 'X_R' (fft.cpp:1849:13)
INFO: [HLS 200-472] Inferring partial write operation for 'X_R' (fft.cpp:1850:13)
INFO: [HLS 200-472] Inferring partial write operation for 'X_I' (fft.cpp:1854:13)
INFO: [HLS 200-472] Inferring partial write operation for 'X_I' (fft.cpp:1855:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 3217.711 ; gain = 2575.219 ; free physical = 3497 ; free virtual = 17965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.1 seconds; current allocated memory: 194.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 194.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 194.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 195.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 195.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 196.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 196.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fft_cosa_lookup_table' to 'fft_cosa_lookup_tbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_sina_lookup_table' to 'fft_sina_lookup_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'dut_faddfsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_fmul_32ns_32ns_32_4_max_dsp_1' to 'dut_fmul_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_fptrunc_64ns_32_2_1' to 'dut_fptrunc_64ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fptrunc_64ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 198.444 MB.
INFO: [HLS 200-10]