vendor_name = ModelSim
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/counter/testbendch/counter_tb.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/counter/rtl/counter.v
source_file = 1, H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/counter/prj/db/counter.cbx.xml
design_name = counter
instance = comp, \led~output , led~output, counter, 1
instance = comp, \Clk50M~input , Clk50M~input, counter, 1
instance = comp, \Clk50M~inputclkctrl , Clk50M~inputclkctrl, counter, 1
instance = comp, \cnt[0]~3 , cnt[0]~3, counter, 1
instance = comp, \Rst_n~input , Rst_n~input, counter, 1
instance = comp, \Rst_n~inputclkctrl , Rst_n~inputclkctrl, counter, 1
instance = comp, \cnt[0] , cnt[0], counter, 1
instance = comp, \cnt[1]~2 , cnt[1]~2, counter, 1
instance = comp, \cnt[1] , cnt[1], counter, 1
instance = comp, \cnt[2]~1 , cnt[2]~1, counter, 1
instance = comp, \cnt[2] , cnt[2], counter, 1
instance = comp, \cnt[3]~0 , cnt[3]~0, counter, 1
instance = comp, \cnt[3] , cnt[3], counter, 1
instance = comp, \Equal0~0 , Equal0~0, counter, 1
instance = comp, \led~0 , led~0, counter, 1
instance = comp, \led~reg0 , led~reg0, counter, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
