$date
  Thu Jun 15 18:16:14 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module ram_pack $end
$upscope $end
$scope module write_tb $end
$var reg 4 ! adresse[0:3] $end
$var reg 32 " din[31:0] $end
$var reg 32 # do[31:0] $end
$var reg 1 $ read_write $end
$scope module testobject $end
$var reg 4 % adr[0:3] $end
$var reg 32 & din[31:0] $end
$var reg 32 ' do[31:0] $end
$var reg 1 ( read_write $end
$var reg 32 ) d_check[31:0] $end
$comment ram_m is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b00000000000000000000000000000000 "
b00000000000000000000000000000000 #
1$
b0000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
1(
b00000000000000000000000000000000 )
#25000000
b0001 !
b00000000000000000000000000000001 "
0$
b0001 %
b00000000000000000000000000000001 &
0(
b00000000000000000000000000000001 )
#31000000
#50000000
b0000 !
1$
b0000 %
1(
#75000000
b0011 !
b00000000000000000000000000000011 "
0$
b0011 %
b00000000000000000000000000000011 &
0(
b00000000000000000000000000000011 )
#81000000
#100000000
b0001 !
1$
b0001 %
1(
#120000000
0$
0(
#125000000
#220000000
b0011 !
1$
b0011 %
1(
#226000000
b00000000000000000000000000000011 #
b00000000000000000000000000000011 '
#270000000
