<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Simulation of a VHDL Design—the vsim Command" />
<meta name="abstract" content="A VHDL design is ready for simulation after you compile it with vcom. You can then use the vsim command to invoke the simulator with the name(s) of the configuration or entity/architecture pair." />
<meta name="description" content="A VHDL design is ready for simulation after you compile it with vcom. You can then use the vsim command to invoke the simulator with the name(s) of the configuration or entity/architecture pair." />
<meta name="DC.subject" content="simulating, VHDL" />
<meta name="keywords" content="simulating, VHDL" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idafb74700-aa9a-46c8-a1d5-49ebfc1adfe2" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Simulation of a VHDL Design—the vsim Command</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Simulation of a VHDL Design—the vsim Command" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="idafb74700-aa9a-46c8-a1d5-49ebfc1adfe2">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Simulation of a VHDL Design—the vsim Command</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><p class="shortdesc">A VHDL design
is ready for simulation after you compile it with vcom. You can
then use the vsim command to invoke the simulator with the name(s)
of the configuration or entity/architecture pair.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">This
section discusses invoking simulation from the command line (in
Linux or Windows). Alternatively, you can use a project to simulate
(refer to <a class="xref fm:HeadingOnly" href="Contain_GettingStartedProjects_idee8d047d.html#idee8d047d-4743-4dfd-96ac-36752fcb8a4a__Contain_GettingStartedProjects_idee8d047d.xml#idee8d047d-4743-4dfd-96ac-36752fcb8a4a" title="Your initial setup, compilation, and simulation of a design consists of working with several windows and dialog boxes.">Getting Started with Projects</a>) or use the Start Simulation dialog
box (choose <span class="ph menucascade"><span class="ph uicontrol">Simulate</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Start Simulation</span></span> from
the main menu).</p>
</div>
</div>
<div class="section Subsections"><div class="section Subsection" id="idafb74700-aa9a-46c8-a1d5-49ebfc1adfe2__idbcdad598-ba2e-4479-acef-3ce1095771cb"><p class="p">If you have used the vopt command to optimize
a VHDL design (see <a class="xref fm:HeadingOnly" href="MGCChap_OptimizingDesignsVopt_id37377122.html#id37377122-87b1-403e-b48c-1f2b0dc53155__MGCChap_OptimizingDesignsVopt_id37377122.xml#id37377122-87b1-403e-b48c-1f2b0dc53155" title="Questa SIM, by default, performs built-in optimizations on your design to maximize simulator performance.">Optimizing Designs with vopt</a>), you can specify multiple optimized
top design modules. For more information about simulation with multiple
optimized design modules, refer to the &lt;library_name&gt;.&lt;design_unit&gt;
argument to <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a>. </p>
<p class="p">The following example uses the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> command
to begin simulation on a design unit that has an entity named my_asic
and an architecture named structure:</p>
<p class="lines ApplCommand">vsim my_asic structure</p>
</div>
<div class="section Subsection" id="idafb74700-aa9a-46c8-a1d5-49ebfc1adfe2__idb90ef8f8-9cf2-412e-bca7-269c3f868539"><h2 class="title Subheading sectiontitle">Timing Specification</h2><p class="p">The vsim command annotates a design using VITAL-compliant
models with timing data from an SDF file. You can specify delay
by using the vsim command with the ‑sdfmin, ‑sdftyp, or ‑sdfmax
arguments. </p>
<p class="p">The following example annotates maximum timing
values for the design unit named my _asic by using an SDF file named
f1.sdf in the current work directory:</p>
<p class="lines ApplCommand">vsim -sdfmax /my_asic=f1.sdf my_asic</p>
<p class="p">By default, the timing checks within VITAL
models are enabled (refer to <a class="xref fm:HeadingOnly" href="Contain_VitalUsageCompliance_id8fa36682.html#id8fa36682-7920-4751-a00f-6f2fd10500b1__Contain_VitalUsageCompliance_id8fa36682.xml#id8fa36682-7920-4751-a00f-6f2fd10500b1" title="The VITAL (VHDL Initiative Towards ASIC Libraries) modeling specification is sponsored by the IEEE to promote the development of highly accurate, efficient simulation models for ASIC (Application-Specific Integrated Circuit) components in VHDL.">VITAL Usage and Compliance</a>). You can disable them with the +notimingchecks
argument. For example:</p>
<p class="lines ApplCommand">vsim +notimingchecks topmod</p>
<p class="p">If
you specify <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> +notimingchecks,
the generic TimingChecksOn is set to FALSE for all VITAL models
with the Vital_level0 or Vital_level1 attribute. Setting this generic
to FALSE disables the actual calls to the timing checks and anything
else in the model's timing check block. In addition, if these models
use the generic TimingChecksOn to control behavior beyond timing
checks, this behavior will not occur. This can cause designs to
simulate differently and provide different results.</p>
<p class="p">By default, <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vopt', 'questa_sim_ref'); return false;">vopt</a> does
not fix the TimingChecksOn generic in VITAL models. Instead, it
lets the value float to allow for overriding at simulation time.
If best performance and no timing checks are desired, specify +notimingchecks
with <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vopt', 'questa_sim_ref'); return false;">vopt</a>.</p>
<p class="lines ApplCommand">vopt +notimingchecks topmod</p>
<p class="p">Specifying vopt +notimingchecks or -GTimingChecks=&lt;FALSE/TRUE&gt;
sets the generic value for simulation. As a consequence, using vsim
+notimingchecks at simulation may not have any effect on the simulation,
depending on the optimization of the model.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_CompilationSimulationVhdl_id57e479b0.html" title="The basic operations for using VHDL with Questa SIM are establishing a library for compilation results, compilation, and simulation.">Compilation and Simulation of VHDL</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Simulation of a VHDL Design—the vsim Command"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_SimulationVhdlDesigntheVsimCommand_idafb74700.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>