read -sv run_verilog_mid/adder_32b_18_78_df495c089f3a3d72928ed277e63eff9f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_78_df495c089f3a3d72928ed277e63eff9f_yosys.v
