$date
  Mon Jun 28 17:32:56 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module pipeline_register_m $end
$var reg 1 ! clk $end
$var reg 1 " zeroe $end
$var reg 32 # aluoute[31:0] $end
$var reg 32 $ writedatae[31:0] $end
$var reg 5 % writerege[4:0] $end
$var reg 32 & pcbranche[31:0] $end
$var reg 1 ' regwritee $end
$var reg 1 ( memtorege $end
$var reg 1 ) memwritee $end
$var reg 1 * branche $end
$var reg 1 + zerom $end
$var reg 32 , aluoutm[31:0] $end
$var reg 32 - writedatam[31:0] $end
$var reg 5 . writeregm[4:0] $end
$var reg 32 / pcbranchm[31:0] $end
$var reg 1 0 regwritem $end
$var reg 1 1 memtoregm $end
$var reg 1 2 memwritem $end
$var reg 1 3 branchm $end
$comment mem_32 is not handled $end
$comment mem_5 is not handled $end
$var reg 5 4 mem_1[4:0] $end
$upscope $end
$enddefinitions $end
#0
U!
U"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
bUUUUU %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
U'
U(
U)
U*
U+
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ,
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU -
bUUUUU .
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU /
U0
U1
U2
U3
bUUUUU 4
