/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_3z;
  reg [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [8:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[52] | in_data[29]) & (in_data[91] | in_data[49]));
  assign celloutsig_1_0z = ~((in_data[101] | in_data[179]) & (in_data[184] | in_data[177]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z | in_data[182]) & (celloutsig_1_0z | in_data[107]));
  assign celloutsig_0_5z = ~((in_data[85] | celloutsig_0_3z[3]) & (celloutsig_0_1z | in_data[2]));
  assign celloutsig_0_14z = ~((in_data[52] | celloutsig_0_5z) & (celloutsig_0_6z[6] | celloutsig_0_6z[6]));
  assign celloutsig_0_1z = ~((in_data[86] | in_data[24]) & (celloutsig_0_0z | in_data[44]));
  assign celloutsig_0_19z = ~((celloutsig_0_12z | celloutsig_0_10z[2]) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_0_24z = ~((celloutsig_0_22z | celloutsig_0_9z[0]) & (celloutsig_0_19z | celloutsig_0_11z));
  assign celloutsig_0_29z = ~((celloutsig_0_28z | celloutsig_0_19z) & (celloutsig_0_11z | celloutsig_0_20z));
  assign celloutsig_0_2z = ~(in_data[72] ^ celloutsig_0_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z ^ in_data[166]);
  assign celloutsig_1_7z = ~(in_data[119] ^ celloutsig_1_2z);
  assign celloutsig_1_13z = ~(celloutsig_1_8z[0] ^ celloutsig_1_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z[4] ^ celloutsig_0_14z);
  assign celloutsig_0_17z = ~(celloutsig_0_11z ^ celloutsig_0_4z[5]);
  assign celloutsig_0_28z = ~(celloutsig_0_25z[1] ^ celloutsig_0_3z[3]);
  assign celloutsig_0_30z = { celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_12z } / { 1'h1, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_6z = in_data[30:22] / { 1'h1, celloutsig_0_4z[7:0] };
  assign celloutsig_0_25z = { celloutsig_0_3z[4], celloutsig_0_24z, celloutsig_0_16z } / { 1'h1, celloutsig_0_9z[2], celloutsig_0_9z[4] };
  assign celloutsig_1_19z = { celloutsig_1_11z[3], celloutsig_1_11z[0], celloutsig_1_4z, celloutsig_1_13z } / { 1'h1, in_data[106], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[5:4], celloutsig_0_9z[5], celloutsig_0_8z, celloutsig_0_0z } / { 1'h1, in_data[59:57], celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_4z[6], celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[3], celloutsig_0_3z[4] };
  assign celloutsig_0_7z = { celloutsig_0_6z[5:3], celloutsig_0_3z[4:3], celloutsig_0_3z[4], celloutsig_0_3z[1], celloutsig_0_3z[3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } == in_data[62:52];
  assign celloutsig_0_20z = { celloutsig_0_9z[8:7], celloutsig_0_17z, celloutsig_0_2z } == { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_18z[1], celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_21z } == { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[100:99], celloutsig_1_0z } >= in_data[169:167];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z } >= { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_3z[4:3], celloutsig_0_3z[4], celloutsig_0_3z[1], celloutsig_0_3z[3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z[8:4], celloutsig_0_9z[5], celloutsig_0_9z[2], celloutsig_0_9z[4], celloutsig_0_9z[0], celloutsig_0_1z, celloutsig_0_10z } >= { celloutsig_0_4z[2:0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z } >= { celloutsig_0_3z[4:3], celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_10z[4:2] >= { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_6z[6:4], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_11z } !== { in_data[67:65], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_1_2z = { in_data[165:164], celloutsig_1_0z } !== { in_data[157], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_3z[3] !== celloutsig_0_2z;
  assign celloutsig_0_11z = { celloutsig_0_3z[4], celloutsig_0_7z, celloutsig_0_3z[4:3], celloutsig_0_3z[4], celloutsig_0_3z[1], celloutsig_0_3z[3] } !== { celloutsig_0_10z[2:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z[4:3], celloutsig_0_3z[4], celloutsig_0_3z[1], celloutsig_0_3z[3] } !== { in_data[56:44], celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z } !== { celloutsig_0_6z[8:3], celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_1_18z = ~ { celloutsig_1_10z[2:1], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_27z = ~ { celloutsig_0_25z[0], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_8z = { in_data[133], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 11'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_4z = { in_data[14:6], celloutsig_0_0z, celloutsig_0_2z };
  assign { celloutsig_0_3z[4], celloutsig_0_3z[1], celloutsig_0_3z[3] } = ~ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_1_11z[0], celloutsig_1_11z[6:5], celloutsig_1_11z[2], celloutsig_1_11z[3], celloutsig_1_11z[9:7] } = ~ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[135:133] };
  assign { celloutsig_0_9z[5], celloutsig_0_9z[2], celloutsig_0_9z[4], celloutsig_0_9z[8:6], celloutsig_0_9z[0] } = ~ { celloutsig_0_3z[4], celloutsig_0_3z[1], celloutsig_0_3z[3], celloutsig_0_6z[3:1], celloutsig_0_1z };
  assign { celloutsig_0_3z[2], celloutsig_0_3z[0] } = celloutsig_0_3z[4:3];
  assign { celloutsig_0_9z[3], celloutsig_0_9z[1] } = celloutsig_0_9z[5:4];
  assign { celloutsig_1_11z[4], celloutsig_1_11z[1] } = { celloutsig_1_11z[6], celloutsig_1_11z[3] };
  assign { out_data[131:128], out_data[99:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
