
DIO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000006dc  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  000006dc  00000750  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000006cc  00000000  00000000  00000750  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  00000e1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000000c0  00000000  00000000  00000ea8  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000008f9  00000000  00000000  00000f68  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000278  00000000  00000000  00001861  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006d4  00000000  00000000  00001ad9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000012c  00000000  00000000  000021b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000341  00000000  00000000  000022dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000007d6  00000000  00000000  0000261d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ec ed       	ldi	r30, 0xDC	; 220
  68:	f6 e0       	ldi	r31, 0x06	; 6
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a0 36       	cpi	r26, 0x60	; 96
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 6c 03 	jmp	0x6d8	; 0x6d8 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:
#include "LED_interface.h"
#include "LED_config.h"

int main(void)
{
	DIO_SetPinDirection(LED0_PORT,LED0_PIN,DIO_PIN_OUTPUT);   //Set LED0 As OUTPUT PIN
  92:	82 e0       	ldi	r24, 0x02	; 2
  94:	62 e0       	ldi	r22, 0x02	; 2
  96:	41 e0       	ldi	r20, 0x01	; 1
  98:	0e 94 6d 00 	call	0xda	; 0xda <DIO_SetPinDirection>
	DIO_SetPinDirection(LED1_PORT,LED1_PIN,DIO_PIN_OUTPUT);   //Set LED1 As OUTPUT PIN
  9c:	82 e0       	ldi	r24, 0x02	; 2
  9e:	67 e0       	ldi	r22, 0x07	; 7
  a0:	41 e0       	ldi	r20, 0x01	; 1
  a2:	0e 94 6d 00 	call	0xda	; 0xda <DIO_SetPinDirection>
	DIO_SetPinDirection(LED2_PORT,LED2_PIN,DIO_PIN_OUTPUT);   //Set LED2 As OUTPUT PIN
  a6:	83 e0       	ldi	r24, 0x03	; 3
  a8:	62 e0       	ldi	r22, 0x02	; 2
  aa:	41 e0       	ldi	r20, 0x01	; 1
  ac:	0e 94 6d 00 	call	0xda	; 0xda <DIO_SetPinDirection>
	
    while(1)
    {
		#if WayId == First_Way                   //blank LED0 USING SET and CLR 
		SET_BIT(LED_L0_PORT,LED_L0_PIN);
  b0:	aa 9a       	sbi	0x15, 2	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  b2:	8f ef       	ldi	r24, 0xFF	; 255
  b4:	93 ed       	ldi	r25, 0xD3	; 211
  b6:	a0 e3       	ldi	r26, 0x30	; 48
  b8:	81 50       	subi	r24, 0x01	; 1
  ba:	90 40       	sbci	r25, 0x00	; 0
  bc:	a0 40       	sbci	r26, 0x00	; 0
  be:	e1 f7       	brne	.-8      	; 0xb8 <main+0x26>
  c0:	00 c0       	rjmp	.+0      	; 0xc2 <main+0x30>
  c2:	00 00       	nop
		_delay_ms(1000);
		CLR_BIT(LED_L0_PORT,LED_L0_PIN);
  c4:	aa 98       	cbi	0x15, 2	; 21
  c6:	8f ef       	ldi	r24, 0xFF	; 255
  c8:	93 ed       	ldi	r25, 0xD3	; 211
  ca:	a0 e3       	ldi	r26, 0x30	; 48
  cc:	81 50       	subi	r24, 0x01	; 1
  ce:	90 40       	sbci	r25, 0x00	; 0
  d0:	a0 40       	sbci	r26, 0x00	; 0
  d2:	e1 f7       	brne	.-8      	; 0xcc <main+0x3a>
  d4:	00 c0       	rjmp	.+0      	; 0xd6 <main+0x44>
  d6:	00 00       	nop
  d8:	eb cf       	rjmp	.-42     	; 0xb0 <main+0x1e>

000000da <DIO_SetPinDirection>:
  da:	84 30       	cpi	r24, 0x04	; 4
  dc:	08 f0       	brcs	.+2      	; 0xe0 <DIO_SetPinDirection+0x6>
  de:	8b c0       	rjmp	.+278    	; 0x1f6 <DIO_SetPinDirection+0x11c>
  e0:	68 30       	cpi	r22, 0x08	; 8
  e2:	08 f0       	brcs	.+2      	; 0xe6 <DIO_SetPinDirection+0xc>
  e4:	8a c0       	rjmp	.+276    	; 0x1fa <DIO_SetPinDirection+0x120>
  e6:	42 30       	cpi	r20, 0x02	; 2
  e8:	08 f0       	brcs	.+2      	; 0xec <DIO_SetPinDirection+0x12>
  ea:	89 c0       	rjmp	.+274    	; 0x1fe <DIO_SetPinDirection+0x124>
  ec:	81 30       	cpi	r24, 0x01	; 1
  ee:	41 f1       	breq	.+80     	; 0x140 <DIO_SetPinDirection+0x66>
  f0:	81 30       	cpi	r24, 0x01	; 1
  f2:	38 f0       	brcs	.+14     	; 0x102 <DIO_SetPinDirection+0x28>
  f4:	82 30       	cpi	r24, 0x02	; 2
  f6:	09 f4       	brne	.+2      	; 0xfa <DIO_SetPinDirection+0x20>
  f8:	41 c0       	rjmp	.+130    	; 0x17c <DIO_SetPinDirection+0xa2>
  fa:	83 30       	cpi	r24, 0x03	; 3
  fc:	09 f0       	breq	.+2      	; 0x100 <DIO_SetPinDirection+0x26>
  fe:	81 c0       	rjmp	.+258    	; 0x202 <DIO_SetPinDirection+0x128>
 100:	5b c0       	rjmp	.+182    	; 0x1b8 <DIO_SetPinDirection+0xde>
 102:	41 30       	cpi	r20, 0x01	; 1
 104:	71 f4       	brne	.+28     	; 0x122 <DIO_SetPinDirection+0x48>
 106:	2a b3       	in	r18, 0x1a	; 26
 108:	81 e0       	ldi	r24, 0x01	; 1
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	ac 01       	movw	r20, r24
 10e:	02 c0       	rjmp	.+4      	; 0x114 <DIO_SetPinDirection+0x3a>
 110:	44 0f       	add	r20, r20
 112:	55 1f       	adc	r21, r21
 114:	6a 95       	dec	r22
 116:	e2 f7       	brpl	.-8      	; 0x110 <DIO_SetPinDirection+0x36>
 118:	ba 01       	movw	r22, r20
 11a:	62 2b       	or	r22, r18
 11c:	6a bb       	out	0x1a, r22	; 26
 11e:	80 e0       	ldi	r24, 0x00	; 0
 120:	08 95       	ret
 122:	2a b3       	in	r18, 0x1a	; 26
 124:	81 e0       	ldi	r24, 0x01	; 1
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	ac 01       	movw	r20, r24
 12a:	02 c0       	rjmp	.+4      	; 0x130 <DIO_SetPinDirection+0x56>
 12c:	44 0f       	add	r20, r20
 12e:	55 1f       	adc	r21, r21
 130:	6a 95       	dec	r22
 132:	e2 f7       	brpl	.-8      	; 0x12c <DIO_SetPinDirection+0x52>
 134:	ba 01       	movw	r22, r20
 136:	60 95       	com	r22
 138:	62 23       	and	r22, r18
 13a:	6a bb       	out	0x1a, r22	; 26
 13c:	80 e0       	ldi	r24, 0x00	; 0
 13e:	08 95       	ret
 140:	41 30       	cpi	r20, 0x01	; 1
 142:	69 f4       	brne	.+26     	; 0x15e <DIO_SetPinDirection+0x84>
 144:	47 b3       	in	r20, 0x17	; 23
 146:	21 e0       	ldi	r18, 0x01	; 1
 148:	30 e0       	ldi	r19, 0x00	; 0
 14a:	c9 01       	movw	r24, r18
 14c:	02 c0       	rjmp	.+4      	; 0x152 <DIO_SetPinDirection+0x78>
 14e:	88 0f       	add	r24, r24
 150:	99 1f       	adc	r25, r25
 152:	6a 95       	dec	r22
 154:	e2 f7       	brpl	.-8      	; 0x14e <DIO_SetPinDirection+0x74>
 156:	84 2b       	or	r24, r20
 158:	87 bb       	out	0x17, r24	; 23
 15a:	80 e0       	ldi	r24, 0x00	; 0
 15c:	08 95       	ret
 15e:	27 b3       	in	r18, 0x17	; 23
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	ac 01       	movw	r20, r24
 166:	02 c0       	rjmp	.+4      	; 0x16c <DIO_SetPinDirection+0x92>
 168:	44 0f       	add	r20, r20
 16a:	55 1f       	adc	r21, r21
 16c:	6a 95       	dec	r22
 16e:	e2 f7       	brpl	.-8      	; 0x168 <DIO_SetPinDirection+0x8e>
 170:	ba 01       	movw	r22, r20
 172:	60 95       	com	r22
 174:	62 23       	and	r22, r18
 176:	67 bb       	out	0x17, r22	; 23
 178:	80 e0       	ldi	r24, 0x00	; 0
 17a:	08 95       	ret
 17c:	41 30       	cpi	r20, 0x01	; 1
 17e:	69 f4       	brne	.+26     	; 0x19a <DIO_SetPinDirection+0xc0>
 180:	44 b3       	in	r20, 0x14	; 20
 182:	21 e0       	ldi	r18, 0x01	; 1
 184:	30 e0       	ldi	r19, 0x00	; 0
 186:	c9 01       	movw	r24, r18
 188:	02 c0       	rjmp	.+4      	; 0x18e <DIO_SetPinDirection+0xb4>
 18a:	88 0f       	add	r24, r24
 18c:	99 1f       	adc	r25, r25
 18e:	6a 95       	dec	r22
 190:	e2 f7       	brpl	.-8      	; 0x18a <DIO_SetPinDirection+0xb0>
 192:	84 2b       	or	r24, r20
 194:	84 bb       	out	0x14, r24	; 20
 196:	80 e0       	ldi	r24, 0x00	; 0
 198:	08 95       	ret
 19a:	24 b3       	in	r18, 0x14	; 20
 19c:	81 e0       	ldi	r24, 0x01	; 1
 19e:	90 e0       	ldi	r25, 0x00	; 0
 1a0:	ac 01       	movw	r20, r24
 1a2:	02 c0       	rjmp	.+4      	; 0x1a8 <DIO_SetPinDirection+0xce>
 1a4:	44 0f       	add	r20, r20
 1a6:	55 1f       	adc	r21, r21
 1a8:	6a 95       	dec	r22
 1aa:	e2 f7       	brpl	.-8      	; 0x1a4 <DIO_SetPinDirection+0xca>
 1ac:	ba 01       	movw	r22, r20
 1ae:	60 95       	com	r22
 1b0:	62 23       	and	r22, r18
 1b2:	64 bb       	out	0x14, r22	; 20
 1b4:	80 e0       	ldi	r24, 0x00	; 0
 1b6:	08 95       	ret
 1b8:	41 30       	cpi	r20, 0x01	; 1
 1ba:	71 f4       	brne	.+28     	; 0x1d8 <DIO_SetPinDirection+0xfe>
 1bc:	21 b3       	in	r18, 0x11	; 17
 1be:	81 e0       	ldi	r24, 0x01	; 1
 1c0:	90 e0       	ldi	r25, 0x00	; 0
 1c2:	ac 01       	movw	r20, r24
 1c4:	02 c0       	rjmp	.+4      	; 0x1ca <DIO_SetPinDirection+0xf0>
 1c6:	44 0f       	add	r20, r20
 1c8:	55 1f       	adc	r21, r21
 1ca:	6a 95       	dec	r22
 1cc:	e2 f7       	brpl	.-8      	; 0x1c6 <DIO_SetPinDirection+0xec>
 1ce:	ba 01       	movw	r22, r20
 1d0:	62 2b       	or	r22, r18
 1d2:	61 bb       	out	0x11, r22	; 17
 1d4:	80 e0       	ldi	r24, 0x00	; 0
 1d6:	08 95       	ret
 1d8:	21 b3       	in	r18, 0x11	; 17
 1da:	81 e0       	ldi	r24, 0x01	; 1
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	ac 01       	movw	r20, r24
 1e0:	02 c0       	rjmp	.+4      	; 0x1e6 <DIO_SetPinDirection+0x10c>
 1e2:	44 0f       	add	r20, r20
 1e4:	55 1f       	adc	r21, r21
 1e6:	6a 95       	dec	r22
 1e8:	e2 f7       	brpl	.-8      	; 0x1e2 <DIO_SetPinDirection+0x108>
 1ea:	ba 01       	movw	r22, r20
 1ec:	60 95       	com	r22
 1ee:	62 23       	and	r22, r18
 1f0:	61 bb       	out	0x11, r22	; 17
 1f2:	80 e0       	ldi	r24, 0x00	; 0
 1f4:	08 95       	ret
 1f6:	81 e0       	ldi	r24, 0x01	; 1
 1f8:	08 95       	ret
 1fa:	81 e0       	ldi	r24, 0x01	; 1
 1fc:	08 95       	ret
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	08 95       	ret
 202:	80 e0       	ldi	r24, 0x00	; 0
 204:	08 95       	ret

00000206 <DIO_SetPinValue>:
 206:	84 30       	cpi	r24, 0x04	; 4
 208:	08 f0       	brcs	.+2      	; 0x20c <DIO_SetPinValue+0x6>
 20a:	8b c0       	rjmp	.+278    	; 0x322 <DIO_SetPinValue+0x11c>
 20c:	68 30       	cpi	r22, 0x08	; 8
 20e:	08 f0       	brcs	.+2      	; 0x212 <DIO_SetPinValue+0xc>
 210:	8a c0       	rjmp	.+276    	; 0x326 <DIO_SetPinValue+0x120>
 212:	42 30       	cpi	r20, 0x02	; 2
 214:	08 f0       	brcs	.+2      	; 0x218 <DIO_SetPinValue+0x12>
 216:	89 c0       	rjmp	.+274    	; 0x32a <DIO_SetPinValue+0x124>
 218:	81 30       	cpi	r24, 0x01	; 1
 21a:	41 f1       	breq	.+80     	; 0x26c <DIO_SetPinValue+0x66>
 21c:	81 30       	cpi	r24, 0x01	; 1
 21e:	38 f0       	brcs	.+14     	; 0x22e <DIO_SetPinValue+0x28>
 220:	82 30       	cpi	r24, 0x02	; 2
 222:	09 f4       	brne	.+2      	; 0x226 <DIO_SetPinValue+0x20>
 224:	41 c0       	rjmp	.+130    	; 0x2a8 <DIO_SetPinValue+0xa2>
 226:	83 30       	cpi	r24, 0x03	; 3
 228:	09 f0       	breq	.+2      	; 0x22c <DIO_SetPinValue+0x26>
 22a:	81 c0       	rjmp	.+258    	; 0x32e <DIO_SetPinValue+0x128>
 22c:	5b c0       	rjmp	.+182    	; 0x2e4 <DIO_SetPinValue+0xde>
 22e:	41 30       	cpi	r20, 0x01	; 1
 230:	71 f4       	brne	.+28     	; 0x24e <DIO_SetPinValue+0x48>
 232:	2b b3       	in	r18, 0x1b	; 27
 234:	81 e0       	ldi	r24, 0x01	; 1
 236:	90 e0       	ldi	r25, 0x00	; 0
 238:	ac 01       	movw	r20, r24
 23a:	02 c0       	rjmp	.+4      	; 0x240 <DIO_SetPinValue+0x3a>
 23c:	44 0f       	add	r20, r20
 23e:	55 1f       	adc	r21, r21
 240:	6a 95       	dec	r22
 242:	e2 f7       	brpl	.-8      	; 0x23c <DIO_SetPinValue+0x36>
 244:	ba 01       	movw	r22, r20
 246:	62 2b       	or	r22, r18
 248:	6b bb       	out	0x1b, r22	; 27
 24a:	80 e0       	ldi	r24, 0x00	; 0
 24c:	08 95       	ret
 24e:	2b b3       	in	r18, 0x1b	; 27
 250:	81 e0       	ldi	r24, 0x01	; 1
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	ac 01       	movw	r20, r24
 256:	02 c0       	rjmp	.+4      	; 0x25c <DIO_SetPinValue+0x56>
 258:	44 0f       	add	r20, r20
 25a:	55 1f       	adc	r21, r21
 25c:	6a 95       	dec	r22
 25e:	e2 f7       	brpl	.-8      	; 0x258 <DIO_SetPinValue+0x52>
 260:	ba 01       	movw	r22, r20
 262:	60 95       	com	r22
 264:	62 23       	and	r22, r18
 266:	6b bb       	out	0x1b, r22	; 27
 268:	80 e0       	ldi	r24, 0x00	; 0
 26a:	08 95       	ret
 26c:	41 30       	cpi	r20, 0x01	; 1
 26e:	69 f4       	brne	.+26     	; 0x28a <DIO_SetPinValue+0x84>
 270:	48 b3       	in	r20, 0x18	; 24
 272:	21 e0       	ldi	r18, 0x01	; 1
 274:	30 e0       	ldi	r19, 0x00	; 0
 276:	c9 01       	movw	r24, r18
 278:	02 c0       	rjmp	.+4      	; 0x27e <DIO_SetPinValue+0x78>
 27a:	88 0f       	add	r24, r24
 27c:	99 1f       	adc	r25, r25
 27e:	6a 95       	dec	r22
 280:	e2 f7       	brpl	.-8      	; 0x27a <DIO_SetPinValue+0x74>
 282:	84 2b       	or	r24, r20
 284:	88 bb       	out	0x18, r24	; 24
 286:	80 e0       	ldi	r24, 0x00	; 0
 288:	08 95       	ret
 28a:	28 b3       	in	r18, 0x18	; 24
 28c:	81 e0       	ldi	r24, 0x01	; 1
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	ac 01       	movw	r20, r24
 292:	02 c0       	rjmp	.+4      	; 0x298 <DIO_SetPinValue+0x92>
 294:	44 0f       	add	r20, r20
 296:	55 1f       	adc	r21, r21
 298:	6a 95       	dec	r22
 29a:	e2 f7       	brpl	.-8      	; 0x294 <DIO_SetPinValue+0x8e>
 29c:	ba 01       	movw	r22, r20
 29e:	60 95       	com	r22
 2a0:	62 23       	and	r22, r18
 2a2:	68 bb       	out	0x18, r22	; 24
 2a4:	80 e0       	ldi	r24, 0x00	; 0
 2a6:	08 95       	ret
 2a8:	41 30       	cpi	r20, 0x01	; 1
 2aa:	69 f4       	brne	.+26     	; 0x2c6 <DIO_SetPinValue+0xc0>
 2ac:	45 b3       	in	r20, 0x15	; 21
 2ae:	21 e0       	ldi	r18, 0x01	; 1
 2b0:	30 e0       	ldi	r19, 0x00	; 0
 2b2:	c9 01       	movw	r24, r18
 2b4:	02 c0       	rjmp	.+4      	; 0x2ba <DIO_SetPinValue+0xb4>
 2b6:	88 0f       	add	r24, r24
 2b8:	99 1f       	adc	r25, r25
 2ba:	6a 95       	dec	r22
 2bc:	e2 f7       	brpl	.-8      	; 0x2b6 <DIO_SetPinValue+0xb0>
 2be:	84 2b       	or	r24, r20
 2c0:	85 bb       	out	0x15, r24	; 21
 2c2:	80 e0       	ldi	r24, 0x00	; 0
 2c4:	08 95       	ret
 2c6:	25 b3       	in	r18, 0x15	; 21
 2c8:	81 e0       	ldi	r24, 0x01	; 1
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	ac 01       	movw	r20, r24
 2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <DIO_SetPinValue+0xce>
 2d0:	44 0f       	add	r20, r20
 2d2:	55 1f       	adc	r21, r21
 2d4:	6a 95       	dec	r22
 2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <DIO_SetPinValue+0xca>
 2d8:	ba 01       	movw	r22, r20
 2da:	60 95       	com	r22
 2dc:	62 23       	and	r22, r18
 2de:	65 bb       	out	0x15, r22	; 21
 2e0:	80 e0       	ldi	r24, 0x00	; 0
 2e2:	08 95       	ret
 2e4:	41 30       	cpi	r20, 0x01	; 1
 2e6:	71 f4       	brne	.+28     	; 0x304 <DIO_SetPinValue+0xfe>
 2e8:	22 b3       	in	r18, 0x12	; 18
 2ea:	81 e0       	ldi	r24, 0x01	; 1
 2ec:	90 e0       	ldi	r25, 0x00	; 0
 2ee:	ac 01       	movw	r20, r24
 2f0:	02 c0       	rjmp	.+4      	; 0x2f6 <DIO_SetPinValue+0xf0>
 2f2:	44 0f       	add	r20, r20
 2f4:	55 1f       	adc	r21, r21
 2f6:	6a 95       	dec	r22
 2f8:	e2 f7       	brpl	.-8      	; 0x2f2 <DIO_SetPinValue+0xec>
 2fa:	ba 01       	movw	r22, r20
 2fc:	62 2b       	or	r22, r18
 2fe:	62 bb       	out	0x12, r22	; 18
 300:	80 e0       	ldi	r24, 0x00	; 0
 302:	08 95       	ret
 304:	22 b3       	in	r18, 0x12	; 18
 306:	81 e0       	ldi	r24, 0x01	; 1
 308:	90 e0       	ldi	r25, 0x00	; 0
 30a:	ac 01       	movw	r20, r24
 30c:	02 c0       	rjmp	.+4      	; 0x312 <DIO_SetPinValue+0x10c>
 30e:	44 0f       	add	r20, r20
 310:	55 1f       	adc	r21, r21
 312:	6a 95       	dec	r22
 314:	e2 f7       	brpl	.-8      	; 0x30e <DIO_SetPinValue+0x108>
 316:	ba 01       	movw	r22, r20
 318:	60 95       	com	r22
 31a:	62 23       	and	r22, r18
 31c:	62 bb       	out	0x12, r22	; 18
 31e:	80 e0       	ldi	r24, 0x00	; 0
 320:	08 95       	ret
 322:	81 e0       	ldi	r24, 0x01	; 1
 324:	08 95       	ret
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	08 95       	ret
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	08 95       	ret
 32e:	80 e0       	ldi	r24, 0x00	; 0
 330:	08 95       	ret

00000332 <DIO_TogglePinValue>:
 332:	84 30       	cpi	r24, 0x04	; 4
 334:	08 f0       	brcs	.+2      	; 0x338 <DIO_TogglePinValue+0x6>
 336:	45 c0       	rjmp	.+138    	; 0x3c2 <DIO_TogglePinValue+0x90>
 338:	68 30       	cpi	r22, 0x08	; 8
 33a:	08 f0       	brcs	.+2      	; 0x33e <DIO_TogglePinValue+0xc>
 33c:	44 c0       	rjmp	.+136    	; 0x3c6 <DIO_TogglePinValue+0x94>
 33e:	81 30       	cpi	r24, 0x01	; 1
 340:	b1 f0       	breq	.+44     	; 0x36e <DIO_TogglePinValue+0x3c>
 342:	81 30       	cpi	r24, 0x01	; 1
 344:	30 f0       	brcs	.+12     	; 0x352 <DIO_TogglePinValue+0x20>
 346:	82 30       	cpi	r24, 0x02	; 2
 348:	01 f1       	breq	.+64     	; 0x38a <DIO_TogglePinValue+0x58>
 34a:	83 30       	cpi	r24, 0x03	; 3
 34c:	09 f0       	breq	.+2      	; 0x350 <DIO_TogglePinValue+0x1e>
 34e:	3d c0       	rjmp	.+122    	; 0x3ca <DIO_TogglePinValue+0x98>
 350:	2a c0       	rjmp	.+84     	; 0x3a6 <DIO_TogglePinValue+0x74>
 352:	2b b3       	in	r18, 0x1b	; 27
 354:	81 e0       	ldi	r24, 0x01	; 1
 356:	90 e0       	ldi	r25, 0x00	; 0
 358:	ac 01       	movw	r20, r24
 35a:	02 c0       	rjmp	.+4      	; 0x360 <DIO_TogglePinValue+0x2e>
 35c:	44 0f       	add	r20, r20
 35e:	55 1f       	adc	r21, r21
 360:	6a 95       	dec	r22
 362:	e2 f7       	brpl	.-8      	; 0x35c <DIO_TogglePinValue+0x2a>
 364:	ba 01       	movw	r22, r20
 366:	62 27       	eor	r22, r18
 368:	6b bb       	out	0x1b, r22	; 27
 36a:	80 e0       	ldi	r24, 0x00	; 0
 36c:	08 95       	ret
 36e:	28 b3       	in	r18, 0x18	; 24
 370:	81 e0       	ldi	r24, 0x01	; 1
 372:	90 e0       	ldi	r25, 0x00	; 0
 374:	ac 01       	movw	r20, r24
 376:	02 c0       	rjmp	.+4      	; 0x37c <DIO_TogglePinValue+0x4a>
 378:	44 0f       	add	r20, r20
 37a:	55 1f       	adc	r21, r21
 37c:	6a 95       	dec	r22
 37e:	e2 f7       	brpl	.-8      	; 0x378 <DIO_TogglePinValue+0x46>
 380:	ba 01       	movw	r22, r20
 382:	62 27       	eor	r22, r18
 384:	68 bb       	out	0x18, r22	; 24
 386:	80 e0       	ldi	r24, 0x00	; 0
 388:	08 95       	ret
 38a:	25 b3       	in	r18, 0x15	; 21
 38c:	81 e0       	ldi	r24, 0x01	; 1
 38e:	90 e0       	ldi	r25, 0x00	; 0
 390:	ac 01       	movw	r20, r24
 392:	02 c0       	rjmp	.+4      	; 0x398 <DIO_TogglePinValue+0x66>
 394:	44 0f       	add	r20, r20
 396:	55 1f       	adc	r21, r21
 398:	6a 95       	dec	r22
 39a:	e2 f7       	brpl	.-8      	; 0x394 <DIO_TogglePinValue+0x62>
 39c:	ba 01       	movw	r22, r20
 39e:	62 27       	eor	r22, r18
 3a0:	65 bb       	out	0x15, r22	; 21
 3a2:	80 e0       	ldi	r24, 0x00	; 0
 3a4:	08 95       	ret
 3a6:	22 b3       	in	r18, 0x12	; 18
 3a8:	81 e0       	ldi	r24, 0x01	; 1
 3aa:	90 e0       	ldi	r25, 0x00	; 0
 3ac:	ac 01       	movw	r20, r24
 3ae:	02 c0       	rjmp	.+4      	; 0x3b4 <DIO_TogglePinValue+0x82>
 3b0:	44 0f       	add	r20, r20
 3b2:	55 1f       	adc	r21, r21
 3b4:	6a 95       	dec	r22
 3b6:	e2 f7       	brpl	.-8      	; 0x3b0 <DIO_TogglePinValue+0x7e>
 3b8:	ba 01       	movw	r22, r20
 3ba:	62 27       	eor	r22, r18
 3bc:	62 bb       	out	0x12, r22	; 18
 3be:	80 e0       	ldi	r24, 0x00	; 0
 3c0:	08 95       	ret
 3c2:	81 e0       	ldi	r24, 0x01	; 1
 3c4:	08 95       	ret
 3c6:	81 e0       	ldi	r24, 0x01	; 1
 3c8:	08 95       	ret
 3ca:	80 e0       	ldi	r24, 0x00	; 0
 3cc:	08 95       	ret

000003ce <DIO_ReadValue>:
 3ce:	84 30       	cpi	r24, 0x04	; 4
 3d0:	08 f0       	brcs	.+2      	; 0x3d4 <DIO_ReadValue+0x6>
 3d2:	49 c0       	rjmp	.+146    	; 0x466 <DIO_ReadValue+0x98>
 3d4:	68 30       	cpi	r22, 0x08	; 8
 3d6:	08 f0       	brcs	.+2      	; 0x3da <DIO_ReadValue+0xc>
 3d8:	48 c0       	rjmp	.+144    	; 0x46a <DIO_ReadValue+0x9c>
 3da:	41 15       	cp	r20, r1
 3dc:	51 05       	cpc	r21, r1
 3de:	09 f4       	brne	.+2      	; 0x3e2 <DIO_ReadValue+0x14>
 3e0:	46 c0       	rjmp	.+140    	; 0x46e <DIO_ReadValue+0xa0>
 3e2:	81 30       	cpi	r24, 0x01	; 1
 3e4:	b1 f0       	breq	.+44     	; 0x412 <DIO_ReadValue+0x44>
 3e6:	81 30       	cpi	r24, 0x01	; 1
 3e8:	30 f0       	brcs	.+12     	; 0x3f6 <DIO_ReadValue+0x28>
 3ea:	82 30       	cpi	r24, 0x02	; 2
 3ec:	01 f1       	breq	.+64     	; 0x42e <DIO_ReadValue+0x60>
 3ee:	83 30       	cpi	r24, 0x03	; 3
 3f0:	09 f0       	breq	.+2      	; 0x3f4 <DIO_ReadValue+0x26>
 3f2:	3f c0       	rjmp	.+126    	; 0x472 <DIO_ReadValue+0xa4>
 3f4:	2a c0       	rjmp	.+84     	; 0x44a <DIO_ReadValue+0x7c>
 3f6:	89 b3       	in	r24, 0x19	; 25
 3f8:	90 e0       	ldi	r25, 0x00	; 0
 3fa:	9c 01       	movw	r18, r24
 3fc:	02 c0       	rjmp	.+4      	; 0x402 <DIO_ReadValue+0x34>
 3fe:	35 95       	asr	r19
 400:	27 95       	ror	r18
 402:	6a 95       	dec	r22
 404:	e2 f7       	brpl	.-8      	; 0x3fe <DIO_ReadValue+0x30>
 406:	b9 01       	movw	r22, r18
 408:	61 70       	andi	r22, 0x01	; 1
 40a:	fa 01       	movw	r30, r20
 40c:	60 83       	st	Z, r22
 40e:	80 e0       	ldi	r24, 0x00	; 0
 410:	08 95       	ret
 412:	86 b3       	in	r24, 0x16	; 22
 414:	90 e0       	ldi	r25, 0x00	; 0
 416:	9c 01       	movw	r18, r24
 418:	02 c0       	rjmp	.+4      	; 0x41e <DIO_ReadValue+0x50>
 41a:	35 95       	asr	r19
 41c:	27 95       	ror	r18
 41e:	6a 95       	dec	r22
 420:	e2 f7       	brpl	.-8      	; 0x41a <DIO_ReadValue+0x4c>
 422:	b9 01       	movw	r22, r18
 424:	61 70       	andi	r22, 0x01	; 1
 426:	fa 01       	movw	r30, r20
 428:	60 83       	st	Z, r22
 42a:	80 e0       	ldi	r24, 0x00	; 0
 42c:	08 95       	ret
 42e:	83 b3       	in	r24, 0x13	; 19
 430:	90 e0       	ldi	r25, 0x00	; 0
 432:	9c 01       	movw	r18, r24
 434:	02 c0       	rjmp	.+4      	; 0x43a <DIO_ReadValue+0x6c>
 436:	35 95       	asr	r19
 438:	27 95       	ror	r18
 43a:	6a 95       	dec	r22
 43c:	e2 f7       	brpl	.-8      	; 0x436 <DIO_ReadValue+0x68>
 43e:	b9 01       	movw	r22, r18
 440:	61 70       	andi	r22, 0x01	; 1
 442:	fa 01       	movw	r30, r20
 444:	60 83       	st	Z, r22
 446:	80 e0       	ldi	r24, 0x00	; 0
 448:	08 95       	ret
 44a:	80 b3       	in	r24, 0x10	; 16
 44c:	90 e0       	ldi	r25, 0x00	; 0
 44e:	9c 01       	movw	r18, r24
 450:	02 c0       	rjmp	.+4      	; 0x456 <DIO_ReadValue+0x88>
 452:	35 95       	asr	r19
 454:	27 95       	ror	r18
 456:	6a 95       	dec	r22
 458:	e2 f7       	brpl	.-8      	; 0x452 <DIO_ReadValue+0x84>
 45a:	b9 01       	movw	r22, r18
 45c:	61 70       	andi	r22, 0x01	; 1
 45e:	fa 01       	movw	r30, r20
 460:	60 83       	st	Z, r22
 462:	80 e0       	ldi	r24, 0x00	; 0
 464:	08 95       	ret
 466:	81 e0       	ldi	r24, 0x01	; 1
 468:	08 95       	ret
 46a:	81 e0       	ldi	r24, 0x01	; 1
 46c:	08 95       	ret
 46e:	81 e0       	ldi	r24, 0x01	; 1
 470:	08 95       	ret
 472:	80 e0       	ldi	r24, 0x00	; 0
 474:	08 95       	ret

00000476 <DIO_activePinInPullUpResistance>:
 476:	84 30       	cpi	r24, 0x04	; 4
 478:	08 f0       	brcs	.+2      	; 0x47c <DIO_activePinInPullUpResistance+0x6>
 47a:	45 c0       	rjmp	.+138    	; 0x506 <DIO_activePinInPullUpResistance+0x90>
 47c:	68 30       	cpi	r22, 0x08	; 8
 47e:	08 f0       	brcs	.+2      	; 0x482 <DIO_activePinInPullUpResistance+0xc>
 480:	44 c0       	rjmp	.+136    	; 0x50a <DIO_activePinInPullUpResistance+0x94>
 482:	81 30       	cpi	r24, 0x01	; 1
 484:	b1 f0       	breq	.+44     	; 0x4b2 <DIO_activePinInPullUpResistance+0x3c>
 486:	81 30       	cpi	r24, 0x01	; 1
 488:	30 f0       	brcs	.+12     	; 0x496 <DIO_activePinInPullUpResistance+0x20>
 48a:	82 30       	cpi	r24, 0x02	; 2
 48c:	01 f1       	breq	.+64     	; 0x4ce <DIO_activePinInPullUpResistance+0x58>
 48e:	83 30       	cpi	r24, 0x03	; 3
 490:	09 f0       	breq	.+2      	; 0x494 <DIO_activePinInPullUpResistance+0x1e>
 492:	3d c0       	rjmp	.+122    	; 0x50e <DIO_activePinInPullUpResistance+0x98>
 494:	2a c0       	rjmp	.+84     	; 0x4ea <DIO_activePinInPullUpResistance+0x74>
 496:	2b b3       	in	r18, 0x1b	; 27
 498:	81 e0       	ldi	r24, 0x01	; 1
 49a:	90 e0       	ldi	r25, 0x00	; 0
 49c:	ac 01       	movw	r20, r24
 49e:	02 c0       	rjmp	.+4      	; 0x4a4 <DIO_activePinInPullUpResistance+0x2e>
 4a0:	44 0f       	add	r20, r20
 4a2:	55 1f       	adc	r21, r21
 4a4:	6a 95       	dec	r22
 4a6:	e2 f7       	brpl	.-8      	; 0x4a0 <DIO_activePinInPullUpResistance+0x2a>
 4a8:	ba 01       	movw	r22, r20
 4aa:	62 2b       	or	r22, r18
 4ac:	6b bb       	out	0x1b, r22	; 27
 4ae:	80 e0       	ldi	r24, 0x00	; 0
 4b0:	08 95       	ret
 4b2:	28 b3       	in	r18, 0x18	; 24
 4b4:	81 e0       	ldi	r24, 0x01	; 1
 4b6:	90 e0       	ldi	r25, 0x00	; 0
 4b8:	ac 01       	movw	r20, r24
 4ba:	02 c0       	rjmp	.+4      	; 0x4c0 <DIO_activePinInPullUpResistance+0x4a>
 4bc:	44 0f       	add	r20, r20
 4be:	55 1f       	adc	r21, r21
 4c0:	6a 95       	dec	r22
 4c2:	e2 f7       	brpl	.-8      	; 0x4bc <DIO_activePinInPullUpResistance+0x46>
 4c4:	ba 01       	movw	r22, r20
 4c6:	62 2b       	or	r22, r18
 4c8:	68 bb       	out	0x18, r22	; 24
 4ca:	80 e0       	ldi	r24, 0x00	; 0
 4cc:	08 95       	ret
 4ce:	25 b3       	in	r18, 0x15	; 21
 4d0:	81 e0       	ldi	r24, 0x01	; 1
 4d2:	90 e0       	ldi	r25, 0x00	; 0
 4d4:	ac 01       	movw	r20, r24
 4d6:	02 c0       	rjmp	.+4      	; 0x4dc <DIO_activePinInPullUpResistance+0x66>
 4d8:	44 0f       	add	r20, r20
 4da:	55 1f       	adc	r21, r21
 4dc:	6a 95       	dec	r22
 4de:	e2 f7       	brpl	.-8      	; 0x4d8 <DIO_activePinInPullUpResistance+0x62>
 4e0:	ba 01       	movw	r22, r20
 4e2:	62 2b       	or	r22, r18
 4e4:	65 bb       	out	0x15, r22	; 21
 4e6:	80 e0       	ldi	r24, 0x00	; 0
 4e8:	08 95       	ret
 4ea:	22 b3       	in	r18, 0x12	; 18
 4ec:	81 e0       	ldi	r24, 0x01	; 1
 4ee:	90 e0       	ldi	r25, 0x00	; 0
 4f0:	ac 01       	movw	r20, r24
 4f2:	02 c0       	rjmp	.+4      	; 0x4f8 <DIO_activePinInPullUpResistance+0x82>
 4f4:	44 0f       	add	r20, r20
 4f6:	55 1f       	adc	r21, r21
 4f8:	6a 95       	dec	r22
 4fa:	e2 f7       	brpl	.-8      	; 0x4f4 <DIO_activePinInPullUpResistance+0x7e>
 4fc:	ba 01       	movw	r22, r20
 4fe:	62 2b       	or	r22, r18
 500:	62 bb       	out	0x12, r22	; 18
 502:	80 e0       	ldi	r24, 0x00	; 0
 504:	08 95       	ret
 506:	81 e0       	ldi	r24, 0x01	; 1
 508:	08 95       	ret
 50a:	81 e0       	ldi	r24, 0x01	; 1
 50c:	08 95       	ret
 50e:	80 e0       	ldi	r24, 0x00	; 0
 510:	08 95       	ret

00000512 <DIO_setPortDirection>:
 512:	84 30       	cpi	r24, 0x04	; 4
 514:	a8 f5       	brcc	.+106    	; 0x580 <DIO_setPortDirection+0x6e>
 516:	81 30       	cpi	r24, 0x01	; 1
 518:	91 f0       	breq	.+36     	; 0x53e <DIO_setPortDirection+0x2c>
 51a:	81 30       	cpi	r24, 0x01	; 1
 51c:	28 f0       	brcs	.+10     	; 0x528 <DIO_setPortDirection+0x16>
 51e:	82 30       	cpi	r24, 0x02	; 2
 520:	c9 f0       	breq	.+50     	; 0x554 <DIO_setPortDirection+0x42>
 522:	83 30       	cpi	r24, 0x03	; 3
 524:	79 f5       	brne	.+94     	; 0x584 <DIO_setPortDirection+0x72>
 526:	21 c0       	rjmp	.+66     	; 0x56a <DIO_setPortDirection+0x58>
 528:	6f 3f       	cpi	r22, 0xFF	; 255
 52a:	29 f4       	brne	.+10     	; 0x536 <DIO_setPortDirection+0x24>
 52c:	8a b3       	in	r24, 0x1a	; 26
 52e:	8f ef       	ldi	r24, 0xFF	; 255
 530:	8a bb       	out	0x1a, r24	; 26
 532:	80 e0       	ldi	r24, 0x00	; 0
 534:	08 95       	ret
 536:	8a b3       	in	r24, 0x1a	; 26
 538:	1a ba       	out	0x1a, r1	; 26
 53a:	80 e0       	ldi	r24, 0x00	; 0
 53c:	08 95       	ret
 53e:	6f 3f       	cpi	r22, 0xFF	; 255
 540:	29 f4       	brne	.+10     	; 0x54c <DIO_setPortDirection+0x3a>
 542:	87 b3       	in	r24, 0x17	; 23
 544:	8f ef       	ldi	r24, 0xFF	; 255
 546:	87 bb       	out	0x17, r24	; 23
 548:	80 e0       	ldi	r24, 0x00	; 0
 54a:	08 95       	ret
 54c:	87 b3       	in	r24, 0x17	; 23
 54e:	17 ba       	out	0x17, r1	; 23
 550:	80 e0       	ldi	r24, 0x00	; 0
 552:	08 95       	ret
 554:	6f 3f       	cpi	r22, 0xFF	; 255
 556:	29 f4       	brne	.+10     	; 0x562 <DIO_setPortDirection+0x50>
 558:	84 b3       	in	r24, 0x14	; 20
 55a:	8f ef       	ldi	r24, 0xFF	; 255
 55c:	84 bb       	out	0x14, r24	; 20
 55e:	80 e0       	ldi	r24, 0x00	; 0
 560:	08 95       	ret
 562:	84 b3       	in	r24, 0x14	; 20
 564:	14 ba       	out	0x14, r1	; 20
 566:	80 e0       	ldi	r24, 0x00	; 0
 568:	08 95       	ret
 56a:	6f 3f       	cpi	r22, 0xFF	; 255
 56c:	29 f4       	brne	.+10     	; 0x578 <DIO_setPortDirection+0x66>
 56e:	81 b3       	in	r24, 0x11	; 17
 570:	8f ef       	ldi	r24, 0xFF	; 255
 572:	81 bb       	out	0x11, r24	; 17
 574:	80 e0       	ldi	r24, 0x00	; 0
 576:	08 95       	ret
 578:	81 b3       	in	r24, 0x11	; 17
 57a:	11 ba       	out	0x11, r1	; 17
 57c:	80 e0       	ldi	r24, 0x00	; 0
 57e:	08 95       	ret
 580:	81 e0       	ldi	r24, 0x01	; 1
 582:	08 95       	ret
 584:	80 e0       	ldi	r24, 0x00	; 0
 586:	08 95       	ret

00000588 <DIO_setPortValue>:
 588:	84 30       	cpi	r24, 0x04	; 4
 58a:	a8 f4       	brcc	.+42     	; 0x5b6 <DIO_setPortValue+0x2e>
 58c:	81 30       	cpi	r24, 0x01	; 1
 58e:	51 f0       	breq	.+20     	; 0x5a4 <DIO_setPortValue+0x1c>
 590:	81 30       	cpi	r24, 0x01	; 1
 592:	28 f0       	brcs	.+10     	; 0x59e <DIO_setPortValue+0x16>
 594:	82 30       	cpi	r24, 0x02	; 2
 596:	49 f0       	breq	.+18     	; 0x5aa <DIO_setPortValue+0x22>
 598:	83 30       	cpi	r24, 0x03	; 3
 59a:	79 f4       	brne	.+30     	; 0x5ba <DIO_setPortValue+0x32>
 59c:	09 c0       	rjmp	.+18     	; 0x5b0 <DIO_setPortValue+0x28>
 59e:	6b bb       	out	0x1b, r22	; 27
 5a0:	80 e0       	ldi	r24, 0x00	; 0
 5a2:	08 95       	ret
 5a4:	68 bb       	out	0x18, r22	; 24
 5a6:	80 e0       	ldi	r24, 0x00	; 0
 5a8:	08 95       	ret
 5aa:	65 bb       	out	0x15, r22	; 21
 5ac:	80 e0       	ldi	r24, 0x00	; 0
 5ae:	08 95       	ret
 5b0:	62 bb       	out	0x12, r22	; 18
 5b2:	80 e0       	ldi	r24, 0x00	; 0
 5b4:	08 95       	ret
 5b6:	81 e0       	ldi	r24, 0x01	; 1
 5b8:	08 95       	ret
 5ba:	80 e0       	ldi	r24, 0x00	; 0
 5bc:	08 95       	ret

000005be <DIO_getPortValue>:
 5be:	84 30       	cpi	r24, 0x04	; 4
 5c0:	00 f5       	brcc	.+64     	; 0x602 <DIO_getPortValue+0x44>
 5c2:	61 15       	cp	r22, r1
 5c4:	71 05       	cpc	r23, r1
 5c6:	f9 f0       	breq	.+62     	; 0x606 <DIO_getPortValue+0x48>
 5c8:	81 30       	cpi	r24, 0x01	; 1
 5ca:	61 f0       	breq	.+24     	; 0x5e4 <DIO_getPortValue+0x26>
 5cc:	81 30       	cpi	r24, 0x01	; 1
 5ce:	28 f0       	brcs	.+10     	; 0x5da <DIO_getPortValue+0x1c>
 5d0:	82 30       	cpi	r24, 0x02	; 2
 5d2:	69 f0       	breq	.+26     	; 0x5ee <DIO_getPortValue+0x30>
 5d4:	83 30       	cpi	r24, 0x03	; 3
 5d6:	c9 f4       	brne	.+50     	; 0x60a <DIO_getPortValue+0x4c>
 5d8:	0f c0       	rjmp	.+30     	; 0x5f8 <DIO_getPortValue+0x3a>
 5da:	8b b3       	in	r24, 0x1b	; 27
 5dc:	fb 01       	movw	r30, r22
 5de:	80 83       	st	Z, r24
 5e0:	80 e0       	ldi	r24, 0x00	; 0
 5e2:	08 95       	ret
 5e4:	88 b3       	in	r24, 0x18	; 24
 5e6:	fb 01       	movw	r30, r22
 5e8:	80 83       	st	Z, r24
 5ea:	80 e0       	ldi	r24, 0x00	; 0
 5ec:	08 95       	ret
 5ee:	85 b3       	in	r24, 0x15	; 21
 5f0:	fb 01       	movw	r30, r22
 5f2:	80 83       	st	Z, r24
 5f4:	80 e0       	ldi	r24, 0x00	; 0
 5f6:	08 95       	ret
 5f8:	82 b3       	in	r24, 0x12	; 18
 5fa:	fb 01       	movw	r30, r22
 5fc:	80 83       	st	Z, r24
 5fe:	80 e0       	ldi	r24, 0x00	; 0
 600:	08 95       	ret
 602:	81 e0       	ldi	r24, 0x01	; 1
 604:	08 95       	ret
 606:	81 e0       	ldi	r24, 0x01	; 1
 608:	08 95       	ret
 60a:	80 e0       	ldi	r24, 0x00	; 0
 60c:	08 95       	ret

0000060e <DIO_togglePortValue>:
 60e:	84 30       	cpi	r24, 0x04	; 4
 610:	e8 f4       	brcc	.+58     	; 0x64c <DIO_togglePortValue+0x3e>
 612:	81 30       	cpi	r24, 0x01	; 1
 614:	61 f0       	breq	.+24     	; 0x62e <DIO_togglePortValue+0x20>
 616:	81 30       	cpi	r24, 0x01	; 1
 618:	28 f0       	brcs	.+10     	; 0x624 <DIO_togglePortValue+0x16>
 61a:	82 30       	cpi	r24, 0x02	; 2
 61c:	69 f0       	breq	.+26     	; 0x638 <DIO_togglePortValue+0x2a>
 61e:	83 30       	cpi	r24, 0x03	; 3
 620:	b9 f4       	brne	.+46     	; 0x650 <DIO_togglePortValue+0x42>
 622:	0f c0       	rjmp	.+30     	; 0x642 <DIO_togglePortValue+0x34>
 624:	8b b3       	in	r24, 0x1b	; 27
 626:	80 95       	com	r24
 628:	8b bb       	out	0x1b, r24	; 27
 62a:	80 e0       	ldi	r24, 0x00	; 0
 62c:	08 95       	ret
 62e:	88 b3       	in	r24, 0x18	; 24
 630:	80 95       	com	r24
 632:	88 bb       	out	0x18, r24	; 24
 634:	80 e0       	ldi	r24, 0x00	; 0
 636:	08 95       	ret
 638:	85 b3       	in	r24, 0x15	; 21
 63a:	80 95       	com	r24
 63c:	85 bb       	out	0x15, r24	; 21
 63e:	80 e0       	ldi	r24, 0x00	; 0
 640:	08 95       	ret
 642:	82 b3       	in	r24, 0x12	; 18
 644:	80 95       	com	r24
 646:	82 bb       	out	0x12, r24	; 18
 648:	80 e0       	ldi	r24, 0x00	; 0
 64a:	08 95       	ret
 64c:	81 e0       	ldi	r24, 0x01	; 1
 64e:	08 95       	ret
 650:	80 e0       	ldi	r24, 0x00	; 0
 652:	08 95       	ret

00000654 <DIO_activePortInPullUpResistance>:
 654:	84 30       	cpi	r24, 0x04	; 4
 656:	e8 f4       	brcc	.+58     	; 0x692 <DIO_activePortInPullUpResistance+0x3e>
 658:	81 30       	cpi	r24, 0x01	; 1
 65a:	61 f0       	breq	.+24     	; 0x674 <DIO_activePortInPullUpResistance+0x20>
 65c:	81 30       	cpi	r24, 0x01	; 1
 65e:	28 f0       	brcs	.+10     	; 0x66a <DIO_activePortInPullUpResistance+0x16>
 660:	82 30       	cpi	r24, 0x02	; 2
 662:	69 f0       	breq	.+26     	; 0x67e <DIO_activePortInPullUpResistance+0x2a>
 664:	83 30       	cpi	r24, 0x03	; 3
 666:	b9 f4       	brne	.+46     	; 0x696 <DIO_activePortInPullUpResistance+0x42>
 668:	0f c0       	rjmp	.+30     	; 0x688 <DIO_activePortInPullUpResistance+0x34>
 66a:	8b b3       	in	r24, 0x1b	; 27
 66c:	8f ef       	ldi	r24, 0xFF	; 255
 66e:	8b bb       	out	0x1b, r24	; 27
 670:	80 e0       	ldi	r24, 0x00	; 0
 672:	08 95       	ret
 674:	88 b3       	in	r24, 0x18	; 24
 676:	8f ef       	ldi	r24, 0xFF	; 255
 678:	88 bb       	out	0x18, r24	; 24
 67a:	80 e0       	ldi	r24, 0x00	; 0
 67c:	08 95       	ret
 67e:	85 b3       	in	r24, 0x15	; 21
 680:	8f ef       	ldi	r24, 0xFF	; 255
 682:	85 bb       	out	0x15, r24	; 21
 684:	80 e0       	ldi	r24, 0x00	; 0
 686:	08 95       	ret
 688:	82 b3       	in	r24, 0x12	; 18
 68a:	8f ef       	ldi	r24, 0xFF	; 255
 68c:	82 bb       	out	0x12, r24	; 18
 68e:	80 e0       	ldi	r24, 0x00	; 0
 690:	08 95       	ret
 692:	81 e0       	ldi	r24, 0x01	; 1
 694:	08 95       	ret
 696:	80 e0       	ldi	r24, 0x00	; 0
 698:	08 95       	ret

0000069a <LED_init>:
 69a:	84 30       	cpi	r24, 0x04	; 4
 69c:	28 f4       	brcc	.+10     	; 0x6a8 <LED_init+0xe>
 69e:	68 30       	cpi	r22, 0x08	; 8
 6a0:	18 f4       	brcc	.+6      	; 0x6a8 <LED_init+0xe>
 6a2:	41 e0       	ldi	r20, 0x01	; 1
 6a4:	0e 94 6d 00 	call	0xda	; 0xda <DIO_SetPinDirection>
 6a8:	08 95       	ret

000006aa <LED_TurnON>:
 6aa:	84 30       	cpi	r24, 0x04	; 4
 6ac:	28 f4       	brcc	.+10     	; 0x6b8 <LED_TurnON+0xe>
 6ae:	68 30       	cpi	r22, 0x08	; 8
 6b0:	18 f4       	brcc	.+6      	; 0x6b8 <LED_TurnON+0xe>
 6b2:	41 e0       	ldi	r20, 0x01	; 1
 6b4:	0e 94 03 01 	call	0x206	; 0x206 <DIO_SetPinValue>
 6b8:	08 95       	ret

000006ba <LED_TurnOFF>:
 6ba:	84 30       	cpi	r24, 0x04	; 4
 6bc:	28 f4       	brcc	.+10     	; 0x6c8 <LED_TurnOFF+0xe>
 6be:	68 30       	cpi	r22, 0x08	; 8
 6c0:	18 f4       	brcc	.+6      	; 0x6c8 <LED_TurnOFF+0xe>
 6c2:	40 e0       	ldi	r20, 0x00	; 0
 6c4:	0e 94 03 01 	call	0x206	; 0x206 <DIO_SetPinValue>
 6c8:	08 95       	ret

000006ca <LED_Toggle>:
 6ca:	84 30       	cpi	r24, 0x04	; 4
 6cc:	20 f4       	brcc	.+8      	; 0x6d6 <LED_Toggle+0xc>
 6ce:	68 30       	cpi	r22, 0x08	; 8
 6d0:	10 f4       	brcc	.+4      	; 0x6d6 <LED_Toggle+0xc>
 6d2:	0e 94 99 01 	call	0x332	; 0x332 <DIO_TogglePinValue>
 6d6:	08 95       	ret

000006d8 <_exit>:
 6d8:	f8 94       	cli

000006da <__stop_program>:
 6da:	ff cf       	rjmp	.-2      	; 0x6da <__stop_program>
