
---------- Begin Simulation Statistics ----------
final_tick                                84082618500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323874                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693264                       # Number of bytes of host memory used
host_op_rate                                   328119                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   308.78                       # Real time elapsed on the host
host_tick_rate                              272309701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084083                       # Number of seconds simulated
sim_ticks                                 84082618500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.662258                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2779105                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2788523                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159274                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4416161                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             596                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              206                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5454144                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120420                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.681652                       # CPI: cycles per instruction
system.cpu.discardedOps                        414454                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36892738                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48176680                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12286540                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36649603                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594653                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168165237                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       131515634                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        382277                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       779429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1560722                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            793                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              67336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117396                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56972                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140573                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140573                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         67336                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       590186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 590186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20819520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20819520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207909                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207909    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207909                       # Request fanout histogram
system.membus.respLayer1.occupancy         1110909500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           884712500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            474365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       801420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           22                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           306931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          306931                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           868                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2340260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2342018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     93724928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93781888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          175161                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7513344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956457                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001135                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 955372     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1084      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956457                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1464407000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1170645992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1302000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   50                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               573329                       # number of demand (read+write) hits
system.l2.demand_hits::total                   573379                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  50                       # number of overall hits
system.l2.overall_hits::.cpu.data              573329                       # number of overall hits
system.l2.overall_hits::total                  573379                       # number of overall hits
system.l2.demand_misses::.cpu.inst                818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207099                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207917                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               818                       # number of overall misses
system.l2.overall_misses::.cpu.data            207099                       # number of overall misses
system.l2.overall_misses::total                207917                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17207656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17271326500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63670500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17207656000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17271326500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           780428                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781296                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          780428                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781296                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.942396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.265366                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266118                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.942396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.265366                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266118                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77836.797066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83089.034713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83068.371033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77836.797066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83089.034713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83068.371033                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117396                       # number of writebacks
system.l2.writebacks::total                    117396                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207909                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207909                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15136196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15191687000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15136196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15191687000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.942396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.265356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.942396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.265356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266108                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67836.797066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73089.591049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73068.924385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67836.797066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73089.591049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73068.924385                       # average overall mshr miss latency
system.l2.replacements                         175161                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       684024                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           684024                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       684024                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       684024                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            166358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                166358                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140573                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11950263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11950263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        306931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            306931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.457995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.457995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85011.086766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85011.086766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10544533500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10544533500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.457995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.457995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75011.086766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75011.086766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             50                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 50                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63670500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63670500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.942396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77836.797066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77836.797066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.942396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67836.797066                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67836.797066                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        406971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            406971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        66526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5257392500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5257392500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       473497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79027.635812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79027.635812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4591663000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4591663000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69028.879401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69028.879401                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31930.651079                       # Cycle average of tags in use
system.l2.tags.total_refs                     1560425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207929                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.504605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.727182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       108.294650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31817.629247                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974446                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22603                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12691393                       # Number of tag accesses
system.l2.tags.data_accesses                 12691393                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13253824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13306176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7513344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7513344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117396                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            622626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         157628583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158251209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       622626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           622626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       89356684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89356684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       89356684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           622626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        157628583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            247607893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002249046500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7022                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7022                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              543860                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110481                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207909                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117396                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117396                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7400                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2765704250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1039360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6663304250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13304.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32054.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140312                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70796                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207909                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117396                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  148266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.377850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.321475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.689763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77567     67.96%     67.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15570     13.64%     81.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2528      2.22%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1560      1.37%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8687      7.61%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          639      0.56%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1361      1.19%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          526      0.46%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5692      4.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114130                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.601680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.377159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.017375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6857     97.65%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.48%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.82%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7022                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.715038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.685637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4604     65.57%     65.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.57%     66.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2164     30.82%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              206      2.93%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7022                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13303808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7511872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13306176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7513344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84082401000                       # Total gap between requests
system.mem_ctrls.avgGap                     258472.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13251456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7511872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 622625.709497855394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 157600420.115365475416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 89339177.751701444387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117396                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22002500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6641301750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1991959729250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26897.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32069.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16967867.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            405452040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            215491485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           739554060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          302733900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6636882720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20928309810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14663885760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43892309775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.014069                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37906426500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2807480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43368712000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            409486140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            217631865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           744652020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          309953160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6636882720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21473525640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14204756640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43996888185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.257826                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36706160750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2807480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44568977750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84082618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14389910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14389910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14389910                       # number of overall hits
system.cpu.icache.overall_hits::total        14389910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     66413000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66413000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66413000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66413000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14390778                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14390778                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14390778                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14390778                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76512.672811                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76512.672811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76512.672811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76512.672811                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          868                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          868                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          868                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          868                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65545000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65545000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75512.672811                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75512.672811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75512.672811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75512.672811                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14389910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14389910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14390778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14390778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76512.672811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76512.672811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          868                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          868                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75512.672811                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75512.672811                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           696.691676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14390778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16579.237327                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   696.691676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.340181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.340181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          846                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.413086                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28782424                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28782424                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57636081                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57636081                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57636436                       # number of overall hits
system.cpu.dcache.overall_hits::total        57636436                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       803785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         803785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       894999                       # number of overall misses
system.cpu.dcache.overall_misses::total        894999                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26467331500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26467331500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26467331500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26467331500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58439866                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58439866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58531435                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58531435                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013754                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015291                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32928.372015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32928.372015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29572.470472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29572.470472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       684024                       # number of writebacks
system.cpu.dcache.writebacks::total            684024                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        68994                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68994                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        68994                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68994                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       734791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       734791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       780428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780428                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20878717000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20878717000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24439435500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24439435500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28414.497456                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28414.497456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31315.426279                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31315.426279                       # average overall mshr miss latency
system.cpu.dcache.replacements                 779404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45195695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45195695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       435633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        435633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7552481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7552481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45631328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45631328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17336.797258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17336.797258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       427860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       427860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6719964500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6719964500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15705.989109                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15705.989109                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12440386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12440386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       368152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       368152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18914850500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18914850500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51377.828995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51377.828995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       306931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14158752500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14158752500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46130.082983                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46130.082983                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          355                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           355                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91214                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91214                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3560718500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3560718500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78022.624187                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78022.624187                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.174652                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58416940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            780428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.852440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.174652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117843450                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117843450                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84082618500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
