{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398460529667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398460529668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 18:15:29 2014 " "Processing started: Fri Apr 25 18:15:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398460529668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398460529668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398460529668 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398460530562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 5 5 " "Found 5 design units, including 5 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530656 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin2DEO3 " "Found entity 2: bin2DEO3" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530656 ""} { "Info" "ISGN_ENTITY_NAME" "3 bin2DEO2 " "Found entity 3: bin2DEO2" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530656 ""} { "Info" "ISGN_ENTITY_NAME" "4 bin2DEO1 " "Found entity 4: bin2DEO1" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530656 ""} { "Info" "ISGN_ENTITY_NAME" "5 bin2DEO0 " "Found entity 5: bin2DEO0" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cycles CYCLES part2.v(11) " "Verilog HDL Declaration information at part2.v(11): object \"cycles\" differs only in case from object \"CYCLES\" in the same scope" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1398460530678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 3 3 " "Found 3 design units, including 3 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530679 ""} { "Info" "ISGN_ENTITY_NAME" "2 b2d_ssd " "Found entity 2: b2d_ssd" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530679 ""} { "Info" "ISGN_ENTITY_NAME" "3 twodigit_b2d_ssd " "Found entity 3: twodigit_b2d_ssd" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexD " "Found entity 1: hexD" {  } { { "hexD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/hexD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2dd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2dD " "Found entity 1: b2dD" {  } { { "b2dD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/b2dD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530686 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "part3.v(32) " "Verilog HDL error at part3.v(32): constant value overflow" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 32 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1398460530689 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "part3.v(60) " "Verilog HDL error at part3.v(60): constant value overflow" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 60 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1398460530689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermodk.v 1 1 " "Found 1 design units, including 1 entities, in source file countermodk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterModK " "Found entity 1: counterModK" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460530698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460530698 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(10) " "Verilog HDL Instantiation warning at part5.v(10): instance has no name" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1398460530698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398460531043 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG part3.v(5) " "Output port \"LEDG\" at part3.v(5) has no driver" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1398460531068 "|part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterModK counterModK:C0 " "Elaborating entity \"counterModK\" for hierarchy \"counterModK:C0\"" {  } { { "part3.v" "C0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460531070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterModK counterModK:C1 " "Elaborating entity \"counterModK\" for hierarchy \"counterModK:C1\"" {  } { { "part3.v" "C1" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460531087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterModK counterModK:C2 " "Elaborating entity \"counterModK\" for hierarchy \"counterModK:C2\"" {  } { { "part3.v" "C2" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460531143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterModK counterModK:C3 " "Elaborating entity \"counterModK\" for hierarchy \"counterModK:C3\"" {  } { { "part3.v" "C3" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460531201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterModK counterModK:C5 " "Elaborating entity \"counterModK\" for hierarchy \"counterModK:C5\"" {  } { { "part3.v" "C5" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460531230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twodigit_b2d_ssd twodigit_b2d_ssd:D7 " "Elaborating entity \"twodigit_b2d_ssd\" for hierarchy \"twodigit_b2d_ssd:D7\"" {  } { { "part3.v" "D7" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460531245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(107) " "Verilog HDL assignment warning at part2.v(107): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398460531469 "|part3|twodigit_b2d_ssd:D7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(108) " "Verilog HDL assignment warning at part2.v(108): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398460531469 "|part3|twodigit_b2d_ssd:D7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd twodigit_b2d_ssd:D7\|b2d_ssd:B1 " "Elaborating entity \"b2d_ssd\" for hierarchy \"twodigit_b2d_ssd:D7\|b2d_ssd:B1\"" {  } { { "part2.v" "B1" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460531470 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part2.v(85) " "Verilog HDL Case Statement warning at part2.v(85): incomplete case statement has no default case item" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1398460531503 "|part2|b2d_ssd:H2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD part2.v(85) " "Verilog HDL Always Construct warning at part2.v(85): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1398460531503 "|part2|b2d_ssd:H2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] part2.v(85) " "Inferred latch for \"SSD\[6\]\" at part2.v(85)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398460531504 "|part2|b2d_ssd:H2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] part2.v(85) " "Inferred latch for \"SSD\[5\]\" at part2.v(85)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398460531504 "|part2|b2d_ssd:H2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] part2.v(85) " "Inferred latch for \"SSD\[4\]\" at part2.v(85)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398460531504 "|part2|b2d_ssd:H2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] part2.v(85) " "Inferred latch for \"SSD\[3\]\" at part2.v(85)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398460531504 "|part2|b2d_ssd:H2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] part2.v(85) " "Inferred latch for \"SSD\[2\]\" at part2.v(85)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398460531504 "|part2|b2d_ssd:H2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] part2.v(85) " "Inferred latch for \"SSD\[1\]\" at part2.v(85)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398460531504 "|part2|b2d_ssd:H2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] part2.v(85) " "Inferred latch for \"SSD\[0\]\" at part2.v(85)" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398460531504 "|part2|b2d_ssd:H2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 B0 4 5 " "Port \"ordered port 0\" on the entity instantiation of \"B0\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND." {  } { { "part2.v" "B0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 112 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1398460531529 "|part3|twodigit_b2d_ssd:D7|b2d_ssd:B0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 B1 4 5 " "Port \"ordered port 0\" on the entity instantiation of \"B1\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND." {  } { { "part2.v" "B1" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 111 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1398460531530 "|part3|twodigit_b2d_ssd:D7|b2d_ssd:B1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[6\] " "Net \"HOURS\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[5\] " "Net \"HOURS\[5\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[5\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531531 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531531 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MINUTES\[6\] " "Net \"MINUTES\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "MINUTES\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[6\] " "Net \"HOURS\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[5\] " "Net \"HOURS\[5\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[5\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531532 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531532 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MINUTES\[6\] " "Net \"MINUTES\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "MINUTES\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[6\] " "Net \"HOURS\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[5\] " "Net \"HOURS\[5\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[5\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531532 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531532 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MINUTES\[6\] " "Net \"MINUTES\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "MINUTES\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[6\] " "Net \"HOURS\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531533 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[5\] " "Net \"HOURS\[5\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[5\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531533 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531533 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MINUTES\[6\] " "Net \"MINUTES\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "MINUTES\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[6\] " "Net \"HOURS\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[5\] " "Net \"HOURS\[5\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[5\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531534 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MINUTES\[6\] " "Net \"MINUTES\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "MINUTES\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[6\] " "Net \"HOURS\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[6\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HOURS\[5\] " "Net \"HOURS\[5\]\" is missing source, defaulting to GND" {  } { { "part3.v" "HOURS\[5\]" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1398460531534 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "twodigit_b2d_ssd:D7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"twodigit_b2d_ssd:D7\|Div0\"" {  } { { "part2.v" "Div0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460531987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "twodigit_b2d_ssd:D7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"twodigit_b2d_ssd:D7\|Mod0\"" {  } { { "part2.v" "Mod0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460531987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "twodigit_b2d_ssd:D5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"twodigit_b2d_ssd:D5\|Div0\"" {  } { { "part2.v" "Div0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460531987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "twodigit_b2d_ssd:D5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"twodigit_b2d_ssd:D5\|Mod0\"" {  } { { "part2.v" "Mod0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460531987 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1398460531987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "twodigit_b2d_ssd:D7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"twodigit_b2d_ssd:D7\|lpm_divide:Div0\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460532208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "twodigit_b2d_ssd:D7\|lpm_divide:Div0 " "Instantiated megafunction \"twodigit_b2d_ssd:D7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460532208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460532208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460532208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460532208 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398460532208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460532732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460532732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460532762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460532762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460533012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460533012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460533153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460533153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460533261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460533261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "twodigit_b2d_ssd:D7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"twodigit_b2d_ssd:D7\|lpm_divide:Mod0\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460533318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "twodigit_b2d_ssd:D7\|lpm_divide:Mod0 " "Instantiated megafunction \"twodigit_b2d_ssd:D7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460533318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460533318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460533318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460533318 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398460533318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460533391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460533391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460533435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460533435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398460533479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398460533479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "twodigit_b2d_ssd:D5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"twodigit_b2d_ssd:D5\|lpm_divide:Mod0\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460533528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "twodigit_b2d_ssd:D5\|lpm_divide:Mod0 " "Instantiated megafunction \"twodigit_b2d_ssd:D5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460533528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460533528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460533528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398460533528 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398460533528 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1398460533939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[6\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533959 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[5\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533959 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[4\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533959 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[3\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_29_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533960 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[2\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533960 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[1\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_29_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533960 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[0\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533960 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[6\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C5\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C5\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533960 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[5\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C5\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C5\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533960 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[4\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C5\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C5\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533961 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[3\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C5\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C5\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533961 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[2\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C5\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C5\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533961 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[1\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C5\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C5\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533961 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[0\] " "Latch twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C5\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C5\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533961 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[6\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533961 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[5\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533962 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[4\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533962 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[3\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_29_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533962 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[2\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533962 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[1\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_29_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533962 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[0\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_nhm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_r5f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/db/alt_u_div_r5f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533962 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[6\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C4\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C4\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533963 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[5\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C4\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C4\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533963 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[4\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C4\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C4\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533963 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[3\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C4\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C4\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533963 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[2\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C4\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C4\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533963 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[1\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C4\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C4\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533963 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[0\] " "Latch twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counterModK:C4\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal counterModK:C4\|Q\[1\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1398460533964 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1398460533964 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398460534084 "|part3|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1398460534084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1398460534299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.map.smsg " "Generated suppressed messages file D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1398460534693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398460534870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534870 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398460534948 "|part3|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1398460534948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398460534949 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398460534949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1398460534949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398460534949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398460534976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 18:15:34 2014 " "Processing ended: Fri Apr 25 18:15:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398460534976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398460534976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398460534976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398460534976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398460537141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398460537142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 18:15:36 2014 " "Processing started: Fri Apr 25 18:15:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398460537142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1398460537142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part5 -c part5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1398460537142 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1398460537566 ""}
{ "Info" "0" "" "Project  = part5" {  } {  } 0 0 "Project  = part5" 0 0 "Fitter" 0 0 1398460537566 ""}
{ "Info" "0" "" "Revision = part5" {  } {  } 0 0 "Revision = part5" 0 0 "Fitter" 0 0 1398460537567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1398460537640 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part5 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"part5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1398460537649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1398460537707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1398460537707 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1398460537797 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1398460537813 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398460538271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398460538271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398460538271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1398460538271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 1210 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398460538274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 1212 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398460538274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 1214 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398460538274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 1216 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398460538274 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1398460538274 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1398460539535 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part5.sdc " "Synopsys Design Constraints File file not found: 'part5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1398460539536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1398460539537 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~0  from: dataa  to: combout " "Cell: D5\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~0  from: datab  to: combout " "Cell: D5\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~2  from: cin  to: combout " "Cell: D5\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~2  from: dataa  to: combout " "Cell: D5\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~4  from: cin  to: combout " "Cell: D5\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~4  from: dataa  to: combout " "Cell: D5\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~6  from: cin  to: combout " "Cell: D5\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~8  from: cin  to: combout " "Cell: D5\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~32  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~31  from: datab  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~30  from: datab  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~0  from: dataa  to: combout " "Cell: D7\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~0  from: datab  to: combout " "Cell: D7\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~2  from: cin  to: combout " "Cell: D7\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~2  from: dataa  to: combout " "Cell: D7\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~4  from: cin  to: combout " "Cell: D7\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~4  from: dataa  to: combout " "Cell: D7\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~6  from: cin  to: combout " "Cell: D7\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~8  from: cin  to: combout " "Cell: D7\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~10  from: datad  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~9  from: datab  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~8  from: datab  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460539546 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1398460539546 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1398460539553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1398460539553 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1398460539554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398460539577 ""}  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 1205 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398460539577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "twodigit_b2d_ssd:D5\|b2d_ssd:B0\|Mux7~0  " "Automatically promoted node twodigit_b2d_ssd:D5\|b2d_ssd:B0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398460539577 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { twodigit_b2d_ssd:D5|b2d_ssd:B0|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 897 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398460539577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "twodigit_b2d_ssd:D5\|b2d_ssd:B1\|Mux7~0  " "Automatically promoted node twodigit_b2d_ssd:D5\|b2d_ssd:B1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398460539578 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { twodigit_b2d_ssd:D5|b2d_ssd:B1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398460539578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "twodigit_b2d_ssd:D7\|b2d_ssd:B0\|Mux7~0  " "Automatically promoted node twodigit_b2d_ssd:D7\|b2d_ssd:B0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398460539578 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { twodigit_b2d_ssd:D7|b2d_ssd:B0|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 744 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398460539578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "twodigit_b2d_ssd:D7\|b2d_ssd:B1\|Mux7~0  " "Automatically promoted node twodigit_b2d_ssd:D7\|b2d_ssd:B1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398460539578 ""}  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part2.v" 85 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { twodigit_b2d_ssd:D7|b2d_ssd:B1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 736 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398460539578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hour  " "Automatically promoted node hour " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398460539578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counterModK:C5\|Q\[2\] " "Destination node counterModK:C5\|Q\[2\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterModK:C5|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398460539578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counterModK:C5\|Q\[3\] " "Destination node counterModK:C5\|Q\[3\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterModK:C5|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398460539578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counterModK:C5\|Q\[4\] " "Destination node counterModK:C5\|Q\[4\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterModK:C5|Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398460539578 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1398460539578 ""}  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 410 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398460539578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "min  " "Automatically promoted node min " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398460539579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counterModK:C4\|Q\[2\] " "Destination node counterModK:C4\|Q\[2\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterModK:C4|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398460539579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counterModK:C4\|Q\[3\] " "Destination node counterModK:C4\|Q\[3\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterModK:C4|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398460539579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counterModK:C4\|Q\[4\] " "Destination node counterModK:C4\|Q\[4\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterModK:C4|Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398460539579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counterModK:C4\|Q\[5\] " "Destination node counterModK:C4\|Q\[5\]" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/counterModK.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterModK:C4|Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398460539579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1398460539579 ""}  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 409 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398460539579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1398460539838 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1398460539838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1398460539839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1398460539840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1398460539840 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1398460539841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1398460539841 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1398460539842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1398460539842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1398460539843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1398460539843 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_BYTE_N " "Node \"FL_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ15_AM1 " "Node \"FL_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[10\] " "Node \"FL_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[11\] " "Node \"FL_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[12\] " "Node \"FL_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[13\] " "Node \"FL_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[14\] " "Node \"FL_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[8\] " "Node \"FL_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[9\] " "Node \"FL_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N1 " "Node \"GPIO_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P1 " "Node \"GPIO_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N1 " "Node \"GPIO_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P1 " "Node \"GPIO_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT0 " "Node \"SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398460539916 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1398460539916 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398460539932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1398460540942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398460541225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1398460541234 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1398460542350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398460542350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1398460542648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.1% " "3e+02 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1398460543583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1398460543752 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1398460543752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398460545598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1398460545598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1398460545598 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1398460545612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1398460545661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1398460546082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1398460546115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1398460546302 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398460546779 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1398460547742 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone III " "11 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part3.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1398460547752 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1398460547752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.fit.smsg " "Generated suppressed messages file D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/part5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1398460547877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 210 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398460548216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 18:15:48 2014 " "Processing ended: Fri Apr 25 18:15:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398460548216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398460548216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398460548216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1398460548216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1398460549837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398460549837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 18:15:49 2014 " "Processing started: Fri Apr 25 18:15:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398460549837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1398460549837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off part5 -c part5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1398460549837 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1398460550914 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1398460550943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398460551617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 18:15:51 2014 " "Processing ended: Fri Apr 25 18:15:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398460551617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398460551617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398460551617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1398460551617 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1398460552279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1398460553695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398460553696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 18:15:53 2014 " "Processing started: Fri Apr 25 18:15:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398460553696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398460553696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part5 -c part5 " "Command: quartus_sta part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398460553696 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1398460554084 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398460554467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1398460554528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1398460554528 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1398460554697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part5.sdc " "Synopsys Design Constraints File file not found: 'part5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1398460554739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1398460554740 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hour hour " "create_clock -period 1.000 -name hour hour" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554742 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554742 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name min min " "create_clock -period 1.000 -name min min" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554742 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counterModK:C5\|Q\[1\] counterModK:C5\|Q\[1\] " "create_clock -period 1.000 -name counterModK:C5\|Q\[1\] counterModK:C5\|Q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554742 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counterModK:C4\|Q\[1\] counterModK:C4\|Q\[1\] " "create_clock -period 1.000 -name counterModK:C4\|Q\[1\] counterModK:C4\|Q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554742 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554742 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~0  from: dataa  to: combout " "Cell: D5\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~0  from: datab  to: combout " "Cell: D5\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~2  from: cin  to: combout " "Cell: D5\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~2  from: datab  to: combout " "Cell: D5\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~4  from: cin  to: combout " "Cell: D5\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~4  from: dataa  to: combout " "Cell: D5\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~6  from: cin  to: combout " "Cell: D5\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~8  from: cin  to: combout " "Cell: D5\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datad  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~32  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~31  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~30  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~0  from: dataa  to: combout " "Cell: D7\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~0  from: datab  to: combout " "Cell: D7\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~2  from: cin  to: combout " "Cell: D7\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~2  from: datab  to: combout " "Cell: D7\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~4  from: cin  to: combout " "Cell: D7\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~4  from: datab  to: combout " "Cell: D7\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~6  from: cin  to: combout " "Cell: D7\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~8  from: cin  to: combout " "Cell: D7\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~10  from: datac  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~9  from: datad  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~8  from: datac  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554894 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1398460554894 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1398460554900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554901 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1398460554902 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1398460554911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1398460554960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1398460554960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.998 " "Worst-case setup slack is -12.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.998            -163.339 counterModK:C4\|Q\[1\]  " "  -12.998            -163.339 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.224            -146.944 counterModK:C5\|Q\[1\]  " "  -12.224            -146.944 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.811             -11.431 min  " "   -2.811             -11.431 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.782            -147.034 CLOCK_50  " "   -2.782            -147.034 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.671              -4.927 hour  " "   -1.671              -4.927 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460554962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.690 " "Worst-case hold slack is -9.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.690             -66.973 counterModK:C5\|Q\[1\]  " "   -9.690             -66.973 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.620             -59.796 counterModK:C4\|Q\[1\]  " "   -8.620             -59.796 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393              -2.452 min  " "   -2.393              -2.452 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568              -2.713 hour  " "   -1.568              -2.713 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 CLOCK_50  " "    0.359               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460554968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398460554970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398460554971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.737 " "Worst-case minimum pulse width slack is -7.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.737           -3077.492 counterModK:C5\|Q\[1\]  " "   -7.737           -3077.492 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.173           -2781.613 counterModK:C4\|Q\[1\]  " "   -7.173           -2781.613 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.000 CLOCK_50  " "   -3.000             -75.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 min  " "   -1.000              -6.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 hour  " "   -1.000              -5.000 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460554973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460554973 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1398460555342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1398460555368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1398460555916 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~0  from: dataa  to: combout " "Cell: D5\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~0  from: datab  to: combout " "Cell: D5\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~2  from: cin  to: combout " "Cell: D5\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~2  from: datab  to: combout " "Cell: D5\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~4  from: cin  to: combout " "Cell: D5\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~4  from: dataa  to: combout " "Cell: D5\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~6  from: cin  to: combout " "Cell: D5\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~8  from: cin  to: combout " "Cell: D5\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datad  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~32  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~31  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~30  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~0  from: dataa  to: combout " "Cell: D7\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~0  from: datab  to: combout " "Cell: D7\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~2  from: cin  to: combout " "Cell: D7\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~2  from: datab  to: combout " "Cell: D7\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~4  from: cin  to: combout " "Cell: D7\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~4  from: datab  to: combout " "Cell: D7\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~6  from: cin  to: combout " "Cell: D7\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~8  from: cin  to: combout " "Cell: D7\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~10  from: datac  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~9  from: datad  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~8  from: datac  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1398460555975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1398460555982 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1398460555999 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1398460555999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.569 " "Worst-case setup slack is -11.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.569            -145.342 counterModK:C4\|Q\[1\]  " "  -11.569            -145.342 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.929            -131.176 counterModK:C5\|Q\[1\]  " "  -10.929            -131.176 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.399              -9.629 min  " "   -2.399              -9.629 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362            -122.495 CLOCK_50  " "   -2.362            -122.495 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333              -3.766 hour  " "   -1.333              -3.766 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460556005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.500 " "Worst-case hold slack is -8.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.500             -58.772 counterModK:C5\|Q\[1\]  " "   -8.500             -58.772 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.581             -52.522 counterModK:C4\|Q\[1\]  " "   -7.581             -52.522 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165              -2.289 min  " "   -2.165              -2.289 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395              -2.527 hour  " "   -1.395              -2.527 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460556015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398460556020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398460556025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.868 " "Worst-case minimum pulse width slack is -6.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.868           -2684.043 counterModK:C5\|Q\[1\]  " "   -6.868           -2684.043 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.311           -2415.625 counterModK:C4\|Q\[1\]  " "   -6.311           -2415.625 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.000 CLOCK_50  " "   -3.000             -75.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 min  " "   -1.000              -6.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 hour  " "   -1.000              -5.000 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460556030 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1398460556452 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~0  from: dataa  to: combout " "Cell: D5\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~0  from: datab  to: combout " "Cell: D5\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~2  from: cin  to: combout " "Cell: D5\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~2  from: datab  to: combout " "Cell: D5\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~4  from: cin  to: combout " "Cell: D5\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~4  from: dataa  to: combout " "Cell: D5\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~6  from: cin  to: combout " "Cell: D5\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Add0~8  from: cin  to: combout " "Cell: D5\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datad  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: D5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~32  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~31  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~30  from: datad  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: D5\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~0  from: dataa  to: combout " "Cell: D7\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~0  from: datab  to: combout " "Cell: D7\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~2  from: cin  to: combout " "Cell: D7\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~2  from: datab  to: combout " "Cell: D7\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~4  from: cin  to: combout " "Cell: D7\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~4  from: datab  to: combout " "Cell: D7\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~6  from: cin  to: combout " "Cell: D7\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Add0~8  from: cin  to: combout " "Cell: D7\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[142\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[143\]~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: D7\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~10  from: datac  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~9  from: datad  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~8  from: datac  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: D7\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556580 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1398460556580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1398460556591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1398460556591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.278 " "Worst-case setup slack is -7.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.278             -90.109 counterModK:C4\|Q\[1\]  " "   -7.278             -90.109 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.364             -78.605 counterModK:C5\|Q\[1\]  " "   -6.364             -78.605 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212              -4.662 min  " "   -1.212              -4.662 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195             -54.546 CLOCK_50  " "   -1.195             -54.546 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536              -1.288 hour  " "   -0.536              -1.288 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460556599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.537 " "Worst-case hold slack is -5.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.537             -38.363 counterModK:C5\|Q\[1\]  " "   -5.537             -38.363 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000             -34.723 counterModK:C4\|Q\[1\]  " "   -5.000             -34.723 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415              -1.473 min  " "   -1.415              -1.473 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980              -1.780 hour  " "   -0.980              -1.780 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_50  " "    0.188               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460556613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398460556623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398460556634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.138 " "Worst-case minimum pulse width slack is -4.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.138           -1511.083 counterModK:C5\|Q\[1\]  " "   -4.138           -1511.083 counterModK:C5\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.779           -1360.054 counterModK:C4\|Q\[1\]  " "   -3.779           -1360.054 counterModK:C4\|Q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.090 CLOCK_50  " "   -3.000             -96.090 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 min  " "   -1.000              -6.000 min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 hour  " "   -1.000              -5.000 hour " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398460556643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398460556643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1398460559356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1398460559356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398460559507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 18:15:59 2014 " "Processing ended: Fri Apr 25 18:15:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398460559507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398460559507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398460559507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398460559507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398460561206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398460561206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 18:16:01 2014 " "Processing started: Fri Apr 25 18:16:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398460561206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398460561206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off part5 -c part5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398460561206 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part5_6_1200mv_85c_slow.vo D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/ simulation " "Generated file part5_6_1200mv_85c_slow.vo in folder \"D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398460561932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part5_6_1200mv_0c_slow.vo D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/ simulation " "Generated file part5_6_1200mv_0c_slow.vo in folder \"D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398460562022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part5_min_1200mv_0c_fast.vo D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/ simulation " "Generated file part5_min_1200mv_0c_fast.vo in folder \"D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398460562123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part5.vo D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/ simulation " "Generated file part5.vo in folder \"D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398460562227 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part5_6_1200mv_85c_v_slow.sdo D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/ simulation " "Generated file part5_6_1200mv_85c_v_slow.sdo in folder \"D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398460562291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part5_6_1200mv_0c_v_slow.sdo D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/ simulation " "Generated file part5_6_1200mv_0c_v_slow.sdo in folder \"D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398460562357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part5_min_1200mv_0c_v_fast.sdo D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/ simulation " "Generated file part5_min_1200mv_0c_v_fast.sdo in folder \"D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398460562447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part5_v.sdo D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/ simulation " "Generated file part5_v.sdo in folder \"D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício5/part5.Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398460562510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398460562567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 18:16:02 2014 " "Processing ended: Fri Apr 25 18:16:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398460562567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398460562567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398460562567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398460562567 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 328 s " "Quartus II Full Compilation was successful. 0 errors, 328 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398460563188 ""}
