{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.441942",
   "Default View_TopLeft":"1416,-233",
   "ExpandedHierarchyInLayout":"/Action_RAM",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3710 -y 790 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3710 -y 820 -defaultsOSRD
preplace port port-id_active -pg 1 -lvl 9 -x 3710 -y 670 -defaultsOSRD
preplace port port-id_finish -pg 1 -lvl 9 -x 3710 -y 730 -defaultsOSRD
preplace port port-id_idle -pg 1 -lvl 9 -x 3710 -y 700 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 9 -x 3710 -y 760 -defaultsOSRD
preplace inst Action_RAM -pg 1 -lvl 8 -x 3040 -y 202 -defaultsOSRD
preplace inst CU_0 -pg 1 -lvl 4 -x 1340 -y 420 -defaultsOSRD
preplace inst MII_0 -pg 1 -lvl 7 -x 2460 -y 230 -defaultsOSRD
preplace inst QA_0 -pg 1 -lvl 7 -x 2460 -y 550 -defaultsOSRD
preplace inst RD_0 -pg 1 -lvl 6 -x 2090 -y 220 -defaultsOSRD
preplace inst SD_0 -pg 1 -lvl 6 -x 2090 -y 490 -defaultsOSRD
preplace inst intellight_0 -pg 1 -lvl 3 -x 920 -y 410 -defaultsOSRD
preplace inst PG_0 -pg 1 -lvl 5 -x 1710 -y 480 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -x 920 -y 680 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 590 -y 660 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 840 -defaultsOSRD
preplace inst rst_clk_100M -pg 1 -lvl 1 -x 220 -y 1070 -defaultsOSRD
preplace inst Action_RAM|const_1 -pg 1 -lvl 1 -x 3060 -y 472 -defaultsOSRD
preplace inst Action_RAM|cons_0000 -pg 1 -lvl 1 -x 3060 -y 232 -defaultsOSRD
preplace inst Action_RAM|Action_RAM0 -pg 1 -lvl 2 -x 3370 -y 242 -defaultsOSRD
preplace inst Action_RAM|Action_RAM1 -pg 1 -lvl 2 -x 3370 -y 642 -defaultsOSRD
preplace inst Action_RAM|Action_RAM2 -pg 1 -lvl 2 -x 3370 -y 1022 -defaultsOSRD
preplace inst Action_RAM|Action_RAM3 -pg 1 -lvl 2 -x 3370 -y 1402 -defaultsOSRD
preplace netloc Action_RAM_D0 1 2 7 750 40 NJ 40 NJ 40 NJ 40 2250 380 2650J 1612 3630
preplace netloc Action_RAM_D1 1 2 7 760 70 NJ 70 NJ 70 NJ 70 2240 390 2640J 1622 3620
preplace netloc Action_RAM_D2 1 2 7 750 570 1150J 620 NJ 620 1840J 680 2250 770 2600J 1672 3610
preplace netloc Action_RAM_D3 1 2 7 760 580 1100J 630 NJ 630 1830J 670 2270 740 2610J 1682 3600
preplace netloc CU_0_Arand 1 4 1 1520 300n
preplace netloc CU_0_Asel 1 4 1 1530 280n
preplace netloc CU_0_S0 1 4 2 NJ 320 1870
preplace netloc CU_0_finish 1 2 7 760 590 1070J 640 1510 750 NJ 750 NJ 750 2630J 1632 3670J
preplace netloc CU_0_idle 1 4 5 1500J 760 NJ 760 NJ 760 2620J 1642 3660J
preplace netloc CU_0_wen 1 4 3 1520J 640 NJ 640 2230
preplace netloc MII_0_READ_ADDR 1 2 6 740 50 NJ 50 NJ 50 NJ 50 NJ 50 2810
preplace netloc MII_0_WRITE_ADDR 1 7 1 2780 160n
preplace netloc MII_0_en0 1 7 1 2720 260n
preplace netloc MII_0_en1 1 7 1 2690 280n
preplace netloc MII_0_en2 1 7 1 2670 300n
preplace netloc MII_0_en3 1 7 1 2660 320n
preplace netloc MII_0_wen0 1 7 1 2770 180n
preplace netloc MII_0_wen1 1 7 1 2760 200n
preplace netloc MII_0_wen2 1 7 1 2750 220n
preplace netloc MII_0_wen3 1 7 1 2740 240n
preplace netloc PG_0_A 1 5 2 1900 350 2260
preplace netloc PG_0_Amax 1 5 2 1910 630 2240J
preplace netloc PG_0_Amin 1 5 1 1830 270n
preplace netloc QA_0_Qnew 1 7 1 2700 412n
preplace netloc RD_0_R 1 6 1 2220 220n
preplace netloc SD_0_S 1 6 1 2210 230n
preplace netloc axi_intc_0_irq 1 0 4 10 730 430J 770 NJ 770 1120
preplace netloc clka_0_1 1 0 8 20 950 440 750 730 250 1160 180 1560 220 1940 80 2270 80 2790J
preplace netloc intellight_0_R0 1 3 3 1110 190 NJ 190 NJ
preplace netloc intellight_0_R1 1 3 3 1150 200 NJ 200 1910J
preplace netloc intellight_0_R2 1 3 3 1080 140 NJ 140 1930J
preplace netloc intellight_0_active 1 3 6 1130 60 NJ 60 NJ 60 NJ 60 2730J 1652 3650J
preplace netloc intellight_0_alpha 1 3 4 1070 170 NJ 170 1860J 660 2280J
preplace netloc intellight_0_gamma 1 3 4 1060 150 NJ 150 1880J 650 NJ
preplace netloc intellight_0_max_episode 1 3 1 1090 430n
preplace netloc intellight_0_max_step 1 3 1 1140 410n
preplace netloc intellight_0_seed_16bit 1 3 1 1120 390n
preplace netloc intellight_0_start 1 3 6 1170 210 1540 340 1850 780 NJ 780 2590J 1662 3690J
preplace netloc intellight_0_traffic 1 3 3 1100 160 NJ 160 1890J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 960 410
preplace netloc rst_clk_100M_peripheral_aresetn 1 1 2 450 740 740
preplace netloc rsta_0_1 1 1 7 420J 240 NJ 240 1180 220 1550 230 1920 90 2280 70 2800J
preplace netloc axi_smc_M00_AXI 1 2 1 N 650
preplace netloc axi_smc_M01_AXI 1 2 1 720 340n
preplace netloc processing_system7_0_DDR 1 1 8 NJ 790 NJ 790 NJ 790 NJ 790 NJ 790 NJ 790 2680J 12 3680J
preplace netloc processing_system7_0_FIXED_IO 1 1 8 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 2710J 22 3640J
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 410 640n
preplace netloc Action_RAM|MII_0_READ_ADDR 1 0 2 NJ 332 3190
preplace netloc Action_RAM|MII_0_WRITE_ADDR 1 0 2 NJ 392 3230
preplace netloc Action_RAM|MII_0_wen0 1 0 2 NJ 372 N
preplace netloc Action_RAM|MII_0_wen1 1 0 2 NJ 772 N
preplace netloc Action_RAM|MII_0_wen2 1 0 2 NJ 792 3180
preplace netloc Action_RAM|MII_0_wen3 1 0 2 NJ 812 3140
preplace netloc Action_RAM|RAM1_douta 1 1 2 3240 452 NJ
preplace netloc Action_RAM|RAM2_douta 1 1 2 3240 832 NJ
preplace netloc Action_RAM|RAM3_douta 1 1 2 3240 1212 NJ
preplace netloc Action_RAM|blk_mem_gen_0_douta 1 1 2 3240 432 NJ
preplace netloc Action_RAM|clka_0_1 1 0 2 NJ 292 3160
preplace netloc Action_RAM|const_1_dout 1 1 1 3220 192n
preplace netloc Action_RAM|dinb_0_1 1 0 2 NJ 412 3210
preplace netloc Action_RAM|enb1_1 1 0 2 2980J 732 N
preplace netloc Action_RAM|enb2_1 1 0 2 NJ 1112 N
preplace netloc Action_RAM|enb3_1 1 0 2 NJ 1492 N
preplace netloc Action_RAM|enb_1 1 0 2 2970J 362 3200
preplace netloc Action_RAM|rsta_0_1 1 0 2 NJ 312 3170
preplace netloc Action_RAM|xlconstant_0_dout 1 1 1 3150 232n
levelinfo -pg 1 -10 220 590 920 1340 1710 2090 2460 3040 3710
levelinfo -hier Action_RAM * 3060 3370 *
pagesize -pg 1 -db -bbox -sgen -10 0 3820 2070
pagesize -hier Action_RAM -db -bbox -sgen 2940 52 3520 1592
"
}
{
   "da_axi4_cnt":"2"
}
