Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May  8 10:43:56 2025
| Host         : lukash-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rgb_led_controller_top_control_sets_placed.rpt
| Design       : rgb_led_controller_top
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |              88 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+-------------------+------------------+----------------+--------------+
|     Clock Signal     |             Enable Signal            |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------+-------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | btn_left/E[0]                        | BTNC_IBUF         |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                      | BTNC_IBUF         |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | controller/brightness_reg[7]_i_1_n_0 | BTNC_IBUF         |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                      |                   |                8 |             16 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                      | btn_left/sig_btn  |                5 |             22 |         4.40 |
|  CLK100MHZ_IBUF_BUFG |                                      | btn_right/sig_btn |                5 |             22 |         4.40 |
|  CLK100MHZ_IBUF_BUFG |                                      | btn_up/sig_btn    |                5 |             22 |         4.40 |
|  CLK100MHZ_IBUF_BUFG |                                      | btn_down/sig_btn  |                5 |             22 |         4.40 |
+----------------------+--------------------------------------+-------------------+------------------+----------------+--------------+


