<stg><name>Linear_layer_qkv</name>


<trans_list>

<trans id="142" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="11" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="15" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %v5_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v5_0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln23 = icmp eq i4 %v5_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %v5 = add i4 %v5_0, 1

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln23, label %.preheader366.preheader, label %.preheader367.preheader

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader367.preheader:0  %tmp_26 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v5_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="14">
<![CDATA[
.preheader367.preheader:1  %zext_ln203 = zext i14 %tmp_26 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader367.preheader:2  %tmp_27 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v5_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="12">
<![CDATA[
.preheader367.preheader:3  %zext_ln203_5 = zext i12 %tmp_27 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader367.preheader:4  %sub_ln203 = sub i15 %zext_ln203, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader367.preheader:5  br label %.preheader367

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader366.preheader:0  br label %.preheader366

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader367:0  %v6_0 = phi i10 [ %v6, %0 ], [ 0, %.preheader367.preheader ]

]]></Node>
<StgValue><ssdm name="v6_0"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader367:1  %icmp_ln24 = icmp eq i10 %v6_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader367:2  %empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader367:3  %v6 = add i10 %v6_0, 1

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader367:4  br i1 %icmp_ln24, label %.loopexit.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="10">
<![CDATA[
:0  %zext_ln203_6 = zext i10 %v6_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln203 = add i15 %sub_ln203, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="15">
<![CDATA[
:2  %sext_ln203 = sext i15 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v3_V_addr = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="v3_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
:4  store i24 0, i24* %v3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader367

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader366:0  %i_0 = phi i4 [ %i, %l_gemm_i_end ], [ 0, %.preheader366.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader366:1  %icmp_ln28 = icmp eq i4 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader366:2  %empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader366:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader366:4  br i1 %icmp_ln28, label %.preheader.preheader, label %l_gemm_i_begin

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_gemm_i_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_gemm_i_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_gemm_i_begin:2  %tmp_28 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="14">
<![CDATA[
l_gemm_i_begin:3  %zext_ln31 = zext i14 %tmp_28 to i15

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_gemm_i_begin:4  %tmp_29 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="12">
<![CDATA[
l_gemm_i_begin:5  %zext_ln31_1 = zext i12 %tmp_29 to i15

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_gemm_i_begin:6  %sub_ln31 = sub i15 %zext_ln31, %zext_ln31_1

]]></Node>
<StgValue><ssdm name="sub_ln31"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i_begin:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i10 [ 0, %l_gemm_i_begin ], [ %j, %l_j_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln29 = icmp eq i10 %j_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j = add i10 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln29, label %l_gemm_i_end, label %l_j_begin

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_begin:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="10">
<![CDATA[
l_j_begin:2  %zext_ln32 = zext i10 %j_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j_begin:3  %tmp_32 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="21" op_0_bw="20">
<![CDATA[
l_j_begin:4  %zext_ln32_1 = zext i20 %tmp_32 to i21

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_j_begin:5  %tmp_33 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %j_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="21" op_0_bw="18">
<![CDATA[
l_j_begin:6  %zext_ln32_2 = zext i18 %tmp_33 to i21

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_j_begin:7  %sub_ln32 = sub i21 %zext_ln32_1, %zext_ln32_2

]]></Node>
<StgValue><ssdm name="sub_ln32"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j_begin:8  %add_ln36 = add i15 %sub_ln31, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="15">
<![CDATA[
l_j_begin:9  %sext_ln36 = sext i15 %add_ln36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_begin:10  %v3_V_addr_1 = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="v3_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
l_j_begin:11  br label %2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_gemm_i_end:0  %empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i_end:1  br label %.preheader366

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i10 [ 0, %l_j_begin ], [ %k, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln30 = icmp eq i10 %k_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %k = add i10 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln30, label %l_j_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="21" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:1  %zext_ln31_2 = zext i10 %k_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:2  %zext_ln31_3 = zext i10 %k_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:3  %add_ln31 = add i15 %zext_ln31_3, %sub_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:6  %add_ln32 = add i21 %zext_ln31_2, %sub_ln32

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:7  %sext_ln32 = sext i21 %add_ln32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="20" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:8  %v1_V_addr = getelementptr [589824 x i24]* %v1_V, i64 0, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="v1_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:10  %v11_V = load i24* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v11_V"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_end:0  %empty_385 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
l_j_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:10  %v11_V = load i24* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v11_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:4  %sext_ln31 = sext i15 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:5  %v0_V_addr = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="v0_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:9  %v10_V = load i24* %v0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v10_V"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:10  %v11_V = load i24* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v11_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:9  %v10_V = load i24* %v0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v10_V"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:10  %v11_V = load i24* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v11_V"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:16  %v15_V = load i24* %v3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v15_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:11  %v12_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v10_V, i16 0)

]]></Node>
<StgValue><ssdm name="v12_V"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:12  %v13_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v11_V, i16 0)

]]></Node>
<StgValue><ssdm name="v13_V"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="72" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:13  %sext_ln1116 = sext i40 %v12_V to i72

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="72" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:14  %sext_ln1118 = sext i40 %v13_V to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:15  %r_V = mul i72 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:16  %v15_V = load i24* %v3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v15_V"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:17  %v16_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="v16_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:18  %v17_V = add i24 %v15_V, %v16_V

]]></Node>
<StgValue><ssdm name="v17_V"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="24" op_1_bw="14" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:19  store i24 %v17_V, i24* %v3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83:20  br label %2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i1_0 = phi i4 [ %i1, %l_bias_i1_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln43 = icmp eq i4 %i1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i1 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln43, label %4, label %l_bias_i1_begin

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_bias_i1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_bias_i1_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_bias_i1_begin:2  %tmp_30 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i1_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="14">
<![CDATA[
l_bias_i1_begin:3  %zext_ln46 = zext i14 %tmp_30 to i15

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_bias_i1_begin:4  %tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i1_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="12">
<![CDATA[
l_bias_i1_begin:5  %zext_ln46_1 = zext i12 %tmp_31 to i15

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_bias_i1_begin:6  %sub_ln46 = sub i15 %zext_ln46, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i1_begin:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln51"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j1_0 = phi i10 [ 0, %l_bias_i1_begin ], [ %j1, %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]

]]></Node>
<StgValue><ssdm name="j1_0"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln44 = icmp eq i10 %j1_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j1 = add i10 %j1_0, 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln44, label %l_bias_i1_end, label %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %zext_ln45 = zext i10 %j1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %zext_ln46_2 = zext i10 %j1_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %add_ln46 = add i15 %sub_ln46, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %sext_ln46 = sext i15 %add_ln46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %v3_V_addr_2 = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln46

]]></Node>
<StgValue><ssdm name="v3_V_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %v2_V_addr = getelementptr [768 x i24]* %v2_V, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="v2_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %v20_V = load i24* %v2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v20_V"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %v21_V = load i24* %v3_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v21_V"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_bias_i1_end:0  %empty_389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i1_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %v20_V = load i24* %v2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v20_V"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %v21_V = load i24* %v3_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v21_V"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  %v22_V = add i24 %v21_V, %v20_V

]]></Node>
<StgValue><ssdm name="v22_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="24" op_1_bw="14" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  store i24 %v22_V, i24* %v3_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  br label %3

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="165" name="v0_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="v1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="v2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="v3_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="170" from="StgValue_169" to="v5_0" fromId="169" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="171" from="br_ln23" to="v5_0" fromId="16" toId="17">
</dataflow>
<dataflow id="172" from="v5" to="v5_0" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="br_ln0" to="v5_0" fromId="40" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="174" from="v5_0" to="icmp_ln23" fromId="17" toId="18">
</dataflow>
<dataflow id="176" from="StgValue_175" to="icmp_ln23" fromId="175" toId="18">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="177" toId="19">
</dataflow>
<dataflow id="180" from="StgValue_179" to="empty" fromId="179" toId="19">
</dataflow>
<dataflow id="181" from="StgValue_179" to="empty" fromId="179" toId="19">
</dataflow>
<dataflow id="182" from="StgValue_179" to="empty" fromId="179" toId="19">
</dataflow>
<dataflow id="183" from="v5_0" to="v5" fromId="17" toId="20">
</dataflow>
<dataflow id="185" from="StgValue_184" to="v5" fromId="184" toId="20">
</dataflow>
<dataflow id="186" from="icmp_ln23" to="br_ln23" fromId="18" toId="21">
</dataflow>
<dataflow id="188" from="_ssdm_op_BitConcatenate.i14.i4.i10" to="tmp_26" fromId="187" toId="22">
</dataflow>
<dataflow id="189" from="v5_0" to="tmp_26" fromId="17" toId="22">
</dataflow>
<dataflow id="191" from="StgValue_190" to="tmp_26" fromId="190" toId="22">
</dataflow>
<dataflow id="192" from="tmp_26" to="zext_ln203" fromId="22" toId="23">
</dataflow>
<dataflow id="194" from="_ssdm_op_BitConcatenate.i12.i4.i8" to="tmp_27" fromId="193" toId="24">
</dataflow>
<dataflow id="195" from="v5_0" to="tmp_27" fromId="17" toId="24">
</dataflow>
<dataflow id="197" from="StgValue_196" to="tmp_27" fromId="196" toId="24">
</dataflow>
<dataflow id="198" from="tmp_27" to="zext_ln203_5" fromId="24" toId="25">
</dataflow>
<dataflow id="199" from="zext_ln203" to="sub_ln203" fromId="23" toId="26">
</dataflow>
<dataflow id="200" from="zext_ln203_5" to="sub_ln203" fromId="25" toId="26">
</dataflow>
<dataflow id="201" from="v6" to="v6_0" fromId="32" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="202" from="br_ln24" to="v6_0" fromId="39" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="203" from="StgValue_190" to="v6_0" fromId="190" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="br_ln24" to="v6_0" fromId="27" toId="29">
</dataflow>
<dataflow id="205" from="v6_0" to="icmp_ln24" fromId="29" toId="30">
</dataflow>
<dataflow id="207" from="StgValue_206" to="icmp_ln24" fromId="206" toId="30">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecLoopTripCount" to="empty_381" fromId="177" toId="31">
</dataflow>
<dataflow id="210" from="StgValue_209" to="empty_381" fromId="209" toId="31">
</dataflow>
<dataflow id="211" from="StgValue_209" to="empty_381" fromId="209" toId="31">
</dataflow>
<dataflow id="212" from="StgValue_209" to="empty_381" fromId="209" toId="31">
</dataflow>
<dataflow id="213" from="v6_0" to="v6" fromId="29" toId="32">
</dataflow>
<dataflow id="215" from="StgValue_214" to="v6" fromId="214" toId="32">
</dataflow>
<dataflow id="216" from="icmp_ln24" to="br_ln24" fromId="30" toId="33">
</dataflow>
<dataflow id="217" from="v6_0" to="zext_ln203_6" fromId="29" toId="34">
</dataflow>
<dataflow id="218" from="sub_ln203" to="add_ln203" fromId="26" toId="35">
</dataflow>
<dataflow id="219" from="zext_ln203_6" to="add_ln203" fromId="34" toId="35">
</dataflow>
<dataflow id="220" from="add_ln203" to="sext_ln203" fromId="35" toId="36">
</dataflow>
<dataflow id="221" from="v3_V" to="v3_V_addr" fromId="168" toId="37">
</dataflow>
<dataflow id="223" from="StgValue_222" to="v3_V_addr" fromId="222" toId="37">
</dataflow>
<dataflow id="224" from="sext_ln203" to="v3_V_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="226" from="StgValue_225" to="store_ln25" fromId="225" toId="38">
</dataflow>
<dataflow id="227" from="v3_V_addr" to="store_ln25" fromId="37" toId="38">
</dataflow>
<dataflow id="228" from="i" to="i_0" fromId="44" toId="41">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="br_ln28" to="i_0" fromId="73" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="230" from="StgValue_169" to="i_0" fromId="169" toId="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="231" from="br_ln28" to="i_0" fromId="28" toId="41">
</dataflow>
<dataflow id="232" from="i_0" to="icmp_ln28" fromId="41" toId="42">
</dataflow>
<dataflow id="233" from="StgValue_175" to="icmp_ln28" fromId="175" toId="42">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecLoopTripCount" to="empty_382" fromId="177" toId="43">
</dataflow>
<dataflow id="235" from="StgValue_179" to="empty_382" fromId="179" toId="43">
</dataflow>
<dataflow id="236" from="StgValue_179" to="empty_382" fromId="179" toId="43">
</dataflow>
<dataflow id="237" from="StgValue_179" to="empty_382" fromId="179" toId="43">
</dataflow>
<dataflow id="238" from="i_0" to="i" fromId="41" toId="44">
</dataflow>
<dataflow id="239" from="StgValue_184" to="i" fromId="184" toId="44">
</dataflow>
<dataflow id="240" from="icmp_ln28" to="br_ln28" fromId="42" toId="45">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="241" toId="46">
</dataflow>
<dataflow id="244" from="p_str" to="specloopname_ln28" fromId="243" toId="46">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="245" toId="47">
</dataflow>
<dataflow id="247" from="p_str" to="tmp" fromId="243" toId="47">
</dataflow>
<dataflow id="248" from="_ssdm_op_BitConcatenate.i14.i4.i10" to="tmp_28" fromId="187" toId="48">
</dataflow>
<dataflow id="249" from="i_0" to="tmp_28" fromId="41" toId="48">
</dataflow>
<dataflow id="250" from="StgValue_190" to="tmp_28" fromId="190" toId="48">
</dataflow>
<dataflow id="251" from="tmp_28" to="zext_ln31" fromId="48" toId="49">
</dataflow>
<dataflow id="252" from="_ssdm_op_BitConcatenate.i12.i4.i8" to="tmp_29" fromId="193" toId="50">
</dataflow>
<dataflow id="253" from="i_0" to="tmp_29" fromId="41" toId="50">
</dataflow>
<dataflow id="254" from="StgValue_196" to="tmp_29" fromId="196" toId="50">
</dataflow>
<dataflow id="255" from="tmp_29" to="zext_ln31_1" fromId="50" toId="51">
</dataflow>
<dataflow id="256" from="zext_ln31" to="sub_ln31" fromId="49" toId="52">
</dataflow>
<dataflow id="257" from="zext_ln31_1" to="sub_ln31" fromId="51" toId="52">
</dataflow>
<dataflow id="258" from="StgValue_190" to="j_0" fromId="190" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="259" from="br_ln29" to="j_0" fromId="53" toId="55">
</dataflow>
<dataflow id="260" from="j" to="j_0" fromId="58" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="br_ln29" to="j_0" fromId="87" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="262" from="j_0" to="icmp_ln29" fromId="55" toId="56">
</dataflow>
<dataflow id="263" from="StgValue_206" to="icmp_ln29" fromId="206" toId="56">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecLoopTripCount" to="empty_383" fromId="177" toId="57">
</dataflow>
<dataflow id="265" from="StgValue_209" to="empty_383" fromId="209" toId="57">
</dataflow>
<dataflow id="266" from="StgValue_209" to="empty_383" fromId="209" toId="57">
</dataflow>
<dataflow id="267" from="StgValue_209" to="empty_383" fromId="209" toId="57">
</dataflow>
<dataflow id="268" from="j_0" to="j" fromId="55" toId="58">
</dataflow>
<dataflow id="269" from="StgValue_214" to="j" fromId="214" toId="58">
</dataflow>
<dataflow id="270" from="icmp_ln29" to="br_ln29" fromId="56" toId="59">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="241" toId="60">
</dataflow>
<dataflow id="273" from="p_str1" to="specloopname_ln29" fromId="272" toId="60">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecRegionBegin" to="tmp_8" fromId="245" toId="61">
</dataflow>
<dataflow id="275" from="p_str1" to="tmp_8" fromId="272" toId="61">
</dataflow>
<dataflow id="276" from="j_0" to="zext_ln32" fromId="55" toId="62">
</dataflow>
<dataflow id="278" from="_ssdm_op_BitConcatenate.i20.i10.i10" to="tmp_32" fromId="277" toId="63">
</dataflow>
<dataflow id="279" from="j_0" to="tmp_32" fromId="55" toId="63">
</dataflow>
<dataflow id="280" from="StgValue_190" to="tmp_32" fromId="190" toId="63">
</dataflow>
<dataflow id="281" from="tmp_32" to="zext_ln32_1" fromId="63" toId="64">
</dataflow>
<dataflow id="283" from="_ssdm_op_BitConcatenate.i18.i10.i8" to="tmp_33" fromId="282" toId="65">
</dataflow>
<dataflow id="284" from="j_0" to="tmp_33" fromId="55" toId="65">
</dataflow>
<dataflow id="285" from="StgValue_196" to="tmp_33" fromId="196" toId="65">
</dataflow>
<dataflow id="286" from="tmp_33" to="zext_ln32_2" fromId="65" toId="66">
</dataflow>
<dataflow id="287" from="zext_ln32_1" to="sub_ln32" fromId="64" toId="67">
</dataflow>
<dataflow id="288" from="zext_ln32_2" to="sub_ln32" fromId="66" toId="67">
</dataflow>
<dataflow id="289" from="sub_ln31" to="add_ln36" fromId="52" toId="68">
</dataflow>
<dataflow id="290" from="zext_ln32" to="add_ln36" fromId="62" toId="68">
</dataflow>
<dataflow id="291" from="add_ln36" to="sext_ln36" fromId="68" toId="69">
</dataflow>
<dataflow id="292" from="v3_V" to="v3_V_addr_1" fromId="168" toId="70">
</dataflow>
<dataflow id="293" from="StgValue_222" to="v3_V_addr_1" fromId="222" toId="70">
</dataflow>
<dataflow id="294" from="sext_ln36" to="v3_V_addr_1" fromId="69" toId="70">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecRegionEnd" to="empty_386" fromId="295" toId="72">
</dataflow>
<dataflow id="297" from="p_str" to="empty_386" fromId="243" toId="72">
</dataflow>
<dataflow id="298" from="tmp" to="empty_386" fromId="47" toId="72">
</dataflow>
<dataflow id="299" from="StgValue_190" to="k_0" fromId="190" toId="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="300" from="br_ln30" to="k_0" fromId="71" toId="74">
</dataflow>
<dataflow id="301" from="k" to="k_0" fromId="77" toId="74">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="302" from="br_ln30" to="k_0" fromId="106" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="303" from="k_0" to="icmp_ln30" fromId="74" toId="75">
</dataflow>
<dataflow id="304" from="StgValue_206" to="icmp_ln30" fromId="206" toId="75">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecLoopTripCount" to="empty_384" fromId="177" toId="76">
</dataflow>
<dataflow id="306" from="StgValue_209" to="empty_384" fromId="209" toId="76">
</dataflow>
<dataflow id="307" from="StgValue_209" to="empty_384" fromId="209" toId="76">
</dataflow>
<dataflow id="308" from="StgValue_209" to="empty_384" fromId="209" toId="76">
</dataflow>
<dataflow id="309" from="k_0" to="k" fromId="74" toId="77">
</dataflow>
<dataflow id="310" from="StgValue_214" to="k" fromId="214" toId="77">
</dataflow>
<dataflow id="311" from="icmp_ln30" to="br_ln30" fromId="75" toId="78">
</dataflow>
<dataflow id="312" from="k_0" to="zext_ln31_2" fromId="74" toId="79">
</dataflow>
<dataflow id="313" from="k_0" to="zext_ln31_3" fromId="74" toId="80">
</dataflow>
<dataflow id="314" from="zext_ln31_3" to="add_ln31" fromId="80" toId="81">
</dataflow>
<dataflow id="315" from="sub_ln31" to="add_ln31" fromId="52" toId="81">
</dataflow>
<dataflow id="316" from="zext_ln31_2" to="add_ln32" fromId="79" toId="82">
</dataflow>
<dataflow id="317" from="sub_ln32" to="add_ln32" fromId="67" toId="82">
</dataflow>
<dataflow id="318" from="add_ln32" to="sext_ln32" fromId="82" toId="83">
</dataflow>
<dataflow id="319" from="v1_V" to="v1_V_addr" fromId="166" toId="84">
</dataflow>
<dataflow id="320" from="StgValue_222" to="v1_V_addr" fromId="222" toId="84">
</dataflow>
<dataflow id="321" from="sext_ln32" to="v1_V_addr" fromId="83" toId="84">
</dataflow>
<dataflow id="322" from="v1_V_addr" to="v11_V" fromId="84" toId="85">
</dataflow>
<dataflow id="323" from="_ssdm_op_SpecRegionEnd" to="empty_385" fromId="295" toId="86">
</dataflow>
<dataflow id="324" from="p_str1" to="empty_385" fromId="272" toId="86">
</dataflow>
<dataflow id="325" from="tmp_8" to="empty_385" fromId="61" toId="86">
</dataflow>
<dataflow id="326" from="v1_V_addr" to="v11_V" fromId="84" toId="88">
</dataflow>
<dataflow id="327" from="add_ln31" to="sext_ln31" fromId="81" toId="89">
</dataflow>
<dataflow id="328" from="v0_V" to="v0_V_addr" fromId="165" toId="90">
</dataflow>
<dataflow id="329" from="StgValue_222" to="v0_V_addr" fromId="222" toId="90">
</dataflow>
<dataflow id="330" from="sext_ln31" to="v0_V_addr" fromId="89" toId="90">
</dataflow>
<dataflow id="331" from="v0_V_addr" to="v10_V" fromId="90" toId="91">
</dataflow>
<dataflow id="332" from="v1_V_addr" to="v11_V" fromId="84" toId="92">
</dataflow>
<dataflow id="333" from="v0_V_addr" to="v10_V" fromId="90" toId="93">
</dataflow>
<dataflow id="334" from="v1_V_addr" to="v11_V" fromId="84" toId="94">
</dataflow>
<dataflow id="335" from="v3_V_addr_1" to="v15_V" fromId="70" toId="95">
</dataflow>
<dataflow id="337" from="_ssdm_op_BitConcatenate.i40.i24.i16" to="v12_V" fromId="336" toId="96">
</dataflow>
<dataflow id="338" from="v10_V" to="v12_V" fromId="93" toId="96">
</dataflow>
<dataflow id="340" from="StgValue_339" to="v12_V" fromId="339" toId="96">
</dataflow>
<dataflow id="341" from="_ssdm_op_BitConcatenate.i40.i24.i16" to="v13_V" fromId="336" toId="97">
</dataflow>
<dataflow id="342" from="v11_V" to="v13_V" fromId="94" toId="97">
</dataflow>
<dataflow id="343" from="StgValue_339" to="v13_V" fromId="339" toId="97">
</dataflow>
<dataflow id="344" from="v12_V" to="sext_ln1116" fromId="96" toId="98">
</dataflow>
<dataflow id="345" from="v13_V" to="sext_ln1118" fromId="97" toId="99">
</dataflow>
<dataflow id="346" from="sext_ln1116" to="r_V" fromId="98" toId="100">
</dataflow>
<dataflow id="347" from="sext_ln1118" to="r_V" fromId="99" toId="100">
</dataflow>
<dataflow id="348" from="v3_V_addr_1" to="v15_V" fromId="70" toId="101">
</dataflow>
<dataflow id="350" from="_ssdm_op_PartSelect.i24.i72.i32.i32" to="v16_V" fromId="349" toId="102">
</dataflow>
<dataflow id="351" from="r_V" to="v16_V" fromId="100" toId="102">
</dataflow>
<dataflow id="353" from="StgValue_352" to="v16_V" fromId="352" toId="102">
</dataflow>
<dataflow id="355" from="StgValue_354" to="v16_V" fromId="354" toId="102">
</dataflow>
<dataflow id="356" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="241" toId="103">
</dataflow>
<dataflow id="358" from="p_str2" to="specloopname_ln30" fromId="357" toId="103">
</dataflow>
<dataflow id="359" from="v15_V" to="v17_V" fromId="101" toId="104">
</dataflow>
<dataflow id="360" from="v16_V" to="v17_V" fromId="102" toId="104">
</dataflow>
<dataflow id="361" from="v17_V" to="store_ln39" fromId="104" toId="105">
</dataflow>
<dataflow id="362" from="v3_V_addr_1" to="store_ln39" fromId="70" toId="105">
</dataflow>
<dataflow id="363" from="i1" to="i1_0" fromId="110" toId="107">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="364" from="br_ln43" to="i1_0" fromId="135" toId="107">
<BackEdge/>
</dataflow>
<dataflow id="365" from="StgValue_169" to="i1_0" fromId="169" toId="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="366" from="br_ln43" to="i1_0" fromId="54" toId="107">
</dataflow>
<dataflow id="367" from="i1_0" to="icmp_ln43" fromId="107" toId="108">
</dataflow>
<dataflow id="368" from="StgValue_175" to="icmp_ln43" fromId="175" toId="108">
</dataflow>
<dataflow id="369" from="_ssdm_op_SpecLoopTripCount" to="empty_387" fromId="177" toId="109">
</dataflow>
<dataflow id="370" from="StgValue_179" to="empty_387" fromId="179" toId="109">
</dataflow>
<dataflow id="371" from="StgValue_179" to="empty_387" fromId="179" toId="109">
</dataflow>
<dataflow id="372" from="StgValue_179" to="empty_387" fromId="179" toId="109">
</dataflow>
<dataflow id="373" from="i1_0" to="i1" fromId="107" toId="110">
</dataflow>
<dataflow id="374" from="StgValue_184" to="i1" fromId="184" toId="110">
</dataflow>
<dataflow id="375" from="icmp_ln43" to="br_ln43" fromId="108" toId="111">
</dataflow>
<dataflow id="376" from="_ssdm_op_SpecLoopName" to="specloopname_ln43" fromId="241" toId="112">
</dataflow>
<dataflow id="378" from="p_str3" to="specloopname_ln43" fromId="377" toId="112">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecRegionBegin" to="tmp_s" fromId="245" toId="113">
</dataflow>
<dataflow id="380" from="p_str3" to="tmp_s" fromId="377" toId="113">
</dataflow>
<dataflow id="381" from="_ssdm_op_BitConcatenate.i14.i4.i10" to="tmp_30" fromId="187" toId="114">
</dataflow>
<dataflow id="382" from="i1_0" to="tmp_30" fromId="107" toId="114">
</dataflow>
<dataflow id="383" from="StgValue_190" to="tmp_30" fromId="190" toId="114">
</dataflow>
<dataflow id="384" from="tmp_30" to="zext_ln46" fromId="114" toId="115">
</dataflow>
<dataflow id="385" from="_ssdm_op_BitConcatenate.i12.i4.i8" to="tmp_31" fromId="193" toId="116">
</dataflow>
<dataflow id="386" from="i1_0" to="tmp_31" fromId="107" toId="116">
</dataflow>
<dataflow id="387" from="StgValue_196" to="tmp_31" fromId="196" toId="116">
</dataflow>
<dataflow id="388" from="tmp_31" to="zext_ln46_1" fromId="116" toId="117">
</dataflow>
<dataflow id="389" from="zext_ln46" to="sub_ln46" fromId="115" toId="118">
</dataflow>
<dataflow id="390" from="zext_ln46_1" to="sub_ln46" fromId="117" toId="118">
</dataflow>
<dataflow id="391" from="StgValue_190" to="j1_0" fromId="190" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="392" from="br_ln44" to="j1_0" fromId="119" toId="121">
</dataflow>
<dataflow id="393" from="j1" to="j1_0" fromId="124" toId="121">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="394" from="br_ln44" to="j1_0" fromId="141" toId="121">
<BackEdge/>
</dataflow>
<dataflow id="395" from="j1_0" to="icmp_ln44" fromId="121" toId="122">
</dataflow>
<dataflow id="396" from="StgValue_206" to="icmp_ln44" fromId="206" toId="122">
</dataflow>
<dataflow id="397" from="_ssdm_op_SpecLoopTripCount" to="empty_388" fromId="177" toId="123">
</dataflow>
<dataflow id="398" from="StgValue_209" to="empty_388" fromId="209" toId="123">
</dataflow>
<dataflow id="399" from="StgValue_209" to="empty_388" fromId="209" toId="123">
</dataflow>
<dataflow id="400" from="StgValue_209" to="empty_388" fromId="209" toId="123">
</dataflow>
<dataflow id="401" from="j1_0" to="j1" fromId="121" toId="124">
</dataflow>
<dataflow id="402" from="StgValue_214" to="j1" fromId="214" toId="124">
</dataflow>
<dataflow id="403" from="icmp_ln44" to="br_ln44" fromId="122" toId="125">
</dataflow>
<dataflow id="404" from="j1_0" to="zext_ln45" fromId="121" toId="126">
</dataflow>
<dataflow id="405" from="j1_0" to="zext_ln46_2" fromId="121" toId="127">
</dataflow>
<dataflow id="406" from="sub_ln46" to="add_ln46" fromId="118" toId="128">
</dataflow>
<dataflow id="407" from="zext_ln46_2" to="add_ln46" fromId="127" toId="128">
</dataflow>
<dataflow id="408" from="add_ln46" to="sext_ln46" fromId="128" toId="129">
</dataflow>
<dataflow id="409" from="v3_V" to="v3_V_addr_2" fromId="168" toId="130">
</dataflow>
<dataflow id="410" from="StgValue_222" to="v3_V_addr_2" fromId="222" toId="130">
</dataflow>
<dataflow id="411" from="sext_ln46" to="v3_V_addr_2" fromId="129" toId="130">
</dataflow>
<dataflow id="412" from="v2_V" to="v2_V_addr" fromId="167" toId="131">
</dataflow>
<dataflow id="413" from="StgValue_222" to="v2_V_addr" fromId="222" toId="131">
</dataflow>
<dataflow id="414" from="zext_ln45" to="v2_V_addr" fromId="126" toId="131">
</dataflow>
<dataflow id="415" from="v2_V_addr" to="v20_V" fromId="131" toId="132">
</dataflow>
<dataflow id="416" from="v3_V_addr_2" to="v21_V" fromId="130" toId="133">
</dataflow>
<dataflow id="417" from="_ssdm_op_SpecRegionEnd" to="empty_389" fromId="295" toId="134">
</dataflow>
<dataflow id="418" from="p_str3" to="empty_389" fromId="377" toId="134">
</dataflow>
<dataflow id="419" from="tmp_s" to="empty_389" fromId="113" toId="134">
</dataflow>
<dataflow id="420" from="v2_V_addr" to="v20_V" fromId="131" toId="136">
</dataflow>
<dataflow id="421" from="v3_V_addr_2" to="v21_V" fromId="130" toId="137">
</dataflow>
<dataflow id="422" from="v21_V" to="v22_V" fromId="137" toId="138">
</dataflow>
<dataflow id="423" from="v20_V" to="v22_V" fromId="136" toId="138">
</dataflow>
<dataflow id="424" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="241" toId="139">
</dataflow>
<dataflow id="426" from="p_str4" to="specloopname_ln44" fromId="425" toId="139">
</dataflow>
<dataflow id="427" from="v22_V" to="store_ln48" fromId="138" toId="140">
</dataflow>
<dataflow id="428" from="v3_V_addr_2" to="store_ln48" fromId="130" toId="140">
</dataflow>
<dataflow id="429" from="icmp_ln23" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="430" from="icmp_ln24" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="431" from="icmp_ln28" to="StgValue_4" fromId="42" toId="4">
</dataflow>
<dataflow id="432" from="icmp_ln29" to="StgValue_5" fromId="56" toId="5">
</dataflow>
<dataflow id="433" from="icmp_ln30" to="StgValue_6" fromId="75" toId="6">
</dataflow>
<dataflow id="434" from="icmp_ln43" to="StgValue_12" fromId="108" toId="12">
</dataflow>
<dataflow id="435" from="icmp_ln44" to="StgValue_13" fromId="122" toId="13">
</dataflow>
</dataflows>


</stg>
