
DAC_SINEWAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009314  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000850  080094e8  080094e8  000194e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d38  08009d38  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08009d38  08009d38  00019d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d40  08009d40  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d40  08009d40  00019d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d44  08009d44  00019d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08009d48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008560  20000088  08009dd0  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200085e8  08009dd0  000285e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017be9  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e99  00000000  00000000  00037ca1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001038  00000000  00000000  0003ab40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ee0  00000000  00000000  0003bb78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000245b4  00000000  00000000  0003ca58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ea65  00000000  00000000  0006100c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d76f4  00000000  00000000  0006fa71  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00147165  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b04  00000000  00000000  001471e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080094cc 	.word	0x080094cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	080094cc 	.word	0x080094cc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b972 	b.w	8000f24 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9e08      	ldr	r6, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	4688      	mov	r8, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d14b      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c66:	428a      	cmp	r2, r1
 8000c68:	4615      	mov	r5, r2
 8000c6a:	d967      	bls.n	8000d3c <__udivmoddi4+0xe4>
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	b14a      	cbz	r2, 8000c86 <__udivmoddi4+0x2e>
 8000c72:	f1c2 0720 	rsb	r7, r2, #32
 8000c76:	fa01 f302 	lsl.w	r3, r1, r2
 8000c7a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c7e:	4095      	lsls	r5, r2
 8000c80:	ea47 0803 	orr.w	r8, r7, r3
 8000c84:	4094      	lsls	r4, r2
 8000c86:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c8a:	0c23      	lsrs	r3, r4, #16
 8000c8c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c90:	fa1f fc85 	uxth.w	ip, r5
 8000c94:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c98:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9c:	fb07 f10c 	mul.w	r1, r7, ip
 8000ca0:	4299      	cmp	r1, r3
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x60>
 8000ca4:	18eb      	adds	r3, r5, r3
 8000ca6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000caa:	f080 811b 	bcs.w	8000ee4 <__udivmoddi4+0x28c>
 8000cae:	4299      	cmp	r1, r3
 8000cb0:	f240 8118 	bls.w	8000ee4 <__udivmoddi4+0x28c>
 8000cb4:	3f02      	subs	r7, #2
 8000cb6:	442b      	add	r3, r5
 8000cb8:	1a5b      	subs	r3, r3, r1
 8000cba:	b2a4      	uxth	r4, r4
 8000cbc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cc0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ccc:	45a4      	cmp	ip, r4
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x8c>
 8000cd0:	192c      	adds	r4, r5, r4
 8000cd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd6:	f080 8107 	bcs.w	8000ee8 <__udivmoddi4+0x290>
 8000cda:	45a4      	cmp	ip, r4
 8000cdc:	f240 8104 	bls.w	8000ee8 <__udivmoddi4+0x290>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	442c      	add	r4, r5
 8000ce4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ce8:	eba4 040c 	sub.w	r4, r4, ip
 8000cec:	2700      	movs	r7, #0
 8000cee:	b11e      	cbz	r6, 8000cf8 <__udivmoddi4+0xa0>
 8000cf0:	40d4      	lsrs	r4, r2
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cf8:	4639      	mov	r1, r7
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0xbe>
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	f000 80eb 	beq.w	8000ede <__udivmoddi4+0x286>
 8000d08:	2700      	movs	r7, #0
 8000d0a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d0e:	4638      	mov	r0, r7
 8000d10:	4639      	mov	r1, r7
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f783 	clz	r7, r3
 8000d1a:	2f00      	cmp	r7, #0
 8000d1c:	d147      	bne.n	8000dae <__udivmoddi4+0x156>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0xd0>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80fa 	bhi.w	8000f1c <__udivmoddi4+0x2c4>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	4698      	mov	r8, r3
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	d0e0      	beq.n	8000cf8 <__udivmoddi4+0xa0>
 8000d36:	e9c6 4800 	strd	r4, r8, [r6]
 8000d3a:	e7dd      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000d3c:	b902      	cbnz	r2, 8000d40 <__udivmoddi4+0xe8>
 8000d3e:	deff      	udf	#255	; 0xff
 8000d40:	fab2 f282 	clz	r2, r2
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	f040 808f 	bne.w	8000e68 <__udivmoddi4+0x210>
 8000d4a:	1b49      	subs	r1, r1, r5
 8000d4c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d50:	fa1f f885 	uxth.w	r8, r5
 8000d54:	2701      	movs	r7, #1
 8000d56:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d5a:	0c23      	lsrs	r3, r4, #16
 8000d5c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb08 f10c 	mul.w	r1, r8, ip
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x124>
 8000d6c:	18eb      	adds	r3, r5, r3
 8000d6e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x122>
 8000d74:	4299      	cmp	r1, r3
 8000d76:	f200 80cd 	bhi.w	8000f14 <__udivmoddi4+0x2bc>
 8000d7a:	4684      	mov	ip, r0
 8000d7c:	1a59      	subs	r1, r3, r1
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d84:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d88:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d8c:	fb08 f800 	mul.w	r8, r8, r0
 8000d90:	45a0      	cmp	r8, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x14c>
 8000d94:	192c      	adds	r4, r5, r4
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x14a>
 8000d9c:	45a0      	cmp	r8, r4
 8000d9e:	f200 80b6 	bhi.w	8000f0e <__udivmoddi4+0x2b6>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 0408 	sub.w	r4, r4, r8
 8000da8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dac:	e79f      	b.n	8000cee <__udivmoddi4+0x96>
 8000dae:	f1c7 0c20 	rsb	ip, r7, #32
 8000db2:	40bb      	lsls	r3, r7
 8000db4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000db8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dbc:	fa01 f407 	lsl.w	r4, r1, r7
 8000dc0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000dc4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dc8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dcc:	4325      	orrs	r5, r4
 8000dce:	fbb3 f9f8 	udiv	r9, r3, r8
 8000dd2:	0c2c      	lsrs	r4, r5, #16
 8000dd4:	fb08 3319 	mls	r3, r8, r9, r3
 8000dd8:	fa1f fa8e 	uxth.w	sl, lr
 8000ddc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000de0:	fb09 f40a 	mul.w	r4, r9, sl
 8000de4:	429c      	cmp	r4, r3
 8000de6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dea:	fa00 f107 	lsl.w	r1, r0, r7
 8000dee:	d90b      	bls.n	8000e08 <__udivmoddi4+0x1b0>
 8000df0:	eb1e 0303 	adds.w	r3, lr, r3
 8000df4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000df8:	f080 8087 	bcs.w	8000f0a <__udivmoddi4+0x2b2>
 8000dfc:	429c      	cmp	r4, r3
 8000dfe:	f240 8084 	bls.w	8000f0a <__udivmoddi4+0x2b2>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4473      	add	r3, lr
 8000e08:	1b1b      	subs	r3, r3, r4
 8000e0a:	b2ad      	uxth	r5, r5
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3310 	mls	r3, r8, r0, r3
 8000e14:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e18:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e1c:	45a2      	cmp	sl, r4
 8000e1e:	d908      	bls.n	8000e32 <__udivmoddi4+0x1da>
 8000e20:	eb1e 0404 	adds.w	r4, lr, r4
 8000e24:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e28:	d26b      	bcs.n	8000f02 <__udivmoddi4+0x2aa>
 8000e2a:	45a2      	cmp	sl, r4
 8000e2c:	d969      	bls.n	8000f02 <__udivmoddi4+0x2aa>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4474      	add	r4, lr
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3a:	eba4 040a 	sub.w	r4, r4, sl
 8000e3e:	454c      	cmp	r4, r9
 8000e40:	46c2      	mov	sl, r8
 8000e42:	464b      	mov	r3, r9
 8000e44:	d354      	bcc.n	8000ef0 <__udivmoddi4+0x298>
 8000e46:	d051      	beq.n	8000eec <__udivmoddi4+0x294>
 8000e48:	2e00      	cmp	r6, #0
 8000e4a:	d069      	beq.n	8000f20 <__udivmoddi4+0x2c8>
 8000e4c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e50:	eb64 0403 	sbc.w	r4, r4, r3
 8000e54:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e58:	40fd      	lsrs	r5, r7
 8000e5a:	40fc      	lsrs	r4, r7
 8000e5c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e60:	e9c6 5400 	strd	r5, r4, [r6]
 8000e64:	2700      	movs	r7, #0
 8000e66:	e747      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000e68:	f1c2 0320 	rsb	r3, r2, #32
 8000e6c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e70:	4095      	lsls	r5, r2
 8000e72:	fa01 f002 	lsl.w	r0, r1, r2
 8000e76:	fa21 f303 	lsr.w	r3, r1, r3
 8000e7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e7e:	4338      	orrs	r0, r7
 8000e80:	0c01      	lsrs	r1, r0, #16
 8000e82:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e86:	fa1f f885 	uxth.w	r8, r5
 8000e8a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb07 f308 	mul.w	r3, r7, r8
 8000e96:	428b      	cmp	r3, r1
 8000e98:	fa04 f402 	lsl.w	r4, r4, r2
 8000e9c:	d907      	bls.n	8000eae <__udivmoddi4+0x256>
 8000e9e:	1869      	adds	r1, r5, r1
 8000ea0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ea4:	d22f      	bcs.n	8000f06 <__udivmoddi4+0x2ae>
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	d92d      	bls.n	8000f06 <__udivmoddi4+0x2ae>
 8000eaa:	3f02      	subs	r7, #2
 8000eac:	4429      	add	r1, r5
 8000eae:	1acb      	subs	r3, r1, r3
 8000eb0:	b281      	uxth	r1, r0
 8000eb2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000eb6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ebe:	fb00 f308 	mul.w	r3, r0, r8
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d907      	bls.n	8000ed6 <__udivmoddi4+0x27e>
 8000ec6:	1869      	adds	r1, r5, r1
 8000ec8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ecc:	d217      	bcs.n	8000efe <__udivmoddi4+0x2a6>
 8000ece:	428b      	cmp	r3, r1
 8000ed0:	d915      	bls.n	8000efe <__udivmoddi4+0x2a6>
 8000ed2:	3802      	subs	r0, #2
 8000ed4:	4429      	add	r1, r5
 8000ed6:	1ac9      	subs	r1, r1, r3
 8000ed8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000edc:	e73b      	b.n	8000d56 <__udivmoddi4+0xfe>
 8000ede:	4637      	mov	r7, r6
 8000ee0:	4630      	mov	r0, r6
 8000ee2:	e709      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000ee4:	4607      	mov	r7, r0
 8000ee6:	e6e7      	b.n	8000cb8 <__udivmoddi4+0x60>
 8000ee8:	4618      	mov	r0, r3
 8000eea:	e6fb      	b.n	8000ce4 <__udivmoddi4+0x8c>
 8000eec:	4541      	cmp	r1, r8
 8000eee:	d2ab      	bcs.n	8000e48 <__udivmoddi4+0x1f0>
 8000ef0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ef4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ef8:	3801      	subs	r0, #1
 8000efa:	4613      	mov	r3, r2
 8000efc:	e7a4      	b.n	8000e48 <__udivmoddi4+0x1f0>
 8000efe:	4660      	mov	r0, ip
 8000f00:	e7e9      	b.n	8000ed6 <__udivmoddi4+0x27e>
 8000f02:	4618      	mov	r0, r3
 8000f04:	e795      	b.n	8000e32 <__udivmoddi4+0x1da>
 8000f06:	4667      	mov	r7, ip
 8000f08:	e7d1      	b.n	8000eae <__udivmoddi4+0x256>
 8000f0a:	4681      	mov	r9, r0
 8000f0c:	e77c      	b.n	8000e08 <__udivmoddi4+0x1b0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	442c      	add	r4, r5
 8000f12:	e747      	b.n	8000da4 <__udivmoddi4+0x14c>
 8000f14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f18:	442b      	add	r3, r5
 8000f1a:	e72f      	b.n	8000d7c <__udivmoddi4+0x124>
 8000f1c:	4638      	mov	r0, r7
 8000f1e:	e708      	b.n	8000d32 <__udivmoddi4+0xda>
 8000f20:	4637      	mov	r7, r6
 8000f22:	e6e9      	b.n	8000cf8 <__udivmoddi4+0xa0>

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <conv_HEX_to_BIN>:

//**************** KISS *************************************************************************************************************
bool KISS_FLAG[FLAG_SIZE] = { 0, 0, 0, 0, 0, 0, 1, 1 };

//Conversion functions
void conv_HEX_to_BIN(uint16_t hex_byte_in, bool *bin_byte_out, bool select_8_16){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	80fb      	strh	r3, [r7, #6]
 8000f34:	4613      	mov	r3, r2
 8000f36:	717b      	strb	r3, [r7, #5]
    int temp;

    sprintf(uartData, "\nSelector              = %d",select_8_16);
 8000f38:	797b      	ldrb	r3, [r7, #5]
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4939      	ldr	r1, [pc, #228]	; (8001024 <conv_HEX_to_BIN+0xfc>)
 8000f3e:	483a      	ldr	r0, [pc, #232]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000f40:	f006 fc22 	bl	8007788 <siprintf>
    debug_print_msg();
 8000f44:	f000 fe06 	bl	8001b54 <debug_print_msg>

    sprintf(uartData, "\nByte value            = %d\nBinary value[LSB:MSB] =",hex_byte_in);
 8000f48:	88fb      	ldrh	r3, [r7, #6]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4937      	ldr	r1, [pc, #220]	; (800102c <conv_HEX_to_BIN+0x104>)
 8000f4e:	4836      	ldr	r0, [pc, #216]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000f50:	f006 fc1a 	bl	8007788 <siprintf>
	debug_print_msg();
 8000f54:	f000 fdfe 	bl	8001b54 <debug_print_msg>

	//8 bits
    if(select_8_16){
 8000f58:	797b      	ldrb	r3, [r7, #5]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d02e      	beq.n	8000fbc <conv_HEX_to_BIN+0x94>
		for(int i = 0; i < 8; i++){
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	e01f      	b.n	8000fa4 <conv_HEX_to_BIN+0x7c>
			temp = hex_byte_in >> i;
 8000f64:	88fa      	ldrh	r2, [r7, #6]
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	fa42 f303 	asr.w	r3, r2, r3
 8000f6c:	60fb      	str	r3, [r7, #12]
			temp = temp%2;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	bfb8      	it	lt
 8000f78:	425b      	neglt	r3, r3
 8000f7a:	60fb      	str	r3, [r7, #12]

			sprintf(uartData, " %d ",temp);
 8000f7c:	68fa      	ldr	r2, [r7, #12]
 8000f7e:	492c      	ldr	r1, [pc, #176]	; (8001030 <conv_HEX_to_BIN+0x108>)
 8000f80:	4829      	ldr	r0, [pc, #164]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000f82:	f006 fc01 	bl	8007788 <siprintf>
			debug_print_msg();
 8000f86:	f000 fde5 	bl	8001b54 <debug_print_msg>

			*(bin_byte_out+i) = temp;
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	683a      	ldr	r2, [r7, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	68fa      	ldr	r2, [r7, #12]
 8000f92:	2a00      	cmp	r2, #0
 8000f94:	bf14      	ite	ne
 8000f96:	2201      	movne	r2, #1
 8000f98:	2200      	moveq	r2, #0
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 8; i++){
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	2b07      	cmp	r3, #7
 8000fa8:	dddc      	ble.n	8000f64 <conv_HEX_to_BIN+0x3c>
		}
		sprintf(uartData, "\n ");
 8000faa:	4b1f      	ldr	r3, [pc, #124]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000fac:	4a21      	ldr	r2, [pc, #132]	; (8001034 <conv_HEX_to_BIN+0x10c>)
 8000fae:	8811      	ldrh	r1, [r2, #0]
 8000fb0:	7892      	ldrb	r2, [r2, #2]
 8000fb2:	8019      	strh	r1, [r3, #0]
 8000fb4:	709a      	strb	r2, [r3, #2]
		debug_print_msg();
 8000fb6:	f000 fdcd 	bl	8001b54 <debug_print_msg>
		debug_print_msg();
    }

    //sprintf(uartData, "\n");
	//debug_print_msg();
}
 8000fba:	e02e      	b.n	800101a <conv_HEX_to_BIN+0xf2>
	   sprintf(uartData, "\nByte value            = %x\nBinary value[LSB:MSB] =",hex_byte_in);
 8000fbc:	88fb      	ldrh	r3, [r7, #6]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	491d      	ldr	r1, [pc, #116]	; (8001038 <conv_HEX_to_BIN+0x110>)
 8000fc2:	4819      	ldr	r0, [pc, #100]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000fc4:	f006 fbe0 	bl	8007788 <siprintf>
		debug_print_msg();
 8000fc8:	f000 fdc4 	bl	8001b54 <debug_print_msg>
		for(int i = 0; i < 16; i++){
 8000fcc:	2300      	movs	r3, #0
 8000fce:	613b      	str	r3, [r7, #16]
 8000fd0:	e018      	b.n	8001004 <conv_HEX_to_BIN+0xdc>
			temp = hex_byte_in >> i;
 8000fd2:	88fa      	ldrh	r2, [r7, #6]
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	fa42 f303 	asr.w	r3, r2, r3
 8000fda:	60fb      	str	r3, [r7, #12]
			temp = temp%2;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f003 0301 	and.w	r3, r3, #1
 8000fe4:	bfb8      	it	lt
 8000fe6:	425b      	neglt	r3, r3
 8000fe8:	60fb      	str	r3, [r7, #12]
			*(bin_byte_out + i) = temp; //MSB is at lowest index
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	683a      	ldr	r2, [r7, #0]
 8000fee:	4413      	add	r3, r2
 8000ff0:	68fa      	ldr	r2, [r7, #12]
 8000ff2:	2a00      	cmp	r2, #0
 8000ff4:	bf14      	ite	ne
 8000ff6:	2201      	movne	r2, #1
 8000ff8:	2200      	moveq	r2, #0
 8000ffa:	b2d2      	uxtb	r2, r2
 8000ffc:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 16; i++){
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	3301      	adds	r3, #1
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	2b0f      	cmp	r3, #15
 8001008:	dde3      	ble.n	8000fd2 <conv_HEX_to_BIN+0xaa>
		sprintf(uartData, "\n ");
 800100a:	4b07      	ldr	r3, [pc, #28]	; (8001028 <conv_HEX_to_BIN+0x100>)
 800100c:	4a09      	ldr	r2, [pc, #36]	; (8001034 <conv_HEX_to_BIN+0x10c>)
 800100e:	8811      	ldrh	r1, [r2, #0]
 8001010:	7892      	ldrb	r2, [r2, #2]
 8001012:	8019      	strh	r1, [r3, #0]
 8001014:	709a      	strb	r2, [r3, #2]
		debug_print_msg();
 8001016:	f000 fd9d 	bl	8001b54 <debug_print_msg>
}
 800101a:	bf00      	nop
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	080094e8 	.word	0x080094e8
 8001028:	20001cf4 	.word	0x20001cf4
 800102c:	08009504 	.word	0x08009504
 8001030:	08009538 	.word	0x08009538
 8001034:	08009540 	.word	0x08009540
 8001038:	08009544 	.word	0x08009544
 800103c:	00000000 	.word	0x00000000

08001040 <conv_BIN_to_HEX>:
uint16_t conv_BIN_to_HEX(bool *bin_byte_in,bool select_8_16){
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	70fb      	strb	r3, [r7, #3]
	uint16_t acc = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	82fb      	strh	r3, [r7, #22]
	int bits = (select_8_16) ? 8 : 16;
 8001050:	78fb      	ldrb	r3, [r7, #3]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <conv_BIN_to_HEX+0x1a>
 8001056:	2308      	movs	r3, #8
 8001058:	e000      	b.n	800105c <conv_BIN_to_HEX+0x1c>
 800105a:	2310      	movs	r3, #16
 800105c:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < bits; i++){
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	e02c      	b.n	80010be <conv_BIN_to_HEX+0x7e>
		acc += ( *(bin_byte_in+i) )? pow(2,i) : 0;
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	4413      	add	r3, r2
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00d      	beq.n	800108c <conv_BIN_to_HEX+0x4c>
 8001070:	6938      	ldr	r0, [r7, #16]
 8001072:	f7ff fa77 	bl	8000564 <__aeabi_i2d>
 8001076:	4603      	mov	r3, r0
 8001078:	460c      	mov	r4, r1
 800107a:	ec44 3b11 	vmov	d1, r3, r4
 800107e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80010d0 <conv_BIN_to_HEX+0x90>
 8001082:	f006 ffbb 	bl	8007ffc <pow>
 8001086:	ec55 4b10 	vmov	r4, r5, d0
 800108a:	e003      	b.n	8001094 <conv_BIN_to_HEX+0x54>
 800108c:	f04f 0400 	mov.w	r4, #0
 8001090:	f04f 0500 	mov.w	r5, #0
 8001094:	8afb      	ldrh	r3, [r7, #22]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fa64 	bl	8000564 <__aeabi_i2d>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4620      	mov	r0, r4
 80010a2:	4629      	mov	r1, r5
 80010a4:	f7ff f912 	bl	80002cc <__adddf3>
 80010a8:	4603      	mov	r3, r0
 80010aa:	460c      	mov	r4, r1
 80010ac:	4618      	mov	r0, r3
 80010ae:	4621      	mov	r1, r4
 80010b0:	f7ff fd9a 	bl	8000be8 <__aeabi_d2uiz>
 80010b4:	4603      	mov	r3, r0
 80010b6:	82fb      	strh	r3, [r7, #22]
	for(int i = 0; i < bits; i++){
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	3301      	adds	r3, #1
 80010bc:	613b      	str	r3, [r7, #16]
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	dbce      	blt.n	8001064 <conv_BIN_to_HEX+0x24>
	}
	return acc;
 80010c6:	8afb      	ldrh	r3, [r7, #22]
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3718      	adds	r7, #24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bdb0      	pop	{r4, r5, r7, pc}
 80010d0:	00000000 	.word	0x00000000
 80010d4:	40000000 	.word	0x40000000

080010d8 <clear_AX25>:
		print_AX25();
		output_AX25();
	}
}

void clear_AX25(){
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 80010de:	4b22      	ldr	r3, [pc, #136]	; (8001168 <clear_AX25+0x90>)
 80010e0:	607b      	str	r3, [r7, #4]
	sprintf(uartData, "Clearing AX.25 packet info\n");
 80010e2:	4a22      	ldr	r2, [pc, #136]	; (800116c <clear_AX25+0x94>)
 80010e4:	4b22      	ldr	r3, [pc, #136]	; (8001170 <clear_AX25+0x98>)
 80010e6:	4615      	mov	r5, r2
 80010e8:	461c      	mov	r4, r3
 80010ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ec:	6028      	str	r0, [r5, #0]
 80010ee:	6069      	str	r1, [r5, #4]
 80010f0:	60aa      	str	r2, [r5, #8]
 80010f2:	60eb      	str	r3, [r5, #12]
 80010f4:	cc07      	ldmia	r4!, {r0, r1, r2}
 80010f6:	6128      	str	r0, [r5, #16]
 80010f8:	6169      	str	r1, [r5, #20]
 80010fa:	61aa      	str	r2, [r5, #24]
	debug_print_msg();
 80010fc:	f000 fd2a 	bl	8001b54 <debug_print_msg>

	//reset bitstuff members
	local_packet->stuffed_address = 0;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001106:	3310      	adds	r3, #16
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
	local_packet->stuffed_control = 0;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001112:	3314      	adds	r3, #20
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
	local_packet->stuffed_PID = 0;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800111e:	3318      	adds	r3, #24
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
	local_packet->stuffed_Info = 0;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800112a:	331c      	adds	r3, #28
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
	local_packet->stuffed_FCS = 0;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
	local_packet->bit_stuffed_zeros = 0;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001140:	3304      	adds	r3, #4
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]

	memcpy(local_packet->AX25_PACKET,0,AX25_PACKET_MAX);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f640 225f 	movw	r2, #2655	; 0xa5f
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f006 faee 	bl	8007730 <memcpy>
	local_packet->got_packet = false;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800115a:	3309      	adds	r3, #9
 800115c:	2200      	movs	r2, #0
 800115e:	701a      	strb	r2, [r3, #0]
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bdb0      	pop	{r4, r5, r7, pc}
 8001168:	200000f0 	.word	0x200000f0
 800116c:	20001cf4 	.word	0x20001cf4
 8001170:	08009668 	.word	0x08009668

08001174 <output_HEX>:

void output_HEX() {
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
	struct UART_INPUT* local_UART_packet = &UART_packet;
 800117a:	4b18      	ldr	r3, [pc, #96]	; (80011dc <output_HEX+0x68>)
 800117c:	603b      	str	r3, [r7, #0]

	sprintf(uartData, "\n");
 800117e:	4a18      	ldr	r2, [pc, #96]	; (80011e0 <output_HEX+0x6c>)
 8001180:	4b18      	ldr	r3, [pc, #96]	; (80011e4 <output_HEX+0x70>)
 8001182:	881b      	ldrh	r3, [r3, #0]
 8001184:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8001186:	f000 fce5 	bl	8001b54 <debug_print_msg>

	for(int i = 0;i<local_UART_packet->received_byte_cnt;i++){
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	e016      	b.n	80011be <output_HEX+0x4a>
		sprintf(uartData, "%x",local_UART_packet->HEX_KISS_PACKET[i]);
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	330e      	adds	r3, #14
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	461a      	mov	r2, r3
 800119c:	4912      	ldr	r1, [pc, #72]	; (80011e8 <output_HEX+0x74>)
 800119e:	4810      	ldr	r0, [pc, #64]	; (80011e0 <output_HEX+0x6c>)
 80011a0:	f006 faf2 	bl	8007788 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80011a4:	480e      	ldr	r0, [pc, #56]	; (80011e0 <output_HEX+0x6c>)
 80011a6:	f7ff f833 	bl	8000210 <strlen>
 80011aa:	4603      	mov	r3, r0
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	230a      	movs	r3, #10
 80011b0:	490b      	ldr	r1, [pc, #44]	; (80011e0 <output_HEX+0x6c>)
 80011b2:	480e      	ldr	r0, [pc, #56]	; (80011ec <output_HEX+0x78>)
 80011b4:	f005 fba7 	bl	8006906 <HAL_UART_Transmit>
	for(int i = 0;i<local_UART_packet->received_byte_cnt;i++){
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3301      	adds	r3, #1
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	dbe3      	blt.n	8001190 <output_HEX+0x1c>
	}

	sprintf(uartData, "\n");
 80011c8:	4a05      	ldr	r2, [pc, #20]	; (80011e0 <output_HEX+0x6c>)
 80011ca:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <output_HEX+0x70>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 80011d0:	f000 fcc0 	bl	8001b54 <debug_print_msg>
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	2000145c 	.word	0x2000145c
 80011e0:	20001cf4 	.word	0x20001cf4
 80011e4:	08009684 	.word	0x08009684
 80011e8:	08009688 	.word	0x08009688
 80011ec:	200029f0 	.word	0x200029f0

080011f0 <receiving_AX25>:

//AX.25 to KISS data flow
//****************************************************************************************************************
bool receiving_AX25(){
 80011f0:	b5b0      	push	{r4, r5, r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
	sprintf(uartData, "\nreceiving_AX25() start\n");
 80011f6:	4a13      	ldr	r2, [pc, #76]	; (8001244 <receiving_AX25+0x54>)
 80011f8:	4b13      	ldr	r3, [pc, #76]	; (8001248 <receiving_AX25+0x58>)
 80011fa:	4615      	mov	r5, r2
 80011fc:	461c      	mov	r4, r3
 80011fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001200:	6028      	str	r0, [r5, #0]
 8001202:	6069      	str	r1, [r5, #4]
 8001204:	60aa      	str	r2, [r5, #8]
 8001206:	60eb      	str	r3, [r5, #12]
 8001208:	cc03      	ldmia	r4!, {r0, r1}
 800120a:	6128      	str	r0, [r5, #16]
 800120c:	6169      	str	r1, [r5, #20]
 800120e:	7823      	ldrb	r3, [r4, #0]
 8001210:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 8001212:	f000 fc9f 	bl	8001b54 <debug_print_msg>
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001216:	4b0d      	ldr	r3, [pc, #52]	; (800124c <receiving_AX25+0x5c>)
 8001218:	607b      	str	r3, [r7, #4]

	//Validate packet
	bool AX25_IsValid = AX25_Packet_Validate();
 800121a:	f000 f869 	bl	80012f0 <AX25_Packet_Validate>
 800121e:	4603      	mov	r3, r0
 8001220:	70fb      	strb	r3, [r7, #3]

//		sprintf(uartData, "AX.25 frame valid check returned: %d\n",AX25_IsValid);
//		debug_print_msg();

	if(AX25_IsValid){
 8001222:	78fb      	ldrb	r3, [r7, #3]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d007      	beq.n	8001238 <receiving_AX25+0x48>
		//Put data into KISS format and buffer
		AX25_TO_KISS();
 8001228:	f000 f994 	bl	8001554 <AX25_TO_KISS>

		//Put data into HEX buffer
		KISS_TO_HEX();
 800122c:	f000 f9d2 	bl	80015d4 <KISS_TO_HEX>

		//Transmit KISS Packet that has been generated
		output_HEX();
 8001230:	f7ff ffa0 	bl	8001174 <output_HEX>

		//Clear AX.25 buffer
		clear_AX25();
 8001234:	f7ff ff50 	bl	80010d8 <clear_AX25>
//		clear_KISS();
//		clear_HEX();
	}
}
 8001238:	bf00      	nop
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bdb0      	pop	{r4, r5, r7, pc}
 8001242:	bf00      	nop
 8001244:	20001cf4 	.word	0x20001cf4
 8001248:	0800968c 	.word	0x0800968c
 800124c:	200000f0 	.word	0x200000f0

08001250 <slide_bits>:

void slide_bits(bool* array,int bits_left){
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
	memmove(array,array+1,bits_left*bool_size);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3301      	adds	r3, #1
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f006 fa6f 	bl	8007746 <memmove>
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <remove_bit_stuffing>:

void remove_bit_stuffing(){
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001276:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <remove_bit_stuffing+0x78>)
 8001278:	607b      	str	r3, [r7, #4]
//	sprintf(uartData, "Removing bit stuffed zeros\n");
//	debug_print_msg();

	int ones_count = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	60fb      	str	r3, [r7, #12]
	bool curr;
	for(int i = 0;i < rxBit_count;i++){
 800127e:	2300      	movs	r3, #0
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	e028      	b.n	80012d6 <remove_bit_stuffing+0x66>
		curr = local_packet->AX25_PACKET[i]; //iterate through all data received before seperating into subfields
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	4413      	add	r3, r2
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	70fb      	strb	r3, [r7, #3]
		if(curr){ //current bit is a 1
 800128e:	78fb      	ldrb	r3, [r7, #3]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d006      	beq.n	80012a2 <remove_bit_stuffing+0x32>
			ones_count++;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	3301      	adds	r3, #1
 8001298:	60fb      	str	r3, [r7, #12]
			if(ones_count > 5){
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	2b05      	cmp	r3, #5
 800129e:	dd17      	ble.n	80012d0 <remove_bit_stuffing+0x60>
//				sprintf(uartData, "ERROR: SHOULD HAVE BEEN A ZERO AFTER FIFTH CONTIGIOUS ONE!\n");
//				debug_print_msg();
				return;
 80012a0:	e01e      	b.n	80012e0 <remove_bit_stuffing+0x70>
			}
		}
		else{
			if(ones_count >= 5){
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	2b04      	cmp	r3, #4
 80012a6:	dd11      	ble.n	80012cc <remove_bit_stuffing+0x5c>
				slide_bits(&local_packet->AX25_PACKET[i],rxBit_count-i);
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	18d0      	adds	r0, r2, r3
 80012ae:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <remove_bit_stuffing+0x7c>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	4619      	mov	r1, r3
 80012b8:	f7ff ffca 	bl	8001250 <slide_bits>
				i--;
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	3b01      	subs	r3, #1
 80012c0:	60bb      	str	r3, [r7, #8]
				rxBit_count--;
 80012c2:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <remove_bit_stuffing+0x7c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	3b01      	subs	r3, #1
 80012c8:	4a08      	ldr	r2, [pc, #32]	; (80012ec <remove_bit_stuffing+0x7c>)
 80012ca:	6013      	str	r3, [r2, #0]
//				sprintf(uartData, "REMOVED BIT STUFFED ZERO!\n");
//				debug_print_msg();
			}
			ones_count = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
	for(int i = 0;i < rxBit_count;i++){
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	3301      	adds	r3, #1
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	4b05      	ldr	r3, [pc, #20]	; (80012ec <remove_bit_stuffing+0x7c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	429a      	cmp	r2, r3
 80012de:	dbd1      	blt.n	8001284 <remove_bit_stuffing+0x14>
		}
	}
	//transmit kiss
}
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200000f0 	.word	0x200000f0
 80012ec:	200000a4 	.word	0x200000a4

080012f0 <AX25_Packet_Validate>:

bool AX25_Packet_Validate(){
 80012f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 80012f6:	4b2e      	ldr	r3, [pc, #184]	; (80013b0 <AX25_Packet_Validate+0xc0>)
 80012f8:	60fb      	str	r3, [r7, #12]
	int fcs_val = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	60bb      	str	r3, [r7, #8]

	sprintf(uartData,"Received packet bit count: %d\n",local_packet->byte_cnt*8);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001304:	330c      	adds	r3, #12
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	461a      	mov	r2, r3
 800130c:	4929      	ldr	r1, [pc, #164]	; (80013b4 <AX25_Packet_Validate+0xc4>)
 800130e:	482a      	ldr	r0, [pc, #168]	; (80013b8 <AX25_Packet_Validate+0xc8>)
 8001310:	f006 fa3a 	bl	8007788 <siprintf>
	debug_print_msg();
 8001314:	f000 fc1e 	bl	8001b54 <debug_print_msg>

	if(rxBit_count < 120){ //invalid if packet is less than 136 bits - 2*8 bits (per flag)
 8001318:	4b28      	ldr	r3, [pc, #160]	; (80013bc <AX25_Packet_Validate+0xcc>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2b77      	cmp	r3, #119	; 0x77
 800131e:	dc15      	bgt.n	800134c <AX25_Packet_Validate+0x5c>
		sprintf(uartData,"Trash Packet, not enough bits\n");
 8001320:	4a25      	ldr	r2, [pc, #148]	; (80013b8 <AX25_Packet_Validate+0xc8>)
 8001322:	4b27      	ldr	r3, [pc, #156]	; (80013c0 <AX25_Packet_Validate+0xd0>)
 8001324:	4615      	mov	r5, r2
 8001326:	461c      	mov	r4, r3
 8001328:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800132a:	6028      	str	r0, [r5, #0]
 800132c:	6069      	str	r1, [r5, #4]
 800132e:	60aa      	str	r2, [r5, #8]
 8001330:	60eb      	str	r3, [r5, #12]
 8001332:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001334:	6128      	str	r0, [r5, #16]
 8001336:	6169      	str	r1, [r5, #20]
 8001338:	61aa      	str	r2, [r5, #24]
 800133a:	8823      	ldrh	r3, [r4, #0]
 800133c:	78a2      	ldrb	r2, [r4, #2]
 800133e:	83ab      	strh	r3, [r5, #28]
 8001340:	4613      	mov	r3, r2
 8001342:	77ab      	strb	r3, [r5, #30]
		debug_print_msg();
 8001344:	f000 fc06 	bl	8001b54 <debug_print_msg>
		return false;
 8001348:	2300      	movs	r3, #0
 800134a:	e02d      	b.n	80013a8 <AX25_Packet_Validate+0xb8>
	}
	else if((rxBit_count)%8 != 0){ //invalid if packet is not octect aligned (divisible by 8)
 800134c:	4b1b      	ldr	r3, [pc, #108]	; (80013bc <AX25_Packet_Validate+0xcc>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0307 	and.w	r3, r3, #7
 8001354:	2b00      	cmp	r3, #0
 8001356:	d019      	beq.n	800138c <AX25_Packet_Validate+0x9c>
		sprintf(uartData,"Trash Packet, not octet aligned\n");
 8001358:	4b17      	ldr	r3, [pc, #92]	; (80013b8 <AX25_Packet_Validate+0xc8>)
 800135a:	4a1a      	ldr	r2, [pc, #104]	; (80013c4 <AX25_Packet_Validate+0xd4>)
 800135c:	4614      	mov	r4, r2
 800135e:	469c      	mov	ip, r3
 8001360:	f104 0e20 	add.w	lr, r4, #32
 8001364:	4665      	mov	r5, ip
 8001366:	4626      	mov	r6, r4
 8001368:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800136a:	6028      	str	r0, [r5, #0]
 800136c:	6069      	str	r1, [r5, #4]
 800136e:	60aa      	str	r2, [r5, #8]
 8001370:	60eb      	str	r3, [r5, #12]
 8001372:	3410      	adds	r4, #16
 8001374:	f10c 0c10 	add.w	ip, ip, #16
 8001378:	4574      	cmp	r4, lr
 800137a:	d1f3      	bne.n	8001364 <AX25_Packet_Validate+0x74>
 800137c:	4663      	mov	r3, ip
 800137e:	4622      	mov	r2, r4
 8001380:	7812      	ldrb	r2, [r2, #0]
 8001382:	701a      	strb	r2, [r3, #0]
		debug_print_msg();
 8001384:	f000 fbe6 	bl	8001b54 <debug_print_msg>
		return false;
 8001388:	2300      	movs	r3, #0
 800138a:	e00d      	b.n	80013a8 <AX25_Packet_Validate+0xb8>
	}

	//SHOULD BE VALID PACKET, JUST NEED TO C0MPARE CALCULATED CRC TO RECIEVED FCS
	else{
		//Set packet pointers for AX25 to KISS operation
		uint16_t local_info_len = rxBit_count-INFO_offset_woFlag;
 800138c:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <AX25_Packet_Validate+0xcc>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	b29b      	uxth	r3, r3
 8001392:	3b90      	subs	r3, #144	; 0x90
 8001394:	80fb      	strh	r3, [r7, #6]
		set_packet_pointer_AX25(local_info_len);
 8001396:	88fb      	ldrh	r3, [r7, #6]
 8001398:	4618      	mov	r0, r3
 800139a:	f000 f815 	bl	80013c8 <set_packet_pointer_AX25>
		print_AX25();
 800139e:	f000 fbe1 	bl	8001b64 <print_AX25>

		return crc_check();
 80013a2:	f000 fab7 	bl	8001914 <crc_check>
 80013a6:	4603      	mov	r3, r0
	}
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013b0:	200000f0 	.word	0x200000f0
 80013b4:	080096a8 	.word	0x080096a8
 80013b8:	20001cf4 	.word	0x20001cf4
 80013bc:	200000a4 	.word	0x200000a4
 80013c0:	080096c8 	.word	0x080096c8
 80013c4:	080096e8 	.word	0x080096e8

080013c8 <set_packet_pointer_AX25>:


void set_packet_pointer_AX25(int info_len_in){
 80013c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ca:	b087      	sub	sp, #28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	struct PACKET_STRUCT* local_packet = &global_packet;
 80013d0:	4b58      	ldr	r3, [pc, #352]	; (8001534 <set_packet_pointer_AX25+0x16c>)
 80013d2:	617b      	str	r3, [r7, #20]
	int not_info = FCS_len;
 80013d4:	2310      	movs	r3, #16
 80013d6:	613b      	str	r3, [r7, #16]
	local_packet->Info_Len = info_len_in;
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	601a      	str	r2, [r3, #0]

	sprintf(uartData, "Setting packet pointer to AX25:\n");
 80013e2:	4b55      	ldr	r3, [pc, #340]	; (8001538 <set_packet_pointer_AX25+0x170>)
 80013e4:	4a55      	ldr	r2, [pc, #340]	; (800153c <set_packet_pointer_AX25+0x174>)
 80013e6:	4614      	mov	r4, r2
 80013e8:	469c      	mov	ip, r3
 80013ea:	f104 0e20 	add.w	lr, r4, #32
 80013ee:	4665      	mov	r5, ip
 80013f0:	4626      	mov	r6, r4
 80013f2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013f4:	6028      	str	r0, [r5, #0]
 80013f6:	6069      	str	r1, [r5, #4]
 80013f8:	60aa      	str	r2, [r5, #8]
 80013fa:	60eb      	str	r3, [r5, #12]
 80013fc:	3410      	adds	r4, #16
 80013fe:	f10c 0c10 	add.w	ip, ip, #16
 8001402:	4574      	cmp	r4, lr
 8001404:	d1f3      	bne.n	80013ee <set_packet_pointer_AX25+0x26>
 8001406:	4663      	mov	r3, ip
 8001408:	4622      	mov	r2, r4
 800140a:	7812      	ldrb	r2, [r2, #0]
 800140c:	701a      	strb	r2, [r3, #0]
	debug_print_msg();
 800140e:	f000 fba1 	bl	8001b54 <debug_print_msg>
	bool *curr_mem = &local_packet->AX25_PACKET;
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	60fb      	str	r3, [r7, #12]

	sprintf(uartData, "Setting pointer for address\n");
 8001416:	4a48      	ldr	r2, [pc, #288]	; (8001538 <set_packet_pointer_AX25+0x170>)
 8001418:	4b49      	ldr	r3, [pc, #292]	; (8001540 <set_packet_pointer_AX25+0x178>)
 800141a:	4615      	mov	r5, r2
 800141c:	461c      	mov	r4, r3
 800141e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001420:	6028      	str	r0, [r5, #0]
 8001422:	6069      	str	r1, [r5, #4]
 8001424:	60aa      	str	r2, [r5, #8]
 8001426:	60eb      	str	r3, [r5, #12]
 8001428:	cc07      	ldmia	r4!, {r0, r1, r2}
 800142a:	6128      	str	r0, [r5, #16]
 800142c:	6169      	str	r1, [r5, #20]
 800142e:	61aa      	str	r2, [r5, #24]
 8001430:	7823      	ldrb	r3, [r4, #0]
 8001432:	772b      	strb	r3, [r5, #28]
	debug_print_msg();
 8001434:	f000 fb8e 	bl	8001b54 <debug_print_msg>
	local_packet->address = curr_mem;
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800143e:	3310      	adds	r3, #16
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	601a      	str	r2, [r3, #0]
	curr_mem += address_len;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3370      	adds	r3, #112	; 0x70
 8001448:	60fb      	str	r3, [r7, #12]
	not_info += address_len;
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	3370      	adds	r3, #112	; 0x70
 800144e:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for control\n");
 8001450:	4a39      	ldr	r2, [pc, #228]	; (8001538 <set_packet_pointer_AX25+0x170>)
 8001452:	4b3c      	ldr	r3, [pc, #240]	; (8001544 <set_packet_pointer_AX25+0x17c>)
 8001454:	4615      	mov	r5, r2
 8001456:	461c      	mov	r4, r3
 8001458:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800145a:	6028      	str	r0, [r5, #0]
 800145c:	6069      	str	r1, [r5, #4]
 800145e:	60aa      	str	r2, [r5, #8]
 8001460:	60eb      	str	r3, [r5, #12]
 8001462:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001464:	6128      	str	r0, [r5, #16]
 8001466:	6169      	str	r1, [r5, #20]
 8001468:	61aa      	str	r2, [r5, #24]
 800146a:	7823      	ldrb	r3, [r4, #0]
 800146c:	772b      	strb	r3, [r5, #28]
	debug_print_msg();
 800146e:	f000 fb71 	bl	8001b54 <debug_print_msg>
	local_packet->control = curr_mem;
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001478:	3314      	adds	r3, #20
 800147a:	68fa      	ldr	r2, [r7, #12]
 800147c:	601a      	str	r2, [r3, #0]
	curr_mem += control_len;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	3308      	adds	r3, #8
 8001482:	60fb      	str	r3, [r7, #12]
	not_info += control_len;
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	3308      	adds	r3, #8
 8001488:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for PID\n");
 800148a:	4a2b      	ldr	r2, [pc, #172]	; (8001538 <set_packet_pointer_AX25+0x170>)
 800148c:	4b2e      	ldr	r3, [pc, #184]	; (8001548 <set_packet_pointer_AX25+0x180>)
 800148e:	4615      	mov	r5, r2
 8001490:	461c      	mov	r4, r3
 8001492:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001494:	6028      	str	r0, [r5, #0]
 8001496:	6069      	str	r1, [r5, #4]
 8001498:	60aa      	str	r2, [r5, #8]
 800149a:	60eb      	str	r3, [r5, #12]
 800149c:	cc03      	ldmia	r4!, {r0, r1}
 800149e:	6128      	str	r0, [r5, #16]
 80014a0:	6169      	str	r1, [r5, #20]
 80014a2:	7823      	ldrb	r3, [r4, #0]
 80014a4:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 80014a6:	f000 fb55 	bl	8001b54 <debug_print_msg>
	local_packet->PID = curr_mem;
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80014b0:	3318      	adds	r3, #24
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	601a      	str	r2, [r3, #0]
	curr_mem += PID_len;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	3308      	adds	r3, #8
 80014ba:	60fb      	str	r3, [r7, #12]
	not_info += PID_len;
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	3308      	adds	r3, #8
 80014c0:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for Info\n");
 80014c2:	4a1d      	ldr	r2, [pc, #116]	; (8001538 <set_packet_pointer_AX25+0x170>)
 80014c4:	4b21      	ldr	r3, [pc, #132]	; (800154c <set_packet_pointer_AX25+0x184>)
 80014c6:	4615      	mov	r5, r2
 80014c8:	461c      	mov	r4, r3
 80014ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014cc:	6028      	str	r0, [r5, #0]
 80014ce:	6069      	str	r1, [r5, #4]
 80014d0:	60aa      	str	r2, [r5, #8]
 80014d2:	60eb      	str	r3, [r5, #12]
 80014d4:	cc03      	ldmia	r4!, {r0, r1}
 80014d6:	6128      	str	r0, [r5, #16]
 80014d8:	6169      	str	r1, [r5, #20]
 80014da:	8823      	ldrh	r3, [r4, #0]
 80014dc:	832b      	strh	r3, [r5, #24]
	debug_print_msg();
 80014de:	f000 fb39 	bl	8001b54 <debug_print_msg>
	local_packet->Info = curr_mem;
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80014e8:	331c      	adds	r3, #28
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	601a      	str	r2, [r3, #0]
	curr_mem += local_packet->Info_Len;
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	461a      	mov	r2, r3
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	4413      	add	r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]

	sprintf(uartData, "Setting pointer for FCS\n");
 80014fe:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <set_packet_pointer_AX25+0x170>)
 8001500:	4b13      	ldr	r3, [pc, #76]	; (8001550 <set_packet_pointer_AX25+0x188>)
 8001502:	4615      	mov	r5, r2
 8001504:	461c      	mov	r4, r3
 8001506:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001508:	6028      	str	r0, [r5, #0]
 800150a:	6069      	str	r1, [r5, #4]
 800150c:	60aa      	str	r2, [r5, #8]
 800150e:	60eb      	str	r3, [r5, #12]
 8001510:	cc03      	ldmia	r4!, {r0, r1}
 8001512:	6128      	str	r0, [r5, #16]
 8001514:	6169      	str	r1, [r5, #20]
 8001516:	7823      	ldrb	r3, [r4, #0]
 8001518:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 800151a:	f000 fb1b 	bl	8001b54 <debug_print_msg>
	local_packet->FCS = curr_mem;
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001524:	3304      	adds	r3, #4
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	601a      	str	r2, [r3, #0]
}
 800152a:	bf00      	nop
 800152c:	371c      	adds	r7, #28
 800152e:	46bd      	mov	sp, r7
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	bf00      	nop
 8001534:	200000f0 	.word	0x200000f0
 8001538:	20001cf4 	.word	0x20001cf4
 800153c:	0800970c 	.word	0x0800970c
 8001540:	08009730 	.word	0x08009730
 8001544:	08009750 	.word	0x08009750
 8001548:	08009770 	.word	0x08009770
 800154c:	0800978c 	.word	0x0800978c
 8001550:	080097a8 	.word	0x080097a8

08001554 <AX25_TO_KISS>:

void AX25_TO_KISS(){
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 800155a:	4b1c      	ldr	r3, [pc, #112]	; (80015cc <AX25_TO_KISS+0x78>)
 800155c:	607b      	str	r3, [r7, #4]
	bool *curr_mem = local_packet->KISS_PACKET;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f603 235f 	addw	r3, r3, #2655	; 0xa5f
 8001564:	603b      	str	r3, [r7, #0]

	//Put a flag into KISS
	memcpy(curr_mem,KISS_FLAG,FLAG_SIZE);
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	4919      	ldr	r1, [pc, #100]	; (80015d0 <AX25_TO_KISS+0x7c>)
 800156a:	461a      	mov	r2, r3
 800156c:	460b      	mov	r3, r1
 800156e:	cb03      	ldmia	r3!, {r0, r1}
 8001570:	6010      	str	r0, [r2, #0]
 8001572:	6051      	str	r1, [r2, #4]
	curr_mem += FLAG_SIZE;
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	3308      	adds	r3, #8
 8001578:	603b      	str	r3, [r7, #0]

	//Set port info
	memset(curr_mem,0,8);
 800157a:	2208      	movs	r2, #8
 800157c:	2100      	movs	r1, #0
 800157e:	6838      	ldr	r0, [r7, #0]
 8001580:	f006 f8fa 	bl	8007778 <memset>
	curr_mem += 8;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	3308      	adds	r3, #8
 8001588:	603b      	str	r3, [r7, #0]

	//Put AX25 packet into KISS w/o the FCS, HAVE AN ADDED 8 due to port info
	memcpy(curr_mem,local_packet->AX25_PACKET,(local_packet->byte_cnt*8)-FCS_len);
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001592:	330c      	adds	r3, #12
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	3b02      	subs	r3, #2
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	461a      	mov	r2, r3
 800159c:	6838      	ldr	r0, [r7, #0]
 800159e:	f006 f8c7 	bl	8007730 <memcpy>
	curr_mem += (local_packet->byte_cnt*8)-FCS_len;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80015a8:	330c      	adds	r3, #12
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	00db      	lsls	r3, r3, #3
 80015ae:	3b10      	subs	r3, #16
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	4413      	add	r3, r2
 80015b4:	603b      	str	r3, [r7, #0]

	//Put a flag into KISS
	memcpy(curr_mem,KISS_FLAG,FLAG_SIZE);
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	4905      	ldr	r1, [pc, #20]	; (80015d0 <AX25_TO_KISS+0x7c>)
 80015ba:	461a      	mov	r2, r3
 80015bc:	460b      	mov	r3, r1
 80015be:	cb03      	ldmia	r3!, {r0, r1}
 80015c0:	6010      	str	r0, [r2, #0]
 80015c2:	6051      	str	r1, [r2, #4]
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	200000f0 	.word	0x200000f0
 80015d0:	20000000 	.word	0x20000000

080015d4 <KISS_TO_HEX>:
	}
	*stuff = bit_stuff_count;
	return ones_count;
}

void KISS_TO_HEX(){
 80015d4:	b5b0      	push	{r4, r5, r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 80015da:	4b2b      	ldr	r3, [pc, #172]	; (8001688 <KISS_TO_HEX+0xb4>)
 80015dc:	613b      	str	r3, [r7, #16]
	struct UART_INPUT* local_UART_packet = &UART_packet;
 80015de:	4b2b      	ldr	r3, [pc, #172]	; (800168c <KISS_TO_HEX+0xb8>)
 80015e0:	60fb      	str	r3, [r7, #12]

	local_UART_packet->received_byte_cnt = local_packet->byte_cnt+1;
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80015e8:	330c      	adds	r3, #12
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	1c5a      	adds	r2, r3, #1
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	605a      	str	r2, [r3, #4]
	bool *curr_mem = local_packet->KISS_PACKET;
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	f603 235f 	addw	r3, r3, #2655	; 0xa5f
 80015f8:	60bb      	str	r3, [r7, #8]
	uint8_t curr_val;

	sprintf(uartData, "Filling HEX buffer:\n");
 80015fa:	4a25      	ldr	r2, [pc, #148]	; (8001690 <KISS_TO_HEX+0xbc>)
 80015fc:	4b25      	ldr	r3, [pc, #148]	; (8001694 <KISS_TO_HEX+0xc0>)
 80015fe:	4615      	mov	r5, r2
 8001600:	461c      	mov	r4, r3
 8001602:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001604:	6028      	str	r0, [r5, #0]
 8001606:	6069      	str	r1, [r5, #4]
 8001608:	60aa      	str	r2, [r5, #8]
 800160a:	60eb      	str	r3, [r5, #12]
 800160c:	6820      	ldr	r0, [r4, #0]
 800160e:	6128      	str	r0, [r5, #16]
 8001610:	7923      	ldrb	r3, [r4, #4]
 8001612:	752b      	strb	r3, [r5, #20]
	debug_print_msg();
 8001614:	f000 fa9e 	bl	8001b54 <debug_print_msg>

    for(int i = 0; i < local_UART_packet->received_byte_cnt; i++){
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	e01b      	b.n	8001656 <KISS_TO_HEX+0x82>
    	curr_val = conv_BIN_to_HEX(curr_mem+(i*8),1);
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	461a      	mov	r2, r3
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	4413      	add	r3, r2
 8001628:	2101      	movs	r1, #1
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff fd08 	bl	8001040 <conv_BIN_to_HEX>
 8001630:	4603      	mov	r3, r0
 8001632:	71fb      	strb	r3, [r7, #7]

        sprintf(uartData, "HEX[%d] = %x\n",i,curr_val);
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	4917      	ldr	r1, [pc, #92]	; (8001698 <KISS_TO_HEX+0xc4>)
 800163a:	4815      	ldr	r0, [pc, #84]	; (8001690 <KISS_TO_HEX+0xbc>)
 800163c:	f006 f8a4 	bl	8007788 <siprintf>
    	debug_print_msg();
 8001640:	f000 fa88 	bl	8001b54 <debug_print_msg>

        local_UART_packet->HEX_KISS_PACKET[i] = curr_val;
 8001644:	68fa      	ldr	r2, [r7, #12]
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	4413      	add	r3, r2
 800164a:	330e      	adds	r3, #14
 800164c:	79fa      	ldrb	r2, [r7, #7]
 800164e:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < local_UART_packet->received_byte_cnt; i++){
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	3301      	adds	r3, #1
 8001654:	617b      	str	r3, [r7, #20]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	429a      	cmp	r2, r3
 800165e:	dbde      	blt.n	800161e <KISS_TO_HEX+0x4a>
    }

	sprintf(uartData, "HEX buffer filled\n");
 8001660:	4a0b      	ldr	r2, [pc, #44]	; (8001690 <KISS_TO_HEX+0xbc>)
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <KISS_TO_HEX+0xc8>)
 8001664:	4615      	mov	r5, r2
 8001666:	461c      	mov	r4, r3
 8001668:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800166a:	6028      	str	r0, [r5, #0]
 800166c:	6069      	str	r1, [r5, #4]
 800166e:	60aa      	str	r2, [r5, #8]
 8001670:	60eb      	str	r3, [r5, #12]
 8001672:	8823      	ldrh	r3, [r4, #0]
 8001674:	78a2      	ldrb	r2, [r4, #2]
 8001676:	822b      	strh	r3, [r5, #16]
 8001678:	4613      	mov	r3, r2
 800167a:	74ab      	strb	r3, [r5, #18]
	debug_print_msg();
 800167c:	f000 fa6a 	bl	8001b54 <debug_print_msg>
}
 8001680:	bf00      	nop
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bdb0      	pop	{r4, r5, r7, pc}
 8001688:	200000f0 	.word	0x200000f0
 800168c:	2000145c 	.word	0x2000145c
 8001690:	20001cf4 	.word	0x20001cf4
 8001694:	08009858 	.word	0x08009858
 8001698:	08009870 	.word	0x08009870
 800169c:	08009880 	.word	0x08009880

080016a0 <crc_calc>:
//END OF KISS to AX.25 data flow

//---------------------- FCS Generation -----------------------------------------------------------------------------------------------

//CRC Calculations
void crc_calc(int in_bit, int * crc_ptr_in, int * crc_count_ptr_in, bool tx_rx){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	; 0x28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
 80016ac:	70fb      	strb	r3, [r7, #3]
	struct PACKET_STRUCT* local_packet = &global_packet;
 80016ae:	4b31      	ldr	r3, [pc, #196]	; (8001774 <crc_calc+0xd4>)
 80016b0:	627b      	str	r3, [r7, #36]	; 0x24
	int max_bits = (tx_rx) ? rxBit_count : rxBit_count-FCS_len;
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d002      	beq.n	80016be <crc_calc+0x1e>
 80016b8:	4b2f      	ldr	r3, [pc, #188]	; (8001778 <crc_calc+0xd8>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	e002      	b.n	80016c4 <crc_calc+0x24>
 80016be:	4b2e      	ldr	r3, [pc, #184]	; (8001778 <crc_calc+0xd8>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	3b10      	subs	r3, #16
 80016c4:	623b      	str	r3, [r7, #32]
	int out_bit;
	int roll_bit = *crc_ptr_in & 0x0001;
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	61fb      	str	r3, [r7, #28]
    int poly = 0x8408;             			//reverse order of 0x1021
 80016d0:	f248 4308 	movw	r3, #33800	; 0x8408
 80016d4:	61bb      	str	r3, [r7, #24]

    out_bit = in_bit ^ roll_bit; 		//xor lsb of current crc with input bit
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	4053      	eors	r3, r2
 80016dc:	617b      	str	r3, [r7, #20]
	*crc_ptr_in >>= 1;               	//right shift by 1
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	105a      	asrs	r2, r3, #1
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	601a      	str	r2, [r3, #0]
	poly = (out_bit == 1) ? 0x8408 : 0x0000;
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d102      	bne.n	80016f4 <crc_calc+0x54>
 80016ee:	f248 4308 	movw	r3, #33800	; 0x8408
 80016f2:	e000      	b.n	80016f6 <crc_calc+0x56>
 80016f4:	2300      	movs	r3, #0
 80016f6:	61bb      	str	r3, [r7, #24]
	*crc_ptr_in ^= poly;
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	405a      	eors	r2, r3
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	601a      	str	r2, [r3, #0]
	*crc_count_ptr_in+=1;//Increment count
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	601a      	str	r2, [r3, #0]

    //End condition
	if(*crc_count_ptr_in >= max_bits){
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6a3a      	ldr	r2, [r7, #32]
 8001714:	429a      	cmp	r2, r3
 8001716:	dc29      	bgt.n	800176c <crc_calc+0xcc>
    	*crc_ptr_in ^= 0xFFFF;//Complete CRC by XOR with all ones (one's complement)
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f483 437f 	eor.w	r3, r3, #65280	; 0xff00
 8001720:	f083 03ff 	eor.w	r3, r3, #255	; 0xff
 8001724:	68ba      	ldr	r2, [r7, #8]
 8001726:	6013      	str	r3, [r2, #0]
  	    sprintf(uartData, "Convert CRC to FCS (hex) = %x\n",local_packet->crc);
 8001728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172a:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 800172e:	3308      	adds	r3, #8
 8001730:	881b      	ldrh	r3, [r3, #0]
 8001732:	461a      	mov	r2, r3
 8001734:	4911      	ldr	r1, [pc, #68]	; (800177c <crc_calc+0xdc>)
 8001736:	4812      	ldr	r0, [pc, #72]	; (8001780 <crc_calc+0xe0>)
 8001738:	f006 f826 	bl	8007788 <siprintf>
    	debug_print_msg();
 800173c:	f000 fa0a 	bl	8001b54 <debug_print_msg>
    	if(tx_rx){
 8001740:	78fb      	ldrb	r3, [r7, #3]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d00b      	beq.n	800175e <crc_calc+0xbe>
    		//REMEBER TO CHECK THIS CRC conversion FOR ACCURACY LATER
			conv_HEX_to_BIN(*crc_ptr_in,local_packet->FCS,false);
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	b298      	uxth	r0, r3
 800174c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001752:	3304      	adds	r3, #4
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2200      	movs	r2, #0
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff fbe5 	bl	8000f28 <conv_HEX_to_BIN>
    	}
    	local_packet->crc = 0xFFFF;
 800175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001760:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001764:	3308      	adds	r3, #8
 8001766:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800176a:	801a      	strh	r2, [r3, #0]
    }
}
 800176c:	bf00      	nop
 800176e:	3728      	adds	r7, #40	; 0x28
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200000f0 	.word	0x200000f0
 8001778:	200000a4 	.word	0x200000a4
 800177c:	08009894 	.word	0x08009894
 8001780:	20001cf4 	.word	0x20001cf4

08001784 <crc_generate>:

void crc_generate(bool tx_rx){
 8001784:	b5b0      	push	{r4, r5, r7, lr}
 8001786:	b08a      	sub	sp, #40	; 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
	struct PACKET_STRUCT* local_packet = &global_packet;
 800178e:	4b5b      	ldr	r3, [pc, #364]	; (80018fc <crc_generate+0x178>)
 8001790:	617b      	str	r3, [r7, #20]
	uint16_t * crc_ptr = &(local_packet->crc);
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001798:	3308      	adds	r3, #8
 800179a:	613b      	str	r3, [r7, #16]
	int * crc_count_ptr = &(local_packet->crc_count);
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80017a2:	330c      	adds	r3, #12
 80017a4:	60fb      	str	r3, [r7, #12]
	bool *curr_mem;

	*crc_ptr = 0xFFFF;
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017ac:	801a      	strh	r2, [r3, #0]
	*crc_count_ptr = 0;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]

	//Generate CRC from packet pointers of current packet type

	//have to be inserted in reverse order
	sprintf(uartData, "Performing CRC generation\n");
 80017b4:	4a52      	ldr	r2, [pc, #328]	; (8001900 <crc_generate+0x17c>)
 80017b6:	4b53      	ldr	r3, [pc, #332]	; (8001904 <crc_generate+0x180>)
 80017b8:	4615      	mov	r5, r2
 80017ba:	461c      	mov	r4, r3
 80017bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017be:	6028      	str	r0, [r5, #0]
 80017c0:	6069      	str	r1, [r5, #4]
 80017c2:	60aa      	str	r2, [r5, #8]
 80017c4:	60eb      	str	r3, [r5, #12]
 80017c6:	cc03      	ldmia	r4!, {r0, r1}
 80017c8:	6128      	str	r0, [r5, #16]
 80017ca:	6169      	str	r1, [r5, #20]
 80017cc:	8823      	ldrh	r3, [r4, #0]
 80017ce:	78a2      	ldrb	r2, [r4, #2]
 80017d0:	832b      	strh	r3, [r5, #24]
 80017d2:	4613      	mov	r3, r2
 80017d4:	76ab      	strb	r3, [r5, #26]
	debug_print_msg();
 80017d6:	f000 f9bd 	bl	8001b54 <debug_print_msg>

	//Calculate CRC for address
	curr_mem = (local_packet->address);//start at MS Byte(LSB)
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80017e0:	3310      	adds	r3, #16
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	60bb      	str	r3, [r7, #8]
	for(int i = 0;i<address_len;i++){
 80017e6:	2300      	movs	r3, #0
 80017e8:	627b      	str	r3, [r7, #36]	; 0x24
 80017ea:	e010      	b.n	800180e <crc_generate+0x8a>
		crc_calc((int)local_packet->address[i],crc_ptr,crc_count_ptr,tx_rx);
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80017f2:	3310      	adds	r3, #16
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f8:	4413      	add	r3, r2
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	68fa      	ldr	r2, [r7, #12]
 8001802:	6939      	ldr	r1, [r7, #16]
 8001804:	f7ff ff4c 	bl	80016a0 <crc_calc>
	for(int i = 0;i<address_len;i++){
 8001808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180a:	3301      	adds	r3, #1
 800180c:	627b      	str	r3, [r7, #36]	; 0x24
 800180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001810:	2b6f      	cmp	r3, #111	; 0x6f
 8001812:	ddeb      	ble.n	80017ec <crc_generate+0x68>
	}

	//Calculate CRC for control
	curr_mem = local_packet->control;
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800181a:	3314      	adds	r3, #20
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	60bb      	str	r3, [r7, #8]
	for(int i = 0; i < control_len; i++){
 8001820:	2300      	movs	r3, #0
 8001822:	623b      	str	r3, [r7, #32]
 8001824:	e010      	b.n	8001848 <crc_generate+0xc4>
		//Call crc_calc per bit
		crc_calc((int)local_packet->control[i],crc_ptr,crc_count_ptr,tx_rx);
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800182c:	3314      	adds	r3, #20
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	6a3b      	ldr	r3, [r7, #32]
 8001832:	4413      	add	r3, r2
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	6939      	ldr	r1, [r7, #16]
 800183e:	f7ff ff2f 	bl	80016a0 <crc_calc>
	for(int i = 0; i < control_len; i++){
 8001842:	6a3b      	ldr	r3, [r7, #32]
 8001844:	3301      	adds	r3, #1
 8001846:	623b      	str	r3, [r7, #32]
 8001848:	6a3b      	ldr	r3, [r7, #32]
 800184a:	2b07      	cmp	r3, #7
 800184c:	ddeb      	ble.n	8001826 <crc_generate+0xa2>
	}

//	//Calculate CRC for PID (if packet is of type i-frame)
	curr_mem = local_packet->PID;
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001854:	3318      	adds	r3, #24
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	60bb      	str	r3, [r7, #8]
	for(int i = 0; i < PID_len; i++){
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
 800185e:	e010      	b.n	8001882 <crc_generate+0xfe>
		//Call crc_calc per bit
		crc_calc((int)local_packet->PID[i],crc_ptr,crc_count_ptr,tx_rx);
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001866:	3318      	adds	r3, #24
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	4413      	add	r3, r2
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	6939      	ldr	r1, [r7, #16]
 8001878:	f7ff ff12 	bl	80016a0 <crc_calc>
	for(int i = 0; i < PID_len; i++){
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	3301      	adds	r3, #1
 8001880:	61fb      	str	r3, [r7, #28]
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	2b07      	cmp	r3, #7
 8001886:	ddeb      	ble.n	8001860 <crc_generate+0xdc>
	}

	//Calculate CRC for Info field
	curr_mem = (local_packet->Info);
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800188e:	331c      	adds	r3, #28
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	60bb      	str	r3, [r7, #8]
	for(int i = 0;i<local_packet->Info_Len;i++){
 8001894:	2300      	movs	r3, #0
 8001896:	61bb      	str	r3, [r7, #24]
 8001898:	e010      	b.n	80018bc <crc_generate+0x138>
		crc_calc((int)local_packet->Info[i],crc_ptr,crc_count_ptr,tx_rx);
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80018a0:	331c      	adds	r3, #28
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	4413      	add	r3, r2
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	6939      	ldr	r1, [r7, #16]
 80018b2:	f7ff fef5 	bl	80016a0 <crc_calc>
	for(int i = 0;i<local_packet->Info_Len;i++){
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	3301      	adds	r3, #1
 80018ba:	61bb      	str	r3, [r7, #24]
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	dbe7      	blt.n	800189a <crc_generate+0x116>
	}

	sprintf(uartData, "rx_bitcnt = %d\n", rxBit_count);
 80018ca:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <crc_generate+0x184>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	490e      	ldr	r1, [pc, #56]	; (800190c <crc_generate+0x188>)
 80018d2:	480b      	ldr	r0, [pc, #44]	; (8001900 <crc_generate+0x17c>)
 80018d4:	f005 ff58 	bl	8007788 <siprintf>
	debug_print_msg();
 80018d8:	f000 f93c 	bl	8001b54 <debug_print_msg>

	sprintf(uartData, "bitcnt_ptr = %d\n", *crc_count_ptr);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	461a      	mov	r2, r3
 80018e2:	490b      	ldr	r1, [pc, #44]	; (8001910 <crc_generate+0x18c>)
 80018e4:	4806      	ldr	r0, [pc, #24]	; (8001900 <crc_generate+0x17c>)
 80018e6:	f005 ff4f 	bl	8007788 <siprintf>
	debug_print_msg();
 80018ea:	f000 f933 	bl	8001b54 <debug_print_msg>
	*crc_count_ptr = 0;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
}
 80018f4:	bf00      	nop
 80018f6:	3728      	adds	r7, #40	; 0x28
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bdb0      	pop	{r4, r5, r7, pc}
 80018fc:	200000f0 	.word	0x200000f0
 8001900:	20001cf4 	.word	0x20001cf4
 8001904:	080098b4 	.word	0x080098b4
 8001908:	200000a4 	.word	0x200000a4
 800190c:	080098d0 	.word	0x080098d0
 8001910:	080098e0 	.word	0x080098e0

08001914 <crc_check>:

bool crc_check(){
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 800191a:	4b15      	ldr	r3, [pc, #84]	; (8001970 <crc_check+0x5c>)
 800191c:	607b      	str	r3, [r7, #4]
	local_packet->check_crc = true;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001924:	3310      	adds	r3, #16
 8001926:	2201      	movs	r2, #1
 8001928:	701a      	strb	r2, [r3, #0]
	uint16_t fcs_val = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	807b      	strh	r3, [r7, #2]
	bool valid_crc = false;
 800192e:	2300      	movs	r3, #0
 8001930:	707b      	strb	r3, [r7, #1]

	fcs_val = conv_BIN_to_HEX(local_packet->FCS,0);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001938:	3304      	adds	r3, #4
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2100      	movs	r1, #0
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fb7e 	bl	8001040 <conv_BIN_to_HEX>
 8001944:	4603      	mov	r3, r0
 8001946:	807b      	strh	r3, [r7, #2]

	//generate crc
	crc_generate(false);
 8001948:	2000      	movs	r0, #0
 800194a:	f7ff ff1b 	bl	8001784 <crc_generate>

	//compare crc
	valid_crc = (local_packet->crc==fcs_val) ? true : false;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001954:	3308      	adds	r3, #8
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	887a      	ldrh	r2, [r7, #2]
 800195a:	429a      	cmp	r2, r3
 800195c:	bf0c      	ite	eq
 800195e:	2301      	moveq	r3, #1
 8001960:	2300      	movne	r3, #0
 8001962:	707b      	strb	r3, [r7, #1]
	return valid_crc;
 8001964:	787b      	ldrb	r3, [r7, #1]
}
 8001966:	4618      	mov	r0, r3
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	200000f0 	.word	0x200000f0

08001974 <initProgram>:
//****************************************************************************************************************
bool mode;
bool midbit = false;
bool changeMode = false;

void initProgram(bool modeStart) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]

	//Set hardware properly
	mode = modeStart;
 800197e:	4a07      	ldr	r2, [pc, #28]	; (800199c <initProgram+0x28>)
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	7013      	strb	r3, [r2, #0]
	setHardwareMode(modeStart);
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	4618      	mov	r0, r3
 8001988:	f000 f80a 	bl	80019a0 <setHardwareMode>
	gen_asin();
 800198c:	f001 fb20 	bl	8002fd0 <gen_asin>
	init_UART();
 8001990:	f000 febe 	bl	8002710 <init_UART>
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20002998 	.word	0x20002998

080019a0 <setHardwareMode>:

void setHardwareMode(int set_mode) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]

	//Set mode
	mode = set_mode;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	bf14      	ite	ne
 80019ae:	2301      	movne	r3, #1
 80019b0:	2300      	moveq	r3, #0
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	4b2f      	ldr	r3, [pc, #188]	; (8001a74 <setHardwareMode+0xd4>)
 80019b6:	701a      	strb	r2, [r3, #0]

	//Stop DAC
	HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 80019b8:	2100      	movs	r1, #0
 80019ba:	482f      	ldr	r0, [pc, #188]	; (8001a78 <setHardwareMode+0xd8>)
 80019bc:	f002 fbe5 	bl	800418a <HAL_DAC_Stop_DMA>
	midbit = false;
 80019c0:	4b2e      	ldr	r3, [pc, #184]	; (8001a7c <setHardwareMode+0xdc>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	701a      	strb	r2, [r3, #0]

	//Stop Timers the Correct Way
	HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
 80019c6:	2100      	movs	r1, #0
 80019c8:	482d      	ldr	r0, [pc, #180]	; (8001a80 <setHardwareMode+0xe0>)
 80019ca:	f003 ffff 	bl	80059cc <HAL_TIM_OC_Stop_IT>
	HAL_TIM_Base_Stop(&htim3);
 80019ce:	482d      	ldr	r0, [pc, #180]	; (8001a84 <setHardwareMode+0xe4>)
 80019d0:	f003 ff17 	bl	8005802 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim4);
 80019d4:	482c      	ldr	r0, [pc, #176]	; (8001a88 <setHardwareMode+0xe8>)
 80019d6:	f003 ff14 	bl	8005802 <HAL_TIM_Base_Stop>
	HAL_TIM_OC_Stop_IT(&htim5, TIM_CHANNEL_1);
 80019da:	2100      	movs	r1, #0
 80019dc:	482b      	ldr	r0, [pc, #172]	; (8001a8c <setHardwareMode+0xec>)
 80019de:	f003 fff5 	bl	80059cc <HAL_TIM_OC_Stop_IT>

	//Zero Timers
	htim2.Instance->CNT = 0;
 80019e2:	4b27      	ldr	r3, [pc, #156]	; (8001a80 <setHardwareMode+0xe0>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2200      	movs	r2, #0
 80019e8:	625a      	str	r2, [r3, #36]	; 0x24
	htim3.Instance->CNT = 0;
 80019ea:	4b26      	ldr	r3, [pc, #152]	; (8001a84 <setHardwareMode+0xe4>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2200      	movs	r2, #0
 80019f0:	625a      	str	r2, [r3, #36]	; 0x24
	htim5.Instance->CNT = 0;
 80019f2:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <setHardwareMode+0xec>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2200      	movs	r2, #0
 80019f8:	625a      	str	r2, [r3, #36]	; 0x24

	//Transmission Mode
	if (mode) {
 80019fa:	4b1e      	ldr	r3, [pc, #120]	; (8001a74 <setHardwareMode+0xd4>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d014      	beq.n	8001a2c <setHardwareMode+0x8c>

		//Set Timer Auto Reload Settings
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX;
 8001a02:	4b1f      	ldr	r3, [pc, #124]	; (8001a80 <setHardwareMode+0xe0>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2200      	movs	r2, #0
 8001a08:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 8001a0a:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <setHardwareMode+0xe4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f44f 724f 	mov.w	r2, #828	; 0x33c
 8001a12:	62da      	str	r2, [r3, #44]	; 0x2c
		htim4.Instance->ARR = TIM4_AUTORELOAD_TX_LOW;
 8001a14:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <setHardwareMode+0xe8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	226c      	movs	r2, #108	; 0x6c
 8001a1a:	62da      	str	r2, [r3, #44]	; 0x2c
		htim5.Instance->ARR = TIM5_AUTORELOAD_TX;
 8001a1c:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <setHardwareMode+0xec>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2200      	movs	r2, #0
 8001a22:	62da      	str	r2, [r3, #44]	; 0x2c

		//Start Timers the Correct Way
		HAL_TIM_Base_Start(&htim4);
 8001a24:	4818      	ldr	r0, [pc, #96]	; (8001a88 <setHardwareMode+0xe8>)
 8001a26:	f003 fec8 	bl	80057ba <HAL_TIM_Base_Start>
//		//Start Timers the Correct Way
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
		HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_1);
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1,1000);
	}
}
 8001a2a:	e01e      	b.n	8001a6a <setHardwareMode+0xca>
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
 8001a2c:	4b14      	ldr	r3, [pc, #80]	; (8001a80 <setHardwareMode+0xe0>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f04f 32ff 	mov.w	r2, #4294967295
 8001a34:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_RX;
 8001a36:	4b13      	ldr	r3, [pc, #76]	; (8001a84 <setHardwareMode+0xe4>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	62da      	str	r2, [r3, #44]	; 0x2c
		htim4.Instance->ARR = TIM4_AUTORELOAD_RX;
 8001a3e:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <setHardwareMode+0xe8>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2200      	movs	r2, #0
 8001a44:	62da      	str	r2, [r3, #44]	; 0x2c
		htim5.Instance->ARR = TIM5_AUTORELOAD_RX;
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <setHardwareMode+0xec>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a4e:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001a50:	2100      	movs	r1, #0
 8001a52:	480b      	ldr	r0, [pc, #44]	; (8001a80 <setHardwareMode+0xe0>)
 8001a54:	f003 ff36 	bl	80058c4 <HAL_TIM_OC_Start_IT>
		HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_1);
 8001a58:	2100      	movs	r1, #0
 8001a5a:	480c      	ldr	r0, [pc, #48]	; (8001a8c <setHardwareMode+0xec>)
 8001a5c:	f003 ff32 	bl	80058c4 <HAL_TIM_OC_Start_IT>
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1,1000);
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <setHardwareMode+0xec>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a68:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	20002998 	.word	0x20002998
 8001a78:	2000299c 	.word	0x2000299c
 8001a7c:	200000a8 	.word	0x200000a8
 8001a80:	200029b0 	.word	0x200029b0
 8001a84:	200028f8 	.word	0x200028f8
 8001a88:	200044f8 	.word	0x200044f8
 8001a8c:	200028b8 	.word	0x200028b8

08001a90 <loadBitBuffer>:
 * 11001110
 * 11001110
 */

bool bufffull = false;
int loadBitBuffer(bool bit_val) {
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	71fb      	strb	r3, [r7, #7]
	if(canWrite){
 8001a9a:	4b18      	ldr	r3, [pc, #96]	; (8001afc <loadBitBuffer+0x6c>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d01e      	beq.n	8001ae0 <loadBitBuffer+0x50>
		bitBuffer[bitSaveCount] = bit_val;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <loadBitBuffer+0x70>)
 8001aa4:	881b      	ldrh	r3, [r3, #0]
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4a16      	ldr	r2, [pc, #88]	; (8001b04 <loadBitBuffer+0x74>)
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	5453      	strb	r3, [r2, r1]
		bitSaveCount++;
 8001aae:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <loadBitBuffer+0x70>)
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	b29a      	uxth	r2, r3
 8001ab6:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <loadBitBuffer+0x70>)
 8001ab8:	801a      	strh	r2, [r3, #0]
		if (bitSaveCount >= RX_BUFFERSIZE) {
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <loadBitBuffer+0x70>)
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	f640 225e 	movw	r2, #2654	; 0xa5e
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d902      	bls.n	8001acc <loadBitBuffer+0x3c>
			canWrite = false;
 8001ac6:	4b0d      	ldr	r3, [pc, #52]	; (8001afc <loadBitBuffer+0x6c>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	701a      	strb	r2, [r3, #0]
		}

		//Buffer is full
		if(bitSaveCount == bitReadCount){
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <loadBitBuffer+0x70>)
 8001ace:	881a      	ldrh	r2, [r3, #0]
 8001ad0:	4b0d      	ldr	r3, [pc, #52]	; (8001b08 <loadBitBuffer+0x78>)
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d106      	bne.n	8001ae6 <loadBitBuffer+0x56>
			canWrite = false;
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <loadBitBuffer+0x6c>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
 8001ade:	e002      	b.n	8001ae6 <loadBitBuffer+0x56>
		}
	} else {
		bufffull = true;
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <loadBitBuffer+0x7c>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	701a      	strb	r2, [r3, #0]
	}
	canRead = true;
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <loadBitBuffer+0x80>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	701a      	strb	r2, [r3, #0]
	return bitSaveCount;
 8001aec:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <loadBitBuffer+0x70>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	20000010 	.word	0x20000010
 8001b00:	200000ac 	.word	0x200000ac
 8001b04:	20002a30 	.word	0x20002a30
 8001b08:	200000ae 	.word	0x200000ae
 8001b0c:	200000a9 	.word	0x200000a9
 8001b10:	200000aa 	.word	0x200000aa

08001b14 <resetBitBuffer>:
	}
	bufffull = false;
	canWrite = true;
	return returnVal;
}
void resetBitBuffer(){
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
	bitReadCount = 0;
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <resetBitBuffer+0x2c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	801a      	strh	r2, [r3, #0]
	bitSaveCount = 0;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <resetBitBuffer+0x30>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	801a      	strh	r2, [r3, #0]

	canRead  = false;
 8001b24:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <resetBitBuffer+0x34>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]
	canWrite = true;
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <resetBitBuffer+0x38>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]

	bufffull = false;
 8001b30:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <resetBitBuffer+0x3c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	200000ae 	.word	0x200000ae
 8001b44:	200000ac 	.word	0x200000ac
 8001b48:	200000aa 	.word	0x200000aa
 8001b4c:	20000010 	.word	0x20000010
 8001b50:	200000a9 	.word	0x200000a9

08001b54 <debug_print_msg>:
 *  Created on: Nov 1, 2020
 *      Author: monke
 */
#include "debug.h"

void debug_print_msg(){
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
	if(debug_printing){
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
	}
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
	...

08001b64 <print_AX25>:

//Printing Packets
//****************************************************************************************************************
void print_AX25(){
 8001b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b66:	b091      	sub	sp, #68	; 0x44
 8001b68:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001b6a:	4baf      	ldr	r3, [pc, #700]	; (8001e28 <print_AX25+0x2c4>)
 8001b6c:	60bb      	str	r3, [r7, #8]
	int bytecnt = local_packet->byte_cnt;
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001b74:	330c      	adds	r3, #12
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	607b      	str	r3, [r7, #4]
	bool *curr_mem;
	sprintf(uartData, "\nPrinting AX25_PACKET... All fields printed [LSB:MSB]\n");
 8001b7a:	4bac      	ldr	r3, [pc, #688]	; (8001e2c <print_AX25+0x2c8>)
 8001b7c:	4aac      	ldr	r2, [pc, #688]	; (8001e30 <print_AX25+0x2cc>)
 8001b7e:	4614      	mov	r4, r2
 8001b80:	469c      	mov	ip, r3
 8001b82:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001b86:	4665      	mov	r5, ip
 8001b88:	4626      	mov	r6, r4
 8001b8a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001b8c:	6028      	str	r0, [r5, #0]
 8001b8e:	6069      	str	r1, [r5, #4]
 8001b90:	60aa      	str	r2, [r5, #8]
 8001b92:	60eb      	str	r3, [r5, #12]
 8001b94:	3410      	adds	r4, #16
 8001b96:	f10c 0c10 	add.w	ip, ip, #16
 8001b9a:	4574      	cmp	r4, lr
 8001b9c:	d1f3      	bne.n	8001b86 <print_AX25+0x22>
 8001b9e:	4663      	mov	r3, ip
 8001ba0:	4622      	mov	r2, r4
 8001ba2:	6810      	ldr	r0, [r2, #0]
 8001ba4:	6018      	str	r0, [r3, #0]
 8001ba6:	8891      	ldrh	r1, [r2, #4]
 8001ba8:	7992      	ldrb	r2, [r2, #6]
 8001baa:	8099      	strh	r1, [r3, #4]
 8001bac:	719a      	strb	r2, [r3, #6]
	debug_print_msg();
 8001bae:	f7ff ffd1 	bl	8001b54 <debug_print_msg>

	//Print Address Field
	curr_mem = local_packet->AX25_PACKET;
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Output byte at a time
	for(int i = 0;i<address_len/8;i++){
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	63bb      	str	r3, [r7, #56]	; 0x38
 8001bba:	e028      	b.n	8001c0e <print_AX25+0xaa>

		sprintf(uartData, "Address Field %d =",i+1);
 8001bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	499c      	ldr	r1, [pc, #624]	; (8001e34 <print_AX25+0x2d0>)
 8001bc4:	4899      	ldr	r0, [pc, #612]	; (8001e2c <print_AX25+0x2c8>)
 8001bc6:	f005 fddf 	bl	8007788 <siprintf>
		debug_print_msg();
 8001bca:	f7ff ffc3 	bl	8001b54 <debug_print_msg>

		for(int j = 0;j<8;j++){
 8001bce:	2300      	movs	r3, #0
 8001bd0:	637b      	str	r3, [r7, #52]	; 0x34
 8001bd2:	e00d      	b.n	8001bf0 <print_AX25+0x8c>
			sprintf(uartData, " %d ",*(curr_mem+j));
 8001bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bd6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001bd8:	4413      	add	r3, r2
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	4996      	ldr	r1, [pc, #600]	; (8001e38 <print_AX25+0x2d4>)
 8001be0:	4892      	ldr	r0, [pc, #584]	; (8001e2c <print_AX25+0x2c8>)
 8001be2:	f005 fdd1 	bl	8007788 <siprintf>
			debug_print_msg();
 8001be6:	f7ff ffb5 	bl	8001b54 <debug_print_msg>
		for(int j = 0;j<8;j++){
 8001bea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bec:	3301      	adds	r3, #1
 8001bee:	637b      	str	r3, [r7, #52]	; 0x34
 8001bf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bf2:	2b07      	cmp	r3, #7
 8001bf4:	ddee      	ble.n	8001bd4 <print_AX25+0x70>
		}
		curr_mem += 8;
 8001bf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bf8:	3308      	adds	r3, #8
 8001bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
		sprintf(uartData, "\n");
 8001bfc:	4a8b      	ldr	r2, [pc, #556]	; (8001e2c <print_AX25+0x2c8>)
 8001bfe:	4b8f      	ldr	r3, [pc, #572]	; (8001e3c <print_AX25+0x2d8>)
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8001c04:	f7ff ffa6 	bl	8001b54 <debug_print_msg>
	for(int i = 0;i<address_len/8;i++){
 8001c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c10:	2b0d      	cmp	r3, #13
 8001c12:	ddd3      	ble.n	8001bbc <print_AX25+0x58>
	}

	//Check if address is stuffed
	if(local_packet->stuffed_address>0){
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c1a:	3310      	adds	r3, #16
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	dd34      	ble.n	8001c8c <print_AX25+0x128>
		sprintf(uartData, "Stuffed Address:");
 8001c22:	4a82      	ldr	r2, [pc, #520]	; (8001e2c <print_AX25+0x2c8>)
 8001c24:	4b86      	ldr	r3, [pc, #536]	; (8001e40 <print_AX25+0x2dc>)
 8001c26:	4615      	mov	r5, r2
 8001c28:	461c      	mov	r4, r3
 8001c2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c2c:	6028      	str	r0, [r5, #0]
 8001c2e:	6069      	str	r1, [r5, #4]
 8001c30:	60aa      	str	r2, [r5, #8]
 8001c32:	60eb      	str	r3, [r5, #12]
 8001c34:	7823      	ldrb	r3, [r4, #0]
 8001c36:	742b      	strb	r3, [r5, #16]
		debug_print_msg();
 8001c38:	f7ff ff8c 	bl	8001b54 <debug_print_msg>

		for(int i = 0;i<local_packet->stuffed_address;i++){
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	633b      	str	r3, [r7, #48]	; 0x30
 8001c40:	e00d      	b.n	8001c5e <print_AX25+0xfa>
			sprintf(uartData, "%d",*(curr_mem+i));
 8001c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c46:	4413      	add	r3, r2
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	497d      	ldr	r1, [pc, #500]	; (8001e44 <print_AX25+0x2e0>)
 8001c4e:	4877      	ldr	r0, [pc, #476]	; (8001e2c <print_AX25+0x2c8>)
 8001c50:	f005 fd9a 	bl	8007788 <siprintf>
			debug_print_msg();
 8001c54:	f7ff ff7e 	bl	8001b54 <debug_print_msg>
		for(int i = 0;i<local_packet->stuffed_address;i++){
 8001c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	633b      	str	r3, [r7, #48]	; 0x30
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c64:	3310      	adds	r3, #16
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	dbe9      	blt.n	8001c42 <print_AX25+0xde>
		}
		sprintf(uartData, "\n");
 8001c6e:	4a6f      	ldr	r2, [pc, #444]	; (8001e2c <print_AX25+0x2c8>)
 8001c70:	4b72      	ldr	r3, [pc, #456]	; (8001e3c <print_AX25+0x2d8>)
 8001c72:	881b      	ldrh	r3, [r3, #0]
 8001c74:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8001c76:	f7ff ff6d 	bl	8001b54 <debug_print_msg>

		curr_mem+=local_packet->stuffed_address;
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c80:	3310      	adds	r3, #16
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c88:	4413      	add	r3, r2
 8001c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	//Print Control Field
	sprintf(uartData, "Control Field   =");
 8001c8c:	4a67      	ldr	r2, [pc, #412]	; (8001e2c <print_AX25+0x2c8>)
 8001c8e:	4b6e      	ldr	r3, [pc, #440]	; (8001e48 <print_AX25+0x2e4>)
 8001c90:	4615      	mov	r5, r2
 8001c92:	461c      	mov	r4, r3
 8001c94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c96:	6028      	str	r0, [r5, #0]
 8001c98:	6069      	str	r1, [r5, #4]
 8001c9a:	60aa      	str	r2, [r5, #8]
 8001c9c:	60eb      	str	r3, [r5, #12]
 8001c9e:	8823      	ldrh	r3, [r4, #0]
 8001ca0:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 8001ca2:	f7ff ff57 	bl	8001b54 <debug_print_msg>
	for(int i = 0;i<8;i++){
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001caa:	e00d      	b.n	8001cc8 <print_AX25+0x164>
		sprintf(uartData, " %d ",*(curr_mem+i));
 8001cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cb0:	4413      	add	r3, r2
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4960      	ldr	r1, [pc, #384]	; (8001e38 <print_AX25+0x2d4>)
 8001cb8:	485c      	ldr	r0, [pc, #368]	; (8001e2c <print_AX25+0x2c8>)
 8001cba:	f005 fd65 	bl	8007788 <siprintf>
		debug_print_msg();
 8001cbe:	f7ff ff49 	bl	8001b54 <debug_print_msg>
	for(int i = 0;i<8;i++){
 8001cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cca:	2b07      	cmp	r3, #7
 8001ccc:	ddee      	ble.n	8001cac <print_AX25+0x148>
	}
	sprintf(uartData, "\n");
 8001cce:	4a57      	ldr	r2, [pc, #348]	; (8001e2c <print_AX25+0x2c8>)
 8001cd0:	4b5a      	ldr	r3, [pc, #360]	; (8001e3c <print_AX25+0x2d8>)
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8001cd6:	f7ff ff3d 	bl	8001b54 <debug_print_msg>
	curr_mem += control_len;//Subtract 8 to start at the flag start
 8001cda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cdc:	3308      	adds	r3, #8
 8001cde:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Check if control is stuffed
	if(local_packet->stuffed_control>0){
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001ce6:	3314      	adds	r3, #20
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	dd34      	ble.n	8001d58 <print_AX25+0x1f4>
		sprintf(uartData, "Stuffed Control:");
 8001cee:	4a4f      	ldr	r2, [pc, #316]	; (8001e2c <print_AX25+0x2c8>)
 8001cf0:	4b56      	ldr	r3, [pc, #344]	; (8001e4c <print_AX25+0x2e8>)
 8001cf2:	4615      	mov	r5, r2
 8001cf4:	461c      	mov	r4, r3
 8001cf6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cf8:	6028      	str	r0, [r5, #0]
 8001cfa:	6069      	str	r1, [r5, #4]
 8001cfc:	60aa      	str	r2, [r5, #8]
 8001cfe:	60eb      	str	r3, [r5, #12]
 8001d00:	7823      	ldrb	r3, [r4, #0]
 8001d02:	742b      	strb	r3, [r5, #16]
		debug_print_msg();
 8001d04:	f7ff ff26 	bl	8001b54 <debug_print_msg>

		for(int i = 0;i<local_packet->stuffed_control;i++){
 8001d08:	2300      	movs	r3, #0
 8001d0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d0c:	e00d      	b.n	8001d2a <print_AX25+0x1c6>
			sprintf(uartData, "%d",*(curr_mem+i));
 8001d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d12:	4413      	add	r3, r2
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	494a      	ldr	r1, [pc, #296]	; (8001e44 <print_AX25+0x2e0>)
 8001d1a:	4844      	ldr	r0, [pc, #272]	; (8001e2c <print_AX25+0x2c8>)
 8001d1c:	f005 fd34 	bl	8007788 <siprintf>
			debug_print_msg();
 8001d20:	f7ff ff18 	bl	8001b54 <debug_print_msg>
		for(int i = 0;i<local_packet->stuffed_control;i++){
 8001d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d26:	3301      	adds	r3, #1
 8001d28:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001d30:	3314      	adds	r3, #20
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d36:	429a      	cmp	r2, r3
 8001d38:	dbe9      	blt.n	8001d0e <print_AX25+0x1aa>
		}
		sprintf(uartData, "\n");
 8001d3a:	4a3c      	ldr	r2, [pc, #240]	; (8001e2c <print_AX25+0x2c8>)
 8001d3c:	4b3f      	ldr	r3, [pc, #252]	; (8001e3c <print_AX25+0x2d8>)
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8001d42:	f7ff ff07 	bl	8001b54 <debug_print_msg>

		curr_mem+=local_packet->stuffed_control;
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001d4c:	3314      	adds	r3, #20
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	461a      	mov	r2, r3
 8001d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d54:	4413      	add	r3, r2
 8001d56:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	//PID
	sprintf(uartData, "PID Field       =");
 8001d58:	4a34      	ldr	r2, [pc, #208]	; (8001e2c <print_AX25+0x2c8>)
 8001d5a:	4b3d      	ldr	r3, [pc, #244]	; (8001e50 <print_AX25+0x2ec>)
 8001d5c:	4615      	mov	r5, r2
 8001d5e:	461c      	mov	r4, r3
 8001d60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d62:	6028      	str	r0, [r5, #0]
 8001d64:	6069      	str	r1, [r5, #4]
 8001d66:	60aa      	str	r2, [r5, #8]
 8001d68:	60eb      	str	r3, [r5, #12]
 8001d6a:	8823      	ldrh	r3, [r4, #0]
 8001d6c:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 8001d6e:	f7ff fef1 	bl	8001b54 <debug_print_msg>

	for(int i = 0;i<8;i++){
 8001d72:	2300      	movs	r3, #0
 8001d74:	627b      	str	r3, [r7, #36]	; 0x24
 8001d76:	e00d      	b.n	8001d94 <print_AX25+0x230>
		sprintf(uartData, " %d ",*(curr_mem+i));
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d7c:	4413      	add	r3, r2
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	461a      	mov	r2, r3
 8001d82:	492d      	ldr	r1, [pc, #180]	; (8001e38 <print_AX25+0x2d4>)
 8001d84:	4829      	ldr	r0, [pc, #164]	; (8001e2c <print_AX25+0x2c8>)
 8001d86:	f005 fcff 	bl	8007788 <siprintf>
		debug_print_msg();
 8001d8a:	f7ff fee3 	bl	8001b54 <debug_print_msg>
	for(int i = 0;i<8;i++){
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	3301      	adds	r3, #1
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
 8001d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d96:	2b07      	cmp	r3, #7
 8001d98:	ddee      	ble.n	8001d78 <print_AX25+0x214>
	}
	sprintf(uartData, "\n");
 8001d9a:	4a24      	ldr	r2, [pc, #144]	; (8001e2c <print_AX25+0x2c8>)
 8001d9c:	4b27      	ldr	r3, [pc, #156]	; (8001e3c <print_AX25+0x2d8>)
 8001d9e:	881b      	ldrh	r3, [r3, #0]
 8001da0:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8001da2:	f7ff fed7 	bl	8001b54 <debug_print_msg>
	curr_mem += PID_len;
 8001da6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001da8:	3308      	adds	r3, #8
 8001daa:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Check if PID is stuffed
	if(local_packet->stuffed_control>0){
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001db2:	3314      	adds	r3, #20
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	dd32      	ble.n	8001e20 <print_AX25+0x2bc>
		sprintf(uartData, "Stuffed PID:");
 8001dba:	4a1c      	ldr	r2, [pc, #112]	; (8001e2c <print_AX25+0x2c8>)
 8001dbc:	4b25      	ldr	r3, [pc, #148]	; (8001e54 <print_AX25+0x2f0>)
 8001dbe:	4614      	mov	r4, r2
 8001dc0:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001dc2:	6020      	str	r0, [r4, #0]
 8001dc4:	6061      	str	r1, [r4, #4]
 8001dc6:	60a2      	str	r2, [r4, #8]
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	7323      	strb	r3, [r4, #12]
		debug_print_msg();
 8001dcc:	f7ff fec2 	bl	8001b54 <debug_print_msg>

		for(int i = 0;i<local_packet->stuffed_PID;i++){
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	623b      	str	r3, [r7, #32]
 8001dd4:	e00d      	b.n	8001df2 <print_AX25+0x28e>
			sprintf(uartData, "%d",*(curr_mem+i));
 8001dd6:	6a3b      	ldr	r3, [r7, #32]
 8001dd8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001dda:	4413      	add	r3, r2
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	461a      	mov	r2, r3
 8001de0:	4918      	ldr	r1, [pc, #96]	; (8001e44 <print_AX25+0x2e0>)
 8001de2:	4812      	ldr	r0, [pc, #72]	; (8001e2c <print_AX25+0x2c8>)
 8001de4:	f005 fcd0 	bl	8007788 <siprintf>
			debug_print_msg();
 8001de8:	f7ff feb4 	bl	8001b54 <debug_print_msg>
		for(int i = 0;i<local_packet->stuffed_PID;i++){
 8001dec:	6a3b      	ldr	r3, [r7, #32]
 8001dee:	3301      	adds	r3, #1
 8001df0:	623b      	str	r3, [r7, #32]
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001df8:	3318      	adds	r3, #24
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6a3a      	ldr	r2, [r7, #32]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	dbe9      	blt.n	8001dd6 <print_AX25+0x272>
		}
		sprintf(uartData, "\n");
 8001e02:	4a0a      	ldr	r2, [pc, #40]	; (8001e2c <print_AX25+0x2c8>)
 8001e04:	4b0d      	ldr	r3, [pc, #52]	; (8001e3c <print_AX25+0x2d8>)
 8001e06:	881b      	ldrh	r3, [r3, #0]
 8001e08:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8001e0a:	f7ff fea3 	bl	8001b54 <debug_print_msg>

		curr_mem+=local_packet->stuffed_PID;
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001e14:	3318      	adds	r3, #24
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e1c:	4413      	add	r3, r2
 8001e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	//Print Info Field
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 8001e20:	2300      	movs	r3, #0
 8001e22:	61fb      	str	r3, [r7, #28]
 8001e24:	e041      	b.n	8001eaa <print_AX25+0x346>
 8001e26:	bf00      	nop
 8001e28:	200000f0 	.word	0x200000f0
 8001e2c:	20001cf4 	.word	0x20001cf4
 8001e30:	080098f4 	.word	0x080098f4
 8001e34:	0800992c 	.word	0x0800992c
 8001e38:	08009940 	.word	0x08009940
 8001e3c:	08009948 	.word	0x08009948
 8001e40:	0800994c 	.word	0x0800994c
 8001e44:	08009960 	.word	0x08009960
 8001e48:	08009964 	.word	0x08009964
 8001e4c:	08009978 	.word	0x08009978
 8001e50:	0800998c 	.word	0x0800998c
 8001e54:	080099a0 	.word	0x080099a0
		sprintf(uartData, "Info Field %d    =",i+1)	;
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4969      	ldr	r1, [pc, #420]	; (8002004 <print_AX25+0x4a0>)
 8001e60:	4869      	ldr	r0, [pc, #420]	; (8002008 <print_AX25+0x4a4>)
 8001e62:	f005 fc91 	bl	8007788 <siprintf>
		debug_print_msg();
 8001e66:	f7ff fe75 	bl	8001b54 <debug_print_msg>

		for(int j = 0;j<8;j++){
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61bb      	str	r3, [r7, #24]
 8001e6e:	e00d      	b.n	8001e8c <print_AX25+0x328>
			sprintf(uartData, " %d ",*(curr_mem+j));
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e74:	4413      	add	r3, r2
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	4964      	ldr	r1, [pc, #400]	; (800200c <print_AX25+0x4a8>)
 8001e7c:	4862      	ldr	r0, [pc, #392]	; (8002008 <print_AX25+0x4a4>)
 8001e7e:	f005 fc83 	bl	8007788 <siprintf>
			debug_print_msg();
 8001e82:	f7ff fe67 	bl	8001b54 <debug_print_msg>
		for(int j = 0;j<8;j++){
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	61bb      	str	r3, [r7, #24]
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	2b07      	cmp	r3, #7
 8001e90:	ddee      	ble.n	8001e70 <print_AX25+0x30c>
		}
		curr_mem += 8;
 8001e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e94:	3308      	adds	r3, #8
 8001e96:	63fb      	str	r3, [r7, #60]	; 0x3c
		sprintf(uartData, "\n");
 8001e98:	4a5b      	ldr	r2, [pc, #364]	; (8002008 <print_AX25+0x4a4>)
 8001e9a:	4b5d      	ldr	r3, [pc, #372]	; (8002010 <print_AX25+0x4ac>)
 8001e9c:	881b      	ldrh	r3, [r3, #0]
 8001e9e:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8001ea0:	f7ff fe58 	bl	8001b54 <debug_print_msg>
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	61fb      	str	r3, [r7, #28]
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	da00      	bge.n	8001eb8 <print_AX25+0x354>
 8001eb6:	3307      	adds	r3, #7
 8001eb8:	10db      	asrs	r3, r3, #3
 8001eba:	461a      	mov	r2, r3
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	dbca      	blt.n	8001e58 <print_AX25+0x2f4>
	}
	//Check if INFO is stuffed
	if(local_packet->stuffed_Info>0){
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001ec8:	331c      	adds	r3, #28
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	dd32      	ble.n	8001f36 <print_AX25+0x3d2>
		sprintf(uartData, "Stuffed INFO:");
 8001ed0:	4a4d      	ldr	r2, [pc, #308]	; (8002008 <print_AX25+0x4a4>)
 8001ed2:	4b50      	ldr	r3, [pc, #320]	; (8002014 <print_AX25+0x4b0>)
 8001ed4:	4614      	mov	r4, r2
 8001ed6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001ed8:	6020      	str	r0, [r4, #0]
 8001eda:	6061      	str	r1, [r4, #4]
 8001edc:	60a2      	str	r2, [r4, #8]
 8001ede:	881b      	ldrh	r3, [r3, #0]
 8001ee0:	81a3      	strh	r3, [r4, #12]
		debug_print_msg();
 8001ee2:	f7ff fe37 	bl	8001b54 <debug_print_msg>

		for(int i = 0;i<local_packet->stuffed_Info;i++){
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	e00d      	b.n	8001f08 <print_AX25+0x3a4>
			sprintf(uartData, "%d",*(curr_mem+i));
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ef0:	4413      	add	r3, r2
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4948      	ldr	r1, [pc, #288]	; (8002018 <print_AX25+0x4b4>)
 8001ef8:	4843      	ldr	r0, [pc, #268]	; (8002008 <print_AX25+0x4a4>)
 8001efa:	f005 fc45 	bl	8007788 <siprintf>
			debug_print_msg();
 8001efe:	f7ff fe29 	bl	8001b54 <debug_print_msg>
		for(int i = 0;i<local_packet->stuffed_Info;i++){
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	3301      	adds	r3, #1
 8001f06:	617b      	str	r3, [r7, #20]
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001f0e:	331c      	adds	r3, #28
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	697a      	ldr	r2, [r7, #20]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	dbe9      	blt.n	8001eec <print_AX25+0x388>
		}
		sprintf(uartData, "\n");
 8001f18:	4a3b      	ldr	r2, [pc, #236]	; (8002008 <print_AX25+0x4a4>)
 8001f1a:	4b3d      	ldr	r3, [pc, #244]	; (8002010 <print_AX25+0x4ac>)
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8001f20:	f7ff fe18 	bl	8001b54 <debug_print_msg>

		curr_mem+=local_packet->stuffed_Info;
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001f2a:	331c      	adds	r3, #28
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	461a      	mov	r2, r3
 8001f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f32:	4413      	add	r3, r2
 8001f34:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	sprintf(uartData, "FCS Field = ")	;
 8001f36:	4a34      	ldr	r2, [pc, #208]	; (8002008 <print_AX25+0x4a4>)
 8001f38:	4b38      	ldr	r3, [pc, #224]	; (800201c <print_AX25+0x4b8>)
 8001f3a:	4614      	mov	r4, r2
 8001f3c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001f3e:	6020      	str	r0, [r4, #0]
 8001f40:	6061      	str	r1, [r4, #4]
 8001f42:	60a2      	str	r2, [r4, #8]
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	7323      	strb	r3, [r4, #12]
	debug_print_msg();
 8001f48:	f7ff fe04 	bl	8001b54 <debug_print_msg>
	curr_mem = local_packet->FCS;
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001f52:	3304      	adds	r3, #4
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(int i = 0;i<FCS_len;i++){
 8001f58:	2300      	movs	r3, #0
 8001f5a:	613b      	str	r3, [r7, #16]
 8001f5c:	e00d      	b.n	8001f7a <print_AX25+0x416>
		sprintf(uartData, " %d ",*(curr_mem+i));
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f62:	4413      	add	r3, r2
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	461a      	mov	r2, r3
 8001f68:	4928      	ldr	r1, [pc, #160]	; (800200c <print_AX25+0x4a8>)
 8001f6a:	4827      	ldr	r0, [pc, #156]	; (8002008 <print_AX25+0x4a4>)
 8001f6c:	f005 fc0c 	bl	8007788 <siprintf>
		debug_print_msg();
 8001f70:	f7ff fdf0 	bl	8001b54 <debug_print_msg>
	for(int i = 0;i<FCS_len;i++){
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	3301      	adds	r3, #1
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	2b0f      	cmp	r3, #15
 8001f7e:	ddee      	ble.n	8001f5e <print_AX25+0x3fa>
	}
	sprintf(uartData, "\n");
 8001f80:	4a21      	ldr	r2, [pc, #132]	; (8002008 <print_AX25+0x4a4>)
 8001f82:	4b23      	ldr	r3, [pc, #140]	; (8002010 <print_AX25+0x4ac>)
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8001f88:	f7ff fde4 	bl	8001b54 <debug_print_msg>

	//Check if FCS is stuffed
	if(local_packet->stuffed_FCS>0){
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	dd30      	ble.n	8001ffa <print_AX25+0x496>
		sprintf(uartData, "Stuffed FCS:");
 8001f98:	4a1b      	ldr	r2, [pc, #108]	; (8002008 <print_AX25+0x4a4>)
 8001f9a:	4b21      	ldr	r3, [pc, #132]	; (8002020 <print_AX25+0x4bc>)
 8001f9c:	4614      	mov	r4, r2
 8001f9e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001fa0:	6020      	str	r0, [r4, #0]
 8001fa2:	6061      	str	r1, [r4, #4]
 8001fa4:	60a2      	str	r2, [r4, #8]
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	7323      	strb	r3, [r4, #12]
		debug_print_msg();
 8001faa:	f7ff fdd3 	bl	8001b54 <debug_print_msg>

		for (int i = 0; i < local_packet->stuffed_FCS;i++){
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	e00d      	b.n	8001fd0 <print_AX25+0x46c>
			sprintf(uartData, "%d",*(curr_mem+i));
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fb8:	4413      	add	r3, r2
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4916      	ldr	r1, [pc, #88]	; (8002018 <print_AX25+0x4b4>)
 8001fc0:	4811      	ldr	r0, [pc, #68]	; (8002008 <print_AX25+0x4a4>)
 8001fc2:	f005 fbe1 	bl	8007788 <siprintf>
			debug_print_msg();
 8001fc6:	f7ff fdc5 	bl	8001b54 <debug_print_msg>
		for (int i = 0; i < local_packet->stuffed_FCS;i++){
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	dbea      	blt.n	8001fb4 <print_AX25+0x450>
		}
		sprintf(uartData, "\n");
 8001fde:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <print_AX25+0x4a4>)
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <print_AX25+0x4ac>)
 8001fe2:	881b      	ldrh	r3, [r3, #0]
 8001fe4:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8001fe6:	f7ff fdb5 	bl	8001b54 <debug_print_msg>

		curr_mem+=local_packet->stuffed_FCS;
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ff6:	4413      	add	r3, r2
 8001ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
}
 8001ffa:	bf00      	nop
 8001ffc:	3744      	adds	r7, #68	; 0x44
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002002:	bf00      	nop
 8002004:	080099b0 	.word	0x080099b0
 8002008:	20001cf4 	.word	0x20001cf4
 800200c:	08009940 	.word	0x08009940
 8002010:	08009948 	.word	0x08009948
 8002014:	080099c4 	.word	0x080099c4
 8002018:	08009960 	.word	0x08009960
 800201c:	080099d4 	.word	0x080099d4
 8002020:	080099e4 	.word	0x080099e4

08002024 <Tim2_OC_Callback>:
int byteArray[8];
bool got_flag_start = false;
bool got_flag_end = false;

//Timer 2 Output Compare Callback
void Tim2_OC_Callback(){
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
	static int save_cnt;
	static int flag_cnt;
	bool isFlag = false;
 800202a:	2300      	movs	r3, #0
 800202c:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(GPIOC,D4_Pin,clk_sync);
 800202e:	4b80      	ldr	r3, [pc, #512]	; (8002230 <Tim2_OC_Callback+0x20c>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	2180      	movs	r1, #128	; 0x80
 8002036:	487f      	ldr	r0, [pc, #508]	; (8002234 <Tim2_OC_Callback+0x210>)
 8002038:	f002 fe42 	bl	8004cc0 <HAL_GPIO_WritePin>

	freq_pin_state_last = hold_state;
 800203c:	4b7e      	ldr	r3, [pc, #504]	; (8002238 <Tim2_OC_Callback+0x214>)
 800203e:	781a      	ldrb	r2, [r3, #0]
 8002040:	4b7e      	ldr	r3, [pc, #504]	; (800223c <Tim2_OC_Callback+0x218>)
 8002042:	701a      	strb	r2, [r3, #0]

	//Check if this is valid data
	if(clk_sync){
 8002044:	4b7a      	ldr	r3, [pc, #488]	; (8002230 <Tim2_OC_Callback+0x20c>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 80d2 	beq.w	80021f2 <Tim2_OC_Callback+0x1ce>
		NRZI = (freq_pin_state_curr==freq_pin_state_last) ? 1 : 0;
 800204e:	4b7c      	ldr	r3, [pc, #496]	; (8002240 <Tim2_OC_Callback+0x21c>)
 8002050:	781a      	ldrb	r2, [r3, #0]
 8002052:	4b7a      	ldr	r3, [pc, #488]	; (800223c <Tim2_OC_Callback+0x218>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	429a      	cmp	r2, r3
 8002058:	bf0c      	ite	eq
 800205a:	2301      	moveq	r3, #1
 800205c:	2300      	movne	r3, #0
 800205e:	b2da      	uxtb	r2, r3
 8002060:	4b78      	ldr	r3, [pc, #480]	; (8002244 <Tim2_OC_Callback+0x220>)
 8002062:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_WritePin(GPIOB,D3_Pin,NRZI);
 8002064:	4b77      	ldr	r3, [pc, #476]	; (8002244 <Tim2_OC_Callback+0x220>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	2140      	movs	r1, #64	; 0x40
 800206c:	4876      	ldr	r0, [pc, #472]	; (8002248 <Tim2_OC_Callback+0x224>)
 800206e:	f002 fe27 	bl	8004cc0 <HAL_GPIO_WritePin>

		//Shift byte array for next comparison
//		memmove(&byteArray[1],&byteArray[0],7*sizeof(int));
		for(int i = 7;i>0;i--){
 8002072:	2307      	movs	r3, #7
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	e00b      	b.n	8002090 <Tim2_OC_Callback+0x6c>
			byteArray[i] = byteArray[i-1];
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	3b01      	subs	r3, #1
 800207c:	4a73      	ldr	r2, [pc, #460]	; (800224c <Tim2_OC_Callback+0x228>)
 800207e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002082:	4972      	ldr	r1, [pc, #456]	; (800224c <Tim2_OC_Callback+0x228>)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 7;i>0;i--){
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	3b01      	subs	r3, #1
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	2b00      	cmp	r3, #0
 8002094:	dcf0      	bgt.n	8002078 <Tim2_OC_Callback+0x54>
		}

		byteArray[0] = NRZI;
 8002096:	4b6b      	ldr	r3, [pc, #428]	; (8002244 <Tim2_OC_Callback+0x220>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	461a      	mov	r2, r3
 800209c:	4b6b      	ldr	r3, [pc, #428]	; (800224c <Tim2_OC_Callback+0x228>)
 800209e:	601a      	str	r2, [r3, #0]
		//11111100
		//01111110


		//Check if this is the flag
		for (int i = 0; i < 8; i++) {
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	e014      	b.n	80020d0 <Tim2_OC_Callback+0xac>
			if(byteArray[i] != AX25TBYTE[i]){
 80020a6:	4a69      	ldr	r2, [pc, #420]	; (800224c <Tim2_OC_Callback+0x228>)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ae:	4968      	ldr	r1, [pc, #416]	; (8002250 <Tim2_OC_Callback+0x22c>)
 80020b0:	68fa      	ldr	r2, [r7, #12]
 80020b2:	440a      	add	r2, r1
 80020b4:	7812      	ldrb	r2, [r2, #0]
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d002      	beq.n	80020c0 <Tim2_OC_Callback+0x9c>
				isFlag = false;
 80020ba:	2300      	movs	r3, #0
 80020bc:	75fb      	strb	r3, [r7, #23]
				break;
 80020be:	e00a      	b.n	80020d6 <Tim2_OC_Callback+0xb2>
			}
			//Got to end of byte array
			if(i==7){
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2b07      	cmp	r3, #7
 80020c4:	d101      	bne.n	80020ca <Tim2_OC_Callback+0xa6>
				isFlag = true;
 80020c6:	2301      	movs	r3, #1
 80020c8:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < 8; i++) {
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	3301      	adds	r3, #1
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2b07      	cmp	r3, #7
 80020d4:	dde7      	ble.n	80020a6 <Tim2_OC_Callback+0x82>
			}
		}
		//If this is not a flag, copy the values into the buffer pointer
		if(isFlag){
 80020d6:	7dfb      	ldrb	r3, [r7, #23]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d023      	beq.n	8002124 <Tim2_OC_Callback+0x100>
			flag_cnt++;
 80020dc:	4b5d      	ldr	r3, [pc, #372]	; (8002254 <Tim2_OC_Callback+0x230>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	3301      	adds	r3, #1
 80020e2:	4a5c      	ldr	r2, [pc, #368]	; (8002254 <Tim2_OC_Callback+0x230>)
 80020e4:	6013      	str	r3, [r2, #0]

			//If we have a start flag, this is an end flag
			if(got_flag_start){
 80020e6:	4b5c      	ldr	r3, [pc, #368]	; (8002258 <Tim2_OC_Callback+0x234>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d006      	beq.n	80020fc <Tim2_OC_Callback+0xd8>
				got_flag_start = false;
 80020ee:	4b5a      	ldr	r3, [pc, #360]	; (8002258 <Tim2_OC_Callback+0x234>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	701a      	strb	r2, [r3, #0]
				got_flag_end = true;
 80020f4:	4b59      	ldr	r3, [pc, #356]	; (800225c <Tim2_OC_Callback+0x238>)
 80020f6:	2201      	movs	r2, #1
 80020f8:	701a      	strb	r2, [r3, #0]
 80020fa:	e010      	b.n	800211e <Tim2_OC_Callback+0xfa>
			}

			//Not sure how many appending flags????????
			else if(flag_cnt>=FLAG_END_COUNT){
 80020fc:	4b55      	ldr	r3, [pc, #340]	; (8002254 <Tim2_OC_Callback+0x230>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b01      	cmp	r3, #1
 8002102:	dd0c      	ble.n	800211e <Tim2_OC_Callback+0xfa>
				//If no start flag has occurred
				if(!got_flag_start){
 8002104:	4b54      	ldr	r3, [pc, #336]	; (8002258 <Tim2_OC_Callback+0x234>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	f083 0301 	eor.w	r3, r3, #1
 800210c:	b2db      	uxtb	r3, r3
 800210e:	2b00      	cmp	r3, #0
 8002110:	d002      	beq.n	8002118 <Tim2_OC_Callback+0xf4>
					got_flag_start = true;
 8002112:	4b51      	ldr	r3, [pc, #324]	; (8002258 <Tim2_OC_Callback+0x234>)
 8002114:	2201      	movs	r2, #1
 8002116:	701a      	strb	r2, [r3, #0]
				}

				//Reset flag count
				flag_cnt = 0;
 8002118:	4b4e      	ldr	r3, [pc, #312]	; (8002254 <Tim2_OC_Callback+0x230>)
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
			}

			//Reset flag var
			isFlag = false;
 800211e:	2300      	movs	r3, #0
 8002120:	75fb      	strb	r3, [r7, #23]
 8002122:	e00c      	b.n	800213e <Tim2_OC_Callback+0x11a>
		}

		else if(got_flag_start){
 8002124:	4b4c      	ldr	r3, [pc, #304]	; (8002258 <Tim2_OC_Callback+0x234>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d008      	beq.n	800213e <Tim2_OC_Callback+0x11a>
//			HAL_GPIO_TogglePin(GPIOB,D2_Pin);
			//Load the processed bit into the buffer
			save_cnt = loadBitBuffer(NRZI)+1;
 800212c:	4b45      	ldr	r3, [pc, #276]	; (8002244 <Tim2_OC_Callback+0x220>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff fcad 	bl	8001a90 <loadBitBuffer>
 8002136:	4603      	mov	r3, r0
 8002138:	3301      	adds	r3, #1
 800213a:	4a49      	ldr	r2, [pc, #292]	; (8002260 <Tim2_OC_Callback+0x23c>)
 800213c:	6013      	str	r3, [r2, #0]
		}

		//Found ending flag, now need to process bit buffer
		if(got_flag_end){
 800213e:	4b47      	ldr	r3, [pc, #284]	; (800225c <Tim2_OC_Callback+0x238>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d047      	beq.n	80021d6 <Tim2_OC_Callback+0x1b2>
			got_flag_end = false;
 8002146:	4b45      	ldr	r3, [pc, #276]	; (800225c <Tim2_OC_Callback+0x238>)
 8002148:	2200      	movs	r2, #0
 800214a:	701a      	strb	r2, [r3, #0]
//			HAL_GPIO_TogglePin(GPIOB,D3_Pin);

			//Disable Interrupts for data processing
			HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
 800214c:	2100      	movs	r1, #0
 800214e:	4845      	ldr	r0, [pc, #276]	; (8002264 <Tim2_OC_Callback+0x240>)
 8002150:	f003 fc3c 	bl	80059cc <HAL_TIM_OC_Stop_IT>
			HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_1);
 8002154:	2100      	movs	r1, #0
 8002156:	4844      	ldr	r0, [pc, #272]	; (8002268 <Tim2_OC_Callback+0x244>)
 8002158:	f003 fd3a 	bl	8005bd0 <HAL_TIM_IC_Stop_IT>

			//Buffer will be filled with ending flags, dont want this in ax.25 buffer
			save_cnt -= FLAG_SIZE;
 800215c:	4b40      	ldr	r3, [pc, #256]	; (8002260 <Tim2_OC_Callback+0x23c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	3b08      	subs	r3, #8
 8002162:	4a3f      	ldr	r2, [pc, #252]	; (8002260 <Tim2_OC_Callback+0x23c>)
 8002164:	6013      	str	r3, [r2, #0]
			rxBit_count = save_cnt;//Must be before remove_bit_stuffing
 8002166:	4b3e      	ldr	r3, [pc, #248]	; (8002260 <Tim2_OC_Callback+0x23c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a40      	ldr	r2, [pc, #256]	; (800226c <Tim2_OC_Callback+0x248>)
 800216c:	6013      	str	r3, [r2, #0]

//			sprintf(uartData, "byte_cnt = %d\n",global_packet.byte_cnt);
//			debug_print_msg();

			memcpy(global_packet.AX25_PACKET,bitBuffer,save_cnt);
 800216e:	4b3c      	ldr	r3, [pc, #240]	; (8002260 <Tim2_OC_Callback+0x23c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	461a      	mov	r2, r3
 8002174:	493e      	ldr	r1, [pc, #248]	; (8002270 <Tim2_OC_Callback+0x24c>)
 8002176:	483f      	ldr	r0, [pc, #252]	; (8002274 <Tim2_OC_Callback+0x250>)
 8002178:	f005 fada 	bl	8007730 <memcpy>

//			compareBoolBuffers(bitBuffer,global_packet.AX25_PACKET,rxBit_count);

			sprintf(uartData, "rxBit_count (before bit destuff) = %d\n",rxBit_count);
 800217c:	4b3b      	ldr	r3, [pc, #236]	; (800226c <Tim2_OC_Callback+0x248>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	461a      	mov	r2, r3
 8002182:	493d      	ldr	r1, [pc, #244]	; (8002278 <Tim2_OC_Callback+0x254>)
 8002184:	483d      	ldr	r0, [pc, #244]	; (800227c <Tim2_OC_Callback+0x258>)
 8002186:	f005 faff 	bl	8007788 <siprintf>
			debug_print_msg();
 800218a:	f7ff fce3 	bl	8001b54 <debug_print_msg>

			remove_bit_stuffing();
 800218e:	f7ff f86f 	bl	8001270 <remove_bit_stuffing>

			sprintf(uartData, "rxBit_count (after bit destuff) = %d\n",rxBit_count);
 8002192:	4b36      	ldr	r3, [pc, #216]	; (800226c <Tim2_OC_Callback+0x248>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	4939      	ldr	r1, [pc, #228]	; (8002280 <Tim2_OC_Callback+0x25c>)
 800219a:	4838      	ldr	r0, [pc, #224]	; (800227c <Tim2_OC_Callback+0x258>)
 800219c:	f005 faf4 	bl	8007788 <siprintf>
			debug_print_msg();
 80021a0:	f7ff fcd8 	bl	8001b54 <debug_print_msg>


			global_packet.byte_cnt = rxBit_count/8;
 80021a4:	4b31      	ldr	r3, [pc, #196]	; (800226c <Tim2_OC_Callback+0x248>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	da00      	bge.n	80021ae <Tim2_OC_Callback+0x18a>
 80021ac:	3307      	adds	r3, #7
 80021ae:	10db      	asrs	r3, r3, #3
 80021b0:	461a      	mov	r2, r3
 80021b2:	4b30      	ldr	r3, [pc, #192]	; (8002274 <Tim2_OC_Callback+0x250>)
 80021b4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80021b8:	330c      	adds	r3, #12
 80021ba:	601a      	str	r2, [r3, #0]

			//Receive data
			receiving_AX25();
 80021bc:	f7ff f818 	bl	80011f0 <receiving_AX25>

			save_cnt = 0;
 80021c0:	4b27      	ldr	r3, [pc, #156]	; (8002260 <Tim2_OC_Callback+0x23c>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]

			//Enable Interrupts since data processing is complete
			HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 80021c6:	2100      	movs	r1, #0
 80021c8:	4826      	ldr	r0, [pc, #152]	; (8002264 <Tim2_OC_Callback+0x240>)
 80021ca:	f003 fb7b 	bl	80058c4 <HAL_TIM_OC_Start_IT>
			HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80021ce:	2100      	movs	r1, #0
 80021d0:	4825      	ldr	r0, [pc, #148]	; (8002268 <Tim2_OC_Callback+0x244>)
 80021d2:	f003 fc95 	bl	8005b00 <HAL_TIM_IC_Start_IT>
		}

		//Prepare OC for next sample
		uint32_t this_capture = __HAL_TIM_GET_COMPARE(&htim2, TIM_CHANNEL_1);
 80021d6:	4b23      	ldr	r3, [pc, #140]	; (8002264 <Tim2_OC_Callback+0x240>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021dc:	60bb      	str	r3, [r7, #8]
		uint32_t next_sampl = this_capture + bit_sample_period;
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80021e4:	3335      	adds	r3, #53	; 0x35
 80021e6:	607b      	str	r3, [r7, #4]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,next_sampl); // if we have not received a transition to the input capture module, we want to refresh the output compare module with the last known bit period
 80021e8:	4b1e      	ldr	r3, [pc, #120]	; (8002264 <Tim2_OC_Callback+0x240>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	635a      	str	r2, [r3, #52]	; 0x34
 80021f0:	e008      	b.n	8002204 <Tim2_OC_Callback+0x1e0>
	}

	//Clock not syncd
	else
	{
		got_flag_start = false;
 80021f2:	4b19      	ldr	r3, [pc, #100]	; (8002258 <Tim2_OC_Callback+0x234>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]
		got_flag_end = false;
 80021f8:	4b18      	ldr	r3, [pc, #96]	; (800225c <Tim2_OC_Callback+0x238>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]
		flag_cnt = 0;
 80021fe:	4b15      	ldr	r3, [pc, #84]	; (8002254 <Tim2_OC_Callback+0x230>)
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
	}

	//Inc number of bits since last clock sync
	captured_bits_count++;
 8002204:	4b1f      	ldr	r3, [pc, #124]	; (8002284 <Tim2_OC_Callback+0x260>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	3301      	adds	r3, #1
 800220a:	b2da      	uxtb	r2, r3
 800220c:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <Tim2_OC_Callback+0x260>)
 800220e:	701a      	strb	r2, [r3, #0]
	if(captured_bits_count >= samp_per_bit * no_clk_max_cnt){
 8002210:	4b1c      	ldr	r3, [pc, #112]	; (8002284 <Tim2_OC_Callback+0x260>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b3f      	cmp	r3, #63	; 0x3f
 8002216:	d902      	bls.n	800221e <Tim2_OC_Callback+0x1fa>
		clk_sync = false;	//Clock is no longer sync
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <Tim2_OC_Callback+0x20c>)
 800221a:	2200      	movs	r2, #0
 800221c:	701a      	strb	r2, [r3, #0]
	}
	hold_state = freq_pin_state_curr;
 800221e:	4b08      	ldr	r3, [pc, #32]	; (8002240 <Tim2_OC_Callback+0x21c>)
 8002220:	781a      	ldrb	r2, [r3, #0]
 8002222:	4b05      	ldr	r3, [pc, #20]	; (8002238 <Tim2_OC_Callback+0x214>)
 8002224:	701a      	strb	r2, [r3, #0]

	return;
 8002226:	bf00      	nop
}
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	200000b1 	.word	0x200000b1
 8002234:	40020800 	.word	0x40020800
 8002238:	20003494 	.word	0x20003494
 800223c:	200000c3 	.word	0x200000c3
 8002240:	200000c2 	.word	0x200000c2
 8002244:	200044c4 	.word	0x200044c4
 8002248:	40020400 	.word	0x40020400
 800224c:	200044cc 	.word	0x200044cc
 8002250:	20000008 	.word	0x20000008
 8002254:	200000d8 	.word	0x200000d8
 8002258:	200000c4 	.word	0x200000c4
 800225c:	200000c5 	.word	0x200000c5
 8002260:	200000dc 	.word	0x200000dc
 8002264:	200029b0 	.word	0x200029b0
 8002268:	200028b8 	.word	0x200028b8
 800226c:	200000a4 	.word	0x200000a4
 8002270:	20002a30 	.word	0x20002a30
 8002274:	200000f0 	.word	0x200000f0
 8002278:	08009c48 	.word	0x08009c48
 800227c:	20001cf4 	.word	0x20001cf4
 8002280:	08009c70 	.word	0x08009c70
 8002284:	200000b0 	.word	0x200000b0

08002288 <Tim3_IT_Callback>:
void Tim3_IT_Callback() {
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
	if (mode) {
 800228c:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <Tim3_IT_Callback+0x1c>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d002      	beq.n	800229a <Tim3_IT_Callback+0x12>
		midbit = false;
 8002294:	4b04      	ldr	r3, [pc, #16]	; (80022a8 <Tim3_IT_Callback+0x20>)
 8002296:	2200      	movs	r2, #0
 8002298:	701a      	strb	r2, [r3, #0]
	}
	//Timer 3 does nothing in RX
	else {}
}
 800229a:	bf00      	nop
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	20002998 	.word	0x20002998
 80022a8:	200000a8 	.word	0x200000a8

080022ac <Tim5_OC_Callback>:
bool prev_freq_state = false;
bool curr_freq_state = false;		//Interpreted freq
bool invalid_freq = false;

//Timer 5 Output Capture Callback
void Tim5_OC_Callback(){
 80022ac:	b5b0      	push	{r4, r5, r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
	prev_freq_state = curr_freq_state;
 80022b2:	4b96      	ldr	r3, [pc, #600]	; (800250c <Tim5_OC_Callback+0x260>)
 80022b4:	781a      	ldrb	r2, [r3, #0]
 80022b6:	4b96      	ldr	r3, [pc, #600]	; (8002510 <Tim5_OC_Callback+0x264>)
 80022b8:	701a      	strb	r2, [r3, #0]
	//Log Values
	prev_time = curr_time;
 80022ba:	4b96      	ldr	r3, [pc, #600]	; (8002514 <Tim5_OC_Callback+0x268>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a96      	ldr	r2, [pc, #600]	; (8002518 <Tim5_OC_Callback+0x26c>)
 80022c0:	6013      	str	r3, [r2, #0]
	phase_prev = phase_curr;
 80022c2:	4b96      	ldr	r3, [pc, #600]	; (800251c <Tim5_OC_Callback+0x270>)
 80022c4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80022c8:	4a95      	ldr	r2, [pc, #596]	; (8002520 <Tim5_OC_Callback+0x274>)
 80022ca:	e9c2 3400 	strd	r3, r4, [r2]

	//Get ADC Val
	HAL_ADC_Start(&hadc1);
 80022ce:	4895      	ldr	r0, [pc, #596]	; (8002524 <Tim5_OC_Callback+0x278>)
 80022d0:	f001 faa2 	bl	8003818 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,5);
 80022d4:	2105      	movs	r1, #5
 80022d6:	4893      	ldr	r0, [pc, #588]	; (8002524 <Tim5_OC_Callback+0x278>)
 80022d8:	f001 fb64 	bl	80039a4 <HAL_ADC_PollForConversion>
	int adcval = HAL_ADC_GetValue(&hadc1);
 80022dc:	4891      	ldr	r0, [pc, #580]	; (8002524 <Tim5_OC_Callback+0x278>)
 80022de:	f001 fbe5 	bl	8003aac <HAL_ADC_GetValue>
 80022e2:	4603      	mov	r3, r0
 80022e4:	607b      	str	r3, [r7, #4]

//	HAL_GPIO_TogglePin(GPIOB,Toggle_Pin);
	//Capture time
	curr_time = htim5.Instance->CNT;
 80022e6:	4b90      	ldr	r3, [pc, #576]	; (8002528 <Tim5_OC_Callback+0x27c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ec:	461a      	mov	r2, r3
 80022ee:	4b89      	ldr	r3, [pc, #548]	; (8002514 <Tim5_OC_Callback+0x268>)
 80022f0:	601a      	str	r2, [r3, #0]

	//Calculate freq
	phase_curr = asin_lut[adcval];
 80022f2:	4a8e      	ldr	r2, [pc, #568]	; (800252c <Tim5_OC_Callback+0x280>)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe f932 	bl	8000564 <__aeabi_i2d>
 8002300:	4603      	mov	r3, r0
 8002302:	460c      	mov	r4, r1
 8002304:	4a85      	ldr	r2, [pc, #532]	; (800251c <Tim5_OC_Callback+0x270>)
 8002306:	e9c2 3400 	strd	r3, r4, [r2]
	freq_rad = (phase_curr-phase_prev)/(curr_time-prev_time);
 800230a:	4b84      	ldr	r3, [pc, #528]	; (800251c <Tim5_OC_Callback+0x270>)
 800230c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002310:	4b83      	ldr	r3, [pc, #524]	; (8002520 <Tim5_OC_Callback+0x274>)
 8002312:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002316:	461a      	mov	r2, r3
 8002318:	4623      	mov	r3, r4
 800231a:	f7fd ffd5 	bl	80002c8 <__aeabi_dsub>
 800231e:	4603      	mov	r3, r0
 8002320:	460c      	mov	r4, r1
 8002322:	4625      	mov	r5, r4
 8002324:	461c      	mov	r4, r3
 8002326:	4b7b      	ldr	r3, [pc, #492]	; (8002514 <Tim5_OC_Callback+0x268>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	4b7b      	ldr	r3, [pc, #492]	; (8002518 <Tim5_OC_Callback+0x26c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe f917 	bl	8000564 <__aeabi_i2d>
 8002336:	4602      	mov	r2, r0
 8002338:	460b      	mov	r3, r1
 800233a:	4620      	mov	r0, r4
 800233c:	4629      	mov	r1, r5
 800233e:	f7fe faa5 	bl	800088c <__aeabi_ddiv>
 8002342:	4603      	mov	r3, r0
 8002344:	460c      	mov	r4, r1
 8002346:	4618      	mov	r0, r3
 8002348:	4621      	mov	r1, r4
 800234a:	f7fe fc25 	bl	8000b98 <__aeabi_d2iz>
 800234e:	4602      	mov	r2, r0
 8002350:	4b77      	ldr	r3, [pc, #476]	; (8002530 <Tim5_OC_Callback+0x284>)
 8002352:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA,D0_Pin,0);
 8002354:	2200      	movs	r2, #0
 8002356:	f44f 7100 	mov.w	r1, #512	; 0x200
 800235a:	4876      	ldr	r0, [pc, #472]	; (8002534 <Tim5_OC_Callback+0x288>)
 800235c:	f002 fcb0 	bl	8004cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,D1_Pin,0);
 8002360:	2200      	movs	r2, #0
 8002362:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002366:	4873      	ldr	r0, [pc, #460]	; (8002534 <Tim5_OC_Callback+0x288>)
 8002368:	f002 fcaa 	bl	8004cc0 <HAL_GPIO_WritePin>

	//+ Low frequency
	if(7539-freq_deviation <freq_rad && freq_rad < 7539+freq_deviation ){
 800236c:	f640 134e 	movw	r3, #2382	; 0x94e
 8002370:	f5c3 53eb 	rsb	r3, r3, #7520	; 0x1d60
 8002374:	3313      	adds	r3, #19
 8002376:	4a6e      	ldr	r2, [pc, #440]	; (8002530 <Tim5_OC_Callback+0x284>)
 8002378:	6812      	ldr	r2, [r2, #0]
 800237a:	4293      	cmp	r3, r2
 800237c:	da2b      	bge.n	80023d6 <Tim5_OC_Callback+0x12a>
 800237e:	f640 134e 	movw	r3, #2382	; 0x94e
 8002382:	f503 53eb 	add.w	r3, r3, #7520	; 0x1d60
 8002386:	3313      	adds	r3, #19
 8002388:	4a69      	ldr	r2, [pc, #420]	; (8002530 <Tim5_OC_Callback+0x284>)
 800238a:	6812      	ldr	r2, [r2, #0]
 800238c:	4293      	cmp	r3, r2
 800238e:	dd22      	ble.n	80023d6 <Tim5_OC_Callback+0x12a>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
 8002390:	2201      	movs	r2, #1
 8002392:	2120      	movs	r1, #32
 8002394:	4867      	ldr	r0, [pc, #412]	; (8002534 <Tim5_OC_Callback+0x288>)
 8002396:	f002 fc93 	bl	8004cc0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,D0_Pin,0);
 800239a:	2200      	movs	r2, #0
 800239c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023a0:	4864      	ldr	r0, [pc, #400]	; (8002534 <Tim5_OC_Callback+0x288>)
 80023a2:	f002 fc8d 	bl	8004cc0 <HAL_GPIO_WritePin>

		//Reset invalid
		invalid_freq_count = 0;
 80023a6:	4b64      	ldr	r3, [pc, #400]	; (8002538 <Tim5_OC_Callback+0x28c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]

		//Inc number of low frequencies
		valid_freq_low_count++;
 80023ac:	4b63      	ldr	r3, [pc, #396]	; (800253c <Tim5_OC_Callback+0x290>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	3301      	adds	r3, #1
 80023b2:	4a62      	ldr	r2, [pc, #392]	; (800253c <Tim5_OC_Callback+0x290>)
 80023b4:	6013      	str	r3, [r2, #0]
		//Got enough valid frequencies to probably call this a low
		if(valid_freq_low_count>=min_valid){
 80023b6:	4b61      	ldr	r3, [pc, #388]	; (800253c <Tim5_OC_Callback+0x290>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2203      	movs	r2, #3
 80023bc:	4293      	cmp	r3, r2
 80023be:	f2c0 80e5 	blt.w	800258c <Tim5_OC_Callback+0x2e0>
			//Reset high count
			valid_freq_high_count = 0;
 80023c2:	4b5f      	ldr	r3, [pc, #380]	; (8002540 <Tim5_OC_Callback+0x294>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]

			//Set frequency status
			curr_freq_state  = false;
 80023c8:	4b50      	ldr	r3, [pc, #320]	; (800250c <Tim5_OC_Callback+0x260>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	701a      	strb	r2, [r3, #0]
			invalid_freq = false;
 80023ce:	4b5d      	ldr	r3, [pc, #372]	; (8002544 <Tim5_OC_Callback+0x298>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	701a      	strb	r2, [r3, #0]
		if(valid_freq_low_count>=min_valid){
 80023d4:	e0da      	b.n	800258c <Tim5_OC_Callback+0x2e0>
		}
	}
	//- Low frequency
	else if(-7539-freq_deviation <freq_rad && freq_rad < -7539+freq_deviation ){
 80023d6:	f640 124e 	movw	r2, #2382	; 0x94e
 80023da:	4b5b      	ldr	r3, [pc, #364]	; (8002548 <Tim5_OC_Callback+0x29c>)
 80023dc:	1a9b      	subs	r3, r3, r2
 80023de:	4a54      	ldr	r2, [pc, #336]	; (8002530 <Tim5_OC_Callback+0x284>)
 80023e0:	6812      	ldr	r2, [r2, #0]
 80023e2:	4293      	cmp	r3, r2
 80023e4:	da2b      	bge.n	800243e <Tim5_OC_Callback+0x192>
 80023e6:	f640 134e 	movw	r3, #2382	; 0x94e
 80023ea:	f5a3 53eb 	sub.w	r3, r3, #7520	; 0x1d60
 80023ee:	3b13      	subs	r3, #19
 80023f0:	4a4f      	ldr	r2, [pc, #316]	; (8002530 <Tim5_OC_Callback+0x284>)
 80023f2:	6812      	ldr	r2, [r2, #0]
 80023f4:	4293      	cmp	r3, r2
 80023f6:	dd22      	ble.n	800243e <Tim5_OC_Callback+0x192>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
 80023f8:	2201      	movs	r2, #1
 80023fa:	2120      	movs	r1, #32
 80023fc:	484d      	ldr	r0, [pc, #308]	; (8002534 <Tim5_OC_Callback+0x288>)
 80023fe:	f002 fc5f 	bl	8004cc0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,D0_Pin,0);
 8002402:	2200      	movs	r2, #0
 8002404:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002408:	484a      	ldr	r0, [pc, #296]	; (8002534 <Tim5_OC_Callback+0x288>)
 800240a:	f002 fc59 	bl	8004cc0 <HAL_GPIO_WritePin>

		//Reset invalid
		invalid_freq_count = 0;
 800240e:	4b4a      	ldr	r3, [pc, #296]	; (8002538 <Tim5_OC_Callback+0x28c>)
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]

		//Inc number of low frequencies
		valid_freq_low_count++;
 8002414:	4b49      	ldr	r3, [pc, #292]	; (800253c <Tim5_OC_Callback+0x290>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	3301      	adds	r3, #1
 800241a:	4a48      	ldr	r2, [pc, #288]	; (800253c <Tim5_OC_Callback+0x290>)
 800241c:	6013      	str	r3, [r2, #0]
		//Got enough valid frequencies to probably call this a low
		if(valid_freq_low_count>=min_valid){
 800241e:	4b47      	ldr	r3, [pc, #284]	; (800253c <Tim5_OC_Callback+0x290>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2203      	movs	r2, #3
 8002424:	4293      	cmp	r3, r2
 8002426:	f2c0 80b1 	blt.w	800258c <Tim5_OC_Callback+0x2e0>
			//Reset high count
			valid_freq_high_count = 0;
 800242a:	4b45      	ldr	r3, [pc, #276]	; (8002540 <Tim5_OC_Callback+0x294>)
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]

			//Set frequency status
			curr_freq_state  = false;
 8002430:	4b36      	ldr	r3, [pc, #216]	; (800250c <Tim5_OC_Callback+0x260>)
 8002432:	2200      	movs	r2, #0
 8002434:	701a      	strb	r2, [r3, #0]
			invalid_freq = false;
 8002436:	4b43      	ldr	r3, [pc, #268]	; (8002544 <Tim5_OC_Callback+0x298>)
 8002438:	2200      	movs	r2, #0
 800243a:	701a      	strb	r2, [r3, #0]
		if(valid_freq_low_count>=min_valid){
 800243c:	e0a6      	b.n	800258c <Tim5_OC_Callback+0x2e0>
		}
	}
	//+ High frequency
	else if(13823-freq_deviation <freq_rad && freq_rad < 13823+freq_deviation ){
 800243e:	f640 134e 	movw	r3, #2382	; 0x94e
 8002442:	f5c3 5357 	rsb	r3, r3, #13760	; 0x35c0
 8002446:	333f      	adds	r3, #63	; 0x3f
 8002448:	4a39      	ldr	r2, [pc, #228]	; (8002530 <Tim5_OC_Callback+0x284>)
 800244a:	6812      	ldr	r2, [r2, #0]
 800244c:	4293      	cmp	r3, r2
 800244e:	da2a      	bge.n	80024a6 <Tim5_OC_Callback+0x1fa>
 8002450:	f640 134e 	movw	r3, #2382	; 0x94e
 8002454:	f503 5357 	add.w	r3, r3, #13760	; 0x35c0
 8002458:	333f      	adds	r3, #63	; 0x3f
 800245a:	4a35      	ldr	r2, [pc, #212]	; (8002530 <Tim5_OC_Callback+0x284>)
 800245c:	6812      	ldr	r2, [r2, #0]
 800245e:	4293      	cmp	r3, r2
 8002460:	dd21      	ble.n	80024a6 <Tim5_OC_Callback+0x1fa>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
 8002462:	2201      	movs	r2, #1
 8002464:	2120      	movs	r1, #32
 8002466:	4833      	ldr	r0, [pc, #204]	; (8002534 <Tim5_OC_Callback+0x288>)
 8002468:	f002 fc2a 	bl	8004cc0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,D0_Pin,1);
 800246c:	2201      	movs	r2, #1
 800246e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002472:	4830      	ldr	r0, [pc, #192]	; (8002534 <Tim5_OC_Callback+0x288>)
 8002474:	f002 fc24 	bl	8004cc0 <HAL_GPIO_WritePin>

		//Reset invalid
		invalid_freq_count = 0;
 8002478:	4b2f      	ldr	r3, [pc, #188]	; (8002538 <Tim5_OC_Callback+0x28c>)
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]

		//Inc number of low frequencies
		valid_freq_high_count++;
 800247e:	4b30      	ldr	r3, [pc, #192]	; (8002540 <Tim5_OC_Callback+0x294>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	3301      	adds	r3, #1
 8002484:	4a2e      	ldr	r2, [pc, #184]	; (8002540 <Tim5_OC_Callback+0x294>)
 8002486:	6013      	str	r3, [r2, #0]
		//Got enough valid frequencies to probably call this a low
		if(valid_freq_high_count>=min_valid){
 8002488:	4b2d      	ldr	r3, [pc, #180]	; (8002540 <Tim5_OC_Callback+0x294>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2203      	movs	r2, #3
 800248e:	4293      	cmp	r3, r2
 8002490:	db7c      	blt.n	800258c <Tim5_OC_Callback+0x2e0>
			//Reset low count
			valid_freq_low_count = 0;
 8002492:	4b2a      	ldr	r3, [pc, #168]	; (800253c <Tim5_OC_Callback+0x290>)
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]

			//Set frequency status
			curr_freq_state  = true;
 8002498:	4b1c      	ldr	r3, [pc, #112]	; (800250c <Tim5_OC_Callback+0x260>)
 800249a:	2201      	movs	r2, #1
 800249c:	701a      	strb	r2, [r3, #0]
			invalid_freq = false;
 800249e:	4b29      	ldr	r3, [pc, #164]	; (8002544 <Tim5_OC_Callback+0x298>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
		if(valid_freq_high_count>=min_valid){
 80024a4:	e072      	b.n	800258c <Tim5_OC_Callback+0x2e0>
		}
	}
	//- High frequency
	else if(-13823-freq_deviation <freq_rad && freq_rad < -13823+freq_deviation ){
 80024a6:	f640 124e 	movw	r2, #2382	; 0x94e
 80024aa:	4b28      	ldr	r3, [pc, #160]	; (800254c <Tim5_OC_Callback+0x2a0>)
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	4a20      	ldr	r2, [pc, #128]	; (8002530 <Tim5_OC_Callback+0x284>)
 80024b0:	6812      	ldr	r2, [r2, #0]
 80024b2:	4293      	cmp	r3, r2
 80024b4:	da4c      	bge.n	8002550 <Tim5_OC_Callback+0x2a4>
 80024b6:	f640 134e 	movw	r3, #2382	; 0x94e
 80024ba:	f5a3 5357 	sub.w	r3, r3, #13760	; 0x35c0
 80024be:	3b3f      	subs	r3, #63	; 0x3f
 80024c0:	4a1b      	ldr	r2, [pc, #108]	; (8002530 <Tim5_OC_Callback+0x284>)
 80024c2:	6812      	ldr	r2, [r2, #0]
 80024c4:	4293      	cmp	r3, r2
 80024c6:	dd43      	ble.n	8002550 <Tim5_OC_Callback+0x2a4>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
 80024c8:	2201      	movs	r2, #1
 80024ca:	2120      	movs	r1, #32
 80024cc:	4819      	ldr	r0, [pc, #100]	; (8002534 <Tim5_OC_Callback+0x288>)
 80024ce:	f002 fbf7 	bl	8004cc0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,D0_Pin,1);
 80024d2:	2201      	movs	r2, #1
 80024d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024d8:	4816      	ldr	r0, [pc, #88]	; (8002534 <Tim5_OC_Callback+0x288>)
 80024da:	f002 fbf1 	bl	8004cc0 <HAL_GPIO_WritePin>

		//Reset invalid
		invalid_freq_count = 0;
 80024de:	4b16      	ldr	r3, [pc, #88]	; (8002538 <Tim5_OC_Callback+0x28c>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]

		//Inc number of low frequencies
		valid_freq_high_count++;
 80024e4:	4b16      	ldr	r3, [pc, #88]	; (8002540 <Tim5_OC_Callback+0x294>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	3301      	adds	r3, #1
 80024ea:	4a15      	ldr	r2, [pc, #84]	; (8002540 <Tim5_OC_Callback+0x294>)
 80024ec:	6013      	str	r3, [r2, #0]
		//Got enough valid frequencies to probably call this a low
		if(valid_freq_high_count>=min_valid){
 80024ee:	4b14      	ldr	r3, [pc, #80]	; (8002540 <Tim5_OC_Callback+0x294>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2203      	movs	r2, #3
 80024f4:	4293      	cmp	r3, r2
 80024f6:	db49      	blt.n	800258c <Tim5_OC_Callback+0x2e0>
			//Reset low count
			valid_freq_low_count = 0;
 80024f8:	4b10      	ldr	r3, [pc, #64]	; (800253c <Tim5_OC_Callback+0x290>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]

			//Set frequency status
			curr_freq_state  = true;
 80024fe:	4b03      	ldr	r3, [pc, #12]	; (800250c <Tim5_OC_Callback+0x260>)
 8002500:	2201      	movs	r2, #1
 8002502:	701a      	strb	r2, [r3, #0]
			invalid_freq = false;
 8002504:	4b0f      	ldr	r3, [pc, #60]	; (8002544 <Tim5_OC_Callback+0x298>)
 8002506:	2200      	movs	r2, #0
 8002508:	701a      	strb	r2, [r3, #0]
		if(valid_freq_high_count>=min_valid){
 800250a:	e03f      	b.n	800258c <Tim5_OC_Callback+0x2e0>
 800250c:	200000d5 	.word	0x200000d5
 8002510:	200000d4 	.word	0x200000d4
 8002514:	200034b8 	.word	0x200034b8
 8002518:	200044c0 	.word	0x200044c0
 800251c:	200034a8 	.word	0x200034a8
 8002520:	200034a0 	.word	0x200034a0
 8002524:	20004538 	.word	0x20004538
 8002528:	200028b8 	.word	0x200028b8
 800252c:	200045e0 	.word	0x200045e0
 8002530:	200044c8 	.word	0x200044c8
 8002534:	40020000 	.word	0x40020000
 8002538:	200000d0 	.word	0x200000d0
 800253c:	200000c8 	.word	0x200000c8
 8002540:	200000cc 	.word	0x200000cc
 8002544:	200000d6 	.word	0x200000d6
 8002548:	ffffe28d 	.word	0xffffe28d
 800254c:	ffffca01 	.word	0xffffca01
		}
	}
	//Invalid frequencies
	else {
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,0);
 8002550:	2200      	movs	r2, #0
 8002552:	2120      	movs	r1, #32
 8002554:	481d      	ldr	r0, [pc, #116]	; (80025cc <Tim5_OC_Callback+0x320>)
 8002556:	f002 fbb3 	bl	8004cc0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,D1_Pin,1);
 800255a:	2201      	movs	r2, #1
 800255c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002560:	481a      	ldr	r0, [pc, #104]	; (80025cc <Tim5_OC_Callback+0x320>)
 8002562:	f002 fbad 	bl	8004cc0 <HAL_GPIO_WritePin>

		invalid_freq_count++;
 8002566:	4b1a      	ldr	r3, [pc, #104]	; (80025d0 <Tim5_OC_Callback+0x324>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	3301      	adds	r3, #1
 800256c:	4a18      	ldr	r2, [pc, #96]	; (80025d0 <Tim5_OC_Callback+0x324>)
 800256e:	6013      	str	r3, [r2, #0]
		if(invalid_freq_count>=max_invalid){
 8002570:	4b17      	ldr	r3, [pc, #92]	; (80025d0 <Tim5_OC_Callback+0x324>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2203      	movs	r2, #3
 8002576:	4293      	cmp	r3, r2
 8002578:	db08      	blt.n	800258c <Tim5_OC_Callback+0x2e0>
			invalid_freq = true;
 800257a:	4b16      	ldr	r3, [pc, #88]	; (80025d4 <Tim5_OC_Callback+0x328>)
 800257c:	2201      	movs	r2, #1
 800257e:	701a      	strb	r2, [r3, #0]
			valid_freq_high_count = 0;
 8002580:	4b15      	ldr	r3, [pc, #84]	; (80025d8 <Tim5_OC_Callback+0x32c>)
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
			valid_freq_low_count = 0;
 8002586:	4b15      	ldr	r3, [pc, #84]	; (80025dc <Tim5_OC_Callback+0x330>)
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
		}
	}

	//Should look like binary
	HAL_GPIO_WritePin(GPIOA,D2_Pin,curr_freq_state);
 800258c:	4b14      	ldr	r3, [pc, #80]	; (80025e0 <Tim5_OC_Callback+0x334>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	461a      	mov	r2, r3
 8002592:	2180      	movs	r1, #128	; 0x80
 8002594:	480d      	ldr	r0, [pc, #52]	; (80025cc <Tim5_OC_Callback+0x320>)
 8002596:	f002 fb93 	bl	8004cc0 <HAL_GPIO_WritePin>
	if(curr_freq_state!=prev_freq_state){
 800259a:	4b11      	ldr	r3, [pc, #68]	; (80025e0 <Tim5_OC_Callback+0x334>)
 800259c:	781a      	ldrb	r2, [r3, #0]
 800259e:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <Tim5_OC_Callback+0x338>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d004      	beq.n	80025b0 <Tim5_OC_Callback+0x304>
		FreqEdgeDetection(curr_time);
 80025a6:	4b10      	ldr	r3, [pc, #64]	; (80025e8 <Tim5_OC_Callback+0x33c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 f820 	bl	80025f0 <FreqEdgeDetection>
	}

	uint32_t next_sampl = curr_time + SAMP_COUNT;
 80025b0:	4b0d      	ldr	r3, [pc, #52]	; (80025e8 <Tim5_OC_Callback+0x33c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2219      	movs	r2, #25
 80025b6:	4413      	add	r3, r2
 80025b8:	603b      	str	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1,next_sampl);
 80025ba:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <Tim5_OC_Callback+0x340>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bdb0      	pop	{r4, r5, r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40020000 	.word	0x40020000
 80025d0:	200000d0 	.word	0x200000d0
 80025d4:	200000d6 	.word	0x200000d6
 80025d8:	200000cc 	.word	0x200000cc
 80025dc:	200000c8 	.word	0x200000c8
 80025e0:	200000d5 	.word	0x200000d5
 80025e4:	200000d4 	.word	0x200000d4
 80025e8:	200034b8 	.word	0x200034b8
 80025ec:	200028b8 	.word	0x200028b8

080025f0 <FreqEdgeDetection>:
void FreqEdgeDetection(int edgeTime){
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	uint32_t this_capture = 0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60fb      	str	r3, [r7, #12]

	//Grap pin state for OC timer
	freq_pin_state_curr = signal_edge;
 80025fc:	4b3a      	ldr	r3, [pc, #232]	; (80026e8 <FreqEdgeDetection+0xf8>)
 80025fe:	781a      	ldrb	r2, [r3, #0]
 8002600:	4b3a      	ldr	r3, [pc, #232]	; (80026ec <FreqEdgeDetection+0xfc>)
 8002602:	701a      	strb	r2, [r3, #0]

	//Rising Edge
	if (signal_edge)
 8002604:	4b38      	ldr	r3, [pc, #224]	; (80026e8 <FreqEdgeDetection+0xf8>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d01b      	beq.n	8002644 <FreqEdgeDetection+0x54>
	{
		rising_capture = edgeTime; //Time-stamp interrupt
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a38      	ldr	r2, [pc, #224]	; (80026f0 <FreqEdgeDetection+0x100>)
 8002610:	6013      	str	r3, [r2, #0]
		signal_edge = FALLING_EDGE;		// look for falling edge on next capture
 8002612:	4b35      	ldr	r3, [pc, #212]	; (80026e8 <FreqEdgeDetection+0xf8>)
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]
		rise_captured = true;
 8002618:	4b36      	ldr	r3, [pc, #216]	; (80026f4 <FreqEdgeDetection+0x104>)
 800261a:	2201      	movs	r2, #1
 800261c:	701a      	strb	r2, [r3, #0]

		if (rise_captured && fall_captured)
 800261e:	4b35      	ldr	r3, [pc, #212]	; (80026f4 <FreqEdgeDetection+0x104>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d029      	beq.n	800267a <FreqEdgeDetection+0x8a>
 8002626:	4b34      	ldr	r3, [pc, #208]	; (80026f8 <FreqEdgeDetection+0x108>)
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d025      	beq.n	800267a <FreqEdgeDetection+0x8a>
		{
			capture_difference = rising_capture - falling_capture;		// calculate difference
 800262e:	4b30      	ldr	r3, [pc, #192]	; (80026f0 <FreqEdgeDetection+0x100>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4b32      	ldr	r3, [pc, #200]	; (80026fc <FreqEdgeDetection+0x10c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	4a31      	ldr	r2, [pc, #196]	; (8002700 <FreqEdgeDetection+0x110>)
 800263a:	6013      	str	r3, [r2, #0]
			this_capture = rising_capture;		// set current sample to rising edge
 800263c:	4b2c      	ldr	r3, [pc, #176]	; (80026f0 <FreqEdgeDetection+0x100>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	e01a      	b.n	800267a <FreqEdgeDetection+0x8a>
	}

	//Falling edge
	else
	{
		falling_capture = edgeTime;		//Time-stamp interrupt
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a2d      	ldr	r2, [pc, #180]	; (80026fc <FreqEdgeDetection+0x10c>)
 8002648:	6013      	str	r3, [r2, #0]
		fall_captured = true;
 800264a:	4b2b      	ldr	r3, [pc, #172]	; (80026f8 <FreqEdgeDetection+0x108>)
 800264c:	2201      	movs	r2, #1
 800264e:	701a      	strb	r2, [r3, #0]
		signal_edge = RISING_EDGE;		// look for rising edge on next capture
 8002650:	4b25      	ldr	r3, [pc, #148]	; (80026e8 <FreqEdgeDetection+0xf8>)
 8002652:	2201      	movs	r2, #1
 8002654:	701a      	strb	r2, [r3, #0]

		if (rise_captured && fall_captured)
 8002656:	4b27      	ldr	r3, [pc, #156]	; (80026f4 <FreqEdgeDetection+0x104>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00d      	beq.n	800267a <FreqEdgeDetection+0x8a>
 800265e:	4b26      	ldr	r3, [pc, #152]	; (80026f8 <FreqEdgeDetection+0x108>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d009      	beq.n	800267a <FreqEdgeDetection+0x8a>
		{
			capture_difference = falling_capture - rising_capture;		// calculate difference
 8002666:	4b25      	ldr	r3, [pc, #148]	; (80026fc <FreqEdgeDetection+0x10c>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	4b21      	ldr	r3, [pc, #132]	; (80026f0 <FreqEdgeDetection+0x100>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	4a23      	ldr	r2, [pc, #140]	; (8002700 <FreqEdgeDetection+0x110>)
 8002672:	6013      	str	r3, [r2, #0]
			this_capture = falling_capture;
 8002674:	4b21      	ldr	r3, [pc, #132]	; (80026fc <FreqEdgeDetection+0x10c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	60fb      	str	r3, [r7, #12]
		}
	}

	//Have now captured the transition period
	//Can use this to align sampling clock
	if (rise_captured && fall_captured)
 800267a:	4b1e      	ldr	r3, [pc, #120]	; (80026f4 <FreqEdgeDetection+0x104>)
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d02d      	beq.n	80026de <FreqEdgeDetection+0xee>
 8002682:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <FreqEdgeDetection+0x108>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d029      	beq.n	80026de <FreqEdgeDetection+0xee>
	{
		//Check if the transition was a valid transition period to use
		if(SYMBOL_PERIOD-SYMBOL_MARGIN < capture_difference && capture_difference < SYMBOL_PERIOD+SYMBOL_MARGIN){
 800268a:	4b1d      	ldr	r3, [pc, #116]	; (8002700 <FreqEdgeDetection+0x110>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f247 5230 	movw	r2, #30000	; 0x7530
 8002692:	4293      	cmp	r3, r2
 8002694:	d923      	bls.n	80026de <FreqEdgeDetection+0xee>
 8002696:	4b1a      	ldr	r3, [pc, #104]	; (8002700 <FreqEdgeDetection+0x110>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f648 7239 	movw	r2, #36665	; 0x8f39
 800269e:	4293      	cmp	r3, r2
 80026a0:	d81d      	bhi.n	80026de <FreqEdgeDetection+0xee>

			//Predict clock
			uint32_t next_sampl;

			//If clk was not sync, start sample one period later
			if(!clk_sync){
 80026a2:	4b18      	ldr	r3, [pc, #96]	; (8002704 <FreqEdgeDetection+0x114>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	f083 0301 	eor.w	r3, r3, #1
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d007      	beq.n	80026c0 <FreqEdgeDetection+0xd0>
				resetBitBuffer();
 80026b0:	f7ff fa30 	bl	8001b14 <resetBitBuffer>
				next_sampl = this_capture + SYMBOL_PERIOD;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80026ba:	3335      	adds	r3, #53	; 0x35
 80026bc:	60bb      	str	r3, [r7, #8]
 80026be:	e004      	b.n	80026ca <FreqEdgeDetection+0xda>
			}
			//If clk was sync, sample at normal interval
			else {
				next_sampl = this_capture + bit_sample_period;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80026c6:	3335      	adds	r3, #53	; 0x35
 80026c8:	60bb      	str	r3, [r7, #8]
			}
			//Prepare OC timer int
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, next_sampl);
 80026ca:	4b0f      	ldr	r3, [pc, #60]	; (8002708 <FreqEdgeDetection+0x118>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	635a      	str	r2, [r3, #52]	; 0x34
			//Reset roll-over value
			captured_bits_count = 0;
 80026d2:	4b0e      	ldr	r3, [pc, #56]	; (800270c <FreqEdgeDetection+0x11c>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	701a      	strb	r2, [r3, #0]

			//Have now synced with clock
			clk_sync = true;
 80026d8:	4b0a      	ldr	r3, [pc, #40]	; (8002704 <FreqEdgeDetection+0x114>)
 80026da:	2201      	movs	r2, #1
 80026dc:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80026de:	bf00      	nop
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000011 	.word	0x20000011
 80026ec:	200000c2 	.word	0x200000c2
 80026f0:	200000b4 	.word	0x200000b4
 80026f4:	200000c0 	.word	0x200000c0
 80026f8:	200000c1 	.word	0x200000c1
 80026fc:	200000b8 	.word	0x200000b8
 8002700:	200000bc 	.word	0x200000bc
 8002704:	200000b1 	.word	0x200000b1
 8002708:	200029b0 	.word	0x200029b0
 800270c:	200000b0 	.word	0x200000b0

08002710 <init_UART>:

void init_UART(){
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);
 8002714:	2201      	movs	r2, #1
 8002716:	4909      	ldr	r1, [pc, #36]	; (800273c <init_UART+0x2c>)
 8002718:	4809      	ldr	r0, [pc, #36]	; (8002740 <init_UART+0x30>)
 800271a:	f004 f98d 	bl	8006a38 <HAL_UART_Receive_IT>
	UART_packet.flags = 0;
 800271e:	4b09      	ldr	r3, [pc, #36]	; (8002744 <init_UART+0x34>)
 8002720:	2200      	movs	r2, #0
 8002722:	609a      	str	r2, [r3, #8]
	UART_packet.got_packet = false;
 8002724:	4b07      	ldr	r3, [pc, #28]	; (8002744 <init_UART+0x34>)
 8002726:	2200      	movs	r2, #0
 8002728:	735a      	strb	r2, [r3, #13]
	UART_packet.rx_cnt = 0;
 800272a:	4b06      	ldr	r3, [pc, #24]	; (8002744 <init_UART+0x34>)
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
	UART_packet.received_byte_cnt = 0;
 8002730:	4b04      	ldr	r3, [pc, #16]	; (8002744 <init_UART+0x34>)
 8002732:	2200      	movs	r2, #0
 8002734:	605a      	str	r2, [r3, #4]
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20001468 	.word	0x20001468
 8002740:	200029f0 	.word	0x200029f0
 8002744:	2000145c 	.word	0x2000145c

08002748 <UART2_Exception_Callback>:
void UART2_Exception_Callback(){
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);//Reset
 800274c:	2201      	movs	r2, #1
 800274e:	4919      	ldr	r1, [pc, #100]	; (80027b4 <UART2_Exception_Callback+0x6c>)
 8002750:	4819      	ldr	r0, [pc, #100]	; (80027b8 <UART2_Exception_Callback+0x70>)
 8002752:	f004 f971 	bl	8006a38 <HAL_UART_Receive_IT>
	UART_packet.got_packet = false;
 8002756:	4b19      	ldr	r3, [pc, #100]	; (80027bc <UART2_Exception_Callback+0x74>)
 8002758:	2200      	movs	r2, #0
 800275a:	735a      	strb	r2, [r3, #13]

	  if(UART_packet.input==0xc0){
 800275c:	4b17      	ldr	r3, [pc, #92]	; (80027bc <UART2_Exception_Callback+0x74>)
 800275e:	7b1b      	ldrb	r3, [r3, #12]
 8002760:	2bc0      	cmp	r3, #192	; 0xc0
 8002762:	d104      	bne.n	800276e <UART2_Exception_Callback+0x26>
		  UART_packet.flags++;
 8002764:	4b15      	ldr	r3, [pc, #84]	; (80027bc <UART2_Exception_Callback+0x74>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	3301      	adds	r3, #1
 800276a:	4a14      	ldr	r2, [pc, #80]	; (80027bc <UART2_Exception_Callback+0x74>)
 800276c:	6093      	str	r3, [r2, #8]
	  }

	  *(UART_packet.HEX_KISS_PACKET+UART_packet.rx_cnt) = UART_packet.input;
 800276e:	4b13      	ldr	r3, [pc, #76]	; (80027bc <UART2_Exception_Callback+0x74>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	461a      	mov	r2, r3
 8002774:	4b12      	ldr	r3, [pc, #72]	; (80027c0 <UART2_Exception_Callback+0x78>)
 8002776:	4413      	add	r3, r2
 8002778:	4a10      	ldr	r2, [pc, #64]	; (80027bc <UART2_Exception_Callback+0x74>)
 800277a:	7b12      	ldrb	r2, [r2, #12]
 800277c:	701a      	strb	r2, [r3, #0]
	  UART_packet.rx_cnt++;
 800277e:	4b0f      	ldr	r3, [pc, #60]	; (80027bc <UART2_Exception_Callback+0x74>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	3301      	adds	r3, #1
 8002784:	4a0d      	ldr	r2, [pc, #52]	; (80027bc <UART2_Exception_Callback+0x74>)
 8002786:	6013      	str	r3, [r2, #0]

	  if(UART_packet.flags>=2){
 8002788:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <UART2_Exception_Callback+0x74>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	2b01      	cmp	r3, #1
 800278e:	dd0f      	ble.n	80027b0 <UART2_Exception_Callback+0x68>
		  setHardwareMode(1);
 8002790:	2001      	movs	r0, #1
 8002792:	f7ff f905 	bl	80019a0 <setHardwareMode>
		  UART_packet.got_packet = true;
 8002796:	4b09      	ldr	r3, [pc, #36]	; (80027bc <UART2_Exception_Callback+0x74>)
 8002798:	2201      	movs	r2, #1
 800279a:	735a      	strb	r2, [r3, #13]
		  UART_packet.received_byte_cnt = UART_packet.rx_cnt;
 800279c:	4b07      	ldr	r3, [pc, #28]	; (80027bc <UART2_Exception_Callback+0x74>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a06      	ldr	r2, [pc, #24]	; (80027bc <UART2_Exception_Callback+0x74>)
 80027a2:	6053      	str	r3, [r2, #4]



		  UART_packet.flags = 0;
 80027a4:	4b05      	ldr	r3, [pc, #20]	; (80027bc <UART2_Exception_Callback+0x74>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
		  UART_packet.rx_cnt=0;
 80027aa:	4b04      	ldr	r3, [pc, #16]	; (80027bc <UART2_Exception_Callback+0x74>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]

	  }
}
 80027b0:	bf00      	nop
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	20001468 	.word	0x20001468
 80027b8:	200029f0 	.word	0x200029f0
 80027bc:	2000145c 	.word	0x2000145c
 80027c0:	2000146a 	.word	0x2000146a

080027c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027c8:	f000 ff70 	bl	80036ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027cc:	f000 f818 	bl	8002800 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027d0:	f000 fae0 	bl	8002d94 <MX_GPIO_Init>
  MX_DMA_Init();
 80027d4:	f000 fab6 	bl	8002d44 <MX_DMA_Init>
  MX_DAC_Init();
 80027d8:	f000 f8d0 	bl	800297c <MX_DAC_Init>
  MX_USART2_UART_Init();
 80027dc:	f000 fa80 	bl	8002ce0 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 80027e0:	f000 fa08 	bl	8002bf4 <MX_TIM5_Init>
  MX_TIM2_Init();
 80027e4:	f000 f8f4 	bl	80029d0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80027e8:	f000 f968 	bl	8002abc <MX_TIM3_Init>
  MX_TIM4_Init();
 80027ec:	f000 f9b4 	bl	8002b58 <MX_TIM4_Init>
  MX_ADC1_Init();
 80027f0:	f000 f872 	bl	80028d8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	uart_gpio_init();
 80027f4:	f000 fbbc 	bl	8002f70 <uart_gpio_init>
	initProgram(false);
 80027f8:	2000      	movs	r0, #0
 80027fa:	f7ff f8bb 	bl	8001974 <initProgram>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80027fe:	e7fe      	b.n	80027fe <main+0x3a>

08002800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b094      	sub	sp, #80	; 0x50
 8002804:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002806:	f107 031c 	add.w	r3, r7, #28
 800280a:	2234      	movs	r2, #52	; 0x34
 800280c:	2100      	movs	r1, #0
 800280e:	4618      	mov	r0, r3
 8002810:	f004 ffb2 	bl	8007778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002814:	f107 0308 	add.w	r3, r7, #8
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002824:	2300      	movs	r3, #0
 8002826:	607b      	str	r3, [r7, #4]
 8002828:	4b29      	ldr	r3, [pc, #164]	; (80028d0 <SystemClock_Config+0xd0>)
 800282a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282c:	4a28      	ldr	r2, [pc, #160]	; (80028d0 <SystemClock_Config+0xd0>)
 800282e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002832:	6413      	str	r3, [r2, #64]	; 0x40
 8002834:	4b26      	ldr	r3, [pc, #152]	; (80028d0 <SystemClock_Config+0xd0>)
 8002836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800283c:	607b      	str	r3, [r7, #4]
 800283e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002840:	2300      	movs	r3, #0
 8002842:	603b      	str	r3, [r7, #0]
 8002844:	4b23      	ldr	r3, [pc, #140]	; (80028d4 <SystemClock_Config+0xd4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800284c:	4a21      	ldr	r2, [pc, #132]	; (80028d4 <SystemClock_Config+0xd4>)
 800284e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002852:	6013      	str	r3, [r2, #0]
 8002854:	4b1f      	ldr	r3, [pc, #124]	; (80028d4 <SystemClock_Config+0xd4>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800285c:	603b      	str	r3, [r7, #0]
 800285e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002860:	2302      	movs	r3, #2
 8002862:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002864:	2301      	movs	r3, #1
 8002866:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002868:	2310      	movs	r3, #16
 800286a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800286c:	2302      	movs	r3, #2
 800286e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002870:	2300      	movs	r3, #0
 8002872:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002874:	2308      	movs	r3, #8
 8002876:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002878:	2350      	movs	r3, #80	; 0x50
 800287a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800287c:	2302      	movs	r3, #2
 800287e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002880:	2302      	movs	r3, #2
 8002882:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002884:	2302      	movs	r3, #2
 8002886:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4618      	mov	r0, r3
 800288e:	f002 fd0f 	bl	80052b0 <HAL_RCC_OscConfig>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002898:	f000 fb92 	bl	8002fc0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800289c:	230f      	movs	r3, #15
 800289e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028a0:	2302      	movs	r3, #2
 80028a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028a4:	2300      	movs	r3, #0
 80028a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028b2:	f107 0308 	add.w	r3, r7, #8
 80028b6:	2102      	movs	r1, #2
 80028b8:	4618      	mov	r0, r3
 80028ba:	f002 fa3f 	bl	8004d3c <HAL_RCC_ClockConfig>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80028c4:	f000 fb7c 	bl	8002fc0 <Error_Handler>
  }
}
 80028c8:	bf00      	nop
 80028ca:	3750      	adds	r7, #80	; 0x50
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40023800 	.word	0x40023800
 80028d4:	40007000 	.word	0x40007000

080028d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80028de:	463b      	mov	r3, r7
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	605a      	str	r2, [r3, #4]
 80028e6:	609a      	str	r2, [r3, #8]
 80028e8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80028ea:	4b21      	ldr	r3, [pc, #132]	; (8002970 <MX_ADC1_Init+0x98>)
 80028ec:	4a21      	ldr	r2, [pc, #132]	; (8002974 <MX_ADC1_Init+0x9c>)
 80028ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80028f0:	4b1f      	ldr	r3, [pc, #124]	; (8002970 <MX_ADC1_Init+0x98>)
 80028f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80028f8:	4b1d      	ldr	r3, [pc, #116]	; (8002970 <MX_ADC1_Init+0x98>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80028fe:	4b1c      	ldr	r3, [pc, #112]	; (8002970 <MX_ADC1_Init+0x98>)
 8002900:	2200      	movs	r2, #0
 8002902:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002904:	4b1a      	ldr	r3, [pc, #104]	; (8002970 <MX_ADC1_Init+0x98>)
 8002906:	2200      	movs	r2, #0
 8002908:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800290a:	4b19      	ldr	r3, [pc, #100]	; (8002970 <MX_ADC1_Init+0x98>)
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002912:	4b17      	ldr	r3, [pc, #92]	; (8002970 <MX_ADC1_Init+0x98>)
 8002914:	2200      	movs	r2, #0
 8002916:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002918:	4b15      	ldr	r3, [pc, #84]	; (8002970 <MX_ADC1_Init+0x98>)
 800291a:	4a17      	ldr	r2, [pc, #92]	; (8002978 <MX_ADC1_Init+0xa0>)
 800291c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800291e:	4b14      	ldr	r3, [pc, #80]	; (8002970 <MX_ADC1_Init+0x98>)
 8002920:	2200      	movs	r2, #0
 8002922:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002924:	4b12      	ldr	r3, [pc, #72]	; (8002970 <MX_ADC1_Init+0x98>)
 8002926:	2201      	movs	r2, #1
 8002928:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800292a:	4b11      	ldr	r3, [pc, #68]	; (8002970 <MX_ADC1_Init+0x98>)
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002932:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <MX_ADC1_Init+0x98>)
 8002934:	2201      	movs	r2, #1
 8002936:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002938:	480d      	ldr	r0, [pc, #52]	; (8002970 <MX_ADC1_Init+0x98>)
 800293a:	f000 ff29 	bl	8003790 <HAL_ADC_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002944:	f000 fb3c 	bl	8002fc0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002948:	2301      	movs	r3, #1
 800294a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800294c:	2301      	movs	r3, #1
 800294e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002950:	2300      	movs	r3, #0
 8002952:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002954:	463b      	mov	r3, r7
 8002956:	4619      	mov	r1, r3
 8002958:	4805      	ldr	r0, [pc, #20]	; (8002970 <MX_ADC1_Init+0x98>)
 800295a:	f001 f8b5 	bl	8003ac8 <HAL_ADC_ConfigChannel>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002964:	f000 fb2c 	bl	8002fc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002968:	bf00      	nop
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	20004538 	.word	0x20004538
 8002974:	40012000 	.word	0x40012000
 8002978:	0f000001 	.word	0x0f000001

0800297c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002982:	463b      	mov	r3, r7
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800298a:	4b0f      	ldr	r3, [pc, #60]	; (80029c8 <MX_DAC_Init+0x4c>)
 800298c:	4a0f      	ldr	r2, [pc, #60]	; (80029cc <MX_DAC_Init+0x50>)
 800298e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002990:	480d      	ldr	r0, [pc, #52]	; (80029c8 <MX_DAC_Init+0x4c>)
 8002992:	f001 fbd8 	bl	8004146 <HAL_DAC_Init>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800299c:	f000 fb10 	bl	8002fc0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 80029a0:	232c      	movs	r3, #44	; 0x2c
 80029a2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80029a4:	2300      	movs	r3, #0
 80029a6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80029a8:	463b      	mov	r3, r7
 80029aa:	2200      	movs	r2, #0
 80029ac:	4619      	mov	r1, r3
 80029ae:	4806      	ldr	r0, [pc, #24]	; (80029c8 <MX_DAC_Init+0x4c>)
 80029b0:	f001 fc2c 	bl	800420c <HAL_DAC_ConfigChannel>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80029ba:	f000 fb01 	bl	8002fc0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	2000299c 	.word	0x2000299c
 80029cc:	40007400 	.word	0x40007400

080029d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08e      	sub	sp, #56	; 0x38
 80029d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	605a      	str	r2, [r3, #4]
 80029e0:	609a      	str	r2, [r3, #8]
 80029e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029e4:	f107 0320 	add.w	r3, r7, #32
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029ee:	1d3b      	adds	r3, r7, #4
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	609a      	str	r2, [r3, #8]
 80029f8:	60da      	str	r2, [r3, #12]
 80029fa:	611a      	str	r2, [r3, #16]
 80029fc:	615a      	str	r2, [r3, #20]
 80029fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002a00:	4b2d      	ldr	r3, [pc, #180]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8002a08:	4b2b      	ldr	r3, [pc, #172]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a0e:	4b2a      	ldr	r3, [pc, #168]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002a14:	4b28      	ldr	r3, [pc, #160]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a16:	f04f 32ff 	mov.w	r2, #4294967295
 8002a1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a1c:	4b26      	ldr	r3, [pc, #152]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a22:	4b25      	ldr	r3, [pc, #148]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a24:	2280      	movs	r2, #128	; 0x80
 8002a26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002a28:	4823      	ldr	r0, [pc, #140]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a2a:	f002 fe9b 	bl	8005764 <HAL_TIM_Base_Init>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002a34:	f000 fac4 	bl	8002fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a3c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002a3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a42:	4619      	mov	r1, r3
 8002a44:	481c      	ldr	r0, [pc, #112]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a46:	f003 fa9b 	bl	8005f80 <HAL_TIM_ConfigClockSource>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002a50:	f000 fab6 	bl	8002fc0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8002a54:	4818      	ldr	r0, [pc, #96]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a56:	f002 feff 	bl	8005858 <HAL_TIM_OC_Init>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002a60:	f000 faae 	bl	8002fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a64:	2300      	movs	r3, #0
 8002a66:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a6c:	f107 0320 	add.w	r3, r7, #32
 8002a70:	4619      	mov	r1, r3
 8002a72:	4811      	ldr	r0, [pc, #68]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a74:	f003 fe6a 	bl	800674c <HAL_TIMEx_MasterConfigSynchronization>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002a7e:	f000 fa9f 	bl	8002fc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a86:	2300      	movs	r3, #0
 8002a88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a92:	1d3b      	adds	r3, r7, #4
 8002a94:	2200      	movs	r2, #0
 8002a96:	4619      	mov	r1, r3
 8002a98:	4807      	ldr	r0, [pc, #28]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002a9a:	f003 fa11 	bl	8005ec0 <HAL_TIM_OC_ConfigChannel>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002aa4:	f000 fa8c 	bl	8002fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002aa8:	4803      	ldr	r0, [pc, #12]	; (8002ab8 <MX_TIM2_Init+0xe8>)
 8002aaa:	f000 fc69 	bl	8003380 <HAL_TIM_MspPostInit>

}
 8002aae:	bf00      	nop
 8002ab0:	3738      	adds	r7, #56	; 0x38
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	200029b0 	.word	0x200029b0

08002abc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ac2:	f107 0308 	add.w	r3, r7, #8
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	601a      	str	r2, [r3, #0]
 8002aca:	605a      	str	r2, [r3, #4]
 8002acc:	609a      	str	r2, [r3, #8]
 8002ace:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ad0:	463b      	mov	r3, r7
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ad8:	4b1d      	ldr	r3, [pc, #116]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002ada:	4a1e      	ldr	r2, [pc, #120]	; (8002b54 <MX_TIM3_Init+0x98>)
 8002adc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8002ade:	4b1c      	ldr	r3, [pc, #112]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002ae0:	224f      	movs	r2, #79	; 0x4f
 8002ae2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae4:	4b1a      	ldr	r3, [pc, #104]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 828;
 8002aea:	4b19      	ldr	r3, [pc, #100]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002aec:	f44f 724f 	mov.w	r2, #828	; 0x33c
 8002af0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002af2:	4b17      	ldr	r3, [pc, #92]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002af8:	4b15      	ldr	r3, [pc, #84]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002afa:	2280      	movs	r2, #128	; 0x80
 8002afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002afe:	4814      	ldr	r0, [pc, #80]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002b00:	f002 fe30 	bl	8005764 <HAL_TIM_Base_Init>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002b0a:	f000 fa59 	bl	8002fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b14:	f107 0308 	add.w	r3, r7, #8
 8002b18:	4619      	mov	r1, r3
 8002b1a:	480d      	ldr	r0, [pc, #52]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002b1c:	f003 fa30 	bl	8005f80 <HAL_TIM_ConfigClockSource>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002b26:	f000 fa4b 	bl	8002fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b32:	463b      	mov	r3, r7
 8002b34:	4619      	mov	r1, r3
 8002b36:	4806      	ldr	r0, [pc, #24]	; (8002b50 <MX_TIM3_Init+0x94>)
 8002b38:	f003 fe08 	bl	800674c <HAL_TIMEx_MasterConfigSynchronization>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002b42:	f000 fa3d 	bl	8002fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002b46:	bf00      	nop
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	200028f8 	.word	0x200028f8
 8002b54:	40000400 	.word	0x40000400

08002b58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b5e:	f107 0308 	add.w	r3, r7, #8
 8002b62:	2200      	movs	r2, #0
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	605a      	str	r2, [r3, #4]
 8002b68:	609a      	str	r2, [r3, #8]
 8002b6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b6c:	463b      	mov	r3, r7
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002b74:	4b1d      	ldr	r3, [pc, #116]	; (8002bec <MX_TIM4_Init+0x94>)
 8002b76:	4a1e      	ldr	r2, [pc, #120]	; (8002bf0 <MX_TIM4_Init+0x98>)
 8002b78:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 8002b7a:	4b1c      	ldr	r3, [pc, #112]	; (8002bec <MX_TIM4_Init+0x94>)
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b80:	4b1a      	ldr	r3, [pc, #104]	; (8002bec <MX_TIM4_Init+0x94>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400;
 8002b86:	4b19      	ldr	r3, [pc, #100]	; (8002bec <MX_TIM4_Init+0x94>)
 8002b88:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002b8c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b8e:	4b17      	ldr	r3, [pc, #92]	; (8002bec <MX_TIM4_Init+0x94>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b94:	4b15      	ldr	r3, [pc, #84]	; (8002bec <MX_TIM4_Init+0x94>)
 8002b96:	2280      	movs	r2, #128	; 0x80
 8002b98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002b9a:	4814      	ldr	r0, [pc, #80]	; (8002bec <MX_TIM4_Init+0x94>)
 8002b9c:	f002 fde2 	bl	8005764 <HAL_TIM_Base_Init>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002ba6:	f000 fa0b 	bl	8002fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002baa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002bb0:	f107 0308 	add.w	r3, r7, #8
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	480d      	ldr	r0, [pc, #52]	; (8002bec <MX_TIM4_Init+0x94>)
 8002bb8:	f003 f9e2 	bl	8005f80 <HAL_TIM_ConfigClockSource>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002bc2:	f000 f9fd 	bl	8002fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002bc6:	2320      	movs	r3, #32
 8002bc8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002bce:	463b      	mov	r3, r7
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4806      	ldr	r0, [pc, #24]	; (8002bec <MX_TIM4_Init+0x94>)
 8002bd4:	f003 fdba 	bl	800674c <HAL_TIMEx_MasterConfigSynchronization>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002bde:	f000 f9ef 	bl	8002fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002be2:	bf00      	nop
 8002be4:	3718      	adds	r7, #24
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	200044f8 	.word	0x200044f8
 8002bf0:	40000800 	.word	0x40000800

08002bf4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b08e      	sub	sp, #56	; 0x38
 8002bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bfa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bfe:	2200      	movs	r2, #0
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	605a      	str	r2, [r3, #4]
 8002c04:	609a      	str	r2, [r3, #8]
 8002c06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c08:	f107 0320 	add.w	r3, r7, #32
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	605a      	str	r2, [r3, #4]
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	60da      	str	r2, [r3, #12]
 8002c1e:	611a      	str	r2, [r3, #16]
 8002c20:	615a      	str	r2, [r3, #20]
 8002c22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002c24:	4b2c      	ldr	r3, [pc, #176]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c26:	4a2d      	ldr	r2, [pc, #180]	; (8002cdc <MX_TIM5_Init+0xe8>)
 8002c28:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 80-1;
 8002c2a:	4b2b      	ldr	r3, [pc, #172]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c2c:	224f      	movs	r2, #79	; 0x4f
 8002c2e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c30:	4b29      	ldr	r3, [pc, #164]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002c36:	4b28      	ldr	r3, [pc, #160]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c38:	f04f 32ff 	mov.w	r2, #4294967295
 8002c3c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c3e:	4b26      	ldr	r3, [pc, #152]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c44:	4b24      	ldr	r3, [pc, #144]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c46:	2280      	movs	r2, #128	; 0x80
 8002c48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002c4a:	4823      	ldr	r0, [pc, #140]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c4c:	f002 fd8a 	bl	8005764 <HAL_TIM_Base_Init>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002c56:	f000 f9b3 	bl	8002fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002c60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c64:	4619      	mov	r1, r3
 8002c66:	481c      	ldr	r0, [pc, #112]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c68:	f003 f98a 	bl	8005f80 <HAL_TIM_ConfigClockSource>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002c72:	f000 f9a5 	bl	8002fc0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8002c76:	4818      	ldr	r0, [pc, #96]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c78:	f002 fdee 	bl	8005858 <HAL_TIM_OC_Init>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002c82:	f000 f99d 	bl	8002fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c86:	2300      	movs	r3, #0
 8002c88:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002c8e:	f107 0320 	add.w	r3, r7, #32
 8002c92:	4619      	mov	r1, r3
 8002c94:	4810      	ldr	r0, [pc, #64]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002c96:	f003 fd59 	bl	800674c <HAL_TIMEx_MasterConfigSynchronization>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002ca0:	f000 f98e 	bl	8002fc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cac:	2300      	movs	r3, #0
 8002cae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cb4:	1d3b      	adds	r3, r7, #4
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4807      	ldr	r0, [pc, #28]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002cbc:	f003 f900 	bl	8005ec0 <HAL_TIM_OC_ConfigChannel>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8002cc6:	f000 f97b 	bl	8002fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002cca:	4803      	ldr	r0, [pc, #12]	; (8002cd8 <MX_TIM5_Init+0xe4>)
 8002ccc:	f000 fb58 	bl	8003380 <HAL_TIM_MspPostInit>

}
 8002cd0:	bf00      	nop
 8002cd2:	3738      	adds	r7, #56	; 0x38
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200028b8 	.word	0x200028b8
 8002cdc:	40000c00 	.word	0x40000c00

08002ce0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ce4:	4b15      	ldr	r3, [pc, #84]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002ce6:	4a16      	ldr	r2, [pc, #88]	; (8002d40 <MX_USART2_UART_Init+0x60>)
 8002ce8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cea:	4b14      	ldr	r3, [pc, #80]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002cec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cf0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cf2:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cf8:	4b10      	ldr	r3, [pc, #64]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cfe:	4b0f      	ldr	r3, [pc, #60]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d04:	4b0d      	ldr	r3, [pc, #52]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002d06:	220c      	movs	r2, #12
 8002d08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d0a:	4b0c      	ldr	r3, [pc, #48]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d10:	4b0a      	ldr	r3, [pc, #40]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d16:	4809      	ldr	r0, [pc, #36]	; (8002d3c <MX_USART2_UART_Init+0x5c>)
 8002d18:	f003 fda8 	bl	800686c <HAL_UART_Init>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d22:	f000 f94d 	bl	8002fc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002d26:	2200      	movs	r2, #0
 8002d28:	2100      	movs	r1, #0
 8002d2a:	2026      	movs	r0, #38	; 0x26
 8002d2c:	f001 f9d5 	bl	80040da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d30:	2026      	movs	r0, #38	; 0x26
 8002d32:	f001 f9ee 	bl	8004112 <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 2 */

}
 8002d36:	bf00      	nop
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	200029f0 	.word	0x200029f0
 8002d40:	40004400 	.word	0x40004400

08002d44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	607b      	str	r3, [r7, #4]
 8002d4e:	4b10      	ldr	r3, [pc, #64]	; (8002d90 <MX_DMA_Init+0x4c>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	4a0f      	ldr	r2, [pc, #60]	; (8002d90 <MX_DMA_Init+0x4c>)
 8002d54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d58:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5a:	4b0d      	ldr	r3, [pc, #52]	; (8002d90 <MX_DMA_Init+0x4c>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d62:	607b      	str	r3, [r7, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002d66:	2200      	movs	r2, #0
 8002d68:	2100      	movs	r1, #0
 8002d6a:	2010      	movs	r0, #16
 8002d6c:	f001 f9b5 	bl	80040da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002d70:	2010      	movs	r0, #16
 8002d72:	f001 f9ce 	bl	8004112 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002d76:	2200      	movs	r2, #0
 8002d78:	2100      	movs	r1, #0
 8002d7a:	2011      	movs	r0, #17
 8002d7c:	f001 f9ad 	bl	80040da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002d80:	2011      	movs	r0, #17
 8002d82:	f001 f9c6 	bl	8004112 <HAL_NVIC_EnableIRQ>

}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40023800 	.word	0x40023800

08002d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b08a      	sub	sp, #40	; 0x28
 8002d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9a:	f107 0314 	add.w	r3, r7, #20
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	605a      	str	r2, [r3, #4]
 8002da4:	609a      	str	r2, [r3, #8]
 8002da6:	60da      	str	r2, [r3, #12]
 8002da8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	4b45      	ldr	r3, [pc, #276]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	4a44      	ldr	r2, [pc, #272]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002db4:	f043 0304 	orr.w	r3, r3, #4
 8002db8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dba:	4b42      	ldr	r3, [pc, #264]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	4b3e      	ldr	r3, [pc, #248]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	4a3d      	ldr	r2, [pc, #244]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002dd6:	4b3b      	ldr	r3, [pc, #236]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	4b37      	ldr	r3, [pc, #220]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dea:	4a36      	ldr	r2, [pc, #216]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	6313      	str	r3, [r2, #48]	; 0x30
 8002df2:	4b34      	ldr	r3, [pc, #208]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	60bb      	str	r3, [r7, #8]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	607b      	str	r3, [r7, #4]
 8002e02:	4b30      	ldr	r3, [pc, #192]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	4a2f      	ldr	r2, [pc, #188]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002e08:	f043 0302 	orr.w	r3, r3, #2
 8002e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0e:	4b2d      	ldr	r3, [pc, #180]	; (8002ec4 <MX_GPIO_Init+0x130>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	607b      	str	r3, [r7, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|D2_Pin|D1_Pin|D0_Pin, GPIO_PIN_RESET);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f44f 7168 	mov.w	r1, #928	; 0x3a0
 8002e20:	4829      	ldr	r0, [pc, #164]	; (8002ec8 <MX_GPIO_Init+0x134>)
 8002e22:	f001 ff4d 	bl	8004cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PTT_Pin|D4_Pin, GPIO_PIN_RESET);
 8002e26:	2200      	movs	r2, #0
 8002e28:	2190      	movs	r1, #144	; 0x90
 8002e2a:	4828      	ldr	r0, [pc, #160]	; (8002ecc <MX_GPIO_Init+0x138>)
 8002e2c:	f001 ff48 	bl	8004cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 8002e30:	2200      	movs	r2, #0
 8002e32:	2140      	movs	r1, #64	; 0x40
 8002e34:	4826      	ldr	r0, [pc, #152]	; (8002ed0 <MX_GPIO_Init+0x13c>)
 8002e36:	f001 ff43 	bl	8004cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e40:	4b24      	ldr	r3, [pc, #144]	; (8002ed4 <MX_GPIO_Init+0x140>)
 8002e42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e48:	f107 0314 	add.w	r3, r7, #20
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	481f      	ldr	r0, [pc, #124]	; (8002ecc <MX_GPIO_Init+0x138>)
 8002e50:	f001 fda4 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin D2_Pin D1_Pin D0_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|D2_Pin|D1_Pin|D0_Pin;
 8002e54:	f44f 7368 	mov.w	r3, #928	; 0x3a0
 8002e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e62:	2300      	movs	r3, #0
 8002e64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e66:	f107 0314 	add.w	r3, r7, #20
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4816      	ldr	r0, [pc, #88]	; (8002ec8 <MX_GPIO_Init+0x134>)
 8002e6e:	f001 fd95 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pins : PTT_Pin D4_Pin */
  GPIO_InitStruct.Pin = PTT_Pin|D4_Pin;
 8002e72:	2390      	movs	r3, #144	; 0x90
 8002e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e76:	2301      	movs	r3, #1
 8002e78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e82:	f107 0314 	add.w	r3, r7, #20
 8002e86:	4619      	mov	r1, r3
 8002e88:	4810      	ldr	r0, [pc, #64]	; (8002ecc <MX_GPIO_Init+0x138>)
 8002e8a:	f001 fd87 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pin : D3_Pin */
  GPIO_InitStruct.Pin = D3_Pin;
 8002e8e:	2340      	movs	r3, #64	; 0x40
 8002e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e92:	2301      	movs	r3, #1
 8002e94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e96:	2300      	movs	r3, #0
 8002e98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D3_GPIO_Port, &GPIO_InitStruct);
 8002e9e:	f107 0314 	add.w	r3, r7, #20
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	480a      	ldr	r0, [pc, #40]	; (8002ed0 <MX_GPIO_Init+0x13c>)
 8002ea6:	f001 fd79 	bl	800499c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	2100      	movs	r1, #0
 8002eae:	2028      	movs	r0, #40	; 0x28
 8002eb0:	f001 f913 	bl	80040da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002eb4:	2028      	movs	r0, #40	; 0x28
 8002eb6:	f001 f92c 	bl	8004112 <HAL_NVIC_EnableIRQ>

}
 8002eba:	bf00      	nop
 8002ebc:	3728      	adds	r7, #40	; 0x28
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	40020000 	.word	0x40020000
 8002ecc:	40020800 	.word	0x40020800
 8002ed0:	40020400 	.word	0x40020400
 8002ed4:	10210000 	.word	0x10210000

08002ed8 <HAL_TIM_OC_DelayElapsedCallback>:

/* USER CODE BEGIN 4 */

OC_count = 0;
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ee8:	d10a      	bne.n	8002f00 <HAL_TIM_OC_DelayElapsedCallback+0x28>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	7f1b      	ldrb	r3, [r3, #28]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d106      	bne.n	8002f00 <HAL_TIM_OC_DelayElapsedCallback+0x28>
	{
		OC_count++;
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <HAL_TIM_OC_DelayElapsedCallback+0x48>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	4a09      	ldr	r2, [pc, #36]	; (8002f20 <HAL_TIM_OC_DelayElapsedCallback+0x48>)
 8002efa:	6013      	str	r3, [r2, #0]
		Tim2_OC_Callback();
 8002efc:	f7ff f892 	bl	8002024 <Tim2_OC_Callback>
	}
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d106      	bne.n	8002f18 <HAL_TIM_OC_DelayElapsedCallback+0x40>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	7f1b      	ldrb	r3, [r3, #28]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d102      	bne.n	8002f18 <HAL_TIM_OC_DelayElapsedCallback+0x40>
	{
		Tim5_OC_Callback();
 8002f12:	f7ff f9cb 	bl	80022ac <Tim5_OC_Callback>
	}
	return;
 8002f16:	bf00      	nop
 8002f18:	bf00      	nop
}
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	200000e0 	.word	0x200000e0
 8002f24:	40000c00 	.word	0x40000c00

08002f28 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a05      	ldr	r2, [pc, #20]	; (8002f48 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d102      	bne.n	8002f3e <HAL_TIM_PeriodElapsedCallback+0x16>
		Tim3_IT_Callback();
 8002f38:	f7ff f9a6 	bl	8002288 <Tim3_IT_Callback>
	else
		__NOP();

	return;
 8002f3c:	e001      	b.n	8002f42 <HAL_TIM_PeriodElapsedCallback+0x1a>
		__NOP();
 8002f3e:	bf00      	nop
	return;
 8002f40:	bf00      	nop
}
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	200028f8 	.word	0x200028f8

08002f4c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a04      	ldr	r2, [pc, #16]	; (8002f6c <HAL_UART_RxCpltCallback+0x20>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d101      	bne.n	8002f62 <HAL_UART_RxCpltCallback+0x16>
  {
	  UART2_Exception_Callback();
 8002f5e:	f7ff fbf3 	bl	8002748 <UART2_Exception_Callback>
  }
}
 8002f62:	bf00      	nop
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40004400 	.word	0x40004400

08002f70 <uart_gpio_init>:

void uart_gpio_init()
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  __GPIOA_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	603b      	str	r3, [r7, #0]
 8002f7a:	4b0f      	ldr	r3, [pc, #60]	; (8002fb8 <uart_gpio_init+0x48>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	4a0e      	ldr	r2, [pc, #56]	; (8002fb8 <uart_gpio_init+0x48>)
 8002f80:	f043 0301 	orr.w	r3, r3, #1
 8002f84:	6313      	str	r3, [r2, #48]	; 0x30
 8002f86:	4b0c      	ldr	r3, [pc, #48]	; (8002fb8 <uart_gpio_init+0x48>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	603b      	str	r3, [r7, #0]
 8002f90:	683b      	ldr	r3, [r7, #0]

  /**USART2 GPIO Configuration
  PA2     ------> USART2_TX
  PA3     ------> USART2_RX
  */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8002f92:	230c      	movs	r3, #12
 8002f94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f96:	2302      	movs	r3, #2
 8002f98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002fa2:	2307      	movs	r3, #7
 8002fa4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa6:	1d3b      	adds	r3, r7, #4
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4804      	ldr	r0, [pc, #16]	; (8002fbc <uart_gpio_init+0x4c>)
 8002fac:	f001 fcf6 	bl	800499c <HAL_GPIO_Init>
}
 8002fb0:	bf00      	nop
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	40020000 	.word	0x40020000

08002fc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002fc4:	bf00      	nop
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
	...

08002fd0 <gen_asin>:
		 1538,1580,1622,1664,1706,1748,1791,1833,
		 1876,1919,1962,2005,2048,
};

int asin_lut[4096];
void gen_asin(){
 8002fd0:	b590      	push	{r4, r7, lr}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
    for(int i = 0;i<4096;i++){
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	e031      	b.n	8003040 <gen_asin+0x70>
        double phase = asin((i-2048.0)/2048.0);
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f7fd fac1 	bl	8000564 <__aeabi_i2d>
 8002fe2:	f04f 0200 	mov.w	r2, #0
 8002fe6:	4b1c      	ldr	r3, [pc, #112]	; (8003058 <gen_asin+0x88>)
 8002fe8:	f7fd f96e 	bl	80002c8 <__aeabi_dsub>
 8002fec:	4603      	mov	r3, r0
 8002fee:	460c      	mov	r4, r1
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	4621      	mov	r1, r4
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	4b17      	ldr	r3, [pc, #92]	; (8003058 <gen_asin+0x88>)
 8002ffa:	f7fd fc47 	bl	800088c <__aeabi_ddiv>
 8002ffe:	4603      	mov	r3, r0
 8003000:	460c      	mov	r4, r1
 8003002:	ec44 3b17 	vmov	d7, r3, r4
 8003006:	eeb0 0a47 	vmov.f32	s0, s14
 800300a:	eef0 0a67 	vmov.f32	s1, s15
 800300e:	f004 ff9d 	bl	8007f4c <asin>
 8003012:	ed87 0b00 	vstr	d0, [r7]
        asin_lut[i] = phase*1000000;
 8003016:	a30e      	add	r3, pc, #56	; (adr r3, 8003050 <gen_asin+0x80>)
 8003018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003020:	f7fd fb0a 	bl	8000638 <__aeabi_dmul>
 8003024:	4603      	mov	r3, r0
 8003026:	460c      	mov	r4, r1
 8003028:	4618      	mov	r0, r3
 800302a:	4621      	mov	r1, r4
 800302c:	f7fd fdb4 	bl	8000b98 <__aeabi_d2iz>
 8003030:	4601      	mov	r1, r0
 8003032:	4a0a      	ldr	r2, [pc, #40]	; (800305c <gen_asin+0x8c>)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0;i<4096;i++){
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	3301      	adds	r3, #1
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003046:	dbc9      	blt.n	8002fdc <gen_asin+0xc>
    }
}
 8003048:	bf00      	nop
 800304a:	3714      	adds	r7, #20
 800304c:	46bd      	mov	sp, r7
 800304e:	bd90      	pop	{r4, r7, pc}
 8003050:	00000000 	.word	0x00000000
 8003054:	412e8480 	.word	0x412e8480
 8003058:	40a00000 	.word	0x40a00000
 800305c:	200045e0 	.word	0x200045e0

08003060 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	607b      	str	r3, [r7, #4]
 800306a:	4b10      	ldr	r3, [pc, #64]	; (80030ac <HAL_MspInit+0x4c>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306e:	4a0f      	ldr	r2, [pc, #60]	; (80030ac <HAL_MspInit+0x4c>)
 8003070:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003074:	6453      	str	r3, [r2, #68]	; 0x44
 8003076:	4b0d      	ldr	r3, [pc, #52]	; (80030ac <HAL_MspInit+0x4c>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800307e:	607b      	str	r3, [r7, #4]
 8003080:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003082:	2300      	movs	r3, #0
 8003084:	603b      	str	r3, [r7, #0]
 8003086:	4b09      	ldr	r3, [pc, #36]	; (80030ac <HAL_MspInit+0x4c>)
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	4a08      	ldr	r2, [pc, #32]	; (80030ac <HAL_MspInit+0x4c>)
 800308c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003090:	6413      	str	r3, [r2, #64]	; 0x40
 8003092:	4b06      	ldr	r3, [pc, #24]	; (80030ac <HAL_MspInit+0x4c>)
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800309e:	2007      	movs	r0, #7
 80030a0:	f001 f810 	bl	80040c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030a4:	bf00      	nop
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40023800 	.word	0x40023800

080030b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08a      	sub	sp, #40	; 0x28
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a17      	ldr	r2, [pc, #92]	; (800312c <HAL_ADC_MspInit+0x7c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d127      	bne.n	8003122 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	4b16      	ldr	r3, [pc, #88]	; (8003130 <HAL_ADC_MspInit+0x80>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030da:	4a15      	ldr	r2, [pc, #84]	; (8003130 <HAL_ADC_MspInit+0x80>)
 80030dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e0:	6453      	str	r3, [r2, #68]	; 0x44
 80030e2:	4b13      	ldr	r3, [pc, #76]	; (8003130 <HAL_ADC_MspInit+0x80>)
 80030e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ea:	613b      	str	r3, [r7, #16]
 80030ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ee:	2300      	movs	r3, #0
 80030f0:	60fb      	str	r3, [r7, #12]
 80030f2:	4b0f      	ldr	r3, [pc, #60]	; (8003130 <HAL_ADC_MspInit+0x80>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	4a0e      	ldr	r2, [pc, #56]	; (8003130 <HAL_ADC_MspInit+0x80>)
 80030f8:	f043 0301 	orr.w	r3, r3, #1
 80030fc:	6313      	str	r3, [r2, #48]	; 0x30
 80030fe:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <HAL_ADC_MspInit+0x80>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800310a:	2302      	movs	r3, #2
 800310c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800310e:	2303      	movs	r3, #3
 8003110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003112:	2300      	movs	r3, #0
 8003114:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003116:	f107 0314 	add.w	r3, r7, #20
 800311a:	4619      	mov	r1, r3
 800311c:	4805      	ldr	r0, [pc, #20]	; (8003134 <HAL_ADC_MspInit+0x84>)
 800311e:	f001 fc3d 	bl	800499c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003122:	bf00      	nop
 8003124:	3728      	adds	r7, #40	; 0x28
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40012000 	.word	0x40012000
 8003130:	40023800 	.word	0x40023800
 8003134:	40020000 	.word	0x40020000

08003138 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b08a      	sub	sp, #40	; 0x28
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003140:	f107 0314 	add.w	r3, r7, #20
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]
 8003148:	605a      	str	r2, [r3, #4]
 800314a:	609a      	str	r2, [r3, #8]
 800314c:	60da      	str	r2, [r3, #12]
 800314e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a2f      	ldr	r2, [pc, #188]	; (8003214 <HAL_DAC_MspInit+0xdc>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d158      	bne.n	800320c <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800315a:	2300      	movs	r3, #0
 800315c:	613b      	str	r3, [r7, #16]
 800315e:	4b2e      	ldr	r3, [pc, #184]	; (8003218 <HAL_DAC_MspInit+0xe0>)
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	4a2d      	ldr	r2, [pc, #180]	; (8003218 <HAL_DAC_MspInit+0xe0>)
 8003164:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003168:	6413      	str	r3, [r2, #64]	; 0x40
 800316a:	4b2b      	ldr	r3, [pc, #172]	; (8003218 <HAL_DAC_MspInit+0xe0>)
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003172:	613b      	str	r3, [r7, #16]
 8003174:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003176:	2300      	movs	r3, #0
 8003178:	60fb      	str	r3, [r7, #12]
 800317a:	4b27      	ldr	r3, [pc, #156]	; (8003218 <HAL_DAC_MspInit+0xe0>)
 800317c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317e:	4a26      	ldr	r2, [pc, #152]	; (8003218 <HAL_DAC_MspInit+0xe0>)
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	6313      	str	r3, [r2, #48]	; 0x30
 8003186:	4b24      	ldr	r3, [pc, #144]	; (8003218 <HAL_DAC_MspInit+0xe0>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	60fb      	str	r3, [r7, #12]
 8003190:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003192:	2310      	movs	r3, #16
 8003194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003196:	2303      	movs	r3, #3
 8003198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319a:	2300      	movs	r3, #0
 800319c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800319e:	f107 0314 	add.w	r3, r7, #20
 80031a2:	4619      	mov	r1, r3
 80031a4:	481d      	ldr	r0, [pc, #116]	; (800321c <HAL_DAC_MspInit+0xe4>)
 80031a6:	f001 fbf9 	bl	800499c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80031aa:	4b1d      	ldr	r3, [pc, #116]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031ac:	4a1d      	ldr	r2, [pc, #116]	; (8003224 <HAL_DAC_MspInit+0xec>)
 80031ae:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80031b0:	4b1b      	ldr	r3, [pc, #108]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031b2:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80031b6:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031b8:	4b19      	ldr	r3, [pc, #100]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031ba:	2240      	movs	r2, #64	; 0x40
 80031bc:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80031be:	4b18      	ldr	r3, [pc, #96]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80031c4:	4b16      	ldr	r3, [pc, #88]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031ca:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031cc:	4b14      	ldr	r3, [pc, #80]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031d2:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031d4:	4b12      	ldr	r3, [pc, #72]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80031da:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80031dc:	4b10      	ldr	r3, [pc, #64]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031e2:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80031e4:	4b0e      	ldr	r3, [pc, #56]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031ea:	4b0d      	ldr	r3, [pc, #52]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80031f0:	480b      	ldr	r0, [pc, #44]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 80031f2:	f001 f859 	bl	80042a8 <HAL_DMA_Init>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 80031fc:	f7ff fee0 	bl	8002fc0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a07      	ldr	r2, [pc, #28]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 8003204:	609a      	str	r2, [r3, #8]
 8003206:	4a06      	ldr	r2, [pc, #24]	; (8003220 <HAL_DAC_MspInit+0xe8>)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800320c:	bf00      	nop
 800320e:	3728      	adds	r7, #40	; 0x28
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40007400 	.word	0x40007400
 8003218:	40023800 	.word	0x40023800
 800321c:	40020000 	.word	0x40020000
 8003220:	20002938 	.word	0x20002938
 8003224:	40026088 	.word	0x40026088

08003228 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003238:	d116      	bne.n	8003268 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	617b      	str	r3, [r7, #20]
 800323e:	4b4a      	ldr	r3, [pc, #296]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	4a49      	ldr	r2, [pc, #292]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 8003244:	f043 0301 	orr.w	r3, r3, #1
 8003248:	6413      	str	r3, [r2, #64]	; 0x40
 800324a:	4b47      	ldr	r3, [pc, #284]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	617b      	str	r3, [r7, #20]
 8003254:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003256:	2200      	movs	r2, #0
 8003258:	2100      	movs	r1, #0
 800325a:	201c      	movs	r0, #28
 800325c:	f000 ff3d 	bl	80040da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003260:	201c      	movs	r0, #28
 8003262:	f000 ff56 	bl	8004112 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003266:	e07b      	b.n	8003360 <HAL_TIM_Base_MspInit+0x138>
  else if(htim_base->Instance==TIM3)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a3f      	ldr	r2, [pc, #252]	; (800336c <HAL_TIM_Base_MspInit+0x144>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d116      	bne.n	80032a0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	613b      	str	r3, [r7, #16]
 8003276:	4b3c      	ldr	r3, [pc, #240]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	4a3b      	ldr	r2, [pc, #236]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 800327c:	f043 0302 	orr.w	r3, r3, #2
 8003280:	6413      	str	r3, [r2, #64]	; 0x40
 8003282:	4b39      	ldr	r3, [pc, #228]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	613b      	str	r3, [r7, #16]
 800328c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800328e:	2200      	movs	r2, #0
 8003290:	2100      	movs	r1, #0
 8003292:	201d      	movs	r0, #29
 8003294:	f000 ff21 	bl	80040da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003298:	201d      	movs	r0, #29
 800329a:	f000 ff3a 	bl	8004112 <HAL_NVIC_EnableIRQ>
}
 800329e:	e05f      	b.n	8003360 <HAL_TIM_Base_MspInit+0x138>
  else if(htim_base->Instance==TIM4)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a32      	ldr	r2, [pc, #200]	; (8003370 <HAL_TIM_Base_MspInit+0x148>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d13f      	bne.n	800332a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	4b2e      	ldr	r3, [pc, #184]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 80032b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b2:	4a2d      	ldr	r2, [pc, #180]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 80032b4:	f043 0304 	orr.w	r3, r3, #4
 80032b8:	6413      	str	r3, [r2, #64]	; 0x40
 80032ba:	4b2b      	ldr	r3, [pc, #172]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 80032bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_up.Instance = DMA1_Stream6;
 80032c6:	4b2b      	ldr	r3, [pc, #172]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 80032c8:	4a2b      	ldr	r2, [pc, #172]	; (8003378 <HAL_TIM_Base_MspInit+0x150>)
 80032ca:	601a      	str	r2, [r3, #0]
    hdma_tim4_up.Init.Channel = DMA_CHANNEL_2;
 80032cc:	4b29      	ldr	r3, [pc, #164]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 80032ce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80032d2:	605a      	str	r2, [r3, #4]
    hdma_tim4_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032d4:	4b27      	ldr	r3, [pc, #156]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	609a      	str	r2, [r3, #8]
    hdma_tim4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80032da:	4b26      	ldr	r3, [pc, #152]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 80032dc:	2200      	movs	r2, #0
 80032de:	60da      	str	r2, [r3, #12]
    hdma_tim4_up.Init.MemInc = DMA_MINC_ENABLE;
 80032e0:	4b24      	ldr	r3, [pc, #144]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 80032e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032e6:	611a      	str	r2, [r3, #16]
    hdma_tim4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80032e8:	4b22      	ldr	r3, [pc, #136]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 80032ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032ee:	615a      	str	r2, [r3, #20]
    hdma_tim4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80032f0:	4b20      	ldr	r3, [pc, #128]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 80032f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80032f6:	619a      	str	r2, [r3, #24]
    hdma_tim4_up.Init.Mode = DMA_CIRCULAR;
 80032f8:	4b1e      	ldr	r3, [pc, #120]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 80032fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032fe:	61da      	str	r2, [r3, #28]
    hdma_tim4_up.Init.Priority = DMA_PRIORITY_LOW;
 8003300:	4b1c      	ldr	r3, [pc, #112]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 8003302:	2200      	movs	r2, #0
 8003304:	621a      	str	r2, [r3, #32]
    hdma_tim4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003306:	4b1b      	ldr	r3, [pc, #108]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 8003308:	2200      	movs	r2, #0
 800330a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_up) != HAL_OK)
 800330c:	4819      	ldr	r0, [pc, #100]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 800330e:	f000 ffcb 	bl	80042a8 <HAL_DMA_Init>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_TIM_Base_MspInit+0xf4>
      Error_Handler();
 8003318:	f7ff fe52 	bl	8002fc0 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim4_up);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a15      	ldr	r2, [pc, #84]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 8003320:	621a      	str	r2, [r3, #32]
 8003322:	4a14      	ldr	r2, [pc, #80]	; (8003374 <HAL_TIM_Base_MspInit+0x14c>)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003328:	e01a      	b.n	8003360 <HAL_TIM_Base_MspInit+0x138>
  else if(htim_base->Instance==TIM5)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a13      	ldr	r2, [pc, #76]	; (800337c <HAL_TIM_Base_MspInit+0x154>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d115      	bne.n	8003360 <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003334:	2300      	movs	r3, #0
 8003336:	60bb      	str	r3, [r7, #8]
 8003338:	4b0b      	ldr	r3, [pc, #44]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 800333a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333c:	4a0a      	ldr	r2, [pc, #40]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 800333e:	f043 0308 	orr.w	r3, r3, #8
 8003342:	6413      	str	r3, [r2, #64]	; 0x40
 8003344:	4b08      	ldr	r3, [pc, #32]	; (8003368 <HAL_TIM_Base_MspInit+0x140>)
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	60bb      	str	r3, [r7, #8]
 800334e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003350:	2200      	movs	r2, #0
 8003352:	2100      	movs	r1, #0
 8003354:	2032      	movs	r0, #50	; 0x32
 8003356:	f000 fec0 	bl	80040da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800335a:	2032      	movs	r0, #50	; 0x32
 800335c:	f000 fed9 	bl	8004112 <HAL_NVIC_EnableIRQ>
}
 8003360:	bf00      	nop
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40023800 	.word	0x40023800
 800336c:	40000400 	.word	0x40000400
 8003370:	40000800 	.word	0x40000800
 8003374:	20004580 	.word	0x20004580
 8003378:	400260a0 	.word	0x400260a0
 800337c:	40000c00 	.word	0x40000c00

08003380 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b08a      	sub	sp, #40	; 0x28
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003388:	f107 0314 	add.w	r3, r7, #20
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	605a      	str	r2, [r3, #4]
 8003392:	609a      	str	r2, [r3, #8]
 8003394:	60da      	str	r2, [r3, #12]
 8003396:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a0:	d11f      	bne.n	80033e2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	4b22      	ldr	r3, [pc, #136]	; (8003430 <HAL_TIM_MspPostInit+0xb0>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033aa:	4a21      	ldr	r2, [pc, #132]	; (8003430 <HAL_TIM_MspPostInit+0xb0>)
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	6313      	str	r3, [r2, #48]	; 0x30
 80033b2:	4b1f      	ldr	r3, [pc, #124]	; (8003430 <HAL_TIM_MspPostInit+0xb0>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80033be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c4:	2302      	movs	r3, #2
 80033c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c8:	2300      	movs	r3, #0
 80033ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033cc:	2300      	movs	r3, #0
 80033ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033d0:	2301      	movs	r3, #1
 80033d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033d4:	f107 0314 	add.w	r3, r7, #20
 80033d8:	4619      	mov	r1, r3
 80033da:	4816      	ldr	r0, [pc, #88]	; (8003434 <HAL_TIM_MspPostInit+0xb4>)
 80033dc:	f001 fade 	bl	800499c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80033e0:	e022      	b.n	8003428 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM5)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a14      	ldr	r2, [pc, #80]	; (8003438 <HAL_TIM_MspPostInit+0xb8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d11d      	bne.n	8003428 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	4b0f      	ldr	r3, [pc, #60]	; (8003430 <HAL_TIM_MspPostInit+0xb0>)
 80033f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f4:	4a0e      	ldr	r2, [pc, #56]	; (8003430 <HAL_TIM_MspPostInit+0xb0>)
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	6313      	str	r3, [r2, #48]	; 0x30
 80033fc:	4b0c      	ldr	r3, [pc, #48]	; (8003430 <HAL_TIM_MspPostInit+0xb0>)
 80033fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	60fb      	str	r3, [r7, #12]
 8003406:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003408:	2301      	movs	r3, #1
 800340a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800340c:	2302      	movs	r3, #2
 800340e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003410:	2300      	movs	r3, #0
 8003412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003414:	2300      	movs	r3, #0
 8003416:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003418:	2302      	movs	r3, #2
 800341a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800341c:	f107 0314 	add.w	r3, r7, #20
 8003420:	4619      	mov	r1, r3
 8003422:	4804      	ldr	r0, [pc, #16]	; (8003434 <HAL_TIM_MspPostInit+0xb4>)
 8003424:	f001 faba 	bl	800499c <HAL_GPIO_Init>
}
 8003428:	bf00      	nop
 800342a:	3728      	adds	r7, #40	; 0x28
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40023800 	.word	0x40023800
 8003434:	40020000 	.word	0x40020000
 8003438:	40000c00 	.word	0x40000c00

0800343c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b08a      	sub	sp, #40	; 0x28
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003444:	f107 0314 	add.w	r3, r7, #20
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	605a      	str	r2, [r3, #4]
 800344e:	609a      	str	r2, [r3, #8]
 8003450:	60da      	str	r2, [r3, #12]
 8003452:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a1d      	ldr	r2, [pc, #116]	; (80034d0 <HAL_UART_MspInit+0x94>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d133      	bne.n	80034c6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800345e:	2300      	movs	r3, #0
 8003460:	613b      	str	r3, [r7, #16]
 8003462:	4b1c      	ldr	r3, [pc, #112]	; (80034d4 <HAL_UART_MspInit+0x98>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	4a1b      	ldr	r2, [pc, #108]	; (80034d4 <HAL_UART_MspInit+0x98>)
 8003468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800346c:	6413      	str	r3, [r2, #64]	; 0x40
 800346e:	4b19      	ldr	r3, [pc, #100]	; (80034d4 <HAL_UART_MspInit+0x98>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003476:	613b      	str	r3, [r7, #16]
 8003478:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800347a:	2300      	movs	r3, #0
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <HAL_UART_MspInit+0x98>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	4a14      	ldr	r2, [pc, #80]	; (80034d4 <HAL_UART_MspInit+0x98>)
 8003484:	f043 0301 	orr.w	r3, r3, #1
 8003488:	6313      	str	r3, [r2, #48]	; 0x30
 800348a:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <HAL_UART_MspInit+0x98>)
 800348c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003496:	230c      	movs	r3, #12
 8003498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800349a:	2302      	movs	r3, #2
 800349c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034a2:	2303      	movs	r3, #3
 80034a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034a6:	2307      	movs	r3, #7
 80034a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034aa:	f107 0314 	add.w	r3, r7, #20
 80034ae:	4619      	mov	r1, r3
 80034b0:	4809      	ldr	r0, [pc, #36]	; (80034d8 <HAL_UART_MspInit+0x9c>)
 80034b2:	f001 fa73 	bl	800499c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80034b6:	2200      	movs	r2, #0
 80034b8:	2100      	movs	r1, #0
 80034ba:	2026      	movs	r0, #38	; 0x26
 80034bc:	f000 fe0d 	bl	80040da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80034c0:	2026      	movs	r0, #38	; 0x26
 80034c2:	f000 fe26 	bl	8004112 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80034c6:	bf00      	nop
 80034c8:	3728      	adds	r7, #40	; 0x28
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	40004400 	.word	0x40004400
 80034d4:	40023800 	.word	0x40023800
 80034d8:	40020000 	.word	0x40020000

080034dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034ea:	b480      	push	{r7}
 80034ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034ee:	e7fe      	b.n	80034ee <HardFault_Handler+0x4>

080034f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034f4:	e7fe      	b.n	80034f4 <MemManage_Handler+0x4>

080034f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034f6:	b480      	push	{r7}
 80034f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034fa:	e7fe      	b.n	80034fa <BusFault_Handler+0x4>

080034fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003500:	e7fe      	b.n	8003500 <UsageFault_Handler+0x4>

08003502 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003502:	b480      	push	{r7}
 8003504:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003506:	bf00      	nop
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003514:	bf00      	nop
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800351e:	b480      	push	{r7}
 8003520:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003522:	bf00      	nop
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003530:	f000 f90e 	bl	8003750 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003534:	bf00      	nop
 8003536:	bd80      	pop	{r7, pc}

08003538 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 800353c:	4802      	ldr	r0, [pc, #8]	; (8003548 <DMA1_Stream5_IRQHandler+0x10>)
 800353e:	f000 fff3 	bl	8004528 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003542:	bf00      	nop
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	20002938 	.word	0x20002938

0800354c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 8003550:	4802      	ldr	r0, [pc, #8]	; (800355c <DMA1_Stream6_IRQHandler+0x10>)
 8003552:	f000 ffe9 	bl	8004528 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003556:	bf00      	nop
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	20004580 	.word	0x20004580

08003560 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003564:	4802      	ldr	r0, [pc, #8]	; (8003570 <TIM2_IRQHandler+0x10>)
 8003566:	f002 fba3 	bl	8005cb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800356a:	bf00      	nop
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	200029b0 	.word	0x200029b0

08003574 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003578:	4802      	ldr	r0, [pc, #8]	; (8003584 <TIM3_IRQHandler+0x10>)
 800357a:	f002 fb99 	bl	8005cb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800357e:	bf00      	nop
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	200028f8 	.word	0x200028f8

08003588 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800358c:	4802      	ldr	r0, [pc, #8]	; (8003598 <USART2_IRQHandler+0x10>)
 800358e:	f003 faa9 	bl	8006ae4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003592:	bf00      	nop
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	200029f0 	.word	0x200029f0

0800359c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80035a0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80035a4:	f001 fba6 	bl	8004cf4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80035a8:	bf00      	nop
 80035aa:	bd80      	pop	{r7, pc}

080035ac <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80035b0:	4802      	ldr	r0, [pc, #8]	; (80035bc <TIM5_IRQHandler+0x10>)
 80035b2:	f002 fb7d 	bl	8005cb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80035b6:	bf00      	nop
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	200028b8 	.word	0x200028b8

080035c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035c8:	4a14      	ldr	r2, [pc, #80]	; (800361c <_sbrk+0x5c>)
 80035ca:	4b15      	ldr	r3, [pc, #84]	; (8003620 <_sbrk+0x60>)
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035d4:	4b13      	ldr	r3, [pc, #76]	; (8003624 <_sbrk+0x64>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d102      	bne.n	80035e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035dc:	4b11      	ldr	r3, [pc, #68]	; (8003624 <_sbrk+0x64>)
 80035de:	4a12      	ldr	r2, [pc, #72]	; (8003628 <_sbrk+0x68>)
 80035e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035e2:	4b10      	ldr	r3, [pc, #64]	; (8003624 <_sbrk+0x64>)
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4413      	add	r3, r2
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d207      	bcs.n	8003600 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035f0:	f004 f874 	bl	80076dc <__errno>
 80035f4:	4602      	mov	r2, r0
 80035f6:	230c      	movs	r3, #12
 80035f8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80035fa:	f04f 33ff 	mov.w	r3, #4294967295
 80035fe:	e009      	b.n	8003614 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003600:	4b08      	ldr	r3, [pc, #32]	; (8003624 <_sbrk+0x64>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003606:	4b07      	ldr	r3, [pc, #28]	; (8003624 <_sbrk+0x64>)
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4413      	add	r3, r2
 800360e:	4a05      	ldr	r2, [pc, #20]	; (8003624 <_sbrk+0x64>)
 8003610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003612:	68fb      	ldr	r3, [r7, #12]
}
 8003614:	4618      	mov	r0, r3
 8003616:	3718      	adds	r7, #24
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	20020000 	.word	0x20020000
 8003620:	00000400 	.word	0x00000400
 8003624:	200000e4 	.word	0x200000e4
 8003628:	200085e8 	.word	0x200085e8

0800362c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003630:	4b08      	ldr	r3, [pc, #32]	; (8003654 <SystemInit+0x28>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003636:	4a07      	ldr	r2, [pc, #28]	; (8003654 <SystemInit+0x28>)
 8003638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800363c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003640:	4b04      	ldr	r3, [pc, #16]	; (8003654 <SystemInit+0x28>)
 8003642:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003646:	609a      	str	r2, [r3, #8]
#endif
}
 8003648:	bf00      	nop
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	e000ed00 	.word	0xe000ed00

08003658 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003658:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003690 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800365c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800365e:	e003      	b.n	8003668 <LoopCopyDataInit>

08003660 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003660:	4b0c      	ldr	r3, [pc, #48]	; (8003694 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003662:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003664:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003666:	3104      	adds	r1, #4

08003668 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003668:	480b      	ldr	r0, [pc, #44]	; (8003698 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800366a:	4b0c      	ldr	r3, [pc, #48]	; (800369c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800366c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800366e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003670:	d3f6      	bcc.n	8003660 <CopyDataInit>
  ldr  r2, =_sbss
 8003672:	4a0b      	ldr	r2, [pc, #44]	; (80036a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003674:	e002      	b.n	800367c <LoopFillZerobss>

08003676 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003676:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003678:	f842 3b04 	str.w	r3, [r2], #4

0800367c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800367c:	4b09      	ldr	r3, [pc, #36]	; (80036a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800367e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003680:	d3f9      	bcc.n	8003676 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003682:	f7ff ffd3 	bl	800362c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003686:	f004 f82f 	bl	80076e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800368a:	f7ff f89b 	bl	80027c4 <main>
  bx  lr    
 800368e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003690:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003694:	08009d48 	.word	0x08009d48
  ldr  r0, =_sdata
 8003698:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800369c:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 80036a0:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 80036a4:	200085e8 	.word	0x200085e8

080036a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036a8:	e7fe      	b.n	80036a8 <ADC_IRQHandler>
	...

080036ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036b0:	4b0e      	ldr	r3, [pc, #56]	; (80036ec <HAL_Init+0x40>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a0d      	ldr	r2, [pc, #52]	; (80036ec <HAL_Init+0x40>)
 80036b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036bc:	4b0b      	ldr	r3, [pc, #44]	; (80036ec <HAL_Init+0x40>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a0a      	ldr	r2, [pc, #40]	; (80036ec <HAL_Init+0x40>)
 80036c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036c8:	4b08      	ldr	r3, [pc, #32]	; (80036ec <HAL_Init+0x40>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a07      	ldr	r2, [pc, #28]	; (80036ec <HAL_Init+0x40>)
 80036ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036d4:	2003      	movs	r0, #3
 80036d6:	f000 fcf5 	bl	80040c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036da:	2000      	movs	r0, #0
 80036dc:	f000 f808 	bl	80036f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036e0:	f7ff fcbe 	bl	8003060 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	40023c00 	.word	0x40023c00

080036f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036f8:	4b12      	ldr	r3, [pc, #72]	; (8003744 <HAL_InitTick+0x54>)
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	4b12      	ldr	r3, [pc, #72]	; (8003748 <HAL_InitTick+0x58>)
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	4619      	mov	r1, r3
 8003702:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003706:	fbb3 f3f1 	udiv	r3, r3, r1
 800370a:	fbb2 f3f3 	udiv	r3, r2, r3
 800370e:	4618      	mov	r0, r3
 8003710:	f000 fd0d 	bl	800412e <HAL_SYSTICK_Config>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e00e      	b.n	800373c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b0f      	cmp	r3, #15
 8003722:	d80a      	bhi.n	800373a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003724:	2200      	movs	r2, #0
 8003726:	6879      	ldr	r1, [r7, #4]
 8003728:	f04f 30ff 	mov.w	r0, #4294967295
 800372c:	f000 fcd5 	bl	80040da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003730:	4a06      	ldr	r2, [pc, #24]	; (800374c <HAL_InitTick+0x5c>)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003736:	2300      	movs	r3, #0
 8003738:	e000      	b.n	800373c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
}
 800373c:	4618      	mov	r0, r3
 800373e:	3708      	adds	r7, #8
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20000014 	.word	0x20000014
 8003748:	2000001c 	.word	0x2000001c
 800374c:	20000018 	.word	0x20000018

08003750 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003754:	4b06      	ldr	r3, [pc, #24]	; (8003770 <HAL_IncTick+0x20>)
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	461a      	mov	r2, r3
 800375a:	4b06      	ldr	r3, [pc, #24]	; (8003774 <HAL_IncTick+0x24>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4413      	add	r3, r2
 8003760:	4a04      	ldr	r2, [pc, #16]	; (8003774 <HAL_IncTick+0x24>)
 8003762:	6013      	str	r3, [r2, #0]
}
 8003764:	bf00      	nop
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	2000001c 	.word	0x2000001c
 8003774:	200085e0 	.word	0x200085e0

08003778 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  return uwTick;
 800377c:	4b03      	ldr	r3, [pc, #12]	; (800378c <HAL_GetTick+0x14>)
 800377e:	681b      	ldr	r3, [r3, #0]
}
 8003780:	4618      	mov	r0, r3
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	200085e0 	.word	0x200085e0

08003790 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003798:	2300      	movs	r3, #0
 800379a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e033      	b.n	800380e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d109      	bne.n	80037c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7ff fc7e 	bl	80030b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d118      	bne.n	8003800 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80037d6:	f023 0302 	bic.w	r3, r3, #2
 80037da:	f043 0202 	orr.w	r2, r3, #2
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 faa2 	bl	8003d2c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	f023 0303 	bic.w	r3, r3, #3
 80037f6:	f043 0201 	orr.w	r2, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	641a      	str	r2, [r3, #64]	; 0x40
 80037fe:	e001      	b.n	8003804 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800380c:	7bfb      	ldrb	r3, [r7, #15]
}
 800380e:	4618      	mov	r0, r3
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003820:	2300      	movs	r3, #0
 8003822:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800382a:	2b01      	cmp	r3, #1
 800382c:	d101      	bne.n	8003832 <HAL_ADC_Start+0x1a>
 800382e:	2302      	movs	r3, #2
 8003830:	e0a5      	b.n	800397e <HAL_ADC_Start+0x166>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b01      	cmp	r3, #1
 8003846:	d018      	beq.n	800387a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003858:	4b4c      	ldr	r3, [pc, #304]	; (800398c <HAL_ADC_Start+0x174>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a4c      	ldr	r2, [pc, #304]	; (8003990 <HAL_ADC_Start+0x178>)
 800385e:	fba2 2303 	umull	r2, r3, r2, r3
 8003862:	0c9a      	lsrs	r2, r3, #18
 8003864:	4613      	mov	r3, r2
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	4413      	add	r3, r2
 800386a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800386c:	e002      	b.n	8003874 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	3b01      	subs	r3, #1
 8003872:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f9      	bne.n	800386e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	2b01      	cmp	r3, #1
 8003886:	d179      	bne.n	800397c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003890:	f023 0301 	bic.w	r3, r3, #1
 8003894:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d007      	beq.n	80038ba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80038b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038c6:	d106      	bne.n	80038d6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038cc:	f023 0206 	bic.w	r2, r3, #6
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	645a      	str	r2, [r3, #68]	; 0x44
 80038d4:	e002      	b.n	80038dc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038e4:	4b2b      	ldr	r3, [pc, #172]	; (8003994 <HAL_ADC_Start+0x17c>)
 80038e6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80038f0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f003 031f 	and.w	r3, r3, #31
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d12a      	bne.n	8003954 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a25      	ldr	r2, [pc, #148]	; (8003998 <HAL_ADC_Start+0x180>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d015      	beq.n	8003934 <HAL_ADC_Start+0x11c>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a23      	ldr	r2, [pc, #140]	; (800399c <HAL_ADC_Start+0x184>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d105      	bne.n	800391e <HAL_ADC_Start+0x106>
 8003912:	4b20      	ldr	r3, [pc, #128]	; (8003994 <HAL_ADC_Start+0x17c>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 031f 	and.w	r3, r3, #31
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00a      	beq.n	8003934 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a1f      	ldr	r2, [pc, #124]	; (80039a0 <HAL_ADC_Start+0x188>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d129      	bne.n	800397c <HAL_ADC_Start+0x164>
 8003928:	4b1a      	ldr	r3, [pc, #104]	; (8003994 <HAL_ADC_Start+0x17c>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f003 031f 	and.w	r3, r3, #31
 8003930:	2b0f      	cmp	r3, #15
 8003932:	d823      	bhi.n	800397c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d11c      	bne.n	800397c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003950:	609a      	str	r2, [r3, #8]
 8003952:	e013      	b.n	800397c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a0f      	ldr	r2, [pc, #60]	; (8003998 <HAL_ADC_Start+0x180>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d10e      	bne.n	800397c <HAL_ADC_Start+0x164>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d107      	bne.n	800397c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800397a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3714      	adds	r7, #20
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	20000014 	.word	0x20000014
 8003990:	431bde83 	.word	0x431bde83
 8003994:	40012300 	.word	0x40012300
 8003998:	40012000 	.word	0x40012000
 800399c:	40012100 	.word	0x40012100
 80039a0:	40012200 	.word	0x40012200

080039a4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039c0:	d113      	bne.n	80039ea <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80039cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039d0:	d10b      	bne.n	80039ea <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	f043 0220 	orr.w	r2, r3, #32
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e05c      	b.n	8003aa4 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80039ea:	f7ff fec5 	bl	8003778 <HAL_GetTick>
 80039ee:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80039f0:	e01a      	b.n	8003a28 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d016      	beq.n	8003a28 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d007      	beq.n	8003a10 <HAL_ADC_PollForConversion+0x6c>
 8003a00:	f7ff feba 	bl	8003778 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	683a      	ldr	r2, [r7, #0]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d20b      	bcs.n	8003a28 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a14:	f043 0204 	orr.w	r2, r3, #4
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e03d      	b.n	8003aa4 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d1dd      	bne.n	80039f2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f06f 0212 	mvn.w	r2, #18
 8003a3e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a44:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d123      	bne.n	8003aa2 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d11f      	bne.n	8003aa2 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a68:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d006      	beq.n	8003a7e <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d111      	bne.n	8003aa2 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d105      	bne.n	8003aa2 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	f043 0201 	orr.w	r2, r3, #1
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
	...

08003ac8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <HAL_ADC_ConfigChannel+0x1c>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e113      	b.n	8003d0c <HAL_ADC_ConfigChannel+0x244>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2b09      	cmp	r3, #9
 8003af2:	d925      	bls.n	8003b40 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68d9      	ldr	r1, [r3, #12]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	461a      	mov	r2, r3
 8003b02:	4613      	mov	r3, r2
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	4413      	add	r3, r2
 8003b08:	3b1e      	subs	r3, #30
 8003b0a:	2207      	movs	r2, #7
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	43da      	mvns	r2, r3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	400a      	ands	r2, r1
 8003b18:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68d9      	ldr	r1, [r3, #12]
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	4403      	add	r3, r0
 8003b32:	3b1e      	subs	r3, #30
 8003b34:	409a      	lsls	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	60da      	str	r2, [r3, #12]
 8003b3e:	e022      	b.n	8003b86 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6919      	ldr	r1, [r3, #16]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	4613      	mov	r3, r2
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	4413      	add	r3, r2
 8003b54:	2207      	movs	r2, #7
 8003b56:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5a:	43da      	mvns	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	400a      	ands	r2, r1
 8003b62:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6919      	ldr	r1, [r3, #16]
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	4618      	mov	r0, r3
 8003b76:	4603      	mov	r3, r0
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	4403      	add	r3, r0
 8003b7c:	409a      	lsls	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2b06      	cmp	r3, #6
 8003b8c:	d824      	bhi.n	8003bd8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685a      	ldr	r2, [r3, #4]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	3b05      	subs	r3, #5
 8003ba0:	221f      	movs	r2, #31
 8003ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba6:	43da      	mvns	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	400a      	ands	r2, r1
 8003bae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4413      	add	r3, r2
 8003bc8:	3b05      	subs	r3, #5
 8003bca:	fa00 f203 	lsl.w	r2, r0, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	635a      	str	r2, [r3, #52]	; 0x34
 8003bd6:	e04c      	b.n	8003c72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	2b0c      	cmp	r3, #12
 8003bde:	d824      	bhi.n	8003c2a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	4613      	mov	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	4413      	add	r3, r2
 8003bf0:	3b23      	subs	r3, #35	; 0x23
 8003bf2:	221f      	movs	r2, #31
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	43da      	mvns	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	400a      	ands	r2, r1
 8003c00:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	4618      	mov	r0, r3
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	3b23      	subs	r3, #35	; 0x23
 8003c1c:	fa00 f203 	lsl.w	r2, r0, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	430a      	orrs	r2, r1
 8003c26:	631a      	str	r2, [r3, #48]	; 0x30
 8003c28:	e023      	b.n	8003c72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685a      	ldr	r2, [r3, #4]
 8003c34:	4613      	mov	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	4413      	add	r3, r2
 8003c3a:	3b41      	subs	r3, #65	; 0x41
 8003c3c:	221f      	movs	r2, #31
 8003c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c42:	43da      	mvns	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	400a      	ands	r2, r1
 8003c4a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	4618      	mov	r0, r3
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	4613      	mov	r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	4413      	add	r3, r2
 8003c64:	3b41      	subs	r3, #65	; 0x41
 8003c66:	fa00 f203 	lsl.w	r2, r0, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c72:	4b29      	ldr	r3, [pc, #164]	; (8003d18 <HAL_ADC_ConfigChannel+0x250>)
 8003c74:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a28      	ldr	r2, [pc, #160]	; (8003d1c <HAL_ADC_ConfigChannel+0x254>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d10f      	bne.n	8003ca0 <HAL_ADC_ConfigChannel+0x1d8>
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2b12      	cmp	r3, #18
 8003c86:	d10b      	bne.n	8003ca0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a1d      	ldr	r2, [pc, #116]	; (8003d1c <HAL_ADC_ConfigChannel+0x254>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d12b      	bne.n	8003d02 <HAL_ADC_ConfigChannel+0x23a>
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a1c      	ldr	r2, [pc, #112]	; (8003d20 <HAL_ADC_ConfigChannel+0x258>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d003      	beq.n	8003cbc <HAL_ADC_ConfigChannel+0x1f4>
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2b11      	cmp	r3, #17
 8003cba:	d122      	bne.n	8003d02 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a11      	ldr	r2, [pc, #68]	; (8003d20 <HAL_ADC_ConfigChannel+0x258>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d111      	bne.n	8003d02 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003cde:	4b11      	ldr	r3, [pc, #68]	; (8003d24 <HAL_ADC_ConfigChannel+0x25c>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a11      	ldr	r2, [pc, #68]	; (8003d28 <HAL_ADC_ConfigChannel+0x260>)
 8003ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce8:	0c9a      	lsrs	r2, r3, #18
 8003cea:	4613      	mov	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4413      	add	r3, r2
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003cf4:	e002      	b.n	8003cfc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f9      	bne.n	8003cf6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	40012300 	.word	0x40012300
 8003d1c:	40012000 	.word	0x40012000
 8003d20:	10000012 	.word	0x10000012
 8003d24:	20000014 	.word	0x20000014
 8003d28:	431bde83 	.word	0x431bde83

08003d2c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d34:	4b79      	ldr	r3, [pc, #484]	; (8003f1c <ADC_Init+0x1f0>)
 8003d36:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	685a      	ldr	r2, [r3, #4]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6859      	ldr	r1, [r3, #4]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	021a      	lsls	r2, r3, #8
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	430a      	orrs	r2, r1
 8003d74:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003d84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6859      	ldr	r1, [r3, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689a      	ldr	r2, [r3, #8]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003da6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6899      	ldr	r1, [r3, #8]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	430a      	orrs	r2, r1
 8003db8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dbe:	4a58      	ldr	r2, [pc, #352]	; (8003f20 <ADC_Init+0x1f4>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d022      	beq.n	8003e0a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003dd2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6899      	ldr	r1, [r3, #8]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003df4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6899      	ldr	r1, [r3, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	609a      	str	r2, [r3, #8]
 8003e08:	e00f      	b.n	8003e2a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689a      	ldr	r2, [r3, #8]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e28:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f022 0202 	bic.w	r2, r2, #2
 8003e38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6899      	ldr	r1, [r3, #8]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	7e1b      	ldrb	r3, [r3, #24]
 8003e44:	005a      	lsls	r2, r3, #1
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d01b      	beq.n	8003e90 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685a      	ldr	r2, [r3, #4]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e66:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003e76:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6859      	ldr	r1, [r3, #4]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	3b01      	subs	r3, #1
 8003e84:	035a      	lsls	r2, r3, #13
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	605a      	str	r2, [r3, #4]
 8003e8e:	e007      	b.n	8003ea0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	685a      	ldr	r2, [r3, #4]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e9e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003eae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	051a      	lsls	r2, r3, #20
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	689a      	ldr	r2, [r3, #8]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003ed4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	6899      	ldr	r1, [r3, #8]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003ee2:	025a      	lsls	r2, r3, #9
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689a      	ldr	r2, [r3, #8]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003efa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6899      	ldr	r1, [r3, #8]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	029a      	lsls	r2, r3, #10
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	609a      	str	r2, [r3, #8]
}
 8003f10:	bf00      	nop
 8003f12:	3714      	adds	r7, #20
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	40012300 	.word	0x40012300
 8003f20:	0f000001 	.word	0x0f000001

08003f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f003 0307 	and.w	r3, r3, #7
 8003f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f34:	4b0c      	ldr	r3, [pc, #48]	; (8003f68 <__NVIC_SetPriorityGrouping+0x44>)
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f3a:	68ba      	ldr	r2, [r7, #8]
 8003f3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f40:	4013      	ands	r3, r2
 8003f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f56:	4a04      	ldr	r2, [pc, #16]	; (8003f68 <__NVIC_SetPriorityGrouping+0x44>)
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	60d3      	str	r3, [r2, #12]
}
 8003f5c:	bf00      	nop
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr
 8003f68:	e000ed00 	.word	0xe000ed00

08003f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f70:	4b04      	ldr	r3, [pc, #16]	; (8003f84 <__NVIC_GetPriorityGrouping+0x18>)
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	0a1b      	lsrs	r3, r3, #8
 8003f76:	f003 0307 	and.w	r3, r3, #7
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr
 8003f84:	e000ed00 	.word	0xe000ed00

08003f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	4603      	mov	r3, r0
 8003f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	db0b      	blt.n	8003fb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f9a:	79fb      	ldrb	r3, [r7, #7]
 8003f9c:	f003 021f 	and.w	r2, r3, #31
 8003fa0:	4907      	ldr	r1, [pc, #28]	; (8003fc0 <__NVIC_EnableIRQ+0x38>)
 8003fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa6:	095b      	lsrs	r3, r3, #5
 8003fa8:	2001      	movs	r0, #1
 8003faa:	fa00 f202 	lsl.w	r2, r0, r2
 8003fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fb2:	bf00      	nop
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	e000e100 	.word	0xe000e100

08003fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	4603      	mov	r3, r0
 8003fcc:	6039      	str	r1, [r7, #0]
 8003fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	db0a      	blt.n	8003fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	b2da      	uxtb	r2, r3
 8003fdc:	490c      	ldr	r1, [pc, #48]	; (8004010 <__NVIC_SetPriority+0x4c>)
 8003fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe2:	0112      	lsls	r2, r2, #4
 8003fe4:	b2d2      	uxtb	r2, r2
 8003fe6:	440b      	add	r3, r1
 8003fe8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fec:	e00a      	b.n	8004004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	4908      	ldr	r1, [pc, #32]	; (8004014 <__NVIC_SetPriority+0x50>)
 8003ff4:	79fb      	ldrb	r3, [r7, #7]
 8003ff6:	f003 030f 	and.w	r3, r3, #15
 8003ffa:	3b04      	subs	r3, #4
 8003ffc:	0112      	lsls	r2, r2, #4
 8003ffe:	b2d2      	uxtb	r2, r2
 8004000:	440b      	add	r3, r1
 8004002:	761a      	strb	r2, [r3, #24]
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr
 8004010:	e000e100 	.word	0xe000e100
 8004014:	e000ed00 	.word	0xe000ed00

08004018 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004018:	b480      	push	{r7}
 800401a:	b089      	sub	sp, #36	; 0x24
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f003 0307 	and.w	r3, r3, #7
 800402a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	f1c3 0307 	rsb	r3, r3, #7
 8004032:	2b04      	cmp	r3, #4
 8004034:	bf28      	it	cs
 8004036:	2304      	movcs	r3, #4
 8004038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	3304      	adds	r3, #4
 800403e:	2b06      	cmp	r3, #6
 8004040:	d902      	bls.n	8004048 <NVIC_EncodePriority+0x30>
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	3b03      	subs	r3, #3
 8004046:	e000      	b.n	800404a <NVIC_EncodePriority+0x32>
 8004048:	2300      	movs	r3, #0
 800404a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800404c:	f04f 32ff 	mov.w	r2, #4294967295
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	43da      	mvns	r2, r3
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	401a      	ands	r2, r3
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004060:	f04f 31ff 	mov.w	r1, #4294967295
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	fa01 f303 	lsl.w	r3, r1, r3
 800406a:	43d9      	mvns	r1, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004070:	4313      	orrs	r3, r2
         );
}
 8004072:	4618      	mov	r0, r3
 8004074:	3724      	adds	r7, #36	; 0x24
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
	...

08004080 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3b01      	subs	r3, #1
 800408c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004090:	d301      	bcc.n	8004096 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004092:	2301      	movs	r3, #1
 8004094:	e00f      	b.n	80040b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004096:	4a0a      	ldr	r2, [pc, #40]	; (80040c0 <SysTick_Config+0x40>)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	3b01      	subs	r3, #1
 800409c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800409e:	210f      	movs	r1, #15
 80040a0:	f04f 30ff 	mov.w	r0, #4294967295
 80040a4:	f7ff ff8e 	bl	8003fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040a8:	4b05      	ldr	r3, [pc, #20]	; (80040c0 <SysTick_Config+0x40>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040ae:	4b04      	ldr	r3, [pc, #16]	; (80040c0 <SysTick_Config+0x40>)
 80040b0:	2207      	movs	r2, #7
 80040b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	e000e010 	.word	0xe000e010

080040c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f7ff ff29 	bl	8003f24 <__NVIC_SetPriorityGrouping>
}
 80040d2:	bf00      	nop
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040da:	b580      	push	{r7, lr}
 80040dc:	b086      	sub	sp, #24
 80040de:	af00      	add	r7, sp, #0
 80040e0:	4603      	mov	r3, r0
 80040e2:	60b9      	str	r1, [r7, #8]
 80040e4:	607a      	str	r2, [r7, #4]
 80040e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040e8:	2300      	movs	r3, #0
 80040ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040ec:	f7ff ff3e 	bl	8003f6c <__NVIC_GetPriorityGrouping>
 80040f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	68b9      	ldr	r1, [r7, #8]
 80040f6:	6978      	ldr	r0, [r7, #20]
 80040f8:	f7ff ff8e 	bl	8004018 <NVIC_EncodePriority>
 80040fc:	4602      	mov	r2, r0
 80040fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004102:	4611      	mov	r1, r2
 8004104:	4618      	mov	r0, r3
 8004106:	f7ff ff5d 	bl	8003fc4 <__NVIC_SetPriority>
}
 800410a:	bf00      	nop
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b082      	sub	sp, #8
 8004116:	af00      	add	r7, sp, #0
 8004118:	4603      	mov	r3, r0
 800411a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800411c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004120:	4618      	mov	r0, r3
 8004122:	f7ff ff31 	bl	8003f88 <__NVIC_EnableIRQ>
}
 8004126:	bf00      	nop
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b082      	sub	sp, #8
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7ff ffa2 	bl	8004080 <SysTick_Config>
 800413c:	4603      	mov	r3, r0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e014      	b.n	8004182 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	791b      	ldrb	r3, [r3, #4]
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d105      	bne.n	800416e <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f7fe ffe5 	bl	8003138 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2202      	movs	r2, #2
 8004172:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b084      	sub	sp, #16
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
 8004192:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6819      	ldr	r1, [r3, #0]
 800419e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	fa02 f303 	lsl.w	r3, r2, r3
 80041a8:	43da      	mvns	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	400a      	ands	r2, r1
 80041b0:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6819      	ldr	r1, [r3, #0]
 80041b8:	2201      	movs	r2, #1
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	43da      	mvns	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	400a      	ands	r2, r1
 80041c8:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d107      	bne.n	80041e0 <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f000 f915 	bl	8004404 <HAL_DMA_Abort>
 80041da:	4603      	mov	r3, r0
 80041dc:	73fb      	strb	r3, [r7, #15]
 80041de:	e006      	b.n	80041ee <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 f90d 	bl	8004404 <HAL_DMA_Abort>
 80041ea:	4603      	mov	r3, r0
 80041ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 80041ee:	7bfb      	ldrb	r3, [r7, #15]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d003      	beq.n	80041fc <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2204      	movs	r2, #4
 80041f8:	711a      	strb	r2, [r3, #4]
 80041fa:	e002      	b.n	8004202 <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8004202:	7bfb      	ldrb	r3, [r7, #15]
}
 8004204:	4618      	mov	r0, r3
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800420c:	b480      	push	{r7}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]
 800421c:	2300      	movs	r3, #0
 800421e:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	795b      	ldrb	r3, [r3, #5]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d101      	bne.n	800422c <HAL_DAC_ConfigChannel+0x20>
 8004228:	2302      	movs	r3, #2
 800422a:	e036      	b.n	800429a <HAL_DAC_ConfigChannel+0x8e>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2201      	movs	r2, #1
 8004230:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2202      	movs	r2, #2
 8004236:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004240:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	fa02 f303 	lsl.w	r3, r2, r3
 800424a:	43db      	mvns	r3, r3
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	4013      	ands	r3, r2
 8004250:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	4313      	orrs	r3, r2
 800425c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	4313      	orrs	r3, r2
 800426a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6819      	ldr	r1, [r3, #0]
 800427a:	22c0      	movs	r2, #192	; 0xc0
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	43da      	mvns	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	400a      	ands	r2, r1
 800428a:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2201      	movs	r2, #1
 8004290:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	371c      	adds	r7, #28
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
	...

080042a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042b4:	f7ff fa60 	bl	8003778 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e099      	b.n	80043f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2202      	movs	r2, #2
 80042d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0201 	bic.w	r2, r2, #1
 80042e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042e4:	e00f      	b.n	8004306 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042e6:	f7ff fa47 	bl	8003778 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b05      	cmp	r3, #5
 80042f2:	d908      	bls.n	8004306 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2220      	movs	r2, #32
 80042f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2203      	movs	r2, #3
 80042fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e078      	b.n	80043f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1e8      	bne.n	80042e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800431c:	697a      	ldr	r2, [r7, #20]
 800431e:	4b38      	ldr	r3, [pc, #224]	; (8004400 <HAL_DMA_Init+0x158>)
 8004320:	4013      	ands	r3, r2
 8004322:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004332:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800433e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800434a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4313      	orrs	r3, r2
 8004356:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435c:	2b04      	cmp	r3, #4
 800435e:	d107      	bne.n	8004370 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004368:	4313      	orrs	r3, r2
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	4313      	orrs	r3, r2
 800436e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	697a      	ldr	r2, [r7, #20]
 8004376:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f023 0307 	bic.w	r3, r3, #7
 8004386:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438c:	697a      	ldr	r2, [r7, #20]
 800438e:	4313      	orrs	r3, r2
 8004390:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	2b04      	cmp	r3, #4
 8004398:	d117      	bne.n	80043ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00e      	beq.n	80043ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 fa7b 	bl	80048a8 <DMA_CheckFifoParam>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d008      	beq.n	80043ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2240      	movs	r2, #64	; 0x40
 80043bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80043c6:	2301      	movs	r3, #1
 80043c8:	e016      	b.n	80043f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	697a      	ldr	r2, [r7, #20]
 80043d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fa32 	bl	800483c <DMA_CalcBaseAndBitshift>
 80043d8:	4603      	mov	r3, r0
 80043da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e0:	223f      	movs	r2, #63	; 0x3f
 80043e2:	409a      	lsls	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	f010803f 	.word	0xf010803f

08004404 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004410:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004412:	f7ff f9b1 	bl	8003778 <HAL_GetTick>
 8004416:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800441e:	b2db      	uxtb	r3, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d008      	beq.n	8004436 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2280      	movs	r2, #128	; 0x80
 8004428:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e052      	b.n	80044dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0216 	bic.w	r2, r2, #22
 8004444:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	695a      	ldr	r2, [r3, #20]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004454:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445a:	2b00      	cmp	r3, #0
 800445c:	d103      	bne.n	8004466 <HAL_DMA_Abort+0x62>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004462:	2b00      	cmp	r3, #0
 8004464:	d007      	beq.n	8004476 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 0208 	bic.w	r2, r2, #8
 8004474:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 0201 	bic.w	r2, r2, #1
 8004484:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004486:	e013      	b.n	80044b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004488:	f7ff f976 	bl	8003778 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b05      	cmp	r3, #5
 8004494:	d90c      	bls.n	80044b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2220      	movs	r2, #32
 800449a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2203      	movs	r2, #3
 80044a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e015      	b.n	80044dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1e4      	bne.n	8004488 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c2:	223f      	movs	r2, #63	; 0x3f
 80044c4:	409a      	lsls	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d004      	beq.n	8004502 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2280      	movs	r2, #128	; 0x80
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e00c      	b.n	800451c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2205      	movs	r2, #5
 8004506:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 0201 	bic.w	r2, r2, #1
 8004518:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004530:	2300      	movs	r3, #0
 8004532:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004534:	4b92      	ldr	r3, [pc, #584]	; (8004780 <HAL_DMA_IRQHandler+0x258>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a92      	ldr	r2, [pc, #584]	; (8004784 <HAL_DMA_IRQHandler+0x25c>)
 800453a:	fba2 2303 	umull	r2, r3, r2, r3
 800453e:	0a9b      	lsrs	r3, r3, #10
 8004540:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004546:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004552:	2208      	movs	r2, #8
 8004554:	409a      	lsls	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	4013      	ands	r3, r2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d01a      	beq.n	8004594 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b00      	cmp	r3, #0
 800456a:	d013      	beq.n	8004594 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f022 0204 	bic.w	r2, r2, #4
 800457a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004580:	2208      	movs	r2, #8
 8004582:	409a      	lsls	r2, r3
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800458c:	f043 0201 	orr.w	r2, r3, #1
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004598:	2201      	movs	r2, #1
 800459a:	409a      	lsls	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4013      	ands	r3, r2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d012      	beq.n	80045ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b6:	2201      	movs	r2, #1
 80045b8:	409a      	lsls	r2, r3
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c2:	f043 0202 	orr.w	r2, r3, #2
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045ce:	2204      	movs	r2, #4
 80045d0:	409a      	lsls	r2, r3
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	4013      	ands	r3, r2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d012      	beq.n	8004600 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00b      	beq.n	8004600 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045ec:	2204      	movs	r2, #4
 80045ee:	409a      	lsls	r2, r3
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f8:	f043 0204 	orr.w	r2, r3, #4
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004604:	2210      	movs	r2, #16
 8004606:	409a      	lsls	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	4013      	ands	r3, r2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d043      	beq.n	8004698 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0308 	and.w	r3, r3, #8
 800461a:	2b00      	cmp	r3, #0
 800461c:	d03c      	beq.n	8004698 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004622:	2210      	movs	r2, #16
 8004624:	409a      	lsls	r2, r3
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d018      	beq.n	800466a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d108      	bne.n	8004658 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464a:	2b00      	cmp	r3, #0
 800464c:	d024      	beq.n	8004698 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	4798      	blx	r3
 8004656:	e01f      	b.n	8004698 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800465c:	2b00      	cmp	r3, #0
 800465e:	d01b      	beq.n	8004698 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	4798      	blx	r3
 8004668:	e016      	b.n	8004698 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004674:	2b00      	cmp	r3, #0
 8004676:	d107      	bne.n	8004688 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0208 	bic.w	r2, r2, #8
 8004686:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	2b00      	cmp	r3, #0
 800468e:	d003      	beq.n	8004698 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800469c:	2220      	movs	r2, #32
 800469e:	409a      	lsls	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4013      	ands	r3, r2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 808e 	beq.w	80047c6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0310 	and.w	r3, r3, #16
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f000 8086 	beq.w	80047c6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046be:	2220      	movs	r2, #32
 80046c0:	409a      	lsls	r2, r3
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b05      	cmp	r3, #5
 80046d0:	d136      	bne.n	8004740 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0216 	bic.w	r2, r2, #22
 80046e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	695a      	ldr	r2, [r3, #20]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d103      	bne.n	8004702 <HAL_DMA_IRQHandler+0x1da>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d007      	beq.n	8004712 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f022 0208 	bic.w	r2, r2, #8
 8004710:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004716:	223f      	movs	r2, #63	; 0x3f
 8004718:	409a      	lsls	r2, r3
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2201      	movs	r2, #1
 800472a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004732:	2b00      	cmp	r3, #0
 8004734:	d07d      	beq.n	8004832 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	4798      	blx	r3
        }
        return;
 800473e:	e078      	b.n	8004832 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d01c      	beq.n	8004788 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d108      	bne.n	800476e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004760:	2b00      	cmp	r3, #0
 8004762:	d030      	beq.n	80047c6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	4798      	blx	r3
 800476c:	e02b      	b.n	80047c6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004772:	2b00      	cmp	r3, #0
 8004774:	d027      	beq.n	80047c6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	4798      	blx	r3
 800477e:	e022      	b.n	80047c6 <HAL_DMA_IRQHandler+0x29e>
 8004780:	20000014 	.word	0x20000014
 8004784:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004792:	2b00      	cmp	r3, #0
 8004794:	d10f      	bne.n	80047b6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 0210 	bic.w	r2, r2, #16
 80047a4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d032      	beq.n	8004834 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d2:	f003 0301 	and.w	r3, r3, #1
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d022      	beq.n	8004820 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2205      	movs	r2, #5
 80047de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0201 	bic.w	r2, r2, #1
 80047f0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	3301      	adds	r3, #1
 80047f6:	60bb      	str	r3, [r7, #8]
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d307      	bcc.n	800480e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0301 	and.w	r3, r3, #1
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1f2      	bne.n	80047f2 <HAL_DMA_IRQHandler+0x2ca>
 800480c:	e000      	b.n	8004810 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800480e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004824:	2b00      	cmp	r3, #0
 8004826:	d005      	beq.n	8004834 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	4798      	blx	r3
 8004830:	e000      	b.n	8004834 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004832:	bf00      	nop
    }
  }
}
 8004834:	3718      	adds	r7, #24
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop

0800483c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	b2db      	uxtb	r3, r3
 800484a:	3b10      	subs	r3, #16
 800484c:	4a14      	ldr	r2, [pc, #80]	; (80048a0 <DMA_CalcBaseAndBitshift+0x64>)
 800484e:	fba2 2303 	umull	r2, r3, r2, r3
 8004852:	091b      	lsrs	r3, r3, #4
 8004854:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004856:	4a13      	ldr	r2, [pc, #76]	; (80048a4 <DMA_CalcBaseAndBitshift+0x68>)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	4413      	add	r3, r2
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d909      	bls.n	800487e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004872:	f023 0303 	bic.w	r3, r3, #3
 8004876:	1d1a      	adds	r2, r3, #4
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	659a      	str	r2, [r3, #88]	; 0x58
 800487c:	e007      	b.n	800488e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004886:	f023 0303 	bic.w	r3, r3, #3
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004892:	4618      	mov	r0, r3
 8004894:	3714      	adds	r7, #20
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	aaaaaaab 	.word	0xaaaaaaab
 80048a4:	08009cb0 	.word	0x08009cb0

080048a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048b0:	2300      	movs	r3, #0
 80048b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d11f      	bne.n	8004902 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2b03      	cmp	r3, #3
 80048c6:	d855      	bhi.n	8004974 <DMA_CheckFifoParam+0xcc>
 80048c8:	a201      	add	r2, pc, #4	; (adr r2, 80048d0 <DMA_CheckFifoParam+0x28>)
 80048ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ce:	bf00      	nop
 80048d0:	080048e1 	.word	0x080048e1
 80048d4:	080048f3 	.word	0x080048f3
 80048d8:	080048e1 	.word	0x080048e1
 80048dc:	08004975 	.word	0x08004975
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d045      	beq.n	8004978 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048f0:	e042      	b.n	8004978 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80048fa:	d13f      	bne.n	800497c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004900:	e03c      	b.n	800497c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800490a:	d121      	bne.n	8004950 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	2b03      	cmp	r3, #3
 8004910:	d836      	bhi.n	8004980 <DMA_CheckFifoParam+0xd8>
 8004912:	a201      	add	r2, pc, #4	; (adr r2, 8004918 <DMA_CheckFifoParam+0x70>)
 8004914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004918:	08004929 	.word	0x08004929
 800491c:	0800492f 	.word	0x0800492f
 8004920:	08004929 	.word	0x08004929
 8004924:	08004941 	.word	0x08004941
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	73fb      	strb	r3, [r7, #15]
      break;
 800492c:	e02f      	b.n	800498e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004932:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d024      	beq.n	8004984 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800493e:	e021      	b.n	8004984 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004944:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004948:	d11e      	bne.n	8004988 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800494e:	e01b      	b.n	8004988 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d902      	bls.n	800495c <DMA_CheckFifoParam+0xb4>
 8004956:	2b03      	cmp	r3, #3
 8004958:	d003      	beq.n	8004962 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800495a:	e018      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	73fb      	strb	r3, [r7, #15]
      break;
 8004960:	e015      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004966:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00e      	beq.n	800498c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	73fb      	strb	r3, [r7, #15]
      break;
 8004972:	e00b      	b.n	800498c <DMA_CheckFifoParam+0xe4>
      break;
 8004974:	bf00      	nop
 8004976:	e00a      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      break;
 8004978:	bf00      	nop
 800497a:	e008      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      break;
 800497c:	bf00      	nop
 800497e:	e006      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      break;
 8004980:	bf00      	nop
 8004982:	e004      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      break;
 8004984:	bf00      	nop
 8004986:	e002      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      break;   
 8004988:	bf00      	nop
 800498a:	e000      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      break;
 800498c:	bf00      	nop
    }
  } 
  
  return status; 
 800498e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800499c:	b480      	push	{r7}
 800499e:	b089      	sub	sp, #36	; 0x24
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049b2:	2300      	movs	r3, #0
 80049b4:	61fb      	str	r3, [r7, #28]
 80049b6:	e165      	b.n	8004c84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049b8:	2201      	movs	r2, #1
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	fa02 f303 	lsl.w	r3, r2, r3
 80049c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	4013      	ands	r3, r2
 80049ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	f040 8154 	bne.w	8004c7e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d00b      	beq.n	80049f6 <HAL_GPIO_Init+0x5a>
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d007      	beq.n	80049f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80049ea:	2b11      	cmp	r3, #17
 80049ec:	d003      	beq.n	80049f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b12      	cmp	r3, #18
 80049f4:	d130      	bne.n	8004a58 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	005b      	lsls	r3, r3, #1
 8004a00:	2203      	movs	r2, #3
 8004a02:	fa02 f303 	lsl.w	r3, r2, r3
 8004a06:	43db      	mvns	r3, r3
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	4013      	ands	r3, r2
 8004a0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	68da      	ldr	r2, [r3, #12]
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	fa02 f303 	lsl.w	r3, r2, r3
 8004a34:	43db      	mvns	r3, r3
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	4013      	ands	r3, r2
 8004a3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	091b      	lsrs	r3, r3, #4
 8004a42:	f003 0201 	and.w	r2, r3, #1
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	2203      	movs	r2, #3
 8004a64:	fa02 f303 	lsl.w	r3, r2, r3
 8004a68:	43db      	mvns	r3, r3
 8004a6a:	69ba      	ldr	r2, [r7, #24]
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	689a      	ldr	r2, [r3, #8]
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d003      	beq.n	8004a98 <HAL_GPIO_Init+0xfc>
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	2b12      	cmp	r3, #18
 8004a96:	d123      	bne.n	8004ae0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	08da      	lsrs	r2, r3, #3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	3208      	adds	r2, #8
 8004aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	220f      	movs	r2, #15
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	43db      	mvns	r3, r3
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	691a      	ldr	r2, [r3, #16]
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f003 0307 	and.w	r3, r3, #7
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	08da      	lsrs	r2, r3, #3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	3208      	adds	r2, #8
 8004ada:	69b9      	ldr	r1, [r7, #24]
 8004adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	005b      	lsls	r3, r3, #1
 8004aea:	2203      	movs	r2, #3
 8004aec:	fa02 f303 	lsl.w	r3, r2, r3
 8004af0:	43db      	mvns	r3, r3
 8004af2:	69ba      	ldr	r2, [r7, #24]
 8004af4:	4013      	ands	r3, r2
 8004af6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f003 0203 	and.w	r2, r3, #3
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	fa02 f303 	lsl.w	r3, r2, r3
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	69ba      	ldr	r2, [r7, #24]
 8004b12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 80ae 	beq.w	8004c7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b22:	2300      	movs	r3, #0
 8004b24:	60fb      	str	r3, [r7, #12]
 8004b26:	4b5c      	ldr	r3, [pc, #368]	; (8004c98 <HAL_GPIO_Init+0x2fc>)
 8004b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b2a:	4a5b      	ldr	r2, [pc, #364]	; (8004c98 <HAL_GPIO_Init+0x2fc>)
 8004b2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b30:	6453      	str	r3, [r2, #68]	; 0x44
 8004b32:	4b59      	ldr	r3, [pc, #356]	; (8004c98 <HAL_GPIO_Init+0x2fc>)
 8004b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b3a:	60fb      	str	r3, [r7, #12]
 8004b3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b3e:	4a57      	ldr	r2, [pc, #348]	; (8004c9c <HAL_GPIO_Init+0x300>)
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	089b      	lsrs	r3, r3, #2
 8004b44:	3302      	adds	r3, #2
 8004b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	f003 0303 	and.w	r3, r3, #3
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	220f      	movs	r2, #15
 8004b56:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5a:	43db      	mvns	r3, r3
 8004b5c:	69ba      	ldr	r2, [r7, #24]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a4e      	ldr	r2, [pc, #312]	; (8004ca0 <HAL_GPIO_Init+0x304>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d025      	beq.n	8004bb6 <HAL_GPIO_Init+0x21a>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a4d      	ldr	r2, [pc, #308]	; (8004ca4 <HAL_GPIO_Init+0x308>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d01f      	beq.n	8004bb2 <HAL_GPIO_Init+0x216>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a4c      	ldr	r2, [pc, #304]	; (8004ca8 <HAL_GPIO_Init+0x30c>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d019      	beq.n	8004bae <HAL_GPIO_Init+0x212>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a4b      	ldr	r2, [pc, #300]	; (8004cac <HAL_GPIO_Init+0x310>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d013      	beq.n	8004baa <HAL_GPIO_Init+0x20e>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a4a      	ldr	r2, [pc, #296]	; (8004cb0 <HAL_GPIO_Init+0x314>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d00d      	beq.n	8004ba6 <HAL_GPIO_Init+0x20a>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a49      	ldr	r2, [pc, #292]	; (8004cb4 <HAL_GPIO_Init+0x318>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d007      	beq.n	8004ba2 <HAL_GPIO_Init+0x206>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a48      	ldr	r2, [pc, #288]	; (8004cb8 <HAL_GPIO_Init+0x31c>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d101      	bne.n	8004b9e <HAL_GPIO_Init+0x202>
 8004b9a:	2306      	movs	r3, #6
 8004b9c:	e00c      	b.n	8004bb8 <HAL_GPIO_Init+0x21c>
 8004b9e:	2307      	movs	r3, #7
 8004ba0:	e00a      	b.n	8004bb8 <HAL_GPIO_Init+0x21c>
 8004ba2:	2305      	movs	r3, #5
 8004ba4:	e008      	b.n	8004bb8 <HAL_GPIO_Init+0x21c>
 8004ba6:	2304      	movs	r3, #4
 8004ba8:	e006      	b.n	8004bb8 <HAL_GPIO_Init+0x21c>
 8004baa:	2303      	movs	r3, #3
 8004bac:	e004      	b.n	8004bb8 <HAL_GPIO_Init+0x21c>
 8004bae:	2302      	movs	r3, #2
 8004bb0:	e002      	b.n	8004bb8 <HAL_GPIO_Init+0x21c>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e000      	b.n	8004bb8 <HAL_GPIO_Init+0x21c>
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	69fa      	ldr	r2, [r7, #28]
 8004bba:	f002 0203 	and.w	r2, r2, #3
 8004bbe:	0092      	lsls	r2, r2, #2
 8004bc0:	4093      	lsls	r3, r2
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bc8:	4934      	ldr	r1, [pc, #208]	; (8004c9c <HAL_GPIO_Init+0x300>)
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	089b      	lsrs	r3, r3, #2
 8004bce:	3302      	adds	r3, #2
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004bd6:	4b39      	ldr	r3, [pc, #228]	; (8004cbc <HAL_GPIO_Init+0x320>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	43db      	mvns	r3, r3
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	4013      	ands	r3, r2
 8004be4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d003      	beq.n	8004bfa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004bf2:	69ba      	ldr	r2, [r7, #24]
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bfa:	4a30      	ldr	r2, [pc, #192]	; (8004cbc <HAL_GPIO_Init+0x320>)
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004c00:	4b2e      	ldr	r3, [pc, #184]	; (8004cbc <HAL_GPIO_Init+0x320>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	43db      	mvns	r3, r3
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d003      	beq.n	8004c24 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004c1c:	69ba      	ldr	r2, [r7, #24]
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c24:	4a25      	ldr	r2, [pc, #148]	; (8004cbc <HAL_GPIO_Init+0x320>)
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c2a:	4b24      	ldr	r3, [pc, #144]	; (8004cbc <HAL_GPIO_Init+0x320>)
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	43db      	mvns	r3, r3
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	4013      	ands	r3, r2
 8004c38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004c46:	69ba      	ldr	r2, [r7, #24]
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c4e:	4a1b      	ldr	r2, [pc, #108]	; (8004cbc <HAL_GPIO_Init+0x320>)
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c54:	4b19      	ldr	r3, [pc, #100]	; (8004cbc <HAL_GPIO_Init+0x320>)
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	43db      	mvns	r3, r3
 8004c5e:	69ba      	ldr	r2, [r7, #24]
 8004c60:	4013      	ands	r3, r2
 8004c62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d003      	beq.n	8004c78 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c78:	4a10      	ldr	r2, [pc, #64]	; (8004cbc <HAL_GPIO_Init+0x320>)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	3301      	adds	r3, #1
 8004c82:	61fb      	str	r3, [r7, #28]
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	2b0f      	cmp	r3, #15
 8004c88:	f67f ae96 	bls.w	80049b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c8c:	bf00      	nop
 8004c8e:	3724      	adds	r7, #36	; 0x24
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	40013800 	.word	0x40013800
 8004ca0:	40020000 	.word	0x40020000
 8004ca4:	40020400 	.word	0x40020400
 8004ca8:	40020800 	.word	0x40020800
 8004cac:	40020c00 	.word	0x40020c00
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	40021400 	.word	0x40021400
 8004cb8:	40021800 	.word	0x40021800
 8004cbc:	40013c00 	.word	0x40013c00

08004cc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	807b      	strh	r3, [r7, #2]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cd0:	787b      	ldrb	r3, [r7, #1]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d003      	beq.n	8004cde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cd6:	887a      	ldrh	r2, [r7, #2]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004cdc:	e003      	b.n	8004ce6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004cde:	887b      	ldrh	r3, [r7, #2]
 8004ce0:	041a      	lsls	r2, r3, #16
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	619a      	str	r2, [r3, #24]
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
	...

08004cf4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004cfe:	4b08      	ldr	r3, [pc, #32]	; (8004d20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d00:	695a      	ldr	r2, [r3, #20]
 8004d02:	88fb      	ldrh	r3, [r7, #6]
 8004d04:	4013      	ands	r3, r2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d006      	beq.n	8004d18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d0a:	4a05      	ldr	r2, [pc, #20]	; (8004d20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d0c:	88fb      	ldrh	r3, [r7, #6]
 8004d0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d10:	88fb      	ldrh	r3, [r7, #6]
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 f806 	bl	8004d24 <HAL_GPIO_EXTI_Callback>
  }
}
 8004d18:	bf00      	nop
 8004d1a:	3708      	adds	r7, #8
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	40013c00 	.word	0x40013c00

08004d24 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004d2e:	bf00      	nop
 8004d30:	370c      	adds	r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
	...

08004d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d101      	bne.n	8004d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e0cc      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d50:	4b68      	ldr	r3, [pc, #416]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 030f 	and.w	r3, r3, #15
 8004d58:	683a      	ldr	r2, [r7, #0]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d90c      	bls.n	8004d78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d5e:	4b65      	ldr	r3, [pc, #404]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d60:	683a      	ldr	r2, [r7, #0]
 8004d62:	b2d2      	uxtb	r2, r2
 8004d64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d66:	4b63      	ldr	r3, [pc, #396]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 030f 	and.w	r3, r3, #15
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d001      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e0b8      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d020      	beq.n	8004dc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0304 	and.w	r3, r3, #4
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d005      	beq.n	8004d9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d90:	4b59      	ldr	r3, [pc, #356]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	4a58      	ldr	r2, [pc, #352]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0308 	and.w	r3, r3, #8
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d005      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004da8:	4b53      	ldr	r3, [pc, #332]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	4a52      	ldr	r2, [pc, #328]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004db2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004db4:	4b50      	ldr	r3, [pc, #320]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	494d      	ldr	r1, [pc, #308]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d044      	beq.n	8004e5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d107      	bne.n	8004dea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dda:	4b47      	ldr	r3, [pc, #284]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d119      	bne.n	8004e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e07f      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d003      	beq.n	8004dfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004df6:	2b03      	cmp	r3, #3
 8004df8:	d107      	bne.n	8004e0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dfa:	4b3f      	ldr	r3, [pc, #252]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d109      	bne.n	8004e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e06f      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e0a:	4b3b      	ldr	r3, [pc, #236]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e067      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e1a:	4b37      	ldr	r3, [pc, #220]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f023 0203 	bic.w	r2, r3, #3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	4934      	ldr	r1, [pc, #208]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e2c:	f7fe fca4 	bl	8003778 <HAL_GetTick>
 8004e30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e32:	e00a      	b.n	8004e4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e34:	f7fe fca0 	bl	8003778 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e04f      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e4a:	4b2b      	ldr	r3, [pc, #172]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f003 020c 	and.w	r2, r3, #12
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d1eb      	bne.n	8004e34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e5c:	4b25      	ldr	r3, [pc, #148]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 030f 	and.w	r3, r3, #15
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d20c      	bcs.n	8004e84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e6a:	4b22      	ldr	r3, [pc, #136]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	b2d2      	uxtb	r2, r2
 8004e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e72:	4b20      	ldr	r3, [pc, #128]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d001      	beq.n	8004e84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e032      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0304 	and.w	r3, r3, #4
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d008      	beq.n	8004ea2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e90:	4b19      	ldr	r3, [pc, #100]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	4916      	ldr	r1, [pc, #88]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0308 	and.w	r3, r3, #8
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d009      	beq.n	8004ec2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004eae:	4b12      	ldr	r3, [pc, #72]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	490e      	ldr	r1, [pc, #56]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ec2:	f000 f855 	bl	8004f70 <HAL_RCC_GetSysClockFreq>
 8004ec6:	4601      	mov	r1, r0
 8004ec8:	4b0b      	ldr	r3, [pc, #44]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	091b      	lsrs	r3, r3, #4
 8004ece:	f003 030f 	and.w	r3, r3, #15
 8004ed2:	4a0a      	ldr	r2, [pc, #40]	; (8004efc <HAL_RCC_ClockConfig+0x1c0>)
 8004ed4:	5cd3      	ldrb	r3, [r2, r3]
 8004ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8004eda:	4a09      	ldr	r2, [pc, #36]	; (8004f00 <HAL_RCC_ClockConfig+0x1c4>)
 8004edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ede:	4b09      	ldr	r3, [pc, #36]	; (8004f04 <HAL_RCC_ClockConfig+0x1c8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fe fc04 	bl	80036f0 <HAL_InitTick>

  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40023c00 	.word	0x40023c00
 8004ef8:	40023800 	.word	0x40023800
 8004efc:	08009c98 	.word	0x08009c98
 8004f00:	20000014 	.word	0x20000014
 8004f04:	20000018 	.word	0x20000018

08004f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f0c:	4b03      	ldr	r3, [pc, #12]	; (8004f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	20000014 	.word	0x20000014

08004f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f24:	f7ff fff0 	bl	8004f08 <HAL_RCC_GetHCLKFreq>
 8004f28:	4601      	mov	r1, r0
 8004f2a:	4b05      	ldr	r3, [pc, #20]	; (8004f40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	0a9b      	lsrs	r3, r3, #10
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	4a03      	ldr	r2, [pc, #12]	; (8004f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f36:	5cd3      	ldrb	r3, [r2, r3]
 8004f38:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	40023800 	.word	0x40023800
 8004f44:	08009ca8 	.word	0x08009ca8

08004f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f4c:	f7ff ffdc 	bl	8004f08 <HAL_RCC_GetHCLKFreq>
 8004f50:	4601      	mov	r1, r0
 8004f52:	4b05      	ldr	r3, [pc, #20]	; (8004f68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	0b5b      	lsrs	r3, r3, #13
 8004f58:	f003 0307 	and.w	r3, r3, #7
 8004f5c:	4a03      	ldr	r2, [pc, #12]	; (8004f6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f5e:	5cd3      	ldrb	r3, [r2, r3]
 8004f60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	08009ca8 	.word	0x08009ca8

08004f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f72:	b087      	sub	sp, #28
 8004f74:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004f86:	2300      	movs	r3, #0
 8004f88:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f8a:	4bc6      	ldr	r3, [pc, #792]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f003 030c 	and.w	r3, r3, #12
 8004f92:	2b0c      	cmp	r3, #12
 8004f94:	f200 817e 	bhi.w	8005294 <HAL_RCC_GetSysClockFreq+0x324>
 8004f98:	a201      	add	r2, pc, #4	; (adr r2, 8004fa0 <HAL_RCC_GetSysClockFreq+0x30>)
 8004f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f9e:	bf00      	nop
 8004fa0:	08004fd5 	.word	0x08004fd5
 8004fa4:	08005295 	.word	0x08005295
 8004fa8:	08005295 	.word	0x08005295
 8004fac:	08005295 	.word	0x08005295
 8004fb0:	08004fdb 	.word	0x08004fdb
 8004fb4:	08005295 	.word	0x08005295
 8004fb8:	08005295 	.word	0x08005295
 8004fbc:	08005295 	.word	0x08005295
 8004fc0:	08004fe1 	.word	0x08004fe1
 8004fc4:	08005295 	.word	0x08005295
 8004fc8:	08005295 	.word	0x08005295
 8004fcc:	08005295 	.word	0x08005295
 8004fd0:	0800513d 	.word	0x0800513d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fd4:	4bb4      	ldr	r3, [pc, #720]	; (80052a8 <HAL_RCC_GetSysClockFreq+0x338>)
 8004fd6:	613b      	str	r3, [r7, #16]
       break;
 8004fd8:	e15f      	b.n	800529a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fda:	4bb4      	ldr	r3, [pc, #720]	; (80052ac <HAL_RCC_GetSysClockFreq+0x33c>)
 8004fdc:	613b      	str	r3, [r7, #16]
      break;
 8004fde:	e15c      	b.n	800529a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fe0:	4bb0      	ldr	r3, [pc, #704]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fe8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fea:	4bae      	ldr	r3, [pc, #696]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d04a      	beq.n	800508c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ff6:	4bab      	ldr	r3, [pc, #684]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	099b      	lsrs	r3, r3, #6
 8004ffc:	f04f 0400 	mov.w	r4, #0
 8005000:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005004:	f04f 0200 	mov.w	r2, #0
 8005008:	ea03 0501 	and.w	r5, r3, r1
 800500c:	ea04 0602 	and.w	r6, r4, r2
 8005010:	4629      	mov	r1, r5
 8005012:	4632      	mov	r2, r6
 8005014:	f04f 0300 	mov.w	r3, #0
 8005018:	f04f 0400 	mov.w	r4, #0
 800501c:	0154      	lsls	r4, r2, #5
 800501e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005022:	014b      	lsls	r3, r1, #5
 8005024:	4619      	mov	r1, r3
 8005026:	4622      	mov	r2, r4
 8005028:	1b49      	subs	r1, r1, r5
 800502a:	eb62 0206 	sbc.w	r2, r2, r6
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	f04f 0400 	mov.w	r4, #0
 8005036:	0194      	lsls	r4, r2, #6
 8005038:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800503c:	018b      	lsls	r3, r1, #6
 800503e:	1a5b      	subs	r3, r3, r1
 8005040:	eb64 0402 	sbc.w	r4, r4, r2
 8005044:	f04f 0100 	mov.w	r1, #0
 8005048:	f04f 0200 	mov.w	r2, #0
 800504c:	00e2      	lsls	r2, r4, #3
 800504e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005052:	00d9      	lsls	r1, r3, #3
 8005054:	460b      	mov	r3, r1
 8005056:	4614      	mov	r4, r2
 8005058:	195b      	adds	r3, r3, r5
 800505a:	eb44 0406 	adc.w	r4, r4, r6
 800505e:	f04f 0100 	mov.w	r1, #0
 8005062:	f04f 0200 	mov.w	r2, #0
 8005066:	0262      	lsls	r2, r4, #9
 8005068:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800506c:	0259      	lsls	r1, r3, #9
 800506e:	460b      	mov	r3, r1
 8005070:	4614      	mov	r4, r2
 8005072:	4618      	mov	r0, r3
 8005074:	4621      	mov	r1, r4
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f04f 0400 	mov.w	r4, #0
 800507c:	461a      	mov	r2, r3
 800507e:	4623      	mov	r3, r4
 8005080:	f7fb fdd2 	bl	8000c28 <__aeabi_uldivmod>
 8005084:	4603      	mov	r3, r0
 8005086:	460c      	mov	r4, r1
 8005088:	617b      	str	r3, [r7, #20]
 800508a:	e049      	b.n	8005120 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800508c:	4b85      	ldr	r3, [pc, #532]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	099b      	lsrs	r3, r3, #6
 8005092:	f04f 0400 	mov.w	r4, #0
 8005096:	f240 11ff 	movw	r1, #511	; 0x1ff
 800509a:	f04f 0200 	mov.w	r2, #0
 800509e:	ea03 0501 	and.w	r5, r3, r1
 80050a2:	ea04 0602 	and.w	r6, r4, r2
 80050a6:	4629      	mov	r1, r5
 80050a8:	4632      	mov	r2, r6
 80050aa:	f04f 0300 	mov.w	r3, #0
 80050ae:	f04f 0400 	mov.w	r4, #0
 80050b2:	0154      	lsls	r4, r2, #5
 80050b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80050b8:	014b      	lsls	r3, r1, #5
 80050ba:	4619      	mov	r1, r3
 80050bc:	4622      	mov	r2, r4
 80050be:	1b49      	subs	r1, r1, r5
 80050c0:	eb62 0206 	sbc.w	r2, r2, r6
 80050c4:	f04f 0300 	mov.w	r3, #0
 80050c8:	f04f 0400 	mov.w	r4, #0
 80050cc:	0194      	lsls	r4, r2, #6
 80050ce:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80050d2:	018b      	lsls	r3, r1, #6
 80050d4:	1a5b      	subs	r3, r3, r1
 80050d6:	eb64 0402 	sbc.w	r4, r4, r2
 80050da:	f04f 0100 	mov.w	r1, #0
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	00e2      	lsls	r2, r4, #3
 80050e4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80050e8:	00d9      	lsls	r1, r3, #3
 80050ea:	460b      	mov	r3, r1
 80050ec:	4614      	mov	r4, r2
 80050ee:	195b      	adds	r3, r3, r5
 80050f0:	eb44 0406 	adc.w	r4, r4, r6
 80050f4:	f04f 0100 	mov.w	r1, #0
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	02a2      	lsls	r2, r4, #10
 80050fe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005102:	0299      	lsls	r1, r3, #10
 8005104:	460b      	mov	r3, r1
 8005106:	4614      	mov	r4, r2
 8005108:	4618      	mov	r0, r3
 800510a:	4621      	mov	r1, r4
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f04f 0400 	mov.w	r4, #0
 8005112:	461a      	mov	r2, r3
 8005114:	4623      	mov	r3, r4
 8005116:	f7fb fd87 	bl	8000c28 <__aeabi_uldivmod>
 800511a:	4603      	mov	r3, r0
 800511c:	460c      	mov	r4, r1
 800511e:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005120:	4b60      	ldr	r3, [pc, #384]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	0c1b      	lsrs	r3, r3, #16
 8005126:	f003 0303 	and.w	r3, r3, #3
 800512a:	3301      	adds	r3, #1
 800512c:	005b      	lsls	r3, r3, #1
 800512e:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	fbb2 f3f3 	udiv	r3, r2, r3
 8005138:	613b      	str	r3, [r7, #16]
      break;
 800513a:	e0ae      	b.n	800529a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800513c:	4b59      	ldr	r3, [pc, #356]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005144:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005146:	4b57      	ldr	r3, [pc, #348]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d04a      	beq.n	80051e8 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005152:	4b54      	ldr	r3, [pc, #336]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	099b      	lsrs	r3, r3, #6
 8005158:	f04f 0400 	mov.w	r4, #0
 800515c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005160:	f04f 0200 	mov.w	r2, #0
 8005164:	ea03 0501 	and.w	r5, r3, r1
 8005168:	ea04 0602 	and.w	r6, r4, r2
 800516c:	4629      	mov	r1, r5
 800516e:	4632      	mov	r2, r6
 8005170:	f04f 0300 	mov.w	r3, #0
 8005174:	f04f 0400 	mov.w	r4, #0
 8005178:	0154      	lsls	r4, r2, #5
 800517a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800517e:	014b      	lsls	r3, r1, #5
 8005180:	4619      	mov	r1, r3
 8005182:	4622      	mov	r2, r4
 8005184:	1b49      	subs	r1, r1, r5
 8005186:	eb62 0206 	sbc.w	r2, r2, r6
 800518a:	f04f 0300 	mov.w	r3, #0
 800518e:	f04f 0400 	mov.w	r4, #0
 8005192:	0194      	lsls	r4, r2, #6
 8005194:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005198:	018b      	lsls	r3, r1, #6
 800519a:	1a5b      	subs	r3, r3, r1
 800519c:	eb64 0402 	sbc.w	r4, r4, r2
 80051a0:	f04f 0100 	mov.w	r1, #0
 80051a4:	f04f 0200 	mov.w	r2, #0
 80051a8:	00e2      	lsls	r2, r4, #3
 80051aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80051ae:	00d9      	lsls	r1, r3, #3
 80051b0:	460b      	mov	r3, r1
 80051b2:	4614      	mov	r4, r2
 80051b4:	195b      	adds	r3, r3, r5
 80051b6:	eb44 0406 	adc.w	r4, r4, r6
 80051ba:	f04f 0100 	mov.w	r1, #0
 80051be:	f04f 0200 	mov.w	r2, #0
 80051c2:	0262      	lsls	r2, r4, #9
 80051c4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80051c8:	0259      	lsls	r1, r3, #9
 80051ca:	460b      	mov	r3, r1
 80051cc:	4614      	mov	r4, r2
 80051ce:	4618      	mov	r0, r3
 80051d0:	4621      	mov	r1, r4
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f04f 0400 	mov.w	r4, #0
 80051d8:	461a      	mov	r2, r3
 80051da:	4623      	mov	r3, r4
 80051dc:	f7fb fd24 	bl	8000c28 <__aeabi_uldivmod>
 80051e0:	4603      	mov	r3, r0
 80051e2:	460c      	mov	r4, r1
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	e049      	b.n	800527c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051e8:	4b2e      	ldr	r3, [pc, #184]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	099b      	lsrs	r3, r3, #6
 80051ee:	f04f 0400 	mov.w	r4, #0
 80051f2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80051f6:	f04f 0200 	mov.w	r2, #0
 80051fa:	ea03 0501 	and.w	r5, r3, r1
 80051fe:	ea04 0602 	and.w	r6, r4, r2
 8005202:	4629      	mov	r1, r5
 8005204:	4632      	mov	r2, r6
 8005206:	f04f 0300 	mov.w	r3, #0
 800520a:	f04f 0400 	mov.w	r4, #0
 800520e:	0154      	lsls	r4, r2, #5
 8005210:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005214:	014b      	lsls	r3, r1, #5
 8005216:	4619      	mov	r1, r3
 8005218:	4622      	mov	r2, r4
 800521a:	1b49      	subs	r1, r1, r5
 800521c:	eb62 0206 	sbc.w	r2, r2, r6
 8005220:	f04f 0300 	mov.w	r3, #0
 8005224:	f04f 0400 	mov.w	r4, #0
 8005228:	0194      	lsls	r4, r2, #6
 800522a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800522e:	018b      	lsls	r3, r1, #6
 8005230:	1a5b      	subs	r3, r3, r1
 8005232:	eb64 0402 	sbc.w	r4, r4, r2
 8005236:	f04f 0100 	mov.w	r1, #0
 800523a:	f04f 0200 	mov.w	r2, #0
 800523e:	00e2      	lsls	r2, r4, #3
 8005240:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005244:	00d9      	lsls	r1, r3, #3
 8005246:	460b      	mov	r3, r1
 8005248:	4614      	mov	r4, r2
 800524a:	195b      	adds	r3, r3, r5
 800524c:	eb44 0406 	adc.w	r4, r4, r6
 8005250:	f04f 0100 	mov.w	r1, #0
 8005254:	f04f 0200 	mov.w	r2, #0
 8005258:	02a2      	lsls	r2, r4, #10
 800525a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800525e:	0299      	lsls	r1, r3, #10
 8005260:	460b      	mov	r3, r1
 8005262:	4614      	mov	r4, r2
 8005264:	4618      	mov	r0, r3
 8005266:	4621      	mov	r1, r4
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f04f 0400 	mov.w	r4, #0
 800526e:	461a      	mov	r2, r3
 8005270:	4623      	mov	r3, r4
 8005272:	f7fb fcd9 	bl	8000c28 <__aeabi_uldivmod>
 8005276:	4603      	mov	r3, r0
 8005278:	460c      	mov	r4, r1
 800527a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800527c:	4b09      	ldr	r3, [pc, #36]	; (80052a4 <HAL_RCC_GetSysClockFreq+0x334>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	0f1b      	lsrs	r3, r3, #28
 8005282:	f003 0307 	and.w	r3, r3, #7
 8005286:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005290:	613b      	str	r3, [r7, #16]
      break;
 8005292:	e002      	b.n	800529a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005294:	4b04      	ldr	r3, [pc, #16]	; (80052a8 <HAL_RCC_GetSysClockFreq+0x338>)
 8005296:	613b      	str	r3, [r7, #16]
      break;
 8005298:	bf00      	nop
    }
  }
  return sysclockfreq;
 800529a:	693b      	ldr	r3, [r7, #16]
}
 800529c:	4618      	mov	r0, r3
 800529e:	371c      	adds	r7, #28
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052a4:	40023800 	.word	0x40023800
 80052a8:	00f42400 	.word	0x00f42400
 80052ac:	007a1200 	.word	0x007a1200

080052b0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052b8:	2300      	movs	r3, #0
 80052ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f000 8083 	beq.w	80053d0 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80052ca:	4b95      	ldr	r3, [pc, #596]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 030c 	and.w	r3, r3, #12
 80052d2:	2b04      	cmp	r3, #4
 80052d4:	d019      	beq.n	800530a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80052d6:	4b92      	ldr	r3, [pc, #584]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80052de:	2b08      	cmp	r3, #8
 80052e0:	d106      	bne.n	80052f0 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80052e2:	4b8f      	ldr	r3, [pc, #572]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052ee:	d00c      	beq.n	800530a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052f0:	4b8b      	ldr	r3, [pc, #556]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80052f8:	2b0c      	cmp	r3, #12
 80052fa:	d112      	bne.n	8005322 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052fc:	4b88      	ldr	r3, [pc, #544]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005304:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005308:	d10b      	bne.n	8005322 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800530a:	4b85      	ldr	r3, [pc, #532]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d05b      	beq.n	80053ce <HAL_RCC_OscConfig+0x11e>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d157      	bne.n	80053ce <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e216      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800532a:	d106      	bne.n	800533a <HAL_RCC_OscConfig+0x8a>
 800532c:	4b7c      	ldr	r3, [pc, #496]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a7b      	ldr	r2, [pc, #492]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005332:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005336:	6013      	str	r3, [r2, #0]
 8005338:	e01d      	b.n	8005376 <HAL_RCC_OscConfig+0xc6>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005342:	d10c      	bne.n	800535e <HAL_RCC_OscConfig+0xae>
 8005344:	4b76      	ldr	r3, [pc, #472]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a75      	ldr	r2, [pc, #468]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800534a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800534e:	6013      	str	r3, [r2, #0]
 8005350:	4b73      	ldr	r3, [pc, #460]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a72      	ldr	r2, [pc, #456]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005356:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800535a:	6013      	str	r3, [r2, #0]
 800535c:	e00b      	b.n	8005376 <HAL_RCC_OscConfig+0xc6>
 800535e:	4b70      	ldr	r3, [pc, #448]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a6f      	ldr	r2, [pc, #444]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005368:	6013      	str	r3, [r2, #0]
 800536a:	4b6d      	ldr	r3, [pc, #436]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a6c      	ldr	r2, [pc, #432]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005370:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005374:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d013      	beq.n	80053a6 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800537e:	f7fe f9fb 	bl	8003778 <HAL_GetTick>
 8005382:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005384:	e008      	b.n	8005398 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005386:	f7fe f9f7 	bl	8003778 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	2b64      	cmp	r3, #100	; 0x64
 8005392:	d901      	bls.n	8005398 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e1db      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005398:	4b61      	ldr	r3, [pc, #388]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0f0      	beq.n	8005386 <HAL_RCC_OscConfig+0xd6>
 80053a4:	e014      	b.n	80053d0 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a6:	f7fe f9e7 	bl	8003778 <HAL_GetTick>
 80053aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ac:	e008      	b.n	80053c0 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053ae:	f7fe f9e3 	bl	8003778 <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	2b64      	cmp	r3, #100	; 0x64
 80053ba:	d901      	bls.n	80053c0 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e1c7      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053c0:	4b57      	ldr	r3, [pc, #348]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1f0      	bne.n	80053ae <HAL_RCC_OscConfig+0xfe>
 80053cc:	e000      	b.n	80053d0 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053ce:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d06f      	beq.n	80054bc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80053dc:	4b50      	ldr	r3, [pc, #320]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f003 030c 	and.w	r3, r3, #12
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d017      	beq.n	8005418 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80053e8:	4b4d      	ldr	r3, [pc, #308]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80053f0:	2b08      	cmp	r3, #8
 80053f2:	d105      	bne.n	8005400 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80053f4:	4b4a      	ldr	r3, [pc, #296]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00b      	beq.n	8005418 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005400:	4b47      	ldr	r3, [pc, #284]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005408:	2b0c      	cmp	r3, #12
 800540a:	d11c      	bne.n	8005446 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800540c:	4b44      	ldr	r3, [pc, #272]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d116      	bne.n	8005446 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005418:	4b41      	ldr	r3, [pc, #260]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0302 	and.w	r3, r3, #2
 8005420:	2b00      	cmp	r3, #0
 8005422:	d005      	beq.n	8005430 <HAL_RCC_OscConfig+0x180>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d001      	beq.n	8005430 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e18f      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005430:	4b3b      	ldr	r3, [pc, #236]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	4938      	ldr	r1, [pc, #224]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005440:	4313      	orrs	r3, r2
 8005442:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005444:	e03a      	b.n	80054bc <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d020      	beq.n	8005490 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800544e:	4b35      	ldr	r3, [pc, #212]	; (8005524 <HAL_RCC_OscConfig+0x274>)
 8005450:	2201      	movs	r2, #1
 8005452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005454:	f7fe f990 	bl	8003778 <HAL_GetTick>
 8005458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800545a:	e008      	b.n	800546e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800545c:	f7fe f98c 	bl	8003778 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	2b02      	cmp	r3, #2
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e170      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800546e:	4b2c      	ldr	r3, [pc, #176]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d0f0      	beq.n	800545c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800547a:	4b29      	ldr	r3, [pc, #164]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4925      	ldr	r1, [pc, #148]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 800548a:	4313      	orrs	r3, r2
 800548c:	600b      	str	r3, [r1, #0]
 800548e:	e015      	b.n	80054bc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005490:	4b24      	ldr	r3, [pc, #144]	; (8005524 <HAL_RCC_OscConfig+0x274>)
 8005492:	2200      	movs	r2, #0
 8005494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005496:	f7fe f96f 	bl	8003778 <HAL_GetTick>
 800549a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800549c:	e008      	b.n	80054b0 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800549e:	f7fe f96b 	bl	8003778 <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d901      	bls.n	80054b0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e14f      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054b0:	4b1b      	ldr	r3, [pc, #108]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1f0      	bne.n	800549e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0308 	and.w	r3, r3, #8
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d037      	beq.n	8005538 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d016      	beq.n	80054fe <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054d0:	4b15      	ldr	r3, [pc, #84]	; (8005528 <HAL_RCC_OscConfig+0x278>)
 80054d2:	2201      	movs	r2, #1
 80054d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054d6:	f7fe f94f 	bl	8003778 <HAL_GetTick>
 80054da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054dc:	e008      	b.n	80054f0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054de:	f7fe f94b 	bl	8003778 <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	d901      	bls.n	80054f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e12f      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054f0:	4b0b      	ldr	r3, [pc, #44]	; (8005520 <HAL_RCC_OscConfig+0x270>)
 80054f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d0f0      	beq.n	80054de <HAL_RCC_OscConfig+0x22e>
 80054fc:	e01c      	b.n	8005538 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054fe:	4b0a      	ldr	r3, [pc, #40]	; (8005528 <HAL_RCC_OscConfig+0x278>)
 8005500:	2200      	movs	r2, #0
 8005502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005504:	f7fe f938 	bl	8003778 <HAL_GetTick>
 8005508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800550a:	e00f      	b.n	800552c <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800550c:	f7fe f934 	bl	8003778 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d908      	bls.n	800552c <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e118      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
 800551e:	bf00      	nop
 8005520:	40023800 	.word	0x40023800
 8005524:	42470000 	.word	0x42470000
 8005528:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800552c:	4b8a      	ldr	r3, [pc, #552]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 800552e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1e9      	bne.n	800550c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0304 	and.w	r3, r3, #4
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 8097 	beq.w	8005674 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005546:	2300      	movs	r3, #0
 8005548:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800554a:	4b83      	ldr	r3, [pc, #524]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 800554c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10f      	bne.n	8005576 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005556:	2300      	movs	r3, #0
 8005558:	60fb      	str	r3, [r7, #12]
 800555a:	4b7f      	ldr	r3, [pc, #508]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 800555c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555e:	4a7e      	ldr	r2, [pc, #504]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 8005560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005564:	6413      	str	r3, [r2, #64]	; 0x40
 8005566:	4b7c      	ldr	r3, [pc, #496]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 8005568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800556e:	60fb      	str	r3, [r7, #12]
 8005570:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005572:	2301      	movs	r3, #1
 8005574:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005576:	4b79      	ldr	r3, [pc, #484]	; (800575c <HAL_RCC_OscConfig+0x4ac>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800557e:	2b00      	cmp	r3, #0
 8005580:	d118      	bne.n	80055b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005582:	4b76      	ldr	r3, [pc, #472]	; (800575c <HAL_RCC_OscConfig+0x4ac>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a75      	ldr	r2, [pc, #468]	; (800575c <HAL_RCC_OscConfig+0x4ac>)
 8005588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800558c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800558e:	f7fe f8f3 	bl	8003778 <HAL_GetTick>
 8005592:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005594:	e008      	b.n	80055a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005596:	f7fe f8ef 	bl	8003778 <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d901      	bls.n	80055a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e0d3      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055a8:	4b6c      	ldr	r3, [pc, #432]	; (800575c <HAL_RCC_OscConfig+0x4ac>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0f0      	beq.n	8005596 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d106      	bne.n	80055ca <HAL_RCC_OscConfig+0x31a>
 80055bc:	4b66      	ldr	r3, [pc, #408]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c0:	4a65      	ldr	r2, [pc, #404]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055c2:	f043 0301 	orr.w	r3, r3, #1
 80055c6:	6713      	str	r3, [r2, #112]	; 0x70
 80055c8:	e01c      	b.n	8005604 <HAL_RCC_OscConfig+0x354>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	2b05      	cmp	r3, #5
 80055d0:	d10c      	bne.n	80055ec <HAL_RCC_OscConfig+0x33c>
 80055d2:	4b61      	ldr	r3, [pc, #388]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d6:	4a60      	ldr	r2, [pc, #384]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055d8:	f043 0304 	orr.w	r3, r3, #4
 80055dc:	6713      	str	r3, [r2, #112]	; 0x70
 80055de:	4b5e      	ldr	r3, [pc, #376]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e2:	4a5d      	ldr	r2, [pc, #372]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055e4:	f043 0301 	orr.w	r3, r3, #1
 80055e8:	6713      	str	r3, [r2, #112]	; 0x70
 80055ea:	e00b      	b.n	8005604 <HAL_RCC_OscConfig+0x354>
 80055ec:	4b5a      	ldr	r3, [pc, #360]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f0:	4a59      	ldr	r2, [pc, #356]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055f2:	f023 0301 	bic.w	r3, r3, #1
 80055f6:	6713      	str	r3, [r2, #112]	; 0x70
 80055f8:	4b57      	ldr	r3, [pc, #348]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055fc:	4a56      	ldr	r2, [pc, #344]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80055fe:	f023 0304 	bic.w	r3, r3, #4
 8005602:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d015      	beq.n	8005638 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800560c:	f7fe f8b4 	bl	8003778 <HAL_GetTick>
 8005610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005612:	e00a      	b.n	800562a <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005614:	f7fe f8b0 	bl	8003778 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005622:	4293      	cmp	r3, r2
 8005624:	d901      	bls.n	800562a <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e092      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800562a:	4b4b      	ldr	r3, [pc, #300]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 800562c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800562e:	f003 0302 	and.w	r3, r3, #2
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0ee      	beq.n	8005614 <HAL_RCC_OscConfig+0x364>
 8005636:	e014      	b.n	8005662 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005638:	f7fe f89e 	bl	8003778 <HAL_GetTick>
 800563c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800563e:	e00a      	b.n	8005656 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005640:	f7fe f89a 	bl	8003778 <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	f241 3288 	movw	r2, #5000	; 0x1388
 800564e:	4293      	cmp	r3, r2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e07c      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005656:	4b40      	ldr	r3, [pc, #256]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 8005658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1ee      	bne.n	8005640 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005662:	7dfb      	ldrb	r3, [r7, #23]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d105      	bne.n	8005674 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005668:	4b3b      	ldr	r3, [pc, #236]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 800566a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800566c:	4a3a      	ldr	r2, [pc, #232]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 800566e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005672:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	699b      	ldr	r3, [r3, #24]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d068      	beq.n	800574e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800567c:	4b36      	ldr	r3, [pc, #216]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f003 030c 	and.w	r3, r3, #12
 8005684:	2b08      	cmp	r3, #8
 8005686:	d060      	beq.n	800574a <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	2b02      	cmp	r3, #2
 800568e:	d145      	bne.n	800571c <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005690:	4b33      	ldr	r3, [pc, #204]	; (8005760 <HAL_RCC_OscConfig+0x4b0>)
 8005692:	2200      	movs	r2, #0
 8005694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005696:	f7fe f86f 	bl	8003778 <HAL_GetTick>
 800569a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800569c:	e008      	b.n	80056b0 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800569e:	f7fe f86b 	bl	8003778 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d901      	bls.n	80056b0 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e04f      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056b0:	4b29      	ldr	r3, [pc, #164]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1f0      	bne.n	800569e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	69da      	ldr	r2, [r3, #28]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	019b      	lsls	r3, r3, #6
 80056cc:	431a      	orrs	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d2:	085b      	lsrs	r3, r3, #1
 80056d4:	3b01      	subs	r3, #1
 80056d6:	041b      	lsls	r3, r3, #16
 80056d8:	431a      	orrs	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056de:	061b      	lsls	r3, r3, #24
 80056e0:	431a      	orrs	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e6:	071b      	lsls	r3, r3, #28
 80056e8:	491b      	ldr	r1, [pc, #108]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056ee:	4b1c      	ldr	r3, [pc, #112]	; (8005760 <HAL_RCC_OscConfig+0x4b0>)
 80056f0:	2201      	movs	r2, #1
 80056f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f4:	f7fe f840 	bl	8003778 <HAL_GetTick>
 80056f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056fc:	f7fe f83c 	bl	8003778 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e020      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800570e:	4b12      	ldr	r3, [pc, #72]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d0f0      	beq.n	80056fc <HAL_RCC_OscConfig+0x44c>
 800571a:	e018      	b.n	800574e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800571c:	4b10      	ldr	r3, [pc, #64]	; (8005760 <HAL_RCC_OscConfig+0x4b0>)
 800571e:	2200      	movs	r2, #0
 8005720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005722:	f7fe f829 	bl	8003778 <HAL_GetTick>
 8005726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005728:	e008      	b.n	800573c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800572a:	f7fe f825 	bl	8003778 <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	2b02      	cmp	r3, #2
 8005736:	d901      	bls.n	800573c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e009      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800573c:	4b06      	ldr	r3, [pc, #24]	; (8005758 <HAL_RCC_OscConfig+0x4a8>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1f0      	bne.n	800572a <HAL_RCC_OscConfig+0x47a>
 8005748:	e001      	b.n	800574e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e000      	b.n	8005750 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3718      	adds	r7, #24
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}
 8005758:	40023800 	.word	0x40023800
 800575c:	40007000 	.word	0x40007000
 8005760:	42470060 	.word	0x42470060

08005764 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e01d      	b.n	80057b2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d106      	bne.n	8005790 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7fd fd4c 	bl	8003228 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2202      	movs	r2, #2
 8005794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	3304      	adds	r3, #4
 80057a0:	4619      	mov	r1, r3
 80057a2:	4610      	mov	r0, r2
 80057a4:	f000 fcc2 	bl	800612c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3708      	adds	r7, #8
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b085      	sub	sp, #20
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2202      	movs	r2, #2
 80057c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 0307 	and.w	r3, r3, #7
 80057d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2b06      	cmp	r3, #6
 80057da:	d007      	beq.n	80057ec <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f042 0201 	orr.w	r2, r2, #1
 80057ea:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80057f4:	2300      	movs	r3, #0
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005802:	b480      	push	{r7}
 8005804:	b083      	sub	sp, #12
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2202      	movs	r2, #2
 800580e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6a1a      	ldr	r2, [r3, #32]
 8005818:	f241 1311 	movw	r3, #4369	; 0x1111
 800581c:	4013      	ands	r3, r2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10f      	bne.n	8005842 <HAL_TIM_Base_Stop+0x40>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	6a1a      	ldr	r2, [r3, #32]
 8005828:	f240 4344 	movw	r3, #1092	; 0x444
 800582c:	4013      	ands	r3, r2
 800582e:	2b00      	cmp	r3, #0
 8005830:	d107      	bne.n	8005842 <HAL_TIM_Base_Stop+0x40>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0201 	bic.w	r2, r2, #1
 8005840:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2201      	movs	r2, #1
 8005846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d101      	bne.n	800586a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e01d      	b.n	80058a6 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	d106      	bne.n	8005884 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f815 	bl	80058ae <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2202      	movs	r2, #2
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	3304      	adds	r3, #4
 8005894:	4619      	mov	r1, r3
 8005896:	4610      	mov	r0, r2
 8005898:	f000 fc48 	bl	800612c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3708      	adds	r7, #8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80058ae:	b480      	push	{r7}
 80058b0:	b083      	sub	sp, #12
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80058b6:	bf00      	nop
 80058b8:	370c      	adds	r7, #12
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
	...

080058c4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b0c      	cmp	r3, #12
 80058d2:	d841      	bhi.n	8005958 <HAL_TIM_OC_Start_IT+0x94>
 80058d4:	a201      	add	r2, pc, #4	; (adr r2, 80058dc <HAL_TIM_OC_Start_IT+0x18>)
 80058d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058da:	bf00      	nop
 80058dc:	08005911 	.word	0x08005911
 80058e0:	08005959 	.word	0x08005959
 80058e4:	08005959 	.word	0x08005959
 80058e8:	08005959 	.word	0x08005959
 80058ec:	08005923 	.word	0x08005923
 80058f0:	08005959 	.word	0x08005959
 80058f4:	08005959 	.word	0x08005959
 80058f8:	08005959 	.word	0x08005959
 80058fc:	08005935 	.word	0x08005935
 8005900:	08005959 	.word	0x08005959
 8005904:	08005959 	.word	0x08005959
 8005908:	08005959 	.word	0x08005959
 800590c:	08005947 	.word	0x08005947
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68da      	ldr	r2, [r3, #12]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0202 	orr.w	r2, r2, #2
 800591e:	60da      	str	r2, [r3, #12]
      break;
 8005920:	e01b      	b.n	800595a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68da      	ldr	r2, [r3, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f042 0204 	orr.w	r2, r2, #4
 8005930:	60da      	str	r2, [r3, #12]
      break;
 8005932:	e012      	b.n	800595a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	68da      	ldr	r2, [r3, #12]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f042 0208 	orr.w	r2, r2, #8
 8005942:	60da      	str	r2, [r3, #12]
      break;
 8005944:	e009      	b.n	800595a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68da      	ldr	r2, [r3, #12]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f042 0210 	orr.w	r2, r2, #16
 8005954:	60da      	str	r2, [r3, #12]
      break;
 8005956:	e000      	b.n	800595a <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8005958:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2201      	movs	r2, #1
 8005960:	6839      	ldr	r1, [r7, #0]
 8005962:	4618      	mov	r0, r3
 8005964:	f000 fecc 	bl	8006700 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a15      	ldr	r2, [pc, #84]	; (80059c4 <HAL_TIM_OC_Start_IT+0x100>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d004      	beq.n	800597c <HAL_TIM_OC_Start_IT+0xb8>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a14      	ldr	r2, [pc, #80]	; (80059c8 <HAL_TIM_OC_Start_IT+0x104>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d101      	bne.n	8005980 <HAL_TIM_OC_Start_IT+0xbc>
 800597c:	2301      	movs	r3, #1
 800597e:	e000      	b.n	8005982 <HAL_TIM_OC_Start_IT+0xbe>
 8005980:	2300      	movs	r3, #0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d007      	beq.n	8005996 <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005994:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	f003 0307 	and.w	r3, r3, #7
 80059a0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2b06      	cmp	r3, #6
 80059a6:	d007      	beq.n	80059b8 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0201 	orr.w	r2, r2, #1
 80059b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	40010000 	.word	0x40010000
 80059c8:	40010400 	.word	0x40010400

080059cc <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b082      	sub	sp, #8
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b0c      	cmp	r3, #12
 80059da:	d841      	bhi.n	8005a60 <HAL_TIM_OC_Stop_IT+0x94>
 80059dc:	a201      	add	r2, pc, #4	; (adr r2, 80059e4 <HAL_TIM_OC_Stop_IT+0x18>)
 80059de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e2:	bf00      	nop
 80059e4:	08005a19 	.word	0x08005a19
 80059e8:	08005a61 	.word	0x08005a61
 80059ec:	08005a61 	.word	0x08005a61
 80059f0:	08005a61 	.word	0x08005a61
 80059f4:	08005a2b 	.word	0x08005a2b
 80059f8:	08005a61 	.word	0x08005a61
 80059fc:	08005a61 	.word	0x08005a61
 8005a00:	08005a61 	.word	0x08005a61
 8005a04:	08005a3d 	.word	0x08005a3d
 8005a08:	08005a61 	.word	0x08005a61
 8005a0c:	08005a61 	.word	0x08005a61
 8005a10:	08005a61 	.word	0x08005a61
 8005a14:	08005a4f 	.word	0x08005a4f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0202 	bic.w	r2, r2, #2
 8005a26:	60da      	str	r2, [r3, #12]
      break;
 8005a28:	e01b      	b.n	8005a62 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68da      	ldr	r2, [r3, #12]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f022 0204 	bic.w	r2, r2, #4
 8005a38:	60da      	str	r2, [r3, #12]
      break;
 8005a3a:	e012      	b.n	8005a62 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0208 	bic.w	r2, r2, #8
 8005a4a:	60da      	str	r2, [r3, #12]
      break;
 8005a4c:	e009      	b.n	8005a62 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68da      	ldr	r2, [r3, #12]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f022 0210 	bic.w	r2, r2, #16
 8005a5c:	60da      	str	r2, [r3, #12]
      break;
 8005a5e:	e000      	b.n	8005a62 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8005a60:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2200      	movs	r2, #0
 8005a68:	6839      	ldr	r1, [r7, #0]
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f000 fe48 	bl	8006700 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a20      	ldr	r2, [pc, #128]	; (8005af8 <HAL_TIM_OC_Stop_IT+0x12c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d004      	beq.n	8005a84 <HAL_TIM_OC_Stop_IT+0xb8>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a1f      	ldr	r2, [pc, #124]	; (8005afc <HAL_TIM_OC_Stop_IT+0x130>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d101      	bne.n	8005a88 <HAL_TIM_OC_Stop_IT+0xbc>
 8005a84:	2301      	movs	r3, #1
 8005a86:	e000      	b.n	8005a8a <HAL_TIM_OC_Stop_IT+0xbe>
 8005a88:	2300      	movs	r3, #0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d017      	beq.n	8005abe <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6a1a      	ldr	r2, [r3, #32]
 8005a94:	f241 1311 	movw	r3, #4369	; 0x1111
 8005a98:	4013      	ands	r3, r2
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10f      	bne.n	8005abe <HAL_TIM_OC_Stop_IT+0xf2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6a1a      	ldr	r2, [r3, #32]
 8005aa4:	f240 4344 	movw	r3, #1092	; 0x444
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d107      	bne.n	8005abe <HAL_TIM_OC_Stop_IT+0xf2>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005abc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	6a1a      	ldr	r2, [r3, #32]
 8005ac4:	f241 1311 	movw	r3, #4369	; 0x1111
 8005ac8:	4013      	ands	r3, r2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10f      	bne.n	8005aee <HAL_TIM_OC_Stop_IT+0x122>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6a1a      	ldr	r2, [r3, #32]
 8005ad4:	f240 4344 	movw	r3, #1092	; 0x444
 8005ad8:	4013      	ands	r3, r2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d107      	bne.n	8005aee <HAL_TIM_OC_Stop_IT+0x122>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 0201 	bic.w	r2, r2, #1
 8005aec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3708      	adds	r7, #8
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	40010000 	.word	0x40010000
 8005afc:	40010400 	.word	0x40010400

08005b00 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b0c      	cmp	r3, #12
 8005b0e:	d841      	bhi.n	8005b94 <HAL_TIM_IC_Start_IT+0x94>
 8005b10:	a201      	add	r2, pc, #4	; (adr r2, 8005b18 <HAL_TIM_IC_Start_IT+0x18>)
 8005b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b16:	bf00      	nop
 8005b18:	08005b4d 	.word	0x08005b4d
 8005b1c:	08005b95 	.word	0x08005b95
 8005b20:	08005b95 	.word	0x08005b95
 8005b24:	08005b95 	.word	0x08005b95
 8005b28:	08005b5f 	.word	0x08005b5f
 8005b2c:	08005b95 	.word	0x08005b95
 8005b30:	08005b95 	.word	0x08005b95
 8005b34:	08005b95 	.word	0x08005b95
 8005b38:	08005b71 	.word	0x08005b71
 8005b3c:	08005b95 	.word	0x08005b95
 8005b40:	08005b95 	.word	0x08005b95
 8005b44:	08005b95 	.word	0x08005b95
 8005b48:	08005b83 	.word	0x08005b83
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f042 0202 	orr.w	r2, r2, #2
 8005b5a:	60da      	str	r2, [r3, #12]
      break;
 8005b5c:	e01b      	b.n	8005b96 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68da      	ldr	r2, [r3, #12]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f042 0204 	orr.w	r2, r2, #4
 8005b6c:	60da      	str	r2, [r3, #12]
      break;
 8005b6e:	e012      	b.n	8005b96 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68da      	ldr	r2, [r3, #12]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f042 0208 	orr.w	r2, r2, #8
 8005b7e:	60da      	str	r2, [r3, #12]
      break;
 8005b80:	e009      	b.n	8005b96 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68da      	ldr	r2, [r3, #12]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f042 0210 	orr.w	r2, r2, #16
 8005b90:	60da      	str	r2, [r3, #12]
      break;
 8005b92:	e000      	b.n	8005b96 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8005b94:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	6839      	ldr	r1, [r7, #0]
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f000 fdae 	bl	8006700 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 0307 	and.w	r3, r3, #7
 8005bae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2b06      	cmp	r3, #6
 8005bb4:	d007      	beq.n	8005bc6 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f042 0201 	orr.w	r2, r2, #1
 8005bc4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	2b0c      	cmp	r3, #12
 8005bde:	d841      	bhi.n	8005c64 <HAL_TIM_IC_Stop_IT+0x94>
 8005be0:	a201      	add	r2, pc, #4	; (adr r2, 8005be8 <HAL_TIM_IC_Stop_IT+0x18>)
 8005be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be6:	bf00      	nop
 8005be8:	08005c1d 	.word	0x08005c1d
 8005bec:	08005c65 	.word	0x08005c65
 8005bf0:	08005c65 	.word	0x08005c65
 8005bf4:	08005c65 	.word	0x08005c65
 8005bf8:	08005c2f 	.word	0x08005c2f
 8005bfc:	08005c65 	.word	0x08005c65
 8005c00:	08005c65 	.word	0x08005c65
 8005c04:	08005c65 	.word	0x08005c65
 8005c08:	08005c41 	.word	0x08005c41
 8005c0c:	08005c65 	.word	0x08005c65
 8005c10:	08005c65 	.word	0x08005c65
 8005c14:	08005c65 	.word	0x08005c65
 8005c18:	08005c53 	.word	0x08005c53
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68da      	ldr	r2, [r3, #12]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 0202 	bic.w	r2, r2, #2
 8005c2a:	60da      	str	r2, [r3, #12]
      break;
 8005c2c:	e01b      	b.n	8005c66 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68da      	ldr	r2, [r3, #12]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f022 0204 	bic.w	r2, r2, #4
 8005c3c:	60da      	str	r2, [r3, #12]
      break;
 8005c3e:	e012      	b.n	8005c66 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68da      	ldr	r2, [r3, #12]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f022 0208 	bic.w	r2, r2, #8
 8005c4e:	60da      	str	r2, [r3, #12]
      break;
 8005c50:	e009      	b.n	8005c66 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68da      	ldr	r2, [r3, #12]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0210 	bic.w	r2, r2, #16
 8005c60:	60da      	str	r2, [r3, #12]
      break;
 8005c62:	e000      	b.n	8005c66 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 8005c64:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	6839      	ldr	r1, [r7, #0]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f000 fd46 	bl	8006700 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6a1a      	ldr	r2, [r3, #32]
 8005c7a:	f241 1311 	movw	r3, #4369	; 0x1111
 8005c7e:	4013      	ands	r3, r2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10f      	bne.n	8005ca4 <HAL_TIM_IC_Stop_IT+0xd4>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	6a1a      	ldr	r2, [r3, #32]
 8005c8a:	f240 4344 	movw	r3, #1092	; 0x444
 8005c8e:	4013      	ands	r3, r2
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d107      	bne.n	8005ca4 <HAL_TIM_IC_Stop_IT+0xd4>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0201 	bic.w	r2, r2, #1
 8005ca2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop

08005cb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d122      	bne.n	8005d0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	f003 0302 	and.w	r3, r3, #2
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d11b      	bne.n	8005d0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f06f 0202 	mvn.w	r2, #2
 8005cdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	699b      	ldr	r3, [r3, #24]
 8005cea:	f003 0303 	and.w	r3, r3, #3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f9fb 	bl	80060ee <HAL_TIM_IC_CaptureCallback>
 8005cf8:	e005      	b.n	8005d06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7fd f8ec 	bl	8002ed8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f9fe 	bl	8006102 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f003 0304 	and.w	r3, r3, #4
 8005d16:	2b04      	cmp	r3, #4
 8005d18:	d122      	bne.n	8005d60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f003 0304 	and.w	r3, r3, #4
 8005d24:	2b04      	cmp	r3, #4
 8005d26:	d11b      	bne.n	8005d60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f06f 0204 	mvn.w	r2, #4
 8005d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2202      	movs	r2, #2
 8005d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f9d1 	bl	80060ee <HAL_TIM_IC_CaptureCallback>
 8005d4c:	e005      	b.n	8005d5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f7fd f8c2 	bl	8002ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 f9d4 	bl	8006102 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	f003 0308 	and.w	r3, r3, #8
 8005d6a:	2b08      	cmp	r3, #8
 8005d6c:	d122      	bne.n	8005db4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	f003 0308 	and.w	r3, r3, #8
 8005d78:	2b08      	cmp	r3, #8
 8005d7a:	d11b      	bne.n	8005db4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f06f 0208 	mvn.w	r2, #8
 8005d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2204      	movs	r2, #4
 8005d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	69db      	ldr	r3, [r3, #28]
 8005d92:	f003 0303 	and.w	r3, r3, #3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d003      	beq.n	8005da2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 f9a7 	bl	80060ee <HAL_TIM_IC_CaptureCallback>
 8005da0:	e005      	b.n	8005dae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7fd f898 	bl	8002ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f000 f9aa 	bl	8006102 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	f003 0310 	and.w	r3, r3, #16
 8005dbe:	2b10      	cmp	r3, #16
 8005dc0:	d122      	bne.n	8005e08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	f003 0310 	and.w	r3, r3, #16
 8005dcc:	2b10      	cmp	r3, #16
 8005dce:	d11b      	bne.n	8005e08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f06f 0210 	mvn.w	r2, #16
 8005dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2208      	movs	r2, #8
 8005dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d003      	beq.n	8005df6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 f97d 	bl	80060ee <HAL_TIM_IC_CaptureCallback>
 8005df4:	e005      	b.n	8005e02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f7fd f86e 	bl	8002ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 f980 	bl	8006102 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d10e      	bne.n	8005e34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d107      	bne.n	8005e34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f06f 0201 	mvn.w	r2, #1
 8005e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f7fd f87a 	bl	8002f28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e3e:	2b80      	cmp	r3, #128	; 0x80
 8005e40:	d10e      	bne.n	8005e60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e4c:	2b80      	cmp	r3, #128	; 0x80
 8005e4e:	d107      	bne.n	8005e60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 fcfc 	bl	8006858 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e6a:	2b40      	cmp	r3, #64	; 0x40
 8005e6c:	d10e      	bne.n	8005e8c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e78:	2b40      	cmp	r3, #64	; 0x40
 8005e7a:	d107      	bne.n	8005e8c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f945 	bl	8006116 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	f003 0320 	and.w	r3, r3, #32
 8005e96:	2b20      	cmp	r3, #32
 8005e98:	d10e      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	f003 0320 	and.w	r3, r3, #32
 8005ea4:	2b20      	cmp	r3, #32
 8005ea6:	d107      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f06f 0220 	mvn.w	r2, #32
 8005eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fcc6 	bl	8006844 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005eb8:	bf00      	nop
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d101      	bne.n	8005eda <HAL_TIM_OC_ConfigChannel+0x1a>
 8005ed6:	2302      	movs	r3, #2
 8005ed8:	e04e      	b.n	8005f78 <HAL_TIM_OC_ConfigChannel+0xb8>
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2b0c      	cmp	r3, #12
 8005eee:	d839      	bhi.n	8005f64 <HAL_TIM_OC_ConfigChannel+0xa4>
 8005ef0:	a201      	add	r2, pc, #4	; (adr r2, 8005ef8 <HAL_TIM_OC_ConfigChannel+0x38>)
 8005ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef6:	bf00      	nop
 8005ef8:	08005f2d 	.word	0x08005f2d
 8005efc:	08005f65 	.word	0x08005f65
 8005f00:	08005f65 	.word	0x08005f65
 8005f04:	08005f65 	.word	0x08005f65
 8005f08:	08005f3b 	.word	0x08005f3b
 8005f0c:	08005f65 	.word	0x08005f65
 8005f10:	08005f65 	.word	0x08005f65
 8005f14:	08005f65 	.word	0x08005f65
 8005f18:	08005f49 	.word	0x08005f49
 8005f1c:	08005f65 	.word	0x08005f65
 8005f20:	08005f65 	.word	0x08005f65
 8005f24:	08005f65 	.word	0x08005f65
 8005f28:	08005f57 	.word	0x08005f57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68b9      	ldr	r1, [r7, #8]
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 f99a 	bl	800626c <TIM_OC1_SetConfig>
      break;
 8005f38:	e015      	b.n	8005f66 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68b9      	ldr	r1, [r7, #8]
 8005f40:	4618      	mov	r0, r3
 8005f42:	f000 fa03 	bl	800634c <TIM_OC2_SetConfig>
      break;
 8005f46:	e00e      	b.n	8005f66 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68b9      	ldr	r1, [r7, #8]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f000 fa72 	bl	8006438 <TIM_OC3_SetConfig>
      break;
 8005f54:	e007      	b.n	8005f66 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68b9      	ldr	r1, [r7, #8]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f000 fadf 	bl	8006520 <TIM_OC4_SetConfig>
      break;
 8005f62:	e000      	b.n	8005f66 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8005f64:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d101      	bne.n	8005f98 <HAL_TIM_ConfigClockSource+0x18>
 8005f94:	2302      	movs	r3, #2
 8005f96:	e0a6      	b.n	80060e6 <HAL_TIM_ConfigClockSource+0x166>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005fb6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fbe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	2b40      	cmp	r3, #64	; 0x40
 8005fce:	d067      	beq.n	80060a0 <HAL_TIM_ConfigClockSource+0x120>
 8005fd0:	2b40      	cmp	r3, #64	; 0x40
 8005fd2:	d80b      	bhi.n	8005fec <HAL_TIM_ConfigClockSource+0x6c>
 8005fd4:	2b10      	cmp	r3, #16
 8005fd6:	d073      	beq.n	80060c0 <HAL_TIM_ConfigClockSource+0x140>
 8005fd8:	2b10      	cmp	r3, #16
 8005fda:	d802      	bhi.n	8005fe2 <HAL_TIM_ConfigClockSource+0x62>
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d06f      	beq.n	80060c0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005fe0:	e078      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005fe2:	2b20      	cmp	r3, #32
 8005fe4:	d06c      	beq.n	80060c0 <HAL_TIM_ConfigClockSource+0x140>
 8005fe6:	2b30      	cmp	r3, #48	; 0x30
 8005fe8:	d06a      	beq.n	80060c0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005fea:	e073      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005fec:	2b70      	cmp	r3, #112	; 0x70
 8005fee:	d00d      	beq.n	800600c <HAL_TIM_ConfigClockSource+0x8c>
 8005ff0:	2b70      	cmp	r3, #112	; 0x70
 8005ff2:	d804      	bhi.n	8005ffe <HAL_TIM_ConfigClockSource+0x7e>
 8005ff4:	2b50      	cmp	r3, #80	; 0x50
 8005ff6:	d033      	beq.n	8006060 <HAL_TIM_ConfigClockSource+0xe0>
 8005ff8:	2b60      	cmp	r3, #96	; 0x60
 8005ffa:	d041      	beq.n	8006080 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005ffc:	e06a      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006002:	d066      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0x152>
 8006004:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006008:	d017      	beq.n	800603a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800600a:	e063      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6818      	ldr	r0, [r3, #0]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	6899      	ldr	r1, [r3, #8]
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	f000 fb50 	bl	80066c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800602e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	609a      	str	r2, [r3, #8]
      break;
 8006038:	e04c      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	6899      	ldr	r1, [r3, #8]
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	f000 fb39 	bl	80066c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800605c:	609a      	str	r2, [r3, #8]
      break;
 800605e:	e039      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6818      	ldr	r0, [r3, #0]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	6859      	ldr	r1, [r3, #4]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	461a      	mov	r2, r3
 800606e:	f000 faad 	bl	80065cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2150      	movs	r1, #80	; 0x50
 8006078:	4618      	mov	r0, r3
 800607a:	f000 fb06 	bl	800668a <TIM_ITRx_SetConfig>
      break;
 800607e:	e029      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6818      	ldr	r0, [r3, #0]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	6859      	ldr	r1, [r3, #4]
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	461a      	mov	r2, r3
 800608e:	f000 facc 	bl	800662a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2160      	movs	r1, #96	; 0x60
 8006098:	4618      	mov	r0, r3
 800609a:	f000 faf6 	bl	800668a <TIM_ITRx_SetConfig>
      break;
 800609e:	e019      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6818      	ldr	r0, [r3, #0]
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	6859      	ldr	r1, [r3, #4]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	461a      	mov	r2, r3
 80060ae:	f000 fa8d 	bl	80065cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2140      	movs	r1, #64	; 0x40
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 fae6 	bl	800668a <TIM_ITRx_SetConfig>
      break;
 80060be:	e009      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4619      	mov	r1, r3
 80060ca:	4610      	mov	r0, r2
 80060cc:	f000 fadd 	bl	800668a <TIM_ITRx_SetConfig>
      break;
 80060d0:	e000      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80060d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060ee:	b480      	push	{r7}
 80060f0:	b083      	sub	sp, #12
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr

08006102 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006102:	b480      	push	{r7}
 8006104:	b083      	sub	sp, #12
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800610a:	bf00      	nop
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800611e:	bf00      	nop
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
	...

0800612c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a40      	ldr	r2, [pc, #256]	; (8006240 <TIM_Base_SetConfig+0x114>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d013      	beq.n	800616c <TIM_Base_SetConfig+0x40>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800614a:	d00f      	beq.n	800616c <TIM_Base_SetConfig+0x40>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a3d      	ldr	r2, [pc, #244]	; (8006244 <TIM_Base_SetConfig+0x118>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d00b      	beq.n	800616c <TIM_Base_SetConfig+0x40>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a3c      	ldr	r2, [pc, #240]	; (8006248 <TIM_Base_SetConfig+0x11c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d007      	beq.n	800616c <TIM_Base_SetConfig+0x40>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a3b      	ldr	r2, [pc, #236]	; (800624c <TIM_Base_SetConfig+0x120>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d003      	beq.n	800616c <TIM_Base_SetConfig+0x40>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a3a      	ldr	r2, [pc, #232]	; (8006250 <TIM_Base_SetConfig+0x124>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d108      	bne.n	800617e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006172:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	4313      	orrs	r3, r2
 800617c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a2f      	ldr	r2, [pc, #188]	; (8006240 <TIM_Base_SetConfig+0x114>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d02b      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800618c:	d027      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a2c      	ldr	r2, [pc, #176]	; (8006244 <TIM_Base_SetConfig+0x118>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d023      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a2b      	ldr	r2, [pc, #172]	; (8006248 <TIM_Base_SetConfig+0x11c>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d01f      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a2a      	ldr	r2, [pc, #168]	; (800624c <TIM_Base_SetConfig+0x120>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d01b      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a29      	ldr	r2, [pc, #164]	; (8006250 <TIM_Base_SetConfig+0x124>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d017      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a28      	ldr	r2, [pc, #160]	; (8006254 <TIM_Base_SetConfig+0x128>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d013      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a27      	ldr	r2, [pc, #156]	; (8006258 <TIM_Base_SetConfig+0x12c>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d00f      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a26      	ldr	r2, [pc, #152]	; (800625c <TIM_Base_SetConfig+0x130>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d00b      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a25      	ldr	r2, [pc, #148]	; (8006260 <TIM_Base_SetConfig+0x134>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d007      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a24      	ldr	r2, [pc, #144]	; (8006264 <TIM_Base_SetConfig+0x138>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d003      	beq.n	80061de <TIM_Base_SetConfig+0xb2>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a23      	ldr	r2, [pc, #140]	; (8006268 <TIM_Base_SetConfig+0x13c>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d108      	bne.n	80061f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	689a      	ldr	r2, [r3, #8]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a0a      	ldr	r2, [pc, #40]	; (8006240 <TIM_Base_SetConfig+0x114>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d003      	beq.n	8006224 <TIM_Base_SetConfig+0xf8>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a0c      	ldr	r2, [pc, #48]	; (8006250 <TIM_Base_SetConfig+0x124>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d103      	bne.n	800622c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	691a      	ldr	r2, [r3, #16]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	615a      	str	r2, [r3, #20]
}
 8006232:	bf00      	nop
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	40010000 	.word	0x40010000
 8006244:	40000400 	.word	0x40000400
 8006248:	40000800 	.word	0x40000800
 800624c:	40000c00 	.word	0x40000c00
 8006250:	40010400 	.word	0x40010400
 8006254:	40014000 	.word	0x40014000
 8006258:	40014400 	.word	0x40014400
 800625c:	40014800 	.word	0x40014800
 8006260:	40001800 	.word	0x40001800
 8006264:	40001c00 	.word	0x40001c00
 8006268:	40002000 	.word	0x40002000

0800626c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	f023 0201 	bic.w	r2, r3, #1
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a1b      	ldr	r3, [r3, #32]
 8006286:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800629a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f023 0303 	bic.w	r3, r3, #3
 80062a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f023 0302 	bic.w	r3, r3, #2
 80062b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	4313      	orrs	r3, r2
 80062be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a20      	ldr	r2, [pc, #128]	; (8006344 <TIM_OC1_SetConfig+0xd8>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d003      	beq.n	80062d0 <TIM_OC1_SetConfig+0x64>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a1f      	ldr	r2, [pc, #124]	; (8006348 <TIM_OC1_SetConfig+0xdc>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d10c      	bne.n	80062ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f023 0308 	bic.w	r3, r3, #8
 80062d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	4313      	orrs	r3, r2
 80062e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	f023 0304 	bic.w	r3, r3, #4
 80062e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a15      	ldr	r2, [pc, #84]	; (8006344 <TIM_OC1_SetConfig+0xd8>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d003      	beq.n	80062fa <TIM_OC1_SetConfig+0x8e>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a14      	ldr	r2, [pc, #80]	; (8006348 <TIM_OC1_SetConfig+0xdc>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d111      	bne.n	800631e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	4313      	orrs	r3, r2
 8006312:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	4313      	orrs	r3, r2
 800631c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	685a      	ldr	r2, [r3, #4]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	621a      	str	r2, [r3, #32]
}
 8006338:	bf00      	nop
 800633a:	371c      	adds	r7, #28
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	40010000 	.word	0x40010000
 8006348:	40010400 	.word	0x40010400

0800634c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	f023 0210 	bic.w	r2, r3, #16
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800637a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006382:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	021b      	lsls	r3, r3, #8
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	4313      	orrs	r3, r2
 800638e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	f023 0320 	bic.w	r3, r3, #32
 8006396:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	011b      	lsls	r3, r3, #4
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a22      	ldr	r2, [pc, #136]	; (8006430 <TIM_OC2_SetConfig+0xe4>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d003      	beq.n	80063b4 <TIM_OC2_SetConfig+0x68>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a21      	ldr	r2, [pc, #132]	; (8006434 <TIM_OC2_SetConfig+0xe8>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d10d      	bne.n	80063d0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	011b      	lsls	r3, r3, #4
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	4a17      	ldr	r2, [pc, #92]	; (8006430 <TIM_OC2_SetConfig+0xe4>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d003      	beq.n	80063e0 <TIM_OC2_SetConfig+0x94>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a16      	ldr	r2, [pc, #88]	; (8006434 <TIM_OC2_SetConfig+0xe8>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d113      	bne.n	8006408 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	695b      	ldr	r3, [r3, #20]
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	4313      	orrs	r3, r2
 8006406:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	693a      	ldr	r2, [r7, #16]
 800640c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	685a      	ldr	r2, [r3, #4]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	697a      	ldr	r2, [r7, #20]
 8006420:	621a      	str	r2, [r3, #32]
}
 8006422:	bf00      	nop
 8006424:	371c      	adds	r7, #28
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	40010000 	.word	0x40010000
 8006434:	40010400 	.word	0x40010400

08006438 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006438:	b480      	push	{r7}
 800643a:	b087      	sub	sp, #28
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	69db      	ldr	r3, [r3, #28]
 800645e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f023 0303 	bic.w	r3, r3, #3
 800646e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	4313      	orrs	r3, r2
 8006478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	021b      	lsls	r3, r3, #8
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	4313      	orrs	r3, r2
 800648c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a21      	ldr	r2, [pc, #132]	; (8006518 <TIM_OC3_SetConfig+0xe0>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d003      	beq.n	800649e <TIM_OC3_SetConfig+0x66>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a20      	ldr	r2, [pc, #128]	; (800651c <TIM_OC3_SetConfig+0xe4>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d10d      	bne.n	80064ba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	021b      	lsls	r3, r3, #8
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a16      	ldr	r2, [pc, #88]	; (8006518 <TIM_OC3_SetConfig+0xe0>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d003      	beq.n	80064ca <TIM_OC3_SetConfig+0x92>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a15      	ldr	r2, [pc, #84]	; (800651c <TIM_OC3_SetConfig+0xe4>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d113      	bne.n	80064f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	011b      	lsls	r3, r3, #4
 80064e0:	693a      	ldr	r2, [r7, #16]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	699b      	ldr	r3, [r3, #24]
 80064ea:	011b      	lsls	r3, r3, #4
 80064ec:	693a      	ldr	r2, [r7, #16]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	693a      	ldr	r2, [r7, #16]
 80064f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	685a      	ldr	r2, [r3, #4]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	697a      	ldr	r2, [r7, #20]
 800650a:	621a      	str	r2, [r3, #32]
}
 800650c:	bf00      	nop
 800650e:	371c      	adds	r7, #28
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr
 8006518:	40010000 	.word	0x40010000
 800651c:	40010400 	.word	0x40010400

08006520 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006520:	b480      	push	{r7}
 8006522:	b087      	sub	sp, #28
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	69db      	ldr	r3, [r3, #28]
 8006546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800654e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006556:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	021b      	lsls	r3, r3, #8
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	4313      	orrs	r3, r2
 8006562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800656a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	031b      	lsls	r3, r3, #12
 8006572:	693a      	ldr	r2, [r7, #16]
 8006574:	4313      	orrs	r3, r2
 8006576:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a12      	ldr	r2, [pc, #72]	; (80065c4 <TIM_OC4_SetConfig+0xa4>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d003      	beq.n	8006588 <TIM_OC4_SetConfig+0x68>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a11      	ldr	r2, [pc, #68]	; (80065c8 <TIM_OC4_SetConfig+0xa8>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d109      	bne.n	800659c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800658e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	695b      	ldr	r3, [r3, #20]
 8006594:	019b      	lsls	r3, r3, #6
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	4313      	orrs	r3, r2
 800659a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	621a      	str	r2, [r3, #32]
}
 80065b6:	bf00      	nop
 80065b8:	371c      	adds	r7, #28
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	40010000 	.word	0x40010000
 80065c8:	40010400 	.word	0x40010400

080065cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6a1b      	ldr	r3, [r3, #32]
 80065dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	f023 0201 	bic.w	r2, r3, #1
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	011b      	lsls	r3, r3, #4
 80065fc:	693a      	ldr	r2, [r7, #16]
 80065fe:	4313      	orrs	r3, r2
 8006600:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f023 030a 	bic.w	r3, r3, #10
 8006608:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800660a:	697a      	ldr	r2, [r7, #20]
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	4313      	orrs	r3, r2
 8006610:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	693a      	ldr	r2, [r7, #16]
 8006616:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	621a      	str	r2, [r3, #32]
}
 800661e:	bf00      	nop
 8006620:	371c      	adds	r7, #28
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr

0800662a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800662a:	b480      	push	{r7}
 800662c:	b087      	sub	sp, #28
 800662e:	af00      	add	r7, sp, #0
 8006630:	60f8      	str	r0, [r7, #12]
 8006632:	60b9      	str	r1, [r7, #8]
 8006634:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	f023 0210 	bic.w	r2, r3, #16
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006654:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	031b      	lsls	r3, r3, #12
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006666:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	011b      	lsls	r3, r3, #4
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	4313      	orrs	r3, r2
 8006670:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	621a      	str	r2, [r3, #32]
}
 800667e:	bf00      	nop
 8006680:	371c      	adds	r7, #28
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr

0800668a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800668a:	b480      	push	{r7}
 800668c:	b085      	sub	sp, #20
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
 8006692:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066a2:	683a      	ldr	r2, [r7, #0]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	f043 0307 	orr.w	r3, r3, #7
 80066ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	609a      	str	r2, [r3, #8]
}
 80066b4:	bf00      	nop
 80066b6:	3714      	adds	r7, #20
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]
 80066cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	021a      	lsls	r2, r3, #8
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	431a      	orrs	r2, r3
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	609a      	str	r2, [r3, #8]
}
 80066f4:	bf00      	nop
 80066f6:	371c      	adds	r7, #28
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006700:	b480      	push	{r7}
 8006702:	b087      	sub	sp, #28
 8006704:	af00      	add	r7, sp, #0
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	f003 031f 	and.w	r3, r3, #31
 8006712:	2201      	movs	r2, #1
 8006714:	fa02 f303 	lsl.w	r3, r2, r3
 8006718:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6a1a      	ldr	r2, [r3, #32]
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	43db      	mvns	r3, r3
 8006722:	401a      	ands	r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6a1a      	ldr	r2, [r3, #32]
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	f003 031f 	and.w	r3, r3, #31
 8006732:	6879      	ldr	r1, [r7, #4]
 8006734:	fa01 f303 	lsl.w	r3, r1, r3
 8006738:	431a      	orrs	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	621a      	str	r2, [r3, #32]
}
 800673e:	bf00      	nop
 8006740:	371c      	adds	r7, #28
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
	...

0800674c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800675c:	2b01      	cmp	r3, #1
 800675e:	d101      	bne.n	8006764 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006760:	2302      	movs	r3, #2
 8006762:	e05a      	b.n	800681a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2202      	movs	r2, #2
 8006770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800678a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	4313      	orrs	r3, r2
 8006794:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a21      	ldr	r2, [pc, #132]	; (8006828 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d022      	beq.n	80067ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b0:	d01d      	beq.n	80067ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a1d      	ldr	r2, [pc, #116]	; (800682c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d018      	beq.n	80067ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a1b      	ldr	r2, [pc, #108]	; (8006830 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d013      	beq.n	80067ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a1a      	ldr	r2, [pc, #104]	; (8006834 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d00e      	beq.n	80067ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a18      	ldr	r2, [pc, #96]	; (8006838 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d009      	beq.n	80067ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a17      	ldr	r2, [pc, #92]	; (800683c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d004      	beq.n	80067ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a15      	ldr	r2, [pc, #84]	; (8006840 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d10c      	bne.n	8006808 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3714      	adds	r7, #20
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	40010000 	.word	0x40010000
 800682c:	40000400 	.word	0x40000400
 8006830:	40000800 	.word	0x40000800
 8006834:	40000c00 	.word	0x40000c00
 8006838:	40010400 	.word	0x40010400
 800683c:	40014000 	.word	0x40014000
 8006840:	40001800 	.word	0x40001800

08006844 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006860:	bf00      	nop
 8006862:	370c      	adds	r7, #12
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b082      	sub	sp, #8
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d101      	bne.n	800687e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e03f      	b.n	80068fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006884:	b2db      	uxtb	r3, r3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d106      	bne.n	8006898 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7fc fdd2 	bl	800343c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2224      	movs	r2, #36	; 0x24
 800689c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80068ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 fb97 	bl	8006fe4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	691a      	ldr	r2, [r3, #16]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	695a      	ldr	r2, [r3, #20]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68da      	ldr	r2, [r3, #12]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2220      	movs	r2, #32
 80068f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2220      	movs	r2, #32
 80068f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3708      	adds	r7, #8
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006906:	b580      	push	{r7, lr}
 8006908:	b088      	sub	sp, #32
 800690a:	af02      	add	r7, sp, #8
 800690c:	60f8      	str	r0, [r7, #12]
 800690e:	60b9      	str	r1, [r7, #8]
 8006910:	603b      	str	r3, [r7, #0]
 8006912:	4613      	mov	r3, r2
 8006914:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006916:	2300      	movs	r3, #0
 8006918:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006920:	b2db      	uxtb	r3, r3
 8006922:	2b20      	cmp	r3, #32
 8006924:	f040 8083 	bne.w	8006a2e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d002      	beq.n	8006934 <HAL_UART_Transmit+0x2e>
 800692e:	88fb      	ldrh	r3, [r7, #6]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d101      	bne.n	8006938 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e07b      	b.n	8006a30 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800693e:	2b01      	cmp	r3, #1
 8006940:	d101      	bne.n	8006946 <HAL_UART_Transmit+0x40>
 8006942:	2302      	movs	r3, #2
 8006944:	e074      	b.n	8006a30 <HAL_UART_Transmit+0x12a>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2200      	movs	r2, #0
 8006952:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2221      	movs	r2, #33	; 0x21
 8006958:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800695c:	f7fc ff0c 	bl	8003778 <HAL_GetTick>
 8006960:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	88fa      	ldrh	r2, [r7, #6]
 8006966:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	88fa      	ldrh	r2, [r7, #6]
 800696c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006976:	e042      	b.n	80069fe <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800697c:	b29b      	uxth	r3, r3
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800698e:	d122      	bne.n	80069d6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	2200      	movs	r2, #0
 8006998:	2180      	movs	r1, #128	; 0x80
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f000 f9b6 	bl	8006d0c <UART_WaitOnFlagUntilTimeout>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d001      	beq.n	80069aa <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e042      	b.n	8006a30 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	881b      	ldrh	r3, [r3, #0]
 80069b2:	461a      	mov	r2, r3
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069bc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d103      	bne.n	80069ce <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	3302      	adds	r3, #2
 80069ca:	60bb      	str	r3, [r7, #8]
 80069cc:	e017      	b.n	80069fe <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	3301      	adds	r3, #1
 80069d2:	60bb      	str	r3, [r7, #8]
 80069d4:	e013      	b.n	80069fe <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	2200      	movs	r2, #0
 80069de:	2180      	movs	r1, #128	; 0x80
 80069e0:	68f8      	ldr	r0, [r7, #12]
 80069e2:	f000 f993 	bl	8006d0c <UART_WaitOnFlagUntilTimeout>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d001      	beq.n	80069f0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	e01f      	b.n	8006a30 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	1c5a      	adds	r2, r3, #1
 80069f4:	60ba      	str	r2, [r7, #8]
 80069f6:	781a      	ldrb	r2, [r3, #0]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1b7      	bne.n	8006978 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	9300      	str	r3, [sp, #0]
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	2140      	movs	r1, #64	; 0x40
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f000 f97a 	bl	8006d0c <UART_WaitOnFlagUntilTimeout>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e006      	b.n	8006a30 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2220      	movs	r2, #32
 8006a26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	e000      	b.n	8006a30 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006a2e:	2302      	movs	r3, #2
  }
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3718      	adds	r7, #24
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	4613      	mov	r3, r2
 8006a44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b20      	cmp	r3, #32
 8006a50:	d140      	bne.n	8006ad4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d002      	beq.n	8006a5e <HAL_UART_Receive_IT+0x26>
 8006a58:	88fb      	ldrh	r3, [r7, #6]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d101      	bne.n	8006a62 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e039      	b.n	8006ad6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d101      	bne.n	8006a70 <HAL_UART_Receive_IT+0x38>
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	e032      	b.n	8006ad6 <HAL_UART_Receive_IT+0x9e>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	68ba      	ldr	r2, [r7, #8]
 8006a7c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	88fa      	ldrh	r2, [r7, #6]
 8006a82:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	88fa      	ldrh	r2, [r7, #6]
 8006a88:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2222      	movs	r2, #34	; 0x22
 8006a94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68da      	ldr	r2, [r3, #12]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006aae:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	695a      	ldr	r2, [r3, #20]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f042 0201 	orr.w	r2, r2, #1
 8006abe:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68da      	ldr	r2, [r3, #12]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f042 0220 	orr.w	r2, r2, #32
 8006ace:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	e000      	b.n	8006ad6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006ad4:	2302      	movs	r3, #2
  }
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3714      	adds	r7, #20
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
	...

08006ae4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b088      	sub	sp, #32
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006b04:	2300      	movs	r3, #0
 8006b06:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	f003 030f 	and.w	r3, r3, #15
 8006b12:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10d      	bne.n	8006b36 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	f003 0320 	and.w	r3, r3, #32
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d008      	beq.n	8006b36 <HAL_UART_IRQHandler+0x52>
 8006b24:	69bb      	ldr	r3, [r7, #24]
 8006b26:	f003 0320 	and.w	r3, r3, #32
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d003      	beq.n	8006b36 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 f9d6 	bl	8006ee0 <UART_Receive_IT>
      return;
 8006b34:	e0d1      	b.n	8006cda <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f000 80b0 	beq.w	8006c9e <HAL_UART_IRQHandler+0x1ba>
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d105      	bne.n	8006b54 <HAL_UART_IRQHandler+0x70>
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f000 80a5 	beq.w	8006c9e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	f003 0301 	and.w	r3, r3, #1
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00a      	beq.n	8006b74 <HAL_UART_IRQHandler+0x90>
 8006b5e:	69bb      	ldr	r3, [r7, #24]
 8006b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d005      	beq.n	8006b74 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b6c:	f043 0201 	orr.w	r2, r3, #1
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	f003 0304 	and.w	r3, r3, #4
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00a      	beq.n	8006b94 <HAL_UART_IRQHandler+0xb0>
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	f003 0301 	and.w	r3, r3, #1
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d005      	beq.n	8006b94 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b8c:	f043 0202 	orr.w	r2, r3, #2
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	f003 0302 	and.w	r3, r3, #2
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00a      	beq.n	8006bb4 <HAL_UART_IRQHandler+0xd0>
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	f003 0301 	and.w	r3, r3, #1
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d005      	beq.n	8006bb4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bac:	f043 0204 	orr.w	r2, r3, #4
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	f003 0308 	and.w	r3, r3, #8
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00f      	beq.n	8006bde <HAL_UART_IRQHandler+0xfa>
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	f003 0320 	and.w	r3, r3, #32
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d104      	bne.n	8006bd2 <HAL_UART_IRQHandler+0xee>
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d005      	beq.n	8006bde <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bd6:	f043 0208 	orr.w	r2, r3, #8
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d078      	beq.n	8006cd8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	f003 0320 	and.w	r3, r3, #32
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d007      	beq.n	8006c00 <HAL_UART_IRQHandler+0x11c>
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	f003 0320 	and.w	r3, r3, #32
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d002      	beq.n	8006c00 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f970 	bl	8006ee0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	695b      	ldr	r3, [r3, #20]
 8006c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c0a:	2b40      	cmp	r3, #64	; 0x40
 8006c0c:	bf0c      	ite	eq
 8006c0e:	2301      	moveq	r3, #1
 8006c10:	2300      	movne	r3, #0
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c1a:	f003 0308 	and.w	r3, r3, #8
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d102      	bne.n	8006c28 <HAL_UART_IRQHandler+0x144>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d031      	beq.n	8006c8c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 f8b9 	bl	8006da0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	695b      	ldr	r3, [r3, #20]
 8006c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c38:	2b40      	cmp	r3, #64	; 0x40
 8006c3a:	d123      	bne.n	8006c84 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	695a      	ldr	r2, [r3, #20]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c4a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d013      	beq.n	8006c7c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c58:	4a21      	ldr	r2, [pc, #132]	; (8006ce0 <HAL_UART_IRQHandler+0x1fc>)
 8006c5a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c60:	4618      	mov	r0, r3
 8006c62:	f7fd fc3f 	bl	80044e4 <HAL_DMA_Abort_IT>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d016      	beq.n	8006c9a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006c76:	4610      	mov	r0, r2
 8006c78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c7a:	e00e      	b.n	8006c9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 f83b 	bl	8006cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c82:	e00a      	b.n	8006c9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 f837 	bl	8006cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c8a:	e006      	b.n	8006c9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 f833 	bl	8006cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006c98:	e01e      	b.n	8006cd8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c9a:	bf00      	nop
    return;
 8006c9c:	e01c      	b.n	8006cd8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d008      	beq.n	8006cba <HAL_UART_IRQHandler+0x1d6>
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d003      	beq.n	8006cba <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 f8a6 	bl	8006e04 <UART_Transmit_IT>
    return;
 8006cb8:	e00f      	b.n	8006cda <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00a      	beq.n	8006cda <HAL_UART_IRQHandler+0x1f6>
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d005      	beq.n	8006cda <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f8ee 	bl	8006eb0 <UART_EndTransmit_IT>
    return;
 8006cd4:	bf00      	nop
 8006cd6:	e000      	b.n	8006cda <HAL_UART_IRQHandler+0x1f6>
    return;
 8006cd8:	bf00      	nop
  }
}
 8006cda:	3720      	adds	r7, #32
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	08006ddd 	.word	0x08006ddd

08006ce4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	603b      	str	r3, [r7, #0]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d1c:	e02c      	b.n	8006d78 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d24:	d028      	beq.n	8006d78 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d007      	beq.n	8006d3c <UART_WaitOnFlagUntilTimeout+0x30>
 8006d2c:	f7fc fd24 	bl	8003778 <HAL_GetTick>
 8006d30:	4602      	mov	r2, r0
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	1ad3      	subs	r3, r2, r3
 8006d36:	69ba      	ldr	r2, [r7, #24]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d21d      	bcs.n	8006d78 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68da      	ldr	r2, [r3, #12]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006d4a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	695a      	ldr	r2, [r3, #20]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f022 0201 	bic.w	r2, r2, #1
 8006d5a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2220      	movs	r2, #32
 8006d68:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006d74:	2303      	movs	r3, #3
 8006d76:	e00f      	b.n	8006d98 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	4013      	ands	r3, r2
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	bf0c      	ite	eq
 8006d88:	2301      	moveq	r3, #1
 8006d8a:	2300      	movne	r3, #0
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	461a      	mov	r2, r3
 8006d90:	79fb      	ldrb	r3, [r7, #7]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d0c3      	beq.n	8006d1e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d96:	2300      	movs	r3, #0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3710      	adds	r7, #16
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68da      	ldr	r2, [r3, #12]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006db6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	695a      	ldr	r2, [r3, #20]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f022 0201 	bic.w	r2, r2, #1
 8006dc6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2220      	movs	r2, #32
 8006dcc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b084      	sub	sp, #16
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006de8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f7ff ff7e 	bl	8006cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dfc:	bf00      	nop
 8006dfe:	3710      	adds	r7, #16
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2b21      	cmp	r3, #33	; 0x21
 8006e16:	d144      	bne.n	8006ea2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e20:	d11a      	bne.n	8006e58 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	881b      	ldrh	r3, [r3, #0]
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e36:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d105      	bne.n	8006e4c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a1b      	ldr	r3, [r3, #32]
 8006e44:	1c9a      	adds	r2, r3, #2
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	621a      	str	r2, [r3, #32]
 8006e4a:	e00e      	b.n	8006e6a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	621a      	str	r2, [r3, #32]
 8006e56:	e008      	b.n	8006e6a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a1b      	ldr	r3, [r3, #32]
 8006e5c:	1c59      	adds	r1, r3, #1
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	6211      	str	r1, [r2, #32]
 8006e62:	781a      	ldrb	r2, [r3, #0]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	3b01      	subs	r3, #1
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	4619      	mov	r1, r3
 8006e78:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d10f      	bne.n	8006e9e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	68da      	ldr	r2, [r3, #12]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e8c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68da      	ldr	r2, [r3, #12]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e9c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	e000      	b.n	8006ea4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006ea2:	2302      	movs	r3, #2
  }
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3714      	adds	r7, #20
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b082      	sub	sp, #8
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68da      	ldr	r2, [r3, #12]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ec6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2220      	movs	r2, #32
 8006ecc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff ff07 	bl	8006ce4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3708      	adds	r7, #8
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	2b22      	cmp	r3, #34	; 0x22
 8006ef2:	d171      	bne.n	8006fd8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006efc:	d123      	bne.n	8006f46 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f02:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10e      	bne.n	8006f2a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f22:	1c9a      	adds	r2, r3, #2
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	629a      	str	r2, [r3, #40]	; 0x28
 8006f28:	e029      	b.n	8006f7e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3e:	1c5a      	adds	r2, r3, #1
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	629a      	str	r2, [r3, #40]	; 0x28
 8006f44:	e01b      	b.n	8006f7e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d10a      	bne.n	8006f64 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6858      	ldr	r0, [r3, #4]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f58:	1c59      	adds	r1, r3, #1
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	6291      	str	r1, [r2, #40]	; 0x28
 8006f5e:	b2c2      	uxtb	r2, r0
 8006f60:	701a      	strb	r2, [r3, #0]
 8006f62:	e00c      	b.n	8006f7e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	b2da      	uxtb	r2, r3
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f70:	1c58      	adds	r0, r3, #1
 8006f72:	6879      	ldr	r1, [r7, #4]
 8006f74:	6288      	str	r0, [r1, #40]	; 0x28
 8006f76:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006f7a:	b2d2      	uxtb	r2, r2
 8006f7c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	3b01      	subs	r3, #1
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d120      	bne.n	8006fd4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	68da      	ldr	r2, [r3, #12]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f022 0220 	bic.w	r2, r2, #32
 8006fa0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	68da      	ldr	r2, [r3, #12]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006fb0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	695a      	ldr	r2, [r3, #20]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f022 0201 	bic.w	r2, r2, #1
 8006fc0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2220      	movs	r2, #32
 8006fc6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7fb ffbe 	bl	8002f4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	e002      	b.n	8006fda <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	e000      	b.n	8006fda <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006fd8:	2302      	movs	r3, #2
  }
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
	...

08006fe4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe8:	b085      	sub	sp, #20
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	68da      	ldr	r2, [r3, #12]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	430a      	orrs	r2, r1
 8007002:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	689a      	ldr	r2, [r3, #8]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	431a      	orrs	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	695b      	ldr	r3, [r3, #20]
 8007012:	431a      	orrs	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	69db      	ldr	r3, [r3, #28]
 8007018:	4313      	orrs	r3, r2
 800701a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007026:	f023 030c 	bic.w	r3, r3, #12
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	6812      	ldr	r2, [r2, #0]
 800702e:	68f9      	ldr	r1, [r7, #12]
 8007030:	430b      	orrs	r3, r1
 8007032:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	699a      	ldr	r2, [r3, #24]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	430a      	orrs	r2, r1
 8007048:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	69db      	ldr	r3, [r3, #28]
 800704e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007052:	f040 818b 	bne.w	800736c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4ac1      	ldr	r2, [pc, #772]	; (8007360 <UART_SetConfig+0x37c>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d005      	beq.n	800706c <UART_SetConfig+0x88>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4abf      	ldr	r2, [pc, #764]	; (8007364 <UART_SetConfig+0x380>)
 8007066:	4293      	cmp	r3, r2
 8007068:	f040 80bd 	bne.w	80071e6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800706c:	f7fd ff6c 	bl	8004f48 <HAL_RCC_GetPCLK2Freq>
 8007070:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	461d      	mov	r5, r3
 8007076:	f04f 0600 	mov.w	r6, #0
 800707a:	46a8      	mov	r8, r5
 800707c:	46b1      	mov	r9, r6
 800707e:	eb18 0308 	adds.w	r3, r8, r8
 8007082:	eb49 0409 	adc.w	r4, r9, r9
 8007086:	4698      	mov	r8, r3
 8007088:	46a1      	mov	r9, r4
 800708a:	eb18 0805 	adds.w	r8, r8, r5
 800708e:	eb49 0906 	adc.w	r9, r9, r6
 8007092:	f04f 0100 	mov.w	r1, #0
 8007096:	f04f 0200 	mov.w	r2, #0
 800709a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800709e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80070a2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80070a6:	4688      	mov	r8, r1
 80070a8:	4691      	mov	r9, r2
 80070aa:	eb18 0005 	adds.w	r0, r8, r5
 80070ae:	eb49 0106 	adc.w	r1, r9, r6
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	461d      	mov	r5, r3
 80070b8:	f04f 0600 	mov.w	r6, #0
 80070bc:	196b      	adds	r3, r5, r5
 80070be:	eb46 0406 	adc.w	r4, r6, r6
 80070c2:	461a      	mov	r2, r3
 80070c4:	4623      	mov	r3, r4
 80070c6:	f7f9 fdaf 	bl	8000c28 <__aeabi_uldivmod>
 80070ca:	4603      	mov	r3, r0
 80070cc:	460c      	mov	r4, r1
 80070ce:	461a      	mov	r2, r3
 80070d0:	4ba5      	ldr	r3, [pc, #660]	; (8007368 <UART_SetConfig+0x384>)
 80070d2:	fba3 2302 	umull	r2, r3, r3, r2
 80070d6:	095b      	lsrs	r3, r3, #5
 80070d8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	461d      	mov	r5, r3
 80070e0:	f04f 0600 	mov.w	r6, #0
 80070e4:	46a9      	mov	r9, r5
 80070e6:	46b2      	mov	sl, r6
 80070e8:	eb19 0309 	adds.w	r3, r9, r9
 80070ec:	eb4a 040a 	adc.w	r4, sl, sl
 80070f0:	4699      	mov	r9, r3
 80070f2:	46a2      	mov	sl, r4
 80070f4:	eb19 0905 	adds.w	r9, r9, r5
 80070f8:	eb4a 0a06 	adc.w	sl, sl, r6
 80070fc:	f04f 0100 	mov.w	r1, #0
 8007100:	f04f 0200 	mov.w	r2, #0
 8007104:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007108:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800710c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007110:	4689      	mov	r9, r1
 8007112:	4692      	mov	sl, r2
 8007114:	eb19 0005 	adds.w	r0, r9, r5
 8007118:	eb4a 0106 	adc.w	r1, sl, r6
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	461d      	mov	r5, r3
 8007122:	f04f 0600 	mov.w	r6, #0
 8007126:	196b      	adds	r3, r5, r5
 8007128:	eb46 0406 	adc.w	r4, r6, r6
 800712c:	461a      	mov	r2, r3
 800712e:	4623      	mov	r3, r4
 8007130:	f7f9 fd7a 	bl	8000c28 <__aeabi_uldivmod>
 8007134:	4603      	mov	r3, r0
 8007136:	460c      	mov	r4, r1
 8007138:	461a      	mov	r2, r3
 800713a:	4b8b      	ldr	r3, [pc, #556]	; (8007368 <UART_SetConfig+0x384>)
 800713c:	fba3 1302 	umull	r1, r3, r3, r2
 8007140:	095b      	lsrs	r3, r3, #5
 8007142:	2164      	movs	r1, #100	; 0x64
 8007144:	fb01 f303 	mul.w	r3, r1, r3
 8007148:	1ad3      	subs	r3, r2, r3
 800714a:	00db      	lsls	r3, r3, #3
 800714c:	3332      	adds	r3, #50	; 0x32
 800714e:	4a86      	ldr	r2, [pc, #536]	; (8007368 <UART_SetConfig+0x384>)
 8007150:	fba2 2303 	umull	r2, r3, r2, r3
 8007154:	095b      	lsrs	r3, r3, #5
 8007156:	005b      	lsls	r3, r3, #1
 8007158:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800715c:	4498      	add	r8, r3
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	461d      	mov	r5, r3
 8007162:	f04f 0600 	mov.w	r6, #0
 8007166:	46a9      	mov	r9, r5
 8007168:	46b2      	mov	sl, r6
 800716a:	eb19 0309 	adds.w	r3, r9, r9
 800716e:	eb4a 040a 	adc.w	r4, sl, sl
 8007172:	4699      	mov	r9, r3
 8007174:	46a2      	mov	sl, r4
 8007176:	eb19 0905 	adds.w	r9, r9, r5
 800717a:	eb4a 0a06 	adc.w	sl, sl, r6
 800717e:	f04f 0100 	mov.w	r1, #0
 8007182:	f04f 0200 	mov.w	r2, #0
 8007186:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800718a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800718e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007192:	4689      	mov	r9, r1
 8007194:	4692      	mov	sl, r2
 8007196:	eb19 0005 	adds.w	r0, r9, r5
 800719a:	eb4a 0106 	adc.w	r1, sl, r6
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	461d      	mov	r5, r3
 80071a4:	f04f 0600 	mov.w	r6, #0
 80071a8:	196b      	adds	r3, r5, r5
 80071aa:	eb46 0406 	adc.w	r4, r6, r6
 80071ae:	461a      	mov	r2, r3
 80071b0:	4623      	mov	r3, r4
 80071b2:	f7f9 fd39 	bl	8000c28 <__aeabi_uldivmod>
 80071b6:	4603      	mov	r3, r0
 80071b8:	460c      	mov	r4, r1
 80071ba:	461a      	mov	r2, r3
 80071bc:	4b6a      	ldr	r3, [pc, #424]	; (8007368 <UART_SetConfig+0x384>)
 80071be:	fba3 1302 	umull	r1, r3, r3, r2
 80071c2:	095b      	lsrs	r3, r3, #5
 80071c4:	2164      	movs	r1, #100	; 0x64
 80071c6:	fb01 f303 	mul.w	r3, r1, r3
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	00db      	lsls	r3, r3, #3
 80071ce:	3332      	adds	r3, #50	; 0x32
 80071d0:	4a65      	ldr	r2, [pc, #404]	; (8007368 <UART_SetConfig+0x384>)
 80071d2:	fba2 2303 	umull	r2, r3, r2, r3
 80071d6:	095b      	lsrs	r3, r3, #5
 80071d8:	f003 0207 	and.w	r2, r3, #7
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4442      	add	r2, r8
 80071e2:	609a      	str	r2, [r3, #8]
 80071e4:	e26f      	b.n	80076c6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071e6:	f7fd fe9b 	bl	8004f20 <HAL_RCC_GetPCLK1Freq>
 80071ea:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	461d      	mov	r5, r3
 80071f0:	f04f 0600 	mov.w	r6, #0
 80071f4:	46a8      	mov	r8, r5
 80071f6:	46b1      	mov	r9, r6
 80071f8:	eb18 0308 	adds.w	r3, r8, r8
 80071fc:	eb49 0409 	adc.w	r4, r9, r9
 8007200:	4698      	mov	r8, r3
 8007202:	46a1      	mov	r9, r4
 8007204:	eb18 0805 	adds.w	r8, r8, r5
 8007208:	eb49 0906 	adc.w	r9, r9, r6
 800720c:	f04f 0100 	mov.w	r1, #0
 8007210:	f04f 0200 	mov.w	r2, #0
 8007214:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007218:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800721c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007220:	4688      	mov	r8, r1
 8007222:	4691      	mov	r9, r2
 8007224:	eb18 0005 	adds.w	r0, r8, r5
 8007228:	eb49 0106 	adc.w	r1, r9, r6
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	461d      	mov	r5, r3
 8007232:	f04f 0600 	mov.w	r6, #0
 8007236:	196b      	adds	r3, r5, r5
 8007238:	eb46 0406 	adc.w	r4, r6, r6
 800723c:	461a      	mov	r2, r3
 800723e:	4623      	mov	r3, r4
 8007240:	f7f9 fcf2 	bl	8000c28 <__aeabi_uldivmod>
 8007244:	4603      	mov	r3, r0
 8007246:	460c      	mov	r4, r1
 8007248:	461a      	mov	r2, r3
 800724a:	4b47      	ldr	r3, [pc, #284]	; (8007368 <UART_SetConfig+0x384>)
 800724c:	fba3 2302 	umull	r2, r3, r3, r2
 8007250:	095b      	lsrs	r3, r3, #5
 8007252:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	461d      	mov	r5, r3
 800725a:	f04f 0600 	mov.w	r6, #0
 800725e:	46a9      	mov	r9, r5
 8007260:	46b2      	mov	sl, r6
 8007262:	eb19 0309 	adds.w	r3, r9, r9
 8007266:	eb4a 040a 	adc.w	r4, sl, sl
 800726a:	4699      	mov	r9, r3
 800726c:	46a2      	mov	sl, r4
 800726e:	eb19 0905 	adds.w	r9, r9, r5
 8007272:	eb4a 0a06 	adc.w	sl, sl, r6
 8007276:	f04f 0100 	mov.w	r1, #0
 800727a:	f04f 0200 	mov.w	r2, #0
 800727e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007282:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007286:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800728a:	4689      	mov	r9, r1
 800728c:	4692      	mov	sl, r2
 800728e:	eb19 0005 	adds.w	r0, r9, r5
 8007292:	eb4a 0106 	adc.w	r1, sl, r6
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	461d      	mov	r5, r3
 800729c:	f04f 0600 	mov.w	r6, #0
 80072a0:	196b      	adds	r3, r5, r5
 80072a2:	eb46 0406 	adc.w	r4, r6, r6
 80072a6:	461a      	mov	r2, r3
 80072a8:	4623      	mov	r3, r4
 80072aa:	f7f9 fcbd 	bl	8000c28 <__aeabi_uldivmod>
 80072ae:	4603      	mov	r3, r0
 80072b0:	460c      	mov	r4, r1
 80072b2:	461a      	mov	r2, r3
 80072b4:	4b2c      	ldr	r3, [pc, #176]	; (8007368 <UART_SetConfig+0x384>)
 80072b6:	fba3 1302 	umull	r1, r3, r3, r2
 80072ba:	095b      	lsrs	r3, r3, #5
 80072bc:	2164      	movs	r1, #100	; 0x64
 80072be:	fb01 f303 	mul.w	r3, r1, r3
 80072c2:	1ad3      	subs	r3, r2, r3
 80072c4:	00db      	lsls	r3, r3, #3
 80072c6:	3332      	adds	r3, #50	; 0x32
 80072c8:	4a27      	ldr	r2, [pc, #156]	; (8007368 <UART_SetConfig+0x384>)
 80072ca:	fba2 2303 	umull	r2, r3, r2, r3
 80072ce:	095b      	lsrs	r3, r3, #5
 80072d0:	005b      	lsls	r3, r3, #1
 80072d2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80072d6:	4498      	add	r8, r3
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	461d      	mov	r5, r3
 80072dc:	f04f 0600 	mov.w	r6, #0
 80072e0:	46a9      	mov	r9, r5
 80072e2:	46b2      	mov	sl, r6
 80072e4:	eb19 0309 	adds.w	r3, r9, r9
 80072e8:	eb4a 040a 	adc.w	r4, sl, sl
 80072ec:	4699      	mov	r9, r3
 80072ee:	46a2      	mov	sl, r4
 80072f0:	eb19 0905 	adds.w	r9, r9, r5
 80072f4:	eb4a 0a06 	adc.w	sl, sl, r6
 80072f8:	f04f 0100 	mov.w	r1, #0
 80072fc:	f04f 0200 	mov.w	r2, #0
 8007300:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007304:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007308:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800730c:	4689      	mov	r9, r1
 800730e:	4692      	mov	sl, r2
 8007310:	eb19 0005 	adds.w	r0, r9, r5
 8007314:	eb4a 0106 	adc.w	r1, sl, r6
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	461d      	mov	r5, r3
 800731e:	f04f 0600 	mov.w	r6, #0
 8007322:	196b      	adds	r3, r5, r5
 8007324:	eb46 0406 	adc.w	r4, r6, r6
 8007328:	461a      	mov	r2, r3
 800732a:	4623      	mov	r3, r4
 800732c:	f7f9 fc7c 	bl	8000c28 <__aeabi_uldivmod>
 8007330:	4603      	mov	r3, r0
 8007332:	460c      	mov	r4, r1
 8007334:	461a      	mov	r2, r3
 8007336:	4b0c      	ldr	r3, [pc, #48]	; (8007368 <UART_SetConfig+0x384>)
 8007338:	fba3 1302 	umull	r1, r3, r3, r2
 800733c:	095b      	lsrs	r3, r3, #5
 800733e:	2164      	movs	r1, #100	; 0x64
 8007340:	fb01 f303 	mul.w	r3, r1, r3
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	00db      	lsls	r3, r3, #3
 8007348:	3332      	adds	r3, #50	; 0x32
 800734a:	4a07      	ldr	r2, [pc, #28]	; (8007368 <UART_SetConfig+0x384>)
 800734c:	fba2 2303 	umull	r2, r3, r2, r3
 8007350:	095b      	lsrs	r3, r3, #5
 8007352:	f003 0207 	and.w	r2, r3, #7
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4442      	add	r2, r8
 800735c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800735e:	e1b2      	b.n	80076c6 <UART_SetConfig+0x6e2>
 8007360:	40011000 	.word	0x40011000
 8007364:	40011400 	.word	0x40011400
 8007368:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4ad7      	ldr	r2, [pc, #860]	; (80076d0 <UART_SetConfig+0x6ec>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d005      	beq.n	8007382 <UART_SetConfig+0x39e>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4ad6      	ldr	r2, [pc, #856]	; (80076d4 <UART_SetConfig+0x6f0>)
 800737c:	4293      	cmp	r3, r2
 800737e:	f040 80d1 	bne.w	8007524 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007382:	f7fd fde1 	bl	8004f48 <HAL_RCC_GetPCLK2Freq>
 8007386:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	469a      	mov	sl, r3
 800738c:	f04f 0b00 	mov.w	fp, #0
 8007390:	46d0      	mov	r8, sl
 8007392:	46d9      	mov	r9, fp
 8007394:	eb18 0308 	adds.w	r3, r8, r8
 8007398:	eb49 0409 	adc.w	r4, r9, r9
 800739c:	4698      	mov	r8, r3
 800739e:	46a1      	mov	r9, r4
 80073a0:	eb18 080a 	adds.w	r8, r8, sl
 80073a4:	eb49 090b 	adc.w	r9, r9, fp
 80073a8:	f04f 0100 	mov.w	r1, #0
 80073ac:	f04f 0200 	mov.w	r2, #0
 80073b0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80073b4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80073b8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80073bc:	4688      	mov	r8, r1
 80073be:	4691      	mov	r9, r2
 80073c0:	eb1a 0508 	adds.w	r5, sl, r8
 80073c4:	eb4b 0609 	adc.w	r6, fp, r9
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	4619      	mov	r1, r3
 80073ce:	f04f 0200 	mov.w	r2, #0
 80073d2:	f04f 0300 	mov.w	r3, #0
 80073d6:	f04f 0400 	mov.w	r4, #0
 80073da:	0094      	lsls	r4, r2, #2
 80073dc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80073e0:	008b      	lsls	r3, r1, #2
 80073e2:	461a      	mov	r2, r3
 80073e4:	4623      	mov	r3, r4
 80073e6:	4628      	mov	r0, r5
 80073e8:	4631      	mov	r1, r6
 80073ea:	f7f9 fc1d 	bl	8000c28 <__aeabi_uldivmod>
 80073ee:	4603      	mov	r3, r0
 80073f0:	460c      	mov	r4, r1
 80073f2:	461a      	mov	r2, r3
 80073f4:	4bb8      	ldr	r3, [pc, #736]	; (80076d8 <UART_SetConfig+0x6f4>)
 80073f6:	fba3 2302 	umull	r2, r3, r3, r2
 80073fa:	095b      	lsrs	r3, r3, #5
 80073fc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	469b      	mov	fp, r3
 8007404:	f04f 0c00 	mov.w	ip, #0
 8007408:	46d9      	mov	r9, fp
 800740a:	46e2      	mov	sl, ip
 800740c:	eb19 0309 	adds.w	r3, r9, r9
 8007410:	eb4a 040a 	adc.w	r4, sl, sl
 8007414:	4699      	mov	r9, r3
 8007416:	46a2      	mov	sl, r4
 8007418:	eb19 090b 	adds.w	r9, r9, fp
 800741c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007420:	f04f 0100 	mov.w	r1, #0
 8007424:	f04f 0200 	mov.w	r2, #0
 8007428:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800742c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007430:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007434:	4689      	mov	r9, r1
 8007436:	4692      	mov	sl, r2
 8007438:	eb1b 0509 	adds.w	r5, fp, r9
 800743c:	eb4c 060a 	adc.w	r6, ip, sl
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	4619      	mov	r1, r3
 8007446:	f04f 0200 	mov.w	r2, #0
 800744a:	f04f 0300 	mov.w	r3, #0
 800744e:	f04f 0400 	mov.w	r4, #0
 8007452:	0094      	lsls	r4, r2, #2
 8007454:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007458:	008b      	lsls	r3, r1, #2
 800745a:	461a      	mov	r2, r3
 800745c:	4623      	mov	r3, r4
 800745e:	4628      	mov	r0, r5
 8007460:	4631      	mov	r1, r6
 8007462:	f7f9 fbe1 	bl	8000c28 <__aeabi_uldivmod>
 8007466:	4603      	mov	r3, r0
 8007468:	460c      	mov	r4, r1
 800746a:	461a      	mov	r2, r3
 800746c:	4b9a      	ldr	r3, [pc, #616]	; (80076d8 <UART_SetConfig+0x6f4>)
 800746e:	fba3 1302 	umull	r1, r3, r3, r2
 8007472:	095b      	lsrs	r3, r3, #5
 8007474:	2164      	movs	r1, #100	; 0x64
 8007476:	fb01 f303 	mul.w	r3, r1, r3
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	011b      	lsls	r3, r3, #4
 800747e:	3332      	adds	r3, #50	; 0x32
 8007480:	4a95      	ldr	r2, [pc, #596]	; (80076d8 <UART_SetConfig+0x6f4>)
 8007482:	fba2 2303 	umull	r2, r3, r2, r3
 8007486:	095b      	lsrs	r3, r3, #5
 8007488:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800748c:	4498      	add	r8, r3
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	469b      	mov	fp, r3
 8007492:	f04f 0c00 	mov.w	ip, #0
 8007496:	46d9      	mov	r9, fp
 8007498:	46e2      	mov	sl, ip
 800749a:	eb19 0309 	adds.w	r3, r9, r9
 800749e:	eb4a 040a 	adc.w	r4, sl, sl
 80074a2:	4699      	mov	r9, r3
 80074a4:	46a2      	mov	sl, r4
 80074a6:	eb19 090b 	adds.w	r9, r9, fp
 80074aa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80074ae:	f04f 0100 	mov.w	r1, #0
 80074b2:	f04f 0200 	mov.w	r2, #0
 80074b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80074ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80074be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80074c2:	4689      	mov	r9, r1
 80074c4:	4692      	mov	sl, r2
 80074c6:	eb1b 0509 	adds.w	r5, fp, r9
 80074ca:	eb4c 060a 	adc.w	r6, ip, sl
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	4619      	mov	r1, r3
 80074d4:	f04f 0200 	mov.w	r2, #0
 80074d8:	f04f 0300 	mov.w	r3, #0
 80074dc:	f04f 0400 	mov.w	r4, #0
 80074e0:	0094      	lsls	r4, r2, #2
 80074e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80074e6:	008b      	lsls	r3, r1, #2
 80074e8:	461a      	mov	r2, r3
 80074ea:	4623      	mov	r3, r4
 80074ec:	4628      	mov	r0, r5
 80074ee:	4631      	mov	r1, r6
 80074f0:	f7f9 fb9a 	bl	8000c28 <__aeabi_uldivmod>
 80074f4:	4603      	mov	r3, r0
 80074f6:	460c      	mov	r4, r1
 80074f8:	461a      	mov	r2, r3
 80074fa:	4b77      	ldr	r3, [pc, #476]	; (80076d8 <UART_SetConfig+0x6f4>)
 80074fc:	fba3 1302 	umull	r1, r3, r3, r2
 8007500:	095b      	lsrs	r3, r3, #5
 8007502:	2164      	movs	r1, #100	; 0x64
 8007504:	fb01 f303 	mul.w	r3, r1, r3
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	011b      	lsls	r3, r3, #4
 800750c:	3332      	adds	r3, #50	; 0x32
 800750e:	4a72      	ldr	r2, [pc, #456]	; (80076d8 <UART_SetConfig+0x6f4>)
 8007510:	fba2 2303 	umull	r2, r3, r2, r3
 8007514:	095b      	lsrs	r3, r3, #5
 8007516:	f003 020f 	and.w	r2, r3, #15
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4442      	add	r2, r8
 8007520:	609a      	str	r2, [r3, #8]
 8007522:	e0d0      	b.n	80076c6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007524:	f7fd fcfc 	bl	8004f20 <HAL_RCC_GetPCLK1Freq>
 8007528:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	469a      	mov	sl, r3
 800752e:	f04f 0b00 	mov.w	fp, #0
 8007532:	46d0      	mov	r8, sl
 8007534:	46d9      	mov	r9, fp
 8007536:	eb18 0308 	adds.w	r3, r8, r8
 800753a:	eb49 0409 	adc.w	r4, r9, r9
 800753e:	4698      	mov	r8, r3
 8007540:	46a1      	mov	r9, r4
 8007542:	eb18 080a 	adds.w	r8, r8, sl
 8007546:	eb49 090b 	adc.w	r9, r9, fp
 800754a:	f04f 0100 	mov.w	r1, #0
 800754e:	f04f 0200 	mov.w	r2, #0
 8007552:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007556:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800755a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800755e:	4688      	mov	r8, r1
 8007560:	4691      	mov	r9, r2
 8007562:	eb1a 0508 	adds.w	r5, sl, r8
 8007566:	eb4b 0609 	adc.w	r6, fp, r9
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	4619      	mov	r1, r3
 8007570:	f04f 0200 	mov.w	r2, #0
 8007574:	f04f 0300 	mov.w	r3, #0
 8007578:	f04f 0400 	mov.w	r4, #0
 800757c:	0094      	lsls	r4, r2, #2
 800757e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007582:	008b      	lsls	r3, r1, #2
 8007584:	461a      	mov	r2, r3
 8007586:	4623      	mov	r3, r4
 8007588:	4628      	mov	r0, r5
 800758a:	4631      	mov	r1, r6
 800758c:	f7f9 fb4c 	bl	8000c28 <__aeabi_uldivmod>
 8007590:	4603      	mov	r3, r0
 8007592:	460c      	mov	r4, r1
 8007594:	461a      	mov	r2, r3
 8007596:	4b50      	ldr	r3, [pc, #320]	; (80076d8 <UART_SetConfig+0x6f4>)
 8007598:	fba3 2302 	umull	r2, r3, r3, r2
 800759c:	095b      	lsrs	r3, r3, #5
 800759e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	469b      	mov	fp, r3
 80075a6:	f04f 0c00 	mov.w	ip, #0
 80075aa:	46d9      	mov	r9, fp
 80075ac:	46e2      	mov	sl, ip
 80075ae:	eb19 0309 	adds.w	r3, r9, r9
 80075b2:	eb4a 040a 	adc.w	r4, sl, sl
 80075b6:	4699      	mov	r9, r3
 80075b8:	46a2      	mov	sl, r4
 80075ba:	eb19 090b 	adds.w	r9, r9, fp
 80075be:	eb4a 0a0c 	adc.w	sl, sl, ip
 80075c2:	f04f 0100 	mov.w	r1, #0
 80075c6:	f04f 0200 	mov.w	r2, #0
 80075ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80075d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80075d6:	4689      	mov	r9, r1
 80075d8:	4692      	mov	sl, r2
 80075da:	eb1b 0509 	adds.w	r5, fp, r9
 80075de:	eb4c 060a 	adc.w	r6, ip, sl
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	4619      	mov	r1, r3
 80075e8:	f04f 0200 	mov.w	r2, #0
 80075ec:	f04f 0300 	mov.w	r3, #0
 80075f0:	f04f 0400 	mov.w	r4, #0
 80075f4:	0094      	lsls	r4, r2, #2
 80075f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80075fa:	008b      	lsls	r3, r1, #2
 80075fc:	461a      	mov	r2, r3
 80075fe:	4623      	mov	r3, r4
 8007600:	4628      	mov	r0, r5
 8007602:	4631      	mov	r1, r6
 8007604:	f7f9 fb10 	bl	8000c28 <__aeabi_uldivmod>
 8007608:	4603      	mov	r3, r0
 800760a:	460c      	mov	r4, r1
 800760c:	461a      	mov	r2, r3
 800760e:	4b32      	ldr	r3, [pc, #200]	; (80076d8 <UART_SetConfig+0x6f4>)
 8007610:	fba3 1302 	umull	r1, r3, r3, r2
 8007614:	095b      	lsrs	r3, r3, #5
 8007616:	2164      	movs	r1, #100	; 0x64
 8007618:	fb01 f303 	mul.w	r3, r1, r3
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	011b      	lsls	r3, r3, #4
 8007620:	3332      	adds	r3, #50	; 0x32
 8007622:	4a2d      	ldr	r2, [pc, #180]	; (80076d8 <UART_SetConfig+0x6f4>)
 8007624:	fba2 2303 	umull	r2, r3, r2, r3
 8007628:	095b      	lsrs	r3, r3, #5
 800762a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800762e:	4498      	add	r8, r3
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	469b      	mov	fp, r3
 8007634:	f04f 0c00 	mov.w	ip, #0
 8007638:	46d9      	mov	r9, fp
 800763a:	46e2      	mov	sl, ip
 800763c:	eb19 0309 	adds.w	r3, r9, r9
 8007640:	eb4a 040a 	adc.w	r4, sl, sl
 8007644:	4699      	mov	r9, r3
 8007646:	46a2      	mov	sl, r4
 8007648:	eb19 090b 	adds.w	r9, r9, fp
 800764c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007650:	f04f 0100 	mov.w	r1, #0
 8007654:	f04f 0200 	mov.w	r2, #0
 8007658:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800765c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007660:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007664:	4689      	mov	r9, r1
 8007666:	4692      	mov	sl, r2
 8007668:	eb1b 0509 	adds.w	r5, fp, r9
 800766c:	eb4c 060a 	adc.w	r6, ip, sl
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	4619      	mov	r1, r3
 8007676:	f04f 0200 	mov.w	r2, #0
 800767a:	f04f 0300 	mov.w	r3, #0
 800767e:	f04f 0400 	mov.w	r4, #0
 8007682:	0094      	lsls	r4, r2, #2
 8007684:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007688:	008b      	lsls	r3, r1, #2
 800768a:	461a      	mov	r2, r3
 800768c:	4623      	mov	r3, r4
 800768e:	4628      	mov	r0, r5
 8007690:	4631      	mov	r1, r6
 8007692:	f7f9 fac9 	bl	8000c28 <__aeabi_uldivmod>
 8007696:	4603      	mov	r3, r0
 8007698:	460c      	mov	r4, r1
 800769a:	461a      	mov	r2, r3
 800769c:	4b0e      	ldr	r3, [pc, #56]	; (80076d8 <UART_SetConfig+0x6f4>)
 800769e:	fba3 1302 	umull	r1, r3, r3, r2
 80076a2:	095b      	lsrs	r3, r3, #5
 80076a4:	2164      	movs	r1, #100	; 0x64
 80076a6:	fb01 f303 	mul.w	r3, r1, r3
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	011b      	lsls	r3, r3, #4
 80076ae:	3332      	adds	r3, #50	; 0x32
 80076b0:	4a09      	ldr	r2, [pc, #36]	; (80076d8 <UART_SetConfig+0x6f4>)
 80076b2:	fba2 2303 	umull	r2, r3, r2, r3
 80076b6:	095b      	lsrs	r3, r3, #5
 80076b8:	f003 020f 	and.w	r2, r3, #15
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4442      	add	r2, r8
 80076c2:	609a      	str	r2, [r3, #8]
}
 80076c4:	e7ff      	b.n	80076c6 <UART_SetConfig+0x6e2>
 80076c6:	bf00      	nop
 80076c8:	3714      	adds	r7, #20
 80076ca:	46bd      	mov	sp, r7
 80076cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d0:	40011000 	.word	0x40011000
 80076d4:	40011400 	.word	0x40011400
 80076d8:	51eb851f 	.word	0x51eb851f

080076dc <__errno>:
 80076dc:	4b01      	ldr	r3, [pc, #4]	; (80076e4 <__errno+0x8>)
 80076de:	6818      	ldr	r0, [r3, #0]
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	20000020 	.word	0x20000020

080076e8 <__libc_init_array>:
 80076e8:	b570      	push	{r4, r5, r6, lr}
 80076ea:	4e0d      	ldr	r6, [pc, #52]	; (8007720 <__libc_init_array+0x38>)
 80076ec:	4c0d      	ldr	r4, [pc, #52]	; (8007724 <__libc_init_array+0x3c>)
 80076ee:	1ba4      	subs	r4, r4, r6
 80076f0:	10a4      	asrs	r4, r4, #2
 80076f2:	2500      	movs	r5, #0
 80076f4:	42a5      	cmp	r5, r4
 80076f6:	d109      	bne.n	800770c <__libc_init_array+0x24>
 80076f8:	4e0b      	ldr	r6, [pc, #44]	; (8007728 <__libc_init_array+0x40>)
 80076fa:	4c0c      	ldr	r4, [pc, #48]	; (800772c <__libc_init_array+0x44>)
 80076fc:	f001 fee6 	bl	80094cc <_init>
 8007700:	1ba4      	subs	r4, r4, r6
 8007702:	10a4      	asrs	r4, r4, #2
 8007704:	2500      	movs	r5, #0
 8007706:	42a5      	cmp	r5, r4
 8007708:	d105      	bne.n	8007716 <__libc_init_array+0x2e>
 800770a:	bd70      	pop	{r4, r5, r6, pc}
 800770c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007710:	4798      	blx	r3
 8007712:	3501      	adds	r5, #1
 8007714:	e7ee      	b.n	80076f4 <__libc_init_array+0xc>
 8007716:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800771a:	4798      	blx	r3
 800771c:	3501      	adds	r5, #1
 800771e:	e7f2      	b.n	8007706 <__libc_init_array+0x1e>
 8007720:	08009d40 	.word	0x08009d40
 8007724:	08009d40 	.word	0x08009d40
 8007728:	08009d40 	.word	0x08009d40
 800772c:	08009d44 	.word	0x08009d44

08007730 <memcpy>:
 8007730:	b510      	push	{r4, lr}
 8007732:	1e43      	subs	r3, r0, #1
 8007734:	440a      	add	r2, r1
 8007736:	4291      	cmp	r1, r2
 8007738:	d100      	bne.n	800773c <memcpy+0xc>
 800773a:	bd10      	pop	{r4, pc}
 800773c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007740:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007744:	e7f7      	b.n	8007736 <memcpy+0x6>

08007746 <memmove>:
 8007746:	4288      	cmp	r0, r1
 8007748:	b510      	push	{r4, lr}
 800774a:	eb01 0302 	add.w	r3, r1, r2
 800774e:	d807      	bhi.n	8007760 <memmove+0x1a>
 8007750:	1e42      	subs	r2, r0, #1
 8007752:	4299      	cmp	r1, r3
 8007754:	d00a      	beq.n	800776c <memmove+0x26>
 8007756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800775a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800775e:	e7f8      	b.n	8007752 <memmove+0xc>
 8007760:	4283      	cmp	r3, r0
 8007762:	d9f5      	bls.n	8007750 <memmove+0xa>
 8007764:	1881      	adds	r1, r0, r2
 8007766:	1ad2      	subs	r2, r2, r3
 8007768:	42d3      	cmn	r3, r2
 800776a:	d100      	bne.n	800776e <memmove+0x28>
 800776c:	bd10      	pop	{r4, pc}
 800776e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007772:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007776:	e7f7      	b.n	8007768 <memmove+0x22>

08007778 <memset>:
 8007778:	4402      	add	r2, r0
 800777a:	4603      	mov	r3, r0
 800777c:	4293      	cmp	r3, r2
 800777e:	d100      	bne.n	8007782 <memset+0xa>
 8007780:	4770      	bx	lr
 8007782:	f803 1b01 	strb.w	r1, [r3], #1
 8007786:	e7f9      	b.n	800777c <memset+0x4>

08007788 <siprintf>:
 8007788:	b40e      	push	{r1, r2, r3}
 800778a:	b500      	push	{lr}
 800778c:	b09c      	sub	sp, #112	; 0x70
 800778e:	ab1d      	add	r3, sp, #116	; 0x74
 8007790:	9002      	str	r0, [sp, #8]
 8007792:	9006      	str	r0, [sp, #24]
 8007794:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007798:	4809      	ldr	r0, [pc, #36]	; (80077c0 <siprintf+0x38>)
 800779a:	9107      	str	r1, [sp, #28]
 800779c:	9104      	str	r1, [sp, #16]
 800779e:	4909      	ldr	r1, [pc, #36]	; (80077c4 <siprintf+0x3c>)
 80077a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80077a4:	9105      	str	r1, [sp, #20]
 80077a6:	6800      	ldr	r0, [r0, #0]
 80077a8:	9301      	str	r3, [sp, #4]
 80077aa:	a902      	add	r1, sp, #8
 80077ac:	f000 f866 	bl	800787c <_svfiprintf_r>
 80077b0:	9b02      	ldr	r3, [sp, #8]
 80077b2:	2200      	movs	r2, #0
 80077b4:	701a      	strb	r2, [r3, #0]
 80077b6:	b01c      	add	sp, #112	; 0x70
 80077b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80077bc:	b003      	add	sp, #12
 80077be:	4770      	bx	lr
 80077c0:	20000020 	.word	0x20000020
 80077c4:	ffff0208 	.word	0xffff0208

080077c8 <__ssputs_r>:
 80077c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077cc:	688e      	ldr	r6, [r1, #8]
 80077ce:	429e      	cmp	r6, r3
 80077d0:	4682      	mov	sl, r0
 80077d2:	460c      	mov	r4, r1
 80077d4:	4690      	mov	r8, r2
 80077d6:	4699      	mov	r9, r3
 80077d8:	d837      	bhi.n	800784a <__ssputs_r+0x82>
 80077da:	898a      	ldrh	r2, [r1, #12]
 80077dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077e0:	d031      	beq.n	8007846 <__ssputs_r+0x7e>
 80077e2:	6825      	ldr	r5, [r4, #0]
 80077e4:	6909      	ldr	r1, [r1, #16]
 80077e6:	1a6f      	subs	r7, r5, r1
 80077e8:	6965      	ldr	r5, [r4, #20]
 80077ea:	2302      	movs	r3, #2
 80077ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077f0:	fb95 f5f3 	sdiv	r5, r5, r3
 80077f4:	f109 0301 	add.w	r3, r9, #1
 80077f8:	443b      	add	r3, r7
 80077fa:	429d      	cmp	r5, r3
 80077fc:	bf38      	it	cc
 80077fe:	461d      	movcc	r5, r3
 8007800:	0553      	lsls	r3, r2, #21
 8007802:	d530      	bpl.n	8007866 <__ssputs_r+0x9e>
 8007804:	4629      	mov	r1, r5
 8007806:	f000 fb07 	bl	8007e18 <_malloc_r>
 800780a:	4606      	mov	r6, r0
 800780c:	b950      	cbnz	r0, 8007824 <__ssputs_r+0x5c>
 800780e:	230c      	movs	r3, #12
 8007810:	f8ca 3000 	str.w	r3, [sl]
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800781a:	81a3      	strh	r3, [r4, #12]
 800781c:	f04f 30ff 	mov.w	r0, #4294967295
 8007820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007824:	463a      	mov	r2, r7
 8007826:	6921      	ldr	r1, [r4, #16]
 8007828:	f7ff ff82 	bl	8007730 <memcpy>
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007832:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007836:	81a3      	strh	r3, [r4, #12]
 8007838:	6126      	str	r6, [r4, #16]
 800783a:	6165      	str	r5, [r4, #20]
 800783c:	443e      	add	r6, r7
 800783e:	1bed      	subs	r5, r5, r7
 8007840:	6026      	str	r6, [r4, #0]
 8007842:	60a5      	str	r5, [r4, #8]
 8007844:	464e      	mov	r6, r9
 8007846:	454e      	cmp	r6, r9
 8007848:	d900      	bls.n	800784c <__ssputs_r+0x84>
 800784a:	464e      	mov	r6, r9
 800784c:	4632      	mov	r2, r6
 800784e:	4641      	mov	r1, r8
 8007850:	6820      	ldr	r0, [r4, #0]
 8007852:	f7ff ff78 	bl	8007746 <memmove>
 8007856:	68a3      	ldr	r3, [r4, #8]
 8007858:	1b9b      	subs	r3, r3, r6
 800785a:	60a3      	str	r3, [r4, #8]
 800785c:	6823      	ldr	r3, [r4, #0]
 800785e:	441e      	add	r6, r3
 8007860:	6026      	str	r6, [r4, #0]
 8007862:	2000      	movs	r0, #0
 8007864:	e7dc      	b.n	8007820 <__ssputs_r+0x58>
 8007866:	462a      	mov	r2, r5
 8007868:	f000 fb30 	bl	8007ecc <_realloc_r>
 800786c:	4606      	mov	r6, r0
 800786e:	2800      	cmp	r0, #0
 8007870:	d1e2      	bne.n	8007838 <__ssputs_r+0x70>
 8007872:	6921      	ldr	r1, [r4, #16]
 8007874:	4650      	mov	r0, sl
 8007876:	f000 fa81 	bl	8007d7c <_free_r>
 800787a:	e7c8      	b.n	800780e <__ssputs_r+0x46>

0800787c <_svfiprintf_r>:
 800787c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007880:	461d      	mov	r5, r3
 8007882:	898b      	ldrh	r3, [r1, #12]
 8007884:	061f      	lsls	r7, r3, #24
 8007886:	b09d      	sub	sp, #116	; 0x74
 8007888:	4680      	mov	r8, r0
 800788a:	460c      	mov	r4, r1
 800788c:	4616      	mov	r6, r2
 800788e:	d50f      	bpl.n	80078b0 <_svfiprintf_r+0x34>
 8007890:	690b      	ldr	r3, [r1, #16]
 8007892:	b96b      	cbnz	r3, 80078b0 <_svfiprintf_r+0x34>
 8007894:	2140      	movs	r1, #64	; 0x40
 8007896:	f000 fabf 	bl	8007e18 <_malloc_r>
 800789a:	6020      	str	r0, [r4, #0]
 800789c:	6120      	str	r0, [r4, #16]
 800789e:	b928      	cbnz	r0, 80078ac <_svfiprintf_r+0x30>
 80078a0:	230c      	movs	r3, #12
 80078a2:	f8c8 3000 	str.w	r3, [r8]
 80078a6:	f04f 30ff 	mov.w	r0, #4294967295
 80078aa:	e0c8      	b.n	8007a3e <_svfiprintf_r+0x1c2>
 80078ac:	2340      	movs	r3, #64	; 0x40
 80078ae:	6163      	str	r3, [r4, #20]
 80078b0:	2300      	movs	r3, #0
 80078b2:	9309      	str	r3, [sp, #36]	; 0x24
 80078b4:	2320      	movs	r3, #32
 80078b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078ba:	2330      	movs	r3, #48	; 0x30
 80078bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078c0:	9503      	str	r5, [sp, #12]
 80078c2:	f04f 0b01 	mov.w	fp, #1
 80078c6:	4637      	mov	r7, r6
 80078c8:	463d      	mov	r5, r7
 80078ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80078ce:	b10b      	cbz	r3, 80078d4 <_svfiprintf_r+0x58>
 80078d0:	2b25      	cmp	r3, #37	; 0x25
 80078d2:	d13e      	bne.n	8007952 <_svfiprintf_r+0xd6>
 80078d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80078d8:	d00b      	beq.n	80078f2 <_svfiprintf_r+0x76>
 80078da:	4653      	mov	r3, sl
 80078dc:	4632      	mov	r2, r6
 80078de:	4621      	mov	r1, r4
 80078e0:	4640      	mov	r0, r8
 80078e2:	f7ff ff71 	bl	80077c8 <__ssputs_r>
 80078e6:	3001      	adds	r0, #1
 80078e8:	f000 80a4 	beq.w	8007a34 <_svfiprintf_r+0x1b8>
 80078ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ee:	4453      	add	r3, sl
 80078f0:	9309      	str	r3, [sp, #36]	; 0x24
 80078f2:	783b      	ldrb	r3, [r7, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f000 809d 	beq.w	8007a34 <_svfiprintf_r+0x1b8>
 80078fa:	2300      	movs	r3, #0
 80078fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007900:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007904:	9304      	str	r3, [sp, #16]
 8007906:	9307      	str	r3, [sp, #28]
 8007908:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800790c:	931a      	str	r3, [sp, #104]	; 0x68
 800790e:	462f      	mov	r7, r5
 8007910:	2205      	movs	r2, #5
 8007912:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007916:	4850      	ldr	r0, [pc, #320]	; (8007a58 <_svfiprintf_r+0x1dc>)
 8007918:	f7f8 fc82 	bl	8000220 <memchr>
 800791c:	9b04      	ldr	r3, [sp, #16]
 800791e:	b9d0      	cbnz	r0, 8007956 <_svfiprintf_r+0xda>
 8007920:	06d9      	lsls	r1, r3, #27
 8007922:	bf44      	itt	mi
 8007924:	2220      	movmi	r2, #32
 8007926:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800792a:	071a      	lsls	r2, r3, #28
 800792c:	bf44      	itt	mi
 800792e:	222b      	movmi	r2, #43	; 0x2b
 8007930:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007934:	782a      	ldrb	r2, [r5, #0]
 8007936:	2a2a      	cmp	r2, #42	; 0x2a
 8007938:	d015      	beq.n	8007966 <_svfiprintf_r+0xea>
 800793a:	9a07      	ldr	r2, [sp, #28]
 800793c:	462f      	mov	r7, r5
 800793e:	2000      	movs	r0, #0
 8007940:	250a      	movs	r5, #10
 8007942:	4639      	mov	r1, r7
 8007944:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007948:	3b30      	subs	r3, #48	; 0x30
 800794a:	2b09      	cmp	r3, #9
 800794c:	d94d      	bls.n	80079ea <_svfiprintf_r+0x16e>
 800794e:	b1b8      	cbz	r0, 8007980 <_svfiprintf_r+0x104>
 8007950:	e00f      	b.n	8007972 <_svfiprintf_r+0xf6>
 8007952:	462f      	mov	r7, r5
 8007954:	e7b8      	b.n	80078c8 <_svfiprintf_r+0x4c>
 8007956:	4a40      	ldr	r2, [pc, #256]	; (8007a58 <_svfiprintf_r+0x1dc>)
 8007958:	1a80      	subs	r0, r0, r2
 800795a:	fa0b f000 	lsl.w	r0, fp, r0
 800795e:	4318      	orrs	r0, r3
 8007960:	9004      	str	r0, [sp, #16]
 8007962:	463d      	mov	r5, r7
 8007964:	e7d3      	b.n	800790e <_svfiprintf_r+0x92>
 8007966:	9a03      	ldr	r2, [sp, #12]
 8007968:	1d11      	adds	r1, r2, #4
 800796a:	6812      	ldr	r2, [r2, #0]
 800796c:	9103      	str	r1, [sp, #12]
 800796e:	2a00      	cmp	r2, #0
 8007970:	db01      	blt.n	8007976 <_svfiprintf_r+0xfa>
 8007972:	9207      	str	r2, [sp, #28]
 8007974:	e004      	b.n	8007980 <_svfiprintf_r+0x104>
 8007976:	4252      	negs	r2, r2
 8007978:	f043 0302 	orr.w	r3, r3, #2
 800797c:	9207      	str	r2, [sp, #28]
 800797e:	9304      	str	r3, [sp, #16]
 8007980:	783b      	ldrb	r3, [r7, #0]
 8007982:	2b2e      	cmp	r3, #46	; 0x2e
 8007984:	d10c      	bne.n	80079a0 <_svfiprintf_r+0x124>
 8007986:	787b      	ldrb	r3, [r7, #1]
 8007988:	2b2a      	cmp	r3, #42	; 0x2a
 800798a:	d133      	bne.n	80079f4 <_svfiprintf_r+0x178>
 800798c:	9b03      	ldr	r3, [sp, #12]
 800798e:	1d1a      	adds	r2, r3, #4
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	9203      	str	r2, [sp, #12]
 8007994:	2b00      	cmp	r3, #0
 8007996:	bfb8      	it	lt
 8007998:	f04f 33ff 	movlt.w	r3, #4294967295
 800799c:	3702      	adds	r7, #2
 800799e:	9305      	str	r3, [sp, #20]
 80079a0:	4d2e      	ldr	r5, [pc, #184]	; (8007a5c <_svfiprintf_r+0x1e0>)
 80079a2:	7839      	ldrb	r1, [r7, #0]
 80079a4:	2203      	movs	r2, #3
 80079a6:	4628      	mov	r0, r5
 80079a8:	f7f8 fc3a 	bl	8000220 <memchr>
 80079ac:	b138      	cbz	r0, 80079be <_svfiprintf_r+0x142>
 80079ae:	2340      	movs	r3, #64	; 0x40
 80079b0:	1b40      	subs	r0, r0, r5
 80079b2:	fa03 f000 	lsl.w	r0, r3, r0
 80079b6:	9b04      	ldr	r3, [sp, #16]
 80079b8:	4303      	orrs	r3, r0
 80079ba:	3701      	adds	r7, #1
 80079bc:	9304      	str	r3, [sp, #16]
 80079be:	7839      	ldrb	r1, [r7, #0]
 80079c0:	4827      	ldr	r0, [pc, #156]	; (8007a60 <_svfiprintf_r+0x1e4>)
 80079c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079c6:	2206      	movs	r2, #6
 80079c8:	1c7e      	adds	r6, r7, #1
 80079ca:	f7f8 fc29 	bl	8000220 <memchr>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	d038      	beq.n	8007a44 <_svfiprintf_r+0x1c8>
 80079d2:	4b24      	ldr	r3, [pc, #144]	; (8007a64 <_svfiprintf_r+0x1e8>)
 80079d4:	bb13      	cbnz	r3, 8007a1c <_svfiprintf_r+0x1a0>
 80079d6:	9b03      	ldr	r3, [sp, #12]
 80079d8:	3307      	adds	r3, #7
 80079da:	f023 0307 	bic.w	r3, r3, #7
 80079de:	3308      	adds	r3, #8
 80079e0:	9303      	str	r3, [sp, #12]
 80079e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079e4:	444b      	add	r3, r9
 80079e6:	9309      	str	r3, [sp, #36]	; 0x24
 80079e8:	e76d      	b.n	80078c6 <_svfiprintf_r+0x4a>
 80079ea:	fb05 3202 	mla	r2, r5, r2, r3
 80079ee:	2001      	movs	r0, #1
 80079f0:	460f      	mov	r7, r1
 80079f2:	e7a6      	b.n	8007942 <_svfiprintf_r+0xc6>
 80079f4:	2300      	movs	r3, #0
 80079f6:	3701      	adds	r7, #1
 80079f8:	9305      	str	r3, [sp, #20]
 80079fa:	4619      	mov	r1, r3
 80079fc:	250a      	movs	r5, #10
 80079fe:	4638      	mov	r0, r7
 8007a00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a04:	3a30      	subs	r2, #48	; 0x30
 8007a06:	2a09      	cmp	r2, #9
 8007a08:	d903      	bls.n	8007a12 <_svfiprintf_r+0x196>
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d0c8      	beq.n	80079a0 <_svfiprintf_r+0x124>
 8007a0e:	9105      	str	r1, [sp, #20]
 8007a10:	e7c6      	b.n	80079a0 <_svfiprintf_r+0x124>
 8007a12:	fb05 2101 	mla	r1, r5, r1, r2
 8007a16:	2301      	movs	r3, #1
 8007a18:	4607      	mov	r7, r0
 8007a1a:	e7f0      	b.n	80079fe <_svfiprintf_r+0x182>
 8007a1c:	ab03      	add	r3, sp, #12
 8007a1e:	9300      	str	r3, [sp, #0]
 8007a20:	4622      	mov	r2, r4
 8007a22:	4b11      	ldr	r3, [pc, #68]	; (8007a68 <_svfiprintf_r+0x1ec>)
 8007a24:	a904      	add	r1, sp, #16
 8007a26:	4640      	mov	r0, r8
 8007a28:	f3af 8000 	nop.w
 8007a2c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007a30:	4681      	mov	r9, r0
 8007a32:	d1d6      	bne.n	80079e2 <_svfiprintf_r+0x166>
 8007a34:	89a3      	ldrh	r3, [r4, #12]
 8007a36:	065b      	lsls	r3, r3, #25
 8007a38:	f53f af35 	bmi.w	80078a6 <_svfiprintf_r+0x2a>
 8007a3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a3e:	b01d      	add	sp, #116	; 0x74
 8007a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a44:	ab03      	add	r3, sp, #12
 8007a46:	9300      	str	r3, [sp, #0]
 8007a48:	4622      	mov	r2, r4
 8007a4a:	4b07      	ldr	r3, [pc, #28]	; (8007a68 <_svfiprintf_r+0x1ec>)
 8007a4c:	a904      	add	r1, sp, #16
 8007a4e:	4640      	mov	r0, r8
 8007a50:	f000 f882 	bl	8007b58 <_printf_i>
 8007a54:	e7ea      	b.n	8007a2c <_svfiprintf_r+0x1b0>
 8007a56:	bf00      	nop
 8007a58:	08009cb8 	.word	0x08009cb8
 8007a5c:	08009cbe 	.word	0x08009cbe
 8007a60:	08009cc2 	.word	0x08009cc2
 8007a64:	00000000 	.word	0x00000000
 8007a68:	080077c9 	.word	0x080077c9

08007a6c <_printf_common>:
 8007a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a70:	4691      	mov	r9, r2
 8007a72:	461f      	mov	r7, r3
 8007a74:	688a      	ldr	r2, [r1, #8]
 8007a76:	690b      	ldr	r3, [r1, #16]
 8007a78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	bfb8      	it	lt
 8007a80:	4613      	movlt	r3, r2
 8007a82:	f8c9 3000 	str.w	r3, [r9]
 8007a86:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	460c      	mov	r4, r1
 8007a8e:	b112      	cbz	r2, 8007a96 <_printf_common+0x2a>
 8007a90:	3301      	adds	r3, #1
 8007a92:	f8c9 3000 	str.w	r3, [r9]
 8007a96:	6823      	ldr	r3, [r4, #0]
 8007a98:	0699      	lsls	r1, r3, #26
 8007a9a:	bf42      	ittt	mi
 8007a9c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007aa0:	3302      	addmi	r3, #2
 8007aa2:	f8c9 3000 	strmi.w	r3, [r9]
 8007aa6:	6825      	ldr	r5, [r4, #0]
 8007aa8:	f015 0506 	ands.w	r5, r5, #6
 8007aac:	d107      	bne.n	8007abe <_printf_common+0x52>
 8007aae:	f104 0a19 	add.w	sl, r4, #25
 8007ab2:	68e3      	ldr	r3, [r4, #12]
 8007ab4:	f8d9 2000 	ldr.w	r2, [r9]
 8007ab8:	1a9b      	subs	r3, r3, r2
 8007aba:	42ab      	cmp	r3, r5
 8007abc:	dc28      	bgt.n	8007b10 <_printf_common+0xa4>
 8007abe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007ac2:	6822      	ldr	r2, [r4, #0]
 8007ac4:	3300      	adds	r3, #0
 8007ac6:	bf18      	it	ne
 8007ac8:	2301      	movne	r3, #1
 8007aca:	0692      	lsls	r2, r2, #26
 8007acc:	d42d      	bmi.n	8007b2a <_printf_common+0xbe>
 8007ace:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ad2:	4639      	mov	r1, r7
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	47c0      	blx	r8
 8007ad8:	3001      	adds	r0, #1
 8007ada:	d020      	beq.n	8007b1e <_printf_common+0xb2>
 8007adc:	6823      	ldr	r3, [r4, #0]
 8007ade:	68e5      	ldr	r5, [r4, #12]
 8007ae0:	f8d9 2000 	ldr.w	r2, [r9]
 8007ae4:	f003 0306 	and.w	r3, r3, #6
 8007ae8:	2b04      	cmp	r3, #4
 8007aea:	bf08      	it	eq
 8007aec:	1aad      	subeq	r5, r5, r2
 8007aee:	68a3      	ldr	r3, [r4, #8]
 8007af0:	6922      	ldr	r2, [r4, #16]
 8007af2:	bf0c      	ite	eq
 8007af4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007af8:	2500      	movne	r5, #0
 8007afa:	4293      	cmp	r3, r2
 8007afc:	bfc4      	itt	gt
 8007afe:	1a9b      	subgt	r3, r3, r2
 8007b00:	18ed      	addgt	r5, r5, r3
 8007b02:	f04f 0900 	mov.w	r9, #0
 8007b06:	341a      	adds	r4, #26
 8007b08:	454d      	cmp	r5, r9
 8007b0a:	d11a      	bne.n	8007b42 <_printf_common+0xd6>
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	e008      	b.n	8007b22 <_printf_common+0xb6>
 8007b10:	2301      	movs	r3, #1
 8007b12:	4652      	mov	r2, sl
 8007b14:	4639      	mov	r1, r7
 8007b16:	4630      	mov	r0, r6
 8007b18:	47c0      	blx	r8
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	d103      	bne.n	8007b26 <_printf_common+0xba>
 8007b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b26:	3501      	adds	r5, #1
 8007b28:	e7c3      	b.n	8007ab2 <_printf_common+0x46>
 8007b2a:	18e1      	adds	r1, r4, r3
 8007b2c:	1c5a      	adds	r2, r3, #1
 8007b2e:	2030      	movs	r0, #48	; 0x30
 8007b30:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b34:	4422      	add	r2, r4
 8007b36:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b3a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b3e:	3302      	adds	r3, #2
 8007b40:	e7c5      	b.n	8007ace <_printf_common+0x62>
 8007b42:	2301      	movs	r3, #1
 8007b44:	4622      	mov	r2, r4
 8007b46:	4639      	mov	r1, r7
 8007b48:	4630      	mov	r0, r6
 8007b4a:	47c0      	blx	r8
 8007b4c:	3001      	adds	r0, #1
 8007b4e:	d0e6      	beq.n	8007b1e <_printf_common+0xb2>
 8007b50:	f109 0901 	add.w	r9, r9, #1
 8007b54:	e7d8      	b.n	8007b08 <_printf_common+0x9c>
	...

08007b58 <_printf_i>:
 8007b58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b5c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007b60:	460c      	mov	r4, r1
 8007b62:	7e09      	ldrb	r1, [r1, #24]
 8007b64:	b085      	sub	sp, #20
 8007b66:	296e      	cmp	r1, #110	; 0x6e
 8007b68:	4617      	mov	r7, r2
 8007b6a:	4606      	mov	r6, r0
 8007b6c:	4698      	mov	r8, r3
 8007b6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b70:	f000 80b3 	beq.w	8007cda <_printf_i+0x182>
 8007b74:	d822      	bhi.n	8007bbc <_printf_i+0x64>
 8007b76:	2963      	cmp	r1, #99	; 0x63
 8007b78:	d036      	beq.n	8007be8 <_printf_i+0x90>
 8007b7a:	d80a      	bhi.n	8007b92 <_printf_i+0x3a>
 8007b7c:	2900      	cmp	r1, #0
 8007b7e:	f000 80b9 	beq.w	8007cf4 <_printf_i+0x19c>
 8007b82:	2958      	cmp	r1, #88	; 0x58
 8007b84:	f000 8083 	beq.w	8007c8e <_printf_i+0x136>
 8007b88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b8c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007b90:	e032      	b.n	8007bf8 <_printf_i+0xa0>
 8007b92:	2964      	cmp	r1, #100	; 0x64
 8007b94:	d001      	beq.n	8007b9a <_printf_i+0x42>
 8007b96:	2969      	cmp	r1, #105	; 0x69
 8007b98:	d1f6      	bne.n	8007b88 <_printf_i+0x30>
 8007b9a:	6820      	ldr	r0, [r4, #0]
 8007b9c:	6813      	ldr	r3, [r2, #0]
 8007b9e:	0605      	lsls	r5, r0, #24
 8007ba0:	f103 0104 	add.w	r1, r3, #4
 8007ba4:	d52a      	bpl.n	8007bfc <_printf_i+0xa4>
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	6011      	str	r1, [r2, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	da03      	bge.n	8007bb6 <_printf_i+0x5e>
 8007bae:	222d      	movs	r2, #45	; 0x2d
 8007bb0:	425b      	negs	r3, r3
 8007bb2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007bb6:	486f      	ldr	r0, [pc, #444]	; (8007d74 <_printf_i+0x21c>)
 8007bb8:	220a      	movs	r2, #10
 8007bba:	e039      	b.n	8007c30 <_printf_i+0xd8>
 8007bbc:	2973      	cmp	r1, #115	; 0x73
 8007bbe:	f000 809d 	beq.w	8007cfc <_printf_i+0x1a4>
 8007bc2:	d808      	bhi.n	8007bd6 <_printf_i+0x7e>
 8007bc4:	296f      	cmp	r1, #111	; 0x6f
 8007bc6:	d020      	beq.n	8007c0a <_printf_i+0xb2>
 8007bc8:	2970      	cmp	r1, #112	; 0x70
 8007bca:	d1dd      	bne.n	8007b88 <_printf_i+0x30>
 8007bcc:	6823      	ldr	r3, [r4, #0]
 8007bce:	f043 0320 	orr.w	r3, r3, #32
 8007bd2:	6023      	str	r3, [r4, #0]
 8007bd4:	e003      	b.n	8007bde <_printf_i+0x86>
 8007bd6:	2975      	cmp	r1, #117	; 0x75
 8007bd8:	d017      	beq.n	8007c0a <_printf_i+0xb2>
 8007bda:	2978      	cmp	r1, #120	; 0x78
 8007bdc:	d1d4      	bne.n	8007b88 <_printf_i+0x30>
 8007bde:	2378      	movs	r3, #120	; 0x78
 8007be0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007be4:	4864      	ldr	r0, [pc, #400]	; (8007d78 <_printf_i+0x220>)
 8007be6:	e055      	b.n	8007c94 <_printf_i+0x13c>
 8007be8:	6813      	ldr	r3, [r2, #0]
 8007bea:	1d19      	adds	r1, r3, #4
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	6011      	str	r1, [r2, #0]
 8007bf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e08c      	b.n	8007d16 <_printf_i+0x1be>
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	6011      	str	r1, [r2, #0]
 8007c00:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007c04:	bf18      	it	ne
 8007c06:	b21b      	sxthne	r3, r3
 8007c08:	e7cf      	b.n	8007baa <_printf_i+0x52>
 8007c0a:	6813      	ldr	r3, [r2, #0]
 8007c0c:	6825      	ldr	r5, [r4, #0]
 8007c0e:	1d18      	adds	r0, r3, #4
 8007c10:	6010      	str	r0, [r2, #0]
 8007c12:	0628      	lsls	r0, r5, #24
 8007c14:	d501      	bpl.n	8007c1a <_printf_i+0xc2>
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	e002      	b.n	8007c20 <_printf_i+0xc8>
 8007c1a:	0668      	lsls	r0, r5, #25
 8007c1c:	d5fb      	bpl.n	8007c16 <_printf_i+0xbe>
 8007c1e:	881b      	ldrh	r3, [r3, #0]
 8007c20:	4854      	ldr	r0, [pc, #336]	; (8007d74 <_printf_i+0x21c>)
 8007c22:	296f      	cmp	r1, #111	; 0x6f
 8007c24:	bf14      	ite	ne
 8007c26:	220a      	movne	r2, #10
 8007c28:	2208      	moveq	r2, #8
 8007c2a:	2100      	movs	r1, #0
 8007c2c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c30:	6865      	ldr	r5, [r4, #4]
 8007c32:	60a5      	str	r5, [r4, #8]
 8007c34:	2d00      	cmp	r5, #0
 8007c36:	f2c0 8095 	blt.w	8007d64 <_printf_i+0x20c>
 8007c3a:	6821      	ldr	r1, [r4, #0]
 8007c3c:	f021 0104 	bic.w	r1, r1, #4
 8007c40:	6021      	str	r1, [r4, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d13d      	bne.n	8007cc2 <_printf_i+0x16a>
 8007c46:	2d00      	cmp	r5, #0
 8007c48:	f040 808e 	bne.w	8007d68 <_printf_i+0x210>
 8007c4c:	4665      	mov	r5, ip
 8007c4e:	2a08      	cmp	r2, #8
 8007c50:	d10b      	bne.n	8007c6a <_printf_i+0x112>
 8007c52:	6823      	ldr	r3, [r4, #0]
 8007c54:	07db      	lsls	r3, r3, #31
 8007c56:	d508      	bpl.n	8007c6a <_printf_i+0x112>
 8007c58:	6923      	ldr	r3, [r4, #16]
 8007c5a:	6862      	ldr	r2, [r4, #4]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	bfde      	ittt	le
 8007c60:	2330      	movle	r3, #48	; 0x30
 8007c62:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c66:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c6a:	ebac 0305 	sub.w	r3, ip, r5
 8007c6e:	6123      	str	r3, [r4, #16]
 8007c70:	f8cd 8000 	str.w	r8, [sp]
 8007c74:	463b      	mov	r3, r7
 8007c76:	aa03      	add	r2, sp, #12
 8007c78:	4621      	mov	r1, r4
 8007c7a:	4630      	mov	r0, r6
 8007c7c:	f7ff fef6 	bl	8007a6c <_printf_common>
 8007c80:	3001      	adds	r0, #1
 8007c82:	d14d      	bne.n	8007d20 <_printf_i+0x1c8>
 8007c84:	f04f 30ff 	mov.w	r0, #4294967295
 8007c88:	b005      	add	sp, #20
 8007c8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c8e:	4839      	ldr	r0, [pc, #228]	; (8007d74 <_printf_i+0x21c>)
 8007c90:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007c94:	6813      	ldr	r3, [r2, #0]
 8007c96:	6821      	ldr	r1, [r4, #0]
 8007c98:	1d1d      	adds	r5, r3, #4
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6015      	str	r5, [r2, #0]
 8007c9e:	060a      	lsls	r2, r1, #24
 8007ca0:	d50b      	bpl.n	8007cba <_printf_i+0x162>
 8007ca2:	07ca      	lsls	r2, r1, #31
 8007ca4:	bf44      	itt	mi
 8007ca6:	f041 0120 	orrmi.w	r1, r1, #32
 8007caa:	6021      	strmi	r1, [r4, #0]
 8007cac:	b91b      	cbnz	r3, 8007cb6 <_printf_i+0x15e>
 8007cae:	6822      	ldr	r2, [r4, #0]
 8007cb0:	f022 0220 	bic.w	r2, r2, #32
 8007cb4:	6022      	str	r2, [r4, #0]
 8007cb6:	2210      	movs	r2, #16
 8007cb8:	e7b7      	b.n	8007c2a <_printf_i+0xd2>
 8007cba:	064d      	lsls	r5, r1, #25
 8007cbc:	bf48      	it	mi
 8007cbe:	b29b      	uxthmi	r3, r3
 8007cc0:	e7ef      	b.n	8007ca2 <_printf_i+0x14a>
 8007cc2:	4665      	mov	r5, ip
 8007cc4:	fbb3 f1f2 	udiv	r1, r3, r2
 8007cc8:	fb02 3311 	mls	r3, r2, r1, r3
 8007ccc:	5cc3      	ldrb	r3, [r0, r3]
 8007cce:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	2900      	cmp	r1, #0
 8007cd6:	d1f5      	bne.n	8007cc4 <_printf_i+0x16c>
 8007cd8:	e7b9      	b.n	8007c4e <_printf_i+0xf6>
 8007cda:	6813      	ldr	r3, [r2, #0]
 8007cdc:	6825      	ldr	r5, [r4, #0]
 8007cde:	6961      	ldr	r1, [r4, #20]
 8007ce0:	1d18      	adds	r0, r3, #4
 8007ce2:	6010      	str	r0, [r2, #0]
 8007ce4:	0628      	lsls	r0, r5, #24
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	d501      	bpl.n	8007cee <_printf_i+0x196>
 8007cea:	6019      	str	r1, [r3, #0]
 8007cec:	e002      	b.n	8007cf4 <_printf_i+0x19c>
 8007cee:	066a      	lsls	r2, r5, #25
 8007cf0:	d5fb      	bpl.n	8007cea <_printf_i+0x192>
 8007cf2:	8019      	strh	r1, [r3, #0]
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	6123      	str	r3, [r4, #16]
 8007cf8:	4665      	mov	r5, ip
 8007cfa:	e7b9      	b.n	8007c70 <_printf_i+0x118>
 8007cfc:	6813      	ldr	r3, [r2, #0]
 8007cfe:	1d19      	adds	r1, r3, #4
 8007d00:	6011      	str	r1, [r2, #0]
 8007d02:	681d      	ldr	r5, [r3, #0]
 8007d04:	6862      	ldr	r2, [r4, #4]
 8007d06:	2100      	movs	r1, #0
 8007d08:	4628      	mov	r0, r5
 8007d0a:	f7f8 fa89 	bl	8000220 <memchr>
 8007d0e:	b108      	cbz	r0, 8007d14 <_printf_i+0x1bc>
 8007d10:	1b40      	subs	r0, r0, r5
 8007d12:	6060      	str	r0, [r4, #4]
 8007d14:	6863      	ldr	r3, [r4, #4]
 8007d16:	6123      	str	r3, [r4, #16]
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d1e:	e7a7      	b.n	8007c70 <_printf_i+0x118>
 8007d20:	6923      	ldr	r3, [r4, #16]
 8007d22:	462a      	mov	r2, r5
 8007d24:	4639      	mov	r1, r7
 8007d26:	4630      	mov	r0, r6
 8007d28:	47c0      	blx	r8
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	d0aa      	beq.n	8007c84 <_printf_i+0x12c>
 8007d2e:	6823      	ldr	r3, [r4, #0]
 8007d30:	079b      	lsls	r3, r3, #30
 8007d32:	d413      	bmi.n	8007d5c <_printf_i+0x204>
 8007d34:	68e0      	ldr	r0, [r4, #12]
 8007d36:	9b03      	ldr	r3, [sp, #12]
 8007d38:	4298      	cmp	r0, r3
 8007d3a:	bfb8      	it	lt
 8007d3c:	4618      	movlt	r0, r3
 8007d3e:	e7a3      	b.n	8007c88 <_printf_i+0x130>
 8007d40:	2301      	movs	r3, #1
 8007d42:	464a      	mov	r2, r9
 8007d44:	4639      	mov	r1, r7
 8007d46:	4630      	mov	r0, r6
 8007d48:	47c0      	blx	r8
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	d09a      	beq.n	8007c84 <_printf_i+0x12c>
 8007d4e:	3501      	adds	r5, #1
 8007d50:	68e3      	ldr	r3, [r4, #12]
 8007d52:	9a03      	ldr	r2, [sp, #12]
 8007d54:	1a9b      	subs	r3, r3, r2
 8007d56:	42ab      	cmp	r3, r5
 8007d58:	dcf2      	bgt.n	8007d40 <_printf_i+0x1e8>
 8007d5a:	e7eb      	b.n	8007d34 <_printf_i+0x1dc>
 8007d5c:	2500      	movs	r5, #0
 8007d5e:	f104 0919 	add.w	r9, r4, #25
 8007d62:	e7f5      	b.n	8007d50 <_printf_i+0x1f8>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d1ac      	bne.n	8007cc2 <_printf_i+0x16a>
 8007d68:	7803      	ldrb	r3, [r0, #0]
 8007d6a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d6e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d72:	e76c      	b.n	8007c4e <_printf_i+0xf6>
 8007d74:	08009cc9 	.word	0x08009cc9
 8007d78:	08009cda 	.word	0x08009cda

08007d7c <_free_r>:
 8007d7c:	b538      	push	{r3, r4, r5, lr}
 8007d7e:	4605      	mov	r5, r0
 8007d80:	2900      	cmp	r1, #0
 8007d82:	d045      	beq.n	8007e10 <_free_r+0x94>
 8007d84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d88:	1f0c      	subs	r4, r1, #4
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	bfb8      	it	lt
 8007d8e:	18e4      	addlt	r4, r4, r3
 8007d90:	f000 f8d2 	bl	8007f38 <__malloc_lock>
 8007d94:	4a1f      	ldr	r2, [pc, #124]	; (8007e14 <_free_r+0x98>)
 8007d96:	6813      	ldr	r3, [r2, #0]
 8007d98:	4610      	mov	r0, r2
 8007d9a:	b933      	cbnz	r3, 8007daa <_free_r+0x2e>
 8007d9c:	6063      	str	r3, [r4, #4]
 8007d9e:	6014      	str	r4, [r2, #0]
 8007da0:	4628      	mov	r0, r5
 8007da2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007da6:	f000 b8c8 	b.w	8007f3a <__malloc_unlock>
 8007daa:	42a3      	cmp	r3, r4
 8007dac:	d90c      	bls.n	8007dc8 <_free_r+0x4c>
 8007dae:	6821      	ldr	r1, [r4, #0]
 8007db0:	1862      	adds	r2, r4, r1
 8007db2:	4293      	cmp	r3, r2
 8007db4:	bf04      	itt	eq
 8007db6:	681a      	ldreq	r2, [r3, #0]
 8007db8:	685b      	ldreq	r3, [r3, #4]
 8007dba:	6063      	str	r3, [r4, #4]
 8007dbc:	bf04      	itt	eq
 8007dbe:	1852      	addeq	r2, r2, r1
 8007dc0:	6022      	streq	r2, [r4, #0]
 8007dc2:	6004      	str	r4, [r0, #0]
 8007dc4:	e7ec      	b.n	8007da0 <_free_r+0x24>
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	b10a      	cbz	r2, 8007dd0 <_free_r+0x54>
 8007dcc:	42a2      	cmp	r2, r4
 8007dce:	d9fa      	bls.n	8007dc6 <_free_r+0x4a>
 8007dd0:	6819      	ldr	r1, [r3, #0]
 8007dd2:	1858      	adds	r0, r3, r1
 8007dd4:	42a0      	cmp	r0, r4
 8007dd6:	d10b      	bne.n	8007df0 <_free_r+0x74>
 8007dd8:	6820      	ldr	r0, [r4, #0]
 8007dda:	4401      	add	r1, r0
 8007ddc:	1858      	adds	r0, r3, r1
 8007dde:	4282      	cmp	r2, r0
 8007de0:	6019      	str	r1, [r3, #0]
 8007de2:	d1dd      	bne.n	8007da0 <_free_r+0x24>
 8007de4:	6810      	ldr	r0, [r2, #0]
 8007de6:	6852      	ldr	r2, [r2, #4]
 8007de8:	605a      	str	r2, [r3, #4]
 8007dea:	4401      	add	r1, r0
 8007dec:	6019      	str	r1, [r3, #0]
 8007dee:	e7d7      	b.n	8007da0 <_free_r+0x24>
 8007df0:	d902      	bls.n	8007df8 <_free_r+0x7c>
 8007df2:	230c      	movs	r3, #12
 8007df4:	602b      	str	r3, [r5, #0]
 8007df6:	e7d3      	b.n	8007da0 <_free_r+0x24>
 8007df8:	6820      	ldr	r0, [r4, #0]
 8007dfa:	1821      	adds	r1, r4, r0
 8007dfc:	428a      	cmp	r2, r1
 8007dfe:	bf04      	itt	eq
 8007e00:	6811      	ldreq	r1, [r2, #0]
 8007e02:	6852      	ldreq	r2, [r2, #4]
 8007e04:	6062      	str	r2, [r4, #4]
 8007e06:	bf04      	itt	eq
 8007e08:	1809      	addeq	r1, r1, r0
 8007e0a:	6021      	streq	r1, [r4, #0]
 8007e0c:	605c      	str	r4, [r3, #4]
 8007e0e:	e7c7      	b.n	8007da0 <_free_r+0x24>
 8007e10:	bd38      	pop	{r3, r4, r5, pc}
 8007e12:	bf00      	nop
 8007e14:	200000e8 	.word	0x200000e8

08007e18 <_malloc_r>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	1ccd      	adds	r5, r1, #3
 8007e1c:	f025 0503 	bic.w	r5, r5, #3
 8007e20:	3508      	adds	r5, #8
 8007e22:	2d0c      	cmp	r5, #12
 8007e24:	bf38      	it	cc
 8007e26:	250c      	movcc	r5, #12
 8007e28:	2d00      	cmp	r5, #0
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	db01      	blt.n	8007e32 <_malloc_r+0x1a>
 8007e2e:	42a9      	cmp	r1, r5
 8007e30:	d903      	bls.n	8007e3a <_malloc_r+0x22>
 8007e32:	230c      	movs	r3, #12
 8007e34:	6033      	str	r3, [r6, #0]
 8007e36:	2000      	movs	r0, #0
 8007e38:	bd70      	pop	{r4, r5, r6, pc}
 8007e3a:	f000 f87d 	bl	8007f38 <__malloc_lock>
 8007e3e:	4a21      	ldr	r2, [pc, #132]	; (8007ec4 <_malloc_r+0xac>)
 8007e40:	6814      	ldr	r4, [r2, #0]
 8007e42:	4621      	mov	r1, r4
 8007e44:	b991      	cbnz	r1, 8007e6c <_malloc_r+0x54>
 8007e46:	4c20      	ldr	r4, [pc, #128]	; (8007ec8 <_malloc_r+0xb0>)
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	b91b      	cbnz	r3, 8007e54 <_malloc_r+0x3c>
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	f000 f863 	bl	8007f18 <_sbrk_r>
 8007e52:	6020      	str	r0, [r4, #0]
 8007e54:	4629      	mov	r1, r5
 8007e56:	4630      	mov	r0, r6
 8007e58:	f000 f85e 	bl	8007f18 <_sbrk_r>
 8007e5c:	1c43      	adds	r3, r0, #1
 8007e5e:	d124      	bne.n	8007eaa <_malloc_r+0x92>
 8007e60:	230c      	movs	r3, #12
 8007e62:	6033      	str	r3, [r6, #0]
 8007e64:	4630      	mov	r0, r6
 8007e66:	f000 f868 	bl	8007f3a <__malloc_unlock>
 8007e6a:	e7e4      	b.n	8007e36 <_malloc_r+0x1e>
 8007e6c:	680b      	ldr	r3, [r1, #0]
 8007e6e:	1b5b      	subs	r3, r3, r5
 8007e70:	d418      	bmi.n	8007ea4 <_malloc_r+0x8c>
 8007e72:	2b0b      	cmp	r3, #11
 8007e74:	d90f      	bls.n	8007e96 <_malloc_r+0x7e>
 8007e76:	600b      	str	r3, [r1, #0]
 8007e78:	50cd      	str	r5, [r1, r3]
 8007e7a:	18cc      	adds	r4, r1, r3
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	f000 f85c 	bl	8007f3a <__malloc_unlock>
 8007e82:	f104 000b 	add.w	r0, r4, #11
 8007e86:	1d23      	adds	r3, r4, #4
 8007e88:	f020 0007 	bic.w	r0, r0, #7
 8007e8c:	1ac3      	subs	r3, r0, r3
 8007e8e:	d0d3      	beq.n	8007e38 <_malloc_r+0x20>
 8007e90:	425a      	negs	r2, r3
 8007e92:	50e2      	str	r2, [r4, r3]
 8007e94:	e7d0      	b.n	8007e38 <_malloc_r+0x20>
 8007e96:	428c      	cmp	r4, r1
 8007e98:	684b      	ldr	r3, [r1, #4]
 8007e9a:	bf16      	itet	ne
 8007e9c:	6063      	strne	r3, [r4, #4]
 8007e9e:	6013      	streq	r3, [r2, #0]
 8007ea0:	460c      	movne	r4, r1
 8007ea2:	e7eb      	b.n	8007e7c <_malloc_r+0x64>
 8007ea4:	460c      	mov	r4, r1
 8007ea6:	6849      	ldr	r1, [r1, #4]
 8007ea8:	e7cc      	b.n	8007e44 <_malloc_r+0x2c>
 8007eaa:	1cc4      	adds	r4, r0, #3
 8007eac:	f024 0403 	bic.w	r4, r4, #3
 8007eb0:	42a0      	cmp	r0, r4
 8007eb2:	d005      	beq.n	8007ec0 <_malloc_r+0xa8>
 8007eb4:	1a21      	subs	r1, r4, r0
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	f000 f82e 	bl	8007f18 <_sbrk_r>
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	d0cf      	beq.n	8007e60 <_malloc_r+0x48>
 8007ec0:	6025      	str	r5, [r4, #0]
 8007ec2:	e7db      	b.n	8007e7c <_malloc_r+0x64>
 8007ec4:	200000e8 	.word	0x200000e8
 8007ec8:	200000ec 	.word	0x200000ec

08007ecc <_realloc_r>:
 8007ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ece:	4607      	mov	r7, r0
 8007ed0:	4614      	mov	r4, r2
 8007ed2:	460e      	mov	r6, r1
 8007ed4:	b921      	cbnz	r1, 8007ee0 <_realloc_r+0x14>
 8007ed6:	4611      	mov	r1, r2
 8007ed8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007edc:	f7ff bf9c 	b.w	8007e18 <_malloc_r>
 8007ee0:	b922      	cbnz	r2, 8007eec <_realloc_r+0x20>
 8007ee2:	f7ff ff4b 	bl	8007d7c <_free_r>
 8007ee6:	4625      	mov	r5, r4
 8007ee8:	4628      	mov	r0, r5
 8007eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007eec:	f000 f826 	bl	8007f3c <_malloc_usable_size_r>
 8007ef0:	42a0      	cmp	r0, r4
 8007ef2:	d20f      	bcs.n	8007f14 <_realloc_r+0x48>
 8007ef4:	4621      	mov	r1, r4
 8007ef6:	4638      	mov	r0, r7
 8007ef8:	f7ff ff8e 	bl	8007e18 <_malloc_r>
 8007efc:	4605      	mov	r5, r0
 8007efe:	2800      	cmp	r0, #0
 8007f00:	d0f2      	beq.n	8007ee8 <_realloc_r+0x1c>
 8007f02:	4631      	mov	r1, r6
 8007f04:	4622      	mov	r2, r4
 8007f06:	f7ff fc13 	bl	8007730 <memcpy>
 8007f0a:	4631      	mov	r1, r6
 8007f0c:	4638      	mov	r0, r7
 8007f0e:	f7ff ff35 	bl	8007d7c <_free_r>
 8007f12:	e7e9      	b.n	8007ee8 <_realloc_r+0x1c>
 8007f14:	4635      	mov	r5, r6
 8007f16:	e7e7      	b.n	8007ee8 <_realloc_r+0x1c>

08007f18 <_sbrk_r>:
 8007f18:	b538      	push	{r3, r4, r5, lr}
 8007f1a:	4c06      	ldr	r4, [pc, #24]	; (8007f34 <_sbrk_r+0x1c>)
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	4605      	mov	r5, r0
 8007f20:	4608      	mov	r0, r1
 8007f22:	6023      	str	r3, [r4, #0]
 8007f24:	f7fb fb4c 	bl	80035c0 <_sbrk>
 8007f28:	1c43      	adds	r3, r0, #1
 8007f2a:	d102      	bne.n	8007f32 <_sbrk_r+0x1a>
 8007f2c:	6823      	ldr	r3, [r4, #0]
 8007f2e:	b103      	cbz	r3, 8007f32 <_sbrk_r+0x1a>
 8007f30:	602b      	str	r3, [r5, #0]
 8007f32:	bd38      	pop	{r3, r4, r5, pc}
 8007f34:	200085e4 	.word	0x200085e4

08007f38 <__malloc_lock>:
 8007f38:	4770      	bx	lr

08007f3a <__malloc_unlock>:
 8007f3a:	4770      	bx	lr

08007f3c <_malloc_usable_size_r>:
 8007f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f40:	1f18      	subs	r0, r3, #4
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	bfbc      	itt	lt
 8007f46:	580b      	ldrlt	r3, [r1, r0]
 8007f48:	18c0      	addlt	r0, r0, r3
 8007f4a:	4770      	bx	lr

08007f4c <asin>:
 8007f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f4e:	ed2d 8b02 	vpush	{d8}
 8007f52:	4e26      	ldr	r6, [pc, #152]	; (8007fec <asin+0xa0>)
 8007f54:	b08b      	sub	sp, #44	; 0x2c
 8007f56:	ec55 4b10 	vmov	r4, r5, d0
 8007f5a:	f000 f9c1 	bl	80082e0 <__ieee754_asin>
 8007f5e:	f996 3000 	ldrsb.w	r3, [r6]
 8007f62:	eeb0 8a40 	vmov.f32	s16, s0
 8007f66:	eef0 8a60 	vmov.f32	s17, s1
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	d036      	beq.n	8007fdc <asin+0x90>
 8007f6e:	4622      	mov	r2, r4
 8007f70:	462b      	mov	r3, r5
 8007f72:	4620      	mov	r0, r4
 8007f74:	4629      	mov	r1, r5
 8007f76:	f7f8 fdf9 	bl	8000b6c <__aeabi_dcmpun>
 8007f7a:	4607      	mov	r7, r0
 8007f7c:	bb70      	cbnz	r0, 8007fdc <asin+0x90>
 8007f7e:	ec45 4b10 	vmov	d0, r4, r5
 8007f82:	f001 f97b 	bl	800927c <fabs>
 8007f86:	2200      	movs	r2, #0
 8007f88:	4b19      	ldr	r3, [pc, #100]	; (8007ff0 <asin+0xa4>)
 8007f8a:	ec51 0b10 	vmov	r0, r1, d0
 8007f8e:	f7f8 fde3 	bl	8000b58 <__aeabi_dcmpgt>
 8007f92:	b318      	cbz	r0, 8007fdc <asin+0x90>
 8007f94:	2301      	movs	r3, #1
 8007f96:	9300      	str	r3, [sp, #0]
 8007f98:	4816      	ldr	r0, [pc, #88]	; (8007ff4 <asin+0xa8>)
 8007f9a:	4b17      	ldr	r3, [pc, #92]	; (8007ff8 <asin+0xac>)
 8007f9c:	9301      	str	r3, [sp, #4]
 8007f9e:	9708      	str	r7, [sp, #32]
 8007fa0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007fa4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007fa8:	f001 f97e 	bl	80092a8 <nan>
 8007fac:	f996 3000 	ldrsb.w	r3, [r6]
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	ed8d 0b06 	vstr	d0, [sp, #24]
 8007fb6:	d104      	bne.n	8007fc2 <asin+0x76>
 8007fb8:	f7ff fb90 	bl	80076dc <__errno>
 8007fbc:	2321      	movs	r3, #33	; 0x21
 8007fbe:	6003      	str	r3, [r0, #0]
 8007fc0:	e004      	b.n	8007fcc <asin+0x80>
 8007fc2:	4668      	mov	r0, sp
 8007fc4:	f001 f96b 	bl	800929e <matherr>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	d0f5      	beq.n	8007fb8 <asin+0x6c>
 8007fcc:	9b08      	ldr	r3, [sp, #32]
 8007fce:	b11b      	cbz	r3, 8007fd8 <asin+0x8c>
 8007fd0:	f7ff fb84 	bl	80076dc <__errno>
 8007fd4:	9b08      	ldr	r3, [sp, #32]
 8007fd6:	6003      	str	r3, [r0, #0]
 8007fd8:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007fdc:	eeb0 0a48 	vmov.f32	s0, s16
 8007fe0:	eef0 0a68 	vmov.f32	s1, s17
 8007fe4:	b00b      	add	sp, #44	; 0x2c
 8007fe6:	ecbd 8b02 	vpop	{d8}
 8007fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fec:	20000084 	.word	0x20000084
 8007ff0:	3ff00000 	.word	0x3ff00000
 8007ff4:	08009cbd 	.word	0x08009cbd
 8007ff8:	08009ceb 	.word	0x08009ceb

08007ffc <pow>:
 8007ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008000:	ed2d 8b04 	vpush	{d8-d9}
 8008004:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80082d8 <pow+0x2dc>
 8008008:	b08d      	sub	sp, #52	; 0x34
 800800a:	ec57 6b10 	vmov	r6, r7, d0
 800800e:	ec55 4b11 	vmov	r4, r5, d1
 8008012:	f000 fb75 	bl	8008700 <__ieee754_pow>
 8008016:	f999 3000 	ldrsb.w	r3, [r9]
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	3301      	adds	r3, #1
 800801e:	eeb0 8a40 	vmov.f32	s16, s0
 8008022:	eef0 8a60 	vmov.f32	s17, s1
 8008026:	46c8      	mov	r8, r9
 8008028:	d05f      	beq.n	80080ea <pow+0xee>
 800802a:	4622      	mov	r2, r4
 800802c:	462b      	mov	r3, r5
 800802e:	4620      	mov	r0, r4
 8008030:	4629      	mov	r1, r5
 8008032:	f7f8 fd9b 	bl	8000b6c <__aeabi_dcmpun>
 8008036:	4683      	mov	fp, r0
 8008038:	2800      	cmp	r0, #0
 800803a:	d156      	bne.n	80080ea <pow+0xee>
 800803c:	4632      	mov	r2, r6
 800803e:	463b      	mov	r3, r7
 8008040:	4630      	mov	r0, r6
 8008042:	4639      	mov	r1, r7
 8008044:	f7f8 fd92 	bl	8000b6c <__aeabi_dcmpun>
 8008048:	9001      	str	r0, [sp, #4]
 800804a:	b1e8      	cbz	r0, 8008088 <pow+0x8c>
 800804c:	2200      	movs	r2, #0
 800804e:	2300      	movs	r3, #0
 8008050:	4620      	mov	r0, r4
 8008052:	4629      	mov	r1, r5
 8008054:	f7f8 fd58 	bl	8000b08 <__aeabi_dcmpeq>
 8008058:	2800      	cmp	r0, #0
 800805a:	d046      	beq.n	80080ea <pow+0xee>
 800805c:	2301      	movs	r3, #1
 800805e:	9302      	str	r3, [sp, #8]
 8008060:	4b96      	ldr	r3, [pc, #600]	; (80082bc <pow+0x2c0>)
 8008062:	9303      	str	r3, [sp, #12]
 8008064:	4b96      	ldr	r3, [pc, #600]	; (80082c0 <pow+0x2c4>)
 8008066:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800806a:	2200      	movs	r2, #0
 800806c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008070:	9b00      	ldr	r3, [sp, #0]
 8008072:	2b02      	cmp	r3, #2
 8008074:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008078:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800807c:	d033      	beq.n	80080e6 <pow+0xea>
 800807e:	a802      	add	r0, sp, #8
 8008080:	f001 f90d 	bl	800929e <matherr>
 8008084:	bb48      	cbnz	r0, 80080da <pow+0xde>
 8008086:	e05d      	b.n	8008144 <pow+0x148>
 8008088:	f04f 0a00 	mov.w	sl, #0
 800808c:	f04f 0b00 	mov.w	fp, #0
 8008090:	4652      	mov	r2, sl
 8008092:	465b      	mov	r3, fp
 8008094:	4630      	mov	r0, r6
 8008096:	4639      	mov	r1, r7
 8008098:	f7f8 fd36 	bl	8000b08 <__aeabi_dcmpeq>
 800809c:	ec4b ab19 	vmov	d9, sl, fp
 80080a0:	2800      	cmp	r0, #0
 80080a2:	d054      	beq.n	800814e <pow+0x152>
 80080a4:	4652      	mov	r2, sl
 80080a6:	465b      	mov	r3, fp
 80080a8:	4620      	mov	r0, r4
 80080aa:	4629      	mov	r1, r5
 80080ac:	f7f8 fd2c 	bl	8000b08 <__aeabi_dcmpeq>
 80080b0:	4680      	mov	r8, r0
 80080b2:	b318      	cbz	r0, 80080fc <pow+0x100>
 80080b4:	2301      	movs	r3, #1
 80080b6:	9302      	str	r3, [sp, #8]
 80080b8:	4b80      	ldr	r3, [pc, #512]	; (80082bc <pow+0x2c0>)
 80080ba:	9303      	str	r3, [sp, #12]
 80080bc:	9b01      	ldr	r3, [sp, #4]
 80080be:	930a      	str	r3, [sp, #40]	; 0x28
 80080c0:	9b00      	ldr	r3, [sp, #0]
 80080c2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80080c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80080ca:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d0d5      	beq.n	800807e <pow+0x82>
 80080d2:	4b7b      	ldr	r3, [pc, #492]	; (80082c0 <pow+0x2c4>)
 80080d4:	2200      	movs	r2, #0
 80080d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80080da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080dc:	b11b      	cbz	r3, 80080e6 <pow+0xea>
 80080de:	f7ff fafd 	bl	80076dc <__errno>
 80080e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080e4:	6003      	str	r3, [r0, #0]
 80080e6:	ed9d 8b08 	vldr	d8, [sp, #32]
 80080ea:	eeb0 0a48 	vmov.f32	s0, s16
 80080ee:	eef0 0a68 	vmov.f32	s1, s17
 80080f2:	b00d      	add	sp, #52	; 0x34
 80080f4:	ecbd 8b04 	vpop	{d8-d9}
 80080f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fc:	ec45 4b10 	vmov	d0, r4, r5
 8008100:	f001 f8c5 	bl	800928e <finite>
 8008104:	2800      	cmp	r0, #0
 8008106:	d0f0      	beq.n	80080ea <pow+0xee>
 8008108:	4652      	mov	r2, sl
 800810a:	465b      	mov	r3, fp
 800810c:	4620      	mov	r0, r4
 800810e:	4629      	mov	r1, r5
 8008110:	f7f8 fd04 	bl	8000b1c <__aeabi_dcmplt>
 8008114:	2800      	cmp	r0, #0
 8008116:	d0e8      	beq.n	80080ea <pow+0xee>
 8008118:	2301      	movs	r3, #1
 800811a:	9302      	str	r3, [sp, #8]
 800811c:	4b67      	ldr	r3, [pc, #412]	; (80082bc <pow+0x2c0>)
 800811e:	9303      	str	r3, [sp, #12]
 8008120:	f999 3000 	ldrsb.w	r3, [r9]
 8008124:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8008128:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800812c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008130:	b913      	cbnz	r3, 8008138 <pow+0x13c>
 8008132:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008136:	e7a2      	b.n	800807e <pow+0x82>
 8008138:	4962      	ldr	r1, [pc, #392]	; (80082c4 <pow+0x2c8>)
 800813a:	2000      	movs	r0, #0
 800813c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008140:	2b02      	cmp	r3, #2
 8008142:	d19c      	bne.n	800807e <pow+0x82>
 8008144:	f7ff faca 	bl	80076dc <__errno>
 8008148:	2321      	movs	r3, #33	; 0x21
 800814a:	6003      	str	r3, [r0, #0]
 800814c:	e7c5      	b.n	80080da <pow+0xde>
 800814e:	eeb0 0a48 	vmov.f32	s0, s16
 8008152:	eef0 0a68 	vmov.f32	s1, s17
 8008156:	f001 f89a 	bl	800928e <finite>
 800815a:	9000      	str	r0, [sp, #0]
 800815c:	2800      	cmp	r0, #0
 800815e:	f040 8081 	bne.w	8008264 <pow+0x268>
 8008162:	ec47 6b10 	vmov	d0, r6, r7
 8008166:	f001 f892 	bl	800928e <finite>
 800816a:	2800      	cmp	r0, #0
 800816c:	d07a      	beq.n	8008264 <pow+0x268>
 800816e:	ec45 4b10 	vmov	d0, r4, r5
 8008172:	f001 f88c 	bl	800928e <finite>
 8008176:	2800      	cmp	r0, #0
 8008178:	d074      	beq.n	8008264 <pow+0x268>
 800817a:	ec53 2b18 	vmov	r2, r3, d8
 800817e:	ee18 0a10 	vmov	r0, s16
 8008182:	4619      	mov	r1, r3
 8008184:	f7f8 fcf2 	bl	8000b6c <__aeabi_dcmpun>
 8008188:	f999 9000 	ldrsb.w	r9, [r9]
 800818c:	4b4b      	ldr	r3, [pc, #300]	; (80082bc <pow+0x2c0>)
 800818e:	b1b0      	cbz	r0, 80081be <pow+0x1c2>
 8008190:	2201      	movs	r2, #1
 8008192:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008196:	9b00      	ldr	r3, [sp, #0]
 8008198:	930a      	str	r3, [sp, #40]	; 0x28
 800819a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800819e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80081a2:	f1b9 0f00 	cmp.w	r9, #0
 80081a6:	d0c4      	beq.n	8008132 <pow+0x136>
 80081a8:	4652      	mov	r2, sl
 80081aa:	465b      	mov	r3, fp
 80081ac:	4650      	mov	r0, sl
 80081ae:	4659      	mov	r1, fp
 80081b0:	f7f8 fb6c 	bl	800088c <__aeabi_ddiv>
 80081b4:	f1b9 0f02 	cmp.w	r9, #2
 80081b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80081bc:	e7c1      	b.n	8008142 <pow+0x146>
 80081be:	2203      	movs	r2, #3
 80081c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80081c4:	900a      	str	r0, [sp, #40]	; 0x28
 80081c6:	4629      	mov	r1, r5
 80081c8:	4620      	mov	r0, r4
 80081ca:	2200      	movs	r2, #0
 80081cc:	4b3e      	ldr	r3, [pc, #248]	; (80082c8 <pow+0x2cc>)
 80081ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80081d2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80081d6:	f7f8 fa2f 	bl	8000638 <__aeabi_dmul>
 80081da:	4604      	mov	r4, r0
 80081dc:	460d      	mov	r5, r1
 80081de:	f1b9 0f00 	cmp.w	r9, #0
 80081e2:	d124      	bne.n	800822e <pow+0x232>
 80081e4:	4b39      	ldr	r3, [pc, #228]	; (80082cc <pow+0x2d0>)
 80081e6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80081ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80081ee:	4630      	mov	r0, r6
 80081f0:	4652      	mov	r2, sl
 80081f2:	465b      	mov	r3, fp
 80081f4:	4639      	mov	r1, r7
 80081f6:	f7f8 fc91 	bl	8000b1c <__aeabi_dcmplt>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	d056      	beq.n	80082ac <pow+0x2b0>
 80081fe:	ec45 4b10 	vmov	d0, r4, r5
 8008202:	f001 f859 	bl	80092b8 <rint>
 8008206:	4622      	mov	r2, r4
 8008208:	462b      	mov	r3, r5
 800820a:	ec51 0b10 	vmov	r0, r1, d0
 800820e:	f7f8 fc7b 	bl	8000b08 <__aeabi_dcmpeq>
 8008212:	b920      	cbnz	r0, 800821e <pow+0x222>
 8008214:	4b2e      	ldr	r3, [pc, #184]	; (80082d0 <pow+0x2d4>)
 8008216:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800821a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800821e:	f998 3000 	ldrsb.w	r3, [r8]
 8008222:	2b02      	cmp	r3, #2
 8008224:	d142      	bne.n	80082ac <pow+0x2b0>
 8008226:	f7ff fa59 	bl	80076dc <__errno>
 800822a:	2322      	movs	r3, #34	; 0x22
 800822c:	e78d      	b.n	800814a <pow+0x14e>
 800822e:	4b29      	ldr	r3, [pc, #164]	; (80082d4 <pow+0x2d8>)
 8008230:	2200      	movs	r2, #0
 8008232:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008236:	4630      	mov	r0, r6
 8008238:	4652      	mov	r2, sl
 800823a:	465b      	mov	r3, fp
 800823c:	4639      	mov	r1, r7
 800823e:	f7f8 fc6d 	bl	8000b1c <__aeabi_dcmplt>
 8008242:	2800      	cmp	r0, #0
 8008244:	d0eb      	beq.n	800821e <pow+0x222>
 8008246:	ec45 4b10 	vmov	d0, r4, r5
 800824a:	f001 f835 	bl	80092b8 <rint>
 800824e:	4622      	mov	r2, r4
 8008250:	462b      	mov	r3, r5
 8008252:	ec51 0b10 	vmov	r0, r1, d0
 8008256:	f7f8 fc57 	bl	8000b08 <__aeabi_dcmpeq>
 800825a:	2800      	cmp	r0, #0
 800825c:	d1df      	bne.n	800821e <pow+0x222>
 800825e:	2200      	movs	r2, #0
 8008260:	4b18      	ldr	r3, [pc, #96]	; (80082c4 <pow+0x2c8>)
 8008262:	e7da      	b.n	800821a <pow+0x21e>
 8008264:	2200      	movs	r2, #0
 8008266:	2300      	movs	r3, #0
 8008268:	ec51 0b18 	vmov	r0, r1, d8
 800826c:	f7f8 fc4c 	bl	8000b08 <__aeabi_dcmpeq>
 8008270:	2800      	cmp	r0, #0
 8008272:	f43f af3a 	beq.w	80080ea <pow+0xee>
 8008276:	ec47 6b10 	vmov	d0, r6, r7
 800827a:	f001 f808 	bl	800928e <finite>
 800827e:	2800      	cmp	r0, #0
 8008280:	f43f af33 	beq.w	80080ea <pow+0xee>
 8008284:	ec45 4b10 	vmov	d0, r4, r5
 8008288:	f001 f801 	bl	800928e <finite>
 800828c:	2800      	cmp	r0, #0
 800828e:	f43f af2c 	beq.w	80080ea <pow+0xee>
 8008292:	2304      	movs	r3, #4
 8008294:	9302      	str	r3, [sp, #8]
 8008296:	4b09      	ldr	r3, [pc, #36]	; (80082bc <pow+0x2c0>)
 8008298:	9303      	str	r3, [sp, #12]
 800829a:	2300      	movs	r3, #0
 800829c:	930a      	str	r3, [sp, #40]	; 0x28
 800829e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80082a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80082a6:	ed8d 9b08 	vstr	d9, [sp, #32]
 80082aa:	e7b8      	b.n	800821e <pow+0x222>
 80082ac:	a802      	add	r0, sp, #8
 80082ae:	f000 fff6 	bl	800929e <matherr>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	f47f af11 	bne.w	80080da <pow+0xde>
 80082b8:	e7b5      	b.n	8008226 <pow+0x22a>
 80082ba:	bf00      	nop
 80082bc:	08009cf0 	.word	0x08009cf0
 80082c0:	3ff00000 	.word	0x3ff00000
 80082c4:	fff00000 	.word	0xfff00000
 80082c8:	3fe00000 	.word	0x3fe00000
 80082cc:	47efffff 	.word	0x47efffff
 80082d0:	c7efffff 	.word	0xc7efffff
 80082d4:	7ff00000 	.word	0x7ff00000
 80082d8:	20000084 	.word	0x20000084
 80082dc:	00000000 	.word	0x00000000

080082e0 <__ieee754_asin>:
 80082e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e4:	ec55 4b10 	vmov	r4, r5, d0
 80082e8:	4bcb      	ldr	r3, [pc, #812]	; (8008618 <__ieee754_asin+0x338>)
 80082ea:	b087      	sub	sp, #28
 80082ec:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 80082f0:	429f      	cmp	r7, r3
 80082f2:	9501      	str	r5, [sp, #4]
 80082f4:	dd31      	ble.n	800835a <__ieee754_asin+0x7a>
 80082f6:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 80082fa:	ee10 3a10 	vmov	r3, s0
 80082fe:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 8008302:	433b      	orrs	r3, r7
 8008304:	d117      	bne.n	8008336 <__ieee754_asin+0x56>
 8008306:	a3aa      	add	r3, pc, #680	; (adr r3, 80085b0 <__ieee754_asin+0x2d0>)
 8008308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830c:	ee10 0a10 	vmov	r0, s0
 8008310:	4629      	mov	r1, r5
 8008312:	f7f8 f991 	bl	8000638 <__aeabi_dmul>
 8008316:	a3a8      	add	r3, pc, #672	; (adr r3, 80085b8 <__ieee754_asin+0x2d8>)
 8008318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831c:	4606      	mov	r6, r0
 800831e:	460f      	mov	r7, r1
 8008320:	4620      	mov	r0, r4
 8008322:	4629      	mov	r1, r5
 8008324:	f7f8 f988 	bl	8000638 <__aeabi_dmul>
 8008328:	4602      	mov	r2, r0
 800832a:	460b      	mov	r3, r1
 800832c:	4630      	mov	r0, r6
 800832e:	4639      	mov	r1, r7
 8008330:	f7f7 ffcc 	bl	80002cc <__adddf3>
 8008334:	e00a      	b.n	800834c <__ieee754_asin+0x6c>
 8008336:	ee10 2a10 	vmov	r2, s0
 800833a:	462b      	mov	r3, r5
 800833c:	4620      	mov	r0, r4
 800833e:	4629      	mov	r1, r5
 8008340:	f7f7 ffc2 	bl	80002c8 <__aeabi_dsub>
 8008344:	4602      	mov	r2, r0
 8008346:	460b      	mov	r3, r1
 8008348:	f7f8 faa0 	bl	800088c <__aeabi_ddiv>
 800834c:	4604      	mov	r4, r0
 800834e:	460d      	mov	r5, r1
 8008350:	ec45 4b10 	vmov	d0, r4, r5
 8008354:	b007      	add	sp, #28
 8008356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800835a:	4bb0      	ldr	r3, [pc, #704]	; (800861c <__ieee754_asin+0x33c>)
 800835c:	429f      	cmp	r7, r3
 800835e:	dc11      	bgt.n	8008384 <__ieee754_asin+0xa4>
 8008360:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8008364:	f280 80ae 	bge.w	80084c4 <__ieee754_asin+0x1e4>
 8008368:	a395      	add	r3, pc, #596	; (adr r3, 80085c0 <__ieee754_asin+0x2e0>)
 800836a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836e:	ee10 0a10 	vmov	r0, s0
 8008372:	4629      	mov	r1, r5
 8008374:	f7f7 ffaa 	bl	80002cc <__adddf3>
 8008378:	2200      	movs	r2, #0
 800837a:	4ba9      	ldr	r3, [pc, #676]	; (8008620 <__ieee754_asin+0x340>)
 800837c:	f7f8 fbec 	bl	8000b58 <__aeabi_dcmpgt>
 8008380:	2800      	cmp	r0, #0
 8008382:	d1e5      	bne.n	8008350 <__ieee754_asin+0x70>
 8008384:	ec45 4b10 	vmov	d0, r4, r5
 8008388:	f000 ff78 	bl	800927c <fabs>
 800838c:	2000      	movs	r0, #0
 800838e:	ec53 2b10 	vmov	r2, r3, d0
 8008392:	49a3      	ldr	r1, [pc, #652]	; (8008620 <__ieee754_asin+0x340>)
 8008394:	f7f7 ff98 	bl	80002c8 <__aeabi_dsub>
 8008398:	2200      	movs	r2, #0
 800839a:	4ba2      	ldr	r3, [pc, #648]	; (8008624 <__ieee754_asin+0x344>)
 800839c:	f7f8 f94c 	bl	8000638 <__aeabi_dmul>
 80083a0:	a389      	add	r3, pc, #548	; (adr r3, 80085c8 <__ieee754_asin+0x2e8>)
 80083a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a6:	4604      	mov	r4, r0
 80083a8:	460d      	mov	r5, r1
 80083aa:	f7f8 f945 	bl	8000638 <__aeabi_dmul>
 80083ae:	a388      	add	r3, pc, #544	; (adr r3, 80085d0 <__ieee754_asin+0x2f0>)
 80083b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b4:	f7f7 ff8a 	bl	80002cc <__adddf3>
 80083b8:	4622      	mov	r2, r4
 80083ba:	462b      	mov	r3, r5
 80083bc:	f7f8 f93c 	bl	8000638 <__aeabi_dmul>
 80083c0:	a385      	add	r3, pc, #532	; (adr r3, 80085d8 <__ieee754_asin+0x2f8>)
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	f7f7 ff7f 	bl	80002c8 <__aeabi_dsub>
 80083ca:	4622      	mov	r2, r4
 80083cc:	462b      	mov	r3, r5
 80083ce:	f7f8 f933 	bl	8000638 <__aeabi_dmul>
 80083d2:	a383      	add	r3, pc, #524	; (adr r3, 80085e0 <__ieee754_asin+0x300>)
 80083d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d8:	f7f7 ff78 	bl	80002cc <__adddf3>
 80083dc:	4622      	mov	r2, r4
 80083de:	462b      	mov	r3, r5
 80083e0:	f7f8 f92a 	bl	8000638 <__aeabi_dmul>
 80083e4:	a380      	add	r3, pc, #512	; (adr r3, 80085e8 <__ieee754_asin+0x308>)
 80083e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ea:	f7f7 ff6d 	bl	80002c8 <__aeabi_dsub>
 80083ee:	4622      	mov	r2, r4
 80083f0:	462b      	mov	r3, r5
 80083f2:	f7f8 f921 	bl	8000638 <__aeabi_dmul>
 80083f6:	a37e      	add	r3, pc, #504	; (adr r3, 80085f0 <__ieee754_asin+0x310>)
 80083f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fc:	f7f7 ff66 	bl	80002cc <__adddf3>
 8008400:	4622      	mov	r2, r4
 8008402:	462b      	mov	r3, r5
 8008404:	f7f8 f918 	bl	8000638 <__aeabi_dmul>
 8008408:	a37b      	add	r3, pc, #492	; (adr r3, 80085f8 <__ieee754_asin+0x318>)
 800840a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840e:	4680      	mov	r8, r0
 8008410:	4689      	mov	r9, r1
 8008412:	4620      	mov	r0, r4
 8008414:	4629      	mov	r1, r5
 8008416:	f7f8 f90f 	bl	8000638 <__aeabi_dmul>
 800841a:	a379      	add	r3, pc, #484	; (adr r3, 8008600 <__ieee754_asin+0x320>)
 800841c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008420:	f7f7 ff52 	bl	80002c8 <__aeabi_dsub>
 8008424:	4622      	mov	r2, r4
 8008426:	462b      	mov	r3, r5
 8008428:	f7f8 f906 	bl	8000638 <__aeabi_dmul>
 800842c:	a376      	add	r3, pc, #472	; (adr r3, 8008608 <__ieee754_asin+0x328>)
 800842e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008432:	f7f7 ff4b 	bl	80002cc <__adddf3>
 8008436:	4622      	mov	r2, r4
 8008438:	462b      	mov	r3, r5
 800843a:	f7f8 f8fd 	bl	8000638 <__aeabi_dmul>
 800843e:	a374      	add	r3, pc, #464	; (adr r3, 8008610 <__ieee754_asin+0x330>)
 8008440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008444:	f7f7 ff40 	bl	80002c8 <__aeabi_dsub>
 8008448:	4622      	mov	r2, r4
 800844a:	462b      	mov	r3, r5
 800844c:	f7f8 f8f4 	bl	8000638 <__aeabi_dmul>
 8008450:	4b73      	ldr	r3, [pc, #460]	; (8008620 <__ieee754_asin+0x340>)
 8008452:	2200      	movs	r2, #0
 8008454:	f7f7 ff3a 	bl	80002cc <__adddf3>
 8008458:	ec45 4b10 	vmov	d0, r4, r5
 800845c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008460:	f000 fe5c 	bl	800911c <__ieee754_sqrt>
 8008464:	4b70      	ldr	r3, [pc, #448]	; (8008628 <__ieee754_asin+0x348>)
 8008466:	429f      	cmp	r7, r3
 8008468:	ec5b ab10 	vmov	sl, fp, d0
 800846c:	f340 80de 	ble.w	800862c <__ieee754_asin+0x34c>
 8008470:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008474:	4640      	mov	r0, r8
 8008476:	4649      	mov	r1, r9
 8008478:	f7f8 fa08 	bl	800088c <__aeabi_ddiv>
 800847c:	4652      	mov	r2, sl
 800847e:	465b      	mov	r3, fp
 8008480:	f7f8 f8da 	bl	8000638 <__aeabi_dmul>
 8008484:	4652      	mov	r2, sl
 8008486:	465b      	mov	r3, fp
 8008488:	f7f7 ff20 	bl	80002cc <__adddf3>
 800848c:	4602      	mov	r2, r0
 800848e:	460b      	mov	r3, r1
 8008490:	f7f7 ff1c 	bl	80002cc <__adddf3>
 8008494:	a348      	add	r3, pc, #288	; (adr r3, 80085b8 <__ieee754_asin+0x2d8>)
 8008496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849a:	f7f7 ff15 	bl	80002c8 <__aeabi_dsub>
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	a143      	add	r1, pc, #268	; (adr r1, 80085b0 <__ieee754_asin+0x2d0>)
 80084a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084a8:	f7f7 ff0e 	bl	80002c8 <__aeabi_dsub>
 80084ac:	9b01      	ldr	r3, [sp, #4]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	bfdc      	itt	le
 80084b2:	4602      	movle	r2, r0
 80084b4:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80084b8:	4604      	mov	r4, r0
 80084ba:	460d      	mov	r5, r1
 80084bc:	bfdc      	itt	le
 80084be:	4614      	movle	r4, r2
 80084c0:	461d      	movle	r5, r3
 80084c2:	e745      	b.n	8008350 <__ieee754_asin+0x70>
 80084c4:	ee10 2a10 	vmov	r2, s0
 80084c8:	ee10 0a10 	vmov	r0, s0
 80084cc:	462b      	mov	r3, r5
 80084ce:	4629      	mov	r1, r5
 80084d0:	f7f8 f8b2 	bl	8000638 <__aeabi_dmul>
 80084d4:	a33c      	add	r3, pc, #240	; (adr r3, 80085c8 <__ieee754_asin+0x2e8>)
 80084d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084da:	4606      	mov	r6, r0
 80084dc:	460f      	mov	r7, r1
 80084de:	f7f8 f8ab 	bl	8000638 <__aeabi_dmul>
 80084e2:	a33b      	add	r3, pc, #236	; (adr r3, 80085d0 <__ieee754_asin+0x2f0>)
 80084e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e8:	f7f7 fef0 	bl	80002cc <__adddf3>
 80084ec:	4632      	mov	r2, r6
 80084ee:	463b      	mov	r3, r7
 80084f0:	f7f8 f8a2 	bl	8000638 <__aeabi_dmul>
 80084f4:	a338      	add	r3, pc, #224	; (adr r3, 80085d8 <__ieee754_asin+0x2f8>)
 80084f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fa:	f7f7 fee5 	bl	80002c8 <__aeabi_dsub>
 80084fe:	4632      	mov	r2, r6
 8008500:	463b      	mov	r3, r7
 8008502:	f7f8 f899 	bl	8000638 <__aeabi_dmul>
 8008506:	a336      	add	r3, pc, #216	; (adr r3, 80085e0 <__ieee754_asin+0x300>)
 8008508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850c:	f7f7 fede 	bl	80002cc <__adddf3>
 8008510:	4632      	mov	r2, r6
 8008512:	463b      	mov	r3, r7
 8008514:	f7f8 f890 	bl	8000638 <__aeabi_dmul>
 8008518:	a333      	add	r3, pc, #204	; (adr r3, 80085e8 <__ieee754_asin+0x308>)
 800851a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851e:	f7f7 fed3 	bl	80002c8 <__aeabi_dsub>
 8008522:	4632      	mov	r2, r6
 8008524:	463b      	mov	r3, r7
 8008526:	f7f8 f887 	bl	8000638 <__aeabi_dmul>
 800852a:	a331      	add	r3, pc, #196	; (adr r3, 80085f0 <__ieee754_asin+0x310>)
 800852c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008530:	f7f7 fecc 	bl	80002cc <__adddf3>
 8008534:	4632      	mov	r2, r6
 8008536:	463b      	mov	r3, r7
 8008538:	f7f8 f87e 	bl	8000638 <__aeabi_dmul>
 800853c:	a32e      	add	r3, pc, #184	; (adr r3, 80085f8 <__ieee754_asin+0x318>)
 800853e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008542:	4680      	mov	r8, r0
 8008544:	4689      	mov	r9, r1
 8008546:	4630      	mov	r0, r6
 8008548:	4639      	mov	r1, r7
 800854a:	f7f8 f875 	bl	8000638 <__aeabi_dmul>
 800854e:	a32c      	add	r3, pc, #176	; (adr r3, 8008600 <__ieee754_asin+0x320>)
 8008550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008554:	f7f7 feb8 	bl	80002c8 <__aeabi_dsub>
 8008558:	4632      	mov	r2, r6
 800855a:	463b      	mov	r3, r7
 800855c:	f7f8 f86c 	bl	8000638 <__aeabi_dmul>
 8008560:	a329      	add	r3, pc, #164	; (adr r3, 8008608 <__ieee754_asin+0x328>)
 8008562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008566:	f7f7 feb1 	bl	80002cc <__adddf3>
 800856a:	4632      	mov	r2, r6
 800856c:	463b      	mov	r3, r7
 800856e:	f7f8 f863 	bl	8000638 <__aeabi_dmul>
 8008572:	a327      	add	r3, pc, #156	; (adr r3, 8008610 <__ieee754_asin+0x330>)
 8008574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008578:	f7f7 fea6 	bl	80002c8 <__aeabi_dsub>
 800857c:	4632      	mov	r2, r6
 800857e:	463b      	mov	r3, r7
 8008580:	f7f8 f85a 	bl	8000638 <__aeabi_dmul>
 8008584:	2200      	movs	r2, #0
 8008586:	4b26      	ldr	r3, [pc, #152]	; (8008620 <__ieee754_asin+0x340>)
 8008588:	f7f7 fea0 	bl	80002cc <__adddf3>
 800858c:	4602      	mov	r2, r0
 800858e:	460b      	mov	r3, r1
 8008590:	4640      	mov	r0, r8
 8008592:	4649      	mov	r1, r9
 8008594:	f7f8 f97a 	bl	800088c <__aeabi_ddiv>
 8008598:	4622      	mov	r2, r4
 800859a:	462b      	mov	r3, r5
 800859c:	f7f8 f84c 	bl	8000638 <__aeabi_dmul>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	4620      	mov	r0, r4
 80085a6:	4629      	mov	r1, r5
 80085a8:	e6c2      	b.n	8008330 <__ieee754_asin+0x50>
 80085aa:	bf00      	nop
 80085ac:	f3af 8000 	nop.w
 80085b0:	54442d18 	.word	0x54442d18
 80085b4:	3ff921fb 	.word	0x3ff921fb
 80085b8:	33145c07 	.word	0x33145c07
 80085bc:	3c91a626 	.word	0x3c91a626
 80085c0:	8800759c 	.word	0x8800759c
 80085c4:	7e37e43c 	.word	0x7e37e43c
 80085c8:	0dfdf709 	.word	0x0dfdf709
 80085cc:	3f023de1 	.word	0x3f023de1
 80085d0:	7501b288 	.word	0x7501b288
 80085d4:	3f49efe0 	.word	0x3f49efe0
 80085d8:	b5688f3b 	.word	0xb5688f3b
 80085dc:	3fa48228 	.word	0x3fa48228
 80085e0:	0e884455 	.word	0x0e884455
 80085e4:	3fc9c155 	.word	0x3fc9c155
 80085e8:	03eb6f7d 	.word	0x03eb6f7d
 80085ec:	3fd4d612 	.word	0x3fd4d612
 80085f0:	55555555 	.word	0x55555555
 80085f4:	3fc55555 	.word	0x3fc55555
 80085f8:	b12e9282 	.word	0xb12e9282
 80085fc:	3fb3b8c5 	.word	0x3fb3b8c5
 8008600:	1b8d0159 	.word	0x1b8d0159
 8008604:	3fe6066c 	.word	0x3fe6066c
 8008608:	9c598ac8 	.word	0x9c598ac8
 800860c:	40002ae5 	.word	0x40002ae5
 8008610:	1c8a2d4b 	.word	0x1c8a2d4b
 8008614:	40033a27 	.word	0x40033a27
 8008618:	3fefffff 	.word	0x3fefffff
 800861c:	3fdfffff 	.word	0x3fdfffff
 8008620:	3ff00000 	.word	0x3ff00000
 8008624:	3fe00000 	.word	0x3fe00000
 8008628:	3fef3332 	.word	0x3fef3332
 800862c:	ee10 2a10 	vmov	r2, s0
 8008630:	ee10 0a10 	vmov	r0, s0
 8008634:	465b      	mov	r3, fp
 8008636:	4659      	mov	r1, fp
 8008638:	f7f7 fe48 	bl	80002cc <__adddf3>
 800863c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008640:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008644:	4640      	mov	r0, r8
 8008646:	4649      	mov	r1, r9
 8008648:	f7f8 f920 	bl	800088c <__aeabi_ddiv>
 800864c:	4602      	mov	r2, r0
 800864e:	460b      	mov	r3, r1
 8008650:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008654:	f7f7 fff0 	bl	8000638 <__aeabi_dmul>
 8008658:	2600      	movs	r6, #0
 800865a:	4680      	mov	r8, r0
 800865c:	4689      	mov	r9, r1
 800865e:	4632      	mov	r2, r6
 8008660:	465b      	mov	r3, fp
 8008662:	4630      	mov	r0, r6
 8008664:	4659      	mov	r1, fp
 8008666:	f7f7 ffe7 	bl	8000638 <__aeabi_dmul>
 800866a:	4602      	mov	r2, r0
 800866c:	460b      	mov	r3, r1
 800866e:	4620      	mov	r0, r4
 8008670:	4629      	mov	r1, r5
 8008672:	f7f7 fe29 	bl	80002c8 <__aeabi_dsub>
 8008676:	4632      	mov	r2, r6
 8008678:	4604      	mov	r4, r0
 800867a:	460d      	mov	r5, r1
 800867c:	465b      	mov	r3, fp
 800867e:	4650      	mov	r0, sl
 8008680:	4659      	mov	r1, fp
 8008682:	f7f7 fe23 	bl	80002cc <__adddf3>
 8008686:	4602      	mov	r2, r0
 8008688:	460b      	mov	r3, r1
 800868a:	4620      	mov	r0, r4
 800868c:	4629      	mov	r1, r5
 800868e:	f7f8 f8fd 	bl	800088c <__aeabi_ddiv>
 8008692:	4602      	mov	r2, r0
 8008694:	460b      	mov	r3, r1
 8008696:	f7f7 fe19 	bl	80002cc <__adddf3>
 800869a:	4602      	mov	r2, r0
 800869c:	460b      	mov	r3, r1
 800869e:	a114      	add	r1, pc, #80	; (adr r1, 80086f0 <__ieee754_asin+0x410>)
 80086a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086a4:	f7f7 fe10 	bl	80002c8 <__aeabi_dsub>
 80086a8:	4602      	mov	r2, r0
 80086aa:	460b      	mov	r3, r1
 80086ac:	4640      	mov	r0, r8
 80086ae:	4649      	mov	r1, r9
 80086b0:	f7f7 fe0a 	bl	80002c8 <__aeabi_dsub>
 80086b4:	465f      	mov	r7, fp
 80086b6:	4604      	mov	r4, r0
 80086b8:	460d      	mov	r5, r1
 80086ba:	4632      	mov	r2, r6
 80086bc:	465b      	mov	r3, fp
 80086be:	4630      	mov	r0, r6
 80086c0:	4639      	mov	r1, r7
 80086c2:	f7f7 fe03 	bl	80002cc <__adddf3>
 80086c6:	4602      	mov	r2, r0
 80086c8:	460b      	mov	r3, r1
 80086ca:	a10b      	add	r1, pc, #44	; (adr r1, 80086f8 <__ieee754_asin+0x418>)
 80086cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086d0:	f7f7 fdfa 	bl	80002c8 <__aeabi_dsub>
 80086d4:	4602      	mov	r2, r0
 80086d6:	460b      	mov	r3, r1
 80086d8:	4620      	mov	r0, r4
 80086da:	4629      	mov	r1, r5
 80086dc:	f7f7 fdf4 	bl	80002c8 <__aeabi_dsub>
 80086e0:	4602      	mov	r2, r0
 80086e2:	460b      	mov	r3, r1
 80086e4:	a104      	add	r1, pc, #16	; (adr r1, 80086f8 <__ieee754_asin+0x418>)
 80086e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086ea:	e6dd      	b.n	80084a8 <__ieee754_asin+0x1c8>
 80086ec:	f3af 8000 	nop.w
 80086f0:	33145c07 	.word	0x33145c07
 80086f4:	3c91a626 	.word	0x3c91a626
 80086f8:	54442d18 	.word	0x54442d18
 80086fc:	3fe921fb 	.word	0x3fe921fb

08008700 <__ieee754_pow>:
 8008700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008704:	b091      	sub	sp, #68	; 0x44
 8008706:	ed8d 1b00 	vstr	d1, [sp]
 800870a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800870e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008712:	ea58 0302 	orrs.w	r3, r8, r2
 8008716:	ec57 6b10 	vmov	r6, r7, d0
 800871a:	f000 84be 	beq.w	800909a <__ieee754_pow+0x99a>
 800871e:	4b7a      	ldr	r3, [pc, #488]	; (8008908 <__ieee754_pow+0x208>)
 8008720:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008724:	429c      	cmp	r4, r3
 8008726:	463d      	mov	r5, r7
 8008728:	ee10 aa10 	vmov	sl, s0
 800872c:	dc09      	bgt.n	8008742 <__ieee754_pow+0x42>
 800872e:	d103      	bne.n	8008738 <__ieee754_pow+0x38>
 8008730:	b93e      	cbnz	r6, 8008742 <__ieee754_pow+0x42>
 8008732:	45a0      	cmp	r8, r4
 8008734:	dc0d      	bgt.n	8008752 <__ieee754_pow+0x52>
 8008736:	e001      	b.n	800873c <__ieee754_pow+0x3c>
 8008738:	4598      	cmp	r8, r3
 800873a:	dc02      	bgt.n	8008742 <__ieee754_pow+0x42>
 800873c:	4598      	cmp	r8, r3
 800873e:	d10e      	bne.n	800875e <__ieee754_pow+0x5e>
 8008740:	b16a      	cbz	r2, 800875e <__ieee754_pow+0x5e>
 8008742:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008746:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800874a:	ea54 030a 	orrs.w	r3, r4, sl
 800874e:	f000 84a4 	beq.w	800909a <__ieee754_pow+0x99a>
 8008752:	486e      	ldr	r0, [pc, #440]	; (800890c <__ieee754_pow+0x20c>)
 8008754:	b011      	add	sp, #68	; 0x44
 8008756:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800875a:	f000 bda5 	b.w	80092a8 <nan>
 800875e:	2d00      	cmp	r5, #0
 8008760:	da53      	bge.n	800880a <__ieee754_pow+0x10a>
 8008762:	4b6b      	ldr	r3, [pc, #428]	; (8008910 <__ieee754_pow+0x210>)
 8008764:	4598      	cmp	r8, r3
 8008766:	dc4d      	bgt.n	8008804 <__ieee754_pow+0x104>
 8008768:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800876c:	4598      	cmp	r8, r3
 800876e:	dd4c      	ble.n	800880a <__ieee754_pow+0x10a>
 8008770:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008774:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008778:	2b14      	cmp	r3, #20
 800877a:	dd26      	ble.n	80087ca <__ieee754_pow+0xca>
 800877c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008780:	fa22 f103 	lsr.w	r1, r2, r3
 8008784:	fa01 f303 	lsl.w	r3, r1, r3
 8008788:	4293      	cmp	r3, r2
 800878a:	d13e      	bne.n	800880a <__ieee754_pow+0x10a>
 800878c:	f001 0101 	and.w	r1, r1, #1
 8008790:	f1c1 0b02 	rsb	fp, r1, #2
 8008794:	2a00      	cmp	r2, #0
 8008796:	d15b      	bne.n	8008850 <__ieee754_pow+0x150>
 8008798:	4b5b      	ldr	r3, [pc, #364]	; (8008908 <__ieee754_pow+0x208>)
 800879a:	4598      	cmp	r8, r3
 800879c:	d124      	bne.n	80087e8 <__ieee754_pow+0xe8>
 800879e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80087a2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80087a6:	ea53 030a 	orrs.w	r3, r3, sl
 80087aa:	f000 8476 	beq.w	800909a <__ieee754_pow+0x99a>
 80087ae:	4b59      	ldr	r3, [pc, #356]	; (8008914 <__ieee754_pow+0x214>)
 80087b0:	429c      	cmp	r4, r3
 80087b2:	dd2d      	ble.n	8008810 <__ieee754_pow+0x110>
 80087b4:	f1b9 0f00 	cmp.w	r9, #0
 80087b8:	f280 8473 	bge.w	80090a2 <__ieee754_pow+0x9a2>
 80087bc:	2000      	movs	r0, #0
 80087be:	2100      	movs	r1, #0
 80087c0:	ec41 0b10 	vmov	d0, r0, r1
 80087c4:	b011      	add	sp, #68	; 0x44
 80087c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ca:	2a00      	cmp	r2, #0
 80087cc:	d13e      	bne.n	800884c <__ieee754_pow+0x14c>
 80087ce:	f1c3 0314 	rsb	r3, r3, #20
 80087d2:	fa48 f103 	asr.w	r1, r8, r3
 80087d6:	fa01 f303 	lsl.w	r3, r1, r3
 80087da:	4543      	cmp	r3, r8
 80087dc:	f040 8469 	bne.w	80090b2 <__ieee754_pow+0x9b2>
 80087e0:	f001 0101 	and.w	r1, r1, #1
 80087e4:	f1c1 0b02 	rsb	fp, r1, #2
 80087e8:	4b4b      	ldr	r3, [pc, #300]	; (8008918 <__ieee754_pow+0x218>)
 80087ea:	4598      	cmp	r8, r3
 80087ec:	d118      	bne.n	8008820 <__ieee754_pow+0x120>
 80087ee:	f1b9 0f00 	cmp.w	r9, #0
 80087f2:	f280 845a 	bge.w	80090aa <__ieee754_pow+0x9aa>
 80087f6:	4948      	ldr	r1, [pc, #288]	; (8008918 <__ieee754_pow+0x218>)
 80087f8:	4632      	mov	r2, r6
 80087fa:	463b      	mov	r3, r7
 80087fc:	2000      	movs	r0, #0
 80087fe:	f7f8 f845 	bl	800088c <__aeabi_ddiv>
 8008802:	e7dd      	b.n	80087c0 <__ieee754_pow+0xc0>
 8008804:	f04f 0b02 	mov.w	fp, #2
 8008808:	e7c4      	b.n	8008794 <__ieee754_pow+0x94>
 800880a:	f04f 0b00 	mov.w	fp, #0
 800880e:	e7c1      	b.n	8008794 <__ieee754_pow+0x94>
 8008810:	f1b9 0f00 	cmp.w	r9, #0
 8008814:	dad2      	bge.n	80087bc <__ieee754_pow+0xbc>
 8008816:	e9dd 0300 	ldrd	r0, r3, [sp]
 800881a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800881e:	e7cf      	b.n	80087c0 <__ieee754_pow+0xc0>
 8008820:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008824:	d106      	bne.n	8008834 <__ieee754_pow+0x134>
 8008826:	4632      	mov	r2, r6
 8008828:	463b      	mov	r3, r7
 800882a:	4610      	mov	r0, r2
 800882c:	4619      	mov	r1, r3
 800882e:	f7f7 ff03 	bl	8000638 <__aeabi_dmul>
 8008832:	e7c5      	b.n	80087c0 <__ieee754_pow+0xc0>
 8008834:	4b39      	ldr	r3, [pc, #228]	; (800891c <__ieee754_pow+0x21c>)
 8008836:	4599      	cmp	r9, r3
 8008838:	d10a      	bne.n	8008850 <__ieee754_pow+0x150>
 800883a:	2d00      	cmp	r5, #0
 800883c:	db08      	blt.n	8008850 <__ieee754_pow+0x150>
 800883e:	ec47 6b10 	vmov	d0, r6, r7
 8008842:	b011      	add	sp, #68	; 0x44
 8008844:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008848:	f000 bc68 	b.w	800911c <__ieee754_sqrt>
 800884c:	f04f 0b00 	mov.w	fp, #0
 8008850:	ec47 6b10 	vmov	d0, r6, r7
 8008854:	f000 fd12 	bl	800927c <fabs>
 8008858:	ec51 0b10 	vmov	r0, r1, d0
 800885c:	f1ba 0f00 	cmp.w	sl, #0
 8008860:	d127      	bne.n	80088b2 <__ieee754_pow+0x1b2>
 8008862:	b124      	cbz	r4, 800886e <__ieee754_pow+0x16e>
 8008864:	4b2c      	ldr	r3, [pc, #176]	; (8008918 <__ieee754_pow+0x218>)
 8008866:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800886a:	429a      	cmp	r2, r3
 800886c:	d121      	bne.n	80088b2 <__ieee754_pow+0x1b2>
 800886e:	f1b9 0f00 	cmp.w	r9, #0
 8008872:	da05      	bge.n	8008880 <__ieee754_pow+0x180>
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	2000      	movs	r0, #0
 800887a:	4927      	ldr	r1, [pc, #156]	; (8008918 <__ieee754_pow+0x218>)
 800887c:	f7f8 f806 	bl	800088c <__aeabi_ddiv>
 8008880:	2d00      	cmp	r5, #0
 8008882:	da9d      	bge.n	80087c0 <__ieee754_pow+0xc0>
 8008884:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008888:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800888c:	ea54 030b 	orrs.w	r3, r4, fp
 8008890:	d108      	bne.n	80088a4 <__ieee754_pow+0x1a4>
 8008892:	4602      	mov	r2, r0
 8008894:	460b      	mov	r3, r1
 8008896:	4610      	mov	r0, r2
 8008898:	4619      	mov	r1, r3
 800889a:	f7f7 fd15 	bl	80002c8 <__aeabi_dsub>
 800889e:	4602      	mov	r2, r0
 80088a0:	460b      	mov	r3, r1
 80088a2:	e7ac      	b.n	80087fe <__ieee754_pow+0xfe>
 80088a4:	f1bb 0f01 	cmp.w	fp, #1
 80088a8:	d18a      	bne.n	80087c0 <__ieee754_pow+0xc0>
 80088aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088ae:	4619      	mov	r1, r3
 80088b0:	e786      	b.n	80087c0 <__ieee754_pow+0xc0>
 80088b2:	0fed      	lsrs	r5, r5, #31
 80088b4:	1e6b      	subs	r3, r5, #1
 80088b6:	930d      	str	r3, [sp, #52]	; 0x34
 80088b8:	ea5b 0303 	orrs.w	r3, fp, r3
 80088bc:	d102      	bne.n	80088c4 <__ieee754_pow+0x1c4>
 80088be:	4632      	mov	r2, r6
 80088c0:	463b      	mov	r3, r7
 80088c2:	e7e8      	b.n	8008896 <__ieee754_pow+0x196>
 80088c4:	4b16      	ldr	r3, [pc, #88]	; (8008920 <__ieee754_pow+0x220>)
 80088c6:	4598      	cmp	r8, r3
 80088c8:	f340 80fe 	ble.w	8008ac8 <__ieee754_pow+0x3c8>
 80088cc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80088d0:	4598      	cmp	r8, r3
 80088d2:	dd0a      	ble.n	80088ea <__ieee754_pow+0x1ea>
 80088d4:	4b0f      	ldr	r3, [pc, #60]	; (8008914 <__ieee754_pow+0x214>)
 80088d6:	429c      	cmp	r4, r3
 80088d8:	dc0d      	bgt.n	80088f6 <__ieee754_pow+0x1f6>
 80088da:	f1b9 0f00 	cmp.w	r9, #0
 80088de:	f6bf af6d 	bge.w	80087bc <__ieee754_pow+0xbc>
 80088e2:	a307      	add	r3, pc, #28	; (adr r3, 8008900 <__ieee754_pow+0x200>)
 80088e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e8:	e79f      	b.n	800882a <__ieee754_pow+0x12a>
 80088ea:	4b0e      	ldr	r3, [pc, #56]	; (8008924 <__ieee754_pow+0x224>)
 80088ec:	429c      	cmp	r4, r3
 80088ee:	ddf4      	ble.n	80088da <__ieee754_pow+0x1da>
 80088f0:	4b09      	ldr	r3, [pc, #36]	; (8008918 <__ieee754_pow+0x218>)
 80088f2:	429c      	cmp	r4, r3
 80088f4:	dd18      	ble.n	8008928 <__ieee754_pow+0x228>
 80088f6:	f1b9 0f00 	cmp.w	r9, #0
 80088fa:	dcf2      	bgt.n	80088e2 <__ieee754_pow+0x1e2>
 80088fc:	e75e      	b.n	80087bc <__ieee754_pow+0xbc>
 80088fe:	bf00      	nop
 8008900:	8800759c 	.word	0x8800759c
 8008904:	7e37e43c 	.word	0x7e37e43c
 8008908:	7ff00000 	.word	0x7ff00000
 800890c:	08009cbd 	.word	0x08009cbd
 8008910:	433fffff 	.word	0x433fffff
 8008914:	3fefffff 	.word	0x3fefffff
 8008918:	3ff00000 	.word	0x3ff00000
 800891c:	3fe00000 	.word	0x3fe00000
 8008920:	41e00000 	.word	0x41e00000
 8008924:	3feffffe 	.word	0x3feffffe
 8008928:	2200      	movs	r2, #0
 800892a:	4b63      	ldr	r3, [pc, #396]	; (8008ab8 <__ieee754_pow+0x3b8>)
 800892c:	f7f7 fccc 	bl	80002c8 <__aeabi_dsub>
 8008930:	a355      	add	r3, pc, #340	; (adr r3, 8008a88 <__ieee754_pow+0x388>)
 8008932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008936:	4604      	mov	r4, r0
 8008938:	460d      	mov	r5, r1
 800893a:	f7f7 fe7d 	bl	8000638 <__aeabi_dmul>
 800893e:	a354      	add	r3, pc, #336	; (adr r3, 8008a90 <__ieee754_pow+0x390>)
 8008940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008944:	4606      	mov	r6, r0
 8008946:	460f      	mov	r7, r1
 8008948:	4620      	mov	r0, r4
 800894a:	4629      	mov	r1, r5
 800894c:	f7f7 fe74 	bl	8000638 <__aeabi_dmul>
 8008950:	2200      	movs	r2, #0
 8008952:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008956:	4b59      	ldr	r3, [pc, #356]	; (8008abc <__ieee754_pow+0x3bc>)
 8008958:	4620      	mov	r0, r4
 800895a:	4629      	mov	r1, r5
 800895c:	f7f7 fe6c 	bl	8000638 <__aeabi_dmul>
 8008960:	4602      	mov	r2, r0
 8008962:	460b      	mov	r3, r1
 8008964:	a14c      	add	r1, pc, #304	; (adr r1, 8008a98 <__ieee754_pow+0x398>)
 8008966:	e9d1 0100 	ldrd	r0, r1, [r1]
 800896a:	f7f7 fcad 	bl	80002c8 <__aeabi_dsub>
 800896e:	4622      	mov	r2, r4
 8008970:	462b      	mov	r3, r5
 8008972:	f7f7 fe61 	bl	8000638 <__aeabi_dmul>
 8008976:	4602      	mov	r2, r0
 8008978:	460b      	mov	r3, r1
 800897a:	2000      	movs	r0, #0
 800897c:	4950      	ldr	r1, [pc, #320]	; (8008ac0 <__ieee754_pow+0x3c0>)
 800897e:	f7f7 fca3 	bl	80002c8 <__aeabi_dsub>
 8008982:	4622      	mov	r2, r4
 8008984:	462b      	mov	r3, r5
 8008986:	4680      	mov	r8, r0
 8008988:	4689      	mov	r9, r1
 800898a:	4620      	mov	r0, r4
 800898c:	4629      	mov	r1, r5
 800898e:	f7f7 fe53 	bl	8000638 <__aeabi_dmul>
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	4640      	mov	r0, r8
 8008998:	4649      	mov	r1, r9
 800899a:	f7f7 fe4d 	bl	8000638 <__aeabi_dmul>
 800899e:	a340      	add	r3, pc, #256	; (adr r3, 8008aa0 <__ieee754_pow+0x3a0>)
 80089a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a4:	f7f7 fe48 	bl	8000638 <__aeabi_dmul>
 80089a8:	4602      	mov	r2, r0
 80089aa:	460b      	mov	r3, r1
 80089ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089b0:	f7f7 fc8a 	bl	80002c8 <__aeabi_dsub>
 80089b4:	4602      	mov	r2, r0
 80089b6:	460b      	mov	r3, r1
 80089b8:	4604      	mov	r4, r0
 80089ba:	460d      	mov	r5, r1
 80089bc:	4630      	mov	r0, r6
 80089be:	4639      	mov	r1, r7
 80089c0:	f7f7 fc84 	bl	80002cc <__adddf3>
 80089c4:	2000      	movs	r0, #0
 80089c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089ca:	4632      	mov	r2, r6
 80089cc:	463b      	mov	r3, r7
 80089ce:	f7f7 fc7b 	bl	80002c8 <__aeabi_dsub>
 80089d2:	4602      	mov	r2, r0
 80089d4:	460b      	mov	r3, r1
 80089d6:	4620      	mov	r0, r4
 80089d8:	4629      	mov	r1, r5
 80089da:	f7f7 fc75 	bl	80002c8 <__aeabi_dsub>
 80089de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089e0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80089e4:	4313      	orrs	r3, r2
 80089e6:	4606      	mov	r6, r0
 80089e8:	460f      	mov	r7, r1
 80089ea:	f040 81eb 	bne.w	8008dc4 <__ieee754_pow+0x6c4>
 80089ee:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8008aa8 <__ieee754_pow+0x3a8>
 80089f2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80089f6:	2400      	movs	r4, #0
 80089f8:	4622      	mov	r2, r4
 80089fa:	462b      	mov	r3, r5
 80089fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a00:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008a04:	f7f7 fc60 	bl	80002c8 <__aeabi_dsub>
 8008a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a0c:	f7f7 fe14 	bl	8000638 <__aeabi_dmul>
 8008a10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a14:	4680      	mov	r8, r0
 8008a16:	4689      	mov	r9, r1
 8008a18:	4630      	mov	r0, r6
 8008a1a:	4639      	mov	r1, r7
 8008a1c:	f7f7 fe0c 	bl	8000638 <__aeabi_dmul>
 8008a20:	4602      	mov	r2, r0
 8008a22:	460b      	mov	r3, r1
 8008a24:	4640      	mov	r0, r8
 8008a26:	4649      	mov	r1, r9
 8008a28:	f7f7 fc50 	bl	80002cc <__adddf3>
 8008a2c:	4622      	mov	r2, r4
 8008a2e:	462b      	mov	r3, r5
 8008a30:	4680      	mov	r8, r0
 8008a32:	4689      	mov	r9, r1
 8008a34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a38:	f7f7 fdfe 	bl	8000638 <__aeabi_dmul>
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	4604      	mov	r4, r0
 8008a40:	460d      	mov	r5, r1
 8008a42:	4602      	mov	r2, r0
 8008a44:	4649      	mov	r1, r9
 8008a46:	4640      	mov	r0, r8
 8008a48:	e9cd 4500 	strd	r4, r5, [sp]
 8008a4c:	f7f7 fc3e 	bl	80002cc <__adddf3>
 8008a50:	4b1c      	ldr	r3, [pc, #112]	; (8008ac4 <__ieee754_pow+0x3c4>)
 8008a52:	4299      	cmp	r1, r3
 8008a54:	4606      	mov	r6, r0
 8008a56:	460f      	mov	r7, r1
 8008a58:	468b      	mov	fp, r1
 8008a5a:	f340 82f7 	ble.w	800904c <__ieee754_pow+0x94c>
 8008a5e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008a62:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008a66:	4303      	orrs	r3, r0
 8008a68:	f000 81ea 	beq.w	8008e40 <__ieee754_pow+0x740>
 8008a6c:	a310      	add	r3, pc, #64	; (adr r3, 8008ab0 <__ieee754_pow+0x3b0>)
 8008a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a76:	f7f7 fddf 	bl	8000638 <__aeabi_dmul>
 8008a7a:	a30d      	add	r3, pc, #52	; (adr r3, 8008ab0 <__ieee754_pow+0x3b0>)
 8008a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a80:	e6d5      	b.n	800882e <__ieee754_pow+0x12e>
 8008a82:	bf00      	nop
 8008a84:	f3af 8000 	nop.w
 8008a88:	60000000 	.word	0x60000000
 8008a8c:	3ff71547 	.word	0x3ff71547
 8008a90:	f85ddf44 	.word	0xf85ddf44
 8008a94:	3e54ae0b 	.word	0x3e54ae0b
 8008a98:	55555555 	.word	0x55555555
 8008a9c:	3fd55555 	.word	0x3fd55555
 8008aa0:	652b82fe 	.word	0x652b82fe
 8008aa4:	3ff71547 	.word	0x3ff71547
 8008aa8:	00000000 	.word	0x00000000
 8008aac:	bff00000 	.word	0xbff00000
 8008ab0:	8800759c 	.word	0x8800759c
 8008ab4:	7e37e43c 	.word	0x7e37e43c
 8008ab8:	3ff00000 	.word	0x3ff00000
 8008abc:	3fd00000 	.word	0x3fd00000
 8008ac0:	3fe00000 	.word	0x3fe00000
 8008ac4:	408fffff 	.word	0x408fffff
 8008ac8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008acc:	f04f 0200 	mov.w	r2, #0
 8008ad0:	da05      	bge.n	8008ade <__ieee754_pow+0x3de>
 8008ad2:	4bd3      	ldr	r3, [pc, #844]	; (8008e20 <__ieee754_pow+0x720>)
 8008ad4:	f7f7 fdb0 	bl	8000638 <__aeabi_dmul>
 8008ad8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008adc:	460c      	mov	r4, r1
 8008ade:	1523      	asrs	r3, r4, #20
 8008ae0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008ae4:	4413      	add	r3, r2
 8008ae6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ae8:	4bce      	ldr	r3, [pc, #824]	; (8008e24 <__ieee754_pow+0x724>)
 8008aea:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008aee:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008af2:	429c      	cmp	r4, r3
 8008af4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008af8:	dd08      	ble.n	8008b0c <__ieee754_pow+0x40c>
 8008afa:	4bcb      	ldr	r3, [pc, #812]	; (8008e28 <__ieee754_pow+0x728>)
 8008afc:	429c      	cmp	r4, r3
 8008afe:	f340 815e 	ble.w	8008dbe <__ieee754_pow+0x6be>
 8008b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b04:	3301      	adds	r3, #1
 8008b06:	9309      	str	r3, [sp, #36]	; 0x24
 8008b08:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008b0c:	f04f 0a00 	mov.w	sl, #0
 8008b10:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8008b14:	930c      	str	r3, [sp, #48]	; 0x30
 8008b16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b18:	4bc4      	ldr	r3, [pc, #784]	; (8008e2c <__ieee754_pow+0x72c>)
 8008b1a:	4413      	add	r3, r2
 8008b1c:	ed93 7b00 	vldr	d7, [r3]
 8008b20:	4629      	mov	r1, r5
 8008b22:	ec53 2b17 	vmov	r2, r3, d7
 8008b26:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008b2a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008b2e:	f7f7 fbcb 	bl	80002c8 <__aeabi_dsub>
 8008b32:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008b36:	4606      	mov	r6, r0
 8008b38:	460f      	mov	r7, r1
 8008b3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b3e:	f7f7 fbc5 	bl	80002cc <__adddf3>
 8008b42:	4602      	mov	r2, r0
 8008b44:	460b      	mov	r3, r1
 8008b46:	2000      	movs	r0, #0
 8008b48:	49b9      	ldr	r1, [pc, #740]	; (8008e30 <__ieee754_pow+0x730>)
 8008b4a:	f7f7 fe9f 	bl	800088c <__aeabi_ddiv>
 8008b4e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008b52:	4602      	mov	r2, r0
 8008b54:	460b      	mov	r3, r1
 8008b56:	4630      	mov	r0, r6
 8008b58:	4639      	mov	r1, r7
 8008b5a:	f7f7 fd6d 	bl	8000638 <__aeabi_dmul>
 8008b5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b62:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008b66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	9302      	str	r3, [sp, #8]
 8008b6e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008b72:	106d      	asrs	r5, r5, #1
 8008b74:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008b78:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8008b82:	4640      	mov	r0, r8
 8008b84:	4649      	mov	r1, r9
 8008b86:	4614      	mov	r4, r2
 8008b88:	461d      	mov	r5, r3
 8008b8a:	f7f7 fd55 	bl	8000638 <__aeabi_dmul>
 8008b8e:	4602      	mov	r2, r0
 8008b90:	460b      	mov	r3, r1
 8008b92:	4630      	mov	r0, r6
 8008b94:	4639      	mov	r1, r7
 8008b96:	f7f7 fb97 	bl	80002c8 <__aeabi_dsub>
 8008b9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b9e:	4606      	mov	r6, r0
 8008ba0:	460f      	mov	r7, r1
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	4629      	mov	r1, r5
 8008ba6:	f7f7 fb8f 	bl	80002c8 <__aeabi_dsub>
 8008baa:	4602      	mov	r2, r0
 8008bac:	460b      	mov	r3, r1
 8008bae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008bb2:	f7f7 fb89 	bl	80002c8 <__aeabi_dsub>
 8008bb6:	4642      	mov	r2, r8
 8008bb8:	464b      	mov	r3, r9
 8008bba:	f7f7 fd3d 	bl	8000638 <__aeabi_dmul>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	4630      	mov	r0, r6
 8008bc4:	4639      	mov	r1, r7
 8008bc6:	f7f7 fb7f 	bl	80002c8 <__aeabi_dsub>
 8008bca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008bce:	f7f7 fd33 	bl	8000638 <__aeabi_dmul>
 8008bd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bd6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008bda:	4610      	mov	r0, r2
 8008bdc:	4619      	mov	r1, r3
 8008bde:	f7f7 fd2b 	bl	8000638 <__aeabi_dmul>
 8008be2:	a37b      	add	r3, pc, #492	; (adr r3, 8008dd0 <__ieee754_pow+0x6d0>)
 8008be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be8:	4604      	mov	r4, r0
 8008bea:	460d      	mov	r5, r1
 8008bec:	f7f7 fd24 	bl	8000638 <__aeabi_dmul>
 8008bf0:	a379      	add	r3, pc, #484	; (adr r3, 8008dd8 <__ieee754_pow+0x6d8>)
 8008bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf6:	f7f7 fb69 	bl	80002cc <__adddf3>
 8008bfa:	4622      	mov	r2, r4
 8008bfc:	462b      	mov	r3, r5
 8008bfe:	f7f7 fd1b 	bl	8000638 <__aeabi_dmul>
 8008c02:	a377      	add	r3, pc, #476	; (adr r3, 8008de0 <__ieee754_pow+0x6e0>)
 8008c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c08:	f7f7 fb60 	bl	80002cc <__adddf3>
 8008c0c:	4622      	mov	r2, r4
 8008c0e:	462b      	mov	r3, r5
 8008c10:	f7f7 fd12 	bl	8000638 <__aeabi_dmul>
 8008c14:	a374      	add	r3, pc, #464	; (adr r3, 8008de8 <__ieee754_pow+0x6e8>)
 8008c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c1a:	f7f7 fb57 	bl	80002cc <__adddf3>
 8008c1e:	4622      	mov	r2, r4
 8008c20:	462b      	mov	r3, r5
 8008c22:	f7f7 fd09 	bl	8000638 <__aeabi_dmul>
 8008c26:	a372      	add	r3, pc, #456	; (adr r3, 8008df0 <__ieee754_pow+0x6f0>)
 8008c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2c:	f7f7 fb4e 	bl	80002cc <__adddf3>
 8008c30:	4622      	mov	r2, r4
 8008c32:	462b      	mov	r3, r5
 8008c34:	f7f7 fd00 	bl	8000638 <__aeabi_dmul>
 8008c38:	a36f      	add	r3, pc, #444	; (adr r3, 8008df8 <__ieee754_pow+0x6f8>)
 8008c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c3e:	f7f7 fb45 	bl	80002cc <__adddf3>
 8008c42:	4622      	mov	r2, r4
 8008c44:	4606      	mov	r6, r0
 8008c46:	460f      	mov	r7, r1
 8008c48:	462b      	mov	r3, r5
 8008c4a:	4620      	mov	r0, r4
 8008c4c:	4629      	mov	r1, r5
 8008c4e:	f7f7 fcf3 	bl	8000638 <__aeabi_dmul>
 8008c52:	4602      	mov	r2, r0
 8008c54:	460b      	mov	r3, r1
 8008c56:	4630      	mov	r0, r6
 8008c58:	4639      	mov	r1, r7
 8008c5a:	f7f7 fced 	bl	8000638 <__aeabi_dmul>
 8008c5e:	4642      	mov	r2, r8
 8008c60:	4604      	mov	r4, r0
 8008c62:	460d      	mov	r5, r1
 8008c64:	464b      	mov	r3, r9
 8008c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c6a:	f7f7 fb2f 	bl	80002cc <__adddf3>
 8008c6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c72:	f7f7 fce1 	bl	8000638 <__aeabi_dmul>
 8008c76:	4622      	mov	r2, r4
 8008c78:	462b      	mov	r3, r5
 8008c7a:	f7f7 fb27 	bl	80002cc <__adddf3>
 8008c7e:	4642      	mov	r2, r8
 8008c80:	4606      	mov	r6, r0
 8008c82:	460f      	mov	r7, r1
 8008c84:	464b      	mov	r3, r9
 8008c86:	4640      	mov	r0, r8
 8008c88:	4649      	mov	r1, r9
 8008c8a:	f7f7 fcd5 	bl	8000638 <__aeabi_dmul>
 8008c8e:	2200      	movs	r2, #0
 8008c90:	4b68      	ldr	r3, [pc, #416]	; (8008e34 <__ieee754_pow+0x734>)
 8008c92:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008c96:	f7f7 fb19 	bl	80002cc <__adddf3>
 8008c9a:	4632      	mov	r2, r6
 8008c9c:	463b      	mov	r3, r7
 8008c9e:	f7f7 fb15 	bl	80002cc <__adddf3>
 8008ca2:	9802      	ldr	r0, [sp, #8]
 8008ca4:	460d      	mov	r5, r1
 8008ca6:	4604      	mov	r4, r0
 8008ca8:	4602      	mov	r2, r0
 8008caa:	460b      	mov	r3, r1
 8008cac:	4640      	mov	r0, r8
 8008cae:	4649      	mov	r1, r9
 8008cb0:	f7f7 fcc2 	bl	8000638 <__aeabi_dmul>
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	4680      	mov	r8, r0
 8008cb8:	4689      	mov	r9, r1
 8008cba:	4b5e      	ldr	r3, [pc, #376]	; (8008e34 <__ieee754_pow+0x734>)
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	4629      	mov	r1, r5
 8008cc0:	f7f7 fb02 	bl	80002c8 <__aeabi_dsub>
 8008cc4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008cc8:	f7f7 fafe 	bl	80002c8 <__aeabi_dsub>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	460b      	mov	r3, r1
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	4639      	mov	r1, r7
 8008cd4:	f7f7 faf8 	bl	80002c8 <__aeabi_dsub>
 8008cd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cdc:	f7f7 fcac 	bl	8000638 <__aeabi_dmul>
 8008ce0:	4622      	mov	r2, r4
 8008ce2:	4606      	mov	r6, r0
 8008ce4:	460f      	mov	r7, r1
 8008ce6:	462b      	mov	r3, r5
 8008ce8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008cec:	f7f7 fca4 	bl	8000638 <__aeabi_dmul>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	4630      	mov	r0, r6
 8008cf6:	4639      	mov	r1, r7
 8008cf8:	f7f7 fae8 	bl	80002cc <__adddf3>
 8008cfc:	4606      	mov	r6, r0
 8008cfe:	460f      	mov	r7, r1
 8008d00:	4602      	mov	r2, r0
 8008d02:	460b      	mov	r3, r1
 8008d04:	4640      	mov	r0, r8
 8008d06:	4649      	mov	r1, r9
 8008d08:	f7f7 fae0 	bl	80002cc <__adddf3>
 8008d0c:	9802      	ldr	r0, [sp, #8]
 8008d0e:	a33c      	add	r3, pc, #240	; (adr r3, 8008e00 <__ieee754_pow+0x700>)
 8008d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d14:	4604      	mov	r4, r0
 8008d16:	460d      	mov	r5, r1
 8008d18:	f7f7 fc8e 	bl	8000638 <__aeabi_dmul>
 8008d1c:	4642      	mov	r2, r8
 8008d1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008d22:	464b      	mov	r3, r9
 8008d24:	4620      	mov	r0, r4
 8008d26:	4629      	mov	r1, r5
 8008d28:	f7f7 face 	bl	80002c8 <__aeabi_dsub>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	4630      	mov	r0, r6
 8008d32:	4639      	mov	r1, r7
 8008d34:	f7f7 fac8 	bl	80002c8 <__aeabi_dsub>
 8008d38:	a333      	add	r3, pc, #204	; (adr r3, 8008e08 <__ieee754_pow+0x708>)
 8008d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3e:	f7f7 fc7b 	bl	8000638 <__aeabi_dmul>
 8008d42:	a333      	add	r3, pc, #204	; (adr r3, 8008e10 <__ieee754_pow+0x710>)
 8008d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d48:	4606      	mov	r6, r0
 8008d4a:	460f      	mov	r7, r1
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	4629      	mov	r1, r5
 8008d50:	f7f7 fc72 	bl	8000638 <__aeabi_dmul>
 8008d54:	4602      	mov	r2, r0
 8008d56:	460b      	mov	r3, r1
 8008d58:	4630      	mov	r0, r6
 8008d5a:	4639      	mov	r1, r7
 8008d5c:	f7f7 fab6 	bl	80002cc <__adddf3>
 8008d60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d62:	4b35      	ldr	r3, [pc, #212]	; (8008e38 <__ieee754_pow+0x738>)
 8008d64:	4413      	add	r3, r2
 8008d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6a:	f7f7 faaf 	bl	80002cc <__adddf3>
 8008d6e:	4604      	mov	r4, r0
 8008d70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d72:	460d      	mov	r5, r1
 8008d74:	f7f7 fbf6 	bl	8000564 <__aeabi_i2d>
 8008d78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d7a:	4b30      	ldr	r3, [pc, #192]	; (8008e3c <__ieee754_pow+0x73c>)
 8008d7c:	4413      	add	r3, r2
 8008d7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d82:	4606      	mov	r6, r0
 8008d84:	460f      	mov	r7, r1
 8008d86:	4622      	mov	r2, r4
 8008d88:	462b      	mov	r3, r5
 8008d8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d8e:	f7f7 fa9d 	bl	80002cc <__adddf3>
 8008d92:	4642      	mov	r2, r8
 8008d94:	464b      	mov	r3, r9
 8008d96:	f7f7 fa99 	bl	80002cc <__adddf3>
 8008d9a:	4632      	mov	r2, r6
 8008d9c:	463b      	mov	r3, r7
 8008d9e:	f7f7 fa95 	bl	80002cc <__adddf3>
 8008da2:	9802      	ldr	r0, [sp, #8]
 8008da4:	4632      	mov	r2, r6
 8008da6:	463b      	mov	r3, r7
 8008da8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008dac:	f7f7 fa8c 	bl	80002c8 <__aeabi_dsub>
 8008db0:	4642      	mov	r2, r8
 8008db2:	464b      	mov	r3, r9
 8008db4:	f7f7 fa88 	bl	80002c8 <__aeabi_dsub>
 8008db8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008dbc:	e607      	b.n	80089ce <__ieee754_pow+0x2ce>
 8008dbe:	f04f 0a01 	mov.w	sl, #1
 8008dc2:	e6a5      	b.n	8008b10 <__ieee754_pow+0x410>
 8008dc4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8008e18 <__ieee754_pow+0x718>
 8008dc8:	e613      	b.n	80089f2 <__ieee754_pow+0x2f2>
 8008dca:	bf00      	nop
 8008dcc:	f3af 8000 	nop.w
 8008dd0:	4a454eef 	.word	0x4a454eef
 8008dd4:	3fca7e28 	.word	0x3fca7e28
 8008dd8:	93c9db65 	.word	0x93c9db65
 8008ddc:	3fcd864a 	.word	0x3fcd864a
 8008de0:	a91d4101 	.word	0xa91d4101
 8008de4:	3fd17460 	.word	0x3fd17460
 8008de8:	518f264d 	.word	0x518f264d
 8008dec:	3fd55555 	.word	0x3fd55555
 8008df0:	db6fabff 	.word	0xdb6fabff
 8008df4:	3fdb6db6 	.word	0x3fdb6db6
 8008df8:	33333303 	.word	0x33333303
 8008dfc:	3fe33333 	.word	0x3fe33333
 8008e00:	e0000000 	.word	0xe0000000
 8008e04:	3feec709 	.word	0x3feec709
 8008e08:	dc3a03fd 	.word	0xdc3a03fd
 8008e0c:	3feec709 	.word	0x3feec709
 8008e10:	145b01f5 	.word	0x145b01f5
 8008e14:	be3e2fe0 	.word	0xbe3e2fe0
 8008e18:	00000000 	.word	0x00000000
 8008e1c:	3ff00000 	.word	0x3ff00000
 8008e20:	43400000 	.word	0x43400000
 8008e24:	0003988e 	.word	0x0003988e
 8008e28:	000bb679 	.word	0x000bb679
 8008e2c:	08009cf8 	.word	0x08009cf8
 8008e30:	3ff00000 	.word	0x3ff00000
 8008e34:	40080000 	.word	0x40080000
 8008e38:	08009d18 	.word	0x08009d18
 8008e3c:	08009d08 	.word	0x08009d08
 8008e40:	a3b4      	add	r3, pc, #720	; (adr r3, 8009114 <__ieee754_pow+0xa14>)
 8008e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e46:	4640      	mov	r0, r8
 8008e48:	4649      	mov	r1, r9
 8008e4a:	f7f7 fa3f 	bl	80002cc <__adddf3>
 8008e4e:	4622      	mov	r2, r4
 8008e50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e54:	462b      	mov	r3, r5
 8008e56:	4630      	mov	r0, r6
 8008e58:	4639      	mov	r1, r7
 8008e5a:	f7f7 fa35 	bl	80002c8 <__aeabi_dsub>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	460b      	mov	r3, r1
 8008e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e66:	f7f7 fe77 	bl	8000b58 <__aeabi_dcmpgt>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	f47f adfe 	bne.w	8008a6c <__ieee754_pow+0x36c>
 8008e70:	4aa3      	ldr	r2, [pc, #652]	; (8009100 <__ieee754_pow+0xa00>)
 8008e72:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008e76:	4293      	cmp	r3, r2
 8008e78:	f340 810a 	ble.w	8009090 <__ieee754_pow+0x990>
 8008e7c:	151b      	asrs	r3, r3, #20
 8008e7e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008e82:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008e86:	fa4a f303 	asr.w	r3, sl, r3
 8008e8a:	445b      	add	r3, fp
 8008e8c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008e90:	4e9c      	ldr	r6, [pc, #624]	; (8009104 <__ieee754_pow+0xa04>)
 8008e92:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008e96:	4116      	asrs	r6, r2
 8008e98:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	ea23 0106 	bic.w	r1, r3, r6
 8008ea2:	f1c2 0214 	rsb	r2, r2, #20
 8008ea6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008eaa:	fa4a fa02 	asr.w	sl, sl, r2
 8008eae:	f1bb 0f00 	cmp.w	fp, #0
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	4629      	mov	r1, r5
 8008eba:	bfb8      	it	lt
 8008ebc:	f1ca 0a00 	rsblt	sl, sl, #0
 8008ec0:	f7f7 fa02 	bl	80002c8 <__aeabi_dsub>
 8008ec4:	e9cd 0100 	strd	r0, r1, [sp]
 8008ec8:	4642      	mov	r2, r8
 8008eca:	464b      	mov	r3, r9
 8008ecc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ed0:	f7f7 f9fc 	bl	80002cc <__adddf3>
 8008ed4:	2000      	movs	r0, #0
 8008ed6:	a378      	add	r3, pc, #480	; (adr r3, 80090b8 <__ieee754_pow+0x9b8>)
 8008ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008edc:	4604      	mov	r4, r0
 8008ede:	460d      	mov	r5, r1
 8008ee0:	f7f7 fbaa 	bl	8000638 <__aeabi_dmul>
 8008ee4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ee8:	4606      	mov	r6, r0
 8008eea:	460f      	mov	r7, r1
 8008eec:	4620      	mov	r0, r4
 8008eee:	4629      	mov	r1, r5
 8008ef0:	f7f7 f9ea 	bl	80002c8 <__aeabi_dsub>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	4640      	mov	r0, r8
 8008efa:	4649      	mov	r1, r9
 8008efc:	f7f7 f9e4 	bl	80002c8 <__aeabi_dsub>
 8008f00:	a36f      	add	r3, pc, #444	; (adr r3, 80090c0 <__ieee754_pow+0x9c0>)
 8008f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f06:	f7f7 fb97 	bl	8000638 <__aeabi_dmul>
 8008f0a:	a36f      	add	r3, pc, #444	; (adr r3, 80090c8 <__ieee754_pow+0x9c8>)
 8008f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f10:	4680      	mov	r8, r0
 8008f12:	4689      	mov	r9, r1
 8008f14:	4620      	mov	r0, r4
 8008f16:	4629      	mov	r1, r5
 8008f18:	f7f7 fb8e 	bl	8000638 <__aeabi_dmul>
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	460b      	mov	r3, r1
 8008f20:	4640      	mov	r0, r8
 8008f22:	4649      	mov	r1, r9
 8008f24:	f7f7 f9d2 	bl	80002cc <__adddf3>
 8008f28:	4604      	mov	r4, r0
 8008f2a:	460d      	mov	r5, r1
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	460b      	mov	r3, r1
 8008f30:	4630      	mov	r0, r6
 8008f32:	4639      	mov	r1, r7
 8008f34:	f7f7 f9ca 	bl	80002cc <__adddf3>
 8008f38:	4632      	mov	r2, r6
 8008f3a:	463b      	mov	r3, r7
 8008f3c:	4680      	mov	r8, r0
 8008f3e:	4689      	mov	r9, r1
 8008f40:	f7f7 f9c2 	bl	80002c8 <__aeabi_dsub>
 8008f44:	4602      	mov	r2, r0
 8008f46:	460b      	mov	r3, r1
 8008f48:	4620      	mov	r0, r4
 8008f4a:	4629      	mov	r1, r5
 8008f4c:	f7f7 f9bc 	bl	80002c8 <__aeabi_dsub>
 8008f50:	4642      	mov	r2, r8
 8008f52:	4606      	mov	r6, r0
 8008f54:	460f      	mov	r7, r1
 8008f56:	464b      	mov	r3, r9
 8008f58:	4640      	mov	r0, r8
 8008f5a:	4649      	mov	r1, r9
 8008f5c:	f7f7 fb6c 	bl	8000638 <__aeabi_dmul>
 8008f60:	a35b      	add	r3, pc, #364	; (adr r3, 80090d0 <__ieee754_pow+0x9d0>)
 8008f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f66:	4604      	mov	r4, r0
 8008f68:	460d      	mov	r5, r1
 8008f6a:	f7f7 fb65 	bl	8000638 <__aeabi_dmul>
 8008f6e:	a35a      	add	r3, pc, #360	; (adr r3, 80090d8 <__ieee754_pow+0x9d8>)
 8008f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f74:	f7f7 f9a8 	bl	80002c8 <__aeabi_dsub>
 8008f78:	4622      	mov	r2, r4
 8008f7a:	462b      	mov	r3, r5
 8008f7c:	f7f7 fb5c 	bl	8000638 <__aeabi_dmul>
 8008f80:	a357      	add	r3, pc, #348	; (adr r3, 80090e0 <__ieee754_pow+0x9e0>)
 8008f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f86:	f7f7 f9a1 	bl	80002cc <__adddf3>
 8008f8a:	4622      	mov	r2, r4
 8008f8c:	462b      	mov	r3, r5
 8008f8e:	f7f7 fb53 	bl	8000638 <__aeabi_dmul>
 8008f92:	a355      	add	r3, pc, #340	; (adr r3, 80090e8 <__ieee754_pow+0x9e8>)
 8008f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f98:	f7f7 f996 	bl	80002c8 <__aeabi_dsub>
 8008f9c:	4622      	mov	r2, r4
 8008f9e:	462b      	mov	r3, r5
 8008fa0:	f7f7 fb4a 	bl	8000638 <__aeabi_dmul>
 8008fa4:	a352      	add	r3, pc, #328	; (adr r3, 80090f0 <__ieee754_pow+0x9f0>)
 8008fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008faa:	f7f7 f98f 	bl	80002cc <__adddf3>
 8008fae:	4622      	mov	r2, r4
 8008fb0:	462b      	mov	r3, r5
 8008fb2:	f7f7 fb41 	bl	8000638 <__aeabi_dmul>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	460b      	mov	r3, r1
 8008fba:	4640      	mov	r0, r8
 8008fbc:	4649      	mov	r1, r9
 8008fbe:	f7f7 f983 	bl	80002c8 <__aeabi_dsub>
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	460d      	mov	r5, r1
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	460b      	mov	r3, r1
 8008fca:	4640      	mov	r0, r8
 8008fcc:	4649      	mov	r1, r9
 8008fce:	f7f7 fb33 	bl	8000638 <__aeabi_dmul>
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	e9cd 0100 	strd	r0, r1, [sp]
 8008fd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008fdc:	4620      	mov	r0, r4
 8008fde:	4629      	mov	r1, r5
 8008fe0:	f7f7 f972 	bl	80002c8 <__aeabi_dsub>
 8008fe4:	4602      	mov	r2, r0
 8008fe6:	460b      	mov	r3, r1
 8008fe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fec:	f7f7 fc4e 	bl	800088c <__aeabi_ddiv>
 8008ff0:	4632      	mov	r2, r6
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	460d      	mov	r5, r1
 8008ff6:	463b      	mov	r3, r7
 8008ff8:	4640      	mov	r0, r8
 8008ffa:	4649      	mov	r1, r9
 8008ffc:	f7f7 fb1c 	bl	8000638 <__aeabi_dmul>
 8009000:	4632      	mov	r2, r6
 8009002:	463b      	mov	r3, r7
 8009004:	f7f7 f962 	bl	80002cc <__adddf3>
 8009008:	4602      	mov	r2, r0
 800900a:	460b      	mov	r3, r1
 800900c:	4620      	mov	r0, r4
 800900e:	4629      	mov	r1, r5
 8009010:	f7f7 f95a 	bl	80002c8 <__aeabi_dsub>
 8009014:	4642      	mov	r2, r8
 8009016:	464b      	mov	r3, r9
 8009018:	f7f7 f956 	bl	80002c8 <__aeabi_dsub>
 800901c:	4602      	mov	r2, r0
 800901e:	460b      	mov	r3, r1
 8009020:	2000      	movs	r0, #0
 8009022:	4939      	ldr	r1, [pc, #228]	; (8009108 <__ieee754_pow+0xa08>)
 8009024:	f7f7 f950 	bl	80002c8 <__aeabi_dsub>
 8009028:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800902c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009030:	4602      	mov	r2, r0
 8009032:	460b      	mov	r3, r1
 8009034:	da2f      	bge.n	8009096 <__ieee754_pow+0x996>
 8009036:	4650      	mov	r0, sl
 8009038:	ec43 2b10 	vmov	d0, r2, r3
 800903c:	f000 f9c0 	bl	80093c0 <scalbn>
 8009040:	ec51 0b10 	vmov	r0, r1, d0
 8009044:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009048:	f7ff bbf1 	b.w	800882e <__ieee754_pow+0x12e>
 800904c:	4b2f      	ldr	r3, [pc, #188]	; (800910c <__ieee754_pow+0xa0c>)
 800904e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009052:	429e      	cmp	r6, r3
 8009054:	f77f af0c 	ble.w	8008e70 <__ieee754_pow+0x770>
 8009058:	4b2d      	ldr	r3, [pc, #180]	; (8009110 <__ieee754_pow+0xa10>)
 800905a:	440b      	add	r3, r1
 800905c:	4303      	orrs	r3, r0
 800905e:	d00b      	beq.n	8009078 <__ieee754_pow+0x978>
 8009060:	a325      	add	r3, pc, #148	; (adr r3, 80090f8 <__ieee754_pow+0x9f8>)
 8009062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800906a:	f7f7 fae5 	bl	8000638 <__aeabi_dmul>
 800906e:	a322      	add	r3, pc, #136	; (adr r3, 80090f8 <__ieee754_pow+0x9f8>)
 8009070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009074:	f7ff bbdb 	b.w	800882e <__ieee754_pow+0x12e>
 8009078:	4622      	mov	r2, r4
 800907a:	462b      	mov	r3, r5
 800907c:	f7f7 f924 	bl	80002c8 <__aeabi_dsub>
 8009080:	4642      	mov	r2, r8
 8009082:	464b      	mov	r3, r9
 8009084:	f7f7 fd5e 	bl	8000b44 <__aeabi_dcmpge>
 8009088:	2800      	cmp	r0, #0
 800908a:	f43f aef1 	beq.w	8008e70 <__ieee754_pow+0x770>
 800908e:	e7e7      	b.n	8009060 <__ieee754_pow+0x960>
 8009090:	f04f 0a00 	mov.w	sl, #0
 8009094:	e718      	b.n	8008ec8 <__ieee754_pow+0x7c8>
 8009096:	4621      	mov	r1, r4
 8009098:	e7d4      	b.n	8009044 <__ieee754_pow+0x944>
 800909a:	2000      	movs	r0, #0
 800909c:	491a      	ldr	r1, [pc, #104]	; (8009108 <__ieee754_pow+0xa08>)
 800909e:	f7ff bb8f 	b.w	80087c0 <__ieee754_pow+0xc0>
 80090a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80090a6:	f7ff bb8b 	b.w	80087c0 <__ieee754_pow+0xc0>
 80090aa:	4630      	mov	r0, r6
 80090ac:	4639      	mov	r1, r7
 80090ae:	f7ff bb87 	b.w	80087c0 <__ieee754_pow+0xc0>
 80090b2:	4693      	mov	fp, r2
 80090b4:	f7ff bb98 	b.w	80087e8 <__ieee754_pow+0xe8>
 80090b8:	00000000 	.word	0x00000000
 80090bc:	3fe62e43 	.word	0x3fe62e43
 80090c0:	fefa39ef 	.word	0xfefa39ef
 80090c4:	3fe62e42 	.word	0x3fe62e42
 80090c8:	0ca86c39 	.word	0x0ca86c39
 80090cc:	be205c61 	.word	0xbe205c61
 80090d0:	72bea4d0 	.word	0x72bea4d0
 80090d4:	3e663769 	.word	0x3e663769
 80090d8:	c5d26bf1 	.word	0xc5d26bf1
 80090dc:	3ebbbd41 	.word	0x3ebbbd41
 80090e0:	af25de2c 	.word	0xaf25de2c
 80090e4:	3f11566a 	.word	0x3f11566a
 80090e8:	16bebd93 	.word	0x16bebd93
 80090ec:	3f66c16c 	.word	0x3f66c16c
 80090f0:	5555553e 	.word	0x5555553e
 80090f4:	3fc55555 	.word	0x3fc55555
 80090f8:	c2f8f359 	.word	0xc2f8f359
 80090fc:	01a56e1f 	.word	0x01a56e1f
 8009100:	3fe00000 	.word	0x3fe00000
 8009104:	000fffff 	.word	0x000fffff
 8009108:	3ff00000 	.word	0x3ff00000
 800910c:	4090cbff 	.word	0x4090cbff
 8009110:	3f6f3400 	.word	0x3f6f3400
 8009114:	652b82fe 	.word	0x652b82fe
 8009118:	3c971547 	.word	0x3c971547

0800911c <__ieee754_sqrt>:
 800911c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009120:	4955      	ldr	r1, [pc, #340]	; (8009278 <__ieee754_sqrt+0x15c>)
 8009122:	ec55 4b10 	vmov	r4, r5, d0
 8009126:	43a9      	bics	r1, r5
 8009128:	462b      	mov	r3, r5
 800912a:	462a      	mov	r2, r5
 800912c:	d112      	bne.n	8009154 <__ieee754_sqrt+0x38>
 800912e:	ee10 2a10 	vmov	r2, s0
 8009132:	ee10 0a10 	vmov	r0, s0
 8009136:	4629      	mov	r1, r5
 8009138:	f7f7 fa7e 	bl	8000638 <__aeabi_dmul>
 800913c:	4602      	mov	r2, r0
 800913e:	460b      	mov	r3, r1
 8009140:	4620      	mov	r0, r4
 8009142:	4629      	mov	r1, r5
 8009144:	f7f7 f8c2 	bl	80002cc <__adddf3>
 8009148:	4604      	mov	r4, r0
 800914a:	460d      	mov	r5, r1
 800914c:	ec45 4b10 	vmov	d0, r4, r5
 8009150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009154:	2d00      	cmp	r5, #0
 8009156:	ee10 0a10 	vmov	r0, s0
 800915a:	4621      	mov	r1, r4
 800915c:	dc0f      	bgt.n	800917e <__ieee754_sqrt+0x62>
 800915e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009162:	4330      	orrs	r0, r6
 8009164:	d0f2      	beq.n	800914c <__ieee754_sqrt+0x30>
 8009166:	b155      	cbz	r5, 800917e <__ieee754_sqrt+0x62>
 8009168:	ee10 2a10 	vmov	r2, s0
 800916c:	4620      	mov	r0, r4
 800916e:	4629      	mov	r1, r5
 8009170:	f7f7 f8aa 	bl	80002c8 <__aeabi_dsub>
 8009174:	4602      	mov	r2, r0
 8009176:	460b      	mov	r3, r1
 8009178:	f7f7 fb88 	bl	800088c <__aeabi_ddiv>
 800917c:	e7e4      	b.n	8009148 <__ieee754_sqrt+0x2c>
 800917e:	151b      	asrs	r3, r3, #20
 8009180:	d073      	beq.n	800926a <__ieee754_sqrt+0x14e>
 8009182:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009186:	07dd      	lsls	r5, r3, #31
 8009188:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800918c:	bf48      	it	mi
 800918e:	0fc8      	lsrmi	r0, r1, #31
 8009190:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009194:	bf44      	itt	mi
 8009196:	0049      	lslmi	r1, r1, #1
 8009198:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800919c:	2500      	movs	r5, #0
 800919e:	1058      	asrs	r0, r3, #1
 80091a0:	0fcb      	lsrs	r3, r1, #31
 80091a2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80091a6:	0049      	lsls	r1, r1, #1
 80091a8:	2316      	movs	r3, #22
 80091aa:	462c      	mov	r4, r5
 80091ac:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80091b0:	19a7      	adds	r7, r4, r6
 80091b2:	4297      	cmp	r7, r2
 80091b4:	bfde      	ittt	le
 80091b6:	19bc      	addle	r4, r7, r6
 80091b8:	1bd2      	suble	r2, r2, r7
 80091ba:	19ad      	addle	r5, r5, r6
 80091bc:	0fcf      	lsrs	r7, r1, #31
 80091be:	3b01      	subs	r3, #1
 80091c0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80091c4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80091c8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80091cc:	d1f0      	bne.n	80091b0 <__ieee754_sqrt+0x94>
 80091ce:	f04f 0c20 	mov.w	ip, #32
 80091d2:	469e      	mov	lr, r3
 80091d4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80091d8:	42a2      	cmp	r2, r4
 80091da:	eb06 070e 	add.w	r7, r6, lr
 80091de:	dc02      	bgt.n	80091e6 <__ieee754_sqrt+0xca>
 80091e0:	d112      	bne.n	8009208 <__ieee754_sqrt+0xec>
 80091e2:	428f      	cmp	r7, r1
 80091e4:	d810      	bhi.n	8009208 <__ieee754_sqrt+0xec>
 80091e6:	2f00      	cmp	r7, #0
 80091e8:	eb07 0e06 	add.w	lr, r7, r6
 80091ec:	da42      	bge.n	8009274 <__ieee754_sqrt+0x158>
 80091ee:	f1be 0f00 	cmp.w	lr, #0
 80091f2:	db3f      	blt.n	8009274 <__ieee754_sqrt+0x158>
 80091f4:	f104 0801 	add.w	r8, r4, #1
 80091f8:	1b12      	subs	r2, r2, r4
 80091fa:	428f      	cmp	r7, r1
 80091fc:	bf88      	it	hi
 80091fe:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009202:	1bc9      	subs	r1, r1, r7
 8009204:	4433      	add	r3, r6
 8009206:	4644      	mov	r4, r8
 8009208:	0052      	lsls	r2, r2, #1
 800920a:	f1bc 0c01 	subs.w	ip, ip, #1
 800920e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8009212:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009216:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800921a:	d1dd      	bne.n	80091d8 <__ieee754_sqrt+0xbc>
 800921c:	430a      	orrs	r2, r1
 800921e:	d006      	beq.n	800922e <__ieee754_sqrt+0x112>
 8009220:	1c5c      	adds	r4, r3, #1
 8009222:	bf13      	iteet	ne
 8009224:	3301      	addne	r3, #1
 8009226:	3501      	addeq	r5, #1
 8009228:	4663      	moveq	r3, ip
 800922a:	f023 0301 	bicne.w	r3, r3, #1
 800922e:	106a      	asrs	r2, r5, #1
 8009230:	085b      	lsrs	r3, r3, #1
 8009232:	07e9      	lsls	r1, r5, #31
 8009234:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009238:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800923c:	bf48      	it	mi
 800923e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009242:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8009246:	461c      	mov	r4, r3
 8009248:	e780      	b.n	800914c <__ieee754_sqrt+0x30>
 800924a:	0aca      	lsrs	r2, r1, #11
 800924c:	3815      	subs	r0, #21
 800924e:	0549      	lsls	r1, r1, #21
 8009250:	2a00      	cmp	r2, #0
 8009252:	d0fa      	beq.n	800924a <__ieee754_sqrt+0x12e>
 8009254:	02d6      	lsls	r6, r2, #11
 8009256:	d50a      	bpl.n	800926e <__ieee754_sqrt+0x152>
 8009258:	f1c3 0420 	rsb	r4, r3, #32
 800925c:	fa21 f404 	lsr.w	r4, r1, r4
 8009260:	1e5d      	subs	r5, r3, #1
 8009262:	4099      	lsls	r1, r3
 8009264:	4322      	orrs	r2, r4
 8009266:	1b43      	subs	r3, r0, r5
 8009268:	e78b      	b.n	8009182 <__ieee754_sqrt+0x66>
 800926a:	4618      	mov	r0, r3
 800926c:	e7f0      	b.n	8009250 <__ieee754_sqrt+0x134>
 800926e:	0052      	lsls	r2, r2, #1
 8009270:	3301      	adds	r3, #1
 8009272:	e7ef      	b.n	8009254 <__ieee754_sqrt+0x138>
 8009274:	46a0      	mov	r8, r4
 8009276:	e7bf      	b.n	80091f8 <__ieee754_sqrt+0xdc>
 8009278:	7ff00000 	.word	0x7ff00000

0800927c <fabs>:
 800927c:	ec51 0b10 	vmov	r0, r1, d0
 8009280:	ee10 2a10 	vmov	r2, s0
 8009284:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009288:	ec43 2b10 	vmov	d0, r2, r3
 800928c:	4770      	bx	lr

0800928e <finite>:
 800928e:	ee10 3a90 	vmov	r3, s1
 8009292:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8009296:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800929a:	0fc0      	lsrs	r0, r0, #31
 800929c:	4770      	bx	lr

0800929e <matherr>:
 800929e:	2000      	movs	r0, #0
 80092a0:	4770      	bx	lr
 80092a2:	0000      	movs	r0, r0
 80092a4:	0000      	movs	r0, r0
	...

080092a8 <nan>:
 80092a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80092b0 <nan+0x8>
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop
 80092b0:	00000000 	.word	0x00000000
 80092b4:	7ff80000 	.word	0x7ff80000

080092b8 <rint>:
 80092b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092ba:	ec51 0b10 	vmov	r0, r1, d0
 80092be:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80092c2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80092c6:	2e13      	cmp	r6, #19
 80092c8:	460b      	mov	r3, r1
 80092ca:	ee10 4a10 	vmov	r4, s0
 80092ce:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80092d2:	dc56      	bgt.n	8009382 <rint+0xca>
 80092d4:	2e00      	cmp	r6, #0
 80092d6:	da2b      	bge.n	8009330 <rint+0x78>
 80092d8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80092dc:	4302      	orrs	r2, r0
 80092de:	d023      	beq.n	8009328 <rint+0x70>
 80092e0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80092e4:	4302      	orrs	r2, r0
 80092e6:	4254      	negs	r4, r2
 80092e8:	4314      	orrs	r4, r2
 80092ea:	0c4b      	lsrs	r3, r1, #17
 80092ec:	0b24      	lsrs	r4, r4, #12
 80092ee:	045b      	lsls	r3, r3, #17
 80092f0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80092f4:	ea44 0103 	orr.w	r1, r4, r3
 80092f8:	460b      	mov	r3, r1
 80092fa:	492f      	ldr	r1, [pc, #188]	; (80093b8 <rint+0x100>)
 80092fc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8009300:	e9d1 6700 	ldrd	r6, r7, [r1]
 8009304:	4602      	mov	r2, r0
 8009306:	4639      	mov	r1, r7
 8009308:	4630      	mov	r0, r6
 800930a:	f7f6 ffdf 	bl	80002cc <__adddf3>
 800930e:	e9cd 0100 	strd	r0, r1, [sp]
 8009312:	463b      	mov	r3, r7
 8009314:	4632      	mov	r2, r6
 8009316:	e9dd 0100 	ldrd	r0, r1, [sp]
 800931a:	f7f6 ffd5 	bl	80002c8 <__aeabi_dsub>
 800931e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009322:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8009326:	4639      	mov	r1, r7
 8009328:	ec41 0b10 	vmov	d0, r0, r1
 800932c:	b003      	add	sp, #12
 800932e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009330:	4a22      	ldr	r2, [pc, #136]	; (80093bc <rint+0x104>)
 8009332:	4132      	asrs	r2, r6
 8009334:	ea01 0702 	and.w	r7, r1, r2
 8009338:	4307      	orrs	r7, r0
 800933a:	d0f5      	beq.n	8009328 <rint+0x70>
 800933c:	0852      	lsrs	r2, r2, #1
 800933e:	4011      	ands	r1, r2
 8009340:	430c      	orrs	r4, r1
 8009342:	d00b      	beq.n	800935c <rint+0xa4>
 8009344:	ea23 0202 	bic.w	r2, r3, r2
 8009348:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800934c:	2e13      	cmp	r6, #19
 800934e:	fa43 f306 	asr.w	r3, r3, r6
 8009352:	bf0c      	ite	eq
 8009354:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8009358:	2400      	movne	r4, #0
 800935a:	4313      	orrs	r3, r2
 800935c:	4916      	ldr	r1, [pc, #88]	; (80093b8 <rint+0x100>)
 800935e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8009362:	4622      	mov	r2, r4
 8009364:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009368:	4620      	mov	r0, r4
 800936a:	4629      	mov	r1, r5
 800936c:	f7f6 ffae 	bl	80002cc <__adddf3>
 8009370:	e9cd 0100 	strd	r0, r1, [sp]
 8009374:	4622      	mov	r2, r4
 8009376:	462b      	mov	r3, r5
 8009378:	e9dd 0100 	ldrd	r0, r1, [sp]
 800937c:	f7f6 ffa4 	bl	80002c8 <__aeabi_dsub>
 8009380:	e7d2      	b.n	8009328 <rint+0x70>
 8009382:	2e33      	cmp	r6, #51	; 0x33
 8009384:	dd07      	ble.n	8009396 <rint+0xde>
 8009386:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800938a:	d1cd      	bne.n	8009328 <rint+0x70>
 800938c:	ee10 2a10 	vmov	r2, s0
 8009390:	f7f6 ff9c 	bl	80002cc <__adddf3>
 8009394:	e7c8      	b.n	8009328 <rint+0x70>
 8009396:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800939a:	f04f 32ff 	mov.w	r2, #4294967295
 800939e:	40f2      	lsrs	r2, r6
 80093a0:	4210      	tst	r0, r2
 80093a2:	d0c1      	beq.n	8009328 <rint+0x70>
 80093a4:	0852      	lsrs	r2, r2, #1
 80093a6:	4210      	tst	r0, r2
 80093a8:	bf1f      	itttt	ne
 80093aa:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80093ae:	ea20 0202 	bicne.w	r2, r0, r2
 80093b2:	4134      	asrne	r4, r6
 80093b4:	4314      	orrne	r4, r2
 80093b6:	e7d1      	b.n	800935c <rint+0xa4>
 80093b8:	08009d28 	.word	0x08009d28
 80093bc:	000fffff 	.word	0x000fffff

080093c0 <scalbn>:
 80093c0:	b570      	push	{r4, r5, r6, lr}
 80093c2:	ec55 4b10 	vmov	r4, r5, d0
 80093c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80093ca:	4606      	mov	r6, r0
 80093cc:	462b      	mov	r3, r5
 80093ce:	b9aa      	cbnz	r2, 80093fc <scalbn+0x3c>
 80093d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80093d4:	4323      	orrs	r3, r4
 80093d6:	d03b      	beq.n	8009450 <scalbn+0x90>
 80093d8:	4b31      	ldr	r3, [pc, #196]	; (80094a0 <scalbn+0xe0>)
 80093da:	4629      	mov	r1, r5
 80093dc:	2200      	movs	r2, #0
 80093de:	ee10 0a10 	vmov	r0, s0
 80093e2:	f7f7 f929 	bl	8000638 <__aeabi_dmul>
 80093e6:	4b2f      	ldr	r3, [pc, #188]	; (80094a4 <scalbn+0xe4>)
 80093e8:	429e      	cmp	r6, r3
 80093ea:	4604      	mov	r4, r0
 80093ec:	460d      	mov	r5, r1
 80093ee:	da12      	bge.n	8009416 <scalbn+0x56>
 80093f0:	a327      	add	r3, pc, #156	; (adr r3, 8009490 <scalbn+0xd0>)
 80093f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f6:	f7f7 f91f 	bl	8000638 <__aeabi_dmul>
 80093fa:	e009      	b.n	8009410 <scalbn+0x50>
 80093fc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009400:	428a      	cmp	r2, r1
 8009402:	d10c      	bne.n	800941e <scalbn+0x5e>
 8009404:	ee10 2a10 	vmov	r2, s0
 8009408:	4620      	mov	r0, r4
 800940a:	4629      	mov	r1, r5
 800940c:	f7f6 ff5e 	bl	80002cc <__adddf3>
 8009410:	4604      	mov	r4, r0
 8009412:	460d      	mov	r5, r1
 8009414:	e01c      	b.n	8009450 <scalbn+0x90>
 8009416:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800941a:	460b      	mov	r3, r1
 800941c:	3a36      	subs	r2, #54	; 0x36
 800941e:	4432      	add	r2, r6
 8009420:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009424:	428a      	cmp	r2, r1
 8009426:	dd0b      	ble.n	8009440 <scalbn+0x80>
 8009428:	ec45 4b11 	vmov	d1, r4, r5
 800942c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009498 <scalbn+0xd8>
 8009430:	f000 f83c 	bl	80094ac <copysign>
 8009434:	a318      	add	r3, pc, #96	; (adr r3, 8009498 <scalbn+0xd8>)
 8009436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800943a:	ec51 0b10 	vmov	r0, r1, d0
 800943e:	e7da      	b.n	80093f6 <scalbn+0x36>
 8009440:	2a00      	cmp	r2, #0
 8009442:	dd08      	ble.n	8009456 <scalbn+0x96>
 8009444:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009448:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800944c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009450:	ec45 4b10 	vmov	d0, r4, r5
 8009454:	bd70      	pop	{r4, r5, r6, pc}
 8009456:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800945a:	da0d      	bge.n	8009478 <scalbn+0xb8>
 800945c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009460:	429e      	cmp	r6, r3
 8009462:	ec45 4b11 	vmov	d1, r4, r5
 8009466:	dce1      	bgt.n	800942c <scalbn+0x6c>
 8009468:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009490 <scalbn+0xd0>
 800946c:	f000 f81e 	bl	80094ac <copysign>
 8009470:	a307      	add	r3, pc, #28	; (adr r3, 8009490 <scalbn+0xd0>)
 8009472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009476:	e7e0      	b.n	800943a <scalbn+0x7a>
 8009478:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800947c:	3236      	adds	r2, #54	; 0x36
 800947e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009482:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009486:	4620      	mov	r0, r4
 8009488:	4629      	mov	r1, r5
 800948a:	2200      	movs	r2, #0
 800948c:	4b06      	ldr	r3, [pc, #24]	; (80094a8 <scalbn+0xe8>)
 800948e:	e7b2      	b.n	80093f6 <scalbn+0x36>
 8009490:	c2f8f359 	.word	0xc2f8f359
 8009494:	01a56e1f 	.word	0x01a56e1f
 8009498:	8800759c 	.word	0x8800759c
 800949c:	7e37e43c 	.word	0x7e37e43c
 80094a0:	43500000 	.word	0x43500000
 80094a4:	ffff3cb0 	.word	0xffff3cb0
 80094a8:	3c900000 	.word	0x3c900000

080094ac <copysign>:
 80094ac:	ec51 0b10 	vmov	r0, r1, d0
 80094b0:	ee11 0a90 	vmov	r0, s3
 80094b4:	ee10 2a10 	vmov	r2, s0
 80094b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80094bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80094c0:	ea41 0300 	orr.w	r3, r1, r0
 80094c4:	ec43 2b10 	vmov	d0, r2, r3
 80094c8:	4770      	bx	lr
	...

080094cc <_init>:
 80094cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ce:	bf00      	nop
 80094d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094d2:	bc08      	pop	{r3}
 80094d4:	469e      	mov	lr, r3
 80094d6:	4770      	bx	lr

080094d8 <_fini>:
 80094d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094da:	bf00      	nop
 80094dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094de:	bc08      	pop	{r3}
 80094e0:	469e      	mov	lr, r3
 80094e2:	4770      	bx	lr
