Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jul 27 16:10:20 2024
| Host         : ClientOrchid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.086        0.000                      0                82723        0.263        0.000                      0                82723        3.000        0.000                       0                  8431  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {2.778 22.778}     40.000          25.000          
  clkfbout_cpuclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        9.086        0.000                      0                82723        0.263        0.000                      0                82723       18.750        0.000                       0                  8427  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        9.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        30.160ns  (logic 4.430ns (14.687%)  route 25.731ns (85.313%))
  Logic Levels:           19  (LUT3=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.071ns = ( 43.849 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        5.429    22.103    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.832    22.935 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.935    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/OA
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F7.A/O
                         net (fo=1, routed)           0.000    23.149    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/O1
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    23.237 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F8/O
                         net (fo=1, routed)           1.065    24.302    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.319    24.621 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    24.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18_n_0
    SLICE_X43Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    24.866 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7_n_0
    SLICE_X43Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    24.970 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.260    26.230    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.546 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           2.190    28.736    Core_cpu/myRF/data_reg[31][25]
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.152    28.888 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=5, routed)           0.622    29.510    Core_cpu/myRF/Bus_rdata[25]
    SLICE_X51Y114        LUT5 (Prop_lut5_I2_O)        0.326    29.836 r  Core_cpu/myRF/Mem_DRAM_i_113/O
                         net (fo=1, routed)           0.151    29.988    Core_cpu/myRF/Mem_DRAM_i_113_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.124    30.112 r  Core_cpu/myRF/Mem_DRAM_i_21/O
                         net (fo=257, routed)         3.684    33.795    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_25_25/D
    SLICE_X30Y49         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.684    43.849    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_25_25/WCLK
    SLICE_X30Y49         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.705    
                         clock uncertainty           -0.098    43.607    
    SLICE_X30Y49         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.882    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.882    
                         arrival time                         -33.795    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        29.980ns  (logic 4.374ns (14.591%)  route 25.605ns (85.409%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.979ns = ( 43.757 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        4.243    20.918    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/A1
    SLICE_X56Y48         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.963    21.881 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/RAMS64E_C/O
                         net (fo=1, routed)           0.000    21.881    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/OC
    SLICE_X56Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    22.128 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/F7.B/O
                         net (fo=1, routed)           0.000    22.128    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/O0
    SLICE_X56Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    22.226 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/F8/O
                         net (fo=1, routed)           1.351    23.577    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.319    23.896 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    23.896    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18_n_0
    SLICE_X61Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    24.141 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.141    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7_n_0
    SLICE_X61Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    24.245 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.507    25.752    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.068 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.574    27.642    Core_cpu/myRF/data_reg[31][14]
    SLICE_X64Y101        LUT5 (Prop_lut5_I0_O)        0.124    27.766 r  Core_cpu/myRF/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=4, routed)           1.139    28.905    Core_cpu/myRF/Bus_rdata[14]
    SLICE_X52Y112        LUT6 (Prop_lut6_I5_O)        0.124    29.029 r  Core_cpu/myRF/Mem_DRAM_i_135/O
                         net (fo=1, routed)           0.670    29.699    Core_cpu/myRF/Mem_DRAM_i_135_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.124    29.823 r  Core_cpu/myRF/Mem_DRAM_i_32/O
                         net (fo=258, routed)         3.792    33.615    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_14_14/D
    SLICE_X74Y60         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.592    43.757    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_14_14/WCLK
    SLICE_X74Y60         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.613    
                         clock uncertainty           -0.098    43.515    
    SLICE_X74Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.790    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.790    
                         arrival time                         -33.615    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        30.059ns  (logic 4.430ns (14.736%)  route 25.629ns (85.264%))
  Logic Levels:           19  (LUT3=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 43.841 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        5.429    22.103    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.832    22.935 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.935    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/OA
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F7.A/O
                         net (fo=1, routed)           0.000    23.149    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/O1
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    23.237 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F8/O
                         net (fo=1, routed)           1.065    24.302    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.319    24.621 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    24.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18_n_0
    SLICE_X43Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    24.866 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7_n_0
    SLICE_X43Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    24.970 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.260    26.230    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.546 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           2.190    28.736    Core_cpu/myRF/data_reg[31][25]
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.152    28.888 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=5, routed)           0.622    29.510    Core_cpu/myRF/Bus_rdata[25]
    SLICE_X51Y114        LUT5 (Prop_lut5_I2_O)        0.326    29.836 r  Core_cpu/myRF/Mem_DRAM_i_113/O
                         net (fo=1, routed)           0.151    29.988    Core_cpu/myRF/Mem_DRAM_i_113_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.124    30.112 r  Core_cpu/myRF/Mem_DRAM_i_21/O
                         net (fo=257, routed)         3.582    33.694    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_25_25/D
    SLICE_X46Y47         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.676    43.841    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_25_25/WCLK
    SLICE_X46Y47         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.697    
                         clock uncertainty           -0.098    43.599    
    SLICE_X46Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.874    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.874    
                         arrival time                         -33.694    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.185ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        30.059ns  (logic 4.430ns (14.737%)  route 25.629ns (85.263%))
  Logic Levels:           19  (LUT3=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.068ns = ( 43.846 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        5.429    22.103    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.832    22.935 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.935    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/OA
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F7.A/O
                         net (fo=1, routed)           0.000    23.149    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/O1
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    23.237 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F8/O
                         net (fo=1, routed)           1.065    24.302    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.319    24.621 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    24.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18_n_0
    SLICE_X43Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    24.866 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7_n_0
    SLICE_X43Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    24.970 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.260    26.230    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.546 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           2.190    28.736    Core_cpu/myRF/data_reg[31][25]
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.152    28.888 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=5, routed)           0.622    29.510    Core_cpu/myRF/Bus_rdata[25]
    SLICE_X51Y114        LUT5 (Prop_lut5_I2_O)        0.326    29.836 r  Core_cpu/myRF/Mem_DRAM_i_113/O
                         net (fo=1, routed)           0.151    29.988    Core_cpu/myRF/Mem_DRAM_i_113_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.124    30.112 r  Core_cpu/myRF/Mem_DRAM_i_21/O
                         net (fo=257, routed)         3.582    33.693    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/D
    SLICE_X38Y47         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.681    43.846    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/WCLK
    SLICE_X38Y47         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.702    
                         clock uncertainty           -0.098    43.604    
    SLICE_X38Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.879    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.879    
                         arrival time                         -33.693    
  -------------------------------------------------------------------
                         slack                                  9.185    

Slack (MET) :             9.204ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        29.867ns  (logic 4.374ns (14.646%)  route 25.492ns (85.354%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 43.672 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        4.243    20.918    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/A1
    SLICE_X56Y48         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.963    21.881 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/RAMS64E_C/O
                         net (fo=1, routed)           0.000    21.881    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/OC
    SLICE_X56Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    22.128 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/F7.B/O
                         net (fo=1, routed)           0.000    22.128    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/O0
    SLICE_X56Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    22.226 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/F8/O
                         net (fo=1, routed)           1.351    23.577    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.319    23.896 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    23.896    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18_n_0
    SLICE_X61Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    24.141 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.141    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7_n_0
    SLICE_X61Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    24.245 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.507    25.752    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.068 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.574    27.642    Core_cpu/myRF/data_reg[31][14]
    SLICE_X64Y101        LUT5 (Prop_lut5_I0_O)        0.124    27.766 r  Core_cpu/myRF/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=4, routed)           1.139    28.905    Core_cpu/myRF/Bus_rdata[14]
    SLICE_X52Y112        LUT6 (Prop_lut6_I5_O)        0.124    29.029 r  Core_cpu/myRF/Mem_DRAM_i_135/O
                         net (fo=1, routed)           0.670    29.699    Core_cpu/myRF/Mem_DRAM_i_135_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.124    29.823 r  Core_cpu/myRF/Mem_DRAM_i_32/O
                         net (fo=258, routed)         3.678    33.501    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_14_14/D
    SLICE_X70Y59         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.507    43.672    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_14_14/WCLK
    SLICE_X70Y59         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.528    
                         clock uncertainty           -0.098    43.430    
    SLICE_X70Y59         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.705    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.705    
                         arrival time                         -33.501    
  -------------------------------------------------------------------
                         slack                                  9.204    

Slack (MET) :             9.208ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        29.872ns  (logic 4.430ns (14.828%)  route 25.443ns (85.172%))
  Logic Levels:           19  (LUT3=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 43.682 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        5.429    22.103    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.832    22.935 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.935    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/OA
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F7.A/O
                         net (fo=1, routed)           0.000    23.149    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/O1
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    23.237 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F8/O
                         net (fo=1, routed)           1.065    24.302    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.319    24.621 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    24.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18_n_0
    SLICE_X43Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    24.866 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7_n_0
    SLICE_X43Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    24.970 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.260    26.230    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.546 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           2.190    28.736    Core_cpu/myRF/data_reg[31][25]
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.152    28.888 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=5, routed)           0.622    29.510    Core_cpu/myRF/Bus_rdata[25]
    SLICE_X51Y114        LUT5 (Prop_lut5_I2_O)        0.326    29.836 r  Core_cpu/myRF/Mem_DRAM_i_113/O
                         net (fo=1, routed)           0.151    29.988    Core_cpu/myRF/Mem_DRAM_i_113_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.124    30.112 r  Core_cpu/myRF/Mem_DRAM_i_21/O
                         net (fo=257, routed)         3.396    33.507    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/D
    SLICE_X34Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.517    43.682    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/WCLK
    SLICE_X34Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.538    
                         clock uncertainty           -0.098    43.440    
    SLICE_X34Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.715    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.715    
                         arrival time                         -33.507    
  -------------------------------------------------------------------
                         slack                                  9.208    

Slack (MET) :             9.208ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        29.872ns  (logic 4.430ns (14.829%)  route 25.443ns (85.171%))
  Logic Levels:           19  (LUT3=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 43.682 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        5.429    22.103    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.832    22.935 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.935    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/OA
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F7.A/O
                         net (fo=1, routed)           0.000    23.149    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/O1
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    23.237 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F8/O
                         net (fo=1, routed)           1.065    24.302    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.319    24.621 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    24.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18_n_0
    SLICE_X43Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    24.866 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7_n_0
    SLICE_X43Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    24.970 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.260    26.230    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.546 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           2.190    28.736    Core_cpu/myRF/data_reg[31][25]
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.152    28.888 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=5, routed)           0.622    29.510    Core_cpu/myRF/Bus_rdata[25]
    SLICE_X51Y114        LUT5 (Prop_lut5_I2_O)        0.326    29.836 r  Core_cpu/myRF/Mem_DRAM_i_113/O
                         net (fo=1, routed)           0.151    29.988    Core_cpu/myRF/Mem_DRAM_i_113_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.124    30.112 r  Core_cpu/myRF/Mem_DRAM_i_21/O
                         net (fo=257, routed)         3.396    33.507    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_25_25/D
    SLICE_X34Y52         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.517    43.682    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_25_25/WCLK
    SLICE_X34Y52         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.538    
                         clock uncertainty           -0.098    43.440    
    SLICE_X34Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.715    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.715    
                         arrival time                         -33.507    
  -------------------------------------------------------------------
                         slack                                  9.208    

Slack (MET) :             9.212ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        29.869ns  (logic 4.430ns (14.830%)  route 25.439ns (85.170%))
  Logic Levels:           19  (LUT3=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 43.683 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        5.429    22.103    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.832    22.935 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.935    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/OA
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F7.A/O
                         net (fo=1, routed)           0.000    23.149    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/O1
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    23.237 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25/F8/O
                         net (fo=1, routed)           1.065    24.302    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_25_25_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.319    24.621 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    24.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18_n_0
    SLICE_X43Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    24.866 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7_n_0
    SLICE_X43Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    24.970 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.260    26.230    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.546 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           2.190    28.736    Core_cpu/myRF/data_reg[31][25]
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.152    28.888 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29_i_8/O
                         net (fo=5, routed)           0.622    29.510    Core_cpu/myRF/Bus_rdata[25]
    SLICE_X51Y114        LUT5 (Prop_lut5_I2_O)        0.326    29.836 r  Core_cpu/myRF/Mem_DRAM_i_113/O
                         net (fo=1, routed)           0.151    29.988    Core_cpu/myRF/Mem_DRAM_i_113_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.124    30.112 r  Core_cpu/myRF/Mem_DRAM_i_21/O
                         net (fo=257, routed)         3.392    33.504    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_25_25/D
    SLICE_X30Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.518    43.683    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_25_25/WCLK
    SLICE_X30Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.539    
                         clock uncertainty           -0.098    43.441    
    SLICE_X30Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.716    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.716    
                         arrival time                         -33.504    
  -------------------------------------------------------------------
                         slack                                  9.212    

Slack (MET) :             9.215ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        29.857ns  (logic 3.486ns (11.676%)  route 26.371ns (88.324%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 43.674 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        5.257    21.931    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_8_8/A1
    SLICE_X50Y52         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    22.055 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.055    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_8_8/OD
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    22.296 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_8_8/F7.B/O
                         net (fo=1, routed)           0.000    22.296    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_8_8/O0
    SLICE_X50Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    22.394 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_8_8/F8/O
                         net (fo=1, routed)           1.448    23.843    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_8_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.319    24.162 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    24.162    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_27_n_0
    SLICE_X47Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    24.374 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    24.374    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_12_n_0
    SLICE_X47Y67         MUXF8 (Prop_muxf8_I1_O)      0.094    24.468 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.591    26.059    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_4_n_0
    SLICE_X72Y76         LUT6 (Prop_lut6_I5_O)        0.316    26.375 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.592    27.966    Core_cpu/myRF/data_reg[31][8]
    SLICE_X71Y101        LUT5 (Prop_lut5_I0_O)        0.124    28.090 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           1.195    29.285    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X53Y113        LUT6 (Prop_lut6_I2_O)        0.124    29.409 r  Core_cpu/myRF/Mem_DRAM_i_148/O
                         net (fo=1, routed)           0.634    30.044    Core_cpu/myRF/Mem_DRAM_i_148_n_0
    SLICE_X53Y112        LUT5 (Prop_lut5_I3_O)        0.124    30.168 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         3.324    33.492    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/D
    SLICE_X50Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.509    43.674    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/WCLK
    SLICE_X50Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.530    
                         clock uncertainty           -0.098    43.432    
    SLICE_X50Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.707    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.707    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@42.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        29.931ns  (logic 4.374ns (14.615%)  route 25.557ns (85.385%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.980ns = ( 43.758 - 42.778 ) 
    Source Clock Delay      (SCD):    0.857ns = ( 3.635 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     4.323 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     5.576    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -3.014 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -1.310    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.214 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     1.081    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.205 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.925    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.021 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.614     3.635    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X65Y113        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDPE (Prop_fdpe_C_Q)         0.419     4.054 r  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         2.373     6.427    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.299     6.726 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     7.214    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     7.911    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=22, routed)          1.725     9.761    Core_cpu/myALU/spo[1]
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  Core_cpu/myALU/C0_carry_i_9/O
                         net (fo=357, routed)         1.685    11.570    Core_cpu/myRF/f0_inferred__0/i__carry__2
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  Core_cpu/myRF/i__carry__2_i_9/O
                         net (fo=42, routed)          1.855    13.549    Core_cpu/myRF/ALU_A_data__0[31]
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  Core_cpu/myRF/Mem_DRAM_i_281/O
                         net (fo=4, routed)           1.217    14.890    Core_cpu/myRF/Mem_DRAM_i_281_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  Core_cpu/myRF/Mem_DRAM_i_222/O
                         net (fo=2, routed)           0.651    15.665    Core_cpu/myRF/Mem_DRAM_i_222_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.789 r  Core_cpu/myRF/Mem_DRAM_i_97/O
                         net (fo=1, routed)           0.762    16.551    Core_cpu/myRF/Mem_DRAM_i_97_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I2_O)        0.124    16.675 r  Core_cpu/myRF/Mem_DRAM_i_13/O
                         net (fo=8197, routed)        4.243    20.918    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/A1
    SLICE_X56Y48         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.963    21.881 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/RAMS64E_C/O
                         net (fo=1, routed)           0.000    21.881    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/OC
    SLICE_X56Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    22.128 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/F7.B/O
                         net (fo=1, routed)           0.000    22.128    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/O0
    SLICE_X56Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    22.226 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14/F8/O
                         net (fo=1, routed)           1.351    23.577    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_14_14_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.319    23.896 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    23.896    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18_n_0
    SLICE_X61Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    24.141 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.141    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7_n_0
    SLICE_X61Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    24.245 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.507    25.752    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.316    26.068 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.574    27.642    Core_cpu/myRF/data_reg[31][14]
    SLICE_X64Y101        LUT5 (Prop_lut5_I0_O)        0.124    27.766 r  Core_cpu/myRF/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=4, routed)           1.139    28.905    Core_cpu/myRF/Bus_rdata[14]
    SLICE_X52Y112        LUT6 (Prop_lut6_I5_O)        0.124    29.029 r  Core_cpu/myRF/Mem_DRAM_i_135/O
                         net (fo=1, routed)           0.670    29.699    Core_cpu/myRF/Mem_DRAM_i_135_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.124    29.823 r  Core_cpu/myRF/Mem_DRAM_i_32/O
                         net (fo=258, routed)         3.743    33.566    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_14_14/D
    SLICE_X74Y58         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     42.778    42.778 r  
    Y18                                               0.000    42.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000    42.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.252 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.432    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    37.578 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.203    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.294 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    41.335    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    41.435 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.074    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.165 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.593    43.758    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_14_14/WCLK
    SLICE_X74Y58         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.144    43.614    
                         clock uncertainty           -0.098    43.516    
    SLICE_X74Y58         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    42.791    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         42.791    
                         arrival time                         -33.566    
  -------------------------------------------------------------------
                         slack                                  9.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 myDigital/flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 4.021 - 2.778 ) 
    Source Clock Delay      (SCD):    0.645ns = ( 3.423 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.564     3.423    myDigital/cpu_clk_BUFG
    SLICE_X37Y110        FDCE                                         r  myDigital/flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.141     3.564 r  myDigital/flag_reg[0]/Q
                         net (fo=39, routed)          0.168     3.732    myDigital/flag[0]
    SLICE_X37Y110        LUT2 (Prop_lut2_I1_O)        0.045     3.777 r  myDigital/flag[0]_i_1/O
                         net (fo=1, routed)           0.000     3.777    myDigital/flag[0]_i_1_n_0
    SLICE_X37Y110        FDCE                                         r  myDigital/flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.835     4.021    myDigital/cpu_clk_BUFG
    SLICE_X37Y110        FDCE                                         r  myDigital/flag_reg[0]/C
                         clock pessimism             -0.598     3.423    
    SLICE_X37Y110        FDCE (Hold_fdce_C_D)         0.091     3.514    myDigital/flag_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Core_cpu/myPC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            Core_cpu/myPC/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 4.017 - 2.778 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 3.419 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.560     3.419    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X69Y114        FDCE                                         r  Core_cpu/myPC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDCE (Prop_fdce_C_Q)         0.141     3.560 r  Core_cpu/myPC/pc_reg[0]/Q
                         net (fo=17, routed)          0.183     3.743    Core_cpu/myRF/Q[0]
    SLICE_X69Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.788 r  Core_cpu/myRF/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     3.788    Core_cpu/myPC/D[0]
    SLICE_X69Y114        FDCE                                         r  Core_cpu/myPC/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.831     4.017    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X69Y114        FDCE                                         r  Core_cpu/myPC/pc_reg[0]/C
                         clock pessimism             -0.598     3.419    
    SLICE_X69Y114        FDCE (Hold_fdce_C_D)         0.091     3.510    Core_cpu/myPC/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 4.018 - 2.778 ) 
    Source Clock Delay      (SCD):    0.643ns = ( 3.421 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.562     3.421    myDigital/cpu_clk_BUFG
    SLICE_X36Y113        FDCE                                         r  myDigital/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y113        FDCE (Prop_fdce_C_Q)         0.141     3.562 r  myDigital/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     3.694    myDigital/counter_reg[14]
    SLICE_X36Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.805 r  myDigital/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.805    myDigital/counter_reg[12]_i_1_n_5
    SLICE_X36Y113        FDCE                                         r  myDigital/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.831     4.018    myDigital/cpu_clk_BUFG
    SLICE_X36Y113        FDCE                                         r  myDigital/counter_reg[14]/C
                         clock pessimism             -0.597     3.421    
    SLICE_X36Y113        FDCE (Hold_fdce_C_D)         0.105     3.526    myDigital/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 4.021 - 2.778 ) 
    Source Clock Delay      (SCD):    0.645ns = ( 3.423 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.564     3.423    myDigital/cpu_clk_BUFG
    SLICE_X36Y111        FDCE                                         r  myDigital/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.141     3.564 r  myDigital/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     3.696    myDigital/counter_reg[6]
    SLICE_X36Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.807 r  myDigital/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.807    myDigital/counter_reg[4]_i_1_n_5
    SLICE_X36Y111        FDCE                                         r  myDigital/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.835     4.021    myDigital/cpu_clk_BUFG
    SLICE_X36Y111        FDCE                                         r  myDigital/counter_reg[6]/C
                         clock pessimism             -0.598     3.423    
    SLICE_X36Y111        FDCE (Hold_fdce_C_D)         0.105     3.528    myDigital/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 4.021 - 2.778 ) 
    Source Clock Delay      (SCD):    0.645ns = ( 3.423 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.564     3.423    myDigital/cpu_clk_BUFG
    SLICE_X36Y110        FDCE                                         r  myDigital/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDCE (Prop_fdce_C_Q)         0.141     3.564 r  myDigital/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     3.697    myDigital/counter_reg[2]
    SLICE_X36Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.808 r  myDigital/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.808    myDigital/counter_reg[0]_i_1_n_5
    SLICE_X36Y110        FDCE                                         r  myDigital/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.835     4.021    myDigital/cpu_clk_BUFG
    SLICE_X36Y110        FDCE                                         r  myDigital/counter_reg[2]/C
                         clock pessimism             -0.598     3.423    
    SLICE_X36Y110        FDCE (Hold_fdce_C_D)         0.105     3.528    myDigital/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 4.019 - 2.778 ) 
    Source Clock Delay      (SCD):    0.644ns = ( 3.422 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.563     3.422    myDigital/cpu_clk_BUFG
    SLICE_X36Y112        FDCE                                         r  myDigital/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDCE (Prop_fdce_C_Q)         0.141     3.563 r  myDigital/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     3.696    myDigital/counter_reg[10]
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.807 r  myDigital/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.807    myDigital/counter_reg[8]_i_1_n_5
    SLICE_X36Y112        FDCE                                         r  myDigital/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.833     4.019    myDigital/cpu_clk_BUFG
    SLICE_X36Y112        FDCE                                         r  myDigital/counter_reg[10]/C
                         clock pessimism             -0.597     3.422    
    SLICE_X36Y112        FDCE (Hold_fdce_C_D)         0.105     3.527    myDigital/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 myDigital/flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/flag_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.431ns  (logic 0.189ns (43.894%)  route 0.242ns (56.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 4.018 - 2.778 ) 
    Source Clock Delay      (SCD):    0.645ns = ( 3.423 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.564     3.423    myDigital/cpu_clk_BUFG
    SLICE_X37Y110        FDCE                                         r  myDigital/flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.141     3.564 r  myDigital/flag_reg[0]/Q
                         net (fo=39, routed)          0.242     3.805    myDigital/flag[0]
    SLICE_X37Y113        LUT4 (Prop_lut4_I1_O)        0.048     3.853 r  myDigital/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     3.853    myDigital/flag[2]_i_1_n_0
    SLICE_X37Y113        FDCE                                         r  myDigital/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.831     4.018    myDigital/cpu_clk_BUFG
    SLICE_X37Y113        FDCE                                         r  myDigital/flag_reg[2]/C
                         clock pessimism             -0.582     3.436    
    SLICE_X37Y113        FDCE (Hold_fdce_C_D)         0.107     3.543    myDigital/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 4.018 - 2.778 ) 
    Source Clock Delay      (SCD):    0.643ns = ( 3.421 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.562     3.421    myDigital/cpu_clk_BUFG
    SLICE_X36Y113        FDCE                                         r  myDigital/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y113        FDCE (Prop_fdce_C_Q)         0.141     3.562 r  myDigital/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     3.694    myDigital/counter_reg[14]
    SLICE_X36Y113        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.838 r  myDigital/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.838    myDigital/counter_reg[12]_i_1_n_4
    SLICE_X36Y113        FDCE                                         r  myDigital/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.831     4.018    myDigital/cpu_clk_BUFG
    SLICE_X36Y113        FDCE                                         r  myDigital/counter_reg[15]/C
                         clock pessimism             -0.597     3.421    
    SLICE_X36Y113        FDCE (Hold_fdce_C_D)         0.105     3.526    myDigital/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.838    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 4.021 - 2.778 ) 
    Source Clock Delay      (SCD):    0.645ns = ( 3.423 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.564     3.423    myDigital/cpu_clk_BUFG
    SLICE_X36Y111        FDCE                                         r  myDigital/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.141     3.564 r  myDigital/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     3.696    myDigital/counter_reg[6]
    SLICE_X36Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.840 r  myDigital/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.840    myDigital/counter_reg[4]_i_1_n_4
    SLICE_X36Y111        FDCE                                         r  myDigital/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.835     4.021    myDigital/cpu_clk_BUFG
    SLICE_X36Y111        FDCE                                         r  myDigital/counter_reg[7]/C
                         clock pessimism             -0.598     3.423    
    SLICE_X36Y111        FDCE (Hold_fdce_C_D)         0.105     3.528    myDigital/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.840    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Destination:            myDigital/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@2.778ns fall@22.778ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@2.778ns - clk_out1_cpuclk rise@2.778ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 4.021 - 2.778 ) 
    Source Clock Delay      (SCD):    0.645ns = ( 3.423 - 2.778 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     3.090 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.530    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.192 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.702    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.728 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     2.522    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.567 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.833    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.859 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.564     3.423    myDigital/cpu_clk_BUFG
    SLICE_X36Y110        FDCE                                         r  myDigital/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDCE (Prop_fdce_C_Q)         0.141     3.564 r  myDigital/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     3.697    myDigital/counter_reg[2]
    SLICE_X36Y110        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.841 r  myDigital/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.841    myDigital/counter_reg[0]_i_1_n_4
    SLICE_X36Y110        FDCE                                         r  myDigital/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      2.778     2.778 r  
    Y18                                               0.000     2.778 r  fpga_clk (IN)
                         net (fo=0)                   0.000     2.778    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     3.278 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.760    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.102 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.658    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.687 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.803    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.859 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     3.158    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.187 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.835     4.021    myDigital/cpu_clk_BUFG
    SLICE_X36Y110        FDCE                                         r  myDigital/counter_reg[3]/C
                         clock pessimism             -0.598     3.423    
    SLICE_X36Y110        FDCE (Hold_fdce_C_D)         0.105     3.528    myDigital/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 2.778 22.778 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X69Y114   Core_cpu/myPC/pc_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X67Y116   Core_cpu/myPC/pc_reg[10]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X67Y115   Core_cpu/myPC/pc_reg[11]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X67Y116   Core_cpu/myPC/pc_reg[12]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X67Y117   Core_cpu/myPC/pc_reg[13]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X63Y117   Core_cpu/myPC/pc_reg[14]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X67Y117   Core_cpu/myPC/pc_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y167   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y167   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y167   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y167   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y122   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_19_19/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X50Y127   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_24_24/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X50Y127   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_24_24/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X50Y127   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_24_24/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X50Y127   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y169   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y109   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y109   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y109   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y57    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_25_25/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y57    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_25_25/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y57    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_25_25/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y57    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y91    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y91    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_2_2/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



