#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jul  6 11:34:45 2022
# Process ID: 18440
# Current directory: C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1
# Command line: vivado.exe -log TopLevelControlAlgo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopLevelControlAlgo.tcl -notrace
# Log file: C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1/TopLevelControlAlgo.vdi
# Journal file: C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16991 MB
#-----------------------------------------------------------
source TopLevelControlAlgo.tcl -notrace
Command: link_design -top TopLevelControlAlgo -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.238 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Common 17-69] Command failed: 'T14' is not a valid site or package pin name. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: 'T15' is not a valid site or package pin name. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:25]
CRITICAL WARNING: [Common 17-69] Command failed: 'T16' is not a valid site or package pin name. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:26]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:111]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:112]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB20' is not a valid site or package pin name. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:113]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB18' is not a valid site or package pin name. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:114]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA20' is not a valid site or package pin name. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'U4/id_o_reg[3]'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:315]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:315]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'U4/id_o_reg[3]'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:316]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:316]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'U4/id_o_reg[0]'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:317]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:317]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'U4/id_o_reg[0]'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:318]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:318]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 6 Warnings, 15 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1638.238 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.238 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21a25e04f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.445 ; gain = 487.207

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2436.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2436.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2436.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 2436.738 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 2436.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 2436.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2436.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 2436.738 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2436.738 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.738 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.738 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21a25e04f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 6 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2436.738 ; gain = 798.500
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2436.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1/TopLevelControlAlgo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TopLevelControlAlgo_drc_opted.rpt -pb TopLevelControlAlgo_drc_opted.pb -rpx TopLevelControlAlgo_drc_opted.rpx
Command: report_drc -file TopLevelControlAlgo_drc_opted.rpt -pb TopLevelControlAlgo_drc_opted.pb -rpx TopLevelControlAlgo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1/TopLevelControlAlgo_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.945 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 155b7b413

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2478.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.945 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b6d8c45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2478.945 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d3308503

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2478.945 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d3308503

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2478.945 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d3308503

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2478.945 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d3308503

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2478.945 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d3308503

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2478.945 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d3308503

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2478.945 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 128ec0621

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2519.281 ; gain = 40.336
Phase 2 Global Placement | Checksum: 128ec0621

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2519.281 ; gain = 40.336

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 128ec0621

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2519.281 ; gain = 40.336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: de09342c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2519.281 ; gain = 40.336

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 128ec0621

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2519.281 ; gain = 40.336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 128ec0621

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2519.281 ; gain = 40.336

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1699594e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1699594e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1699594e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977
Phase 3 Detail Placement | Checksum: 1699594e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1699594e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1699594e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1699594e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977
Phase 4.3 Placer Reporting | Checksum: 1699594e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.922 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d203dd9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977
Ending Placer Task | Checksum: 76886f56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.922 ; gain = 48.977
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 7 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2527.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1/TopLevelControlAlgo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TopLevelControlAlgo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2527.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TopLevelControlAlgo_utilization_placed.rpt -pb TopLevelControlAlgo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TopLevelControlAlgo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2527.922 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 7 Warnings, 15 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2532.527 ; gain = 4.605
INFO: [Common 17-1381] The checkpoint 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1/TopLevelControlAlgo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3d10d8ab ConstDB: 0 ShapeSum: 397796ab RouteDB: 0
Post Restoration Checksum: NetGraph: 253e7831 NumContArr: 20e8cffd Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 4627482e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2853.340 ; gain = 311.664

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 4627482e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2861.605 ; gain = 319.930

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4627482e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2861.605 ; gain = 319.930
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: a098a43f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2979.855 ; gain = 438.180

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: a098a43f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2979.855 ; gain = 438.180
Phase 3 Initial Routing | Checksum: 719539eb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2979.855 ; gain = 438.180

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1095d3ffd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2979.855 ; gain = 438.180
Phase 4 Rip-up And Reroute | Checksum: 1095d3ffd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2979.855 ; gain = 438.180

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1095d3ffd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2979.855 ; gain = 438.180

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1095d3ffd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2979.855 ; gain = 438.180
Phase 6 Post Hold Fix | Checksum: 1095d3ffd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2979.855 ; gain = 438.180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000483534 %
  Global Horizontal Routing Utilization  = 4.1542e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1095d3ffd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2979.855 ; gain = 438.180

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1095d3ffd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2979.855 ; gain = 438.180

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a7293f15

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2979.855 ; gain = 438.180
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2979.855 ; gain = 438.180

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 7 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 2979.855 ; gain = 447.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2979.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1/TopLevelControlAlgo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TopLevelControlAlgo_drc_routed.rpt -pb TopLevelControlAlgo_drc_routed.pb -rpx TopLevelControlAlgo_drc_routed.rpx
Command: report_drc -file TopLevelControlAlgo_drc_routed.rpt -pb TopLevelControlAlgo_drc_routed.pb -rpx TopLevelControlAlgo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1/TopLevelControlAlgo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TopLevelControlAlgo_methodology_drc_routed.rpt -pb TopLevelControlAlgo_methodology_drc_routed.pb -rpx TopLevelControlAlgo_methodology_drc_routed.rpx
Command: report_methodology -file TopLevelControlAlgo_methodology_drc_routed.rpt -pb TopLevelControlAlgo_methodology_drc_routed.pb -rpx TopLevelControlAlgo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/impl_1/TopLevelControlAlgo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TopLevelControlAlgo_power_routed.rpt -pb TopLevelControlAlgo_power_summary_routed.pb -rpx TopLevelControlAlgo_power_routed.rpx
Command: report_power -file TopLevelControlAlgo_power_routed.rpt -pb TopLevelControlAlgo_power_summary_routed.pb -rpx TopLevelControlAlgo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 8 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TopLevelControlAlgo_route_status.rpt -pb TopLevelControlAlgo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelControlAlgo_timing_summary_routed.rpt -pb TopLevelControlAlgo_timing_summary_routed.pb -rpx TopLevelControlAlgo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TopLevelControlAlgo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TopLevelControlAlgo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TopLevelControlAlgo_bus_skew_routed.rpt -pb TopLevelControlAlgo_bus_skew_routed.pb -rpx TopLevelControlAlgo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul  6 11:36:23 2022...
