
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

             Version E-2010.12 for linux -- Nov 23, 2010
               Copyright (c) 1988-2010 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#############################################################################
# Copy to your local directory and make appropriate modifications
#
# Mods required:
#  Update the myBlock variable
#  Update the create_clock commands
#  Update the constrants.
#
# Invoke with:
#  > dc_shell -topographical_mode -f dc_??????????.tcl
# -or-
#  > dc_shell --topographical_mode
#  dc_shell-t> source dc_?????????????.tcl
#
#############################################################################
# 2 MHz operation
set TARGET_FREQ .1
.1
set CCT [expr (1 / $TARGET_FREQ) - 0.125]
9.875
set INPUT_EXT_DELAY  [expr 0.2 * $CCT]
1.975
set OUTPUT_EXT_DELAY [expr 0.1 * $CCT]
0.9875
set use_pdb_lib_format true
Information: Variable 'use_pdb_lib_format' is obsolete and is being ignored. (INFO-100)
true
#****************************************************************************
#
#   Define the libraries
#
#****************************************************************************
set synlib  "/usr/local/packages/synopsys_2009/syn/libraries/syn/dw_foundation.sldb"
/usr/local/packages/synopsys_2009/syn/libraries/syn/dw_foundation.sldb
set typlib  "/scratch/wodonnell/mp/Artisan/synopsys/typical.db"
/scratch/wodonnell/mp/Artisan/synopsys/typical.db
set symbol_library "/scratch/wodonnell/mp/Artisan/symbols/synopsys/tsmc18.sdb"
/scratch/wodonnell/mp/Artisan/symbols/synopsys/tsmc18.sdb
set physical_library "/scratch/wodonnell/mp/Artisan/synopsys/tsmc18_6lm.pdb"
/scratch/wodonnell/mp/Artisan/synopsys/tsmc18_6lm.pdb
set pmbist_syndir "/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist"
/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist
read_lib /scratch/wodonnell/mp/Artisan/synopsys/tsmc18_6lm.plib -no_warnings
Reading '/scratch/wodonnell/mp/Artisan/synopsys/tsmc18_6lm.plib' ...
Physical library 'tsmc18_6lm' read successfully
1
read_lib /scratch/wodonnell/mp/Artisan/synopsys/typical.lib -no_warnings
Reading '/scratch/wodonnell/mp/Artisan/synopsys/typical.lib' ...
Information: Line 88623, Cell 'HOLDX1', No internal_power information for the 'HOLDX1' cell. (LBDB-301)
Information: Line 183129, Cell 'TIEHI', No internal_power information for the 'TIEHI' cell. (LBDB-301)
Information: Line 183164, Cell 'TIELO', No internal_power information for the 'TIELO' cell. (LBDB-301)
Technology library 'typical' read successfully
1
set target_library $typlib ;
/scratch/wodonnell/mp/Artisan/synopsys/typical.db
set synthetic_library  $synlib;
/usr/local/packages/synopsys_2009/syn/libraries/syn/dw_foundation.sldb
set link_library " * $typlib $synlib" ;
 * /scratch/wodonnell/mp/Artisan/synopsys/typical.db /usr/local/packages/synopsys_2009/syn/libraries/syn/dw_foundation.sldb
set command_log_file  "./command.log";
./command.log
#****************************************************************************
#
#   Define the design
#
#****************************************************************************
set myBlock pmbist 		
pmbist
# Define the Verilog files you are going to compile
set fileList [glob -directory $pmbist_syndir *.v]	
/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/registers.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/decode_logic.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/auxillary_memory.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/memory.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/logic.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/gates.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mem_ip_blk.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/operation_formatting.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/data_comparator.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/address_counter.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller_submod.v /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
# Read all source files that need to be compiled
foreach file $fileList {
    read_file -format verilog $file
}
Loading db file '/usr/local/packages/synopsys_2009/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/packages/synopsys_2010/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys_2010/syn/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/registers.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/registers.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v

Inferred memory devices in process
	in routine instruction_register line 94 in file
		'/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     te_out_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    updwn_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     op_out_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     pol_out_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     no_out_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      w_out_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    admd_out_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine operation_control_register line 148 in file
		'/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     op_out_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_register line 182 in file
		'/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/instruction_register.db:instruction_register'
Loaded 3 designs.
Current design is 'instruction_register'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/decode_logic.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/decode_logic.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/decode_logic.db:decode_logic'
Loaded 1 design.
Current design is 'decode_logic'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/auxillary_memory.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/auxillary_memory.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/auxillary_memory.db:auxillary_memory'
Loaded 1 design.
Current design is 'auxillary_memory'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/memory.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/memory.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/memory_under_test.db:memory_under_test'
Loaded 1 design.
Current design is 'memory_under_test'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/logic.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/logic.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/address_counter_up_down.db:address_counter_up_down'
Loaded 4 designs.
Current design is 'address_counter_up_down'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/gates.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/gates.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v

Inferred memory devices in process
	in routine flipflop line 20 in file
		'/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/gates.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      q_out_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/flipflop.db:flipflop'
Loaded 1 design.
Current design is 'flipflop'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mem_ip_blk.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mem_ip_blk.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Warning:  /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mem_ip_blk.v:53: the undeclared symbol 'tds_bus' assumed to have the default net type, which is 'wire'. (VER-936)

Inferred memory devices in process
	in routine memory_ip_block line 88 in file
		'/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mem_ip_blk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    passfail_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/memory_ip_block.db:memory_ip_block'
Loaded 1 design.
Current design is 'memory_ip_block'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/operation_formatting.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/operation_formatting.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/operation_formatting.db:operation_formatting'
Loaded 1 design.
Current design is 'operation_formatting'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Warning:  /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v:205: the undeclared symbol 'dlirh_ld' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v:220: the undeclared symbol 'passfail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v:251: the undeclared symbol 'cc_comp' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.db:mbist_top'
Loaded 1 design.
Current design is 'mbist_top'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Warning:  /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller.v:116: the undeclared symbol 'ccff_q' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller.db:cycle_controller'
Loaded 1 design.
Current design is 'cycle_controller'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/data_comparator.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/data_comparator.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/data_comparator.db:data_comparator'
Loaded 1 design.
Current design is 'data_comparator'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/address_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/address_counter.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v

Inferred memory devices in process
	in routine address_counter line 49 in file
		'/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/address_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tas_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/address_counter.db:address_counter'
Loaded 1 design.
Current design is 'address_counter'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller_submod.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller_submod.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v

Statistics for case statements in always block at line 87 in file
	'/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller_submod.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            88            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cycle_counter line 138 in file
		'/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/cycle_controller_submod.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cyc_cnt_out_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/control_mux.db:control_mux'
Loaded 3 designs.
Current design is 'control_mux'.
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
read_file -format verilog $pmbist_syndir/mbist_top.v
Loading verilog file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Warning: Overwriting design file '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top'. (DDB-24)
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v
Searching for ./defines.v
Searching for /usr/local/packages/synopsys_2010/syn/libraries/syn/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/syn_ver/defines.v
Searching for /usr/local/packages/synopsys_2010/syn/dw/sim_ver/defines.v
Searching for /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Opening include file /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/defines.v
Warning:  /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v:205: the undeclared symbol 'dlirh_ld' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v:220: the undeclared symbol 'passfail' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.v:251: the undeclared symbol 'cc_comp' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.db:mbist_top'
Loaded 1 design.
Current design is 'mbist_top'.
mbist_top
# Link the design with the libraries.
link

  Linking design 'mbist_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (20 designs)              /scratch/wodonnell/mp/prj/PMBIST/SRC/pmbist/mbist_top.db, etc
  typical (library)           /scratch/wodonnell/mp/Artisan/synopsys/typical.db
  dw_foundation.sldb (library) /usr/local/packages/synopsys_2009/syn/libraries/syn/dw_foundation.sldb

1
# Make sure all components are unique (deprecated)			
#uniquify
#quit
#****************************************************************************
#
#   Create clock(s)
#
#****************************************************************************
create_clock -period $CCT [get_ports clk]
1
set_fix_hold clk
1
#****************************************************************************
#
#  Setup the input and output delays
#
#****************************************************************************
#set_input_delay	 -max  $INPUT_EXT_DELAY  -clock clk [remove_from_collection [all_inputs] [get_ports {chan_insert, fire,  ret, loop_ctr, ucode_cc, ucode_op, loop_cnt}]]
set_input_delay	 -max  $INPUT_EXT_DELAY  -clock clk [all_inputs]
1
#set_input_delay 1.2 -clock [get_clocks clk] [all_inputs]
set_input_delay -max  $INPUT_EXT_DELAY  -clock clk [remove_from_collection [all_inputs] [get_ports reset_b]]
Warning: Can't find port 'reset_b' in design 'mbist_top'. (UID-95)
1
set_output_delay -max  $OUTPUT_EXT_DELAY -clock clk [all_outputs] 
1
# set_multicycle_path 5 -from [all_inputs] -to clk 
#Set isolate ports on all inputs
set_isolate_ports [all_inputs] -force 
1
#Set driving cell on all inputs
set_driving_cell -lib_cell INVX4 [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
#Set isolate ports on all outputs
set_isolate_ports [all_outputs] -force
1
#Set load on all outputs
set_load 0.020 [all_outputs]
1
#set_load 0.020 adder_out
#set_load 0.020 co1
#set_load 0.020 co2
#****************************************************************************
#
#  Set the area constraints
#
#****************************************************************************
set_max_area 5000
1
#****************************************************************************
#
#  Check design and compile
#
#****************************************************************************
check_design > ../RPT/check_design.txt
#compile_ultra -area_high_effort_script
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | E-2010.12-DWBB_1012
                                                               |     *     |
| Licensed DW Building Blocks             | B-2008.09-DWBB_0902
                                                               |     *     |
============================================================================


Information: There are 64 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'data_polarity'
  Processing 'address_counter_up_down'
  Processing 'address_counter_hold'
  Processing 'instruction_register_hold'
  Processing 'flipflop_0'
  Processing 'operation_control_register'
  Processing 'operation_formatting'
  Processing 'data_comparator'
  Processing 'data_register'
  Processing 'decode_logic'
  Processing 'address_counter'
  Processing 'comparator'
Information: Added key list 'DesignWare' to design 'comparator'. (DDB-72)
  Processing 'cycle_counter'
  Processing 'control_mux'
  Processing 'cycle_controller'
  Processing 'instruction_register'
Information: The register 'te_out_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'mbist_top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Total 0 isolation cells are inserted. (UPF-214)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'address_counter_DW01_dec_0'
  Processing 'address_counter_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Warning: The port named clk cannot be isolated because it is a clock port. (OPT-145)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02   14323.5      0.00       0.0       0.0                                0.00
    0:00:03   14323.5      0.00       0.0       0.0                                0.00
    0:00:03   14323.5      0.00       0.0       0.0                                0.00
    0:00:03   14323.5      0.00       0.0       0.0                                0.00
    0:00:03   14323.5      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (max_area 5000)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6366.7      0.00       0.0       0.0                                0.00
    0:00:03    6353.4      0.00       0.0       0.0                                0.00
    0:00:03    6343.4      0.00       0.0       0.0                                0.00
    0:00:03    6333.5      0.00       0.0       0.0                                0.00
    0:00:03    6326.8      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00
    0:00:03    6310.2      0.00       0.0       0.0                                0.00

  Optimization Complete
  ---------------------
1
#compile_ultra -incremental -area_high_effort_script
#compile_ultra -incremental -area_high_effort_script
#compile_ultra -incremental -area_high_effort_script
#compile_ultra -incremental -area_high_effort_script
#****************************************************************************
#
#  Write out data 
#
#****************************************************************************
# Write out the structural verilog netlist
write -format verilog -hierarchy -output ${myBlock}.gate.v
Writing verilog file '/misc/scratch/wodonnell/mp/oct31/PMBIST/SYN/SCR/pmbist.gate.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Write out the structural netlist in DDC format
# This format contains much more information than just the netlist--it also
# contains some constraints, clocks, etc--and is a good (faster) starting
# point (source file) for later optimizations within Design Compiler/Vision
write -format ddc -hierarchy -output ${myBlock}_struct.ddc
Writing ddc file 'pmbist_struct.ddc'.
1
write_sdf -version 2.1 ${myBlock}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/misc/scratch/wodonnell/mp/oct31/PMBIST/SYN/SCR/pmbist.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc -version 1.7 ${myBlock}.sdc
1
write_link_library -output ${myBlock}.db -full_path_lib_names
1
#file mkdir report
#
report_timing -max 50 -path end -nosplit > ../RPT/timing.txt
report_timing >> ../RPT/timing.txt
report_power > ../RPT/power.txt
report_cell > ../RPT/cell.txt
report_area -nosplit -physical -hierarchy > ../RPT/area.txt
quit

Thank you...
