{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1727892599316 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cyNet EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"cyNet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727892599656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727892599681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727892599681 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727892600333 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727892600345 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727892601128 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727892601128 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1727892601128 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "a:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "a:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ohmen/Desktop/Desktop/School/Thesis/mlp_to_fpga/" { { 0 { 0 ""} 0 2653 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727892601203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "a:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "a:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ohmen/Desktop/Desktop/School/Thesis/mlp_to_fpga/" { { 0 { 0 ""} 0 2655 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727892601203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "a:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/altera/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~LVDS150p/nCEO~" } } } } { "a:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ohmen/Desktop/Desktop/School/Thesis/mlp_to_fpga/" { { 0 { 0 ""} 0 2654 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727892601203 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1727892601203 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1727892601408 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cyNet.sdc " "Synopsys Design Constraints File file not found: 'cyNet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727892606593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727892606594 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727892607203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_axi_aclk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node s_axi_aclk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1727892610009 ""}  } { { "a:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/altera/quartus/bin64/pin_planner.ppl" { s_axi_aclk } } } { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_axi_aclk" } } } } { "../rtl/cyMlp.v" "" { Text "C:/Users/Ohmen/Desktop/Desktop/School/Thesis/rtl/cyMlp.v" 10 0 0 } } { "a:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_axi_aclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ohmen/Desktop/Desktop/School/Thesis/mlp_to_fpga/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727892610009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727892614046 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727892614087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727892614090 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727892614139 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727892614199 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727892614239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727892616491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "534 Embedded multiplier block " "Packed 534 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1727892616542 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1120 Embedded multiplier output " "Packed 1120 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1727892616542 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "521 " "Created 521 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1727892616542 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727892616542 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[16\] " "Node \"axis_in_data\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[17\] " "Node \"axis_in_data\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[18\] " "Node \"axis_in_data\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[19\] " "Node \"axis_in_data\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[20\] " "Node \"axis_in_data\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[21\] " "Node \"axis_in_data\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[22\] " "Node \"axis_in_data\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[23\] " "Node \"axis_in_data\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[24\] " "Node \"axis_in_data\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[25\] " "Node \"axis_in_data\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[26\] " "Node \"axis_in_data\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[27\] " "Node \"axis_in_data\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "axis_in_data\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727892618965 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "axis_in_data\[28\] " "Node \"axis_in_data\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/a