<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_mcan_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6E00_2ip_2hpm__mcan__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_mcan_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__mcan__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_MCAN_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_MCAN_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x0 - 0x3: Reserved */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    __R  uint32_t ENDN;                        <span class="comment">/* 0x4: endian register */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    __R  uint8_t  RESERVED1[4];                <span class="comment">/* 0x8 - 0xB: Reserved */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;    __RW uint32_t DBTP;                        <span class="comment">/* 0xC: data bit timing and prescaler, writeable when CCCR.CCE and CCCR.INT are set */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    __RW uint32_t TEST;                        <span class="comment">/* 0x10: test register */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    __RW uint32_t RWD;                         <span class="comment">/* 0x14: ram watchdog */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    __RW uint32_t CCCR;                        <span class="comment">/* 0x18: CC control register */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    __RW uint32_t NBTP;                        <span class="comment">/* 0x1C: nominal bit timing and prescaler register */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    __RW uint32_t TSCC;                        <span class="comment">/* 0x20: timestamp counter configuration */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    __R  uint32_t TSCV;                        <span class="comment">/* 0x24: timestamp counter value */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    __RW uint32_t TOCC;                        <span class="comment">/* 0x28: timeout counter configuration */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    __R  uint32_t TOCV;                        <span class="comment">/* 0x2C: timeout counter value */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    __R  uint8_t  RESERVED2[16];               <span class="comment">/* 0x30 - 0x3F: Reserved */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    __R  uint32_t ECR;                         <span class="comment">/* 0x40: error counter register */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    __R  uint32_t PSR;                         <span class="comment">/* 0x44: protocol status register */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    __RW uint32_t TDCR;                        <span class="comment">/* 0x48: transmitter delay compensation */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    __R  uint8_t  RESERVED3[4];                <span class="comment">/* 0x4C - 0x4F: Reserved */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    __RW uint32_t IR;                          <span class="comment">/* 0x50: interrupt register */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    __RW uint32_t IE;                          <span class="comment">/* 0x54: interrupt enable */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    __RW uint32_t ILS;                         <span class="comment">/* 0x58: interrupt line select */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    __RW uint32_t ILE;                         <span class="comment">/* 0x5C: interrupt line enable */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    __R  uint8_t  RESERVED4[32];               <span class="comment">/* 0x60 - 0x7F: Reserved */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    __RW uint32_t GFC;                         <span class="comment">/* 0x80: global filter configuration */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    __RW uint32_t SIDFC;                       <span class="comment">/* 0x84: standard ID filter configuration */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    __RW uint32_t XIDFC;                       <span class="comment">/* 0x88: extended ID filter configuration */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    __R  uint8_t  RESERVED5[4];                <span class="comment">/* 0x8C - 0x8F: Reserved */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    __RW uint32_t XIDAM;                       <span class="comment">/* 0x90: extended id and mask */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    __R  uint32_t HPMS;                        <span class="comment">/* 0x94: high priority message status */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    __RW uint32_t NDAT1;                       <span class="comment">/* 0x98: new data1 */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    __RW uint32_t NDAT2;                       <span class="comment">/* 0x9C: new data2 */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    __RW uint32_t RXF0C;                       <span class="comment">/* 0xA0: rx fifo 0 configuration */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    __R  uint32_t RXF0S;                       <span class="comment">/* 0xA4: rx fifo 0 status */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    __RW uint32_t RXF0A;                       <span class="comment">/* 0xA8: rx fifo0 acknowledge */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    __RW uint32_t RXBC;                        <span class="comment">/* 0xAC: rx buffer configuration */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    __RW uint32_t RXF1C;                       <span class="comment">/* 0xB0: rx fifo1 configuration */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    __R  uint32_t RXF1S;                       <span class="comment">/* 0xB4: rx fifo1 status */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    __RW uint32_t RXF1A;                       <span class="comment">/* 0xB8: rx fifo 1 acknowledge */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    __RW uint32_t RXESC;                       <span class="comment">/* 0xBC: rx buffer/fifo element size configuration */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    __RW uint32_t TXBC;                        <span class="comment">/* 0xC0: tx buffer configuration */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    __R  uint32_t TXFQS;                       <span class="comment">/* 0xC4: tx fifo/queue status */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    __RW uint32_t TXESC;                       <span class="comment">/* 0xC8: tx buffer element size configuration */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    __R  uint32_t TXBRP;                       <span class="comment">/* 0xCC: tx buffer request pending */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    __RW uint32_t TXBAR;                       <span class="comment">/* 0xD0: tx buffer add request */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    __RW uint32_t TXBCR;                       <span class="comment">/* 0xD4: tx buffer cancellation request */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    __R  uint32_t TXBTO;                       <span class="comment">/* 0xD8: tx buffer transmission occurred */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    __R  uint32_t TXBCF;                       <span class="comment">/* 0xDC: tx buffer cancellation finished */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    __RW uint32_t TXBTIE;                      <span class="comment">/* 0xE0: tx buffer transmission interrupt enable */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    __RW uint32_t TXBCIE;                      <span class="comment">/* 0xE4: tx buffer cancellation finished interrupt enable */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    __R  uint8_t  RESERVED6[8];                <span class="comment">/* 0xE8 - 0xEF: Reserved */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    __RW uint32_t TXEFC;                       <span class="comment">/* 0xF0: tx event fifo configuration */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    __R  uint32_t TXEFS;                       <span class="comment">/* 0xF4: tx event fifo status */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    __RW uint32_t TXEFA;                       <span class="comment">/* 0xF8: tx event fifo acknowledge */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    __R  uint8_t  RESERVED7[260];              <span class="comment">/* 0xFC - 0x1FF: Reserved */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    __R  uint32_t TS_SEL[16];                  <span class="comment">/* 0x200 - 0x23C: timestamp 0 */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    __R  uint32_t CREL;                        <span class="comment">/* 0x240: core release register */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    __RW uint32_t TSCFG;                       <span class="comment">/* 0x244: timestamp configuration */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    __R  uint32_t TSS1;                        <span class="comment">/* 0x248: timestamp status1 */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    __R  uint32_t TSS2;                        <span class="comment">/* 0x24C: timestamp status2 */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    __R  uint32_t ATB;                         <span class="comment">/* 0x250: actual timebase */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    __R  uint32_t ATBH;                        <span class="comment">/* 0x254: actual timebase high */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    __R  uint8_t  RESERVED8[424];              <span class="comment">/* 0x258 - 0x3FF: Reserved */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    __RW uint32_t GLB_CTL;                     <span class="comment">/* 0x400: global control */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    __R  uint32_t GLB_STATUS;                  <span class="comment">/* 0x404: global status */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    __R  uint8_t  RESERVED9[4];                <span class="comment">/* 0x408 - 0x40B: Reserved */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} <a class="code" href="structMCAN__Type.html">MCAN_Type</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Bitfield definition for register: ENDN */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * EVT (R)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * Endianness Test Value</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * The endianness test value is 0x87654321.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3eb9637ac38258deed711d10a78612e0">   87</a></span>&#160;<span class="preprocessor">#define MCAN_ENDN_EVT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a039b306384881731f4b61453031e5ca3">   88</a></span>&#160;<span class="preprocessor">#define MCAN_ENDN_EVT_SHIFT (0U)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaf3ea39f3aa14583ea2686f4bce2cdfc">   89</a></span>&#160;<span class="preprocessor">#define MCAN_ENDN_EVT_GET(x) (((uint32_t)(x) &amp; MCAN_ENDN_EVT_MASK) &gt;&gt; MCAN_ENDN_EVT_SHIFT)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Bitfield definition for register: DBTP */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * TDC (RW)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * transmitter delay compensation enable</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * 0= Transmitter Delay Compensation disabled</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * 1= Transmitter Delay Compensation enabled</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a53475ab7fa788d54c7819b90872cd583">   99</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_TDC_MASK (0x800000UL)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abc1c849a747bf359ba028572a56a10b0">  100</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_TDC_SHIFT (23U)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaf8b14e1229d25bdb501fe7ee8826952">  101</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_TDC_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_DBTP_TDC_SHIFT) &amp; MCAN_DBTP_TDC_MASK)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aef0eddbc1ee15c2ce5bdda693f17ec75">  102</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_TDC_GET(x) (((uint32_t)(x) &amp; MCAN_DBTP_TDC_MASK) &gt;&gt; MCAN_DBTP_TDC_SHIFT)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * DBRP (RW)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * Data Bit Rate Prescaler</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 31.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * When TDC = ‘1’, the range is limited to 0,1. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a723fa497a80f23cc110ac00d90a268c1">  111</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DBRP_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a414e3ab8b80462739e5072ca1b3d8fab">  112</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DBRP_SHIFT (16U)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a66b92031c58941dfc96b9a4051b5fd84">  113</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DBRP_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_DBTP_DBRP_SHIFT) &amp; MCAN_DBTP_DBRP_MASK)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac6c8485485f4438599867dec1ba07b65">  114</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DBRP_GET(x) (((uint32_t)(x) &amp; MCAN_DBTP_DBRP_MASK) &gt;&gt; MCAN_DBTP_DBRP_SHIFT)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * DTSEG1 (RW)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * Data time segment before sample point</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * Valid values are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac8ccc4ac5b39fbe427dc85929c4197ca">  122</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG1_MASK (0x1F00U)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa595e4ec8000ff19ccc3be0f384bcd89">  123</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG1_SHIFT (8U)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5cc632c8ca30180475f95261ce00cf4c">  124</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG1_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_DBTP_DTSEG1_SHIFT) &amp; MCAN_DBTP_DTSEG1_MASK)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a881bd8edd773d099b752f6e8aaaa8ea5">  125</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG1_GET(x) (((uint32_t)(x) &amp; MCAN_DBTP_DTSEG1_MASK) &gt;&gt; MCAN_DBTP_DTSEG1_SHIFT)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * DTSEG2 (RW)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * Data time segment after sample point</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa44c959f6fe97884a155eddb37d9c769">  133</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG2_MASK (0xF0U)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa2f3d426b3195a629a03a81e2bc69f22">  134</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG2_SHIFT (4U)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1f0ece1b712c3e0a927b4f52599fe461">  135</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG2_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_DBTP_DTSEG2_SHIFT) &amp; MCAN_DBTP_DTSEG2_MASK)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7bad8e824564479285f5c8606e48ccb3">  136</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG2_GET(x) (((uint32_t)(x) &amp; MCAN_DBTP_DTSEG2_MASK) &gt;&gt; MCAN_DBTP_DTSEG2_SHIFT)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * DSJW (RW)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * Data (Re)Synchronization Jump Width</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a54d0c00125890ec358421158422149cd">  144</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DSJW_MASK (0xFU)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adb91aeb6c6bc79d8577f2c9e6ffed1f0">  145</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DSJW_SHIFT (0U)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a144733df6a5f34f2ab30e3ed689cacd7">  146</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DSJW_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_DBTP_DSJW_SHIFT) &amp; MCAN_DBTP_DSJW_MASK)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad46977f07e7c9f1c73bbe00512e71894">  147</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DSJW_GET(x) (((uint32_t)(x) &amp; MCAN_DBTP_DSJW_MASK) &gt;&gt; MCAN_DBTP_DSJW_SHIFT)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* Bitfield definition for register: TEST */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * SVAL (R)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * Started Valid</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * 0= Value of TXBNS not valid</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * 1= Value of TXBNS valid</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a743dcc6ecdc9d85b1f29c7cdfcd4f303">  157</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_SVAL_MASK (0x200000UL)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9442192073f70b53ba0028ae288623e1">  158</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_SVAL_SHIFT (21U)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a888dccb321dcb51e31dd3328f0d0e743">  159</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_SVAL_GET(x) (((uint32_t)(x) &amp; MCAN_TEST_SVAL_MASK) &gt;&gt; MCAN_TEST_SVAL_SHIFT)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * TXBNS (R)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> * Tx Buffer Number Started</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * Tx Buffer number of message whose transmission was started last. Valid when SVAL is set. Valid values are 0 to 31.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a403aed6a00918ff15b9e38b9bf530b08">  167</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TXBNS_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab6d77462adfb4953bd80b44c7f546dae">  168</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TXBNS_SHIFT (16U)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac9ad284acd4e0049d227db2dca4d17a4">  169</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TXBNS_GET(x) (((uint32_t)(x) &amp; MCAN_TEST_TXBNS_MASK) &gt;&gt; MCAN_TEST_TXBNS_SHIFT)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * PVAL (R)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * Prepared Valid</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * 0= Value of TXBNP not valid</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * 1= Value of TXBNP valid</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abe4884ae1eb58e4b398d787b0b2537b9">  178</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_PVAL_MASK (0x2000U)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3582353fd218ab2c0c68a8b3eae85102">  179</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_PVAL_SHIFT (13U)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae2741b23e99ef750d5931815a67198a6">  180</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_PVAL_GET(x) (((uint32_t)(x) &amp; MCAN_TEST_PVAL_MASK) &gt;&gt; MCAN_TEST_PVAL_SHIFT)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * TXBNP (R)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * Tx Buffer Number Prepared</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * Tx Buffer number of message that is ready for transmission. Valid when PVAL is set.Valid values are 0 to 31.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab9d6b61284ed5adb507e07c22b495675">  188</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TXBNP_MASK (0x1F00U)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7348f8e3f25b78a96a5b7f695fee8432">  189</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TXBNP_SHIFT (8U)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad6e23fade9ac28750da39544bc9377e9">  190</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TXBNP_GET(x) (((uint32_t)(x) &amp; MCAN_TEST_TXBNP_MASK) &gt;&gt; MCAN_TEST_TXBNP_SHIFT)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> * RX (R)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * Receive Pin</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * Monitors the actual value of pin m_can_rx</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * 0= The CAN bus is dominant (m_can_rx = ‘0’)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * 1= The CAN bus is recessive (m_can_rx = ‘1’)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a578711d62f03d8c8a553d3cbd2ddb607">  200</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_RX_MASK (0x80U)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad2732d71a3a041ec0a47cf0f23e2fd41">  201</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_RX_SHIFT (7U)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7a46653463b18b5a6d70f5c4274f12c7">  202</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_RX_GET(x) (((uint32_t)(x) &amp; MCAN_TEST_RX_MASK) &gt;&gt; MCAN_TEST_RX_SHIFT)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * TX (RW)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * Control of Transmit Pin</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * 00 Reset value, m_can_tx controlled by the CAN Core, updated at the end of the CAN bit time</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> * 01 Sample Point can be monitored at pin m_can_tx</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * 10 Dominant (‘0’) level at pin m_can_tx</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> * 11 Recessive (‘1’) at pin m_can_tx</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aafe546fca2177444bef938e3299a2040">  213</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TX_MASK (0x60U)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a095d3bbaac059b7d3888e748d2547a14">  214</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TX_SHIFT (5U)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a750d3044175a026dde50592ed3722998">  215</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TX_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TEST_TX_SHIFT) &amp; MCAN_TEST_TX_MASK)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a51061709815b1d67d1455617962353f6">  216</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TX_GET(x) (((uint32_t)(x) &amp; MCAN_TEST_TX_MASK) &gt;&gt; MCAN_TEST_TX_SHIFT)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * LBCK (RW)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> * Loop Back Mode</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * 0= Reset value, Loop Back Mode is disabled</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * 1= Loop Back Mode is enabled</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a41b9d501a1ee7e32e0743764ac6653db">  225</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_LBCK_MASK (0x10U)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a18906cb754dbf6597aee5ca9cf8a4a6a">  226</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_LBCK_SHIFT (4U)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad8296897311b013d21e67e165b841773">  227</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_LBCK_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TEST_LBCK_SHIFT) &amp; MCAN_TEST_LBCK_MASK)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2487439b26f26871cee331fbbe233ee1">  228</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_LBCK_GET(x) (((uint32_t)(x) &amp; MCAN_TEST_LBCK_MASK) &gt;&gt; MCAN_TEST_LBCK_SHIFT)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* Bitfield definition for register: RWD */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * WDV (R)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * Watchdog Value</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * Actual Message RAM Watchdog Counter Value.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a57f37c6179426605e9294b8265bd9f3c">  237</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDV_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5b07c23e61c406eb3df13476160101f6">  238</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDV_SHIFT (8U)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a68d076365bf3d3d46a8fe48d17ee27a9">  239</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDV_GET(x) (((uint32_t)(x) &amp; MCAN_RWD_WDV_MASK) &gt;&gt; MCAN_RWD_WDV_SHIFT)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * WDC (RW)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * Watchdog Configuration</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * Start value of the Message RAM Watchdog Counter. With the reset value of “00” the counter is disabled.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a81be3853214a504f5163ceef62080fbb">  247</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDC_MASK (0xFFU)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af786cf2cfd28eaf8c12a373075ea4883">  248</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDC_SHIFT (0U)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa0b35408a98f8abf6781c30df4e6f45e">  249</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDC_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RWD_WDC_SHIFT) &amp; MCAN_RWD_WDC_MASK)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a926590455d9ba1938a59d51c45bfa11b">  250</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDC_GET(x) (((uint32_t)(x) &amp; MCAN_RWD_WDC_MASK) &gt;&gt; MCAN_RWD_WDC_SHIFT)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* Bitfield definition for register: CCCR */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * NISO (RW)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * Non ISO Operation</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * If this bit is set, the M_CAN uses the CAN FD frame format as specified by the Bosch CAN FD</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * Specification V1.0.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * 0= CAN FD frame format according to ISO 11898-1:2015</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * 1= CAN FD frame format according to Bosch CAN FD Specification V1.0</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> * Note: When the generic parameter iso_only_g is set to ‘1’ in hardware synthesis, this bit becomes reserved and is read as ‘0’. The M_CAN always operates with the CAN FD frame format according to ISO 11898-1:2015.</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a68fecf6b9cbf2eb45affadd0ddd2dd33">  263</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_NISO_MASK (0x8000U)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0a92d94937911afb93f852ecf5f8d778">  264</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_NISO_SHIFT (15U)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa5195e2b37445f676f0a2d4fd9b46931">  265</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_NISO_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_NISO_SHIFT) &amp; MCAN_CCCR_NISO_MASK)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab91127191d7208581b445d4edd70e5d1">  266</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_NISO_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_NISO_MASK) &gt;&gt; MCAN_CCCR_NISO_SHIFT)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> * TXP (RW)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> * Transmit Pause</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * If this bit is set, the M_CAN pauses for two CAN bit times before starting the next transmission after</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * itself has successfully transmitted a frame (see Section 3.5).</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * 0= Transmit pause disabled</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * 1= Transmit pause enabled</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8edd064bba5e6da11f466c255a36641c">  277</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TXP_MASK (0x4000U)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0e8230e7570d7a3b709e31c825447c0d">  278</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TXP_SHIFT (14U)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a936a01c59bdb95ed77fd1816a9489290">  279</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TXP_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_TXP_SHIFT) &amp; MCAN_CCCR_TXP_MASK)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af67bf338ef0e6e41f4e7739c34ec8757">  280</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TXP_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_TXP_MASK) &gt;&gt; MCAN_CCCR_TXP_SHIFT)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * EFBI (RW)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> * Edge Filtering during Bus Integration</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> * 0= Edge filtering disabled</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> * 1= Two consecutive dominant tq required to detect an edge for hard synchronization</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad71963c566871490c2439a9f0d1a4d69">  289</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_EFBI_MASK (0x2000U)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5274dddedb012c34b3d51142ba4c9b26">  290</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_EFBI_SHIFT (13U)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa72f1651ca21f6506be63269127923e9">  291</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_EFBI_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_EFBI_SHIFT) &amp; MCAN_CCCR_EFBI_MASK)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5684412f2ad2b1d1307329f5e36514e5">  292</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_EFBI_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_EFBI_MASK) &gt;&gt; MCAN_CCCR_EFBI_SHIFT)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * PXHD (RW)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> * Protocol Exception Handling Disable</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> * 0= Protocol exception handling enabled</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * 1= Protocol exception handling disabled</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> * Note: When protocol exception handling is disabled, the M_CAN will transmit an error frame when it detects a protocol exception condition.</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ace113a0e6c40d71818334c5903ddfbf4">  302</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_PXHD_MASK (0x1000U)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a22fe020f4b8f9133f3680bbd7d4dc291">  303</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_PXHD_SHIFT (12U)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4431d540dd82e91c86bba53722d9d749">  304</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_PXHD_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_PXHD_SHIFT) &amp; MCAN_CCCR_PXHD_MASK)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a78513d5fc5e59a0076bbc796933eeaf9">  305</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_PXHD_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_PXHD_MASK) &gt;&gt; MCAN_CCCR_PXHD_SHIFT)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> * WMM (RW)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * Wide Message Marker</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> * Enables the use of 16-bit Wide Message Markers. When 16-bit Wide Message Markers are used (WMM = ‘1’), 16-bit internal timestamping is disabled for the Tx Event FIFO.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> * 0= 8-bit Message Marker used</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * 1= 16-bit Message Marker used, replacing 16-bit timestamps in Tx Event FIFO</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a473bd737e56ae40d0f36655e7e1e0455">  315</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_WMM_MASK (0x800U)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a31acc1002b88468b730f59aeac8a1bcf">  316</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_WMM_SHIFT (11U)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5f1bb8110d4f5f6663d92df1a51868d8">  317</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_WMM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_WMM_SHIFT) &amp; MCAN_CCCR_WMM_MASK)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa25ec6d3553d5f96f2f9b22d8e49c862">  318</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_WMM_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_WMM_MASK) &gt;&gt; MCAN_CCCR_WMM_SHIFT)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> * UTSU (RW)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * Use Timestamping Unit</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * When UTSU is set, 16-bit Wide Message Markers are also enabled regardless of the value of WMM.</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * 0= Internal time stamping</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * 1= External time stamping by TSU</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> * Note: When generic parameter connected_tsu_g = ‘0’, there is no TSU connected to the M_CAN.</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> * In this case bit UTSU is fixed to zero by synthesis.</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0a757018495b07b06af77a0736315f2c">  330</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_UTSU_MASK (0x400U)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a31685927c1945db512f702eca5696832">  331</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_UTSU_SHIFT (10U)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acc13256c2e031f33a6aa7e81eab48484">  332</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_UTSU_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_UTSU_SHIFT) &amp; MCAN_CCCR_UTSU_MASK)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aef696a80123c611f0a2533e015763594">  333</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_UTSU_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_UTSU_MASK) &gt;&gt; MCAN_CCCR_UTSU_SHIFT)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> * BRSE (RW)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> * Bit Rate Switch Enable</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * 0= Bit rate switching for transmissions disabled</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * 1= Bit rate switching for transmissions enabled</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> * Note: When CAN FD operation is disabled FDOE = ‘0’, BRSE is not evaluated.</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a82a1fe2e3985b9c79444b126aacfaffb">  343</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_BRSE_MASK (0x200U)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaf738d10990383a26f92e2484d5eee88">  344</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_BRSE_SHIFT (9U)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa396d4de1571b996959a7faf3bd85bb2">  345</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_BRSE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_BRSE_SHIFT) &amp; MCAN_CCCR_BRSE_MASK)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa465918fcc86127d3e5801e88b0f8253">  346</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_BRSE_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_BRSE_MASK) &gt;&gt; MCAN_CCCR_BRSE_SHIFT)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * FDOE (RW)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * FD Operation Enable</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * 0= FD operation disabled</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> * 1= FD operation enabled</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6d7d093987dcf9b8ec2853f62b656be7">  355</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_FDOE_MASK (0x100U)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad9ebd9fcf6b2fbb8061745df3ab1fe25">  356</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_FDOE_SHIFT (8U)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a83a863f7b58080e54af9ecf5746a3161">  357</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_FDOE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_FDOE_SHIFT) &amp; MCAN_CCCR_FDOE_MASK)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae55eaa46dd5ab302c5776ac64b1df4ae">  358</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_FDOE_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_FDOE_MASK) &gt;&gt; MCAN_CCCR_FDOE_SHIFT)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * TEST (RW)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * Test Mode Enable</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> * 0= Normal operation, register TEST holds reset values</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * 1= Test Mode, write access to register TEST enabled</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acca81ed3b34ed2d21da874423d970a06">  367</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TEST_MASK (0x80U)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9eca8d05fdeaeb8d182ca15d9fa42d87">  368</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TEST_SHIFT (7U)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4c121eefee7f16e21ba43915a0609a78">  369</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TEST_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_TEST_SHIFT) &amp; MCAN_CCCR_TEST_MASK)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5a22bc8479c25d34f9cc86f9d2aa9dfa">  370</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TEST_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_TEST_MASK) &gt;&gt; MCAN_CCCR_TEST_SHIFT)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> * DAR (RW)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> * Disable Automatic Retransmission</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> * 0= Automatic retransmission of messages not transmitted successfully enabled</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * 1= Automatic retransmission disabled</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3b2753c8a97b0b3db222d93ba54d9878">  379</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_DAR_MASK (0x40U)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aad09c211bc1a379746cb0078bb45685f">  380</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_DAR_SHIFT (6U)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8745882528f34a001b04bd30990e9798">  381</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_DAR_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_DAR_SHIFT) &amp; MCAN_CCCR_DAR_MASK)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac5a817faa982c8801631ac6d447149f8">  382</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_DAR_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_DAR_MASK) &gt;&gt; MCAN_CCCR_DAR_SHIFT)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> * MON (RW)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> * Bus Monitoring Mode</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> * Bit MON can only be set by the Host when both CCE and INIT are set to ‘1’. The bit can be reset by the Host at any time.</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> * 0= Bus Monitoring Mode is disabled</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> * 1= Bus Monitoring Mode is enabled</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af6633cf42e6274840ee2abe1a7bbc681">  392</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_MON_MASK (0x20U)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2361daf6f8e1f9d6938f4c6f2da0ef49">  393</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_MON_SHIFT (5U)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a301d36d45e22fd1a1bbd66ffbcb2df67">  394</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_MON_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_MON_SHIFT) &amp; MCAN_CCCR_MON_MASK)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1fbba61b0d6b93f355053429fb89e117">  395</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_MON_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_MON_MASK) &gt;&gt; MCAN_CCCR_MON_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * CSR (RW)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * Clock Stop Request</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * 0= No clock stop is requested</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> * 1= Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle.</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abfdc706850cb91f40929ab048ab96c98">  404</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSR_MASK (0x10U)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab076586286d7de61ea3fa2431448520d">  405</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSR_SHIFT (4U)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a87107aa36edcc1c7d584e252a3219804">  406</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSR_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_CSR_SHIFT) &amp; MCAN_CCCR_CSR_MASK)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a975a2005c653a5ec4d35846f1e200d2b">  407</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSR_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_CSR_MASK) &gt;&gt; MCAN_CCCR_CSR_SHIFT)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> * CSA (R)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> * Clock Stop Acknowledge</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> * 0= No clock stop acknowledged</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> * 1= M_CAN may be set in power down by stopping m_can_hclk and m_can_cclk</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae7b0e022d974646c8285d9fe545f0731">  416</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSA_MASK (0x8U)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adf37d129bdce42923452b615869b4194">  417</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSA_SHIFT (3U)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a589b62363906c3de3a566ae92d5a737f">  418</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSA_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_CSA_MASK) &gt;&gt; MCAN_CCCR_CSA_SHIFT)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> * ASM (RW)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * Restricted Operation Mode</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> * Bit ASM can only be set by the Host when both CCE and INIT are set to ‘1’. The bit can be reset by the Host at any time. For a description of the Restricted Operation Mode see Section 3.1.5.</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> * 0= Normal CAN operation</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * 1= Restricted Operation Mode active</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa254bf638b25cd87ddcd831bd2df7338">  428</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_ASM_MASK (0x4U)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae841c39f5dbf975731bddb855cc61404">  429</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_ASM_SHIFT (2U)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7c65e7ff62e44f5aba88f42c4bbbdb09">  430</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_ASM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_ASM_SHIFT) &amp; MCAN_CCCR_ASM_MASK)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6dc4734c400ec27064d6719e2dcd1510">  431</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_ASM_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_ASM_MASK) &gt;&gt; MCAN_CCCR_ASM_SHIFT)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * CCE (RW)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * Configuration Change Enable</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> * 0= The CPU has no write access to the protected configuration registers</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * 1= The CPU has write access to the protected configuration registers (while CCCR.INIT = ‘1’)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5e4a9f93b78310e75e3d3f46e26ffd2a">  440</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CCE_MASK (0x2U)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9c238a8ed759848c92d3b426f62e496c">  441</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CCE_SHIFT (1U)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a62db6ef0b50d249dfb870d2f0a2debb0">  442</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CCE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_CCE_SHIFT) &amp; MCAN_CCCR_CCE_MASK)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaf70159f753f9ca849eddb0b3393150a">  443</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CCE_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_CCE_MASK) &gt;&gt; MCAN_CCCR_CCE_SHIFT)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> * INIT (RW)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> * Initialization</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * 0= Normal Operation</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * 1= Initialization is started</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1d0d1569f8dd443546ec8c6954ac38ff">  452</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_INIT_MASK (0x1U)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a933f47a06cb1fcc680bdd89cb70b99a8">  453</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_INIT_SHIFT (0U)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0f2e0bc4434735fd3436126eff9226ab">  454</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_INIT_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_CCCR_INIT_SHIFT) &amp; MCAN_CCCR_INIT_MASK)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1abe5de98dd54885c67d9129932143f1">  455</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_INIT_GET(x) (((uint32_t)(x) &amp; MCAN_CCCR_INIT_MASK) &gt;&gt; MCAN_CCCR_INIT_SHIFT)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160; </div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Bitfield definition for register: NBTP */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * NSJW (RW)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * Nominal (Re)Synchronization Jump Width</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> * Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1466f4c65a174973a7750c6ca1b58348">  464</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NSJW_MASK (0xFE000000UL)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abe5a0b747fa012c6076cf70112063b6c">  465</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NSJW_SHIFT (25U)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7685dbb7040c6aa3f2228905965465b4">  466</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NSJW_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_NBTP_NSJW_SHIFT) &amp; MCAN_NBTP_NSJW_MASK)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab2d2f9b3a87b3390b9848cbbcf964443">  467</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NSJW_GET(x) (((uint32_t)(x) &amp; MCAN_NBTP_NSJW_MASK) &gt;&gt; MCAN_NBTP_NSJW_SHIFT)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * NBRP (RW)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> * Nominal Bit Rate Prescaler</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 511. The actual interpretation by the hardware of this value is</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> * such that one more than the value programmed here is used.</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9a1dffba2bd8e9a62db70808d6f20836">  476</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NBRP_MASK (0x1FF0000UL)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aef302b4b63e339cc23c5e53570deb802">  477</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NBRP_SHIFT (16U)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9cd057aa836aa2c5d9e1db70833e6065">  478</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NBRP_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_NBTP_NBRP_SHIFT) &amp; MCAN_NBTP_NBRP_MASK)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa64751b96d34c6cd18010626eab309fa">  479</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NBRP_GET(x) (((uint32_t)(x) &amp; MCAN_NBTP_NBRP_MASK) &gt;&gt; MCAN_NBTP_NBRP_SHIFT)</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * NTSEG1 (RW)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> * Nominal Time segment before sample point</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> * Valid values are 1 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3a2b736cc9ca64e63a34924f9997944c">  487</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG1_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af9f1212b9e9257859edb0e8cb0bda9a8">  488</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG1_SHIFT (8U)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a59f4ae285c08c9eb7828f7987524e6c0">  489</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG1_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_NBTP_NTSEG1_SHIFT) &amp; MCAN_NBTP_NTSEG1_MASK)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0636ccc86e11ed2e7b3a75bed6cc02dc">  490</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG1_GET(x) (((uint32_t)(x) &amp; MCAN_NBTP_NTSEG1_MASK) &gt;&gt; MCAN_NBTP_NTSEG1_SHIFT)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * NTSEG2 (RW)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * Nominal Time segment after sample point</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> * Valid values are 1 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa4594c4e351bb6927a444baf4d4efcc3">  498</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG2_MASK (0x7FU)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a094c6ce4e04efdc4a7586a55593f0573">  499</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG2_SHIFT (0U)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7dd67c587fa3efceb8eaf3d9c8491824">  500</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG2_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_NBTP_NTSEG2_SHIFT) &amp; MCAN_NBTP_NTSEG2_MASK)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5998ffb898dc8b41e84ebe8bd1d907a6">  501</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG2_GET(x) (((uint32_t)(x) &amp; MCAN_NBTP_NTSEG2_MASK) &gt;&gt; MCAN_NBTP_NTSEG2_SHIFT)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/* Bitfield definition for register: TSCC */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * TCP (RW)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> * Timestamp Counter Prescaler</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * Configures the timestamp and timeout counters time unit in multiples of CAN bit times [1…16]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a87230d796dbd8543d7b2fda70157eb3b">  510</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TCP_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af9f947678c2372e1763716853df700f0">  511</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TCP_SHIFT (16U)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#addb2a040af40104460fe3d348411a9aa">  512</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TCP_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TSCC_TCP_SHIFT) &amp; MCAN_TSCC_TCP_MASK)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6897e0fe89b708b4c8d1c445637eda1a">  513</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TCP_GET(x) (((uint32_t)(x) &amp; MCAN_TSCC_TCP_MASK) &gt;&gt; MCAN_TSCC_TCP_SHIFT)</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> * TSS (RW)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> * timestamp Select</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * 00= Timestamp counter value always 0x0000</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> * 01= Timestamp counter value incremented according to TCP</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> * 10= External timestamp counter value used</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * 11= Same as “00”</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad184b73de7a6189d5061cde27965c07d">  524</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TSS_MASK (0x3U)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af86ec43ad0ec31e9d960daa1b2058c93">  525</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TSS_SHIFT (0U)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa3b14883acd2e562fec77d0835d8db54">  526</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TSS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TSCC_TSS_SHIFT) &amp; MCAN_TSCC_TSS_MASK)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac01fc1d249c525388304d15ce38afc1d">  527</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TSS_GET(x) (((uint32_t)(x) &amp; MCAN_TSCC_TSS_MASK) &gt;&gt; MCAN_TSCC_TSS_SHIFT)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* Bitfield definition for register: TSCV */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * TSC (RC)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> * Timestamp Counter</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx).When TSCC.TSS = “01”, the Timestamp Counter is incremented in multiples of CAN bit times [1…16] depending on the configuration of TSCC.TCP.</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * A wrap around sets interrupt flag IR.TSW. Write access resets the counter to zero. When TSCC.TSS = “10”, TSC reflects the external Timestamp Counter value. A write access has no impact.</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab43af5a42b54479b69706bb0684c1c25">  537</a></span>&#160;<span class="preprocessor">#define MCAN_TSCV_TSC_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6e6e51f2815aa170ad0876b1c5324fd4">  538</a></span>&#160;<span class="preprocessor">#define MCAN_TSCV_TSC_SHIFT (0U)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad602f2b76be649c31ac8197f4d4e104e">  539</a></span>&#160;<span class="preprocessor">#define MCAN_TSCV_TSC_GET(x) (((uint32_t)(x) &amp; MCAN_TSCV_TSC_MASK) &gt;&gt; MCAN_TSCV_TSC_SHIFT)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* Bitfield definition for register: TOCC */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> * TOP (RW)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> * Timeout Period</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> * Start value of the Timeout Counter (down-counter). Configures the Timeout Period.</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2de82da13888080e6056f3812d177ee6">  548</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOP_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a32df2bd5c8d477f2b11fd2a9bfa052e0">  549</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOP_SHIFT (16U)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad1c3446b3a2e2bd32399a2de6d63c73e">  550</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOP_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TOCC_TOP_SHIFT) &amp; MCAN_TOCC_TOP_MASK)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3694e05fb0734bd5d89a55262c0efb91">  551</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOP_GET(x) (((uint32_t)(x) &amp; MCAN_TOCC_TOP_MASK) &gt;&gt; MCAN_TOCC_TOP_SHIFT)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160; </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> * TOS (RW)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> * Timeout Select</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> * When operating in Continuous mode, a write to TOCV presets the counter to the value configured by TOCC.TOP and continues down-counting.</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> * When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC.TOP. Down-counting is started when the first FIFO element is stored.</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> * 00= Continuous operation</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> * 01= Timeout controlled by Tx Event FIFO</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * 10= Timeout controlled by Rx FIFO 0</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * 11= Timeout controlled by Rx FIFO 1</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a37d9de9127b2269c9efd4e5f429586ee">  564</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOS_MASK (0x6U)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0451d402fc8a9334a63314e1aedaeb54">  565</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOS_SHIFT (1U)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab8a773e96f1e6d64e1559ddcea5bf4fb">  566</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TOCC_TOS_SHIFT) &amp; MCAN_TOCC_TOS_MASK)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a479682a1107f49198938b8cccf9b26cb">  567</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOS_GET(x) (((uint32_t)(x) &amp; MCAN_TOCC_TOS_MASK) &gt;&gt; MCAN_TOCC_TOS_SHIFT)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160; </div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> * RP (RW)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> * Enable Timeout Counter</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * 0= Timeout Counter disabled</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> * 1= Timeout Counter enabled</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac5ad0d0fd88290645e628e8c7d7fd16b">  576</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_RP_MASK (0x1U)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a478e18fb5430c3d29b2fd34c43697bfe">  577</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_RP_SHIFT (0U)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a183d0123194ee4082a435e7da7cfe79b">  578</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_RP_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TOCC_RP_SHIFT) &amp; MCAN_TOCC_RP_MASK)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5a3a292996da90dba2d7a5db9a4b1143">  579</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_RP_GET(x) (((uint32_t)(x) &amp; MCAN_TOCC_RP_MASK) &gt;&gt; MCAN_TOCC_RP_SHIFT)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/* Bitfield definition for register: TOCV */</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * TOC (RC)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * Timeout Counter</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> * The Timeout Counter is decremented in multiples of CAN bit times [1…16] depending on the configuration of TSCC.TCP.</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> * When decremented to zero, interrupt flag IR.TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS.</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> * Note: Byte access: when TOCC.TOS = “00，writing one of the register bytes 3/2/1/0 will preset the Timeout Counter.</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a01d35ab4c75f85c618c7b339f429358d">  590</a></span>&#160;<span class="preprocessor">#define MCAN_TOCV_TOC_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a65a874a27319cb90590bf8f3fc756e06">  591</a></span>&#160;<span class="preprocessor">#define MCAN_TOCV_TOC_SHIFT (0U)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af45ee3bfa82ee7c6a9063500f205e93e">  592</a></span>&#160;<span class="preprocessor">#define MCAN_TOCV_TOC_GET(x) (((uint32_t)(x) &amp; MCAN_TOCV_TOC_MASK) &gt;&gt; MCAN_TOCV_TOC_SHIFT)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* Bitfield definition for register: ECR */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> * CEL (X)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * CAN Error Logging</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> * The counter is incremented each time when a CAN protocol error causes the 8-bit Transmit Error Counter TEC or the 7-bit Receive Error Counter REC to be incremented.</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> * The counter is also incremented when the Bus_Off limit is reached. It is not incremented when only RP is set without changing REC. The increment of CEL follows after the increment of REC or TEC.</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> * The counter is reset by read access to CEL. The counter stops at 0xFF; the next increment of TEC or REC sets interrupt flag IR.ELO.</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> * Note: Byte access: Reading byte 2 will reset CEL to zero, reading bytes 3/1/0 has no impact.</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9a052847fd5940dd0555d7c901416ba4">  604</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_CEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a49cc5ad2ec40ee2a2716c283a525a886">  605</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_CEL_SHIFT (16U)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af2f4bb3e6fed3732c46172f000ac0d96">  606</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_CEL_GET(x) (((uint32_t)(x) &amp; MCAN_ECR_CEL_MASK) &gt;&gt; MCAN_ECR_CEL_SHIFT)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * RP (R)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> * Receive Error Passive</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> * 0= The Receive Error Counter is below the error passive level of 128</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * 1= The Receive Error Counter has reached the error passive level of 128</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a390c2229a7c4d68c0fc1286a947e26aa">  615</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_RP_MASK (0x8000U)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acd0b577a7324bcba59d62634c90dbbf1">  616</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_RP_SHIFT (15U)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaf28cf5c0c42ede8dc3fac0f8ff5367c">  617</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_RP_GET(x) (((uint32_t)(x) &amp; MCAN_ECR_RP_MASK) &gt;&gt; MCAN_ECR_RP_SHIFT)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * REC (R)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> * Receive Error Counter</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> * Actual state of the Receive Error Counter, values between 0 and 127</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a43beb4cfc1c9baeae7192d3bb4e0a77f">  625</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_REC_MASK (0x7F00U)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9245ab85f7788fc015ecd99660ba8263">  626</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_REC_SHIFT (8U)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8c05581d7f258cbcf95abca8c14df3cf">  627</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_REC_GET(x) (((uint32_t)(x) &amp; MCAN_ECR_REC_MASK) &gt;&gt; MCAN_ECR_REC_SHIFT)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> * TEC (R)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> * Transmit Error Counter</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> * Actual state of the Transmit Error Counter, values between 0 and 255</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> * Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented.</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7a2f90b70af950e71a60083853b651ec">  636</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_TEC_MASK (0xFFU)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a26e7571f4e3b53f40471f39c9c079344">  637</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_TEC_SHIFT (0U)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaeebe54b439ff540f1cf5158790b2077">  638</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_TEC_GET(x) (((uint32_t)(x) &amp; MCAN_ECR_TEC_MASK) &gt;&gt; MCAN_ECR_TEC_SHIFT)</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* Bitfield definition for register: PSR */</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> * TDCV (R)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> * Transmitter Delay Compensation Value</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> * Position of the secondary sample point, defined by the sum of the measured delay from m_can_tx to m_can_rx and TDCR.TDCO.</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> * The SSP position is, in the data phase, the number of mtq between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq.</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1c74b0c6d933acd7a1e25bf5a15ed28d">  648</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_TDCV_MASK (0x7F0000UL)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a238cdd69415a4ba9089b80872981dd54">  649</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_TDCV_SHIFT (16U)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2c08d4b6119aa5188fd68da952f27238">  650</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_TDCV_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_TDCV_MASK) &gt;&gt; MCAN_PSR_TDCV_SHIFT)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160; </div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"> * PXE (X)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> * Protocol Exception Event</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> * 0= No protocol exception event occurred since last read access</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> * 1= Protocol exception event occurred</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> * Note: Byte access: Reading byte 0 will reset PXE, reading bytes 3/2/1 has no impact.</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa5eddbe9195f4f6948b80cc4eabd20cf">  660</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_PXE_MASK (0x4000U)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afc6994990dd4513633208304795d248c">  661</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_PXE_SHIFT (14U)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab0fa4d34c9bed08e1b515e337e1c9f56">  662</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_PXE_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_PXE_MASK) &gt;&gt; MCAN_PSR_PXE_SHIFT)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160; </div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment"> * RFDF (X)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> * Received a CAN FD Message</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> * This bit is set independent of acceptance filtering.</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> * 0= Since this bit was reset by the CPU, no CAN FD message has been received</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> * 1= Message in CAN FD format with FDF flag set has been received</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> * Note: Byte access: Reading byte 0 will reset RFDF, reading bytes 3/2/1 has no impact.</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a13b4b54a30f6315486f655394cefff34">  673</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RFDF_MASK (0x2000U)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a47a4446eebc6d7560c45dfe1b433b749">  674</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RFDF_SHIFT (13U)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7899aedccf315a2670ca75222bea39a7">  675</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RFDF_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_RFDF_MASK) &gt;&gt; MCAN_PSR_RFDF_SHIFT)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> * RBRS (X)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> * BRS flag of last received CAN FD Message</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> * This bit is set together with RFDF, independent of acceptance filtering.</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> * 0= Last received CAN FD message did not have its BRS flag set</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"> * 1= Last received CAN FD message had its BRS flag set</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"> * Note: Byte access: Reading byte 0 will reset RBRS, reading bytes 3/2/1 has no impact.</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab1305112a740e3270c260502fc8cfbc4">  686</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RBRS_MASK (0x1000U)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a341bf46954634757f42ce22e1d81f340">  687</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RBRS_SHIFT (12U)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afa9733fca22b9d74223f50f481055a64">  688</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RBRS_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_RBRS_MASK) &gt;&gt; MCAN_PSR_RBRS_SHIFT)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> * RESI (X)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> * ESI flag of last received CAN FD Message</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> * This bit is set together with RFDF, independent of acceptance filtering.</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> * 0= Last received CAN FD message did not have its ESI flag set</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> * 1= Last received CAN FD message had its ESI flag set</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"> * Note: Byte access: Reading byte 0 will reset RESI, reading bytes 3/2/1 has no impact.</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a128ae9dab873d4eb2ec6ca525c18ce96">  699</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RESI_MASK (0x800U)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abd88f74b6e689c6123dad8f5c90f3440">  700</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RESI_SHIFT (11U)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a66dd7e96dff754ef66716eecea53631a">  701</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RESI_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_RESI_MASK) &gt;&gt; MCAN_PSR_RESI_SHIFT)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> * DLEC (S)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> * Data Phase Last Error Code</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> * Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set.Coding is the same as for LEC. This field will be cleared to zero when a CAN FD format frame with</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"> * its BRS flag set has been transferred (reception or transmission) without error.</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"> * Note: Byte access: Reading byte 0 will set DLEC to “111”, reading bytes 3/2/1 has no impact.</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4337a92c1b3b868e0a002293265b1c43">  711</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_DLEC_MASK (0x700U)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a77a4346450b5fe5d5219429f36200530">  712</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_DLEC_SHIFT (8U)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab188fce09c14a1d6d79e6dd8667a359c">  713</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_DLEC_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_DLEC_MASK) &gt;&gt; MCAN_PSR_DLEC_SHIFT)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> * BO (R)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"> * Bus_Off Status</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"> * 0= The M_CAN is not Bus_Off</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> * 1= The M_CAN is in Bus_Off state</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac9d17fb13d0e8d601cd130009c595097">  722</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_BO_MASK (0x80U)</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0554806d3083cfd4ac5778a71357e279">  723</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_BO_SHIFT (7U)</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a849ea04223890d146a8e273ee7dda741">  724</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_BO_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_BO_MASK) &gt;&gt; MCAN_PSR_BO_SHIFT)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> * EW (R)</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> * Warning Status</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> * 0= Both error counters are below the Error_Warning limit of 96</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> * 1= At least one of error counter has reached the Error_Warning limit of 96</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2c1b7a3953681d0bc7c5ee4022e01639">  733</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EW_MASK (0x40U)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2bd845f12831c8a75b5c4484290fd57e">  734</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EW_SHIFT (6U)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa5b87698b2d440abfa446d7a14a7c446">  735</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EW_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_EW_MASK) &gt;&gt; MCAN_PSR_EW_SHIFT)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160; </div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> * EP (R)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> * Error Passive</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> * 0= The M_CAN is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"> * 1= The M_CAN is in the Error_Passive state</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6f4e8cfc09df87916584b248cb83eabb">  744</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EP_MASK (0x20U)</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ace0af1657b07816034135f32ef090e26">  745</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EP_SHIFT (5U)</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6c76a134b3ffc1d23a3d89adaf1c9228">  746</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EP_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_EP_MASK) &gt;&gt; MCAN_PSR_EP_SHIFT)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> * ACT (R)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> * Activity</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"> * Monitors the module’s CAN communication state.</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment"> * 00= Synchronizing - node is synchronizing on CAN communication</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"> * 01= Idle - node is neither receiver nor transmitter</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"> * 10= Receiver - node is operating as receiver</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"> * 11= Transmitter - node is operating as transmitter</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"> * Note: ACT is set to “00” by a Protocol Exception Event.</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a881357f5d68962b4494904b3b9b24f2e">  759</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_ACT_MASK (0x18U)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a51d07eec01124f087dd2d13308e63bfb">  760</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_ACT_SHIFT (3U)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaba1803d7dbdbf0c713b2dfc26c54664">  761</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_ACT_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_ACT_MASK) &gt;&gt; MCAN_PSR_ACT_SHIFT)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160; </div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"> * LEC (S)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> * Last Error Code</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> * The LEC indicates the type of the last error to occur on the CAN bus. This field will be cleared to ‘0’when a message has been transferred (reception or transmission) without error.</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> * 0= No Error: No error occurred since LEC has been reset by successful reception or transmission.</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> * 1= Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> * 2= Form Error: A fixed format part of a received frame has the wrong format.</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> * 3= AckError: The message transmitted by the M_CAN was not acknowledged by another node.</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * 4= Bit1Error: During the transmission of a message (with the exception of the arbitration field),</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> * the device wanted to send a recessive level (bit of logical value ‘1’), but the monitored bus</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"> * value was dominant.</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> * 5= Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value‘0’), but the monitored bus value was recessive.</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"> *  During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"> * dominant or continuously disturbed).</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"> * 6= CRCError: The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data.</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"> * 7= NoChange: Any read access to the Protocol Status Register re-initializes the LEC to ‘7’. When the LEC shows the value ‘7’, no CAN bus event was detected since the last CPU read access to the Protocol Status Register.</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> * Note: When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in DLEC instead of LEC. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error.</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"> * Note: The Bus_Off recovery sequence (see ISO 11898-1:2015) cannot be shortened by setting or resetting CCCR.INIT. If the device goes Bus_Off, it will set CCCR.INIT of its own accord,stopping all bus activities.</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> *  Once CCCR.INIT has been cleared by the CPU, the device will then wait for 129 occurrences of Bus Idle (129 * 11 consecutive recessive bits) before resuming normal operation.</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> * At the end of the Bus_Off recovery sequence, the Error Management Counters will be reset. During the waiting time after the resetting of CCCR.INIT, each time a sequence of 11 recessive bits has been monitored, a Bit0Error code is written to PSR.LEC,</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * enabling the CPU to readily check up whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the Bus_Off recovery sequence. ECR.REC is used to count these sequences.</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> * Note: Byte access: Reading byte 0 will set LEC to “111”, reading bytes 3/2/1 has no impact.</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aeeb221473c354dd524cec024742e7829">  787</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_LEC_MASK (0x7U)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a38772f6fd912b3abaca7f8c7e555f8c1">  788</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_LEC_SHIFT (0U)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a97c8e14d6029619956004a6a5f3e16a3">  789</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_LEC_GET(x) (((uint32_t)(x) &amp; MCAN_PSR_LEC_MASK) &gt;&gt; MCAN_PSR_LEC_SHIFT)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160; </div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/* Bitfield definition for register: TDCR */</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> * TDCO (RW)</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> * Transmitter Delay Compensation SSP Offset</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"> * Offset value defining the distance between the measured delay from m_can_tx to m_can_rx and the secondary sample point. Valid values are 0 to 127 mtq.</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab8b813725472ddc1b3e3b1bc16f918e1">  798</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCO_MASK (0x7F00U)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af3ad40d6798d086655502e375e388bc3">  799</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCO_SHIFT (8U)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2c299c023f0d6b6268dce206127270ea">  800</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCO_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TDCR_TDCO_SHIFT) &amp; MCAN_TDCR_TDCO_MASK)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad3ba754723675cbb7486eb317a792f45">  801</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCO_GET(x) (((uint32_t)(x) &amp; MCAN_TDCR_TDCO_MASK) &gt;&gt; MCAN_TDCR_TDCO_SHIFT)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160; </div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> * TDCF (RW)</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> * Transmitter Delay Compensation Filter Window Length</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> * Defines the minimum value for the SSP position, dominant edges on m_can_rx that would result in an earlier SSP position are ignored for transmitter delay measurement.</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> * The feature is enabled when TDCF is configured to a value greater than TDCO. Valid values are 0 to 127 mtq.</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1ea01e406447a65aa45cfde0e3495012">  810</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCF_MASK (0x7FU)</span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a890b3128da29f61bc403ac72b7172367">  811</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCF_SHIFT (0U)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8146121b629f36502b57f19670eb18cb">  812</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCF_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TDCR_TDCF_SHIFT) &amp; MCAN_TDCR_TDCF_MASK)</span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa160c0d332d9c775afc83316896adfd1">  813</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCF_GET(x) (((uint32_t)(x) &amp; MCAN_TDCR_TDCF_MASK) &gt;&gt; MCAN_TDCR_TDCF_SHIFT)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160; </div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/* Bitfield definition for register: IR */</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"> * ARA (RW)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> * Access to Reserved Address</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"> * 0= No access to reserved address occurred</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"> * 1= Access to reserved address occurred</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3d197de997a03d213bca243c2bd64da5">  823</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ARA_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#affcefc6535d88139b3ffbc692c13668d">  824</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ARA_SHIFT (29U)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abab80ee6ec333f9c60e26e440799837a">  825</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ARA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_ARA_SHIFT) &amp; MCAN_IR_ARA_MASK)</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4932170965b1e863d26bd1deefc9a066">  826</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ARA_GET(x) (((uint32_t)(x) &amp; MCAN_IR_ARA_MASK) &gt;&gt; MCAN_IR_ARA_SHIFT)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160; </div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"> * PED (RW)</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"> * Protocol Error in Data Phase (Data Bit Time is used)</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment"> * 0= No protocol error in data phase</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"> * 1= Protocol error in data phase detected (PSR.DLEC ≠ 0,7)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a07e8095cf8a102256a540463e408b083">  835</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PED_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab3fd2a6ae168bed9798dd5aa7356e33a">  836</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PED_SHIFT (28U)</span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac81f88df91b3e90b72a1a688252b0623">  837</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PED_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_PED_SHIFT) &amp; MCAN_IR_PED_MASK)</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaf6b6c7aa4f3b969be1507b75aa1e855">  838</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PED_GET(x) (((uint32_t)(x) &amp; MCAN_IR_PED_MASK) &gt;&gt; MCAN_IR_PED_SHIFT)</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160; </div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"> * PEA (RW)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"> * Protocol Error in Arbitration Phase (Nominal Bit Time is used)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> * 0= No protocol error in arbitration phase</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> * 1= Protocol error in arbitration phase detected (PSR.LEC ≠ 0,7)</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aafd8ccd1c58289d09930c1f6adbfc282">  847</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PEA_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac3b8d5e27cc620e6955e3ae1c22c87b9">  848</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PEA_SHIFT (27U)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a23052da196dd5da85538d002ea3c525b">  849</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PEA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_PEA_SHIFT) &amp; MCAN_IR_PEA_MASK)</span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaa91a2e0413659b5b097db5ef1863f00">  850</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PEA_GET(x) (((uint32_t)(x) &amp; MCAN_IR_PEA_MASK) &gt;&gt; MCAN_IR_PEA_SHIFT)</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment"> * WDI (RW)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"> * Watchdog Interrupt</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"> * 0= No Message RAM Watchdog event occurred</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"> * 1= Message RAM Watchdog event due to missing READY</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afec404e15c87de530becb41ab0563241">  859</a></span>&#160;<span class="preprocessor">#define MCAN_IR_WDI_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab0f4ff5581ca326c2fd4d1b9c9608af6">  860</a></span>&#160;<span class="preprocessor">#define MCAN_IR_WDI_SHIFT (26U)</span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4866e16a76095b5a907c23bd784e96ce">  861</a></span>&#160;<span class="preprocessor">#define MCAN_IR_WDI_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_WDI_SHIFT) &amp; MCAN_IR_WDI_MASK)</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a535e26acc47b2c9e4538352a410bedb2">  862</a></span>&#160;<span class="preprocessor">#define MCAN_IR_WDI_GET(x) (((uint32_t)(x) &amp; MCAN_IR_WDI_MASK) &gt;&gt; MCAN_IR_WDI_SHIFT)</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"> * BO (RW)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"> * Bus_Off Status</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"> * 0= Bus_Off status unchanged</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"> * 1= Bus_Off status changed</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3900911f215dbf20442e76793f008209">  871</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BO_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0283ce8d3f228d09c7f7a4735ea2b134">  872</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BO_SHIFT (25U)</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ade6b723ea567e67de5fe87851cb11279">  873</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BO_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_BO_SHIFT) &amp; MCAN_IR_BO_MASK)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adfad572dfef04cc464119cfc60c0da1e">  874</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BO_GET(x) (((uint32_t)(x) &amp; MCAN_IR_BO_MASK) &gt;&gt; MCAN_IR_BO_SHIFT)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"> * EW (RW)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> * Warning Status</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> * 0= Error_Warning status unchanged</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"> * 1= Error_Warning status changed</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1e9e4c5d3a967dd0e47e41a90a5254c0">  883</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EW_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7ec54eb4730d8a0da45dd5433ad5a9a9">  884</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EW_SHIFT (24U)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aced67e165f376ee1b242fba6bab7bd5d">  885</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EW_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_EW_SHIFT) &amp; MCAN_IR_EW_MASK)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a12ee3b082575629670aaac7613322ae9">  886</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EW_GET(x) (((uint32_t)(x) &amp; MCAN_IR_EW_MASK) &gt;&gt; MCAN_IR_EW_SHIFT)</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; </div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> * EP (RW)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"> * Error Passive</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> * 0= Error_Passive status unchanged</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"> * 1= Error_Passive status changed</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aad48b5cb4e20bcf814f423ba73e1f941">  895</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EP_MASK (0x800000UL)</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad551ba1f905e1c30242e35b689cb2853">  896</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EP_SHIFT (23U)</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1da77f02815c955fdd608559a7928bfd">  897</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EP_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_EP_SHIFT) &amp; MCAN_IR_EP_MASK)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1c48e931050f92f5205140ba0d29389d">  898</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EP_GET(x) (((uint32_t)(x) &amp; MCAN_IR_EP_MASK) &gt;&gt; MCAN_IR_EP_SHIFT)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment"> * ELO (RW)</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment"> * Error Logging Overflow</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"> * 0= CAN Error Logging Counter did not overflow</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment"> * 1= Overflow of CAN Error Logging Counter occurred</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aef807c74f758ce1a48dfefa2225e5cea">  907</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ELO_MASK (0x400000UL)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5fa3880f05d6aa398f6c7f918b00e072">  908</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ELO_SHIFT (22U)</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4a3892f0769ce764b00f42225e2816dc">  909</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ELO_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_ELO_SHIFT) &amp; MCAN_IR_ELO_MASK)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6389d1e782c60851c4b74215245c43a1">  910</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ELO_GET(x) (((uint32_t)(x) &amp; MCAN_IR_ELO_MASK) &gt;&gt; MCAN_IR_ELO_SHIFT)</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160; </div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"> * BEU (RW)</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"> * Bit Error Uncorrected</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment"> * Message RAM bit error detected, uncorrected. Controlled by input signal m_can_aeim_berr[1] generated by an optional external parity / ECC logic attached to the Message RAM.</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"> * An uncorrected Message RAM bit error sets CCCR.INIT to ‘1’. This is done to avoid transmission of corrupted data.</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> * 0= No bit error detected when reading from Message RAM</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> * 1= Bit error detected, uncorrected (e.g. parity logic)</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a58d504256c02df6d9608363be6c32021">  921</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEU_MASK (0x200000UL)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2321c69700ccc149fd1105af684f09a7">  922</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEU_SHIFT (21U)</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afb1c07b3207830d8d79c8d08ae08eb74">  923</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEU_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_BEU_SHIFT) &amp; MCAN_IR_BEU_MASK)</span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a333723be84286cb75e2c7743857d741d">  924</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEU_GET(x) (((uint32_t)(x) &amp; MCAN_IR_BEU_MASK) &gt;&gt; MCAN_IR_BEU_SHIFT)</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160; </div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> * BEC (RW)</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"> * Bit Error Corrected</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"> * Message RAM bit error detected and corrected. Controlled by input signal m_can_aeim_berr[0] generated by an optional external parity / ECC logic attached to the Message RAM.</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"> * 0= No bit error detected when reading from Message RAM</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"> * 1= Bit error detected and corrected (e.g. ECC)</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3bb6acfcaf9567802336f392e5e8efed">  934</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEC_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afddc2cee0b1b2780fc1f78c72e132c26">  935</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEC_SHIFT (20U)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a311c23eab28644bbbef8af36b6bcb2eb">  936</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEC_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_BEC_SHIFT) &amp; MCAN_IR_BEC_MASK)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0d8dd147d751c1bfcabe6b39dc6eac46">  937</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEC_GET(x) (((uint32_t)(x) &amp; MCAN_IR_BEC_MASK) &gt;&gt; MCAN_IR_BEC_SHIFT)</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"> * DRX (RW)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"> * Message stored to Dedicated Rx Buffer</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"> * The flag is set whenever a received message has been stored into a dedicated Rx Buffer.</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"> * 0= No Rx Buffer updated</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment"> * 1= At least one received message stored into an Rx Buffer</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a84f731c762415990e18f3a81b30cec54">  947</a></span>&#160;<span class="preprocessor">#define MCAN_IR_DRX_MASK (0x80000UL)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a80dcd8a52c0e49593503f11aabbd2c5d">  948</a></span>&#160;<span class="preprocessor">#define MCAN_IR_DRX_SHIFT (19U)</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a50c5e1f72318fa52017be3a08dd06347">  949</a></span>&#160;<span class="preprocessor">#define MCAN_IR_DRX_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_DRX_SHIFT) &amp; MCAN_IR_DRX_MASK)</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab9330f941fcb3dd366d094a619d40e51">  950</a></span>&#160;<span class="preprocessor">#define MCAN_IR_DRX_GET(x) (((uint32_t)(x) &amp; MCAN_IR_DRX_MASK) &gt;&gt; MCAN_IR_DRX_SHIFT)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> * TOO (RW)</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"> * Timeout Occurred</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment"> * 0= No timeout</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"> * 1= Timeout reached</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad7e8fde257696dd3267e81d8d596c8e6">  959</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TOO_MASK (0x40000UL)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad713c2886adecdfb3f2151c267a1c795">  960</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TOO_SHIFT (18U)</span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a587356378ffc67fb5c17991c6d2fe4a4">  961</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TOO_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TOO_SHIFT) &amp; MCAN_IR_TOO_MASK)</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4c25a13748fe1edcf18f43f030455420">  962</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TOO_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TOO_MASK) &gt;&gt; MCAN_IR_TOO_SHIFT)</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160; </div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"> * MRAF (RW)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment"> * Message RAM Access Failure</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment"> * The flag is set, when the Rx Handler</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"> * .has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"> * storage is aborted and the Rx Handler starts processing of the following message.</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment"> * .was not able to write a message to the Message RAM. In this case message storage is aborted.</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"> * In both cases the FIFO put index is not updated resp. the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location.</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"> * The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"> * M_CAN is switched into Restricted Operation Mode (see Section 3.1.5). To leave Restricted Operation Mode, the Host CPU has to reset CCCR.ASM.</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"> * 0= No Message RAM access failure occurred</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"> * 1= Message RAM access failure occurred</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a50510ed21bf04a130bc9be76dabcc391">  978</a></span>&#160;<span class="preprocessor">#define MCAN_IR_MRAF_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0a1ddc0ca508bebabeb9d250ed4a268e">  979</a></span>&#160;<span class="preprocessor">#define MCAN_IR_MRAF_SHIFT (17U)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aed0fdb740a5bbc1cd9d45ae11d1f7713">  980</a></span>&#160;<span class="preprocessor">#define MCAN_IR_MRAF_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_MRAF_SHIFT) &amp; MCAN_IR_MRAF_MASK)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2f65e389cdef11378e0806d64966bc5e">  981</a></span>&#160;<span class="preprocessor">#define MCAN_IR_MRAF_GET(x) (((uint32_t)(x) &amp; MCAN_IR_MRAF_MASK) &gt;&gt; MCAN_IR_MRAF_SHIFT)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160; </div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"> * TSW (RW)</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"> * Timestamp Wraparound</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"> * 0= No timestamp counter wrap-around</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment"> * 1= Timestamp counter wrapped around</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a255cc687fcda31d0c986e4275a450f36">  990</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TSW_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a21f60f39cb8bbff41e6015688f171f5c">  991</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TSW_SHIFT (16U)</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad7fa7043b9a956eb4e2951da88c173b5">  992</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TSW_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TSW_SHIFT) &amp; MCAN_IR_TSW_MASK)</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af715baee33fbc7899273436664f74293">  993</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TSW_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TSW_MASK) &gt;&gt; MCAN_IR_TSW_SHIFT)</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"> * TEFL (RW)</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"> * Tx Event FIFO Element Lost</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment"> * 0= No Tx Event FIFO element lost</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"> * 1= Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a642b06731edc5b3baad835e55f749a95"> 1002</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFL_MASK (0x8000U)</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a278f184b2131d6dd49e8d454df17ace7"> 1003</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFL_SHIFT (15U)</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afed0834e7995075411dd748fe06939f3"> 1004</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TEFL_SHIFT) &amp; MCAN_IR_TEFL_MASK)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a64835abae4b940e6509f729246743eca"> 1005</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFL_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TEFL_MASK) &gt;&gt; MCAN_IR_TEFL_SHIFT)</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160; </div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"> * TEFF (RW)</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"> * Tx Event FIFO Full</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"> * 0= Tx Event FIFO not full</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment"> * 1= Tx Event FIFO full</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afdfa6cd16e9b96d36f03227efac236f7"> 1014</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFF_MASK (0x4000U)</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6794b8865b1c1beb89ee07353d5dc3c1"> 1015</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFF_SHIFT (14U)</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9265ba4819536ae8da444f980639e6eb"> 1016</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFF_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TEFF_SHIFT) &amp; MCAN_IR_TEFF_MASK)</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a27123d6278e535215fb637480ab77608"> 1017</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFF_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TEFF_MASK) &gt;&gt; MCAN_IR_TEFF_SHIFT)</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160; </div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"> * TEFW (RW)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment"> * Tx Event FIFO Watermark Reached</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"> * 0= Tx Event FIFO fill level below watermark</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment"> * 1= Tx Event FIFO fill level reached watermark</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad63578ea89622272e03a0fbf7c555ca9"> 1026</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFW_MASK (0x2000U)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a23c390505e492918a84629435d05f622"> 1027</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFW_SHIFT (13U)</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a899d61f8479069ef42ddebbf706b7368"> 1028</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFW_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TEFW_SHIFT) &amp; MCAN_IR_TEFW_MASK)</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0863d471a3c7b836ad5ee86e4f55273e"> 1029</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFW_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TEFW_MASK) &gt;&gt; MCAN_IR_TEFW_SHIFT)</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160; </div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment"> * TEFN (RW)</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment"> * Tx Event FIFO New Entry</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"> * 0= Tx Event FIFO unchanged</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"> * 1= Tx Handler wrote Tx Event FIFO element</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8073e7e74c6b8be27c511d8448c354ed"> 1038</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFN_MASK (0x1000U)</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a74b5701fba6c0c5ff398dfe4187371e6"> 1039</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFN_SHIFT (12U)</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9aeff88f9dcf29a285e22db2524f6636"> 1040</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFN_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TEFN_SHIFT) &amp; MCAN_IR_TEFN_MASK)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a258b1a0e9436150345709b468ad9d3e0"> 1041</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFN_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TEFN_MASK) &gt;&gt; MCAN_IR_TEFN_SHIFT)</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160; </div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"> * TFE (RW)</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment"> * Tx FIFO Empty</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment"> * 0= Tx FIFO non-empty</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"> * 1= Tx FIFO empty</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a99e74c78ef53d8ab9b222d9bbee6edef"> 1050</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TFE_MASK (0x800U)</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa6a37985cb373eae7369ea40f3a11c87"> 1051</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TFE_SHIFT (11U)</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a11fea4c33a45e36b86aaa9d6373568e2"> 1052</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TFE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TFE_SHIFT) &amp; MCAN_IR_TFE_MASK)</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4325652e133a15949ce1459cd81e399a"> 1053</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TFE_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TFE_MASK) &gt;&gt; MCAN_IR_TFE_SHIFT)</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160; </div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"> * TCF (RW)</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"> * Transmission Cancellation Finished</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"> * 0= No transmission cancellation finished</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"> * 1= Transmission cancellation finished</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a528e0c9f9d20c8893ba9a0850abd2c8a"> 1062</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TCF_MASK (0x400U)</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7f302d4d44397a5d9342fb36605a2dd7"> 1063</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TCF_SHIFT (10U)</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae08955b90d24324bc6a446742dfd0d3e"> 1064</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TCF_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TCF_SHIFT) &amp; MCAN_IR_TCF_MASK)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac9ea23b75268cbcaae1fa32879a6dd0f"> 1065</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TCF_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TCF_MASK) &gt;&gt; MCAN_IR_TCF_SHIFT)</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160; </div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"> * TC (RW)</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"> * Transmission Completed</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"> * 0= No transmission completed</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"> * 1= Transmission completed</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6ad8c09f2d474d90e85af1d14f8e7515"> 1074</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TC_MASK (0x200U)</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9a4296cff41efdbba5a395f3dfdf3eb7"> 1075</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TC_SHIFT (9U)</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a440f2ac11041ef718bc97035ad0b997e"> 1076</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TC_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_TC_SHIFT) &amp; MCAN_IR_TC_MASK)</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af17680631430ad7ff1ce35e443d6e3ee"> 1077</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TC_GET(x) (((uint32_t)(x) &amp; MCAN_IR_TC_MASK) &gt;&gt; MCAN_IR_TC_SHIFT)</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160; </div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment"> * HPM (RW)</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"> * High Priority Message</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"> * 0= No high priority message received</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"> * 1= High priority message received</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a187b9007665e80f5b2a72ebc73e805e7"> 1086</a></span>&#160;<span class="preprocessor">#define MCAN_IR_HPM_MASK (0x100U)</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abb01778a4aa4081d34369f5af6b391df"> 1087</a></span>&#160;<span class="preprocessor">#define MCAN_IR_HPM_SHIFT (8U)</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad23f9c2145eae2a86f83576d54a3bc90"> 1088</a></span>&#160;<span class="preprocessor">#define MCAN_IR_HPM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_HPM_SHIFT) &amp; MCAN_IR_HPM_MASK)</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a17c49878acf39305792c05cc7a9bb7ad"> 1089</a></span>&#160;<span class="preprocessor">#define MCAN_IR_HPM_GET(x) (((uint32_t)(x) &amp; MCAN_IR_HPM_MASK) &gt;&gt; MCAN_IR_HPM_SHIFT)</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160; </div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment"> * RF1L (RW)</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"> * Rx FIFO 1 Message Lost</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"> * 0= No Rx FIFO 1 message lost</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"> * 1= Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adadd8859153cfe6e0013b4bd993ef988"> 1098</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1L_MASK (0x80U)</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a73d0bf81c72800d593f0579db9a9671e"> 1099</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1L_SHIFT (7U)</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a47c0298f6b912d95fced0c01bc2d0653"> 1100</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1L_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_RF1L_SHIFT) &amp; MCAN_IR_RF1L_MASK)</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aec24e8078a9b6eb96bb76c936c84f1d1"> 1101</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1L_GET(x) (((uint32_t)(x) &amp; MCAN_IR_RF1L_MASK) &gt;&gt; MCAN_IR_RF1L_SHIFT)</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160; </div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"> * RF1F (RW)</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"> * Rx FIFO 1 Full</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> * 0= Rx FIFO 1 not full</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"> * 1= Rx FIFO 1 full</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a872a5feabaa32ce21a5aa8d14e0c963c"> 1110</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1F_MASK (0x40U)</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aac06f70095698c1bd39f3c04d1c4d228"> 1111</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1F_SHIFT (6U)</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab03f082cb9356a01ce643a936f9b2115"> 1112</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1F_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_RF1F_SHIFT) &amp; MCAN_IR_RF1F_MASK)</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a35e066043d29de08dfc357a5d8fdb0bb"> 1113</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1F_GET(x) (((uint32_t)(x) &amp; MCAN_IR_RF1F_MASK) &gt;&gt; MCAN_IR_RF1F_SHIFT)</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160; </div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"> * RF1W (RW)</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment"> * Rx FIFO 1 Watermark Reached</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment"> * 0= Rx FIFO 1 fill level below watermark</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment"> * 1= Rx FIFO 1 fill level reached watermark</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acf159c74c5b715e042a86a40fc719ed5"> 1122</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1W_MASK (0x20U)</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab15f6e5fb2bc1782d53b83a9e44abc6e"> 1123</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1W_SHIFT (5U)</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad9102b651a8954d98092efc32a03a05f"> 1124</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1W_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_RF1W_SHIFT) &amp; MCAN_IR_RF1W_MASK)</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acc82f9c854dd93290e7a21e0e4452cbb"> 1125</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1W_GET(x) (((uint32_t)(x) &amp; MCAN_IR_RF1W_MASK) &gt;&gt; MCAN_IR_RF1W_SHIFT)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160; </div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"> * RF1N (RW)</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment"> * Rx FIFO 1 New Message</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment"> * 0= No new message written to Rx FIFO 1</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"> * 1= New message written to Rx FIFO 1</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a402fbe5b855220ade1e379096d61113d"> 1134</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1N_MASK (0x10U)</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acea5893b85dcd5a06acf2161a0a4f1d5"> 1135</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1N_SHIFT (4U)</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8af41e52c16a856b96db15d60e4215bc"> 1136</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1N_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_RF1N_SHIFT) &amp; MCAN_IR_RF1N_MASK)</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a20759fb1bc15592e458c6ae64229805f"> 1137</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1N_GET(x) (((uint32_t)(x) &amp; MCAN_IR_RF1N_MASK) &gt;&gt; MCAN_IR_RF1N_SHIFT)</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160; </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment"> * RF0L (RW)</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment"> * Rx FIFO 0 Message Lost</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment"> * 0= No Rx FIFO 0 message lost</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment"> * 1= Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad763b7c38db3153f1a4dca1d60254791"> 1146</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0L_MASK (0x8U)</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a43f8b538a34c96101ad3e101794876ea"> 1147</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0L_SHIFT (3U)</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abb6b1f6da8f23ab23f404014012b7d85"> 1148</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0L_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_RF0L_SHIFT) &amp; MCAN_IR_RF0L_MASK)</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adaf224e0d5d8a7b5822992a0ddb41aa0"> 1149</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0L_GET(x) (((uint32_t)(x) &amp; MCAN_IR_RF0L_MASK) &gt;&gt; MCAN_IR_RF0L_SHIFT)</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment"> * RF0F (RW)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment"> * Rx FIFO 0 Full</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment"> * 0= Rx FIFO 0 not full</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment"> * 1= Rx FIFO 0 full</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5963cd82f13c46a94680cc65484ee9ea"> 1158</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0F_MASK (0x4U)</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad59003e245e5d4595f19dc73a3cb0782"> 1159</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0F_SHIFT (2U)</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a27d8cce68c675e3a6f024feaab4e7d7b"> 1160</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0F_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_RF0F_SHIFT) &amp; MCAN_IR_RF0F_MASK)</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aca57e81fa838d821908c0d0b9d513d3e"> 1161</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0F_GET(x) (((uint32_t)(x) &amp; MCAN_IR_RF0F_MASK) &gt;&gt; MCAN_IR_RF0F_SHIFT)</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160; </div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"> * RF0W (RW)</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"> * Rx FIFO 0 Watermark Reached</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"> * 0= Rx FIFO 0 fill level below watermark</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"> * 1= Rx FIFO 0 fill level reached watermark</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a039ead0598023baf5ce2dbd37b61f611"> 1170</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0W_MASK (0x2U)</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaf0322b5c0f2ef134663693c87df15af"> 1171</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0W_SHIFT (1U)</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1b15aab80003363c9848373914bf9037"> 1172</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0W_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_RF0W_SHIFT) &amp; MCAN_IR_RF0W_MASK)</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad1f9592ab1db9d764d379dcabb48a863"> 1173</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0W_GET(x) (((uint32_t)(x) &amp; MCAN_IR_RF0W_MASK) &gt;&gt; MCAN_IR_RF0W_SHIFT)</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160; </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment"> * RF0N (RW)</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"> * Rx FIFO 0 New Message</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment"> * 0= No new message written to Rx FIFO 0</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"> * 1= New message written to Rx FIFO 0</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3830dacba7a26cd6ad0ebe6efd12f679"> 1182</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0N_MASK (0x1U)</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a43c21dae10b8a38821f23218a12c025c"> 1183</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0N_SHIFT (0U)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a388d89cdfdfe0b418f599390ac37eb3c"> 1184</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0N_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IR_RF0N_SHIFT) &amp; MCAN_IR_RF0N_MASK)</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a28bb593cc979b830bd0e64f9d4edf69d"> 1185</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0N_GET(x) (((uint32_t)(x) &amp; MCAN_IR_RF0N_MASK) &gt;&gt; MCAN_IR_RF0N_SHIFT)</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160; </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* Bitfield definition for register: IE */</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment"> * ARAE (RW)</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment"> * Access to Reserved Address Enable</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab0d77a8c7ae542532b10e22a92c86c36"> 1193</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ARAE_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5a06fdac72e177db6514fbace829390f"> 1194</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ARAE_SHIFT (29U)</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0c5694daea3b7736823e0a9ff0b2e1c2"> 1195</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ARAE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_ARAE_SHIFT) &amp; MCAN_IE_ARAE_MASK)</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab5f122291280e32aff208aeb21302526"> 1196</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ARAE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_ARAE_MASK) &gt;&gt; MCAN_IE_ARAE_SHIFT)</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160; </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment"> * PEDE (RW)</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"> * Protocol Error in Data Phase Enable</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4d0c6f0cf5d0375a36638307b3fb4b88"> 1203</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEDE_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1f4b9dab8a19c5cb933374ae101ec2ea"> 1204</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEDE_SHIFT (28U)</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a251d2d794b827ad479a2d65f471115ff"> 1205</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEDE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_PEDE_SHIFT) &amp; MCAN_IE_PEDE_MASK)</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a343c87613302729a6e149f96753bfe50"> 1206</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEDE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_PEDE_MASK) &gt;&gt; MCAN_IE_PEDE_SHIFT)</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160; </div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment"> * PEAE (RW)</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment"> * Protocol Error in Arbitration Phase Enable</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac81af087ea8c39c8d39c09e8fead58e4"> 1213</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEAE_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a06d69392962c9e280f342a2583a6ba5a"> 1214</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEAE_SHIFT (27U)</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a21519b1da800c833db0f421b097e1bcd"> 1215</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEAE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_PEAE_SHIFT) &amp; MCAN_IE_PEAE_MASK)</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4e4e8a04a739d77b395cfff24934ca1a"> 1216</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEAE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_PEAE_MASK) &gt;&gt; MCAN_IE_PEAE_SHIFT)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160; </div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment"> * WDIE (RW)</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment"> * Watchdog Interrupt Enable</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af945c3ce8d378185090e73c1d58bdad3"> 1223</a></span>&#160;<span class="preprocessor">#define MCAN_IE_WDIE_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a863a4d90ebe3c094a4d87e64df0b83ed"> 1224</a></span>&#160;<span class="preprocessor">#define MCAN_IE_WDIE_SHIFT (26U)</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa020ea184e55af741cf94a93be79b03c"> 1225</a></span>&#160;<span class="preprocessor">#define MCAN_IE_WDIE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_WDIE_SHIFT) &amp; MCAN_IE_WDIE_MASK)</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa9094ce7a3184df9073aed22f3897873"> 1226</a></span>&#160;<span class="preprocessor">#define MCAN_IE_WDIE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_WDIE_MASK) &gt;&gt; MCAN_IE_WDIE_SHIFT)</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160; </div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment"> * BOE (RW)</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment"> * Bus_Off Status Interrupt Enable</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a88902b0947f46f3eadb9c96afbe4fe65"> 1233</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BOE_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af049ac6e2bcbaeb49a249b90b30f0aa6"> 1234</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BOE_SHIFT (25U)</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a769aa4fef22ea361868975f91a050316"> 1235</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BOE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_BOE_SHIFT) &amp; MCAN_IE_BOE_MASK)</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6acf1d4f19f9f4b98b81d84a5333f75d"> 1236</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BOE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_BOE_MASK) &gt;&gt; MCAN_IE_BOE_SHIFT)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160; </div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment"> * EWE (RW)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment"> * Warning Status Interrupt Enable</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a46207838b32a877e2b5fca780979f90b"> 1243</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EWE_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9d0901b52acef6b7f495ebb41486736c"> 1244</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EWE_SHIFT (24U)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0cfaf39dfb55dcfea8df104e999e19c3"> 1245</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EWE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_EWE_SHIFT) &amp; MCAN_IE_EWE_MASK)</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adbc20068bc72c268798e0b5333cbbd49"> 1246</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EWE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_EWE_MASK) &gt;&gt; MCAN_IE_EWE_SHIFT)</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment"> * EPE (RW)</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> * Error Passive Interrupt Enable</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0d0af15de9e641d9749322e8a1df27a9"> 1253</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EPE_MASK (0x800000UL)</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a40861f95df8f18a854a4154ad2b152f8"> 1254</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EPE_SHIFT (23U)</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6d26712e01d037afcbeb3e0c9b8c531a"> 1255</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EPE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_EPE_SHIFT) &amp; MCAN_IE_EPE_MASK)</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aef6f620db3217bcc2328f252eff4298c"> 1256</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EPE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_EPE_MASK) &gt;&gt; MCAN_IE_EPE_SHIFT)</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160; </div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"> * ELOE (RW)</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment"> * Error Logging Overflow Interrupt Enable</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac2f0f1af4e806b7c0840e79fe5c2a795"> 1263</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ELOE_MASK (0x400000UL)</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa706eea51e472ffa3065245d896a100a"> 1264</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ELOE_SHIFT (22U)</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a346a06d61ae724f27f55eeb6c1113280"> 1265</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ELOE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_ELOE_SHIFT) &amp; MCAN_IE_ELOE_MASK)</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad0a1a5dac39fe25a8160dcbe27b9d42f"> 1266</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ELOE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_ELOE_MASK) &gt;&gt; MCAN_IE_ELOE_SHIFT)</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160; </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"> * BEUE (RW)</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment"> * Bit Error Uncorrected Interrupt Enable</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2f8aa72fc7cf0f58f1afe219bbb4927f"> 1273</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BEUE_MASK (0x200000UL)</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae36c73f0d0a6316b798119ad53c9cae7"> 1274</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BEUE_SHIFT (21U)</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa13f82f03ce1091e5136b1bee18bfec2"> 1275</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BEUE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_BEUE_SHIFT) &amp; MCAN_IE_BEUE_MASK)</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9b82062a94f56385ee21216b00501a3b"> 1276</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BEUE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_BEUE_MASK) &gt;&gt; MCAN_IE_BEUE_SHIFT)</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160; </div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"> * BECE (RW)</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment"> * Bit Error Corrected Interrupt Enable</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0290c2f02aa829b3a4cc3416f661cfc7"> 1283</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BECE_MASK (0x100000UL)</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a35785374a04af8cef84c870d61f5d458"> 1284</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BECE_SHIFT (20U)</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adf1843a19a2f2f86b34a94dc0439bdd3"> 1285</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BECE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_BECE_SHIFT) &amp; MCAN_IE_BECE_MASK)</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaad4da96740ad4fcdb400cec93ec05d5"> 1286</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BECE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_BECE_MASK) &gt;&gt; MCAN_IE_BECE_SHIFT)</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160; </div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment"> * DRXE (RW)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment"> * Message stored to Dedicated Rx Buffer Interrupt Enable</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abdd7ae7730e579cb157b1bce6aecb96d"> 1293</a></span>&#160;<span class="preprocessor">#define MCAN_IE_DRXE_MASK (0x80000UL)</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab11ad7e3ee42282408651f398e6ba093"> 1294</a></span>&#160;<span class="preprocessor">#define MCAN_IE_DRXE_SHIFT (19U)</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acbe2fa666ed5d3bb7abc7cd2701bbe02"> 1295</a></span>&#160;<span class="preprocessor">#define MCAN_IE_DRXE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_DRXE_SHIFT) &amp; MCAN_IE_DRXE_MASK)</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad32323a046d657a25d1e7cbbed1754cb"> 1296</a></span>&#160;<span class="preprocessor">#define MCAN_IE_DRXE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_DRXE_MASK) &gt;&gt; MCAN_IE_DRXE_SHIFT)</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160; </div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment"> * TOOE (RW)</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment"> * Timeout Occurred Interrupt Enable</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af3de72d87a4597549359b28c588dc449"> 1303</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TOOE_MASK (0x40000UL)</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad3ce5aef1583857ee1da250b209ef5ce"> 1304</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TOOE_SHIFT (18U)</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a73d85fe1e9a41ba897d63a1325367ffe"> 1305</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TOOE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TOOE_SHIFT) &amp; MCAN_IE_TOOE_MASK)</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9de5c2550bc0e303e37713a4ee5876fe"> 1306</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TOOE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TOOE_MASK) &gt;&gt; MCAN_IE_TOOE_SHIFT)</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160; </div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment"> * MRAFE (RW)</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"> * Message RAM Access Failure Interrupt Enable</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a73c73cabbd1ee4a628732e2941481e33"> 1313</a></span>&#160;<span class="preprocessor">#define MCAN_IE_MRAFE_MASK (0x20000UL)</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa0d66a420ba6891560c2b2f6a4c7896e"> 1314</a></span>&#160;<span class="preprocessor">#define MCAN_IE_MRAFE_SHIFT (17U)</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9d4a716b743ab70e1903ad735c951240"> 1315</a></span>&#160;<span class="preprocessor">#define MCAN_IE_MRAFE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_MRAFE_SHIFT) &amp; MCAN_IE_MRAFE_MASK)</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2f2759f44706b3c2486996ca69d35041"> 1316</a></span>&#160;<span class="preprocessor">#define MCAN_IE_MRAFE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_MRAFE_MASK) &gt;&gt; MCAN_IE_MRAFE_SHIFT)</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160; </div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"> * TSWE (RW)</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"> * Timestamp Wraparound Interrupt Enable</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af8cdbcb61ec980932c9fda4c462eca05"> 1323</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TSWE_MASK (0x10000UL)</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac6e8db71d331c51d42e59f28af25c77d"> 1324</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TSWE_SHIFT (16U)</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9ca141d2e00fef38c9726fdd19bc937f"> 1325</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TSWE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TSWE_SHIFT) &amp; MCAN_IE_TSWE_MASK)</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab10ca12ad8b743193231b8218e891445"> 1326</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TSWE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TSWE_MASK) &gt;&gt; MCAN_IE_TSWE_SHIFT)</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160; </div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment"> * TEFLE (RW)</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment"> * Tx Event FIFO Event Lost Interrupt Enable</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a35bcce41a23c89a596641839e184c4a5"> 1333</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFLE_MASK (0x8000U)</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa656745273c9be1c087dec90160f83a0"> 1334</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFLE_SHIFT (15U)</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aac283d47672c8980ffdaaf80cc625ac2"> 1335</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFLE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TEFLE_SHIFT) &amp; MCAN_IE_TEFLE_MASK)</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afd60836a168a052335917b8ec0c440a9"> 1336</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFLE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TEFLE_MASK) &gt;&gt; MCAN_IE_TEFLE_SHIFT)</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160; </div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment"> * TEFFE (RW)</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment"> * Tx Event FIFO Full Interrupt Enable</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a854d046e4a9efb93f3bcdf23cc4064a6"> 1343</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFFE_MASK (0x4000U)</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a64a5e82e5c9e603a64d2b6f9268b916b"> 1344</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFFE_SHIFT (14U)</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac3d56c57a879b14a314931cc96123092"> 1345</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFFE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TEFFE_SHIFT) &amp; MCAN_IE_TEFFE_MASK)</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a45e5cdddbe267eab061bf610781344c5"> 1346</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFFE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TEFFE_MASK) &gt;&gt; MCAN_IE_TEFFE_SHIFT)</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160; </div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment"> * TEFWE (RW)</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"> * Tx Event FIFO Watermark Reached Interrupt Enable</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9e71420389b9c35e8fa66c5cf4ae825c"> 1353</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFWE_MASK (0x2000U)</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a34efc8690dc127944baf30735fda7137"> 1354</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFWE_SHIFT (13U)</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad3a6497ef9db4f6dc77b8cd8e4d6260e"> 1355</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFWE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TEFWE_SHIFT) &amp; MCAN_IE_TEFWE_MASK)</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9895559ce5c963f450e9c477d4644ec3"> 1356</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFWE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TEFWE_MASK) &gt;&gt; MCAN_IE_TEFWE_SHIFT)</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160; </div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment"> * TEFNE (RW)</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment"> * Tx Event FIFO New Entry Interrupt Enable</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a75ab3051471034f67807976909fac00a"> 1363</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFNE_MASK (0x1000U)</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adb12e75ddd9894c398180fc1db6d532c"> 1364</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFNE_SHIFT (12U)</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af77aaefd6af5310c19e72a5005c9d267"> 1365</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFNE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TEFNE_SHIFT) &amp; MCAN_IE_TEFNE_MASK)</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac67c8dd2ad032b80f72162b17166f7b7"> 1366</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFNE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TEFNE_MASK) &gt;&gt; MCAN_IE_TEFNE_SHIFT)</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160; </div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment"> * TFEE (RW)</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"> * Tx FIFO Empty Interrupt Enable</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a71e62aa902f14abda7c1051b7b6844d1"> 1373</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TFEE_MASK (0x800U)</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa93be874f8f245bb03f165b5707873c1"> 1374</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TFEE_SHIFT (11U)</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a891cc4fb2bea9343e58a7c314a129bdd"> 1375</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TFEE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TFEE_SHIFT) &amp; MCAN_IE_TFEE_MASK)</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5476a45330321fcd95c38a83b779f2c4"> 1376</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TFEE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TFEE_MASK) &gt;&gt; MCAN_IE_TFEE_SHIFT)</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160; </div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment"> * TCFE (RW)</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"> * Transmission Cancellation Finished Interrupt Enable</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a65bcd8731945e8b20949a1c73c860628"> 1383</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCFE_MASK (0x400U)</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acf33bd9ef50b014290030b1df8273664"> 1384</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCFE_SHIFT (10U)</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9ff604d694dbaf5f79b8c54c9594aa3d"> 1385</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCFE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TCFE_SHIFT) &amp; MCAN_IE_TCFE_MASK)</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a221e87edb8f60455c7b1f09d0e4ad35e"> 1386</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCFE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TCFE_MASK) &gt;&gt; MCAN_IE_TCFE_SHIFT)</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160; </div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"> * TCE (RW)</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"> * Transmission Completed Interrupt Enable</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8ac64ec25c6dacfe1a73496feafcca04"> 1393</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCE_MASK (0x200U)</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a012a5a4650773c8f0ca7e1dbbf80cae0"> 1394</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCE_SHIFT (9U)</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a85fa2e7b2c04eb95a4204349f13b00cd"> 1395</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_TCE_SHIFT) &amp; MCAN_IE_TCE_MASK)</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a004fbe966ce9fd65d8e900afccd72e9a"> 1396</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_TCE_MASK) &gt;&gt; MCAN_IE_TCE_SHIFT)</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160; </div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"> * HPME (RW)</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment"> * High Priority Message Interrupt Enable</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acdc68945d6e1e0bb200b8e2771280c98"> 1403</a></span>&#160;<span class="preprocessor">#define MCAN_IE_HPME_MASK (0x100U)</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8516a39942e58883b8df950472cf8207"> 1404</a></span>&#160;<span class="preprocessor">#define MCAN_IE_HPME_SHIFT (8U)</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a83e1fb16491a69af5a695bf363c8e7f1"> 1405</a></span>&#160;<span class="preprocessor">#define MCAN_IE_HPME_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_HPME_SHIFT) &amp; MCAN_IE_HPME_MASK)</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad2d0dd84db255499e61a991c49de4bd8"> 1406</a></span>&#160;<span class="preprocessor">#define MCAN_IE_HPME_GET(x) (((uint32_t)(x) &amp; MCAN_IE_HPME_MASK) &gt;&gt; MCAN_IE_HPME_SHIFT)</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160; </div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment"> * RF1LE (RW)</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment"> * Rx FIFO 1 Message Lost Interrupt Enable</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a79f84acd61e3064f50ebca730286dff6"> 1413</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1LE_MASK (0x80U)</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6354d62c12f2f9db72ef7e36845a20c5"> 1414</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1LE_SHIFT (7U)</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aab5e0806dd164c08dbf11573fe7f02a8"> 1415</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1LE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_RF1LE_SHIFT) &amp; MCAN_IE_RF1LE_MASK)</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5faa5f9e3c54764844c616e9dc5d4854"> 1416</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1LE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_RF1LE_MASK) &gt;&gt; MCAN_IE_RF1LE_SHIFT)</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160; </div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment"> * RF1FE (RW)</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment"> * Rx FIFO 1 Full Interrupt Enable</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7712db9d0575cd611e603291196a3836"> 1423</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1FE_MASK (0x40U)</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a52b134affbde6ab74233abe4f5223ae5"> 1424</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1FE_SHIFT (6U)</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3755c4a3b5e132fb5b5ded21d7058eac"> 1425</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1FE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_RF1FE_SHIFT) &amp; MCAN_IE_RF1FE_MASK)</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab89ba6f3198c8930f71859bf2cc06e6e"> 1426</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1FE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_RF1FE_MASK) &gt;&gt; MCAN_IE_RF1FE_SHIFT)</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160; </div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment"> * RF1WE (RW)</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment"> * Rx FIFO 1 Watermark Reached Interrupt Enable</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2f5736df47ed10c7746bebb654f47511"> 1433</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1WE_MASK (0x20U)</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a85c7d6745c78d2b386da86345c050a87"> 1434</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1WE_SHIFT (5U)</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a983aa58f56db7455a0c7c9a78607c5a6"> 1435</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1WE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_RF1WE_SHIFT) &amp; MCAN_IE_RF1WE_MASK)</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa60beeed3a59c9902867343116a90174"> 1436</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1WE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_RF1WE_MASK) &gt;&gt; MCAN_IE_RF1WE_SHIFT)</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160; </div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment"> * RF1NE (RW)</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment"> * Rx FIFO 1 New Message Interrupt Enable</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a444d008858eb41ea610632950b436b0b"> 1443</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1NE_MASK (0x10U)</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3e6f355fbf01268f58a693f720da7e1c"> 1444</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1NE_SHIFT (4U)</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a490259ea744204cd290e677316f6de59"> 1445</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1NE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_RF1NE_SHIFT) &amp; MCAN_IE_RF1NE_MASK)</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab3dbc8de72d0c06a510831e199ec3889"> 1446</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1NE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_RF1NE_MASK) &gt;&gt; MCAN_IE_RF1NE_SHIFT)</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160; </div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment"> * RF0LE (RW)</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment"> * Rx FIFO 0 Message Lost Interrupt Enable</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a50fac6a53a95c55a4a1744dee59bae1b"> 1453</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0LE_MASK (0x8U)</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aeafba08af0d143c053488d0481be9ea8"> 1454</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0LE_SHIFT (3U)</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a17e0dc7663db51306b61e779e8d54df0"> 1455</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0LE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_RF0LE_SHIFT) &amp; MCAN_IE_RF0LE_MASK)</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8db7702bde0e946815cadcf637cf6aad"> 1456</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0LE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_RF0LE_MASK) &gt;&gt; MCAN_IE_RF0LE_SHIFT)</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160; </div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment"> * RF0FE (RW)</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"> * Rx FIFO 0 Full Interrupt Enable</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a95490d2d7388640235be164336e6af5b"> 1463</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0FE_MASK (0x4U)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab851829863e78a40779544afb6323e73"> 1464</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0FE_SHIFT (2U)</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6a69e2642aed291c05f9351de15ea72a"> 1465</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0FE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_RF0FE_SHIFT) &amp; MCAN_IE_RF0FE_MASK)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a13d09a5fdb70a7a3418fdc8586d4a616"> 1466</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0FE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_RF0FE_MASK) &gt;&gt; MCAN_IE_RF0FE_SHIFT)</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160; </div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"> * RF0WE (RW)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment"> * Rx FIFO 0 Watermark Reached Interrupt Enable</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa318c09a616da9106242077863d61622"> 1473</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0WE_MASK (0x2U)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aeba0290d3aa9d5a3a05265085b4f66c1"> 1474</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0WE_SHIFT (1U)</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a764490caec8143ee70ebc1dd62ad5b27"> 1475</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0WE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_RF0WE_SHIFT) &amp; MCAN_IE_RF0WE_MASK)</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa795661b7154d16893d0dcd3d4ec50cc"> 1476</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0WE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_RF0WE_MASK) &gt;&gt; MCAN_IE_RF0WE_SHIFT)</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160; </div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment"> * RF0NE (RW)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment"> * Rx FIFO 0 New Message Interrupt Enable</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afc934bab6bc903c4a7244de04c4447b5"> 1483</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0NE_MASK (0x1U)</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abe8f34b6c5f0e062d4ac71aa55f7e166"> 1484</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0NE_SHIFT (0U)</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4f201c92a86c5ad00bac3e68c8ec15bb"> 1485</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0NE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_IE_RF0NE_SHIFT) &amp; MCAN_IE_RF0NE_MASK)</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae7b1e867abd448e5b7ae26aa39884f7c"> 1486</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0NE_GET(x) (((uint32_t)(x) &amp; MCAN_IE_RF0NE_MASK) &gt;&gt; MCAN_IE_RF0NE_SHIFT)</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160; </div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">/* Bitfield definition for register: ILS */</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment"> * ARAL (RW)</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment"> * Access to Reserved Address Line</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6bdf5371b24887db22da2d75225b8747"> 1494</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ARAL_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a540cdf02d182abe234f71530e5b7da91"> 1495</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ARAL_SHIFT (29U)</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afe62842b49aa65da754dc498943d73dd"> 1496</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ARAL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_ARAL_SHIFT) &amp; MCAN_ILS_ARAL_MASK)</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a70a1e598ab7521c9d634188bcb09229a"> 1497</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ARAL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_ARAL_MASK) &gt;&gt; MCAN_ILS_ARAL_SHIFT)</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160; </div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment"> * PEDL (RW)</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment"> * Protocol Error in Data Phase Line</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae7c3ff0818ece616714cae908e52dd20"> 1504</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEDL_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac9b1c84209982676279a87761d8cbd70"> 1505</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEDL_SHIFT (28U)</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a132b2b663a002a61a01b68c3498fa60b"> 1506</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEDL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_PEDL_SHIFT) &amp; MCAN_ILS_PEDL_MASK)</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad7751e0c4add2539363a652369cd10d5"> 1507</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEDL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_PEDL_MASK) &gt;&gt; MCAN_ILS_PEDL_SHIFT)</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160; </div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment"> * PEAL (RW)</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment"> * Protocol Error in Arbitration Phase Line</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2638de283c20b32b31923770155f2f66"> 1514</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEAL_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2ebfb0906b84add8f129d369fb56cd55"> 1515</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEAL_SHIFT (27U)</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6c1fc616113440b15c2ece5f76d5ba21"> 1516</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEAL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_PEAL_SHIFT) &amp; MCAN_ILS_PEAL_MASK)</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2529199168a32f9236488afb02471466"> 1517</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEAL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_PEAL_MASK) &gt;&gt; MCAN_ILS_PEAL_SHIFT)</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160; </div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment"> * WDIL (RW)</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment"> * Watchdog Interrupt Line</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac27028c3d1081e2b1da24bcf2a5393fe"> 1524</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_WDIL_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1af2dffcb19511a4f7afd7a68ccdf933"> 1525</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_WDIL_SHIFT (26U)</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af08441a118d80403ce788003ee176b7a"> 1526</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_WDIL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_WDIL_SHIFT) &amp; MCAN_ILS_WDIL_MASK)</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a83d95dca072bd48e0dfd0fe70f4e40eb"> 1527</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_WDIL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_WDIL_MASK) &gt;&gt; MCAN_ILS_WDIL_SHIFT)</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160; </div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"> * BOL (RW)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment"> * Bus_Off Status Interrupt Line</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2e464ecd7fa682b7004d22ff6d06e03f"> 1534</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BOL_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8fa954974ebcd200905171742456a644"> 1535</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BOL_SHIFT (25U)</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a33f3a27df81c9426c60cd0ac703ac677"> 1536</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BOL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_BOL_SHIFT) &amp; MCAN_ILS_BOL_MASK)</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4e03d16590a1d46b8c51dd164631f8e2"> 1537</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BOL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_BOL_MASK) &gt;&gt; MCAN_ILS_BOL_SHIFT)</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160; </div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment"> * EWL (RW)</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment"> * Warning Status Interrupt Line</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a941f0c4b913e72964ce15e214f6cf7b9"> 1544</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EWL_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab42f5bd6d7a8e9707bf28b60132c31fd"> 1545</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EWL_SHIFT (24U)</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a020cb3359f1354f7a1f5946a18a9a96b"> 1546</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EWL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_EWL_SHIFT) &amp; MCAN_ILS_EWL_MASK)</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a75fb6d196bb483f4f88314f4d17ffe84"> 1547</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EWL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_EWL_MASK) &gt;&gt; MCAN_ILS_EWL_SHIFT)</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment"> * EPL (RW)</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment"> * Error Passive Interrupt Line</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0690057b62b22e52661000a2af6cfe08"> 1554</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EPL_MASK (0x800000UL)</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a102ddfa8e7aa6bbe94d7616ce9a98266"> 1555</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EPL_SHIFT (23U)</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8b2bdeb975e8eb1c8894e3f4f1b5fc28"> 1556</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EPL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_EPL_SHIFT) &amp; MCAN_ILS_EPL_MASK)</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8a04a4f2e9bdbcf88b37055713198d04"> 1557</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EPL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_EPL_MASK) &gt;&gt; MCAN_ILS_EPL_SHIFT)</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160; </div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment"> * ELOL (RW)</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment"> * Error Logging Overflow Interrupt Line</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab7c3d648e5c82bc9c5e27b47d7488da3"> 1564</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ELOL_MASK (0x400000UL)</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a35731c23841119336452b9a1b487266c"> 1565</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ELOL_SHIFT (22U)</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afd94cf8f9134507366819b7dabf46093"> 1566</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ELOL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_ELOL_SHIFT) &amp; MCAN_ILS_ELOL_MASK)</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae434b4df30a4cd2eb7592042eb036553"> 1567</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ELOL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_ELOL_MASK) &gt;&gt; MCAN_ILS_ELOL_SHIFT)</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160; </div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment"> * BEUL (RW)</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment"> * Bit Error Uncorrected Interrupt Line</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a32ed3fe47449b4bd6af2668b39607f12"> 1574</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BEUL_MASK (0x200000UL)</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac4d41c51ee885a2595c8cfb78a573ee2"> 1575</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BEUL_SHIFT (21U)</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a10384e04817a1a1cf1e6b86f51a5717c"> 1576</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BEUL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_BEUL_SHIFT) &amp; MCAN_ILS_BEUL_MASK)</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad325be82297e718689bdc072b8986a84"> 1577</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BEUL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_BEUL_MASK) &gt;&gt; MCAN_ILS_BEUL_SHIFT)</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160; </div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"> * BECL (RW)</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment"> * Bit Error Corrected Interrupt Line</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac24f187bd78669ff3724eb97a8d8aed7"> 1584</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BECL_MASK (0x100000UL)</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1e97d2aeea78ec5fea2d70caad0512de"> 1585</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BECL_SHIFT (20U)</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac51845b86cf451fc7a0862e686ba33fd"> 1586</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BECL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_BECL_SHIFT) &amp; MCAN_ILS_BECL_MASK)</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa5e9349218c6696e3e979e469f93c66e"> 1587</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BECL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_BECL_MASK) &gt;&gt; MCAN_ILS_BECL_SHIFT)</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160; </div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment"> * DRXL (RW)</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment"> * Message stored to Dedicated Rx Buffer Interrupt Line</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7ed0e456a186a7ad530d3882c800f9ab"> 1594</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_DRXL_MASK (0x80000UL)</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab98055ab008dedfd7c239d293c6ebcc5"> 1595</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_DRXL_SHIFT (19U)</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4f9ba154c10ff0822a2f8d1aaf7c3733"> 1596</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_DRXL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_DRXL_SHIFT) &amp; MCAN_ILS_DRXL_MASK)</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad7010b2d311f36210930284ae292e3a3"> 1597</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_DRXL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_DRXL_MASK) &gt;&gt; MCAN_ILS_DRXL_SHIFT)</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160; </div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment"> * TOOL (RW)</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"> * Timeout Occurred Interrupt Line</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a55ea5b20def49f63af4c4c8dd2390277"> 1604</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TOOL_MASK (0x40000UL)</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adecb80d79af3222866df121be5eab247"> 1605</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TOOL_SHIFT (18U)</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad196f740ddc0718737bcb61bc331fa17"> 1606</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TOOL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TOOL_SHIFT) &amp; MCAN_ILS_TOOL_MASK)</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8a0d174802f6f62b58e8284f6142b470"> 1607</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TOOL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TOOL_MASK) &gt;&gt; MCAN_ILS_TOOL_SHIFT)</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160; </div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment"> * MRAFL (RW)</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment"> * Message RAM Access Failure Interrupt Line</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a44571222ed60a6b93ed8ace940276fc9"> 1614</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_MRAFL_MASK (0x20000UL)</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae91d3fe91364ea418f1c6a38b04584eb"> 1615</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_MRAFL_SHIFT (17U)</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a65e633e6fed95f9e9bb63f0e907189c6"> 1616</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_MRAFL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_MRAFL_SHIFT) &amp; MCAN_ILS_MRAFL_MASK)</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7883329e36bf0daa95cf39898697fc1f"> 1617</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_MRAFL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_MRAFL_MASK) &gt;&gt; MCAN_ILS_MRAFL_SHIFT)</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160; </div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"> * TSWL (RW)</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment"> * Timestamp Wraparound Interrupt Line</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afaf04803ad18fef88aa9d2fb0dae11a8"> 1624</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TSWL_MASK (0x10000UL)</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adbb19175bc95bc916dc9a80668bec989"> 1625</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TSWL_SHIFT (16U)</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adbfaf57728ea490c53a7ecfa43f584f3"> 1626</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TSWL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TSWL_SHIFT) &amp; MCAN_ILS_TSWL_MASK)</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7fb51ff62813efbec83d3b81e738f5f9"> 1627</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TSWL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TSWL_MASK) &gt;&gt; MCAN_ILS_TSWL_SHIFT)</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160; </div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment"> * TEFLL (RW)</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"> * Tx Event FIFO Event Lost Interrupt Line</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a83af89907749a5306e43428127f0b585"> 1634</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFLL_MASK (0x8000U)</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad401a5d9f1cef0fcc0c9abfcb3b53471"> 1635</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFLL_SHIFT (15U)</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aebb96a999262b3e49ab2013bdfa64580"> 1636</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFLL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TEFLL_SHIFT) &amp; MCAN_ILS_TEFLL_MASK)</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a423b0aa2b9eddfe0a3dc7befcab33139"> 1637</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFLL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TEFLL_MASK) &gt;&gt; MCAN_ILS_TEFLL_SHIFT)</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160; </div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment"> * TEFFL (RW)</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment"> * Tx Event FIFO Full Interrupt Line</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad1169f50781e4869aefdae92204cc6a6"> 1644</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFFL_MASK (0x4000U)</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3592cdd441d065224e1d8c0bf6c2a8f7"> 1645</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFFL_SHIFT (14U)</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3dbdcc91420261038b21746870486fe0"> 1646</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFFL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TEFFL_SHIFT) &amp; MCAN_ILS_TEFFL_MASK)</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9d94af76c371b9b1d580f8ffdb9083a0"> 1647</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFFL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TEFFL_MASK) &gt;&gt; MCAN_ILS_TEFFL_SHIFT)</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160; </div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment"> * TEFWL (RW)</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment"> * Tx Event FIFO Watermark Reached Interrupt Line</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abf613da8a139735a7c98fdcc896bce53"> 1654</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFWL_MASK (0x2000U)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a03c90bd79347b8a27307f8a171ee9af0"> 1655</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFWL_SHIFT (13U)</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1d4785f398937f55e56d506025149743"> 1656</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFWL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TEFWL_SHIFT) &amp; MCAN_ILS_TEFWL_MASK)</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a755854393352329fee74b1b226827e7a"> 1657</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFWL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TEFWL_MASK) &gt;&gt; MCAN_ILS_TEFWL_SHIFT)</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160; </div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment"> * TEFNL (RW)</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment"> * Tx Event FIFO New Entry Interrupt Line</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acd2f6bc4337433171981265a70e88e22"> 1664</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFNL_MASK (0x1000U)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac08ab7e2152fc454d8730cfaa364cf90"> 1665</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFNL_SHIFT (12U)</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af93c855577def53806848d45ebb3bb94"> 1666</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFNL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TEFNL_SHIFT) &amp; MCAN_ILS_TEFNL_MASK)</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7555b5ee1cda31343b6943266a9f6a03"> 1667</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFNL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TEFNL_MASK) &gt;&gt; MCAN_ILS_TEFNL_SHIFT)</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160; </div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment"> * TFEL (RW)</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment"> * Tx FIFO Empty Interrupt Line</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa27e14bbb35eb84d5dbe74b987a7f9f6"> 1674</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TFEL_MASK (0x800U)</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abb993ec755836640dfc14e992ff08195"> 1675</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TFEL_SHIFT (11U)</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a61092abedf9d059217c5a23a3789e79b"> 1676</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TFEL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TFEL_SHIFT) &amp; MCAN_ILS_TFEL_MASK)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac33eaba74150139d6d1873dca98673c6"> 1677</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TFEL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TFEL_MASK) &gt;&gt; MCAN_ILS_TFEL_SHIFT)</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160; </div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment"> * TCFL (RW)</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment"> * Transmission Cancellation Finished Interrupt Line</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3f59afbf0a5c41f66892e2185288e5b1"> 1684</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCFL_MASK (0x400U)</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a32b324c2d8b1d6dff7bc156dcd19c639"> 1685</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCFL_SHIFT (10U)</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaaf095c6fcbd742e3fe0d5c39d468ade"> 1686</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCFL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TCFL_SHIFT) &amp; MCAN_ILS_TCFL_MASK)</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae64a633ccbb78122afa9d1bb9c671f29"> 1687</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCFL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TCFL_MASK) &gt;&gt; MCAN_ILS_TCFL_SHIFT)</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160; </div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"> * TCL (RW)</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment"> * Transmission Completed Interrupt Line</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abb6a38e827f899bb4fab4e751e51df59"> 1694</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCL_MASK (0x200U)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af86bfa358299c5aa921c287a666c9393"> 1695</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCL_SHIFT (9U)</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa2f52141b05e6eb8a8f73279594989a5"> 1696</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_TCL_SHIFT) &amp; MCAN_ILS_TCL_MASK)</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad1382dfd4776c545de1a49c0e7c03fc2"> 1697</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_TCL_MASK) &gt;&gt; MCAN_ILS_TCL_SHIFT)</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160; </div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment"> * HPML (RW)</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment"> * High Priority Message Interrupt Line</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a06c700a045c74b0264164c0134f59ae8"> 1704</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_HPML_MASK (0x100U)</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aef885f79c68cc4d7860f3c6653a565f7"> 1705</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_HPML_SHIFT (8U)</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaf0306d312c36dde96207a88077a09b7"> 1706</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_HPML_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_HPML_SHIFT) &amp; MCAN_ILS_HPML_MASK)</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aaa49d8245b265247ead3082f3c865698"> 1707</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_HPML_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_HPML_MASK) &gt;&gt; MCAN_ILS_HPML_SHIFT)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160; </div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment"> * RF1LL (RW)</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment"> * Rx FIFO 1 Message Lost Interrupt Line</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4223511e700fb9c54243a53d51eb679d"> 1714</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1LL_MASK (0x80U)</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a47dca20bac504e203ed58694603a616e"> 1715</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1LL_SHIFT (7U)</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aff2a0bdb2bf6d3158b00aa5382d2b7f2"> 1716</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1LL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_RF1LL_SHIFT) &amp; MCAN_ILS_RF1LL_MASK)</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aacd7f0b979f582b4b890f84d4d9583a6"> 1717</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1LL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_RF1LL_MASK) &gt;&gt; MCAN_ILS_RF1LL_SHIFT)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160; </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"> * RF1FL (RW)</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment"> * Rx FIFO 1 Full Interrupt Line</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab938e31bd8bc2f9c57539b34bed465f3"> 1724</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1FL_MASK (0x40U)</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad41113329c11429b9a8e7c6bce883938"> 1725</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1FL_SHIFT (6U)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afe25ddf3d504d901913242709f6aa1ec"> 1726</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1FL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_RF1FL_SHIFT) &amp; MCAN_ILS_RF1FL_MASK)</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ace60766adb697434d566f31e48e70946"> 1727</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1FL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_RF1FL_MASK) &gt;&gt; MCAN_ILS_RF1FL_SHIFT)</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160; </div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment"> * RF1WL (RW)</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment"> * Rx FIFO 1 Watermark Reached Interrupt Line</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a845048ab7294ae45671cda0b0b9c0353"> 1734</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1WL_MASK (0x20U)</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a880b479fa23f58b8a204d9831bb72769"> 1735</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1WL_SHIFT (5U)</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a159ace22edcba8d0d50b732cb323cda7"> 1736</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1WL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_RF1WL_SHIFT) &amp; MCAN_ILS_RF1WL_MASK)</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a422a4afcc5ce64e7823052da5f0fee34"> 1737</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1WL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_RF1WL_MASK) &gt;&gt; MCAN_ILS_RF1WL_SHIFT)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160; </div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment"> * RF1NL (RW)</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment"> * Rx FIFO 1 New Message Interrupt Line</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4117a14a82f2d0c0592318aed02dc408"> 1744</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1NL_MASK (0x10U)</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa3f1b431dd7fd7e1f1a2a1f9ac2a1008"> 1745</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1NL_SHIFT (4U)</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afa1fad31a77458b81acb43825d9f44ef"> 1746</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1NL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_RF1NL_SHIFT) &amp; MCAN_ILS_RF1NL_MASK)</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aafaff05e7a5b6b8f951762afa960f792"> 1747</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1NL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_RF1NL_MASK) &gt;&gt; MCAN_ILS_RF1NL_SHIFT)</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160; </div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment"> * RF0LL (RW)</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment"> * Rx FIFO 0 Message Lost Interrupt Line</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a913fc64f6130e7b23b9fbd2878e8082d"> 1754</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0LL_MASK (0x8U)</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aae28bb59b83af20faf6f531e4864a4a3"> 1755</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0LL_SHIFT (3U)</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9727fe134b58ff8baabad02ecdf47105"> 1756</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0LL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_RF0LL_SHIFT) &amp; MCAN_ILS_RF0LL_MASK)</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a01a3ba43b49516e983f8541d12a48c69"> 1757</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0LL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_RF0LL_MASK) &gt;&gt; MCAN_ILS_RF0LL_SHIFT)</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160; </div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment"> * RF0FL (RW)</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment"> * Rx FIFO 0 Full Interrupt Line</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a48a0bab24858d66885baedb9a300016d"> 1764</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0FL_MASK (0x4U)</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0b274d1a095fd066dd5010513b0bb9ff"> 1765</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0FL_SHIFT (2U)</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae21d2e23a380f2d5613a3885251b1ab5"> 1766</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0FL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_RF0FL_SHIFT) &amp; MCAN_ILS_RF0FL_MASK)</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5ea68af457c93b13bd8598cf2c445343"> 1767</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0FL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_RF0FL_MASK) &gt;&gt; MCAN_ILS_RF0FL_SHIFT)</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160; </div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment"> * RF0WL (RW)</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment"> * Rx FIFO 0 Watermark Reached Interrupt Line</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0806d410f5f0f8aa8eac6d6f6d288733"> 1774</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0WL_MASK (0x2U)</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abbc6deb9b859d0beceb4824a175786b1"> 1775</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0WL_SHIFT (1U)</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0a770bc310a1370dc6262a77a8773ffb"> 1776</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0WL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_RF0WL_SHIFT) &amp; MCAN_ILS_RF0WL_MASK)</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4e68dd1152ac7a0fde69cc3464ac2d83"> 1777</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0WL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_RF0WL_MASK) &gt;&gt; MCAN_ILS_RF0WL_SHIFT)</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160; </div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment"> * RF0NL (RW)</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"> * Rx FIFO 0 New Message Interrupt Line</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa1b0c48de8cf38909df0199957c31863"> 1784</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0NL_MASK (0x1U)</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abbade33c271f5c141b630ff651a38ee0"> 1785</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0NL_SHIFT (0U)</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#accd5e9276e63622429b5c56a735ba5b6"> 1786</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0NL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILS_RF0NL_SHIFT) &amp; MCAN_ILS_RF0NL_MASK)</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aac13a4681218ef05aec65195b8ed2bba"> 1787</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0NL_GET(x) (((uint32_t)(x) &amp; MCAN_ILS_RF0NL_MASK) &gt;&gt; MCAN_ILS_RF0NL_SHIFT)</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160; </div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">/* Bitfield definition for register: ILE */</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment"> * EINT1 (RW)</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment"> * Enable Interrupt Line 1</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment"> * 0= Interrupt line m_can_int1 disabled</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment"> * 1= Interrupt line m_can_int1 enabled</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a33f2d1819e4a2f5f3d93825c5efc4102"> 1797</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT1_MASK (0x2U)</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1532c1a309c43d8d29a37005dcc28050"> 1798</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT1_SHIFT (1U)</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a16680160096e6212864fb19af928f546"> 1799</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT1_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILE_EINT1_SHIFT) &amp; MCAN_ILE_EINT1_MASK)</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1b64b4471b1f2eae3b5eb6f7da08f4cf"> 1800</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT1_GET(x) (((uint32_t)(x) &amp; MCAN_ILE_EINT1_MASK) &gt;&gt; MCAN_ILE_EINT1_SHIFT)</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160; </div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"> * EINT0 (RW)</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment"> * Enable Interrupt Line 0</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment"> * 0= Interrupt line m_can_int0 disabled</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment"> * 1= Interrupt line m_can_int0 enabled</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6b11a6a0c2caceabf6f61bf8a144a743"> 1809</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT0_MASK (0x1U)</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a695c5cf693b55954319f43fab1e3c936"> 1810</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT0_SHIFT (0U)</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a961c831558662eb8b7b973ac5e513112"> 1811</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT0_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_ILE_EINT0_SHIFT) &amp; MCAN_ILE_EINT0_MASK)</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acea0d12d2cfcbecfa40be4e7dff0aae7"> 1812</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT0_GET(x) (((uint32_t)(x) &amp; MCAN_ILE_EINT0_MASK) &gt;&gt; MCAN_ILE_EINT0_SHIFT)</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160; </div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">/* Bitfield definition for register: GFC */</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment"> * ANFS (RW)</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment"> * Accept Non-matching Frames Standard</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment"> * Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated.</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment"> * 00= Accept in Rx FIFO 0</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment"> * 01= Accept in Rx FIFO 1</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment"> * 10= Reject</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment"> * 11= Reject</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5821f08fb6e8847d9932ac728145e4d1"> 1825</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFS_MASK (0x30U)</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a85066cc625f519e252a7b55d12d0944e"> 1826</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFS_SHIFT (4U)</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0ed045c501bff2069f79962da4ae2aea"> 1827</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_GFC_ANFS_SHIFT) &amp; MCAN_GFC_ANFS_MASK)</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9d239c97c8f9e079fbbe6f9de66bbe17"> 1828</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFS_GET(x) (((uint32_t)(x) &amp; MCAN_GFC_ANFS_MASK) &gt;&gt; MCAN_GFC_ANFS_SHIFT)</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160; </div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment"> * ANFE (RW)</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment"> * Accept Non-matching Frames Extended</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment"> * Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated.</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment"> * 00= Accept in Rx FIFO 0</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment"> * 01= Accept in Rx FIFO 1</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"> * 10= Reject</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment"> * 11= Reject</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6b2f5b4c972954f237c458daa1b6656c"> 1840</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFE_MASK (0xCU)</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a58b1192ba25756b829b8f534c8102b92"> 1841</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFE_SHIFT (2U)</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac122955a011d0ef4cd8a58164e6a9bd1"> 1842</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_GFC_ANFE_SHIFT) &amp; MCAN_GFC_ANFE_MASK)</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aef0719a93d5d7cfad16790678cae3fbe"> 1843</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFE_GET(x) (((uint32_t)(x) &amp; MCAN_GFC_ANFE_MASK) &gt;&gt; MCAN_GFC_ANFE_SHIFT)</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment"> * RRFS (RW)</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment"> * Reject Remote Frames Standard</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment"> * 0= Filter remote frames with 11-bit standard IDs</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment"> * 1= Reject all remote frames with 11-bit standard IDs</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae7dcddfe5f2c31e9f38946e147b4f7da"> 1852</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFS_MASK (0x2U)</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aba3495959bcdda056036c2e055fdf9bf"> 1853</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFS_SHIFT (1U)</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a63f6081b59c3e8d6bb378bd5cdbc9043"> 1854</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_GFC_RRFS_SHIFT) &amp; MCAN_GFC_RRFS_MASK)</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0899475f3517007b41ee302fe1581ecc"> 1855</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFS_GET(x) (((uint32_t)(x) &amp; MCAN_GFC_RRFS_MASK) &gt;&gt; MCAN_GFC_RRFS_SHIFT)</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160; </div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"> * RRFE (RW)</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment"> * Reject Remote Frames Extended</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment"> * 0= Filter remote frames with 29-bit extended IDs</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment"> * 1= Reject all remote frames with 29-bit extended IDs</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aac58e661dc1db6ba503f937d81dbef04"> 1864</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFE_MASK (0x1U)</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab72b7d33f9a198f4b4339a23c54b9301"> 1865</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFE_SHIFT (0U)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3811114bde4efd48e3f3fffc7d7a16a3"> 1866</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_GFC_RRFE_SHIFT) &amp; MCAN_GFC_RRFE_MASK)</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af282c827f13bcb6d1662e7a95996a628"> 1867</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFE_GET(x) (((uint32_t)(x) &amp; MCAN_GFC_RRFE_MASK) &gt;&gt; MCAN_GFC_RRFE_SHIFT)</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160; </div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">/* Bitfield definition for register: SIDFC */</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment"> * LSS (RW)</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment"> * List Size Standard</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment"> * 0= No standard Message ID filter</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment"> * 1-128= Number of standard Message ID filter elements</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment"> * &gt;128= Values greater than 128 are interpreted as 128</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa38f8d4afd6f403e451921e965dc4f0d"> 1878</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_LSS_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a854dae31250f5b2cbc15db357a1d47cf"> 1879</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_LSS_SHIFT (16U)</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a068d0f1d7303c6bc77b43b4ebce1963f"> 1880</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_LSS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_SIDFC_LSS_SHIFT) &amp; MCAN_SIDFC_LSS_MASK)</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adb49c79f3c09153f5c2eef87420b174a"> 1881</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_LSS_GET(x) (((uint32_t)(x) &amp; MCAN_SIDFC_LSS_MASK) &gt;&gt; MCAN_SIDFC_LSS_SHIFT)</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160; </div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment"> * FLSSA (RW)</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment"> * Filter List Standard Start Address</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment"> * Start address of standard Message ID filter list (32-bit word address)</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa0f30f8570a3bcd306d5685b39356cdb"> 1889</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_FLSSA_MASK (0xFFFCU)</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af14c038405604155a74aa88882c59b60"> 1890</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_FLSSA_SHIFT (2U)</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab6325f00afa95dd1cf9a19ce39848ee0"> 1891</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_FLSSA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_SIDFC_FLSSA_SHIFT) &amp; MCAN_SIDFC_FLSSA_MASK)</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acc7e75d50e7f599228ccb6a010b2fd9d"> 1892</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_FLSSA_GET(x) (((uint32_t)(x) &amp; MCAN_SIDFC_FLSSA_MASK) &gt;&gt; MCAN_SIDFC_FLSSA_SHIFT)</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160; </div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/* Bitfield definition for register: XIDFC */</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment"> * LSE (RW)</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment"> * List Size Extended</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment"> * 0= No extended Message ID filter</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment"> * 1-64= Number of extended Message ID filter elements</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment"> * &gt;64= Values greater than 64 are interpreted as 64</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae3e6de773ead8e6603674825f2687638"> 1903</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_LSE_MASK (0x7F0000UL)</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4380cfb2a36044b9a97ce56d47f13e22"> 1904</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_LSE_SHIFT (16U)</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab06dd6d3e8c6529bb923baba50842fe6"> 1905</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_LSE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_XIDFC_LSE_SHIFT) &amp; MCAN_XIDFC_LSE_MASK)</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a06f6b242289a72928c18f7d89f5d4728"> 1906</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_LSE_GET(x) (((uint32_t)(x) &amp; MCAN_XIDFC_LSE_MASK) &gt;&gt; MCAN_XIDFC_LSE_SHIFT)</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160; </div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment"> * FLESA (RW)</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment"> * Filter List Extended Start Address</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"> * Start address of extended Message ID filter list (32-bit word address).</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6b68ae70112d40560a223b7d98c7d457"> 1914</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_FLESA_MASK (0xFFFCU)</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a71291771182a91c6f6e2cad670961889"> 1915</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_FLESA_SHIFT (2U)</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab7707127751b83c812b1c1db0bf5bd21"> 1916</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_FLESA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_XIDFC_FLESA_SHIFT) &amp; MCAN_XIDFC_FLESA_MASK)</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afec6f4f1e118bb64aca163d3277dc8c1"> 1917</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_FLESA_GET(x) (((uint32_t)(x) &amp; MCAN_XIDFC_FLESA_MASK) &gt;&gt; MCAN_XIDFC_FLESA_SHIFT)</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160; </div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">/* Bitfield definition for register: XIDAM */</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment"> * EIDM (RW)</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment"> * Extended ID Mask</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"> * For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame.</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment"> *  Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active.</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a61c82d10b42bdbe6441c36cd199d860d"> 1927</a></span>&#160;<span class="preprocessor">#define MCAN_XIDAM_EIDM_MASK (0x1FFFFFFFUL)</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a981ccbae25b277cff7b10c3536f079e3"> 1928</a></span>&#160;<span class="preprocessor">#define MCAN_XIDAM_EIDM_SHIFT (0U)</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adbf947b8e21cbbd159145e0c12ba5101"> 1929</a></span>&#160;<span class="preprocessor">#define MCAN_XIDAM_EIDM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_XIDAM_EIDM_SHIFT) &amp; MCAN_XIDAM_EIDM_MASK)</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac0e6008b74669e4b2c9f8b16b2577828"> 1930</a></span>&#160;<span class="preprocessor">#define MCAN_XIDAM_EIDM_GET(x) (((uint32_t)(x) &amp; MCAN_XIDAM_EIDM_MASK) &gt;&gt; MCAN_XIDAM_EIDM_SHIFT)</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160; </div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">/* Bitfield definition for register: HPMS */</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment"> * FLST (R)</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment"> * Filter List</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment"> * Indicates the filter list of the matching filter element.</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment"> * 0= Standard Filter List</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"> * 1= Extended Filter List</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1a95bf27a2e9b0552297ff0bbe6743e5"> 1941</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FLST_MASK (0x8000U)</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1df81cfe12e922d91d11158b68966c45"> 1942</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FLST_SHIFT (15U)</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afd73c514c1978cbd8be5b13b0db0f704"> 1943</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FLST_GET(x) (((uint32_t)(x) &amp; MCAN_HPMS_FLST_MASK) &gt;&gt; MCAN_HPMS_FLST_SHIFT)</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160; </div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment"> * FIDX (R)</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment"> * Filter Index</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment"> * Index of matching filter element. Range is 0 to SIDFC.LSS - 1 resp. XIDFC.LSE - 1.</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa13ed67bf52e473646993f9a7e0f842e"> 1951</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FIDX_MASK (0x7F00U)</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a69651a1c34df7318b499e9c5d1f046a1"> 1952</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FIDX_SHIFT (8U)</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3ea39c47524c5cd8269dc4d5135ad59d"> 1953</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FIDX_GET(x) (((uint32_t)(x) &amp; MCAN_HPMS_FIDX_MASK) &gt;&gt; MCAN_HPMS_FIDX_SHIFT)</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160; </div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment"> * MSI (R)</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment"> * Message Storage Indicator</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment"> * 00= No FIFO selected</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment"> * 01= FIFO message lost</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment"> * 10= Message stored in FIFO 0</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment"> * 11= Message stored in FIFO 1</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a43c106ec1ecdcba1e06ebb34df99be56"> 1964</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_MSI_MASK (0xC0U)</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae89884962f3c04b941089aad92f54251"> 1965</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_MSI_SHIFT (6U)</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5a789b8cf38c53b5786cfff2c5349bed"> 1966</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_MSI_GET(x) (((uint32_t)(x) &amp; MCAN_HPMS_MSI_MASK) &gt;&gt; MCAN_HPMS_MSI_SHIFT)</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160; </div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment"> * BIDX (R)</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment"> * Buffer Index</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment"> * Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = ‘1’.</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a42e7c221cf7d53f089040926238954e9"> 1974</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_BIDX_MASK (0x3FU)</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6a15eddb38bee442588c0c4ebf0fbbfc"> 1975</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_BIDX_SHIFT (0U)</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a99a122b94b50a3aa48c7ca827e6e3c2e"> 1976</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_BIDX_GET(x) (((uint32_t)(x) &amp; MCAN_HPMS_BIDX_MASK) &gt;&gt; MCAN_HPMS_BIDX_SHIFT)</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160; </div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">/* Bitfield definition for register: NDAT1 */</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment"> * ND1 (RW)</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment"> * New Data[31:0]</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment"> * The register holds the New Data flags of Rx Buffers 0 to 31. The flags are set when the respective Rx Buffer has been updated from a received frame.</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment"> * The flags remain set until the Host clears them.A flag is cleared by writing a ’1’ to the corresponding bit position. Writing a ’0’ has no effect. A hard reset will clear the register.</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment"> * 0= Rx Buffer not updated</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment"> * 1= Rx Buffer updated from new message</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0660adda168d7a085c5ef535805bcb00"> 1988</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af8c7ccd33e6b38ecf85fcc6aa399fb03"> 1989</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND1_SHIFT (0U)</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a63b43046478ffa9b84cdd63ff3d6b7e0"> 1990</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND1_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_NDAT1_ND1_SHIFT) &amp; MCAN_NDAT1_ND1_MASK)</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1606c888417d05dc128862a035aca694"> 1991</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND1_GET(x) (((uint32_t)(x) &amp; MCAN_NDAT1_ND1_MASK) &gt;&gt; MCAN_NDAT1_ND1_SHIFT)</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160; </div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">/* Bitfield definition for register: NDAT2 */</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment"> * ND2 (RW)</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment"> * New Data[63:32]</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment"> * The register holds the New Data flags of Rx Buffers 32 to 63. The flags are set when the respective Rx Buffer has been updated from a received frame.</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment"> * The flags remain set until the Host clears them. A flag is cleared by writing a ’1’ to the corresponding bit position. Writing a ’0’ has no effect. A hard reset will clear the register.</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment"> * 0= Rx Buffer not updated</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment"> * 1= Rx Buffer updated from new message</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad6f653417bba24a95bbd92c31344b278"> 2003</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a760f14f37650a9495fa4be7f93c5715f"> 2004</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND2_SHIFT (0U)</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa5efdb24c4d9f51b4433adff8365f383"> 2005</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND2_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_NDAT2_ND2_SHIFT) &amp; MCAN_NDAT2_ND2_MASK)</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a016e61687993012cf2799dd00ff7dd2d"> 2006</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND2_GET(x) (((uint32_t)(x) &amp; MCAN_NDAT2_ND2_MASK) &gt;&gt; MCAN_NDAT2_ND2_SHIFT)</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160; </div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment">/* Bitfield definition for register: RXF0C */</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment"> * F0OM (RW)</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment"> * FIFO 0 Operation Mode</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment"> * FIFO 0 can be operated in blocking or in overwrite mode (see Section 3.4.2).</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment"> * 0= FIFO 0 blocking mode</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment"> * 1= FIFO 0 overwrite mode</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa87706bd4a44b174b8014ae75ae9ec61"> 2017</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0OM_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a83f8913e5ff430ceb1eb42157ebefa4a"> 2018</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0OM_SHIFT (31U)</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9c1edce0ed48e18366614e3f1d3a3414"> 2019</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0OM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF0C_F0OM_SHIFT) &amp; MCAN_RXF0C_F0OM_MASK)</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aafe7fa948e15cf402466f3a9231349ff"> 2020</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0OM_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0C_F0OM_MASK) &gt;&gt; MCAN_RXF0C_F0OM_SHIFT)</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160; </div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment"> * F0WM (RW)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment"> * Rx FIFO 0 Watermark</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment"> * 0= Watermark interrupt disabled</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment"> * 1-64= Level for Rx FIFO 0 watermark interrupt (IR.RF0W)</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment"> * &gt;64= Watermark interrupt disabled</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aad1821c03a1259fe4dec3ba61faa3078"> 2030</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0WM_MASK (0x7F000000UL)</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5a7ef9f47a008ed1e38744f5324ecdf3"> 2031</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0WM_SHIFT (24U)</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa85c17239ca809289096fbe77a59d027"> 2032</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0WM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF0C_F0WM_SHIFT) &amp; MCAN_RXF0C_F0WM_MASK)</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aadd2a69c3fe63303a5cafc84bd9e60d8"> 2033</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0WM_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0C_F0WM_MASK) &gt;&gt; MCAN_RXF0C_F0WM_SHIFT)</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160; </div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment"> * F0S (RW)</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment"> * Rx FIFO 0 Size</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment"> * 0= No Rx FIFO 0</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment"> * 1-64= Number of Rx FIFO 0 elements</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment"> * &gt;64= Values greater than 64 are interpreted as 64</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment"> * The Rx FIFO 0 elements are indexed from 0 to F0S-1</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afd920fcbd1087f9b27e37596fcfdd2bc"> 2044</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0S_MASK (0x7F0000UL)</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a36a1581ea504c4dc1b4fc6e46e8af9b6"> 2045</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0S_SHIFT (16U)</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a105c55ae326e402592b726db0e2273e3"> 2046</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0S_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF0C_F0S_SHIFT) &amp; MCAN_RXF0C_F0S_MASK)</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7fb2f82b3ba3cae9996fc30e0d57102b"> 2047</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0S_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0C_F0S_MASK) &gt;&gt; MCAN_RXF0C_F0S_SHIFT)</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160; </div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment"> * F0SA (RW)</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment"> * Rx FIFO 0 Start Address</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment"> * Start address of Rx FIFO 0 in Message RAM (32-bit word address)</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3bebf3e2ef723938abb8cde14a6d2dab"> 2055</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0SA_MASK (0xFFFCU)</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a46ff33865afffe5369eabb1ed2573ad8"> 2056</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0SA_SHIFT (2U)</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1d8066dcc2828a4c576f9c31e9214226"> 2057</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0SA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF0C_F0SA_SHIFT) &amp; MCAN_RXF0C_F0SA_MASK)</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0483f9dd629efdd67efa1a762f26efec"> 2058</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0SA_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0C_F0SA_MASK) &gt;&gt; MCAN_RXF0C_F0SA_SHIFT)</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160; </div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">/* Bitfield definition for register: RXF0S */</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment"> * RF0L (R)</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment"> * Rx FIFO 0 Message Lost</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment"> * This bit is a copy of interrupt flag IR.RF0L. When IR.RF0L is reset, this bit is also reset.</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment"> * 0= No Rx FIFO 0 message lost</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"> * 1= Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment"> * Note: Overwriting the oldest message when RXF0C.F0OM = ‘1’ will not set this flag.</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a58113f495d53f51aaf335b5bfaa7d347"> 2070</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_RF0L_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad1ba5e9188a846d851fe8361f4961d39"> 2071</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_RF0L_SHIFT (25U)</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a546b5b4fc5b897cec162c4a3246447f7"> 2072</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_RF0L_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0S_RF0L_MASK) &gt;&gt; MCAN_RXF0S_RF0L_SHIFT)</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160; </div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment"> * F0F (R)</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment"> * Rx FIFO 0 Full</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment"> * 0= Rx FIFO 0 not full</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment"> * 1= Rx FIFO 0 full</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5a36b120eb75dd6f244ca471a225b9f4"> 2081</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0F_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab46ea7c23a18d7780a46363216683e18"> 2082</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0F_SHIFT (24U)</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1145181d325b378d33ccb4e128c5c89c"> 2083</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0F_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0S_F0F_MASK) &gt;&gt; MCAN_RXF0S_F0F_SHIFT)</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160; </div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment"> * F0PI (R)</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment"> * Rx FIFO 0 Put Index</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment"> * Rx FIFO 0 write index pointer, range 0 to 63.</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a70990116d1077e4accd18570b2cc60cd"> 2091</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0PI_MASK (0x3F0000UL)</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a40c7dfb434a9d3ef8d3b54dca731ef10"> 2092</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0PI_SHIFT (16U)</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aec33a96da5d5c67dbe297fbef8b20325"> 2093</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0PI_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0S_F0PI_MASK) &gt;&gt; MCAN_RXF0S_F0PI_SHIFT)</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160; </div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment"> * F0GI (R)</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment"> * Rx FIFO 0 Get Index</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment"> * Rx FIFO 0 read index pointer, range 0 to 63.</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a486283b1344ecf1aebed7586a92e082e"> 2101</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0GI_MASK (0x3F00U)</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a236590948fcccd885c8db529c04a17e9"> 2102</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0GI_SHIFT (8U)</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af02ad7cf7eaff2ba4444d7031bd8c4a0"> 2103</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0GI_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0S_F0GI_MASK) &gt;&gt; MCAN_RXF0S_F0GI_SHIFT)</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160; </div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment"> * F0FL (R)</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment"> * Rx FIFO 0 Fill Level</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment"> * Number of elements stored in Rx FIFO 0, range 0 to 64.</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acab590c161464670118e9603b15166f1"> 2111</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0FL_MASK (0x7FU)</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2505b990ff514133e1c70e3be92ffec1"> 2112</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0FL_SHIFT (0U)</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aafddeec1736c476df1305c2085c571b7"> 2113</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0FL_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0S_F0FL_MASK) &gt;&gt; MCAN_RXF0S_F0FL_SHIFT)</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160; </div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">/* Bitfield definition for register: RXF0A */</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment"> * F0AI (RW)</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment"> * Rx FIFO 0 Acknowledge Index</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment"> * After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI.</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment"> * This will set the Rx FIFO 0 Get Index RXF0S.F0GI to F0AI + 1 and update the FIFO 0 Fill Level RXF0S.F0FL.</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a40d4166f236324645a87e351c40dde18"> 2123</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0A_F0AI_MASK (0x3FU)</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4306753df7ee9e12670f07dc3709b2cb"> 2124</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0A_F0AI_SHIFT (0U)</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aebe5ae0bd9299a2c2db083acc8c1c50c"> 2125</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0A_F0AI_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF0A_F0AI_SHIFT) &amp; MCAN_RXF0A_F0AI_MASK)</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa6837991a26ab7024bb44cc1c9150f30"> 2126</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0A_F0AI_GET(x) (((uint32_t)(x) &amp; MCAN_RXF0A_F0AI_MASK) &gt;&gt; MCAN_RXF0A_F0AI_SHIFT)</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160; </div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">/* Bitfield definition for register: RXBC */</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment"> * RBSA (RW)</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment"> * Rx Buffer Start Address</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment"> * Configures the start address of the Rx Buffers section in the Message RAM (32-bit word address).Also used to reference debug messages A,B,C.</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac5d91c2e788ea096f632ff461ba3db68"> 2135</a></span>&#160;<span class="preprocessor">#define MCAN_RXBC_RBSA_MASK (0xFFFCU)</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abe5a2363b903d823f08c4d693277dda7"> 2136</a></span>&#160;<span class="preprocessor">#define MCAN_RXBC_RBSA_SHIFT (2U)</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aff6c2a3ef895efdd79eb2fe2b7eee8ee"> 2137</a></span>&#160;<span class="preprocessor">#define MCAN_RXBC_RBSA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXBC_RBSA_SHIFT) &amp; MCAN_RXBC_RBSA_MASK)</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa15dd8d80ddfd771abac3adc6a51e846"> 2138</a></span>&#160;<span class="preprocessor">#define MCAN_RXBC_RBSA_GET(x) (((uint32_t)(x) &amp; MCAN_RXBC_RBSA_MASK) &gt;&gt; MCAN_RXBC_RBSA_SHIFT)</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160; </div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">/* Bitfield definition for register: RXF1C */</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment"> * F1OM (RW)</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment"> * FIFO 1 Operation Mode</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment"> * FIFO 1 can be operated in blocking or in overwrite mode (see Section 3.4.2).</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment"> * 0= FIFO 1 blocking mode</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment"> * 1= FIFO 1 overwrite mode</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aef3549d1d8397707e92f48e38eaefc16"> 2149</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1OM_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a876d8624a2a14d23b138d7a38c7329bc"> 2150</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1OM_SHIFT (31U)</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad164c565f5cd32515010e6d302f5d73b"> 2151</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1OM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF1C_F1OM_SHIFT) &amp; MCAN_RXF1C_F1OM_MASK)</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a24fdc519f32fbedcc2ed2fdde2867ad1"> 2152</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1OM_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1C_F1OM_MASK) &gt;&gt; MCAN_RXF1C_F1OM_SHIFT)</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160; </div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment"> * F1WM (RW)</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment"> * Rx FIFO 1 Watermark</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment"> * 0= Watermark interrupt disabled</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment"> * 1-64= Level for Rx FIFO 1 watermark interrupt (IR.RF1W)</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment"> * &gt;64= Watermark interrupt disabled</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af23ca6e5b864a855b7d271da1a899ced"> 2162</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1WM_MASK (0x7F000000UL)</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad9a9173371898797288866433ca307ad"> 2163</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1WM_SHIFT (24U)</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8aea03823ef7f33aa8b0af53452e4a7c"> 2164</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1WM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF1C_F1WM_SHIFT) &amp; MCAN_RXF1C_F1WM_MASK)</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a576e0388a1f11364ad81f0a7eb1cd9aa"> 2165</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1WM_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1C_F1WM_MASK) &gt;&gt; MCAN_RXF1C_F1WM_SHIFT)</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160; </div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment"> * F1S (RW)</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment"> * Rx FIFO 1 Size</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment"> * 0= No Rx FIFO 1</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment"> * 1-64= Number of Rx FIFO 1 elements</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment"> * &gt;64= Values greater than 64 are interpreted as 64</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment"> * The Rx FIFO 1 elements are indexed from 0 to F1S - 1</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa45ba411849cb7a5e7dffff10fa07562"> 2176</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1S_MASK (0x7F0000UL)</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a448ef4705bd2445a752cf45a2f245640"> 2177</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1S_SHIFT (16U)</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a551c024795da124da77b85b6a040772f"> 2178</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1S_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF1C_F1S_SHIFT) &amp; MCAN_RXF1C_F1S_MASK)</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a38c8765ef2b27f92d38b30ef325f4fce"> 2179</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1S_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1C_F1S_MASK) &gt;&gt; MCAN_RXF1C_F1S_SHIFT)</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160; </div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment"> * F1SA (RW)</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment"> * Rx FIFO 1 Start Address</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment"> * Start address of Rx FIFO 1 in Message RAM (32-bit word address)</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3a21da7962d23ee53e70d784e559010f"> 2187</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1SA_MASK (0xFFFCU)</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6ef93f24dc35dcb78854c8a732b3314b"> 2188</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1SA_SHIFT (2U)</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad3cfb6c8c891ab0c2fe6e6146a36336b"> 2189</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1SA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF1C_F1SA_SHIFT) &amp; MCAN_RXF1C_F1SA_MASK)</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a039568422390882bb42e4d4370e42871"> 2190</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1SA_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1C_F1SA_MASK) &gt;&gt; MCAN_RXF1C_F1SA_SHIFT)</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160; </div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">/* Bitfield definition for register: RXF1S */</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment"> * DMS (R)</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment"> * Debug Message Status</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment"> * 00= Idle state, wait for reception of debug messages, DMA request is cleared</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment"> * 01= Debug message A received</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment"> * 10= Debug messages A, B received</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment"> * 11= Debug messages A, B, C received, DMA request is set</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae52e389e093aae97e41960c720553005"> 2202</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_DMS_MASK (0xC0000000UL)</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab3ba08fd71bc69a871f5f585418f1172"> 2203</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_DMS_SHIFT (30U)</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0e427bfa80a2e0cb46da71dc44cad4ba"> 2204</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_DMS_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1S_DMS_MASK) &gt;&gt; MCAN_RXF1S_DMS_SHIFT)</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160; </div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment"> * RF1L (R)</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment"> * Rx FIFO 1 Message Lost</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment"> * This bit is a copy of interrupt flag IR.RF1L. When IR.RF1L is reset, this bit is also reset.</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment"> * 0= No Rx FIFO 1 message lost</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment"> * 1= Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment"> * Note: Overwriting the oldest message when RXF1C.F1OM = ‘1’ will not set this flag.</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a87ca1ea97bc7275957a956a4997df617"> 2215</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_RF1L_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a658490e343507323d95083d796df457d"> 2216</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_RF1L_SHIFT (25U)</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0070acaabb39693ee90aec31278cc212"> 2217</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_RF1L_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1S_RF1L_MASK) &gt;&gt; MCAN_RXF1S_RF1L_SHIFT)</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160; </div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"> * F1F (R)</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment"> * Rx FIFO 1 Full</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment"> * 0= Rx FIFO 1 not full</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment"> * 1= Rx FIFO 1 full</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aff9f9893e0e3b25c1e8a32175a9bb920"> 2226</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1F_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a58aa21db026dc93e6d3fd3fccf6fa778"> 2227</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1F_SHIFT (24U)</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae961f513233ee1c6e7b80cf5547f2fb1"> 2228</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1F_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1S_F1F_MASK) &gt;&gt; MCAN_RXF1S_F1F_SHIFT)</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160; </div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment"> * F1PI (R)</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment"> * Rx FIFO 1 Put Index</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment"> * Rx FIFO 1 write index pointer, range 0 to 63.</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0013629705dd22f2d9d5c6f8f28299bf"> 2236</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1PI_MASK (0x3F0000UL)</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a732de3830de97f39bd73d4409094d2cd"> 2237</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1PI_SHIFT (16U)</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3a85b98f29beca303d5dac71f7194dac"> 2238</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1PI_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1S_F1PI_MASK) &gt;&gt; MCAN_RXF1S_F1PI_SHIFT)</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160; </div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment"> * F1GI (R)</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment"> * Rx FIFO 1 Get Index</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment"> * Rx FIFO 1 read index pointer, range 0 to 63.</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7918ce1076b4f500c1ce4f568b7d0da7"> 2246</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1GI_MASK (0x3F00U)</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae25169c0f6d037e76117a8e22c8bbb40"> 2247</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1GI_SHIFT (8U)</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adb5d7e67cd9990d7473f4236c50e3983"> 2248</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1GI_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1S_F1GI_MASK) &gt;&gt; MCAN_RXF1S_F1GI_SHIFT)</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160; </div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment"> * F1FL (R)</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment"> * Rx FIFO 1 Fill Level</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment"> * Number of elements stored in Rx FIFO 1, range 0 to 64.</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aee3175ce956ec194a4c72ad211ef9a13"> 2256</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1FL_MASK (0x7FU)</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a82965b5fd61c0f49bc857bdca39e1b6b"> 2257</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1FL_SHIFT (0U)</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8da1153a19835829525f1fbbd4071f25"> 2258</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1FL_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1S_F1FL_MASK) &gt;&gt; MCAN_RXF1S_F1FL_SHIFT)</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160; </div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">/* Bitfield definition for register: RXF1A */</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment"> * F1AI (RW)</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment"> * Rx FIFO 1 Acknowledge Index</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment"> * After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI.</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment"> * This will set the Rx FIFO 1 Get Index RXF1S.F1GI to F1AI + 1 and update the FIFO 1 Fill Level RXF1S.F1FL.</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab14a3947edf1b9c66fbef3adcb5c873e"> 2268</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1A_F1AI_MASK (0x3FU)</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa719696eb7e6b6c52fe80633230e3c85"> 2269</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1A_F1AI_SHIFT (0U)</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2f7a9008759920d34349813375b63107"> 2270</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1A_F1AI_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXF1A_F1AI_SHIFT) &amp; MCAN_RXF1A_F1AI_MASK)</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ada664331925f35be0306584d5fb88b6b"> 2271</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1A_F1AI_GET(x) (((uint32_t)(x) &amp; MCAN_RXF1A_F1AI_MASK) &gt;&gt; MCAN_RXF1A_F1AI_SHIFT)</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160; </div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">/* Bitfield definition for register: RXESC */</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment"> * RBDS (RW)</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment"> * Rx Buffer Data Field Size</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment"> * 000= 8 byte data field</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment"> * 001= 12 byte data field</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment"> * 010= 16 byte data field</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment"> * 011= 20 byte data field</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment"> * 100= 24 byte data field</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment"> * 101= 32 byte data field</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment"> * 110= 48 byte data field</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment"> * 111= 64 byte data field</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3ad0919f37603dba15f4b4a2199203da"> 2287</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_RBDS_MASK (0x700U)</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2fdc57fa30734a8793699d6858a81ee9"> 2288</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_RBDS_SHIFT (8U)</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a738e0c28623eb4399ce6ffcdc776248c"> 2289</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_RBDS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXESC_RBDS_SHIFT) &amp; MCAN_RXESC_RBDS_MASK)</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5e5379e33a4b58df1c8de245395c54ff"> 2290</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_RBDS_GET(x) (((uint32_t)(x) &amp; MCAN_RXESC_RBDS_MASK) &gt;&gt; MCAN_RXESC_RBDS_SHIFT)</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160; </div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment"> * F1DS (RW)</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment"> * Rx FIFO 1 Data Field Size</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment"> * 000= 8 byte data field</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment"> * 001= 12 byte data field</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"> * 010= 16 byte data field</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment"> * 011= 20 byte data field</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment"> * 100= 24 byte data field</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment"> * 101= 32 byte data field</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment"> * 110= 48 byte data field</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment"> * 111= 64 byte data field</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a642aacda3daa50a2310009e91f1567ee"> 2305</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F1DS_MASK (0x70U)</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abe6af84eea843e2b961ef3e691f43a6a"> 2306</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F1DS_SHIFT (4U)</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a40ab6fb841c173979a842f86c25e3d37"> 2307</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F1DS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXESC_F1DS_SHIFT) &amp; MCAN_RXESC_F1DS_MASK)</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4402b4ee898b91cb31be11d8e7d9cd5b"> 2308</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F1DS_GET(x) (((uint32_t)(x) &amp; MCAN_RXESC_F1DS_MASK) &gt;&gt; MCAN_RXESC_F1DS_SHIFT)</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160; </div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment"> * F0DS (RW)</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment"> * Rx FIFO 0 Data Field Size</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment"> * 000= 8 byte data field</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment"> * 001= 12 byte data field</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment"> * 010= 16 byte data field</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"> * 011= 20 byte data field</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment"> * 100= 24 byte data field</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment"> * 101= 32 byte data field</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment"> * 110= 48 byte data field</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment"> * 111= 64 byte data field</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment"> * Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO,</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment"> * only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame’s data field is ignored.</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a907b03ca63cbc227c48f40d675d0a454"> 2325</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F0DS_MASK (0x7U)</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6a238ca72fd74471940e5435807ea42c"> 2326</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F0DS_SHIFT (0U)</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a62f38baed58b4244465f1ff0811c042e"> 2327</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F0DS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_RXESC_F0DS_SHIFT) &amp; MCAN_RXESC_F0DS_MASK)</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa0b051d884d5efde104b4519c7392b3e"> 2328</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F0DS_GET(x) (((uint32_t)(x) &amp; MCAN_RXESC_F0DS_MASK) &gt;&gt; MCAN_RXESC_F0DS_SHIFT)</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160; </div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">/* Bitfield definition for register: TXBC */</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment"> * TFQM (RW)</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment"> * Tx FIFO/Queue Mode</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment"> * 0= Tx FIFO operation</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment"> * 1= Tx Queue operation</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae2b39266019d6b0f2244c6b756069837"> 2338</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQM_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a182b28ceec4387ce0866888e64bb8c69"> 2339</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQM_SHIFT (30U)</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0856a8433cb000e48f040be49bdf07c6"> 2340</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXBC_TFQM_SHIFT) &amp; MCAN_TXBC_TFQM_MASK)</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6328257f624ddbeb06122f856ce4e7bb"> 2341</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQM_GET(x) (((uint32_t)(x) &amp; MCAN_TXBC_TFQM_MASK) &gt;&gt; MCAN_TXBC_TFQM_SHIFT)</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160; </div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment"> * TFQS (RW)</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"> * Transmit FIFO/Queue Size</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment"> * 0= No Tx FIFO/Queue</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment"> * 1-32= Number of Tx Buffers used for Tx FIFO/Queue</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment"> * &gt;32= Values greater than 32 are interpreted as 32</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a56ac13126db4e7b05490f1bfec8bd0a7"> 2351</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQS_MASK (0x3F000000UL)</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9339edb8e693c3e89b342deca6966e0f"> 2352</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQS_SHIFT (24U)</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad127eb20e210c08a49dc767b861de1e3"> 2353</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXBC_TFQS_SHIFT) &amp; MCAN_TXBC_TFQS_MASK)</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6a6fa6c371d9d649c9a914c9a57728c2"> 2354</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQS_GET(x) (((uint32_t)(x) &amp; MCAN_TXBC_TFQS_MASK) &gt;&gt; MCAN_TXBC_TFQS_SHIFT)</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160; </div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment"> * NDTB (RW)</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment"> * Number of Dedicated Transmit Buffers</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment"> * 0= No Dedicated Tx Buffers</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment"> * 1-32= Number of Dedicated Tx Buffers</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment"> * &gt;32= Values greater than 32 are interpreted as 32</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab5908c65968e7c0c332ac6556630f81e"> 2364</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_NDTB_MASK (0x3F0000UL)</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a14edd91479970078ba7fc597ec27a17e"> 2365</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_NDTB_SHIFT (16U)</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab94eccb0d582dfc65f5b2c954605330d"> 2366</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_NDTB_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXBC_NDTB_SHIFT) &amp; MCAN_TXBC_NDTB_MASK)</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a43ea1768af854dedc4058fd00d8f1dd1"> 2367</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_NDTB_GET(x) (((uint32_t)(x) &amp; MCAN_TXBC_NDTB_MASK) &gt;&gt; MCAN_TXBC_NDTB_SHIFT)</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160; </div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment"> * TBSA (RW)</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment"> * Tx Buffers Start Address</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment"> * Start address of Tx Buffers section in Message RAM (32-bit word address, see Figure 2).</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment"> * Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers.</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8398155abcae18c3fb22b1b442325ee0"> 2376</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TBSA_MASK (0xFFFCU)</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad6271b89ab61088dcc93c238382586bf"> 2377</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TBSA_SHIFT (2U)</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa8b38ef3ca76f1da3cc43bbfd1347e00"> 2378</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TBSA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXBC_TBSA_SHIFT) &amp; MCAN_TXBC_TBSA_MASK)</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aedafabd678aabf4024da94119209f57b"> 2379</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TBSA_GET(x) (((uint32_t)(x) &amp; MCAN_TXBC_TBSA_MASK) &gt;&gt; MCAN_TXBC_TBSA_SHIFT)</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160; </div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">/* Bitfield definition for register: TXFQS */</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="comment"> * TFQF (R)</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment"> * Tx FIFO/Queue Full</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment"> * 0= Tx FIFO/Queue not full</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment"> * 1= Tx FIFO/Queue full</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa8edb040b129ab181d13b56f20d90692"> 2389</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQF_MASK (0x200000UL)</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad9bc4ff1c2b23c3615086af65c011131"> 2390</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQF_SHIFT (21U)</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aba7c4abf4b65fc8b0b2a04f3651bd287"> 2391</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQF_GET(x) (((uint32_t)(x) &amp; MCAN_TXFQS_TFQF_MASK) &gt;&gt; MCAN_TXFQS_TFQF_SHIFT)</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160; </div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment"> * TFQPI (R)</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment"> * Tx FIFO/Queue Put Index</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment"> * Tx FIFO/Queue write index pointer, range 0 to 31.</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae0e8aea4b854799a93c67f01ee3bad95"> 2399</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQPI_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2db47f7ca3e079e247b901a1bfb52e52"> 2400</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQPI_SHIFT (16U)</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a80b268cdd5669602aa7b9d0ac2970674"> 2401</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQPI_GET(x) (((uint32_t)(x) &amp; MCAN_TXFQS_TFQPI_MASK) &gt;&gt; MCAN_TXFQS_TFQPI_SHIFT)</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160; </div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment"> * TFGI (R)</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment"> * Tx FIFO Get Index</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment"> * Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment"> * (TXBC.TFQM = ‘1’).</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae9d6c52568136b6845ff318f5cba1f06"> 2410</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFGI_MASK (0x1F00U)</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae1e6c27e76bb8009a3cbf169a67c183d"> 2411</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFGI_SHIFT (8U)</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2dd454be4faeeaa2abe537e480a10bb9"> 2412</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFGI_GET(x) (((uint32_t)(x) &amp; MCAN_TXFQS_TFGI_MASK) &gt;&gt; MCAN_TXFQS_TFGI_SHIFT)</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160; </div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment"> * TFFL (R)</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment"> * Tx FIFO Free Level</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment"> * Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured (TXBC.TFQM = ‘1’)</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment"> * Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment"> * the first dedicated Tx Buffers.</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment"> * Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO.</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae843139831e92b714a7d847c4cacb5fd"> 2423</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFFL_MASK (0x3FU)</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7bb5cbc28f64e9d8d985d6a4f19a2959"> 2424</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFFL_SHIFT (0U)</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a83a20c9beae443e248fad05bc8b8e596"> 2425</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFFL_GET(x) (((uint32_t)(x) &amp; MCAN_TXFQS_TFFL_MASK) &gt;&gt; MCAN_TXFQS_TFFL_SHIFT)</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160; </div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">/* Bitfield definition for register: TXESC */</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment"> * TBDS (RW)</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment"> * Tx Buffer Data Field Size</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment"> * 000= 8 byte data field</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment"> * 001= 12 byte data field</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment"> * 010= 16 byte data field</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment"> * 011= 20 byte data field</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment"> * 100= 24 byte data field</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment"> * 101= 32 byte data field</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment"> * 110= 48 byte data field</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment"> * 111= 64 byte data field</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment"> * Note: In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size TXESC.TBDS, the bytes not defined by the Tx Buffer are transmitted as “0xCC” (padding bytes).</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7ed26f26a372c6e10d90ad2fa3ddc3c8"> 2442</a></span>&#160;<span class="preprocessor">#define MCAN_TXESC_TBDS_MASK (0x7U)</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2782d06eddc736cb11de74c06b5f677d"> 2443</a></span>&#160;<span class="preprocessor">#define MCAN_TXESC_TBDS_SHIFT (0U)</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0cca12e36a836a9fd2ea7378b304cd24"> 2444</a></span>&#160;<span class="preprocessor">#define MCAN_TXESC_TBDS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXESC_TBDS_SHIFT) &amp; MCAN_TXESC_TBDS_MASK)</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a269150f3ec08461e42c8c02258b87431"> 2445</a></span>&#160;<span class="preprocessor">#define MCAN_TXESC_TBDS_GET(x) (((uint32_t)(x) &amp; MCAN_TXESC_TBDS_MASK) &gt;&gt; MCAN_TXESC_TBDS_SHIFT)</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160; </div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">/* Bitfield definition for register: TXBRP */</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment"> * TRP (R)</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment"> * Transmission Request Pending</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment"> * Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via register TXBAR.The bits are reset after a requested transmission has completed or has been cancelled via register</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment"> * TXBCR.</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment"> * TXBRP bits are set only for those Tx Buffers configured via TXBC. After a TXBRP bit has been set, a Tx scan (see Section 3.5, Tx Handling) is started to check for the pending Tx request with the</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment"> * highest priority (Tx Buffer with lowest Message ID).</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment"> * A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested,</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment"> * this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset.</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment"> * After a cancellation has been requested, a finished cancellation is signalled via TXBCF</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment"> * ? after successful transmission together with the corresponding TXBTO bit</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment"> * ? when the transmission has not yet been started at the point of cancellation</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment"> * ? when the transmission has been aborted due to lost arbitration</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment"> * ? when an error occurred during frame transmission</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment"> * In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment"> * 0= No transmission request pending</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment"> * 1= Transmission request pending</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment"> * Note: TXBRP bits which are set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx Buffer, this Add Request is cancelled immediately, the corresponding TXBRP bit is reset.</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa37a86b5ebf99b4ece9c4bfb5a9b3670"> 2468</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a35254237a30ff362fdcdd2b8571bf44d"> 2469</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP_SHIFT (0U)</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ace4b516d54a711b43a26655b23ab50c2"> 2470</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP_GET(x) (((uint32_t)(x) &amp; MCAN_TXBRP_TRP_MASK) &gt;&gt; MCAN_TXBRP_TRP_SHIFT)</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160; </div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment">/* Bitfield definition for register: TXBAR */</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment"> * AR (RW)</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment"> * Add Request</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment"> * Each Tx Buffer has its own Add Request bit. Writing a ‘1’ will set the corresponding Add Request bit; writing a ‘0’ has no impact. This enables the Host to set transmission requests for multiple Tx</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment"> * Buffers with one write to TXBAR. TXBAR bits are set only for those Tx Buffers configured via TXBC.</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment"> * When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed.</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"> * 0= No transmission request added</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment"> * 1= Transmission requested added</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment"> * Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding TXBRP bit already set), this add request is ignored.</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a54e4ce94465324e24d896e6e326f97bb"> 2484</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0652b59efc53c779127f784919decd56"> 2485</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR_SHIFT (0U)</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a265271d6c27485dee1686b662c26df1d"> 2486</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXBAR_AR_SHIFT) &amp; MCAN_TXBAR_AR_MASK)</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9c1cfe99f4dcfdb225090e9e4bd924a6"> 2487</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR_GET(x) (((uint32_t)(x) &amp; MCAN_TXBAR_AR_MASK) &gt;&gt; MCAN_TXBAR_AR_SHIFT)</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160; </div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">/* Bitfield definition for register: TXBCR */</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment"> * CR (RW)</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment"> * Cancellation Request</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment"> * Each Tx Buffer has its own Cancellation Request bit. Writing a ‘1’ will set the corresponding Cancellation Request bit; writing a ‘0’ has no impact.</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment"> * This enables the Host to set cancellation requests for multiple Tx Buffers with one write to TXBCR. TXBCR bits are set only for those Tx Buffers configured via TXBC. The bits remain set until the corresponding bit of TXBRP is reset.</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment"> * 0= No cancellation pending</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment"> * 1= Cancellation pending</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2ee2c3607aba41d1726d8092e2129724"> 2499</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a45674a5b1372aa4889335563794b1555"> 2500</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR_SHIFT (0U)</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a51f7d5e8f8078ded9d0549365ce3fb3a"> 2501</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXBCR_CR_SHIFT) &amp; MCAN_TXBCR_CR_MASK)</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af276cc9feca22c915f3efd620e0b8ab4"> 2502</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR_GET(x) (((uint32_t)(x) &amp; MCAN_TXBCR_CR_MASK) &gt;&gt; MCAN_TXBCR_CR_SHIFT)</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160; </div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">/* Bitfield definition for register: TXBTO */</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment"> * TO (R)</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment"> * Transmission Occurred</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment"> * Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a ‘1’ to the corresponding bit of register TXBAR.</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment"> * 0= No transmission occurred</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment"> * 1= Transmission occurred</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1b8f76189cf5c7d3abf0d665e10df9ee"> 2513</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a11bf91a692170b4a65a63d555c0b7bb6"> 2514</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO_SHIFT (0U)</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8ab431df338e199c13fbde3202764444"> 2515</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO_GET(x) (((uint32_t)(x) &amp; MCAN_TXBTO_TO_MASK) &gt;&gt; MCAN_TXBTO_TO_SHIFT)</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160; </div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">/* Bitfield definition for register: TXBCF */</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment"> * CF (R)</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment"> * Cancellation Finished</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment"> * Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR.</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment"> * In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a ‘1’ to the corresponding bit of register TXBAR.</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment"> * 0= No transmit buffer cancellation</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment"> * 1= Transmit buffer cancellation finished</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2d74961d1a3513132c6f280dcdd0f168"> 2527</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1ad05f1f238f43f62b387267c2719989"> 2528</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF_SHIFT (0U)</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6ef6f9064ddebd98708999fb0a9e90f7"> 2529</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF_GET(x) (((uint32_t)(x) &amp; MCAN_TXBCF_CF_MASK) &gt;&gt; MCAN_TXBCF_CF_SHIFT)</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160; </div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">/* Bitfield definition for register: TXBTIE */</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment"> * TIE (RW)</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment"> * Transmission Interrupt Enable</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment"> * Each Tx Buffer has its own Transmission Interrupt Enable bit.</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment"> * 0= Transmission interrupt disabled</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment"> * 1= Transmission interrupt enable</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa47fa440a82f071df56f8da6c24bce9c"> 2540</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a61c3f23768f6a6eeaeaacab3e085073c"> 2541</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE_SHIFT (0U)</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa5a436b869226f3ea340adc67864e0ce"> 2542</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXBTIE_TIE_SHIFT) &amp; MCAN_TXBTIE_TIE_MASK)</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8342aaadcb84ff366ba5ee8a9eb587c7"> 2543</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE_GET(x) (((uint32_t)(x) &amp; MCAN_TXBTIE_TIE_MASK) &gt;&gt; MCAN_TXBTIE_TIE_SHIFT)</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160; </div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">/* Bitfield definition for register: TXBCIE */</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment"> * CFIE (RW)</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment"> * Cancellation Finished Interrupt Enable</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment"> * Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment"> * 0= Cancellation finished interrupt disabled</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment"> * 1= Cancellation finished interrupt enabled</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a555376326444a4dd99bcc6296a95aee0"> 2554</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad4eb0dfd6c0f81f308114b9a120ca11d"> 2555</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE_SHIFT (0U)</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2beb7ac362c971202cef9655def7895d"> 2556</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXBCIE_CFIE_SHIFT) &amp; MCAN_TXBCIE_CFIE_MASK)</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a83df7af02b708b1ccb1fa716f5702255"> 2557</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE_GET(x) (((uint32_t)(x) &amp; MCAN_TXBCIE_CFIE_MASK) &gt;&gt; MCAN_TXBCIE_CFIE_SHIFT)</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160; </div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment">/* Bitfield definition for register: TXEFC */</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"> * EFWM (RW)</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"> * Event FIFO Watermark</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"> * 0= Watermark interrupt disabled</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment"> * 1-32= Level for Tx Event FIFO watermark interrupt (IR.TEFW)</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment"> * &gt;32= Watermark interrupt disabled</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abf24606d5f79e29a3f0b912bd440459e"> 2568</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFWM_MASK (0x3F000000UL)</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa4c298abd2c399493cf5c815a0b66457"> 2569</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFWM_SHIFT (24U)</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4b0a6b9fdda22d42ca06c2c1cf68c5cb"> 2570</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFWM_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXEFC_EFWM_SHIFT) &amp; MCAN_TXEFC_EFWM_MASK)</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad28805088861238d9ef412b0214be2dd"> 2571</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFWM_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFC_EFWM_MASK) &gt;&gt; MCAN_TXEFC_EFWM_SHIFT)</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160; </div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment"> * EFS (RW)</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment"> * Event FIFO Size</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment"> * 0= Tx Event FIFO disabled</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment"> * 1-32= Number of Tx Event FIFO elements</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment"> * &gt;32= Values greater than 32 are interpreted as 32</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment"> * The Tx Event FIFO elements are indexed from 0 to EFS - 1</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0cd283bab46c1c0cca61c101970cee84"> 2582</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFS_MASK (0x3F0000UL)</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aebb31b6ac434a77d68d25c2668951edd"> 2583</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFS_SHIFT (16U)</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a556777e906b4dc474f597a96c73c6b48"> 2584</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXEFC_EFS_SHIFT) &amp; MCAN_TXEFC_EFS_MASK)</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a516a2699459490fd8f935f281ce1375e"> 2585</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFS_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFC_EFS_MASK) &gt;&gt; MCAN_TXEFC_EFS_SHIFT)</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160; </div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment"> * EFSA (RW)</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment"> * Event FIFO Start Address</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment"> * Start address of Tx Event FIFO in Message RAM (32-bit word address)</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac813838678031859d40736f990b55215"> 2593</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFSA_MASK (0xFFFCU)</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a28f4354fa5a4178d6601ea252b86c6a3"> 2594</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFSA_SHIFT (2U)</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a197b5f692daeffdfea6df45410e66c83"> 2595</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFSA_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXEFC_EFSA_SHIFT) &amp; MCAN_TXEFC_EFSA_MASK)</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a32192f655cdce5b3ca59c17142113556"> 2596</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFSA_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFC_EFSA_MASK) &gt;&gt; MCAN_TXEFC_EFSA_SHIFT)</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160; </div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment">/* Bitfield definition for register: TXEFS */</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment"> * TEFL (R)</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment"> * Tx Event FIFO Element Lost</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment"> * This bit is a copy of interrupt flag IR.TEFL. When IR.TEFL is reset, this bit is also reset.</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment"> * 0= No Tx Event FIFO element lost</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment"> * 1= Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero.</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0cb84fd2b853f42468d3e8ef62c98bba"> 2607</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_TEFL_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa7e2e3f58270d7d9a67f35d491399d66"> 2608</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_TEFL_SHIFT (25U)</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a45c633b1b33ca1799eea3d3d7fe16049"> 2609</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_TEFL_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFS_TEFL_MASK) &gt;&gt; MCAN_TXEFS_TEFL_SHIFT)</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160; </div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment"> * EFF (R)</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment"> * Event FIFO Full</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment"> * 0= Tx Event FIFO not full</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment"> * 1= Tx Event FIFO full</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a92caf0ada72b5957386d150165ee6f28"> 2618</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFF_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab0b78a35504c8052fc90105a67fc59e5"> 2619</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFF_SHIFT (24U)</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a73e1c773f8daf1c55a807f29e0cb3edf"> 2620</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFF_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFS_EFF_MASK) &gt;&gt; MCAN_TXEFS_EFF_SHIFT)</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160; </div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment"> * EFPI (R)</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment"> * Event FIFO Put Index</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment"> * Tx Event FIFO write index pointer, range 0 to 31.</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad38ddf55c0a583d28ed5548f5abe4f2b"> 2628</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFPI_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7e8ad271f22fb1ce41ec93c84942bb3b"> 2629</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFPI_SHIFT (16U)</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a573cd1a6b9b36611f981ffd30e2ec83b"> 2630</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFPI_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFS_EFPI_MASK) &gt;&gt; MCAN_TXEFS_EFPI_SHIFT)</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160; </div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment"> * EFGI (R)</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment"> * Event FIFO Get Index</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment"> * Tx Event FIFO read index pointer, range 0 to 31.</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a5f3a3c9e93b79f6ff61437fcac201fdb"> 2638</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFGI_MASK (0x1F00U)</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a901f4a37caf2605ee8e1e377ee828e02"> 2639</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFGI_SHIFT (8U)</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a84fd49c7013449c0060040cbf118121c"> 2640</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFGI_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFS_EFGI_MASK) &gt;&gt; MCAN_TXEFS_EFGI_SHIFT)</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160; </div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment"> * EFFL (R)</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment"> * Event FIFO Fill Level</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment"> * Number of elements stored in Tx Event FIFO, range 0 to 32.</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1c1f33ee432407ab5479f2e87aaefbaa"> 2648</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFFL_MASK (0x3FU)</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae7996868b5df0ab5eccd8ed50cae5d99"> 2649</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFFL_SHIFT (0U)</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9385abc0b6630e8e6defb83e7b432d0d"> 2650</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFFL_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFS_EFFL_MASK) &gt;&gt; MCAN_TXEFS_EFFL_SHIFT)</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160; </div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">/* Bitfield definition for register: TXEFA */</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment"> * EFAI (RW)</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment"> * Event FIFO Acknowledge Index</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment"> * After the Host has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to EFAI. This will set the Tx Event FIFO Get</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment"> * Index TXEFS.EFGI to EFAI + 1 and update the Event FIFO Fill Level TXEFS.EFFL.</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8a510d9c4f1b119afb94d8f5c1eef01b"> 2660</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFA_EFAI_MASK (0x1FU)</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab7c6bd42b1bd8e32525c33d8f3c28d2a"> 2661</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFA_EFAI_SHIFT (0U)</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7dc997dd8e3b909a342a456df5246935"> 2662</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFA_EFAI_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TXEFA_EFAI_SHIFT) &amp; MCAN_TXEFA_EFAI_MASK)</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af2d0d8f440d89dd5131d48af3eff7b31"> 2663</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFA_EFAI_GET(x) (((uint32_t)(x) &amp; MCAN_TXEFA_EFAI_MASK) &gt;&gt; MCAN_TXEFA_EFAI_SHIFT)</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160; </div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">/* Bitfield definition for register array: TS_SEL */</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment"> * TS (R)</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment"> * Timestamp Word TS</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment"> * default can save 16 timestamps with 32bit;</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment"> * if ts64_en is set, then work at 64bit mode, can save 8 timestamps with 01/23/45….</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af5a1d9dbd15456f67c1e7f8dbac8e2de"> 2673</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1ab930efe3bbdafb36b0aaf8ae7645e1"> 2674</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SHIFT (0U)</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ada7b9d4c7bd9bf0e3c81c01a631f3047"> 2675</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_GET(x) (((uint32_t)(x) &amp; MCAN_TS_SEL_TS_MASK) &gt;&gt; MCAN_TS_SEL_TS_SHIFT)</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160; </div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment">/* Bitfield definition for register: CREL */</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment"> * REL (R)</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment"> * Core Release</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment"> * One digit, BCD-coded</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2de4b9775f9e555c668bbeddd6b99101"> 2684</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_REL_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa1ae79ff86d8cfc7d51c3ddd26419981"> 2685</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_REL_SHIFT (28U)</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a938fd48298c4e087ca10dd9be359b4f7"> 2686</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_REL_GET(x) (((uint32_t)(x) &amp; MCAN_CREL_REL_MASK) &gt;&gt; MCAN_CREL_REL_SHIFT)</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160; </div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment"> * STEP (R)</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment"> * Step of Core Release</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment"> * One digit, BCD-coded.</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#acd78022af036e2ac9e8df712a526a149"> 2694</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_STEP_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a074f9ab6a7c41e4474563b6798d3f977"> 2695</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_STEP_SHIFT (24U)</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1025c11e4ee0c2cd3b303405e0eb109f"> 2696</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_STEP_GET(x) (((uint32_t)(x) &amp; MCAN_CREL_STEP_MASK) &gt;&gt; MCAN_CREL_STEP_SHIFT)</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160; </div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment"> * SUBSTEP (R)</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment"> * Sub-step of Core Release</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment"> * One digit, BCD-coded</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a60fe0f81ec15ff6e76c941b6e83c698b"> 2704</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_SUBSTEP_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a58cb817adb22236cf7ec6c76f68d1361"> 2705</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_SUBSTEP_SHIFT (20U)</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a43885cafffae728a3659d61be256119b"> 2706</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_SUBSTEP_GET(x) (((uint32_t)(x) &amp; MCAN_CREL_SUBSTEP_MASK) &gt;&gt; MCAN_CREL_SUBSTEP_SHIFT)</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160; </div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment"> * YEAR (R)</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment"> * Timestamp Year</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment"> * One digit, BCD-coded. This field is set by generic parameter on</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment"> * synthesis.</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a569c2813e39c018cabe9c9c8abdab32a"> 2715</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_YEAR_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac83509de0c4e7b04d9687f1fb610e1da"> 2716</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_YEAR_SHIFT (16U)</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab137aa43cc01c75e1000d9654088dc1a"> 2717</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_YEAR_GET(x) (((uint32_t)(x) &amp; MCAN_CREL_YEAR_MASK) &gt;&gt; MCAN_CREL_YEAR_SHIFT)</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160; </div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment"> * MON (R)</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment"> * Timestamp Month</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment"> * Two digits, BCD-coded. This field is set by generic parameter</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment"> * on synthesis.</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abdc305eb055c99fe8563eb1749265aec"> 2726</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_MON_MASK (0xFF00U)</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1cbb5ac8de945cd097f6efac9a9acf43"> 2727</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_MON_SHIFT (8U)</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad69bb94d55b522dd7802a5fd597091d6"> 2728</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_MON_GET(x) (((uint32_t)(x) &amp; MCAN_CREL_MON_MASK) &gt;&gt; MCAN_CREL_MON_SHIFT)</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160; </div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment"> * DAY (R)</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment"> * Timestamp Day</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment"> * Two digits, BCD-coded. This field is set by generic parameter</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment"> * on synthesis.</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a429c2e2f05eca784c57dccbb27a90d46"> 2737</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_DAY_MASK (0xFFU)</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a43dc728cb60f29407b428daa2f886a88"> 2738</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_DAY_SHIFT (0U)</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aed42065e85a4f7216c5029387dea5741"> 2739</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_DAY_GET(x) (((uint32_t)(x) &amp; MCAN_CREL_DAY_MASK) &gt;&gt; MCAN_CREL_DAY_SHIFT)</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160; </div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment">/* Bitfield definition for register: TSCFG */</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment"> * TBPRE (RW)</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment"> * Timebase Prescaler</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment"> * 0x00 to 0xFF</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment"> * The value by which the oscillator frequency is divided for</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment"> * generating the timebase counter clock. Valid values for the</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment"> * Timebase Prescaler are 0 to 255. The actual interpretation by</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment"> * the hardware of this value is such that one more than the value</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment"> * programmed here is used. Affects only the TSU internal</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment"> * timebase. When the internal timebase is excluded by synthesis,</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment"> * TBPRE[7:0] is fixed to 0x00, the Timestamp Prescaler is not</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment"> * used.</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#addcf70284b0124886675853c3862d952"> 2756</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TBPRE_MASK (0xFF00U)</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac2c86b4c800960ea3a22feff4f126f6c"> 2757</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TBPRE_SHIFT (8U)</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad3ccb61e9ee877daa13cf9d98bec9e99"> 2758</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TBPRE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TSCFG_TBPRE_SHIFT) &amp; MCAN_TSCFG_TBPRE_MASK)</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab29dc10ead86ed611a4f958ac2c2844e"> 2759</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TBPRE_GET(x) (((uint32_t)(x) &amp; MCAN_TSCFG_TBPRE_MASK) &gt;&gt; MCAN_TSCFG_TBPRE_SHIFT)</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160; </div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment"> * EN64 (RW)</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment"> * set to use 64bit timestamp.</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment"> * when enabled, tsu can save up to 8 different timestamps, TS(k) and TS(k+1) are used for one 64bit timestamp, k is 0~7.</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment"> * TSP can be used to select different one</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6cadd05059091e6e92321af663ffac8a"> 2768</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_EN64_MASK (0x8U)</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af10bc5916d6ea475d12a95ac4069329a"> 2769</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_EN64_SHIFT (3U)</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#af0fade9f5412d3c4ff98916b6dfcb7aa"> 2770</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_EN64_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TSCFG_EN64_SHIFT) &amp; MCAN_TSCFG_EN64_MASK)</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1fa9b47213b674a1433eab5ad763bf62"> 2771</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_EN64_GET(x) (((uint32_t)(x) &amp; MCAN_TSCFG_EN64_MASK) &gt;&gt; MCAN_TSCFG_EN64_SHIFT)</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160; </div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment"> * SCP (RW)</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment"> * Select Capturing Position</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment"> * 0: Capture Timestamp at EOF</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"> * 1: Capture Timestamp at SOF</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a34bfb5e597c1972237456d1c53aba187"> 2780</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_SCP_MASK (0x4U)</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a43ad6d3efcb53d098808c7852479e228"> 2781</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_SCP_SHIFT (2U)</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9e1b3da0a84d5518f92a33ab823afd31"> 2782</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_SCP_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TSCFG_SCP_SHIFT) &amp; MCAN_TSCFG_SCP_MASK)</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4c349bd45ab9b4b47761a0094534e8c0"> 2783</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_SCP_GET(x) (((uint32_t)(x) &amp; MCAN_TSCFG_SCP_MASK) &gt;&gt; MCAN_TSCFG_SCP_SHIFT)</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160; </div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment"> * TBCS (RW)</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment"> * Timebase Counter Select</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment"> * When the internal timebase is excluded by synthesis, TBCS is</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment"> * fixed to ‘1’.</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment"> * 0: Timestamp value captured from internal timebase counter,</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment"> *  ATB.TB[31:0] is the internal timbase counter</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment"> * 1: Timestamp value captured from input tsu_tbin[31:0],ATB.TB[31:0] is tsu_tbin[31:0]</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab81fbdc21480597a28f037e1939aebb5"> 2795</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TBCS_MASK (0x2U)</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a6b23d1b6696ecbced9e7ec7cbb80b71d"> 2796</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TBCS_SHIFT (1U)</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac9927f3ebb767107aef88959b1459f63"> 2797</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TBCS_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TSCFG_TBCS_SHIFT) &amp; MCAN_TSCFG_TBCS_MASK)</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a56a3afca60236fdb13f0bd5d9cd5e0e9"> 2798</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TBCS_GET(x) (((uint32_t)(x) &amp; MCAN_TSCFG_TBCS_MASK) &gt;&gt; MCAN_TSCFG_TBCS_SHIFT)</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160; </div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment"> * TSUE (RW)</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment"> * Timestamp Unit Enable</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment"> * 0: TSU disabled</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment"> * 1: TSU enabled</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0f699f9dcc1ff13596e465344939561b"> 2807</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TSUE_MASK (0x1U)</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad4bd5cd68ce0aaaa0221b63c783593e3"> 2808</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TSUE_SHIFT (0U)</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aee50ea7251294717326aeaac5775c4bc"> 2809</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TSUE_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_TSCFG_TSUE_SHIFT) &amp; MCAN_TSCFG_TSUE_MASK)</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac3b83989e0f400d9ff04a0fe3795182f"> 2810</a></span>&#160;<span class="preprocessor">#define MCAN_TSCFG_TSUE_GET(x) (((uint32_t)(x) &amp; MCAN_TSCFG_TSUE_MASK) &gt;&gt; MCAN_TSCFG_TSUE_SHIFT)</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160; </div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">/* Bitfield definition for register: TSS1 */</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment"> * TSL (R)</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment"> * Timestamp Lost</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment"> * Each Timestamp register (TS0-TS15) is assigned one bit. The bits are set when the timestamp stored in the related Timestamp register was overwritten before it was read.</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment"> * Reading a Timestamp register resets the related bit.</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a780f48db5cdd1ddbec7efd6133b848cc"> 2820</a></span>&#160;<span class="preprocessor">#define MCAN_TSS1_TSL_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa86652f657a5463009db140fe5cfa544"> 2821</a></span>&#160;<span class="preprocessor">#define MCAN_TSS1_TSL_SHIFT (16U)</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2e8c795d967baecedbc76d74427386b6"> 2822</a></span>&#160;<span class="preprocessor">#define MCAN_TSS1_TSL_GET(x) (((uint32_t)(x) &amp; MCAN_TSS1_TSL_MASK) &gt;&gt; MCAN_TSS1_TSL_SHIFT)</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160; </div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment"> * TSN (R)</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment"> * Timestamp New</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment"> * Each Timestamp register (TS0-TS15) is assigned one bit. The bits are set when a timestamp was stored in the related</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment"> * Timestamp register. Reading a Timestamp register resets the related bit.</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9e333a41254dd857088d9d6efd323bf9"> 2831</a></span>&#160;<span class="preprocessor">#define MCAN_TSS1_TSN_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac76817239974cab66bd6e27cc13cb860"> 2832</a></span>&#160;<span class="preprocessor">#define MCAN_TSS1_TSN_SHIFT (0U)</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4984351c1f073bde73e84acbcd048b90"> 2833</a></span>&#160;<span class="preprocessor">#define MCAN_TSS1_TSN_GET(x) (((uint32_t)(x) &amp; MCAN_TSS1_TSN_MASK) &gt;&gt; MCAN_TSS1_TSN_SHIFT)</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160; </div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment">/* Bitfield definition for register: TSS2 */</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment"> * TSP (R)</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment"> * Timestamp Pointer</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment"> * The Timestamp Pointer is incremented by one each time a timestamp is captured. From its maximum value (3, 7, or 15</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment"> * depending on number_ts_g), it is incremented to 0.</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment"> * Value also signalled on output m_can_tsp[3:0].</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9c0b9848bfcb57c6127dd49ec48f970c"> 2844</a></span>&#160;<span class="preprocessor">#define MCAN_TSS2_TSP_MASK (0xFU)</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a3014b7d0f226d6c6a1c9752d7e80ec94"> 2845</a></span>&#160;<span class="preprocessor">#define MCAN_TSS2_TSP_SHIFT (0U)</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adae57f71031b661cac9dfa39c02c7729"> 2846</a></span>&#160;<span class="preprocessor">#define MCAN_TSS2_TSP_GET(x) (((uint32_t)(x) &amp; MCAN_TSS2_TSP_MASK) &gt;&gt; MCAN_TSS2_TSP_SHIFT)</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160; </div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment">/* Bitfield definition for register: ATB */</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment"> * TB (RC)</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment"> * timebase for timestamp generation 31-0</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a62177bf72e4479226d930d9d3c09aa94"> 2854</a></span>&#160;<span class="preprocessor">#define MCAN_ATB_TB_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a24e5bde8da68e97431926c70d42c64df"> 2855</a></span>&#160;<span class="preprocessor">#define MCAN_ATB_TB_SHIFT (0U)</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac0c96abeba8d723c1d55551ab66c6e41"> 2856</a></span>&#160;<span class="preprocessor">#define MCAN_ATB_TB_GET(x) (((uint32_t)(x) &amp; MCAN_ATB_TB_MASK) &gt;&gt; MCAN_ATB_TB_SHIFT)</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160; </div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">/* Bitfield definition for register: ATBH */</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment"> * TBH (RC)</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment"> * timebase for timestamp generation 63-32</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a405a8763d4f1c09a1f777f973938c8a9"> 2864</a></span>&#160;<span class="preprocessor">#define MCAN_ATBH_TBH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a79cb59a4967605bee36860cdbc459fa8"> 2865</a></span>&#160;<span class="preprocessor">#define MCAN_ATBH_TBH_SHIFT (0U)</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a52de9185f3b60f619e3031f9f1851ad6"> 2866</a></span>&#160;<span class="preprocessor">#define MCAN_ATBH_TBH_GET(x) (((uint32_t)(x) &amp; MCAN_ATBH_TBH_MASK) &gt;&gt; MCAN_ATBH_TBH_SHIFT)</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160; </div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment">/* Bitfield definition for register: GLB_CTL */</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment"> * M_CAN_STBY (RW)</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment"> * m_can standby control</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9bffb97dac3ea59359cd2e13fd1b1bdb"> 2874</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_M_CAN_STBY_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae19d1c8133846187a6ebe434be3c281e"> 2875</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_M_CAN_STBY_SHIFT (31U)</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a074aa9bf5eff362736333e6e5c8b2553"> 2876</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_M_CAN_STBY_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_GLB_CTL_M_CAN_STBY_SHIFT) &amp; MCAN_GLB_CTL_M_CAN_STBY_MASK)</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9d1604c5387f337c0d9ad5d20b8dcbde"> 2877</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_M_CAN_STBY_GET(x) (((uint32_t)(x) &amp; MCAN_GLB_CTL_M_CAN_STBY_MASK) &gt;&gt; MCAN_GLB_CTL_M_CAN_STBY_SHIFT)</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160; </div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment"> * STBY_CLR_EN (RW)</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment"> * m_can standby clear control</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment"> * 0:controlled by software by standby bit[bit31]</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment"> * 1:auto clear standby by hardware when rx data is  0</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a68ee33621299d2b6e2bcd9e810bdcc65"> 2886</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_STBY_CLR_EN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2cde2d9b6e1e05ccc4a74635fbe409dd"> 2887</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_STBY_CLR_EN_SHIFT (30U)</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a1a6371630c1b18b7178a2720dd6f48ca"> 2888</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_STBY_CLR_EN_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_GLB_CTL_STBY_CLR_EN_SHIFT) &amp; MCAN_GLB_CTL_STBY_CLR_EN_MASK)</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#afe183d9cc6e5ee024e83fd4d9c95df1d"> 2889</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_STBY_CLR_EN_GET(x) (((uint32_t)(x) &amp; MCAN_GLB_CTL_STBY_CLR_EN_MASK) &gt;&gt; MCAN_GLB_CTL_STBY_CLR_EN_SHIFT)</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160; </div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment"> * STBY_POL (RW)</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment"> * standby polarity selection</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a97f5a6234413facd7123a1eae4bad6de"> 2896</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_STBY_POL_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ae2d1a9376a8d7f23cec5d13f4236ce08"> 2897</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_STBY_POL_SHIFT (29U)</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#add707dd04dff0ab2681060272abf4895"> 2898</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_STBY_POL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_GLB_CTL_STBY_POL_SHIFT) &amp; MCAN_GLB_CTL_STBY_POL_MASK)</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a2566153a74c5bf2ba375929df02d8849"> 2899</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_STBY_POL_GET(x) (((uint32_t)(x) &amp; MCAN_GLB_CTL_STBY_POL_MASK) &gt;&gt; MCAN_GLB_CTL_STBY_POL_SHIFT)</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160; </div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment"> * TSU_TBIN_SEL (RW)</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment"> * external timestamp select. each CAN block has 4 timestamp input, this register is used to select one of them as timestame if TSCFG.TBCS is set to 1</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#adeea6c9251cef80d650f0103c3727fd8"> 2906</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_TSU_TBIN_SEL_MASK (0x3U)</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a31c2e92ae206b8df510f08364dba4b2f"> 2907</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_TSU_TBIN_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ab2048c2e7889e05ce46e377b4f7f78c7"> 2908</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_TSU_TBIN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MCAN_GLB_CTL_TSU_TBIN_SEL_SHIFT) &amp; MCAN_GLB_CTL_TSU_TBIN_SEL_MASK)</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a02c024288524699731899957d36f7445"> 2909</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_CTL_TSU_TBIN_SEL_GET(x) (((uint32_t)(x) &amp; MCAN_GLB_CTL_TSU_TBIN_SEL_MASK) &gt;&gt; MCAN_GLB_CTL_TSU_TBIN_SEL_SHIFT)</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160; </div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">/* Bitfield definition for register: GLB_STATUS */</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment"> * M_CAN_INT1 (R)</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment"> * m_can interrupt status1</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a020935f1928744670405944ef31f05b1"> 2917</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_STATUS_M_CAN_INT1_MASK (0x8U)</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a48803acb492f894adcfa33ac01f1e01c"> 2918</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_STATUS_M_CAN_INT1_SHIFT (3U)</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a7b0e4d0b437732a9feb6317f8db8f3d3"> 2919</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_STATUS_M_CAN_INT1_GET(x) (((uint32_t)(x) &amp; MCAN_GLB_STATUS_M_CAN_INT1_MASK) &gt;&gt; MCAN_GLB_STATUS_M_CAN_INT1_SHIFT)</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160; </div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment"> * M_CAN_INT0 (R)</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment"> * m_can interrupt status0</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a05388c5a818bf190194e18a9a2530352"> 2926</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_STATUS_M_CAN_INT0_MASK (0x4U)</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac74a72d141c81e6cbd8c553140d11d80"> 2927</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_STATUS_M_CAN_INT0_SHIFT (2U)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a8e9cbedbde74990de51a927520bc8489"> 2928</a></span>&#160;<span class="preprocessor">#define MCAN_GLB_STATUS_M_CAN_INT0_GET(x) (((uint32_t)(x) &amp; MCAN_GLB_STATUS_M_CAN_INT0_MASK) &gt;&gt; MCAN_GLB_STATUS_M_CAN_INT0_SHIFT)</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160; </div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160; </div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160; </div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment">/* TS_SEL register group index macro definition */</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abd3658269b2a1c28c621b09c6b7ea1f6"> 2933</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL0 (0UL)</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0a4e8107aaeff9a1ff54d6f4e95b0b97"> 2934</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL1 (1UL)</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa60bb1ffb07cc04e8ed962b124d0cd70"> 2935</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL2 (2UL)</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a80e69e6867ebb6c401620ccfc4a2c206"> 2936</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL3 (3UL)</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a12d45bd373b6a4c1b3675728271fbd89"> 2937</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL4 (4UL)</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a0bfce64f954c493b9f08ba3e9a9bb289"> 2938</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL5 (5UL)</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a824154df695654a7277a3c4434da7a50"> 2939</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL6 (6UL)</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a492bc1e8e8ef6f6ade852e1f3ef62e6a"> 2940</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL7 (7UL)</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a77d5d0adf9f266e43587fa5b5758fed1"> 2941</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL8 (8UL)</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#aa256ae694f71ac111e92577885a113a3"> 2942</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL9 (9UL)</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ac7f3fe165675afd224b1b6be91f993da"> 2943</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL10 (10UL)</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a9ecfa5f23ac3adcf4ee155cab18a6666"> 2944</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL11 (11UL)</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad173035c48a04ddfe83c09705f463f13"> 2945</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL12 (12UL)</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#abe25b3606b86a125d75b23664b1c428c"> 2946</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL13 (13UL)</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#ad6d51b3414c79a7e9ca0953f4f369fb2"> 2947</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL14 (14UL)</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html#a4c108ea6db5cf0e833cf361138340e43"> 2948</a></span>&#160;<span class="preprocessor">#define MCAN_TS_SEL_TS_SEL15 (15UL)</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160; </div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160; </div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_MCAN_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructMCAN__Type_html"><div class="ttname"><a href="structMCAN__Type.html">MCAN_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_mcan_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__mcan__regs_8h.html">hpm_mcan_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
