
KalmanFilter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019a20  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000058b4  08019bf0  08019bf0  0001abf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f4a4  0801f4a4  000218dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801f4a4  0801f4a4  000204a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f4ac  0801f4ac  000218dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801f4ac  0801f4ac  000204ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801f4b4  0801f4b4  000204b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000008dc  20000000  0801f4b8  00021000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010a8  200008e0  0801fd94  000218e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001988  0801fd94  00021988  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000218dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000267b1  00000000  00000000  0002190c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b0c  00000000  00000000  000480bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ba0  00000000  00000000  0004dbd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000155d  00000000  00000000  0004f770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000275ef  00000000  00000000  00050ccd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022b9c  00000000  00000000  000782bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e05d5  00000000  00000000  0009ae58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017b42d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008870  00000000  00000000  0017b470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00183ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200008e0 	.word	0x200008e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08019bd8 	.word	0x08019bd8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200008e4 	.word	0x200008e4
 800020c:	08019bd8 	.word	0x08019bd8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <start_timer>:
#include <stdint.h>

static TIM_TypeDef* TIMx;
TIM_HandleTypeDef htimx;
static void start_timer(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	TIMx->CNT = 0;
 8000edc:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <start_timer+0x18>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start_IT(&htimx);
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <start_timer+0x1c>)
 8000ee6:	f011 f869 	bl	8011fbc <HAL_TIM_Base_Start_IT>

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200008fc 	.word	0x200008fc
 8000ef4:	20000900 	.word	0x20000900

08000ef8 <stop_timer>:

static void stop_timer(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htimx);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <stop_timer+0x10>)
 8000efe:	f011 f8cd 	bl	801209c <HAL_TIM_Base_Stop_IT>
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000900 	.word	0x20000900

08000f0c <internal_delay>:

static void internal_delay(uint16_t us)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b087      	sub	sp, #28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	80fb      	strh	r3, [r7, #6]
	const uint16_t start = TIMx->CNT;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <internal_delay+0x50>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1c:	81fb      	strh	r3, [r7, #14]

	uint32_t now, prev = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	do{
		now = TIMx->CNT;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <internal_delay+0x50>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f28:	617b      	str	r3, [r7, #20]

		/* handle rollover */
		if(now < prev)
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d204      	bcs.n	8000f3c <internal_delay+0x30>
			now = UINT16_MAX + now;
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f38:	33ff      	adds	r3, #255	@ 0xff
 8000f3a:	617b      	str	r3, [r7, #20]
		prev = now;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]

	}while((now - start) <= us);
 8000f40:	89fb      	ldrh	r3, [r7, #14]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	1ad2      	subs	r2, r2, r3
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d9ea      	bls.n	8000f22 <internal_delay+0x16>
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200008fc 	.word	0x200008fc

08000f60 <delay_init>:

int delay_init(unsigned tim_num)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

	TIMx = TIM4;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <delay_init+0x30>)
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f94 <delay_init+0x34>)
 8000f6c:	601a      	str	r2, [r3, #0]
	htimx = htim4;
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <delay_init+0x38>)
 8000f70:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <delay_init+0x3c>)
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	2348      	movs	r3, #72	@ 0x48
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f014 fd6b 	bl	8015a54 <memcpy>
	/* Timer configuration at 1MHz frequency */
	timer_configure_timebase(&htimx, 1000000);
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <delay_init+0x40>)
 8000f80:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <delay_init+0x38>)
 8000f82:	f002 fced 	bl	8003960 <timer_configure_timebase>

	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200008fc 	.word	0x200008fc
 8000f94:	40000800 	.word	0x40000800
 8000f98:	20000900 	.word	0x20000900
 8000f9c:	2000112c 	.word	0x2000112c
 8000fa0:	000f4240 	.word	0x000f4240

08000fa4 <delay_us>:

void delay_us(uint32_t us)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	uint32_t i;

	start_timer();
 8000fac:	f7ff ff94 	bl	8000ed8 <start_timer>

	/* in case the delay is up to UINT16_MAX */
	if(us >= UINT16_MAX) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d91f      	bls.n	8000ffa <delay_us+0x56>
		/* go to the loop as the internal_delay function only support uint16_t argument type */
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	e006      	b.n	8000fce <delay_us+0x2a>
			internal_delay(UINT16_MAX);
 8000fc0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000fc4:	f7ff ffa2 	bl	8000f0c <internal_delay>
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <delay_us+0x6c>)
 8000fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd6:	0bdb      	lsrs	r3, r3, #15
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d3f0      	bcc.n	8000fc0 <delay_us+0x1c>
		internal_delay(us % UINT16_MAX);
 8000fde:	6879      	ldr	r1, [r7, #4]
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <delay_us+0x6c>)
 8000fe2:	fba3 2301 	umull	r2, r3, r3, r1
 8000fe6:	0bda      	lsrs	r2, r3, #15
 8000fe8:	4613      	mov	r3, r2
 8000fea:	041b      	lsls	r3, r3, #16
 8000fec:	1a9b      	subs	r3, r3, r2
 8000fee:	1aca      	subs	r2, r1, r3
 8000ff0:	b293      	uxth	r3, r2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ff8a 	bl	8000f0c <internal_delay>
 8000ff8:	e004      	b.n	8001004 <delay_us+0x60>
	}
	else
		internal_delay(us);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff84 	bl	8000f0c <internal_delay>

	stop_timer();
 8001004:	f7ff ff78 	bl	8000ef8 <stop_timer>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	80008001 	.word	0x80008001

08001014 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	4b10      	ldr	r3, [pc, #64]	@ (8001060 <MX_DMA_Init+0x4c>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a0f      	ldr	r2, [pc, #60]	@ (8001060 <MX_DMA_Init+0x4c>)
 8001024:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b0d      	ldr	r3, [pc, #52]	@ (8001060 <MX_DMA_Init+0x4c>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	200b      	movs	r0, #11
 800103c:	f00e fda3 	bl	800fb86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001040:	200b      	movs	r0, #11
 8001042:	f00e fdbc 	bl	800fbbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2100      	movs	r1, #0
 800104a:	2010      	movs	r0, #16
 800104c:	f00e fd9b 	bl	800fb86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001050:	2010      	movs	r0, #16
 8001052:	f00e fdb4 	bl	800fbbe <HAL_NVIC_EnableIRQ>

}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40023800 	.word	0x40023800

08001064 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08a      	sub	sp, #40	@ 0x28
 8001068:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]
 8001076:	60da      	str	r2, [r3, #12]
 8001078:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	4b49      	ldr	r3, [pc, #292]	@ (80011a4 <MX_GPIO_Init+0x140>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a48      	ldr	r2, [pc, #288]	@ (80011a4 <MX_GPIO_Init+0x140>)
 8001084:	f043 0304 	orr.w	r3, r3, #4
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b46      	ldr	r3, [pc, #280]	@ (80011a4 <MX_GPIO_Init+0x140>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0304 	and.w	r3, r3, #4
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b42      	ldr	r3, [pc, #264]	@ (80011a4 <MX_GPIO_Init+0x140>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	4a41      	ldr	r2, [pc, #260]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a6:	4b3f      	ldr	r3, [pc, #252]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	4b3b      	ldr	r3, [pc, #236]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a3a      	ldr	r2, [pc, #232]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b38      	ldr	r3, [pc, #224]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	4b34      	ldr	r3, [pc, #208]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	4a33      	ldr	r2, [pc, #204]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010d8:	f043 0308 	orr.w	r3, r3, #8
 80010dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010de:	4b31      	ldr	r3, [pc, #196]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	f003 0308 	and.w	r3, r3, #8
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	603b      	str	r3, [r7, #0]
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	4a2c      	ldr	r2, [pc, #176]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010f4:	f043 0302 	orr.w	r3, r3, #2
 80010f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <MX_GPIO_Init+0x140>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	603b      	str	r3, [r7, #0]
 8001104:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	2120      	movs	r1, #32
 800110a:	4827      	ldr	r0, [pc, #156]	@ (80011a8 <MX_GPIO_Init+0x144>)
 800110c:	f00f fa98 	bl	8010640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	2104      	movs	r1, #4
 8001114:	4825      	ldr	r0, [pc, #148]	@ (80011ac <MX_GPIO_Init+0x148>)
 8001116:	f00f fa93 	bl	8010640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800111a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800111e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001120:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001124:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	4619      	mov	r1, r3
 8001130:	481f      	ldr	r0, [pc, #124]	@ (80011b0 <MX_GPIO_Init+0x14c>)
 8001132:	f00f f8f1 	bl	8010318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001136:	2320      	movs	r3, #32
 8001138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113a:	2301      	movs	r3, #1
 800113c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	4619      	mov	r1, r3
 800114c:	4816      	ldr	r0, [pc, #88]	@ (80011a8 <MX_GPIO_Init+0x144>)
 800114e:	f00f f8e3 	bl	8010318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACCEL_INT_Pin;
 8001152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001158:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACCEL_INT_GPIO_Port, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	480f      	ldr	r0, [pc, #60]	@ (80011a8 <MX_GPIO_Init+0x144>)
 800116a:	f00f f8d5 	bl	8010318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800116e:	2304      	movs	r3, #4
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	4809      	ldr	r0, [pc, #36]	@ (80011ac <MX_GPIO_Init+0x148>)
 8001186:	f00f f8c7 	bl	8010318 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2028      	movs	r0, #40	@ 0x28
 8001190:	f00e fcf9 	bl	800fb86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001194:	2028      	movs	r0, #40	@ 0x28
 8001196:	f00e fd12 	bl	800fbbe <HAL_NVIC_EnableIRQ>

}
 800119a:	bf00      	nop
 800119c:	3728      	adds	r7, #40	@ 0x28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	40020000 	.word	0x40020000
 80011ac:	40020c00 	.word	0x40020c00
 80011b0:	40020800 	.word	0x40020800

080011b4 <idd_io_hal_init_spi>:
uint8_t txbuf[SERBUFSIZE];
uint8_t rxbuf[SERBUFSIZE];
/* Host Serif object definition for SPI ***************************************/

static int idd_io_hal_init_spi(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
	//spi_master_init(SPI_NUM1, SPI_1562KHZ);
	return 0;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <idd_io_hal_read_reg_spi>:

static int idd_io_hal_read_reg_spi(uint8_t reg, uint8_t * rbuffer, uint32_t rlen)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
 80011d0:	73fb      	strb	r3, [r7, #15]
//	return spi_master_read_register(SPI_NUM1, reg, rlen, rbuffer);

    if (rlen >= SERBUFSIZE) {  // Check to avoid buffer overflow
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b1f      	cmp	r3, #31
 80011d6:	d902      	bls.n	80011de <idd_io_hal_read_reg_spi+0x1a>
        return -1; 
 80011d8:	f04f 33ff 	mov.w	r3, #4294967295
 80011dc:	e032      	b.n	8001244 <idd_io_hal_read_reg_spi+0x80>
    }

	reg = READ_BIT_MASK | reg;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011e4:	73fb      	strb	r3, [r7, #15]
	txbuf[0] = reg;
 80011e6:	4a19      	ldr	r2, [pc, #100]	@ (800124c <idd_io_hal_read_reg_spi+0x88>)
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	7013      	strb	r3, [r2, #0]
	memset(txbuf + 1, 0xFF, rlen);
 80011ec:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <idd_io_hal_read_reg_spi+0x8c>)
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	21ff      	movs	r1, #255	@ 0xff
 80011f2:	4618      	mov	r0, r3
 80011f4:	f014 fb94 	bl	8015920 <memset>

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2104      	movs	r1, #4
 80011fc:	4815      	ldr	r0, [pc, #84]	@ (8001254 <idd_io_hal_read_reg_spi+0x90>)
 80011fe:	f00f fa1f 	bl	8010640 <HAL_GPIO_WritePin>
	// HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
	// HAL_StatusTypeDef ret = HAL_SPI_Receive(&hspi3, rbuffer, rlen, 100);

//	HAL_StatusTypeDef ret = HAL_SPI_TransmitReceive(&hspi3, txbuf, rxbuf, rlen+1, 100);

	HAL_StatusTypeDef ret = HAL_SPI_TransmitReceive_DMA(&hspi3, txbuf, rxbuf, rlen+1);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	b29b      	uxth	r3, r3
 8001206:	3301      	adds	r3, #1
 8001208:	b29b      	uxth	r3, r3
 800120a:	4a13      	ldr	r2, [pc, #76]	@ (8001258 <idd_io_hal_read_reg_spi+0x94>)
 800120c:	490f      	ldr	r1, [pc, #60]	@ (800124c <idd_io_hal_read_reg_spi+0x88>)
 800120e:	4813      	ldr	r0, [pc, #76]	@ (800125c <idd_io_hal_read_reg_spi+0x98>)
 8001210:	f010 f9bc 	bl	801158c <HAL_SPI_TransmitReceive_DMA>
 8001214:	4603      	mov	r3, r0
 8001216:	75fb      	strb	r3, [r7, #23]

	// Poll for completion
	while(HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY) {
 8001218:	bf00      	nop
 800121a:	4810      	ldr	r0, [pc, #64]	@ (800125c <idd_io_hal_read_reg_spi+0x98>)
 800121c:	f010 fbe0 	bl	80119e0 <HAL_SPI_GetState>
 8001220:	4603      	mov	r3, r0
 8001222:	2b01      	cmp	r3, #1
 8001224:	d1f9      	bne.n	800121a <idd_io_hal_read_reg_spi+0x56>
	}

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2104      	movs	r1, #4
 800122a:	480a      	ldr	r0, [pc, #40]	@ (8001254 <idd_io_hal_read_reg_spi+0x90>)
 800122c:	f00f fa08 	bl	8010640 <HAL_GPIO_WritePin>
	if (ret == HAL_OK) {
 8001230:	7dfb      	ldrb	r3, [r7, #23]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d105      	bne.n	8001242 <idd_io_hal_read_reg_spi+0x7e>
        memcpy(rbuffer, rxbuf + 1, rlen);  // Copy the received data skipping the dummy byte
 8001236:	4b0a      	ldr	r3, [pc, #40]	@ (8001260 <idd_io_hal_read_reg_spi+0x9c>)
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	4619      	mov	r1, r3
 800123c:	68b8      	ldr	r0, [r7, #8]
 800123e:	f014 fc09 	bl	8015a54 <memcpy>
    }
	return ret;
 8001242:	7dfb      	ldrb	r3, [r7, #23]

}
 8001244:	4618      	mov	r0, r3
 8001246:	3718      	adds	r7, #24
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000948 	.word	0x20000948
 8001250:	20000949 	.word	0x20000949
 8001254:	40020c00 	.word	0x40020c00
 8001258:	20000968 	.word	0x20000968
 800125c:	20000fc8 	.word	0x20000fc8
 8001260:	20000969 	.word	0x20000969

08001264 <idd_io_hal_write_reg_spi>:

static int idd_io_hal_write_reg_spi(uint8_t reg, const uint8_t * wbuffer, uint32_t wlen)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
 8001270:	73fb      	strb	r3, [r7, #15]
	//return spi_master_write_register(SPI_NUM1, reg, wlen, wbuffer);
	txbuf[0] = reg;
 8001272:	4a15      	ldr	r2, [pc, #84]	@ (80012c8 <idd_io_hal_write_reg_spi+0x64>)
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	7013      	strb	r3, [r2, #0]
	memcpy(txbuf + 1, wbuffer, wlen);
 8001278:	4b14      	ldr	r3, [pc, #80]	@ (80012cc <idd_io_hal_write_reg_spi+0x68>)
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	68b9      	ldr	r1, [r7, #8]
 800127e:	4618      	mov	r0, r3
 8001280:	f014 fbe8 	bl	8015a54 <memcpy>

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	2104      	movs	r1, #4
 8001288:	4811      	ldr	r0, [pc, #68]	@ (80012d0 <idd_io_hal_write_reg_spi+0x6c>)
 800128a:	f00f f9d9 	bl	8010640 <HAL_GPIO_WritePin>
	// HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
	// HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi3, wbuffer, wlen, 100);

//	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi3, txbuf, wlen + 1, 100); // Transmit everything in one go

	HAL_StatusTypeDef ret = HAL_SPI_Transmit_DMA(&hspi3, txbuf, wlen + 1);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	b29b      	uxth	r3, r3
 8001292:	3301      	adds	r3, #1
 8001294:	b29b      	uxth	r3, r3
 8001296:	461a      	mov	r2, r3
 8001298:	490b      	ldr	r1, [pc, #44]	@ (80012c8 <idd_io_hal_write_reg_spi+0x64>)
 800129a:	480e      	ldr	r0, [pc, #56]	@ (80012d4 <idd_io_hal_write_reg_spi+0x70>)
 800129c:	f010 f8c4 	bl	8011428 <HAL_SPI_Transmit_DMA>
 80012a0:	4603      	mov	r3, r0
 80012a2:	75fb      	strb	r3, [r7, #23]

	// Poll for completion
	while(HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY) {
 80012a4:	bf00      	nop
 80012a6:	480b      	ldr	r0, [pc, #44]	@ (80012d4 <idd_io_hal_write_reg_spi+0x70>)
 80012a8:	f010 fb9a 	bl	80119e0 <HAL_SPI_GetState>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d1f9      	bne.n	80012a6 <idd_io_hal_write_reg_spi+0x42>
	}

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80012b2:	2201      	movs	r2, #1
 80012b4:	2104      	movs	r1, #4
 80012b6:	4806      	ldr	r0, [pc, #24]	@ (80012d0 <idd_io_hal_write_reg_spi+0x6c>)
 80012b8:	f00f f9c2 	bl	8010640 <HAL_GPIO_WritePin>

	return ret;
 80012bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000948 	.word	0x20000948
 80012cc:	20000949 	.word	0x20000949
 80012d0:	40020c00 	.word	0x40020c00
 80012d4:	20000fc8 	.word	0x20000fc8

080012d8 <idd_io_hal_get_serif_instance_spi>:
	1024*32, /* max transaction size */
	INV_HOST_SERIF_TYPE_SPI,
};

const inv_host_serif_t * idd_io_hal_get_serif_instance_spi(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
	return &serif_instance_spi;
 80012dc:	4b02      	ldr	r3, [pc, #8]	@ (80012e8 <idd_io_hal_get_serif_instance_spi+0x10>)
}
 80012de:	4618      	mov	r0, r3
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	0801b158 	.word	0x0801b158

080012ec <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI3) {
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a03      	ldr	r2, [pc, #12]	@ (8001308 <HAL_SPI_TxRxCpltCallback+0x1c>)
 80012fa:	4293      	cmp	r3, r2
        if (hspi->Instance == SPI3) {

        }
    }
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	40003c00 	.word	0x40003c00

0800130c <inv_host_serif_open>:
/******************************************************************************/

/** @brief Helper method to call open() method of a Serial Interface object
 */
static inline int inv_host_serif_open(const inv_host_serif_t * instance)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	assert(instance);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d105      	bne.n	8001326 <inv_host_serif_open+0x1a>
 800131a:	4b07      	ldr	r3, [pc, #28]	@ (8001338 <inv_host_serif_open+0x2c>)
 800131c:	4a07      	ldr	r2, [pc, #28]	@ (800133c <inv_host_serif_open+0x30>)
 800131e:	2184      	movs	r1, #132	@ 0x84
 8001320:	4807      	ldr	r0, [pc, #28]	@ (8001340 <inv_host_serif_open+0x34>)
 8001322:	f011 feb5 	bl	8013090 <__assert_func>

	return instance->open();
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4798      	blx	r3
 800132c:	4603      	mov	r3, r0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	08019bf0 	.word	0x08019bf0
 800133c:	0801e95c 	.word	0x0801e95c
 8001340:	08019bfc 	.word	0x08019bfc

08001344 <inv_device_whoami>:
 *  @param[out] whoami  WHO AM I value
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_whoami(const inv_device_t * dev, uint8_t * whoami)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d003      	beq.n	800135c <inv_device_whoami+0x18>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d105      	bne.n	8001368 <inv_device_whoami+0x24>
 800135c:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <inv_device_whoami+0x50>)
 800135e:	4a0e      	ldr	r2, [pc, #56]	@ (8001398 <inv_device_whoami+0x54>)
 8001360:	2173      	movs	r1, #115	@ 0x73
 8001362:	480e      	ldr	r0, [pc, #56]	@ (800139c <inv_device_whoami+0x58>)
 8001364:	f011 fe94 	bl	8013090 <__assert_func>

	if(dev->vt->whoami)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d009      	beq.n	8001386 <inv_device_whoami+0x42>
		return dev->vt->whoami(dev->instance, whoami);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	6812      	ldr	r2, [r2, #0]
 800137c:	6839      	ldr	r1, [r7, #0]
 800137e:	4610      	mov	r0, r2
 8001380:	4798      	blx	r3
 8001382:	4603      	mov	r3, r0
 8001384:	e001      	b.n	800138a <inv_device_whoami+0x46>

	return INV_ERROR_NIMPL;
 8001386:	f06f 0301 	mvn.w	r3, #1
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	08019c20 	.word	0x08019c20
 8001398:	0801e970 	.word	0x0801e970
 800139c:	08019c30 	.word	0x08019c30

080013a0 <inv_device_setup>:
 *  @return             0 on success
 *                      INV_ERROR_TIMEOUT if setup does not complete in time
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_setup(const inv_device_t * dev)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	assert(dev && dev->vt);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <inv_device_setup+0x16>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d105      	bne.n	80013c2 <inv_device_setup+0x22>
 80013b6:	4b0d      	ldr	r3, [pc, #52]	@ (80013ec <inv_device_setup+0x4c>)
 80013b8:	4a0d      	ldr	r2, [pc, #52]	@ (80013f0 <inv_device_setup+0x50>)
 80013ba:	219e      	movs	r1, #158	@ 0x9e
 80013bc:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <inv_device_setup+0x54>)
 80013be:	f011 fe67 	bl	8013090 <__assert_func>

	if(dev->vt->setup)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d008      	beq.n	80013de <inv_device_setup+0x3e>
		return dev->vt->setup(dev->instance);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	6812      	ldr	r2, [r2, #0]
 80013d6:	4610      	mov	r0, r2
 80013d8:	4798      	blx	r3
 80013da:	4603      	mov	r3, r0
 80013dc:	e001      	b.n	80013e2 <inv_device_setup+0x42>

	return INV_ERROR_NIMPL;
 80013de:	f06f 0301 	mvn.w	r3, #1
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	08019c20 	.word	0x08019c20
 80013f0:	0801e984 	.word	0x0801e984
 80013f4:	08019c30 	.word	0x08019c30

080013f8 <inv_device_ping_sensor>:
 *                      INV_ERROR_TIMEOUT if device does not respond in time
 *                      INV_ERROR if sensor is not supported by the device
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_ping_sensor(const inv_device_t * dev, int sensor)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <inv_device_ping_sensor+0x18>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d106      	bne.n	800141e <inv_device_ping_sensor+0x26>
 8001410:	4b0d      	ldr	r3, [pc, #52]	@ (8001448 <inv_device_ping_sensor+0x50>)
 8001412:	4a0e      	ldr	r2, [pc, #56]	@ (800144c <inv_device_ping_sensor+0x54>)
 8001414:	f240 1121 	movw	r1, #289	@ 0x121
 8001418:	480d      	ldr	r0, [pc, #52]	@ (8001450 <inv_device_ping_sensor+0x58>)
 800141a:	f011 fe39 	bl	8013090 <__assert_func>
	
	if(dev->vt->ping_sensor)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	6a1b      	ldr	r3, [r3, #32]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d009      	beq.n	800143c <inv_device_ping_sensor+0x44>
		return dev->vt->ping_sensor(dev->instance, sensor);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6812      	ldr	r2, [r2, #0]
 8001432:	6839      	ldr	r1, [r7, #0]
 8001434:	4610      	mov	r0, r2
 8001436:	4798      	blx	r3
 8001438:	4603      	mov	r3, r0
 800143a:	e001      	b.n	8001440 <inv_device_ping_sensor+0x48>

	return INV_ERROR_NIMPL;
 800143c:	f06f 0301 	mvn.w	r3, #1
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	08019c20 	.word	0x08019c20
 800144c:	0801e998 	.word	0x0801e998
 8001450:	08019c30 	.word	0x08019c30

08001454 <inv_device_start_sensor>:
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_start_sensor(const inv_device_t * dev, int sensor)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <inv_device_start_sensor+0x18>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d106      	bne.n	800147a <inv_device_start_sensor+0x26>
 800146c:	4b0d      	ldr	r3, [pc, #52]	@ (80014a4 <inv_device_start_sensor+0x50>)
 800146e:	4a0e      	ldr	r2, [pc, #56]	@ (80014a8 <inv_device_start_sensor+0x54>)
 8001470:	f240 1151 	movw	r1, #337	@ 0x151
 8001474:	480d      	ldr	r0, [pc, #52]	@ (80014ac <inv_device_start_sensor+0x58>)
 8001476:	f011 fe0b 	bl	8013090 <__assert_func>

	if(dev->vt->enable_sensor)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001480:	2b00      	cmp	r3, #0
 8001482:	d009      	beq.n	8001498 <inv_device_start_sensor+0x44>
		return dev->vt->enable_sensor(dev->instance, sensor, 1);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	6810      	ldr	r0, [r2, #0]
 800148e:	2201      	movs	r2, #1
 8001490:	6839      	ldr	r1, [r7, #0]
 8001492:	4798      	blx	r3
 8001494:	4603      	mov	r3, r0
 8001496:	e001      	b.n	800149c <inv_device_start_sensor+0x48>

	return INV_ERROR_NIMPL;
 8001498:	f06f 0301 	mvn.w	r3, #1
}
 800149c:	4618      	mov	r0, r3
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	08019c20 	.word	0x08019c20
 80014a8:	0801e9d0 	.word	0x0801e9d0
 80014ac:	08019c30 	.word	0x08019c30

080014b0 <inv_device_set_sensor_period_us>:
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_set_sensor_period_us(const inv_device_t * dev,
		int sensor, uint32_t period)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
	assert(dev && dev->vt);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <inv_device_set_sensor_period_us+0x1a>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d106      	bne.n	80014d8 <inv_device_set_sensor_period_us+0x28>
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <inv_device_set_sensor_period_us+0x54>)
 80014cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001508 <inv_device_set_sensor_period_us+0x58>)
 80014ce:	f240 117f 	movw	r1, #383	@ 0x17f
 80014d2:	480e      	ldr	r0, [pc, #56]	@ (800150c <inv_device_set_sensor_period_us+0x5c>)
 80014d4:	f011 fddc 	bl	8013090 <__assert_func>

	if(dev->vt->set_sensor_period_us)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d009      	beq.n	80014f6 <inv_device_set_sensor_period_us+0x46>
		return dev->vt->set_sensor_period_us(dev->instance, sensor, period);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014e8:	68fa      	ldr	r2, [r7, #12]
 80014ea:	6810      	ldr	r0, [r2, #0]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	68b9      	ldr	r1, [r7, #8]
 80014f0:	4798      	blx	r3
 80014f2:	4603      	mov	r3, r0
 80014f4:	e001      	b.n	80014fa <inv_device_set_sensor_period_us+0x4a>

	return INV_ERROR_NIMPL;
 80014f6:	f06f 0301 	mvn.w	r3, #1
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	08019c20 	.word	0x08019c20
 8001508:	0801e9b0 	.word	0x0801e9b0
 800150c:	08019c30 	.word	0x08019c30

08001510 <inv_device_icm20948_get_base>:
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size);

/** @brief Helper function to get handle to base object
 */
static inline inv_device_t * inv_device_icm20948_get_base(inv_device_icm20948_t * self)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	if(self)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <inv_device_icm20948_get_base+0x12>
		return &self->base;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	e000      	b.n	8001524 <inv_device_icm20948_get_base+0x14>

	return 0;
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <_write>:
int __io_putchar(int ch) {
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
    return ch;
}

int _write(int file, char *ptr, int len) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	b29a      	uxth	r2, r3
 8001540:	f04f 33ff 	mov.w	r3, #4294967295
 8001544:	68b9      	ldr	r1, [r7, #8]
 8001546:	4804      	ldr	r0, [pc, #16]	@ (8001558 <_write+0x28>)
 8001548:	f011 f9e6 	bl	8012918 <HAL_UART_Transmit>
    return len;
 800154c:	687b      	ldr	r3, [r7, #4]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20001174 	.word	0x20001174

0800155c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800155c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001560:	f5ad 5d38 	sub.w	sp, sp, #11776	@ 0x2e00
 8001564:	b08f      	sub	sp, #60	@ 0x3c
 8001566:	af14      	add	r7, sp, #80	@ 0x50

  /* USER CODE BEGIN 1 */
  int rc = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 800156e:	f102 020c 	add.w	r2, r2, #12
 8001572:	6013      	str	r3, [r2, #0]
  unsigned i = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 800157a:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800157e:	6013      	str	r3, [r2, #0]
  uint8_t whoami = 0xff;
 8001580:	23ff      	movs	r3, #255	@ 0xff
 8001582:	f507 5236 	add.w	r2, r7, #11648	@ 0x2d80
 8001586:	f102 0237 	add.w	r2, r2, #55	@ 0x37
 800158a:	7013      	strb	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800158c:	f00e f9ae 	bl	800f8ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001590:	f001 fa8a 	bl	8002aa8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001594:	f7ff fd66 	bl	8001064 <MX_GPIO_Init>
  MX_DMA_Init();
 8001598:	f7ff fd3c 	bl	8001014 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800159c:	f002 fa4e 	bl	8003a3c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80015a0:	f001 fec2 	bl	8003328 <MX_SPI3_Init>
  MX_TIM4_Init();
 80015a4:	f002 f94a 	bl	800383c <MX_TIM4_Init>
  MX_TIM2_Init();
 80015a8:	f002 f8fc 	bl	80037a4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Init(&huart2);
 80015ac:	489e      	ldr	r0, [pc, #632]	@ (8001828 <main+0x2cc>)
 80015ae:	f011 f963 	bl	8012878 <HAL_UART_Init>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80015b2:	2201      	movs	r2, #1
 80015b4:	2104      	movs	r1, #4
 80015b6:	489d      	ldr	r0, [pc, #628]	@ (800182c <main+0x2d0>)
 80015b8:	f00f f842 	bl	8010640 <HAL_GPIO_WritePin>
  delay_init(DELAY_TIMER);
 80015bc:	489c      	ldr	r0, [pc, #624]	@ (8001830 <main+0x2d4>)
 80015be:	f7ff fccf 	bl	8000f60 <delay_init>
  timer_configure_timebase(&htim2, 1000000);
 80015c2:	499c      	ldr	r1, [pc, #624]	@ (8001834 <main+0x2d8>)
 80015c4:	489c      	ldr	r0, [pc, #624]	@ (8001838 <main+0x2dc>)
 80015c6:	f002 f9cb 	bl	8003960 <timer_configure_timebase>
  HAL_TIM_Base_Start_IT(&htim2);
 80015ca:	489b      	ldr	r0, [pc, #620]	@ (8001838 <main+0x2dc>)
 80015cc:	f010 fcf6 	bl	8011fbc <HAL_TIM_Base_Start_IT>

  /*
  * Setup message facility to see internal traces from IDD
  */
  INV_MSG_SETUP(MSG_LEVEL, msg_printer);
 80015d0:	499a      	ldr	r1, [pc, #616]	@ (800183c <main+0x2e0>)
 80015d2:	2006      	movs	r0, #6
 80015d4:	f00e f942 	bl	800f85c <inv_msg_setup>

  /*
  * Welcome message
  */
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 80015d8:	4999      	ldr	r1, [pc, #612]	@ (8001840 <main+0x2e4>)
 80015da:	2003      	movs	r0, #3
 80015dc:	f00e f960 	bl	800f8a0 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "#          20948 example          #");
 80015e0:	4998      	ldr	r1, [pc, #608]	@ (8001844 <main+0x2e8>)
 80015e2:	2003      	movs	r0, #3
 80015e4:	f00e f95c 	bl	800f8a0 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 80015e8:	4995      	ldr	r1, [pc, #596]	@ (8001840 <main+0x2e4>)
 80015ea:	2003      	movs	r0, #3
 80015ec:	f00e f958 	bl	800f8a0 <inv_msg>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  rc += inv_host_serif_open(idd_io_hal_get_serif_instance_spi());
 80015f0:	f7ff fe72 	bl	80012d8 <idd_io_hal_get_serif_instance_spi>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff fe88 	bl	800130c <inv_host_serif_open>
 80015fc:	4602      	mov	r2, r0
 80015fe:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001602:	f103 030c 	add.w	r3, r3, #12
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4413      	add	r3, r2
 800160a:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 800160e:	f102 020c 	add.w	r2, r2, #12
 8001612:	6013      	str	r3, [r2, #0]
	 * - reference to serial interface object,
	 * - reference to listener that will catch sensor events,
	 * - a static buffer for the driver to use as a temporary buffer
	 * - various driver option
	 */
	inv_device_icm20948_init(&device_icm20948, idd_io_hal_get_serif_instance_spi(),
 8001614:	f7ff fe60 	bl	80012d8 <idd_io_hal_get_serif_instance_spi>
 8001618:	4601      	mov	r1, r0
 800161a:	f243 73d2 	movw	r3, #14290	@ 0x37d2
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	4b89      	ldr	r3, [pc, #548]	@ (8001848 <main+0x2ec>)
 8001622:	4a8a      	ldr	r2, [pc, #552]	@ (800184c <main+0x2f0>)
 8001624:	488a      	ldr	r0, [pc, #552]	@ (8001850 <main+0x2f4>)
 8001626:	f002 fbf1 	bl	8003e0c <inv_device_icm20948_init>
			&sensor_listener, dmp3_image, sizeof(dmp3_image));

  /*
	 * Simply get generic device handle from icm20948 Device
	 */
	device = inv_device_icm20948_get_base(&device_icm20948);
 800162a:	4889      	ldr	r0, [pc, #548]	@ (8001850 <main+0x2f4>)
 800162c:	f7ff ff70 	bl	8001510 <inv_device_icm20948_get_base>
 8001630:	4603      	mov	r3, r0
 8001632:	4a88      	ldr	r2, [pc, #544]	@ (8001854 <main+0x2f8>)
 8001634:	6013      	str	r3, [r2, #0]

	/*
	 * Just get the whoami
	 */
	rc = inv_device_whoami(device, &whoami);
 8001636:	4b87      	ldr	r3, [pc, #540]	@ (8001854 <main+0x2f8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f507 5236 	add.w	r2, r7, #11648	@ 0x2d80
 800163e:	f102 0237 	add.w	r2, r2, #55	@ 0x37
 8001642:	4611      	mov	r1, r2
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff fe7d 	bl	8001344 <inv_device_whoami>
 800164a:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800164e:	f103 030c 	add.w	r3, r3, #12
 8001652:	6018      	str	r0, [r3, #0]
	INV_MSG(INV_MSG_LEVEL_INFO, "ICM WHOAMI=%02x", whoami);
 8001654:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001658:	f103 0337 	add.w	r3, r3, #55	@ 0x37
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	461a      	mov	r2, r3
 8001660:	497d      	ldr	r1, [pc, #500]	@ (8001858 <main+0x2fc>)
 8001662:	2003      	movs	r0, #3
 8001664:	f00e f91c 	bl	800f8a0 <inv_msg>
	check_rc(rc);
 8001668:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800166c:	f103 030c 	add.w	r3, r3, #12
 8001670:	6818      	ldr	r0, [r3, #0]
 8001672:	f001 fce1 	bl	8003038 <check_rc>

	/*
	 * Check if WHOAMI value corresponds to any value from EXPECTED_WHOAMI array
	 */
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 8001676:	2300      	movs	r3, #0
 8001678:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 800167c:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e012      	b.n	80016aa <main+0x14e>
		if(whoami == EXPECTED_WHOAMI[i])
 8001684:	22ea      	movs	r2, #234	@ 0xea
 8001686:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800168a:	f103 0337 	add.w	r3, r3, #55	@ 0x37
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d012      	beq.n	80016ba <main+0x15e>
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 8001694:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001698:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 80016a4:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 80016a8:	6013      	str	r3, [r2, #0]
 80016aa:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80016ae:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0e5      	beq.n	8001684 <main+0x128>
 80016b8:	e000      	b.n	80016bc <main+0x160>
			break;
 80016ba:	bf00      	nop
	}

	if(i == sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0])) {
 80016bc:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80016c0:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d10d      	bne.n	80016e6 <main+0x18a>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Bad WHOAMI value. Got 0x%02x. Expected @EXPECTED_WHOAMI@.", whoami);
 80016ca:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80016ce:	f103 0337 	add.w	r3, r3, #55	@ 0x37
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	4961      	ldr	r1, [pc, #388]	@ (800185c <main+0x300>)
 80016d8:	2001      	movs	r0, #1
 80016da:	f00e f8e1 	bl	800f8a0 <inv_msg>
		check_rc(-1);
 80016de:	f04f 30ff 	mov.w	r0, #4294967295
 80016e2:	f001 fca9 	bl	8003038 <check_rc>
	}

	/*
	 * Configure and initialize the icm20948 device
	 */
	INV_MSG(INV_MSG_LEVEL_INFO, "Setting-up ICM device");
 80016e6:	495e      	ldr	r1, [pc, #376]	@ (8001860 <main+0x304>)
 80016e8:	2003      	movs	r0, #3
 80016ea:	f00e f8d9 	bl	800f8a0 <inv_msg>
	rc = inv_device_setup(device);
 80016ee:	4b59      	ldr	r3, [pc, #356]	@ (8001854 <main+0x2f8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fe54 	bl	80013a0 <inv_device_setup>
 80016f8:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80016fc:	f103 030c 	add.w	r3, r3, #12
 8001700:	6018      	str	r0, [r3, #0]
	check_rc(rc);
 8001702:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001706:	f103 030c 	add.w	r3, r3, #12
 800170a:	6818      	ldr	r0, [r3, #0]
 800170c:	f001 fc94 	bl	8003038 <check_rc>
	/*
		* Check sensor availibitlity
		* if rc value is 0, it means sensor is available,
		* if rc value is INV_ERROR or INV_ERROR_BAD_ARG, sensor is NA
		*/
	available_sensor_mask = 0;
 8001710:	f04f 0200 	mov.w	r2, #0
 8001714:	f04f 0300 	mov.w	r3, #0
 8001718:	f507 5137 	add.w	r1, r7, #11712	@ 0x2dc0
 800171c:	f101 0118 	add.w	r1, r1, #24
 8001720:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 8001724:	2300      	movs	r3, #0
 8001726:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 800172a:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800172e:	6013      	str	r3, [r2, #0]
 8001730:	e06c      	b.n	800180c <main+0x2b0>
		const int rc = inv_device_ping_sensor(device, sensor_list[i].type);
 8001732:	4b48      	ldr	r3, [pc, #288]	@ (8001854 <main+0x2f8>)
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	494b      	ldr	r1, [pc, #300]	@ (8001864 <main+0x308>)
 8001738:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800173c:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8001746:	4619      	mov	r1, r3
 8001748:	4610      	mov	r0, r2
 800174a:	f7ff fe55 	bl	80013f8 <inv_device_ping_sensor>
 800174e:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001752:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 8001756:	6018      	str	r0, [r3, #0]
		INV_MSG(INV_MSG_LEVEL_INFO, "Ping %s %s", inv_sensor_2str(sensor_list[i].type), (rc == 0) ? "OK" : "KO");
 8001758:	4a42      	ldr	r2, [pc, #264]	@ (8001864 <main+0x308>)
 800175a:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800175e:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001768:	4618      	mov	r0, r3
 800176a:	f003 f85f 	bl	800482c <inv_sensor_str>
 800176e:	4602      	mov	r2, r0
 8001770:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001774:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <main+0x226>
 800177e:	4b3a      	ldr	r3, [pc, #232]	@ (8001868 <main+0x30c>)
 8001780:	e000      	b.n	8001784 <main+0x228>
 8001782:	4b3a      	ldr	r3, [pc, #232]	@ (800186c <main+0x310>)
 8001784:	493a      	ldr	r1, [pc, #232]	@ (8001870 <main+0x314>)
 8001786:	2003      	movs	r0, #3
 8001788:	f00e f88a 	bl	800f8a0 <inv_msg>
		if(rc == 0) {
 800178c:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001790:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d12d      	bne.n	80017f6 <main+0x29a>
			available_sensor_mask |= (1ULL << sensor_list[i].type);
 800179a:	4a32      	ldr	r2, [pc, #200]	@ (8001864 <main+0x308>)
 800179c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80017a0:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f04f 0201 	mov.w	r2, #1
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	f1a0 0620 	sub.w	r6, r0, #32
 80017b8:	f1c0 0120 	rsb	r1, r0, #32
 80017bc:	fa03 f500 	lsl.w	r5, r3, r0
 80017c0:	fa02 f606 	lsl.w	r6, r2, r6
 80017c4:	4335      	orrs	r5, r6
 80017c6:	fa22 f101 	lsr.w	r1, r2, r1
 80017ca:	430d      	orrs	r5, r1
 80017cc:	fa02 f400 	lsl.w	r4, r2, r0
 80017d0:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80017d4:	f103 0318 	add.w	r3, r3, #24
 80017d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017dc:	ea42 0104 	orr.w	r1, r2, r4
 80017e0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80017e2:	432b      	orrs	r3, r5
 80017e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017e6:	f507 5137 	add.w	r1, r7, #11712	@ 0x2dc0
 80017ea:	f101 0118 	add.w	r1, r1, #24
 80017ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80017f2:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 80017f6:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80017fa:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	3301      	adds	r3, #1
 8001802:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001806:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001810:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d08b      	beq.n	8001732 <main+0x1d6>
	}

	/*
		* Start all available sensors from the sensor list
		*/
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 800181a:	2300      	movs	r3, #0
 800181c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001820:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	e0a5      	b.n	8001974 <main+0x418>
 8001828:	20001174 	.word	0x20001174
 800182c:	40020c00 	.word	0x40020c00
 8001830:	40000800 	.word	0x40000800
 8001834:	000f4240 	.word	0x000f4240
 8001838:	200010e4 	.word	0x200010e4
 800183c:	08003065 	.word	0x08003065
 8001840:	08019c54 	.word	0x08019c54
 8001844:	08019c78 	.word	0x08019c78
 8001848:	0801b180 	.word	0x0801b180
 800184c:	0801e954 	.word	0x0801e954
 8001850:	20000990 	.word	0x20000990
 8001854:	20000ec0 	.word	0x20000ec0
 8001858:	08019c9c 	.word	0x08019c9c
 800185c:	08019cac 	.word	0x08019cac
 8001860:	08019ce8 	.word	0x08019ce8
 8001864:	0801b178 	.word	0x0801b178
 8001868:	08019d00 	.word	0x08019d00
 800186c:	08019d04 	.word	0x08019d04
 8001870:	08019d08 	.word	0x08019d08
		if(available_sensor_mask & (1ULL << sensor_list[i].type)) {
 8001874:	4add      	ldr	r2, [pc, #884]	@ (8001bec <main+0x690>)
 8001876:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800187a:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001884:	4619      	mov	r1, r3
 8001886:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800188a:	f103 0318 	add.w	r3, r3, #24
 800188e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001892:	f1c1 0420 	rsb	r4, r1, #32
 8001896:	f1a1 0020 	sub.w	r0, r1, #32
 800189a:	fa22 f801 	lsr.w	r8, r2, r1
 800189e:	fa03 f404 	lsl.w	r4, r3, r4
 80018a2:	ea48 0804 	orr.w	r8, r8, r4
 80018a6:	fa23 f000 	lsr.w	r0, r3, r0
 80018aa:	ea48 0800 	orr.w	r8, r8, r0
 80018ae:	fa23 f901 	lsr.w	r9, r3, r1
 80018b2:	f008 0a01 	and.w	sl, r8, #1
 80018b6:	f04f 0b00 	mov.w	fp, #0
 80018ba:	ea5a 030b 	orrs.w	r3, sl, fp
 80018be:	d04e      	beq.n	800195e <main+0x402>
			INV_MSG(INV_MSG_LEVEL_INFO, "Starting %s @ %u us", inv_sensor_2str(sensor_list[i].type), sensor_list[i].period_us);
 80018c0:	4aca      	ldr	r2, [pc, #808]	@ (8001bec <main+0x690>)
 80018c2:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80018c6:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f002 ffab 	bl	800482c <inv_sensor_str>
 80018d6:	4602      	mov	r2, r0
 80018d8:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80018dc:	49c4      	ldr	r1, [pc, #784]	@ (8001bf0 <main+0x694>)
 80018de:	2003      	movs	r0, #3
 80018e0:	f00d ffde 	bl	800f8a0 <inv_msg>
			rc  = inv_device_set_sensor_period_us(device, sensor_list[i].type, sensor_list[i].period_us);
 80018e4:	4bc3      	ldr	r3, [pc, #780]	@ (8001bf4 <main+0x698>)
 80018e6:	6818      	ldr	r0, [r3, #0]
 80018e8:	4ac0      	ldr	r2, [pc, #768]	@ (8001bec <main+0x690>)
 80018ea:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80018ee:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80018f8:	4619      	mov	r1, r3
 80018fa:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80018fe:	461a      	mov	r2, r3
 8001900:	f7ff fdd6 	bl	80014b0 <inv_device_set_sensor_period_us>
 8001904:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001908:	f103 030c 	add.w	r3, r3, #12
 800190c:	6018      	str	r0, [r3, #0]
			check_rc(rc);
 800190e:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001912:	f103 030c 	add.w	r3, r3, #12
 8001916:	6818      	ldr	r0, [r3, #0]
 8001918:	f001 fb8e 	bl	8003038 <check_rc>
			rc += inv_device_start_sensor(device, sensor_list[i].type);
 800191c:	4bb5      	ldr	r3, [pc, #724]	@ (8001bf4 <main+0x698>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	49b2      	ldr	r1, [pc, #712]	@ (8001bec <main+0x690>)
 8001922:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001926:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8001930:	4619      	mov	r1, r3
 8001932:	4610      	mov	r0, r2
 8001934:	f7ff fd8e 	bl	8001454 <inv_device_start_sensor>
 8001938:	4602      	mov	r2, r0
 800193a:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800193e:	f103 030c 	add.w	r3, r3, #12
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4413      	add	r3, r2
 8001946:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 800194a:	f102 020c 	add.w	r2, r2, #12
 800194e:	6013      	str	r3, [r2, #0]
			check_rc(rc);
 8001950:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001954:	f103 030c 	add.w	r3, r3, #12
 8001958:	6818      	ldr	r0, [r3, #0]
 800195a:	f001 fb6d 	bl	8003038 <check_rc>
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 800195e:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001962:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	3301      	adds	r3, #1
 800196a:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 800196e:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 8001972:	6013      	str	r3, [r2, #0]
 8001974:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001978:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	f43f af78 	beq.w	8001874 <main+0x318>
	unsigned char test_data[6];
	unsigned char mask;
	unsigned char val;

	/*-------SLV I2C Regs-----------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV0_CTRL, 1, test_data);
 8001984:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001988:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 800198c:	2201      	movs	r2, #1
 800198e:	f240 1185 	movw	r1, #389	@ 0x185
 8001992:	4899      	ldr	r0, [pc, #612]	@ (8001bf8 <main+0x69c>)
 8001994:	f00d fd08 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV0_CTRL : %d", test_data[0]);
 8001998:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800199c:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	461a      	mov	r2, r3
 80019a4:	4995      	ldr	r1, [pc, #596]	@ (8001bfc <main+0x6a0>)
 80019a6:	2003      	movs	r0, #3
 80019a8:	f00d ff7a 	bl	800f8a0 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV1_CTRL, 1, test_data);
 80019ac:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80019b0:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80019b4:	2201      	movs	r2, #1
 80019b6:	f240 1189 	movw	r1, #393	@ 0x189
 80019ba:	488f      	ldr	r0, [pc, #572]	@ (8001bf8 <main+0x69c>)
 80019bc:	f00d fcf4 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV1_CTRL : %d", test_data[0]);
 80019c0:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80019c4:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	461a      	mov	r2, r3
 80019cc:	498c      	ldr	r1, [pc, #560]	@ (8001c00 <main+0x6a4>)
 80019ce:	2003      	movs	r0, #3
 80019d0:	f00d ff66 	bl	800f8a0 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV2_CTRL, 1, test_data);
 80019d4:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80019d8:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80019dc:	2201      	movs	r2, #1
 80019de:	f240 118d 	movw	r1, #397	@ 0x18d
 80019e2:	4885      	ldr	r0, [pc, #532]	@ (8001bf8 <main+0x69c>)
 80019e4:	f00d fce0 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV2_CTRL : %d", test_data[0]);
 80019e8:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80019ec:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	461a      	mov	r2, r3
 80019f4:	4983      	ldr	r1, [pc, #524]	@ (8001c04 <main+0x6a8>)
 80019f6:	2003      	movs	r0, #3
 80019f8:	f00d ff52 	bl	800f8a0 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV3_CTRL, 1, test_data);
 80019fc:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001a00:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001a04:	2201      	movs	r2, #1
 8001a06:	f240 1191 	movw	r1, #401	@ 0x191
 8001a0a:	487b      	ldr	r0, [pc, #492]	@ (8001bf8 <main+0x69c>)
 8001a0c:	f00d fccc 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV3_CTRL : %d", test_data[0]);
 8001a10:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001a14:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	497a      	ldr	r1, [pc, #488]	@ (8001c08 <main+0x6ac>)
 8001a1e:	2003      	movs	r0, #3
 8001a20:	f00d ff3e 	bl	800f8a0 <inv_msg>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV0_ADDR, 1, test_data);
 8001a24:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001a28:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f240 1183 	movw	r1, #387	@ 0x183
 8001a32:	4871      	ldr	r0, [pc, #452]	@ (8001bf8 <main+0x69c>)
 8001a34:	f00d fcb8 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV0_ADDR : %d", test_data[0]);
 8001a38:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001a3c:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	461a      	mov	r2, r3
 8001a44:	4971      	ldr	r1, [pc, #452]	@ (8001c0c <main+0x6b0>)
 8001a46:	2003      	movs	r0, #3
 8001a48:	f00d ff2a 	bl	800f8a0 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV1_ADDR, 1, test_data);
 8001a4c:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001a50:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001a54:	2201      	movs	r2, #1
 8001a56:	f240 1187 	movw	r1, #391	@ 0x187
 8001a5a:	4867      	ldr	r0, [pc, #412]	@ (8001bf8 <main+0x69c>)
 8001a5c:	f00d fca4 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV1_ADDR : %d", test_data[0]);
 8001a60:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001a64:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4968      	ldr	r1, [pc, #416]	@ (8001c10 <main+0x6b4>)
 8001a6e:	2003      	movs	r0, #3
 8001a70:	f00d ff16 	bl	800f8a0 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV2_ADDR, 1, test_data);
 8001a74:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001a78:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f240 118b 	movw	r1, #395	@ 0x18b
 8001a82:	485d      	ldr	r0, [pc, #372]	@ (8001bf8 <main+0x69c>)
 8001a84:	f00d fc90 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV2_ADDR : %d", test_data[0]);
 8001a88:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001a8c:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	461a      	mov	r2, r3
 8001a94:	495f      	ldr	r1, [pc, #380]	@ (8001c14 <main+0x6b8>)
 8001a96:	2003      	movs	r0, #3
 8001a98:	f00d ff02 	bl	800f8a0 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV3_ADDR, 1, test_data);
 8001a9c:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001aa0:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f240 118f 	movw	r1, #399	@ 0x18f
 8001aaa:	4853      	ldr	r0, [pc, #332]	@ (8001bf8 <main+0x69c>)
 8001aac:	f00d fc7c 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV3_ADDR : %d", test_data[0]);
 8001ab0:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001ab4:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	461a      	mov	r2, r3
 8001abc:	4956      	ldr	r1, [pc, #344]	@ (8001c18 <main+0x6bc>)
 8001abe:	2003      	movs	r0, #3
 8001ac0:	f00d feee 	bl	800f8a0 <inv_msg>


	/*-------------------*/
	// Disable DMP INT
	mask = 0b10001111;
 8001ac4:	238f      	movs	r3, #143	@ 0x8f
 8001ac6:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001aca:	f102 020b 	add.w	r2, r2, #11
 8001ace:	7013      	strb	r3, [r2, #0]
	val = 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001ad6:	f102 020a 	add.w	r2, r2, #10
 8001ada:	7013      	strb	r3, [r2, #0]
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE, mask, val);
 8001adc:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001ae0:	f103 030a 	add.w	r3, r3, #10
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001aea:	f102 020b 	add.w	r2, r2, #11
 8001aee:	7812      	ldrb	r2, [r2, #0]
 8001af0:	2110      	movs	r1, #16
 8001af2:	4841      	ldr	r0, [pc, #260]	@ (8001bf8 <main+0x69c>)
 8001af4:	f001 fbc2 	bl	800327c <modify_register>
	/*-------------------*/
	// Enable Raw Data INT
	mask = 0b1;
 8001af8:	2301      	movs	r3, #1
 8001afa:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001afe:	f102 020b 	add.w	r2, r2, #11
 8001b02:	7013      	strb	r3, [r2, #0]
	val = 0b1;
 8001b04:	2301      	movs	r3, #1
 8001b06:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001b0a:	f102 020a 	add.w	r2, r2, #10
 8001b0e:	7013      	strb	r3, [r2, #0]
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE_1, mask, val);
 8001b10:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001b14:	f103 030a 	add.w	r3, r3, #10
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001b1e:	f102 020b 	add.w	r2, r2, #11
 8001b22:	7812      	ldrb	r2, [r2, #0]
 8001b24:	2111      	movs	r1, #17
 8001b26:	4834      	ldr	r0, [pc, #208]	@ (8001bf8 <main+0x69c>)
 8001b28:	f001 fba8 	bl	800327c <modify_register>


	/*-------------------*/
	mask = 0b111111;
 8001b2c:	233f      	movs	r3, #63	@ 0x3f
 8001b2e:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001b32:	f102 020b 	add.w	r2, r2, #11
 8001b36:	7013      	strb	r3, [r2, #0]
	val = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001b3e:	f102 020a 	add.w	r2, r2, #10
 8001b42:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_CONFIG");
 8001b44:	4935      	ldr	r1, [pc, #212]	@ (8001c1c <main+0x6c0>)
 8001b46:	2004      	movs	r0, #4
 8001b48:	f00d feaa 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG, mask, val);
 8001b4c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001b50:	f103 030a 	add.w	r3, r3, #10
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001b5a:	f102 020b 	add.w	r2, r2, #11
 8001b5e:	7812      	ldrb	r2, [r2, #0]
 8001b60:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8001b64:	4824      	ldr	r0, [pc, #144]	@ (8001bf8 <main+0x69c>)
 8001b66:	f001 fb89 	bl	800327c <modify_register>
	device_icm20948.icm20948_states.base_state.accel_fullscale = 0;
 8001b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c20 <main+0x6c4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

	mask = 0b11111;
 8001b72:	231f      	movs	r3, #31
 8001b74:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001b78:	f102 020b 	add.w	r2, r2, #11
 8001b7c:	7013      	strb	r3, [r2, #0]
	val = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001b84:	f102 020a 	add.w	r2, r2, #10
 8001b88:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_CONFIG_2");
 8001b8a:	4926      	ldr	r1, [pc, #152]	@ (8001c24 <main+0x6c8>)
 8001b8c:	2004      	movs	r0, #4
 8001b8e:	f00d fe87 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG_2, mask, val);
 8001b92:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001b96:	f103 030a 	add.w	r3, r3, #10
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001ba0:	f102 020b 	add.w	r2, r2, #11
 8001ba4:	7812      	ldrb	r2, [r2, #0]
 8001ba6:	f240 1115 	movw	r1, #277	@ 0x115
 8001baa:	4813      	ldr	r0, [pc, #76]	@ (8001bf8 <main+0x69c>)
 8001bac:	f001 fb66 	bl	800327c <modify_register>

	mask = 0b1111;
 8001bb0:	230f      	movs	r3, #15
 8001bb2:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001bb6:	f102 020b 	add.w	r2, r2, #11
 8001bba:	7013      	strb	r3, [r2, #0]
	val = 0;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001bc2:	f102 020a 	add.w	r2, r2, #10
 8001bc6:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_SMPLRT_DIV_1");
 8001bc8:	4917      	ldr	r1, [pc, #92]	@ (8001c28 <main+0x6cc>)
 8001bca:	2004      	movs	r0, #4
 8001bcc:	f00d fe68 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_SMPLRT_DIV_1, mask, val);
 8001bd0:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001bd4:	f103 030a 	add.w	r3, r3, #10
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001bde:	f102 020b 	add.w	r2, r2, #11
 8001be2:	7812      	ldrb	r2, [r2, #0]
 8001be4:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8001be8:	e020      	b.n	8001c2c <main+0x6d0>
 8001bea:	bf00      	nop
 8001bec:	0801b178 	.word	0x0801b178
 8001bf0:	08019d14 	.word	0x08019d14
 8001bf4:	20000ec0 	.word	0x20000ec0
 8001bf8:	200009c0 	.word	0x200009c0
 8001bfc:	08019d28 	.word	0x08019d28
 8001c00:	08019d40 	.word	0x08019d40
 8001c04:	08019d58 	.word	0x08019d58
 8001c08:	08019d70 	.word	0x08019d70
 8001c0c:	08019d88 	.word	0x08019d88
 8001c10:	08019da0 	.word	0x08019da0
 8001c14:	08019db8 	.word	0x08019db8
 8001c18:	08019dd0 	.word	0x08019dd0
 8001c1c:	08019de8 	.word	0x08019de8
 8001c20:	20000990 	.word	0x20000990
 8001c24:	08019dfc 	.word	0x08019dfc
 8001c28:	08019e10 	.word	0x08019e10
 8001c2c:	48da      	ldr	r0, [pc, #872]	@ (8001f98 <main+0xa3c>)
 8001c2e:	f001 fb25 	bl	800327c <modify_register>

	mask = 0b11111111;
 8001c32:	23ff      	movs	r3, #255	@ 0xff
 8001c34:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001c38:	f102 020b 	add.w	r2, r2, #11
 8001c3c:	7013      	strb	r3, [r2, #0]
	val = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001c44:	f102 020a 	add.w	r2, r2, #10
 8001c48:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_SMPLRT_DIV_2");
 8001c4a:	49d4      	ldr	r1, [pc, #848]	@ (8001f9c <main+0xa40>)
 8001c4c:	2004      	movs	r0, #4
 8001c4e:	f00d fe27 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_SMPLRT_DIV_2, mask, val);
 8001c52:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001c56:	f103 030a 	add.w	r3, r3, #10
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001c60:	f102 020b 	add.w	r2, r2, #11
 8001c64:	7812      	ldrb	r2, [r2, #0]
 8001c66:	f240 1111 	movw	r1, #273	@ 0x111
 8001c6a:	48cb      	ldr	r0, [pc, #812]	@ (8001f98 <main+0xa3c>)
 8001c6c:	f001 fb06 	bl	800327c <modify_register>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_ACCEL_XOUT_H_SH, 6, test_data);
 8001c70:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001c74:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001c78:	2206      	movs	r2, #6
 8001c7a:	212d      	movs	r1, #45	@ 0x2d
 8001c7c:	48c6      	ldr	r0, [pc, #792]	@ (8001f98 <main+0xa3c>)
 8001c7e:	f00d fb93 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Accel Meas (XH,XL,YH,YL,ZH,ZL) : %d, %d, %d, %d, %d, %d", test_data[0],test_data[1],test_data[2],test_data[3],test_data[4],test_data[5]);
 8001c82:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001c86:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	461c      	mov	r4, r3
 8001c8e:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001c92:	f103 0331 	add.w	r3, r3, #49	@ 0x31
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	461d      	mov	r5, r3
 8001c9a:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001c9e:	f103 0332 	add.w	r3, r3, #50	@ 0x32
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	f507 5236 	add.w	r2, r7, #11648	@ 0x2d80
 8001ca8:	f102 0233 	add.w	r2, r2, #51	@ 0x33
 8001cac:	7812      	ldrb	r2, [r2, #0]
 8001cae:	f507 5136 	add.w	r1, r7, #11648	@ 0x2d80
 8001cb2:	f101 0134 	add.w	r1, r1, #52	@ 0x34
 8001cb6:	7809      	ldrb	r1, [r1, #0]
 8001cb8:	f507 5036 	add.w	r0, r7, #11648	@ 0x2d80
 8001cbc:	f100 0035 	add.w	r0, r0, #53	@ 0x35
 8001cc0:	7800      	ldrb	r0, [r0, #0]
 8001cc2:	9003      	str	r0, [sp, #12]
 8001cc4:	9102      	str	r1, [sp, #8]
 8001cc6:	9201      	str	r2, [sp, #4]
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	462b      	mov	r3, r5
 8001ccc:	4622      	mov	r2, r4
 8001cce:	49b4      	ldr	r1, [pc, #720]	@ (8001fa0 <main+0xa44>)
 8001cd0:	2004      	movs	r0, #4
 8001cd2:	f00d fde5 	bl	800f8a0 <inv_msg>


	/*-------------------*/
	mask = 0b111111;
 8001cd6:	233f      	movs	r3, #63	@ 0x3f
 8001cd8:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001cdc:	f102 020b 	add.w	r2, r2, #11
 8001ce0:	7013      	strb	r3, [r2, #0]
	val = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001ce8:	f102 020a 	add.w	r2, r2, #10
 8001cec:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_CONFIG_1");
 8001cee:	49ad      	ldr	r1, [pc, #692]	@ (8001fa4 <main+0xa48>)
 8001cf0:	2004      	movs	r0, #4
 8001cf2:	f00d fdd5 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_CONFIG_1, mask, val);
 8001cf6:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001cfa:	f103 030a 	add.w	r3, r3, #10
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001d04:	f102 020b 	add.w	r2, r2, #11
 8001d08:	7812      	ldrb	r2, [r2, #0]
 8001d0a:	f240 1101 	movw	r1, #257	@ 0x101
 8001d0e:	48a2      	ldr	r0, [pc, #648]	@ (8001f98 <main+0xa3c>)
 8001d10:	f001 fab4 	bl	800327c <modify_register>
	device_icm20948.icm20948_states.base_state.gyro_fullscale = 0;
 8001d14:	4ba4      	ldr	r3, [pc, #656]	@ (8001fa8 <main+0xa4c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

	mask = 0b111111;
 8001d1c:	233f      	movs	r3, #63	@ 0x3f
 8001d1e:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001d22:	f102 020b 	add.w	r2, r2, #11
 8001d26:	7013      	strb	r3, [r2, #0]
	val = 0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001d2e:	f102 020a 	add.w	r2, r2, #10
 8001d32:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_CONFIG_2");
 8001d34:	499d      	ldr	r1, [pc, #628]	@ (8001fac <main+0xa50>)
 8001d36:	2004      	movs	r0, #4
 8001d38:	f00d fdb2 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_CONFIG_2, mask, val);
 8001d3c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001d40:	f103 030a 	add.w	r3, r3, #10
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001d4a:	f102 020b 	add.w	r2, r2, #11
 8001d4e:	7812      	ldrb	r2, [r2, #0]
 8001d50:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001d54:	4890      	ldr	r0, [pc, #576]	@ (8001f98 <main+0xa3c>)
 8001d56:	f001 fa91 	bl	800327c <modify_register>

	mask = 0b11111111;
 8001d5a:	23ff      	movs	r3, #255	@ 0xff
 8001d5c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001d60:	f102 020b 	add.w	r2, r2, #11
 8001d64:	7013      	strb	r3, [r2, #0]
	val = 0;
 8001d66:	2300      	movs	r3, #0
 8001d68:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001d6c:	f102 020a 	add.w	r2, r2, #10
 8001d70:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_SMPLRT_DIV");
 8001d72:	498f      	ldr	r1, [pc, #572]	@ (8001fb0 <main+0xa54>)
 8001d74:	2004      	movs	r0, #4
 8001d76:	f00d fd93 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_SMPLRT_DIV, mask, val);
 8001d7a:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001d7e:	f103 030a 	add.w	r3, r3, #10
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001d88:	f102 020b 	add.w	r2, r2, #11
 8001d8c:	7812      	ldrb	r2, [r2, #0]
 8001d8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d92:	4881      	ldr	r0, [pc, #516]	@ (8001f98 <main+0xa3c>)
 8001d94:	f001 fa72 	bl	800327c <modify_register>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_GYRO_XOUT_H_SH, 6, test_data);
 8001d98:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001d9c:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001da0:	2206      	movs	r2, #6
 8001da2:	2133      	movs	r1, #51	@ 0x33
 8001da4:	487c      	ldr	r0, [pc, #496]	@ (8001f98 <main+0xa3c>)
 8001da6:	f00d faff 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Gyro Meas (XH,XL,YH,YL,ZH,ZL) : %d, %d, %d, %d, %d, %d", test_data[0],test_data[1],test_data[2],test_data[3],test_data[4],test_data[5]);
 8001daa:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001dae:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	461c      	mov	r4, r3
 8001db6:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001dba:	f103 0331 	add.w	r3, r3, #49	@ 0x31
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	461d      	mov	r5, r3
 8001dc2:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001dc6:	f103 0332 	add.w	r3, r3, #50	@ 0x32
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	f507 5236 	add.w	r2, r7, #11648	@ 0x2d80
 8001dd0:	f102 0233 	add.w	r2, r2, #51	@ 0x33
 8001dd4:	7812      	ldrb	r2, [r2, #0]
 8001dd6:	f507 5136 	add.w	r1, r7, #11648	@ 0x2d80
 8001dda:	f101 0134 	add.w	r1, r1, #52	@ 0x34
 8001dde:	7809      	ldrb	r1, [r1, #0]
 8001de0:	f507 5036 	add.w	r0, r7, #11648	@ 0x2d80
 8001de4:	f100 0035 	add.w	r0, r0, #53	@ 0x35
 8001de8:	7800      	ldrb	r0, [r0, #0]
 8001dea:	9003      	str	r0, [sp, #12]
 8001dec:	9102      	str	r1, [sp, #8]
 8001dee:	9201      	str	r2, [sp, #4]
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	462b      	mov	r3, r5
 8001df4:	4622      	mov	r2, r4
 8001df6:	496f      	ldr	r1, [pc, #444]	@ (8001fb4 <main+0xa58>)
 8001df8:	2004      	movs	r0, #4
 8001dfa:	f00d fd51 	bl	800f8a0 <inv_msg>

//	mask = 0b00100000;
//	val = 0b00000000;
//	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_PWR_MGMT_1");
//	modify_register(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, mask, val);
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, 1, test_data);
 8001dfe:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001e02:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001e06:	2201      	movs	r2, #1
 8001e08:	2106      	movs	r1, #6
 8001e0a:	4863      	ldr	r0, [pc, #396]	@ (8001f98 <main+0xa3c>)
 8001e0c:	f00d facc 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_1 : %d", test_data[0]);
 8001e10:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001e14:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	4966      	ldr	r1, [pc, #408]	@ (8001fb8 <main+0xa5c>)
 8001e1e:	2003      	movs	r0, #3
 8001e20:	f00d fd3e 	bl	800f8a0 <inv_msg>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, 1, test_data);
 8001e24:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001e28:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	2107      	movs	r1, #7
 8001e30:	4859      	ldr	r0, [pc, #356]	@ (8001f98 <main+0xa3c>)
 8001e32:	f00d fab9 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_2 : %d", test_data[0]);
 8001e36:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001e3a:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	461a      	mov	r2, r3
 8001e42:	495e      	ldr	r1, [pc, #376]	@ (8001fbc <main+0xa60>)
 8001e44:	2003      	movs	r0, #3
 8001e46:	f00d fd2b 	bl	800f8a0 <inv_msg>
	/*-------------------*/
	// Disable DMP
	mask = 0b11000000;
 8001e4a:	23c0      	movs	r3, #192	@ 0xc0
 8001e4c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001e50:	f102 020b 	add.w	r2, r2, #11
 8001e54:	7013      	strb	r3, [r2, #0]
	val = 0b00000000;
 8001e56:	2300      	movs	r3, #0
 8001e58:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001e5c:	f102 020a 	add.w	r2, r2, #10
 8001e60:	7013      	strb	r3, [r2, #0]
	modify_register(&device_icm20948.icm20948_states, REG_USER_CTRL, mask, val);
 8001e62:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001e66:	f103 030a 	add.w	r3, r3, #10
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001e70:	f102 020b 	add.w	r2, r2, #11
 8001e74:	7812      	ldrb	r2, [r2, #0]
 8001e76:	2103      	movs	r1, #3
 8001e78:	4847      	ldr	r0, [pc, #284]	@ (8001f98 <main+0xa3c>)
 8001e7a:	f001 f9ff 	bl	800327c <modify_register>
	/*-------------------*/
	// Disable Duty Cycle Mode
//	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_LP_CONFIG, 1, test_data);
//	INV_MSG(INV_MSG_LEVEL_INFO, "REG_LP_CONFIG : %d", test_data[0]);
	mask = 0b01110000;
 8001e7e:	2370      	movs	r3, #112	@ 0x70
 8001e80:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001e84:	f102 020b 	add.w	r2, r2, #11
 8001e88:	7013      	strb	r3, [r2, #0]
	val = 0b01000000;
 8001e8a:	2340      	movs	r3, #64	@ 0x40
 8001e8c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001e90:	f102 020a 	add.w	r2, r2, #10
 8001e94:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_LP_CONFIG");
 8001e96:	494a      	ldr	r1, [pc, #296]	@ (8001fc0 <main+0xa64>)
 8001e98:	2004      	movs	r0, #4
 8001e9a:	f00d fd01 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_LP_CONFIG, mask, val);
 8001e9e:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001ea2:	f103 030a 	add.w	r3, r3, #10
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001eac:	f102 020b 	add.w	r2, r2, #11
 8001eb0:	7812      	ldrb	r2, [r2, #0]
 8001eb2:	2105      	movs	r1, #5
 8001eb4:	4838      	ldr	r0, [pc, #224]	@ (8001f98 <main+0xa3c>)
 8001eb6:	f001 f9e1 	bl	800327c <modify_register>

	/*-------------------*/
	// Reading Raw Data Interrupt Reg
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_STATUS_1, 1, test_data);
 8001eba:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001ebe:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	211a      	movs	r1, #26
 8001ec6:	4834      	ldr	r0, [pc, #208]	@ (8001f98 <main+0xa3c>)
 8001ec8:	f00d fa6e 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_INT_STATUS_1 : %d", test_data[0]);
 8001ecc:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001ed0:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	493a      	ldr	r1, [pc, #232]	@ (8001fc4 <main+0xa68>)
 8001eda:	2003      	movs	r0, #3
 8001edc:	f00d fce0 	bl	800f8a0 <inv_msg>


	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, 1, test_data);
 8001ee0:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001ee4:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2106      	movs	r1, #6
 8001eec:	482a      	ldr	r0, [pc, #168]	@ (8001f98 <main+0xa3c>)
 8001eee:	f00d fa5b 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_1 : %d", test_data[0]);
 8001ef2:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001ef6:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	461a      	mov	r2, r3
 8001efe:	492e      	ldr	r1, [pc, #184]	@ (8001fb8 <main+0xa5c>)
 8001f00:	2003      	movs	r0, #3
 8001f02:	f00d fccd 	bl	800f8a0 <inv_msg>
	/*-------------------*/
	// Enable All Accel and Gyro Axis
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, 1, test_data);
 8001f06:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001f0a:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001f0e:	2201      	movs	r2, #1
 8001f10:	2107      	movs	r1, #7
 8001f12:	4821      	ldr	r0, [pc, #132]	@ (8001f98 <main+0xa3c>)
 8001f14:	f00d fa48 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_2 : %d", test_data[0]);
 8001f18:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001f1c:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	461a      	mov	r2, r3
 8001f24:	4925      	ldr	r1, [pc, #148]	@ (8001fbc <main+0xa60>)
 8001f26:	2003      	movs	r0, #3
 8001f28:	f00d fcba 	bl	800f8a0 <inv_msg>
	mask = 0b111111;
 8001f2c:	233f      	movs	r3, #63	@ 0x3f
 8001f2e:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001f32:	f102 020b 	add.w	r2, r2, #11
 8001f36:	7013      	strb	r3, [r2, #0]
	val = 0b000000;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001f3e:	f102 020a 	add.w	r2, r2, #10
 8001f42:	7013      	strb	r3, [r2, #0]
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_PWR_MGMT_2");
 8001f44:	4920      	ldr	r1, [pc, #128]	@ (8001fc8 <main+0xa6c>)
 8001f46:	2004      	movs	r0, #4
 8001f48:	f00d fcaa 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, mask, val);
 8001f4c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8001f50:	f103 030a 	add.w	r3, r3, #10
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8001f5a:	f102 020b 	add.w	r2, r2, #11
 8001f5e:	7812      	ldrb	r2, [r2, #0]
 8001f60:	2107      	movs	r1, #7
 8001f62:	480d      	ldr	r0, [pc, #52]	@ (8001f98 <main+0xa3c>)
 8001f64:	f001 f98a 	bl	800327c <modify_register>


	/*--------- FIFO Stuff -------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_ENABLE_2, 1, test_data);
 8001f68:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001f6c:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001f70:	2201      	movs	r2, #1
 8001f72:	2112      	movs	r1, #18
 8001f74:	4808      	ldr	r0, [pc, #32]	@ (8001f98 <main+0xa3c>)
 8001f76:	f00d fa17 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_INT_ENABLE_2 : %d", test_data[0]);
 8001f7a:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001f7e:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4911      	ldr	r1, [pc, #68]	@ (8001fcc <main+0xa70>)
 8001f88:	2003      	movs	r0, #3
 8001f8a:	f00d fc89 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE_2, 0b00011111, 1);
 8001f8e:	2301      	movs	r3, #1
 8001f90:	221f      	movs	r2, #31
 8001f92:	2112      	movs	r1, #18
 8001f94:	e01c      	b.n	8001fd0 <main+0xa74>
 8001f96:	bf00      	nop
 8001f98:	200009c0 	.word	0x200009c0
 8001f9c:	08019e28 	.word	0x08019e28
 8001fa0:	08019e40 	.word	0x08019e40
 8001fa4:	08019e78 	.word	0x08019e78
 8001fa8:	20000990 	.word	0x20000990
 8001fac:	08019e8c 	.word	0x08019e8c
 8001fb0:	08019ea0 	.word	0x08019ea0
 8001fb4:	08019eb4 	.word	0x08019eb4
 8001fb8:	08019eec 	.word	0x08019eec
 8001fbc:	08019f00 	.word	0x08019f00
 8001fc0:	08019f14 	.word	0x08019f14
 8001fc4:	08019f24 	.word	0x08019f24
 8001fc8:	08019f3c 	.word	0x08019f3c
 8001fcc:	08019f4c 	.word	0x08019f4c
 8001fd0:	48d3      	ldr	r0, [pc, #844]	@ (8002320 <main+0xdc4>)
 8001fd2:	f001 f953 	bl	800327c <modify_register>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_ENABLE_3, 1, test_data);
 8001fd6:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001fda:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001fde:	2201      	movs	r2, #1
 8001fe0:	2113      	movs	r1, #19
 8001fe2:	48cf      	ldr	r0, [pc, #828]	@ (8002320 <main+0xdc4>)
 8001fe4:	f00d f9e0 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_INT_ENABLE_3 : %d", test_data[0]);
 8001fe8:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8001fec:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	49cb      	ldr	r1, [pc, #812]	@ (8002324 <main+0xdc8>)
 8001ff6:	2003      	movs	r0, #3
 8001ff8:	f00d fc52 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE_3, 0b00011111, 0);
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	221f      	movs	r2, #31
 8002000:	2113      	movs	r1, #19
 8002002:	48c7      	ldr	r0, [pc, #796]	@ (8002320 <main+0xdc4>)
 8002004:	f001 f93a 	bl	800327c <modify_register>

	// FIFO EN for Mag
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_EN, 1, test_data);
 8002008:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800200c:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8002010:	2201      	movs	r2, #1
 8002012:	2166      	movs	r1, #102	@ 0x66
 8002014:	48c2      	ldr	r0, [pc, #776]	@ (8002320 <main+0xdc4>)
 8002016:	f00d f9c7 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_EN : %d", test_data[0]);
 800201a:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800201e:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	461a      	mov	r2, r3
 8002026:	49c0      	ldr	r1, [pc, #768]	@ (8002328 <main+0xdcc>)
 8002028:	2003      	movs	r0, #3
 800202a:	f00d fc39 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_FIFO_EN, 0b00001111, 0b0001);
 800202e:	2301      	movs	r3, #1
 8002030:	220f      	movs	r2, #15
 8002032:	2166      	movs	r1, #102	@ 0x66
 8002034:	48ba      	ldr	r0, [pc, #744]	@ (8002320 <main+0xdc4>)
 8002036:	f001 f921 	bl	800327c <modify_register>

	// FIFO EN for Accel and Gyro and Temp
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_EN_2, 1, test_data);
 800203a:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800203e:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8002042:	2201      	movs	r2, #1
 8002044:	2167      	movs	r1, #103	@ 0x67
 8002046:	48b6      	ldr	r0, [pc, #728]	@ (8002320 <main+0xdc4>)
 8002048:	f00d f9ae 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_EN_2 : %d", test_data[0]);
 800204c:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002050:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	49b4      	ldr	r1, [pc, #720]	@ (800232c <main+0xdd0>)
 800205a:	2003      	movs	r0, #3
 800205c:	f00d fc20 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_FIFO_EN_2, 0b00011111, 0b11111);
 8002060:	231f      	movs	r3, #31
 8002062:	221f      	movs	r2, #31
 8002064:	2167      	movs	r1, #103	@ 0x67
 8002066:	48ae      	ldr	r0, [pc, #696]	@ (8002320 <main+0xdc4>)
 8002068:	f001 f908 	bl	800327c <modify_register>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_RST, 1, test_data);
 800206c:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002070:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8002074:	2201      	movs	r2, #1
 8002076:	2168      	movs	r1, #104	@ 0x68
 8002078:	48a9      	ldr	r0, [pc, #676]	@ (8002320 <main+0xdc4>)
 800207a:	f00d f995 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_RST : %d", test_data[0]);
 800207e:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002082:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	461a      	mov	r2, r3
 800208a:	49a9      	ldr	r1, [pc, #676]	@ (8002330 <main+0xdd4>)
 800208c:	2003      	movs	r0, #3
 800208e:	f00d fc07 	bl	800f8a0 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_FIFO_RST, 0b00011111, 0b11111);
 8002092:	231f      	movs	r3, #31
 8002094:	221f      	movs	r2, #31
 8002096:	2168      	movs	r1, #104	@ 0x68
 8002098:	48a1      	ldr	r0, [pc, #644]	@ (8002320 <main+0xdc4>)
 800209a:	f001 f8ef 	bl	800327c <modify_register>

	modify_register(&device_icm20948.icm20948_states, REG_FIFO_RST, 0b00011111, 0b11110);
 800209e:	231e      	movs	r3, #30
 80020a0:	221f      	movs	r2, #31
 80020a2:	2168      	movs	r1, #104	@ 0x68
 80020a4:	489e      	ldr	r0, [pc, #632]	@ (8002320 <main+0xdc4>)
 80020a6:	f001 f8e9 	bl	800327c <modify_register>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_MODE, 1, test_data);
 80020aa:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80020ae:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80020b2:	2201      	movs	r2, #1
 80020b4:	2169      	movs	r1, #105	@ 0x69
 80020b6:	489a      	ldr	r0, [pc, #616]	@ (8002320 <main+0xdc4>)
 80020b8:	f00d f976 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_MODE : %d", test_data[0]);
 80020bc:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80020c0:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	461a      	mov	r2, r3
 80020c8:	499a      	ldr	r1, [pc, #616]	@ (8002334 <main+0xdd8>)
 80020ca:	2003      	movs	r0, #3
 80020cc:	f00d fbe8 	bl	800f8a0 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_CFG, 1, test_data);
 80020d0:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80020d4:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80020d8:	2201      	movs	r2, #1
 80020da:	2176      	movs	r1, #118	@ 0x76
 80020dc:	4890      	ldr	r0, [pc, #576]	@ (8002320 <main+0xdc4>)
 80020de:	f00d f963 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_CFG : %d", test_data[0]);
 80020e2:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80020e6:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	461a      	mov	r2, r3
 80020ee:	4992      	ldr	r1, [pc, #584]	@ (8002338 <main+0xddc>)
 80020f0:	2003      	movs	r0, #3
 80020f2:	f00d fbd5 	bl	800f8a0 <inv_msg>


	float accel_scale = (1 << inv_icm20948_get_accel_fullscale(&device_icm20948.icm20948_states)) * 2.f / (1L<<15); // Convert from raw units to g's
 80020f6:	488a      	ldr	r0, [pc, #552]	@ (8002320 <main+0xdc4>)
 80020f8:	f006 fc56 	bl	80089a8 <inv_icm20948_get_accel_fullscale>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2201      	movs	r2, #1
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	ee07 3a90 	vmov	s15, r3
 8002108:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800210c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002110:	eddf 6a8a 	vldr	s13, [pc, #552]	@ 800233c <main+0xde0>
 8002114:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002118:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800211c:	f103 0304 	add.w	r3, r3, #4
 8002120:	edc3 7a00 	vstr	s15, [r3]
	float gyro_scale = (1 << inv_icm20948_get_gyro_fullscale(&device_icm20948.icm20948_states)) * 250.f / (1L<<15); // Convert from raw units to dps's
 8002124:	487e      	ldr	r0, [pc, #504]	@ (8002320 <main+0xdc4>)
 8002126:	f006 fb3a 	bl	800879e <inv_icm20948_get_gyro_fullscale>
 800212a:	4603      	mov	r3, r0
 800212c:	2201      	movs	r2, #1
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	ee07 3a90 	vmov	s15, r3
 8002136:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800213a:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8002340 <main+0xde4>
 800213e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002142:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 800233c <main+0xde0>
 8002146:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800214a:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800214e:	edc3 7a00 	vstr	s15, [r3]
	float mag_scale = 4912.f / (1L<<15); // Convert from raw units to uT
 8002152:	4b7c      	ldr	r3, [pc, #496]	@ (8002344 <main+0xde8>)
 8002154:	f507 5236 	add.w	r2, r7, #11648	@ 0x2d80
 8002158:	f102 023c 	add.w	r2, r2, #60	@ 0x3c
 800215c:	6013      	str	r3, [r2, #0]
	float accel_float[3];
	float gyro_float[3];
	float mag_float[3];
	int32_t  long_data[8] = {0};
 800215e:	f507 5335 	add.w	r3, r7, #11584	@ 0x2d40
 8002162:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 8002166:	2220      	movs	r2, #32
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f013 fbd8 	bl	8015920 <memset>
	int32_t  long_data2[8] = {0};
 8002170:	f507 5335 	add.w	r3, r7, #11584	@ 0x2d40
 8002174:	f103 030c 	add.w	r3, r3, #12
 8002178:	2220      	movs	r2, #32
 800217a:	2100      	movs	r1, #0
 800217c:	4618      	mov	r0, r3
 800217e:	f013 fbcf 	bl	8015920 <memset>
	uint64_t timestamps[ARRAY_SIZE];
	uint16_t fifo_data_count[ARRAY_SIZE];
	float datalog[ARRAY_SIZE][DATA_FIELDS]; // Array to store timestamps

	uint16_t idx = 0;  // Index for the current timestamp in the array
 8002182:	2300      	movs	r3, #0
 8002184:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8002188:	f102 0216 	add.w	r2, r2, #22
 800218c:	8013      	strh	r3, [r2, #0]
	unsigned char fifo_data[16];
	unsigned char fifo_data_2[16];
	unsigned char fifo_data_3[2];
	// Enable FIFO
	mask = 0b11000000;
 800218e:	23c0      	movs	r3, #192	@ 0xc0
 8002190:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8002194:	f102 020b 	add.w	r2, r2, #11
 8002198:	7013      	strb	r3, [r2, #0]
	val = 0b01000000;
 800219a:	2340      	movs	r3, #64	@ 0x40
 800219c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 80021a0:	f102 020a 	add.w	r2, r2, #10
 80021a4:	7013      	strb	r3, [r2, #0]
	modify_register(&device_icm20948.icm20948_states, REG_USER_CTRL, mask, val);
 80021a6:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80021aa:	f103 030a 	add.w	r3, r3, #10
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 80021b4:	f102 020b 	add.w	r2, r2, #11
 80021b8:	7812      	ldrb	r2, [r2, #0]
 80021ba:	2103      	movs	r1, #3
 80021bc:	4858      	ldr	r0, [pc, #352]	@ (8002320 <main+0xdc4>)
 80021be:	f001 f85d 	bl	800327c <modify_register>
//			__disable_irq();
//			irq_from_device &= ~TO_MASK(ACCEL_INT_Pin);
//			__enable_irq();
//		}
//	}
	  if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 80021c2:	4b61      	ldr	r3, [pc, #388]	@ (8002348 <main+0xdec>)
 80021c4:	881b      	ldrh	r3, [r3, #0]
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	b21b      	sxth	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	daf9      	bge.n	80021c2 <main+0xc66>
//			 INV_MSG(INV_MSG_LEVEL_INFO, "FIFO DATA COUNT : %d", fifo_data_cnt);
//



			 inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_R_W, 16, fifo_data);
 80021ce:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80021d2:	3b1c      	subs	r3, #28
 80021d4:	2210      	movs	r2, #16
 80021d6:	2172      	movs	r1, #114	@ 0x72
 80021d8:	4851      	ldr	r0, [pc, #324]	@ (8002320 <main+0xdc4>)
 80021da:	f00d f8e5 	bl	800f3a8 <inv_icm20948_read_mems_reg>
			 inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_R_W, 16, fifo_data_2);
 80021de:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80021e2:	3b2c      	subs	r3, #44	@ 0x2c
 80021e4:	2210      	movs	r2, #16
 80021e6:	2172      	movs	r1, #114	@ 0x72
 80021e8:	484d      	ldr	r0, [pc, #308]	@ (8002320 <main+0xdc4>)
 80021ea:	f00d f8dd 	bl	800f3a8 <inv_icm20948_read_mems_reg>

//		     inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_COUNT_H, 2, fifo_data);
//			 fifo_data_cnt = fifo_data[0]<<8 | fifo_data[1];
//			 INV_MSG(INV_MSG_LEVEL_INFO, "FIFO DATA COUNT After : %d", fifo_data_cnt);

			 long_data[0] =  (int16_t)((fifo_data[0] << 8) | fifo_data[1]);
 80021ee:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80021f2:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	021b      	lsls	r3, r3, #8
 80021fa:	b21a      	sxth	r2, r3
 80021fc:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002200:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 8002204:	785b      	ldrb	r3, [r3, #1]
 8002206:	b21b      	sxth	r3, r3
 8002208:	4313      	orrs	r3, r2
 800220a:	b21b      	sxth	r3, r3
 800220c:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 8002210:	f102 022c 	add.w	r2, r2, #44	@ 0x2c
 8002214:	6013      	str	r3, [r2, #0]
			 long_data[1] = (int16_t)((fifo_data[2] << 8) | fifo_data[3]);
 8002216:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800221a:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 800221e:	789b      	ldrb	r3, [r3, #2]
 8002220:	021b      	lsls	r3, r3, #8
 8002222:	b21a      	sxth	r2, r3
 8002224:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002228:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 800222c:	78db      	ldrb	r3, [r3, #3]
 800222e:	b21b      	sxth	r3, r3
 8002230:	4313      	orrs	r3, r2
 8002232:	b21b      	sxth	r3, r3
 8002234:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 8002238:	f102 0230 	add.w	r2, r2, #48	@ 0x30
 800223c:	6013      	str	r3, [r2, #0]
			 long_data[2] = (int16_t)((fifo_data[4] << 8) | fifo_data[5]);
 800223e:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002242:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 8002246:	791b      	ldrb	r3, [r3, #4]
 8002248:	021b      	lsls	r3, r3, #8
 800224a:	b21a      	sxth	r2, r3
 800224c:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002250:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 8002254:	795b      	ldrb	r3, [r3, #5]
 8002256:	b21b      	sxth	r3, r3
 8002258:	4313      	orrs	r3, r2
 800225a:	b21b      	sxth	r3, r3
 800225c:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 8002260:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 8002264:	6013      	str	r3, [r2, #0]
			 long_data[3] = (int16_t)((fifo_data[6] << 8) | fifo_data[7]);
 8002266:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800226a:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 800226e:	799b      	ldrb	r3, [r3, #6]
 8002270:	021b      	lsls	r3, r3, #8
 8002272:	b21a      	sxth	r2, r3
 8002274:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002278:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 800227c:	79db      	ldrb	r3, [r3, #7]
 800227e:	b21b      	sxth	r3, r3
 8002280:	4313      	orrs	r3, r2
 8002282:	b21b      	sxth	r3, r3
 8002284:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 8002288:	f102 0238 	add.w	r2, r2, #56	@ 0x38
 800228c:	6013      	str	r3, [r2, #0]
			 long_data[4] = (int16_t)((fifo_data[8] << 8) | fifo_data[9]);
 800228e:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002292:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 8002296:	7a1b      	ldrb	r3, [r3, #8]
 8002298:	021b      	lsls	r3, r3, #8
 800229a:	b21a      	sxth	r2, r3
 800229c:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80022a0:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 80022a4:	7a5b      	ldrb	r3, [r3, #9]
 80022a6:	b21b      	sxth	r3, r3
 80022a8:	4313      	orrs	r3, r2
 80022aa:	b21b      	sxth	r3, r3
 80022ac:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 80022b0:	f102 023c 	add.w	r2, r2, #60	@ 0x3c
 80022b4:	6013      	str	r3, [r2, #0]
			 long_data[5] = (int16_t)((fifo_data[10] << 8) | fifo_data[11]);
 80022b6:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80022ba:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 80022be:	7a9b      	ldrb	r3, [r3, #10]
 80022c0:	021b      	lsls	r3, r3, #8
 80022c2:	b21a      	sxth	r2, r3
 80022c4:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80022c8:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 80022cc:	7adb      	ldrb	r3, [r3, #11]
 80022ce:	b21b      	sxth	r3, r3
 80022d0:	4313      	orrs	r3, r2
 80022d2:	b21b      	sxth	r3, r3
 80022d4:	f507 5236 	add.w	r2, r7, #11648	@ 0x2d80
 80022d8:	6013      	str	r3, [r2, #0]
			 long_data[6] = (int16_t)((fifo_data[12] << 8) | fifo_data[13]);
 80022da:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80022de:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 80022e2:	7b1b      	ldrb	r3, [r3, #12]
 80022e4:	021b      	lsls	r3, r3, #8
 80022e6:	b21a      	sxth	r2, r3
 80022e8:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80022ec:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 80022f0:	7b5b      	ldrb	r3, [r3, #13]
 80022f2:	b21b      	sxth	r3, r3
 80022f4:	4313      	orrs	r3, r2
 80022f6:	b21b      	sxth	r3, r3
 80022f8:	f507 5236 	add.w	r2, r7, #11648	@ 0x2d80
 80022fc:	f102 0204 	add.w	r2, r2, #4
 8002300:	6013      	str	r3, [r2, #0]
			 long_data[7] = (int16_t)((fifo_data[14] << 8) | fifo_data[15]);
 8002302:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002306:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 800230a:	7b9b      	ldrb	r3, [r3, #14]
 800230c:	021b      	lsls	r3, r3, #8
 800230e:	b21a      	sxth	r2, r3
 8002310:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002314:	f6a3 539c 	subw	r3, r3, #3484	@ 0xd9c
 8002318:	7bdb      	ldrb	r3, [r3, #15]
 800231a:	b21b      	sxth	r3, r3
 800231c:	e016      	b.n	800234c <main+0xdf0>
 800231e:	bf00      	nop
 8002320:	200009c0 	.word	0x200009c0
 8002324:	08019f64 	.word	0x08019f64
 8002328:	08019f7c 	.word	0x08019f7c
 800232c:	08019f90 	.word	0x08019f90
 8002330:	08019fa4 	.word	0x08019fa4
 8002334:	08019fb8 	.word	0x08019fb8
 8002338:	08019fcc 	.word	0x08019fcc
 800233c:	47000000 	.word	0x47000000
 8002340:	437a0000 	.word	0x437a0000
 8002344:	3e198000 	.word	0x3e198000
 8002348:	20000988 	.word	0x20000988
 800234c:	4313      	orrs	r3, r2
 800234e:	b21b      	sxth	r3, r3
 8002350:	f507 5236 	add.w	r2, r7, #11648	@ 0x2d80
 8002354:	f102 0208 	add.w	r2, r2, #8
 8002358:	6013      	str	r3, [r2, #0]

			 long_data2[0] = (int16_t)((fifo_data_2[0] << 8) | fifo_data_2[1]);
 800235a:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800235e:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	021b      	lsls	r3, r3, #8
 8002366:	b21a      	sxth	r2, r3
 8002368:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800236c:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002370:	785b      	ldrb	r3, [r3, #1]
 8002372:	b21b      	sxth	r3, r3
 8002374:	4313      	orrs	r3, r2
 8002376:	b21b      	sxth	r3, r3
 8002378:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 800237c:	f102 020c 	add.w	r2, r2, #12
 8002380:	6013      	str	r3, [r2, #0]
			 long_data2[1] = (int16_t)((fifo_data_2[2] << 8) | fifo_data_2[3]);
 8002382:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002386:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 800238a:	789b      	ldrb	r3, [r3, #2]
 800238c:	021b      	lsls	r3, r3, #8
 800238e:	b21a      	sxth	r2, r3
 8002390:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002394:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002398:	78db      	ldrb	r3, [r3, #3]
 800239a:	b21b      	sxth	r3, r3
 800239c:	4313      	orrs	r3, r2
 800239e:	b21b      	sxth	r3, r3
 80023a0:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 80023a4:	f102 0210 	add.w	r2, r2, #16
 80023a8:	6013      	str	r3, [r2, #0]
			 long_data2[2] = (int16_t)((fifo_data_2[4] << 8) | fifo_data_2[5]);
 80023aa:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80023ae:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 80023b2:	791b      	ldrb	r3, [r3, #4]
 80023b4:	021b      	lsls	r3, r3, #8
 80023b6:	b21a      	sxth	r2, r3
 80023b8:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80023bc:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 80023c0:	795b      	ldrb	r3, [r3, #5]
 80023c2:	b21b      	sxth	r3, r3
 80023c4:	4313      	orrs	r3, r2
 80023c6:	b21b      	sxth	r3, r3
 80023c8:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 80023cc:	f102 0214 	add.w	r2, r2, #20
 80023d0:	6013      	str	r3, [r2, #0]
			 long_data2[3] = (int16_t)((fifo_data_2[6] << 8) | fifo_data_2[7]);
 80023d2:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80023d6:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 80023da:	799b      	ldrb	r3, [r3, #6]
 80023dc:	021b      	lsls	r3, r3, #8
 80023de:	b21a      	sxth	r2, r3
 80023e0:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80023e4:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 80023e8:	79db      	ldrb	r3, [r3, #7]
 80023ea:	b21b      	sxth	r3, r3
 80023ec:	4313      	orrs	r3, r2
 80023ee:	b21b      	sxth	r3, r3
 80023f0:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 80023f4:	f102 0218 	add.w	r2, r2, #24
 80023f8:	6013      	str	r3, [r2, #0]
			 long_data2[4] = (int16_t)((fifo_data_2[8] << 8) | fifo_data_2[9]);
 80023fa:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80023fe:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002402:	7a1b      	ldrb	r3, [r3, #8]
 8002404:	021b      	lsls	r3, r3, #8
 8002406:	b21a      	sxth	r2, r3
 8002408:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800240c:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002410:	7a5b      	ldrb	r3, [r3, #9]
 8002412:	b21b      	sxth	r3, r3
 8002414:	4313      	orrs	r3, r2
 8002416:	b21b      	sxth	r3, r3
 8002418:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 800241c:	f102 021c 	add.w	r2, r2, #28
 8002420:	6013      	str	r3, [r2, #0]
			 long_data2[5] = (int16_t)((fifo_data_2[10] << 8) | fifo_data_2[11]);
 8002422:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002426:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 800242a:	7a9b      	ldrb	r3, [r3, #10]
 800242c:	021b      	lsls	r3, r3, #8
 800242e:	b21a      	sxth	r2, r3
 8002430:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002434:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002438:	7adb      	ldrb	r3, [r3, #11]
 800243a:	b21b      	sxth	r3, r3
 800243c:	4313      	orrs	r3, r2
 800243e:	b21b      	sxth	r3, r3
 8002440:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 8002444:	f102 0220 	add.w	r2, r2, #32
 8002448:	6013      	str	r3, [r2, #0]
			 long_data2[6] = (int16_t)((fifo_data_2[12] << 8) | fifo_data_2[13]);
 800244a:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800244e:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002452:	7b1b      	ldrb	r3, [r3, #12]
 8002454:	021b      	lsls	r3, r3, #8
 8002456:	b21a      	sxth	r2, r3
 8002458:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800245c:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002460:	7b5b      	ldrb	r3, [r3, #13]
 8002462:	b21b      	sxth	r3, r3
 8002464:	4313      	orrs	r3, r2
 8002466:	b21b      	sxth	r3, r3
 8002468:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 800246c:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 8002470:	6013      	str	r3, [r2, #0]
			 long_data2[7] = (int16_t)((fifo_data_2[14] << 8) | fifo_data_2[15]);
 8002472:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002476:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 800247a:	7b9b      	ldrb	r3, [r3, #14]
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	b21a      	sxth	r2, r3
 8002480:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002484:	f6a3 53ac 	subw	r3, r3, #3500	@ 0xdac
 8002488:	7bdb      	ldrb	r3, [r3, #15]
 800248a:	b21b      	sxth	r3, r3
 800248c:	4313      	orrs	r3, r2
 800248e:	b21b      	sxth	r3, r3
 8002490:	f507 5235 	add.w	r2, r7, #11584	@ 0x2d40
 8002494:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8002498:	6013      	str	r3, [r2, #0]
//			 gyro_float[2] = long_data2[5]*gyro_scale;
//			 mag_float[0] = long_data[4]*mag_scale;
//			 mag_float[1] = long_data[5]*mag_scale;
//			 mag_float[2] = long_data[6]*mag_scale;

		 accel_float[0] = long_data[0]*accel_scale;
 800249a:	f507 5335 	add.w	r3, r7, #11584	@ 0x2d40
 800249e:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	ee07 3a90 	vmov	s15, r3
 80024a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024ac:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80024b0:	f103 0304 	add.w	r3, r3, #4
 80024b4:	edd3 7a00 	vldr	s15, [r3]
 80024b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024bc:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80024c0:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 80024c4:	edc3 7a00 	vstr	s15, [r3]
		 accel_float[1] = long_data[1]*accel_scale;
 80024c8:	f507 5335 	add.w	r3, r7, #11584	@ 0x2d40
 80024cc:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	ee07 3a90 	vmov	s15, r3
 80024d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024da:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80024de:	f103 0304 	add.w	r3, r3, #4
 80024e2:	edd3 7a00 	vldr	s15, [r3]
 80024e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ea:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80024ee:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80024f2:	edc3 7a00 	vstr	s15, [r3]
		 accel_float[2] = long_data[2]*accel_scale;
 80024f6:	f507 5335 	add.w	r3, r7, #11584	@ 0x2d40
 80024fa:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	ee07 3a90 	vmov	s15, r3
 8002504:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002508:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800250c:	f103 0304 	add.w	r3, r3, #4
 8002510:	edd3 7a00 	vldr	s15, [r3]
 8002514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002518:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800251c:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 8002520:	edc3 7a00 	vstr	s15, [r3]
		 gyro_float[0] = long_data[3]*gyro_scale;
 8002524:	f507 5335 	add.w	r3, r7, #11584	@ 0x2d40
 8002528:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	ee07 3a90 	vmov	s15, r3
 8002532:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002536:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800253a:	edd3 7a00 	vldr	s15, [r3]
 800253e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002542:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002546:	f103 0318 	add.w	r3, r3, #24
 800254a:	edc3 7a00 	vstr	s15, [r3]
		 gyro_float[1] = long_data[4]*gyro_scale;
 800254e:	f507 5335 	add.w	r3, r7, #11584	@ 0x2d40
 8002552:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	ee07 3a90 	vmov	s15, r3
 800255c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002560:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002564:	edd3 7a00 	vldr	s15, [r3]
 8002568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800256c:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002570:	f103 031c 	add.w	r3, r3, #28
 8002574:	edc3 7a00 	vstr	s15, [r3]
		 gyro_float[2] = long_data[5]*gyro_scale;
 8002578:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	ee07 3a90 	vmov	s15, r3
 8002582:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002586:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800258a:	edd3 7a00 	vldr	s15, [r3]
 800258e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002592:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002596:	f103 0320 	add.w	r3, r3, #32
 800259a:	edc3 7a00 	vstr	s15, [r3]
		 mag_float[0] = long_data[6]*mag_scale;
 800259e:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80025a2:	f103 0304 	add.w	r3, r3, #4
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	ee07 3a90 	vmov	s15, r3
 80025ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025b0:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80025b4:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 80025b8:	edd3 7a00 	vldr	s15, [r3]
 80025bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c0:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80025c4:	f103 030c 	add.w	r3, r3, #12
 80025c8:	edc3 7a00 	vstr	s15, [r3]
		 mag_float[1] = long_data[7]*mag_scale;
 80025cc:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80025d0:	f103 0308 	add.w	r3, r3, #8
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	ee07 3a90 	vmov	s15, r3
 80025da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025de:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80025e2:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 80025e6:	edd3 7a00 	vldr	s15, [r3]
 80025ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ee:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80025f2:	f103 0310 	add.w	r3, r3, #16
 80025f6:	edc3 7a00 	vstr	s15, [r3]
		 mag_float[2] = long_data2[0]*mag_scale;
 80025fa:	f507 5335 	add.w	r3, r7, #11584	@ 0x2d40
 80025fe:	f103 030c 	add.w	r3, r3, #12
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	ee07 3a90 	vmov	s15, r3
 8002608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800260c:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002610:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8002614:	edd3 7a00 	vldr	s15, [r3]
 8002618:	ee67 7a27 	vmul.f32	s15, s14, s15
 800261c:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002620:	f103 0314 	add.w	r3, r3, #20
 8002624:	edc3 7a00 	vstr	s15, [r3]

		  timestamps[idx] = last_irq_time;
 8002628:	4b84      	ldr	r3, [pc, #528]	@ (800283c <main+0x12e0>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002630:	f103 0316 	add.w	r3, r3, #22
 8002634:	881b      	ldrh	r3, [r3, #0]
 8002636:	2100      	movs	r1, #0
 8002638:	633a      	str	r2, [r7, #48]	@ 0x30
 800263a:	6379      	str	r1, [r7, #52]	@ 0x34
 800263c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8002640:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8002644:	f5a2 6207 	sub.w	r2, r2, #2160	@ 0x870
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	4413      	add	r3, r2
 800264c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002650:	e9c3 1200 	strd	r1, r2, [r3]
		  datalog[idx][0] = accel_float[0];
 8002654:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002658:	f103 0316 	add.w	r3, r3, #22
 800265c:	881a      	ldrh	r2, [r3, #0]
 800265e:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002662:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8002666:	6819      	ldr	r1, [r3, #0]
 8002668:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800266c:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 8002670:	4613      	mov	r3, r2
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	4413      	add	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4403      	add	r3, r0
 800267a:	6019      	str	r1, [r3, #0]
		  datalog[idx][1] = accel_float[1];
 800267c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002680:	f103 0316 	add.w	r3, r3, #22
 8002684:	881a      	ldrh	r2, [r3, #0]
 8002686:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800268a:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 800268e:	6819      	ldr	r1, [r3, #0]
 8002690:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002694:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 8002698:	4613      	mov	r3, r2
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	4413      	add	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4403      	add	r3, r0
 80026a2:	3304      	adds	r3, #4
 80026a4:	6019      	str	r1, [r3, #0]
		  datalog[idx][2] = accel_float[2];
 80026a6:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80026aa:	f103 0316 	add.w	r3, r3, #22
 80026ae:	881a      	ldrh	r2, [r3, #0]
 80026b0:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80026b4:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 80026b8:	6819      	ldr	r1, [r3, #0]
 80026ba:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80026be:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 80026c2:	4613      	mov	r3, r2
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	4413      	add	r3, r2
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	4403      	add	r3, r0
 80026cc:	3308      	adds	r3, #8
 80026ce:	6019      	str	r1, [r3, #0]
		  datalog[idx][3] = gyro_float[0];
 80026d0:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80026d4:	f103 0316 	add.w	r3, r3, #22
 80026d8:	881a      	ldrh	r2, [r3, #0]
 80026da:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80026de:	f103 0318 	add.w	r3, r3, #24
 80026e2:	6819      	ldr	r1, [r3, #0]
 80026e4:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80026e8:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 80026ec:	4613      	mov	r3, r2
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	4413      	add	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4403      	add	r3, r0
 80026f6:	330c      	adds	r3, #12
 80026f8:	6019      	str	r1, [r3, #0]
		  datalog[idx][4] = gyro_float[1];
 80026fa:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80026fe:	f103 0316 	add.w	r3, r3, #22
 8002702:	881a      	ldrh	r2, [r3, #0]
 8002704:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002708:	f103 031c 	add.w	r3, r3, #28
 800270c:	6819      	ldr	r1, [r3, #0]
 800270e:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002712:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 8002716:	4613      	mov	r3, r2
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	4413      	add	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4403      	add	r3, r0
 8002720:	3310      	adds	r3, #16
 8002722:	6019      	str	r1, [r3, #0]
		  datalog[idx][5] = gyro_float[2];
 8002724:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002728:	f103 0316 	add.w	r3, r3, #22
 800272c:	881a      	ldrh	r2, [r3, #0]
 800272e:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002732:	f103 0320 	add.w	r3, r3, #32
 8002736:	6819      	ldr	r1, [r3, #0]
 8002738:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800273c:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 8002740:	4613      	mov	r3, r2
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	4413      	add	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4403      	add	r3, r0
 800274a:	3314      	adds	r3, #20
 800274c:	6019      	str	r1, [r3, #0]
		  datalog[idx][6] = mag_float[0];
 800274e:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002752:	f103 0316 	add.w	r3, r3, #22
 8002756:	881a      	ldrh	r2, [r3, #0]
 8002758:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 800275c:	f103 030c 	add.w	r3, r3, #12
 8002760:	6819      	ldr	r1, [r3, #0]
 8002762:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002766:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 800276a:	4613      	mov	r3, r2
 800276c:	00db      	lsls	r3, r3, #3
 800276e:	4413      	add	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4403      	add	r3, r0
 8002774:	3318      	adds	r3, #24
 8002776:	6019      	str	r1, [r3, #0]
		  datalog[idx][7] = mag_float[1];
 8002778:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800277c:	f103 0316 	add.w	r3, r3, #22
 8002780:	881a      	ldrh	r2, [r3, #0]
 8002782:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 8002786:	f103 0310 	add.w	r3, r3, #16
 800278a:	6819      	ldr	r1, [r3, #0]
 800278c:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002790:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 8002794:	4613      	mov	r3, r2
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	4413      	add	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4403      	add	r3, r0
 800279e:	331c      	adds	r3, #28
 80027a0:	6019      	str	r1, [r3, #0]
		  datalog[idx][8] = mag_float[2];
 80027a2:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80027a6:	f103 0316 	add.w	r3, r3, #22
 80027aa:	881a      	ldrh	r2, [r3, #0]
 80027ac:	f507 5336 	add.w	r3, r7, #11648	@ 0x2d80
 80027b0:	f103 0314 	add.w	r3, r3, #20
 80027b4:	6819      	ldr	r1, [r3, #0]
 80027b6:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80027ba:	f6a3 508c 	subw	r0, r3, #3468	@ 0xd8c
 80027be:	4613      	mov	r3, r2
 80027c0:	00db      	lsls	r3, r3, #3
 80027c2:	4413      	add	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	4403      	add	r3, r0
 80027c8:	3320      	adds	r3, #32
 80027ca:	6019      	str	r1, [r3, #0]
		  fifo_data_count[idx] = (int16_t)((fifo_data_3[0] << 8) | fifo_data_3[1]);
 80027cc:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80027d0:	f5a3 635b 	sub.w	r3, r3, #3504	@ 0xdb0
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	021b      	lsls	r3, r3, #8
 80027d8:	b21a      	sxth	r2, r3
 80027da:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80027de:	f5a3 635b 	sub.w	r3, r3, #3504	@ 0xdb0
 80027e2:	785b      	ldrb	r3, [r3, #1]
 80027e4:	b21b      	sxth	r3, r3
 80027e6:	4313      	orrs	r3, r2
 80027e8:	b21b      	sxth	r3, r3
 80027ea:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 80027ee:	f102 0216 	add.w	r2, r2, #22
 80027f2:	8812      	ldrh	r2, [r2, #0]
 80027f4:	b299      	uxth	r1, r3
 80027f6:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80027fa:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80027fe:	f6a3 2364 	subw	r3, r3, #2660	@ 0xa64
 8002802:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]


		  idx++;
 8002806:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 800280a:	f103 0316 	add.w	r3, r3, #22
 800280e:	881b      	ldrh	r3, [r3, #0]
 8002810:	3301      	adds	r3, #1
 8002812:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8002816:	f102 0216 	add.w	r2, r2, #22
 800281a:	8013      	strh	r3, [r2, #0]
		  if (idx == ARRAY_SIZE) {
 800281c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002820:	f103 0316 	add.w	r3, r3, #22
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	2bfa      	cmp	r3, #250	@ 0xfa
 8002828:	f040 8129 	bne.w	8002a7e <main+0x1522>
			for (int i = 0; i < ARRAY_SIZE; i++) {
 800282c:	2300      	movs	r3, #0
 800282e:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8002832:	f102 0210 	add.w	r2, r2, #16
 8002836:	6013      	str	r3, [r2, #0]
 8002838:	e107      	b.n	8002a4a <main+0x14ee>
 800283a:	bf00      	nop
 800283c:	20000ec4 	.word	0x20000ec4
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002840:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002844:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8002848:	f5a3 6207 	sub.w	r2, r3, #2160	@ 0x870
 800284c:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002850:	f103 0310 	add.w	r3, r3, #16
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	00db      	lsls	r3, r3, #3
 8002858:	4413      	add	r3, r2
 800285a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800285e:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
						timestamps[i], datalog[i][0], datalog[i][1], datalog[i][2],
 8002862:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002866:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 800286a:	f507 5037 	add.w	r0, r7, #11712	@ 0x2dc0
 800286e:	f100 0010 	add.w	r0, r0, #16
 8002872:	6802      	ldr	r2, [r0, #0]
 8002874:	4613      	mov	r3, r2
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	4413      	add	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	440b      	add	r3, r1
 800287e:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002880:	4618      	mov	r0, r3
 8002882:	f7fd fe81 	bl	8000588 <__aeabi_f2d>
 8002886:	e9c7 0108 	strd	r0, r1, [r7, #32]
						timestamps[i], datalog[i][0], datalog[i][1], datalog[i][2],
 800288a:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800288e:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 8002892:	f507 5437 	add.w	r4, r7, #11712	@ 0x2dc0
 8002896:	f104 0410 	add.w	r4, r4, #16
 800289a:	6822      	ldr	r2, [r4, #0]
 800289c:	4613      	mov	r3, r2
 800289e:	00db      	lsls	r3, r3, #3
 80028a0:	4413      	add	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	440b      	add	r3, r1
 80028a6:	3304      	adds	r3, #4
 80028a8:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7fd fe6c 	bl	8000588 <__aeabi_f2d>
 80028b0:	e9c7 0106 	strd	r0, r1, [r7, #24]
						timestamps[i], datalog[i][0], datalog[i][1], datalog[i][2],
 80028b4:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80028b8:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 80028bc:	f507 5437 	add.w	r4, r7, #11712	@ 0x2dc0
 80028c0:	f104 0410 	add.w	r4, r4, #16
 80028c4:	6822      	ldr	r2, [r4, #0]
 80028c6:	4613      	mov	r3, r2
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	4413      	add	r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	440b      	add	r3, r1
 80028d0:	3308      	adds	r3, #8
 80028d2:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fd fe57 	bl	8000588 <__aeabi_f2d>
 80028da:	e9c7 0104 	strd	r0, r1, [r7, #16]
						datalog[i][3], datalog[i][4], datalog[i][5],
 80028de:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80028e2:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 80028e6:	f507 5437 	add.w	r4, r7, #11712	@ 0x2dc0
 80028ea:	f104 0410 	add.w	r4, r4, #16
 80028ee:	6822      	ldr	r2, [r4, #0]
 80028f0:	4613      	mov	r3, r2
 80028f2:	00db      	lsls	r3, r3, #3
 80028f4:	4413      	add	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	440b      	add	r3, r1
 80028fa:	330c      	adds	r3, #12
 80028fc:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80028fe:	4618      	mov	r0, r3
 8002900:	f7fd fe42 	bl	8000588 <__aeabi_f2d>
 8002904:	e9c7 0102 	strd	r0, r1, [r7, #8]
						datalog[i][3], datalog[i][4], datalog[i][5],
 8002908:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800290c:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 8002910:	f507 5437 	add.w	r4, r7, #11712	@ 0x2dc0
 8002914:	f104 0410 	add.w	r4, r4, #16
 8002918:	6822      	ldr	r2, [r4, #0]
 800291a:	4613      	mov	r3, r2
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	4413      	add	r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	440b      	add	r3, r1
 8002924:	3310      	adds	r3, #16
 8002926:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002928:	4618      	mov	r0, r3
 800292a:	f7fd fe2d 	bl	8000588 <__aeabi_f2d>
 800292e:	e9c7 0100 	strd	r0, r1, [r7]
						datalog[i][3], datalog[i][4], datalog[i][5],
 8002932:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002936:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 800293a:	f507 5437 	add.w	r4, r7, #11712	@ 0x2dc0
 800293e:	f104 0410 	add.w	r4, r4, #16
 8002942:	6822      	ldr	r2, [r4, #0]
 8002944:	4613      	mov	r3, r2
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	4413      	add	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	440b      	add	r3, r1
 800294e:	3314      	adds	r3, #20
 8002950:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002952:	4618      	mov	r0, r3
 8002954:	f7fd fe18 	bl	8000588 <__aeabi_f2d>
 8002958:	4682      	mov	sl, r0
 800295a:	468b      	mov	fp, r1
						datalog[i][6], datalog[i][7], datalog[i][8], fifo_data_count[i]);
 800295c:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8002960:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 8002964:	f507 5437 	add.w	r4, r7, #11712	@ 0x2dc0
 8002968:	f104 0410 	add.w	r4, r4, #16
 800296c:	6822      	ldr	r2, [r4, #0]
 800296e:	4613      	mov	r3, r2
 8002970:	00db      	lsls	r3, r3, #3
 8002972:	4413      	add	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	440b      	add	r3, r1
 8002978:	3318      	adds	r3, #24
 800297a:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 800297c:	4618      	mov	r0, r3
 800297e:	f7fd fe03 	bl	8000588 <__aeabi_f2d>
 8002982:	4680      	mov	r8, r0
 8002984:	4689      	mov	r9, r1
						datalog[i][6], datalog[i][7], datalog[i][8], fifo_data_count[i]);
 8002986:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800298a:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 800298e:	f507 5437 	add.w	r4, r7, #11712	@ 0x2dc0
 8002992:	f104 0410 	add.w	r4, r4, #16
 8002996:	6822      	ldr	r2, [r4, #0]
 8002998:	4613      	mov	r3, r2
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	4413      	add	r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	331c      	adds	r3, #28
 80029a4:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fd fdee 	bl	8000588 <__aeabi_f2d>
 80029ac:	4604      	mov	r4, r0
 80029ae:	460d      	mov	r5, r1
						datalog[i][6], datalog[i][7], datalog[i][8], fifo_data_count[i]);
 80029b0:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80029b4:	f6a3 518c 	subw	r1, r3, #3468	@ 0xd8c
 80029b8:	f507 5637 	add.w	r6, r7, #11712	@ 0x2dc0
 80029bc:	f106 0610 	add.w	r6, r6, #16
 80029c0:	6832      	ldr	r2, [r6, #0]
 80029c2:	4613      	mov	r3, r2
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	4413      	add	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	3320      	adds	r3, #32
 80029ce:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7fd fdd9 	bl	8000588 <__aeabi_f2d>
						datalog[i][6], datalog[i][7], datalog[i][8], fifo_data_count[i]);
 80029d6:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 80029da:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80029de:	f6a3 2264 	subw	r2, r3, #2660	@ 0xa64
 80029e2:	f507 5637 	add.w	r6, r7, #11712	@ 0x2dc0
 80029e6:	f106 0610 	add.w	r6, r6, #16
 80029ea:	6833      	ldr	r3, [r6, #0]
 80029ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80029f0:	9312      	str	r3, [sp, #72]	@ 0x48
 80029f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80029f6:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 80029fa:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 80029fe:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8002a02:	ed97 7b00 	vldr	d7, [r7]
 8002a06:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002a0a:	ed97 7b02 	vldr	d7, [r7, #8]
 8002a0e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002a12:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a16:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002a1a:	ed97 7b06 	vldr	d7, [r7, #24]
 8002a1e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002a22:	ed97 7b08 	vldr	d7, [r7, #32]
 8002a26:	ed8d 7b00 	vstr	d7, [sp]
 8002a2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a2e:	481b      	ldr	r0, [pc, #108]	@ (8002a9c <main+0x1540>)
 8002a30:	f012 fd80 	bl	8015534 <printf>
			for (int i = 0; i < ARRAY_SIZE; i++) {
 8002a34:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002a38:	f103 0310 	add.w	r3, r3, #16
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8002a44:	f102 0210 	add.w	r2, r2, #16
 8002a48:	6013      	str	r3, [r2, #0]
 8002a4a:	f507 5337 	add.w	r3, r7, #11712	@ 0x2dc0
 8002a4e:	f103 0310 	add.w	r3, r3, #16
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2bf9      	cmp	r3, #249	@ 0xf9
 8002a56:	f77f aef3 	ble.w	8002840 <main+0x12e4>
			}
			idx = 0;  // Reset index to start filling the array again
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	f507 5237 	add.w	r2, r7, #11712	@ 0x2dc0
 8002a60:	f102 0216 	add.w	r2, r2, #22
 8002a64:	8013      	strh	r3, [r2, #0]
			modify_register(&device_icm20948.icm20948_states, REG_FIFO_RST, 0b00011111, 0b11111);
 8002a66:	231f      	movs	r3, #31
 8002a68:	221f      	movs	r2, #31
 8002a6a:	2168      	movs	r1, #104	@ 0x68
 8002a6c:	480c      	ldr	r0, [pc, #48]	@ (8002aa0 <main+0x1544>)
 8002a6e:	f000 fc05 	bl	800327c <modify_register>

			modify_register(&device_icm20948.icm20948_states, REG_FIFO_RST, 0b00011111, 0b11110);
 8002a72:	231e      	movs	r3, #30
 8002a74:	221f      	movs	r2, #31
 8002a76:	2168      	movs	r1, #104	@ 0x68
 8002a78:	4809      	ldr	r0, [pc, #36]	@ (8002aa0 <main+0x1544>)
 8002a7a:	f000 fbff 	bl	800327c <modify_register>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a7e:	b672      	cpsid	i
}
 8002a80:	bf00      	nop

		  }
		__disable_irq();
		irq_from_device &= ~TO_MASK(ACCEL_INT_Pin);
 8002a82:	4b08      	ldr	r3, [pc, #32]	@ (8002aa4 <main+0x1548>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	4b05      	ldr	r3, [pc, #20]	@ (8002aa4 <main+0x1548>)
 8002a90:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002a92:	b662      	cpsie	i
}
 8002a94:	bf00      	nop
	  if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 8002a96:	f7ff bb94 	b.w	80021c2 <main+0xc66>
 8002a9a:	bf00      	nop
 8002a9c:	08019fe0 	.word	0x08019fe0
 8002aa0:	200009c0 	.word	0x200009c0
 8002aa4:	20000988 	.word	0x20000988

08002aa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b094      	sub	sp, #80	@ 0x50
 8002aac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002aae:	f107 031c 	add.w	r3, r7, #28
 8002ab2:	2234      	movs	r2, #52	@ 0x34
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f012 ff32 	bl	8015920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002abc:	f107 0308 	add.w	r3, r7, #8
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	605a      	str	r2, [r3, #4]
 8002ac6:	609a      	str	r2, [r3, #8]
 8002ac8:	60da      	str	r2, [r3, #12]
 8002aca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002acc:	2300      	movs	r3, #0
 8002ace:	607b      	str	r3, [r7, #4]
 8002ad0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b84 <SystemClock_Config+0xdc>)
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad4:	4a2b      	ldr	r2, [pc, #172]	@ (8002b84 <SystemClock_Config+0xdc>)
 8002ad6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ada:	6413      	str	r3, [r2, #64]	@ 0x40
 8002adc:	4b29      	ldr	r3, [pc, #164]	@ (8002b84 <SystemClock_Config+0xdc>)
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae4:	607b      	str	r3, [r7, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ae8:	2300      	movs	r3, #0
 8002aea:	603b      	str	r3, [r7, #0]
 8002aec:	4b26      	ldr	r3, [pc, #152]	@ (8002b88 <SystemClock_Config+0xe0>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a25      	ldr	r2, [pc, #148]	@ (8002b88 <SystemClock_Config+0xe0>)
 8002af2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002af6:	6013      	str	r3, [r2, #0]
 8002af8:	4b23      	ldr	r3, [pc, #140]	@ (8002b88 <SystemClock_Config+0xe0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b00:	603b      	str	r3, [r7, #0]
 8002b02:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b04:	2302      	movs	r3, #2
 8002b06:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b0c:	2310      	movs	r3, #16
 8002b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b10:	2302      	movs	r3, #2
 8002b12:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b14:	2300      	movs	r3, #0
 8002b16:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002b18:	2308      	movs	r3, #8
 8002b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002b1c:	23b4      	movs	r3, #180	@ 0xb4
 8002b1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b20:	2302      	movs	r3, #2
 8002b22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002b24:	2302      	movs	r3, #2
 8002b26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b2c:	f107 031c 	add.w	r3, r7, #28
 8002b30:	4618      	mov	r0, r3
 8002b32:	f00e f951 	bl	8010dd8 <HAL_RCC_OscConfig>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002b3c:	f000 fbee 	bl	800331c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002b40:	f00d fdb0 	bl	80106a4 <HAL_PWREx_EnableOverDrive>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002b4a:	f000 fbe7 	bl	800331c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b4e:	230f      	movs	r3, #15
 8002b50:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b52:	2302      	movs	r3, #2
 8002b54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b56:	2300      	movs	r3, #0
 8002b58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b5a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b64:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b66:	f107 0308 	add.w	r3, r7, #8
 8002b6a:	2105      	movs	r1, #5
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f00d fde9 	bl	8010744 <HAL_RCC_ClockConfig>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002b78:	f000 fbd0 	bl	800331c <Error_Handler>
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	3750      	adds	r7, #80	@ 0x50
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40023800 	.word	0x40023800
 8002b88:	40007000 	.word	0x40007000

08002b8c <sensor_event_cb>:
/*
 * Callback called upon sensor event reception
 * This function is called in the same context as inv_device_poll()
 */
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg)
{
 8002b8c:	b5b0      	push	{r4, r5, r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af06      	add	r7, sp, #24
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
	(void)arg;
	/*
	 * In normal mode, display sensor event over UART messages
	 */

	if(event->status == INV_SENSOR_STATUS_DATA_UPDATED) {
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f040 8242 	bne.w	8003024 <sensor_event_cb+0x498>

		switch(INV_SENSOR_ID_TO_TYPE(event->sensor)) {
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	2b20      	cmp	r3, #32
 8002bac:	f200 822e 	bhi.w	800300c <sensor_event_cb+0x480>
 8002bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb8 <sensor_event_cb+0x2c>)
 8002bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb6:	bf00      	nop
 8002bb8:	08002c71 	.word	0x08002c71
 8002bbc:	08002d29 	.word	0x08002d29
 8002bc0:	08002f41 	.word	0x08002f41
 8002bc4:	08002ccd 	.word	0x08002ccd
 8002bc8:	0800300d 	.word	0x0800300d
 8002bcc:	0800300d 	.word	0x0800300d
 8002bd0:	0800300d 	.word	0x0800300d
 8002bd4:	0800300d 	.word	0x0800300d
 8002bd8:	08002c71 	.word	0x08002c71
 8002bdc:	08002c71 	.word	0x08002c71
 8002be0:	08002ecd 	.word	0x08002ecd
 8002be4:	0800300d 	.word	0x0800300d
 8002be8:	0800300d 	.word	0x0800300d
 8002bec:	08002e29 	.word	0x08002e29
 8002bf0:	08002ecd 	.word	0x08002ecd
 8002bf4:	08002d85 	.word	0x08002d85
 8002bf8:	0800300d 	.word	0x0800300d
 8002bfc:	0800300d 	.word	0x0800300d
 8002c00:	08002fed 	.word	0x08002fed
 8002c04:	08002ecd 	.word	0x08002ecd
 8002c08:	0800300d 	.word	0x0800300d
 8002c0c:	0800300d 	.word	0x0800300d
 8002c10:	0800300d 	.word	0x0800300d
 8002c14:	0800300d 	.word	0x0800300d
 8002c18:	0800300d 	.word	0x0800300d
 8002c1c:	08002fc1 	.word	0x08002fc1
 8002c20:	0800300d 	.word	0x0800300d
 8002c24:	0800300d 	.word	0x0800300d
 8002c28:	0800300d 	.word	0x0800300d
 8002c2c:	0800300d 	.word	0x0800300d
 8002c30:	0800300d 	.word	0x0800300d
 8002c34:	08002c3d 	.word	0x08002c3d
 8002c38:	08002c3d 	.word	0x08002c3d
		case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
		case INV_SENSOR_TYPE_RAW_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (lsb): %llu %d %d %d",
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f001 fdf3 	bl	800482c <inv_sensor_str>
 8002c46:	4605      	mov	r5, r0
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	6909      	ldr	r1, [r1, #16]
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	6940      	ldr	r0, [r0, #20]
 8002c56:	687c      	ldr	r4, [r7, #4]
 8002c58:	69a4      	ldr	r4, [r4, #24]
 8002c5a:	9404      	str	r4, [sp, #16]
 8002c5c:	9003      	str	r0, [sp, #12]
 8002c5e:	9102      	str	r1, [sp, #8]
 8002c60:	e9cd 2300 	strd	r2, r3, [sp]
 8002c64:	462a      	mov	r2, r5
 8002c66:	49cd      	ldr	r1, [pc, #820]	@ (8002f9c <sensor_event_cb+0x410>)
 8002c68:	2003      	movs	r0, #3
 8002c6a:	f00c fe19 	bl	800f8a0 <inv_msg>
					event->timestamp,
					(int)event->data.raw3d.vect[0],
					(int)event->data.raw3d.vect[1],
					(int)event->data.raw3d.vect[2]);

			break;
 8002c6e:	e1d9      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ACCELEROMETER:
		case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
		case INV_SENSOR_TYPE_GRAVITY:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mg): %d %d %d", inv_sensor_str(event->sensor),
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f001 fdd9 	bl	800482c <inv_sensor_str>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c82:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8002fa0 <sensor_event_cb+0x414>
 8002c86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c8a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c94:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8002fa0 <sensor_event_cb+0x414>
 8002c98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ca0:	ee17 1a90 	vmov	r1, s15
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	edd3 7a06 	vldr	s15, [r3, #24]
 8002caa:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8002fa0 <sensor_event_cb+0x414>
 8002cae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cb6:	ee17 3a90 	vmov	r3, s15
 8002cba:	9301      	str	r3, [sp, #4]
 8002cbc:	9100      	str	r1, [sp, #0]
 8002cbe:	ee16 3a90 	vmov	r3, s13
 8002cc2:	49b8      	ldr	r1, [pc, #736]	@ (8002fa4 <sensor_event_cb+0x418>)
 8002cc4:	2003      	movs	r0, #3
 8002cc6:	f00c fdeb 	bl	800f8a0 <inv_msg>
					(int)(event->data.acc.vect[0]*1000),
					(int)(event->data.acc.vect[1]*1000),
					(int)(event->data.acc.vect[2]*1000));
			break;
 8002cca:	e1ab      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d", inv_sensor_str(event->sensor),
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f001 fdab 	bl	800482c <inv_sensor_str>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	edd3 7a04 	vldr	s15, [r3, #16]
 8002cde:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8002fa0 <sensor_event_cb+0x414>
 8002ce2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ce6:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cf0:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8002fa0 <sensor_event_cb+0x414>
 8002cf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cfc:	ee17 1a90 	vmov	r1, s15
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d06:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8002fa0 <sensor_event_cb+0x414>
 8002d0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d12:	ee17 3a90 	vmov	r3, s15
 8002d16:	9301      	str	r3, [sp, #4]
 8002d18:	9100      	str	r1, [sp, #0]
 8002d1a:	ee16 3a90 	vmov	r3, s13
 8002d1e:	49a2      	ldr	r1, [pc, #648]	@ (8002fa8 <sensor_event_cb+0x41c>)
 8002d20:	2003      	movs	r0, #3
 8002d22:	f00c fdbd 	bl	800f8a0 <inv_msg>
					(int)(event->data.gyr.vect[0]*1000),
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000));
			break;
 8002d26:	e17d      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d", inv_sensor_str(event->sensor),
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f001 fd7d 	bl	800482c <inv_sensor_str>
 8002d32:	4602      	mov	r2, r0
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d3a:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8002fa0 <sensor_event_cb+0x414>
 8002d3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d42:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d4c:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8002fa0 <sensor_event_cb+0x414>
 8002d50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d58:	ee17 1a90 	vmov	r1, s15
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d62:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8002fa0 <sensor_event_cb+0x414>
 8002d66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d6e:	ee17 3a90 	vmov	r3, s15
 8002d72:	9301      	str	r3, [sp, #4]
 8002d74:	9100      	str	r1, [sp, #0]
 8002d76:	ee16 3a90 	vmov	r3, s13
 8002d7a:	498c      	ldr	r1, [pc, #560]	@ (8002fac <sensor_event_cb+0x420>)
 8002d7c:	2003      	movs	r0, #3
 8002d7e:	f00c fd8f 	bl	800f8a0 <inv_msg>
					(int)(event->data.mag.vect[0]*1000),
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000));
			break;
 8002d82:	e14f      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f001 fd4f 	bl	800482c <inv_sensor_str>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d96:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8002fa0 <sensor_event_cb+0x414>
 8002d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d9e:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	edd3 7a05 	vldr	s15, [r3, #20]
 8002da8:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8002fa0 <sensor_event_cb+0x414>
 8002dac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002db4:	ee17 1a90 	vmov	r1, s15
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	edd3 7a06 	vldr	s15, [r3, #24]
 8002dbe:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8002fa0 <sensor_event_cb+0x414>
 8002dc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002dca:	ee17 0a90 	vmov	r0, s15
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	edd3 7a07 	vldr	s15, [r3, #28]
 8002dd4:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8002fa0 <sensor_event_cb+0x414>
 8002dd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ddc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002de0:	ee17 4a90 	vmov	r4, s15
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	edd3 7a08 	vldr	s15, [r3, #32]
 8002dea:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8002fa0 <sensor_event_cb+0x414>
 8002dee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002df2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002df6:	ee17 5a90 	vmov	r5, s15
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002e00:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002fa0 <sensor_event_cb+0x414>
 8002e04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e0c:	ee17 3a90 	vmov	r3, s15
 8002e10:	9304      	str	r3, [sp, #16]
 8002e12:	9503      	str	r5, [sp, #12]
 8002e14:	9402      	str	r4, [sp, #8]
 8002e16:	9001      	str	r0, [sp, #4]
 8002e18:	9100      	str	r1, [sp, #0]
 8002e1a:	ee16 3a90 	vmov	r3, s13
 8002e1e:	4964      	ldr	r1, [pc, #400]	@ (8002fb0 <sensor_event_cb+0x424>)
 8002e20:	2003      	movs	r0, #3
 8002e22:	f00c fd3d 	bl	800f8a0 <inv_msg>
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000),
					(int)(event->data.gyr.bias[0]*1000),
					(int)(event->data.gyr.bias[1]*1000),
					(int)(event->data.gyr.bias[2]*1000));
			break;
 8002e26:	e0fd      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f001 fcfd 	bl	800482c <inv_sensor_str>
 8002e32:	4602      	mov	r2, r0
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e3a:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002fa0 <sensor_event_cb+0x414>
 8002e3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e42:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e4c:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8002fa0 <sensor_event_cb+0x414>
 8002e50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e58:	ee17 1a90 	vmov	r1, s15
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002e62:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8002fa0 <sensor_event_cb+0x414>
 8002e66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e6e:	ee17 0a90 	vmov	r0, s15
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e78:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002fa0 <sensor_event_cb+0x414>
 8002e7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e84:	ee17 4a90 	vmov	r4, s15
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	edd3 7a08 	vldr	s15, [r3, #32]
 8002e8e:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002fa0 <sensor_event_cb+0x414>
 8002e92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e9a:	ee17 5a90 	vmov	r5, s15
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002ea4:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002fa0 <sensor_event_cb+0x414>
 8002ea8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002eac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002eb0:	ee17 3a90 	vmov	r3, s15
 8002eb4:	9304      	str	r3, [sp, #16]
 8002eb6:	9503      	str	r5, [sp, #12]
 8002eb8:	9402      	str	r4, [sp, #8]
 8002eba:	9001      	str	r0, [sp, #4]
 8002ebc:	9100      	str	r1, [sp, #0]
 8002ebe:	ee16 3a90 	vmov	r3, s13
 8002ec2:	493c      	ldr	r1, [pc, #240]	@ (8002fb4 <sensor_event_cb+0x428>)
 8002ec4:	2003      	movs	r0, #3
 8002ec6:	f00c fceb 	bl	800f8a0 <inv_msg>
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000),
					(int)(event->data.mag.bias[0]*1000),
					(int)(event->data.mag.bias[1]*1000),
					(int)(event->data.mag.bias[2]*1000));
			break;
 8002eca:	e0ab      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d %d ", inv_sensor_str(event->sensor),
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f001 fcab 	bl	800482c <inv_sensor_str>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ede:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002fa0 <sensor_event_cb+0x414>
 8002ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee6:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	edd3 7a05 	vldr	s15, [r3, #20]
 8002ef0:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002fa0 <sensor_event_cb+0x414>
 8002ef4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ef8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002efc:	ee17 1a90 	vmov	r1, s15
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	edd3 7a06 	vldr	s15, [r3, #24]
 8002f06:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002fa0 <sensor_event_cb+0x414>
 8002f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f12:	ee17 0a90 	vmov	r0, s15
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	edd3 7a07 	vldr	s15, [r3, #28]
 8002f1c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002fa0 <sensor_event_cb+0x414>
 8002f20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f28:	ee17 3a90 	vmov	r3, s15
 8002f2c:	9302      	str	r3, [sp, #8]
 8002f2e:	9001      	str	r0, [sp, #4]
 8002f30:	9100      	str	r1, [sp, #0]
 8002f32:	ee16 3a90 	vmov	r3, s13
 8002f36:	4920      	ldr	r1, [pc, #128]	@ (8002fb8 <sensor_event_cb+0x42c>)
 8002f38:	2003      	movs	r0, #3
 8002f3a:	f00c fcb1 	bl	800f8a0 <inv_msg>
					(int)(event->data.quaternion.quat[0]*1000),
					(int)(event->data.quaternion.quat[1]*1000),
					(int)(event->data.quaternion.quat[2]*1000),
					(int)(event->data.quaternion.quat[3]*1000));
			break;
 8002f3e:	e071      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ORIENTATION:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d ", inv_sensor_str(event->sensor),
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f001 fc71 	bl	800482c <inv_sensor_str>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f52:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002fa0 <sensor_event_cb+0x414>
 8002f56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f5a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f64:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002fa0 <sensor_event_cb+0x414>
 8002f68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f70:	ee17 1a90 	vmov	r1, s15
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	edd3 7a06 	vldr	s15, [r3, #24]
 8002f7a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002fa0 <sensor_event_cb+0x414>
 8002f7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f86:	ee17 3a90 	vmov	r3, s15
 8002f8a:	9301      	str	r3, [sp, #4]
 8002f8c:	9100      	str	r1, [sp, #0]
 8002f8e:	ee16 3a90 	vmov	r3, s13
 8002f92:	490a      	ldr	r1, [pc, #40]	@ (8002fbc <sensor_event_cb+0x430>)
 8002f94:	2003      	movs	r0, #3
 8002f96:	f00c fc83 	bl	800f8a0 <inv_msg>
					(int)(event->data.orientation.x*1000),
					(int)(event->data.orientation.y*1000),
					(int)(event->data.orientation.z*1000));
			break;
 8002f9a:	e043      	b.n	8003024 <sensor_event_cb+0x498>
 8002f9c:	0801a038 	.word	0x0801a038
 8002fa0:	447a0000 	.word	0x447a0000
 8002fa4:	0801a05c 	.word	0x0801a05c
 8002fa8:	0801a07c 	.word	0x0801a07c
 8002fac:	0801a09c 	.word	0x0801a09c
 8002fb0:	0801a0bc 	.word	0x0801a0bc
 8002fb4:	0801a0e4 	.word	0x0801a0e4
 8002fb8:	0801a10c 	.word	0x0801a10c
 8002fbc:	0801a130 	.word	0x0801a130
		case INV_SENSOR_TYPE_BAC:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %d %s", inv_sensor_str(event->sensor),
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f001 fc31 	bl	800482c <inv_sensor_str>
 8002fca:	4605      	mov	r5, r0
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691c      	ldr	r4, [r3, #16]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f000 f8af 	bl	8003138 <activityName>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	9300      	str	r3, [sp, #0]
 8002fde:	4623      	mov	r3, r4
 8002fe0:	462a      	mov	r2, r5
 8002fe2:	4912      	ldr	r1, [pc, #72]	@ (800302c <sensor_event_cb+0x4a0>)
 8002fe4:	2003      	movs	r0, #3
 8002fe6:	f00c fc5b 	bl	800f8a0 <inv_msg>
					event->data.bac.event, activityName(event->data.bac.event));
			break;
 8002fea:	e01b      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_COUNTER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %lu", inv_sensor_str(event->sensor),
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f001 fc1b 	bl	800482c <inv_sensor_str>
 8002ff6:	4601      	mov	r1, r0
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002ffe:	4613      	mov	r3, r2
 8003000:	460a      	mov	r2, r1
 8003002:	490b      	ldr	r1, [pc, #44]	@ (8003030 <sensor_event_cb+0x4a4>)
 8003004:	2003      	movs	r0, #3
 8003006:	f00c fc4b 	bl	800f8a0 <inv_msg>
					(unsigned long)event->data.step.count);
			break;
 800300a:	e00b      	b.n	8003024 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_DETECTOR:
		case INV_SENSOR_TYPE_SMD:
		case INV_SENSOR_TYPE_B2S:
		case INV_SENSOR_TYPE_TILT_DETECTOR:
		default:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : ...", inv_sensor_str(event->sensor));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f001 fc0b 	bl	800482c <inv_sensor_str>
 8003016:	4603      	mov	r3, r0
 8003018:	461a      	mov	r2, r3
 800301a:	4906      	ldr	r1, [pc, #24]	@ (8003034 <sensor_event_cb+0x4a8>)
 800301c:	2003      	movs	r0, #3
 800301e:	f00c fc3f 	bl	800f8a0 <inv_msg>
			break;
 8003022:	bf00      	nop
		}
	}
}
 8003024:	bf00      	nop
 8003026:	3708      	adds	r7, #8
 8003028:	46bd      	mov	sp, r7
 800302a:	bdb0      	pop	{r4, r5, r7, pc}
 800302c:	0801a150 	.word	0x0801a150
 8003030:	0801a168 	.word	0x0801a168
 8003034:	0801a17c 	.word	0x0801a17c

08003038 <check_rc>:

static void check_rc(int rc)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
	if(rc == -1) {
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003046:	d106      	bne.n	8003056 <check_rc+0x1e>
		INV_MSG(INV_MSG_LEVEL_INFO, "BAD RC=%d", rc);
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	4905      	ldr	r1, [pc, #20]	@ (8003060 <check_rc+0x28>)
 800304c:	2003      	movs	r0, #3
 800304e:	f00c fc27 	bl	800f8a0 <inv_msg>
		while(1);
 8003052:	bf00      	nop
 8003054:	e7fd      	b.n	8003052 <check_rc+0x1a>
	}
}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	0801a190 	.word	0x0801a190

08003064 <msg_printer>:

static void msg_printer(int level, const char * str, va_list ap)
{
 8003064:	b5b0      	push	{r4, r5, r7, lr}
 8003066:	b08c      	sub	sp, #48	@ 0x30
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
#ifdef INV_MSG_ENABLE
	static char out_str[256]; /* static to limit stack usage */
	unsigned idx = 0;
 8003070:	2300      	movs	r3, #0
 8003072:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const char * ptr = out_str;
 8003074:	4b2b      	ldr	r3, [pc, #172]	@ (8003124 <msg_printer+0xc0>)
 8003076:	62bb      	str	r3, [r7, #40]	@ 0x28
	const char * s[INV_MSG_LEVEL_MAX] = {
 8003078:	4b2b      	ldr	r3, [pc, #172]	@ (8003128 <msg_printer+0xc4>)
 800307a:	f107 0410 	add.w	r4, r7, #16
 800307e:	461d      	mov	r5, r3
 8003080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003084:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003088:	e884 0003 	stmia.w	r4, {r0, r1}
		"[I] ", // INV_MSG_LEVEL_INFO
		"[V] ", // INV_MSG_LEVEL_VERBOSE
		"[D] ", // INV_MSG_LEVEL_DEBUG
	};

	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "%s", s[level]);
 800308c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800308e:	4a25      	ldr	r2, [pc, #148]	@ (8003124 <msg_printer+0xc0>)
 8003090:	1898      	adds	r0, r3, r2
 8003092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003094:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	3330      	adds	r3, #48	@ 0x30
 800309e:	443b      	add	r3, r7
 80030a0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80030a4:	4a21      	ldr	r2, [pc, #132]	@ (800312c <msg_printer+0xc8>)
 80030a6:	f012 fa57 	bl	8015558 <snprintf>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030b0:	4413      	add	r3, r2
 80030b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 80030b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030b6:	2bff      	cmp	r3, #255	@ 0xff
 80030b8:	d82c      	bhi.n	8003114 <msg_printer+0xb0>
		return;
	idx += vsnprintf(&out_str[idx], sizeof(out_str) - idx, str, ap);
 80030ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030bc:	4a19      	ldr	r2, [pc, #100]	@ (8003124 <msg_printer+0xc0>)
 80030be:	1898      	adds	r0, r3, r2
 80030c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030c2:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	f012 fae7 	bl	801569c <vsnprintf>
 80030ce:	4603      	mov	r3, r0
 80030d0:	461a      	mov	r2, r3
 80030d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d4:	4413      	add	r3, r2
 80030d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 80030d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030da:	2bff      	cmp	r3, #255	@ 0xff
 80030dc:	d81c      	bhi.n	8003118 <msg_printer+0xb4>
		return;
	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "\r\n");
 80030de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e0:	4a10      	ldr	r2, [pc, #64]	@ (8003124 <msg_printer+0xc0>)
 80030e2:	1898      	adds	r0, r3, r2
 80030e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e6:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80030ea:	4a11      	ldr	r2, [pc, #68]	@ (8003130 <msg_printer+0xcc>)
 80030ec:	4619      	mov	r1, r3
 80030ee:	f012 fa33 	bl	8015558 <snprintf>
 80030f2:	4603      	mov	r3, r0
 80030f4:	461a      	mov	r2, r3
 80030f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f8:	4413      	add	r3, r2
 80030fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 80030fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030fe:	2bff      	cmp	r3, #255	@ 0xff
 8003100:	d80c      	bhi.n	800311c <msg_printer+0xb8>
		return;

	// Transmit the message over UART
	HAL_UART_Transmit(&huart2, (uint8_t*)out_str, idx, HAL_MAX_DELAY);
 8003102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003104:	b29a      	uxth	r2, r3
 8003106:	f04f 33ff 	mov.w	r3, #4294967295
 800310a:	4906      	ldr	r1, [pc, #24]	@ (8003124 <msg_printer+0xc0>)
 800310c:	4809      	ldr	r0, [pc, #36]	@ (8003134 <msg_printer+0xd0>)
 800310e:	f00f fc03 	bl	8012918 <HAL_UART_Transmit>
 8003112:	e004      	b.n	800311e <msg_printer+0xba>
		return;
 8003114:	bf00      	nop
 8003116:	e002      	b.n	800311e <msg_printer+0xba>
		return;
 8003118:	bf00      	nop
 800311a:	e000      	b.n	800311e <msg_printer+0xba>
		return;
 800311c:	bf00      	nop

#else
	(void)level, (void)str, (void)ap;
#endif
}
 800311e:	3730      	adds	r7, #48	@ 0x30
 8003120:	46bd      	mov	sp, r7
 8003122:	bdb0      	pop	{r4, r5, r7, pc}
 8003124:	20000ec8 	.word	0x20000ec8
 8003128:	0801a1d0 	.word	0x0801a1d0
 800312c:	0801a19c 	.word	0x0801a19c
 8003130:	0801a1a0 	.word	0x0801a1a0
 8003134:	20001174 	.word	0x20001174

08003138 <activityName>:

const char * activityName(int act)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
	switch(act) {
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3306      	adds	r3, #6
 8003144:	2b0c      	cmp	r3, #12
 8003146:	d835      	bhi.n	80031b4 <activityName+0x7c>
 8003148:	a201      	add	r2, pc, #4	@ (adr r2, 8003150 <activityName+0x18>)
 800314a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314e:	bf00      	nop
 8003150:	080031b1 	.word	0x080031b1
 8003154:	080031ad 	.word	0x080031ad
 8003158:	080031a9 	.word	0x080031a9
 800315c:	080031a5 	.word	0x080031a5
 8003160:	080031a1 	.word	0x080031a1
 8003164:	0800319d 	.word	0x0800319d
 8003168:	080031b5 	.word	0x080031b5
 800316c:	08003185 	.word	0x08003185
 8003170:	08003189 	.word	0x08003189
 8003174:	0800318d 	.word	0x0800318d
 8003178:	08003191 	.word	0x08003191
 800317c:	08003195 	.word	0x08003195
 8003180:	08003199 	.word	0x08003199
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_BEGIN:          return "BEGIN IN_VEHICLE";
 8003184:	4b0f      	ldr	r3, [pc, #60]	@ (80031c4 <activityName+0x8c>)
 8003186:	e016      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_BEGIN:             return "BEGIN WALKING";
 8003188:	4b0f      	ldr	r3, [pc, #60]	@ (80031c8 <activityName+0x90>)
 800318a:	e014      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN:             return "BEGIN RUNNING";
 800318c:	4b0f      	ldr	r3, [pc, #60]	@ (80031cc <activityName+0x94>)
 800318e:	e012      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN:          return "BEGIN ON_BICYCLE";
 8003190:	4b0f      	ldr	r3, [pc, #60]	@ (80031d0 <activityName+0x98>)
 8003192:	e010      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN:                return "BEGIN TILT";
 8003194:	4b0f      	ldr	r3, [pc, #60]	@ (80031d4 <activityName+0x9c>)
 8003196:	e00e      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN:               return "BEGIN STILL";
 8003198:	4b0f      	ldr	r3, [pc, #60]	@ (80031d8 <activityName+0xa0>)
 800319a:	e00c      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_END:            return "END IN_VEHICLE";
 800319c:	4b0f      	ldr	r3, [pc, #60]	@ (80031dc <activityName+0xa4>)
 800319e:	e00a      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_END:               return "END WALKING";
 80031a0:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <activityName+0xa8>)
 80031a2:	e008      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_END:               return "END RUNNING";
 80031a4:	4b0f      	ldr	r3, [pc, #60]	@ (80031e4 <activityName+0xac>)
 80031a6:	e006      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_END:            return "END ON_BICYCLE";
 80031a8:	4b0f      	ldr	r3, [pc, #60]	@ (80031e8 <activityName+0xb0>)
 80031aa:	e004      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_END:                  return "END TILT";
 80031ac:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <activityName+0xb4>)
 80031ae:	e002      	b.n	80031b6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_END:                 return "END STILL";
 80031b0:	4b0f      	ldr	r3, [pc, #60]	@ (80031f0 <activityName+0xb8>)
 80031b2:	e000      	b.n	80031b6 <activityName+0x7e>
	default:                                                 return "unknown activity!";
 80031b4:	4b0f      	ldr	r3, [pc, #60]	@ (80031f4 <activityName+0xbc>)
	}
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	0801a1e8 	.word	0x0801a1e8
 80031c8:	0801a1fc 	.word	0x0801a1fc
 80031cc:	0801a20c 	.word	0x0801a20c
 80031d0:	0801a21c 	.word	0x0801a21c
 80031d4:	0801a230 	.word	0x0801a230
 80031d8:	0801a23c 	.word	0x0801a23c
 80031dc:	0801a248 	.word	0x0801a248
 80031e0:	0801a258 	.word	0x0801a258
 80031e4:	0801a264 	.word	0x0801a264
 80031e8:	0801a270 	.word	0x0801a270
 80031ec:	0801a280 	.word	0x0801a280
 80031f0:	0801a28c 	.word	0x0801a28c
 80031f4:	0801a298 	.word	0x0801a298

080031f8 <inv_icm20948_sleep_us>:

void inv_icm20948_sleep_us(int us)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
	delay_us(us);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4618      	mov	r0, r3
 8003204:	f7fd fece 	bl	8000fa4 <delay_us>
}
 8003208:	bf00      	nop
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <inv_icm20948_get_time_us>:

uint64_t inv_icm20948_get_time_us(void) {
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
//	return timer_get_counter(TIMEBASE_TIMER);
	return TIMEBASE_TIMER->CNT;
 8003214:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321a:	2200      	movs	r2, #0
 800321c:	4618      	mov	r0, r3
 800321e:	4611      	mov	r1, r2
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
}
 8003224:	4610      	mov	r0, r2
 8003226:	4619      	mov	r1, r3
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <ext_interrupt_cb>:

void ext_interrupt_cb(void * context, int int_num)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
	(void)context;
	last_irq_time = inv_icm20948_get_time_us();
 800323a:	f7ff ffe9 	bl	8003210 <inv_icm20948_get_time_us>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4b05      	ldr	r3, [pc, #20]	@ (8003258 <ext_interrupt_cb+0x28>)
 8003244:	601a      	str	r2, [r3, #0]
	irq_from_device = TO_MASK(int_num);
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	b29a      	uxth	r2, r3
 800324a:	4b04      	ldr	r3, [pc, #16]	@ (800325c <ext_interrupt_cb+0x2c>)
 800324c:	801a      	strh	r2, [r3, #0]
}
 800324e:	bf00      	nop
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20000ec4 	.word	0x20000ec4
 800325c:	20000988 	.word	0x20000988

08003260 <HAL_GPIO_EXTI_Callback>:

// EXTI Line9 External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	80fb      	strh	r3, [r7, #6]
	ext_interrupt_cb(0, ACCEL_INT_Pin);
 800326a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800326e:	2000      	movs	r0, #0
 8003270:	f7ff ffde 	bl	8003230 <ext_interrupt_cb>
}
 8003274:	bf00      	nop
 8003276:	3708      	adds	r7, #8
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <modify_register>:

void modify_register(struct inv_icm20948 * s, uint16_t reg, unsigned char mask, unsigned char value) {
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	4608      	mov	r0, r1
 8003286:	4611      	mov	r1, r2
 8003288:	461a      	mov	r2, r3
 800328a:	4603      	mov	r3, r0
 800328c:	807b      	strh	r3, [r7, #2]
 800328e:	460b      	mov	r3, r1
 8003290:	707b      	strb	r3, [r7, #1]
 8003292:	4613      	mov	r3, r2
 8003294:	703b      	strb	r3, [r7, #0]
    unsigned char data[6];  // Adjust the size based on maximum data size needed
    unsigned char originalValue;

    // Read the current register value
    inv_icm20948_read_mems_reg(s, reg, 1, data);
 8003296:	f107 0308 	add.w	r3, r7, #8
 800329a:	8879      	ldrh	r1, [r7, #2]
 800329c:	2201      	movs	r2, #1
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f00c f882 	bl	800f3a8 <inv_icm20948_read_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Read from %u : %u", reg, data[0]);
 80032a4:	887a      	ldrh	r2, [r7, #2]
 80032a6:	7a3b      	ldrb	r3, [r7, #8]
 80032a8:	4919      	ldr	r1, [pc, #100]	@ (8003310 <modify_register+0x94>)
 80032aa:	2003      	movs	r0, #3
 80032ac:	f00c faf8 	bl	800f8a0 <inv_msg>

    // Modify the register value based on mask and provided value
    originalValue = data[0];
 80032b0:	7a3b      	ldrb	r3, [r7, #8]
 80032b2:	73fb      	strb	r3, [r7, #15]
    data[0] = (originalValue & ~mask) | (value & mask);  // Apply mask: clear bits using ~mask, then set from value
 80032b4:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80032b8:	43db      	mvns	r3, r3
 80032ba:	b25a      	sxtb	r2, r3
 80032bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032c0:	4013      	ands	r3, r2
 80032c2:	b25a      	sxtb	r2, r3
 80032c4:	7839      	ldrb	r1, [r7, #0]
 80032c6:	787b      	ldrb	r3, [r7, #1]
 80032c8:	400b      	ands	r3, r1
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	b25b      	sxtb	r3, r3
 80032ce:	4313      	orrs	r3, r2
 80032d0:	b25b      	sxtb	r3, r3
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	723b      	strb	r3, [r7, #8]

    // Write the modified value back to the register
    inv_icm20948_write_single_mems_reg(s, reg, data[0]);
 80032d6:	7a3a      	ldrb	r2, [r7, #8]
 80032d8:	887b      	ldrh	r3, [r7, #2]
 80032da:	4619      	mov	r1, r3
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f00c f807 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Wrote to %u : %u", reg, data[0]);
 80032e2:	887a      	ldrh	r2, [r7, #2]
 80032e4:	7a3b      	ldrb	r3, [r7, #8]
 80032e6:	490b      	ldr	r1, [pc, #44]	@ (8003314 <modify_register+0x98>)
 80032e8:	2003      	movs	r0, #3
 80032ea:	f00c fad9 	bl	800f8a0 <inv_msg>

    // Confirm the write by reading back the register
    inv_icm20948_read_mems_reg(s, reg, 1, data);
 80032ee:	f107 0308 	add.w	r3, r7, #8
 80032f2:	8879      	ldrh	r1, [r7, #2]
 80032f4:	2201      	movs	r2, #1
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f00c f856 	bl	800f3a8 <inv_icm20948_read_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Confirmed from %u : %u", reg, data[0]);
 80032fc:	887a      	ldrh	r2, [r7, #2]
 80032fe:	7a3b      	ldrb	r3, [r7, #8]
 8003300:	4905      	ldr	r1, [pc, #20]	@ (8003318 <modify_register+0x9c>)
 8003302:	2003      	movs	r0, #3
 8003304:	f00c facc 	bl	800f8a0 <inv_msg>
}
 8003308:	bf00      	nop
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	0801a2ac 	.word	0x0801a2ac
 8003314:	0801a2c0 	.word	0x0801a2c0
 8003318:	0801a2d4 	.word	0x0801a2d4

0800331c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003320:	b672      	cpsid	i
}
 8003322:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003324:	bf00      	nop
 8003326:	e7fd      	b.n	8003324 <Error_Handler+0x8>

08003328 <MX_SPI3_Init>:
DMA_HandleTypeDef hdma_spi3_tx;
DMA_HandleTypeDef hdma_spi3_rx;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800332c:	4b17      	ldr	r3, [pc, #92]	@ (800338c <MX_SPI3_Init+0x64>)
 800332e:	4a18      	ldr	r2, [pc, #96]	@ (8003390 <MX_SPI3_Init+0x68>)
 8003330:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003332:	4b16      	ldr	r3, [pc, #88]	@ (800338c <MX_SPI3_Init+0x64>)
 8003334:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003338:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800333a:	4b14      	ldr	r3, [pc, #80]	@ (800338c <MX_SPI3_Init+0x64>)
 800333c:	2200      	movs	r2, #0
 800333e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003340:	4b12      	ldr	r3, [pc, #72]	@ (800338c <MX_SPI3_Init+0x64>)
 8003342:	2200      	movs	r2, #0
 8003344:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003346:	4b11      	ldr	r3, [pc, #68]	@ (800338c <MX_SPI3_Init+0x64>)
 8003348:	2202      	movs	r2, #2
 800334a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800334c:	4b0f      	ldr	r3, [pc, #60]	@ (800338c <MX_SPI3_Init+0x64>)
 800334e:	2201      	movs	r2, #1
 8003350:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003352:	4b0e      	ldr	r3, [pc, #56]	@ (800338c <MX_SPI3_Init+0x64>)
 8003354:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003358:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800335a:	4b0c      	ldr	r3, [pc, #48]	@ (800338c <MX_SPI3_Init+0x64>)
 800335c:	2210      	movs	r2, #16
 800335e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003360:	4b0a      	ldr	r3, [pc, #40]	@ (800338c <MX_SPI3_Init+0x64>)
 8003362:	2200      	movs	r2, #0
 8003364:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003366:	4b09      	ldr	r3, [pc, #36]	@ (800338c <MX_SPI3_Init+0x64>)
 8003368:	2200      	movs	r2, #0
 800336a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800336c:	4b07      	ldr	r3, [pc, #28]	@ (800338c <MX_SPI3_Init+0x64>)
 800336e:	2200      	movs	r2, #0
 8003370:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003372:	4b06      	ldr	r3, [pc, #24]	@ (800338c <MX_SPI3_Init+0x64>)
 8003374:	220a      	movs	r2, #10
 8003376:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003378:	4804      	ldr	r0, [pc, #16]	@ (800338c <MX_SPI3_Init+0x64>)
 800337a:	f00d ffcb 	bl	8011314 <HAL_SPI_Init>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003384:	f7ff ffca 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003388:	bf00      	nop
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000fc8 	.word	0x20000fc8
 8003390:	40003c00 	.word	0x40003c00

08003394 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08a      	sub	sp, #40	@ 0x28
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800339c:	f107 0314 	add.w	r3, r7, #20
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	605a      	str	r2, [r3, #4]
 80033a6:	609a      	str	r2, [r3, #8]
 80033a8:	60da      	str	r2, [r3, #12]
 80033aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a4c      	ldr	r2, [pc, #304]	@ (80034e4 <HAL_SPI_MspInit+0x150>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	f040 8091 	bne.w	80034da <HAL_SPI_MspInit+0x146>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80033b8:	2300      	movs	r3, #0
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	4b4a      	ldr	r3, [pc, #296]	@ (80034e8 <HAL_SPI_MspInit+0x154>)
 80033be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c0:	4a49      	ldr	r2, [pc, #292]	@ (80034e8 <HAL_SPI_MspInit+0x154>)
 80033c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80033c8:	4b47      	ldr	r3, [pc, #284]	@ (80034e8 <HAL_SPI_MspInit+0x154>)
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033d0:	613b      	str	r3, [r7, #16]
 80033d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033d4:	2300      	movs	r3, #0
 80033d6:	60fb      	str	r3, [r7, #12]
 80033d8:	4b43      	ldr	r3, [pc, #268]	@ (80034e8 <HAL_SPI_MspInit+0x154>)
 80033da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033dc:	4a42      	ldr	r2, [pc, #264]	@ (80034e8 <HAL_SPI_MspInit+0x154>)
 80033de:	f043 0304 	orr.w	r3, r3, #4
 80033e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80033e4:	4b40      	ldr	r3, [pc, #256]	@ (80034e8 <HAL_SPI_MspInit+0x154>)
 80033e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e8:	f003 0304 	and.w	r3, r3, #4
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80033f0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80033f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f6:	2302      	movs	r3, #2
 80033f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033fe:	2303      	movs	r3, #3
 8003400:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003402:	2306      	movs	r3, #6
 8003404:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003406:	f107 0314 	add.w	r3, r7, #20
 800340a:	4619      	mov	r1, r3
 800340c:	4837      	ldr	r0, [pc, #220]	@ (80034ec <HAL_SPI_MspInit+0x158>)
 800340e:	f00c ff83 	bl	8010318 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8003412:	4b37      	ldr	r3, [pc, #220]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 8003414:	4a37      	ldr	r2, [pc, #220]	@ (80034f4 <HAL_SPI_MspInit+0x160>)
 8003416:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8003418:	4b35      	ldr	r3, [pc, #212]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 800341a:	2200      	movs	r2, #0
 800341c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800341e:	4b34      	ldr	r3, [pc, #208]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 8003420:	2240      	movs	r2, #64	@ 0x40
 8003422:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003424:	4b32      	ldr	r3, [pc, #200]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 8003426:	2200      	movs	r2, #0
 8003428:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800342a:	4b31      	ldr	r3, [pc, #196]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 800342c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003430:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003432:	4b2f      	ldr	r3, [pc, #188]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 8003434:	2200      	movs	r2, #0
 8003436:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003438:	4b2d      	ldr	r3, [pc, #180]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 800343a:	2200      	movs	r2, #0
 800343c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800343e:	4b2c      	ldr	r3, [pc, #176]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 8003440:	2200      	movs	r2, #0
 8003442:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003444:	4b2a      	ldr	r3, [pc, #168]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 8003446:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800344a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800344c:	4b28      	ldr	r3, [pc, #160]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 800344e:	2200      	movs	r2, #0
 8003450:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8003452:	4827      	ldr	r0, [pc, #156]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 8003454:	f00c fbce 	bl	800fbf4 <HAL_DMA_Init>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800345e:	f7ff ff5d 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a22      	ldr	r2, [pc, #136]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 8003466:	649a      	str	r2, [r3, #72]	@ 0x48
 8003468:	4a21      	ldr	r2, [pc, #132]	@ (80034f0 <HAL_SPI_MspInit+0x15c>)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800346e:	4b22      	ldr	r3, [pc, #136]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 8003470:	4a22      	ldr	r2, [pc, #136]	@ (80034fc <HAL_SPI_MspInit+0x168>)
 8003472:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8003474:	4b20      	ldr	r3, [pc, #128]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 8003476:	2200      	movs	r2, #0
 8003478:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800347a:	4b1f      	ldr	r3, [pc, #124]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 800347c:	2200      	movs	r2, #0
 800347e:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003480:	4b1d      	ldr	r3, [pc, #116]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 8003482:	2200      	movs	r2, #0
 8003484:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003486:	4b1c      	ldr	r3, [pc, #112]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 8003488:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800348c:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800348e:	4b1a      	ldr	r3, [pc, #104]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 8003490:	2200      	movs	r2, #0
 8003492:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003494:	4b18      	ldr	r3, [pc, #96]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 8003496:	2200      	movs	r2, #0
 8003498:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800349a:	4b17      	ldr	r3, [pc, #92]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 800349c:	2200      	movs	r2, #0
 800349e:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80034a0:	4b15      	ldr	r3, [pc, #84]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 80034a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80034a6:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034a8:	4b13      	ldr	r3, [pc, #76]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80034ae:	4812      	ldr	r0, [pc, #72]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 80034b0:	f00c fba0 	bl	800fbf4 <HAL_DMA_Init>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 80034ba:	f7ff ff2f 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a0d      	ldr	r2, [pc, #52]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 80034c2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034c4:	4a0c      	ldr	r2, [pc, #48]	@ (80034f8 <HAL_SPI_MspInit+0x164>)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80034ca:	2200      	movs	r2, #0
 80034cc:	2100      	movs	r1, #0
 80034ce:	2033      	movs	r0, #51	@ 0x33
 80034d0:	f00c fb59 	bl	800fb86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80034d4:	2033      	movs	r0, #51	@ 0x33
 80034d6:	f00c fb72 	bl	800fbbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80034da:	bf00      	nop
 80034dc:	3728      	adds	r7, #40	@ 0x28
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	40003c00 	.word	0x40003c00
 80034e8:	40023800 	.word	0x40023800
 80034ec:	40020800 	.word	0x40020800
 80034f0:	20001020 	.word	0x20001020
 80034f4:	40026088 	.word	0x40026088
 80034f8:	20001080 	.word	0x20001080
 80034fc:	40026010 	.word	0x40026010

08003500 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003506:	2300      	movs	r3, #0
 8003508:	607b      	str	r3, [r7, #4]
 800350a:	4b10      	ldr	r3, [pc, #64]	@ (800354c <HAL_MspInit+0x4c>)
 800350c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800350e:	4a0f      	ldr	r2, [pc, #60]	@ (800354c <HAL_MspInit+0x4c>)
 8003510:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003514:	6453      	str	r3, [r2, #68]	@ 0x44
 8003516:	4b0d      	ldr	r3, [pc, #52]	@ (800354c <HAL_MspInit+0x4c>)
 8003518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800351e:	607b      	str	r3, [r7, #4]
 8003520:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003522:	2300      	movs	r3, #0
 8003524:	603b      	str	r3, [r7, #0]
 8003526:	4b09      	ldr	r3, [pc, #36]	@ (800354c <HAL_MspInit+0x4c>)
 8003528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352a:	4a08      	ldr	r2, [pc, #32]	@ (800354c <HAL_MspInit+0x4c>)
 800352c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003530:	6413      	str	r3, [r2, #64]	@ 0x40
 8003532:	4b06      	ldr	r3, [pc, #24]	@ (800354c <HAL_MspInit+0x4c>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800353a:	603b      	str	r3, [r7, #0]
 800353c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800353e:	2007      	movs	r0, #7
 8003540:	f00c fb16 	bl	800fb70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003544:	bf00      	nop
 8003546:	3708      	adds	r7, #8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40023800 	.word	0x40023800

08003550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003554:	bf00      	nop
 8003556:	e7fd      	b.n	8003554 <NMI_Handler+0x4>

08003558 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800355c:	bf00      	nop
 800355e:	e7fd      	b.n	800355c <HardFault_Handler+0x4>

08003560 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003564:	bf00      	nop
 8003566:	e7fd      	b.n	8003564 <MemManage_Handler+0x4>

08003568 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800356c:	bf00      	nop
 800356e:	e7fd      	b.n	800356c <BusFault_Handler+0x4>

08003570 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003574:	bf00      	nop
 8003576:	e7fd      	b.n	8003574 <UsageFault_Handler+0x4>

08003578 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800357c:	bf00      	nop
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003586:	b480      	push	{r7}
 8003588:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800358a:	bf00      	nop
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003598:	bf00      	nop
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035a6:	f00c f9f3 	bl	800f990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035aa:	bf00      	nop
 80035ac:	bd80      	pop	{r7, pc}
	...

080035b0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 80035b4:	4802      	ldr	r0, [pc, #8]	@ (80035c0 <DMA1_Stream0_IRQHandler+0x10>)
 80035b6:	f00c fc45 	bl	800fe44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20001080 	.word	0x20001080

080035c4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80035c8:	4802      	ldr	r0, [pc, #8]	@ (80035d4 <DMA1_Stream5_IRQHandler+0x10>)
 80035ca:	f00c fc3b 	bl	800fe44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20001020 	.word	0x20001020

080035d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80035dc:	4802      	ldr	r0, [pc, #8]	@ (80035e8 <TIM2_IRQHandler+0x10>)
 80035de:	f00e fd8c 	bl	80120fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	200010e4 	.word	0x200010e4

080035ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80035f0:	4802      	ldr	r0, [pc, #8]	@ (80035fc <TIM4_IRQHandler+0x10>)
 80035f2:	f00e fd82 	bl	80120fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80035f6:	bf00      	nop
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	2000112c 	.word	0x2000112c

08003600 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003604:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003608:	f00d f834 	bl	8010674 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INT_Pin);
 800360c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003610:	f00d f830 	bl	8010674 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003614:	bf00      	nop
 8003616:	bd80      	pop	{r7, pc}

08003618 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800361c:	4802      	ldr	r0, [pc, #8]	@ (8003628 <SPI3_IRQHandler+0x10>)
 800361e:	f00e f8af 	bl	8011780 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	20000fc8 	.word	0x20000fc8

0800362c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  return 1;
 8003630:	2301      	movs	r3, #1
}
 8003632:	4618      	mov	r0, r3
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <_kill>:

int _kill(int pid, int sig)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003646:	f012 f9d7 	bl	80159f8 <__errno>
 800364a:	4603      	mov	r3, r0
 800364c:	2216      	movs	r2, #22
 800364e:	601a      	str	r2, [r3, #0]
  return -1;
 8003650:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003654:	4618      	mov	r0, r3
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <_exit>:

void _exit (int status)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003664:	f04f 31ff 	mov.w	r1, #4294967295
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f7ff ffe7 	bl	800363c <_kill>
  while (1) {}    /* Make sure we hang here */
 800366e:	bf00      	nop
 8003670:	e7fd      	b.n	800366e <_exit+0x12>

08003672 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b086      	sub	sp, #24
 8003676:	af00      	add	r7, sp, #0
 8003678:	60f8      	str	r0, [r7, #12]
 800367a:	60b9      	str	r1, [r7, #8]
 800367c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800367e:	2300      	movs	r3, #0
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	e00a      	b.n	800369a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003684:	f3af 8000 	nop.w
 8003688:	4601      	mov	r1, r0
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	60ba      	str	r2, [r7, #8]
 8003690:	b2ca      	uxtb	r2, r1
 8003692:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	3301      	adds	r3, #1
 8003698:	617b      	str	r3, [r7, #20]
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	429a      	cmp	r2, r3
 80036a0:	dbf0      	blt.n	8003684 <_read+0x12>
  }

  return len;
 80036a2:	687b      	ldr	r3, [r7, #4]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <_close>:
  }
  return len;
}

int _close(int file)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80036b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036d4:	605a      	str	r2, [r3, #4]
  return 0;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <_isatty>:

int _isatty(int file)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80036ec:	2301      	movs	r3, #1
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b085      	sub	sp, #20
 80036fe:	af00      	add	r7, sp, #0
 8003700:	60f8      	str	r0, [r7, #12]
 8003702:	60b9      	str	r1, [r7, #8]
 8003704:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3714      	adds	r7, #20
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800371c:	4a14      	ldr	r2, [pc, #80]	@ (8003770 <_sbrk+0x5c>)
 800371e:	4b15      	ldr	r3, [pc, #84]	@ (8003774 <_sbrk+0x60>)
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003728:	4b13      	ldr	r3, [pc, #76]	@ (8003778 <_sbrk+0x64>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d102      	bne.n	8003736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003730:	4b11      	ldr	r3, [pc, #68]	@ (8003778 <_sbrk+0x64>)
 8003732:	4a12      	ldr	r2, [pc, #72]	@ (800377c <_sbrk+0x68>)
 8003734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003736:	4b10      	ldr	r3, [pc, #64]	@ (8003778 <_sbrk+0x64>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4413      	add	r3, r2
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	429a      	cmp	r2, r3
 8003742:	d207      	bcs.n	8003754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003744:	f012 f958 	bl	80159f8 <__errno>
 8003748:	4603      	mov	r3, r0
 800374a:	220c      	movs	r2, #12
 800374c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800374e:	f04f 33ff 	mov.w	r3, #4294967295
 8003752:	e009      	b.n	8003768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003754:	4b08      	ldr	r3, [pc, #32]	@ (8003778 <_sbrk+0x64>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800375a:	4b07      	ldr	r3, [pc, #28]	@ (8003778 <_sbrk+0x64>)
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4413      	add	r3, r2
 8003762:	4a05      	ldr	r2, [pc, #20]	@ (8003778 <_sbrk+0x64>)
 8003764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003766:	68fb      	ldr	r3, [r7, #12]
}
 8003768:	4618      	mov	r0, r3
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	20020000 	.word	0x20020000
 8003774:	00000400 	.word	0x00000400
 8003778:	200010e0 	.word	0x200010e0
 800377c:	20001988 	.word	0x20001988

08003780 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003784:	4b06      	ldr	r3, [pc, #24]	@ (80037a0 <SystemInit+0x20>)
 8003786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378a:	4a05      	ldr	r2, [pc, #20]	@ (80037a0 <SystemInit+0x20>)
 800378c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003790:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003794:	bf00      	nop
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037aa:	f107 0308 	add.w	r3, r7, #8
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	605a      	str	r2, [r3, #4]
 80037b4:	609a      	str	r2, [r3, #8]
 80037b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037b8:	463b      	mov	r3, r7
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003838 <MX_TIM2_Init+0x94>)
 80037c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80037c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80037c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003838 <MX_TIM2_Init+0x94>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003838 <MX_TIM2_Init+0x94>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80037d4:	4b18      	ldr	r3, [pc, #96]	@ (8003838 <MX_TIM2_Init+0x94>)
 80037d6:	f04f 32ff 	mov.w	r2, #4294967295
 80037da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037dc:	4b16      	ldr	r3, [pc, #88]	@ (8003838 <MX_TIM2_Init+0x94>)
 80037de:	2200      	movs	r2, #0
 80037e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037e2:	4b15      	ldr	r3, [pc, #84]	@ (8003838 <MX_TIM2_Init+0x94>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037e8:	4813      	ldr	r0, [pc, #76]	@ (8003838 <MX_TIM2_Init+0x94>)
 80037ea:	f00e fb97 	bl	8011f1c <HAL_TIM_Base_Init>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80037f4:	f7ff fd92 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037fe:	f107 0308 	add.w	r3, r7, #8
 8003802:	4619      	mov	r1, r3
 8003804:	480c      	ldr	r0, [pc, #48]	@ (8003838 <MX_TIM2_Init+0x94>)
 8003806:	f00e fd68 	bl	80122da <HAL_TIM_ConfigClockSource>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d001      	beq.n	8003814 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003810:	f7ff fd84 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003814:	2300      	movs	r3, #0
 8003816:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003818:	2300      	movs	r3, #0
 800381a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800381c:	463b      	mov	r3, r7
 800381e:	4619      	mov	r1, r3
 8003820:	4805      	ldr	r0, [pc, #20]	@ (8003838 <MX_TIM2_Init+0x94>)
 8003822:	f00e ff99 	bl	8012758 <HAL_TIMEx_MasterConfigSynchronization>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800382c:	f7ff fd76 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003830:	bf00      	nop
 8003832:	3718      	adds	r7, #24
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	200010e4 	.word	0x200010e4

0800383c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003842:	f107 0308 	add.w	r3, r7, #8
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	605a      	str	r2, [r3, #4]
 800384c:	609a      	str	r2, [r3, #8]
 800384e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003850:	463b      	mov	r3, r7
 8003852:	2200      	movs	r2, #0
 8003854:	601a      	str	r2, [r3, #0]
 8003856:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003858:	4b1d      	ldr	r3, [pc, #116]	@ (80038d0 <MX_TIM4_Init+0x94>)
 800385a:	4a1e      	ldr	r2, [pc, #120]	@ (80038d4 <MX_TIM4_Init+0x98>)
 800385c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800385e:	4b1c      	ldr	r3, [pc, #112]	@ (80038d0 <MX_TIM4_Init+0x94>)
 8003860:	2200      	movs	r2, #0
 8003862:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003864:	4b1a      	ldr	r3, [pc, #104]	@ (80038d0 <MX_TIM4_Init+0x94>)
 8003866:	2200      	movs	r2, #0
 8003868:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800386a:	4b19      	ldr	r3, [pc, #100]	@ (80038d0 <MX_TIM4_Init+0x94>)
 800386c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003870:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003872:	4b17      	ldr	r3, [pc, #92]	@ (80038d0 <MX_TIM4_Init+0x94>)
 8003874:	2200      	movs	r2, #0
 8003876:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003878:	4b15      	ldr	r3, [pc, #84]	@ (80038d0 <MX_TIM4_Init+0x94>)
 800387a:	2200      	movs	r2, #0
 800387c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800387e:	4814      	ldr	r0, [pc, #80]	@ (80038d0 <MX_TIM4_Init+0x94>)
 8003880:	f00e fb4c 	bl	8011f1c <HAL_TIM_Base_Init>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800388a:	f7ff fd47 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800388e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003892:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003894:	f107 0308 	add.w	r3, r7, #8
 8003898:	4619      	mov	r1, r3
 800389a:	480d      	ldr	r0, [pc, #52]	@ (80038d0 <MX_TIM4_Init+0x94>)
 800389c:	f00e fd1d 	bl	80122da <HAL_TIM_ConfigClockSource>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80038a6:	f7ff fd39 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038aa:	2300      	movs	r3, #0
 80038ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ae:	2300      	movs	r3, #0
 80038b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038b2:	463b      	mov	r3, r7
 80038b4:	4619      	mov	r1, r3
 80038b6:	4806      	ldr	r0, [pc, #24]	@ (80038d0 <MX_TIM4_Init+0x94>)
 80038b8:	f00e ff4e 	bl	8012758 <HAL_TIMEx_MasterConfigSynchronization>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80038c2:	f7ff fd2b 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80038c6:	bf00      	nop
 80038c8:	3718      	adds	r7, #24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	2000112c 	.word	0x2000112c
 80038d4:	40000800 	.word	0x40000800

080038d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038e8:	d116      	bne.n	8003918 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80038ea:	2300      	movs	r3, #0
 80038ec:	60fb      	str	r3, [r7, #12]
 80038ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003958 <HAL_TIM_Base_MspInit+0x80>)
 80038f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f2:	4a19      	ldr	r2, [pc, #100]	@ (8003958 <HAL_TIM_Base_MspInit+0x80>)
 80038f4:	f043 0301 	orr.w	r3, r3, #1
 80038f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038fa:	4b17      	ldr	r3, [pc, #92]	@ (8003958 <HAL_TIM_Base_MspInit+0x80>)
 80038fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	60fb      	str	r3, [r7, #12]
 8003904:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003906:	2200      	movs	r2, #0
 8003908:	2100      	movs	r1, #0
 800390a:	201c      	movs	r0, #28
 800390c:	f00c f93b 	bl	800fb86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003910:	201c      	movs	r0, #28
 8003912:	f00c f954 	bl	800fbbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003916:	e01a      	b.n	800394e <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a0f      	ldr	r2, [pc, #60]	@ (800395c <HAL_TIM_Base_MspInit+0x84>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d115      	bne.n	800394e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003922:	2300      	movs	r3, #0
 8003924:	60bb      	str	r3, [r7, #8]
 8003926:	4b0c      	ldr	r3, [pc, #48]	@ (8003958 <HAL_TIM_Base_MspInit+0x80>)
 8003928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392a:	4a0b      	ldr	r2, [pc, #44]	@ (8003958 <HAL_TIM_Base_MspInit+0x80>)
 800392c:	f043 0304 	orr.w	r3, r3, #4
 8003930:	6413      	str	r3, [r2, #64]	@ 0x40
 8003932:	4b09      	ldr	r3, [pc, #36]	@ (8003958 <HAL_TIM_Base_MspInit+0x80>)
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	f003 0304 	and.w	r3, r3, #4
 800393a:	60bb      	str	r3, [r7, #8]
 800393c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800393e:	2200      	movs	r2, #0
 8003940:	2100      	movs	r1, #0
 8003942:	201e      	movs	r0, #30
 8003944:	f00c f91f 	bl	800fb86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003948:	201e      	movs	r0, #30
 800394a:	f00c f938 	bl	800fbbe <HAL_NVIC_EnableIRQ>
}
 800394e:	bf00      	nop
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	40023800 	.word	0x40023800
 800395c:	40000800 	.word	0x40000800

08003960 <timer_configure_timebase>:
  }
}

/* USER CODE BEGIN 1 */
int timer_configure_timebase(TIM_HandleTypeDef* tim_baseHandle, uint32_t frequency)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  uint32_t prescaler;
  
  /* Compute the prescaler value for the requested frequency */
	prescaler = (SystemCoreClock / 2 / frequency) - 1;
 800396a:	4b30      	ldr	r3, [pc, #192]	@ (8003a2c <timer_configure_timebase+0xcc>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	085a      	lsrs	r2, r3, #1
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	fbb2 f3f3 	udiv	r3, r2, r3
 8003976:	3b01      	subs	r3, #1
 8003978:	60fb      	str	r3, [r7, #12]
	if(prescaler > UINT16_MAX)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003980:	d302      	bcc.n	8003988 <timer_configure_timebase+0x28>
		return -1;
 8003982:	f04f 33ff 	mov.w	r3, #4294967295
 8003986:	e04c      	b.n	8003a22 <timer_configure_timebase+0xc2>

  if(tim_baseHandle->Instance==TIM2) {
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003990:	d120      	bne.n	80039d4 <timer_configure_timebase+0x74>
    htim2.Init.RepetitionCounter = 0x0000;
 8003992:	4b27      	ldr	r3, [pc, #156]	@ (8003a30 <timer_configure_timebase+0xd0>)
 8003994:	2200      	movs	r2, #0
 8003996:	615a      	str	r2, [r3, #20]
    htim2.Init.Prescaler = (uint16_t)prescaler;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	b29b      	uxth	r3, r3
 800399c:	461a      	mov	r2, r3
 800399e:	4b24      	ldr	r3, [pc, #144]	@ (8003a30 <timer_configure_timebase+0xd0>)
 80039a0:	605a      	str	r2, [r3, #4]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039a2:	4b23      	ldr	r3, [pc, #140]	@ (8003a30 <timer_configure_timebase+0xd0>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	611a      	str	r2, [r3, #16]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039a8:	4b21      	ldr	r3, [pc, #132]	@ (8003a30 <timer_configure_timebase+0xd0>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	609a      	str	r2, [r3, #8]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ae:	4b20      	ldr	r3, [pc, #128]	@ (8003a30 <timer_configure_timebase+0xd0>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	619a      	str	r2, [r3, #24]

    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80039b4:	2200      	movs	r2, #0
 80039b6:	2105      	movs	r1, #5
 80039b8:	201c      	movs	r0, #28
 80039ba:	f00c f8e4 	bl	800fb86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80039be:	201c      	movs	r0, #28
 80039c0:	f00c f8fd 	bl	800fbbe <HAL_NVIC_EnableIRQ>

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80039c4:	481a      	ldr	r0, [pc, #104]	@ (8003a30 <timer_configure_timebase+0xd0>)
 80039c6:	f00e faa9 	bl	8011f1c <HAL_TIM_Base_Init>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <timer_configure_timebase+0x74>
	{
      Error_Handler();
 80039d0:	f7ff fca4 	bl	800331c <Error_Handler>
	}

  }

  if(tim_baseHandle->Instance==TIM4) {
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a16      	ldr	r2, [pc, #88]	@ (8003a34 <timer_configure_timebase+0xd4>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d120      	bne.n	8003a20 <timer_configure_timebase+0xc0>
    htim4.Init.RepetitionCounter = 0x0000;
 80039de:	4b16      	ldr	r3, [pc, #88]	@ (8003a38 <timer_configure_timebase+0xd8>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	615a      	str	r2, [r3, #20]
    htim4.Init.Prescaler = (uint16_t)prescaler;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	461a      	mov	r2, r3
 80039ea:	4b13      	ldr	r3, [pc, #76]	@ (8003a38 <timer_configure_timebase+0xd8>)
 80039ec:	605a      	str	r2, [r3, #4]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039ee:	4b12      	ldr	r3, [pc, #72]	@ (8003a38 <timer_configure_timebase+0xd8>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	611a      	str	r2, [r3, #16]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039f4:	4b10      	ldr	r3, [pc, #64]	@ (8003a38 <timer_configure_timebase+0xd8>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	609a      	str	r2, [r3, #8]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003a38 <timer_configure_timebase+0xd8>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003a00:	480d      	ldr	r0, [pc, #52]	@ (8003a38 <timer_configure_timebase+0xd8>)
 8003a02:	f00e fa8b 	bl	8011f1c <HAL_TIM_Base_Init>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <timer_configure_timebase+0xb0>
    {
	  Error_Handler();
 8003a0c:	f7ff fc86 	bl	800331c <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8003a10:	2200      	movs	r2, #0
 8003a12:	2105      	movs	r1, #5
 8003a14:	201e      	movs	r0, #30
 8003a16:	f00c f8b6 	bl	800fb86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003a1a:	201e      	movs	r0, #30
 8003a1c:	f00c f8cf 	bl	800fbbe <HAL_NVIC_EnableIRQ>

  }
  return 0;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000000 	.word	0x20000000
 8003a30:	200010e4 	.word	0x200010e4
 8003a34:	40000800 	.word	0x40000800
 8003a38:	2000112c 	.word	0x2000112c

08003a3c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003a40:	4b11      	ldr	r3, [pc, #68]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a42:	4a12      	ldr	r2, [pc, #72]	@ (8003a8c <MX_USART2_UART_Init+0x50>)
 8003a44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8003a46:	4b10      	ldr	r3, [pc, #64]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a48:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8003a4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a54:	4b0c      	ldr	r3, [pc, #48]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a60:	4b09      	ldr	r3, [pc, #36]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a62:	220c      	movs	r2, #12
 8003a64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a66:	4b08      	ldr	r3, [pc, #32]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a6c:	4b06      	ldr	r3, [pc, #24]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a72:	4805      	ldr	r0, [pc, #20]	@ (8003a88 <MX_USART2_UART_Init+0x4c>)
 8003a74:	f00e ff00 	bl	8012878 <HAL_UART_Init>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003a7e:	f7ff fc4d 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a82:	bf00      	nop
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	20001174 	.word	0x20001174
 8003a8c:	40004400 	.word	0x40004400

08003a90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08a      	sub	sp, #40	@ 0x28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a98:	f107 0314 	add.w	r3, r7, #20
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	605a      	str	r2, [r3, #4]
 8003aa2:	609a      	str	r2, [r3, #8]
 8003aa4:	60da      	str	r2, [r3, #12]
 8003aa6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a19      	ldr	r2, [pc, #100]	@ (8003b14 <HAL_UART_MspInit+0x84>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d12b      	bne.n	8003b0a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	613b      	str	r3, [r7, #16]
 8003ab6:	4b18      	ldr	r3, [pc, #96]	@ (8003b18 <HAL_UART_MspInit+0x88>)
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	4a17      	ldr	r2, [pc, #92]	@ (8003b18 <HAL_UART_MspInit+0x88>)
 8003abc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ac2:	4b15      	ldr	r3, [pc, #84]	@ (8003b18 <HAL_UART_MspInit+0x88>)
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aca:	613b      	str	r3, [r7, #16]
 8003acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60fb      	str	r3, [r7, #12]
 8003ad2:	4b11      	ldr	r3, [pc, #68]	@ (8003b18 <HAL_UART_MspInit+0x88>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad6:	4a10      	ldr	r2, [pc, #64]	@ (8003b18 <HAL_UART_MspInit+0x88>)
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ade:	4b0e      	ldr	r3, [pc, #56]	@ (8003b18 <HAL_UART_MspInit+0x88>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003aea:	230c      	movs	r3, #12
 8003aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aee:	2302      	movs	r3, #2
 8003af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003af6:	2303      	movs	r3, #3
 8003af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003afa:	2307      	movs	r3, #7
 8003afc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003afe:	f107 0314 	add.w	r3, r7, #20
 8003b02:	4619      	mov	r1, r3
 8003b04:	4805      	ldr	r0, [pc, #20]	@ (8003b1c <HAL_UART_MspInit+0x8c>)
 8003b06:	f00c fc07 	bl	8010318 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003b0a:	bf00      	nop
 8003b0c:	3728      	adds	r7, #40	@ 0x28
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	40004400 	.word	0x40004400
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	40020000 	.word	0x40020000

08003b20 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  


  ldr   sp, =_estack      /* set stack pointer */
 8003b20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b58 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003b24:	f7ff fe2c 	bl	8003780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b28:	480c      	ldr	r0, [pc, #48]	@ (8003b5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b2a:	490d      	ldr	r1, [pc, #52]	@ (8003b60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8003b64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b30:	e002      	b.n	8003b38 <LoopCopyDataInit>

08003b32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b36:	3304      	adds	r3, #4

08003b38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b3c:	d3f9      	bcc.n	8003b32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b40:	4c0a      	ldr	r4, [pc, #40]	@ (8003b6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b44:	e001      	b.n	8003b4a <LoopFillZerobss>

08003b46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b48:	3204      	adds	r2, #4

08003b4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b4c:	d3fb      	bcc.n	8003b46 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003b4e:	f011 ff59 	bl	8015a04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b52:	f7fd fd03 	bl	800155c <main>
  bx  lr    
 8003b56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b60:	200008dc 	.word	0x200008dc
  ldr r2, =_sidata
 8003b64:	0801f4b8 	.word	0x0801f4b8
  ldr r2, =_sbss
 8003b68:	200008e0 	.word	0x200008e0
  ldr r4, =_ebss
 8003b6c:	20001988 	.word	0x20001988

08003b70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b70:	e7fe      	b.n	8003b70 <ADC_IRQHandler>

08003b72 <inv_sensor_listener_notify>:

/** @brief Helper to notify a listener of a new sensor event
 */
static inline void inv_sensor_listener_notify(const inv_sensor_listener_t * listener,
		const inv_sensor_event_t * event)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b082      	sub	sp, #8
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
 8003b7a:	6039      	str	r1, [r7, #0]
	if(listener) {
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d006      	beq.n	8003b90 <inv_sensor_listener_notify+0x1e>
		listener->event_cb(event, listener->context);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	6852      	ldr	r2, [r2, #4]
 8003b8a:	4611      	mov	r1, r2
 8003b8c:	6838      	ldr	r0, [r7, #0]
 8003b8e:	4798      	blx	r3
	}
}
 8003b90:	bf00      	nop
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <inv_icm20948_reset_states>:
/** @brief Reset and initialize driver states
 *  @param[in] s             handle to driver states structure
 */
static inline void inv_icm20948_reset_states(struct inv_icm20948 * s,
		const struct inv_icm20948_serif * serif)
{
 8003b98:	b5b0      	push	{r4, r5, r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
	assert(icm20948_instance == 0);
 8003ba2:	4b10      	ldr	r3, [pc, #64]	@ (8003be4 <inv_icm20948_reset_states+0x4c>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d005      	beq.n	8003bb6 <inv_icm20948_reset_states+0x1e>
 8003baa:	4b0f      	ldr	r3, [pc, #60]	@ (8003be8 <inv_icm20948_reset_states+0x50>)
 8003bac:	4a0f      	ldr	r2, [pc, #60]	@ (8003bec <inv_icm20948_reset_states+0x54>)
 8003bae:	21d8      	movs	r1, #216	@ 0xd8
 8003bb0:	480f      	ldr	r0, [pc, #60]	@ (8003bf0 <inv_icm20948_reset_states+0x58>)
 8003bb2:	f00f fa6d 	bl	8013090 <__assert_func>

	memset(s, 0, sizeof(*s));
 8003bb6:	f44f 629f 	mov.w	r2, #1272	@ 0x4f8
 8003bba:	2100      	movs	r1, #0
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f011 feaf 	bl	8015920 <memset>
	s->serif = *serif;
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	4614      	mov	r4, r2
 8003bc8:	461d      	mov	r5, r3
 8003bca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bce:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003bd2:	e884 0003 	stmia.w	r4, {r0, r1}
	icm20948_instance = s;
 8003bd6:	4a03      	ldr	r2, [pc, #12]	@ (8003be4 <inv_icm20948_reset_states+0x4c>)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6013      	str	r3, [r2, #0]
}
 8003bdc:	bf00      	nop
 8003bde:	3708      	adds	r7, #8
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bdb0      	pop	{r4, r5, r7, pc}
 8003be4:	2000166c 	.word	0x2000166c
 8003be8:	0801a2ec 	.word	0x0801a2ec
 8003bec:	0801ea74 	.word	0x0801ea74
 8003bf0:	0801a304 	.word	0x0801a304

08003bf4 <idd_sensortype_2_driver>:
	inv_device_icm20948_write_mems_register,
	inv_device_icm20948_read_mems_register,
};

static enum inv_icm20948_sensor idd_sensortype_2_driver(int sensor)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	2b20      	cmp	r3, #32
 8003c02:	d86d      	bhi.n	8003ce0 <idd_sensortype_2_driver+0xec>
 8003c04:	a201      	add	r2, pc, #4	@ (adr r2, 8003c0c <idd_sensortype_2_driver+0x18>)
 8003c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c0a:	bf00      	nop
 8003c0c:	08003c99 	.word	0x08003c99
 8003c10:	08003cc1 	.word	0x08003cc1
 8003c14:	08003cd9 	.word	0x08003cd9
 8003c18:	08003c9d 	.word	0x08003c9d
 8003c1c:	08003ce1 	.word	0x08003ce1
 8003c20:	08003ce1 	.word	0x08003ce1
 8003c24:	08003ce1 	.word	0x08003ce1
 8003c28:	08003ce1 	.word	0x08003ce1
 8003c2c:	08003cd1 	.word	0x08003cd1
 8003c30:	08003cd5 	.word	0x08003cd5
 8003c34:	08003cb9 	.word	0x08003cb9
 8003c38:	08003ce1 	.word	0x08003ce1
 8003c3c:	08003ce1 	.word	0x08003ce1
 8003c40:	08003ca1 	.word	0x08003ca1
 8003c44:	08003cb5 	.word	0x08003cb5
 8003c48:	08003ca5 	.word	0x08003ca5
 8003c4c:	08003cc5 	.word	0x08003cc5
 8003c50:	08003cad 	.word	0x08003cad
 8003c54:	08003cb1 	.word	0x08003cb1
 8003c58:	08003cbd 	.word	0x08003cbd
 8003c5c:	08003ce1 	.word	0x08003ce1
 8003c60:	08003ccd 	.word	0x08003ccd
 8003c64:	08003ce1 	.word	0x08003ce1
 8003c68:	08003ce1 	.word	0x08003ce1
 8003c6c:	08003cc9 	.word	0x08003cc9
 8003c70:	08003ca9 	.word	0x08003ca9
 8003c74:	08003ce1 	.word	0x08003ce1
 8003c78:	08003cdd 	.word	0x08003cdd
 8003c7c:	08003ce1 	.word	0x08003ce1
 8003c80:	08003ce1 	.word	0x08003ce1
 8003c84:	08003ce1 	.word	0x08003ce1
 8003c88:	08003c91 	.word	0x08003c91
 8003c8c:	08003c95 	.word	0x08003c95
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:       return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 8003c90:	2302      	movs	r3, #2
 8003c92:	e026      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:           return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e024      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ACCELEROMETER:           return INV_ICM20948_SENSOR_ACCELEROMETER;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	e022      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GYROSCOPE:               return INV_ICM20948_SENSOR_GYROSCOPE;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e020      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 8003ca0:	2304      	movs	r3, #4
 8003ca2:	e01e      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:         return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 8003ca4:	2305      	movs	r3, #5
 8003ca6:	e01c      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_BAC:                     return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 8003ca8:	2306      	movs	r3, #6
 8003caa:	e01a      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_DETECTOR:           return INV_ICM20948_SENSOR_STEP_DETECTOR;
 8003cac:	2307      	movs	r3, #7
 8003cae:	e018      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_COUNTER:            return INV_ICM20948_SENSOR_STEP_COUNTER;
 8003cb0:	2308      	movs	r3, #8
 8003cb2:	e016      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:    return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 8003cb4:	2309      	movs	r3, #9
 8003cb6:	e014      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ROTATION_VECTOR:         return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 8003cb8:	230a      	movs	r3, #10
 8003cba:	e012      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:  return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8003cbc:	230b      	movs	r3, #11
 8003cbe:	e010      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_MAGNETOMETER:            return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 8003cc0:	230c      	movs	r3, #12
 8003cc2:	e00e      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_SMD:                     return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 8003cc4:	230d      	movs	r3, #13
 8003cc6:	e00c      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:         return INV_ICM20948_SENSOR_FLIP_PICKUP;
 8003cc8:	230e      	movs	r3, #14
 8003cca:	e00a      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_TILT_DETECTOR:           return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 8003ccc:	230f      	movs	r3, #15
 8003cce:	e008      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GRAVITY:                 return INV_ICM20948_SENSOR_GRAVITY;
 8003cd0:	2310      	movs	r3, #16
 8003cd2:	e006      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:     return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 8003cd4:	2311      	movs	r3, #17
 8003cd6:	e004      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ORIENTATION:             return INV_ICM20948_SENSOR_ORIENTATION;
 8003cd8:	2312      	movs	r3, #18
 8003cda:	e002      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_B2S:                     return INV_ICM20948_SENSOR_B2S;
 8003cdc:	2313      	movs	r3, #19
 8003cde:	e000      	b.n	8003ce2 <idd_sensortype_2_driver+0xee>
	default:                                      return INV_ICM20948_SENSOR_MAX;
 8003ce0:	2314      	movs	r3, #20
	}
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop

08003cf0 <idd_driver_2_sensortype>:

static int idd_driver_2_sensortype(enum inv_icm20948_sensor sensor)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	2b13      	cmp	r3, #19
 8003cfe:	d853      	bhi.n	8003da8 <idd_driver_2_sensortype+0xb8>
 8003d00:	a201      	add	r2, pc, #4	@ (adr r2, 8003d08 <idd_driver_2_sensortype+0x18>)
 8003d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d06:	bf00      	nop
 8003d08:	08003d59 	.word	0x08003d59
 8003d0c:	08003d5d 	.word	0x08003d5d
 8003d10:	08003d61 	.word	0x08003d61
 8003d14:	08003d65 	.word	0x08003d65
 8003d18:	08003d69 	.word	0x08003d69
 8003d1c:	08003d6d 	.word	0x08003d6d
 8003d20:	08003d71 	.word	0x08003d71
 8003d24:	08003d75 	.word	0x08003d75
 8003d28:	08003d79 	.word	0x08003d79
 8003d2c:	08003d7d 	.word	0x08003d7d
 8003d30:	08003d81 	.word	0x08003d81
 8003d34:	08003d85 	.word	0x08003d85
 8003d38:	08003d89 	.word	0x08003d89
 8003d3c:	08003d8d 	.word	0x08003d8d
 8003d40:	08003d91 	.word	0x08003d91
 8003d44:	08003d95 	.word	0x08003d95
 8003d48:	08003d99 	.word	0x08003d99
 8003d4c:	08003d9d 	.word	0x08003d9d
 8003d50:	08003da1 	.word	0x08003da1
 8003d54:	08003da5 	.word	0x08003da5
	case INV_ICM20948_SENSOR_ACCELEROMETER:                    return INV_SENSOR_TYPE_ACCELEROMETER;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e026      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                        return INV_SENSOR_TYPE_GYROSCOPE;
 8003d5c:	2304      	movs	r3, #4
 8003d5e:	e024      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:                return INV_SENSOR_TYPE_RAW_ACCELEROMETER;
 8003d60:	2320      	movs	r3, #32
 8003d62:	e022      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                    return INV_SENSOR_TYPE_RAW_GYROSCOPE;
 8003d64:	2321      	movs	r3, #33	@ 0x21
 8003d66:	e020      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_SENSOR_TYPE_UNCAL_MAGNETOMETER;
 8003d68:	230e      	movs	r3, #14
 8003d6a:	e01e      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_SENSOR_TYPE_UNCAL_GYROSCOPE;
 8003d6c:	2310      	movs	r3, #16
 8003d6e:	e01c      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_SENSOR_TYPE_BAC;
 8003d70:	231a      	movs	r3, #26
 8003d72:	e01a      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                    return INV_SENSOR_TYPE_STEP_DETECTOR;
 8003d74:	2312      	movs	r3, #18
 8003d76:	e018      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                     return INV_SENSOR_TYPE_STEP_COUNTER;
 8003d78:	2313      	movs	r3, #19
 8003d7a:	e016      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:             return INV_SENSOR_TYPE_GAME_ROTATION_VECTOR;
 8003d7c:	230f      	movs	r3, #15
 8003d7e:	e014      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:                  return INV_SENSOR_TYPE_ROTATION_VECTOR;
 8003d80:	230b      	movs	r3, #11
 8003d82:	e012      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR;
 8003d84:	2314      	movs	r3, #20
 8003d86:	e010      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:                return INV_SENSOR_TYPE_MAGNETOMETER;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	e00e      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_SENSOR_TYPE_SMD;
 8003d8c:	2311      	movs	r3, #17
 8003d8e:	e00c      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                      return INV_SENSOR_TYPE_PICK_UP_GESTURE;
 8003d90:	2319      	movs	r3, #25
 8003d92:	e00a      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_SENSOR_TYPE_TILT_DETECTOR;
 8003d94:	2316      	movs	r3, #22
 8003d96:	e008      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                          return INV_SENSOR_TYPE_GRAVITY;
 8003d98:	2309      	movs	r3, #9
 8003d9a:	e006      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:              return INV_SENSOR_TYPE_LINEAR_ACCELERATION;
 8003d9c:	230a      	movs	r3, #10
 8003d9e:	e004      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                      return INV_SENSOR_TYPE_ORIENTATION;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e002      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_B2S:                              return INV_SENSOR_TYPE_B2S;
 8003da4:	231c      	movs	r3, #28
 8003da6:	e000      	b.n	8003daa <idd_driver_2_sensortype+0xba>
	default:                                                   return INV_SENSOR_TYPE_MAX;
 8003da8:	2341      	movs	r3, #65	@ 0x41
	}
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop

08003db8 <host_serif_read_reg_legacy>:
static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event);

static int host_serif_read_reg_legacy(void * context, uint8_t reg, uint8_t * data, uint32_t len)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b086      	sub	sp, #24
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	607a      	str	r2, [r7, #4]
 8003dc2:	603b      	str	r3, [r7, #0]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	617b      	str	r3, [r7, #20]

	return serif->read_reg(reg, data, len);
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	7af8      	ldrb	r0, [r7, #11]
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	4798      	blx	r3
 8003dd8:	4603      	mov	r3, r0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <host_serif_write_reg_legacy>:
/* For BW compatibility
 * wrapper function to adapt prototype of write_reg() as defined in inv_host_serif
 * to expected prototype for inv_serif_hal
 */
static int host_serif_write_reg_legacy(void * context, uint8_t reg, const uint8_t * data, uint32_t len)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b086      	sub	sp, #24
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	60f8      	str	r0, [r7, #12]
 8003dea:	607a      	str	r2, [r7, #4]
 8003dec:	603b      	str	r3, [r7, #0]
 8003dee:	460b      	mov	r3, r1
 8003df0:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	617b      	str	r3, [r7, #20]

	return serif->write_reg(reg, data, len);
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	7af8      	ldrb	r0, [r7, #11]
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	4798      	blx	r3
 8003e02:	4603      	mov	r3, r0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3718      	adds	r7, #24
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <inv_device_icm20948_init>:

void inv_device_icm20948_init(inv_device_icm20948_t * self,
		const inv_host_serif_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8003e0c:	b5b0      	push	{r4, r5, r7, lr}
 8003e0e:	b08c      	sub	sp, #48	@ 0x30
 8003e10:	af02      	add	r7, sp, #8
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
 8003e18:	603b      	str	r3, [r7, #0]
	/* create an a inv_serif_hal_t object from a inv_host_serif_t */
	const inv_serif_hal_t serif_hal = {
 8003e1a:	4b14      	ldr	r3, [pc, #80]	@ (8003e6c <inv_device_icm20948_init+0x60>)
 8003e1c:	613b      	str	r3, [r7, #16]
 8003e1e:	4b14      	ldr	r3, [pc, #80]	@ (8003e70 <inv_device_icm20948_init+0x64>)
 8003e20:	617b      	str	r3, [r7, #20]
		host_serif_read_reg_legacy, host_serif_write_reg_legacy, /* use small wrappers to adapt prototype */
		serif->max_read_size, serif->max_write_size,
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	695b      	ldr	r3, [r3, #20]
	const inv_serif_hal_t serif_hal = {
 8003e26:	61bb      	str	r3, [r7, #24]
		serif->max_read_size, serif->max_write_size,
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	699b      	ldr	r3, [r3, #24]
	const inv_serif_hal_t serif_hal = {
 8003e2c:	61fb      	str	r3, [r7, #28]
		serif->serif_type, &self->legacy_serif
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	69db      	ldr	r3, [r3, #28]
	const inv_serif_hal_t serif_hal = {
 8003e32:	623b      	str	r3, [r7, #32]
		serif->serif_type, &self->legacy_serif
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	330c      	adds	r3, #12
	const inv_serif_hal_t serif_hal = {
 8003e38:	627b      	str	r3, [r7, #36]	@ 0x24
	};

	/* call the 'constructor' */
	inv_device_icm20948_init2(self, &serif_hal, listener, dmp3_image, dmp3_image_size);
 8003e3a:	f107 0110 	add.w	r1, r7, #16
 8003e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	68f8      	ldr	r0, [r7, #12]
 8003e48:	f000 f814 	bl	8003e74 <inv_device_icm20948_init2>
	/* keep a copy of the user inv_host_serif_t (used in the _legacy callbacks) */
	self->legacy_serif = *serif;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	f103 040c 	add.w	r4, r3, #12
 8003e54:	4615      	mov	r5, r2
 8003e56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e5a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003e5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003e62:	bf00      	nop
 8003e64:	3728      	adds	r7, #40	@ 0x28
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bdb0      	pop	{r4, r5, r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	08003db9 	.word	0x08003db9
 8003e70:	08003de3 	.word	0x08003de3

08003e74 <inv_device_icm20948_init2>:

void inv_device_icm20948_init2(inv_device_icm20948_t * self,
		const inv_serif_hal_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b08a      	sub	sp, #40	@ 0x28
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
 8003e80:	603b      	str	r3, [r7, #0]
	struct inv_icm20948_serif icm20948_serif;

	assert(self);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d105      	bne.n	8003e94 <inv_device_icm20948_init2+0x20>
 8003e88:	4b2a      	ldr	r3, [pc, #168]	@ (8003f34 <inv_device_icm20948_init2+0xc0>)
 8003e8a:	4a2b      	ldr	r2, [pc, #172]	@ (8003f38 <inv_device_icm20948_init2+0xc4>)
 8003e8c:	219c      	movs	r1, #156	@ 0x9c
 8003e8e:	482b      	ldr	r0, [pc, #172]	@ (8003f3c <inv_device_icm20948_init2+0xc8>)
 8003e90:	f00f f8fe 	bl	8013090 <__assert_func>

	memset(self, 0, sizeof(*self));
 8003e94:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 8003e98:	2100      	movs	r1, #0
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f011 fd40 	bl	8015920 <memset>
	
	/* initialize icm20948 serif structure */
	icm20948_serif.context   = serif->context;
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	613b      	str	r3, [r7, #16]
	icm20948_serif.read_reg  = serif->read_reg;
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	617b      	str	r3, [r7, #20]
	icm20948_serif.write_reg = serif->write_reg;
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	61bb      	str	r3, [r7, #24]
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	61fb      	str	r3, [r7, #28]
	icm20948_serif.max_write = serif->max_write_transaction_size;
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	623b      	str	r3, [r7, #32]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	bf0c      	ite	eq
 8003ec6:	2301      	moveq	r3, #1
 8003ec8:	2300      	movne	r3, #0
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	627b      	str	r3, [r7, #36]	@ 0x24
	
	/* build base */
	self->base.instance = self;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	601a      	str	r2, [r3, #0]
	self->base.vt       = &device_icm20948_vt;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4a1a      	ldr	r2, [pc, #104]	@ (8003f40 <inv_device_icm20948_init2+0xcc>)
 8003ed8:	605a      	str	r2, [r3, #4]
	self->base.listener = listener;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	609a      	str	r2, [r3, #8]
	self->dmp3_image = dmp3_image;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	683a      	ldr	r2, [r7, #0]
 8003ee4:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
	self->dmp3_image_size = dmp3_image_size;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003eec:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
	/* reset icm20948 driver states */
	inv_icm20948_reset_states(&self->icm20948_states, &icm20948_serif);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	3330      	adds	r3, #48	@ 0x30
 8003ef4:	f107 0210 	add.w	r2, r7, #16
 8003ef8:	4611      	mov	r1, r2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff fe4c 	bl	8003b98 <inv_icm20948_reset_states>
	
	/* initialise mounting matrix to identity */
	self->icm20948_states.mounting_matrix[0] = 1;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
	self->icm20948_states.mounting_matrix[4] = 1;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
	self->icm20948_states.mounting_matrix[8] = 1;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	/*initialise base state structure*/
	inv_icm20948_init_structure(&self->icm20948_states);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	3330      	adds	r3, #48	@ 0x30
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f008 ff8b 	bl	800ce38 <inv_icm20948_init_structure>
	
#if (MEMS_CHIP == HW_ICM20948)
	/*force the usage of akm9916 for 20948*/
	inv_device_icm20948_init_aux_compass( self, INV_ICM20948_COMPASS_ID_AK09916, 0x0C);
 8003f22:	220c      	movs	r2, #12
 8003f24:	2103      	movs	r1, #3
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 fa68 	bl	80043fc <inv_device_icm20948_init_aux_compass>
#endif
}
 8003f2c:	bf00      	nop
 8003f2e:	3728      	adds	r7, #40	@ 0x28
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	0801a338 	.word	0x0801a338
 8003f38:	0801ea58 	.word	0x0801ea58
 8003f3c:	0801a340 	.word	0x0801a340
 8003f40:	0801ea00 	.word	0x0801ea00

08003f44 <inv_device_icm20948_poll>:

int inv_device_icm20948_poll(void * context)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	60fb      	str	r3, [r7, #12]

	return inv_icm20948_poll_sensor(&self->icm20948_states, self, data_handler);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	3330      	adds	r3, #48	@ 0x30
 8003f54:	4a04      	ldr	r2, [pc, #16]	@ (8003f68 <inv_device_icm20948_poll+0x24>)
 8003f56:	68f9      	ldr	r1, [r7, #12]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f009 fd5f 	bl	800da1c <inv_icm20948_poll_sensor>
 8003f5e:	4603      	mov	r3, r0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	08004565 	.word	0x08004565

08003f6c <inv_device_icm20948_whoami>:

int inv_device_icm20948_whoami(void * context, uint8_t * whoami)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	60fb      	str	r3, [r7, #12]

	assert(whoami);
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d105      	bne.n	8003f8c <inv_device_icm20948_whoami+0x20>
 8003f80:	4b08      	ldr	r3, [pc, #32]	@ (8003fa4 <inv_device_icm20948_whoami+0x38>)
 8003f82:	4a09      	ldr	r2, [pc, #36]	@ (8003fa8 <inv_device_icm20948_whoami+0x3c>)
 8003f84:	21ca      	movs	r1, #202	@ 0xca
 8003f86:	4809      	ldr	r0, [pc, #36]	@ (8003fac <inv_device_icm20948_whoami+0x40>)
 8003f88:	f00f f882 	bl	8013090 <__assert_func>

	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	3330      	adds	r3, #48	@ 0x30
 8003f90:	6839      	ldr	r1, [r7, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f008 fef8 	bl	800cd88 <inv_icm20948_get_whoami>
 8003f98:	4603      	mov	r3, r0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3710      	adds	r7, #16
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	0801a36c 	.word	0x0801a36c
 8003fa8:	0801ea90 	.word	0x0801ea90
 8003fac:	0801a340 	.word	0x0801a340

08003fb0 <inv_device_icm20948_reset>:

int inv_device_icm20948_reset(void * context)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
	int rc = 0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]

	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reseting device...");
 8003fbc:	4910      	ldr	r1, [pc, #64]	@ (8004000 <inv_device_icm20948_reset+0x50>)
 8003fbe:	2004      	movs	r0, #4
 8003fc0:	f00b fc6e 	bl	800f8a0 <inv_msg>
	rc |= inv_device_icm20948_cleanup(context);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 f89d 	bl	8004104 <inv_device_icm20948_cleanup>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]
	rc |= inv_device_icm20948_setup(context);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 f818 	bl	8004008 <inv_device_icm20948_setup>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60fb      	str	r3, [r7, #12]
	
		if(rc != 0) {
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d006      	beq.n	8003ff4 <inv_device_icm20948_reset+0x44>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4906      	ldr	r1, [pc, #24]	@ (8004004 <inv_device_icm20948_reset+0x54>)
 8003fea:	2001      	movs	r0, #1
 8003fec:	f00b fc58 	bl	800f8a0 <inv_msg>
		return rc;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	e000      	b.n	8003ff6 <inv_device_icm20948_reset+0x46>
	}

	return 0;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	0801a374 	.word	0x0801a374
 8004004:	0801a388 	.word	0x0801a388

08004008 <inv_device_icm20948_setup>:

int inv_device_icm20948_setup(void * context)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	617b      	str	r3, [r7, #20]
	int rc;
	uint8_t whoami;

	INV_MSG(INV_MSG_LEVEL_INFO, "Booting up Icm20948...");
 8004014:	4933      	ldr	r1, [pc, #204]	@ (80040e4 <inv_device_icm20948_setup+0xdc>)
 8004016:	2003      	movs	r0, #3
 8004018:	f00b fc42 	bl	800f8a0 <inv_msg>

	/* Check WHOAMI */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reading WHOAMI...");
 800401c:	4932      	ldr	r1, [pc, #200]	@ (80040e8 <inv_device_icm20948_setup+0xe0>)
 800401e:	2004      	movs	r0, #4
 8004020:	f00b fc3e 	bl	800f8a0 <inv_msg>
	if((rc = inv_device_icm20948_whoami(self, &whoami)) != 0) {
 8004024:	f107 030f 	add.w	r3, r7, #15
 8004028:	4619      	mov	r1, r3
 800402a:	6978      	ldr	r0, [r7, #20]
 800402c:	f7ff ff9e 	bl	8003f6c <inv_device_icm20948_whoami>
 8004030:	6138      	str	r0, [r7, #16]
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d006      	beq.n	8004046 <inv_device_icm20948_setup+0x3e>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d when reading WHOAMI value", rc);
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	492c      	ldr	r1, [pc, #176]	@ (80040ec <inv_device_icm20948_setup+0xe4>)
 800403c:	2001      	movs	r0, #1
 800403e:	f00b fc2f 	bl	800f8a0 <inv_msg>
		return rc;
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	e049      	b.n	80040da <inv_device_icm20948_setup+0xd2>
	}

	if(whoami == 0 || whoami == 0xff) {
 8004046:	7bfb      	ldrb	r3, [r7, #15]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d002      	beq.n	8004052 <inv_device_icm20948_setup+0x4a>
 800404c:	7bfb      	ldrb	r3, [r7, #15]
 800404e:	2bff      	cmp	r3, #255	@ 0xff
 8004050:	d108      	bne.n	8004064 <inv_device_icm20948_setup+0x5c>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Unexpected WHOAMI value 0x%x. Aborting setup.", whoami);
 8004052:	7bfb      	ldrb	r3, [r7, #15]
 8004054:	461a      	mov	r2, r3
 8004056:	4926      	ldr	r1, [pc, #152]	@ (80040f0 <inv_device_icm20948_setup+0xe8>)
 8004058:	2001      	movs	r0, #1
 800405a:	f00b fc21 	bl	800f8a0 <inv_msg>
		return INV_ERROR;
 800405e:	f04f 33ff 	mov.w	r3, #4294967295
 8004062:	e03a      	b.n	80040da <inv_device_icm20948_setup+0xd2>
	} else {
		INV_MSG(INV_MSG_LEVEL_INFO, "WHOAMI value: 0x%x", whoami);
 8004064:	7bfb      	ldrb	r3, [r7, #15]
 8004066:	461a      	mov	r2, r3
 8004068:	4922      	ldr	r1, [pc, #136]	@ (80040f4 <inv_device_icm20948_setup+0xec>)
 800406a:	2003      	movs	r0, #3
 800406c:	f00b fc18 	bl	800f8a0 <inv_msg>
	}
	/* Setup accel and gyro mounting matrix and associated angle for current board */
	inv_icm20948_init_matrix(&self->icm20948_states);
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	3330      	adds	r3, #48	@ 0x30
 8004074:	4618      	mov	r0, r3
 8004076:	f008 fe97 	bl	800cda8 <inv_icm20948_init_matrix>

	/* set default power mode */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Putting Icm20948 in sleep mode...");
 800407a:	491f      	ldr	r1, [pc, #124]	@ (80040f8 <inv_device_icm20948_setup+0xf0>)
 800407c:	2004      	movs	r0, #4
 800407e:	f00b fc0f 	bl	800f8a0 <inv_msg>
	if((rc = inv_icm20948_initialize(&self->icm20948_states, self->dmp3_image,
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f8d3 1528 	ldr.w	r1, [r3, #1320]	@ 0x528
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f8d3 352c 	ldr.w	r3, [r3, #1324]	@ 0x52c
 8004094:	461a      	mov	r2, r3
 8004096:	f008 ff00 	bl	800ce9a <inv_icm20948_initialize>
 800409a:	6138      	str	r0, [r7, #16]
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d114      	bne.n	80040cc <inv_device_icm20948_setup+0xc4>
			self->dmp3_image_size)) != 0)
		goto error;
 
	/* Initialize auxiliary sensors */
	inv_icm20948_initialize_auxiliary(&self->icm20948_states);
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	3330      	adds	r3, #48	@ 0x30
 80040a6:	4618      	mov	r0, r3
 80040a8:	f009 fa22 	bl	800d4f0 <inv_icm20948_initialize_auxiliary>

	inv_icm20948_init_scale(&self->icm20948_states);
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	3330      	adds	r3, #48	@ 0x30
 80040b0:	4618      	mov	r0, r3
 80040b2:	f008 ff19 	bl	800cee8 <inv_icm20948_init_scale>

	/* re-initialise base state structure */
	inv_icm20948_init_structure(&self->icm20948_states);
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	3330      	adds	r3, #48	@ 0x30
 80040ba:	4618      	mov	r0, r3
 80040bc:	f008 febc 	bl	800ce38 <inv_icm20948_init_structure>
	
	/* we should be good to go ! */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "We're good to go !");
 80040c0:	490e      	ldr	r1, [pc, #56]	@ (80040fc <inv_device_icm20948_setup+0xf4>)
 80040c2:	2004      	movs	r0, #4
 80040c4:	f00b fbec 	bl	800f8a0 <inv_msg>

	return 0;
 80040c8:	2300      	movs	r3, #0
 80040ca:	e006      	b.n	80040da <inv_device_icm20948_setup+0xd2>
		goto error;
 80040cc:	bf00      	nop
error:
	INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d while setting-up device.", rc);
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	490b      	ldr	r1, [pc, #44]	@ (8004100 <inv_device_icm20948_setup+0xf8>)
 80040d2:	2001      	movs	r0, #1
 80040d4:	f00b fbe4 	bl	800f8a0 <inv_msg>

	return rc;
 80040d8:	693b      	ldr	r3, [r7, #16]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	0801a3a4 	.word	0x0801a3a4
 80040e8:	0801a3bc 	.word	0x0801a3bc
 80040ec:	0801a3d0 	.word	0x0801a3d0
 80040f0:	0801a3f4 	.word	0x0801a3f4
 80040f4:	0801a424 	.word	0x0801a424
 80040f8:	0801a438 	.word	0x0801a438
 80040fc:	0801a45c 	.word	0x0801a45c
 8004100:	0801a470 	.word	0x0801a470

08004104 <inv_device_icm20948_cleanup>:

int inv_device_icm20948_cleanup(void * context)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
	int i = 0;
 800410c:	2300      	movs	r3, #0
 800410e:	60fb      	str	r3, [r7, #12]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	60bb      	str	r3, [r7, #8]

	/* Disable all supported sensors */
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8004114:	2300      	movs	r3, #0
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	e00e      	b.n	8004138 <inv_device_icm20948_cleanup+0x34>
		if (inv_device_icm20948_ping_sensor(context, i) == 0)
 800411a:	68f9      	ldr	r1, [r7, #12]
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 f87f 	bl	8004220 <inv_device_icm20948_ping_sensor>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d104      	bne.n	8004132 <inv_device_icm20948_cleanup+0x2e>
			inv_device_icm20948_enable_sensor(context, i, 0);
 8004128:	2200      	movs	r2, #0
 800412a:	68f9      	ldr	r1, [r7, #12]
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 f8cc 	bl	80042ca <inv_device_icm20948_enable_sensor>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	3301      	adds	r3, #1
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2b40      	cmp	r3, #64	@ 0x40
 800413c:	dded      	ble.n	800411a <inv_device_icm20948_cleanup+0x16>
	}	
	
	return inv_icm20948_soft_reset(&self->icm20948_states);
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	3330      	adds	r3, #48	@ 0x30
 8004142:	4618      	mov	r0, r3
 8004144:	f009 f9ea 	bl	800d51c <inv_icm20948_soft_reset>
 8004148:	4603      	mov	r3, r0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3710      	adds	r7, #16
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}

08004152 <inv_device_icm20948_load>:

int inv_device_icm20948_load(void * context, int what,
		const uint8_t * image, uint32_t size, inv_bool_t verify, inv_bool_t force)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b086      	sub	sp, #24
 8004156:	af00      	add	r7, sp, #0
 8004158:	60f8      	str	r0, [r7, #12]
 800415a:	60b9      	str	r1, [r7, #8]
 800415c:	607a      	str	r2, [r7, #4]
 800415e:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	617b      	str	r3, [r7, #20]
	(void)what;
	(void)verify;
	(void)force;

	return inv_icm20948_load(&self->icm20948_states, image, size);
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	3330      	adds	r3, #48	@ 0x30
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	b292      	uxth	r2, r2
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	4618      	mov	r0, r3
 8004170:	f009 fa75 	bl	800d65e <inv_icm20948_load>
 8004174:	4603      	mov	r3, r0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3718      	adds	r7, #24
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
	...

08004180 <inv_device_icm20948_self_test>:

int inv_device_icm20948_self_test(void * context, int sensor)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	60bb      	str	r3, [r7, #8]
	int rc;

	if(inv_device_icm20948_ping_sensor(context, sensor) != 0)
 800418e:	6839      	ldr	r1, [r7, #0]
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 f845 	bl	8004220 <inv_device_icm20948_ping_sensor>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d002      	beq.n	80041a2 <inv_device_icm20948_self_test+0x22>
		return INV_ERROR_BAD_ARG;
 800419c:	f06f 030a 	mvn.w	r3, #10
 80041a0:	e037      	b.n	8004212 <inv_device_icm20948_self_test+0x92>

	if((sensor != INV_SENSOR_TYPE_RAW_ACCELEROMETER) &&
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	2b20      	cmp	r3, #32
 80041a6:	d00e      	beq.n	80041c6 <inv_device_icm20948_self_test+0x46>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d00b      	beq.n	80041c6 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_ACCELEROMETER) &&
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	2b21      	cmp	r3, #33	@ 0x21
 80041b2:	d008      	beq.n	80041c6 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_RAW_GYROSCOPE) &&
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	d005      	beq.n	80041c6 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_GYROSCOPE) &&
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d002      	beq.n	80041c6 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_MAGNETOMETER))
			//(sensor != INV_SENSOR_TYPE_RAW_MAGNETOMETER) AxL add rawmag
		return INV_ERROR_BAD_ARG;
 80041c0:	f06f 030a 	mvn.w	r3, #10
 80041c4:	e025      	b.n	8004212 <inv_device_icm20948_self_test+0x92>

	if(self->icm20948_states.selftest_done) {
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d005      	beq.n	80041dc <inv_device_icm20948_self_test+0x5c>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Self-test already ran once!");
 80041d0:	4912      	ldr	r1, [pc, #72]	@ (800421c <inv_device_icm20948_self_test+0x9c>)
 80041d2:	2002      	movs	r0, #2
 80041d4:	f00b fb64 	bl	800f8a0 <inv_msg>
		return INV_ERROR_SUCCESS;
 80041d8:	2300      	movs	r3, #0
 80041da:	e01a      	b.n	8004212 <inv_device_icm20948_self_test+0x92>
	}

	/* Reset the device in case the self-test doesn't run at start */
	inv_device_icm20948_cleanup(context);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f7ff ff91 	bl	8004104 <inv_device_icm20948_cleanup>
	if((inv_icm20948_run_selftest(&self->icm20948_states) & INV_ICM20948_SELF_TEST_OK) 
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	3330      	adds	r3, #48	@ 0x30
 80041e6:	4618      	mov	r0, r3
 80041e8:	f008 fc00 	bl	800c9ec <inv_icm20948_run_selftest>
 80041ec:	4603      	mov	r3, r0
 80041ee:	f003 0307 	and.w	r3, r3, #7
 80041f2:	2b07      	cmp	r3, #7
 80041f4:	d106      	bne.n	8004204 <inv_device_icm20948_self_test+0x84>
			== INV_ICM20948_SELF_TEST_OK) {
		self->icm20948_states.selftest_done = 1;
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
		rc = 0;
 80041fe:	2300      	movs	r3, #0
 8004200:	60fb      	str	r3, [r7, #12]
 8004202:	e002      	b.n	800420a <inv_device_icm20948_self_test+0x8a>
	}
	else
		rc = INV_ERROR;
 8004204:	f04f 33ff 	mov.w	r3, #4294967295
 8004208:	60fb      	str	r3, [r7, #12]

	/* It's advised to re-init the device after self-test for normal use */
	inv_device_icm20948_reset(context);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f7ff fed0 	bl	8003fb0 <inv_device_icm20948_reset>
	return rc;
 8004210:	68fb      	ldr	r3, [r7, #12]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	0801a494 	.word	0x0801a494

08004220 <inv_device_icm20948_ping_sensor>:

int inv_device_icm20948_ping_sensor(void * context, int sensor)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	60fb      	str	r3, [r7, #12]
	
	/* HW sensors */
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b20      	cmp	r3, #32
 8004232:	d029      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b21      	cmp	r3, #33	@ 0x21
 8004238:	d026      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_RAW_GYROSCOPE) ||
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b0f      	cmp	r3, #15
 800423e:	d023      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d020      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_ACCELEROMETER) ||
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b04      	cmp	r3, #4
 800424a:	d01d      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GYROSCOPE) ||
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	2b10      	cmp	r3, #16
 8004250:	d01a      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_UNCAL_GYROSCOPE) ||
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b11      	cmp	r3, #17
 8004256:	d017      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_SMD) ||
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2b12      	cmp	r3, #18
 800425c:	d014      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_DETECTOR) ||
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b13      	cmp	r3, #19
 8004262:	d011      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_COUNTER) ||
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	2b1c      	cmp	r3, #28
 8004268:	d00e      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_B2S) ||
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	2b19      	cmp	r3, #25
 800426e:	d00b      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_PICK_UP_GESTURE) ||
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	2b1a      	cmp	r3, #26
 8004274:	d008      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_BAC) ||
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b09      	cmp	r3, #9
 800427a:	d005      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GRAVITY) ||
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2b0a      	cmp	r3, #10
 8004280:	d002      	beq.n	8004288 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_LINEAR_ACCELERATION) ||
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b16      	cmp	r3, #22
 8004286:	d101      	bne.n	800428c <inv_device_icm20948_ping_sensor+0x6c>
	    (sensor == INV_SENSOR_TYPE_TILT_DETECTOR) ) {
		return 0;
 8004288:	2300      	movs	r3, #0
 800428a:	e01a      	b.n	80042c2 <inv_device_icm20948_ping_sensor+0xa2>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	2b02      	cmp	r3, #2
 8004290:	d00b      	beq.n	80042aa <inv_device_icm20948_ping_sensor+0x8a>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b0e      	cmp	r3, #14
 8004296:	d008      	beq.n	80042aa <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_UNCAL_MAGNETOMETER) ||
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	2b14      	cmp	r3, #20
 800429c:	d005      	beq.n	80042aa <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR) ||
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b03      	cmp	r3, #3
 80042a2:	d002      	beq.n	80042aa <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_ORIENTATION) ||
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	2b0b      	cmp	r3, #11
 80042a8:	d109      	bne.n	80042be <inv_device_icm20948_ping_sensor+0x9e>
	           (sensor == INV_SENSOR_TYPE_ROTATION_VECTOR) ) {
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	3330      	adds	r3, #48	@ 0x30
 80042ae:	4618      	mov	r0, r3
 80042b0:	f001 fa46 	bl	8005740 <inv_icm20948_compass_isconnected>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <inv_device_icm20948_ping_sensor+0x9e>
			return 0;
 80042ba:	2300      	movs	r3, #0
 80042bc:	e001      	b.n	80042c2 <inv_device_icm20948_ping_sensor+0xa2>
	}

	return INV_ERROR_BAD_ARG;
 80042be:	f06f 030a 	mvn.w	r3, #10
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <inv_device_icm20948_enable_sensor>:

int inv_device_icm20948_enable_sensor(void * context, int sensor, inv_bool_t en)
{
 80042ca:	b590      	push	{r4, r7, lr}
 80042cc:	b087      	sub	sp, #28
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	60f8      	str	r0, [r7, #12]
 80042d2:	60b9      	str	r1, [r7, #8]
 80042d4:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	617b      	str	r3, [r7, #20]

	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80042e0:	68b8      	ldr	r0, [r7, #8]
 80042e2:	f7ff fc87 	bl	8003bf4 <idd_sensortype_2_driver>
 80042e6:	4603      	mov	r3, r0
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	4619      	mov	r1, r3
 80042ec:	4620      	mov	r0, r4
 80042ee:	f009 f929 	bl	800d544 <inv_icm20948_enable_sensor>
 80042f2:	4603      	mov	r3, r0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd90      	pop	{r4, r7, pc}

080042fc <inv_device_icm20948_set_sensor_period_us>:

int inv_device_icm20948_set_sensor_period_us(void * context,
		int sensor, uint32_t period)
{
 80042fc:	b590      	push	{r4, r7, lr}
 80042fe:	b087      	sub	sp, #28
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	617b      	str	r3, [r7, #20]

	/* convert period back to ms as this is what expects the driver for now */
	period /= 1000;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a0b      	ldr	r2, [pc, #44]	@ (800433c <inv_device_icm20948_set_sensor_period_us+0x40>)
 8004310:	fba2 2303 	umull	r2, r3, r2, r3
 8004314:	099b      	lsrs	r3, r3, #6
 8004316:	607b      	str	r3, [r7, #4]

	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800431e:	68b8      	ldr	r0, [r7, #8]
 8004320:	f7ff fc68 	bl	8003bf4 <idd_sensortype_2_driver>
 8004324:	4603      	mov	r3, r0
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	4619      	mov	r1, r3
 800432a:	4620      	mov	r0, r4
 800432c:	f009 f937 	bl	800d59e <inv_icm20948_set_sensor_period>
 8004330:	4603      	mov	r3, r0
}
 8004332:	4618      	mov	r0, r3
 8004334:	371c      	adds	r7, #28
 8004336:	46bd      	mov	sp, r7
 8004338:	bd90      	pop	{r4, r7, pc}
 800433a:	bf00      	nop
 800433c:	10624dd3 	.word	0x10624dd3

08004340 <inv_device_icm20948_set_sensor_timeout>:

int inv_device_icm20948_set_sensor_timeout(void * context,
		int sensor, uint32_t period)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	617b      	str	r3, [r7, #20]
	(void)sensor;

	return inv_icm20948_enable_batch_timeout(&self->icm20948_states, period);
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	3330      	adds	r3, #48	@ 0x30
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	b292      	uxth	r2, r2
 8004358:	4611      	mov	r1, r2
 800435a:	4618      	mov	r0, r3
 800435c:	f009 f958 	bl	800d610 <inv_icm20948_enable_batch_timeout>
 8004360:	4603      	mov	r3, r0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3718      	adds	r7, #24
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <inv_device_icm20948_set_sensor_mounting_matrix>:

int inv_device_icm20948_set_sensor_mounting_matrix(void * context,
		int sensor, const float matrix[9])
{
 800436a:	b590      	push	{r4, r7, lr}
 800436c:	b087      	sub	sp, #28
 800436e:	af00      	add	r7, sp, #0
 8004370:	60f8      	str	r0, [r7, #12]
 8004372:	60b9      	str	r1, [r7, #8]
 8004374:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	617b      	str	r3, [r7, #20]
	
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8004380:	68b8      	ldr	r0, [r7, #8]
 8004382:	f7ff fc37 	bl	8003bf4 <idd_sensortype_2_driver>
 8004386:	4603      	mov	r3, r0
 8004388:	461a      	mov	r2, r3
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	4620      	mov	r0, r4
 800438e:	f009 f80b 	bl	800d3a8 <inv_icm20948_set_matrix>
 8004392:	4603      	mov	r3, r0
}
 8004394:	4618      	mov	r0, r3
 8004396:	371c      	adds	r7, #28
 8004398:	46bd      	mov	sp, r7
 800439a:	bd90      	pop	{r4, r7, pc}

0800439c <inv_device_icm20948_write_mems_register>:

int inv_device_icm20948_write_mems_register(void * context, int sensor, uint16_t reg_addr,
		const void * data, unsigned size)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	4613      	mov	r3, r2
 80043aa:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80043b6:	88fb      	ldrh	r3, [r7, #6]
 80043b8:	b2d9      	uxtb	r1, r3
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	f00a fe7a 	bl	800f0b6 <inv_icm20948_write_reg>
 80043c2:	4603      	mov	r3, r0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <inv_device_icm20948_read_mems_register>:

int inv_device_icm20948_read_mems_register(void * context, int sensor, uint16_t reg_addr,
		void * data, unsigned size)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	603b      	str	r3, [r7, #0]
 80043d8:	4613      	mov	r3, r2
 80043da:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80043e6:	88fb      	ldrh	r3, [r7, #6]
 80043e8:	b2d9      	uxtb	r1, r3
 80043ea:	6a3b      	ldr	r3, [r7, #32]
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	f00a fe4f 	bl	800f090 <inv_icm20948_read_reg>
 80043f2:	4603      	mov	r3, r0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <inv_device_icm20948_init_aux_compass>:

void inv_device_icm20948_init_aux_compass(inv_device_icm20948_t * self,
	int aux_compass_id, uint8_t aux_compass_addr)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	4613      	mov	r3, r2
 8004408:	71fb      	strb	r3, [r7, #7]
	/* register auxiliary compass (assuming AK09911) */
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	3330      	adds	r3, #48	@ 0x30
 800440e:	68ba      	ldr	r2, [r7, #8]
 8004410:	b2d1      	uxtb	r1, r2
 8004412:	79fa      	ldrb	r2, [r7, #7]
 8004414:	4618      	mov	r0, r3
 8004416:	f000 fed1 	bl	80051bc <inv_icm20948_register_aux_compass>
			(enum inv_icm20948_compass_id)aux_compass_id, aux_compass_addr);
}
 800441a:	bf00      	nop
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <inv_device_icm20948_set_sensor_config>:

int inv_device_icm20948_set_sensor_config(void * context, int sensor, int setting,
		const void * value, unsigned size)
{
 8004422:	b590      	push	{r4, r7, lr}
 8004424:	b08b      	sub	sp, #44	@ 0x2c
 8004426:	af00      	add	r7, sp, #0
 8004428:	60f8      	str	r0, [r7, #12]
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
 800442e:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	627b      	str	r3, [r7, #36]	@ 0x24
	int rc = 0;
 8004434:	2300      	movs	r3, #0
 8004436:	623b      	str	r3, [r7, #32]
	(void)size;
	
	switch (setting) {
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b07      	cmp	r3, #7
 800443c:	d034      	beq.n	80044a8 <inv_device_icm20948_set_sensor_config+0x86>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b07      	cmp	r3, #7
 8004442:	dc4a      	bgt.n	80044da <inv_device_icm20948_set_sensor_config+0xb8>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b03      	cmp	r3, #3
 8004448:	d039      	beq.n	80044be <inv_device_icm20948_set_sensor_config+0x9c>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2b05      	cmp	r3, #5
 800444e:	d144      	bne.n	80044da <inv_device_icm20948_set_sensor_config+0xb8>
		case INV_DEVICE_ICM20948_CONFIG_FSR : {
			int temp_bias[3];
			//In case FSR change, we save and apply new bias
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 8004450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004452:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8004456:	68b8      	ldr	r0, [r7, #8]
 8004458:	f7ff fbcc 	bl	8003bf4 <idd_sensortype_2_driver>
 800445c:	4603      	mov	r3, r0
 800445e:	4619      	mov	r1, r3
 8004460:	f107 0314 	add.w	r3, r7, #20
 8004464:	461a      	mov	r2, r3
 8004466:	4620      	mov	r0, r4
 8004468:	f008 fec2 	bl	800d1f0 <inv_icm20948_get_bias>
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8004472:	68b8      	ldr	r0, [r7, #8]
 8004474:	f7ff fbbe 	bl	8003bf4 <idd_sensortype_2_driver>
 8004478:	4603      	mov	r3, r0
 800447a:	683a      	ldr	r2, [r7, #0]
 800447c:	4619      	mov	r1, r3
 800447e:	4620      	mov	r0, r4
 8004480:	f008 fd43 	bl	800cf0a <inv_icm20948_set_fsr>
 8004484:	6238      	str	r0, [r7, #32]
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 8004486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004488:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800448c:	68b8      	ldr	r0, [r7, #8]
 800448e:	f7ff fbb1 	bl	8003bf4 <idd_sensortype_2_driver>
 8004492:	4603      	mov	r3, r0
 8004494:	4619      	mov	r1, r3
 8004496:	f107 0314 	add.w	r3, r7, #20
 800449a:	461a      	mov	r2, r3
 800449c:	4620      	mov	r0, r4
 800449e:	f008 fe15 	bl	800d0cc <inv_icm20948_set_bias>
			break;
 80044a2:	bf00      	nop
				return -1;
			}*/
		default :
			return -1;
	}
	return rc;
 80044a4:	6a3b      	ldr	r3, [r7, #32]
 80044a6:	e01a      	b.n	80044de <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 80044a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	4619      	mov	r1, r3
 80044b4:	4610      	mov	r0, r2
 80044b6:	f008 ff2d 	bl	800d314 <inv_icm20948_set_lowpower_or_highperformance>
 80044ba:	4603      	mov	r3, r0
 80044bc:	e00f      	b.n	80044de <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80044c4:	68b8      	ldr	r0, [r7, #8]
 80044c6:	f7ff fb95 	bl	8003bf4 <idd_sensortype_2_driver>
 80044ca:	4603      	mov	r3, r0
 80044cc:	683a      	ldr	r2, [r7, #0]
 80044ce:	4619      	mov	r1, r3
 80044d0:	4620      	mov	r0, r4
 80044d2:	f008 fdfb 	bl	800d0cc <inv_icm20948_set_bias>
 80044d6:	4603      	mov	r3, r0
 80044d8:	e001      	b.n	80044de <inv_device_icm20948_set_sensor_config+0xbc>
			return -1;
 80044da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044de:	4618      	mov	r0, r3
 80044e0:	372c      	adds	r7, #44	@ 0x2c
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd90      	pop	{r4, r7, pc}

080044e6 <inv_device_icm20948_get_sensor_config>:

int inv_device_icm20948_get_sensor_config(void * context, int sensor, int setting,
		void *value_out, unsigned size)
{
 80044e6:	b590      	push	{r4, r7, lr}
 80044e8:	b087      	sub	sp, #28
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	60f8      	str	r0, [r7, #12]
 80044ee:	60b9      	str	r1, [r7, #8]
 80044f0:	607a      	str	r2, [r7, #4]
 80044f2:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	617b      	str	r3, [r7, #20]
	(void)size;
	switch (setting) {
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b07      	cmp	r3, #7
 80044fc:	d016      	beq.n	800452c <inv_device_icm20948_get_sensor_config+0x46>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b07      	cmp	r3, #7
 8004502:	dc29      	bgt.n	8004558 <inv_device_icm20948_get_sensor_config+0x72>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2b03      	cmp	r3, #3
 8004508:	d018      	beq.n	800453c <inv_device_icm20948_get_sensor_config+0x56>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2b05      	cmp	r3, #5
 800450e:	d123      	bne.n	8004558 <inv_device_icm20948_get_sensor_config+0x72>
		case INV_DEVICE_ICM20948_CONFIG_FSR :
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8004516:	68b8      	ldr	r0, [r7, #8]
 8004518:	f7ff fb6c 	bl	8003bf4 <idd_sensortype_2_driver>
 800451c:	4603      	mov	r3, r0
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	4619      	mov	r1, r3
 8004522:	4620      	mov	r0, r4
 8004524:	f008 fd64 	bl	800cff0 <inv_icm20948_get_fsr>
 8004528:	4603      	mov	r3, r0
 800452a:	e017      	b.n	800455c <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_POWER_MODE :
			return inv_icm20948_get_lowpower_or_highperformance(&self->icm20948_states, value_out);
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	3330      	adds	r3, #48	@ 0x30
 8004530:	6839      	ldr	r1, [r7, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f008 ff08 	bl	800d348 <inv_icm20948_get_lowpower_or_highperformance>
 8004538:	4603      	mov	r3, r0
 800453a:	e00f      	b.n	800455c <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_OFFSET :
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8004542:	68b8      	ldr	r0, [r7, #8]
 8004544:	f7ff fb56 	bl	8003bf4 <idd_sensortype_2_driver>
 8004548:	4603      	mov	r3, r0
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	4619      	mov	r1, r3
 800454e:	4620      	mov	r0, r4
 8004550:	f008 fe4e 	bl	800d1f0 <inv_icm20948_get_bias>
 8004554:	4603      	mov	r3, r0
 8004556:	e001      	b.n	800455c <inv_device_icm20948_get_sensor_config+0x76>
		default :
			return -1;
 8004558:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800455c:	4618      	mov	r0, r3
 800455e:	371c      	adds	r7, #28
 8004560:	46bd      	mov	sp, r7
 8004562:	bd90      	pop	{r4, r7, pc}

08004564 <data_handler>:
/******************************************************************************/

static void data_handler(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp,
		const void * data, const void *arg)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b09e      	sub	sp, #120	@ 0x78
 8004568:	af04      	add	r7, sp, #16
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	e9c7 2300 	strd	r2, r3, [r7]
 8004570:	460b      	mov	r3, r1
 8004572:	72fb      	strb	r3, [r7, #11]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	667b      	str	r3, [r7, #100]	@ 0x64
	inv_sensor_event_t event;
	const int sensortype = idd_driver_2_sensortype(sensor);
 8004578:	7afb      	ldrb	r3, [r7, #11]
 800457a:	4618      	mov	r0, r3
 800457c:	f7ff fbb8 	bl	8003cf0 <idd_driver_2_sensortype>
 8004580:	6638      	str	r0, [r7, #96]	@ 0x60
	
	if(build_sensor_event(self, sensortype, timestamp, data, arg, &event)) {
 8004582:	f107 0310 	add.w	r3, r7, #16
 8004586:	9302      	str	r3, [sp, #8]
 8004588:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800458a:	9301      	str	r3, [sp, #4]
 800458c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004594:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004596:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8004598:	f000 f906 	bl	80047a8 <build_sensor_event>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d007      	beq.n	80045b2 <data_handler+0x4e>
		inv_sensor_listener_notify(self->base.listener, &event);
 80045a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f107 0210 	add.w	r2, r7, #16
 80045aa:	4611      	mov	r1, r2
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7ff fae0 	bl	8003b72 <inv_sensor_listener_notify>
	}
}
 80045b2:	bf00      	nop
 80045b4:	3768      	adds	r7, #104	@ 0x68
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
	...

080045bc <build_sensor_event_data>:

static inv_bool_t build_sensor_event_data(inv_device_icm20948_t * self, 
		uint8_t sensortype, const void * data, const void *arg, 
		inv_sensor_event_t * event)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08a      	sub	sp, #40	@ 0x28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	607a      	str	r2, [r7, #4]
 80045c6:	603b      	str	r3, [r7, #0]
 80045c8:	460b      	mov	r3, r1
 80045ca:	72fb      	strb	r3, [r7, #11]
	float raw_bias_data[6];
	(void)self;

	switch(sensortype) {
 80045cc:	7afb      	ldrb	r3, [r7, #11]
 80045ce:	3b01      	subs	r3, #1
 80045d0:	2b20      	cmp	r3, #32
 80045d2:	f200 80e1 	bhi.w	8004798 <build_sensor_event_data+0x1dc>
 80045d6:	a201      	add	r2, pc, #4	@ (adr r2, 80045dc <build_sensor_event_data+0x20>)
 80045d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045dc:	080046f7 	.word	0x080046f7
 80045e0:	08004711 	.word	0x08004711
 80045e4:	08004779 	.word	0x08004779
 80045e8:	080046dd 	.word	0x080046dd
 80045ec:	08004799 	.word	0x08004799
 80045f0:	08004799 	.word	0x08004799
 80045f4:	08004799 	.word	0x08004799
 80045f8:	08004799 	.word	0x08004799
 80045fc:	080046f7 	.word	0x080046f7
 8004600:	080046f7 	.word	0x080046f7
 8004604:	0800472b 	.word	0x0800472b
 8004608:	08004799 	.word	0x08004799
 800460c:	08004799 	.word	0x08004799
 8004610:	0800469f 	.word	0x0800469f
 8004614:	08004745 	.word	0x08004745
 8004618:	08004661 	.word	0x08004661
 800461c:	08004761 	.word	0x08004761
 8004620:	08004761 	.word	0x08004761
 8004624:	08004769 	.word	0x08004769
 8004628:	0800472b 	.word	0x0800472b
 800462c:	08004799 	.word	0x08004799
 8004630:	08004761 	.word	0x08004761
 8004634:	08004799 	.word	0x08004799
 8004638:	08004799 	.word	0x08004799
 800463c:	08004761 	.word	0x08004761
 8004640:	08004755 	.word	0x08004755
 8004644:	08004799 	.word	0x08004799
 8004648:	08004761 	.word	0x08004761
 800464c:	08004799 	.word	0x08004799
 8004650:	08004799 	.word	0x08004799
 8004654:	08004799 	.word	0x08004799
 8004658:	08004789 	.word	0x08004789
 800465c:	08004789 	.word	0x08004789
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 8004660:	f107 0310 	add.w	r3, r7, #16
 8004664:	2218      	movs	r2, #24
 8004666:	6879      	ldr	r1, [r7, #4]
 8004668:	4618      	mov	r0, r3
 800466a:	f011 f9f3 	bl	8015a54 <memcpy>
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 800466e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004670:	3310      	adds	r3, #16
 8004672:	f107 0110 	add.w	r1, r7, #16
 8004676:	220c      	movs	r2, #12
 8004678:	4618      	mov	r0, r3
 800467a:	f011 f9eb 	bl	8015a54 <memcpy>
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 800467e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004680:	f103 001c 	add.w	r0, r3, #28
 8004684:	f107 0310 	add.w	r3, r7, #16
 8004688:	330c      	adds	r3, #12
 800468a:	220c      	movs	r2, #12
 800468c:	4619      	mov	r1, r3
 800468e:	f011 f9e1 	bl	8015a54 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8004692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004694:	3328      	adds	r3, #40	@ 0x28
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	7812      	ldrb	r2, [r2, #0]
 800469a:	701a      	strb	r2, [r3, #0]
		break;
 800469c:	e07e      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 800469e:	f107 0310 	add.w	r3, r7, #16
 80046a2:	2218      	movs	r2, #24
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f011 f9d4 	bl	8015a54 <memcpy>
		memcpy(event->data.mag.vect, &raw_bias_data[0], sizeof(event->data.mag.vect));
 80046ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ae:	3310      	adds	r3, #16
 80046b0:	f107 0110 	add.w	r1, r7, #16
 80046b4:	220c      	movs	r2, #12
 80046b6:	4618      	mov	r0, r3
 80046b8:	f011 f9cc 	bl	8015a54 <memcpy>
		memcpy(event->data.mag.bias, &raw_bias_data[3], sizeof(event->data.mag.bias));
 80046bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046be:	f103 001c 	add.w	r0, r3, #28
 80046c2:	f107 0310 	add.w	r3, r7, #16
 80046c6:	330c      	adds	r3, #12
 80046c8:	220c      	movs	r2, #12
 80046ca:	4619      	mov	r1, r3
 80046cc:	f011 f9c2 	bl	8015a54 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 80046d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d2:	3328      	adds	r3, #40	@ 0x28
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	7812      	ldrb	r2, [r2, #0]
 80046d8:	701a      	strb	r2, [r3, #0]
		break;
 80046da:	e05f      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GYROSCOPE:
		memcpy(event->data.gyr.vect, data, sizeof(event->data.gyr.vect));
 80046dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046de:	3310      	adds	r3, #16
 80046e0:	220c      	movs	r2, #12
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f011 f9b5 	bl	8015a54 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 80046ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ec:	3328      	adds	r3, #40	@ 0x28
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	7812      	ldrb	r2, [r2, #0]
 80046f2:	701a      	strb	r2, [r3, #0]
		break;
 80046f4:	e052      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GRAVITY:
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
	case INV_SENSOR_TYPE_ACCELEROMETER:
		memcpy(event->data.acc.vect, data, sizeof(event->data.acc.vect));
 80046f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f8:	3310      	adds	r3, #16
 80046fa:	220c      	movs	r2, #12
 80046fc:	6879      	ldr	r1, [r7, #4]
 80046fe:	4618      	mov	r0, r3
 8004700:	f011 f9a8 	bl	8015a54 <memcpy>
		memcpy(&(event->data.acc.accuracy_flag), arg, sizeof(event->data.acc.accuracy_flag));
 8004704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004706:	3328      	adds	r3, #40	@ 0x28
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	7812      	ldrb	r2, [r2, #0]
 800470c:	701a      	strb	r2, [r3, #0]
		break;
 800470e:	e045      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_MAGNETOMETER:
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 8004710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004712:	3310      	adds	r3, #16
 8004714:	220c      	movs	r2, #12
 8004716:	6879      	ldr	r1, [r7, #4]
 8004718:	4618      	mov	r0, r3
 800471a:	f011 f99b 	bl	8015a54 <memcpy>
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 800471e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004720:	3328      	adds	r3, #40	@ 0x28
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	7812      	ldrb	r2, [r2, #0]
 8004726:	701a      	strb	r2, [r3, #0]
		break;
 8004728:	e038      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
	case INV_SENSOR_TYPE_ROTATION_VECTOR:
		memcpy(&(event->data.quaternion.accuracy), arg, sizeof(event->data.quaternion.accuracy));
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	3320      	adds	r3, #32
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	6812      	ldr	r2, [r2, #0]
 8004732:	601a      	str	r2, [r3, #0]
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 8004734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004736:	3310      	adds	r3, #16
 8004738:	2210      	movs	r2, #16
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	4618      	mov	r0, r3
 800473e:	f011 f989 	bl	8015a54 <memcpy>
		break;
 8004742:	e02b      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 8004744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004746:	3310      	adds	r3, #16
 8004748:	2210      	movs	r2, #16
 800474a:	6879      	ldr	r1, [r7, #4]
 800474c:	4618      	mov	r0, r3
 800474e:	f011 f981 	bl	8015a54 <memcpy>
		break;
 8004752:	e023      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_BAC:
		memcpy(&(event->data.bac.event), data, sizeof(event->data.bac.event));
 8004754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004756:	3310      	adds	r3, #16
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	6812      	ldr	r2, [r2, #0]
 800475c:	601a      	str	r2, [r3, #0]
		break;
 800475e:	e01d      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:
	case INV_SENSOR_TYPE_TILT_DETECTOR:
	case INV_SENSOR_TYPE_STEP_DETECTOR:
	case INV_SENSOR_TYPE_SMD:
	case INV_SENSOR_TYPE_B2S:
		event->data.event = true;
 8004760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004762:	2201      	movs	r2, #1
 8004764:	611a      	str	r2, [r3, #16]
		break;
 8004766:	e019      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_STEP_COUNTER:
		memcpy(&(event->data.step.count), data, sizeof(event->data.step.count));
 8004768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476a:	3310      	adds	r3, #16
 800476c:	2208      	movs	r2, #8
 800476e:	6879      	ldr	r1, [r7, #4]
 8004770:	4618      	mov	r0, r3
 8004772:	f011 f96f 	bl	8015a54 <memcpy>
		break;
 8004776:	e011      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_ORIENTATION:
		//we just want to copy x,y,z from orientation data
		memcpy(&(event->data.orientation), data, 3*sizeof(float));
 8004778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800477a:	3310      	adds	r3, #16
 800477c:	220c      	movs	r2, #12
 800477e:	6879      	ldr	r1, [r7, #4]
 8004780:	4618      	mov	r0, r3
 8004782:	f011 f967 	bl	8015a54 <memcpy>
		break;
 8004786:	e009      	b.n	800479c <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:
		memcpy(event->data.raw3d.vect, data, sizeof(event->data.raw3d.vect));
 8004788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800478a:	3310      	adds	r3, #16
 800478c:	220c      	movs	r2, #12
 800478e:	6879      	ldr	r1, [r7, #4]
 8004790:	4618      	mov	r0, r3
 8004792:	f011 f95f 	bl	8015a54 <memcpy>
		break;
 8004796:	e001      	b.n	800479c <build_sensor_event_data+0x1e0>
	default:
		return false;
 8004798:	2300      	movs	r3, #0
 800479a:	e000      	b.n	800479e <build_sensor_event_data+0x1e2>
	}

	return true;
 800479c:	2301      	movs	r3, #1
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3728      	adds	r7, #40	@ 0x28
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop

080047a8 <build_sensor_event>:

static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b086      	sub	sp, #24
 80047ac:	af02      	add	r7, sp, #8
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	e9c7 2300 	strd	r2, r3, [r7]
	assert(event);
 80047b6:	6a3b      	ldr	r3, [r7, #32]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d106      	bne.n	80047ca <build_sensor_event+0x22>
 80047bc:	4b17      	ldr	r3, [pc, #92]	@ (800481c <build_sensor_event+0x74>)
 80047be:	4a18      	ldr	r2, [pc, #96]	@ (8004820 <build_sensor_event+0x78>)
 80047c0:	f240 2135 	movw	r1, #565	@ 0x235
 80047c4:	4817      	ldr	r0, [pc, #92]	@ (8004824 <build_sensor_event+0x7c>)
 80047c6:	f00e fc63 	bl	8013090 <__assert_func>

	memset(event, 0, sizeof(*event));
 80047ca:	2250      	movs	r2, #80	@ 0x50
 80047cc:	2100      	movs	r1, #0
 80047ce:	6a38      	ldr	r0, [r7, #32]
 80047d0:	f011 f8a6 	bl	8015920 <memset>

	(void)self;

	if(!build_sensor_event_data(self, sensorid, data, arg, event)) {
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	b2d9      	uxtb	r1, r3
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	9300      	str	r3, [sp, #0]
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	68f8      	ldr	r0, [r7, #12]
 80047e2:	f7ff feeb 	bl	80045bc <build_sensor_event_data>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d106      	bne.n	80047fa <build_sensor_event+0x52>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Unexpected sensor id %d. Data Ignored.", sensorid);
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	490e      	ldr	r1, [pc, #56]	@ (8004828 <build_sensor_event+0x80>)
 80047f0:	2002      	movs	r0, #2
 80047f2:	f00b f855 	bl	800f8a0 <inv_msg>
		return false;
 80047f6:	2300      	movs	r3, #0
 80047f8:	e00b      	b.n	8004812 <build_sensor_event+0x6a>
	}

	/* finish up building event */
	event->sensor	= sensorid;
 80047fa:	68ba      	ldr	r2, [r7, #8]
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	601a      	str	r2, [r3, #0]
	event->timestamp = timestamp;
 8004800:	6a39      	ldr	r1, [r7, #32]
 8004802:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004806:	e9c1 2302 	strd	r2, r3, [r1, #8]
	event->status	= INV_SENSOR_STATUS_DATA_UPDATED;
 800480a:	6a3b      	ldr	r3, [r7, #32]
 800480c:	2200      	movs	r2, #0
 800480e:	605a      	str	r2, [r3, #4]

	return true;
 8004810:	2301      	movs	r3, #1
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	0801a4b0 	.word	0x0801a4b0
 8004820:	0801eaac 	.word	0x0801eaac
 8004824:	0801a340 	.word	0x0801a340
 8004828:	0801a4b8 	.word	0x0801a4b8

0800482c <inv_sensor_str>:
#include "SensorTypes.h"

#include <assert.h>

const char * inv_sensor_2str(int sensor)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
		{ "SENSOR_CUSTOM_BAC_SC_EE_DIST",  "SENSOR_CUSTOM_BAC_SC_EE_DIST_WU"},
		{ "SENSOR_HRM_LOGGER",             "SENSOR_HRM_LOGGER_WU"},
		{ "SENSOR_PREDICTIVE_QUATERNION",  "SENSOR_PREDICTIVE_QUATERNION_WU"},
	};

	if (INV_SENSOR_IS_VALID(sensor)) {
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800483a:	2b40      	cmp	r3, #64	@ 0x40
 800483c:	d81a      	bhi.n	8004874 <inv_sensor_str+0x48>
		const char * s = sensor_str[INV_SENSOR_ID_TO_TYPE(sensor)][INV_SENSOR_IS_WU(sensor)];
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	0fd2      	lsrs	r2, r2, #31
 8004848:	b2d2      	uxtb	r2, r2
 800484a:	4611      	mov	r1, r2
 800484c:	4a0c      	ldr	r2, [pc, #48]	@ (8004880 <inv_sensor_str+0x54>)
 800484e:	005b      	lsls	r3, r3, #1
 8004850:	440b      	add	r3, r1
 8004852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004856:	60fb      	str	r3, [r7, #12]

		assert(s != 0); // we forgot to update the array after adding a sensor!
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d105      	bne.n	800486a <inv_sensor_str+0x3e>
 800485e:	4b09      	ldr	r3, [pc, #36]	@ (8004884 <inv_sensor_str+0x58>)
 8004860:	4a09      	ldr	r2, [pc, #36]	@ (8004888 <inv_sensor_str+0x5c>)
 8004862:	2165      	movs	r1, #101	@ 0x65
 8004864:	4809      	ldr	r0, [pc, #36]	@ (800488c <inv_sensor_str+0x60>)
 8004866:	f00e fc13 	bl	8013090 <__assert_func>

		if(s != 0)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <inv_sensor_str+0x48>
			return s;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	e000      	b.n	8004876 <inv_sensor_str+0x4a>
	}

	return "";
 8004874:	4b06      	ldr	r3, [pc, #24]	@ (8004890 <inv_sensor_str+0x64>)
}
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20000004 	.word	0x20000004
 8004884:	0801a4e0 	.word	0x0801a4e0
 8004888:	0801eac0 	.word	0x0801eac0
 800488c:	0801a4e8 	.word	0x0801a4e8
 8004890:	0801a50c 	.word	0x0801a50c

08004894 <inv_icm20948_augmented_init>:
		newOdr = MIN(s->sOriWuOdrMs,newOdr); \
	if	(inv_icm20948_ctrl_androidSensor_enabled	(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR)) \
		newOdr = MIN(s->sRvWuOdrMs,newOdr);

int inv_icm20948_augmented_init(struct inv_icm20948 * s)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
	// ODR expected for gravity-based sensors
	s->sGravityOdrMs = 0xFFFF;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048a2:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
	s->sGrvOdrMs = 0xFFFF;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048ac:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
	s->sLinAccOdrMs = 0xFFFF;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048b6:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
	s->sGravityWuOdrMs = 0xFFFF;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048c0:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
	s->sGrvWuOdrMs = 0xFFFF;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048ca:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
	s->sLinAccWuOdrMs = 0xFFFF;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048d4:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
	// ODR expected for rotation vector-based sensors
	s->sRvOdrMs = 0xFFFF;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048de:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
	s->sOriOdrMs = 0xFFFF;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048e8:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
	s->sRvWuOdrMs = 0xFFFF;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048f2:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
	s->sOriWuOdrMs = 0xFFFF;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048fc:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
	
	return 0;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <inv_icm20948_augmented_sensors_get_gravity>:

int inv_icm20948_augmented_sensors_get_gravity(struct inv_icm20948 * s, long gravity[3], const long quat6axis_3e[3])
{
 800490e:	b590      	push	{r4, r7, lr}
 8004910:	b08d      	sub	sp, #52	@ 0x34
 8004912:	af00      	add	r7, sp, #0
 8004914:	60f8      	str	r0, [r7, #12]
 8004916:	60b9      	str	r1, [r7, #8]
 8004918:	607a      	str	r2, [r7, #4]
	long quat6axis_4e[4];
	long quat6axis_4e_body_to_world[4];

	if(!gravity) return -1;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d102      	bne.n	8004926 <inv_icm20948_augmented_sensors_get_gravity+0x18>
 8004920:	f04f 33ff 	mov.w	r3, #4294967295
 8004924:	e053      	b.n	80049ce <inv_icm20948_augmented_sensors_get_gravity+0xc0>
	if(!quat6axis_3e) return -1;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d102      	bne.n	8004932 <inv_icm20948_augmented_sensors_get_gravity+0x24>
 800492c:	f04f 33ff 	mov.w	r3, #4294967295
 8004930:	e04d      	b.n	80049ce <inv_icm20948_augmented_sensors_get_gravity+0xc0>

	// compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat6axis_3e, quat6axis_4e);
 8004932:	f107 0320 	add.w	r3, r7, #32
 8004936:	4619      	mov	r1, r3
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f004 fd23 	bl	8009384 <inv_icm20948_convert_compute_scalar_part_fxp>
	// apply mounting matrix
	inv_icm20948_q_mult_q_qi(quat6axis_4e, s->s_quat_chip_to_body, quat6axis_4e_body_to_world);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 8004944:	f107 0210 	add.w	r2, r7, #16
 8004948:	f107 0320 	add.w	r3, r7, #32
 800494c:	4618      	mov	r0, r3
 800494e:	f004 fa46 	bl	8008dde <inv_icm20948_q_mult_q_qi>

	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	69f9      	ldr	r1, [r7, #28]
 8004956:	221e      	movs	r2, #30
 8004958:	4618      	mov	r0, r3
 800495a:	f005 f92e 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 800495e:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	69b9      	ldr	r1, [r7, #24]
 8004964:	221e      	movs	r2, #30
 8004966:	4618      	mov	r0, r3
 8004968:	f005 f927 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 800496c:	4603      	mov	r3, r0
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 800496e:	1ae3      	subs	r3, r4, r3
 8004970:	005b      	lsls	r3, r3, #1
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8004972:	139a      	asrs	r2, r3, #14
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	601a      	str	r2, [r3, #0]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	69f9      	ldr	r1, [r7, #28]
 800497c:	221e      	movs	r2, #30
 800497e:	4618      	mov	r0, r3
 8004980:	f005 f91b 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 8004984:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	6979      	ldr	r1, [r7, #20]
 800498a:	221e      	movs	r2, #30
 800498c:	4618      	mov	r0, r3
 800498e:	f005 f914 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 8004992:	4603      	mov	r3, r0
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8004994:	4423      	add	r3, r4
 8004996:	005a      	lsls	r2, r3, #1
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	3304      	adds	r3, #4
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 800499c:	1392      	asrs	r2, r2, #14
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800499e:	601a      	str	r2, [r3, #0]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	6979      	ldr	r1, [r7, #20]
 80049a4:	221e      	movs	r2, #30
 80049a6:	4618      	mov	r0, r3
 80049a8:	f005 f907 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 80049ac:	4603      	mov	r3, r0
 80049ae:	f1c3 5400 	rsb	r4, r3, #536870912	@ 0x20000000
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	69b9      	ldr	r1, [r7, #24]
 80049b6:	221e      	movs	r2, #30
 80049b8:	4618      	mov	r0, r3
 80049ba:	f005 f8fe 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 80049be:	4603      	mov	r3, r0
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 80049c0:	1ae3      	subs	r3, r4, r3
 80049c2:	005a      	lsls	r2, r3, #1
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	3308      	adds	r3, #8
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80049c8:	1392      	asrs	r2, r2, #14
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 80049ca:	601a      	str	r2, [r3, #0]

	return MPU_SUCCESS;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3734      	adds	r7, #52	@ 0x34
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd90      	pop	{r4, r7, pc}

080049d6 <inv_icm20948_augmented_sensors_get_linearacceleration>:

int inv_icm20948_augmented_sensors_get_linearacceleration(long linacc[3], const long gravity[3], const long accel[3])
{
 80049d6:	b480      	push	{r7}
 80049d8:	b085      	sub	sp, #20
 80049da:	af00      	add	r7, sp, #0
 80049dc:	60f8      	str	r0, [r7, #12]
 80049de:	60b9      	str	r1, [r7, #8]
 80049e0:	607a      	str	r2, [r7, #4]
    if(!linacc) return -1;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d102      	bne.n	80049ee <inv_icm20948_augmented_sensors_get_linearacceleration+0x18>
 80049e8:	f04f 33ff 	mov.w	r3, #4294967295
 80049ec:	e027      	b.n	8004a3e <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!gravity) return -1;
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d102      	bne.n	80049fa <inv_icm20948_augmented_sensors_get_linearacceleration+0x24>
 80049f4:	f04f 33ff 	mov.w	r3, #4294967295
 80049f8:	e021      	b.n	8004a3e <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!accel) return -1;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d102      	bne.n	8004a06 <inv_icm20948_augmented_sensors_get_linearacceleration+0x30>
 8004a00:	f04f 33ff 	mov.w	r3, #4294967295
 8004a04:	e01b      	b.n	8004a3e <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    
    linacc[0] = accel[0] - gravity[0];
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	1ad2      	subs	r2, r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	601a      	str	r2, [r3, #0]
    linacc[1] = accel[1] - gravity[1];
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	3304      	adds	r3, #4
 8004a18:	6819      	ldr	r1, [r3, #0]
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	3304      	adds	r3, #4
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	3304      	adds	r3, #4
 8004a24:	1a8a      	subs	r2, r1, r2
 8004a26:	601a      	str	r2, [r3, #0]
    linacc[2] = accel[2] - gravity[2];
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	3308      	adds	r3, #8
 8004a2c:	6819      	ldr	r1, [r3, #0]
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	3308      	adds	r3, #8
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	3308      	adds	r3, #8
 8004a38:	1a8a      	subs	r2, r1, r2
 8004a3a:	601a      	str	r2, [r3, #0]
                    
    return MPU_SUCCESS;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3714      	adds	r7, #20
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
	...

08004a4c <inv_icm20948_augmented_sensors_get_orientation>:


int inv_icm20948_augmented_sensors_get_orientation(long orientation[3], const long quat9axis_3e[4])
{
 8004a4c:	b590      	push	{r4, r7, lr}
 8004a4e:	b093      	sub	sp, #76	@ 0x4c
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
    long lQuat9axis4e[4];
	long lMatrixQ30[9];       
	long lMatrixQ30Square; 
	long lRad2degQ16 = 0x394BB8; // (float)(180.0 / 3.14159265358979) in Q16
 8004a56:	4b42      	ldr	r3, [pc, #264]	@ (8004b60 <inv_icm20948_augmented_sensors_get_orientation+0x114>)
 8004a58:	647b      	str	r3, [r7, #68]	@ 0x44
    
    if(!orientation) return -1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d102      	bne.n	8004a66 <inv_icm20948_augmented_sensors_get_orientation+0x1a>
 8004a60:	f04f 33ff 	mov.w	r3, #4294967295
 8004a64:	e077      	b.n	8004b56 <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    if(!quat9axis_3e) return -1;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d102      	bne.n	8004a72 <inv_icm20948_augmented_sensors_get_orientation+0x26>
 8004a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a70:	e071      	b.n	8004b56 <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    
    // compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat9axis_3e, lQuat9axis4e);
 8004a72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004a76:	4619      	mov	r1, r3
 8004a78:	6838      	ldr	r0, [r7, #0]
 8004a7a:	f004 fc83 	bl	8009384 <inv_icm20948_convert_compute_scalar_part_fxp>
    
	// quaternion to a rotation matrix, q30 to q30
	inv_icm20948_convert_quat_to_col_major_matrix_fxp((const long *)lQuat9axis4e, (long *)lMatrixQ30);
 8004a7e:	f107 020c 	add.w	r2, r7, #12
 8004a82:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004a86:	4611      	mov	r1, r2
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f005 f902 	bl	8009c92 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>

	// compute orientation in q16
	// orientationFlt[0] = atan2f(-matrixFlt[1][0], matrixFlt[0][0]) * rad2deg;
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	425b      	negs	r3, r3
 8004a92:	13da      	asrs	r2, r3, #15
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	13db      	asrs	r3, r3, #15
 8004a98:	4619      	mov	r1, r3
 8004a9a:	4610      	mov	r0, r2
 8004a9c:	f005 fadc 	bl	800a058 <inv_icm20948_math_atan2_q15_fxp>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	005a      	lsls	r2, r3, #1
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	601a      	str	r2, [r3, #0]
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2210      	movs	r2, #16
 8004aae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f005 f882 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	601a      	str	r2, [r3, #0]

	// orientationFlt[1] = atan2f(-matrixFlt[2][1], matrixFlt[2][2]) * rad2deg;
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 8004abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abe:	425b      	negs	r3, r3
 8004ac0:	13da      	asrs	r2, r3, #15
 8004ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ac4:	13db      	asrs	r3, r3, #15
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	4610      	mov	r0, r2
 8004aca:	f005 fac5 	bl	800a058 <inv_icm20948_math_atan2_q15_fxp>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	0052      	lsls	r2, r2, #1
 8004ad6:	601a      	str	r2, [r3, #0]
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3304      	adds	r3, #4
 8004adc:	6818      	ldr	r0, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	1d1c      	adds	r4, r3, #4
 8004ae2:	2210      	movs	r2, #16
 8004ae4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004ae6:	f005 f868 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 8004aea:	4603      	mov	r3, r0
 8004aec:	6023      	str	r3, [r4, #0]

	// orientationFlt[2] = asinf ( matrixFlt[2][0]) * rad2deg;
	// asin(x) = atan (x/sqrt(1-x))
	// atan2(y,x) = atan(y/x)
	// asin(x) = atan2(x, sqrt(1-x))
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 8004aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004af2:	221e      	movs	r2, #30
 8004af4:	4618      	mov	r0, r3
 8004af6:	f005 f860 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 8004afa:	6438      	str	r0, [r7, #64]	@ 0x40
	lMatrixQ30Square = (1UL << 30) - lMatrixQ30Square; // 1-x
 8004afc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004afe:	f1c3 4380 	rsb	r3, r3, #1073741824	@ 0x40000000
 8004b02:	643b      	str	r3, [r7, #64]	@ 0x40
	lMatrixQ30Square = inv_icm20948_convert_fast_sqrt_fxp(lMatrixQ30Square); // sqrt(1-x)
 8004b04:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004b06:	f004 fc85 	bl	8009414 <inv_icm20948_convert_fast_sqrt_fxp>
 8004b0a:	6438      	str	r0, [r7, #64]	@ 0x40
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0e:	13da      	asrs	r2, r3, #15
 8004b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b12:	13db      	asrs	r3, r3, #15
 8004b14:	4619      	mov	r1, r3
 8004b16:	4610      	mov	r0, r2
 8004b18:	f005 fa9e 	bl	800a058 <inv_icm20948_math_atan2_q15_fxp>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3308      	adds	r3, #8
 8004b22:	0052      	lsls	r2, r2, #1
 8004b24:	601a      	str	r2, [r3, #0]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	3308      	adds	r3, #8
 8004b2a:	6818      	ldr	r0, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f103 0408 	add.w	r4, r3, #8
 8004b32:	2210      	movs	r2, #16
 8004b34:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004b36:	f005 f840 	bl	8009bba <inv_icm20948_convert_mult_qfix_fxp>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	6023      	str	r3, [r4, #0]

	if (orientation[0] < 0)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	da06      	bge.n	8004b54 <inv_icm20948_augmented_sensors_get_orientation+0x108>
		orientation[0] += 360UL << 16;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f103 73b4 	add.w	r3, r3, #23592960	@ 0x1680000
 8004b4e:	461a      	mov	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	601a      	str	r2, [r3, #0]

    return MPU_SUCCESS;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	374c      	adds	r7, #76	@ 0x4c
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd90      	pop	{r4, r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	00394bb8 	.word	0x00394bb8

08004b64 <inv_icm20948_augmented_sensors_set_odr>:

unsigned short inv_icm20948_augmented_sensors_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	70fb      	strb	r3, [r7, #3]
 8004b70:	4613      	mov	r3, r2
 8004b72:	803b      	strh	r3, [r7, #0]
	switch(androidSensor)
 8004b74:	78fb      	ldrb	r3, [r7, #3]
 8004b76:	3b03      	subs	r3, #3
 8004b78:	2b20      	cmp	r3, #32
 8004b7a:	f200 8204 	bhi.w	8004f86 <inv_icm20948_augmented_sensors_set_odr+0x422>
 8004b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b84 <inv_icm20948_augmented_sensors_set_odr+0x20>)
 8004b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b84:	08004d3b 	.word	0x08004d3b
 8004b88:	08004f87 	.word	0x08004f87
 8004b8c:	08004f87 	.word	0x08004f87
 8004b90:	08004f87 	.word	0x08004f87
 8004b94:	08004f87 	.word	0x08004f87
 8004b98:	08004f87 	.word	0x08004f87
 8004b9c:	08004c09 	.word	0x08004c09
 8004ba0:	08004cd5 	.word	0x08004cd5
 8004ba4:	08004d83 	.word	0x08004d83
 8004ba8:	08004f87 	.word	0x08004f87
 8004bac:	08004f87 	.word	0x08004f87
 8004bb0:	08004f87 	.word	0x08004f87
 8004bb4:	08004c6f 	.word	0x08004c6f
 8004bb8:	08004f87 	.word	0x08004f87
 8004bbc:	08004f87 	.word	0x08004f87
 8004bc0:	08004f87 	.word	0x08004f87
 8004bc4:	08004f87 	.word	0x08004f87
 8004bc8:	08004f87 	.word	0x08004f87
 8004bcc:	08004f87 	.word	0x08004f87
 8004bd0:	08004f87 	.word	0x08004f87
 8004bd4:	08004f87 	.word	0x08004f87
 8004bd8:	08004f87 	.word	0x08004f87
 8004bdc:	08004efb 	.word	0x08004efb
 8004be0:	08004f87 	.word	0x08004f87
 8004be4:	08004f87 	.word	0x08004f87
 8004be8:	08004f87 	.word	0x08004f87
 8004bec:	08004dcb 	.word	0x08004dcb
 8004bf0:	08004e97 	.word	0x08004e97
 8004bf4:	08004f41 	.word	0x08004f41
 8004bf8:	08004f87 	.word	0x08004f87
 8004bfc:	08004f87 	.word	0x08004f87
 8004c00:	08004f87 	.word	0x08004f87
 8004c04:	08004e31 	.word	0x08004e31
	{
		case ANDROID_SENSOR_GRAVITY:
			s->sGravityOdrMs = delayInMs;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	883a      	ldrh	r2, [r7, #0]
 8004c0c:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8004c10:	2109      	movs	r1, #9
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f001 f971 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d007      	beq.n	8004c2e <inv_icm20948_augmented_sensors_set_odr+0xca>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8004c24:	883a      	ldrh	r2, [r7, #0]
 8004c26:	4293      	cmp	r3, r2
 8004c28:	bf28      	it	cs
 8004c2a:	4613      	movcs	r3, r2
 8004c2c:	803b      	strh	r3, [r7, #0]
 8004c2e:	210f      	movs	r1, #15
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f001 f962 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d007      	beq.n	8004c4c <inv_icm20948_augmented_sensors_set_odr+0xe8>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8004c42:	883a      	ldrh	r2, [r7, #0]
 8004c44:	4293      	cmp	r3, r2
 8004c46:	bf28      	it	cs
 8004c48:	4613      	movcs	r3, r2
 8004c4a:	803b      	strh	r3, [r7, #0]
 8004c4c:	210a      	movs	r1, #10
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f001 f953 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	f000 8197 	beq.w	8004f8a <inv_icm20948_augmented_sensors_set_odr+0x426>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8004c62:	883a      	ldrh	r2, [r7, #0]
 8004c64:	4293      	cmp	r3, r2
 8004c66:	bf28      	it	cs
 8004c68:	4613      	movcs	r3, r2
 8004c6a:	803b      	strh	r3, [r7, #0]
			break;
 8004c6c:	e18d      	b.n	8004f8a <inv_icm20948_augmented_sensors_set_odr+0x426>
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
			s->sGrvOdrMs = delayInMs;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	883a      	ldrh	r2, [r7, #0]
 8004c72:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8004c76:	2109      	movs	r1, #9
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f001 f93e 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d007      	beq.n	8004c94 <inv_icm20948_augmented_sensors_set_odr+0x130>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8004c8a:	883a      	ldrh	r2, [r7, #0]
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	bf28      	it	cs
 8004c90:	4613      	movcs	r3, r2
 8004c92:	803b      	strh	r3, [r7, #0]
 8004c94:	210f      	movs	r1, #15
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f001 f92f 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d007      	beq.n	8004cb2 <inv_icm20948_augmented_sensors_set_odr+0x14e>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8004ca8:	883a      	ldrh	r2, [r7, #0]
 8004caa:	4293      	cmp	r3, r2
 8004cac:	bf28      	it	cs
 8004cae:	4613      	movcs	r3, r2
 8004cb0:	803b      	strh	r3, [r7, #0]
 8004cb2:	210a      	movs	r1, #10
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f001 f920 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f000 8166 	beq.w	8004f8e <inv_icm20948_augmented_sensors_set_odr+0x42a>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8004cc8:	883a      	ldrh	r2, [r7, #0]
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	bf28      	it	cs
 8004cce:	4613      	movcs	r3, r2
 8004cd0:	803b      	strh	r3, [r7, #0]
			break;
 8004cd2:	e15c      	b.n	8004f8e <inv_icm20948_augmented_sensors_set_odr+0x42a>
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			s->sLinAccOdrMs = delayInMs;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	883a      	ldrh	r2, [r7, #0]
 8004cd8:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8004cdc:	2109      	movs	r1, #9
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f001 f90b 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d007      	beq.n	8004cfa <inv_icm20948_augmented_sensors_set_odr+0x196>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8004cf0:	883a      	ldrh	r2, [r7, #0]
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	bf28      	it	cs
 8004cf6:	4613      	movcs	r3, r2
 8004cf8:	803b      	strh	r3, [r7, #0]
 8004cfa:	210f      	movs	r1, #15
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f001 f8fc 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d007      	beq.n	8004d18 <inv_icm20948_augmented_sensors_set_odr+0x1b4>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8004d0e:	883a      	ldrh	r2, [r7, #0]
 8004d10:	4293      	cmp	r3, r2
 8004d12:	bf28      	it	cs
 8004d14:	4613      	movcs	r3, r2
 8004d16:	803b      	strh	r3, [r7, #0]
 8004d18:	210a      	movs	r1, #10
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f001 f8ed 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 8135 	beq.w	8004f92 <inv_icm20948_augmented_sensors_set_odr+0x42e>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8004d2e:	883a      	ldrh	r2, [r7, #0]
 8004d30:	4293      	cmp	r3, r2
 8004d32:	bf28      	it	cs
 8004d34:	4613      	movcs	r3, r2
 8004d36:	803b      	strh	r3, [r7, #0]
			break;
 8004d38:	e12b      	b.n	8004f92 <inv_icm20948_augmented_sensors_set_odr+0x42e>
        case ANDROID_SENSOR_ORIENTATION:
			s->sOriOdrMs = delayInMs;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	883a      	ldrh	r2, [r7, #0]
 8004d3e:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 8004d42:	2103      	movs	r1, #3
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f001 f8d8 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d007      	beq.n	8004d60 <inv_icm20948_augmented_sensors_set_odr+0x1fc>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8004d56:	883a      	ldrh	r2, [r7, #0]
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	bf28      	it	cs
 8004d5c:	4613      	movcs	r3, r2
 8004d5e:	803b      	strh	r3, [r7, #0]
 8004d60:	210b      	movs	r1, #11
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f001 f8c9 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f000 8113 	beq.w	8004f96 <inv_icm20948_augmented_sensors_set_odr+0x432>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8004d76:	883a      	ldrh	r2, [r7, #0]
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	bf28      	it	cs
 8004d7c:	4613      	movcs	r3, r2
 8004d7e:	803b      	strh	r3, [r7, #0]
			break;
 8004d80:	e109      	b.n	8004f96 <inv_icm20948_augmented_sensors_set_odr+0x432>
        case ANDROID_SENSOR_ROTATION_VECTOR:
			s->sRvOdrMs = delayInMs;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	883a      	ldrh	r2, [r7, #0]
 8004d86:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 8004d8a:	2103      	movs	r1, #3
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f001 f8b4 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d007      	beq.n	8004da8 <inv_icm20948_augmented_sensors_set_odr+0x244>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8004d9e:	883a      	ldrh	r2, [r7, #0]
 8004da0:	4293      	cmp	r3, r2
 8004da2:	bf28      	it	cs
 8004da4:	4613      	movcs	r3, r2
 8004da6:	803b      	strh	r3, [r7, #0]
 8004da8:	210b      	movs	r1, #11
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f001 f8a5 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	f000 80f1 	beq.w	8004f9a <inv_icm20948_augmented_sensors_set_odr+0x436>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8004dbe:	883a      	ldrh	r2, [r7, #0]
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	bf28      	it	cs
 8004dc4:	4613      	movcs	r3, r2
 8004dc6:	803b      	strh	r3, [r7, #0]
			break;
 8004dc8:	e0e7      	b.n	8004f9a <inv_icm20948_augmented_sensors_set_odr+0x436>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
			s->sGravityWuOdrMs = delayInMs;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	883a      	ldrh	r2, [r7, #0]
 8004dce:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8004dd2:	211d      	movs	r1, #29
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f001 f890 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d007      	beq.n	8004df0 <inv_icm20948_augmented_sensors_set_odr+0x28c>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8004de6:	883a      	ldrh	r2, [r7, #0]
 8004de8:	4293      	cmp	r3, r2
 8004dea:	bf28      	it	cs
 8004dec:	4613      	movcs	r3, r2
 8004dee:	803b      	strh	r3, [r7, #0]
 8004df0:	2123      	movs	r1, #35	@ 0x23
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f001 f881 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d007      	beq.n	8004e0e <inv_icm20948_augmented_sensors_set_odr+0x2aa>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8004e04:	883a      	ldrh	r2, [r7, #0]
 8004e06:	4293      	cmp	r3, r2
 8004e08:	bf28      	it	cs
 8004e0a:	4613      	movcs	r3, r2
 8004e0c:	803b      	strh	r3, [r7, #0]
 8004e0e:	211e      	movs	r1, #30
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f001 f872 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	f000 80c0 	beq.w	8004f9e <inv_icm20948_augmented_sensors_set_odr+0x43a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8004e24:	883a      	ldrh	r2, [r7, #0]
 8004e26:	4293      	cmp	r3, r2
 8004e28:	bf28      	it	cs
 8004e2a:	4613      	movcs	r3, r2
 8004e2c:	803b      	strh	r3, [r7, #0]
			break;
 8004e2e:	e0b6      	b.n	8004f9e <inv_icm20948_augmented_sensors_set_odr+0x43a>
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
			s->sGrvWuOdrMs = delayInMs;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	883a      	ldrh	r2, [r7, #0]
 8004e34:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8004e38:	211d      	movs	r1, #29
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f001 f85d 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d007      	beq.n	8004e56 <inv_icm20948_augmented_sensors_set_odr+0x2f2>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8004e4c:	883a      	ldrh	r2, [r7, #0]
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	bf28      	it	cs
 8004e52:	4613      	movcs	r3, r2
 8004e54:	803b      	strh	r3, [r7, #0]
 8004e56:	2123      	movs	r1, #35	@ 0x23
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f001 f84e 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d007      	beq.n	8004e74 <inv_icm20948_augmented_sensors_set_odr+0x310>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8004e6a:	883a      	ldrh	r2, [r7, #0]
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	bf28      	it	cs
 8004e70:	4613      	movcs	r3, r2
 8004e72:	803b      	strh	r3, [r7, #0]
 8004e74:	211e      	movs	r1, #30
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f001 f83f 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f000 808f 	beq.w	8004fa2 <inv_icm20948_augmented_sensors_set_odr+0x43e>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8004e8a:	883a      	ldrh	r2, [r7, #0]
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	bf28      	it	cs
 8004e90:	4613      	movcs	r3, r2
 8004e92:	803b      	strh	r3, [r7, #0]
			break;
 8004e94:	e085      	b.n	8004fa2 <inv_icm20948_augmented_sensors_set_odr+0x43e>
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			s->sLinAccWuOdrMs = delayInMs;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	883a      	ldrh	r2, [r7, #0]
 8004e9a:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8004e9e:	211d      	movs	r1, #29
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f001 f82a 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d007      	beq.n	8004ebc <inv_icm20948_augmented_sensors_set_odr+0x358>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8004eb2:	883a      	ldrh	r2, [r7, #0]
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	bf28      	it	cs
 8004eb8:	4613      	movcs	r3, r2
 8004eba:	803b      	strh	r3, [r7, #0]
 8004ebc:	2123      	movs	r1, #35	@ 0x23
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f001 f81b 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d007      	beq.n	8004eda <inv_icm20948_augmented_sensors_set_odr+0x376>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8004ed0:	883a      	ldrh	r2, [r7, #0]
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	bf28      	it	cs
 8004ed6:	4613      	movcs	r3, r2
 8004ed8:	803b      	strh	r3, [r7, #0]
 8004eda:	211e      	movs	r1, #30
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f001 f80c 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d05e      	beq.n	8004fa6 <inv_icm20948_augmented_sensors_set_odr+0x442>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8004eee:	883a      	ldrh	r2, [r7, #0]
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	bf28      	it	cs
 8004ef4:	4613      	movcs	r3, r2
 8004ef6:	803b      	strh	r3, [r7, #0]
			break;
 8004ef8:	e055      	b.n	8004fa6 <inv_icm20948_augmented_sensors_set_odr+0x442>
        case ANDROID_SENSOR_WAKEUP_ORIENTATION:
			s->sOriWuOdrMs = delayInMs;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	883a      	ldrh	r2, [r7, #0]
 8004efe:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8004f02:	2119      	movs	r1, #25
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f000 fff8 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d007      	beq.n	8004f20 <inv_icm20948_augmented_sensors_set_odr+0x3bc>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8004f16:	883a      	ldrh	r2, [r7, #0]
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	bf28      	it	cs
 8004f1c:	4613      	movcs	r3, r2
 8004f1e:	803b      	strh	r3, [r7, #0]
 8004f20:	211f      	movs	r1, #31
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f000 ffe9 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d03d      	beq.n	8004faa <inv_icm20948_augmented_sensors_set_odr+0x446>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8004f34:	883a      	ldrh	r2, [r7, #0]
 8004f36:	4293      	cmp	r3, r2
 8004f38:	bf28      	it	cs
 8004f3a:	4613      	movcs	r3, r2
 8004f3c:	803b      	strh	r3, [r7, #0]
			break;
 8004f3e:	e034      	b.n	8004faa <inv_icm20948_augmented_sensors_set_odr+0x446>
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			s->sRvWuOdrMs = delayInMs;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	883a      	ldrh	r2, [r7, #0]
 8004f44:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8004f48:	2119      	movs	r1, #25
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 ffd5 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d007      	beq.n	8004f66 <inv_icm20948_augmented_sensors_set_odr+0x402>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8004f5c:	883a      	ldrh	r2, [r7, #0]
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	bf28      	it	cs
 8004f62:	4613      	movcs	r3, r2
 8004f64:	803b      	strh	r3, [r7, #0]
 8004f66:	211f      	movs	r1, #31
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 ffc6 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d01c      	beq.n	8004fae <inv_icm20948_augmented_sensors_set_odr+0x44a>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8004f7a:	883a      	ldrh	r2, [r7, #0]
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	bf28      	it	cs
 8004f80:	4613      	movcs	r3, r2
 8004f82:	803b      	strh	r3, [r7, #0]
			break;
 8004f84:	e013      	b.n	8004fae <inv_icm20948_augmented_sensors_set_odr+0x44a>
		default :
			break;
 8004f86:	bf00      	nop
 8004f88:	e012      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004f8a:	bf00      	nop
 8004f8c:	e010      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004f8e:	bf00      	nop
 8004f90:	e00e      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004f92:	bf00      	nop
 8004f94:	e00c      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004f96:	bf00      	nop
 8004f98:	e00a      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004f9a:	bf00      	nop
 8004f9c:	e008      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004f9e:	bf00      	nop
 8004fa0:	e006      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004fa2:	bf00      	nop
 8004fa4:	e004      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004fa6:	bf00      	nop
 8004fa8:	e002      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004faa:	bf00      	nop
 8004fac:	e000      	b.n	8004fb0 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004fae:	bf00      	nop
	}

	return delayInMs;
 8004fb0:	883b      	ldrh	r3, [r7, #0]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3708      	adds	r7, #8
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop

08004fbc <inv_icm20948_augmented_sensors_update_odr>:


void inv_icm20948_augmented_sensors_update_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short * updatedDelayPtr)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b086      	sub	sp, #24
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	607a      	str	r2, [r7, #4]
 8004fc8:	72fb      	strb	r3, [r7, #11]
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 8004fca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004fce:	82fb      	strh	r3, [r7, #22]
	switch(androidSensor)
 8004fd0:	7afb      	ldrb	r3, [r7, #11]
 8004fd2:	3b03      	subs	r3, #3
 8004fd4:	2b20      	cmp	r3, #32
 8004fd6:	f200 80eb 	bhi.w	80051b0 <inv_icm20948_augmented_sensors_update_odr+0x1f4>
 8004fda:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe0 <inv_icm20948_augmented_sensors_update_odr+0x24>)
 8004fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe0:	08005129 	.word	0x08005129
 8004fe4:	080051b1 	.word	0x080051b1
 8004fe8:	080051b1 	.word	0x080051b1
 8004fec:	080051b1 	.word	0x080051b1
 8004ff0:	080051b1 	.word	0x080051b1
 8004ff4:	080051b1 	.word	0x080051b1
 8004ff8:	08005065 	.word	0x08005065
 8004ffc:	08005065 	.word	0x08005065
 8005000:	08005129 	.word	0x08005129
 8005004:	080051b1 	.word	0x080051b1
 8005008:	080051b1 	.word	0x080051b1
 800500c:	080051b1 	.word	0x080051b1
 8005010:	08005065 	.word	0x08005065
 8005014:	080051b1 	.word	0x080051b1
 8005018:	080051b1 	.word	0x080051b1
 800501c:	080051b1 	.word	0x080051b1
 8005020:	080051b1 	.word	0x080051b1
 8005024:	080051b1 	.word	0x080051b1
 8005028:	080051b1 	.word	0x080051b1
 800502c:	080051b1 	.word	0x080051b1
 8005030:	080051b1 	.word	0x080051b1
 8005034:	080051b1 	.word	0x080051b1
 8005038:	0800516d 	.word	0x0800516d
 800503c:	080051b1 	.word	0x080051b1
 8005040:	080051b1 	.word	0x080051b1
 8005044:	080051b1 	.word	0x080051b1
 8005048:	080050c7 	.word	0x080050c7
 800504c:	080050c7 	.word	0x080050c7
 8005050:	0800516d 	.word	0x0800516d
 8005054:	080051b1 	.word	0x080051b1
 8005058:	080051b1 	.word	0x080051b1
 800505c:	080051b1 	.word	0x080051b1
 8005060:	080050c7 	.word	0x080050c7
	{
		case ANDROID_SENSOR_GRAVITY:
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 8005064:	2109      	movs	r1, #9
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f000 ff47 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d007      	beq.n	8005082 <inv_icm20948_augmented_sensors_update_odr+0xc6>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8005078:	8afa      	ldrh	r2, [r7, #22]
 800507a:	4293      	cmp	r3, r2
 800507c:	bf28      	it	cs
 800507e:	4613      	movcs	r3, r2
 8005080:	82fb      	strh	r3, [r7, #22]
 8005082:	210f      	movs	r1, #15
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f000 ff38 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d007      	beq.n	80050a0 <inv_icm20948_augmented_sensors_update_odr+0xe4>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8005096:	8afa      	ldrh	r2, [r7, #22]
 8005098:	4293      	cmp	r3, r2
 800509a:	bf28      	it	cs
 800509c:	4613      	movcs	r3, r2
 800509e:	82fb      	strh	r3, [r7, #22]
 80050a0:	210a      	movs	r1, #10
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 ff29 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d007      	beq.n	80050be <inv_icm20948_augmented_sensors_update_odr+0x102>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 80050b4:	8afa      	ldrh	r2, [r7, #22]
 80050b6:	4293      	cmp	r3, r2
 80050b8:	bf28      	it	cs
 80050ba:	4613      	movcs	r3, r2
 80050bc:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	8afa      	ldrh	r2, [r7, #22]
 80050c2:	801a      	strh	r2, [r3, #0]
			break;
 80050c4:	e075      	b.n	80051b2 <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 80050c6:	211d      	movs	r1, #29
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f000 ff16 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <inv_icm20948_augmented_sensors_update_odr+0x128>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 80050da:	8afa      	ldrh	r2, [r7, #22]
 80050dc:	4293      	cmp	r3, r2
 80050de:	bf28      	it	cs
 80050e0:	4613      	movcs	r3, r2
 80050e2:	82fb      	strh	r3, [r7, #22]
 80050e4:	2123      	movs	r1, #35	@ 0x23
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f000 ff07 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d007      	beq.n	8005102 <inv_icm20948_augmented_sensors_update_odr+0x146>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 80050f8:	8afa      	ldrh	r2, [r7, #22]
 80050fa:	4293      	cmp	r3, r2
 80050fc:	bf28      	it	cs
 80050fe:	4613      	movcs	r3, r2
 8005100:	82fb      	strh	r3, [r7, #22]
 8005102:	211e      	movs	r1, #30
 8005104:	68f8      	ldr	r0, [r7, #12]
 8005106:	f000 fef8 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d007      	beq.n	8005120 <inv_icm20948_augmented_sensors_update_odr+0x164>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8005116:	8afa      	ldrh	r2, [r7, #22]
 8005118:	4293      	cmp	r3, r2
 800511a:	bf28      	it	cs
 800511c:	4613      	movcs	r3, r2
 800511e:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	8afa      	ldrh	r2, [r7, #22]
 8005124:	801a      	strh	r2, [r3, #0]
			break;
 8005126:	e044      	b.n	80051b2 <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_ORIENTATION:
        case ANDROID_SENSOR_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 8005128:	2103      	movs	r1, #3
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f000 fee5 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d007      	beq.n	8005146 <inv_icm20948_augmented_sensors_update_odr+0x18a>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 800513c:	8afa      	ldrh	r2, [r7, #22]
 800513e:	4293      	cmp	r3, r2
 8005140:	bf28      	it	cs
 8005142:	4613      	movcs	r3, r2
 8005144:	82fb      	strh	r3, [r7, #22]
 8005146:	210b      	movs	r1, #11
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	f000 fed6 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d007      	beq.n	8005164 <inv_icm20948_augmented_sensors_update_odr+0x1a8>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 800515a:	8afa      	ldrh	r2, [r7, #22]
 800515c:	4293      	cmp	r3, r2
 800515e:	bf28      	it	cs
 8005160:	4613      	movcs	r3, r2
 8005162:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	8afa      	ldrh	r2, [r7, #22]
 8005168:	801a      	strh	r2, [r3, #0]
			break;
 800516a:	e022      	b.n	80051b2 <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 800516c:	2119      	movs	r1, #25
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 fec3 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d007      	beq.n	800518a <inv_icm20948_augmented_sensors_update_odr+0x1ce>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8005180:	8afa      	ldrh	r2, [r7, #22]
 8005182:	4293      	cmp	r3, r2
 8005184:	bf28      	it	cs
 8005186:	4613      	movcs	r3, r2
 8005188:	82fb      	strh	r3, [r7, #22]
 800518a:	211f      	movs	r1, #31
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f000 feb4 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <inv_icm20948_augmented_sensors_update_odr+0x1ec>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 800519e:	8afa      	ldrh	r2, [r7, #22]
 80051a0:	4293      	cmp	r3, r2
 80051a2:	bf28      	it	cs
 80051a4:	4613      	movcs	r3, r2
 80051a6:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	8afa      	ldrh	r2, [r7, #22]
 80051ac:	801a      	strh	r2, [r3, #0]
			break;
 80051ae:	e000      	b.n	80051b2 <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		default :
			break;
 80051b0:	bf00      	nop
	}

}
 80051b2:	bf00      	nop
 80051b4:	3718      	adds	r7, #24
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop

080051bc <inv_icm20948_register_aux_compass>:
static const short AK09916_ST_Lower[3] = {-200, -200, -1000};
static const short AK09916_ST_Upper[3] = {200, 200, -200};

void inv_icm20948_register_aux_compass(struct inv_icm20948 * s,
		enum inv_icm20948_compass_id compass_id, uint8_t compass_i2c_addr)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	460b      	mov	r3, r1
 80051c6:	70fb      	strb	r3, [r7, #3]
 80051c8:	4613      	mov	r3, r2
 80051ca:	70bb      	strb	r3, [r7, #2]
	switch(compass_id) {
 80051cc:	78fb      	ldrb	r3, [r7, #3]
 80051ce:	2b03      	cmp	r3, #3
 80051d0:	d118      	bne.n	8005204 <inv_icm20948_register_aux_compass+0x48>
		s->mounting_matrix_secondary_compass[4] = 1;
		s->mounting_matrix_secondary_compass[8] = 1;
		break;
#endif
	case INV_ICM20948_COMPASS_ID_AK09916:
		s->secondary_state.compass_slave_id = HW_AK09916;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2225      	movs	r2, #37	@ 0x25
 80051d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = compass_i2c_addr;
 80051da:	78ba      	ldrb	r2, [r7, #2]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
		/* initialise mounting matrix of compass to identity akm9916 */
		s->mounting_matrix_secondary_compass[0] = 1 ;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 227d 	strb.w	r2, [r3, #637]	@ 0x27d
		s->mounting_matrix_secondary_compass[4] = -1;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	22ff      	movs	r2, #255	@ 0xff
 80051f6:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281
		s->mounting_matrix_secondary_compass[8] = -1;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	22ff      	movs	r2, #255	@ 0xff
 80051fe:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
		break;
 8005202:	e00c      	b.n	800521e <inv_icm20948_register_aux_compass+0x62>
	default:
		s->secondary_state.compass_slave_id  = 0;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = 0;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_RESET;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	}
}
 800521c:	bf00      	nop
 800521e:	bf00      	nop
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
	...

0800522c <inv_icm20948_setup_compass_akm>:

/*
 *  inv_icm20948_setup_compass_akm() - Configure akm series compass.
 */
int inv_icm20948_setup_compass_akm(struct inv_icm20948 * s)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af02      	add	r7, sp, #8
 8005232:	6078      	str	r0, [r7, #4]
	unsigned char data[4];
#if (MEMS_CHIP != HW_ICM20948)
	uint8_t sens, cmd;
#endif
	//reset variable to initial values
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	3350      	adds	r3, #80	@ 0x50
 8005238:	2224      	movs	r2, #36	@ 0x24
 800523a:	2100      	movs	r1, #0
 800523c:	4618      	mov	r0, r3
 800523e:	f010 fb6f 	bl	8015920 <memset>
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	334d      	adds	r3, #77	@ 0x4d
 8005246:	2203      	movs	r2, #3
 8005248:	2100      	movs	r1, #0
 800524a:	4618      	mov	r0, r3
 800524c:	f010 fb68 	bl	8015920 <memset>
	s->secondary_state.scale = 0;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	67da      	str	r2, [r3, #124]	@ 0x7c
	s->secondary_state.dmp_on = 1;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	s->secondary_state.secondary_resume_compass_state = 0;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	
	/* Read WHOAMI through I2C SLV for compass */
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800526c:	b2da      	uxtb	r2, r3
 800526e:	f107 0308 	add.w	r3, r7, #8
 8005272:	9301      	str	r3, [sp, #4]
 8005274:	2301      	movs	r3, #1
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	2300      	movs	r3, #0
 800527a:	2100      	movs	r1, #0
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 fcfb 	bl	8005c78 <inv_icm20948_execute_read_secondary>
 8005282:	60f8      	str	r0, [r7, #12]
	if (result) {
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <inv_icm20948_setup_compass_akm+0x62>
        // inv_log("Read secondary error: Compass.\r\n");
		return result;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	e03c      	b.n	8005308 <inv_icm20948_setup_compass_akm+0xdc>
    }
	if (data[0] != DATA_AKM_ID) {
 800528e:	7a3b      	ldrb	r3, [r7, #8]
 8005290:	2b48      	cmp	r3, #72	@ 0x48
 8005292:	d002      	beq.n	800529a <inv_icm20948_setup_compass_akm+0x6e>
        // inv_log("Compass not found!!\r\n");
		return -1;
 8005294:	f04f 33ff 	mov.w	r3, #4294967295
 8005298:	e036      	b.n	8005308 <inv_icm20948_setup_compass_akm+0xdc>
    }
    // inv_log("Compass found.\r\n");

	/* setup upper and lower limit of self-test */
#if (MEMS_CHIP == HW_ICM20948)
	s->secondary_state.st_upper = AK09916_ST_Upper;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a1c      	ldr	r2, [pc, #112]	@ (8005310 <inv_icm20948_setup_compass_akm+0xe4>)
 800529e:	675a      	str	r2, [r3, #116]	@ 0x74
	s->secondary_state.st_lower = AK09916_ST_Lower;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005314 <inv_icm20948_setup_compass_akm+0xe8>)
 80052a4:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
	

#if (MEMS_CHIP == HW_ICM20948)
	/* Read conf and configure compass through I2C SLV for compass and subsequent channel */
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2231      	movs	r2, #49	@ 0x31
 80052aa:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	// no sensitivity adjustment value
	s->secondary_state.compass_sens[0] = 128;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2280      	movs	r2, #128	@ 0x80
 80052b2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
	s->secondary_state.compass_sens[1] = 128;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2280      	movs	r2, #128	@ 0x80
 80052ba:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
	s->secondary_state.compass_sens[2] = 128;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2280      	movs	r2, #128	@ 0x80
 80052c2:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
		if (result)
			return result;
	}
#endif
	/* Set compass in power down through I2C SLV for compass */
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80052d4:	4619      	mov	r1, r3
 80052d6:	2300      	movs	r3, #0
 80052d8:	9300      	str	r3, [sp, #0]
 80052da:	460b      	mov	r3, r1
 80052dc:	2101      	movs	r1, #1
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 fd67 	bl	8005db2 <inv_icm20948_execute_write_secondary>
 80052e4:	60f8      	str	r0, [r7, #12]
	if (result)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <inv_icm20948_setup_compass_akm+0xc4>
		return result;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	e00b      	b.n	8005308 <inv_icm20948_setup_compass_akm+0xdc>
    
	s->secondary_state.secondary_resume_compass_state = 1;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	return inv_icm20948_suspend_akm(s);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 f99c 	bl	800563e <inv_icm20948_suspend_akm>
 8005306:	4603      	mov	r3, r0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	0801ead8 	.word	0x0801ead8
 8005314:	0801ead0 	.word	0x0801ead0

08005318 <inv_icm20948_check_akm_self_test>:

int inv_icm20948_check_akm_self_test(struct inv_icm20948 * s)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b090      	sub	sp, #64	@ 0x40
 800531c:	af02      	add	r7, sp, #8
 800531e:	6078      	str	r0, [r7, #4]
	unsigned char slv_ctrl[2];
	unsigned char odr_cfg;
#if (MEMS_CHIP != HW_ICM20948)
	unsigned char cntl;
#endif
	addr = s->secondary_state.compass_chip_addr;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	sens = s->secondary_state.compass_sens;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	334d      	adds	r3, #77	@ 0x4d
 800532e:	627b      	str	r3, [r7, #36]	@ 0x24

	/* back up registers */
	/* SLV0_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 8005330:	f107 0310 	add.w	r3, r7, #16
 8005334:	2201      	movs	r2, #1
 8005336:	f240 1185 	movw	r1, #389	@ 0x185
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f00a f834 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 8005340:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8005342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005344:	2b00      	cmp	r3, #0
 8005346:	d001      	beq.n	800534c <inv_icm20948_check_akm_self_test+0x34>
		return result;
 8005348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800534a:	e174      	b.n	8005636 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV0_CTRL, 0);
 800534c:	2200      	movs	r2, #0
 800534e:	f240 1185 	movw	r1, #389	@ 0x185
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f009 ffcc 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8005358:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 800535a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800535c:	2b00      	cmp	r3, #0
 800535e:	d001      	beq.n	8005364 <inv_icm20948_check_akm_self_test+0x4c>
		return result;
 8005360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005362:	e168      	b.n	8005636 <inv_icm20948_check_akm_self_test+0x31e>
	/* SLV1_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV1_CTRL, 1, &slv_ctrl[1]);
 8005364:	f107 0310 	add.w	r3, r7, #16
 8005368:	3301      	adds	r3, #1
 800536a:	2201      	movs	r2, #1
 800536c:	f240 1189 	movw	r1, #393	@ 0x189
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f00a f819 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 8005376:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8005378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <inv_icm20948_check_akm_self_test+0x6a>
		return result;
 800537e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005380:	e159      	b.n	8005636 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV1_CTRL, 0);
 8005382:	2200      	movs	r2, #0
 8005384:	f240 1189 	movw	r1, #393	@ 0x189
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f009 ffb1 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800538e:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8005390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <inv_icm20948_check_akm_self_test+0x82>
		return result;
 8005396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005398:	e14d      	b.n	8005636 <inv_icm20948_check_akm_self_test+0x31e>
	/* I2C_MST ODR */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 1, &odr_cfg);
 800539a:	f107 030f 	add.w	r3, r7, #15
 800539e:	2201      	movs	r2, #1
 80053a0:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f009 ffff 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 80053aa:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80053ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <inv_icm20948_check_akm_self_test+0x9e>
		return result;
 80053b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053b4:	e13f      	b.n	8005636 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 0);
 80053b6:	2200      	movs	r2, #0
 80053b8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f009 ff97 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 80053c2:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80053c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <inv_icm20948_check_akm_self_test+0xb6>
		return result;
 80053ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053cc:	e133      	b.n	8005636 <inv_icm20948_check_akm_self_test+0x31e>

#if (MEMS_CHIP == HW_ICM20948)
	mode = REG_AK09916_CNTL2;
 80053ce:	2331      	movs	r3, #49	@ 0x31
 80053d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		mode = REG_AK09916_CNTL2;
	else
		mode = REG_AKM_MODE;
#endif
	/* set to power down mode */
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 80053d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053d8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80053dc:	2100      	movs	r1, #0
 80053de:	9100      	str	r1, [sp, #0]
 80053e0:	2100      	movs	r1, #0
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fce5 	bl	8005db2 <inv_icm20948_execute_write_secondary>
 80053e8:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 80053ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f040 80e8 	bne.w	80055c2 <inv_icm20948_check_akm_self_test+0x2aa>
		goto AKM_fail;
		
	/* write 1 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f8:	2b23      	cmp	r3, #35	@ 0x23
 80053fa:	d012      	beq.n	8005422 <inv_icm20948_check_akm_self_test+0x10a>
		(HW_AK09912 != s->secondary_state.compass_slave_id)) {
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8005402:	2b24      	cmp	r3, #36	@ 0x24
 8005404:	d00d      	beq.n	8005422 <inv_icm20948_check_akm_self_test+0x10a>
		result = inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, DATA_AKM_SELF_TEST);
 8005406:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800540a:	2340      	movs	r3, #64	@ 0x40
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	230c      	movs	r3, #12
 8005410:	2100      	movs	r1, #0
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 fccd 	bl	8005db2 <inv_icm20948_execute_write_secondary>
 8005418:	6378      	str	r0, [r7, #52]	@ 0x34
		if (result)
 800541a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800541c:	2b00      	cmp	r3, #0
 800541e:	f040 80d2 	bne.w	80055c6 <inv_icm20948_check_akm_self_test+0x2ae>
			goto AKM_fail;
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
 8005422:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005426:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800542a:	2110      	movs	r1, #16
 800542c:	9100      	str	r1, [sp, #0]
 800542e:	2100      	movs	r1, #0
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 fcbe 	bl	8005db2 <inv_icm20948_execute_write_secondary>
 8005436:	6378      	str	r0, [r7, #52]	@ 0x34
	else if (HW_AK09916 == s->secondary_state.compass_slave_id)
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
	else
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode,	DATA_AKM_MODE_ST);
#endif
	if (result)
 8005438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800543a:	2b00      	cmp	r3, #0
 800543c:	f040 80c5 	bne.w	80055ca <inv_icm20948_check_akm_self_test+0x2b2>
		goto AKM_fail;
	counter = DEF_ST_COMPASS_TRY_TIMES;
 8005440:	230a      	movs	r3, #10
 8005442:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 8005446:	e022      	b.n	800548e <inv_icm20948_check_akm_self_test+0x176>
//		usleep_range(DEF_ST_COMPASS_WAIT_MIN, DEF_ST_COMPASS_WAIT_MAX);
        inv_icm20948_sleep_us(15000);
 8005448:	f643 2098 	movw	r0, #15000	@ 0x3a98
 800544c:	f7fd fed4 	bl	80031f8 <inv_icm20948_sleep_us>

#if (MEMS_CHIP == HW_ICM20948)
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 8005450:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005454:	f107 0314 	add.w	r3, r7, #20
 8005458:	9301      	str	r3, [sp, #4]
 800545a:	2301      	movs	r3, #1
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	2310      	movs	r3, #16
 8005460:	2100      	movs	r1, #0
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fc08 	bl	8005c78 <inv_icm20948_execute_read_secondary>
 8005468:	6378      	str	r0, [r7, #52]	@ 0x34
		else if (HW_AK09916 == s->secondary_state.compass_slave_id)
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
		else
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_STATUS, 1, data);
#endif
		if (result)
 800546a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800546c:	2b00      	cmp	r3, #0
 800546e:	f040 80ae 	bne.w	80055ce <inv_icm20948_check_akm_self_test+0x2b6>
			goto AKM_fail;
		if ((data[0] & DATA_AKM_DRDY) == 0)
 8005472:	7d3b      	ldrb	r3, [r7, #20]
 8005474:	f003 0301 	and.w	r3, r3, #1
 8005478:	2b00      	cmp	r3, #0
 800547a:	d105      	bne.n	8005488 <inv_icm20948_check_akm_self_test+0x170>
			counter--;
 800547c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005480:	3b01      	subs	r3, #1
 8005482:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005486:	e002      	b.n	800548e <inv_icm20948_check_akm_self_test+0x176>
		else
			counter = 0;
 8005488:	2300      	movs	r3, #0
 800548a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 800548e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1d8      	bne.n	8005448 <inv_icm20948_check_akm_self_test+0x130>
	}
	if ((data[0] & DATA_AKM_DRDY) == 0) {
 8005496:	7d3b      	ldrb	r3, [r7, #20]
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	d103      	bne.n	80054a8 <inv_icm20948_check_akm_self_test+0x190>
		result = -1;
 80054a0:	f04f 33ff 	mov.w	r3, #4294967295
 80054a4:	637b      	str	r3, [r7, #52]	@ 0x34
		goto AKM_fail;
 80054a6:	e09b      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
 80054a8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80054ac:	f107 0314 	add.w	r3, r7, #20
 80054b0:	9301      	str	r3, [sp, #4]
 80054b2:	2306      	movs	r3, #6
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	2311      	movs	r3, #17
 80054b8:	2100      	movs	r1, #0
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 fbdc 	bl	8005c78 <inv_icm20948_execute_read_secondary>
 80054c0:	6378      	str	r0, [r7, #52]	@ 0x34
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
	} else {
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_MEASURE_DATA, BYTES_PER_SENSOR, data);
	}
#endif
	if (result)
 80054c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f040 8084 	bne.w	80055d2 <inv_icm20948_check_akm_self_test+0x2ba>
		goto AKM_fail;

    x = ((short)data[1])<<8|data[0];
 80054ca:	7d7b      	ldrb	r3, [r7, #21]
 80054cc:	021b      	lsls	r3, r3, #8
 80054ce:	b21a      	sxth	r2, r3
 80054d0:	7d3b      	ldrb	r3, [r7, #20]
 80054d2:	b21b      	sxth	r3, r3
 80054d4:	4313      	orrs	r3, r2
 80054d6:	843b      	strh	r3, [r7, #32]
    y = ((short)data[3])<<8|data[2];
 80054d8:	7dfb      	ldrb	r3, [r7, #23]
 80054da:	021b      	lsls	r3, r3, #8
 80054dc:	b21a      	sxth	r2, r3
 80054de:	7dbb      	ldrb	r3, [r7, #22]
 80054e0:	b21b      	sxth	r3, r3
 80054e2:	4313      	orrs	r3, r2
 80054e4:	83fb      	strh	r3, [r7, #30]
    z = ((short)data[5])<<8|data[4];
 80054e6:	7e7b      	ldrb	r3, [r7, #25]
 80054e8:	021b      	lsls	r3, r3, #8
 80054ea:	b21a      	sxth	r2, r3
 80054ec:	7e3b      	ldrb	r3, [r7, #24]
 80054ee:	b21b      	sxth	r3, r3
 80054f0:	4313      	orrs	r3, r2
 80054f2:	83bb      	strh	r3, [r7, #28]
    
	if (HW_AK09911 == s->secondary_state.compass_slave_id)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054fa:	2b23      	cmp	r3, #35	@ 0x23
 80054fc:	d102      	bne.n	8005504 <inv_icm20948_check_akm_self_test+0x1ec>
		shift = 7;
 80054fe:	2307      	movs	r3, #7
 8005500:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005502:	e001      	b.n	8005508 <inv_icm20948_check_akm_self_test+0x1f0>
	else
		shift = 8;
 8005504:	2308      	movs	r3, #8
 8005506:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x = ((x * (sens[0] + 128)) >> shift);
 8005508:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800550c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800550e:	7812      	ldrb	r2, [r2, #0]
 8005510:	3280      	adds	r2, #128	@ 0x80
 8005512:	fb03 f202 	mul.w	r2, r3, r2
 8005516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005518:	fa42 f303 	asr.w	r3, r2, r3
 800551c:	843b      	strh	r3, [r7, #32]
	y = ((y * (sens[1] + 128)) >> shift);
 800551e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005522:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005524:	3201      	adds	r2, #1
 8005526:	7812      	ldrb	r2, [r2, #0]
 8005528:	3280      	adds	r2, #128	@ 0x80
 800552a:	fb03 f202 	mul.w	r2, r3, r2
 800552e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005530:	fa42 f303 	asr.w	r3, r2, r3
 8005534:	83fb      	strh	r3, [r7, #30]
	z = ((z * (sens[2] + 128)) >> shift);
 8005536:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800553a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800553c:	3202      	adds	r2, #2
 800553e:	7812      	ldrb	r2, [r2, #0]
 8005540:	3280      	adds	r2, #128	@ 0x80
 8005542:	fb03 f202 	mul.w	r2, r3, r2
 8005546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005548:	fa42 f303 	asr.w	r3, r2, r3
 800554c:	83bb      	strh	r3, [r7, #28]
			z <<= DEF_ST_COMPASS_8963_SHIFT;
		}
	}
#endif

	result = -1;
 800554e:	f04f 33ff 	mov.w	r3, #4294967295
 8005552:	637b      	str	r3, [r7, #52]	@ 0x34
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005558:	f9b3 3000 	ldrsh.w	r3, [r3]
 800555c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005560:	429a      	cmp	r2, r3
 8005562:	dc38      	bgt.n	80055d6 <inv_icm20948_check_akm_self_test+0x2be>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005568:	f9b3 3000 	ldrsh.w	r3, [r3]
 800556c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005570:	429a      	cmp	r2, r3
 8005572:	db30      	blt.n	80055d6 <inv_icm20948_check_akm_self_test+0x2be>
		goto AKM_fail;
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005578:	3302      	adds	r3, #2
 800557a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800557e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8005582:	429a      	cmp	r2, r3
 8005584:	dc29      	bgt.n	80055da <inv_icm20948_check_akm_self_test+0x2c2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800558a:	3302      	adds	r3, #2
 800558c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005590:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8005594:	429a      	cmp	r2, r3
 8005596:	db20      	blt.n	80055da <inv_icm20948_check_akm_self_test+0x2c2>
		goto AKM_fail;
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800559c:	3304      	adds	r3, #4
 800559e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055a2:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	dc19      	bgt.n	80055de <inv_icm20948_check_akm_self_test+0x2c6>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055ae:	3304      	adds	r3, #4
 80055b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055b4:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	db10      	blt.n	80055de <inv_icm20948_check_akm_self_test+0x2c6>
		goto AKM_fail;
	result = 0;
 80055bc:	2300      	movs	r3, #0
 80055be:	637b      	str	r3, [r7, #52]	@ 0x34
 80055c0:	e00e      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 80055c2:	bf00      	nop
 80055c4:	e00c      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 80055c6:	bf00      	nop
 80055c8:	e00a      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 80055ca:	bf00      	nop
 80055cc:	e008      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 80055ce:	bf00      	nop
 80055d0:	e006      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 80055d2:	bf00      	nop
 80055d4:	e004      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 80055d6:	bf00      	nop
 80055d8:	e002      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 80055da:	bf00      	nop
 80055dc:	e000      	b.n	80055e0 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 80055de:	bf00      	nop
AKM_fail:
	/*write 0 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055e6:	2b23      	cmp	r3, #35	@ 0x23
 80055e8:	d016      	beq.n	8005618 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 80055f0:	2b24      	cmp	r3, #36	@ 0x24
 80055f2:	d011      	beq.n	8005618 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09916 != s->secondary_state.compass_slave_id)) {
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 80055fa:	2b25      	cmp	r3, #37	@ 0x25
 80055fc:	d00c      	beq.n	8005618 <inv_icm20948_check_akm_self_test+0x300>
		result |= inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, 0);
 80055fe:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005602:	2300      	movs	r3, #0
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	230c      	movs	r3, #12
 8005608:	2100      	movs	r1, #0
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 fbd1 	bl	8005db2 <inv_icm20948_execute_write_secondary>
 8005610:	4602      	mov	r2, r0
 8005612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005614:	4313      	orrs	r3, r2
 8005616:	637b      	str	r3, [r7, #52]	@ 0x34
	}
	/*set to power down mode */
	result |= inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8005618:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800561c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005620:	2100      	movs	r1, #0
 8005622:	9100      	str	r1, [sp, #0]
 8005624:	2100      	movs	r1, #0
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 fbc3 	bl	8005db2 <inv_icm20948_execute_write_secondary>
 800562c:	4602      	mov	r2, r0
 800562e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005630:	4313      	orrs	r3, r2
 8005632:	637b      	str	r3, [r7, #52]	@ 0x34

    return result;
 8005634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005636:	4618      	mov	r0, r3
 8005638:	3738      	adds	r7, #56	@ 0x38
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <inv_icm20948_suspend_akm>:
#endif
	return 0;
}

int inv_icm20948_suspend_akm(struct inv_icm20948 * s)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b084      	sub	sp, #16
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
	int result;
    
	if (!s->secondary_state.secondary_resume_compass_state)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800564c:	2b00      	cmp	r3, #0
 800564e:	d101      	bne.n	8005654 <inv_icm20948_suspend_akm+0x16>
		return 0;
 8005650:	2300      	movs	r3, #0
 8005652:	e01d      	b.n	8005690 <inv_icm20948_suspend_akm+0x52>
    
	/* slave 0 is disabled */
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 8005654:	2100      	movs	r1, #0
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 fbe3 	bl	8005e22 <inv_icm20948_secondary_stop_channel>
 800565c:	60f8      	str	r0, [r7, #12]
	/* slave 1 is disabled */
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 800565e:	2101      	movs	r1, #1
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 fbde 	bl	8005e22 <inv_icm20948_secondary_stop_channel>
 8005666:	4602      	mov	r2, r0
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	4313      	orrs	r3, r2
 800566c:	60fb      	str	r3, [r7, #12]
	if (result)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <inv_icm20948_suspend_akm+0x3a>
		return result;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	e00b      	b.n	8005690 <inv_icm20948_suspend_akm+0x52>
	
	// Switch off I2C Interface as compass is alone
	result |= inv_icm20948_secondary_disable_i2c(s);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 fbfe 	bl	8005e7a <inv_icm20948_secondary_disable_i2c>
 800567e:	4602      	mov	r2, r0
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]
	
	s->secondary_state.secondary_resume_compass_state = 0;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 800568e:	68fb      	ldr	r3, [r7, #12]
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <inv_icm20948_resume_akm>:

int inv_icm20948_resume_akm(struct inv_icm20948 * s)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b088      	sub	sp, #32
 800569c:	af02      	add	r7, sp, #8
 800569e:	6078      	str	r0, [r7, #4]
	int result;
	uint8_t reg_addr, bytes;
    unsigned char lDataToWrite;
    
	if (s->secondary_state.secondary_resume_compass_state)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d001      	beq.n	80056ae <inv_icm20948_resume_akm+0x16>
		return 0;
 80056aa:	2300      	movs	r3, #0
 80056ac:	e044      	b.n	8005738 <inv_icm20948_resume_akm+0xa0>
    
	/* slave 0 is used to read data from compass */
	/*read mode */
#if (MEMS_CHIP == HW_ICM20948)
	if (s->secondary_state.dmp_on) {
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d004      	beq.n	80056c2 <inv_icm20948_resume_akm+0x2a>
		reg_addr = REG_AK09916_DMP_READ;
 80056b8:	2303      	movs	r3, #3
 80056ba:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP;
 80056bc:	230a      	movs	r3, #10
 80056be:	75bb      	strb	r3, [r7, #22]
 80056c0:	e003      	b.n	80056ca <inv_icm20948_resume_akm+0x32>
	} else {
		reg_addr = REG_AK09916_STATUS1;
 80056c2:	2310      	movs	r3, #16
 80056c4:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP - 1;
 80056c6:	2309      	movs	r3, #9
 80056c8:	75bb      	strb	r3, [r7, #22]
			bytes = DATA_AKM_89_BYTES_DMP - 1;
		}
	}
#endif
	/* slave 0 is enabled, read 10 or 8 bytes from here depending on compass type, swap bytes to feed DMP */
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056d0:	b2da      	uxtb	r2, r3
 80056d2:	7dbb      	ldrb	r3, [r7, #22]
 80056d4:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	7df9      	ldrb	r1, [r7, #23]
 80056dc:	9300      	str	r3, [sp, #0]
 80056de:	460b      	mov	r3, r1
 80056e0:	2100      	movs	r1, #0
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 fa79 	bl	8005bda <inv_icm20948_read_secondary>
 80056e8:	6138      	str	r0, [r7, #16]
	if (result)
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d001      	beq.n	80056f4 <inv_icm20948_resume_akm+0x5c>
		return result;
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	e021      	b.n	8005738 <inv_icm20948_resume_akm+0xa0>
#if (MEMS_CHIP == HW_ICM20948)
	lDataToWrite = DATA_AKM_MODE_SM;
 80056f4:	2301      	movs	r3, #1
 80056f6:	73fb      	strb	r3, [r7, #15]
		lDataToWrite = DATA_AKM_MODE_SM;
	} else {
		return -1;
	}
#endif
	result = inv_icm20948_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, lDataToWrite);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056fe:	b2da      	uxtb	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 1082 	ldrb.w	r1, [r3, #130]	@ 0x82
 8005706:	7bfb      	ldrb	r3, [r7, #15]
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	460b      	mov	r3, r1
 800570c:	2101      	movs	r1, #1
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 faf4 	bl	8005cfc <inv_icm20948_write_secondary>
 8005714:	6138      	str	r0, [r7, #16]
	if (result)
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d001      	beq.n	8005720 <inv_icm20948_resume_akm+0x88>
		return result;
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	e00b      	b.n	8005738 <inv_icm20948_resume_akm+0xa0>
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 fb93 	bl	8005e4c <inv_icm20948_secondary_enable_i2c>
 8005726:	4602      	mov	r2, r0
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	4313      	orrs	r3, r2
 800572c:	613b      	str	r3, [r7, #16]

    s->secondary_state.secondary_resume_compass_state = 1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 8005736:	693b      	ldr	r3, [r7, #16]
}
 8005738:	4618      	mov	r0, r3
 800573a:	3718      	adds	r7, #24
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <inv_icm20948_compass_isconnected>:
{
	return s->secondary_state.secondary_resume_compass_state;
}

int inv_icm20948_compass_isconnected(struct inv_icm20948 * s)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
	if(s->secondary_state.compass_state == INV_ICM20948_COMPASS_SETUP) {
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800574e:	2b02      	cmp	r3, #2
 8005750:	d101      	bne.n	8005756 <inv_icm20948_compass_isconnected+0x16>
		return 1;
 8005752:	2301      	movs	r3, #1
 8005754:	e000      	b.n	8005758 <inv_icm20948_compass_isconnected+0x18>
	} else {
		return 0;
 8005756:	2300      	movs	r3, #0
	}
}
 8005758:	4618      	mov	r0, r3
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <inv_icm20948_compass_dmp_cal>:
*  @param[in]  Compass mounting matrix
*  @return     0 if successful.
*/

int inv_icm20948_compass_dmp_cal(struct inv_icm20948 * s, const signed char *m, const signed char *compass_m)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b0a2      	sub	sp, #136	@ 0x88
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
	int sens[THREE_AXES];
	int scale;
	int shift;
    int current_compass_matrix[NINE_ELEM];
    
	for (i = 0; i < THREE_AXES; i++)
 8005770:	2300      	movs	r3, #0
 8005772:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005776:	e02a      	b.n	80057ce <inv_icm20948_compass_dmp_cal+0x6a>
		for (j = 0; j < THREE_AXES; j++)
 8005778:	2300      	movs	r3, #0
 800577a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800577e:	e01d      	b.n	80057bc <inv_icm20948_compass_dmp_cal+0x58>
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 8005780:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005784:	4613      	mov	r3, r2
 8005786:	005b      	lsls	r3, r3, #1
 8005788:	441a      	add	r2, r3
 800578a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800578e:	4413      	add	r3, r2
 8005790:	461a      	mov	r2, r3
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	1899      	adds	r1, r3, r2
 8005796:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800579a:	4613      	mov	r3, r2
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	441a      	add	r2, r3
 80057a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057a4:	4413      	add	r3, r2
 80057a6:	f991 2000 	ldrsb.w	r2, [r1]
 80057aa:	3388      	adds	r3, #136	@ 0x88
 80057ac:	443b      	add	r3, r7
 80057ae:	f803 2c20 	strb.w	r2, [r3, #-32]
		for (j = 0; j < THREE_AXES; j++)
 80057b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80057b6:	3301      	adds	r3, #1
 80057b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80057bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	dddd      	ble.n	8005780 <inv_icm20948_compass_dmp_cal+0x1c>
	for (i = 0; i < THREE_AXES; i++)
 80057c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057c8:	3301      	adds	r3, #1
 80057ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80057ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	ddd0      	ble.n	8005778 <inv_icm20948_compass_dmp_cal+0x14>
	
    switch (s->secondary_state.compass_slave_id) 
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057dc:	2b25      	cmp	r3, #37	@ 0x25
 80057de:	d104      	bne.n	80057ea <inv_icm20948_compass_dmp_cal+0x86>
            scale = DATA_AK09912_SCALE;
            shift = AK89XX_SHIFT;
            break;
#else
        case HW_AK09916:
            scale = DATA_AK09916_SCALE;
 80057e0:	4b9c      	ldr	r3, [pc, #624]	@ (8005a54 <inv_icm20948_compass_dmp_cal+0x2f0>)
 80057e2:	67bb      	str	r3, [r7, #120]	@ 0x78
            shift = AK89XX_SHIFT;
 80057e4:	2316      	movs	r3, #22
 80057e6:	677b      	str	r3, [r7, #116]	@ 0x74
            break;
 80057e8:	e004      	b.n	80057f4 <inv_icm20948_compass_dmp_cal+0x90>
#endif
		default:
				scale = DATA_AKM8963_SCALE1;
 80057ea:	4b9a      	ldr	r3, [pc, #616]	@ (8005a54 <inv_icm20948_compass_dmp_cal+0x2f0>)
 80057ec:	67bb      	str	r3, [r7, #120]	@ 0x78
				shift = AK89XX_SHIFT;
 80057ee:	2316      	movs	r3, #22
 80057f0:	677b      	str	r3, [r7, #116]	@ 0x74
				break;
 80057f2:	bf00      	nop
    }
    
	for (i = 0; i < THREE_AXES; i++) {
 80057f4:	2300      	movs	r3, #0
 80057f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80057fa:	e029      	b.n	8005850 <inv_icm20948_compass_dmp_cal+0xec>
		sens[i] = s->secondary_state.compass_sens[i] + 128;
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005802:	4413      	add	r3, r2
 8005804:	334d      	adds	r3, #77	@ 0x4d
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 800580c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	3388      	adds	r3, #136	@ 0x88
 8005814:	443b      	add	r3, r7
 8005816:	f843 2c50 	str.w	r2, [r3, #-80]
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 800581a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	3388      	adds	r3, #136	@ 0x88
 8005822:	443b      	add	r3, r7
 8005824:	f853 2c50 	ldr.w	r2, [r3, #-80]
 8005828:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8005830:	4618      	mov	r0, r3
 8005832:	f003 fd79 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8005836:	4602      	mov	r2, r0
 8005838:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	3388      	adds	r3, #136	@ 0x88
 8005840:	443b      	add	r3, r7
 8005842:	f843 2c50 	str.w	r2, [r3, #-80]
	for (i = 0; i < THREE_AXES; i++) {
 8005846:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800584a:	3301      	adds	r3, #1
 800584c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005850:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005854:	2b02      	cmp	r3, #2
 8005856:	ddd1      	ble.n	80057fc <inv_icm20948_compass_dmp_cal+0x98>
	}
	for (i = 0; i < NINE_ELEM; i++) {
 8005858:	2300      	movs	r3, #0
 800585a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800585e:	e02c      	b.n	80058ba <inv_icm20948_compass_dmp_cal+0x156>
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 8005860:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	4413      	add	r3, r2
 8005868:	f993 3000 	ldrsb.w	r3, [r3]
 800586c:	4618      	mov	r0, r3
 800586e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8005872:	4b79      	ldr	r3, [pc, #484]	@ (8005a58 <inv_icm20948_compass_dmp_cal+0x2f4>)
 8005874:	fb83 3201 	smull	r3, r2, r3, r1
 8005878:	17cb      	asrs	r3, r1, #31
 800587a:	1ad2      	subs	r2, r2, r3
 800587c:	4613      	mov	r3, r2
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	4413      	add	r3, r2
 8005882:	1aca      	subs	r2, r1, r3
 8005884:	0093      	lsls	r3, r2, #2
 8005886:	3388      	adds	r3, #136	@ 0x88
 8005888:	443b      	add	r3, r7
 800588a:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800588e:	fb03 f200 	mul.w	r2, r3, r0
 8005892:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	3388      	adds	r3, #136	@ 0x88
 800589a:	443b      	add	r3, r7
 800589c:	f843 2c74 	str.w	r2, [r3, #-116]
		tmp_m[i] = 0;
 80058a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	3388      	adds	r3, #136	@ 0x88
 80058a8:	443b      	add	r3, r7
 80058aa:	2200      	movs	r2, #0
 80058ac:	f843 2c44 	str.w	r2, [r3, #-68]
	for (i = 0; i < NINE_ELEM; i++) {
 80058b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058b4:	3301      	adds	r3, #1
 80058b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058be:	2b08      	cmp	r3, #8
 80058c0:	ddce      	ble.n	8005860 <inv_icm20948_compass_dmp_cal+0xfc>
	}
    
    for (i = 0; i < THREE_AXES; i++) {
 80058c2:	2300      	movs	r3, #0
 80058c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058c8:	e05d      	b.n	8005986 <inv_icm20948_compass_dmp_cal+0x222>
		for (j = 0; j < THREE_AXES; j++) {
 80058ca:	2300      	movs	r3, #0
 80058cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058d0:	e050      	b.n	8005974 <inv_icm20948_compass_dmp_cal+0x210>
			s->secondary_state.final_matrix[i * THREE_AXES + j] = 0;
 80058d2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80058d6:	4613      	mov	r3, r2
 80058d8:	005b      	lsls	r3, r3, #1
 80058da:	441a      	add	r2, r3
 80058dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80058e0:	4413      	add	r3, r2
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	3312      	adds	r3, #18
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	4413      	add	r3, r2
 80058ea:	2200      	movs	r2, #0
 80058ec:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 80058ee:	2300      	movs	r3, #0
 80058f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80058f2:	e037      	b.n	8005964 <inv_icm20948_compass_dmp_cal+0x200>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 80058f4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80058f8:	4613      	mov	r3, r2
 80058fa:	005b      	lsls	r3, r3, #1
 80058fc:	441a      	add	r2, r3
 80058fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005900:	441a      	add	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	32a2      	adds	r2, #162	@ 0xa2
 8005906:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                                 current_compass_matrix[j + k * THREE_AXES]);
 800590a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800590c:	4613      	mov	r3, r2
 800590e:	005b      	lsls	r3, r3, #1
 8005910:	441a      	add	r2, r3
 8005912:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005916:	4413      	add	r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	3388      	adds	r3, #136	@ 0x88
 800591c:	443b      	add	r3, r7
 800591e:	f853 3c74 	ldr.w	r3, [r3, #-116]
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 8005922:	4619      	mov	r1, r3
 8005924:	f003 fd00 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 8005928:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800592c:	4613      	mov	r3, r2
 800592e:	005b      	lsls	r3, r3, #1
 8005930:	441a      	add	r2, r3
 8005932:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005936:	4413      	add	r3, r2
 8005938:	68fa      	ldr	r2, [r7, #12]
 800593a:	3312      	adds	r3, #18
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	4413      	add	r3, r2
 8005940:	6899      	ldr	r1, [r3, #8]
 8005942:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005946:	4613      	mov	r3, r2
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	441a      	add	r2, r3
 800594c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005950:	4413      	add	r3, r2
 8005952:	1842      	adds	r2, r0, r1
 8005954:	68f9      	ldr	r1, [r7, #12]
 8005956:	3312      	adds	r3, #18
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	440b      	add	r3, r1
 800595c:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 800595e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005960:	3301      	adds	r3, #1
 8005962:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005964:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005966:	2b02      	cmp	r3, #2
 8005968:	ddc4      	ble.n	80058f4 <inv_icm20948_compass_dmp_cal+0x190>
		for (j = 0; j < THREE_AXES; j++) {
 800596a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800596e:	3301      	adds	r3, #1
 8005970:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005974:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005978:	2b02      	cmp	r3, #2
 800597a:	ddaa      	ble.n	80058d2 <inv_icm20948_compass_dmp_cal+0x16e>
    for (i = 0; i < THREE_AXES; i++) {
 800597c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005980:	3301      	adds	r3, #1
 8005982:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005986:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800598a:	2b02      	cmp	r3, #2
 800598c:	dd9d      	ble.n	80058ca <inv_icm20948_compass_dmp_cal+0x166>
		}
	}
    
    for (i = 0; i < THREE_AXES; i++)
 800598e:	2300      	movs	r3, #0
 8005990:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005994:	e04f      	b.n	8005a36 <inv_icm20948_compass_dmp_cal+0x2d2>
		for (j = 0; j < THREE_AXES; j++)
 8005996:	2300      	movs	r3, #0
 8005998:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800599c:	e042      	b.n	8005a24 <inv_icm20948_compass_dmp_cal+0x2c0>
			for (k = 0; k < THREE_AXES; k++)
 800599e:	2300      	movs	r3, #0
 80059a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80059a2:	e037      	b.n	8005a14 <inv_icm20948_compass_dmp_cal+0x2b0>
				tmp_m[THREE_AXES * i + j] +=
 80059a4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80059a8:	4613      	mov	r3, r2
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	441a      	add	r2, r3
 80059ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059b2:	4413      	add	r3, r2
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	3388      	adds	r3, #136	@ 0x88
 80059b8:	443b      	add	r3, r7
 80059ba:	f853 0c44 	ldr.w	r0, [r3, #-68]
					trans[THREE_AXES * i + k] *
 80059be:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80059c2:	4613      	mov	r3, r2
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	441a      	add	r2, r3
 80059c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80059ca:	4413      	add	r3, r2
 80059cc:	3388      	adds	r3, #136	@ 0x88
 80059ce:	443b      	add	r3, r7
 80059d0:	f913 3c20 	ldrsb.w	r3, [r3, #-32]
 80059d4:	4619      	mov	r1, r3
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 80059d6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80059d8:	4613      	mov	r3, r2
 80059da:	005b      	lsls	r3, r3, #1
 80059dc:	441a      	add	r2, r3
 80059de:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059e2:	4413      	add	r3, r2
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	3312      	adds	r3, #18
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	4413      	add	r3, r2
 80059ec:	689b      	ldr	r3, [r3, #8]
					trans[THREE_AXES * i + k] *
 80059ee:	fb03 f101 	mul.w	r1, r3, r1
				tmp_m[THREE_AXES * i + j] +=
 80059f2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80059f6:	4613      	mov	r3, r2
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	441a      	add	r2, r3
 80059fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a00:	4413      	add	r3, r2
 8005a02:	1842      	adds	r2, r0, r1
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	3388      	adds	r3, #136	@ 0x88
 8005a08:	443b      	add	r3, r7
 8005a0a:	f843 2c44 	str.w	r2, [r3, #-68]
			for (k = 0; k < THREE_AXES; k++)
 8005a0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005a10:	3301      	adds	r3, #1
 8005a12:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005a14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	ddc4      	ble.n	80059a4 <inv_icm20948_compass_dmp_cal+0x240>
		for (j = 0; j < THREE_AXES; j++)
 8005a1a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a1e:	3301      	adds	r3, #1
 8005a20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a24:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	ddb8      	ble.n	800599e <inv_icm20948_compass_dmp_cal+0x23a>
    for (i = 0; i < THREE_AXES; i++)
 8005a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a30:	3301      	adds	r3, #1
 8005a32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	ddab      	ble.n	8005996 <inv_icm20948_compass_dmp_cal+0x232>
    
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 8005a3e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8005a42:	4619      	mov	r1, r3
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f004 fffd 	bl	800aa44 <dmp_icm20948_set_compass_matrix>
 8005a4a:	4603      	mov	r3, r0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3788      	adds	r7, #136	@ 0x88
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	09999999 	.word	0x09999999
 8005a58:	55555556 	.word	0x55555556

08005a5c <inv_icm20948_apply_raw_compass_matrix>:
*  @param[in]  Compensated compass data
*  @return     0 if successful.
*/

int inv_icm20948_apply_raw_compass_matrix(struct inv_icm20948 * s, short *raw_data, long *compensated_out)
{
 8005a5c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005a60:	b08b      	sub	sp, #44	@ 0x2c
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6178      	str	r0, [r7, #20]
 8005a66:	6139      	str	r1, [r7, #16]
 8005a68:	60fa      	str	r2, [r7, #12]
	int i, j;
	long long tmp;
    
	for (i = 0; i < THREE_AXES; i++) {
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a6e:	e04c      	b.n	8005b0a <inv_icm20948_apply_raw_compass_matrix+0xae>
		tmp = 0;
 8005a70:	f04f 0200 	mov.w	r2, #0
 8005a74:	f04f 0300 	mov.w	r3, #0
 8005a78:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	623b      	str	r3, [r7, #32]
 8005a80:	e02d      	b.n	8005ade <inv_icm20948_apply_raw_compass_matrix+0x82>
			tmp  +=
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 8005a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a84:	4613      	mov	r3, r2
 8005a86:	005b      	lsls	r3, r3, #1
 8005a88:	441a      	add	r2, r3
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	3312      	adds	r3, #18
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	17da      	asrs	r2, r3, #31
 8005a9a:	4698      	mov	r8, r3
 8005a9c:	4691      	mov	r9, r2
 8005a9e:	6a3b      	ldr	r3, [r7, #32]
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005aaa:	041b      	lsls	r3, r3, #16
 8005aac:	17da      	asrs	r2, r3, #31
 8005aae:	469a      	mov	sl, r3
 8005ab0:	4693      	mov	fp, r2
 8005ab2:	fb0a f209 	mul.w	r2, sl, r9
 8005ab6:	fb08 f30b 	mul.w	r3, r8, fp
 8005aba:	4413      	add	r3, r2
 8005abc:	fba8 450a 	umull	r4, r5, r8, sl
 8005ac0:	442b      	add	r3, r5
 8005ac2:	461d      	mov	r5, r3
			tmp  +=
 8005ac4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ac8:	1911      	adds	r1, r2, r4
 8005aca:	6039      	str	r1, [r7, #0]
 8005acc:	416b      	adcs	r3, r5
 8005ace:	607b      	str	r3, [r7, #4]
 8005ad0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ad4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 8005ad8:	6a3b      	ldr	r3, [r7, #32]
 8005ada:	3301      	adds	r3, #1
 8005adc:	623b      	str	r3, [r7, #32]
 8005ade:	6a3b      	ldr	r3, [r7, #32]
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	ddce      	ble.n	8005a82 <inv_icm20948_apply_raw_compass_matrix+0x26>
		compensated_out[i] = (long)(tmp >> 30);
 8005ae4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	f04f 0300 	mov.w	r3, #0
 8005af0:	0f82      	lsrs	r2, r0, #30
 8005af2:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8005af6:	178b      	asrs	r3, r1, #30
 8005af8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005afa:	0089      	lsls	r1, r1, #2
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	4401      	add	r1, r0
 8005b00:	4613      	mov	r3, r2
 8005b02:	600b      	str	r3, [r1, #0]
	for (i = 0; i < THREE_AXES; i++) {
 8005b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b06:	3301      	adds	r3, #1
 8005b08:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	ddaf      	ble.n	8005a70 <inv_icm20948_apply_raw_compass_matrix+0x14>
	}
    
	return 0;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	372c      	adds	r7, #44	@ 0x2c
 8005b16:	46bd      	mov	sp, r7
 8005b18:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005b1c:	4770      	bx	lr

08005b1e <inv_icm20948_init_secondary>:
#include "Icm20948DataBaseDriver.h"

#include "Icm20948AuxTransport.h"

void inv_icm20948_init_secondary(struct inv_icm20948 * s)
{
 8005b1e:	b580      	push	{r7, lr}
 8005b20:	b082      	sub	sp, #8
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	6078      	str	r0, [r7, #4]
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f240 1283 	movw	r2, #387	@ 0x183
 8005b2c:	859a      	strh	r2, [r3, #44]	@ 0x2c
	s->secondary_state.slv_reg[0].reg  = REG_I2C_SLV0_REG;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8005b34:	85da      	strh	r2, [r3, #46]	@ 0x2e
	s->secondary_state.slv_reg[0].ctrl = REG_I2C_SLV0_CTRL;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f240 1285 	movw	r2, #389	@ 0x185
 8005b3c:	861a      	strh	r2, [r3, #48]	@ 0x30
	s->secondary_state.slv_reg[0].d0   = REG_I2C_SLV0_DO;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 8005b44:	865a      	strh	r2, [r3, #50]	@ 0x32
    
    s->secondary_state.slv_reg[1].addr = REG_I2C_SLV1_ADDR;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f240 1287 	movw	r2, #391	@ 0x187
 8005b4c:	869a      	strh	r2, [r3, #52]	@ 0x34
	s->secondary_state.slv_reg[1].reg  = REG_I2C_SLV1_REG;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 8005b54:	86da      	strh	r2, [r3, #54]	@ 0x36
	s->secondary_state.slv_reg[1].ctrl = REG_I2C_SLV1_CTRL;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f240 1289 	movw	r2, #393	@ 0x189
 8005b5c:	871a      	strh	r2, [r3, #56]	@ 0x38
	s->secondary_state.slv_reg[1].d0   = REG_I2C_SLV1_DO;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f44f 72c5 	mov.w	r2, #394	@ 0x18a
 8005b64:	875a      	strh	r2, [r3, #58]	@ 0x3a
    
    s->secondary_state.slv_reg[2].addr = REG_I2C_SLV2_ADDR;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f240 128b 	movw	r2, #395	@ 0x18b
 8005b6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
	s->secondary_state.slv_reg[2].reg  = REG_I2C_SLV2_REG;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 8005b74:	87da      	strh	r2, [r3, #62]	@ 0x3e
	s->secondary_state.slv_reg[2].ctrl = REG_I2C_SLV2_CTRL;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f240 128d 	movw	r2, #397	@ 0x18d
 8005b7c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	s->secondary_state.slv_reg[2].d0   = REG_I2C_SLV2_DO;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f44f 72c7 	mov.w	r2, #398	@ 0x18e
 8005b86:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    
	s->secondary_state.slv_reg[3].addr = REG_I2C_SLV3_ADDR;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f240 128f 	movw	r2, #399	@ 0x18f
 8005b90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	s->secondary_state.slv_reg[3].reg  = REG_I2C_SLV3_REG;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8005b9a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	s->secondary_state.slv_reg[3].ctrl = REG_I2C_SLV3_CTRL;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f240 1291 	movw	r2, #401	@ 0x191
 8005ba4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	s->secondary_state.slv_reg[3].d0   = REG_I2C_SLV3_DO;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f44f 72c9 	mov.w	r2, #402	@ 0x192
 8005bae:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	
	/* Make sure that by default all channels are disabled 
	To not inherit from a previous configuration from a previous run*/
	inv_icm20948_secondary_stop_channel(s, 0);
 8005bb2:	2100      	movs	r1, #0
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f000 f934 	bl	8005e22 <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 1);
 8005bba:	2101      	movs	r1, #1
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f000 f930 	bl	8005e22 <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 2);
 8005bc2:	2102      	movs	r1, #2
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f92c 	bl	8005e22 <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 3);
 8005bca:	2103      	movs	r1, #3
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 f928 	bl	8005e22 <inv_icm20948_secondary_stop_channel>
}
 8005bd2:	bf00      	nop
 8005bd4:	3708      	adds	r7, #8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <inv_icm20948_read_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char len)
{
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b086      	sub	sp, #24
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	60f8      	str	r0, [r7, #12]
 8005be2:	60b9      	str	r1, [r7, #8]
 8005be4:	4611      	mov	r1, r2
 8005be6:	461a      	mov	r2, r3
 8005be8:	460b      	mov	r3, r1
 8005bea:	71fb      	strb	r3, [r7, #7]
 8005bec:	4613      	mov	r3, r2
 8005bee:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	617b      	str	r3, [r7, #20]
    unsigned char data;

    data = INV_MPU_BIT_I2C_READ | addr;
 8005bf4:	79fb      	ldrb	r3, [r7, #7]
 8005bf6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	3305      	adds	r3, #5
 8005c04:	00db      	lsls	r3, r3, #3
 8005c06:	4413      	add	r3, r2
 8005c08:	8899      	ldrh	r1, [r3, #4]
 8005c0a:	f107 0313 	add.w	r3, r7, #19
 8005c0e:	2201      	movs	r2, #1
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f009 faf4 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8005c16:	4602      	mov	r2, r0
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	617b      	str	r3, [r7, #20]

    data = reg;
 8005c1e:	79bb      	ldrb	r3, [r7, #6]
 8005c20:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	3305      	adds	r3, #5
 8005c28:	00db      	lsls	r3, r3, #3
 8005c2a:	4413      	add	r3, r2
 8005c2c:	88d9      	ldrh	r1, [r3, #6]
 8005c2e:	f107 0313 	add.w	r3, r7, #19
 8005c32:	2201      	movs	r2, #1
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f009 fae2 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | len;
 8005c42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005c46:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	3305      	adds	r3, #5
 8005c54:	00db      	lsls	r3, r3, #3
 8005c56:	4413      	add	r3, r2
 8005c58:	8919      	ldrh	r1, [r3, #8]
 8005c5a:	f107 0313 	add.w	r3, r7, #19
 8005c5e:	2201      	movs	r2, #1
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f009 facc 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8005c66:	4602      	mov	r2, r0
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	617b      	str	r3, [r7, #20]
    
	return result;
 8005c6e:	697b      	ldr	r3, [r7, #20]
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3718      	adds	r7, #24
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <inv_icm20948_execute_read_secondary>:

int inv_icm20948_execute_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, int len, uint8_t *d)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af02      	add	r7, sp, #8
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	603b      	str	r3, [r7, #0]
 8005c84:	4613      	mov	r3, r2
 8005c86:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_secondary(s, index, addr, reg, len);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	b2d9      	uxtb	r1, r3
 8005c90:	6a3b      	ldr	r3, [r7, #32]
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	79fa      	ldrb	r2, [r7, #7]
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	460b      	mov	r3, r1
 8005c9a:	68b9      	ldr	r1, [r7, #8]
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f7ff ff9c 	bl	8005bda <inv_icm20948_read_secondary>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8005caa:	68f8      	ldr	r0, [r7, #12]
 8005cac:	f000 f8ce 	bl	8005e4c <inv_icm20948_secondary_enable_i2c>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 8005cb8:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8005cbc:	f7fd fa9c 	bl	80031f8 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f8da 	bl	8005e7a <inv_icm20948_secondary_disable_i2c>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	617b      	str	r3, [r7, #20]

    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 8005cce:	6a3a      	ldr	r2, [r7, #32]
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd2:	213b      	movs	r1, #59	@ 0x3b
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f009 fb67 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 8005ce2:	68b9      	ldr	r1, [r7, #8]
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f000 f89c 	bl	8005e22 <inv_icm20948_secondary_stop_channel>
 8005cea:	4602      	mov	r2, r0
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	617b      	str	r3, [r7, #20]

	return result;
 8005cf2:	697b      	ldr	r3, [r7, #20]
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3718      	adds	r7, #24
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <inv_icm20948_write_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char v)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	4611      	mov	r1, r2
 8005d08:	461a      	mov	r2, r3
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	71fb      	strb	r3, [r7, #7]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 8005d12:	2300      	movs	r3, #0
 8005d14:	617b      	str	r3, [r7, #20]
    unsigned char data;
    
    data = (unsigned char)addr;
 8005d16:	79fb      	ldrb	r3, [r7, #7]
 8005d18:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	3305      	adds	r3, #5
 8005d20:	00db      	lsls	r3, r3, #3
 8005d22:	4413      	add	r3, r2
 8005d24:	8899      	ldrh	r1, [r3, #4]
 8005d26:	f107 0313 	add.w	r3, r7, #19
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f009 fa66 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8005d32:	4602      	mov	r2, r0
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	617b      	str	r3, [r7, #20]

    data = reg;
 8005d3a:	79bb      	ldrb	r3, [r7, #6]
 8005d3c:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	3305      	adds	r3, #5
 8005d44:	00db      	lsls	r3, r3, #3
 8005d46:	4413      	add	r3, r2
 8005d48:	88d9      	ldrh	r1, [r3, #6]
 8005d4a:	f107 0313 	add.w	r3, r7, #19
 8005d4e:	2201      	movs	r2, #1
 8005d50:	68f8      	ldr	r0, [r7, #12]
 8005d52:	f009 fa54 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8005d56:	4602      	mov	r2, r0
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	617b      	str	r3, [r7, #20]

    data = v;
 8005d5e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005d62:	74fb      	strb	r3, [r7, #19]
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	3305      	adds	r3, #5
 8005d6a:	00db      	lsls	r3, r3, #3
 8005d6c:	4413      	add	r3, r2
 8005d6e:	8959      	ldrh	r1, [r3, #10]
 8005d70:	f107 0313 	add.w	r3, r7, #19
 8005d74:	2201      	movs	r2, #1
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f009 fa41 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | 1;
 8005d84:	2381      	movs	r3, #129	@ 0x81
 8005d86:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	3305      	adds	r3, #5
 8005d8e:	00db      	lsls	r3, r3, #3
 8005d90:	4413      	add	r3, r2
 8005d92:	8919      	ldrh	r1, [r3, #8]
 8005d94:	f107 0313 	add.w	r3, r7, #19
 8005d98:	2201      	movs	r2, #1
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f009 fa2f 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8005da0:	4602      	mov	r2, r0
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	617b      	str	r3, [r7, #20]
    
    return result;
 8005da8:	697b      	ldr	r3, [r7, #20]
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3718      	adds	r7, #24
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <inv_icm20948_execute_write_secondary>:

int inv_icm20948_execute_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, uint8_t v)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b088      	sub	sp, #32
 8005db6:	af02      	add	r7, sp, #8
 8005db8:	60f8      	str	r0, [r7, #12]
 8005dba:	60b9      	str	r1, [r7, #8]
 8005dbc:	603b      	str	r3, [r7, #0]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	b2d9      	uxtb	r1, r3
 8005dca:	79fa      	ldrb	r2, [r7, #7]
 8005dcc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	68b9      	ldr	r1, [r7, #8]
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f7ff ff90 	bl	8005cfc <inv_icm20948_write_secondary>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f000 f831 	bl	8005e4c <inv_icm20948_secondary_enable_i2c>
 8005dea:	4602      	mov	r2, r0
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 8005df2:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8005df6:	f7fd f9ff 	bl	80031f8 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f000 f83d 	bl	8005e7a <inv_icm20948_secondary_disable_i2c>
 8005e00:	4602      	mov	r2, r0
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 8005e08:	68b9      	ldr	r1, [r7, #8]
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 f809 	bl	8005e22 <inv_icm20948_secondary_stop_channel>
 8005e10:	4602      	mov	r2, r0
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	617b      	str	r3, [r7, #20]

	return result;
 8005e18:	697b      	ldr	r3, [r7, #20]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <inv_icm20948_secondary_stop_channel>:
{
	inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG,s->secondary_state.sSavedI2cOdr);
}

int inv_icm20948_secondary_stop_channel(struct inv_icm20948 * s, int index)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b082      	sub	sp, #8
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
 8005e2a:	6039      	str	r1, [r7, #0]
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	3305      	adds	r3, #5
 8005e32:	00db      	lsls	r3, r3, #3
 8005e34:	4413      	add	r3, r2
 8005e36:	891b      	ldrh	r3, [r3, #8]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f009 fa57 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8005e42:	4603      	mov	r3, r0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3708      	adds	r7, #8
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <inv_icm20948_secondary_enable_i2c>:

int inv_icm20948_secondary_enable_i2c(struct inv_icm20948 * s)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	7f1b      	ldrb	r3, [r3, #28]
 8005e58:	f043 0320 	orr.w	r3, r3, #32
 8005e5c:	b2da      	uxtb	r2, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	7f1b      	ldrb	r3, [r3, #28]
 8005e66:	461a      	mov	r2, r3
 8005e68:	2103      	movs	r1, #3
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f009 fa40 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8005e70:	4603      	mov	r3, r0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <inv_icm20948_secondary_disable_i2c>:

int inv_icm20948_secondary_disable_i2c(struct inv_icm20948 * s)
{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b082      	sub	sp, #8
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	7f1b      	ldrb	r3, [r3, #28]
 8005e86:	f023 0320 	bic.w	r3, r3, #32
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	7f1b      	ldrb	r3, [r3, #28]
 8005e94:	461a      	mov	r2, r3
 8005e96:	2103      	movs	r1, #3
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f009 fa29 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8005e9e:	4603      	mov	r3, r0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <inv_icm20948_secondary_set_odr>:


int inv_icm20948_secondary_set_odr(struct inv_icm20948 * s, int divider, unsigned int* effectiveDivider)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
	int mst_odr_config = 0;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	617b      	str	r3, [r7, #20]

    // find 2^x = divider to fit BASE_SAMPLE_RATE/2^REG_I2C_MST_ODR_CONFIG
    do
    {
		divider>>=1;
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	105b      	asrs	r3, r3, #1
 8005ebc:	60bb      	str	r3, [r7, #8]
		mst_odr_config++;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	617b      	str	r3, [r7, #20]
    } while(divider>>1);
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	105b      	asrs	r3, r3, #1
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1f5      	bne.n	8005eb8 <inv_icm20948_secondary_set_odr+0x10>
    
	if (mst_odr_config < MIN_MST_ODR_CONFIG)
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	dc01      	bgt.n	8005ed6 <inv_icm20948_secondary_set_odr+0x2e>
		mst_odr_config = MIN_MST_ODR_CONFIG;
 8005ed2:	2304      	movs	r3, #4
 8005ed4:	617b      	str	r3, [r7, #20]

	*effectiveDivider = 1<<mst_odr_config;
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	fa02 f303 	lsl.w	r3, r2, r3
 8005ede:	461a      	mov	r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	601a      	str	r2, [r3, #0]

	return	inv_icm20948_set_secondary_divider(s, (unsigned char)mst_odr_config);
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	4619      	mov	r1, r3
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	f002 fb03 	bl	80084f6 <inv_icm20948_set_secondary_divider>
 8005ef0:	4603      	mov	r3, r0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3718      	adds	r7, #24
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <inv_icm20948_ctrl_androidSensor_enabled>:
static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s);
static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count);
static short get_multiple_56_rate(unsigned short delayInMs);

unsigned long inv_icm20948_ctrl_androidSensor_enabled(struct inv_icm20948 * s, unsigned char androidSensor)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b083      	sub	sp, #12
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
 8005f02:	460b      	mov	r3, r1
 8005f04:	70fb      	strb	r3, [r7, #3]
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 8005f06:	78fb      	ldrb	r3, [r7, #3]
 8005f08:	095b      	lsrs	r3, r3, #5
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	3258      	adds	r2, #88	@ 0x58
 8005f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f16:	78fa      	ldrb	r2, [r7, #3]
 8005f18:	f002 021f 	and.w	r2, r2, #31
 8005f1c:	2101      	movs	r1, #1
 8005f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8005f22:	4013      	ands	r3, r2
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	370c      	adds	r7, #12
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <MinDelayGenActual>:
}	MinDelayGenElementT;

#define MinDelayGen(s, list) MinDelayGenActual(s, list, sizeof(list) / sizeof (MinDelayGenElementT))

static unsigned short MinDelayGenActual(struct inv_icm20948 *s, const MinDelayGenElementT *element, unsigned long elementQuan)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b086      	sub	sp, #24
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	607a      	str	r2, [r7, #4]
	unsigned short minDelay = (unsigned short) -1;
 8005f3c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005f40:	82fb      	strh	r3, [r7, #22]

	while(elementQuan--) {
 8005f42:	e019      	b.n	8005f78 <MinDelayGenActual+0x48>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	4619      	mov	r1, r3
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f7ff ffd5 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00d      	beq.n	8005f72 <MinDelayGenActual+0x42>
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	785b      	ldrb	r3, [r3, #1]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	3380      	adds	r3, #128	@ 0x80
 8005f5e:	005b      	lsls	r3, r3, #1
 8005f60:	4413      	add	r3, r2
 8005f62:	88db      	ldrh	r3, [r3, #6]
 8005f64:	82bb      	strh	r3, [r7, #20]

			if (minDelay > odrDelay)
 8005f66:	8afa      	ldrh	r2, [r7, #22]
 8005f68:	8abb      	ldrh	r3, [r7, #20]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d901      	bls.n	8005f72 <MinDelayGenActual+0x42>
					minDelay = odrDelay;
 8005f6e:	8abb      	ldrh	r3, [r7, #20]
 8005f70:	82fb      	strh	r3, [r7, #22]
		}
		element++;
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	3302      	adds	r3, #2
 8005f76:	60bb      	str	r3, [r7, #8]
	while(elementQuan--) {
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	1e5a      	subs	r2, r3, #1
 8005f7c:	607a      	str	r2, [r7, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d1e0      	bne.n	8005f44 <MinDelayGenActual+0x14>
	} // end while elements to process

	return	minDelay;
 8005f82:	8afb      	ldrh	r3, [r7, #22]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3718      	adds	r7, #24
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <DividerRateSet>:

static int DividerRateSet(struct inv_icm20948 *s, unsigned short minDelay, unsigned short hwSampleRateDivider, enum INV_SENSORS InvSensor)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b086      	sub	sp, #24
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	4608      	mov	r0, r1
 8005f96:	4611      	mov	r1, r2
 8005f98:	461a      	mov	r2, r3
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	817b      	strh	r3, [r7, #10]
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	813b      	strh	r3, [r7, #8]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	617b      	str	r3, [r7, #20]
	
	if (minDelay != 0xFFFF) {
 8005faa:	897b      	ldrh	r3, [r7, #10]
 8005fac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d025      	beq.n	8006000 <DividerRateSet+0x74>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 8005fb4:	897b      	ldrh	r3, [r7, #10]
 8005fb6:	f240 4265 	movw	r2, #1125	@ 0x465
 8005fba:	fb03 f202 	mul.w	r2, r3, r2
 8005fbe:	893b      	ldrh	r3, [r7, #8]
 8005fc0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005fc4:	fb01 f303 	mul.w	r3, r1, r3
 8005fc8:	fb92 f3f3 	sdiv	r3, r2, r3
 8005fcc:	827b      	strh	r3, [r7, #18]

		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 8005fce:	79fb      	ldrb	r3, [r7, #7]
 8005fd0:	8939      	ldrh	r1, [r7, #8]
 8005fd2:	8a7a      	ldrh	r2, [r7, #18]
 8005fd4:	fb11 f202 	smulbb	r2, r1, r2
 8005fd8:	b291      	uxth	r1, r2
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	335c      	adds	r3, #92	@ 0x5c
 8005fde:	005b      	lsls	r3, r3, #1
 8005fe0:	4413      	add	r3, r2
 8005fe2:	460a      	mov	r2, r1
 8005fe4:	809a      	strh	r2, [r3, #4]
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 8005fe6:	79f9      	ldrb	r1, [r7, #7]
 8005fe8:	8a7b      	ldrh	r3, [r7, #18]
 8005fea:	3b01      	subs	r3, #1
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	b21b      	sxth	r3, r3
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f004 fa38 	bl	800a468 <dmp_icm20948_set_sensor_rate>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	617b      	str	r3, [r7, #20]
	}
	
	return result;
 8006000:	697b      	ldr	r3, [r7, #20]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3718      	adds	r7, #24
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
	...

0800600c <SampleRateDividerGet>:

static unsigned short SampleRateDividerGet(unsigned short minDelay)
{
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	4603      	mov	r3, r0
 8006014:	80fb      	strh	r3, [r7, #6]
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 8006016:	88fb      	ldrh	r3, [r7, #6]
 8006018:	2bc8      	cmp	r3, #200	@ 0xc8
 800601a:	bf28      	it	cs
 800601c:	23c8      	movcs	r3, #200	@ 0xc8
 800601e:	81fb      	strh	r3, [r7, #14]
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 8006020:	89fb      	ldrh	r3, [r7, #14]
 8006022:	f240 4265 	movw	r2, #1125	@ 0x465
 8006026:	fb02 f303 	mul.w	r3, r2, r3
 800602a:	4a06      	ldr	r2, [pc, #24]	@ (8006044 <SampleRateDividerGet+0x38>)
 800602c:	fb82 1203 	smull	r1, r2, r2, r3
 8006030:	1192      	asrs	r2, r2, #6
 8006032:	17db      	asrs	r3, r3, #31
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	b29b      	uxth	r3, r3
}
 8006038:	4618      	mov	r0, r3
 800603a:	3714      	adds	r7, #20
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr
 8006044:	10624dd3 	.word	0x10624dd3

08006048 <getMinDlyAccel>:

/** @brief Get minimum ODR to be applied to accel engine based on all accel-based enabled sensors.
* @return ODR in ms we expect to be applied to accel engine
*/
static unsigned short getMinDlyAccel(struct inv_icm20948 *s)
{
 8006048:	b5b0      	push	{r4, r5, r7, lr}
 800604a:	b08e      	sub	sp, #56	@ 0x38
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 8006050:	4b4b      	ldr	r3, [pc, #300]	@ (8006180 <getMinDlyAccel+0x138>)
 8006052:	f107 040c 	add.w	r4, r7, #12
 8006056:	461d      	mov	r5, r3
 8006058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800605a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800605c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800605e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006060:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006064:	c403      	stmia	r4!, {r0, r1}
 8006066:	8022      	strh	r2, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ_accel          },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_accel   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_accel   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenAccelList);
 8006068:	f107 030c 	add.w	r3, r7, #12
 800606c:	2215      	movs	r2, #21
 800606e:	4619      	mov	r1, r3
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f7ff ff5d 	bl	8005f30 <MinDelayGenActual>
 8006076:	4603      	mov	r3, r0
 8006078:	86fb      	strh	r3, [r7, #54]	@ 0x36

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 800607a:	2101      	movs	r1, #1
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f7ff ff3c 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d01b      	beq.n	80060c0 <getMinDlyAccel+0x78>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8006088:	212a      	movs	r1, #42	@ 0x2a
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f7ff ff35 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00d      	beq.n	80060b2 <getMinDlyAccel+0x6a>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(s->odr_acc_ms,s->odr_racc_ms);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 80060a2:	4293      	cmp	r3, r2
 80060a4:	bf28      	it	cs
 80060a6:	4613      	movcs	r3, r2
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 80060b0:	e013      	b.n	80060da <getMinDlyAccel+0x92>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_acc_ms;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f8b3 2246 	ldrh.w	r2, [r3, #582]	@ 0x246
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 80060be:	e00c      	b.n	80060da <getMinDlyAccel+0x92>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 80060c0:	212a      	movs	r1, #42	@ 0x2a
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7ff ff19 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d005      	beq.n	80060da <getMinDlyAccel+0x92>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_racc_ms;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106

	if (s->bac_status != 0)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d007      	beq.n	80060f4 <getMinDlyAccel+0xac>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER]);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 80060ea:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80060ec:	4293      	cmp	r3, r2
 80060ee:	bf28      	it	cs
 80060f0:	4613      	movcs	r3, r2
 80060f2:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->flip_pickup_status != 0)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d007      	beq.n	800610e <getMinDlyAccel+0xc6>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP]);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 8006104:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006106:	4293      	cmp	r3, r2
 8006108:	bf28      	it	cs
 800610a:	4613      	movcs	r3, r2
 800610c:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->b2s_status != 0)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8006114:	2b00      	cmp	r3, #0
 8006116:	d007      	beq.n	8006128 <getMinDlyAccel+0xe0>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE]);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 800611e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006120:	4293      	cmp	r3, r2
 8006122:	bf28      	it	cs
 8006124:	4613      	movcs	r3, r2
 8006126:	86fb      	strh	r3, [r7, #54]	@ 0x36
	
	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8006128:	2127      	movs	r1, #39	@ 0x27
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f7ff fee5 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d106      	bne.n	8006144 <getMinDlyAccel+0xfc>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8006136:	2114      	movs	r1, #20
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f7ff fede 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d004      	beq.n	800614e <getMinDlyAccel+0x106>
		lMinOdr = min(lMinOdr, 5);
 8006144:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006146:	2b05      	cmp	r3, #5
 8006148:	bf28      	it	cs
 800614a:	2305      	movcs	r3, #5
 800614c:	86fb      	strh	r3, [r7, #54]	@ 0x36

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800614e:	211f      	movs	r1, #31
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f7ff fed2 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d106      	bne.n	800616a <getMinDlyAccel+0x122>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800615c:	210b      	movs	r1, #11
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7ff fecb 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d004      	beq.n	8006174 <getMinDlyAccel+0x12c>
		lMinOdr = min(lMinOdr, 5);
 800616a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800616c:	2b05      	cmp	r3, #5
 800616e:	bf28      	it	cs
 8006170:	2305      	movcs	r3, #5
 8006172:	86fb      	strh	r3, [r7, #54]	@ 0x36

	return lMinOdr;
 8006174:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8006176:	4618      	mov	r0, r3
 8006178:	3738      	adds	r7, #56	@ 0x38
 800617a:	46bd      	mov	sp, r7
 800617c:	bdb0      	pop	{r4, r5, r7, pc}
 800617e:	bf00      	nop
 8006180:	0801b008 	.word	0x0801b008

08006184 <getMinDlyGyro>:

/** @brief Get minimum ODR to be applied to gyro engine based on all gyro-based enabled sensors.
* @return ODR in ms we expect to be applied to gyro engine
*/
static unsigned short getMinDlyGyro(struct inv_icm20948 *s)
{
 8006184:	b5b0      	push	{r4, r5, r7, lr}
 8006186:	b08a      	sub	sp, #40	@ 0x28
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenGyroList[] = {
 800618c:	4b2d      	ldr	r3, [pc, #180]	@ (8006244 <getMinDlyGyro+0xc0>)
 800618e:	f107 0408 	add.w	r4, r7, #8
 8006192:	461d      	mov	r5, r3
 8006194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006198:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800619c:	c407      	stmia	r4!, {r0, r1, r2}
 800619e:	8023      	strh	r3, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,               INV_SENSOR_NINEQ             },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,            INV_SENSOR_WAKEUP_NINEQ      },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_NINEQ      }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenGyroList);
 80061a0:	f107 0308 	add.w	r3, r7, #8
 80061a4:	220f      	movs	r2, #15
 80061a6:	4619      	mov	r1, r3
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7ff fec1 	bl	8005f30 <MinDelayGenActual>
 80061ae:	4603      	mov	r3, r0
 80061b0:	84fb      	strh	r3, [r7, #38]	@ 0x26

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 80061b2:	2110      	movs	r1, #16
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f7ff fea0 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d01b      	beq.n	80061f8 <getMinDlyGyro+0x74>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 80061c0:	212b      	movs	r1, #43	@ 0x2b
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7ff fe99 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00d      	beq.n	80061ea <getMinDlyGyro+0x66>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(s->odr_gyr_ms,s->odr_rgyr_ms);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 80061da:	4293      	cmp	r3, r2
 80061dc:	bf28      	it	cs
 80061de:	4613      	movcs	r3, r2
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 80061e8:	e013      	b.n	8006212 <getMinDlyGyro+0x8e>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_gyr_ms;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8b3 224a 	ldrh.w	r2, [r3, #586]	@ 0x24a
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 80061f6:	e00c      	b.n	8006212 <getMinDlyGyro+0x8e>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 80061f8:	212b      	movs	r1, #43	@ 0x2b
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f7ff fe7d 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d005      	beq.n	8006212 <getMinDlyGyro+0x8e>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_rgyr_ms;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set gyro to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8006212:	211f      	movs	r1, #31
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f7ff fe70 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d106      	bne.n	800622e <getMinDlyGyro+0xaa>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8006220:	210b      	movs	r1, #11
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7ff fe69 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d004      	beq.n	8006238 <getMinDlyGyro+0xb4>
		lMinOdr	= min(lMinOdr, 5);
 800622e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006230:	2b05      	cmp	r3, #5
 8006232:	bf28      	it	cs
 8006234:	2305      	movcs	r3, #5
 8006236:	84fb      	strh	r3, [r7, #38]	@ 0x26

	return lMinOdr;
 8006238:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800623a:	4618      	mov	r0, r3
 800623c:	3728      	adds	r7, #40	@ 0x28
 800623e:	46bd      	mov	sp, r7
 8006240:	bdb0      	pop	{r4, r5, r7, pc}
 8006242:	bf00      	nop
 8006244:	0801b034 	.word	0x0801b034

08006248 <getMinDlyCompass>:

/** @brief Get minimum ODR to be applied to compass engine based on all compass-based enabled sensors.
* @return ODR in ms we expect to be applied to compass engine
*/
static unsigned short getMinDlyCompass(struct inv_icm20948 *s)
{
 8006248:	b5b0      	push	{r4, r5, r7, lr}
 800624a:	b088      	sub	sp, #32
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenCpassList[] = {
 8006250:	4b1d      	ldr	r3, [pc, #116]	@ (80062c8 <getMinDlyCompass+0x80>)
 8006252:	f107 0408 	add.w	r4, r7, #8
 8006256:	461d      	mov	r5, r3
 8006258:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800625a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800625c:	682b      	ldr	r3, [r5, #0]
 800625e:	6023      	str	r3, [r4, #0]
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG_cpass  },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_cpass   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_cpass   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenCpassList);
 8006260:	f107 0308 	add.w	r3, r7, #8
 8006264:	220a      	movs	r2, #10
 8006266:	4619      	mov	r1, r3
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f7ff fe61 	bl	8005f30 <MinDelayGenActual>
 800626e:	4603      	mov	r3, r0
 8006270:	83fb      	strh	r3, [r7, #30]

	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set compass to 70Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8006272:	2127      	movs	r1, #39	@ 0x27
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f7ff fe40 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d106      	bne.n	800628e <getMinDlyCompass+0x46>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8006280:	2114      	movs	r1, #20
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f7ff fe39 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d004      	beq.n	8006298 <getMinDlyCompass+0x50>
		lMinOdr= min(lMinOdr, 15);
 800628e:	8bfb      	ldrh	r3, [r7, #30]
 8006290:	2b0f      	cmp	r3, #15
 8006292:	bf28      	it	cs
 8006294:	230f      	movcs	r3, #15
 8006296:	83fb      	strh	r3, [r7, #30]
	/** To have correct algorithm performance and quick convergence of RV, it is advised to set compass to 35Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8006298:	211f      	movs	r1, #31
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7ff fe2d 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d106      	bne.n	80062b4 <getMinDlyCompass+0x6c>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 80062a6:	210b      	movs	r1, #11
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7ff fe26 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d004      	beq.n	80062be <getMinDlyCompass+0x76>
		lMinOdr = min(lMinOdr, 28);
 80062b4:	8bfb      	ldrh	r3, [r7, #30]
 80062b6:	2b1c      	cmp	r3, #28
 80062b8:	bf28      	it	cs
 80062ba:	231c      	movcs	r3, #28
 80062bc:	83fb      	strh	r3, [r7, #30]

	return lMinOdr;
 80062be:	8bfb      	ldrh	r3, [r7, #30]
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3720      	adds	r7, #32
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bdb0      	pop	{r4, r5, r7, pc}
 80062c8:	0801b054 	.word	0x0801b054

080062cc <inv_icm20948_base_control_init>:

int inv_icm20948_base_control_init(struct inv_icm20948 * s)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	int result = 0;
 80062d4:	2300      	movs	r3, #0
 80062d6:	60bb      	str	r3, [r7, #8]
	unsigned int i;

	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	33bc      	adds	r3, #188	@ 0xbc
 80062dc:	224a      	movs	r2, #74	@ 0x4a
 80062de:	2100      	movs	r1, #0
 80062e0:	4618      	mov	r0, r3
 80062e2:	f00f fb1d 	bl	8015920 <memset>
	
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 80062e6:	2300      	movs	r3, #0
 80062e8:	60fb      	str	r3, [r7, #12]
 80062ea:	e02b      	b.n	8006344 <inv_icm20948_base_control_init+0x78>
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2b0d      	cmp	r3, #13
 80062f0:	d00b      	beq.n	800630a <inv_icm20948_base_control_init+0x3e>
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2b0c      	cmp	r3, #12
 80062f6:	d008      	beq.n	800630a <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_STEP_COUNTER) ||
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2b1f      	cmp	r3, #31
 80062fc:	d005      	beq.n	800630a <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_STEP_COUNTER) ||
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2b20      	cmp	r3, #32
 8006302:	d002      	beq.n	800630a <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_TILT_DETECTOR) ||
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2b0e      	cmp	r3, #14
 8006308:	d107      	bne.n	800631a <inv_icm20948_base_control_init+0x4e>
		   (i == INV_SENSOR_FLIP_PICKUP) )
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	3380      	adds	r3, #128	@ 0x80
 8006310:	005b      	lsls	r3, r3, #1
 8006312:	4413      	add	r3, r2
 8006314:	2212      	movs	r2, #18
 8006316:	80da      	strh	r2, [r3, #6]
 8006318:	e011      	b.n	800633e <inv_icm20948_base_control_init+0x72>
		else if(i == INV_SENSOR_BRING_TO_SEE)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2b0f      	cmp	r3, #15
 800631e:	d107      	bne.n	8006330 <inv_icm20948_base_control_init+0x64>
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	3380      	adds	r3, #128	@ 0x80
 8006326:	005b      	lsls	r3, r3, #1
 8006328:	4413      	add	r3, r2
 800632a:	2212      	movs	r2, #18
 800632c:	80da      	strh	r2, [r3, #6]
 800632e:	e006      	b.n	800633e <inv_icm20948_base_control_init+0x72>
		else
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	3380      	adds	r3, #128	@ 0x80
 8006336:	005b      	lsls	r3, r3, #1
 8006338:	4413      	add	r3, r2
 800633a:	22c8      	movs	r2, #200	@ 0xc8
 800633c:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	3301      	adds	r3, #1
 8006342:	60fb      	str	r3, [r7, #12]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2b24      	cmp	r3, #36	@ 0x24
 8006348:	d9d0      	bls.n	80062ec <inv_icm20948_base_control_init+0x20>
	}
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800634a:	2300      	movs	r3, #0
 800634c:	60fb      	str	r3, [r7, #12]
 800634e:	e057      	b.n	8006400 <inv_icm20948_base_control_init+0x134>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2b0e      	cmp	r3, #14
 8006354:	d008      	beq.n	8006368 <inv_icm20948_base_control_init+0x9c>
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2b02      	cmp	r3, #2
 800635a:	d005      	beq.n	8006368 <inv_icm20948_base_control_init+0x9c>
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2b22      	cmp	r3, #34	@ 0x22
 8006360:	d002      	beq.n	8006368 <inv_icm20948_base_control_init+0x9c>
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2b18      	cmp	r3, #24
 8006366:	d10e      	bne.n	8006386 <inv_icm20948_base_control_init+0xba>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	325a      	adds	r2, #90	@ 0x5a
 800636e:	210e      	movs	r1, #14
 8006370:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_CPASS;
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006380:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8006384:	e039      	b.n	80063fa <inv_icm20948_base_control_init+0x12e>
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2b0f      	cmp	r3, #15
 800638a:	d01a      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b23      	cmp	r3, #35	@ 0x23
 8006390:	d017      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2b09      	cmp	r3, #9
 8006396:	d014      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_GRAVITY) || (i == ANDROID_SENSOR_WAKEUP_GRAVITY) ||
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2b1d      	cmp	r3, #29
 800639c:	d011      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2b0a      	cmp	r3, #10
 80063a2:	d00e      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_LINEAR_ACCELERATION) || (i == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ||
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2b1e      	cmp	r3, #30
 80063a8:	d00b      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2b0b      	cmp	r3, #11
 80063ae:	d008      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2b1f      	cmp	r3, #31
 80063b4:	d005      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2b03      	cmp	r3, #3
 80063ba:	d002      	beq.n	80063c2 <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ORIENTATION) || (i == ANDROID_SENSOR_WAKEUP_ORIENTATION)) {
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2b19      	cmp	r3, #25
 80063c0:	d10d      	bne.n	80063de <inv_icm20948_base_control_init+0x112>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	325a      	adds	r2, #90	@ 0x5a
 80063c8:	2101      	movs	r1, #1
 80063ca:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_GRV;
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	4413      	add	r3, r2
 80063d6:	2214      	movs	r2, #20
 80063d8:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 80063dc:	e00d      	b.n	80063fa <inv_icm20948_base_control_init+0x12e>
		} else {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	325a      	adds	r2, #90	@ 0x5a
 80063e4:	2101      	movs	r1, #1
 80063e6:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR;
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	4413      	add	r3, r2
 80063f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80063f6:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	3301      	adds	r3, #1
 80063fe:	60fb      	str	r3, [r7, #12]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2b32      	cmp	r3, #50	@ 0x32
 8006404:	d9a4      	bls.n	8006350 <inv_icm20948_base_control_init+0x84>
		}
	}
	s->lLastHwSmplrtDividerAcc = 0;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
	s->lLastHwSmplrtDividerGyr = 0;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
	s->sBatchMode              = 0;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	s->header2_count           = 0;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
	s->mems_put_to_sleep       = 1;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2201      	movs	r2, #1
 800642a:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
	s->smd_status              = 0;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
	s->ped_int_status          = 0;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
	s->b2s_status              = 0;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
	s->bac_request             = 0;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	22c8      	movs	r2, #200	@ 0xc8
 8006452:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
	//s->odr_acc_wom_ms = INV_ODR_MIN_DELAY;
	s->odr_racc_ms = INV_ODR_MIN_DELAY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	22c8      	movs	r2, #200	@ 0xc8
 800645a:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
	s->odr_gyr_ms = INV_ODR_MIN_DELAY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	22c8      	movs	r2, #200	@ 0xc8
 8006462:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
	s->odr_rgyr_ms = INV_ODR_MIN_DELAY;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	22c8      	movs	r2, #200	@ 0xc8
 800646a:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c

	return result;
 800646e:	68bb      	ldr	r3, [r7, #8]
}
 8006470:	4618      	mov	r0, r3
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <inv_set_hw_smplrt_dmp_odrs>:

static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b09c      	sub	sp, #112	@ 0x70
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
	int result = 0;
 8006480:	2300      	movs	r3, #0
 8006482:	66fb      	str	r3, [r7, #108]	@ 0x6c
	unsigned short minDly, minDly_accel, minDly_gyro;
	unsigned short minDly_cpass;
	unsigned short minDly_pressure;
	unsigned short hw_smplrt_divider = 0;
 8006484:	2300      	movs	r3, #0
 8006486:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
	
	const MinDelayGenElementT MinDelayGenPressureList[] = {
 800648a:	4b45      	ldr	r3, [pc, #276]	@ (80065a0 <inv_set_hw_smplrt_dmp_odrs+0x128>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	65bb      	str	r3, [r7, #88]	@ 0x58
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	const MinDelayGenElementT MinDelayGenAccel2List[] = {
 8006490:	4a44      	ldr	r2, [pc, #272]	@ (80065a4 <inv_set_hw_smplrt_dmp_odrs+0x12c>)
 8006492:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006496:	ca07      	ldmia	r2, {r0, r1, r2}
 8006498:	c303      	stmia	r3!, {r0, r1}
 800649a:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_ACCELEROMETER,               INV_SENSOR_WAKEUP_ACCEL         },
		{ANDROID_SENSOR_RAW_ACCELEROMETER,                  INV_SENSOR_ACCEL                },
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ_accel           },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ_accel    }
	};
	const MinDelayGenElementT MinDelayGenAccel3List[] = {
 800649c:	4b42      	ldr	r3, [pc, #264]	@ (80065a8 <inv_set_hw_smplrt_dmp_odrs+0x130>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	64bb      	str	r3, [r7, #72]	@ 0x48
		{ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR,        INV_SENSOR_GEOMAG               },
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG        }
	};
	const MinDelayGenElementT MinDelayGenAccel4List[] = {
 80064a2:	4a42      	ldr	r2, [pc, #264]	@ (80065ac <inv_set_hw_smplrt_dmp_odrs+0x134>)
 80064a4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80064a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80064aa:	c303      	stmia	r3!, {r0, r1}
 80064ac:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_STEP_COUNTER,                       INV_SENSOR_STEP_COUNTER         },
		{ANDROID_SENSOR_WAKEUP_STEP_DETECTOR,               INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_STEP_COUNTER,                INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION,          INV_SENSOR_WAKEUP_STEP_COUNTER  }
	};
	const MinDelayGenElementT MinDelayGenGyro2List[] = {
 80064ae:	4a40      	ldr	r2, [pc, #256]	@ (80065b0 <inv_set_hw_smplrt_dmp_odrs+0x138>)
 80064b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80064b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80064b6:	c303      	stmia	r3!, {r0, r1}
 80064b8:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED,      INV_SENSOR_WAKEUP_GYRO          },
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_RAW_GYROSCOPE,                      INV_SENSOR_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro3List[] = {
 80064ba:	4b3e      	ldr	r3, [pc, #248]	@ (80065b4 <inv_set_hw_smplrt_dmp_odrs+0x13c>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro4List[] = {
 80064c0:	4a3d      	ldr	r2, [pc, #244]	@ (80065b8 <inv_set_hw_smplrt_dmp_odrs+0x140>)
 80064c2:	f107 0320 	add.w	r3, r7, #32
 80064c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80064c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ                 },
		{ANDROID_SENSOR_WAKEUP_GRAVITY,                     INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ          }
	};
	const MinDelayGenElementT MinDelayGenGyro5List[] = {
 80064cc:	4a3b      	ldr	r2, [pc, #236]	@ (80065bc <inv_set_hw_smplrt_dmp_odrs+0x144>)
 80064ce:	f107 0318 	add.w	r3, r7, #24
 80064d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80064d6:	e883 0003 	stmia.w	r3, {r0, r1}
		{ANDROID_SENSOR_ORIENTATION,                        INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ         },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ         }
	};
	const MinDelayGenElementT MinDelayGenCpass2List[] = {
 80064da:	4b39      	ldr	r3, [pc, #228]	@ (80065c0 <inv_set_hw_smplrt_dmp_odrs+0x148>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	617b      	str	r3, [r7, #20]
		{ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED,        INV_SENSOR_COMPASS              },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED,	INV_SENSOR_WAKEUP_COMPASS       }
	};
	const MinDelayGenElementT MinDelayGenCpass3List[] = {
 80064e0:	4b38      	ldr	r3, [pc, #224]	@ (80065c4 <inv_set_hw_smplrt_dmp_odrs+0x14c>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	613b      	str	r3, [r7, #16]
		{ANDROID_SENSOR_GEOMAGNETIC_FIELD,                  INV_SENSOR_CALIB_COMPASS        },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD,              INV_SENSOR_WAKEUP_CALIB_COMPASS }
	};
	const MinDelayGenElementT MinDelayGenPressure2List[] = {
 80064e6:	4b2e      	ldr	r3, [pc, #184]	@ (80065a0 <inv_set_hw_smplrt_dmp_odrs+0x128>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	60fb      	str	r3, [r7, #12]
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	
	// Engine ACCEL Based
	minDly_accel = getMinDlyAccel(s);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f7ff fdab 	bl	8006048 <getMinDlyAccel>
 80064f2:	4603      	mov	r3, r0
 80064f4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

	// Engine Gyro Based
	minDly_gyro  = getMinDlyGyro(s);
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f7ff fe43 	bl	8006184 <getMinDlyGyro>
 80064fe:	4603      	mov	r3, r0
 8006500:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

	// Engine Cpass Based	
	minDly_cpass = getMinDlyCompass(s);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f7ff fe9f 	bl	8006248 <getMinDlyCompass>
 800650a:	4603      	mov	r3, r0
 800650c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

	// Engine Pressure Based	
	minDly_pressure	=	MinDelayGen	(s, MinDelayGenPressureList);
 8006510:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8006514:	2202      	movs	r2, #2
 8006516:	4619      	mov	r1, r3
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f7ff fd09 	bl	8005f30 <MinDelayGenActual>
 800651e:	4603      	mov	r3, r0
 8006520:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	// get min delay of all enabled sensors of all sensor engine groups
	minDly = min(minDly_gyro, minDly_accel);
 8006524:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 8006528:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800652c:	4293      	cmp	r3, r2
 800652e:	bf28      	it	cs
 8006530:	4613      	movcs	r3, r2
 8006532:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_cpass);
 8006536:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 800653a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800653e:	4293      	cmp	r3, r2
 8006540:	bf28      	it	cs
 8006542:	4613      	movcs	r3, r2
 8006544:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_pressure);
 8006548:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 800654c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006550:	4293      	cmp	r3, r2
 8006552:	bf28      	it	cs
 8006554:	4613      	movcs	r3, r2
 8006556:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	
	// switch between low power and low noise at 500Hz boundary
	if (minDly != 0xFFFF) {
 800655a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800655e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006562:	4293      	cmp	r3, r2
 8006564:	d030      	beq.n	80065c8 <inv_set_hw_smplrt_dmp_odrs+0x150>
		// above 500Hz boundary, force LN mode
		if (minDly==1) {
 8006566:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800656a:	2b01      	cmp	r3, #1
 800656c:	d10b      	bne.n	8006586 <inv_set_hw_smplrt_dmp_odrs+0x10e>
			if (s->base_state.chip_lp_ln_mode == CHIP_LOW_POWER_ICM20948) {
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	7e5b      	ldrb	r3, [r3, #25]
 8006572:	2b01      	cmp	r3, #1
 8006574:	d134      	bne.n	80065e0 <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 1;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2201      	movs	r2, #1
 800657a:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_low_noise_mode(s);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f001 fdf5 	bl	800816e <inv_icm20948_enter_low_noise_mode>
 8006584:	e02c      	b.n	80065e0 <inv_set_hw_smplrt_dmp_odrs+0x168>
			}
		} else { // below 500 Hz boundary, go back to originally requested mode
			if (s->go_back_lp_when_odr_low) {
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 800658c:	2b00      	cmp	r3, #0
 800658e:	d027      	beq.n	80065e0 <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 0;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_duty_cycle_mode(s);
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f001 fdd3 	bl	8008144 <inv_icm20948_enter_duty_cycle_mode>
 800659e:	e01f      	b.n	80065e0 <inv_set_hw_smplrt_dmp_odrs+0x168>
 80065a0:	0801b068 	.word	0x0801b068
 80065a4:	0801b06c 	.word	0x0801b06c
 80065a8:	0801b078 	.word	0x0801b078
 80065ac:	0801b07c 	.word	0x0801b07c
 80065b0:	0801b088 	.word	0x0801b088
 80065b4:	0801b094 	.word	0x0801b094
 80065b8:	0801b098 	.word	0x0801b098
 80065bc:	0801b0a4 	.word	0x0801b0a4
 80065c0:	0801b0ac 	.word	0x0801b0ac
 80065c4:	0801b0b0 	.word	0x0801b0b0
			}	
		}
	} else // all sensors are turned OFF, force originally requested mode
	{
		if (s->go_back_lp_when_odr_low) {
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d006      	beq.n	80065e0 <inv_set_hw_smplrt_dmp_odrs+0x168>
			s->go_back_lp_when_odr_low = 0;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
			inv_icm20948_enter_duty_cycle_mode(s);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f001 fdb2 	bl	8008144 <inv_icm20948_enter_duty_cycle_mode>
		}
	}
	
	if (minDly_accel != 0xFFFF)    minDly_accel = minDly;
 80065e0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80065e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d003      	beq.n	80065f4 <inv_set_hw_smplrt_dmp_odrs+0x17c>
 80065ec:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80065f0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
	if (minDly_gyro  != 0xFFFF)    minDly_gyro  = minDly;
 80065f4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80065f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d003      	beq.n	8006608 <inv_set_hw_smplrt_dmp_odrs+0x190>
 8006600:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006604:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	if (minDly_cpass != 0xFFFF)    minDly_cpass = minDly;
 8006608:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800660c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006610:	4293      	cmp	r3, r2
 8006612:	d003      	beq.n	800661c <inv_set_hw_smplrt_dmp_odrs+0x1a4>
 8006614:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006618:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 800661c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006620:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006624:	4293      	cmp	r3, r2
 8006626:	d003      	beq.n	8006630 <inv_set_hw_smplrt_dmp_odrs+0x1b8>
 8006628:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800662c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	if (s->bac_request != 0) {
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006636:	2b00      	cmp	r3, #0
 8006638:	d035      	beq.n	80066a6 <inv_set_hw_smplrt_dmp_odrs+0x22e>
		unsigned short lBACMinDly = min(INV_ODR_DEFAULT_BAC, minDly_accel);
 800663a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800663e:	2b12      	cmp	r3, #18
 8006640:	bf28      	it	cs
 8006642:	2312      	movcs	r3, #18
 8006644:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		// estimate closest decimator value to have 56Hz multiple and apply it
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 8006648:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800664c:	4618      	mov	r0, r3
 800664e:	f000 f9d3 	bl	80069f8 <get_multiple_56_rate>
 8006652:	4603      	mov	r3, r0
 8006654:	461a      	mov	r2, r3
 8006656:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800665a:	fb93 f3f2 	sdiv	r3, r3, r2
 800665e:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 8006662:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006666:	4618      	mov	r0, r3
 8006668:	f000 f9c6 	bl	80069f8 <get_multiple_56_rate>
 800666c:	4603      	mov	r3, r0
 800666e:	4619      	mov	r1, r3
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f004 fbc7 	bl	800ae04 <dmp_icm20948_set_bac_rate>
		minDly_accel = lBACMinDly;
 8006676:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800667a:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800667e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006682:	4618      	mov	r0, r3
 8006684:	f7ff fcc2 	bl	800600c <SampleRateDividerGet>
 8006688:	4603      	mov	r3, r0
 800668a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lBACMinDly, hw_smplrt_divider, INV_SENSOR_ACTIVITY_CLASSIFIER);
 800668e:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006692:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 8006696:	230d      	movs	r3, #13
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f7ff fc77 	bl	8005f8c <DividerRateSet>
 800669e:	4602      	mov	r2, r0
 80066a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066a2:	4313      	orrs	r3, r2
 80066a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}
	if (s->b2s_status != 0) {
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d035      	beq.n	800671c <inv_set_hw_smplrt_dmp_odrs+0x2a4>
		unsigned short lB2SMinDly = min(INV_ODR_DEFAULT_B2S, minDly_accel);
 80066b0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80066b4:	2b12      	cmp	r3, #18
 80066b6:	bf28      	it	cs
 80066b8:	2312      	movcs	r3, #18
 80066ba:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 80066be:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80066c2:	4618      	mov	r0, r3
 80066c4:	f000 f998 	bl	80069f8 <get_multiple_56_rate>
 80066c8:	4603      	mov	r3, r0
 80066ca:	461a      	mov	r2, r3
 80066cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80066d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80066d4:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		dmp_icm20948_set_b2s_rate(s, get_multiple_56_rate(lB2SMinDly));
 80066d8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80066dc:	4618      	mov	r0, r3
 80066de:	f000 f98b 	bl	80069f8 <get_multiple_56_rate>
 80066e2:	4603      	mov	r3, r0
 80066e4:	4619      	mov	r1, r3
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f004 fbd7 	bl	800ae9a <dmp_icm20948_set_b2s_rate>
		minDly_accel = lB2SMinDly;
 80066ec:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80066f0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 80066f4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80066f8:	4618      	mov	r0, r3
 80066fa:	f7ff fc87 	bl	800600c <SampleRateDividerGet>
 80066fe:	4603      	mov	r3, r0
 8006700:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lB2SMinDly, hw_smplrt_divider, INV_SENSOR_BRING_TO_SEE);
 8006704:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006708:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 800670c:	230f      	movs	r3, #15
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7ff fc3c 	bl	8005f8c <DividerRateSet>
 8006714:	4602      	mov	r2, r0
 8006716:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006718:	4313      	orrs	r3, r2
 800671a:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// set odrs for each enabled sensors

	// Engine ACCEL Based
	if (minDly_accel != 0xFFFF)	{ // 0xFFFF -- none accel based sensor enable
 800671c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006720:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006724:	4293      	cmp	r3, r2
 8006726:	d06d      	beq.n	8006804 <inv_set_hw_smplrt_dmp_odrs+0x38c>
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 8006728:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800672c:	4618      	mov	r0, r3
 800672e:	f7ff fc6d 	bl	800600c <SampleRateDividerGet>
 8006732:	4603      	mov	r3, r0
 8006734:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8b3 3236 	ldrh.w	r3, [r3, #566]	@ 0x236
 800673e:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006742:	429a      	cmp	r2, r3
 8006744:	d025      	beq.n	8006792 <inv_set_hw_smplrt_dmp_odrs+0x31a>
			
			result |= inv_icm20948_ctrl_set_accel_quaternion_gain(s, hw_smplrt_divider);
 8006746:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800674a:	4619      	mov	r1, r3
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f001 f9c5 	bl	8007adc <inv_icm20948_ctrl_set_accel_quaternion_gain>
 8006752:	4602      	mov	r2, r0
 8006754:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006756:	4313      	orrs	r3, r2
 8006758:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 800675a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800675e:	4619      	mov	r1, r3
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f001 fa0d 	bl	8007b80 <inv_icm20948_ctrl_set_accel_cal_params>
 8006766:	4602      	mov	r2, r0
 8006768:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800676a:	4313      	orrs	r3, r2
 800676c:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 800676e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006772:	3b01      	subs	r3, #1
 8006774:	b29b      	uxth	r3, r3
 8006776:	b21b      	sxth	r3, r3
 8006778:	4619      	mov	r1, r3
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f001 fee0 	bl	8008540 <inv_icm20948_set_accel_divider>
 8006780:	4602      	mov	r2, r0
 8006782:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006784:	4313      	orrs	r3, r2
 8006786:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerAcc = hw_smplrt_divider;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800678e:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel2List), hw_smplrt_divider, INV_SENSOR_ACCEL);
 8006792:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006796:	2205      	movs	r2, #5
 8006798:	4619      	mov	r1, r3
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7ff fbc8 	bl	8005f30 <MinDelayGenActual>
 80067a0:	4603      	mov	r3, r0
 80067a2:	4619      	mov	r1, r3
 80067a4:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80067a8:	2300      	movs	r3, #0
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7ff fbee 	bl	8005f8c <DividerRateSet>
 80067b0:	4602      	mov	r2, r0
 80067b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067b4:	4313      	orrs	r3, r2
 80067b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel3List), hw_smplrt_divider, INV_SENSOR_GEOMAG);
 80067b8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80067bc:	2202      	movs	r2, #2
 80067be:	4619      	mov	r1, r3
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f7ff fbb5 	bl	8005f30 <MinDelayGenActual>
 80067c6:	4603      	mov	r3, r0
 80067c8:	4619      	mov	r1, r3
 80067ca:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80067ce:	2307      	movs	r3, #7
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f7ff fbdb 	bl	8005f8c <DividerRateSet>
 80067d6:	4602      	mov	r2, r0
 80067d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067da:	4313      	orrs	r3, r2
 80067dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel4List), hw_smplrt_divider, INV_SENSOR_STEP_COUNTER);
 80067de:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80067e2:	2205      	movs	r2, #5
 80067e4:	4619      	mov	r1, r3
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f7ff fba2 	bl	8005f30 <MinDelayGenActual>
 80067ec:	4603      	mov	r3, r0
 80067ee:	4619      	mov	r1, r3
 80067f0:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80067f4:	230c      	movs	r3, #12
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f7ff fbc8 	bl	8005f8c <DividerRateSet>
 80067fc:	4602      	mov	r2, r0
 80067fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006800:	4313      	orrs	r3, r2
 8006802:	66fb      	str	r3, [r7, #108]	@ 0x6c
		
	}

	// Engine Gyro Based
	if (minDly_gyro != 0xFFFF) { // 0xFFFF -- none gyro based sensor enable
 8006804:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006808:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800680c:	4293      	cmp	r3, r2
 800680e:	d06c      	beq.n	80068ea <inv_set_hw_smplrt_dmp_odrs+0x472>
		hw_smplrt_divider = SampleRateDividerGet(minDly_gyro);
 8006810:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006814:	4618      	mov	r0, r3
 8006816:	f7ff fbf9 	bl	800600c <SampleRateDividerGet>
 800681a:	4603      	mov	r3, r0
 800681c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 8006826:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800682a:	429a      	cmp	r2, r3
 800682c:	d011      	beq.n	8006852 <inv_set_hw_smplrt_dmp_odrs+0x3da>
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 800682e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006832:	b2db      	uxtb	r3, r3
 8006834:	3b01      	subs	r3, #1
 8006836:	b2db      	uxtb	r3, r3
 8006838:	4619      	mov	r1, r3
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f001 fe3a 	bl	80084b4 <inv_icm20948_set_gyro_divider>
 8006840:	4602      	mov	r2, r0
 8006842:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006844:	4313      	orrs	r3, r2
 8006846:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerGyr = hw_smplrt_divider;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800684e:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro2List), hw_smplrt_divider, INV_SENSOR_GYRO);
 8006852:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006856:	2205      	movs	r2, #5
 8006858:	4619      	mov	r1, r3
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f7ff fb68 	bl	8005f30 <MinDelayGenActual>
 8006860:	4603      	mov	r3, r0
 8006862:	4619      	mov	r1, r3
 8006864:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006868:	2301      	movs	r3, #1
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f7ff fb8e 	bl	8005f8c <DividerRateSet>
 8006870:	4602      	mov	r2, r0
 8006872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006874:	4313      	orrs	r3, r2
 8006876:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro3List), hw_smplrt_divider, INV_SENSOR_CALIB_GYRO);
 8006878:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800687c:	2202      	movs	r2, #2
 800687e:	4619      	mov	r1, r3
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f7ff fb55 	bl	8005f30 <MinDelayGenActual>
 8006886:	4603      	mov	r3, r0
 8006888:	4619      	mov	r1, r3
 800688a:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800688e:	230a      	movs	r3, #10
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f7ff fb7b 	bl	8005f8c <DividerRateSet>
 8006896:	4602      	mov	r2, r0
 8006898:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800689a:	4313      	orrs	r3, r2
 800689c:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro4List), hw_smplrt_divider, INV_SENSOR_SIXQ);
 800689e:	f107 0320 	add.w	r3, r7, #32
 80068a2:	2206      	movs	r2, #6
 80068a4:	4619      	mov	r1, r3
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f7ff fb42 	bl	8005f30 <MinDelayGenActual>
 80068ac:	4603      	mov	r3, r0
 80068ae:	4619      	mov	r1, r3
 80068b0:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80068b4:	2305      	movs	r3, #5
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f7ff fb68 	bl	8005f8c <DividerRateSet>
 80068bc:	4602      	mov	r2, r0
 80068be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068c0:	4313      	orrs	r3, r2
 80068c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro5List), hw_smplrt_divider, INV_SENSOR_NINEQ);
 80068c4:	f107 0318 	add.w	r3, r7, #24
 80068c8:	2204      	movs	r2, #4
 80068ca:	4619      	mov	r1, r3
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f7ff fb2f 	bl	8005f30 <MinDelayGenActual>
 80068d2:	4603      	mov	r3, r0
 80068d4:	4619      	mov	r1, r3
 80068d6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80068da:	2306      	movs	r3, #6
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f7ff fb55 	bl	8005f8c <DividerRateSet>
 80068e2:	4602      	mov	r2, r0
 80068e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068e6:	4313      	orrs	r3, r2
 80068e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// Engine Cpass and Pressure Based	
	if ((minDly_cpass != 0xFFFF) || (minDly_pressure != 0xFFFF)) {
 80068ea:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80068ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d105      	bne.n	8006902 <inv_set_hw_smplrt_dmp_odrs+0x48a>
 80068f6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80068fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80068fe:	4293      	cmp	r3, r2
 8006900:	d075      	beq.n	80069ee <inv_set_hw_smplrt_dmp_odrs+0x576>
		unsigned int lI2cEffectiveDivider = 0;
 8006902:	2300      	movs	r3, #0
 8006904:	60bb      	str	r3, [r7, #8]

		// if compass or pressure are alone, compute 1st stage divider, otherwise it will be taken from accel or gyro
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 8006906:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800690a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800690e:	4293      	cmp	r3, r2
 8006910:	d10d      	bne.n	800692e <inv_set_hw_smplrt_dmp_odrs+0x4b6>
 8006912:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006916:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800691a:	4293      	cmp	r3, r2
 800691c:	d107      	bne.n	800692e <inv_set_hw_smplrt_dmp_odrs+0x4b6>
			hw_smplrt_divider = SampleRateDividerGet(minDly);
 800691e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006922:	4618      	mov	r0, r3
 8006924:	f7ff fb72 	bl	800600c <SampleRateDividerGet>
 8006928:	4603      	mov	r3, r0
 800692a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		// Apply compass or pressure ODR to I2C and get effective ODR
		// so that 2nd level of divider can take into account real frequency we can expect
		// to determine its divider value
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 800692e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006932:	f107 0208 	add.w	r2, r7, #8
 8006936:	4619      	mov	r1, r3
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f7ff fab5 	bl	8005ea8 <inv_icm20948_secondary_set_odr>
 800693e:	4602      	mov	r2, r0
 8006940:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006942:	4313      	orrs	r3, r2
 8006944:	66fb      	str	r3, [r7, #108]	@ 0x6c

		// if compass or pressure are alone, recompute 1st stage divider based on configured divider for I2C
		// otherwise divider is taken from accel or gyro, so there is no need to recompute effective divider value
		// based on the divider we just applied
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 8006946:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800694a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800694e:	4293      	cmp	r3, r2
 8006950:	d108      	bne.n	8006964 <inv_set_hw_smplrt_dmp_odrs+0x4ec>
 8006952:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006956:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800695a:	4293      	cmp	r3, r2
 800695c:	d102      	bne.n	8006964 <inv_set_hw_smplrt_dmp_odrs+0x4ec>
			hw_smplrt_divider = lI2cEffectiveDivider;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (minDly_cpass != 0xFFFF) {
 8006964:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006968:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800696c:	4293      	cmp	r3, r2
 800696e:	d025      	beq.n	80069bc <inv_set_hw_smplrt_dmp_odrs+0x544>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass2List), hw_smplrt_divider, INV_SENSOR_COMPASS);
 8006970:	f107 0314 	add.w	r3, r7, #20
 8006974:	2202      	movs	r2, #2
 8006976:	4619      	mov	r1, r3
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f7ff fad9 	bl	8005f30 <MinDelayGenActual>
 800697e:	4603      	mov	r3, r0
 8006980:	4619      	mov	r1, r3
 8006982:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006986:	2303      	movs	r3, #3
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f7ff faff 	bl	8005f8c <DividerRateSet>
 800698e:	4602      	mov	r2, r0
 8006990:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006992:	4313      	orrs	r3, r2
 8006994:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass3List), hw_smplrt_divider, INV_SENSOR_CALIB_COMPASS);
 8006996:	f107 0310 	add.w	r3, r7, #16
 800699a:	2202      	movs	r2, #2
 800699c:	4619      	mov	r1, r3
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f7ff fac6 	bl	8005f30 <MinDelayGenActual>
 80069a4:	4603      	mov	r3, r0
 80069a6:	4619      	mov	r1, r3
 80069a8:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80069ac:	230b      	movs	r3, #11
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7ff faec 	bl	8005f8c <DividerRateSet>
 80069b4:	4602      	mov	r2, r0
 80069b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069b8:	4313      	orrs	r3, r2
 80069ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
		}

		if (minDly_pressure != 0xFFFF)
 80069bc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80069c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d012      	beq.n	80069ee <inv_set_hw_smplrt_dmp_odrs+0x576>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenPressure2List), hw_smplrt_divider, INV_SENSOR_PRESSURE);
 80069c8:	f107 030c 	add.w	r3, r7, #12
 80069cc:	2202      	movs	r2, #2
 80069ce:	4619      	mov	r1, r3
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7ff faad 	bl	8005f30 <MinDelayGenActual>
 80069d6:	4603      	mov	r3, r0
 80069d8:	4619      	mov	r1, r3
 80069da:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80069de:	2309      	movs	r3, #9
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f7ff fad3 	bl	8005f8c <DividerRateSet>
 80069e6:	4602      	mov	r2, r0
 80069e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069ea:	4313      	orrs	r3, r2
 80069ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	return result;
 80069ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3770      	adds	r7, #112	@ 0x70
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <get_multiple_56_rate>:

static short get_multiple_56_rate(unsigned short delayInMs)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	4603      	mov	r3, r0
 8006a00:	80fb      	strh	r3, [r7, #6]
	short lfreq = 0;
 8006a02:	2300      	movs	r3, #0
 8006a04:	81fb      	strh	r3, [r7, #14]

	// > 1KHz
	if( delayInMs < 2 ){
 8006a06:	88fb      	ldrh	r3, [r7, #6]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d803      	bhi.n	8006a14 <get_multiple_56_rate+0x1c>
	lfreq = DMP_ALGO_FREQ_900;
 8006a0c:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8006a10:	81fb      	strh	r3, [r7, #14]
 8006a12:	e020      	b.n	8006a56 <get_multiple_56_rate+0x5e>
	}
	// 225Hz - 500Hz
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 8006a14:	88fb      	ldrh	r3, [r7, #6]
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d906      	bls.n	8006a28 <get_multiple_56_rate+0x30>
 8006a1a:	88fb      	ldrh	r3, [r7, #6]
 8006a1c:	2b03      	cmp	r3, #3
 8006a1e:	d803      	bhi.n	8006a28 <get_multiple_56_rate+0x30>
	lfreq = DMP_ALGO_FREQ_450;
 8006a20:	f44f 73e1 	mov.w	r3, #450	@ 0x1c2
 8006a24:	81fb      	strh	r3, [r7, #14]
 8006a26:	e016      	b.n	8006a56 <get_multiple_56_rate+0x5e>
	}
	// 112Hz - 225Hz
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 8006a28:	88fb      	ldrh	r3, [r7, #6]
 8006a2a:	2b03      	cmp	r3, #3
 8006a2c:	d905      	bls.n	8006a3a <get_multiple_56_rate+0x42>
 8006a2e:	88fb      	ldrh	r3, [r7, #6]
 8006a30:	2b07      	cmp	r3, #7
 8006a32:	d802      	bhi.n	8006a3a <get_multiple_56_rate+0x42>
	lfreq = DMP_ALGO_FREQ_225;
 8006a34:	23e1      	movs	r3, #225	@ 0xe1
 8006a36:	81fb      	strh	r3, [r7, #14]
 8006a38:	e00d      	b.n	8006a56 <get_multiple_56_rate+0x5e>
	}
	// 56Hz - 112Hz
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 8006a3a:	88fb      	ldrh	r3, [r7, #6]
 8006a3c:	2b07      	cmp	r3, #7
 8006a3e:	d905      	bls.n	8006a4c <get_multiple_56_rate+0x54>
 8006a40:	88fb      	ldrh	r3, [r7, #6]
 8006a42:	2b10      	cmp	r3, #16
 8006a44:	d802      	bhi.n	8006a4c <get_multiple_56_rate+0x54>
	lfreq = DMP_ALGO_FREQ_112;
 8006a46:	2370      	movs	r3, #112	@ 0x70
 8006a48:	81fb      	strh	r3, [r7, #14]
 8006a4a:	e004      	b.n	8006a56 <get_multiple_56_rate+0x5e>
	}
	// < 56Hz
	else if(delayInMs >= 17){
 8006a4c:	88fb      	ldrh	r3, [r7, #6]
 8006a4e:	2b10      	cmp	r3, #16
 8006a50:	d901      	bls.n	8006a56 <get_multiple_56_rate+0x5e>
	lfreq = DMP_ALGO_FREQ_56;
 8006a52:	2338      	movs	r3, #56	@ 0x38
 8006a54:	81fb      	strh	r3, [r7, #14]
	}
	
	return lfreq;
 8006a56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
	...

08006a68 <inv_icm20948_set_odr>:

int inv_icm20948_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 8006a68:	b590      	push	{r4, r7, lr}
 8006a6a:	b085      	sub	sp, #20
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	460b      	mov	r3, r1
 8006a72:	70fb      	strb	r3, [r7, #3]
 8006a74:	4613      	mov	r3, r2
 8006a76:	803b      	strh	r3, [r7, #0]
	int result;

	if(sensor_needs_compass(androidSensor))
 8006a78:	78fb      	ldrb	r3, [r7, #3]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f001 f97c 	bl	8007d78 <sensor_needs_compass>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d008      	beq.n	8006a98 <inv_icm20948_set_odr+0x30>
		if(!inv_icm20948_get_compass_availability(s))
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f001 fcd4 	bl	8008434 <inv_icm20948_get_compass_availability>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d102      	bne.n	8006a98 <inv_icm20948_set_odr+0x30>
			return -1;
 8006a92:	f04f 33ff 	mov.w	r3, #4294967295
 8006a96:	e1d6      	b.n	8006e46 <inv_icm20948_set_odr+0x3de>
	
	//check if sensor is bac algo dependant
	if(sensor_needs_bac_algo(androidSensor)) {
 8006a98:	78fb      	ldrb	r3, [r7, #3]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f001 f992 	bl	8007dc4 <sensor_needs_bac_algo>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d001      	beq.n	8006aaa <inv_icm20948_set_odr+0x42>
		// set odr for sensors using BAC (1/56)
		delayInMs = INV_ODR_DEFAULT_BAC;
 8006aa6:	2312      	movs	r3, #18
 8006aa8:	803b      	strh	r3, [r7, #0]
	}
	
	inv_icm20948_prevent_lpen_control(s);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f001 f9b0 	bl	8007e10 <inv_icm20948_prevent_lpen_control>

	// check that requested ODR is within the allowed limits
	if (delayInMs < s->inv_androidSensorsOdr_boundaries[androidSensor][0]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][0];
 8006ab0:	78fa      	ldrb	r2, [r7, #3]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	325a      	adds	r2, #90	@ 0x5a
 8006ab6:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8006aba:	883a      	ldrh	r2, [r7, #0]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d205      	bcs.n	8006acc <inv_icm20948_set_odr+0x64>
 8006ac0:	78fa      	ldrb	r2, [r7, #3]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	325a      	adds	r2, #90	@ 0x5a
 8006ac6:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8006aca:	803b      	strh	r3, [r7, #0]
	if (delayInMs > s->inv_androidSensorsOdr_boundaries[androidSensor][1]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][1];
 8006acc:	78fb      	ldrb	r3, [r7, #3]
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4413      	add	r3, r2
 8006ad4:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8006ad8:	883a      	ldrh	r2, [r7, #0]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d906      	bls.n	8006aec <inv_icm20948_set_odr+0x84>
 8006ade:	78fb      	ldrb	r3, [r7, #3]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	4413      	add	r3, r2
 8006ae6:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8006aea:	803b      	strh	r3, [r7, #0]
	switch (androidSensor) {
 8006aec:	78fb      	ldrb	r3, [r7, #3]
 8006aee:	2b30      	cmp	r3, #48	@ 0x30
 8006af0:	f200 818e 	bhi.w	8006e10 <inv_icm20948_set_odr+0x3a8>
 8006af4:	a201      	add	r2, pc, #4	@ (adr r2, 8006afc <inv_icm20948_set_odr+0x94>)
 8006af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006afa:	bf00      	nop
 8006afc:	08006e11 	.word	0x08006e11
 8006b00:	08006bc1 	.word	0x08006bc1
 8006b04:	08006d27 	.word	0x08006d27
 8006b08:	08006cf3 	.word	0x08006cf3
 8006b0c:	08006cc7 	.word	0x08006cc7
 8006b10:	08006d31 	.word	0x08006d31
 8006b14:	08006df3 	.word	0x08006df3
 8006b18:	08006e11 	.word	0x08006e11
 8006b1c:	08006de9 	.word	0x08006de9
 8006b20:	08006cd1 	.word	0x08006cd1
 8006b24:	08006cd1 	.word	0x08006cd1
 8006b28:	08006cf3 	.word	0x08006cf3
 8006b2c:	08006e11 	.word	0x08006e11
 8006b30:	08006e11 	.word	0x08006e11
 8006b34:	08006d1d 	.word	0x08006d1d
 8006b38:	08006cd1 	.word	0x08006cd1
 8006b3c:	08006c57 	.word	0x08006c57
 8006b40:	08006d45 	.word	0x08006d45
 8006b44:	08006c31 	.word	0x08006c31
 8006b48:	08006c31 	.word	0x08006c31
 8006b4c:	08006c3b 	.word	0x08006c3b
 8006b50:	08006e11 	.word	0x08006e11
 8006b54:	08006d31 	.word	0x08006d31
 8006b58:	08006d3b 	.word	0x08006d3b
 8006b5c:	08006ddf 	.word	0x08006ddf
 8006b60:	08006dab 	.word	0x08006dab
 8006b64:	08006d7f 	.word	0x08006d7f
 8006b68:	08006de9 	.word	0x08006de9
 8006b6c:	08006dfd 	.word	0x08006dfd
 8006b70:	08006d89 	.word	0x08006d89
 8006b74:	08006d89 	.word	0x08006d89
 8006b78:	08006dab 	.word	0x08006dab
 8006b7c:	08006e11 	.word	0x08006e11
 8006b80:	08006e11 	.word	0x08006e11
 8006b84:	08006dd5 	.word	0x08006dd5
 8006b88:	08006d89 	.word	0x08006d89
 8006b8c:	08006d75 	.word	0x08006d75
 8006b90:	08006d45 	.word	0x08006d45
 8006b94:	08006d45 	.word	0x08006d45
 8006b98:	08006d4f 	.word	0x08006d4f
 8006b9c:	08006e11 	.word	0x08006e11
 8006ba0:	08006d61 	.word	0x08006d61
 8006ba4:	08006bf9 	.word	0x08006bf9
 8006ba8:	08006c8f 	.word	0x08006c8f
 8006bac:	08006e11 	.word	0x08006e11
 8006bb0:	08006d6b 	.word	0x08006d6b
 8006bb4:	08006e07 	.word	0x08006e07
 8006bb8:	08006c4d 	.word	0x08006c4d
 8006bbc:	08006e11 	.word	0x08006e11
		case ANDROID_SENSOR_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8006bc0:	212a      	movs	r1, #42	@ 0x2a
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f7ff f999 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00b      	beq.n	8006be6 <inv_icm20948_set_odr+0x17e>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_racc_ms);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8b3 3248 	ldrh.w	r3, [r3, #584]	@ 0x248
 8006bd4:	883a      	ldrh	r2, [r7, #0]
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	bf28      	it	cs
 8006bda:	4613      	movcs	r3, r2
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8006be4:	e003      	b.n	8006bee <inv_icm20948_set_odr+0x186>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	883a      	ldrh	r2, [r7, #0]
 8006bea:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_acc_ms = delayInMs;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	883a      	ldrh	r2, [r7, #0]
 8006bf2:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
			break;
 8006bf6:	e10c      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8006bf8:	2101      	movs	r1, #1
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7ff f97d 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00b      	beq.n	8006c1e <inv_icm20948_set_odr+0x1b6>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_acc_ms);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8006c0c:	883a      	ldrh	r2, [r7, #0]
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	bf28      	it	cs
 8006c12:	4613      	movcs	r3, r2
 8006c14:	b29a      	uxth	r2, r3
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8006c1c:	e003      	b.n	8006c26 <inv_icm20948_set_odr+0x1be>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	883a      	ldrh	r2, [r7, #0]
 8006c22:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_racc_ms = delayInMs;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	883a      	ldrh	r2, [r7, #0]
 8006c2a:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
			break;
 8006c2e:	e0f0      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_STEP_DETECTOR:
		case ANDROID_SENSOR_STEP_COUNTER:
			s->inv_dmp_odr_delays[INV_SENSOR_STEP_COUNTER] = delayInMs;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	883a      	ldrh	r2, [r7, #0]
 8006c34:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e
			break;
 8006c38:	e0eb      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG] = delayInMs;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	883a      	ldrh	r2, [r7, #0]
 8006c3e:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG_cpass] = delayInMs;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	883a      	ldrh	r2, [r7, #0]
 8006c46:	f8a3 212a 	strh.w	r2, [r3, #298]	@ 0x12a
			break;
 8006c4a:	e0e2      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:
			s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER] = delayInMs;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	883a      	ldrh	r2, [r7, #0]
 8006c50:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
			break;
 8006c54:	e0dd      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8006c56:	212b      	movs	r1, #43	@ 0x2b
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f7ff f94e 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00b      	beq.n	8006c7c <inv_icm20948_set_odr+0x214>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_rgyr_ms);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8b3 324c 	ldrh.w	r3, [r3, #588]	@ 0x24c
 8006c6a:	883a      	ldrh	r2, [r7, #0]
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	bf28      	it	cs
 8006c70:	4613      	movcs	r3, r2
 8006c72:	b29a      	uxth	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8006c7a:	e003      	b.n	8006c84 <inv_icm20948_set_odr+0x21c>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	883a      	ldrh	r2, [r7, #0]
 8006c80:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_gyr_ms = delayInMs;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	883a      	ldrh	r2, [r7, #0]
 8006c88:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
			break;
 8006c8c:	e0c1      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_GYROSCOPE:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 8006c8e:	2110      	movs	r1, #16
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f7ff f932 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00b      	beq.n	8006cb4 <inv_icm20948_set_odr+0x24c>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_gyr_ms);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 8006ca2:	883a      	ldrh	r2, [r7, #0]
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	bf28      	it	cs
 8006ca8:	4613      	movcs	r3, r2
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8006cb2:	e003      	b.n	8006cbc <inv_icm20948_set_odr+0x254>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	883a      	ldrh	r2, [r7, #0]
 8006cb8:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_rgyr_ms = delayInMs;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	883a      	ldrh	r2, [r7, #0]
 8006cc0:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c
			break;
 8006cc4:	e0a5      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_GYRO] = delayInMs;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	883a      	ldrh	r2, [r7, #0]
 8006cca:	f8a3 211a 	strh.w	r2, [r3, #282]	@ 0x11a
			break;
 8006cce:	e0a0      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8006cd0:	883a      	ldrh	r2, [r7, #0]
 8006cd2:	78fb      	ldrb	r3, [r7, #3]
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7fd ff44 	bl	8004b64 <inv_icm20948_augmented_sensors_set_odr>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ] = delayInMs;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	883a      	ldrh	r2, [r7, #0]
 8006ce4:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel] = delayInMs;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	883a      	ldrh	r2, [r7, #0]
 8006cec:	f8a3 2126 	strh.w	r2, [r3, #294]	@ 0x126
			break;
 8006cf0:	e08f      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_ORIENTATION:
		case ANDROID_SENSOR_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8006cf2:	883a      	ldrh	r2, [r7, #0]
 8006cf4:	78fb      	ldrb	r3, [r7, #3]
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f7fd ff33 	bl	8004b64 <inv_icm20948_augmented_sensors_set_odr>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ] = delayInMs;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	883a      	ldrh	r2, [r7, #0]
 8006d06:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel] = delayInMs;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	883a      	ldrh	r2, [r7, #0]
 8006d0e:	f8a3 2128 	strh.w	r2, [r3, #296]	@ 0x128
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass] = delayInMs;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	883a      	ldrh	r2, [r7, #0]
 8006d16:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
			break;
 8006d1a:	e07a      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_COMPASS] = delayInMs;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	883a      	ldrh	r2, [r7, #0]
 8006d20:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
			break;
 8006d24:	e075      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_COMPASS] = delayInMs;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	883a      	ldrh	r2, [r7, #0]
 8006d2a:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
			break;
 8006d2e:	e070      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_LIGHT:
		case ANDROID_SENSOR_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_ALS] = delayInMs;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	883a      	ldrh	r2, [r7, #0]
 8006d34:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
			break;
 8006d38:	e06b      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_ACCELEROMETER:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ACCEL] = delayInMs;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	883a      	ldrh	r2, [r7, #0]
 8006d3e:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e
			break;
 8006d42:	e066      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
		case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
		case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_STEP_COUNTER] = delayInMs;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	883a      	ldrh	r2, [r7, #0]
 8006d48:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
			break;
 8006d4c:	e061      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG] = delayInMs;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	883a      	ldrh	r2, [r7, #0]
 8006d52:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG_cpass] = delayInMs;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	883a      	ldrh	r2, [r7, #0]
 8006d5a:	f8a3 214c 	strh.w	r2, [r3, #332]	@ 0x14c
			break;
 8006d5e:	e058      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_TILT_DETECTOR] = delayInMs;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	883a      	ldrh	r2, [r7, #0]
 8006d64:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146
			break;
 8006d68:	e053      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_B2S:
			s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE] = delayInMs;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	883a      	ldrh	r2, [r7, #0]
 8006d6e:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
			break;
 8006d72:	e04e      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GYRO] = delayInMs;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	883a      	ldrh	r2, [r7, #0]
 8006d78:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
			break;
 8006d7c:	e049      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_GYRO] = delayInMs;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	883a      	ldrh	r2, [r7, #0]
 8006d82:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
			break;
 8006d86:	e044      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8006d88:	883a      	ldrh	r2, [r7, #0]
 8006d8a:	78fb      	ldrb	r3, [r7, #3]
 8006d8c:	4619      	mov	r1, r3
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f7fd fee8 	bl	8004b64 <inv_icm20948_augmented_sensors_set_odr>
 8006d94:	4603      	mov	r3, r0
 8006d96:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ] = delayInMs;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	883a      	ldrh	r2, [r7, #0]
 8006d9c:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel] = delayInMs;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	883a      	ldrh	r2, [r7, #0]
 8006da4:	f8a3 2148 	strh.w	r2, [r3, #328]	@ 0x148
			break;
 8006da8:	e033      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8006daa:	883a      	ldrh	r2, [r7, #0]
 8006dac:	78fb      	ldrb	r3, [r7, #3]
 8006dae:	4619      	mov	r1, r3
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f7fd fed7 	bl	8004b64 <inv_icm20948_augmented_sensors_set_odr>
 8006db6:	4603      	mov	r3, r0
 8006db8:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ] = delayInMs;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	883a      	ldrh	r2, [r7, #0]
 8006dbe:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel] = delayInMs;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	883a      	ldrh	r2, [r7, #0]
 8006dc6:	f8a3 214a 	strh.w	r2, [r3, #330]	@ 0x14a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass] = delayInMs;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	883a      	ldrh	r2, [r7, #0]
 8006dce:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e
			break;
 8006dd2:	e01e      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_COMPASS] = delayInMs;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	883a      	ldrh	r2, [r7, #0]
 8006dd8:	f8a3 2132 	strh.w	r2, [r3, #306]	@ 0x132
			break;
 8006ddc:	e019      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_COMPASS] = delayInMs;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	883a      	ldrh	r2, [r7, #0]
 8006de2:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
			break;
 8006de6:	e014      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_LIGHT:
		case ANDROID_SENSOR_WAKEUP_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ALS] = delayInMs;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	883a      	ldrh	r2, [r7, #0]
 8006dec:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
			break;
 8006df0:	e00f      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_PRESSURE] = delayInMs;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	883a      	ldrh	r2, [r7, #0]
 8006df6:	f8a3 2118 	strh.w	r2, [r3, #280]	@ 0x118
			break;
 8006dfa:	e00a      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_PRESSURE] = delayInMs;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	883a      	ldrh	r2, [r7, #0]
 8006e00:	f8a3 213e 	strh.w	r2, [r3, #318]	@ 0x13e
			break;
 8006e04:	e005      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_FLIP_PICKUP:
			s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP] = delayInMs;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	883a      	ldrh	r2, [r7, #0]
 8006e0a:	f8a3 2122 	strh.w	r2, [r3, #290]	@ 0x122
			break;
 8006e0e:	e000      	b.n	8006e12 <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_RELATIVE_HUMIDITY:
		case ANDROID_SENSOR_WAKEUP_HEART_RATE:
			break;

		default:
			break;
 8006e10:	bf00      	nop
	}

	result = inv_set_hw_smplrt_dmp_odrs(s);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7ff fb30 	bl	8006478 <inv_set_hw_smplrt_dmp_odrs>
 8006e18:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f001 fb5f 	bl	80084de <inv_icm20948_get_gyro_divider>
 8006e20:	4603      	mov	r3, r0
 8006e22:	461c      	mov	r4, r3
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f001 fcba 	bl	800879e <inv_icm20948_get_gyro_fullscale>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	4621      	mov	r1, r4
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f001 fbb5 	bl	80085a0 <inv_icm20948_set_gyro_sf>
 8006e36:	4602      	mov	r2, r0
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	60fb      	str	r3, [r7, #12]
	// i.e. If you use: O a 63 [ Press capital O then 'a' then 63 then ENTER]
	// You should get the nearest number to 63 here if you debug  the 'test_odr'  

	//inv_icm20948_ctrl_get_odr( androidSensor, &test_odr );

	inv_icm20948_allow_lpen_control(s);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 fff4 	bl	8007e2c <inv_icm20948_allow_lpen_control>
	return result;
 8006e44:	68fb      	ldr	r3, [r7, #12]
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3714      	adds	r7, #20
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd90      	pop	{r4, r7, pc}
 8006e4e:	bf00      	nop

08006e50 <inv_reGenerate_sensorControl>:

	return result;
}

static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b089      	sub	sp, #36	@ 0x24
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
 8006e5c:	70fb      	strb	r3, [r7, #3]
	short delta;
	int i, cntr;
	unsigned long tmp_androidSensorsOn_mask;

	//check if only header2 still remaining
	if(header2_count)
 8006e5e:	78fb      	ldrb	r3, [r7, #3]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d003      	beq.n	8006e6c <inv_reGenerate_sensorControl+0x1c>
		*sensor_control = HEADER2_SET;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2208      	movs	r2, #8
 8006e68:	801a      	strh	r2, [r3, #0]
 8006e6a:	e002      	b.n	8006e72 <inv_reGenerate_sensorControl+0x22>
	else
		*sensor_control = 0;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 2; i++) {
 8006e72:	2300      	movs	r3, #0
 8006e74:	61fb      	str	r3, [r7, #28]
 8006e76:	e02e      	b.n	8006ed6 <inv_reGenerate_sensorControl+0x86>
		cntr = 32 * i;
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	015b      	lsls	r3, r3, #5
 8006e7c:	61bb      	str	r3, [r7, #24]
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	69fa      	ldr	r2, [r7, #28]
 8006e82:	3258      	adds	r2, #88	@ 0x58
 8006e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e88:	617b      	str	r3, [r7, #20]
		while (tmp_androidSensorsOn_mask) {
 8006e8a:	e01e      	b.n	8006eca <inv_reGenerate_sensorControl+0x7a>
			if (tmp_androidSensorsOn_mask & 1) {
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d013      	beq.n	8006ebe <inv_reGenerate_sensorControl+0x6e>
				delta = sen_num_2_ctrl[cntr];
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	005b      	lsls	r3, r3, #1
 8006e9a:	68ba      	ldr	r2, [r7, #8]
 8006e9c:	4413      	add	r3, r2
 8006e9e:	881b      	ldrh	r3, [r3, #0]
 8006ea0:	827b      	strh	r3, [r7, #18]
				if (delta != -1) *sensor_control |= delta;
 8006ea2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eaa:	d008      	beq.n	8006ebe <inv_reGenerate_sensorControl+0x6e>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	881b      	ldrh	r3, [r3, #0]
 8006eb0:	b21a      	sxth	r2, r3
 8006eb2:	8a7b      	ldrh	r3, [r7, #18]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	b21b      	sxth	r3, r3
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	801a      	strh	r2, [r3, #0]
			}
			tmp_androidSensorsOn_mask >>= 1;
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	085b      	lsrs	r3, r3, #1
 8006ec2:	617b      	str	r3, [r7, #20]
			cntr++;
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	61bb      	str	r3, [r7, #24]
		while (tmp_androidSensorsOn_mask) {
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1dd      	bne.n	8006e8c <inv_reGenerate_sensorControl+0x3c>
	for (i = 0; i < 2; i++) {
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	61fb      	str	r3, [r7, #28]
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	ddcd      	ble.n	8006e78 <inv_reGenerate_sensorControl+0x28>
		}
	}
}
 8006edc:	bf00      	nop
 8006ede:	bf00      	nop
 8006ee0:	3724      	adds	r7, #36	@ 0x24
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <inv_convert_androidSensor_to_control>:
* @param[in] enable non-zero to turn sensor on, 0 to turn sensor off
* @param[in] sen_num_2_ctrl Table matching android sensor number to bits in DMP control register
* @param[in,out] sensor_control Sensor control register to write to DMP to enable/disable sensors
*/
static void inv_convert_androidSensor_to_control(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, const short *sen_num_2_ctrl, unsigned short *sensor_control)
{
 8006eea:	b580      	push	{r7, lr}
 8006eec:	b086      	sub	sp, #24
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	60f8      	str	r0, [r7, #12]
 8006ef2:	607b      	str	r3, [r7, #4]
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	72fb      	strb	r3, [r7, #11]
 8006ef8:	4613      	mov	r3, r2
 8006efa:	72bb      	strb	r3, [r7, #10]
	short delta = 0;
 8006efc:	2300      	movs	r3, #0
 8006efe:	82fb      	strh	r3, [r7, #22]

	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON || androidSensor == ANDROID_SENSOR_FLIP_PICKUP || 
 8006f00:	7afb      	ldrb	r3, [r7, #11]
 8006f02:	2b2f      	cmp	r3, #47	@ 0x2f
 8006f04:	d008      	beq.n	8006f18 <inv_convert_androidSensor_to_control+0x2e>
 8006f06:	7afb      	ldrb	r3, [r7, #11]
 8006f08:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f0a:	d005      	beq.n	8006f18 <inv_convert_androidSensor_to_control+0x2e>
 8006f0c:	7afb      	ldrb	r3, [r7, #11]
 8006f0e:	2b29      	cmp	r3, #41	@ 0x29
 8006f10:	d002      	beq.n	8006f18 <inv_convert_androidSensor_to_control+0x2e>
			androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR || androidSensor == ANDROID_SENSOR_B2S) {
 8006f12:	7afb      	ldrb	r3, [r7, #11]
 8006f14:	2b2d      	cmp	r3, #45	@ 0x2d
 8006f16:	d122      	bne.n	8006f5e <inv_convert_androidSensor_to_control+0x74>
		if (enable) {
 8006f18:	7abb      	ldrb	r3, [r7, #10]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00f      	beq.n	8006f3e <inv_convert_androidSensor_to_control+0x54>
			*sensor_control |= HEADER2_SET;
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	f043 0308 	orr.w	r3, r3, #8
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	6a3b      	ldr	r3, [r7, #32]
 8006f2a:	801a      	strh	r2, [r3, #0]
			//we increment counter
			s->header2_count ++;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8006f32:	3301      	adds	r3, #1
 8006f34:	b2da      	uxtb	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
 8006f3c:	e00f      	b.n	8006f5e <inv_convert_androidSensor_to_control+0x74>
		}
		else {
			s->header2_count --;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8006f44:	3b01      	subs	r3, #1
 8006f46:	b2da      	uxtb	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
			// control has to be regenerated when removing sensors because of overlap
			inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8006f54:	6a3a      	ldr	r2, [r7, #32]
 8006f56:	6879      	ldr	r1, [r7, #4]
 8006f58:	68f8      	ldr	r0, [r7, #12]
 8006f5a:	f7ff ff79 	bl	8006e50 <inv_reGenerate_sensorControl>
		}
	}

	if (androidSensor >= ANDROID_SENSOR_NUM_MAX)
 8006f5e:	7afb      	ldrb	r3, [r7, #11]
 8006f60:	2b2b      	cmp	r3, #43	@ 0x2b
 8006f62:	d84f      	bhi.n	8007004 <inv_convert_androidSensor_to_control+0x11a>
		return; // Sensor not supported

	delta = sen_num_2_ctrl[androidSensor];
 8006f64:	7afb      	ldrb	r3, [r7, #11]
 8006f66:	005b      	lsls	r3, r3, #1
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	82fb      	strh	r3, [r7, #22]
	if (delta == -1)
 8006f70:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f78:	d046      	beq.n	8007008 <inv_convert_androidSensor_to_control+0x11e>
		return; // This sensor not supported

	if (enable) {
 8006f7a:	7abb      	ldrb	r3, [r7, #10]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d020      	beq.n	8006fc2 <inv_convert_androidSensor_to_control+0xd8>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] |= 1L << (androidSensor & 0x1F); // Set bit
 8006f80:	7afb      	ldrb	r3, [r7, #11]
 8006f82:	095b      	lsrs	r3, r3, #5
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	461a      	mov	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	3258      	adds	r2, #88	@ 0x58
 8006f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f90:	7afa      	ldrb	r2, [r7, #11]
 8006f92:	f002 021f 	and.w	r2, r2, #31
 8006f96:	2101      	movs	r1, #1
 8006f98:	fa01 f202 	lsl.w	r2, r1, r2
 8006f9c:	4611      	mov	r1, r2
 8006f9e:	7afa      	ldrb	r2, [r7, #11]
 8006fa0:	0952      	lsrs	r2, r2, #5
 8006fa2:	b2d2      	uxtb	r2, r2
 8006fa4:	4319      	orrs	r1, r3
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	3258      	adds	r2, #88	@ 0x58
 8006faa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*sensor_control |= delta;
 8006fae:	6a3b      	ldr	r3, [r7, #32]
 8006fb0:	881b      	ldrh	r3, [r3, #0]
 8006fb2:	b21a      	sxth	r2, r3
 8006fb4:	8afb      	ldrh	r3, [r7, #22]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	b21b      	sxth	r3, r3
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	6a3b      	ldr	r3, [r7, #32]
 8006fbe:	801a      	strh	r2, [r3, #0]
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
		// control has to be regenerated when removing sensors because of overlap
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
	}

	return;
 8006fc0:	e023      	b.n	800700a <inv_convert_androidSensor_to_control+0x120>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
 8006fc2:	7afb      	ldrb	r3, [r7, #11]
 8006fc4:	095b      	lsrs	r3, r3, #5
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	461a      	mov	r2, r3
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	3258      	adds	r2, #88	@ 0x58
 8006fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fd2:	7afa      	ldrb	r2, [r7, #11]
 8006fd4:	f002 021f 	and.w	r2, r2, #31
 8006fd8:	2101      	movs	r1, #1
 8006fda:	fa01 f202 	lsl.w	r2, r1, r2
 8006fde:	43d2      	mvns	r2, r2
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	7afa      	ldrb	r2, [r7, #11]
 8006fe4:	0952      	lsrs	r2, r2, #5
 8006fe6:	b2d2      	uxtb	r2, r2
 8006fe8:	4019      	ands	r1, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	3258      	adds	r2, #88	@ 0x58
 8006fee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8006ff8:	6a3a      	ldr	r2, [r7, #32]
 8006ffa:	6879      	ldr	r1, [r7, #4]
 8006ffc:	68f8      	ldr	r0, [r7, #12]
 8006ffe:	f7ff ff27 	bl	8006e50 <inv_reGenerate_sensorControl>
	return;
 8007002:	e002      	b.n	800700a <inv_convert_androidSensor_to_control+0x120>
		return; // Sensor not supported
 8007004:	bf00      	nop
 8007006:	e000      	b.n	800700a <inv_convert_androidSensor_to_control+0x120>
		return; // This sensor not supported
 8007008:	bf00      	nop
}
 800700a:	3718      	adds	r7, #24
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <inv_icm20948_ctrl_enable_sensor>:

int inv_icm20948_ctrl_enable_sensor(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	460b      	mov	r3, r1
 800701a:	70fb      	strb	r3, [r7, #3]
 800701c:	4613      	mov	r3, r2
 800701e:	70bb      	strb	r3, [r7, #2]
	int result = 0;
 8007020:	2300      	movs	r3, #0
 8007022:	60fb      	str	r3, [r7, #12]

	if(sensor_needs_compass(androidSensor))
 8007024:	78fb      	ldrb	r3, [r7, #3]
 8007026:	4618      	mov	r0, r3
 8007028:	f000 fea6 	bl	8007d78 <sensor_needs_compass>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d008      	beq.n	8007044 <inv_icm20948_ctrl_enable_sensor+0x34>
		if(!inv_icm20948_get_compass_availability(s))
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f001 f9fe 	bl	8008434 <inv_icm20948_get_compass_availability>
 8007038:	4603      	mov	r3, r0
 800703a:	2b00      	cmp	r3, #0
 800703c:	d102      	bne.n	8007044 <inv_icm20948_ctrl_enable_sensor+0x34>
			return -1;
 800703e:	f04f 33ff 	mov.w	r3, #4294967295
 8007042:	e022      	b.n	800708a <inv_icm20948_ctrl_enable_sensor+0x7a>

	inv_icm20948_prevent_lpen_control(s);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 fee3 	bl	8007e10 <inv_icm20948_prevent_lpen_control>
	if( s->mems_put_to_sleep ) {
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 8007050:	2b00      	cmp	r3, #0
 8007052:	d00a      	beq.n	800706a <inv_icm20948_ctrl_enable_sensor+0x5a>
		s->mems_put_to_sleep = 0;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
		result |= inv_icm20948_wakeup_mems(s);
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 ffb9 	bl	8007fd4 <inv_icm20948_wakeup_mems>
 8007062:	4602      	mov	r2, r0
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]
	}
	result |= inv_enable_sensor_internal(s, androidSensor, enable, &s->mems_put_to_sleep);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f503 730f 	add.w	r3, r3, #572	@ 0x23c
 8007070:	78ba      	ldrb	r2, [r7, #2]
 8007072:	78f9      	ldrb	r1, [r7, #3]
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f80d 	bl	8007094 <inv_enable_sensor_internal>
 800707a:	4602      	mov	r2, r0
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	4313      	orrs	r3, r2
 8007080:	60fb      	str	r3, [r7, #12]
	inv_icm20948_allow_lpen_control(s);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f000 fed2 	bl	8007e2c <inv_icm20948_allow_lpen_control>
	return result;
 8007088:	68fb      	ldr	r3, [r7, #12]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3710      	adds	r7, #16
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
	...

08007094 <inv_enable_sensor_internal>:

static int inv_enable_sensor_internal(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, char * mems_put_to_sleep)
{
 8007094:	b590      	push	{r4, r7, lr}
 8007096:	b0a1      	sub	sp, #132	@ 0x84
 8007098:	af02      	add	r7, sp, #8
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	607b      	str	r3, [r7, #4]
 800709e:	460b      	mov	r3, r1
 80070a0:	72fb      	strb	r3, [r7, #11]
 80070a2:	4613      	mov	r3, r2
 80070a4:	72bb      	strb	r3, [r7, #10]
	int result = 0;
 80070a6:	2300      	movs	r3, #0
 80070a8:	677b      	str	r3, [r7, #116]	@ 0x74
	unsigned short inv_event_control = 0;
 80070aa:	2300      	movs	r3, #0
 80070ac:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	unsigned short data_rdy_status = 0;
 80070b0:	2300      	movs	r3, #0
 80070b2:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	unsigned long steps=0;
 80070b6:	2300      	movs	r3, #0
 80070b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 80070ba:	4aa3      	ldr	r2, [pc, #652]	@ (8007348 <inv_enable_sensor_internal+0x2b4>)
 80070bc:	f107 0314 	add.w	r3, r7, #20
 80070c0:	4611      	mov	r1, r2
 80070c2:	2258      	movs	r2, #88	@ 0x58
 80070c4:	4618      	mov	r0, r3
 80070c6:	f00e fcc5 	bl	8015a54 <memcpy>
		-1,		// ANDROID_SENSOR_WAKEUP_HEART_RATE,
		0,		// ANDROID_SENSOR_WAKEUP_TILT_DETECTOR,
		0x8008, // Raw Acc
		0x4048, // Raw Gyr
	};
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 80070ca:	7abb      	ldrb	r3, [r7, #10]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d012      	beq.n	80070f6 <inv_enable_sensor_internal+0x62>
 80070d0:	7afb      	ldrb	r3, [r7, #11]
 80070d2:	4619      	mov	r1, r3
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f7fe ff10 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d10a      	bne.n	80070f6 <inv_enable_sensor_internal+0x62>
		s->skip_sample[inv_icm20948_sensor_android_2_sensor_type(androidSensor)] = 1;
 80070e0:	7afb      	ldrb	r3, [r7, #11]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f005 fd8c 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 80070e8:	4603      	mov	r3, r0
 80070ea:	461a      	mov	r2, r3
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	4413      	add	r3, r2
 80070f0:	2201      	movs	r2, #1
 80070f2:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac
		
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 80070f6:	7afb      	ldrb	r3, [r7, #11]
 80070f8:	2b11      	cmp	r3, #17
 80070fa:	d11c      	bne.n	8007136 <inv_enable_sensor_internal+0xa2>
		if (enable) {
 80070fc:	7abb      	ldrb	r3, [r7, #10]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00d      	beq.n	800711e <inv_enable_sensor_internal+0x8a>
			s->smd_status = INV_SMD_EN;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007108:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request ++;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8007112:	3301      	adds	r3, #1
 8007114:	b29a      	uxth	r2, r3
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 800711c:	e00b      	b.n	8007136 <inv_enable_sensor_internal+0xa2>
		}
		else {
			s->smd_status = 0;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request --;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800712c:	3b01      	subs	r3, #1
 800712e:	b29a      	uxth	r2, r3
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 8007136:	7afb      	ldrb	r3, [r7, #11]
 8007138:	2b12      	cmp	r3, #18
 800713a:	d11c      	bne.n	8007176 <inv_enable_sensor_internal+0xe2>
		if (enable) {
 800713c:	7abb      	ldrb	r3, [r7, #10]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d00d      	beq.n	800715e <inv_enable_sensor_internal+0xca>
			s->ped_int_status = INV_PEDOMETER_INT_EN;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007148:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request ++;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8007152:	3301      	adds	r3, #1
 8007154:	b29a      	uxth	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 800715c:	e00b      	b.n	8007176 <inv_enable_sensor_internal+0xe2>
		}
		else {
			s->ped_int_status = 0;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request --;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800716c:	3b01      	subs	r3, #1
 800716e:	b29a      	uxth	r2, r3
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 8007176:	7afb      	ldrb	r3, [r7, #11]
 8007178:	2b13      	cmp	r3, #19
 800717a:	d113      	bne.n	80071a4 <inv_enable_sensor_internal+0x110>
		if (enable) {
 800717c:	7abb      	ldrb	r3, [r7, #10]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d008      	beq.n	8007194 <inv_enable_sensor_internal+0x100>
			s->bac_request ++;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8007188:	3301      	adds	r3, #1
 800718a:	b29a      	uxth	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8007192:	e007      	b.n	80071a4 <inv_enable_sensor_internal+0x110>
		}
		else {
			s->bac_request --;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800719a:	3b01      	subs	r3, #1
 800719c:	b29a      	uxth	r2, r3
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 80071a4:	7afb      	ldrb	r3, [r7, #11]
 80071a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80071a8:	d10c      	bne.n	80071c4 <inv_enable_sensor_internal+0x130>
		if (enable){
 80071aa:	7abb      	ldrb	r3, [r7, #10]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d005      	beq.n	80071bc <inv_enable_sensor_internal+0x128>
			s->flip_pickup_status = FLIP_PICKUP_SET;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80071b6:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
 80071ba:	e003      	b.n	80071c4 <inv_enable_sensor_internal+0x130>
		}
		else
			s->flip_pickup_status = 0;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
	}

	if (androidSensor == ANDROID_SENSOR_B2S) {
 80071c4:	7afb      	ldrb	r3, [r7, #11]
 80071c6:	2b2d      	cmp	r3, #45	@ 0x2d
 80071c8:	d11b      	bne.n	8007202 <inv_enable_sensor_internal+0x16e>
		if(enable){
 80071ca:	7abb      	ldrb	r3, [r7, #10]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00c      	beq.n	80071ea <inv_enable_sensor_internal+0x156>
			s->b2s_status = INV_BTS_EN;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2220      	movs	r2, #32
 80071d4:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request ++;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80071de:	3301      	adds	r3, #1
 80071e0:	b29a      	uxth	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 80071e8:	e00b      	b.n	8007202 <inv_enable_sensor_internal+0x16e>
		}
		else {
			s->b2s_status = 0;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request --;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80071f8:	3b01      	subs	r3, #1
 80071fa:	b29a      	uxth	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 8007202:	7afb      	ldrb	r3, [r7, #11]
 8007204:	2b2f      	cmp	r3, #47	@ 0x2f
 8007206:	d104      	bne.n	8007212 <inv_enable_sensor_internal+0x17e>
		inv_icm20948_ctrl_enable_activity_classifier(s, enable);
 8007208:	7abb      	ldrb	r3, [r7, #10]
 800720a:	4619      	mov	r1, r3
 800720c:	68f8      	ldr	r0, [r7, #12]
 800720e:	f000 facf 	bl	80077b0 <inv_icm20948_ctrl_enable_activity_classifier>

	if (androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)
 8007212:	7afb      	ldrb	r3, [r7, #11]
 8007214:	2b29      	cmp	r3, #41	@ 0x29
 8007216:	d104      	bne.n	8007222 <inv_enable_sensor_internal+0x18e>
		inv_icm20948_ctrl_enable_tilt(s, enable);
 8007218:	7abb      	ldrb	r3, [r7, #10]
 800721a:	4619      	mov	r1, r3
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f000 fb0b 	bl	8007838 <inv_icm20948_ctrl_enable_tilt>

	inv_convert_androidSensor_to_control(s, androidSensor, enable, inv_androidSensor_to_control_bits, &s->inv_sensor_control);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f503 73ad 	add.w	r3, r3, #346	@ 0x15a
 8007228:	f107 0014 	add.w	r0, r7, #20
 800722c:	7aba      	ldrb	r2, [r7, #10]
 800722e:	7af9      	ldrb	r1, [r7, #11]
 8007230:	9300      	str	r3, [sp, #0]
 8007232:	4603      	mov	r3, r0
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f7ff fe58 	bl	8006eea <inv_convert_androidSensor_to_control>
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007240:	4619      	mov	r1, r3
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f003 f819 	bl	800a27a <dmp_icm20948_set_data_output_control1>
 8007248:	6778      	str	r0, [r7, #116]	@ 0x74
	if (s->b2s_status)
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00e      	beq.n	8007272 <inv_enable_sensor_internal+0x1de>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f8b3 215a 	ldrh.w	r2, [r3, #346]	@ 0x15a
 800725a:	4b3c      	ldr	r3, [pc, #240]	@ (800734c <inv_enable_sensor_internal+0x2b8>)
 800725c:	4313      	orrs	r3, r2
 800725e:	b29b      	uxth	r3, r3
 8007260:	4619      	mov	r1, r3
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f003 f882 	bl	800a36c <dmp_icm20948_set_data_interrupt_control>
 8007268:	4602      	mov	r2, r0
 800726a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800726c:	4313      	orrs	r3, r2
 800726e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007270:	e00a      	b.n	8007288 <inv_enable_sensor_internal+0x1f4>
		// result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x0000);
	else
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007278:	4619      	mov	r1, r3
 800727a:	68f8      	ldr	r0, [r7, #12]
 800727c:	f003 f876 	bl	800a36c <dmp_icm20948_set_data_interrupt_control>
 8007280:	4602      	mov	r2, r0
 8007282:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007284:	4313      	orrs	r3, r2
 8007286:	677b      	str	r3, [r7, #116]	@ 0x74

	if (s->inv_sensor_control & ACCEL_SET)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800728e:	b21b      	sxth	r3, r3
 8007290:	2b00      	cmp	r3, #0
 8007292:	da09      	bge.n	80072a8 <inv_enable_sensor_internal+0x214>
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800729a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800729e:	b29a      	uxth	r2, r3
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 80072a6:	e008      	b.n	80072ba <inv_enable_sensor_internal+0x226>
	else
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80072ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80072c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d106      	bne.n	80072d6 <inv_enable_sensor_internal+0x242>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80072ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d009      	beq.n	80072ea <inv_enable_sensor_internal+0x256>
		s->inv_sensor_control2 |= GYRO_ACCURACY_SET;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80072dc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80072e0:	b29a      	uxth	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 80072e8:	e008      	b.n	80072fc <inv_enable_sensor_internal+0x268>
	else
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80072f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80072f4:	b29a      	uxth	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007302:	f003 0320 	and.w	r3, r3, #32
 8007306:	2b00      	cmp	r3, #0
 8007308:	d114      	bne.n	8007334 <inv_enable_sensor_internal+0x2a0>
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007314:	2b00      	cmp	r3, #0
 8007316:	d10d      	bne.n	8007334 <inv_enable_sensor_internal+0x2a0>
		|| (s->inv_sensor_control & GEOMAG_SET) || (s->inv_sensor_control & CPASS_SET))
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800731e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007322:	2b00      	cmp	r3, #0
 8007324:	d106      	bne.n	8007334 <inv_enable_sensor_internal+0x2a0>
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800732c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00d      	beq.n	8007350 <inv_enable_sensor_internal+0x2bc>
		s->inv_sensor_control2 |= CPASS_ACCURACY_SET;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800733a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800733e:	b29a      	uxth	r2, r3
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8007346:	e00c      	b.n	8007362 <inv_enable_sensor_internal+0x2ce>
 8007348:	0801b0b4 	.word	0x0801b0b4
 800734c:	ffff8008 	.word	0xffff8008
	else
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007356:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800735a:	b29a      	uxth	r2, r3
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if(s->flip_pickup_status)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8007368:	2b00      	cmp	r3, #0
 800736a:	d009      	beq.n	8007380 <inv_enable_sensor_internal+0x2ec>
		s->inv_sensor_control2 |= FLIP_PICKUP_SET;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007372:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007376:	b29a      	uxth	r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800737e:	e008      	b.n	8007392 <inv_enable_sensor_internal+0x2fe>
	else
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007386:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800738a:	b29a      	uxth	r2, r3
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	// inv_event_control   |= s->b2s_status; 
	if(s->b2s_status)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8007398:	2b00      	cmp	r3, #0
 800739a:	d019      	beq.n	80073d0 <inv_enable_sensor_internal+0x33c>
	{
		inv_event_control |= INV_BRING_AND_LOOK_T0_SEE_EN;
 800739c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80073a0:	f043 0304 	orr.w	r3, r3, #4
 80073a4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control |= INV_PEDOMETER_EN;
 80073a8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80073ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80073b0:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 80073b4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80073b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073c0:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 80073c4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f003 fe72 	bl	800b0b2 <dmp_icm20948_set_ped_y_ratio>
 80073ce:	e011      	b.n	80073f4 <inv_enable_sensor_internal+0x360>
#endif
	}
	else
	{
		inv_event_control &= ~INV_BRING_AND_LOOK_T0_SEE_EN;
 80073d0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80073d4:	f023 0304 	bic.w	r3, r3, #4
 80073d8:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control &= ~INV_PEDOMETER_EN;
 80073dc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80073e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073e4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control &= ~INV_BAC_WEARABLE_EN;
 80073e8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80073ec:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80073f0:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#endif
	}

	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80073fa:	4619      	mov	r1, r3
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f002 ff55 	bl	800a2ac <dmp_icm20948_set_data_output_control2>
 8007402:	4602      	mov	r2, r0
 8007404:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007406:	4313      	orrs	r3, r2
 8007408:	677b      	str	r3, [r7, #116]	@ 0x74

	// sets DATA_RDY_STATUS in DMP based on which sensors are on
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8007410:	4ba0      	ldr	r3, [pc, #640]	@ (8007694 <inv_enable_sensor_internal+0x600>)
 8007412:	4013      	ands	r3, r2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d107      	bne.n	8007428 <inv_enable_sensor_internal+0x394>
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800741e:	f640 0318 	movw	r3, #2072	@ 0x818
 8007422:	4013      	ands	r3, r2
 8007424:	2b00      	cmp	r3, #0
 8007426:	d005      	beq.n	8007434 <inv_enable_sensor_internal+0x3a0>
		data_rdy_status |= GYRO_AVAILABLE;
 8007428:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800742c:	f043 0301 	orr.w	r3, r3, #1
 8007430:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_ACCEL_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_ACCEL_MASK1)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800743a:	4b97      	ldr	r3, [pc, #604]	@ (8007698 <inv_enable_sensor_internal+0x604>)
 800743c:	4013      	ands	r3, r2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d106      	bne.n	8007450 <inv_enable_sensor_internal+0x3bc>
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8007448:	f403 63dd 	and.w	r3, r3, #1768	@ 0x6e8
 800744c:	2b00      	cmp	r3, #0
 800744e:	d005      	beq.n	800745c <inv_enable_sensor_internal+0x3c8>
		data_rdy_status |= ACCEL_AVAILABLE;
 8007450:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8007454:	f043 0302 	orr.w	r3, r3, #2
 8007458:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->flip_pickup_status || s->b2s_status)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8007462:	2b00      	cmp	r3, #0
 8007464:	d104      	bne.n	8007470 <inv_enable_sensor_internal+0x3dc>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800746c:	2b00      	cmp	r3, #0
 800746e:	d005      	beq.n	800747c <inv_enable_sensor_internal+0x3e8>
		data_rdy_status |= ACCEL_AVAILABLE;
 8007470:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8007474:	f043 0302 	orr.w	r3, r3, #2
 8007478:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->bac_status)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 8007482:	2b00      	cmp	r3, #0
 8007484:	d005      	beq.n	8007492 <inv_enable_sensor_internal+0x3fe>
		data_rdy_status |= ACCEL_AVAILABLE;
 8007486:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800748a:	f043 0302 	orr.w	r3, r3, #2
 800748e:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8007498:	4b80      	ldr	r3, [pc, #512]	@ (800769c <inv_enable_sensor_internal+0x608>)
 800749a:	4013      	ands	r3, r2
 800749c:	2b00      	cmp	r3, #0
 800749e:	d106      	bne.n	80074ae <inv_enable_sensor_internal+0x41a>
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 80074a6:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d00b      	beq.n	80074c6 <inv_enable_sensor_internal+0x432>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 80074ae:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80074b2:	f043 0308 	orr.w	r3, r3, #8
 80074b6:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
		inv_event_control |= INV_COMPASS_CAL_EN;
 80074ba:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80074be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074c2:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}
	// turn on gyro cal only if gyro is available
	if (data_rdy_status & GYRO_AVAILABLE)
 80074c6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80074ca:	f003 0301 	and.w	r3, r3, #1
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d005      	beq.n	80074de <inv_enable_sensor_internal+0x44a>
		inv_event_control |= INV_GYRO_CAL_EN;
 80074d2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80074d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074da:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		
	// turn on acc cal only if acc is available
	if (data_rdy_status & ACCEL_AVAILABLE)
 80074de:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80074e2:	f003 0302 	and.w	r3, r3, #2
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d005      	beq.n	80074f6 <inv_enable_sensor_internal+0x462>
		inv_event_control |= INV_ACCEL_CAL_EN;
 80074ea:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80074ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80074f2:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	inv_event_control |= s->smd_status | s->ped_int_status;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f8b3 223e 	ldrh.w	r2, [r3, #574]	@ 0x23e
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f8b3 3240 	ldrh.w	r3, [r3, #576]	@ 0x240
 8007502:	4313      	orrs	r3, r2
 8007504:	b29a      	uxth	r2, r3
 8007506:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800750a:	4313      	orrs	r3, r2
 800750c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & QUAT9_SET)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800751a:	2b00      	cmp	r3, #0
 800751c:	d005      	beq.n	800752a <inv_enable_sensor_internal+0x496>
		inv_event_control |= INV_NINE_AXIS_EN;
 800751e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8007522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007526:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & (PED_STEPDET_SET | PED_STEPIND_SET) || inv_event_control & INV_SMD_EN) {
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007530:	f003 0317 	and.w	r3, r3, #23
 8007534:	2b00      	cmp	r3, #0
 8007536:	d105      	bne.n	8007544 <inv_enable_sensor_internal+0x4b0>
 8007538:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800753c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007540:	2b00      	cmp	r3, #0
 8007542:	d012      	beq.n	800756a <inv_enable_sensor_internal+0x4d6>
		inv_event_control |= INV_PEDOMETER_EN;
 8007544:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8007548:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800754c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 8007550:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8007554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800755c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 8007560:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f003 fda4 	bl	800b0b2 <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & ACT_RECOG_SET) {
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007574:	2b00      	cmp	r3, #0
 8007576:	d012      	beq.n	800759e <inv_enable_sensor_internal+0x50a>
		inv_event_control |= INV_PEDOMETER_EN;
 8007578:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800757c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007580:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines this to change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 8007584:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8007588:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800758c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007590:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 8007594:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007598:	68f8      	ldr	r0, [r7, #12]
 800759a:	f003 fd8a 	bl	800b0b2 <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80075a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d005      	beq.n	80075b8 <inv_enable_sensor_internal+0x524>
		inv_event_control |= FLIP_PICKUP_EN;
 80075ac:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80075b0:	f043 0310 	orr.w	r3, r3, #16
 80075b4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}

	if (s->inv_sensor_control & GEOMAG_SET)
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80075be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d005      	beq.n	80075d2 <inv_enable_sensor_internal+0x53e>
		inv_event_control |= GEOMAG_EN;
 80075c6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80075ca:	f043 0308 	orr.w	r3, r3, #8
 80075ce:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 80075d2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80075d6:	4619      	mov	r1, r3
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f002 ff2a 	bl	800a432 <dmp_icm20948_set_motion_event_control>
 80075de:	4602      	mov	r2, r0
 80075e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075e2:	4313      	orrs	r3, r2
 80075e4:	677b      	str	r3, [r7, #116]	@ 0x74
	
	// A sensor was just enabled/disabled, need to recompute the required ODR for all augmented sensor-related sensors
	// The fastest ODR will always be applied to other related sensors
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 80075e6:	7afb      	ldrb	r3, [r7, #11]
 80075e8:	2b09      	cmp	r3, #9
 80075ea:	d005      	beq.n	80075f8 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_GAME_ROTATION_VECTOR) 
 80075ec:	7afb      	ldrb	r3, [r7, #11]
 80075ee:	2b0f      	cmp	r3, #15
 80075f0:	d002      	beq.n	80075f8 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_LINEAR_ACCELERATION) ) {
 80075f2:	7afb      	ldrb	r3, [r7, #11]
 80075f4:	2b0a      	cmp	r3, #10
 80075f6:	d10f      	bne.n	8007618 <inv_enable_sensor_internal+0x584>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ]);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 80075fe:	7afb      	ldrb	r3, [r7, #11]
 8007600:	4619      	mov	r1, r3
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f7fd fcda 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel]);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f503 7293 	add.w	r2, r3, #294	@ 0x126
 800760e:	7afb      	ldrb	r3, [r7, #11]
 8007610:	4619      	mov	r1, r3
 8007612:	68f8      	ldr	r0, [r7, #12]
 8007614:	f7fd fcd2 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 8007618:	7afb      	ldrb	r3, [r7, #11]
 800761a:	2b03      	cmp	r3, #3
 800761c:	d002      	beq.n	8007624 <inv_enable_sensor_internal+0x590>
		|| (androidSensor == ANDROID_SENSOR_ROTATION_VECTOR) ) {
 800761e:	7afb      	ldrb	r3, [r7, #11]
 8007620:	2b0b      	cmp	r3, #11
 8007622:	d117      	bne.n	8007654 <inv_enable_sensor_internal+0x5c0>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ]);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f503 7289 	add.w	r2, r3, #274	@ 0x112
 800762a:	7afb      	ldrb	r3, [r7, #11]
 800762c:	4619      	mov	r1, r3
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f7fd fcc4 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel]);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800763a:	7afb      	ldrb	r3, [r7, #11]
 800763c:	4619      	mov	r1, r3
 800763e:	68f8      	ldr	r0, [r7, #12]
 8007640:	f7fd fcbc 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass]);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f503 7296 	add.w	r2, r3, #300	@ 0x12c
 800764a:	7afb      	ldrb	r3, [r7, #11]
 800764c:	4619      	mov	r1, r3
 800764e:	68f8      	ldr	r0, [r7, #12]
 8007650:	f7fd fcb4 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_GRAVITY) 
 8007654:	7afb      	ldrb	r3, [r7, #11]
 8007656:	2b1d      	cmp	r3, #29
 8007658:	d005      	beq.n	8007666 <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) 
 800765a:	7afb      	ldrb	r3, [r7, #11]
 800765c:	2b23      	cmp	r3, #35	@ 0x23
 800765e:	d002      	beq.n	8007666 <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ) {
 8007660:	7afb      	ldrb	r3, [r7, #11]
 8007662:	2b1e      	cmp	r3, #30
 8007664:	d10f      	bne.n	8007686 <inv_enable_sensor_internal+0x5f2>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ]);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f503 729b 	add.w	r2, r3, #310	@ 0x136
 800766c:	7afb      	ldrb	r3, [r7, #11]
 800766e:	4619      	mov	r1, r3
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f7fd fca3 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel]);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
 800767c:	7afb      	ldrb	r3, [r7, #11]
 800767e:	4619      	mov	r1, r3
 8007680:	68f8      	ldr	r0, [r7, #12]
 8007682:	f7fd fc9b 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_ORIENTATION) 
 8007686:	7afb      	ldrb	r3, [r7, #11]
 8007688:	2b19      	cmp	r3, #25
 800768a:	d009      	beq.n	80076a0 <inv_enable_sensor_internal+0x60c>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 800768c:	7afb      	ldrb	r3, [r7, #11]
 800768e:	2b1f      	cmp	r3, #31
 8007690:	d11e      	bne.n	80076d0 <inv_enable_sensor_internal+0x63c>
 8007692:	e005      	b.n	80076a0 <inv_enable_sensor_internal+0x60c>
 8007694:	e6018e18 	.word	0xe6018e18
 8007698:	e29e8e0a 	.word	0xe29e8e0a
 800769c:	8310480c 	.word	0x8310480c
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ]);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 80076a6:	7afb      	ldrb	r3, [r7, #11]
 80076a8:	4619      	mov	r1, r3
 80076aa:	68f8      	ldr	r0, [r7, #12]
 80076ac:	f7fd fc86 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel]);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f503 72a5 	add.w	r2, r3, #330	@ 0x14a
 80076b6:	7afb      	ldrb	r3, [r7, #11]
 80076b8:	4619      	mov	r1, r3
 80076ba:	68f8      	ldr	r0, [r7, #12]
 80076bc:	f7fd fc7e 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass]);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f503 72a7 	add.w	r2, r3, #334	@ 0x14e
 80076c6:	7afb      	ldrb	r3, [r7, #11]
 80076c8:	4619      	mov	r1, r3
 80076ca:	68f8      	ldr	r0, [r7, #12]
 80076cc:	f7fd fc76 	bl	8004fbc <inv_icm20948_augmented_sensors_update_odr>
	}

	result |= inv_set_hw_smplrt_dmp_odrs(s);
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f7fe fed1 	bl	8006478 <inv_set_hw_smplrt_dmp_odrs>
 80076d6:	4602      	mov	r2, r0
 80076d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076da:	4313      	orrs	r3, r2
 80076dc:	677b      	str	r3, [r7, #116]	@ 0x74
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f000 fefd 	bl	80084de <inv_icm20948_get_gyro_divider>
 80076e4:	4603      	mov	r3, r0
 80076e6:	461c      	mov	r4, r3
 80076e8:	68f8      	ldr	r0, [r7, #12]
 80076ea:	f001 f858 	bl	800879e <inv_icm20948_get_gyro_fullscale>
 80076ee:	4603      	mov	r3, r0
 80076f0:	461a      	mov	r2, r3
 80076f2:	4621      	mov	r1, r4
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f000 ff53 	bl	80085a0 <inv_icm20948_set_gyro_sf>
 80076fa:	4602      	mov	r2, r0
 80076fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076fe:	4313      	orrs	r3, r2
 8007700:	677b      	str	r3, [r7, #116]	@ 0x74

	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007708:	2b00      	cmp	r3, #0
 800770a:	d115      	bne.n	8007738 <inv_enable_sensor_internal+0x6a4>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8007712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10e      	bne.n	8007738 <inv_enable_sensor_internal+0x6a4>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8007720:	2b00      	cmp	r3, #0
 8007722:	d109      	bne.n	8007738 <inv_enable_sensor_internal+0x6a4>
		*mems_put_to_sleep =1 ;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	701a      	strb	r2, [r3, #0]
		result |= inv_icm20948_sleep_mems(s);
 800772a:	68f8      	ldr	r0, [r7, #12]
 800772c:	f000 fca6 	bl	800807c <inv_icm20948_sleep_mems>
 8007730:	4602      	mov	r2, r0
 8007732:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007734:	4313      	orrs	r3, r2
 8007736:	677b      	str	r3, [r7, #116]	@ 0x74
	}

	// DMP no longer controls PWR_MGMT_2 because of hardware bug, 0x80 set to override default behaviour of inv_icm20948_enable_hw_sensors()
	result |= inv_icm20948_enable_hw_sensors(s, (int)data_rdy_status | 0x80);
 8007738:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800773c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007740:	b29b      	uxth	r3, r3
 8007742:	4619      	mov	r1, r3
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f001 fa01 	bl	8008b4c <inv_icm20948_enable_hw_sensors>
 800774a:	4602      	mov	r2, r0
 800774c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800774e:	4313      	orrs	r3, r2
 8007750:	677b      	str	r3, [r7, #116]	@ 0x74

	// set DATA_RDY_STATUS in DMP
	if (data_rdy_status & SECONDARY_COMPASS_AVAILABLE)	{
 8007752:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8007756:	f003 0308 	and.w	r3, r3, #8
 800775a:	2b00      	cmp	r3, #0
 800775c:	d005      	beq.n	800776a <inv_enable_sensor_internal+0x6d6>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 800775e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8007762:	f043 0308 	orr.w	r3, r3, #8
 8007766:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	}

	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 800776a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800776e:	4619      	mov	r1, r3
 8007770:	68f8      	ldr	r0, [r7, #12]
 8007772:	f002 fe3d 	bl	800a3f0 <dmp_icm20948_set_data_rdy_status>
 8007776:	4602      	mov	r2, r0
 8007778:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800777a:	4313      	orrs	r3, r2
 800777c:	677b      	str	r3, [r7, #116]	@ 0x74

	// To have the all steps when you enable the sensor
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 800777e:	7afb      	ldrb	r3, [r7, #11]
 8007780:	2b13      	cmp	r3, #19
 8007782:	d110      	bne.n	80077a6 <inv_enable_sensor_internal+0x712>
	{
		if (enable)
 8007784:	7abb      	ldrb	r3, [r7, #10]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d00d      	beq.n	80077a6 <inv_enable_sensor_internal+0x712>
		{
			dmp_icm20948_get_pedometer_num_of_steps(s, &steps);
 800778a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800778e:	4619      	mov	r1, r3
 8007790:	68f8      	ldr	r0, [r7, #12]
 8007792:	f003 fa18 	bl	800abc6 <dmp_icm20948_get_pedometer_num_of_steps>
			s->sStepCounterToBeSubtracted = steps - s->sOldSteps;
 8007796:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800779e:	1ad2      	subs	r2, r2, r3
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		}
	}

	return result;
 80077a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	377c      	adds	r7, #124	@ 0x7c
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd90      	pop	{r4, r7, pc}

080077b0 <inv_icm20948_ctrl_enable_activity_classifier>:

void inv_icm20948_ctrl_enable_activity_classifier(struct inv_icm20948 * s, unsigned char enable) 
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	460b      	mov	r3, r1
 80077ba:	70fb      	strb	r3, [r7, #3]
	s->bac_on = enable;
 80077bc:	78fb      	ldrb	r3, [r7, #3]
 80077be:	b29a      	uxth	r2, r3
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
	if (enable) {
 80077c6:	78fb      	ldrb	r3, [r7, #3]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d015      	beq.n	80077f8 <inv_icm20948_ctrl_enable_activity_classifier+0x48>
		s->bac_status = ACT_RECOG_SET;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2280      	movs	r2, #128	@ 0x80
 80077d0:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80077da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077de:	b29a      	uxth	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80077ec:	3301      	adds	r3, #1
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 80077f6:	e01b      	b.n	8007830 <inv_icm20948_ctrl_enable_activity_classifier+0x80>
		if (!inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)) {
 80077f8:	2129      	movs	r1, #41	@ 0x29
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7fe fb7d 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d114      	bne.n	8007830 <inv_icm20948_ctrl_enable_activity_classifier+0x80>
			s->bac_status = 0;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007814:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007818:	b29a      	uxth	r2, r3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8007826:	3b01      	subs	r3, #1
 8007828:	b29a      	uxth	r2, r3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 8007830:	bf00      	nop
 8007832:	3708      	adds	r7, #8
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}

08007838 <inv_icm20948_ctrl_enable_tilt>:

void inv_icm20948_ctrl_enable_tilt(struct inv_icm20948 * s, unsigned char enable) 
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	460b      	mov	r3, r1
 8007842:	70fb      	strb	r3, [r7, #3]
	if (enable) {
 8007844:	78fb      	ldrb	r3, [r7, #3]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d015      	beq.n	8007876 <inv_icm20948_ctrl_enable_tilt+0x3e>
		s->bac_status = ACT_RECOG_SET;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2280      	movs	r2, #128	@ 0x80
 800784e:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800785c:	b29a      	uxth	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800786a:	3301      	adds	r3, #1
 800786c:	b29a      	uxth	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 8007874:	e019      	b.n	80078aa <inv_icm20948_ctrl_enable_tilt+0x72>
		if (!s->bac_on) {
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 800787c:	2b00      	cmp	r3, #0
 800787e:	d114      	bne.n	80078aa <inv_icm20948_ctrl_enable_tilt+0x72>
			s->bac_status = 0;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800788e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007892:	b29a      	uxth	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80078a0:	3b01      	subs	r3, #1
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 80078aa:	bf00      	nop
 80078ac:	370c      	adds	r7, #12
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr

080078b6 <inv_icm20948_ctrl_enable_batch>:

int inv_icm20948_ctrl_enable_batch(struct inv_icm20948 * s, unsigned char enable)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b084      	sub	sp, #16
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
 80078be:	460b      	mov	r3, r1
 80078c0:	70fb      	strb	r3, [r7, #3]
	int ret = 0;
 80078c2:	2300      	movs	r3, #0
 80078c4:	60fb      	str	r3, [r7, #12]

	if(enable)
 80078c6:	78fb      	ldrb	r3, [r7, #3]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d009      	beq.n	80078e0 <inv_icm20948_ctrl_enable_batch+0x2a>
		s->inv_sensor_control2 |= BATCH_MODE_EN;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80078d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078d6:	b29a      	uxth	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 80078de:	e008      	b.n	80078f2 <inv_icm20948_ctrl_enable_batch+0x3c>
	else
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80078e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078ea:	b29a      	uxth	r2, r3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80078f8:	4619      	mov	r1, r3
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f002 fcd6 	bl	800a2ac <dmp_icm20948_set_data_output_control2>
 8007900:	60f8      	str	r0, [r7, #12]

	/* give batch mode status to mems transport layer 
	to allow disable/enable LP_EN when reading FIFO in batch mode */
	inv_icm20948_ctrl_set_batch_mode_status(s, enable);
 8007902:	78fb      	ldrb	r3, [r7, #3]
 8007904:	4619      	mov	r1, r3
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 f805 	bl	8007916 <inv_icm20948_ctrl_set_batch_mode_status>

	return ret;
 800790c:	68fb      	ldr	r3, [r7, #12]
}
 800790e:	4618      	mov	r0, r3
 8007910:	3710      	adds	r7, #16
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <inv_icm20948_ctrl_set_batch_mode_status>:

void inv_icm20948_ctrl_set_batch_mode_status(struct inv_icm20948 * s, unsigned char enable)
{
 8007916:	b480      	push	{r7}
 8007918:	b083      	sub	sp, #12
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
 800791e:	460b      	mov	r3, r1
 8007920:	70fb      	strb	r3, [r7, #3]
	if(enable)
 8007922:	78fb      	ldrb	r3, [r7, #3]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d004      	beq.n	8007932 <inv_icm20948_ctrl_set_batch_mode_status+0x1c>
		s->sBatchMode=1;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	else
		s->sBatchMode=0;
}
 8007930:	e003      	b.n	800793a <inv_icm20948_ctrl_set_batch_mode_status+0x24>
		s->sBatchMode=0;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
}
 800793a:	bf00      	nop
 800793c:	370c      	adds	r7, #12
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr

08007946 <inv_icm20948_ctrl_get_batch_mode_status>:

unsigned char inv_icm20948_ctrl_get_batch_mode_status(struct inv_icm20948 * s)
{
 8007946:	b480      	push	{r7}
 8007948:	b083      	sub	sp, #12
 800794a:	af00      	add	r7, sp, #0
 800794c:	6078      	str	r0, [r7, #4]
	return s->sBatchMode;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f893 323a 	ldrb.w	r3, [r3, #570]	@ 0x23a
}
 8007954:	4618      	mov	r0, r3
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <inv_icm20948_ctrl_set_batch_timeout_ms>:

	return -1;  // Call batch only when a sensor is enabled.
}    

int inv_icm20948_ctrl_set_batch_timeout_ms(struct inv_icm20948 * s, unsigned short batch_time_in_ms)
{
 8007960:	b590      	push	{r4, r7, lr}
 8007962:	b085      	sub	sp, #20
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	460b      	mov	r3, r1
 800796a:	807b      	strh	r3, [r7, #2]
	unsigned int timeout = 0;
 800796c:	2300      	movs	r3, #0
 800796e:	60fb      	str	r3, [r7, #12]

	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800797a:	2b00      	cmp	r3, #0
 800797c:	d114      	bne.n	80079a8 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT6_SET 
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007984:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007988:	2b00      	cmp	r3, #0
 800798a:	d10d      	bne.n	80079a8 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT9_SET 
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007992:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007996:	2b00      	cmp	r3, #0
 8007998:	d106      	bne.n	80079a8 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & GYRO_SET ) { // If Gyro based sensor is enabled.
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80079a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d022      	beq.n	80079ee <inv_icm20948_ctrl_set_batch_timeout_ms+0x8e>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 80079a8:	887c      	ldrh	r4, [r7, #2]
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fd97 	bl	80084de <inv_icm20948_get_gyro_divider>
 80079b0:	4603      	mov	r3, r0
 80079b2:	3301      	adds	r3, #1
 80079b4:	f240 4265 	movw	r2, #1125	@ 0x465
 80079b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80079bc:	fb04 f303 	mul.w	r3, r4, r3
 80079c0:	4a3e      	ldr	r2, [pc, #248]	@ (8007abc <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 80079c2:	fb82 1203 	smull	r1, r2, r2, r3
 80079c6:	1192      	asrs	r2, r2, #6
 80079c8:	17db      	asrs	r3, r3, #31
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
 80079d4:	887a      	ldrh	r2, [r7, #2]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d202      	bcs.n	80079e0 <inv_icm20948_ctrl_set_batch_timeout_ms+0x80>
			return -1; // requested batch timeout is not supported
 80079da:	f04f 33ff 	mov.w	r3, #4294967295
 80079de:	e069      	b.n	8007ab4 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 80079e0:	2201      	movs	r2, #1
 80079e2:	68f9      	ldr	r1, [r7, #12]
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f002 fda7 	bl	800a538 <dmp_icm20948_set_batchmode_params>
 80079ea:	4603      	mov	r3, r0
 80079ec:	e062      	b.n	8007ab4 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & ACCEL_SET
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80079f4:	b21b      	sxth	r3, r3
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	db06      	blt.n	8007a08 <inv_icm20948_ctrl_set_batch_timeout_ms+0xa8>
		|| s->inv_sensor_control & GEOMAG_SET ) { // If Accel is enabled and no Gyro based sensor is enabled.
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d022      	beq.n	8007a4e <inv_icm20948_ctrl_set_batch_timeout_ms+0xee>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 8007a08:	887c      	ldrh	r4, [r7, #2]
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 fdb9 	bl	8008582 <inv_icm20948_get_accel_divider>
 8007a10:	4603      	mov	r3, r0
 8007a12:	3301      	adds	r3, #1
 8007a14:	f240 4265 	movw	r2, #1125	@ 0x465
 8007a18:	fb92 f3f3 	sdiv	r3, r2, r3
 8007a1c:	fb04 f303 	mul.w	r3, r4, r3
 8007a20:	4a26      	ldr	r2, [pc, #152]	@ (8007abc <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 8007a22:	fb82 1203 	smull	r1, r2, r2, r3
 8007a26:	1192      	asrs	r2, r2, #6
 8007a28:	17db      	asrs	r3, r3, #31
 8007a2a:	1ad3      	subs	r3, r2, r3
 8007a2c:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f8b3 316c 	ldrh.w	r3, [r3, #364]	@ 0x16c
 8007a34:	887a      	ldrh	r2, [r7, #2]
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d202      	bcs.n	8007a40 <inv_icm20948_ctrl_set_batch_timeout_ms+0xe0>
			return -1; // requested batch timeout is not supported
 8007a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8007a3e:	e039      	b.n	8007ab4 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 8007a40:	2202      	movs	r2, #2
 8007a42:	68f9      	ldr	r1, [r7, #12]
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f002 fd77 	bl	800a538 <dmp_icm20948_set_batchmode_params>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	e032      	b.n	8007ab4 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & CPASS_SET 
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007a54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d106      	bne.n	8007a6a <inv_icm20948_ctrl_set_batch_timeout_ms+0x10a>
		|| s->inv_sensor_control & CPASS_CALIBR_SET ) {
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007a62:	f003 0320 	and.w	r3, r3, #32
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d022      	beq.n	8007ab0 <inv_icm20948_ctrl_set_batch_timeout_ms+0x150>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 8007a6a:	887c      	ldrh	r4, [r7, #2]
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 fd5b 	bl	8008528 <inv_icm20948_get_secondary_divider>
 8007a72:	4603      	mov	r3, r0
 8007a74:	461a      	mov	r2, r3
 8007a76:	f240 4365 	movw	r3, #1125	@ 0x465
 8007a7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a7e:	fb04 f303 	mul.w	r3, r4, r3
 8007a82:	4a0e      	ldr	r2, [pc, #56]	@ (8007abc <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 8007a84:	fb82 1203 	smull	r1, r2, r2, r3
 8007a88:	1192      	asrs	r2, r2, #6
 8007a8a:	17db      	asrs	r3, r3, #31
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8b3 3170 	ldrh.w	r3, [r3, #368]	@ 0x170
 8007a96:	887a      	ldrh	r2, [r7, #2]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d202      	bcs.n	8007aa2 <inv_icm20948_ctrl_set_batch_timeout_ms+0x142>
			return -1; // requested batch timeout is not supported
 8007a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8007aa0:	e008      	b.n	8007ab4 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 8007aa2:	2208      	movs	r2, #8
 8007aa4:	68f9      	ldr	r1, [r7, #12]
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f002 fd46 	bl	800a538 <dmp_icm20948_set_batchmode_params>
 8007aac:	4603      	mov	r3, r0
 8007aae:	e001      	b.n	8007ab4 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	return -1; // Call batch only when a sensor is enabled.
 8007ab0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3714      	adds	r7, #20
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd90      	pop	{r4, r7, pc}
 8007abc:	10624dd3 	.word	0x10624dd3

08007ac0 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>:
{
	return s->inv_androidSensorsOn_mask;
}

unsigned short inv_icm20948_ctrl_get_activitiy_classifier_on_flag(struct inv_icm20948 * s)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
	return s->bac_on;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
	...

08007adc <inv_icm20948_ctrl_set_accel_quaternion_gain>:
/** @brief Sets accel quaternion gain according to accel engine rate.
* @param[in] hw_smplrt_divider  hardware sample rate divider such that accel engine rate = 1125Hz/hw_smplrt_divider
* @return 0 in case of success, -1 for any error
*/
int inv_icm20948_ctrl_set_accel_quaternion_gain(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	807b      	strh	r3, [r7, #2]
	int accel_gain = 15252014L; //set 225Hz gain as default
 8007ae8:	4b23      	ldr	r3, [pc, #140]	@ (8007b78 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 8007aea:	60fb      	str	r3, [r7, #12]

	switch (hw_smplrt_divider) {
 8007aec:	887b      	ldrh	r3, [r7, #2]
 8007aee:	3b05      	subs	r3, #5
 8007af0:	2b11      	cmp	r3, #17
 8007af2:	d835      	bhi.n	8007b60 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x84>
 8007af4:	a201      	add	r2, pc, #4	@ (adr r2, 8007afc <inv_icm20948_ctrl_set_accel_quaternion_gain+0x20>)
 8007af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afa:	bf00      	nop
 8007afc:	08007b45 	.word	0x08007b45
 8007b00:	08007b61 	.word	0x08007b61
 8007b04:	08007b61 	.word	0x08007b61
 8007b08:	08007b61 	.word	0x08007b61
 8007b0c:	08007b61 	.word	0x08007b61
 8007b10:	08007b4b 	.word	0x08007b4b
 8007b14:	08007b51 	.word	0x08007b51
 8007b18:	08007b61 	.word	0x08007b61
 8007b1c:	08007b61 	.word	0x08007b61
 8007b20:	08007b61 	.word	0x08007b61
 8007b24:	08007b61 	.word	0x08007b61
 8007b28:	08007b61 	.word	0x08007b61
 8007b2c:	08007b61 	.word	0x08007b61
 8007b30:	08007b61 	.word	0x08007b61
 8007b34:	08007b61 	.word	0x08007b61
 8007b38:	08007b61 	.word	0x08007b61
 8007b3c:	08007b61 	.word	0x08007b61
 8007b40:	08007b59 	.word	0x08007b59
		case 5: //1125Hz/5 = 225Hz
			accel_gain = 15252014L;
 8007b44:	4b0c      	ldr	r3, [pc, #48]	@ (8007b78 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 8007b46:	60fb      	str	r3, [r7, #12]
			break;
 8007b48:	e00d      	b.n	8007b66 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 10: //1125Hz/10 = 112Hz
			accel_gain = 30504029L;
 8007b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8007b7c <inv_icm20948_ctrl_set_accel_quaternion_gain+0xa0>)
 8007b4c:	60fb      	str	r3, [r7, #12]
			break;
 8007b4e:	e00a      	b.n	8007b66 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 11: //1125Hz/11 = 102Hz
			accel_gain = 33554432L;
 8007b50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007b54:	60fb      	str	r3, [r7, #12]
			break;
 8007b56:	e006      	b.n	8007b66 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 22: //1125Hz/22 = 51Hz
			accel_gain = 67108864L;
 8007b58:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007b5c:	60fb      	str	r3, [r7, #12]
			break;
 8007b5e:	e002      	b.n	8007b66 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		default:
			accel_gain = 15252014L;
 8007b60:	4b05      	ldr	r3, [pc, #20]	@ (8007b78 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 8007b62:	60fb      	str	r3, [r7, #12]
			break;
 8007b64:	bf00      	nop
	}

	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 8007b66:	68f9      	ldr	r1, [r7, #12]
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f002 ff02 	bl	800a972 <dmp_icm20948_set_accel_feedback_gain>
 8007b6e:	4603      	mov	r3, r0
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3710      	adds	r7, #16
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	00e8ba2e 	.word	0x00e8ba2e
 8007b7c:	01d1745d 	.word	0x01d1745d

08007b80 <inv_icm20948_ctrl_set_accel_cal_params>:

int inv_icm20948_ctrl_set_accel_cal_params(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b086      	sub	sp, #24
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
 8007b88:	460b      	mov	r3, r1
 8007b8a:	807b      	strh	r3, [r7, #2]
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 8007b8c:	f107 030c 	add.w	r3, r7, #12
 8007b90:	2200      	movs	r2, #0
 8007b92:	601a      	str	r2, [r3, #0]
 8007b94:	605a      	str	r2, [r3, #4]
 8007b96:	609a      	str	r2, [r3, #8]

	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 8007b98:	887b      	ldrh	r3, [r7, #2]
 8007b9a:	2b05      	cmp	r3, #5
 8007b9c:	d804      	bhi.n	8007ba8 <inv_icm20948_ctrl_set_accel_cal_params+0x28>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 1026019965L;
 8007b9e:	4b21      	ldr	r3, [pc, #132]	@ (8007c24 <inv_icm20948_ctrl_set_accel_cal_params+0xa4>)
 8007ba0:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 47721859L;
 8007ba2:	4b21      	ldr	r3, [pc, #132]	@ (8007c28 <inv_icm20948_ctrl_set_accel_cal_params+0xa8>)
 8007ba4:	613b      	str	r3, [r7, #16]
 8007ba6:	e032      	b.n	8007c0e <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 10) { // 225Hz > freq >= 112Hz
 8007ba8:	887b      	ldrh	r3, [r7, #2]
 8007baa:	2b0a      	cmp	r3, #10
 8007bac:	d804      	bhi.n	8007bb8 <inv_icm20948_ctrl_set_accel_cal_params+0x38>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 8007bae:	4b1f      	ldr	r3, [pc, #124]	@ (8007c2c <inv_icm20948_ctrl_set_accel_cal_params+0xac>)
 8007bb0:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 95869806L;
 8007bb2:	4b1f      	ldr	r3, [pc, #124]	@ (8007c30 <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 8007bb4:	613b      	str	r3, [r7, #16]
 8007bb6:	e02a      	b.n	8007c0e <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 11) { // 112Hz > freq >= 102Hz
 8007bb8:	887b      	ldrh	r3, [r7, #2]
 8007bba:	2b0b      	cmp	r3, #11
 8007bbc:	d807      	bhi.n	8007bce <inv_icm20948_ctrl_set_accel_cal_params+0x4e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 8007bbe:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 8007bc2:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8007bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8007c34 <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8007bc6:	613b      	str	r3, [r7, #16]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	617b      	str	r3, [r7, #20]
 8007bcc:	e01f      	b.n	8007c0e <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 20) { // 102Hz > freq >= 56Hz
 8007bce:	887b      	ldrh	r3, [r7, #2]
 8007bd0:	2b14      	cmp	r3, #20
 8007bd2:	d804      	bhi.n	8007bde <inv_icm20948_ctrl_set_accel_cal_params+0x5e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 882002213L;
 8007bd4:	4b18      	ldr	r3, [pc, #96]	@ (8007c38 <inv_icm20948_ctrl_set_accel_cal_params+0xb8>)
 8007bd6:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 191739611L;
 8007bd8:	4b18      	ldr	r3, [pc, #96]	@ (8007c3c <inv_icm20948_ctrl_set_accel_cal_params+0xbc>)
 8007bda:	613b      	str	r3, [r7, #16]
 8007bdc:	e017      	b.n	8007c0e <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 22) { // 56Hz > freq >= 51Hz
 8007bde:	887b      	ldrh	r3, [r7, #2]
 8007be0:	2b16      	cmp	r3, #22
 8007be2:	d805      	bhi.n	8007bf0 <inv_icm20948_ctrl_set_accel_cal_params+0x70>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 8007be4:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 8007be8:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8007bea:	4b12      	ldr	r3, [pc, #72]	@ (8007c34 <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8007bec:	613b      	str	r3, [r7, #16]
 8007bee:	e00e      	b.n	8007c0e <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 75) { // 51Hz > freq >= 15Hz
 8007bf0:	887b      	ldrh	r3, [r7, #2]
 8007bf2:	2b4b      	cmp	r3, #75	@ 0x4b
 8007bf4:	d804      	bhi.n	8007c00 <inv_icm20948_ctrl_set_accel_cal_params+0x80>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 357913941L;
 8007bf6:	4b12      	ldr	r3, [pc, #72]	@ (8007c40 <inv_icm20948_ctrl_set_accel_cal_params+0xc0>)
 8007bf8:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 715827883L;
 8007bfa:	4b12      	ldr	r3, [pc, #72]	@ (8007c44 <inv_icm20948_ctrl_set_accel_cal_params+0xc4>)
 8007bfc:	613b      	str	r3, [r7, #16]
 8007bfe:	e006      	b.n	8007c0e <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
 8007c00:	887b      	ldrh	r3, [r7, #2]
 8007c02:	2be1      	cmp	r3, #225	@ 0xe1
 8007c04:	d803      	bhi.n	8007c0e <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
 8007c06:	4b10      	ldr	r3, [pc, #64]	@ (8007c48 <inv_icm20948_ctrl_set_accel_cal_params+0xc8>)
 8007c08:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 966367642L;
 8007c0a:	4b10      	ldr	r3, [pc, #64]	@ (8007c4c <inv_icm20948_ctrl_set_accel_cal_params+0xcc>)
 8007c0c:	613b      	str	r3, [r7, #16]
	}

	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 8007c0e:	f107 030c 	add.w	r3, r7, #12
 8007c12:	4619      	mov	r1, r3
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f002 fecb 	bl	800a9b0 <dmp_icm20948_set_accel_cal_params>
 8007c1a:	4603      	mov	r3, r0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3718      	adds	r7, #24
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	3d27d27d 	.word	0x3d27d27d
 8007c28:	02d82d83 	.word	0x02d82d83
 8007c2c:	3a492492 	.word	0x3a492492
 8007c30:	05b6db6e 	.word	0x05b6db6e
 8007c34:	0ccccccd 	.word	0x0ccccccd
 8007c38:	34924925 	.word	0x34924925
 8007c3c:	0b6db6db 	.word	0x0b6db6db
 8007c40:	15555555 	.word	0x15555555
 8007c44:	2aaaaaab 	.word	0x2aaaaaab
 8007c48:	06666666 	.word	0x06666666
 8007c4c:	3999999a 	.word	0x3999999a

08007c50 <inv_icm20948_ctrl_get_acc_bias>:

	return dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
}

int inv_icm20948_ctrl_get_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b082      	sub	sp, #8
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_acc(s, acc_bias);
 8007c5a:	6839      	ldr	r1, [r7, #0]
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f002 fd89 	bl	800a774 <dmp_icm20948_get_bias_acc>
 8007c62:	4603      	mov	r3, r0
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3708      	adds	r7, #8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <inv_icm20948_ctrl_get_gyr_bias>:

int inv_icm20948_ctrl_get_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b082      	sub	sp, #8
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_gyr(s, gyr_bias);
 8007c76:	6839      	ldr	r1, [r7, #0]
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f002 fdc8 	bl	800a80e <dmp_icm20948_get_bias_gyr>
 8007c7e:	4603      	mov	r3, r0
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3708      	adds	r7, #8
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <inv_icm20948_ctrl_get_mag_bias>:

int inv_icm20948_ctrl_get_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_cmp(s, mag_bias);
 8007c92:	6839      	ldr	r1, [r7, #0]
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f002 fe07 	bl	800a8a8 <dmp_icm20948_get_bias_cmp>
 8007c9a:	4603      	mov	r3, r0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3708      	adds	r7, #8
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <inv_icm20948_ctrl_set_acc_bias>:

int inv_icm20948_ctrl_set_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	60fb      	str	r3, [r7, #12]
	
	s->bias[0] = acc_bias[0];
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
	s->bias[1] = acc_bias[1];
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	685a      	ldr	r2, [r3, #4]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
	s->bias[2] = acc_bias[2];
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	689a      	ldr	r2, [r3, #8]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
	
	rc = dmp_icm20948_set_bias_acc(s, &s->bias[0]);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f002 fc70 	bl	800a5be <dmp_icm20948_set_bias_acc>
 8007cde:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <inv_icm20948_ctrl_set_gyr_bias>:

int inv_icm20948_ctrl_set_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b084      	sub	sp, #16
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
 8007cf2:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	60fb      	str	r3, [r7, #12]
	
	s->bias[3] = gyr_bias[0];
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
	s->bias[4] = gyr_bias[1];
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
	s->bias[5] = gyr_bias[2];
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	689a      	ldr	r2, [r3, #8]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
	
	rc = dmp_icm20948_set_bias_gyr(s, &s->bias[3]);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f002 fc96 	bl	800a650 <dmp_icm20948_set_bias_gyr>
 8007d24:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8007d26:	68fb      	ldr	r3, [r7, #12]
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <inv_icm20948_ctrl_set_mag_bias>:

int inv_icm20948_ctrl_set_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	60fb      	str	r3, [r7, #12]
	
	s->bias[6] = mag_bias[0];
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
	s->bias[7] = mag_bias[1];
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	685a      	ldr	r2, [r3, #4]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
	s->bias[8] = mag_bias[2];
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	689a      	ldr	r2, [r3, #8]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
	
	rc = dmp_icm20948_set_bias_cmp(s, &s->bias[6]);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007d62:	4619      	mov	r1, r3
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f002 fcbc 	bl	800a6e2 <dmp_icm20948_set_bias_cmp>
 8007d6a:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3710      	adds	r7, #16
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
	...

08007d78 <sensor_needs_compass>:
static unsigned char sensor_needs_compass(unsigned char androidSensor)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	4603      	mov	r3, r0
 8007d80:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor) {
 8007d82:	79fb      	ldrb	r3, [r7, #7]
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d012      	beq.n	8007dae <sensor_needs_compass+0x36>
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	db12      	blt.n	8007db2 <sensor_needs_compass+0x3a>
 8007d8c:	2b27      	cmp	r3, #39	@ 0x27
 8007d8e:	dc10      	bgt.n	8007db2 <sensor_needs_compass+0x3a>
 8007d90:	2b0b      	cmp	r3, #11
 8007d92:	db0e      	blt.n	8007db2 <sensor_needs_compass+0x3a>
 8007d94:	3b0b      	subs	r3, #11
 8007d96:	4a0a      	ldr	r2, [pc, #40]	@ (8007dc0 <sensor_needs_compass+0x48>)
 8007d98:	fa22 f303 	lsr.w	r3, r2, r3
 8007d9c:	f003 0301 	and.w	r3, r3, #1
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	bf14      	ite	ne
 8007da4:	2301      	movne	r3, #1
 8007da6:	2300      	moveq	r3, #0
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d001      	beq.n	8007db2 <sensor_needs_compass+0x3a>
		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			return 1;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e000      	b.n	8007db4 <sensor_needs_compass+0x3c>

		default :
			return 0;
 8007db2:	2300      	movs	r3, #0
	}
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr
 8007dc0:	10902209 	.word	0x10902209

08007dc4 <sensor_needs_bac_algo>:

static unsigned char sensor_needs_bac_algo(unsigned char androidSensor)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	4603      	mov	r3, r0
 8007dcc:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor){
 8007dce:	79fb      	ldrb	r3, [r7, #7]
 8007dd0:	3b11      	subs	r3, #17
 8007dd2:	2b1e      	cmp	r3, #30
 8007dd4:	bf8c      	ite	hi
 8007dd6:	2201      	movhi	r2, #1
 8007dd8:	2200      	movls	r2, #0
 8007dda:	b2d2      	uxtb	r2, r2
 8007ddc:	2a00      	cmp	r2, #0
 8007dde:	d10d      	bne.n	8007dfc <sensor_needs_bac_algo+0x38>
 8007de0:	4a0a      	ldr	r2, [pc, #40]	@ (8007e0c <sensor_needs_bac_algo+0x48>)
 8007de2:	fa22 f303 	lsr.w	r3, r2, r3
 8007de6:	f003 0301 	and.w	r3, r3, #1
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	bf14      	ite	ne
 8007dee:	2301      	movne	r3, #1
 8007df0:	2300      	moveq	r3, #0
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d001      	beq.n	8007dfc <sensor_needs_bac_algo+0x38>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
	case ANDROID_SENSOR_B2S:
		return 1;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e000      	b.n	8007dfe <sensor_needs_bac_algo+0x3a>
	default:
		return 0;
 8007dfc:	2300      	movs	r3, #0
	}
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	370c      	adds	r7, #12
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	71300007 	.word	0x71300007

08007e10 <inv_icm20948_prevent_lpen_control>:
#include "Icm20948Dmp3Driver.h"

static unsigned char inv_is_gyro_enabled(struct inv_icm20948 * s);

void inv_icm20948_prevent_lpen_control(struct inv_icm20948 * s)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 0;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
}
 8007e20:	bf00      	nop
 8007e22:	370c      	adds	r7, #12
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <inv_icm20948_allow_lpen_control>:
void inv_icm20948_allow_lpen_control(struct inv_icm20948 * s)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b082      	sub	sp, #8
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 1;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2201      	movs	r2, #1
 8007e38:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	2102      	movs	r1, #2
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 f811 	bl	8007e68 <inv_icm20948_set_chip_power_state>
}
 8007e46:	bf00      	nop
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <inv_icm20948_get_lpen_control>:
static uint8_t inv_icm20948_get_lpen_control(struct inv_icm20948 * s)
{
 8007e4e:	b480      	push	{r7}
 8007e50:	b083      	sub	sp, #12
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
	return s->sAllowLpEn;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	370c      	adds	r7, #12
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <inv_icm20948_set_chip_power_state>:
 *   @param[in] On/Off - The functions are enabled if previously disabled and 
                disabled if previously enabled based on the value of On/Off.
 ******************************************************************************
 */ 
int inv_icm20948_set_chip_power_state(struct inv_icm20948 * s, unsigned char func, unsigned char on_off)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	460b      	mov	r3, r1
 8007e72:	70fb      	strb	r3, [r7, #3]
 8007e74:	4613      	mov	r3, r2
 8007e76:	70bb      	strb	r3, [r7, #2]
	int status = 0;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	60fb      	str	r3, [r7, #12]

	switch(func) {
 8007e7c:	78fb      	ldrb	r3, [r7, #3]
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d002      	beq.n	8007e88 <inv_icm20948_set_chip_power_state+0x20>
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d044      	beq.n	8007f10 <inv_icm20948_set_chip_power_state+0xa8>
				}
			}
		break;

		default:
		break;
 8007e86:	e094      	b.n	8007fb2 <inv_icm20948_set_chip_power_state+0x14a>
			if(on_off){
 8007e88:	78bb      	ldrb	r3, [r7, #2]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d020      	beq.n	8007ed0 <inv_icm20948_set_chip_power_state+0x68>
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	7e1b      	ldrb	r3, [r3, #24]
 8007e92:	f003 0301 	and.w	r3, r3, #1
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f040 8088 	bne.w	8007fac <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	7e9b      	ldrb	r3, [r3, #26]
 8007ea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ea4:	b2da      	uxtb	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	7e9b      	ldrb	r3, [r3, #26]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	2106      	movs	r1, #6
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f007 fca8 	bl	800f808 <inv_icm20948_write_single_mems_reg_core>
 8007eb8:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state |= CHIP_AWAKE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	7e1b      	ldrb	r3, [r3, #24]
 8007ebe:	f043 0301 	orr.w	r3, r3, #1
 8007ec2:	b2da      	uxtb	r2, r3
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8007ec8:	2001      	movs	r0, #1
 8007eca:	f007 f907 	bl	800f0dc <inv_icm20948_sleep_100us>
		break;
 8007ece:	e06d      	b.n	8007fac <inv_icm20948_set_chip_power_state+0x144>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	7e1b      	ldrb	r3, [r3, #24]
 8007ed4:	f003 0301 	and.w	r3, r3, #1
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d067      	beq.n	8007fac <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	7e9b      	ldrb	r3, [r3, #26]
 8007ee0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ee4:	b2da      	uxtb	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	7e9b      	ldrb	r3, [r3, #26]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	2106      	movs	r1, #6
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f007 fc88 	bl	800f808 <inv_icm20948_write_single_mems_reg_core>
 8007ef8:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state &= ~CHIP_AWAKE;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	7e1b      	ldrb	r3, [r3, #24]
 8007efe:	f023 0301 	bic.w	r3, r3, #1
 8007f02:	b2da      	uxtb	r2, r3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8007f08:	2001      	movs	r0, #1
 8007f0a:	f007 f8e7 	bl	800f0dc <inv_icm20948_sleep_100us>
		break;
 8007f0e:	e04d      	b.n	8007fac <inv_icm20948_set_chip_power_state+0x144>
			if(s->base_state.lp_en_support == 1) {
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007f16:	f003 0301 	and.w	r3, r3, #1
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d047      	beq.n	8007fb0 <inv_icm20948_set_chip_power_state+0x148>
				if(on_off) {
 8007f20:	78bb      	ldrb	r3, [r7, #2]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d022      	beq.n	8007f6c <inv_icm20948_set_chip_power_state+0x104>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f7ff ff91 	bl	8007e4e <inv_icm20948_get_lpen_control>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d03e      	beq.n	8007fb0 <inv_icm20948_set_chip_power_state+0x148>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	7e1b      	ldrb	r3, [r3, #24]
 8007f36:	f003 0302 	and.w	r3, r3, #2
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d138      	bne.n	8007fb0 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	7e9b      	ldrb	r3, [r3, #26]
 8007f42:	f043 0320 	orr.w	r3, r3, #32
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	7e9b      	ldrb	r3, [r3, #26]
 8007f50:	461a      	mov	r2, r3
 8007f52:	2106      	movs	r1, #6
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f007 fc57 	bl	800f808 <inv_icm20948_write_single_mems_reg_core>
 8007f5a:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	7e1b      	ldrb	r3, [r3, #24]
 8007f60:	f043 0302 	orr.w	r3, r3, #2
 8007f64:	b2da      	uxtb	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	761a      	strb	r2, [r3, #24]
		break;
 8007f6a:	e021      	b.n	8007fb0 <inv_icm20948_set_chip_power_state+0x148>
					if(s->base_state.wake_state & CHIP_LP_ENABLE){
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	7e1b      	ldrb	r3, [r3, #24]
 8007f70:	f003 0302 	and.w	r3, r3, #2
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d01b      	beq.n	8007fb0 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	7e9b      	ldrb	r3, [r3, #26]
 8007f7c:	f023 0320 	bic.w	r3, r3, #32
 8007f80:	b2da      	uxtb	r2, r3
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	7e9b      	ldrb	r3, [r3, #26]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	2106      	movs	r1, #6
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f007 fc3a 	bl	800f808 <inv_icm20948_write_single_mems_reg_core>
 8007f94:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	7e1b      	ldrb	r3, [r3, #24]
 8007f9a:	f023 0302 	bic.w	r3, r3, #2
 8007f9e:	b2da      	uxtb	r2, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	761a      	strb	r2, [r3, #24]
						inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8007fa4:	2001      	movs	r0, #1
 8007fa6:	f007 f899 	bl	800f0dc <inv_icm20948_sleep_100us>
		break;
 8007faa:	e001      	b.n	8007fb0 <inv_icm20948_set_chip_power_state+0x148>
		break;
 8007fac:	bf00      	nop
 8007fae:	e000      	b.n	8007fb2 <inv_icm20948_set_chip_power_state+0x14a>
		break;
 8007fb0:	bf00      	nop

	}// end switch

	return status;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <inv_icm20948_get_chip_power_state>:
 ******************************************************************************
 *   @return    Current wake status of the Ivory chip.
 ******************************************************************************
 */
uint8_t inv_icm20948_get_chip_power_state(struct inv_icm20948 * s)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
	return s->base_state.wake_state;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	7e1b      	ldrb	r3, [r3, #24]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <inv_icm20948_wakeup_mems>:

/** Wakes up DMP3 (SMARTSENSOR).
*/
int inv_icm20948_wakeup_mems(struct inv_icm20948 * s)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
	unsigned char data;
	int result = 0;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	2101      	movs	r1, #1
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f7ff ff3f 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 8007fea:	60f8      	str	r0, [r7, #12]

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8007ff2:	2b02      	cmp	r3, #2
 8007ff4:	d10d      	bne.n	8008012 <inv_icm20948_wakeup_mems+0x3e>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	7f1b      	ldrb	r3, [r3, #28]
 8007ffa:	f043 0310 	orr.w	r3, r3, #16
 8007ffe:	b2da      	uxtb	r2, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	771a      	strb	r2, [r3, #28]
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	7f1b      	ldrb	r3, [r3, #28]
 8008008:	461a      	mov	r2, r3
 800800a:	2103      	movs	r1, #3
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f007 f96f 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
	}

	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 8008012:	2347      	movs	r3, #71	@ 0x47
 8008014:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8008016:	f107 030b 	add.w	r3, r7, #11
 800801a:	2201      	movs	r2, #1
 800801c:	2107      	movs	r1, #7
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f007 f8ed 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8008024:	4602      	mov	r2, r0
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	4313      	orrs	r3, r2
 800802a:	60fb      	str	r3, [r7, #12]

	if(s->base_state.firmware_loaded == 1) {
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8008032:	f003 0302 	and.w	r3, r3, #2
 8008036:	b2db      	uxtb	r3, r3
 8008038:	2b00      	cmp	r3, #0
 800803a:	d011      	beq.n	8008060 <inv_icm20948_wakeup_mems+0x8c>
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	7f1b      	ldrb	r3, [r3, #28]
 8008040:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8008044:	b2da      	uxtb	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	7f1b      	ldrb	r3, [r3, #28]
 800804e:	461a      	mov	r2, r3
 8008050:	2103      	movs	r1, #3
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f007 f94c 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8008058:	4602      	mov	r2, r0
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	4313      	orrs	r3, r2
 800805e:	60fb      	str	r3, [r7, #12]
	}

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8008060:	2201      	movs	r2, #1
 8008062:	2102      	movs	r1, #2
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f7ff feff 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800806a:	4602      	mov	r2, r0
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	4313      	orrs	r3, r2
 8008070:	60fb      	str	r3, [r7, #12]
	return result;
 8008072:	68fb      	ldr	r3, [r7, #12]
}
 8008074:	4618      	mov	r0, r3
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <inv_icm20948_sleep_mems>:

/** Puts DMP3 (SMARTSENSOR) into the lowest power state. Assumes sensors are all off.
*/
int inv_icm20948_sleep_mems(struct inv_icm20948 * s)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char data;

	data = 0x7F;
 8008084:	237f      	movs	r3, #127	@ 0x7f
 8008086:	72fb      	strb	r3, [r7, #11]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8008088:	f107 030b 	add.w	r3, r7, #11
 800808c:	2201      	movs	r2, #1
 800808e:	2107      	movs	r1, #7
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f007 f8b4 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8008096:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);
 8008098:	2200      	movs	r2, #0
 800809a:	2101      	movs	r1, #1
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7ff fee3 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 80080a2:	4602      	mov	r2, r0
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	4313      	orrs	r3, r2
 80080a8:	60fb      	str	r3, [r7, #12]

	return result;
 80080aa:	68fb      	ldr	r3, [r7, #12]
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <inv_icm20948_set_dmp_address>:

int inv_icm20948_set_dmp_address(struct inv_icm20948 * s)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b086      	sub	sp, #24
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char dmp_cfg[2] = {0};
 80080bc:	2300      	movs	r3, #0
 80080be:	823b      	strh	r3, [r7, #16]
	unsigned short config;

	// Write DMP Start address
	inv_icm20948_get_dmp_start_address(s, &config);
 80080c0:	f107 030e 	add.w	r3, r7, #14
 80080c4:	4619      	mov	r1, r3
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f002 f8c8 	bl	800a25c <inv_icm20948_get_dmp_start_address>
	/* setup DMP start address and firmware */
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 80080cc:	89fb      	ldrh	r3, [r7, #14]
 80080ce:	0a1b      	lsrs	r3, r3, #8
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	743b      	strb	r3, [r7, #16]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 80080d6:	89fb      	ldrh	r3, [r7, #14]
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	747b      	strb	r3, [r7, #17]

	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 80080dc:	f107 0310 	add.w	r3, r7, #16
 80080e0:	2202      	movs	r2, #2
 80080e2:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f007 f889 	bl	800f1fe <inv_icm20948_write_mems_reg>
 80080ec:	6178      	str	r0, [r7, #20]
	return result;
 80080ee:	697b      	ldr	r3, [r7, #20]
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3718      	adds	r7, #24
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <inv_icm20948_set_secondary>:
*  @param[in]  MPU state varible
*  @return     0 if successful.
*/

int inv_icm20948_set_secondary(struct inv_icm20948 * s)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
	int r = 0;
 8008100:	2300      	movs	r3, #0
 8008102:	60fb      	str	r3, [r7, #12]
	static uint8_t lIsInited = 0;

	if(lIsInited == 0) {
 8008104:	4b0e      	ldr	r3, [pc, #56]	@ (8008140 <inv_icm20948_set_secondary+0x48>)
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d113      	bne.n	8008134 <inv_icm20948_set_secondary+0x3c>
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 800810c:	2210      	movs	r2, #16
 800810e:	f240 1181 	movw	r1, #385	@ 0x181
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f007 f8ec 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8008118:	60f8      	str	r0, [r7, #12]
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 800811a:	2204      	movs	r2, #4
 800811c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f007 f8e5 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8008126:	4602      	mov	r2, r0
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4313      	orrs	r3, r2
 800812c:	60fb      	str	r3, [r7, #12]

		lIsInited = 1;
 800812e:	4b04      	ldr	r3, [pc, #16]	@ (8008140 <inv_icm20948_set_secondary+0x48>)
 8008130:	2201      	movs	r2, #1
 8008132:	701a      	strb	r2, [r3, #0]
	}
	return r;
 8008134:	68fb      	ldr	r3, [r7, #12]
}
 8008136:	4618      	mov	r0, r3
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop
 8008140:	200011bc 	.word	0x200011bc

08008144 <inv_icm20948_enter_duty_cycle_mode>:

int inv_icm20948_enter_duty_cycle_mode(struct inv_icm20948 * s)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b084      	sub	sp, #16
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 800814c:	2370      	movs	r3, #112	@ 0x70
 800814e:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8008156:	f107 030f 	add.w	r3, r7, #15
 800815a:	2201      	movs	r2, #1
 800815c:	2105      	movs	r1, #5
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f007 f84d 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8008164:	4603      	mov	r3, r0
}
 8008166:	4618      	mov	r0, r3
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <inv_icm20948_enter_low_noise_mode>:

int inv_icm20948_enter_low_noise_mode(struct inv_icm20948 * s)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b084      	sub	sp, #16
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE;
 8008176:	2340      	movs	r3, #64	@ 0x40
 8008178:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8008180:	f107 030f 	add.w	r3, r7, #15
 8008184:	2201      	movs	r2, #1
 8008186:	2105      	movs	r1, #5
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f007 f838 	bl	800f1fe <inv_icm20948_write_mems_reg>
 800818e:	4603      	mov	r3, r0
}
 8008190:	4618      	mov	r0, r3
 8008192:	3710      	adds	r7, #16
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <inv_icm20948_initialize_lower_driver>:
/** Should be called once on power up. Loads DMP3, initializes internal variables needed 
*   for other lower driver functions.
*/
int inv_icm20948_initialize_lower_driver(struct inv_icm20948 * s, enum SMARTSENSOR_SERIAL_INTERFACE type, 
	const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b086      	sub	sp, #24
 800819c:	af00      	add	r7, sp, #0
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	607a      	str	r2, [r7, #4]
 80081a2:	603b      	str	r3, [r7, #0]
 80081a4:	460b      	mov	r3, r1
 80081a6:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 80081a8:	2300      	movs	r3, #0
 80081aa:	617b      	str	r3, [r7, #20]
	static unsigned char data;
	// set static variable
	s->sAllowLpEn = 1;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	s->s_compass_available = 0;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
	// ICM20948 do not support the proximity sensor for the moment.
	// s_proximity_available variable is nerver changes
	s->s_proximity_available = 0;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2200      	movs	r2, #0
 80081c0:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

	// Set varialbes to default values
	memset(&s->base_state, 0, sizeof(s->base_state));
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	3318      	adds	r3, #24
 80081c8:	2212      	movs	r2, #18
 80081ca:	2100      	movs	r1, #0
 80081cc:	4618      	mov	r0, r3
 80081ce:	f00d fba7 	bl	8015920 <memset>
	s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2201      	movs	r2, #1
 80081d6:	769a      	strb	r2, [r3, #26]
	s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	227f      	movs	r2, #127	@ 0x7f
 80081dc:	76da      	strb	r2, [r3, #27]
	s->base_state.serial_interface = type;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	7afa      	ldrb	r2, [r7, #11]
 80081e2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	331c      	adds	r3, #28
 80081ea:	2201      	movs	r2, #1
 80081ec:	2103      	movs	r1, #3
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f007 f8da 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 80081f4:	4602      	mov	r2, r0
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	4313      	orrs	r3, r2
 80081fa:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_wakeup_mems(s);
 80081fc:	68f8      	ldr	r0, [r7, #12]
 80081fe:	f7ff fee9 	bl	8007fd4 <inv_icm20948_wakeup_mems>
 8008202:	4602      	mov	r2, r0
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	4313      	orrs	r3, r2
 8008208:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 800820a:	4b7b      	ldr	r3, [pc, #492]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 800820c:	2201      	movs	r2, #1
 800820e:	2100      	movs	r1, #0
 8008210:	68f8      	ldr	r0, [r7, #12]
 8008212:	f007 f8c9 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 8008216:	4602      	mov	r2, r0
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	4313      	orrs	r3, r2
 800821c:	617b      	str	r3, [r7, #20]

	/* secondary cycle mode should be set all the time */
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 800821e:	4b76      	ldr	r3, [pc, #472]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 8008220:	2270      	movs	r2, #112	@ 0x70
 8008222:	701a      	strb	r2, [r3, #0]

	// Set default mode to low power mode
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 8008224:	2100      	movs	r1, #0
 8008226:	68f8      	ldr	r0, [r7, #12]
 8008228:	f005 f874 	bl	800d314 <inv_icm20948_set_lowpower_or_highperformance>
 800822c:	4602      	mov	r2, r0
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	4313      	orrs	r3, r2
 8008232:	617b      	str	r3, [r7, #20]
	
	// Disable Ivory DMP.
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800823a:	2b02      	cmp	r3, #2
 800823c:	d103      	bne.n	8008246 <inv_icm20948_initialize_lower_driver+0xae>
		s->base_state.user_ctrl = BIT_I2C_IF_DIS;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2210      	movs	r2, #16
 8008242:	771a      	strb	r2, [r3, #28]
 8008244:	e002      	b.n	800824c <inv_icm20948_initialize_lower_driver+0xb4>
	else
		s->base_state.user_ctrl = 0;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2200      	movs	r2, #0
 800824a:	771a      	strb	r2, [r3, #28]

	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	7f1b      	ldrb	r3, [r3, #28]
 8008250:	461a      	mov	r2, r3
 8008252:	2103      	movs	r1, #3
 8008254:	68f8      	ldr	r0, [r7, #12]
 8008256:	f007 f84b 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800825a:	4602      	mov	r2, r0
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	4313      	orrs	r3, r2
 8008260:	617b      	str	r3, [r7, #20]

	//Setup Ivory DMP.
	result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 8008262:	683a      	ldr	r2, [r7, #0]
 8008264:	6879      	ldr	r1, [r7, #4]
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f001 ffe6 	bl	800a238 <inv_icm20948_load_firmware>
 800826c:	4602      	mov	r2, r0
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	4313      	orrs	r3, r2
 8008272:	617b      	str	r3, [r7, #20]
	if(result)
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d001      	beq.n	800827e <inv_icm20948_initialize_lower_driver+0xe6>
		return result;
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	e0b8      	b.n	80083f0 <inv_icm20948_initialize_lower_driver+0x258>
	else
		s->base_state.firmware_loaded = 1;
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 8008284:	f043 0302 	orr.w	r3, r3, #2
 8008288:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	result |= inv_icm20948_set_dmp_address(s);
 800828c:	68f8      	ldr	r0, [r7, #12]
 800828e:	f7ff ff11 	bl	80080b4 <inv_icm20948_set_dmp_address>
 8008292:	4602      	mov	r2, r0
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	4313      	orrs	r3, r2
 8008298:	617b      	str	r3, [r7, #20]
	// Turn off all sensors on DMP by default.
	//result |= dmp_set_data_output_control1(0);   // FIXME in DMP, these should be off by default.
	result |= dmp_icm20948_reset_control_registers(s);
 800829a:	68f8      	ldr	r0, [r7, #12]
 800829c:	f002 f822 	bl	800a2e4 <dmp_icm20948_reset_control_registers>
 80082a0:	4602      	mov	r2, r0
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	4313      	orrs	r3, r2
 80082a6:	617b      	str	r3, [r7, #20]

	// set FIFO watermark to 80% of actual FIFO size
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 80082a8:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	f002 f87d 	bl	800a3ac <dmp_icm20948_set_FIFO_watermark>
 80082b2:	4602      	mov	r2, r0
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	617b      	str	r3, [r7, #20]

	// Enable Interrupts.
	data = 0x2;
 80082ba:	4b4f      	ldr	r3, [pc, #316]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 80082bc:	2202      	movs	r2, #2
 80082be:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 80082c0:	4b4d      	ldr	r3, [pc, #308]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 80082c2:	2201      	movs	r2, #1
 80082c4:	2110      	movs	r1, #16
 80082c6:	68f8      	ldr	r0, [r7, #12]
 80082c8:	f006 ff99 	bl	800f1fe <inv_icm20948_write_mems_reg>
 80082cc:	4602      	mov	r2, r0
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	617b      	str	r3, [r7, #20]
	data = 0x1;
 80082d4:	4b48      	ldr	r3, [pc, #288]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 80082d6:	2201      	movs	r2, #1
 80082d8:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 80082da:	4b47      	ldr	r3, [pc, #284]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 80082dc:	2201      	movs	r2, #1
 80082de:	2112      	movs	r1, #18
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f006 ff8c 	bl	800f1fe <inv_icm20948_write_mems_reg>
 80082e6:	4602      	mov	r2, r0
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	617b      	str	r3, [r7, #20]

	// TRACKING : To have accelerometers datas and the interrupt without gyro enables.
	data = 0XE4;
 80082ee:	4b42      	ldr	r3, [pc, #264]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 80082f0:	22e4      	movs	r2, #228	@ 0xe4
 80082f2:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 80082f4:	4b40      	ldr	r3, [pc, #256]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 80082f6:	2201      	movs	r2, #1
 80082f8:	2126      	movs	r1, #38	@ 0x26
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f006 ff7f 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8008300:	4602      	mov	r2, r0
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	4313      	orrs	r3, r2
 8008306:	617b      	str	r3, [r7, #20]

	// Disable HW temp fix
	inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8008308:	4b3b      	ldr	r3, [pc, #236]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 800830a:	2201      	movs	r2, #1
 800830c:	2175      	movs	r1, #117	@ 0x75
 800830e:	68f8      	ldr	r0, [r7, #12]
 8008310:	f007 f84a 	bl	800f3a8 <inv_icm20948_read_mems_reg>
	data |= 0x08;
 8008314:	4b38      	ldr	r3, [pc, #224]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	f043 0308 	orr.w	r3, r3, #8
 800831c:	b2da      	uxtb	r2, r3
 800831e:	4b36      	ldr	r3, [pc, #216]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 8008320:	701a      	strb	r2, [r3, #0]
	inv_icm20948_write_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8008322:	4b35      	ldr	r3, [pc, #212]	@ (80083f8 <inv_icm20948_initialize_lower_driver+0x260>)
 8008324:	2201      	movs	r2, #1
 8008326:	2175      	movs	r1, #117	@ 0x75
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f006 ff68 	bl	800f1fe <inv_icm20948_write_mems_reg>

	// Setup MEMs properties.
	s->base_state.accel_averaging = 1; //Change this value if higher sensor sample avergaing is required.
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2201      	movs	r2, #1
 8008332:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	s->base_state.gyro_averaging = 1;  //Change this value if higher sensor sample avergaing is required.
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2201      	movs	r2, #1
 800833a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	inv_icm20948_set_gyro_divider(s, FIFO_DIVIDER);       //Initial sampling rate 1125Hz/19+1 = 56Hz.
 800833e:	2113      	movs	r1, #19
 8008340:	68f8      	ldr	r0, [r7, #12]
 8008342:	f000 f8b7 	bl	80084b4 <inv_icm20948_set_gyro_divider>
	inv_icm20948_set_accel_divider(s, FIFO_DIVIDER);      //Initial sampling rate 1125Hz/19+1 = 56Hz.
 8008346:	2113      	movs	r1, #19
 8008348:	68f8      	ldr	r0, [r7, #12]
 800834a:	f000 f8f9 	bl	8008540 <inv_icm20948_set_accel_divider>

	// Init the sample rate to 56 Hz for BAC,STEPC and B2S
	dmp_icm20948_set_bac_rate(s, DMP_ALGO_FREQ_56);
 800834e:	2138      	movs	r1, #56	@ 0x38
 8008350:	68f8      	ldr	r0, [r7, #12]
 8008352:	f002 fd57 	bl	800ae04 <dmp_icm20948_set_bac_rate>
	dmp_icm20948_set_b2s_rate(s, DMP_ALGO_FREQ_56);
 8008356:	2138      	movs	r1, #56	@ 0x38
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	f002 fd9e 	bl	800ae9a <dmp_icm20948_set_b2s_rate>

	// FIFO Setup.
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 800835e:	2200      	movs	r2, #0
 8008360:	2176      	movs	r1, #118	@ 0x76
 8008362:	68f8      	ldr	r0, [r7, #12]
 8008364:	f006 ffc4 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8008368:	4602      	mov	r2, r0
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	4313      	orrs	r3, r2
 800836e:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 8008370:	221f      	movs	r2, #31
 8008372:	2168      	movs	r1, #104	@ 0x68
 8008374:	68f8      	ldr	r0, [r7, #12]
 8008376:	f006 ffbb 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800837a:	4602      	mov	r2, r0
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	4313      	orrs	r3, r2
 8008380:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 8008382:	221e      	movs	r2, #30
 8008384:	2168      	movs	r1, #104	@ 0x68
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f006 ffb2 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800838c:	4602      	mov	r2, r0
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	4313      	orrs	r3, r2
 8008392:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 8008394:	2200      	movs	r2, #0
 8008396:	2166      	movs	r1, #102	@ 0x66
 8008398:	68f8      	ldr	r0, [r7, #12]
 800839a:	f006 ffa9 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800839e:	4602      	mov	r2, r0
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 80083a6:	2200      	movs	r2, #0
 80083a8:	2167      	movs	r1, #103	@ 0x67
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f006 ffa0 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 80083b0:	4602      	mov	r2, r0
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	617b      	str	r3, [r7, #20]
    
	s->base_state.lp_en_support = 1;
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 80083be:	f043 0301 	orr.w	r3, r3, #1
 80083c2:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	
	if(s->base_state.lp_en_support == 1)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80083cc:	f003 0301 	and.w	r3, r3, #1
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d004      	beq.n	80083e0 <inv_icm20948_initialize_lower_driver+0x248>
		inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 80083d6:	2201      	movs	r2, #1
 80083d8:	2102      	movs	r1, #2
 80083da:	68f8      	ldr	r0, [r7, #12]
 80083dc:	f7ff fd44 	bl	8007e68 <inv_icm20948_set_chip_power_state>

	result |= inv_icm20948_sleep_mems(s);   
 80083e0:	68f8      	ldr	r0, [r7, #12]
 80083e2:	f7ff fe4b 	bl	800807c <inv_icm20948_sleep_mems>
 80083e6:	4602      	mov	r2, r0
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	617b      	str	r3, [r7, #20]
        
	return result;
 80083ee:	697b      	ldr	r3, [r7, #20]
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3718      	adds	r7, #24
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	200011bd 	.word	0x200011bd

080083fc <activate_compass>:

static void activate_compass(struct inv_icm20948 * s)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b083      	sub	sp, #12
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 1;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 800840c:	bf00      	nop
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <desactivate_compass>:

static void desactivate_compass(struct inv_icm20948 * s)
{
 8008418:	b480      	push	{r7}
 800841a:	b083      	sub	sp, #12
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 0;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8008428:	bf00      	nop
 800842a:	370c      	adds	r7, #12
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr

08008434 <inv_icm20948_get_compass_availability>:

int inv_icm20948_get_compass_availability(struct inv_icm20948 * s)
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
	return s->s_compass_available;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
}
 8008442:	4618      	mov	r0, r3
 8008444:	370c      	adds	r7, #12
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr

0800844e <inv_icm20948_set_slave_compass_id>:
{
	return s->s_proximity_available;
}

int inv_icm20948_set_slave_compass_id(struct inv_icm20948 * s, int id)
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b084      	sub	sp, #16
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]
 8008456:	6039      	str	r1, [r7, #0]
	int result = 0;
 8008458:	2300      	movs	r3, #0
 800845a:	60fb      	str	r3, [r7, #12]

	//result = inv_icm20948_wakeup_mems(s);
	//if (result)
	//	return result;
		
	inv_icm20948_prevent_lpen_control(s);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f7ff fcd7 	bl	8007e10 <inv_icm20948_prevent_lpen_control>
	activate_compass(s);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7ff ffca 	bl	80083fc <activate_compass>
	
	inv_icm20948_init_secondary(s);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7fd fb58 	bl	8005b1e <inv_icm20948_init_secondary>

	// Set up the secondary I2C bus on 20630.
	inv_icm20948_set_secondary(s);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f7ff fe42 	bl	80080f8 <inv_icm20948_set_secondary>

	//Setup Compass
	result = inv_icm20948_setup_compass_akm(s);
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7fc fed9 	bl	800522c <inv_icm20948_setup_compass_akm>
 800847a:	60f8      	str	r0, [r7, #12]

	//Setup Compass mounting matrix into DMP
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8008488:	461a      	mov	r2, r3
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f7fd f96a 	bl	8005764 <inv_icm20948_compass_dmp_cal>
 8008490:	4602      	mov	r2, r0
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	4313      	orrs	r3, r2
 8008496:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d002      	beq.n	80084a4 <inv_icm20948_set_slave_compass_id+0x56>
		desactivate_compass(s);
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f7ff ffba 	bl	8008418 <desactivate_compass>

	//result = inv_icm20948_sleep_mems(s);
	inv_icm20948_allow_lpen_control(s);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f7ff fcc1 	bl	8007e2c <inv_icm20948_allow_lpen_control>
	return result;
 80084aa:	68fb      	ldr	r3, [r7, #12]
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3710      	adds	r7, #16
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <inv_icm20948_set_gyro_divider>:

int inv_icm20948_set_gyro_divider(struct inv_icm20948 * s, unsigned char div)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b082      	sub	sp, #8
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	460b      	mov	r3, r1
 80084be:	70fb      	strb	r3, [r7, #3]
	s->base_state.gyro_div = div;
 80084c0:	78fa      	ldrb	r2, [r7, #3]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	775a      	strb	r2, [r3, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 80084c6:	1cfb      	adds	r3, r7, #3
 80084c8:	2201      	movs	r2, #1
 80084ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f006 fe95 	bl	800f1fe <inv_icm20948_write_mems_reg>
 80084d4:	4603      	mov	r3, r0
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3708      	adds	r7, #8
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}

080084de <inv_icm20948_get_gyro_divider>:

unsigned char inv_icm20948_get_gyro_divider(struct inv_icm20948 * s)
{
 80084de:	b480      	push	{r7}
 80084e0:	b083      	sub	sp, #12
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_div;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	7f5b      	ldrb	r3, [r3, #29]
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	370c      	adds	r7, #12
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr

080084f6 <inv_icm20948_set_secondary_divider>:

int inv_icm20948_set_secondary_divider(struct inv_icm20948 * s, unsigned char div)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b082      	sub	sp, #8
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
 80084fe:	460b      	mov	r3, r1
 8008500:	70fb      	strb	r3, [r7, #3]
	s->base_state.secondary_div = 1UL<<div;
 8008502:	78fb      	ldrb	r3, [r7, #3]
 8008504:	2201      	movs	r2, #1
 8008506:	fa02 f303 	lsl.w	r3, r2, r3
 800850a:	b29a      	uxth	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	83da      	strh	r2, [r3, #30]
	return inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, div);
 8008510:	78fb      	ldrb	r3, [r7, #3]
 8008512:	461a      	mov	r2, r3
 8008514:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f006 fee9 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800851e:	4603      	mov	r3, r0
}
 8008520:	4618      	mov	r0, r3
 8008522:	3708      	adds	r7, #8
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <inv_icm20948_get_secondary_divider>:

unsigned short inv_icm20948_get_secondary_divider(struct inv_icm20948 * s)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
	return s->base_state.secondary_div;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	8bdb      	ldrh	r3, [r3, #30]
}
 8008534:	4618      	mov	r0, r3
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <inv_icm20948_set_accel_divider>:

int inv_icm20948_set_accel_divider(struct inv_icm20948 * s, short div)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	460b      	mov	r3, r1
 800854a:	807b      	strh	r3, [r7, #2]
	unsigned char data[2] = {0};
 800854c:	2300      	movs	r3, #0
 800854e:	81bb      	strh	r3, [r7, #12]

	s->base_state.accel_div = div;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	887a      	ldrh	r2, [r7, #2]
 8008554:	841a      	strh	r2, [r3, #32]
	data[0] = (unsigned char)(div >> 8);
 8008556:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800855a:	121b      	asrs	r3, r3, #8
 800855c:	b21b      	sxth	r3, r3
 800855e:	b2db      	uxtb	r3, r3
 8008560:	733b      	strb	r3, [r7, #12]
	data[1] = (unsigned char)(div & 0xff);
 8008562:	887b      	ldrh	r3, [r7, #2]
 8008564:	b2db      	uxtb	r3, r3
 8008566:	737b      	strb	r3, [r7, #13]

	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 8008568:	f107 030c 	add.w	r3, r7, #12
 800856c:	2202      	movs	r2, #2
 800856e:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f006 fe43 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8008578:	4603      	mov	r3, r0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3710      	adds	r7, #16
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <inv_icm20948_get_accel_divider>:

short inv_icm20948_get_accel_divider(struct inv_icm20948 * s)
{
 8008582:	b480      	push	{r7}
 8008584:	b083      	sub	sp, #12
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_div;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
}
 8008590:	4618      	mov	r0, r3
 8008592:	370c      	adds	r7, #12
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr
 800859c:	0000      	movs	r0, r0
	...

080085a0 <inv_icm20948_set_gyro_sf>:
*            0=1125Hz sample rate, 1=562.5Hz sample rate, ... 4=225Hz sample rate, ...
*            10=102.2727Hz sample rate, ... etc.
* @param[in] gyro_level 0=250 dps, 1=500 dps, 2=1000 dps, 3=2000 dps
*/
int inv_icm20948_set_gyro_sf(struct inv_icm20948 * s, unsigned char div, int gyro_level)
{
 80085a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a4:	b097      	sub	sp, #92	@ 0x5c
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6378      	str	r0, [r7, #52]	@ 0x34
 80085aa:	460b      	mov	r3, r1
 80085ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085ae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	long gyro_sf;
	static long lLastGyroSf = 0;
	int result = 0;
 80085b2:	2300      	movs	r3, #0
 80085b4:	653b      	str	r3, [r7, #80]	@ 0x50

	if(s->base_state.timebase_correction_pll == 0)
 80085b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d10a      	bne.n	80085d6 <inv_icm20948_set_gyro_sf+0x36>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 80085c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c2:	3328      	adds	r3, #40	@ 0x28
 80085c4:	2201      	movs	r2, #1
 80085c6:	21a8      	movs	r1, #168	@ 0xa8
 80085c8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80085ca:	f006 feed 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 80085ce:	4602      	mov	r2, r0
 80085d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085d2:	4313      	orrs	r3, r2
 80085d4:	653b      	str	r3, [r7, #80]	@ 0x50

	{
		unsigned long long const MagicConstant = 264446880937391LL;
 80085d6:	a360      	add	r3, pc, #384	@ (adr r3, 8008758 <inv_icm20948_set_gyro_sf+0x1b8>)
 80085d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085dc:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		unsigned long long const MagicConstantScale = 100000LL;
 80085e0:	4a5b      	ldr	r2, [pc, #364]	@ (8008750 <inv_icm20948_set_gyro_sf+0x1b0>)
 80085e2:	f04f 0300 	mov.w	r3, #0
 80085e6:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		unsigned long long ResultLL;

		if (s->base_state.timebase_correction_pll & 0x80) {
 80085ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085f0:	b25b      	sxtb	r3, r3
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	da48      	bge.n	8008688 <inv_icm20948_set_gyro_sf+0xe8>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 80085f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80085fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085fc:	f1a1 0420 	sub.w	r4, r1, #32
 8008600:	f1c1 0020 	rsb	r0, r1, #32
 8008604:	fa03 fb01 	lsl.w	fp, r3, r1
 8008608:	fa02 f404 	lsl.w	r4, r2, r4
 800860c:	ea4b 0b04 	orr.w	fp, fp, r4
 8008610:	fa22 f000 	lsr.w	r0, r2, r0
 8008614:	ea4b 0b00 	orr.w	fp, fp, r0
 8008618:	fa02 fa01 	lsl.w	sl, r2, r1
 800861c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008620:	3301      	adds	r3, #1
 8008622:	17da      	asrs	r2, r3, #31
 8008624:	61bb      	str	r3, [r7, #24]
 8008626:	61fa      	str	r2, [r7, #28]
 8008628:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800862c:	4603      	mov	r3, r0
 800862e:	fb03 f20b 	mul.w	r2, r3, fp
 8008632:	460b      	mov	r3, r1
 8008634:	fb0a f303 	mul.w	r3, sl, r3
 8008638:	4413      	add	r3, r2
 800863a:	4602      	mov	r2, r0
 800863c:	fbaa 1202 	umull	r1, r2, sl, r2
 8008640:	627a      	str	r2, [r7, #36]	@ 0x24
 8008642:	460a      	mov	r2, r1
 8008644:	623a      	str	r2, [r7, #32]
 8008646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008648:	4413      	add	r3, r2
 800864a:	627b      	str	r3, [r7, #36]	@ 0x24
 800864c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800864e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008652:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008656:	f5c3 639e 	rsb	r3, r3, #1264	@ 0x4f0
 800865a:	3306      	adds	r3, #6
 800865c:	17da      	asrs	r2, r3, #31
 800865e:	613b      	str	r3, [r7, #16]
 8008660:	617a      	str	r2, [r7, #20]
 8008662:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008666:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800866a:	f7f8 fabd 	bl	8000be8 <__aeabi_uldivmod>
 800866e:	4602      	mov	r2, r0
 8008670:	460b      	mov	r3, r1
 8008672:	4610      	mov	r0, r2
 8008674:	4619      	mov	r1, r3
 8008676:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800867a:	f7f8 fab5 	bl	8000be8 <__aeabi_uldivmod>
 800867e:	4602      	mov	r2, r0
 8008680:	460b      	mov	r3, r1
 8008682:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8008686:	e040      	b.n	800870a <inv_icm20948_set_gyro_sf+0x16a>
		}
		else {
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 8008688:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800868c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800868e:	f1a1 0420 	sub.w	r4, r1, #32
 8008692:	f1c1 0020 	rsb	r0, r1, #32
 8008696:	fa03 f901 	lsl.w	r9, r3, r1
 800869a:	fa02 f404 	lsl.w	r4, r2, r4
 800869e:	ea49 0904 	orr.w	r9, r9, r4
 80086a2:	fa22 f000 	lsr.w	r0, r2, r0
 80086a6:	ea49 0900 	orr.w	r9, r9, r0
 80086aa:	fa02 f801 	lsl.w	r8, r2, r1
 80086ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80086b2:	3301      	adds	r3, #1
 80086b4:	17da      	asrs	r2, r3, #31
 80086b6:	60bb      	str	r3, [r7, #8]
 80086b8:	60fa      	str	r2, [r7, #12]
 80086ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80086be:	4603      	mov	r3, r0
 80086c0:	fb03 f209 	mul.w	r2, r3, r9
 80086c4:	460b      	mov	r3, r1
 80086c6:	fb08 f303 	mul.w	r3, r8, r3
 80086ca:	4413      	add	r3, r2
 80086cc:	4602      	mov	r2, r0
 80086ce:	fba8 5602 	umull	r5, r6, r8, r2
 80086d2:	4433      	add	r3, r6
 80086d4:	461e      	mov	r6, r3
 80086d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086dc:	f203 43f6 	addw	r3, r3, #1270	@ 0x4f6
 80086e0:	17da      	asrs	r2, r3, #31
 80086e2:	603b      	str	r3, [r7, #0]
 80086e4:	607a      	str	r2, [r7, #4]
 80086e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086ea:	4628      	mov	r0, r5
 80086ec:	4631      	mov	r1, r6
 80086ee:	f7f8 fa7b 	bl	8000be8 <__aeabi_uldivmod>
 80086f2:	4602      	mov	r2, r0
 80086f4:	460b      	mov	r3, r1
 80086f6:	4610      	mov	r0, r2
 80086f8:	4619      	mov	r1, r3
 80086fa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80086fe:	f7f8 fa73 	bl	8000be8 <__aeabi_uldivmod>
 8008702:	4602      	mov	r2, r0
 8008704:	460b      	mov	r3, r1
 8008706:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		/*
		    In above deprecated FP version, worst case arguments can produce a result that overflows a signed long.
		    Here, for such cases, we emulate the FP behavior of setting the result to the maximum positive value, as
		    the compiler's conversion of a u64 to an s32 is simple truncation of the u64's high half, sadly....
		*/
		if  (ResultLL > 0x7FFFFFFF) 
 800870a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800870e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8008712:	f173 0300 	sbcs.w	r3, r3, #0
 8008716:	d303      	bcc.n	8008720 <inv_icm20948_set_gyro_sf+0x180>
			gyro_sf = 0x7FFFFFFF;
 8008718:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800871c:	657b      	str	r3, [r7, #84]	@ 0x54
 800871e:	e001      	b.n	8008724 <inv_icm20948_set_gyro_sf+0x184>
		else
			gyro_sf = (long)ResultLL;
 8008720:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008722:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	if (gyro_sf != lLastGyroSf) {
 8008724:	4b0b      	ldr	r3, [pc, #44]	@ (8008754 <inv_icm20948_set_gyro_sf+0x1b4>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800872a:	429a      	cmp	r2, r3
 800872c:	d00a      	beq.n	8008744 <inv_icm20948_set_gyro_sf+0x1a4>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 800872e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008730:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008732:	f002 f906 	bl	800a942 <dmp_icm20948_set_gyro_sf>
 8008736:	4602      	mov	r2, r0
 8008738:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800873a:	4313      	orrs	r3, r2
 800873c:	653b      	str	r3, [r7, #80]	@ 0x50
		lLastGyroSf = gyro_sf;
 800873e:	4a05      	ldr	r2, [pc, #20]	@ (8008754 <inv_icm20948_set_gyro_sf+0x1b4>)
 8008740:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008742:	6013      	str	r3, [r2, #0]
	}

	return result;
 8008744:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8008746:	4618      	mov	r0, r3
 8008748:	375c      	adds	r7, #92	@ 0x5c
 800874a:	46bd      	mov	sp, r7
 800874c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008750:	000186a0 	.word	0x000186a0
 8008754:	200011c0 	.word	0x200011c0
 8008758:	566675af 	.word	0x566675af
 800875c:	0000f083 	.word	0x0000f083

08008760 <inv_icm20948_set_gyro_fullscale>:

int inv_icm20948_set_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.gyro_fullscale = level;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	b2da      	uxtb	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 8008774:	6839      	ldr	r1, [r7, #0]
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 f81e 	bl	80087b8 <inv_icm20948_set_icm20948_gyro_fullscale>
 800877c:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, s->base_state.gyro_div, level);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	7f5b      	ldrb	r3, [r3, #29]
 8008782:	683a      	ldr	r2, [r7, #0]
 8008784:	4619      	mov	r1, r3
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f7ff ff0a 	bl	80085a0 <inv_icm20948_set_gyro_sf>
 800878c:	4602      	mov	r2, r0
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	4313      	orrs	r3, r2
 8008792:	60fb      	str	r3, [r7, #12]

	return result;
 8008794:	68fb      	ldr	r3, [r7, #12]
}
 8008796:	4618      	mov	r0, r3
 8008798:	3710      	adds	r7, #16
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}

0800879e <inv_icm20948_get_gyro_fullscale>:

uint8_t inv_icm20948_get_gyro_fullscale(struct inv_icm20948 * s)
{
 800879e:	b480      	push	{r7}
 80087a0:	b083      	sub	sp, #12
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_fullscale;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <inv_icm20948_set_icm20948_gyro_fullscale>:


int inv_icm20948_set_icm20948_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
	int result = 0;
 80087c2:	2300      	movs	r3, #0
 80087c4:	613b      	str	r3, [r7, #16]
	unsigned char gyro_config_1_reg;
	unsigned char gyro_config_2_reg;
	unsigned char dec3_cfg;
	if (level >= NUM_MPU_GFS)
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	2b03      	cmp	r3, #3
 80087ca:	dd02      	ble.n	80087d2 <inv_icm20948_set_icm20948_gyro_fullscale+0x1a>
		return -1;
 80087cc:	f04f 33ff 	mov.w	r3, #4294967295
 80087d0:	e0b7      	b.n	8008942 <inv_icm20948_set_icm20948_gyro_fullscale+0x18a>

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 80087d2:	f107 030f 	add.w	r3, r7, #15
 80087d6:	2201      	movs	r2, #1
 80087d8:	f240 1101 	movw	r1, #257	@ 0x101
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f006 fde3 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 80087e2:	4602      	mov	r2, r0
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	613b      	str	r3, [r7, #16]
	gyro_config_1_reg &= 0xC0;
 80087ea:	7bfb      	ldrb	r3, [r7, #15]
 80087ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80087f0:	b2db      	uxtb	r3, r3
 80087f2:	73fb      	strb	r3, [r7, #15]
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	005b      	lsls	r3, r3, #1
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	7bfb      	ldrb	r3, [r7, #15]
 80087fc:	4313      	orrs	r3, r2
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	f043 0301 	orr.w	r3, r3, #1
 8008804:	b2db      	uxtb	r3, r3
 8008806:	73fb      	strb	r3, [r7, #15]
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 8008808:	f107 030f 	add.w	r3, r7, #15
 800880c:	2201      	movs	r2, #1
 800880e:	f240 1101 	movw	r1, #257	@ 0x101
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f006 fcf3 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8008818:	4602      	mov	r2, r0
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	4313      	orrs	r3, r2
 800881e:	613b      	str	r3, [r7, #16]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 8008820:	f107 030e 	add.w	r3, r7, #14
 8008824:	2201      	movs	r2, #1
 8008826:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f006 fdbc 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 8008830:	4602      	mov	r2, r0
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	4313      	orrs	r3, r2
 8008836:	613b      	str	r3, [r7, #16]
	gyro_config_2_reg &= 0xF8;
 8008838:	7bbb      	ldrb	r3, [r7, #14]
 800883a:	f023 0307 	bic.w	r3, r3, #7
 800883e:	b2db      	uxtb	r3, r3
 8008840:	73bb      	strb	r3, [r7, #14]
	
	switch(s->base_state.gyro_averaging) {
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008848:	2b80      	cmp	r3, #128	@ 0x80
 800884a:	d063      	beq.n	8008914 <inv_icm20948_set_icm20948_gyro_fullscale+0x15c>
 800884c:	2b80      	cmp	r3, #128	@ 0x80
 800884e:	dc64      	bgt.n	800891a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 8008850:	2b20      	cmp	r3, #32
 8008852:	dc47      	bgt.n	80088e4 <inv_icm20948_set_icm20948_gyro_fullscale+0x12c>
 8008854:	2b00      	cmp	r3, #0
 8008856:	dd60      	ble.n	800891a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 8008858:	3b01      	subs	r3, #1
 800885a:	2b1f      	cmp	r3, #31
 800885c:	d85d      	bhi.n	800891a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 800885e:	a201      	add	r2, pc, #4	@ (adr r2, 8008864 <inv_icm20948_set_icm20948_gyro_fullscale+0xac>)
 8008860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008864:	080088eb 	.word	0x080088eb
 8008868:	080088f1 	.word	0x080088f1
 800886c:	0800891b 	.word	0x0800891b
 8008870:	080088f7 	.word	0x080088f7
 8008874:	0800891b 	.word	0x0800891b
 8008878:	0800891b 	.word	0x0800891b
 800887c:	0800891b 	.word	0x0800891b
 8008880:	080088fd 	.word	0x080088fd
 8008884:	0800891b 	.word	0x0800891b
 8008888:	0800891b 	.word	0x0800891b
 800888c:	0800891b 	.word	0x0800891b
 8008890:	0800891b 	.word	0x0800891b
 8008894:	0800891b 	.word	0x0800891b
 8008898:	0800891b 	.word	0x0800891b
 800889c:	0800891b 	.word	0x0800891b
 80088a0:	08008903 	.word	0x08008903
 80088a4:	0800891b 	.word	0x0800891b
 80088a8:	0800891b 	.word	0x0800891b
 80088ac:	0800891b 	.word	0x0800891b
 80088b0:	0800891b 	.word	0x0800891b
 80088b4:	0800891b 	.word	0x0800891b
 80088b8:	0800891b 	.word	0x0800891b
 80088bc:	0800891b 	.word	0x0800891b
 80088c0:	0800891b 	.word	0x0800891b
 80088c4:	0800891b 	.word	0x0800891b
 80088c8:	0800891b 	.word	0x0800891b
 80088cc:	0800891b 	.word	0x0800891b
 80088d0:	0800891b 	.word	0x0800891b
 80088d4:	0800891b 	.word	0x0800891b
 80088d8:	0800891b 	.word	0x0800891b
 80088dc:	0800891b 	.word	0x0800891b
 80088e0:	08008909 	.word	0x08008909
 80088e4:	2b40      	cmp	r3, #64	@ 0x40
 80088e6:	d012      	beq.n	800890e <inv_icm20948_set_icm20948_gyro_fullscale+0x156>
 80088e8:	e017      	b.n	800891a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
		case 1:
			dec3_cfg = 0;
 80088ea:	2300      	movs	r3, #0
 80088ec:	75fb      	strb	r3, [r7, #23]
			break;
 80088ee:	e017      	b.n	8008920 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 2:
			dec3_cfg = 1;
 80088f0:	2301      	movs	r3, #1
 80088f2:	75fb      	strb	r3, [r7, #23]
			break;
 80088f4:	e014      	b.n	8008920 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 4:
			dec3_cfg = 2;
 80088f6:	2302      	movs	r3, #2
 80088f8:	75fb      	strb	r3, [r7, #23]
			break;
 80088fa:	e011      	b.n	8008920 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 8:
			dec3_cfg = 3;
 80088fc:	2303      	movs	r3, #3
 80088fe:	75fb      	strb	r3, [r7, #23]
			break;
 8008900:	e00e      	b.n	8008920 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 16:
			dec3_cfg = 4;
 8008902:	2304      	movs	r3, #4
 8008904:	75fb      	strb	r3, [r7, #23]
			break;
 8008906:	e00b      	b.n	8008920 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 32:
			dec3_cfg = 5;
 8008908:	2305      	movs	r3, #5
 800890a:	75fb      	strb	r3, [r7, #23]
			break;
 800890c:	e008      	b.n	8008920 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 64:
			dec3_cfg = 6;
 800890e:	2306      	movs	r3, #6
 8008910:	75fb      	strb	r3, [r7, #23]
			break;
 8008912:	e005      	b.n	8008920 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 128:
			dec3_cfg = 7;
 8008914:	2307      	movs	r3, #7
 8008916:	75fb      	strb	r3, [r7, #23]
			break;
 8008918:	e002      	b.n	8008920 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		default:
			dec3_cfg = 0;
 800891a:	2300      	movs	r3, #0
 800891c:	75fb      	strb	r3, [r7, #23]
			break;
 800891e:	bf00      	nop
	}
	gyro_config_2_reg |= dec3_cfg;  
 8008920:	7bba      	ldrb	r2, [r7, #14]
 8008922:	7dfb      	ldrb	r3, [r7, #23]
 8008924:	4313      	orrs	r3, r2
 8008926:	b2db      	uxtb	r3, r3
 8008928:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 800892a:	7bbb      	ldrb	r3, [r7, #14]
 800892c:	461a      	mov	r2, r3
 800892e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f006 fcdc 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8008938:	4602      	mov	r2, r0
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	4313      	orrs	r3, r2
 800893e:	613b      	str	r3, [r7, #16]
	return result;
 8008940:	693b      	ldr	r3, [r7, #16]
}
 8008942:	4618      	mov	r0, r3
 8008944:	3718      	adds	r7, #24
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
 800894a:	bf00      	nop

0800894c <inv_icm20948_set_accel_fullscale>:


int inv_icm20948_set_accel_fullscale(struct inv_icm20948 * s, int level)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.accel_fullscale = level;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	b2da      	uxtb	r2, r3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 8008960:	6839      	ldr	r1, [r7, #0]
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 f82e 	bl	80089c4 <inv_icm20948_set_icm20948_accel_fullscale>
 8008968:	60f8      	str	r0, [r7, #12]
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 800896a:	2202      	movs	r2, #2
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	fa02 f303 	lsl.w	r3, r2, r3
 8008972:	b21b      	sxth	r3, r3
 8008974:	4619      	mov	r1, r3
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f002 f94c 	bl	800ac14 <dmp_icm20948_set_accel_fsr>
 800897c:	4602      	mov	r2, r0
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	4313      	orrs	r3, r2
 8008982:	60fb      	str	r3, [r7, #12]
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 8008984:	2202      	movs	r2, #2
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	fa02 f303 	lsl.w	r3, r2, r3
 800898c:	b21b      	sxth	r3, r3
 800898e:	4619      	mov	r1, r3
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f002 f9bb 	bl	800ad0c <dmp_icm20948_set_accel_scale2>
 8008996:	4602      	mov	r2, r0
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	4313      	orrs	r3, r2
 800899c:	60fb      	str	r3, [r7, #12]
	return result;
 800899e:	68fb      	ldr	r3, [r7, #12]
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <inv_icm20948_get_accel_fullscale>:

uint8_t inv_icm20948_get_accel_fullscale(struct inv_icm20948 * s)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_fullscale;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	370c      	adds	r7, #12
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
	...

080089c4 <inv_icm20948_set_icm20948_accel_fullscale>:


int inv_icm20948_set_icm20948_accel_fullscale(struct inv_icm20948 * s, int level)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b086      	sub	sp, #24
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
	int result = 0;
 80089ce:	2300      	movs	r3, #0
 80089d0:	613b      	str	r3, [r7, #16]
	unsigned char accel_config_1_reg;
	unsigned char accel_config_2_reg;
	unsigned char dec3_cfg;

	if (level >= NUM_MPU_AFS)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	2b03      	cmp	r3, #3
 80089d6:	dd02      	ble.n	80089de <inv_icm20948_set_icm20948_accel_fullscale+0x1a>
		return -1;
 80089d8:	f04f 33ff 	mov.w	r3, #4294967295
 80089dc:	e0b2      	b.n	8008b44 <inv_icm20948_set_icm20948_accel_fullscale+0x180>

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 80089de:	f107 030f 	add.w	r3, r7, #15
 80089e2:	2201      	movs	r2, #1
 80089e4:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f006 fcdd 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 80089ee:	4602      	mov	r2, r0
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	4313      	orrs	r3, r2
 80089f4:	613b      	str	r3, [r7, #16]
	accel_config_1_reg &= 0xC0;
 80089f6:	7bfb      	ldrb	r3, [r7, #15]
 80089f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	73fb      	strb	r3, [r7, #15]

	if(s->base_state.accel_averaging > 1)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d90a      	bls.n	8008a20 <inv_icm20948_set_icm20948_accel_fullscale+0x5c>
		accel_config_1_reg |= (7 << 3) | (level << 1) | 1;   //fchoice = 1, filter = 7.
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	005b      	lsls	r3, r3, #1
 8008a0e:	b2da      	uxtb	r2, r3
 8008a10:	7bfb      	ldrb	r3, [r7, #15]
 8008a12:	4313      	orrs	r3, r2
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	f043 0339 	orr.w	r3, r3, #57	@ 0x39
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	73fb      	strb	r3, [r7, #15]
 8008a1e:	e008      	b.n	8008a32 <inv_icm20948_set_icm20948_accel_fullscale+0x6e>
	else
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	005b      	lsls	r3, r3, #1
 8008a24:	b25a      	sxtb	r2, r3
 8008a26:	7bfb      	ldrb	r3, [r7, #15]
 8008a28:	b25b      	sxtb	r3, r3
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	b25b      	sxtb	r3, r3
 8008a2e:	b2db      	uxtb	r3, r3
 8008a30:	73fb      	strb	r3, [r7, #15]
	/* /!\ FCHOICE=0 considers we are in low power mode always and allows us to have correct values on raw data since not averaged,
	in case low noise mode is to be supported for 20649, please reconsider this value and update base sample rate from 1125 to 4500...
	*/
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, accel_config_1_reg);
 8008a32:	7bfb      	ldrb	r3, [r7, #15]
 8008a34:	461a      	mov	r2, r3
 8008a36:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f006 fc58 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8008a40:	4602      	mov	r2, r0
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	4313      	orrs	r3, r2
 8008a46:	613b      	str	r3, [r7, #16]

	switch(s->base_state.accel_averaging) {
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008a4e:	3b01      	subs	r3, #1
 8008a50:	2b1f      	cmp	r3, #31
 8008a52:	d852      	bhi.n	8008afa <inv_icm20948_set_icm20948_accel_fullscale+0x136>
 8008a54:	a201      	add	r2, pc, #4	@ (adr r2, 8008a5c <inv_icm20948_set_icm20948_accel_fullscale+0x98>)
 8008a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a5a:	bf00      	nop
 8008a5c:	08008add 	.word	0x08008add
 8008a60:	08008afb 	.word	0x08008afb
 8008a64:	08008afb 	.word	0x08008afb
 8008a68:	08008ae3 	.word	0x08008ae3
 8008a6c:	08008afb 	.word	0x08008afb
 8008a70:	08008afb 	.word	0x08008afb
 8008a74:	08008afb 	.word	0x08008afb
 8008a78:	08008ae9 	.word	0x08008ae9
 8008a7c:	08008afb 	.word	0x08008afb
 8008a80:	08008afb 	.word	0x08008afb
 8008a84:	08008afb 	.word	0x08008afb
 8008a88:	08008afb 	.word	0x08008afb
 8008a8c:	08008afb 	.word	0x08008afb
 8008a90:	08008afb 	.word	0x08008afb
 8008a94:	08008afb 	.word	0x08008afb
 8008a98:	08008aef 	.word	0x08008aef
 8008a9c:	08008afb 	.word	0x08008afb
 8008aa0:	08008afb 	.word	0x08008afb
 8008aa4:	08008afb 	.word	0x08008afb
 8008aa8:	08008afb 	.word	0x08008afb
 8008aac:	08008afb 	.word	0x08008afb
 8008ab0:	08008afb 	.word	0x08008afb
 8008ab4:	08008afb 	.word	0x08008afb
 8008ab8:	08008afb 	.word	0x08008afb
 8008abc:	08008afb 	.word	0x08008afb
 8008ac0:	08008afb 	.word	0x08008afb
 8008ac4:	08008afb 	.word	0x08008afb
 8008ac8:	08008afb 	.word	0x08008afb
 8008acc:	08008afb 	.word	0x08008afb
 8008ad0:	08008afb 	.word	0x08008afb
 8008ad4:	08008afb 	.word	0x08008afb
 8008ad8:	08008af5 	.word	0x08008af5
		case 1:
			dec3_cfg = 0;
 8008adc:	2300      	movs	r3, #0
 8008ade:	75fb      	strb	r3, [r7, #23]
			break;
 8008ae0:	e00e      	b.n	8008b00 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		case 4:
			dec3_cfg = 0;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	75fb      	strb	r3, [r7, #23]
			break;
 8008ae6:	e00b      	b.n	8008b00 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 8:
			dec3_cfg = 1;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	75fb      	strb	r3, [r7, #23]
			break;
 8008aec:	e008      	b.n	8008b00 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
	
		case 16:
			dec3_cfg = 2;
 8008aee:	2302      	movs	r3, #2
 8008af0:	75fb      	strb	r3, [r7, #23]
			break;
 8008af2:	e005      	b.n	8008b00 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 32:
			dec3_cfg = 3;
 8008af4:	2303      	movs	r3, #3
 8008af6:	75fb      	strb	r3, [r7, #23]
			break;
 8008af8:	e002      	b.n	8008b00 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		default:
			dec3_cfg = 0;
 8008afa:	2300      	movs	r3, #0
 8008afc:	75fb      	strb	r3, [r7, #23]
			break;
 8008afe:	bf00      	nop
	}

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 8008b00:	f107 030e 	add.w	r3, r7, #14
 8008b04:	2201      	movs	r2, #1
 8008b06:	f240 1115 	movw	r1, #277	@ 0x115
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f006 fc4c 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 8008b10:	4602      	mov	r2, r0
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	4313      	orrs	r3, r2
 8008b16:	613b      	str	r3, [r7, #16]
	accel_config_2_reg &= 0xFC;
 8008b18:	7bbb      	ldrb	r3, [r7, #14]
 8008b1a:	f023 0303 	bic.w	r3, r3, #3
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	73bb      	strb	r3, [r7, #14]

	accel_config_2_reg |=  dec3_cfg;
 8008b22:	7bba      	ldrb	r2, [r7, #14]
 8008b24:	7dfb      	ldrb	r3, [r7, #23]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 8008b2c:	7bbb      	ldrb	r3, [r7, #14]
 8008b2e:	461a      	mov	r2, r3
 8008b30:	f240 1115 	movw	r1, #277	@ 0x115
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f006 fbdb 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 8008b3a:	4602      	mov	r2, r0
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	613b      	str	r3, [r7, #16]

	return result;
 8008b42:	693b      	ldr	r3, [r7, #16]
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3718      	adds	r7, #24
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <inv_icm20948_enable_hw_sensors>:


int inv_icm20948_enable_hw_sensors(struct inv_icm20948 * s, int bit_mask)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b084      	sub	sp, #16
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8008b56:	2300      	movs	r3, #0
 8008b58:	60fb      	str	r3, [r7, #12]

	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	7edb      	ldrb	r3, [r3, #27]
 8008b5e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b60:	bf0c      	ite	eq
 8008b62:	2301      	moveq	r3, #1
 8008b64:	2300      	movne	r3, #0
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	461a      	mov	r2, r3
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b70:	4313      	orrs	r3, r2
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d02d      	beq.n	8008bd2 <inv_icm20948_enable_hw_sensors+0x86>
		// All sensors off, or override is on
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	76da      	strb	r2, [r3, #27]
		// Gyro and Accel were off
		if ((bit_mask & 2) == 0) {
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	f003 0302 	and.w	r3, r3, #2
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d102      	bne.n	8008b8c <inv_icm20948_enable_hw_sensors+0x40>
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2238      	movs	r2, #56	@ 0x38
 8008b8a:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 1) == 0) {
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d106      	bne.n	8008ba4 <inv_icm20948_enable_hw_sensors+0x58>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_GYRO_STBY; // Turn off gyro
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	7edb      	ldrb	r3, [r3, #27]
 8008b9a:	f043 0307 	orr.w	r3, r3, #7
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 4) == 0) {
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	f003 0304 	and.w	r3, r3, #4
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d106      	bne.n	8008bbc <inv_icm20948_enable_hw_sensors+0x70>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_PRESSURE_STBY; // Turn off pressure
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	7edb      	ldrb	r3, [r3, #27]
 8008bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bb6:	b2da      	uxtb	r2, r3
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	76da      	strb	r2, [r3, #27]
		}

		rc |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &s->base_state.pwr_mgmt_2);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	331b      	adds	r3, #27
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	2107      	movs	r1, #7
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f006 fb1a 	bl	800f1fe <inv_icm20948_write_mems_reg>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	60fb      	str	r3, [r7, #12]
	}

	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	f003 0308 	and.w	r3, r3, #8
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d007      	beq.n	8008bec <inv_icm20948_enable_hw_sensors+0xa0>
		rc |= inv_icm20948_resume_akm(s);
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f7fc fd5b 	bl	8005698 <inv_icm20948_resume_akm>
 8008be2:	4602      	mov	r2, r0
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	60fb      	str	r3, [r7, #12]
 8008bea:	e006      	b.n	8008bfa <inv_icm20948_enable_hw_sensors+0xae>
	} 
	else {
		rc |= inv_icm20948_suspend_akm(s);
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f7fc fd26 	bl	800563e <inv_icm20948_suspend_akm>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	60fb      	str	r3, [r7, #12]
	}

	return rc;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3710      	adds	r7, #16
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <invn_convert_quat_mult_fxp>:
#include <math.h>

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30);

static void invn_convert_quat_mult_fxp(const long *quat1_q30, const long *quat2_q30, long *quatProd_q30)
{
 8008c04:	b590      	push	{r4, r7, lr}
 8008c06:	b085      	sub	sp, #20
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	60f8      	str	r0, [r7, #12]
 8008c0c:	60b9      	str	r1, [r7, #8]
 8008c0e:	607a      	str	r2, [r7, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681a      	ldr	r2, [r3, #0]
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4619      	mov	r1, r3
 8008c1a:	4610      	mov	r0, r2
 8008c1c:	f000 fb84 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008c20:	4604      	mov	r4, r0
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	3304      	adds	r3, #4
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4619      	mov	r1, r3
 8008c30:	4610      	mov	r0, r2
 8008c32:	f000 fb79 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008c36:	4603      	mov	r3, r0
 8008c38:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	3308      	adds	r3, #8
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	3308      	adds	r3, #8
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4619      	mov	r1, r3
 8008c48:	4610      	mov	r0, r2
 8008c4a:	f000 fb6d 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008c4e:	4603      	mov	r3, r0
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8008c50:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	330c      	adds	r3, #12
 8008c56:	681a      	ldr	r2, [r3, #0]
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	330c      	adds	r3, #12
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4619      	mov	r1, r3
 8008c60:	4610      	mov	r0, r2
 8008c62:	f000 fb61 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008c66:	4603      	mov	r3, r0
 8008c68:	1ae2      	subs	r2, r4, r3
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	601a      	str	r2, [r3, #0]

    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	3304      	adds	r3, #4
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4619      	mov	r1, r3
 8008c7a:	4610      	mov	r0, r2
 8008c7c:	f000 fb54 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008c80:	4604      	mov	r4, r0
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	3304      	adds	r3, #4
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	4610      	mov	r0, r2
 8008c90:	f000 fb4a 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008c94:	4603      	mov	r3, r0
 8008c96:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	3308      	adds	r3, #8
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	330c      	adds	r3, #12
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	4610      	mov	r0, r2
 8008ca8:	f000 fb3e 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008cac:	4603      	mov	r3, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8008cae:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	330c      	adds	r3, #12
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	3308      	adds	r3, #8
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4619      	mov	r1, r3
 8008cbe:	4610      	mov	r0, r2
 8008cc0:	f000 fb32 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008cc4:	4602      	mov	r2, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8008cca:	1aa2      	subs	r2, r4, r2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8008ccc:	601a      	str	r2, [r3, #0]

    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	3308      	adds	r3, #8
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4619      	mov	r1, r3
 8008cda:	4610      	mov	r0, r2
 8008cdc:	f000 fb24 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008ce0:	4604      	mov	r4, r0
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	3304      	adds	r3, #4
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	330c      	adds	r3, #12
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4619      	mov	r1, r3
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	f000 fb19 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	3308      	adds	r3, #8
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4619      	mov	r1, r3
 8008d06:	4610      	mov	r0, r2
 8008d08:	f000 fb0e 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008d0c:	4603      	mov	r3, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8008d0e:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	330c      	adds	r3, #12
 8008d14:	681a      	ldr	r2, [r3, #0]
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	3304      	adds	r3, #4
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4619      	mov	r1, r3
 8008d1e:	4610      	mov	r0, r2
 8008d20:	f000 fb02 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008d24:	4602      	mov	r2, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8008d2a:	4422      	add	r2, r4
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8008d2c:	601a      	str	r2, [r3, #0]

    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	330c      	adds	r3, #12
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4619      	mov	r1, r3
 8008d3a:	4610      	mov	r0, r2
 8008d3c:	f000 faf4 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008d40:	4604      	mov	r4, r0
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	3304      	adds	r3, #4
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	3308      	adds	r3, #8
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4619      	mov	r1, r3
 8008d50:	4610      	mov	r0, r2
 8008d52:	f000 fae9 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008d56:	4603      	mov	r3, r0
 8008d58:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	3308      	adds	r3, #8
 8008d5e:	681a      	ldr	r2, [r3, #0]
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	3304      	adds	r3, #4
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4619      	mov	r1, r3
 8008d68:	4610      	mov	r0, r2
 8008d6a:	f000 fadd 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008d6e:	4603      	mov	r3, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8008d70:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	330c      	adds	r3, #12
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	4610      	mov	r0, r2
 8008d80:	f000 fad2 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008d84:	4602      	mov	r2, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8008d8a:	4422      	add	r2, r4
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8008d8c:	601a      	str	r2, [r3, #0]
}
 8008d8e:	bf00      	nop
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd90      	pop	{r4, r7, pc}

08008d96 <invn_convert_quat_invert_fxp>:

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30)
{
 8008d96:	b480      	push	{r7}
 8008d98:	b083      	sub	sp, #12
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
 8008d9e:	6039      	str	r1, [r7, #0]
    invQuat_q30[0] = quat_q30[0];
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	601a      	str	r2, [r3, #0]
    invQuat_q30[1] = -quat_q30[1];
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	3304      	adds	r3, #4
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	3304      	adds	r3, #4
 8008db2:	4252      	negs	r2, r2
 8008db4:	601a      	str	r2, [r3, #0]
    invQuat_q30[2] = -quat_q30[2];
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	3308      	adds	r3, #8
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	3308      	adds	r3, #8
 8008dc0:	4252      	negs	r2, r2
 8008dc2:	601a      	str	r2, [r3, #0]
    invQuat_q30[3] = -quat_q30[3];
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	330c      	adds	r3, #12
 8008dc8:	681a      	ldr	r2, [r3, #0]
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	330c      	adds	r3, #12
 8008dce:	4252      	negs	r2, r2
 8008dd0:	601a      	str	r2, [r3, #0]
}
 8008dd2:	bf00      	nop
 8008dd4:	370c      	adds	r7, #12
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr

08008dde <inv_icm20948_q_mult_q_qi>:

void inv_icm20948_q_mult_q_qi(const long *q1, const long *q2, long *qProd)
{
 8008dde:	b590      	push	{r4, r7, lr}
 8008de0:	b085      	sub	sp, #20
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	60f8      	str	r0, [r7, #12]
 8008de6:	60b9      	str	r1, [r7, #8]
 8008de8:	607a      	str	r2, [r7, #4]
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681a      	ldr	r2, [r3, #0]
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4619      	mov	r1, r3
 8008df4:	4610      	mov	r0, r2
 8008df6:	f000 fa97 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008dfa:	4604      	mov	r4, r0
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	3304      	adds	r3, #4
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	3304      	adds	r3, #4
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4619      	mov	r1, r3
 8008e0a:	4610      	mov	r0, r2
 8008e0c:	f000 fa8c 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008e10:	4603      	mov	r3, r0
 8008e12:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	3308      	adds	r3, #8
 8008e18:	681a      	ldr	r2, [r3, #0]
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	3308      	adds	r3, #8
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4619      	mov	r1, r3
 8008e22:	4610      	mov	r0, r2
 8008e24:	f000 fa80 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008e28:	4603      	mov	r3, r0
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8008e2a:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	330c      	adds	r3, #12
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	330c      	adds	r3, #12
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4619      	mov	r1, r3
 8008e3a:	4610      	mov	r0, r2
 8008e3c:	f000 fa74 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008e40:	4603      	mov	r3, r0
 8008e42:	18e2      	adds	r2, r4, r3
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	601a      	str	r2, [r3, #0]

    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	3304      	adds	r3, #4
 8008e4c:	681a      	ldr	r2, [r3, #0]
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4619      	mov	r1, r3
 8008e54:	4610      	mov	r0, r2
 8008e56:	f000 fa67 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008e5a:	4604      	mov	r4, r0
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	3304      	adds	r3, #4
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4619      	mov	r1, r3
 8008e68:	4610      	mov	r0, r2
 8008e6a:	f000 fa5d 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	3308      	adds	r3, #8
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	330c      	adds	r3, #12
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4619      	mov	r1, r3
 8008e80:	4610      	mov	r0, r2
 8008e82:	f000 fa51 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008e86:	4603      	mov	r3, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8008e88:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	330c      	adds	r3, #12
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	3308      	adds	r3, #8
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4619      	mov	r1, r3
 8008e98:	4610      	mov	r0, r2
 8008e9a:	f000 fa45 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008e9e:	4602      	mov	r2, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8008ea4:	4422      	add	r2, r4
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8008ea6:	601a      	str	r2, [r3, #0]

    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	3304      	adds	r3, #4
 8008eac:	681a      	ldr	r2, [r3, #0]
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	330c      	adds	r3, #12
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	4610      	mov	r0, r2
 8008eb8:	f000 fa36 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008ebc:	4604      	mov	r4, r0
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	3308      	adds	r3, #8
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4619      	mov	r1, r3
 8008eca:	4610      	mov	r0, r2
 8008ecc:	f000 fa2c 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	3308      	adds	r3, #8
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4619      	mov	r1, r3
 8008ee0:	4610      	mov	r0, r2
 8008ee2:	f000 fa21 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008ee6:	4603      	mov	r3, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8008ee8:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	330c      	adds	r3, #12
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	3304      	adds	r3, #4
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	4610      	mov	r0, r2
 8008efa:	f000 fa15 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008efe:	4602      	mov	r2, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8008f04:	1aa2      	subs	r2, r4, r2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8008f06:	601a      	str	r2, [r3, #0]

    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	330c      	adds	r3, #12
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4619      	mov	r1, r3
 8008f14:	4610      	mov	r0, r2
 8008f16:	f000 fa07 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	425c      	negs	r4, r3
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	3304      	adds	r3, #4
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	3308      	adds	r3, #8
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	4610      	mov	r0, r2
 8008f2e:	f000 f9fb 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008f32:	4603      	mov	r3, r0
 8008f34:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	3308      	adds	r3, #8
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	3304      	adds	r3, #4
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4619      	mov	r1, r3
 8008f44:	4610      	mov	r0, r2
 8008f46:	f000 f9ef 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008f4a:	4603      	mov	r3, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8008f4c:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	330c      	adds	r3, #12
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4619      	mov	r1, r3
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	f000 f9e4 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8008f60:	4602      	mov	r2, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8008f66:	4422      	add	r2, r4
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8008f68:	601a      	str	r2, [r3, #0]
}
 8008f6a:	bf00      	nop
 8008f6c:	3714      	adds	r7, #20
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd90      	pop	{r4, r7, pc}

08008f72 <inv_icm20948_convert_quat_rotate_fxp>:

void inv_icm20948_convert_quat_rotate_fxp(const long *quat_q30, const long *in, long *out)
{
 8008f72:	b580      	push	{r7, lr}
 8008f74:	b094      	sub	sp, #80	@ 0x50
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	60f8      	str	r0, [r7, #12]
 8008f7a:	60b9      	str	r1, [r7, #8]
 8008f7c:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 8008f82:	f107 0320 	add.w	r3, r7, #32
 8008f86:	3304      	adds	r3, #4
 8008f88:	220c      	movs	r2, #12
 8008f8a:	68b9      	ldr	r1, [r7, #8]
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f00c fd61 	bl	8015a54 <memcpy>
    invn_convert_quat_mult_fxp(quat_q30, in4, q_temp1);
 8008f92:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8008f96:	f107 0320 	add.w	r3, r7, #32
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	68f8      	ldr	r0, [r7, #12]
 8008f9e:	f7ff fe31 	bl	8008c04 <invn_convert_quat_mult_fxp>
    invn_convert_quat_invert_fxp(quat_q30, q_temp2);
 8008fa2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f7ff fef4 	bl	8008d96 <invn_convert_quat_invert_fxp>
    invn_convert_quat_mult_fxp(q_temp1, q_temp2, out4);
 8008fae:	f107 0210 	add.w	r2, r7, #16
 8008fb2:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8008fb6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7ff fe22 	bl	8008c04 <invn_convert_quat_mult_fxp>
    memcpy(out, &out4[1], 3 * sizeof(long));
 8008fc0:	f107 0310 	add.w	r3, r7, #16
 8008fc4:	3304      	adds	r3, #4
 8008fc6:	220c      	movs	r2, #12
 8008fc8:	4619      	mov	r1, r3
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f00c fd42 	bl	8015a54 <memcpy>
}
 8008fd0:	bf00      	nop
 8008fd2:	3750      	adds	r7, #80	@ 0x50
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <inv_icm20948_set_chip_to_body>:
/** Set the transformation used for chip to body frame
*/
void inv_icm20948_set_chip_to_body(struct inv_icm20948 * s, long *quat)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	33a8      	adds	r3, #168	@ 0xa8
 8008fe6:	2210      	movs	r2, #16
 8008fe8:	6839      	ldr	r1, [r7, #0]
 8008fea:	4618      	mov	r0, r3
 8008fec:	f00c fd32 	bl	8015a54 <memcpy>
}
 8008ff0:	bf00      	nop
 8008ff2:	3708      	adds	r7, #8
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <inv_icm20948_convert_rotation_vector>:
/** Convert fixed point DMP rotation vector to floating point android notation
* @param[in] quat 3 element rotation vector from DMP, missing the scalar part. Converts from Chip frame to World frame
* @param[out] values 4 element quaternion in Android format
*/
void inv_icm20948_convert_rotation_vector(struct inv_icm20948 * s, const long *quat, float *values)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b08c      	sub	sp, #48	@ 0x30
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
    long quat4[4];
    long quat_body_to_world[4];

    inv_icm20948_convert_compute_scalar_part_fxp(quat, quat4);
 8009004:	f107 0320 	add.w	r3, r7, #32
 8009008:	4619      	mov	r1, r3
 800900a:	68b8      	ldr	r0, [r7, #8]
 800900c:	f000 f9ba 	bl	8009384 <inv_icm20948_convert_compute_scalar_part_fxp>
    inv_icm20948_q_mult_q_qi(quat4, s->s_quat_chip_to_body, quat_body_to_world);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 8009016:	f107 0210 	add.w	r2, r7, #16
 800901a:	f107 0320 	add.w	r3, r7, #32
 800901e:	4618      	mov	r0, r3
 8009020:	f7ff fedd 	bl	8008dde <inv_icm20948_q_mult_q_qi>
    if (quat_body_to_world[0] >= 0) {
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	2b00      	cmp	r3, #0
 8009028:	db33      	blt.n	8009092 <inv_icm20948_convert_rotation_vector+0x9a>
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	ee07 3a90 	vmov	s15, r3
 8009030:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009034:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009108 <inv_icm20948_convert_rotation_vector+0x110>
 8009038:	ee67 7a87 	vmul.f32	s15, s15, s14
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	edc3 7a00 	vstr	s15, [r3]
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8009042:	69bb      	ldr	r3, [r7, #24]
 8009044:	ee07 3a90 	vmov	s15, r3
 8009048:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	3304      	adds	r3, #4
 8009050:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8009108 <inv_icm20948_convert_rotation_vector+0x110>
 8009054:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009058:	edc3 7a00 	vstr	s15, [r3]
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	ee07 3a90 	vmov	s15, r3
 8009062:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	3308      	adds	r3, #8
 800906a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8009108 <inv_icm20948_convert_rotation_vector+0x110>
 800906e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009072:	edc3 7a00 	vstr	s15, [r3]
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	ee07 3a90 	vmov	s15, r3
 800907c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	330c      	adds	r3, #12
 8009084:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8009108 <inv_icm20948_convert_rotation_vector+0x110>
 8009088:	ee67 7a87 	vmul.f32	s15, s15, s14
 800908c:	edc3 7a00 	vstr	s15, [r3]
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
    }
}
 8009090:	e036      	b.n	8009100 <inv_icm20948_convert_rotation_vector+0x108>
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	425b      	negs	r3, r3
 8009096:	ee07 3a90 	vmov	s15, r3
 800909a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800909e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8009108 <inv_icm20948_convert_rotation_vector+0x110>
 80090a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	edc3 7a00 	vstr	s15, [r3]
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 80090ac:	69bb      	ldr	r3, [r7, #24]
 80090ae:	425b      	negs	r3, r3
 80090b0:	ee07 3a90 	vmov	s15, r3
 80090b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	3304      	adds	r3, #4
 80090bc:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8009108 <inv_icm20948_convert_rotation_vector+0x110>
 80090c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80090c4:	edc3 7a00 	vstr	s15, [r3]
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	425b      	negs	r3, r3
 80090cc:	ee07 3a90 	vmov	s15, r3
 80090d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	3308      	adds	r3, #8
 80090d8:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8009108 <inv_icm20948_convert_rotation_vector+0x110>
 80090dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80090e0:	edc3 7a00 	vstr	s15, [r3]
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	425b      	negs	r3, r3
 80090e8:	ee07 3a90 	vmov	s15, r3
 80090ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	330c      	adds	r3, #12
 80090f4:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8009108 <inv_icm20948_convert_rotation_vector+0x110>
 80090f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80090fc:	edc3 7a00 	vstr	s15, [r3]
}
 8009100:	bf00      	nop
 8009102:	3730      	adds	r7, #48	@ 0x30
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}
 8009108:	30800000 	.word	0x30800000

0800910c <inv_rotation_to_quaternion>:
        values[2] = -quat4_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat4_world[0] * INV_TWO_POWER_NEG_30;
    }
}

static void inv_rotation_to_quaternion(float Rcb[9], long Qcb_fp[4]) {	
 800910c:	b580      	push	{r7, lr}
 800910e:	b088      	sub	sp, #32
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
 8009114:	6039      	str	r1, [r7, #0]
	float q[4]; 
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 8009116:	f107 030c 	add.w	r3, r7, #12
 800911a:	4619      	mov	r1, r3
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 fadc 	bl	80096da <inv_icm20948_convert_matrix_to_quat_flt>
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 8009122:	2300      	movs	r3, #0
 8009124:	61fb      	str	r3, [r7, #28]
 8009126:	e02d      	b.n	8009184 <inv_rotation_to_quaternion+0x78>
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	009b      	lsls	r3, r3, #2
 800912c:	3320      	adds	r3, #32
 800912e:	443b      	add	r3, r7
 8009130:	3b14      	subs	r3, #20
 8009132:	edd3 7a00 	vldr	s15, [r3]
 8009136:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8009194 <inv_rotation_to_quaternion+0x88>
 800913a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800913e:	69fb      	ldr	r3, [r7, #28]
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	3320      	adds	r3, #32
 8009144:	443b      	add	r3, r7
 8009146:	3b14      	subs	r3, #20
 8009148:	edd3 7a00 	vldr	s15, [r3]
 800914c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009154:	db02      	blt.n	800915c <inv_rotation_to_quaternion+0x50>
 8009156:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800915a:	e001      	b.n	8009160 <inv_rotation_to_quaternion+0x54>
 800915c:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8009198 <inv_rotation_to_quaternion+0x8c>
 8009160:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8009164:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	009b      	lsls	r3, r3, #2
 8009170:	683a      	ldr	r2, [r7, #0]
 8009172:	4413      	add	r3, r2
 8009174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009178:	ee17 2a90 	vmov	r2, s15
 800917c:	601a      	str	r2, [r3, #0]
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	3301      	adds	r3, #1
 8009182:	61fb      	str	r3, [r7, #28]
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	2b03      	cmp	r3, #3
 8009188:	ddce      	ble.n	8009128 <inv_rotation_to_quaternion+0x1c>
}
 800918a:	bf00      	nop
 800918c:	bf00      	nop
 800918e:	3720      	adds	r7, #32
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}
 8009194:	4e800000 	.word	0x4e800000
 8009198:	00000000 	.word	0x00000000

0800919c <inv_icm20948_set_chip_to_body_axis_quaternion>:

void inv_icm20948_set_chip_to_body_axis_quaternion(struct inv_icm20948 * s, signed char *accel_gyro_matrix, float angle)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b09a      	sub	sp, #104	@ 0x68
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	60f8      	str	r0, [r7, #12]
 80091a4:	60b9      	str	r1, [r7, #8]
 80091a6:	ed87 0a01 	vstr	s0, [r7, #4]
    int i;
    float rot[9];
    long qcb[4],q_all[4];
    long q_adjust[4];
    for (i=0; i<9; i++) {
 80091aa:	2300      	movs	r3, #0
 80091ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80091ae:	e012      	b.n	80091d6 <inv_icm20948_set_chip_to_body_axis_quaternion+0x3a>
        rot[i] = (float)accel_gyro_matrix[i];
 80091b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091b2:	68ba      	ldr	r2, [r7, #8]
 80091b4:	4413      	add	r3, r2
 80091b6:	f993 3000 	ldrsb.w	r3, [r3]
 80091ba:	ee07 3a90 	vmov	s15, r3
 80091be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80091c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	3368      	adds	r3, #104	@ 0x68
 80091c8:	443b      	add	r3, r7
 80091ca:	3b28      	subs	r3, #40	@ 0x28
 80091cc:	edc3 7a00 	vstr	s15, [r3]
    for (i=0; i<9; i++) {
 80091d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091d2:	3301      	adds	r3, #1
 80091d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80091d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091d8:	2b08      	cmp	r3, #8
 80091da:	dde9      	ble.n	80091b0 <inv_icm20948_set_chip_to_body_axis_quaternion+0x14>
    }
    // Convert Chip to Body transformation matrix to quaternion
    // inv_icm20948_convert_matrix_to_quat_fxp(rot, qcb);
	inv_rotation_to_quaternion(rot, qcb);
 80091dc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80091e0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80091e4:	4611      	mov	r1, r2
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7ff ff90 	bl	800910c <inv_rotation_to_quaternion>
	
    // The quaterion generated is the inverse, take the inverse again.
    qcb[1] = -qcb[1];
 80091ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ee:	425b      	negs	r3, r3
 80091f0:	637b      	str	r3, [r7, #52]	@ 0x34
    qcb[2] = -qcb[2];
 80091f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091f4:	425b      	negs	r3, r3
 80091f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    qcb[3] = -qcb[3];
 80091f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091fa:	425b      	negs	r3, r3
 80091fc:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Now rotate by angle, negate angle to rotate other way
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 80091fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8009202:	eef1 7a67 	vneg.f32	s15, s15
 8009206:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80092a8 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 800920a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800920e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80092ac <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8009212:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009216:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800921a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800921e:	eeb0 0a47 	vmov.f32	s0, s14
 8009222:	f00f ff57 	bl	80190d4 <cosf>
 8009226:	eef0 7a40 	vmov.f32	s15, s0
 800922a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80092b0 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 800922e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009232:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009236:	ee17 3a90 	vmov	r3, s15
 800923a:	613b      	str	r3, [r7, #16]
    q_adjust[1] = 0;
 800923c:	2300      	movs	r3, #0
 800923e:	617b      	str	r3, [r7, #20]
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 8009240:	edd7 7a01 	vldr	s15, [r7, #4]
 8009244:	eef1 7a67 	vneg.f32	s15, s15
 8009248:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80092a8 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 800924c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009250:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80092ac <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8009254:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009258:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800925c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8009260:	eeb0 0a47 	vmov.f32	s0, s14
 8009264:	f00f ff7a 	bl	801915c <sinf>
 8009268:	eef0 7a40 	vmov.f32	s15, s0
 800926c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80092b0 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 8009270:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009274:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009278:	ee17 3a90 	vmov	r3, s15
 800927c:	61bb      	str	r3, [r7, #24]
    q_adjust[3] = 0;
 800927e:	2300      	movs	r3, #0
 8009280:	61fb      	str	r3, [r7, #28]
    invn_convert_quat_mult_fxp(q_adjust, qcb, q_all);
 8009282:	f107 0220 	add.w	r2, r7, #32
 8009286:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800928a:	f107 0310 	add.w	r3, r7, #16
 800928e:	4618      	mov	r0, r3
 8009290:	f7ff fcb8 	bl	8008c04 <invn_convert_quat_mult_fxp>
    inv_icm20948_set_chip_to_body(s, q_all);
 8009294:	f107 0320 	add.w	r3, r7, #32
 8009298:	4619      	mov	r1, r3
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f7ff fe9c 	bl	8008fd8 <inv_icm20948_set_chip_to_body>
}
 80092a0:	bf00      	nop
 80092a2:	3768      	adds	r7, #104	@ 0x68
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}
 80092a8:	40490fdb 	.word	0x40490fdb
 80092ac:	43340000 	.word	0x43340000
 80092b0:	4e800000 	.word	0x4e800000

080092b4 <inv_icm20948_convert_dmp3_to_body>:

void inv_icm20948_convert_dmp3_to_body(struct inv_icm20948 * s, const long *vec3, float scale, float *values)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b088      	sub	sp, #32
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	ed87 0a01 	vstr	s0, [r7, #4]
 80092c2:	603a      	str	r2, [r7, #0]
    long out[3];
    inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, vec3, out);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	33a8      	adds	r3, #168	@ 0xa8
 80092c8:	f107 0214 	add.w	r2, r7, #20
 80092cc:	68b9      	ldr	r1, [r7, #8]
 80092ce:	4618      	mov	r0, r3
 80092d0:	f7ff fe4f 	bl	8008f72 <inv_icm20948_convert_quat_rotate_fxp>
    values[0] = out[0] * scale;
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	ee07 3a90 	vmov	s15, r3
 80092da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80092de:	edd7 7a01 	vldr	s15, [r7, #4]
 80092e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	edc3 7a00 	vstr	s15, [r3]
    values[1] = out[1] * scale;
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	ee07 3a90 	vmov	s15, r3
 80092f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	3304      	adds	r3, #4
 80092fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80092fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009302:	edc3 7a00 	vstr	s15, [r3]
    values[2] = out[2] * scale;
 8009306:	69fb      	ldr	r3, [r7, #28]
 8009308:	ee07 3a90 	vmov	s15, r3
 800930c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	3308      	adds	r3, #8
 8009314:	edd7 7a01 	vldr	s15, [r7, #4]
 8009318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800931c:	edc3 7a00 	vstr	s15, [r3]
}
 8009320:	bf00      	nop
 8009322:	3720      	adds	r7, #32
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}

08009328 <inv_icm20948_convert_mult_q30_fxp>:
    rad_val = deg_val*(float)M_PI / 180.f;
	return rad_val;
}

long inv_icm20948_convert_mult_q30_fxp(long a_q30, long b_q30)
{
 8009328:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800932c:	b087      	sub	sp, #28
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
 8009332:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q30 * b_q30;
 8009334:	6879      	ldr	r1, [r7, #4]
 8009336:	17c8      	asrs	r0, r1, #31
 8009338:	4688      	mov	r8, r1
 800933a:	4681      	mov	r9, r0
 800933c:	6839      	ldr	r1, [r7, #0]
 800933e:	17c8      	asrs	r0, r1, #31
 8009340:	460c      	mov	r4, r1
 8009342:	4605      	mov	r5, r0
 8009344:	fb04 f009 	mul.w	r0, r4, r9
 8009348:	fb08 f105 	mul.w	r1, r8, r5
 800934c:	4401      	add	r1, r0
 800934e:	fba8 2304 	umull	r2, r3, r8, r4
 8009352:	4419      	add	r1, r3
 8009354:	460b      	mov	r3, r1
 8009356:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800935a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 30);
 800935e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009362:	f04f 0200 	mov.w	r2, #0
 8009366:	f04f 0300 	mov.w	r3, #0
 800936a:	0f82      	lsrs	r2, r0, #30
 800936c:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8009370:	178b      	asrs	r3, r1, #30
 8009372:	4613      	mov	r3, r2
 8009374:	60fb      	str	r3, [r7, #12]
	return result;
 8009376:	68fb      	ldr	r3, [r7, #12]
}
 8009378:	4618      	mov	r0, r3
 800937a:	371c      	adds	r7, #28
 800937c:	46bd      	mov	sp, r7
 800937e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8009382:	4770      	bx	lr

08009384 <inv_icm20948_convert_compute_scalar_part_fxp>:

int inv_icm20948_convert_compute_scalar_part_fxp(const long * inQuat_q30, long* outQuat_q30)
{
 8009384:	b590      	push	{r4, r7, lr}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
    long scalarPart = 0;
 800938e:	2300      	movs	r3, #0
 8009390:	60fb      	str	r3, [r7, #12]

    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4619      	mov	r1, r3
 800939c:	4610      	mov	r0, r2
 800939e:	f7ff ffc3 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80093a2:	4603      	mov	r3, r0
 80093a4:	f1c3 4480 	rsb	r4, r3, #1073741824	@ 0x40000000
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	3304      	adds	r3, #4
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	3304      	adds	r3, #4
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4619      	mov	r1, r3
 80093b6:	4610      	mov	r0, r2
 80093b8:	f7ff ffb6 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80093bc:	4603      	mov	r3, r0
 80093be:	1ae4      	subs	r4, r4, r3
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	3308      	adds	r3, #8
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	3308      	adds	r3, #8
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4619      	mov	r1, r3
 80093ce:	4610      	mov	r0, r2
 80093d0:	f7ff ffaa 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80093d4:	4603      	mov	r3, r0
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 80093d6:	1ae3      	subs	r3, r4, r3
 80093d8:	4618      	mov	r0, r3
 80093da:	f000 f81b 	bl	8009414 <inv_icm20948_convert_fast_sqrt_fxp>
 80093de:	60f8      	str	r0, [r7, #12]
    outQuat_q30[0] = scalarPart;
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	68fa      	ldr	r2, [r7, #12]
 80093e4:	601a      	str	r2, [r3, #0]
    outQuat_q30[1] = inQuat_q30[0];
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	3304      	adds	r3, #4
 80093ea:	687a      	ldr	r2, [r7, #4]
 80093ec:	6812      	ldr	r2, [r2, #0]
 80093ee:	601a      	str	r2, [r3, #0]
    outQuat_q30[2] = inQuat_q30[1];
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	1d1a      	adds	r2, r3, #4
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	3308      	adds	r3, #8
 80093f8:	6812      	ldr	r2, [r2, #0]
 80093fa:	601a      	str	r2, [r3, #0]
    outQuat_q30[3] = inQuat_q30[2];
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f103 0208 	add.w	r2, r3, #8
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	330c      	adds	r3, #12
 8009406:	6812      	ldr	r2, [r2, #0]
 8009408:	601a      	str	r2, [r3, #0]

    return 0;
 800940a:	2300      	movs	r3, #0
}
 800940c:	4618      	mov	r0, r3
 800940e:	3714      	adds	r7, #20
 8009410:	46bd      	mov	sp, r7
 8009412:	bd90      	pop	{r4, r7, pc}

08009414 <inv_icm20948_convert_fast_sqrt_fxp>:

long inv_icm20948_convert_fast_sqrt_fxp(long x0_q30)
{
 8009414:	b590      	push	{r4, r7, lr}
 8009416:	b08b      	sub	sp, #44	@ 0x2c
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
	long sqrt2, oneoversqrt2, one_pt5;
	long xx, cc;
	int pow2, sq2scale, nr_iters;

	// Return if input is zero. Negative should really error out. 
	if (x0_q30 <= 0L) {
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2b00      	cmp	r3, #0
 8009420:	dc01      	bgt.n	8009426 <inv_icm20948_convert_fast_sqrt_fxp+0x12>
		return 0L;
 8009422:	2300      	movs	r3, #0
 8009424:	e080      	b.n	8009528 <inv_icm20948_convert_fast_sqrt_fxp+0x114>
	}

	sqrt2 =1518500250L;
 8009426:	4b42      	ldr	r3, [pc, #264]	@ (8009530 <inv_icm20948_convert_fast_sqrt_fxp+0x11c>)
 8009428:	61fb      	str	r3, [r7, #28]
	oneoversqrt2=759250125L;
 800942a:	4b42      	ldr	r3, [pc, #264]	@ (8009534 <inv_icm20948_convert_fast_sqrt_fxp+0x120>)
 800942c:	61bb      	str	r3, [r7, #24]
	one_pt5=1610612736L;
 800942e:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8009432:	617b      	str	r3, [r7, #20]

	nr_iters = inv_icm20948_convert_test_limits_and_scale_fxp(&x0_q30, &pow2);
 8009434:	f107 0208 	add.w	r2, r7, #8
 8009438:	1d3b      	adds	r3, r7, #4
 800943a:	4611      	mov	r1, r2
 800943c:	4618      	mov	r0, r3
 800943e:	f000 f87b 	bl	8009538 <inv_icm20948_convert_test_limits_and_scale_fxp>
 8009442:	6138      	str	r0, [r7, #16]
	
	sq2scale = 0;
 8009444:	2300      	movs	r3, #0
 8009446:	623b      	str	r3, [r7, #32]
	if (pow2 > 0) 
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	2b00      	cmp	r3, #0
 800944c:	dd06      	ble.n	800945c <inv_icm20948_convert_fast_sqrt_fxp+0x48>
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	2b00      	cmp	r3, #0
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	bfb8      	it	lt
 8009458:	425b      	neglt	r3, r3
 800945a:	623b      	str	r3, [r7, #32]
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 800945c:	68ba      	ldr	r2, [r7, #8]
 800945e:	6a3b      	ldr	r3, [r7, #32]
 8009460:	1ad3      	subs	r3, r2, r3
 8009462:	60bb      	str	r3, [r7, #8]

	// Sqrt 1st NR iteration
	cc = x0_q30 - (1L<<30);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 800946a:	60fb      	str	r3, [r7, #12]
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800946c:	687c      	ldr	r4, [r7, #4]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	68f9      	ldr	r1, [r7, #12]
 8009472:	4618      	mov	r0, r3
 8009474:	f7ff ff58 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8009478:	4603      	mov	r3, r0
 800947a:	105b      	asrs	r3, r3, #1
 800947c:	1ae3      	subs	r3, r4, r3
 800947e:	627b      	str	r3, [r7, #36]	@ 0x24
 	if ( nr_iters>=2 ) {
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	2b01      	cmp	r3, #1
 8009484:	dd34      	ble.n	80094f0 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
		// Sqrt second NR iteration
		// cc = cc*cc*(cc-3)/4; = cc*cc*(cc/2 - 3/2)/2;
		// cc = ( cc*cc*((cc>>1) - onePt5) ) >> 1
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	105a      	asrs	r2, r3, #1
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	1ad3      	subs	r3, r2, r3
 800948e:	4619      	mov	r1, r3
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f7ff ff49 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8009496:	4603      	mov	r3, r0
 8009498:	4619      	mov	r1, r3
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f7ff ff44 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80094a0:	4603      	mov	r3, r0
 80094a2:	105b      	asrs	r3, r3, #1
 80094a4:	60fb      	str	r3, [r7, #12]
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 80094a6:	68f9      	ldr	r1, [r7, #12]
 80094a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094aa:	f7ff ff3d 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80094ae:	4603      	mov	r3, r0
 80094b0:	105b      	asrs	r3, r3, #1
 80094b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	627b      	str	r3, [r7, #36]	@ 0x24
		if ( nr_iters==3 ) {
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	2b03      	cmp	r3, #3
 80094bc:	d118      	bne.n	80094f0 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
			// Sqrt third NR iteration
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	105a      	asrs	r2, r3, #1
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	4619      	mov	r1, r3
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f7ff ff2d 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80094ce:	4603      	mov	r3, r0
 80094d0:	4619      	mov	r1, r3
 80094d2:	68f8      	ldr	r0, [r7, #12]
 80094d4:	f7ff ff28 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80094d8:	4603      	mov	r3, r0
 80094da:	105b      	asrs	r3, r3, #1
 80094dc:	60fb      	str	r3, [r7, #12]
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 80094de:	68f9      	ldr	r1, [r7, #12]
 80094e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094e2:	f7ff ff21 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80094e6:	4603      	mov	r3, r0
 80094e8:	105b      	asrs	r3, r3, #1
 80094ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094ec:	1ad3      	subs	r3, r2, r3
 80094ee:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	if (sq2scale)
 80094f0:	6a3b      	ldr	r3, [r7, #32]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d004      	beq.n	8009500 <inv_icm20948_convert_fast_sqrt_fxp+0xec>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,oneoversqrt2);
 80094f6:	69b9      	ldr	r1, [r7, #24]
 80094f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094fa:	f7ff ff15 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 80094fe:	6278      	str	r0, [r7, #36]	@ 0x24
	// Scale the number with the half of the power of 2 scaling
	if (pow2>0)
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	2b00      	cmp	r3, #0
 8009504:	dd06      	ble.n	8009514 <inv_icm20948_convert_fast_sqrt_fxp+0x100>
		xx = (xx >> (pow2>>1)); 
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	105b      	asrs	r3, r3, #1
 800950a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800950c:	fa42 f303 	asr.w	r3, r2, r3
 8009510:	627b      	str	r3, [r7, #36]	@ 0x24
 8009512:	e008      	b.n	8009526 <inv_icm20948_convert_fast_sqrt_fxp+0x112>
	else if (pow2 == -1)
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800951a:	d104      	bne.n	8009526 <inv_icm20948_convert_fast_sqrt_fxp+0x112>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,sqrt2);
 800951c:	69f9      	ldr	r1, [r7, #28]
 800951e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009520:	f7ff ff02 	bl	8009328 <inv_icm20948_convert_mult_q30_fxp>
 8009524:	6278      	str	r0, [r7, #36]	@ 0x24
	return xx;
 8009526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009528:	4618      	mov	r0, r3
 800952a:	372c      	adds	r7, #44	@ 0x2c
 800952c:	46bd      	mov	sp, r7
 800952e:	bd90      	pop	{r4, r7, pc}
 8009530:	5a82799a 	.word	0x5a82799a
 8009534:	2d413ccd 	.word	0x2d413ccd

08009538 <inv_icm20948_convert_test_limits_and_scale_fxp>:

int inv_icm20948_convert_test_limits_and_scale_fxp(long *x0_q30, int *pow)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b088      	sub	sp, #32
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
    long lowerlimit, upperlimit, oneiterlothr, oneiterhithr, zeroiterlothr, zeroiterhithr;

    // Lower Limit: ll = int32(log(2)*2^30);
    lowerlimit = 744261118L;
 8009542:	4b33      	ldr	r3, [pc, #204]	@ (8009610 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd8>)
 8009544:	61fb      	str	r3, [r7, #28]
    //Upper Limit ul = int32(log(4)*2^30);
    upperlimit = 1488522236L;
 8009546:	4b33      	ldr	r3, [pc, #204]	@ (8009614 <inv_icm20948_convert_test_limits_and_scale_fxp+0xdc>)
 8009548:	61bb      	str	r3, [r7, #24]
    //  int32(0.9*2^30)
    oneiterlothr = 966367642L;
 800954a:	4b33      	ldr	r3, [pc, #204]	@ (8009618 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe0>)
 800954c:	617b      	str	r3, [r7, #20]
    // int32(1.1*2^30)
    oneiterhithr = 1181116006L;
 800954e:	4b33      	ldr	r3, [pc, #204]	@ (800961c <inv_icm20948_convert_test_limits_and_scale_fxp+0xe4>)
 8009550:	613b      	str	r3, [r7, #16]
    // int32(0.99*2^30)
    zeroiterlothr=1063004406L;
 8009552:	4b33      	ldr	r3, [pc, #204]	@ (8009620 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe8>)
 8009554:	60fb      	str	r3, [r7, #12]
    //int32(1.01*2^30)
    zeroiterhithr=1084479242L;
 8009556:	4b33      	ldr	r3, [pc, #204]	@ (8009624 <inv_icm20948_convert_test_limits_and_scale_fxp+0xec>)
 8009558:	60bb      	str	r3, [r7, #8]

    // Scale number such that Newton Raphson iteration works best:
    // Find the power of two scaling that leaves the number in the optimal range,
    // ll <= number <= ul. Note odd powers have special scaling further below
	if (*x0_q30 > upperlimit) {
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	69ba      	ldr	r2, [r7, #24]
 8009560:	429a      	cmp	r2, r3
 8009562:	da09      	bge.n	8009578 <inv_icm20948_convert_test_limits_and_scale_fxp+0x40>
		// Halving the number will push it in the optimal range since largest value is 2
		*x0_q30 = *x0_q30>>1;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	105a      	asrs	r2, r3, #1
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	601a      	str	r2, [r3, #0]
		*pow=-1;
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	f04f 32ff 	mov.w	r2, #4294967295
 8009574:	601a      	str	r2, [r3, #0]
 8009576:	e02e      	b.n	80095d6 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
	} else if (*x0_q30 < lowerlimit) {
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	69fa      	ldr	r2, [r7, #28]
 800957e:	429a      	cmp	r2, r3
 8009580:	dd26      	ble.n	80095d0 <inv_icm20948_convert_test_limits_and_scale_fxp+0x98>
		// Find position of highest bit, counting from left, and scale number 
		*pow=inv_icm20948_convert_get_highest_bit_position((uint32_t*)x0_q30);
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f000 f850 	bl	8009628 <inv_icm20948_convert_get_highest_bit_position>
 8009588:	4603      	mov	r3, r0
 800958a:	461a      	mov	r2, r3
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	601a      	str	r2, [r3, #0]
		if (*x0_q30 >= upperlimit) {
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	69ba      	ldr	r2, [r7, #24]
 8009596:	429a      	cmp	r2, r3
 8009598:	dc0a      	bgt.n	80095b0 <inv_icm20948_convert_test_limits_and_scale_fxp+0x78>
			// Halving the number will push it in the optimal range
			*x0_q30 = *x0_q30>>1;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	105a      	asrs	r2, r3, #1
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	601a      	str	r2, [r3, #0]
			*pow=*pow-1;
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	1e5a      	subs	r2, r3, #1
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	601a      	str	r2, [r3, #0]
 80095ae:	e012      	b.n	80095d6 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
		else if (*x0_q30 < lowerlimit) {
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	69fa      	ldr	r2, [r7, #28]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	dd0d      	ble.n	80095d6 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
			// Doubling the number will push it in the optimal range
			*x0_q30 = *x0_q30<<1;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	005a      	lsls	r2, r3, #1
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	601a      	str	r2, [r3, #0]
			*pow=*pow+1;
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	601a      	str	r2, [r3, #0]
 80095ce:	e002      	b.n	80095d6 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
	} else {
		*pow = 0;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	2200      	movs	r2, #0
 80095d4:	601a      	str	r2, [r3, #0]
	}
    
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	697a      	ldr	r2, [r7, #20]
 80095dc:	429a      	cmp	r2, r3
 80095de:	dc04      	bgt.n	80095ea <inv_icm20948_convert_test_limits_and_scale_fxp+0xb2>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	693a      	ldr	r2, [r7, #16]
 80095e6:	429a      	cmp	r2, r3
 80095e8:	da01      	bge.n	80095ee <inv_icm20948_convert_test_limits_and_scale_fxp+0xb6>
        return 3; // 3 NR iterations
 80095ea:	2303      	movs	r3, #3
 80095ec:	e00c      	b.n	8009608 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	68fa      	ldr	r2, [r7, #12]
 80095f4:	429a      	cmp	r2, r3
 80095f6:	dc04      	bgt.n	8009602 <inv_icm20948_convert_test_limits_and_scale_fxp+0xca>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68ba      	ldr	r2, [r7, #8]
 80095fe:	429a      	cmp	r2, r3
 8009600:	da01      	bge.n	8009606 <inv_icm20948_convert_test_limits_and_scale_fxp+0xce>
        return 2; // 2 NR iteration
 8009602:	2302      	movs	r3, #2
 8009604:	e000      	b.n	8009608 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>

    return 1; // 1 NR iteration
 8009606:	2301      	movs	r3, #1
}
 8009608:	4618      	mov	r0, r3
 800960a:	3720      	adds	r7, #32
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	2c5c85fe 	.word	0x2c5c85fe
 8009614:	58b90bfc 	.word	0x58b90bfc
 8009618:	3999999a 	.word	0x3999999a
 800961c:	46666666 	.word	0x46666666
 8009620:	3f5c28f6 	.word	0x3f5c28f6
 8009624:	40a3d70a 	.word	0x40a3d70a

08009628 <inv_icm20948_convert_get_highest_bit_position>:
* @return highest bit position.
* \note This function performs the log2 of an interger as well. 
* \ingroup binary
**/
int16_t inv_icm20948_convert_get_highest_bit_position(uint32_t *value)
{
 8009628:	b480      	push	{r7}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
    int16_t position;
    position = 0;
 8009630:	2300      	movs	r3, #0
 8009632:	81fb      	strh	r3, [r7, #14]
    if (*value == 0) return 0;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <inv_icm20948_convert_get_highest_bit_position+0x18>
 800963c:	2300      	movs	r3, #0
 800963e:	e046      	b.n	80096ce <inv_icm20948_convert_get_highest_bit_position+0xa6>

    if ((*value & 0xFFFF0000) == 0) {
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009648:	d208      	bcs.n	800965c <inv_icm20948_convert_get_highest_bit_position+0x34>
        position += 16;
 800964a:	89fb      	ldrh	r3, [r7, #14]
 800964c:	3310      	adds	r3, #16
 800964e:	b29b      	uxth	r3, r3
 8009650:	81fb      	strh	r3, [r7, #14]
        *value=*value<<16;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	041a      	lsls	r2, r3, #16
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xFF000000) == 0) {
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009664:	d208      	bcs.n	8009678 <inv_icm20948_convert_get_highest_bit_position+0x50>
        position += 8;
 8009666:	89fb      	ldrh	r3, [r7, #14]
 8009668:	3308      	adds	r3, #8
 800966a:	b29b      	uxth	r3, r3
 800966c:	81fb      	strh	r3, [r7, #14]
        *value=*value<<8;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	021a      	lsls	r2, r3, #8
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xF0000000) == 0) {
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009680:	d208      	bcs.n	8009694 <inv_icm20948_convert_get_highest_bit_position+0x6c>
        position += 4;
 8009682:	89fb      	ldrh	r3, [r7, #14]
 8009684:	3304      	adds	r3, #4
 8009686:	b29b      	uxth	r3, r3
 8009688:	81fb      	strh	r3, [r7, #14]
        *value=*value<<4;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	011a      	lsls	r2, r3, #4
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xC0000000) == 0) {
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800969c:	d208      	bcs.n	80096b0 <inv_icm20948_convert_get_highest_bit_position+0x88>
        position += 2;
 800969e:	89fb      	ldrh	r3, [r7, #14]
 80096a0:	3302      	adds	r3, #2
 80096a2:	b29b      	uxth	r3, r3
 80096a4:	81fb      	strh	r3, [r7, #14]
        *value=*value<<2;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	009a      	lsls	r2, r3, #2
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	601a      	str	r2, [r3, #0]
    }

    // If we got too far into sign bit, shift back. Note we are using an
    // unsigned long here, so right shift is going to shift all the bits.
    if ((*value & 0x80000000)) { 
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	da08      	bge.n	80096ca <inv_icm20948_convert_get_highest_bit_position+0xa2>
        position -= 1;
 80096b8:	89fb      	ldrh	r3, [r7, #14]
 80096ba:	3b01      	subs	r3, #1
 80096bc:	b29b      	uxth	r3, r3
 80096be:	81fb      	strh	r3, [r7, #14]
        *value=*value>>1;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	085a      	lsrs	r2, r3, #1
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	601a      	str	r2, [r3, #0]
    }
    return position;
 80096ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3714      	adds	r7, #20
 80096d2:	46bd      	mov	sp, r7
 80096d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d8:	4770      	bx	lr

080096da <inv_icm20948_convert_matrix_to_quat_flt>:
        y=-y;
    return y;
}

void inv_icm20948_convert_matrix_to_quat_flt(float *R, float *q)
{
 80096da:	b590      	push	{r4, r7, lr}
 80096dc:	b08d      	sub	sp, #52	@ 0x34
 80096de:	af00      	add	r7, sp, #0
 80096e0:	6078      	str	r0, [r7, #4]
 80096e2:	6039      	str	r1, [r7, #0]
	float r11,r12,r13, r21,r22,r23, r31,r32,r33;

	r11 = R[0]; //assume matrix is stored row wise first, that is rot[1] is row 1, col 2
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	r12 = R[1];
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	62bb      	str	r3, [r7, #40]	@ 0x28
	r13 = R[2];
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	627b      	str	r3, [r7, #36]	@ 0x24

	r21 = R[3];
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	623b      	str	r3, [r7, #32]
	r22 = R[4];
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	691b      	ldr	r3, [r3, #16]
 8009700:	61fb      	str	r3, [r7, #28]
	r23 = R[5];
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	61bb      	str	r3, [r7, #24]

	r31 = R[6];
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	699b      	ldr	r3, [r3, #24]
 800970c:	617b      	str	r3, [r7, #20]
	r32 = R[7];
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	69db      	ldr	r3, [r3, #28]
 8009712:	613b      	str	r3, [r7, #16]
	r33 = R[8];
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6a1b      	ldr	r3, [r3, #32]
 8009718:	60fb      	str	r3, [r7, #12]

	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 800971a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800971e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009722:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009726:	edd7 7a07 	vldr	s15, [r7, #28]
 800972a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800972e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009732:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009736:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800973a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	edc3 7a00 	vstr	s15, [r3]
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 8009744:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8009748:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800974c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009750:	edd7 7a07 	vldr	s15, [r7, #28]
 8009754:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009758:	edd7 7a03 	vldr	s15, [r7, #12]
 800975c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	3304      	adds	r3, #4
 8009764:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8009768:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800976c:	edc3 7a00 	vstr	s15, [r3]
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 8009770:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009774:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8009778:	ee37 7a67 	vsub.f32	s14, s14, s15
 800977c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009780:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009784:	edd7 7a03 	vldr	s15, [r7, #12]
 8009788:	ee37 7a67 	vsub.f32	s14, s14, s15
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	3308      	adds	r3, #8
 8009790:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8009794:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009798:	edc3 7a00 	vstr	s15, [r3]
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 800979c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80097a0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80097a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80097a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80097ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80097b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80097b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	330c      	adds	r3, #12
 80097bc:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80097c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80097c4:	edc3 7a00 	vstr	s15, [r3]

	if(q[0] < 0.0f) q[0] = 0.0f;
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	edd3 7a00 	vldr	s15, [r3]
 80097ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80097d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097d6:	d503      	bpl.n	80097e0 <inv_icm20948_convert_matrix_to_quat_flt+0x106>
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	f04f 0200 	mov.w	r2, #0
 80097de:	601a      	str	r2, [r3, #0]
	if(q[1] < 0.0f) q[1] = 0.0f;
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	3304      	adds	r3, #4
 80097e4:	edd3 7a00 	vldr	s15, [r3]
 80097e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80097ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f0:	d504      	bpl.n	80097fc <inv_icm20948_convert_matrix_to_quat_flt+0x122>
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	3304      	adds	r3, #4
 80097f6:	f04f 0200 	mov.w	r2, #0
 80097fa:	601a      	str	r2, [r3, #0]
	if(q[2] < 0.0f) q[2] = 0.0f;
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	3308      	adds	r3, #8
 8009800:	edd3 7a00 	vldr	s15, [r3]
 8009804:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800980c:	d504      	bpl.n	8009818 <inv_icm20948_convert_matrix_to_quat_flt+0x13e>
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	3308      	adds	r3, #8
 8009812:	f04f 0200 	mov.w	r2, #0
 8009816:	601a      	str	r2, [r3, #0]
	if(q[3] < 0.0f) q[3] = 0.0f;
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	330c      	adds	r3, #12
 800981c:	edd3 7a00 	vldr	s15, [r3]
 8009820:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009828:	d504      	bpl.n	8009834 <inv_icm20948_convert_matrix_to_quat_flt+0x15a>
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	330c      	adds	r3, #12
 800982e:	f04f 0200 	mov.w	r2, #0
 8009832:	601a      	str	r2, [r3, #0]
	q[0] = sqrtf(q[0]);
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	edd3 7a00 	vldr	s15, [r3]
 800983a:	eeb0 0a67 	vmov.f32	s0, s15
 800983e:	f00f fc2b 	bl	8019098 <sqrtf>
 8009842:	eef0 7a40 	vmov.f32	s15, s0
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	edc3 7a00 	vstr	s15, [r3]
	q[1] = sqrtf(q[1]);
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	3304      	adds	r3, #4
 8009850:	edd3 7a00 	vldr	s15, [r3]
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	1d1c      	adds	r4, r3, #4
 8009858:	eeb0 0a67 	vmov.f32	s0, s15
 800985c:	f00f fc1c 	bl	8019098 <sqrtf>
 8009860:	eef0 7a40 	vmov.f32	s15, s0
 8009864:	edc4 7a00 	vstr	s15, [r4]
	q[2] = sqrtf(q[2]);
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	3308      	adds	r3, #8
 800986c:	edd3 7a00 	vldr	s15, [r3]
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	f103 0408 	add.w	r4, r3, #8
 8009876:	eeb0 0a67 	vmov.f32	s0, s15
 800987a:	f00f fc0d 	bl	8019098 <sqrtf>
 800987e:	eef0 7a40 	vmov.f32	s15, s0
 8009882:	edc4 7a00 	vstr	s15, [r4]
	q[3] = sqrtf(q[3]);
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	330c      	adds	r3, #12
 800988a:	edd3 7a00 	vldr	s15, [r3]
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	f103 040c 	add.w	r4, r3, #12
 8009894:	eeb0 0a67 	vmov.f32	s0, s15
 8009898:	f00f fbfe 	bl	8019098 <sqrtf>
 800989c:	eef0 7a40 	vmov.f32	s15, s0
 80098a0:	edc4 7a00 	vstr	s15, [r4]
	q[1] =(q[1] < 0.0f) ? q[1] = 0.0f : sqrtf(q[1]);
	q[2] =(q[2] < 0.0f) ? q[2] = 0.0f : sqrtf(q[2]);
	q[3] =(q[3] < 0.0f) ? q[3] = 0.0f : sqrtf(q[3]);
	*/
	
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	ed93 7a00 	vldr	s14, [r3]
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	3304      	adds	r3, #4
 80098ae:	edd3 7a00 	vldr	s15, [r3]
 80098b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80098b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098ba:	db51      	blt.n	8009960 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	ed93 7a00 	vldr	s14, [r3]
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	3308      	adds	r3, #8
 80098c6:	edd3 7a00 	vldr	s15, [r3]
 80098ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80098ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098d2:	db45      	blt.n	8009960 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	ed93 7a00 	vldr	s14, [r3]
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	330c      	adds	r3, #12
 80098de:	edd3 7a00 	vldr	s15, [r3]
 80098e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80098e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098ea:	db39      	blt.n	8009960 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
	{
		 q[1] = (r23 - r32)/(4.f*q[0]);
 80098ec:	ed97 7a06 	vldr	s14, [r7, #24]
 80098f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80098f4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	edd3 7a00 	vldr	s15, [r3]
 80098fe:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009902:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	3304      	adds	r3, #4
 800990a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800990e:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r31 - r13)/(4.f*q[0]);
 8009912:	ed97 7a05 	vldr	s14, [r7, #20]
 8009916:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800991a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	edd3 7a00 	vldr	s15, [r3]
 8009924:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009928:	ee27 7a87 	vmul.f32	s14, s15, s14
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	3308      	adds	r3, #8
 8009930:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009934:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r12 - r21)/(4.f*q[0]);
 8009938:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800993c:	edd7 7a08 	vldr	s15, [r7, #32]
 8009940:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	edd3 7a00 	vldr	s15, [r3]
 800994a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800994e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	330c      	adds	r3, #12
 8009956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800995a:	edc3 7a00 	vstr	s15, [r3]
 800995e:	e128      	b.n	8009bb2 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[1] >= q[0] && q[1] >= q[2] && q[1] >= q[3]) //q[1] is max
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	3304      	adds	r3, #4
 8009964:	ed93 7a00 	vldr	s14, [r3]
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	edd3 7a00 	vldr	s15, [r3]
 800996e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009976:	db55      	blt.n	8009a24 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	3304      	adds	r3, #4
 800997c:	ed93 7a00 	vldr	s14, [r3]
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	3308      	adds	r3, #8
 8009984:	edd3 7a00 	vldr	s15, [r3]
 8009988:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800998c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009990:	db48      	blt.n	8009a24 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	3304      	adds	r3, #4
 8009996:	ed93 7a00 	vldr	s14, [r3]
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	330c      	adds	r3, #12
 800999e:	edd3 7a00 	vldr	s15, [r3]
 80099a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80099a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099aa:	db3b      	blt.n	8009a24 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
	{
		 q[0] = (r23 - r32)/(4.f*q[1]);
 80099ac:	ed97 7a06 	vldr	s14, [r7, #24]
 80099b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80099b4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	3304      	adds	r3, #4
 80099bc:	edd3 7a00 	vldr	s15, [r3]
 80099c0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80099c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80099c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r12 + r21)/(4.f*q[1]);
 80099d2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80099d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80099da:	ee77 6a27 	vadd.f32	s13, s14, s15
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	3304      	adds	r3, #4
 80099e2:	edd3 7a00 	vldr	s15, [r3]
 80099e6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80099ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	3308      	adds	r3, #8
 80099f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099f6:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r31 + r13)/(4.f*q[1]);
 80099fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80099fe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8009a02:	ee77 6a27 	vadd.f32	s13, s14, s15
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	3304      	adds	r3, #4
 8009a0a:	edd3 7a00 	vldr	s15, [r3]
 8009a0e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009a12:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	330c      	adds	r3, #12
 8009a1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a1e:	edc3 7a00 	vstr	s15, [r3]
 8009a22:	e0c6      	b.n	8009bb2 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[2] >= q[0] && q[2] >= q[1] && q[2] >= q[3]) //q[2] is max
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	3308      	adds	r3, #8
 8009a28:	ed93 7a00 	vldr	s14, [r3]
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	edd3 7a00 	vldr	s15, [r3]
 8009a32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a3a:	db55      	blt.n	8009ae8 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	3308      	adds	r3, #8
 8009a40:	ed93 7a00 	vldr	s14, [r3]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	3304      	adds	r3, #4
 8009a48:	edd3 7a00 	vldr	s15, [r3]
 8009a4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a54:	db48      	blt.n	8009ae8 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	3308      	adds	r3, #8
 8009a5a:	ed93 7a00 	vldr	s14, [r3]
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	330c      	adds	r3, #12
 8009a62:	edd3 7a00 	vldr	s15, [r3]
 8009a66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a6e:	db3b      	blt.n	8009ae8 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
	{
		 q[0] = (r31 - r13)/(4.f*q[2]);
 8009a70:	ed97 7a05 	vldr	s14, [r7, #20]
 8009a74:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8009a78:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	3308      	adds	r3, #8
 8009a80:	edd3 7a00 	vldr	s15, [r3]
 8009a84:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009a88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009a8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r12 + r21)/(4.f*q[2]);
 8009a96:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8009a9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8009a9e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	3308      	adds	r3, #8
 8009aa6:	edd3 7a00 	vldr	s15, [r3]
 8009aaa:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009aae:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	3304      	adds	r3, #4
 8009ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009aba:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r23 + r32)/(4.f*q[2]);
 8009abe:	ed97 7a06 	vldr	s14, [r7, #24]
 8009ac2:	edd7 7a04 	vldr	s15, [r7, #16]
 8009ac6:	ee77 6a27 	vadd.f32	s13, s14, s15
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	3308      	adds	r3, #8
 8009ace:	edd3 7a00 	vldr	s15, [r3]
 8009ad2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009ad6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	330c      	adds	r3, #12
 8009ade:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ae2:	edc3 7a00 	vstr	s15, [r3]
 8009ae6:	e064      	b.n	8009bb2 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	330c      	adds	r3, #12
 8009aec:	ed93 7a00 	vldr	s14, [r3]
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	edd3 7a00 	vldr	s15, [r3]
 8009af6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009afe:	da00      	bge.n	8009b02 <inv_icm20948_convert_matrix_to_quat_flt+0x428>
	{
		 q[0] = (r12 - r21)/(4.f*q[3]);
		 q[1] = (r31 + r13)/(4.f*q[3]);
		 q[2] = (r23 + r32)/(4.f*q[3]);
	}
}
 8009b00:	e057      	b.n	8009bb2 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	330c      	adds	r3, #12
 8009b06:	ed93 7a00 	vldr	s14, [r3]
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	3304      	adds	r3, #4
 8009b0e:	edd3 7a00 	vldr	s15, [r3]
 8009b12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b1a:	da00      	bge.n	8009b1e <inv_icm20948_convert_matrix_to_quat_flt+0x444>
}
 8009b1c:	e049      	b.n	8009bb2 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	330c      	adds	r3, #12
 8009b22:	ed93 7a00 	vldr	s14, [r3]
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	3308      	adds	r3, #8
 8009b2a:	edd3 7a00 	vldr	s15, [r3]
 8009b2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b36:	da00      	bge.n	8009b3a <inv_icm20948_convert_matrix_to_quat_flt+0x460>
}
 8009b38:	e03b      	b.n	8009bb2 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
		 q[0] = (r12 - r21)/(4.f*q[3]);
 8009b3a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8009b3e:	edd7 7a08 	vldr	s15, [r7, #32]
 8009b42:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	330c      	adds	r3, #12
 8009b4a:	edd3 7a00 	vldr	s15, [r3]
 8009b4e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009b52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009b56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r31 + r13)/(4.f*q[3]);
 8009b60:	ed97 7a05 	vldr	s14, [r7, #20]
 8009b64:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8009b68:	ee77 6a27 	vadd.f32	s13, s14, s15
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	330c      	adds	r3, #12
 8009b70:	edd3 7a00 	vldr	s15, [r3]
 8009b74:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009b78:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	3304      	adds	r3, #4
 8009b80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b84:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r23 + r32)/(4.f*q[3]);
 8009b88:	ed97 7a06 	vldr	s14, [r7, #24]
 8009b8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009b90:	ee77 6a27 	vadd.f32	s13, s14, s15
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	330c      	adds	r3, #12
 8009b98:	edd3 7a00 	vldr	s15, [r3]
 8009b9c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009ba0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	3308      	adds	r3, #8
 8009ba8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009bac:	edc3 7a00 	vstr	s15, [r3]
}
 8009bb0:	e7ff      	b.n	8009bb2 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
 8009bb2:	bf00      	nop
 8009bb4:	3734      	adds	r7, #52	@ 0x34
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd90      	pop	{r4, r7, pc}

08009bba <inv_icm20948_convert_mult_qfix_fxp>:

long inv_icm20948_convert_mult_qfix_fxp(long a, long b, unsigned char qfix)
{
 8009bba:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009bbe:	b08a      	sub	sp, #40	@ 0x28
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6178      	str	r0, [r7, #20]
 8009bc4:	6139      	str	r1, [r7, #16]
 8009bc6:	4613      	mov	r3, r2
 8009bc8:	73fb      	strb	r3, [r7, #15]
    long long temp;
    long result;
    temp = (long long)a * b;
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	17da      	asrs	r2, r3, #31
 8009bce:	603b      	str	r3, [r7, #0]
 8009bd0:	607a      	str	r2, [r7, #4]
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	17da      	asrs	r2, r3, #31
 8009bd6:	469a      	mov	sl, r3
 8009bd8:	4693      	mov	fp, r2
 8009bda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009bde:	460b      	mov	r3, r1
 8009be0:	fb0a f203 	mul.w	r2, sl, r3
 8009be4:	4603      	mov	r3, r0
 8009be6:	fb03 f30b 	mul.w	r3, r3, fp
 8009bea:	4413      	add	r3, r2
 8009bec:	4602      	mov	r2, r0
 8009bee:	fba2 890a 	umull	r8, r9, r2, sl
 8009bf2:	444b      	add	r3, r9
 8009bf4:	4699      	mov	r9, r3
 8009bf6:	e9c7 8908 	strd	r8, r9, [r7, #32]
 8009bfa:	e9c7 8908 	strd	r8, r9, [r7, #32]
    result = (long)(temp >> qfix);
 8009bfe:	7bf9      	ldrb	r1, [r7, #15]
 8009c00:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009c04:	f1c1 0620 	rsb	r6, r1, #32
 8009c08:	f1b1 0020 	subs.w	r0, r1, #32
 8009c0c:	fa22 f401 	lsr.w	r4, r2, r1
 8009c10:	fa03 f606 	lsl.w	r6, r3, r6
 8009c14:	ea44 0406 	orr.w	r4, r4, r6
 8009c18:	d402      	bmi.n	8009c20 <inv_icm20948_convert_mult_qfix_fxp+0x66>
 8009c1a:	fa43 f000 	asr.w	r0, r3, r0
 8009c1e:	4304      	orrs	r4, r0
 8009c20:	fa43 f501 	asr.w	r5, r3, r1
 8009c24:	4623      	mov	r3, r4
 8009c26:	61fb      	str	r3, [r7, #28]
    return result;
 8009c28:	69fb      	ldr	r3, [r7, #28]
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3728      	adds	r7, #40	@ 0x28
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009c34:	4770      	bx	lr

08009c36 <invn_convert_mult_q29_fxp>:

static long invn_convert_mult_q29_fxp(long a_q29, long b_q29)
{
 8009c36:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8009c3a:	b087      	sub	sp, #28
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q29 * b_q29;
 8009c42:	6879      	ldr	r1, [r7, #4]
 8009c44:	17c8      	asrs	r0, r1, #31
 8009c46:	4688      	mov	r8, r1
 8009c48:	4681      	mov	r9, r0
 8009c4a:	6839      	ldr	r1, [r7, #0]
 8009c4c:	17c8      	asrs	r0, r1, #31
 8009c4e:	460c      	mov	r4, r1
 8009c50:	4605      	mov	r5, r0
 8009c52:	fb04 f009 	mul.w	r0, r4, r9
 8009c56:	fb08 f105 	mul.w	r1, r8, r5
 8009c5a:	4401      	add	r1, r0
 8009c5c:	fba8 2304 	umull	r2, r3, r8, r4
 8009c60:	4419      	add	r1, r3
 8009c62:	460b      	mov	r3, r1
 8009c64:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8009c68:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 29);
 8009c6c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009c70:	f04f 0200 	mov.w	r2, #0
 8009c74:	f04f 0300 	mov.w	r3, #0
 8009c78:	0f42      	lsrs	r2, r0, #29
 8009c7a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8009c7e:	174b      	asrs	r3, r1, #29
 8009c80:	4613      	mov	r3, r2
 8009c82:	60fb      	str	r3, [r7, #12]
	return result;
 8009c84:	68fb      	ldr	r3, [r7, #12]

}
 8009c86:	4618      	mov	r0, r3
 8009c88:	371c      	adds	r7, #28
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8009c90:	4770      	bx	lr

08009c92 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>:

void inv_icm20948_convert_quat_to_col_major_matrix_fxp(const long *quat_q30, long *rot_q30)
{
 8009c92:	b590      	push	{r4, r7, lr}
 8009c94:	b083      	sub	sp, #12
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	6078      	str	r0, [r7, #4]
 8009c9a:	6039      	str	r1, [r7, #0]
	//Use q29 in order to skip a multiplication by 2
    rot_q30[0] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	3304      	adds	r3, #4
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	3304      	adds	r3, #4
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4619      	mov	r1, r3
 8009caa:	4610      	mov	r0, r2
 8009cac:	f7ff ffc3 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009cb0:	4604      	mov	r4, r0
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4619      	mov	r1, r3
 8009cbc:	4610      	mov	r0, r2
 8009cbe:	f7ff ffba 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	4423      	add	r3, r4
 8009cc6:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
    rot_q30[0] =
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	601a      	str	r2, [r3, #0]
    rot_q30[1] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	3304      	adds	r3, #4
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	3308      	adds	r3, #8
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4619      	mov	r1, r3
 8009cdc:	4610      	mov	r0, r2
 8009cde:	f7ff ffaa 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009ce2:	4604      	mov	r4, r0
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	330c      	adds	r3, #12
 8009ce8:	681a      	ldr	r2, [r3, #0]
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4619      	mov	r1, r3
 8009cf0:	4610      	mov	r0, r2
 8009cf2:	f7ff ffa0 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009cf6:	4602      	mov	r2, r0
    rot_q30[1] =
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	3304      	adds	r3, #4
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8009cfc:	1aa2      	subs	r2, r4, r2
    rot_q30[1] =
 8009cfe:	601a      	str	r2, [r3, #0]
    rot_q30[2] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	3304      	adds	r3, #4
 8009d04:	681a      	ldr	r2, [r3, #0]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	330c      	adds	r3, #12
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	4610      	mov	r0, r2
 8009d10:	f7ff ff91 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009d14:	4604      	mov	r4, r0
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	3308      	adds	r3, #8
 8009d1a:	681a      	ldr	r2, [r3, #0]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4619      	mov	r1, r3
 8009d22:	4610      	mov	r0, r2
 8009d24:	f7ff ff87 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009d28:	4602      	mov	r2, r0
    rot_q30[2] =
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	3308      	adds	r3, #8
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8009d2e:	4422      	add	r2, r4
    rot_q30[2] =
 8009d30:	601a      	str	r2, [r3, #0]
    rot_q30[3] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	3304      	adds	r3, #4
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	3308      	adds	r3, #8
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4619      	mov	r1, r3
 8009d40:	4610      	mov	r0, r2
 8009d42:	f7ff ff78 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009d46:	4604      	mov	r4, r0
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	330c      	adds	r3, #12
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	4619      	mov	r1, r3
 8009d54:	4610      	mov	r0, r2
 8009d56:	f7ff ff6e 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009d5a:	4602      	mov	r2, r0
    rot_q30[3] =
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	330c      	adds	r3, #12
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8009d60:	4422      	add	r2, r4
    rot_q30[3] =
 8009d62:	601a      	str	r2, [r3, #0]
    rot_q30[4] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	3308      	adds	r3, #8
 8009d68:	681a      	ldr	r2, [r3, #0]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	3308      	adds	r3, #8
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	4619      	mov	r1, r3
 8009d72:	4610      	mov	r0, r2
 8009d74:	f7ff ff5f 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009d78:	4604      	mov	r4, r0
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4619      	mov	r1, r3
 8009d84:	4610      	mov	r0, r2
 8009d86:	f7ff ff56 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	18e2      	adds	r2, r4, r3
    rot_q30[4] =
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	3310      	adds	r3, #16
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8009d92:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[4] =
 8009d96:	601a      	str	r2, [r3, #0]
    rot_q30[5] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	3308      	adds	r3, #8
 8009d9c:	681a      	ldr	r2, [r3, #0]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	330c      	adds	r3, #12
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4619      	mov	r1, r3
 8009da6:	4610      	mov	r0, r2
 8009da8:	f7ff ff45 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009dac:	4604      	mov	r4, r0
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	3304      	adds	r3, #4
 8009db2:	681a      	ldr	r2, [r3, #0]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	4619      	mov	r1, r3
 8009dba:	4610      	mov	r0, r2
 8009dbc:	f7ff ff3b 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009dc0:	4602      	mov	r2, r0
    rot_q30[5] =
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	3314      	adds	r3, #20
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8009dc6:	1aa2      	subs	r2, r4, r2
    rot_q30[5] =
 8009dc8:	601a      	str	r2, [r3, #0]
    rot_q30[6] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	3304      	adds	r3, #4
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	330c      	adds	r3, #12
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	4610      	mov	r0, r2
 8009dda:	f7ff ff2c 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009dde:	4604      	mov	r4, r0
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	3308      	adds	r3, #8
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4619      	mov	r1, r3
 8009dec:	4610      	mov	r0, r2
 8009dee:	f7ff ff22 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009df2:	4602      	mov	r2, r0
    rot_q30[6] =
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	3318      	adds	r3, #24
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8009df8:	1aa2      	subs	r2, r4, r2
    rot_q30[6] =
 8009dfa:	601a      	str	r2, [r3, #0]
    rot_q30[7] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	3308      	adds	r3, #8
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	330c      	adds	r3, #12
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4619      	mov	r1, r3
 8009e0a:	4610      	mov	r0, r2
 8009e0c:	f7ff ff13 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009e10:	4604      	mov	r4, r0
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	3304      	adds	r3, #4
 8009e16:	681a      	ldr	r2, [r3, #0]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	4610      	mov	r0, r2
 8009e20:	f7ff ff09 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009e24:	4602      	mov	r2, r0
    rot_q30[7] =
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	331c      	adds	r3, #28
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8009e2a:	4422      	add	r2, r4
    rot_q30[7] =
 8009e2c:	601a      	str	r2, [r3, #0]
    rot_q30[8] =
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	330c      	adds	r3, #12
 8009e32:	681a      	ldr	r2, [r3, #0]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	330c      	adds	r3, #12
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4619      	mov	r1, r3
 8009e3c:	4610      	mov	r0, r2
 8009e3e:	f7ff fefa 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009e42:	4604      	mov	r4, r0
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681a      	ldr	r2, [r3, #0]
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	4610      	mov	r0, r2
 8009e50:	f7ff fef1 	bl	8009c36 <invn_convert_mult_q29_fxp>
 8009e54:	4603      	mov	r3, r0
 8009e56:	18e2      	adds	r2, r4, r3
    rot_q30[8] =
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	3320      	adds	r3, #32
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8009e5c:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[8] =
 8009e60:	601a      	str	r2, [r3, #0]
}
 8009e62:	bf00      	nop
 8009e64:	370c      	adds	r7, #12
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd90      	pop	{r4, r7, pc}

08009e6a <invn_convert_mult_q15_fxp>:

static long invn_convert_mult_q15_fxp(long a_q15, long b_q15)
{
 8009e6a:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8009e6e:	b085      	sub	sp, #20
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 8009e76:	6879      	ldr	r1, [r7, #4]
 8009e78:	17c8      	asrs	r0, r1, #31
 8009e7a:	4688      	mov	r8, r1
 8009e7c:	4681      	mov	r9, r0
 8009e7e:	6839      	ldr	r1, [r7, #0]
 8009e80:	17c8      	asrs	r0, r1, #31
 8009e82:	460c      	mov	r4, r1
 8009e84:	4605      	mov	r5, r0
 8009e86:	fb04 f009 	mul.w	r0, r4, r9
 8009e8a:	fb08 f105 	mul.w	r1, r8, r5
 8009e8e:	4401      	add	r1, r0
 8009e90:	fba8 2304 	umull	r2, r3, r8, r4
 8009e94:	4419      	add	r1, r3
 8009e96:	460b      	mov	r3, r1
 8009e98:	f04f 0000 	mov.w	r0, #0
 8009e9c:	f04f 0100 	mov.w	r1, #0
 8009ea0:	0bd0      	lsrs	r0, r2, #15
 8009ea2:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8009ea6:	13d9      	asrs	r1, r3, #15
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	60fb      	str	r3, [r7, #12]
	return out;
 8009eac:	68fb      	ldr	r3, [r7, #12]
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3714      	adds	r7, #20
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8009eb8:	4770      	bx	lr

08009eba <invn_convert_inv_sqrt_q15_fxp>:

static long invn_convert_inv_sqrt_q15_fxp(long x_q15)
{
 8009eba:	b580      	push	{r7, lr}
 8009ebc:	b08a      	sub	sp, #40	@ 0x28
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	6078      	str	r0, [r7, #4]
    long oneoversqrt2 = 23170L; // int32(2^15*1/sqrt(2))
 8009ec2:	f645 2382 	movw	r3, #23170	@ 0x5a82
 8009ec6:	61bb      	str	r3, [r7, #24]
    long oneandhalf = 49152L; // int32(1.5*2^15);
 8009ec8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8009ecc:	617b      	str	r3, [r7, #20]
    long upperlimit = 45426; // int32(log(4)*2^15);
 8009ece:	f24b 1372 	movw	r3, #45426	@ 0xb172
 8009ed2:	613b      	str	r3, [r7, #16]
    long lowerlimit = 22713; // int32(log(2)*2^15); 
 8009ed4:	f645 03b9 	movw	r3, #22713	@ 0x58b9
 8009ed8:	60fb      	str	r3, [r7, #12]
    long xx, x0_2, invsqrtx;
    int pow2;

    if (x_q15 <= 0)
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	dc01      	bgt.n	8009ee4 <invn_convert_inv_sqrt_q15_fxp+0x2a>
        return 0L;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	e07c      	b.n	8009fde <invn_convert_inv_sqrt_q15_fxp+0x124>

    pow2 = 0;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	61fb      	str	r3, [r7, #28]
    xx = x_q15;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	627b      	str	r3, [r7, #36]	@ 0x24
    if (xx > upperlimit) {
 8009eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	dd0d      	ble.n	8009f10 <invn_convert_inv_sqrt_q15_fxp+0x56>
downscale:
 8009ef4:	bf00      	nop
        if (xx > upperlimit) {
 8009ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ef8:	693b      	ldr	r3, [r7, #16]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	dd18      	ble.n	8009f30 <invn_convert_inv_sqrt_q15_fxp+0x76>
            xx = xx/2;
 8009efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f00:	0fda      	lsrs	r2, r3, #31
 8009f02:	4413      	add	r3, r2
 8009f04:	105b      	asrs	r3, r3, #1
 8009f06:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 - 1;
 8009f08:	69fb      	ldr	r3, [r7, #28]
 8009f0a:	3b01      	subs	r3, #1
 8009f0c:	61fb      	str	r3, [r7, #28]
            goto downscale;
 8009f0e:	e7f2      	b.n	8009ef6 <invn_convert_inv_sqrt_q15_fxp+0x3c>
        }
        goto newton_raphson;
    }

    if (xx < lowerlimit) {
 8009f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	da0d      	bge.n	8009f34 <invn_convert_inv_sqrt_q15_fxp+0x7a>
upscale:
 8009f18:	bf00      	nop
        if (xx < lowerlimit) {
 8009f1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	429a      	cmp	r2, r3
 8009f20:	da0a      	bge.n	8009f38 <invn_convert_inv_sqrt_q15_fxp+0x7e>
            xx = xx*2;
 8009f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f24:	005b      	lsls	r3, r3, #1
 8009f26:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 + 1;
 8009f28:	69fb      	ldr	r3, [r7, #28]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	61fb      	str	r3, [r7, #28]
            goto upscale;
 8009f2e:	e7f4      	b.n	8009f1a <invn_convert_inv_sqrt_q15_fxp+0x60>
        goto newton_raphson;
 8009f30:	bf00      	nop
 8009f32:	e002      	b.n	8009f3a <invn_convert_inv_sqrt_q15_fxp+0x80>
        }
        goto newton_raphson;
    }

newton_raphson:
 8009f34:	bf00      	nop
 8009f36:	e000      	b.n	8009f3a <invn_convert_inv_sqrt_q15_fxp+0x80>
        goto newton_raphson;
 8009f38:	bf00      	nop
    // 3 NR iterations. In some cases second and/or third iteration may not be needed, however
    // for code simplicity always iterate three times. Fourth iteration is below bit precision.
    x0_2 = xx >>1;
 8009f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3c:	105b      	asrs	r3, r3, #1
 8009f3e:	60bb      	str	r3, [r7, #8]
    xx = oneandhalf - x0_2;
 8009f40:	697a      	ldr	r2, [r7, #20]
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	1ad3      	subs	r3, r2, r3
 8009f46:	627b      	str	r3, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8009f48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009f4c:	f7ff ff8d 	bl	8009e6a <invn_convert_mult_q15_fxp>
 8009f50:	4603      	mov	r3, r0
 8009f52:	4619      	mov	r1, r3
 8009f54:	68b8      	ldr	r0, [r7, #8]
 8009f56:	f7ff ff88 	bl	8009e6a <invn_convert_mult_q15_fxp>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	1a9b      	subs	r3, r3, r2
 8009f60:	4619      	mov	r1, r3
 8009f62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009f64:	f7ff ff81 	bl	8009e6a <invn_convert_mult_q15_fxp>
 8009f68:	6278      	str	r0, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8009f6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f6c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009f6e:	f7ff ff7c 	bl	8009e6a <invn_convert_mult_q15_fxp>
 8009f72:	4603      	mov	r3, r0
 8009f74:	4619      	mov	r1, r3
 8009f76:	68b8      	ldr	r0, [r7, #8]
 8009f78:	f7ff ff77 	bl	8009e6a <invn_convert_mult_q15_fxp>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	1a9b      	subs	r3, r3, r2
 8009f82:	4619      	mov	r1, r3
 8009f84:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009f86:	f7ff ff70 	bl	8009e6a <invn_convert_mult_q15_fxp>
 8009f8a:	6278      	str	r0, [r7, #36]	@ 0x24

    if (pow2 & 1) { // This checks if the number is even or odd.
 8009f8c:	69fb      	ldr	r3, [r7, #28]
 8009f8e:	f003 0301 	and.w	r3, r3, #1
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d009      	beq.n	8009faa <invn_convert_inv_sqrt_q15_fxp+0xf0>
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 8009f96:	69fb      	ldr	r3, [r7, #28]
 8009f98:	105b      	asrs	r3, r3, #1
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	61fb      	str	r3, [r7, #28]
        invsqrtx = (invn_convert_mult_q15_fxp(xx,oneoversqrt2));
 8009f9e:	69b9      	ldr	r1, [r7, #24]
 8009fa0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009fa2:	f7ff ff62 	bl	8009e6a <invn_convert_mult_q15_fxp>
 8009fa6:	6238      	str	r0, [r7, #32]
 8009fa8:	e004      	b.n	8009fb4 <invn_convert_inv_sqrt_q15_fxp+0xfa>
    }
    else {
        pow2 = pow2>>1;
 8009faa:	69fb      	ldr	r3, [r7, #28]
 8009fac:	105b      	asrs	r3, r3, #1
 8009fae:	61fb      	str	r3, [r7, #28]
        invsqrtx =  xx;
 8009fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb2:	623b      	str	r3, [r7, #32]
    }

    if (pow2 < 0)
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	da08      	bge.n	8009fcc <invn_convert_inv_sqrt_q15_fxp+0x112>
        invsqrtx = invsqrtx>>ABS(pow2);
 8009fba:	69fb      	ldr	r3, [r7, #28]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	bfb8      	it	lt
 8009fc0:	425b      	neglt	r3, r3
 8009fc2:	6a3a      	ldr	r2, [r7, #32]
 8009fc4:	fa42 f303 	asr.w	r3, r2, r3
 8009fc8:	623b      	str	r3, [r7, #32]
 8009fca:	e007      	b.n	8009fdc <invn_convert_inv_sqrt_q15_fxp+0x122>
    else if (pow2>0)
 8009fcc:	69fb      	ldr	r3, [r7, #28]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	dd04      	ble.n	8009fdc <invn_convert_inv_sqrt_q15_fxp+0x122>
        invsqrtx = invsqrtx <<pow2;
 8009fd2:	6a3a      	ldr	r2, [r7, #32]
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8009fda:	623b      	str	r3, [r7, #32]

    return invsqrtx;
 8009fdc:	6a3b      	ldr	r3, [r7, #32]
}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	3728      	adds	r7, #40	@ 0x28
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}

08009fe6 <invn_convert_inverse_q15_fxp>:

static long invn_convert_inverse_q15_fxp(long x_q15)
{
 8009fe6:	b580      	push	{r7, lr}
 8009fe8:	b084      	sub	sp, #16
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	6078      	str	r0, [r7, #4]
    long y;
    int negx;

	if (x_q15 == 0) {
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d103      	bne.n	8009ffc <invn_convert_inverse_q15_fxp+0x16>
		y = 0L;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	60fb      	str	r3, [r7, #12]
		return y;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	e028      	b.n	800a04e <invn_convert_inverse_q15_fxp+0x68>
	}

    negx=0;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	60bb      	str	r3, [r7, #8]
    if (x_q15 < 0 ) {
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2b00      	cmp	r3, #0
 800a004:	da04      	bge.n	800a010 <invn_convert_inverse_q15_fxp+0x2a>
        x_q15 = -x_q15;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	425b      	negs	r3, r3
 800a00a:	607b      	str	r3, [r7, #4]
        negx = 1;
 800a00c:	2301      	movs	r3, #1
 800a00e:	60bb      	str	r3, [r7, #8]
    }

	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a016:	db0a      	blt.n	800a02e <invn_convert_inverse_q15_fxp+0x48>
        if (negx)
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d003      	beq.n	800a026 <invn_convert_inverse_q15_fxp+0x40>
            y=-1L;
 800a01e:	f04f 33ff 	mov.w	r3, #4294967295
 800a022:	60fb      	str	r3, [r7, #12]
 800a024:	e001      	b.n	800a02a <invn_convert_inverse_q15_fxp+0x44>
        else
            y = 1L;
 800a026:	2301      	movs	r3, #1
 800a028:	60fb      	str	r3, [r7, #12]
		return y;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	e00f      	b.n	800a04e <invn_convert_inverse_q15_fxp+0x68>
	}

    y = invn_convert_inv_sqrt_q15_fxp(x_q15); // sqrt(y)
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f7ff ff43 	bl	8009eba <invn_convert_inv_sqrt_q15_fxp>
 800a034:	60f8      	str	r0, [r7, #12]
    y = invn_convert_mult_q15_fxp(y, y);
 800a036:	68f9      	ldr	r1, [r7, #12]
 800a038:	68f8      	ldr	r0, [r7, #12]
 800a03a:	f7ff ff16 	bl	8009e6a <invn_convert_mult_q15_fxp>
 800a03e:	60f8      	str	r0, [r7, #12]

    if (negx)
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d002      	beq.n	800a04c <invn_convert_inverse_q15_fxp+0x66>
        y=-y;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	425b      	negs	r3, r3
 800a04a:	60fb      	str	r3, [r7, #12]
    return y;
 800a04c:	68fb      	ldr	r3, [r7, #12]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
	...

0800a058 <inv_icm20948_math_atan2_q15_fxp>:

long inv_icm20948_math_atan2_q15_fxp(long y_q15, long x_q15)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b08a      	sub	sp, #40	@ 0x28
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	6039      	str	r1, [r7, #0]
    long absy, absx, maxABS, tmp, tmp2, tmp3, Z, angle;
    static long constA7[4] = {32740, -10503,  4751, -1254}; // int32(2^15*[0.999133448222780 -0.320533292381664 0.144982490144465,-0.038254464970299]); %7th order
    static long PI15 = 102944; // int32(2^15*pi): pi in Q15

    absx=ABS(x_q15);
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	2b00      	cmp	r3, #0
 800a066:	bfb8      	it	lt
 800a068:	425b      	neglt	r3, r3
 800a06a:	623b      	str	r3, [r7, #32]
    absy=ABS(y_q15);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	bfb8      	it	lt
 800a072:	425b      	neglt	r3, r3
 800a074:	627b      	str	r3, [r7, #36]	@ 0x24

    maxABS=MAX(absx, absy);
 800a076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a078:	6a3b      	ldr	r3, [r7, #32]
 800a07a:	4293      	cmp	r3, r2
 800a07c:	bfb8      	it	lt
 800a07e:	4613      	movlt	r3, r2
 800a080:	61fb      	str	r3, [r7, #28]
    // SCALE arguments down to protect from roundoff loss due to 1/x operation.
    //% Threshold for scaling found by numericaly simulating arguments
    //% to yield optimal (minimal) error of less than 0.01 deg through
    //% entire range (for Chebycheff order 7).
//    while ( maxABS >> 13) {  --> Or it can be done this way if DMP code is more efficient
    while ( maxABS > 8192L) {
 800a082:	e00e      	b.n	800a0a2 <inv_icm20948_math_atan2_q15_fxp+0x4a>
            maxABS=maxABS/2;
 800a084:	69fb      	ldr	r3, [r7, #28]
 800a086:	0fda      	lsrs	r2, r3, #31
 800a088:	4413      	add	r3, r2
 800a08a:	105b      	asrs	r3, r3, #1
 800a08c:	61fb      	str	r3, [r7, #28]
            absx=absx/2;
 800a08e:	6a3b      	ldr	r3, [r7, #32]
 800a090:	0fda      	lsrs	r2, r3, #31
 800a092:	4413      	add	r3, r2
 800a094:	105b      	asrs	r3, r3, #1
 800a096:	623b      	str	r3, [r7, #32]
            absy=absy/2;
 800a098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a09a:	0fda      	lsrs	r2, r3, #31
 800a09c:	4413      	add	r3, r2
 800a09e:	105b      	asrs	r3, r3, #1
 800a0a0:	627b      	str	r3, [r7, #36]	@ 0x24
    while ( maxABS > 8192L) {
 800a0a2:	69fb      	ldr	r3, [r7, #28]
 800a0a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0a8:	dcec      	bgt.n	800a084 <inv_icm20948_math_atan2_q15_fxp+0x2c>
    }

    {
        if (absx >= absy) // (0, pi/4]: tmp = abs(y)/abs(x);
 800a0aa:	6a3a      	ldr	r2, [r7, #32]
 800a0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	db09      	blt.n	800a0c6 <inv_icm20948_math_atan2_q15_fxp+0x6e>
            tmp = invn_convert_mult_q15_fxp(absy, invn_convert_inverse_q15_fxp(absx));
 800a0b2:	6a38      	ldr	r0, [r7, #32]
 800a0b4:	f7ff ff97 	bl	8009fe6 <invn_convert_inverse_q15_fxp>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	4619      	mov	r1, r3
 800a0bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a0be:	f7ff fed4 	bl	8009e6a <invn_convert_mult_q15_fxp>
 800a0c2:	61b8      	str	r0, [r7, #24]
 800a0c4:	e008      	b.n	800a0d8 <inv_icm20948_math_atan2_q15_fxp+0x80>
        else             // (pi/4, pi/2): tmp = abs(x)/abs(y);
            tmp = invn_convert_mult_q15_fxp(absx, invn_convert_inverse_q15_fxp(absy));
 800a0c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a0c8:	f7ff ff8d 	bl	8009fe6 <invn_convert_inverse_q15_fxp>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	4619      	mov	r1, r3
 800a0d0:	6a38      	ldr	r0, [r7, #32]
 800a0d2:	f7ff feca 	bl	8009e6a <invn_convert_mult_q15_fxp>
 800a0d6:	61b8      	str	r0, [r7, #24]

        tmp2=invn_convert_mult_q15_fxp(tmp, tmp);
 800a0d8:	69b9      	ldr	r1, [r7, #24]
 800a0da:	69b8      	ldr	r0, [r7, #24]
 800a0dc:	f7ff fec5 	bl	8009e6a <invn_convert_mult_q15_fxp>
 800a0e0:	6138      	str	r0, [r7, #16]
         // Alternatively:
        tmp3 = invn_convert_mult_q15_fxp(constA7[3], tmp2);
 800a0e2:	4b27      	ldr	r3, [pc, #156]	@ (800a180 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	6939      	ldr	r1, [r7, #16]
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	f7ff febe 	bl	8009e6a <invn_convert_mult_q15_fxp>
 800a0ee:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 800a0f0:	4b23      	ldr	r3, [pc, #140]	@ (800a180 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 800a0f2:	689a      	ldr	r2, [r3, #8]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	4413      	add	r3, r2
 800a0f8:	6939      	ldr	r1, [r7, #16]
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f7ff feb5 	bl	8009e6a <invn_convert_mult_q15_fxp>
 800a100:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 800a102:	4b1f      	ldr	r3, [pc, #124]	@ (800a180 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 800a104:	685a      	ldr	r2, [r3, #4]
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	4413      	add	r3, r2
 800a10a:	6939      	ldr	r1, [r7, #16]
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7ff feac 	bl	8009e6a <invn_convert_mult_q15_fxp>
 800a112:	60f8      	str	r0, [r7, #12]
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 800a114:	4b1a      	ldr	r3, [pc, #104]	@ (800a180 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 800a116:	681a      	ldr	r2, [r3, #0]
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	4413      	add	r3, r2
 800a11c:	69b9      	ldr	r1, [r7, #24]
 800a11e:	4618      	mov	r0, r3
 800a120:	f7ff fea3 	bl	8009e6a <invn_convert_mult_q15_fxp>
 800a124:	6178      	str	r0, [r7, #20]

        if (absx < absy)
 800a126:	6a3a      	ldr	r2, [r7, #32]
 800a128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12a:	429a      	cmp	r2, r3
 800a12c:	da08      	bge.n	800a140 <inv_icm20948_math_atan2_q15_fxp+0xe8>
            Z = PI15/2 - Z;
 800a12e:	4b15      	ldr	r3, [pc, #84]	@ (800a184 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	0fda      	lsrs	r2, r3, #31
 800a134:	4413      	add	r3, r2
 800a136:	105b      	asrs	r3, r3, #1
 800a138:	461a      	mov	r2, r3
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	617b      	str	r3, [r7, #20]

        if (x_q15 < 0) { // second and third quadrant
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	2b00      	cmp	r3, #0
 800a144:	da0e      	bge.n	800a164 <inv_icm20948_math_atan2_q15_fxp+0x10c>
            if (y_q15 < 0)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	da05      	bge.n	800a158 <inv_icm20948_math_atan2_q15_fxp+0x100>
                Z = -PI15 + Z;
 800a14c:	4b0d      	ldr	r3, [pc, #52]	@ (800a184 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	697a      	ldr	r2, [r7, #20]
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	617b      	str	r3, [r7, #20]
 800a156:	e00b      	b.n	800a170 <inv_icm20948_math_atan2_q15_fxp+0x118>
            else
                Z = PI15 - Z;
 800a158:	4b0a      	ldr	r3, [pc, #40]	@ (800a184 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	1ad3      	subs	r3, r2, r3
 800a160:	617b      	str	r3, [r7, #20]
 800a162:	e005      	b.n	800a170 <inv_icm20948_math_atan2_q15_fxp+0x118>
        }
        else { // fourth quadrant
            if (y_q15 < 0)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2b00      	cmp	r3, #0
 800a168:	da02      	bge.n	800a170 <inv_icm20948_math_atan2_q15_fxp+0x118>
                Z = -Z;
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	425b      	negs	r3, r3
 800a16e:	617b      	str	r3, [r7, #20]
        }
        angle = Z; // Note the result is angle in radians, expressed in Q15.
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	60bb      	str	r3, [r7, #8]
    }
    return angle;
 800a174:	68bb      	ldr	r3, [r7, #8]
}
 800a176:	4618      	mov	r0, r3
 800a178:	3728      	adds	r7, #40	@ 0x28
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}
 800a17e:	bf00      	nop
 800a180:	2000020c 	.word	0x2000020c
 800a184:	2000021c 	.word	0x2000021c

0800a188 <inv_icm20948_convert_int16_to_big8>:

uint8_t *inv_icm20948_convert_int16_to_big8(int16_t x, uint8_t *big8)
{
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	4603      	mov	r3, r0
 800a190:	6039      	str	r1, [r7, #0]
 800a192:	80fb      	strh	r3, [r7, #6]
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 800a194:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a198:	121b      	asrs	r3, r3, #8
 800a19a:	b21b      	sxth	r3, r3
 800a19c:	b2da      	uxtb	r2, r3
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)(x & 0xff);
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	88fa      	ldrh	r2, [r7, #6]
 800a1a8:	b2d2      	uxtb	r2, r2
 800a1aa:	701a      	strb	r2, [r3, #0]
    return big8;
 800a1ac:	683b      	ldr	r3, [r7, #0]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	370c      	adds	r7, #12
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr

0800a1ba <inv_icm20948_convert_int32_to_big8>:

uint8_t *inv_icm20948_convert_int32_to_big8(int32_t x, uint8_t *big8)
{
 800a1ba:	b480      	push	{r7}
 800a1bc:	b083      	sub	sp, #12
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
 800a1c2:	6039      	str	r1, [r7, #0]
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	161b      	asrs	r3, r3, #24
 800a1c8:	b2da      	uxtb	r2, r3
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	141a      	asrs	r2, r3, #16
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	3301      	adds	r3, #1
 800a1d6:	b2d2      	uxtb	r2, r2
 800a1d8:	701a      	strb	r2, [r3, #0]
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	121a      	asrs	r2, r3, #8
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	3302      	adds	r3, #2
 800a1e2:	b2d2      	uxtb	r2, r2
 800a1e4:	701a      	strb	r2, [r3, #0]
    big8[3] = (uint8_t)(x & 0xff);
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	3303      	adds	r3, #3
 800a1ea:	687a      	ldr	r2, [r7, #4]
 800a1ec:	b2d2      	uxtb	r2, r2
 800a1ee:	701a      	strb	r2, [r3, #0]
    return big8;
 800a1f0:	683b      	ldr	r3, [r7, #0]
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	370c      	adds	r7, #12
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr

0800a1fe <inv_icm20948_convert_big8_to_int32>:

int32_t inv_icm20948_convert_big8_to_int32(const uint8_t *big8)
{
 800a1fe:	b480      	push	{r7}
 800a200:	b085      	sub	sp, #20
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
    int32_t x;
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	061a      	lsls	r2, r3, #24
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	3301      	adds	r3, #1
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	041b      	lsls	r3, r3, #16
 800a214:	431a      	orrs	r2, r3
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	3302      	adds	r3, #2
 800a21a:	781b      	ldrb	r3, [r3, #0]
 800a21c:	021b      	lsls	r3, r3, #8
 800a21e:	4313      	orrs	r3, r2
        | ((int32_t)big8[3]);
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	3203      	adds	r2, #3
 800a224:	7812      	ldrb	r2, [r2, #0]
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 800a226:	4313      	orrs	r3, r2
 800a228:	60fb      	str	r3, [r7, #12]
    return x;
 800a22a:	68fb      	ldr	r3, [r7, #12]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3714      	adds	r7, #20
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <inv_icm20948_load_firmware>:

/** Loads the dmp firmware for the icm20948 part.
* @param[in] dmp_image_sram Load DMP3 image from SRAM.
*/
int inv_icm20948_load_firmware(struct inv_icm20948 * s, const unsigned char *dmp3_image, unsigned int dmp3_image_size)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	60b9      	str	r1, [r7, #8]
 800a242:	607a      	str	r2, [r7, #4]
	return inv_icm20948_firmware_load(s, dmp3_image, dmp3_image_size, DMP_LOAD_START);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	b29a      	uxth	r2, r3
 800a248:	2390      	movs	r3, #144	@ 0x90
 800a24a:	68b9      	ldr	r1, [r7, #8]
 800a24c:	68f8      	ldr	r0, [r7, #12]
 800a24e:	f000 ff4a 	bl	800b0e6 <inv_icm20948_firmware_load>
 800a252:	4603      	mov	r3, r0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <inv_icm20948_get_dmp_start_address>:

/** Loads the dmp firmware for the icm20948 part.
* @param[out] dmp_cnfg The config item
*/
void inv_icm20948_get_dmp_start_address(struct inv_icm20948 * s, unsigned short *dmp_cnfg)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
 800a264:	6039      	str	r1, [r7, #0]

	(void)s;

	*dmp_cnfg = DMP_START_ADDRESS;
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a26c:	801a      	strh	r2, [r3, #0]
}
 800a26e:	bf00      	nop
 800a270:	370c      	adds	r7, #12
 800a272:	46bd      	mov	sp, r7
 800a274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a278:	4770      	bx	lr

0800a27a <dmp_icm20948_set_data_output_control1>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - enable/disable data output in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_output_control1(struct inv_icm20948 * s, int output_mask)
{
 800a27a:	b580      	push	{r7, lr}
 800a27c:	b084      	sub	sp, #16
 800a27e:	af00      	add	r7, sp, #0
 800a280:	6078      	str	r0, [r7, #4]
 800a282:	6039      	str	r1, [r7, #0]
  
    int result;
    unsigned char data_output_control_reg1[2];
    
    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	121b      	asrs	r3, r3, #8
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	723b      	strb	r3, [r7, #8]
    data_output_control_reg1[1] = (unsigned char)(output_mask & 0xff);
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	b2db      	uxtb	r3, r3
 800a290:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 800a292:	f107 0308 	add.w	r3, r7, #8
 800a296:	2202      	movs	r2, #2
 800a298:	2140      	movs	r1, #64	@ 0x40
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f005 fa1b 	bl	800f6d6 <inv_icm20948_write_mems>
 800a2a0:	60f8      	str	r0, [r7, #12]

    return result;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <dmp_icm20948_set_data_output_control2>:
*	GYRO_ACCURACY_SET	0x2000 - gyro accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	CPASS_ACCURACY_SET	0x1000 - compass accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	BATCH_MODE_EN		0x0100 - enable batching
*/
int dmp_icm20948_set_data_output_control2(struct inv_icm20948 * s, int output_mask)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b084      	sub	sp, #16
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
 800a2b4:	6039      	str	r1, [r7, #0]
    int result;
	static unsigned char data_output_control_reg2[2]={0};
    
    data_output_control_reg2[0] = (unsigned char)(output_mask >> 8);
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	121b      	asrs	r3, r3, #8
 800a2ba:	b2da      	uxtb	r2, r3
 800a2bc:	4b08      	ldr	r3, [pc, #32]	@ (800a2e0 <dmp_icm20948_set_data_output_control2+0x34>)
 800a2be:	701a      	strb	r2, [r3, #0]
    data_output_control_reg2[1] = (unsigned char)(output_mask & 0xff);
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	b2da      	uxtb	r2, r3
 800a2c4:	4b06      	ldr	r3, [pc, #24]	@ (800a2e0 <dmp_icm20948_set_data_output_control2+0x34>)
 800a2c6:	705a      	strb	r2, [r3, #1]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, data_output_control_reg2);
 800a2c8:	4b05      	ldr	r3, [pc, #20]	@ (800a2e0 <dmp_icm20948_set_data_output_control2+0x34>)
 800a2ca:	2202      	movs	r2, #2
 800a2cc:	2142      	movs	r1, #66	@ 0x42
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f005 fa01 	bl	800f6d6 <inv_icm20948_write_mems>
 800a2d4:	60f8      	str	r0, [r7, #12]

    return result;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	3710      	adds	r7, #16
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}
 800a2e0:	200011c4 	.word	0x200011c4

0800a2e4 <dmp_icm20948_reset_control_registers>:
/**
* Clears all output control registers:
*	data output control register 1, data output control register 2, data interrupt control register, motion event control regsiter, data ready status register
*/
int dmp_icm20948_reset_control_registers(struct inv_icm20948 * s)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b084      	sub	sp, #16
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
    int result;
    unsigned char data[4]={0};
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	60bb      	str	r3, [r7, #8]
    
    //reset data output control registers
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 800a2f0:	f107 0308 	add.w	r3, r7, #8
 800a2f4:	2202      	movs	r2, #2
 800a2f6:	2140      	movs	r1, #64	@ 0x40
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f005 f9ec 	bl	800f6d6 <inv_icm20948_write_mems>
 800a2fe:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 800a300:	f107 0308 	add.w	r3, r7, #8
 800a304:	2202      	movs	r2, #2
 800a306:	2142      	movs	r1, #66	@ 0x42
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f005 f9e4 	bl	800f6d6 <inv_icm20948_write_mems>
 800a30e:	4602      	mov	r2, r0
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	4413      	add	r3, r2
 800a314:	60fb      	str	r3, [r7, #12]

	//reset data interrupt control register
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 800a316:	f107 0308 	add.w	r3, r7, #8
 800a31a:	2202      	movs	r2, #2
 800a31c:	214c      	movs	r1, #76	@ 0x4c
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f005 f9d9 	bl	800f6d6 <inv_icm20948_write_mems>
 800a324:	4602      	mov	r2, r0
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	4413      	add	r3, r2
 800a32a:	60fb      	str	r3, [r7, #12]

    //reset motion event control register
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 800a32c:	f107 0308 	add.w	r3, r7, #8
 800a330:	2202      	movs	r2, #2
 800a332:	214e      	movs	r1, #78	@ 0x4e
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f005 f9ce 	bl	800f6d6 <inv_icm20948_write_mems>
 800a33a:	4602      	mov	r2, r0
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	4413      	add	r3, r2
 800a340:	60fb      	str	r3, [r7, #12]

    //reset data ready status register
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 800a342:	f107 0308 	add.w	r3, r7, #8
 800a346:	2202      	movs	r2, #2
 800a348:	218a      	movs	r1, #138	@ 0x8a
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f005 f9c3 	bl	800f6d6 <inv_icm20948_write_mems>
 800a350:	4602      	mov	r2, r0
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	4413      	add	r3, r2
 800a356:	60fb      	str	r3, [r7, #12]
	//result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(3, data)); //fixme

    if (result) 
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d001      	beq.n	800a362 <dmp_icm20948_reset_control_registers+0x7e>
        return result;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	e000      	b.n	800a364 <dmp_icm20948_reset_control_registers+0x80>

	return 0;
 800a362:	2300      	movs	r3, #0
}
 800a364:	4618      	mov	r0, r3
 800a366:	3710      	adds	r7, #16
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <dmp_icm20948_set_data_interrupt_control>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - data output defined in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_interrupt_control(struct inv_icm20948 * s, uint32_t interrupt_ctl)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[2]={0};
 800a376:	2300      	movs	r3, #0
 800a378:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	b21b      	sxth	r3, r3
 800a37e:	f107 0208 	add.w	r2, r7, #8
 800a382:	4611      	mov	r1, r2
 800a384:	4618      	mov	r0, r3
 800a386:	f7ff feff 	bl	800a188 <inv_icm20948_convert_int16_to_big8>
 800a38a:	4603      	mov	r3, r0
 800a38c:	2202      	movs	r2, #2
 800a38e:	214c      	movs	r1, #76	@ 0x4c
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f005 f9a0 	bl	800f6d6 <inv_icm20948_write_mems>
 800a396:	60f8      	str	r0, [r7, #12]

    if (result) 
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d001      	beq.n	800a3a2 <dmp_icm20948_set_data_interrupt_control+0x36>
        return result;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	e000      	b.n	800a3a4 <dmp_icm20948_set_data_interrupt_control+0x38>

	return 0;
 800a3a2:	2300      	movs	r3, #0
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3710      	adds	r7, #16
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <dmp_icm20948_set_FIFO_watermark>:
/**
* Sets FIFO watermark. DMP will send FIFO interrupt if FIFO count > FIFO watermark
* @param[in] fifo_wm	FIFO watermark set to 80% of actual FIFO size by default
*/
int dmp_icm20948_set_FIFO_watermark(struct inv_icm20948 * s, unsigned short fifo_wm)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	807b      	strh	r3, [r7, #2]
    int result;
	unsigned char big8[2]={0};
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	813b      	strh	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 800a3bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a3c0:	f107 0208 	add.w	r2, r7, #8
 800a3c4:	4611      	mov	r1, r2
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7ff fede 	bl	800a188 <inv_icm20948_convert_int16_to_big8>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2202      	movs	r2, #2
 800a3d0:	f44f 71ff 	mov.w	r1, #510	@ 0x1fe
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f005 f97e 	bl	800f6d6 <inv_icm20948_write_mems>
 800a3da:	60f8      	str	r0, [r7, #12]

	if (result)
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d001      	beq.n	800a3e6 <dmp_icm20948_set_FIFO_watermark+0x3a>
        return result;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	e000      	b.n	800a3e8 <dmp_icm20948_set_FIFO_watermark+0x3c>

	return 0;
 800a3e6:	2300      	movs	r3, #0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3710      	adds	r7, #16
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <dmp_icm20948_set_data_rdy_status>:
*	gyro samples available		0x1
*	accel samples available		0x2
*	secondary samples available	0x8
*/
int dmp_icm20948_set_data_rdy_status(struct inv_icm20948 * s, unsigned short data_rdy)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b084      	sub	sp, #16
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	807b      	strh	r3, [r7, #2]
	int result;
    unsigned char big8[2]={0};
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 800a400:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a404:	f107 0208 	add.w	r2, r7, #8
 800a408:	4611      	mov	r1, r2
 800a40a:	4618      	mov	r0, r3
 800a40c:	f7ff febc 	bl	800a188 <inv_icm20948_convert_int16_to_big8>
 800a410:	4603      	mov	r3, r0
 800a412:	2202      	movs	r2, #2
 800a414:	218a      	movs	r1, #138	@ 0x8a
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f005 f95d 	bl	800f6d6 <inv_icm20948_write_mems>
 800a41c:	60f8      	str	r0, [r7, #12]

    if (result) 
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d001      	beq.n	800a428 <dmp_icm20948_set_data_rdy_status+0x38>
        return result;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	e000      	b.n	800a42a <dmp_icm20948_set_data_rdy_status+0x3a>

	return 0;
 800a428:	2300      	movs	r3, #0
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3710      	adds	r7, #16
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <dmp_icm20948_set_motion_event_control>:
*	GEOMAG_EN			0x0008 - Geomag algorithm execution
*	BTS_LTS_EN          0x0004 - bring & look to see
*	BAC_ACCEL_ONLY_EN   0x0002 - run BAC as accel only
*/
int dmp_icm20948_set_motion_event_control(struct inv_icm20948 * s, unsigned short output_mask)
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b084      	sub	sp, #16
 800a436:	af00      	add	r7, sp, #0
 800a438:	6078      	str	r0, [r7, #4]
 800a43a:	460b      	mov	r3, r1
 800a43c:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char motion_event_control_reg[2];
    
    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 800a43e:	887b      	ldrh	r3, [r7, #2]
 800a440:	0a1b      	lsrs	r3, r3, #8
 800a442:	b29b      	uxth	r3, r3
 800a444:	b2db      	uxtb	r3, r3
 800a446:	723b      	strb	r3, [r7, #8]
    motion_event_control_reg[1] = (unsigned char)(output_mask & 0xff);
 800a448:	887b      	ldrh	r3, [r7, #2]
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 800a44e:	f107 0308 	add.w	r3, r7, #8
 800a452:	2202      	movs	r2, #2
 800a454:	214e      	movs	r1, #78	@ 0x4e
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f005 f93d 	bl	800f6d6 <inv_icm20948_write_mems>
 800a45c:	60f8      	str	r0, [r7, #12]

    return result;
 800a45e:	68fb      	ldr	r3, [r7, #12]
}
 800a460:	4618      	mov	r0, r3
 800a462:	3710      	adds	r7, #16
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <dmp_icm20948_set_sensor_rate>:
*		INV_SENSOR_INVALID,
*	};					
* @param[in] divider	desired ODR = base engine rate/(divider + 1)
*/
int dmp_icm20948_set_sensor_rate(struct inv_icm20948 * s, int invSensor, short divider)
{
 800a468:	b590      	push	{r4, r7, lr}
 800a46a:	b089      	sub	sp, #36	@ 0x24
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	4613      	mov	r3, r2
 800a474:	80fb      	strh	r3, [r7, #6]
	int result;
    unsigned char big8[2]={0};
 800a476:	2300      	movs	r3, #0
 800a478:	82bb      	strh	r3, [r7, #20]
	int odr_addr = 0;
 800a47a:	2300      	movs	r3, #0
 800a47c:	61fb      	str	r3, [r7, #28]

    switch (invSensor) {
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	2b0c      	cmp	r3, #12
 800a482:	d83e      	bhi.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
 800a484:	a201      	add	r2, pc, #4	@ (adr r2, 800a48c <dmp_icm20948_set_sensor_rate+0x24>)
 800a486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a48a:	bf00      	nop
 800a48c:	0800a4c1 	.word	0x0800a4c1
 800a490:	0800a4c7 	.word	0x0800a4c7
 800a494:	0800a503 	.word	0x0800a503
 800a498:	0800a4cd 	.word	0x0800a4cd
 800a49c:	0800a4d3 	.word	0x0800a4d3
 800a4a0:	0800a4d9 	.word	0x0800a4d9
 800a4a4:	0800a4df 	.word	0x0800a4df
 800a4a8:	0800a4e5 	.word	0x0800a4e5
 800a4ac:	0800a4eb 	.word	0x0800a4eb
 800a4b0:	0800a4f1 	.word	0x0800a4f1
 800a4b4:	0800a4f7 	.word	0x0800a4f7
 800a4b8:	0800a4fd 	.word	0x0800a4fd
 800a4bc:	0800a503 	.word	0x0800a503
		case INV_SENSOR_ACCEL:
			odr_addr = ODR_ACCEL;
 800a4c0:	23be      	movs	r3, #190	@ 0xbe
 800a4c2:	61fb      	str	r3, [r7, #28]
			break;
 800a4c4:	e01d      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GYRO:
			odr_addr = ODR_GYRO;
 800a4c6:	23ba      	movs	r3, #186	@ 0xba
 800a4c8:	61fb      	str	r3, [r7, #28]
			break;
 800a4ca:	e01a      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_COMPASS:
			odr_addr = ODR_CPASS;
 800a4cc:	23b6      	movs	r3, #182	@ 0xb6
 800a4ce:	61fb      	str	r3, [r7, #28]
			break;
 800a4d0:	e017      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_ALS:
			odr_addr = ODR_ALS;
 800a4d2:	23b2      	movs	r3, #178	@ 0xb2
 800a4d4:	61fb      	str	r3, [r7, #28]
			break;
 800a4d6:	e014      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_SIXQ:
			odr_addr = ODR_QUAT6;
 800a4d8:	23ac      	movs	r3, #172	@ 0xac
 800a4da:	61fb      	str	r3, [r7, #28]
			break;
 800a4dc:	e011      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_NINEQ:
			odr_addr = ODR_QUAT9;
 800a4de:	23a8      	movs	r3, #168	@ 0xa8
 800a4e0:	61fb      	str	r3, [r7, #28]
			break;
 800a4e2:	e00e      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GEOMAG:
			odr_addr = ODR_GEOMAG;
 800a4e4:	23a0      	movs	r3, #160	@ 0xa0
 800a4e6:	61fb      	str	r3, [r7, #28]
			break;
 800a4e8:	e00b      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PEDQ:
			odr_addr = ODR_PQUAT6;
 800a4ea:	23a4      	movs	r3, #164	@ 0xa4
 800a4ec:	61fb      	str	r3, [r7, #28]
			break;
 800a4ee:	e008      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PRESSURE:
			odr_addr = ODR_PRESSURE;
 800a4f0:	23bc      	movs	r3, #188	@ 0xbc
 800a4f2:	61fb      	str	r3, [r7, #28]
			break;
 800a4f4:	e005      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_GYRO:
			odr_addr = ODR_GYRO_CALIBR;
 800a4f6:	23b8      	movs	r3, #184	@ 0xb8
 800a4f8:	61fb      	str	r3, [r7, #28]
			break;
 800a4fa:	e002      	b.n	800a502 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_COMPASS:
			odr_addr = ODR_CPASS_CALIBR;
 800a4fc:	23b4      	movs	r3, #180	@ 0xb4
 800a4fe:	61fb      	str	r3, [r7, #28]
			break;
 800a500:	bf00      	nop
		case INV_SENSOR_STEP_COUNTER:
			//odr_addr = PED_RATE + 2; //PED_RATE is a 4-byte address but only writing 2 bytes here
			break;
    }	

    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800a502:	69fb      	ldr	r3, [r7, #28]
 800a504:	b29c      	uxth	r4, r3
 800a506:	f107 0214 	add.w	r2, r7, #20
 800a50a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a50e:	4611      	mov	r1, r2
 800a510:	4618      	mov	r0, r3
 800a512:	f7ff fe39 	bl	800a188 <inv_icm20948_convert_int16_to_big8>
 800a516:	4603      	mov	r3, r0
 800a518:	2202      	movs	r2, #2
 800a51a:	4621      	mov	r1, r4
 800a51c:	68f8      	ldr	r0, [r7, #12]
 800a51e:	f005 f8da 	bl	800f6d6 <inv_icm20948_write_mems>
 800a522:	61b8      	str	r0, [r7, #24]

	if (result)
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d001      	beq.n	800a52e <dmp_icm20948_set_sensor_rate+0xc6>
        return result;
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	e000      	b.n	800a530 <dmp_icm20948_set_sensor_rate+0xc8>

	return 0;
 800a52e:	2300      	movs	r3, #0
}
 800a530:	4618      	mov	r0, r3
 800a532:	3724      	adds	r7, #36	@ 0x24
 800a534:	46bd      	mov	sp, r7
 800a536:	bd90      	pop	{r4, r7, pc}

0800a538 <dmp_icm20948_set_batchmode_params>:
*	BIT 1 set: 2 - tie to accel
*	BIT 2 set: 4 - tie to pressure in Diamond
*	BIT 3 set: 8 - tie to secondary
*/
int dmp_icm20948_set_batchmode_params(struct inv_icm20948 * s, unsigned int thld, short mask)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b088      	sub	sp, #32
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	60f8      	str	r0, [r7, #12]
 800a540:	60b9      	str	r1, [r7, #8]
 800a542:	4613      	mov	r3, r2
 800a544:	80fb      	strh	r3, [r7, #6]
    int result;
	unsigned char big8[4]={0};
 800a546:	2300      	movs	r3, #0
 800a548:	61bb      	str	r3, [r7, #24]
	unsigned char data[2]={0};
 800a54a:	2300      	movs	r3, #0
 800a54c:	82bb      	strh	r3, [r7, #20]

	result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 800a54e:	f107 0318 	add.w	r3, r7, #24
 800a552:	2204      	movs	r2, #4
 800a554:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 800a558:	68f8      	ldr	r0, [r7, #12]
 800a55a:	f005 f8bc 	bl	800f6d6 <inv_icm20948_write_mems>
 800a55e:	61f8      	str	r0, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	f107 0218 	add.w	r2, r7, #24
 800a566:	4611      	mov	r1, r2
 800a568:	4618      	mov	r0, r3
 800a56a:	f7ff fe26 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a56e:	4603      	mov	r3, r0
 800a570:	2204      	movs	r2, #4
 800a572:	f44f 719e 	mov.w	r1, #316	@ 0x13c
 800a576:	68f8      	ldr	r0, [r7, #12]
 800a578:	f005 f8ad 	bl	800f6d6 <inv_icm20948_write_mems>
 800a57c:	4602      	mov	r2, r0
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	4413      	add	r3, r2
 800a582:	61fb      	str	r3, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 800a584:	f107 0214 	add.w	r2, r7, #20
 800a588:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a58c:	4611      	mov	r1, r2
 800a58e:	4618      	mov	r0, r3
 800a590:	f7ff fdfa 	bl	800a188 <inv_icm20948_convert_int16_to_big8>
 800a594:	4603      	mov	r3, r0
 800a596:	2202      	movs	r2, #2
 800a598:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800a59c:	68f8      	ldr	r0, [r7, #12]
 800a59e:	f005 f89a 	bl	800f6d6 <inv_icm20948_write_mems>
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	69fb      	ldr	r3, [r7, #28]
 800a5a6:	4413      	add	r3, r2
 800a5a8:	61fb      	str	r3, [r7, #28]

	if (result)
 800a5aa:	69fb      	ldr	r3, [r7, #28]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d001      	beq.n	800a5b4 <dmp_icm20948_set_batchmode_params+0x7c>
        return result;
 800a5b0:	69fb      	ldr	r3, [r7, #28]
 800a5b2:	e000      	b.n	800a5b6 <dmp_icm20948_set_batchmode_params+0x7e>

	return 0;
 800a5b4:	2300      	movs	r3, #0
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3720      	adds	r7, #32
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}

0800a5be <dmp_icm20948_set_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_set_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800a5be:	b580      	push	{r7, lr}
 800a5c0:	b084      	sub	sp, #16
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	6078      	str	r0, [r7, #4]
 800a5c6:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f107 0208 	add.w	r2, r7, #8
 800a5d4:	4611      	mov	r1, r2
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f7ff fdef 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	2204      	movs	r2, #4
 800a5e0:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f005 f876 	bl	800f6d6 <inv_icm20948_write_mems>
 800a5ea:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	3304      	adds	r3, #4
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f107 0208 	add.w	r2, r7, #8
 800a5f6:	4611      	mov	r1, r2
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f7ff fdde 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2204      	movs	r2, #4
 800a602:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f005 f865 	bl	800f6d6 <inv_icm20948_write_mems>
 800a60c:	4602      	mov	r2, r0
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	4413      	add	r3, r2
 800a612:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	3308      	adds	r3, #8
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f107 0208 	add.w	r2, r7, #8
 800a61e:	4611      	mov	r1, r2
 800a620:	4618      	mov	r0, r3
 800a622:	f7ff fdca 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a626:	4603      	mov	r3, r0
 800a628:	2204      	movs	r2, #4
 800a62a:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f005 f851 	bl	800f6d6 <inv_icm20948_write_mems>
 800a634:	4602      	mov	r2, r0
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	4413      	add	r3, r2
 800a63a:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d001      	beq.n	800a646 <dmp_icm20948_set_bias_acc+0x88>
		return result;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	e000      	b.n	800a648 <dmp_icm20948_set_bias_acc+0x8a>

	return 0; 
 800a646:	2300      	movs	r3, #0
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3710      	adds	r7, #16
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}

0800a650 <dmp_icm20948_set_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_set_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b084      	sub	sp, #16
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
 800a658:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a65a:	2300      	movs	r3, #0
 800a65c:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f107 0208 	add.w	r2, r7, #8
 800a666:	4611      	mov	r1, r2
 800a668:	4618      	mov	r0, r3
 800a66a:	f7ff fda6 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a66e:	4603      	mov	r3, r0
 800a670:	2204      	movs	r2, #4
 800a672:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f005 f82d 	bl	800f6d6 <inv_icm20948_write_mems>
 800a67c:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	3304      	adds	r3, #4
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f107 0208 	add.w	r2, r7, #8
 800a688:	4611      	mov	r1, r2
 800a68a:	4618      	mov	r0, r3
 800a68c:	f7ff fd95 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a690:	4603      	mov	r3, r0
 800a692:	2204      	movs	r2, #4
 800a694:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f005 f81c 	bl	800f6d6 <inv_icm20948_write_mems>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	3308      	adds	r3, #8
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f107 0208 	add.w	r2, r7, #8
 800a6b0:	4611      	mov	r1, r2
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f7ff fd81 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2204      	movs	r2, #4
 800a6bc:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f005 f808 	bl	800f6d6 <inv_icm20948_write_mems>
 800a6c6:	4602      	mov	r2, r0
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	4413      	add	r3, r2
 800a6cc:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d001      	beq.n	800a6d8 <dmp_icm20948_set_bias_gyr+0x88>
		return result;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	e000      	b.n	800a6da <dmp_icm20948_set_bias_gyr+0x8a>

	return 0; 
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3710      	adds	r7, #16
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}

0800a6e2 <dmp_icm20948_set_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_set_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	b084      	sub	sp, #16
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6078      	str	r0, [r7, #4]
 800a6ea:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f107 0208 	add.w	r2, r7, #8
 800a6f8:	4611      	mov	r1, r2
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f7ff fd5d 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a700:	4603      	mov	r3, r0
 800a702:	2204      	movs	r2, #4
 800a704:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f004 ffe4 	bl	800f6d6 <inv_icm20948_write_mems>
 800a70e:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	3304      	adds	r3, #4
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f107 0208 	add.w	r2, r7, #8
 800a71a:	4611      	mov	r1, r2
 800a71c:	4618      	mov	r0, r3
 800a71e:	f7ff fd4c 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a722:	4603      	mov	r3, r0
 800a724:	2204      	movs	r2, #4
 800a726:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f004 ffd3 	bl	800f6d6 <inv_icm20948_write_mems>
 800a730:	4602      	mov	r2, r0
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	4413      	add	r3, r2
 800a736:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	3308      	adds	r3, #8
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f107 0208 	add.w	r2, r7, #8
 800a742:	4611      	mov	r1, r2
 800a744:	4618      	mov	r0, r3
 800a746:	f7ff fd38 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a74a:	4603      	mov	r3, r0
 800a74c:	2204      	movs	r2, #4
 800a74e:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f004 ffbf 	bl	800f6d6 <inv_icm20948_write_mems>
 800a758:	4602      	mov	r2, r0
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	4413      	add	r3, r2
 800a75e:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d001      	beq.n	800a76a <dmp_icm20948_set_bias_cmp+0x88>
		return result;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	e000      	b.n	800a76c <dmp_icm20948_set_bias_cmp+0x8a>

	return 0; 
 800a76a:	2300      	movs	r3, #0
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3710      	adds	r7, #16
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <dmp_icm20948_get_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_get_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800a774:	b590      	push	{r4, r7, lr}
 800a776:	b085      	sub	sp, #20
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a77e:	2300      	movs	r3, #0
 800a780:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 800a782:	f107 0308 	add.w	r3, r7, #8
 800a786:	2204      	movs	r2, #4
 800a788:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f004 febe 	bl	800f50e <inv_icm20948_read_mems>
 800a792:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800a794:	f107 0308 	add.w	r3, r7, #8
 800a798:	4618      	mov	r0, r3
 800a79a:	f7ff fd30 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a79e:	4602      	mov	r2, r0
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 800a7a4:	f107 0308 	add.w	r3, r7, #8
 800a7a8:	2204      	movs	r2, #4
 800a7aa:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f004 fead 	bl	800f50e <inv_icm20948_read_mems>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	1d1c      	adds	r4, r3, #4
 800a7c0:	f107 0308 	add.w	r3, r7, #8
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f7ff fd1a 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 800a7ce:	f107 0308 	add.w	r3, r7, #8
 800a7d2:	2204      	movs	r2, #4
 800a7d4:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f004 fe98 	bl	800f50e <inv_icm20948_read_mems>
 800a7de:	4602      	mov	r2, r0
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	4413      	add	r3, r2
 800a7e4:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	f103 0408 	add.w	r4, r3, #8
 800a7ec:	f107 0308 	add.w	r3, r7, #8
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	f7ff fd04 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	6023      	str	r3, [r4, #0]

	if (result)
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d001      	beq.n	800a804 <dmp_icm20948_get_bias_acc+0x90>
		return result;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	e000      	b.n	800a806 <dmp_icm20948_get_bias_acc+0x92>

	return 0; 
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	3714      	adds	r7, #20
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd90      	pop	{r4, r7, pc}

0800a80e <dmp_icm20948_get_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_get_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 800a80e:	b590      	push	{r4, r7, lr}
 800a810:	b085      	sub	sp, #20
 800a812:	af00      	add	r7, sp, #0
 800a814:	6078      	str	r0, [r7, #4]
 800a816:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a818:	2300      	movs	r3, #0
 800a81a:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 800a81c:	f107 0308 	add.w	r3, r7, #8
 800a820:	2204      	movs	r2, #4
 800a822:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f004 fe71 	bl	800f50e <inv_icm20948_read_mems>
 800a82c:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800a82e:	f107 0308 	add.w	r3, r7, #8
 800a832:	4618      	mov	r0, r3
 800a834:	f7ff fce3 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a838:	4602      	mov	r2, r0
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 800a83e:	f107 0308 	add.w	r3, r7, #8
 800a842:	2204      	movs	r2, #4
 800a844:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f004 fe60 	bl	800f50e <inv_icm20948_read_mems>
 800a84e:	4602      	mov	r2, r0
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	4413      	add	r3, r2
 800a854:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	1d1c      	adds	r4, r3, #4
 800a85a:	f107 0308 	add.w	r3, r7, #8
 800a85e:	4618      	mov	r0, r3
 800a860:	f7ff fccd 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a864:	4603      	mov	r3, r0
 800a866:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 800a868:	f107 0308 	add.w	r3, r7, #8
 800a86c:	2204      	movs	r2, #4
 800a86e:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f004 fe4b 	bl	800f50e <inv_icm20948_read_mems>
 800a878:	4602      	mov	r2, r0
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	4413      	add	r3, r2
 800a87e:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	f103 0408 	add.w	r4, r3, #8
 800a886:	f107 0308 	add.w	r3, r7, #8
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7ff fcb7 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a890:	4603      	mov	r3, r0
 800a892:	6023      	str	r3, [r4, #0]
	
	if (result)
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d001      	beq.n	800a89e <dmp_icm20948_get_bias_gyr+0x90>
		return result;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	e000      	b.n	800a8a0 <dmp_icm20948_get_bias_gyr+0x92>

	return 0; 
 800a89e:	2300      	movs	r3, #0
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3714      	adds	r7, #20
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd90      	pop	{r4, r7, pc}

0800a8a8 <dmp_icm20948_get_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_get_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800a8a8:	b590      	push	{r4, r7, lr}
 800a8aa:	b085      	sub	sp, #20
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
 800a8b0:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 800a8b6:	f107 0308 	add.w	r3, r7, #8
 800a8ba:	2204      	movs	r2, #4
 800a8bc:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f004 fe24 	bl	800f50e <inv_icm20948_read_mems>
 800a8c6:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800a8c8:	f107 0308 	add.w	r3, r7, #8
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f7ff fc96 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 800a8d8:	f107 0308 	add.w	r3, r7, #8
 800a8dc:	2204      	movs	r2, #4
 800a8de:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f004 fe13 	bl	800f50e <inv_icm20948_read_mems>
 800a8e8:	4602      	mov	r2, r0
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	4413      	add	r3, r2
 800a8ee:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	1d1c      	adds	r4, r3, #4
 800a8f4:	f107 0308 	add.w	r3, r7, #8
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	f7ff fc80 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a8fe:	4603      	mov	r3, r0
 800a900:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 800a902:	f107 0308 	add.w	r3, r7, #8
 800a906:	2204      	movs	r2, #4
 800a908:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f004 fdfe 	bl	800f50e <inv_icm20948_read_mems>
 800a912:	4602      	mov	r2, r0
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	4413      	add	r3, r2
 800a918:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	f103 0408 	add.w	r4, r3, #8
 800a920:	f107 0308 	add.w	r3, r7, #8
 800a924:	4618      	mov	r0, r3
 800a926:	f7ff fc6a 	bl	800a1fe <inv_icm20948_convert_big8_to_int32>
 800a92a:	4603      	mov	r3, r0
 800a92c:	6023      	str	r3, [r4, #0]

	if (result)
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d001      	beq.n	800a938 <dmp_icm20948_get_bias_cmp+0x90>
		return result;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	e000      	b.n	800a93a <dmp_icm20948_get_bias_cmp+0x92>

	return 0; 
 800a938:	2300      	movs	r3, #0
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3714      	adds	r7, #20
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd90      	pop	{r4, r7, pc}

0800a942 <dmp_icm20948_set_gyro_sf>:
/**
* Sets the gyro_sf used by quaternions on the DMP.
* @param[in] gyro_sf	see inv_icm20948_set_gyro_sf() for value to set based on gyro rate and gyro fullscale range
*/
int dmp_icm20948_set_gyro_sf(struct inv_icm20948 * s, long gyro_sf)
{
 800a942:	b580      	push	{r7, lr}
 800a944:	b084      	sub	sp, #16
 800a946:	af00      	add	r7, sp, #0
 800a948:	6078      	str	r0, [r7, #4]
 800a94a:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4];

    result = inv_icm20948_write_mems(s, GYRO_SF, 4, inv_icm20948_convert_int32_to_big8(gyro_sf, big8));
 800a94c:	f107 0308 	add.w	r3, r7, #8
 800a950:	4619      	mov	r1, r3
 800a952:	6838      	ldr	r0, [r7, #0]
 800a954:	f7ff fc31 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a958:	4603      	mov	r3, r0
 800a95a:	2204      	movs	r2, #4
 800a95c:	f44f 7198 	mov.w	r1, #304	@ 0x130
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f004 feb8 	bl	800f6d6 <inv_icm20948_write_mems>
 800a966:	60f8      	str	r0, [r7, #12]

    return result;
 800a968:	68fb      	ldr	r3, [r7, #12]
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3710      	adds	r7, #16
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}

0800a972 <dmp_icm20948_set_accel_feedback_gain>:
/**
* Sets the accel gain used by accel quaternion on the DMP.
* @param[in] accel_gain		value changes with accel engine rate
*/
int dmp_icm20948_set_accel_feedback_gain(struct inv_icm20948 * s, int accel_gain)
{
 800a972:	b580      	push	{r7, lr}
 800a974:	b084      	sub	sp, #16
 800a976:	af00      	add	r7, sp, #0
 800a978:	6078      	str	r0, [r7, #4]
 800a97a:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 800a97c:	2300      	movs	r3, #0
 800a97e:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 800a980:	f107 0308 	add.w	r3, r7, #8
 800a984:	4619      	mov	r1, r3
 800a986:	6838      	ldr	r0, [r7, #0]
 800a988:	f7ff fc17 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a98c:	4603      	mov	r3, r0
 800a98e:	2204      	movs	r2, #4
 800a990:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f004 fe9e 	bl	800f6d6 <inv_icm20948_write_mems>
 800a99a:	60f8      	str	r0, [r7, #12]

	if (result)
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d001      	beq.n	800a9a6 <dmp_icm20948_set_accel_feedback_gain+0x34>
        return result;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	e000      	b.n	800a9a8 <dmp_icm20948_set_accel_feedback_gain+0x36>

	return 0;
 800a9a6:	2300      	movs	r3, #0
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3710      	adds	r7, #16
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}

0800a9b0 <dmp_icm20948_set_accel_cal_params>:
*	[0] = ACCEL_CAL_ALPHA_VAR
*	[1] = ACCEL_CAL_A_VAR
*   [2] = ACCEL_CAL_DIV - divider from hardware accel engine rate such that acce cal runs at accel_engine_rate/(divider+1)
*/
int dmp_icm20948_set_accel_cal_params(struct inv_icm20948 * s, int *accel_cal)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b084      	sub	sp, #16
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	60bb      	str	r3, [r7, #8]

    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f107 0208 	add.w	r2, r7, #8
 800a9c6:	4611      	mov	r1, r2
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7ff fbf6 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	2204      	movs	r2, #4
 800a9d2:	f44f 61b6 	mov.w	r1, #1456	@ 0x5b0
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f004 fe7d 	bl	800f6d6 <inv_icm20948_write_mems>
 800a9dc:	60f8      	str	r0, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	3304      	adds	r3, #4
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f107 0208 	add.w	r2, r7, #8
 800a9e8:	4611      	mov	r1, r2
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f7ff fbe5 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2204      	movs	r2, #4
 800a9f4:	f44f 61b8 	mov.w	r1, #1472	@ 0x5c0
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	f004 fe6c 	bl	800f6d6 <inv_icm20948_write_mems>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	3308      	adds	r3, #8
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	b21b      	sxth	r3, r3
 800aa0e:	f107 0208 	add.w	r2, r7, #8
 800aa12:	4611      	mov	r1, r2
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7ff fbb7 	bl	800a188 <inv_icm20948_convert_int16_to_big8>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	2202      	movs	r2, #2
 800aa1e:	f240 51e4 	movw	r1, #1508	@ 0x5e4
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f004 fe57 	bl	800f6d6 <inv_icm20948_write_mems>
 800aa28:	4602      	mov	r2, r0
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	60fb      	str	r3, [r7, #12]

	if (result)
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d001      	beq.n	800aa3a <dmp_icm20948_set_accel_cal_params+0x8a>
        return result;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	e000      	b.n	800aa3c <dmp_icm20948_set_accel_cal_params+0x8c>

	return 0;
 800aa3a:	2300      	movs	r3, #0
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3710      	adds	r7, #16
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <dmp_icm20948_set_compass_matrix>:
/**
* Sets compass orientation matrix to DMP.
* @param[in] compass_mtx
*/
int dmp_icm20948_set_compass_matrix(struct inv_icm20948 * s, int *compass_mtx)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800aa4e:	2300      	movs	r3, #0
 800aa50:	60bb      	str	r3, [r7, #8]
	    
    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f107 0208 	add.w	r2, r7, #8
 800aa5a:	4611      	mov	r1, r2
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f7ff fbac 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2204      	movs	r2, #4
 800aa66:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f004 fe33 	bl	800f6d6 <inv_icm20948_write_mems>
 800aa70:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	3304      	adds	r3, #4
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f107 0208 	add.w	r2, r7, #8
 800aa7c:	4611      	mov	r1, r2
 800aa7e:	4618      	mov	r0, r3
 800aa80:	f7ff fb9b 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800aa84:	4603      	mov	r3, r0
 800aa86:	2204      	movs	r2, #4
 800aa88:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f004 fe22 	bl	800f6d6 <inv_icm20948_write_mems>
 800aa92:	4602      	mov	r2, r0
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	4413      	add	r3, r2
 800aa98:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	3308      	adds	r3, #8
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f107 0208 	add.w	r2, r7, #8
 800aaa4:	4611      	mov	r1, r2
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7ff fb87 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800aaac:	4603      	mov	r3, r0
 800aaae:	2204      	movs	r2, #4
 800aab0:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f004 fe0e 	bl	800f6d6 <inv_icm20948_write_mems>
 800aaba:	4602      	mov	r2, r0
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	4413      	add	r3, r2
 800aac0:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	330c      	adds	r3, #12
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f107 0208 	add.w	r2, r7, #8
 800aacc:	4611      	mov	r1, r2
 800aace:	4618      	mov	r0, r3
 800aad0:	f7ff fb73 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800aad4:	4603      	mov	r3, r0
 800aad6:	2204      	movs	r2, #4
 800aad8:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f004 fdfa 	bl	800f6d6 <inv_icm20948_write_mems>
 800aae2:	4602      	mov	r2, r0
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	4413      	add	r3, r2
 800aae8:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	3310      	adds	r3, #16
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f107 0208 	add.w	r2, r7, #8
 800aaf4:	4611      	mov	r1, r2
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7ff fb5f 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800aafc:	4603      	mov	r3, r0
 800aafe:	2204      	movs	r2, #4
 800ab00:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f004 fde6 	bl	800f6d6 <inv_icm20948_write_mems>
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	4413      	add	r3, r2
 800ab10:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	3314      	adds	r3, #20
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f107 0208 	add.w	r2, r7, #8
 800ab1c:	4611      	mov	r1, r2
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f7ff fb4b 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2204      	movs	r2, #4
 800ab28:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f004 fdd2 	bl	800f6d6 <inv_icm20948_write_mems>
 800ab32:	4602      	mov	r2, r0
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	4413      	add	r3, r2
 800ab38:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	3318      	adds	r3, #24
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f107 0208 	add.w	r2, r7, #8
 800ab44:	4611      	mov	r1, r2
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7ff fb37 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	2204      	movs	r2, #4
 800ab50:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f004 fdbe 	bl	800f6d6 <inv_icm20948_write_mems>
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	4413      	add	r3, r2
 800ab60:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	331c      	adds	r3, #28
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f107 0208 	add.w	r2, r7, #8
 800ab6c:	4611      	mov	r1, r2
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7ff fb23 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2204      	movs	r2, #4
 800ab78:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f004 fdaa 	bl	800f6d6 <inv_icm20948_write_mems>
 800ab82:	4602      	mov	r2, r0
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	4413      	add	r3, r2
 800ab88:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	3320      	adds	r3, #32
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f107 0208 	add.w	r2, r7, #8
 800ab94:	4611      	mov	r1, r2
 800ab96:	4618      	mov	r0, r3
 800ab98:	f7ff fb0f 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	2204      	movs	r2, #4
 800aba0:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f004 fd96 	bl	800f6d6 <inv_icm20948_write_mems>
 800abaa:	4602      	mov	r2, r0
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	4413      	add	r3, r2
 800abb0:	60fb      	str	r3, [r7, #12]

	if (result)
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d001      	beq.n	800abbc <dmp_icm20948_set_compass_matrix+0x178>
        return result;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	e000      	b.n	800abbe <dmp_icm20948_set_compass_matrix+0x17a>

	return 0;
 800abbc:	2300      	movs	r3, #0
}
 800abbe:	4618      	mov	r0, r3
 800abc0:	3710      	adds	r7, #16
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}

0800abc6 <dmp_icm20948_get_pedometer_num_of_steps>:
* Gets pedometer step count.
* @param[in] steps
* @param[out] steps
*/
int dmp_icm20948_get_pedometer_num_of_steps(struct inv_icm20948 * s, unsigned long *steps)
{
 800abc6:	b580      	push	{r7, lr}
 800abc8:	b084      	sub	sp, #16
 800abca:	af00      	add	r7, sp, #0
 800abcc:	6078      	str	r0, [r7, #4]
 800abce:	6039      	str	r1, [r7, #0]
    int result;
	unsigned char big8[4]={0};
 800abd0:	2300      	movs	r3, #0
 800abd2:	60bb      	str	r3, [r7, #8]
    (void)s;
	result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 800abd4:	f107 0308 	add.w	r3, r7, #8
 800abd8:	2204      	movs	r2, #4
 800abda:	f44f 7158 	mov.w	r1, #864	@ 0x360
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f004 fc95 	bl	800f50e <inv_icm20948_read_mems>
 800abe4:	60f8      	str	r0, [r7, #12]
    if (result) 
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d001      	beq.n	800abf0 <dmp_icm20948_get_pedometer_num_of_steps+0x2a>
        return result;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	e00d      	b.n	800ac0c <dmp_icm20948_get_pedometer_num_of_steps+0x46>
    *steps = (big8[0]*(1L<<24)) + (big8[1]*(1L<<16)) + (big8[2]*256) + big8[3];
 800abf0:	7a3b      	ldrb	r3, [r7, #8]
 800abf2:	021b      	lsls	r3, r3, #8
 800abf4:	7a7a      	ldrb	r2, [r7, #9]
 800abf6:	4413      	add	r3, r2
 800abf8:	021b      	lsls	r3, r3, #8
 800abfa:	7aba      	ldrb	r2, [r7, #10]
 800abfc:	4413      	add	r3, r2
 800abfe:	021b      	lsls	r3, r3, #8
 800ac00:	7afa      	ldrb	r2, [r7, #11]
 800ac02:	4413      	add	r3, r2
 800ac04:	461a      	mov	r2, r3
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	601a      	str	r2, [r3, #0]
    
    return 0;
 800ac0a:	2300      	movs	r3, #0
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3710      	adds	r7, #16
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <dmp_icm20948_set_accel_fsr>:
             For 8g parts, 8g = 2^15 -> 1g = 2^12.
             DMP takes raw accel data and left shifts by 16 bits, so 1g=2^12 (<<16) becomes 1g=2^28, to make 1g=2^25, >>3bits.
             In Q-30 math, >> 3 equals multiply by 2^27 = 134217728.
*/
int dmp_icm20948_set_accel_fsr(struct inv_icm20948 * s, short accel_fsr)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b086      	sub	sp, #24
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	460b      	mov	r3, r1
 800ac1e:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 800ac20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ac24:	3b02      	subs	r3, #2
 800ac26:	2b1e      	cmp	r3, #30
 800ac28:	d854      	bhi.n	800acd4 <dmp_icm20948_set_accel_fsr+0xc0>
 800ac2a:	a201      	add	r2, pc, #4	@ (adr r2, 800ac30 <dmp_icm20948_set_accel_fsr+0x1c>)
 800ac2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac30:	0800acad 	.word	0x0800acad
 800ac34:	0800acd5 	.word	0x0800acd5
 800ac38:	0800acb5 	.word	0x0800acb5
 800ac3c:	0800acd5 	.word	0x0800acd5
 800ac40:	0800acd5 	.word	0x0800acd5
 800ac44:	0800acd5 	.word	0x0800acd5
 800ac48:	0800acbd 	.word	0x0800acbd
 800ac4c:	0800acd5 	.word	0x0800acd5
 800ac50:	0800acd5 	.word	0x0800acd5
 800ac54:	0800acd5 	.word	0x0800acd5
 800ac58:	0800acd5 	.word	0x0800acd5
 800ac5c:	0800acd5 	.word	0x0800acd5
 800ac60:	0800acd5 	.word	0x0800acd5
 800ac64:	0800acd5 	.word	0x0800acd5
 800ac68:	0800acc5 	.word	0x0800acc5
 800ac6c:	0800acd5 	.word	0x0800acd5
 800ac70:	0800acd5 	.word	0x0800acd5
 800ac74:	0800acd5 	.word	0x0800acd5
 800ac78:	0800acd5 	.word	0x0800acd5
 800ac7c:	0800acd5 	.word	0x0800acd5
 800ac80:	0800acd5 	.word	0x0800acd5
 800ac84:	0800acd5 	.word	0x0800acd5
 800ac88:	0800acd5 	.word	0x0800acd5
 800ac8c:	0800acd5 	.word	0x0800acd5
 800ac90:	0800acd5 	.word	0x0800acd5
 800ac94:	0800acd5 	.word	0x0800acd5
 800ac98:	0800acd5 	.word	0x0800acd5
 800ac9c:	0800acd5 	.word	0x0800acd5
 800aca0:	0800acd5 	.word	0x0800acd5
 800aca4:	0800acd5 	.word	0x0800acd5
 800aca8:	0800accd 	.word	0x0800accd
    case 2:
        scale =  33554432L;  // 2^25
 800acac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800acb0:	617b      	str	r3, [r7, #20]
        break;
 800acb2:	e012      	b.n	800acda <dmp_icm20948_set_accel_fsr+0xc6>
    case 4:
        scale =  67108864L;  // 2^26
 800acb4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800acb8:	617b      	str	r3, [r7, #20]
        break;
 800acba:	e00e      	b.n	800acda <dmp_icm20948_set_accel_fsr+0xc6>
    case 8:
        scale = 134217728L;  // 2^27
 800acbc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800acc0:	617b      	str	r3, [r7, #20]
        break;
 800acc2:	e00a      	b.n	800acda <dmp_icm20948_set_accel_fsr+0xc6>
    case 16:
        scale = 268435456L;  // 2^28
 800acc4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800acc8:	617b      	str	r3, [r7, #20]
        break;
 800acca:	e006      	b.n	800acda <dmp_icm20948_set_accel_fsr+0xc6>
    case 32:
        scale = 536870912L;  // 2^29
 800accc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800acd0:	617b      	str	r3, [r7, #20]
        break;
 800acd2:	e002      	b.n	800acda <dmp_icm20948_set_accel_fsr+0xc6>
    default:
        return -1;
 800acd4:	f04f 33ff 	mov.w	r3, #4294967295
 800acd8:	e013      	b.n	800ad02 <dmp_icm20948_set_accel_fsr+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800acda:	f107 030c 	add.w	r3, r7, #12
 800acde:	4619      	mov	r1, r3
 800ace0:	6978      	ldr	r0, [r7, #20]
 800ace2:	f7ff fa6a 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800ace6:	4603      	mov	r3, r0
 800ace8:	2204      	movs	r2, #4
 800acea:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f004 fcf1 	bl	800f6d6 <inv_icm20948_write_mems>
 800acf4:	6138      	str	r0, [r7, #16]

    if (result) {
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d001      	beq.n	800ad00 <dmp_icm20948_set_accel_fsr+0xec>
        return result;
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	e000      	b.n	800ad02 <dmp_icm20948_set_accel_fsr+0xee>
    } else {
        return 0;
 800ad00:	2300      	movs	r3, #0
    }
}
 800ad02:	4618      	mov	r0, r3
 800ad04:	3718      	adds	r7, #24
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}
 800ad0a:	bf00      	nop

0800ad0c <dmp_icm20948_set_accel_scale2>:
* It is a reverse scaling of the scale factor written to ACC_SCALE.
* @param[in] fsr for accel parts
			 2: 2g. 4: 4g. 8: 8g. 16: 16g. 32: 32g.
*/
int dmp_icm20948_set_accel_scale2(struct inv_icm20948 * s, short accel_fsr)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b086      	sub	sp, #24
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
 800ad14:	460b      	mov	r3, r1
 800ad16:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 800ad18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ad1c:	3b02      	subs	r3, #2
 800ad1e:	2b1e      	cmp	r3, #30
 800ad20:	d854      	bhi.n	800adcc <dmp_icm20948_set_accel_scale2+0xc0>
 800ad22:	a201      	add	r2, pc, #4	@ (adr r2, 800ad28 <dmp_icm20948_set_accel_scale2+0x1c>)
 800ad24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad28:	0800ada5 	.word	0x0800ada5
 800ad2c:	0800adcd 	.word	0x0800adcd
 800ad30:	0800adad 	.word	0x0800adad
 800ad34:	0800adcd 	.word	0x0800adcd
 800ad38:	0800adcd 	.word	0x0800adcd
 800ad3c:	0800adcd 	.word	0x0800adcd
 800ad40:	0800adb5 	.word	0x0800adb5
 800ad44:	0800adcd 	.word	0x0800adcd
 800ad48:	0800adcd 	.word	0x0800adcd
 800ad4c:	0800adcd 	.word	0x0800adcd
 800ad50:	0800adcd 	.word	0x0800adcd
 800ad54:	0800adcd 	.word	0x0800adcd
 800ad58:	0800adcd 	.word	0x0800adcd
 800ad5c:	0800adcd 	.word	0x0800adcd
 800ad60:	0800adbd 	.word	0x0800adbd
 800ad64:	0800adcd 	.word	0x0800adcd
 800ad68:	0800adcd 	.word	0x0800adcd
 800ad6c:	0800adcd 	.word	0x0800adcd
 800ad70:	0800adcd 	.word	0x0800adcd
 800ad74:	0800adcd 	.word	0x0800adcd
 800ad78:	0800adcd 	.word	0x0800adcd
 800ad7c:	0800adcd 	.word	0x0800adcd
 800ad80:	0800adcd 	.word	0x0800adcd
 800ad84:	0800adcd 	.word	0x0800adcd
 800ad88:	0800adcd 	.word	0x0800adcd
 800ad8c:	0800adcd 	.word	0x0800adcd
 800ad90:	0800adcd 	.word	0x0800adcd
 800ad94:	0800adcd 	.word	0x0800adcd
 800ad98:	0800adcd 	.word	0x0800adcd
 800ad9c:	0800adcd 	.word	0x0800adcd
 800ada0:	0800adc5 	.word	0x0800adc5
    case 2:
        scale = 524288L;  // 2^19
 800ada4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ada8:	617b      	str	r3, [r7, #20]
        break;
 800adaa:	e012      	b.n	800add2 <dmp_icm20948_set_accel_scale2+0xc6>
    case 4:
        scale = 262144L;  // 2^18
 800adac:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800adb0:	617b      	str	r3, [r7, #20]
        break;
 800adb2:	e00e      	b.n	800add2 <dmp_icm20948_set_accel_scale2+0xc6>
    case 8:
        scale = 131072L;  // 2^17
 800adb4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800adb8:	617b      	str	r3, [r7, #20]
        break;
 800adba:	e00a      	b.n	800add2 <dmp_icm20948_set_accel_scale2+0xc6>
    case 16:
        scale = 65536L;  // 2^16
 800adbc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800adc0:	617b      	str	r3, [r7, #20]
        break;
 800adc2:	e006      	b.n	800add2 <dmp_icm20948_set_accel_scale2+0xc6>
    case 32:
        scale = 32768L;  // 2^15
 800adc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800adc8:	617b      	str	r3, [r7, #20]
        break;
 800adca:	e002      	b.n	800add2 <dmp_icm20948_set_accel_scale2+0xc6>
    default:
        return -1;
 800adcc:	f04f 33ff 	mov.w	r3, #4294967295
 800add0:	e013      	b.n	800adfa <dmp_icm20948_set_accel_scale2+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE2, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800add2:	f107 030c 	add.w	r3, r7, #12
 800add6:	4619      	mov	r1, r3
 800add8:	6978      	ldr	r0, [r7, #20]
 800adda:	f7ff f9ee 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800adde:	4603      	mov	r3, r0
 800ade0:	2204      	movs	r2, #4
 800ade2:	f240 41f4 	movw	r1, #1268	@ 0x4f4
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f004 fc75 	bl	800f6d6 <inv_icm20948_write_mems>
 800adec:	6138      	str	r0, [r7, #16]

    if (result) {
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d001      	beq.n	800adf8 <dmp_icm20948_set_accel_scale2+0xec>
        return result;
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	e000      	b.n	800adfa <dmp_icm20948_set_accel_scale2+0xee>
    } else {
        return 0;
 800adf8:	2300      	movs	r3, #0
    }
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3718      	adds	r7, #24
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}
 800ae02:	bf00      	nop

0800ae04 <dmp_icm20948_set_bac_rate>:
/**
* BAC only works in 56 Hz. Set divider to make sure accel ODR into BAC is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_bac_rate(struct inv_icm20948 * s, short bac_odr)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b086      	sub	sp, #24
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 800ae10:	2300      	movs	r3, #0
 800ae12:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (bac_odr) {
 800ae14:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ae18:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800ae1c:	d01d      	beq.n	800ae5a <dmp_icm20948_set_bac_rate+0x56>
 800ae1e:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800ae22:	dc1d      	bgt.n	800ae60 <dmp_icm20948_set_bac_rate+0x5c>
 800ae24:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800ae28:	d014      	beq.n	800ae54 <dmp_icm20948_set_bac_rate+0x50>
 800ae2a:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800ae2e:	dc17      	bgt.n	800ae60 <dmp_icm20948_set_bac_rate+0x5c>
 800ae30:	2be1      	cmp	r3, #225	@ 0xe1
 800ae32:	d00c      	beq.n	800ae4e <dmp_icm20948_set_bac_rate+0x4a>
 800ae34:	2be1      	cmp	r3, #225	@ 0xe1
 800ae36:	dc13      	bgt.n	800ae60 <dmp_icm20948_set_bac_rate+0x5c>
 800ae38:	2b38      	cmp	r3, #56	@ 0x38
 800ae3a:	d002      	beq.n	800ae42 <dmp_icm20948_set_bac_rate+0x3e>
 800ae3c:	2b70      	cmp	r3, #112	@ 0x70
 800ae3e:	d003      	beq.n	800ae48 <dmp_icm20948_set_bac_rate+0x44>
 800ae40:	e00e      	b.n	800ae60 <dmp_icm20948_set_bac_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 800ae42:	2300      	movs	r3, #0
 800ae44:	82fb      	strh	r3, [r7, #22]
        break;
 800ae46:	e00e      	b.n	800ae66 <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	82fb      	strh	r3, [r7, #22]
        break;
 800ae4c:	e00b      	b.n	800ae66 <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 800ae4e:	2303      	movs	r3, #3
 800ae50:	82fb      	strh	r3, [r7, #22]
        break;
 800ae52:	e008      	b.n	800ae66 <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 800ae54:	2307      	movs	r3, #7
 800ae56:	82fb      	strh	r3, [r7, #22]
        break;
 800ae58:	e005      	b.n	800ae66 <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 800ae5a:	230f      	movs	r3, #15
 800ae5c:	82fb      	strh	r3, [r7, #22]
        break;
 800ae5e:	e002      	b.n	800ae66 <dmp_icm20948_set_bac_rate+0x62>
    default:
        return -1;
 800ae60:	f04f 33ff 	mov.w	r3, #4294967295
 800ae64:	e015      	b.n	800ae92 <dmp_icm20948_set_bac_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, BAC_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 800ae66:	f107 020c 	add.w	r2, r7, #12
 800ae6a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ae6e:	4611      	mov	r1, r2
 800ae70:	4618      	mov	r0, r3
 800ae72:	f7ff f989 	bl	800a188 <inv_icm20948_convert_int16_to_big8>
 800ae76:	4603      	mov	r3, r0
 800ae78:	2202      	movs	r2, #2
 800ae7a:	f240 310a 	movw	r1, #778	@ 0x30a
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f004 fc29 	bl	800f6d6 <inv_icm20948_write_mems>
 800ae84:	6138      	str	r0, [r7, #16]
    if (result) {
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d001      	beq.n	800ae90 <dmp_icm20948_set_bac_rate+0x8c>
        return result;
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	e000      	b.n	800ae92 <dmp_icm20948_set_bac_rate+0x8e>
    } else {
        return 0;
 800ae90:	2300      	movs	r3, #0
    }
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3718      	adds	r7, #24
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}

0800ae9a <dmp_icm20948_set_b2s_rate>:
/**
* B2S only works in 56 Hz. Set divider to make sure accel ODR into B2S is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_b2s_rate(struct inv_icm20948 * s, short accel_odr)
{
 800ae9a:	b580      	push	{r7, lr}
 800ae9c:	b086      	sub	sp, #24
 800ae9e:	af00      	add	r7, sp, #0
 800aea0:	6078      	str	r0, [r7, #4]
 800aea2:	460b      	mov	r3, r1
 800aea4:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 800aea6:	2300      	movs	r3, #0
 800aea8:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (accel_odr) {
 800aeaa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800aeae:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800aeb2:	d01d      	beq.n	800aef0 <dmp_icm20948_set_b2s_rate+0x56>
 800aeb4:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800aeb8:	dc1d      	bgt.n	800aef6 <dmp_icm20948_set_b2s_rate+0x5c>
 800aeba:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800aebe:	d014      	beq.n	800aeea <dmp_icm20948_set_b2s_rate+0x50>
 800aec0:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800aec4:	dc17      	bgt.n	800aef6 <dmp_icm20948_set_b2s_rate+0x5c>
 800aec6:	2be1      	cmp	r3, #225	@ 0xe1
 800aec8:	d00c      	beq.n	800aee4 <dmp_icm20948_set_b2s_rate+0x4a>
 800aeca:	2be1      	cmp	r3, #225	@ 0xe1
 800aecc:	dc13      	bgt.n	800aef6 <dmp_icm20948_set_b2s_rate+0x5c>
 800aece:	2b38      	cmp	r3, #56	@ 0x38
 800aed0:	d002      	beq.n	800aed8 <dmp_icm20948_set_b2s_rate+0x3e>
 800aed2:	2b70      	cmp	r3, #112	@ 0x70
 800aed4:	d003      	beq.n	800aede <dmp_icm20948_set_b2s_rate+0x44>
 800aed6:	e00e      	b.n	800aef6 <dmp_icm20948_set_b2s_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 800aed8:	2300      	movs	r3, #0
 800aeda:	82fb      	strh	r3, [r7, #22]
        break;
 800aedc:	e00e      	b.n	800aefc <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 800aede:	2301      	movs	r3, #1
 800aee0:	82fb      	strh	r3, [r7, #22]
        break;
 800aee2:	e00b      	b.n	800aefc <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 800aee4:	2303      	movs	r3, #3
 800aee6:	82fb      	strh	r3, [r7, #22]
        break;
 800aee8:	e008      	b.n	800aefc <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 800aeea:	2307      	movs	r3, #7
 800aeec:	82fb      	strh	r3, [r7, #22]
        break;
 800aeee:	e005      	b.n	800aefc <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 800aef0:	230f      	movs	r3, #15
 800aef2:	82fb      	strh	r3, [r7, #22]
        break;
 800aef4:	e002      	b.n	800aefc <dmp_icm20948_set_b2s_rate+0x62>
    default:
        return -1;
 800aef6:	f04f 33ff 	mov.w	r3, #4294967295
 800aefa:	e015      	b.n	800af28 <dmp_icm20948_set_b2s_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, B2S_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 800aefc:	f107 020c 	add.w	r2, r7, #12
 800af00:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800af04:	4611      	mov	r1, r2
 800af06:	4618      	mov	r0, r3
 800af08:	f7ff f93e 	bl	800a188 <inv_icm20948_convert_int16_to_big8>
 800af0c:	4603      	mov	r3, r0
 800af0e:	2202      	movs	r2, #2
 800af10:	f44f 7142 	mov.w	r1, #776	@ 0x308
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f004 fbde 	bl	800f6d6 <inv_icm20948_write_mems>
 800af1a:	6138      	str	r0, [r7, #16]
    if (result) {
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d001      	beq.n	800af26 <dmp_icm20948_set_b2s_rate+0x8c>
        return result;
 800af22:	693b      	ldr	r3, [r7, #16]
 800af24:	e000      	b.n	800af28 <dmp_icm20948_set_b2s_rate+0x8e>
    } else {
        return 0;
 800af26:	2300      	movs	r3, #0
    }
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3718      	adds	r7, #24
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}

0800af30 <dmp_icm20948_set_B2S_matrix>:
/**
* Sets B2S accel orientation matrix to DMP.
* @param[in] b2s_mtx. Unit: 1 = 2^30.
*/
int dmp_icm20948_set_B2S_matrix(struct inv_icm20948 * s, int *b2s_mtx)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800af3a:	2300      	movs	r3, #0
 800af3c:	60bb      	str	r3, [r7, #8]
	
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f107 0208 	add.w	r2, r7, #8
 800af46:	4611      	mov	r1, r2
 800af48:	4618      	mov	r0, r3
 800af4a:	f7ff f936 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800af4e:	4603      	mov	r3, r0
 800af50:	2204      	movs	r2, #4
 800af52:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f004 fbbd 	bl	800f6d6 <inv_icm20948_write_mems>
 800af5c:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	3304      	adds	r3, #4
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	f107 0208 	add.w	r2, r7, #8
 800af68:	4611      	mov	r1, r2
 800af6a:	4618      	mov	r0, r3
 800af6c:	f7ff f925 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800af70:	4603      	mov	r3, r0
 800af72:	2204      	movs	r2, #4
 800af74:	f640 5104 	movw	r1, #3332	@ 0xd04
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f004 fbac 	bl	800f6d6 <inv_icm20948_write_mems>
 800af7e:	4602      	mov	r2, r0
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	4413      	add	r3, r2
 800af84:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	3308      	adds	r3, #8
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f107 0208 	add.w	r2, r7, #8
 800af90:	4611      	mov	r1, r2
 800af92:	4618      	mov	r0, r3
 800af94:	f7ff f911 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800af98:	4603      	mov	r3, r0
 800af9a:	2204      	movs	r2, #4
 800af9c:	f640 5108 	movw	r1, #3336	@ 0xd08
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f004 fb98 	bl	800f6d6 <inv_icm20948_write_mems>
 800afa6:	4602      	mov	r2, r0
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	4413      	add	r3, r2
 800afac:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	330c      	adds	r3, #12
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f107 0208 	add.w	r2, r7, #8
 800afb8:	4611      	mov	r1, r2
 800afba:	4618      	mov	r0, r3
 800afbc:	f7ff f8fd 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800afc0:	4603      	mov	r3, r0
 800afc2:	2204      	movs	r2, #4
 800afc4:	f640 510c 	movw	r1, #3340	@ 0xd0c
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f004 fb84 	bl	800f6d6 <inv_icm20948_write_mems>
 800afce:	4602      	mov	r2, r0
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	4413      	add	r3, r2
 800afd4:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	3310      	adds	r3, #16
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f107 0208 	add.w	r2, r7, #8
 800afe0:	4611      	mov	r1, r2
 800afe2:	4618      	mov	r0, r3
 800afe4:	f7ff f8e9 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800afe8:	4603      	mov	r3, r0
 800afea:	2204      	movs	r2, #4
 800afec:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f004 fb70 	bl	800f6d6 <inv_icm20948_write_mems>
 800aff6:	4602      	mov	r2, r0
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	4413      	add	r3, r2
 800affc:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	3314      	adds	r3, #20
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f107 0208 	add.w	r2, r7, #8
 800b008:	4611      	mov	r1, r2
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7ff f8d5 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800b010:	4603      	mov	r3, r0
 800b012:	2204      	movs	r2, #4
 800b014:	f640 5114 	movw	r1, #3348	@ 0xd14
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f004 fb5c 	bl	800f6d6 <inv_icm20948_write_mems>
 800b01e:	4602      	mov	r2, r0
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	4413      	add	r3, r2
 800b024:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	3318      	adds	r3, #24
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f107 0208 	add.w	r2, r7, #8
 800b030:	4611      	mov	r1, r2
 800b032:	4618      	mov	r0, r3
 800b034:	f7ff f8c1 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800b038:	4603      	mov	r3, r0
 800b03a:	2204      	movs	r2, #4
 800b03c:	f640 5118 	movw	r1, #3352	@ 0xd18
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f004 fb48 	bl	800f6d6 <inv_icm20948_write_mems>
 800b046:	4602      	mov	r2, r0
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	4413      	add	r3, r2
 800b04c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	331c      	adds	r3, #28
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f107 0208 	add.w	r2, r7, #8
 800b058:	4611      	mov	r1, r2
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7ff f8ad 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800b060:	4603      	mov	r3, r0
 800b062:	2204      	movs	r2, #4
 800b064:	f640 511c 	movw	r1, #3356	@ 0xd1c
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f004 fb34 	bl	800f6d6 <inv_icm20948_write_mems>
 800b06e:	4602      	mov	r2, r0
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	4413      	add	r3, r2
 800b074:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	3320      	adds	r3, #32
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f107 0208 	add.w	r2, r7, #8
 800b080:	4611      	mov	r1, r2
 800b082:	4618      	mov	r0, r3
 800b084:	f7ff f899 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800b088:	4603      	mov	r3, r0
 800b08a:	2204      	movs	r2, #4
 800b08c:	f44f 6152 	mov.w	r1, #3360	@ 0xd20
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f004 fb20 	bl	800f6d6 <inv_icm20948_write_mems>
 800b096:	4602      	mov	r2, r0
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	4413      	add	r3, r2
 800b09c:	60fb      	str	r3, [r7, #12]

	if (result)
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d001      	beq.n	800b0a8 <dmp_icm20948_set_B2S_matrix+0x178>
        return result;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	e000      	b.n	800b0aa <dmp_icm20948_set_B2S_matrix+0x17a>

	return 0;
 800b0a8:	2300      	movs	r3, #0
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3710      	adds	r7, #16
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}

0800b0b2 <dmp_icm20948_set_ped_y_ratio>:
/**
* Set BAC ped y ration
* @param[in] ped_y_ratio: value will influence pedometer result
*/
int dmp_icm20948_set_ped_y_ratio(struct inv_icm20948 * s, long ped_y_ratio)
{
 800b0b2:	b580      	push	{r7, lr}
 800b0b4:	b084      	sub	sp, #16
 800b0b6:	af00      	add	r7, sp, #0
 800b0b8:	6078      	str	r0, [r7, #4]
 800b0ba:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0, 0, 0, 0};
 800b0bc:	2300      	movs	r3, #0
 800b0be:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 800b0c0:	f107 0308 	add.w	r3, r7, #8
 800b0c4:	4619      	mov	r1, r3
 800b0c6:	6838      	ldr	r0, [r7, #0]
 800b0c8:	f7ff f877 	bl	800a1ba <inv_icm20948_convert_int32_to_big8>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2204      	movs	r2, #4
 800b0d0:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f004 fafe 	bl	800f6d6 <inv_icm20948_write_mems>
 800b0da:	60f8      	str	r0, [r7, #12]

    return result;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3710      	adds	r7, #16
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}

0800b0e6 <inv_icm20948_firmware_load>:
#include "Icm20948LoadFirmware.h"
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"

int inv_icm20948_firmware_load(struct inv_icm20948 * s, const unsigned char *data_start, unsigned short size_start, unsigned short load_addr)
{ 
 800b0e6:	b580      	push	{r7, lr}
 800b0e8:	b08e      	sub	sp, #56	@ 0x38
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	60f8      	str	r0, [r7, #12]
 800b0ee:	60b9      	str	r1, [r7, #8]
 800b0f0:	4611      	mov	r1, r2
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	460b      	mov	r3, r1
 800b0f6:	80fb      	strh	r3, [r7, #6]
 800b0f8:	4613      	mov	r3, r2
 800b0fa:	80bb      	strh	r3, [r7, #4]
    int result;
    unsigned short memaddr;
    const unsigned char *data;
    unsigned short size;
    unsigned char data_cmp[INV_MAX_SERIAL_READ];
    int flag = 0;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	627b      	str	r3, [r7, #36]	@ 0x24

	if(s->base_state.firmware_loaded)
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800b106:	f003 0302 	and.w	r3, r3, #2
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d001      	beq.n	800b114 <inv_icm20948_firmware_load+0x2e>
		return 0;
 800b110:	2300      	movs	r3, #0
 800b112:	e07f      	b.n	800b214 <inv_icm20948_firmware_load+0x12e>
		
    // Write DMP memory
    data = data_start;
 800b114:	68bb      	ldr	r3, [r7, #8]
 800b116:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 800b118:	88fb      	ldrh	r3, [r7, #6]
 800b11a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 800b11c:	88bb      	ldrh	r3, [r7, #4]
 800b11e:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800b120:	e02d      	b.n	800b17e <inv_icm20948_firmware_load+0x98>
        write_size = min(size, INV_MAX_SERIAL_WRITE);
 800b122:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b124:	2b10      	cmp	r3, #16
 800b126:	bf28      	it	cs
 800b128:	2310      	movcs	r3, #16
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 800b12e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b130:	b2da      	uxtb	r2, r3
 800b132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b134:	4413      	add	r3, r2
 800b136:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b13a:	dd06      	ble.n	800b14a <inv_icm20948_firmware_load+0x64>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800b13c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b13e:	b2da      	uxtb	r2, r3
 800b140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b142:	4413      	add	r3, r2
 800b144:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b148:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
 800b14a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b14c:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800b14e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b150:	68f8      	ldr	r0, [r7, #12]
 800b152:	f004 fac0 	bl	800f6d6 <inv_icm20948_write_mems>
 800b156:	6238      	str	r0, [r7, #32]
        if (result)  
 800b158:	6a3b      	ldr	r3, [r7, #32]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d001      	beq.n	800b162 <inv_icm20948_firmware_load+0x7c>
            return result;
 800b15e:	6a3b      	ldr	r3, [r7, #32]
 800b160:	e058      	b.n	800b214 <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 800b162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b164:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b166:	4413      	add	r3, r2
 800b168:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 800b16a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b16c:	b29b      	uxth	r3, r3
 800b16e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800b170:	1ad3      	subs	r3, r2, r3
 800b172:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 800b174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b176:	b29a      	uxth	r2, r3
 800b178:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b17a:	4413      	add	r3, r2
 800b17c:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800b17e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b180:	2b00      	cmp	r3, #0
 800b182:	d1ce      	bne.n	800b122 <inv_icm20948_firmware_load+0x3c>
    }

    // Verify DMP memory

    data = data_start;
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 800b188:	88fb      	ldrh	r3, [r7, #6]
 800b18a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 800b18c:	88bb      	ldrh	r3, [r7, #4]
 800b18e:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800b190:	e03c      	b.n	800b20c <inv_icm20948_firmware_load+0x126>
        write_size = min(size, INV_MAX_SERIAL_READ);
 800b192:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b194:	2b10      	cmp	r3, #16
 800b196:	bf28      	it	cs
 800b198:	2310      	movcs	r3, #16
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 800b19e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b1a0:	b2da      	uxtb	r2, r3
 800b1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1a4:	4413      	add	r3, r2
 800b1a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1aa:	dd06      	ble.n	800b1ba <inv_icm20948_firmware_load+0xd4>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800b1ac:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b1ae:	b2da      	uxtb	r2, r3
 800b1b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1b2:	4413      	add	r3, r2
 800b1b4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b1b8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_read_mems(s, memaddr, write_size, data_cmp);
 800b1ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1bc:	f107 0310 	add.w	r3, r7, #16
 800b1c0:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800b1c2:	68f8      	ldr	r0, [r7, #12]
 800b1c4:	f004 f9a3 	bl	800f50e <inv_icm20948_read_mems>
 800b1c8:	6238      	str	r0, [r7, #32]
        if (result)
 800b1ca:	6a3b      	ldr	r3, [r7, #32]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d002      	beq.n	800b1d6 <inv_icm20948_firmware_load+0xf0>
            flag++; // Error, DMP not written correctly
 800b1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d2:	3301      	adds	r3, #1
 800b1d4:	627b      	str	r3, [r7, #36]	@ 0x24
        if (memcmp(data_cmp, data, write_size))
 800b1d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1d8:	f107 0310 	add.w	r3, r7, #16
 800b1dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f00a fb74 	bl	80158cc <memcmp>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d002      	beq.n	800b1f0 <inv_icm20948_firmware_load+0x10a>
            return -1;
 800b1ea:	f04f 33ff 	mov.w	r3, #4294967295
 800b1ee:	e011      	b.n	800b214 <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 800b1f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b1f4:	4413      	add	r3, r2
 800b1f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 800b1f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1fa:	b29b      	uxth	r3, r3
 800b1fc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800b1fe:	1ad3      	subs	r3, r2, r3
 800b200:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 800b202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b204:	b29a      	uxth	r2, r3
 800b206:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b208:	4413      	add	r3, r2
 800b20a:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800b20c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d1bf      	bne.n	800b192 <inv_icm20948_firmware_load+0xac>
#if defined(WIN32)   
    //if(!flag)
      // inv_log("DMP Firmware was updated successfully..\r\n");
#endif

    return 0;
 800b212:	2300      	movs	r3, #0
}
 800b214:	4618      	mov	r0, r3
 800b216:	3738      	adds	r7, #56	@ 0x38
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}

0800b21c <inv_icm20948_mpu_set_FIFO_RST_Diamond>:

static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data);
static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data);

int inv_icm20948_mpu_set_FIFO_RST_Diamond(struct inv_icm20948 * s, unsigned char value)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b084      	sub	sp, #16
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
 800b224:	460b      	mov	r3, r1
 800b226:	70fb      	strb	r3, [r7, #3]
	int result = 0;
 800b228:	2300      	movs	r3, #0
 800b22a:	60fb      	str	r3, [r7, #12]
	unsigned char reg;

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800b22c:	f107 030b 	add.w	r3, r7, #11
 800b230:	2201      	movs	r2, #1
 800b232:	2168      	movs	r1, #104	@ 0x68
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f004 f8b7 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800b23a:	4602      	mov	r2, r0
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	4313      	orrs	r3, r2
 800b240:	60fb      	str	r3, [r7, #12]
    
	reg &= 0xe0;
 800b242:	7afb      	ldrb	r3, [r7, #11]
 800b244:	f023 031f 	bic.w	r3, r3, #31
 800b248:	b2db      	uxtb	r3, r3
 800b24a:	72fb      	strb	r3, [r7, #11]
	reg |= value;
 800b24c:	7afa      	ldrb	r2, [r7, #11]
 800b24e:	78fb      	ldrb	r3, [r7, #3]
 800b250:	4313      	orrs	r3, r2
 800b252:	b2db      	uxtb	r3, r3
 800b254:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800b256:	f107 030b 	add.w	r3, r7, #11
 800b25a:	2201      	movs	r2, #1
 800b25c:	2168      	movs	r1, #104	@ 0x68
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f003 ffcd 	bl	800f1fe <inv_icm20948_write_mems_reg>
 800b264:	4602      	mov	r2, r0
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	4313      	orrs	r3, r2
 800b26a:	60fb      	str	r3, [r7, #12]
    
	return result;
 800b26c:	68fb      	ldr	r3, [r7, #12]
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3710      	adds	r7, #16
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}

0800b276 <inv_icm20948_identify_interrupt>:

int inv_icm20948_identify_interrupt(struct inv_icm20948 * s, short *int_read)
{
 800b276:	b580      	push	{r7, lr}
 800b278:	b084      	sub	sp, #16
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	6078      	str	r0, [r7, #4]
 800b27e:	6039      	str	r1, [r7, #0]
	unsigned char int_status;
    int result=0 ;
 800b280:	2300      	movs	r3, #0
 800b282:	60fb      	str	r3, [r7, #12]
    
    if(int_read)
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d002      	beq.n	800b290 <inv_icm20948_identify_interrupt+0x1a>
        *int_read = 0;
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	2200      	movs	r2, #0
 800b28e:	801a      	strh	r2, [r3, #0]
    
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 800b290:	f107 030b 	add.w	r3, r7, #11
 800b294:	2201      	movs	r2, #1
 800b296:	2119      	movs	r1, #25
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f004 f885 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800b29e:	60f8      	str	r0, [r7, #12]
    if(int_read)
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d003      	beq.n	800b2ae <inv_icm20948_identify_interrupt+0x38>
        *int_read = int_status;
 800b2a6:	7afb      	ldrb	r3, [r7, #11]
 800b2a8:	b21a      	sxth	r2, r3
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	801a      	strh	r2, [r3, #0]

    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 800b2ae:	f107 030b 	add.w	r3, r7, #11
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	2118      	movs	r1, #24
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f004 f876 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800b2bc:	60f8      	str	r0, [r7, #12]
	if(int_read)
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d009      	beq.n	800b2d8 <inv_icm20948_identify_interrupt+0x62>
		*int_read |= (int_status << 8);
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	f9b3 2000 	ldrsh.w	r2, [r3]
 800b2ca:	7afb      	ldrb	r3, [r7, #11]
 800b2cc:	021b      	lsls	r3, r3, #8
 800b2ce:	b21b      	sxth	r3, r3
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	b21a      	sxth	r2, r3
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	801a      	strh	r2, [r3, #0]
     * We do not need to handle FIFO overflow here. 
     * When we read FIFO_SIZE we can determine if FIFO overflow has occured.
     */
    //result = inv_icm20948_read_mems_reg(s, 0x1B, 1, &int_status);
    
	return result;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
}
 800b2da:	4618      	mov	r0, r3
 800b2dc:	3710      	adds	r7, #16
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}

0800b2e2 <dmp_get_fifo_length>:
* @param[out] len amount of data currently stored in the fifo.
*
* @return MPU_SUCCESS or non-zero error code.
**/
static int dmp_get_fifo_length(struct inv_icm20948 * s, uint_fast16_t * len )
{
 800b2e2:	b580      	push	{r7, lr}
 800b2e4:	b084      	sub	sp, #16
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	6078      	str	r0, [r7, #4]
 800b2ea:	6039      	str	r1, [r7, #0]
	unsigned char fifoBuf[2];
	int result = 0;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	60fb      	str	r3, [r7, #12]
    
	if (NULL == len)
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d102      	bne.n	800b2fc <dmp_get_fifo_length+0x1a>
		return -1;
 800b2f6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2fa:	e01f      	b.n	800b33c <dmp_get_fifo_length+0x5a>
    
	/*---- read the 2 'count' registers and
	burst read the data from the FIFO ----*/
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800b2fc:	f107 0308 	add.w	r3, r7, #8
 800b300:	2202      	movs	r2, #2
 800b302:	2170      	movs	r1, #112	@ 0x70
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f004 f84f 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800b30a:	60f8      	str	r0, [r7, #12]
	if (result) 
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d009      	beq.n	800b326 <dmp_get_fifo_length+0x44>
	{
		s->fifo_info.fifoError = -1;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f04f 32ff 	mov.w	r2, #4294967295
 800b318:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		*len = 0;
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	2200      	movs	r2, #0
 800b320:	601a      	str	r2, [r3, #0]
		return result;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	e00a      	b.n	800b33c <dmp_get_fifo_length+0x5a>
	}
    
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 800b326:	7a3b      	ldrb	r3, [r7, #8]
 800b328:	021a      	lsls	r2, r3, #8
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	601a      	str	r2, [r3, #0]
	*len += (uint_fast16_t) (fifoBuf[1]);
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	7a7a      	ldrb	r2, [r7, #9]
 800b334:	441a      	add	r2, r3
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	601a      	str	r2, [r3, #0]

	return result;
 800b33a:	68fb      	ldr	r3, [r7, #12]
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3710      	adds	r7, #16
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <dmp_reset_fifo>:
*  @note   Halt the DMP writing into the FIFO for the time
*          needed to reset the FIFO.
*  @return MPU_SUCCESS if successful, a non-zero error code otherwise.
*/
static int dmp_reset_fifo(struct inv_icm20948 * s)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b086      	sub	sp, #24
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
    uint_fast16_t len = HARDWARE_FIFO_SIZE;
 800b34c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b350:	60fb      	str	r3, [r7, #12]
	unsigned char tries = 0;
 800b352:	2300      	movs	r3, #0
 800b354:	75fb      	strb	r3, [r7, #23]
	int result = 0;
 800b356:	2300      	movs	r3, #0
 800b358:	613b      	str	r3, [r7, #16]
    
	while (len != 0 && tries < 6) 
 800b35a:	e03e      	b.n	800b3da <dmp_reset_fifo+0x96>
	{ 
		s->base_state.user_ctrl &= (~BIT_FIFO_EN);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	7f1b      	ldrb	r3, [r3, #28]
 800b360:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b364:	b2da      	uxtb	r2, r3
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	771a      	strb	r2, [r3, #28]
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	7f1b      	ldrb	r3, [r3, #28]
 800b36e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b372:	b2da      	uxtb	r2, r3
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	7f1b      	ldrb	r3, [r3, #28]
 800b37c:	461a      	mov	r2, r3
 800b37e:	2103      	movs	r1, #3
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f003 ffb5 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800b386:	4602      	mov	r2, r0
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	4313      	orrs	r3, r2
 800b38c:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1f);
 800b38e:	211f      	movs	r1, #31
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f7ff ff43 	bl	800b21c <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800b396:	4602      	mov	r2, r0
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	4313      	orrs	r3, r2
 800b39c:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 800b39e:	211e      	movs	r1, #30
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f7ff ff3b 	bl	800b21c <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	613b      	str	r3, [r7, #16]
        
		// Reset overflow flag
		s->fifo_info.fifo_overflow = 0;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
        
		result |= dmp_get_fifo_length(s, &len);
 800b3b6:	f107 030c 	add.w	r3, r7, #12
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f7ff ff90 	bl	800b2e2 <dmp_get_fifo_length>
 800b3c2:	4602      	mov	r2, r0
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	613b      	str	r3, [r7, #16]
		if (result) 
 800b3ca:	693b      	ldr	r3, [r7, #16]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d001      	beq.n	800b3d4 <dmp_reset_fifo+0x90>
			return result;
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	e022      	b.n	800b41a <dmp_reset_fifo+0xd6>
        
		tries++;
 800b3d4:	7dfb      	ldrb	r3, [r7, #23]
 800b3d6:	3301      	adds	r3, #1
 800b3d8:	75fb      	strb	r3, [r7, #23]
	while (len != 0 && tries < 6) 
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d002      	beq.n	800b3e6 <dmp_reset_fifo+0xa2>
 800b3e0:	7dfb      	ldrb	r3, [r7, #23]
 800b3e2:	2b05      	cmp	r3, #5
 800b3e4:	d9ba      	bls.n	800b35c <dmp_reset_fifo+0x18>
	}
    
	s->base_state.user_ctrl |= BIT_FIFO_EN;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	7f1b      	ldrb	r3, [r3, #28]
 800b3ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3ee:	b2da      	uxtb	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	771a      	strb	r2, [r3, #28]
	s->base_state.user_ctrl |= BIT_DMP_EN;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	7f1b      	ldrb	r3, [r3, #28]
 800b3f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b3fc:	b2da      	uxtb	r2, r3
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	771a      	strb	r2, [r3, #28]
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	7f1b      	ldrb	r3, [r3, #28]
 800b406:	461a      	mov	r2, r3
 800b408:	2103      	movs	r1, #3
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f003 ff70 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800b410:	4602      	mov	r2, r0
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	4313      	orrs	r3, r2
 800b416:	613b      	str	r3, [r7, #16]
    
	return result;
 800b418:	693b      	ldr	r3, [r7, #16]
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3718      	adds	r7, #24
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}

0800b422 <dmp_read_fifo>:
*  @param[in] len   Amount of data to read out of the fifo
*
*  @return MPU_SUCCESS or non-zero error code
**/
static int dmp_read_fifo(struct inv_icm20948 * s, unsigned char *data, uint_fast16_t len)
{
 800b422:	b580      	push	{r7, lr}
 800b424:	b088      	sub	sp, #32
 800b426:	af00      	add	r7, sp, #0
 800b428:	60f8      	str	r0, [r7, #12]
 800b42a:	60b9      	str	r1, [r7, #8]
 800b42c:	607a      	str	r2, [r7, #4]
	int result;
    uint_fast16_t bytesRead = 0;
 800b42e:	2300      	movs	r3, #0
 800b430:	61bb      	str	r3, [r7, #24]

    while (bytesRead<len) 
 800b432:	e021      	b.n	800b478 <dmp_read_fifo+0x56>
    {
        unsigned short thisLen = min(INV_MAX_SERIAL_READ, len-bytesRead);
 800b434:	687a      	ldr	r2, [r7, #4]
 800b436:	69bb      	ldr	r3, [r7, #24]
 800b438:	1ad3      	subs	r3, r2, r3
 800b43a:	2b10      	cmp	r3, #16
 800b43c:	bf28      	it	cs
 800b43e:	2310      	movcs	r3, #16
 800b440:	82fb      	strh	r3, [r7, #22]
        
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 800b442:	8af9      	ldrh	r1, [r7, #22]
 800b444:	68ba      	ldr	r2, [r7, #8]
 800b446:	69bb      	ldr	r3, [r7, #24]
 800b448:	4413      	add	r3, r2
 800b44a:	460a      	mov	r2, r1
 800b44c:	2172      	movs	r1, #114	@ 0x72
 800b44e:	68f8      	ldr	r0, [r7, #12]
 800b450:	f003 ffaa 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800b454:	61f8      	str	r0, [r7, #28]
        if (result)
 800b456:	69fb      	ldr	r3, [r7, #28]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d009      	beq.n	800b470 <dmp_read_fifo+0x4e>
		{
			dmp_reset_fifo(s);
 800b45c:	68f8      	ldr	r0, [r7, #12]
 800b45e:	f7ff ff71 	bl	800b344 <dmp_reset_fifo>
			s->fifo_info.fifoError = -1;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	f04f 32ff 	mov.w	r2, #4294967295
 800b468:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			return result;
 800b46c:	69fb      	ldr	r3, [r7, #28]
 800b46e:	e008      	b.n	800b482 <dmp_read_fifo+0x60>
		}
        
        bytesRead += thisLen;
 800b470:	8afb      	ldrh	r3, [r7, #22]
 800b472:	69ba      	ldr	r2, [r7, #24]
 800b474:	4413      	add	r3, r2
 800b476:	61bb      	str	r3, [r7, #24]
    while (bytesRead<len) 
 800b478:	69ba      	ldr	r2, [r7, #24]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d3d9      	bcc.n	800b434 <dmp_read_fifo+0x12>
    }

	return result;
 800b480:	69fb      	ldr	r3, [r7, #28]
}
 800b482:	4618      	mov	r0, r3
 800b484:	3720      	adds	r7, #32
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}

0800b48a <dmp_get_fifo_all>:
*  @param  buffer Reads up to length into the buffer.
*
*  @return number of bytes of read.
**/
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
{
 800b48a:	b580      	push	{r7, lr}
 800b48c:	b086      	sub	sp, #24
 800b48e:	af00      	add	r7, sp, #0
 800b490:	60f8      	str	r0, [r7, #12]
 800b492:	60b9      	str	r1, [r7, #8]
 800b494:	607a      	str	r2, [r7, #4]
 800b496:	603b      	str	r3, [r7, #0]
	int result;
	uint_fast16_t in_fifo;
    
	if(reset)
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d002      	beq.n	800b4a4 <dmp_get_fifo_all+0x1a>
		*reset = 0;
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	601a      	str	r2, [r3, #0]
   
	result = dmp_get_fifo_length(s, &in_fifo);
 800b4a4:	f107 0310 	add.w	r3, r7, #16
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	68f8      	ldr	r0, [r7, #12]
 800b4ac:	f7ff ff19 	bl	800b2e2 <dmp_get_fifo_length>
 800b4b0:	6178      	str	r0, [r7, #20]
	if (result) {
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d005      	beq.n	800b4c4 <dmp_get_fifo_all+0x3a>
		s->fifo_info.fifoError = result;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	697a      	ldr	r2, [r7, #20]
 800b4bc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	e029      	b.n	800b518 <dmp_get_fifo_all+0x8e>
	}
    
	// Nothing to read
	if (in_fifo == 0)
 800b4c4:	693b      	ldr	r3, [r7, #16]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d101      	bne.n	800b4ce <dmp_get_fifo_all+0x44>
		return 0;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	e024      	b.n	800b518 <dmp_get_fifo_all+0x8e>
    
	/* Check if buffer is able to be filled in with in_fifo bytes */
	if (in_fifo > length) {
 800b4ce:	693b      	ldr	r3, [r7, #16]
 800b4d0:	68ba      	ldr	r2, [r7, #8]
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	d20f      	bcs.n	800b4f6 <dmp_get_fifo_all+0x6c>
		dmp_reset_fifo(s);
 800b4d6:	68f8      	ldr	r0, [r7, #12]
 800b4d8:	f7ff ff34 	bl	800b344 <dmp_reset_fifo>
		s->fifo_info.fifoError = -1;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	f04f 32ff 	mov.w	r2, #4294967295
 800b4e2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		if(reset)
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d002      	beq.n	800b4f2 <dmp_get_fifo_all+0x68>
			*reset = 1;
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	601a      	str	r2, [r3, #0]
		return 0;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	e010      	b.n	800b518 <dmp_get_fifo_all+0x8e>
	}

	result = dmp_read_fifo(s, buffer, in_fifo);
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	461a      	mov	r2, r3
 800b4fa:	6879      	ldr	r1, [r7, #4]
 800b4fc:	68f8      	ldr	r0, [r7, #12]
 800b4fe:	f7ff ff90 	bl	800b422 <dmp_read_fifo>
 800b502:	6178      	str	r0, [r7, #20]
	if (result) {
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d005      	beq.n	800b516 <dmp_get_fifo_all+0x8c>
		s->fifo_info.fifoError = result;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	697a      	ldr	r2, [r7, #20]
 800b50e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800b512:	2300      	movs	r3, #0
 800b514:	e000      	b.n	800b518 <dmp_get_fifo_all+0x8e>
	}
	return in_fifo;
 800b516:	693b      	ldr	r3, [r7, #16]
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3718      	adds	r7, #24
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}

0800b520 <get_packet_size_and_samplecnt>:

/** Determines the packet size by decoding the header. Both header and header2 are set. header2 is set to zero
*   if it doesn't exist. sample_cnt_array is filled in if not null with number of samples expected for each sensor
*/
static uint_fast16_t get_packet_size_and_samplecnt(unsigned char *data, unsigned short *header, unsigned short *header2, unsigned short * sample_cnt_array)
{
 800b520:	b480      	push	{r7}
 800b522:	b087      	sub	sp, #28
 800b524:	af00      	add	r7, sp, #0
 800b526:	60f8      	str	r0, [r7, #12]
 800b528:	60b9      	str	r1, [r7, #8]
 800b52a:	607a      	str	r2, [r7, #4]
 800b52c:	603b      	str	r3, [r7, #0]
	int sz = HEADER_SZ; // 2 for header
 800b52e:	2302      	movs	r3, #2
 800b530:	617b      	str	r3, [r7, #20]
    
	*header = (((unsigned short)data[0])<<8) | data[1];
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	781b      	ldrb	r3, [r3, #0]
 800b536:	021b      	lsls	r3, r3, #8
 800b538:	b21a      	sxth	r2, r3
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	3301      	adds	r3, #1
 800b53e:	781b      	ldrb	r3, [r3, #0]
 800b540:	b21b      	sxth	r3, r3
 800b542:	4313      	orrs	r3, r2
 800b544:	b21b      	sxth	r3, r3
 800b546:	b29a      	uxth	r2, r3
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	801a      	strh	r2, [r3, #0]

	if (*header & ACCEL_SET) {
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	881b      	ldrh	r3, [r3, #0]
 800b550:	b21b      	sxth	r3, r3
 800b552:	2b00      	cmp	r3, #0
 800b554:	da14      	bge.n	800b580 <get_packet_size_and_samplecnt+0x60>
		sz += ACCEL_DATA_SZ;
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	3306      	adds	r3, #6
 800b55a:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d005      	beq.n	800b56e <get_packet_size_and_samplecnt+0x4e>
			sample_cnt_array[ANDROID_SENSOR_ACCELEROMETER]++;
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	3302      	adds	r3, #2
 800b566:	881a      	ldrh	r2, [r3, #0]
 800b568:	3201      	adds	r2, #1
 800b56a:	b292      	uxth	r2, r2
 800b56c:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d005      	beq.n	800b580 <get_packet_size_and_samplecnt+0x60>
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	3354      	adds	r3, #84	@ 0x54
 800b578:	881a      	ldrh	r2, [r3, #0]
 800b57a:	3201      	adds	r2, #1
 800b57c:	b292      	uxth	r2, r2
 800b57e:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & GYRO_SET) {
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	881b      	ldrh	r3, [r3, #0]
 800b584:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d020      	beq.n	800b5ce <get_packet_size_and_samplecnt+0xae>
		sz += GYRO_DATA_SZ;
 800b58c:	697b      	ldr	r3, [r7, #20]
 800b58e:	3306      	adds	r3, #6
 800b590:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d005      	beq.n	800b5a4 <get_packet_size_and_samplecnt+0x84>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED]++;
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	3320      	adds	r3, #32
 800b59c:	881a      	ldrh	r2, [r3, #0]
 800b59e:	3201      	adds	r2, #1
 800b5a0:	b292      	uxth	r2, r2
 800b5a2:	801a      	strh	r2, [r3, #0]
		sz += GYRO_BIAS_DATA_SZ;
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	3306      	adds	r3, #6
 800b5a8:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d005      	beq.n	800b5bc <get_packet_size_and_samplecnt+0x9c>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE]++;
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	3308      	adds	r3, #8
 800b5b4:	881a      	ldrh	r2, [r3, #0]
 800b5b6:	3201      	adds	r2, #1
 800b5b8:	b292      	uxth	r2, r2
 800b5ba:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d005      	beq.n	800b5ce <get_packet_size_and_samplecnt+0xae>
			sample_cnt_array[ANDROID_SENSOR_RAW_GYROSCOPE]++;
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	3356      	adds	r3, #86	@ 0x56
 800b5c6:	881a      	ldrh	r2, [r3, #0]
 800b5c8:	3201      	adds	r2, #1
 800b5ca:	b292      	uxth	r2, r2
 800b5cc:	801a      	strh	r2, [r3, #0]
	}
 
	if (*header & CPASS_SET) {
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	881b      	ldrh	r3, [r3, #0]
 800b5d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d00b      	beq.n	800b5f2 <get_packet_size_and_samplecnt+0xd2>
		sz += CPASS_DATA_SZ;
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	3306      	adds	r3, #6
 800b5de:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d005      	beq.n	800b5f2 <get_packet_size_and_samplecnt+0xd2>
			sample_cnt_array[ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED]++;
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	331c      	adds	r3, #28
 800b5ea:	881a      	ldrh	r2, [r3, #0]
 800b5ec:	3201      	adds	r2, #1
 800b5ee:	b292      	uxth	r2, r2
 800b5f0:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & ALS_SET) {
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	881b      	ldrh	r3, [r3, #0]
 800b5f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d00b      	beq.n	800b616 <get_packet_size_and_samplecnt+0xf6>
		sz += ALS_DATA_SZ;
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	3308      	adds	r3, #8
 800b602:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d005      	beq.n	800b616 <get_packet_size_and_samplecnt+0xf6>
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	330a      	adds	r3, #10
 800b60e:	881a      	ldrh	r2, [r3, #0]
 800b610:	3201      	adds	r2, #1
 800b612:	b292      	uxth	r2, r2
 800b614:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT6_SET) {
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	881b      	ldrh	r3, [r3, #0]
 800b61a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d00b      	beq.n	800b63a <get_packet_size_and_samplecnt+0x11a>
		sz += QUAT6_DATA_SZ;
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	330c      	adds	r3, #12
 800b626:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d005      	beq.n	800b63a <get_packet_size_and_samplecnt+0x11a>
			sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR]++;
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	331e      	adds	r3, #30
 800b632:	881a      	ldrh	r2, [r3, #0]
 800b634:	3201      	adds	r2, #1
 800b636:	b292      	uxth	r2, r2
 800b638:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT9_SET) {
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	881b      	ldrh	r3, [r3, #0]
 800b63e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b642:	2b00      	cmp	r3, #0
 800b644:	d00b      	beq.n	800b65e <get_packet_size_and_samplecnt+0x13e>
		sz += QUAT9_DATA_SZ;
 800b646:	697b      	ldr	r3, [r7, #20]
 800b648:	330e      	adds	r3, #14
 800b64a:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d005      	beq.n	800b65e <get_packet_size_and_samplecnt+0x13e>
			sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR]++;
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	3316      	adds	r3, #22
 800b656:	881a      	ldrh	r2, [r3, #0]
 800b658:	3201      	adds	r2, #1
 800b65a:	b292      	uxth	r2, r2
 800b65c:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PQUAT6_SET) 
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	881b      	ldrh	r3, [r3, #0]
 800b662:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b666:	2b00      	cmp	r3, #0
 800b668:	d002      	beq.n	800b670 <get_packet_size_and_samplecnt+0x150>
		sz += PQUAT6_DATA_SZ;
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	3306      	adds	r3, #6
 800b66e:	617b      	str	r3, [r7, #20]
    
	if (*header & GEOMAG_SET) {
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	881b      	ldrh	r3, [r3, #0]
 800b674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d00b      	beq.n	800b694 <get_packet_size_and_samplecnt+0x174>
		sz += GEOMAG_DATA_SZ;
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	330e      	adds	r3, #14
 800b680:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d005      	beq.n	800b694 <get_packet_size_and_samplecnt+0x174>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR]++;
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	3328      	adds	r3, #40	@ 0x28
 800b68c:	881a      	ldrh	r2, [r3, #0]
 800b68e:	3201      	adds	r2, #1
 800b690:	b292      	uxth	r2, r2
 800b692:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & CPASS_CALIBR_SET) {
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	881b      	ldrh	r3, [r3, #0]
 800b698:	f003 0320 	and.w	r3, r3, #32
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d00b      	beq.n	800b6b8 <get_packet_size_and_samplecnt+0x198>
		sz += CPASS_CALIBR_DATA_SZ;
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	330c      	adds	r3, #12
 800b6a4:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d005      	beq.n	800b6b8 <get_packet_size_and_samplecnt+0x198>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	3304      	adds	r3, #4
 800b6b0:	881a      	ldrh	r2, [r3, #0]
 800b6b2:	3201      	adds	r2, #1
 800b6b4:	b292      	uxth	r2, r2
 800b6b6:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PED_STEPDET_SET) {
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	881b      	ldrh	r3, [r3, #0]
 800b6bc:	f003 0310 	and.w	r3, r3, #16
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d00b      	beq.n	800b6dc <get_packet_size_and_samplecnt+0x1bc>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	3304      	adds	r3, #4
 800b6c8:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d005      	beq.n	800b6dc <get_packet_size_and_samplecnt+0x1bc>
			sample_cnt_array[ANDROID_SENSOR_STEP_DETECTOR]++;
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	3324      	adds	r3, #36	@ 0x24
 800b6d4:	881a      	ldrh	r2, [r3, #0]
 800b6d6:	3201      	adds	r2, #1
 800b6d8:	b292      	uxth	r2, r2
 800b6da:	801a      	strh	r2, [r3, #0]
	}

	if (*header & HEADER2_SET) {
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	881b      	ldrh	r3, [r3, #0]
 800b6e0:	f003 0308 	and.w	r3, r3, #8
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d011      	beq.n	800b70c <get_packet_size_and_samplecnt+0x1ec>
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	3302      	adds	r3, #2
 800b6ec:	781b      	ldrb	r3, [r3, #0]
 800b6ee:	021b      	lsls	r3, r3, #8
 800b6f0:	b21a      	sxth	r2, r3
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	3303      	adds	r3, #3
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	b21b      	sxth	r3, r3
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	b21b      	sxth	r3, r3
 800b6fe:	b29a      	uxth	r2, r3
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	801a      	strh	r2, [r3, #0]
		sz += HEADER2_SZ;
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	3302      	adds	r3, #2
 800b708:	617b      	str	r3, [r7, #20]
 800b70a:	e002      	b.n	800b712 <get_packet_size_and_samplecnt+0x1f2>
	} else {
		*header2 = 0;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header2 & ACCEL_ACCURACY_SET) {
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	881b      	ldrh	r3, [r3, #0]
 800b716:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d002      	beq.n	800b724 <get_packet_size_and_samplecnt+0x204>
		sz += ACCEL_ACCURACY_SZ;
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	3302      	adds	r3, #2
 800b722:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & GYRO_ACCURACY_SET) {
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	881b      	ldrh	r3, [r3, #0]
 800b728:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d002      	beq.n	800b736 <get_packet_size_and_samplecnt+0x216>
		sz += GYRO_ACCURACY_SZ;
 800b730:	697b      	ldr	r3, [r7, #20]
 800b732:	3302      	adds	r3, #2
 800b734:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & CPASS_ACCURACY_SET) {
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	881b      	ldrh	r3, [r3, #0]
 800b73a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d002      	beq.n	800b748 <get_packet_size_and_samplecnt+0x228>
		sz += CPASS_ACCURACY_SZ;
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	3302      	adds	r3, #2
 800b746:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & FLIP_PICKUP_SET) {
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	881b      	ldrh	r3, [r3, #0]
 800b74c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b750:	2b00      	cmp	r3, #0
 800b752:	d00b      	beq.n	800b76c <get_packet_size_and_samplecnt+0x24c>
		sz += FLIP_PICKUP_SZ;
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	3302      	adds	r3, #2
 800b758:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d005      	beq.n	800b76c <get_packet_size_and_samplecnt+0x24c>
			sample_cnt_array[ANDROID_SENSOR_FLIP_PICKUP]++;
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	335c      	adds	r3, #92	@ 0x5c
 800b764:	881a      	ldrh	r2, [r3, #0]
 800b766:	3201      	adds	r2, #1
 800b768:	b292      	uxth	r2, r2
 800b76a:	801a      	strh	r2, [r3, #0]
	}
	if (*header2 & ACT_RECOG_SET) {
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	881b      	ldrh	r3, [r3, #0]
 800b770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b774:	2b00      	cmp	r3, #0
 800b776:	d00b      	beq.n	800b790 <get_packet_size_and_samplecnt+0x270>
		sz += ACT_RECOG_SZ;
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	3306      	adds	r3, #6
 800b77c:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d005      	beq.n	800b790 <get_packet_size_and_samplecnt+0x270>
			sample_cnt_array[ANDROID_SENSOR_ACTIVITY_CLASSIFICATON]++;
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	335e      	adds	r3, #94	@ 0x5e
 800b788:	881a      	ldrh	r2, [r3, #0]
 800b78a:	3201      	adds	r2, #1
 800b78c:	b292      	uxth	r2, r2
 800b78e:	801a      	strh	r2, [r3, #0]
	}
	sz += ODR_CNT_GYRO_SZ;
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	3302      	adds	r3, #2
 800b794:	617b      	str	r3, [r7, #20]

	return sz;
 800b796:	697b      	ldr	r3, [r7, #20]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	371c      	adds	r7, #28
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr

0800b7a4 <check_fifo_decoded_headers>:

static int check_fifo_decoded_headers(unsigned short header, unsigned short header2)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b085      	sub	sp, #20
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	460a      	mov	r2, r1
 800b7ae:	80fb      	strh	r3, [r7, #6]
 800b7b0:	4613      	mov	r3, r2
 800b7b2:	80bb      	strh	r3, [r7, #4]
	unsigned short header_bit_mask = 0;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	81fb      	strh	r3, [r7, #14]
	unsigned short header2_bit_mask = 0;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	81bb      	strh	r3, [r7, #12]
	
	// at least 1 bit must be set
	if (header == 0)
 800b7bc:	88fb      	ldrh	r3, [r7, #6]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d102      	bne.n	800b7c8 <check_fifo_decoded_headers+0x24>
		return -1;
 800b7c2:	f04f 33ff 	mov.w	r3, #4294967295
 800b7c6:	e063      	b.n	800b890 <check_fifo_decoded_headers+0xec>
	
	header_bit_mask |= ACCEL_SET;
 800b7c8:	89fb      	ldrh	r3, [r7, #14]
 800b7ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7d2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_SET;
 800b7d4:	89fb      	ldrh	r3, [r7, #14]
 800b7d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b7da:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_SET;
 800b7dc:	89fb      	ldrh	r3, [r7, #14]
 800b7de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b7e2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= ALS_SET;
 800b7e4:	89fb      	ldrh	r3, [r7, #14]
 800b7e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b7ea:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT6_SET;
 800b7ec:	89fb      	ldrh	r3, [r7, #14]
 800b7ee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800b7f2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT9_SET;
 800b7f4:	89fb      	ldrh	r3, [r7, #14]
 800b7f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b7fa:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PQUAT6_SET;
 800b7fc:	89fb      	ldrh	r3, [r7, #14]
 800b7fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b802:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GEOMAG_SET;
 800b804:	89fb      	ldrh	r3, [r7, #14]
 800b806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b80a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_CALIBR_SET;
 800b80c:	89fb      	ldrh	r3, [r7, #14]
 800b80e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b812:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_CALIBR_SET;
 800b814:	89fb      	ldrh	r3, [r7, #14]
 800b816:	f043 0320 	orr.w	r3, r3, #32
 800b81a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PED_STEPDET_SET;
 800b81c:	89fb      	ldrh	r3, [r7, #14]
 800b81e:	f043 0310 	orr.w	r3, r3, #16
 800b822:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= HEADER2_SET;
 800b824:	89fb      	ldrh	r3, [r7, #14]
 800b826:	f043 0308 	orr.w	r3, r3, #8
 800b82a:	81fb      	strh	r3, [r7, #14]
	
	if (header & ~header_bit_mask)
 800b82c:	88fa      	ldrh	r2, [r7, #6]
 800b82e:	89fb      	ldrh	r3, [r7, #14]
 800b830:	43db      	mvns	r3, r3
 800b832:	4013      	ands	r3, r2
 800b834:	2b00      	cmp	r3, #0
 800b836:	d002      	beq.n	800b83e <check_fifo_decoded_headers+0x9a>
		return -1;
 800b838:	f04f 33ff 	mov.w	r3, #4294967295
 800b83c:	e028      	b.n	800b890 <check_fifo_decoded_headers+0xec>
	
	// at least 1 bit must be set if header 2 is set
	if (header & HEADER2_SET) {
 800b83e:	88fb      	ldrh	r3, [r7, #6]
 800b840:	f003 0308 	and.w	r3, r3, #8
 800b844:	2b00      	cmp	r3, #0
 800b846:	d022      	beq.n	800b88e <check_fifo_decoded_headers+0xea>
		header2_bit_mask |= ACCEL_ACCURACY_SET;
 800b848:	89bb      	ldrh	r3, [r7, #12]
 800b84a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b84e:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= GYRO_ACCURACY_SET;
 800b850:	89bb      	ldrh	r3, [r7, #12]
 800b852:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b856:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= CPASS_ACCURACY_SET;
 800b858:	89bb      	ldrh	r3, [r7, #12]
 800b85a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b85e:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= FLIP_PICKUP_SET;
 800b860:	89bb      	ldrh	r3, [r7, #12]
 800b862:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b866:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= ACT_RECOG_SET;
 800b868:	89bb      	ldrh	r3, [r7, #12]
 800b86a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b86e:	81bb      	strh	r3, [r7, #12]
		if (header2 == 0)
 800b870:	88bb      	ldrh	r3, [r7, #4]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d102      	bne.n	800b87c <check_fifo_decoded_headers+0xd8>
			return -1;
 800b876:	f04f 33ff 	mov.w	r3, #4294967295
 800b87a:	e009      	b.n	800b890 <check_fifo_decoded_headers+0xec>
		if (header2 & ~header2_bit_mask)
 800b87c:	88ba      	ldrh	r2, [r7, #4]
 800b87e:	89bb      	ldrh	r3, [r7, #12]
 800b880:	43db      	mvns	r3, r3
 800b882:	4013      	ands	r3, r2
 800b884:	2b00      	cmp	r3, #0
 800b886:	d002      	beq.n	800b88e <check_fifo_decoded_headers+0xea>
			return -1;
 800b888:	f04f 33ff 	mov.w	r3, #4294967295
 800b88c:	e000      	b.n	800b890 <check_fifo_decoded_headers+0xec>
	}

    return 0;
 800b88e:	2300      	movs	r3, #0
}
 800b890:	4618      	mov	r0, r3
 800b892:	3714      	adds	r7, #20
 800b894:	46bd      	mov	sp, r7
 800b896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89a:	4770      	bx	lr

0800b89c <extract_sample_cnt>:
    
/** Determine number of samples present in SW FIFO fifo_data containing fifo_size bytes to be analyzed. Total number
* of samples filled in total_sample_cnt, number of samples per sensor filled in sample_cnt_array array
*/
static int extract_sample_cnt(struct inv_icm20948 * s, int fifo_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b088      	sub	sp, #32
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	60f8      	str	r0, [r7, #12]
 800b8a4:	60b9      	str	r1, [r7, #8]
 800b8a6:	607a      	str	r2, [r7, #4]
 800b8a8:	603b      	str	r3, [r7, #0]
	// Next SW FIFO index to be parsed
	int fifo_idx = 0;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	61fb      	str	r3, [r7, #28]
	
	while (fifo_idx < fifo_size) {
 800b8ae:	e02a      	b.n	800b906 <extract_sample_cnt+0x6a>
		unsigned short header;
		unsigned short header2;
		int need_sz = get_packet_size_and_samplecnt(&fifo_data[fifo_idx], &header, &header2, sample_cnt_array);
 800b8b0:	69fb      	ldr	r3, [r7, #28]
 800b8b2:	4a2c      	ldr	r2, [pc, #176]	@ (800b964 <extract_sample_cnt+0xc8>)
 800b8b4:	1898      	adds	r0, r3, r2
 800b8b6:	f107 0214 	add.w	r2, r7, #20
 800b8ba:	f107 0116 	add.w	r1, r7, #22
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	f7ff fe2e 	bl	800b520 <get_packet_size_and_samplecnt>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	61bb      	str	r3, [r7, #24]
		
		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (fifo_size-fifo_idx < need_sz)
 800b8c8:	68ba      	ldr	r2, [r7, #8]
 800b8ca:	69fb      	ldr	r3, [r7, #28]
 800b8cc:	1ad3      	subs	r3, r2, r3
 800b8ce:	69ba      	ldr	r2, [r7, #24]
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	dc1d      	bgt.n	800b910 <extract_sample_cnt+0x74>
			goto endSuccess;
		
		// Decode any error
		if (check_fifo_decoded_headers(header, header2)) {
 800b8d4:	8afb      	ldrh	r3, [r7, #22]
 800b8d6:	8aba      	ldrh	r2, [r7, #20]
 800b8d8:	4611      	mov	r1, r2
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7ff ff62 	bl	800b7a4 <check_fifo_decoded_headers>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d005      	beq.n	800b8f2 <extract_sample_cnt+0x56>
			// in that case, stop processing, we might have overflowed so following bytes are non sense
			dmp_reset_fifo(s);
 800b8e6:	68f8      	ldr	r0, [r7, #12]
 800b8e8:	f7ff fd2c 	bl	800b344 <dmp_reset_fifo>
			return -1;
 800b8ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b8f0:	e034      	b.n	800b95c <extract_sample_cnt+0xc0>
		}
		
		fifo_idx += need_sz;
 800b8f2:	69fa      	ldr	r2, [r7, #28]
 800b8f4:	69bb      	ldr	r3, [r7, #24]
 800b8f6:	4413      	add	r3, r2
 800b8f8:	61fb      	str	r3, [r7, #28]
		
		// One sample found, increment total sample counter
		(*total_sample_cnt)++;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	881b      	ldrh	r3, [r3, #0]
 800b8fe:	3301      	adds	r3, #1
 800b900:	b29a      	uxth	r2, r3
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	801a      	strh	r2, [r3, #0]
	while (fifo_idx < fifo_size) {
 800b906:	69fa      	ldr	r2, [r7, #28]
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	429a      	cmp	r2, r3
 800b90c:	dbd0      	blt.n	800b8b0 <extract_sample_cnt+0x14>
	}

endSuccess:
 800b90e:	e000      	b.n	800b912 <extract_sample_cnt+0x76>
			goto endSuccess;
 800b910:	bf00      	nop
	// Augmented sensors are not part of DMP FIFO, they are computed by DMP driver based on GRV or RV presence in DMP FIFO
	// So their sample counts must rely on GRV and RV sample counts
	if (sample_cnt_array) {
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d020      	beq.n	800b95a <extract_sample_cnt+0xbe>
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	3312      	adds	r3, #18
 800b91c:	8819      	ldrh	r1, [r3, #0]
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	331e      	adds	r3, #30
 800b922:	881a      	ldrh	r2, [r3, #0]
 800b924:	683b      	ldr	r3, [r7, #0]
 800b926:	3312      	adds	r3, #18
 800b928:	440a      	add	r2, r1
 800b92a:	b292      	uxth	r2, r2
 800b92c:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	3314      	adds	r3, #20
 800b932:	8819      	ldrh	r1, [r3, #0]
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	331e      	adds	r3, #30
 800b938:	881a      	ldrh	r2, [r3, #0]
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	3314      	adds	r3, #20
 800b93e:	440a      	add	r2, r1
 800b940:	b292      	uxth	r2, r2
 800b942:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	3306      	adds	r3, #6
 800b948:	8819      	ldrh	r1, [r3, #0]
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	3316      	adds	r3, #22
 800b94e:	881a      	ldrh	r2, [r3, #0]
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	3306      	adds	r3, #6
 800b954:	440a      	add	r2, r1
 800b956:	b292      	uxth	r2, r2
 800b958:	801a      	strh	r2, [r3, #0]
	}

	return 0;
 800b95a:	2300      	movs	r3, #0
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	3720      	adds	r7, #32
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}
 800b964:	2000126c 	.word	0x2000126c

0800b968 <inv_icm20948_fifo_swmirror>:

int inv_icm20948_fifo_swmirror(struct inv_icm20948 * s, int *fifo_sw_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b086      	sub	sp, #24
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60f8      	str	r0, [r7, #12]
 800b970:	60b9      	str	r1, [r7, #8]
 800b972:	607a      	str	r2, [r7, #4]
 800b974:	603b      	str	r3, [r7, #0]
	int reset=0; 
 800b976:	2300      	movs	r3, #0
 800b978:	617b      	str	r3, [r7, #20]

	*total_sample_cnt = 0;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2200      	movs	r2, #0
 800b97e:	801a      	strh	r2, [r3, #0]

	// Mirror HW FIFO into local SW FIFO, taking into account remaining *fifo_sw_size bytes still present in SW FIFO
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b988:	da17      	bge.n	800b9ba <inv_icm20948_fifo_swmirror+0x52>
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800b992:	4619      	mov	r1, r3
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	4a14      	ldr	r2, [pc, #80]	@ (800b9ec <inv_icm20948_fifo_swmirror+0x84>)
 800b99a:	441a      	add	r2, r3
 800b99c:	f107 0314 	add.w	r3, r7, #20
 800b9a0:	68f8      	ldr	r0, [r7, #12]
 800b9a2:	f7ff fd72 	bl	800b48a <dmp_get_fifo_all>
 800b9a6:	4602      	mov	r2, r0
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4413      	add	r3, r2
 800b9ae:	461a      	mov	r2, r3
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	601a      	str	r2, [r3, #0]

		if (reset)
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d10b      	bne.n	800b9d2 <inv_icm20948_fifo_swmirror+0x6a>
			goto error;
	}

	// SW FIFO is mirror, we can now parse it to extract total number of samples and number of samples per sensor
	if (extract_sample_cnt(s, *fifo_sw_size, total_sample_cnt, sample_cnt_array))
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	6819      	ldr	r1, [r3, #0]
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	68f8      	ldr	r0, [r7, #12]
 800b9c4:	f7ff ff6a 	bl	800b89c <extract_sample_cnt>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d103      	bne.n	800b9d6 <inv_icm20948_fifo_swmirror+0x6e>
			goto error;

	return MPU_SUCCESS;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	e007      	b.n	800b9e2 <inv_icm20948_fifo_swmirror+0x7a>
			goto error;
 800b9d2:	bf00      	nop
 800b9d4:	e000      	b.n	800b9d8 <inv_icm20948_fifo_swmirror+0x70>
			goto error;
 800b9d6:	bf00      	nop
	
error:
	*fifo_sw_size = 0;
 800b9d8:	68bb      	ldr	r3, [r7, #8]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	601a      	str	r2, [r3, #0]
	return -1;
 800b9de:	f04f 33ff 	mov.w	r3, #4294967295
	
}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	3718      	adds	r7, #24
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
 800b9ea:	bf00      	nop
 800b9ec:	2000126c 	.word	0x2000126c

0800b9f0 <inv_icm20948_fifo_pop>:

int inv_icm20948_fifo_pop(struct inv_icm20948 * s, unsigned short *user_header, unsigned short *user_header2, int *fifo_sw_size)  
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b086      	sub	sp, #24
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	60f8      	str	r0, [r7, #12]
 800b9f8:	60b9      	str	r1, [r7, #8]
 800b9fa:	607a      	str	r2, [r7, #4]
 800b9fc:	603b      	str	r3, [r7, #0]
	int need_sz=0; // size in bytes of packet to be analyzed from FIFO
 800b9fe:	2300      	movs	r3, #0
 800ba00:	613b      	str	r3, [r7, #16]
	unsigned char *fifo_ptr = fifo_data; // pointer to next byte in SW FIFO to be parsed
 800ba02:	4b28      	ldr	r3, [pc, #160]	@ (800baa4 <inv_icm20948_fifo_pop+0xb4>)
 800ba04:	617b      	str	r3, [r7, #20]
    
	if (*fifo_sw_size > 3) {
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	2b03      	cmp	r3, #3
 800ba0c:	dd44      	ble.n	800ba98 <inv_icm20948_fifo_pop+0xa8>
		// extract headers and number of bytes requested by next sample present in FIFO
		need_sz = get_packet_size_and_samplecnt(fifo_data, &fd.header, &fd.header2, 0);
 800ba0e:	2300      	movs	r3, #0
 800ba10:	4a25      	ldr	r2, [pc, #148]	@ (800baa8 <inv_icm20948_fifo_pop+0xb8>)
 800ba12:	4926      	ldr	r1, [pc, #152]	@ (800baac <inv_icm20948_fifo_pop+0xbc>)
 800ba14:	4823      	ldr	r0, [pc, #140]	@ (800baa4 <inv_icm20948_fifo_pop+0xb4>)
 800ba16:	f7ff fd83 	bl	800b520 <get_packet_size_and_samplecnt>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	613b      	str	r3, [r7, #16]

		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (*fifo_sw_size < need_sz) {
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	693a      	ldr	r2, [r7, #16]
 800ba24:	429a      	cmp	r2, r3
 800ba26:	dd03      	ble.n	800ba30 <inv_icm20948_fifo_pop+0x40>
		    return s->fifo_info.fifoError;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba2e:	e034      	b.n	800ba9a <inv_icm20948_fifo_pop+0xaa>
		}

		fifo_ptr += HEADER_SZ;        
 800ba30:	697b      	ldr	r3, [r7, #20]
 800ba32:	3302      	adds	r3, #2
 800ba34:	617b      	str	r3, [r7, #20]
		if (fd.header & HEADER2_SET)
 800ba36:	4b1e      	ldr	r3, [pc, #120]	@ (800bab0 <inv_icm20948_fifo_pop+0xc0>)
 800ba38:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800ba3c:	f003 0308 	and.w	r3, r3, #8
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d002      	beq.n	800ba4a <inv_icm20948_fifo_pop+0x5a>
			fifo_ptr += HEADER2_SZ;        
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	3302      	adds	r3, #2
 800ba48:	617b      	str	r3, [r7, #20]

		// extract payload data from SW FIFO
		fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);        
 800ba4a:	697a      	ldr	r2, [r7, #20]
 800ba4c:	4918      	ldr	r1, [pc, #96]	@ (800bab0 <inv_icm20948_fifo_pop+0xc0>)
 800ba4e:	68f8      	ldr	r0, [r7, #12]
 800ba50:	f000 f8ad 	bl	800bbae <inv_icm20948_inv_decode_one_ivory_fifo_packet>
 800ba54:	4603      	mov	r3, r0
 800ba56:	461a      	mov	r2, r3
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	4413      	add	r3, r2
 800ba5c:	617b      	str	r3, [r7, #20]

		// remove first need_sz bytes from SW FIFO
		*fifo_sw_size -= need_sz;
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	681a      	ldr	r2, [r3, #0]
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	1ad2      	subs	r2, r2, r3
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	601a      	str	r2, [r3, #0]
		if(*fifo_sw_size)
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d008      	beq.n	800ba84 <inv_icm20948_fifo_pop+0x94>
			memmove(fifo_data, &fifo_data[need_sz], *fifo_sw_size);// Data left in FIFO
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	4a0b      	ldr	r2, [pc, #44]	@ (800baa4 <inv_icm20948_fifo_pop+0xb4>)
 800ba76:	1899      	adds	r1, r3, r2
 800ba78:	683b      	ldr	r3, [r7, #0]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	4809      	ldr	r0, [pc, #36]	@ (800baa4 <inv_icm20948_fifo_pop+0xb4>)
 800ba80:	f009 ff34 	bl	80158ec <memmove>

		*user_header = fd.header;
 800ba84:	4b0a      	ldr	r3, [pc, #40]	@ (800bab0 <inv_icm20948_fifo_pop+0xc0>)
 800ba86:	f8b3 209a 	ldrh.w	r2, [r3, #154]	@ 0x9a
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	801a      	strh	r2, [r3, #0]
		*user_header2 = fd.header2;
 800ba8e:	4b08      	ldr	r3, [pc, #32]	@ (800bab0 <inv_icm20948_fifo_pop+0xc0>)
 800ba90:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	801a      	strh	r2, [r3, #0]
	}

	return MPU_SUCCESS;
 800ba98:	2300      	movs	r3, #0
}
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	3718      	adds	r7, #24
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}
 800baa2:	bf00      	nop
 800baa4:	2000126c 	.word	0x2000126c
 800baa8:	20001264 	.word	0x20001264
 800baac:	20001262 	.word	0x20001262
 800bab0:	200011c8 	.word	0x200011c8

0800bab4 <inv_decode_3_32bit_elements>:

    return result;
}

static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b083      	sub	sp, #12
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	061a      	lsls	r2, r3, #24
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	3301      	adds	r3, #1
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	041b      	lsls	r3, r3, #16
 800bacc:	431a      	orrs	r2, r3
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	3302      	adds	r3, #2
 800bad2:	781b      	ldrb	r3, [r3, #0]
 800bad4:	021b      	lsls	r3, r3, #8
 800bad6:	4313      	orrs	r3, r2
 800bad8:	683a      	ldr	r2, [r7, #0]
 800bada:	3203      	adds	r2, #3
 800badc:	7812      	ldrb	r2, [r2, #0]
 800bade:	431a      	orrs	r2, r3
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	601a      	str	r2, [r3, #0]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	3304      	adds	r3, #4
 800bae8:	781b      	ldrb	r3, [r3, #0]
 800baea:	061a      	lsls	r2, r3, #24
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	3305      	adds	r3, #5
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	041b      	lsls	r3, r3, #16
 800baf4:	431a      	orrs	r2, r3
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	3306      	adds	r3, #6
 800bafa:	781b      	ldrb	r3, [r3, #0]
 800bafc:	021b      	lsls	r3, r3, #8
 800bafe:	431a      	orrs	r2, r3
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	3307      	adds	r3, #7
 800bb04:	781b      	ldrb	r3, [r3, #0]
 800bb06:	4619      	mov	r1, r3
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	3304      	adds	r3, #4
 800bb0c:	430a      	orrs	r2, r1
 800bb0e:	601a      	str	r2, [r3, #0]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	3308      	adds	r3, #8
 800bb14:	781b      	ldrb	r3, [r3, #0]
 800bb16:	061a      	lsls	r2, r3, #24
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	3309      	adds	r3, #9
 800bb1c:	781b      	ldrb	r3, [r3, #0]
 800bb1e:	041b      	lsls	r3, r3, #16
 800bb20:	431a      	orrs	r2, r3
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	330a      	adds	r3, #10
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	021b      	lsls	r3, r3, #8
 800bb2a:	431a      	orrs	r2, r3
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	330b      	adds	r3, #11
 800bb30:	781b      	ldrb	r3, [r3, #0]
 800bb32:	4619      	mov	r1, r3
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	3308      	adds	r3, #8
 800bb38:	430a      	orrs	r2, r1
 800bb3a:	601a      	str	r2, [r3, #0]
}
 800bb3c:	bf00      	nop
 800bb3e:	370c      	adds	r7, #12
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr

0800bb48 <inv_decode_3_16bit_elements>:
static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b083      	sub	sp, #12
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	6039      	str	r1, [r7, #0]
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	781b      	ldrb	r3, [r3, #0]
 800bb56:	021b      	lsls	r3, r3, #8
 800bb58:	b21a      	sxth	r2, r3
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	781b      	ldrb	r3, [r3, #0]
 800bb60:	b21b      	sxth	r3, r3
 800bb62:	4313      	orrs	r3, r2
 800bb64:	b21a      	sxth	r2, r3
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	801a      	strh	r2, [r3, #0]
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	3302      	adds	r3, #2
 800bb6e:	781b      	ldrb	r3, [r3, #0]
 800bb70:	021b      	lsls	r3, r3, #8
 800bb72:	b219      	sxth	r1, r3
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	3303      	adds	r3, #3
 800bb78:	781b      	ldrb	r3, [r3, #0]
 800bb7a:	b21a      	sxth	r2, r3
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	3302      	adds	r3, #2
 800bb80:	430a      	orrs	r2, r1
 800bb82:	b212      	sxth	r2, r2
 800bb84:	801a      	strh	r2, [r3, #0]
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	3304      	adds	r3, #4
 800bb8a:	781b      	ldrb	r3, [r3, #0]
 800bb8c:	021b      	lsls	r3, r3, #8
 800bb8e:	b219      	sxth	r1, r3
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	3305      	adds	r3, #5
 800bb94:	781b      	ldrb	r3, [r3, #0]
 800bb96:	b21a      	sxth	r2, r3
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	3304      	adds	r3, #4
 800bb9c:	430a      	orrs	r2, r1
 800bb9e:	b212      	sxth	r2, r2
 800bba0:	801a      	strh	r2, [r3, #0]
}
 800bba2:	bf00      	nop
 800bba4:	370c      	adds	r7, #12
 800bba6:	46bd      	mov	sp, r7
 800bba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbac:	4770      	bx	lr

0800bbae <inv_icm20948_inv_decode_one_ivory_fifo_packet>:
* @param[in] fd Structure to be filled out with data. Assumes header and header2 are already set inside.
* @param[in] fifo_ptr FIFO data, points to just after any header information
* @return Returns the number of bytes consumed in FIFO data.
*/
int inv_icm20948_inv_decode_one_ivory_fifo_packet(struct inv_icm20948 * s, struct inv_fifo_decoded_t *fd, const unsigned char *fifo_ptr)
{
 800bbae:	b580      	push	{r7, lr}
 800bbb0:	b086      	sub	sp, #24
 800bbb2:	af00      	add	r7, sp, #0
 800bbb4:	60f8      	str	r0, [r7, #12]
 800bbb6:	60b9      	str	r1, [r7, #8]
 800bbb8:	607a      	str	r2, [r7, #4]
    const unsigned char *fifo_ptr_start = fifo_ptr;  
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	617b      	str	r3, [r7, #20]
	short odr_cntr;
    if (fd->header & ACCEL_SET) {
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bbc4:	b21b      	sxth	r3, r3
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	da1a      	bge.n	800bc00 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x52>
        // do not cast data here, do that when you use it
        inv_decode_3_16bit_elements(fd->accel_s, fifo_ptr);
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	332c      	adds	r3, #44	@ 0x2c
 800bbce:	6879      	ldr	r1, [r7, #4]
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f7ff ffb9 	bl	800bb48 <inv_decode_3_16bit_elements>
        fd->accel[0] = fd->accel_s[0] << 15;
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 800bbdc:	03da      	lsls	r2, r3, #15
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	635a      	str	r2, [r3, #52]	@ 0x34
        fd->accel[1] = fd->accel_s[1] << 15;
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800bbe8:	03da      	lsls	r2, r3, #15
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	639a      	str	r2, [r3, #56]	@ 0x38
        fd->accel[2] = fd->accel_s[2] << 15;
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800bbf4:	03da      	lsls	r2, r3, #15
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	63da      	str	r2, [r3, #60]	@ 0x3c
        fifo_ptr += ACCEL_DATA_SZ;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	3306      	adds	r3, #6
 800bbfe:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GYRO_SET) {
 800bc00:	68bb      	ldr	r3, [r7, #8]
 800bc02:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bc06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d011      	beq.n	800bc32 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x84>
        inv_decode_3_16bit_elements(fd->gyro, fifo_ptr);
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	3340      	adds	r3, #64	@ 0x40
 800bc12:	6879      	ldr	r1, [r7, #4]
 800bc14:	4618      	mov	r0, r3
 800bc16:	f7ff ff97 	bl	800bb48 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_DATA_SZ;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	3306      	adds	r3, #6
 800bc1e:	607b      	str	r3, [r7, #4]
        inv_decode_3_16bit_elements(fd->gyro_bias, fifo_ptr);
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	3346      	adds	r3, #70	@ 0x46
 800bc24:	6879      	ldr	r1, [r7, #4]
 800bc26:	4618      	mov	r0, r3
 800bc28:	f7ff ff8e 	bl	800bb48 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_BIAS_DATA_SZ;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	3306      	adds	r3, #6
 800bc30:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & CPASS_SET) {
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bc38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d018      	beq.n	800bc72 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xc4>
        inv_decode_3_16bit_elements(fd->cpass_raw_data, fifo_ptr);
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	3374      	adds	r3, #116	@ 0x74
 800bc44:	6879      	ldr	r1, [r7, #4]
 800bc46:	4618      	mov	r0, r3
 800bc48:	f7ff ff7e 	bl	800bb48 <inv_decode_3_16bit_elements>
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	f103 0174 	add.w	r1, r3, #116	@ 0x74
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	3358      	adds	r3, #88	@ 0x58
 800bc56:	461a      	mov	r2, r3
 800bc58:	68f8      	ldr	r0, [r7, #12]
 800bc5a:	f7f9 feff 	bl	8005a5c <inv_icm20948_apply_raw_compass_matrix>
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	3394      	adds	r3, #148	@ 0x94
 800bc62:	2206      	movs	r2, #6
 800bc64:	6879      	ldr	r1, [r7, #4]
 800bc66:	4618      	mov	r0, r3
 800bc68:	f009 fef4 	bl	8015a54 <memcpy>
        fifo_ptr += CPASS_DATA_SZ;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	3306      	adds	r3, #6
 800bc70:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & ALS_SET) {
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bc78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d002      	beq.n	800bc86 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xd8>
        fifo_ptr += ALS_DATA_SZ;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	3308      	adds	r3, #8
 800bc84:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT6_SET) {
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bc8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d007      	beq.n	800bca4 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xf6>
        inv_decode_3_32bit_elements(fd->dmp_3e_6quat, fifo_ptr);
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	6879      	ldr	r1, [r7, #4]
 800bc98:	4618      	mov	r0, r3
 800bc9a:	f7ff ff0b 	bl	800bab4 <inv_decode_3_32bit_elements>
        fifo_ptr += QUAT6_DATA_SZ;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	330c      	adds	r3, #12
 800bca2:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT9_SET) {
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bcaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d013      	beq.n	800bcda <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x12c>
        inv_decode_3_32bit_elements(fd->dmp_3e_9quat, fifo_ptr);
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	330c      	adds	r3, #12
 800bcb6:	6879      	ldr	r1, [r7, #4]
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f7ff fefb 	bl	800bab4 <inv_decode_3_32bit_elements>
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	330c      	adds	r3, #12
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	061a      	lsls	r2, r3, #24
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	330d      	adds	r3, #13
 800bcca:	781b      	ldrb	r3, [r3, #0]
 800bccc:	041b      	lsls	r3, r3, #16
 800bcce:	431a      	orrs	r2, r3
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	619a      	str	r2, [r3, #24]
        fifo_ptr += QUAT9_DATA_SZ;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	330e      	adds	r3, #14
 800bcd8:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & PED_STEPDET_SET) {
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bce0:	f003 0310 	and.w	r3, r3, #16
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d015      	beq.n	800bd14 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x166>
        fd->ped_step_det_ts = ((0xff & fifo_ptr[0]) << 24) | ((0xff & fifo_ptr[1]) << 16) | ((0xff & fifo_ptr[2]) << 8) | (0xff & fifo_ptr[3]);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	781b      	ldrb	r3, [r3, #0]
 800bcec:	061a      	lsls	r2, r3, #24
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	3301      	adds	r3, #1
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	041b      	lsls	r3, r3, #16
 800bcf6:	431a      	orrs	r2, r3
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	3302      	adds	r3, #2
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	021b      	lsls	r3, r3, #8
 800bd00:	4313      	orrs	r3, r2
 800bd02:	687a      	ldr	r2, [r7, #4]
 800bd04:	3203      	adds	r2, #3
 800bd06:	7812      	ldrb	r2, [r2, #0]
 800bd08:	431a      	orrs	r2, r3
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	671a      	str	r2, [r3, #112]	@ 0x70
        fifo_ptr += PED_STEPDET_TIMESTAMP_SZ;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	3304      	adds	r3, #4
 800bd12:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GEOMAG_SET) {
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bd1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d013      	beq.n	800bd4a <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x19c>
        inv_decode_3_32bit_elements(fd->dmp_3e_geomagquat, fifo_ptr);
 800bd22:	68bb      	ldr	r3, [r7, #8]
 800bd24:	331c      	adds	r3, #28
 800bd26:	6879      	ldr	r1, [r7, #4]
 800bd28:	4618      	mov	r0, r3
 800bd2a:	f7ff fec3 	bl	800bab4 <inv_decode_3_32bit_elements>
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	330c      	adds	r3, #12
 800bd32:	781b      	ldrb	r3, [r3, #0]
 800bd34:	061a      	lsls	r2, r3, #24
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	330d      	adds	r3, #13
 800bd3a:	781b      	ldrb	r3, [r3, #0]
 800bd3c:	041b      	lsls	r3, r3, #16
 800bd3e:	431a      	orrs	r2, r3
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	629a      	str	r2, [r3, #40]	@ 0x28
        fifo_ptr += GEOMAG_DATA_SZ;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	330e      	adds	r3, #14
 800bd48:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & PRESSURE_SET) {
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bd50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d002      	beq.n	800bd5e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1b0>
        fifo_ptr += PRESSURE_DATA_SZ;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	3306      	adds	r3, #6
 800bd5c:	607b      	str	r3, [r7, #4]
    }
    if (fd->header & CPASS_CALIBR_SET) {
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800bd64:	f003 0320 	and.w	r3, r3, #32
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d00f      	beq.n	800bd8c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1de>
        inv_decode_3_32bit_elements(fd->cpass_calibr, fifo_ptr);
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	3364      	adds	r3, #100	@ 0x64
 800bd70:	6879      	ldr	r1, [r7, #4]
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7ff fe9e 	bl	800bab4 <inv_decode_3_32bit_elements>
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
 800bd78:	68bb      	ldr	r3, [r7, #8]
 800bd7a:	3388      	adds	r3, #136	@ 0x88
 800bd7c:	220c      	movs	r2, #12
 800bd7e:	6879      	ldr	r1, [r7, #4]
 800bd80:	4618      	mov	r0, r3
 800bd82:	f009 fe67 	bl	8015a54 <memcpy>
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	330c      	adds	r3, #12
 800bd8a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header2 & ACCEL_ACCURACY_SET) {
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800bd92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d00f      	beq.n	800bdba <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x20c>
        fd->accel_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	021b      	lsls	r3, r3, #8
 800bda0:	b21a      	sxth	r2, r3
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	3301      	adds	r3, #1
 800bda6:	781b      	ldrb	r3, [r3, #0]
 800bda8:	b21b      	sxth	r3, r3
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	b21a      	sxth	r2, r3
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
        fifo_ptr += ACCEL_ACCURACY_SZ;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	3302      	adds	r3, #2
 800bdb8:	607b      	str	r3, [r7, #4]
    }
        
    if (fd->header2 & GYRO_ACCURACY_SET) {
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800bdc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d00f      	beq.n	800bde8 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x23a>
        fd->gyro_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	781b      	ldrb	r3, [r3, #0]
 800bdcc:	021b      	lsls	r3, r3, #8
 800bdce:	b21a      	sxth	r2, r3
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	781b      	ldrb	r3, [r3, #0]
 800bdd6:	b21b      	sxth	r3, r3
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	b21a      	sxth	r2, r3
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
        fifo_ptr += GYRO_ACCURACY_SZ;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	3302      	adds	r3, #2
 800bde6:	607b      	str	r3, [r7, #4]
    }
 
    if (fd->header2 & CPASS_ACCURACY_SET) {
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800bdee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d00f      	beq.n	800be16 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x268>
        fd->cpass_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	021b      	lsls	r3, r3, #8
 800bdfc:	b21a      	sxth	r2, r3
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	3301      	adds	r3, #1
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	b21b      	sxth	r3, r3
 800be06:	4313      	orrs	r3, r2
 800be08:	b21a      	sxth	r2, r3
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
        fifo_ptr += CPASS_ACCURACY_SZ;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	3302      	adds	r3, #2
 800be14:	607b      	str	r3, [r7, #4]
    }

	if (fd->header2 & FLIP_PICKUP_SET) {
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800be1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be20:	2b00      	cmp	r3, #0
 800be22:	d00f      	beq.n	800be44 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x296>
		fd->flip_pickup = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	021b      	lsls	r3, r3, #8
 800be2a:	b21a      	sxth	r2, r3
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	3301      	adds	r3, #1
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	b21b      	sxth	r3, r3
 800be34:	4313      	orrs	r3, r2
 800be36:	b21a      	sxth	r2, r3
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
		fifo_ptr += FLIP_PICKUP_SZ;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	3302      	adds	r3, #2
 800be42:	607b      	str	r3, [r7, #4]
	}
	
	if (fd->header2 & ACT_RECOG_SET) {
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800be4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d025      	beq.n	800be9e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x2f0>
		fd->bac_state = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	781b      	ldrb	r3, [r3, #0]
 800be56:	021b      	lsls	r3, r3, #8
 800be58:	b21a      	sxth	r2, r3
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	3301      	adds	r3, #1
 800be5e:	781b      	ldrb	r3, [r3, #0]
 800be60:	b21b      	sxth	r3, r3
 800be62:	4313      	orrs	r3, r2
 800be64:	b21b      	sxth	r3, r3
 800be66:	b29a      	uxth	r2, r3
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	3302      	adds	r3, #2
 800be72:	781b      	ldrb	r3, [r3, #0]
 800be74:	061a      	lsls	r2, r3, #24
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	3303      	adds	r3, #3
 800be7a:	781b      	ldrb	r3, [r3, #0]
 800be7c:	041b      	lsls	r3, r3, #16
 800be7e:	431a      	orrs	r2, r3
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	3304      	adds	r3, #4
 800be84:	781b      	ldrb	r3, [r3, #0]
 800be86:	021b      	lsls	r3, r3, #8
 800be88:	4313      	orrs	r3, r2
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	3205      	adds	r2, #5
 800be8e:	7812      	ldrb	r2, [r2, #0]
 800be90:	431a      	orrs	r2, r3
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		fifo_ptr += ACT_RECOG_SZ;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	3306      	adds	r3, #6
 800be9c:	607b      	str	r3, [r7, #4]
	}

	odr_cntr = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	021b      	lsls	r3, r3, #8
 800bea4:	b21a      	sxth	r2, r3
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	3301      	adds	r3, #1
 800beaa:	781b      	ldrb	r3, [r3, #0]
 800beac:	b21b      	sxth	r3, r3
 800beae:	4313      	orrs	r3, r2
 800beb0:	827b      	strh	r3, [r7, #18]
	// odr_cntr_gyro is odr_cntr & 0xfff
	// 9KHz cnt is odr_cntr >> 12
	// not used for now, needed only for FSYNC purpose
	(void)odr_cntr;
	fifo_ptr += FOOTER_SZ;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	3302      	adds	r3, #2
 800beb6:	607b      	str	r3, [r7, #4]

    fd->new_data = 1; // Record a new data set
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	2201      	movs	r2, #1
 800bebc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    return fifo_ptr-fifo_ptr_start;
 800bec0:	687a      	ldr	r2, [r7, #4]
 800bec2:	697b      	ldr	r3, [r7, #20]
 800bec4:	1ad3      	subs	r3, r2, r3
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	3718      	adds	r7, #24
 800beca:	46bd      	mov	sp, r7
 800becc:	bd80      	pop	{r7, pc}
	...

0800bed0 <inv_icm20948_dmp_get_accel>:

int inv_icm20948_dmp_get_accel(long acl[3])
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b082      	sub	sp, #8
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
    if(!acl) return -1;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d102      	bne.n	800bee4 <inv_icm20948_dmp_get_accel+0x14>
 800bede:	f04f 33ff 	mov.w	r3, #4294967295
 800bee2:	e005      	b.n	800bef0 <inv_icm20948_dmp_get_accel+0x20>
    memcpy( acl, fd.accel, 3*sizeof(long));
 800bee4:	220c      	movs	r2, #12
 800bee6:	4904      	ldr	r1, [pc, #16]	@ (800bef8 <inv_icm20948_dmp_get_accel+0x28>)
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f009 fdb3 	bl	8015a54 <memcpy>
    return MPU_SUCCESS;
 800beee:	2300      	movs	r3, #0
} 
 800bef0:	4618      	mov	r0, r3
 800bef2:	3708      	adds	r7, #8
 800bef4:	46bd      	mov	sp, r7
 800bef6:	bd80      	pop	{r7, pc}
 800bef8:	200011fc 	.word	0x200011fc

0800befc <inv_icm20948_dmp_get_raw_gyro>:

int inv_icm20948_dmp_get_raw_gyro(short raw_gyro[3])
{
 800befc:	b480      	push	{r7}
 800befe:	b083      	sub	sp, #12
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	6078      	str	r0, [r7, #4]
    if(!raw_gyro) return -1;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d102      	bne.n	800bf10 <inv_icm20948_dmp_get_raw_gyro+0x14>
 800bf0a:	f04f 33ff 	mov.w	r3, #4294967295
 800bf0e:	e011      	b.n	800bf34 <inv_icm20948_dmp_get_raw_gyro+0x38>
    raw_gyro[0] = fd.gyro[0];
 800bf10:	4b0b      	ldr	r3, [pc, #44]	@ (800bf40 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800bf12:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	@ 0x40
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	801a      	strh	r2, [r3, #0]
    raw_gyro[1] = fd.gyro[1];
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	3302      	adds	r3, #2
 800bf1e:	4a08      	ldr	r2, [pc, #32]	@ (800bf40 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800bf20:	f9b2 2042 	ldrsh.w	r2, [r2, #66]	@ 0x42
 800bf24:	801a      	strh	r2, [r3, #0]
    raw_gyro[2] = fd.gyro[2];
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	3304      	adds	r3, #4
 800bf2a:	4a05      	ldr	r2, [pc, #20]	@ (800bf40 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800bf2c:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	@ 0x44
 800bf30:	801a      	strh	r2, [r3, #0]
    return MPU_SUCCESS;
 800bf32:	2300      	movs	r3, #0
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	370c      	adds	r7, #12
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr
 800bf40:	200011c8 	.word	0x200011c8

0800bf44 <inv_icm20948_dmp_get_gyro_bias>:


int inv_icm20948_dmp_get_gyro_bias(short gyro_bias[3])
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b082      	sub	sp, #8
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
    if(!gyro_bias) return -1;  
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d102      	bne.n	800bf58 <inv_icm20948_dmp_get_gyro_bias+0x14>
 800bf52:	f04f 33ff 	mov.w	r3, #4294967295
 800bf56:	e005      	b.n	800bf64 <inv_icm20948_dmp_get_gyro_bias+0x20>
    memcpy(gyro_bias, fd.gyro_bias, 3*sizeof(short)); 
 800bf58:	2206      	movs	r2, #6
 800bf5a:	4904      	ldr	r1, [pc, #16]	@ (800bf6c <inv_icm20948_dmp_get_gyro_bias+0x28>)
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f009 fd79 	bl	8015a54 <memcpy>
    return MPU_SUCCESS;
 800bf62:	2300      	movs	r3, #0
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	3708      	adds	r7, #8
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}
 800bf6c:	2000120e 	.word	0x2000120e

0800bf70 <inv_icm20948_dmp_get_calibrated_gyro>:


int inv_icm20948_dmp_get_calibrated_gyro(signed long calibratedData[3], signed long raw[3], signed long bias[3])
{
 800bf70:	b480      	push	{r7}
 800bf72:	b085      	sub	sp, #20
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	60f8      	str	r0, [r7, #12]
 800bf78:	60b9      	str	r1, [r7, #8]
 800bf7a:	607a      	str	r2, [r7, #4]
    if(!calibratedData) return -1;  
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d102      	bne.n	800bf88 <inv_icm20948_dmp_get_calibrated_gyro+0x18>
 800bf82:	f04f 33ff 	mov.w	r3, #4294967295
 800bf86:	e027      	b.n	800bfd8 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!raw) return -1;  
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d102      	bne.n	800bf94 <inv_icm20948_dmp_get_calibrated_gyro+0x24>
 800bf8e:	f04f 33ff 	mov.w	r3, #4294967295
 800bf92:	e021      	b.n	800bfd8 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!bias) return -1;  
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d102      	bne.n	800bfa0 <inv_icm20948_dmp_get_calibrated_gyro+0x30>
 800bf9a:	f04f 33ff 	mov.w	r3, #4294967295
 800bf9e:	e01b      	b.n	800bfd8 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    
    calibratedData[0] = raw[0] - bias[0];
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	681a      	ldr	r2, [r3, #0]
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	1ad2      	subs	r2, r2, r3
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	601a      	str	r2, [r3, #0]
    calibratedData[1] = raw[1] - bias[1];
 800bfae:	68bb      	ldr	r3, [r7, #8]
 800bfb0:	3304      	adds	r3, #4
 800bfb2:	6819      	ldr	r1, [r3, #0]
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	3304      	adds	r3, #4
 800bfb8:	681a      	ldr	r2, [r3, #0]
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	3304      	adds	r3, #4
 800bfbe:	1a8a      	subs	r2, r1, r2
 800bfc0:	601a      	str	r2, [r3, #0]
    calibratedData[2] = raw[2] - bias[2];
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	3308      	adds	r3, #8
 800bfc6:	6819      	ldr	r1, [r3, #0]
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	3308      	adds	r3, #8
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	3308      	adds	r3, #8
 800bfd2:	1a8a      	subs	r2, r1, r2
 800bfd4:	601a      	str	r2, [r3, #0]
    
    return MPU_SUCCESS;
 800bfd6:	2300      	movs	r3, #0
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3714      	adds	r7, #20
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe2:	4770      	bx	lr

0800bfe4 <inv_icm20948_dmp_get_6quaternion>:

int inv_icm20948_dmp_get_6quaternion(long quat[3])
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b082      	sub	sp, #8
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d102      	bne.n	800bff8 <inv_icm20948_dmp_get_6quaternion+0x14>
 800bff2:	f04f 33ff 	mov.w	r3, #4294967295
 800bff6:	e005      	b.n	800c004 <inv_icm20948_dmp_get_6quaternion+0x20>
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 800bff8:	220c      	movs	r2, #12
 800bffa:	4904      	ldr	r1, [pc, #16]	@ (800c00c <inv_icm20948_dmp_get_6quaternion+0x28>)
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f009 fd29 	bl	8015a54 <memcpy>
    return MPU_SUCCESS;
 800c002:	2300      	movs	r3, #0
}
 800c004:	4618      	mov	r0, r3
 800c006:	3708      	adds	r7, #8
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}
 800c00c:	200011c8 	.word	0x200011c8

0800c010 <inv_icm20948_dmp_get_9quaternion>:

int inv_icm20948_dmp_get_9quaternion(long quat[3])
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b082      	sub	sp, #8
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d102      	bne.n	800c024 <inv_icm20948_dmp_get_9quaternion+0x14>
 800c01e:	f04f 33ff 	mov.w	r3, #4294967295
 800c022:	e005      	b.n	800c030 <inv_icm20948_dmp_get_9quaternion+0x20>
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 800c024:	220c      	movs	r2, #12
 800c026:	4904      	ldr	r1, [pc, #16]	@ (800c038 <inv_icm20948_dmp_get_9quaternion+0x28>)
 800c028:	6878      	ldr	r0, [r7, #4]
 800c02a:	f009 fd13 	bl	8015a54 <memcpy>
    return MPU_SUCCESS;
 800c02e:	2300      	movs	r3, #0
}
 800c030:	4618      	mov	r0, r3
 800c032:	3708      	adds	r7, #8
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}
 800c038:	200011d4 	.word	0x200011d4

0800c03c <inv_icm20948_dmp_get_gmrvquaternion>:

int inv_icm20948_dmp_get_gmrvquaternion(long quat[3])
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b082      	sub	sp, #8
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d102      	bne.n	800c050 <inv_icm20948_dmp_get_gmrvquaternion+0x14>
 800c04a:	f04f 33ff 	mov.w	r3, #4294967295
 800c04e:	e005      	b.n	800c05c <inv_icm20948_dmp_get_gmrvquaternion+0x20>
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 800c050:	220c      	movs	r2, #12
 800c052:	4904      	ldr	r1, [pc, #16]	@ (800c064 <inv_icm20948_dmp_get_gmrvquaternion+0x28>)
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f009 fcfd 	bl	8015a54 <memcpy>
    return MPU_SUCCESS;
 800c05a:	2300      	movs	r3, #0
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3708      	adds	r7, #8
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}
 800c064:	200011e4 	.word	0x200011e4

0800c068 <inv_icm20948_dmp_get_raw_compass>:

int inv_icm20948_dmp_get_raw_compass(long raw_compass[3])
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b082      	sub	sp, #8
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
    if(!raw_compass) return -1;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d102      	bne.n	800c07c <inv_icm20948_dmp_get_raw_compass+0x14>
 800c076:	f04f 33ff 	mov.w	r3, #4294967295
 800c07a:	e005      	b.n	800c088 <inv_icm20948_dmp_get_raw_compass+0x20>
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 800c07c:	220c      	movs	r2, #12
 800c07e:	4904      	ldr	r1, [pc, #16]	@ (800c090 <inv_icm20948_dmp_get_raw_compass+0x28>)
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f009 fce7 	bl	8015a54 <memcpy>
    return MPU_SUCCESS;
 800c086:	2300      	movs	r3, #0
}
 800c088:	4618      	mov	r0, r3
 800c08a:	3708      	adds	r7, #8
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bd80      	pop	{r7, pc}
 800c090:	20001220 	.word	0x20001220

0800c094 <inv_icm20948_dmp_get_calibrated_compass>:

int inv_icm20948_dmp_get_calibrated_compass(long cal_compass[3])
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b082      	sub	sp, #8
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
    if(!cal_compass) return -1;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d102      	bne.n	800c0a8 <inv_icm20948_dmp_get_calibrated_compass+0x14>
 800c0a2:	f04f 33ff 	mov.w	r3, #4294967295
 800c0a6:	e005      	b.n	800c0b4 <inv_icm20948_dmp_get_calibrated_compass+0x20>
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 800c0a8:	220c      	movs	r2, #12
 800c0aa:	4904      	ldr	r1, [pc, #16]	@ (800c0bc <inv_icm20948_dmp_get_calibrated_compass+0x28>)
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f009 fcd1 	bl	8015a54 <memcpy>
    return MPU_SUCCESS;
 800c0b2:	2300      	movs	r3, #0
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3708      	adds	r7, #8
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	bd80      	pop	{r7, pc}
 800c0bc:	2000122c 	.word	0x2000122c

0800c0c0 <inv_icm20948_dmp_get_bac_state>:

int inv_icm20948_dmp_get_bac_state(uint16_t *bac_state)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b083      	sub	sp, #12
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
	if(!bac_state) return -1;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d102      	bne.n	800c0d4 <inv_icm20948_dmp_get_bac_state+0x14>
 800c0ce:	f04f 33ff 	mov.w	r3, #4294967295
 800c0d2:	e005      	b.n	800c0e0 <inv_icm20948_dmp_get_bac_state+0x20>
	*bac_state = fd.bac_state;
 800c0d4:	4b05      	ldr	r3, [pc, #20]	@ (800c0ec <inv_icm20948_dmp_get_bac_state+0x2c>)
 800c0d6:	f8b3 2084 	ldrh.w	r2, [r3, #132]	@ 0x84
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	801a      	strh	r2, [r3, #0]
	return 0;
 800c0de:	2300      	movs	r3, #0
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	370c      	adds	r7, #12
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr
 800c0ec:	200011c8 	.word	0x200011c8

0800c0f0 <inv_icm20948_dmp_get_bac_ts>:

int inv_icm20948_dmp_get_bac_ts(long *bac_ts)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b083      	sub	sp, #12
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
	if(!bac_ts) return -1;
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d102      	bne.n	800c104 <inv_icm20948_dmp_get_bac_ts+0x14>
 800c0fe:	f04f 33ff 	mov.w	r3, #4294967295
 800c102:	e005      	b.n	800c110 <inv_icm20948_dmp_get_bac_ts+0x20>
	*bac_ts = fd.bac_ts;
 800c104:	4b05      	ldr	r3, [pc, #20]	@ (800c11c <inv_icm20948_dmp_get_bac_ts+0x2c>)
 800c106:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	601a      	str	r2, [r3, #0]
	return 0;
 800c10e:	2300      	movs	r3, #0
}
 800c110:	4618      	mov	r0, r3
 800c112:	370c      	adds	r7, #12
 800c114:	46bd      	mov	sp, r7
 800c116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11a:	4770      	bx	lr
 800c11c:	200011c8 	.word	0x200011c8

0800c120 <inv_icm20948_dmp_get_flip_pickup_state>:

int inv_icm20948_dmp_get_flip_pickup_state(uint16_t *flip_pickup)
{
 800c120:	b480      	push	{r7}
 800c122:	b083      	sub	sp, #12
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
	if(!flip_pickup) return -1;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d102      	bne.n	800c134 <inv_icm20948_dmp_get_flip_pickup_state+0x14>
 800c12e:	f04f 33ff 	mov.w	r3, #4294967295
 800c132:	e006      	b.n	800c142 <inv_icm20948_dmp_get_flip_pickup_state+0x22>
	*flip_pickup = fd.flip_pickup;
 800c134:	4b06      	ldr	r3, [pc, #24]	@ (800c150 <inv_icm20948_dmp_get_flip_pickup_state+0x30>)
 800c136:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 800c13a:	b29a      	uxth	r2, r3
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	801a      	strh	r2, [r3, #0]
	return 0;
 800c140:	2300      	movs	r3, #0
}
 800c142:	4618      	mov	r0, r3
 800c144:	370c      	adds	r7, #12
 800c146:	46bd      	mov	sp, r7
 800c148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14c:	4770      	bx	lr
 800c14e:	bf00      	nop
 800c150:	200011c8 	.word	0x200011c8

0800c154 <inv_icm20948_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_accel_accuracy(void)
{
 800c154:	b480      	push	{r7}
 800c156:	af00      	add	r7, sp, #0
	return fd.accel_accuracy;
 800c158:	4b03      	ldr	r3, [pc, #12]	@ (800c168 <inv_icm20948_get_accel_accuracy+0x14>)
 800c15a:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	@ 0x7a
}
 800c15e:	4618      	mov	r0, r3
 800c160:	46bd      	mov	sp, r7
 800c162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c166:	4770      	bx	lr
 800c168:	200011c8 	.word	0x200011c8

0800c16c <inv_icm20948_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_gyro_accuracy(void)
{
 800c16c:	b480      	push	{r7}
 800c16e:	af00      	add	r7, sp, #0
	return fd.gyro_accuracy;
 800c170:	4b03      	ldr	r3, [pc, #12]	@ (800c180 <inv_icm20948_get_gyro_accuracy+0x14>)
 800c172:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	@ 0x7c
}
 800c176:	4618      	mov	r0, r3
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr
 800c180:	200011c8 	.word	0x200011c8

0800c184 <inv_icm20948_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_mag_accuracy(void)
{
 800c184:	b480      	push	{r7}
 800c186:	af00      	add	r7, sp, #0
	return fd.cpass_accuracy;
 800c188:	4b03      	ldr	r3, [pc, #12]	@ (800c198 <inv_icm20948_get_mag_accuracy+0x14>)
 800c18a:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	@ 0x7e
}
 800c18e:	4618      	mov	r0, r3
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr
 800c198:	200011c8 	.word	0x200011c8

0800c19c <inv_icm20948_get_gmrv_accuracy>:

/** Returns accuracy of geomagnetic rotation vector.
 * @return Accuracy of GMRV in Q29.
*/
int inv_icm20948_get_gmrv_accuracy(void)
{
 800c19c:	b480      	push	{r7}
 800c19e:	af00      	add	r7, sp, #0
	return fd.dmp_geomag_accuracyQ29;
 800c1a0:	4b03      	ldr	r3, [pc, #12]	@ (800c1b0 <inv_icm20948_get_gmrv_accuracy+0x14>)
 800c1a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ac:	4770      	bx	lr
 800c1ae:	bf00      	nop
 800c1b0:	200011c8 	.word	0x200011c8

0800c1b4 <inv_icm20948_get_rv_accuracy>:

/** Returns accuracy of rotation vector.
 * @return Accuracy of RV in Q29.
*/
int inv_icm20948_get_rv_accuracy(void)
{
 800c1b4:	b480      	push	{r7}
 800c1b6:	af00      	add	r7, sp, #0
	return fd.dmp_rv_accuracyQ29;
 800c1b8:	4b03      	ldr	r3, [pc, #12]	@ (800c1c8 <inv_icm20948_get_rv_accuracy+0x14>)
 800c1ba:	699b      	ldr	r3, [r3, #24]
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop
 800c1c8:	200011c8 	.word	0x200011c8

0800c1cc <inv_save_setting>:
	28538, 28823, 29112, 29403, 29697, 29994, 30294, 30597,
	30903, 31212, 31524, 31839, 32157, 32479, 32804
};

static int inv_save_setting(struct inv_icm20948 * s, struct recover_regs * saved_regs)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b084      	sub	sp, #16
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
 800c1d4:	6039      	str	r1, [r7, #0]
	int result = 0;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	2201      	movs	r2, #1
 800c1de:	2176      	movs	r1, #118	@ 0x76
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f003 f8e1 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c1e6:	4602      	mov	r2, r0
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	4313      	orrs	r3, r2
 800c1ec:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &saved_regs->user_ctrl);
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	2103      	movs	r1, #3
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f003 f8d6 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	4313      	orrs	r3, r2
 800c202:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_read_mems_reg(s, REG_LP_CONFIG, 1, &saved_regs->lp_config);
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	3302      	adds	r3, #2
 800c208:	2201      	movs	r2, #1
 800c20a:	2105      	movs	r1, #5
 800c20c:	6878      	ldr	r0, [r7, #4]
 800c20e:	f003 f8cb 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c212:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE, 1, &saved_regs->int_enable);
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	3303      	adds	r3, #3
 800c218:	2201      	movs	r2, #1
 800c21a:	2110      	movs	r1, #16
 800c21c:	6878      	ldr	r0, [r7, #4]
 800c21e:	f003 f8c3 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c222:	4602      	mov	r2, r0
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	4313      	orrs	r3, r2
 800c228:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_1, 1, &saved_regs->int_enable_1);
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	3304      	adds	r3, #4
 800c22e:	2201      	movs	r2, #1
 800c230:	2111      	movs	r1, #17
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f003 f8b8 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c238:	4602      	mov	r2, r0
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	4313      	orrs	r3, r2
 800c23e:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_2, 1, &saved_regs->int_enable_2);
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	3305      	adds	r3, #5
 800c244:	2201      	movs	r2, #1
 800c246:	2112      	movs	r1, #18
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f003 f8ad 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c24e:	4602      	mov	r2, r0
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	4313      	orrs	r3, r2
 800c254:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN, 1, &saved_regs->fifo_en);
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	3306      	adds	r3, #6
 800c25a:	2201      	movs	r2, #1
 800c25c:	2166      	movs	r1, #102	@ 0x66
 800c25e:	6878      	ldr	r0, [r7, #4]
 800c260:	f003 f8a2 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c264:	4602      	mov	r2, r0
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	4313      	orrs	r3, r2
 800c26a:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN_2, 1, &saved_regs->fifo_en_2);
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	3307      	adds	r3, #7
 800c270:	2201      	movs	r2, #1
 800c272:	2167      	movs	r1, #103	@ 0x67
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f003 f897 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c27a:	4602      	mov	r2, r0
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	4313      	orrs	r3, r2
 800c280:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &saved_regs->fifo_rst);
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	3308      	adds	r3, #8
 800c286:	2201      	movs	r2, #1
 800c288:	2168      	movs	r1, #104	@ 0x68
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f003 f88c 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c290:	4602      	mov	r2, r0
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	4313      	orrs	r3, r2
 800c296:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &saved_regs->gyro_smplrt_div);
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	3309      	adds	r3, #9
 800c29c:	2201      	movs	r2, #1
 800c29e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f003 f880 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c2a8:	4602      	mov	r2, r0
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	4313      	orrs	r3, r2
 800c2ae:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &saved_regs->gyro_config_1);
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	330a      	adds	r3, #10
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	f240 1101 	movw	r1, #257	@ 0x101
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f003 f874 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	4313      	orrs	r3, r2
 800c2c6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &saved_regs->gyro_config_2);
 800c2c8:	683b      	ldr	r3, [r7, #0]
 800c2ca:	330b      	adds	r3, #11
 800c2cc:	2201      	movs	r2, #1
 800c2ce:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800c2d2:	6878      	ldr	r0, [r7, #4]
 800c2d4:	f003 f868 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 1, &saved_regs->accel_smplrt_div_1);
 800c2e0:	683b      	ldr	r3, [r7, #0]
 800c2e2:	330c      	adds	r3, #12
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f003 f85c 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c2f0:	4602      	mov	r2, r0
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	4313      	orrs	r3, r2
 800c2f6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, 1, &saved_regs->accel_smplrt_div_2);
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	330d      	adds	r3, #13
 800c2fc:	2201      	movs	r2, #1
 800c2fe:	f240 1111 	movw	r1, #273	@ 0x111
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f003 f850 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c308:	4602      	mov	r2, r0
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	4313      	orrs	r3, r2
 800c30e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	330e      	adds	r3, #14
 800c314:	2201      	movs	r2, #1
 800c316:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f003 f844 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c320:	4602      	mov	r2, r0
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	4313      	orrs	r3, r2
 800c326:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	330f      	adds	r3, #15
 800c32c:	2201      	movs	r2, #1
 800c32e:	f240 1115 	movw	r1, #277	@ 0x115
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f003 f838 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c338:	4602      	mov	r2, r0
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	4313      	orrs	r3, r2
 800c33e:	60fb      	str	r3, [r7, #12]

	return result;
 800c340:	68fb      	ldr	r3, [r7, #12]
}
 800c342:	4618      	mov	r0, r3
 800c344:	3710      	adds	r7, #16
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}

0800c34a <inv_recover_setting>:

static int inv_recover_setting(struct inv_icm20948 * s, const struct recover_regs * saved_regs)
{
 800c34a:	b580      	push	{r7, lr}
 800c34c:	b084      	sub	sp, #16
 800c34e:	af00      	add	r7, sp, #0
 800c350:	6078      	str	r0, [r7, #4]
 800c352:	6039      	str	r1, [r7, #0]
	int result = 0;
 800c354:	2300      	movs	r3, #0
 800c356:	60fb      	str	r3, [r7, #12]

	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, 
 800c358:	227f      	movs	r2, #127	@ 0x7f
 800c35a:	2107      	movs	r1, #7
 800c35c:	6878      	ldr	r0, [r7, #4]
 800c35e:	f002 ffc7 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c362:	4602      	mov	r2, r0
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	4313      	orrs	r3, r2
 800c368:	60fb      	str	r3, [r7, #12]
                                     BIT_PWR_PRESSURE_STBY | BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);

	// Restore sensor configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, saved_regs->gyro_smplrt_div);
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	7a5b      	ldrb	r3, [r3, #9]
 800c36e:	461a      	mov	r2, r3
 800c370:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f002 ffbb 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c37a:	4602      	mov	r2, r0
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	4313      	orrs	r3, r2
 800c380:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, saved_regs->gyro_config_1);
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	7a9b      	ldrb	r3, [r3, #10]
 800c386:	461a      	mov	r2, r3
 800c388:	f240 1101 	movw	r1, #257	@ 0x101
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f002 ffaf 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c392:	4602      	mov	r2, r0
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	4313      	orrs	r3, r2
 800c398:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, saved_regs->gyro_config_2);
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	7adb      	ldrb	r3, [r3, #11]
 800c39e:	461a      	mov	r2, r3
 800c3a0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f002 ffa3 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c3aa:	4602      	mov	r2, r0
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, saved_regs->accel_smplrt_div_1);
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	7b1b      	ldrb	r3, [r3, #12]
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f002 ff97 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, saved_regs->accel_smplrt_div_2);
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	7b5b      	ldrb	r3, [r3, #13]
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	f240 1111 	movw	r1, #273	@ 0x111
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f002 ff8b 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c3da:	4602      	mov	r2, r0
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	4313      	orrs	r3, r2
 800c3e0:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, saved_regs->accel_config);
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	7b9b      	ldrb	r3, [r3, #14]
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f002 ff7f 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c3f2:	4602      	mov	r2, r0
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, saved_regs->accel_config_2);
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	7bdb      	ldrb	r3, [r3, #15]
 800c3fe:	461a      	mov	r2, r3
 800c400:	f240 1115 	movw	r1, #277	@ 0x115
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f002 ff73 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c40a:	4602      	mov	r2, r0
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	4313      	orrs	r3, r2
 800c410:	60fb      	str	r3, [r7, #12]

	// Restore FIFO configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, saved_regs->fifo_cfg);
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	781b      	ldrb	r3, [r3, #0]
 800c416:	461a      	mov	r2, r3
 800c418:	2176      	movs	r1, #118	@ 0x76
 800c41a:	6878      	ldr	r0, [r7, #4]
 800c41c:	f002 ff68 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c420:	4602      	mov	r2, r0
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	4313      	orrs	r3, r2
 800c426:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, saved_regs->lp_config);
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	789b      	ldrb	r3, [r3, #2]
 800c42c:	461a      	mov	r2, r3
 800c42e:	2105      	movs	r1, #5
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f002 ff5d 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c436:	4602      	mov	r2, r0
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	4313      	orrs	r3, r2
 800c43c:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE, saved_regs->int_enable);
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	78db      	ldrb	r3, [r3, #3]
 800c442:	461a      	mov	r2, r3
 800c444:	2110      	movs	r1, #16
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f002 ff52 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c44c:	4602      	mov	r2, r0
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	4313      	orrs	r3, r2
 800c452:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE_1, saved_regs->int_enable_1);
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	791b      	ldrb	r3, [r3, #4]
 800c458:	461a      	mov	r2, r3
 800c45a:	2111      	movs	r1, #17
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f002 ff47 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c462:	4602      	mov	r2, r0
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	4313      	orrs	r3, r2
 800c468:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, saved_regs->fifo_en);
 800c46a:	683b      	ldr	r3, [r7, #0]
 800c46c:	799b      	ldrb	r3, [r3, #6]
 800c46e:	461a      	mov	r2, r3
 800c470:	2166      	movs	r1, #102	@ 0x66
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f002 ff3c 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c478:	4602      	mov	r2, r0
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	4313      	orrs	r3, r2
 800c47e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, saved_regs->fifo_en_2);
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	79db      	ldrb	r3, [r3, #7]
 800c484:	461a      	mov	r2, r3
 800c486:	2167      	movs	r1, #103	@ 0x67
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f002 ff31 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c48e:	4602      	mov	r2, r0
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	4313      	orrs	r3, r2
 800c494:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, MAX_5_BIT_VALUE);
 800c496:	221f      	movs	r2, #31
 800c498:	2168      	movs	r1, #104	@ 0x68
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f002 ff28 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c4a0:	4602      	mov	r2, r0
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	4313      	orrs	r3, r2
 800c4a6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, saved_regs->fifo_rst);
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	7a1b      	ldrb	r3, [r3, #8]
 800c4ac:	461a      	mov	r2, r3
 800c4ae:	2168      	movs	r1, #104	@ 0x68
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f002 ff1d 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	60fb      	str	r3, [r7, #12]

	// Reset DMP
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
                                     (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	785b      	ldrb	r3, [r3, #1]
 800c4c2:	b25b      	sxtb	r3, r3
 800c4c4:	f023 0348 	bic.w	r3, r3, #72	@ 0x48
 800c4c8:	b25b      	sxtb	r3, r3
 800c4ca:	f043 0308 	orr.w	r3, r3, #8
 800c4ce:	b25b      	sxtb	r3, r3
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
 800c4d0:	b2db      	uxtb	r3, r3
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	2103      	movs	r1, #3
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f002 ff0a 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c4dc:	4602      	mov	r2, r0
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	4313      	orrs	r3, r2
 800c4e2:	60fb      	str	r3, [r7, #12]
	inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 800c4e4:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800c4e8:	f7f6 fe86 	bl	80031f8 <inv_icm20948_sleep_us>
    
    result |=inv_icm20948_set_dmp_address(s);
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f7fb fde1 	bl	80080b4 <inv_icm20948_set_dmp_address>
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	4313      	orrs	r3, r2
 800c4f8:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_set_secondary(s);
 800c4fa:	6878      	ldr	r0, [r7, #4]
 800c4fc:	f7fb fdfc 	bl	80080f8 <inv_icm20948_set_secondary>
 800c500:	4602      	mov	r2, r0
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	4313      	orrs	r3, r2
 800c506:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_setup_compass_akm(s);
 800c508:	6878      	ldr	r0, [r7, #4]
 800c50a:	f7f8 fe8f 	bl	800522c <inv_icm20948_setup_compass_akm>
 800c50e:	4602      	mov	r2, r0
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	4313      	orrs	r3, r2
 800c514:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_sleep_mems(s);
 800c516:	6878      	ldr	r0, [r7, #4]
 800c518:	f7fb fdb0 	bl	800807c <inv_icm20948_sleep_mems>
 800c51c:	4602      	mov	r2, r0
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	4313      	orrs	r3, r2
 800c522:	60fb      	str	r3, [r7, #12]
	return result;
 800c524:	68fb      	ldr	r3, [r7, #12]
}
 800c526:	4618      	mov	r0, r3
 800c528:	3710      	adds	r7, #16
 800c52a:	46bd      	mov	sp, r7
 800c52c:	bd80      	pop	{r7, pc}
	...

0800c530 <inv_check_accelgyro_self_test>:
*  @param[in] meanNormalTestValues average value of normal test.
*  @param[in] meanSelfTestValues   average value of self test
*  @return zero as success. A non-zero return value indicates failure in self test.
*/
static int inv_check_accelgyro_self_test(enum INV_SENSORS sensorType, uint8_t * selfTestValuesReadFromReg, int *meanNormalTestValues, int *meanSelfTestValues) 
{
 800c530:	b480      	push	{r7}
 800c532:	b08f      	sub	sp, #60	@ 0x3c
 800c534:	af00      	add	r7, sp, #0
 800c536:	60b9      	str	r1, [r7, #8]
 800c538:	607a      	str	r2, [r7, #4]
 800c53a:	603b      	str	r3, [r7, #0]
 800c53c:	4603      	mov	r3, r0
 800c53e:	73fb      	strb	r3, [r7, #15]
    int ret_val;
    int lIsStOtpReadZero = 0;
 800c540:	2300      	movs	r3, #0
 800c542:	633b      	str	r3, [r7, #48]	@ 0x30
    int l_st_otp_read[3], lDiffNormalStValues[3], i;
    
    ret_val = 0;
 800c544:	2300      	movs	r3, #0
 800c546:	637b      	str	r3, [r7, #52]	@ 0x34
    // Calculate factory Self-Test value (ST_OTP) based on the following equation:
    // The factory Self-Test value (ST_OTP) is calculated from the ST_Code (the SELF_TEST values read)
    // using the following equation, where FS is the full scale value code:
    // st_otp = 2620/2^FS * 1.01^(st_value - 1)
    // the result of the equation is in sSelfTestEquation array
    for (i = 0; i < 3; i++) {
 800c548:	2300      	movs	r3, #0
 800c54a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c54c:	e021      	b.n	800c592 <inv_check_accelgyro_self_test+0x62>
        if (selfTestValuesReadFromReg[i] != 0) {
 800c54e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c550:	68ba      	ldr	r2, [r7, #8]
 800c552:	4413      	add	r3, r2
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d00f      	beq.n	800c57a <inv_check_accelgyro_self_test+0x4a>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 800c55a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c55c:	68ba      	ldr	r2, [r7, #8]
 800c55e:	4413      	add	r3, r2
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	3b01      	subs	r3, #1
 800c564:	4a36      	ldr	r2, [pc, #216]	@ (800c640 <inv_check_accelgyro_self_test+0x110>)
 800c566:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c56a:	461a      	mov	r2, r3
 800c56c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c56e:	009b      	lsls	r3, r3, #2
 800c570:	3338      	adds	r3, #56	@ 0x38
 800c572:	443b      	add	r3, r7
 800c574:	f843 2c18 	str.w	r2, [r3, #-24]
 800c578:	e008      	b.n	800c58c <inv_check_accelgyro_self_test+0x5c>
        } else {
            l_st_otp_read[i] = 0;
 800c57a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c57c:	009b      	lsls	r3, r3, #2
 800c57e:	3338      	adds	r3, #56	@ 0x38
 800c580:	443b      	add	r3, r7
 800c582:	2200      	movs	r2, #0
 800c584:	f843 2c18 	str.w	r2, [r3, #-24]
            lIsStOtpReadZero = 1;
 800c588:	2301      	movs	r3, #1
 800c58a:	633b      	str	r3, [r7, #48]	@ 0x30
    for (i = 0; i < 3; i++) {
 800c58c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c58e:	3301      	adds	r3, #1
 800c590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c594:	2b02      	cmp	r3, #2
 800c596:	ddda      	ble.n	800c54e <inv_check_accelgyro_self_test+0x1e>
    // - GYST = GY_ST_OS - GY_OS
    // - GZST = GZ_ST_OS - GZ_OS
    // - AXST = AX_ST_OS - AX_OS
    // - AYST = AY_ST_OS - AY_OS
    // - AZST = AZ_ST_OS - AZ_OS
    for (i = 0; i < 3; i++) {
 800c598:	2300      	movs	r3, #0
 800c59a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c59c:	e045      	b.n	800c62a <inv_check_accelgyro_self_test+0xfa>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 800c59e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5a0:	009b      	lsls	r3, r3, #2
 800c5a2:	683a      	ldr	r2, [r7, #0]
 800c5a4:	4413      	add	r3, r2
 800c5a6:	681a      	ldr	r2, [r3, #0]
 800c5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5aa:	009b      	lsls	r3, r3, #2
 800c5ac:	6879      	ldr	r1, [r7, #4]
 800c5ae:	440b      	add	r3, r1
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	1ad2      	subs	r2, r2, r3
 800c5b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5b6:	009b      	lsls	r3, r3, #2
 800c5b8:	3338      	adds	r3, #56	@ 0x38
 800c5ba:	443b      	add	r3, r7
 800c5bc:	f843 2c24 	str.w	r2, [r3, #-36]
        
        // Ensure the factory Self-Test values ST_OTP are not 0
        if (!lIsStOtpReadZero) {
 800c5c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d12c      	bne.n	800c620 <inv_check_accelgyro_self_test+0xf0>
            // Compare the current Self-Test response (GXST, GYST, GZST, AXST, AYST and AZST) to the factory Self-Test values (ST_OTP)
            // and report Self-Test is passing if all the following criteria are fulfilled:
            // (GXST / GXST_OTP)  > 0.5
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 800c5c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	3338      	adds	r3, #56	@ 0x38
 800c5cc:	443b      	add	r3, r7
 800c5ce:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800c5d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	3338      	adds	r3, #56	@ 0x38
 800c5d8:	443b      	add	r3, r7
 800c5da:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800c5de:	105b      	asrs	r3, r3, #1
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	da01      	bge.n	800c5e8 <inv_check_accelgyro_self_test+0xb8>
                ret_val = 1;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	637b      	str	r3, [r7, #52]	@ 0x34
            if (sensorType != INV_SENSOR_GYRO)
 800c5e8:	7bfb      	ldrb	r3, [r7, #15]
 800c5ea:	2b01      	cmp	r3, #1
 800c5ec:	d01a      	beq.n	800c624 <inv_check_accelgyro_self_test+0xf4>
				// (AXST / AXST_OTP)  < 1.5
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 800c5ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5f0:	009b      	lsls	r3, r3, #2
 800c5f2:	3338      	adds	r3, #56	@ 0x38
 800c5f4:	443b      	add	r3, r7
 800c5f6:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800c5fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5fc:	009b      	lsls	r3, r3, #2
 800c5fe:	3338      	adds	r3, #56	@ 0x38
 800c600:	443b      	add	r3, r7
 800c602:	f853 1c18 	ldr.w	r1, [r3, #-24]
 800c606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c608:	009b      	lsls	r3, r3, #2
 800c60a:	3338      	adds	r3, #56	@ 0x38
 800c60c:	443b      	add	r3, r7
 800c60e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800c612:	105b      	asrs	r3, r3, #1
 800c614:	440b      	add	r3, r1
 800c616:	429a      	cmp	r2, r3
 800c618:	dd04      	ble.n	800c624 <inv_check_accelgyro_self_test+0xf4>
                    ret_val = 1;
 800c61a:	2301      	movs	r3, #1
 800c61c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c61e:	e001      	b.n	800c624 <inv_check_accelgyro_self_test+0xf4>
        } else
            ret_val = 1;
 800c620:	2301      	movs	r3, #1
 800c622:	637b      	str	r3, [r7, #52]	@ 0x34
    for (i = 0; i < 3; i++) {
 800c624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c626:	3301      	adds	r3, #1
 800c628:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c62a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c62c:	2b02      	cmp	r3, #2
 800c62e:	ddb6      	ble.n	800c59e <inv_check_accelgyro_self_test+0x6e>
    }
    
    return ret_val;
 800c630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c632:	4618      	mov	r0, r3
 800c634:	373c      	adds	r7, #60	@ 0x3c
 800c636:	46bd      	mov	sp, r7
 800c638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63c:	4770      	bx	lr
 800c63e:	bf00      	nop
 800c640:	0801eae0 	.word	0x0801eae0

0800c644 <inv_setup_selftest>:

static int inv_setup_selftest(struct inv_icm20948 * s, struct recover_regs * recover_regs)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b084      	sub	sp, #16
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	6039      	str	r1, [r7, #0]
	int result = 0;
 800c64e:	2300      	movs	r3, #0
 800c650:	60fb      	str	r3, [r7, #12]

	// reset static value
	memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	3391      	adds	r3, #145	@ 0x91
 800c656:	2203      	movs	r2, #3
 800c658:	2100      	movs	r1, #0
 800c65a:	4618      	mov	r0, r3
 800c65c:	f009 f960 	bl	8015920 <memset>
	memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	3394      	adds	r3, #148	@ 0x94
 800c664:	2203      	movs	r2, #3
 800c666:	2100      	movs	r1, #0
 800c668:	4618      	mov	r0, r3
 800c66a:	f009 f959 	bl	8015920 <memset>
	
	// Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800c66e:	2201      	movs	r2, #1
 800c670:	2106      	movs	r1, #6
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	f002 fe3c 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c678:	4602      	mov	r2, r0
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	4313      	orrs	r3, r2
 800c67e:	60fb      	str	r3, [r7, #12]
    
	// Save the current settings
	result |= inv_save_setting(s, recover_regs);
 800c680:	6839      	ldr	r1, [r7, #0]
 800c682:	6878      	ldr	r0, [r7, #4]
 800c684:	f7ff fda2 	bl	800c1cc <inv_save_setting>
 800c688:	4602      	mov	r2, r0
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	4313      	orrs	r3, r2
 800c68e:	60fb      	str	r3, [r7, #12]
    
	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 800c690:	223f      	movs	r2, #63	@ 0x3f
 800c692:	2107      	movs	r1, #7
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f002 fe2b 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c69a:	4602      	mov	r2, r0
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	60fb      	str	r3, [r7, #12]
    
    /*   Perform a soft-reset of the chip by setting the MSB of PWR_MGMT_1 register
    * This will clear any prior states in the chip
    */
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 800c6a2:	2280      	movs	r2, #128	@ 0x80
 800c6a4:	2106      	movs	r1, #6
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f002 fe22 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	4313      	orrs	r3, r2
 800c6b2:	60fb      	str	r3, [r7, #12]
    inv_icm20948_sleep_us(100000); //100ms delay after soft reset--yd
 800c6b4:	4855      	ldr	r0, [pc, #340]	@ (800c80c <inv_setup_selftest+0x1c8>)
 800c6b6:	f7f6 fd9f 	bl	80031f8 <inv_icm20948_sleep_us>
        
    // Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	2106      	movs	r1, #6
 800c6be:	6878      	ldr	r0, [r7, #4]
 800c6c0:	f002 fe16 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c6c4:	4602      	mov	r2, r0
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	60fb      	str	r3, [r7, #12]
	if (result)
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d001      	beq.n	800c6d6 <inv_setup_selftest+0x92>
		return result;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	e095      	b.n	800c802 <inv_setup_selftest+0x1be>
        
	// Set cycle mode
	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, 
 800c6d6:	2270      	movs	r2, #112	@ 0x70
 800c6d8:	2105      	movs	r1, #5
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f002 fe08 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	4313      	orrs	r3, r2
 800c6e6:	60fb      	str	r3, [r7, #12]
                                     BIT_I2C_MST_CYCLE | BIT_ACCEL_CYCLE | BIT_GYRO_CYCLE);
    
	// Configure FSR and DLPF for gyro
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 800c6e8:	220a      	movs	r2, #10
 800c6ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f002 fdfe 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 800c6fc:	2201      	movs	r2, #1
 800c6fe:	f240 1101 	movw	r1, #257	@ 0x101
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f002 fdf4 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c708:	4602      	mov	r2, r0
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	4313      	orrs	r3, r2
 800c70e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 800c710:	2203      	movs	r2, #3
 800c712:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f002 fdea 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c71c:	4602      	mov	r2, r0
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	4313      	orrs	r3, r2
 800c722:	60fb      	str	r3, [r7, #12]
    
	// Configure FSR and DLPF for accel
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 800c724:	2200      	movs	r2, #0
 800c726:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f002 fde0 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c730:	4602      	mov	r2, r0
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	4313      	orrs	r3, r2
 800c736:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 800c738:	220a      	movs	r2, #10
 800c73a:	f240 1111 	movw	r1, #273	@ 0x111
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f002 fdd6 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c744:	4602      	mov	r2, r0
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	4313      	orrs	r3, r2
 800c74a:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 800c74c:	2239      	movs	r2, #57	@ 0x39
 800c74e:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f002 fdcc 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c758:	4602      	mov	r2, r0
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	4313      	orrs	r3, r2
 800c75e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 800c760:	2202      	movs	r2, #2
 800c762:	f240 1115 	movw	r1, #277	@ 0x115
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f002 fdc2 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c76c:	4602      	mov	r2, r0
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	4313      	orrs	r3, r2
 800c772:	60fb      	str	r3, [r7, #12]

    // Read selftest values
    // Retrieve factory Self-Test code (ST_Code) from SELF_TEST registers  (User Bank 1): 
	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	3391      	adds	r3, #145	@ 0x91
 800c778:	2201      	movs	r2, #1
 800c77a:	2182      	movs	r1, #130	@ 0x82
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f002 fe13 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c782:	4602      	mov	r2, r0
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	4313      	orrs	r3, r2
 800c788:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	3392      	adds	r3, #146	@ 0x92
 800c78e:	2201      	movs	r2, #1
 800c790:	2183      	movs	r1, #131	@ 0x83
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f002 fe08 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c798:	4602      	mov	r2, r0
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	4313      	orrs	r3, r2
 800c79e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	3393      	adds	r3, #147	@ 0x93
 800c7a4:	2201      	movs	r2, #1
 800c7a6:	2184      	movs	r1, #132	@ 0x84
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f002 fdfd 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c7ae:	4602      	mov	r2, r0
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	4313      	orrs	r3, r2
 800c7b4:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	3394      	adds	r3, #148	@ 0x94
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	218e      	movs	r1, #142	@ 0x8e
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	f002 fdf2 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c7c4:	4602      	mov	r2, r0
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	4313      	orrs	r3, r2
 800c7ca:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	3395      	adds	r3, #149	@ 0x95
 800c7d0:	2201      	movs	r2, #1
 800c7d2:	218f      	movs	r1, #143	@ 0x8f
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f002 fde7 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	3396      	adds	r3, #150	@ 0x96
 800c7e6:	2201      	movs	r2, #1
 800c7e8:	2190      	movs	r1, #144	@ 0x90
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f002 fddc 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c7f0:	4602      	mov	r2, r0
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	60fb      	str	r3, [r7, #12]

	// Restart sensors
    inv_icm20948_sleep_us(GYRO_ENGINE_UP_TIME*1000);
 800c7f8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c7fc:	f7f6 fcfc 	bl	80031f8 <inv_icm20948_sleep_us>
    
	return result;
 800c800:	68fb      	ldr	r3, [r7, #12]
}
 800c802:	4618      	mov	r0, r3
 800c804:	3710      	adds	r7, #16
 800c806:	46bd      	mov	sp, r7
 800c808:	bd80      	pop	{r7, pc}
 800c80a:	bf00      	nop
 800c80c:	000186a0 	.word	0x000186a0

0800c810 <inv_selftest_read_samples>:

static int inv_selftest_read_samples(struct inv_icm20948 * self, enum INV_SENSORS type, int *sum_result, int *s)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b08a      	sub	sp, #40	@ 0x28
 800c814:	af00      	add	r7, sp, #0
 800c816:	60f8      	str	r0, [r7, #12]
 800c818:	607a      	str	r2, [r7, #4]
 800c81a:	603b      	str	r3, [r7, #0]
 800c81c:	460b      	mov	r3, r1
 800c81e:	72fb      	strb	r3, [r7, #11]
	// - GZ_OS = Average (GYRO_ZOUT_H | GYRO_ZOUT_L)
	// - AX_OS = Average (ACCEL_XOUT_H | ACCEL_XOUT_L)
	// - AY_OS = Average (ACCEL_YOUT_H | ACCEL_YOUT_L)
	// - AZ_OS = Average (ACCEL_ZOUT_H | ACCEL_ZOUT_L)

    if (INV_SENSOR_GYRO == type)
 800c820:	7afb      	ldrb	r3, [r7, #11]
 800c822:	2b01      	cmp	r3, #1
 800c824:	d103      	bne.n	800c82e <inv_selftest_read_samples+0x1e>
        w = REG_GYRO_XOUT_H_SH;
 800c826:	2333      	movs	r3, #51	@ 0x33
 800c828:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c82c:	e04e      	b.n	800c8cc <inv_selftest_read_samples+0xbc>
    else
        w = REG_ACCEL_XOUT_H_SH;
 800c82e:	232d      	movs	r3, #45	@ 0x2d
 800c830:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    while (*s < DEF_ST_SAMPLES) {
 800c834:	e04a      	b.n	800c8cc <inv_selftest_read_samples+0xbc>
        
            if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 800c836:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c83a:	b299      	uxth	r1, r3
 800c83c:	f107 0310 	add.w	r3, r7, #16
 800c840:	2206      	movs	r2, #6
 800c842:	68f8      	ldr	r0, [r7, #12]
 800c844:	f002 fdb0 	bl	800f3a8 <inv_icm20948_read_mems_reg>
 800c848:	4603      	mov	r3, r0
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d002      	beq.n	800c854 <inv_selftest_read_samples+0x44>
                return -1;
 800c84e:	f04f 33ff 	mov.w	r3, #4294967295
 800c852:	e040      	b.n	800c8d6 <inv_selftest_read_samples+0xc6>
               
            for (j = 0; j < THREE_AXES; j++) {
 800c854:	2300      	movs	r3, #0
 800c856:	623b      	str	r3, [r7, #32]
 800c858:	e02c      	b.n	800c8b4 <inv_selftest_read_samples+0xa4>
                vals[j] = (d[(2*j)]<<8) | (d[(2*j)+ 1] & 0xff);
 800c85a:	6a3b      	ldr	r3, [r7, #32]
 800c85c:	005b      	lsls	r3, r3, #1
 800c85e:	3328      	adds	r3, #40	@ 0x28
 800c860:	443b      	add	r3, r7
 800c862:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800c866:	021b      	lsls	r3, r3, #8
 800c868:	b21a      	sxth	r2, r3
 800c86a:	6a3b      	ldr	r3, [r7, #32]
 800c86c:	005b      	lsls	r3, r3, #1
 800c86e:	3301      	adds	r3, #1
 800c870:	3328      	adds	r3, #40	@ 0x28
 800c872:	443b      	add	r3, r7
 800c874:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800c878:	b21b      	sxth	r3, r3
 800c87a:	4313      	orrs	r3, r2
 800c87c:	b21a      	sxth	r2, r3
 800c87e:	6a3b      	ldr	r3, [r7, #32]
 800c880:	005b      	lsls	r3, r3, #1
 800c882:	3328      	adds	r3, #40	@ 0x28
 800c884:	443b      	add	r3, r7
 800c886:	f823 2c10 	strh.w	r2, [r3, #-16]
                sum_result[j] += vals[j];
 800c88a:	6a3b      	ldr	r3, [r7, #32]
 800c88c:	009b      	lsls	r3, r3, #2
 800c88e:	687a      	ldr	r2, [r7, #4]
 800c890:	4413      	add	r3, r2
 800c892:	681a      	ldr	r2, [r3, #0]
 800c894:	6a3b      	ldr	r3, [r7, #32]
 800c896:	005b      	lsls	r3, r3, #1
 800c898:	3328      	adds	r3, #40	@ 0x28
 800c89a:	443b      	add	r3, r7
 800c89c:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	6a3b      	ldr	r3, [r7, #32]
 800c8a4:	009b      	lsls	r3, r3, #2
 800c8a6:	6879      	ldr	r1, [r7, #4]
 800c8a8:	440b      	add	r3, r1
 800c8aa:	4402      	add	r2, r0
 800c8ac:	601a      	str	r2, [r3, #0]
            for (j = 0; j < THREE_AXES; j++) {
 800c8ae:	6a3b      	ldr	r3, [r7, #32]
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	623b      	str	r3, [r7, #32]
 800c8b4:	6a3b      	ldr	r3, [r7, #32]
 800c8b6:	2b02      	cmp	r3, #2
 800c8b8:	ddcf      	ble.n	800c85a <inv_selftest_read_samples+0x4a>
            }

            (*s)++;
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	1c5a      	adds	r2, r3, #1
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	601a      	str	r2, [r3, #0]

			inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 800c8c4:	f242 7010 	movw	r0, #10000	@ 0x2710
 800c8c8:	f7f6 fc96 	bl	80031f8 <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	2bc7      	cmp	r3, #199	@ 0xc7
 800c8d2:	ddb0      	ble.n	800c836 <inv_selftest_read_samples+0x26>
    }
	return 0;
 800c8d4:	2300      	movs	r3, #0
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3728      	adds	r7, #40	@ 0x28
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}

0800c8de <inv_do_test_accelgyro>:

/*
*  inv_do_test_accelgyro() - do the actual test of self testing
*/
static int inv_do_test_accelgyro(struct inv_icm20948 * s, enum INV_SENSORS sensorType, int *meanValue, int *stMeanValue)
{
 800c8de:	b580      	push	{r7, lr}
 800c8e0:	b088      	sub	sp, #32
 800c8e2:	af00      	add	r7, sp, #0
 800c8e4:	60f8      	str	r0, [r7, #12]
 800c8e6:	607a      	str	r2, [r7, #4]
 800c8e8:	603b      	str	r3, [r7, #0]
 800c8ea:	460b      	mov	r3, r1
 800c8ec:	72fb      	strb	r3, [r7, #11]
	int result, i, j;
	int lNbSamples = 0;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	613b      	str	r3, [r7, #16]
    
    // initialize output to be 0
	for (i = 0; i < THREE_AXES; i++) {
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	61bb      	str	r3, [r7, #24]
 800c8f6:	e00e      	b.n	800c916 <inv_do_test_accelgyro+0x38>
		meanValue[i] = 0;
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	009b      	lsls	r3, r3, #2
 800c8fc:	687a      	ldr	r2, [r7, #4]
 800c8fe:	4413      	add	r3, r2
 800c900:	2200      	movs	r2, #0
 800c902:	601a      	str	r2, [r3, #0]
		stMeanValue[i] = 0;
 800c904:	69bb      	ldr	r3, [r7, #24]
 800c906:	009b      	lsls	r3, r3, #2
 800c908:	683a      	ldr	r2, [r7, #0]
 800c90a:	4413      	add	r3, r2
 800c90c:	2200      	movs	r2, #0
 800c90e:	601a      	str	r2, [r3, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800c910:	69bb      	ldr	r3, [r7, #24]
 800c912:	3301      	adds	r3, #1
 800c914:	61bb      	str	r3, [r7, #24]
 800c916:	69bb      	ldr	r3, [r7, #24]
 800c918:	2b02      	cmp	r3, #2
 800c91a:	dded      	ble.n	800c8f8 <inv_do_test_accelgyro+0x1a>
	}
	
    // read the accel/gyro output
    // the output values are 16 bits wide and in 2s complement
    // Average 200 readings and save the averaged values
    result = inv_selftest_read_samples(s, sensorType, meanValue, &lNbSamples);
 800c91c:	f107 0310 	add.w	r3, r7, #16
 800c920:	7af9      	ldrb	r1, [r7, #11]
 800c922:	687a      	ldr	r2, [r7, #4]
 800c924:	68f8      	ldr	r0, [r7, #12]
 800c926:	f7ff ff73 	bl	800c810 <inv_selftest_read_samples>
 800c92a:	61f8      	str	r0, [r7, #28]
    if (result)
 800c92c:	69fb      	ldr	r3, [r7, #28]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d001      	beq.n	800c936 <inv_do_test_accelgyro+0x58>
        return result;
 800c932:	69fb      	ldr	r3, [r7, #28]
 800c934:	e056      	b.n	800c9e4 <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800c936:	2300      	movs	r3, #0
 800c938:	617b      	str	r3, [r7, #20]
 800c93a:	e00f      	b.n	800c95c <inv_do_test_accelgyro+0x7e>
		meanValue[j] /= lNbSamples;
 800c93c:	697b      	ldr	r3, [r7, #20]
 800c93e:	009b      	lsls	r3, r3, #2
 800c940:	687a      	ldr	r2, [r7, #4]
 800c942:	4413      	add	r3, r2
 800c944:	6819      	ldr	r1, [r3, #0]
 800c946:	693a      	ldr	r2, [r7, #16]
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	009b      	lsls	r3, r3, #2
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	4403      	add	r3, r0
 800c950:	fb91 f2f2 	sdiv	r2, r1, r2
 800c954:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	3301      	adds	r3, #1
 800c95a:	617b      	str	r3, [r7, #20]
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	2b02      	cmp	r3, #2
 800c960:	ddec      	ble.n	800c93c <inv_do_test_accelgyro+0x5e>
	}
    
    // Set Self-Test Bit
    if (sensorType == INV_SENSOR_GYRO)
 800c962:	7afb      	ldrb	r3, [r7, #11]
 800c964:	2b01      	cmp	r3, #1
 800c966:	d107      	bne.n	800c978 <inv_do_test_accelgyro+0x9a>
    {
        // Enable gyroscope Self-Test by setting register User Bank 2, Register Address 02 (02h) Bit [5:3] to b111
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
 800c968:	223b      	movs	r2, #59	@ 0x3b
 800c96a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800c96e:	68f8      	ldr	r0, [r7, #12]
 800c970:	f002 fcbe 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c974:	61f8      	str	r0, [r7, #28]
 800c976:	e006      	b.n	800c986 <inv_do_test_accelgyro+0xa8>
    } else
    {
        result = inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, BIT_ACCEL_CTEN | SELFTEST_ACCEL_DEC3_CFG);
 800c978:	221e      	movs	r2, #30
 800c97a:	f240 1115 	movw	r1, #277	@ 0x115
 800c97e:	68f8      	ldr	r0, [r7, #12]
 800c980:	f002 fcb6 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800c984:	61f8      	str	r0, [r7, #28]
    }
    if (result)
 800c986:	69fb      	ldr	r3, [r7, #28]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d001      	beq.n	800c990 <inv_do_test_accelgyro+0xb2>
        return result;
 800c98c:	69fb      	ldr	r3, [r7, #28]
 800c98e:	e029      	b.n	800c9e4 <inv_do_test_accelgyro+0x106>
    
    // Wait 20ms for oscillations to stabilize. 
    inv_icm20948_sleep_us(DEF_ST_STABLE_TIME*1000);
 800c990:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800c994:	f7f6 fc30 	bl	80031f8 <inv_icm20948_sleep_us>
        
    // Read the accel/gyro output and average 200 readings
    // These readings are in units of LSBs
    lNbSamples = 0; 
 800c998:	2300      	movs	r3, #0
 800c99a:	613b      	str	r3, [r7, #16]
    result = inv_selftest_read_samples(s, sensorType, stMeanValue, &lNbSamples);
 800c99c:	f107 0310 	add.w	r3, r7, #16
 800c9a0:	7af9      	ldrb	r1, [r7, #11]
 800c9a2:	683a      	ldr	r2, [r7, #0]
 800c9a4:	68f8      	ldr	r0, [r7, #12]
 800c9a6:	f7ff ff33 	bl	800c810 <inv_selftest_read_samples>
 800c9aa:	61f8      	str	r0, [r7, #28]
    if (result)
 800c9ac:	69fb      	ldr	r3, [r7, #28]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d001      	beq.n	800c9b6 <inv_do_test_accelgyro+0xd8>
        return result;
 800c9b2:	69fb      	ldr	r3, [r7, #28]
 800c9b4:	e016      	b.n	800c9e4 <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	617b      	str	r3, [r7, #20]
 800c9ba:	e00f      	b.n	800c9dc <inv_do_test_accelgyro+0xfe>
		stMeanValue[j] /= lNbSamples;
 800c9bc:	697b      	ldr	r3, [r7, #20]
 800c9be:	009b      	lsls	r3, r3, #2
 800c9c0:	683a      	ldr	r2, [r7, #0]
 800c9c2:	4413      	add	r3, r2
 800c9c4:	6819      	ldr	r1, [r3, #0]
 800c9c6:	693a      	ldr	r2, [r7, #16]
 800c9c8:	697b      	ldr	r3, [r7, #20]
 800c9ca:	009b      	lsls	r3, r3, #2
 800c9cc:	6838      	ldr	r0, [r7, #0]
 800c9ce:	4403      	add	r3, r0
 800c9d0:	fb91 f2f2 	sdiv	r2, r1, r2
 800c9d4:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800c9d6:	697b      	ldr	r3, [r7, #20]
 800c9d8:	3301      	adds	r3, #1
 800c9da:	617b      	str	r3, [r7, #20]
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	2b02      	cmp	r3, #2
 800c9e0:	ddec      	ble.n	800c9bc <inv_do_test_accelgyro+0xde>
	}
    
	return 0;
 800c9e2:	2300      	movs	r3, #0
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	3720      	adds	r7, #32
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}

0800c9ec <inv_icm20948_run_selftest>:




int inv_icm20948_run_selftest(struct inv_icm20948 * s)
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b096      	sub	sp, #88	@ 0x58
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
	int accel_bias_st[THREE_AXES], accel_bias_regular[THREE_AXES];
	int test_times;
	char accel_result, gyro_result, compass_result;
    struct recover_regs recover_regs;
	
	accel_result = 0;
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = 0;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = 0;
 800ca00:	2300      	movs	r3, #0
 800ca02:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    
	// save original state of the chip, initialize registers, configure sensors and read ST values
    result = inv_setup_selftest(s, &recover_regs);
 800ca06:	f107 030c 	add.w	r3, r7, #12
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f7ff fe19 	bl	800c644 <inv_setup_selftest>
 800ca12:	6578      	str	r0, [r7, #84]	@ 0x54
    if (result)
 800ca14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d163      	bne.n	800cae2 <inv_icm20948_run_selftest+0xf6>
		goto test_fail;
    
	// perform self test for gyro
	test_times = DEF_ST_TRY_TIMES;	
 800ca1a:	2302      	movs	r3, #2
 800ca1c:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800ca1e:	e00e      	b.n	800ca3e <inv_icm20948_run_selftest+0x52>
		result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 800ca20:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800ca24:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800ca28:	2101      	movs	r1, #1
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f7ff ff57 	bl	800c8de <inv_do_test_accelgyro>
 800ca30:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800ca32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d006      	beq.n	800ca46 <inv_icm20948_run_selftest+0x5a>
			test_times--;
 800ca38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca3a:	3b01      	subs	r3, #1
 800ca3c:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800ca3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	dced      	bgt.n	800ca20 <inv_icm20948_run_selftest+0x34>
 800ca44:	e000      	b.n	800ca48 <inv_icm20948_run_selftest+0x5c>
        else
            break;
 800ca46:	bf00      	nop
	}
	if (result)
 800ca48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d14b      	bne.n	800cae6 <inv_icm20948_run_selftest+0xfa>
		goto test_fail;    
    
	// perform self test for accel
	test_times = DEF_ST_TRY_TIMES;
 800ca4e:	2302      	movs	r3, #2
 800ca50:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800ca52:	e00e      	b.n	800ca72 <inv_icm20948_run_selftest+0x86>
		result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 800ca54:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800ca58:	f107 021c 	add.w	r2, r7, #28
 800ca5c:	2100      	movs	r1, #0
 800ca5e:	6878      	ldr	r0, [r7, #4]
 800ca60:	f7ff ff3d 	bl	800c8de <inv_do_test_accelgyro>
 800ca64:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800ca66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d006      	beq.n	800ca7a <inv_icm20948_run_selftest+0x8e>
			test_times--;
 800ca6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca6e:	3b01      	subs	r3, #1
 800ca70:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800ca72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	dced      	bgt.n	800ca54 <inv_icm20948_run_selftest+0x68>
 800ca78:	e000      	b.n	800ca7c <inv_icm20948_run_selftest+0x90>
        else
            break;
 800ca7a:	bf00      	nop
	}
	if (result)
 800ca7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d133      	bne.n	800caea <inv_icm20948_run_selftest+0xfe>
		goto test_fail;
    
	// check values read at various steps
	accel_result = !inv_check_accelgyro_self_test(INV_SENSOR_ACCEL, s->accel_st_data, accel_bias_regular, accel_bias_st);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 800ca88:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800ca8c:	f107 021c 	add.w	r2, r7, #28
 800ca90:	2000      	movs	r0, #0
 800ca92:	f7ff fd4d 	bl	800c530 <inv_check_accelgyro_self_test>
 800ca96:	4603      	mov	r3, r0
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	bf0c      	ite	eq
 800ca9c:	2301      	moveq	r3, #1
 800ca9e:	2300      	movne	r3, #0
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = !inv_check_accelgyro_self_test(INV_SENSOR_GYRO, s->gyro_st_data, gyro_bias_regular, gyro_bias_st);
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f103 0191 	add.w	r1, r3, #145	@ 0x91
 800caac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800cab0:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800cab4:	2001      	movs	r0, #1
 800cab6:	f7ff fd3b 	bl	800c530 <inv_check_accelgyro_self_test>
 800caba:	4603      	mov	r3, r0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	bf0c      	ite	eq
 800cac0:	2301      	moveq	r3, #1
 800cac2:	2300      	movne	r3, #0
 800cac4:	b2db      	uxtb	r3, r3
 800cac6:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = !inv_icm20948_check_akm_self_test(s);
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f7f8 fc24 	bl	8005318 <inv_icm20948_check_akm_self_test>
 800cad0:	4603      	mov	r3, r0
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	bf0c      	ite	eq
 800cad6:	2301      	moveq	r3, #1
 800cad8:	2300      	movne	r3, #0
 800cada:	b2db      	uxtb	r3, r3
 800cadc:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800cae0:	e004      	b.n	800caec <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800cae2:	bf00      	nop
 800cae4:	e002      	b.n	800caec <inv_icm20948_run_selftest+0x100>
		goto test_fail;    
 800cae6:	bf00      	nop
 800cae8:	e000      	b.n	800caec <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800caea:	bf00      	nop
    
test_fail:
	// restore original state of the chips
	inv_recover_setting(s, &recover_regs);
 800caec:	f107 030c 	add.w	r3, r7, #12
 800caf0:	4619      	mov	r1, r3
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	f7ff fc29 	bl	800c34a <inv_recover_setting>

    return (compass_result << 2) |
 800caf8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800cafc:	009a      	lsls	r2, r3, #2
           (accel_result   << 1) |
 800cafe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cb02:	005b      	lsls	r3, r3, #1
    return (compass_result << 2) |
 800cb04:	431a      	orrs	r2, r3
           (accel_result   << 1) |
 800cb06:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800cb0a:	4313      	orrs	r3, r2
            gyro_result;
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3758      	adds	r7, #88	@ 0x58
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}

0800cb14 <inv_icm20948_read_reg_one>:
{
	return inv_icm20948_write_reg(s, reg, &reg_value, 1);
}

static inline int inv_icm20948_read_reg_one(struct inv_icm20948 * s, uint8_t reg, uint8_t * reg_value)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b084      	sub	sp, #16
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	460b      	mov	r3, r1
 800cb1e:	607a      	str	r2, [r7, #4]
 800cb20:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_read_reg(s, reg, reg_value, 1);
 800cb22:	7af9      	ldrb	r1, [r7, #11]
 800cb24:	2301      	movs	r3, #1
 800cb26:	687a      	ldr	r2, [r7, #4]
 800cb28:	68f8      	ldr	r0, [r7, #12]
 800cb2a:	f002 fab1 	bl	800f090 <inv_icm20948_read_reg>
 800cb2e:	4603      	mov	r3, r0
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3710      	adds	r7, #16
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <sensor_type_2_android_sensor>:
/** @brief Conversion from DMP units to float format for compass scale */
#define DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION      (1/(float)(1UL<<16))
//! Convert the \a value from QN value to float. \ingroup invn_macro 
#define INVN_FXP_TO_FLT(value, shift)	( (float)  (int32_t)(value) / (float)(1ULL << (shift)) ) 
static uint8_t sensor_type_2_android_sensor(enum inv_icm20948_sensor sensor)
{
 800cb38:	b480      	push	{r7}
 800cb3a:	b083      	sub	sp, #12
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	4603      	mov	r3, r0
 800cb40:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 800cb42:	79fb      	ldrb	r3, [r7, #7]
 800cb44:	2b13      	cmp	r3, #19
 800cb46:	d853      	bhi.n	800cbf0 <sensor_type_2_android_sensor+0xb8>
 800cb48:	a201      	add	r2, pc, #4	@ (adr r2, 800cb50 <sensor_type_2_android_sensor+0x18>)
 800cb4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb4e:	bf00      	nop
 800cb50:	0800cba1 	.word	0x0800cba1
 800cb54:	0800cba5 	.word	0x0800cba5
 800cb58:	0800cba9 	.word	0x0800cba9
 800cb5c:	0800cbad 	.word	0x0800cbad
 800cb60:	0800cbb1 	.word	0x0800cbb1
 800cb64:	0800cbb5 	.word	0x0800cbb5
 800cb68:	0800cbb9 	.word	0x0800cbb9
 800cb6c:	0800cbbd 	.word	0x0800cbbd
 800cb70:	0800cbc1 	.word	0x0800cbc1
 800cb74:	0800cbc5 	.word	0x0800cbc5
 800cb78:	0800cbc9 	.word	0x0800cbc9
 800cb7c:	0800cbcd 	.word	0x0800cbcd
 800cb80:	0800cbd1 	.word	0x0800cbd1
 800cb84:	0800cbd5 	.word	0x0800cbd5
 800cb88:	0800cbd9 	.word	0x0800cbd9
 800cb8c:	0800cbdd 	.word	0x0800cbdd
 800cb90:	0800cbe1 	.word	0x0800cbe1
 800cb94:	0800cbe5 	.word	0x0800cbe5
 800cb98:	0800cbe9 	.word	0x0800cbe9
 800cb9c:	0800cbed 	.word	0x0800cbed
	case INV_ICM20948_SENSOR_ACCELEROMETER:                 return ANDROID_SENSOR_ACCELEROMETER;
 800cba0:	2301      	movs	r3, #1
 800cba2:	e026      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                     return ANDROID_SENSOR_GYROSCOPE;
 800cba4:	2304      	movs	r3, #4
 800cba6:	e024      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:             return ANDROID_SENSOR_RAW_ACCELEROMETER;
 800cba8:	232a      	movs	r3, #42	@ 0x2a
 800cbaa:	e022      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                 return ANDROID_SENSOR_RAW_GYROSCOPE;
 800cbac:	232b      	movs	r3, #43	@ 0x2b
 800cbae:	e020      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:   return ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800cbb0:	230e      	movs	r3, #14
 800cbb2:	e01e      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:        return ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED;
 800cbb4:	2310      	movs	r3, #16
 800cbb6:	e01c      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:        return ANDROID_SENSOR_ACTIVITY_CLASSIFICATON;
 800cbb8:	232f      	movs	r3, #47	@ 0x2f
 800cbba:	e01a      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                 return ANDROID_SENSOR_STEP_DETECTOR;
 800cbbc:	2312      	movs	r3, #18
 800cbbe:	e018      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                  return ANDROID_SENSOR_STEP_COUNTER;
 800cbc0:	2313      	movs	r3, #19
 800cbc2:	e016      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:          return ANDROID_SENSOR_GAME_ROTATION_VECTOR;
 800cbc4:	230f      	movs	r3, #15
 800cbc6:	e014      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:               return ANDROID_SENSOR_ROTATION_VECTOR;
 800cbc8:	230b      	movs	r3, #11
 800cbca:	e012      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:   return ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800cbcc:	2314      	movs	r3, #20
 800cbce:	e010      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:             return ANDROID_SENSOR_GEOMAGNETIC_FIELD;
 800cbd0:	2302      	movs	r3, #2
 800cbd2:	e00e      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:     return ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800cbd4:	2311      	movs	r3, #17
 800cbd6:	e00c      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                   return ANDROID_SENSOR_FLIP_PICKUP;
 800cbd8:	232e      	movs	r3, #46	@ 0x2e
 800cbda:	e00a      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:          return ANDROID_SENSOR_WAKEUP_TILT_DETECTOR;
 800cbdc:	2329      	movs	r3, #41	@ 0x29
 800cbde:	e008      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                       return ANDROID_SENSOR_GRAVITY;
 800cbe0:	2309      	movs	r3, #9
 800cbe2:	e006      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:           return ANDROID_SENSOR_LINEAR_ACCELERATION;
 800cbe4:	230a      	movs	r3, #10
 800cbe6:	e004      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                   return ANDROID_SENSOR_ORIENTATION;
 800cbe8:	2303      	movs	r3, #3
 800cbea:	e002      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_B2S:                           return ANDROID_SENSOR_B2S;
 800cbec:	232d      	movs	r3, #45	@ 0x2d
 800cbee:	e000      	b.n	800cbf2 <sensor_type_2_android_sensor+0xba>
	default:                                                return ANDROID_SENSOR_NUM_MAX;
 800cbf0:	232c      	movs	r3, #44	@ 0x2c
	}
}
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	370c      	adds	r7, #12
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfc:	4770      	bx	lr
 800cbfe:	bf00      	nop

0800cc00 <inv_icm20948_sensor_android_2_sensor_type>:

enum inv_icm20948_sensor inv_icm20948_sensor_android_2_sensor_type(int sensor)
{
 800cc00:	b480      	push	{r7}
 800cc02:	b083      	sub	sp, #12
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	3b01      	subs	r3, #1
 800cc0c:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc0e:	f200 8089 	bhi.w	800cd24 <inv_icm20948_sensor_android_2_sensor_type+0x124>
 800cc12:	a201      	add	r2, pc, #4	@ (adr r2, 800cc18 <inv_icm20948_sensor_android_2_sensor_type+0x18>)
 800cc14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc18:	0800ccd5 	.word	0x0800ccd5
 800cc1c:	0800cd05 	.word	0x0800cd05
 800cc20:	0800cd1d 	.word	0x0800cd1d
 800cc24:	0800ccd9 	.word	0x0800ccd9
 800cc28:	0800cd25 	.word	0x0800cd25
 800cc2c:	0800cd25 	.word	0x0800cd25
 800cc30:	0800cd25 	.word	0x0800cd25
 800cc34:	0800cd25 	.word	0x0800cd25
 800cc38:	0800cd15 	.word	0x0800cd15
 800cc3c:	0800cd19 	.word	0x0800cd19
 800cc40:	0800ccfd 	.word	0x0800ccfd
 800cc44:	0800cd25 	.word	0x0800cd25
 800cc48:	0800cd25 	.word	0x0800cd25
 800cc4c:	0800cce5 	.word	0x0800cce5
 800cc50:	0800ccf9 	.word	0x0800ccf9
 800cc54:	0800cce9 	.word	0x0800cce9
 800cc58:	0800cd09 	.word	0x0800cd09
 800cc5c:	0800ccf1 	.word	0x0800ccf1
 800cc60:	0800ccf5 	.word	0x0800ccf5
 800cc64:	0800cd01 	.word	0x0800cd01
 800cc68:	0800cd25 	.word	0x0800cd25
 800cc6c:	0800cd25 	.word	0x0800cd25
 800cc70:	0800cd25 	.word	0x0800cd25
 800cc74:	0800cd25 	.word	0x0800cd25
 800cc78:	0800cd25 	.word	0x0800cd25
 800cc7c:	0800cd25 	.word	0x0800cd25
 800cc80:	0800cd25 	.word	0x0800cd25
 800cc84:	0800cd25 	.word	0x0800cd25
 800cc88:	0800cd25 	.word	0x0800cd25
 800cc8c:	0800cd25 	.word	0x0800cd25
 800cc90:	0800cd25 	.word	0x0800cd25
 800cc94:	0800cd25 	.word	0x0800cd25
 800cc98:	0800cd25 	.word	0x0800cd25
 800cc9c:	0800cd25 	.word	0x0800cd25
 800cca0:	0800cd25 	.word	0x0800cd25
 800cca4:	0800cd25 	.word	0x0800cd25
 800cca8:	0800cd25 	.word	0x0800cd25
 800ccac:	0800cd25 	.word	0x0800cd25
 800ccb0:	0800cd25 	.word	0x0800cd25
 800ccb4:	0800cd25 	.word	0x0800cd25
 800ccb8:	0800cd11 	.word	0x0800cd11
 800ccbc:	0800ccdd 	.word	0x0800ccdd
 800ccc0:	0800cce1 	.word	0x0800cce1
 800ccc4:	0800cd25 	.word	0x0800cd25
 800ccc8:	0800cd21 	.word	0x0800cd21
 800cccc:	0800cd0d 	.word	0x0800cd0d
 800ccd0:	0800cced 	.word	0x0800cced
	case ANDROID_SENSOR_ACCELEROMETER:                    return INV_ICM20948_SENSOR_ACCELEROMETER;
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	e026      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE:                        return INV_ICM20948_SENSOR_GYROSCOPE;
 800ccd8:	2301      	movs	r3, #1
 800ccda:	e024      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_ACCELEROMETER:                return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 800ccdc:	2302      	movs	r3, #2
 800ccde:	e022      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_GYROSCOPE:                    return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 800cce0:	2303      	movs	r3, #3
 800cce2:	e020      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800cce4:	2304      	movs	r3, #4
 800cce6:	e01e      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 800cce8:	2305      	movs	r3, #5
 800ccea:	e01c      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 800ccec:	2306      	movs	r3, #6
 800ccee:	e01a      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_DETECTOR:                    return INV_ICM20948_SENSOR_STEP_DETECTOR;
 800ccf0:	2307      	movs	r3, #7
 800ccf2:	e018      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_COUNTER:                     return INV_ICM20948_SENSOR_STEP_COUNTER;
 800ccf4:	2308      	movs	r3, #8
 800ccf6:	e016      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GAME_ROTATION_VECTOR:             return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 800ccf8:	2309      	movs	r3, #9
 800ccfa:	e014      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ROTATION_VECTOR:                  return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 800ccfc:	230a      	movs	r3, #10
 800ccfe:	e012      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800cd00:	230b      	movs	r3, #11
 800cd02:	e010      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_FIELD:                return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 800cd04:	230c      	movs	r3, #12
 800cd06:	e00e      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800cd08:	230d      	movs	r3, #13
 800cd0a:	e00c      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_FLIP_PICKUP:                      return INV_ICM20948_SENSOR_FLIP_PICKUP;
 800cd0c:	230e      	movs	r3, #14
 800cd0e:	e00a      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 800cd10:	230f      	movs	r3, #15
 800cd12:	e008      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GRAVITY:                          return INV_ICM20948_SENSOR_GRAVITY;
 800cd14:	2310      	movs	r3, #16
 800cd16:	e006      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_LINEAR_ACCELERATION:              return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 800cd18:	2311      	movs	r3, #17
 800cd1a:	e004      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ORIENTATION:                      return INV_ICM20948_SENSOR_ORIENTATION;
 800cd1c:	2312      	movs	r3, #18
 800cd1e:	e002      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_B2S:                              return INV_ICM20948_SENSOR_B2S;
 800cd20:	2313      	movs	r3, #19
 800cd22:	e000      	b.n	800cd26 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	default:                                              return INV_ICM20948_SENSOR_MAX;
 800cd24:	2314      	movs	r3, #20
	}
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	370c      	adds	r7, #12
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd30:	4770      	bx	lr
 800cd32:	bf00      	nop

0800cd34 <skip_sensor>:

static int skip_sensor(struct inv_icm20948 * s, unsigned char androidSensor)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b084      	sub	sp, #16
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
 800cd3c:	460b      	mov	r3, r1
 800cd3e:	70fb      	strb	r3, [r7, #3]
	enum inv_icm20948_sensor icm20948_sensor_id = inv_icm20948_sensor_android_2_sensor_type(androidSensor);
 800cd40:	78fb      	ldrb	r3, [r7, #3]
 800cd42:	4618      	mov	r0, r3
 800cd44:	f7ff ff5c 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	73fb      	strb	r3, [r7, #15]
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 800cd4c:	7bfb      	ldrb	r3, [r7, #15]
 800cd4e:	687a      	ldr	r2, [r7, #4]
 800cd50:	4413      	add	r3, r2
 800cd52:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800cd56:	73bb      	strb	r3, [r7, #14]
	
	if (s->skip_sample[icm20948_sensor_id])
 800cd58:	7bfb      	ldrb	r3, [r7, #15]
 800cd5a:	687a      	ldr	r2, [r7, #4]
 800cd5c:	4413      	add	r3, r2
 800cd5e:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d00b      	beq.n	800cd7e <skip_sensor+0x4a>
		s->skip_sample[icm20948_sensor_id]--;
 800cd66:	7bfb      	ldrb	r3, [r7, #15]
 800cd68:	687a      	ldr	r2, [r7, #4]
 800cd6a:	441a      	add	r2, r3
 800cd6c:	f892 22ac 	ldrb.w	r2, [r2, #684]	@ 0x2ac
 800cd70:	3a01      	subs	r2, #1
 800cd72:	b2d1      	uxtb	r1, r2
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	4413      	add	r3, r2
 800cd78:	460a      	mov	r2, r1
 800cd7a:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	return skip_sample;
 800cd7e:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3710      	adds	r7, #16
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}

0800cd88 <inv_icm20948_get_whoami>:

/* Identification related functions */
int inv_icm20948_get_whoami(struct inv_icm20948 * s, uint8_t * whoami)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b082      	sub	sp, #8
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	6039      	str	r1, [r7, #0]
	return inv_icm20948_read_reg_one(s, REG_WHO_AM_I, whoami);
 800cd92:	683a      	ldr	r2, [r7, #0]
 800cd94:	2100      	movs	r1, #0
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f7ff febc 	bl	800cb14 <inv_icm20948_read_reg_one>
 800cd9c:	4603      	mov	r3, r0
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3708      	adds	r7, #8
 800cda2:	46bd      	mov	sp, r7
 800cda4:	bd80      	pop	{r7, pc}
	...

0800cda8 <inv_icm20948_init_matrix>:

void inv_icm20948_init_matrix(struct inv_icm20948 * s)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
	// initialize chip to body
	s->s_quat_chip_to_body[0] = (1L<<30);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800cdb6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	s->s_quat_chip_to_body[1] = 0;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	s->s_quat_chip_to_body[2] = 0;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	s->s_quat_chip_to_body[3] = 0;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2200      	movs	r2, #0
 800cdce:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	//initialize mounting matrix
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800cdd8:	2209      	movs	r2, #9
 800cdda:	2100      	movs	r1, #0
 800cddc:	4618      	mov	r0, r3
 800cdde:	f008 fd9f 	bl	8015920 <memset>
	s->mounting_matrix[0] = 1;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2201      	movs	r2, #1
 800cde6:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
	s->mounting_matrix[4] = 1;
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	2201      	movs	r2, #1
 800cdee:	f883 2278 	strb.w	r2, [r3, #632]	@ 0x278
	s->mounting_matrix[8] = 1;
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	2201      	movs	r2, #1
 800cdf6:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
	//initialize soft iron matrix
	s->soft_iron_matrix[0] = (1L<<30);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800ce00:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
	s->soft_iron_matrix[4] = (1L<<30);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800ce0a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
	s->soft_iron_matrix[8] = (1L<<30);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800ce14:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8

	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800ce1e:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 800ce34 <inv_icm20948_init_matrix+0x8c>
 800ce22:	4619      	mov	r1, r3
 800ce24:	6878      	ldr	r0, [r7, #4]
 800ce26:	f7fc f9b9 	bl	800919c <inv_icm20948_set_chip_to_body_axis_quaternion>
}
 800ce2a:	bf00      	nop
 800ce2c:	3708      	adds	r7, #8
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	bd80      	pop	{r7, pc}
 800ce32:	bf00      	nop
 800ce34:	00000000 	.word	0x00000000

0800ce38 <inv_icm20948_init_structure>:

int inv_icm20948_init_structure(struct inv_icm20948 * s)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b084      	sub	sp, #16
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
	int i;
	inv_icm20948_base_control_init(s);
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f7f9 fa43 	bl	80062cc <inv_icm20948_base_control_init>
	inv_icm20948_transport_init(s);
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f002 f957 	bl	800f0fa <inv_icm20948_transport_init>
	inv_icm20948_augmented_init(s);
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f7f7 fd21 	bl	8004894 <inv_icm20948_augmented_init>
	//Init state
	s->set_accuracy = 0;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	2200      	movs	r2, #0
 800ce56:	f8a3 24f2 	strh.w	r2, [r3, #1266]	@ 0x4f2
	s->new_accuracy = 0;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	f8c3 24f4 	str.w	r2, [r3, #1268]	@ 0x4f4
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800ce62:	2300      	movs	r3, #0
 800ce64:	60fb      	str	r3, [r7, #12]
 800ce66:	e010      	b.n	800ce8a <inv_icm20948_init_structure+0x52>
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800ce68:	68f8      	ldr	r0, [r7, #12]
 800ce6a:	f7ff fec9 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	687a      	ldr	r2, [r7, #4]
 800ce72:	3359      	adds	r3, #89	@ 0x59
 800ce74:	00db      	lsls	r3, r3, #3
 800ce76:	18d1      	adds	r1, r2, r3
 800ce78:	f04f 0200 	mov.w	r2, #0
 800ce7c:	f04f 0300 	mov.w	r3, #0
 800ce80:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	3301      	adds	r3, #1
 800ce88:	60fb      	str	r3, [r7, #12]
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	2b32      	cmp	r3, #50	@ 0x32
 800ce8e:	ddeb      	ble.n	800ce68 <inv_icm20948_init_structure+0x30>
		
	return 0;
 800ce90:	2300      	movs	r3, #0
}
 800ce92:	4618      	mov	r0, r3
 800ce94:	3710      	adds	r7, #16
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bd80      	pop	{r7, pc}

0800ce9a <inv_icm20948_initialize>:

int inv_icm20948_initialize(struct inv_icm20948 * s, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 800ce9a:	b580      	push	{r7, lr}
 800ce9c:	b084      	sub	sp, #16
 800ce9e:	af00      	add	r7, sp, #0
 800cea0:	60f8      	str	r0, [r7, #12]
 800cea2:	60b9      	str	r1, [r7, #8]
 800cea4:	607a      	str	r2, [r7, #4]
	if(s->serif.is_spi) {
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	695b      	ldr	r3, [r3, #20]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d00b      	beq.n	800cec6 <inv_icm20948_initialize+0x2c>
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size)) {
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	68ba      	ldr	r2, [r7, #8]
 800ceb2:	2102      	movs	r1, #2
 800ceb4:	68f8      	ldr	r0, [r7, #12]
 800ceb6:	f7fb f96f 	bl	8008198 <inv_icm20948_initialize_lower_driver>
 800ceba:	4603      	mov	r3, r0
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d00e      	beq.n	800cede <inv_icm20948_initialize+0x44>
			return -1;
 800cec0:	f04f 33ff 	mov.w	r3, #4294967295
 800cec4:	e00c      	b.n	800cee0 <inv_icm20948_initialize+0x46>
		}
	}
	else {
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size)) {
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	68ba      	ldr	r2, [r7, #8]
 800ceca:	2101      	movs	r1, #1
 800cecc:	68f8      	ldr	r0, [r7, #12]
 800cece:	f7fb f963 	bl	8008198 <inv_icm20948_initialize_lower_driver>
 800ced2:	4603      	mov	r3, r0
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d002      	beq.n	800cede <inv_icm20948_initialize+0x44>
			return -1;
 800ced8:	f04f 33ff 	mov.w	r3, #4294967295
 800cedc:	e000      	b.n	800cee0 <inv_icm20948_initialize+0x46>
		}
	}
	return 0;
 800cede:	2300      	movs	r3, #0
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3710      	adds	r7, #16
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}

0800cee8 <inv_icm20948_init_scale>:

int inv_icm20948_init_scale(struct inv_icm20948 * s)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b082      	sub	sp, #8
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
	/* Force accelero fullscale to 4g and gyr to 200dps */
	inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 800cef0:	2101      	movs	r1, #1
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f7fb fd2a 	bl	800894c <inv_icm20948_set_accel_fullscale>
	inv_icm20948_set_gyro_fullscale(s, MPU_FS_2000dps);
 800cef8:	2103      	movs	r1, #3
 800cefa:	6878      	ldr	r0, [r7, #4]
 800cefc:	f7fb fc30 	bl	8008760 <inv_icm20948_set_gyro_fullscale>

	return 0;
 800cf00:	2300      	movs	r3, #0
}
 800cf02:	4618      	mov	r0, r3
 800cf04:	3708      	adds	r7, #8
 800cf06:	46bd      	mov	sp, r7
 800cf08:	bd80      	pop	{r7, pc}

0800cf0a <inv_icm20948_set_fsr>:

int inv_icm20948_set_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800cf0a:	b580      	push	{r7, lr}
 800cf0c:	b088      	sub	sp, #32
 800cf0e:	af00      	add	r7, sp, #0
 800cf10:	60f8      	str	r0, [r7, #12]
 800cf12:	460b      	mov	r3, r1
 800cf14:	607a      	str	r2, [r7, #4]
 800cf16:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	61fb      	str	r3, [r7, #28]
	int * castedvalue = (int*) fsr;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	617b      	str	r3, [r7, #20]
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800cf20:	7afb      	ldrb	r3, [r7, #11]
 800cf22:	2b02      	cmp	r3, #2
 800cf24:	d002      	beq.n	800cf2c <inv_icm20948_set_fsr+0x22>
 800cf26:	7afb      	ldrb	r3, [r7, #11]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d128      	bne.n	800cf7e <inv_icm20948_set_fsr+0x74>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		enum mpu_accel_fs afsr;
		if(*castedvalue == 2)
 800cf2c:	697b      	ldr	r3, [r7, #20]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	2b02      	cmp	r3, #2
 800cf32:	d102      	bne.n	800cf3a <inv_icm20948_set_fsr+0x30>
			afsr = MPU_FS_2G;
 800cf34:	2300      	movs	r3, #0
 800cf36:	76fb      	strb	r3, [r7, #27]
 800cf38:	e017      	b.n	800cf6a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 4)
 800cf3a:	697b      	ldr	r3, [r7, #20]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	2b04      	cmp	r3, #4
 800cf40:	d102      	bne.n	800cf48 <inv_icm20948_set_fsr+0x3e>
			afsr = MPU_FS_4G;
 800cf42:	2301      	movs	r3, #1
 800cf44:	76fb      	strb	r3, [r7, #27]
 800cf46:	e010      	b.n	800cf6a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 8)
 800cf48:	697b      	ldr	r3, [r7, #20]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	2b08      	cmp	r3, #8
 800cf4e:	d102      	bne.n	800cf56 <inv_icm20948_set_fsr+0x4c>
			afsr = MPU_FS_8G;
 800cf50:	2302      	movs	r3, #2
 800cf52:	76fb      	strb	r3, [r7, #27]
 800cf54:	e009      	b.n	800cf6a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 16)
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	2b10      	cmp	r3, #16
 800cf5c:	d102      	bne.n	800cf64 <inv_icm20948_set_fsr+0x5a>
			afsr = MPU_FS_16G;
 800cf5e:	2303      	movs	r3, #3
 800cf60:	76fb      	strb	r3, [r7, #27]
 800cf62:	e002      	b.n	800cf6a <inv_icm20948_set_fsr+0x60>
		else 
			return -1;
 800cf64:	f04f 33ff 	mov.w	r3, #4294967295
 800cf68:	e03e      	b.n	800cfe8 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 800cf6a:	7efb      	ldrb	r3, [r7, #27]
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	68f8      	ldr	r0, [r7, #12]
 800cf70:	f7fb fcec 	bl	800894c <inv_icm20948_set_accel_fullscale>
 800cf74:	4602      	mov	r2, r0
 800cf76:	69fb      	ldr	r3, [r7, #28]
 800cf78:	4313      	orrs	r3, r2
 800cf7a:	61fb      	str	r3, [r7, #28]
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
 800cf7c:	e033      	b.n	800cfe6 <inv_icm20948_set_fsr+0xdc>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800cf7e:	7afb      	ldrb	r3, [r7, #11]
 800cf80:	2b01      	cmp	r3, #1
 800cf82:	d005      	beq.n	800cf90 <inv_icm20948_set_fsr+0x86>
 800cf84:	7afb      	ldrb	r3, [r7, #11]
 800cf86:	2b03      	cmp	r3, #3
 800cf88:	d002      	beq.n	800cf90 <inv_icm20948_set_fsr+0x86>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800cf8a:	7afb      	ldrb	r3, [r7, #11]
 800cf8c:	2b05      	cmp	r3, #5
 800cf8e:	d12a      	bne.n	800cfe6 <inv_icm20948_set_fsr+0xdc>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		enum mpu_gyro_fs gfsr;
		if(*castedvalue == 250)
 800cf90:	697b      	ldr	r3, [r7, #20]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	2bfa      	cmp	r3, #250	@ 0xfa
 800cf96:	d102      	bne.n	800cf9e <inv_icm20948_set_fsr+0x94>
			gfsr = MPU_FS_250dps;
 800cf98:	2300      	movs	r3, #0
 800cf9a:	76bb      	strb	r3, [r7, #26]
 800cf9c:	e01a      	b.n	800cfd4 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 500)
 800cf9e:	697b      	ldr	r3, [r7, #20]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800cfa6:	d102      	bne.n	800cfae <inv_icm20948_set_fsr+0xa4>
			gfsr = MPU_FS_500dps;
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	76bb      	strb	r3, [r7, #26]
 800cfac:	e012      	b.n	800cfd4 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 1000)
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cfb6:	d102      	bne.n	800cfbe <inv_icm20948_set_fsr+0xb4>
		 	gfsr = MPU_FS_1000dps;
 800cfb8:	2302      	movs	r3, #2
 800cfba:	76bb      	strb	r3, [r7, #26]
 800cfbc:	e00a      	b.n	800cfd4 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 2000)
 800cfbe:	697b      	ldr	r3, [r7, #20]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cfc6:	d102      	bne.n	800cfce <inv_icm20948_set_fsr+0xc4>
		 	gfsr = MPU_FS_2000dps;
 800cfc8:	2303      	movs	r3, #3
 800cfca:	76bb      	strb	r3, [r7, #26]
 800cfcc:	e002      	b.n	800cfd4 <inv_icm20948_set_fsr+0xca>
		else 
			return -1;
 800cfce:	f04f 33ff 	mov.w	r3, #4294967295
 800cfd2:	e009      	b.n	800cfe8 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_gyro_fullscale(s, gfsr);
 800cfd4:	7ebb      	ldrb	r3, [r7, #26]
 800cfd6:	4619      	mov	r1, r3
 800cfd8:	68f8      	ldr	r0, [r7, #12]
 800cfda:	f7fb fbc1 	bl	8008760 <inv_icm20948_set_gyro_fullscale>
 800cfde:	4602      	mov	r2, r0
 800cfe0:	69fb      	ldr	r3, [r7, #28]
 800cfe2:	4313      	orrs	r3, r2
 800cfe4:	61fb      	str	r3, [r7, #28]
	}
	return result;
 800cfe6:	69fb      	ldr	r3, [r7, #28]
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3720      	adds	r7, #32
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <inv_icm20948_get_fsr>:

int inv_icm20948_get_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b088      	sub	sp, #32
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	60f8      	str	r0, [r7, #12]
 800cff8:	460b      	mov	r3, r1
 800cffa:	607a      	str	r2, [r7, #4]
 800cffc:	72fb      	strb	r3, [r7, #11]
	
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800cffe:	7afb      	ldrb	r3, [r7, #11]
 800d000:	2b02      	cmp	r3, #2
 800d002:	d002      	beq.n	800d00a <inv_icm20948_get_fsr+0x1a>
 800d004:	7afb      	ldrb	r3, [r7, #11]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d127      	bne.n	800d05a <inv_icm20948_get_fsr+0x6a>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		unsigned char * castedvalue = (unsigned char*) fsr;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	617b      	str	r3, [r7, #20]
		int afsr = inv_icm20948_get_accel_fullscale(s);
 800d00e:	68f8      	ldr	r0, [r7, #12]
 800d010:	f7fb fcca 	bl	80089a8 <inv_icm20948_get_accel_fullscale>
 800d014:	4603      	mov	r3, r0
 800d016:	613b      	str	r3, [r7, #16]
		if(afsr == MPU_FS_2G)
 800d018:	693b      	ldr	r3, [r7, #16]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d103      	bne.n	800d026 <inv_icm20948_get_fsr+0x36>
			* castedvalue = 2;
 800d01e:	697b      	ldr	r3, [r7, #20]
 800d020:	2202      	movs	r2, #2
 800d022:	701a      	strb	r2, [r3, #0]
 800d024:	e017      	b.n	800d056 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_4G)
 800d026:	693b      	ldr	r3, [r7, #16]
 800d028:	2b01      	cmp	r3, #1
 800d02a:	d103      	bne.n	800d034 <inv_icm20948_get_fsr+0x44>
			* castedvalue = 4;
 800d02c:	697b      	ldr	r3, [r7, #20]
 800d02e:	2204      	movs	r2, #4
 800d030:	701a      	strb	r2, [r3, #0]
 800d032:	e010      	b.n	800d056 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_8G)
 800d034:	693b      	ldr	r3, [r7, #16]
 800d036:	2b02      	cmp	r3, #2
 800d038:	d103      	bne.n	800d042 <inv_icm20948_get_fsr+0x52>
			* castedvalue = 8;
 800d03a:	697b      	ldr	r3, [r7, #20]
 800d03c:	2208      	movs	r2, #8
 800d03e:	701a      	strb	r2, [r3, #0]
 800d040:	e009      	b.n	800d056 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_16G)
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	2b03      	cmp	r3, #3
 800d046:	d103      	bne.n	800d050 <inv_icm20948_get_fsr+0x60>
			* castedvalue = 16;
 800d048:	697b      	ldr	r3, [r7, #20]
 800d04a:	2210      	movs	r2, #16
 800d04c:	701a      	strb	r2, [r3, #0]
 800d04e:	e002      	b.n	800d056 <inv_icm20948_get_fsr+0x66>
		else 
			return -1;
 800d050:	f04f 33ff 	mov.w	r3, #4294967295
 800d054:	e036      	b.n	800d0c4 <inv_icm20948_get_fsr+0xd4>
		
		return 1;
 800d056:	2301      	movs	r3, #1
 800d058:	e034      	b.n	800d0c4 <inv_icm20948_get_fsr+0xd4>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800d05a:	7afb      	ldrb	r3, [r7, #11]
 800d05c:	2b01      	cmp	r3, #1
 800d05e:	d005      	beq.n	800d06c <inv_icm20948_get_fsr+0x7c>
 800d060:	7afb      	ldrb	r3, [r7, #11]
 800d062:	2b03      	cmp	r3, #3
 800d064:	d002      	beq.n	800d06c <inv_icm20948_get_fsr+0x7c>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800d066:	7afb      	ldrb	r3, [r7, #11]
 800d068:	2b05      	cmp	r3, #5
 800d06a:	d12a      	bne.n	800d0c2 <inv_icm20948_get_fsr+0xd2>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		unsigned short * castedvalue = (unsigned short*) fsr;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	61fb      	str	r3, [r7, #28]
		int gfsr = inv_icm20948_get_gyro_fullscale(s);
 800d070:	68f8      	ldr	r0, [r7, #12]
 800d072:	f7fb fb94 	bl	800879e <inv_icm20948_get_gyro_fullscale>
 800d076:	4603      	mov	r3, r0
 800d078:	61bb      	str	r3, [r7, #24]
		if(gfsr == MPU_FS_250dps)
 800d07a:	69bb      	ldr	r3, [r7, #24]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d103      	bne.n	800d088 <inv_icm20948_get_fsr+0x98>
			* castedvalue = 250;
 800d080:	69fb      	ldr	r3, [r7, #28]
 800d082:	22fa      	movs	r2, #250	@ 0xfa
 800d084:	801a      	strh	r2, [r3, #0]
 800d086:	e01a      	b.n	800d0be <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_500dps)
 800d088:	69bb      	ldr	r3, [r7, #24]
 800d08a:	2b01      	cmp	r3, #1
 800d08c:	d104      	bne.n	800d098 <inv_icm20948_get_fsr+0xa8>
			* castedvalue = 500;
 800d08e:	69fb      	ldr	r3, [r7, #28]
 800d090:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800d094:	801a      	strh	r2, [r3, #0]
 800d096:	e012      	b.n	800d0be <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_1000dps)
 800d098:	69bb      	ldr	r3, [r7, #24]
 800d09a:	2b02      	cmp	r3, #2
 800d09c:	d104      	bne.n	800d0a8 <inv_icm20948_get_fsr+0xb8>
		 	* castedvalue = 1000;
 800d09e:	69fb      	ldr	r3, [r7, #28]
 800d0a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d0a4:	801a      	strh	r2, [r3, #0]
 800d0a6:	e00a      	b.n	800d0be <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_2000dps)
 800d0a8:	69bb      	ldr	r3, [r7, #24]
 800d0aa:	2b03      	cmp	r3, #3
 800d0ac:	d104      	bne.n	800d0b8 <inv_icm20948_get_fsr+0xc8>
		 	* castedvalue = 2000;
 800d0ae:	69fb      	ldr	r3, [r7, #28]
 800d0b0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800d0b4:	801a      	strh	r2, [r3, #0]
 800d0b6:	e002      	b.n	800d0be <inv_icm20948_get_fsr+0xce>
		else 
			return -1;
 800d0b8:	f04f 33ff 	mov.w	r3, #4294967295
 800d0bc:	e002      	b.n	800d0c4 <inv_icm20948_get_fsr+0xd4>
		
		return 2;
 800d0be:	2302      	movs	r3, #2
 800d0c0:	e000      	b.n	800d0c4 <inv_icm20948_get_fsr+0xd4>
	}
	
	return 0;
 800d0c2:	2300      	movs	r3, #0
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3720      	adds	r7, #32
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}

0800d0cc <inv_icm20948_set_bias>:

int inv_icm20948_set_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * bias)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b08c      	sub	sp, #48	@ 0x30
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	60f8      	str	r0, [r7, #12]
 800d0d4:	460b      	mov	r3, r1
 800d0d6:	607a      	str	r2, [r7, #4]
 800d0d8:	72fb      	strb	r3, [r7, #11]
	int bias_q16[3];
	int bias_in[3];
	int rc = 0;
 800d0da:	2300      	movs	r3, #0
 800d0dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800d0de:	7afb      	ldrb	r3, [r7, #11]
 800d0e0:	2b0c      	cmp	r3, #12
 800d0e2:	d876      	bhi.n	800d1d2 <inv_icm20948_set_bias+0x106>
 800d0e4:	a201      	add	r2, pc, #4	@ (adr r2, 800d0ec <inv_icm20948_set_bias+0x20>)
 800d0e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0ea:	bf00      	nop
 800d0ec:	0800d121 	.word	0x0800d121
 800d0f0:	0800d157 	.word	0x0800d157
 800d0f4:	0800d1d3 	.word	0x0800d1d3
 800d0f8:	0800d1d3 	.word	0x0800d1d3
 800d0fc:	0800d1af 	.word	0x0800d1af
 800d100:	0800d157 	.word	0x0800d157
 800d104:	0800d1d3 	.word	0x0800d1d3
 800d108:	0800d1d3 	.word	0x0800d1d3
 800d10c:	0800d1d3 	.word	0x0800d1d3
 800d110:	0800d1d3 	.word	0x0800d1d3
 800d114:	0800d1d3 	.word	0x0800d1d3
 800d118:	0800d1d3 	.word	0x0800d1d3
 800d11c:	0800d1af 	.word	0x0800d1af
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800d120:	f107 031c 	add.w	r3, r7, #28
 800d124:	220c      	movs	r2, #12
 800d126:	6879      	ldr	r1, [r7, #4]
 800d128:	4618      	mov	r0, r3
 800d12a:	f008 fc93 	bl	8015a54 <memcpy>
			//convert from q16 to q25
			bias_in[0] = bias_q16[0] << (25 - 16);
 800d12e:	69fb      	ldr	r3, [r7, #28]
 800d130:	025b      	lsls	r3, r3, #9
 800d132:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << (25 - 16);
 800d134:	6a3b      	ldr	r3, [r7, #32]
 800d136:	025b      	lsls	r3, r3, #9
 800d138:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << (25 - 16);
 800d13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d13c:	025b      	lsls	r3, r3, #9
 800d13e:	61bb      	str	r3, [r7, #24]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 800d140:	f107 0310 	add.w	r3, r7, #16
 800d144:	4619      	mov	r1, r3
 800d146:	68f8      	ldr	r0, [r7, #12]
 800d148:	f7fa fdac 	bl	8007ca4 <inv_icm20948_ctrl_set_acc_bias>
 800d14c:	4602      	mov	r2, r0
 800d14e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d150:	4313      	orrs	r3, r2
 800d152:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800d154:	e041      	b.n	800d1da <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800d156:	f107 031c 	add.w	r3, r7, #28
 800d15a:	220c      	movs	r2, #12
 800d15c:	6879      	ldr	r1, [r7, #4]
 800d15e:	4618      	mov	r0, r3
 800d160:	f008 fc78 	bl	8015a54 <memcpy>
			//convert from q16 to :
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800d164:	68f8      	ldr	r0, [r7, #12]
 800d166:	f7fb fb1a 	bl	800879e <inv_icm20948_get_gyro_fullscale>
 800d16a:	4603      	mov	r3, r0
 800d16c:	f1c3 0306 	rsb	r3, r3, #6
 800d170:	b29b      	uxth	r3, r3
 800d172:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_in[0] = bias_q16[0] << shift;
 800d174:	69fa      	ldr	r2, [r7, #28]
 800d176:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800d17a:	fa02 f303 	lsl.w	r3, r2, r3
 800d17e:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << shift;
 800d180:	6a3a      	ldr	r2, [r7, #32]
 800d182:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800d186:	fa02 f303 	lsl.w	r3, r2, r3
 800d18a:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << shift;
 800d18c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d18e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800d192:	fa02 f303 	lsl.w	r3, r2, r3
 800d196:	61bb      	str	r3, [r7, #24]
			
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 800d198:	f107 0310 	add.w	r3, r7, #16
 800d19c:	4619      	mov	r1, r3
 800d19e:	68f8      	ldr	r0, [r7, #12]
 800d1a0:	f7fa fda3 	bl	8007cea <inv_icm20948_ctrl_set_gyr_bias>
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1a8:	4313      	orrs	r3, r2
 800d1aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800d1ac:	e015      	b.n	800d1da <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800d1ae:	f107 031c 	add.w	r3, r7, #28
 800d1b2:	220c      	movs	r2, #12
 800d1b4:	6879      	ldr	r1, [r7, #4]
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f008 fc4c 	bl	8015a54 <memcpy>
			// bias is already in q16
			rc |= inv_icm20948_ctrl_set_mag_bias(s, bias_q16);
 800d1bc:	f107 031c 	add.w	r3, r7, #28
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	68f8      	ldr	r0, [r7, #12]
 800d1c4:	f7fa fdb4 	bl	8007d30 <inv_icm20948_ctrl_set_mag_bias>
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1cc:	4313      	orrs	r3, r2
 800d1ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800d1d0:	e003      	b.n	800d1da <inv_icm20948_set_bias+0x10e>
		default :
			rc = -1;
 800d1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d1d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800d1d8:	bf00      	nop
	}
	return (rc == 0) ? 1 : rc;
 800d1da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d001      	beq.n	800d1e4 <inv_icm20948_set_bias+0x118>
 800d1e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e2:	e000      	b.n	800d1e6 <inv_icm20948_set_bias+0x11a>
 800d1e4:	2301      	movs	r3, #1
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	3730      	adds	r7, #48	@ 0x30
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd80      	pop	{r7, pc}
 800d1ee:	bf00      	nop

0800d1f0 <inv_icm20948_get_bias>:

int inv_icm20948_get_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, void * bias)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b08c      	sub	sp, #48	@ 0x30
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	60f8      	str	r0, [r7, #12]
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	607a      	str	r2, [r7, #4]
 800d1fc:	72fb      	strb	r3, [r7, #11]
	int bias_qx[3];
	int bias_out[3];
	int rc = 0;
 800d1fe:	2300      	movs	r3, #0
 800d200:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800d202:	7afb      	ldrb	r3, [r7, #11]
 800d204:	2b0c      	cmp	r3, #12
 800d206:	d876      	bhi.n	800d2f6 <inv_icm20948_get_bias+0x106>
 800d208:	a201      	add	r2, pc, #4	@ (adr r2, 800d210 <inv_icm20948_get_bias+0x20>)
 800d20a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d20e:	bf00      	nop
 800d210:	0800d245 	.word	0x0800d245
 800d214:	0800d27b 	.word	0x0800d27b
 800d218:	0800d2f7 	.word	0x0800d2f7
 800d21c:	0800d2f7 	.word	0x0800d2f7
 800d220:	0800d2d3 	.word	0x0800d2d3
 800d224:	0800d27b 	.word	0x0800d27b
 800d228:	0800d2f7 	.word	0x0800d2f7
 800d22c:	0800d2f7 	.word	0x0800d2f7
 800d230:	0800d2f7 	.word	0x0800d2f7
 800d234:	0800d2f7 	.word	0x0800d2f7
 800d238:	0800d2f7 	.word	0x0800d2f7
 800d23c:	0800d2f7 	.word	0x0800d2f7
 800d240:	0800d2d3 	.word	0x0800d2d3
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 800d244:	f107 031c 	add.w	r3, r7, #28
 800d248:	4619      	mov	r1, r3
 800d24a:	68f8      	ldr	r0, [r7, #12]
 800d24c:	f7fa fd00 	bl	8007c50 <inv_icm20948_ctrl_get_acc_bias>
 800d250:	4602      	mov	r2, r0
 800d252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d254:	4313      	orrs	r3, r2
 800d256:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from q25 to q16 
			bias_out[0] = bias_qx[0] >> (25 - 16);
 800d258:	69fb      	ldr	r3, [r7, #28]
 800d25a:	125b      	asrs	r3, r3, #9
 800d25c:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> (25 - 16);
 800d25e:	6a3b      	ldr	r3, [r7, #32]
 800d260:	125b      	asrs	r3, r3, #9
 800d262:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 800d264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d266:	125b      	asrs	r3, r3, #9
 800d268:	61bb      	str	r3, [r7, #24]
			memcpy(bias, bias_out, sizeof(bias_out));
 800d26a:	f107 0310 	add.w	r3, r7, #16
 800d26e:	220c      	movs	r2, #12
 800d270:	4619      	mov	r1, r3
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f008 fbee 	bl	8015a54 <memcpy>
			break;
 800d278:	e041      	b.n	800d2fe <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			rc |= inv_icm20948_ctrl_get_gyr_bias(s, bias_qx);
 800d27a:	f107 031c 	add.w	r3, r7, #28
 800d27e:	4619      	mov	r1, r3
 800d280:	68f8      	ldr	r0, [r7, #12]
 800d282:	f7fa fcf3 	bl	8007c6c <inv_icm20948_ctrl_get_gyr_bias>
 800d286:	4602      	mov	r2, r0
 800d288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d28a:	4313      	orrs	r3, r2
 800d28c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from qn to q16:
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800d28e:	68f8      	ldr	r0, [r7, #12]
 800d290:	f7fb fa85 	bl	800879e <inv_icm20948_get_gyro_fullscale>
 800d294:	4603      	mov	r3, r0
 800d296:	f1c3 0306 	rsb	r3, r3, #6
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_out[0] = bias_qx[0] >> shift;
 800d29e:	69fa      	ldr	r2, [r7, #28]
 800d2a0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800d2a4:	fa42 f303 	asr.w	r3, r2, r3
 800d2a8:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> shift;
 800d2aa:	6a3a      	ldr	r2, [r7, #32]
 800d2ac:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800d2b0:	fa42 f303 	asr.w	r3, r2, r3
 800d2b4:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> shift;
 800d2b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2b8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800d2bc:	fa42 f303 	asr.w	r3, r2, r3
 800d2c0:	61bb      	str	r3, [r7, #24]

			memcpy(bias, bias_out, sizeof(bias_out));
 800d2c2:	f107 0310 	add.w	r3, r7, #16
 800d2c6:	220c      	movs	r2, #12
 800d2c8:	4619      	mov	r1, r3
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	f008 fbc2 	bl	8015a54 <memcpy>
			break;
 800d2d0:	e015      	b.n	800d2fe <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 800d2d2:	f107 031c 	add.w	r3, r7, #28
 800d2d6:	4619      	mov	r1, r3
 800d2d8:	68f8      	ldr	r0, [r7, #12]
 800d2da:	f7fa fcd5 	bl	8007c88 <inv_icm20948_ctrl_get_mag_bias>
 800d2de:	4602      	mov	r2, r0
 800d2e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2e2:	4313      	orrs	r3, r2
 800d2e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			// bias is already in q16
			memcpy(bias, bias_qx, sizeof(bias_qx));
 800d2e6:	f107 031c 	add.w	r3, r7, #28
 800d2ea:	220c      	movs	r2, #12
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	6878      	ldr	r0, [r7, #4]
 800d2f0:	f008 fbb0 	bl	8015a54 <memcpy>
			break;
 800d2f4:	e003      	b.n	800d2fe <inv_icm20948_get_bias+0x10e>
		default:
			rc = -1;
 800d2f6:	f04f 33ff 	mov.w	r3, #4294967295
 800d2fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800d2fc:	bf00      	nop
	}
	return (rc == 0) ? 3*sizeof(float) : rc;
 800d2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d300:	2b00      	cmp	r3, #0
 800d302:	d001      	beq.n	800d308 <inv_icm20948_get_bias+0x118>
 800d304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d306:	e000      	b.n	800d30a <inv_icm20948_get_bias+0x11a>
 800d308:	230c      	movs	r3, #12
}
 800d30a:	4618      	mov	r0, r3
 800d30c:	3730      	adds	r7, #48	@ 0x30
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}
 800d312:	bf00      	nop

0800d314 <inv_icm20948_set_lowpower_or_highperformance>:

int inv_icm20948_set_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t lowpower_or_highperformance)
{
 800d314:	b580      	push	{r7, lr}
 800d316:	b082      	sub	sp, #8
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
 800d31c:	460b      	mov	r3, r1
 800d31e:	70fb      	strb	r3, [r7, #3]
	s->go_back_lp_when_odr_low = 0;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2200      	movs	r2, #0
 800d324:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
	if(lowpower_or_highperformance)
 800d328:	78fb      	ldrb	r3, [r7, #3]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d004      	beq.n	800d338 <inv_icm20948_set_lowpower_or_highperformance+0x24>
		return inv_icm20948_enter_low_noise_mode(s);
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	f7fa ff1d 	bl	800816e <inv_icm20948_enter_low_noise_mode>
 800d334:	4603      	mov	r3, r0
 800d336:	e003      	b.n	800d340 <inv_icm20948_set_lowpower_or_highperformance+0x2c>
	else
		return inv_icm20948_enter_duty_cycle_mode(s);
 800d338:	6878      	ldr	r0, [r7, #4]
 800d33a:	f7fa ff03 	bl	8008144 <inv_icm20948_enter_duty_cycle_mode>
 800d33e:	4603      	mov	r3, r0
}
 800d340:	4618      	mov	r0, r3
 800d342:	3708      	adds	r7, #8
 800d344:	46bd      	mov	sp, r7
 800d346:	bd80      	pop	{r7, pc}

0800d348 <inv_icm20948_get_lowpower_or_highperformance>:


int inv_icm20948_get_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t * lowpower_or_highperformance)
{
 800d348:	b480      	push	{r7}
 800d34a:	b083      	sub	sp, #12
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
 800d350:	6039      	str	r1, [r7, #0]
	(void)s;
	*lowpower_or_highperformance = CHIP_LOW_NOISE_ICM20948;
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	2200      	movs	r2, #0
 800d356:	701a      	strb	r2, [r3, #0]
	return 1;
 800d358:	2301      	movs	r3, #1
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	370c      	adds	r7, #12
 800d35e:	46bd      	mov	sp, r7
 800d360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d364:	4770      	bx	lr

0800d366 <DmpDriver_convertion>:

static void DmpDriver_convertion(signed char transformedtochar[9],
                                 const int32_t MatrixInQ30[9])
{
 800d366:	b480      	push	{r7}
 800d368:	b085      	sub	sp, #20
 800d36a:	af00      	add	r7, sp, #0
 800d36c:	6078      	str	r0, [r7, #4]
 800d36e:	6039      	str	r1, [r7, #0]
	// To convert Q30 to signed char value
	uint8_t iter;
	for (iter = 0; iter < 9; ++iter)
 800d370:	2300      	movs	r3, #0
 800d372:	73fb      	strb	r3, [r7, #15]
 800d374:	e00d      	b.n	800d392 <DmpDriver_convertion+0x2c>
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 800d376:	7bfb      	ldrb	r3, [r7, #15]
 800d378:	009b      	lsls	r3, r3, #2
 800d37a:	683a      	ldr	r2, [r7, #0]
 800d37c:	4413      	add	r3, r2
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	1799      	asrs	r1, r3, #30
 800d382:	7bfb      	ldrb	r3, [r7, #15]
 800d384:	687a      	ldr	r2, [r7, #4]
 800d386:	4413      	add	r3, r2
 800d388:	b24a      	sxtb	r2, r1
 800d38a:	701a      	strb	r2, [r3, #0]
	for (iter = 0; iter < 9; ++iter)
 800d38c:	7bfb      	ldrb	r3, [r7, #15]
 800d38e:	3301      	adds	r3, #1
 800d390:	73fb      	strb	r3, [r7, #15]
 800d392:	7bfb      	ldrb	r3, [r7, #15]
 800d394:	2b08      	cmp	r3, #8
 800d396:	d9ee      	bls.n	800d376 <DmpDriver_convertion+0x10>
}
 800d398:	bf00      	nop
 800d39a:	bf00      	nop
 800d39c:	3714      	adds	r7, #20
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a4:	4770      	bx	lr
	...

0800d3a8 <inv_icm20948_set_matrix>:

int inv_icm20948_set_matrix(struct inv_icm20948 * s, const float matrix[9], enum inv_icm20948_sensor sensor)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b098      	sub	sp, #96	@ 0x60
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	60f8      	str	r0, [r7, #12]
 800d3b0:	60b9      	str	r1, [r7, #8]
 800d3b2:	4613      	mov	r3, r2
 800d3b4:	71fb      	strb	r3, [r7, #7]
	int32_t mounting_mq30[9];
	int32_t compass_mq30[9];
	int result = 0;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int i;

	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 800d3ba:	79fb      	ldrb	r3, [r7, #7]
 800d3bc:	2b0c      	cmp	r3, #12
 800d3be:	d002      	beq.n	800d3c6 <inv_icm20948_set_matrix+0x1e>
 800d3c0:	79fb      	ldrb	r3, [r7, #7]
 800d3c2:	2b04      	cmp	r3, #4
 800d3c4:	d134      	bne.n	800d430 <inv_icm20948_set_matrix+0x88>
		(sensor == INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)){
		for(i = 0; i < 9; ++i)
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d3ca:	e016      	b.n	800d3fa <inv_icm20948_set_matrix+0x52>
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800d3cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d3ce:	009b      	lsls	r3, r3, #2
 800d3d0:	68ba      	ldr	r2, [r7, #8]
 800d3d2:	4413      	add	r3, r2
 800d3d4:	edd3 7a00 	vldr	s15, [r3]
 800d3d8:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800d4e8 <inv_icm20948_set_matrix+0x140>
 800d3dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d3e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d3e4:	ee17 2a90 	vmov	r2, s15
 800d3e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d3ea:	009b      	lsls	r3, r3, #2
 800d3ec:	3360      	adds	r3, #96	@ 0x60
 800d3ee:	443b      	add	r3, r7
 800d3f0:	f843 2c50 	str.w	r2, [r3, #-80]
		for(i = 0; i < 9; ++i)
 800d3f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d3f6:	3301      	adds	r3, #1
 800d3f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d3fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d3fc:	2b08      	cmp	r3, #8
 800d3fe:	dde5      	ble.n	800d3cc <inv_icm20948_set_matrix+0x24>
		// Convert compass mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix_secondary_compass, compass_mq30);
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800d406:	f107 0210 	add.w	r2, r7, #16
 800d40a:	4611      	mov	r1, r2
 800d40c:	4618      	mov	r0, r3
 800d40e:	f7ff ffaa 	bl	800d366 <DmpDriver_convertion>
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800d41e:	461a      	mov	r2, r3
 800d420:	68f8      	ldr	r0, [r7, #12]
 800d422:	f7f8 f99f 	bl	8005764 <inv_icm20948_compass_dmp_cal>
 800d426:	4602      	mov	r2, r0
 800d428:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d42a:	4313      	orrs	r3, r2
 800d42c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d42e:	e055      	b.n	800d4dc <inv_icm20948_set_matrix+0x134>
	} else if ((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || 
 800d430:	79fb      	ldrb	r3, [r7, #7]
 800d432:	2b02      	cmp	r3, #2
 800d434:	d00b      	beq.n	800d44e <inv_icm20948_set_matrix+0xa6>
 800d436:	79fb      	ldrb	r3, [r7, #7]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d008      	beq.n	800d44e <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_ACCELEROMETER) || 
 800d43c:	79fb      	ldrb	r3, [r7, #7]
 800d43e:	2b03      	cmp	r3, #3
 800d440:	d005      	beq.n	800d44e <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800d442:	79fb      	ldrb	r3, [r7, #7]
 800d444:	2b01      	cmp	r3, #1
 800d446:	d002      	beq.n	800d44e <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800d448:	79fb      	ldrb	r3, [r7, #7]
 800d44a:	2b05      	cmp	r3, #5
 800d44c:	d146      	bne.n	800d4dc <inv_icm20948_set_matrix+0x134>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		for(i = 0; i < 9; ++i)
 800d44e:	2300      	movs	r3, #0
 800d450:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d452:	e016      	b.n	800d482 <inv_icm20948_set_matrix+0xda>
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800d454:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d456:	009b      	lsls	r3, r3, #2
 800d458:	68ba      	ldr	r2, [r7, #8]
 800d45a:	4413      	add	r3, r2
 800d45c:	edd3 7a00 	vldr	s15, [r3]
 800d460:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800d4e8 <inv_icm20948_set_matrix+0x140>
 800d464:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d468:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d46c:	ee17 2a90 	vmov	r2, s15
 800d470:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d472:	009b      	lsls	r3, r3, #2
 800d474:	3360      	adds	r3, #96	@ 0x60
 800d476:	443b      	add	r3, r7
 800d478:	f843 2c2c 	str.w	r2, [r3, #-44]
		for(i = 0; i < 9; ++i)
 800d47c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d47e:	3301      	adds	r3, #1
 800d480:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d482:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d484:	2b08      	cmp	r3, #8
 800d486:	dde5      	ble.n	800d454 <inv_icm20948_set_matrix+0xac>
		// Convert mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800d48e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800d492:	4611      	mov	r1, r2
 800d494:	4618      	mov	r0, r3
 800d496:	f7ff ff66 	bl	800d366 <DmpDriver_convertion>
		/*Apply new matrix */
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800d4a0:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 800d4ec <inv_icm20948_set_matrix+0x144>
 800d4a4:	4619      	mov	r1, r3
 800d4a6:	68f8      	ldr	r0, [r7, #12]
 800d4a8:	f7fb fe78 	bl	800919c <inv_icm20948_set_chip_to_body_axis_quaternion>
		//Update Dmp B2S according to new mmatrix in q30
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 800d4ac:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	68f8      	ldr	r0, [r7, #12]
 800d4b4:	f7fd fd3c 	bl	800af30 <dmp_icm20948_set_B2S_matrix>
 800d4b8:	4602      	mov	r2, r0
 800d4ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d4bc:	4313      	orrs	r3, r2
 800d4be:	65fb      	str	r3, [r7, #92]	@ 0x5c
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800d4cc:	461a      	mov	r2, r3
 800d4ce:	68f8      	ldr	r0, [r7, #12]
 800d4d0:	f7f8 f948 	bl	8005764 <inv_icm20948_compass_dmp_cal>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d4d8:	4313      	orrs	r3, r2
 800d4da:	65fb      	str	r3, [r7, #92]	@ 0x5c
	}

	return result;
 800d4dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 800d4de:	4618      	mov	r0, r3
 800d4e0:	3760      	adds	r7, #96	@ 0x60
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}
 800d4e6:	bf00      	nop
 800d4e8:	4e800000 	.word	0x4e800000
 800d4ec:	00000000 	.word	0x00000000

0800d4f0 <inv_icm20948_initialize_auxiliary>:

int inv_icm20948_initialize_auxiliary(struct inv_icm20948 * s)
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b082      	sub	sp, #8
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
	if (inv_icm20948_set_slave_compass_id(s, s->secondary_state.compass_slave_id) )
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d4fe:	4619      	mov	r1, r3
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f7fa ffa4 	bl	800844e <inv_icm20948_set_slave_compass_id>
 800d506:	4603      	mov	r3, r0
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d002      	beq.n	800d512 <inv_icm20948_initialize_auxiliary+0x22>
		return -1;
 800d50c:	f04f 33ff 	mov.w	r3, #4294967295
 800d510:	e000      	b.n	800d514 <inv_icm20948_initialize_auxiliary+0x24>
	return 0;
 800d512:	2300      	movs	r3, #0
}
 800d514:	4618      	mov	r0, r3
 800d516:	3708      	adds	r7, #8
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}

0800d51c <inv_icm20948_soft_reset>:

int inv_icm20948_soft_reset(struct inv_icm20948 * s)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b084      	sub	sp, #16
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
	//soft reset like
	int rc = inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);
 800d524:	2280      	movs	r2, #128	@ 0x80
 800d526:	2106      	movs	r1, #6
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f001 fee1 	bl	800f2f0 <inv_icm20948_write_single_mems_reg>
 800d52e:	60f8      	str	r0, [r7, #12]
	// max start-up time is 100 msec
	inv_icm20948_sleep_us(100000);
 800d530:	4803      	ldr	r0, [pc, #12]	@ (800d540 <inv_icm20948_soft_reset+0x24>)
 800d532:	f7f5 fe61 	bl	80031f8 <inv_icm20948_sleep_us>
	return rc;
 800d536:	68fb      	ldr	r3, [r7, #12]
}
 800d538:	4618      	mov	r0, r3
 800d53a:	3710      	adds	r7, #16
 800d53c:	46bd      	mov	sp, r7
 800d53e:	bd80      	pop	{r7, pc}
 800d540:	000186a0 	.word	0x000186a0

0800d544 <inv_icm20948_enable_sensor>:

int inv_icm20948_enable_sensor(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, inv_bool_t state)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b086      	sub	sp, #24
 800d548:	af00      	add	r7, sp, #0
 800d54a:	60f8      	str	r0, [r7, #12]
 800d54c:	460b      	mov	r3, r1
 800d54e:	607a      	str	r2, [r7, #4]
 800d550:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800d552:	7afb      	ldrb	r3, [r7, #11]
 800d554:	4618      	mov	r0, r3
 800d556:	f7ff faef 	bl	800cb38 <sensor_type_2_android_sensor>
 800d55a:	4603      	mov	r3, r0
 800d55c:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	b2da      	uxtb	r2, r3
 800d562:	7dfb      	ldrb	r3, [r7, #23]
 800d564:	4619      	mov	r1, r3
 800d566:	68f8      	ldr	r0, [r7, #12]
 800d568:	f7f9 fd52 	bl	8007010 <inv_icm20948_ctrl_enable_sensor>
 800d56c:	4603      	mov	r3, r0
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d002      	beq.n	800d578 <inv_icm20948_enable_sensor+0x34>
		return -1;
 800d572:	f04f 33ff 	mov.w	r3, #4294967295
 800d576:	e00e      	b.n	800d596 <inv_icm20948_enable_sensor+0x52>

	//In case we disable a sensor, we reset his timestamp
	if(state == 0)
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d10a      	bne.n	800d594 <inv_icm20948_enable_sensor+0x50>
		s->timestamp[sensor] = 0;
 800d57e:	7afb      	ldrb	r3, [r7, #11]
 800d580:	68fa      	ldr	r2, [r7, #12]
 800d582:	3359      	adds	r3, #89	@ 0x59
 800d584:	00db      	lsls	r3, r3, #3
 800d586:	18d1      	adds	r1, r2, r3
 800d588:	f04f 0200 	mov.w	r2, #0
 800d58c:	f04f 0300 	mov.w	r3, #0
 800d590:	e9c1 2300 	strd	r2, r3, [r1]

	return 0;
 800d594:	2300      	movs	r3, #0
}
 800d596:	4618      	mov	r0, r3
 800d598:	3718      	adds	r7, #24
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}

0800d59e <inv_icm20948_set_sensor_period>:

int inv_icm20948_set_sensor_period(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, uint32_t period)
{
 800d59e:	b5b0      	push	{r4, r5, r7, lr}
 800d5a0:	b086      	sub	sp, #24
 800d5a2:	af00      	add	r7, sp, #0
 800d5a4:	60f8      	str	r0, [r7, #12]
 800d5a6:	460b      	mov	r3, r1
 800d5a8:	607a      	str	r2, [r7, #4]
 800d5aa:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800d5ac:	7afb      	ldrb	r3, [r7, #11]
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f7ff fac2 	bl	800cb38 <sensor_type_2_android_sensor>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	b29a      	uxth	r2, r3
 800d5bc:	7dfb      	ldrb	r3, [r7, #23]
 800d5be:	4619      	mov	r1, r3
 800d5c0:	68f8      	ldr	r0, [r7, #12]
 800d5c2:	f7f9 fa51 	bl	8006a68 <inv_icm20948_set_odr>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d002      	beq.n	800d5d2 <inv_icm20948_set_sensor_period+0x34>
		return -1;
 800d5cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d5d0:	e01a      	b.n	800d608 <inv_icm20948_set_sensor_period+0x6a>
	
	// reset timestamp value and save current odr
	s->timestamp[sensor] = 0;
 800d5d2:	7afb      	ldrb	r3, [r7, #11]
 800d5d4:	68fa      	ldr	r2, [r7, #12]
 800d5d6:	3359      	adds	r3, #89	@ 0x59
 800d5d8:	00db      	lsls	r3, r3, #3
 800d5da:	18d1      	adds	r1, r2, r3
 800d5dc:	f04f 0200 	mov.w	r2, #0
 800d5e0:	f04f 0300 	mov.w	r3, #0
 800d5e4:	e9c1 2300 	strd	r2, r3, [r1]
	s->sensorlist[sensor].odr_us = period * 1000;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d5ee:	fb03 f202 	mul.w	r2, r3, r2
 800d5f2:	7afb      	ldrb	r3, [r7, #11]
 800d5f4:	2100      	movs	r1, #0
 800d5f6:	4614      	mov	r4, r2
 800d5f8:	460d      	mov	r5, r1
 800d5fa:	68fa      	ldr	r2, [r7, #12]
 800d5fc:	3339      	adds	r3, #57	@ 0x39
 800d5fe:	011b      	lsls	r3, r3, #4
 800d600:	4413      	add	r3, r2
 800d602:	e9c3 4500 	strd	r4, r5, [r3]
	return 0; 
 800d606:	2300      	movs	r3, #0
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3718      	adds	r7, #24
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bdb0      	pop	{r4, r5, r7, pc}

0800d610 <inv_icm20948_enable_batch_timeout>:

int inv_icm20948_enable_batch_timeout(struct inv_icm20948 * s, unsigned short batchTimeoutMs)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b084      	sub	sp, #16
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
 800d618:	460b      	mov	r3, r1
 800d61a:	807b      	strh	r3, [r7, #2]
	int rc;
	/* Configure batch timeout */
	if (inv_icm20948_ctrl_set_batch_timeout_ms(s, batchTimeoutMs) == 0) {
 800d61c:	887b      	ldrh	r3, [r7, #2]
 800d61e:	4619      	mov	r1, r3
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f7fa f99d 	bl	8007960 <inv_icm20948_ctrl_set_batch_timeout_ms>
 800d626:	4603      	mov	r3, r0
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d109      	bne.n	800d640 <inv_icm20948_enable_batch_timeout+0x30>
		/* If configuration was succesful then we enable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 800d62c:	2101      	movs	r1, #1
 800d62e:	6878      	ldr	r0, [r7, #4]
 800d630:	f7fa f941 	bl	80078b6 <inv_icm20948_ctrl_enable_batch>
 800d634:	60f8      	str	r0, [r7, #12]
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d00b      	beq.n	800d654 <inv_icm20948_enable_batch_timeout+0x44>
			return rc;
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	e00a      	b.n	800d656 <inv_icm20948_enable_batch_timeout+0x46>
	} else {         
		/* Else we disable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 800d640:	2100      	movs	r1, #0
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f7fa f937 	bl	80078b6 <inv_icm20948_ctrl_enable_batch>
 800d648:	60f8      	str	r0, [r7, #12]
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d001      	beq.n	800d654 <inv_icm20948_enable_batch_timeout+0x44>
			return rc;                     
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	e000      	b.n	800d656 <inv_icm20948_enable_batch_timeout+0x46>
	}
	return 0;
 800d654:	2300      	movs	r3, #0
}
 800d656:	4618      	mov	r0, r3
 800d658:	3710      	adds	r7, #16
 800d65a:	46bd      	mov	sp, r7
 800d65c:	bd80      	pop	{r7, pc}

0800d65e <inv_icm20948_load>:

int inv_icm20948_load(struct inv_icm20948 * s, const uint8_t * image, unsigned short size)
{
 800d65e:	b580      	push	{r7, lr}
 800d660:	b084      	sub	sp, #16
 800d662:	af00      	add	r7, sp, #0
 800d664:	60f8      	str	r0, [r7, #12]
 800d666:	60b9      	str	r1, [r7, #8]
 800d668:	4613      	mov	r3, r2
 800d66a:	80fb      	strh	r3, [r7, #6]
	return inv_icm20948_firmware_load(s, image, size, DMP_LOAD_START);
 800d66c:	88fa      	ldrh	r2, [r7, #6]
 800d66e:	2390      	movs	r3, #144	@ 0x90
 800d670:	68b9      	ldr	r1, [r7, #8]
 800d672:	68f8      	ldr	r0, [r7, #12]
 800d674:	f7fd fd37 	bl	800b0e6 <inv_icm20948_firmware_load>
 800d678:	4603      	mov	r3, r0
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3710      	adds	r7, #16
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}
	...

0800d684 <inv_icm20948_is_streamed_sensor>:

/** @brief Returns 1 if the sensor id is a streamed sensor and not an event-based sensor */
static int inv_icm20948_is_streamed_sensor(uint8_t id)
{
 800d684:	b480      	push	{r7}
 800d686:	b083      	sub	sp, #12
 800d688:	af00      	add	r7, sp, #0
 800d68a:	4603      	mov	r3, r0
 800d68c:	71fb      	strb	r3, [r7, #7]
	switch(id)
 800d68e:	79fb      	ldrb	r3, [r7, #7]
 800d690:	3b11      	subs	r3, #17
 800d692:	2b1e      	cmp	r3, #30
 800d694:	bf8c      	ite	hi
 800d696:	2201      	movhi	r2, #1
 800d698:	2200      	movls	r2, #0
 800d69a:	b2d2      	uxtb	r2, r2
 800d69c:	2a00      	cmp	r2, #0
 800d69e:	d10d      	bne.n	800d6bc <inv_icm20948_is_streamed_sensor+0x38>
 800d6a0:	4a0a      	ldr	r2, [pc, #40]	@ (800d6cc <inv_icm20948_is_streamed_sensor+0x48>)
 800d6a2:	fa22 f303 	lsr.w	r3, r2, r3
 800d6a6:	f003 0301 	and.w	r3, r3, #1
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	bf14      	ite	ne
 800d6ae:	2301      	movne	r3, #1
 800d6b0:	2300      	moveq	r3, #0
 800d6b2:	b2db      	uxtb	r3, r3
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d001      	beq.n	800d6bc <inv_icm20948_is_streamed_sensor+0x38>
	case ANDROID_SENSOR_FLIP_PICKUP :
	case ANDROID_SENSOR_B2S :
	case ANDROID_SENSOR_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION :
	case ANDROID_SENSOR_STEP_DETECTOR :
			return 0;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	e000      	b.n	800d6be <inv_icm20948_is_streamed_sensor+0x3a>
	default :
			return 1;
 800d6bc:	2301      	movs	r3, #1
	}
}
 800d6be:	4618      	mov	r0, r3
 800d6c0:	370c      	adds	r7, #12
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c8:	4770      	bx	lr
 800d6ca:	bf00      	nop
 800d6cc:	71000007 	.word	0x71000007

0800d6d0 <inv_icm20948_updateTs>:

/** @brief Preprocess all timestamps so that they either contain very last time at which MEMS IRQ was fired 
 * or last time sent for the sensor + ODR */
uint8_t inv_icm20948_updateTs(struct inv_icm20948 * s, int * data_left_in_fifo, 
	unsigned short * total_sample_cnt, uint64_t * lastIrqTimeUs)
{
 800d6d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d6d4:	b0b0      	sub	sp, #192	@ 0xc0
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800d6da:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d6dc:	647a      	str	r2, [r7, #68]	@ 0x44
 800d6de:	643b      	str	r3, [r7, #64]	@ 0x40
	/** @brief Very last time in us at which IRQ was fired since flushing FIFO process was started */
	unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 800d6e0:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800d6e4:	2366      	movs	r3, #102	@ 0x66
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	2100      	movs	r1, #0
 800d6ea:	f008 f919 	bl	8015920 <memset>
	uint8_t i;
	
	if (inv_icm20948_fifo_swmirror(s, data_left_in_fifo, total_sample_cnt, sample_cnt_array)) {
 800d6ee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800d6f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d6f4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d6f6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800d6f8:	f7fe f936 	bl	800b968 <inv_icm20948_fifo_swmirror>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d026      	beq.n	800d750 <inv_icm20948_updateTs+0x80>
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800d702:	2300      	movs	r3, #0
 800d704:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800d708:	e01c      	b.n	800d744 <inv_icm20948_updateTs+0x74>
			if (inv_icm20948_is_streamed_sensor(i)) {
 800d70a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d70e:	4618      	mov	r0, r3
 800d710:	f7ff ffb8 	bl	800d684 <inv_icm20948_is_streamed_sensor>
 800d714:	4603      	mov	r3, r0
 800d716:	2b00      	cmp	r3, #0
 800d718:	d00f      	beq.n	800d73a <inv_icm20948_updateTs+0x6a>
				s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800d71a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d71e:	4618      	mov	r0, r3
 800d720:	f7ff fa6e 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d724:	4603      	mov	r3, r0
 800d726:	4619      	mov	r1, r3
 800d728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d72e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800d730:	3159      	adds	r1, #89	@ 0x59
 800d732:	00c9      	lsls	r1, r1, #3
 800d734:	4401      	add	r1, r0
 800d736:	e9c1 2300 	strd	r2, r3, [r1]
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800d73a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d73e:	3301      	adds	r3, #1
 800d740:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800d744:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d748:	2b32      	cmp	r3, #50	@ 0x32
 800d74a:	d9de      	bls.n	800d70a <inv_icm20948_updateTs+0x3a>
			}
		}
		return -1;
 800d74c:	23ff      	movs	r3, #255	@ 0xff
 800d74e:	e160      	b.n	800da12 <inv_icm20948_updateTs+0x342>
	}
	// we parse all senosr according to android type
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800d750:	2300      	movs	r3, #0
 800d752:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800d756:	e156      	b.n	800da06 <inv_icm20948_updateTs+0x336>
		if (inv_icm20948_is_streamed_sensor(i)) {
 800d758:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7ff ff91 	bl	800d684 <inv_icm20948_is_streamed_sensor>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	f000 8138 	beq.w	800d9da <inv_icm20948_updateTs+0x30a>
			if (sample_cnt_array[i]) {
 800d76a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d76e:	005b      	lsls	r3, r3, #1
 800d770:	3380      	adds	r3, #128	@ 0x80
 800d772:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800d776:	4413      	add	r3, r2
 800d778:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	f000 813d 	beq.w	800d9fc <inv_icm20948_updateTs+0x32c>
				/** Number of samples present in MEMS FIFO last time we mirrored it */
				unsigned short fifo_sample_cnt = sample_cnt_array[i];
 800d782:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d786:	005b      	lsls	r3, r3, #1
 800d788:	3380      	adds	r3, #128	@ 0x80
 800d78a:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800d78e:	4413      	add	r3, r2
 800d790:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800d794:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc

				/** In case of first batch we have less than the expected number of samples in the batch */
				/** To avoid a bad timestamping we recompute the startup time based on the theorical ODR and the number of samples */
				if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)]) {
 800d798:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d79c:	4618      	mov	r0, r3
 800d79e:	f7ff fa2f 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	461a      	mov	r2, r3
 800d7a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7a8:	4413      	add	r3, r2
 800d7aa:	f893 3370 	ldrb.w	r3, [r3, #880]	@ 0x370
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d069      	beq.n	800d886 <inv_icm20948_updateTs+0x1b6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800d7b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d7b4:	e9d3 4500 	ldrd	r4, r5, [r3]
 800d7b8:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f7ff fa1f 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d7c6:	3359      	adds	r3, #89	@ 0x59
 800d7c8:	00db      	lsls	r3, r3, #3
 800d7ca:	4413      	add	r3, r2
 800d7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d0:	1aa1      	subs	r1, r4, r2
 800d7d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d7d4:	eb65 0303 	sbc.w	r3, r5, r3
 800d7d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
																	- fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800d7da:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800d7de:	2200      	movs	r2, #0
 800d7e0:	633b      	str	r3, [r7, #48]	@ 0x30
 800d7e2:	637a      	str	r2, [r7, #52]	@ 0x34
 800d7e4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	f7ff fa09 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d7f2:	3339      	adds	r3, #57	@ 0x39
 800d7f4:	011b      	lsls	r3, r3, #4
 800d7f6:	4413      	add	r3, r2
 800d7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7fc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800d800:	4629      	mov	r1, r5
 800d802:	fb02 f001 	mul.w	r0, r2, r1
 800d806:	4621      	mov	r1, r4
 800d808:	fb01 f103 	mul.w	r1, r1, r3
 800d80c:	4401      	add	r1, r0
 800d80e:	4620      	mov	r0, r4
 800d810:	fba0 8902 	umull	r8, r9, r0, r2
 800d814:	eb01 0309 	add.w	r3, r1, r9
 800d818:	4699      	mov	r9, r3
 800d81a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d81e:	460b      	mov	r3, r1
 800d820:	ebb3 0308 	subs.w	r3, r3, r8
 800d824:	603b      	str	r3, [r7, #0]
 800d826:	4613      	mov	r3, r2
 800d828:	eb63 0309 	sbc.w	r3, r3, r9
 800d82c:	607b      	str	r3, [r7, #4]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800d82e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d832:	4618      	mov	r0, r3
 800d834:	f7ff f9e4 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d838:	4603      	mov	r3, r0
 800d83a:	4619      	mov	r1, r3
 800d83c:	460b      	mov	r3, r1
 800d83e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d840:	3359      	adds	r3, #89	@ 0x59
 800d842:	00db      	lsls	r3, r3, #3
 800d844:	4413      	add	r3, r2
 800d846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d84a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800d84e:	4620      	mov	r0, r4
 800d850:	1880      	adds	r0, r0, r2
 800d852:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d854:	4628      	mov	r0, r5
 800d856:	eb40 0303 	adc.w	r3, r0, r3
 800d85a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d85c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d85e:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800d862:	00db      	lsls	r3, r3, #3
 800d864:	4413      	add	r3, r2
 800d866:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d86a:	e9c3 1200 	strd	r1, r2, [r3]
					s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800d86e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d872:	4618      	mov	r0, r3
 800d874:	f7ff f9c4 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d878:	4603      	mov	r3, r0
 800d87a:	461a      	mov	r2, r3
 800d87c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d87e:	441a      	add	r2, r3
 800d880:	2300      	movs	r3, #0
 800d882:	f882 3370 	strb.w	r3, [r2, #880]	@ 0x370
				first time to be printed is t1+(t2-t1)/N
				- t1 is last time we sent data
				- t2 is when IRQ was fired so that we pop the FIFO
				- N is number of samples */
				
				if(s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] == 0) {
 800d886:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d88a:	4618      	mov	r0, r3
 800d88c:	f7ff f9b8 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d890:	4603      	mov	r3, r0
 800d892:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d894:	3359      	adds	r3, #89	@ 0x59
 800d896:	00db      	lsls	r3, r3, #3
 800d898:	4413      	add	r3, r2
 800d89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89e:	4313      	orrs	r3, r2
 800d8a0:	d169      	bne.n	800d976 <inv_icm20948_updateTs+0x2a6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800d8a2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f7ff f9aa 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d8ac:	4603      	mov	r3, r0
 800d8ae:	461c      	mov	r4, r3
 800d8b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d8b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d8b8:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800d8bc:	00db      	lsls	r3, r3, #3
 800d8be:	4413      	add	r3, r2
 800d8c0:	e9c3 0100 	strd	r0, r1, [r3]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 800d8c4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	f7ff f999 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d8d2:	3339      	adds	r3, #57	@ 0x39
 800d8d4:	011b      	lsls	r3, r3, #4
 800d8d6:	4413      	add	r3, r2
 800d8d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d8dc:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	623b      	str	r3, [r7, #32]
 800d8e4:	627a      	str	r2, [r7, #36]	@ 0x24
 800d8e6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800d8ea:	4623      	mov	r3, r4
 800d8ec:	fb03 f201 	mul.w	r2, r3, r1
 800d8f0:	462b      	mov	r3, r5
 800d8f2:	fb00 f303 	mul.w	r3, r0, r3
 800d8f6:	4413      	add	r3, r2
 800d8f8:	4622      	mov	r2, r4
 800d8fa:	fba0 ab02 	umull	sl, fp, r0, r2
 800d8fe:	445b      	add	r3, fp
 800d900:	469b      	mov	fp, r3
 800d902:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d906:	4618      	mov	r0, r3
 800d908:	f7ff f97a 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d90c:	4603      	mov	r3, r0
 800d90e:	4619      	mov	r1, r3
 800d910:	460b      	mov	r3, r1
 800d912:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d914:	3359      	adds	r3, #89	@ 0x59
 800d916:	00db      	lsls	r3, r3, #3
 800d918:	4413      	add	r3, r2
 800d91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d91e:	ebb2 000a 	subs.w	r0, r2, sl
 800d922:	61b8      	str	r0, [r7, #24]
 800d924:	eb63 030b 	sbc.w	r3, r3, fp
 800d928:	61fb      	str	r3, [r7, #28]
 800d92a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d92c:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800d930:	00db      	lsls	r3, r3, #3
 800d932:	4413      	add	r3, r2
 800d934:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d938:	e9c3 1200 	strd	r1, r2, [r3]
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800d93c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d940:	4618      	mov	r0, r3
 800d942:	f7ff f95d 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d946:	4603      	mov	r3, r0
 800d948:	461d      	mov	r5, r3
 800d94a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d94e:	4618      	mov	r0, r3
 800d950:	f7ff f956 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d954:	4603      	mov	r3, r0
 800d956:	461c      	mov	r4, r3
 800d958:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d95a:	f105 0339 	add.w	r3, r5, #57	@ 0x39
 800d95e:	011b      	lsls	r3, r3, #4
 800d960:	4413      	add	r3, r2
 800d962:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d966:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d968:	0123      	lsls	r3, r4, #4
 800d96a:	4413      	add	r3, r2
 800d96c:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800d970:	e9c3 0100 	strd	r0, r1, [r3]
 800d974:	e042      	b.n	800d9fc <inv_icm20948_updateTs+0x32c>
				}
				else {
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = (*lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)])/fifo_sample_cnt;
 800d976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d978:	e9d3 4500 	ldrd	r4, r5, [r3]
 800d97c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d980:	4618      	mov	r0, r3
 800d982:	f7ff f93d 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d986:	4603      	mov	r3, r0
 800d988:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d98a:	3359      	adds	r3, #89	@ 0x59
 800d98c:	00db      	lsls	r3, r3, #3
 800d98e:	4413      	add	r3, r2
 800d990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d994:	1aa1      	subs	r1, r4, r2
 800d996:	6139      	str	r1, [r7, #16]
 800d998:	eb65 0303 	sbc.w	r3, r5, r3
 800d99c:	617b      	str	r3, [r7, #20]
 800d99e:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	60bb      	str	r3, [r7, #8]
 800d9a6:	60fa      	str	r2, [r7, #12]
 800d9a8:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f7ff f927 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	461c      	mov	r4, r3
 800d9b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d9ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d9be:	f7f3 f913 	bl	8000be8 <__aeabi_uldivmod>
 800d9c2:	4602      	mov	r2, r0
 800d9c4:	460b      	mov	r3, r1
 800d9c6:	4610      	mov	r0, r2
 800d9c8:	4619      	mov	r1, r3
 800d9ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d9cc:	0123      	lsls	r3, r4, #4
 800d9ce:	4413      	add	r3, r2
 800d9d0:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800d9d4:	e9c3 0100 	strd	r0, r1, [r3]
 800d9d8:	e010      	b.n	800d9fc <inv_icm20948_updateTs+0x32c>
				}
			}
		} else {
			/** update timestamp for all event sensors with time at which MEMS IRQ was fired */
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800d9da:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7ff f90e 	bl	800cc00 <inv_icm20948_sensor_android_2_sensor_type>
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	461c      	mov	r4, r3
 800d9e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d9ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d9f0:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800d9f4:	00db      	lsls	r3, r3, #3
 800d9f6:	4413      	add	r3, r2
 800d9f8:	e9c3 0100 	strd	r0, r1, [r3]
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800d9fc:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800da00:	3301      	adds	r3, #1
 800da02:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800da06:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800da0a:	2b32      	cmp	r3, #50	@ 0x32
 800da0c:	f67f aea4 	bls.w	800d758 <inv_icm20948_updateTs+0x88>
		}
	}
	
	return 0;
 800da10:	2300      	movs	r3, #0
}
 800da12:	4618      	mov	r0, r3
 800da14:	37c0      	adds	r7, #192	@ 0xc0
 800da16:	46bd      	mov	sp, r7
 800da18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800da1c <inv_icm20948_poll_sensor>:

int inv_icm20948_poll_sensor(struct inv_icm20948 * s, void * context,
		void (*handler)(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp, const void * data, const void *arg))
{
 800da1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800da20:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800da24:	af02      	add	r7, sp, #8
 800da26:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da2a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da2e:	6018      	str	r0, [r3, #0]
 800da30:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da34:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800da38:	6019      	str	r1, [r3, #0]
 800da3a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da3e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800da42:	601a      	str	r2, [r3, #0]
	short int_read_back=0;
 800da44:	2300      	movs	r3, #0
 800da46:	f8a7 3266 	strh.w	r3, [r7, #614]	@ 0x266
	unsigned short header=0, header2 = 0; 
 800da4a:	2300      	movs	r3, #0
 800da4c:	f8a7 3264 	strh.w	r3, [r7, #612]	@ 0x264
 800da50:	2300      	movs	r3, #0
 800da52:	f8a7 3262 	strh.w	r3, [r7, #610]	@ 0x262
	int data_left_in_fifo=0;
 800da56:	2300      	movs	r3, #0
 800da58:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	short short_data[3] = {0};
 800da5c:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 800da60:	2300      	movs	r3, #0
 800da62:	6013      	str	r3, [r2, #0]
 800da64:	8093      	strh	r3, [r2, #4]
	signed long  long_data[3] = {0};
 800da66:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 800da6a:	2300      	movs	r3, #0
 800da6c:	6013      	str	r3, [r2, #0]
 800da6e:	6053      	str	r3, [r2, #4]
 800da70:	6093      	str	r3, [r2, #8]
	signed long  long_quat[3] = {0};
 800da72:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800da76:	2300      	movs	r3, #0
 800da78:	6013      	str	r3, [r2, #0]
 800da7a:	6053      	str	r3, [r2, #4]
 800da7c:	6093      	str	r3, [r2, #8]
	float gyro_raw_float[3];
	float gyro_bias_float[3];
	int gyro_accuracy = 0;
 800da7e:	2300      	movs	r3, #0
 800da80:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
	int dummy_accuracy = 0;
 800da84:	2300      	movs	r3, #0
 800da86:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	int accel_accuracy = 0;
 800da8a:	2300      	movs	r3, #0
 800da8c:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
	int compass_accuracy = 0;
 800da90:	2300      	movs	r3, #0
 800da92:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	float rv_accuracy = 0;
 800da96:	f04f 0300 	mov.w	r3, #0
 800da9a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	float gmrv_accuracy = 0;
 800da9e:	f04f 0300 	mov.w	r3, #0
 800daa2:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	float accel_float[3];
	float grv_float[4];
	float gyro_float[3];
	float compass_float[3] = {0};
 800daa6:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800daaa:	2300      	movs	r3, #0
 800daac:	6013      	str	r3, [r2, #0]
 800daae:	6053      	str	r3, [r2, #4]
 800dab0:	6093      	str	r3, [r2, #8]
	float compass_raw_float[3];
	float rv_float[4];
	float gmrv_float[4];
	uint16_t pickup_state = 0;
 800dab2:	2300      	movs	r3, #0
 800dab4:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
	uint64_t lastIrqTimeUs;
	
	inv_icm20948_identify_interrupt(s, &int_read_back);
 800dab8:	f207 2266 	addw	r2, r7, #614	@ 0x266
 800dabc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dac0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dac4:	4611      	mov	r1, r2
 800dac6:	6818      	ldr	r0, [r3, #0]
 800dac8:	f7fd fbd5 	bl	800b276 <inv_icm20948_identify_interrupt>
	
	if (int_read_back & (BIT_MSG_DMP_INT | BIT_MSG_DMP_INT_0 | 0x08)) { //0x8 is the raw data ready int?
 800dacc:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800dad0:	b29b      	uxth	r3, r3
 800dad2:	f403 7385 	and.w	r3, r3, #266	@ 0x10a
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	f001 825f 	beq.w	800ef9a <inv_icm20948_poll_sensor+0x157e>
		lastIrqTimeUs = inv_icm20948_get_time_us();
 800dadc:	f7f5 fb98 	bl	8003210 <inv_icm20948_get_time_us>
 800dae0:	4602      	mov	r2, r0
 800dae2:	460b      	mov	r3, r1
 800dae4:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
		do {
			unsigned short total_sample_cnt = 0;
 800dae8:	2300      	movs	r3, #0
 800daea:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e

			/* Mirror FIFO contents and stop processing FIFO if an error was detected*/
			if(inv_icm20948_updateTs(s, &data_left_in_fifo, &total_sample_cnt, &lastIrqTimeUs))
 800daee:	f507 74d0 	add.w	r4, r7, #416	@ 0x1a0
 800daf2:	f507 72cf 	add.w	r2, r7, #414	@ 0x19e
 800daf6:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 800dafa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dafe:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800db02:	4623      	mov	r3, r4
 800db04:	6800      	ldr	r0, [r0, #0]
 800db06:	f7ff fde3 	bl	800d6d0 <inv_icm20948_updateTs>
 800db0a:	4603      	mov	r3, r0
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	f041 81d4 	bne.w	800eeba <inv_icm20948_poll_sensor+0x149e>
				break;
			while(total_sample_cnt--) {
 800db12:	f001 b9c1 	b.w	800ee98 <inv_icm20948_poll_sensor+0x147c>
				/* Read FIFO contents and parse it, and stop processing FIFO if an error was detected*/
				if (inv_icm20948_fifo_pop(s, &header, &header2, &data_left_in_fifo))
 800db16:	f507 7417 	add.w	r4, r7, #604	@ 0x25c
 800db1a:	f207 2262 	addw	r2, r7, #610	@ 0x262
 800db1e:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 800db22:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db26:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800db2a:	4623      	mov	r3, r4
 800db2c:	6800      	ldr	r0, [r0, #0]
 800db2e:	f7fd ff5f 	bl	800b9f0 <inv_icm20948_fifo_pop>
 800db32:	4603      	mov	r3, r0
 800db34:	2b00      	cmp	r3, #0
 800db36:	f041 81b9 	bne.w	800eeac <inv_icm20948_poll_sensor+0x1490>
					break;
				
				/* Gyro sample available from DMP FIFO */
				if (header & GYRO_SET) {
 800db3a:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800db3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db42:	2b00      	cmp	r3, #0
 800db44:	f000 81f8 	beq.w	800df38 <inv_icm20948_poll_sensor+0x51c>
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 800db48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db4c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db50:	6818      	ldr	r0, [r3, #0]
 800db52:	f7fa fe24 	bl	800879e <inv_icm20948_get_gyro_fullscale>
 800db56:	4603      	mov	r3, r0
 800db58:	461a      	mov	r2, r3
 800db5a:	2301      	movs	r3, #1
 800db5c:	4093      	lsls	r3, r2
 800db5e:	ee07 3a90 	vmov	s15, r3
 800db62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db66:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 800de30 <inv_icm20948_poll_sensor+0x414>
 800db6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800db6e:	edc7 7a9d 	vstr	s15, [r7, #628]	@ 0x274
					signed long  lRawGyroQ15[3] = {0};
 800db72:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 800db76:	2300      	movs	r3, #0
 800db78:	6013      	str	r3, [r2, #0]
 800db7a:	6053      	str	r3, [r2, #4]
 800db7c:	6093      	str	r3, [r2, #8]
					signed long  lBiasGyroQ20[3] = {0};
 800db7e:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800db82:	2300      	movs	r3, #0
 800db84:	6013      	str	r3, [r2, #0]
 800db86:	6053      	str	r3, [r2, #4]
 800db88:	6093      	str	r3, [r2, #8]

					/* Read raw gyro out of DMP FIFO and convert it from Q15 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_raw_gyro(short_data);  
 800db8a:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800db8e:	4618      	mov	r0, r3
 800db90:	f7fe f9b4 	bl	800befc <inv_icm20948_dmp_get_raw_gyro>
					lRawGyroQ15[0] = (long) short_data[0];
 800db94:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800db98:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
					lRawGyroQ15[1] = (long) short_data[1];
 800db9c:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800dba0:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
					lRawGyroQ15[2] = (long) short_data[2];
 800dba4:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800dba8:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 800dbac:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800dbb0:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 800de34 <inv_icm20948_poll_sensor+0x418>
 800dbb4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800dbb8:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800dbbc:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800dbc0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbc4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbc8:	eeb0 0a47 	vmov.f32	s0, s14
 800dbcc:	6818      	ldr	r0, [r3, #0]
 800dbce:	f7fb fb71 	bl	80092b4 <inv_icm20948_convert_dmp3_to_body>
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_RAW_GYROSCOPE)) {
 800dbd2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbda:	212b      	movs	r1, #43	@ 0x2b
 800dbdc:	6818      	ldr	r0, [r3, #0]
 800dbde:	f7f8 f98c 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d04f      	beq.n	800dc88 <inv_icm20948_poll_sensor+0x26c>
 800dbe8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbf0:	212b      	movs	r1, #43	@ 0x2b
 800dbf2:	6818      	ldr	r0, [r3, #0]
 800dbf4:	f7ff f89e 	bl	800cd34 <skip_sensor>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d144      	bne.n	800dc88 <inv_icm20948_poll_sensor+0x26c>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, lRawGyroQ15, out);
 800dbfe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc02:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800dc0c:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800dc10:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800dc14:	4619      	mov	r1, r3
 800dc16:	f7fb f9ac 	bl	8008f72 <inv_icm20948_convert_quat_rotate_fxp>
						s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_RAW_GYROSCOPE].odr_applied_us;
 800dc1a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800dc28:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	e9d3 23ee 	ldrd	r2, r3, [r3, #952]	@ 0x3b8
 800dc36:	1884      	adds	r4, r0, r2
 800dc38:	66bc      	str	r4, [r7, #104]	@ 0x68
 800dc3a:	eb41 0303 	adc.w	r3, r1, r3
 800dc3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dc40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800dc4e:	e9c3 12b8 	strd	r1, r2, [r3, #736]	@ 0x2e0
						handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 800dc52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800dc60:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc64:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dc68:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc6c:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dc70:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800dc74:	9301      	str	r3, [sp, #4]
 800dc76:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800dc7a:	9300      	str	r3, [sp, #0]
 800dc7c:	6814      	ldr	r4, [r2, #0]
 800dc7e:	4602      	mov	r2, r0
 800dc80:	460b      	mov	r3, r1
 800dc82:	2103      	movs	r1, #3
 800dc84:	6828      	ldr	r0, [r5, #0]
 800dc86:	47a0      	blx	r4
					}
					/* Read bias gyro out of DMP FIFO and convert it from Q20 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_gyro_bias(short_data);
 800dc88:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f7fe f959 	bl	800bf44 <inv_icm20948_dmp_get_gyro_bias>
					lBiasGyroQ20[0] = (long) short_data[0];
 800dc92:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800dc96:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
					lBiasGyroQ20[1] = (long) short_data[1];
 800dc9a:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800dc9e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
					lBiasGyroQ20[2] = (long) short_data[2];
 800dca2:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800dca6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 800dcaa:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800dcae:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800de38 <inv_icm20948_poll_sensor+0x41c>
 800dcb2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800dcb6:	f507 7209 	add.w	r2, r7, #548	@ 0x224
 800dcba:	f507 71c2 	add.w	r1, r7, #388	@ 0x184
 800dcbe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dcc6:	eeb0 0a47 	vmov.f32	s0, s14
 800dcca:	6818      	ldr	r0, [r3, #0]
 800dccc:	f7fb faf2 	bl	80092b4 <inv_icm20948_convert_dmp3_to_body>
					
					/* Extract accuracy and calibrated gyro data based on raw/bias data if calibrated gyro sensor is enabled */
					gyro_accuracy = inv_icm20948_get_gyro_accuracy();
 800dcd0:	f7fe fa4c 	bl	800c16c <inv_icm20948_get_gyro_accuracy>
 800dcd4:	f8c7 0278 	str.w	r0, [r7, #632]	@ 0x278
					/* If accuracy has changed previously we update the new accuracy the same time as bias*/
					if(s->set_accuracy){
 800dcd8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcdc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	f9b3 34f2 	ldrsh.w	r3, [r3, #1266]	@ 0x4f2
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d010      	beq.n	800dd0c <inv_icm20948_poll_sensor+0x2f0>
						s->set_accuracy = 0;
 800dcea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dcf2:	681a      	ldr	r2, [r3, #0]
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
						s->new_accuracy = gyro_accuracy;
 800dcfa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcfe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd02:	681a      	ldr	r2, [r3, #0]
 800dd04:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800dd08:	f8c2 34f4 	str.w	r3, [r2, #1268]	@ 0x4f4
					}
					/* gyro accuracy has changed, we will notify it the next time*/
					if(gyro_accuracy != s->new_accuracy){
 800dd0c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	@ 0x4f4
 800dd1a:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800dd1e:	4293      	cmp	r3, r2
 800dd20:	d007      	beq.n	800dd32 <inv_icm20948_poll_sensor+0x316>
						s->set_accuracy = 1;
 800dd22:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd26:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd2a:	681a      	ldr	r2, [r3, #0]
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE)) {
 800dd32:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd3a:	2104      	movs	r1, #4
 800dd3c:	6818      	ldr	r0, [r3, #0]
 800dd3e:	f7f8 f8dc 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800dd42:	4603      	mov	r3, r0
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d07b      	beq.n	800de40 <inv_icm20948_poll_sensor+0x424>
 800dd48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd4c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd50:	2104      	movs	r1, #4
 800dd52:	6818      	ldr	r0, [r3, #0]
 800dd54:	f7fe ffee 	bl	800cd34 <skip_sensor>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d170      	bne.n	800de40 <inv_icm20948_poll_sensor+0x424>
						// shift to Q20 to do all calibrated gyrometer operations in Q20
						lRawGyroQ15[0] <<= 5;
 800dd5e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800dd62:	015b      	lsls	r3, r3, #5
 800dd64:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
						lRawGyroQ15[1] <<= 5;
 800dd68:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800dd6c:	015b      	lsls	r3, r3, #5
 800dd6e:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
						lRawGyroQ15[2] <<= 5;
 800dd72:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800dd76:	015b      	lsls	r3, r3, #5
 800dd78:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
						/* Compute calibrated gyro data based on raw and bias gyro data and convert it from Q20 raw data format to radian per seconds in Android format */
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 800dd7c:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800dd80:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800dd84:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800dd88:	4618      	mov	r0, r3
 800dd8a:	f7fe f8f1 	bl	800bf70 <inv_icm20948_dmp_get_calibrated_gyro>
						inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 800dd8e:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800dd92:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800de38 <inv_icm20948_poll_sensor+0x41c>
 800dd96:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800dd9a:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 800dd9e:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800dda2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dda6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ddaa:	eeb0 0a47 	vmov.f32	s0, s14
 800ddae:	6818      	ldr	r0, [r3, #0]
 800ddb0:	f7fb fa80 	bl	80092b4 <inv_icm20948_convert_dmp3_to_body>
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 800ddb4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ddb8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	e9d3 01b4 	ldrd	r0, r1, [r3, #720]	@ 0x2d0
 800ddc2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ddc6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	e9d3 23e6 	ldrd	r2, r3, [r3, #920]	@ 0x398
 800ddd0:	1884      	adds	r4, r0, r2
 800ddd2:	663c      	str	r4, [r7, #96]	@ 0x60
 800ddd4:	eb41 0303 	adc.w	r3, r1, r3
 800ddd8:	667b      	str	r3, [r7, #100]	@ 0x64
 800ddda:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ddde:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800dde8:	e9c3 12b4 	strd	r1, r2, [r3, #720]	@ 0x2d0
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 800ddec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ddf0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	e9d3 89b4 	ldrd	r8, r9, [r3, #720]	@ 0x2d0
 800ddfa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ddfe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800de08:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de0c:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800de10:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de14:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800de18:	9101      	str	r1, [sp, #4]
 800de1a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800de1e:	9300      	str	r3, [sp, #0]
 800de20:	6814      	ldr	r4, [r2, #0]
 800de22:	4642      	mov	r2, r8
 800de24:	464b      	mov	r3, r9
 800de26:	2101      	movs	r1, #1
 800de28:	6800      	ldr	r0, [r0, #0]
 800de2a:	47a0      	blx	r4
 800de2c:	e008      	b.n	800de40 <inv_icm20948_poll_sensor+0x424>
 800de2e:	bf00      	nop
 800de30:	437a0000 	.word	0x437a0000
 800de34:	47000000 	.word	0x47000000
 800de38:	49800000 	.word	0x49800000
 800de3c:	4e800000 	.word	0x4e800000
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)  && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)) {
 800de40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800de48:	2110      	movs	r1, #16
 800de4a:	6818      	ldr	r0, [r3, #0]
 800de4c:	f7f8 f855 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800de50:	4603      	mov	r3, r0
 800de52:	2b00      	cmp	r3, #0
 800de54:	d070      	beq.n	800df38 <inv_icm20948_poll_sensor+0x51c>
 800de56:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800de5e:	2110      	movs	r1, #16
 800de60:	6818      	ldr	r0, [r3, #0]
 800de62:	f7fe ff67 	bl	800cd34 <skip_sensor>
 800de66:	4603      	mov	r3, r0
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d165      	bne.n	800df38 <inv_icm20948_poll_sensor+0x51c>
						float raw_bias_gyr[6];
						raw_bias_gyr[0] = gyro_raw_float[0];
 800de6c:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 800de70:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de74:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800de78:	601a      	str	r2, [r3, #0]
						raw_bias_gyr[1] = gyro_raw_float[1];
 800de7a:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 800de7e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de82:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800de86:	605a      	str	r2, [r3, #4]
						raw_bias_gyr[2] = gyro_raw_float[2];
 800de88:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800de8c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de90:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800de94:	609a      	str	r2, [r3, #8]
						raw_bias_gyr[3] = gyro_bias_float[0];
 800de96:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 800de9a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de9e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800dea2:	60da      	str	r2, [r3, #12]
						raw_bias_gyr[4] = gyro_bias_float[1];
 800dea4:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 800dea8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800deac:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800deb0:	611a      	str	r2, [r3, #16]
						raw_bias_gyr[5] = gyro_bias_float[2];
 800deb2:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 800deb6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800deba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800debe:	615a      	str	r2, [r3, #20]
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 800dec0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dec4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	e9d3 01bc 	ldrd	r0, r1, [r3, #752]	@ 0x2f0
 800dece:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ded2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	e9d3 23f6 	ldrd	r2, r3, [r3, #984]	@ 0x3d8
 800dedc:	1884      	adds	r4, r0, r2
 800dede:	65bc      	str	r4, [r7, #88]	@ 0x58
 800dee0:	eb41 0303 	adc.w	r3, r1, r3
 800dee4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dee6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800deea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800def4:	e9c3 12bc 	strd	r1, r2, [r3, #752]	@ 0x2f0
						/* send raw float and bias for uncal gyr*/
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 800def8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800defc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	e9d3 89bc 	ldrd	r8, r9, [r3, #752]	@ 0x2f0
 800df06:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df0a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800df14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df18:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800df1c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df20:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800df24:	9101      	str	r1, [sp, #4]
 800df26:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800df2a:	9300      	str	r3, [sp, #0]
 800df2c:	6814      	ldr	r4, [r2, #0]
 800df2e:	4642      	mov	r2, r8
 800df30:	464b      	mov	r3, r9
 800df32:	2105      	movs	r1, #5
 800df34:	6800      	ldr	r0, [r0, #0]
 800df36:	47a0      	blx	r4
					}
				}
				/* Calibrated accel sample available from DMP FIFO */
				if (header & ACCEL_SET) {
 800df38:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800df3c:	b21b      	sxth	r3, r3
 800df3e:	2b00      	cmp	r3, #0
 800df40:	f280 810d 	bge.w	800e15e <inv_icm20948_poll_sensor+0x742>
					float scale;
					/* Read calibrated accel out of DMP FIFO and convert it from Q25 raw data format to m/s in Android format */
					inv_icm20948_dmp_get_accel(long_data);
 800df44:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800df48:	4618      	mov	r0, r3
 800df4a:	f7fd ffc1 	bl	800bed0 <inv_icm20948_dmp_get_accel>

					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_RAW_ACCELEROMETER)) {
 800df4e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df56:	212a      	movs	r1, #42	@ 0x2a
 800df58:	6818      	ldr	r0, [r3, #0]
 800df5a:	f7f7 ffce 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800df5e:	4603      	mov	r3, r0
 800df60:	2b00      	cmp	r3, #0
 800df62:	d070      	beq.n	800e046 <inv_icm20948_poll_sensor+0x62a>
 800df64:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df68:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df6c:	212a      	movs	r1, #42	@ 0x2a
 800df6e:	6818      	ldr	r0, [r3, #0]
 800df70:	f7fe fee0 	bl	800cd34 <skip_sensor>
 800df74:	4603      	mov	r3, r0
 800df76:	2b00      	cmp	r3, #0
 800df78:	d165      	bne.n	800e046 <inv_icm20948_poll_sensor+0x62a>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, long_data, out);
 800df7a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df7e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800df88:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 800df8c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800df90:	4619      	mov	r1, r3
 800df92:	f7fa ffee 	bl	8008f72 <inv_icm20948_convert_quat_rotate_fxp>
						/* convert to raw data format to Q12/Q11/Q10/Q9 depending on full scale applied,
						so that it fits on 16bits so that it can go through any protocol, even the one which have raw data on 16b */
						out[0] = out[0] >> 15;
 800df96:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df9a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	13da      	asrs	r2, r3, #15
 800dfa2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfa6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dfaa:	601a      	str	r2, [r3, #0]
						out[1] = out[1] >> 15;
 800dfac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfb0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dfb4:	685b      	ldr	r3, [r3, #4]
 800dfb6:	13da      	asrs	r2, r3, #15
 800dfb8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfbc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dfc0:	605a      	str	r2, [r3, #4]
						out[2] = out[2] >> 15;
 800dfc2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfc6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dfca:	689b      	ldr	r3, [r3, #8]
 800dfcc:	13da      	asrs	r2, r3, #15
 800dfce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfd2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dfd6:	609a      	str	r2, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 800dfd8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfdc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800dfe6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	e9d3 23ea 	ldrd	r2, r3, [r3, #936]	@ 0x3a8
 800dff4:	1884      	adds	r4, r0, r2
 800dff6:	653c      	str	r4, [r7, #80]	@ 0x50
 800dff8:	eb41 0303 	adc.w	r3, r1, r3
 800dffc:	657b      	str	r3, [r7, #84]	@ 0x54
 800dffe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e002:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800e00c:	e9c3 12b6 	strd	r1, r2, [r3, #728]	@ 0x2d8
						handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 800e010:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e014:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800e01e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e022:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e026:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e02a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e02e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800e032:	9301      	str	r3, [sp, #4]
 800e034:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 800e038:	9300      	str	r3, [sp, #0]
 800e03a:	6814      	ldr	r4, [r2, #0]
 800e03c:	4602      	mov	r2, r0
 800e03e:	460b      	mov	r3, r1
 800e040:	2102      	movs	r1, #2
 800e042:	6828      	ldr	r0, [r5, #0]
 800e044:	47a0      	blx	r4
					}
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800e046:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e04a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e04e:	2101      	movs	r1, #1
 800e050:	6818      	ldr	r0, [r3, #0]
 800e052:	f7f7 ff52 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e056:	4603      	mov	r3, r0
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d00a      	beq.n	800e072 <inv_icm20948_poll_sensor+0x656>
 800e05c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e060:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e064:	2101      	movs	r1, #1
 800e066:	6818      	ldr	r0, [r3, #0]
 800e068:	f7fe fe64 	bl	800cd34 <skip_sensor>
 800e06c:	4603      	mov	r3, r0
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d00a      	beq.n	800e088 <inv_icm20948_poll_sensor+0x66c>
					   (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION))) {
 800e072:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e076:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e07a:	210a      	movs	r1, #10
 800e07c:	6818      	ldr	r0, [r3, #0]
 800e07e:	f7f7 ff3c 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e082:	4603      	mov	r3, r0
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800e084:	2b00      	cmp	r3, #0
 800e086:	d06a      	beq.n	800e15e <inv_icm20948_poll_sensor+0x742>
						accel_accuracy = inv_icm20948_get_accel_accuracy();
 800e088:	f7fe f864 	bl	800c154 <inv_icm20948_get_accel_accuracy>
 800e08c:	4603      	mov	r3, r0
 800e08e:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 800e092:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e096:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e09a:	6818      	ldr	r0, [r3, #0]
 800e09c:	f7fa fc84 	bl	80089a8 <inv_icm20948_get_accel_fullscale>
 800e0a0:	4603      	mov	r3, r0
 800e0a2:	461a      	mov	r2, r3
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	4093      	lsls	r3, r2
 800e0a8:	ee07 3a90 	vmov	s15, r3
 800e0ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e0b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e0b4:	ed5f 6a9f 	vldr	s13, [pc, #-636]	@ 800de3c <inv_icm20948_poll_sensor+0x420>
 800e0b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e0bc:	edc7 7a9c 	vstr	s15, [r7, #624]	@ 0x270

						inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 800e0c0:	f507 7201 	add.w	r2, r7, #516	@ 0x204
 800e0c4:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800e0c8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e0cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e0d0:	ed97 0a9c 	vldr	s0, [r7, #624]	@ 0x270
 800e0d4:	6818      	ldr	r0, [r3, #0]
 800e0d6:	f7fb f8ed 	bl	80092b4 <inv_icm20948_convert_dmp3_to_body>

						if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER)) {
 800e0da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e0de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e0e2:	2101      	movs	r1, #1
 800e0e4:	6818      	ldr	r0, [r3, #0]
 800e0e6:	f7f7 ff08 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d036      	beq.n	800e15e <inv_icm20948_poll_sensor+0x742>
							s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_ACCELEROMETER].odr_applied_us;
 800e0f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e0f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800e0fe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e102:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	e9d3 23e2 	ldrd	r2, r3, [r3, #904]	@ 0x388
 800e10c:	1884      	adds	r4, r0, r2
 800e10e:	64bc      	str	r4, [r7, #72]	@ 0x48
 800e110:	eb41 0303 	adc.w	r3, r1, r3
 800e114:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e116:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e11a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800e124:	e9c3 12b2 	strd	r1, r2, [r3, #712]	@ 0x2c8
							handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 800e128:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e12c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800e136:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e13a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e13e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e142:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e146:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800e14a:	9301      	str	r3, [sp, #4]
 800e14c:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 800e150:	9300      	str	r3, [sp, #0]
 800e152:	6814      	ldr	r4, [r2, #0]
 800e154:	4602      	mov	r2, r0
 800e156:	460b      	mov	r3, r1
 800e158:	2100      	movs	r1, #0
 800e15a:	6828      	ldr	r0, [r5, #0]
 800e15c:	47a0      	blx	r4
						}
					}
				}
				/* Calibrated compass sample available from DMP FIFO */
				if (header & CPASS_CALIBR_SET) {
 800e15e:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800e162:	f003 0320 	and.w	r3, r3, #32
 800e166:	2b00      	cmp	r3, #0
 800e168:	d069      	beq.n	800e23e <inv_icm20948_poll_sensor+0x822>
					float scale;
					
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_calibrated_compass(long_data);
 800e16a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800e16e:	4618      	mov	r0, r3
 800e170:	f7fd ff90 	bl	800c094 <inv_icm20948_dmp_get_calibrated_compass>

					compass_accuracy = inv_icm20948_get_mag_accuracy();
 800e174:	f7fe f806 	bl	800c184 <inv_icm20948_get_mag_accuracy>
 800e178:	4603      	mov	r3, r0
 800e17a:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
					scale = DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800e17e:	f04f 535e 	mov.w	r3, #931135488	@ 0x37800000
 800e182:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 800e186:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800e18a:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800e18e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e192:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e196:	ed97 0a9b 	vldr	s0, [r7, #620]	@ 0x26c
 800e19a:	6818      	ldr	r0, [r3, #0]
 800e19c:	f7fb f88a 	bl	80092b4 <inv_icm20948_convert_dmp3_to_body>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD)) {
 800e1a0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e1a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e1a8:	2102      	movs	r1, #2
 800e1aa:	6818      	ldr	r0, [r3, #0]
 800e1ac:	f7f7 fea5 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d043      	beq.n	800e23e <inv_icm20948_poll_sensor+0x822>
 800e1b6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e1ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e1be:	2102      	movs	r1, #2
 800e1c0:	6818      	ldr	r0, [r3, #0]
 800e1c2:	f7fe fdb7 	bl	800cd34 <skip_sensor>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d138      	bne.n	800e23e <inv_icm20948_poll_sensor+0x822>
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD].odr_applied_us;
 800e1cc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e1d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800e1da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e1de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800e1e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e1ec:	1884      	adds	r4, r0, r2
 800e1ee:	643c      	str	r4, [r7, #64]	@ 0x40
 800e1f0:	eb41 0303 	adc.w	r3, r1, r3
 800e1f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800e1f6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e1fa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800e204:	e9c3 12ca 	strd	r1, r2, [r3, #808]	@ 0x328
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 800e208:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e20c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800e216:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e21a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e21e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e222:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e226:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800e22a:	9301      	str	r3, [sp, #4]
 800e22c:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 800e230:	9300      	str	r3, [sp, #0]
 800e232:	6814      	ldr	r4, [r2, #0]
 800e234:	4602      	mov	r2, r0
 800e236:	460b      	mov	r3, r1
 800e238:	210c      	movs	r1, #12
 800e23a:	6828      	ldr	r0, [r5, #0]
 800e23c:	47a0      	blx	r4
					}
				}

				/* Raw compass sample available from DMP FIFO */
				if (header & CPASS_SET) {
 800e23e:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800e242:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e246:	2b00      	cmp	r3, #0
 800e248:	f000 80d5 	beq.w	800e3f6 <inv_icm20948_poll_sensor+0x9da>
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_raw_compass(long_data);
 800e24c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800e250:	4618      	mov	r0, r3
 800e252:	f7fd ff09 	bl	800c068 <inv_icm20948_dmp_get_raw_compass>
					compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800e256:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 800e25a:	ee07 3a90 	vmov	s15, r3
 800e25e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e262:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 800e5e4 <inv_icm20948_poll_sensor+0xbc8>
 800e266:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e26a:	edc7 7a74 	vstr	s15, [r7, #464]	@ 0x1d0
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800e26e:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800e272:	ee07 3a90 	vmov	s15, r3
 800e276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e27a:	ed9f 7ada 	vldr	s14, [pc, #872]	@ 800e5e4 <inv_icm20948_poll_sensor+0xbc8>
 800e27e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e282:	edc7 7a75 	vstr	s15, [r7, #468]	@ 0x1d4
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800e286:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800e28a:	ee07 3a90 	vmov	s15, r3
 800e28e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e292:	ed9f 7ad4 	vldr	s14, [pc, #848]	@ 800e5e4 <inv_icm20948_poll_sensor+0xbc8>
 800e296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e29a:	edc7 7a76 	vstr	s15, [r7, #472]	@ 0x1d8
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)) {
 800e29e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e2a6:	210e      	movs	r1, #14
 800e2a8:	6818      	ldr	r0, [r3, #0]
 800e2aa:	f7f7 fe26 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	f000 80a0 	beq.w	800e3f6 <inv_icm20948_poll_sensor+0x9da>
 800e2b6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e2be:	210e      	movs	r1, #14
 800e2c0:	6818      	ldr	r0, [r3, #0]
 800e2c2:	f7fe fd37 	bl	800cd34 <skip_sensor>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	f040 8094 	bne.w	800e3f6 <inv_icm20948_poll_sensor+0x9da>
						float raw_bias_mag[6];
						int mag_bias[3];

						raw_bias_mag[0] = compass_raw_float[0];
 800e2ce:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 800e2d2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2d6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800e2da:	601a      	str	r2, [r3, #0]
						raw_bias_mag[1] = compass_raw_float[1];
 800e2dc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800e2e0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2e4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800e2e8:	605a      	str	r2, [r3, #4]
						raw_bias_mag[2] = compass_raw_float[2];
 800e2ea:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800e2ee:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2f2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800e2f6:	609a      	str	r2, [r3, #8]
						inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 800e2f8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e2fc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e300:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e304:	4611      	mov	r1, r2
 800e306:	6818      	ldr	r0, [r3, #0]
 800e308:	f7f9 fcbe 	bl	8007c88 <inv_icm20948_ctrl_get_mag_bias>
						//calculate bias
						raw_bias_mag[3] = mag_bias[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800e30c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e310:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	ee07 3a90 	vmov	s15, r3
 800e31a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e31e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800e5e4 <inv_icm20948_poll_sensor+0xbc8>
 800e322:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e326:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e32a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800e32e:	edc3 7a03 	vstr	s15, [r3, #12]
						raw_bias_mag[4] = mag_bias[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800e332:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e336:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800e33a:	685b      	ldr	r3, [r3, #4]
 800e33c:	ee07 3a90 	vmov	s15, r3
 800e340:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e344:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 800e5e4 <inv_icm20948_poll_sensor+0xbc8>
 800e348:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e34c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e350:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800e354:	edc3 7a04 	vstr	s15, [r3, #16]
						raw_bias_mag[5] = mag_bias[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800e358:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e35c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800e360:	689b      	ldr	r3, [r3, #8]
 800e362:	ee07 3a90 	vmov	s15, r3
 800e366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e36a:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 800e5e4 <inv_icm20948_poll_sensor+0xbc8>
 800e36e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e372:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e376:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800e37a:	edc3 7a05 	vstr	s15, [r3, #20]
						
						compass_accuracy = inv_icm20948_get_mag_accuracy();
 800e37e:	f7fd ff01 	bl	800c184 <inv_icm20948_get_mag_accuracy>
 800e382:	4603      	mov	r3, r0
 800e384:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
						s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 800e388:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e38c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800e396:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e39a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	e9d3 23f2 	ldrd	r2, r3, [r3, #968]	@ 0x3c8
 800e3a4:	1884      	adds	r4, r0, r2
 800e3a6:	63bc      	str	r4, [r7, #56]	@ 0x38
 800e3a8:	eb41 0303 	adc.w	r3, r1, r3
 800e3ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e3ae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e3b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800e3bc:	e9c3 12ba 	strd	r1, r2, [r3, #744]	@ 0x2e8
						/* send raw float and bias for uncal mag*/
						handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],
 800e3c0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e3c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800e3ce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e3d2:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e3d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e3da:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e3de:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800e3e2:	9301      	str	r3, [sp, #4]
 800e3e4:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800e3e8:	9300      	str	r3, [sp, #0]
 800e3ea:	6814      	ldr	r4, [r2, #0]
 800e3ec:	4602      	mov	r2, r0
 800e3ee:	460b      	mov	r3, r1
 800e3f0:	2104      	movs	r1, #4
 800e3f2:	6828      	ldr	r0, [r5, #0]
 800e3f4:	47a0      	blx	r4
								raw_bias_mag, &compass_accuracy);
					}
				}
				/* 6axis AG orientation quaternion sample available from DMP FIFO */
				if (header & QUAT6_SET) {
 800e3f6:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800e3fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	f000 820d 	beq.w	800e81e <inv_icm20948_poll_sensor+0xe02>
					long gravityQ16[3];
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_6quaternion(long_quat);
 800e404:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800e408:	4618      	mov	r0, r3
 800e40a:	f7fd fdeb 	bl	800bfe4 <inv_icm20948_dmp_get_6quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR)) {
 800e40e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e412:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e416:	210f      	movs	r1, #15
 800e418:	6818      	ldr	r0, [r3, #0]
 800e41a:	f7f7 fd6e 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e41e:	4603      	mov	r3, r0
 800e420:	2b00      	cmp	r3, #0
 800e422:	d069      	beq.n	800e4f8 <inv_icm20948_poll_sensor+0xadc>
 800e424:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e428:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e42c:	210f      	movs	r1, #15
 800e42e:	6818      	ldr	r0, [r3, #0]
 800e430:	f7fe fc80 	bl	800cd34 <skip_sensor>
 800e434:	4603      	mov	r3, r0
 800e436:	2b00      	cmp	r3, #0
 800e438:	d15e      	bne.n	800e4f8 <inv_icm20948_poll_sensor+0xadc>
						/* and convert it from Q30 DMP format to Android format only if GRV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, grv_float);
 800e43a:	f507 72fa 	add.w	r2, r7, #500	@ 0x1f4
 800e43e:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800e442:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e446:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e44a:	6818      	ldr	r0, [r3, #0]
 800e44c:	f7fa fdd4 	bl	8008ff8 <inv_icm20948_convert_rotation_vector>
						ref_quat[0] = grv_float[3];
 800e450:	f8d7 2200 	ldr.w	r2, [r7, #512]	@ 0x200
 800e454:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e458:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800e45c:	601a      	str	r2, [r3, #0]
						ref_quat[1] = grv_float[0];
 800e45e:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 800e462:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e466:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800e46a:	605a      	str	r2, [r3, #4]
						ref_quat[2] = grv_float[1];
 800e46c:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 800e470:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e474:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800e478:	609a      	str	r2, [r3, #8]
						ref_quat[3] = grv_float[2];
 800e47a:	f8d7 21fc 	ldr.w	r2, [r7, #508]	@ 0x1fc
 800e47e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e482:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800e486:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 800e488:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e48c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800e496:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e49a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 800e4a4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e4a8:	1884      	adds	r4, r0, r2
 800e4aa:	633c      	str	r4, [r7, #48]	@ 0x30
 800e4ac:	eb41 0303 	adc.w	r3, r1, r3
 800e4b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e4b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800e4c0:	e9c3 12c4 	strd	r1, r2, [r3, #784]	@ 0x310
						handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 800e4c4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e4c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800e4d2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e4d6:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e4da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e4de:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	9301      	str	r3, [sp, #4]
 800e4e6:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800e4ea:	9300      	str	r3, [sp, #0]
 800e4ec:	6814      	ldr	r4, [r2, #0]
 800e4ee:	4602      	mov	r2, r0
 800e4f0:	460b      	mov	r3, r1
 800e4f2:	2109      	movs	r1, #9
 800e4f4:	6828      	ldr	r0, [r5, #0]
 800e4f6:	47a0      	blx	r4
					}
					
					/* Compute gravity sensor data in Q16 in g based on 6 axis quaternion in Q30 DMP format */
					inv_icm20948_augmented_sensors_get_gravity(s, gravityQ16, long_quat);
 800e4f8:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800e4fc:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800e500:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e504:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e508:	6818      	ldr	r0, [r3, #0]
 800e50a:	f7f6 fa00 	bl	800490e <inv_icm20948_augmented_sensors_get_gravity>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GRAVITY) && !skip_sensor(s, ANDROID_SENSOR_GRAVITY)) {
 800e50e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e512:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e516:	2109      	movs	r1, #9
 800e518:	6818      	ldr	r0, [r3, #0]
 800e51a:	f7f7 fcee 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e51e:	4603      	mov	r3, r0
 800e520:	2b00      	cmp	r3, #0
 800e522:	f000 8086 	beq.w	800e632 <inv_icm20948_poll_sensor+0xc16>
 800e526:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e52a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e52e:	2109      	movs	r1, #9
 800e530:	6818      	ldr	r0, [r3, #0]
 800e532:	f7fe fbff 	bl	800cd34 <skip_sensor>
 800e536:	4603      	mov	r3, r0
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d17a      	bne.n	800e632 <inv_icm20948_poll_sensor+0xc16>
						float gravity_float[3];
						/* Convert gravity data from Q16 to float format in g */
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 800e53c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e540:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	ee07 3a90 	vmov	s15, r3
 800e54a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e54e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e552:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e556:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e55a:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800e55e:	edc3 7a00 	vstr	s15, [r3]
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 800e562:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e566:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800e56a:	685b      	ldr	r3, [r3, #4]
 800e56c:	ee07 3a90 	vmov	s15, r3
 800e570:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e574:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e578:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e57c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e580:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800e584:	edc3 7a01 	vstr	s15, [r3, #4]
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 800e588:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e58c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800e590:	689b      	ldr	r3, [r3, #8]
 800e592:	ee07 3a90 	vmov	s15, r3
 800e596:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e59a:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e59e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e5a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e5a6:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800e5aa:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 800e5ae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e5b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800e5bc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e5c0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 800e5ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e5ce:	1884      	adds	r4, r0, r2
 800e5d0:	62bc      	str	r4, [r7, #40]	@ 0x28
 800e5d2:	eb41 0303 	adc.w	r3, r1, r3
 800e5d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e5d8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e5dc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	e007      	b.n	800e5f4 <inv_icm20948_poll_sensor+0xbd8>
 800e5e4:	37800000 	.word	0x37800000
 800e5e8:	00000000 	.word	0x00000000
 800e5ec:	47800000 	.word	0x47800000
 800e5f0:	4e000000 	.word	0x4e000000
 800e5f4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800e5f8:	e9c3 12d2 	strd	r1, r2, [r3, #840]	@ 0x348
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 800e5fc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e600:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800e60a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e60e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e612:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e616:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e61a:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800e61e:	9301      	str	r3, [sp, #4]
 800e620:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e624:	9300      	str	r3, [sp, #0]
 800e626:	6814      	ldr	r4, [r2, #0]
 800e628:	4602      	mov	r2, r0
 800e62a:	460b      	mov	r3, r1
 800e62c:	2110      	movs	r1, #16
 800e62e:	6828      	ldr	r0, [r5, #0]
 800e630:	47a0      	blx	r4
					}
				
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION) && !skip_sensor(s, ANDROID_SENSOR_LINEAR_ACCELERATION)) {
 800e632:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e636:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e63a:	210a      	movs	r1, #10
 800e63c:	6818      	ldr	r0, [r3, #0]
 800e63e:	f7f7 fc5c 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e642:	4603      	mov	r3, r0
 800e644:	2b00      	cmp	r3, #0
 800e646:	f000 80ea 	beq.w	800e81e <inv_icm20948_poll_sensor+0xe02>
 800e64a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e64e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e652:	210a      	movs	r1, #10
 800e654:	6818      	ldr	r0, [r3, #0]
 800e656:	f7fe fb6d 	bl	800cd34 <skip_sensor>
 800e65a:	4603      	mov	r3, r0
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	f040 80de 	bne.w	800e81e <inv_icm20948_poll_sensor+0xe02>
						float linacc_float[3];
						long linAccQ16[3];
						long accelQ16[3];

						/* Compute linear acceleration data based on accelerometer data in Q16 g and on gravity data in Q16 g */
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 800e662:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800e666:	ed1f 7a1f 	vldr	s14, [pc, #-124]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e66a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e66e:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800e672:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e67a:	db02      	blt.n	800e682 <inv_icm20948_poll_sensor+0xc66>
 800e67c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e680:	e001      	b.n	800e686 <inv_icm20948_poll_sensor+0xc6a>
 800e682:	ed5f 7a27 	vldr	s15, [pc, #-156]	@ 800e5e8 <inv_icm20948_poll_sensor+0xbcc>
 800e686:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e68a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e68e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e692:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e696:	ee17 2a90 	vmov	r2, s15
 800e69a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e69e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800e6a2:	601a      	str	r2, [r3, #0]
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 800e6a4:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800e6a8:	ed1f 7a30 	vldr	s14, [pc, #-192]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e6ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e6b0:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800e6b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e6b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6bc:	db02      	blt.n	800e6c4 <inv_icm20948_poll_sensor+0xca8>
 800e6be:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e6c2:	e001      	b.n	800e6c8 <inv_icm20948_poll_sensor+0xcac>
 800e6c4:	ed5f 7a38 	vldr	s15, [pc, #-224]	@ 800e5e8 <inv_icm20948_poll_sensor+0xbcc>
 800e6c8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e6cc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e6d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e6d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e6d8:	ee17 2a90 	vmov	r2, s15
 800e6dc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e6e0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800e6e4:	605a      	str	r2, [r3, #4]
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 800e6e6:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800e6ea:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e6ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e6f2:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800e6f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6fe:	db02      	blt.n	800e706 <inv_icm20948_poll_sensor+0xcea>
 800e700:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e704:	e001      	b.n	800e70a <inv_icm20948_poll_sensor+0xcee>
 800e706:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800e5e8 <inv_icm20948_poll_sensor+0xbcc>
 800e70a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e70e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e712:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e716:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e71a:	ee17 2a90 	vmov	r2, s15
 800e71e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e722:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800e726:	609a      	str	r2, [r3, #8]

						inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 800e728:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 800e72c:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800e730:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800e734:	4618      	mov	r0, r3
 800e736:	f7f6 f94e 	bl	80049d6 <inv_icm20948_augmented_sensors_get_linearacceleration>
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 800e73a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e73e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	ee07 3a90 	vmov	s15, r3
 800e748:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e74c:	ed5f 6a59 	vldr	s13, [pc, #-356]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e750:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e754:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e758:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800e75c:	edc3 7a00 	vstr	s15, [r3]
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 800e760:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e764:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800e768:	685b      	ldr	r3, [r3, #4]
 800e76a:	ee07 3a90 	vmov	s15, r3
 800e76e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e772:	ed5f 6a62 	vldr	s13, [pc, #-392]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e776:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e77a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e77e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800e782:	edc3 7a01 	vstr	s15, [r3, #4]
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 800e786:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e78a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800e78e:	689b      	ldr	r3, [r3, #8]
 800e790:	ee07 3a90 	vmov	s15, r3
 800e794:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e798:	ed5f 6a6c 	vldr	s13, [pc, #-432]	@ 800e5ec <inv_icm20948_poll_sensor+0xbd0>
 800e79c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e7a0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7a4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800e7a8:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 800e7ac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800e7ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800e7c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e7cc:	1884      	adds	r4, r0, r2
 800e7ce:	623c      	str	r4, [r7, #32]
 800e7d0:	eb41 0303 	adc.w	r3, r1, r3
 800e7d4:	627b      	str	r3, [r7, #36]	@ 0x24
 800e7d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800e7e4:	e9c3 12d4 	strd	r1, r2, [r3, #848]	@ 0x350
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 800e7e8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7ec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800e7f6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7fa:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e7fe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e802:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e806:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800e80a:	9301      	str	r3, [sp, #4]
 800e80c:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800e810:	9300      	str	r3, [sp, #0]
 800e812:	6814      	ldr	r4, [r2, #0]
 800e814:	4602      	mov	r2, r0
 800e816:	460b      	mov	r3, r1
 800e818:	2111      	movs	r1, #17
 800e81a:	6828      	ldr	r0, [r5, #0]
 800e81c:	47a0      	blx	r4
					}
				}
				/* 9axis orientation quaternion sample available from DMP FIFO */
				if (header & QUAT9_SET) {
 800e81e:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800e822:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e826:	2b00      	cmp	r3, #0
 800e828:	f000 8117 	beq.w	800ea5a <inv_icm20948_poll_sensor+0x103e>
					float ref_quat[4];
					/* Read 9 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_9quaternion(long_quat);
 800e82c:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800e830:	4618      	mov	r0, r3
 800e832:	f7fd fbed 	bl	800c010 <inv_icm20948_dmp_get_9quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_ROTATION_VECTOR)) {
 800e836:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e83a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e83e:	210b      	movs	r1, #11
 800e840:	6818      	ldr	r0, [r3, #0]
 800e842:	f7f7 fb5a 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e846:	4603      	mov	r3, r0
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d076      	beq.n	800e93a <inv_icm20948_poll_sensor+0xf1e>
 800e84c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e850:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e854:	210b      	movs	r1, #11
 800e856:	6818      	ldr	r0, [r3, #0]
 800e858:	f7fe fa6c 	bl	800cd34 <skip_sensor>
 800e85c:	4603      	mov	r3, r0
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d16b      	bne.n	800e93a <inv_icm20948_poll_sensor+0xf1e>
						/* and convert it from Q30 DMP format to Android format only if RV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, rv_float);
 800e862:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 800e866:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800e86a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e86e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e872:	6818      	ldr	r0, [r3, #0]
 800e874:	f7fa fbc0 	bl	8008ff8 <inv_icm20948_convert_rotation_vector>
						/* Read rotation vector heading accuracy out of DMP FIFO in Q29*/
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 800e878:	f7fd fc9c 	bl	800c1b4 <inv_icm20948_get_rv_accuracy>
 800e87c:	ee07 0a90 	vmov	s15, r0
 800e880:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e884:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 800e5f0 <inv_icm20948_poll_sensor+0xbd4>
 800e888:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e88c:	edc7 7a85 	vstr	s15, [r7, #532]	@ 0x214
						ref_quat[0] = rv_float[3];
 800e890:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 800e894:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e898:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800e89c:	601a      	str	r2, [r3, #0]
						ref_quat[1] = rv_float[0];
 800e89e:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 800e8a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8a6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800e8aa:	605a      	str	r2, [r3, #4]
						ref_quat[2] = rv_float[1];
 800e8ac:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 800e8b0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8b4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800e8b8:	609a      	str	r2, [r3, #8]
						ref_quat[3] = rv_float[2];
 800e8ba:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 800e8be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8c2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800e8c6:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 800e8c8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800e8d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 800e8e4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e8e8:	1884      	adds	r4, r0, r2
 800e8ea:	61bc      	str	r4, [r7, #24]
 800e8ec:	eb41 0303 	adc.w	r3, r1, r3
 800e8f0:	61fb      	str	r3, [r7, #28]
 800e8f2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800e900:	e9c3 12c6 	strd	r1, r2, [r3, #792]	@ 0x318
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 800e904:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e908:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800e912:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e916:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e91a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e91e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e922:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800e926:	9301      	str	r3, [sp, #4]
 800e928:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800e92c:	9300      	str	r3, [sp, #0]
 800e92e:	6814      	ldr	r4, [r2, #0]
 800e930:	4602      	mov	r2, r0
 800e932:	460b      	mov	r3, r1
 800e934:	210a      	movs	r1, #10
 800e936:	6828      	ldr	r0, [r5, #0]
 800e938:	47a0      	blx	r4
					}
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ORIENTATION) && !skip_sensor(s, ANDROID_SENSOR_ORIENTATION)) {
 800e93a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e93e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e942:	2103      	movs	r1, #3
 800e944:	6818      	ldr	r0, [r3, #0]
 800e946:	f7f7 fad8 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800e94a:	4603      	mov	r3, r0
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	f000 8084 	beq.w	800ea5a <inv_icm20948_poll_sensor+0x103e>
 800e952:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e956:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e95a:	2103      	movs	r1, #3
 800e95c:	6818      	ldr	r0, [r3, #0]
 800e95e:	f7fe f9e9 	bl	800cd34 <skip_sensor>
 800e962:	4603      	mov	r3, r0
 800e964:	2b00      	cmp	r3, #0
 800e966:	d178      	bne.n	800ea5a <inv_icm20948_poll_sensor+0x103e>
						long orientationQ16[3];
						float orientation_float[3];
						/* Compute Android-orientation sensor data based on rotation vector data in Q30 */
						inv_icm20948_augmented_sensors_get_orientation(orientationQ16, long_quat);
 800e968:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800e96c:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800e970:	4611      	mov	r1, r2
 800e972:	4618      	mov	r0, r3
 800e974:	f7f6 f86a 	bl	8004a4c <inv_icm20948_augmented_sensors_get_orientation>
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 800e978:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e97c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	ee07 3a90 	vmov	s15, r3
 800e986:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e98a:	eddf 6ad0 	vldr	s13, [pc, #832]	@ 800eccc <inv_icm20948_poll_sensor+0x12b0>
 800e98e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e992:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e996:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800e99a:	edc3 7a00 	vstr	s15, [r3]
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 800e99e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9a2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800e9a6:	685b      	ldr	r3, [r3, #4]
 800e9a8:	ee07 3a90 	vmov	s15, r3
 800e9ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e9b0:	eddf 6ac6 	vldr	s13, [pc, #792]	@ 800eccc <inv_icm20948_poll_sensor+0x12b0>
 800e9b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e9b8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9bc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800e9c0:	edc3 7a01 	vstr	s15, [r3, #4]
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 800e9c4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9c8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800e9cc:	689b      	ldr	r3, [r3, #8]
 800e9ce:	ee07 3a90 	vmov	s15, r3
 800e9d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e9d6:	eddf 6abd 	vldr	s13, [pc, #756]	@ 800eccc <inv_icm20948_poll_sensor+0x12b0>
 800e9da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e9de:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9e2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800e9e6:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 800e9ea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800e9f8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 800ea06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ea0a:	1884      	adds	r4, r0, r2
 800ea0c:	613c      	str	r4, [r7, #16]
 800ea0e:	eb41 0303 	adc.w	r3, r1, r3
 800ea12:	617b      	str	r3, [r7, #20]
 800ea14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ea22:	e9c3 12d6 	strd	r1, r2, [r3, #856]	@ 0x358
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 800ea26:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea2a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800ea34:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea38:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800ea3c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea40:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800ea44:	2300      	movs	r3, #0
 800ea46:	9301      	str	r3, [sp, #4]
 800ea48:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800ea4c:	9300      	str	r3, [sp, #0]
 800ea4e:	6814      	ldr	r4, [r2, #0]
 800ea50:	4602      	mov	r2, r0
 800ea52:	460b      	mov	r3, r1
 800ea54:	2112      	movs	r1, #18
 800ea56:	6828      	ldr	r0, [r5, #0]
 800ea58:	47a0      	blx	r4
					}
				}
				/* 6axis AM orientation quaternion sample available from DMP FIFO */
				if (header & GEOMAG_SET) {
 800ea5a:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800ea5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	f000 8087 	beq.w	800eb76 <inv_icm20948_poll_sensor+0x115a>
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 and convert it to Android format */
					inv_icm20948_dmp_get_gmrvquaternion(long_quat);
 800ea68:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	f7fd fae5 	bl	800c03c <inv_icm20948_dmp_get_gmrvquaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR)) {
 800ea72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea76:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ea7a:	2114      	movs	r1, #20
 800ea7c:	6818      	ldr	r0, [r3, #0]
 800ea7e:	f7f7 fa3c 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800ea82:	4603      	mov	r3, r0
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d076      	beq.n	800eb76 <inv_icm20948_poll_sensor+0x115a>
 800ea88:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ea90:	2114      	movs	r1, #20
 800ea92:	6818      	ldr	r0, [r3, #0]
 800ea94:	f7fe f94e 	bl	800cd34 <skip_sensor>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d16b      	bne.n	800eb76 <inv_icm20948_poll_sensor+0x115a>
						inv_icm20948_convert_rotation_vector(s, long_quat, gmrv_float);
 800ea9e:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 800eaa2:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800eaa6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eaaa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eaae:	6818      	ldr	r0, [r3, #0]
 800eab0:	f7fa faa2 	bl	8008ff8 <inv_icm20948_convert_rotation_vector>
						/* Read geomagnetic rotation vector heading accuracy out of DMP FIFO in Q29*/
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 800eab4:	f7fd fb72 	bl	800c19c <inv_icm20948_get_gmrv_accuracy>
 800eab8:	ee07 0a90 	vmov	s15, r0
 800eabc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eac0:	eddf 6a83 	vldr	s13, [pc, #524]	@ 800ecd0 <inv_icm20948_poll_sensor+0x12b4>
 800eac4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800eac8:	edc7 7a84 	vstr	s15, [r7, #528]	@ 0x210
						ref_quat[0] = gmrv_float[3];
 800eacc:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800ead0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ead4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800ead8:	601a      	str	r2, [r3, #0]
						ref_quat[1] = gmrv_float[0];
 800eada:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800eade:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eae2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800eae6:	605a      	str	r2, [r3, #4]
						ref_quat[2] = gmrv_float[1];
 800eae8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800eaec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eaf0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800eaf4:	609a      	str	r2, [r3, #8]
						ref_quat[3] = gmrv_float[2];
 800eaf6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800eafa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eafe:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800eb02:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 800eb04:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb08:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800eb12:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb16:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800eb20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eb24:	1884      	adds	r4, r0, r2
 800eb26:	60bc      	str	r4, [r7, #8]
 800eb28:	eb41 0303 	adc.w	r3, r1, r3
 800eb2c:	60fb      	str	r3, [r7, #12]
 800eb2e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800eb3c:	e9c3 12c8 	strd	r1, r2, [r3, #800]	@ 0x320
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 800eb40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800eb4e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb52:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800eb56:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb5a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800eb5e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800eb62:	9301      	str	r3, [sp, #4]
 800eb64:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800eb68:	9300      	str	r3, [sp, #0]
 800eb6a:	6814      	ldr	r4, [r2, #0]
 800eb6c:	4602      	mov	r2, r0
 800eb6e:	460b      	mov	r3, r1
 800eb70:	210b      	movs	r1, #11
 800eb72:	6828      	ldr	r0, [r5, #0]
 800eb74:	47a0      	blx	r4
								ref_quat, &gmrv_accuracy);
					}
				}
				/* Activity recognition sample available from DMP FIFO */
				if (header2 & ACT_RECOG_SET) {
 800eb76:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800eb7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	f000 80f9 	beq.w	800ed76 <inv_icm20948_poll_sensor+0x135a>
					uint16_t bac_state = 0;
 800eb84:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb88:	f5a3 72eb 	sub.w	r2, r3, #470	@ 0x1d6
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	8013      	strh	r3, [r2, #0]
					long bac_ts = 0;
 800eb90:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb94:	f5a3 72ee 	sub.w	r2, r3, #476	@ 0x1dc
 800eb98:	2300      	movs	r3, #0
 800eb9a:	6013      	str	r3, [r2, #0]
					int bac_event = 0;
 800eb9c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eba0:	f5a3 72f0 	sub.w	r2, r3, #480	@ 0x1e0
 800eba4:	2300      	movs	r3, #0
 800eba6:	6013      	str	r3, [r2, #0]
					struct bac_map{
						uint8_t act_id;
						enum inv_sensor_bac_event sensor_bac;
					} map[] = {
 800eba8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ebac:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800ebb0:	4a48      	ldr	r2, [pc, #288]	@ (800ecd4 <inv_icm20948_poll_sensor+0x12b8>)
 800ebb2:	461c      	mov	r4, r3
 800ebb4:	4613      	mov	r3, r2
 800ebb6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ebba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
						{ BAC_RUN, INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN},
						{ BAC_BIKE, INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN},
						{ BAC_STILL, INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN},
						{ BAC_TILT, INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN},
					};
					int i = 0;
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
					/* Read activity type and associated timestamp out of DMP FIFO
					activity type is a set of 2 bytes :
					- high byte indicates activity start
					- low byte indicates activity end */
					inv_icm20948_dmp_get_bac_state(&bac_state);
 800ebc4:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 800ebc8:	4618      	mov	r0, r3
 800ebca:	f7fd fa79 	bl	800c0c0 <inv_icm20948_dmp_get_bac_state>
					inv_icm20948_dmp_get_bac_ts(&bac_ts);
 800ebce:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	f7fd fa8c 	bl	800c0f0 <inv_icm20948_dmp_get_bac_ts>
					//Map according to dmp bac events
					for(i = 0; i < 6; i++) {
 800ebd8:	2300      	movs	r3, #0
 800ebda:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800ebde:	e0c5      	b.n	800ed6c <inv_icm20948_poll_sensor+0x1350>
						if ((bac_state >> 8) & map[i].act_id){
 800ebe0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ebe4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800ebe8:	881b      	ldrh	r3, [r3, #0]
 800ebea:	0a1b      	lsrs	r3, r3, #8
 800ebec:	b29b      	uxth	r3, r3
 800ebee:	4619      	mov	r1, r3
 800ebf0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ebf4:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800ebf8:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800ebfc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ec00:	400b      	ands	r3, r1
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d068      	beq.n	800ecd8 <inv_icm20948_poll_sensor+0x12bc>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800ec06:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec0a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ec0e:	6818      	ldr	r0, [r3, #0]
 800ec10:	f7f8 ff56 	bl	8007ac0 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800ec14:	4603      	mov	r3, r0
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d029      	beq.n	800ec6e <inv_icm20948_poll_sensor+0x1252>
								/* Start detected */
								bac_event = map[i].sensor_bac;
 800ec1a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec1e:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800ec22:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800ec26:	005b      	lsls	r3, r3, #1
 800ec28:	4413      	add	r3, r2
 800ec2a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800ec2e:	461a      	mov	r2, r3
 800ec30:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec34:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800ec38:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800ec3a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800ec48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec4c:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800ec50:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec54:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800ec58:	2300      	movs	r3, #0
 800ec5a:	9301      	str	r3, [sp, #4]
 800ec5c:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800ec60:	9300      	str	r3, [sp, #0]
 800ec62:	6814      	ldr	r4, [r2, #0]
 800ec64:	4602      	mov	r2, r0
 800ec66:	460b      	mov	r3, r1
 800ec68:	2106      	movs	r1, #6
 800ec6a:	6828      	ldr	r0, [r5, #0]
 800ec6c:	47a0      	blx	r4
							}
							//build event TILT only if enabled
							if((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 800ec6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec72:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800ec76:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800ec7a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ec7e:	2b10      	cmp	r3, #16
 800ec80:	d16f      	bne.n	800ed62 <inv_icm20948_poll_sensor+0x1346>
 800ec82:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ec8a:	2129      	movs	r1, #41	@ 0x29
 800ec8c:	6818      	ldr	r0, [r3, #0]
 800ec8e:	f7f7 f934 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800ec92:	4603      	mov	r3, r0
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d064      	beq.n	800ed62 <inv_icm20948_poll_sensor+0x1346>
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 800ec98:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ec9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	e9d3 01d0 	ldrd	r0, r1, [r3, #832]	@ 0x340
 800eca6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ecaa:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800ecae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ecb2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	9301      	str	r3, [sp, #4]
 800ecba:	2300      	movs	r3, #0
 800ecbc:	9300      	str	r3, [sp, #0]
 800ecbe:	6814      	ldr	r4, [r2, #0]
 800ecc0:	4602      	mov	r2, r0
 800ecc2:	460b      	mov	r3, r1
 800ecc4:	210f      	movs	r1, #15
 800ecc6:	6828      	ldr	r0, [r5, #0]
 800ecc8:	47a0      	blx	r4
 800ecca:	e04a      	b.n	800ed62 <inv_icm20948_poll_sensor+0x1346>
 800eccc:	47800000 	.word	0x47800000
 800ecd0:	4e000000 	.word	0x4e000000
 800ecd4:	0801b10c 	.word	0x0801b10c
						}
						/* Check if bit tilt is set for activity end byte */
						else if (bac_state & map[i].act_id) {
 800ecd8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ecdc:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800ece0:	881b      	ldrh	r3, [r3, #0]
 800ece2:	4619      	mov	r1, r3
 800ece4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ece8:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800ecec:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800ecf0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ecf4:	400b      	ands	r3, r1
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d033      	beq.n	800ed62 <inv_icm20948_poll_sensor+0x1346>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800ecfa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ecfe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ed02:	6818      	ldr	r0, [r3, #0]
 800ed04:	f7f8 fedc 	bl	8007ac0 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800ed08:	4603      	mov	r3, r0
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d029      	beq.n	800ed62 <inv_icm20948_poll_sensor+0x1346>
								/* End detected */
								bac_event = -map[i].sensor_bac;
 800ed0e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ed12:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800ed16:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800ed1a:	005b      	lsls	r3, r3, #1
 800ed1c:	4413      	add	r3, r2
 800ed1e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800ed22:	425a      	negs	r2, r3
 800ed24:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ed28:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800ed2c:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800ed2e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ed32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800ed3c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ed40:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800ed44:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ed48:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	9301      	str	r3, [sp, #4]
 800ed50:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800ed54:	9300      	str	r3, [sp, #0]
 800ed56:	6814      	ldr	r4, [r2, #0]
 800ed58:	4602      	mov	r2, r0
 800ed5a:	460b      	mov	r3, r1
 800ed5c:	2106      	movs	r1, #6
 800ed5e:	6828      	ldr	r0, [r5, #0]
 800ed60:	47a0      	blx	r4
					for(i = 0; i < 6; i++) {
 800ed62:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800ed66:	3301      	adds	r3, #1
 800ed68:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800ed6c:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800ed70:	2b05      	cmp	r3, #5
 800ed72:	f77f af35 	ble.w	800ebe0 <inv_icm20948_poll_sensor+0x11c4>
							}
						}
					}
				}
				/* Pickup sample available from DMP FIFO */
				if (header2 & FLIP_PICKUP_SET) {
 800ed76:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800ed7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d01e      	beq.n	800edc0 <inv_icm20948_poll_sensor+0x13a4>
					/* Read pickup type and associated timestamp out of DMP FIFO */
					inv_icm20948_dmp_get_flip_pickup_state(&pickup_state);
 800ed82:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800ed86:	4618      	mov	r0, r3
 800ed88:	f7fd f9ca 	bl	800c120 <inv_icm20948_dmp_get_flip_pickup_state>
					handler(context, INV_ICM20948_SENSOR_FLIP_PICKUP, s->timestamp[INV_ICM20948_SENSOR_FLIP_PICKUP], &pickup_state, 0);
 800ed8c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ed90:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	e9d3 01ce 	ldrd	r0, r1, [r3, #824]	@ 0x338
 800ed9a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ed9e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800eda2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eda6:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800edaa:	2300      	movs	r3, #0
 800edac:	9301      	str	r3, [sp, #4]
 800edae:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800edb2:	9300      	str	r3, [sp, #0]
 800edb4:	6814      	ldr	r4, [r2, #0]
 800edb6:	4602      	mov	r2, r0
 800edb8:	460b      	mov	r3, r1
 800edba:	210e      	movs	r1, #14
 800edbc:	6828      	ldr	r0, [r5, #0]
 800edbe:	47a0      	blx	r4
				}
                                
            	/* Step detector available from DMP FIFO and step counter sensor is enabled*/
				// If step detector enabled => step counter started too 
				// So don't watch the step counter data if the user doesn't start the sensor
				if((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER))) {
 800edc0:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800edc4:	f003 0310 	and.w	r3, r3, #16
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d065      	beq.n	800ee98 <inv_icm20948_poll_sensor+0x147c>
 800edcc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800edd0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800edd4:	2113      	movs	r1, #19
 800edd6:	6818      	ldr	r0, [r3, #0]
 800edd8:	f7f7 f88f 	bl	8005efa <inv_icm20948_ctrl_androidSensor_enabled>
 800eddc:	4603      	mov	r3, r0
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d05a      	beq.n	800ee98 <inv_icm20948_poll_sensor+0x147c>
					unsigned long steps;
					unsigned long lsteps;
					uint64_t stepc = 0;
 800ede2:	f04f 0200 	mov.w	r2, #0
 800ede6:	f04f 0300 	mov.w	r3, #0
 800edea:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
					/* Read amount of steps counted out of DMP FIFO and notify them only if updated */
					dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 800edee:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800edf2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800edf6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800edfa:	4611      	mov	r1, r2
 800edfc:	6818      	ldr	r0, [r3, #0]
 800edfe:	f7fb fee2 	bl	800abc6 <dmp_icm20948_get_pedometer_num_of_steps>
					// need to subtract the steps accumulated while Step Counter sensor is not active.
					steps = lsteps - s->sStepCounterToBeSubtracted;
 800ee02:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ee06:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800ee0a:	681a      	ldr	r2, [r3, #0]
 800ee0c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ee10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ee1a:	1ad3      	subs	r3, r2, r3
 800ee1c:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
					stepc = steps;
 800ee20:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800ee24:	2200      	movs	r2, #0
 800ee26:	603b      	str	r3, [r7, #0]
 800ee28:	607a      	str	r2, [r7, #4]
 800ee2a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800ee2e:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
					if(stepc != s->sOldSteps) {
 800ee32:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ee36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ee40:	2200      	movs	r2, #0
 800ee42:	469a      	mov	sl, r3
 800ee44:	4693      	mov	fp, r2
 800ee46:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800ee4a:	459b      	cmp	fp, r3
 800ee4c:	bf08      	it	eq
 800ee4e:	4592      	cmpeq	sl, r2
 800ee50:	d022      	beq.n	800ee98 <inv_icm20948_poll_sensor+0x147c>
						s->sOldSteps = steps;
 800ee52:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ee56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ee5a:	681a      	ldr	r2, [r3, #0]
 800ee5c:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800ee60:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
						handler(context, INV_ICM20948_SENSOR_STEP_COUNTER, s->timestamp[INV_ICM20948_SENSOR_STEP_COUNTER], &stepc, 0);
 800ee64:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ee68:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	e9d3 01c2 	ldrd	r0, r1, [r3, #776]	@ 0x308
 800ee72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ee76:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800ee7a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ee7e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800ee82:	2300      	movs	r3, #0
 800ee84:	9301      	str	r3, [sp, #4]
 800ee86:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800ee8a:	9300      	str	r3, [sp, #0]
 800ee8c:	6814      	ldr	r4, [r2, #0]
 800ee8e:	4602      	mov	r2, r0
 800ee90:	460b      	mov	r3, r1
 800ee92:	2108      	movs	r1, #8
 800ee94:	6828      	ldr	r0, [r5, #0]
 800ee96:	47a0      	blx	r4
			while(total_sample_cnt--) {
 800ee98:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 800ee9c:	1e53      	subs	r3, r2, #1
 800ee9e:	b29b      	uxth	r3, r3
 800eea0:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
 800eea4:	2a00      	cmp	r2, #0
 800eea6:	f47e ae36 	bne.w	800db16 <inv_icm20948_poll_sensor+0xfa>
 800eeaa:	e000      	b.n	800eeae <inv_icm20948_poll_sensor+0x1492>
					break;
 800eeac:	bf00      	nop
					}
				}          
			}
		} while(data_left_in_fifo);
 800eeae:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	f47e ae18 	bne.w	800dae8 <inv_icm20948_poll_sensor+0xcc>
 800eeb8:	e000      	b.n	800eebc <inv_icm20948_poll_sensor+0x14a0>
				break;
 800eeba:	bf00      	nop

		/* SMD detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_2) { 
 800eebc:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800eec0:	b29b      	uxth	r3, r3
 800eec2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d01d      	beq.n	800ef06 <inv_icm20948_poll_sensor+0x14ea>
			uint8_t event = 0;
 800eeca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eece:	f2a3 13f9 	subw	r3, r3, #505	@ 0x1f9
 800eed2:	2200      	movs	r2, #0
 800eed4:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 800eed6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eeda:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	e9d3 23cc 	ldrd	r2, r3, [r3, #816]	@ 0x330
 800eee4:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800eee8:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800eeec:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800eef0:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800eef4:	2400      	movs	r4, #0
 800eef6:	9401      	str	r4, [sp, #4]
 800eef8:	f107 0487 	add.w	r4, r7, #135	@ 0x87
 800eefc:	9400      	str	r4, [sp, #0]
 800eefe:	680c      	ldr	r4, [r1, #0]
 800ef00:	210d      	movs	r1, #13
 800ef02:	6800      	ldr	r0, [r0, #0]
 800ef04:	47a0      	blx	r4
		}
		/* Step detector triggered by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_3) {
 800ef06:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800ef0a:	b29b      	uxth	r3, r3
 800ef0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d01d      	beq.n	800ef50 <inv_icm20948_poll_sensor+0x1534>
			uint8_t event = 0;
 800ef14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ef18:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 800ef20:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ef24:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	e9d3 23c0 	ldrd	r2, r3, [r3, #768]	@ 0x300
 800ef2e:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800ef32:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800ef36:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800ef3a:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800ef3e:	2400      	movs	r4, #0
 800ef40:	9401      	str	r4, [sp, #4]
 800ef42:	f107 0486 	add.w	r4, r7, #134	@ 0x86
 800ef46:	9400      	str	r4, [sp, #0]
 800ef48:	680c      	ldr	r4, [r1, #0]
 800ef4a:	2107      	movs	r1, #7
 800ef4c:	6800      	ldr	r0, [r0, #0]
 800ef4e:	47a0      	blx	r4
		}
		/* Bring to see detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_5) {
 800ef50:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800ef54:	b29b      	uxth	r3, r3
 800ef56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d01d      	beq.n	800ef9a <inv_icm20948_poll_sensor+0x157e>
			uint8_t event = 0;
 800ef5e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ef62:	f2a3 13fb 	subw	r3, r3, #507	@ 0x1fb
 800ef66:	2200      	movs	r2, #0
 800ef68:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 800ef6a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ef6e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	e9d3 23d8 	ldrd	r2, r3, [r3, #864]	@ 0x360
 800ef78:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800ef7c:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800ef80:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800ef84:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800ef88:	2400      	movs	r4, #0
 800ef8a:	9401      	str	r4, [sp, #4]
 800ef8c:	f107 0485 	add.w	r4, r7, #133	@ 0x85
 800ef90:	9400      	str	r4, [sp, #0]
 800ef92:	680c      	ldr	r4, [r1, #0]
 800ef94:	2113      	movs	r1, #19
 800ef96:	6800      	ldr	r0, [r0, #0]
 800ef98:	47a0      	blx	r4
		}
	}
	
	/* Sometimes, the chip can be put in sleep mode even if there is data in the FIFO. If we poll at this moment, the transport layer will wake-up the chip, but never put it back in sleep. */
	if (s->mems_put_to_sleep) {
 800ef9a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ef9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d006      	beq.n	800efba <inv_icm20948_poll_sensor+0x159e>
		inv_icm20948_sleep_mems(s);
 800efac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800efb0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800efb4:	6818      	ldr	r0, [r3, #0]
 800efb6:	f7f9 f861 	bl	800807c <inv_icm20948_sleep_mems>
	}
	
	return 0;
 800efba:	2300      	movs	r3, #0
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	f507 7720 	add.w	r7, r7, #640	@ 0x280
 800efc2:	46bd      	mov	sp, r7
 800efc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800efc8 <inv_icm20948_serif_read_reg>:
	return s->max_write;
}

static inline int inv_icm20948_serif_read_reg(struct inv_icm20948_serif * s,
		uint8_t reg, uint8_t * buf, uint32_t len)
{
 800efc8:	b590      	push	{r4, r7, lr}
 800efca:	b085      	sub	sp, #20
 800efcc:	af00      	add	r7, sp, #0
 800efce:	60f8      	str	r0, [r7, #12]
 800efd0:	607a      	str	r2, [r7, #4]
 800efd2:	603b      	str	r3, [r7, #0]
 800efd4:	460b      	mov	r3, r1
 800efd6:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d105      	bne.n	800efea <inv_icm20948_serif_read_reg+0x22>
 800efde:	4b10      	ldr	r3, [pc, #64]	@ (800f020 <inv_icm20948_serif_read_reg+0x58>)
 800efe0:	4a10      	ldr	r2, [pc, #64]	@ (800f024 <inv_icm20948_serif_read_reg+0x5c>)
 800efe2:	214e      	movs	r1, #78	@ 0x4e
 800efe4:	4810      	ldr	r0, [pc, #64]	@ (800f028 <inv_icm20948_serif_read_reg+0x60>)
 800efe6:	f004 f853 	bl	8013090 <__assert_func>

	if(len > s->max_read)
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	68db      	ldr	r3, [r3, #12]
 800efee:	683a      	ldr	r2, [r7, #0]
 800eff0:	429a      	cmp	r2, r3
 800eff2:	d902      	bls.n	800effa <inv_icm20948_serif_read_reg+0x32>
		return INV_ERROR_SIZE;
 800eff4:	f06f 0304 	mvn.w	r3, #4
 800eff8:	e00e      	b.n	800f018 <inv_icm20948_serif_read_reg+0x50>

	if(s->read_reg(s->context, reg, buf, len) != 0)
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	685c      	ldr	r4, [r3, #4]
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	6818      	ldr	r0, [r3, #0]
 800f002:	7af9      	ldrb	r1, [r7, #11]
 800f004:	683b      	ldr	r3, [r7, #0]
 800f006:	687a      	ldr	r2, [r7, #4]
 800f008:	47a0      	blx	r4
 800f00a:	4603      	mov	r3, r0
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d002      	beq.n	800f016 <inv_icm20948_serif_read_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800f010:	f06f 0302 	mvn.w	r3, #2
 800f014:	e000      	b.n	800f018 <inv_icm20948_serif_read_reg+0x50>

	return 0;
 800f016:	2300      	movs	r3, #0
}
 800f018:	4618      	mov	r0, r3
 800f01a:	3714      	adds	r7, #20
 800f01c:	46bd      	mov	sp, r7
 800f01e:	bd90      	pop	{r4, r7, pc}
 800f020:	0801b118 	.word	0x0801b118
 800f024:	0801ece0 	.word	0x0801ece0
 800f028:	0801b11c 	.word	0x0801b11c

0800f02c <inv_icm20948_serif_write_reg>:

static inline int inv_icm20948_serif_write_reg(struct inv_icm20948_serif * s,
		uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800f02c:	b590      	push	{r4, r7, lr}
 800f02e:	b085      	sub	sp, #20
 800f030:	af00      	add	r7, sp, #0
 800f032:	60f8      	str	r0, [r7, #12]
 800f034:	607a      	str	r2, [r7, #4]
 800f036:	603b      	str	r3, [r7, #0]
 800f038:	460b      	mov	r3, r1
 800f03a:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d105      	bne.n	800f04e <inv_icm20948_serif_write_reg+0x22>
 800f042:	4b10      	ldr	r3, [pc, #64]	@ (800f084 <inv_icm20948_serif_write_reg+0x58>)
 800f044:	4a10      	ldr	r2, [pc, #64]	@ (800f088 <inv_icm20948_serif_write_reg+0x5c>)
 800f046:	215c      	movs	r1, #92	@ 0x5c
 800f048:	4810      	ldr	r0, [pc, #64]	@ (800f08c <inv_icm20948_serif_write_reg+0x60>)
 800f04a:	f004 f821 	bl	8013090 <__assert_func>

	if(len > s->max_write)
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	691b      	ldr	r3, [r3, #16]
 800f052:	683a      	ldr	r2, [r7, #0]
 800f054:	429a      	cmp	r2, r3
 800f056:	d902      	bls.n	800f05e <inv_icm20948_serif_write_reg+0x32>
		return INV_ERROR_SIZE;
 800f058:	f06f 0304 	mvn.w	r3, #4
 800f05c:	e00e      	b.n	800f07c <inv_icm20948_serif_write_reg+0x50>

	if(s->write_reg(s->context, reg, buf, len) != 0)
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	689c      	ldr	r4, [r3, #8]
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	6818      	ldr	r0, [r3, #0]
 800f066:	7af9      	ldrb	r1, [r7, #11]
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	687a      	ldr	r2, [r7, #4]
 800f06c:	47a0      	blx	r4
 800f06e:	4603      	mov	r3, r0
 800f070:	2b00      	cmp	r3, #0
 800f072:	d002      	beq.n	800f07a <inv_icm20948_serif_write_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800f074:	f06f 0302 	mvn.w	r3, #2
 800f078:	e000      	b.n	800f07c <inv_icm20948_serif_write_reg+0x50>

	return 0;
 800f07a:	2300      	movs	r3, #0
}
 800f07c:	4618      	mov	r0, r3
 800f07e:	3714      	adds	r7, #20
 800f080:	46bd      	mov	sp, r7
 800f082:	bd90      	pop	{r4, r7, pc}
 800f084:	0801b118 	.word	0x0801b118
 800f088:	0801ecfc 	.word	0x0801ecfc
 800f08c:	0801b11c 	.word	0x0801b11c

0800f090 <inv_icm20948_read_reg>:
#include "Icm20948.h"

struct inv_icm20948 * icm20948_instance;

int inv_icm20948_read_reg(struct inv_icm20948 * s, uint8_t reg,	uint8_t * buf, uint32_t len)
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b084      	sub	sp, #16
 800f094:	af00      	add	r7, sp, #0
 800f096:	60f8      	str	r0, [r7, #12]
 800f098:	607a      	str	r2, [r7, #4]
 800f09a:	603b      	str	r3, [r7, #0]
 800f09c:	460b      	mov	r3, r1
 800f09e:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_read_reg(&s->serif, reg, buf, len);
 800f0a0:	68f8      	ldr	r0, [r7, #12]
 800f0a2:	7af9      	ldrb	r1, [r7, #11]
 800f0a4:	683b      	ldr	r3, [r7, #0]
 800f0a6:	687a      	ldr	r2, [r7, #4]
 800f0a8:	f7ff ff8e 	bl	800efc8 <inv_icm20948_serif_read_reg>
 800f0ac:	4603      	mov	r3, r0
}
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	3710      	adds	r7, #16
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	bd80      	pop	{r7, pc}

0800f0b6 <inv_icm20948_write_reg>:

int inv_icm20948_write_reg(struct inv_icm20948 * s, uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800f0b6:	b580      	push	{r7, lr}
 800f0b8:	b084      	sub	sp, #16
 800f0ba:	af00      	add	r7, sp, #0
 800f0bc:	60f8      	str	r0, [r7, #12]
 800f0be:	607a      	str	r2, [r7, #4]
 800f0c0:	603b      	str	r3, [r7, #0]
 800f0c2:	460b      	mov	r3, r1
 800f0c4:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_write_reg(&s->serif, reg, buf, len);
 800f0c6:	68f8      	ldr	r0, [r7, #12]
 800f0c8:	7af9      	ldrb	r1, [r7, #11]
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	687a      	ldr	r2, [r7, #4]
 800f0ce:	f7ff ffad 	bl	800f02c <inv_icm20948_serif_write_reg>
 800f0d2:	4603      	mov	r3, r0
}
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	3710      	adds	r7, #16
 800f0d8:	46bd      	mov	sp, r7
 800f0da:	bd80      	pop	{r7, pc}

0800f0dc <inv_icm20948_sleep_100us>:

void inv_icm20948_sleep_100us(unsigned long nHowMany100MicroSecondsToSleep)  // time in 100 us
{
 800f0dc:	b580      	push	{r7, lr}
 800f0de:	b082      	sub	sp, #8
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	6078      	str	r0, [r7, #4]
	inv_icm20948_sleep_us(nHowMany100MicroSecondsToSleep * 100);
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	2264      	movs	r2, #100	@ 0x64
 800f0e8:	fb02 f303 	mul.w	r3, r2, r3
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	f7f4 f883 	bl	80031f8 <inv_icm20948_sleep_us>
}
 800f0f2:	bf00      	nop
 800f0f4:	3708      	adds	r7, #8
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}

0800f0fa <inv_icm20948_transport_init>:
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"
#include "Icm20948DataBaseControl.h"

void inv_icm20948_transport_init(struct inv_icm20948 * s)
{
 800f0fa:	b480      	push	{r7}
 800f0fc:	b083      	sub	sp, #12
 800f0fe:	af00      	add	r7, sp, #0
 800f100:	6078      	str	r0, [r7, #4]
	s->lastBank = 0x7E;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	227e      	movs	r2, #126	@ 0x7e
 800f106:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db
	s->lLastBankSelected = 0xFF;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	22ff      	movs	r2, #255	@ 0xff
 800f10e:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
}
 800f112:	bf00      	nop
 800f114:	370c      	adds	r7, #12
 800f116:	46bd      	mov	sp, r7
 800f118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11c:	4770      	bx	lr

0800f11e <check_reg_access_lp_disable>:

static uint8_t check_reg_access_lp_disable(struct inv_icm20948 * s, unsigned short reg)
{
 800f11e:	b580      	push	{r7, lr}
 800f120:	b082      	sub	sp, #8
 800f122:	af00      	add	r7, sp, #0
 800f124:	6078      	str	r0, [r7, #4]
 800f126:	460b      	mov	r3, r1
 800f128:	807b      	strh	r3, [r7, #2]
	switch(reg){
 800f12a:	887b      	ldrh	r3, [r7, #2]
 800f12c:	2b7f      	cmp	r3, #127	@ 0x7f
 800f12e:	dc1c      	bgt.n	800f16a <check_reg_access_lp_disable+0x4c>
 800f130:	2b7e      	cmp	r3, #126	@ 0x7e
 800f132:	da18      	bge.n	800f166 <check_reg_access_lp_disable+0x48>
 800f134:	2b76      	cmp	r3, #118	@ 0x76
 800f136:	d016      	beq.n	800f166 <check_reg_access_lp_disable+0x48>
 800f138:	2b76      	cmp	r3, #118	@ 0x76
 800f13a:	dc16      	bgt.n	800f16a <check_reg_access_lp_disable+0x4c>
 800f13c:	2b72      	cmp	r3, #114	@ 0x72
 800f13e:	dc14      	bgt.n	800f16a <check_reg_access_lp_disable+0x4c>
 800f140:	2b70      	cmp	r3, #112	@ 0x70
 800f142:	da0b      	bge.n	800f15c <check_reg_access_lp_disable+0x3e>
 800f144:	2b19      	cmp	r3, #25
 800f146:	dc10      	bgt.n	800f16a <check_reg_access_lp_disable+0x4c>
 800f148:	2b18      	cmp	r3, #24
 800f14a:	da0c      	bge.n	800f166 <check_reg_access_lp_disable+0x48>
 800f14c:	2b07      	cmp	r3, #7
 800f14e:	dc02      	bgt.n	800f156 <check_reg_access_lp_disable+0x38>
 800f150:	2b05      	cmp	r3, #5
 800f152:	da03      	bge.n	800f15c <check_reg_access_lp_disable+0x3e>
		case REG_INT_STATUS:     /** (BANK_0 | 0x19) */
		case REG_DMP_INT_STATUS: /** (BANK_0 | 0x18) */
			return 0;
			break;
		default:
			break;
 800f154:	e009      	b.n	800f16a <check_reg_access_lp_disable+0x4c>
 800f156:	3b0f      	subs	r3, #15
	switch(reg){
 800f158:	2b01      	cmp	r3, #1
 800f15a:	d806      	bhi.n	800f16a <check_reg_access_lp_disable+0x4c>
			return inv_icm20948_ctrl_get_batch_mode_status(s);
 800f15c:	6878      	ldr	r0, [r7, #4]
 800f15e:	f7f8 fbf2 	bl	8007946 <inv_icm20948_ctrl_get_batch_mode_status>
 800f162:	4603      	mov	r3, r0
 800f164:	e003      	b.n	800f16e <check_reg_access_lp_disable+0x50>
			return 0;
 800f166:	2300      	movs	r3, #0
 800f168:	e001      	b.n	800f16e <check_reg_access_lp_disable+0x50>
			break;
 800f16a:	bf00      	nop
    }
    return 1;
 800f16c:	2301      	movs	r3, #1
}
 800f16e:	4618      	mov	r0, r3
 800f170:	3708      	adds	r7, #8
 800f172:	46bd      	mov	sp, r7
 800f174:	bd80      	pop	{r7, pc}

0800f176 <inv_set_bank>:
*  @param[in]  register bank number
*  @return     0 if successful.
*/

static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
{
 800f176:	b580      	push	{r7, lr}
 800f178:	b084      	sub	sp, #16
 800f17a:	af00      	add	r7, sp, #0
 800f17c:	6078      	str	r0, [r7, #4]
 800f17e:	460b      	mov	r3, r1
 800f180:	70fb      	strb	r3, [r7, #3]
	int result;
    //if bank reg was set before, just return
    if(bank==s->lastBank) 
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	f893 34db 	ldrb.w	r3, [r3, #1243]	@ 0x4db
 800f188:	78fa      	ldrb	r2, [r7, #3]
 800f18a:	429a      	cmp	r2, r3
 800f18c:	d101      	bne.n	800f192 <inv_set_bank+0x1c>
        return 0;
 800f18e:	2300      	movs	r3, #0
 800f190:	e031      	b.n	800f1f6 <inv_set_bank+0x80>
    else 
        s->lastBank = bank;
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	78fa      	ldrb	r2, [r7, #3]
 800f196:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db

    result = inv_icm20948_read_reg(s, REG_BANK_SEL, &s->reg, 1);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	217f      	movs	r1, #127	@ 0x7f
 800f1a4:	6878      	ldr	r0, [r7, #4]
 800f1a6:	f7ff ff73 	bl	800f090 <inv_icm20948_read_reg>
 800f1aa:	60f8      	str	r0, [r7, #12]

    if (result)
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d001      	beq.n	800f1b6 <inv_set_bank+0x40>
		return result;
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	e01f      	b.n	800f1f6 <inv_set_bank+0x80>
    
	s->reg &= 0xce;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800f1bc:	f023 0331 	bic.w	r3, r3, #49	@ 0x31
 800f1c0:	b2da      	uxtb	r2, r3
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
	s->reg |= (bank << 4);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800f1ce:	b25a      	sxtb	r2, r3
 800f1d0:	78fb      	ldrb	r3, [r7, #3]
 800f1d2:	011b      	lsls	r3, r3, #4
 800f1d4:	b25b      	sxtb	r3, r3
 800f1d6:	4313      	orrs	r3, r2
 800f1d8:	b25b      	sxtb	r3, r3
 800f1da:	b2da      	uxtb	r2, r3
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
    result = inv_icm20948_write_reg(s, REG_BANK_SEL, &s->reg, 1);
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800f1e8:	2301      	movs	r3, #1
 800f1ea:	217f      	movs	r1, #127	@ 0x7f
 800f1ec:	6878      	ldr	r0, [r7, #4]
 800f1ee:	f7ff ff62 	bl	800f0b6 <inv_icm20948_write_reg>
 800f1f2:	60f8      	str	r0, [r7, #12]

	return result;
 800f1f4:	68fb      	ldr	r3, [r7, #12]
}
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	3710      	adds	r7, #16
 800f1fa:	46bd      	mov	sp, r7
 800f1fc:	bd80      	pop	{r7, pc}

0800f1fe <inv_icm20948_write_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, const unsigned char *data)
{
 800f1fe:	b580      	push	{r7, lr}
 800f200:	b088      	sub	sp, #32
 800f202:	af00      	add	r7, sp, #0
 800f204:	60f8      	str	r0, [r7, #12]
 800f206:	607a      	str	r2, [r7, #4]
 800f208:	603b      	str	r3, [r7, #0]
 800f20a:	460b      	mov	r3, r1
 800f20c:	817b      	strh	r3, [r7, #10]
    int result = 0;
 800f20e:	2300      	movs	r3, #0
 800f210:	61fb      	str	r3, [r7, #28]
	unsigned int bytesWrite = 0;
 800f212:	2300      	movs	r3, #0
 800f214:	61bb      	str	r3, [r7, #24]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800f216:	897b      	ldrh	r3, [r7, #10]
 800f218:	b2db      	uxtb	r3, r3
 800f21a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f21e:	75fb      	strb	r3, [r7, #23]

    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800f220:	68f8      	ldr	r0, [r7, #12]
 800f222:	f7f8 fecb 	bl	8007fbc <inv_icm20948_get_chip_power_state>
 800f226:	4603      	mov	r3, r0
 800f228:	75bb      	strb	r3, [r7, #22]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800f22a:	7dbb      	ldrb	r3, [r7, #22]
 800f22c:	f003 0301 	and.w	r3, r3, #1
 800f230:	2b00      	cmp	r3, #0
 800f232:	d105      	bne.n	800f240 <inv_icm20948_write_mems_reg+0x42>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800f234:	2201      	movs	r2, #1
 800f236:	2101      	movs	r1, #1
 800f238:	68f8      	ldr	r0, [r7, #12]
 800f23a:	f7f8 fe15 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f23e:	61f8      	str	r0, [r7, #28]

    if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be disabled   
 800f240:	897b      	ldrh	r3, [r7, #10]
 800f242:	4619      	mov	r1, r3
 800f244:	68f8      	ldr	r0, [r7, #12]
 800f246:	f7ff ff6a 	bl	800f11e <check_reg_access_lp_disable>
 800f24a:	4603      	mov	r3, r0
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d008      	beq.n	800f262 <inv_icm20948_write_mems_reg+0x64>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800f250:	2200      	movs	r2, #0
 800f252:	2102      	movs	r1, #2
 800f254:	68f8      	ldr	r0, [r7, #12]
 800f256:	f7f8 fe07 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f25a:	4602      	mov	r2, r0
 800f25c:	69fb      	ldr	r3, [r7, #28]
 800f25e:	4313      	orrs	r3, r2
 800f260:	61fb      	str	r3, [r7, #28]

    result |= inv_set_bank(s, reg >> 7);
 800f262:	897b      	ldrh	r3, [r7, #10]
 800f264:	09db      	lsrs	r3, r3, #7
 800f266:	b29b      	uxth	r3, r3
 800f268:	b2db      	uxtb	r3, r3
 800f26a:	4619      	mov	r1, r3
 800f26c:	68f8      	ldr	r0, [r7, #12]
 800f26e:	f7ff ff82 	bl	800f176 <inv_set_bank>
 800f272:	4602      	mov	r2, r0
 800f274:	69fb      	ldr	r3, [r7, #28]
 800f276:	4313      	orrs	r3, r2
 800f278:	61fb      	str	r3, [r7, #28]
    
	while (bytesWrite<length) 
 800f27a:	e01f      	b.n	800f2bc <inv_icm20948_write_mems_reg+0xbe>
	{
		int thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWrite);
 800f27c:	687a      	ldr	r2, [r7, #4]
 800f27e:	69bb      	ldr	r3, [r7, #24]
 800f280:	1ad3      	subs	r3, r2, r3
 800f282:	2b10      	cmp	r3, #16
 800f284:	bf28      	it	cs
 800f286:	2310      	movcs	r3, #16
 800f288:	613b      	str	r3, [r7, #16]
        
        result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 800f28a:	69bb      	ldr	r3, [r7, #24]
 800f28c:	b2da      	uxtb	r2, r3
 800f28e:	7dfb      	ldrb	r3, [r7, #23]
 800f290:	4413      	add	r3, r2
 800f292:	b2d9      	uxtb	r1, r3
 800f294:	683a      	ldr	r2, [r7, #0]
 800f296:	69bb      	ldr	r3, [r7, #24]
 800f298:	441a      	add	r2, r3
 800f29a:	693b      	ldr	r3, [r7, #16]
 800f29c:	68f8      	ldr	r0, [r7, #12]
 800f29e:	f7ff ff0a 	bl	800f0b6 <inv_icm20948_write_reg>
 800f2a2:	4602      	mov	r2, r0
 800f2a4:	69fb      	ldr	r3, [r7, #28]
 800f2a6:	4313      	orrs	r3, r2
 800f2a8:	61fb      	str	r3, [r7, #28]

		if (result)
 800f2aa:	69fb      	ldr	r3, [r7, #28]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d001      	beq.n	800f2b4 <inv_icm20948_write_mems_reg+0xb6>
			return result;
 800f2b0:	69fb      	ldr	r3, [r7, #28]
 800f2b2:	e019      	b.n	800f2e8 <inv_icm20948_write_mems_reg+0xea>
        
		bytesWrite += thisLen;
 800f2b4:	693b      	ldr	r3, [r7, #16]
 800f2b6:	69ba      	ldr	r2, [r7, #24]
 800f2b8:	4413      	add	r3, r2
 800f2ba:	61bb      	str	r3, [r7, #24]
	while (bytesWrite<length) 
 800f2bc:	69ba      	ldr	r2, [r7, #24]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	429a      	cmp	r2, r3
 800f2c2:	d3db      	bcc.n	800f27c <inv_icm20948_write_mems_reg+0x7e>
	}

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800f2c4:	897b      	ldrh	r3, [r7, #10]
 800f2c6:	4619      	mov	r1, r3
 800f2c8:	68f8      	ldr	r0, [r7, #12]
 800f2ca:	f7ff ff28 	bl	800f11e <check_reg_access_lp_disable>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d008      	beq.n	800f2e6 <inv_icm20948_write_mems_reg+0xe8>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800f2d4:	2201      	movs	r2, #1
 800f2d6:	2102      	movs	r1, #2
 800f2d8:	68f8      	ldr	r0, [r7, #12]
 800f2da:	f7f8 fdc5 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f2de:	4602      	mov	r2, r0
 800f2e0:	69fb      	ldr	r3, [r7, #28]
 800f2e2:	4313      	orrs	r3, r2
 800f2e4:	61fb      	str	r3, [r7, #28]

	return result;
 800f2e6:	69fb      	ldr	r3, [r7, #28]
}
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	3720      	adds	r7, #32
 800f2ec:	46bd      	mov	sp, r7
 800f2ee:	bd80      	pop	{r7, pc}

0800f2f0 <inv_icm20948_write_single_mems_reg>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg(struct inv_icm20948 * s, uint16_t reg, const unsigned char data)
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b084      	sub	sp, #16
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
 800f2f8:	460b      	mov	r3, r1
 800f2fa:	807b      	strh	r3, [r7, #2]
 800f2fc:	4613      	mov	r3, r2
 800f2fe:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800f300:	2300      	movs	r3, #0
 800f302:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800f304:	887b      	ldrh	r3, [r7, #2]
 800f306:	b2db      	uxtb	r3, r3
 800f308:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f30c:	72fb      	strb	r3, [r7, #11]


    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800f30e:	6878      	ldr	r0, [r7, #4]
 800f310:	f7f8 fe54 	bl	8007fbc <inv_icm20948_get_chip_power_state>
 800f314:	4603      	mov	r3, r0
 800f316:	72bb      	strb	r3, [r7, #10]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800f318:	7abb      	ldrb	r3, [r7, #10]
 800f31a:	f003 0301 	and.w	r3, r3, #1
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d105      	bne.n	800f32e <inv_icm20948_write_single_mems_reg+0x3e>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800f322:	2201      	movs	r2, #1
 800f324:	2101      	movs	r1, #1
 800f326:	6878      	ldr	r0, [r7, #4]
 800f328:	f7f8 fd9e 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f32c:	60f8      	str	r0, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800f32e:	887b      	ldrh	r3, [r7, #2]
 800f330:	4619      	mov	r1, r3
 800f332:	6878      	ldr	r0, [r7, #4]
 800f334:	f7ff fef3 	bl	800f11e <check_reg_access_lp_disable>
 800f338:	4603      	mov	r3, r0
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d008      	beq.n	800f350 <inv_icm20948_write_single_mems_reg+0x60>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800f33e:	2200      	movs	r2, #0
 800f340:	2102      	movs	r1, #2
 800f342:	6878      	ldr	r0, [r7, #4]
 800f344:	f7f8 fd90 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f348:	4602      	mov	r2, r0
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	4313      	orrs	r3, r2
 800f34e:	60fb      	str	r3, [r7, #12]

    result |= inv_set_bank(s, reg >> 7);
 800f350:	887b      	ldrh	r3, [r7, #2]
 800f352:	09db      	lsrs	r3, r3, #7
 800f354:	b29b      	uxth	r3, r3
 800f356:	b2db      	uxtb	r3, r3
 800f358:	4619      	mov	r1, r3
 800f35a:	6878      	ldr	r0, [r7, #4]
 800f35c:	f7ff ff0b 	bl	800f176 <inv_set_bank>
 800f360:	4602      	mov	r2, r0
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	4313      	orrs	r3, r2
 800f366:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800f368:	1c7a      	adds	r2, r7, #1
 800f36a:	7af9      	ldrb	r1, [r7, #11]
 800f36c:	2301      	movs	r3, #1
 800f36e:	6878      	ldr	r0, [r7, #4]
 800f370:	f7ff fea1 	bl	800f0b6 <inv_icm20948_write_reg>
 800f374:	4602      	mov	r2, r0
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	4313      	orrs	r3, r2
 800f37a:	60fb      	str	r3, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800f37c:	887b      	ldrh	r3, [r7, #2]
 800f37e:	4619      	mov	r1, r3
 800f380:	6878      	ldr	r0, [r7, #4]
 800f382:	f7ff fecc 	bl	800f11e <check_reg_access_lp_disable>
 800f386:	4603      	mov	r3, r0
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d008      	beq.n	800f39e <inv_icm20948_write_single_mems_reg+0xae>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800f38c:	2201      	movs	r2, #1
 800f38e:	2102      	movs	r1, #2
 800f390:	6878      	ldr	r0, [r7, #4]
 800f392:	f7f8 fd69 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f396:	4602      	mov	r2, r0
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	4313      	orrs	r3, r2
 800f39c:	60fb      	str	r3, [r7, #12]

    return result;
 800f39e:	68fb      	ldr	r3, [r7, #12]
}
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	3710      	adds	r7, #16
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	bd80      	pop	{r7, pc}

0800f3a8 <inv_icm20948_read_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_read_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, unsigned char *data)
{
 800f3a8:	b580      	push	{r7, lr}
 800f3aa:	b08c      	sub	sp, #48	@ 0x30
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	60f8      	str	r0, [r7, #12]
 800f3b0:	607a      	str	r2, [r7, #4]
 800f3b2:	603b      	str	r3, [r7, #0]
 800f3b4:	460b      	mov	r3, r1
 800f3b6:	817b      	strh	r3, [r7, #10]
	int result = 0;
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	unsigned int bytesRead = 0;
 800f3bc:	2300      	movs	r3, #0
 800f3be:	62bb      	str	r3, [r7, #40]	@ 0x28
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800f3c0:	897b      	ldrh	r3, [r7, #10]
 800f3c2:	b2db      	uxtb	r3, r3
 800f3c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f3c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	unsigned char i, dat[INV_MAX_SERIAL_READ];
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800f3cc:	68f8      	ldr	r0, [r7, #12]
 800f3ce:	f7f8 fdf5 	bl	8007fbc <inv_icm20948_get_chip_power_state>
 800f3d2:	4603      	mov	r3, r0
 800f3d4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800f3d8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f3dc:	f003 0301 	and.w	r3, r3, #1
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d105      	bne.n	800f3f0 <inv_icm20948_read_mems_reg+0x48>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800f3e4:	2201      	movs	r2, #1
 800f3e6:	2101      	movs	r1, #1
 800f3e8:	68f8      	ldr	r0, [r7, #12]
 800f3ea:	f7f8 fd3d 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f3ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800f3f0:	897b      	ldrh	r3, [r7, #10]
 800f3f2:	4619      	mov	r1, r3
 800f3f4:	68f8      	ldr	r0, [r7, #12]
 800f3f6:	f7ff fe92 	bl	800f11e <check_reg_access_lp_disable>
 800f3fa:	4603      	mov	r3, r0
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d008      	beq.n	800f412 <inv_icm20948_read_mems_reg+0x6a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800f400:	2200      	movs	r2, #0
 800f402:	2102      	movs	r1, #2
 800f404:	68f8      	ldr	r0, [r7, #12]
 800f406:	f7f8 fd2f 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f40a:	4602      	mov	r2, r0
 800f40c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f40e:	4313      	orrs	r3, r2
 800f410:	62fb      	str	r3, [r7, #44]	@ 0x2c

	result |= inv_set_bank(s, reg >> 7);
 800f412:	897b      	ldrh	r3, [r7, #10]
 800f414:	09db      	lsrs	r3, r3, #7
 800f416:	b29b      	uxth	r3, r3
 800f418:	b2db      	uxtb	r3, r3
 800f41a:	4619      	mov	r1, r3
 800f41c:	68f8      	ldr	r0, [r7, #12]
 800f41e:	f7ff feaa 	bl	800f176 <inv_set_bank>
 800f422:	4602      	mov	r2, r0
 800f424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f426:	4313      	orrs	r3, r2
 800f428:	62fb      	str	r3, [r7, #44]	@ 0x2c

	while (bytesRead<length) 
 800f42a:	e038      	b.n	800f49e <inv_icm20948_read_mems_reg+0xf6>
	{
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 800f42c:	687a      	ldr	r2, [r7, #4]
 800f42e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f430:	1ad3      	subs	r3, r2, r3
 800f432:	2b10      	cmp	r3, #16
 800f434:	bf28      	it	cs
 800f436:	2310      	movcs	r3, #16
 800f438:	623b      	str	r3, [r7, #32]
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800f440:	2b02      	cmp	r3, #2
 800f442:	d112      	bne.n	800f46a <inv_icm20948_read_mems_reg+0xc2>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 800f444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f446:	b2da      	uxtb	r2, r3
 800f448:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f44c:	4413      	add	r3, r2
 800f44e:	b2d9      	uxtb	r1, r3
 800f450:	f107 0210 	add.w	r2, r7, #16
 800f454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f456:	441a      	add	r2, r3
 800f458:	6a3b      	ldr	r3, [r7, #32]
 800f45a:	68f8      	ldr	r0, [r7, #12]
 800f45c:	f7ff fe18 	bl	800f090 <inv_icm20948_read_reg>
 800f460:	4602      	mov	r2, r0
 800f462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f464:	4313      	orrs	r3, r2
 800f466:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f468:	e010      	b.n	800f48c <inv_icm20948_read_mems_reg+0xe4>
		} else {
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 800f46a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f46c:	b2da      	uxtb	r2, r3
 800f46e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f472:	4413      	add	r3, r2
 800f474:	b2d9      	uxtb	r1, r3
 800f476:	683a      	ldr	r2, [r7, #0]
 800f478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f47a:	441a      	add	r2, r3
 800f47c:	6a3b      	ldr	r3, [r7, #32]
 800f47e:	68f8      	ldr	r0, [r7, #12]
 800f480:	f7ff fe06 	bl	800f090 <inv_icm20948_read_reg>
 800f484:	4602      	mov	r2, r0
 800f486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f488:	4313      	orrs	r3, r2
 800f48a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}

		if (result)
 800f48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d001      	beq.n	800f496 <inv_icm20948_read_mems_reg+0xee>
			return result;
 800f492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f494:	e037      	b.n	800f506 <inv_icm20948_read_mems_reg+0x15e>

		bytesRead += thisLen;
 800f496:	6a3b      	ldr	r3, [r7, #32]
 800f498:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f49a:	4413      	add	r3, r2
 800f49c:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (bytesRead<length) 
 800f49e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	429a      	cmp	r2, r3
 800f4a4:	d3c2      	bcc.n	800f42c <inv_icm20948_read_mems_reg+0x84>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800f4ac:	2b02      	cmp	r3, #2
 800f4ae:	d118      	bne.n	800f4e2 <inv_icm20948_read_mems_reg+0x13a>
		for (i=0; i< length; i++) {
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f4b6:	e00f      	b.n	800f4d8 <inv_icm20948_read_mems_reg+0x130>
			*data= dat[i];
 800f4b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f4bc:	3330      	adds	r3, #48	@ 0x30
 800f4be:	443b      	add	r3, r7
 800f4c0:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	701a      	strb	r2, [r3, #0]
			 data++;
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	3301      	adds	r3, #1
 800f4cc:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800f4ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f4d2:	3301      	adds	r3, #1
 800f4d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f4d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f4dc:	687a      	ldr	r2, [r7, #4]
 800f4de:	429a      	cmp	r2, r3
 800f4e0:	d8ea      	bhi.n	800f4b8 <inv_icm20948_read_mems_reg+0x110>
		}
	}

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be enabled  
 800f4e2:	897b      	ldrh	r3, [r7, #10]
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	68f8      	ldr	r0, [r7, #12]
 800f4e8:	f7ff fe19 	bl	800f11e <check_reg_access_lp_disable>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d008      	beq.n	800f504 <inv_icm20948_read_mems_reg+0x15c>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN
 800f4f2:	2201      	movs	r2, #1
 800f4f4:	2102      	movs	r1, #2
 800f4f6:	68f8      	ldr	r0, [r7, #12]
 800f4f8:	f7f8 fcb6 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f4fc:	4602      	mov	r2, r0
 800f4fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f500:	4313      	orrs	r3, r2
 800f502:	62fb      	str	r3, [r7, #44]	@ 0x2c

	return result;
 800f504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800f506:	4618      	mov	r0, r3
 800f508:	3730      	adds	r7, #48	@ 0x30
 800f50a:	46bd      	mov	sp, r7
 800f50c:	bd80      	pop	{r7, pc}

0800f50e <inv_icm20948_read_mems>:
*  @param[in]  number of byte to be read
*  @param[in]  input data from the register
*  @return     0 if successful.
*/
int inv_icm20948_read_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, unsigned char *data)
{
 800f50e:	b580      	push	{r7, lr}
 800f510:	b08e      	sub	sp, #56	@ 0x38
 800f512:	af00      	add	r7, sp, #0
 800f514:	60f8      	str	r0, [r7, #12]
 800f516:	607a      	str	r2, [r7, #4]
 800f518:	603b      	str	r3, [r7, #0]
 800f51a:	460b      	mov	r3, r1
 800f51c:	817b      	strh	r3, [r7, #10]
	int result=0;
 800f51e:	2300      	movs	r3, #0
 800f520:	637b      	str	r3, [r7, #52]	@ 0x34
	unsigned int bytesWritten = 0;
 800f522:	2300      	movs	r3, #0
 800f524:	633b      	str	r3, [r7, #48]	@ 0x30
	unsigned int thisLen;
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 800f526:	2300      	movs	r3, #0
 800f528:	61bb      	str	r3, [r7, #24]
 800f52a:	f107 031c 	add.w	r3, r7, #28
 800f52e:	2200      	movs	r2, #0
 800f530:	601a      	str	r2, [r3, #0]
 800f532:	605a      	str	r2, [r3, #4]
 800f534:	609a      	str	r2, [r3, #8]
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800f536:	68f8      	ldr	r0, [r7, #12]
 800f538:	f7f8 fd40 	bl	8007fbc <inv_icm20948_get_chip_power_state>
 800f53c:	4603      	mov	r3, r0
 800f53e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	if(!data)
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d102      	bne.n	800f54e <inv_icm20948_read_mems+0x40>
		return -1;
 800f548:	f04f 33ff 	mov.w	r3, #4294967295
 800f54c:	e0bf      	b.n	800f6ce <inv_icm20948_read_mems+0x1c0>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800f54e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f552:	f003 0301 	and.w	r3, r3, #1
 800f556:	2b00      	cmp	r3, #0
 800f558:	d105      	bne.n	800f566 <inv_icm20948_read_mems+0x58>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800f55a:	2201      	movs	r2, #1
 800f55c:	2101      	movs	r1, #1
 800f55e:	68f8      	ldr	r0, [r7, #12]
 800f560:	f7f8 fc82 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f564:	6378      	str	r0, [r7, #52]	@ 0x34

	if(check_reg_access_lp_disable(s, reg))
 800f566:	897b      	ldrh	r3, [r7, #10]
 800f568:	4619      	mov	r1, r3
 800f56a:	68f8      	ldr	r0, [r7, #12]
 800f56c:	f7ff fdd7 	bl	800f11e <check_reg_access_lp_disable>
 800f570:	4603      	mov	r3, r0
 800f572:	2b00      	cmp	r3, #0
 800f574:	d008      	beq.n	800f588 <inv_icm20948_read_mems+0x7a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800f576:	2200      	movs	r2, #0
 800f578:	2102      	movs	r1, #2
 800f57a:	68f8      	ldr	r0, [r7, #12]
 800f57c:	f7f8 fc74 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f580:	4602      	mov	r2, r0
 800f582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f584:	4313      	orrs	r3, r2
 800f586:	637b      	str	r3, [r7, #52]	@ 0x34

	result |= inv_set_bank(s, 0);
 800f588:	2100      	movs	r1, #0
 800f58a:	68f8      	ldr	r0, [r7, #12]
 800f58c:	f7ff fdf3 	bl	800f176 <inv_set_bank>
 800f590:	4602      	mov	r2, r0
 800f592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f594:	4313      	orrs	r3, r2
 800f596:	637b      	str	r3, [r7, #52]	@ 0x34

	lBankSelected = (reg >> 8);
 800f598:	897b      	ldrh	r3, [r7, #10]
 800f59a:	0a1b      	lsrs	r3, r3, #8
 800f59c:	b29b      	uxth	r3, r3
 800f59e:	b2db      	uxtb	r3, r3
 800f5a0:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800f5a8:	7dfb      	ldrb	r3, [r7, #23]
 800f5aa:	429a      	cmp	r2, r3
 800f5ac:	d05b      	beq.n	800f666 <inv_icm20948_read_mems+0x158>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800f5ae:	f107 0217 	add.w	r2, r7, #23
 800f5b2:	2301      	movs	r3, #1
 800f5b4:	217e      	movs	r1, #126	@ 0x7e
 800f5b6:	68f8      	ldr	r0, [r7, #12]
 800f5b8:	f7ff fd7d 	bl	800f0b6 <inv_icm20948_write_reg>
 800f5bc:	4602      	mov	r2, r0
 800f5be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5c0:	4313      	orrs	r3, r2
 800f5c2:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800f5c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d001      	beq.n	800f5ce <inv_icm20948_read_mems+0xc0>
			return result;
 800f5ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5cc:	e07f      	b.n	800f6ce <inv_icm20948_read_mems+0x1c0>
		s->lLastBankSelected = lBankSelected;
 800f5ce:	7dfa      	ldrb	r2, [r7, #23]
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}

	while (bytesWritten < length) 
 800f5d6:	e046      	b.n	800f666 <inv_icm20948_read_mems+0x158>
	{
		lStartAddrSelected = (reg & 0xff);
 800f5d8:	897b      	ldrh	r3, [r7, #10]
 800f5da:	b2db      	uxtb	r3, r3
 800f5dc:	75bb      	strb	r3, [r7, #22]
		/* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
		   Contents are changed after read or write of the selected memory.
		   This register must be written prior to each access to initialize the register to the proper starting address.
		   The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800f5de:	f107 0216 	add.w	r2, r7, #22
 800f5e2:	2301      	movs	r3, #1
 800f5e4:	217c      	movs	r1, #124	@ 0x7c
 800f5e6:	68f8      	ldr	r0, [r7, #12]
 800f5e8:	f7ff fd65 	bl	800f0b6 <inv_icm20948_write_reg>
 800f5ec:	4602      	mov	r2, r0
 800f5ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5f0:	4313      	orrs	r3, r2
 800f5f2:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800f5f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d001      	beq.n	800f5fe <inv_icm20948_read_mems+0xf0>
			return result;
 800f5fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5fc:	e067      	b.n	800f6ce <inv_icm20948_read_mems+0x1c0>
		
		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 800f5fe:	687a      	ldr	r2, [r7, #4]
 800f600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f602:	1ad3      	subs	r3, r2, r3
 800f604:	2b10      	cmp	r3, #16
 800f606:	bf28      	it	cs
 800f608:	2310      	movcs	r3, #16
 800f60a:	62bb      	str	r3, [r7, #40]	@ 0x28
		/* Write data */
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800f612:	2b02      	cmp	r3, #2
 800f614:	d10d      	bne.n	800f632 <inv_icm20948_read_mems+0x124>
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &dat[bytesWritten], thisLen);
 800f616:	f107 0218 	add.w	r2, r7, #24
 800f61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f61c:	441a      	add	r2, r3
 800f61e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f620:	217d      	movs	r1, #125	@ 0x7d
 800f622:	68f8      	ldr	r0, [r7, #12]
 800f624:	f7ff fd34 	bl	800f090 <inv_icm20948_read_reg>
 800f628:	4602      	mov	r2, r0
 800f62a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f62c:	4313      	orrs	r3, r2
 800f62e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f630:	e00b      	b.n	800f64a <inv_icm20948_read_mems+0x13c>
		} else {
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800f632:	683a      	ldr	r2, [r7, #0]
 800f634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f636:	441a      	add	r2, r3
 800f638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f63a:	217d      	movs	r1, #125	@ 0x7d
 800f63c:	68f8      	ldr	r0, [r7, #12]
 800f63e:	f7ff fd27 	bl	800f090 <inv_icm20948_read_reg>
 800f642:	4602      	mov	r2, r0
 800f644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f646:	4313      	orrs	r3, r2
 800f648:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (result)
 800f64a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d001      	beq.n	800f654 <inv_icm20948_read_mems+0x146>
			return result;
 800f650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f652:	e03c      	b.n	800f6ce <inv_icm20948_read_mems+0x1c0>
		
		bytesWritten += thisLen;
 800f654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f658:	4413      	add	r3, r2
 800f65a:	633b      	str	r3, [r7, #48]	@ 0x30
		reg += thisLen;
 800f65c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f65e:	b29a      	uxth	r2, r3
 800f660:	897b      	ldrh	r3, [r7, #10]
 800f662:	4413      	add	r3, r2
 800f664:	817b      	strh	r3, [r7, #10]
	while (bytesWritten < length) 
 800f666:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	429a      	cmp	r2, r3
 800f66c:	d3b4      	bcc.n	800f5d8 <inv_icm20948_read_mems+0xca>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800f674:	2b02      	cmp	r3, #2
 800f676:	d118      	bne.n	800f6aa <inv_icm20948_read_mems+0x19c>
		for (i=0; i< length; i++) {
 800f678:	2300      	movs	r3, #0
 800f67a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f67e:	e00f      	b.n	800f6a0 <inv_icm20948_read_mems+0x192>
			*data= dat[i];
 800f680:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f684:	3338      	adds	r3, #56	@ 0x38
 800f686:	443b      	add	r3, r7
 800f688:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800f68c:	683b      	ldr	r3, [r7, #0]
 800f68e:	701a      	strb	r2, [r3, #0]
			 data++;
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	3301      	adds	r3, #1
 800f694:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800f696:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f69a:	3301      	adds	r3, #1
 800f69c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f6a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f6a4:	687a      	ldr	r2, [r7, #4]
 800f6a6:	429a      	cmp	r2, r3
 800f6a8:	d8ea      	bhi.n	800f680 <inv_icm20948_read_mems+0x172>
		}
	}

	//Enable LP_EN if we disabled it at begining of this function.
	if(check_reg_access_lp_disable(s, reg))
 800f6aa:	897b      	ldrh	r3, [r7, #10]
 800f6ac:	4619      	mov	r1, r3
 800f6ae:	68f8      	ldr	r0, [r7, #12]
 800f6b0:	f7ff fd35 	bl	800f11e <check_reg_access_lp_disable>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d008      	beq.n	800f6cc <inv_icm20948_read_mems+0x1be>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800f6ba:	2201      	movs	r2, #1
 800f6bc:	2102      	movs	r1, #2
 800f6be:	68f8      	ldr	r0, [r7, #12]
 800f6c0:	f7f8 fbd2 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f6c4:	4602      	mov	r2, r0
 800f6c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6c8:	4313      	orrs	r3, r2
 800f6ca:	637b      	str	r3, [r7, #52]	@ 0x34

	return result;
 800f6cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f6ce:	4618      	mov	r0, r3
 800f6d0:	3738      	adds	r7, #56	@ 0x38
 800f6d2:	46bd      	mov	sp, r7
 800f6d4:	bd80      	pop	{r7, pc}

0800f6d6 <inv_icm20948_write_mems>:
*  @param[in]   number of byte to be written
*  @param[out]  output data from the register
*  @return     0 if successful.
*/
int inv_icm20948_write_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, const unsigned char *data)
{
 800f6d6:	b580      	push	{r7, lr}
 800f6d8:	b08a      	sub	sp, #40	@ 0x28
 800f6da:	af00      	add	r7, sp, #0
 800f6dc:	60f8      	str	r0, [r7, #12]
 800f6de:	607a      	str	r2, [r7, #4]
 800f6e0:	603b      	str	r3, [r7, #0]
 800f6e2:	460b      	mov	r3, r1
 800f6e4:	817b      	strh	r3, [r7, #10]
    int result=0;
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int bytesWritten = 0;
 800f6ea:	2300      	movs	r3, #0
 800f6ec:	623b      	str	r3, [r7, #32]
    unsigned int thisLen;
    unsigned char lBankSelected;
    unsigned char lStartAddrSelected;
    
    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800f6ee:	68f8      	ldr	r0, [r7, #12]
 800f6f0:	f7f8 fc64 	bl	8007fbc <inv_icm20948_get_chip_power_state>
 800f6f4:	4603      	mov	r3, r0
 800f6f6:	77fb      	strb	r3, [r7, #31]

    if(!data)
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d102      	bne.n	800f704 <inv_icm20948_write_mems+0x2e>
        return -1;
 800f6fe:	f04f 33ff 	mov.w	r3, #4294967295
 800f702:	e07d      	b.n	800f800 <inv_icm20948_write_mems+0x12a>
    
    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800f704:	7ffb      	ldrb	r3, [r7, #31]
 800f706:	f003 0301 	and.w	r3, r3, #1
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d105      	bne.n	800f71a <inv_icm20948_write_mems+0x44>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800f70e:	2201      	movs	r2, #1
 800f710:	2101      	movs	r1, #1
 800f712:	68f8      	ldr	r0, [r7, #12]
 800f714:	f7f8 fba8 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f718:	6278      	str	r0, [r7, #36]	@ 0x24

    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800f71a:	2200      	movs	r2, #0
 800f71c:	2102      	movs	r1, #2
 800f71e:	68f8      	ldr	r0, [r7, #12]
 800f720:	f7f8 fba2 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f724:	4602      	mov	r2, r0
 800f726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f728:	4313      	orrs	r3, r2
 800f72a:	627b      	str	r3, [r7, #36]	@ 0x24
            
	result |= inv_set_bank(s, 0);
 800f72c:	2100      	movs	r1, #0
 800f72e:	68f8      	ldr	r0, [r7, #12]
 800f730:	f7ff fd21 	bl	800f176 <inv_set_bank>
 800f734:	4602      	mov	r2, r0
 800f736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f738:	4313      	orrs	r3, r2
 800f73a:	627b      	str	r3, [r7, #36]	@ 0x24
    
    lBankSelected = (reg >> 8);
 800f73c:	897b      	ldrh	r3, [r7, #10]
 800f73e:	0a1b      	lsrs	r3, r3, #8
 800f740:	b29b      	uxth	r3, r3
 800f742:	b2db      	uxtb	r3, r3
 800f744:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800f74c:	7dfb      	ldrb	r3, [r7, #23]
 800f74e:	429a      	cmp	r2, r3
 800f750:	d048      	beq.n	800f7e4 <inv_icm20948_write_mems+0x10e>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800f752:	f107 0217 	add.w	r2, r7, #23
 800f756:	2301      	movs	r3, #1
 800f758:	217e      	movs	r1, #126	@ 0x7e
 800f75a:	68f8      	ldr	r0, [r7, #12]
 800f75c:	f7ff fcab 	bl	800f0b6 <inv_icm20948_write_reg>
 800f760:	4602      	mov	r2, r0
 800f762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f764:	4313      	orrs	r3, r2
 800f766:	627b      	str	r3, [r7, #36]	@ 0x24
		if (result)
 800f768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d001      	beq.n	800f772 <inv_icm20948_write_mems+0x9c>
			return result;
 800f76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f770:	e046      	b.n	800f800 <inv_icm20948_write_mems+0x12a>
		s->lLastBankSelected = lBankSelected;
 800f772:	7dfa      	ldrb	r2, [r7, #23]
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}
    
    while (bytesWritten < length) 
 800f77a:	e033      	b.n	800f7e4 <inv_icm20948_write_mems+0x10e>
    {
        lStartAddrSelected = (reg & 0xff);
 800f77c:	897b      	ldrh	r3, [r7, #10]
 800f77e:	b2db      	uxtb	r3, r3
 800f780:	75bb      	strb	r3, [r7, #22]
        /* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
           Contents are changed after read or write of the selected memory.
           This register must be written prior to each access to initialize the register to the proper starting address.
           The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
        result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800f782:	f107 0216 	add.w	r2, r7, #22
 800f786:	2301      	movs	r3, #1
 800f788:	217c      	movs	r1, #124	@ 0x7c
 800f78a:	68f8      	ldr	r0, [r7, #12]
 800f78c:	f7ff fc93 	bl	800f0b6 <inv_icm20948_write_reg>
 800f790:	4602      	mov	r2, r0
 800f792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f794:	4313      	orrs	r3, r2
 800f796:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800f798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d001      	beq.n	800f7a2 <inv_icm20948_write_mems+0xcc>
            return result;
 800f79e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7a0:	e02e      	b.n	800f800 <inv_icm20948_write_mems+0x12a>
        
        thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 800f7a2:	687a      	ldr	r2, [r7, #4]
 800f7a4:	6a3b      	ldr	r3, [r7, #32]
 800f7a6:	1ad3      	subs	r3, r2, r3
 800f7a8:	2b10      	cmp	r3, #16
 800f7aa:	bf28      	it	cs
 800f7ac:	2310      	movcs	r3, #16
 800f7ae:	61bb      	str	r3, [r7, #24]
        
        /* Write data */ 
        result |= inv_icm20948_write_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800f7b0:	683a      	ldr	r2, [r7, #0]
 800f7b2:	6a3b      	ldr	r3, [r7, #32]
 800f7b4:	441a      	add	r2, r3
 800f7b6:	69bb      	ldr	r3, [r7, #24]
 800f7b8:	217d      	movs	r1, #125	@ 0x7d
 800f7ba:	68f8      	ldr	r0, [r7, #12]
 800f7bc:	f7ff fc7b 	bl	800f0b6 <inv_icm20948_write_reg>
 800f7c0:	4602      	mov	r2, r0
 800f7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7c4:	4313      	orrs	r3, r2
 800f7c6:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800f7c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d001      	beq.n	800f7d2 <inv_icm20948_write_mems+0xfc>
            return result;
 800f7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7d0:	e016      	b.n	800f800 <inv_icm20948_write_mems+0x12a>
        
        bytesWritten += thisLen;
 800f7d2:	6a3a      	ldr	r2, [r7, #32]
 800f7d4:	69bb      	ldr	r3, [r7, #24]
 800f7d6:	4413      	add	r3, r2
 800f7d8:	623b      	str	r3, [r7, #32]
        reg += thisLen;
 800f7da:	69bb      	ldr	r3, [r7, #24]
 800f7dc:	b29a      	uxth	r2, r3
 800f7de:	897b      	ldrh	r3, [r7, #10]
 800f7e0:	4413      	add	r3, r2
 800f7e2:	817b      	strh	r3, [r7, #10]
    while (bytesWritten < length) 
 800f7e4:	6a3a      	ldr	r2, [r7, #32]
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	429a      	cmp	r2, r3
 800f7ea:	d3c7      	bcc.n	800f77c <inv_icm20948_write_mems+0xa6>
    }

    //Enable LP_EN since we disabled it at begining of this function.
    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800f7ec:	2201      	movs	r2, #1
 800f7ee:	2102      	movs	r1, #2
 800f7f0:	68f8      	ldr	r0, [r7, #12]
 800f7f2:	f7f8 fb39 	bl	8007e68 <inv_icm20948_set_chip_power_state>
 800f7f6:	4602      	mov	r2, r0
 800f7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7fa:	4313      	orrs	r3, r2
 800f7fc:	627b      	str	r3, [r7, #36]	@ 0x24

    return result;
 800f7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f800:	4618      	mov	r0, r3
 800f802:	3728      	adds	r7, #40	@ 0x28
 800f804:	46bd      	mov	sp, r7
 800f806:	bd80      	pop	{r7, pc}

0800f808 <inv_icm20948_write_single_mems_reg_core>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg_core(struct inv_icm20948 * s, uint16_t reg, const uint8_t data)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b084      	sub	sp, #16
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
 800f810:	460b      	mov	r3, r1
 800f812:	807b      	strh	r3, [r7, #2]
 800f814:	4613      	mov	r3, r2
 800f816:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800f818:	2300      	movs	r3, #0
 800f81a:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800f81c:	887b      	ldrh	r3, [r7, #2]
 800f81e:	b2db      	uxtb	r3, r3
 800f820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f824:	72fb      	strb	r3, [r7, #11]

    result |= inv_set_bank(s, reg >> 7);
 800f826:	887b      	ldrh	r3, [r7, #2]
 800f828:	09db      	lsrs	r3, r3, #7
 800f82a:	b29b      	uxth	r3, r3
 800f82c:	b2db      	uxtb	r3, r3
 800f82e:	4619      	mov	r1, r3
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f7ff fca0 	bl	800f176 <inv_set_bank>
 800f836:	4602      	mov	r2, r0
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	4313      	orrs	r3, r2
 800f83c:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800f83e:	1c7a      	adds	r2, r7, #1
 800f840:	7af9      	ldrb	r1, [r7, #11]
 800f842:	2301      	movs	r3, #1
 800f844:	6878      	ldr	r0, [r7, #4]
 800f846:	f7ff fc36 	bl	800f0b6 <inv_icm20948_write_reg>
 800f84a:	4602      	mov	r2, r0
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	4313      	orrs	r3, r2
 800f850:	60fb      	str	r3, [r7, #12]

    return result;
 800f852:	68fb      	ldr	r3, [r7, #12]
}
 800f854:	4618      	mov	r0, r3
 800f856:	3710      	adds	r7, #16
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd80      	pop	{r7, pc}

0800f85c <inv_msg_setup>:
	(void)level, (void)str, (void)ap;
#endif
}

void inv_msg_setup(int level, inv_msg_printer_t printer)
{
 800f85c:	b480      	push	{r7}
 800f85e:	b083      	sub	sp, #12
 800f860:	af00      	add	r7, sp, #0
 800f862:	6078      	str	r0, [r7, #4]
 800f864:	6039      	str	r1, [r7, #0]
	msg_level   = level;
 800f866:	4a0c      	ldr	r2, [pc, #48]	@ (800f898 <inv_msg_setup+0x3c>)
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	6013      	str	r3, [r2, #0]
	if (level < INV_MSG_LEVEL_OFF)
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	da03      	bge.n	800f87a <inv_msg_setup+0x1e>
		msg_level = INV_MSG_LEVEL_OFF;
 800f872:	4b09      	ldr	r3, [pc, #36]	@ (800f898 <inv_msg_setup+0x3c>)
 800f874:	2200      	movs	r2, #0
 800f876:	601a      	str	r2, [r3, #0]
 800f878:	e005      	b.n	800f886 <inv_msg_setup+0x2a>
	else if (level > INV_MSG_LEVEL_MAX)
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	2b06      	cmp	r3, #6
 800f87e:	dd02      	ble.n	800f886 <inv_msg_setup+0x2a>
		msg_level = INV_MSG_LEVEL_MAX;
 800f880:	4b05      	ldr	r3, [pc, #20]	@ (800f898 <inv_msg_setup+0x3c>)
 800f882:	2206      	movs	r2, #6
 800f884:	601a      	str	r2, [r3, #0]
	msg_printer = printer;
 800f886:	4a05      	ldr	r2, [pc, #20]	@ (800f89c <inv_msg_setup+0x40>)
 800f888:	683b      	ldr	r3, [r7, #0]
 800f88a:	6013      	str	r3, [r2, #0]
}
 800f88c:	bf00      	nop
 800f88e:	370c      	adds	r7, #12
 800f890:	46bd      	mov	sp, r7
 800f892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f896:	4770      	bx	lr
 800f898:	20001670 	.word	0x20001670
 800f89c:	20001674 	.word	0x20001674

0800f8a0 <inv_msg>:

void inv_msg(int level, const char * str, ...)
{
 800f8a0:	b40e      	push	{r1, r2, r3}
 800f8a2:	b580      	push	{r7, lr}
 800f8a4:	b085      	sub	sp, #20
 800f8a6:	af00      	add	r7, sp, #0
 800f8a8:	6078      	str	r0, [r7, #4]
	if(level && level <= msg_level && msg_printer) {
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d011      	beq.n	800f8d4 <inv_msg+0x34>
 800f8b0:	4b0c      	ldr	r3, [pc, #48]	@ (800f8e4 <inv_msg+0x44>)
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	687a      	ldr	r2, [r7, #4]
 800f8b6:	429a      	cmp	r2, r3
 800f8b8:	dc0c      	bgt.n	800f8d4 <inv_msg+0x34>
 800f8ba:	4b0b      	ldr	r3, [pc, #44]	@ (800f8e8 <inv_msg+0x48>)
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d008      	beq.n	800f8d4 <inv_msg+0x34>
		va_list ap;
		va_start(ap, str);
 800f8c2:	f107 0320 	add.w	r3, r7, #32
 800f8c6:	60fb      	str	r3, [r7, #12]
		msg_printer(level, str, ap);
 800f8c8:	4b07      	ldr	r3, [pc, #28]	@ (800f8e8 <inv_msg+0x48>)
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	68fa      	ldr	r2, [r7, #12]
 800f8ce:	69f9      	ldr	r1, [r7, #28]
 800f8d0:	6878      	ldr	r0, [r7, #4]
 800f8d2:	4798      	blx	r3
		va_end(ap);
	}
}
 800f8d4:	bf00      	nop
 800f8d6:	3714      	adds	r7, #20
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f8de:	b003      	add	sp, #12
 800f8e0:	4770      	bx	lr
 800f8e2:	bf00      	nop
 800f8e4:	20001670 	.word	0x20001670
 800f8e8:	20001674 	.word	0x20001674

0800f8ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800f8ec:	b580      	push	{r7, lr}
 800f8ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800f8f0:	4b0e      	ldr	r3, [pc, #56]	@ (800f92c <HAL_Init+0x40>)
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	4a0d      	ldr	r2, [pc, #52]	@ (800f92c <HAL_Init+0x40>)
 800f8f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800f8fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800f8fc:	4b0b      	ldr	r3, [pc, #44]	@ (800f92c <HAL_Init+0x40>)
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	4a0a      	ldr	r2, [pc, #40]	@ (800f92c <HAL_Init+0x40>)
 800f902:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800f906:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800f908:	4b08      	ldr	r3, [pc, #32]	@ (800f92c <HAL_Init+0x40>)
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	4a07      	ldr	r2, [pc, #28]	@ (800f92c <HAL_Init+0x40>)
 800f90e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f912:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800f914:	2003      	movs	r0, #3
 800f916:	f000 f92b 	bl	800fb70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800f91a:	2000      	movs	r0, #0
 800f91c:	f000 f808 	bl	800f930 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800f920:	f7f3 fdee 	bl	8003500 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800f924:	2300      	movs	r3, #0
}
 800f926:	4618      	mov	r0, r3
 800f928:	bd80      	pop	{r7, pc}
 800f92a:	bf00      	nop
 800f92c:	40023c00 	.word	0x40023c00

0800f930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800f930:	b580      	push	{r7, lr}
 800f932:	b082      	sub	sp, #8
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800f938:	4b12      	ldr	r3, [pc, #72]	@ (800f984 <HAL_InitTick+0x54>)
 800f93a:	681a      	ldr	r2, [r3, #0]
 800f93c:	4b12      	ldr	r3, [pc, #72]	@ (800f988 <HAL_InitTick+0x58>)
 800f93e:	781b      	ldrb	r3, [r3, #0]
 800f940:	4619      	mov	r1, r3
 800f942:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f946:	fbb3 f3f1 	udiv	r3, r3, r1
 800f94a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f94e:	4618      	mov	r0, r3
 800f950:	f000 f943 	bl	800fbda <HAL_SYSTICK_Config>
 800f954:	4603      	mov	r3, r0
 800f956:	2b00      	cmp	r3, #0
 800f958:	d001      	beq.n	800f95e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800f95a:	2301      	movs	r3, #1
 800f95c:	e00e      	b.n	800f97c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	2b0f      	cmp	r3, #15
 800f962:	d80a      	bhi.n	800f97a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800f964:	2200      	movs	r2, #0
 800f966:	6879      	ldr	r1, [r7, #4]
 800f968:	f04f 30ff 	mov.w	r0, #4294967295
 800f96c:	f000 f90b 	bl	800fb86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800f970:	4a06      	ldr	r2, [pc, #24]	@ (800f98c <HAL_InitTick+0x5c>)
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800f976:	2300      	movs	r3, #0
 800f978:	e000      	b.n	800f97c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800f97a:	2301      	movs	r3, #1
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	3708      	adds	r7, #8
 800f980:	46bd      	mov	sp, r7
 800f982:	bd80      	pop	{r7, pc}
 800f984:	20000000 	.word	0x20000000
 800f988:	20000224 	.word	0x20000224
 800f98c:	20000220 	.word	0x20000220

0800f990 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800f990:	b480      	push	{r7}
 800f992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800f994:	4b06      	ldr	r3, [pc, #24]	@ (800f9b0 <HAL_IncTick+0x20>)
 800f996:	781b      	ldrb	r3, [r3, #0]
 800f998:	461a      	mov	r2, r3
 800f99a:	4b06      	ldr	r3, [pc, #24]	@ (800f9b4 <HAL_IncTick+0x24>)
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	4413      	add	r3, r2
 800f9a0:	4a04      	ldr	r2, [pc, #16]	@ (800f9b4 <HAL_IncTick+0x24>)
 800f9a2:	6013      	str	r3, [r2, #0]
}
 800f9a4:	bf00      	nop
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ac:	4770      	bx	lr
 800f9ae:	bf00      	nop
 800f9b0:	20000224 	.word	0x20000224
 800f9b4:	20001678 	.word	0x20001678

0800f9b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800f9b8:	b480      	push	{r7}
 800f9ba:	af00      	add	r7, sp, #0
  return uwTick;
 800f9bc:	4b03      	ldr	r3, [pc, #12]	@ (800f9cc <HAL_GetTick+0x14>)
 800f9be:	681b      	ldr	r3, [r3, #0]
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c8:	4770      	bx	lr
 800f9ca:	bf00      	nop
 800f9cc:	20001678 	.word	0x20001678

0800f9d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f9d0:	b480      	push	{r7}
 800f9d2:	b085      	sub	sp, #20
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f003 0307 	and.w	r3, r3, #7
 800f9de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f9e0:	4b0c      	ldr	r3, [pc, #48]	@ (800fa14 <__NVIC_SetPriorityGrouping+0x44>)
 800f9e2:	68db      	ldr	r3, [r3, #12]
 800f9e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f9e6:	68ba      	ldr	r2, [r7, #8]
 800f9e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800f9ec:	4013      	ands	r3, r2
 800f9ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f9f4:	68bb      	ldr	r3, [r7, #8]
 800f9f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800f9f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800f9fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fa00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800fa02:	4a04      	ldr	r2, [pc, #16]	@ (800fa14 <__NVIC_SetPriorityGrouping+0x44>)
 800fa04:	68bb      	ldr	r3, [r7, #8]
 800fa06:	60d3      	str	r3, [r2, #12]
}
 800fa08:	bf00      	nop
 800fa0a:	3714      	adds	r7, #20
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa12:	4770      	bx	lr
 800fa14:	e000ed00 	.word	0xe000ed00

0800fa18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800fa18:	b480      	push	{r7}
 800fa1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800fa1c:	4b04      	ldr	r3, [pc, #16]	@ (800fa30 <__NVIC_GetPriorityGrouping+0x18>)
 800fa1e:	68db      	ldr	r3, [r3, #12]
 800fa20:	0a1b      	lsrs	r3, r3, #8
 800fa22:	f003 0307 	and.w	r3, r3, #7
}
 800fa26:	4618      	mov	r0, r3
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2e:	4770      	bx	lr
 800fa30:	e000ed00 	.word	0xe000ed00

0800fa34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800fa34:	b480      	push	{r7}
 800fa36:	b083      	sub	sp, #12
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fa3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	db0b      	blt.n	800fa5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800fa46:	79fb      	ldrb	r3, [r7, #7]
 800fa48:	f003 021f 	and.w	r2, r3, #31
 800fa4c:	4907      	ldr	r1, [pc, #28]	@ (800fa6c <__NVIC_EnableIRQ+0x38>)
 800fa4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fa52:	095b      	lsrs	r3, r3, #5
 800fa54:	2001      	movs	r0, #1
 800fa56:	fa00 f202 	lsl.w	r2, r0, r2
 800fa5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800fa5e:	bf00      	nop
 800fa60:	370c      	adds	r7, #12
 800fa62:	46bd      	mov	sp, r7
 800fa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa68:	4770      	bx	lr
 800fa6a:	bf00      	nop
 800fa6c:	e000e100 	.word	0xe000e100

0800fa70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800fa70:	b480      	push	{r7}
 800fa72:	b083      	sub	sp, #12
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	4603      	mov	r3, r0
 800fa78:	6039      	str	r1, [r7, #0]
 800fa7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fa7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	db0a      	blt.n	800fa9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fa84:	683b      	ldr	r3, [r7, #0]
 800fa86:	b2da      	uxtb	r2, r3
 800fa88:	490c      	ldr	r1, [pc, #48]	@ (800fabc <__NVIC_SetPriority+0x4c>)
 800fa8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fa8e:	0112      	lsls	r2, r2, #4
 800fa90:	b2d2      	uxtb	r2, r2
 800fa92:	440b      	add	r3, r1
 800fa94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800fa98:	e00a      	b.n	800fab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fa9a:	683b      	ldr	r3, [r7, #0]
 800fa9c:	b2da      	uxtb	r2, r3
 800fa9e:	4908      	ldr	r1, [pc, #32]	@ (800fac0 <__NVIC_SetPriority+0x50>)
 800faa0:	79fb      	ldrb	r3, [r7, #7]
 800faa2:	f003 030f 	and.w	r3, r3, #15
 800faa6:	3b04      	subs	r3, #4
 800faa8:	0112      	lsls	r2, r2, #4
 800faaa:	b2d2      	uxtb	r2, r2
 800faac:	440b      	add	r3, r1
 800faae:	761a      	strb	r2, [r3, #24]
}
 800fab0:	bf00      	nop
 800fab2:	370c      	adds	r7, #12
 800fab4:	46bd      	mov	sp, r7
 800fab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faba:	4770      	bx	lr
 800fabc:	e000e100 	.word	0xe000e100
 800fac0:	e000ed00 	.word	0xe000ed00

0800fac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800fac4:	b480      	push	{r7}
 800fac6:	b089      	sub	sp, #36	@ 0x24
 800fac8:	af00      	add	r7, sp, #0
 800faca:	60f8      	str	r0, [r7, #12]
 800facc:	60b9      	str	r1, [r7, #8]
 800face:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	f003 0307 	and.w	r3, r3, #7
 800fad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800fad8:	69fb      	ldr	r3, [r7, #28]
 800fada:	f1c3 0307 	rsb	r3, r3, #7
 800fade:	2b04      	cmp	r3, #4
 800fae0:	bf28      	it	cs
 800fae2:	2304      	movcs	r3, #4
 800fae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800fae6:	69fb      	ldr	r3, [r7, #28]
 800fae8:	3304      	adds	r3, #4
 800faea:	2b06      	cmp	r3, #6
 800faec:	d902      	bls.n	800faf4 <NVIC_EncodePriority+0x30>
 800faee:	69fb      	ldr	r3, [r7, #28]
 800faf0:	3b03      	subs	r3, #3
 800faf2:	e000      	b.n	800faf6 <NVIC_EncodePriority+0x32>
 800faf4:	2300      	movs	r3, #0
 800faf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800faf8:	f04f 32ff 	mov.w	r2, #4294967295
 800fafc:	69bb      	ldr	r3, [r7, #24]
 800fafe:	fa02 f303 	lsl.w	r3, r2, r3
 800fb02:	43da      	mvns	r2, r3
 800fb04:	68bb      	ldr	r3, [r7, #8]
 800fb06:	401a      	ands	r2, r3
 800fb08:	697b      	ldr	r3, [r7, #20]
 800fb0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800fb0c:	f04f 31ff 	mov.w	r1, #4294967295
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	fa01 f303 	lsl.w	r3, r1, r3
 800fb16:	43d9      	mvns	r1, r3
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fb1c:	4313      	orrs	r3, r2
         );
}
 800fb1e:	4618      	mov	r0, r3
 800fb20:	3724      	adds	r7, #36	@ 0x24
 800fb22:	46bd      	mov	sp, r7
 800fb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb28:	4770      	bx	lr
	...

0800fb2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800fb2c:	b580      	push	{r7, lr}
 800fb2e:	b082      	sub	sp, #8
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	3b01      	subs	r3, #1
 800fb38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fb3c:	d301      	bcc.n	800fb42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800fb3e:	2301      	movs	r3, #1
 800fb40:	e00f      	b.n	800fb62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800fb42:	4a0a      	ldr	r2, [pc, #40]	@ (800fb6c <SysTick_Config+0x40>)
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	3b01      	subs	r3, #1
 800fb48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800fb4a:	210f      	movs	r1, #15
 800fb4c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb50:	f7ff ff8e 	bl	800fa70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800fb54:	4b05      	ldr	r3, [pc, #20]	@ (800fb6c <SysTick_Config+0x40>)
 800fb56:	2200      	movs	r2, #0
 800fb58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800fb5a:	4b04      	ldr	r3, [pc, #16]	@ (800fb6c <SysTick_Config+0x40>)
 800fb5c:	2207      	movs	r2, #7
 800fb5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800fb60:	2300      	movs	r3, #0
}
 800fb62:	4618      	mov	r0, r3
 800fb64:	3708      	adds	r7, #8
 800fb66:	46bd      	mov	sp, r7
 800fb68:	bd80      	pop	{r7, pc}
 800fb6a:	bf00      	nop
 800fb6c:	e000e010 	.word	0xe000e010

0800fb70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b082      	sub	sp, #8
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800fb78:	6878      	ldr	r0, [r7, #4]
 800fb7a:	f7ff ff29 	bl	800f9d0 <__NVIC_SetPriorityGrouping>
}
 800fb7e:	bf00      	nop
 800fb80:	3708      	adds	r7, #8
 800fb82:	46bd      	mov	sp, r7
 800fb84:	bd80      	pop	{r7, pc}

0800fb86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800fb86:	b580      	push	{r7, lr}
 800fb88:	b086      	sub	sp, #24
 800fb8a:	af00      	add	r7, sp, #0
 800fb8c:	4603      	mov	r3, r0
 800fb8e:	60b9      	str	r1, [r7, #8]
 800fb90:	607a      	str	r2, [r7, #4]
 800fb92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800fb94:	2300      	movs	r3, #0
 800fb96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800fb98:	f7ff ff3e 	bl	800fa18 <__NVIC_GetPriorityGrouping>
 800fb9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800fb9e:	687a      	ldr	r2, [r7, #4]
 800fba0:	68b9      	ldr	r1, [r7, #8]
 800fba2:	6978      	ldr	r0, [r7, #20]
 800fba4:	f7ff ff8e 	bl	800fac4 <NVIC_EncodePriority>
 800fba8:	4602      	mov	r2, r0
 800fbaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fbae:	4611      	mov	r1, r2
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	f7ff ff5d 	bl	800fa70 <__NVIC_SetPriority>
}
 800fbb6:	bf00      	nop
 800fbb8:	3718      	adds	r7, #24
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	bd80      	pop	{r7, pc}

0800fbbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800fbbe:	b580      	push	{r7, lr}
 800fbc0:	b082      	sub	sp, #8
 800fbc2:	af00      	add	r7, sp, #0
 800fbc4:	4603      	mov	r3, r0
 800fbc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800fbc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbcc:	4618      	mov	r0, r3
 800fbce:	f7ff ff31 	bl	800fa34 <__NVIC_EnableIRQ>
}
 800fbd2:	bf00      	nop
 800fbd4:	3708      	adds	r7, #8
 800fbd6:	46bd      	mov	sp, r7
 800fbd8:	bd80      	pop	{r7, pc}

0800fbda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800fbda:	b580      	push	{r7, lr}
 800fbdc:	b082      	sub	sp, #8
 800fbde:	af00      	add	r7, sp, #0
 800fbe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800fbe2:	6878      	ldr	r0, [r7, #4]
 800fbe4:	f7ff ffa2 	bl	800fb2c <SysTick_Config>
 800fbe8:	4603      	mov	r3, r0
}
 800fbea:	4618      	mov	r0, r3
 800fbec:	3708      	adds	r7, #8
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}
	...

0800fbf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800fbf4:	b580      	push	{r7, lr}
 800fbf6:	b086      	sub	sp, #24
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800fc00:	f7ff feda 	bl	800f9b8 <HAL_GetTick>
 800fc04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d101      	bne.n	800fc10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	e099      	b.n	800fd44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	2202      	movs	r2, #2
 800fc14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	681a      	ldr	r2, [r3, #0]
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	f022 0201 	bic.w	r2, r2, #1
 800fc2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fc30:	e00f      	b.n	800fc52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800fc32:	f7ff fec1 	bl	800f9b8 <HAL_GetTick>
 800fc36:	4602      	mov	r2, r0
 800fc38:	693b      	ldr	r3, [r7, #16]
 800fc3a:	1ad3      	subs	r3, r2, r3
 800fc3c:	2b05      	cmp	r3, #5
 800fc3e:	d908      	bls.n	800fc52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	2220      	movs	r2, #32
 800fc44:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	2203      	movs	r2, #3
 800fc4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800fc4e:	2303      	movs	r3, #3
 800fc50:	e078      	b.n	800fd44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	f003 0301 	and.w	r3, r3, #1
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d1e8      	bne.n	800fc32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800fc68:	697a      	ldr	r2, [r7, #20]
 800fc6a:	4b38      	ldr	r3, [pc, #224]	@ (800fd4c <HAL_DMA_Init+0x158>)
 800fc6c:	4013      	ands	r3, r2
 800fc6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	685a      	ldr	r2, [r3, #4]
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	689b      	ldr	r3, [r3, #8]
 800fc78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800fc7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	691b      	ldr	r3, [r3, #16]
 800fc84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fc8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	699b      	ldr	r3, [r3, #24]
 800fc90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fc96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	6a1b      	ldr	r3, [r3, #32]
 800fc9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800fc9e:	697a      	ldr	r2, [r7, #20]
 800fca0:	4313      	orrs	r3, r2
 800fca2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fca8:	2b04      	cmp	r3, #4
 800fcaa:	d107      	bne.n	800fcbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fcb4:	4313      	orrs	r3, r2
 800fcb6:	697a      	ldr	r2, [r7, #20]
 800fcb8:	4313      	orrs	r3, r2
 800fcba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	697a      	ldr	r2, [r7, #20]
 800fcc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	695b      	ldr	r3, [r3, #20]
 800fcca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800fccc:	697b      	ldr	r3, [r7, #20]
 800fcce:	f023 0307 	bic.w	r3, r3, #7
 800fcd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcd8:	697a      	ldr	r2, [r7, #20]
 800fcda:	4313      	orrs	r3, r2
 800fcdc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fce2:	2b04      	cmp	r3, #4
 800fce4:	d117      	bne.n	800fd16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcea:	697a      	ldr	r2, [r7, #20]
 800fcec:	4313      	orrs	r3, r2
 800fcee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d00e      	beq.n	800fd16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800fcf8:	6878      	ldr	r0, [r7, #4]
 800fcfa:	f000 fa91 	bl	8010220 <DMA_CheckFifoParam>
 800fcfe:	4603      	mov	r3, r0
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d008      	beq.n	800fd16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2240      	movs	r2, #64	@ 0x40
 800fd08:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	2201      	movs	r2, #1
 800fd0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800fd12:	2301      	movs	r3, #1
 800fd14:	e016      	b.n	800fd44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	697a      	ldr	r2, [r7, #20]
 800fd1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800fd1e:	6878      	ldr	r0, [r7, #4]
 800fd20:	f000 fa48 	bl	80101b4 <DMA_CalcBaseAndBitshift>
 800fd24:	4603      	mov	r3, r0
 800fd26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd2c:	223f      	movs	r2, #63	@ 0x3f
 800fd2e:	409a      	lsls	r2, r3
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	2200      	movs	r2, #0
 800fd38:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	2201      	movs	r2, #1
 800fd3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800fd42:	2300      	movs	r3, #0
}
 800fd44:	4618      	mov	r0, r3
 800fd46:	3718      	adds	r7, #24
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	bd80      	pop	{r7, pc}
 800fd4c:	f010803f 	.word	0xf010803f

0800fd50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800fd50:	b580      	push	{r7, lr}
 800fd52:	b086      	sub	sp, #24
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	60f8      	str	r0, [r7, #12]
 800fd58:	60b9      	str	r1, [r7, #8]
 800fd5a:	607a      	str	r2, [r7, #4]
 800fd5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800fd6e:	2b01      	cmp	r3, #1
 800fd70:	d101      	bne.n	800fd76 <HAL_DMA_Start_IT+0x26>
 800fd72:	2302      	movs	r3, #2
 800fd74:	e040      	b.n	800fdf8 <HAL_DMA_Start_IT+0xa8>
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	2201      	movs	r2, #1
 800fd7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800fd84:	b2db      	uxtb	r3, r3
 800fd86:	2b01      	cmp	r3, #1
 800fd88:	d12f      	bne.n	800fdea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	2202      	movs	r2, #2
 800fd8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	2200      	movs	r2, #0
 800fd96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800fd98:	683b      	ldr	r3, [r7, #0]
 800fd9a:	687a      	ldr	r2, [r7, #4]
 800fd9c:	68b9      	ldr	r1, [r7, #8]
 800fd9e:	68f8      	ldr	r0, [r7, #12]
 800fda0:	f000 f9da 	bl	8010158 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fda8:	223f      	movs	r2, #63	@ 0x3f
 800fdaa:	409a      	lsls	r2, r3
 800fdac:	693b      	ldr	r3, [r7, #16]
 800fdae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	681a      	ldr	r2, [r3, #0]
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	f042 0216 	orr.w	r2, r2, #22
 800fdbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d007      	beq.n	800fdd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	681a      	ldr	r2, [r3, #0]
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	f042 0208 	orr.w	r2, r2, #8
 800fdd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	681a      	ldr	r2, [r3, #0]
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	f042 0201 	orr.w	r2, r2, #1
 800fde6:	601a      	str	r2, [r3, #0]
 800fde8:	e005      	b.n	800fdf6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	2200      	movs	r2, #0
 800fdee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800fdf2:	2302      	movs	r3, #2
 800fdf4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800fdf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	3718      	adds	r7, #24
 800fdfc:	46bd      	mov	sp, r7
 800fdfe:	bd80      	pop	{r7, pc}

0800fe00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800fe00:	b480      	push	{r7}
 800fe02:	b083      	sub	sp, #12
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800fe0e:	b2db      	uxtb	r3, r3
 800fe10:	2b02      	cmp	r3, #2
 800fe12:	d004      	beq.n	800fe1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	2280      	movs	r2, #128	@ 0x80
 800fe18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800fe1a:	2301      	movs	r3, #1
 800fe1c:	e00c      	b.n	800fe38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	2205      	movs	r2, #5
 800fe22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	681a      	ldr	r2, [r3, #0]
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	f022 0201 	bic.w	r2, r2, #1
 800fe34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800fe36:	2300      	movs	r3, #0
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	370c      	adds	r7, #12
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe42:	4770      	bx	lr

0800fe44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b086      	sub	sp, #24
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800fe50:	4b8e      	ldr	r3, [pc, #568]	@ (801008c <HAL_DMA_IRQHandler+0x248>)
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	4a8e      	ldr	r2, [pc, #568]	@ (8010090 <HAL_DMA_IRQHandler+0x24c>)
 800fe56:	fba2 2303 	umull	r2, r3, r2, r3
 800fe5a:	0a9b      	lsrs	r3, r3, #10
 800fe5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800fe64:	693b      	ldr	r3, [r7, #16]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe6e:	2208      	movs	r2, #8
 800fe70:	409a      	lsls	r2, r3
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	4013      	ands	r3, r2
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d01a      	beq.n	800feb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	f003 0304 	and.w	r3, r3, #4
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d013      	beq.n	800feb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	681a      	ldr	r2, [r3, #0]
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	f022 0204 	bic.w	r2, r2, #4
 800fe96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe9c:	2208      	movs	r2, #8
 800fe9e:	409a      	lsls	r2, r3
 800fea0:	693b      	ldr	r3, [r7, #16]
 800fea2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fea8:	f043 0201 	orr.w	r2, r3, #1
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800feb4:	2201      	movs	r2, #1
 800feb6:	409a      	lsls	r2, r3
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	4013      	ands	r3, r2
 800febc:	2b00      	cmp	r3, #0
 800febe:	d012      	beq.n	800fee6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	695b      	ldr	r3, [r3, #20]
 800fec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d00b      	beq.n	800fee6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fed2:	2201      	movs	r2, #1
 800fed4:	409a      	lsls	r2, r3
 800fed6:	693b      	ldr	r3, [r7, #16]
 800fed8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fede:	f043 0202 	orr.w	r2, r3, #2
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800feea:	2204      	movs	r2, #4
 800feec:	409a      	lsls	r2, r3
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	4013      	ands	r3, r2
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d012      	beq.n	800ff1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	f003 0302 	and.w	r3, r3, #2
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d00b      	beq.n	800ff1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ff08:	2204      	movs	r2, #4
 800ff0a:	409a      	lsls	r2, r3
 800ff0c:	693b      	ldr	r3, [r7, #16]
 800ff0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff14:	f043 0204 	orr.w	r2, r3, #4
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ff20:	2210      	movs	r2, #16
 800ff22:	409a      	lsls	r2, r3
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	4013      	ands	r3, r2
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d043      	beq.n	800ffb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	f003 0308 	and.w	r3, r3, #8
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d03c      	beq.n	800ffb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ff3e:	2210      	movs	r2, #16
 800ff40:	409a      	lsls	r2, r3
 800ff42:	693b      	ldr	r3, [r7, #16]
 800ff44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d018      	beq.n	800ff86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d108      	bne.n	800ff74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d024      	beq.n	800ffb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff6e:	6878      	ldr	r0, [r7, #4]
 800ff70:	4798      	blx	r3
 800ff72:	e01f      	b.n	800ffb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d01b      	beq.n	800ffb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ff80:	6878      	ldr	r0, [r7, #4]
 800ff82:	4798      	blx	r3
 800ff84:	e016      	b.n	800ffb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d107      	bne.n	800ffa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	681a      	ldr	r2, [r3, #0]
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	f022 0208 	bic.w	r2, r2, #8
 800ffa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d003      	beq.n	800ffb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffb0:	6878      	ldr	r0, [r7, #4]
 800ffb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ffb8:	2220      	movs	r2, #32
 800ffba:	409a      	lsls	r2, r3
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	4013      	ands	r3, r2
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	f000 808f 	beq.w	80100e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	f003 0310 	and.w	r3, r3, #16
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	f000 8087 	beq.w	80100e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ffda:	2220      	movs	r2, #32
 800ffdc:	409a      	lsls	r2, r3
 800ffde:	693b      	ldr	r3, [r7, #16]
 800ffe0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ffe8:	b2db      	uxtb	r3, r3
 800ffea:	2b05      	cmp	r3, #5
 800ffec:	d136      	bne.n	801005c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	681a      	ldr	r2, [r3, #0]
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	f022 0216 	bic.w	r2, r2, #22
 800fffc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	695a      	ldr	r2, [r3, #20]
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801000c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010012:	2b00      	cmp	r3, #0
 8010014:	d103      	bne.n	801001e <HAL_DMA_IRQHandler+0x1da>
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801001a:	2b00      	cmp	r3, #0
 801001c:	d007      	beq.n	801002e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	681a      	ldr	r2, [r3, #0]
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	f022 0208 	bic.w	r2, r2, #8
 801002c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010032:	223f      	movs	r2, #63	@ 0x3f
 8010034:	409a      	lsls	r2, r3
 8010036:	693b      	ldr	r3, [r7, #16]
 8010038:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	2201      	movs	r2, #1
 801003e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	2200      	movs	r2, #0
 8010046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801004e:	2b00      	cmp	r3, #0
 8010050:	d07e      	beq.n	8010150 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010056:	6878      	ldr	r0, [r7, #4]
 8010058:	4798      	blx	r3
        }
        return;
 801005a:	e079      	b.n	8010150 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010066:	2b00      	cmp	r3, #0
 8010068:	d01d      	beq.n	80100a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010074:	2b00      	cmp	r3, #0
 8010076:	d10d      	bne.n	8010094 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801007c:	2b00      	cmp	r3, #0
 801007e:	d031      	beq.n	80100e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010084:	6878      	ldr	r0, [r7, #4]
 8010086:	4798      	blx	r3
 8010088:	e02c      	b.n	80100e4 <HAL_DMA_IRQHandler+0x2a0>
 801008a:	bf00      	nop
 801008c:	20000000 	.word	0x20000000
 8010090:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010098:	2b00      	cmp	r3, #0
 801009a:	d023      	beq.n	80100e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100a0:	6878      	ldr	r0, [r7, #4]
 80100a2:	4798      	blx	r3
 80100a4:	e01e      	b.n	80100e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d10f      	bne.n	80100d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	681a      	ldr	r2, [r3, #0]
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	f022 0210 	bic.w	r2, r2, #16
 80100c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	2201      	movs	r2, #1
 80100c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	2200      	movs	r2, #0
 80100d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d003      	beq.n	80100e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100e0:	6878      	ldr	r0, [r7, #4]
 80100e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d032      	beq.n	8010152 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100f0:	f003 0301 	and.w	r3, r3, #1
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d022      	beq.n	801013e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	2205      	movs	r2, #5
 80100fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	681a      	ldr	r2, [r3, #0]
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	f022 0201 	bic.w	r2, r2, #1
 801010e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8010110:	68bb      	ldr	r3, [r7, #8]
 8010112:	3301      	adds	r3, #1
 8010114:	60bb      	str	r3, [r7, #8]
 8010116:	697a      	ldr	r2, [r7, #20]
 8010118:	429a      	cmp	r2, r3
 801011a:	d307      	bcc.n	801012c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	f003 0301 	and.w	r3, r3, #1
 8010126:	2b00      	cmp	r3, #0
 8010128:	d1f2      	bne.n	8010110 <HAL_DMA_IRQHandler+0x2cc>
 801012a:	e000      	b.n	801012e <HAL_DMA_IRQHandler+0x2ea>
          break;
 801012c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	2201      	movs	r2, #1
 8010132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	2200      	movs	r2, #0
 801013a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010142:	2b00      	cmp	r3, #0
 8010144:	d005      	beq.n	8010152 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801014a:	6878      	ldr	r0, [r7, #4]
 801014c:	4798      	blx	r3
 801014e:	e000      	b.n	8010152 <HAL_DMA_IRQHandler+0x30e>
        return;
 8010150:	bf00      	nop
    }
  }
}
 8010152:	3718      	adds	r7, #24
 8010154:	46bd      	mov	sp, r7
 8010156:	bd80      	pop	{r7, pc}

08010158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010158:	b480      	push	{r7}
 801015a:	b085      	sub	sp, #20
 801015c:	af00      	add	r7, sp, #0
 801015e:	60f8      	str	r0, [r7, #12]
 8010160:	60b9      	str	r1, [r7, #8]
 8010162:	607a      	str	r2, [r7, #4]
 8010164:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	681a      	ldr	r2, [r3, #0]
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8010174:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	683a      	ldr	r2, [r7, #0]
 801017c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	689b      	ldr	r3, [r3, #8]
 8010182:	2b40      	cmp	r3, #64	@ 0x40
 8010184:	d108      	bne.n	8010198 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	687a      	ldr	r2, [r7, #4]
 801018c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	68ba      	ldr	r2, [r7, #8]
 8010194:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8010196:	e007      	b.n	80101a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	68ba      	ldr	r2, [r7, #8]
 801019e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	687a      	ldr	r2, [r7, #4]
 80101a6:	60da      	str	r2, [r3, #12]
}
 80101a8:	bf00      	nop
 80101aa:	3714      	adds	r7, #20
 80101ac:	46bd      	mov	sp, r7
 80101ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b2:	4770      	bx	lr

080101b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80101b4:	b480      	push	{r7}
 80101b6:	b085      	sub	sp, #20
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	b2db      	uxtb	r3, r3
 80101c2:	3b10      	subs	r3, #16
 80101c4:	4a14      	ldr	r2, [pc, #80]	@ (8010218 <DMA_CalcBaseAndBitshift+0x64>)
 80101c6:	fba2 2303 	umull	r2, r3, r2, r3
 80101ca:	091b      	lsrs	r3, r3, #4
 80101cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80101ce:	4a13      	ldr	r2, [pc, #76]	@ (801021c <DMA_CalcBaseAndBitshift+0x68>)
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	4413      	add	r3, r2
 80101d4:	781b      	ldrb	r3, [r3, #0]
 80101d6:	461a      	mov	r2, r3
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	2b03      	cmp	r3, #3
 80101e0:	d909      	bls.n	80101f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80101ea:	f023 0303 	bic.w	r3, r3, #3
 80101ee:	1d1a      	adds	r2, r3, #4
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80101f4:	e007      	b.n	8010206 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80101fe:	f023 0303 	bic.w	r3, r3, #3
 8010202:	687a      	ldr	r2, [r7, #4]
 8010204:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 801020a:	4618      	mov	r0, r3
 801020c:	3714      	adds	r7, #20
 801020e:	46bd      	mov	sp, r7
 8010210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010214:	4770      	bx	lr
 8010216:	bf00      	nop
 8010218:	aaaaaaab 	.word	0xaaaaaaab
 801021c:	0801ed1c 	.word	0x0801ed1c

08010220 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8010220:	b480      	push	{r7}
 8010222:	b085      	sub	sp, #20
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010228:	2300      	movs	r3, #0
 801022a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010230:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	699b      	ldr	r3, [r3, #24]
 8010236:	2b00      	cmp	r3, #0
 8010238:	d11f      	bne.n	801027a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 801023a:	68bb      	ldr	r3, [r7, #8]
 801023c:	2b03      	cmp	r3, #3
 801023e:	d856      	bhi.n	80102ee <DMA_CheckFifoParam+0xce>
 8010240:	a201      	add	r2, pc, #4	@ (adr r2, 8010248 <DMA_CheckFifoParam+0x28>)
 8010242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010246:	bf00      	nop
 8010248:	08010259 	.word	0x08010259
 801024c:	0801026b 	.word	0x0801026b
 8010250:	08010259 	.word	0x08010259
 8010254:	080102ef 	.word	0x080102ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801025c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010260:	2b00      	cmp	r3, #0
 8010262:	d046      	beq.n	80102f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8010264:	2301      	movs	r3, #1
 8010266:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010268:	e043      	b.n	80102f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801026e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8010272:	d140      	bne.n	80102f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8010274:	2301      	movs	r3, #1
 8010276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010278:	e03d      	b.n	80102f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	699b      	ldr	r3, [r3, #24]
 801027e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010282:	d121      	bne.n	80102c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8010284:	68bb      	ldr	r3, [r7, #8]
 8010286:	2b03      	cmp	r3, #3
 8010288:	d837      	bhi.n	80102fa <DMA_CheckFifoParam+0xda>
 801028a:	a201      	add	r2, pc, #4	@ (adr r2, 8010290 <DMA_CheckFifoParam+0x70>)
 801028c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010290:	080102a1 	.word	0x080102a1
 8010294:	080102a7 	.word	0x080102a7
 8010298:	080102a1 	.word	0x080102a1
 801029c:	080102b9 	.word	0x080102b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80102a0:	2301      	movs	r3, #1
 80102a2:	73fb      	strb	r3, [r7, #15]
      break;
 80102a4:	e030      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d025      	beq.n	80102fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80102b2:	2301      	movs	r3, #1
 80102b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80102b6:	e022      	b.n	80102fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102bc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80102c0:	d11f      	bne.n	8010302 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80102c2:	2301      	movs	r3, #1
 80102c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80102c6:	e01c      	b.n	8010302 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80102c8:	68bb      	ldr	r3, [r7, #8]
 80102ca:	2b02      	cmp	r3, #2
 80102cc:	d903      	bls.n	80102d6 <DMA_CheckFifoParam+0xb6>
 80102ce:	68bb      	ldr	r3, [r7, #8]
 80102d0:	2b03      	cmp	r3, #3
 80102d2:	d003      	beq.n	80102dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80102d4:	e018      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80102d6:	2301      	movs	r3, #1
 80102d8:	73fb      	strb	r3, [r7, #15]
      break;
 80102da:	e015      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d00e      	beq.n	8010306 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80102e8:	2301      	movs	r3, #1
 80102ea:	73fb      	strb	r3, [r7, #15]
      break;
 80102ec:	e00b      	b.n	8010306 <DMA_CheckFifoParam+0xe6>
      break;
 80102ee:	bf00      	nop
 80102f0:	e00a      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
      break;
 80102f2:	bf00      	nop
 80102f4:	e008      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
      break;
 80102f6:	bf00      	nop
 80102f8:	e006      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
      break;
 80102fa:	bf00      	nop
 80102fc:	e004      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
      break;
 80102fe:	bf00      	nop
 8010300:	e002      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
      break;   
 8010302:	bf00      	nop
 8010304:	e000      	b.n	8010308 <DMA_CheckFifoParam+0xe8>
      break;
 8010306:	bf00      	nop
    }
  } 
  
  return status; 
 8010308:	7bfb      	ldrb	r3, [r7, #15]
}
 801030a:	4618      	mov	r0, r3
 801030c:	3714      	adds	r7, #20
 801030e:	46bd      	mov	sp, r7
 8010310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010314:	4770      	bx	lr
 8010316:	bf00      	nop

08010318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8010318:	b480      	push	{r7}
 801031a:	b089      	sub	sp, #36	@ 0x24
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
 8010320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8010322:	2300      	movs	r3, #0
 8010324:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8010326:	2300      	movs	r3, #0
 8010328:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 801032a:	2300      	movs	r3, #0
 801032c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801032e:	2300      	movs	r3, #0
 8010330:	61fb      	str	r3, [r7, #28]
 8010332:	e165      	b.n	8010600 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8010334:	2201      	movs	r2, #1
 8010336:	69fb      	ldr	r3, [r7, #28]
 8010338:	fa02 f303 	lsl.w	r3, r2, r3
 801033c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801033e:	683b      	ldr	r3, [r7, #0]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	697a      	ldr	r2, [r7, #20]
 8010344:	4013      	ands	r3, r2
 8010346:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8010348:	693a      	ldr	r2, [r7, #16]
 801034a:	697b      	ldr	r3, [r7, #20]
 801034c:	429a      	cmp	r2, r3
 801034e:	f040 8154 	bne.w	80105fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8010352:	683b      	ldr	r3, [r7, #0]
 8010354:	685b      	ldr	r3, [r3, #4]
 8010356:	f003 0303 	and.w	r3, r3, #3
 801035a:	2b01      	cmp	r3, #1
 801035c:	d005      	beq.n	801036a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 801035e:	683b      	ldr	r3, [r7, #0]
 8010360:	685b      	ldr	r3, [r3, #4]
 8010362:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8010366:	2b02      	cmp	r3, #2
 8010368:	d130      	bne.n	80103cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	689b      	ldr	r3, [r3, #8]
 801036e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8010370:	69fb      	ldr	r3, [r7, #28]
 8010372:	005b      	lsls	r3, r3, #1
 8010374:	2203      	movs	r2, #3
 8010376:	fa02 f303 	lsl.w	r3, r2, r3
 801037a:	43db      	mvns	r3, r3
 801037c:	69ba      	ldr	r2, [r7, #24]
 801037e:	4013      	ands	r3, r2
 8010380:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8010382:	683b      	ldr	r3, [r7, #0]
 8010384:	68da      	ldr	r2, [r3, #12]
 8010386:	69fb      	ldr	r3, [r7, #28]
 8010388:	005b      	lsls	r3, r3, #1
 801038a:	fa02 f303 	lsl.w	r3, r2, r3
 801038e:	69ba      	ldr	r2, [r7, #24]
 8010390:	4313      	orrs	r3, r2
 8010392:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	69ba      	ldr	r2, [r7, #24]
 8010398:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	685b      	ldr	r3, [r3, #4]
 801039e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80103a0:	2201      	movs	r2, #1
 80103a2:	69fb      	ldr	r3, [r7, #28]
 80103a4:	fa02 f303 	lsl.w	r3, r2, r3
 80103a8:	43db      	mvns	r3, r3
 80103aa:	69ba      	ldr	r2, [r7, #24]
 80103ac:	4013      	ands	r3, r2
 80103ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80103b0:	683b      	ldr	r3, [r7, #0]
 80103b2:	685b      	ldr	r3, [r3, #4]
 80103b4:	091b      	lsrs	r3, r3, #4
 80103b6:	f003 0201 	and.w	r2, r3, #1
 80103ba:	69fb      	ldr	r3, [r7, #28]
 80103bc:	fa02 f303 	lsl.w	r3, r2, r3
 80103c0:	69ba      	ldr	r2, [r7, #24]
 80103c2:	4313      	orrs	r3, r2
 80103c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	69ba      	ldr	r2, [r7, #24]
 80103ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80103cc:	683b      	ldr	r3, [r7, #0]
 80103ce:	685b      	ldr	r3, [r3, #4]
 80103d0:	f003 0303 	and.w	r3, r3, #3
 80103d4:	2b03      	cmp	r3, #3
 80103d6:	d017      	beq.n	8010408 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	68db      	ldr	r3, [r3, #12]
 80103dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80103de:	69fb      	ldr	r3, [r7, #28]
 80103e0:	005b      	lsls	r3, r3, #1
 80103e2:	2203      	movs	r2, #3
 80103e4:	fa02 f303 	lsl.w	r3, r2, r3
 80103e8:	43db      	mvns	r3, r3
 80103ea:	69ba      	ldr	r2, [r7, #24]
 80103ec:	4013      	ands	r3, r2
 80103ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	689a      	ldr	r2, [r3, #8]
 80103f4:	69fb      	ldr	r3, [r7, #28]
 80103f6:	005b      	lsls	r3, r3, #1
 80103f8:	fa02 f303 	lsl.w	r3, r2, r3
 80103fc:	69ba      	ldr	r2, [r7, #24]
 80103fe:	4313      	orrs	r3, r2
 8010400:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	69ba      	ldr	r2, [r7, #24]
 8010406:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	685b      	ldr	r3, [r3, #4]
 801040c:	f003 0303 	and.w	r3, r3, #3
 8010410:	2b02      	cmp	r3, #2
 8010412:	d123      	bne.n	801045c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8010414:	69fb      	ldr	r3, [r7, #28]
 8010416:	08da      	lsrs	r2, r3, #3
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	3208      	adds	r2, #8
 801041c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010420:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8010422:	69fb      	ldr	r3, [r7, #28]
 8010424:	f003 0307 	and.w	r3, r3, #7
 8010428:	009b      	lsls	r3, r3, #2
 801042a:	220f      	movs	r2, #15
 801042c:	fa02 f303 	lsl.w	r3, r2, r3
 8010430:	43db      	mvns	r3, r3
 8010432:	69ba      	ldr	r2, [r7, #24]
 8010434:	4013      	ands	r3, r2
 8010436:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	691a      	ldr	r2, [r3, #16]
 801043c:	69fb      	ldr	r3, [r7, #28]
 801043e:	f003 0307 	and.w	r3, r3, #7
 8010442:	009b      	lsls	r3, r3, #2
 8010444:	fa02 f303 	lsl.w	r3, r2, r3
 8010448:	69ba      	ldr	r2, [r7, #24]
 801044a:	4313      	orrs	r3, r2
 801044c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801044e:	69fb      	ldr	r3, [r7, #28]
 8010450:	08da      	lsrs	r2, r3, #3
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	3208      	adds	r2, #8
 8010456:	69b9      	ldr	r1, [r7, #24]
 8010458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8010462:	69fb      	ldr	r3, [r7, #28]
 8010464:	005b      	lsls	r3, r3, #1
 8010466:	2203      	movs	r2, #3
 8010468:	fa02 f303 	lsl.w	r3, r2, r3
 801046c:	43db      	mvns	r3, r3
 801046e:	69ba      	ldr	r2, [r7, #24]
 8010470:	4013      	ands	r3, r2
 8010472:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8010474:	683b      	ldr	r3, [r7, #0]
 8010476:	685b      	ldr	r3, [r3, #4]
 8010478:	f003 0203 	and.w	r2, r3, #3
 801047c:	69fb      	ldr	r3, [r7, #28]
 801047e:	005b      	lsls	r3, r3, #1
 8010480:	fa02 f303 	lsl.w	r3, r2, r3
 8010484:	69ba      	ldr	r2, [r7, #24]
 8010486:	4313      	orrs	r3, r2
 8010488:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	69ba      	ldr	r2, [r7, #24]
 801048e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	685b      	ldr	r3, [r3, #4]
 8010494:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010498:	2b00      	cmp	r3, #0
 801049a:	f000 80ae 	beq.w	80105fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801049e:	2300      	movs	r3, #0
 80104a0:	60fb      	str	r3, [r7, #12]
 80104a2:	4b5d      	ldr	r3, [pc, #372]	@ (8010618 <HAL_GPIO_Init+0x300>)
 80104a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104a6:	4a5c      	ldr	r2, [pc, #368]	@ (8010618 <HAL_GPIO_Init+0x300>)
 80104a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80104ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80104ae:	4b5a      	ldr	r3, [pc, #360]	@ (8010618 <HAL_GPIO_Init+0x300>)
 80104b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80104b6:	60fb      	str	r3, [r7, #12]
 80104b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80104ba:	4a58      	ldr	r2, [pc, #352]	@ (801061c <HAL_GPIO_Init+0x304>)
 80104bc:	69fb      	ldr	r3, [r7, #28]
 80104be:	089b      	lsrs	r3, r3, #2
 80104c0:	3302      	adds	r3, #2
 80104c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80104c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80104c8:	69fb      	ldr	r3, [r7, #28]
 80104ca:	f003 0303 	and.w	r3, r3, #3
 80104ce:	009b      	lsls	r3, r3, #2
 80104d0:	220f      	movs	r2, #15
 80104d2:	fa02 f303 	lsl.w	r3, r2, r3
 80104d6:	43db      	mvns	r3, r3
 80104d8:	69ba      	ldr	r2, [r7, #24]
 80104da:	4013      	ands	r3, r2
 80104dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	4a4f      	ldr	r2, [pc, #316]	@ (8010620 <HAL_GPIO_Init+0x308>)
 80104e2:	4293      	cmp	r3, r2
 80104e4:	d025      	beq.n	8010532 <HAL_GPIO_Init+0x21a>
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	4a4e      	ldr	r2, [pc, #312]	@ (8010624 <HAL_GPIO_Init+0x30c>)
 80104ea:	4293      	cmp	r3, r2
 80104ec:	d01f      	beq.n	801052e <HAL_GPIO_Init+0x216>
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	4a4d      	ldr	r2, [pc, #308]	@ (8010628 <HAL_GPIO_Init+0x310>)
 80104f2:	4293      	cmp	r3, r2
 80104f4:	d019      	beq.n	801052a <HAL_GPIO_Init+0x212>
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	4a4c      	ldr	r2, [pc, #304]	@ (801062c <HAL_GPIO_Init+0x314>)
 80104fa:	4293      	cmp	r3, r2
 80104fc:	d013      	beq.n	8010526 <HAL_GPIO_Init+0x20e>
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	4a4b      	ldr	r2, [pc, #300]	@ (8010630 <HAL_GPIO_Init+0x318>)
 8010502:	4293      	cmp	r3, r2
 8010504:	d00d      	beq.n	8010522 <HAL_GPIO_Init+0x20a>
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	4a4a      	ldr	r2, [pc, #296]	@ (8010634 <HAL_GPIO_Init+0x31c>)
 801050a:	4293      	cmp	r3, r2
 801050c:	d007      	beq.n	801051e <HAL_GPIO_Init+0x206>
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	4a49      	ldr	r2, [pc, #292]	@ (8010638 <HAL_GPIO_Init+0x320>)
 8010512:	4293      	cmp	r3, r2
 8010514:	d101      	bne.n	801051a <HAL_GPIO_Init+0x202>
 8010516:	2306      	movs	r3, #6
 8010518:	e00c      	b.n	8010534 <HAL_GPIO_Init+0x21c>
 801051a:	2307      	movs	r3, #7
 801051c:	e00a      	b.n	8010534 <HAL_GPIO_Init+0x21c>
 801051e:	2305      	movs	r3, #5
 8010520:	e008      	b.n	8010534 <HAL_GPIO_Init+0x21c>
 8010522:	2304      	movs	r3, #4
 8010524:	e006      	b.n	8010534 <HAL_GPIO_Init+0x21c>
 8010526:	2303      	movs	r3, #3
 8010528:	e004      	b.n	8010534 <HAL_GPIO_Init+0x21c>
 801052a:	2302      	movs	r3, #2
 801052c:	e002      	b.n	8010534 <HAL_GPIO_Init+0x21c>
 801052e:	2301      	movs	r3, #1
 8010530:	e000      	b.n	8010534 <HAL_GPIO_Init+0x21c>
 8010532:	2300      	movs	r3, #0
 8010534:	69fa      	ldr	r2, [r7, #28]
 8010536:	f002 0203 	and.w	r2, r2, #3
 801053a:	0092      	lsls	r2, r2, #2
 801053c:	4093      	lsls	r3, r2
 801053e:	69ba      	ldr	r2, [r7, #24]
 8010540:	4313      	orrs	r3, r2
 8010542:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8010544:	4935      	ldr	r1, [pc, #212]	@ (801061c <HAL_GPIO_Init+0x304>)
 8010546:	69fb      	ldr	r3, [r7, #28]
 8010548:	089b      	lsrs	r3, r3, #2
 801054a:	3302      	adds	r3, #2
 801054c:	69ba      	ldr	r2, [r7, #24]
 801054e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8010552:	4b3a      	ldr	r3, [pc, #232]	@ (801063c <HAL_GPIO_Init+0x324>)
 8010554:	689b      	ldr	r3, [r3, #8]
 8010556:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010558:	693b      	ldr	r3, [r7, #16]
 801055a:	43db      	mvns	r3, r3
 801055c:	69ba      	ldr	r2, [r7, #24]
 801055e:	4013      	ands	r3, r2
 8010560:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8010562:	683b      	ldr	r3, [r7, #0]
 8010564:	685b      	ldr	r3, [r3, #4]
 8010566:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801056a:	2b00      	cmp	r3, #0
 801056c:	d003      	beq.n	8010576 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 801056e:	69ba      	ldr	r2, [r7, #24]
 8010570:	693b      	ldr	r3, [r7, #16]
 8010572:	4313      	orrs	r3, r2
 8010574:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8010576:	4a31      	ldr	r2, [pc, #196]	@ (801063c <HAL_GPIO_Init+0x324>)
 8010578:	69bb      	ldr	r3, [r7, #24]
 801057a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 801057c:	4b2f      	ldr	r3, [pc, #188]	@ (801063c <HAL_GPIO_Init+0x324>)
 801057e:	68db      	ldr	r3, [r3, #12]
 8010580:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010582:	693b      	ldr	r3, [r7, #16]
 8010584:	43db      	mvns	r3, r3
 8010586:	69ba      	ldr	r2, [r7, #24]
 8010588:	4013      	ands	r3, r2
 801058a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 801058c:	683b      	ldr	r3, [r7, #0]
 801058e:	685b      	ldr	r3, [r3, #4]
 8010590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8010594:	2b00      	cmp	r3, #0
 8010596:	d003      	beq.n	80105a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8010598:	69ba      	ldr	r2, [r7, #24]
 801059a:	693b      	ldr	r3, [r7, #16]
 801059c:	4313      	orrs	r3, r2
 801059e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80105a0:	4a26      	ldr	r2, [pc, #152]	@ (801063c <HAL_GPIO_Init+0x324>)
 80105a2:	69bb      	ldr	r3, [r7, #24]
 80105a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80105a6:	4b25      	ldr	r3, [pc, #148]	@ (801063c <HAL_GPIO_Init+0x324>)
 80105a8:	685b      	ldr	r3, [r3, #4]
 80105aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80105ac:	693b      	ldr	r3, [r7, #16]
 80105ae:	43db      	mvns	r3, r3
 80105b0:	69ba      	ldr	r2, [r7, #24]
 80105b2:	4013      	ands	r3, r2
 80105b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80105b6:	683b      	ldr	r3, [r7, #0]
 80105b8:	685b      	ldr	r3, [r3, #4]
 80105ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d003      	beq.n	80105ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80105c2:	69ba      	ldr	r2, [r7, #24]
 80105c4:	693b      	ldr	r3, [r7, #16]
 80105c6:	4313      	orrs	r3, r2
 80105c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80105ca:	4a1c      	ldr	r2, [pc, #112]	@ (801063c <HAL_GPIO_Init+0x324>)
 80105cc:	69bb      	ldr	r3, [r7, #24]
 80105ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80105d0:	4b1a      	ldr	r3, [pc, #104]	@ (801063c <HAL_GPIO_Init+0x324>)
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80105d6:	693b      	ldr	r3, [r7, #16]
 80105d8:	43db      	mvns	r3, r3
 80105da:	69ba      	ldr	r2, [r7, #24]
 80105dc:	4013      	ands	r3, r2
 80105de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80105e0:	683b      	ldr	r3, [r7, #0]
 80105e2:	685b      	ldr	r3, [r3, #4]
 80105e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d003      	beq.n	80105f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80105ec:	69ba      	ldr	r2, [r7, #24]
 80105ee:	693b      	ldr	r3, [r7, #16]
 80105f0:	4313      	orrs	r3, r2
 80105f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80105f4:	4a11      	ldr	r2, [pc, #68]	@ (801063c <HAL_GPIO_Init+0x324>)
 80105f6:	69bb      	ldr	r3, [r7, #24]
 80105f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80105fa:	69fb      	ldr	r3, [r7, #28]
 80105fc:	3301      	adds	r3, #1
 80105fe:	61fb      	str	r3, [r7, #28]
 8010600:	69fb      	ldr	r3, [r7, #28]
 8010602:	2b0f      	cmp	r3, #15
 8010604:	f67f ae96 	bls.w	8010334 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8010608:	bf00      	nop
 801060a:	bf00      	nop
 801060c:	3724      	adds	r7, #36	@ 0x24
 801060e:	46bd      	mov	sp, r7
 8010610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010614:	4770      	bx	lr
 8010616:	bf00      	nop
 8010618:	40023800 	.word	0x40023800
 801061c:	40013800 	.word	0x40013800
 8010620:	40020000 	.word	0x40020000
 8010624:	40020400 	.word	0x40020400
 8010628:	40020800 	.word	0x40020800
 801062c:	40020c00 	.word	0x40020c00
 8010630:	40021000 	.word	0x40021000
 8010634:	40021400 	.word	0x40021400
 8010638:	40021800 	.word	0x40021800
 801063c:	40013c00 	.word	0x40013c00

08010640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8010640:	b480      	push	{r7}
 8010642:	b083      	sub	sp, #12
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
 8010648:	460b      	mov	r3, r1
 801064a:	807b      	strh	r3, [r7, #2]
 801064c:	4613      	mov	r3, r2
 801064e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8010650:	787b      	ldrb	r3, [r7, #1]
 8010652:	2b00      	cmp	r3, #0
 8010654:	d003      	beq.n	801065e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8010656:	887a      	ldrh	r2, [r7, #2]
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 801065c:	e003      	b.n	8010666 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 801065e:	887b      	ldrh	r3, [r7, #2]
 8010660:	041a      	lsls	r2, r3, #16
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	619a      	str	r2, [r3, #24]
}
 8010666:	bf00      	nop
 8010668:	370c      	adds	r7, #12
 801066a:	46bd      	mov	sp, r7
 801066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010670:	4770      	bx	lr
	...

08010674 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8010674:	b580      	push	{r7, lr}
 8010676:	b082      	sub	sp, #8
 8010678:	af00      	add	r7, sp, #0
 801067a:	4603      	mov	r3, r0
 801067c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 801067e:	4b08      	ldr	r3, [pc, #32]	@ (80106a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8010680:	695a      	ldr	r2, [r3, #20]
 8010682:	88fb      	ldrh	r3, [r7, #6]
 8010684:	4013      	ands	r3, r2
 8010686:	2b00      	cmp	r3, #0
 8010688:	d006      	beq.n	8010698 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 801068a:	4a05      	ldr	r2, [pc, #20]	@ (80106a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 801068c:	88fb      	ldrh	r3, [r7, #6]
 801068e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8010690:	88fb      	ldrh	r3, [r7, #6]
 8010692:	4618      	mov	r0, r3
 8010694:	f7f2 fde4 	bl	8003260 <HAL_GPIO_EXTI_Callback>
  }
}
 8010698:	bf00      	nop
 801069a:	3708      	adds	r7, #8
 801069c:	46bd      	mov	sp, r7
 801069e:	bd80      	pop	{r7, pc}
 80106a0:	40013c00 	.word	0x40013c00

080106a4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80106a4:	b580      	push	{r7, lr}
 80106a6:	b082      	sub	sp, #8
 80106a8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80106aa:	2300      	movs	r3, #0
 80106ac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80106ae:	2300      	movs	r3, #0
 80106b0:	603b      	str	r3, [r7, #0]
 80106b2:	4b20      	ldr	r3, [pc, #128]	@ (8010734 <HAL_PWREx_EnableOverDrive+0x90>)
 80106b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106b6:	4a1f      	ldr	r2, [pc, #124]	@ (8010734 <HAL_PWREx_EnableOverDrive+0x90>)
 80106b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80106bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80106be:	4b1d      	ldr	r3, [pc, #116]	@ (8010734 <HAL_PWREx_EnableOverDrive+0x90>)
 80106c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80106c6:	603b      	str	r3, [r7, #0]
 80106c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80106ca:	4b1b      	ldr	r3, [pc, #108]	@ (8010738 <HAL_PWREx_EnableOverDrive+0x94>)
 80106cc:	2201      	movs	r2, #1
 80106ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80106d0:	f7ff f972 	bl	800f9b8 <HAL_GetTick>
 80106d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80106d6:	e009      	b.n	80106ec <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80106d8:	f7ff f96e 	bl	800f9b8 <HAL_GetTick>
 80106dc:	4602      	mov	r2, r0
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	1ad3      	subs	r3, r2, r3
 80106e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80106e6:	d901      	bls.n	80106ec <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80106e8:	2303      	movs	r3, #3
 80106ea:	e01f      	b.n	801072c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80106ec:	4b13      	ldr	r3, [pc, #76]	@ (801073c <HAL_PWREx_EnableOverDrive+0x98>)
 80106ee:	685b      	ldr	r3, [r3, #4]
 80106f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80106f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80106f8:	d1ee      	bne.n	80106d8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80106fa:	4b11      	ldr	r3, [pc, #68]	@ (8010740 <HAL_PWREx_EnableOverDrive+0x9c>)
 80106fc:	2201      	movs	r2, #1
 80106fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8010700:	f7ff f95a 	bl	800f9b8 <HAL_GetTick>
 8010704:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8010706:	e009      	b.n	801071c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8010708:	f7ff f956 	bl	800f9b8 <HAL_GetTick>
 801070c:	4602      	mov	r2, r0
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	1ad3      	subs	r3, r2, r3
 8010712:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010716:	d901      	bls.n	801071c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8010718:	2303      	movs	r3, #3
 801071a:	e007      	b.n	801072c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 801071c:	4b07      	ldr	r3, [pc, #28]	@ (801073c <HAL_PWREx_EnableOverDrive+0x98>)
 801071e:	685b      	ldr	r3, [r3, #4]
 8010720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010724:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010728:	d1ee      	bne.n	8010708 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 801072a:	2300      	movs	r3, #0
}
 801072c:	4618      	mov	r0, r3
 801072e:	3708      	adds	r7, #8
 8010730:	46bd      	mov	sp, r7
 8010732:	bd80      	pop	{r7, pc}
 8010734:	40023800 	.word	0x40023800
 8010738:	420e0040 	.word	0x420e0040
 801073c:	40007000 	.word	0x40007000
 8010740:	420e0044 	.word	0x420e0044

08010744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b084      	sub	sp, #16
 8010748:	af00      	add	r7, sp, #0
 801074a:	6078      	str	r0, [r7, #4]
 801074c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d101      	bne.n	8010758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010754:	2301      	movs	r3, #1
 8010756:	e0cc      	b.n	80108f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8010758:	4b68      	ldr	r3, [pc, #416]	@ (80108fc <HAL_RCC_ClockConfig+0x1b8>)
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	f003 030f 	and.w	r3, r3, #15
 8010760:	683a      	ldr	r2, [r7, #0]
 8010762:	429a      	cmp	r2, r3
 8010764:	d90c      	bls.n	8010780 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010766:	4b65      	ldr	r3, [pc, #404]	@ (80108fc <HAL_RCC_ClockConfig+0x1b8>)
 8010768:	683a      	ldr	r2, [r7, #0]
 801076a:	b2d2      	uxtb	r2, r2
 801076c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801076e:	4b63      	ldr	r3, [pc, #396]	@ (80108fc <HAL_RCC_ClockConfig+0x1b8>)
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	f003 030f 	and.w	r3, r3, #15
 8010776:	683a      	ldr	r2, [r7, #0]
 8010778:	429a      	cmp	r2, r3
 801077a:	d001      	beq.n	8010780 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 801077c:	2301      	movs	r3, #1
 801077e:	e0b8      	b.n	80108f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	f003 0302 	and.w	r3, r3, #2
 8010788:	2b00      	cmp	r3, #0
 801078a:	d020      	beq.n	80107ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	f003 0304 	and.w	r3, r3, #4
 8010794:	2b00      	cmp	r3, #0
 8010796:	d005      	beq.n	80107a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010798:	4b59      	ldr	r3, [pc, #356]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 801079a:	689b      	ldr	r3, [r3, #8]
 801079c:	4a58      	ldr	r2, [pc, #352]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 801079e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80107a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	f003 0308 	and.w	r3, r3, #8
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d005      	beq.n	80107bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80107b0:	4b53      	ldr	r3, [pc, #332]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80107b2:	689b      	ldr	r3, [r3, #8]
 80107b4:	4a52      	ldr	r2, [pc, #328]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80107b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80107ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80107bc:	4b50      	ldr	r3, [pc, #320]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80107be:	689b      	ldr	r3, [r3, #8]
 80107c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	689b      	ldr	r3, [r3, #8]
 80107c8:	494d      	ldr	r1, [pc, #308]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80107ca:	4313      	orrs	r3, r2
 80107cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	f003 0301 	and.w	r3, r3, #1
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d044      	beq.n	8010864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	685b      	ldr	r3, [r3, #4]
 80107de:	2b01      	cmp	r3, #1
 80107e0:	d107      	bne.n	80107f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80107e2:	4b47      	ldr	r3, [pc, #284]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d119      	bne.n	8010822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80107ee:	2301      	movs	r3, #1
 80107f0:	e07f      	b.n	80108f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	685b      	ldr	r3, [r3, #4]
 80107f6:	2b02      	cmp	r3, #2
 80107f8:	d003      	beq.n	8010802 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80107fe:	2b03      	cmp	r3, #3
 8010800:	d107      	bne.n	8010812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010802:	4b3f      	ldr	r3, [pc, #252]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801080a:	2b00      	cmp	r3, #0
 801080c:	d109      	bne.n	8010822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801080e:	2301      	movs	r3, #1
 8010810:	e06f      	b.n	80108f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010812:	4b3b      	ldr	r3, [pc, #236]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	f003 0302 	and.w	r3, r3, #2
 801081a:	2b00      	cmp	r3, #0
 801081c:	d101      	bne.n	8010822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801081e:	2301      	movs	r3, #1
 8010820:	e067      	b.n	80108f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8010822:	4b37      	ldr	r3, [pc, #220]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 8010824:	689b      	ldr	r3, [r3, #8]
 8010826:	f023 0203 	bic.w	r2, r3, #3
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	685b      	ldr	r3, [r3, #4]
 801082e:	4934      	ldr	r1, [pc, #208]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 8010830:	4313      	orrs	r3, r2
 8010832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8010834:	f7ff f8c0 	bl	800f9b8 <HAL_GetTick>
 8010838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801083a:	e00a      	b.n	8010852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801083c:	f7ff f8bc 	bl	800f9b8 <HAL_GetTick>
 8010840:	4602      	mov	r2, r0
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	1ad3      	subs	r3, r2, r3
 8010846:	f241 3288 	movw	r2, #5000	@ 0x1388
 801084a:	4293      	cmp	r3, r2
 801084c:	d901      	bls.n	8010852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 801084e:	2303      	movs	r3, #3
 8010850:	e04f      	b.n	80108f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010852:	4b2b      	ldr	r3, [pc, #172]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 8010854:	689b      	ldr	r3, [r3, #8]
 8010856:	f003 020c 	and.w	r2, r3, #12
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	685b      	ldr	r3, [r3, #4]
 801085e:	009b      	lsls	r3, r3, #2
 8010860:	429a      	cmp	r2, r3
 8010862:	d1eb      	bne.n	801083c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8010864:	4b25      	ldr	r3, [pc, #148]	@ (80108fc <HAL_RCC_ClockConfig+0x1b8>)
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	f003 030f 	and.w	r3, r3, #15
 801086c:	683a      	ldr	r2, [r7, #0]
 801086e:	429a      	cmp	r2, r3
 8010870:	d20c      	bcs.n	801088c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010872:	4b22      	ldr	r3, [pc, #136]	@ (80108fc <HAL_RCC_ClockConfig+0x1b8>)
 8010874:	683a      	ldr	r2, [r7, #0]
 8010876:	b2d2      	uxtb	r2, r2
 8010878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801087a:	4b20      	ldr	r3, [pc, #128]	@ (80108fc <HAL_RCC_ClockConfig+0x1b8>)
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	f003 030f 	and.w	r3, r3, #15
 8010882:	683a      	ldr	r2, [r7, #0]
 8010884:	429a      	cmp	r2, r3
 8010886:	d001      	beq.n	801088c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8010888:	2301      	movs	r3, #1
 801088a:	e032      	b.n	80108f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	f003 0304 	and.w	r3, r3, #4
 8010894:	2b00      	cmp	r3, #0
 8010896:	d008      	beq.n	80108aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010898:	4b19      	ldr	r3, [pc, #100]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 801089a:	689b      	ldr	r3, [r3, #8]
 801089c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	68db      	ldr	r3, [r3, #12]
 80108a4:	4916      	ldr	r1, [pc, #88]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80108a6:	4313      	orrs	r3, r2
 80108a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	f003 0308 	and.w	r3, r3, #8
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d009      	beq.n	80108ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80108b6:	4b12      	ldr	r3, [pc, #72]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80108b8:	689b      	ldr	r3, [r3, #8]
 80108ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	691b      	ldr	r3, [r3, #16]
 80108c2:	00db      	lsls	r3, r3, #3
 80108c4:	490e      	ldr	r1, [pc, #56]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80108c6:	4313      	orrs	r3, r2
 80108c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80108ca:	f000 f855 	bl	8010978 <HAL_RCC_GetSysClockFreq>
 80108ce:	4602      	mov	r2, r0
 80108d0:	4b0b      	ldr	r3, [pc, #44]	@ (8010900 <HAL_RCC_ClockConfig+0x1bc>)
 80108d2:	689b      	ldr	r3, [r3, #8]
 80108d4:	091b      	lsrs	r3, r3, #4
 80108d6:	f003 030f 	and.w	r3, r3, #15
 80108da:	490a      	ldr	r1, [pc, #40]	@ (8010904 <HAL_RCC_ClockConfig+0x1c0>)
 80108dc:	5ccb      	ldrb	r3, [r1, r3]
 80108de:	fa22 f303 	lsr.w	r3, r2, r3
 80108e2:	4a09      	ldr	r2, [pc, #36]	@ (8010908 <HAL_RCC_ClockConfig+0x1c4>)
 80108e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80108e6:	4b09      	ldr	r3, [pc, #36]	@ (801090c <HAL_RCC_ClockConfig+0x1c8>)
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	4618      	mov	r0, r3
 80108ec:	f7ff f820 	bl	800f930 <HAL_InitTick>

  return HAL_OK;
 80108f0:	2300      	movs	r3, #0
}
 80108f2:	4618      	mov	r0, r3
 80108f4:	3710      	adds	r7, #16
 80108f6:	46bd      	mov	sp, r7
 80108f8:	bd80      	pop	{r7, pc}
 80108fa:	bf00      	nop
 80108fc:	40023c00 	.word	0x40023c00
 8010900:	40023800 	.word	0x40023800
 8010904:	0801e9e8 	.word	0x0801e9e8
 8010908:	20000000 	.word	0x20000000
 801090c:	20000220 	.word	0x20000220

08010910 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010910:	b480      	push	{r7}
 8010912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8010914:	4b03      	ldr	r3, [pc, #12]	@ (8010924 <HAL_RCC_GetHCLKFreq+0x14>)
 8010916:	681b      	ldr	r3, [r3, #0]
}
 8010918:	4618      	mov	r0, r3
 801091a:	46bd      	mov	sp, r7
 801091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010920:	4770      	bx	lr
 8010922:	bf00      	nop
 8010924:	20000000 	.word	0x20000000

08010928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010928:	b580      	push	{r7, lr}
 801092a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 801092c:	f7ff fff0 	bl	8010910 <HAL_RCC_GetHCLKFreq>
 8010930:	4602      	mov	r2, r0
 8010932:	4b05      	ldr	r3, [pc, #20]	@ (8010948 <HAL_RCC_GetPCLK1Freq+0x20>)
 8010934:	689b      	ldr	r3, [r3, #8]
 8010936:	0a9b      	lsrs	r3, r3, #10
 8010938:	f003 0307 	and.w	r3, r3, #7
 801093c:	4903      	ldr	r1, [pc, #12]	@ (801094c <HAL_RCC_GetPCLK1Freq+0x24>)
 801093e:	5ccb      	ldrb	r3, [r1, r3]
 8010940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010944:	4618      	mov	r0, r3
 8010946:	bd80      	pop	{r7, pc}
 8010948:	40023800 	.word	0x40023800
 801094c:	0801e9f8 	.word	0x0801e9f8

08010950 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010950:	b580      	push	{r7, lr}
 8010952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8010954:	f7ff ffdc 	bl	8010910 <HAL_RCC_GetHCLKFreq>
 8010958:	4602      	mov	r2, r0
 801095a:	4b05      	ldr	r3, [pc, #20]	@ (8010970 <HAL_RCC_GetPCLK2Freq+0x20>)
 801095c:	689b      	ldr	r3, [r3, #8]
 801095e:	0b5b      	lsrs	r3, r3, #13
 8010960:	f003 0307 	and.w	r3, r3, #7
 8010964:	4903      	ldr	r1, [pc, #12]	@ (8010974 <HAL_RCC_GetPCLK2Freq+0x24>)
 8010966:	5ccb      	ldrb	r3, [r1, r3]
 8010968:	fa22 f303 	lsr.w	r3, r2, r3
}
 801096c:	4618      	mov	r0, r3
 801096e:	bd80      	pop	{r7, pc}
 8010970:	40023800 	.word	0x40023800
 8010974:	0801e9f8 	.word	0x0801e9f8

08010978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010978:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801097c:	b0ae      	sub	sp, #184	@ 0xb8
 801097e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8010980:	2300      	movs	r3, #0
 8010982:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8010986:	2300      	movs	r3, #0
 8010988:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 801098c:	2300      	movs	r3, #0
 801098e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8010992:	2300      	movs	r3, #0
 8010994:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8010998:	2300      	movs	r3, #0
 801099a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 801099e:	4bcb      	ldr	r3, [pc, #812]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 80109a0:	689b      	ldr	r3, [r3, #8]
 80109a2:	f003 030c 	and.w	r3, r3, #12
 80109a6:	2b0c      	cmp	r3, #12
 80109a8:	f200 8206 	bhi.w	8010db8 <HAL_RCC_GetSysClockFreq+0x440>
 80109ac:	a201      	add	r2, pc, #4	@ (adr r2, 80109b4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80109ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109b2:	bf00      	nop
 80109b4:	080109e9 	.word	0x080109e9
 80109b8:	08010db9 	.word	0x08010db9
 80109bc:	08010db9 	.word	0x08010db9
 80109c0:	08010db9 	.word	0x08010db9
 80109c4:	080109f1 	.word	0x080109f1
 80109c8:	08010db9 	.word	0x08010db9
 80109cc:	08010db9 	.word	0x08010db9
 80109d0:	08010db9 	.word	0x08010db9
 80109d4:	080109f9 	.word	0x080109f9
 80109d8:	08010db9 	.word	0x08010db9
 80109dc:	08010db9 	.word	0x08010db9
 80109e0:	08010db9 	.word	0x08010db9
 80109e4:	08010be9 	.word	0x08010be9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80109e8:	4bb9      	ldr	r3, [pc, #740]	@ (8010cd0 <HAL_RCC_GetSysClockFreq+0x358>)
 80109ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 80109ee:	e1e7      	b.n	8010dc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80109f0:	4bb8      	ldr	r3, [pc, #736]	@ (8010cd4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80109f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80109f6:	e1e3      	b.n	8010dc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80109f8:	4bb4      	ldr	r3, [pc, #720]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 80109fa:	685b      	ldr	r3, [r3, #4]
 80109fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010a00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8010a04:	4bb1      	ldr	r3, [pc, #708]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 8010a06:	685b      	ldr	r3, [r3, #4]
 8010a08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d071      	beq.n	8010af4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010a10:	4bae      	ldr	r3, [pc, #696]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 8010a12:	685b      	ldr	r3, [r3, #4]
 8010a14:	099b      	lsrs	r3, r3, #6
 8010a16:	2200      	movs	r2, #0
 8010a18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010a1c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8010a20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010a28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010a32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8010a36:	4622      	mov	r2, r4
 8010a38:	462b      	mov	r3, r5
 8010a3a:	f04f 0000 	mov.w	r0, #0
 8010a3e:	f04f 0100 	mov.w	r1, #0
 8010a42:	0159      	lsls	r1, r3, #5
 8010a44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010a48:	0150      	lsls	r0, r2, #5
 8010a4a:	4602      	mov	r2, r0
 8010a4c:	460b      	mov	r3, r1
 8010a4e:	4621      	mov	r1, r4
 8010a50:	1a51      	subs	r1, r2, r1
 8010a52:	6439      	str	r1, [r7, #64]	@ 0x40
 8010a54:	4629      	mov	r1, r5
 8010a56:	eb63 0301 	sbc.w	r3, r3, r1
 8010a5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8010a5c:	f04f 0200 	mov.w	r2, #0
 8010a60:	f04f 0300 	mov.w	r3, #0
 8010a64:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8010a68:	4649      	mov	r1, r9
 8010a6a:	018b      	lsls	r3, r1, #6
 8010a6c:	4641      	mov	r1, r8
 8010a6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8010a72:	4641      	mov	r1, r8
 8010a74:	018a      	lsls	r2, r1, #6
 8010a76:	4641      	mov	r1, r8
 8010a78:	1a51      	subs	r1, r2, r1
 8010a7a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8010a7c:	4649      	mov	r1, r9
 8010a7e:	eb63 0301 	sbc.w	r3, r3, r1
 8010a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a84:	f04f 0200 	mov.w	r2, #0
 8010a88:	f04f 0300 	mov.w	r3, #0
 8010a8c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8010a90:	4649      	mov	r1, r9
 8010a92:	00cb      	lsls	r3, r1, #3
 8010a94:	4641      	mov	r1, r8
 8010a96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010a9a:	4641      	mov	r1, r8
 8010a9c:	00ca      	lsls	r2, r1, #3
 8010a9e:	4610      	mov	r0, r2
 8010aa0:	4619      	mov	r1, r3
 8010aa2:	4603      	mov	r3, r0
 8010aa4:	4622      	mov	r2, r4
 8010aa6:	189b      	adds	r3, r3, r2
 8010aa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8010aaa:	462b      	mov	r3, r5
 8010aac:	460a      	mov	r2, r1
 8010aae:	eb42 0303 	adc.w	r3, r2, r3
 8010ab2:	637b      	str	r3, [r7, #52]	@ 0x34
 8010ab4:	f04f 0200 	mov.w	r2, #0
 8010ab8:	f04f 0300 	mov.w	r3, #0
 8010abc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8010ac0:	4629      	mov	r1, r5
 8010ac2:	024b      	lsls	r3, r1, #9
 8010ac4:	4621      	mov	r1, r4
 8010ac6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8010aca:	4621      	mov	r1, r4
 8010acc:	024a      	lsls	r2, r1, #9
 8010ace:	4610      	mov	r0, r2
 8010ad0:	4619      	mov	r1, r3
 8010ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010ad6:	2200      	movs	r2, #0
 8010ad8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010adc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010ae0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8010ae4:	f7f0 f880 	bl	8000be8 <__aeabi_uldivmod>
 8010ae8:	4602      	mov	r2, r0
 8010aea:	460b      	mov	r3, r1
 8010aec:	4613      	mov	r3, r2
 8010aee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010af2:	e067      	b.n	8010bc4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010af4:	4b75      	ldr	r3, [pc, #468]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 8010af6:	685b      	ldr	r3, [r3, #4]
 8010af8:	099b      	lsrs	r3, r3, #6
 8010afa:	2200      	movs	r2, #0
 8010afc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010b00:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8010b04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010b08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010b0e:	2300      	movs	r3, #0
 8010b10:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010b12:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8010b16:	4622      	mov	r2, r4
 8010b18:	462b      	mov	r3, r5
 8010b1a:	f04f 0000 	mov.w	r0, #0
 8010b1e:	f04f 0100 	mov.w	r1, #0
 8010b22:	0159      	lsls	r1, r3, #5
 8010b24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010b28:	0150      	lsls	r0, r2, #5
 8010b2a:	4602      	mov	r2, r0
 8010b2c:	460b      	mov	r3, r1
 8010b2e:	4621      	mov	r1, r4
 8010b30:	1a51      	subs	r1, r2, r1
 8010b32:	62b9      	str	r1, [r7, #40]	@ 0x28
 8010b34:	4629      	mov	r1, r5
 8010b36:	eb63 0301 	sbc.w	r3, r3, r1
 8010b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010b3c:	f04f 0200 	mov.w	r2, #0
 8010b40:	f04f 0300 	mov.w	r3, #0
 8010b44:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8010b48:	4649      	mov	r1, r9
 8010b4a:	018b      	lsls	r3, r1, #6
 8010b4c:	4641      	mov	r1, r8
 8010b4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8010b52:	4641      	mov	r1, r8
 8010b54:	018a      	lsls	r2, r1, #6
 8010b56:	4641      	mov	r1, r8
 8010b58:	ebb2 0a01 	subs.w	sl, r2, r1
 8010b5c:	4649      	mov	r1, r9
 8010b5e:	eb63 0b01 	sbc.w	fp, r3, r1
 8010b62:	f04f 0200 	mov.w	r2, #0
 8010b66:	f04f 0300 	mov.w	r3, #0
 8010b6a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010b6e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8010b72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010b76:	4692      	mov	sl, r2
 8010b78:	469b      	mov	fp, r3
 8010b7a:	4623      	mov	r3, r4
 8010b7c:	eb1a 0303 	adds.w	r3, sl, r3
 8010b80:	623b      	str	r3, [r7, #32]
 8010b82:	462b      	mov	r3, r5
 8010b84:	eb4b 0303 	adc.w	r3, fp, r3
 8010b88:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b8a:	f04f 0200 	mov.w	r2, #0
 8010b8e:	f04f 0300 	mov.w	r3, #0
 8010b92:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8010b96:	4629      	mov	r1, r5
 8010b98:	028b      	lsls	r3, r1, #10
 8010b9a:	4621      	mov	r1, r4
 8010b9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8010ba0:	4621      	mov	r1, r4
 8010ba2:	028a      	lsls	r2, r1, #10
 8010ba4:	4610      	mov	r0, r2
 8010ba6:	4619      	mov	r1, r3
 8010ba8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010bac:	2200      	movs	r2, #0
 8010bae:	673b      	str	r3, [r7, #112]	@ 0x70
 8010bb0:	677a      	str	r2, [r7, #116]	@ 0x74
 8010bb2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8010bb6:	f7f0 f817 	bl	8000be8 <__aeabi_uldivmod>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	460b      	mov	r3, r1
 8010bbe:	4613      	mov	r3, r2
 8010bc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8010bc4:	4b41      	ldr	r3, [pc, #260]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 8010bc6:	685b      	ldr	r3, [r3, #4]
 8010bc8:	0c1b      	lsrs	r3, r3, #16
 8010bca:	f003 0303 	and.w	r3, r3, #3
 8010bce:	3301      	adds	r3, #1
 8010bd0:	005b      	lsls	r3, r3, #1
 8010bd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8010bd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010bda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8010be2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8010be6:	e0eb      	b.n	8010dc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010be8:	4b38      	ldr	r3, [pc, #224]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 8010bea:	685b      	ldr	r3, [r3, #4]
 8010bec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010bf0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8010bf4:	4b35      	ldr	r3, [pc, #212]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 8010bf6:	685b      	ldr	r3, [r3, #4]
 8010bf8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d06b      	beq.n	8010cd8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010c00:	4b32      	ldr	r3, [pc, #200]	@ (8010ccc <HAL_RCC_GetSysClockFreq+0x354>)
 8010c02:	685b      	ldr	r3, [r3, #4]
 8010c04:	099b      	lsrs	r3, r3, #6
 8010c06:	2200      	movs	r2, #0
 8010c08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010c0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010c0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010c12:	663b      	str	r3, [r7, #96]	@ 0x60
 8010c14:	2300      	movs	r3, #0
 8010c16:	667b      	str	r3, [r7, #100]	@ 0x64
 8010c18:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8010c1c:	4622      	mov	r2, r4
 8010c1e:	462b      	mov	r3, r5
 8010c20:	f04f 0000 	mov.w	r0, #0
 8010c24:	f04f 0100 	mov.w	r1, #0
 8010c28:	0159      	lsls	r1, r3, #5
 8010c2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010c2e:	0150      	lsls	r0, r2, #5
 8010c30:	4602      	mov	r2, r0
 8010c32:	460b      	mov	r3, r1
 8010c34:	4621      	mov	r1, r4
 8010c36:	1a51      	subs	r1, r2, r1
 8010c38:	61b9      	str	r1, [r7, #24]
 8010c3a:	4629      	mov	r1, r5
 8010c3c:	eb63 0301 	sbc.w	r3, r3, r1
 8010c40:	61fb      	str	r3, [r7, #28]
 8010c42:	f04f 0200 	mov.w	r2, #0
 8010c46:	f04f 0300 	mov.w	r3, #0
 8010c4a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8010c4e:	4659      	mov	r1, fp
 8010c50:	018b      	lsls	r3, r1, #6
 8010c52:	4651      	mov	r1, sl
 8010c54:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8010c58:	4651      	mov	r1, sl
 8010c5a:	018a      	lsls	r2, r1, #6
 8010c5c:	4651      	mov	r1, sl
 8010c5e:	ebb2 0801 	subs.w	r8, r2, r1
 8010c62:	4659      	mov	r1, fp
 8010c64:	eb63 0901 	sbc.w	r9, r3, r1
 8010c68:	f04f 0200 	mov.w	r2, #0
 8010c6c:	f04f 0300 	mov.w	r3, #0
 8010c70:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8010c74:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8010c78:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010c7c:	4690      	mov	r8, r2
 8010c7e:	4699      	mov	r9, r3
 8010c80:	4623      	mov	r3, r4
 8010c82:	eb18 0303 	adds.w	r3, r8, r3
 8010c86:	613b      	str	r3, [r7, #16]
 8010c88:	462b      	mov	r3, r5
 8010c8a:	eb49 0303 	adc.w	r3, r9, r3
 8010c8e:	617b      	str	r3, [r7, #20]
 8010c90:	f04f 0200 	mov.w	r2, #0
 8010c94:	f04f 0300 	mov.w	r3, #0
 8010c98:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8010c9c:	4629      	mov	r1, r5
 8010c9e:	024b      	lsls	r3, r1, #9
 8010ca0:	4621      	mov	r1, r4
 8010ca2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8010ca6:	4621      	mov	r1, r4
 8010ca8:	024a      	lsls	r2, r1, #9
 8010caa:	4610      	mov	r0, r2
 8010cac:	4619      	mov	r1, r3
 8010cae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010cb2:	2200      	movs	r2, #0
 8010cb4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010cb6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8010cb8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010cbc:	f7ef ff94 	bl	8000be8 <__aeabi_uldivmod>
 8010cc0:	4602      	mov	r2, r0
 8010cc2:	460b      	mov	r3, r1
 8010cc4:	4613      	mov	r3, r2
 8010cc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010cca:	e065      	b.n	8010d98 <HAL_RCC_GetSysClockFreq+0x420>
 8010ccc:	40023800 	.word	0x40023800
 8010cd0:	00f42400 	.word	0x00f42400
 8010cd4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010cd8:	4b3d      	ldr	r3, [pc, #244]	@ (8010dd0 <HAL_RCC_GetSysClockFreq+0x458>)
 8010cda:	685b      	ldr	r3, [r3, #4]
 8010cdc:	099b      	lsrs	r3, r3, #6
 8010cde:	2200      	movs	r2, #0
 8010ce0:	4618      	mov	r0, r3
 8010ce2:	4611      	mov	r1, r2
 8010ce4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8010ce8:	653b      	str	r3, [r7, #80]	@ 0x50
 8010cea:	2300      	movs	r3, #0
 8010cec:	657b      	str	r3, [r7, #84]	@ 0x54
 8010cee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8010cf2:	4642      	mov	r2, r8
 8010cf4:	464b      	mov	r3, r9
 8010cf6:	f04f 0000 	mov.w	r0, #0
 8010cfa:	f04f 0100 	mov.w	r1, #0
 8010cfe:	0159      	lsls	r1, r3, #5
 8010d00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010d04:	0150      	lsls	r0, r2, #5
 8010d06:	4602      	mov	r2, r0
 8010d08:	460b      	mov	r3, r1
 8010d0a:	4641      	mov	r1, r8
 8010d0c:	1a51      	subs	r1, r2, r1
 8010d0e:	60b9      	str	r1, [r7, #8]
 8010d10:	4649      	mov	r1, r9
 8010d12:	eb63 0301 	sbc.w	r3, r3, r1
 8010d16:	60fb      	str	r3, [r7, #12]
 8010d18:	f04f 0200 	mov.w	r2, #0
 8010d1c:	f04f 0300 	mov.w	r3, #0
 8010d20:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8010d24:	4659      	mov	r1, fp
 8010d26:	018b      	lsls	r3, r1, #6
 8010d28:	4651      	mov	r1, sl
 8010d2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8010d2e:	4651      	mov	r1, sl
 8010d30:	018a      	lsls	r2, r1, #6
 8010d32:	4651      	mov	r1, sl
 8010d34:	1a54      	subs	r4, r2, r1
 8010d36:	4659      	mov	r1, fp
 8010d38:	eb63 0501 	sbc.w	r5, r3, r1
 8010d3c:	f04f 0200 	mov.w	r2, #0
 8010d40:	f04f 0300 	mov.w	r3, #0
 8010d44:	00eb      	lsls	r3, r5, #3
 8010d46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010d4a:	00e2      	lsls	r2, r4, #3
 8010d4c:	4614      	mov	r4, r2
 8010d4e:	461d      	mov	r5, r3
 8010d50:	4643      	mov	r3, r8
 8010d52:	18e3      	adds	r3, r4, r3
 8010d54:	603b      	str	r3, [r7, #0]
 8010d56:	464b      	mov	r3, r9
 8010d58:	eb45 0303 	adc.w	r3, r5, r3
 8010d5c:	607b      	str	r3, [r7, #4]
 8010d5e:	f04f 0200 	mov.w	r2, #0
 8010d62:	f04f 0300 	mov.w	r3, #0
 8010d66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8010d6a:	4629      	mov	r1, r5
 8010d6c:	028b      	lsls	r3, r1, #10
 8010d6e:	4621      	mov	r1, r4
 8010d70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8010d74:	4621      	mov	r1, r4
 8010d76:	028a      	lsls	r2, r1, #10
 8010d78:	4610      	mov	r0, r2
 8010d7a:	4619      	mov	r1, r3
 8010d7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d80:	2200      	movs	r2, #0
 8010d82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d84:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8010d86:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8010d8a:	f7ef ff2d 	bl	8000be8 <__aeabi_uldivmod>
 8010d8e:	4602      	mov	r2, r0
 8010d90:	460b      	mov	r3, r1
 8010d92:	4613      	mov	r3, r2
 8010d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8010d98:	4b0d      	ldr	r3, [pc, #52]	@ (8010dd0 <HAL_RCC_GetSysClockFreq+0x458>)
 8010d9a:	685b      	ldr	r3, [r3, #4]
 8010d9c:	0f1b      	lsrs	r3, r3, #28
 8010d9e:	f003 0307 	and.w	r3, r3, #7
 8010da2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8010da6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010daa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8010db2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8010db6:	e003      	b.n	8010dc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8010db8:	4b06      	ldr	r3, [pc, #24]	@ (8010dd4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8010dba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8010dbe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010dc0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	37b8      	adds	r7, #184	@ 0xb8
 8010dc8:	46bd      	mov	sp, r7
 8010dca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010dce:	bf00      	nop
 8010dd0:	40023800 	.word	0x40023800
 8010dd4:	00f42400 	.word	0x00f42400

08010dd8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b086      	sub	sp, #24
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d101      	bne.n	8010dea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8010de6:	2301      	movs	r3, #1
 8010de8:	e28d      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	f003 0301 	and.w	r3, r3, #1
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	f000 8083 	beq.w	8010efe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8010df8:	4b94      	ldr	r3, [pc, #592]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010dfa:	689b      	ldr	r3, [r3, #8]
 8010dfc:	f003 030c 	and.w	r3, r3, #12
 8010e00:	2b04      	cmp	r3, #4
 8010e02:	d019      	beq.n	8010e38 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8010e04:	4b91      	ldr	r3, [pc, #580]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e06:	689b      	ldr	r3, [r3, #8]
 8010e08:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8010e0c:	2b08      	cmp	r3, #8
 8010e0e:	d106      	bne.n	8010e1e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8010e10:	4b8e      	ldr	r3, [pc, #568]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e12:	685b      	ldr	r3, [r3, #4]
 8010e14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010e18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010e1c:	d00c      	beq.n	8010e38 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010e1e:	4b8b      	ldr	r3, [pc, #556]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e20:	689b      	ldr	r3, [r3, #8]
 8010e22:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8010e26:	2b0c      	cmp	r3, #12
 8010e28:	d112      	bne.n	8010e50 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010e2a:	4b88      	ldr	r3, [pc, #544]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e2c:	685b      	ldr	r3, [r3, #4]
 8010e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010e32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010e36:	d10b      	bne.n	8010e50 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010e38:	4b84      	ldr	r3, [pc, #528]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d05b      	beq.n	8010efc <HAL_RCC_OscConfig+0x124>
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	685b      	ldr	r3, [r3, #4]
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d157      	bne.n	8010efc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8010e4c:	2301      	movs	r3, #1
 8010e4e:	e25a      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	685b      	ldr	r3, [r3, #4]
 8010e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010e58:	d106      	bne.n	8010e68 <HAL_RCC_OscConfig+0x90>
 8010e5a:	4b7c      	ldr	r3, [pc, #496]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	4a7b      	ldr	r2, [pc, #492]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010e64:	6013      	str	r3, [r2, #0]
 8010e66:	e01d      	b.n	8010ea4 <HAL_RCC_OscConfig+0xcc>
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	685b      	ldr	r3, [r3, #4]
 8010e6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010e70:	d10c      	bne.n	8010e8c <HAL_RCC_OscConfig+0xb4>
 8010e72:	4b76      	ldr	r3, [pc, #472]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	4a75      	ldr	r2, [pc, #468]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8010e7c:	6013      	str	r3, [r2, #0]
 8010e7e:	4b73      	ldr	r3, [pc, #460]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	4a72      	ldr	r2, [pc, #456]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010e88:	6013      	str	r3, [r2, #0]
 8010e8a:	e00b      	b.n	8010ea4 <HAL_RCC_OscConfig+0xcc>
 8010e8c:	4b6f      	ldr	r3, [pc, #444]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	4a6e      	ldr	r2, [pc, #440]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010e96:	6013      	str	r3, [r2, #0]
 8010e98:	4b6c      	ldr	r3, [pc, #432]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	4a6b      	ldr	r2, [pc, #428]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010e9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010ea2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	685b      	ldr	r3, [r3, #4]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d013      	beq.n	8010ed4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010eac:	f7fe fd84 	bl	800f9b8 <HAL_GetTick>
 8010eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010eb2:	e008      	b.n	8010ec6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010eb4:	f7fe fd80 	bl	800f9b8 <HAL_GetTick>
 8010eb8:	4602      	mov	r2, r0
 8010eba:	693b      	ldr	r3, [r7, #16]
 8010ebc:	1ad3      	subs	r3, r2, r3
 8010ebe:	2b64      	cmp	r3, #100	@ 0x64
 8010ec0:	d901      	bls.n	8010ec6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8010ec2:	2303      	movs	r3, #3
 8010ec4:	e21f      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010ec6:	4b61      	ldr	r3, [pc, #388]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d0f0      	beq.n	8010eb4 <HAL_RCC_OscConfig+0xdc>
 8010ed2:	e014      	b.n	8010efe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010ed4:	f7fe fd70 	bl	800f9b8 <HAL_GetTick>
 8010ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010eda:	e008      	b.n	8010eee <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010edc:	f7fe fd6c 	bl	800f9b8 <HAL_GetTick>
 8010ee0:	4602      	mov	r2, r0
 8010ee2:	693b      	ldr	r3, [r7, #16]
 8010ee4:	1ad3      	subs	r3, r2, r3
 8010ee6:	2b64      	cmp	r3, #100	@ 0x64
 8010ee8:	d901      	bls.n	8010eee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8010eea:	2303      	movs	r3, #3
 8010eec:	e20b      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010eee:	4b57      	ldr	r3, [pc, #348]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d1f0      	bne.n	8010edc <HAL_RCC_OscConfig+0x104>
 8010efa:	e000      	b.n	8010efe <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	f003 0302 	and.w	r3, r3, #2
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d06f      	beq.n	8010fea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8010f0a:	4b50      	ldr	r3, [pc, #320]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f0c:	689b      	ldr	r3, [r3, #8]
 8010f0e:	f003 030c 	and.w	r3, r3, #12
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d017      	beq.n	8010f46 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8010f16:	4b4d      	ldr	r3, [pc, #308]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f18:	689b      	ldr	r3, [r3, #8]
 8010f1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8010f1e:	2b08      	cmp	r3, #8
 8010f20:	d105      	bne.n	8010f2e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8010f22:	4b4a      	ldr	r3, [pc, #296]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f24:	685b      	ldr	r3, [r3, #4]
 8010f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d00b      	beq.n	8010f46 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010f2e:	4b47      	ldr	r3, [pc, #284]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f30:	689b      	ldr	r3, [r3, #8]
 8010f32:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8010f36:	2b0c      	cmp	r3, #12
 8010f38:	d11c      	bne.n	8010f74 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010f3a:	4b44      	ldr	r3, [pc, #272]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f3c:	685b      	ldr	r3, [r3, #4]
 8010f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d116      	bne.n	8010f74 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010f46:	4b41      	ldr	r3, [pc, #260]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	f003 0302 	and.w	r3, r3, #2
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d005      	beq.n	8010f5e <HAL_RCC_OscConfig+0x186>
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	68db      	ldr	r3, [r3, #12]
 8010f56:	2b01      	cmp	r3, #1
 8010f58:	d001      	beq.n	8010f5e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8010f5a:	2301      	movs	r3, #1
 8010f5c:	e1d3      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010f5e:	4b3b      	ldr	r3, [pc, #236]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	691b      	ldr	r3, [r3, #16]
 8010f6a:	00db      	lsls	r3, r3, #3
 8010f6c:	4937      	ldr	r1, [pc, #220]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f6e:	4313      	orrs	r3, r2
 8010f70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010f72:	e03a      	b.n	8010fea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	68db      	ldr	r3, [r3, #12]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d020      	beq.n	8010fbe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8010f7c:	4b34      	ldr	r3, [pc, #208]	@ (8011050 <HAL_RCC_OscConfig+0x278>)
 8010f7e:	2201      	movs	r2, #1
 8010f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010f82:	f7fe fd19 	bl	800f9b8 <HAL_GetTick>
 8010f86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010f88:	e008      	b.n	8010f9c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010f8a:	f7fe fd15 	bl	800f9b8 <HAL_GetTick>
 8010f8e:	4602      	mov	r2, r0
 8010f90:	693b      	ldr	r3, [r7, #16]
 8010f92:	1ad3      	subs	r3, r2, r3
 8010f94:	2b02      	cmp	r3, #2
 8010f96:	d901      	bls.n	8010f9c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8010f98:	2303      	movs	r3, #3
 8010f9a:	e1b4      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010f9c:	4b2b      	ldr	r3, [pc, #172]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	f003 0302 	and.w	r3, r3, #2
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d0f0      	beq.n	8010f8a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010fa8:	4b28      	ldr	r3, [pc, #160]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	691b      	ldr	r3, [r3, #16]
 8010fb4:	00db      	lsls	r3, r3, #3
 8010fb6:	4925      	ldr	r1, [pc, #148]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010fb8:	4313      	orrs	r3, r2
 8010fba:	600b      	str	r3, [r1, #0]
 8010fbc:	e015      	b.n	8010fea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8010fbe:	4b24      	ldr	r3, [pc, #144]	@ (8011050 <HAL_RCC_OscConfig+0x278>)
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010fc4:	f7fe fcf8 	bl	800f9b8 <HAL_GetTick>
 8010fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010fca:	e008      	b.n	8010fde <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010fcc:	f7fe fcf4 	bl	800f9b8 <HAL_GetTick>
 8010fd0:	4602      	mov	r2, r0
 8010fd2:	693b      	ldr	r3, [r7, #16]
 8010fd4:	1ad3      	subs	r3, r2, r3
 8010fd6:	2b02      	cmp	r3, #2
 8010fd8:	d901      	bls.n	8010fde <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8010fda:	2303      	movs	r3, #3
 8010fdc:	e193      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010fde:	4b1b      	ldr	r3, [pc, #108]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	f003 0302 	and.w	r3, r3, #2
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d1f0      	bne.n	8010fcc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	f003 0308 	and.w	r3, r3, #8
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d036      	beq.n	8011064 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	695b      	ldr	r3, [r3, #20]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d016      	beq.n	801102c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8010ffe:	4b15      	ldr	r3, [pc, #84]	@ (8011054 <HAL_RCC_OscConfig+0x27c>)
 8011000:	2201      	movs	r2, #1
 8011002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011004:	f7fe fcd8 	bl	800f9b8 <HAL_GetTick>
 8011008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801100a:	e008      	b.n	801101e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801100c:	f7fe fcd4 	bl	800f9b8 <HAL_GetTick>
 8011010:	4602      	mov	r2, r0
 8011012:	693b      	ldr	r3, [r7, #16]
 8011014:	1ad3      	subs	r3, r2, r3
 8011016:	2b02      	cmp	r3, #2
 8011018:	d901      	bls.n	801101e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 801101a:	2303      	movs	r3, #3
 801101c:	e173      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801101e:	4b0b      	ldr	r3, [pc, #44]	@ (801104c <HAL_RCC_OscConfig+0x274>)
 8011020:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011022:	f003 0302 	and.w	r3, r3, #2
 8011026:	2b00      	cmp	r3, #0
 8011028:	d0f0      	beq.n	801100c <HAL_RCC_OscConfig+0x234>
 801102a:	e01b      	b.n	8011064 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801102c:	4b09      	ldr	r3, [pc, #36]	@ (8011054 <HAL_RCC_OscConfig+0x27c>)
 801102e:	2200      	movs	r2, #0
 8011030:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011032:	f7fe fcc1 	bl	800f9b8 <HAL_GetTick>
 8011036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011038:	e00e      	b.n	8011058 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801103a:	f7fe fcbd 	bl	800f9b8 <HAL_GetTick>
 801103e:	4602      	mov	r2, r0
 8011040:	693b      	ldr	r3, [r7, #16]
 8011042:	1ad3      	subs	r3, r2, r3
 8011044:	2b02      	cmp	r3, #2
 8011046:	d907      	bls.n	8011058 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8011048:	2303      	movs	r3, #3
 801104a:	e15c      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
 801104c:	40023800 	.word	0x40023800
 8011050:	42470000 	.word	0x42470000
 8011054:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011058:	4b8a      	ldr	r3, [pc, #552]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801105a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801105c:	f003 0302 	and.w	r3, r3, #2
 8011060:	2b00      	cmp	r3, #0
 8011062:	d1ea      	bne.n	801103a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	f003 0304 	and.w	r3, r3, #4
 801106c:	2b00      	cmp	r3, #0
 801106e:	f000 8097 	beq.w	80111a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8011072:	2300      	movs	r3, #0
 8011074:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8011076:	4b83      	ldr	r3, [pc, #524]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801107a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801107e:	2b00      	cmp	r3, #0
 8011080:	d10f      	bne.n	80110a2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011082:	2300      	movs	r3, #0
 8011084:	60bb      	str	r3, [r7, #8]
 8011086:	4b7f      	ldr	r3, [pc, #508]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801108a:	4a7e      	ldr	r2, [pc, #504]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801108c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011090:	6413      	str	r3, [r2, #64]	@ 0x40
 8011092:	4b7c      	ldr	r3, [pc, #496]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801109a:	60bb      	str	r3, [r7, #8]
 801109c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801109e:	2301      	movs	r3, #1
 80110a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80110a2:	4b79      	ldr	r3, [pc, #484]	@ (8011288 <HAL_RCC_OscConfig+0x4b0>)
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d118      	bne.n	80110e0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80110ae:	4b76      	ldr	r3, [pc, #472]	@ (8011288 <HAL_RCC_OscConfig+0x4b0>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	4a75      	ldr	r2, [pc, #468]	@ (8011288 <HAL_RCC_OscConfig+0x4b0>)
 80110b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80110b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80110ba:	f7fe fc7d 	bl	800f9b8 <HAL_GetTick>
 80110be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80110c0:	e008      	b.n	80110d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80110c2:	f7fe fc79 	bl	800f9b8 <HAL_GetTick>
 80110c6:	4602      	mov	r2, r0
 80110c8:	693b      	ldr	r3, [r7, #16]
 80110ca:	1ad3      	subs	r3, r2, r3
 80110cc:	2b02      	cmp	r3, #2
 80110ce:	d901      	bls.n	80110d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80110d0:	2303      	movs	r3, #3
 80110d2:	e118      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80110d4:	4b6c      	ldr	r3, [pc, #432]	@ (8011288 <HAL_RCC_OscConfig+0x4b0>)
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d0f0      	beq.n	80110c2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	689b      	ldr	r3, [r3, #8]
 80110e4:	2b01      	cmp	r3, #1
 80110e6:	d106      	bne.n	80110f6 <HAL_RCC_OscConfig+0x31e>
 80110e8:	4b66      	ldr	r3, [pc, #408]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 80110ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80110ec:	4a65      	ldr	r2, [pc, #404]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 80110ee:	f043 0301 	orr.w	r3, r3, #1
 80110f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80110f4:	e01c      	b.n	8011130 <HAL_RCC_OscConfig+0x358>
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	689b      	ldr	r3, [r3, #8]
 80110fa:	2b05      	cmp	r3, #5
 80110fc:	d10c      	bne.n	8011118 <HAL_RCC_OscConfig+0x340>
 80110fe:	4b61      	ldr	r3, [pc, #388]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011102:	4a60      	ldr	r2, [pc, #384]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011104:	f043 0304 	orr.w	r3, r3, #4
 8011108:	6713      	str	r3, [r2, #112]	@ 0x70
 801110a:	4b5e      	ldr	r3, [pc, #376]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801110c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801110e:	4a5d      	ldr	r2, [pc, #372]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011110:	f043 0301 	orr.w	r3, r3, #1
 8011114:	6713      	str	r3, [r2, #112]	@ 0x70
 8011116:	e00b      	b.n	8011130 <HAL_RCC_OscConfig+0x358>
 8011118:	4b5a      	ldr	r3, [pc, #360]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801111a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801111c:	4a59      	ldr	r2, [pc, #356]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801111e:	f023 0301 	bic.w	r3, r3, #1
 8011122:	6713      	str	r3, [r2, #112]	@ 0x70
 8011124:	4b57      	ldr	r3, [pc, #348]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011128:	4a56      	ldr	r2, [pc, #344]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801112a:	f023 0304 	bic.w	r3, r3, #4
 801112e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	689b      	ldr	r3, [r3, #8]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d015      	beq.n	8011164 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011138:	f7fe fc3e 	bl	800f9b8 <HAL_GetTick>
 801113c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801113e:	e00a      	b.n	8011156 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011140:	f7fe fc3a 	bl	800f9b8 <HAL_GetTick>
 8011144:	4602      	mov	r2, r0
 8011146:	693b      	ldr	r3, [r7, #16]
 8011148:	1ad3      	subs	r3, r2, r3
 801114a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801114e:	4293      	cmp	r3, r2
 8011150:	d901      	bls.n	8011156 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8011152:	2303      	movs	r3, #3
 8011154:	e0d7      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011156:	4b4b      	ldr	r3, [pc, #300]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801115a:	f003 0302 	and.w	r3, r3, #2
 801115e:	2b00      	cmp	r3, #0
 8011160:	d0ee      	beq.n	8011140 <HAL_RCC_OscConfig+0x368>
 8011162:	e014      	b.n	801118e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011164:	f7fe fc28 	bl	800f9b8 <HAL_GetTick>
 8011168:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801116a:	e00a      	b.n	8011182 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801116c:	f7fe fc24 	bl	800f9b8 <HAL_GetTick>
 8011170:	4602      	mov	r2, r0
 8011172:	693b      	ldr	r3, [r7, #16]
 8011174:	1ad3      	subs	r3, r2, r3
 8011176:	f241 3288 	movw	r2, #5000	@ 0x1388
 801117a:	4293      	cmp	r3, r2
 801117c:	d901      	bls.n	8011182 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 801117e:	2303      	movs	r3, #3
 8011180:	e0c1      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011182:	4b40      	ldr	r3, [pc, #256]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011186:	f003 0302 	and.w	r3, r3, #2
 801118a:	2b00      	cmp	r3, #0
 801118c:	d1ee      	bne.n	801116c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801118e:	7dfb      	ldrb	r3, [r7, #23]
 8011190:	2b01      	cmp	r3, #1
 8011192:	d105      	bne.n	80111a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011194:	4b3b      	ldr	r3, [pc, #236]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011198:	4a3a      	ldr	r2, [pc, #232]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801119a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801119e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	699b      	ldr	r3, [r3, #24]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	f000 80ad 	beq.w	8011304 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80111aa:	4b36      	ldr	r3, [pc, #216]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 80111ac:	689b      	ldr	r3, [r3, #8]
 80111ae:	f003 030c 	and.w	r3, r3, #12
 80111b2:	2b08      	cmp	r3, #8
 80111b4:	d060      	beq.n	8011278 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	699b      	ldr	r3, [r3, #24]
 80111ba:	2b02      	cmp	r3, #2
 80111bc:	d145      	bne.n	801124a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80111be:	4b33      	ldr	r3, [pc, #204]	@ (801128c <HAL_RCC_OscConfig+0x4b4>)
 80111c0:	2200      	movs	r2, #0
 80111c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80111c4:	f7fe fbf8 	bl	800f9b8 <HAL_GetTick>
 80111c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80111ca:	e008      	b.n	80111de <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80111cc:	f7fe fbf4 	bl	800f9b8 <HAL_GetTick>
 80111d0:	4602      	mov	r2, r0
 80111d2:	693b      	ldr	r3, [r7, #16]
 80111d4:	1ad3      	subs	r3, r2, r3
 80111d6:	2b02      	cmp	r3, #2
 80111d8:	d901      	bls.n	80111de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80111da:	2303      	movs	r3, #3
 80111dc:	e093      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80111de:	4b29      	ldr	r3, [pc, #164]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d1f0      	bne.n	80111cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	69da      	ldr	r2, [r3, #28]
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	6a1b      	ldr	r3, [r3, #32]
 80111f2:	431a      	orrs	r2, r3
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111f8:	019b      	lsls	r3, r3, #6
 80111fa:	431a      	orrs	r2, r3
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011200:	085b      	lsrs	r3, r3, #1
 8011202:	3b01      	subs	r3, #1
 8011204:	041b      	lsls	r3, r3, #16
 8011206:	431a      	orrs	r2, r3
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801120c:	061b      	lsls	r3, r3, #24
 801120e:	431a      	orrs	r2, r3
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011214:	071b      	lsls	r3, r3, #28
 8011216:	491b      	ldr	r1, [pc, #108]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 8011218:	4313      	orrs	r3, r2
 801121a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801121c:	4b1b      	ldr	r3, [pc, #108]	@ (801128c <HAL_RCC_OscConfig+0x4b4>)
 801121e:	2201      	movs	r2, #1
 8011220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011222:	f7fe fbc9 	bl	800f9b8 <HAL_GetTick>
 8011226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011228:	e008      	b.n	801123c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801122a:	f7fe fbc5 	bl	800f9b8 <HAL_GetTick>
 801122e:	4602      	mov	r2, r0
 8011230:	693b      	ldr	r3, [r7, #16]
 8011232:	1ad3      	subs	r3, r2, r3
 8011234:	2b02      	cmp	r3, #2
 8011236:	d901      	bls.n	801123c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8011238:	2303      	movs	r3, #3
 801123a:	e064      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801123c:	4b11      	ldr	r3, [pc, #68]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011244:	2b00      	cmp	r3, #0
 8011246:	d0f0      	beq.n	801122a <HAL_RCC_OscConfig+0x452>
 8011248:	e05c      	b.n	8011304 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801124a:	4b10      	ldr	r3, [pc, #64]	@ (801128c <HAL_RCC_OscConfig+0x4b4>)
 801124c:	2200      	movs	r2, #0
 801124e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011250:	f7fe fbb2 	bl	800f9b8 <HAL_GetTick>
 8011254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011256:	e008      	b.n	801126a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011258:	f7fe fbae 	bl	800f9b8 <HAL_GetTick>
 801125c:	4602      	mov	r2, r0
 801125e:	693b      	ldr	r3, [r7, #16]
 8011260:	1ad3      	subs	r3, r2, r3
 8011262:	2b02      	cmp	r3, #2
 8011264:	d901      	bls.n	801126a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8011266:	2303      	movs	r3, #3
 8011268:	e04d      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801126a:	4b06      	ldr	r3, [pc, #24]	@ (8011284 <HAL_RCC_OscConfig+0x4ac>)
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011272:	2b00      	cmp	r3, #0
 8011274:	d1f0      	bne.n	8011258 <HAL_RCC_OscConfig+0x480>
 8011276:	e045      	b.n	8011304 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	699b      	ldr	r3, [r3, #24]
 801127c:	2b01      	cmp	r3, #1
 801127e:	d107      	bne.n	8011290 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8011280:	2301      	movs	r3, #1
 8011282:	e040      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
 8011284:	40023800 	.word	0x40023800
 8011288:	40007000 	.word	0x40007000
 801128c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8011290:	4b1f      	ldr	r3, [pc, #124]	@ (8011310 <HAL_RCC_OscConfig+0x538>)
 8011292:	685b      	ldr	r3, [r3, #4]
 8011294:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	699b      	ldr	r3, [r3, #24]
 801129a:	2b01      	cmp	r3, #1
 801129c:	d030      	beq.n	8011300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80112a8:	429a      	cmp	r2, r3
 80112aa:	d129      	bne.n	8011300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80112b6:	429a      	cmp	r2, r3
 80112b8:	d122      	bne.n	8011300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80112ba:	68fa      	ldr	r2, [r7, #12]
 80112bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80112c0:	4013      	ands	r3, r2
 80112c2:	687a      	ldr	r2, [r7, #4]
 80112c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80112c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80112c8:	4293      	cmp	r3, r2
 80112ca:	d119      	bne.n	8011300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112d6:	085b      	lsrs	r3, r3, #1
 80112d8:	3b01      	subs	r3, #1
 80112da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80112dc:	429a      	cmp	r2, r3
 80112de:	d10f      	bne.n	8011300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80112ec:	429a      	cmp	r2, r3
 80112ee:	d107      	bne.n	8011300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80112fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80112fc:	429a      	cmp	r2, r3
 80112fe:	d001      	beq.n	8011304 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8011300:	2301      	movs	r3, #1
 8011302:	e000      	b.n	8011306 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8011304:	2300      	movs	r3, #0
}
 8011306:	4618      	mov	r0, r3
 8011308:	3718      	adds	r7, #24
 801130a:	46bd      	mov	sp, r7
 801130c:	bd80      	pop	{r7, pc}
 801130e:	bf00      	nop
 8011310:	40023800 	.word	0x40023800

08011314 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b082      	sub	sp, #8
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	2b00      	cmp	r3, #0
 8011320:	d101      	bne.n	8011326 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011322:	2301      	movs	r3, #1
 8011324:	e07b      	b.n	801141e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801132a:	2b00      	cmp	r3, #0
 801132c:	d108      	bne.n	8011340 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	685b      	ldr	r3, [r3, #4]
 8011332:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011336:	d009      	beq.n	801134c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	2200      	movs	r2, #0
 801133c:	61da      	str	r2, [r3, #28]
 801133e:	e005      	b.n	801134c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	2200      	movs	r2, #0
 8011344:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	2200      	movs	r2, #0
 801134a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	2200      	movs	r2, #0
 8011350:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011358:	b2db      	uxtb	r3, r3
 801135a:	2b00      	cmp	r3, #0
 801135c:	d106      	bne.n	801136c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	2200      	movs	r2, #0
 8011362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011366:	6878      	ldr	r0, [r7, #4]
 8011368:	f7f2 f814 	bl	8003394 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	2202      	movs	r2, #2
 8011370:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	681b      	ldr	r3, [r3, #0]
 8011378:	681a      	ldr	r2, [r3, #0]
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011382:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	685b      	ldr	r3, [r3, #4]
 8011388:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	689b      	ldr	r3, [r3, #8]
 8011390:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8011394:	431a      	orrs	r2, r3
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	68db      	ldr	r3, [r3, #12]
 801139a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801139e:	431a      	orrs	r2, r3
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	691b      	ldr	r3, [r3, #16]
 80113a4:	f003 0302 	and.w	r3, r3, #2
 80113a8:	431a      	orrs	r2, r3
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	695b      	ldr	r3, [r3, #20]
 80113ae:	f003 0301 	and.w	r3, r3, #1
 80113b2:	431a      	orrs	r2, r3
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	699b      	ldr	r3, [r3, #24]
 80113b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80113bc:	431a      	orrs	r2, r3
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	69db      	ldr	r3, [r3, #28]
 80113c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80113c6:	431a      	orrs	r2, r3
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	6a1b      	ldr	r3, [r3, #32]
 80113cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80113d0:	ea42 0103 	orr.w	r1, r2, r3
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80113d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	430a      	orrs	r2, r1
 80113e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	699b      	ldr	r3, [r3, #24]
 80113e8:	0c1b      	lsrs	r3, r3, #16
 80113ea:	f003 0104 	and.w	r1, r3, #4
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113f2:	f003 0210 	and.w	r2, r3, #16
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	430a      	orrs	r2, r1
 80113fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	69da      	ldr	r2, [r3, #28]
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801140c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	2200      	movs	r2, #0
 8011412:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	2201      	movs	r2, #1
 8011418:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 801141c:	2300      	movs	r3, #0
}
 801141e:	4618      	mov	r0, r3
 8011420:	3708      	adds	r7, #8
 8011422:	46bd      	mov	sp, r7
 8011424:	bd80      	pop	{r7, pc}
	...

08011428 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8011428:	b580      	push	{r7, lr}
 801142a:	b086      	sub	sp, #24
 801142c:	af00      	add	r7, sp, #0
 801142e:	60f8      	str	r0, [r7, #12]
 8011430:	60b9      	str	r1, [r7, #8]
 8011432:	4613      	mov	r3, r2
 8011434:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011436:	2300      	movs	r3, #0
 8011438:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8011440:	2b01      	cmp	r3, #1
 8011442:	d101      	bne.n	8011448 <HAL_SPI_Transmit_DMA+0x20>
 8011444:	2302      	movs	r3, #2
 8011446:	e097      	b.n	8011578 <HAL_SPI_Transmit_DMA+0x150>
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	2201      	movs	r2, #1
 801144c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011456:	b2db      	uxtb	r3, r3
 8011458:	2b01      	cmp	r3, #1
 801145a:	d002      	beq.n	8011462 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 801145c:	2302      	movs	r3, #2
 801145e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011460:	e085      	b.n	801156e <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8011462:	68bb      	ldr	r3, [r7, #8]
 8011464:	2b00      	cmp	r3, #0
 8011466:	d002      	beq.n	801146e <HAL_SPI_Transmit_DMA+0x46>
 8011468:	88fb      	ldrh	r3, [r7, #6]
 801146a:	2b00      	cmp	r3, #0
 801146c:	d102      	bne.n	8011474 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 801146e:	2301      	movs	r3, #1
 8011470:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011472:	e07c      	b.n	801156e <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	2203      	movs	r2, #3
 8011478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	2200      	movs	r2, #0
 8011480:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	68ba      	ldr	r2, [r7, #8]
 8011486:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	88fa      	ldrh	r2, [r7, #6]
 801148c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	88fa      	ldrh	r2, [r7, #6]
 8011492:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	2200      	movs	r2, #0
 8011498:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	2200      	movs	r2, #0
 801149e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	2200      	movs	r2, #0
 80114a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	2200      	movs	r2, #0
 80114aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	2200      	movs	r2, #0
 80114b0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80114b2:	68fb      	ldr	r3, [r7, #12]
 80114b4:	689b      	ldr	r3, [r3, #8]
 80114b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80114ba:	d10f      	bne.n	80114dc <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	681a      	ldr	r2, [r3, #0]
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80114ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	681a      	ldr	r2, [r3, #0]
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80114da:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114e0:	4a27      	ldr	r2, [pc, #156]	@ (8011580 <HAL_SPI_Transmit_DMA+0x158>)
 80114e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114e8:	4a26      	ldr	r2, [pc, #152]	@ (8011584 <HAL_SPI_Transmit_DMA+0x15c>)
 80114ea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114f0:	4a25      	ldr	r2, [pc, #148]	@ (8011588 <HAL_SPI_Transmit_DMA+0x160>)
 80114f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114f8:	2200      	movs	r2, #0
 80114fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011504:	4619      	mov	r1, r3
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	330c      	adds	r3, #12
 801150c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011512:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8011514:	f7fe fc1c 	bl	800fd50 <HAL_DMA_Start_IT>
 8011518:	4603      	mov	r3, r0
 801151a:	2b00      	cmp	r3, #0
 801151c:	d008      	beq.n	8011530 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011522:	f043 0210 	orr.w	r2, r3, #16
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 801152a:	2301      	movs	r3, #1
 801152c:	75fb      	strb	r3, [r7, #23]

    goto error;
 801152e:	e01e      	b.n	801156e <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801153a:	2b40      	cmp	r3, #64	@ 0x40
 801153c:	d007      	beq.n	801154e <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	681a      	ldr	r2, [r3, #0]
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801154c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	685a      	ldr	r2, [r3, #4]
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	681b      	ldr	r3, [r3, #0]
 8011558:	f042 0220 	orr.w	r2, r2, #32
 801155c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	685a      	ldr	r2, [r3, #4]
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	f042 0202 	orr.w	r2, r2, #2
 801156c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	2200      	movs	r2, #0
 8011572:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8011576:	7dfb      	ldrb	r3, [r7, #23]
}
 8011578:	4618      	mov	r0, r3
 801157a:	3718      	adds	r7, #24
 801157c:	46bd      	mov	sp, r7
 801157e:	bd80      	pop	{r7, pc}
 8011580:	08011bdd 	.word	0x08011bdd
 8011584:	080119fd 	.word	0x080119fd
 8011588:	08011c31 	.word	0x08011c31

0801158c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b086      	sub	sp, #24
 8011590:	af00      	add	r7, sp, #0
 8011592:	60f8      	str	r0, [r7, #12]
 8011594:	60b9      	str	r1, [r7, #8]
 8011596:	607a      	str	r2, [r7, #4]
 8011598:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801159a:	2300      	movs	r3, #0
 801159c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80115a4:	2b01      	cmp	r3, #1
 80115a6:	d101      	bne.n	80115ac <HAL_SPI_TransmitReceive_DMA+0x20>
 80115a8:	2302      	movs	r3, #2
 80115aa:	e0db      	b.n	8011764 <HAL_SPI_TransmitReceive_DMA+0x1d8>
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	2201      	movs	r2, #1
 80115b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80115ba:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	685b      	ldr	r3, [r3, #4]
 80115c0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80115c2:	7dbb      	ldrb	r3, [r7, #22]
 80115c4:	2b01      	cmp	r3, #1
 80115c6:	d00d      	beq.n	80115e4 <HAL_SPI_TransmitReceive_DMA+0x58>
 80115c8:	693b      	ldr	r3, [r7, #16]
 80115ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80115ce:	d106      	bne.n	80115de <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	689b      	ldr	r3, [r3, #8]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d102      	bne.n	80115de <HAL_SPI_TransmitReceive_DMA+0x52>
 80115d8:	7dbb      	ldrb	r3, [r7, #22]
 80115da:	2b04      	cmp	r3, #4
 80115dc:	d002      	beq.n	80115e4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80115de:	2302      	movs	r3, #2
 80115e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80115e2:	e0ba      	b.n	801175a <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80115e4:	68bb      	ldr	r3, [r7, #8]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d005      	beq.n	80115f6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d002      	beq.n	80115f6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80115f0:	887b      	ldrh	r3, [r7, #2]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d102      	bne.n	80115fc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80115f6:	2301      	movs	r3, #1
 80115f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80115fa:	e0ae      	b.n	801175a <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011602:	b2db      	uxtb	r3, r3
 8011604:	2b04      	cmp	r3, #4
 8011606:	d003      	beq.n	8011610 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	2205      	movs	r2, #5
 801160c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	2200      	movs	r2, #0
 8011614:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	68ba      	ldr	r2, [r7, #8]
 801161a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	887a      	ldrh	r2, [r7, #2]
 8011620:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	887a      	ldrh	r2, [r7, #2]
 8011626:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	687a      	ldr	r2, [r7, #4]
 801162c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	887a      	ldrh	r2, [r7, #2]
 8011632:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	887a      	ldrh	r2, [r7, #2]
 8011638:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	2200      	movs	r2, #0
 801163e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	2200      	movs	r2, #0
 8011644:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801164c:	b2db      	uxtb	r3, r3
 801164e:	2b04      	cmp	r3, #4
 8011650:	d108      	bne.n	8011664 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011656:	4a45      	ldr	r2, [pc, #276]	@ (801176c <HAL_SPI_TransmitReceive_DMA+0x1e0>)
 8011658:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 801165a:	68fb      	ldr	r3, [r7, #12]
 801165c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801165e:	4a44      	ldr	r2, [pc, #272]	@ (8011770 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8011660:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011662:	e007      	b.n	8011674 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011668:	4a42      	ldr	r2, [pc, #264]	@ (8011774 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 801166a:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011670:	4a41      	ldr	r2, [pc, #260]	@ (8011778 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8011672:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011678:	4a40      	ldr	r2, [pc, #256]	@ (801177c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 801167a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011680:	2200      	movs	r2, #0
 8011682:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	330c      	adds	r3, #12
 801168e:	4619      	mov	r1, r3
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011694:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801169a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801169c:	f7fe fb58 	bl	800fd50 <HAL_DMA_Start_IT>
 80116a0:	4603      	mov	r3, r0
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d008      	beq.n	80116b8 <HAL_SPI_TransmitReceive_DMA+0x12c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80116aa:	f043 0210 	orr.w	r2, r3, #16
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 80116b2:	2301      	movs	r3, #1
 80116b4:	75fb      	strb	r3, [r7, #23]

    goto error;
 80116b6:	e050      	b.n	801175a <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	685a      	ldr	r2, [r3, #4]
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	f042 0201 	orr.w	r2, r2, #1
 80116c6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80116cc:	2200      	movs	r2, #0
 80116ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80116d4:	2200      	movs	r2, #0
 80116d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80116dc:	2200      	movs	r2, #0
 80116de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80116e4:	2200      	movs	r2, #0
 80116e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80116ec:	68fb      	ldr	r3, [r7, #12]
 80116ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80116f0:	4619      	mov	r1, r3
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	330c      	adds	r3, #12
 80116f8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80116fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8011700:	f7fe fb26 	bl	800fd50 <HAL_DMA_Start_IT>
 8011704:	4603      	mov	r3, r0
 8011706:	2b00      	cmp	r3, #0
 8011708:	d008      	beq.n	801171c <HAL_SPI_TransmitReceive_DMA+0x190>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801170e:	f043 0210 	orr.w	r2, r3, #16
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 8011716:	2301      	movs	r3, #1
 8011718:	75fb      	strb	r3, [r7, #23]

    goto error;
 801171a:	e01e      	b.n	801175a <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801171c:	68fb      	ldr	r3, [r7, #12]
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011726:	2b40      	cmp	r3, #64	@ 0x40
 8011728:	d007      	beq.n	801173a <HAL_SPI_TransmitReceive_DMA+0x1ae>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	681a      	ldr	r2, [r3, #0]
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011738:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	685a      	ldr	r2, [r3, #4]
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	f042 0220 	orr.w	r2, r2, #32
 8011748:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	685a      	ldr	r2, [r3, #4]
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	f042 0202 	orr.w	r2, r2, #2
 8011758:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	2200      	movs	r2, #0
 801175e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8011762:	7dfb      	ldrb	r3, [r7, #23]
}
 8011764:	4618      	mov	r0, r3
 8011766:	3718      	adds	r7, #24
 8011768:	46bd      	mov	sp, r7
 801176a:	bd80      	pop	{r7, pc}
 801176c:	08011bf9 	.word	0x08011bf9
 8011770:	08011aa5 	.word	0x08011aa5
 8011774:	08011c15 	.word	0x08011c15
 8011778:	08011b4d 	.word	0x08011b4d
 801177c:	08011c31 	.word	0x08011c31

08011780 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8011780:	b580      	push	{r7, lr}
 8011782:	b088      	sub	sp, #32
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	685b      	ldr	r3, [r3, #4]
 801178e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	689b      	ldr	r3, [r3, #8]
 8011796:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8011798:	69bb      	ldr	r3, [r7, #24]
 801179a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d10e      	bne.n	80117c0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80117a2:	69bb      	ldr	r3, [r7, #24]
 80117a4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d009      	beq.n	80117c0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80117ac:	69fb      	ldr	r3, [r7, #28]
 80117ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d004      	beq.n	80117c0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117ba:	6878      	ldr	r0, [r7, #4]
 80117bc:	4798      	blx	r3
    return;
 80117be:	e0ce      	b.n	801195e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80117c0:	69bb      	ldr	r3, [r7, #24]
 80117c2:	f003 0302 	and.w	r3, r3, #2
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d009      	beq.n	80117de <HAL_SPI_IRQHandler+0x5e>
 80117ca:	69fb      	ldr	r3, [r7, #28]
 80117cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80117d0:	2b00      	cmp	r3, #0
 80117d2:	d004      	beq.n	80117de <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80117d8:	6878      	ldr	r0, [r7, #4]
 80117da:	4798      	blx	r3
    return;
 80117dc:	e0bf      	b.n	801195e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80117de:	69bb      	ldr	r3, [r7, #24]
 80117e0:	f003 0320 	and.w	r3, r3, #32
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d10a      	bne.n	80117fe <HAL_SPI_IRQHandler+0x7e>
 80117e8:	69bb      	ldr	r3, [r7, #24]
 80117ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d105      	bne.n	80117fe <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80117f2:	69bb      	ldr	r3, [r7, #24]
 80117f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	f000 80b0 	beq.w	801195e <HAL_SPI_IRQHandler+0x1de>
 80117fe:	69fb      	ldr	r3, [r7, #28]
 8011800:	f003 0320 	and.w	r3, r3, #32
 8011804:	2b00      	cmp	r3, #0
 8011806:	f000 80aa 	beq.w	801195e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 801180a:	69bb      	ldr	r3, [r7, #24]
 801180c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011810:	2b00      	cmp	r3, #0
 8011812:	d023      	beq.n	801185c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801181a:	b2db      	uxtb	r3, r3
 801181c:	2b03      	cmp	r3, #3
 801181e:	d011      	beq.n	8011844 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011824:	f043 0204 	orr.w	r2, r3, #4
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801182c:	2300      	movs	r3, #0
 801182e:	617b      	str	r3, [r7, #20]
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	68db      	ldr	r3, [r3, #12]
 8011836:	617b      	str	r3, [r7, #20]
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	689b      	ldr	r3, [r3, #8]
 801183e:	617b      	str	r3, [r7, #20]
 8011840:	697b      	ldr	r3, [r7, #20]
 8011842:	e00b      	b.n	801185c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011844:	2300      	movs	r3, #0
 8011846:	613b      	str	r3, [r7, #16]
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	68db      	ldr	r3, [r3, #12]
 801184e:	613b      	str	r3, [r7, #16]
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	689b      	ldr	r3, [r3, #8]
 8011856:	613b      	str	r3, [r7, #16]
 8011858:	693b      	ldr	r3, [r7, #16]
        return;
 801185a:	e080      	b.n	801195e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 801185c:	69bb      	ldr	r3, [r7, #24]
 801185e:	f003 0320 	and.w	r3, r3, #32
 8011862:	2b00      	cmp	r3, #0
 8011864:	d014      	beq.n	8011890 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801186a:	f043 0201 	orr.w	r2, r3, #1
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8011872:	2300      	movs	r3, #0
 8011874:	60fb      	str	r3, [r7, #12]
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	689b      	ldr	r3, [r3, #8]
 801187c:	60fb      	str	r3, [r7, #12]
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	681a      	ldr	r2, [r3, #0]
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801188c:	601a      	str	r2, [r3, #0]
 801188e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8011890:	69bb      	ldr	r3, [r7, #24]
 8011892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011896:	2b00      	cmp	r3, #0
 8011898:	d00c      	beq.n	80118b4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801189e:	f043 0208 	orr.w	r2, r3, #8
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80118a6:	2300      	movs	r3, #0
 80118a8:	60bb      	str	r3, [r7, #8]
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	689b      	ldr	r3, [r3, #8]
 80118b0:	60bb      	str	r3, [r7, #8]
 80118b2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d04f      	beq.n	801195c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	685a      	ldr	r2, [r3, #4]
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80118ca:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	2201      	movs	r2, #1
 80118d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80118d4:	69fb      	ldr	r3, [r7, #28]
 80118d6:	f003 0302 	and.w	r3, r3, #2
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d104      	bne.n	80118e8 <HAL_SPI_IRQHandler+0x168>
 80118de:	69fb      	ldr	r3, [r7, #28]
 80118e0:	f003 0301 	and.w	r3, r3, #1
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d034      	beq.n	8011952 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	685a      	ldr	r2, [r3, #4]
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	f022 0203 	bic.w	r2, r2, #3
 80118f6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d011      	beq.n	8011924 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011904:	4a17      	ldr	r2, [pc, #92]	@ (8011964 <HAL_SPI_IRQHandler+0x1e4>)
 8011906:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801190c:	4618      	mov	r0, r3
 801190e:	f7fe fa77 	bl	800fe00 <HAL_DMA_Abort_IT>
 8011912:	4603      	mov	r3, r0
 8011914:	2b00      	cmp	r3, #0
 8011916:	d005      	beq.n	8011924 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801191c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011928:	2b00      	cmp	r3, #0
 801192a:	d016      	beq.n	801195a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011930:	4a0c      	ldr	r2, [pc, #48]	@ (8011964 <HAL_SPI_IRQHandler+0x1e4>)
 8011932:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011938:	4618      	mov	r0, r3
 801193a:	f7fe fa61 	bl	800fe00 <HAL_DMA_Abort_IT>
 801193e:	4603      	mov	r3, r0
 8011940:	2b00      	cmp	r3, #0
 8011942:	d00a      	beq.n	801195a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011948:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8011950:	e003      	b.n	801195a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8011952:	6878      	ldr	r0, [r7, #4]
 8011954:	f000 f83a 	bl	80119cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8011958:	e000      	b.n	801195c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 801195a:	bf00      	nop
    return;
 801195c:	bf00      	nop
  }
}
 801195e:	3720      	adds	r7, #32
 8011960:	46bd      	mov	sp, r7
 8011962:	bd80      	pop	{r7, pc}
 8011964:	08011c71 	.word	0x08011c71

08011968 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8011968:	b480      	push	{r7}
 801196a:	b083      	sub	sp, #12
 801196c:	af00      	add	r7, sp, #0
 801196e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8011970:	bf00      	nop
 8011972:	370c      	adds	r7, #12
 8011974:	46bd      	mov	sp, r7
 8011976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801197a:	4770      	bx	lr

0801197c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801197c:	b480      	push	{r7}
 801197e:	b083      	sub	sp, #12
 8011980:	af00      	add	r7, sp, #0
 8011982:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8011984:	bf00      	nop
 8011986:	370c      	adds	r7, #12
 8011988:	46bd      	mov	sp, r7
 801198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801198e:	4770      	bx	lr

08011990 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8011990:	b480      	push	{r7}
 8011992:	b083      	sub	sp, #12
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8011998:	bf00      	nop
 801199a:	370c      	adds	r7, #12
 801199c:	46bd      	mov	sp, r7
 801199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a2:	4770      	bx	lr

080119a4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80119a4:	b480      	push	{r7}
 80119a6:	b083      	sub	sp, #12
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80119ac:	bf00      	nop
 80119ae:	370c      	adds	r7, #12
 80119b0:	46bd      	mov	sp, r7
 80119b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b6:	4770      	bx	lr

080119b8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80119b8:	b480      	push	{r7}
 80119ba:	b083      	sub	sp, #12
 80119bc:	af00      	add	r7, sp, #0
 80119be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80119c0:	bf00      	nop
 80119c2:	370c      	adds	r7, #12
 80119c4:	46bd      	mov	sp, r7
 80119c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ca:	4770      	bx	lr

080119cc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80119cc:	b480      	push	{r7}
 80119ce:	b083      	sub	sp, #12
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80119d4:	bf00      	nop
 80119d6:	370c      	adds	r7, #12
 80119d8:	46bd      	mov	sp, r7
 80119da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119de:	4770      	bx	lr

080119e0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80119e0:	b480      	push	{r7}
 80119e2:	b083      	sub	sp, #12
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80119ee:	b2db      	uxtb	r3, r3
}
 80119f0:	4618      	mov	r0, r3
 80119f2:	370c      	adds	r7, #12
 80119f4:	46bd      	mov	sp, r7
 80119f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fa:	4770      	bx	lr

080119fc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b086      	sub	sp, #24
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a08:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011a0a:	f7fd ffd5 	bl	800f9b8 <HAL_GetTick>
 8011a0e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011a1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011a1e:	d03b      	beq.n	8011a98 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8011a20:	697b      	ldr	r3, [r7, #20]
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	685a      	ldr	r2, [r3, #4]
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	f022 0220 	bic.w	r2, r2, #32
 8011a2e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8011a30:	697b      	ldr	r3, [r7, #20]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	685a      	ldr	r2, [r3, #4]
 8011a36:	697b      	ldr	r3, [r7, #20]
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	f022 0202 	bic.w	r2, r2, #2
 8011a3e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8011a40:	693a      	ldr	r2, [r7, #16]
 8011a42:	2164      	movs	r1, #100	@ 0x64
 8011a44:	6978      	ldr	r0, [r7, #20]
 8011a46:	f000 fa15 	bl	8011e74 <SPI_EndRxTxTransaction>
 8011a4a:	4603      	mov	r3, r0
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d005      	beq.n	8011a5c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011a50:	697b      	ldr	r3, [r7, #20]
 8011a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011a54:	f043 0220 	orr.w	r2, r3, #32
 8011a58:	697b      	ldr	r3, [r7, #20]
 8011a5a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011a5c:	697b      	ldr	r3, [r7, #20]
 8011a5e:	689b      	ldr	r3, [r3, #8]
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d10a      	bne.n	8011a7a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011a64:	2300      	movs	r3, #0
 8011a66:	60fb      	str	r3, [r7, #12]
 8011a68:	697b      	ldr	r3, [r7, #20]
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	68db      	ldr	r3, [r3, #12]
 8011a6e:	60fb      	str	r3, [r7, #12]
 8011a70:	697b      	ldr	r3, [r7, #20]
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	689b      	ldr	r3, [r3, #8]
 8011a76:	60fb      	str	r3, [r7, #12]
 8011a78:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8011a7a:	697b      	ldr	r3, [r7, #20]
 8011a7c:	2200      	movs	r2, #0
 8011a7e:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8011a80:	697b      	ldr	r3, [r7, #20]
 8011a82:	2201      	movs	r2, #1
 8011a84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011a88:	697b      	ldr	r3, [r7, #20]
 8011a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d003      	beq.n	8011a98 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8011a90:	6978      	ldr	r0, [r7, #20]
 8011a92:	f7ff ff9b 	bl	80119cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8011a96:	e002      	b.n	8011a9e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8011a98:	6978      	ldr	r0, [r7, #20]
 8011a9a:	f7ff ff65 	bl	8011968 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011a9e:	3718      	adds	r7, #24
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	bd80      	pop	{r7, pc}

08011aa4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b084      	sub	sp, #16
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ab0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011ab2:	f7fd ff81 	bl	800f9b8 <HAL_GetTick>
 8011ab6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011ac2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011ac6:	d03b      	beq.n	8011b40 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	685a      	ldr	r2, [r3, #4]
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	f022 0220 	bic.w	r2, r2, #32
 8011ad6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	689b      	ldr	r3, [r3, #8]
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d10d      	bne.n	8011afc <SPI_DMAReceiveCplt+0x58>
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	685b      	ldr	r3, [r3, #4]
 8011ae4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011ae8:	d108      	bne.n	8011afc <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	685a      	ldr	r2, [r3, #4]
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	f022 0203 	bic.w	r2, r2, #3
 8011af8:	605a      	str	r2, [r3, #4]
 8011afa:	e007      	b.n	8011b0c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	685a      	ldr	r2, [r3, #4]
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	f022 0201 	bic.w	r2, r2, #1
 8011b0a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8011b0c:	68ba      	ldr	r2, [r7, #8]
 8011b0e:	2164      	movs	r1, #100	@ 0x64
 8011b10:	68f8      	ldr	r0, [r7, #12]
 8011b12:	f000 f949 	bl	8011da8 <SPI_EndRxTransaction>
 8011b16:	4603      	mov	r3, r0
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d002      	beq.n	8011b22 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	2220      	movs	r2, #32
 8011b20:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8011b22:	68fb      	ldr	r3, [r7, #12]
 8011b24:	2200      	movs	r2, #0
 8011b26:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	2201      	movs	r2, #1
 8011b2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d003      	beq.n	8011b40 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8011b38:	68f8      	ldr	r0, [r7, #12]
 8011b3a:	f7ff ff47 	bl	80119cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8011b3e:	e002      	b.n	8011b46 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8011b40:	68f8      	ldr	r0, [r7, #12]
 8011b42:	f7ff ff1b 	bl	801197c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011b46:	3710      	adds	r7, #16
 8011b48:	46bd      	mov	sp, r7
 8011b4a:	bd80      	pop	{r7, pc}

08011b4c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b084      	sub	sp, #16
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011b58:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011b5a:	f7fd ff2d 	bl	800f9b8 <HAL_GetTick>
 8011b5e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011b6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011b6e:	d02f      	beq.n	8011bd0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	685a      	ldr	r2, [r3, #4]
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	f022 0220 	bic.w	r2, r2, #32
 8011b7e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8011b80:	68ba      	ldr	r2, [r7, #8]
 8011b82:	2164      	movs	r1, #100	@ 0x64
 8011b84:	68f8      	ldr	r0, [r7, #12]
 8011b86:	f000 f975 	bl	8011e74 <SPI_EndRxTxTransaction>
 8011b8a:	4603      	mov	r3, r0
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d005      	beq.n	8011b9c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011b94:	f043 0220 	orr.w	r2, r3, #32
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	685a      	ldr	r2, [r3, #4]
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	f022 0203 	bic.w	r2, r2, #3
 8011baa:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	2200      	movs	r2, #0
 8011bb0:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	2200      	movs	r2, #0
 8011bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	2201      	movs	r2, #1
 8011bbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d003      	beq.n	8011bd0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8011bc8:	68f8      	ldr	r0, [r7, #12]
 8011bca:	f7ff feff 	bl	80119cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8011bce:	e002      	b.n	8011bd6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8011bd0:	68f8      	ldr	r0, [r7, #12]
 8011bd2:	f7ef fb8b 	bl	80012ec <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011bd6:	3710      	adds	r7, #16
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}

08011bdc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011bdc:	b580      	push	{r7, lr}
 8011bde:	b084      	sub	sp, #16
 8011be0:	af00      	add	r7, sp, #0
 8011be2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011be8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8011bea:	68f8      	ldr	r0, [r7, #12]
 8011bec:	f7ff fed0 	bl	8011990 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011bf0:	bf00      	nop
 8011bf2:	3710      	adds	r7, #16
 8011bf4:	46bd      	mov	sp, r7
 8011bf6:	bd80      	pop	{r7, pc}

08011bf8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011bf8:	b580      	push	{r7, lr}
 8011bfa:	b084      	sub	sp, #16
 8011bfc:	af00      	add	r7, sp, #0
 8011bfe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c04:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8011c06:	68f8      	ldr	r0, [r7, #12]
 8011c08:	f7ff fecc 	bl	80119a4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011c0c:	bf00      	nop
 8011c0e:	3710      	adds	r7, #16
 8011c10:	46bd      	mov	sp, r7
 8011c12:	bd80      	pop	{r7, pc}

08011c14 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b084      	sub	sp, #16
 8011c18:	af00      	add	r7, sp, #0
 8011c1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c20:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8011c22:	68f8      	ldr	r0, [r7, #12]
 8011c24:	f7ff fec8 	bl	80119b8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011c28:	bf00      	nop
 8011c2a:	3710      	adds	r7, #16
 8011c2c:	46bd      	mov	sp, r7
 8011c2e:	bd80      	pop	{r7, pc}

08011c30 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8011c30:	b580      	push	{r7, lr}
 8011c32:	b084      	sub	sp, #16
 8011c34:	af00      	add	r7, sp, #0
 8011c36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c3c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	685a      	ldr	r2, [r3, #4]
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	f022 0203 	bic.w	r2, r2, #3
 8011c4c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011c52:	f043 0210 	orr.w	r2, r3, #16
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8011c5a:	68fb      	ldr	r3, [r7, #12]
 8011c5c:	2201      	movs	r2, #1
 8011c5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8011c62:	68f8      	ldr	r0, [r7, #12]
 8011c64:	f7ff feb2 	bl	80119cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011c68:	bf00      	nop
 8011c6a:	3710      	adds	r7, #16
 8011c6c:	46bd      	mov	sp, r7
 8011c6e:	bd80      	pop	{r7, pc}

08011c70 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b084      	sub	sp, #16
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c7c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	2200      	movs	r2, #0
 8011c82:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	2200      	movs	r2, #0
 8011c88:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8011c8a:	68f8      	ldr	r0, [r7, #12]
 8011c8c:	f7ff fe9e 	bl	80119cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011c90:	bf00      	nop
 8011c92:	3710      	adds	r7, #16
 8011c94:	46bd      	mov	sp, r7
 8011c96:	bd80      	pop	{r7, pc}

08011c98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	b088      	sub	sp, #32
 8011c9c:	af00      	add	r7, sp, #0
 8011c9e:	60f8      	str	r0, [r7, #12]
 8011ca0:	60b9      	str	r1, [r7, #8]
 8011ca2:	603b      	str	r3, [r7, #0]
 8011ca4:	4613      	mov	r3, r2
 8011ca6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8011ca8:	f7fd fe86 	bl	800f9b8 <HAL_GetTick>
 8011cac:	4602      	mov	r2, r0
 8011cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cb0:	1a9b      	subs	r3, r3, r2
 8011cb2:	683a      	ldr	r2, [r7, #0]
 8011cb4:	4413      	add	r3, r2
 8011cb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8011cb8:	f7fd fe7e 	bl	800f9b8 <HAL_GetTick>
 8011cbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8011cbe:	4b39      	ldr	r3, [pc, #228]	@ (8011da4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	015b      	lsls	r3, r3, #5
 8011cc4:	0d1b      	lsrs	r3, r3, #20
 8011cc6:	69fa      	ldr	r2, [r7, #28]
 8011cc8:	fb02 f303 	mul.w	r3, r2, r3
 8011ccc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011cce:	e054      	b.n	8011d7a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8011cd0:	683b      	ldr	r3, [r7, #0]
 8011cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cd6:	d050      	beq.n	8011d7a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8011cd8:	f7fd fe6e 	bl	800f9b8 <HAL_GetTick>
 8011cdc:	4602      	mov	r2, r0
 8011cde:	69bb      	ldr	r3, [r7, #24]
 8011ce0:	1ad3      	subs	r3, r2, r3
 8011ce2:	69fa      	ldr	r2, [r7, #28]
 8011ce4:	429a      	cmp	r2, r3
 8011ce6:	d902      	bls.n	8011cee <SPI_WaitFlagStateUntilTimeout+0x56>
 8011ce8:	69fb      	ldr	r3, [r7, #28]
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d13d      	bne.n	8011d6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	685a      	ldr	r2, [r3, #4]
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8011cfc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	685b      	ldr	r3, [r3, #4]
 8011d02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011d06:	d111      	bne.n	8011d2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	689b      	ldr	r3, [r3, #8]
 8011d0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011d10:	d004      	beq.n	8011d1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	689b      	ldr	r3, [r3, #8]
 8011d16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011d1a:	d107      	bne.n	8011d2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	681a      	ldr	r2, [r3, #0]
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011d2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011d34:	d10f      	bne.n	8011d56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	681a      	ldr	r2, [r3, #0]
 8011d3c:	68fb      	ldr	r3, [r7, #12]
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8011d44:	601a      	str	r2, [r3, #0]
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	681a      	ldr	r2, [r3, #0]
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8011d54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	2201      	movs	r2, #1
 8011d5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	2200      	movs	r2, #0
 8011d62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8011d66:	2303      	movs	r3, #3
 8011d68:	e017      	b.n	8011d9a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8011d6a:	697b      	ldr	r3, [r7, #20]
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d101      	bne.n	8011d74 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8011d70:	2300      	movs	r3, #0
 8011d72:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8011d74:	697b      	ldr	r3, [r7, #20]
 8011d76:	3b01      	subs	r3, #1
 8011d78:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	689a      	ldr	r2, [r3, #8]
 8011d80:	68bb      	ldr	r3, [r7, #8]
 8011d82:	4013      	ands	r3, r2
 8011d84:	68ba      	ldr	r2, [r7, #8]
 8011d86:	429a      	cmp	r2, r3
 8011d88:	bf0c      	ite	eq
 8011d8a:	2301      	moveq	r3, #1
 8011d8c:	2300      	movne	r3, #0
 8011d8e:	b2db      	uxtb	r3, r3
 8011d90:	461a      	mov	r2, r3
 8011d92:	79fb      	ldrb	r3, [r7, #7]
 8011d94:	429a      	cmp	r2, r3
 8011d96:	d19b      	bne.n	8011cd0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8011d98:	2300      	movs	r3, #0
}
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	3720      	adds	r7, #32
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	bd80      	pop	{r7, pc}
 8011da2:	bf00      	nop
 8011da4:	20000000 	.word	0x20000000

08011da8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8011da8:	b580      	push	{r7, lr}
 8011daa:	b086      	sub	sp, #24
 8011dac:	af02      	add	r7, sp, #8
 8011dae:	60f8      	str	r0, [r7, #12]
 8011db0:	60b9      	str	r1, [r7, #8]
 8011db2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	685b      	ldr	r3, [r3, #4]
 8011db8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011dbc:	d111      	bne.n	8011de2 <SPI_EndRxTransaction+0x3a>
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	689b      	ldr	r3, [r3, #8]
 8011dc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011dc6:	d004      	beq.n	8011dd2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	689b      	ldr	r3, [r3, #8]
 8011dcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011dd0:	d107      	bne.n	8011de2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	681a      	ldr	r2, [r3, #0]
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011de0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	685b      	ldr	r3, [r3, #4]
 8011de6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011dea:	d12a      	bne.n	8011e42 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8011dec:	68fb      	ldr	r3, [r7, #12]
 8011dee:	689b      	ldr	r3, [r3, #8]
 8011df0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011df4:	d012      	beq.n	8011e1c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	9300      	str	r3, [sp, #0]
 8011dfa:	68bb      	ldr	r3, [r7, #8]
 8011dfc:	2200      	movs	r2, #0
 8011dfe:	2180      	movs	r1, #128	@ 0x80
 8011e00:	68f8      	ldr	r0, [r7, #12]
 8011e02:	f7ff ff49 	bl	8011c98 <SPI_WaitFlagStateUntilTimeout>
 8011e06:	4603      	mov	r3, r0
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d02d      	beq.n	8011e68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e10:	f043 0220 	orr.w	r2, r3, #32
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8011e18:	2303      	movs	r3, #3
 8011e1a:	e026      	b.n	8011e6a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	9300      	str	r3, [sp, #0]
 8011e20:	68bb      	ldr	r3, [r7, #8]
 8011e22:	2200      	movs	r2, #0
 8011e24:	2101      	movs	r1, #1
 8011e26:	68f8      	ldr	r0, [r7, #12]
 8011e28:	f7ff ff36 	bl	8011c98 <SPI_WaitFlagStateUntilTimeout>
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d01a      	beq.n	8011e68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e36:	f043 0220 	orr.w	r2, r3, #32
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8011e3e:	2303      	movs	r3, #3
 8011e40:	e013      	b.n	8011e6a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	9300      	str	r3, [sp, #0]
 8011e46:	68bb      	ldr	r3, [r7, #8]
 8011e48:	2200      	movs	r2, #0
 8011e4a:	2101      	movs	r1, #1
 8011e4c:	68f8      	ldr	r0, [r7, #12]
 8011e4e:	f7ff ff23 	bl	8011c98 <SPI_WaitFlagStateUntilTimeout>
 8011e52:	4603      	mov	r3, r0
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d007      	beq.n	8011e68 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e5c:	f043 0220 	orr.w	r2, r3, #32
 8011e60:	68fb      	ldr	r3, [r7, #12]
 8011e62:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8011e64:	2303      	movs	r3, #3
 8011e66:	e000      	b.n	8011e6a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8011e68:	2300      	movs	r3, #0
}
 8011e6a:	4618      	mov	r0, r3
 8011e6c:	3710      	adds	r7, #16
 8011e6e:	46bd      	mov	sp, r7
 8011e70:	bd80      	pop	{r7, pc}
	...

08011e74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b088      	sub	sp, #32
 8011e78:	af02      	add	r7, sp, #8
 8011e7a:	60f8      	str	r0, [r7, #12]
 8011e7c:	60b9      	str	r1, [r7, #8]
 8011e7e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	9300      	str	r3, [sp, #0]
 8011e84:	68bb      	ldr	r3, [r7, #8]
 8011e86:	2201      	movs	r2, #1
 8011e88:	2102      	movs	r1, #2
 8011e8a:	68f8      	ldr	r0, [r7, #12]
 8011e8c:	f7ff ff04 	bl	8011c98 <SPI_WaitFlagStateUntilTimeout>
 8011e90:	4603      	mov	r3, r0
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d007      	beq.n	8011ea6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011e96:	68fb      	ldr	r3, [r7, #12]
 8011e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e9a:	f043 0220 	orr.w	r2, r3, #32
 8011e9e:	68fb      	ldr	r3, [r7, #12]
 8011ea0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8011ea2:	2303      	movs	r3, #3
 8011ea4:	e032      	b.n	8011f0c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8011ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8011f14 <SPI_EndRxTxTransaction+0xa0>)
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8011f18 <SPI_EndRxTxTransaction+0xa4>)
 8011eac:	fba2 2303 	umull	r2, r3, r2, r3
 8011eb0:	0d5b      	lsrs	r3, r3, #21
 8011eb2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011eb6:	fb02 f303 	mul.w	r3, r2, r3
 8011eba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	685b      	ldr	r3, [r3, #4]
 8011ec0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011ec4:	d112      	bne.n	8011eec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	9300      	str	r3, [sp, #0]
 8011eca:	68bb      	ldr	r3, [r7, #8]
 8011ecc:	2200      	movs	r2, #0
 8011ece:	2180      	movs	r1, #128	@ 0x80
 8011ed0:	68f8      	ldr	r0, [r7, #12]
 8011ed2:	f7ff fee1 	bl	8011c98 <SPI_WaitFlagStateUntilTimeout>
 8011ed6:	4603      	mov	r3, r0
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d016      	beq.n	8011f0a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011ee0:	f043 0220 	orr.w	r2, r3, #32
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8011ee8:	2303      	movs	r3, #3
 8011eea:	e00f      	b.n	8011f0c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8011eec:	697b      	ldr	r3, [r7, #20]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d00a      	beq.n	8011f08 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8011ef2:	697b      	ldr	r3, [r7, #20]
 8011ef4:	3b01      	subs	r3, #1
 8011ef6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	689b      	ldr	r3, [r3, #8]
 8011efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011f02:	2b80      	cmp	r3, #128	@ 0x80
 8011f04:	d0f2      	beq.n	8011eec <SPI_EndRxTxTransaction+0x78>
 8011f06:	e000      	b.n	8011f0a <SPI_EndRxTxTransaction+0x96>
        break;
 8011f08:	bf00      	nop
  }

  return HAL_OK;
 8011f0a:	2300      	movs	r3, #0
}
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	3718      	adds	r7, #24
 8011f10:	46bd      	mov	sp, r7
 8011f12:	bd80      	pop	{r7, pc}
 8011f14:	20000000 	.word	0x20000000
 8011f18:	165e9f81 	.word	0x165e9f81

08011f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011f1c:	b580      	push	{r7, lr}
 8011f1e:	b082      	sub	sp, #8
 8011f20:	af00      	add	r7, sp, #0
 8011f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d101      	bne.n	8011f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011f2a:	2301      	movs	r3, #1
 8011f2c:	e041      	b.n	8011fb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011f34:	b2db      	uxtb	r3, r3
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d106      	bne.n	8011f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	2200      	movs	r2, #0
 8011f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011f42:	6878      	ldr	r0, [r7, #4]
 8011f44:	f7f1 fcc8 	bl	80038d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	2202      	movs	r2, #2
 8011f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	681a      	ldr	r2, [r3, #0]
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	3304      	adds	r3, #4
 8011f58:	4619      	mov	r1, r3
 8011f5a:	4610      	mov	r0, r2
 8011f5c:	f000 fab6 	bl	80124cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	2201      	movs	r2, #1
 8011f64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	2201      	movs	r2, #1
 8011f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	2201      	movs	r2, #1
 8011f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	2201      	movs	r2, #1
 8011f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	2201      	movs	r2, #1
 8011f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	2201      	movs	r2, #1
 8011f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	2201      	movs	r2, #1
 8011f94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	2201      	movs	r2, #1
 8011f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	2201      	movs	r2, #1
 8011fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	2201      	movs	r2, #1
 8011fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011fb0:	2300      	movs	r3, #0
}
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	3708      	adds	r7, #8
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bd80      	pop	{r7, pc}
	...

08011fbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011fbc:	b480      	push	{r7}
 8011fbe:	b085      	sub	sp, #20
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011fca:	b2db      	uxtb	r3, r3
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	d001      	beq.n	8011fd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011fd0:	2301      	movs	r3, #1
 8011fd2:	e04e      	b.n	8012072 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	2202      	movs	r2, #2
 8011fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	68da      	ldr	r2, [r3, #12]
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	f042 0201 	orr.w	r2, r2, #1
 8011fea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	4a23      	ldr	r2, [pc, #140]	@ (8012080 <HAL_TIM_Base_Start_IT+0xc4>)
 8011ff2:	4293      	cmp	r3, r2
 8011ff4:	d022      	beq.n	801203c <HAL_TIM_Base_Start_IT+0x80>
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011ffe:	d01d      	beq.n	801203c <HAL_TIM_Base_Start_IT+0x80>
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	4a1f      	ldr	r2, [pc, #124]	@ (8012084 <HAL_TIM_Base_Start_IT+0xc8>)
 8012006:	4293      	cmp	r3, r2
 8012008:	d018      	beq.n	801203c <HAL_TIM_Base_Start_IT+0x80>
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	4a1e      	ldr	r2, [pc, #120]	@ (8012088 <HAL_TIM_Base_Start_IT+0xcc>)
 8012010:	4293      	cmp	r3, r2
 8012012:	d013      	beq.n	801203c <HAL_TIM_Base_Start_IT+0x80>
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	4a1c      	ldr	r2, [pc, #112]	@ (801208c <HAL_TIM_Base_Start_IT+0xd0>)
 801201a:	4293      	cmp	r3, r2
 801201c:	d00e      	beq.n	801203c <HAL_TIM_Base_Start_IT+0x80>
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	4a1b      	ldr	r2, [pc, #108]	@ (8012090 <HAL_TIM_Base_Start_IT+0xd4>)
 8012024:	4293      	cmp	r3, r2
 8012026:	d009      	beq.n	801203c <HAL_TIM_Base_Start_IT+0x80>
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	4a19      	ldr	r2, [pc, #100]	@ (8012094 <HAL_TIM_Base_Start_IT+0xd8>)
 801202e:	4293      	cmp	r3, r2
 8012030:	d004      	beq.n	801203c <HAL_TIM_Base_Start_IT+0x80>
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	4a18      	ldr	r2, [pc, #96]	@ (8012098 <HAL_TIM_Base_Start_IT+0xdc>)
 8012038:	4293      	cmp	r3, r2
 801203a:	d111      	bne.n	8012060 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	689b      	ldr	r3, [r3, #8]
 8012042:	f003 0307 	and.w	r3, r3, #7
 8012046:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	2b06      	cmp	r3, #6
 801204c:	d010      	beq.n	8012070 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	681b      	ldr	r3, [r3, #0]
 8012052:	681a      	ldr	r2, [r3, #0]
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	f042 0201 	orr.w	r2, r2, #1
 801205c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801205e:	e007      	b.n	8012070 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	681a      	ldr	r2, [r3, #0]
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	f042 0201 	orr.w	r2, r2, #1
 801206e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012070:	2300      	movs	r3, #0
}
 8012072:	4618      	mov	r0, r3
 8012074:	3714      	adds	r7, #20
 8012076:	46bd      	mov	sp, r7
 8012078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801207c:	4770      	bx	lr
 801207e:	bf00      	nop
 8012080:	40010000 	.word	0x40010000
 8012084:	40000400 	.word	0x40000400
 8012088:	40000800 	.word	0x40000800
 801208c:	40000c00 	.word	0x40000c00
 8012090:	40010400 	.word	0x40010400
 8012094:	40014000 	.word	0x40014000
 8012098:	40001800 	.word	0x40001800

0801209c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 801209c:	b480      	push	{r7}
 801209e:	b083      	sub	sp, #12
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	68da      	ldr	r2, [r3, #12]
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	f022 0201 	bic.w	r2, r2, #1
 80120b2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	6a1a      	ldr	r2, [r3, #32]
 80120ba:	f241 1311 	movw	r3, #4369	@ 0x1111
 80120be:	4013      	ands	r3, r2
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d10f      	bne.n	80120e4 <HAL_TIM_Base_Stop_IT+0x48>
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	6a1a      	ldr	r2, [r3, #32]
 80120ca:	f240 4344 	movw	r3, #1092	@ 0x444
 80120ce:	4013      	ands	r3, r2
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d107      	bne.n	80120e4 <HAL_TIM_Base_Stop_IT+0x48>
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	681a      	ldr	r2, [r3, #0]
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	f022 0201 	bic.w	r2, r2, #1
 80120e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	2201      	movs	r2, #1
 80120e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80120ec:	2300      	movs	r3, #0
}
 80120ee:	4618      	mov	r0, r3
 80120f0:	370c      	adds	r7, #12
 80120f2:	46bd      	mov	sp, r7
 80120f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120f8:	4770      	bx	lr

080120fa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80120fa:	b580      	push	{r7, lr}
 80120fc:	b084      	sub	sp, #16
 80120fe:	af00      	add	r7, sp, #0
 8012100:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	68db      	ldr	r3, [r3, #12]
 8012108:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	691b      	ldr	r3, [r3, #16]
 8012110:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8012112:	68bb      	ldr	r3, [r7, #8]
 8012114:	f003 0302 	and.w	r3, r3, #2
 8012118:	2b00      	cmp	r3, #0
 801211a:	d020      	beq.n	801215e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	f003 0302 	and.w	r3, r3, #2
 8012122:	2b00      	cmp	r3, #0
 8012124:	d01b      	beq.n	801215e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	f06f 0202 	mvn.w	r2, #2
 801212e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	2201      	movs	r2, #1
 8012134:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	699b      	ldr	r3, [r3, #24]
 801213c:	f003 0303 	and.w	r3, r3, #3
 8012140:	2b00      	cmp	r3, #0
 8012142:	d003      	beq.n	801214c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012144:	6878      	ldr	r0, [r7, #4]
 8012146:	f000 f9a3 	bl	8012490 <HAL_TIM_IC_CaptureCallback>
 801214a:	e005      	b.n	8012158 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801214c:	6878      	ldr	r0, [r7, #4]
 801214e:	f000 f995 	bl	801247c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012152:	6878      	ldr	r0, [r7, #4]
 8012154:	f000 f9a6 	bl	80124a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	2200      	movs	r2, #0
 801215c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801215e:	68bb      	ldr	r3, [r7, #8]
 8012160:	f003 0304 	and.w	r3, r3, #4
 8012164:	2b00      	cmp	r3, #0
 8012166:	d020      	beq.n	80121aa <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	f003 0304 	and.w	r3, r3, #4
 801216e:	2b00      	cmp	r3, #0
 8012170:	d01b      	beq.n	80121aa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	f06f 0204 	mvn.w	r2, #4
 801217a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	2202      	movs	r2, #2
 8012180:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	699b      	ldr	r3, [r3, #24]
 8012188:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801218c:	2b00      	cmp	r3, #0
 801218e:	d003      	beq.n	8012198 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012190:	6878      	ldr	r0, [r7, #4]
 8012192:	f000 f97d 	bl	8012490 <HAL_TIM_IC_CaptureCallback>
 8012196:	e005      	b.n	80121a4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012198:	6878      	ldr	r0, [r7, #4]
 801219a:	f000 f96f 	bl	801247c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801219e:	6878      	ldr	r0, [r7, #4]
 80121a0:	f000 f980 	bl	80124a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	2200      	movs	r2, #0
 80121a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80121aa:	68bb      	ldr	r3, [r7, #8]
 80121ac:	f003 0308 	and.w	r3, r3, #8
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d020      	beq.n	80121f6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	f003 0308 	and.w	r3, r3, #8
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d01b      	beq.n	80121f6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	f06f 0208 	mvn.w	r2, #8
 80121c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	2204      	movs	r2, #4
 80121cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	69db      	ldr	r3, [r3, #28]
 80121d4:	f003 0303 	and.w	r3, r3, #3
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d003      	beq.n	80121e4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80121dc:	6878      	ldr	r0, [r7, #4]
 80121de:	f000 f957 	bl	8012490 <HAL_TIM_IC_CaptureCallback>
 80121e2:	e005      	b.n	80121f0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80121e4:	6878      	ldr	r0, [r7, #4]
 80121e6:	f000 f949 	bl	801247c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80121ea:	6878      	ldr	r0, [r7, #4]
 80121ec:	f000 f95a 	bl	80124a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	2200      	movs	r2, #0
 80121f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80121f6:	68bb      	ldr	r3, [r7, #8]
 80121f8:	f003 0310 	and.w	r3, r3, #16
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d020      	beq.n	8012242 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8012200:	68fb      	ldr	r3, [r7, #12]
 8012202:	f003 0310 	and.w	r3, r3, #16
 8012206:	2b00      	cmp	r3, #0
 8012208:	d01b      	beq.n	8012242 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	f06f 0210 	mvn.w	r2, #16
 8012212:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	2208      	movs	r2, #8
 8012218:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	69db      	ldr	r3, [r3, #28]
 8012220:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012224:	2b00      	cmp	r3, #0
 8012226:	d003      	beq.n	8012230 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012228:	6878      	ldr	r0, [r7, #4]
 801222a:	f000 f931 	bl	8012490 <HAL_TIM_IC_CaptureCallback>
 801222e:	e005      	b.n	801223c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012230:	6878      	ldr	r0, [r7, #4]
 8012232:	f000 f923 	bl	801247c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012236:	6878      	ldr	r0, [r7, #4]
 8012238:	f000 f934 	bl	80124a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	2200      	movs	r2, #0
 8012240:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8012242:	68bb      	ldr	r3, [r7, #8]
 8012244:	f003 0301 	and.w	r3, r3, #1
 8012248:	2b00      	cmp	r3, #0
 801224a:	d00c      	beq.n	8012266 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	f003 0301 	and.w	r3, r3, #1
 8012252:	2b00      	cmp	r3, #0
 8012254:	d007      	beq.n	8012266 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	f06f 0201 	mvn.w	r2, #1
 801225e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012260:	6878      	ldr	r0, [r7, #4]
 8012262:	f000 f901 	bl	8012468 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8012266:	68bb      	ldr	r3, [r7, #8]
 8012268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801226c:	2b00      	cmp	r3, #0
 801226e:	d00c      	beq.n	801228a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012276:	2b00      	cmp	r3, #0
 8012278:	d007      	beq.n	801228a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	681b      	ldr	r3, [r3, #0]
 801227e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8012282:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012284:	6878      	ldr	r0, [r7, #4]
 8012286:	f000 faed 	bl	8012864 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801228a:	68bb      	ldr	r3, [r7, #8]
 801228c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012290:	2b00      	cmp	r3, #0
 8012292:	d00c      	beq.n	80122ae <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801229a:	2b00      	cmp	r3, #0
 801229c:	d007      	beq.n	80122ae <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80122a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80122a8:	6878      	ldr	r0, [r7, #4]
 80122aa:	f000 f905 	bl	80124b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80122ae:	68bb      	ldr	r3, [r7, #8]
 80122b0:	f003 0320 	and.w	r3, r3, #32
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d00c      	beq.n	80122d2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	f003 0320 	and.w	r3, r3, #32
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d007      	beq.n	80122d2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	f06f 0220 	mvn.w	r2, #32
 80122ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80122cc:	6878      	ldr	r0, [r7, #4]
 80122ce:	f000 fabf 	bl	8012850 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80122d2:	bf00      	nop
 80122d4:	3710      	adds	r7, #16
 80122d6:	46bd      	mov	sp, r7
 80122d8:	bd80      	pop	{r7, pc}

080122da <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80122da:	b580      	push	{r7, lr}
 80122dc:	b084      	sub	sp, #16
 80122de:	af00      	add	r7, sp, #0
 80122e0:	6078      	str	r0, [r7, #4]
 80122e2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80122e4:	2300      	movs	r3, #0
 80122e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80122ee:	2b01      	cmp	r3, #1
 80122f0:	d101      	bne.n	80122f6 <HAL_TIM_ConfigClockSource+0x1c>
 80122f2:	2302      	movs	r3, #2
 80122f4:	e0b4      	b.n	8012460 <HAL_TIM_ConfigClockSource+0x186>
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	2201      	movs	r2, #1
 80122fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	2202      	movs	r2, #2
 8012302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	689b      	ldr	r3, [r3, #8]
 801230c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801230e:	68bb      	ldr	r3, [r7, #8]
 8012310:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8012314:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012316:	68bb      	ldr	r3, [r7, #8]
 8012318:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801231c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	68ba      	ldr	r2, [r7, #8]
 8012324:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801232e:	d03e      	beq.n	80123ae <HAL_TIM_ConfigClockSource+0xd4>
 8012330:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012334:	f200 8087 	bhi.w	8012446 <HAL_TIM_ConfigClockSource+0x16c>
 8012338:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801233c:	f000 8086 	beq.w	801244c <HAL_TIM_ConfigClockSource+0x172>
 8012340:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012344:	d87f      	bhi.n	8012446 <HAL_TIM_ConfigClockSource+0x16c>
 8012346:	2b70      	cmp	r3, #112	@ 0x70
 8012348:	d01a      	beq.n	8012380 <HAL_TIM_ConfigClockSource+0xa6>
 801234a:	2b70      	cmp	r3, #112	@ 0x70
 801234c:	d87b      	bhi.n	8012446 <HAL_TIM_ConfigClockSource+0x16c>
 801234e:	2b60      	cmp	r3, #96	@ 0x60
 8012350:	d050      	beq.n	80123f4 <HAL_TIM_ConfigClockSource+0x11a>
 8012352:	2b60      	cmp	r3, #96	@ 0x60
 8012354:	d877      	bhi.n	8012446 <HAL_TIM_ConfigClockSource+0x16c>
 8012356:	2b50      	cmp	r3, #80	@ 0x50
 8012358:	d03c      	beq.n	80123d4 <HAL_TIM_ConfigClockSource+0xfa>
 801235a:	2b50      	cmp	r3, #80	@ 0x50
 801235c:	d873      	bhi.n	8012446 <HAL_TIM_ConfigClockSource+0x16c>
 801235e:	2b40      	cmp	r3, #64	@ 0x40
 8012360:	d058      	beq.n	8012414 <HAL_TIM_ConfigClockSource+0x13a>
 8012362:	2b40      	cmp	r3, #64	@ 0x40
 8012364:	d86f      	bhi.n	8012446 <HAL_TIM_ConfigClockSource+0x16c>
 8012366:	2b30      	cmp	r3, #48	@ 0x30
 8012368:	d064      	beq.n	8012434 <HAL_TIM_ConfigClockSource+0x15a>
 801236a:	2b30      	cmp	r3, #48	@ 0x30
 801236c:	d86b      	bhi.n	8012446 <HAL_TIM_ConfigClockSource+0x16c>
 801236e:	2b20      	cmp	r3, #32
 8012370:	d060      	beq.n	8012434 <HAL_TIM_ConfigClockSource+0x15a>
 8012372:	2b20      	cmp	r3, #32
 8012374:	d867      	bhi.n	8012446 <HAL_TIM_ConfigClockSource+0x16c>
 8012376:	2b00      	cmp	r3, #0
 8012378:	d05c      	beq.n	8012434 <HAL_TIM_ConfigClockSource+0x15a>
 801237a:	2b10      	cmp	r3, #16
 801237c:	d05a      	beq.n	8012434 <HAL_TIM_ConfigClockSource+0x15a>
 801237e:	e062      	b.n	8012446 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012384:	683b      	ldr	r3, [r7, #0]
 8012386:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012388:	683b      	ldr	r3, [r7, #0]
 801238a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801238c:	683b      	ldr	r3, [r7, #0]
 801238e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012390:	f000 f9c2 	bl	8012718 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	689b      	ldr	r3, [r3, #8]
 801239a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801239c:	68bb      	ldr	r3, [r7, #8]
 801239e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80123a2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	681b      	ldr	r3, [r3, #0]
 80123a8:	68ba      	ldr	r2, [r7, #8]
 80123aa:	609a      	str	r2, [r3, #8]
      break;
 80123ac:	e04f      	b.n	801244e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80123b2:	683b      	ldr	r3, [r7, #0]
 80123b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80123b6:	683b      	ldr	r3, [r7, #0]
 80123b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80123ba:	683b      	ldr	r3, [r7, #0]
 80123bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80123be:	f000 f9ab 	bl	8012718 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	689a      	ldr	r2, [r3, #8]
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80123d0:	609a      	str	r2, [r3, #8]
      break;
 80123d2:	e03c      	b.n	801244e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80123d8:	683b      	ldr	r3, [r7, #0]
 80123da:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80123dc:	683b      	ldr	r3, [r7, #0]
 80123de:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80123e0:	461a      	mov	r2, r3
 80123e2:	f000 f91f 	bl	8012624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	2150      	movs	r1, #80	@ 0x50
 80123ec:	4618      	mov	r0, r3
 80123ee:	f000 f978 	bl	80126e2 <TIM_ITRx_SetConfig>
      break;
 80123f2:	e02c      	b.n	801244e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80123f8:	683b      	ldr	r3, [r7, #0]
 80123fa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80123fc:	683b      	ldr	r3, [r7, #0]
 80123fe:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012400:	461a      	mov	r2, r3
 8012402:	f000 f93e 	bl	8012682 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	2160      	movs	r1, #96	@ 0x60
 801240c:	4618      	mov	r0, r3
 801240e:	f000 f968 	bl	80126e2 <TIM_ITRx_SetConfig>
      break;
 8012412:	e01c      	b.n	801244e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012420:	461a      	mov	r2, r3
 8012422:	f000 f8ff 	bl	8012624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	2140      	movs	r1, #64	@ 0x40
 801242c:	4618      	mov	r0, r3
 801242e:	f000 f958 	bl	80126e2 <TIM_ITRx_SetConfig>
      break;
 8012432:	e00c      	b.n	801244e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	681a      	ldr	r2, [r3, #0]
 8012438:	683b      	ldr	r3, [r7, #0]
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	4619      	mov	r1, r3
 801243e:	4610      	mov	r0, r2
 8012440:	f000 f94f 	bl	80126e2 <TIM_ITRx_SetConfig>
      break;
 8012444:	e003      	b.n	801244e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8012446:	2301      	movs	r3, #1
 8012448:	73fb      	strb	r3, [r7, #15]
      break;
 801244a:	e000      	b.n	801244e <HAL_TIM_ConfigClockSource+0x174>
      break;
 801244c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2201      	movs	r2, #1
 8012452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	2200      	movs	r2, #0
 801245a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801245e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012460:	4618      	mov	r0, r3
 8012462:	3710      	adds	r7, #16
 8012464:	46bd      	mov	sp, r7
 8012466:	bd80      	pop	{r7, pc}

08012468 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012468:	b480      	push	{r7}
 801246a:	b083      	sub	sp, #12
 801246c:	af00      	add	r7, sp, #0
 801246e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8012470:	bf00      	nop
 8012472:	370c      	adds	r7, #12
 8012474:	46bd      	mov	sp, r7
 8012476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801247a:	4770      	bx	lr

0801247c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801247c:	b480      	push	{r7}
 801247e:	b083      	sub	sp, #12
 8012480:	af00      	add	r7, sp, #0
 8012482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012484:	bf00      	nop
 8012486:	370c      	adds	r7, #12
 8012488:	46bd      	mov	sp, r7
 801248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801248e:	4770      	bx	lr

08012490 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012490:	b480      	push	{r7}
 8012492:	b083      	sub	sp, #12
 8012494:	af00      	add	r7, sp, #0
 8012496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012498:	bf00      	nop
 801249a:	370c      	adds	r7, #12
 801249c:	46bd      	mov	sp, r7
 801249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a2:	4770      	bx	lr

080124a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80124a4:	b480      	push	{r7}
 80124a6:	b083      	sub	sp, #12
 80124a8:	af00      	add	r7, sp, #0
 80124aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80124ac:	bf00      	nop
 80124ae:	370c      	adds	r7, #12
 80124b0:	46bd      	mov	sp, r7
 80124b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124b6:	4770      	bx	lr

080124b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80124b8:	b480      	push	{r7}
 80124ba:	b083      	sub	sp, #12
 80124bc:	af00      	add	r7, sp, #0
 80124be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80124c0:	bf00      	nop
 80124c2:	370c      	adds	r7, #12
 80124c4:	46bd      	mov	sp, r7
 80124c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ca:	4770      	bx	lr

080124cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80124cc:	b480      	push	{r7}
 80124ce:	b085      	sub	sp, #20
 80124d0:	af00      	add	r7, sp, #0
 80124d2:	6078      	str	r0, [r7, #4]
 80124d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	4a46      	ldr	r2, [pc, #280]	@ (80125f8 <TIM_Base_SetConfig+0x12c>)
 80124e0:	4293      	cmp	r3, r2
 80124e2:	d013      	beq.n	801250c <TIM_Base_SetConfig+0x40>
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80124ea:	d00f      	beq.n	801250c <TIM_Base_SetConfig+0x40>
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	4a43      	ldr	r2, [pc, #268]	@ (80125fc <TIM_Base_SetConfig+0x130>)
 80124f0:	4293      	cmp	r3, r2
 80124f2:	d00b      	beq.n	801250c <TIM_Base_SetConfig+0x40>
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	4a42      	ldr	r2, [pc, #264]	@ (8012600 <TIM_Base_SetConfig+0x134>)
 80124f8:	4293      	cmp	r3, r2
 80124fa:	d007      	beq.n	801250c <TIM_Base_SetConfig+0x40>
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	4a41      	ldr	r2, [pc, #260]	@ (8012604 <TIM_Base_SetConfig+0x138>)
 8012500:	4293      	cmp	r3, r2
 8012502:	d003      	beq.n	801250c <TIM_Base_SetConfig+0x40>
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	4a40      	ldr	r2, [pc, #256]	@ (8012608 <TIM_Base_SetConfig+0x13c>)
 8012508:	4293      	cmp	r3, r2
 801250a:	d108      	bne.n	801251e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012514:	683b      	ldr	r3, [r7, #0]
 8012516:	685b      	ldr	r3, [r3, #4]
 8012518:	68fa      	ldr	r2, [r7, #12]
 801251a:	4313      	orrs	r3, r2
 801251c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	4a35      	ldr	r2, [pc, #212]	@ (80125f8 <TIM_Base_SetConfig+0x12c>)
 8012522:	4293      	cmp	r3, r2
 8012524:	d02b      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801252c:	d027      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	4a32      	ldr	r2, [pc, #200]	@ (80125fc <TIM_Base_SetConfig+0x130>)
 8012532:	4293      	cmp	r3, r2
 8012534:	d023      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	4a31      	ldr	r2, [pc, #196]	@ (8012600 <TIM_Base_SetConfig+0x134>)
 801253a:	4293      	cmp	r3, r2
 801253c:	d01f      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	4a30      	ldr	r2, [pc, #192]	@ (8012604 <TIM_Base_SetConfig+0x138>)
 8012542:	4293      	cmp	r3, r2
 8012544:	d01b      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	4a2f      	ldr	r2, [pc, #188]	@ (8012608 <TIM_Base_SetConfig+0x13c>)
 801254a:	4293      	cmp	r3, r2
 801254c:	d017      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	4a2e      	ldr	r2, [pc, #184]	@ (801260c <TIM_Base_SetConfig+0x140>)
 8012552:	4293      	cmp	r3, r2
 8012554:	d013      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	4a2d      	ldr	r2, [pc, #180]	@ (8012610 <TIM_Base_SetConfig+0x144>)
 801255a:	4293      	cmp	r3, r2
 801255c:	d00f      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	4a2c      	ldr	r2, [pc, #176]	@ (8012614 <TIM_Base_SetConfig+0x148>)
 8012562:	4293      	cmp	r3, r2
 8012564:	d00b      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	4a2b      	ldr	r2, [pc, #172]	@ (8012618 <TIM_Base_SetConfig+0x14c>)
 801256a:	4293      	cmp	r3, r2
 801256c:	d007      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	4a2a      	ldr	r2, [pc, #168]	@ (801261c <TIM_Base_SetConfig+0x150>)
 8012572:	4293      	cmp	r3, r2
 8012574:	d003      	beq.n	801257e <TIM_Base_SetConfig+0xb2>
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	4a29      	ldr	r2, [pc, #164]	@ (8012620 <TIM_Base_SetConfig+0x154>)
 801257a:	4293      	cmp	r3, r2
 801257c:	d108      	bne.n	8012590 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012584:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012586:	683b      	ldr	r3, [r7, #0]
 8012588:	68db      	ldr	r3, [r3, #12]
 801258a:	68fa      	ldr	r2, [r7, #12]
 801258c:	4313      	orrs	r3, r2
 801258e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012596:	683b      	ldr	r3, [r7, #0]
 8012598:	695b      	ldr	r3, [r3, #20]
 801259a:	4313      	orrs	r3, r2
 801259c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	68fa      	ldr	r2, [r7, #12]
 80125a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80125a4:	683b      	ldr	r3, [r7, #0]
 80125a6:	689a      	ldr	r2, [r3, #8]
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80125ac:	683b      	ldr	r3, [r7, #0]
 80125ae:	681a      	ldr	r2, [r3, #0]
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	4a10      	ldr	r2, [pc, #64]	@ (80125f8 <TIM_Base_SetConfig+0x12c>)
 80125b8:	4293      	cmp	r3, r2
 80125ba:	d003      	beq.n	80125c4 <TIM_Base_SetConfig+0xf8>
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	4a12      	ldr	r2, [pc, #72]	@ (8012608 <TIM_Base_SetConfig+0x13c>)
 80125c0:	4293      	cmp	r3, r2
 80125c2:	d103      	bne.n	80125cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80125c4:	683b      	ldr	r3, [r7, #0]
 80125c6:	691a      	ldr	r2, [r3, #16]
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	2201      	movs	r2, #1
 80125d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	691b      	ldr	r3, [r3, #16]
 80125d6:	f003 0301 	and.w	r3, r3, #1
 80125da:	2b01      	cmp	r3, #1
 80125dc:	d105      	bne.n	80125ea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	691b      	ldr	r3, [r3, #16]
 80125e2:	f023 0201 	bic.w	r2, r3, #1
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	611a      	str	r2, [r3, #16]
  }
}
 80125ea:	bf00      	nop
 80125ec:	3714      	adds	r7, #20
 80125ee:	46bd      	mov	sp, r7
 80125f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f4:	4770      	bx	lr
 80125f6:	bf00      	nop
 80125f8:	40010000 	.word	0x40010000
 80125fc:	40000400 	.word	0x40000400
 8012600:	40000800 	.word	0x40000800
 8012604:	40000c00 	.word	0x40000c00
 8012608:	40010400 	.word	0x40010400
 801260c:	40014000 	.word	0x40014000
 8012610:	40014400 	.word	0x40014400
 8012614:	40014800 	.word	0x40014800
 8012618:	40001800 	.word	0x40001800
 801261c:	40001c00 	.word	0x40001c00
 8012620:	40002000 	.word	0x40002000

08012624 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012624:	b480      	push	{r7}
 8012626:	b087      	sub	sp, #28
 8012628:	af00      	add	r7, sp, #0
 801262a:	60f8      	str	r0, [r7, #12]
 801262c:	60b9      	str	r1, [r7, #8]
 801262e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	6a1b      	ldr	r3, [r3, #32]
 8012634:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	6a1b      	ldr	r3, [r3, #32]
 801263a:	f023 0201 	bic.w	r2, r3, #1
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012642:	68fb      	ldr	r3, [r7, #12]
 8012644:	699b      	ldr	r3, [r3, #24]
 8012646:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012648:	693b      	ldr	r3, [r7, #16]
 801264a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801264e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	011b      	lsls	r3, r3, #4
 8012654:	693a      	ldr	r2, [r7, #16]
 8012656:	4313      	orrs	r3, r2
 8012658:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801265a:	697b      	ldr	r3, [r7, #20]
 801265c:	f023 030a 	bic.w	r3, r3, #10
 8012660:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012662:	697a      	ldr	r2, [r7, #20]
 8012664:	68bb      	ldr	r3, [r7, #8]
 8012666:	4313      	orrs	r3, r2
 8012668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801266a:	68fb      	ldr	r3, [r7, #12]
 801266c:	693a      	ldr	r2, [r7, #16]
 801266e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012670:	68fb      	ldr	r3, [r7, #12]
 8012672:	697a      	ldr	r2, [r7, #20]
 8012674:	621a      	str	r2, [r3, #32]
}
 8012676:	bf00      	nop
 8012678:	371c      	adds	r7, #28
 801267a:	46bd      	mov	sp, r7
 801267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012680:	4770      	bx	lr

08012682 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012682:	b480      	push	{r7}
 8012684:	b087      	sub	sp, #28
 8012686:	af00      	add	r7, sp, #0
 8012688:	60f8      	str	r0, [r7, #12]
 801268a:	60b9      	str	r1, [r7, #8]
 801268c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	6a1b      	ldr	r3, [r3, #32]
 8012692:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012694:	68fb      	ldr	r3, [r7, #12]
 8012696:	6a1b      	ldr	r3, [r3, #32]
 8012698:	f023 0210 	bic.w	r2, r3, #16
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	699b      	ldr	r3, [r3, #24]
 80126a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80126a6:	693b      	ldr	r3, [r7, #16]
 80126a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80126ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	031b      	lsls	r3, r3, #12
 80126b2:	693a      	ldr	r2, [r7, #16]
 80126b4:	4313      	orrs	r3, r2
 80126b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80126b8:	697b      	ldr	r3, [r7, #20]
 80126ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80126be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80126c0:	68bb      	ldr	r3, [r7, #8]
 80126c2:	011b      	lsls	r3, r3, #4
 80126c4:	697a      	ldr	r2, [r7, #20]
 80126c6:	4313      	orrs	r3, r2
 80126c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80126ca:	68fb      	ldr	r3, [r7, #12]
 80126cc:	693a      	ldr	r2, [r7, #16]
 80126ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80126d0:	68fb      	ldr	r3, [r7, #12]
 80126d2:	697a      	ldr	r2, [r7, #20]
 80126d4:	621a      	str	r2, [r3, #32]
}
 80126d6:	bf00      	nop
 80126d8:	371c      	adds	r7, #28
 80126da:	46bd      	mov	sp, r7
 80126dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126e0:	4770      	bx	lr

080126e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80126e2:	b480      	push	{r7}
 80126e4:	b085      	sub	sp, #20
 80126e6:	af00      	add	r7, sp, #0
 80126e8:	6078      	str	r0, [r7, #4]
 80126ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	689b      	ldr	r3, [r3, #8]
 80126f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80126f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80126fa:	683a      	ldr	r2, [r7, #0]
 80126fc:	68fb      	ldr	r3, [r7, #12]
 80126fe:	4313      	orrs	r3, r2
 8012700:	f043 0307 	orr.w	r3, r3, #7
 8012704:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	68fa      	ldr	r2, [r7, #12]
 801270a:	609a      	str	r2, [r3, #8]
}
 801270c:	bf00      	nop
 801270e:	3714      	adds	r7, #20
 8012710:	46bd      	mov	sp, r7
 8012712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012716:	4770      	bx	lr

08012718 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012718:	b480      	push	{r7}
 801271a:	b087      	sub	sp, #28
 801271c:	af00      	add	r7, sp, #0
 801271e:	60f8      	str	r0, [r7, #12]
 8012720:	60b9      	str	r1, [r7, #8]
 8012722:	607a      	str	r2, [r7, #4]
 8012724:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	689b      	ldr	r3, [r3, #8]
 801272a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801272c:	697b      	ldr	r3, [r7, #20]
 801272e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012732:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012734:	683b      	ldr	r3, [r7, #0]
 8012736:	021a      	lsls	r2, r3, #8
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	431a      	orrs	r2, r3
 801273c:	68bb      	ldr	r3, [r7, #8]
 801273e:	4313      	orrs	r3, r2
 8012740:	697a      	ldr	r2, [r7, #20]
 8012742:	4313      	orrs	r3, r2
 8012744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	697a      	ldr	r2, [r7, #20]
 801274a:	609a      	str	r2, [r3, #8]
}
 801274c:	bf00      	nop
 801274e:	371c      	adds	r7, #28
 8012750:	46bd      	mov	sp, r7
 8012752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012756:	4770      	bx	lr

08012758 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012758:	b480      	push	{r7}
 801275a:	b085      	sub	sp, #20
 801275c:	af00      	add	r7, sp, #0
 801275e:	6078      	str	r0, [r7, #4]
 8012760:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012768:	2b01      	cmp	r3, #1
 801276a:	d101      	bne.n	8012770 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801276c:	2302      	movs	r3, #2
 801276e:	e05a      	b.n	8012826 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	2201      	movs	r2, #1
 8012774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	2202      	movs	r2, #2
 801277c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	685b      	ldr	r3, [r3, #4]
 8012786:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	689b      	ldr	r3, [r3, #8]
 801278e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012796:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012798:	683b      	ldr	r3, [r7, #0]
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	68fa      	ldr	r2, [r7, #12]
 801279e:	4313      	orrs	r3, r2
 80127a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	68fa      	ldr	r2, [r7, #12]
 80127a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	4a21      	ldr	r2, [pc, #132]	@ (8012834 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80127b0:	4293      	cmp	r3, r2
 80127b2:	d022      	beq.n	80127fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	681b      	ldr	r3, [r3, #0]
 80127b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80127bc:	d01d      	beq.n	80127fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	4a1d      	ldr	r2, [pc, #116]	@ (8012838 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80127c4:	4293      	cmp	r3, r2
 80127c6:	d018      	beq.n	80127fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	681b      	ldr	r3, [r3, #0]
 80127cc:	4a1b      	ldr	r2, [pc, #108]	@ (801283c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80127ce:	4293      	cmp	r3, r2
 80127d0:	d013      	beq.n	80127fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	4a1a      	ldr	r2, [pc, #104]	@ (8012840 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80127d8:	4293      	cmp	r3, r2
 80127da:	d00e      	beq.n	80127fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	4a18      	ldr	r2, [pc, #96]	@ (8012844 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80127e2:	4293      	cmp	r3, r2
 80127e4:	d009      	beq.n	80127fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	4a17      	ldr	r2, [pc, #92]	@ (8012848 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80127ec:	4293      	cmp	r3, r2
 80127ee:	d004      	beq.n	80127fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	4a15      	ldr	r2, [pc, #84]	@ (801284c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80127f6:	4293      	cmp	r3, r2
 80127f8:	d10c      	bne.n	8012814 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80127fa:	68bb      	ldr	r3, [r7, #8]
 80127fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012800:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012802:	683b      	ldr	r3, [r7, #0]
 8012804:	685b      	ldr	r3, [r3, #4]
 8012806:	68ba      	ldr	r2, [r7, #8]
 8012808:	4313      	orrs	r3, r2
 801280a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	68ba      	ldr	r2, [r7, #8]
 8012812:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	2201      	movs	r2, #1
 8012818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	2200      	movs	r2, #0
 8012820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8012824:	2300      	movs	r3, #0
}
 8012826:	4618      	mov	r0, r3
 8012828:	3714      	adds	r7, #20
 801282a:	46bd      	mov	sp, r7
 801282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012830:	4770      	bx	lr
 8012832:	bf00      	nop
 8012834:	40010000 	.word	0x40010000
 8012838:	40000400 	.word	0x40000400
 801283c:	40000800 	.word	0x40000800
 8012840:	40000c00 	.word	0x40000c00
 8012844:	40010400 	.word	0x40010400
 8012848:	40014000 	.word	0x40014000
 801284c:	40001800 	.word	0x40001800

08012850 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8012850:	b480      	push	{r7}
 8012852:	b083      	sub	sp, #12
 8012854:	af00      	add	r7, sp, #0
 8012856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8012858:	bf00      	nop
 801285a:	370c      	adds	r7, #12
 801285c:	46bd      	mov	sp, r7
 801285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012862:	4770      	bx	lr

08012864 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8012864:	b480      	push	{r7}
 8012866:	b083      	sub	sp, #12
 8012868:	af00      	add	r7, sp, #0
 801286a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801286c:	bf00      	nop
 801286e:	370c      	adds	r7, #12
 8012870:	46bd      	mov	sp, r7
 8012872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012876:	4770      	bx	lr

08012878 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012878:	b580      	push	{r7, lr}
 801287a:	b082      	sub	sp, #8
 801287c:	af00      	add	r7, sp, #0
 801287e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	2b00      	cmp	r3, #0
 8012884:	d101      	bne.n	801288a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8012886:	2301      	movs	r3, #1
 8012888:	e042      	b.n	8012910 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012890:	b2db      	uxtb	r3, r3
 8012892:	2b00      	cmp	r3, #0
 8012894:	d106      	bne.n	80128a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	2200      	movs	r2, #0
 801289a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801289e:	6878      	ldr	r0, [r7, #4]
 80128a0:	f7f1 f8f6 	bl	8003a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	2224      	movs	r2, #36	@ 0x24
 80128a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	68da      	ldr	r2, [r3, #12]
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	681b      	ldr	r3, [r3, #0]
 80128b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80128ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80128bc:	6878      	ldr	r0, [r7, #4]
 80128be:	f000 f973 	bl	8012ba8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	691a      	ldr	r2, [r3, #16]
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80128d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	695a      	ldr	r2, [r3, #20]
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80128e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	681b      	ldr	r3, [r3, #0]
 80128e6:	68da      	ldr	r2, [r3, #12]
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80128f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	2200      	movs	r2, #0
 80128f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	2220      	movs	r2, #32
 80128fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	2220      	movs	r2, #32
 8012904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	2200      	movs	r2, #0
 801290c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 801290e:	2300      	movs	r3, #0
}
 8012910:	4618      	mov	r0, r3
 8012912:	3708      	adds	r7, #8
 8012914:	46bd      	mov	sp, r7
 8012916:	bd80      	pop	{r7, pc}

08012918 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b08a      	sub	sp, #40	@ 0x28
 801291c:	af02      	add	r7, sp, #8
 801291e:	60f8      	str	r0, [r7, #12]
 8012920:	60b9      	str	r1, [r7, #8]
 8012922:	603b      	str	r3, [r7, #0]
 8012924:	4613      	mov	r3, r2
 8012926:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8012928:	2300      	movs	r3, #0
 801292a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012932:	b2db      	uxtb	r3, r3
 8012934:	2b20      	cmp	r3, #32
 8012936:	d175      	bne.n	8012a24 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8012938:	68bb      	ldr	r3, [r7, #8]
 801293a:	2b00      	cmp	r3, #0
 801293c:	d002      	beq.n	8012944 <HAL_UART_Transmit+0x2c>
 801293e:	88fb      	ldrh	r3, [r7, #6]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d101      	bne.n	8012948 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8012944:	2301      	movs	r3, #1
 8012946:	e06e      	b.n	8012a26 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	2200      	movs	r2, #0
 801294c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	2221      	movs	r2, #33	@ 0x21
 8012952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8012956:	f7fd f82f 	bl	800f9b8 <HAL_GetTick>
 801295a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	88fa      	ldrh	r2, [r7, #6]
 8012960:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	88fa      	ldrh	r2, [r7, #6]
 8012966:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	689b      	ldr	r3, [r3, #8]
 801296c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012970:	d108      	bne.n	8012984 <HAL_UART_Transmit+0x6c>
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	691b      	ldr	r3, [r3, #16]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d104      	bne.n	8012984 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 801297a:	2300      	movs	r3, #0
 801297c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801297e:	68bb      	ldr	r3, [r7, #8]
 8012980:	61bb      	str	r3, [r7, #24]
 8012982:	e003      	b.n	801298c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8012984:	68bb      	ldr	r3, [r7, #8]
 8012986:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8012988:	2300      	movs	r3, #0
 801298a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 801298c:	e02e      	b.n	80129ec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801298e:	683b      	ldr	r3, [r7, #0]
 8012990:	9300      	str	r3, [sp, #0]
 8012992:	697b      	ldr	r3, [r7, #20]
 8012994:	2200      	movs	r2, #0
 8012996:	2180      	movs	r1, #128	@ 0x80
 8012998:	68f8      	ldr	r0, [r7, #12]
 801299a:	f000 f848 	bl	8012a2e <UART_WaitOnFlagUntilTimeout>
 801299e:	4603      	mov	r3, r0
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d005      	beq.n	80129b0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	2220      	movs	r2, #32
 80129a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80129ac:	2303      	movs	r3, #3
 80129ae:	e03a      	b.n	8012a26 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80129b0:	69fb      	ldr	r3, [r7, #28]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d10b      	bne.n	80129ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80129b6:	69bb      	ldr	r3, [r7, #24]
 80129b8:	881b      	ldrh	r3, [r3, #0]
 80129ba:	461a      	mov	r2, r3
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80129c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80129c6:	69bb      	ldr	r3, [r7, #24]
 80129c8:	3302      	adds	r3, #2
 80129ca:	61bb      	str	r3, [r7, #24]
 80129cc:	e007      	b.n	80129de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80129ce:	69fb      	ldr	r3, [r7, #28]
 80129d0:	781a      	ldrb	r2, [r3, #0]
 80129d2:	68fb      	ldr	r3, [r7, #12]
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80129d8:	69fb      	ldr	r3, [r7, #28]
 80129da:	3301      	adds	r3, #1
 80129dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80129e2:	b29b      	uxth	r3, r3
 80129e4:	3b01      	subs	r3, #1
 80129e6:	b29a      	uxth	r2, r3
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80129f0:	b29b      	uxth	r3, r3
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d1cb      	bne.n	801298e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80129f6:	683b      	ldr	r3, [r7, #0]
 80129f8:	9300      	str	r3, [sp, #0]
 80129fa:	697b      	ldr	r3, [r7, #20]
 80129fc:	2200      	movs	r2, #0
 80129fe:	2140      	movs	r1, #64	@ 0x40
 8012a00:	68f8      	ldr	r0, [r7, #12]
 8012a02:	f000 f814 	bl	8012a2e <UART_WaitOnFlagUntilTimeout>
 8012a06:	4603      	mov	r3, r0
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d005      	beq.n	8012a18 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	2220      	movs	r2, #32
 8012a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8012a14:	2303      	movs	r3, #3
 8012a16:	e006      	b.n	8012a26 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	2220      	movs	r2, #32
 8012a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8012a20:	2300      	movs	r3, #0
 8012a22:	e000      	b.n	8012a26 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8012a24:	2302      	movs	r3, #2
  }
}
 8012a26:	4618      	mov	r0, r3
 8012a28:	3720      	adds	r7, #32
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	bd80      	pop	{r7, pc}

08012a2e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8012a2e:	b580      	push	{r7, lr}
 8012a30:	b086      	sub	sp, #24
 8012a32:	af00      	add	r7, sp, #0
 8012a34:	60f8      	str	r0, [r7, #12]
 8012a36:	60b9      	str	r1, [r7, #8]
 8012a38:	603b      	str	r3, [r7, #0]
 8012a3a:	4613      	mov	r3, r2
 8012a3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012a3e:	e03b      	b.n	8012ab8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012a40:	6a3b      	ldr	r3, [r7, #32]
 8012a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a46:	d037      	beq.n	8012ab8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012a48:	f7fc ffb6 	bl	800f9b8 <HAL_GetTick>
 8012a4c:	4602      	mov	r2, r0
 8012a4e:	683b      	ldr	r3, [r7, #0]
 8012a50:	1ad3      	subs	r3, r2, r3
 8012a52:	6a3a      	ldr	r2, [r7, #32]
 8012a54:	429a      	cmp	r2, r3
 8012a56:	d302      	bcc.n	8012a5e <UART_WaitOnFlagUntilTimeout+0x30>
 8012a58:	6a3b      	ldr	r3, [r7, #32]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d101      	bne.n	8012a62 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012a5e:	2303      	movs	r3, #3
 8012a60:	e03a      	b.n	8012ad8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012a62:	68fb      	ldr	r3, [r7, #12]
 8012a64:	681b      	ldr	r3, [r3, #0]
 8012a66:	68db      	ldr	r3, [r3, #12]
 8012a68:	f003 0304 	and.w	r3, r3, #4
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d023      	beq.n	8012ab8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8012a70:	68bb      	ldr	r3, [r7, #8]
 8012a72:	2b80      	cmp	r3, #128	@ 0x80
 8012a74:	d020      	beq.n	8012ab8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8012a76:	68bb      	ldr	r3, [r7, #8]
 8012a78:	2b40      	cmp	r3, #64	@ 0x40
 8012a7a:	d01d      	beq.n	8012ab8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	681b      	ldr	r3, [r3, #0]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	f003 0308 	and.w	r3, r3, #8
 8012a86:	2b08      	cmp	r3, #8
 8012a88:	d116      	bne.n	8012ab8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8012a8a:	2300      	movs	r3, #0
 8012a8c:	617b      	str	r3, [r7, #20]
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	681b      	ldr	r3, [r3, #0]
 8012a94:	617b      	str	r3, [r7, #20]
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	681b      	ldr	r3, [r3, #0]
 8012a9a:	685b      	ldr	r3, [r3, #4]
 8012a9c:	617b      	str	r3, [r7, #20]
 8012a9e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012aa0:	68f8      	ldr	r0, [r7, #12]
 8012aa2:	f000 f81d 	bl	8012ae0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	2208      	movs	r2, #8
 8012aaa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	2200      	movs	r2, #0
 8012ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8012ab4:	2301      	movs	r3, #1
 8012ab6:	e00f      	b.n	8012ad8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	681a      	ldr	r2, [r3, #0]
 8012abe:	68bb      	ldr	r3, [r7, #8]
 8012ac0:	4013      	ands	r3, r2
 8012ac2:	68ba      	ldr	r2, [r7, #8]
 8012ac4:	429a      	cmp	r2, r3
 8012ac6:	bf0c      	ite	eq
 8012ac8:	2301      	moveq	r3, #1
 8012aca:	2300      	movne	r3, #0
 8012acc:	b2db      	uxtb	r3, r3
 8012ace:	461a      	mov	r2, r3
 8012ad0:	79fb      	ldrb	r3, [r7, #7]
 8012ad2:	429a      	cmp	r2, r3
 8012ad4:	d0b4      	beq.n	8012a40 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012ad6:	2300      	movs	r3, #0
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	3718      	adds	r7, #24
 8012adc:	46bd      	mov	sp, r7
 8012ade:	bd80      	pop	{r7, pc}

08012ae0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012ae0:	b480      	push	{r7}
 8012ae2:	b095      	sub	sp, #84	@ 0x54
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	330c      	adds	r3, #12
 8012aee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012af2:	e853 3f00 	ldrex	r3, [r3]
 8012af6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012afa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012afe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	330c      	adds	r3, #12
 8012b06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012b08:	643a      	str	r2, [r7, #64]	@ 0x40
 8012b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012b0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012b10:	e841 2300 	strex	r3, r2, [r1]
 8012b14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d1e5      	bne.n	8012ae8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	3314      	adds	r3, #20
 8012b22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b24:	6a3b      	ldr	r3, [r7, #32]
 8012b26:	e853 3f00 	ldrex	r3, [r3]
 8012b2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8012b2c:	69fb      	ldr	r3, [r7, #28]
 8012b2e:	f023 0301 	bic.w	r3, r3, #1
 8012b32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	3314      	adds	r3, #20
 8012b3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012b3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012b42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b44:	e841 2300 	strex	r3, r2, [r1]
 8012b48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d1e5      	bne.n	8012b1c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b54:	2b01      	cmp	r3, #1
 8012b56:	d119      	bne.n	8012b8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	681b      	ldr	r3, [r3, #0]
 8012b5c:	330c      	adds	r3, #12
 8012b5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	e853 3f00 	ldrex	r3, [r3]
 8012b66:	60bb      	str	r3, [r7, #8]
   return(result);
 8012b68:	68bb      	ldr	r3, [r7, #8]
 8012b6a:	f023 0310 	bic.w	r3, r3, #16
 8012b6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	681b      	ldr	r3, [r3, #0]
 8012b74:	330c      	adds	r3, #12
 8012b76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012b78:	61ba      	str	r2, [r7, #24]
 8012b7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b7c:	6979      	ldr	r1, [r7, #20]
 8012b7e:	69ba      	ldr	r2, [r7, #24]
 8012b80:	e841 2300 	strex	r3, r2, [r1]
 8012b84:	613b      	str	r3, [r7, #16]
   return(result);
 8012b86:	693b      	ldr	r3, [r7, #16]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d1e5      	bne.n	8012b58 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	2220      	movs	r2, #32
 8012b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	2200      	movs	r2, #0
 8012b98:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8012b9a:	bf00      	nop
 8012b9c:	3754      	adds	r7, #84	@ 0x54
 8012b9e:	46bd      	mov	sp, r7
 8012ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba4:	4770      	bx	lr
	...

08012ba8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012bac:	b0c0      	sub	sp, #256	@ 0x100
 8012bae:	af00      	add	r7, sp, #0
 8012bb0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	691b      	ldr	r3, [r3, #16]
 8012bbc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8012bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012bc4:	68d9      	ldr	r1, [r3, #12]
 8012bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012bca:	681a      	ldr	r2, [r3, #0]
 8012bcc:	ea40 0301 	orr.w	r3, r0, r1
 8012bd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8012bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012bd6:	689a      	ldr	r2, [r3, #8]
 8012bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012bdc:	691b      	ldr	r3, [r3, #16]
 8012bde:	431a      	orrs	r2, r3
 8012be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012be4:	695b      	ldr	r3, [r3, #20]
 8012be6:	431a      	orrs	r2, r3
 8012be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012bec:	69db      	ldr	r3, [r3, #28]
 8012bee:	4313      	orrs	r3, r2
 8012bf0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8012bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012bf8:	681b      	ldr	r3, [r3, #0]
 8012bfa:	68db      	ldr	r3, [r3, #12]
 8012bfc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8012c00:	f021 010c 	bic.w	r1, r1, #12
 8012c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c08:	681a      	ldr	r2, [r3, #0]
 8012c0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8012c0e:	430b      	orrs	r3, r1
 8012c10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8012c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	695b      	ldr	r3, [r3, #20]
 8012c1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8012c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c22:	6999      	ldr	r1, [r3, #24]
 8012c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c28:	681a      	ldr	r2, [r3, #0]
 8012c2a:	ea40 0301 	orr.w	r3, r0, r1
 8012c2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8012c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c34:	681a      	ldr	r2, [r3, #0]
 8012c36:	4b8f      	ldr	r3, [pc, #572]	@ (8012e74 <UART_SetConfig+0x2cc>)
 8012c38:	429a      	cmp	r2, r3
 8012c3a:	d005      	beq.n	8012c48 <UART_SetConfig+0xa0>
 8012c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c40:	681a      	ldr	r2, [r3, #0]
 8012c42:	4b8d      	ldr	r3, [pc, #564]	@ (8012e78 <UART_SetConfig+0x2d0>)
 8012c44:	429a      	cmp	r2, r3
 8012c46:	d104      	bne.n	8012c52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8012c48:	f7fd fe82 	bl	8010950 <HAL_RCC_GetPCLK2Freq>
 8012c4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8012c50:	e003      	b.n	8012c5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8012c52:	f7fd fe69 	bl	8010928 <HAL_RCC_GetPCLK1Freq>
 8012c56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c5e:	69db      	ldr	r3, [r3, #28]
 8012c60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012c64:	f040 810c 	bne.w	8012e80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8012c68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012c6c:	2200      	movs	r2, #0
 8012c6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012c72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8012c76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8012c7a:	4622      	mov	r2, r4
 8012c7c:	462b      	mov	r3, r5
 8012c7e:	1891      	adds	r1, r2, r2
 8012c80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8012c82:	415b      	adcs	r3, r3
 8012c84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012c86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8012c8a:	4621      	mov	r1, r4
 8012c8c:	eb12 0801 	adds.w	r8, r2, r1
 8012c90:	4629      	mov	r1, r5
 8012c92:	eb43 0901 	adc.w	r9, r3, r1
 8012c96:	f04f 0200 	mov.w	r2, #0
 8012c9a:	f04f 0300 	mov.w	r3, #0
 8012c9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8012ca2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8012ca6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8012caa:	4690      	mov	r8, r2
 8012cac:	4699      	mov	r9, r3
 8012cae:	4623      	mov	r3, r4
 8012cb0:	eb18 0303 	adds.w	r3, r8, r3
 8012cb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012cb8:	462b      	mov	r3, r5
 8012cba:	eb49 0303 	adc.w	r3, r9, r3
 8012cbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012cc6:	685b      	ldr	r3, [r3, #4]
 8012cc8:	2200      	movs	r2, #0
 8012cca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012cce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8012cd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8012cd6:	460b      	mov	r3, r1
 8012cd8:	18db      	adds	r3, r3, r3
 8012cda:	653b      	str	r3, [r7, #80]	@ 0x50
 8012cdc:	4613      	mov	r3, r2
 8012cde:	eb42 0303 	adc.w	r3, r2, r3
 8012ce2:	657b      	str	r3, [r7, #84]	@ 0x54
 8012ce4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8012ce8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8012cec:	f7ed ff7c 	bl	8000be8 <__aeabi_uldivmod>
 8012cf0:	4602      	mov	r2, r0
 8012cf2:	460b      	mov	r3, r1
 8012cf4:	4b61      	ldr	r3, [pc, #388]	@ (8012e7c <UART_SetConfig+0x2d4>)
 8012cf6:	fba3 2302 	umull	r2, r3, r3, r2
 8012cfa:	095b      	lsrs	r3, r3, #5
 8012cfc:	011c      	lsls	r4, r3, #4
 8012cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012d02:	2200      	movs	r2, #0
 8012d04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8012d08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8012d0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8012d10:	4642      	mov	r2, r8
 8012d12:	464b      	mov	r3, r9
 8012d14:	1891      	adds	r1, r2, r2
 8012d16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8012d18:	415b      	adcs	r3, r3
 8012d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012d1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8012d20:	4641      	mov	r1, r8
 8012d22:	eb12 0a01 	adds.w	sl, r2, r1
 8012d26:	4649      	mov	r1, r9
 8012d28:	eb43 0b01 	adc.w	fp, r3, r1
 8012d2c:	f04f 0200 	mov.w	r2, #0
 8012d30:	f04f 0300 	mov.w	r3, #0
 8012d34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8012d38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8012d3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8012d40:	4692      	mov	sl, r2
 8012d42:	469b      	mov	fp, r3
 8012d44:	4643      	mov	r3, r8
 8012d46:	eb1a 0303 	adds.w	r3, sl, r3
 8012d4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8012d4e:	464b      	mov	r3, r9
 8012d50:	eb4b 0303 	adc.w	r3, fp, r3
 8012d54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8012d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012d5c:	685b      	ldr	r3, [r3, #4]
 8012d5e:	2200      	movs	r2, #0
 8012d60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8012d64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8012d68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8012d6c:	460b      	mov	r3, r1
 8012d6e:	18db      	adds	r3, r3, r3
 8012d70:	643b      	str	r3, [r7, #64]	@ 0x40
 8012d72:	4613      	mov	r3, r2
 8012d74:	eb42 0303 	adc.w	r3, r2, r3
 8012d78:	647b      	str	r3, [r7, #68]	@ 0x44
 8012d7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8012d7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8012d82:	f7ed ff31 	bl	8000be8 <__aeabi_uldivmod>
 8012d86:	4602      	mov	r2, r0
 8012d88:	460b      	mov	r3, r1
 8012d8a:	4611      	mov	r1, r2
 8012d8c:	4b3b      	ldr	r3, [pc, #236]	@ (8012e7c <UART_SetConfig+0x2d4>)
 8012d8e:	fba3 2301 	umull	r2, r3, r3, r1
 8012d92:	095b      	lsrs	r3, r3, #5
 8012d94:	2264      	movs	r2, #100	@ 0x64
 8012d96:	fb02 f303 	mul.w	r3, r2, r3
 8012d9a:	1acb      	subs	r3, r1, r3
 8012d9c:	00db      	lsls	r3, r3, #3
 8012d9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8012da2:	4b36      	ldr	r3, [pc, #216]	@ (8012e7c <UART_SetConfig+0x2d4>)
 8012da4:	fba3 2302 	umull	r2, r3, r3, r2
 8012da8:	095b      	lsrs	r3, r3, #5
 8012daa:	005b      	lsls	r3, r3, #1
 8012dac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8012db0:	441c      	add	r4, r3
 8012db2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012db6:	2200      	movs	r2, #0
 8012db8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012dbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8012dc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8012dc4:	4642      	mov	r2, r8
 8012dc6:	464b      	mov	r3, r9
 8012dc8:	1891      	adds	r1, r2, r2
 8012dca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8012dcc:	415b      	adcs	r3, r3
 8012dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012dd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8012dd4:	4641      	mov	r1, r8
 8012dd6:	1851      	adds	r1, r2, r1
 8012dd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8012dda:	4649      	mov	r1, r9
 8012ddc:	414b      	adcs	r3, r1
 8012dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8012de0:	f04f 0200 	mov.w	r2, #0
 8012de4:	f04f 0300 	mov.w	r3, #0
 8012de8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8012dec:	4659      	mov	r1, fp
 8012dee:	00cb      	lsls	r3, r1, #3
 8012df0:	4651      	mov	r1, sl
 8012df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012df6:	4651      	mov	r1, sl
 8012df8:	00ca      	lsls	r2, r1, #3
 8012dfa:	4610      	mov	r0, r2
 8012dfc:	4619      	mov	r1, r3
 8012dfe:	4603      	mov	r3, r0
 8012e00:	4642      	mov	r2, r8
 8012e02:	189b      	adds	r3, r3, r2
 8012e04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012e08:	464b      	mov	r3, r9
 8012e0a:	460a      	mov	r2, r1
 8012e0c:	eb42 0303 	adc.w	r3, r2, r3
 8012e10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012e18:	685b      	ldr	r3, [r3, #4]
 8012e1a:	2200      	movs	r2, #0
 8012e1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012e20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8012e24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8012e28:	460b      	mov	r3, r1
 8012e2a:	18db      	adds	r3, r3, r3
 8012e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012e2e:	4613      	mov	r3, r2
 8012e30:	eb42 0303 	adc.w	r3, r2, r3
 8012e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012e36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8012e3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8012e3e:	f7ed fed3 	bl	8000be8 <__aeabi_uldivmod>
 8012e42:	4602      	mov	r2, r0
 8012e44:	460b      	mov	r3, r1
 8012e46:	4b0d      	ldr	r3, [pc, #52]	@ (8012e7c <UART_SetConfig+0x2d4>)
 8012e48:	fba3 1302 	umull	r1, r3, r3, r2
 8012e4c:	095b      	lsrs	r3, r3, #5
 8012e4e:	2164      	movs	r1, #100	@ 0x64
 8012e50:	fb01 f303 	mul.w	r3, r1, r3
 8012e54:	1ad3      	subs	r3, r2, r3
 8012e56:	00db      	lsls	r3, r3, #3
 8012e58:	3332      	adds	r3, #50	@ 0x32
 8012e5a:	4a08      	ldr	r2, [pc, #32]	@ (8012e7c <UART_SetConfig+0x2d4>)
 8012e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8012e60:	095b      	lsrs	r3, r3, #5
 8012e62:	f003 0207 	and.w	r2, r3, #7
 8012e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	4422      	add	r2, r4
 8012e6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8012e70:	e106      	b.n	8013080 <UART_SetConfig+0x4d8>
 8012e72:	bf00      	nop
 8012e74:	40011000 	.word	0x40011000
 8012e78:	40011400 	.word	0x40011400
 8012e7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8012e80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012e84:	2200      	movs	r2, #0
 8012e86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012e8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8012e8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8012e92:	4642      	mov	r2, r8
 8012e94:	464b      	mov	r3, r9
 8012e96:	1891      	adds	r1, r2, r2
 8012e98:	6239      	str	r1, [r7, #32]
 8012e9a:	415b      	adcs	r3, r3
 8012e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8012e9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012ea2:	4641      	mov	r1, r8
 8012ea4:	1854      	adds	r4, r2, r1
 8012ea6:	4649      	mov	r1, r9
 8012ea8:	eb43 0501 	adc.w	r5, r3, r1
 8012eac:	f04f 0200 	mov.w	r2, #0
 8012eb0:	f04f 0300 	mov.w	r3, #0
 8012eb4:	00eb      	lsls	r3, r5, #3
 8012eb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8012eba:	00e2      	lsls	r2, r4, #3
 8012ebc:	4614      	mov	r4, r2
 8012ebe:	461d      	mov	r5, r3
 8012ec0:	4643      	mov	r3, r8
 8012ec2:	18e3      	adds	r3, r4, r3
 8012ec4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012ec8:	464b      	mov	r3, r9
 8012eca:	eb45 0303 	adc.w	r3, r5, r3
 8012ece:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012ed6:	685b      	ldr	r3, [r3, #4]
 8012ed8:	2200      	movs	r2, #0
 8012eda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012ede:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8012ee2:	f04f 0200 	mov.w	r2, #0
 8012ee6:	f04f 0300 	mov.w	r3, #0
 8012eea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8012eee:	4629      	mov	r1, r5
 8012ef0:	008b      	lsls	r3, r1, #2
 8012ef2:	4621      	mov	r1, r4
 8012ef4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012ef8:	4621      	mov	r1, r4
 8012efa:	008a      	lsls	r2, r1, #2
 8012efc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8012f00:	f7ed fe72 	bl	8000be8 <__aeabi_uldivmod>
 8012f04:	4602      	mov	r2, r0
 8012f06:	460b      	mov	r3, r1
 8012f08:	4b60      	ldr	r3, [pc, #384]	@ (801308c <UART_SetConfig+0x4e4>)
 8012f0a:	fba3 2302 	umull	r2, r3, r3, r2
 8012f0e:	095b      	lsrs	r3, r3, #5
 8012f10:	011c      	lsls	r4, r3, #4
 8012f12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012f16:	2200      	movs	r2, #0
 8012f18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012f1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8012f20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8012f24:	4642      	mov	r2, r8
 8012f26:	464b      	mov	r3, r9
 8012f28:	1891      	adds	r1, r2, r2
 8012f2a:	61b9      	str	r1, [r7, #24]
 8012f2c:	415b      	adcs	r3, r3
 8012f2e:	61fb      	str	r3, [r7, #28]
 8012f30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8012f34:	4641      	mov	r1, r8
 8012f36:	1851      	adds	r1, r2, r1
 8012f38:	6139      	str	r1, [r7, #16]
 8012f3a:	4649      	mov	r1, r9
 8012f3c:	414b      	adcs	r3, r1
 8012f3e:	617b      	str	r3, [r7, #20]
 8012f40:	f04f 0200 	mov.w	r2, #0
 8012f44:	f04f 0300 	mov.w	r3, #0
 8012f48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8012f4c:	4659      	mov	r1, fp
 8012f4e:	00cb      	lsls	r3, r1, #3
 8012f50:	4651      	mov	r1, sl
 8012f52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012f56:	4651      	mov	r1, sl
 8012f58:	00ca      	lsls	r2, r1, #3
 8012f5a:	4610      	mov	r0, r2
 8012f5c:	4619      	mov	r1, r3
 8012f5e:	4603      	mov	r3, r0
 8012f60:	4642      	mov	r2, r8
 8012f62:	189b      	adds	r3, r3, r2
 8012f64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012f68:	464b      	mov	r3, r9
 8012f6a:	460a      	mov	r2, r1
 8012f6c:	eb42 0303 	adc.w	r3, r2, r3
 8012f70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012f78:	685b      	ldr	r3, [r3, #4]
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012f7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8012f80:	f04f 0200 	mov.w	r2, #0
 8012f84:	f04f 0300 	mov.w	r3, #0
 8012f88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8012f8c:	4649      	mov	r1, r9
 8012f8e:	008b      	lsls	r3, r1, #2
 8012f90:	4641      	mov	r1, r8
 8012f92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012f96:	4641      	mov	r1, r8
 8012f98:	008a      	lsls	r2, r1, #2
 8012f9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8012f9e:	f7ed fe23 	bl	8000be8 <__aeabi_uldivmod>
 8012fa2:	4602      	mov	r2, r0
 8012fa4:	460b      	mov	r3, r1
 8012fa6:	4611      	mov	r1, r2
 8012fa8:	4b38      	ldr	r3, [pc, #224]	@ (801308c <UART_SetConfig+0x4e4>)
 8012faa:	fba3 2301 	umull	r2, r3, r3, r1
 8012fae:	095b      	lsrs	r3, r3, #5
 8012fb0:	2264      	movs	r2, #100	@ 0x64
 8012fb2:	fb02 f303 	mul.w	r3, r2, r3
 8012fb6:	1acb      	subs	r3, r1, r3
 8012fb8:	011b      	lsls	r3, r3, #4
 8012fba:	3332      	adds	r3, #50	@ 0x32
 8012fbc:	4a33      	ldr	r2, [pc, #204]	@ (801308c <UART_SetConfig+0x4e4>)
 8012fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8012fc2:	095b      	lsrs	r3, r3, #5
 8012fc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012fc8:	441c      	add	r4, r3
 8012fca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012fce:	2200      	movs	r2, #0
 8012fd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8012fd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8012fd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8012fd8:	4642      	mov	r2, r8
 8012fda:	464b      	mov	r3, r9
 8012fdc:	1891      	adds	r1, r2, r2
 8012fde:	60b9      	str	r1, [r7, #8]
 8012fe0:	415b      	adcs	r3, r3
 8012fe2:	60fb      	str	r3, [r7, #12]
 8012fe4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8012fe8:	4641      	mov	r1, r8
 8012fea:	1851      	adds	r1, r2, r1
 8012fec:	6039      	str	r1, [r7, #0]
 8012fee:	4649      	mov	r1, r9
 8012ff0:	414b      	adcs	r3, r1
 8012ff2:	607b      	str	r3, [r7, #4]
 8012ff4:	f04f 0200 	mov.w	r2, #0
 8012ff8:	f04f 0300 	mov.w	r3, #0
 8012ffc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8013000:	4659      	mov	r1, fp
 8013002:	00cb      	lsls	r3, r1, #3
 8013004:	4651      	mov	r1, sl
 8013006:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801300a:	4651      	mov	r1, sl
 801300c:	00ca      	lsls	r2, r1, #3
 801300e:	4610      	mov	r0, r2
 8013010:	4619      	mov	r1, r3
 8013012:	4603      	mov	r3, r0
 8013014:	4642      	mov	r2, r8
 8013016:	189b      	adds	r3, r3, r2
 8013018:	66bb      	str	r3, [r7, #104]	@ 0x68
 801301a:	464b      	mov	r3, r9
 801301c:	460a      	mov	r2, r1
 801301e:	eb42 0303 	adc.w	r3, r2, r3
 8013022:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013028:	685b      	ldr	r3, [r3, #4]
 801302a:	2200      	movs	r2, #0
 801302c:	663b      	str	r3, [r7, #96]	@ 0x60
 801302e:	667a      	str	r2, [r7, #100]	@ 0x64
 8013030:	f04f 0200 	mov.w	r2, #0
 8013034:	f04f 0300 	mov.w	r3, #0
 8013038:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 801303c:	4649      	mov	r1, r9
 801303e:	008b      	lsls	r3, r1, #2
 8013040:	4641      	mov	r1, r8
 8013042:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8013046:	4641      	mov	r1, r8
 8013048:	008a      	lsls	r2, r1, #2
 801304a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 801304e:	f7ed fdcb 	bl	8000be8 <__aeabi_uldivmod>
 8013052:	4602      	mov	r2, r0
 8013054:	460b      	mov	r3, r1
 8013056:	4b0d      	ldr	r3, [pc, #52]	@ (801308c <UART_SetConfig+0x4e4>)
 8013058:	fba3 1302 	umull	r1, r3, r3, r2
 801305c:	095b      	lsrs	r3, r3, #5
 801305e:	2164      	movs	r1, #100	@ 0x64
 8013060:	fb01 f303 	mul.w	r3, r1, r3
 8013064:	1ad3      	subs	r3, r2, r3
 8013066:	011b      	lsls	r3, r3, #4
 8013068:	3332      	adds	r3, #50	@ 0x32
 801306a:	4a08      	ldr	r2, [pc, #32]	@ (801308c <UART_SetConfig+0x4e4>)
 801306c:	fba2 2303 	umull	r2, r3, r2, r3
 8013070:	095b      	lsrs	r3, r3, #5
 8013072:	f003 020f 	and.w	r2, r3, #15
 8013076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	4422      	add	r2, r4
 801307e:	609a      	str	r2, [r3, #8]
}
 8013080:	bf00      	nop
 8013082:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8013086:	46bd      	mov	sp, r7
 8013088:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801308c:	51eb851f 	.word	0x51eb851f

08013090 <__assert_func>:
 8013090:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013092:	4614      	mov	r4, r2
 8013094:	461a      	mov	r2, r3
 8013096:	4b09      	ldr	r3, [pc, #36]	@ (80130bc <__assert_func+0x2c>)
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	4605      	mov	r5, r0
 801309c:	68d8      	ldr	r0, [r3, #12]
 801309e:	b954      	cbnz	r4, 80130b6 <__assert_func+0x26>
 80130a0:	4b07      	ldr	r3, [pc, #28]	@ (80130c0 <__assert_func+0x30>)
 80130a2:	461c      	mov	r4, r3
 80130a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80130a8:	9100      	str	r1, [sp, #0]
 80130aa:	462b      	mov	r3, r5
 80130ac:	4905      	ldr	r1, [pc, #20]	@ (80130c4 <__assert_func+0x34>)
 80130ae:	f000 f80d 	bl	80130cc <fiprintf>
 80130b2:	f002 fd1d 	bl	8015af0 <abort>
 80130b6:	4b04      	ldr	r3, [pc, #16]	@ (80130c8 <__assert_func+0x38>)
 80130b8:	e7f4      	b.n	80130a4 <__assert_func+0x14>
 80130ba:	bf00      	nop
 80130bc:	200003a0 	.word	0x200003a0
 80130c0:	0801ed5f 	.word	0x0801ed5f
 80130c4:	0801ed31 	.word	0x0801ed31
 80130c8:	0801ed24 	.word	0x0801ed24

080130cc <fiprintf>:
 80130cc:	b40e      	push	{r1, r2, r3}
 80130ce:	b503      	push	{r0, r1, lr}
 80130d0:	4601      	mov	r1, r0
 80130d2:	ab03      	add	r3, sp, #12
 80130d4:	4805      	ldr	r0, [pc, #20]	@ (80130ec <fiprintf+0x20>)
 80130d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80130da:	6800      	ldr	r0, [r0, #0]
 80130dc:	9301      	str	r3, [sp, #4]
 80130de:	f001 faa5 	bl	801462c <_vfiprintf_r>
 80130e2:	b002      	add	sp, #8
 80130e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80130e8:	b003      	add	sp, #12
 80130ea:	4770      	bx	lr
 80130ec:	200003a0 	.word	0x200003a0

080130f0 <_vfprintf_r>:
 80130f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130f4:	b0d3      	sub	sp, #332	@ 0x14c
 80130f6:	468b      	mov	fp, r1
 80130f8:	4690      	mov	r8, r2
 80130fa:	461c      	mov	r4, r3
 80130fc:	461e      	mov	r6, r3
 80130fe:	9003      	str	r0, [sp, #12]
 8013100:	f002 fc30 	bl	8015964 <_localeconv_r>
 8013104:	6803      	ldr	r3, [r0, #0]
 8013106:	9316      	str	r3, [sp, #88]	@ 0x58
 8013108:	4618      	mov	r0, r3
 801310a:	f7ed f8d1 	bl	80002b0 <strlen>
 801310e:	9b03      	ldr	r3, [sp, #12]
 8013110:	900d      	str	r0, [sp, #52]	@ 0x34
 8013112:	b123      	cbz	r3, 801311e <_vfprintf_r+0x2e>
 8013114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013116:	b913      	cbnz	r3, 801311e <_vfprintf_r+0x2e>
 8013118:	9803      	ldr	r0, [sp, #12]
 801311a:	f002 f889 	bl	8015230 <__sinit>
 801311e:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 8013122:	07da      	lsls	r2, r3, #31
 8013124:	d407      	bmi.n	8013136 <_vfprintf_r+0x46>
 8013126:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 801312a:	059b      	lsls	r3, r3, #22
 801312c:	d403      	bmi.n	8013136 <_vfprintf_r+0x46>
 801312e:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 8013132:	f002 fc8d 	bl	8015a50 <__retarget_lock_acquire_recursive>
 8013136:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 801313a:	049f      	lsls	r7, r3, #18
 801313c:	d409      	bmi.n	8013152 <_vfprintf_r+0x62>
 801313e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8013142:	f8ab 300c 	strh.w	r3, [fp, #12]
 8013146:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 801314a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801314e:	f8cb 3064 	str.w	r3, [fp, #100]	@ 0x64
 8013152:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8013156:	071d      	lsls	r5, r3, #28
 8013158:	d502      	bpl.n	8013160 <_vfprintf_r+0x70>
 801315a:	f8db 3010 	ldr.w	r3, [fp, #16]
 801315e:	b9c3      	cbnz	r3, 8013192 <_vfprintf_r+0xa2>
 8013160:	9803      	ldr	r0, [sp, #12]
 8013162:	4659      	mov	r1, fp
 8013164:	f002 faf2 	bl	801574c <__swsetup_r>
 8013168:	b198      	cbz	r0, 8013192 <_vfprintf_r+0xa2>
 801316a:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 801316e:	07d8      	lsls	r0, r3, #31
 8013170:	d506      	bpl.n	8013180 <_vfprintf_r+0x90>
 8013172:	f04f 33ff 	mov.w	r3, #4294967295
 8013176:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013178:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801317a:	b053      	add	sp, #332	@ 0x14c
 801317c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013180:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8013184:	0599      	lsls	r1, r3, #22
 8013186:	d4f4      	bmi.n	8013172 <_vfprintf_r+0x82>
 8013188:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 801318c:	f002 fc61 	bl	8015a52 <__retarget_lock_release_recursive>
 8013190:	e7ef      	b.n	8013172 <_vfprintf_r+0x82>
 8013192:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8013196:	f003 021a 	and.w	r2, r3, #26
 801319a:	2a0a      	cmp	r2, #10
 801319c:	d116      	bne.n	80131cc <_vfprintf_r+0xdc>
 801319e:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 80131a2:	2a00      	cmp	r2, #0
 80131a4:	db12      	blt.n	80131cc <_vfprintf_r+0xdc>
 80131a6:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 80131aa:	07d2      	lsls	r2, r2, #31
 80131ac:	d405      	bmi.n	80131ba <_vfprintf_r+0xca>
 80131ae:	059b      	lsls	r3, r3, #22
 80131b0:	d403      	bmi.n	80131ba <_vfprintf_r+0xca>
 80131b2:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 80131b6:	f002 fc4c 	bl	8015a52 <__retarget_lock_release_recursive>
 80131ba:	9803      	ldr	r0, [sp, #12]
 80131bc:	4623      	mov	r3, r4
 80131be:	4642      	mov	r2, r8
 80131c0:	4659      	mov	r1, fp
 80131c2:	b053      	add	sp, #332	@ 0x14c
 80131c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131c8:	f001 b9be 	b.w	8014548 <__sbprintf>
 80131cc:	ed9f 7b92 	vldr	d7, [pc, #584]	@ 8013418 <_vfprintf_r+0x328>
 80131d0:	2300      	movs	r3, #0
 80131d2:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 80131d6:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80131da:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 80131de:	ac29      	add	r4, sp, #164	@ 0xa4
 80131e0:	9426      	str	r4, [sp, #152]	@ 0x98
 80131e2:	9304      	str	r3, [sp, #16]
 80131e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80131e6:	9312      	str	r3, [sp, #72]	@ 0x48
 80131e8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80131ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80131ec:	4643      	mov	r3, r8
 80131ee:	461d      	mov	r5, r3
 80131f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80131f4:	b10a      	cbz	r2, 80131fa <_vfprintf_r+0x10a>
 80131f6:	2a25      	cmp	r2, #37	@ 0x25
 80131f8:	d1f9      	bne.n	80131ee <_vfprintf_r+0xfe>
 80131fa:	ebb5 0708 	subs.w	r7, r5, r8
 80131fe:	d00d      	beq.n	801321c <_vfprintf_r+0x12c>
 8013200:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013202:	443b      	add	r3, r7
 8013204:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013206:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013208:	3301      	adds	r3, #1
 801320a:	2b07      	cmp	r3, #7
 801320c:	e9c4 8700 	strd	r8, r7, [r4]
 8013210:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013212:	dc75      	bgt.n	8013300 <_vfprintf_r+0x210>
 8013214:	3408      	adds	r4, #8
 8013216:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013218:	443b      	add	r3, r7
 801321a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801321c:	782b      	ldrb	r3, [r5, #0]
 801321e:	2b00      	cmp	r3, #0
 8013220:	f001 814f 	beq.w	80144c2 <_vfprintf_r+0x13d2>
 8013224:	2200      	movs	r2, #0
 8013226:	1c6b      	adds	r3, r5, #1
 8013228:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 801322c:	f04f 39ff 	mov.w	r9, #4294967295
 8013230:	920e      	str	r2, [sp, #56]	@ 0x38
 8013232:	4615      	mov	r5, r2
 8013234:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013238:	9206      	str	r2, [sp, #24]
 801323a:	930c      	str	r3, [sp, #48]	@ 0x30
 801323c:	9b06      	ldr	r3, [sp, #24]
 801323e:	3b20      	subs	r3, #32
 8013240:	2b5a      	cmp	r3, #90	@ 0x5a
 8013242:	f200 85aa 	bhi.w	8013d9a <_vfprintf_r+0xcaa>
 8013246:	e8df f013 	tbh	[pc, r3, lsl #1]
 801324a:	009d      	.short	0x009d
 801324c:	05a805a8 	.word	0x05a805a8
 8013250:	05a800a5 	.word	0x05a800a5
 8013254:	05a805a8 	.word	0x05a805a8
 8013258:	05a80085 	.word	0x05a80085
 801325c:	00a805a8 	.word	0x00a805a8
 8013260:	05a800b2 	.word	0x05a800b2
 8013264:	00b400af 	.word	0x00b400af
 8013268:	00ce05a8 	.word	0x00ce05a8
 801326c:	00d100d1 	.word	0x00d100d1
 8013270:	00d100d1 	.word	0x00d100d1
 8013274:	00d100d1 	.word	0x00d100d1
 8013278:	00d100d1 	.word	0x00d100d1
 801327c:	05a800d1 	.word	0x05a800d1
 8013280:	05a805a8 	.word	0x05a805a8
 8013284:	05a805a8 	.word	0x05a805a8
 8013288:	05a805a8 	.word	0x05a805a8
 801328c:	05a80146 	.word	0x05a80146
 8013290:	011a0107 	.word	0x011a0107
 8013294:	01460146 	.word	0x01460146
 8013298:	05a80146 	.word	0x05a80146
 801329c:	05a805a8 	.word	0x05a805a8
 80132a0:	00e205a8 	.word	0x00e205a8
 80132a4:	05a805a8 	.word	0x05a805a8
 80132a8:	05a804a3 	.word	0x05a804a3
 80132ac:	05a805a8 	.word	0x05a805a8
 80132b0:	05a804ed 	.word	0x05a804ed
 80132b4:	05a8050e 	.word	0x05a8050e
 80132b8:	053005a8 	.word	0x053005a8
 80132bc:	05a805a8 	.word	0x05a805a8
 80132c0:	05a805a8 	.word	0x05a805a8
 80132c4:	05a805a8 	.word	0x05a805a8
 80132c8:	05a805a8 	.word	0x05a805a8
 80132cc:	05a80146 	.word	0x05a80146
 80132d0:	011c0107 	.word	0x011c0107
 80132d4:	01460146 	.word	0x01460146
 80132d8:	00ed0146 	.word	0x00ed0146
 80132dc:	0101011c 	.word	0x0101011c
 80132e0:	00fa05a8 	.word	0x00fa05a8
 80132e4:	048705a8 	.word	0x048705a8
 80132e8:	04dc04a5 	.word	0x04dc04a5
 80132ec:	05a80101 	.word	0x05a80101
 80132f0:	009b04ed 	.word	0x009b04ed
 80132f4:	05a80510 	.word	0x05a80510
 80132f8:	006505a8 	.word	0x006505a8
 80132fc:	009b05a8 	.word	0x009b05a8
 8013300:	9803      	ldr	r0, [sp, #12]
 8013302:	aa26      	add	r2, sp, #152	@ 0x98
 8013304:	4659      	mov	r1, fp
 8013306:	f001 f95f 	bl	80145c8 <__sprint_r>
 801330a:	2800      	cmp	r0, #0
 801330c:	f040 814d 	bne.w	80135aa <_vfprintf_r+0x4ba>
 8013310:	ac29      	add	r4, sp, #164	@ 0xa4
 8013312:	e780      	b.n	8013216 <_vfprintf_r+0x126>
 8013314:	4b42      	ldr	r3, [pc, #264]	@ (8013420 <_vfprintf_r+0x330>)
 8013316:	9319      	str	r3, [sp, #100]	@ 0x64
 8013318:	f015 0320 	ands.w	r3, r5, #32
 801331c:	f000 84c8 	beq.w	8013cb0 <_vfprintf_r+0xbc0>
 8013320:	3607      	adds	r6, #7
 8013322:	f026 0307 	bic.w	r3, r6, #7
 8013326:	461a      	mov	r2, r3
 8013328:	685f      	ldr	r7, [r3, #4]
 801332a:	f852 6b08 	ldr.w	r6, [r2], #8
 801332e:	9207      	str	r2, [sp, #28]
 8013330:	07eb      	lsls	r3, r5, #31
 8013332:	d50a      	bpl.n	801334a <_vfprintf_r+0x25a>
 8013334:	ea56 0307 	orrs.w	r3, r6, r7
 8013338:	d007      	beq.n	801334a <_vfprintf_r+0x25a>
 801333a:	2330      	movs	r3, #48	@ 0x30
 801333c:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8013340:	9b06      	ldr	r3, [sp, #24]
 8013342:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8013346:	f045 0502 	orr.w	r5, r5, #2
 801334a:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 801334e:	2302      	movs	r3, #2
 8013350:	f000 bc2e 	b.w	8013bb0 <_vfprintf_r+0xac0>
 8013354:	9803      	ldr	r0, [sp, #12]
 8013356:	f002 fb05 	bl	8015964 <_localeconv_r>
 801335a:	6843      	ldr	r3, [r0, #4]
 801335c:	9317      	str	r3, [sp, #92]	@ 0x5c
 801335e:	4618      	mov	r0, r3
 8013360:	f7ec ffa6 	bl	80002b0 <strlen>
 8013364:	9012      	str	r0, [sp, #72]	@ 0x48
 8013366:	9803      	ldr	r0, [sp, #12]
 8013368:	f002 fafc 	bl	8015964 <_localeconv_r>
 801336c:	6883      	ldr	r3, [r0, #8]
 801336e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013370:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013372:	b12b      	cbz	r3, 8013380 <_vfprintf_r+0x290>
 8013374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013376:	b11b      	cbz	r3, 8013380 <_vfprintf_r+0x290>
 8013378:	781b      	ldrb	r3, [r3, #0]
 801337a:	b10b      	cbz	r3, 8013380 <_vfprintf_r+0x290>
 801337c:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8013380:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013382:	e757      	b.n	8013234 <_vfprintf_r+0x144>
 8013384:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8013388:	2b00      	cmp	r3, #0
 801338a:	d1f9      	bne.n	8013380 <_vfprintf_r+0x290>
 801338c:	2320      	movs	r3, #32
 801338e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8013392:	e7f5      	b.n	8013380 <_vfprintf_r+0x290>
 8013394:	f045 0501 	orr.w	r5, r5, #1
 8013398:	e7f2      	b.n	8013380 <_vfprintf_r+0x290>
 801339a:	f856 3b04 	ldr.w	r3, [r6], #4
 801339e:	930e      	str	r3, [sp, #56]	@ 0x38
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	daed      	bge.n	8013380 <_vfprintf_r+0x290>
 80133a4:	425b      	negs	r3, r3
 80133a6:	930e      	str	r3, [sp, #56]	@ 0x38
 80133a8:	f045 0504 	orr.w	r5, r5, #4
 80133ac:	e7e8      	b.n	8013380 <_vfprintf_r+0x290>
 80133ae:	232b      	movs	r3, #43	@ 0x2b
 80133b0:	e7ed      	b.n	801338e <_vfprintf_r+0x29e>
 80133b2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80133b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80133b8:	9206      	str	r2, [sp, #24]
 80133ba:	2a2a      	cmp	r2, #42	@ 0x2a
 80133bc:	d10f      	bne.n	80133de <_vfprintf_r+0x2ee>
 80133be:	f856 2b04 	ldr.w	r2, [r6], #4
 80133c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80133c4:	ea42 79e2 	orr.w	r9, r2, r2, asr #31
 80133c8:	e7da      	b.n	8013380 <_vfprintf_r+0x290>
 80133ca:	fb01 2909 	mla	r9, r1, r9, r2
 80133ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80133d2:	9206      	str	r2, [sp, #24]
 80133d4:	9a06      	ldr	r2, [sp, #24]
 80133d6:	3a30      	subs	r2, #48	@ 0x30
 80133d8:	2a09      	cmp	r2, #9
 80133da:	d9f6      	bls.n	80133ca <_vfprintf_r+0x2da>
 80133dc:	e72d      	b.n	801323a <_vfprintf_r+0x14a>
 80133de:	f04f 0900 	mov.w	r9, #0
 80133e2:	210a      	movs	r1, #10
 80133e4:	e7f6      	b.n	80133d4 <_vfprintf_r+0x2e4>
 80133e6:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 80133ea:	e7c9      	b.n	8013380 <_vfprintf_r+0x290>
 80133ec:	2200      	movs	r2, #0
 80133ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80133f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80133f2:	210a      	movs	r1, #10
 80133f4:	9a06      	ldr	r2, [sp, #24]
 80133f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80133f8:	3a30      	subs	r2, #48	@ 0x30
 80133fa:	fb01 2200 	mla	r2, r1, r0, r2
 80133fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8013400:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013404:	9206      	str	r2, [sp, #24]
 8013406:	3a30      	subs	r2, #48	@ 0x30
 8013408:	2a09      	cmp	r2, #9
 801340a:	d9f3      	bls.n	80133f4 <_vfprintf_r+0x304>
 801340c:	e715      	b.n	801323a <_vfprintf_r+0x14a>
 801340e:	f045 0508 	orr.w	r5, r5, #8
 8013412:	e7b5      	b.n	8013380 <_vfprintf_r+0x290>
 8013414:	f3af 8000 	nop.w
	...
 8013420:	0801ed70 	.word	0x0801ed70
 8013424:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013426:	781b      	ldrb	r3, [r3, #0]
 8013428:	2b68      	cmp	r3, #104	@ 0x68
 801342a:	bf01      	itttt	eq
 801342c:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 801342e:	3301      	addeq	r3, #1
 8013430:	930c      	streq	r3, [sp, #48]	@ 0x30
 8013432:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8013436:	bf18      	it	ne
 8013438:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 801343c:	e7a0      	b.n	8013380 <_vfprintf_r+0x290>
 801343e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013440:	781b      	ldrb	r3, [r3, #0]
 8013442:	2b6c      	cmp	r3, #108	@ 0x6c
 8013444:	d105      	bne.n	8013452 <_vfprintf_r+0x362>
 8013446:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013448:	3301      	adds	r3, #1
 801344a:	930c      	str	r3, [sp, #48]	@ 0x30
 801344c:	f045 0520 	orr.w	r5, r5, #32
 8013450:	e796      	b.n	8013380 <_vfprintf_r+0x290>
 8013452:	f045 0510 	orr.w	r5, r5, #16
 8013456:	e793      	b.n	8013380 <_vfprintf_r+0x290>
 8013458:	4632      	mov	r2, r6
 801345a:	f852 3b04 	ldr.w	r3, [r2], #4
 801345e:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8013462:	2300      	movs	r3, #0
 8013464:	9207      	str	r2, [sp, #28]
 8013466:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801346a:	469a      	mov	sl, r3
 801346c:	f04f 0901 	mov.w	r9, #1
 8013470:	9310      	str	r3, [sp, #64]	@ 0x40
 8013472:	461f      	mov	r7, r3
 8013474:	9308      	str	r3, [sp, #32]
 8013476:	461e      	mov	r6, r3
 8013478:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 801347c:	e1da      	b.n	8013834 <_vfprintf_r+0x744>
 801347e:	f045 0510 	orr.w	r5, r5, #16
 8013482:	06af      	lsls	r7, r5, #26
 8013484:	d512      	bpl.n	80134ac <_vfprintf_r+0x3bc>
 8013486:	3607      	adds	r6, #7
 8013488:	f026 0307 	bic.w	r3, r6, #7
 801348c:	461a      	mov	r2, r3
 801348e:	685f      	ldr	r7, [r3, #4]
 8013490:	f852 6b08 	ldr.w	r6, [r2], #8
 8013494:	9207      	str	r2, [sp, #28]
 8013496:	2f00      	cmp	r7, #0
 8013498:	da06      	bge.n	80134a8 <_vfprintf_r+0x3b8>
 801349a:	4276      	negs	r6, r6
 801349c:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 80134a0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80134a4:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80134a8:	2301      	movs	r3, #1
 80134aa:	e384      	b.n	8013bb6 <_vfprintf_r+0xac6>
 80134ac:	4633      	mov	r3, r6
 80134ae:	06ee      	lsls	r6, r5, #27
 80134b0:	f853 7b04 	ldr.w	r7, [r3], #4
 80134b4:	9307      	str	r3, [sp, #28]
 80134b6:	d502      	bpl.n	80134be <_vfprintf_r+0x3ce>
 80134b8:	463e      	mov	r6, r7
 80134ba:	17ff      	asrs	r7, r7, #31
 80134bc:	e7eb      	b.n	8013496 <_vfprintf_r+0x3a6>
 80134be:	0668      	lsls	r0, r5, #25
 80134c0:	d503      	bpl.n	80134ca <_vfprintf_r+0x3da>
 80134c2:	b23e      	sxth	r6, r7
 80134c4:	f347 37c0 	sbfx	r7, r7, #15, #1
 80134c8:	e7e5      	b.n	8013496 <_vfprintf_r+0x3a6>
 80134ca:	05a9      	lsls	r1, r5, #22
 80134cc:	d5f4      	bpl.n	80134b8 <_vfprintf_r+0x3c8>
 80134ce:	b27e      	sxtb	r6, r7
 80134d0:	f347 17c0 	sbfx	r7, r7, #7, #1
 80134d4:	e7df      	b.n	8013496 <_vfprintf_r+0x3a6>
 80134d6:	3607      	adds	r6, #7
 80134d8:	f026 0307 	bic.w	r3, r6, #7
 80134dc:	ecb3 7b02 	vldmia	r3!, {d7}
 80134e0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80134e4:	9307      	str	r3, [sp, #28]
 80134e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80134e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80134ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80134ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80134f0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80134f2:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 80134f6:	4b85      	ldr	r3, [pc, #532]	@ (801370c <_vfprintf_r+0x61c>)
 80134f8:	f04f 32ff 	mov.w	r2, #4294967295
 80134fc:	f7ed fb36 	bl	8000b6c <__aeabi_dcmpun>
 8013500:	bb10      	cbnz	r0, 8013548 <_vfprintf_r+0x458>
 8013502:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8013506:	4b81      	ldr	r3, [pc, #516]	@ (801370c <_vfprintf_r+0x61c>)
 8013508:	f04f 32ff 	mov.w	r2, #4294967295
 801350c:	f7ed fb10 	bl	8000b30 <__aeabi_dcmple>
 8013510:	b9d0      	cbnz	r0, 8013548 <_vfprintf_r+0x458>
 8013512:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013516:	2200      	movs	r2, #0
 8013518:	2300      	movs	r3, #0
 801351a:	f7ed faff 	bl	8000b1c <__aeabi_dcmplt>
 801351e:	b110      	cbz	r0, 8013526 <_vfprintf_r+0x436>
 8013520:	232d      	movs	r3, #45	@ 0x2d
 8013522:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8013526:	4a7a      	ldr	r2, [pc, #488]	@ (8013710 <_vfprintf_r+0x620>)
 8013528:	4b7a      	ldr	r3, [pc, #488]	@ (8013714 <_vfprintf_r+0x624>)
 801352a:	9906      	ldr	r1, [sp, #24]
 801352c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8013530:	2947      	cmp	r1, #71	@ 0x47
 8013532:	bfd4      	ite	le
 8013534:	4690      	movle	r8, r2
 8013536:	4698      	movgt	r8, r3
 8013538:	f04f 0a00 	mov.w	sl, #0
 801353c:	f04f 0903 	mov.w	r9, #3
 8013540:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 8013544:	f000 bff8 	b.w	8014538 <_vfprintf_r+0x1448>
 8013548:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 801354c:	4610      	mov	r0, r2
 801354e:	4619      	mov	r1, r3
 8013550:	f7ed fb0c 	bl	8000b6c <__aeabi_dcmpun>
 8013554:	4682      	mov	sl, r0
 8013556:	b140      	cbz	r0, 801356a <_vfprintf_r+0x47a>
 8013558:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801355a:	4a6f      	ldr	r2, [pc, #444]	@ (8013718 <_vfprintf_r+0x628>)
 801355c:	2b00      	cmp	r3, #0
 801355e:	bfbc      	itt	lt
 8013560:	232d      	movlt	r3, #45	@ 0x2d
 8013562:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 8013566:	4b6d      	ldr	r3, [pc, #436]	@ (801371c <_vfprintf_r+0x62c>)
 8013568:	e7df      	b.n	801352a <_vfprintf_r+0x43a>
 801356a:	9b06      	ldr	r3, [sp, #24]
 801356c:	2b61      	cmp	r3, #97	@ 0x61
 801356e:	d02e      	beq.n	80135ce <_vfprintf_r+0x4de>
 8013570:	2b41      	cmp	r3, #65	@ 0x41
 8013572:	d12e      	bne.n	80135d2 <_vfprintf_r+0x4e2>
 8013574:	2358      	movs	r3, #88	@ 0x58
 8013576:	2230      	movs	r2, #48	@ 0x30
 8013578:	f1b9 0f63 	cmp.w	r9, #99	@ 0x63
 801357c:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8013580:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8013584:	f045 0502 	orr.w	r5, r5, #2
 8013588:	f340 80ae 	ble.w	80136e8 <_vfprintf_r+0x5f8>
 801358c:	9803      	ldr	r0, [sp, #12]
 801358e:	f109 0101 	add.w	r1, r9, #1
 8013592:	f003 fa07 	bl	80169a4 <_malloc_r>
 8013596:	4680      	mov	r8, r0
 8013598:	2800      	cmp	r0, #0
 801359a:	f040 80aa 	bne.w	80136f2 <_vfprintf_r+0x602>
 801359e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80135a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80135a6:	f8ab 300c 	strh.w	r3, [fp, #12]
 80135aa:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 80135ae:	07d9      	lsls	r1, r3, #31
 80135b0:	d407      	bmi.n	80135c2 <_vfprintf_r+0x4d2>
 80135b2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80135b6:	059a      	lsls	r2, r3, #22
 80135b8:	d403      	bmi.n	80135c2 <_vfprintf_r+0x4d2>
 80135ba:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 80135be:	f002 fa48 	bl	8015a52 <__retarget_lock_release_recursive>
 80135c2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80135c6:	065b      	lsls	r3, r3, #25
 80135c8:	f57f add6 	bpl.w	8013178 <_vfprintf_r+0x88>
 80135cc:	e5d1      	b.n	8013172 <_vfprintf_r+0x82>
 80135ce:	2378      	movs	r3, #120	@ 0x78
 80135d0:	e7d1      	b.n	8013576 <_vfprintf_r+0x486>
 80135d2:	f1b9 3fff 	cmp.w	r9, #4294967295
 80135d6:	f000 808e 	beq.w	80136f6 <_vfprintf_r+0x606>
 80135da:	9b06      	ldr	r3, [sp, #24]
 80135dc:	f023 0320 	bic.w	r3, r3, #32
 80135e0:	2b47      	cmp	r3, #71	@ 0x47
 80135e2:	d105      	bne.n	80135f0 <_vfprintf_r+0x500>
 80135e4:	f1b9 0f00 	cmp.w	r9, #0
 80135e8:	d102      	bne.n	80135f0 <_vfprintf_r+0x500>
 80135ea:	46ca      	mov	sl, r9
 80135ec:	f04f 0901 	mov.w	r9, #1
 80135f0:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 80135f4:	9311      	str	r3, [sp, #68]	@ 0x44
 80135f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	da7f      	bge.n	80136fc <_vfprintf_r+0x60c>
 80135fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80135fe:	9314      	str	r3, [sp, #80]	@ 0x50
 8013600:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013602:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013606:	9315      	str	r3, [sp, #84]	@ 0x54
 8013608:	232d      	movs	r3, #45	@ 0x2d
 801360a:	931c      	str	r3, [sp, #112]	@ 0x70
 801360c:	9b06      	ldr	r3, [sp, #24]
 801360e:	f023 0320 	bic.w	r3, r3, #32
 8013612:	2b41      	cmp	r3, #65	@ 0x41
 8013614:	9308      	str	r3, [sp, #32]
 8013616:	f040 81e7 	bne.w	80139e8 <_vfprintf_r+0x8f8>
 801361a:	a820      	add	r0, sp, #128	@ 0x80
 801361c:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8013620:	f002 fa26 	bl	8015a70 <frexp>
 8013624:	2200      	movs	r2, #0
 8013626:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801362a:	ec51 0b10 	vmov	r0, r1, d0
 801362e:	f7ed f803 	bl	8000638 <__aeabi_dmul>
 8013632:	4602      	mov	r2, r0
 8013634:	460b      	mov	r3, r1
 8013636:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801363a:	2200      	movs	r2, #0
 801363c:	2300      	movs	r3, #0
 801363e:	f7ed fa63 	bl	8000b08 <__aeabi_dcmpeq>
 8013642:	b108      	cbz	r0, 8013648 <_vfprintf_r+0x558>
 8013644:	2301      	movs	r3, #1
 8013646:	9320      	str	r3, [sp, #128]	@ 0x80
 8013648:	4a35      	ldr	r2, [pc, #212]	@ (8013720 <_vfprintf_r+0x630>)
 801364a:	4b36      	ldr	r3, [pc, #216]	@ (8013724 <_vfprintf_r+0x634>)
 801364c:	9906      	ldr	r1, [sp, #24]
 801364e:	2961      	cmp	r1, #97	@ 0x61
 8013650:	bf18      	it	ne
 8013652:	461a      	movne	r2, r3
 8013654:	9210      	str	r2, [sp, #64]	@ 0x40
 8013656:	f109 37ff 	add.w	r7, r9, #4294967295
 801365a:	4646      	mov	r6, r8
 801365c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013660:	4b31      	ldr	r3, [pc, #196]	@ (8013728 <_vfprintf_r+0x638>)
 8013662:	2200      	movs	r2, #0
 8013664:	f7ec ffe8 	bl	8000638 <__aeabi_dmul>
 8013668:	4602      	mov	r2, r0
 801366a:	460b      	mov	r3, r1
 801366c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013670:	f7ed fa92 	bl	8000b98 <__aeabi_d2iz>
 8013674:	9013      	str	r0, [sp, #76]	@ 0x4c
 8013676:	f7ec ff75 	bl	8000564 <__aeabi_i2d>
 801367a:	4602      	mov	r2, r0
 801367c:	460b      	mov	r3, r1
 801367e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013682:	f7ec fe21 	bl	80002c8 <__aeabi_dsub>
 8013686:	4602      	mov	r2, r0
 8013688:	460b      	mov	r3, r1
 801368a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801368e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013690:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013692:	5c9b      	ldrb	r3, [r3, r2]
 8013694:	f806 3b01 	strb.w	r3, [r6], #1
 8013698:	1c7a      	adds	r2, r7, #1
 801369a:	d006      	beq.n	80136aa <_vfprintf_r+0x5ba>
 801369c:	1e7b      	subs	r3, r7, #1
 801369e:	931d      	str	r3, [sp, #116]	@ 0x74
 80136a0:	2200      	movs	r2, #0
 80136a2:	2300      	movs	r3, #0
 80136a4:	f7ed fa30 	bl	8000b08 <__aeabi_dcmpeq>
 80136a8:	b370      	cbz	r0, 8013708 <_vfprintf_r+0x618>
 80136aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136ae:	4b1f      	ldr	r3, [pc, #124]	@ (801372c <_vfprintf_r+0x63c>)
 80136b0:	2200      	movs	r2, #0
 80136b2:	f7ed fa51 	bl	8000b58 <__aeabi_dcmpgt>
 80136b6:	2800      	cmp	r0, #0
 80136b8:	d13a      	bne.n	8013730 <_vfprintf_r+0x640>
 80136ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136be:	4b1b      	ldr	r3, [pc, #108]	@ (801372c <_vfprintf_r+0x63c>)
 80136c0:	2200      	movs	r2, #0
 80136c2:	f7ed fa21 	bl	8000b08 <__aeabi_dcmpeq>
 80136c6:	b110      	cbz	r0, 80136ce <_vfprintf_r+0x5de>
 80136c8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80136ca:	07db      	lsls	r3, r3, #31
 80136cc:	d430      	bmi.n	8013730 <_vfprintf_r+0x640>
 80136ce:	4633      	mov	r3, r6
 80136d0:	19f1      	adds	r1, r6, r7
 80136d2:	2030      	movs	r0, #48	@ 0x30
 80136d4:	1aca      	subs	r2, r1, r3
 80136d6:	2a00      	cmp	r2, #0
 80136d8:	f280 8183 	bge.w	80139e2 <_vfprintf_r+0x8f2>
 80136dc:	1c7b      	adds	r3, r7, #1
 80136de:	3701      	adds	r7, #1
 80136e0:	bfb8      	it	lt
 80136e2:	2300      	movlt	r3, #0
 80136e4:	441e      	add	r6, r3
 80136e6:	e037      	b.n	8013758 <_vfprintf_r+0x668>
 80136e8:	f04f 0a00 	mov.w	sl, #0
 80136ec:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 80136f0:	e77e      	b.n	80135f0 <_vfprintf_r+0x500>
 80136f2:	4682      	mov	sl, r0
 80136f4:	e77c      	b.n	80135f0 <_vfprintf_r+0x500>
 80136f6:	f04f 0906 	mov.w	r9, #6
 80136fa:	e779      	b.n	80135f0 <_vfprintf_r+0x500>
 80136fc:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 8013700:	2300      	movs	r3, #0
 8013702:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8013706:	e780      	b.n	801360a <_vfprintf_r+0x51a>
 8013708:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 801370a:	e7a7      	b.n	801365c <_vfprintf_r+0x56c>
 801370c:	7fefffff 	.word	0x7fefffff
 8013710:	0801ed60 	.word	0x0801ed60
 8013714:	0801ed64 	.word	0x0801ed64
 8013718:	0801ed68 	.word	0x0801ed68
 801371c:	0801ed6c 	.word	0x0801ed6c
 8013720:	0801ed70 	.word	0x0801ed70
 8013724:	0801ed81 	.word	0x0801ed81
 8013728:	40300000 	.word	0x40300000
 801372c:	3fe00000 	.word	0x3fe00000
 8013730:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013732:	9624      	str	r6, [sp, #144]	@ 0x90
 8013734:	7bd9      	ldrb	r1, [r3, #15]
 8013736:	2030      	movs	r0, #48	@ 0x30
 8013738:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801373a:	1e53      	subs	r3, r2, #1
 801373c:	9324      	str	r3, [sp, #144]	@ 0x90
 801373e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8013742:	428b      	cmp	r3, r1
 8013744:	f000 814a 	beq.w	80139dc <_vfprintf_r+0x8ec>
 8013748:	2b39      	cmp	r3, #57	@ 0x39
 801374a:	bf0b      	itete	eq
 801374c:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 801374e:	3301      	addne	r3, #1
 8013750:	7a9b      	ldrbeq	r3, [r3, #10]
 8013752:	b2db      	uxtbne	r3, r3
 8013754:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013758:	eba6 0308 	sub.w	r3, r6, r8
 801375c:	9304      	str	r3, [sp, #16]
 801375e:	9b08      	ldr	r3, [sp, #32]
 8013760:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013762:	2b47      	cmp	r3, #71	@ 0x47
 8013764:	f040 8189 	bne.w	8013a7a <_vfprintf_r+0x98a>
 8013768:	1cf1      	adds	r1, r6, #3
 801376a:	db02      	blt.n	8013772 <_vfprintf_r+0x682>
 801376c:	45b1      	cmp	r9, r6
 801376e:	f280 81a7 	bge.w	8013ac0 <_vfprintf_r+0x9d0>
 8013772:	9b06      	ldr	r3, [sp, #24]
 8013774:	3b02      	subs	r3, #2
 8013776:	9306      	str	r3, [sp, #24]
 8013778:	9906      	ldr	r1, [sp, #24]
 801377a:	f89d 2018 	ldrb.w	r2, [sp, #24]
 801377e:	f021 0120 	bic.w	r1, r1, #32
 8013782:	2941      	cmp	r1, #65	@ 0x41
 8013784:	bf08      	it	eq
 8013786:	320f      	addeq	r2, #15
 8013788:	f106 33ff 	add.w	r3, r6, #4294967295
 801378c:	bf06      	itte	eq
 801378e:	b2d2      	uxtbeq	r2, r2
 8013790:	2101      	moveq	r1, #1
 8013792:	2100      	movne	r1, #0
 8013794:	2b00      	cmp	r3, #0
 8013796:	9320      	str	r3, [sp, #128]	@ 0x80
 8013798:	bfb8      	it	lt
 801379a:	f1c6 0301 	rsblt	r3, r6, #1
 801379e:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 80137a2:	bfb4      	ite	lt
 80137a4:	222d      	movlt	r2, #45	@ 0x2d
 80137a6:	222b      	movge	r2, #43	@ 0x2b
 80137a8:	2b09      	cmp	r3, #9
 80137aa:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 80137ae:	f340 817a 	ble.w	8013aa6 <_vfprintf_r+0x9b6>
 80137b2:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 80137b6:	270a      	movs	r7, #10
 80137b8:	4602      	mov	r2, r0
 80137ba:	fbb3 f6f7 	udiv	r6, r3, r7
 80137be:	fb07 3116 	mls	r1, r7, r6, r3
 80137c2:	3130      	adds	r1, #48	@ 0x30
 80137c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80137c8:	4619      	mov	r1, r3
 80137ca:	2963      	cmp	r1, #99	@ 0x63
 80137cc:	f100 30ff 	add.w	r0, r0, #4294967295
 80137d0:	4633      	mov	r3, r6
 80137d2:	dcf1      	bgt.n	80137b8 <_vfprintf_r+0x6c8>
 80137d4:	3330      	adds	r3, #48	@ 0x30
 80137d6:	1e91      	subs	r1, r2, #2
 80137d8:	f800 3c01 	strb.w	r3, [r0, #-1]
 80137dc:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 80137e0:	460b      	mov	r3, r1
 80137e2:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 80137e6:	4283      	cmp	r3, r0
 80137e8:	f0c0 8158 	bcc.w	8013a9c <_vfprintf_r+0x9ac>
 80137ec:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 80137f0:	1a9b      	subs	r3, r3, r2
 80137f2:	4281      	cmp	r1, r0
 80137f4:	bf88      	it	hi
 80137f6:	2300      	movhi	r3, #0
 80137f8:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 80137fc:	441a      	add	r2, r3
 80137fe:	ab22      	add	r3, sp, #136	@ 0x88
 8013800:	1ad3      	subs	r3, r2, r3
 8013802:	9a04      	ldr	r2, [sp, #16]
 8013804:	9318      	str	r3, [sp, #96]	@ 0x60
 8013806:	2a01      	cmp	r2, #1
 8013808:	eb03 0902 	add.w	r9, r3, r2
 801380c:	dc01      	bgt.n	8013812 <_vfprintf_r+0x722>
 801380e:	07ea      	lsls	r2, r5, #31
 8013810:	d501      	bpl.n	8013816 <_vfprintf_r+0x726>
 8013812:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013814:	4499      	add	r9, r3
 8013816:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 801381a:	2700      	movs	r7, #0
 801381c:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8013820:	9311      	str	r3, [sp, #68]	@ 0x44
 8013822:	9708      	str	r7, [sp, #32]
 8013824:	463e      	mov	r6, r7
 8013826:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8013828:	2b00      	cmp	r3, #0
 801382a:	f040 8191 	bne.w	8013b50 <_vfprintf_r+0xa60>
 801382e:	2300      	movs	r3, #0
 8013830:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8013832:	9310      	str	r3, [sp, #64]	@ 0x40
 8013834:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013836:	454b      	cmp	r3, r9
 8013838:	bfb8      	it	lt
 801383a:	464b      	movlt	r3, r9
 801383c:	9311      	str	r3, [sp, #68]	@ 0x44
 801383e:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8013842:	b113      	cbz	r3, 801384a <_vfprintf_r+0x75a>
 8013844:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013846:	3301      	adds	r3, #1
 8013848:	9311      	str	r3, [sp, #68]	@ 0x44
 801384a:	f015 0302 	ands.w	r3, r5, #2
 801384e:	931c      	str	r3, [sp, #112]	@ 0x70
 8013850:	bf1e      	ittt	ne
 8013852:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 8013854:	3302      	addne	r3, #2
 8013856:	9311      	strne	r3, [sp, #68]	@ 0x44
 8013858:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 801385c:	931d      	str	r3, [sp, #116]	@ 0x74
 801385e:	d122      	bne.n	80138a6 <_vfprintf_r+0x7b6>
 8013860:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013862:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013864:	1a9b      	subs	r3, r3, r2
 8013866:	2b00      	cmp	r3, #0
 8013868:	9313      	str	r3, [sp, #76]	@ 0x4c
 801386a:	dd1c      	ble.n	80138a6 <_vfprintf_r+0x7b6>
 801386c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801386e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8013872:	2810      	cmp	r0, #16
 8013874:	489f      	ldr	r0, [pc, #636]	@ (8013af4 <_vfprintf_r+0xa04>)
 8013876:	6020      	str	r0, [r4, #0]
 8013878:	f102 0201 	add.w	r2, r2, #1
 801387c:	f104 0108 	add.w	r1, r4, #8
 8013880:	f300 8297 	bgt.w	8013db2 <_vfprintf_r+0xcc2>
 8013884:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8013886:	6060      	str	r0, [r4, #4]
 8013888:	4403      	add	r3, r0
 801388a:	2a07      	cmp	r2, #7
 801388c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013890:	f340 82a4 	ble.w	8013ddc <_vfprintf_r+0xcec>
 8013894:	9803      	ldr	r0, [sp, #12]
 8013896:	aa26      	add	r2, sp, #152	@ 0x98
 8013898:	4659      	mov	r1, fp
 801389a:	f000 fe95 	bl	80145c8 <__sprint_r>
 801389e:	2800      	cmp	r0, #0
 80138a0:	f040 85ed 	bne.w	801447e <_vfprintf_r+0x138e>
 80138a4:	ac29      	add	r4, sp, #164	@ 0xa4
 80138a6:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 80138aa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80138ac:	b16a      	cbz	r2, 80138ca <_vfprintf_r+0x7da>
 80138ae:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 80138b2:	6022      	str	r2, [r4, #0]
 80138b4:	2201      	movs	r2, #1
 80138b6:	4413      	add	r3, r2
 80138b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80138ba:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80138bc:	6062      	str	r2, [r4, #4]
 80138be:	4413      	add	r3, r2
 80138c0:	2b07      	cmp	r3, #7
 80138c2:	9327      	str	r3, [sp, #156]	@ 0x9c
 80138c4:	f300 828c 	bgt.w	8013de0 <_vfprintf_r+0xcf0>
 80138c8:	3408      	adds	r4, #8
 80138ca:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80138cc:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80138ce:	b162      	cbz	r2, 80138ea <_vfprintf_r+0x7fa>
 80138d0:	aa1f      	add	r2, sp, #124	@ 0x7c
 80138d2:	6022      	str	r2, [r4, #0]
 80138d4:	2202      	movs	r2, #2
 80138d6:	4413      	add	r3, r2
 80138d8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80138da:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80138dc:	6062      	str	r2, [r4, #4]
 80138de:	3301      	adds	r3, #1
 80138e0:	2b07      	cmp	r3, #7
 80138e2:	9327      	str	r3, [sp, #156]	@ 0x9c
 80138e4:	f300 8286 	bgt.w	8013df4 <_vfprintf_r+0xd04>
 80138e8:	3408      	adds	r4, #8
 80138ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80138ec:	2b80      	cmp	r3, #128	@ 0x80
 80138ee:	d122      	bne.n	8013936 <_vfprintf_r+0x846>
 80138f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80138f2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80138f4:	1a9b      	subs	r3, r3, r2
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80138fa:	dd1c      	ble.n	8013936 <_vfprintf_r+0x846>
 80138fc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80138fe:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8013902:	2810      	cmp	r0, #16
 8013904:	487c      	ldr	r0, [pc, #496]	@ (8013af8 <_vfprintf_r+0xa08>)
 8013906:	6020      	str	r0, [r4, #0]
 8013908:	f102 0201 	add.w	r2, r2, #1
 801390c:	f104 0108 	add.w	r1, r4, #8
 8013910:	f300 827a 	bgt.w	8013e08 <_vfprintf_r+0xd18>
 8013914:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8013916:	6060      	str	r0, [r4, #4]
 8013918:	4403      	add	r3, r0
 801391a:	2a07      	cmp	r2, #7
 801391c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013920:	f340 8287 	ble.w	8013e32 <_vfprintf_r+0xd42>
 8013924:	9803      	ldr	r0, [sp, #12]
 8013926:	aa26      	add	r2, sp, #152	@ 0x98
 8013928:	4659      	mov	r1, fp
 801392a:	f000 fe4d 	bl	80145c8 <__sprint_r>
 801392e:	2800      	cmp	r0, #0
 8013930:	f040 85a5 	bne.w	801447e <_vfprintf_r+0x138e>
 8013934:	ac29      	add	r4, sp, #164	@ 0xa4
 8013936:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013938:	eba3 0309 	sub.w	r3, r3, r9
 801393c:	2b00      	cmp	r3, #0
 801393e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013940:	dd1c      	ble.n	801397c <_vfprintf_r+0x88c>
 8013942:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8013944:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8013948:	2810      	cmp	r0, #16
 801394a:	486b      	ldr	r0, [pc, #428]	@ (8013af8 <_vfprintf_r+0xa08>)
 801394c:	6020      	str	r0, [r4, #0]
 801394e:	f102 0201 	add.w	r2, r2, #1
 8013952:	f104 0108 	add.w	r1, r4, #8
 8013956:	f300 826e 	bgt.w	8013e36 <_vfprintf_r+0xd46>
 801395a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801395c:	6060      	str	r0, [r4, #4]
 801395e:	4403      	add	r3, r0
 8013960:	2a07      	cmp	r2, #7
 8013962:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013966:	f340 827b 	ble.w	8013e60 <_vfprintf_r+0xd70>
 801396a:	9803      	ldr	r0, [sp, #12]
 801396c:	aa26      	add	r2, sp, #152	@ 0x98
 801396e:	4659      	mov	r1, fp
 8013970:	f000 fe2a 	bl	80145c8 <__sprint_r>
 8013974:	2800      	cmp	r0, #0
 8013976:	f040 8582 	bne.w	801447e <_vfprintf_r+0x138e>
 801397a:	ac29      	add	r4, sp, #164	@ 0xa4
 801397c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801397e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013980:	05e8      	lsls	r0, r5, #23
 8013982:	f100 8273 	bmi.w	8013e6c <_vfprintf_r+0xd7c>
 8013986:	444b      	add	r3, r9
 8013988:	9328      	str	r3, [sp, #160]	@ 0xa0
 801398a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801398c:	3301      	adds	r3, #1
 801398e:	2b07      	cmp	r3, #7
 8013990:	e9c4 8900 	strd	r8, r9, [r4]
 8013994:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013996:	f300 82af 	bgt.w	8013ef8 <_vfprintf_r+0xe08>
 801399a:	3408      	adds	r4, #8
 801399c:	0768      	lsls	r0, r5, #29
 801399e:	f100 8550 	bmi.w	8014442 <_vfprintf_r+0x1352>
 80139a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80139a6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80139a8:	428a      	cmp	r2, r1
 80139aa:	bfac      	ite	ge
 80139ac:	189b      	addge	r3, r3, r2
 80139ae:	185b      	addlt	r3, r3, r1
 80139b0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80139b2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80139b4:	b13b      	cbz	r3, 80139c6 <_vfprintf_r+0x8d6>
 80139b6:	9803      	ldr	r0, [sp, #12]
 80139b8:	aa26      	add	r2, sp, #152	@ 0x98
 80139ba:	4659      	mov	r1, fp
 80139bc:	f000 fe04 	bl	80145c8 <__sprint_r>
 80139c0:	2800      	cmp	r0, #0
 80139c2:	f040 855c 	bne.w	801447e <_vfprintf_r+0x138e>
 80139c6:	2300      	movs	r3, #0
 80139c8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80139ca:	f1ba 0f00 	cmp.w	sl, #0
 80139ce:	f040 8572 	bne.w	80144b6 <_vfprintf_r+0x13c6>
 80139d2:	9e07      	ldr	r6, [sp, #28]
 80139d4:	ac29      	add	r4, sp, #164	@ 0xa4
 80139d6:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 80139da:	e407      	b.n	80131ec <_vfprintf_r+0xfc>
 80139dc:	f802 0c01 	strb.w	r0, [r2, #-1]
 80139e0:	e6aa      	b.n	8013738 <_vfprintf_r+0x648>
 80139e2:	f803 0b01 	strb.w	r0, [r3], #1
 80139e6:	e675      	b.n	80136d4 <_vfprintf_r+0x5e4>
 80139e8:	9b08      	ldr	r3, [sp, #32]
 80139ea:	2b46      	cmp	r3, #70	@ 0x46
 80139ec:	d005      	beq.n	80139fa <_vfprintf_r+0x90a>
 80139ee:	2b45      	cmp	r3, #69	@ 0x45
 80139f0:	d11a      	bne.n	8013a28 <_vfprintf_r+0x938>
 80139f2:	f109 0601 	add.w	r6, r9, #1
 80139f6:	2102      	movs	r1, #2
 80139f8:	e001      	b.n	80139fe <_vfprintf_r+0x90e>
 80139fa:	464e      	mov	r6, r9
 80139fc:	2103      	movs	r1, #3
 80139fe:	ab24      	add	r3, sp, #144	@ 0x90
 8013a00:	9301      	str	r3, [sp, #4]
 8013a02:	ab21      	add	r3, sp, #132	@ 0x84
 8013a04:	9300      	str	r3, [sp, #0]
 8013a06:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8013a0a:	ab20      	add	r3, sp, #128	@ 0x80
 8013a0c:	9803      	ldr	r0, [sp, #12]
 8013a0e:	4632      	mov	r2, r6
 8013a10:	f002 f906 	bl	8015c20 <_dtoa_r>
 8013a14:	9b08      	ldr	r3, [sp, #32]
 8013a16:	2b47      	cmp	r3, #71	@ 0x47
 8013a18:	4680      	mov	r8, r0
 8013a1a:	d119      	bne.n	8013a50 <_vfprintf_r+0x960>
 8013a1c:	07e8      	lsls	r0, r5, #31
 8013a1e:	d405      	bmi.n	8013a2c <_vfprintf_r+0x93c>
 8013a20:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8013a22:	eba3 0308 	sub.w	r3, r3, r8
 8013a26:	e699      	b.n	801375c <_vfprintf_r+0x66c>
 8013a28:	464e      	mov	r6, r9
 8013a2a:	e7e4      	b.n	80139f6 <_vfprintf_r+0x906>
 8013a2c:	eb08 0706 	add.w	r7, r8, r6
 8013a30:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8013a34:	2200      	movs	r2, #0
 8013a36:	2300      	movs	r3, #0
 8013a38:	f7ed f866 	bl	8000b08 <__aeabi_dcmpeq>
 8013a3c:	b100      	cbz	r0, 8013a40 <_vfprintf_r+0x950>
 8013a3e:	9724      	str	r7, [sp, #144]	@ 0x90
 8013a40:	2230      	movs	r2, #48	@ 0x30
 8013a42:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8013a44:	429f      	cmp	r7, r3
 8013a46:	d9eb      	bls.n	8013a20 <_vfprintf_r+0x930>
 8013a48:	1c59      	adds	r1, r3, #1
 8013a4a:	9124      	str	r1, [sp, #144]	@ 0x90
 8013a4c:	701a      	strb	r2, [r3, #0]
 8013a4e:	e7f8      	b.n	8013a42 <_vfprintf_r+0x952>
 8013a50:	9b08      	ldr	r3, [sp, #32]
 8013a52:	2b46      	cmp	r3, #70	@ 0x46
 8013a54:	eb00 0706 	add.w	r7, r0, r6
 8013a58:	d1ea      	bne.n	8013a30 <_vfprintf_r+0x940>
 8013a5a:	7803      	ldrb	r3, [r0, #0]
 8013a5c:	2b30      	cmp	r3, #48	@ 0x30
 8013a5e:	d109      	bne.n	8013a74 <_vfprintf_r+0x984>
 8013a60:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8013a64:	2200      	movs	r2, #0
 8013a66:	2300      	movs	r3, #0
 8013a68:	f7ed f84e 	bl	8000b08 <__aeabi_dcmpeq>
 8013a6c:	b910      	cbnz	r0, 8013a74 <_vfprintf_r+0x984>
 8013a6e:	f1c6 0601 	rsb	r6, r6, #1
 8013a72:	9620      	str	r6, [sp, #128]	@ 0x80
 8013a74:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013a76:	441f      	add	r7, r3
 8013a78:	e7da      	b.n	8013a30 <_vfprintf_r+0x940>
 8013a7a:	9b08      	ldr	r3, [sp, #32]
 8013a7c:	2b46      	cmp	r3, #70	@ 0x46
 8013a7e:	f47f ae7b 	bne.w	8013778 <_vfprintf_r+0x688>
 8013a82:	f005 0301 	and.w	r3, r5, #1
 8013a86:	2e00      	cmp	r6, #0
 8013a88:	ea43 0309 	orr.w	r3, r3, r9
 8013a8c:	dd25      	ble.n	8013ada <_vfprintf_r+0x9ea>
 8013a8e:	b37b      	cbz	r3, 8013af0 <_vfprintf_r+0xa00>
 8013a90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a92:	18f3      	adds	r3, r6, r3
 8013a94:	4499      	add	r9, r3
 8013a96:	2366      	movs	r3, #102	@ 0x66
 8013a98:	9306      	str	r3, [sp, #24]
 8013a9a:	e033      	b.n	8013b04 <_vfprintf_r+0xa14>
 8013a9c:	f813 7b01 	ldrb.w	r7, [r3], #1
 8013aa0:	f806 7f01 	strb.w	r7, [r6, #1]!
 8013aa4:	e69f      	b.n	80137e6 <_vfprintf_r+0x6f6>
 8013aa6:	b941      	cbnz	r1, 8013aba <_vfprintf_r+0x9ca>
 8013aa8:	2230      	movs	r2, #48	@ 0x30
 8013aaa:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8013aae:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8013ab2:	3330      	adds	r3, #48	@ 0x30
 8013ab4:	f802 3b01 	strb.w	r3, [r2], #1
 8013ab8:	e6a1      	b.n	80137fe <_vfprintf_r+0x70e>
 8013aba:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8013abe:	e7f8      	b.n	8013ab2 <_vfprintf_r+0x9c2>
 8013ac0:	9b04      	ldr	r3, [sp, #16]
 8013ac2:	42b3      	cmp	r3, r6
 8013ac4:	dd0d      	ble.n	8013ae2 <_vfprintf_r+0x9f2>
 8013ac6:	9b04      	ldr	r3, [sp, #16]
 8013ac8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013aca:	2e00      	cmp	r6, #0
 8013acc:	eb03 0902 	add.w	r9, r3, r2
 8013ad0:	dc0c      	bgt.n	8013aec <_vfprintf_r+0x9fc>
 8013ad2:	f1c6 0301 	rsb	r3, r6, #1
 8013ad6:	4499      	add	r9, r3
 8013ad8:	e008      	b.n	8013aec <_vfprintf_r+0x9fc>
 8013ada:	b17b      	cbz	r3, 8013afc <_vfprintf_r+0xa0c>
 8013adc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013ade:	3301      	adds	r3, #1
 8013ae0:	e7d8      	b.n	8013a94 <_vfprintf_r+0x9a4>
 8013ae2:	07eb      	lsls	r3, r5, #31
 8013ae4:	d521      	bpl.n	8013b2a <_vfprintf_r+0xa3a>
 8013ae6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013ae8:	eb06 0903 	add.w	r9, r6, r3
 8013aec:	2367      	movs	r3, #103	@ 0x67
 8013aee:	e7d3      	b.n	8013a98 <_vfprintf_r+0x9a8>
 8013af0:	46b1      	mov	r9, r6
 8013af2:	e7d0      	b.n	8013a96 <_vfprintf_r+0x9a6>
 8013af4:	0801eda4 	.word	0x0801eda4
 8013af8:	0801ed94 	.word	0x0801ed94
 8013afc:	2366      	movs	r3, #102	@ 0x66
 8013afe:	9306      	str	r3, [sp, #24]
 8013b00:	f04f 0901 	mov.w	r9, #1
 8013b04:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 8013b08:	9308      	str	r3, [sp, #32]
 8013b0a:	d01f      	beq.n	8013b4c <_vfprintf_r+0xa5c>
 8013b0c:	2700      	movs	r7, #0
 8013b0e:	2e00      	cmp	r6, #0
 8013b10:	9708      	str	r7, [sp, #32]
 8013b12:	f77f ae88 	ble.w	8013826 <_vfprintf_r+0x736>
 8013b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b18:	781b      	ldrb	r3, [r3, #0]
 8013b1a:	2bff      	cmp	r3, #255	@ 0xff
 8013b1c:	d107      	bne.n	8013b2e <_vfprintf_r+0xa3e>
 8013b1e:	9b08      	ldr	r3, [sp, #32]
 8013b20:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013b22:	443b      	add	r3, r7
 8013b24:	fb02 9903 	mla	r9, r2, r3, r9
 8013b28:	e67d      	b.n	8013826 <_vfprintf_r+0x736>
 8013b2a:	46b1      	mov	r9, r6
 8013b2c:	e7de      	b.n	8013aec <_vfprintf_r+0x9fc>
 8013b2e:	42b3      	cmp	r3, r6
 8013b30:	daf5      	bge.n	8013b1e <_vfprintf_r+0xa2e>
 8013b32:	1af6      	subs	r6, r6, r3
 8013b34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b36:	785b      	ldrb	r3, [r3, #1]
 8013b38:	b133      	cbz	r3, 8013b48 <_vfprintf_r+0xa58>
 8013b3a:	9b08      	ldr	r3, [sp, #32]
 8013b3c:	3301      	adds	r3, #1
 8013b3e:	9308      	str	r3, [sp, #32]
 8013b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b42:	3301      	adds	r3, #1
 8013b44:	9309      	str	r3, [sp, #36]	@ 0x24
 8013b46:	e7e6      	b.n	8013b16 <_vfprintf_r+0xa26>
 8013b48:	3701      	adds	r7, #1
 8013b4a:	e7e4      	b.n	8013b16 <_vfprintf_r+0xa26>
 8013b4c:	9f08      	ldr	r7, [sp, #32]
 8013b4e:	e66a      	b.n	8013826 <_vfprintf_r+0x736>
 8013b50:	232d      	movs	r3, #45	@ 0x2d
 8013b52:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8013b56:	e66a      	b.n	801382e <_vfprintf_r+0x73e>
 8013b58:	06af      	lsls	r7, r5, #26
 8013b5a:	d507      	bpl.n	8013b6c <_vfprintf_r+0xa7c>
 8013b5c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013b5e:	6833      	ldr	r3, [r6, #0]
 8013b60:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013b62:	17d2      	asrs	r2, r2, #31
 8013b64:	e9c3 1200 	strd	r1, r2, [r3]
 8013b68:	3604      	adds	r6, #4
 8013b6a:	e734      	b.n	80139d6 <_vfprintf_r+0x8e6>
 8013b6c:	06e8      	lsls	r0, r5, #27
 8013b6e:	d503      	bpl.n	8013b78 <_vfprintf_r+0xa88>
 8013b70:	6833      	ldr	r3, [r6, #0]
 8013b72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013b74:	601a      	str	r2, [r3, #0]
 8013b76:	e7f7      	b.n	8013b68 <_vfprintf_r+0xa78>
 8013b78:	0669      	lsls	r1, r5, #25
 8013b7a:	d503      	bpl.n	8013b84 <_vfprintf_r+0xa94>
 8013b7c:	6833      	ldr	r3, [r6, #0]
 8013b7e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013b80:	801a      	strh	r2, [r3, #0]
 8013b82:	e7f1      	b.n	8013b68 <_vfprintf_r+0xa78>
 8013b84:	05aa      	lsls	r2, r5, #22
 8013b86:	d5f3      	bpl.n	8013b70 <_vfprintf_r+0xa80>
 8013b88:	6833      	ldr	r3, [r6, #0]
 8013b8a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013b8c:	701a      	strb	r2, [r3, #0]
 8013b8e:	e7eb      	b.n	8013b68 <_vfprintf_r+0xa78>
 8013b90:	f045 0510 	orr.w	r5, r5, #16
 8013b94:	f015 0320 	ands.w	r3, r5, #32
 8013b98:	d020      	beq.n	8013bdc <_vfprintf_r+0xaec>
 8013b9a:	3607      	adds	r6, #7
 8013b9c:	f026 0307 	bic.w	r3, r6, #7
 8013ba0:	461a      	mov	r2, r3
 8013ba2:	685f      	ldr	r7, [r3, #4]
 8013ba4:	f852 6b08 	ldr.w	r6, [r2], #8
 8013ba8:	9207      	str	r2, [sp, #28]
 8013baa:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8013bae:	2300      	movs	r3, #0
 8013bb0:	2200      	movs	r2, #0
 8013bb2:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8013bb6:	f1b9 3fff 	cmp.w	r9, #4294967295
 8013bba:	f000 8491 	beq.w	80144e0 <_vfprintf_r+0x13f0>
 8013bbe:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8013bc2:	9208      	str	r2, [sp, #32]
 8013bc4:	ea56 0207 	orrs.w	r2, r6, r7
 8013bc8:	f040 848f 	bne.w	80144ea <_vfprintf_r+0x13fa>
 8013bcc:	f1b9 0f00 	cmp.w	r9, #0
 8013bd0:	f000 80db 	beq.w	8013d8a <_vfprintf_r+0xc9a>
 8013bd4:	2b01      	cmp	r3, #1
 8013bd6:	f040 848b 	bne.w	80144f0 <_vfprintf_r+0x1400>
 8013bda:	e083      	b.n	8013ce4 <_vfprintf_r+0xbf4>
 8013bdc:	4632      	mov	r2, r6
 8013bde:	f015 0710 	ands.w	r7, r5, #16
 8013be2:	f852 6b04 	ldr.w	r6, [r2], #4
 8013be6:	9207      	str	r2, [sp, #28]
 8013be8:	d001      	beq.n	8013bee <_vfprintf_r+0xafe>
 8013bea:	461f      	mov	r7, r3
 8013bec:	e7dd      	b.n	8013baa <_vfprintf_r+0xaba>
 8013bee:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8013bf2:	d001      	beq.n	8013bf8 <_vfprintf_r+0xb08>
 8013bf4:	b2b6      	uxth	r6, r6
 8013bf6:	e7d8      	b.n	8013baa <_vfprintf_r+0xaba>
 8013bf8:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8013bfc:	d0d5      	beq.n	8013baa <_vfprintf_r+0xaba>
 8013bfe:	b2f6      	uxtb	r6, r6
 8013c00:	e7f3      	b.n	8013bea <_vfprintf_r+0xafa>
 8013c02:	4633      	mov	r3, r6
 8013c04:	2278      	movs	r2, #120	@ 0x78
 8013c06:	f853 6b04 	ldr.w	r6, [r3], #4
 8013c0a:	9307      	str	r3, [sp, #28]
 8013c0c:	f647 0330 	movw	r3, #30768	@ 0x7830
 8013c10:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 8013c14:	4b93      	ldr	r3, [pc, #588]	@ (8013e64 <_vfprintf_r+0xd74>)
 8013c16:	9319      	str	r3, [sp, #100]	@ 0x64
 8013c18:	2700      	movs	r7, #0
 8013c1a:	f045 0502 	orr.w	r5, r5, #2
 8013c1e:	2302      	movs	r3, #2
 8013c20:	9206      	str	r2, [sp, #24]
 8013c22:	e7c5      	b.n	8013bb0 <_vfprintf_r+0xac0>
 8013c24:	4633      	mov	r3, r6
 8013c26:	f1b9 3fff 	cmp.w	r9, #4294967295
 8013c2a:	f853 8b04 	ldr.w	r8, [r3], #4
 8013c2e:	9307      	str	r3, [sp, #28]
 8013c30:	f04f 0600 	mov.w	r6, #0
 8013c34:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 8013c38:	d00f      	beq.n	8013c5a <_vfprintf_r+0xb6a>
 8013c3a:	464a      	mov	r2, r9
 8013c3c:	4631      	mov	r1, r6
 8013c3e:	4640      	mov	r0, r8
 8013c40:	f7ec fae6 	bl	8000210 <memchr>
 8013c44:	4682      	mov	sl, r0
 8013c46:	2800      	cmp	r0, #0
 8013c48:	f43f ac7a 	beq.w	8013540 <_vfprintf_r+0x450>
 8013c4c:	eba0 0908 	sub.w	r9, r0, r8
 8013c50:	46b2      	mov	sl, r6
 8013c52:	9610      	str	r6, [sp, #64]	@ 0x40
 8013c54:	4637      	mov	r7, r6
 8013c56:	9608      	str	r6, [sp, #32]
 8013c58:	e5ec      	b.n	8013834 <_vfprintf_r+0x744>
 8013c5a:	4640      	mov	r0, r8
 8013c5c:	f7ec fb28 	bl	80002b0 <strlen>
 8013c60:	46b2      	mov	sl, r6
 8013c62:	4681      	mov	r9, r0
 8013c64:	e46c      	b.n	8013540 <_vfprintf_r+0x450>
 8013c66:	f045 0510 	orr.w	r5, r5, #16
 8013c6a:	f015 0320 	ands.w	r3, r5, #32
 8013c6e:	d009      	beq.n	8013c84 <_vfprintf_r+0xb94>
 8013c70:	3607      	adds	r6, #7
 8013c72:	f026 0307 	bic.w	r3, r6, #7
 8013c76:	461a      	mov	r2, r3
 8013c78:	685f      	ldr	r7, [r3, #4]
 8013c7a:	f852 6b08 	ldr.w	r6, [r2], #8
 8013c7e:	9207      	str	r2, [sp, #28]
 8013c80:	2301      	movs	r3, #1
 8013c82:	e795      	b.n	8013bb0 <_vfprintf_r+0xac0>
 8013c84:	4632      	mov	r2, r6
 8013c86:	f015 0710 	ands.w	r7, r5, #16
 8013c8a:	f852 6b04 	ldr.w	r6, [r2], #4
 8013c8e:	9207      	str	r2, [sp, #28]
 8013c90:	d001      	beq.n	8013c96 <_vfprintf_r+0xba6>
 8013c92:	461f      	mov	r7, r3
 8013c94:	e7f4      	b.n	8013c80 <_vfprintf_r+0xb90>
 8013c96:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8013c9a:	d001      	beq.n	8013ca0 <_vfprintf_r+0xbb0>
 8013c9c:	b2b6      	uxth	r6, r6
 8013c9e:	e7ef      	b.n	8013c80 <_vfprintf_r+0xb90>
 8013ca0:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8013ca4:	d0ec      	beq.n	8013c80 <_vfprintf_r+0xb90>
 8013ca6:	b2f6      	uxtb	r6, r6
 8013ca8:	e7f3      	b.n	8013c92 <_vfprintf_r+0xba2>
 8013caa:	4b6f      	ldr	r3, [pc, #444]	@ (8013e68 <_vfprintf_r+0xd78>)
 8013cac:	f7ff bb33 	b.w	8013316 <_vfprintf_r+0x226>
 8013cb0:	4632      	mov	r2, r6
 8013cb2:	f015 0710 	ands.w	r7, r5, #16
 8013cb6:	f852 6b04 	ldr.w	r6, [r2], #4
 8013cba:	9207      	str	r2, [sp, #28]
 8013cbc:	d002      	beq.n	8013cc4 <_vfprintf_r+0xbd4>
 8013cbe:	461f      	mov	r7, r3
 8013cc0:	f7ff bb36 	b.w	8013330 <_vfprintf_r+0x240>
 8013cc4:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8013cc8:	d002      	beq.n	8013cd0 <_vfprintf_r+0xbe0>
 8013cca:	b2b6      	uxth	r6, r6
 8013ccc:	f7ff bb30 	b.w	8013330 <_vfprintf_r+0x240>
 8013cd0:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8013cd4:	f43f ab2c 	beq.w	8013330 <_vfprintf_r+0x240>
 8013cd8:	b2f6      	uxtb	r6, r6
 8013cda:	e7f0      	b.n	8013cbe <_vfprintf_r+0xbce>
 8013cdc:	2e0a      	cmp	r6, #10
 8013cde:	f177 0300 	sbcs.w	r3, r7, #0
 8013ce2:	d207      	bcs.n	8013cf4 <_vfprintf_r+0xc04>
 8013ce4:	3630      	adds	r6, #48	@ 0x30
 8013ce6:	b2f6      	uxtb	r6, r6
 8013ce8:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 8013cec:	f20d 1847 	addw	r8, sp, #327	@ 0x147
 8013cf0:	f000 bc1a 	b.w	8014528 <_vfprintf_r+0x1438>
 8013cf4:	2300      	movs	r3, #0
 8013cf6:	9304      	str	r3, [sp, #16]
 8013cf8:	9b08      	ldr	r3, [sp, #32]
 8013cfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013cfe:	ad52      	add	r5, sp, #328	@ 0x148
 8013d00:	9310      	str	r3, [sp, #64]	@ 0x40
 8013d02:	220a      	movs	r2, #10
 8013d04:	2300      	movs	r3, #0
 8013d06:	4630      	mov	r0, r6
 8013d08:	4639      	mov	r1, r7
 8013d0a:	f7ec ff6d 	bl	8000be8 <__aeabi_uldivmod>
 8013d0e:	9b04      	ldr	r3, [sp, #16]
 8013d10:	9011      	str	r0, [sp, #68]	@ 0x44
 8013d12:	3301      	adds	r3, #1
 8013d14:	9304      	str	r3, [sp, #16]
 8013d16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013d18:	3230      	adds	r2, #48	@ 0x30
 8013d1a:	468a      	mov	sl, r1
 8013d1c:	f105 38ff 	add.w	r8, r5, #4294967295
 8013d20:	f805 2c01 	strb.w	r2, [r5, #-1]
 8013d24:	b1d3      	cbz	r3, 8013d5c <_vfprintf_r+0xc6c>
 8013d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d28:	9a04      	ldr	r2, [sp, #16]
 8013d2a:	781b      	ldrb	r3, [r3, #0]
 8013d2c:	429a      	cmp	r2, r3
 8013d2e:	d115      	bne.n	8013d5c <_vfprintf_r+0xc6c>
 8013d30:	2aff      	cmp	r2, #255	@ 0xff
 8013d32:	d013      	beq.n	8013d5c <_vfprintf_r+0xc6c>
 8013d34:	2e0a      	cmp	r6, #10
 8013d36:	f177 0300 	sbcs.w	r3, r7, #0
 8013d3a:	d30f      	bcc.n	8013d5c <_vfprintf_r+0xc6c>
 8013d3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013d3e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8013d40:	eba8 0803 	sub.w	r8, r8, r3
 8013d44:	461a      	mov	r2, r3
 8013d46:	4640      	mov	r0, r8
 8013d48:	f001 fdf2 	bl	8015930 <strncpy>
 8013d4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d4e:	785b      	ldrb	r3, [r3, #1]
 8013d50:	b11b      	cbz	r3, 8013d5a <_vfprintf_r+0xc6a>
 8013d52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d54:	3301      	adds	r3, #1
 8013d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d58:	2300      	movs	r3, #0
 8013d5a:	9304      	str	r3, [sp, #16]
 8013d5c:	2e0a      	cmp	r6, #10
 8013d5e:	f177 0700 	sbcs.w	r7, r7, #0
 8013d62:	f0c0 83e1 	bcc.w	8014528 <_vfprintf_r+0x1438>
 8013d66:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8013d68:	4657      	mov	r7, sl
 8013d6a:	4645      	mov	r5, r8
 8013d6c:	e7c9      	b.n	8013d02 <_vfprintf_r+0xc12>
 8013d6e:	f006 030f 	and.w	r3, r6, #15
 8013d72:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013d74:	0936      	lsrs	r6, r6, #4
 8013d76:	5cd3      	ldrb	r3, [r2, r3]
 8013d78:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8013d7c:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8013d80:	093f      	lsrs	r7, r7, #4
 8013d82:	ea56 0307 	orrs.w	r3, r6, r7
 8013d86:	d1f2      	bne.n	8013d6e <_vfprintf_r+0xc7e>
 8013d88:	e3ce      	b.n	8014528 <_vfprintf_r+0x1438>
 8013d8a:	b91b      	cbnz	r3, 8013d94 <_vfprintf_r+0xca4>
 8013d8c:	07ed      	lsls	r5, r5, #31
 8013d8e:	d501      	bpl.n	8013d94 <_vfprintf_r+0xca4>
 8013d90:	2630      	movs	r6, #48	@ 0x30
 8013d92:	e7a9      	b.n	8013ce8 <_vfprintf_r+0xbf8>
 8013d94:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 8013d98:	e3c6      	b.n	8014528 <_vfprintf_r+0x1438>
 8013d9a:	9b06      	ldr	r3, [sp, #24]
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	f000 8390 	beq.w	80144c2 <_vfprintf_r+0x13d2>
 8013da2:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8013da6:	2300      	movs	r3, #0
 8013da8:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8013dac:	9607      	str	r6, [sp, #28]
 8013dae:	f7ff bb5c 	b.w	801346a <_vfprintf_r+0x37a>
 8013db2:	2010      	movs	r0, #16
 8013db4:	4403      	add	r3, r0
 8013db6:	2a07      	cmp	r2, #7
 8013db8:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013dbc:	6060      	str	r0, [r4, #4]
 8013dbe:	dd08      	ble.n	8013dd2 <_vfprintf_r+0xce2>
 8013dc0:	9803      	ldr	r0, [sp, #12]
 8013dc2:	aa26      	add	r2, sp, #152	@ 0x98
 8013dc4:	4659      	mov	r1, fp
 8013dc6:	f000 fbff 	bl	80145c8 <__sprint_r>
 8013dca:	2800      	cmp	r0, #0
 8013dcc:	f040 8357 	bne.w	801447e <_vfprintf_r+0x138e>
 8013dd0:	a929      	add	r1, sp, #164	@ 0xa4
 8013dd2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013dd4:	3b10      	subs	r3, #16
 8013dd6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013dd8:	460c      	mov	r4, r1
 8013dda:	e547      	b.n	801386c <_vfprintf_r+0x77c>
 8013ddc:	460c      	mov	r4, r1
 8013dde:	e562      	b.n	80138a6 <_vfprintf_r+0x7b6>
 8013de0:	9803      	ldr	r0, [sp, #12]
 8013de2:	aa26      	add	r2, sp, #152	@ 0x98
 8013de4:	4659      	mov	r1, fp
 8013de6:	f000 fbef 	bl	80145c8 <__sprint_r>
 8013dea:	2800      	cmp	r0, #0
 8013dec:	f040 8347 	bne.w	801447e <_vfprintf_r+0x138e>
 8013df0:	ac29      	add	r4, sp, #164	@ 0xa4
 8013df2:	e56a      	b.n	80138ca <_vfprintf_r+0x7da>
 8013df4:	9803      	ldr	r0, [sp, #12]
 8013df6:	aa26      	add	r2, sp, #152	@ 0x98
 8013df8:	4659      	mov	r1, fp
 8013dfa:	f000 fbe5 	bl	80145c8 <__sprint_r>
 8013dfe:	2800      	cmp	r0, #0
 8013e00:	f040 833d 	bne.w	801447e <_vfprintf_r+0x138e>
 8013e04:	ac29      	add	r4, sp, #164	@ 0xa4
 8013e06:	e570      	b.n	80138ea <_vfprintf_r+0x7fa>
 8013e08:	2010      	movs	r0, #16
 8013e0a:	4403      	add	r3, r0
 8013e0c:	2a07      	cmp	r2, #7
 8013e0e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013e12:	6060      	str	r0, [r4, #4]
 8013e14:	dd08      	ble.n	8013e28 <_vfprintf_r+0xd38>
 8013e16:	9803      	ldr	r0, [sp, #12]
 8013e18:	aa26      	add	r2, sp, #152	@ 0x98
 8013e1a:	4659      	mov	r1, fp
 8013e1c:	f000 fbd4 	bl	80145c8 <__sprint_r>
 8013e20:	2800      	cmp	r0, #0
 8013e22:	f040 832c 	bne.w	801447e <_vfprintf_r+0x138e>
 8013e26:	a929      	add	r1, sp, #164	@ 0xa4
 8013e28:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013e2a:	3b10      	subs	r3, #16
 8013e2c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013e2e:	460c      	mov	r4, r1
 8013e30:	e564      	b.n	80138fc <_vfprintf_r+0x80c>
 8013e32:	460c      	mov	r4, r1
 8013e34:	e57f      	b.n	8013936 <_vfprintf_r+0x846>
 8013e36:	2010      	movs	r0, #16
 8013e38:	4403      	add	r3, r0
 8013e3a:	2a07      	cmp	r2, #7
 8013e3c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013e40:	6060      	str	r0, [r4, #4]
 8013e42:	dd08      	ble.n	8013e56 <_vfprintf_r+0xd66>
 8013e44:	9803      	ldr	r0, [sp, #12]
 8013e46:	aa26      	add	r2, sp, #152	@ 0x98
 8013e48:	4659      	mov	r1, fp
 8013e4a:	f000 fbbd 	bl	80145c8 <__sprint_r>
 8013e4e:	2800      	cmp	r0, #0
 8013e50:	f040 8315 	bne.w	801447e <_vfprintf_r+0x138e>
 8013e54:	a929      	add	r1, sp, #164	@ 0xa4
 8013e56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013e58:	3b10      	subs	r3, #16
 8013e5a:	9310      	str	r3, [sp, #64]	@ 0x40
 8013e5c:	460c      	mov	r4, r1
 8013e5e:	e570      	b.n	8013942 <_vfprintf_r+0x852>
 8013e60:	460c      	mov	r4, r1
 8013e62:	e58b      	b.n	801397c <_vfprintf_r+0x88c>
 8013e64:	0801ed70 	.word	0x0801ed70
 8013e68:	0801ed81 	.word	0x0801ed81
 8013e6c:	9b06      	ldr	r3, [sp, #24]
 8013e6e:	2b65      	cmp	r3, #101	@ 0x65
 8013e70:	f340 8245 	ble.w	80142fe <_vfprintf_r+0x120e>
 8013e74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013e78:	2200      	movs	r2, #0
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	f7ec fe44 	bl	8000b08 <__aeabi_dcmpeq>
 8013e80:	2800      	cmp	r0, #0
 8013e82:	d06a      	beq.n	8013f5a <_vfprintf_r+0xe6a>
 8013e84:	4b73      	ldr	r3, [pc, #460]	@ (8014054 <_vfprintf_r+0xf64>)
 8013e86:	6023      	str	r3, [r4, #0]
 8013e88:	2301      	movs	r3, #1
 8013e8a:	6063      	str	r3, [r4, #4]
 8013e8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013e8e:	3301      	adds	r3, #1
 8013e90:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013e92:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013e94:	3301      	adds	r3, #1
 8013e96:	2b07      	cmp	r3, #7
 8013e98:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013e9a:	dc37      	bgt.n	8013f0c <_vfprintf_r+0xe1c>
 8013e9c:	3408      	adds	r4, #8
 8013e9e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013ea0:	9a04      	ldr	r2, [sp, #16]
 8013ea2:	4293      	cmp	r3, r2
 8013ea4:	db02      	blt.n	8013eac <_vfprintf_r+0xdbc>
 8013ea6:	07e9      	lsls	r1, r5, #31
 8013ea8:	f57f ad78 	bpl.w	801399c <_vfprintf_r+0x8ac>
 8013eac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013eae:	6023      	str	r3, [r4, #0]
 8013eb0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013eb2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013eb4:	6063      	str	r3, [r4, #4]
 8013eb6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013eb8:	4413      	add	r3, r2
 8013eba:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013ebc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013ebe:	3301      	adds	r3, #1
 8013ec0:	2b07      	cmp	r3, #7
 8013ec2:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013ec4:	dc2c      	bgt.n	8013f20 <_vfprintf_r+0xe30>
 8013ec6:	3408      	adds	r4, #8
 8013ec8:	9b04      	ldr	r3, [sp, #16]
 8013eca:	1e5e      	subs	r6, r3, #1
 8013ecc:	2e00      	cmp	r6, #0
 8013ece:	f77f ad65 	ble.w	801399c <_vfprintf_r+0x8ac>
 8013ed2:	4f61      	ldr	r7, [pc, #388]	@ (8014058 <_vfprintf_r+0xf68>)
 8013ed4:	f04f 0810 	mov.w	r8, #16
 8013ed8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8013edc:	2e10      	cmp	r6, #16
 8013ede:	f103 0301 	add.w	r3, r3, #1
 8013ee2:	f104 0108 	add.w	r1, r4, #8
 8013ee6:	6027      	str	r7, [r4, #0]
 8013ee8:	dc24      	bgt.n	8013f34 <_vfprintf_r+0xe44>
 8013eea:	6066      	str	r6, [r4, #4]
 8013eec:	2b07      	cmp	r3, #7
 8013eee:	4416      	add	r6, r2
 8013ef0:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8013ef4:	f340 82a2 	ble.w	801443c <_vfprintf_r+0x134c>
 8013ef8:	9803      	ldr	r0, [sp, #12]
 8013efa:	aa26      	add	r2, sp, #152	@ 0x98
 8013efc:	4659      	mov	r1, fp
 8013efe:	f000 fb63 	bl	80145c8 <__sprint_r>
 8013f02:	2800      	cmp	r0, #0
 8013f04:	f040 82bb 	bne.w	801447e <_vfprintf_r+0x138e>
 8013f08:	ac29      	add	r4, sp, #164	@ 0xa4
 8013f0a:	e547      	b.n	801399c <_vfprintf_r+0x8ac>
 8013f0c:	9803      	ldr	r0, [sp, #12]
 8013f0e:	aa26      	add	r2, sp, #152	@ 0x98
 8013f10:	4659      	mov	r1, fp
 8013f12:	f000 fb59 	bl	80145c8 <__sprint_r>
 8013f16:	2800      	cmp	r0, #0
 8013f18:	f040 82b1 	bne.w	801447e <_vfprintf_r+0x138e>
 8013f1c:	ac29      	add	r4, sp, #164	@ 0xa4
 8013f1e:	e7be      	b.n	8013e9e <_vfprintf_r+0xdae>
 8013f20:	9803      	ldr	r0, [sp, #12]
 8013f22:	aa26      	add	r2, sp, #152	@ 0x98
 8013f24:	4659      	mov	r1, fp
 8013f26:	f000 fb4f 	bl	80145c8 <__sprint_r>
 8013f2a:	2800      	cmp	r0, #0
 8013f2c:	f040 82a7 	bne.w	801447e <_vfprintf_r+0x138e>
 8013f30:	ac29      	add	r4, sp, #164	@ 0xa4
 8013f32:	e7c9      	b.n	8013ec8 <_vfprintf_r+0xdd8>
 8013f34:	3210      	adds	r2, #16
 8013f36:	2b07      	cmp	r3, #7
 8013f38:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8013f3c:	f8c4 8004 	str.w	r8, [r4, #4]
 8013f40:	dd08      	ble.n	8013f54 <_vfprintf_r+0xe64>
 8013f42:	9803      	ldr	r0, [sp, #12]
 8013f44:	aa26      	add	r2, sp, #152	@ 0x98
 8013f46:	4659      	mov	r1, fp
 8013f48:	f000 fb3e 	bl	80145c8 <__sprint_r>
 8013f4c:	2800      	cmp	r0, #0
 8013f4e:	f040 8296 	bne.w	801447e <_vfprintf_r+0x138e>
 8013f52:	a929      	add	r1, sp, #164	@ 0xa4
 8013f54:	3e10      	subs	r6, #16
 8013f56:	460c      	mov	r4, r1
 8013f58:	e7be      	b.n	8013ed8 <_vfprintf_r+0xde8>
 8013f5a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	dc7d      	bgt.n	801405c <_vfprintf_r+0xf6c>
 8013f60:	4b3c      	ldr	r3, [pc, #240]	@ (8014054 <_vfprintf_r+0xf64>)
 8013f62:	6023      	str	r3, [r4, #0]
 8013f64:	2301      	movs	r3, #1
 8013f66:	6063      	str	r3, [r4, #4]
 8013f68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013f6a:	3301      	adds	r3, #1
 8013f6c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013f6e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013f70:	3301      	adds	r3, #1
 8013f72:	2b07      	cmp	r3, #7
 8013f74:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013f76:	dc46      	bgt.n	8014006 <_vfprintf_r+0xf16>
 8013f78:	3408      	adds	r4, #8
 8013f7a:	9904      	ldr	r1, [sp, #16]
 8013f7c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013f7e:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8013f80:	430b      	orrs	r3, r1
 8013f82:	f005 0101 	and.w	r1, r5, #1
 8013f86:	430b      	orrs	r3, r1
 8013f88:	f43f ad08 	beq.w	801399c <_vfprintf_r+0x8ac>
 8013f8c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013f8e:	6023      	str	r3, [r4, #0]
 8013f90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013f92:	6063      	str	r3, [r4, #4]
 8013f94:	441a      	add	r2, r3
 8013f96:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013f98:	9228      	str	r2, [sp, #160]	@ 0xa0
 8013f9a:	3301      	adds	r3, #1
 8013f9c:	2b07      	cmp	r3, #7
 8013f9e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013fa0:	dc3b      	bgt.n	801401a <_vfprintf_r+0xf2a>
 8013fa2:	f104 0308 	add.w	r3, r4, #8
 8013fa6:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013fa8:	2e00      	cmp	r6, #0
 8013faa:	da1b      	bge.n	8013fe4 <_vfprintf_r+0xef4>
 8013fac:	4f2a      	ldr	r7, [pc, #168]	@ (8014058 <_vfprintf_r+0xf68>)
 8013fae:	4276      	negs	r6, r6
 8013fb0:	461a      	mov	r2, r3
 8013fb2:	2410      	movs	r4, #16
 8013fb4:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 8013fb8:	2e10      	cmp	r6, #16
 8013fba:	f101 0101 	add.w	r1, r1, #1
 8013fbe:	f103 0308 	add.w	r3, r3, #8
 8013fc2:	6017      	str	r7, [r2, #0]
 8013fc4:	dc33      	bgt.n	801402e <_vfprintf_r+0xf3e>
 8013fc6:	6056      	str	r6, [r2, #4]
 8013fc8:	2907      	cmp	r1, #7
 8013fca:	4406      	add	r6, r0
 8013fcc:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 8013fd0:	dd08      	ble.n	8013fe4 <_vfprintf_r+0xef4>
 8013fd2:	9803      	ldr	r0, [sp, #12]
 8013fd4:	aa26      	add	r2, sp, #152	@ 0x98
 8013fd6:	4659      	mov	r1, fp
 8013fd8:	f000 faf6 	bl	80145c8 <__sprint_r>
 8013fdc:	2800      	cmp	r0, #0
 8013fde:	f040 824e 	bne.w	801447e <_vfprintf_r+0x138e>
 8013fe2:	ab29      	add	r3, sp, #164	@ 0xa4
 8013fe4:	9a04      	ldr	r2, [sp, #16]
 8013fe6:	9904      	ldr	r1, [sp, #16]
 8013fe8:	605a      	str	r2, [r3, #4]
 8013fea:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8013fec:	f8c3 8000 	str.w	r8, [r3]
 8013ff0:	440a      	add	r2, r1
 8013ff2:	9228      	str	r2, [sp, #160]	@ 0xa0
 8013ff4:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8013ff6:	3201      	adds	r2, #1
 8013ff8:	2a07      	cmp	r2, #7
 8013ffa:	9227      	str	r2, [sp, #156]	@ 0x9c
 8013ffc:	f73f af7c 	bgt.w	8013ef8 <_vfprintf_r+0xe08>
 8014000:	f103 0408 	add.w	r4, r3, #8
 8014004:	e4ca      	b.n	801399c <_vfprintf_r+0x8ac>
 8014006:	9803      	ldr	r0, [sp, #12]
 8014008:	aa26      	add	r2, sp, #152	@ 0x98
 801400a:	4659      	mov	r1, fp
 801400c:	f000 fadc 	bl	80145c8 <__sprint_r>
 8014010:	2800      	cmp	r0, #0
 8014012:	f040 8234 	bne.w	801447e <_vfprintf_r+0x138e>
 8014016:	ac29      	add	r4, sp, #164	@ 0xa4
 8014018:	e7af      	b.n	8013f7a <_vfprintf_r+0xe8a>
 801401a:	9803      	ldr	r0, [sp, #12]
 801401c:	aa26      	add	r2, sp, #152	@ 0x98
 801401e:	4659      	mov	r1, fp
 8014020:	f000 fad2 	bl	80145c8 <__sprint_r>
 8014024:	2800      	cmp	r0, #0
 8014026:	f040 822a 	bne.w	801447e <_vfprintf_r+0x138e>
 801402a:	ab29      	add	r3, sp, #164	@ 0xa4
 801402c:	e7bb      	b.n	8013fa6 <_vfprintf_r+0xeb6>
 801402e:	3010      	adds	r0, #16
 8014030:	2907      	cmp	r1, #7
 8014032:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 8014036:	6054      	str	r4, [r2, #4]
 8014038:	dd08      	ble.n	801404c <_vfprintf_r+0xf5c>
 801403a:	9803      	ldr	r0, [sp, #12]
 801403c:	aa26      	add	r2, sp, #152	@ 0x98
 801403e:	4659      	mov	r1, fp
 8014040:	f000 fac2 	bl	80145c8 <__sprint_r>
 8014044:	2800      	cmp	r0, #0
 8014046:	f040 821a 	bne.w	801447e <_vfprintf_r+0x138e>
 801404a:	ab29      	add	r3, sp, #164	@ 0xa4
 801404c:	3e10      	subs	r6, #16
 801404e:	461a      	mov	r2, r3
 8014050:	e7b0      	b.n	8013fb4 <_vfprintf_r+0xec4>
 8014052:	bf00      	nop
 8014054:	0801ed92 	.word	0x0801ed92
 8014058:	0801ed94 	.word	0x0801ed94
 801405c:	9b04      	ldr	r3, [sp, #16]
 801405e:	4443      	add	r3, r8
 8014060:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014062:	9b04      	ldr	r3, [sp, #16]
 8014064:	42b3      	cmp	r3, r6
 8014066:	bfa8      	it	ge
 8014068:	4633      	movge	r3, r6
 801406a:	2b00      	cmp	r3, #0
 801406c:	4699      	mov	r9, r3
 801406e:	dd0b      	ble.n	8014088 <_vfprintf_r+0xf98>
 8014070:	e9c4 8300 	strd	r8, r3, [r4]
 8014074:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014076:	444b      	add	r3, r9
 8014078:	9328      	str	r3, [sp, #160]	@ 0xa0
 801407a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801407c:	3301      	adds	r3, #1
 801407e:	2b07      	cmp	r3, #7
 8014080:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014082:	f300 8089 	bgt.w	8014198 <_vfprintf_r+0x10a8>
 8014086:	3408      	adds	r4, #8
 8014088:	f1b9 0f00 	cmp.w	r9, #0
 801408c:	bfac      	ite	ge
 801408e:	eba6 0309 	subge.w	r3, r6, r9
 8014092:	4633      	movlt	r3, r6
 8014094:	2b00      	cmp	r3, #0
 8014096:	9306      	str	r3, [sp, #24]
 8014098:	dd1c      	ble.n	80140d4 <_vfprintf_r+0xfe4>
 801409a:	f8df 9364 	ldr.w	r9, [pc, #868]	@ 8014400 <_vfprintf_r+0x1310>
 801409e:	9806      	ldr	r0, [sp, #24]
 80140a0:	f8c4 9000 	str.w	r9, [r4]
 80140a4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80140a8:	2810      	cmp	r0, #16
 80140aa:	f102 0201 	add.w	r2, r2, #1
 80140ae:	f104 0108 	add.w	r1, r4, #8
 80140b2:	dc7b      	bgt.n	80141ac <_vfprintf_r+0x10bc>
 80140b4:	4403      	add	r3, r0
 80140b6:	2a07      	cmp	r2, #7
 80140b8:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80140bc:	6060      	str	r0, [r4, #4]
 80140be:	f340 808a 	ble.w	80141d6 <_vfprintf_r+0x10e6>
 80140c2:	9803      	ldr	r0, [sp, #12]
 80140c4:	aa26      	add	r2, sp, #152	@ 0x98
 80140c6:	4659      	mov	r1, fp
 80140c8:	f000 fa7e 	bl	80145c8 <__sprint_r>
 80140cc:	2800      	cmp	r0, #0
 80140ce:	f040 81d6 	bne.w	801447e <_vfprintf_r+0x138e>
 80140d2:	ac29      	add	r4, sp, #164	@ 0xa4
 80140d4:	056a      	lsls	r2, r5, #21
 80140d6:	44b0      	add	r8, r6
 80140d8:	d508      	bpl.n	80140ec <_vfprintf_r+0xffc>
 80140da:	9b08      	ldr	r3, [sp, #32]
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d17c      	bne.n	80141da <_vfprintf_r+0x10ea>
 80140e0:	2f00      	cmp	r7, #0
 80140e2:	d17c      	bne.n	80141de <_vfprintf_r+0x10ee>
 80140e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80140e6:	4598      	cmp	r8, r3
 80140e8:	bf28      	it	cs
 80140ea:	4698      	movcs	r8, r3
 80140ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80140ee:	9a04      	ldr	r2, [sp, #16]
 80140f0:	4293      	cmp	r3, r2
 80140f2:	db01      	blt.n	80140f8 <_vfprintf_r+0x1008>
 80140f4:	07eb      	lsls	r3, r5, #31
 80140f6:	d50e      	bpl.n	8014116 <_vfprintf_r+0x1026>
 80140f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80140fa:	6023      	str	r3, [r4, #0]
 80140fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80140fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014100:	6063      	str	r3, [r4, #4]
 8014102:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8014104:	4413      	add	r3, r2
 8014106:	9328      	str	r3, [sp, #160]	@ 0xa0
 8014108:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801410a:	3301      	adds	r3, #1
 801410c:	2b07      	cmp	r3, #7
 801410e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014110:	f300 80e1 	bgt.w	80142d6 <_vfprintf_r+0x11e6>
 8014114:	3408      	adds	r4, #8
 8014116:	9b04      	ldr	r3, [sp, #16]
 8014118:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 801411a:	1bdf      	subs	r7, r3, r7
 801411c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801411e:	eba3 0308 	sub.w	r3, r3, r8
 8014122:	429f      	cmp	r7, r3
 8014124:	bfa8      	it	ge
 8014126:	461f      	movge	r7, r3
 8014128:	2f00      	cmp	r7, #0
 801412a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801412c:	dd0a      	ble.n	8014144 <_vfprintf_r+0x1054>
 801412e:	443b      	add	r3, r7
 8014130:	9328      	str	r3, [sp, #160]	@ 0xa0
 8014132:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8014134:	3301      	adds	r3, #1
 8014136:	2b07      	cmp	r3, #7
 8014138:	e9c4 8700 	strd	r8, r7, [r4]
 801413c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801413e:	f300 80d4 	bgt.w	80142ea <_vfprintf_r+0x11fa>
 8014142:	3408      	adds	r4, #8
 8014144:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014146:	9b04      	ldr	r3, [sp, #16]
 8014148:	2f00      	cmp	r7, #0
 801414a:	eba3 0606 	sub.w	r6, r3, r6
 801414e:	bfa8      	it	ge
 8014150:	1bf6      	subge	r6, r6, r7
 8014152:	2e00      	cmp	r6, #0
 8014154:	f77f ac22 	ble.w	801399c <_vfprintf_r+0x8ac>
 8014158:	4fa9      	ldr	r7, [pc, #676]	@ (8014400 <_vfprintf_r+0x1310>)
 801415a:	f04f 0810 	mov.w	r8, #16
 801415e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8014162:	2e10      	cmp	r6, #16
 8014164:	f103 0301 	add.w	r3, r3, #1
 8014168:	f104 0108 	add.w	r1, r4, #8
 801416c:	6027      	str	r7, [r4, #0]
 801416e:	f77f aebc 	ble.w	8013eea <_vfprintf_r+0xdfa>
 8014172:	3210      	adds	r2, #16
 8014174:	2b07      	cmp	r3, #7
 8014176:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801417a:	f8c4 8004 	str.w	r8, [r4, #4]
 801417e:	dd08      	ble.n	8014192 <_vfprintf_r+0x10a2>
 8014180:	9803      	ldr	r0, [sp, #12]
 8014182:	aa26      	add	r2, sp, #152	@ 0x98
 8014184:	4659      	mov	r1, fp
 8014186:	f000 fa1f 	bl	80145c8 <__sprint_r>
 801418a:	2800      	cmp	r0, #0
 801418c:	f040 8177 	bne.w	801447e <_vfprintf_r+0x138e>
 8014190:	a929      	add	r1, sp, #164	@ 0xa4
 8014192:	3e10      	subs	r6, #16
 8014194:	460c      	mov	r4, r1
 8014196:	e7e2      	b.n	801415e <_vfprintf_r+0x106e>
 8014198:	9803      	ldr	r0, [sp, #12]
 801419a:	aa26      	add	r2, sp, #152	@ 0x98
 801419c:	4659      	mov	r1, fp
 801419e:	f000 fa13 	bl	80145c8 <__sprint_r>
 80141a2:	2800      	cmp	r0, #0
 80141a4:	f040 816b 	bne.w	801447e <_vfprintf_r+0x138e>
 80141a8:	ac29      	add	r4, sp, #164	@ 0xa4
 80141aa:	e76d      	b.n	8014088 <_vfprintf_r+0xf98>
 80141ac:	2010      	movs	r0, #16
 80141ae:	4403      	add	r3, r0
 80141b0:	2a07      	cmp	r2, #7
 80141b2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80141b6:	6060      	str	r0, [r4, #4]
 80141b8:	dd08      	ble.n	80141cc <_vfprintf_r+0x10dc>
 80141ba:	9803      	ldr	r0, [sp, #12]
 80141bc:	aa26      	add	r2, sp, #152	@ 0x98
 80141be:	4659      	mov	r1, fp
 80141c0:	f000 fa02 	bl	80145c8 <__sprint_r>
 80141c4:	2800      	cmp	r0, #0
 80141c6:	f040 815a 	bne.w	801447e <_vfprintf_r+0x138e>
 80141ca:	a929      	add	r1, sp, #164	@ 0xa4
 80141cc:	9b06      	ldr	r3, [sp, #24]
 80141ce:	3b10      	subs	r3, #16
 80141d0:	9306      	str	r3, [sp, #24]
 80141d2:	460c      	mov	r4, r1
 80141d4:	e763      	b.n	801409e <_vfprintf_r+0xfae>
 80141d6:	460c      	mov	r4, r1
 80141d8:	e77c      	b.n	80140d4 <_vfprintf_r+0xfe4>
 80141da:	2f00      	cmp	r7, #0
 80141dc:	d04b      	beq.n	8014276 <_vfprintf_r+0x1186>
 80141de:	3f01      	subs	r7, #1
 80141e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80141e2:	6023      	str	r3, [r4, #0]
 80141e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80141e6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80141e8:	6063      	str	r3, [r4, #4]
 80141ea:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80141ec:	4413      	add	r3, r2
 80141ee:	9328      	str	r3, [sp, #160]	@ 0xa0
 80141f0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80141f2:	3301      	adds	r3, #1
 80141f4:	2b07      	cmp	r3, #7
 80141f6:	9327      	str	r3, [sp, #156]	@ 0x9c
 80141f8:	dc44      	bgt.n	8014284 <_vfprintf_r+0x1194>
 80141fa:	3408      	adds	r4, #8
 80141fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80141fe:	f893 9000 	ldrb.w	r9, [r3]
 8014202:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014204:	eba3 0308 	sub.w	r3, r3, r8
 8014208:	4599      	cmp	r9, r3
 801420a:	bfa8      	it	ge
 801420c:	4699      	movge	r9, r3
 801420e:	f1b9 0f00 	cmp.w	r9, #0
 8014212:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8014214:	dd09      	ble.n	801422a <_vfprintf_r+0x113a>
 8014216:	444b      	add	r3, r9
 8014218:	9328      	str	r3, [sp, #160]	@ 0xa0
 801421a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801421c:	3301      	adds	r3, #1
 801421e:	2b07      	cmp	r3, #7
 8014220:	e9c4 8900 	strd	r8, r9, [r4]
 8014224:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014226:	dc37      	bgt.n	8014298 <_vfprintf_r+0x11a8>
 8014228:	3408      	adds	r4, #8
 801422a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801422c:	781e      	ldrb	r6, [r3, #0]
 801422e:	f1b9 0f00 	cmp.w	r9, #0
 8014232:	bfa8      	it	ge
 8014234:	eba6 0609 	subge.w	r6, r6, r9
 8014238:	2e00      	cmp	r6, #0
 801423a:	dd18      	ble.n	801426e <_vfprintf_r+0x117e>
 801423c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8014240:	486f      	ldr	r0, [pc, #444]	@ (8014400 <_vfprintf_r+0x1310>)
 8014242:	6020      	str	r0, [r4, #0]
 8014244:	2e10      	cmp	r6, #16
 8014246:	f103 0301 	add.w	r3, r3, #1
 801424a:	f104 0108 	add.w	r1, r4, #8
 801424e:	dc2d      	bgt.n	80142ac <_vfprintf_r+0x11bc>
 8014250:	6066      	str	r6, [r4, #4]
 8014252:	2b07      	cmp	r3, #7
 8014254:	4416      	add	r6, r2
 8014256:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 801425a:	dd3a      	ble.n	80142d2 <_vfprintf_r+0x11e2>
 801425c:	9803      	ldr	r0, [sp, #12]
 801425e:	aa26      	add	r2, sp, #152	@ 0x98
 8014260:	4659      	mov	r1, fp
 8014262:	f000 f9b1 	bl	80145c8 <__sprint_r>
 8014266:	2800      	cmp	r0, #0
 8014268:	f040 8109 	bne.w	801447e <_vfprintf_r+0x138e>
 801426c:	ac29      	add	r4, sp, #164	@ 0xa4
 801426e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014270:	781b      	ldrb	r3, [r3, #0]
 8014272:	4498      	add	r8, r3
 8014274:	e731      	b.n	80140da <_vfprintf_r+0xfea>
 8014276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014278:	3b01      	subs	r3, #1
 801427a:	9309      	str	r3, [sp, #36]	@ 0x24
 801427c:	9b08      	ldr	r3, [sp, #32]
 801427e:	3b01      	subs	r3, #1
 8014280:	9308      	str	r3, [sp, #32]
 8014282:	e7ad      	b.n	80141e0 <_vfprintf_r+0x10f0>
 8014284:	9803      	ldr	r0, [sp, #12]
 8014286:	aa26      	add	r2, sp, #152	@ 0x98
 8014288:	4659      	mov	r1, fp
 801428a:	f000 f99d 	bl	80145c8 <__sprint_r>
 801428e:	2800      	cmp	r0, #0
 8014290:	f040 80f5 	bne.w	801447e <_vfprintf_r+0x138e>
 8014294:	ac29      	add	r4, sp, #164	@ 0xa4
 8014296:	e7b1      	b.n	80141fc <_vfprintf_r+0x110c>
 8014298:	9803      	ldr	r0, [sp, #12]
 801429a:	aa26      	add	r2, sp, #152	@ 0x98
 801429c:	4659      	mov	r1, fp
 801429e:	f000 f993 	bl	80145c8 <__sprint_r>
 80142a2:	2800      	cmp	r0, #0
 80142a4:	f040 80eb 	bne.w	801447e <_vfprintf_r+0x138e>
 80142a8:	ac29      	add	r4, sp, #164	@ 0xa4
 80142aa:	e7be      	b.n	801422a <_vfprintf_r+0x113a>
 80142ac:	2010      	movs	r0, #16
 80142ae:	4402      	add	r2, r0
 80142b0:	2b07      	cmp	r3, #7
 80142b2:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80142b6:	6060      	str	r0, [r4, #4]
 80142b8:	dd08      	ble.n	80142cc <_vfprintf_r+0x11dc>
 80142ba:	9803      	ldr	r0, [sp, #12]
 80142bc:	aa26      	add	r2, sp, #152	@ 0x98
 80142be:	4659      	mov	r1, fp
 80142c0:	f000 f982 	bl	80145c8 <__sprint_r>
 80142c4:	2800      	cmp	r0, #0
 80142c6:	f040 80da 	bne.w	801447e <_vfprintf_r+0x138e>
 80142ca:	a929      	add	r1, sp, #164	@ 0xa4
 80142cc:	3e10      	subs	r6, #16
 80142ce:	460c      	mov	r4, r1
 80142d0:	e7b4      	b.n	801423c <_vfprintf_r+0x114c>
 80142d2:	460c      	mov	r4, r1
 80142d4:	e7cb      	b.n	801426e <_vfprintf_r+0x117e>
 80142d6:	9803      	ldr	r0, [sp, #12]
 80142d8:	aa26      	add	r2, sp, #152	@ 0x98
 80142da:	4659      	mov	r1, fp
 80142dc:	f000 f974 	bl	80145c8 <__sprint_r>
 80142e0:	2800      	cmp	r0, #0
 80142e2:	f040 80cc 	bne.w	801447e <_vfprintf_r+0x138e>
 80142e6:	ac29      	add	r4, sp, #164	@ 0xa4
 80142e8:	e715      	b.n	8014116 <_vfprintf_r+0x1026>
 80142ea:	9803      	ldr	r0, [sp, #12]
 80142ec:	aa26      	add	r2, sp, #152	@ 0x98
 80142ee:	4659      	mov	r1, fp
 80142f0:	f000 f96a 	bl	80145c8 <__sprint_r>
 80142f4:	2800      	cmp	r0, #0
 80142f6:	f040 80c2 	bne.w	801447e <_vfprintf_r+0x138e>
 80142fa:	ac29      	add	r4, sp, #164	@ 0xa4
 80142fc:	e722      	b.n	8014144 <_vfprintf_r+0x1054>
 80142fe:	9904      	ldr	r1, [sp, #16]
 8014300:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014302:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8014304:	2901      	cmp	r1, #1
 8014306:	f103 0301 	add.w	r3, r3, #1
 801430a:	f102 0201 	add.w	r2, r2, #1
 801430e:	f104 0608 	add.w	r6, r4, #8
 8014312:	dc02      	bgt.n	801431a <_vfprintf_r+0x122a>
 8014314:	07ef      	lsls	r7, r5, #31
 8014316:	f140 8086 	bpl.w	8014426 <_vfprintf_r+0x1336>
 801431a:	2101      	movs	r1, #1
 801431c:	2a07      	cmp	r2, #7
 801431e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8014322:	f8c4 8000 	str.w	r8, [r4]
 8014326:	6061      	str	r1, [r4, #4]
 8014328:	dd08      	ble.n	801433c <_vfprintf_r+0x124c>
 801432a:	9803      	ldr	r0, [sp, #12]
 801432c:	aa26      	add	r2, sp, #152	@ 0x98
 801432e:	4659      	mov	r1, fp
 8014330:	f000 f94a 	bl	80145c8 <__sprint_r>
 8014334:	2800      	cmp	r0, #0
 8014336:	f040 80a2 	bne.w	801447e <_vfprintf_r+0x138e>
 801433a:	ae29      	add	r6, sp, #164	@ 0xa4
 801433c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801433e:	6033      	str	r3, [r6, #0]
 8014340:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014342:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014344:	6073      	str	r3, [r6, #4]
 8014346:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8014348:	4413      	add	r3, r2
 801434a:	9328      	str	r3, [sp, #160]	@ 0xa0
 801434c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801434e:	3301      	adds	r3, #1
 8014350:	2b07      	cmp	r3, #7
 8014352:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014354:	dc33      	bgt.n	80143be <_vfprintf_r+0x12ce>
 8014356:	3608      	adds	r6, #8
 8014358:	9b04      	ldr	r3, [sp, #16]
 801435a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801435e:	1e5c      	subs	r4, r3, #1
 8014360:	2200      	movs	r2, #0
 8014362:	2300      	movs	r3, #0
 8014364:	e9dd 9727 	ldrd	r9, r7, [sp, #156]	@ 0x9c
 8014368:	f7ec fbce 	bl	8000b08 <__aeabi_dcmpeq>
 801436c:	2800      	cmp	r0, #0
 801436e:	d12f      	bne.n	80143d0 <_vfprintf_r+0x12e0>
 8014370:	f108 0201 	add.w	r2, r8, #1
 8014374:	e9c6 2400 	strd	r2, r4, [r6]
 8014378:	9a04      	ldr	r2, [sp, #16]
 801437a:	f109 0301 	add.w	r3, r9, #1
 801437e:	3f01      	subs	r7, #1
 8014380:	4417      	add	r7, r2
 8014382:	2b07      	cmp	r3, #7
 8014384:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8014388:	dd56      	ble.n	8014438 <_vfprintf_r+0x1348>
 801438a:	9803      	ldr	r0, [sp, #12]
 801438c:	aa26      	add	r2, sp, #152	@ 0x98
 801438e:	4659      	mov	r1, fp
 8014390:	f000 f91a 	bl	80145c8 <__sprint_r>
 8014394:	2800      	cmp	r0, #0
 8014396:	d172      	bne.n	801447e <_vfprintf_r+0x138e>
 8014398:	ae29      	add	r6, sp, #164	@ 0xa4
 801439a:	ab22      	add	r3, sp, #136	@ 0x88
 801439c:	6033      	str	r3, [r6, #0]
 801439e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80143a0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80143a2:	6073      	str	r3, [r6, #4]
 80143a4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80143a6:	4413      	add	r3, r2
 80143a8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80143aa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80143ac:	3301      	adds	r3, #1
 80143ae:	2b07      	cmp	r3, #7
 80143b0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80143b2:	f73f ada1 	bgt.w	8013ef8 <_vfprintf_r+0xe08>
 80143b6:	f106 0408 	add.w	r4, r6, #8
 80143ba:	f7ff baef 	b.w	801399c <_vfprintf_r+0x8ac>
 80143be:	9803      	ldr	r0, [sp, #12]
 80143c0:	aa26      	add	r2, sp, #152	@ 0x98
 80143c2:	4659      	mov	r1, fp
 80143c4:	f000 f900 	bl	80145c8 <__sprint_r>
 80143c8:	2800      	cmp	r0, #0
 80143ca:	d158      	bne.n	801447e <_vfprintf_r+0x138e>
 80143cc:	ae29      	add	r6, sp, #164	@ 0xa4
 80143ce:	e7c3      	b.n	8014358 <_vfprintf_r+0x1268>
 80143d0:	9b04      	ldr	r3, [sp, #16]
 80143d2:	2b01      	cmp	r3, #1
 80143d4:	dde1      	ble.n	801439a <_vfprintf_r+0x12aa>
 80143d6:	4f0a      	ldr	r7, [pc, #40]	@ (8014400 <_vfprintf_r+0x1310>)
 80143d8:	f04f 0810 	mov.w	r8, #16
 80143dc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80143e0:	2c10      	cmp	r4, #16
 80143e2:	f103 0301 	add.w	r3, r3, #1
 80143e6:	f106 0108 	add.w	r1, r6, #8
 80143ea:	6037      	str	r7, [r6, #0]
 80143ec:	dc0a      	bgt.n	8014404 <_vfprintf_r+0x1314>
 80143ee:	6074      	str	r4, [r6, #4]
 80143f0:	2b07      	cmp	r3, #7
 80143f2:	4414      	add	r4, r2
 80143f4:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 80143f8:	dcc7      	bgt.n	801438a <_vfprintf_r+0x129a>
 80143fa:	460e      	mov	r6, r1
 80143fc:	e7cd      	b.n	801439a <_vfprintf_r+0x12aa>
 80143fe:	bf00      	nop
 8014400:	0801ed94 	.word	0x0801ed94
 8014404:	3210      	adds	r2, #16
 8014406:	2b07      	cmp	r3, #7
 8014408:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801440c:	f8c6 8004 	str.w	r8, [r6, #4]
 8014410:	dd06      	ble.n	8014420 <_vfprintf_r+0x1330>
 8014412:	9803      	ldr	r0, [sp, #12]
 8014414:	aa26      	add	r2, sp, #152	@ 0x98
 8014416:	4659      	mov	r1, fp
 8014418:	f000 f8d6 	bl	80145c8 <__sprint_r>
 801441c:	bb78      	cbnz	r0, 801447e <_vfprintf_r+0x138e>
 801441e:	a929      	add	r1, sp, #164	@ 0xa4
 8014420:	3c10      	subs	r4, #16
 8014422:	460e      	mov	r6, r1
 8014424:	e7da      	b.n	80143dc <_vfprintf_r+0x12ec>
 8014426:	2101      	movs	r1, #1
 8014428:	2a07      	cmp	r2, #7
 801442a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801442e:	f8c4 8000 	str.w	r8, [r4]
 8014432:	6061      	str	r1, [r4, #4]
 8014434:	ddb1      	ble.n	801439a <_vfprintf_r+0x12aa>
 8014436:	e7a8      	b.n	801438a <_vfprintf_r+0x129a>
 8014438:	3608      	adds	r6, #8
 801443a:	e7ae      	b.n	801439a <_vfprintf_r+0x12aa>
 801443c:	460c      	mov	r4, r1
 801443e:	f7ff baad 	b.w	801399c <_vfprintf_r+0x8ac>
 8014442:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014444:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014446:	1a9d      	subs	r5, r3, r2
 8014448:	2d00      	cmp	r5, #0
 801444a:	f77f aaaa 	ble.w	80139a2 <_vfprintf_r+0x8b2>
 801444e:	4e3d      	ldr	r6, [pc, #244]	@ (8014544 <_vfprintf_r+0x1454>)
 8014450:	2710      	movs	r7, #16
 8014452:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8014456:	2d10      	cmp	r5, #16
 8014458:	f103 0301 	add.w	r3, r3, #1
 801445c:	6026      	str	r6, [r4, #0]
 801445e:	dc18      	bgt.n	8014492 <_vfprintf_r+0x13a2>
 8014460:	6065      	str	r5, [r4, #4]
 8014462:	2b07      	cmp	r3, #7
 8014464:	4415      	add	r5, r2
 8014466:	e9cd 3527 	strd	r3, r5, [sp, #156]	@ 0x9c
 801446a:	f77f aa9a 	ble.w	80139a2 <_vfprintf_r+0x8b2>
 801446e:	9803      	ldr	r0, [sp, #12]
 8014470:	aa26      	add	r2, sp, #152	@ 0x98
 8014472:	4659      	mov	r1, fp
 8014474:	f000 f8a8 	bl	80145c8 <__sprint_r>
 8014478:	2800      	cmp	r0, #0
 801447a:	f43f aa92 	beq.w	80139a2 <_vfprintf_r+0x8b2>
 801447e:	f1ba 0f00 	cmp.w	sl, #0
 8014482:	f43f a892 	beq.w	80135aa <_vfprintf_r+0x4ba>
 8014486:	9803      	ldr	r0, [sp, #12]
 8014488:	4651      	mov	r1, sl
 801448a:	f002 f9cb 	bl	8016824 <_free_r>
 801448e:	f7ff b88c 	b.w	80135aa <_vfprintf_r+0x4ba>
 8014492:	3210      	adds	r2, #16
 8014494:	2b07      	cmp	r3, #7
 8014496:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801449a:	6067      	str	r7, [r4, #4]
 801449c:	dc02      	bgt.n	80144a4 <_vfprintf_r+0x13b4>
 801449e:	3408      	adds	r4, #8
 80144a0:	3d10      	subs	r5, #16
 80144a2:	e7d6      	b.n	8014452 <_vfprintf_r+0x1362>
 80144a4:	9803      	ldr	r0, [sp, #12]
 80144a6:	aa26      	add	r2, sp, #152	@ 0x98
 80144a8:	4659      	mov	r1, fp
 80144aa:	f000 f88d 	bl	80145c8 <__sprint_r>
 80144ae:	2800      	cmp	r0, #0
 80144b0:	d1e5      	bne.n	801447e <_vfprintf_r+0x138e>
 80144b2:	ac29      	add	r4, sp, #164	@ 0xa4
 80144b4:	e7f4      	b.n	80144a0 <_vfprintf_r+0x13b0>
 80144b6:	9803      	ldr	r0, [sp, #12]
 80144b8:	4651      	mov	r1, sl
 80144ba:	f002 f9b3 	bl	8016824 <_free_r>
 80144be:	f7ff ba88 	b.w	80139d2 <_vfprintf_r+0x8e2>
 80144c2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80144c4:	b91b      	cbnz	r3, 80144ce <_vfprintf_r+0x13de>
 80144c6:	2300      	movs	r3, #0
 80144c8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80144ca:	f7ff b86e 	b.w	80135aa <_vfprintf_r+0x4ba>
 80144ce:	9803      	ldr	r0, [sp, #12]
 80144d0:	aa26      	add	r2, sp, #152	@ 0x98
 80144d2:	4659      	mov	r1, fp
 80144d4:	f000 f878 	bl	80145c8 <__sprint_r>
 80144d8:	2800      	cmp	r0, #0
 80144da:	d0f4      	beq.n	80144c6 <_vfprintf_r+0x13d6>
 80144dc:	f7ff b865 	b.w	80135aa <_vfprintf_r+0x4ba>
 80144e0:	ea56 0207 	orrs.w	r2, r6, r7
 80144e4:	9508      	str	r5, [sp, #32]
 80144e6:	f43f ab75 	beq.w	8013bd4 <_vfprintf_r+0xae4>
 80144ea:	2b01      	cmp	r3, #1
 80144ec:	f43f abf6 	beq.w	8013cdc <_vfprintf_r+0xbec>
 80144f0:	2b02      	cmp	r3, #2
 80144f2:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 80144f6:	f43f ac3a 	beq.w	8013d6e <_vfprintf_r+0xc7e>
 80144fa:	f006 0307 	and.w	r3, r6, #7
 80144fe:	08f6      	lsrs	r6, r6, #3
 8014500:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8014504:	08ff      	lsrs	r7, r7, #3
 8014506:	3330      	adds	r3, #48	@ 0x30
 8014508:	ea56 0107 	orrs.w	r1, r6, r7
 801450c:	4642      	mov	r2, r8
 801450e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8014512:	d1f2      	bne.n	80144fa <_vfprintf_r+0x140a>
 8014514:	9908      	ldr	r1, [sp, #32]
 8014516:	07ce      	lsls	r6, r1, #31
 8014518:	d506      	bpl.n	8014528 <_vfprintf_r+0x1438>
 801451a:	2b30      	cmp	r3, #48	@ 0x30
 801451c:	d004      	beq.n	8014528 <_vfprintf_r+0x1438>
 801451e:	2330      	movs	r3, #48	@ 0x30
 8014520:	f808 3c01 	strb.w	r3, [r8, #-1]
 8014524:	f1a2 0802 	sub.w	r8, r2, #2
 8014528:	ab52      	add	r3, sp, #328	@ 0x148
 801452a:	9d08      	ldr	r5, [sp, #32]
 801452c:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
 8014530:	f04f 0a00 	mov.w	sl, #0
 8014534:	eba3 0908 	sub.w	r9, r3, r8
 8014538:	4657      	mov	r7, sl
 801453a:	f8cd a020 	str.w	sl, [sp, #32]
 801453e:	4656      	mov	r6, sl
 8014540:	f7ff b978 	b.w	8013834 <_vfprintf_r+0x744>
 8014544:	0801eda4 	.word	0x0801eda4

08014548 <__sbprintf>:
 8014548:	b5f0      	push	{r4, r5, r6, r7, lr}
 801454a:	461f      	mov	r7, r3
 801454c:	898b      	ldrh	r3, [r1, #12]
 801454e:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8014552:	f023 0302 	bic.w	r3, r3, #2
 8014556:	f8ad 300c 	strh.w	r3, [sp, #12]
 801455a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 801455c:	9319      	str	r3, [sp, #100]	@ 0x64
 801455e:	89cb      	ldrh	r3, [r1, #14]
 8014560:	f8ad 300e 	strh.w	r3, [sp, #14]
 8014564:	69cb      	ldr	r3, [r1, #28]
 8014566:	9307      	str	r3, [sp, #28]
 8014568:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 801456a:	9309      	str	r3, [sp, #36]	@ 0x24
 801456c:	ab1a      	add	r3, sp, #104	@ 0x68
 801456e:	9300      	str	r3, [sp, #0]
 8014570:	9304      	str	r3, [sp, #16]
 8014572:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014576:	4615      	mov	r5, r2
 8014578:	4606      	mov	r6, r0
 801457a:	9302      	str	r3, [sp, #8]
 801457c:	9305      	str	r3, [sp, #20]
 801457e:	a816      	add	r0, sp, #88	@ 0x58
 8014580:	2300      	movs	r3, #0
 8014582:	460c      	mov	r4, r1
 8014584:	9306      	str	r3, [sp, #24]
 8014586:	f001 fa61 	bl	8015a4c <__retarget_lock_init_recursive>
 801458a:	462a      	mov	r2, r5
 801458c:	463b      	mov	r3, r7
 801458e:	4669      	mov	r1, sp
 8014590:	4630      	mov	r0, r6
 8014592:	f7fe fdad 	bl	80130f0 <_vfprintf_r>
 8014596:	1e05      	subs	r5, r0, #0
 8014598:	db07      	blt.n	80145aa <__sbprintf+0x62>
 801459a:	4669      	mov	r1, sp
 801459c:	4630      	mov	r0, r6
 801459e:	f000 fd95 	bl	80150cc <_fflush_r>
 80145a2:	2800      	cmp	r0, #0
 80145a4:	bf18      	it	ne
 80145a6:	f04f 35ff 	movne.w	r5, #4294967295
 80145aa:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80145ae:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80145b0:	065b      	lsls	r3, r3, #25
 80145b2:	bf42      	ittt	mi
 80145b4:	89a3      	ldrhmi	r3, [r4, #12]
 80145b6:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 80145ba:	81a3      	strhmi	r3, [r4, #12]
 80145bc:	f001 fa47 	bl	8015a4e <__retarget_lock_close_recursive>
 80145c0:	4628      	mov	r0, r5
 80145c2:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 80145c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080145c8 <__sprint_r>:
 80145c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145cc:	6893      	ldr	r3, [r2, #8]
 80145ce:	4680      	mov	r8, r0
 80145d0:	460e      	mov	r6, r1
 80145d2:	4614      	mov	r4, r2
 80145d4:	b343      	cbz	r3, 8014628 <__sprint_r+0x60>
 80145d6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 80145d8:	049d      	lsls	r5, r3, #18
 80145da:	d522      	bpl.n	8014622 <__sprint_r+0x5a>
 80145dc:	6815      	ldr	r5, [r2, #0]
 80145de:	68a0      	ldr	r0, [r4, #8]
 80145e0:	3508      	adds	r5, #8
 80145e2:	b928      	cbnz	r0, 80145f0 <__sprint_r+0x28>
 80145e4:	2300      	movs	r3, #0
 80145e6:	60a3      	str	r3, [r4, #8]
 80145e8:	2300      	movs	r3, #0
 80145ea:	6063      	str	r3, [r4, #4]
 80145ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145f0:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 80145f4:	f04f 0900 	mov.w	r9, #0
 80145f8:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 80145fc:	45ca      	cmp	sl, r9
 80145fe:	dc05      	bgt.n	801460c <__sprint_r+0x44>
 8014600:	68a3      	ldr	r3, [r4, #8]
 8014602:	f027 0703 	bic.w	r7, r7, #3
 8014606:	1bdb      	subs	r3, r3, r7
 8014608:	60a3      	str	r3, [r4, #8]
 801460a:	e7e8      	b.n	80145de <__sprint_r+0x16>
 801460c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8014610:	4632      	mov	r2, r6
 8014612:	4640      	mov	r0, r8
 8014614:	f001 f931 	bl	801587a <_fputwc_r>
 8014618:	1c43      	adds	r3, r0, #1
 801461a:	d0e3      	beq.n	80145e4 <__sprint_r+0x1c>
 801461c:	f109 0901 	add.w	r9, r9, #1
 8014620:	e7ec      	b.n	80145fc <__sprint_r+0x34>
 8014622:	f000 fe1d 	bl	8015260 <__sfvwrite_r>
 8014626:	e7dd      	b.n	80145e4 <__sprint_r+0x1c>
 8014628:	4618      	mov	r0, r3
 801462a:	e7dd      	b.n	80145e8 <__sprint_r+0x20>

0801462c <_vfiprintf_r>:
 801462c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014630:	b0bb      	sub	sp, #236	@ 0xec
 8014632:	460f      	mov	r7, r1
 8014634:	4693      	mov	fp, r2
 8014636:	461c      	mov	r4, r3
 8014638:	461d      	mov	r5, r3
 801463a:	9000      	str	r0, [sp, #0]
 801463c:	b118      	cbz	r0, 8014646 <_vfiprintf_r+0x1a>
 801463e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8014640:	b90b      	cbnz	r3, 8014646 <_vfiprintf_r+0x1a>
 8014642:	f000 fdf5 	bl	8015230 <__sinit>
 8014646:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014648:	07db      	lsls	r3, r3, #31
 801464a:	d405      	bmi.n	8014658 <_vfiprintf_r+0x2c>
 801464c:	89bb      	ldrh	r3, [r7, #12]
 801464e:	059e      	lsls	r6, r3, #22
 8014650:	d402      	bmi.n	8014658 <_vfiprintf_r+0x2c>
 8014652:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8014654:	f001 f9fc 	bl	8015a50 <__retarget_lock_acquire_recursive>
 8014658:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801465c:	0498      	lsls	r0, r3, #18
 801465e:	d406      	bmi.n	801466e <_vfiprintf_r+0x42>
 8014660:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014664:	81bb      	strh	r3, [r7, #12]
 8014666:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014668:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801466c:	667b      	str	r3, [r7, #100]	@ 0x64
 801466e:	89bb      	ldrh	r3, [r7, #12]
 8014670:	0719      	lsls	r1, r3, #28
 8014672:	d501      	bpl.n	8014678 <_vfiprintf_r+0x4c>
 8014674:	693b      	ldr	r3, [r7, #16]
 8014676:	b9ab      	cbnz	r3, 80146a4 <_vfiprintf_r+0x78>
 8014678:	9800      	ldr	r0, [sp, #0]
 801467a:	4639      	mov	r1, r7
 801467c:	f001 f866 	bl	801574c <__swsetup_r>
 8014680:	b180      	cbz	r0, 80146a4 <_vfiprintf_r+0x78>
 8014682:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014684:	07da      	lsls	r2, r3, #31
 8014686:	d506      	bpl.n	8014696 <_vfiprintf_r+0x6a>
 8014688:	f04f 33ff 	mov.w	r3, #4294967295
 801468c:	9303      	str	r3, [sp, #12]
 801468e:	9803      	ldr	r0, [sp, #12]
 8014690:	b03b      	add	sp, #236	@ 0xec
 8014692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014696:	89bb      	ldrh	r3, [r7, #12]
 8014698:	059b      	lsls	r3, r3, #22
 801469a:	d4f5      	bmi.n	8014688 <_vfiprintf_r+0x5c>
 801469c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801469e:	f001 f9d8 	bl	8015a52 <__retarget_lock_release_recursive>
 80146a2:	e7f1      	b.n	8014688 <_vfiprintf_r+0x5c>
 80146a4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80146a8:	f003 021a 	and.w	r2, r3, #26
 80146ac:	2a0a      	cmp	r2, #10
 80146ae:	d114      	bne.n	80146da <_vfiprintf_r+0xae>
 80146b0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80146b4:	2a00      	cmp	r2, #0
 80146b6:	db10      	blt.n	80146da <_vfiprintf_r+0xae>
 80146b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80146ba:	07d6      	lsls	r6, r2, #31
 80146bc:	d404      	bmi.n	80146c8 <_vfiprintf_r+0x9c>
 80146be:	059d      	lsls	r5, r3, #22
 80146c0:	d402      	bmi.n	80146c8 <_vfiprintf_r+0x9c>
 80146c2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80146c4:	f001 f9c5 	bl	8015a52 <__retarget_lock_release_recursive>
 80146c8:	9800      	ldr	r0, [sp, #0]
 80146ca:	4623      	mov	r3, r4
 80146cc:	465a      	mov	r2, fp
 80146ce:	4639      	mov	r1, r7
 80146d0:	b03b      	add	sp, #236	@ 0xec
 80146d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146d6:	f000 bc31 	b.w	8014f3c <__sbprintf>
 80146da:	2300      	movs	r3, #0
 80146dc:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 80146e0:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80146e4:	ae11      	add	r6, sp, #68	@ 0x44
 80146e6:	960e      	str	r6, [sp, #56]	@ 0x38
 80146e8:	9307      	str	r3, [sp, #28]
 80146ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80146ec:	9303      	str	r3, [sp, #12]
 80146ee:	465b      	mov	r3, fp
 80146f0:	461c      	mov	r4, r3
 80146f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80146f6:	b10a      	cbz	r2, 80146fc <_vfiprintf_r+0xd0>
 80146f8:	2a25      	cmp	r2, #37	@ 0x25
 80146fa:	d1f9      	bne.n	80146f0 <_vfiprintf_r+0xc4>
 80146fc:	ebb4 080b 	subs.w	r8, r4, fp
 8014700:	d00d      	beq.n	801471e <_vfiprintf_r+0xf2>
 8014702:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014704:	4443      	add	r3, r8
 8014706:	9310      	str	r3, [sp, #64]	@ 0x40
 8014708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801470a:	3301      	adds	r3, #1
 801470c:	2b07      	cmp	r3, #7
 801470e:	e9c6 b800 	strd	fp, r8, [r6]
 8014712:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014714:	dc75      	bgt.n	8014802 <_vfiprintf_r+0x1d6>
 8014716:	3608      	adds	r6, #8
 8014718:	9b03      	ldr	r3, [sp, #12]
 801471a:	4443      	add	r3, r8
 801471c:	9303      	str	r3, [sp, #12]
 801471e:	7823      	ldrb	r3, [r4, #0]
 8014720:	2b00      	cmp	r3, #0
 8014722:	f000 83cd 	beq.w	8014ec0 <_vfiprintf_r+0x894>
 8014726:	2300      	movs	r3, #0
 8014728:	f04f 32ff 	mov.w	r2, #4294967295
 801472c:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8014730:	3401      	adds	r4, #1
 8014732:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8014736:	469a      	mov	sl, r3
 8014738:	46a3      	mov	fp, r4
 801473a:	f81b 3b01 	ldrb.w	r3, [fp], #1
 801473e:	f1a3 0220 	sub.w	r2, r3, #32
 8014742:	2a5a      	cmp	r2, #90	@ 0x5a
 8014744:	f200 8316 	bhi.w	8014d74 <_vfiprintf_r+0x748>
 8014748:	e8df f012 	tbh	[pc, r2, lsl #1]
 801474c:	0314009a 	.word	0x0314009a
 8014750:	00a20314 	.word	0x00a20314
 8014754:	03140314 	.word	0x03140314
 8014758:	00820314 	.word	0x00820314
 801475c:	03140314 	.word	0x03140314
 8014760:	00af00a5 	.word	0x00af00a5
 8014764:	00ac0314 	.word	0x00ac0314
 8014768:	031400b1 	.word	0x031400b1
 801476c:	00d000cd 	.word	0x00d000cd
 8014770:	00d000d0 	.word	0x00d000d0
 8014774:	00d000d0 	.word	0x00d000d0
 8014778:	00d000d0 	.word	0x00d000d0
 801477c:	00d000d0 	.word	0x00d000d0
 8014780:	03140314 	.word	0x03140314
 8014784:	03140314 	.word	0x03140314
 8014788:	03140314 	.word	0x03140314
 801478c:	03140314 	.word	0x03140314
 8014790:	00f70314 	.word	0x00f70314
 8014794:	03140104 	.word	0x03140104
 8014798:	03140314 	.word	0x03140314
 801479c:	03140314 	.word	0x03140314
 80147a0:	03140314 	.word	0x03140314
 80147a4:	03140314 	.word	0x03140314
 80147a8:	01520314 	.word	0x01520314
 80147ac:	03140314 	.word	0x03140314
 80147b0:	019a0314 	.word	0x019a0314
 80147b4:	027a0314 	.word	0x027a0314
 80147b8:	03140314 	.word	0x03140314
 80147bc:	0314029a 	.word	0x0314029a
 80147c0:	03140314 	.word	0x03140314
 80147c4:	03140314 	.word	0x03140314
 80147c8:	03140314 	.word	0x03140314
 80147cc:	03140314 	.word	0x03140314
 80147d0:	00f70314 	.word	0x00f70314
 80147d4:	03140106 	.word	0x03140106
 80147d8:	03140314 	.word	0x03140314
 80147dc:	010600e0 	.word	0x010600e0
 80147e0:	031400f1 	.word	0x031400f1
 80147e4:	031400eb 	.word	0x031400eb
 80147e8:	01540132 	.word	0x01540132
 80147ec:	00f10189 	.word	0x00f10189
 80147f0:	019a0314 	.word	0x019a0314
 80147f4:	027c0098 	.word	0x027c0098
 80147f8:	03140314 	.word	0x03140314
 80147fc:	03140065 	.word	0x03140065
 8014800:	0098      	.short	0x0098
 8014802:	9800      	ldr	r0, [sp, #0]
 8014804:	aa0e      	add	r2, sp, #56	@ 0x38
 8014806:	4639      	mov	r1, r7
 8014808:	f7ff fede 	bl	80145c8 <__sprint_r>
 801480c:	2800      	cmp	r0, #0
 801480e:	f040 8336 	bne.w	8014e7e <_vfiprintf_r+0x852>
 8014812:	ae11      	add	r6, sp, #68	@ 0x44
 8014814:	e780      	b.n	8014718 <_vfiprintf_r+0xec>
 8014816:	4a99      	ldr	r2, [pc, #612]	@ (8014a7c <_vfiprintf_r+0x450>)
 8014818:	9205      	str	r2, [sp, #20]
 801481a:	f01a 0220 	ands.w	r2, sl, #32
 801481e:	f000 8231 	beq.w	8014c84 <_vfiprintf_r+0x658>
 8014822:	3507      	adds	r5, #7
 8014824:	f025 0507 	bic.w	r5, r5, #7
 8014828:	46a8      	mov	r8, r5
 801482a:	686d      	ldr	r5, [r5, #4]
 801482c:	f858 4b08 	ldr.w	r4, [r8], #8
 8014830:	f01a 0f01 	tst.w	sl, #1
 8014834:	d009      	beq.n	801484a <_vfiprintf_r+0x21e>
 8014836:	ea54 0205 	orrs.w	r2, r4, r5
 801483a:	bf1f      	itttt	ne
 801483c:	2230      	movne	r2, #48	@ 0x30
 801483e:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 8014842:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 8014846:	f04a 0a02 	orrne.w	sl, sl, #2
 801484a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 801484e:	e112      	b.n	8014a76 <_vfiprintf_r+0x44a>
 8014850:	9800      	ldr	r0, [sp, #0]
 8014852:	f001 f887 	bl	8015964 <_localeconv_r>
 8014856:	6843      	ldr	r3, [r0, #4]
 8014858:	9309      	str	r3, [sp, #36]	@ 0x24
 801485a:	4618      	mov	r0, r3
 801485c:	f7eb fd28 	bl	80002b0 <strlen>
 8014860:	9007      	str	r0, [sp, #28]
 8014862:	9800      	ldr	r0, [sp, #0]
 8014864:	f001 f87e 	bl	8015964 <_localeconv_r>
 8014868:	6883      	ldr	r3, [r0, #8]
 801486a:	9306      	str	r3, [sp, #24]
 801486c:	9b07      	ldr	r3, [sp, #28]
 801486e:	b12b      	cbz	r3, 801487c <_vfiprintf_r+0x250>
 8014870:	9b06      	ldr	r3, [sp, #24]
 8014872:	b11b      	cbz	r3, 801487c <_vfiprintf_r+0x250>
 8014874:	781b      	ldrb	r3, [r3, #0]
 8014876:	b10b      	cbz	r3, 801487c <_vfiprintf_r+0x250>
 8014878:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 801487c:	465c      	mov	r4, fp
 801487e:	e75b      	b.n	8014738 <_vfiprintf_r+0x10c>
 8014880:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8014884:	2b00      	cmp	r3, #0
 8014886:	d1f9      	bne.n	801487c <_vfiprintf_r+0x250>
 8014888:	2320      	movs	r3, #32
 801488a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 801488e:	e7f5      	b.n	801487c <_vfiprintf_r+0x250>
 8014890:	f04a 0a01 	orr.w	sl, sl, #1
 8014894:	e7f2      	b.n	801487c <_vfiprintf_r+0x250>
 8014896:	f855 3b04 	ldr.w	r3, [r5], #4
 801489a:	9302      	str	r3, [sp, #8]
 801489c:	2b00      	cmp	r3, #0
 801489e:	daed      	bge.n	801487c <_vfiprintf_r+0x250>
 80148a0:	425b      	negs	r3, r3
 80148a2:	9302      	str	r3, [sp, #8]
 80148a4:	f04a 0a04 	orr.w	sl, sl, #4
 80148a8:	e7e8      	b.n	801487c <_vfiprintf_r+0x250>
 80148aa:	232b      	movs	r3, #43	@ 0x2b
 80148ac:	e7ed      	b.n	801488a <_vfiprintf_r+0x25e>
 80148ae:	465a      	mov	r2, fp
 80148b0:	f812 3b01 	ldrb.w	r3, [r2], #1
 80148b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80148b6:	d112      	bne.n	80148de <_vfiprintf_r+0x2b2>
 80148b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80148bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80148c0:	9301      	str	r3, [sp, #4]
 80148c2:	4693      	mov	fp, r2
 80148c4:	e7da      	b.n	801487c <_vfiprintf_r+0x250>
 80148c6:	9b01      	ldr	r3, [sp, #4]
 80148c8:	fb00 1303 	mla	r3, r0, r3, r1
 80148cc:	9301      	str	r3, [sp, #4]
 80148ce:	f812 3b01 	ldrb.w	r3, [r2], #1
 80148d2:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 80148d6:	2909      	cmp	r1, #9
 80148d8:	d9f5      	bls.n	80148c6 <_vfiprintf_r+0x29a>
 80148da:	4693      	mov	fp, r2
 80148dc:	e72f      	b.n	801473e <_vfiprintf_r+0x112>
 80148de:	2100      	movs	r1, #0
 80148e0:	9101      	str	r1, [sp, #4]
 80148e2:	200a      	movs	r0, #10
 80148e4:	e7f5      	b.n	80148d2 <_vfiprintf_r+0x2a6>
 80148e6:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 80148ea:	e7c7      	b.n	801487c <_vfiprintf_r+0x250>
 80148ec:	2100      	movs	r1, #0
 80148ee:	465a      	mov	r2, fp
 80148f0:	9102      	str	r1, [sp, #8]
 80148f2:	200a      	movs	r0, #10
 80148f4:	9902      	ldr	r1, [sp, #8]
 80148f6:	3b30      	subs	r3, #48	@ 0x30
 80148f8:	fb00 3301 	mla	r3, r0, r1, r3
 80148fc:	9302      	str	r3, [sp, #8]
 80148fe:	f812 3b01 	ldrb.w	r3, [r2], #1
 8014902:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8014906:	2909      	cmp	r1, #9
 8014908:	d9f4      	bls.n	80148f4 <_vfiprintf_r+0x2c8>
 801490a:	e7e6      	b.n	80148da <_vfiprintf_r+0x2ae>
 801490c:	f89b 3000 	ldrb.w	r3, [fp]
 8014910:	2b68      	cmp	r3, #104	@ 0x68
 8014912:	bf06      	itte	eq
 8014914:	f10b 0b01 	addeq.w	fp, fp, #1
 8014918:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 801491c:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8014920:	e7ac      	b.n	801487c <_vfiprintf_r+0x250>
 8014922:	f89b 3000 	ldrb.w	r3, [fp]
 8014926:	2b6c      	cmp	r3, #108	@ 0x6c
 8014928:	d104      	bne.n	8014934 <_vfiprintf_r+0x308>
 801492a:	f10b 0b01 	add.w	fp, fp, #1
 801492e:	f04a 0a20 	orr.w	sl, sl, #32
 8014932:	e7a3      	b.n	801487c <_vfiprintf_r+0x250>
 8014934:	f04a 0a10 	orr.w	sl, sl, #16
 8014938:	e7a0      	b.n	801487c <_vfiprintf_r+0x250>
 801493a:	46a8      	mov	r8, r5
 801493c:	2400      	movs	r4, #0
 801493e:	f858 3b04 	ldr.w	r3, [r8], #4
 8014942:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8014946:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 801494a:	2301      	movs	r3, #1
 801494c:	9301      	str	r3, [sp, #4]
 801494e:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8014952:	e0ab      	b.n	8014aac <_vfiprintf_r+0x480>
 8014954:	f04a 0a10 	orr.w	sl, sl, #16
 8014958:	f01a 0f20 	tst.w	sl, #32
 801495c:	d011      	beq.n	8014982 <_vfiprintf_r+0x356>
 801495e:	3507      	adds	r5, #7
 8014960:	f025 0507 	bic.w	r5, r5, #7
 8014964:	46a8      	mov	r8, r5
 8014966:	686d      	ldr	r5, [r5, #4]
 8014968:	f858 4b08 	ldr.w	r4, [r8], #8
 801496c:	2d00      	cmp	r5, #0
 801496e:	da06      	bge.n	801497e <_vfiprintf_r+0x352>
 8014970:	4264      	negs	r4, r4
 8014972:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8014976:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 801497a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 801497e:	2301      	movs	r3, #1
 8014980:	e048      	b.n	8014a14 <_vfiprintf_r+0x3e8>
 8014982:	46a8      	mov	r8, r5
 8014984:	f01a 0f10 	tst.w	sl, #16
 8014988:	f858 5b04 	ldr.w	r5, [r8], #4
 801498c:	d002      	beq.n	8014994 <_vfiprintf_r+0x368>
 801498e:	462c      	mov	r4, r5
 8014990:	17ed      	asrs	r5, r5, #31
 8014992:	e7eb      	b.n	801496c <_vfiprintf_r+0x340>
 8014994:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8014998:	d003      	beq.n	80149a2 <_vfiprintf_r+0x376>
 801499a:	b22c      	sxth	r4, r5
 801499c:	f345 35c0 	sbfx	r5, r5, #15, #1
 80149a0:	e7e4      	b.n	801496c <_vfiprintf_r+0x340>
 80149a2:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80149a6:	d0f2      	beq.n	801498e <_vfiprintf_r+0x362>
 80149a8:	b26c      	sxtb	r4, r5
 80149aa:	f345 15c0 	sbfx	r5, r5, #7, #1
 80149ae:	e7dd      	b.n	801496c <_vfiprintf_r+0x340>
 80149b0:	f01a 0f20 	tst.w	sl, #32
 80149b4:	d007      	beq.n	80149c6 <_vfiprintf_r+0x39a>
 80149b6:	9a03      	ldr	r2, [sp, #12]
 80149b8:	682b      	ldr	r3, [r5, #0]
 80149ba:	9903      	ldr	r1, [sp, #12]
 80149bc:	17d2      	asrs	r2, r2, #31
 80149be:	e9c3 1200 	strd	r1, r2, [r3]
 80149c2:	3504      	adds	r5, #4
 80149c4:	e693      	b.n	80146ee <_vfiprintf_r+0xc2>
 80149c6:	f01a 0f10 	tst.w	sl, #16
 80149ca:	d003      	beq.n	80149d4 <_vfiprintf_r+0x3a8>
 80149cc:	682b      	ldr	r3, [r5, #0]
 80149ce:	9a03      	ldr	r2, [sp, #12]
 80149d0:	601a      	str	r2, [r3, #0]
 80149d2:	e7f6      	b.n	80149c2 <_vfiprintf_r+0x396>
 80149d4:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80149d8:	d003      	beq.n	80149e2 <_vfiprintf_r+0x3b6>
 80149da:	682b      	ldr	r3, [r5, #0]
 80149dc:	9a03      	ldr	r2, [sp, #12]
 80149de:	801a      	strh	r2, [r3, #0]
 80149e0:	e7ef      	b.n	80149c2 <_vfiprintf_r+0x396>
 80149e2:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80149e6:	d0f1      	beq.n	80149cc <_vfiprintf_r+0x3a0>
 80149e8:	682b      	ldr	r3, [r5, #0]
 80149ea:	9a03      	ldr	r2, [sp, #12]
 80149ec:	701a      	strb	r2, [r3, #0]
 80149ee:	e7e8      	b.n	80149c2 <_vfiprintf_r+0x396>
 80149f0:	f04a 0a10 	orr.w	sl, sl, #16
 80149f4:	f01a 0320 	ands.w	r3, sl, #32
 80149f8:	d01f      	beq.n	8014a3a <_vfiprintf_r+0x40e>
 80149fa:	3507      	adds	r5, #7
 80149fc:	f025 0507 	bic.w	r5, r5, #7
 8014a00:	46a8      	mov	r8, r5
 8014a02:	686d      	ldr	r5, [r5, #4]
 8014a04:	f858 4b08 	ldr.w	r4, [r8], #8
 8014a08:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8014a0c:	2300      	movs	r3, #0
 8014a0e:	2200      	movs	r2, #0
 8014a10:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 8014a14:	9a01      	ldr	r2, [sp, #4]
 8014a16:	3201      	adds	r2, #1
 8014a18:	f000 825f 	beq.w	8014eda <_vfiprintf_r+0x8ae>
 8014a1c:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8014a20:	9204      	str	r2, [sp, #16]
 8014a22:	ea54 0205 	orrs.w	r2, r4, r5
 8014a26:	f040 825e 	bne.w	8014ee6 <_vfiprintf_r+0x8ba>
 8014a2a:	9a01      	ldr	r2, [sp, #4]
 8014a2c:	2a00      	cmp	r2, #0
 8014a2e:	f000 8198 	beq.w	8014d62 <_vfiprintf_r+0x736>
 8014a32:	2b01      	cmp	r3, #1
 8014a34:	f040 825a 	bne.w	8014eec <_vfiprintf_r+0x8c0>
 8014a38:	e13b      	b.n	8014cb2 <_vfiprintf_r+0x686>
 8014a3a:	46a8      	mov	r8, r5
 8014a3c:	f01a 0510 	ands.w	r5, sl, #16
 8014a40:	f858 4b04 	ldr.w	r4, [r8], #4
 8014a44:	d001      	beq.n	8014a4a <_vfiprintf_r+0x41e>
 8014a46:	461d      	mov	r5, r3
 8014a48:	e7de      	b.n	8014a08 <_vfiprintf_r+0x3dc>
 8014a4a:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8014a4e:	d001      	beq.n	8014a54 <_vfiprintf_r+0x428>
 8014a50:	b2a4      	uxth	r4, r4
 8014a52:	e7d9      	b.n	8014a08 <_vfiprintf_r+0x3dc>
 8014a54:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8014a58:	d0d6      	beq.n	8014a08 <_vfiprintf_r+0x3dc>
 8014a5a:	b2e4      	uxtb	r4, r4
 8014a5c:	e7f3      	b.n	8014a46 <_vfiprintf_r+0x41a>
 8014a5e:	46a8      	mov	r8, r5
 8014a60:	f647 0330 	movw	r3, #30768	@ 0x7830
 8014a64:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8014a68:	f858 4b04 	ldr.w	r4, [r8], #4
 8014a6c:	4b03      	ldr	r3, [pc, #12]	@ (8014a7c <_vfiprintf_r+0x450>)
 8014a6e:	9305      	str	r3, [sp, #20]
 8014a70:	2500      	movs	r5, #0
 8014a72:	f04a 0a02 	orr.w	sl, sl, #2
 8014a76:	2302      	movs	r3, #2
 8014a78:	e7c9      	b.n	8014a0e <_vfiprintf_r+0x3e2>
 8014a7a:	bf00      	nop
 8014a7c:	0801ed70 	.word	0x0801ed70
 8014a80:	9b01      	ldr	r3, [sp, #4]
 8014a82:	46a8      	mov	r8, r5
 8014a84:	1c5c      	adds	r4, r3, #1
 8014a86:	f04f 0500 	mov.w	r5, #0
 8014a8a:	f858 9b04 	ldr.w	r9, [r8], #4
 8014a8e:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 8014a92:	f000 80d0 	beq.w	8014c36 <_vfiprintf_r+0x60a>
 8014a96:	461a      	mov	r2, r3
 8014a98:	4629      	mov	r1, r5
 8014a9a:	4648      	mov	r0, r9
 8014a9c:	f7eb fbb8 	bl	8000210 <memchr>
 8014aa0:	4604      	mov	r4, r0
 8014aa2:	b118      	cbz	r0, 8014aac <_vfiprintf_r+0x480>
 8014aa4:	eba0 0309 	sub.w	r3, r0, r9
 8014aa8:	9301      	str	r3, [sp, #4]
 8014aaa:	462c      	mov	r4, r5
 8014aac:	9b01      	ldr	r3, [sp, #4]
 8014aae:	42a3      	cmp	r3, r4
 8014ab0:	bfb8      	it	lt
 8014ab2:	4623      	movlt	r3, r4
 8014ab4:	9304      	str	r3, [sp, #16]
 8014ab6:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8014aba:	b113      	cbz	r3, 8014ac2 <_vfiprintf_r+0x496>
 8014abc:	9b04      	ldr	r3, [sp, #16]
 8014abe:	3301      	adds	r3, #1
 8014ac0:	9304      	str	r3, [sp, #16]
 8014ac2:	f01a 0302 	ands.w	r3, sl, #2
 8014ac6:	9308      	str	r3, [sp, #32]
 8014ac8:	bf1e      	ittt	ne
 8014aca:	9b04      	ldrne	r3, [sp, #16]
 8014acc:	3302      	addne	r3, #2
 8014ace:	9304      	strne	r3, [sp, #16]
 8014ad0:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 8014ad4:	930a      	str	r3, [sp, #40]	@ 0x28
 8014ad6:	d11f      	bne.n	8014b18 <_vfiprintf_r+0x4ec>
 8014ad8:	9b02      	ldr	r3, [sp, #8]
 8014ada:	9a04      	ldr	r2, [sp, #16]
 8014adc:	1a9d      	subs	r5, r3, r2
 8014ade:	2d00      	cmp	r5, #0
 8014ae0:	dd1a      	ble.n	8014b18 <_vfiprintf_r+0x4ec>
 8014ae2:	4ba9      	ldr	r3, [pc, #676]	@ (8014d88 <_vfiprintf_r+0x75c>)
 8014ae4:	6033      	str	r3, [r6, #0]
 8014ae6:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8014aea:	2d10      	cmp	r5, #16
 8014aec:	f102 0201 	add.w	r2, r2, #1
 8014af0:	f106 0008 	add.w	r0, r6, #8
 8014af4:	f300 814e 	bgt.w	8014d94 <_vfiprintf_r+0x768>
 8014af8:	6075      	str	r5, [r6, #4]
 8014afa:	2a07      	cmp	r2, #7
 8014afc:	4465      	add	r5, ip
 8014afe:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8014b02:	f340 815a 	ble.w	8014dba <_vfiprintf_r+0x78e>
 8014b06:	9800      	ldr	r0, [sp, #0]
 8014b08:	aa0e      	add	r2, sp, #56	@ 0x38
 8014b0a:	4639      	mov	r1, r7
 8014b0c:	f7ff fd5c 	bl	80145c8 <__sprint_r>
 8014b10:	2800      	cmp	r0, #0
 8014b12:	f040 81b4 	bne.w	8014e7e <_vfiprintf_r+0x852>
 8014b16:	ae11      	add	r6, sp, #68	@ 0x44
 8014b18:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8014b1c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8014b20:	b161      	cbz	r1, 8014b3c <_vfiprintf_r+0x510>
 8014b22:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8014b26:	3301      	adds	r3, #1
 8014b28:	6031      	str	r1, [r6, #0]
 8014b2a:	2101      	movs	r1, #1
 8014b2c:	440a      	add	r2, r1
 8014b2e:	2b07      	cmp	r3, #7
 8014b30:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8014b34:	6071      	str	r1, [r6, #4]
 8014b36:	f300 8142 	bgt.w	8014dbe <_vfiprintf_r+0x792>
 8014b3a:	3608      	adds	r6, #8
 8014b3c:	9908      	ldr	r1, [sp, #32]
 8014b3e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8014b42:	b159      	cbz	r1, 8014b5c <_vfiprintf_r+0x530>
 8014b44:	a90d      	add	r1, sp, #52	@ 0x34
 8014b46:	3301      	adds	r3, #1
 8014b48:	6031      	str	r1, [r6, #0]
 8014b4a:	2102      	movs	r1, #2
 8014b4c:	440a      	add	r2, r1
 8014b4e:	2b07      	cmp	r3, #7
 8014b50:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8014b54:	6071      	str	r1, [r6, #4]
 8014b56:	f300 813b 	bgt.w	8014dd0 <_vfiprintf_r+0x7a4>
 8014b5a:	3608      	adds	r6, #8
 8014b5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b5e:	2b80      	cmp	r3, #128	@ 0x80
 8014b60:	d11f      	bne.n	8014ba2 <_vfiprintf_r+0x576>
 8014b62:	9b02      	ldr	r3, [sp, #8]
 8014b64:	9a04      	ldr	r2, [sp, #16]
 8014b66:	1a9d      	subs	r5, r3, r2
 8014b68:	2d00      	cmp	r5, #0
 8014b6a:	dd1a      	ble.n	8014ba2 <_vfiprintf_r+0x576>
 8014b6c:	4b87      	ldr	r3, [pc, #540]	@ (8014d8c <_vfiprintf_r+0x760>)
 8014b6e:	6033      	str	r3, [r6, #0]
 8014b70:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8014b74:	2d10      	cmp	r5, #16
 8014b76:	f102 0201 	add.w	r2, r2, #1
 8014b7a:	f106 0008 	add.w	r0, r6, #8
 8014b7e:	f300 8130 	bgt.w	8014de2 <_vfiprintf_r+0x7b6>
 8014b82:	6075      	str	r5, [r6, #4]
 8014b84:	2a07      	cmp	r2, #7
 8014b86:	4465      	add	r5, ip
 8014b88:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8014b8c:	f340 813c 	ble.w	8014e08 <_vfiprintf_r+0x7dc>
 8014b90:	9800      	ldr	r0, [sp, #0]
 8014b92:	aa0e      	add	r2, sp, #56	@ 0x38
 8014b94:	4639      	mov	r1, r7
 8014b96:	f7ff fd17 	bl	80145c8 <__sprint_r>
 8014b9a:	2800      	cmp	r0, #0
 8014b9c:	f040 816f 	bne.w	8014e7e <_vfiprintf_r+0x852>
 8014ba0:	ae11      	add	r6, sp, #68	@ 0x44
 8014ba2:	9b01      	ldr	r3, [sp, #4]
 8014ba4:	1ae4      	subs	r4, r4, r3
 8014ba6:	2c00      	cmp	r4, #0
 8014ba8:	dd1a      	ble.n	8014be0 <_vfiprintf_r+0x5b4>
 8014baa:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8014bae:	4877      	ldr	r0, [pc, #476]	@ (8014d8c <_vfiprintf_r+0x760>)
 8014bb0:	6030      	str	r0, [r6, #0]
 8014bb2:	2c10      	cmp	r4, #16
 8014bb4:	f103 0301 	add.w	r3, r3, #1
 8014bb8:	f106 0108 	add.w	r1, r6, #8
 8014bbc:	f300 8126 	bgt.w	8014e0c <_vfiprintf_r+0x7e0>
 8014bc0:	6074      	str	r4, [r6, #4]
 8014bc2:	2b07      	cmp	r3, #7
 8014bc4:	4414      	add	r4, r2
 8014bc6:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 8014bca:	f340 8130 	ble.w	8014e2e <_vfiprintf_r+0x802>
 8014bce:	9800      	ldr	r0, [sp, #0]
 8014bd0:	aa0e      	add	r2, sp, #56	@ 0x38
 8014bd2:	4639      	mov	r1, r7
 8014bd4:	f7ff fcf8 	bl	80145c8 <__sprint_r>
 8014bd8:	2800      	cmp	r0, #0
 8014bda:	f040 8150 	bne.w	8014e7e <_vfiprintf_r+0x852>
 8014bde:	ae11      	add	r6, sp, #68	@ 0x44
 8014be0:	9b01      	ldr	r3, [sp, #4]
 8014be2:	9a01      	ldr	r2, [sp, #4]
 8014be4:	6073      	str	r3, [r6, #4]
 8014be6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014be8:	f8c6 9000 	str.w	r9, [r6]
 8014bec:	4413      	add	r3, r2
 8014bee:	9310      	str	r3, [sp, #64]	@ 0x40
 8014bf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014bf2:	3301      	adds	r3, #1
 8014bf4:	2b07      	cmp	r3, #7
 8014bf6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014bf8:	f300 811b 	bgt.w	8014e32 <_vfiprintf_r+0x806>
 8014bfc:	f106 0308 	add.w	r3, r6, #8
 8014c00:	f01a 0f04 	tst.w	sl, #4
 8014c04:	f040 811d 	bne.w	8014e42 <_vfiprintf_r+0x816>
 8014c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014c0c:	9904      	ldr	r1, [sp, #16]
 8014c0e:	428a      	cmp	r2, r1
 8014c10:	bfac      	ite	ge
 8014c12:	189b      	addge	r3, r3, r2
 8014c14:	185b      	addlt	r3, r3, r1
 8014c16:	9303      	str	r3, [sp, #12]
 8014c18:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014c1a:	b13b      	cbz	r3, 8014c2c <_vfiprintf_r+0x600>
 8014c1c:	9800      	ldr	r0, [sp, #0]
 8014c1e:	aa0e      	add	r2, sp, #56	@ 0x38
 8014c20:	4639      	mov	r1, r7
 8014c22:	f7ff fcd1 	bl	80145c8 <__sprint_r>
 8014c26:	2800      	cmp	r0, #0
 8014c28:	f040 8129 	bne.w	8014e7e <_vfiprintf_r+0x852>
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014c30:	4645      	mov	r5, r8
 8014c32:	ae11      	add	r6, sp, #68	@ 0x44
 8014c34:	e55b      	b.n	80146ee <_vfiprintf_r+0xc2>
 8014c36:	4648      	mov	r0, r9
 8014c38:	f7eb fb3a 	bl	80002b0 <strlen>
 8014c3c:	9001      	str	r0, [sp, #4]
 8014c3e:	e734      	b.n	8014aaa <_vfiprintf_r+0x47e>
 8014c40:	f04a 0a10 	orr.w	sl, sl, #16
 8014c44:	f01a 0320 	ands.w	r3, sl, #32
 8014c48:	d008      	beq.n	8014c5c <_vfiprintf_r+0x630>
 8014c4a:	3507      	adds	r5, #7
 8014c4c:	f025 0507 	bic.w	r5, r5, #7
 8014c50:	46a8      	mov	r8, r5
 8014c52:	686d      	ldr	r5, [r5, #4]
 8014c54:	f858 4b08 	ldr.w	r4, [r8], #8
 8014c58:	2301      	movs	r3, #1
 8014c5a:	e6d8      	b.n	8014a0e <_vfiprintf_r+0x3e2>
 8014c5c:	46a8      	mov	r8, r5
 8014c5e:	f01a 0510 	ands.w	r5, sl, #16
 8014c62:	f858 4b04 	ldr.w	r4, [r8], #4
 8014c66:	d001      	beq.n	8014c6c <_vfiprintf_r+0x640>
 8014c68:	461d      	mov	r5, r3
 8014c6a:	e7f5      	b.n	8014c58 <_vfiprintf_r+0x62c>
 8014c6c:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8014c70:	d001      	beq.n	8014c76 <_vfiprintf_r+0x64a>
 8014c72:	b2a4      	uxth	r4, r4
 8014c74:	e7f0      	b.n	8014c58 <_vfiprintf_r+0x62c>
 8014c76:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8014c7a:	d0ed      	beq.n	8014c58 <_vfiprintf_r+0x62c>
 8014c7c:	b2e4      	uxtb	r4, r4
 8014c7e:	e7f3      	b.n	8014c68 <_vfiprintf_r+0x63c>
 8014c80:	4a43      	ldr	r2, [pc, #268]	@ (8014d90 <_vfiprintf_r+0x764>)
 8014c82:	e5c9      	b.n	8014818 <_vfiprintf_r+0x1ec>
 8014c84:	46a8      	mov	r8, r5
 8014c86:	f01a 0510 	ands.w	r5, sl, #16
 8014c8a:	f858 4b04 	ldr.w	r4, [r8], #4
 8014c8e:	d001      	beq.n	8014c94 <_vfiprintf_r+0x668>
 8014c90:	4615      	mov	r5, r2
 8014c92:	e5cd      	b.n	8014830 <_vfiprintf_r+0x204>
 8014c94:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8014c98:	d001      	beq.n	8014c9e <_vfiprintf_r+0x672>
 8014c9a:	b2a4      	uxth	r4, r4
 8014c9c:	e5c8      	b.n	8014830 <_vfiprintf_r+0x204>
 8014c9e:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8014ca2:	f43f adc5 	beq.w	8014830 <_vfiprintf_r+0x204>
 8014ca6:	b2e4      	uxtb	r4, r4
 8014ca8:	e7f2      	b.n	8014c90 <_vfiprintf_r+0x664>
 8014caa:	2c0a      	cmp	r4, #10
 8014cac:	f175 0300 	sbcs.w	r3, r5, #0
 8014cb0:	d206      	bcs.n	8014cc0 <_vfiprintf_r+0x694>
 8014cb2:	3430      	adds	r4, #48	@ 0x30
 8014cb4:	b2e4      	uxtb	r4, r4
 8014cb6:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 8014cba:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8014cbe:	e131      	b.n	8014f24 <_vfiprintf_r+0x8f8>
 8014cc0:	ab3a      	add	r3, sp, #232	@ 0xe8
 8014cc2:	9308      	str	r3, [sp, #32]
 8014cc4:	9b04      	ldr	r3, [sp, #16]
 8014cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014cca:	f04f 0a00 	mov.w	sl, #0
 8014cce:	930a      	str	r3, [sp, #40]	@ 0x28
 8014cd0:	220a      	movs	r2, #10
 8014cd2:	2300      	movs	r3, #0
 8014cd4:	4620      	mov	r0, r4
 8014cd6:	4629      	mov	r1, r5
 8014cd8:	f7eb ff86 	bl	8000be8 <__aeabi_uldivmod>
 8014cdc:	460b      	mov	r3, r1
 8014cde:	9908      	ldr	r1, [sp, #32]
 8014ce0:	900b      	str	r0, [sp, #44]	@ 0x2c
 8014ce2:	3230      	adds	r2, #48	@ 0x30
 8014ce4:	f801 2c01 	strb.w	r2, [r1, #-1]
 8014ce8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014cea:	f101 39ff 	add.w	r9, r1, #4294967295
 8014cee:	f10a 0a01 	add.w	sl, sl, #1
 8014cf2:	b1e2      	cbz	r2, 8014d2e <_vfiprintf_r+0x702>
 8014cf4:	9a06      	ldr	r2, [sp, #24]
 8014cf6:	7812      	ldrb	r2, [r2, #0]
 8014cf8:	4552      	cmp	r2, sl
 8014cfa:	d118      	bne.n	8014d2e <_vfiprintf_r+0x702>
 8014cfc:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8014d00:	d015      	beq.n	8014d2e <_vfiprintf_r+0x702>
 8014d02:	2c0a      	cmp	r4, #10
 8014d04:	f175 0200 	sbcs.w	r2, r5, #0
 8014d08:	d311      	bcc.n	8014d2e <_vfiprintf_r+0x702>
 8014d0a:	9308      	str	r3, [sp, #32]
 8014d0c:	9b07      	ldr	r3, [sp, #28]
 8014d0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014d10:	eba9 0903 	sub.w	r9, r9, r3
 8014d14:	461a      	mov	r2, r3
 8014d16:	4648      	mov	r0, r9
 8014d18:	f000 fe0a 	bl	8015930 <strncpy>
 8014d1c:	9b06      	ldr	r3, [sp, #24]
 8014d1e:	785a      	ldrb	r2, [r3, #1]
 8014d20:	9b08      	ldr	r3, [sp, #32]
 8014d22:	b172      	cbz	r2, 8014d42 <_vfiprintf_r+0x716>
 8014d24:	9a06      	ldr	r2, [sp, #24]
 8014d26:	3201      	adds	r2, #1
 8014d28:	9206      	str	r2, [sp, #24]
 8014d2a:	f04f 0a00 	mov.w	sl, #0
 8014d2e:	2c0a      	cmp	r4, #10
 8014d30:	f175 0500 	sbcs.w	r5, r5, #0
 8014d34:	f0c0 80f6 	bcc.w	8014f24 <_vfiprintf_r+0x8f8>
 8014d38:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8014d3a:	f8cd 9020 	str.w	r9, [sp, #32]
 8014d3e:	461d      	mov	r5, r3
 8014d40:	e7c6      	b.n	8014cd0 <_vfiprintf_r+0x6a4>
 8014d42:	4692      	mov	sl, r2
 8014d44:	e7f3      	b.n	8014d2e <_vfiprintf_r+0x702>
 8014d46:	f004 030f 	and.w	r3, r4, #15
 8014d4a:	9a05      	ldr	r2, [sp, #20]
 8014d4c:	0924      	lsrs	r4, r4, #4
 8014d4e:	5cd3      	ldrb	r3, [r2, r3]
 8014d50:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8014d54:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8014d58:	092d      	lsrs	r5, r5, #4
 8014d5a:	ea54 0305 	orrs.w	r3, r4, r5
 8014d5e:	d1f2      	bne.n	8014d46 <_vfiprintf_r+0x71a>
 8014d60:	e0e0      	b.n	8014f24 <_vfiprintf_r+0x8f8>
 8014d62:	b923      	cbnz	r3, 8014d6e <_vfiprintf_r+0x742>
 8014d64:	f01a 0f01 	tst.w	sl, #1
 8014d68:	d001      	beq.n	8014d6e <_vfiprintf_r+0x742>
 8014d6a:	2430      	movs	r4, #48	@ 0x30
 8014d6c:	e7a3      	b.n	8014cb6 <_vfiprintf_r+0x68a>
 8014d6e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8014d72:	e0d7      	b.n	8014f24 <_vfiprintf_r+0x8f8>
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	f000 80a3 	beq.w	8014ec0 <_vfiprintf_r+0x894>
 8014d7a:	2400      	movs	r4, #0
 8014d7c:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8014d80:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8014d84:	46a8      	mov	r8, r5
 8014d86:	e5e0      	b.n	801494a <_vfiprintf_r+0x31e>
 8014d88:	0801edc4 	.word	0x0801edc4
 8014d8c:	0801edb4 	.word	0x0801edb4
 8014d90:	0801ed81 	.word	0x0801ed81
 8014d94:	2110      	movs	r1, #16
 8014d96:	6071      	str	r1, [r6, #4]
 8014d98:	2a07      	cmp	r2, #7
 8014d9a:	4461      	add	r1, ip
 8014d9c:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8014da0:	dd08      	ble.n	8014db4 <_vfiprintf_r+0x788>
 8014da2:	9800      	ldr	r0, [sp, #0]
 8014da4:	aa0e      	add	r2, sp, #56	@ 0x38
 8014da6:	4639      	mov	r1, r7
 8014da8:	f7ff fc0e 	bl	80145c8 <__sprint_r>
 8014dac:	2800      	cmp	r0, #0
 8014dae:	d166      	bne.n	8014e7e <_vfiprintf_r+0x852>
 8014db0:	4b60      	ldr	r3, [pc, #384]	@ (8014f34 <_vfiprintf_r+0x908>)
 8014db2:	a811      	add	r0, sp, #68	@ 0x44
 8014db4:	3d10      	subs	r5, #16
 8014db6:	4606      	mov	r6, r0
 8014db8:	e694      	b.n	8014ae4 <_vfiprintf_r+0x4b8>
 8014dba:	4606      	mov	r6, r0
 8014dbc:	e6ac      	b.n	8014b18 <_vfiprintf_r+0x4ec>
 8014dbe:	9800      	ldr	r0, [sp, #0]
 8014dc0:	aa0e      	add	r2, sp, #56	@ 0x38
 8014dc2:	4639      	mov	r1, r7
 8014dc4:	f7ff fc00 	bl	80145c8 <__sprint_r>
 8014dc8:	2800      	cmp	r0, #0
 8014dca:	d158      	bne.n	8014e7e <_vfiprintf_r+0x852>
 8014dcc:	ae11      	add	r6, sp, #68	@ 0x44
 8014dce:	e6b5      	b.n	8014b3c <_vfiprintf_r+0x510>
 8014dd0:	9800      	ldr	r0, [sp, #0]
 8014dd2:	aa0e      	add	r2, sp, #56	@ 0x38
 8014dd4:	4639      	mov	r1, r7
 8014dd6:	f7ff fbf7 	bl	80145c8 <__sprint_r>
 8014dda:	2800      	cmp	r0, #0
 8014ddc:	d14f      	bne.n	8014e7e <_vfiprintf_r+0x852>
 8014dde:	ae11      	add	r6, sp, #68	@ 0x44
 8014de0:	e6bc      	b.n	8014b5c <_vfiprintf_r+0x530>
 8014de2:	2110      	movs	r1, #16
 8014de4:	6071      	str	r1, [r6, #4]
 8014de6:	2a07      	cmp	r2, #7
 8014de8:	4461      	add	r1, ip
 8014dea:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8014dee:	dd08      	ble.n	8014e02 <_vfiprintf_r+0x7d6>
 8014df0:	9800      	ldr	r0, [sp, #0]
 8014df2:	aa0e      	add	r2, sp, #56	@ 0x38
 8014df4:	4639      	mov	r1, r7
 8014df6:	f7ff fbe7 	bl	80145c8 <__sprint_r>
 8014dfa:	2800      	cmp	r0, #0
 8014dfc:	d13f      	bne.n	8014e7e <_vfiprintf_r+0x852>
 8014dfe:	4b4e      	ldr	r3, [pc, #312]	@ (8014f38 <_vfiprintf_r+0x90c>)
 8014e00:	a811      	add	r0, sp, #68	@ 0x44
 8014e02:	3d10      	subs	r5, #16
 8014e04:	4606      	mov	r6, r0
 8014e06:	e6b2      	b.n	8014b6e <_vfiprintf_r+0x542>
 8014e08:	4606      	mov	r6, r0
 8014e0a:	e6ca      	b.n	8014ba2 <_vfiprintf_r+0x576>
 8014e0c:	2010      	movs	r0, #16
 8014e0e:	4402      	add	r2, r0
 8014e10:	2b07      	cmp	r3, #7
 8014e12:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8014e16:	6070      	str	r0, [r6, #4]
 8014e18:	dd06      	ble.n	8014e28 <_vfiprintf_r+0x7fc>
 8014e1a:	9800      	ldr	r0, [sp, #0]
 8014e1c:	aa0e      	add	r2, sp, #56	@ 0x38
 8014e1e:	4639      	mov	r1, r7
 8014e20:	f7ff fbd2 	bl	80145c8 <__sprint_r>
 8014e24:	bb58      	cbnz	r0, 8014e7e <_vfiprintf_r+0x852>
 8014e26:	a911      	add	r1, sp, #68	@ 0x44
 8014e28:	3c10      	subs	r4, #16
 8014e2a:	460e      	mov	r6, r1
 8014e2c:	e6bd      	b.n	8014baa <_vfiprintf_r+0x57e>
 8014e2e:	460e      	mov	r6, r1
 8014e30:	e6d6      	b.n	8014be0 <_vfiprintf_r+0x5b4>
 8014e32:	9800      	ldr	r0, [sp, #0]
 8014e34:	aa0e      	add	r2, sp, #56	@ 0x38
 8014e36:	4639      	mov	r1, r7
 8014e38:	f7ff fbc6 	bl	80145c8 <__sprint_r>
 8014e3c:	b9f8      	cbnz	r0, 8014e7e <_vfiprintf_r+0x852>
 8014e3e:	ab11      	add	r3, sp, #68	@ 0x44
 8014e40:	e6de      	b.n	8014c00 <_vfiprintf_r+0x5d4>
 8014e42:	9a02      	ldr	r2, [sp, #8]
 8014e44:	9904      	ldr	r1, [sp, #16]
 8014e46:	1a54      	subs	r4, r2, r1
 8014e48:	2c00      	cmp	r4, #0
 8014e4a:	f77f aedd 	ble.w	8014c08 <_vfiprintf_r+0x5dc>
 8014e4e:	4d39      	ldr	r5, [pc, #228]	@ (8014f34 <_vfiprintf_r+0x908>)
 8014e50:	2610      	movs	r6, #16
 8014e52:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8014e56:	2c10      	cmp	r4, #16
 8014e58:	f102 0201 	add.w	r2, r2, #1
 8014e5c:	601d      	str	r5, [r3, #0]
 8014e5e:	dc1d      	bgt.n	8014e9c <_vfiprintf_r+0x870>
 8014e60:	605c      	str	r4, [r3, #4]
 8014e62:	2a07      	cmp	r2, #7
 8014e64:	440c      	add	r4, r1
 8014e66:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8014e6a:	f77f aecd 	ble.w	8014c08 <_vfiprintf_r+0x5dc>
 8014e6e:	9800      	ldr	r0, [sp, #0]
 8014e70:	aa0e      	add	r2, sp, #56	@ 0x38
 8014e72:	4639      	mov	r1, r7
 8014e74:	f7ff fba8 	bl	80145c8 <__sprint_r>
 8014e78:	2800      	cmp	r0, #0
 8014e7a:	f43f aec5 	beq.w	8014c08 <_vfiprintf_r+0x5dc>
 8014e7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014e80:	07d9      	lsls	r1, r3, #31
 8014e82:	d405      	bmi.n	8014e90 <_vfiprintf_r+0x864>
 8014e84:	89bb      	ldrh	r3, [r7, #12]
 8014e86:	059a      	lsls	r2, r3, #22
 8014e88:	d402      	bmi.n	8014e90 <_vfiprintf_r+0x864>
 8014e8a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8014e8c:	f000 fde1 	bl	8015a52 <__retarget_lock_release_recursive>
 8014e90:	89bb      	ldrh	r3, [r7, #12]
 8014e92:	065b      	lsls	r3, r3, #25
 8014e94:	f57f abfb 	bpl.w	801468e <_vfiprintf_r+0x62>
 8014e98:	f7ff bbf6 	b.w	8014688 <_vfiprintf_r+0x5c>
 8014e9c:	3110      	adds	r1, #16
 8014e9e:	2a07      	cmp	r2, #7
 8014ea0:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8014ea4:	605e      	str	r6, [r3, #4]
 8014ea6:	dc02      	bgt.n	8014eae <_vfiprintf_r+0x882>
 8014ea8:	3308      	adds	r3, #8
 8014eaa:	3c10      	subs	r4, #16
 8014eac:	e7d1      	b.n	8014e52 <_vfiprintf_r+0x826>
 8014eae:	9800      	ldr	r0, [sp, #0]
 8014eb0:	aa0e      	add	r2, sp, #56	@ 0x38
 8014eb2:	4639      	mov	r1, r7
 8014eb4:	f7ff fb88 	bl	80145c8 <__sprint_r>
 8014eb8:	2800      	cmp	r0, #0
 8014eba:	d1e0      	bne.n	8014e7e <_vfiprintf_r+0x852>
 8014ebc:	ab11      	add	r3, sp, #68	@ 0x44
 8014ebe:	e7f4      	b.n	8014eaa <_vfiprintf_r+0x87e>
 8014ec0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014ec2:	b913      	cbnz	r3, 8014eca <_vfiprintf_r+0x89e>
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014ec8:	e7d9      	b.n	8014e7e <_vfiprintf_r+0x852>
 8014eca:	9800      	ldr	r0, [sp, #0]
 8014ecc:	aa0e      	add	r2, sp, #56	@ 0x38
 8014ece:	4639      	mov	r1, r7
 8014ed0:	f7ff fb7a 	bl	80145c8 <__sprint_r>
 8014ed4:	2800      	cmp	r0, #0
 8014ed6:	d0f5      	beq.n	8014ec4 <_vfiprintf_r+0x898>
 8014ed8:	e7d1      	b.n	8014e7e <_vfiprintf_r+0x852>
 8014eda:	ea54 0205 	orrs.w	r2, r4, r5
 8014ede:	f8cd a010 	str.w	sl, [sp, #16]
 8014ee2:	f43f ada6 	beq.w	8014a32 <_vfiprintf_r+0x406>
 8014ee6:	2b01      	cmp	r3, #1
 8014ee8:	f43f aedf 	beq.w	8014caa <_vfiprintf_r+0x67e>
 8014eec:	2b02      	cmp	r3, #2
 8014eee:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8014ef2:	f43f af28 	beq.w	8014d46 <_vfiprintf_r+0x71a>
 8014ef6:	f004 0307 	and.w	r3, r4, #7
 8014efa:	08e4      	lsrs	r4, r4, #3
 8014efc:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8014f00:	08ed      	lsrs	r5, r5, #3
 8014f02:	3330      	adds	r3, #48	@ 0x30
 8014f04:	ea54 0105 	orrs.w	r1, r4, r5
 8014f08:	464a      	mov	r2, r9
 8014f0a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8014f0e:	d1f2      	bne.n	8014ef6 <_vfiprintf_r+0x8ca>
 8014f10:	9904      	ldr	r1, [sp, #16]
 8014f12:	07c8      	lsls	r0, r1, #31
 8014f14:	d506      	bpl.n	8014f24 <_vfiprintf_r+0x8f8>
 8014f16:	2b30      	cmp	r3, #48	@ 0x30
 8014f18:	d004      	beq.n	8014f24 <_vfiprintf_r+0x8f8>
 8014f1a:	2330      	movs	r3, #48	@ 0x30
 8014f1c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8014f20:	f1a2 0902 	sub.w	r9, r2, #2
 8014f24:	ab3a      	add	r3, sp, #232	@ 0xe8
 8014f26:	eba3 0309 	sub.w	r3, r3, r9
 8014f2a:	9c01      	ldr	r4, [sp, #4]
 8014f2c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8014f30:	9301      	str	r3, [sp, #4]
 8014f32:	e5bb      	b.n	8014aac <_vfiprintf_r+0x480>
 8014f34:	0801edc4 	.word	0x0801edc4
 8014f38:	0801edb4 	.word	0x0801edb4

08014f3c <__sbprintf>:
 8014f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014f3e:	461f      	mov	r7, r3
 8014f40:	898b      	ldrh	r3, [r1, #12]
 8014f42:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8014f46:	f023 0302 	bic.w	r3, r3, #2
 8014f4a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8014f4e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8014f50:	9319      	str	r3, [sp, #100]	@ 0x64
 8014f52:	89cb      	ldrh	r3, [r1, #14]
 8014f54:	f8ad 300e 	strh.w	r3, [sp, #14]
 8014f58:	69cb      	ldr	r3, [r1, #28]
 8014f5a:	9307      	str	r3, [sp, #28]
 8014f5c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8014f5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014f60:	ab1a      	add	r3, sp, #104	@ 0x68
 8014f62:	9300      	str	r3, [sp, #0]
 8014f64:	9304      	str	r3, [sp, #16]
 8014f66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014f6a:	4615      	mov	r5, r2
 8014f6c:	4606      	mov	r6, r0
 8014f6e:	9302      	str	r3, [sp, #8]
 8014f70:	9305      	str	r3, [sp, #20]
 8014f72:	a816      	add	r0, sp, #88	@ 0x58
 8014f74:	2300      	movs	r3, #0
 8014f76:	460c      	mov	r4, r1
 8014f78:	9306      	str	r3, [sp, #24]
 8014f7a:	f000 fd67 	bl	8015a4c <__retarget_lock_init_recursive>
 8014f7e:	462a      	mov	r2, r5
 8014f80:	463b      	mov	r3, r7
 8014f82:	4669      	mov	r1, sp
 8014f84:	4630      	mov	r0, r6
 8014f86:	f7ff fb51 	bl	801462c <_vfiprintf_r>
 8014f8a:	1e05      	subs	r5, r0, #0
 8014f8c:	db07      	blt.n	8014f9e <__sbprintf+0x62>
 8014f8e:	4669      	mov	r1, sp
 8014f90:	4630      	mov	r0, r6
 8014f92:	f000 f89b 	bl	80150cc <_fflush_r>
 8014f96:	2800      	cmp	r0, #0
 8014f98:	bf18      	it	ne
 8014f9a:	f04f 35ff 	movne.w	r5, #4294967295
 8014f9e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8014fa2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8014fa4:	065b      	lsls	r3, r3, #25
 8014fa6:	bf42      	ittt	mi
 8014fa8:	89a3      	ldrhmi	r3, [r4, #12]
 8014faa:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8014fae:	81a3      	strhmi	r3, [r4, #12]
 8014fb0:	f000 fd4d 	bl	8015a4e <__retarget_lock_close_recursive>
 8014fb4:	4628      	mov	r0, r5
 8014fb6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8014fba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014fbc <__sflush_r>:
 8014fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014fc0:	4605      	mov	r5, r0
 8014fc2:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8014fc6:	0706      	lsls	r6, r0, #28
 8014fc8:	460c      	mov	r4, r1
 8014fca:	d457      	bmi.n	801507c <__sflush_r+0xc0>
 8014fcc:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8014fd0:	818b      	strh	r3, [r1, #12]
 8014fd2:	684b      	ldr	r3, [r1, #4]
 8014fd4:	2b00      	cmp	r3, #0
 8014fd6:	dc02      	bgt.n	8014fde <__sflush_r+0x22>
 8014fd8:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	dd4c      	ble.n	8015078 <__sflush_r+0xbc>
 8014fde:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014fe0:	2e00      	cmp	r6, #0
 8014fe2:	d049      	beq.n	8015078 <__sflush_r+0xbc>
 8014fe4:	2300      	movs	r3, #0
 8014fe6:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 8014fea:	682f      	ldr	r7, [r5, #0]
 8014fec:	69e1      	ldr	r1, [r4, #28]
 8014fee:	602b      	str	r3, [r5, #0]
 8014ff0:	d034      	beq.n	801505c <__sflush_r+0xa0>
 8014ff2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8014ff4:	89a3      	ldrh	r3, [r4, #12]
 8014ff6:	0759      	lsls	r1, r3, #29
 8014ff8:	d505      	bpl.n	8015006 <__sflush_r+0x4a>
 8014ffa:	6863      	ldr	r3, [r4, #4]
 8014ffc:	1ad2      	subs	r2, r2, r3
 8014ffe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015000:	b10b      	cbz	r3, 8015006 <__sflush_r+0x4a>
 8015002:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8015004:	1ad2      	subs	r2, r2, r3
 8015006:	2300      	movs	r3, #0
 8015008:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801500a:	69e1      	ldr	r1, [r4, #28]
 801500c:	4628      	mov	r0, r5
 801500e:	47b0      	blx	r6
 8015010:	1c43      	adds	r3, r0, #1
 8015012:	d106      	bne.n	8015022 <__sflush_r+0x66>
 8015014:	682a      	ldr	r2, [r5, #0]
 8015016:	2a1d      	cmp	r2, #29
 8015018:	d848      	bhi.n	80150ac <__sflush_r+0xf0>
 801501a:	4b2b      	ldr	r3, [pc, #172]	@ (80150c8 <__sflush_r+0x10c>)
 801501c:	4113      	asrs	r3, r2
 801501e:	07de      	lsls	r6, r3, #31
 8015020:	d444      	bmi.n	80150ac <__sflush_r+0xf0>
 8015022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015026:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801502a:	81a2      	strh	r2, [r4, #12]
 801502c:	2200      	movs	r2, #0
 801502e:	6062      	str	r2, [r4, #4]
 8015030:	04d9      	lsls	r1, r3, #19
 8015032:	6922      	ldr	r2, [r4, #16]
 8015034:	6022      	str	r2, [r4, #0]
 8015036:	d504      	bpl.n	8015042 <__sflush_r+0x86>
 8015038:	1c42      	adds	r2, r0, #1
 801503a:	d101      	bne.n	8015040 <__sflush_r+0x84>
 801503c:	682b      	ldr	r3, [r5, #0]
 801503e:	b903      	cbnz	r3, 8015042 <__sflush_r+0x86>
 8015040:	6520      	str	r0, [r4, #80]	@ 0x50
 8015042:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015044:	602f      	str	r7, [r5, #0]
 8015046:	b1b9      	cbz	r1, 8015078 <__sflush_r+0xbc>
 8015048:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 801504c:	4299      	cmp	r1, r3
 801504e:	d002      	beq.n	8015056 <__sflush_r+0x9a>
 8015050:	4628      	mov	r0, r5
 8015052:	f001 fbe7 	bl	8016824 <_free_r>
 8015056:	2300      	movs	r3, #0
 8015058:	6323      	str	r3, [r4, #48]	@ 0x30
 801505a:	e00d      	b.n	8015078 <__sflush_r+0xbc>
 801505c:	2301      	movs	r3, #1
 801505e:	4628      	mov	r0, r5
 8015060:	47b0      	blx	r6
 8015062:	4602      	mov	r2, r0
 8015064:	1c50      	adds	r0, r2, #1
 8015066:	d1c5      	bne.n	8014ff4 <__sflush_r+0x38>
 8015068:	682b      	ldr	r3, [r5, #0]
 801506a:	2b00      	cmp	r3, #0
 801506c:	d0c2      	beq.n	8014ff4 <__sflush_r+0x38>
 801506e:	2b1d      	cmp	r3, #29
 8015070:	d001      	beq.n	8015076 <__sflush_r+0xba>
 8015072:	2b16      	cmp	r3, #22
 8015074:	d11a      	bne.n	80150ac <__sflush_r+0xf0>
 8015076:	602f      	str	r7, [r5, #0]
 8015078:	2000      	movs	r0, #0
 801507a:	e01e      	b.n	80150ba <__sflush_r+0xfe>
 801507c:	690f      	ldr	r7, [r1, #16]
 801507e:	2f00      	cmp	r7, #0
 8015080:	d0fa      	beq.n	8015078 <__sflush_r+0xbc>
 8015082:	0783      	lsls	r3, r0, #30
 8015084:	680e      	ldr	r6, [r1, #0]
 8015086:	bf08      	it	eq
 8015088:	694b      	ldreq	r3, [r1, #20]
 801508a:	600f      	str	r7, [r1, #0]
 801508c:	bf18      	it	ne
 801508e:	2300      	movne	r3, #0
 8015090:	eba6 0807 	sub.w	r8, r6, r7
 8015094:	608b      	str	r3, [r1, #8]
 8015096:	f1b8 0f00 	cmp.w	r8, #0
 801509a:	dded      	ble.n	8015078 <__sflush_r+0xbc>
 801509c:	69e1      	ldr	r1, [r4, #28]
 801509e:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 80150a0:	4643      	mov	r3, r8
 80150a2:	463a      	mov	r2, r7
 80150a4:	4628      	mov	r0, r5
 80150a6:	47b0      	blx	r6
 80150a8:	2800      	cmp	r0, #0
 80150aa:	dc08      	bgt.n	80150be <__sflush_r+0x102>
 80150ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80150b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80150b4:	81a3      	strh	r3, [r4, #12]
 80150b6:	f04f 30ff 	mov.w	r0, #4294967295
 80150ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150be:	4407      	add	r7, r0
 80150c0:	eba8 0800 	sub.w	r8, r8, r0
 80150c4:	e7e7      	b.n	8015096 <__sflush_r+0xda>
 80150c6:	bf00      	nop
 80150c8:	dfbffffe 	.word	0xdfbffffe

080150cc <_fflush_r>:
 80150cc:	b538      	push	{r3, r4, r5, lr}
 80150ce:	460c      	mov	r4, r1
 80150d0:	4605      	mov	r5, r0
 80150d2:	b118      	cbz	r0, 80150dc <_fflush_r+0x10>
 80150d4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80150d6:	b90b      	cbnz	r3, 80150dc <_fflush_r+0x10>
 80150d8:	f000 f8aa 	bl	8015230 <__sinit>
 80150dc:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80150e0:	b1b8      	cbz	r0, 8015112 <_fflush_r+0x46>
 80150e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80150e4:	07db      	lsls	r3, r3, #31
 80150e6:	d404      	bmi.n	80150f2 <_fflush_r+0x26>
 80150e8:	0581      	lsls	r1, r0, #22
 80150ea:	d402      	bmi.n	80150f2 <_fflush_r+0x26>
 80150ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80150ee:	f000 fcaf 	bl	8015a50 <__retarget_lock_acquire_recursive>
 80150f2:	4628      	mov	r0, r5
 80150f4:	4621      	mov	r1, r4
 80150f6:	f7ff ff61 	bl	8014fbc <__sflush_r>
 80150fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80150fc:	07da      	lsls	r2, r3, #31
 80150fe:	4605      	mov	r5, r0
 8015100:	d405      	bmi.n	801510e <_fflush_r+0x42>
 8015102:	89a3      	ldrh	r3, [r4, #12]
 8015104:	059b      	lsls	r3, r3, #22
 8015106:	d402      	bmi.n	801510e <_fflush_r+0x42>
 8015108:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801510a:	f000 fca2 	bl	8015a52 <__retarget_lock_release_recursive>
 801510e:	4628      	mov	r0, r5
 8015110:	bd38      	pop	{r3, r4, r5, pc}
 8015112:	4605      	mov	r5, r0
 8015114:	e7fb      	b.n	801510e <_fflush_r+0x42>
	...

08015118 <std>:
 8015118:	2300      	movs	r3, #0
 801511a:	b510      	push	{r4, lr}
 801511c:	4604      	mov	r4, r0
 801511e:	e9c0 3300 	strd	r3, r3, [r0]
 8015122:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015126:	6083      	str	r3, [r0, #8]
 8015128:	8181      	strh	r1, [r0, #12]
 801512a:	6643      	str	r3, [r0, #100]	@ 0x64
 801512c:	81c2      	strh	r2, [r0, #14]
 801512e:	6183      	str	r3, [r0, #24]
 8015130:	4619      	mov	r1, r3
 8015132:	2208      	movs	r2, #8
 8015134:	305c      	adds	r0, #92	@ 0x5c
 8015136:	f000 fbf3 	bl	8015920 <memset>
 801513a:	4b0d      	ldr	r3, [pc, #52]	@ (8015170 <std+0x58>)
 801513c:	6223      	str	r3, [r4, #32]
 801513e:	4b0d      	ldr	r3, [pc, #52]	@ (8015174 <std+0x5c>)
 8015140:	6263      	str	r3, [r4, #36]	@ 0x24
 8015142:	4b0d      	ldr	r3, [pc, #52]	@ (8015178 <std+0x60>)
 8015144:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015146:	4b0d      	ldr	r3, [pc, #52]	@ (801517c <std+0x64>)
 8015148:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801514a:	4b0d      	ldr	r3, [pc, #52]	@ (8015180 <std+0x68>)
 801514c:	61e4      	str	r4, [r4, #28]
 801514e:	429c      	cmp	r4, r3
 8015150:	d006      	beq.n	8015160 <std+0x48>
 8015152:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015156:	4294      	cmp	r4, r2
 8015158:	d002      	beq.n	8015160 <std+0x48>
 801515a:	33d0      	adds	r3, #208	@ 0xd0
 801515c:	429c      	cmp	r4, r3
 801515e:	d105      	bne.n	801516c <std+0x54>
 8015160:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015168:	f000 bc70 	b.w	8015a4c <__retarget_lock_init_recursive>
 801516c:	bd10      	pop	{r4, pc}
 801516e:	bf00      	nop
 8015170:	080155c1 	.word	0x080155c1
 8015174:	080155e3 	.word	0x080155e3
 8015178:	0801561b 	.word	0x0801561b
 801517c:	0801563f 	.word	0x0801563f
 8015180:	2000167c 	.word	0x2000167c

08015184 <stdio_exit_handler>:
 8015184:	4a02      	ldr	r2, [pc, #8]	@ (8015190 <stdio_exit_handler+0xc>)
 8015186:	4903      	ldr	r1, [pc, #12]	@ (8015194 <stdio_exit_handler+0x10>)
 8015188:	4803      	ldr	r0, [pc, #12]	@ (8015198 <stdio_exit_handler+0x14>)
 801518a:	f000 b9b5 	b.w	80154f8 <_fwalk_sglue>
 801518e:	bf00      	nop
 8015190:	20000228 	.word	0x20000228
 8015194:	08018c15 	.word	0x08018c15
 8015198:	200003a8 	.word	0x200003a8

0801519c <cleanup_stdio>:
 801519c:	6841      	ldr	r1, [r0, #4]
 801519e:	4b0c      	ldr	r3, [pc, #48]	@ (80151d0 <cleanup_stdio+0x34>)
 80151a0:	4299      	cmp	r1, r3
 80151a2:	b510      	push	{r4, lr}
 80151a4:	4604      	mov	r4, r0
 80151a6:	d001      	beq.n	80151ac <cleanup_stdio+0x10>
 80151a8:	f003 fd34 	bl	8018c14 <_fclose_r>
 80151ac:	68a1      	ldr	r1, [r4, #8]
 80151ae:	4b09      	ldr	r3, [pc, #36]	@ (80151d4 <cleanup_stdio+0x38>)
 80151b0:	4299      	cmp	r1, r3
 80151b2:	d002      	beq.n	80151ba <cleanup_stdio+0x1e>
 80151b4:	4620      	mov	r0, r4
 80151b6:	f003 fd2d 	bl	8018c14 <_fclose_r>
 80151ba:	68e1      	ldr	r1, [r4, #12]
 80151bc:	4b06      	ldr	r3, [pc, #24]	@ (80151d8 <cleanup_stdio+0x3c>)
 80151be:	4299      	cmp	r1, r3
 80151c0:	d004      	beq.n	80151cc <cleanup_stdio+0x30>
 80151c2:	4620      	mov	r0, r4
 80151c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80151c8:	f003 bd24 	b.w	8018c14 <_fclose_r>
 80151cc:	bd10      	pop	{r4, pc}
 80151ce:	bf00      	nop
 80151d0:	2000167c 	.word	0x2000167c
 80151d4:	200016e4 	.word	0x200016e4
 80151d8:	2000174c 	.word	0x2000174c

080151dc <global_stdio_init.part.0>:
 80151dc:	b510      	push	{r4, lr}
 80151de:	4b0b      	ldr	r3, [pc, #44]	@ (801520c <global_stdio_init.part.0+0x30>)
 80151e0:	4c0b      	ldr	r4, [pc, #44]	@ (8015210 <global_stdio_init.part.0+0x34>)
 80151e2:	4a0c      	ldr	r2, [pc, #48]	@ (8015214 <global_stdio_init.part.0+0x38>)
 80151e4:	601a      	str	r2, [r3, #0]
 80151e6:	4620      	mov	r0, r4
 80151e8:	2200      	movs	r2, #0
 80151ea:	2104      	movs	r1, #4
 80151ec:	f7ff ff94 	bl	8015118 <std>
 80151f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80151f4:	2201      	movs	r2, #1
 80151f6:	2109      	movs	r1, #9
 80151f8:	f7ff ff8e 	bl	8015118 <std>
 80151fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015200:	2202      	movs	r2, #2
 8015202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015206:	2112      	movs	r1, #18
 8015208:	f7ff bf86 	b.w	8015118 <std>
 801520c:	200017b4 	.word	0x200017b4
 8015210:	2000167c 	.word	0x2000167c
 8015214:	08015185 	.word	0x08015185

08015218 <__sfp_lock_acquire>:
 8015218:	4801      	ldr	r0, [pc, #4]	@ (8015220 <__sfp_lock_acquire+0x8>)
 801521a:	f000 bc19 	b.w	8015a50 <__retarget_lock_acquire_recursive>
 801521e:	bf00      	nop
 8015220:	200017be 	.word	0x200017be

08015224 <__sfp_lock_release>:
 8015224:	4801      	ldr	r0, [pc, #4]	@ (801522c <__sfp_lock_release+0x8>)
 8015226:	f000 bc14 	b.w	8015a52 <__retarget_lock_release_recursive>
 801522a:	bf00      	nop
 801522c:	200017be 	.word	0x200017be

08015230 <__sinit>:
 8015230:	b510      	push	{r4, lr}
 8015232:	4604      	mov	r4, r0
 8015234:	f7ff fff0 	bl	8015218 <__sfp_lock_acquire>
 8015238:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801523a:	b11b      	cbz	r3, 8015244 <__sinit+0x14>
 801523c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015240:	f7ff bff0 	b.w	8015224 <__sfp_lock_release>
 8015244:	4b04      	ldr	r3, [pc, #16]	@ (8015258 <__sinit+0x28>)
 8015246:	6363      	str	r3, [r4, #52]	@ 0x34
 8015248:	4b04      	ldr	r3, [pc, #16]	@ (801525c <__sinit+0x2c>)
 801524a:	681b      	ldr	r3, [r3, #0]
 801524c:	2b00      	cmp	r3, #0
 801524e:	d1f5      	bne.n	801523c <__sinit+0xc>
 8015250:	f7ff ffc4 	bl	80151dc <global_stdio_init.part.0>
 8015254:	e7f2      	b.n	801523c <__sinit+0xc>
 8015256:	bf00      	nop
 8015258:	0801519d 	.word	0x0801519d
 801525c:	200017b4 	.word	0x200017b4

08015260 <__sfvwrite_r>:
 8015260:	6893      	ldr	r3, [r2, #8]
 8015262:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015266:	4606      	mov	r6, r0
 8015268:	460c      	mov	r4, r1
 801526a:	4691      	mov	r9, r2
 801526c:	b91b      	cbnz	r3, 8015276 <__sfvwrite_r+0x16>
 801526e:	2000      	movs	r0, #0
 8015270:	b003      	add	sp, #12
 8015272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015276:	898b      	ldrh	r3, [r1, #12]
 8015278:	0718      	lsls	r0, r3, #28
 801527a:	d550      	bpl.n	801531e <__sfvwrite_r+0xbe>
 801527c:	690b      	ldr	r3, [r1, #16]
 801527e:	2b00      	cmp	r3, #0
 8015280:	d04d      	beq.n	801531e <__sfvwrite_r+0xbe>
 8015282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015286:	f8d9 8000 	ldr.w	r8, [r9]
 801528a:	f013 0702 	ands.w	r7, r3, #2
 801528e:	d16b      	bne.n	8015368 <__sfvwrite_r+0x108>
 8015290:	f013 0301 	ands.w	r3, r3, #1
 8015294:	f000 809c 	beq.w	80153d0 <__sfvwrite_r+0x170>
 8015298:	4638      	mov	r0, r7
 801529a:	46ba      	mov	sl, r7
 801529c:	46bb      	mov	fp, r7
 801529e:	f1bb 0f00 	cmp.w	fp, #0
 80152a2:	f000 8103 	beq.w	80154ac <__sfvwrite_r+0x24c>
 80152a6:	b950      	cbnz	r0, 80152be <__sfvwrite_r+0x5e>
 80152a8:	465a      	mov	r2, fp
 80152aa:	210a      	movs	r1, #10
 80152ac:	4650      	mov	r0, sl
 80152ae:	f7ea ffaf 	bl	8000210 <memchr>
 80152b2:	2800      	cmp	r0, #0
 80152b4:	f000 8100 	beq.w	80154b8 <__sfvwrite_r+0x258>
 80152b8:	3001      	adds	r0, #1
 80152ba:	eba0 070a 	sub.w	r7, r0, sl
 80152be:	6820      	ldr	r0, [r4, #0]
 80152c0:	6921      	ldr	r1, [r4, #16]
 80152c2:	68a5      	ldr	r5, [r4, #8]
 80152c4:	6963      	ldr	r3, [r4, #20]
 80152c6:	455f      	cmp	r7, fp
 80152c8:	463a      	mov	r2, r7
 80152ca:	bf28      	it	cs
 80152cc:	465a      	movcs	r2, fp
 80152ce:	4288      	cmp	r0, r1
 80152d0:	f240 80f5 	bls.w	80154be <__sfvwrite_r+0x25e>
 80152d4:	441d      	add	r5, r3
 80152d6:	42aa      	cmp	r2, r5
 80152d8:	f340 80f1 	ble.w	80154be <__sfvwrite_r+0x25e>
 80152dc:	4651      	mov	r1, sl
 80152de:	462a      	mov	r2, r5
 80152e0:	f000 fb04 	bl	80158ec <memmove>
 80152e4:	6823      	ldr	r3, [r4, #0]
 80152e6:	442b      	add	r3, r5
 80152e8:	6023      	str	r3, [r4, #0]
 80152ea:	4621      	mov	r1, r4
 80152ec:	4630      	mov	r0, r6
 80152ee:	f7ff feed 	bl	80150cc <_fflush_r>
 80152f2:	2800      	cmp	r0, #0
 80152f4:	d167      	bne.n	80153c6 <__sfvwrite_r+0x166>
 80152f6:	1b7f      	subs	r7, r7, r5
 80152f8:	f040 80f9 	bne.w	80154ee <__sfvwrite_r+0x28e>
 80152fc:	4621      	mov	r1, r4
 80152fe:	4630      	mov	r0, r6
 8015300:	f7ff fee4 	bl	80150cc <_fflush_r>
 8015304:	2800      	cmp	r0, #0
 8015306:	d15e      	bne.n	80153c6 <__sfvwrite_r+0x166>
 8015308:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801530c:	1b5b      	subs	r3, r3, r5
 801530e:	44aa      	add	sl, r5
 8015310:	ebab 0b05 	sub.w	fp, fp, r5
 8015314:	f8c9 3008 	str.w	r3, [r9, #8]
 8015318:	2b00      	cmp	r3, #0
 801531a:	d1c0      	bne.n	801529e <__sfvwrite_r+0x3e>
 801531c:	e7a7      	b.n	801526e <__sfvwrite_r+0xe>
 801531e:	4621      	mov	r1, r4
 8015320:	4630      	mov	r0, r6
 8015322:	f000 fa13 	bl	801574c <__swsetup_r>
 8015326:	2800      	cmp	r0, #0
 8015328:	d0ab      	beq.n	8015282 <__sfvwrite_r+0x22>
 801532a:	f04f 30ff 	mov.w	r0, #4294967295
 801532e:	e79f      	b.n	8015270 <__sfvwrite_r+0x10>
 8015330:	e9d8 a500 	ldrd	sl, r5, [r8]
 8015334:	f108 0808 	add.w	r8, r8, #8
 8015338:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 801533c:	69e1      	ldr	r1, [r4, #28]
 801533e:	2d00      	cmp	r5, #0
 8015340:	d0f6      	beq.n	8015330 <__sfvwrite_r+0xd0>
 8015342:	42bd      	cmp	r5, r7
 8015344:	462b      	mov	r3, r5
 8015346:	4652      	mov	r2, sl
 8015348:	bf28      	it	cs
 801534a:	463b      	movcs	r3, r7
 801534c:	4630      	mov	r0, r6
 801534e:	47d8      	blx	fp
 8015350:	2800      	cmp	r0, #0
 8015352:	dd38      	ble.n	80153c6 <__sfvwrite_r+0x166>
 8015354:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8015358:	1a1b      	subs	r3, r3, r0
 801535a:	4482      	add	sl, r0
 801535c:	1a2d      	subs	r5, r5, r0
 801535e:	f8c9 3008 	str.w	r3, [r9, #8]
 8015362:	2b00      	cmp	r3, #0
 8015364:	d1e8      	bne.n	8015338 <__sfvwrite_r+0xd8>
 8015366:	e782      	b.n	801526e <__sfvwrite_r+0xe>
 8015368:	f04f 0a00 	mov.w	sl, #0
 801536c:	4f61      	ldr	r7, [pc, #388]	@ (80154f4 <__sfvwrite_r+0x294>)
 801536e:	4655      	mov	r5, sl
 8015370:	e7e2      	b.n	8015338 <__sfvwrite_r+0xd8>
 8015372:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8015376:	f108 0808 	add.w	r8, r8, #8
 801537a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801537e:	6820      	ldr	r0, [r4, #0]
 8015380:	68a2      	ldr	r2, [r4, #8]
 8015382:	f1ba 0f00 	cmp.w	sl, #0
 8015386:	d0f4      	beq.n	8015372 <__sfvwrite_r+0x112>
 8015388:	0599      	lsls	r1, r3, #22
 801538a:	d563      	bpl.n	8015454 <__sfvwrite_r+0x1f4>
 801538c:	4552      	cmp	r2, sl
 801538e:	d836      	bhi.n	80153fe <__sfvwrite_r+0x19e>
 8015390:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8015394:	d033      	beq.n	80153fe <__sfvwrite_r+0x19e>
 8015396:	6921      	ldr	r1, [r4, #16]
 8015398:	6965      	ldr	r5, [r4, #20]
 801539a:	eba0 0b01 	sub.w	fp, r0, r1
 801539e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80153a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80153a6:	f10b 0201 	add.w	r2, fp, #1
 80153aa:	106d      	asrs	r5, r5, #1
 80153ac:	4452      	add	r2, sl
 80153ae:	4295      	cmp	r5, r2
 80153b0:	bf38      	it	cc
 80153b2:	4615      	movcc	r5, r2
 80153b4:	055b      	lsls	r3, r3, #21
 80153b6:	d53d      	bpl.n	8015434 <__sfvwrite_r+0x1d4>
 80153b8:	4629      	mov	r1, r5
 80153ba:	4630      	mov	r0, r6
 80153bc:	f001 faf2 	bl	80169a4 <_malloc_r>
 80153c0:	b948      	cbnz	r0, 80153d6 <__sfvwrite_r+0x176>
 80153c2:	230c      	movs	r3, #12
 80153c4:	6033      	str	r3, [r6, #0]
 80153c6:	89a3      	ldrh	r3, [r4, #12]
 80153c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80153cc:	81a3      	strh	r3, [r4, #12]
 80153ce:	e7ac      	b.n	801532a <__sfvwrite_r+0xca>
 80153d0:	461f      	mov	r7, r3
 80153d2:	469a      	mov	sl, r3
 80153d4:	e7d1      	b.n	801537a <__sfvwrite_r+0x11a>
 80153d6:	465a      	mov	r2, fp
 80153d8:	6921      	ldr	r1, [r4, #16]
 80153da:	9001      	str	r0, [sp, #4]
 80153dc:	f000 fb3a 	bl	8015a54 <memcpy>
 80153e0:	89a2      	ldrh	r2, [r4, #12]
 80153e2:	9b01      	ldr	r3, [sp, #4]
 80153e4:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 80153e8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80153ec:	81a2      	strh	r2, [r4, #12]
 80153ee:	6123      	str	r3, [r4, #16]
 80153f0:	6165      	str	r5, [r4, #20]
 80153f2:	445b      	add	r3, fp
 80153f4:	eba5 050b 	sub.w	r5, r5, fp
 80153f8:	6023      	str	r3, [r4, #0]
 80153fa:	4652      	mov	r2, sl
 80153fc:	60a5      	str	r5, [r4, #8]
 80153fe:	4552      	cmp	r2, sl
 8015400:	bf28      	it	cs
 8015402:	4652      	movcs	r2, sl
 8015404:	6820      	ldr	r0, [r4, #0]
 8015406:	9201      	str	r2, [sp, #4]
 8015408:	4639      	mov	r1, r7
 801540a:	f000 fa6f 	bl	80158ec <memmove>
 801540e:	68a3      	ldr	r3, [r4, #8]
 8015410:	9a01      	ldr	r2, [sp, #4]
 8015412:	1a9b      	subs	r3, r3, r2
 8015414:	60a3      	str	r3, [r4, #8]
 8015416:	6823      	ldr	r3, [r4, #0]
 8015418:	4413      	add	r3, r2
 801541a:	4655      	mov	r5, sl
 801541c:	6023      	str	r3, [r4, #0]
 801541e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8015422:	1b5b      	subs	r3, r3, r5
 8015424:	442f      	add	r7, r5
 8015426:	ebaa 0a05 	sub.w	sl, sl, r5
 801542a:	f8c9 3008 	str.w	r3, [r9, #8]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d1a3      	bne.n	801537a <__sfvwrite_r+0x11a>
 8015432:	e71c      	b.n	801526e <__sfvwrite_r+0xe>
 8015434:	462a      	mov	r2, r5
 8015436:	4630      	mov	r0, r6
 8015438:	f002 f840 	bl	80174bc <_realloc_r>
 801543c:	4603      	mov	r3, r0
 801543e:	2800      	cmp	r0, #0
 8015440:	d1d5      	bne.n	80153ee <__sfvwrite_r+0x18e>
 8015442:	6921      	ldr	r1, [r4, #16]
 8015444:	4630      	mov	r0, r6
 8015446:	f001 f9ed 	bl	8016824 <_free_r>
 801544a:	89a3      	ldrh	r3, [r4, #12]
 801544c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015450:	81a3      	strh	r3, [r4, #12]
 8015452:	e7b6      	b.n	80153c2 <__sfvwrite_r+0x162>
 8015454:	6923      	ldr	r3, [r4, #16]
 8015456:	4283      	cmp	r3, r0
 8015458:	d302      	bcc.n	8015460 <__sfvwrite_r+0x200>
 801545a:	6961      	ldr	r1, [r4, #20]
 801545c:	4551      	cmp	r1, sl
 801545e:	d915      	bls.n	801548c <__sfvwrite_r+0x22c>
 8015460:	4552      	cmp	r2, sl
 8015462:	bf28      	it	cs
 8015464:	4652      	movcs	r2, sl
 8015466:	4639      	mov	r1, r7
 8015468:	4615      	mov	r5, r2
 801546a:	f000 fa3f 	bl	80158ec <memmove>
 801546e:	68a3      	ldr	r3, [r4, #8]
 8015470:	6822      	ldr	r2, [r4, #0]
 8015472:	1b5b      	subs	r3, r3, r5
 8015474:	442a      	add	r2, r5
 8015476:	60a3      	str	r3, [r4, #8]
 8015478:	6022      	str	r2, [r4, #0]
 801547a:	2b00      	cmp	r3, #0
 801547c:	d1cf      	bne.n	801541e <__sfvwrite_r+0x1be>
 801547e:	4621      	mov	r1, r4
 8015480:	4630      	mov	r0, r6
 8015482:	f7ff fe23 	bl	80150cc <_fflush_r>
 8015486:	2800      	cmp	r0, #0
 8015488:	d0c9      	beq.n	801541e <__sfvwrite_r+0x1be>
 801548a:	e79c      	b.n	80153c6 <__sfvwrite_r+0x166>
 801548c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8015490:	4553      	cmp	r3, sl
 8015492:	bf28      	it	cs
 8015494:	4653      	movcs	r3, sl
 8015496:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8015498:	fb93 f3f1 	sdiv	r3, r3, r1
 801549c:	463a      	mov	r2, r7
 801549e:	434b      	muls	r3, r1
 80154a0:	4630      	mov	r0, r6
 80154a2:	69e1      	ldr	r1, [r4, #28]
 80154a4:	47a8      	blx	r5
 80154a6:	1e05      	subs	r5, r0, #0
 80154a8:	dcb9      	bgt.n	801541e <__sfvwrite_r+0x1be>
 80154aa:	e78c      	b.n	80153c6 <__sfvwrite_r+0x166>
 80154ac:	e9d8 ab00 	ldrd	sl, fp, [r8]
 80154b0:	2000      	movs	r0, #0
 80154b2:	f108 0808 	add.w	r8, r8, #8
 80154b6:	e6f2      	b.n	801529e <__sfvwrite_r+0x3e>
 80154b8:	f10b 0701 	add.w	r7, fp, #1
 80154bc:	e6ff      	b.n	80152be <__sfvwrite_r+0x5e>
 80154be:	4293      	cmp	r3, r2
 80154c0:	dc08      	bgt.n	80154d4 <__sfvwrite_r+0x274>
 80154c2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80154c4:	69e1      	ldr	r1, [r4, #28]
 80154c6:	4652      	mov	r2, sl
 80154c8:	4630      	mov	r0, r6
 80154ca:	47a8      	blx	r5
 80154cc:	1e05      	subs	r5, r0, #0
 80154ce:	f73f af12 	bgt.w	80152f6 <__sfvwrite_r+0x96>
 80154d2:	e778      	b.n	80153c6 <__sfvwrite_r+0x166>
 80154d4:	4651      	mov	r1, sl
 80154d6:	9201      	str	r2, [sp, #4]
 80154d8:	f000 fa08 	bl	80158ec <memmove>
 80154dc:	9a01      	ldr	r2, [sp, #4]
 80154de:	68a3      	ldr	r3, [r4, #8]
 80154e0:	1a9b      	subs	r3, r3, r2
 80154e2:	60a3      	str	r3, [r4, #8]
 80154e4:	6823      	ldr	r3, [r4, #0]
 80154e6:	4413      	add	r3, r2
 80154e8:	6023      	str	r3, [r4, #0]
 80154ea:	4615      	mov	r5, r2
 80154ec:	e703      	b.n	80152f6 <__sfvwrite_r+0x96>
 80154ee:	2001      	movs	r0, #1
 80154f0:	e70a      	b.n	8015308 <__sfvwrite_r+0xa8>
 80154f2:	bf00      	nop
 80154f4:	7ffffc00 	.word	0x7ffffc00

080154f8 <_fwalk_sglue>:
 80154f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80154fc:	4607      	mov	r7, r0
 80154fe:	4688      	mov	r8, r1
 8015500:	4614      	mov	r4, r2
 8015502:	2600      	movs	r6, #0
 8015504:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015508:	f1b9 0901 	subs.w	r9, r9, #1
 801550c:	d505      	bpl.n	801551a <_fwalk_sglue+0x22>
 801550e:	6824      	ldr	r4, [r4, #0]
 8015510:	2c00      	cmp	r4, #0
 8015512:	d1f7      	bne.n	8015504 <_fwalk_sglue+0xc>
 8015514:	4630      	mov	r0, r6
 8015516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801551a:	89ab      	ldrh	r3, [r5, #12]
 801551c:	2b01      	cmp	r3, #1
 801551e:	d907      	bls.n	8015530 <_fwalk_sglue+0x38>
 8015520:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015524:	3301      	adds	r3, #1
 8015526:	d003      	beq.n	8015530 <_fwalk_sglue+0x38>
 8015528:	4629      	mov	r1, r5
 801552a:	4638      	mov	r0, r7
 801552c:	47c0      	blx	r8
 801552e:	4306      	orrs	r6, r0
 8015530:	3568      	adds	r5, #104	@ 0x68
 8015532:	e7e9      	b.n	8015508 <_fwalk_sglue+0x10>

08015534 <printf>:
 8015534:	b40f      	push	{r0, r1, r2, r3}
 8015536:	b507      	push	{r0, r1, r2, lr}
 8015538:	4906      	ldr	r1, [pc, #24]	@ (8015554 <printf+0x20>)
 801553a:	ab04      	add	r3, sp, #16
 801553c:	6808      	ldr	r0, [r1, #0]
 801553e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015542:	6881      	ldr	r1, [r0, #8]
 8015544:	9301      	str	r3, [sp, #4]
 8015546:	f7fd fdd3 	bl	80130f0 <_vfprintf_r>
 801554a:	b003      	add	sp, #12
 801554c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015550:	b004      	add	sp, #16
 8015552:	4770      	bx	lr
 8015554:	200003a0 	.word	0x200003a0

08015558 <snprintf>:
 8015558:	b40c      	push	{r2, r3}
 801555a:	b530      	push	{r4, r5, lr}
 801555c:	4b17      	ldr	r3, [pc, #92]	@ (80155bc <snprintf+0x64>)
 801555e:	1e0c      	subs	r4, r1, #0
 8015560:	681d      	ldr	r5, [r3, #0]
 8015562:	b09d      	sub	sp, #116	@ 0x74
 8015564:	da08      	bge.n	8015578 <snprintf+0x20>
 8015566:	238b      	movs	r3, #139	@ 0x8b
 8015568:	602b      	str	r3, [r5, #0]
 801556a:	f04f 30ff 	mov.w	r0, #4294967295
 801556e:	b01d      	add	sp, #116	@ 0x74
 8015570:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015574:	b002      	add	sp, #8
 8015576:	4770      	bx	lr
 8015578:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801557c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015580:	bf14      	ite	ne
 8015582:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015586:	4623      	moveq	r3, r4
 8015588:	9304      	str	r3, [sp, #16]
 801558a:	9307      	str	r3, [sp, #28]
 801558c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015590:	9002      	str	r0, [sp, #8]
 8015592:	9006      	str	r0, [sp, #24]
 8015594:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015598:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801559a:	ab21      	add	r3, sp, #132	@ 0x84
 801559c:	a902      	add	r1, sp, #8
 801559e:	4628      	mov	r0, r5
 80155a0:	9301      	str	r3, [sp, #4]
 80155a2:	f002 f959 	bl	8017858 <_svfprintf_r>
 80155a6:	1c43      	adds	r3, r0, #1
 80155a8:	bfbc      	itt	lt
 80155aa:	238b      	movlt	r3, #139	@ 0x8b
 80155ac:	602b      	strlt	r3, [r5, #0]
 80155ae:	2c00      	cmp	r4, #0
 80155b0:	d0dd      	beq.n	801556e <snprintf+0x16>
 80155b2:	9b02      	ldr	r3, [sp, #8]
 80155b4:	2200      	movs	r2, #0
 80155b6:	701a      	strb	r2, [r3, #0]
 80155b8:	e7d9      	b.n	801556e <snprintf+0x16>
 80155ba:	bf00      	nop
 80155bc:	200003a0 	.word	0x200003a0

080155c0 <__sread>:
 80155c0:	b510      	push	{r4, lr}
 80155c2:	460c      	mov	r4, r1
 80155c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80155c8:	f000 f9f2 	bl	80159b0 <_read_r>
 80155cc:	2800      	cmp	r0, #0
 80155ce:	bfab      	itete	ge
 80155d0:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 80155d2:	89a3      	ldrhlt	r3, [r4, #12]
 80155d4:	181b      	addge	r3, r3, r0
 80155d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80155da:	bfac      	ite	ge
 80155dc:	6523      	strge	r3, [r4, #80]	@ 0x50
 80155de:	81a3      	strhlt	r3, [r4, #12]
 80155e0:	bd10      	pop	{r4, pc}

080155e2 <__swrite>:
 80155e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155e6:	461f      	mov	r7, r3
 80155e8:	898b      	ldrh	r3, [r1, #12]
 80155ea:	05db      	lsls	r3, r3, #23
 80155ec:	4605      	mov	r5, r0
 80155ee:	460c      	mov	r4, r1
 80155f0:	4616      	mov	r6, r2
 80155f2:	d505      	bpl.n	8015600 <__swrite+0x1e>
 80155f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80155f8:	2302      	movs	r3, #2
 80155fa:	2200      	movs	r2, #0
 80155fc:	f000 f9c6 	bl	801598c <_lseek_r>
 8015600:	89a3      	ldrh	r3, [r4, #12]
 8015602:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015606:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801560a:	81a3      	strh	r3, [r4, #12]
 801560c:	4632      	mov	r2, r6
 801560e:	463b      	mov	r3, r7
 8015610:	4628      	mov	r0, r5
 8015612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015616:	f000 b9dd 	b.w	80159d4 <_write_r>

0801561a <__sseek>:
 801561a:	b510      	push	{r4, lr}
 801561c:	460c      	mov	r4, r1
 801561e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015622:	f000 f9b3 	bl	801598c <_lseek_r>
 8015626:	1c43      	adds	r3, r0, #1
 8015628:	89a3      	ldrh	r3, [r4, #12]
 801562a:	bf15      	itete	ne
 801562c:	6520      	strne	r0, [r4, #80]	@ 0x50
 801562e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015632:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015636:	81a3      	strheq	r3, [r4, #12]
 8015638:	bf18      	it	ne
 801563a:	81a3      	strhne	r3, [r4, #12]
 801563c:	bd10      	pop	{r4, pc}

0801563e <__sclose>:
 801563e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015642:	f000 b993 	b.w	801596c <_close_r>

08015646 <_vsnprintf_r>:
 8015646:	b530      	push	{r4, r5, lr}
 8015648:	4614      	mov	r4, r2
 801564a:	2c00      	cmp	r4, #0
 801564c:	b09b      	sub	sp, #108	@ 0x6c
 801564e:	4605      	mov	r5, r0
 8015650:	461a      	mov	r2, r3
 8015652:	da05      	bge.n	8015660 <_vsnprintf_r+0x1a>
 8015654:	238b      	movs	r3, #139	@ 0x8b
 8015656:	6003      	str	r3, [r0, #0]
 8015658:	f04f 30ff 	mov.w	r0, #4294967295
 801565c:	b01b      	add	sp, #108	@ 0x6c
 801565e:	bd30      	pop	{r4, r5, pc}
 8015660:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8015664:	f8ad 300c 	strh.w	r3, [sp, #12]
 8015668:	bf14      	ite	ne
 801566a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801566e:	4623      	moveq	r3, r4
 8015670:	9302      	str	r3, [sp, #8]
 8015672:	9305      	str	r3, [sp, #20]
 8015674:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015678:	9100      	str	r1, [sp, #0]
 801567a:	9104      	str	r1, [sp, #16]
 801567c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8015680:	4669      	mov	r1, sp
 8015682:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8015684:	f002 f8e8 	bl	8017858 <_svfprintf_r>
 8015688:	1c43      	adds	r3, r0, #1
 801568a:	bfbc      	itt	lt
 801568c:	238b      	movlt	r3, #139	@ 0x8b
 801568e:	602b      	strlt	r3, [r5, #0]
 8015690:	2c00      	cmp	r4, #0
 8015692:	d0e3      	beq.n	801565c <_vsnprintf_r+0x16>
 8015694:	9b00      	ldr	r3, [sp, #0]
 8015696:	2200      	movs	r2, #0
 8015698:	701a      	strb	r2, [r3, #0]
 801569a:	e7df      	b.n	801565c <_vsnprintf_r+0x16>

0801569c <vsnprintf>:
 801569c:	b507      	push	{r0, r1, r2, lr}
 801569e:	9300      	str	r3, [sp, #0]
 80156a0:	4613      	mov	r3, r2
 80156a2:	460a      	mov	r2, r1
 80156a4:	4601      	mov	r1, r0
 80156a6:	4803      	ldr	r0, [pc, #12]	@ (80156b4 <vsnprintf+0x18>)
 80156a8:	6800      	ldr	r0, [r0, #0]
 80156aa:	f7ff ffcc 	bl	8015646 <_vsnprintf_r>
 80156ae:	b003      	add	sp, #12
 80156b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80156b4:	200003a0 	.word	0x200003a0

080156b8 <__swbuf_r>:
 80156b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156ba:	460e      	mov	r6, r1
 80156bc:	4614      	mov	r4, r2
 80156be:	4605      	mov	r5, r0
 80156c0:	b118      	cbz	r0, 80156ca <__swbuf_r+0x12>
 80156c2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80156c4:	b90b      	cbnz	r3, 80156ca <__swbuf_r+0x12>
 80156c6:	f7ff fdb3 	bl	8015230 <__sinit>
 80156ca:	69a3      	ldr	r3, [r4, #24]
 80156cc:	60a3      	str	r3, [r4, #8]
 80156ce:	89a3      	ldrh	r3, [r4, #12]
 80156d0:	0719      	lsls	r1, r3, #28
 80156d2:	d501      	bpl.n	80156d8 <__swbuf_r+0x20>
 80156d4:	6923      	ldr	r3, [r4, #16]
 80156d6:	b943      	cbnz	r3, 80156ea <__swbuf_r+0x32>
 80156d8:	4621      	mov	r1, r4
 80156da:	4628      	mov	r0, r5
 80156dc:	f000 f836 	bl	801574c <__swsetup_r>
 80156e0:	b118      	cbz	r0, 80156ea <__swbuf_r+0x32>
 80156e2:	f04f 37ff 	mov.w	r7, #4294967295
 80156e6:	4638      	mov	r0, r7
 80156e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80156ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80156ee:	b2f6      	uxtb	r6, r6
 80156f0:	049a      	lsls	r2, r3, #18
 80156f2:	4637      	mov	r7, r6
 80156f4:	d406      	bmi.n	8015704 <__swbuf_r+0x4c>
 80156f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80156fa:	81a3      	strh	r3, [r4, #12]
 80156fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80156fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8015702:	6663      	str	r3, [r4, #100]	@ 0x64
 8015704:	6823      	ldr	r3, [r4, #0]
 8015706:	6922      	ldr	r2, [r4, #16]
 8015708:	1a98      	subs	r0, r3, r2
 801570a:	6963      	ldr	r3, [r4, #20]
 801570c:	4283      	cmp	r3, r0
 801570e:	dc05      	bgt.n	801571c <__swbuf_r+0x64>
 8015710:	4621      	mov	r1, r4
 8015712:	4628      	mov	r0, r5
 8015714:	f7ff fcda 	bl	80150cc <_fflush_r>
 8015718:	2800      	cmp	r0, #0
 801571a:	d1e2      	bne.n	80156e2 <__swbuf_r+0x2a>
 801571c:	68a3      	ldr	r3, [r4, #8]
 801571e:	3b01      	subs	r3, #1
 8015720:	60a3      	str	r3, [r4, #8]
 8015722:	6823      	ldr	r3, [r4, #0]
 8015724:	1c5a      	adds	r2, r3, #1
 8015726:	6022      	str	r2, [r4, #0]
 8015728:	701e      	strb	r6, [r3, #0]
 801572a:	6962      	ldr	r2, [r4, #20]
 801572c:	1c43      	adds	r3, r0, #1
 801572e:	429a      	cmp	r2, r3
 8015730:	d004      	beq.n	801573c <__swbuf_r+0x84>
 8015732:	89a3      	ldrh	r3, [r4, #12]
 8015734:	07db      	lsls	r3, r3, #31
 8015736:	d5d6      	bpl.n	80156e6 <__swbuf_r+0x2e>
 8015738:	2e0a      	cmp	r6, #10
 801573a:	d1d4      	bne.n	80156e6 <__swbuf_r+0x2e>
 801573c:	4621      	mov	r1, r4
 801573e:	4628      	mov	r0, r5
 8015740:	f7ff fcc4 	bl	80150cc <_fflush_r>
 8015744:	2800      	cmp	r0, #0
 8015746:	d0ce      	beq.n	80156e6 <__swbuf_r+0x2e>
 8015748:	e7cb      	b.n	80156e2 <__swbuf_r+0x2a>
	...

0801574c <__swsetup_r>:
 801574c:	b538      	push	{r3, r4, r5, lr}
 801574e:	4b29      	ldr	r3, [pc, #164]	@ (80157f4 <__swsetup_r+0xa8>)
 8015750:	4605      	mov	r5, r0
 8015752:	6818      	ldr	r0, [r3, #0]
 8015754:	460c      	mov	r4, r1
 8015756:	b118      	cbz	r0, 8015760 <__swsetup_r+0x14>
 8015758:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 801575a:	b90b      	cbnz	r3, 8015760 <__swsetup_r+0x14>
 801575c:	f7ff fd68 	bl	8015230 <__sinit>
 8015760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015764:	0719      	lsls	r1, r3, #28
 8015766:	d422      	bmi.n	80157ae <__swsetup_r+0x62>
 8015768:	06da      	lsls	r2, r3, #27
 801576a:	d407      	bmi.n	801577c <__swsetup_r+0x30>
 801576c:	2209      	movs	r2, #9
 801576e:	602a      	str	r2, [r5, #0]
 8015770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015774:	81a3      	strh	r3, [r4, #12]
 8015776:	f04f 30ff 	mov.w	r0, #4294967295
 801577a:	e033      	b.n	80157e4 <__swsetup_r+0x98>
 801577c:	0758      	lsls	r0, r3, #29
 801577e:	d512      	bpl.n	80157a6 <__swsetup_r+0x5a>
 8015780:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015782:	b141      	cbz	r1, 8015796 <__swsetup_r+0x4a>
 8015784:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8015788:	4299      	cmp	r1, r3
 801578a:	d002      	beq.n	8015792 <__swsetup_r+0x46>
 801578c:	4628      	mov	r0, r5
 801578e:	f001 f849 	bl	8016824 <_free_r>
 8015792:	2300      	movs	r3, #0
 8015794:	6323      	str	r3, [r4, #48]	@ 0x30
 8015796:	89a3      	ldrh	r3, [r4, #12]
 8015798:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801579c:	81a3      	strh	r3, [r4, #12]
 801579e:	2300      	movs	r3, #0
 80157a0:	6063      	str	r3, [r4, #4]
 80157a2:	6923      	ldr	r3, [r4, #16]
 80157a4:	6023      	str	r3, [r4, #0]
 80157a6:	89a3      	ldrh	r3, [r4, #12]
 80157a8:	f043 0308 	orr.w	r3, r3, #8
 80157ac:	81a3      	strh	r3, [r4, #12]
 80157ae:	6923      	ldr	r3, [r4, #16]
 80157b0:	b94b      	cbnz	r3, 80157c6 <__swsetup_r+0x7a>
 80157b2:	89a3      	ldrh	r3, [r4, #12]
 80157b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80157b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80157bc:	d003      	beq.n	80157c6 <__swsetup_r+0x7a>
 80157be:	4621      	mov	r1, r4
 80157c0:	4628      	mov	r0, r5
 80157c2:	f003 faa4 	bl	8018d0e <__smakebuf_r>
 80157c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80157ca:	f013 0201 	ands.w	r2, r3, #1
 80157ce:	d00a      	beq.n	80157e6 <__swsetup_r+0x9a>
 80157d0:	2200      	movs	r2, #0
 80157d2:	60a2      	str	r2, [r4, #8]
 80157d4:	6962      	ldr	r2, [r4, #20]
 80157d6:	4252      	negs	r2, r2
 80157d8:	61a2      	str	r2, [r4, #24]
 80157da:	6922      	ldr	r2, [r4, #16]
 80157dc:	b942      	cbnz	r2, 80157f0 <__swsetup_r+0xa4>
 80157de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80157e2:	d1c5      	bne.n	8015770 <__swsetup_r+0x24>
 80157e4:	bd38      	pop	{r3, r4, r5, pc}
 80157e6:	0799      	lsls	r1, r3, #30
 80157e8:	bf58      	it	pl
 80157ea:	6962      	ldrpl	r2, [r4, #20]
 80157ec:	60a2      	str	r2, [r4, #8]
 80157ee:	e7f4      	b.n	80157da <__swsetup_r+0x8e>
 80157f0:	2000      	movs	r0, #0
 80157f2:	e7f7      	b.n	80157e4 <__swsetup_r+0x98>
 80157f4:	200003a0 	.word	0x200003a0

080157f8 <__fputwc>:
 80157f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80157fc:	4680      	mov	r8, r0
 80157fe:	460f      	mov	r7, r1
 8015800:	4614      	mov	r4, r2
 8015802:	f000 f8a9 	bl	8015958 <__locale_mb_cur_max>
 8015806:	2801      	cmp	r0, #1
 8015808:	4605      	mov	r5, r0
 801580a:	d11b      	bne.n	8015844 <__fputwc+0x4c>
 801580c:	1e7b      	subs	r3, r7, #1
 801580e:	2bfe      	cmp	r3, #254	@ 0xfe
 8015810:	d818      	bhi.n	8015844 <__fputwc+0x4c>
 8015812:	f88d 7004 	strb.w	r7, [sp, #4]
 8015816:	2600      	movs	r6, #0
 8015818:	f10d 0904 	add.w	r9, sp, #4
 801581c:	42ae      	cmp	r6, r5
 801581e:	d021      	beq.n	8015864 <__fputwc+0x6c>
 8015820:	68a3      	ldr	r3, [r4, #8]
 8015822:	f816 1009 	ldrb.w	r1, [r6, r9]
 8015826:	3b01      	subs	r3, #1
 8015828:	2b00      	cmp	r3, #0
 801582a:	60a3      	str	r3, [r4, #8]
 801582c:	da04      	bge.n	8015838 <__fputwc+0x40>
 801582e:	69a2      	ldr	r2, [r4, #24]
 8015830:	4293      	cmp	r3, r2
 8015832:	db1b      	blt.n	801586c <__fputwc+0x74>
 8015834:	290a      	cmp	r1, #10
 8015836:	d019      	beq.n	801586c <__fputwc+0x74>
 8015838:	6823      	ldr	r3, [r4, #0]
 801583a:	1c5a      	adds	r2, r3, #1
 801583c:	6022      	str	r2, [r4, #0]
 801583e:	7019      	strb	r1, [r3, #0]
 8015840:	3601      	adds	r6, #1
 8015842:	e7eb      	b.n	801581c <__fputwc+0x24>
 8015844:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 8015848:	463a      	mov	r2, r7
 801584a:	a901      	add	r1, sp, #4
 801584c:	4640      	mov	r0, r8
 801584e:	f001 ffeb 	bl	8017828 <_wcrtomb_r>
 8015852:	1c43      	adds	r3, r0, #1
 8015854:	4605      	mov	r5, r0
 8015856:	d1de      	bne.n	8015816 <__fputwc+0x1e>
 8015858:	89a3      	ldrh	r3, [r4, #12]
 801585a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801585e:	81a3      	strh	r3, [r4, #12]
 8015860:	f04f 37ff 	mov.w	r7, #4294967295
 8015864:	4638      	mov	r0, r7
 8015866:	b003      	add	sp, #12
 8015868:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801586c:	4622      	mov	r2, r4
 801586e:	4640      	mov	r0, r8
 8015870:	f7ff ff22 	bl	80156b8 <__swbuf_r>
 8015874:	3001      	adds	r0, #1
 8015876:	d1e3      	bne.n	8015840 <__fputwc+0x48>
 8015878:	e7f2      	b.n	8015860 <__fputwc+0x68>

0801587a <_fputwc_r>:
 801587a:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 801587c:	07db      	lsls	r3, r3, #31
 801587e:	b570      	push	{r4, r5, r6, lr}
 8015880:	4605      	mov	r5, r0
 8015882:	460e      	mov	r6, r1
 8015884:	4614      	mov	r4, r2
 8015886:	d405      	bmi.n	8015894 <_fputwc_r+0x1a>
 8015888:	8993      	ldrh	r3, [r2, #12]
 801588a:	0598      	lsls	r0, r3, #22
 801588c:	d402      	bmi.n	8015894 <_fputwc_r+0x1a>
 801588e:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 8015890:	f000 f8de 	bl	8015a50 <__retarget_lock_acquire_recursive>
 8015894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015898:	0499      	lsls	r1, r3, #18
 801589a:	d406      	bmi.n	80158aa <_fputwc_r+0x30>
 801589c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80158a0:	81a3      	strh	r3, [r4, #12]
 80158a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80158a4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80158a8:	6663      	str	r3, [r4, #100]	@ 0x64
 80158aa:	4622      	mov	r2, r4
 80158ac:	4628      	mov	r0, r5
 80158ae:	4631      	mov	r1, r6
 80158b0:	f7ff ffa2 	bl	80157f8 <__fputwc>
 80158b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80158b6:	07da      	lsls	r2, r3, #31
 80158b8:	4605      	mov	r5, r0
 80158ba:	d405      	bmi.n	80158c8 <_fputwc_r+0x4e>
 80158bc:	89a3      	ldrh	r3, [r4, #12]
 80158be:	059b      	lsls	r3, r3, #22
 80158c0:	d402      	bmi.n	80158c8 <_fputwc_r+0x4e>
 80158c2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80158c4:	f000 f8c5 	bl	8015a52 <__retarget_lock_release_recursive>
 80158c8:	4628      	mov	r0, r5
 80158ca:	bd70      	pop	{r4, r5, r6, pc}

080158cc <memcmp>:
 80158cc:	b510      	push	{r4, lr}
 80158ce:	3901      	subs	r1, #1
 80158d0:	4402      	add	r2, r0
 80158d2:	4290      	cmp	r0, r2
 80158d4:	d101      	bne.n	80158da <memcmp+0xe>
 80158d6:	2000      	movs	r0, #0
 80158d8:	e005      	b.n	80158e6 <memcmp+0x1a>
 80158da:	7803      	ldrb	r3, [r0, #0]
 80158dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80158e0:	42a3      	cmp	r3, r4
 80158e2:	d001      	beq.n	80158e8 <memcmp+0x1c>
 80158e4:	1b18      	subs	r0, r3, r4
 80158e6:	bd10      	pop	{r4, pc}
 80158e8:	3001      	adds	r0, #1
 80158ea:	e7f2      	b.n	80158d2 <memcmp+0x6>

080158ec <memmove>:
 80158ec:	4288      	cmp	r0, r1
 80158ee:	b510      	push	{r4, lr}
 80158f0:	eb01 0402 	add.w	r4, r1, r2
 80158f4:	d902      	bls.n	80158fc <memmove+0x10>
 80158f6:	4284      	cmp	r4, r0
 80158f8:	4623      	mov	r3, r4
 80158fa:	d807      	bhi.n	801590c <memmove+0x20>
 80158fc:	1e43      	subs	r3, r0, #1
 80158fe:	42a1      	cmp	r1, r4
 8015900:	d008      	beq.n	8015914 <memmove+0x28>
 8015902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015906:	f803 2f01 	strb.w	r2, [r3, #1]!
 801590a:	e7f8      	b.n	80158fe <memmove+0x12>
 801590c:	4402      	add	r2, r0
 801590e:	4601      	mov	r1, r0
 8015910:	428a      	cmp	r2, r1
 8015912:	d100      	bne.n	8015916 <memmove+0x2a>
 8015914:	bd10      	pop	{r4, pc}
 8015916:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801591a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801591e:	e7f7      	b.n	8015910 <memmove+0x24>

08015920 <memset>:
 8015920:	4402      	add	r2, r0
 8015922:	4603      	mov	r3, r0
 8015924:	4293      	cmp	r3, r2
 8015926:	d100      	bne.n	801592a <memset+0xa>
 8015928:	4770      	bx	lr
 801592a:	f803 1b01 	strb.w	r1, [r3], #1
 801592e:	e7f9      	b.n	8015924 <memset+0x4>

08015930 <strncpy>:
 8015930:	b510      	push	{r4, lr}
 8015932:	3901      	subs	r1, #1
 8015934:	4603      	mov	r3, r0
 8015936:	b132      	cbz	r2, 8015946 <strncpy+0x16>
 8015938:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801593c:	f803 4b01 	strb.w	r4, [r3], #1
 8015940:	3a01      	subs	r2, #1
 8015942:	2c00      	cmp	r4, #0
 8015944:	d1f7      	bne.n	8015936 <strncpy+0x6>
 8015946:	441a      	add	r2, r3
 8015948:	2100      	movs	r1, #0
 801594a:	4293      	cmp	r3, r2
 801594c:	d100      	bne.n	8015950 <strncpy+0x20>
 801594e:	bd10      	pop	{r4, pc}
 8015950:	f803 1b01 	strb.w	r1, [r3], #1
 8015954:	e7f9      	b.n	801594a <strncpy+0x1a>
	...

08015958 <__locale_mb_cur_max>:
 8015958:	4b01      	ldr	r3, [pc, #4]	@ (8015960 <__locale_mb_cur_max+0x8>)
 801595a:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 801595e:	4770      	bx	lr
 8015960:	20000234 	.word	0x20000234

08015964 <_localeconv_r>:
 8015964:	4800      	ldr	r0, [pc, #0]	@ (8015968 <_localeconv_r+0x4>)
 8015966:	4770      	bx	lr
 8015968:	20000324 	.word	0x20000324

0801596c <_close_r>:
 801596c:	b538      	push	{r3, r4, r5, lr}
 801596e:	4d06      	ldr	r5, [pc, #24]	@ (8015988 <_close_r+0x1c>)
 8015970:	2300      	movs	r3, #0
 8015972:	4604      	mov	r4, r0
 8015974:	4608      	mov	r0, r1
 8015976:	602b      	str	r3, [r5, #0]
 8015978:	f7ed fe98 	bl	80036ac <_close>
 801597c:	1c43      	adds	r3, r0, #1
 801597e:	d102      	bne.n	8015986 <_close_r+0x1a>
 8015980:	682b      	ldr	r3, [r5, #0]
 8015982:	b103      	cbz	r3, 8015986 <_close_r+0x1a>
 8015984:	6023      	str	r3, [r4, #0]
 8015986:	bd38      	pop	{r3, r4, r5, pc}
 8015988:	200017b8 	.word	0x200017b8

0801598c <_lseek_r>:
 801598c:	b538      	push	{r3, r4, r5, lr}
 801598e:	4d07      	ldr	r5, [pc, #28]	@ (80159ac <_lseek_r+0x20>)
 8015990:	4604      	mov	r4, r0
 8015992:	4608      	mov	r0, r1
 8015994:	4611      	mov	r1, r2
 8015996:	2200      	movs	r2, #0
 8015998:	602a      	str	r2, [r5, #0]
 801599a:	461a      	mov	r2, r3
 801599c:	f7ed fead 	bl	80036fa <_lseek>
 80159a0:	1c43      	adds	r3, r0, #1
 80159a2:	d102      	bne.n	80159aa <_lseek_r+0x1e>
 80159a4:	682b      	ldr	r3, [r5, #0]
 80159a6:	b103      	cbz	r3, 80159aa <_lseek_r+0x1e>
 80159a8:	6023      	str	r3, [r4, #0]
 80159aa:	bd38      	pop	{r3, r4, r5, pc}
 80159ac:	200017b8 	.word	0x200017b8

080159b0 <_read_r>:
 80159b0:	b538      	push	{r3, r4, r5, lr}
 80159b2:	4d07      	ldr	r5, [pc, #28]	@ (80159d0 <_read_r+0x20>)
 80159b4:	4604      	mov	r4, r0
 80159b6:	4608      	mov	r0, r1
 80159b8:	4611      	mov	r1, r2
 80159ba:	2200      	movs	r2, #0
 80159bc:	602a      	str	r2, [r5, #0]
 80159be:	461a      	mov	r2, r3
 80159c0:	f7ed fe57 	bl	8003672 <_read>
 80159c4:	1c43      	adds	r3, r0, #1
 80159c6:	d102      	bne.n	80159ce <_read_r+0x1e>
 80159c8:	682b      	ldr	r3, [r5, #0]
 80159ca:	b103      	cbz	r3, 80159ce <_read_r+0x1e>
 80159cc:	6023      	str	r3, [r4, #0]
 80159ce:	bd38      	pop	{r3, r4, r5, pc}
 80159d0:	200017b8 	.word	0x200017b8

080159d4 <_write_r>:
 80159d4:	b538      	push	{r3, r4, r5, lr}
 80159d6:	4d07      	ldr	r5, [pc, #28]	@ (80159f4 <_write_r+0x20>)
 80159d8:	4604      	mov	r4, r0
 80159da:	4608      	mov	r0, r1
 80159dc:	4611      	mov	r1, r2
 80159de:	2200      	movs	r2, #0
 80159e0:	602a      	str	r2, [r5, #0]
 80159e2:	461a      	mov	r2, r3
 80159e4:	f7eb fda4 	bl	8001530 <_write>
 80159e8:	1c43      	adds	r3, r0, #1
 80159ea:	d102      	bne.n	80159f2 <_write_r+0x1e>
 80159ec:	682b      	ldr	r3, [r5, #0]
 80159ee:	b103      	cbz	r3, 80159f2 <_write_r+0x1e>
 80159f0:	6023      	str	r3, [r4, #0]
 80159f2:	bd38      	pop	{r3, r4, r5, pc}
 80159f4:	200017b8 	.word	0x200017b8

080159f8 <__errno>:
 80159f8:	4b01      	ldr	r3, [pc, #4]	@ (8015a00 <__errno+0x8>)
 80159fa:	6818      	ldr	r0, [r3, #0]
 80159fc:	4770      	bx	lr
 80159fe:	bf00      	nop
 8015a00:	200003a0 	.word	0x200003a0

08015a04 <__libc_init_array>:
 8015a04:	b570      	push	{r4, r5, r6, lr}
 8015a06:	4d0d      	ldr	r5, [pc, #52]	@ (8015a3c <__libc_init_array+0x38>)
 8015a08:	4c0d      	ldr	r4, [pc, #52]	@ (8015a40 <__libc_init_array+0x3c>)
 8015a0a:	1b64      	subs	r4, r4, r5
 8015a0c:	10a4      	asrs	r4, r4, #2
 8015a0e:	2600      	movs	r6, #0
 8015a10:	42a6      	cmp	r6, r4
 8015a12:	d109      	bne.n	8015a28 <__libc_init_array+0x24>
 8015a14:	4d0b      	ldr	r5, [pc, #44]	@ (8015a44 <__libc_init_array+0x40>)
 8015a16:	4c0c      	ldr	r4, [pc, #48]	@ (8015a48 <__libc_init_array+0x44>)
 8015a18:	f004 f8de 	bl	8019bd8 <_init>
 8015a1c:	1b64      	subs	r4, r4, r5
 8015a1e:	10a4      	asrs	r4, r4, #2
 8015a20:	2600      	movs	r6, #0
 8015a22:	42a6      	cmp	r6, r4
 8015a24:	d105      	bne.n	8015a32 <__libc_init_array+0x2e>
 8015a26:	bd70      	pop	{r4, r5, r6, pc}
 8015a28:	f855 3b04 	ldr.w	r3, [r5], #4
 8015a2c:	4798      	blx	r3
 8015a2e:	3601      	adds	r6, #1
 8015a30:	e7ee      	b.n	8015a10 <__libc_init_array+0xc>
 8015a32:	f855 3b04 	ldr.w	r3, [r5], #4
 8015a36:	4798      	blx	r3
 8015a38:	3601      	adds	r6, #1
 8015a3a:	e7f2      	b.n	8015a22 <__libc_init_array+0x1e>
 8015a3c:	0801f4ac 	.word	0x0801f4ac
 8015a40:	0801f4ac 	.word	0x0801f4ac
 8015a44:	0801f4ac 	.word	0x0801f4ac
 8015a48:	0801f4b4 	.word	0x0801f4b4

08015a4c <__retarget_lock_init_recursive>:
 8015a4c:	4770      	bx	lr

08015a4e <__retarget_lock_close_recursive>:
 8015a4e:	4770      	bx	lr

08015a50 <__retarget_lock_acquire_recursive>:
 8015a50:	4770      	bx	lr

08015a52 <__retarget_lock_release_recursive>:
 8015a52:	4770      	bx	lr

08015a54 <memcpy>:
 8015a54:	440a      	add	r2, r1
 8015a56:	4291      	cmp	r1, r2
 8015a58:	f100 33ff 	add.w	r3, r0, #4294967295
 8015a5c:	d100      	bne.n	8015a60 <memcpy+0xc>
 8015a5e:	4770      	bx	lr
 8015a60:	b510      	push	{r4, lr}
 8015a62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015a66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015a6a:	4291      	cmp	r1, r2
 8015a6c:	d1f9      	bne.n	8015a62 <memcpy+0xe>
 8015a6e:	bd10      	pop	{r4, pc}

08015a70 <frexp>:
 8015a70:	b570      	push	{r4, r5, r6, lr}
 8015a72:	2100      	movs	r1, #0
 8015a74:	ec55 4b10 	vmov	r4, r5, d0
 8015a78:	6001      	str	r1, [r0, #0]
 8015a7a:	4915      	ldr	r1, [pc, #84]	@ (8015ad0 <frexp+0x60>)
 8015a7c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8015a80:	428a      	cmp	r2, r1
 8015a82:	4606      	mov	r6, r0
 8015a84:	462b      	mov	r3, r5
 8015a86:	d820      	bhi.n	8015aca <frexp+0x5a>
 8015a88:	4621      	mov	r1, r4
 8015a8a:	4311      	orrs	r1, r2
 8015a8c:	d01d      	beq.n	8015aca <frexp+0x5a>
 8015a8e:	4911      	ldr	r1, [pc, #68]	@ (8015ad4 <frexp+0x64>)
 8015a90:	4029      	ands	r1, r5
 8015a92:	b961      	cbnz	r1, 8015aae <frexp+0x3e>
 8015a94:	4b10      	ldr	r3, [pc, #64]	@ (8015ad8 <frexp+0x68>)
 8015a96:	2200      	movs	r2, #0
 8015a98:	4620      	mov	r0, r4
 8015a9a:	4629      	mov	r1, r5
 8015a9c:	f7ea fdcc 	bl	8000638 <__aeabi_dmul>
 8015aa0:	460b      	mov	r3, r1
 8015aa2:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8015aa6:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8015aaa:	4604      	mov	r4, r0
 8015aac:	6031      	str	r1, [r6, #0]
 8015aae:	6831      	ldr	r1, [r6, #0]
 8015ab0:	1512      	asrs	r2, r2, #20
 8015ab2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015ab6:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 8015aba:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8015abe:	4411      	add	r1, r2
 8015ac0:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8015ac4:	6031      	str	r1, [r6, #0]
 8015ac6:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 8015aca:	ec45 4b10 	vmov	d0, r4, r5
 8015ace:	bd70      	pop	{r4, r5, r6, pc}
 8015ad0:	7fefffff 	.word	0x7fefffff
 8015ad4:	7ff00000 	.word	0x7ff00000
 8015ad8:	43500000 	.word	0x43500000

08015adc <register_fini>:
 8015adc:	4b02      	ldr	r3, [pc, #8]	@ (8015ae8 <register_fini+0xc>)
 8015ade:	b113      	cbz	r3, 8015ae6 <register_fini+0xa>
 8015ae0:	4802      	ldr	r0, [pc, #8]	@ (8015aec <register_fini+0x10>)
 8015ae2:	f000 b80c 	b.w	8015afe <atexit>
 8015ae6:	4770      	bx	lr
 8015ae8:	00000000 	.word	0x00000000
 8015aec:	08018e75 	.word	0x08018e75

08015af0 <abort>:
 8015af0:	b508      	push	{r3, lr}
 8015af2:	2006      	movs	r0, #6
 8015af4:	f003 f970 	bl	8018dd8 <raise>
 8015af8:	2001      	movs	r0, #1
 8015afa:	f7ed fdaf 	bl	800365c <_exit>

08015afe <atexit>:
 8015afe:	2300      	movs	r3, #0
 8015b00:	4601      	mov	r1, r0
 8015b02:	461a      	mov	r2, r3
 8015b04:	4618      	mov	r0, r3
 8015b06:	f003 b9d5 	b.w	8018eb4 <__register_exitproc>

08015b0a <quorem>:
 8015b0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b0e:	6903      	ldr	r3, [r0, #16]
 8015b10:	690c      	ldr	r4, [r1, #16]
 8015b12:	42a3      	cmp	r3, r4
 8015b14:	4607      	mov	r7, r0
 8015b16:	db7e      	blt.n	8015c16 <quorem+0x10c>
 8015b18:	3c01      	subs	r4, #1
 8015b1a:	f101 0814 	add.w	r8, r1, #20
 8015b1e:	00a3      	lsls	r3, r4, #2
 8015b20:	f100 0514 	add.w	r5, r0, #20
 8015b24:	9300      	str	r3, [sp, #0]
 8015b26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015b2a:	9301      	str	r3, [sp, #4]
 8015b2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015b30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015b34:	3301      	adds	r3, #1
 8015b36:	429a      	cmp	r2, r3
 8015b38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015b3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8015b40:	d32e      	bcc.n	8015ba0 <quorem+0x96>
 8015b42:	f04f 0a00 	mov.w	sl, #0
 8015b46:	46c4      	mov	ip, r8
 8015b48:	46ae      	mov	lr, r5
 8015b4a:	46d3      	mov	fp, sl
 8015b4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015b50:	b298      	uxth	r0, r3
 8015b52:	fb06 a000 	mla	r0, r6, r0, sl
 8015b56:	0c02      	lsrs	r2, r0, #16
 8015b58:	0c1b      	lsrs	r3, r3, #16
 8015b5a:	fb06 2303 	mla	r3, r6, r3, r2
 8015b5e:	f8de 2000 	ldr.w	r2, [lr]
 8015b62:	b280      	uxth	r0, r0
 8015b64:	b292      	uxth	r2, r2
 8015b66:	1a12      	subs	r2, r2, r0
 8015b68:	445a      	add	r2, fp
 8015b6a:	f8de 0000 	ldr.w	r0, [lr]
 8015b6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015b72:	b29b      	uxth	r3, r3
 8015b74:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015b78:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015b7c:	b292      	uxth	r2, r2
 8015b7e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015b82:	45e1      	cmp	r9, ip
 8015b84:	f84e 2b04 	str.w	r2, [lr], #4
 8015b88:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015b8c:	d2de      	bcs.n	8015b4c <quorem+0x42>
 8015b8e:	9b00      	ldr	r3, [sp, #0]
 8015b90:	58eb      	ldr	r3, [r5, r3]
 8015b92:	b92b      	cbnz	r3, 8015ba0 <quorem+0x96>
 8015b94:	9b01      	ldr	r3, [sp, #4]
 8015b96:	3b04      	subs	r3, #4
 8015b98:	429d      	cmp	r5, r3
 8015b9a:	461a      	mov	r2, r3
 8015b9c:	d32f      	bcc.n	8015bfe <quorem+0xf4>
 8015b9e:	613c      	str	r4, [r7, #16]
 8015ba0:	4638      	mov	r0, r7
 8015ba2:	f001 fb83 	bl	80172ac <__mcmp>
 8015ba6:	2800      	cmp	r0, #0
 8015ba8:	db25      	blt.n	8015bf6 <quorem+0xec>
 8015baa:	4629      	mov	r1, r5
 8015bac:	2000      	movs	r0, #0
 8015bae:	f858 2b04 	ldr.w	r2, [r8], #4
 8015bb2:	f8d1 c000 	ldr.w	ip, [r1]
 8015bb6:	fa1f fe82 	uxth.w	lr, r2
 8015bba:	fa1f f38c 	uxth.w	r3, ip
 8015bbe:	eba3 030e 	sub.w	r3, r3, lr
 8015bc2:	4403      	add	r3, r0
 8015bc4:	0c12      	lsrs	r2, r2, #16
 8015bc6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015bca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015bce:	b29b      	uxth	r3, r3
 8015bd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015bd4:	45c1      	cmp	r9, r8
 8015bd6:	f841 3b04 	str.w	r3, [r1], #4
 8015bda:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015bde:	d2e6      	bcs.n	8015bae <quorem+0xa4>
 8015be0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015be4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015be8:	b922      	cbnz	r2, 8015bf4 <quorem+0xea>
 8015bea:	3b04      	subs	r3, #4
 8015bec:	429d      	cmp	r5, r3
 8015bee:	461a      	mov	r2, r3
 8015bf0:	d30b      	bcc.n	8015c0a <quorem+0x100>
 8015bf2:	613c      	str	r4, [r7, #16]
 8015bf4:	3601      	adds	r6, #1
 8015bf6:	4630      	mov	r0, r6
 8015bf8:	b003      	add	sp, #12
 8015bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bfe:	6812      	ldr	r2, [r2, #0]
 8015c00:	3b04      	subs	r3, #4
 8015c02:	2a00      	cmp	r2, #0
 8015c04:	d1cb      	bne.n	8015b9e <quorem+0x94>
 8015c06:	3c01      	subs	r4, #1
 8015c08:	e7c6      	b.n	8015b98 <quorem+0x8e>
 8015c0a:	6812      	ldr	r2, [r2, #0]
 8015c0c:	3b04      	subs	r3, #4
 8015c0e:	2a00      	cmp	r2, #0
 8015c10:	d1ef      	bne.n	8015bf2 <quorem+0xe8>
 8015c12:	3c01      	subs	r4, #1
 8015c14:	e7ea      	b.n	8015bec <quorem+0xe2>
 8015c16:	2000      	movs	r0, #0
 8015c18:	e7ee      	b.n	8015bf8 <quorem+0xee>
 8015c1a:	0000      	movs	r0, r0
 8015c1c:	0000      	movs	r0, r0
	...

08015c20 <_dtoa_r>:
 8015c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c24:	b099      	sub	sp, #100	@ 0x64
 8015c26:	ed8d 0b02 	vstr	d0, [sp, #8]
 8015c2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8015c2c:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8015c2e:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8015c30:	920e      	str	r2, [sp, #56]	@ 0x38
 8015c32:	ec55 4b10 	vmov	r4, r5, d0
 8015c36:	4683      	mov	fp, r0
 8015c38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015c3a:	b149      	cbz	r1, 8015c50 <_dtoa_r+0x30>
 8015c3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015c3e:	604a      	str	r2, [r1, #4]
 8015c40:	2301      	movs	r3, #1
 8015c42:	4093      	lsls	r3, r2
 8015c44:	608b      	str	r3, [r1, #8]
 8015c46:	f001 f92a 	bl	8016e9e <_Bfree>
 8015c4a:	2300      	movs	r3, #0
 8015c4c:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8015c50:	1e2b      	subs	r3, r5, #0
 8015c52:	bfb9      	ittee	lt
 8015c54:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8015c58:	9303      	strlt	r3, [sp, #12]
 8015c5a:	2300      	movge	r3, #0
 8015c5c:	6033      	strge	r3, [r6, #0]
 8015c5e:	9f03      	ldr	r7, [sp, #12]
 8015c60:	4b97      	ldr	r3, [pc, #604]	@ (8015ec0 <_dtoa_r+0x2a0>)
 8015c62:	bfbc      	itt	lt
 8015c64:	2201      	movlt	r2, #1
 8015c66:	6032      	strlt	r2, [r6, #0]
 8015c68:	43bb      	bics	r3, r7
 8015c6a:	d114      	bne.n	8015c96 <_dtoa_r+0x76>
 8015c6c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8015c6e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8015c72:	6013      	str	r3, [r2, #0]
 8015c74:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015c78:	4323      	orrs	r3, r4
 8015c7a:	f000 854c 	beq.w	8016716 <_dtoa_r+0xaf6>
 8015c7e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8015c80:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8015ed8 <_dtoa_r+0x2b8>
 8015c84:	b11b      	cbz	r3, 8015c8e <_dtoa_r+0x6e>
 8015c86:	f10a 0303 	add.w	r3, sl, #3
 8015c8a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8015c8c:	6013      	str	r3, [r2, #0]
 8015c8e:	4650      	mov	r0, sl
 8015c90:	b019      	add	sp, #100	@ 0x64
 8015c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c96:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015c9a:	2200      	movs	r2, #0
 8015c9c:	ec51 0b17 	vmov	r0, r1, d7
 8015ca0:	2300      	movs	r3, #0
 8015ca2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8015ca6:	f7ea ff2f 	bl	8000b08 <__aeabi_dcmpeq>
 8015caa:	4680      	mov	r8, r0
 8015cac:	b150      	cbz	r0, 8015cc4 <_dtoa_r+0xa4>
 8015cae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8015cb0:	2301      	movs	r3, #1
 8015cb2:	6013      	str	r3, [r2, #0]
 8015cb4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8015cb6:	b113      	cbz	r3, 8015cbe <_dtoa_r+0x9e>
 8015cb8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8015cba:	4b82      	ldr	r3, [pc, #520]	@ (8015ec4 <_dtoa_r+0x2a4>)
 8015cbc:	6013      	str	r3, [r2, #0]
 8015cbe:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8015edc <_dtoa_r+0x2bc>
 8015cc2:	e7e4      	b.n	8015c8e <_dtoa_r+0x6e>
 8015cc4:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8015cc8:	aa16      	add	r2, sp, #88	@ 0x58
 8015cca:	a917      	add	r1, sp, #92	@ 0x5c
 8015ccc:	4658      	mov	r0, fp
 8015cce:	f001 fb9d 	bl	801740c <__d2b>
 8015cd2:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015cd6:	4681      	mov	r9, r0
 8015cd8:	2e00      	cmp	r6, #0
 8015cda:	d077      	beq.n	8015dcc <_dtoa_r+0x1ac>
 8015cdc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015cde:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8015ce2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015ce6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015cea:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015cee:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8015cf2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015cf6:	4619      	mov	r1, r3
 8015cf8:	2200      	movs	r2, #0
 8015cfa:	4b73      	ldr	r3, [pc, #460]	@ (8015ec8 <_dtoa_r+0x2a8>)
 8015cfc:	f7ea fae4 	bl	80002c8 <__aeabi_dsub>
 8015d00:	a369      	add	r3, pc, #420	@ (adr r3, 8015ea8 <_dtoa_r+0x288>)
 8015d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d06:	f7ea fc97 	bl	8000638 <__aeabi_dmul>
 8015d0a:	a369      	add	r3, pc, #420	@ (adr r3, 8015eb0 <_dtoa_r+0x290>)
 8015d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d10:	f7ea fadc 	bl	80002cc <__adddf3>
 8015d14:	4604      	mov	r4, r0
 8015d16:	4630      	mov	r0, r6
 8015d18:	460d      	mov	r5, r1
 8015d1a:	f7ea fc23 	bl	8000564 <__aeabi_i2d>
 8015d1e:	a366      	add	r3, pc, #408	@ (adr r3, 8015eb8 <_dtoa_r+0x298>)
 8015d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d24:	f7ea fc88 	bl	8000638 <__aeabi_dmul>
 8015d28:	4602      	mov	r2, r0
 8015d2a:	460b      	mov	r3, r1
 8015d2c:	4620      	mov	r0, r4
 8015d2e:	4629      	mov	r1, r5
 8015d30:	f7ea facc 	bl	80002cc <__adddf3>
 8015d34:	4604      	mov	r4, r0
 8015d36:	460d      	mov	r5, r1
 8015d38:	f7ea ff2e 	bl	8000b98 <__aeabi_d2iz>
 8015d3c:	2200      	movs	r2, #0
 8015d3e:	4607      	mov	r7, r0
 8015d40:	2300      	movs	r3, #0
 8015d42:	4620      	mov	r0, r4
 8015d44:	4629      	mov	r1, r5
 8015d46:	f7ea fee9 	bl	8000b1c <__aeabi_dcmplt>
 8015d4a:	b140      	cbz	r0, 8015d5e <_dtoa_r+0x13e>
 8015d4c:	4638      	mov	r0, r7
 8015d4e:	f7ea fc09 	bl	8000564 <__aeabi_i2d>
 8015d52:	4622      	mov	r2, r4
 8015d54:	462b      	mov	r3, r5
 8015d56:	f7ea fed7 	bl	8000b08 <__aeabi_dcmpeq>
 8015d5a:	b900      	cbnz	r0, 8015d5e <_dtoa_r+0x13e>
 8015d5c:	3f01      	subs	r7, #1
 8015d5e:	2f16      	cmp	r7, #22
 8015d60:	d851      	bhi.n	8015e06 <_dtoa_r+0x1e6>
 8015d62:	4b5a      	ldr	r3, [pc, #360]	@ (8015ecc <_dtoa_r+0x2ac>)
 8015d64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015d70:	f7ea fed4 	bl	8000b1c <__aeabi_dcmplt>
 8015d74:	2800      	cmp	r0, #0
 8015d76:	d048      	beq.n	8015e0a <_dtoa_r+0x1ea>
 8015d78:	3f01      	subs	r7, #1
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	9312      	str	r3, [sp, #72]	@ 0x48
 8015d7e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015d80:	1b9b      	subs	r3, r3, r6
 8015d82:	1e5a      	subs	r2, r3, #1
 8015d84:	bf44      	itt	mi
 8015d86:	f1c3 0801 	rsbmi	r8, r3, #1
 8015d8a:	2300      	movmi	r3, #0
 8015d8c:	9208      	str	r2, [sp, #32]
 8015d8e:	bf54      	ite	pl
 8015d90:	f04f 0800 	movpl.w	r8, #0
 8015d94:	9308      	strmi	r3, [sp, #32]
 8015d96:	2f00      	cmp	r7, #0
 8015d98:	db39      	blt.n	8015e0e <_dtoa_r+0x1ee>
 8015d9a:	9b08      	ldr	r3, [sp, #32]
 8015d9c:	970f      	str	r7, [sp, #60]	@ 0x3c
 8015d9e:	443b      	add	r3, r7
 8015da0:	9308      	str	r3, [sp, #32]
 8015da2:	2300      	movs	r3, #0
 8015da4:	930a      	str	r3, [sp, #40]	@ 0x28
 8015da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015da8:	2b09      	cmp	r3, #9
 8015daa:	d865      	bhi.n	8015e78 <_dtoa_r+0x258>
 8015dac:	2b05      	cmp	r3, #5
 8015dae:	bfc4      	itt	gt
 8015db0:	3b04      	subgt	r3, #4
 8015db2:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8015db4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015db6:	f1a3 0302 	sub.w	r3, r3, #2
 8015dba:	bfcc      	ite	gt
 8015dbc:	2400      	movgt	r4, #0
 8015dbe:	2401      	movle	r4, #1
 8015dc0:	2b03      	cmp	r3, #3
 8015dc2:	d864      	bhi.n	8015e8e <_dtoa_r+0x26e>
 8015dc4:	e8df f003 	tbb	[pc, r3]
 8015dc8:	5635372a 	.word	0x5635372a
 8015dcc:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8015dd0:	441e      	add	r6, r3
 8015dd2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015dd6:	2b20      	cmp	r3, #32
 8015dd8:	bfc1      	itttt	gt
 8015dda:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015dde:	409f      	lslgt	r7, r3
 8015de0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015de4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015de8:	bfd6      	itet	le
 8015dea:	f1c3 0320 	rsble	r3, r3, #32
 8015dee:	ea47 0003 	orrgt.w	r0, r7, r3
 8015df2:	fa04 f003 	lslle.w	r0, r4, r3
 8015df6:	f7ea fba5 	bl	8000544 <__aeabi_ui2d>
 8015dfa:	2201      	movs	r2, #1
 8015dfc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015e00:	3e01      	subs	r6, #1
 8015e02:	9214      	str	r2, [sp, #80]	@ 0x50
 8015e04:	e777      	b.n	8015cf6 <_dtoa_r+0xd6>
 8015e06:	2301      	movs	r3, #1
 8015e08:	e7b8      	b.n	8015d7c <_dtoa_r+0x15c>
 8015e0a:	9012      	str	r0, [sp, #72]	@ 0x48
 8015e0c:	e7b7      	b.n	8015d7e <_dtoa_r+0x15e>
 8015e0e:	427b      	negs	r3, r7
 8015e10:	930a      	str	r3, [sp, #40]	@ 0x28
 8015e12:	2300      	movs	r3, #0
 8015e14:	eba8 0807 	sub.w	r8, r8, r7
 8015e18:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015e1a:	e7c4      	b.n	8015da6 <_dtoa_r+0x186>
 8015e1c:	2300      	movs	r3, #0
 8015e1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015e20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015e22:	2b00      	cmp	r3, #0
 8015e24:	dc36      	bgt.n	8015e94 <_dtoa_r+0x274>
 8015e26:	2301      	movs	r3, #1
 8015e28:	9300      	str	r3, [sp, #0]
 8015e2a:	9307      	str	r3, [sp, #28]
 8015e2c:	461a      	mov	r2, r3
 8015e2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8015e30:	e00b      	b.n	8015e4a <_dtoa_r+0x22a>
 8015e32:	2301      	movs	r3, #1
 8015e34:	e7f3      	b.n	8015e1e <_dtoa_r+0x1fe>
 8015e36:	2300      	movs	r3, #0
 8015e38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015e3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015e3c:	18fb      	adds	r3, r7, r3
 8015e3e:	9300      	str	r3, [sp, #0]
 8015e40:	3301      	adds	r3, #1
 8015e42:	2b01      	cmp	r3, #1
 8015e44:	9307      	str	r3, [sp, #28]
 8015e46:	bfb8      	it	lt
 8015e48:	2301      	movlt	r3, #1
 8015e4a:	2100      	movs	r1, #0
 8015e4c:	2204      	movs	r2, #4
 8015e4e:	f102 0014 	add.w	r0, r2, #20
 8015e52:	4298      	cmp	r0, r3
 8015e54:	d922      	bls.n	8015e9c <_dtoa_r+0x27c>
 8015e56:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 8015e5a:	4658      	mov	r0, fp
 8015e5c:	f000 fffa 	bl	8016e54 <_Balloc>
 8015e60:	4682      	mov	sl, r0
 8015e62:	2800      	cmp	r0, #0
 8015e64:	d13c      	bne.n	8015ee0 <_dtoa_r+0x2c0>
 8015e66:	4b1a      	ldr	r3, [pc, #104]	@ (8015ed0 <_dtoa_r+0x2b0>)
 8015e68:	4602      	mov	r2, r0
 8015e6a:	f240 11af 	movw	r1, #431	@ 0x1af
 8015e6e:	4819      	ldr	r0, [pc, #100]	@ (8015ed4 <_dtoa_r+0x2b4>)
 8015e70:	f7fd f90e 	bl	8013090 <__assert_func>
 8015e74:	2301      	movs	r3, #1
 8015e76:	e7df      	b.n	8015e38 <_dtoa_r+0x218>
 8015e78:	2401      	movs	r4, #1
 8015e7a:	2300      	movs	r3, #0
 8015e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e7e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8015e80:	f04f 33ff 	mov.w	r3, #4294967295
 8015e84:	9300      	str	r3, [sp, #0]
 8015e86:	9307      	str	r3, [sp, #28]
 8015e88:	2200      	movs	r2, #0
 8015e8a:	2312      	movs	r3, #18
 8015e8c:	e7cf      	b.n	8015e2e <_dtoa_r+0x20e>
 8015e8e:	2301      	movs	r3, #1
 8015e90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015e92:	e7f5      	b.n	8015e80 <_dtoa_r+0x260>
 8015e94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015e96:	9300      	str	r3, [sp, #0]
 8015e98:	9307      	str	r3, [sp, #28]
 8015e9a:	e7d6      	b.n	8015e4a <_dtoa_r+0x22a>
 8015e9c:	3101      	adds	r1, #1
 8015e9e:	0052      	lsls	r2, r2, #1
 8015ea0:	e7d5      	b.n	8015e4e <_dtoa_r+0x22e>
 8015ea2:	bf00      	nop
 8015ea4:	f3af 8000 	nop.w
 8015ea8:	636f4361 	.word	0x636f4361
 8015eac:	3fd287a7 	.word	0x3fd287a7
 8015eb0:	8b60c8b3 	.word	0x8b60c8b3
 8015eb4:	3fc68a28 	.word	0x3fc68a28
 8015eb8:	509f79fb 	.word	0x509f79fb
 8015ebc:	3fd34413 	.word	0x3fd34413
 8015ec0:	7ff00000 	.word	0x7ff00000
 8015ec4:	0801ed93 	.word	0x0801ed93
 8015ec8:	3ff80000 	.word	0x3ff80000
 8015ecc:	0801eee8 	.word	0x0801eee8
 8015ed0:	0801edeb 	.word	0x0801edeb
 8015ed4:	0801edfc 	.word	0x0801edfc
 8015ed8:	0801ede7 	.word	0x0801ede7
 8015edc:	0801ed92 	.word	0x0801ed92
 8015ee0:	9b07      	ldr	r3, [sp, #28]
 8015ee2:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 8015ee6:	2b0e      	cmp	r3, #14
 8015ee8:	f200 80a4 	bhi.w	8016034 <_dtoa_r+0x414>
 8015eec:	2c00      	cmp	r4, #0
 8015eee:	f000 80a1 	beq.w	8016034 <_dtoa_r+0x414>
 8015ef2:	2f00      	cmp	r7, #0
 8015ef4:	dd33      	ble.n	8015f5e <_dtoa_r+0x33e>
 8015ef6:	4bae      	ldr	r3, [pc, #696]	@ (80161b0 <_dtoa_r+0x590>)
 8015ef8:	f007 020f 	and.w	r2, r7, #15
 8015efc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015f00:	ed93 7b00 	vldr	d7, [r3]
 8015f04:	05f8      	lsls	r0, r7, #23
 8015f06:	ed8d 7b04 	vstr	d7, [sp, #16]
 8015f0a:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015f0e:	d516      	bpl.n	8015f3e <_dtoa_r+0x31e>
 8015f10:	4ba8      	ldr	r3, [pc, #672]	@ (80161b4 <_dtoa_r+0x594>)
 8015f12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015f16:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015f1a:	f7ea fcb7 	bl	800088c <__aeabi_ddiv>
 8015f1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015f22:	f004 040f 	and.w	r4, r4, #15
 8015f26:	2603      	movs	r6, #3
 8015f28:	4da2      	ldr	r5, [pc, #648]	@ (80161b4 <_dtoa_r+0x594>)
 8015f2a:	b954      	cbnz	r4, 8015f42 <_dtoa_r+0x322>
 8015f2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015f30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015f34:	f7ea fcaa 	bl	800088c <__aeabi_ddiv>
 8015f38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015f3c:	e028      	b.n	8015f90 <_dtoa_r+0x370>
 8015f3e:	2602      	movs	r6, #2
 8015f40:	e7f2      	b.n	8015f28 <_dtoa_r+0x308>
 8015f42:	07e1      	lsls	r1, r4, #31
 8015f44:	d508      	bpl.n	8015f58 <_dtoa_r+0x338>
 8015f46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f4a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015f4e:	f7ea fb73 	bl	8000638 <__aeabi_dmul>
 8015f52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015f56:	3601      	adds	r6, #1
 8015f58:	1064      	asrs	r4, r4, #1
 8015f5a:	3508      	adds	r5, #8
 8015f5c:	e7e5      	b.n	8015f2a <_dtoa_r+0x30a>
 8015f5e:	f000 80d2 	beq.w	8016106 <_dtoa_r+0x4e6>
 8015f62:	427c      	negs	r4, r7
 8015f64:	4b92      	ldr	r3, [pc, #584]	@ (80161b0 <_dtoa_r+0x590>)
 8015f66:	4d93      	ldr	r5, [pc, #588]	@ (80161b4 <_dtoa_r+0x594>)
 8015f68:	f004 020f 	and.w	r2, r4, #15
 8015f6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015f78:	f7ea fb5e 	bl	8000638 <__aeabi_dmul>
 8015f7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015f80:	1124      	asrs	r4, r4, #4
 8015f82:	2300      	movs	r3, #0
 8015f84:	2602      	movs	r6, #2
 8015f86:	2c00      	cmp	r4, #0
 8015f88:	f040 80b2 	bne.w	80160f0 <_dtoa_r+0x4d0>
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d1d3      	bne.n	8015f38 <_dtoa_r+0x318>
 8015f90:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015f92:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	f000 80b7 	beq.w	801610a <_dtoa_r+0x4ea>
 8015f9c:	4b86      	ldr	r3, [pc, #536]	@ (80161b8 <_dtoa_r+0x598>)
 8015f9e:	2200      	movs	r2, #0
 8015fa0:	4620      	mov	r0, r4
 8015fa2:	4629      	mov	r1, r5
 8015fa4:	f7ea fdba 	bl	8000b1c <__aeabi_dcmplt>
 8015fa8:	2800      	cmp	r0, #0
 8015faa:	f000 80ae 	beq.w	801610a <_dtoa_r+0x4ea>
 8015fae:	9b07      	ldr	r3, [sp, #28]
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	f000 80aa 	beq.w	801610a <_dtoa_r+0x4ea>
 8015fb6:	9b00      	ldr	r3, [sp, #0]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	dd37      	ble.n	801602c <_dtoa_r+0x40c>
 8015fbc:	1e7b      	subs	r3, r7, #1
 8015fbe:	9304      	str	r3, [sp, #16]
 8015fc0:	4620      	mov	r0, r4
 8015fc2:	4b7e      	ldr	r3, [pc, #504]	@ (80161bc <_dtoa_r+0x59c>)
 8015fc4:	2200      	movs	r2, #0
 8015fc6:	4629      	mov	r1, r5
 8015fc8:	f7ea fb36 	bl	8000638 <__aeabi_dmul>
 8015fcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015fd0:	9c00      	ldr	r4, [sp, #0]
 8015fd2:	3601      	adds	r6, #1
 8015fd4:	4630      	mov	r0, r6
 8015fd6:	f7ea fac5 	bl	8000564 <__aeabi_i2d>
 8015fda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015fde:	f7ea fb2b 	bl	8000638 <__aeabi_dmul>
 8015fe2:	4b77      	ldr	r3, [pc, #476]	@ (80161c0 <_dtoa_r+0x5a0>)
 8015fe4:	2200      	movs	r2, #0
 8015fe6:	f7ea f971 	bl	80002cc <__adddf3>
 8015fea:	4605      	mov	r5, r0
 8015fec:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015ff0:	2c00      	cmp	r4, #0
 8015ff2:	f040 808d 	bne.w	8016110 <_dtoa_r+0x4f0>
 8015ff6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ffa:	4b72      	ldr	r3, [pc, #456]	@ (80161c4 <_dtoa_r+0x5a4>)
 8015ffc:	2200      	movs	r2, #0
 8015ffe:	f7ea f963 	bl	80002c8 <__aeabi_dsub>
 8016002:	4602      	mov	r2, r0
 8016004:	460b      	mov	r3, r1
 8016006:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801600a:	462a      	mov	r2, r5
 801600c:	4633      	mov	r3, r6
 801600e:	f7ea fda3 	bl	8000b58 <__aeabi_dcmpgt>
 8016012:	2800      	cmp	r0, #0
 8016014:	f040 828c 	bne.w	8016530 <_dtoa_r+0x910>
 8016018:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801601c:	462a      	mov	r2, r5
 801601e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8016022:	f7ea fd7b 	bl	8000b1c <__aeabi_dcmplt>
 8016026:	2800      	cmp	r0, #0
 8016028:	f040 8129 	bne.w	801627e <_dtoa_r+0x65e>
 801602c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8016030:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8016034:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016036:	2b00      	cmp	r3, #0
 8016038:	f2c0 815b 	blt.w	80162f2 <_dtoa_r+0x6d2>
 801603c:	2f0e      	cmp	r7, #14
 801603e:	f300 8158 	bgt.w	80162f2 <_dtoa_r+0x6d2>
 8016042:	4b5b      	ldr	r3, [pc, #364]	@ (80161b0 <_dtoa_r+0x590>)
 8016044:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8016048:	ed93 7b00 	vldr	d7, [r3]
 801604c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801604e:	2b00      	cmp	r3, #0
 8016050:	ed8d 7b00 	vstr	d7, [sp]
 8016054:	da03      	bge.n	801605e <_dtoa_r+0x43e>
 8016056:	9b07      	ldr	r3, [sp, #28]
 8016058:	2b00      	cmp	r3, #0
 801605a:	f340 8102 	ble.w	8016262 <_dtoa_r+0x642>
 801605e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8016062:	4656      	mov	r6, sl
 8016064:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016068:	4620      	mov	r0, r4
 801606a:	4629      	mov	r1, r5
 801606c:	f7ea fc0e 	bl	800088c <__aeabi_ddiv>
 8016070:	f7ea fd92 	bl	8000b98 <__aeabi_d2iz>
 8016074:	4680      	mov	r8, r0
 8016076:	f7ea fa75 	bl	8000564 <__aeabi_i2d>
 801607a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801607e:	f7ea fadb 	bl	8000638 <__aeabi_dmul>
 8016082:	4602      	mov	r2, r0
 8016084:	460b      	mov	r3, r1
 8016086:	4620      	mov	r0, r4
 8016088:	4629      	mov	r1, r5
 801608a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801608e:	f7ea f91b 	bl	80002c8 <__aeabi_dsub>
 8016092:	f806 4b01 	strb.w	r4, [r6], #1
 8016096:	9d07      	ldr	r5, [sp, #28]
 8016098:	eba6 040a 	sub.w	r4, r6, sl
 801609c:	42a5      	cmp	r5, r4
 801609e:	4602      	mov	r2, r0
 80160a0:	460b      	mov	r3, r1
 80160a2:	f040 8118 	bne.w	80162d6 <_dtoa_r+0x6b6>
 80160a6:	f7ea f911 	bl	80002cc <__adddf3>
 80160aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80160ae:	4604      	mov	r4, r0
 80160b0:	460d      	mov	r5, r1
 80160b2:	f7ea fd51 	bl	8000b58 <__aeabi_dcmpgt>
 80160b6:	2800      	cmp	r0, #0
 80160b8:	f040 80fa 	bne.w	80162b0 <_dtoa_r+0x690>
 80160bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80160c0:	4620      	mov	r0, r4
 80160c2:	4629      	mov	r1, r5
 80160c4:	f7ea fd20 	bl	8000b08 <__aeabi_dcmpeq>
 80160c8:	b118      	cbz	r0, 80160d2 <_dtoa_r+0x4b2>
 80160ca:	f018 0f01 	tst.w	r8, #1
 80160ce:	f040 80ef 	bne.w	80162b0 <_dtoa_r+0x690>
 80160d2:	4649      	mov	r1, r9
 80160d4:	4658      	mov	r0, fp
 80160d6:	f000 fee2 	bl	8016e9e <_Bfree>
 80160da:	2300      	movs	r3, #0
 80160dc:	7033      	strb	r3, [r6, #0]
 80160de:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80160e0:	3701      	adds	r7, #1
 80160e2:	601f      	str	r7, [r3, #0]
 80160e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	f43f add1 	beq.w	8015c8e <_dtoa_r+0x6e>
 80160ec:	601e      	str	r6, [r3, #0]
 80160ee:	e5ce      	b.n	8015c8e <_dtoa_r+0x6e>
 80160f0:	07e2      	lsls	r2, r4, #31
 80160f2:	d505      	bpl.n	8016100 <_dtoa_r+0x4e0>
 80160f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80160f8:	f7ea fa9e 	bl	8000638 <__aeabi_dmul>
 80160fc:	3601      	adds	r6, #1
 80160fe:	2301      	movs	r3, #1
 8016100:	1064      	asrs	r4, r4, #1
 8016102:	3508      	adds	r5, #8
 8016104:	e73f      	b.n	8015f86 <_dtoa_r+0x366>
 8016106:	2602      	movs	r6, #2
 8016108:	e742      	b.n	8015f90 <_dtoa_r+0x370>
 801610a:	9c07      	ldr	r4, [sp, #28]
 801610c:	9704      	str	r7, [sp, #16]
 801610e:	e761      	b.n	8015fd4 <_dtoa_r+0x3b4>
 8016110:	4b27      	ldr	r3, [pc, #156]	@ (80161b0 <_dtoa_r+0x590>)
 8016112:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016118:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801611c:	4454      	add	r4, sl
 801611e:	2900      	cmp	r1, #0
 8016120:	d054      	beq.n	80161cc <_dtoa_r+0x5ac>
 8016122:	4929      	ldr	r1, [pc, #164]	@ (80161c8 <_dtoa_r+0x5a8>)
 8016124:	2000      	movs	r0, #0
 8016126:	f7ea fbb1 	bl	800088c <__aeabi_ddiv>
 801612a:	4633      	mov	r3, r6
 801612c:	462a      	mov	r2, r5
 801612e:	f7ea f8cb 	bl	80002c8 <__aeabi_dsub>
 8016132:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8016136:	4656      	mov	r6, sl
 8016138:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801613c:	f7ea fd2c 	bl	8000b98 <__aeabi_d2iz>
 8016140:	4605      	mov	r5, r0
 8016142:	f7ea fa0f 	bl	8000564 <__aeabi_i2d>
 8016146:	4602      	mov	r2, r0
 8016148:	460b      	mov	r3, r1
 801614a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801614e:	f7ea f8bb 	bl	80002c8 <__aeabi_dsub>
 8016152:	3530      	adds	r5, #48	@ 0x30
 8016154:	4602      	mov	r2, r0
 8016156:	460b      	mov	r3, r1
 8016158:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801615c:	f806 5b01 	strb.w	r5, [r6], #1
 8016160:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8016164:	f7ea fcda 	bl	8000b1c <__aeabi_dcmplt>
 8016168:	2800      	cmp	r0, #0
 801616a:	d172      	bne.n	8016252 <_dtoa_r+0x632>
 801616c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016170:	4911      	ldr	r1, [pc, #68]	@ (80161b8 <_dtoa_r+0x598>)
 8016172:	2000      	movs	r0, #0
 8016174:	f7ea f8a8 	bl	80002c8 <__aeabi_dsub>
 8016178:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801617c:	f7ea fcce 	bl	8000b1c <__aeabi_dcmplt>
 8016180:	2800      	cmp	r0, #0
 8016182:	f040 8096 	bne.w	80162b2 <_dtoa_r+0x692>
 8016186:	42a6      	cmp	r6, r4
 8016188:	f43f af50 	beq.w	801602c <_dtoa_r+0x40c>
 801618c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8016190:	4b0a      	ldr	r3, [pc, #40]	@ (80161bc <_dtoa_r+0x59c>)
 8016192:	2200      	movs	r2, #0
 8016194:	f7ea fa50 	bl	8000638 <__aeabi_dmul>
 8016198:	4b08      	ldr	r3, [pc, #32]	@ (80161bc <_dtoa_r+0x59c>)
 801619a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801619e:	2200      	movs	r2, #0
 80161a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80161a4:	f7ea fa48 	bl	8000638 <__aeabi_dmul>
 80161a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80161ac:	e7c4      	b.n	8016138 <_dtoa_r+0x518>
 80161ae:	bf00      	nop
 80161b0:	0801eee8 	.word	0x0801eee8
 80161b4:	0801eec0 	.word	0x0801eec0
 80161b8:	3ff00000 	.word	0x3ff00000
 80161bc:	40240000 	.word	0x40240000
 80161c0:	401c0000 	.word	0x401c0000
 80161c4:	40140000 	.word	0x40140000
 80161c8:	3fe00000 	.word	0x3fe00000
 80161cc:	4631      	mov	r1, r6
 80161ce:	4628      	mov	r0, r5
 80161d0:	f7ea fa32 	bl	8000638 <__aeabi_dmul>
 80161d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80161d8:	9415      	str	r4, [sp, #84]	@ 0x54
 80161da:	4656      	mov	r6, sl
 80161dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80161e0:	f7ea fcda 	bl	8000b98 <__aeabi_d2iz>
 80161e4:	4605      	mov	r5, r0
 80161e6:	f7ea f9bd 	bl	8000564 <__aeabi_i2d>
 80161ea:	4602      	mov	r2, r0
 80161ec:	460b      	mov	r3, r1
 80161ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80161f2:	f7ea f869 	bl	80002c8 <__aeabi_dsub>
 80161f6:	3530      	adds	r5, #48	@ 0x30
 80161f8:	f806 5b01 	strb.w	r5, [r6], #1
 80161fc:	4602      	mov	r2, r0
 80161fe:	460b      	mov	r3, r1
 8016200:	42a6      	cmp	r6, r4
 8016202:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016206:	f04f 0200 	mov.w	r2, #0
 801620a:	d124      	bne.n	8016256 <_dtoa_r+0x636>
 801620c:	4bac      	ldr	r3, [pc, #688]	@ (80164c0 <_dtoa_r+0x8a0>)
 801620e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8016212:	f7ea f85b 	bl	80002cc <__adddf3>
 8016216:	4602      	mov	r2, r0
 8016218:	460b      	mov	r3, r1
 801621a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801621e:	f7ea fc9b 	bl	8000b58 <__aeabi_dcmpgt>
 8016222:	2800      	cmp	r0, #0
 8016224:	d145      	bne.n	80162b2 <_dtoa_r+0x692>
 8016226:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801622a:	49a5      	ldr	r1, [pc, #660]	@ (80164c0 <_dtoa_r+0x8a0>)
 801622c:	2000      	movs	r0, #0
 801622e:	f7ea f84b 	bl	80002c8 <__aeabi_dsub>
 8016232:	4602      	mov	r2, r0
 8016234:	460b      	mov	r3, r1
 8016236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801623a:	f7ea fc6f 	bl	8000b1c <__aeabi_dcmplt>
 801623e:	2800      	cmp	r0, #0
 8016240:	f43f aef4 	beq.w	801602c <_dtoa_r+0x40c>
 8016244:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8016246:	1e73      	subs	r3, r6, #1
 8016248:	9315      	str	r3, [sp, #84]	@ 0x54
 801624a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801624e:	2b30      	cmp	r3, #48	@ 0x30
 8016250:	d0f8      	beq.n	8016244 <_dtoa_r+0x624>
 8016252:	9f04      	ldr	r7, [sp, #16]
 8016254:	e73d      	b.n	80160d2 <_dtoa_r+0x4b2>
 8016256:	4b9b      	ldr	r3, [pc, #620]	@ (80164c4 <_dtoa_r+0x8a4>)
 8016258:	f7ea f9ee 	bl	8000638 <__aeabi_dmul>
 801625c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016260:	e7bc      	b.n	80161dc <_dtoa_r+0x5bc>
 8016262:	d10c      	bne.n	801627e <_dtoa_r+0x65e>
 8016264:	4b98      	ldr	r3, [pc, #608]	@ (80164c8 <_dtoa_r+0x8a8>)
 8016266:	2200      	movs	r2, #0
 8016268:	e9dd 0100 	ldrd	r0, r1, [sp]
 801626c:	f7ea f9e4 	bl	8000638 <__aeabi_dmul>
 8016270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016274:	f7ea fc66 	bl	8000b44 <__aeabi_dcmpge>
 8016278:	2800      	cmp	r0, #0
 801627a:	f000 8157 	beq.w	801652c <_dtoa_r+0x90c>
 801627e:	2400      	movs	r4, #0
 8016280:	4625      	mov	r5, r4
 8016282:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016284:	43db      	mvns	r3, r3
 8016286:	9304      	str	r3, [sp, #16]
 8016288:	4656      	mov	r6, sl
 801628a:	2700      	movs	r7, #0
 801628c:	4621      	mov	r1, r4
 801628e:	4658      	mov	r0, fp
 8016290:	f000 fe05 	bl	8016e9e <_Bfree>
 8016294:	2d00      	cmp	r5, #0
 8016296:	d0dc      	beq.n	8016252 <_dtoa_r+0x632>
 8016298:	b12f      	cbz	r7, 80162a6 <_dtoa_r+0x686>
 801629a:	42af      	cmp	r7, r5
 801629c:	d003      	beq.n	80162a6 <_dtoa_r+0x686>
 801629e:	4639      	mov	r1, r7
 80162a0:	4658      	mov	r0, fp
 80162a2:	f000 fdfc 	bl	8016e9e <_Bfree>
 80162a6:	4629      	mov	r1, r5
 80162a8:	4658      	mov	r0, fp
 80162aa:	f000 fdf8 	bl	8016e9e <_Bfree>
 80162ae:	e7d0      	b.n	8016252 <_dtoa_r+0x632>
 80162b0:	9704      	str	r7, [sp, #16]
 80162b2:	4633      	mov	r3, r6
 80162b4:	461e      	mov	r6, r3
 80162b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80162ba:	2a39      	cmp	r2, #57	@ 0x39
 80162bc:	d107      	bne.n	80162ce <_dtoa_r+0x6ae>
 80162be:	459a      	cmp	sl, r3
 80162c0:	d1f8      	bne.n	80162b4 <_dtoa_r+0x694>
 80162c2:	9a04      	ldr	r2, [sp, #16]
 80162c4:	3201      	adds	r2, #1
 80162c6:	9204      	str	r2, [sp, #16]
 80162c8:	2230      	movs	r2, #48	@ 0x30
 80162ca:	f88a 2000 	strb.w	r2, [sl]
 80162ce:	781a      	ldrb	r2, [r3, #0]
 80162d0:	3201      	adds	r2, #1
 80162d2:	701a      	strb	r2, [r3, #0]
 80162d4:	e7bd      	b.n	8016252 <_dtoa_r+0x632>
 80162d6:	4b7b      	ldr	r3, [pc, #492]	@ (80164c4 <_dtoa_r+0x8a4>)
 80162d8:	2200      	movs	r2, #0
 80162da:	f7ea f9ad 	bl	8000638 <__aeabi_dmul>
 80162de:	2200      	movs	r2, #0
 80162e0:	2300      	movs	r3, #0
 80162e2:	4604      	mov	r4, r0
 80162e4:	460d      	mov	r5, r1
 80162e6:	f7ea fc0f 	bl	8000b08 <__aeabi_dcmpeq>
 80162ea:	2800      	cmp	r0, #0
 80162ec:	f43f aeba 	beq.w	8016064 <_dtoa_r+0x444>
 80162f0:	e6ef      	b.n	80160d2 <_dtoa_r+0x4b2>
 80162f2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80162f4:	2a00      	cmp	r2, #0
 80162f6:	f000 80db 	beq.w	80164b0 <_dtoa_r+0x890>
 80162fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80162fc:	2a01      	cmp	r2, #1
 80162fe:	f300 80bf 	bgt.w	8016480 <_dtoa_r+0x860>
 8016302:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8016304:	2a00      	cmp	r2, #0
 8016306:	f000 80b7 	beq.w	8016478 <_dtoa_r+0x858>
 801630a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801630e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8016310:	4646      	mov	r6, r8
 8016312:	9a08      	ldr	r2, [sp, #32]
 8016314:	2101      	movs	r1, #1
 8016316:	441a      	add	r2, r3
 8016318:	4658      	mov	r0, fp
 801631a:	4498      	add	r8, r3
 801631c:	9208      	str	r2, [sp, #32]
 801631e:	f000 fe59 	bl	8016fd4 <__i2b>
 8016322:	4605      	mov	r5, r0
 8016324:	b15e      	cbz	r6, 801633e <_dtoa_r+0x71e>
 8016326:	9b08      	ldr	r3, [sp, #32]
 8016328:	2b00      	cmp	r3, #0
 801632a:	dd08      	ble.n	801633e <_dtoa_r+0x71e>
 801632c:	42b3      	cmp	r3, r6
 801632e:	9a08      	ldr	r2, [sp, #32]
 8016330:	bfa8      	it	ge
 8016332:	4633      	movge	r3, r6
 8016334:	eba8 0803 	sub.w	r8, r8, r3
 8016338:	1af6      	subs	r6, r6, r3
 801633a:	1ad3      	subs	r3, r2, r3
 801633c:	9308      	str	r3, [sp, #32]
 801633e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016340:	b1f3      	cbz	r3, 8016380 <_dtoa_r+0x760>
 8016342:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016344:	2b00      	cmp	r3, #0
 8016346:	f000 80b7 	beq.w	80164b8 <_dtoa_r+0x898>
 801634a:	b18c      	cbz	r4, 8016370 <_dtoa_r+0x750>
 801634c:	4629      	mov	r1, r5
 801634e:	4622      	mov	r2, r4
 8016350:	4658      	mov	r0, fp
 8016352:	f000 feff 	bl	8017154 <__pow5mult>
 8016356:	464a      	mov	r2, r9
 8016358:	4601      	mov	r1, r0
 801635a:	4605      	mov	r5, r0
 801635c:	4658      	mov	r0, fp
 801635e:	f000 fe4f 	bl	8017000 <__multiply>
 8016362:	4649      	mov	r1, r9
 8016364:	9004      	str	r0, [sp, #16]
 8016366:	4658      	mov	r0, fp
 8016368:	f000 fd99 	bl	8016e9e <_Bfree>
 801636c:	9b04      	ldr	r3, [sp, #16]
 801636e:	4699      	mov	r9, r3
 8016370:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016372:	1b1a      	subs	r2, r3, r4
 8016374:	d004      	beq.n	8016380 <_dtoa_r+0x760>
 8016376:	4649      	mov	r1, r9
 8016378:	4658      	mov	r0, fp
 801637a:	f000 feeb 	bl	8017154 <__pow5mult>
 801637e:	4681      	mov	r9, r0
 8016380:	2101      	movs	r1, #1
 8016382:	4658      	mov	r0, fp
 8016384:	f000 fe26 	bl	8016fd4 <__i2b>
 8016388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801638a:	4604      	mov	r4, r0
 801638c:	2b00      	cmp	r3, #0
 801638e:	f000 81cc 	beq.w	801672a <_dtoa_r+0xb0a>
 8016392:	461a      	mov	r2, r3
 8016394:	4601      	mov	r1, r0
 8016396:	4658      	mov	r0, fp
 8016398:	f000 fedc 	bl	8017154 <__pow5mult>
 801639c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801639e:	2b01      	cmp	r3, #1
 80163a0:	4604      	mov	r4, r0
 80163a2:	f300 8095 	bgt.w	80164d0 <_dtoa_r+0x8b0>
 80163a6:	9b02      	ldr	r3, [sp, #8]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	f040 8087 	bne.w	80164bc <_dtoa_r+0x89c>
 80163ae:	9b03      	ldr	r3, [sp, #12]
 80163b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	f040 8089 	bne.w	80164cc <_dtoa_r+0x8ac>
 80163ba:	9b03      	ldr	r3, [sp, #12]
 80163bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80163c0:	0d1b      	lsrs	r3, r3, #20
 80163c2:	051b      	lsls	r3, r3, #20
 80163c4:	b12b      	cbz	r3, 80163d2 <_dtoa_r+0x7b2>
 80163c6:	9b08      	ldr	r3, [sp, #32]
 80163c8:	3301      	adds	r3, #1
 80163ca:	9308      	str	r3, [sp, #32]
 80163cc:	f108 0801 	add.w	r8, r8, #1
 80163d0:	2301      	movs	r3, #1
 80163d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80163d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	f000 81ad 	beq.w	8016736 <_dtoa_r+0xb16>
 80163dc:	6923      	ldr	r3, [r4, #16]
 80163de:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80163e2:	6918      	ldr	r0, [r3, #16]
 80163e4:	f000 fdaa 	bl	8016f3c <__hi0bits>
 80163e8:	f1c0 0020 	rsb	r0, r0, #32
 80163ec:	9b08      	ldr	r3, [sp, #32]
 80163ee:	4418      	add	r0, r3
 80163f0:	f010 001f 	ands.w	r0, r0, #31
 80163f4:	d077      	beq.n	80164e6 <_dtoa_r+0x8c6>
 80163f6:	f1c0 0320 	rsb	r3, r0, #32
 80163fa:	2b04      	cmp	r3, #4
 80163fc:	dd6b      	ble.n	80164d6 <_dtoa_r+0x8b6>
 80163fe:	9b08      	ldr	r3, [sp, #32]
 8016400:	f1c0 001c 	rsb	r0, r0, #28
 8016404:	4403      	add	r3, r0
 8016406:	4480      	add	r8, r0
 8016408:	4406      	add	r6, r0
 801640a:	9308      	str	r3, [sp, #32]
 801640c:	f1b8 0f00 	cmp.w	r8, #0
 8016410:	dd05      	ble.n	801641e <_dtoa_r+0x7fe>
 8016412:	4649      	mov	r1, r9
 8016414:	4642      	mov	r2, r8
 8016416:	4658      	mov	r0, fp
 8016418:	f000 fedc 	bl	80171d4 <__lshift>
 801641c:	4681      	mov	r9, r0
 801641e:	9b08      	ldr	r3, [sp, #32]
 8016420:	2b00      	cmp	r3, #0
 8016422:	dd05      	ble.n	8016430 <_dtoa_r+0x810>
 8016424:	4621      	mov	r1, r4
 8016426:	461a      	mov	r2, r3
 8016428:	4658      	mov	r0, fp
 801642a:	f000 fed3 	bl	80171d4 <__lshift>
 801642e:	4604      	mov	r4, r0
 8016430:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8016432:	2b00      	cmp	r3, #0
 8016434:	d059      	beq.n	80164ea <_dtoa_r+0x8ca>
 8016436:	4621      	mov	r1, r4
 8016438:	4648      	mov	r0, r9
 801643a:	f000 ff37 	bl	80172ac <__mcmp>
 801643e:	2800      	cmp	r0, #0
 8016440:	da53      	bge.n	80164ea <_dtoa_r+0x8ca>
 8016442:	1e7b      	subs	r3, r7, #1
 8016444:	9304      	str	r3, [sp, #16]
 8016446:	4649      	mov	r1, r9
 8016448:	2300      	movs	r3, #0
 801644a:	220a      	movs	r2, #10
 801644c:	4658      	mov	r0, fp
 801644e:	f000 fd2f 	bl	8016eb0 <__multadd>
 8016452:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016454:	4681      	mov	r9, r0
 8016456:	2b00      	cmp	r3, #0
 8016458:	f000 816f 	beq.w	801673a <_dtoa_r+0xb1a>
 801645c:	2300      	movs	r3, #0
 801645e:	4629      	mov	r1, r5
 8016460:	220a      	movs	r2, #10
 8016462:	4658      	mov	r0, fp
 8016464:	f000 fd24 	bl	8016eb0 <__multadd>
 8016468:	9b00      	ldr	r3, [sp, #0]
 801646a:	2b00      	cmp	r3, #0
 801646c:	4605      	mov	r5, r0
 801646e:	dc67      	bgt.n	8016540 <_dtoa_r+0x920>
 8016470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016472:	2b02      	cmp	r3, #2
 8016474:	dc41      	bgt.n	80164fa <_dtoa_r+0x8da>
 8016476:	e063      	b.n	8016540 <_dtoa_r+0x920>
 8016478:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801647a:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801647e:	e746      	b.n	801630e <_dtoa_r+0x6ee>
 8016480:	9b07      	ldr	r3, [sp, #28]
 8016482:	1e5c      	subs	r4, r3, #1
 8016484:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016486:	42a3      	cmp	r3, r4
 8016488:	bfbf      	itttt	lt
 801648a:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801648c:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801648e:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8016490:	1ae3      	sublt	r3, r4, r3
 8016492:	bfb4      	ite	lt
 8016494:	18d2      	addlt	r2, r2, r3
 8016496:	1b1c      	subge	r4, r3, r4
 8016498:	9b07      	ldr	r3, [sp, #28]
 801649a:	bfbc      	itt	lt
 801649c:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801649e:	2400      	movlt	r4, #0
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	bfb5      	itete	lt
 80164a4:	eba8 0603 	sublt.w	r6, r8, r3
 80164a8:	9b07      	ldrge	r3, [sp, #28]
 80164aa:	2300      	movlt	r3, #0
 80164ac:	4646      	movge	r6, r8
 80164ae:	e730      	b.n	8016312 <_dtoa_r+0x6f2>
 80164b0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80164b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80164b4:	4646      	mov	r6, r8
 80164b6:	e735      	b.n	8016324 <_dtoa_r+0x704>
 80164b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80164ba:	e75c      	b.n	8016376 <_dtoa_r+0x756>
 80164bc:	2300      	movs	r3, #0
 80164be:	e788      	b.n	80163d2 <_dtoa_r+0x7b2>
 80164c0:	3fe00000 	.word	0x3fe00000
 80164c4:	40240000 	.word	0x40240000
 80164c8:	40140000 	.word	0x40140000
 80164cc:	9b02      	ldr	r3, [sp, #8]
 80164ce:	e780      	b.n	80163d2 <_dtoa_r+0x7b2>
 80164d0:	2300      	movs	r3, #0
 80164d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80164d4:	e782      	b.n	80163dc <_dtoa_r+0x7bc>
 80164d6:	d099      	beq.n	801640c <_dtoa_r+0x7ec>
 80164d8:	9a08      	ldr	r2, [sp, #32]
 80164da:	331c      	adds	r3, #28
 80164dc:	441a      	add	r2, r3
 80164de:	4498      	add	r8, r3
 80164e0:	441e      	add	r6, r3
 80164e2:	9208      	str	r2, [sp, #32]
 80164e4:	e792      	b.n	801640c <_dtoa_r+0x7ec>
 80164e6:	4603      	mov	r3, r0
 80164e8:	e7f6      	b.n	80164d8 <_dtoa_r+0x8b8>
 80164ea:	9b07      	ldr	r3, [sp, #28]
 80164ec:	9704      	str	r7, [sp, #16]
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	dc20      	bgt.n	8016534 <_dtoa_r+0x914>
 80164f2:	9300      	str	r3, [sp, #0]
 80164f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80164f6:	2b02      	cmp	r3, #2
 80164f8:	dd1e      	ble.n	8016538 <_dtoa_r+0x918>
 80164fa:	9b00      	ldr	r3, [sp, #0]
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	f47f aec0 	bne.w	8016282 <_dtoa_r+0x662>
 8016502:	4621      	mov	r1, r4
 8016504:	2205      	movs	r2, #5
 8016506:	4658      	mov	r0, fp
 8016508:	f000 fcd2 	bl	8016eb0 <__multadd>
 801650c:	4601      	mov	r1, r0
 801650e:	4604      	mov	r4, r0
 8016510:	4648      	mov	r0, r9
 8016512:	f000 fecb 	bl	80172ac <__mcmp>
 8016516:	2800      	cmp	r0, #0
 8016518:	f77f aeb3 	ble.w	8016282 <_dtoa_r+0x662>
 801651c:	4656      	mov	r6, sl
 801651e:	2331      	movs	r3, #49	@ 0x31
 8016520:	f806 3b01 	strb.w	r3, [r6], #1
 8016524:	9b04      	ldr	r3, [sp, #16]
 8016526:	3301      	adds	r3, #1
 8016528:	9304      	str	r3, [sp, #16]
 801652a:	e6ae      	b.n	801628a <_dtoa_r+0x66a>
 801652c:	9c07      	ldr	r4, [sp, #28]
 801652e:	9704      	str	r7, [sp, #16]
 8016530:	4625      	mov	r5, r4
 8016532:	e7f3      	b.n	801651c <_dtoa_r+0x8fc>
 8016534:	9b07      	ldr	r3, [sp, #28]
 8016536:	9300      	str	r3, [sp, #0]
 8016538:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801653a:	2b00      	cmp	r3, #0
 801653c:	f000 8101 	beq.w	8016742 <_dtoa_r+0xb22>
 8016540:	2e00      	cmp	r6, #0
 8016542:	dd05      	ble.n	8016550 <_dtoa_r+0x930>
 8016544:	4629      	mov	r1, r5
 8016546:	4632      	mov	r2, r6
 8016548:	4658      	mov	r0, fp
 801654a:	f000 fe43 	bl	80171d4 <__lshift>
 801654e:	4605      	mov	r5, r0
 8016550:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016552:	2b00      	cmp	r3, #0
 8016554:	d059      	beq.n	801660a <_dtoa_r+0x9ea>
 8016556:	6869      	ldr	r1, [r5, #4]
 8016558:	4658      	mov	r0, fp
 801655a:	f000 fc7b 	bl	8016e54 <_Balloc>
 801655e:	4606      	mov	r6, r0
 8016560:	b920      	cbnz	r0, 801656c <_dtoa_r+0x94c>
 8016562:	4b83      	ldr	r3, [pc, #524]	@ (8016770 <_dtoa_r+0xb50>)
 8016564:	4602      	mov	r2, r0
 8016566:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801656a:	e480      	b.n	8015e6e <_dtoa_r+0x24e>
 801656c:	692a      	ldr	r2, [r5, #16]
 801656e:	3202      	adds	r2, #2
 8016570:	0092      	lsls	r2, r2, #2
 8016572:	f105 010c 	add.w	r1, r5, #12
 8016576:	300c      	adds	r0, #12
 8016578:	f7ff fa6c 	bl	8015a54 <memcpy>
 801657c:	2201      	movs	r2, #1
 801657e:	4631      	mov	r1, r6
 8016580:	4658      	mov	r0, fp
 8016582:	f000 fe27 	bl	80171d4 <__lshift>
 8016586:	f10a 0301 	add.w	r3, sl, #1
 801658a:	9307      	str	r3, [sp, #28]
 801658c:	9b00      	ldr	r3, [sp, #0]
 801658e:	4453      	add	r3, sl
 8016590:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016592:	9b02      	ldr	r3, [sp, #8]
 8016594:	f003 0301 	and.w	r3, r3, #1
 8016598:	462f      	mov	r7, r5
 801659a:	930a      	str	r3, [sp, #40]	@ 0x28
 801659c:	4605      	mov	r5, r0
 801659e:	9b07      	ldr	r3, [sp, #28]
 80165a0:	4621      	mov	r1, r4
 80165a2:	3b01      	subs	r3, #1
 80165a4:	4648      	mov	r0, r9
 80165a6:	9300      	str	r3, [sp, #0]
 80165a8:	f7ff faaf 	bl	8015b0a <quorem>
 80165ac:	4639      	mov	r1, r7
 80165ae:	9002      	str	r0, [sp, #8]
 80165b0:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80165b4:	4648      	mov	r0, r9
 80165b6:	f000 fe79 	bl	80172ac <__mcmp>
 80165ba:	462a      	mov	r2, r5
 80165bc:	9008      	str	r0, [sp, #32]
 80165be:	4621      	mov	r1, r4
 80165c0:	4658      	mov	r0, fp
 80165c2:	f000 fe8f 	bl	80172e4 <__mdiff>
 80165c6:	68c2      	ldr	r2, [r0, #12]
 80165c8:	4606      	mov	r6, r0
 80165ca:	bb02      	cbnz	r2, 801660e <_dtoa_r+0x9ee>
 80165cc:	4601      	mov	r1, r0
 80165ce:	4648      	mov	r0, r9
 80165d0:	f000 fe6c 	bl	80172ac <__mcmp>
 80165d4:	4602      	mov	r2, r0
 80165d6:	4631      	mov	r1, r6
 80165d8:	4658      	mov	r0, fp
 80165da:	920e      	str	r2, [sp, #56]	@ 0x38
 80165dc:	f000 fc5f 	bl	8016e9e <_Bfree>
 80165e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80165e4:	9e07      	ldr	r6, [sp, #28]
 80165e6:	ea43 0102 	orr.w	r1, r3, r2
 80165ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80165ec:	4319      	orrs	r1, r3
 80165ee:	d110      	bne.n	8016612 <_dtoa_r+0x9f2>
 80165f0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80165f4:	d029      	beq.n	801664a <_dtoa_r+0xa2a>
 80165f6:	9b08      	ldr	r3, [sp, #32]
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	dd02      	ble.n	8016602 <_dtoa_r+0x9e2>
 80165fc:	9b02      	ldr	r3, [sp, #8]
 80165fe:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8016602:	9b00      	ldr	r3, [sp, #0]
 8016604:	f883 8000 	strb.w	r8, [r3]
 8016608:	e640      	b.n	801628c <_dtoa_r+0x66c>
 801660a:	4628      	mov	r0, r5
 801660c:	e7bb      	b.n	8016586 <_dtoa_r+0x966>
 801660e:	2201      	movs	r2, #1
 8016610:	e7e1      	b.n	80165d6 <_dtoa_r+0x9b6>
 8016612:	9b08      	ldr	r3, [sp, #32]
 8016614:	2b00      	cmp	r3, #0
 8016616:	db04      	blt.n	8016622 <_dtoa_r+0xa02>
 8016618:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801661a:	430b      	orrs	r3, r1
 801661c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801661e:	430b      	orrs	r3, r1
 8016620:	d120      	bne.n	8016664 <_dtoa_r+0xa44>
 8016622:	2a00      	cmp	r2, #0
 8016624:	dded      	ble.n	8016602 <_dtoa_r+0x9e2>
 8016626:	4649      	mov	r1, r9
 8016628:	2201      	movs	r2, #1
 801662a:	4658      	mov	r0, fp
 801662c:	f000 fdd2 	bl	80171d4 <__lshift>
 8016630:	4621      	mov	r1, r4
 8016632:	4681      	mov	r9, r0
 8016634:	f000 fe3a 	bl	80172ac <__mcmp>
 8016638:	2800      	cmp	r0, #0
 801663a:	dc03      	bgt.n	8016644 <_dtoa_r+0xa24>
 801663c:	d1e1      	bne.n	8016602 <_dtoa_r+0x9e2>
 801663e:	f018 0f01 	tst.w	r8, #1
 8016642:	d0de      	beq.n	8016602 <_dtoa_r+0x9e2>
 8016644:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8016648:	d1d8      	bne.n	80165fc <_dtoa_r+0x9dc>
 801664a:	9a00      	ldr	r2, [sp, #0]
 801664c:	2339      	movs	r3, #57	@ 0x39
 801664e:	7013      	strb	r3, [r2, #0]
 8016650:	4633      	mov	r3, r6
 8016652:	461e      	mov	r6, r3
 8016654:	3b01      	subs	r3, #1
 8016656:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801665a:	2a39      	cmp	r2, #57	@ 0x39
 801665c:	d052      	beq.n	8016704 <_dtoa_r+0xae4>
 801665e:	3201      	adds	r2, #1
 8016660:	701a      	strb	r2, [r3, #0]
 8016662:	e613      	b.n	801628c <_dtoa_r+0x66c>
 8016664:	2a00      	cmp	r2, #0
 8016666:	dd07      	ble.n	8016678 <_dtoa_r+0xa58>
 8016668:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801666c:	d0ed      	beq.n	801664a <_dtoa_r+0xa2a>
 801666e:	9a00      	ldr	r2, [sp, #0]
 8016670:	f108 0301 	add.w	r3, r8, #1
 8016674:	7013      	strb	r3, [r2, #0]
 8016676:	e609      	b.n	801628c <_dtoa_r+0x66c>
 8016678:	9b07      	ldr	r3, [sp, #28]
 801667a:	9a07      	ldr	r2, [sp, #28]
 801667c:	f803 8c01 	strb.w	r8, [r3, #-1]
 8016680:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016682:	4293      	cmp	r3, r2
 8016684:	d028      	beq.n	80166d8 <_dtoa_r+0xab8>
 8016686:	4649      	mov	r1, r9
 8016688:	2300      	movs	r3, #0
 801668a:	220a      	movs	r2, #10
 801668c:	4658      	mov	r0, fp
 801668e:	f000 fc0f 	bl	8016eb0 <__multadd>
 8016692:	42af      	cmp	r7, r5
 8016694:	4681      	mov	r9, r0
 8016696:	f04f 0300 	mov.w	r3, #0
 801669a:	f04f 020a 	mov.w	r2, #10
 801669e:	4639      	mov	r1, r7
 80166a0:	4658      	mov	r0, fp
 80166a2:	d107      	bne.n	80166b4 <_dtoa_r+0xa94>
 80166a4:	f000 fc04 	bl	8016eb0 <__multadd>
 80166a8:	4607      	mov	r7, r0
 80166aa:	4605      	mov	r5, r0
 80166ac:	9b07      	ldr	r3, [sp, #28]
 80166ae:	3301      	adds	r3, #1
 80166b0:	9307      	str	r3, [sp, #28]
 80166b2:	e774      	b.n	801659e <_dtoa_r+0x97e>
 80166b4:	f000 fbfc 	bl	8016eb0 <__multadd>
 80166b8:	4629      	mov	r1, r5
 80166ba:	4607      	mov	r7, r0
 80166bc:	2300      	movs	r3, #0
 80166be:	220a      	movs	r2, #10
 80166c0:	4658      	mov	r0, fp
 80166c2:	f000 fbf5 	bl	8016eb0 <__multadd>
 80166c6:	4605      	mov	r5, r0
 80166c8:	e7f0      	b.n	80166ac <_dtoa_r+0xa8c>
 80166ca:	9b00      	ldr	r3, [sp, #0]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	bfcc      	ite	gt
 80166d0:	461e      	movgt	r6, r3
 80166d2:	2601      	movle	r6, #1
 80166d4:	4456      	add	r6, sl
 80166d6:	2700      	movs	r7, #0
 80166d8:	4649      	mov	r1, r9
 80166da:	2201      	movs	r2, #1
 80166dc:	4658      	mov	r0, fp
 80166de:	f000 fd79 	bl	80171d4 <__lshift>
 80166e2:	4621      	mov	r1, r4
 80166e4:	4681      	mov	r9, r0
 80166e6:	f000 fde1 	bl	80172ac <__mcmp>
 80166ea:	2800      	cmp	r0, #0
 80166ec:	dcb0      	bgt.n	8016650 <_dtoa_r+0xa30>
 80166ee:	d102      	bne.n	80166f6 <_dtoa_r+0xad6>
 80166f0:	f018 0f01 	tst.w	r8, #1
 80166f4:	d1ac      	bne.n	8016650 <_dtoa_r+0xa30>
 80166f6:	4633      	mov	r3, r6
 80166f8:	461e      	mov	r6, r3
 80166fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80166fe:	2a30      	cmp	r2, #48	@ 0x30
 8016700:	d0fa      	beq.n	80166f8 <_dtoa_r+0xad8>
 8016702:	e5c3      	b.n	801628c <_dtoa_r+0x66c>
 8016704:	459a      	cmp	sl, r3
 8016706:	d1a4      	bne.n	8016652 <_dtoa_r+0xa32>
 8016708:	9b04      	ldr	r3, [sp, #16]
 801670a:	3301      	adds	r3, #1
 801670c:	9304      	str	r3, [sp, #16]
 801670e:	2331      	movs	r3, #49	@ 0x31
 8016710:	f88a 3000 	strb.w	r3, [sl]
 8016714:	e5ba      	b.n	801628c <_dtoa_r+0x66c>
 8016716:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8016718:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8016774 <_dtoa_r+0xb54>
 801671c:	2b00      	cmp	r3, #0
 801671e:	f43f aab6 	beq.w	8015c8e <_dtoa_r+0x6e>
 8016722:	f10a 0308 	add.w	r3, sl, #8
 8016726:	f7ff bab0 	b.w	8015c8a <_dtoa_r+0x6a>
 801672a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801672c:	2b01      	cmp	r3, #1
 801672e:	f77f ae3a 	ble.w	80163a6 <_dtoa_r+0x786>
 8016732:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016734:	930a      	str	r3, [sp, #40]	@ 0x28
 8016736:	2001      	movs	r0, #1
 8016738:	e658      	b.n	80163ec <_dtoa_r+0x7cc>
 801673a:	9b00      	ldr	r3, [sp, #0]
 801673c:	2b00      	cmp	r3, #0
 801673e:	f77f aed9 	ble.w	80164f4 <_dtoa_r+0x8d4>
 8016742:	4656      	mov	r6, sl
 8016744:	4621      	mov	r1, r4
 8016746:	4648      	mov	r0, r9
 8016748:	f7ff f9df 	bl	8015b0a <quorem>
 801674c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8016750:	f806 8b01 	strb.w	r8, [r6], #1
 8016754:	9b00      	ldr	r3, [sp, #0]
 8016756:	eba6 020a 	sub.w	r2, r6, sl
 801675a:	4293      	cmp	r3, r2
 801675c:	ddb5      	ble.n	80166ca <_dtoa_r+0xaaa>
 801675e:	4649      	mov	r1, r9
 8016760:	2300      	movs	r3, #0
 8016762:	220a      	movs	r2, #10
 8016764:	4658      	mov	r0, fp
 8016766:	f000 fba3 	bl	8016eb0 <__multadd>
 801676a:	4681      	mov	r9, r0
 801676c:	e7ea      	b.n	8016744 <_dtoa_r+0xb24>
 801676e:	bf00      	nop
 8016770:	0801edeb 	.word	0x0801edeb
 8016774:	0801edde 	.word	0x0801edde

08016778 <_malloc_trim_r>:
 8016778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801677c:	4606      	mov	r6, r0
 801677e:	2008      	movs	r0, #8
 8016780:	4689      	mov	r9, r1
 8016782:	f002 fb8b 	bl	8018e9c <sysconf>
 8016786:	4f24      	ldr	r7, [pc, #144]	@ (8016818 <_malloc_trim_r+0xa0>)
 8016788:	4680      	mov	r8, r0
 801678a:	4630      	mov	r0, r6
 801678c:	f000 fb56 	bl	8016e3c <__malloc_lock>
 8016790:	68bb      	ldr	r3, [r7, #8]
 8016792:	685d      	ldr	r5, [r3, #4]
 8016794:	f025 0503 	bic.w	r5, r5, #3
 8016798:	f1a5 0411 	sub.w	r4, r5, #17
 801679c:	eba4 0409 	sub.w	r4, r4, r9
 80167a0:	4444      	add	r4, r8
 80167a2:	fbb4 f4f8 	udiv	r4, r4, r8
 80167a6:	3c01      	subs	r4, #1
 80167a8:	fb08 f404 	mul.w	r4, r8, r4
 80167ac:	45a0      	cmp	r8, r4
 80167ae:	dd05      	ble.n	80167bc <_malloc_trim_r+0x44>
 80167b0:	4630      	mov	r0, r6
 80167b2:	f000 fb49 	bl	8016e48 <__malloc_unlock>
 80167b6:	2000      	movs	r0, #0
 80167b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80167bc:	2100      	movs	r1, #0
 80167be:	4630      	mov	r0, r6
 80167c0:	f002 fb48 	bl	8018e54 <_sbrk_r>
 80167c4:	68bb      	ldr	r3, [r7, #8]
 80167c6:	442b      	add	r3, r5
 80167c8:	4298      	cmp	r0, r3
 80167ca:	d1f1      	bne.n	80167b0 <_malloc_trim_r+0x38>
 80167cc:	4261      	negs	r1, r4
 80167ce:	4630      	mov	r0, r6
 80167d0:	f002 fb40 	bl	8018e54 <_sbrk_r>
 80167d4:	3001      	adds	r0, #1
 80167d6:	d110      	bne.n	80167fa <_malloc_trim_r+0x82>
 80167d8:	2100      	movs	r1, #0
 80167da:	4630      	mov	r0, r6
 80167dc:	f002 fb3a 	bl	8018e54 <_sbrk_r>
 80167e0:	68ba      	ldr	r2, [r7, #8]
 80167e2:	1a83      	subs	r3, r0, r2
 80167e4:	2b0f      	cmp	r3, #15
 80167e6:	dde3      	ble.n	80167b0 <_malloc_trim_r+0x38>
 80167e8:	490c      	ldr	r1, [pc, #48]	@ (801681c <_malloc_trim_r+0xa4>)
 80167ea:	6809      	ldr	r1, [r1, #0]
 80167ec:	1a40      	subs	r0, r0, r1
 80167ee:	490c      	ldr	r1, [pc, #48]	@ (8016820 <_malloc_trim_r+0xa8>)
 80167f0:	f043 0301 	orr.w	r3, r3, #1
 80167f4:	6008      	str	r0, [r1, #0]
 80167f6:	6053      	str	r3, [r2, #4]
 80167f8:	e7da      	b.n	80167b0 <_malloc_trim_r+0x38>
 80167fa:	68bb      	ldr	r3, [r7, #8]
 80167fc:	4a08      	ldr	r2, [pc, #32]	@ (8016820 <_malloc_trim_r+0xa8>)
 80167fe:	1b2d      	subs	r5, r5, r4
 8016800:	f045 0501 	orr.w	r5, r5, #1
 8016804:	605d      	str	r5, [r3, #4]
 8016806:	6813      	ldr	r3, [r2, #0]
 8016808:	4630      	mov	r0, r6
 801680a:	1b1b      	subs	r3, r3, r4
 801680c:	6013      	str	r3, [r2, #0]
 801680e:	f000 fb1b 	bl	8016e48 <__malloc_unlock>
 8016812:	2001      	movs	r0, #1
 8016814:	e7d0      	b.n	80167b8 <_malloc_trim_r+0x40>
 8016816:	bf00      	nop
 8016818:	200004d4 	.word	0x200004d4
 801681c:	200004cc 	.word	0x200004cc
 8016820:	200017c4 	.word	0x200017c4

08016824 <_free_r>:
 8016824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016826:	4604      	mov	r4, r0
 8016828:	460f      	mov	r7, r1
 801682a:	2900      	cmp	r1, #0
 801682c:	f000 80b1 	beq.w	8016992 <_free_r+0x16e>
 8016830:	f000 fb04 	bl	8016e3c <__malloc_lock>
 8016834:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016838:	4d56      	ldr	r5, [pc, #344]	@ (8016994 <_free_r+0x170>)
 801683a:	f022 0001 	bic.w	r0, r2, #1
 801683e:	f1a7 0308 	sub.w	r3, r7, #8
 8016842:	eb03 0c00 	add.w	ip, r3, r0
 8016846:	68a9      	ldr	r1, [r5, #8]
 8016848:	f8dc 6004 	ldr.w	r6, [ip, #4]
 801684c:	4561      	cmp	r1, ip
 801684e:	f026 0603 	bic.w	r6, r6, #3
 8016852:	f002 0201 	and.w	r2, r2, #1
 8016856:	d11b      	bne.n	8016890 <_free_r+0x6c>
 8016858:	4406      	add	r6, r0
 801685a:	b93a      	cbnz	r2, 801686c <_free_r+0x48>
 801685c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8016860:	1a9b      	subs	r3, r3, r2
 8016862:	4416      	add	r6, r2
 8016864:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8016868:	60ca      	str	r2, [r1, #12]
 801686a:	6091      	str	r1, [r2, #8]
 801686c:	f046 0201 	orr.w	r2, r6, #1
 8016870:	605a      	str	r2, [r3, #4]
 8016872:	60ab      	str	r3, [r5, #8]
 8016874:	4b48      	ldr	r3, [pc, #288]	@ (8016998 <_free_r+0x174>)
 8016876:	681b      	ldr	r3, [r3, #0]
 8016878:	42b3      	cmp	r3, r6
 801687a:	d804      	bhi.n	8016886 <_free_r+0x62>
 801687c:	4b47      	ldr	r3, [pc, #284]	@ (801699c <_free_r+0x178>)
 801687e:	4620      	mov	r0, r4
 8016880:	6819      	ldr	r1, [r3, #0]
 8016882:	f7ff ff79 	bl	8016778 <_malloc_trim_r>
 8016886:	4620      	mov	r0, r4
 8016888:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801688c:	f000 badc 	b.w	8016e48 <__malloc_unlock>
 8016890:	f8cc 6004 	str.w	r6, [ip, #4]
 8016894:	2a00      	cmp	r2, #0
 8016896:	d138      	bne.n	801690a <_free_r+0xe6>
 8016898:	f857 1c08 	ldr.w	r1, [r7, #-8]
 801689c:	1a5b      	subs	r3, r3, r1
 801689e:	4408      	add	r0, r1
 80168a0:	6899      	ldr	r1, [r3, #8]
 80168a2:	f105 0708 	add.w	r7, r5, #8
 80168a6:	42b9      	cmp	r1, r7
 80168a8:	d031      	beq.n	801690e <_free_r+0xea>
 80168aa:	68df      	ldr	r7, [r3, #12]
 80168ac:	60cf      	str	r7, [r1, #12]
 80168ae:	60b9      	str	r1, [r7, #8]
 80168b0:	eb0c 0106 	add.w	r1, ip, r6
 80168b4:	6849      	ldr	r1, [r1, #4]
 80168b6:	07c9      	lsls	r1, r1, #31
 80168b8:	d40b      	bmi.n	80168d2 <_free_r+0xae>
 80168ba:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80168be:	4430      	add	r0, r6
 80168c0:	bb3a      	cbnz	r2, 8016912 <_free_r+0xee>
 80168c2:	4e37      	ldr	r6, [pc, #220]	@ (80169a0 <_free_r+0x17c>)
 80168c4:	42b1      	cmp	r1, r6
 80168c6:	d124      	bne.n	8016912 <_free_r+0xee>
 80168c8:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80168cc:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80168d0:	2201      	movs	r2, #1
 80168d2:	f040 0101 	orr.w	r1, r0, #1
 80168d6:	6059      	str	r1, [r3, #4]
 80168d8:	5018      	str	r0, [r3, r0]
 80168da:	2a00      	cmp	r2, #0
 80168dc:	d1d3      	bne.n	8016886 <_free_r+0x62>
 80168de:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80168e2:	d21b      	bcs.n	801691c <_free_r+0xf8>
 80168e4:	08c2      	lsrs	r2, r0, #3
 80168e6:	2101      	movs	r1, #1
 80168e8:	0940      	lsrs	r0, r0, #5
 80168ea:	4081      	lsls	r1, r0
 80168ec:	6868      	ldr	r0, [r5, #4]
 80168ee:	3201      	adds	r2, #1
 80168f0:	4301      	orrs	r1, r0
 80168f2:	6069      	str	r1, [r5, #4]
 80168f4:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 80168f8:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 80168fc:	3908      	subs	r1, #8
 80168fe:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8016902:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8016906:	60c3      	str	r3, [r0, #12]
 8016908:	e7bd      	b.n	8016886 <_free_r+0x62>
 801690a:	2200      	movs	r2, #0
 801690c:	e7d0      	b.n	80168b0 <_free_r+0x8c>
 801690e:	2201      	movs	r2, #1
 8016910:	e7ce      	b.n	80168b0 <_free_r+0x8c>
 8016912:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8016916:	60ce      	str	r6, [r1, #12]
 8016918:	60b1      	str	r1, [r6, #8]
 801691a:	e7da      	b.n	80168d2 <_free_r+0xae>
 801691c:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8016920:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8016924:	d214      	bcs.n	8016950 <_free_r+0x12c>
 8016926:	0982      	lsrs	r2, r0, #6
 8016928:	3238      	adds	r2, #56	@ 0x38
 801692a:	1c51      	adds	r1, r2, #1
 801692c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8016930:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8016934:	428e      	cmp	r6, r1
 8016936:	d125      	bne.n	8016984 <_free_r+0x160>
 8016938:	2001      	movs	r0, #1
 801693a:	1092      	asrs	r2, r2, #2
 801693c:	fa00 f202 	lsl.w	r2, r0, r2
 8016940:	6868      	ldr	r0, [r5, #4]
 8016942:	4302      	orrs	r2, r0
 8016944:	606a      	str	r2, [r5, #4]
 8016946:	e9c3 1602 	strd	r1, r6, [r3, #8]
 801694a:	60b3      	str	r3, [r6, #8]
 801694c:	60cb      	str	r3, [r1, #12]
 801694e:	e79a      	b.n	8016886 <_free_r+0x62>
 8016950:	2a14      	cmp	r2, #20
 8016952:	d801      	bhi.n	8016958 <_free_r+0x134>
 8016954:	325b      	adds	r2, #91	@ 0x5b
 8016956:	e7e8      	b.n	801692a <_free_r+0x106>
 8016958:	2a54      	cmp	r2, #84	@ 0x54
 801695a:	d802      	bhi.n	8016962 <_free_r+0x13e>
 801695c:	0b02      	lsrs	r2, r0, #12
 801695e:	326e      	adds	r2, #110	@ 0x6e
 8016960:	e7e3      	b.n	801692a <_free_r+0x106>
 8016962:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8016966:	d802      	bhi.n	801696e <_free_r+0x14a>
 8016968:	0bc2      	lsrs	r2, r0, #15
 801696a:	3277      	adds	r2, #119	@ 0x77
 801696c:	e7dd      	b.n	801692a <_free_r+0x106>
 801696e:	f240 5154 	movw	r1, #1364	@ 0x554
 8016972:	428a      	cmp	r2, r1
 8016974:	bf9a      	itte	ls
 8016976:	0c82      	lsrls	r2, r0, #18
 8016978:	327c      	addls	r2, #124	@ 0x7c
 801697a:	227e      	movhi	r2, #126	@ 0x7e
 801697c:	e7d5      	b.n	801692a <_free_r+0x106>
 801697e:	6889      	ldr	r1, [r1, #8]
 8016980:	428e      	cmp	r6, r1
 8016982:	d004      	beq.n	801698e <_free_r+0x16a>
 8016984:	684a      	ldr	r2, [r1, #4]
 8016986:	f022 0203 	bic.w	r2, r2, #3
 801698a:	4282      	cmp	r2, r0
 801698c:	d8f7      	bhi.n	801697e <_free_r+0x15a>
 801698e:	68ce      	ldr	r6, [r1, #12]
 8016990:	e7d9      	b.n	8016946 <_free_r+0x122>
 8016992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016994:	200004d4 	.word	0x200004d4
 8016998:	200004d0 	.word	0x200004d0
 801699c:	200017f4 	.word	0x200017f4
 80169a0:	200004dc 	.word	0x200004dc

080169a4 <_malloc_r>:
 80169a4:	f101 030b 	add.w	r3, r1, #11
 80169a8:	2b16      	cmp	r3, #22
 80169aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169ae:	4605      	mov	r5, r0
 80169b0:	d906      	bls.n	80169c0 <_malloc_r+0x1c>
 80169b2:	f033 0707 	bics.w	r7, r3, #7
 80169b6:	d504      	bpl.n	80169c2 <_malloc_r+0x1e>
 80169b8:	230c      	movs	r3, #12
 80169ba:	602b      	str	r3, [r5, #0]
 80169bc:	2400      	movs	r4, #0
 80169be:	e1a3      	b.n	8016d08 <_malloc_r+0x364>
 80169c0:	2710      	movs	r7, #16
 80169c2:	42b9      	cmp	r1, r7
 80169c4:	d8f8      	bhi.n	80169b8 <_malloc_r+0x14>
 80169c6:	4628      	mov	r0, r5
 80169c8:	f000 fa38 	bl	8016e3c <__malloc_lock>
 80169cc:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 80169d0:	4eaf      	ldr	r6, [pc, #700]	@ (8016c90 <_malloc_r+0x2ec>)
 80169d2:	d237      	bcs.n	8016a44 <_malloc_r+0xa0>
 80169d4:	f107 0208 	add.w	r2, r7, #8
 80169d8:	4432      	add	r2, r6
 80169da:	f1a2 0108 	sub.w	r1, r2, #8
 80169de:	6854      	ldr	r4, [r2, #4]
 80169e0:	428c      	cmp	r4, r1
 80169e2:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80169e6:	d102      	bne.n	80169ee <_malloc_r+0x4a>
 80169e8:	68d4      	ldr	r4, [r2, #12]
 80169ea:	42a2      	cmp	r2, r4
 80169ec:	d010      	beq.n	8016a10 <_malloc_r+0x6c>
 80169ee:	6863      	ldr	r3, [r4, #4]
 80169f0:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80169f4:	f023 0303 	bic.w	r3, r3, #3
 80169f8:	60ca      	str	r2, [r1, #12]
 80169fa:	4423      	add	r3, r4
 80169fc:	6091      	str	r1, [r2, #8]
 80169fe:	685a      	ldr	r2, [r3, #4]
 8016a00:	f042 0201 	orr.w	r2, r2, #1
 8016a04:	605a      	str	r2, [r3, #4]
 8016a06:	4628      	mov	r0, r5
 8016a08:	f000 fa1e 	bl	8016e48 <__malloc_unlock>
 8016a0c:	3408      	adds	r4, #8
 8016a0e:	e17b      	b.n	8016d08 <_malloc_r+0x364>
 8016a10:	3302      	adds	r3, #2
 8016a12:	6934      	ldr	r4, [r6, #16]
 8016a14:	499f      	ldr	r1, [pc, #636]	@ (8016c94 <_malloc_r+0x2f0>)
 8016a16:	428c      	cmp	r4, r1
 8016a18:	d077      	beq.n	8016b0a <_malloc_r+0x166>
 8016a1a:	6862      	ldr	r2, [r4, #4]
 8016a1c:	f022 0c03 	bic.w	ip, r2, #3
 8016a20:	ebac 0007 	sub.w	r0, ip, r7
 8016a24:	280f      	cmp	r0, #15
 8016a26:	dd48      	ble.n	8016aba <_malloc_r+0x116>
 8016a28:	19e2      	adds	r2, r4, r7
 8016a2a:	f040 0301 	orr.w	r3, r0, #1
 8016a2e:	f047 0701 	orr.w	r7, r7, #1
 8016a32:	6067      	str	r7, [r4, #4]
 8016a34:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8016a38:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8016a3c:	6053      	str	r3, [r2, #4]
 8016a3e:	f844 000c 	str.w	r0, [r4, ip]
 8016a42:	e7e0      	b.n	8016a06 <_malloc_r+0x62>
 8016a44:	0a7b      	lsrs	r3, r7, #9
 8016a46:	d02a      	beq.n	8016a9e <_malloc_r+0xfa>
 8016a48:	2b04      	cmp	r3, #4
 8016a4a:	d812      	bhi.n	8016a72 <_malloc_r+0xce>
 8016a4c:	09bb      	lsrs	r3, r7, #6
 8016a4e:	3338      	adds	r3, #56	@ 0x38
 8016a50:	1c5a      	adds	r2, r3, #1
 8016a52:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8016a56:	f1a2 0c08 	sub.w	ip, r2, #8
 8016a5a:	6854      	ldr	r4, [r2, #4]
 8016a5c:	4564      	cmp	r4, ip
 8016a5e:	d006      	beq.n	8016a6e <_malloc_r+0xca>
 8016a60:	6862      	ldr	r2, [r4, #4]
 8016a62:	f022 0203 	bic.w	r2, r2, #3
 8016a66:	1bd0      	subs	r0, r2, r7
 8016a68:	280f      	cmp	r0, #15
 8016a6a:	dd1c      	ble.n	8016aa6 <_malloc_r+0x102>
 8016a6c:	3b01      	subs	r3, #1
 8016a6e:	3301      	adds	r3, #1
 8016a70:	e7cf      	b.n	8016a12 <_malloc_r+0x6e>
 8016a72:	2b14      	cmp	r3, #20
 8016a74:	d801      	bhi.n	8016a7a <_malloc_r+0xd6>
 8016a76:	335b      	adds	r3, #91	@ 0x5b
 8016a78:	e7ea      	b.n	8016a50 <_malloc_r+0xac>
 8016a7a:	2b54      	cmp	r3, #84	@ 0x54
 8016a7c:	d802      	bhi.n	8016a84 <_malloc_r+0xe0>
 8016a7e:	0b3b      	lsrs	r3, r7, #12
 8016a80:	336e      	adds	r3, #110	@ 0x6e
 8016a82:	e7e5      	b.n	8016a50 <_malloc_r+0xac>
 8016a84:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8016a88:	d802      	bhi.n	8016a90 <_malloc_r+0xec>
 8016a8a:	0bfb      	lsrs	r3, r7, #15
 8016a8c:	3377      	adds	r3, #119	@ 0x77
 8016a8e:	e7df      	b.n	8016a50 <_malloc_r+0xac>
 8016a90:	f240 5254 	movw	r2, #1364	@ 0x554
 8016a94:	4293      	cmp	r3, r2
 8016a96:	d804      	bhi.n	8016aa2 <_malloc_r+0xfe>
 8016a98:	0cbb      	lsrs	r3, r7, #18
 8016a9a:	337c      	adds	r3, #124	@ 0x7c
 8016a9c:	e7d8      	b.n	8016a50 <_malloc_r+0xac>
 8016a9e:	233f      	movs	r3, #63	@ 0x3f
 8016aa0:	e7d6      	b.n	8016a50 <_malloc_r+0xac>
 8016aa2:	237e      	movs	r3, #126	@ 0x7e
 8016aa4:	e7d4      	b.n	8016a50 <_malloc_r+0xac>
 8016aa6:	2800      	cmp	r0, #0
 8016aa8:	68e1      	ldr	r1, [r4, #12]
 8016aaa:	db04      	blt.n	8016ab6 <_malloc_r+0x112>
 8016aac:	68a3      	ldr	r3, [r4, #8]
 8016aae:	60d9      	str	r1, [r3, #12]
 8016ab0:	608b      	str	r3, [r1, #8]
 8016ab2:	18a3      	adds	r3, r4, r2
 8016ab4:	e7a3      	b.n	80169fe <_malloc_r+0x5a>
 8016ab6:	460c      	mov	r4, r1
 8016ab8:	e7d0      	b.n	8016a5c <_malloc_r+0xb8>
 8016aba:	2800      	cmp	r0, #0
 8016abc:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8016ac0:	db07      	blt.n	8016ad2 <_malloc_r+0x12e>
 8016ac2:	44a4      	add	ip, r4
 8016ac4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8016ac8:	f043 0301 	orr.w	r3, r3, #1
 8016acc:	f8cc 3004 	str.w	r3, [ip, #4]
 8016ad0:	e799      	b.n	8016a06 <_malloc_r+0x62>
 8016ad2:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8016ad6:	6870      	ldr	r0, [r6, #4]
 8016ad8:	f080 8095 	bcs.w	8016c06 <_malloc_r+0x262>
 8016adc:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8016ae0:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8016ae4:	f04f 0c01 	mov.w	ip, #1
 8016ae8:	3201      	adds	r2, #1
 8016aea:	fa0c fc0e 	lsl.w	ip, ip, lr
 8016aee:	ea4c 0000 	orr.w	r0, ip, r0
 8016af2:	6070      	str	r0, [r6, #4]
 8016af4:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8016af8:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8016afc:	3808      	subs	r0, #8
 8016afe:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8016b02:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8016b06:	f8cc 400c 	str.w	r4, [ip, #12]
 8016b0a:	1098      	asrs	r0, r3, #2
 8016b0c:	2201      	movs	r2, #1
 8016b0e:	4082      	lsls	r2, r0
 8016b10:	6870      	ldr	r0, [r6, #4]
 8016b12:	4290      	cmp	r0, r2
 8016b14:	d326      	bcc.n	8016b64 <_malloc_r+0x1c0>
 8016b16:	4210      	tst	r0, r2
 8016b18:	d106      	bne.n	8016b28 <_malloc_r+0x184>
 8016b1a:	f023 0303 	bic.w	r3, r3, #3
 8016b1e:	0052      	lsls	r2, r2, #1
 8016b20:	4210      	tst	r0, r2
 8016b22:	f103 0304 	add.w	r3, r3, #4
 8016b26:	d0fa      	beq.n	8016b1e <_malloc_r+0x17a>
 8016b28:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8016b2c:	46c1      	mov	r9, r8
 8016b2e:	469e      	mov	lr, r3
 8016b30:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8016b34:	454c      	cmp	r4, r9
 8016b36:	f040 80b9 	bne.w	8016cac <_malloc_r+0x308>
 8016b3a:	f10e 0e01 	add.w	lr, lr, #1
 8016b3e:	f01e 0f03 	tst.w	lr, #3
 8016b42:	f109 0908 	add.w	r9, r9, #8
 8016b46:	d1f3      	bne.n	8016b30 <_malloc_r+0x18c>
 8016b48:	0798      	lsls	r0, r3, #30
 8016b4a:	f040 80e3 	bne.w	8016d14 <_malloc_r+0x370>
 8016b4e:	6873      	ldr	r3, [r6, #4]
 8016b50:	ea23 0302 	bic.w	r3, r3, r2
 8016b54:	6073      	str	r3, [r6, #4]
 8016b56:	6870      	ldr	r0, [r6, #4]
 8016b58:	0052      	lsls	r2, r2, #1
 8016b5a:	4290      	cmp	r0, r2
 8016b5c:	d302      	bcc.n	8016b64 <_malloc_r+0x1c0>
 8016b5e:	2a00      	cmp	r2, #0
 8016b60:	f040 80e5 	bne.w	8016d2e <_malloc_r+0x38a>
 8016b64:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8016b68:	f8da 3004 	ldr.w	r3, [sl, #4]
 8016b6c:	f023 0903 	bic.w	r9, r3, #3
 8016b70:	45b9      	cmp	r9, r7
 8016b72:	d304      	bcc.n	8016b7e <_malloc_r+0x1da>
 8016b74:	eba9 0207 	sub.w	r2, r9, r7
 8016b78:	2a0f      	cmp	r2, #15
 8016b7a:	f300 8141 	bgt.w	8016e00 <_malloc_r+0x45c>
 8016b7e:	4b46      	ldr	r3, [pc, #280]	@ (8016c98 <_malloc_r+0x2f4>)
 8016b80:	6819      	ldr	r1, [r3, #0]
 8016b82:	3110      	adds	r1, #16
 8016b84:	4439      	add	r1, r7
 8016b86:	2008      	movs	r0, #8
 8016b88:	9101      	str	r1, [sp, #4]
 8016b8a:	f002 f987 	bl	8018e9c <sysconf>
 8016b8e:	4a43      	ldr	r2, [pc, #268]	@ (8016c9c <_malloc_r+0x2f8>)
 8016b90:	9901      	ldr	r1, [sp, #4]
 8016b92:	6813      	ldr	r3, [r2, #0]
 8016b94:	3301      	adds	r3, #1
 8016b96:	bf1f      	itttt	ne
 8016b98:	f101 31ff 	addne.w	r1, r1, #4294967295
 8016b9c:	1809      	addne	r1, r1, r0
 8016b9e:	4243      	negne	r3, r0
 8016ba0:	4019      	andne	r1, r3
 8016ba2:	4680      	mov	r8, r0
 8016ba4:	4628      	mov	r0, r5
 8016ba6:	9101      	str	r1, [sp, #4]
 8016ba8:	f002 f954 	bl	8018e54 <_sbrk_r>
 8016bac:	1c42      	adds	r2, r0, #1
 8016bae:	eb0a 0b09 	add.w	fp, sl, r9
 8016bb2:	4604      	mov	r4, r0
 8016bb4:	f000 80f7 	beq.w	8016da6 <_malloc_r+0x402>
 8016bb8:	4583      	cmp	fp, r0
 8016bba:	9901      	ldr	r1, [sp, #4]
 8016bbc:	4a37      	ldr	r2, [pc, #220]	@ (8016c9c <_malloc_r+0x2f8>)
 8016bbe:	d902      	bls.n	8016bc6 <_malloc_r+0x222>
 8016bc0:	45b2      	cmp	sl, r6
 8016bc2:	f040 80f0 	bne.w	8016da6 <_malloc_r+0x402>
 8016bc6:	4b36      	ldr	r3, [pc, #216]	@ (8016ca0 <_malloc_r+0x2fc>)
 8016bc8:	6818      	ldr	r0, [r3, #0]
 8016bca:	45a3      	cmp	fp, r4
 8016bcc:	eb00 0e01 	add.w	lr, r0, r1
 8016bd0:	f8c3 e000 	str.w	lr, [r3]
 8016bd4:	f108 3cff 	add.w	ip, r8, #4294967295
 8016bd8:	f040 80ab 	bne.w	8016d32 <_malloc_r+0x38e>
 8016bdc:	ea1b 0f0c 	tst.w	fp, ip
 8016be0:	f040 80a7 	bne.w	8016d32 <_malloc_r+0x38e>
 8016be4:	68b2      	ldr	r2, [r6, #8]
 8016be6:	4449      	add	r1, r9
 8016be8:	f041 0101 	orr.w	r1, r1, #1
 8016bec:	6051      	str	r1, [r2, #4]
 8016bee:	4a2d      	ldr	r2, [pc, #180]	@ (8016ca4 <_malloc_r+0x300>)
 8016bf0:	681b      	ldr	r3, [r3, #0]
 8016bf2:	6811      	ldr	r1, [r2, #0]
 8016bf4:	428b      	cmp	r3, r1
 8016bf6:	bf88      	it	hi
 8016bf8:	6013      	strhi	r3, [r2, #0]
 8016bfa:	4a2b      	ldr	r2, [pc, #172]	@ (8016ca8 <_malloc_r+0x304>)
 8016bfc:	6811      	ldr	r1, [r2, #0]
 8016bfe:	428b      	cmp	r3, r1
 8016c00:	bf88      	it	hi
 8016c02:	6013      	strhi	r3, [r2, #0]
 8016c04:	e0cf      	b.n	8016da6 <_malloc_r+0x402>
 8016c06:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8016c0a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8016c0e:	d218      	bcs.n	8016c42 <_malloc_r+0x29e>
 8016c10:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8016c14:	3238      	adds	r2, #56	@ 0x38
 8016c16:	f102 0e01 	add.w	lr, r2, #1
 8016c1a:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8016c1e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8016c22:	45f0      	cmp	r8, lr
 8016c24:	d12b      	bne.n	8016c7e <_malloc_r+0x2da>
 8016c26:	1092      	asrs	r2, r2, #2
 8016c28:	f04f 0c01 	mov.w	ip, #1
 8016c2c:	fa0c f202 	lsl.w	r2, ip, r2
 8016c30:	4302      	orrs	r2, r0
 8016c32:	6072      	str	r2, [r6, #4]
 8016c34:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8016c38:	f8c8 4008 	str.w	r4, [r8, #8]
 8016c3c:	f8ce 400c 	str.w	r4, [lr, #12]
 8016c40:	e763      	b.n	8016b0a <_malloc_r+0x166>
 8016c42:	2a14      	cmp	r2, #20
 8016c44:	d801      	bhi.n	8016c4a <_malloc_r+0x2a6>
 8016c46:	325b      	adds	r2, #91	@ 0x5b
 8016c48:	e7e5      	b.n	8016c16 <_malloc_r+0x272>
 8016c4a:	2a54      	cmp	r2, #84	@ 0x54
 8016c4c:	d803      	bhi.n	8016c56 <_malloc_r+0x2b2>
 8016c4e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8016c52:	326e      	adds	r2, #110	@ 0x6e
 8016c54:	e7df      	b.n	8016c16 <_malloc_r+0x272>
 8016c56:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8016c5a:	d803      	bhi.n	8016c64 <_malloc_r+0x2c0>
 8016c5c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8016c60:	3277      	adds	r2, #119	@ 0x77
 8016c62:	e7d8      	b.n	8016c16 <_malloc_r+0x272>
 8016c64:	f240 5e54 	movw	lr, #1364	@ 0x554
 8016c68:	4572      	cmp	r2, lr
 8016c6a:	bf9a      	itte	ls
 8016c6c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8016c70:	327c      	addls	r2, #124	@ 0x7c
 8016c72:	227e      	movhi	r2, #126	@ 0x7e
 8016c74:	e7cf      	b.n	8016c16 <_malloc_r+0x272>
 8016c76:	f8de e008 	ldr.w	lr, [lr, #8]
 8016c7a:	45f0      	cmp	r8, lr
 8016c7c:	d005      	beq.n	8016c8a <_malloc_r+0x2e6>
 8016c7e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8016c82:	f022 0203 	bic.w	r2, r2, #3
 8016c86:	4562      	cmp	r2, ip
 8016c88:	d8f5      	bhi.n	8016c76 <_malloc_r+0x2d2>
 8016c8a:	f8de 800c 	ldr.w	r8, [lr, #12]
 8016c8e:	e7d1      	b.n	8016c34 <_malloc_r+0x290>
 8016c90:	200004d4 	.word	0x200004d4
 8016c94:	200004dc 	.word	0x200004dc
 8016c98:	200017f4 	.word	0x200017f4
 8016c9c:	200004cc 	.word	0x200004cc
 8016ca0:	200017c4 	.word	0x200017c4
 8016ca4:	200017f0 	.word	0x200017f0
 8016ca8:	200017ec 	.word	0x200017ec
 8016cac:	6860      	ldr	r0, [r4, #4]
 8016cae:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8016cb2:	f020 0003 	bic.w	r0, r0, #3
 8016cb6:	eba0 0a07 	sub.w	sl, r0, r7
 8016cba:	f1ba 0f0f 	cmp.w	sl, #15
 8016cbe:	dd12      	ble.n	8016ce6 <_malloc_r+0x342>
 8016cc0:	68a3      	ldr	r3, [r4, #8]
 8016cc2:	19e2      	adds	r2, r4, r7
 8016cc4:	f047 0701 	orr.w	r7, r7, #1
 8016cc8:	6067      	str	r7, [r4, #4]
 8016cca:	f8c3 c00c 	str.w	ip, [r3, #12]
 8016cce:	f8cc 3008 	str.w	r3, [ip, #8]
 8016cd2:	f04a 0301 	orr.w	r3, sl, #1
 8016cd6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8016cda:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8016cde:	6053      	str	r3, [r2, #4]
 8016ce0:	f844 a000 	str.w	sl, [r4, r0]
 8016ce4:	e68f      	b.n	8016a06 <_malloc_r+0x62>
 8016ce6:	f1ba 0f00 	cmp.w	sl, #0
 8016cea:	db11      	blt.n	8016d10 <_malloc_r+0x36c>
 8016cec:	4420      	add	r0, r4
 8016cee:	6843      	ldr	r3, [r0, #4]
 8016cf0:	f043 0301 	orr.w	r3, r3, #1
 8016cf4:	6043      	str	r3, [r0, #4]
 8016cf6:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8016cfa:	4628      	mov	r0, r5
 8016cfc:	f8c3 c00c 	str.w	ip, [r3, #12]
 8016d00:	f8cc 3008 	str.w	r3, [ip, #8]
 8016d04:	f000 f8a0 	bl	8016e48 <__malloc_unlock>
 8016d08:	4620      	mov	r0, r4
 8016d0a:	b003      	add	sp, #12
 8016d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d10:	4664      	mov	r4, ip
 8016d12:	e70f      	b.n	8016b34 <_malloc_r+0x190>
 8016d14:	f858 0908 	ldr.w	r0, [r8], #-8
 8016d18:	4540      	cmp	r0, r8
 8016d1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8016d1e:	f43f af13 	beq.w	8016b48 <_malloc_r+0x1a4>
 8016d22:	e718      	b.n	8016b56 <_malloc_r+0x1b2>
 8016d24:	3304      	adds	r3, #4
 8016d26:	0052      	lsls	r2, r2, #1
 8016d28:	4210      	tst	r0, r2
 8016d2a:	d0fb      	beq.n	8016d24 <_malloc_r+0x380>
 8016d2c:	e6fc      	b.n	8016b28 <_malloc_r+0x184>
 8016d2e:	4673      	mov	r3, lr
 8016d30:	e7fa      	b.n	8016d28 <_malloc_r+0x384>
 8016d32:	6810      	ldr	r0, [r2, #0]
 8016d34:	3001      	adds	r0, #1
 8016d36:	bf1b      	ittet	ne
 8016d38:	eba4 0b0b 	subne.w	fp, r4, fp
 8016d3c:	eb0b 020e 	addne.w	r2, fp, lr
 8016d40:	6014      	streq	r4, [r2, #0]
 8016d42:	601a      	strne	r2, [r3, #0]
 8016d44:	f014 0b07 	ands.w	fp, r4, #7
 8016d48:	bf1a      	itte	ne
 8016d4a:	f1cb 0008 	rsbne	r0, fp, #8
 8016d4e:	1824      	addne	r4, r4, r0
 8016d50:	4658      	moveq	r0, fp
 8016d52:	1862      	adds	r2, r4, r1
 8016d54:	ea02 010c 	and.w	r1, r2, ip
 8016d58:	4480      	add	r8, r0
 8016d5a:	eba8 0801 	sub.w	r8, r8, r1
 8016d5e:	ea08 080c 	and.w	r8, r8, ip
 8016d62:	4641      	mov	r1, r8
 8016d64:	4628      	mov	r0, r5
 8016d66:	9201      	str	r2, [sp, #4]
 8016d68:	f002 f874 	bl	8018e54 <_sbrk_r>
 8016d6c:	1c43      	adds	r3, r0, #1
 8016d6e:	9a01      	ldr	r2, [sp, #4]
 8016d70:	4b28      	ldr	r3, [pc, #160]	@ (8016e14 <_malloc_r+0x470>)
 8016d72:	d107      	bne.n	8016d84 <_malloc_r+0x3e0>
 8016d74:	f1bb 0f00 	cmp.w	fp, #0
 8016d78:	d023      	beq.n	8016dc2 <_malloc_r+0x41e>
 8016d7a:	f1ab 0008 	sub.w	r0, fp, #8
 8016d7e:	4410      	add	r0, r2
 8016d80:	f04f 0800 	mov.w	r8, #0
 8016d84:	681a      	ldr	r2, [r3, #0]
 8016d86:	60b4      	str	r4, [r6, #8]
 8016d88:	1b00      	subs	r0, r0, r4
 8016d8a:	4440      	add	r0, r8
 8016d8c:	4442      	add	r2, r8
 8016d8e:	f040 0001 	orr.w	r0, r0, #1
 8016d92:	45b2      	cmp	sl, r6
 8016d94:	601a      	str	r2, [r3, #0]
 8016d96:	6060      	str	r0, [r4, #4]
 8016d98:	f43f af29 	beq.w	8016bee <_malloc_r+0x24a>
 8016d9c:	f1b9 0f0f 	cmp.w	r9, #15
 8016da0:	d812      	bhi.n	8016dc8 <_malloc_r+0x424>
 8016da2:	2301      	movs	r3, #1
 8016da4:	6063      	str	r3, [r4, #4]
 8016da6:	68b3      	ldr	r3, [r6, #8]
 8016da8:	685b      	ldr	r3, [r3, #4]
 8016daa:	f023 0303 	bic.w	r3, r3, #3
 8016dae:	42bb      	cmp	r3, r7
 8016db0:	eba3 0207 	sub.w	r2, r3, r7
 8016db4:	d301      	bcc.n	8016dba <_malloc_r+0x416>
 8016db6:	2a0f      	cmp	r2, #15
 8016db8:	dc22      	bgt.n	8016e00 <_malloc_r+0x45c>
 8016dba:	4628      	mov	r0, r5
 8016dbc:	f000 f844 	bl	8016e48 <__malloc_unlock>
 8016dc0:	e5fc      	b.n	80169bc <_malloc_r+0x18>
 8016dc2:	4610      	mov	r0, r2
 8016dc4:	46d8      	mov	r8, fp
 8016dc6:	e7dd      	b.n	8016d84 <_malloc_r+0x3e0>
 8016dc8:	f8da 2004 	ldr.w	r2, [sl, #4]
 8016dcc:	f1a9 090c 	sub.w	r9, r9, #12
 8016dd0:	f029 0907 	bic.w	r9, r9, #7
 8016dd4:	f002 0201 	and.w	r2, r2, #1
 8016dd8:	ea42 0209 	orr.w	r2, r2, r9
 8016ddc:	f8ca 2004 	str.w	r2, [sl, #4]
 8016de0:	2105      	movs	r1, #5
 8016de2:	eb0a 0209 	add.w	r2, sl, r9
 8016de6:	f1b9 0f0f 	cmp.w	r9, #15
 8016dea:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8016dee:	f67f aefe 	bls.w	8016bee <_malloc_r+0x24a>
 8016df2:	f10a 0108 	add.w	r1, sl, #8
 8016df6:	4628      	mov	r0, r5
 8016df8:	f7ff fd14 	bl	8016824 <_free_r>
 8016dfc:	4b05      	ldr	r3, [pc, #20]	@ (8016e14 <_malloc_r+0x470>)
 8016dfe:	e6f6      	b.n	8016bee <_malloc_r+0x24a>
 8016e00:	68b4      	ldr	r4, [r6, #8]
 8016e02:	f047 0301 	orr.w	r3, r7, #1
 8016e06:	4427      	add	r7, r4
 8016e08:	f042 0201 	orr.w	r2, r2, #1
 8016e0c:	6063      	str	r3, [r4, #4]
 8016e0e:	60b7      	str	r7, [r6, #8]
 8016e10:	607a      	str	r2, [r7, #4]
 8016e12:	e5f8      	b.n	8016a06 <_malloc_r+0x62>
 8016e14:	200017c4 	.word	0x200017c4

08016e18 <__ascii_mbtowc>:
 8016e18:	b082      	sub	sp, #8
 8016e1a:	b901      	cbnz	r1, 8016e1e <__ascii_mbtowc+0x6>
 8016e1c:	a901      	add	r1, sp, #4
 8016e1e:	b142      	cbz	r2, 8016e32 <__ascii_mbtowc+0x1a>
 8016e20:	b14b      	cbz	r3, 8016e36 <__ascii_mbtowc+0x1e>
 8016e22:	7813      	ldrb	r3, [r2, #0]
 8016e24:	600b      	str	r3, [r1, #0]
 8016e26:	7812      	ldrb	r2, [r2, #0]
 8016e28:	1e10      	subs	r0, r2, #0
 8016e2a:	bf18      	it	ne
 8016e2c:	2001      	movne	r0, #1
 8016e2e:	b002      	add	sp, #8
 8016e30:	4770      	bx	lr
 8016e32:	4610      	mov	r0, r2
 8016e34:	e7fb      	b.n	8016e2e <__ascii_mbtowc+0x16>
 8016e36:	f06f 0001 	mvn.w	r0, #1
 8016e3a:	e7f8      	b.n	8016e2e <__ascii_mbtowc+0x16>

08016e3c <__malloc_lock>:
 8016e3c:	4801      	ldr	r0, [pc, #4]	@ (8016e44 <__malloc_lock+0x8>)
 8016e3e:	f7fe be07 	b.w	8015a50 <__retarget_lock_acquire_recursive>
 8016e42:	bf00      	nop
 8016e44:	200017bc 	.word	0x200017bc

08016e48 <__malloc_unlock>:
 8016e48:	4801      	ldr	r0, [pc, #4]	@ (8016e50 <__malloc_unlock+0x8>)
 8016e4a:	f7fe be02 	b.w	8015a52 <__retarget_lock_release_recursive>
 8016e4e:	bf00      	nop
 8016e50:	200017bc 	.word	0x200017bc

08016e54 <_Balloc>:
 8016e54:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8016e56:	b570      	push	{r4, r5, r6, lr}
 8016e58:	4605      	mov	r5, r0
 8016e5a:	460c      	mov	r4, r1
 8016e5c:	b17b      	cbz	r3, 8016e7e <_Balloc+0x2a>
 8016e5e:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8016e60:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016e64:	b9a0      	cbnz	r0, 8016e90 <_Balloc+0x3c>
 8016e66:	2101      	movs	r1, #1
 8016e68:	fa01 f604 	lsl.w	r6, r1, r4
 8016e6c:	1d72      	adds	r2, r6, #5
 8016e6e:	0092      	lsls	r2, r2, #2
 8016e70:	4628      	mov	r0, r5
 8016e72:	f002 f85f 	bl	8018f34 <_calloc_r>
 8016e76:	b148      	cbz	r0, 8016e8c <_Balloc+0x38>
 8016e78:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8016e7c:	e00b      	b.n	8016e96 <_Balloc+0x42>
 8016e7e:	2221      	movs	r2, #33	@ 0x21
 8016e80:	2104      	movs	r1, #4
 8016e82:	f002 f857 	bl	8018f34 <_calloc_r>
 8016e86:	6468      	str	r0, [r5, #68]	@ 0x44
 8016e88:	2800      	cmp	r0, #0
 8016e8a:	d1e8      	bne.n	8016e5e <_Balloc+0xa>
 8016e8c:	2000      	movs	r0, #0
 8016e8e:	bd70      	pop	{r4, r5, r6, pc}
 8016e90:	6802      	ldr	r2, [r0, #0]
 8016e92:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8016e96:	2300      	movs	r3, #0
 8016e98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016e9c:	e7f7      	b.n	8016e8e <_Balloc+0x3a>

08016e9e <_Bfree>:
 8016e9e:	b131      	cbz	r1, 8016eae <_Bfree+0x10>
 8016ea0:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8016ea2:	684a      	ldr	r2, [r1, #4]
 8016ea4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8016ea8:	6008      	str	r0, [r1, #0]
 8016eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8016eae:	4770      	bx	lr

08016eb0 <__multadd>:
 8016eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016eb4:	690d      	ldr	r5, [r1, #16]
 8016eb6:	4607      	mov	r7, r0
 8016eb8:	460c      	mov	r4, r1
 8016eba:	461e      	mov	r6, r3
 8016ebc:	f101 0c14 	add.w	ip, r1, #20
 8016ec0:	2000      	movs	r0, #0
 8016ec2:	f8dc 3000 	ldr.w	r3, [ip]
 8016ec6:	b299      	uxth	r1, r3
 8016ec8:	fb02 6101 	mla	r1, r2, r1, r6
 8016ecc:	0c1e      	lsrs	r6, r3, #16
 8016ece:	0c0b      	lsrs	r3, r1, #16
 8016ed0:	fb02 3306 	mla	r3, r2, r6, r3
 8016ed4:	b289      	uxth	r1, r1
 8016ed6:	3001      	adds	r0, #1
 8016ed8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016edc:	4285      	cmp	r5, r0
 8016ede:	f84c 1b04 	str.w	r1, [ip], #4
 8016ee2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016ee6:	dcec      	bgt.n	8016ec2 <__multadd+0x12>
 8016ee8:	b30e      	cbz	r6, 8016f2e <__multadd+0x7e>
 8016eea:	68a3      	ldr	r3, [r4, #8]
 8016eec:	42ab      	cmp	r3, r5
 8016eee:	dc19      	bgt.n	8016f24 <__multadd+0x74>
 8016ef0:	6861      	ldr	r1, [r4, #4]
 8016ef2:	4638      	mov	r0, r7
 8016ef4:	3101      	adds	r1, #1
 8016ef6:	f7ff ffad 	bl	8016e54 <_Balloc>
 8016efa:	4680      	mov	r8, r0
 8016efc:	b928      	cbnz	r0, 8016f0a <__multadd+0x5a>
 8016efe:	4602      	mov	r2, r0
 8016f00:	4b0c      	ldr	r3, [pc, #48]	@ (8016f34 <__multadd+0x84>)
 8016f02:	480d      	ldr	r0, [pc, #52]	@ (8016f38 <__multadd+0x88>)
 8016f04:	21ba      	movs	r1, #186	@ 0xba
 8016f06:	f7fc f8c3 	bl	8013090 <__assert_func>
 8016f0a:	6922      	ldr	r2, [r4, #16]
 8016f0c:	3202      	adds	r2, #2
 8016f0e:	f104 010c 	add.w	r1, r4, #12
 8016f12:	0092      	lsls	r2, r2, #2
 8016f14:	300c      	adds	r0, #12
 8016f16:	f7fe fd9d 	bl	8015a54 <memcpy>
 8016f1a:	4621      	mov	r1, r4
 8016f1c:	4638      	mov	r0, r7
 8016f1e:	f7ff ffbe 	bl	8016e9e <_Bfree>
 8016f22:	4644      	mov	r4, r8
 8016f24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016f28:	3501      	adds	r5, #1
 8016f2a:	615e      	str	r6, [r3, #20]
 8016f2c:	6125      	str	r5, [r4, #16]
 8016f2e:	4620      	mov	r0, r4
 8016f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f34:	0801edeb 	.word	0x0801edeb
 8016f38:	0801ee54 	.word	0x0801ee54

08016f3c <__hi0bits>:
 8016f3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8016f40:	4603      	mov	r3, r0
 8016f42:	bf36      	itet	cc
 8016f44:	0403      	lslcc	r3, r0, #16
 8016f46:	2000      	movcs	r0, #0
 8016f48:	2010      	movcc	r0, #16
 8016f4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016f4e:	bf3c      	itt	cc
 8016f50:	021b      	lslcc	r3, r3, #8
 8016f52:	3008      	addcc	r0, #8
 8016f54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016f58:	bf3c      	itt	cc
 8016f5a:	011b      	lslcc	r3, r3, #4
 8016f5c:	3004      	addcc	r0, #4
 8016f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016f62:	bf3c      	itt	cc
 8016f64:	009b      	lslcc	r3, r3, #2
 8016f66:	3002      	addcc	r0, #2
 8016f68:	2b00      	cmp	r3, #0
 8016f6a:	db05      	blt.n	8016f78 <__hi0bits+0x3c>
 8016f6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016f70:	f100 0001 	add.w	r0, r0, #1
 8016f74:	bf08      	it	eq
 8016f76:	2020      	moveq	r0, #32
 8016f78:	4770      	bx	lr

08016f7a <__lo0bits>:
 8016f7a:	6803      	ldr	r3, [r0, #0]
 8016f7c:	4602      	mov	r2, r0
 8016f7e:	f013 0007 	ands.w	r0, r3, #7
 8016f82:	d00b      	beq.n	8016f9c <__lo0bits+0x22>
 8016f84:	07d9      	lsls	r1, r3, #31
 8016f86:	d421      	bmi.n	8016fcc <__lo0bits+0x52>
 8016f88:	0798      	lsls	r0, r3, #30
 8016f8a:	bf49      	itett	mi
 8016f8c:	085b      	lsrmi	r3, r3, #1
 8016f8e:	089b      	lsrpl	r3, r3, #2
 8016f90:	2001      	movmi	r0, #1
 8016f92:	6013      	strmi	r3, [r2, #0]
 8016f94:	bf5c      	itt	pl
 8016f96:	6013      	strpl	r3, [r2, #0]
 8016f98:	2002      	movpl	r0, #2
 8016f9a:	4770      	bx	lr
 8016f9c:	b299      	uxth	r1, r3
 8016f9e:	b909      	cbnz	r1, 8016fa4 <__lo0bits+0x2a>
 8016fa0:	0c1b      	lsrs	r3, r3, #16
 8016fa2:	2010      	movs	r0, #16
 8016fa4:	b2d9      	uxtb	r1, r3
 8016fa6:	b909      	cbnz	r1, 8016fac <__lo0bits+0x32>
 8016fa8:	3008      	adds	r0, #8
 8016faa:	0a1b      	lsrs	r3, r3, #8
 8016fac:	0719      	lsls	r1, r3, #28
 8016fae:	bf04      	itt	eq
 8016fb0:	091b      	lsreq	r3, r3, #4
 8016fb2:	3004      	addeq	r0, #4
 8016fb4:	0799      	lsls	r1, r3, #30
 8016fb6:	bf04      	itt	eq
 8016fb8:	089b      	lsreq	r3, r3, #2
 8016fba:	3002      	addeq	r0, #2
 8016fbc:	07d9      	lsls	r1, r3, #31
 8016fbe:	d403      	bmi.n	8016fc8 <__lo0bits+0x4e>
 8016fc0:	085b      	lsrs	r3, r3, #1
 8016fc2:	f100 0001 	add.w	r0, r0, #1
 8016fc6:	d003      	beq.n	8016fd0 <__lo0bits+0x56>
 8016fc8:	6013      	str	r3, [r2, #0]
 8016fca:	4770      	bx	lr
 8016fcc:	2000      	movs	r0, #0
 8016fce:	4770      	bx	lr
 8016fd0:	2020      	movs	r0, #32
 8016fd2:	4770      	bx	lr

08016fd4 <__i2b>:
 8016fd4:	b510      	push	{r4, lr}
 8016fd6:	460c      	mov	r4, r1
 8016fd8:	2101      	movs	r1, #1
 8016fda:	f7ff ff3b 	bl	8016e54 <_Balloc>
 8016fde:	4602      	mov	r2, r0
 8016fe0:	b928      	cbnz	r0, 8016fee <__i2b+0x1a>
 8016fe2:	4b05      	ldr	r3, [pc, #20]	@ (8016ff8 <__i2b+0x24>)
 8016fe4:	4805      	ldr	r0, [pc, #20]	@ (8016ffc <__i2b+0x28>)
 8016fe6:	f240 1145 	movw	r1, #325	@ 0x145
 8016fea:	f7fc f851 	bl	8013090 <__assert_func>
 8016fee:	2301      	movs	r3, #1
 8016ff0:	6144      	str	r4, [r0, #20]
 8016ff2:	6103      	str	r3, [r0, #16]
 8016ff4:	bd10      	pop	{r4, pc}
 8016ff6:	bf00      	nop
 8016ff8:	0801edeb 	.word	0x0801edeb
 8016ffc:	0801ee54 	.word	0x0801ee54

08017000 <__multiply>:
 8017000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017004:	4614      	mov	r4, r2
 8017006:	690a      	ldr	r2, [r1, #16]
 8017008:	6923      	ldr	r3, [r4, #16]
 801700a:	429a      	cmp	r2, r3
 801700c:	bfa8      	it	ge
 801700e:	4623      	movge	r3, r4
 8017010:	460f      	mov	r7, r1
 8017012:	bfa4      	itt	ge
 8017014:	460c      	movge	r4, r1
 8017016:	461f      	movge	r7, r3
 8017018:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801701c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8017020:	68a3      	ldr	r3, [r4, #8]
 8017022:	6861      	ldr	r1, [r4, #4]
 8017024:	eb0a 0609 	add.w	r6, sl, r9
 8017028:	42b3      	cmp	r3, r6
 801702a:	b085      	sub	sp, #20
 801702c:	bfb8      	it	lt
 801702e:	3101      	addlt	r1, #1
 8017030:	f7ff ff10 	bl	8016e54 <_Balloc>
 8017034:	b930      	cbnz	r0, 8017044 <__multiply+0x44>
 8017036:	4602      	mov	r2, r0
 8017038:	4b44      	ldr	r3, [pc, #272]	@ (801714c <__multiply+0x14c>)
 801703a:	4845      	ldr	r0, [pc, #276]	@ (8017150 <__multiply+0x150>)
 801703c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8017040:	f7fc f826 	bl	8013090 <__assert_func>
 8017044:	f100 0514 	add.w	r5, r0, #20
 8017048:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801704c:	462b      	mov	r3, r5
 801704e:	2200      	movs	r2, #0
 8017050:	4543      	cmp	r3, r8
 8017052:	d321      	bcc.n	8017098 <__multiply+0x98>
 8017054:	f107 0114 	add.w	r1, r7, #20
 8017058:	f104 0214 	add.w	r2, r4, #20
 801705c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8017060:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8017064:	9302      	str	r3, [sp, #8]
 8017066:	1b13      	subs	r3, r2, r4
 8017068:	3b15      	subs	r3, #21
 801706a:	f023 0303 	bic.w	r3, r3, #3
 801706e:	3304      	adds	r3, #4
 8017070:	f104 0715 	add.w	r7, r4, #21
 8017074:	42ba      	cmp	r2, r7
 8017076:	bf38      	it	cc
 8017078:	2304      	movcc	r3, #4
 801707a:	9301      	str	r3, [sp, #4]
 801707c:	9b02      	ldr	r3, [sp, #8]
 801707e:	9103      	str	r1, [sp, #12]
 8017080:	428b      	cmp	r3, r1
 8017082:	d80c      	bhi.n	801709e <__multiply+0x9e>
 8017084:	2e00      	cmp	r6, #0
 8017086:	dd03      	ble.n	8017090 <__multiply+0x90>
 8017088:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801708c:	2b00      	cmp	r3, #0
 801708e:	d05b      	beq.n	8017148 <__multiply+0x148>
 8017090:	6106      	str	r6, [r0, #16]
 8017092:	b005      	add	sp, #20
 8017094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017098:	f843 2b04 	str.w	r2, [r3], #4
 801709c:	e7d8      	b.n	8017050 <__multiply+0x50>
 801709e:	f8b1 a000 	ldrh.w	sl, [r1]
 80170a2:	f1ba 0f00 	cmp.w	sl, #0
 80170a6:	d024      	beq.n	80170f2 <__multiply+0xf2>
 80170a8:	f104 0e14 	add.w	lr, r4, #20
 80170ac:	46a9      	mov	r9, r5
 80170ae:	f04f 0c00 	mov.w	ip, #0
 80170b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80170b6:	f8d9 3000 	ldr.w	r3, [r9]
 80170ba:	fa1f fb87 	uxth.w	fp, r7
 80170be:	b29b      	uxth	r3, r3
 80170c0:	fb0a 330b 	mla	r3, sl, fp, r3
 80170c4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80170c8:	f8d9 7000 	ldr.w	r7, [r9]
 80170cc:	4463      	add	r3, ip
 80170ce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80170d2:	fb0a c70b 	mla	r7, sl, fp, ip
 80170d6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80170da:	b29b      	uxth	r3, r3
 80170dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80170e0:	4572      	cmp	r2, lr
 80170e2:	f849 3b04 	str.w	r3, [r9], #4
 80170e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80170ea:	d8e2      	bhi.n	80170b2 <__multiply+0xb2>
 80170ec:	9b01      	ldr	r3, [sp, #4]
 80170ee:	f845 c003 	str.w	ip, [r5, r3]
 80170f2:	9b03      	ldr	r3, [sp, #12]
 80170f4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80170f8:	3104      	adds	r1, #4
 80170fa:	f1b9 0f00 	cmp.w	r9, #0
 80170fe:	d021      	beq.n	8017144 <__multiply+0x144>
 8017100:	682b      	ldr	r3, [r5, #0]
 8017102:	f104 0c14 	add.w	ip, r4, #20
 8017106:	46ae      	mov	lr, r5
 8017108:	f04f 0a00 	mov.w	sl, #0
 801710c:	f8bc b000 	ldrh.w	fp, [ip]
 8017110:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8017114:	fb09 770b 	mla	r7, r9, fp, r7
 8017118:	4457      	add	r7, sl
 801711a:	b29b      	uxth	r3, r3
 801711c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8017120:	f84e 3b04 	str.w	r3, [lr], #4
 8017124:	f85c 3b04 	ldr.w	r3, [ip], #4
 8017128:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801712c:	f8be 3000 	ldrh.w	r3, [lr]
 8017130:	fb09 330a 	mla	r3, r9, sl, r3
 8017134:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8017138:	4562      	cmp	r2, ip
 801713a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801713e:	d8e5      	bhi.n	801710c <__multiply+0x10c>
 8017140:	9f01      	ldr	r7, [sp, #4]
 8017142:	51eb      	str	r3, [r5, r7]
 8017144:	3504      	adds	r5, #4
 8017146:	e799      	b.n	801707c <__multiply+0x7c>
 8017148:	3e01      	subs	r6, #1
 801714a:	e79b      	b.n	8017084 <__multiply+0x84>
 801714c:	0801edeb 	.word	0x0801edeb
 8017150:	0801ee54 	.word	0x0801ee54

08017154 <__pow5mult>:
 8017154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017158:	4615      	mov	r5, r2
 801715a:	f012 0203 	ands.w	r2, r2, #3
 801715e:	4607      	mov	r7, r0
 8017160:	460e      	mov	r6, r1
 8017162:	d007      	beq.n	8017174 <__pow5mult+0x20>
 8017164:	4c1a      	ldr	r4, [pc, #104]	@ (80171d0 <__pow5mult+0x7c>)
 8017166:	3a01      	subs	r2, #1
 8017168:	2300      	movs	r3, #0
 801716a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801716e:	f7ff fe9f 	bl	8016eb0 <__multadd>
 8017172:	4606      	mov	r6, r0
 8017174:	10ad      	asrs	r5, r5, #2
 8017176:	d027      	beq.n	80171c8 <__pow5mult+0x74>
 8017178:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 801717a:	b944      	cbnz	r4, 801718e <__pow5mult+0x3a>
 801717c:	f240 2171 	movw	r1, #625	@ 0x271
 8017180:	4638      	mov	r0, r7
 8017182:	f7ff ff27 	bl	8016fd4 <__i2b>
 8017186:	2300      	movs	r3, #0
 8017188:	6438      	str	r0, [r7, #64]	@ 0x40
 801718a:	4604      	mov	r4, r0
 801718c:	6003      	str	r3, [r0, #0]
 801718e:	f04f 0900 	mov.w	r9, #0
 8017192:	07eb      	lsls	r3, r5, #31
 8017194:	d50a      	bpl.n	80171ac <__pow5mult+0x58>
 8017196:	4631      	mov	r1, r6
 8017198:	4622      	mov	r2, r4
 801719a:	4638      	mov	r0, r7
 801719c:	f7ff ff30 	bl	8017000 <__multiply>
 80171a0:	4631      	mov	r1, r6
 80171a2:	4680      	mov	r8, r0
 80171a4:	4638      	mov	r0, r7
 80171a6:	f7ff fe7a 	bl	8016e9e <_Bfree>
 80171aa:	4646      	mov	r6, r8
 80171ac:	106d      	asrs	r5, r5, #1
 80171ae:	d00b      	beq.n	80171c8 <__pow5mult+0x74>
 80171b0:	6820      	ldr	r0, [r4, #0]
 80171b2:	b938      	cbnz	r0, 80171c4 <__pow5mult+0x70>
 80171b4:	4622      	mov	r2, r4
 80171b6:	4621      	mov	r1, r4
 80171b8:	4638      	mov	r0, r7
 80171ba:	f7ff ff21 	bl	8017000 <__multiply>
 80171be:	6020      	str	r0, [r4, #0]
 80171c0:	f8c0 9000 	str.w	r9, [r0]
 80171c4:	4604      	mov	r4, r0
 80171c6:	e7e4      	b.n	8017192 <__pow5mult+0x3e>
 80171c8:	4630      	mov	r0, r6
 80171ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80171ce:	bf00      	nop
 80171d0:	0801eeb0 	.word	0x0801eeb0

080171d4 <__lshift>:
 80171d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80171d8:	460c      	mov	r4, r1
 80171da:	6849      	ldr	r1, [r1, #4]
 80171dc:	6923      	ldr	r3, [r4, #16]
 80171de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80171e2:	68a3      	ldr	r3, [r4, #8]
 80171e4:	4607      	mov	r7, r0
 80171e6:	4691      	mov	r9, r2
 80171e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80171ec:	f108 0601 	add.w	r6, r8, #1
 80171f0:	42b3      	cmp	r3, r6
 80171f2:	db0b      	blt.n	801720c <__lshift+0x38>
 80171f4:	4638      	mov	r0, r7
 80171f6:	f7ff fe2d 	bl	8016e54 <_Balloc>
 80171fa:	4605      	mov	r5, r0
 80171fc:	b948      	cbnz	r0, 8017212 <__lshift+0x3e>
 80171fe:	4602      	mov	r2, r0
 8017200:	4b28      	ldr	r3, [pc, #160]	@ (80172a4 <__lshift+0xd0>)
 8017202:	4829      	ldr	r0, [pc, #164]	@ (80172a8 <__lshift+0xd4>)
 8017204:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8017208:	f7fb ff42 	bl	8013090 <__assert_func>
 801720c:	3101      	adds	r1, #1
 801720e:	005b      	lsls	r3, r3, #1
 8017210:	e7ee      	b.n	80171f0 <__lshift+0x1c>
 8017212:	2300      	movs	r3, #0
 8017214:	f100 0114 	add.w	r1, r0, #20
 8017218:	f100 0210 	add.w	r2, r0, #16
 801721c:	4618      	mov	r0, r3
 801721e:	4553      	cmp	r3, sl
 8017220:	db33      	blt.n	801728a <__lshift+0xb6>
 8017222:	6920      	ldr	r0, [r4, #16]
 8017224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017228:	f104 0314 	add.w	r3, r4, #20
 801722c:	f019 091f 	ands.w	r9, r9, #31
 8017230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017234:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017238:	d02b      	beq.n	8017292 <__lshift+0xbe>
 801723a:	f1c9 0e20 	rsb	lr, r9, #32
 801723e:	468a      	mov	sl, r1
 8017240:	2200      	movs	r2, #0
 8017242:	6818      	ldr	r0, [r3, #0]
 8017244:	fa00 f009 	lsl.w	r0, r0, r9
 8017248:	4310      	orrs	r0, r2
 801724a:	f84a 0b04 	str.w	r0, [sl], #4
 801724e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017252:	459c      	cmp	ip, r3
 8017254:	fa22 f20e 	lsr.w	r2, r2, lr
 8017258:	d8f3      	bhi.n	8017242 <__lshift+0x6e>
 801725a:	ebac 0304 	sub.w	r3, ip, r4
 801725e:	3b15      	subs	r3, #21
 8017260:	f023 0303 	bic.w	r3, r3, #3
 8017264:	3304      	adds	r3, #4
 8017266:	f104 0015 	add.w	r0, r4, #21
 801726a:	4584      	cmp	ip, r0
 801726c:	bf38      	it	cc
 801726e:	2304      	movcc	r3, #4
 8017270:	50ca      	str	r2, [r1, r3]
 8017272:	b10a      	cbz	r2, 8017278 <__lshift+0xa4>
 8017274:	f108 0602 	add.w	r6, r8, #2
 8017278:	3e01      	subs	r6, #1
 801727a:	4638      	mov	r0, r7
 801727c:	612e      	str	r6, [r5, #16]
 801727e:	4621      	mov	r1, r4
 8017280:	f7ff fe0d 	bl	8016e9e <_Bfree>
 8017284:	4628      	mov	r0, r5
 8017286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801728a:	f842 0f04 	str.w	r0, [r2, #4]!
 801728e:	3301      	adds	r3, #1
 8017290:	e7c5      	b.n	801721e <__lshift+0x4a>
 8017292:	3904      	subs	r1, #4
 8017294:	f853 2b04 	ldr.w	r2, [r3], #4
 8017298:	f841 2f04 	str.w	r2, [r1, #4]!
 801729c:	459c      	cmp	ip, r3
 801729e:	d8f9      	bhi.n	8017294 <__lshift+0xc0>
 80172a0:	e7ea      	b.n	8017278 <__lshift+0xa4>
 80172a2:	bf00      	nop
 80172a4:	0801edeb 	.word	0x0801edeb
 80172a8:	0801ee54 	.word	0x0801ee54

080172ac <__mcmp>:
 80172ac:	690a      	ldr	r2, [r1, #16]
 80172ae:	4603      	mov	r3, r0
 80172b0:	6900      	ldr	r0, [r0, #16]
 80172b2:	1a80      	subs	r0, r0, r2
 80172b4:	b530      	push	{r4, r5, lr}
 80172b6:	d10e      	bne.n	80172d6 <__mcmp+0x2a>
 80172b8:	3314      	adds	r3, #20
 80172ba:	3114      	adds	r1, #20
 80172bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80172c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80172c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80172c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80172cc:	4295      	cmp	r5, r2
 80172ce:	d003      	beq.n	80172d8 <__mcmp+0x2c>
 80172d0:	d205      	bcs.n	80172de <__mcmp+0x32>
 80172d2:	f04f 30ff 	mov.w	r0, #4294967295
 80172d6:	bd30      	pop	{r4, r5, pc}
 80172d8:	42a3      	cmp	r3, r4
 80172da:	d3f3      	bcc.n	80172c4 <__mcmp+0x18>
 80172dc:	e7fb      	b.n	80172d6 <__mcmp+0x2a>
 80172de:	2001      	movs	r0, #1
 80172e0:	e7f9      	b.n	80172d6 <__mcmp+0x2a>
	...

080172e4 <__mdiff>:
 80172e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172e8:	4689      	mov	r9, r1
 80172ea:	4606      	mov	r6, r0
 80172ec:	4611      	mov	r1, r2
 80172ee:	4648      	mov	r0, r9
 80172f0:	4614      	mov	r4, r2
 80172f2:	f7ff ffdb 	bl	80172ac <__mcmp>
 80172f6:	1e05      	subs	r5, r0, #0
 80172f8:	d112      	bne.n	8017320 <__mdiff+0x3c>
 80172fa:	4629      	mov	r1, r5
 80172fc:	4630      	mov	r0, r6
 80172fe:	f7ff fda9 	bl	8016e54 <_Balloc>
 8017302:	4602      	mov	r2, r0
 8017304:	b928      	cbnz	r0, 8017312 <__mdiff+0x2e>
 8017306:	4b3f      	ldr	r3, [pc, #252]	@ (8017404 <__mdiff+0x120>)
 8017308:	f240 2137 	movw	r1, #567	@ 0x237
 801730c:	483e      	ldr	r0, [pc, #248]	@ (8017408 <__mdiff+0x124>)
 801730e:	f7fb febf 	bl	8013090 <__assert_func>
 8017312:	2301      	movs	r3, #1
 8017314:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017318:	4610      	mov	r0, r2
 801731a:	b003      	add	sp, #12
 801731c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017320:	bfbc      	itt	lt
 8017322:	464b      	movlt	r3, r9
 8017324:	46a1      	movlt	r9, r4
 8017326:	4630      	mov	r0, r6
 8017328:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801732c:	bfba      	itte	lt
 801732e:	461c      	movlt	r4, r3
 8017330:	2501      	movlt	r5, #1
 8017332:	2500      	movge	r5, #0
 8017334:	f7ff fd8e 	bl	8016e54 <_Balloc>
 8017338:	4602      	mov	r2, r0
 801733a:	b918      	cbnz	r0, 8017344 <__mdiff+0x60>
 801733c:	4b31      	ldr	r3, [pc, #196]	@ (8017404 <__mdiff+0x120>)
 801733e:	f240 2145 	movw	r1, #581	@ 0x245
 8017342:	e7e3      	b.n	801730c <__mdiff+0x28>
 8017344:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8017348:	6926      	ldr	r6, [r4, #16]
 801734a:	60c5      	str	r5, [r0, #12]
 801734c:	f109 0310 	add.w	r3, r9, #16
 8017350:	f109 0514 	add.w	r5, r9, #20
 8017354:	f104 0e14 	add.w	lr, r4, #20
 8017358:	f100 0b14 	add.w	fp, r0, #20
 801735c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8017360:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8017364:	9301      	str	r3, [sp, #4]
 8017366:	46d9      	mov	r9, fp
 8017368:	f04f 0c00 	mov.w	ip, #0
 801736c:	9b01      	ldr	r3, [sp, #4]
 801736e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8017372:	f853 af04 	ldr.w	sl, [r3, #4]!
 8017376:	9301      	str	r3, [sp, #4]
 8017378:	fa1f f38a 	uxth.w	r3, sl
 801737c:	4619      	mov	r1, r3
 801737e:	b283      	uxth	r3, r0
 8017380:	1acb      	subs	r3, r1, r3
 8017382:	0c00      	lsrs	r0, r0, #16
 8017384:	4463      	add	r3, ip
 8017386:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801738a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801738e:	b29b      	uxth	r3, r3
 8017390:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8017394:	4576      	cmp	r6, lr
 8017396:	f849 3b04 	str.w	r3, [r9], #4
 801739a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801739e:	d8e5      	bhi.n	801736c <__mdiff+0x88>
 80173a0:	1b33      	subs	r3, r6, r4
 80173a2:	3b15      	subs	r3, #21
 80173a4:	f023 0303 	bic.w	r3, r3, #3
 80173a8:	3415      	adds	r4, #21
 80173aa:	3304      	adds	r3, #4
 80173ac:	42a6      	cmp	r6, r4
 80173ae:	bf38      	it	cc
 80173b0:	2304      	movcc	r3, #4
 80173b2:	441d      	add	r5, r3
 80173b4:	445b      	add	r3, fp
 80173b6:	461e      	mov	r6, r3
 80173b8:	462c      	mov	r4, r5
 80173ba:	4544      	cmp	r4, r8
 80173bc:	d30e      	bcc.n	80173dc <__mdiff+0xf8>
 80173be:	f108 0103 	add.w	r1, r8, #3
 80173c2:	1b49      	subs	r1, r1, r5
 80173c4:	f021 0103 	bic.w	r1, r1, #3
 80173c8:	3d03      	subs	r5, #3
 80173ca:	45a8      	cmp	r8, r5
 80173cc:	bf38      	it	cc
 80173ce:	2100      	movcc	r1, #0
 80173d0:	440b      	add	r3, r1
 80173d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80173d6:	b191      	cbz	r1, 80173fe <__mdiff+0x11a>
 80173d8:	6117      	str	r7, [r2, #16]
 80173da:	e79d      	b.n	8017318 <__mdiff+0x34>
 80173dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80173e0:	46e6      	mov	lr, ip
 80173e2:	0c08      	lsrs	r0, r1, #16
 80173e4:	fa1c fc81 	uxtah	ip, ip, r1
 80173e8:	4471      	add	r1, lr
 80173ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80173ee:	b289      	uxth	r1, r1
 80173f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80173f4:	f846 1b04 	str.w	r1, [r6], #4
 80173f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80173fc:	e7dd      	b.n	80173ba <__mdiff+0xd6>
 80173fe:	3f01      	subs	r7, #1
 8017400:	e7e7      	b.n	80173d2 <__mdiff+0xee>
 8017402:	bf00      	nop
 8017404:	0801edeb 	.word	0x0801edeb
 8017408:	0801ee54 	.word	0x0801ee54

0801740c <__d2b>:
 801740c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017410:	460f      	mov	r7, r1
 8017412:	2101      	movs	r1, #1
 8017414:	ec59 8b10 	vmov	r8, r9, d0
 8017418:	4616      	mov	r6, r2
 801741a:	f7ff fd1b 	bl	8016e54 <_Balloc>
 801741e:	4604      	mov	r4, r0
 8017420:	b930      	cbnz	r0, 8017430 <__d2b+0x24>
 8017422:	4602      	mov	r2, r0
 8017424:	4b23      	ldr	r3, [pc, #140]	@ (80174b4 <__d2b+0xa8>)
 8017426:	4824      	ldr	r0, [pc, #144]	@ (80174b8 <__d2b+0xac>)
 8017428:	f240 310f 	movw	r1, #783	@ 0x30f
 801742c:	f7fb fe30 	bl	8013090 <__assert_func>
 8017430:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017434:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017438:	b10d      	cbz	r5, 801743e <__d2b+0x32>
 801743a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801743e:	9301      	str	r3, [sp, #4]
 8017440:	f1b8 0300 	subs.w	r3, r8, #0
 8017444:	d023      	beq.n	801748e <__d2b+0x82>
 8017446:	4668      	mov	r0, sp
 8017448:	9300      	str	r3, [sp, #0]
 801744a:	f7ff fd96 	bl	8016f7a <__lo0bits>
 801744e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8017452:	b1d0      	cbz	r0, 801748a <__d2b+0x7e>
 8017454:	f1c0 0320 	rsb	r3, r0, #32
 8017458:	fa02 f303 	lsl.w	r3, r2, r3
 801745c:	430b      	orrs	r3, r1
 801745e:	40c2      	lsrs	r2, r0
 8017460:	6163      	str	r3, [r4, #20]
 8017462:	9201      	str	r2, [sp, #4]
 8017464:	9b01      	ldr	r3, [sp, #4]
 8017466:	61a3      	str	r3, [r4, #24]
 8017468:	2b00      	cmp	r3, #0
 801746a:	bf0c      	ite	eq
 801746c:	2201      	moveq	r2, #1
 801746e:	2202      	movne	r2, #2
 8017470:	6122      	str	r2, [r4, #16]
 8017472:	b1a5      	cbz	r5, 801749e <__d2b+0x92>
 8017474:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8017478:	4405      	add	r5, r0
 801747a:	603d      	str	r5, [r7, #0]
 801747c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8017480:	6030      	str	r0, [r6, #0]
 8017482:	4620      	mov	r0, r4
 8017484:	b003      	add	sp, #12
 8017486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801748a:	6161      	str	r1, [r4, #20]
 801748c:	e7ea      	b.n	8017464 <__d2b+0x58>
 801748e:	a801      	add	r0, sp, #4
 8017490:	f7ff fd73 	bl	8016f7a <__lo0bits>
 8017494:	9b01      	ldr	r3, [sp, #4]
 8017496:	6163      	str	r3, [r4, #20]
 8017498:	3020      	adds	r0, #32
 801749a:	2201      	movs	r2, #1
 801749c:	e7e8      	b.n	8017470 <__d2b+0x64>
 801749e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80174a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80174a6:	6038      	str	r0, [r7, #0]
 80174a8:	6918      	ldr	r0, [r3, #16]
 80174aa:	f7ff fd47 	bl	8016f3c <__hi0bits>
 80174ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80174b2:	e7e5      	b.n	8017480 <__d2b+0x74>
 80174b4:	0801edeb 	.word	0x0801edeb
 80174b8:	0801ee54 	.word	0x0801ee54

080174bc <_realloc_r>:
 80174bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174c0:	4682      	mov	sl, r0
 80174c2:	4693      	mov	fp, r2
 80174c4:	460c      	mov	r4, r1
 80174c6:	b929      	cbnz	r1, 80174d4 <_realloc_r+0x18>
 80174c8:	4611      	mov	r1, r2
 80174ca:	b003      	add	sp, #12
 80174cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174d0:	f7ff ba68 	b.w	80169a4 <_malloc_r>
 80174d4:	f7ff fcb2 	bl	8016e3c <__malloc_lock>
 80174d8:	f10b 080b 	add.w	r8, fp, #11
 80174dc:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80174e0:	f1b8 0f16 	cmp.w	r8, #22
 80174e4:	f1a4 0908 	sub.w	r9, r4, #8
 80174e8:	f025 0603 	bic.w	r6, r5, #3
 80174ec:	d908      	bls.n	8017500 <_realloc_r+0x44>
 80174ee:	f038 0807 	bics.w	r8, r8, #7
 80174f2:	d507      	bpl.n	8017504 <_realloc_r+0x48>
 80174f4:	230c      	movs	r3, #12
 80174f6:	f8ca 3000 	str.w	r3, [sl]
 80174fa:	f04f 0b00 	mov.w	fp, #0
 80174fe:	e032      	b.n	8017566 <_realloc_r+0xaa>
 8017500:	f04f 0810 	mov.w	r8, #16
 8017504:	45c3      	cmp	fp, r8
 8017506:	d8f5      	bhi.n	80174f4 <_realloc_r+0x38>
 8017508:	4546      	cmp	r6, r8
 801750a:	f280 8174 	bge.w	80177f6 <_realloc_r+0x33a>
 801750e:	4b9e      	ldr	r3, [pc, #632]	@ (8017788 <_realloc_r+0x2cc>)
 8017510:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8017514:	eb09 0106 	add.w	r1, r9, r6
 8017518:	458c      	cmp	ip, r1
 801751a:	6848      	ldr	r0, [r1, #4]
 801751c:	d005      	beq.n	801752a <_realloc_r+0x6e>
 801751e:	f020 0201 	bic.w	r2, r0, #1
 8017522:	440a      	add	r2, r1
 8017524:	6852      	ldr	r2, [r2, #4]
 8017526:	07d7      	lsls	r7, r2, #31
 8017528:	d449      	bmi.n	80175be <_realloc_r+0x102>
 801752a:	f020 0003 	bic.w	r0, r0, #3
 801752e:	458c      	cmp	ip, r1
 8017530:	eb06 0700 	add.w	r7, r6, r0
 8017534:	d11b      	bne.n	801756e <_realloc_r+0xb2>
 8017536:	f108 0210 	add.w	r2, r8, #16
 801753a:	42ba      	cmp	r2, r7
 801753c:	dc41      	bgt.n	80175c2 <_realloc_r+0x106>
 801753e:	eb09 0208 	add.w	r2, r9, r8
 8017542:	eba7 0708 	sub.w	r7, r7, r8
 8017546:	f047 0701 	orr.w	r7, r7, #1
 801754a:	609a      	str	r2, [r3, #8]
 801754c:	6057      	str	r7, [r2, #4]
 801754e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8017552:	f003 0301 	and.w	r3, r3, #1
 8017556:	ea43 0308 	orr.w	r3, r3, r8
 801755a:	f844 3c04 	str.w	r3, [r4, #-4]
 801755e:	4650      	mov	r0, sl
 8017560:	f7ff fc72 	bl	8016e48 <__malloc_unlock>
 8017564:	46a3      	mov	fp, r4
 8017566:	4658      	mov	r0, fp
 8017568:	b003      	add	sp, #12
 801756a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801756e:	45b8      	cmp	r8, r7
 8017570:	dc27      	bgt.n	80175c2 <_realloc_r+0x106>
 8017572:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8017576:	60d3      	str	r3, [r2, #12]
 8017578:	609a      	str	r2, [r3, #8]
 801757a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801757e:	eba7 0008 	sub.w	r0, r7, r8
 8017582:	280f      	cmp	r0, #15
 8017584:	f003 0301 	and.w	r3, r3, #1
 8017588:	eb09 0207 	add.w	r2, r9, r7
 801758c:	f240 8135 	bls.w	80177fa <_realloc_r+0x33e>
 8017590:	eb09 0108 	add.w	r1, r9, r8
 8017594:	ea48 0303 	orr.w	r3, r8, r3
 8017598:	f040 0001 	orr.w	r0, r0, #1
 801759c:	f8c9 3004 	str.w	r3, [r9, #4]
 80175a0:	6048      	str	r0, [r1, #4]
 80175a2:	6853      	ldr	r3, [r2, #4]
 80175a4:	f043 0301 	orr.w	r3, r3, #1
 80175a8:	6053      	str	r3, [r2, #4]
 80175aa:	3108      	adds	r1, #8
 80175ac:	4650      	mov	r0, sl
 80175ae:	f7ff f939 	bl	8016824 <_free_r>
 80175b2:	4650      	mov	r0, sl
 80175b4:	f7ff fc48 	bl	8016e48 <__malloc_unlock>
 80175b8:	f109 0b08 	add.w	fp, r9, #8
 80175bc:	e7d3      	b.n	8017566 <_realloc_r+0xaa>
 80175be:	2000      	movs	r0, #0
 80175c0:	4601      	mov	r1, r0
 80175c2:	07ea      	lsls	r2, r5, #31
 80175c4:	f100 80c7 	bmi.w	8017756 <_realloc_r+0x29a>
 80175c8:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80175cc:	eba9 0505 	sub.w	r5, r9, r5
 80175d0:	686a      	ldr	r2, [r5, #4]
 80175d2:	f022 0203 	bic.w	r2, r2, #3
 80175d6:	4432      	add	r2, r6
 80175d8:	9201      	str	r2, [sp, #4]
 80175da:	2900      	cmp	r1, #0
 80175dc:	f000 8086 	beq.w	80176ec <_realloc_r+0x230>
 80175e0:	458c      	cmp	ip, r1
 80175e2:	eb00 0702 	add.w	r7, r0, r2
 80175e6:	d149      	bne.n	801767c <_realloc_r+0x1c0>
 80175e8:	f108 0210 	add.w	r2, r8, #16
 80175ec:	42ba      	cmp	r2, r7
 80175ee:	dc7d      	bgt.n	80176ec <_realloc_r+0x230>
 80175f0:	46ab      	mov	fp, r5
 80175f2:	68ea      	ldr	r2, [r5, #12]
 80175f4:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 80175f8:	60ca      	str	r2, [r1, #12]
 80175fa:	6091      	str	r1, [r2, #8]
 80175fc:	1f32      	subs	r2, r6, #4
 80175fe:	2a24      	cmp	r2, #36	@ 0x24
 8017600:	d836      	bhi.n	8017670 <_realloc_r+0x1b4>
 8017602:	2a13      	cmp	r2, #19
 8017604:	d932      	bls.n	801766c <_realloc_r+0x1b0>
 8017606:	6821      	ldr	r1, [r4, #0]
 8017608:	60a9      	str	r1, [r5, #8]
 801760a:	6861      	ldr	r1, [r4, #4]
 801760c:	60e9      	str	r1, [r5, #12]
 801760e:	2a1b      	cmp	r2, #27
 8017610:	d81a      	bhi.n	8017648 <_realloc_r+0x18c>
 8017612:	3408      	adds	r4, #8
 8017614:	f105 0210 	add.w	r2, r5, #16
 8017618:	6821      	ldr	r1, [r4, #0]
 801761a:	6011      	str	r1, [r2, #0]
 801761c:	6861      	ldr	r1, [r4, #4]
 801761e:	6051      	str	r1, [r2, #4]
 8017620:	68a1      	ldr	r1, [r4, #8]
 8017622:	6091      	str	r1, [r2, #8]
 8017624:	eb05 0208 	add.w	r2, r5, r8
 8017628:	eba7 0708 	sub.w	r7, r7, r8
 801762c:	f047 0701 	orr.w	r7, r7, #1
 8017630:	609a      	str	r2, [r3, #8]
 8017632:	6057      	str	r7, [r2, #4]
 8017634:	686b      	ldr	r3, [r5, #4]
 8017636:	f003 0301 	and.w	r3, r3, #1
 801763a:	ea43 0308 	orr.w	r3, r3, r8
 801763e:	606b      	str	r3, [r5, #4]
 8017640:	4650      	mov	r0, sl
 8017642:	f7ff fc01 	bl	8016e48 <__malloc_unlock>
 8017646:	e78e      	b.n	8017566 <_realloc_r+0xaa>
 8017648:	68a1      	ldr	r1, [r4, #8]
 801764a:	6129      	str	r1, [r5, #16]
 801764c:	68e1      	ldr	r1, [r4, #12]
 801764e:	6169      	str	r1, [r5, #20]
 8017650:	2a24      	cmp	r2, #36	@ 0x24
 8017652:	bf01      	itttt	eq
 8017654:	6922      	ldreq	r2, [r4, #16]
 8017656:	61aa      	streq	r2, [r5, #24]
 8017658:	6961      	ldreq	r1, [r4, #20]
 801765a:	61e9      	streq	r1, [r5, #28]
 801765c:	bf19      	ittee	ne
 801765e:	3410      	addne	r4, #16
 8017660:	f105 0218 	addne.w	r2, r5, #24
 8017664:	f105 0220 	addeq.w	r2, r5, #32
 8017668:	3418      	addeq	r4, #24
 801766a:	e7d5      	b.n	8017618 <_realloc_r+0x15c>
 801766c:	465a      	mov	r2, fp
 801766e:	e7d3      	b.n	8017618 <_realloc_r+0x15c>
 8017670:	4621      	mov	r1, r4
 8017672:	4658      	mov	r0, fp
 8017674:	f7fe f93a 	bl	80158ec <memmove>
 8017678:	4b43      	ldr	r3, [pc, #268]	@ (8017788 <_realloc_r+0x2cc>)
 801767a:	e7d3      	b.n	8017624 <_realloc_r+0x168>
 801767c:	45b8      	cmp	r8, r7
 801767e:	dc35      	bgt.n	80176ec <_realloc_r+0x230>
 8017680:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8017684:	4628      	mov	r0, r5
 8017686:	60d3      	str	r3, [r2, #12]
 8017688:	609a      	str	r2, [r3, #8]
 801768a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 801768e:	68eb      	ldr	r3, [r5, #12]
 8017690:	60d3      	str	r3, [r2, #12]
 8017692:	609a      	str	r2, [r3, #8]
 8017694:	1f32      	subs	r2, r6, #4
 8017696:	2a24      	cmp	r2, #36	@ 0x24
 8017698:	d824      	bhi.n	80176e4 <_realloc_r+0x228>
 801769a:	2a13      	cmp	r2, #19
 801769c:	d908      	bls.n	80176b0 <_realloc_r+0x1f4>
 801769e:	6823      	ldr	r3, [r4, #0]
 80176a0:	60ab      	str	r3, [r5, #8]
 80176a2:	6863      	ldr	r3, [r4, #4]
 80176a4:	60eb      	str	r3, [r5, #12]
 80176a6:	2a1b      	cmp	r2, #27
 80176a8:	d80a      	bhi.n	80176c0 <_realloc_r+0x204>
 80176aa:	3408      	adds	r4, #8
 80176ac:	f105 0010 	add.w	r0, r5, #16
 80176b0:	6823      	ldr	r3, [r4, #0]
 80176b2:	6003      	str	r3, [r0, #0]
 80176b4:	6863      	ldr	r3, [r4, #4]
 80176b6:	6043      	str	r3, [r0, #4]
 80176b8:	68a3      	ldr	r3, [r4, #8]
 80176ba:	6083      	str	r3, [r0, #8]
 80176bc:	46a9      	mov	r9, r5
 80176be:	e75c      	b.n	801757a <_realloc_r+0xbe>
 80176c0:	68a3      	ldr	r3, [r4, #8]
 80176c2:	612b      	str	r3, [r5, #16]
 80176c4:	68e3      	ldr	r3, [r4, #12]
 80176c6:	616b      	str	r3, [r5, #20]
 80176c8:	2a24      	cmp	r2, #36	@ 0x24
 80176ca:	bf01      	itttt	eq
 80176cc:	6923      	ldreq	r3, [r4, #16]
 80176ce:	61ab      	streq	r3, [r5, #24]
 80176d0:	6963      	ldreq	r3, [r4, #20]
 80176d2:	61eb      	streq	r3, [r5, #28]
 80176d4:	bf19      	ittee	ne
 80176d6:	3410      	addne	r4, #16
 80176d8:	f105 0018 	addne.w	r0, r5, #24
 80176dc:	f105 0020 	addeq.w	r0, r5, #32
 80176e0:	3418      	addeq	r4, #24
 80176e2:	e7e5      	b.n	80176b0 <_realloc_r+0x1f4>
 80176e4:	4621      	mov	r1, r4
 80176e6:	f7fe f901 	bl	80158ec <memmove>
 80176ea:	e7e7      	b.n	80176bc <_realloc_r+0x200>
 80176ec:	9b01      	ldr	r3, [sp, #4]
 80176ee:	4598      	cmp	r8, r3
 80176f0:	dc31      	bgt.n	8017756 <_realloc_r+0x29a>
 80176f2:	4628      	mov	r0, r5
 80176f4:	68eb      	ldr	r3, [r5, #12]
 80176f6:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80176fa:	60d3      	str	r3, [r2, #12]
 80176fc:	609a      	str	r2, [r3, #8]
 80176fe:	1f32      	subs	r2, r6, #4
 8017700:	2a24      	cmp	r2, #36	@ 0x24
 8017702:	d824      	bhi.n	801774e <_realloc_r+0x292>
 8017704:	2a13      	cmp	r2, #19
 8017706:	d908      	bls.n	801771a <_realloc_r+0x25e>
 8017708:	6823      	ldr	r3, [r4, #0]
 801770a:	60ab      	str	r3, [r5, #8]
 801770c:	6863      	ldr	r3, [r4, #4]
 801770e:	60eb      	str	r3, [r5, #12]
 8017710:	2a1b      	cmp	r2, #27
 8017712:	d80a      	bhi.n	801772a <_realloc_r+0x26e>
 8017714:	3408      	adds	r4, #8
 8017716:	f105 0010 	add.w	r0, r5, #16
 801771a:	6823      	ldr	r3, [r4, #0]
 801771c:	6003      	str	r3, [r0, #0]
 801771e:	6863      	ldr	r3, [r4, #4]
 8017720:	6043      	str	r3, [r0, #4]
 8017722:	68a3      	ldr	r3, [r4, #8]
 8017724:	6083      	str	r3, [r0, #8]
 8017726:	9f01      	ldr	r7, [sp, #4]
 8017728:	e7c8      	b.n	80176bc <_realloc_r+0x200>
 801772a:	68a3      	ldr	r3, [r4, #8]
 801772c:	612b      	str	r3, [r5, #16]
 801772e:	68e3      	ldr	r3, [r4, #12]
 8017730:	616b      	str	r3, [r5, #20]
 8017732:	2a24      	cmp	r2, #36	@ 0x24
 8017734:	bf01      	itttt	eq
 8017736:	6923      	ldreq	r3, [r4, #16]
 8017738:	61ab      	streq	r3, [r5, #24]
 801773a:	6963      	ldreq	r3, [r4, #20]
 801773c:	61eb      	streq	r3, [r5, #28]
 801773e:	bf19      	ittee	ne
 8017740:	3410      	addne	r4, #16
 8017742:	f105 0018 	addne.w	r0, r5, #24
 8017746:	f105 0020 	addeq.w	r0, r5, #32
 801774a:	3418      	addeq	r4, #24
 801774c:	e7e5      	b.n	801771a <_realloc_r+0x25e>
 801774e:	4621      	mov	r1, r4
 8017750:	f7fe f8cc 	bl	80158ec <memmove>
 8017754:	e7e7      	b.n	8017726 <_realloc_r+0x26a>
 8017756:	4659      	mov	r1, fp
 8017758:	4650      	mov	r0, sl
 801775a:	f7ff f923 	bl	80169a4 <_malloc_r>
 801775e:	4683      	mov	fp, r0
 8017760:	b918      	cbnz	r0, 801776a <_realloc_r+0x2ae>
 8017762:	4650      	mov	r0, sl
 8017764:	f7ff fb70 	bl	8016e48 <__malloc_unlock>
 8017768:	e6c7      	b.n	80174fa <_realloc_r+0x3e>
 801776a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801776e:	f023 0301 	bic.w	r3, r3, #1
 8017772:	444b      	add	r3, r9
 8017774:	f1a0 0208 	sub.w	r2, r0, #8
 8017778:	4293      	cmp	r3, r2
 801777a:	d107      	bne.n	801778c <_realloc_r+0x2d0>
 801777c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8017780:	f027 0703 	bic.w	r7, r7, #3
 8017784:	4437      	add	r7, r6
 8017786:	e6f8      	b.n	801757a <_realloc_r+0xbe>
 8017788:	200004d4 	.word	0x200004d4
 801778c:	1f32      	subs	r2, r6, #4
 801778e:	2a24      	cmp	r2, #36	@ 0x24
 8017790:	d82d      	bhi.n	80177ee <_realloc_r+0x332>
 8017792:	2a13      	cmp	r2, #19
 8017794:	d928      	bls.n	80177e8 <_realloc_r+0x32c>
 8017796:	6823      	ldr	r3, [r4, #0]
 8017798:	6003      	str	r3, [r0, #0]
 801779a:	6863      	ldr	r3, [r4, #4]
 801779c:	6043      	str	r3, [r0, #4]
 801779e:	2a1b      	cmp	r2, #27
 80177a0:	d80e      	bhi.n	80177c0 <_realloc_r+0x304>
 80177a2:	f104 0208 	add.w	r2, r4, #8
 80177a6:	f100 0308 	add.w	r3, r0, #8
 80177aa:	6811      	ldr	r1, [r2, #0]
 80177ac:	6019      	str	r1, [r3, #0]
 80177ae:	6851      	ldr	r1, [r2, #4]
 80177b0:	6059      	str	r1, [r3, #4]
 80177b2:	6892      	ldr	r2, [r2, #8]
 80177b4:	609a      	str	r2, [r3, #8]
 80177b6:	4621      	mov	r1, r4
 80177b8:	4650      	mov	r0, sl
 80177ba:	f7ff f833 	bl	8016824 <_free_r>
 80177be:	e73f      	b.n	8017640 <_realloc_r+0x184>
 80177c0:	68a3      	ldr	r3, [r4, #8]
 80177c2:	6083      	str	r3, [r0, #8]
 80177c4:	68e3      	ldr	r3, [r4, #12]
 80177c6:	60c3      	str	r3, [r0, #12]
 80177c8:	2a24      	cmp	r2, #36	@ 0x24
 80177ca:	bf01      	itttt	eq
 80177cc:	6923      	ldreq	r3, [r4, #16]
 80177ce:	6103      	streq	r3, [r0, #16]
 80177d0:	6961      	ldreq	r1, [r4, #20]
 80177d2:	6141      	streq	r1, [r0, #20]
 80177d4:	bf19      	ittee	ne
 80177d6:	f104 0210 	addne.w	r2, r4, #16
 80177da:	f100 0310 	addne.w	r3, r0, #16
 80177de:	f104 0218 	addeq.w	r2, r4, #24
 80177e2:	f100 0318 	addeq.w	r3, r0, #24
 80177e6:	e7e0      	b.n	80177aa <_realloc_r+0x2ee>
 80177e8:	4603      	mov	r3, r0
 80177ea:	4622      	mov	r2, r4
 80177ec:	e7dd      	b.n	80177aa <_realloc_r+0x2ee>
 80177ee:	4621      	mov	r1, r4
 80177f0:	f7fe f87c 	bl	80158ec <memmove>
 80177f4:	e7df      	b.n	80177b6 <_realloc_r+0x2fa>
 80177f6:	4637      	mov	r7, r6
 80177f8:	e6bf      	b.n	801757a <_realloc_r+0xbe>
 80177fa:	431f      	orrs	r7, r3
 80177fc:	f8c9 7004 	str.w	r7, [r9, #4]
 8017800:	6853      	ldr	r3, [r2, #4]
 8017802:	f043 0301 	orr.w	r3, r3, #1
 8017806:	6053      	str	r3, [r2, #4]
 8017808:	e6d3      	b.n	80175b2 <_realloc_r+0xf6>
 801780a:	bf00      	nop

0801780c <__ascii_wctomb>:
 801780c:	4603      	mov	r3, r0
 801780e:	4608      	mov	r0, r1
 8017810:	b141      	cbz	r1, 8017824 <__ascii_wctomb+0x18>
 8017812:	2aff      	cmp	r2, #255	@ 0xff
 8017814:	d904      	bls.n	8017820 <__ascii_wctomb+0x14>
 8017816:	228a      	movs	r2, #138	@ 0x8a
 8017818:	601a      	str	r2, [r3, #0]
 801781a:	f04f 30ff 	mov.w	r0, #4294967295
 801781e:	4770      	bx	lr
 8017820:	700a      	strb	r2, [r1, #0]
 8017822:	2001      	movs	r0, #1
 8017824:	4770      	bx	lr
	...

08017828 <_wcrtomb_r>:
 8017828:	b5f0      	push	{r4, r5, r6, r7, lr}
 801782a:	4c09      	ldr	r4, [pc, #36]	@ (8017850 <_wcrtomb_r+0x28>)
 801782c:	b085      	sub	sp, #20
 801782e:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 8017832:	4605      	mov	r5, r0
 8017834:	461e      	mov	r6, r3
 8017836:	b909      	cbnz	r1, 801783c <_wcrtomb_r+0x14>
 8017838:	460a      	mov	r2, r1
 801783a:	a901      	add	r1, sp, #4
 801783c:	47b8      	blx	r7
 801783e:	1c43      	adds	r3, r0, #1
 8017840:	bf01      	itttt	eq
 8017842:	2300      	moveq	r3, #0
 8017844:	6033      	streq	r3, [r6, #0]
 8017846:	238a      	moveq	r3, #138	@ 0x8a
 8017848:	602b      	streq	r3, [r5, #0]
 801784a:	b005      	add	sp, #20
 801784c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801784e:	bf00      	nop
 8017850:	20000234 	.word	0x20000234
 8017854:	00000000 	.word	0x00000000

08017858 <_svfprintf_r>:
 8017858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801785c:	b0d3      	sub	sp, #332	@ 0x14c
 801785e:	468b      	mov	fp, r1
 8017860:	4691      	mov	r9, r2
 8017862:	461e      	mov	r6, r3
 8017864:	9003      	str	r0, [sp, #12]
 8017866:	f7fe f87d 	bl	8015964 <_localeconv_r>
 801786a:	6803      	ldr	r3, [r0, #0]
 801786c:	9316      	str	r3, [sp, #88]	@ 0x58
 801786e:	4618      	mov	r0, r3
 8017870:	f7e8 fd1e 	bl	80002b0 <strlen>
 8017874:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8017878:	900d      	str	r0, [sp, #52]	@ 0x34
 801787a:	061b      	lsls	r3, r3, #24
 801787c:	d515      	bpl.n	80178aa <_svfprintf_r+0x52>
 801787e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8017882:	b993      	cbnz	r3, 80178aa <_svfprintf_r+0x52>
 8017884:	9803      	ldr	r0, [sp, #12]
 8017886:	2140      	movs	r1, #64	@ 0x40
 8017888:	f7ff f88c 	bl	80169a4 <_malloc_r>
 801788c:	f8cb 0000 	str.w	r0, [fp]
 8017890:	f8cb 0010 	str.w	r0, [fp, #16]
 8017894:	b930      	cbnz	r0, 80178a4 <_svfprintf_r+0x4c>
 8017896:	9a03      	ldr	r2, [sp, #12]
 8017898:	230c      	movs	r3, #12
 801789a:	6013      	str	r3, [r2, #0]
 801789c:	f04f 33ff 	mov.w	r3, #4294967295
 80178a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80178a2:	e1f7      	b.n	8017c94 <_svfprintf_r+0x43c>
 80178a4:	2340      	movs	r3, #64	@ 0x40
 80178a6:	f8cb 3014 	str.w	r3, [fp, #20]
 80178aa:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 8017af8 <_svfprintf_r+0x2a0>
 80178ae:	2300      	movs	r3, #0
 80178b0:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 80178b4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80178b8:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 80178bc:	ac29      	add	r4, sp, #164	@ 0xa4
 80178be:	9426      	str	r4, [sp, #152]	@ 0x98
 80178c0:	9304      	str	r3, [sp, #16]
 80178c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80178c4:	9312      	str	r3, [sp, #72]	@ 0x48
 80178c6:	9317      	str	r3, [sp, #92]	@ 0x5c
 80178c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80178ca:	464b      	mov	r3, r9
 80178cc:	461d      	mov	r5, r3
 80178ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80178d2:	b10a      	cbz	r2, 80178d8 <_svfprintf_r+0x80>
 80178d4:	2a25      	cmp	r2, #37	@ 0x25
 80178d6:	d1f9      	bne.n	80178cc <_svfprintf_r+0x74>
 80178d8:	ebb5 0709 	subs.w	r7, r5, r9
 80178dc:	d00d      	beq.n	80178fa <_svfprintf_r+0xa2>
 80178de:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80178e0:	443b      	add	r3, r7
 80178e2:	9328      	str	r3, [sp, #160]	@ 0xa0
 80178e4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80178e6:	3301      	adds	r3, #1
 80178e8:	2b07      	cmp	r3, #7
 80178ea:	e9c4 9700 	strd	r9, r7, [r4]
 80178ee:	9327      	str	r3, [sp, #156]	@ 0x9c
 80178f0:	dc75      	bgt.n	80179de <_svfprintf_r+0x186>
 80178f2:	3408      	adds	r4, #8
 80178f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80178f6:	443b      	add	r3, r7
 80178f8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80178fa:	782b      	ldrb	r3, [r5, #0]
 80178fc:	2b00      	cmp	r3, #0
 80178fe:	f001 8148 	beq.w	8018b92 <_svfprintf_r+0x133a>
 8017902:	2200      	movs	r2, #0
 8017904:	1c6b      	adds	r3, r5, #1
 8017906:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 801790a:	f04f 38ff 	mov.w	r8, #4294967295
 801790e:	920e      	str	r2, [sp, #56]	@ 0x38
 8017910:	4615      	mov	r5, r2
 8017912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017916:	9206      	str	r2, [sp, #24]
 8017918:	930c      	str	r3, [sp, #48]	@ 0x30
 801791a:	9b06      	ldr	r3, [sp, #24]
 801791c:	3b20      	subs	r3, #32
 801791e:	2b5a      	cmp	r3, #90	@ 0x5a
 8017920:	f200 85a4 	bhi.w	801846c <_svfprintf_r+0xc14>
 8017924:	e8df f013 	tbh	[pc, r3, lsl #1]
 8017928:	05a2009d 	.word	0x05a2009d
 801792c:	00a505a2 	.word	0x00a505a2
 8017930:	05a205a2 	.word	0x05a205a2
 8017934:	008505a2 	.word	0x008505a2
 8017938:	05a205a2 	.word	0x05a205a2
 801793c:	00b200a8 	.word	0x00b200a8
 8017940:	00af05a2 	.word	0x00af05a2
 8017944:	05a200b4 	.word	0x05a200b4
 8017948:	00d100ce 	.word	0x00d100ce
 801794c:	00d100d1 	.word	0x00d100d1
 8017950:	00d100d1 	.word	0x00d100d1
 8017954:	00d100d1 	.word	0x00d100d1
 8017958:	00d100d1 	.word	0x00d100d1
 801795c:	05a205a2 	.word	0x05a205a2
 8017960:	05a205a2 	.word	0x05a205a2
 8017964:	05a205a2 	.word	0x05a205a2
 8017968:	014705a2 	.word	0x014705a2
 801796c:	010805a2 	.word	0x010805a2
 8017970:	0147011b 	.word	0x0147011b
 8017974:	01470147 	.word	0x01470147
 8017978:	05a205a2 	.word	0x05a205a2
 801797c:	05a205a2 	.word	0x05a205a2
 8017980:	05a200e2 	.word	0x05a200e2
 8017984:	049d05a2 	.word	0x049d05a2
 8017988:	05a205a2 	.word	0x05a205a2
 801798c:	04e705a2 	.word	0x04e705a2
 8017990:	050805a2 	.word	0x050805a2
 8017994:	05a205a2 	.word	0x05a205a2
 8017998:	05a2052a 	.word	0x05a2052a
 801799c:	05a205a2 	.word	0x05a205a2
 80179a0:	05a205a2 	.word	0x05a205a2
 80179a4:	05a205a2 	.word	0x05a205a2
 80179a8:	014705a2 	.word	0x014705a2
 80179ac:	010805a2 	.word	0x010805a2
 80179b0:	0147011d 	.word	0x0147011d
 80179b4:	01470147 	.word	0x01470147
 80179b8:	011d00ee 	.word	0x011d00ee
 80179bc:	05a20102 	.word	0x05a20102
 80179c0:	05a200fb 	.word	0x05a200fb
 80179c4:	049f047e 	.word	0x049f047e
 80179c8:	010204d6 	.word	0x010204d6
 80179cc:	04e705a2 	.word	0x04e705a2
 80179d0:	050a009b 	.word	0x050a009b
 80179d4:	05a205a2 	.word	0x05a205a2
 80179d8:	05a20065 	.word	0x05a20065
 80179dc:	009b      	.short	0x009b
 80179de:	9803      	ldr	r0, [sp, #12]
 80179e0:	aa26      	add	r2, sp, #152	@ 0x98
 80179e2:	4659      	mov	r1, fp
 80179e4:	f001 fadb 	bl	8018f9e <__ssprint_r>
 80179e8:	2800      	cmp	r0, #0
 80179ea:	f040 814e 	bne.w	8017c8a <_svfprintf_r+0x432>
 80179ee:	ac29      	add	r4, sp, #164	@ 0xa4
 80179f0:	e780      	b.n	80178f4 <_svfprintf_r+0x9c>
 80179f2:	4b43      	ldr	r3, [pc, #268]	@ (8017b00 <_svfprintf_r+0x2a8>)
 80179f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80179f6:	f015 0320 	ands.w	r3, r5, #32
 80179fa:	f000 84c2 	beq.w	8018382 <_svfprintf_r+0xb2a>
 80179fe:	3607      	adds	r6, #7
 8017a00:	f026 0307 	bic.w	r3, r6, #7
 8017a04:	461a      	mov	r2, r3
 8017a06:	685f      	ldr	r7, [r3, #4]
 8017a08:	f852 6b08 	ldr.w	r6, [r2], #8
 8017a0c:	9207      	str	r2, [sp, #28]
 8017a0e:	07eb      	lsls	r3, r5, #31
 8017a10:	d50a      	bpl.n	8017a28 <_svfprintf_r+0x1d0>
 8017a12:	ea56 0307 	orrs.w	r3, r6, r7
 8017a16:	d007      	beq.n	8017a28 <_svfprintf_r+0x1d0>
 8017a18:	2330      	movs	r3, #48	@ 0x30
 8017a1a:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8017a1e:	9b06      	ldr	r3, [sp, #24]
 8017a20:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8017a24:	f045 0502 	orr.w	r5, r5, #2
 8017a28:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8017a2c:	2302      	movs	r3, #2
 8017a2e:	f000 bc28 	b.w	8018282 <_svfprintf_r+0xa2a>
 8017a32:	9803      	ldr	r0, [sp, #12]
 8017a34:	f7fd ff96 	bl	8015964 <_localeconv_r>
 8017a38:	6843      	ldr	r3, [r0, #4]
 8017a3a:	9317      	str	r3, [sp, #92]	@ 0x5c
 8017a3c:	4618      	mov	r0, r3
 8017a3e:	f7e8 fc37 	bl	80002b0 <strlen>
 8017a42:	9012      	str	r0, [sp, #72]	@ 0x48
 8017a44:	9803      	ldr	r0, [sp, #12]
 8017a46:	f7fd ff8d 	bl	8015964 <_localeconv_r>
 8017a4a:	6883      	ldr	r3, [r0, #8]
 8017a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8017a4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017a50:	b12b      	cbz	r3, 8017a5e <_svfprintf_r+0x206>
 8017a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017a54:	b11b      	cbz	r3, 8017a5e <_svfprintf_r+0x206>
 8017a56:	781b      	ldrb	r3, [r3, #0]
 8017a58:	b10b      	cbz	r3, 8017a5e <_svfprintf_r+0x206>
 8017a5a:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8017a5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017a60:	e757      	b.n	8017912 <_svfprintf_r+0xba>
 8017a62:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d1f9      	bne.n	8017a5e <_svfprintf_r+0x206>
 8017a6a:	2320      	movs	r3, #32
 8017a6c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8017a70:	e7f5      	b.n	8017a5e <_svfprintf_r+0x206>
 8017a72:	f045 0501 	orr.w	r5, r5, #1
 8017a76:	e7f2      	b.n	8017a5e <_svfprintf_r+0x206>
 8017a78:	f856 3b04 	ldr.w	r3, [r6], #4
 8017a7c:	930e      	str	r3, [sp, #56]	@ 0x38
 8017a7e:	2b00      	cmp	r3, #0
 8017a80:	daed      	bge.n	8017a5e <_svfprintf_r+0x206>
 8017a82:	425b      	negs	r3, r3
 8017a84:	930e      	str	r3, [sp, #56]	@ 0x38
 8017a86:	f045 0504 	orr.w	r5, r5, #4
 8017a8a:	e7e8      	b.n	8017a5e <_svfprintf_r+0x206>
 8017a8c:	232b      	movs	r3, #43	@ 0x2b
 8017a8e:	e7ed      	b.n	8017a6c <_svfprintf_r+0x214>
 8017a90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017a92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017a96:	9206      	str	r2, [sp, #24]
 8017a98:	2a2a      	cmp	r2, #42	@ 0x2a
 8017a9a:	d10f      	bne.n	8017abc <_svfprintf_r+0x264>
 8017a9c:	f856 2b04 	ldr.w	r2, [r6], #4
 8017aa0:	930c      	str	r3, [sp, #48]	@ 0x30
 8017aa2:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 8017aa6:	e7da      	b.n	8017a5e <_svfprintf_r+0x206>
 8017aa8:	fb01 2808 	mla	r8, r1, r8, r2
 8017aac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017ab0:	9206      	str	r2, [sp, #24]
 8017ab2:	9a06      	ldr	r2, [sp, #24]
 8017ab4:	3a30      	subs	r2, #48	@ 0x30
 8017ab6:	2a09      	cmp	r2, #9
 8017ab8:	d9f6      	bls.n	8017aa8 <_svfprintf_r+0x250>
 8017aba:	e72d      	b.n	8017918 <_svfprintf_r+0xc0>
 8017abc:	f04f 0800 	mov.w	r8, #0
 8017ac0:	210a      	movs	r1, #10
 8017ac2:	e7f6      	b.n	8017ab2 <_svfprintf_r+0x25a>
 8017ac4:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8017ac8:	e7c9      	b.n	8017a5e <_svfprintf_r+0x206>
 8017aca:	2200      	movs	r2, #0
 8017acc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017ace:	920e      	str	r2, [sp, #56]	@ 0x38
 8017ad0:	210a      	movs	r1, #10
 8017ad2:	9a06      	ldr	r2, [sp, #24]
 8017ad4:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8017ad6:	3a30      	subs	r2, #48	@ 0x30
 8017ad8:	fb01 2200 	mla	r2, r1, r0, r2
 8017adc:	920e      	str	r2, [sp, #56]	@ 0x38
 8017ade:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017ae2:	9206      	str	r2, [sp, #24]
 8017ae4:	3a30      	subs	r2, #48	@ 0x30
 8017ae6:	2a09      	cmp	r2, #9
 8017ae8:	d9f3      	bls.n	8017ad2 <_svfprintf_r+0x27a>
 8017aea:	e715      	b.n	8017918 <_svfprintf_r+0xc0>
 8017aec:	f045 0508 	orr.w	r5, r5, #8
 8017af0:	e7b5      	b.n	8017a5e <_svfprintf_r+0x206>
 8017af2:	bf00      	nop
 8017af4:	f3af 8000 	nop.w
	...
 8017b00:	0801ed70 	.word	0x0801ed70
 8017b04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017b06:	781b      	ldrb	r3, [r3, #0]
 8017b08:	2b68      	cmp	r3, #104	@ 0x68
 8017b0a:	bf01      	itttt	eq
 8017b0c:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 8017b0e:	3301      	addeq	r3, #1
 8017b10:	930c      	streq	r3, [sp, #48]	@ 0x30
 8017b12:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8017b16:	bf18      	it	ne
 8017b18:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8017b1c:	e79f      	b.n	8017a5e <_svfprintf_r+0x206>
 8017b1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017b20:	781b      	ldrb	r3, [r3, #0]
 8017b22:	2b6c      	cmp	r3, #108	@ 0x6c
 8017b24:	d105      	bne.n	8017b32 <_svfprintf_r+0x2da>
 8017b26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017b28:	3301      	adds	r3, #1
 8017b2a:	930c      	str	r3, [sp, #48]	@ 0x30
 8017b2c:	f045 0520 	orr.w	r5, r5, #32
 8017b30:	e795      	b.n	8017a5e <_svfprintf_r+0x206>
 8017b32:	f045 0510 	orr.w	r5, r5, #16
 8017b36:	e792      	b.n	8017a5e <_svfprintf_r+0x206>
 8017b38:	4632      	mov	r2, r6
 8017b3a:	f852 3b04 	ldr.w	r3, [r2], #4
 8017b3e:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8017b42:	2300      	movs	r3, #0
 8017b44:	9207      	str	r2, [sp, #28]
 8017b46:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8017b4a:	469a      	mov	sl, r3
 8017b4c:	f04f 0801 	mov.w	r8, #1
 8017b50:	9310      	str	r3, [sp, #64]	@ 0x40
 8017b52:	461f      	mov	r7, r3
 8017b54:	9308      	str	r3, [sp, #32]
 8017b56:	461e      	mov	r6, r3
 8017b58:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8017b5c:	e1d2      	b.n	8017f04 <_svfprintf_r+0x6ac>
 8017b5e:	f045 0510 	orr.w	r5, r5, #16
 8017b62:	06af      	lsls	r7, r5, #26
 8017b64:	d512      	bpl.n	8017b8c <_svfprintf_r+0x334>
 8017b66:	3607      	adds	r6, #7
 8017b68:	f026 0307 	bic.w	r3, r6, #7
 8017b6c:	461a      	mov	r2, r3
 8017b6e:	685f      	ldr	r7, [r3, #4]
 8017b70:	f852 6b08 	ldr.w	r6, [r2], #8
 8017b74:	9207      	str	r2, [sp, #28]
 8017b76:	2f00      	cmp	r7, #0
 8017b78:	da06      	bge.n	8017b88 <_svfprintf_r+0x330>
 8017b7a:	4276      	negs	r6, r6
 8017b7c:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8017b80:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8017b84:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8017b88:	2301      	movs	r3, #1
 8017b8a:	e37d      	b.n	8018288 <_svfprintf_r+0xa30>
 8017b8c:	4633      	mov	r3, r6
 8017b8e:	06ee      	lsls	r6, r5, #27
 8017b90:	f853 7b04 	ldr.w	r7, [r3], #4
 8017b94:	9307      	str	r3, [sp, #28]
 8017b96:	d502      	bpl.n	8017b9e <_svfprintf_r+0x346>
 8017b98:	463e      	mov	r6, r7
 8017b9a:	17ff      	asrs	r7, r7, #31
 8017b9c:	e7eb      	b.n	8017b76 <_svfprintf_r+0x31e>
 8017b9e:	0668      	lsls	r0, r5, #25
 8017ba0:	d503      	bpl.n	8017baa <_svfprintf_r+0x352>
 8017ba2:	b23e      	sxth	r6, r7
 8017ba4:	f347 37c0 	sbfx	r7, r7, #15, #1
 8017ba8:	e7e5      	b.n	8017b76 <_svfprintf_r+0x31e>
 8017baa:	05a9      	lsls	r1, r5, #22
 8017bac:	d5f4      	bpl.n	8017b98 <_svfprintf_r+0x340>
 8017bae:	b27e      	sxtb	r6, r7
 8017bb0:	f347 17c0 	sbfx	r7, r7, #7, #1
 8017bb4:	e7df      	b.n	8017b76 <_svfprintf_r+0x31e>
 8017bb6:	3607      	adds	r6, #7
 8017bb8:	f026 0307 	bic.w	r3, r6, #7
 8017bbc:	ecb3 7b02 	vldmia	r3!, {d7}
 8017bc0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8017bc4:	9307      	str	r3, [sp, #28]
 8017bc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017bc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8017bca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017bcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017bd0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017bd2:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8017bd6:	4b81      	ldr	r3, [pc, #516]	@ (8017ddc <_svfprintf_r+0x584>)
 8017bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8017bdc:	f7e8 ffc6 	bl	8000b6c <__aeabi_dcmpun>
 8017be0:	bb10      	cbnz	r0, 8017c28 <_svfprintf_r+0x3d0>
 8017be2:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8017be6:	4b7d      	ldr	r3, [pc, #500]	@ (8017ddc <_svfprintf_r+0x584>)
 8017be8:	f04f 32ff 	mov.w	r2, #4294967295
 8017bec:	f7e8 ffa0 	bl	8000b30 <__aeabi_dcmple>
 8017bf0:	b9d0      	cbnz	r0, 8017c28 <_svfprintf_r+0x3d0>
 8017bf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017bf6:	2200      	movs	r2, #0
 8017bf8:	2300      	movs	r3, #0
 8017bfa:	f7e8 ff8f 	bl	8000b1c <__aeabi_dcmplt>
 8017bfe:	b110      	cbz	r0, 8017c06 <_svfprintf_r+0x3ae>
 8017c00:	232d      	movs	r3, #45	@ 0x2d
 8017c02:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8017c06:	4a76      	ldr	r2, [pc, #472]	@ (8017de0 <_svfprintf_r+0x588>)
 8017c08:	4b76      	ldr	r3, [pc, #472]	@ (8017de4 <_svfprintf_r+0x58c>)
 8017c0a:	9906      	ldr	r1, [sp, #24]
 8017c0c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8017c10:	2947      	cmp	r1, #71	@ 0x47
 8017c12:	bfd4      	ite	le
 8017c14:	4691      	movle	r9, r2
 8017c16:	4699      	movgt	r9, r3
 8017c18:	f04f 0a00 	mov.w	sl, #0
 8017c1c:	f04f 0803 	mov.w	r8, #3
 8017c20:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 8017c24:	f000 bfec 	b.w	8018c00 <_svfprintf_r+0x13a8>
 8017c28:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8017c2c:	4610      	mov	r0, r2
 8017c2e:	4619      	mov	r1, r3
 8017c30:	f7e8 ff9c 	bl	8000b6c <__aeabi_dcmpun>
 8017c34:	4682      	mov	sl, r0
 8017c36:	b140      	cbz	r0, 8017c4a <_svfprintf_r+0x3f2>
 8017c38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017c3a:	4a6b      	ldr	r2, [pc, #428]	@ (8017de8 <_svfprintf_r+0x590>)
 8017c3c:	2b00      	cmp	r3, #0
 8017c3e:	bfbc      	itt	lt
 8017c40:	232d      	movlt	r3, #45	@ 0x2d
 8017c42:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 8017c46:	4b69      	ldr	r3, [pc, #420]	@ (8017dec <_svfprintf_r+0x594>)
 8017c48:	e7df      	b.n	8017c0a <_svfprintf_r+0x3b2>
 8017c4a:	9b06      	ldr	r3, [sp, #24]
 8017c4c:	2b61      	cmp	r3, #97	@ 0x61
 8017c4e:	d025      	beq.n	8017c9c <_svfprintf_r+0x444>
 8017c50:	2b41      	cmp	r3, #65	@ 0x41
 8017c52:	d125      	bne.n	8017ca0 <_svfprintf_r+0x448>
 8017c54:	2358      	movs	r3, #88	@ 0x58
 8017c56:	2230      	movs	r2, #48	@ 0x30
 8017c58:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 8017c5c:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8017c60:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8017c64:	f045 0502 	orr.w	r5, r5, #2
 8017c68:	f340 80a5 	ble.w	8017db6 <_svfprintf_r+0x55e>
 8017c6c:	9803      	ldr	r0, [sp, #12]
 8017c6e:	f108 0101 	add.w	r1, r8, #1
 8017c72:	f7fe fe97 	bl	80169a4 <_malloc_r>
 8017c76:	4681      	mov	r9, r0
 8017c78:	2800      	cmp	r0, #0
 8017c7a:	f040 80a1 	bne.w	8017dc0 <_svfprintf_r+0x568>
 8017c7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8017c82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017c86:	f8ab 300c 	strh.w	r3, [fp, #12]
 8017c8a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8017c8e:	065b      	lsls	r3, r3, #25
 8017c90:	f53f ae04 	bmi.w	801789c <_svfprintf_r+0x44>
 8017c94:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8017c96:	b053      	add	sp, #332	@ 0x14c
 8017c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c9c:	2378      	movs	r3, #120	@ 0x78
 8017c9e:	e7da      	b.n	8017c56 <_svfprintf_r+0x3fe>
 8017ca0:	f1b8 3fff 	cmp.w	r8, #4294967295
 8017ca4:	f000 808e 	beq.w	8017dc4 <_svfprintf_r+0x56c>
 8017ca8:	9b06      	ldr	r3, [sp, #24]
 8017caa:	f023 0320 	bic.w	r3, r3, #32
 8017cae:	2b47      	cmp	r3, #71	@ 0x47
 8017cb0:	d105      	bne.n	8017cbe <_svfprintf_r+0x466>
 8017cb2:	f1b8 0f00 	cmp.w	r8, #0
 8017cb6:	d102      	bne.n	8017cbe <_svfprintf_r+0x466>
 8017cb8:	46c2      	mov	sl, r8
 8017cba:	f04f 0801 	mov.w	r8, #1
 8017cbe:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8017cc2:	9311      	str	r3, [sp, #68]	@ 0x44
 8017cc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017cc6:	2b00      	cmp	r3, #0
 8017cc8:	da7f      	bge.n	8017dca <_svfprintf_r+0x572>
 8017cca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017ccc:	9314      	str	r3, [sp, #80]	@ 0x50
 8017cce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017cd0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8017cd4:	9315      	str	r3, [sp, #84]	@ 0x54
 8017cd6:	232d      	movs	r3, #45	@ 0x2d
 8017cd8:	931c      	str	r3, [sp, #112]	@ 0x70
 8017cda:	9b06      	ldr	r3, [sp, #24]
 8017cdc:	f023 0320 	bic.w	r3, r3, #32
 8017ce0:	2b41      	cmp	r3, #65	@ 0x41
 8017ce2:	9308      	str	r3, [sp, #32]
 8017ce4:	f040 81e6 	bne.w	80180b4 <_svfprintf_r+0x85c>
 8017ce8:	a820      	add	r0, sp, #128	@ 0x80
 8017cea:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8017cee:	f7fd febf 	bl	8015a70 <frexp>
 8017cf2:	2200      	movs	r2, #0
 8017cf4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8017cf8:	ec51 0b10 	vmov	r0, r1, d0
 8017cfc:	f7e8 fc9c 	bl	8000638 <__aeabi_dmul>
 8017d00:	4602      	mov	r2, r0
 8017d02:	460b      	mov	r3, r1
 8017d04:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017d08:	2200      	movs	r2, #0
 8017d0a:	2300      	movs	r3, #0
 8017d0c:	f7e8 fefc 	bl	8000b08 <__aeabi_dcmpeq>
 8017d10:	b108      	cbz	r0, 8017d16 <_svfprintf_r+0x4be>
 8017d12:	2301      	movs	r3, #1
 8017d14:	9320      	str	r3, [sp, #128]	@ 0x80
 8017d16:	4a36      	ldr	r2, [pc, #216]	@ (8017df0 <_svfprintf_r+0x598>)
 8017d18:	4b36      	ldr	r3, [pc, #216]	@ (8017df4 <_svfprintf_r+0x59c>)
 8017d1a:	9906      	ldr	r1, [sp, #24]
 8017d1c:	2961      	cmp	r1, #97	@ 0x61
 8017d1e:	bf18      	it	ne
 8017d20:	461a      	movne	r2, r3
 8017d22:	9210      	str	r2, [sp, #64]	@ 0x40
 8017d24:	f108 37ff 	add.w	r7, r8, #4294967295
 8017d28:	464e      	mov	r6, r9
 8017d2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d2e:	4b32      	ldr	r3, [pc, #200]	@ (8017df8 <_svfprintf_r+0x5a0>)
 8017d30:	2200      	movs	r2, #0
 8017d32:	f7e8 fc81 	bl	8000638 <__aeabi_dmul>
 8017d36:	4602      	mov	r2, r0
 8017d38:	460b      	mov	r3, r1
 8017d3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017d3e:	f7e8 ff2b 	bl	8000b98 <__aeabi_d2iz>
 8017d42:	9013      	str	r0, [sp, #76]	@ 0x4c
 8017d44:	f7e8 fc0e 	bl	8000564 <__aeabi_i2d>
 8017d48:	4602      	mov	r2, r0
 8017d4a:	460b      	mov	r3, r1
 8017d4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d50:	f7e8 faba 	bl	80002c8 <__aeabi_dsub>
 8017d54:	4602      	mov	r2, r0
 8017d56:	460b      	mov	r3, r1
 8017d58:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017d5c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8017d5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017d60:	5c9b      	ldrb	r3, [r3, r2]
 8017d62:	f806 3b01 	strb.w	r3, [r6], #1
 8017d66:	1c7a      	adds	r2, r7, #1
 8017d68:	d006      	beq.n	8017d78 <_svfprintf_r+0x520>
 8017d6a:	1e7b      	subs	r3, r7, #1
 8017d6c:	931d      	str	r3, [sp, #116]	@ 0x74
 8017d6e:	2200      	movs	r2, #0
 8017d70:	2300      	movs	r3, #0
 8017d72:	f7e8 fec9 	bl	8000b08 <__aeabi_dcmpeq>
 8017d76:	b370      	cbz	r0, 8017dd6 <_svfprintf_r+0x57e>
 8017d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8017dfc <_svfprintf_r+0x5a4>)
 8017d7e:	2200      	movs	r2, #0
 8017d80:	f7e8 feea 	bl	8000b58 <__aeabi_dcmpgt>
 8017d84:	2800      	cmp	r0, #0
 8017d86:	d13b      	bne.n	8017e00 <_svfprintf_r+0x5a8>
 8017d88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8017dfc <_svfprintf_r+0x5a4>)
 8017d8e:	2200      	movs	r2, #0
 8017d90:	f7e8 feba 	bl	8000b08 <__aeabi_dcmpeq>
 8017d94:	b110      	cbz	r0, 8017d9c <_svfprintf_r+0x544>
 8017d96:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8017d98:	07db      	lsls	r3, r3, #31
 8017d9a:	d431      	bmi.n	8017e00 <_svfprintf_r+0x5a8>
 8017d9c:	4633      	mov	r3, r6
 8017d9e:	19f1      	adds	r1, r6, r7
 8017da0:	2030      	movs	r0, #48	@ 0x30
 8017da2:	1aca      	subs	r2, r1, r3
 8017da4:	2a00      	cmp	r2, #0
 8017da6:	f280 8182 	bge.w	80180ae <_svfprintf_r+0x856>
 8017daa:	1c7b      	adds	r3, r7, #1
 8017dac:	3701      	adds	r7, #1
 8017dae:	bfb8      	it	lt
 8017db0:	2300      	movlt	r3, #0
 8017db2:	441e      	add	r6, r3
 8017db4:	e038      	b.n	8017e28 <_svfprintf_r+0x5d0>
 8017db6:	f04f 0a00 	mov.w	sl, #0
 8017dba:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8017dbe:	e77e      	b.n	8017cbe <_svfprintf_r+0x466>
 8017dc0:	4682      	mov	sl, r0
 8017dc2:	e77c      	b.n	8017cbe <_svfprintf_r+0x466>
 8017dc4:	f04f 0806 	mov.w	r8, #6
 8017dc8:	e779      	b.n	8017cbe <_svfprintf_r+0x466>
 8017dca:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 8017dce:	2300      	movs	r3, #0
 8017dd0:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8017dd4:	e780      	b.n	8017cd8 <_svfprintf_r+0x480>
 8017dd6:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8017dd8:	e7a7      	b.n	8017d2a <_svfprintf_r+0x4d2>
 8017dda:	bf00      	nop
 8017ddc:	7fefffff 	.word	0x7fefffff
 8017de0:	0801ed60 	.word	0x0801ed60
 8017de4:	0801ed64 	.word	0x0801ed64
 8017de8:	0801ed68 	.word	0x0801ed68
 8017dec:	0801ed6c 	.word	0x0801ed6c
 8017df0:	0801ed70 	.word	0x0801ed70
 8017df4:	0801ed81 	.word	0x0801ed81
 8017df8:	40300000 	.word	0x40300000
 8017dfc:	3fe00000 	.word	0x3fe00000
 8017e00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017e02:	9624      	str	r6, [sp, #144]	@ 0x90
 8017e04:	7bd9      	ldrb	r1, [r3, #15]
 8017e06:	2030      	movs	r0, #48	@ 0x30
 8017e08:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8017e0a:	1e53      	subs	r3, r2, #1
 8017e0c:	9324      	str	r3, [sp, #144]	@ 0x90
 8017e0e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8017e12:	428b      	cmp	r3, r1
 8017e14:	f000 8148 	beq.w	80180a8 <_svfprintf_r+0x850>
 8017e18:	2b39      	cmp	r3, #57	@ 0x39
 8017e1a:	bf0b      	itete	eq
 8017e1c:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8017e1e:	3301      	addne	r3, #1
 8017e20:	7a9b      	ldrbeq	r3, [r3, #10]
 8017e22:	b2db      	uxtbne	r3, r3
 8017e24:	f802 3c01 	strb.w	r3, [r2, #-1]
 8017e28:	eba6 0309 	sub.w	r3, r6, r9
 8017e2c:	9304      	str	r3, [sp, #16]
 8017e2e:	9b08      	ldr	r3, [sp, #32]
 8017e30:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8017e32:	2b47      	cmp	r3, #71	@ 0x47
 8017e34:	f040 8187 	bne.w	8018146 <_svfprintf_r+0x8ee>
 8017e38:	1cf1      	adds	r1, r6, #3
 8017e3a:	db02      	blt.n	8017e42 <_svfprintf_r+0x5ea>
 8017e3c:	4546      	cmp	r6, r8
 8017e3e:	f340 81a5 	ble.w	801818c <_svfprintf_r+0x934>
 8017e42:	9b06      	ldr	r3, [sp, #24]
 8017e44:	3b02      	subs	r3, #2
 8017e46:	9306      	str	r3, [sp, #24]
 8017e48:	9906      	ldr	r1, [sp, #24]
 8017e4a:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8017e4e:	f021 0120 	bic.w	r1, r1, #32
 8017e52:	2941      	cmp	r1, #65	@ 0x41
 8017e54:	bf08      	it	eq
 8017e56:	320f      	addeq	r2, #15
 8017e58:	f106 33ff 	add.w	r3, r6, #4294967295
 8017e5c:	bf06      	itte	eq
 8017e5e:	b2d2      	uxtbeq	r2, r2
 8017e60:	2101      	moveq	r1, #1
 8017e62:	2100      	movne	r1, #0
 8017e64:	2b00      	cmp	r3, #0
 8017e66:	9320      	str	r3, [sp, #128]	@ 0x80
 8017e68:	bfb8      	it	lt
 8017e6a:	f1c6 0301 	rsblt	r3, r6, #1
 8017e6e:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 8017e72:	bfb4      	ite	lt
 8017e74:	222d      	movlt	r2, #45	@ 0x2d
 8017e76:	222b      	movge	r2, #43	@ 0x2b
 8017e78:	2b09      	cmp	r3, #9
 8017e7a:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8017e7e:	f340 8178 	ble.w	8018172 <_svfprintf_r+0x91a>
 8017e82:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8017e86:	270a      	movs	r7, #10
 8017e88:	4602      	mov	r2, r0
 8017e8a:	fbb3 f6f7 	udiv	r6, r3, r7
 8017e8e:	fb07 3116 	mls	r1, r7, r6, r3
 8017e92:	3130      	adds	r1, #48	@ 0x30
 8017e94:	f802 1c01 	strb.w	r1, [r2, #-1]
 8017e98:	4619      	mov	r1, r3
 8017e9a:	2963      	cmp	r1, #99	@ 0x63
 8017e9c:	f100 30ff 	add.w	r0, r0, #4294967295
 8017ea0:	4633      	mov	r3, r6
 8017ea2:	dcf1      	bgt.n	8017e88 <_svfprintf_r+0x630>
 8017ea4:	3330      	adds	r3, #48	@ 0x30
 8017ea6:	1e91      	subs	r1, r2, #2
 8017ea8:	f800 3c01 	strb.w	r3, [r0, #-1]
 8017eac:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8017eb0:	460b      	mov	r3, r1
 8017eb2:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8017eb6:	4283      	cmp	r3, r0
 8017eb8:	f0c0 8156 	bcc.w	8018168 <_svfprintf_r+0x910>
 8017ebc:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8017ec0:	1a9b      	subs	r3, r3, r2
 8017ec2:	4281      	cmp	r1, r0
 8017ec4:	bf88      	it	hi
 8017ec6:	2300      	movhi	r3, #0
 8017ec8:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8017ecc:	441a      	add	r2, r3
 8017ece:	ab22      	add	r3, sp, #136	@ 0x88
 8017ed0:	1ad3      	subs	r3, r2, r3
 8017ed2:	9a04      	ldr	r2, [sp, #16]
 8017ed4:	9318      	str	r3, [sp, #96]	@ 0x60
 8017ed6:	2a01      	cmp	r2, #1
 8017ed8:	eb03 0802 	add.w	r8, r3, r2
 8017edc:	dc01      	bgt.n	8017ee2 <_svfprintf_r+0x68a>
 8017ede:	07ea      	lsls	r2, r5, #31
 8017ee0:	d501      	bpl.n	8017ee6 <_svfprintf_r+0x68e>
 8017ee2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017ee4:	4498      	add	r8, r3
 8017ee6:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8017eea:	2700      	movs	r7, #0
 8017eec:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8017ef0:	9311      	str	r3, [sp, #68]	@ 0x44
 8017ef2:	9708      	str	r7, [sp, #32]
 8017ef4:	463e      	mov	r6, r7
 8017ef6:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8017ef8:	2b00      	cmp	r3, #0
 8017efa:	f040 818f 	bne.w	801821c <_svfprintf_r+0x9c4>
 8017efe:	2300      	movs	r3, #0
 8017f00:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8017f02:	9310      	str	r3, [sp, #64]	@ 0x40
 8017f04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017f06:	4543      	cmp	r3, r8
 8017f08:	bfb8      	it	lt
 8017f0a:	4643      	movlt	r3, r8
 8017f0c:	9311      	str	r3, [sp, #68]	@ 0x44
 8017f0e:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8017f12:	b113      	cbz	r3, 8017f1a <_svfprintf_r+0x6c2>
 8017f14:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017f16:	3301      	adds	r3, #1
 8017f18:	9311      	str	r3, [sp, #68]	@ 0x44
 8017f1a:	f015 0302 	ands.w	r3, r5, #2
 8017f1e:	931c      	str	r3, [sp, #112]	@ 0x70
 8017f20:	bf1e      	ittt	ne
 8017f22:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 8017f24:	3302      	addne	r3, #2
 8017f26:	9311      	strne	r3, [sp, #68]	@ 0x44
 8017f28:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8017f2c:	931d      	str	r3, [sp, #116]	@ 0x74
 8017f2e:	d122      	bne.n	8017f76 <_svfprintf_r+0x71e>
 8017f30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017f32:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017f34:	1a9b      	subs	r3, r3, r2
 8017f36:	2b00      	cmp	r3, #0
 8017f38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017f3a:	dd1c      	ble.n	8017f76 <_svfprintf_r+0x71e>
 8017f3c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8017f3e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8017f42:	2810      	cmp	r0, #16
 8017f44:	489e      	ldr	r0, [pc, #632]	@ (80181c0 <_svfprintf_r+0x968>)
 8017f46:	6020      	str	r0, [r4, #0]
 8017f48:	f102 0201 	add.w	r2, r2, #1
 8017f4c:	f104 0108 	add.w	r1, r4, #8
 8017f50:	f300 8298 	bgt.w	8018484 <_svfprintf_r+0xc2c>
 8017f54:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8017f56:	6060      	str	r0, [r4, #4]
 8017f58:	4403      	add	r3, r0
 8017f5a:	2a07      	cmp	r2, #7
 8017f5c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8017f60:	f340 82a5 	ble.w	80184ae <_svfprintf_r+0xc56>
 8017f64:	9803      	ldr	r0, [sp, #12]
 8017f66:	aa26      	add	r2, sp, #152	@ 0x98
 8017f68:	4659      	mov	r1, fp
 8017f6a:	f001 f818 	bl	8018f9e <__ssprint_r>
 8017f6e:	2800      	cmp	r0, #0
 8017f70:	f040 85ed 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8017f74:	ac29      	add	r4, sp, #164	@ 0xa4
 8017f76:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8017f7a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017f7c:	b16a      	cbz	r2, 8017f9a <_svfprintf_r+0x742>
 8017f7e:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 8017f82:	6022      	str	r2, [r4, #0]
 8017f84:	2201      	movs	r2, #1
 8017f86:	4413      	add	r3, r2
 8017f88:	9328      	str	r3, [sp, #160]	@ 0xa0
 8017f8a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8017f8c:	6062      	str	r2, [r4, #4]
 8017f8e:	4413      	add	r3, r2
 8017f90:	2b07      	cmp	r3, #7
 8017f92:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017f94:	f300 828d 	bgt.w	80184b2 <_svfprintf_r+0xc5a>
 8017f98:	3408      	adds	r4, #8
 8017f9a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8017f9c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017f9e:	b162      	cbz	r2, 8017fba <_svfprintf_r+0x762>
 8017fa0:	aa1f      	add	r2, sp, #124	@ 0x7c
 8017fa2:	6022      	str	r2, [r4, #0]
 8017fa4:	2202      	movs	r2, #2
 8017fa6:	4413      	add	r3, r2
 8017fa8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8017faa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8017fac:	6062      	str	r2, [r4, #4]
 8017fae:	3301      	adds	r3, #1
 8017fb0:	2b07      	cmp	r3, #7
 8017fb2:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017fb4:	f300 8287 	bgt.w	80184c6 <_svfprintf_r+0xc6e>
 8017fb8:	3408      	adds	r4, #8
 8017fba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8017fbc:	2b80      	cmp	r3, #128	@ 0x80
 8017fbe:	d122      	bne.n	8018006 <_svfprintf_r+0x7ae>
 8017fc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017fc2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017fc4:	1a9b      	subs	r3, r3, r2
 8017fc6:	2b00      	cmp	r3, #0
 8017fc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017fca:	dd1c      	ble.n	8018006 <_svfprintf_r+0x7ae>
 8017fcc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8017fce:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8017fd2:	2810      	cmp	r0, #16
 8017fd4:	487b      	ldr	r0, [pc, #492]	@ (80181c4 <_svfprintf_r+0x96c>)
 8017fd6:	6020      	str	r0, [r4, #0]
 8017fd8:	f102 0201 	add.w	r2, r2, #1
 8017fdc:	f104 0108 	add.w	r1, r4, #8
 8017fe0:	f300 827b 	bgt.w	80184da <_svfprintf_r+0xc82>
 8017fe4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8017fe6:	6060      	str	r0, [r4, #4]
 8017fe8:	4403      	add	r3, r0
 8017fea:	2a07      	cmp	r2, #7
 8017fec:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8017ff0:	f340 8288 	ble.w	8018504 <_svfprintf_r+0xcac>
 8017ff4:	9803      	ldr	r0, [sp, #12]
 8017ff6:	aa26      	add	r2, sp, #152	@ 0x98
 8017ff8:	4659      	mov	r1, fp
 8017ffa:	f000 ffd0 	bl	8018f9e <__ssprint_r>
 8017ffe:	2800      	cmp	r0, #0
 8018000:	f040 85a5 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018004:	ac29      	add	r4, sp, #164	@ 0xa4
 8018006:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018008:	eba3 0308 	sub.w	r3, r3, r8
 801800c:	2b00      	cmp	r3, #0
 801800e:	9310      	str	r3, [sp, #64]	@ 0x40
 8018010:	dd1c      	ble.n	801804c <_svfprintf_r+0x7f4>
 8018012:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8018014:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8018018:	2810      	cmp	r0, #16
 801801a:	486a      	ldr	r0, [pc, #424]	@ (80181c4 <_svfprintf_r+0x96c>)
 801801c:	6020      	str	r0, [r4, #0]
 801801e:	f102 0201 	add.w	r2, r2, #1
 8018022:	f104 0108 	add.w	r1, r4, #8
 8018026:	f300 826f 	bgt.w	8018508 <_svfprintf_r+0xcb0>
 801802a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801802c:	6060      	str	r0, [r4, #4]
 801802e:	4403      	add	r3, r0
 8018030:	2a07      	cmp	r2, #7
 8018032:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8018036:	f340 827c 	ble.w	8018532 <_svfprintf_r+0xcda>
 801803a:	9803      	ldr	r0, [sp, #12]
 801803c:	aa26      	add	r2, sp, #152	@ 0x98
 801803e:	4659      	mov	r1, fp
 8018040:	f000 ffad 	bl	8018f9e <__ssprint_r>
 8018044:	2800      	cmp	r0, #0
 8018046:	f040 8582 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 801804a:	ac29      	add	r4, sp, #164	@ 0xa4
 801804c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801804e:	9310      	str	r3, [sp, #64]	@ 0x40
 8018050:	05ea      	lsls	r2, r5, #23
 8018052:	f100 8275 	bmi.w	8018540 <_svfprintf_r+0xce8>
 8018056:	4443      	add	r3, r8
 8018058:	9328      	str	r3, [sp, #160]	@ 0xa0
 801805a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801805c:	3301      	adds	r3, #1
 801805e:	2b07      	cmp	r3, #7
 8018060:	e9c4 9800 	strd	r9, r8, [r4]
 8018064:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018066:	f300 82b1 	bgt.w	80185cc <_svfprintf_r+0xd74>
 801806a:	3408      	adds	r4, #8
 801806c:	076a      	lsls	r2, r5, #29
 801806e:	f100 8550 	bmi.w	8018b12 <_svfprintf_r+0x12ba>
 8018072:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018076:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8018078:	428a      	cmp	r2, r1
 801807a:	bfac      	ite	ge
 801807c:	189b      	addge	r3, r3, r2
 801807e:	185b      	addlt	r3, r3, r1
 8018080:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018082:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018084:	b13b      	cbz	r3, 8018096 <_svfprintf_r+0x83e>
 8018086:	9803      	ldr	r0, [sp, #12]
 8018088:	aa26      	add	r2, sp, #152	@ 0x98
 801808a:	4659      	mov	r1, fp
 801808c:	f000 ff87 	bl	8018f9e <__ssprint_r>
 8018090:	2800      	cmp	r0, #0
 8018092:	f040 855c 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018096:	2300      	movs	r3, #0
 8018098:	9327      	str	r3, [sp, #156]	@ 0x9c
 801809a:	f1ba 0f00 	cmp.w	sl, #0
 801809e:	f040 8572 	bne.w	8018b86 <_svfprintf_r+0x132e>
 80180a2:	9e07      	ldr	r6, [sp, #28]
 80180a4:	ac29      	add	r4, sp, #164	@ 0xa4
 80180a6:	e0c6      	b.n	8018236 <_svfprintf_r+0x9de>
 80180a8:	f802 0c01 	strb.w	r0, [r2, #-1]
 80180ac:	e6ac      	b.n	8017e08 <_svfprintf_r+0x5b0>
 80180ae:	f803 0b01 	strb.w	r0, [r3], #1
 80180b2:	e676      	b.n	8017da2 <_svfprintf_r+0x54a>
 80180b4:	9b08      	ldr	r3, [sp, #32]
 80180b6:	2b46      	cmp	r3, #70	@ 0x46
 80180b8:	d005      	beq.n	80180c6 <_svfprintf_r+0x86e>
 80180ba:	2b45      	cmp	r3, #69	@ 0x45
 80180bc:	d11a      	bne.n	80180f4 <_svfprintf_r+0x89c>
 80180be:	f108 0601 	add.w	r6, r8, #1
 80180c2:	2102      	movs	r1, #2
 80180c4:	e001      	b.n	80180ca <_svfprintf_r+0x872>
 80180c6:	4646      	mov	r6, r8
 80180c8:	2103      	movs	r1, #3
 80180ca:	ab24      	add	r3, sp, #144	@ 0x90
 80180cc:	9301      	str	r3, [sp, #4]
 80180ce:	ab21      	add	r3, sp, #132	@ 0x84
 80180d0:	9300      	str	r3, [sp, #0]
 80180d2:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80180d6:	ab20      	add	r3, sp, #128	@ 0x80
 80180d8:	9803      	ldr	r0, [sp, #12]
 80180da:	4632      	mov	r2, r6
 80180dc:	f7fd fda0 	bl	8015c20 <_dtoa_r>
 80180e0:	9b08      	ldr	r3, [sp, #32]
 80180e2:	2b47      	cmp	r3, #71	@ 0x47
 80180e4:	4681      	mov	r9, r0
 80180e6:	d119      	bne.n	801811c <_svfprintf_r+0x8c4>
 80180e8:	07e8      	lsls	r0, r5, #31
 80180ea:	d405      	bmi.n	80180f8 <_svfprintf_r+0x8a0>
 80180ec:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80180ee:	eba3 0309 	sub.w	r3, r3, r9
 80180f2:	e69b      	b.n	8017e2c <_svfprintf_r+0x5d4>
 80180f4:	4646      	mov	r6, r8
 80180f6:	e7e4      	b.n	80180c2 <_svfprintf_r+0x86a>
 80180f8:	eb09 0706 	add.w	r7, r9, r6
 80180fc:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8018100:	2200      	movs	r2, #0
 8018102:	2300      	movs	r3, #0
 8018104:	f7e8 fd00 	bl	8000b08 <__aeabi_dcmpeq>
 8018108:	b100      	cbz	r0, 801810c <_svfprintf_r+0x8b4>
 801810a:	9724      	str	r7, [sp, #144]	@ 0x90
 801810c:	2230      	movs	r2, #48	@ 0x30
 801810e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8018110:	429f      	cmp	r7, r3
 8018112:	d9eb      	bls.n	80180ec <_svfprintf_r+0x894>
 8018114:	1c59      	adds	r1, r3, #1
 8018116:	9124      	str	r1, [sp, #144]	@ 0x90
 8018118:	701a      	strb	r2, [r3, #0]
 801811a:	e7f8      	b.n	801810e <_svfprintf_r+0x8b6>
 801811c:	9b08      	ldr	r3, [sp, #32]
 801811e:	2b46      	cmp	r3, #70	@ 0x46
 8018120:	eb00 0706 	add.w	r7, r0, r6
 8018124:	d1ea      	bne.n	80180fc <_svfprintf_r+0x8a4>
 8018126:	7803      	ldrb	r3, [r0, #0]
 8018128:	2b30      	cmp	r3, #48	@ 0x30
 801812a:	d109      	bne.n	8018140 <_svfprintf_r+0x8e8>
 801812c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8018130:	2200      	movs	r2, #0
 8018132:	2300      	movs	r3, #0
 8018134:	f7e8 fce8 	bl	8000b08 <__aeabi_dcmpeq>
 8018138:	b910      	cbnz	r0, 8018140 <_svfprintf_r+0x8e8>
 801813a:	f1c6 0601 	rsb	r6, r6, #1
 801813e:	9620      	str	r6, [sp, #128]	@ 0x80
 8018140:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8018142:	441f      	add	r7, r3
 8018144:	e7da      	b.n	80180fc <_svfprintf_r+0x8a4>
 8018146:	9b08      	ldr	r3, [sp, #32]
 8018148:	2b46      	cmp	r3, #70	@ 0x46
 801814a:	f47f ae7d 	bne.w	8017e48 <_svfprintf_r+0x5f0>
 801814e:	f005 0301 	and.w	r3, r5, #1
 8018152:	2e00      	cmp	r6, #0
 8018154:	ea43 0308 	orr.w	r3, r3, r8
 8018158:	dd25      	ble.n	80181a6 <_svfprintf_r+0x94e>
 801815a:	b37b      	cbz	r3, 80181bc <_svfprintf_r+0x964>
 801815c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801815e:	18f3      	adds	r3, r6, r3
 8018160:	4498      	add	r8, r3
 8018162:	2366      	movs	r3, #102	@ 0x66
 8018164:	9306      	str	r3, [sp, #24]
 8018166:	e033      	b.n	80181d0 <_svfprintf_r+0x978>
 8018168:	f813 7b01 	ldrb.w	r7, [r3], #1
 801816c:	f806 7f01 	strb.w	r7, [r6, #1]!
 8018170:	e6a1      	b.n	8017eb6 <_svfprintf_r+0x65e>
 8018172:	b941      	cbnz	r1, 8018186 <_svfprintf_r+0x92e>
 8018174:	2230      	movs	r2, #48	@ 0x30
 8018176:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 801817a:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 801817e:	3330      	adds	r3, #48	@ 0x30
 8018180:	f802 3b01 	strb.w	r3, [r2], #1
 8018184:	e6a3      	b.n	8017ece <_svfprintf_r+0x676>
 8018186:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 801818a:	e7f8      	b.n	801817e <_svfprintf_r+0x926>
 801818c:	9b04      	ldr	r3, [sp, #16]
 801818e:	429e      	cmp	r6, r3
 8018190:	da0d      	bge.n	80181ae <_svfprintf_r+0x956>
 8018192:	9b04      	ldr	r3, [sp, #16]
 8018194:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018196:	2e00      	cmp	r6, #0
 8018198:	eb03 0802 	add.w	r8, r3, r2
 801819c:	dc0c      	bgt.n	80181b8 <_svfprintf_r+0x960>
 801819e:	f1c6 0301 	rsb	r3, r6, #1
 80181a2:	4498      	add	r8, r3
 80181a4:	e008      	b.n	80181b8 <_svfprintf_r+0x960>
 80181a6:	b17b      	cbz	r3, 80181c8 <_svfprintf_r+0x970>
 80181a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80181aa:	3301      	adds	r3, #1
 80181ac:	e7d8      	b.n	8018160 <_svfprintf_r+0x908>
 80181ae:	07eb      	lsls	r3, r5, #31
 80181b0:	d521      	bpl.n	80181f6 <_svfprintf_r+0x99e>
 80181b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80181b4:	eb06 0803 	add.w	r8, r6, r3
 80181b8:	2367      	movs	r3, #103	@ 0x67
 80181ba:	e7d3      	b.n	8018164 <_svfprintf_r+0x90c>
 80181bc:	46b0      	mov	r8, r6
 80181be:	e7d0      	b.n	8018162 <_svfprintf_r+0x90a>
 80181c0:	0801f0c1 	.word	0x0801f0c1
 80181c4:	0801f0b1 	.word	0x0801f0b1
 80181c8:	2366      	movs	r3, #102	@ 0x66
 80181ca:	9306      	str	r3, [sp, #24]
 80181cc:	f04f 0801 	mov.w	r8, #1
 80181d0:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 80181d4:	9308      	str	r3, [sp, #32]
 80181d6:	d01f      	beq.n	8018218 <_svfprintf_r+0x9c0>
 80181d8:	2700      	movs	r7, #0
 80181da:	2e00      	cmp	r6, #0
 80181dc:	9708      	str	r7, [sp, #32]
 80181de:	f77f ae8a 	ble.w	8017ef6 <_svfprintf_r+0x69e>
 80181e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80181e4:	781b      	ldrb	r3, [r3, #0]
 80181e6:	2bff      	cmp	r3, #255	@ 0xff
 80181e8:	d107      	bne.n	80181fa <_svfprintf_r+0x9a2>
 80181ea:	9b08      	ldr	r3, [sp, #32]
 80181ec:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80181ee:	443b      	add	r3, r7
 80181f0:	fb02 8803 	mla	r8, r2, r3, r8
 80181f4:	e67f      	b.n	8017ef6 <_svfprintf_r+0x69e>
 80181f6:	46b0      	mov	r8, r6
 80181f8:	e7de      	b.n	80181b8 <_svfprintf_r+0x960>
 80181fa:	42b3      	cmp	r3, r6
 80181fc:	daf5      	bge.n	80181ea <_svfprintf_r+0x992>
 80181fe:	1af6      	subs	r6, r6, r3
 8018200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018202:	785b      	ldrb	r3, [r3, #1]
 8018204:	b133      	cbz	r3, 8018214 <_svfprintf_r+0x9bc>
 8018206:	9b08      	ldr	r3, [sp, #32]
 8018208:	3301      	adds	r3, #1
 801820a:	9308      	str	r3, [sp, #32]
 801820c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801820e:	3301      	adds	r3, #1
 8018210:	9309      	str	r3, [sp, #36]	@ 0x24
 8018212:	e7e6      	b.n	80181e2 <_svfprintf_r+0x98a>
 8018214:	3701      	adds	r7, #1
 8018216:	e7e4      	b.n	80181e2 <_svfprintf_r+0x98a>
 8018218:	9f08      	ldr	r7, [sp, #32]
 801821a:	e66c      	b.n	8017ef6 <_svfprintf_r+0x69e>
 801821c:	232d      	movs	r3, #45	@ 0x2d
 801821e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8018222:	e66c      	b.n	8017efe <_svfprintf_r+0x6a6>
 8018224:	06af      	lsls	r7, r5, #26
 8018226:	d50a      	bpl.n	801823e <_svfprintf_r+0x9e6>
 8018228:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801822a:	6833      	ldr	r3, [r6, #0]
 801822c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801822e:	17d2      	asrs	r2, r2, #31
 8018230:	e9c3 1200 	strd	r1, r2, [r3]
 8018234:	3604      	adds	r6, #4
 8018236:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 801823a:	f7ff bb46 	b.w	80178ca <_svfprintf_r+0x72>
 801823e:	06e8      	lsls	r0, r5, #27
 8018240:	d503      	bpl.n	801824a <_svfprintf_r+0x9f2>
 8018242:	6833      	ldr	r3, [r6, #0]
 8018244:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018246:	601a      	str	r2, [r3, #0]
 8018248:	e7f4      	b.n	8018234 <_svfprintf_r+0x9dc>
 801824a:	0669      	lsls	r1, r5, #25
 801824c:	d503      	bpl.n	8018256 <_svfprintf_r+0x9fe>
 801824e:	6833      	ldr	r3, [r6, #0]
 8018250:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018252:	801a      	strh	r2, [r3, #0]
 8018254:	e7ee      	b.n	8018234 <_svfprintf_r+0x9dc>
 8018256:	05aa      	lsls	r2, r5, #22
 8018258:	d5f3      	bpl.n	8018242 <_svfprintf_r+0x9ea>
 801825a:	6833      	ldr	r3, [r6, #0]
 801825c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801825e:	701a      	strb	r2, [r3, #0]
 8018260:	e7e8      	b.n	8018234 <_svfprintf_r+0x9dc>
 8018262:	f045 0510 	orr.w	r5, r5, #16
 8018266:	f015 0320 	ands.w	r3, r5, #32
 801826a:	d020      	beq.n	80182ae <_svfprintf_r+0xa56>
 801826c:	3607      	adds	r6, #7
 801826e:	f026 0307 	bic.w	r3, r6, #7
 8018272:	461a      	mov	r2, r3
 8018274:	685f      	ldr	r7, [r3, #4]
 8018276:	f852 6b08 	ldr.w	r6, [r2], #8
 801827a:	9207      	str	r2, [sp, #28]
 801827c:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8018280:	2300      	movs	r3, #0
 8018282:	2200      	movs	r2, #0
 8018284:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8018288:	f1b8 3fff 	cmp.w	r8, #4294967295
 801828c:	f000 848c 	beq.w	8018ba8 <_svfprintf_r+0x1350>
 8018290:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8018294:	9208      	str	r2, [sp, #32]
 8018296:	ea56 0207 	orrs.w	r2, r6, r7
 801829a:	f040 848a 	bne.w	8018bb2 <_svfprintf_r+0x135a>
 801829e:	f1b8 0f00 	cmp.w	r8, #0
 80182a2:	f000 80db 	beq.w	801845c <_svfprintf_r+0xc04>
 80182a6:	2b01      	cmp	r3, #1
 80182a8:	f040 8486 	bne.w	8018bb8 <_svfprintf_r+0x1360>
 80182ac:	e083      	b.n	80183b6 <_svfprintf_r+0xb5e>
 80182ae:	4632      	mov	r2, r6
 80182b0:	f015 0710 	ands.w	r7, r5, #16
 80182b4:	f852 6b04 	ldr.w	r6, [r2], #4
 80182b8:	9207      	str	r2, [sp, #28]
 80182ba:	d001      	beq.n	80182c0 <_svfprintf_r+0xa68>
 80182bc:	461f      	mov	r7, r3
 80182be:	e7dd      	b.n	801827c <_svfprintf_r+0xa24>
 80182c0:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80182c4:	d001      	beq.n	80182ca <_svfprintf_r+0xa72>
 80182c6:	b2b6      	uxth	r6, r6
 80182c8:	e7d8      	b.n	801827c <_svfprintf_r+0xa24>
 80182ca:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80182ce:	d0d5      	beq.n	801827c <_svfprintf_r+0xa24>
 80182d0:	b2f6      	uxtb	r6, r6
 80182d2:	e7f3      	b.n	80182bc <_svfprintf_r+0xa64>
 80182d4:	4633      	mov	r3, r6
 80182d6:	2278      	movs	r2, #120	@ 0x78
 80182d8:	f853 6b04 	ldr.w	r6, [r3], #4
 80182dc:	9307      	str	r3, [sp, #28]
 80182de:	f647 0330 	movw	r3, #30768	@ 0x7830
 80182e2:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 80182e6:	4b94      	ldr	r3, [pc, #592]	@ (8018538 <_svfprintf_r+0xce0>)
 80182e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80182ea:	2700      	movs	r7, #0
 80182ec:	f045 0502 	orr.w	r5, r5, #2
 80182f0:	2302      	movs	r3, #2
 80182f2:	9206      	str	r2, [sp, #24]
 80182f4:	e7c5      	b.n	8018282 <_svfprintf_r+0xa2a>
 80182f6:	4633      	mov	r3, r6
 80182f8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80182fc:	f853 9b04 	ldr.w	r9, [r3], #4
 8018300:	9307      	str	r3, [sp, #28]
 8018302:	f04f 0600 	mov.w	r6, #0
 8018306:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 801830a:	d00f      	beq.n	801832c <_svfprintf_r+0xad4>
 801830c:	4642      	mov	r2, r8
 801830e:	4631      	mov	r1, r6
 8018310:	4648      	mov	r0, r9
 8018312:	f7e7 ff7d 	bl	8000210 <memchr>
 8018316:	4682      	mov	sl, r0
 8018318:	2800      	cmp	r0, #0
 801831a:	f43f ac81 	beq.w	8017c20 <_svfprintf_r+0x3c8>
 801831e:	eba0 0809 	sub.w	r8, r0, r9
 8018322:	46b2      	mov	sl, r6
 8018324:	9610      	str	r6, [sp, #64]	@ 0x40
 8018326:	4637      	mov	r7, r6
 8018328:	9608      	str	r6, [sp, #32]
 801832a:	e5eb      	b.n	8017f04 <_svfprintf_r+0x6ac>
 801832c:	4648      	mov	r0, r9
 801832e:	f7e7 ffbf 	bl	80002b0 <strlen>
 8018332:	46b2      	mov	sl, r6
 8018334:	4680      	mov	r8, r0
 8018336:	e473      	b.n	8017c20 <_svfprintf_r+0x3c8>
 8018338:	f045 0510 	orr.w	r5, r5, #16
 801833c:	f015 0320 	ands.w	r3, r5, #32
 8018340:	d009      	beq.n	8018356 <_svfprintf_r+0xafe>
 8018342:	3607      	adds	r6, #7
 8018344:	f026 0307 	bic.w	r3, r6, #7
 8018348:	461a      	mov	r2, r3
 801834a:	685f      	ldr	r7, [r3, #4]
 801834c:	f852 6b08 	ldr.w	r6, [r2], #8
 8018350:	9207      	str	r2, [sp, #28]
 8018352:	2301      	movs	r3, #1
 8018354:	e795      	b.n	8018282 <_svfprintf_r+0xa2a>
 8018356:	4632      	mov	r2, r6
 8018358:	f015 0710 	ands.w	r7, r5, #16
 801835c:	f852 6b04 	ldr.w	r6, [r2], #4
 8018360:	9207      	str	r2, [sp, #28]
 8018362:	d001      	beq.n	8018368 <_svfprintf_r+0xb10>
 8018364:	461f      	mov	r7, r3
 8018366:	e7f4      	b.n	8018352 <_svfprintf_r+0xafa>
 8018368:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 801836c:	d001      	beq.n	8018372 <_svfprintf_r+0xb1a>
 801836e:	b2b6      	uxth	r6, r6
 8018370:	e7ef      	b.n	8018352 <_svfprintf_r+0xafa>
 8018372:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8018376:	d0ec      	beq.n	8018352 <_svfprintf_r+0xafa>
 8018378:	b2f6      	uxtb	r6, r6
 801837a:	e7f3      	b.n	8018364 <_svfprintf_r+0xb0c>
 801837c:	4b6f      	ldr	r3, [pc, #444]	@ (801853c <_svfprintf_r+0xce4>)
 801837e:	f7ff bb39 	b.w	80179f4 <_svfprintf_r+0x19c>
 8018382:	4632      	mov	r2, r6
 8018384:	f015 0710 	ands.w	r7, r5, #16
 8018388:	f852 6b04 	ldr.w	r6, [r2], #4
 801838c:	9207      	str	r2, [sp, #28]
 801838e:	d002      	beq.n	8018396 <_svfprintf_r+0xb3e>
 8018390:	461f      	mov	r7, r3
 8018392:	f7ff bb3c 	b.w	8017a0e <_svfprintf_r+0x1b6>
 8018396:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 801839a:	d002      	beq.n	80183a2 <_svfprintf_r+0xb4a>
 801839c:	b2b6      	uxth	r6, r6
 801839e:	f7ff bb36 	b.w	8017a0e <_svfprintf_r+0x1b6>
 80183a2:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80183a6:	f43f ab32 	beq.w	8017a0e <_svfprintf_r+0x1b6>
 80183aa:	b2f6      	uxtb	r6, r6
 80183ac:	e7f0      	b.n	8018390 <_svfprintf_r+0xb38>
 80183ae:	2e0a      	cmp	r6, #10
 80183b0:	f177 0300 	sbcs.w	r3, r7, #0
 80183b4:	d207      	bcs.n	80183c6 <_svfprintf_r+0xb6e>
 80183b6:	3630      	adds	r6, #48	@ 0x30
 80183b8:	b2f6      	uxtb	r6, r6
 80183ba:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 80183be:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 80183c2:	f000 bc15 	b.w	8018bf0 <_svfprintf_r+0x1398>
 80183c6:	2300      	movs	r3, #0
 80183c8:	9304      	str	r3, [sp, #16]
 80183ca:	9b08      	ldr	r3, [sp, #32]
 80183cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80183d0:	ad52      	add	r5, sp, #328	@ 0x148
 80183d2:	9310      	str	r3, [sp, #64]	@ 0x40
 80183d4:	220a      	movs	r2, #10
 80183d6:	2300      	movs	r3, #0
 80183d8:	4630      	mov	r0, r6
 80183da:	4639      	mov	r1, r7
 80183dc:	f7e8 fc04 	bl	8000be8 <__aeabi_uldivmod>
 80183e0:	9b04      	ldr	r3, [sp, #16]
 80183e2:	9011      	str	r0, [sp, #68]	@ 0x44
 80183e4:	3301      	adds	r3, #1
 80183e6:	9304      	str	r3, [sp, #16]
 80183e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80183ea:	3230      	adds	r2, #48	@ 0x30
 80183ec:	468a      	mov	sl, r1
 80183ee:	f105 39ff 	add.w	r9, r5, #4294967295
 80183f2:	f805 2c01 	strb.w	r2, [r5, #-1]
 80183f6:	b1d3      	cbz	r3, 801842e <_svfprintf_r+0xbd6>
 80183f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80183fa:	9a04      	ldr	r2, [sp, #16]
 80183fc:	781b      	ldrb	r3, [r3, #0]
 80183fe:	429a      	cmp	r2, r3
 8018400:	d115      	bne.n	801842e <_svfprintf_r+0xbd6>
 8018402:	2aff      	cmp	r2, #255	@ 0xff
 8018404:	d013      	beq.n	801842e <_svfprintf_r+0xbd6>
 8018406:	2e0a      	cmp	r6, #10
 8018408:	f177 0300 	sbcs.w	r3, r7, #0
 801840c:	d30f      	bcc.n	801842e <_svfprintf_r+0xbd6>
 801840e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018410:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8018412:	eba9 0903 	sub.w	r9, r9, r3
 8018416:	461a      	mov	r2, r3
 8018418:	4648      	mov	r0, r9
 801841a:	f7fd fa89 	bl	8015930 <strncpy>
 801841e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018420:	785b      	ldrb	r3, [r3, #1]
 8018422:	b11b      	cbz	r3, 801842c <_svfprintf_r+0xbd4>
 8018424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018426:	3301      	adds	r3, #1
 8018428:	9309      	str	r3, [sp, #36]	@ 0x24
 801842a:	2300      	movs	r3, #0
 801842c:	9304      	str	r3, [sp, #16]
 801842e:	2e0a      	cmp	r6, #10
 8018430:	f177 0700 	sbcs.w	r7, r7, #0
 8018434:	f0c0 83dc 	bcc.w	8018bf0 <_svfprintf_r+0x1398>
 8018438:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801843a:	4657      	mov	r7, sl
 801843c:	464d      	mov	r5, r9
 801843e:	e7c9      	b.n	80183d4 <_svfprintf_r+0xb7c>
 8018440:	f006 030f 	and.w	r3, r6, #15
 8018444:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018446:	0936      	lsrs	r6, r6, #4
 8018448:	5cd3      	ldrb	r3, [r2, r3]
 801844a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 801844e:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8018452:	093f      	lsrs	r7, r7, #4
 8018454:	ea56 0307 	orrs.w	r3, r6, r7
 8018458:	d1f2      	bne.n	8018440 <_svfprintf_r+0xbe8>
 801845a:	e3c9      	b.n	8018bf0 <_svfprintf_r+0x1398>
 801845c:	b91b      	cbnz	r3, 8018466 <_svfprintf_r+0xc0e>
 801845e:	07e9      	lsls	r1, r5, #31
 8018460:	d501      	bpl.n	8018466 <_svfprintf_r+0xc0e>
 8018462:	2630      	movs	r6, #48	@ 0x30
 8018464:	e7a9      	b.n	80183ba <_svfprintf_r+0xb62>
 8018466:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 801846a:	e3c1      	b.n	8018bf0 <_svfprintf_r+0x1398>
 801846c:	9b06      	ldr	r3, [sp, #24]
 801846e:	2b00      	cmp	r3, #0
 8018470:	f000 838f 	beq.w	8018b92 <_svfprintf_r+0x133a>
 8018474:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8018478:	2300      	movs	r3, #0
 801847a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801847e:	9607      	str	r6, [sp, #28]
 8018480:	f7ff bb63 	b.w	8017b4a <_svfprintf_r+0x2f2>
 8018484:	2010      	movs	r0, #16
 8018486:	4403      	add	r3, r0
 8018488:	2a07      	cmp	r2, #7
 801848a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801848e:	6060      	str	r0, [r4, #4]
 8018490:	dd08      	ble.n	80184a4 <_svfprintf_r+0xc4c>
 8018492:	9803      	ldr	r0, [sp, #12]
 8018494:	aa26      	add	r2, sp, #152	@ 0x98
 8018496:	4659      	mov	r1, fp
 8018498:	f000 fd81 	bl	8018f9e <__ssprint_r>
 801849c:	2800      	cmp	r0, #0
 801849e:	f040 8356 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80184a2:	a929      	add	r1, sp, #164	@ 0xa4
 80184a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80184a6:	3b10      	subs	r3, #16
 80184a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80184aa:	460c      	mov	r4, r1
 80184ac:	e546      	b.n	8017f3c <_svfprintf_r+0x6e4>
 80184ae:	460c      	mov	r4, r1
 80184b0:	e561      	b.n	8017f76 <_svfprintf_r+0x71e>
 80184b2:	9803      	ldr	r0, [sp, #12]
 80184b4:	aa26      	add	r2, sp, #152	@ 0x98
 80184b6:	4659      	mov	r1, fp
 80184b8:	f000 fd71 	bl	8018f9e <__ssprint_r>
 80184bc:	2800      	cmp	r0, #0
 80184be:	f040 8346 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80184c2:	ac29      	add	r4, sp, #164	@ 0xa4
 80184c4:	e569      	b.n	8017f9a <_svfprintf_r+0x742>
 80184c6:	9803      	ldr	r0, [sp, #12]
 80184c8:	aa26      	add	r2, sp, #152	@ 0x98
 80184ca:	4659      	mov	r1, fp
 80184cc:	f000 fd67 	bl	8018f9e <__ssprint_r>
 80184d0:	2800      	cmp	r0, #0
 80184d2:	f040 833c 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80184d6:	ac29      	add	r4, sp, #164	@ 0xa4
 80184d8:	e56f      	b.n	8017fba <_svfprintf_r+0x762>
 80184da:	2010      	movs	r0, #16
 80184dc:	4403      	add	r3, r0
 80184de:	2a07      	cmp	r2, #7
 80184e0:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80184e4:	6060      	str	r0, [r4, #4]
 80184e6:	dd08      	ble.n	80184fa <_svfprintf_r+0xca2>
 80184e8:	9803      	ldr	r0, [sp, #12]
 80184ea:	aa26      	add	r2, sp, #152	@ 0x98
 80184ec:	4659      	mov	r1, fp
 80184ee:	f000 fd56 	bl	8018f9e <__ssprint_r>
 80184f2:	2800      	cmp	r0, #0
 80184f4:	f040 832b 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80184f8:	a929      	add	r1, sp, #164	@ 0xa4
 80184fa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80184fc:	3b10      	subs	r3, #16
 80184fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018500:	460c      	mov	r4, r1
 8018502:	e563      	b.n	8017fcc <_svfprintf_r+0x774>
 8018504:	460c      	mov	r4, r1
 8018506:	e57e      	b.n	8018006 <_svfprintf_r+0x7ae>
 8018508:	2010      	movs	r0, #16
 801850a:	4403      	add	r3, r0
 801850c:	2a07      	cmp	r2, #7
 801850e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8018512:	6060      	str	r0, [r4, #4]
 8018514:	dd08      	ble.n	8018528 <_svfprintf_r+0xcd0>
 8018516:	9803      	ldr	r0, [sp, #12]
 8018518:	aa26      	add	r2, sp, #152	@ 0x98
 801851a:	4659      	mov	r1, fp
 801851c:	f000 fd3f 	bl	8018f9e <__ssprint_r>
 8018520:	2800      	cmp	r0, #0
 8018522:	f040 8314 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018526:	a929      	add	r1, sp, #164	@ 0xa4
 8018528:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801852a:	3b10      	subs	r3, #16
 801852c:	9310      	str	r3, [sp, #64]	@ 0x40
 801852e:	460c      	mov	r4, r1
 8018530:	e56f      	b.n	8018012 <_svfprintf_r+0x7ba>
 8018532:	460c      	mov	r4, r1
 8018534:	e58a      	b.n	801804c <_svfprintf_r+0x7f4>
 8018536:	bf00      	nop
 8018538:	0801ed70 	.word	0x0801ed70
 801853c:	0801ed81 	.word	0x0801ed81
 8018540:	9b06      	ldr	r3, [sp, #24]
 8018542:	2b65      	cmp	r3, #101	@ 0x65
 8018544:	f340 8246 	ble.w	80189d4 <_svfprintf_r+0x117c>
 8018548:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801854c:	2200      	movs	r2, #0
 801854e:	2300      	movs	r3, #0
 8018550:	f7e8 fada 	bl	8000b08 <__aeabi_dcmpeq>
 8018554:	2800      	cmp	r0, #0
 8018556:	d06a      	beq.n	801862e <_svfprintf_r+0xdd6>
 8018558:	4b73      	ldr	r3, [pc, #460]	@ (8018728 <_svfprintf_r+0xed0>)
 801855a:	6023      	str	r3, [r4, #0]
 801855c:	2301      	movs	r3, #1
 801855e:	6063      	str	r3, [r4, #4]
 8018560:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018562:	3301      	adds	r3, #1
 8018564:	9328      	str	r3, [sp, #160]	@ 0xa0
 8018566:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018568:	3301      	adds	r3, #1
 801856a:	2b07      	cmp	r3, #7
 801856c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801856e:	dc37      	bgt.n	80185e0 <_svfprintf_r+0xd88>
 8018570:	3408      	adds	r4, #8
 8018572:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8018574:	9a04      	ldr	r2, [sp, #16]
 8018576:	4293      	cmp	r3, r2
 8018578:	db02      	blt.n	8018580 <_svfprintf_r+0xd28>
 801857a:	07ef      	lsls	r7, r5, #31
 801857c:	f57f ad76 	bpl.w	801806c <_svfprintf_r+0x814>
 8018580:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8018582:	6023      	str	r3, [r4, #0]
 8018584:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018586:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018588:	6063      	str	r3, [r4, #4]
 801858a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801858c:	4413      	add	r3, r2
 801858e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8018590:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018592:	3301      	adds	r3, #1
 8018594:	2b07      	cmp	r3, #7
 8018596:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018598:	dc2c      	bgt.n	80185f4 <_svfprintf_r+0xd9c>
 801859a:	3408      	adds	r4, #8
 801859c:	9b04      	ldr	r3, [sp, #16]
 801859e:	1e5e      	subs	r6, r3, #1
 80185a0:	2e00      	cmp	r6, #0
 80185a2:	f77f ad63 	ble.w	801806c <_svfprintf_r+0x814>
 80185a6:	4f61      	ldr	r7, [pc, #388]	@ (801872c <_svfprintf_r+0xed4>)
 80185a8:	f04f 0810 	mov.w	r8, #16
 80185ac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80185b0:	2e10      	cmp	r6, #16
 80185b2:	f103 0301 	add.w	r3, r3, #1
 80185b6:	f104 0108 	add.w	r1, r4, #8
 80185ba:	6027      	str	r7, [r4, #0]
 80185bc:	dc24      	bgt.n	8018608 <_svfprintf_r+0xdb0>
 80185be:	6066      	str	r6, [r4, #4]
 80185c0:	2b07      	cmp	r3, #7
 80185c2:	4416      	add	r6, r2
 80185c4:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 80185c8:	f340 82a0 	ble.w	8018b0c <_svfprintf_r+0x12b4>
 80185cc:	9803      	ldr	r0, [sp, #12]
 80185ce:	aa26      	add	r2, sp, #152	@ 0x98
 80185d0:	4659      	mov	r1, fp
 80185d2:	f000 fce4 	bl	8018f9e <__ssprint_r>
 80185d6:	2800      	cmp	r0, #0
 80185d8:	f040 82b9 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80185dc:	ac29      	add	r4, sp, #164	@ 0xa4
 80185de:	e545      	b.n	801806c <_svfprintf_r+0x814>
 80185e0:	9803      	ldr	r0, [sp, #12]
 80185e2:	aa26      	add	r2, sp, #152	@ 0x98
 80185e4:	4659      	mov	r1, fp
 80185e6:	f000 fcda 	bl	8018f9e <__ssprint_r>
 80185ea:	2800      	cmp	r0, #0
 80185ec:	f040 82af 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80185f0:	ac29      	add	r4, sp, #164	@ 0xa4
 80185f2:	e7be      	b.n	8018572 <_svfprintf_r+0xd1a>
 80185f4:	9803      	ldr	r0, [sp, #12]
 80185f6:	aa26      	add	r2, sp, #152	@ 0x98
 80185f8:	4659      	mov	r1, fp
 80185fa:	f000 fcd0 	bl	8018f9e <__ssprint_r>
 80185fe:	2800      	cmp	r0, #0
 8018600:	f040 82a5 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018604:	ac29      	add	r4, sp, #164	@ 0xa4
 8018606:	e7c9      	b.n	801859c <_svfprintf_r+0xd44>
 8018608:	3210      	adds	r2, #16
 801860a:	2b07      	cmp	r3, #7
 801860c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8018610:	f8c4 8004 	str.w	r8, [r4, #4]
 8018614:	dd08      	ble.n	8018628 <_svfprintf_r+0xdd0>
 8018616:	9803      	ldr	r0, [sp, #12]
 8018618:	aa26      	add	r2, sp, #152	@ 0x98
 801861a:	4659      	mov	r1, fp
 801861c:	f000 fcbf 	bl	8018f9e <__ssprint_r>
 8018620:	2800      	cmp	r0, #0
 8018622:	f040 8294 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018626:	a929      	add	r1, sp, #164	@ 0xa4
 8018628:	3e10      	subs	r6, #16
 801862a:	460c      	mov	r4, r1
 801862c:	e7be      	b.n	80185ac <_svfprintf_r+0xd54>
 801862e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8018630:	2b00      	cmp	r3, #0
 8018632:	dc7d      	bgt.n	8018730 <_svfprintf_r+0xed8>
 8018634:	4b3c      	ldr	r3, [pc, #240]	@ (8018728 <_svfprintf_r+0xed0>)
 8018636:	6023      	str	r3, [r4, #0]
 8018638:	2301      	movs	r3, #1
 801863a:	6063      	str	r3, [r4, #4]
 801863c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801863e:	3301      	adds	r3, #1
 8018640:	9328      	str	r3, [sp, #160]	@ 0xa0
 8018642:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018644:	3301      	adds	r3, #1
 8018646:	2b07      	cmp	r3, #7
 8018648:	9327      	str	r3, [sp, #156]	@ 0x9c
 801864a:	dc46      	bgt.n	80186da <_svfprintf_r+0xe82>
 801864c:	3408      	adds	r4, #8
 801864e:	9904      	ldr	r1, [sp, #16]
 8018650:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8018652:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8018654:	430b      	orrs	r3, r1
 8018656:	f005 0101 	and.w	r1, r5, #1
 801865a:	430b      	orrs	r3, r1
 801865c:	f43f ad06 	beq.w	801806c <_svfprintf_r+0x814>
 8018660:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8018662:	6023      	str	r3, [r4, #0]
 8018664:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018666:	6063      	str	r3, [r4, #4]
 8018668:	441a      	add	r2, r3
 801866a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801866c:	9228      	str	r2, [sp, #160]	@ 0xa0
 801866e:	3301      	adds	r3, #1
 8018670:	2b07      	cmp	r3, #7
 8018672:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018674:	dc3b      	bgt.n	80186ee <_svfprintf_r+0xe96>
 8018676:	f104 0308 	add.w	r3, r4, #8
 801867a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801867c:	2e00      	cmp	r6, #0
 801867e:	da1b      	bge.n	80186b8 <_svfprintf_r+0xe60>
 8018680:	4f2a      	ldr	r7, [pc, #168]	@ (801872c <_svfprintf_r+0xed4>)
 8018682:	4276      	negs	r6, r6
 8018684:	461a      	mov	r2, r3
 8018686:	2410      	movs	r4, #16
 8018688:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 801868c:	2e10      	cmp	r6, #16
 801868e:	f101 0101 	add.w	r1, r1, #1
 8018692:	f103 0308 	add.w	r3, r3, #8
 8018696:	6017      	str	r7, [r2, #0]
 8018698:	dc33      	bgt.n	8018702 <_svfprintf_r+0xeaa>
 801869a:	6056      	str	r6, [r2, #4]
 801869c:	2907      	cmp	r1, #7
 801869e:	4406      	add	r6, r0
 80186a0:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 80186a4:	dd08      	ble.n	80186b8 <_svfprintf_r+0xe60>
 80186a6:	9803      	ldr	r0, [sp, #12]
 80186a8:	aa26      	add	r2, sp, #152	@ 0x98
 80186aa:	4659      	mov	r1, fp
 80186ac:	f000 fc77 	bl	8018f9e <__ssprint_r>
 80186b0:	2800      	cmp	r0, #0
 80186b2:	f040 824c 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80186b6:	ab29      	add	r3, sp, #164	@ 0xa4
 80186b8:	9a04      	ldr	r2, [sp, #16]
 80186ba:	9904      	ldr	r1, [sp, #16]
 80186bc:	605a      	str	r2, [r3, #4]
 80186be:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80186c0:	f8c3 9000 	str.w	r9, [r3]
 80186c4:	440a      	add	r2, r1
 80186c6:	9228      	str	r2, [sp, #160]	@ 0xa0
 80186c8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80186ca:	3201      	adds	r2, #1
 80186cc:	2a07      	cmp	r2, #7
 80186ce:	9227      	str	r2, [sp, #156]	@ 0x9c
 80186d0:	f73f af7c 	bgt.w	80185cc <_svfprintf_r+0xd74>
 80186d4:	f103 0408 	add.w	r4, r3, #8
 80186d8:	e4c8      	b.n	801806c <_svfprintf_r+0x814>
 80186da:	9803      	ldr	r0, [sp, #12]
 80186dc:	aa26      	add	r2, sp, #152	@ 0x98
 80186de:	4659      	mov	r1, fp
 80186e0:	f000 fc5d 	bl	8018f9e <__ssprint_r>
 80186e4:	2800      	cmp	r0, #0
 80186e6:	f040 8232 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80186ea:	ac29      	add	r4, sp, #164	@ 0xa4
 80186ec:	e7af      	b.n	801864e <_svfprintf_r+0xdf6>
 80186ee:	9803      	ldr	r0, [sp, #12]
 80186f0:	aa26      	add	r2, sp, #152	@ 0x98
 80186f2:	4659      	mov	r1, fp
 80186f4:	f000 fc53 	bl	8018f9e <__ssprint_r>
 80186f8:	2800      	cmp	r0, #0
 80186fa:	f040 8228 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80186fe:	ab29      	add	r3, sp, #164	@ 0xa4
 8018700:	e7bb      	b.n	801867a <_svfprintf_r+0xe22>
 8018702:	3010      	adds	r0, #16
 8018704:	2907      	cmp	r1, #7
 8018706:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 801870a:	6054      	str	r4, [r2, #4]
 801870c:	dd08      	ble.n	8018720 <_svfprintf_r+0xec8>
 801870e:	9803      	ldr	r0, [sp, #12]
 8018710:	aa26      	add	r2, sp, #152	@ 0x98
 8018712:	4659      	mov	r1, fp
 8018714:	f000 fc43 	bl	8018f9e <__ssprint_r>
 8018718:	2800      	cmp	r0, #0
 801871a:	f040 8218 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 801871e:	ab29      	add	r3, sp, #164	@ 0xa4
 8018720:	3e10      	subs	r6, #16
 8018722:	461a      	mov	r2, r3
 8018724:	e7b0      	b.n	8018688 <_svfprintf_r+0xe30>
 8018726:	bf00      	nop
 8018728:	0801ed92 	.word	0x0801ed92
 801872c:	0801f0b1 	.word	0x0801f0b1
 8018730:	9b04      	ldr	r3, [sp, #16]
 8018732:	444b      	add	r3, r9
 8018734:	9306      	str	r3, [sp, #24]
 8018736:	9b04      	ldr	r3, [sp, #16]
 8018738:	42b3      	cmp	r3, r6
 801873a:	bfa8      	it	ge
 801873c:	4633      	movge	r3, r6
 801873e:	2b00      	cmp	r3, #0
 8018740:	4698      	mov	r8, r3
 8018742:	dd0b      	ble.n	801875c <_svfprintf_r+0xf04>
 8018744:	e9c4 9300 	strd	r9, r3, [r4]
 8018748:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801874a:	4443      	add	r3, r8
 801874c:	9328      	str	r3, [sp, #160]	@ 0xa0
 801874e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018750:	3301      	adds	r3, #1
 8018752:	2b07      	cmp	r3, #7
 8018754:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018756:	f300 8089 	bgt.w	801886c <_svfprintf_r+0x1014>
 801875a:	3408      	adds	r4, #8
 801875c:	4643      	mov	r3, r8
 801875e:	2b00      	cmp	r3, #0
 8018760:	bfac      	ite	ge
 8018762:	eba6 0808 	subge.w	r8, r6, r8
 8018766:	46b0      	movlt	r8, r6
 8018768:	f1b8 0f00 	cmp.w	r8, #0
 801876c:	dd1b      	ble.n	80187a6 <_svfprintf_r+0xf4e>
 801876e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8018772:	4897      	ldr	r0, [pc, #604]	@ (80189d0 <_svfprintf_r+0x1178>)
 8018774:	6020      	str	r0, [r4, #0]
 8018776:	f1b8 0f10 	cmp.w	r8, #16
 801877a:	f102 0201 	add.w	r2, r2, #1
 801877e:	f104 0108 	add.w	r1, r4, #8
 8018782:	dc7d      	bgt.n	8018880 <_svfprintf_r+0x1028>
 8018784:	4443      	add	r3, r8
 8018786:	2a07      	cmp	r2, #7
 8018788:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801878c:	f8c4 8004 	str.w	r8, [r4, #4]
 8018790:	f340 808a 	ble.w	80188a8 <_svfprintf_r+0x1050>
 8018794:	9803      	ldr	r0, [sp, #12]
 8018796:	aa26      	add	r2, sp, #152	@ 0x98
 8018798:	4659      	mov	r1, fp
 801879a:	f000 fc00 	bl	8018f9e <__ssprint_r>
 801879e:	2800      	cmp	r0, #0
 80187a0:	f040 81d5 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80187a4:	ac29      	add	r4, sp, #164	@ 0xa4
 80187a6:	eb09 0806 	add.w	r8, r9, r6
 80187aa:	056e      	lsls	r6, r5, #21
 80187ac:	d508      	bpl.n	80187c0 <_svfprintf_r+0xf68>
 80187ae:	9b08      	ldr	r3, [sp, #32]
 80187b0:	2b00      	cmp	r3, #0
 80187b2:	d17b      	bne.n	80188ac <_svfprintf_r+0x1054>
 80187b4:	2f00      	cmp	r7, #0
 80187b6:	d17b      	bne.n	80188b0 <_svfprintf_r+0x1058>
 80187b8:	9b06      	ldr	r3, [sp, #24]
 80187ba:	4598      	cmp	r8, r3
 80187bc:	bf28      	it	cs
 80187be:	4698      	movcs	r8, r3
 80187c0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80187c2:	9a04      	ldr	r2, [sp, #16]
 80187c4:	4293      	cmp	r3, r2
 80187c6:	db01      	blt.n	80187cc <_svfprintf_r+0xf74>
 80187c8:	07e8      	lsls	r0, r5, #31
 80187ca:	d50e      	bpl.n	80187ea <_svfprintf_r+0xf92>
 80187cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80187ce:	6023      	str	r3, [r4, #0]
 80187d0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80187d2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80187d4:	6063      	str	r3, [r4, #4]
 80187d6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80187d8:	4413      	add	r3, r2
 80187da:	9328      	str	r3, [sp, #160]	@ 0xa0
 80187dc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80187de:	3301      	adds	r3, #1
 80187e0:	2b07      	cmp	r3, #7
 80187e2:	9327      	str	r3, [sp, #156]	@ 0x9c
 80187e4:	f300 80df 	bgt.w	80189a6 <_svfprintf_r+0x114e>
 80187e8:	3408      	adds	r4, #8
 80187ea:	9b04      	ldr	r3, [sp, #16]
 80187ec:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 80187ee:	1bdf      	subs	r7, r3, r7
 80187f0:	9b06      	ldr	r3, [sp, #24]
 80187f2:	eba3 0308 	sub.w	r3, r3, r8
 80187f6:	429f      	cmp	r7, r3
 80187f8:	bfa8      	it	ge
 80187fa:	461f      	movge	r7, r3
 80187fc:	2f00      	cmp	r7, #0
 80187fe:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018800:	dd0a      	ble.n	8018818 <_svfprintf_r+0xfc0>
 8018802:	443b      	add	r3, r7
 8018804:	9328      	str	r3, [sp, #160]	@ 0xa0
 8018806:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018808:	3301      	adds	r3, #1
 801880a:	2b07      	cmp	r3, #7
 801880c:	e9c4 8700 	strd	r8, r7, [r4]
 8018810:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018812:	f300 80d2 	bgt.w	80189ba <_svfprintf_r+0x1162>
 8018816:	3408      	adds	r4, #8
 8018818:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801881a:	9b04      	ldr	r3, [sp, #16]
 801881c:	2f00      	cmp	r7, #0
 801881e:	eba3 0606 	sub.w	r6, r3, r6
 8018822:	bfa8      	it	ge
 8018824:	1bf6      	subge	r6, r6, r7
 8018826:	2e00      	cmp	r6, #0
 8018828:	f77f ac20 	ble.w	801806c <_svfprintf_r+0x814>
 801882c:	4f68      	ldr	r7, [pc, #416]	@ (80189d0 <_svfprintf_r+0x1178>)
 801882e:	f04f 0810 	mov.w	r8, #16
 8018832:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8018836:	2e10      	cmp	r6, #16
 8018838:	f103 0301 	add.w	r3, r3, #1
 801883c:	f104 0108 	add.w	r1, r4, #8
 8018840:	6027      	str	r7, [r4, #0]
 8018842:	f77f aebc 	ble.w	80185be <_svfprintf_r+0xd66>
 8018846:	3210      	adds	r2, #16
 8018848:	2b07      	cmp	r3, #7
 801884a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801884e:	f8c4 8004 	str.w	r8, [r4, #4]
 8018852:	dd08      	ble.n	8018866 <_svfprintf_r+0x100e>
 8018854:	9803      	ldr	r0, [sp, #12]
 8018856:	aa26      	add	r2, sp, #152	@ 0x98
 8018858:	4659      	mov	r1, fp
 801885a:	f000 fba0 	bl	8018f9e <__ssprint_r>
 801885e:	2800      	cmp	r0, #0
 8018860:	f040 8175 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018864:	a929      	add	r1, sp, #164	@ 0xa4
 8018866:	3e10      	subs	r6, #16
 8018868:	460c      	mov	r4, r1
 801886a:	e7e2      	b.n	8018832 <_svfprintf_r+0xfda>
 801886c:	9803      	ldr	r0, [sp, #12]
 801886e:	aa26      	add	r2, sp, #152	@ 0x98
 8018870:	4659      	mov	r1, fp
 8018872:	f000 fb94 	bl	8018f9e <__ssprint_r>
 8018876:	2800      	cmp	r0, #0
 8018878:	f040 8169 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 801887c:	ac29      	add	r4, sp, #164	@ 0xa4
 801887e:	e76d      	b.n	801875c <_svfprintf_r+0xf04>
 8018880:	2010      	movs	r0, #16
 8018882:	4403      	add	r3, r0
 8018884:	2a07      	cmp	r2, #7
 8018886:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801888a:	6060      	str	r0, [r4, #4]
 801888c:	dd08      	ble.n	80188a0 <_svfprintf_r+0x1048>
 801888e:	9803      	ldr	r0, [sp, #12]
 8018890:	aa26      	add	r2, sp, #152	@ 0x98
 8018892:	4659      	mov	r1, fp
 8018894:	f000 fb83 	bl	8018f9e <__ssprint_r>
 8018898:	2800      	cmp	r0, #0
 801889a:	f040 8158 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 801889e:	a929      	add	r1, sp, #164	@ 0xa4
 80188a0:	f1a8 0810 	sub.w	r8, r8, #16
 80188a4:	460c      	mov	r4, r1
 80188a6:	e762      	b.n	801876e <_svfprintf_r+0xf16>
 80188a8:	460c      	mov	r4, r1
 80188aa:	e77c      	b.n	80187a6 <_svfprintf_r+0xf4e>
 80188ac:	2f00      	cmp	r7, #0
 80188ae:	d04a      	beq.n	8018946 <_svfprintf_r+0x10ee>
 80188b0:	3f01      	subs	r7, #1
 80188b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80188b4:	6023      	str	r3, [r4, #0]
 80188b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80188b8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80188ba:	6063      	str	r3, [r4, #4]
 80188bc:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80188be:	4413      	add	r3, r2
 80188c0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80188c2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80188c4:	3301      	adds	r3, #1
 80188c6:	2b07      	cmp	r3, #7
 80188c8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80188ca:	dc43      	bgt.n	8018954 <_svfprintf_r+0x10fc>
 80188cc:	3408      	adds	r4, #8
 80188ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80188d0:	781a      	ldrb	r2, [r3, #0]
 80188d2:	9b06      	ldr	r3, [sp, #24]
 80188d4:	eba3 0308 	sub.w	r3, r3, r8
 80188d8:	429a      	cmp	r2, r3
 80188da:	bfa8      	it	ge
 80188dc:	461a      	movge	r2, r3
 80188de:	2a00      	cmp	r2, #0
 80188e0:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80188e2:	4691      	mov	r9, r2
 80188e4:	dd09      	ble.n	80188fa <_svfprintf_r+0x10a2>
 80188e6:	4413      	add	r3, r2
 80188e8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80188ea:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80188ec:	3301      	adds	r3, #1
 80188ee:	2b07      	cmp	r3, #7
 80188f0:	e9c4 8200 	strd	r8, r2, [r4]
 80188f4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80188f6:	dc37      	bgt.n	8018968 <_svfprintf_r+0x1110>
 80188f8:	3408      	adds	r4, #8
 80188fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80188fc:	781e      	ldrb	r6, [r3, #0]
 80188fe:	f1b9 0f00 	cmp.w	r9, #0
 8018902:	bfa8      	it	ge
 8018904:	eba6 0609 	subge.w	r6, r6, r9
 8018908:	2e00      	cmp	r6, #0
 801890a:	dd18      	ble.n	801893e <_svfprintf_r+0x10e6>
 801890c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8018910:	482f      	ldr	r0, [pc, #188]	@ (80189d0 <_svfprintf_r+0x1178>)
 8018912:	6020      	str	r0, [r4, #0]
 8018914:	2e10      	cmp	r6, #16
 8018916:	f103 0301 	add.w	r3, r3, #1
 801891a:	f104 0108 	add.w	r1, r4, #8
 801891e:	dc2d      	bgt.n	801897c <_svfprintf_r+0x1124>
 8018920:	6066      	str	r6, [r4, #4]
 8018922:	2b07      	cmp	r3, #7
 8018924:	4416      	add	r6, r2
 8018926:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 801892a:	dd3a      	ble.n	80189a2 <_svfprintf_r+0x114a>
 801892c:	9803      	ldr	r0, [sp, #12]
 801892e:	aa26      	add	r2, sp, #152	@ 0x98
 8018930:	4659      	mov	r1, fp
 8018932:	f000 fb34 	bl	8018f9e <__ssprint_r>
 8018936:	2800      	cmp	r0, #0
 8018938:	f040 8109 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 801893c:	ac29      	add	r4, sp, #164	@ 0xa4
 801893e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018940:	781b      	ldrb	r3, [r3, #0]
 8018942:	4498      	add	r8, r3
 8018944:	e733      	b.n	80187ae <_svfprintf_r+0xf56>
 8018946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018948:	3b01      	subs	r3, #1
 801894a:	9309      	str	r3, [sp, #36]	@ 0x24
 801894c:	9b08      	ldr	r3, [sp, #32]
 801894e:	3b01      	subs	r3, #1
 8018950:	9308      	str	r3, [sp, #32]
 8018952:	e7ae      	b.n	80188b2 <_svfprintf_r+0x105a>
 8018954:	9803      	ldr	r0, [sp, #12]
 8018956:	aa26      	add	r2, sp, #152	@ 0x98
 8018958:	4659      	mov	r1, fp
 801895a:	f000 fb20 	bl	8018f9e <__ssprint_r>
 801895e:	2800      	cmp	r0, #0
 8018960:	f040 80f5 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018964:	ac29      	add	r4, sp, #164	@ 0xa4
 8018966:	e7b2      	b.n	80188ce <_svfprintf_r+0x1076>
 8018968:	9803      	ldr	r0, [sp, #12]
 801896a:	aa26      	add	r2, sp, #152	@ 0x98
 801896c:	4659      	mov	r1, fp
 801896e:	f000 fb16 	bl	8018f9e <__ssprint_r>
 8018972:	2800      	cmp	r0, #0
 8018974:	f040 80eb 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018978:	ac29      	add	r4, sp, #164	@ 0xa4
 801897a:	e7be      	b.n	80188fa <_svfprintf_r+0x10a2>
 801897c:	2010      	movs	r0, #16
 801897e:	4402      	add	r2, r0
 8018980:	2b07      	cmp	r3, #7
 8018982:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8018986:	6060      	str	r0, [r4, #4]
 8018988:	dd08      	ble.n	801899c <_svfprintf_r+0x1144>
 801898a:	9803      	ldr	r0, [sp, #12]
 801898c:	aa26      	add	r2, sp, #152	@ 0x98
 801898e:	4659      	mov	r1, fp
 8018990:	f000 fb05 	bl	8018f9e <__ssprint_r>
 8018994:	2800      	cmp	r0, #0
 8018996:	f040 80da 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 801899a:	a929      	add	r1, sp, #164	@ 0xa4
 801899c:	3e10      	subs	r6, #16
 801899e:	460c      	mov	r4, r1
 80189a0:	e7b4      	b.n	801890c <_svfprintf_r+0x10b4>
 80189a2:	460c      	mov	r4, r1
 80189a4:	e7cb      	b.n	801893e <_svfprintf_r+0x10e6>
 80189a6:	9803      	ldr	r0, [sp, #12]
 80189a8:	aa26      	add	r2, sp, #152	@ 0x98
 80189aa:	4659      	mov	r1, fp
 80189ac:	f000 faf7 	bl	8018f9e <__ssprint_r>
 80189b0:	2800      	cmp	r0, #0
 80189b2:	f040 80cc 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80189b6:	ac29      	add	r4, sp, #164	@ 0xa4
 80189b8:	e717      	b.n	80187ea <_svfprintf_r+0xf92>
 80189ba:	9803      	ldr	r0, [sp, #12]
 80189bc:	aa26      	add	r2, sp, #152	@ 0x98
 80189be:	4659      	mov	r1, fp
 80189c0:	f000 faed 	bl	8018f9e <__ssprint_r>
 80189c4:	2800      	cmp	r0, #0
 80189c6:	f040 80c2 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 80189ca:	ac29      	add	r4, sp, #164	@ 0xa4
 80189cc:	e724      	b.n	8018818 <_svfprintf_r+0xfc0>
 80189ce:	bf00      	nop
 80189d0:	0801f0b1 	.word	0x0801f0b1
 80189d4:	9904      	ldr	r1, [sp, #16]
 80189d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80189d8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80189da:	2901      	cmp	r1, #1
 80189dc:	f103 0301 	add.w	r3, r3, #1
 80189e0:	f102 0201 	add.w	r2, r2, #1
 80189e4:	f104 0608 	add.w	r6, r4, #8
 80189e8:	dc02      	bgt.n	80189f0 <_svfprintf_r+0x1198>
 80189ea:	07e9      	lsls	r1, r5, #31
 80189ec:	f140 8083 	bpl.w	8018af6 <_svfprintf_r+0x129e>
 80189f0:	2101      	movs	r1, #1
 80189f2:	2a07      	cmp	r2, #7
 80189f4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80189f8:	f8c4 9000 	str.w	r9, [r4]
 80189fc:	6061      	str	r1, [r4, #4]
 80189fe:	dd08      	ble.n	8018a12 <_svfprintf_r+0x11ba>
 8018a00:	9803      	ldr	r0, [sp, #12]
 8018a02:	aa26      	add	r2, sp, #152	@ 0x98
 8018a04:	4659      	mov	r1, fp
 8018a06:	f000 faca 	bl	8018f9e <__ssprint_r>
 8018a0a:	2800      	cmp	r0, #0
 8018a0c:	f040 809f 	bne.w	8018b4e <_svfprintf_r+0x12f6>
 8018a10:	ae29      	add	r6, sp, #164	@ 0xa4
 8018a12:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8018a14:	6033      	str	r3, [r6, #0]
 8018a16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018a18:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018a1a:	6073      	str	r3, [r6, #4]
 8018a1c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018a1e:	4413      	add	r3, r2
 8018a20:	9328      	str	r3, [sp, #160]	@ 0xa0
 8018a22:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018a24:	3301      	adds	r3, #1
 8018a26:	2b07      	cmp	r3, #7
 8018a28:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018a2a:	dc33      	bgt.n	8018a94 <_svfprintf_r+0x123c>
 8018a2c:	3608      	adds	r6, #8
 8018a2e:	9b04      	ldr	r3, [sp, #16]
 8018a30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018a34:	1e5c      	subs	r4, r3, #1
 8018a36:	2200      	movs	r2, #0
 8018a38:	2300      	movs	r3, #0
 8018a3a:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 8018a3e:	f7e8 f863 	bl	8000b08 <__aeabi_dcmpeq>
 8018a42:	2800      	cmp	r0, #0
 8018a44:	d12f      	bne.n	8018aa6 <_svfprintf_r+0x124e>
 8018a46:	f109 0201 	add.w	r2, r9, #1
 8018a4a:	e9c6 2400 	strd	r2, r4, [r6]
 8018a4e:	9a04      	ldr	r2, [sp, #16]
 8018a50:	f108 0301 	add.w	r3, r8, #1
 8018a54:	3f01      	subs	r7, #1
 8018a56:	4417      	add	r7, r2
 8018a58:	2b07      	cmp	r3, #7
 8018a5a:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8018a5e:	dd53      	ble.n	8018b08 <_svfprintf_r+0x12b0>
 8018a60:	9803      	ldr	r0, [sp, #12]
 8018a62:	aa26      	add	r2, sp, #152	@ 0x98
 8018a64:	4659      	mov	r1, fp
 8018a66:	f000 fa9a 	bl	8018f9e <__ssprint_r>
 8018a6a:	2800      	cmp	r0, #0
 8018a6c:	d16f      	bne.n	8018b4e <_svfprintf_r+0x12f6>
 8018a6e:	ae29      	add	r6, sp, #164	@ 0xa4
 8018a70:	ab22      	add	r3, sp, #136	@ 0x88
 8018a72:	6033      	str	r3, [r6, #0]
 8018a74:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8018a76:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8018a78:	6073      	str	r3, [r6, #4]
 8018a7a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018a7c:	4413      	add	r3, r2
 8018a7e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8018a80:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018a82:	3301      	adds	r3, #1
 8018a84:	2b07      	cmp	r3, #7
 8018a86:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018a88:	f73f ada0 	bgt.w	80185cc <_svfprintf_r+0xd74>
 8018a8c:	f106 0408 	add.w	r4, r6, #8
 8018a90:	f7ff baec 	b.w	801806c <_svfprintf_r+0x814>
 8018a94:	9803      	ldr	r0, [sp, #12]
 8018a96:	aa26      	add	r2, sp, #152	@ 0x98
 8018a98:	4659      	mov	r1, fp
 8018a9a:	f000 fa80 	bl	8018f9e <__ssprint_r>
 8018a9e:	2800      	cmp	r0, #0
 8018aa0:	d155      	bne.n	8018b4e <_svfprintf_r+0x12f6>
 8018aa2:	ae29      	add	r6, sp, #164	@ 0xa4
 8018aa4:	e7c3      	b.n	8018a2e <_svfprintf_r+0x11d6>
 8018aa6:	9b04      	ldr	r3, [sp, #16]
 8018aa8:	2b01      	cmp	r3, #1
 8018aaa:	dde1      	ble.n	8018a70 <_svfprintf_r+0x1218>
 8018aac:	4f57      	ldr	r7, [pc, #348]	@ (8018c0c <_svfprintf_r+0x13b4>)
 8018aae:	f04f 0810 	mov.w	r8, #16
 8018ab2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8018ab6:	2c10      	cmp	r4, #16
 8018ab8:	f103 0301 	add.w	r3, r3, #1
 8018abc:	f106 0108 	add.w	r1, r6, #8
 8018ac0:	6037      	str	r7, [r6, #0]
 8018ac2:	dc07      	bgt.n	8018ad4 <_svfprintf_r+0x127c>
 8018ac4:	6074      	str	r4, [r6, #4]
 8018ac6:	2b07      	cmp	r3, #7
 8018ac8:	4414      	add	r4, r2
 8018aca:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 8018ace:	dcc7      	bgt.n	8018a60 <_svfprintf_r+0x1208>
 8018ad0:	460e      	mov	r6, r1
 8018ad2:	e7cd      	b.n	8018a70 <_svfprintf_r+0x1218>
 8018ad4:	3210      	adds	r2, #16
 8018ad6:	2b07      	cmp	r3, #7
 8018ad8:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8018adc:	f8c6 8004 	str.w	r8, [r6, #4]
 8018ae0:	dd06      	ble.n	8018af0 <_svfprintf_r+0x1298>
 8018ae2:	9803      	ldr	r0, [sp, #12]
 8018ae4:	aa26      	add	r2, sp, #152	@ 0x98
 8018ae6:	4659      	mov	r1, fp
 8018ae8:	f000 fa59 	bl	8018f9e <__ssprint_r>
 8018aec:	bb78      	cbnz	r0, 8018b4e <_svfprintf_r+0x12f6>
 8018aee:	a929      	add	r1, sp, #164	@ 0xa4
 8018af0:	3c10      	subs	r4, #16
 8018af2:	460e      	mov	r6, r1
 8018af4:	e7dd      	b.n	8018ab2 <_svfprintf_r+0x125a>
 8018af6:	2101      	movs	r1, #1
 8018af8:	2a07      	cmp	r2, #7
 8018afa:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8018afe:	f8c4 9000 	str.w	r9, [r4]
 8018b02:	6061      	str	r1, [r4, #4]
 8018b04:	ddb4      	ble.n	8018a70 <_svfprintf_r+0x1218>
 8018b06:	e7ab      	b.n	8018a60 <_svfprintf_r+0x1208>
 8018b08:	3608      	adds	r6, #8
 8018b0a:	e7b1      	b.n	8018a70 <_svfprintf_r+0x1218>
 8018b0c:	460c      	mov	r4, r1
 8018b0e:	f7ff baad 	b.w	801806c <_svfprintf_r+0x814>
 8018b12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018b14:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b16:	1a9d      	subs	r5, r3, r2
 8018b18:	2d00      	cmp	r5, #0
 8018b1a:	f77f aaaa 	ble.w	8018072 <_svfprintf_r+0x81a>
 8018b1e:	4e3c      	ldr	r6, [pc, #240]	@ (8018c10 <_svfprintf_r+0x13b8>)
 8018b20:	2710      	movs	r7, #16
 8018b22:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8018b26:	2d10      	cmp	r5, #16
 8018b28:	f103 0301 	add.w	r3, r3, #1
 8018b2c:	6026      	str	r6, [r4, #0]
 8018b2e:	dc18      	bgt.n	8018b62 <_svfprintf_r+0x130a>
 8018b30:	442a      	add	r2, r5
 8018b32:	2b07      	cmp	r3, #7
 8018b34:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8018b38:	6065      	str	r5, [r4, #4]
 8018b3a:	f77f aa9a 	ble.w	8018072 <_svfprintf_r+0x81a>
 8018b3e:	9803      	ldr	r0, [sp, #12]
 8018b40:	aa26      	add	r2, sp, #152	@ 0x98
 8018b42:	4659      	mov	r1, fp
 8018b44:	f000 fa2b 	bl	8018f9e <__ssprint_r>
 8018b48:	2800      	cmp	r0, #0
 8018b4a:	f43f aa92 	beq.w	8018072 <_svfprintf_r+0x81a>
 8018b4e:	f1ba 0f00 	cmp.w	sl, #0
 8018b52:	f43f a89a 	beq.w	8017c8a <_svfprintf_r+0x432>
 8018b56:	9803      	ldr	r0, [sp, #12]
 8018b58:	4651      	mov	r1, sl
 8018b5a:	f7fd fe63 	bl	8016824 <_free_r>
 8018b5e:	f7ff b894 	b.w	8017c8a <_svfprintf_r+0x432>
 8018b62:	3210      	adds	r2, #16
 8018b64:	2b07      	cmp	r3, #7
 8018b66:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8018b6a:	6067      	str	r7, [r4, #4]
 8018b6c:	dc02      	bgt.n	8018b74 <_svfprintf_r+0x131c>
 8018b6e:	3408      	adds	r4, #8
 8018b70:	3d10      	subs	r5, #16
 8018b72:	e7d6      	b.n	8018b22 <_svfprintf_r+0x12ca>
 8018b74:	9803      	ldr	r0, [sp, #12]
 8018b76:	aa26      	add	r2, sp, #152	@ 0x98
 8018b78:	4659      	mov	r1, fp
 8018b7a:	f000 fa10 	bl	8018f9e <__ssprint_r>
 8018b7e:	2800      	cmp	r0, #0
 8018b80:	d1e5      	bne.n	8018b4e <_svfprintf_r+0x12f6>
 8018b82:	ac29      	add	r4, sp, #164	@ 0xa4
 8018b84:	e7f4      	b.n	8018b70 <_svfprintf_r+0x1318>
 8018b86:	9803      	ldr	r0, [sp, #12]
 8018b88:	4651      	mov	r1, sl
 8018b8a:	f7fd fe4b 	bl	8016824 <_free_r>
 8018b8e:	f7ff ba88 	b.w	80180a2 <_svfprintf_r+0x84a>
 8018b92:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018b94:	2b00      	cmp	r3, #0
 8018b96:	f43f a878 	beq.w	8017c8a <_svfprintf_r+0x432>
 8018b9a:	9803      	ldr	r0, [sp, #12]
 8018b9c:	aa26      	add	r2, sp, #152	@ 0x98
 8018b9e:	4659      	mov	r1, fp
 8018ba0:	f000 f9fd 	bl	8018f9e <__ssprint_r>
 8018ba4:	f7ff b871 	b.w	8017c8a <_svfprintf_r+0x432>
 8018ba8:	ea56 0207 	orrs.w	r2, r6, r7
 8018bac:	9508      	str	r5, [sp, #32]
 8018bae:	f43f ab7a 	beq.w	80182a6 <_svfprintf_r+0xa4e>
 8018bb2:	2b01      	cmp	r3, #1
 8018bb4:	f43f abfb 	beq.w	80183ae <_svfprintf_r+0xb56>
 8018bb8:	2b02      	cmp	r3, #2
 8018bba:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8018bbe:	f43f ac3f 	beq.w	8018440 <_svfprintf_r+0xbe8>
 8018bc2:	f006 0307 	and.w	r3, r6, #7
 8018bc6:	08f6      	lsrs	r6, r6, #3
 8018bc8:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8018bcc:	08ff      	lsrs	r7, r7, #3
 8018bce:	3330      	adds	r3, #48	@ 0x30
 8018bd0:	ea56 0107 	orrs.w	r1, r6, r7
 8018bd4:	464a      	mov	r2, r9
 8018bd6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8018bda:	d1f2      	bne.n	8018bc2 <_svfprintf_r+0x136a>
 8018bdc:	9908      	ldr	r1, [sp, #32]
 8018bde:	07c8      	lsls	r0, r1, #31
 8018be0:	d506      	bpl.n	8018bf0 <_svfprintf_r+0x1398>
 8018be2:	2b30      	cmp	r3, #48	@ 0x30
 8018be4:	d004      	beq.n	8018bf0 <_svfprintf_r+0x1398>
 8018be6:	2330      	movs	r3, #48	@ 0x30
 8018be8:	f809 3c01 	strb.w	r3, [r9, #-1]
 8018bec:	f1a2 0902 	sub.w	r9, r2, #2
 8018bf0:	ab52      	add	r3, sp, #328	@ 0x148
 8018bf2:	9d08      	ldr	r5, [sp, #32]
 8018bf4:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 8018bf8:	f04f 0a00 	mov.w	sl, #0
 8018bfc:	eba3 0809 	sub.w	r8, r3, r9
 8018c00:	4657      	mov	r7, sl
 8018c02:	f8cd a020 	str.w	sl, [sp, #32]
 8018c06:	4656      	mov	r6, sl
 8018c08:	f7ff b97c 	b.w	8017f04 <_svfprintf_r+0x6ac>
 8018c0c:	0801f0b1 	.word	0x0801f0b1
 8018c10:	0801f0c1 	.word	0x0801f0c1

08018c14 <_fclose_r>:
 8018c14:	b570      	push	{r4, r5, r6, lr}
 8018c16:	4605      	mov	r5, r0
 8018c18:	460c      	mov	r4, r1
 8018c1a:	b1b1      	cbz	r1, 8018c4a <_fclose_r+0x36>
 8018c1c:	b118      	cbz	r0, 8018c26 <_fclose_r+0x12>
 8018c1e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8018c20:	b90b      	cbnz	r3, 8018c26 <_fclose_r+0x12>
 8018c22:	f7fc fb05 	bl	8015230 <__sinit>
 8018c26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018c28:	07de      	lsls	r6, r3, #31
 8018c2a:	d405      	bmi.n	8018c38 <_fclose_r+0x24>
 8018c2c:	89a3      	ldrh	r3, [r4, #12]
 8018c2e:	0598      	lsls	r0, r3, #22
 8018c30:	d402      	bmi.n	8018c38 <_fclose_r+0x24>
 8018c32:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018c34:	f7fc ff0c 	bl	8015a50 <__retarget_lock_acquire_recursive>
 8018c38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018c3c:	b943      	cbnz	r3, 8018c50 <_fclose_r+0x3c>
 8018c3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018c40:	07d9      	lsls	r1, r3, #31
 8018c42:	d402      	bmi.n	8018c4a <_fclose_r+0x36>
 8018c44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018c46:	f7fc ff04 	bl	8015a52 <__retarget_lock_release_recursive>
 8018c4a:	2600      	movs	r6, #0
 8018c4c:	4630      	mov	r0, r6
 8018c4e:	bd70      	pop	{r4, r5, r6, pc}
 8018c50:	4621      	mov	r1, r4
 8018c52:	4628      	mov	r0, r5
 8018c54:	f7fc f9b2 	bl	8014fbc <__sflush_r>
 8018c58:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8018c5a:	4606      	mov	r6, r0
 8018c5c:	b133      	cbz	r3, 8018c6c <_fclose_r+0x58>
 8018c5e:	69e1      	ldr	r1, [r4, #28]
 8018c60:	4628      	mov	r0, r5
 8018c62:	4798      	blx	r3
 8018c64:	2800      	cmp	r0, #0
 8018c66:	bfb8      	it	lt
 8018c68:	f04f 36ff 	movlt.w	r6, #4294967295
 8018c6c:	89a3      	ldrh	r3, [r4, #12]
 8018c6e:	061a      	lsls	r2, r3, #24
 8018c70:	d503      	bpl.n	8018c7a <_fclose_r+0x66>
 8018c72:	6921      	ldr	r1, [r4, #16]
 8018c74:	4628      	mov	r0, r5
 8018c76:	f7fd fdd5 	bl	8016824 <_free_r>
 8018c7a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018c7c:	b141      	cbz	r1, 8018c90 <_fclose_r+0x7c>
 8018c7e:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8018c82:	4299      	cmp	r1, r3
 8018c84:	d002      	beq.n	8018c8c <_fclose_r+0x78>
 8018c86:	4628      	mov	r0, r5
 8018c88:	f7fd fdcc 	bl	8016824 <_free_r>
 8018c8c:	2300      	movs	r3, #0
 8018c8e:	6323      	str	r3, [r4, #48]	@ 0x30
 8018c90:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8018c92:	b121      	cbz	r1, 8018c9e <_fclose_r+0x8a>
 8018c94:	4628      	mov	r0, r5
 8018c96:	f7fd fdc5 	bl	8016824 <_free_r>
 8018c9a:	2300      	movs	r3, #0
 8018c9c:	6463      	str	r3, [r4, #68]	@ 0x44
 8018c9e:	f7fc fabb 	bl	8015218 <__sfp_lock_acquire>
 8018ca2:	2300      	movs	r3, #0
 8018ca4:	81a3      	strh	r3, [r4, #12]
 8018ca6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018ca8:	07db      	lsls	r3, r3, #31
 8018caa:	d402      	bmi.n	8018cb2 <_fclose_r+0x9e>
 8018cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018cae:	f7fc fed0 	bl	8015a52 <__retarget_lock_release_recursive>
 8018cb2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018cb4:	f7fc fecb 	bl	8015a4e <__retarget_lock_close_recursive>
 8018cb8:	f7fc fab4 	bl	8015224 <__sfp_lock_release>
 8018cbc:	e7c6      	b.n	8018c4c <_fclose_r+0x38>

08018cbe <__swhatbuf_r>:
 8018cbe:	b570      	push	{r4, r5, r6, lr}
 8018cc0:	460c      	mov	r4, r1
 8018cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018cc6:	2900      	cmp	r1, #0
 8018cc8:	b096      	sub	sp, #88	@ 0x58
 8018cca:	4615      	mov	r5, r2
 8018ccc:	461e      	mov	r6, r3
 8018cce:	da07      	bge.n	8018ce0 <__swhatbuf_r+0x22>
 8018cd0:	89a1      	ldrh	r1, [r4, #12]
 8018cd2:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8018cd6:	d117      	bne.n	8018d08 <__swhatbuf_r+0x4a>
 8018cd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018cdc:	4608      	mov	r0, r1
 8018cde:	e00f      	b.n	8018d00 <__swhatbuf_r+0x42>
 8018ce0:	466a      	mov	r2, sp
 8018ce2:	f000 f881 	bl	8018de8 <_fstat_r>
 8018ce6:	2800      	cmp	r0, #0
 8018ce8:	dbf2      	blt.n	8018cd0 <__swhatbuf_r+0x12>
 8018cea:	9901      	ldr	r1, [sp, #4]
 8018cec:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8018cf0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018cf4:	4259      	negs	r1, r3
 8018cf6:	4159      	adcs	r1, r3
 8018cf8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8018cfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018d00:	6031      	str	r1, [r6, #0]
 8018d02:	602b      	str	r3, [r5, #0]
 8018d04:	b016      	add	sp, #88	@ 0x58
 8018d06:	bd70      	pop	{r4, r5, r6, pc}
 8018d08:	2100      	movs	r1, #0
 8018d0a:	2340      	movs	r3, #64	@ 0x40
 8018d0c:	e7e6      	b.n	8018cdc <__swhatbuf_r+0x1e>

08018d0e <__smakebuf_r>:
 8018d0e:	898b      	ldrh	r3, [r1, #12]
 8018d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018d12:	079d      	lsls	r5, r3, #30
 8018d14:	4606      	mov	r6, r0
 8018d16:	460c      	mov	r4, r1
 8018d18:	d507      	bpl.n	8018d2a <__smakebuf_r+0x1c>
 8018d1a:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8018d1e:	6023      	str	r3, [r4, #0]
 8018d20:	6123      	str	r3, [r4, #16]
 8018d22:	2301      	movs	r3, #1
 8018d24:	6163      	str	r3, [r4, #20]
 8018d26:	b003      	add	sp, #12
 8018d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018d2a:	ab01      	add	r3, sp, #4
 8018d2c:	466a      	mov	r2, sp
 8018d2e:	f7ff ffc6 	bl	8018cbe <__swhatbuf_r>
 8018d32:	9f00      	ldr	r7, [sp, #0]
 8018d34:	4605      	mov	r5, r0
 8018d36:	4639      	mov	r1, r7
 8018d38:	4630      	mov	r0, r6
 8018d3a:	f7fd fe33 	bl	80169a4 <_malloc_r>
 8018d3e:	b948      	cbnz	r0, 8018d54 <__smakebuf_r+0x46>
 8018d40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018d44:	059a      	lsls	r2, r3, #22
 8018d46:	d4ee      	bmi.n	8018d26 <__smakebuf_r+0x18>
 8018d48:	f023 0303 	bic.w	r3, r3, #3
 8018d4c:	f043 0302 	orr.w	r3, r3, #2
 8018d50:	81a3      	strh	r3, [r4, #12]
 8018d52:	e7e2      	b.n	8018d1a <__smakebuf_r+0xc>
 8018d54:	89a3      	ldrh	r3, [r4, #12]
 8018d56:	6020      	str	r0, [r4, #0]
 8018d58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018d5c:	81a3      	strh	r3, [r4, #12]
 8018d5e:	9b01      	ldr	r3, [sp, #4]
 8018d60:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018d64:	b15b      	cbz	r3, 8018d7e <__smakebuf_r+0x70>
 8018d66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018d6a:	4630      	mov	r0, r6
 8018d6c:	f000 f84e 	bl	8018e0c <_isatty_r>
 8018d70:	b128      	cbz	r0, 8018d7e <__smakebuf_r+0x70>
 8018d72:	89a3      	ldrh	r3, [r4, #12]
 8018d74:	f023 0303 	bic.w	r3, r3, #3
 8018d78:	f043 0301 	orr.w	r3, r3, #1
 8018d7c:	81a3      	strh	r3, [r4, #12]
 8018d7e:	89a3      	ldrh	r3, [r4, #12]
 8018d80:	431d      	orrs	r5, r3
 8018d82:	81a5      	strh	r5, [r4, #12]
 8018d84:	e7cf      	b.n	8018d26 <__smakebuf_r+0x18>

08018d86 <_raise_r>:
 8018d86:	291f      	cmp	r1, #31
 8018d88:	b538      	push	{r3, r4, r5, lr}
 8018d8a:	4605      	mov	r5, r0
 8018d8c:	460c      	mov	r4, r1
 8018d8e:	d904      	bls.n	8018d9a <_raise_r+0x14>
 8018d90:	2316      	movs	r3, #22
 8018d92:	6003      	str	r3, [r0, #0]
 8018d94:	f04f 30ff 	mov.w	r0, #4294967295
 8018d98:	bd38      	pop	{r3, r4, r5, pc}
 8018d9a:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8018d9e:	b112      	cbz	r2, 8018da6 <_raise_r+0x20>
 8018da0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018da4:	b94b      	cbnz	r3, 8018dba <_raise_r+0x34>
 8018da6:	4628      	mov	r0, r5
 8018da8:	f000 f852 	bl	8018e50 <_getpid_r>
 8018dac:	4622      	mov	r2, r4
 8018dae:	4601      	mov	r1, r0
 8018db0:	4628      	mov	r0, r5
 8018db2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018db6:	f000 b839 	b.w	8018e2c <_kill_r>
 8018dba:	2b01      	cmp	r3, #1
 8018dbc:	d00a      	beq.n	8018dd4 <_raise_r+0x4e>
 8018dbe:	1c59      	adds	r1, r3, #1
 8018dc0:	d103      	bne.n	8018dca <_raise_r+0x44>
 8018dc2:	2316      	movs	r3, #22
 8018dc4:	6003      	str	r3, [r0, #0]
 8018dc6:	2001      	movs	r0, #1
 8018dc8:	e7e6      	b.n	8018d98 <_raise_r+0x12>
 8018dca:	2100      	movs	r1, #0
 8018dcc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018dd0:	4620      	mov	r0, r4
 8018dd2:	4798      	blx	r3
 8018dd4:	2000      	movs	r0, #0
 8018dd6:	e7df      	b.n	8018d98 <_raise_r+0x12>

08018dd8 <raise>:
 8018dd8:	4b02      	ldr	r3, [pc, #8]	@ (8018de4 <raise+0xc>)
 8018dda:	4601      	mov	r1, r0
 8018ddc:	6818      	ldr	r0, [r3, #0]
 8018dde:	f7ff bfd2 	b.w	8018d86 <_raise_r>
 8018de2:	bf00      	nop
 8018de4:	200003a0 	.word	0x200003a0

08018de8 <_fstat_r>:
 8018de8:	b538      	push	{r3, r4, r5, lr}
 8018dea:	4d07      	ldr	r5, [pc, #28]	@ (8018e08 <_fstat_r+0x20>)
 8018dec:	2300      	movs	r3, #0
 8018dee:	4604      	mov	r4, r0
 8018df0:	4608      	mov	r0, r1
 8018df2:	4611      	mov	r1, r2
 8018df4:	602b      	str	r3, [r5, #0]
 8018df6:	f7ea fc65 	bl	80036c4 <_fstat>
 8018dfa:	1c43      	adds	r3, r0, #1
 8018dfc:	d102      	bne.n	8018e04 <_fstat_r+0x1c>
 8018dfe:	682b      	ldr	r3, [r5, #0]
 8018e00:	b103      	cbz	r3, 8018e04 <_fstat_r+0x1c>
 8018e02:	6023      	str	r3, [r4, #0]
 8018e04:	bd38      	pop	{r3, r4, r5, pc}
 8018e06:	bf00      	nop
 8018e08:	200017b8 	.word	0x200017b8

08018e0c <_isatty_r>:
 8018e0c:	b538      	push	{r3, r4, r5, lr}
 8018e0e:	4d06      	ldr	r5, [pc, #24]	@ (8018e28 <_isatty_r+0x1c>)
 8018e10:	2300      	movs	r3, #0
 8018e12:	4604      	mov	r4, r0
 8018e14:	4608      	mov	r0, r1
 8018e16:	602b      	str	r3, [r5, #0]
 8018e18:	f7ea fc64 	bl	80036e4 <_isatty>
 8018e1c:	1c43      	adds	r3, r0, #1
 8018e1e:	d102      	bne.n	8018e26 <_isatty_r+0x1a>
 8018e20:	682b      	ldr	r3, [r5, #0]
 8018e22:	b103      	cbz	r3, 8018e26 <_isatty_r+0x1a>
 8018e24:	6023      	str	r3, [r4, #0]
 8018e26:	bd38      	pop	{r3, r4, r5, pc}
 8018e28:	200017b8 	.word	0x200017b8

08018e2c <_kill_r>:
 8018e2c:	b538      	push	{r3, r4, r5, lr}
 8018e2e:	4d07      	ldr	r5, [pc, #28]	@ (8018e4c <_kill_r+0x20>)
 8018e30:	2300      	movs	r3, #0
 8018e32:	4604      	mov	r4, r0
 8018e34:	4608      	mov	r0, r1
 8018e36:	4611      	mov	r1, r2
 8018e38:	602b      	str	r3, [r5, #0]
 8018e3a:	f7ea fbff 	bl	800363c <_kill>
 8018e3e:	1c43      	adds	r3, r0, #1
 8018e40:	d102      	bne.n	8018e48 <_kill_r+0x1c>
 8018e42:	682b      	ldr	r3, [r5, #0]
 8018e44:	b103      	cbz	r3, 8018e48 <_kill_r+0x1c>
 8018e46:	6023      	str	r3, [r4, #0]
 8018e48:	bd38      	pop	{r3, r4, r5, pc}
 8018e4a:	bf00      	nop
 8018e4c:	200017b8 	.word	0x200017b8

08018e50 <_getpid_r>:
 8018e50:	f7ea bbec 	b.w	800362c <_getpid>

08018e54 <_sbrk_r>:
 8018e54:	b538      	push	{r3, r4, r5, lr}
 8018e56:	4d06      	ldr	r5, [pc, #24]	@ (8018e70 <_sbrk_r+0x1c>)
 8018e58:	2300      	movs	r3, #0
 8018e5a:	4604      	mov	r4, r0
 8018e5c:	4608      	mov	r0, r1
 8018e5e:	602b      	str	r3, [r5, #0]
 8018e60:	f7ea fc58 	bl	8003714 <_sbrk>
 8018e64:	1c43      	adds	r3, r0, #1
 8018e66:	d102      	bne.n	8018e6e <_sbrk_r+0x1a>
 8018e68:	682b      	ldr	r3, [r5, #0]
 8018e6a:	b103      	cbz	r3, 8018e6e <_sbrk_r+0x1a>
 8018e6c:	6023      	str	r3, [r4, #0]
 8018e6e:	bd38      	pop	{r3, r4, r5, pc}
 8018e70:	200017b8 	.word	0x200017b8

08018e74 <__libc_fini_array>:
 8018e74:	b538      	push	{r3, r4, r5, lr}
 8018e76:	4d07      	ldr	r5, [pc, #28]	@ (8018e94 <__libc_fini_array+0x20>)
 8018e78:	4c07      	ldr	r4, [pc, #28]	@ (8018e98 <__libc_fini_array+0x24>)
 8018e7a:	1b64      	subs	r4, r4, r5
 8018e7c:	10a4      	asrs	r4, r4, #2
 8018e7e:	b91c      	cbnz	r4, 8018e88 <__libc_fini_array+0x14>
 8018e80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018e84:	f000 beae 	b.w	8019be4 <_fini>
 8018e88:	3c01      	subs	r4, #1
 8018e8a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8018e8e:	4798      	blx	r3
 8018e90:	e7f5      	b.n	8018e7e <__libc_fini_array+0xa>
 8018e92:	bf00      	nop
 8018e94:	0801f4b4 	.word	0x0801f4b4
 8018e98:	0801f4b8 	.word	0x0801f4b8

08018e9c <sysconf>:
 8018e9c:	2808      	cmp	r0, #8
 8018e9e:	b508      	push	{r3, lr}
 8018ea0:	d006      	beq.n	8018eb0 <sysconf+0x14>
 8018ea2:	f7fc fda9 	bl	80159f8 <__errno>
 8018ea6:	2316      	movs	r3, #22
 8018ea8:	6003      	str	r3, [r0, #0]
 8018eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8018eae:	bd08      	pop	{r3, pc}
 8018eb0:	2080      	movs	r0, #128	@ 0x80
 8018eb2:	e7fc      	b.n	8018eae <sysconf+0x12>

08018eb4 <__register_exitproc>:
 8018eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018eb8:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8018f30 <__register_exitproc+0x7c>
 8018ebc:	4606      	mov	r6, r0
 8018ebe:	f8da 0000 	ldr.w	r0, [sl]
 8018ec2:	4698      	mov	r8, r3
 8018ec4:	460f      	mov	r7, r1
 8018ec6:	4691      	mov	r9, r2
 8018ec8:	f7fc fdc2 	bl	8015a50 <__retarget_lock_acquire_recursive>
 8018ecc:	4b16      	ldr	r3, [pc, #88]	@ (8018f28 <__register_exitproc+0x74>)
 8018ece:	681c      	ldr	r4, [r3, #0]
 8018ed0:	b90c      	cbnz	r4, 8018ed6 <__register_exitproc+0x22>
 8018ed2:	4c16      	ldr	r4, [pc, #88]	@ (8018f2c <__register_exitproc+0x78>)
 8018ed4:	601c      	str	r4, [r3, #0]
 8018ed6:	6865      	ldr	r5, [r4, #4]
 8018ed8:	f8da 0000 	ldr.w	r0, [sl]
 8018edc:	2d1f      	cmp	r5, #31
 8018ede:	dd05      	ble.n	8018eec <__register_exitproc+0x38>
 8018ee0:	f7fc fdb7 	bl	8015a52 <__retarget_lock_release_recursive>
 8018ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8018ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018eec:	b19e      	cbz	r6, 8018f16 <__register_exitproc+0x62>
 8018eee:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8018ef2:	2201      	movs	r2, #1
 8018ef4:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8018ef8:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8018efc:	40aa      	lsls	r2, r5
 8018efe:	4313      	orrs	r3, r2
 8018f00:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8018f04:	2e02      	cmp	r6, #2
 8018f06:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8018f0a:	bf02      	ittt	eq
 8018f0c:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8018f10:	4313      	orreq	r3, r2
 8018f12:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8018f16:	1c6b      	adds	r3, r5, #1
 8018f18:	3502      	adds	r5, #2
 8018f1a:	6063      	str	r3, [r4, #4]
 8018f1c:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8018f20:	f7fc fd97 	bl	8015a52 <__retarget_lock_release_recursive>
 8018f24:	2000      	movs	r0, #0
 8018f26:	e7df      	b.n	8018ee8 <__register_exitproc+0x34>
 8018f28:	200017c0 	.word	0x200017c0
 8018f2c:	200017f8 	.word	0x200017f8
 8018f30:	200004c8 	.word	0x200004c8

08018f34 <_calloc_r>:
 8018f34:	b538      	push	{r3, r4, r5, lr}
 8018f36:	fba1 1502 	umull	r1, r5, r1, r2
 8018f3a:	b935      	cbnz	r5, 8018f4a <_calloc_r+0x16>
 8018f3c:	f7fd fd32 	bl	80169a4 <_malloc_r>
 8018f40:	4604      	mov	r4, r0
 8018f42:	b938      	cbnz	r0, 8018f54 <_calloc_r+0x20>
 8018f44:	2400      	movs	r4, #0
 8018f46:	4620      	mov	r0, r4
 8018f48:	bd38      	pop	{r3, r4, r5, pc}
 8018f4a:	f7fc fd55 	bl	80159f8 <__errno>
 8018f4e:	230c      	movs	r3, #12
 8018f50:	6003      	str	r3, [r0, #0]
 8018f52:	e7f7      	b.n	8018f44 <_calloc_r+0x10>
 8018f54:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8018f58:	f022 0203 	bic.w	r2, r2, #3
 8018f5c:	3a04      	subs	r2, #4
 8018f5e:	2a24      	cmp	r2, #36	@ 0x24
 8018f60:	d819      	bhi.n	8018f96 <_calloc_r+0x62>
 8018f62:	2a13      	cmp	r2, #19
 8018f64:	d915      	bls.n	8018f92 <_calloc_r+0x5e>
 8018f66:	2a1b      	cmp	r2, #27
 8018f68:	e9c0 5500 	strd	r5, r5, [r0]
 8018f6c:	d806      	bhi.n	8018f7c <_calloc_r+0x48>
 8018f6e:	f100 0308 	add.w	r3, r0, #8
 8018f72:	2200      	movs	r2, #0
 8018f74:	e9c3 2200 	strd	r2, r2, [r3]
 8018f78:	609a      	str	r2, [r3, #8]
 8018f7a:	e7e4      	b.n	8018f46 <_calloc_r+0x12>
 8018f7c:	2a24      	cmp	r2, #36	@ 0x24
 8018f7e:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8018f82:	bf11      	iteee	ne
 8018f84:	f100 0310 	addne.w	r3, r0, #16
 8018f88:	6105      	streq	r5, [r0, #16]
 8018f8a:	f100 0318 	addeq.w	r3, r0, #24
 8018f8e:	6145      	streq	r5, [r0, #20]
 8018f90:	e7ef      	b.n	8018f72 <_calloc_r+0x3e>
 8018f92:	4603      	mov	r3, r0
 8018f94:	e7ed      	b.n	8018f72 <_calloc_r+0x3e>
 8018f96:	4629      	mov	r1, r5
 8018f98:	f7fc fcc2 	bl	8015920 <memset>
 8018f9c:	e7d3      	b.n	8018f46 <_calloc_r+0x12>

08018f9e <__ssprint_r>:
 8018f9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018fa2:	6893      	ldr	r3, [r2, #8]
 8018fa4:	f8d2 b000 	ldr.w	fp, [r2]
 8018fa8:	9001      	str	r0, [sp, #4]
 8018faa:	460c      	mov	r4, r1
 8018fac:	4617      	mov	r7, r2
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	d157      	bne.n	8019062 <__ssprint_r+0xc4>
 8018fb2:	2000      	movs	r0, #0
 8018fb4:	2300      	movs	r3, #0
 8018fb6:	607b      	str	r3, [r7, #4]
 8018fb8:	b003      	add	sp, #12
 8018fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018fbe:	e9db a800 	ldrd	sl, r8, [fp]
 8018fc2:	f10b 0b08 	add.w	fp, fp, #8
 8018fc6:	68a6      	ldr	r6, [r4, #8]
 8018fc8:	6820      	ldr	r0, [r4, #0]
 8018fca:	f1b8 0f00 	cmp.w	r8, #0
 8018fce:	d0f6      	beq.n	8018fbe <__ssprint_r+0x20>
 8018fd0:	45b0      	cmp	r8, r6
 8018fd2:	d32e      	bcc.n	8019032 <__ssprint_r+0x94>
 8018fd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018fd8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018fdc:	d029      	beq.n	8019032 <__ssprint_r+0x94>
 8018fde:	6921      	ldr	r1, [r4, #16]
 8018fe0:	6965      	ldr	r5, [r4, #20]
 8018fe2:	eba0 0901 	sub.w	r9, r0, r1
 8018fe6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018fea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018fee:	f109 0001 	add.w	r0, r9, #1
 8018ff2:	106d      	asrs	r5, r5, #1
 8018ff4:	4440      	add	r0, r8
 8018ff6:	4285      	cmp	r5, r0
 8018ff8:	bf38      	it	cc
 8018ffa:	4605      	movcc	r5, r0
 8018ffc:	0553      	lsls	r3, r2, #21
 8018ffe:	d534      	bpl.n	801906a <__ssprint_r+0xcc>
 8019000:	9801      	ldr	r0, [sp, #4]
 8019002:	4629      	mov	r1, r5
 8019004:	f7fd fcce 	bl	80169a4 <_malloc_r>
 8019008:	4606      	mov	r6, r0
 801900a:	2800      	cmp	r0, #0
 801900c:	d038      	beq.n	8019080 <__ssprint_r+0xe2>
 801900e:	464a      	mov	r2, r9
 8019010:	6921      	ldr	r1, [r4, #16]
 8019012:	f7fc fd1f 	bl	8015a54 <memcpy>
 8019016:	89a2      	ldrh	r2, [r4, #12]
 8019018:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 801901c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8019020:	81a2      	strh	r2, [r4, #12]
 8019022:	6126      	str	r6, [r4, #16]
 8019024:	6165      	str	r5, [r4, #20]
 8019026:	444e      	add	r6, r9
 8019028:	eba5 0509 	sub.w	r5, r5, r9
 801902c:	6026      	str	r6, [r4, #0]
 801902e:	60a5      	str	r5, [r4, #8]
 8019030:	4646      	mov	r6, r8
 8019032:	4546      	cmp	r6, r8
 8019034:	bf28      	it	cs
 8019036:	4646      	movcs	r6, r8
 8019038:	4632      	mov	r2, r6
 801903a:	4651      	mov	r1, sl
 801903c:	6820      	ldr	r0, [r4, #0]
 801903e:	f7fc fc55 	bl	80158ec <memmove>
 8019042:	68a2      	ldr	r2, [r4, #8]
 8019044:	1b92      	subs	r2, r2, r6
 8019046:	60a2      	str	r2, [r4, #8]
 8019048:	6822      	ldr	r2, [r4, #0]
 801904a:	4432      	add	r2, r6
 801904c:	6022      	str	r2, [r4, #0]
 801904e:	68ba      	ldr	r2, [r7, #8]
 8019050:	eba2 0308 	sub.w	r3, r2, r8
 8019054:	44c2      	add	sl, r8
 8019056:	60bb      	str	r3, [r7, #8]
 8019058:	2b00      	cmp	r3, #0
 801905a:	d0aa      	beq.n	8018fb2 <__ssprint_r+0x14>
 801905c:	f04f 0800 	mov.w	r8, #0
 8019060:	e7b1      	b.n	8018fc6 <__ssprint_r+0x28>
 8019062:	f04f 0a00 	mov.w	sl, #0
 8019066:	46d0      	mov	r8, sl
 8019068:	e7ad      	b.n	8018fc6 <__ssprint_r+0x28>
 801906a:	9801      	ldr	r0, [sp, #4]
 801906c:	462a      	mov	r2, r5
 801906e:	f7fe fa25 	bl	80174bc <_realloc_r>
 8019072:	4606      	mov	r6, r0
 8019074:	2800      	cmp	r0, #0
 8019076:	d1d4      	bne.n	8019022 <__ssprint_r+0x84>
 8019078:	6921      	ldr	r1, [r4, #16]
 801907a:	9801      	ldr	r0, [sp, #4]
 801907c:	f7fd fbd2 	bl	8016824 <_free_r>
 8019080:	9a01      	ldr	r2, [sp, #4]
 8019082:	230c      	movs	r3, #12
 8019084:	6013      	str	r3, [r2, #0]
 8019086:	89a3      	ldrh	r3, [r4, #12]
 8019088:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801908c:	81a3      	strh	r3, [r4, #12]
 801908e:	2300      	movs	r3, #0
 8019090:	60bb      	str	r3, [r7, #8]
 8019092:	f04f 30ff 	mov.w	r0, #4294967295
 8019096:	e78d      	b.n	8018fb4 <__ssprint_r+0x16>

08019098 <sqrtf>:
 8019098:	b508      	push	{r3, lr}
 801909a:	ed2d 8b02 	vpush	{d8}
 801909e:	eeb0 8a40 	vmov.f32	s16, s0
 80190a2:	f000 f8a1 	bl	80191e8 <__ieee754_sqrtf>
 80190a6:	eeb4 8a48 	vcmp.f32	s16, s16
 80190aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80190ae:	d60c      	bvs.n	80190ca <sqrtf+0x32>
 80190b0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80190d0 <sqrtf+0x38>
 80190b4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80190b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80190bc:	d505      	bpl.n	80190ca <sqrtf+0x32>
 80190be:	f7fc fc9b 	bl	80159f8 <__errno>
 80190c2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80190c6:	2321      	movs	r3, #33	@ 0x21
 80190c8:	6003      	str	r3, [r0, #0]
 80190ca:	ecbd 8b02 	vpop	{d8}
 80190ce:	bd08      	pop	{r3, pc}
 80190d0:	00000000 	.word	0x00000000

080190d4 <cosf>:
 80190d4:	ee10 3a10 	vmov	r3, s0
 80190d8:	b507      	push	{r0, r1, r2, lr}
 80190da:	4a1e      	ldr	r2, [pc, #120]	@ (8019154 <cosf+0x80>)
 80190dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80190e0:	4293      	cmp	r3, r2
 80190e2:	d806      	bhi.n	80190f2 <cosf+0x1e>
 80190e4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8019158 <cosf+0x84>
 80190e8:	b003      	add	sp, #12
 80190ea:	f85d eb04 	ldr.w	lr, [sp], #4
 80190ee:	f000 b87f 	b.w	80191f0 <__kernel_cosf>
 80190f2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80190f6:	d304      	bcc.n	8019102 <cosf+0x2e>
 80190f8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80190fc:	b003      	add	sp, #12
 80190fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8019102:	4668      	mov	r0, sp
 8019104:	f000 f914 	bl	8019330 <__ieee754_rem_pio2f>
 8019108:	f000 0003 	and.w	r0, r0, #3
 801910c:	2801      	cmp	r0, #1
 801910e:	d009      	beq.n	8019124 <cosf+0x50>
 8019110:	2802      	cmp	r0, #2
 8019112:	d010      	beq.n	8019136 <cosf+0x62>
 8019114:	b9b0      	cbnz	r0, 8019144 <cosf+0x70>
 8019116:	eddd 0a01 	vldr	s1, [sp, #4]
 801911a:	ed9d 0a00 	vldr	s0, [sp]
 801911e:	f000 f867 	bl	80191f0 <__kernel_cosf>
 8019122:	e7eb      	b.n	80190fc <cosf+0x28>
 8019124:	eddd 0a01 	vldr	s1, [sp, #4]
 8019128:	ed9d 0a00 	vldr	s0, [sp]
 801912c:	f000 f8b8 	bl	80192a0 <__kernel_sinf>
 8019130:	eeb1 0a40 	vneg.f32	s0, s0
 8019134:	e7e2      	b.n	80190fc <cosf+0x28>
 8019136:	eddd 0a01 	vldr	s1, [sp, #4]
 801913a:	ed9d 0a00 	vldr	s0, [sp]
 801913e:	f000 f857 	bl	80191f0 <__kernel_cosf>
 8019142:	e7f5      	b.n	8019130 <cosf+0x5c>
 8019144:	eddd 0a01 	vldr	s1, [sp, #4]
 8019148:	ed9d 0a00 	vldr	s0, [sp]
 801914c:	2001      	movs	r0, #1
 801914e:	f000 f8a7 	bl	80192a0 <__kernel_sinf>
 8019152:	e7d3      	b.n	80190fc <cosf+0x28>
 8019154:	3f490fd8 	.word	0x3f490fd8
 8019158:	00000000 	.word	0x00000000

0801915c <sinf>:
 801915c:	ee10 3a10 	vmov	r3, s0
 8019160:	b507      	push	{r0, r1, r2, lr}
 8019162:	4a1f      	ldr	r2, [pc, #124]	@ (80191e0 <sinf+0x84>)
 8019164:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019168:	4293      	cmp	r3, r2
 801916a:	d807      	bhi.n	801917c <sinf+0x20>
 801916c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80191e4 <sinf+0x88>
 8019170:	2000      	movs	r0, #0
 8019172:	b003      	add	sp, #12
 8019174:	f85d eb04 	ldr.w	lr, [sp], #4
 8019178:	f000 b892 	b.w	80192a0 <__kernel_sinf>
 801917c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8019180:	d304      	bcc.n	801918c <sinf+0x30>
 8019182:	ee30 0a40 	vsub.f32	s0, s0, s0
 8019186:	b003      	add	sp, #12
 8019188:	f85d fb04 	ldr.w	pc, [sp], #4
 801918c:	4668      	mov	r0, sp
 801918e:	f000 f8cf 	bl	8019330 <__ieee754_rem_pio2f>
 8019192:	f000 0003 	and.w	r0, r0, #3
 8019196:	2801      	cmp	r0, #1
 8019198:	d00a      	beq.n	80191b0 <sinf+0x54>
 801919a:	2802      	cmp	r0, #2
 801919c:	d00f      	beq.n	80191be <sinf+0x62>
 801919e:	b9c0      	cbnz	r0, 80191d2 <sinf+0x76>
 80191a0:	eddd 0a01 	vldr	s1, [sp, #4]
 80191a4:	ed9d 0a00 	vldr	s0, [sp]
 80191a8:	2001      	movs	r0, #1
 80191aa:	f000 f879 	bl	80192a0 <__kernel_sinf>
 80191ae:	e7ea      	b.n	8019186 <sinf+0x2a>
 80191b0:	eddd 0a01 	vldr	s1, [sp, #4]
 80191b4:	ed9d 0a00 	vldr	s0, [sp]
 80191b8:	f000 f81a 	bl	80191f0 <__kernel_cosf>
 80191bc:	e7e3      	b.n	8019186 <sinf+0x2a>
 80191be:	eddd 0a01 	vldr	s1, [sp, #4]
 80191c2:	ed9d 0a00 	vldr	s0, [sp]
 80191c6:	2001      	movs	r0, #1
 80191c8:	f000 f86a 	bl	80192a0 <__kernel_sinf>
 80191cc:	eeb1 0a40 	vneg.f32	s0, s0
 80191d0:	e7d9      	b.n	8019186 <sinf+0x2a>
 80191d2:	eddd 0a01 	vldr	s1, [sp, #4]
 80191d6:	ed9d 0a00 	vldr	s0, [sp]
 80191da:	f000 f809 	bl	80191f0 <__kernel_cosf>
 80191de:	e7f5      	b.n	80191cc <sinf+0x70>
 80191e0:	3f490fd8 	.word	0x3f490fd8
 80191e4:	00000000 	.word	0x00000000

080191e8 <__ieee754_sqrtf>:
 80191e8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80191ec:	4770      	bx	lr
	...

080191f0 <__kernel_cosf>:
 80191f0:	ee10 3a10 	vmov	r3, s0
 80191f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80191f8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80191fc:	eef0 6a40 	vmov.f32	s13, s0
 8019200:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8019204:	d204      	bcs.n	8019210 <__kernel_cosf+0x20>
 8019206:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801920a:	ee17 2a90 	vmov	r2, s15
 801920e:	b342      	cbz	r2, 8019262 <__kernel_cosf+0x72>
 8019210:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8019214:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8019280 <__kernel_cosf+0x90>
 8019218:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8019284 <__kernel_cosf+0x94>
 801921c:	4a1a      	ldr	r2, [pc, #104]	@ (8019288 <__kernel_cosf+0x98>)
 801921e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8019222:	4293      	cmp	r3, r2
 8019224:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801928c <__kernel_cosf+0x9c>
 8019228:	eee6 7a07 	vfma.f32	s15, s12, s14
 801922c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8019290 <__kernel_cosf+0xa0>
 8019230:	eea7 6a87 	vfma.f32	s12, s15, s14
 8019234:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8019294 <__kernel_cosf+0xa4>
 8019238:	eee6 7a07 	vfma.f32	s15, s12, s14
 801923c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8019298 <__kernel_cosf+0xa8>
 8019240:	eea7 6a87 	vfma.f32	s12, s15, s14
 8019244:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8019248:	ee26 6a07 	vmul.f32	s12, s12, s14
 801924c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8019250:	eee7 0a06 	vfma.f32	s1, s14, s12
 8019254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019258:	d804      	bhi.n	8019264 <__kernel_cosf+0x74>
 801925a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801925e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8019262:	4770      	bx	lr
 8019264:	4a0d      	ldr	r2, [pc, #52]	@ (801929c <__kernel_cosf+0xac>)
 8019266:	4293      	cmp	r3, r2
 8019268:	bf9a      	itte	ls
 801926a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 801926e:	ee07 3a10 	vmovls	s14, r3
 8019272:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8019276:	ee30 0a47 	vsub.f32	s0, s0, s14
 801927a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801927e:	e7ec      	b.n	801925a <__kernel_cosf+0x6a>
 8019280:	ad47d74e 	.word	0xad47d74e
 8019284:	310f74f6 	.word	0x310f74f6
 8019288:	3e999999 	.word	0x3e999999
 801928c:	b493f27c 	.word	0xb493f27c
 8019290:	37d00d01 	.word	0x37d00d01
 8019294:	bab60b61 	.word	0xbab60b61
 8019298:	3d2aaaab 	.word	0x3d2aaaab
 801929c:	3f480000 	.word	0x3f480000

080192a0 <__kernel_sinf>:
 80192a0:	ee10 3a10 	vmov	r3, s0
 80192a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80192a8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80192ac:	d204      	bcs.n	80192b8 <__kernel_sinf+0x18>
 80192ae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80192b2:	ee17 3a90 	vmov	r3, s15
 80192b6:	b35b      	cbz	r3, 8019310 <__kernel_sinf+0x70>
 80192b8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80192bc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8019314 <__kernel_sinf+0x74>
 80192c0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8019318 <__kernel_sinf+0x78>
 80192c4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80192c8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 801931c <__kernel_sinf+0x7c>
 80192cc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80192d0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8019320 <__kernel_sinf+0x80>
 80192d4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80192d8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8019324 <__kernel_sinf+0x84>
 80192dc:	ee60 6a07 	vmul.f32	s13, s0, s14
 80192e0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80192e4:	b930      	cbnz	r0, 80192f4 <__kernel_sinf+0x54>
 80192e6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8019328 <__kernel_sinf+0x88>
 80192ea:	eea7 6a27 	vfma.f32	s12, s14, s15
 80192ee:	eea6 0a26 	vfma.f32	s0, s12, s13
 80192f2:	4770      	bx	lr
 80192f4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80192f8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80192fc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8019300:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8019304:	eddf 7a09 	vldr	s15, [pc, #36]	@ 801932c <__kernel_sinf+0x8c>
 8019308:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801930c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8019310:	4770      	bx	lr
 8019312:	bf00      	nop
 8019314:	2f2ec9d3 	.word	0x2f2ec9d3
 8019318:	b2d72f34 	.word	0xb2d72f34
 801931c:	3638ef1b 	.word	0x3638ef1b
 8019320:	b9500d01 	.word	0xb9500d01
 8019324:	3c088889 	.word	0x3c088889
 8019328:	be2aaaab 	.word	0xbe2aaaab
 801932c:	3e2aaaab 	.word	0x3e2aaaab

08019330 <__ieee754_rem_pio2f>:
 8019330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019332:	ee10 6a10 	vmov	r6, s0
 8019336:	4b88      	ldr	r3, [pc, #544]	@ (8019558 <__ieee754_rem_pio2f+0x228>)
 8019338:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 801933c:	429d      	cmp	r5, r3
 801933e:	b087      	sub	sp, #28
 8019340:	4604      	mov	r4, r0
 8019342:	d805      	bhi.n	8019350 <__ieee754_rem_pio2f+0x20>
 8019344:	2300      	movs	r3, #0
 8019346:	ed80 0a00 	vstr	s0, [r0]
 801934a:	6043      	str	r3, [r0, #4]
 801934c:	2000      	movs	r0, #0
 801934e:	e022      	b.n	8019396 <__ieee754_rem_pio2f+0x66>
 8019350:	4b82      	ldr	r3, [pc, #520]	@ (801955c <__ieee754_rem_pio2f+0x22c>)
 8019352:	429d      	cmp	r5, r3
 8019354:	d83a      	bhi.n	80193cc <__ieee754_rem_pio2f+0x9c>
 8019356:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801935a:	2e00      	cmp	r6, #0
 801935c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8019560 <__ieee754_rem_pio2f+0x230>
 8019360:	4a80      	ldr	r2, [pc, #512]	@ (8019564 <__ieee754_rem_pio2f+0x234>)
 8019362:	f023 030f 	bic.w	r3, r3, #15
 8019366:	dd18      	ble.n	801939a <__ieee754_rem_pio2f+0x6a>
 8019368:	4293      	cmp	r3, r2
 801936a:	ee70 7a47 	vsub.f32	s15, s0, s14
 801936e:	bf09      	itett	eq
 8019370:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8019568 <__ieee754_rem_pio2f+0x238>
 8019374:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 801956c <__ieee754_rem_pio2f+0x23c>
 8019378:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8019570 <__ieee754_rem_pio2f+0x240>
 801937c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8019380:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8019384:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019388:	ed80 7a00 	vstr	s14, [r0]
 801938c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019390:	edc0 7a01 	vstr	s15, [r0, #4]
 8019394:	2001      	movs	r0, #1
 8019396:	b007      	add	sp, #28
 8019398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801939a:	4293      	cmp	r3, r2
 801939c:	ee70 7a07 	vadd.f32	s15, s0, s14
 80193a0:	bf09      	itett	eq
 80193a2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8019568 <__ieee754_rem_pio2f+0x238>
 80193a6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 801956c <__ieee754_rem_pio2f+0x23c>
 80193aa:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8019570 <__ieee754_rem_pio2f+0x240>
 80193ae:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80193b2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80193b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80193ba:	ed80 7a00 	vstr	s14, [r0]
 80193be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80193c2:	edc0 7a01 	vstr	s15, [r0, #4]
 80193c6:	f04f 30ff 	mov.w	r0, #4294967295
 80193ca:	e7e4      	b.n	8019396 <__ieee754_rem_pio2f+0x66>
 80193cc:	4b69      	ldr	r3, [pc, #420]	@ (8019574 <__ieee754_rem_pio2f+0x244>)
 80193ce:	429d      	cmp	r5, r3
 80193d0:	d873      	bhi.n	80194ba <__ieee754_rem_pio2f+0x18a>
 80193d2:	f000 f8dd 	bl	8019590 <fabsf>
 80193d6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8019578 <__ieee754_rem_pio2f+0x248>
 80193da:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80193de:	eee0 7a07 	vfma.f32	s15, s0, s14
 80193e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80193e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80193ea:	ee17 0a90 	vmov	r0, s15
 80193ee:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8019560 <__ieee754_rem_pio2f+0x230>
 80193f2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80193f6:	281f      	cmp	r0, #31
 80193f8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801956c <__ieee754_rem_pio2f+0x23c>
 80193fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019400:	eeb1 6a47 	vneg.f32	s12, s14
 8019404:	ee70 6a67 	vsub.f32	s13, s0, s15
 8019408:	ee16 1a90 	vmov	r1, s13
 801940c:	dc09      	bgt.n	8019422 <__ieee754_rem_pio2f+0xf2>
 801940e:	4a5b      	ldr	r2, [pc, #364]	@ (801957c <__ieee754_rem_pio2f+0x24c>)
 8019410:	1e47      	subs	r7, r0, #1
 8019412:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8019416:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801941a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801941e:	4293      	cmp	r3, r2
 8019420:	d107      	bne.n	8019432 <__ieee754_rem_pio2f+0x102>
 8019422:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8019426:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801942a:	2a08      	cmp	r2, #8
 801942c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8019430:	dc14      	bgt.n	801945c <__ieee754_rem_pio2f+0x12c>
 8019432:	6021      	str	r1, [r4, #0]
 8019434:	ed94 7a00 	vldr	s14, [r4]
 8019438:	ee30 0a47 	vsub.f32	s0, s0, s14
 801943c:	2e00      	cmp	r6, #0
 801943e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8019442:	ed84 0a01 	vstr	s0, [r4, #4]
 8019446:	daa6      	bge.n	8019396 <__ieee754_rem_pio2f+0x66>
 8019448:	eeb1 7a47 	vneg.f32	s14, s14
 801944c:	eeb1 0a40 	vneg.f32	s0, s0
 8019450:	ed84 7a00 	vstr	s14, [r4]
 8019454:	ed84 0a01 	vstr	s0, [r4, #4]
 8019458:	4240      	negs	r0, r0
 801945a:	e79c      	b.n	8019396 <__ieee754_rem_pio2f+0x66>
 801945c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8019568 <__ieee754_rem_pio2f+0x238>
 8019460:	eef0 6a40 	vmov.f32	s13, s0
 8019464:	eee6 6a25 	vfma.f32	s13, s12, s11
 8019468:	ee70 7a66 	vsub.f32	s15, s0, s13
 801946c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8019470:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8019570 <__ieee754_rem_pio2f+0x240>
 8019474:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8019478:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801947c:	ee15 2a90 	vmov	r2, s11
 8019480:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8019484:	1a5b      	subs	r3, r3, r1
 8019486:	2b19      	cmp	r3, #25
 8019488:	dc04      	bgt.n	8019494 <__ieee754_rem_pio2f+0x164>
 801948a:	edc4 5a00 	vstr	s11, [r4]
 801948e:	eeb0 0a66 	vmov.f32	s0, s13
 8019492:	e7cf      	b.n	8019434 <__ieee754_rem_pio2f+0x104>
 8019494:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8019580 <__ieee754_rem_pio2f+0x250>
 8019498:	eeb0 0a66 	vmov.f32	s0, s13
 801949c:	eea6 0a25 	vfma.f32	s0, s12, s11
 80194a0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80194a4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8019584 <__ieee754_rem_pio2f+0x254>
 80194a8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80194ac:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80194b0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80194b4:	ed84 7a00 	vstr	s14, [r4]
 80194b8:	e7bc      	b.n	8019434 <__ieee754_rem_pio2f+0x104>
 80194ba:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80194be:	d306      	bcc.n	80194ce <__ieee754_rem_pio2f+0x19e>
 80194c0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80194c4:	edc0 7a01 	vstr	s15, [r0, #4]
 80194c8:	edc0 7a00 	vstr	s15, [r0]
 80194cc:	e73e      	b.n	801934c <__ieee754_rem_pio2f+0x1c>
 80194ce:	15ea      	asrs	r2, r5, #23
 80194d0:	3a86      	subs	r2, #134	@ 0x86
 80194d2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80194d6:	ee07 3a90 	vmov	s15, r3
 80194da:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80194de:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8019588 <__ieee754_rem_pio2f+0x258>
 80194e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80194e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80194ea:	ed8d 7a03 	vstr	s14, [sp, #12]
 80194ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80194f2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80194f6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80194fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80194fe:	ed8d 7a04 	vstr	s14, [sp, #16]
 8019502:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8019506:	eef5 7a40 	vcmp.f32	s15, #0.0
 801950a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801950e:	edcd 7a05 	vstr	s15, [sp, #20]
 8019512:	d11e      	bne.n	8019552 <__ieee754_rem_pio2f+0x222>
 8019514:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8019518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801951c:	bf0c      	ite	eq
 801951e:	2301      	moveq	r3, #1
 8019520:	2302      	movne	r3, #2
 8019522:	491a      	ldr	r1, [pc, #104]	@ (801958c <__ieee754_rem_pio2f+0x25c>)
 8019524:	9101      	str	r1, [sp, #4]
 8019526:	2102      	movs	r1, #2
 8019528:	9100      	str	r1, [sp, #0]
 801952a:	a803      	add	r0, sp, #12
 801952c:	4621      	mov	r1, r4
 801952e:	f000 f837 	bl	80195a0 <__kernel_rem_pio2f>
 8019532:	2e00      	cmp	r6, #0
 8019534:	f6bf af2f 	bge.w	8019396 <__ieee754_rem_pio2f+0x66>
 8019538:	edd4 7a00 	vldr	s15, [r4]
 801953c:	eef1 7a67 	vneg.f32	s15, s15
 8019540:	edc4 7a00 	vstr	s15, [r4]
 8019544:	edd4 7a01 	vldr	s15, [r4, #4]
 8019548:	eef1 7a67 	vneg.f32	s15, s15
 801954c:	edc4 7a01 	vstr	s15, [r4, #4]
 8019550:	e782      	b.n	8019458 <__ieee754_rem_pio2f+0x128>
 8019552:	2303      	movs	r3, #3
 8019554:	e7e5      	b.n	8019522 <__ieee754_rem_pio2f+0x1f2>
 8019556:	bf00      	nop
 8019558:	3f490fd8 	.word	0x3f490fd8
 801955c:	4016cbe3 	.word	0x4016cbe3
 8019560:	3fc90f80 	.word	0x3fc90f80
 8019564:	3fc90fd0 	.word	0x3fc90fd0
 8019568:	37354400 	.word	0x37354400
 801956c:	37354443 	.word	0x37354443
 8019570:	2e85a308 	.word	0x2e85a308
 8019574:	43490f80 	.word	0x43490f80
 8019578:	3f22f984 	.word	0x3f22f984
 801957c:	0801f0d4 	.word	0x0801f0d4
 8019580:	2e85a300 	.word	0x2e85a300
 8019584:	248d3132 	.word	0x248d3132
 8019588:	43800000 	.word	0x43800000
 801958c:	0801f154 	.word	0x0801f154

08019590 <fabsf>:
 8019590:	ee10 3a10 	vmov	r3, s0
 8019594:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019598:	ee00 3a10 	vmov	s0, r3
 801959c:	4770      	bx	lr
	...

080195a0 <__kernel_rem_pio2f>:
 80195a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195a4:	ed2d 8b04 	vpush	{d8-d9}
 80195a8:	b0d9      	sub	sp, #356	@ 0x164
 80195aa:	4690      	mov	r8, r2
 80195ac:	9001      	str	r0, [sp, #4]
 80195ae:	4ab9      	ldr	r2, [pc, #740]	@ (8019894 <__kernel_rem_pio2f+0x2f4>)
 80195b0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80195b2:	f118 0f04 	cmn.w	r8, #4
 80195b6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80195ba:	460f      	mov	r7, r1
 80195bc:	f103 3bff 	add.w	fp, r3, #4294967295
 80195c0:	db27      	blt.n	8019612 <__kernel_rem_pio2f+0x72>
 80195c2:	f1b8 0203 	subs.w	r2, r8, #3
 80195c6:	bf48      	it	mi
 80195c8:	f108 0204 	addmi.w	r2, r8, #4
 80195cc:	10d2      	asrs	r2, r2, #3
 80195ce:	1c55      	adds	r5, r2, #1
 80195d0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80195d2:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 80198a4 <__kernel_rem_pio2f+0x304>
 80195d6:	00e8      	lsls	r0, r5, #3
 80195d8:	eba2 060b 	sub.w	r6, r2, fp
 80195dc:	9002      	str	r0, [sp, #8]
 80195de:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80195e2:	eb0a 0c0b 	add.w	ip, sl, fp
 80195e6:	ac1c      	add	r4, sp, #112	@ 0x70
 80195e8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80195ec:	2000      	movs	r0, #0
 80195ee:	4560      	cmp	r0, ip
 80195f0:	dd11      	ble.n	8019616 <__kernel_rem_pio2f+0x76>
 80195f2:	a91c      	add	r1, sp, #112	@ 0x70
 80195f4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80195f8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80195fc:	f04f 0c00 	mov.w	ip, #0
 8019600:	45d4      	cmp	ip, sl
 8019602:	dc27      	bgt.n	8019654 <__kernel_rem_pio2f+0xb4>
 8019604:	f8dd e004 	ldr.w	lr, [sp, #4]
 8019608:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 80198a4 <__kernel_rem_pio2f+0x304>
 801960c:	4606      	mov	r6, r0
 801960e:	2400      	movs	r4, #0
 8019610:	e016      	b.n	8019640 <__kernel_rem_pio2f+0xa0>
 8019612:	2200      	movs	r2, #0
 8019614:	e7db      	b.n	80195ce <__kernel_rem_pio2f+0x2e>
 8019616:	42c6      	cmn	r6, r0
 8019618:	bf5d      	ittte	pl
 801961a:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 801961e:	ee07 1a90 	vmovpl	s15, r1
 8019622:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8019626:	eef0 7a47 	vmovmi.f32	s15, s14
 801962a:	ece4 7a01 	vstmia	r4!, {s15}
 801962e:	3001      	adds	r0, #1
 8019630:	e7dd      	b.n	80195ee <__kernel_rem_pio2f+0x4e>
 8019632:	ecfe 6a01 	vldmia	lr!, {s13}
 8019636:	ed96 7a00 	vldr	s14, [r6]
 801963a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801963e:	3401      	adds	r4, #1
 8019640:	455c      	cmp	r4, fp
 8019642:	f1a6 0604 	sub.w	r6, r6, #4
 8019646:	ddf4      	ble.n	8019632 <__kernel_rem_pio2f+0x92>
 8019648:	ece9 7a01 	vstmia	r9!, {s15}
 801964c:	f10c 0c01 	add.w	ip, ip, #1
 8019650:	3004      	adds	r0, #4
 8019652:	e7d5      	b.n	8019600 <__kernel_rem_pio2f+0x60>
 8019654:	a908      	add	r1, sp, #32
 8019656:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801965a:	9104      	str	r1, [sp, #16]
 801965c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801965e:	eddf 8a90 	vldr	s17, [pc, #576]	@ 80198a0 <__kernel_rem_pio2f+0x300>
 8019662:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 801989c <__kernel_rem_pio2f+0x2fc>
 8019666:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801966a:	9203      	str	r2, [sp, #12]
 801966c:	4654      	mov	r4, sl
 801966e:	00a2      	lsls	r2, r4, #2
 8019670:	9205      	str	r2, [sp, #20]
 8019672:	aa58      	add	r2, sp, #352	@ 0x160
 8019674:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8019678:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 801967c:	a944      	add	r1, sp, #272	@ 0x110
 801967e:	aa08      	add	r2, sp, #32
 8019680:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8019684:	4694      	mov	ip, r2
 8019686:	4626      	mov	r6, r4
 8019688:	2e00      	cmp	r6, #0
 801968a:	f1a0 0004 	sub.w	r0, r0, #4
 801968e:	dc4c      	bgt.n	801972a <__kernel_rem_pio2f+0x18a>
 8019690:	4628      	mov	r0, r5
 8019692:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8019696:	f000 f9f5 	bl	8019a84 <scalbnf>
 801969a:	eeb0 8a40 	vmov.f32	s16, s0
 801969e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80196a2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80196a6:	f000 fa53 	bl	8019b50 <floorf>
 80196aa:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80196ae:	eea0 8a67 	vfms.f32	s16, s0, s15
 80196b2:	2d00      	cmp	r5, #0
 80196b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80196b8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80196bc:	ee17 9a90 	vmov	r9, s15
 80196c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80196c4:	ee38 8a67 	vsub.f32	s16, s16, s15
 80196c8:	dd41      	ble.n	801974e <__kernel_rem_pio2f+0x1ae>
 80196ca:	f104 3cff 	add.w	ip, r4, #4294967295
 80196ce:	a908      	add	r1, sp, #32
 80196d0:	f1c5 0e08 	rsb	lr, r5, #8
 80196d4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80196d8:	fa46 f00e 	asr.w	r0, r6, lr
 80196dc:	4481      	add	r9, r0
 80196de:	fa00 f00e 	lsl.w	r0, r0, lr
 80196e2:	1a36      	subs	r6, r6, r0
 80196e4:	f1c5 0007 	rsb	r0, r5, #7
 80196e8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80196ec:	4106      	asrs	r6, r0
 80196ee:	2e00      	cmp	r6, #0
 80196f0:	dd3c      	ble.n	801976c <__kernel_rem_pio2f+0x1cc>
 80196f2:	f04f 0e00 	mov.w	lr, #0
 80196f6:	f109 0901 	add.w	r9, r9, #1
 80196fa:	4670      	mov	r0, lr
 80196fc:	4574      	cmp	r4, lr
 80196fe:	dc68      	bgt.n	80197d2 <__kernel_rem_pio2f+0x232>
 8019700:	2d00      	cmp	r5, #0
 8019702:	dd03      	ble.n	801970c <__kernel_rem_pio2f+0x16c>
 8019704:	2d01      	cmp	r5, #1
 8019706:	d074      	beq.n	80197f2 <__kernel_rem_pio2f+0x252>
 8019708:	2d02      	cmp	r5, #2
 801970a:	d07d      	beq.n	8019808 <__kernel_rem_pio2f+0x268>
 801970c:	2e02      	cmp	r6, #2
 801970e:	d12d      	bne.n	801976c <__kernel_rem_pio2f+0x1cc>
 8019710:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8019714:	ee30 8a48 	vsub.f32	s16, s0, s16
 8019718:	b340      	cbz	r0, 801976c <__kernel_rem_pio2f+0x1cc>
 801971a:	4628      	mov	r0, r5
 801971c:	9306      	str	r3, [sp, #24]
 801971e:	f000 f9b1 	bl	8019a84 <scalbnf>
 8019722:	9b06      	ldr	r3, [sp, #24]
 8019724:	ee38 8a40 	vsub.f32	s16, s16, s0
 8019728:	e020      	b.n	801976c <__kernel_rem_pio2f+0x1cc>
 801972a:	ee60 7a28 	vmul.f32	s15, s0, s17
 801972e:	3e01      	subs	r6, #1
 8019730:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019738:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801973c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8019740:	ecac 0a01 	vstmia	ip!, {s0}
 8019744:	ed90 0a00 	vldr	s0, [r0]
 8019748:	ee37 0a80 	vadd.f32	s0, s15, s0
 801974c:	e79c      	b.n	8019688 <__kernel_rem_pio2f+0xe8>
 801974e:	d105      	bne.n	801975c <__kernel_rem_pio2f+0x1bc>
 8019750:	1e60      	subs	r0, r4, #1
 8019752:	a908      	add	r1, sp, #32
 8019754:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8019758:	11f6      	asrs	r6, r6, #7
 801975a:	e7c8      	b.n	80196ee <__kernel_rem_pio2f+0x14e>
 801975c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8019760:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8019764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019768:	da31      	bge.n	80197ce <__kernel_rem_pio2f+0x22e>
 801976a:	2600      	movs	r6, #0
 801976c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8019770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019774:	f040 8098 	bne.w	80198a8 <__kernel_rem_pio2f+0x308>
 8019778:	1e60      	subs	r0, r4, #1
 801977a:	2200      	movs	r2, #0
 801977c:	4550      	cmp	r0, sl
 801977e:	da4b      	bge.n	8019818 <__kernel_rem_pio2f+0x278>
 8019780:	2a00      	cmp	r2, #0
 8019782:	d065      	beq.n	8019850 <__kernel_rem_pio2f+0x2b0>
 8019784:	3c01      	subs	r4, #1
 8019786:	ab08      	add	r3, sp, #32
 8019788:	3d08      	subs	r5, #8
 801978a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801978e:	2b00      	cmp	r3, #0
 8019790:	d0f8      	beq.n	8019784 <__kernel_rem_pio2f+0x1e4>
 8019792:	4628      	mov	r0, r5
 8019794:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8019798:	f000 f974 	bl	8019a84 <scalbnf>
 801979c:	1c63      	adds	r3, r4, #1
 801979e:	aa44      	add	r2, sp, #272	@ 0x110
 80197a0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80198a0 <__kernel_rem_pio2f+0x300>
 80197a4:	0099      	lsls	r1, r3, #2
 80197a6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80197aa:	4623      	mov	r3, r4
 80197ac:	2b00      	cmp	r3, #0
 80197ae:	f280 80a9 	bge.w	8019904 <__kernel_rem_pio2f+0x364>
 80197b2:	4623      	mov	r3, r4
 80197b4:	2b00      	cmp	r3, #0
 80197b6:	f2c0 80c7 	blt.w	8019948 <__kernel_rem_pio2f+0x3a8>
 80197ba:	aa44      	add	r2, sp, #272	@ 0x110
 80197bc:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80197c0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8019898 <__kernel_rem_pio2f+0x2f8>
 80197c4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80198a4 <__kernel_rem_pio2f+0x304>
 80197c8:	2000      	movs	r0, #0
 80197ca:	1ae2      	subs	r2, r4, r3
 80197cc:	e0b1      	b.n	8019932 <__kernel_rem_pio2f+0x392>
 80197ce:	2602      	movs	r6, #2
 80197d0:	e78f      	b.n	80196f2 <__kernel_rem_pio2f+0x152>
 80197d2:	f852 1b04 	ldr.w	r1, [r2], #4
 80197d6:	b948      	cbnz	r0, 80197ec <__kernel_rem_pio2f+0x24c>
 80197d8:	b121      	cbz	r1, 80197e4 <__kernel_rem_pio2f+0x244>
 80197da:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80197de:	f842 1c04 	str.w	r1, [r2, #-4]
 80197e2:	2101      	movs	r1, #1
 80197e4:	f10e 0e01 	add.w	lr, lr, #1
 80197e8:	4608      	mov	r0, r1
 80197ea:	e787      	b.n	80196fc <__kernel_rem_pio2f+0x15c>
 80197ec:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80197f0:	e7f5      	b.n	80197de <__kernel_rem_pio2f+0x23e>
 80197f2:	f104 3cff 	add.w	ip, r4, #4294967295
 80197f6:	aa08      	add	r2, sp, #32
 80197f8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80197fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8019800:	a908      	add	r1, sp, #32
 8019802:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8019806:	e781      	b.n	801970c <__kernel_rem_pio2f+0x16c>
 8019808:	f104 3cff 	add.w	ip, r4, #4294967295
 801980c:	aa08      	add	r2, sp, #32
 801980e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8019812:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8019816:	e7f3      	b.n	8019800 <__kernel_rem_pio2f+0x260>
 8019818:	a908      	add	r1, sp, #32
 801981a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801981e:	3801      	subs	r0, #1
 8019820:	430a      	orrs	r2, r1
 8019822:	e7ab      	b.n	801977c <__kernel_rem_pio2f+0x1dc>
 8019824:	3201      	adds	r2, #1
 8019826:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 801982a:	2e00      	cmp	r6, #0
 801982c:	d0fa      	beq.n	8019824 <__kernel_rem_pio2f+0x284>
 801982e:	9905      	ldr	r1, [sp, #20]
 8019830:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8019834:	eb0d 0001 	add.w	r0, sp, r1
 8019838:	18e6      	adds	r6, r4, r3
 801983a:	a91c      	add	r1, sp, #112	@ 0x70
 801983c:	f104 0c01 	add.w	ip, r4, #1
 8019840:	384c      	subs	r0, #76	@ 0x4c
 8019842:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8019846:	4422      	add	r2, r4
 8019848:	4562      	cmp	r2, ip
 801984a:	da04      	bge.n	8019856 <__kernel_rem_pio2f+0x2b6>
 801984c:	4614      	mov	r4, r2
 801984e:	e70e      	b.n	801966e <__kernel_rem_pio2f+0xce>
 8019850:	9804      	ldr	r0, [sp, #16]
 8019852:	2201      	movs	r2, #1
 8019854:	e7e7      	b.n	8019826 <__kernel_rem_pio2f+0x286>
 8019856:	9903      	ldr	r1, [sp, #12]
 8019858:	f8dd e004 	ldr.w	lr, [sp, #4]
 801985c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8019860:	9105      	str	r1, [sp, #20]
 8019862:	ee07 1a90 	vmov	s15, r1
 8019866:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801986a:	2400      	movs	r4, #0
 801986c:	ece6 7a01 	vstmia	r6!, {s15}
 8019870:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80198a4 <__kernel_rem_pio2f+0x304>
 8019874:	46b1      	mov	r9, r6
 8019876:	455c      	cmp	r4, fp
 8019878:	dd04      	ble.n	8019884 <__kernel_rem_pio2f+0x2e4>
 801987a:	ece0 7a01 	vstmia	r0!, {s15}
 801987e:	f10c 0c01 	add.w	ip, ip, #1
 8019882:	e7e1      	b.n	8019848 <__kernel_rem_pio2f+0x2a8>
 8019884:	ecfe 6a01 	vldmia	lr!, {s13}
 8019888:	ed39 7a01 	vldmdb	r9!, {s14}
 801988c:	3401      	adds	r4, #1
 801988e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019892:	e7f0      	b.n	8019876 <__kernel_rem_pio2f+0x2d6>
 8019894:	0801f498 	.word	0x0801f498
 8019898:	0801f46c 	.word	0x0801f46c
 801989c:	43800000 	.word	0x43800000
 80198a0:	3b800000 	.word	0x3b800000
 80198a4:	00000000 	.word	0x00000000
 80198a8:	9b02      	ldr	r3, [sp, #8]
 80198aa:	eeb0 0a48 	vmov.f32	s0, s16
 80198ae:	eba3 0008 	sub.w	r0, r3, r8
 80198b2:	f000 f8e7 	bl	8019a84 <scalbnf>
 80198b6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 801989c <__kernel_rem_pio2f+0x2fc>
 80198ba:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80198be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198c2:	db19      	blt.n	80198f8 <__kernel_rem_pio2f+0x358>
 80198c4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80198a0 <__kernel_rem_pio2f+0x300>
 80198c8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80198cc:	aa08      	add	r2, sp, #32
 80198ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80198d2:	3508      	adds	r5, #8
 80198d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80198d8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80198dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80198e0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80198e4:	ee10 3a10 	vmov	r3, s0
 80198e8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80198ec:	ee17 3a90 	vmov	r3, s15
 80198f0:	3401      	adds	r4, #1
 80198f2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80198f6:	e74c      	b.n	8019792 <__kernel_rem_pio2f+0x1f2>
 80198f8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80198fc:	aa08      	add	r2, sp, #32
 80198fe:	ee10 3a10 	vmov	r3, s0
 8019902:	e7f6      	b.n	80198f2 <__kernel_rem_pio2f+0x352>
 8019904:	a808      	add	r0, sp, #32
 8019906:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801990a:	9001      	str	r0, [sp, #4]
 801990c:	ee07 0a90 	vmov	s15, r0
 8019910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019914:	3b01      	subs	r3, #1
 8019916:	ee67 7a80 	vmul.f32	s15, s15, s0
 801991a:	ee20 0a07 	vmul.f32	s0, s0, s14
 801991e:	ed62 7a01 	vstmdb	r2!, {s15}
 8019922:	e743      	b.n	80197ac <__kernel_rem_pio2f+0x20c>
 8019924:	ecfc 6a01 	vldmia	ip!, {s13}
 8019928:	ecb5 7a01 	vldmia	r5!, {s14}
 801992c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019930:	3001      	adds	r0, #1
 8019932:	4550      	cmp	r0, sl
 8019934:	dc01      	bgt.n	801993a <__kernel_rem_pio2f+0x39a>
 8019936:	4282      	cmp	r2, r0
 8019938:	daf4      	bge.n	8019924 <__kernel_rem_pio2f+0x384>
 801993a:	a858      	add	r0, sp, #352	@ 0x160
 801993c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8019940:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8019944:	3b01      	subs	r3, #1
 8019946:	e735      	b.n	80197b4 <__kernel_rem_pio2f+0x214>
 8019948:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801994a:	2b02      	cmp	r3, #2
 801994c:	dc09      	bgt.n	8019962 <__kernel_rem_pio2f+0x3c2>
 801994e:	2b00      	cmp	r3, #0
 8019950:	dc2b      	bgt.n	80199aa <__kernel_rem_pio2f+0x40a>
 8019952:	d044      	beq.n	80199de <__kernel_rem_pio2f+0x43e>
 8019954:	f009 0007 	and.w	r0, r9, #7
 8019958:	b059      	add	sp, #356	@ 0x164
 801995a:	ecbd 8b04 	vpop	{d8-d9}
 801995e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019962:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8019964:	2b03      	cmp	r3, #3
 8019966:	d1f5      	bne.n	8019954 <__kernel_rem_pio2f+0x3b4>
 8019968:	aa30      	add	r2, sp, #192	@ 0xc0
 801996a:	1f0b      	subs	r3, r1, #4
 801996c:	4413      	add	r3, r2
 801996e:	461a      	mov	r2, r3
 8019970:	4620      	mov	r0, r4
 8019972:	2800      	cmp	r0, #0
 8019974:	f1a2 0204 	sub.w	r2, r2, #4
 8019978:	dc52      	bgt.n	8019a20 <__kernel_rem_pio2f+0x480>
 801997a:	4622      	mov	r2, r4
 801997c:	2a01      	cmp	r2, #1
 801997e:	f1a3 0304 	sub.w	r3, r3, #4
 8019982:	dc5d      	bgt.n	8019a40 <__kernel_rem_pio2f+0x4a0>
 8019984:	ab30      	add	r3, sp, #192	@ 0xc0
 8019986:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 80198a4 <__kernel_rem_pio2f+0x304>
 801998a:	440b      	add	r3, r1
 801998c:	2c01      	cmp	r4, #1
 801998e:	dc67      	bgt.n	8019a60 <__kernel_rem_pio2f+0x4c0>
 8019990:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8019994:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8019998:	2e00      	cmp	r6, #0
 801999a:	d167      	bne.n	8019a6c <__kernel_rem_pio2f+0x4cc>
 801999c:	edc7 6a00 	vstr	s13, [r7]
 80199a0:	ed87 7a01 	vstr	s14, [r7, #4]
 80199a4:	edc7 7a02 	vstr	s15, [r7, #8]
 80199a8:	e7d4      	b.n	8019954 <__kernel_rem_pio2f+0x3b4>
 80199aa:	ab30      	add	r3, sp, #192	@ 0xc0
 80199ac:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 80198a4 <__kernel_rem_pio2f+0x304>
 80199b0:	440b      	add	r3, r1
 80199b2:	4622      	mov	r2, r4
 80199b4:	2a00      	cmp	r2, #0
 80199b6:	da24      	bge.n	8019a02 <__kernel_rem_pio2f+0x462>
 80199b8:	b34e      	cbz	r6, 8019a0e <__kernel_rem_pio2f+0x46e>
 80199ba:	eef1 7a47 	vneg.f32	s15, s14
 80199be:	edc7 7a00 	vstr	s15, [r7]
 80199c2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80199c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80199ca:	aa31      	add	r2, sp, #196	@ 0xc4
 80199cc:	2301      	movs	r3, #1
 80199ce:	429c      	cmp	r4, r3
 80199d0:	da20      	bge.n	8019a14 <__kernel_rem_pio2f+0x474>
 80199d2:	b10e      	cbz	r6, 80199d8 <__kernel_rem_pio2f+0x438>
 80199d4:	eef1 7a67 	vneg.f32	s15, s15
 80199d8:	edc7 7a01 	vstr	s15, [r7, #4]
 80199dc:	e7ba      	b.n	8019954 <__kernel_rem_pio2f+0x3b4>
 80199de:	ab30      	add	r3, sp, #192	@ 0xc0
 80199e0:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 80198a4 <__kernel_rem_pio2f+0x304>
 80199e4:	440b      	add	r3, r1
 80199e6:	2c00      	cmp	r4, #0
 80199e8:	da05      	bge.n	80199f6 <__kernel_rem_pio2f+0x456>
 80199ea:	b10e      	cbz	r6, 80199f0 <__kernel_rem_pio2f+0x450>
 80199ec:	eef1 7a67 	vneg.f32	s15, s15
 80199f0:	edc7 7a00 	vstr	s15, [r7]
 80199f4:	e7ae      	b.n	8019954 <__kernel_rem_pio2f+0x3b4>
 80199f6:	ed33 7a01 	vldmdb	r3!, {s14}
 80199fa:	3c01      	subs	r4, #1
 80199fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019a00:	e7f1      	b.n	80199e6 <__kernel_rem_pio2f+0x446>
 8019a02:	ed73 7a01 	vldmdb	r3!, {s15}
 8019a06:	3a01      	subs	r2, #1
 8019a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8019a0c:	e7d2      	b.n	80199b4 <__kernel_rem_pio2f+0x414>
 8019a0e:	eef0 7a47 	vmov.f32	s15, s14
 8019a12:	e7d4      	b.n	80199be <__kernel_rem_pio2f+0x41e>
 8019a14:	ecb2 7a01 	vldmia	r2!, {s14}
 8019a18:	3301      	adds	r3, #1
 8019a1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019a1e:	e7d6      	b.n	80199ce <__kernel_rem_pio2f+0x42e>
 8019a20:	edd2 7a00 	vldr	s15, [r2]
 8019a24:	edd2 6a01 	vldr	s13, [r2, #4]
 8019a28:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019a2c:	3801      	subs	r0, #1
 8019a2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019a32:	ed82 7a00 	vstr	s14, [r2]
 8019a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019a3a:	edc2 7a01 	vstr	s15, [r2, #4]
 8019a3e:	e798      	b.n	8019972 <__kernel_rem_pio2f+0x3d2>
 8019a40:	edd3 7a00 	vldr	s15, [r3]
 8019a44:	edd3 6a01 	vldr	s13, [r3, #4]
 8019a48:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019a4c:	3a01      	subs	r2, #1
 8019a4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019a52:	ed83 7a00 	vstr	s14, [r3]
 8019a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019a5a:	edc3 7a01 	vstr	s15, [r3, #4]
 8019a5e:	e78d      	b.n	801997c <__kernel_rem_pio2f+0x3dc>
 8019a60:	ed33 7a01 	vldmdb	r3!, {s14}
 8019a64:	3c01      	subs	r4, #1
 8019a66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019a6a:	e78f      	b.n	801998c <__kernel_rem_pio2f+0x3ec>
 8019a6c:	eef1 6a66 	vneg.f32	s13, s13
 8019a70:	eeb1 7a47 	vneg.f32	s14, s14
 8019a74:	edc7 6a00 	vstr	s13, [r7]
 8019a78:	ed87 7a01 	vstr	s14, [r7, #4]
 8019a7c:	eef1 7a67 	vneg.f32	s15, s15
 8019a80:	e790      	b.n	80199a4 <__kernel_rem_pio2f+0x404>
 8019a82:	bf00      	nop

08019a84 <scalbnf>:
 8019a84:	ee10 3a10 	vmov	r3, s0
 8019a88:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8019a8c:	d02b      	beq.n	8019ae6 <scalbnf+0x62>
 8019a8e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8019a92:	d302      	bcc.n	8019a9a <scalbnf+0x16>
 8019a94:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019a98:	4770      	bx	lr
 8019a9a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8019a9e:	d123      	bne.n	8019ae8 <scalbnf+0x64>
 8019aa0:	4b24      	ldr	r3, [pc, #144]	@ (8019b34 <scalbnf+0xb0>)
 8019aa2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8019b38 <scalbnf+0xb4>
 8019aa6:	4298      	cmp	r0, r3
 8019aa8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8019aac:	db17      	blt.n	8019ade <scalbnf+0x5a>
 8019aae:	ee10 3a10 	vmov	r3, s0
 8019ab2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8019ab6:	3a19      	subs	r2, #25
 8019ab8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8019abc:	4288      	cmp	r0, r1
 8019abe:	dd15      	ble.n	8019aec <scalbnf+0x68>
 8019ac0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8019b3c <scalbnf+0xb8>
 8019ac4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8019b40 <scalbnf+0xbc>
 8019ac8:	ee10 3a10 	vmov	r3, s0
 8019acc:	eeb0 7a67 	vmov.f32	s14, s15
 8019ad0:	2b00      	cmp	r3, #0
 8019ad2:	bfb8      	it	lt
 8019ad4:	eef0 7a66 	vmovlt.f32	s15, s13
 8019ad8:	ee27 0a87 	vmul.f32	s0, s15, s14
 8019adc:	4770      	bx	lr
 8019ade:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8019b44 <scalbnf+0xc0>
 8019ae2:	ee27 0a80 	vmul.f32	s0, s15, s0
 8019ae6:	4770      	bx	lr
 8019ae8:	0dd2      	lsrs	r2, r2, #23
 8019aea:	e7e5      	b.n	8019ab8 <scalbnf+0x34>
 8019aec:	4410      	add	r0, r2
 8019aee:	28fe      	cmp	r0, #254	@ 0xfe
 8019af0:	dce6      	bgt.n	8019ac0 <scalbnf+0x3c>
 8019af2:	2800      	cmp	r0, #0
 8019af4:	dd06      	ble.n	8019b04 <scalbnf+0x80>
 8019af6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8019afa:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8019afe:	ee00 3a10 	vmov	s0, r3
 8019b02:	4770      	bx	lr
 8019b04:	f110 0f16 	cmn.w	r0, #22
 8019b08:	da09      	bge.n	8019b1e <scalbnf+0x9a>
 8019b0a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8019b44 <scalbnf+0xc0>
 8019b0e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8019b48 <scalbnf+0xc4>
 8019b12:	ee10 3a10 	vmov	r3, s0
 8019b16:	eeb0 7a67 	vmov.f32	s14, s15
 8019b1a:	2b00      	cmp	r3, #0
 8019b1c:	e7d9      	b.n	8019ad2 <scalbnf+0x4e>
 8019b1e:	3019      	adds	r0, #25
 8019b20:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8019b24:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8019b28:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8019b4c <scalbnf+0xc8>
 8019b2c:	ee07 3a90 	vmov	s15, r3
 8019b30:	e7d7      	b.n	8019ae2 <scalbnf+0x5e>
 8019b32:	bf00      	nop
 8019b34:	ffff3cb0 	.word	0xffff3cb0
 8019b38:	4c000000 	.word	0x4c000000
 8019b3c:	7149f2ca 	.word	0x7149f2ca
 8019b40:	f149f2ca 	.word	0xf149f2ca
 8019b44:	0da24260 	.word	0x0da24260
 8019b48:	8da24260 	.word	0x8da24260
 8019b4c:	33000000 	.word	0x33000000

08019b50 <floorf>:
 8019b50:	ee10 3a10 	vmov	r3, s0
 8019b54:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8019b58:	3a7f      	subs	r2, #127	@ 0x7f
 8019b5a:	2a16      	cmp	r2, #22
 8019b5c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8019b60:	dc2b      	bgt.n	8019bba <floorf+0x6a>
 8019b62:	2a00      	cmp	r2, #0
 8019b64:	da12      	bge.n	8019b8c <floorf+0x3c>
 8019b66:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8019bcc <floorf+0x7c>
 8019b6a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019b6e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b76:	dd06      	ble.n	8019b86 <floorf+0x36>
 8019b78:	2b00      	cmp	r3, #0
 8019b7a:	da24      	bge.n	8019bc6 <floorf+0x76>
 8019b7c:	2900      	cmp	r1, #0
 8019b7e:	4b14      	ldr	r3, [pc, #80]	@ (8019bd0 <floorf+0x80>)
 8019b80:	bf08      	it	eq
 8019b82:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8019b86:	ee00 3a10 	vmov	s0, r3
 8019b8a:	4770      	bx	lr
 8019b8c:	4911      	ldr	r1, [pc, #68]	@ (8019bd4 <floorf+0x84>)
 8019b8e:	4111      	asrs	r1, r2
 8019b90:	420b      	tst	r3, r1
 8019b92:	d0fa      	beq.n	8019b8a <floorf+0x3a>
 8019b94:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8019bcc <floorf+0x7c>
 8019b98:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019b9c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ba4:	ddef      	ble.n	8019b86 <floorf+0x36>
 8019ba6:	2b00      	cmp	r3, #0
 8019ba8:	bfbe      	ittt	lt
 8019baa:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8019bae:	fa40 f202 	asrlt.w	r2, r0, r2
 8019bb2:	189b      	addlt	r3, r3, r2
 8019bb4:	ea23 0301 	bic.w	r3, r3, r1
 8019bb8:	e7e5      	b.n	8019b86 <floorf+0x36>
 8019bba:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8019bbe:	d3e4      	bcc.n	8019b8a <floorf+0x3a>
 8019bc0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019bc4:	4770      	bx	lr
 8019bc6:	2300      	movs	r3, #0
 8019bc8:	e7dd      	b.n	8019b86 <floorf+0x36>
 8019bca:	bf00      	nop
 8019bcc:	7149f2ca 	.word	0x7149f2ca
 8019bd0:	bf800000 	.word	0xbf800000
 8019bd4:	007fffff 	.word	0x007fffff

08019bd8 <_init>:
 8019bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019bda:	bf00      	nop
 8019bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019bde:	bc08      	pop	{r3}
 8019be0:	469e      	mov	lr, r3
 8019be2:	4770      	bx	lr

08019be4 <_fini>:
 8019be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019be6:	bf00      	nop
 8019be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019bea:	bc08      	pop	{r3}
 8019bec:	469e      	mov	lr, r3
 8019bee:	4770      	bx	lr
