{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479048822271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479048822271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 22:53:42 2016 " "Processing started: Sun Nov 13 22:53:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479048822271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479048822271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KEY_BUZZER -c KEY_BUZZER " "Command: quartus_map --read_settings_files=on --write_settings_files=off KEY_BUZZER -c KEY_BUZZER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479048822271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479048822459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479048822505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479048822505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 KEY_DETECT_MODULE.v(20) " "Verilog HDL Expression warning at KEY_DETECT_MODULE.v(20): truncated literal to match 11 bits" {  } { { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/KEY_DETECT_MODULE.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1479048822505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_DETECT_MODULE " "Found entity 1: KEY_DETECT_MODULE" {  } { { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/KEY_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479048822505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479048822505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DELAY_MODULE " "Found entity 1: DELAY_MODULE" {  } { { "DELAY_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/DELAY_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479048822505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479048822505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_sos_module.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_sos_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER_SOS_MODULE " "Found entity 1: BUZZER_SOS_MODULE" {  } { { "BUZZER_SOS_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/BUZZER_SOS_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479048822505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479048822505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "INTER_CTL_MODULE.v(23) " "Verilog HDL information at INTER_CTL_MODULE.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "INTER_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/INTER_CTL_MODULE.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1479048822505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file inter_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTER_CTL_MODULE " "Found entity 1: INTER_CTL_MODULE" {  } { { "INTER_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/INTER_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479048822505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479048822505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Trig_Sig top_module.v(39) " "Verilog HDL Implicit Net warning at top_module.v(39): created implicit net for \"Trig_Sig\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/top_module.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1479048822505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479048822537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_DETECT_MODULE KEY_DETECT_MODULE:U_key_detect_module_Inst " "Elaborating entity \"KEY_DETECT_MODULE\" for hierarchy \"KEY_DETECT_MODULE:U_key_detect_module_Inst\"" {  } { { "top_module.v" "U_key_detect_module_Inst" { Text "D:/FPGA_PROC/KEY_BUZZER/top_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479048822537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DELAY_MODULE DELAY_MODULE:U_delay_module_Inst " "Elaborating entity \"DELAY_MODULE\" for hierarchy \"DELAY_MODULE:U_delay_module_Inst\"" {  } { { "top_module.v" "U_delay_module_Inst" { Text "D:/FPGA_PROC/KEY_BUZZER/top_module.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479048822537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTER_CTL_MODULE INTER_CTL_MODULE:U_inter_ctl_module_Inst " "Elaborating entity \"INTER_CTL_MODULE\" for hierarchy \"INTER_CTL_MODULE:U_inter_ctl_module_Inst\"" {  } { { "top_module.v" "U_inter_ctl_module_Inst" { Text "D:/FPGA_PROC/KEY_BUZZER/top_module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479048822537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUZZER_SOS_MODULE BUZZER_SOS_MODULE:U_buzzer_sos_module_Inst " "Elaborating entity \"BUZZER_SOS_MODULE\" for hierarchy \"BUZZER_SOS_MODULE:U_buzzer_sos_module_Inst\"" {  } { { "top_module.v" "U_buzzer_sos_module_Inst" { Text "D:/FPGA_PROC/KEY_BUZZER/top_module.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479048822537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 BUZZER_SOS_MODULE.v(43) " "Verilog HDL assignment warning at BUZZER_SOS_MODULE.v(43): truncated value with size 16 to match size of target (10)" {  } { { "BUZZER_SOS_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/BUZZER_SOS_MODULE.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479048822537 "|top_module|BUZZER_SOS_MODULE:U_buzzer_sos_module_Inst"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RSTn " "Bidir \"RSTn\" has no driver" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/top_module.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1479048823051 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1479048823051 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/KEY_DETECT_MODULE.v" 39 -1 0 } } { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_BUZZER/KEY_DETECT_MODULE.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479048823051 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479048823051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479048823254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1479048823441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_PROC/KEY_BUZZER/output_files/KEY_BUZZER.map.smsg " "Generated suppressed messages file D:/FPGA_PROC/KEY_BUZZER/output_files/KEY_BUZZER.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479048823473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479048823551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479048823551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479048823582 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479048823582 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1479048823582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479048823582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479048823582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479048823597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 22:53:43 2016 " "Processing ended: Sun Nov 13 22:53:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479048823597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479048823597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479048823597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479048823597 ""}
