// Seed: 1841487467
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    output tri0  id_2,
    output tri1  id_3,
    input  wor   id_4
);
endmodule
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output uwire id_2,
    output wand id_3,
    output wor id_4,
    input wire id_5,
    input wor id_6,
    output tri module_1,
    output wire id_8,
    output supply0 id_9,
    output tri id_10
    , id_48,
    input supply1 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input uwire id_15,
    output supply0 id_16,
    input uwire id_17,
    output tri0 id_18,
    input wire id_19,
    input wand id_20,
    input wor id_21,
    input wor id_22,
    output supply0 id_23,
    input supply1 id_24
    , id_49,
    input wand id_25,
    output wand id_26,
    input uwire id_27,
    output tri id_28,
    input tri0 id_29,
    input uwire id_30,
    input tri1 id_31,
    input tri id_32,
    input uwire id_33,
    output uwire id_34,
    input tri id_35,
    input tri0 id_36,
    input wand id_37,
    input wor id_38,
    input tri0 id_39,
    input wire id_40,
    input supply1 id_41,
    input supply1 id_42,
    output supply1 id_43,
    input tri1 id_44,
    output tri id_45,
    output uwire id_46
);
  wire id_50;
  wire id_51;
  wire id_52;
  module_0(
      id_18, id_29, id_9, id_16, id_13
  );
endmodule
