
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cut_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401410 <.init>:
  401410:	stp	x29, x30, [sp, #-16]!
  401414:	mov	x29, sp
  401418:	bl	401830 <ferror@plt+0x60>
  40141c:	ldp	x29, x30, [sp], #16
  401420:	ret

Disassembly of section .plt:

0000000000401430 <mbrtowc@plt-0x20>:
  401430:	stp	x16, x30, [sp, #-16]!
  401434:	adrp	x16, 418000 <ferror@plt+0x16830>
  401438:	ldr	x17, [x16, #4088]
  40143c:	add	x16, x16, #0xff8
  401440:	br	x17
  401444:	nop
  401448:	nop
  40144c:	nop

0000000000401450 <mbrtowc@plt>:
  401450:	adrp	x16, 419000 <ferror@plt+0x17830>
  401454:	ldr	x17, [x16]
  401458:	add	x16, x16, #0x0
  40145c:	br	x17

0000000000401460 <memcpy@plt>:
  401460:	adrp	x16, 419000 <ferror@plt+0x17830>
  401464:	ldr	x17, [x16, #8]
  401468:	add	x16, x16, #0x8
  40146c:	br	x17

0000000000401470 <memmove@plt>:
  401470:	adrp	x16, 419000 <ferror@plt+0x17830>
  401474:	ldr	x17, [x16, #16]
  401478:	add	x16, x16, #0x10
  40147c:	br	x17

0000000000401480 <_exit@plt>:
  401480:	adrp	x16, 419000 <ferror@plt+0x17830>
  401484:	ldr	x17, [x16, #24]
  401488:	add	x16, x16, #0x18
  40148c:	br	x17

0000000000401490 <fwrite_unlocked@plt>:
  401490:	adrp	x16, 419000 <ferror@plt+0x17830>
  401494:	ldr	x17, [x16, #32]
  401498:	add	x16, x16, #0x20
  40149c:	br	x17

00000000004014a0 <strlen@plt>:
  4014a0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014a4:	ldr	x17, [x16, #40]
  4014a8:	add	x16, x16, #0x28
  4014ac:	br	x17

00000000004014b0 <exit@plt>:
  4014b0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014b4:	ldr	x17, [x16, #48]
  4014b8:	add	x16, x16, #0x30
  4014bc:	br	x17

00000000004014c0 <error@plt>:
  4014c0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014c4:	ldr	x17, [x16, #56]
  4014c8:	add	x16, x16, #0x38
  4014cc:	br	x17

00000000004014d0 <__cxa_atexit@plt>:
  4014d0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014d4:	ldr	x17, [x16, #64]
  4014d8:	add	x16, x16, #0x40
  4014dc:	br	x17

00000000004014e0 <qsort@plt>:
  4014e0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014e4:	ldr	x17, [x16, #72]
  4014e8:	add	x16, x16, #0x48
  4014ec:	br	x17

00000000004014f0 <lseek@plt>:
  4014f0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014f4:	ldr	x17, [x16, #80]
  4014f8:	add	x16, x16, #0x50
  4014fc:	br	x17

0000000000401500 <__fpending@plt>:
  401500:	adrp	x16, 419000 <ferror@plt+0x17830>
  401504:	ldr	x17, [x16, #88]
  401508:	add	x16, x16, #0x58
  40150c:	br	x17

0000000000401510 <fileno@plt>:
  401510:	adrp	x16, 419000 <ferror@plt+0x17830>
  401514:	ldr	x17, [x16, #96]
  401518:	add	x16, x16, #0x60
  40151c:	br	x17

0000000000401520 <fclose@plt>:
  401520:	adrp	x16, 419000 <ferror@plt+0x17830>
  401524:	ldr	x17, [x16, #104]
  401528:	add	x16, x16, #0x68
  40152c:	br	x17

0000000000401530 <nl_langinfo@plt>:
  401530:	adrp	x16, 419000 <ferror@plt+0x17830>
  401534:	ldr	x17, [x16, #112]
  401538:	add	x16, x16, #0x70
  40153c:	br	x17

0000000000401540 <fopen@plt>:
  401540:	adrp	x16, 419000 <ferror@plt+0x17830>
  401544:	ldr	x17, [x16, #120]
  401548:	add	x16, x16, #0x78
  40154c:	br	x17

0000000000401550 <malloc@plt>:
  401550:	adrp	x16, 419000 <ferror@plt+0x17830>
  401554:	ldr	x17, [x16, #128]
  401558:	add	x16, x16, #0x80
  40155c:	br	x17

0000000000401560 <strncmp@plt>:
  401560:	adrp	x16, 419000 <ferror@plt+0x17830>
  401564:	ldr	x17, [x16, #136]
  401568:	add	x16, x16, #0x88
  40156c:	br	x17

0000000000401570 <bindtextdomain@plt>:
  401570:	adrp	x16, 419000 <ferror@plt+0x17830>
  401574:	ldr	x17, [x16, #144]
  401578:	add	x16, x16, #0x90
  40157c:	br	x17

0000000000401580 <__libc_start_main@plt>:
  401580:	adrp	x16, 419000 <ferror@plt+0x17830>
  401584:	ldr	x17, [x16, #152]
  401588:	add	x16, x16, #0x98
  40158c:	br	x17

0000000000401590 <fgetc@plt>:
  401590:	adrp	x16, 419000 <ferror@plt+0x17830>
  401594:	ldr	x17, [x16, #160]
  401598:	add	x16, x16, #0xa0
  40159c:	br	x17

00000000004015a0 <__printf_chk@plt>:
  4015a0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015a4:	ldr	x17, [x16, #168]
  4015a8:	add	x16, x16, #0xa8
  4015ac:	br	x17

00000000004015b0 <memset@plt>:
  4015b0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015b4:	ldr	x17, [x16, #176]
  4015b8:	add	x16, x16, #0xb0
  4015bc:	br	x17

00000000004015c0 <calloc@plt>:
  4015c0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015c4:	ldr	x17, [x16, #184]
  4015c8:	add	x16, x16, #0xb8
  4015cc:	br	x17

00000000004015d0 <realloc@plt>:
  4015d0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015d4:	ldr	x17, [x16, #192]
  4015d8:	add	x16, x16, #0xc0
  4015dc:	br	x17

00000000004015e0 <__fread_chk@plt>:
  4015e0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015e4:	ldr	x17, [x16, #200]
  4015e8:	add	x16, x16, #0xc8
  4015ec:	br	x17

00000000004015f0 <strrchr@plt>:
  4015f0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015f4:	ldr	x17, [x16, #208]
  4015f8:	add	x16, x16, #0xd0
  4015fc:	br	x17

0000000000401600 <__gmon_start__@plt>:
  401600:	adrp	x16, 419000 <ferror@plt+0x17830>
  401604:	ldr	x17, [x16, #216]
  401608:	add	x16, x16, #0xd8
  40160c:	br	x17

0000000000401610 <abort@plt>:
  401610:	adrp	x16, 419000 <ferror@plt+0x17830>
  401614:	ldr	x17, [x16, #224]
  401618:	add	x16, x16, #0xe0
  40161c:	br	x17

0000000000401620 <posix_fadvise@plt>:
  401620:	adrp	x16, 419000 <ferror@plt+0x17830>
  401624:	ldr	x17, [x16, #232]
  401628:	add	x16, x16, #0xe8
  40162c:	br	x17

0000000000401630 <mbsinit@plt>:
  401630:	adrp	x16, 419000 <ferror@plt+0x17830>
  401634:	ldr	x17, [x16, #240]
  401638:	add	x16, x16, #0xf0
  40163c:	br	x17

0000000000401640 <__overflow@plt>:
  401640:	adrp	x16, 419000 <ferror@plt+0x17830>
  401644:	ldr	x17, [x16, #248]
  401648:	add	x16, x16, #0xf8
  40164c:	br	x17

0000000000401650 <memcmp@plt>:
  401650:	adrp	x16, 419000 <ferror@plt+0x17830>
  401654:	ldr	x17, [x16, #256]
  401658:	add	x16, x16, #0x100
  40165c:	br	x17

0000000000401660 <textdomain@plt>:
  401660:	adrp	x16, 419000 <ferror@plt+0x17830>
  401664:	ldr	x17, [x16, #264]
  401668:	add	x16, x16, #0x108
  40166c:	br	x17

0000000000401670 <getopt_long@plt>:
  401670:	adrp	x16, 419000 <ferror@plt+0x17830>
  401674:	ldr	x17, [x16, #272]
  401678:	add	x16, x16, #0x110
  40167c:	br	x17

0000000000401680 <__fprintf_chk@plt>:
  401680:	adrp	x16, 419000 <ferror@plt+0x17830>
  401684:	ldr	x17, [x16, #280]
  401688:	add	x16, x16, #0x118
  40168c:	br	x17

0000000000401690 <strcmp@plt>:
  401690:	adrp	x16, 419000 <ferror@plt+0x17830>
  401694:	ldr	x17, [x16, #288]
  401698:	add	x16, x16, #0x120
  40169c:	br	x17

00000000004016a0 <__ctype_b_loc@plt>:
  4016a0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016a4:	ldr	x17, [x16, #296]
  4016a8:	add	x16, x16, #0x128
  4016ac:	br	x17

00000000004016b0 <fseeko@plt>:
  4016b0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016b4:	ldr	x17, [x16, #304]
  4016b8:	add	x16, x16, #0x130
  4016bc:	br	x17

00000000004016c0 <free@plt>:
  4016c0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016c4:	ldr	x17, [x16, #312]
  4016c8:	add	x16, x16, #0x138
  4016cc:	br	x17

00000000004016d0 <ungetc@plt>:
  4016d0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016d4:	ldr	x17, [x16, #320]
  4016d8:	add	x16, x16, #0x140
  4016dc:	br	x17

00000000004016e0 <__ctype_get_mb_cur_max@plt>:
  4016e0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016e4:	ldr	x17, [x16, #328]
  4016e8:	add	x16, x16, #0x148
  4016ec:	br	x17

00000000004016f0 <strndup@plt>:
  4016f0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016f4:	ldr	x17, [x16, #336]
  4016f8:	add	x16, x16, #0x150
  4016fc:	br	x17

0000000000401700 <strspn@plt>:
  401700:	adrp	x16, 419000 <ferror@plt+0x17830>
  401704:	ldr	x17, [x16, #344]
  401708:	add	x16, x16, #0x158
  40170c:	br	x17

0000000000401710 <fwrite@plt>:
  401710:	adrp	x16, 419000 <ferror@plt+0x17830>
  401714:	ldr	x17, [x16, #352]
  401718:	add	x16, x16, #0x160
  40171c:	br	x17

0000000000401720 <fflush@plt>:
  401720:	adrp	x16, 419000 <ferror@plt+0x17830>
  401724:	ldr	x17, [x16, #360]
  401728:	add	x16, x16, #0x168
  40172c:	br	x17

0000000000401730 <clearerr_unlocked@plt>:
  401730:	adrp	x16, 419000 <ferror@plt+0x17830>
  401734:	ldr	x17, [x16, #368]
  401738:	add	x16, x16, #0x170
  40173c:	br	x17

0000000000401740 <memchr@plt>:
  401740:	adrp	x16, 419000 <ferror@plt+0x17830>
  401744:	ldr	x17, [x16, #376]
  401748:	add	x16, x16, #0x178
  40174c:	br	x17

0000000000401750 <dcgettext@plt>:
  401750:	adrp	x16, 419000 <ferror@plt+0x17830>
  401754:	ldr	x17, [x16, #384]
  401758:	add	x16, x16, #0x180
  40175c:	br	x17

0000000000401760 <fputs_unlocked@plt>:
  401760:	adrp	x16, 419000 <ferror@plt+0x17830>
  401764:	ldr	x17, [x16, #392]
  401768:	add	x16, x16, #0x188
  40176c:	br	x17

0000000000401770 <__freading@plt>:
  401770:	adrp	x16, 419000 <ferror@plt+0x17830>
  401774:	ldr	x17, [x16, #400]
  401778:	add	x16, x16, #0x190
  40177c:	br	x17

0000000000401780 <iswprint@plt>:
  401780:	adrp	x16, 419000 <ferror@plt+0x17830>
  401784:	ldr	x17, [x16, #408]
  401788:	add	x16, x16, #0x198
  40178c:	br	x17

0000000000401790 <__assert_fail@plt>:
  401790:	adrp	x16, 419000 <ferror@plt+0x17830>
  401794:	ldr	x17, [x16, #416]
  401798:	add	x16, x16, #0x1a0
  40179c:	br	x17

00000000004017a0 <__errno_location@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4017a4:	ldr	x17, [x16, #424]
  4017a8:	add	x16, x16, #0x1a8
  4017ac:	br	x17

00000000004017b0 <__uflow@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4017b4:	ldr	x17, [x16, #432]
  4017b8:	add	x16, x16, #0x1b0
  4017bc:	br	x17

00000000004017c0 <setlocale@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4017c4:	ldr	x17, [x16, #440]
  4017c8:	add	x16, x16, #0x1b8
  4017cc:	br	x17

00000000004017d0 <ferror@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4017d4:	ldr	x17, [x16, #448]
  4017d8:	add	x16, x16, #0x1c0
  4017dc:	br	x17

Disassembly of section .text:

00000000004017e0 <.text>:
  4017e0:	mov	x29, #0x0                   	// #0
  4017e4:	mov	x30, #0x0                   	// #0
  4017e8:	mov	x5, x0
  4017ec:	ldr	x1, [sp]
  4017f0:	add	x2, sp, #0x8
  4017f4:	mov	x6, sp
  4017f8:	movz	x0, #0x0, lsl #48
  4017fc:	movk	x0, #0x0, lsl #32
  401800:	movk	x0, #0x40, lsl #16
  401804:	movk	x0, #0x2554
  401808:	movz	x3, #0x0, lsl #48
  40180c:	movk	x3, #0x0, lsl #32
  401810:	movk	x3, #0x40, lsl #16
  401814:	movk	x3, #0x5eb0
  401818:	movz	x4, #0x0, lsl #48
  40181c:	movk	x4, #0x0, lsl #32
  401820:	movk	x4, #0x40, lsl #16
  401824:	movk	x4, #0x5f30
  401828:	bl	401580 <__libc_start_main@plt>
  40182c:	bl	401610 <abort@plt>
  401830:	adrp	x0, 418000 <ferror@plt+0x16830>
  401834:	ldr	x0, [x0, #4064]
  401838:	cbz	x0, 401840 <ferror@plt+0x70>
  40183c:	b	401600 <__gmon_start__@plt>
  401840:	ret
  401844:	adrp	x0, 419000 <ferror@plt+0x17830>
  401848:	add	x0, x0, #0x248
  40184c:	adrp	x1, 419000 <ferror@plt+0x17830>
  401850:	add	x1, x1, #0x248
  401854:	cmp	x0, x1
  401858:	b.eq	40188c <ferror@plt+0xbc>  // b.none
  40185c:	stp	x29, x30, [sp, #-32]!
  401860:	mov	x29, sp
  401864:	adrp	x0, 405000 <ferror@plt+0x3830>
  401868:	ldr	x0, [x0, #3936]
  40186c:	str	x0, [sp, #24]
  401870:	mov	x1, x0
  401874:	cbz	x1, 401884 <ferror@plt+0xb4>
  401878:	adrp	x0, 419000 <ferror@plt+0x17830>
  40187c:	add	x0, x0, #0x248
  401880:	blr	x1
  401884:	ldp	x29, x30, [sp], #32
  401888:	ret
  40188c:	ret
  401890:	adrp	x0, 419000 <ferror@plt+0x17830>
  401894:	add	x0, x0, #0x248
  401898:	adrp	x1, 419000 <ferror@plt+0x17830>
  40189c:	add	x1, x1, #0x248
  4018a0:	sub	x0, x0, x1
  4018a4:	lsr	x1, x0, #63
  4018a8:	add	x0, x1, x0, asr #3
  4018ac:	cmp	xzr, x0, asr #1
  4018b0:	b.eq	4018e8 <ferror@plt+0x118>  // b.none
  4018b4:	stp	x29, x30, [sp, #-32]!
  4018b8:	mov	x29, sp
  4018bc:	asr	x1, x0, #1
  4018c0:	adrp	x0, 405000 <ferror@plt+0x3830>
  4018c4:	ldr	x0, [x0, #3944]
  4018c8:	str	x0, [sp, #24]
  4018cc:	mov	x2, x0
  4018d0:	cbz	x2, 4018e0 <ferror@plt+0x110>
  4018d4:	adrp	x0, 419000 <ferror@plt+0x17830>
  4018d8:	add	x0, x0, #0x248
  4018dc:	blr	x2
  4018e0:	ldp	x29, x30, [sp], #32
  4018e4:	ret
  4018e8:	ret
  4018ec:	adrp	x0, 419000 <ferror@plt+0x17830>
  4018f0:	ldrb	w0, [x0, #640]
  4018f4:	cbnz	w0, 401918 <ferror@plt+0x148>
  4018f8:	stp	x29, x30, [sp, #-16]!
  4018fc:	mov	x29, sp
  401900:	bl	401844 <ferror@plt+0x74>
  401904:	adrp	x0, 419000 <ferror@plt+0x17830>
  401908:	mov	w1, #0x1                   	// #1
  40190c:	strb	w1, [x0, #640]
  401910:	ldp	x29, x30, [sp], #16
  401914:	ret
  401918:	ret
  40191c:	stp	x29, x30, [sp, #-16]!
  401920:	mov	x29, sp
  401924:	bl	401890 <ferror@plt+0xc0>
  401928:	ldp	x29, x30, [sp], #16
  40192c:	ret
  401930:	stp	x29, x30, [sp, #-96]!
  401934:	mov	x29, sp
  401938:	stp	x19, x20, [sp, #16]
  40193c:	stp	x25, x26, [sp, #64]
  401940:	mov	x26, x0
  401944:	adrp	x1, 406000 <ferror@plt+0x4830>
  401948:	add	x1, x1, #0xc48
  40194c:	bl	401690 <strcmp@plt>
  401950:	cbnz	w0, 401a08 <ferror@plt+0x238>
  401954:	adrp	x0, 419000 <ferror@plt+0x17830>
  401958:	mov	w1, #0x1                   	// #1
  40195c:	strb	w1, [x0, #648]
  401960:	adrp	x0, 419000 <ferror@plt+0x17830>
  401964:	ldr	x20, [x0, #624]
  401968:	mov	w1, #0x2                   	// #2
  40196c:	mov	x0, x20
  401970:	bl	403258 <ferror@plt+0x1a88>
  401974:	adrp	x0, 419000 <ferror@plt+0x17830>
  401978:	ldr	w0, [x0, #652]
  40197c:	cmp	w0, #0x1
  401980:	b.eq	401a58 <ferror@plt+0x288>  // b.none
  401984:	adrp	x0, 419000 <ferror@plt+0x17830>
  401988:	ldr	x1, [x0, #1080]
  40198c:	adrp	x0, 419000 <ferror@plt+0x17830>
  401990:	str	x1, [x0, #656]
  401994:	ldr	x0, [x20, #8]
  401998:	ldr	x1, [x20, #16]
  40199c:	cmp	x0, x1
  4019a0:	b.cs	401bf0 <ferror@plt+0x420>  // b.hs, b.nlast
  4019a4:	stp	x21, x22, [sp, #32]
  4019a8:	stp	x23, x24, [sp, #48]
  4019ac:	stp	x27, x28, [sp, #80]
  4019b0:	add	x1, x0, #0x1
  4019b4:	str	x1, [x20, #8]
  4019b8:	ldrb	w0, [x0]
  4019bc:	mov	x1, x20
  4019c0:	bl	4016d0 <ungetc@plt>
  4019c4:	adrp	x0, 419000 <ferror@plt+0x17830>
  4019c8:	add	x0, x0, #0x288
  4019cc:	ldr	x1, [x0, #8]
  4019d0:	ldr	x1, [x1]
  4019d4:	cmp	x1, #0x1
  4019d8:	cset	w1, hi  // hi = pmore
  4019dc:	ldrb	w0, [x0, #40]
  4019e0:	cmp	w1, w0
  4019e4:	cset	w27, ne  // ne = any
  4019e8:	mov	x22, #0x1                   	// #1
  4019ec:	mov	w24, #0x0                   	// #0
  4019f0:	mov	w25, #0x0                   	// #0
  4019f4:	adrp	x19, 419000 <ferror@plt+0x17830>
  4019f8:	add	x19, x19, #0x288
  4019fc:	adrp	x23, 419000 <ferror@plt+0x17830>
  401a00:	add	x23, x23, #0x1d8
  401a04:	b	401f44 <ferror@plt+0x774>
  401a08:	adrp	x1, 406000 <ferror@plt+0x4830>
  401a0c:	add	x1, x1, #0x960
  401a10:	mov	x0, x26
  401a14:	bl	401540 <fopen@plt>
  401a18:	mov	x20, x0
  401a1c:	cbnz	x0, 401968 <ferror@plt+0x198>
  401a20:	bl	4017a0 <__errno_location@plt>
  401a24:	ldr	w19, [x0]
  401a28:	mov	x2, x26
  401a2c:	mov	w1, #0x3                   	// #3
  401a30:	mov	w0, #0x0                   	// #0
  401a34:	bl	404fb4 <ferror@plt+0x37e4>
  401a38:	mov	x3, x0
  401a3c:	adrp	x2, 406000 <ferror@plt+0x4830>
  401a40:	add	x2, x2, #0xce8
  401a44:	mov	w1, w19
  401a48:	mov	w0, #0x0                   	// #0
  401a4c:	bl	4014c0 <error@plt>
  401a50:	mov	w0, #0x0                   	// #0
  401a54:	b	40201c <ferror@plt+0x84c>
  401a58:	stp	x21, x22, [sp, #32]
  401a5c:	stp	x23, x24, [sp, #48]
  401a60:	adrp	x0, 419000 <ferror@plt+0x17830>
  401a64:	ldr	x1, [x0, #1080]
  401a68:	adrp	x0, 419000 <ferror@plt+0x17830>
  401a6c:	str	x1, [x0, #656]
  401a70:	mov	x19, #0x0                   	// #0
  401a74:	mov	w25, #0x0                   	// #0
  401a78:	adrp	x21, 419000 <ferror@plt+0x17830>
  401a7c:	add	x21, x21, #0x288
  401a80:	adrp	x23, 419000 <ferror@plt+0x17830>
  401a84:	adrp	x24, 419000 <ferror@plt+0x17830>
  401a88:	add	x24, x24, #0x1d8
  401a8c:	b	401b18 <ferror@plt+0x348>
  401a90:	mov	x0, x20
  401a94:	bl	4017b0 <__uflow@plt>
  401a98:	ldrb	w1, [x24]
  401a9c:	mov	w22, w1
  401aa0:	cmp	w0, w1
  401aa4:	b.eq	401ae4 <ferror@plt+0x314>  // b.none
  401aa8:	cmn	w0, #0x1
  401aac:	b.ne	401bc4 <ferror@plt+0x3f4>  // b.any
  401ab0:	cbz	x19, 401fdc <ferror@plt+0x80c>
  401ab4:	adrp	x0, 419000 <ferror@plt+0x17830>
  401ab8:	ldr	x0, [x0, #616]
  401abc:	ldr	x2, [x0, #40]
  401ac0:	ldr	x3, [x0, #48]
  401ac4:	cmp	x2, x3
  401ac8:	b.cs	401bb4 <ferror@plt+0x3e4>  // b.hs, b.nlast
  401acc:	add	x3, x2, #0x1
  401ad0:	str	x3, [x0, #40]
  401ad4:	strb	w1, [x2]
  401ad8:	ldp	x21, x22, [sp, #32]
  401adc:	ldp	x23, x24, [sp, #48]
  401ae0:	b	401ff4 <ferror@plt+0x824>
  401ae4:	ldr	x0, [x23, #616]
  401ae8:	ldr	x1, [x0, #40]
  401aec:	ldr	x2, [x0, #48]
  401af0:	cmp	x1, x2
  401af4:	b.cs	401ba8 <ferror@plt+0x3d8>  // b.hs, b.nlast
  401af8:	add	x2, x1, #0x1
  401afc:	str	x2, [x0, #40]
  401b00:	strb	w22, [x1]
  401b04:	adrp	x0, 419000 <ferror@plt+0x17830>
  401b08:	ldr	x0, [x0, #1080]
  401b0c:	str	x0, [x21, #8]
  401b10:	mov	x19, #0x0                   	// #0
  401b14:	mov	w25, #0x0                   	// #0
  401b18:	ldr	x0, [x20, #8]
  401b1c:	ldr	x1, [x20, #16]
  401b20:	cmp	x0, x1
  401b24:	b.cs	401a90 <ferror@plt+0x2c0>  // b.hs, b.nlast
  401b28:	add	x1, x0, #0x1
  401b2c:	str	x1, [x20, #8]
  401b30:	ldrb	w22, [x0]
  401b34:	ldrb	w0, [x24]
  401b38:	cmp	w0, w22
  401b3c:	b.eq	401ae4 <ferror@plt+0x314>  // b.none
  401b40:	add	x19, x19, #0x1
  401b44:	ldr	x0, [x21, #8]
  401b48:	ldr	x1, [x0, #8]
  401b4c:	cmp	x19, x1
  401b50:	b.ls	401b5c <ferror@plt+0x38c>  // b.plast
  401b54:	add	x0, x0, #0x10
  401b58:	str	x0, [x21, #8]
  401b5c:	ldr	x0, [x21, #8]
  401b60:	ldr	x0, [x0]
  401b64:	cmp	x19, x0
  401b68:	b.cc	401b18 <ferror@plt+0x348>  // b.lo, b.ul, b.last
  401b6c:	ldrb	w1, [x21, #16]
  401b70:	cbz	w1, 401b84 <ferror@plt+0x3b4>
  401b74:	cset	w0, eq  // eq = none
  401b78:	ands	w25, w25, w0
  401b7c:	b.ne	401bcc <ferror@plt+0x3fc>  // b.any
  401b80:	mov	w25, w1
  401b84:	ldr	x0, [x23, #616]
  401b88:	ldr	x1, [x0, #40]
  401b8c:	ldr	x2, [x0, #48]
  401b90:	cmp	x1, x2
  401b94:	b.cs	401be4 <ferror@plt+0x414>  // b.hs, b.nlast
  401b98:	add	x2, x1, #0x1
  401b9c:	str	x2, [x0, #40]
  401ba0:	strb	w22, [x1]
  401ba4:	b	401b18 <ferror@plt+0x348>
  401ba8:	mov	w1, w22
  401bac:	bl	401640 <__overflow@plt>
  401bb0:	b	401b04 <ferror@plt+0x334>
  401bb4:	bl	401640 <__overflow@plt>
  401bb8:	ldp	x21, x22, [sp, #32]
  401bbc:	ldp	x23, x24, [sp, #48]
  401bc0:	b	401ff4 <ferror@plt+0x824>
  401bc4:	mov	w22, w0
  401bc8:	b	401b40 <ferror@plt+0x370>
  401bcc:	ldr	x3, [x23, #616]
  401bd0:	ldr	x2, [x21, #24]
  401bd4:	mov	x1, #0x1                   	// #1
  401bd8:	ldr	x0, [x21, #32]
  401bdc:	bl	401490 <fwrite_unlocked@plt>
  401be0:	b	401b84 <ferror@plt+0x3b4>
  401be4:	and	w1, w22, #0xff
  401be8:	bl	401640 <__overflow@plt>
  401bec:	b	401b18 <ferror@plt+0x348>
  401bf0:	mov	x0, x20
  401bf4:	bl	4017b0 <__uflow@plt>
  401bf8:	cmn	w0, #0x1
  401bfc:	b.eq	401ff4 <ferror@plt+0x824>  // b.none
  401c00:	stp	x21, x22, [sp, #32]
  401c04:	stp	x23, x24, [sp, #48]
  401c08:	stp	x27, x28, [sp, #80]
  401c0c:	b	4019bc <ferror@plt+0x1ec>
  401c10:	mov	x22, #0x1                   	// #1
  401c14:	mov	w21, #0x0                   	// #0
  401c18:	b	401f40 <ferror@plt+0x770>
  401c1c:	mov	x6, x20
  401c20:	ldrb	w5, [x23]
  401c24:	ldrb	w4, [x19, #41]
  401c28:	mov	x3, #0xffffffffffffffff    	// #-1
  401c2c:	mov	x2, #0x0                   	// #0
  401c30:	add	x1, x19, #0x30
  401c34:	add	x0, x19, #0x38
  401c38:	bl	403290 <ferror@plt+0x1ac0>
  401c3c:	mov	x2, x0
  401c40:	tbnz	x0, #63, 401c94 <ferror@plt+0x4c4>
  401c44:	cbz	x0, 401cc8 <ferror@plt+0x4f8>
  401c48:	ldr	x0, [x19, #56]
  401c4c:	sub	x22, x2, #0x1
  401c50:	ldrb	w3, [x0, x22]
  401c54:	ldrb	w1, [x19, #41]
  401c58:	cmp	w3, w1
  401c5c:	b.ne	401ce8 <ferror@plt+0x518>  // b.any
  401c60:	ldr	x1, [x19, #8]
  401c64:	ldr	x1, [x1]
  401c68:	cmp	x1, #0x1
  401c6c:	b.ls	401d4c <ferror@plt+0x57c>  // b.plast
  401c70:	ldr	x0, [x19, #8]
  401c74:	ldr	x1, [x0, #8]
  401c78:	cmp	x1, #0x1
  401c7c:	b.hi	401db8 <ferror@plt+0x5e8>  // b.pmore
  401c80:	add	x0, x0, #0x10
  401c84:	str	x0, [x19, #8]
  401c88:	mov	x22, #0x2                   	// #2
  401c8c:	mov	w25, #0x0                   	// #0
  401c90:	b	401f50 <ferror@plt+0x780>
  401c94:	adrp	x19, 419000 <ferror@plt+0x17830>
  401c98:	add	x19, x19, #0x288
  401c9c:	ldr	x0, [x19, #56]
  401ca0:	bl	4016c0 <free@plt>
  401ca4:	str	xzr, [x19, #56]
  401ca8:	ldr	w0, [x20]
  401cac:	tst	w0, #0x30
  401cb0:	b.eq	401cc4 <ferror@plt+0x4f4>  // b.none
  401cb4:	ldp	x21, x22, [sp, #32]
  401cb8:	ldp	x23, x24, [sp, #48]
  401cbc:	ldp	x27, x28, [sp, #80]
  401cc0:	b	401ff4 <ferror@plt+0x824>
  401cc4:	bl	405964 <ferror@plt+0x4194>
  401cc8:	adrp	x3, 406000 <ferror@plt+0x4830>
  401ccc:	add	x3, x3, #0x9c0
  401cd0:	mov	w2, #0x149                 	// #329
  401cd4:	adrp	x1, 406000 <ferror@plt+0x4830>
  401cd8:	add	x1, x1, #0x0
  401cdc:	adrp	x0, 406000 <ferror@plt+0x4830>
  401ce0:	add	x0, x0, #0x10
  401ce4:	bl	401790 <__assert_fail@plt>
  401ce8:	ldrb	w1, [x19, #40]
  401cec:	cbnz	w1, 401c10 <ferror@plt+0x440>
  401cf0:	adrp	x1, 419000 <ferror@plt+0x17830>
  401cf4:	ldr	x3, [x1, #616]
  401cf8:	mov	x1, #0x1                   	// #1
  401cfc:	bl	401490 <fwrite_unlocked@plt>
  401d00:	ldrb	w1, [x23]
  401d04:	ldr	x0, [x19, #56]
  401d08:	ldrb	w0, [x0, x22]
  401d0c:	cmp	w0, w1
  401d10:	b.eq	401d38 <ferror@plt+0x568>  // b.none
  401d14:	adrp	x0, 419000 <ferror@plt+0x17830>
  401d18:	ldr	x0, [x0, #616]
  401d1c:	ldr	x2, [x0, #40]
  401d20:	ldr	x3, [x0, #48]
  401d24:	cmp	x2, x3
  401d28:	b.cs	401d44 <ferror@plt+0x574>  // b.hs, b.nlast
  401d2c:	add	x3, x2, #0x1
  401d30:	str	x3, [x0, #40]
  401d34:	strb	w1, [x2]
  401d38:	ldrb	w21, [x23]
  401d3c:	mov	x22, #0x1                   	// #1
  401d40:	b	401f40 <ferror@plt+0x770>
  401d44:	bl	401640 <__overflow@plt>
  401d48:	b	401d38 <ferror@plt+0x568>
  401d4c:	adrp	x1, 419000 <ferror@plt+0x17830>
  401d50:	ldr	x3, [x1, #616]
  401d54:	mov	x2, x22
  401d58:	mov	x1, #0x1                   	// #1
  401d5c:	bl	401490 <fwrite_unlocked@plt>
  401d60:	ldrb	w1, [x19, #41]
  401d64:	ldrb	w0, [x23]
  401d68:	cmp	w1, w0
  401d6c:	b.eq	401d78 <ferror@plt+0x5a8>  // b.none
  401d70:	mov	w24, w21
  401d74:	b	401c70 <ferror@plt+0x4a0>
  401d78:	ldr	x0, [x20, #8]
  401d7c:	ldr	x1, [x20, #16]
  401d80:	cmp	x0, x1
  401d84:	b.cs	401da4 <ferror@plt+0x5d4>  // b.hs, b.nlast
  401d88:	add	x1, x0, #0x1
  401d8c:	str	x1, [x20, #8]
  401d90:	ldrb	w0, [x0]
  401d94:	mov	x1, x20
  401d98:	bl	4016d0 <ungetc@plt>
  401d9c:	mov	w24, w21
  401da0:	b	401c70 <ferror@plt+0x4a0>
  401da4:	mov	x0, x20
  401da8:	bl	4017b0 <__uflow@plt>
  401dac:	cmn	w0, #0x1
  401db0:	b.eq	401c70 <ferror@plt+0x4a0>  // b.none
  401db4:	b	401d94 <ferror@plt+0x5c4>
  401db8:	mov	x22, #0x2                   	// #2
  401dbc:	mov	w25, #0x0                   	// #0
  401dc0:	b	401f50 <ferror@plt+0x780>
  401dc4:	add	x2, x1, #0x1
  401dc8:	str	x2, [x0, #40]
  401dcc:	strb	w24, [x1]
  401dd0:	mov	w25, w24
  401dd4:	ldr	x0, [x20, #8]
  401dd8:	ldr	x1, [x20, #16]
  401ddc:	cmp	x0, x1
  401de0:	b.cs	401e2c <ferror@plt+0x65c>  // b.hs, b.nlast
  401de4:	add	x1, x0, #0x1
  401de8:	str	x1, [x20, #8]
  401dec:	ldrb	w24, [x0]
  401df0:	ldrb	w21, [x19, #41]
  401df4:	cmp	w24, w21
  401df8:	b.eq	4020d0 <ferror@plt+0x900>  // b.none
  401dfc:	ldrb	w0, [x23]
  401e00:	cmp	w0, w24
  401e04:	ccmn	w24, #0x1, #0x4, ne  // ne = any
  401e08:	b.eq	401e9c <ferror@plt+0x6cc>  // b.none
  401e0c:	ldr	x0, [x28, #616]
  401e10:	ldr	x1, [x0, #40]
  401e14:	ldr	x2, [x0, #48]
  401e18:	cmp	x1, x2
  401e1c:	b.cc	401dc4 <ferror@plt+0x5f4>  // b.lo, b.ul, b.last
  401e20:	and	w1, w24, #0xff
  401e24:	bl	401640 <__overflow@plt>
  401e28:	b	401dd0 <ferror@plt+0x600>
  401e2c:	mov	x0, x20
  401e30:	bl	4017b0 <__uflow@plt>
  401e34:	mov	w24, w0
  401e38:	b	401df0 <ferror@plt+0x620>
  401e3c:	mov	w25, w21
  401e40:	ldr	x0, [x20, #8]
  401e44:	ldr	x1, [x20, #16]
  401e48:	cmp	x0, x1
  401e4c:	b.cs	401e8c <ferror@plt+0x6bc>  // b.hs, b.nlast
  401e50:	add	x1, x0, #0x1
  401e54:	str	x1, [x20, #8]
  401e58:	ldrb	w21, [x0]
  401e5c:	ldrb	w0, [x19, #41]
  401e60:	cmp	w0, w21
  401e64:	b.eq	4020d4 <ferror@plt+0x904>  // b.none
  401e68:	ldrb	w0, [x23]
  401e6c:	cmp	w0, w21
  401e70:	ccmn	w21, #0x1, #0x4, ne  // ne = any
  401e74:	b.ne	401e3c <ferror@plt+0x66c>  // b.any
  401e78:	ldrb	w1, [x19, #41]
  401e7c:	cmp	w1, w0
  401e80:	b.ne	4020e4 <ferror@plt+0x914>  // b.any
  401e84:	ldrb	w0, [x19, #41]
  401e88:	b	401eb8 <ferror@plt+0x6e8>
  401e8c:	mov	x0, x20
  401e90:	bl	4017b0 <__uflow@plt>
  401e94:	mov	w21, w0
  401e98:	b	401e5c <ferror@plt+0x68c>
  401e9c:	ldrb	w0, [x19, #41]
  401ea0:	ldrb	w1, [x23]
  401ea4:	cmp	w1, w0
  401ea8:	b.eq	401f84 <ferror@plt+0x7b4>  // b.none
  401eac:	ldrb	w0, [x19, #41]
  401eb0:	mov	w21, w24
  401eb4:	mov	w24, #0x1                   	// #1
  401eb8:	ldrb	w1, [x23]
  401ebc:	cmp	w1, w21
  401ec0:	cset	w4, eq  // eq = none
  401ec4:	cmp	w4, #0x0
  401ec8:	ccmn	w21, #0x1, #0x4, eq  // eq = none
  401ecc:	b.ne	401f40 <ferror@plt+0x770>  // b.any
  401ed0:	cbnz	w24, 401ef0 <ferror@plt+0x720>
  401ed4:	ldrb	w2, [x19, #40]
  401ed8:	eor	w3, w2, #0x1
  401edc:	cmp	x22, #0x1
  401ee0:	cset	w2, ne  // ne = any
  401ee4:	orr	w2, w2, w3
  401ee8:	tst	w2, #0xff
  401eec:	b.eq	401f24 <ferror@plt+0x754>  // b.none
  401ef0:	cmp	w4, #0x0
  401ef4:	ccmp	w1, w25, #0x0, eq  // eq = none
  401ef8:	ccmp	w1, w0, #0x4, eq  // eq = none
  401efc:	b.ne	401fe8 <ferror@plt+0x818>  // b.any
  401f00:	adrp	x0, 419000 <ferror@plt+0x17830>
  401f04:	ldr	x0, [x0, #616]
  401f08:	ldr	x2, [x0, #40]
  401f0c:	ldr	x3, [x0, #48]
  401f10:	cmp	x2, x3
  401f14:	b.cs	401fd4 <ferror@plt+0x804>  // b.hs, b.nlast
  401f18:	add	x3, x2, #0x1
  401f1c:	str	x3, [x0, #40]
  401f20:	strb	w1, [x2]
  401f24:	cmn	w21, #0x1
  401f28:	b.eq	40202c <ferror@plt+0x85c>  // b.none
  401f2c:	adrp	x0, 419000 <ferror@plt+0x17830>
  401f30:	ldr	x0, [x0, #1080]
  401f34:	str	x0, [x19, #8]
  401f38:	mov	x22, #0x1                   	// #1
  401f3c:	mov	w24, #0x0                   	// #0
  401f40:	mov	w25, w21
  401f44:	cmp	x22, #0x1
  401f48:	csel	w21, w27, wzr, eq  // eq = none
  401f4c:	cbnz	w21, 401c1c <ferror@plt+0x44c>
  401f50:	ldr	x0, [x19, #8]
  401f54:	ldr	x0, [x0]
  401f58:	cmp	x0, x22
  401f5c:	b.hi	401e40 <ferror@plt+0x670>  // b.pmore
  401f60:	cbz	w24, 401f7c <ferror@plt+0x7ac>
  401f64:	adrp	x0, 419000 <ferror@plt+0x17830>
  401f68:	ldr	x3, [x0, #616]
  401f6c:	ldr	x2, [x19, #24]
  401f70:	mov	x1, #0x1                   	// #1
  401f74:	ldr	x0, [x19, #32]
  401f78:	bl	401490 <fwrite_unlocked@plt>
  401f7c:	adrp	x28, 419000 <ferror@plt+0x17830>
  401f80:	b	401dd4 <ferror@plt+0x604>
  401f84:	cmp	w24, w0
  401f88:	b.ne	4020c4 <ferror@plt+0x8f4>  // b.any
  401f8c:	mov	w21, w24
  401f90:	mov	w24, #0x1                   	// #1
  401f94:	ldr	x0, [x20, #8]
  401f98:	ldr	x1, [x20, #16]
  401f9c:	cmp	x0, x1
  401fa0:	b.cs	401fbc <ferror@plt+0x7ec>  // b.hs, b.nlast
  401fa4:	add	x1, x0, #0x1
  401fa8:	str	x1, [x20, #8]
  401fac:	ldrb	w0, [x0]
  401fb0:	mov	x1, x20
  401fb4:	bl	4016d0 <ungetc@plt>
  401fb8:	b	4020e4 <ferror@plt+0x914>
  401fbc:	mov	x0, x20
  401fc0:	bl	4017b0 <__uflow@plt>
  401fc4:	cmn	w0, #0x1
  401fc8:	b.ne	401fb0 <ferror@plt+0x7e0>  // b.any
  401fcc:	mov	w21, w0
  401fd0:	b	401e84 <ferror@plt+0x6b4>
  401fd4:	bl	401640 <__overflow@plt>
  401fd8:	b	401f24 <ferror@plt+0x754>
  401fdc:	ldp	x21, x22, [sp, #32]
  401fe0:	ldp	x23, x24, [sp, #48]
  401fe4:	b	401ff4 <ferror@plt+0x824>
  401fe8:	ldp	x21, x22, [sp, #32]
  401fec:	ldp	x23, x24, [sp, #48]
  401ff0:	ldp	x27, x28, [sp, #80]
  401ff4:	ldr	w0, [x20]
  401ff8:	tbnz	w0, #5, 40203c <ferror@plt+0x86c>
  401ffc:	adrp	x1, 406000 <ferror@plt+0x4830>
  402000:	add	x1, x1, #0xc48
  402004:	mov	x0, x26
  402008:	bl	401690 <strcmp@plt>
  40200c:	cbnz	w0, 402074 <ferror@plt+0x8a4>
  402010:	mov	x0, x20
  402014:	bl	401730 <clearerr_unlocked@plt>
  402018:	mov	w0, #0x1                   	// #1
  40201c:	ldp	x19, x20, [sp, #16]
  402020:	ldp	x25, x26, [sp, #64]
  402024:	ldp	x29, x30, [sp], #96
  402028:	ret
  40202c:	ldp	x21, x22, [sp, #32]
  402030:	ldp	x23, x24, [sp, #48]
  402034:	ldp	x27, x28, [sp, #80]
  402038:	b	401ff4 <ferror@plt+0x824>
  40203c:	bl	4017a0 <__errno_location@plt>
  402040:	ldr	w19, [x0]
  402044:	mov	x2, x26
  402048:	mov	w1, #0x3                   	// #3
  40204c:	mov	w0, #0x0                   	// #0
  402050:	bl	404fb4 <ferror@plt+0x37e4>
  402054:	mov	x3, x0
  402058:	adrp	x2, 406000 <ferror@plt+0x4830>
  40205c:	add	x2, x2, #0xce8
  402060:	mov	w1, w19
  402064:	mov	w0, #0x0                   	// #0
  402068:	bl	4014c0 <error@plt>
  40206c:	mov	w0, #0x0                   	// #0
  402070:	b	40201c <ferror@plt+0x84c>
  402074:	mov	x0, x20
  402078:	bl	4059c4 <ferror@plt+0x41f4>
  40207c:	mov	w1, w0
  402080:	mov	w0, #0x1                   	// #1
  402084:	cmn	w1, #0x1
  402088:	b.ne	40201c <ferror@plt+0x84c>  // b.any
  40208c:	bl	4017a0 <__errno_location@plt>
  402090:	ldr	w19, [x0]
  402094:	mov	x2, x26
  402098:	mov	w1, #0x3                   	// #3
  40209c:	mov	w0, #0x0                   	// #0
  4020a0:	bl	404fb4 <ferror@plt+0x37e4>
  4020a4:	mov	x3, x0
  4020a8:	adrp	x2, 406000 <ferror@plt+0x4830>
  4020ac:	add	x2, x2, #0xce8
  4020b0:	mov	w1, w19
  4020b4:	mov	w0, #0x0                   	// #0
  4020b8:	bl	4014c0 <error@plt>
  4020bc:	mov	w0, #0x0                   	// #0
  4020c0:	b	40201c <ferror@plt+0x84c>
  4020c4:	mov	w21, w24
  4020c8:	mov	w24, #0x1                   	// #1
  4020cc:	b	401e84 <ferror@plt+0x6b4>
  4020d0:	mov	w24, #0x1                   	// #1
  4020d4:	ldrb	w1, [x23]
  4020d8:	ldrb	w0, [x19, #41]
  4020dc:	cmp	w1, w0
  4020e0:	b.eq	401f94 <ferror@plt+0x7c4>  // b.none
  4020e4:	ldrb	w0, [x19, #41]
  4020e8:	cmp	w0, w21
  4020ec:	b.ne	401eb8 <ferror@plt+0x6e8>  // b.any
  4020f0:	add	x22, x22, #0x1
  4020f4:	ldr	x0, [x19, #8]
  4020f8:	ldr	x1, [x0, #8]
  4020fc:	cmp	x22, x1
  402100:	b.ls	401f40 <ferror@plt+0x770>  // b.plast
  402104:	add	x0, x0, #0x10
  402108:	str	x0, [x19, #8]
  40210c:	b	401f40 <ferror@plt+0x770>
  402110:	stp	x29, x30, [sp, #-160]!
  402114:	mov	x29, sp
  402118:	stp	x19, x20, [sp, #16]
  40211c:	str	x21, [sp, #32]
  402120:	mov	w20, w0
  402124:	cbz	w0, 402164 <ferror@plt+0x994>
  402128:	adrp	x0, 419000 <ferror@plt+0x17830>
  40212c:	ldr	x19, [x0, #592]
  402130:	mov	w2, #0x5                   	// #5
  402134:	adrp	x1, 406000 <ferror@plt+0x4830>
  402138:	add	x1, x1, #0x38
  40213c:	mov	x0, #0x0                   	// #0
  402140:	bl	401750 <dcgettext@plt>
  402144:	adrp	x1, 419000 <ferror@plt+0x17830>
  402148:	ldr	x3, [x1, #760]
  40214c:	mov	x2, x0
  402150:	mov	w1, #0x1                   	// #1
  402154:	mov	x0, x19
  402158:	bl	401680 <__fprintf_chk@plt>
  40215c:	mov	w0, w20
  402160:	bl	4014b0 <exit@plt>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 406000 <ferror@plt+0x4830>
  40216c:	add	x1, x1, #0x60
  402170:	mov	x0, #0x0                   	// #0
  402174:	bl	401750 <dcgettext@plt>
  402178:	adrp	x1, 419000 <ferror@plt+0x17830>
  40217c:	ldr	x2, [x1, #760]
  402180:	mov	x1, x0
  402184:	mov	w0, #0x1                   	// #1
  402188:	bl	4015a0 <__printf_chk@plt>
  40218c:	mov	w2, #0x5                   	// #5
  402190:	adrp	x1, 406000 <ferror@plt+0x4830>
  402194:	add	x1, x1, #0x80
  402198:	mov	x0, #0x0                   	// #0
  40219c:	bl	401750 <dcgettext@plt>
  4021a0:	adrp	x19, 419000 <ferror@plt+0x17830>
  4021a4:	ldr	x1, [x19, #616]
  4021a8:	bl	401760 <fputs_unlocked@plt>
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	adrp	x1, 406000 <ferror@plt+0x4830>
  4021b4:	add	x1, x1, #0xc8
  4021b8:	mov	x0, #0x0                   	// #0
  4021bc:	bl	401750 <dcgettext@plt>
  4021c0:	ldr	x1, [x19, #616]
  4021c4:	bl	401760 <fputs_unlocked@plt>
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	adrp	x1, 406000 <ferror@plt+0x4830>
  4021d0:	add	x1, x1, #0x100
  4021d4:	mov	x0, #0x0                   	// #0
  4021d8:	bl	401750 <dcgettext@plt>
  4021dc:	ldr	x1, [x19, #616]
  4021e0:	bl	401760 <fputs_unlocked@plt>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	adrp	x1, 406000 <ferror@plt+0x4830>
  4021ec:	add	x1, x1, #0x150
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	bl	401750 <dcgettext@plt>
  4021f8:	ldr	x1, [x19, #616]
  4021fc:	bl	401760 <fputs_unlocked@plt>
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 406000 <ferror@plt+0x4830>
  402208:	add	x1, x1, #0x208
  40220c:	mov	x0, #0x0                   	// #0
  402210:	bl	401750 <dcgettext@plt>
  402214:	ldr	x1, [x19, #616]
  402218:	bl	401760 <fputs_unlocked@plt>
  40221c:	mov	w2, #0x5                   	// #5
  402220:	adrp	x1, 406000 <ferror@plt+0x4830>
  402224:	add	x1, x1, #0x2f8
  402228:	mov	x0, #0x0                   	// #0
  40222c:	bl	401750 <dcgettext@plt>
  402230:	ldr	x1, [x19, #616]
  402234:	bl	401760 <fputs_unlocked@plt>
  402238:	mov	w2, #0x5                   	// #5
  40223c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402240:	add	x1, x1, #0x370
  402244:	mov	x0, #0x0                   	// #0
  402248:	bl	401750 <dcgettext@plt>
  40224c:	ldr	x1, [x19, #616]
  402250:	bl	401760 <fputs_unlocked@plt>
  402254:	mov	w2, #0x5                   	// #5
  402258:	adrp	x1, 406000 <ferror@plt+0x4830>
  40225c:	add	x1, x1, #0x448
  402260:	mov	x0, #0x0                   	// #0
  402264:	bl	401750 <dcgettext@plt>
  402268:	ldr	x1, [x19, #616]
  40226c:	bl	401760 <fputs_unlocked@plt>
  402270:	mov	w2, #0x5                   	// #5
  402274:	adrp	x1, 406000 <ferror@plt+0x4830>
  402278:	add	x1, x1, #0x488
  40227c:	mov	x0, #0x0                   	// #0
  402280:	bl	401750 <dcgettext@plt>
  402284:	ldr	x1, [x19, #616]
  402288:	bl	401760 <fputs_unlocked@plt>
  40228c:	mov	w2, #0x5                   	// #5
  402290:	adrp	x1, 406000 <ferror@plt+0x4830>
  402294:	add	x1, x1, #0x4b8
  402298:	mov	x0, #0x0                   	// #0
  40229c:	bl	401750 <dcgettext@plt>
  4022a0:	ldr	x1, [x19, #616]
  4022a4:	bl	401760 <fputs_unlocked@plt>
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	adrp	x1, 406000 <ferror@plt+0x4830>
  4022b0:	add	x1, x1, #0x4f0
  4022b4:	mov	x0, #0x0                   	// #0
  4022b8:	bl	401750 <dcgettext@plt>
  4022bc:	ldr	x1, [x19, #616]
  4022c0:	bl	401760 <fputs_unlocked@plt>
  4022c4:	mov	w2, #0x5                   	// #5
  4022c8:	adrp	x1, 406000 <ferror@plt+0x4830>
  4022cc:	add	x1, x1, #0x5c0
  4022d0:	mov	x0, #0x0                   	// #0
  4022d4:	bl	401750 <dcgettext@plt>
  4022d8:	ldr	x1, [x19, #616]
  4022dc:	bl	401760 <fputs_unlocked@plt>
  4022e0:	adrp	x2, 406000 <ferror@plt+0x4830>
  4022e4:	add	x2, x2, #0x9c0
  4022e8:	add	x0, x2, #0x10
  4022ec:	ldr	x1, [x2, #16]
  4022f0:	ldr	x2, [x2, #24]
  4022f4:	str	x1, [sp, #48]
  4022f8:	str	x2, [sp, #56]
  4022fc:	ldp	x2, x3, [x0, #16]
  402300:	stp	x2, x3, [sp, #64]
  402304:	ldp	x2, x3, [x0, #32]
  402308:	stp	x2, x3, [sp, #80]
  40230c:	ldp	x2, x3, [x0, #48]
  402310:	stp	x2, x3, [sp, #96]
  402314:	ldp	x2, x3, [x0, #64]
  402318:	stp	x2, x3, [sp, #112]
  40231c:	ldp	x2, x3, [x0, #80]
  402320:	stp	x2, x3, [sp, #128]
  402324:	ldp	x2, x3, [x0, #96]
  402328:	stp	x2, x3, [sp, #144]
  40232c:	add	x19, sp, #0x30
  402330:	cbz	x1, 402354 <ferror@plt+0xb84>
  402334:	add	x19, sp, #0x30
  402338:	adrp	x21, 406000 <ferror@plt+0x4830>
  40233c:	add	x21, x21, #0x20
  402340:	mov	x0, x21
  402344:	bl	401690 <strcmp@plt>
  402348:	cbz	w0, 402354 <ferror@plt+0xb84>
  40234c:	ldr	x1, [x19, #16]!
  402350:	cbnz	x1, 402340 <ferror@plt+0xb70>
  402354:	ldr	x19, [x19, #8]
  402358:	cbz	x19, 4024a8 <ferror@plt+0xcd8>
  40235c:	mov	w2, #0x5                   	// #5
  402360:	adrp	x1, 406000 <ferror@plt+0x4830>
  402364:	add	x1, x1, #0x6c8
  402368:	mov	x0, #0x0                   	// #0
  40236c:	bl	401750 <dcgettext@plt>
  402370:	adrp	x3, 406000 <ferror@plt+0x4830>
  402374:	add	x3, x3, #0x6e0
  402378:	adrp	x2, 406000 <ferror@plt+0x4830>
  40237c:	add	x2, x2, #0x708
  402380:	mov	x1, x0
  402384:	mov	w0, #0x1                   	// #1
  402388:	bl	4015a0 <__printf_chk@plt>
  40238c:	mov	x1, #0x0                   	// #0
  402390:	mov	w0, #0x5                   	// #5
  402394:	bl	4017c0 <setlocale@plt>
  402398:	cbz	x0, 4023b0 <ferror@plt+0xbe0>
  40239c:	mov	x2, #0x3                   	// #3
  4023a0:	adrp	x1, 406000 <ferror@plt+0x4830>
  4023a4:	add	x1, x1, #0x718
  4023a8:	bl	401560 <strncmp@plt>
  4023ac:	cbnz	w0, 40242c <ferror@plt+0xc5c>
  4023b0:	mov	w2, #0x5                   	// #5
  4023b4:	adrp	x1, 406000 <ferror@plt+0x4830>
  4023b8:	add	x1, x1, #0x768
  4023bc:	mov	x0, #0x0                   	// #0
  4023c0:	bl	401750 <dcgettext@plt>
  4023c4:	adrp	x21, 406000 <ferror@plt+0x4830>
  4023c8:	add	x21, x21, #0x20
  4023cc:	mov	x3, x21
  4023d0:	adrp	x2, 406000 <ferror@plt+0x4830>
  4023d4:	add	x2, x2, #0x6e0
  4023d8:	mov	x1, x0
  4023dc:	mov	w0, #0x1                   	// #1
  4023e0:	bl	4015a0 <__printf_chk@plt>
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	adrp	x1, 406000 <ferror@plt+0x4830>
  4023ec:	add	x1, x1, #0x788
  4023f0:	mov	x0, #0x0                   	// #0
  4023f4:	bl	401750 <dcgettext@plt>
  4023f8:	mov	x1, x0
  4023fc:	adrp	x3, 407000 <ferror@plt+0x5830>
  402400:	add	x0, x3, #0x4e0
  402404:	adrp	x3, 406000 <ferror@plt+0x4830>
  402408:	add	x3, x3, #0x28
  40240c:	cmp	x19, x21
  402410:	csel	x3, x3, x0, eq  // eq = none
  402414:	mov	x2, x19
  402418:	mov	w0, #0x1                   	// #1
  40241c:	bl	4015a0 <__printf_chk@plt>
  402420:	b	40215c <ferror@plt+0x98c>
  402424:	adrp	x19, 406000 <ferror@plt+0x4830>
  402428:	add	x19, x19, #0x20
  40242c:	mov	w2, #0x5                   	// #5
  402430:	adrp	x1, 406000 <ferror@plt+0x4830>
  402434:	add	x1, x1, #0x720
  402438:	mov	x0, #0x0                   	// #0
  40243c:	bl	401750 <dcgettext@plt>
  402440:	adrp	x1, 419000 <ferror@plt+0x17830>
  402444:	ldr	x1, [x1, #616]
  402448:	bl	401760 <fputs_unlocked@plt>
  40244c:	b	4023b0 <ferror@plt+0xbe0>
  402450:	mov	w2, #0x5                   	// #5
  402454:	adrp	x1, 406000 <ferror@plt+0x4830>
  402458:	add	x1, x1, #0x768
  40245c:	mov	x0, #0x0                   	// #0
  402460:	bl	401750 <dcgettext@plt>
  402464:	adrp	x19, 406000 <ferror@plt+0x4830>
  402468:	add	x19, x19, #0x20
  40246c:	mov	x3, x19
  402470:	adrp	x2, 406000 <ferror@plt+0x4830>
  402474:	add	x2, x2, #0x6e0
  402478:	mov	x1, x0
  40247c:	mov	w0, #0x1                   	// #1
  402480:	bl	4015a0 <__printf_chk@plt>
  402484:	mov	w2, #0x5                   	// #5
  402488:	adrp	x1, 406000 <ferror@plt+0x4830>
  40248c:	add	x1, x1, #0x788
  402490:	mov	x0, #0x0                   	// #0
  402494:	bl	401750 <dcgettext@plt>
  402498:	mov	x1, x0
  40249c:	adrp	x2, 406000 <ferror@plt+0x4830>
  4024a0:	add	x3, x2, #0x28
  4024a4:	b	402414 <ferror@plt+0xc44>
  4024a8:	mov	w2, #0x5                   	// #5
  4024ac:	adrp	x1, 406000 <ferror@plt+0x4830>
  4024b0:	add	x1, x1, #0x6c8
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	bl	401750 <dcgettext@plt>
  4024bc:	adrp	x3, 406000 <ferror@plt+0x4830>
  4024c0:	add	x3, x3, #0x6e0
  4024c4:	adrp	x2, 406000 <ferror@plt+0x4830>
  4024c8:	add	x2, x2, #0x708
  4024cc:	mov	x1, x0
  4024d0:	mov	w0, #0x1                   	// #1
  4024d4:	bl	4015a0 <__printf_chk@plt>
  4024d8:	mov	x1, #0x0                   	// #0
  4024dc:	mov	w0, #0x5                   	// #5
  4024e0:	bl	4017c0 <setlocale@plt>
  4024e4:	cbz	x0, 402450 <ferror@plt+0xc80>
  4024e8:	mov	x2, #0x3                   	// #3
  4024ec:	adrp	x1, 406000 <ferror@plt+0x4830>
  4024f0:	add	x1, x1, #0x718
  4024f4:	bl	401560 <strncmp@plt>
  4024f8:	cbnz	w0, 402424 <ferror@plt+0xc54>
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	adrp	x1, 406000 <ferror@plt+0x4830>
  402504:	add	x1, x1, #0x768
  402508:	mov	x0, #0x0                   	// #0
  40250c:	bl	401750 <dcgettext@plt>
  402510:	adrp	x19, 406000 <ferror@plt+0x4830>
  402514:	add	x19, x19, #0x20
  402518:	mov	x3, x19
  40251c:	adrp	x2, 406000 <ferror@plt+0x4830>
  402520:	add	x2, x2, #0x6e0
  402524:	mov	x1, x0
  402528:	mov	w0, #0x1                   	// #1
  40252c:	bl	4015a0 <__printf_chk@plt>
  402530:	mov	w2, #0x5                   	// #5
  402534:	adrp	x1, 406000 <ferror@plt+0x4830>
  402538:	add	x1, x1, #0x788
  40253c:	mov	x0, #0x0                   	// #0
  402540:	bl	401750 <dcgettext@plt>
  402544:	mov	x1, x0
  402548:	adrp	x3, 406000 <ferror@plt+0x4830>
  40254c:	add	x3, x3, #0x28
  402550:	b	402414 <ferror@plt+0xc44>
  402554:	stp	x29, x30, [sp, #-96]!
  402558:	mov	x29, sp
  40255c:	stp	x19, x20, [sp, #16]
  402560:	stp	x21, x22, [sp, #32]
  402564:	stp	x23, x24, [sp, #48]
  402568:	stp	x25, x26, [sp, #64]
  40256c:	str	x27, [sp, #80]
  402570:	mov	w21, w0
  402574:	mov	x19, x1
  402578:	ldr	x0, [x1]
  40257c:	bl	40369c <ferror@plt+0x1ecc>
  402580:	adrp	x1, 407000 <ferror@plt+0x5830>
  402584:	add	x1, x1, #0x4e0
  402588:	mov	w0, #0x6                   	// #6
  40258c:	bl	4017c0 <setlocale@plt>
  402590:	adrp	x20, 405000 <ferror@plt+0x3830>
  402594:	add	x20, x20, #0xf88
  402598:	adrp	x1, 406000 <ferror@plt+0x4830>
  40259c:	add	x1, x1, #0x7c0
  4025a0:	mov	x0, x20
  4025a4:	bl	401570 <bindtextdomain@plt>
  4025a8:	mov	x0, x20
  4025ac:	bl	401660 <textdomain@plt>
  4025b0:	adrp	x0, 403000 <ferror@plt+0x1830>
  4025b4:	add	x0, x0, #0x160
  4025b8:	bl	405f38 <ferror@plt+0x4768>
  4025bc:	adrp	x1, 419000 <ferror@plt+0x17830>
  4025c0:	add	x0, x1, #0x288
  4025c4:	str	wzr, [x0, #4]
  4025c8:	strb	wzr, [x0, #40]
  4025cc:	strb	wzr, [x0, #41]
  4025d0:	strb	wzr, [x1, #648]
  4025d4:	mov	w25, #0x0                   	// #0
  4025d8:	adrp	x20, 406000 <ferror@plt+0x4830>
  4025dc:	add	x20, x20, #0x9c0
  4025e0:	add	x20, x20, #0x80
  4025e4:	adrp	x23, 406000 <ferror@plt+0x4830>
  4025e8:	add	x23, x23, #0x860
  4025ec:	mov	x22, x0
  4025f0:	mov	w26, #0x1                   	// #1
  4025f4:	mov	x4, #0x0                   	// #0
  4025f8:	mov	x3, x20
  4025fc:	mov	x2, x23
  402600:	mov	x1, x19
  402604:	mov	w0, w21
  402608:	bl	401670 <getopt_long@plt>
  40260c:	cmn	w0, #0x1
  402610:	b.eq	402800 <ferror@plt+0x1030>  // b.none
  402614:	cmp	w0, #0x6e
  402618:	b.eq	4025f4 <ferror@plt+0xe24>  // b.none
  40261c:	b.gt	4026bc <ferror@plt+0xeec>
  402620:	cmp	w0, #0x63
  402624:	b.gt	402690 <ferror@plt+0xec0>
  402628:	cmp	w0, #0x61
  40262c:	b.gt	4026f8 <ferror@plt+0xf28>
  402630:	cmn	w0, #0x3
  402634:	b.ne	402680 <ferror@plt+0xeb0>  // b.any
  402638:	mov	x7, #0x0                   	// #0
  40263c:	adrp	x6, 406000 <ferror@plt+0x4830>
  402640:	add	x6, x6, #0x830
  402644:	adrp	x5, 406000 <ferror@plt+0x4830>
  402648:	add	x5, x5, #0x840
  40264c:	adrp	x4, 406000 <ferror@plt+0x4830>
  402650:	add	x4, x4, #0x850
  402654:	adrp	x0, 419000 <ferror@plt+0x17830>
  402658:	ldr	x3, [x0, #480]
  40265c:	adrp	x2, 406000 <ferror@plt+0x4830>
  402660:	add	x2, x2, #0x708
  402664:	adrp	x1, 406000 <ferror@plt+0x4830>
  402668:	add	x1, x1, #0x20
  40266c:	adrp	x0, 419000 <ferror@plt+0x17830>
  402670:	ldr	x0, [x0, #616]
  402674:	bl	4055d4 <ferror@plt+0x3e04>
  402678:	mov	w0, #0x0                   	// #0
  40267c:	bl	4014b0 <exit@plt>
  402680:	cmn	w0, #0x2
  402684:	b.ne	4027f8 <ferror@plt+0x1028>  // b.any
  402688:	mov	w0, #0x0                   	// #0
  40268c:	bl	402110 <ferror@plt+0x940>
  402690:	cmp	w0, #0x64
  402694:	b.eq	40276c <ferror@plt+0xf9c>  // b.none
  402698:	cmp	w0, #0x66
  40269c:	b.ne	4027f8 <ferror@plt+0x1028>  // b.any
  4026a0:	ldr	w0, [x22, #4]
  4026a4:	cbnz	w0, 402740 <ferror@plt+0xf70>
  4026a8:	mov	w0, #0x2                   	// #2
  4026ac:	str	w0, [x22, #4]
  4026b0:	adrp	x0, 419000 <ferror@plt+0x17830>
  4026b4:	ldr	x24, [x0, #600]
  4026b8:	b	4025f4 <ferror@plt+0xe24>
  4026bc:	cmp	w0, #0x100
  4026c0:	b.eq	4027bc <ferror@plt+0xfec>  // b.none
  4026c4:	cmp	w0, #0x100
  4026c8:	b.le	4026dc <ferror@plt+0xf0c>
  4026cc:	cmp	w0, #0x101
  4026d0:	b.ne	4027f8 <ferror@plt+0x1028>  // b.any
  4026d4:	strb	w26, [x22, #64]
  4026d8:	b	4025f4 <ferror@plt+0xe24>
  4026dc:	cmp	w0, #0x73
  4026e0:	b.eq	4027f0 <ferror@plt+0x1020>  // b.none
  4026e4:	cmp	w0, #0x7a
  4026e8:	b.ne	4027f8 <ferror@plt+0x1028>  // b.any
  4026ec:	adrp	x0, 419000 <ferror@plt+0x17830>
  4026f0:	strb	wzr, [x0, #472]
  4026f4:	b	4025f4 <ferror@plt+0xe24>
  4026f8:	ldr	w0, [x22, #4]
  4026fc:	cbnz	w0, 402714 <ferror@plt+0xf44>
  402700:	mov	w0, #0x1                   	// #1
  402704:	str	w0, [x22, #4]
  402708:	adrp	x0, 419000 <ferror@plt+0x17830>
  40270c:	ldr	x24, [x0, #600]
  402710:	b	4025f4 <ferror@plt+0xe24>
  402714:	mov	w2, #0x5                   	// #5
  402718:	adrp	x1, 406000 <ferror@plt+0x4830>
  40271c:	add	x1, x1, #0x7d8
  402720:	mov	x0, #0x0                   	// #0
  402724:	bl	401750 <dcgettext@plt>
  402728:	mov	x2, x0
  40272c:	mov	w1, #0x0                   	// #0
  402730:	mov	w0, #0x0                   	// #0
  402734:	bl	4014c0 <error@plt>
  402738:	mov	w0, #0x1                   	// #1
  40273c:	bl	402110 <ferror@plt+0x940>
  402740:	mov	w2, #0x5                   	// #5
  402744:	adrp	x1, 406000 <ferror@plt+0x4830>
  402748:	add	x1, x1, #0x7d8
  40274c:	mov	x0, #0x0                   	// #0
  402750:	bl	401750 <dcgettext@plt>
  402754:	mov	x2, x0
  402758:	mov	w1, #0x0                   	// #0
  40275c:	mov	w0, #0x0                   	// #0
  402760:	bl	4014c0 <error@plt>
  402764:	mov	w0, #0x1                   	// #1
  402768:	bl	402110 <ferror@plt+0x940>
  40276c:	adrp	x0, 419000 <ferror@plt+0x17830>
  402770:	ldr	x1, [x0, #600]
  402774:	ldrb	w0, [x1]
  402778:	cbz	w0, 402784 <ferror@plt+0xfb4>
  40277c:	ldrb	w1, [x1, #1]
  402780:	cbnz	w1, 402790 <ferror@plt+0xfc0>
  402784:	strb	w0, [x22, #41]
  402788:	mov	w25, #0x1                   	// #1
  40278c:	b	4025f4 <ferror@plt+0xe24>
  402790:	mov	w2, #0x5                   	// #5
  402794:	adrp	x1, 406000 <ferror@plt+0x4830>
  402798:	add	x1, x1, #0x800
  40279c:	mov	x0, #0x0                   	// #0
  4027a0:	bl	401750 <dcgettext@plt>
  4027a4:	mov	x2, x0
  4027a8:	mov	w1, #0x0                   	// #0
  4027ac:	mov	w0, #0x0                   	// #0
  4027b0:	bl	4014c0 <error@plt>
  4027b4:	mov	w0, #0x1                   	// #1
  4027b8:	bl	402110 <ferror@plt+0x940>
  4027bc:	strb	w26, [x22, #16]
  4027c0:	adrp	x0, 419000 <ferror@plt+0x17830>
  4027c4:	ldr	x27, [x0, #600]
  4027c8:	ldrb	w1, [x27]
  4027cc:	mov	x0, #0x1                   	// #1
  4027d0:	cbz	w1, 4027dc <ferror@plt+0x100c>
  4027d4:	mov	x0, x27
  4027d8:	bl	4014a0 <strlen@plt>
  4027dc:	str	x0, [x22, #24]
  4027e0:	mov	x0, x27
  4027e4:	bl	405938 <ferror@plt+0x4168>
  4027e8:	str	x0, [x22, #32]
  4027ec:	b	4025f4 <ferror@plt+0xe24>
  4027f0:	strb	w26, [x22, #40]
  4027f4:	b	4025f4 <ferror@plt+0xe24>
  4027f8:	mov	w0, #0x1                   	// #1
  4027fc:	bl	402110 <ferror@plt+0x940>
  402800:	adrp	x0, 419000 <ferror@plt+0x17830>
  402804:	ldr	w0, [x0, #652]
  402808:	cbz	w0, 4028e0 <ferror@plt+0x1110>
  40280c:	cmp	w0, #0x2
  402810:	cset	w23, ne  // ne = any
  402814:	cmp	w25, #0x0
  402818:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  40281c:	b.ne	40290c <ferror@plt+0x113c>  // b.any
  402820:	adrp	x1, 419000 <ferror@plt+0x17830>
  402824:	ldrb	w1, [x1, #688]
  402828:	ands	w23, w23, w1
  40282c:	b.ne	402938 <ferror@plt+0x1168>  // b.any
  402830:	cmp	w0, #0x2
  402834:	cset	w1, ne  // ne = any
  402838:	adrp	x0, 419000 <ferror@plt+0x17830>
  40283c:	ldrb	w0, [x0, #712]
  402840:	cmp	w0, #0x0
  402844:	cset	w0, ne  // ne = any
  402848:	lsl	w0, w0, #1
  40284c:	orr	w1, w0, w1, lsl #2
  402850:	mov	x0, x24
  402854:	bl	402ad0 <ferror@plt+0x1300>
  402858:	cbnz	w25, 402868 <ferror@plt+0x1098>
  40285c:	adrp	x0, 419000 <ferror@plt+0x17830>
  402860:	mov	w1, #0x9                   	// #9
  402864:	strb	w1, [x0, #689]
  402868:	adrp	x0, 419000 <ferror@plt+0x17830>
  40286c:	ldr	x0, [x0, #680]
  402870:	cbz	x0, 402964 <ferror@plt+0x1194>
  402874:	adrp	x0, 419000 <ferror@plt+0x17830>
  402878:	ldr	w0, [x0, #608]
  40287c:	cmp	w0, w21
  402880:	b.eq	402994 <ferror@plt+0x11c4>  // b.none
  402884:	mov	w20, #0x1                   	// #1
  402888:	b.ge	40298c <ferror@plt+0x11bc>  // b.tcont
  40288c:	adrp	x22, 419000 <ferror@plt+0x17830>
  402890:	add	x22, x22, #0x260
  402894:	ldr	x0, [x19, w0, sxtw #3]
  402898:	bl	401930 <ferror@plt+0x160>
  40289c:	and	w20, w20, w0
  4028a0:	ldr	w0, [x22]
  4028a4:	add	w0, w0, #0x1
  4028a8:	str	w0, [x22]
  4028ac:	cmp	w0, w21
  4028b0:	b.lt	402894 <ferror@plt+0x10c4>  // b.tstop
  4028b4:	adrp	x0, 419000 <ferror@plt+0x17830>
  4028b8:	ldrb	w0, [x0, #648]
  4028bc:	cbnz	w0, 4029a8 <ferror@plt+0x11d8>
  4028c0:	eor	w0, w20, #0x1
  4028c4:	ldp	x19, x20, [sp, #16]
  4028c8:	ldp	x21, x22, [sp, #32]
  4028cc:	ldp	x23, x24, [sp, #48]
  4028d0:	ldp	x25, x26, [sp, #64]
  4028d4:	ldr	x27, [sp, #80]
  4028d8:	ldp	x29, x30, [sp], #96
  4028dc:	ret
  4028e0:	mov	w2, #0x5                   	// #5
  4028e4:	adrp	x1, 406000 <ferror@plt+0x4830>
  4028e8:	add	x1, x1, #0x870
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	bl	401750 <dcgettext@plt>
  4028f4:	mov	x2, x0
  4028f8:	mov	w1, #0x0                   	// #0
  4028fc:	mov	w0, #0x0                   	// #0
  402900:	bl	4014c0 <error@plt>
  402904:	mov	w0, #0x1                   	// #1
  402908:	bl	402110 <ferror@plt+0x940>
  40290c:	mov	w2, #0x5                   	// #5
  402910:	adrp	x1, 406000 <ferror@plt+0x4830>
  402914:	add	x1, x1, #0x8a8
  402918:	mov	x0, #0x0                   	// #0
  40291c:	bl	401750 <dcgettext@plt>
  402920:	mov	x2, x0
  402924:	mov	w1, #0x0                   	// #0
  402928:	mov	w0, #0x0                   	// #0
  40292c:	bl	4014c0 <error@plt>
  402930:	mov	w0, #0x1                   	// #1
  402934:	bl	402110 <ferror@plt+0x940>
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402940:	add	x1, x1, #0x8f0
  402944:	mov	x0, #0x0                   	// #0
  402948:	bl	401750 <dcgettext@plt>
  40294c:	mov	x2, x0
  402950:	mov	w1, #0x0                   	// #0
  402954:	mov	w0, #0x0                   	// #0
  402958:	bl	4014c0 <error@plt>
  40295c:	mov	w0, #0x1                   	// #1
  402960:	bl	402110 <ferror@plt+0x940>
  402964:	adrp	x0, 419000 <ferror@plt+0x17830>
  402968:	add	x0, x0, #0x288
  40296c:	ldrb	w1, [x0, #41]
  402970:	strb	w1, [x0, #72]
  402974:	strb	wzr, [x0, #73]
  402978:	add	x1, x0, #0x48
  40297c:	str	x1, [x0, #32]
  402980:	mov	x1, #0x1                   	// #1
  402984:	str	x1, [x0, #24]
  402988:	b	402874 <ferror@plt+0x10a4>
  40298c:	mov	w20, #0x1                   	// #1
  402990:	b	4028b4 <ferror@plt+0x10e4>
  402994:	adrp	x0, 406000 <ferror@plt+0x4830>
  402998:	add	x0, x0, #0xc48
  40299c:	bl	401930 <ferror@plt+0x160>
  4029a0:	and	w20, w0, #0xff
  4029a4:	b	4028b4 <ferror@plt+0x10e4>
  4029a8:	adrp	x0, 419000 <ferror@plt+0x17830>
  4029ac:	ldr	x0, [x0, #624]
  4029b0:	bl	4059c4 <ferror@plt+0x41f4>
  4029b4:	cmn	w0, #0x1
  4029b8:	b.ne	4028c0 <ferror@plt+0x10f0>  // b.any
  4029bc:	bl	4017a0 <__errno_location@plt>
  4029c0:	adrp	x2, 406000 <ferror@plt+0x4830>
  4029c4:	add	x2, x2, #0xc48
  4029c8:	ldr	w1, [x0]
  4029cc:	mov	w0, #0x0                   	// #0
  4029d0:	bl	4014c0 <error@plt>
  4029d4:	mov	w20, w23
  4029d8:	b	4028c0 <ferror@plt+0x10f0>
  4029dc:	ldr	x2, [x0]
  4029e0:	ldr	x0, [x1]
  4029e4:	cmp	w2, w0
  4029e8:	b.lt	4029f8 <ferror@plt+0x1228>  // b.tstop
  4029ec:	cmp	w2, w0
  4029f0:	cset	w0, gt
  4029f4:	ret
  4029f8:	mov	w0, #0xffffffff            	// #-1
  4029fc:	b	4029f4 <ferror@plt+0x1224>
  402a00:	stp	x29, x30, [sp, #-32]!
  402a04:	mov	x29, sp
  402a08:	stp	x19, x20, [sp, #16]
  402a0c:	mov	x20, x0
  402a10:	mov	x19, x1
  402a14:	adrp	x0, 419000 <ferror@plt+0x17830>
  402a18:	ldr	x1, [x0, #728]
  402a1c:	adrp	x0, 419000 <ferror@plt+0x17830>
  402a20:	ldr	x0, [x0, #1088]
  402a24:	cmp	x0, x1
  402a28:	b.eq	402a68 <ferror@plt+0x1298>  // b.none
  402a2c:	adrp	x1, 419000 <ferror@plt+0x17830>
  402a30:	ldr	x0, [x1, #1088]
  402a34:	adrp	x2, 419000 <ferror@plt+0x17830>
  402a38:	ldr	x3, [x2, #1080]
  402a3c:	lsl	x0, x0, #4
  402a40:	str	x20, [x3, x0]
  402a44:	ldr	x0, [x1, #1088]
  402a48:	ldr	x2, [x2, #1080]
  402a4c:	add	x2, x2, x0, lsl #4
  402a50:	str	x19, [x2, #8]
  402a54:	add	x0, x0, #0x1
  402a58:	str	x0, [x1, #1088]
  402a5c:	ldp	x19, x20, [sp, #16]
  402a60:	ldp	x29, x30, [sp], #32
  402a64:	ret
  402a68:	adrp	x0, 419000 <ferror@plt+0x17830>
  402a6c:	ldr	x0, [x0, #1080]
  402a70:	cbz	x0, 402aa8 <ferror@plt+0x12d8>
  402a74:	mov	x2, #0x5555555555555555    	// #6148914691236517205
  402a78:	movk	x2, #0x555, lsl #48
  402a7c:	cmp	x1, x2
  402a80:	b.cs	402ac4 <ferror@plt+0x12f4>  // b.hs, b.nlast
  402a84:	add	x2, x1, #0x1
  402a88:	add	x1, x2, x1, lsr #1
  402a8c:	adrp	x2, 419000 <ferror@plt+0x17830>
  402a90:	str	x1, [x2, #728]
  402a94:	lsl	x1, x1, #4
  402a98:	bl	405754 <ferror@plt+0x3f84>
  402a9c:	adrp	x1, 419000 <ferror@plt+0x17830>
  402aa0:	str	x0, [x1, #1080]
  402aa4:	b	402a2c <ferror@plt+0x125c>
  402aa8:	cbz	x1, 402ac8 <ferror@plt+0x12f8>
  402aac:	cmp	xzr, x1, lsr #60
  402ab0:	cset	x2, ne  // ne = any
  402ab4:	tst	x1, #0x800000000000000
  402ab8:	csinc	w2, w2, wzr, eq  // eq = none
  402abc:	cbz	w2, 402a8c <ferror@plt+0x12bc>
  402ac0:	bl	405964 <ferror@plt+0x4194>
  402ac4:	bl	405964 <ferror@plt+0x4194>
  402ac8:	mov	x1, #0x8                   	// #8
  402acc:	b	402a8c <ferror@plt+0x12bc>
  402ad0:	stp	x29, x30, [sp, #-128]!
  402ad4:	mov	x29, sp
  402ad8:	stp	x19, x20, [sp, #16]
  402adc:	stp	x21, x22, [sp, #32]
  402ae0:	stp	x23, x24, [sp, #48]
  402ae4:	stp	x25, x26, [sp, #64]
  402ae8:	stp	x27, x28, [sp, #80]
  402aec:	mov	x20, x0
  402af0:	mov	w0, w1
  402af4:	str	w1, [sp, #120]
  402af8:	and	w1, w1, #0x1
  402afc:	str	w1, [sp, #108]
  402b00:	tbz	w0, #0, 402b28 <ferror@plt+0x1358>
  402b04:	adrp	x1, 406000 <ferror@plt+0x4830>
  402b08:	add	x1, x1, #0xc48
  402b0c:	mov	x0, x20
  402b10:	bl	401690 <strcmp@plt>
  402b14:	cbnz	w0, 402b54 <ferror@plt+0x1384>
  402b18:	add	x20, x20, #0x1
  402b1c:	mov	x21, #0x1                   	// #1
  402b20:	mov	w22, w21
  402b24:	b	402b30 <ferror@plt+0x1360>
  402b28:	mov	x21, #0x0                   	// #0
  402b2c:	mov	w22, #0x0                   	// #0
  402b30:	mov	w24, w22
  402b34:	mov	w23, #0x0                   	// #0
  402b38:	mov	w26, #0x0                   	// #0
  402b3c:	mov	x28, #0x1                   	// #1
  402b40:	mov	w27, #0x0                   	// #0
  402b44:	adrp	x0, 419000 <ferror@plt+0x17830>
  402b48:	add	x0, x0, #0x2d8
  402b4c:	str	x0, [sp, #112]
  402b50:	b	402ce0 <ferror@plt+0x1510>
  402b54:	mov	x21, #0x0                   	// #0
  402b58:	mov	w22, #0x0                   	// #0
  402b5c:	b	402b30 <ferror@plt+0x1360>
  402b60:	mov	w23, w22
  402b64:	mov	x21, #0x0                   	// #0
  402b68:	mov	w24, #0x1                   	// #1
  402b6c:	mov	x28, #0x1                   	// #1
  402b70:	b	402cdc <ferror@plt+0x150c>
  402b74:	cbnz	w24, 402b9c <ferror@plt+0x13cc>
  402b78:	cmp	x21, #0x0
  402b7c:	cset	w23, eq  // eq = none
  402b80:	ands	w23, w22, w23
  402b84:	b.ne	402bec <ferror@plt+0x141c>  // b.any
  402b88:	cbz	w22, 402b60 <ferror@plt+0x1390>
  402b8c:	mov	w24, w22
  402b90:	mov	x28, x21
  402b94:	mov	x21, #0x0                   	// #0
  402b98:	b	402cdc <ferror@plt+0x150c>
  402b9c:	ldr	x0, [sp, #120]
  402ba0:	tbz	w0, #2, 402bd0 <ferror@plt+0x1400>
  402ba4:	mov	w2, #0x5                   	// #5
  402ba8:	adrp	x1, 406000 <ferror@plt+0x4830>
  402bac:	add	x1, x1, #0xba0
  402bb0:	mov	x0, #0x0                   	// #0
  402bb4:	bl	401750 <dcgettext@plt>
  402bb8:	mov	x2, x0
  402bbc:	mov	w1, #0x0                   	// #0
  402bc0:	mov	w0, #0x0                   	// #0
  402bc4:	bl	4014c0 <error@plt>
  402bc8:	mov	w0, #0x1                   	// #1
  402bcc:	bl	402110 <ferror@plt+0x940>
  402bd0:	mov	w2, #0x5                   	// #5
  402bd4:	adrp	x1, 406000 <ferror@plt+0x4830>
  402bd8:	add	x1, x1, #0xbc0
  402bdc:	mov	x0, #0x0                   	// #0
  402be0:	bl	401750 <dcgettext@plt>
  402be4:	mov	x2, x0
  402be8:	b	402bbc <ferror@plt+0x13ec>
  402bec:	ldr	x0, [sp, #120]
  402bf0:	tbz	w0, #2, 402c20 <ferror@plt+0x1450>
  402bf4:	mov	w2, #0x5                   	// #5
  402bf8:	adrp	x1, 406000 <ferror@plt+0x4830>
  402bfc:	add	x1, x1, #0xbd8
  402c00:	mov	x0, #0x0                   	// #0
  402c04:	bl	401750 <dcgettext@plt>
  402c08:	mov	x2, x0
  402c0c:	mov	w1, #0x0                   	// #0
  402c10:	mov	w0, #0x0                   	// #0
  402c14:	bl	4014c0 <error@plt>
  402c18:	mov	w0, #0x1                   	// #1
  402c1c:	bl	402110 <ferror@plt+0x940>
  402c20:	mov	w2, #0x5                   	// #5
  402c24:	adrp	x1, 406000 <ferror@plt+0x4830>
  402c28:	add	x1, x1, #0xc08
  402c2c:	mov	x0, #0x0                   	// #0
  402c30:	bl	401750 <dcgettext@plt>
  402c34:	mov	x2, x0
  402c38:	b	402c0c <ferror@plt+0x143c>
  402c3c:	mov	w2, #0x5                   	// #5
  402c40:	adrp	x1, 406000 <ferror@plt+0x4830>
  402c44:	add	x1, x1, #0xc28
  402c48:	mov	x0, #0x0                   	// #0
  402c4c:	bl	401750 <dcgettext@plt>
  402c50:	mov	x2, x0
  402c54:	mov	w1, #0x0                   	// #0
  402c58:	mov	w0, #0x0                   	// #0
  402c5c:	bl	4014c0 <error@plt>
  402c60:	mov	w0, #0x1                   	// #1
  402c64:	bl	402110 <ferror@plt+0x940>
  402c68:	cbz	w26, 402d30 <ferror@plt+0x1560>
  402c6c:	cmp	x28, x21
  402c70:	b.hi	402c84 <ferror@plt+0x14b4>  // b.pmore
  402c74:	mov	x1, x21
  402c78:	mov	x0, x28
  402c7c:	bl	402a00 <ferror@plt+0x1230>
  402c80:	b	402cc0 <ferror@plt+0x14f0>
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	adrp	x1, 406000 <ferror@plt+0x4830>
  402c8c:	add	x1, x1, #0xc50
  402c90:	mov	x0, #0x0                   	// #0
  402c94:	bl	401750 <dcgettext@plt>
  402c98:	mov	x2, x0
  402c9c:	mov	w1, #0x0                   	// #0
  402ca0:	mov	w0, #0x0                   	// #0
  402ca4:	bl	4014c0 <error@plt>
  402ca8:	mov	w0, #0x1                   	// #1
  402cac:	bl	402110 <ferror@plt+0x940>
  402cb0:	cbz	x21, 402d40 <ferror@plt+0x1570>
  402cb4:	mov	x1, x21
  402cb8:	mov	x0, x21
  402cbc:	bl	402a00 <ferror@plt+0x1230>
  402cc0:	ldrb	w0, [x25]
  402cc4:	cbz	w0, 402ee8 <ferror@plt+0x1718>
  402cc8:	mov	x21, #0x0                   	// #0
  402ccc:	mov	w23, w27
  402cd0:	mov	w24, w27
  402cd4:	mov	w26, #0x0                   	// #0
  402cd8:	mov	w22, #0x0                   	// #0
  402cdc:	add	x20, x20, #0x1
  402ce0:	mov	x25, x20
  402ce4:	ldrb	w19, [x20]
  402ce8:	cmp	w19, #0x2d
  402cec:	b.eq	402b74 <ferror@plt+0x13a4>  // b.none
  402cf0:	cmp	w19, #0x2c
  402cf4:	b.eq	402d14 <ferror@plt+0x1544>  // b.none
  402cf8:	bl	4016a0 <__ctype_b_loc@plt>
  402cfc:	and	x1, x19, #0xff
  402d00:	ldr	x0, [x0]
  402d04:	ldrh	w0, [x0, x1, lsl #1]
  402d08:	tst	x0, #0x1
  402d0c:	ccmp	w19, #0x0, #0x4, eq  // eq = none
  402d10:	b.ne	402d90 <ferror@plt+0x15c0>  // b.any
  402d14:	cbz	w24, 402cb0 <ferror@plt+0x14e0>
  402d18:	cmp	w22, #0x0
  402d1c:	ccmp	w26, #0x0, #0x0, eq  // eq = none
  402d20:	b.ne	402c68 <ferror@plt+0x1498>  // b.any
  402d24:	ldr	w0, [sp, #108]
  402d28:	cbz	w0, 402c3c <ferror@plt+0x146c>
  402d2c:	mov	x28, #0x1                   	// #1
  402d30:	mov	x1, #0xffffffffffffffff    	// #-1
  402d34:	mov	x0, x28
  402d38:	bl	402a00 <ferror@plt+0x1230>
  402d3c:	b	402cc0 <ferror@plt+0x14f0>
  402d40:	ldr	x0, [sp, #120]
  402d44:	tbz	w0, #2, 402d74 <ferror@plt+0x15a4>
  402d48:	mov	w2, #0x5                   	// #5
  402d4c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402d50:	add	x1, x1, #0xbd8
  402d54:	mov	x0, #0x0                   	// #0
  402d58:	bl	401750 <dcgettext@plt>
  402d5c:	mov	x2, x0
  402d60:	mov	w1, #0x0                   	// #0
  402d64:	mov	w0, #0x0                   	// #0
  402d68:	bl	4014c0 <error@plt>
  402d6c:	mov	w0, #0x1                   	// #1
  402d70:	bl	402110 <ferror@plt+0x940>
  402d74:	mov	w2, #0x5                   	// #5
  402d78:	adrp	x1, 406000 <ferror@plt+0x4830>
  402d7c:	add	x1, x1, #0xc08
  402d80:	mov	x0, #0x0                   	// #0
  402d84:	bl	401750 <dcgettext@plt>
  402d88:	mov	x2, x0
  402d8c:	b	402d60 <ferror@plt+0x1590>
  402d90:	sub	w0, w19, #0x30
  402d94:	cmp	w0, #0x9
  402d98:	b.hi	402e88 <ferror@plt+0x16b8>  // b.pmore
  402d9c:	cbz	w23, 402dac <ferror@plt+0x15dc>
  402da0:	ldr	x0, [sp, #112]
  402da4:	ldr	x0, [x0, #8]
  402da8:	cbnz	x0, 402db4 <ferror@plt+0x15e4>
  402dac:	ldr	x0, [sp, #112]
  402db0:	str	x25, [x0, #8]
  402db4:	cmp	w24, #0x0
  402db8:	csinc	w22, w22, wzr, ne  // ne = any
  402dbc:	csel	w26, w24, w26, ne  // ne = any
  402dc0:	mov	x0, #0x9999999999999999    	// #-7378697629483820647
  402dc4:	movk	x0, #0x1999, lsl #48
  402dc8:	cmp	x21, x0
  402dcc:	b.hi	402df8 <ferror@plt+0x1628>  // b.pmore
  402dd0:	add	x0, x21, x21, lsl #2
  402dd4:	sub	w19, w19, #0x30
  402dd8:	sxtw	x19, w19
  402ddc:	add	x19, x19, x0, lsl #1
  402de0:	cmp	x19, x21
  402de4:	ccmn	x19, #0x1, #0x4, cs  // cs = hs, nlast
  402de8:	b.eq	402df8 <ferror@plt+0x1628>  // b.none
  402dec:	mov	x21, x19
  402df0:	mov	w23, #0x1                   	// #1
  402df4:	b	402cdc <ferror@plt+0x150c>
  402df8:	adrp	x0, 419000 <ferror@plt+0x17830>
  402dfc:	ldr	x19, [x0, #736]
  402e00:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e04:	add	x1, x1, #0xc70
  402e08:	mov	x0, x19
  402e0c:	bl	401700 <strspn@plt>
  402e10:	mov	x1, x0
  402e14:	mov	x0, x19
  402e18:	bl	4059a8 <ferror@plt+0x41d8>
  402e1c:	mov	x20, x0
  402e20:	ldr	x0, [sp, #120]
  402e24:	tbz	w0, #2, 402e6c <ferror@plt+0x169c>
  402e28:	mov	w2, #0x5                   	// #5
  402e2c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e30:	add	x1, x1, #0xc80
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	bl	401750 <dcgettext@plt>
  402e3c:	mov	x19, x0
  402e40:	mov	x0, x20
  402e44:	bl	405154 <ferror@plt+0x3984>
  402e48:	mov	x3, x0
  402e4c:	mov	x2, x19
  402e50:	mov	w1, #0x0                   	// #0
  402e54:	mov	w0, #0x0                   	// #0
  402e58:	bl	4014c0 <error@plt>
  402e5c:	mov	x0, x20
  402e60:	bl	4016c0 <free@plt>
  402e64:	mov	w0, #0x1                   	// #1
  402e68:	bl	402110 <ferror@plt+0x940>
  402e6c:	mov	w2, #0x5                   	// #5
  402e70:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e74:	add	x1, x1, #0xca8
  402e78:	mov	x0, #0x0                   	// #0
  402e7c:	bl	401750 <dcgettext@plt>
  402e80:	mov	x19, x0
  402e84:	b	402e40 <ferror@plt+0x1670>
  402e88:	ldr	x0, [sp, #120]
  402e8c:	tbz	w0, #2, 402ecc <ferror@plt+0x16fc>
  402e90:	mov	w2, #0x5                   	// #5
  402e94:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e98:	add	x1, x1, #0xcc8
  402e9c:	mov	x0, #0x0                   	// #0
  402ea0:	bl	401750 <dcgettext@plt>
  402ea4:	mov	x19, x0
  402ea8:	mov	x0, x25
  402eac:	bl	405154 <ferror@plt+0x3984>
  402eb0:	mov	x3, x0
  402eb4:	mov	x2, x19
  402eb8:	mov	w1, #0x0                   	// #0
  402ebc:	mov	w0, #0x0                   	// #0
  402ec0:	bl	4014c0 <error@plt>
  402ec4:	mov	w0, #0x1                   	// #1
  402ec8:	bl	402110 <ferror@plt+0x940>
  402ecc:	mov	w2, #0x5                   	// #5
  402ed0:	adrp	x1, 406000 <ferror@plt+0x4830>
  402ed4:	add	x1, x1, #0xcf0
  402ed8:	mov	x0, #0x0                   	// #0
  402edc:	bl	401750 <dcgettext@plt>
  402ee0:	mov	x19, x0
  402ee4:	b	402ea8 <ferror@plt+0x16d8>
  402ee8:	adrp	x0, 419000 <ferror@plt+0x17830>
  402eec:	ldr	x1, [x0, #1088]
  402ef0:	cbz	x1, 402f30 <ferror@plt+0x1760>
  402ef4:	adrp	x3, 402000 <ferror@plt+0x830>
  402ef8:	add	x3, x3, #0x9dc
  402efc:	mov	x2, #0x10                  	// #16
  402f00:	adrp	x0, 419000 <ferror@plt+0x17830>
  402f04:	ldr	x0, [x0, #1080]
  402f08:	bl	4014e0 <qsort@plt>
  402f0c:	adrp	x0, 419000 <ferror@plt+0x17830>
  402f10:	ldr	x19, [x0, #1088]
  402f14:	cbz	x19, 402ffc <ferror@plt+0x182c>
  402f18:	mov	x23, #0xfffffffffffffffe    	// #-2
  402f1c:	mov	x20, #0x10                  	// #16
  402f20:	mov	x22, #0x0                   	// #0
  402f24:	mov	x21, x0
  402f28:	adrp	x26, 419000 <ferror@plt+0x17830>
  402f2c:	b	402f94 <ferror@plt+0x17c4>
  402f30:	ldr	x0, [sp, #120]
  402f34:	tbz	w0, #2, 402f64 <ferror@plt+0x1794>
  402f38:	mov	w2, #0x5                   	// #5
  402f3c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402f40:	add	x1, x1, #0xd08
  402f44:	mov	x0, #0x0                   	// #0
  402f48:	bl	401750 <dcgettext@plt>
  402f4c:	mov	x2, x0
  402f50:	mov	w1, #0x0                   	// #0
  402f54:	mov	w0, #0x0                   	// #0
  402f58:	bl	4014c0 <error@plt>
  402f5c:	mov	w0, #0x1                   	// #1
  402f60:	bl	402110 <ferror@plt+0x940>
  402f64:	mov	w2, #0x5                   	// #5
  402f68:	adrp	x1, 406000 <ferror@plt+0x4830>
  402f6c:	add	x1, x1, #0xd38
  402f70:	mov	x0, #0x0                   	// #0
  402f74:	bl	401750 <dcgettext@plt>
  402f78:	mov	x2, x0
  402f7c:	b	402f50 <ferror@plt+0x1780>
  402f80:	ldr	x19, [x21, #1088]
  402f84:	add	x20, x20, #0x10
  402f88:	sub	x23, x23, #0x1
  402f8c:	cmp	x19, x22
  402f90:	b.ls	402ffc <ferror@plt+0x182c>  // b.plast
  402f94:	add	x22, x22, #0x1
  402f98:	ldr	x19, [x21, #1088]
  402f9c:	cmp	x22, x19
  402fa0:	b.cs	403104 <ferror@plt+0x1934>  // b.hs, b.nlast
  402fa4:	sub	x24, x20, #0x10
  402fa8:	add	x25, x20, #0x10
  402fac:	ldr	x1, [x26, #1080]
  402fb0:	add	x0, x1, x20
  402fb4:	add	x4, x1, x24
  402fb8:	ldr	x3, [x4, #8]
  402fbc:	ldr	x2, [x1, x20]
  402fc0:	cmp	x2, x3
  402fc4:	b.hi	402f80 <ferror@plt+0x17b0>  // b.pmore
  402fc8:	ldr	x2, [x0, #8]
  402fcc:	cmp	x2, x3
  402fd0:	csel	x2, x2, x3, cs  // cs = hs, nlast
  402fd4:	str	x2, [x4, #8]
  402fd8:	add	x2, x19, x23
  402fdc:	lsl	x2, x2, #4
  402fe0:	add	x1, x1, x25
  402fe4:	bl	401470 <memmove@plt>
  402fe8:	ldr	x19, [x21, #1088]
  402fec:	sub	x19, x19, #0x1
  402ff0:	str	x19, [x21, #1088]
  402ff4:	cmp	x19, x22
  402ff8:	b.hi	402fac <ferror@plt+0x17dc>  // b.pmore
  402ffc:	ldr	x0, [sp, #120]
  403000:	tbnz	w0, #1, 403060 <ferror@plt+0x1890>
  403004:	adrp	x19, 419000 <ferror@plt+0x17830>
  403008:	ldr	x1, [x19, #1088]
  40300c:	add	x1, x1, #0x1
  403010:	str	x1, [x19, #1088]
  403014:	adrp	x20, 419000 <ferror@plt+0x17830>
  403018:	lsl	x1, x1, #4
  40301c:	ldr	x0, [x20, #1080]
  403020:	bl	405754 <ferror@plt+0x3f84>
  403024:	str	x0, [x20, #1080]
  403028:	ldr	x1, [x19, #1088]
  40302c:	lsl	x1, x1, #4
  403030:	sub	x1, x1, #0x10
  403034:	add	x3, x0, x1
  403038:	mov	x2, #0xffffffffffffffff    	// #-1
  40303c:	str	x2, [x3, #8]
  403040:	str	x2, [x0, x1]
  403044:	ldp	x19, x20, [sp, #16]
  403048:	ldp	x21, x22, [sp, #32]
  40304c:	ldp	x23, x24, [sp, #48]
  403050:	ldp	x25, x26, [sp, #64]
  403054:	ldp	x27, x28, [sp, #80]
  403058:	ldp	x29, x30, [sp], #128
  40305c:	ret
  403060:	adrp	x0, 419000 <ferror@plt+0x17830>
  403064:	ldr	x22, [x0, #1080]
  403068:	str	xzr, [x0, #1080]
  40306c:	adrp	x0, 419000 <ferror@plt+0x17830>
  403070:	str	xzr, [x0, #1088]
  403074:	adrp	x0, 419000 <ferror@plt+0x17830>
  403078:	str	xzr, [x0, #728]
  40307c:	ldr	x1, [x22]
  403080:	cmp	x1, #0x1
  403084:	b.hi	40309c <ferror@plt+0x18cc>  // b.pmore
  403088:	cmp	x19, #0x1
  40308c:	b.ls	4030d8 <ferror@plt+0x1908>  // b.plast
  403090:	add	x20, x22, #0x10
  403094:	add	x21, x22, x19, lsl #4
  403098:	b	4030b8 <ferror@plt+0x18e8>
  40309c:	sub	x1, x1, #0x1
  4030a0:	mov	x0, #0x1                   	// #1
  4030a4:	bl	402a00 <ferror@plt+0x1230>
  4030a8:	b	403088 <ferror@plt+0x18b8>
  4030ac:	add	x20, x20, #0x10
  4030b0:	cmp	x20, x21
  4030b4:	b.eq	4030d8 <ferror@plt+0x1908>  // b.none
  4030b8:	ldur	x0, [x20, #-8]
  4030bc:	add	x0, x0, #0x1
  4030c0:	ldr	x1, [x20]
  4030c4:	cmp	x0, x1
  4030c8:	b.eq	4030ac <ferror@plt+0x18dc>  // b.none
  4030cc:	sub	x1, x1, #0x1
  4030d0:	bl	402a00 <ferror@plt+0x1230>
  4030d4:	b	4030ac <ferror@plt+0x18dc>
  4030d8:	add	x19, x22, x19, lsl #4
  4030dc:	ldur	x0, [x19, #-8]
  4030e0:	cmn	x0, #0x1
  4030e4:	b.ne	4030f4 <ferror@plt+0x1924>  // b.any
  4030e8:	mov	x0, x22
  4030ec:	bl	4016c0 <free@plt>
  4030f0:	b	403004 <ferror@plt+0x1834>
  4030f4:	mov	x1, #0xffffffffffffffff    	// #-1
  4030f8:	add	x0, x0, #0x1
  4030fc:	bl	402a00 <ferror@plt+0x1230>
  403100:	b	4030e8 <ferror@plt+0x1918>
  403104:	adrp	x0, 419000 <ferror@plt+0x17830>
  403108:	ldr	x19, [x0, #1088]
  40310c:	b	402ffc <ferror@plt+0x182c>
  403110:	stp	x29, x30, [sp, #-32]!
  403114:	mov	x29, sp
  403118:	str	x19, [sp, #16]
  40311c:	adrp	x0, 419000 <ferror@plt+0x17830>
  403120:	str	xzr, [x0, #1088]
  403124:	adrp	x0, 419000 <ferror@plt+0x17830>
  403128:	str	xzr, [x0, #728]
  40312c:	adrp	x19, 419000 <ferror@plt+0x17830>
  403130:	ldr	x0, [x19, #1080]
  403134:	bl	4016c0 <free@plt>
  403138:	str	xzr, [x19, #1080]
  40313c:	ldr	x19, [sp, #16]
  403140:	ldp	x29, x30, [sp], #32
  403144:	ret
  403148:	adrp	x1, 419000 <ferror@plt+0x17830>
  40314c:	str	x0, [x1, #744]
  403150:	ret
  403154:	adrp	x1, 419000 <ferror@plt+0x17830>
  403158:	strb	w0, [x1, #752]
  40315c:	ret
  403160:	stp	x29, x30, [sp, #-48]!
  403164:	mov	x29, sp
  403168:	adrp	x0, 419000 <ferror@plt+0x17830>
  40316c:	ldr	x0, [x0, #616]
  403170:	bl	405c0c <ferror@plt+0x443c>
  403174:	cbz	w0, 403194 <ferror@plt+0x19c4>
  403178:	adrp	x0, 419000 <ferror@plt+0x17830>
  40317c:	ldrb	w0, [x0, #752]
  403180:	cbz	w0, 4031ac <ferror@plt+0x19dc>
  403184:	bl	4017a0 <__errno_location@plt>
  403188:	ldr	w0, [x0]
  40318c:	cmp	w0, #0x20
  403190:	b.ne	4031ac <ferror@plt+0x19dc>  // b.any
  403194:	adrp	x0, 419000 <ferror@plt+0x17830>
  403198:	ldr	x0, [x0, #592]
  40319c:	bl	405c0c <ferror@plt+0x443c>
  4031a0:	cbnz	w0, 403230 <ferror@plt+0x1a60>
  4031a4:	ldp	x29, x30, [sp], #48
  4031a8:	ret
  4031ac:	stp	x19, x20, [sp, #16]
  4031b0:	str	x21, [sp, #32]
  4031b4:	mov	w2, #0x5                   	// #5
  4031b8:	adrp	x1, 406000 <ferror@plt+0x4830>
  4031bc:	add	x1, x1, #0xd58
  4031c0:	mov	x0, #0x0                   	// #0
  4031c4:	bl	401750 <dcgettext@plt>
  4031c8:	mov	x19, x0
  4031cc:	adrp	x0, 419000 <ferror@plt+0x17830>
  4031d0:	ldr	x20, [x0, #744]
  4031d4:	cbz	x20, 403210 <ferror@plt+0x1a40>
  4031d8:	bl	4017a0 <__errno_location@plt>
  4031dc:	ldr	w21, [x0]
  4031e0:	mov	x0, x20
  4031e4:	bl	404f84 <ferror@plt+0x37b4>
  4031e8:	mov	x4, x19
  4031ec:	mov	x3, x0
  4031f0:	adrp	x2, 406000 <ferror@plt+0x4830>
  4031f4:	add	x2, x2, #0xd68
  4031f8:	mov	w1, w21
  4031fc:	mov	w0, #0x0                   	// #0
  403200:	bl	4014c0 <error@plt>
  403204:	adrp	x0, 419000 <ferror@plt+0x17830>
  403208:	ldr	w0, [x0, #488]
  40320c:	bl	401480 <_exit@plt>
  403210:	bl	4017a0 <__errno_location@plt>
  403214:	mov	x3, x19
  403218:	adrp	x2, 406000 <ferror@plt+0x4830>
  40321c:	add	x2, x2, #0xce8
  403220:	ldr	w1, [x0]
  403224:	mov	w0, #0x0                   	// #0
  403228:	bl	4014c0 <error@plt>
  40322c:	b	403204 <ferror@plt+0x1a34>
  403230:	stp	x19, x20, [sp, #16]
  403234:	str	x21, [sp, #32]
  403238:	adrp	x0, 419000 <ferror@plt+0x17830>
  40323c:	ldr	w0, [x0, #488]
  403240:	bl	401480 <_exit@plt>
  403244:	stp	x29, x30, [sp, #-16]!
  403248:	mov	x29, sp
  40324c:	bl	401620 <posix_fadvise@plt>
  403250:	ldp	x29, x30, [sp], #16
  403254:	ret
  403258:	cbz	x0, 40328c <ferror@plt+0x1abc>
  40325c:	stp	x29, x30, [sp, #-32]!
  403260:	mov	x29, sp
  403264:	str	x19, [sp, #16]
  403268:	mov	w19, w1
  40326c:	bl	401510 <fileno@plt>
  403270:	mov	w3, w19
  403274:	mov	x2, #0x0                   	// #0
  403278:	mov	x1, #0x0                   	// #0
  40327c:	bl	401620 <posix_fadvise@plt>
  403280:	ldr	x19, [sp, #16]
  403284:	ldp	x29, x30, [sp], #32
  403288:	ret
  40328c:	ret
  403290:	stp	x29, x30, [sp, #-160]!
  403294:	mov	x29, sp
  403298:	stp	x23, x24, [sp, #48]
  40329c:	stp	x25, x26, [sp, #64]
  4032a0:	stp	x27, x28, [sp, #80]
  4032a4:	str	x0, [sp, #128]
  4032a8:	str	x1, [sp, #136]
  4032ac:	str	x2, [sp, #120]
  4032b0:	mov	x26, x3
  4032b4:	mov	w27, w4
  4032b8:	str	w5, [sp, #116]
  4032bc:	mov	x25, x6
  4032c0:	ldr	x0, [x0]
  4032c4:	str	x0, [sp, #104]
  4032c8:	ldr	x24, [x1]
  4032cc:	cbz	x0, 403328 <ferror@plt+0x1b58>
  4032d0:	ldr	x0, [sp, #120]
  4032d4:	cmp	x24, x0
  4032d8:	b.cc	40352c <ferror@plt+0x1d5c>  // b.lo, b.ul, b.last
  4032dc:	stp	x21, x22, [sp, #32]
  4032e0:	subs	x21, x24, x0
  4032e4:	cset	w0, eq  // eq = none
  4032e8:	cmp	x24, x26
  4032ec:	cset	w1, cs  // cs = hs, nlast
  4032f0:	ands	w0, w0, w1
  4032f4:	b.ne	403528 <ferror@plt+0x1d58>  // b.any
  4032f8:	stp	x19, x20, [sp, #16]
  4032fc:	cmn	w27, #0x1
  403300:	b.eq	40334c <ferror@plt+0x1b7c>  // b.none
  403304:	ldr	w1, [sp, #116]
  403308:	cmn	w1, #0x1
  40330c:	csel	w1, w1, w27, ne  // ne = any
  403310:	str	w1, [sp, #116]
  403314:	ldr	x1, [sp, #104]
  403318:	ldr	x2, [sp, #120]
  40331c:	add	x22, x1, x2
  403320:	str	w0, [sp, #112]
  403324:	b	4034c0 <ferror@plt+0x1cf0>
  403328:	cmp	x3, #0x40
  40332c:	mov	x24, #0x40                  	// #64
  403330:	csel	x24, x3, x24, ls  // ls = plast
  403334:	mov	x0, x24
  403338:	bl	401550 <malloc@plt>
  40333c:	str	x0, [sp, #104]
  403340:	cbnz	x0, 4032d0 <ferror@plt+0x1b00>
  403344:	mov	x0, #0xffffffffffffffff    	// #-1
  403348:	b	403544 <ferror@plt+0x1d74>
  40334c:	ldr	w27, [sp, #116]
  403350:	b	403314 <ferror@plt+0x1b44>
  403354:	ldr	x3, [sp, #152]
  403358:	ldr	w2, [sp, #116]
  40335c:	mov	w1, w27
  403360:	bl	403570 <ferror@plt+0x1da0>
  403364:	ldr	w23, [sp, #112]
  403368:	cbz	x0, 4034e0 <ferror@plt+0x1d10>
  40336c:	sub	x0, x0, x19
  403370:	add	x0, x0, #0x1
  403374:	str	x0, [sp, #152]
  403378:	mov	w23, #0x1                   	// #1
  40337c:	b	4034e0 <ferror@plt+0x1d10>
  403380:	ldr	x0, [x25, #8]
  403384:	ldr	x1, [x25, #16]
  403388:	cmp	x0, x1
  40338c:	b.cs	4033bc <ferror@plt+0x1bec>  // b.hs, b.nlast
  403390:	add	x1, x0, #0x1
  403394:	str	x1, [x25, #8]
  403398:	ldrb	w28, [x0]
  40339c:	cmp	w27, w28
  4033a0:	cset	w23, eq  // eq = none
  4033a4:	ldr	w0, [sp, #116]
  4033a8:	cmp	w0, w28
  4033ac:	csinc	w23, w23, wzr, ne  // ne = any
  4033b0:	mov	x0, #0x1                   	// #1
  4033b4:	str	x0, [sp, #152]
  4033b8:	b	4034e0 <ferror@plt+0x1d10>
  4033bc:	mov	x0, x25
  4033c0:	bl	4017b0 <__uflow@plt>
  4033c4:	mov	w28, w0
  4033c8:	cmn	w0, #0x1
  4033cc:	b.ne	40339c <ferror@plt+0x1bcc>  // b.any
  4033d0:	ldr	x0, [sp, #104]
  4033d4:	cmp	x22, x0
  4033d8:	b.eq	403410 <ferror@plt+0x1c40>  // b.none
  4033dc:	strb	wzr, [x22]
  4033e0:	ldr	x1, [sp, #104]
  4033e4:	ldr	x0, [sp, #120]
  4033e8:	add	x0, x1, x0
  4033ec:	ldr	x2, [sp, #128]
  4033f0:	str	x1, [x2]
  4033f4:	ldr	x1, [sp, #136]
  4033f8:	str	x24, [x1]
  4033fc:	subs	x0, x22, x0
  403400:	csinv	x0, x0, xzr, ne  // ne = any
  403404:	ldp	x19, x20, [sp, #16]
  403408:	ldp	x21, x22, [sp, #32]
  40340c:	b	403544 <ferror@plt+0x1d74>
  403410:	ldp	x19, x20, [sp, #16]
  403414:	ldp	x21, x22, [sp, #32]
  403418:	b	40352c <ferror@plt+0x1d5c>
  40341c:	add	x1, x24, #0x40
  403420:	lsl	x20, x24, #1
  403424:	cmp	x24, #0x3f
  403428:	csel	x20, x20, x1, hi  // hi = pmore
  40342c:	ldr	x1, [sp, #104]
  403430:	sub	x22, x22, x1
  403434:	sub	x2, x20, x22
  403438:	add	x1, x0, x22
  40343c:	cmp	x0, x2
  403440:	csel	x20, x1, x20, hi  // hi = pmore
  403444:	cmp	x24, x20
  403448:	ccmp	x20, x26, #0x2, cc  // cc = lo, ul, last
  40344c:	csel	x20, x20, x26, ls  // ls = plast
  403450:	ldr	x0, [sp, #120]
  403454:	cmp	x20, x0
  403458:	b.pl	40346c <ferror@plt+0x1c9c>  // b.nfrst
  40345c:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  403460:	add	x20, x0, x1
  403464:	cmp	x24, x20
  403468:	b.eq	403518 <ferror@plt+0x1d48>  // b.none
  40346c:	sub	x21, x20, x22
  403470:	mov	x1, x20
  403474:	ldr	x0, [sp, #104]
  403478:	bl	4015d0 <realloc@plt>
  40347c:	cbz	x0, 403558 <ferror@plt+0x1d88>
  403480:	add	x22, x0, x22
  403484:	mov	x24, x20
  403488:	str	x0, [sp, #104]
  40348c:	b	4034f4 <ferror@plt+0x1d24>
  403490:	mov	x2, x20
  403494:	mov	x1, x19
  403498:	mov	x0, x22
  40349c:	bl	401460 <memcpy@plt>
  4034a0:	add	x22, x22, x20
  4034a4:	sub	x21, x21, x20
  4034a8:	cbz	x19, 4034bc <ferror@plt+0x1cec>
  4034ac:	ldr	x1, [sp, #152]
  4034b0:	mov	x0, x25
  4034b4:	bl	405c88 <ferror@plt+0x44b8>
  4034b8:	cbnz	w0, 403564 <ferror@plt+0x1d94>
  4034bc:	cbnz	w23, 4033dc <ferror@plt+0x1c0c>
  4034c0:	add	x1, sp, #0x98
  4034c4:	mov	x0, x25
  4034c8:	bl	405abc <ferror@plt+0x42ec>
  4034cc:	mov	x19, x0
  4034d0:	cbz	x0, 403380 <ferror@plt+0x1bb0>
  4034d4:	ldr	w23, [sp, #112]
  4034d8:	cmn	w27, #0x1
  4034dc:	b.ne	403354 <ferror@plt+0x1b84>  // b.any
  4034e0:	ldr	x0, [sp, #152]
  4034e4:	add	x0, x0, #0x1
  4034e8:	cmp	x24, x26
  4034ec:	ccmp	x0, x21, #0x0, cc  // cc = lo, ul, last
  4034f0:	b.hi	40341c <ferror@plt+0x1c4c>  // b.pmore
  4034f4:	cmp	x21, #0x1
  4034f8:	b.ls	4034a8 <ferror@plt+0x1cd8>  // b.plast
  4034fc:	sub	x20, x21, #0x1
  403500:	ldr	x0, [sp, #152]
  403504:	cmp	x0, x20
  403508:	csel	x20, x0, x20, ls  // ls = plast
  40350c:	cbnz	x19, 403490 <ferror@plt+0x1cc0>
  403510:	strb	w28, [x22]
  403514:	b	4034a0 <ferror@plt+0x1cd0>
  403518:	mov	x24, x20
  40351c:	ldp	x19, x20, [sp, #16]
  403520:	ldp	x21, x22, [sp, #32]
  403524:	b	40352c <ferror@plt+0x1d5c>
  403528:	ldp	x21, x22, [sp, #32]
  40352c:	ldr	x0, [sp, #128]
  403530:	ldr	x1, [sp, #104]
  403534:	str	x1, [x0]
  403538:	ldr	x0, [sp, #136]
  40353c:	str	x24, [x0]
  403540:	mov	x0, #0xffffffffffffffff    	// #-1
  403544:	ldp	x23, x24, [sp, #48]
  403548:	ldp	x25, x26, [sp, #64]
  40354c:	ldp	x27, x28, [sp, #80]
  403550:	ldp	x29, x30, [sp], #160
  403554:	ret
  403558:	ldp	x19, x20, [sp, #16]
  40355c:	ldp	x21, x22, [sp, #32]
  403560:	b	40352c <ferror@plt+0x1d5c>
  403564:	ldp	x19, x20, [sp, #16]
  403568:	ldp	x21, x22, [sp, #32]
  40356c:	b	40352c <ferror@plt+0x1d5c>
  403570:	and	w4, w2, #0xff
  403574:	cmp	w4, w1, uxtb
  403578:	b.eq	4035c0 <ferror@plt+0x1df0>  // b.none
  40357c:	and	w5, w1, #0xff
  403580:	cbz	x3, 4035e4 <ferror@plt+0x1e14>
  403584:	add	x7, x0, x3
  403588:	mov	x6, x7
  40358c:	tst	x0, #0x7
  403590:	b.eq	4035e4 <ferror@plt+0x1e14>  // b.none
  403594:	ldrb	w3, [x0]
  403598:	cmp	w3, w5
  40359c:	ccmp	w3, w4, #0x4, ne  // ne = any
  4035a0:	b.eq	403698 <ferror@plt+0x1ec8>  // b.none
  4035a4:	add	x0, x0, #0x1
  4035a8:	sub	x3, x6, x0
  4035ac:	cmp	x0, x7
  4035b0:	b.eq	4035dc <ferror@plt+0x1e0c>  // b.none
  4035b4:	tst	x0, #0x7
  4035b8:	b.ne	403594 <ferror@plt+0x1dc4>  // b.any
  4035bc:	b	4035e4 <ferror@plt+0x1e14>
  4035c0:	stp	x29, x30, [sp, #-16]!
  4035c4:	mov	x29, sp
  4035c8:	mov	x2, x3
  4035cc:	and	w1, w1, #0xff
  4035d0:	bl	401740 <memchr@plt>
  4035d4:	ldp	x29, x30, [sp], #16
  4035d8:	ret
  4035dc:	mov	x0, x7
  4035e0:	mov	x3, #0x0                   	// #0
  4035e4:	ubfiz	w6, w1, #8, #8
  4035e8:	and	w1, w1, #0xff
  4035ec:	orr	w1, w6, w1
  4035f0:	sxtw	x9, w1
  4035f4:	ubfiz	w7, w2, #8, #8
  4035f8:	and	w2, w2, #0xff
  4035fc:	orr	w2, w7, w2
  403600:	sxtw	x8, w2
  403604:	sbfiz	x6, x1, #16, #32
  403608:	orr	x6, x6, x9
  40360c:	sbfiz	x7, x2, #16, #32
  403610:	orr	x7, x7, x8
  403614:	orr	x6, x6, x6, lsl #32
  403618:	orr	x7, x7, x7, lsl #32
  40361c:	cmp	x3, #0x7
  403620:	b.ls	403664 <ferror@plt+0x1e94>  // b.plast
  403624:	mov	x8, #0xfefefefefefefefe    	// #-72340172838076674
  403628:	movk	x8, #0xfeff
  40362c:	ldr	x1, [x0]
  403630:	eor	x2, x1, x6
  403634:	eor	x1, x1, x7
  403638:	add	x9, x2, x8
  40363c:	bic	x2, x9, x2
  403640:	add	x9, x1, x8
  403644:	bic	x1, x9, x1
  403648:	orr	x1, x2, x1
  40364c:	tst	x1, #0x8080808080808080
  403650:	b.ne	403664 <ferror@plt+0x1e94>  // b.any
  403654:	add	x0, x0, #0x8
  403658:	sub	x3, x3, #0x8
  40365c:	cmp	x3, #0x7
  403660:	b.hi	40362c <ferror@plt+0x1e5c>  // b.pmore
  403664:	add	x2, x0, x3
  403668:	cbz	x3, 403690 <ferror@plt+0x1ec0>
  40366c:	ldrb	w1, [x0]
  403670:	cmp	w1, w4
  403674:	ccmp	w1, w5, #0x4, ne  // ne = any
  403678:	b.eq	403698 <ferror@plt+0x1ec8>  // b.none
  40367c:	add	x0, x0, #0x1
  403680:	cmp	x2, x0
  403684:	b.ne	40366c <ferror@plt+0x1e9c>  // b.any
  403688:	mov	x0, #0x0                   	// #0
  40368c:	ret
  403690:	mov	x0, #0x0                   	// #0
  403694:	ret
  403698:	ret
  40369c:	stp	x29, x30, [sp, #-48]!
  4036a0:	mov	x29, sp
  4036a4:	cbz	x0, 40371c <ferror@plt+0x1f4c>
  4036a8:	stp	x19, x20, [sp, #16]
  4036ac:	mov	x19, x0
  4036b0:	mov	w1, #0x2f                  	// #47
  4036b4:	bl	4015f0 <strrchr@plt>
  4036b8:	mov	x20, x0
  4036bc:	cbz	x0, 403750 <ferror@plt+0x1f80>
  4036c0:	str	x21, [sp, #32]
  4036c4:	add	x21, x0, #0x1
  4036c8:	sub	x0, x21, x19
  4036cc:	cmp	x0, #0x6
  4036d0:	b.le	403744 <ferror@plt+0x1f74>
  4036d4:	mov	x2, #0x7                   	// #7
  4036d8:	adrp	x1, 406000 <ferror@plt+0x4830>
  4036dc:	add	x1, x1, #0xda8
  4036e0:	sub	x0, x20, #0x6
  4036e4:	bl	401560 <strncmp@plt>
  4036e8:	cbnz	w0, 40374c <ferror@plt+0x1f7c>
  4036ec:	mov	x2, #0x3                   	// #3
  4036f0:	adrp	x1, 406000 <ferror@plt+0x4830>
  4036f4:	add	x1, x1, #0xdb0
  4036f8:	mov	x0, x21
  4036fc:	bl	401560 <strncmp@plt>
  403700:	mov	x19, x21
  403704:	cbnz	w0, 40376c <ferror@plt+0x1f9c>
  403708:	add	x19, x20, #0x4
  40370c:	adrp	x0, 419000 <ferror@plt+0x17830>
  403710:	str	x19, [x0, #632]
  403714:	ldr	x21, [sp, #32]
  403718:	b	403750 <ferror@plt+0x1f80>
  40371c:	stp	x19, x20, [sp, #16]
  403720:	str	x21, [sp, #32]
  403724:	adrp	x0, 419000 <ferror@plt+0x17830>
  403728:	ldr	x3, [x0, #592]
  40372c:	mov	x2, #0x37                  	// #55
  403730:	mov	x1, #0x1                   	// #1
  403734:	adrp	x0, 406000 <ferror@plt+0x4830>
  403738:	add	x0, x0, #0xd70
  40373c:	bl	401710 <fwrite@plt>
  403740:	bl	401610 <abort@plt>
  403744:	ldr	x21, [sp, #32]
  403748:	b	403750 <ferror@plt+0x1f80>
  40374c:	ldr	x21, [sp, #32]
  403750:	adrp	x0, 419000 <ferror@plt+0x17830>
  403754:	str	x19, [x0, #760]
  403758:	adrp	x0, 419000 <ferror@plt+0x17830>
  40375c:	str	x19, [x0, #584]
  403760:	ldp	x19, x20, [sp, #16]
  403764:	ldp	x29, x30, [sp], #48
  403768:	ret
  40376c:	ldr	x21, [sp, #32]
  403770:	b	403750 <ferror@plt+0x1f80>
  403774:	stp	xzr, xzr, [x8]
  403778:	stp	xzr, xzr, [x8, #16]
  40377c:	stp	xzr, xzr, [x8, #32]
  403780:	str	xzr, [x8, #48]
  403784:	cmp	w0, #0xa
  403788:	b.eq	403794 <ferror@plt+0x1fc4>  // b.none
  40378c:	str	w0, [x8]
  403790:	ret
  403794:	stp	x29, x30, [sp, #-16]!
  403798:	mov	x29, sp
  40379c:	bl	401610 <abort@plt>
  4037a0:	stp	x29, x30, [sp, #-48]!
  4037a4:	mov	x29, sp
  4037a8:	stp	x19, x20, [sp, #16]
  4037ac:	str	x21, [sp, #32]
  4037b0:	mov	x20, x0
  4037b4:	mov	w21, w1
  4037b8:	mov	w2, #0x5                   	// #5
  4037bc:	mov	x1, x0
  4037c0:	mov	x0, #0x0                   	// #0
  4037c4:	bl	401750 <dcgettext@plt>
  4037c8:	mov	x19, x0
  4037cc:	cmp	x20, x0
  4037d0:	b.eq	4037e8 <ferror@plt+0x2018>  // b.none
  4037d4:	mov	x0, x19
  4037d8:	ldp	x19, x20, [sp, #16]
  4037dc:	ldr	x21, [sp, #32]
  4037e0:	ldp	x29, x30, [sp], #48
  4037e4:	ret
  4037e8:	bl	405e30 <ferror@plt+0x4660>
  4037ec:	ldrb	w1, [x0]
  4037f0:	and	w1, w1, #0xffffffdf
  4037f4:	cmp	w1, #0x55
  4037f8:	b.ne	403878 <ferror@plt+0x20a8>  // b.any
  4037fc:	ldrb	w1, [x0, #1]
  403800:	and	w1, w1, #0xffffffdf
  403804:	cmp	w1, #0x54
  403808:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  40380c:	ldrb	w1, [x0, #2]
  403810:	and	w1, w1, #0xffffffdf
  403814:	cmp	w1, #0x46
  403818:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  40381c:	ldrb	w1, [x0, #3]
  403820:	cmp	w1, #0x2d
  403824:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  403828:	ldrb	w1, [x0, #4]
  40382c:	cmp	w1, #0x38
  403830:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  403834:	ldrb	w0, [x0, #5]
  403838:	cbz	w0, 403858 <ferror@plt+0x2088>
  40383c:	adrp	x19, 406000 <ferror@plt+0x4830>
  403840:	add	x0, x19, #0xde0
  403844:	adrp	x19, 406000 <ferror@plt+0x4830>
  403848:	add	x19, x19, #0xdb8
  40384c:	cmp	w21, #0x9
  403850:	csel	x19, x19, x0, eq  // eq = none
  403854:	b	4037d4 <ferror@plt+0x2004>
  403858:	ldrb	w1, [x19]
  40385c:	adrp	x19, 406000 <ferror@plt+0x4830>
  403860:	add	x0, x19, #0xdc0
  403864:	adrp	x19, 406000 <ferror@plt+0x4830>
  403868:	add	x19, x19, #0xdd8
  40386c:	cmp	w1, #0x60
  403870:	csel	x19, x19, x0, eq  // eq = none
  403874:	b	4037d4 <ferror@plt+0x2004>
  403878:	cmp	w1, #0x47
  40387c:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  403880:	ldrb	w1, [x0, #1]
  403884:	and	w1, w1, #0xffffffdf
  403888:	cmp	w1, #0x42
  40388c:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  403890:	ldrb	w1, [x0, #2]
  403894:	cmp	w1, #0x31
  403898:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  40389c:	ldrb	w1, [x0, #3]
  4038a0:	cmp	w1, #0x38
  4038a4:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  4038a8:	ldrb	w1, [x0, #4]
  4038ac:	cmp	w1, #0x30
  4038b0:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  4038b4:	ldrb	w1, [x0, #5]
  4038b8:	cmp	w1, #0x33
  4038bc:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  4038c0:	ldrb	w1, [x0, #6]
  4038c4:	cmp	w1, #0x30
  4038c8:	b.ne	40383c <ferror@plt+0x206c>  // b.any
  4038cc:	ldrb	w0, [x0, #7]
  4038d0:	cbnz	w0, 40383c <ferror@plt+0x206c>
  4038d4:	ldrb	w1, [x19]
  4038d8:	adrp	x19, 406000 <ferror@plt+0x4830>
  4038dc:	add	x0, x19, #0xdc8
  4038e0:	adrp	x19, 406000 <ferror@plt+0x4830>
  4038e4:	add	x19, x19, #0xdd0
  4038e8:	cmp	w1, #0x60
  4038ec:	csel	x19, x19, x0, eq  // eq = none
  4038f0:	b	4037d4 <ferror@plt+0x2004>
  4038f4:	sub	sp, sp, #0xf0
  4038f8:	stp	x29, x30, [sp, #16]
  4038fc:	add	x29, sp, #0x10
  403900:	stp	x19, x20, [sp, #32]
  403904:	stp	x21, x22, [sp, #48]
  403908:	stp	x23, x24, [sp, #64]
  40390c:	stp	x25, x26, [sp, #80]
  403910:	stp	x27, x28, [sp, #96]
  403914:	mov	x28, x0
  403918:	mov	x26, x1
  40391c:	str	x2, [sp, #136]
  403920:	mov	x24, x3
  403924:	mov	w25, w4
  403928:	mov	w19, w5
  40392c:	str	w5, [sp, #184]
  403930:	str	x6, [sp, #152]
  403934:	str	x7, [sp, #200]
  403938:	bl	4016e0 <__ctype_get_mb_cur_max@plt>
  40393c:	str	x0, [sp, #168]
  403940:	mov	x0, x19
  403944:	ubfx	x0, x0, #1, #1
  403948:	str	x0, [sp, #112]
  40394c:	mov	w0, #0x1                   	// #1
  403950:	str	w0, [sp, #128]
  403954:	str	wzr, [sp, #180]
  403958:	str	wzr, [sp, #124]
  40395c:	str	wzr, [sp, #132]
  403960:	str	xzr, [sp, #144]
  403964:	str	xzr, [sp, #160]
  403968:	str	xzr, [sp, #192]
  40396c:	mov	w23, w25
  403970:	mov	x25, x24
  403974:	cmp	w23, #0x4
  403978:	b.eq	403ae8 <ferror@plt+0x2318>  // b.none
  40397c:	b.ls	4039cc <ferror@plt+0x21fc>  // b.plast
  403980:	cmp	w23, #0x7
  403984:	b.eq	403b58 <ferror@plt+0x2388>  // b.none
  403988:	b.ls	403a18 <ferror@plt+0x2248>  // b.plast
  40398c:	sub	w0, w23, #0x8
  403990:	cmp	w0, #0x2
  403994:	b.hi	403b48 <ferror@plt+0x2378>  // b.pmore
  403998:	cmp	w23, #0xa
  40399c:	b.ne	403a8c <ferror@plt+0x22bc>  // b.any
  4039a0:	mov	x27, #0x0                   	// #0
  4039a4:	ldr	w0, [sp, #112]
  4039a8:	cbz	w0, 403ab8 <ferror@plt+0x22e8>
  4039ac:	ldr	x0, [sp, #240]
  4039b0:	bl	4014a0 <strlen@plt>
  4039b4:	str	x0, [sp, #144]
  4039b8:	ldr	x0, [sp, #240]
  4039bc:	str	x0, [sp, #160]
  4039c0:	mov	w0, #0x1                   	// #1
  4039c4:	str	w0, [sp, #132]
  4039c8:	b	403a50 <ferror@plt+0x2280>
  4039cc:	cmp	w23, #0x2
  4039d0:	b.eq	403b24 <ferror@plt+0x2354>  // b.none
  4039d4:	b.ls	4039e4 <ferror@plt+0x2214>  // b.plast
  4039d8:	mov	w0, #0x1                   	// #1
  4039dc:	str	w0, [sp, #132]
  4039e0:	b	4039f0 <ferror@plt+0x2220>
  4039e4:	cbz	w23, 403b4c <ferror@plt+0x237c>
  4039e8:	cmp	w23, #0x1
  4039ec:	b.ne	403b48 <ferror@plt+0x2378>  // b.any
  4039f0:	mov	w0, #0x1                   	// #1
  4039f4:	str	w0, [sp, #112]
  4039f8:	mov	x0, #0x1                   	// #1
  4039fc:	str	x0, [sp, #144]
  403a00:	adrp	x0, 406000 <ferror@plt+0x4830>
  403a04:	add	x0, x0, #0xde0
  403a08:	str	x0, [sp, #160]
  403a0c:	mov	x27, #0x0                   	// #0
  403a10:	mov	w23, #0x2                   	// #2
  403a14:	b	403a50 <ferror@plt+0x2280>
  403a18:	cmp	w23, #0x5
  403a1c:	b.eq	403a58 <ferror@plt+0x2288>  // b.none
  403a20:	cmp	w23, #0x6
  403a24:	b.ne	403b48 <ferror@plt+0x2378>  // b.any
  403a28:	mov	w0, #0x1                   	// #1
  403a2c:	str	w0, [sp, #112]
  403a30:	str	w0, [sp, #132]
  403a34:	mov	x0, #0x1                   	// #1
  403a38:	str	x0, [sp, #144]
  403a3c:	adrp	x0, 406000 <ferror@plt+0x4830>
  403a40:	add	x0, x0, #0xdb8
  403a44:	str	x0, [sp, #160]
  403a48:	mov	x27, #0x0                   	// #0
  403a4c:	mov	w23, #0x5                   	// #5
  403a50:	mov	x24, #0x0                   	// #0
  403a54:	b	404544 <ferror@plt+0x2d74>
  403a58:	ldr	w0, [sp, #112]
  403a5c:	cbnz	w0, 403b6c <ferror@plt+0x239c>
  403a60:	cbz	x26, 403b90 <ferror@plt+0x23c0>
  403a64:	mov	w0, #0x22                  	// #34
  403a68:	strb	w0, [x28]
  403a6c:	mov	w0, #0x1                   	// #1
  403a70:	str	w0, [sp, #132]
  403a74:	mov	x27, #0x1                   	// #1
  403a78:	str	x27, [sp, #144]
  403a7c:	adrp	x0, 406000 <ferror@plt+0x4830>
  403a80:	add	x0, x0, #0xdb8
  403a84:	str	x0, [sp, #160]
  403a88:	b	403a50 <ferror@plt+0x2280>
  403a8c:	mov	w1, w23
  403a90:	adrp	x0, 406000 <ferror@plt+0x4830>
  403a94:	add	x0, x0, #0xde8
  403a98:	bl	4037a0 <ferror@plt+0x1fd0>
  403a9c:	str	x0, [sp, #200]
  403aa0:	mov	w1, w23
  403aa4:	adrp	x0, 406000 <ferror@plt+0x4830>
  403aa8:	add	x0, x0, #0xde0
  403aac:	bl	4037a0 <ferror@plt+0x1fd0>
  403ab0:	str	x0, [sp, #240]
  403ab4:	b	4039a0 <ferror@plt+0x21d0>
  403ab8:	ldr	x1, [sp, #200]
  403abc:	ldrb	w0, [x1]
  403ac0:	cbnz	w0, 403ad8 <ferror@plt+0x2308>
  403ac4:	mov	x27, #0x0                   	// #0
  403ac8:	b	4039ac <ferror@plt+0x21dc>
  403acc:	add	x27, x27, #0x1
  403ad0:	ldrb	w0, [x1, x27]
  403ad4:	cbz	w0, 4039ac <ferror@plt+0x21dc>
  403ad8:	cmp	x26, x27
  403adc:	b.ls	403acc <ferror@plt+0x22fc>  // b.plast
  403ae0:	strb	w0, [x28, x27]
  403ae4:	b	403acc <ferror@plt+0x22fc>
  403ae8:	ldr	w0, [sp, #112]
  403aec:	cbnz	w0, 4039f0 <ferror@plt+0x2220>
  403af0:	mov	w0, #0x1                   	// #1
  403af4:	str	w0, [sp, #132]
  403af8:	cbz	x26, 403bb0 <ferror@plt+0x23e0>
  403afc:	mov	w0, #0x27                  	// #39
  403b00:	strb	w0, [x28]
  403b04:	str	wzr, [sp, #112]
  403b08:	mov	x27, #0x1                   	// #1
  403b0c:	str	x27, [sp, #144]
  403b10:	adrp	x0, 406000 <ferror@plt+0x4830>
  403b14:	add	x0, x0, #0xde0
  403b18:	str	x0, [sp, #160]
  403b1c:	mov	w23, #0x2                   	// #2
  403b20:	b	403a50 <ferror@plt+0x2280>
  403b24:	ldr	w0, [sp, #112]
  403b28:	cbz	w0, 403af8 <ferror@plt+0x2328>
  403b2c:	mov	x0, #0x1                   	// #1
  403b30:	str	x0, [sp, #144]
  403b34:	adrp	x0, 406000 <ferror@plt+0x4830>
  403b38:	add	x0, x0, #0xde0
  403b3c:	str	x0, [sp, #160]
  403b40:	mov	x27, #0x0                   	// #0
  403b44:	b	403a50 <ferror@plt+0x2280>
  403b48:	bl	401610 <abort@plt>
  403b4c:	str	wzr, [sp, #112]
  403b50:	mov	x27, #0x0                   	// #0
  403b54:	b	403a50 <ferror@plt+0x2280>
  403b58:	str	wzr, [sp, #112]
  403b5c:	mov	w0, #0x1                   	// #1
  403b60:	str	w0, [sp, #132]
  403b64:	mov	x27, #0x0                   	// #0
  403b68:	b	403a50 <ferror@plt+0x2280>
  403b6c:	ldr	w0, [sp, #112]
  403b70:	str	w0, [sp, #132]
  403b74:	mov	x0, #0x1                   	// #1
  403b78:	str	x0, [sp, #144]
  403b7c:	adrp	x0, 406000 <ferror@plt+0x4830>
  403b80:	add	x0, x0, #0xdb8
  403b84:	str	x0, [sp, #160]
  403b88:	mov	x27, #0x0                   	// #0
  403b8c:	b	403a50 <ferror@plt+0x2280>
  403b90:	mov	w0, #0x1                   	// #1
  403b94:	str	w0, [sp, #132]
  403b98:	mov	x27, #0x1                   	// #1
  403b9c:	str	x27, [sp, #144]
  403ba0:	adrp	x0, 406000 <ferror@plt+0x4830>
  403ba4:	add	x0, x0, #0xdb8
  403ba8:	str	x0, [sp, #160]
  403bac:	b	403a50 <ferror@plt+0x2280>
  403bb0:	str	wzr, [sp, #112]
  403bb4:	mov	x27, #0x1                   	// #1
  403bb8:	str	x27, [sp, #144]
  403bbc:	adrp	x0, 406000 <ferror@plt+0x4830>
  403bc0:	add	x0, x0, #0xde0
  403bc4:	str	x0, [sp, #160]
  403bc8:	mov	w23, #0x2                   	// #2
  403bcc:	b	403a50 <ferror@plt+0x2280>
  403bd0:	ldr	x0, [sp, #144]
  403bd4:	add	x20, x24, x0
  403bd8:	cmp	x0, #0x1
  403bdc:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403be0:	b.ne	403bf0 <ferror@plt+0x2420>  // b.any
  403be4:	ldr	x0, [sp, #136]
  403be8:	bl	4014a0 <strlen@plt>
  403bec:	mov	x25, x0
  403bf0:	cmp	x20, x25
  403bf4:	b.hi	404820 <ferror@plt+0x3050>  // b.pmore
  403bf8:	ldr	x0, [sp, #136]
  403bfc:	add	x20, x0, x24
  403c00:	ldr	x2, [sp, #144]
  403c04:	ldr	x1, [sp, #160]
  403c08:	mov	x0, x20
  403c0c:	bl	401650 <memcmp@plt>
  403c10:	cbnz	w0, 404820 <ferror@plt+0x3050>
  403c14:	ldr	w0, [sp, #112]
  403c18:	cbnz	w0, 403c40 <ferror@plt+0x2470>
  403c1c:	ldrb	w20, [x20]
  403c20:	cmp	w20, #0x7e
  403c24:	b.hi	40410c <ferror@plt+0x293c>  // b.pmore
  403c28:	adrp	x0, 406000 <ferror@plt+0x4830>
  403c2c:	add	x0, x0, #0xe58
  403c30:	ldrh	w0, [x0, w20, uxtw #1]
  403c34:	adr	x1, 403c40 <ferror@plt+0x2470>
  403c38:	add	x0, x1, w0, sxth #2
  403c3c:	br	x0
  403c40:	mov	x24, x25
  403c44:	mov	w25, w23
  403c48:	b	4047a8 <ferror@plt+0x2fd8>
  403c4c:	ldr	w0, [sp, #132]
  403c50:	cbnz	w0, 403c6c <ferror@plt+0x249c>
  403c54:	ldr	x0, [sp, #184]
  403c58:	tbnz	w0, #0, 404540 <ferror@plt+0x2d70>
  403c5c:	ldr	w0, [sp, #132]
  403c60:	mov	w22, w0
  403c64:	mov	w19, w0
  403c68:	b	404480 <ferror@plt+0x2cb0>
  403c6c:	ldr	w0, [sp, #112]
  403c70:	cbnz	w0, 40475c <ferror@plt+0x2f8c>
  403c74:	mov	w22, w0
  403c78:	cmp	w23, #0x2
  403c7c:	cset	w1, eq  // eq = none
  403c80:	ldr	w0, [sp, #124]
  403c84:	eor	w0, w0, #0x1
  403c88:	ands	w0, w1, w0
  403c8c:	b.eq	403cf0 <ferror@plt+0x2520>  // b.none
  403c90:	cmp	x26, x27
  403c94:	b.ls	403ca0 <ferror@plt+0x24d0>  // b.plast
  403c98:	mov	w1, #0x27                  	// #39
  403c9c:	strb	w1, [x28, x27]
  403ca0:	add	x1, x27, #0x1
  403ca4:	cmp	x26, x1
  403ca8:	b.ls	403cb4 <ferror@plt+0x24e4>  // b.plast
  403cac:	mov	w2, #0x24                  	// #36
  403cb0:	strb	w2, [x28, x1]
  403cb4:	add	x1, x27, #0x2
  403cb8:	cmp	x26, x1
  403cbc:	b.ls	403cc8 <ferror@plt+0x24f8>  // b.plast
  403cc0:	mov	w2, #0x27                  	// #39
  403cc4:	strb	w2, [x28, x1]
  403cc8:	add	x1, x27, #0x3
  403ccc:	cmp	x26, x1
  403cd0:	b.ls	40480c <ferror@plt+0x303c>  // b.plast
  403cd4:	mov	w2, #0x5c                  	// #92
  403cd8:	strb	w2, [x28, x1]
  403cdc:	add	x27, x27, #0x4
  403ce0:	str	w0, [sp, #124]
  403ce4:	mov	w19, #0x0                   	// #0
  403ce8:	mov	w20, #0x30                  	// #48
  403cec:	b	4044a8 <ferror@plt+0x2cd8>
  403cf0:	cmp	x26, x27
  403cf4:	b.hi	403d14 <ferror@plt+0x2544>  // b.pmore
  403cf8:	add	x2, x27, #0x1
  403cfc:	cbnz	w21, 403d24 <ferror@plt+0x2554>
  403d00:	mov	w0, w19
  403d04:	mov	w19, w21
  403d08:	mov	x27, x2
  403d0c:	mov	w20, #0x30                  	// #48
  403d10:	b	404480 <ferror@plt+0x2cb0>
  403d14:	mov	w1, #0x5c                  	// #92
  403d18:	strb	w1, [x28, x27]
  403d1c:	add	x2, x27, #0x1
  403d20:	cbz	w21, 403d60 <ferror@plt+0x2590>
  403d24:	add	x1, x24, #0x1
  403d28:	cmp	x1, x25
  403d2c:	b.cs	403d48 <ferror@plt+0x2578>  // b.hs, b.nlast
  403d30:	ldr	x3, [sp, #136]
  403d34:	ldrb	w1, [x3, x1]
  403d38:	sub	w1, w1, #0x30
  403d3c:	and	w1, w1, #0xff
  403d40:	cmp	w1, #0x9
  403d44:	b.ls	403d74 <ferror@plt+0x25a4>  // b.plast
  403d48:	mov	w1, w0
  403d4c:	mov	w0, w19
  403d50:	mov	w19, w1
  403d54:	mov	x27, x2
  403d58:	mov	w20, #0x30                  	// #48
  403d5c:	b	404490 <ferror@plt+0x2cc0>
  403d60:	mov	w0, w19
  403d64:	mov	w19, w21
  403d68:	mov	x27, x2
  403d6c:	mov	w20, #0x30                  	// #48
  403d70:	b	4044a8 <ferror@plt+0x2cd8>
  403d74:	cmp	x26, x2
  403d78:	b.ls	403d84 <ferror@plt+0x25b4>  // b.plast
  403d7c:	mov	w1, #0x30                  	// #48
  403d80:	strb	w1, [x28, x2]
  403d84:	add	x1, x27, #0x2
  403d88:	cmp	x26, x1
  403d8c:	b.ls	403d98 <ferror@plt+0x25c8>  // b.plast
  403d90:	mov	w2, #0x30                  	// #48
  403d94:	strb	w2, [x28, x1]
  403d98:	add	x2, x27, #0x3
  403d9c:	b	403d48 <ferror@plt+0x2578>
  403da0:	mov	w22, #0x0                   	// #0
  403da4:	cmp	w23, #0x2
  403da8:	b.eq	403dc4 <ferror@plt+0x25f4>  // b.none
  403dac:	cmp	w23, #0x5
  403db0:	b.eq	403dd8 <ferror@plt+0x2608>  // b.none
  403db4:	mov	w19, #0x0                   	// #0
  403db8:	mov	w0, #0x0                   	// #0
  403dbc:	mov	w20, #0x3f                  	// #63
  403dc0:	b	404480 <ferror@plt+0x2cb0>
  403dc4:	ldr	w0, [sp, #112]
  403dc8:	cbnz	w0, 404768 <ferror@plt+0x2f98>
  403dcc:	mov	w19, w0
  403dd0:	mov	w20, #0x3f                  	// #63
  403dd4:	b	4040f4 <ferror@plt+0x2924>
  403dd8:	ldr	x0, [sp, #184]
  403ddc:	tbz	w0, #2, 4045a8 <ferror@plt+0x2dd8>
  403de0:	add	x4, x24, #0x2
  403de4:	cmp	x4, x25
  403de8:	b.cs	4045b8 <ferror@plt+0x2de8>  // b.hs, b.nlast
  403dec:	ldr	x0, [sp, #136]
  403df0:	add	x0, x0, x24
  403df4:	ldrb	w20, [x0, #1]
  403df8:	cmp	w20, #0x3f
  403dfc:	b.eq	403e10 <ferror@plt+0x2640>  // b.none
  403e00:	mov	w19, #0x0                   	// #0
  403e04:	mov	w0, #0x0                   	// #0
  403e08:	mov	w20, #0x3f                  	// #63
  403e0c:	b	404480 <ferror@plt+0x2cb0>
  403e10:	ldr	x0, [sp, #136]
  403e14:	ldrb	w3, [x0, x4]
  403e18:	cmp	w3, #0x3e
  403e1c:	b.hi	4045c8 <ferror@plt+0x2df8>  // b.pmore
  403e20:	mov	x1, #0x1                   	// #1
  403e24:	lsl	x1, x1, x3
  403e28:	mov	w19, #0x0                   	// #0
  403e2c:	mov	w0, #0x0                   	// #0
  403e30:	mov	x2, #0xa38200000000        	// #179778741075968
  403e34:	movk	x2, #0x7000, lsl #48
  403e38:	tst	x1, x2
  403e3c:	b.eq	404480 <ferror@plt+0x2cb0>  // b.none
  403e40:	ldr	w0, [sp, #112]
  403e44:	cbnz	w0, 404800 <ferror@plt+0x3030>
  403e48:	cmp	x26, x27
  403e4c:	b.ls	403e58 <ferror@plt+0x2688>  // b.plast
  403e50:	mov	w0, #0x3f                  	// #63
  403e54:	strb	w0, [x28, x27]
  403e58:	add	x0, x27, #0x1
  403e5c:	cmp	x26, x0
  403e60:	b.ls	403e6c <ferror@plt+0x269c>  // b.plast
  403e64:	mov	w1, #0x22                  	// #34
  403e68:	strb	w1, [x28, x0]
  403e6c:	add	x0, x27, #0x2
  403e70:	cmp	x26, x0
  403e74:	b.ls	403e80 <ferror@plt+0x26b0>  // b.plast
  403e78:	mov	w1, #0x22                  	// #34
  403e7c:	strb	w1, [x28, x0]
  403e80:	add	x0, x27, #0x3
  403e84:	cmp	x26, x0
  403e88:	b.ls	403e94 <ferror@plt+0x26c4>  // b.plast
  403e8c:	mov	w1, #0x3f                  	// #63
  403e90:	strb	w1, [x28, x0]
  403e94:	add	x27, x27, #0x4
  403e98:	ldr	w0, [sp, #112]
  403e9c:	mov	w19, w0
  403ea0:	mov	w20, w3
  403ea4:	mov	x24, x4
  403ea8:	b	404480 <ferror@plt+0x2cb0>
  403eac:	mov	w22, #0x0                   	// #0
  403eb0:	mov	w20, #0x8                   	// #8
  403eb4:	mov	w0, #0x62                  	// #98
  403eb8:	b	403ee8 <ferror@plt+0x2718>
  403ebc:	mov	w22, #0x0                   	// #0
  403ec0:	mov	w20, #0xc                   	// #12
  403ec4:	mov	w0, #0x66                  	// #102
  403ec8:	b	403ee8 <ferror@plt+0x2718>
  403ecc:	mov	w22, #0x0                   	// #0
  403ed0:	mov	w20, #0xd                   	// #13
  403ed4:	mov	w0, #0x72                  	// #114
  403ed8:	ldr	w1, [sp, #112]
  403edc:	cmp	w1, #0x0
  403ee0:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403ee4:	b.eq	403fc0 <ferror@plt+0x27f0>  // b.none
  403ee8:	ldr	w1, [sp, #132]
  403eec:	cbnz	w1, 4045fc <ferror@plt+0x2e2c>
  403ef0:	mov	w19, w1
  403ef4:	mov	w0, w1
  403ef8:	b	404480 <ferror@plt+0x2cb0>
  403efc:	mov	w22, #0x0                   	// #0
  403f00:	mov	w20, #0x9                   	// #9
  403f04:	mov	w0, #0x74                  	// #116
  403f08:	b	403ed8 <ferror@plt+0x2708>
  403f0c:	mov	w22, #0x0                   	// #0
  403f10:	mov	w20, #0xb                   	// #11
  403f14:	mov	w0, #0x76                  	// #118
  403f18:	b	403ee8 <ferror@plt+0x2718>
  403f1c:	mov	w22, #0x0                   	// #0
  403f20:	cmp	w23, #0x2
  403f24:	b.eq	403f50 <ferror@plt+0x2780>  // b.none
  403f28:	ldr	w0, [sp, #132]
  403f2c:	cmp	w0, #0x0
  403f30:	ldr	w0, [sp, #112]
  403f34:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403f38:	ldr	w0, [sp, #176]
  403f3c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403f40:	b.ne	404614 <ferror@plt+0x2e44>  // b.any
  403f44:	mov	w20, #0x5c                  	// #92
  403f48:	mov	w0, w20
  403f4c:	b	403ee8 <ferror@plt+0x2718>
  403f50:	ldr	w0, [sp, #112]
  403f54:	cbnz	w0, 404774 <ferror@plt+0x2fa4>
  403f58:	mov	w19, w0
  403f5c:	mov	w20, #0x5c                  	// #92
  403f60:	eor	w0, w0, #0x1
  403f64:	ldr	w1, [sp, #124]
  403f68:	and	w0, w1, w0
  403f6c:	tst	w0, #0xff
  403f70:	b.eq	404520 <ferror@plt+0x2d50>  // b.none
  403f74:	cmp	x26, x27
  403f78:	b.ls	403f84 <ferror@plt+0x27b4>  // b.plast
  403f7c:	mov	w0, #0x27                  	// #39
  403f80:	strb	w0, [x28, x27]
  403f84:	add	x0, x27, #0x1
  403f88:	cmp	x26, x0
  403f8c:	b.ls	403f98 <ferror@plt+0x27c8>  // b.plast
  403f90:	mov	w1, #0x27                  	// #39
  403f94:	strb	w1, [x28, x0]
  403f98:	add	x27, x27, #0x2
  403f9c:	str	wzr, [sp, #124]
  403fa0:	b	404520 <ferror@plt+0x2d50>
  403fa4:	mov	w0, #0x6e                  	// #110
  403fa8:	b	403ed8 <ferror@plt+0x2708>
  403fac:	mov	w0, #0x6e                  	// #110
  403fb0:	b	403ed8 <ferror@plt+0x2708>
  403fb4:	mov	w22, #0x0                   	// #0
  403fb8:	mov	w0, #0x6e                  	// #110
  403fbc:	b	403ed8 <ferror@plt+0x2708>
  403fc0:	mov	x24, x25
  403fc4:	mov	w25, #0x2                   	// #2
  403fc8:	b	404794 <ferror@plt+0x2fc4>
  403fcc:	mov	w0, #0x61                  	// #97
  403fd0:	b	403ee8 <ferror@plt+0x2718>
  403fd4:	mov	w0, #0x61                  	// #97
  403fd8:	b	403ee8 <ferror@plt+0x2718>
  403fdc:	mov	w22, #0x0                   	// #0
  403fe0:	cmp	x25, #0x1
  403fe4:	cset	w0, ne  // ne = any
  403fe8:	cmn	x25, #0x1
  403fec:	b.eq	404004 <ferror@plt+0x2834>  // b.none
  403ff0:	cbnz	w0, 4045d4 <ferror@plt+0x2e04>
  403ff4:	cbz	x24, 40402c <ferror@plt+0x285c>
  403ff8:	mov	w19, #0x0                   	// #0
  403ffc:	mov	w0, #0x0                   	// #0
  404000:	b	404480 <ferror@plt+0x2cb0>
  404004:	ldr	x0, [sp, #136]
  404008:	ldrb	w0, [x0, #1]
  40400c:	cmp	w0, #0x0
  404010:	cset	w0, ne  // ne = any
  404014:	b	403ff0 <ferror@plt+0x2820>
  404018:	mov	w22, #0x0                   	// #0
  40401c:	b	403ff4 <ferror@plt+0x2824>
  404020:	mov	w22, #0x0                   	// #0
  404024:	b	40402c <ferror@plt+0x285c>
  404028:	mov	w19, w22
  40402c:	cmp	w23, #0x2
  404030:	cset	w0, eq  // eq = none
  404034:	ldr	w1, [sp, #112]
  404038:	ands	w0, w1, w0
  40403c:	b.eq	404480 <ferror@plt+0x2cb0>  // b.none
  404040:	mov	x24, x25
  404044:	mov	w25, #0x2                   	// #2
  404048:	b	404794 <ferror@plt+0x2fc4>
  40404c:	ldr	w19, [sp, #112]
  404050:	b	40402c <ferror@plt+0x285c>
  404054:	mov	w22, #0x0                   	// #0
  404058:	mov	w19, #0x0                   	// #0
  40405c:	b	40402c <ferror@plt+0x285c>
  404060:	mov	w22, #0x0                   	// #0
  404064:	cmp	w23, #0x2
  404068:	b.eq	40407c <ferror@plt+0x28ac>  // b.none
  40406c:	str	w19, [sp, #180]
  404070:	mov	w0, #0x0                   	// #0
  404074:	mov	w20, #0x27                  	// #39
  404078:	b	404480 <ferror@plt+0x2cb0>
  40407c:	ldr	w0, [sp, #112]
  404080:	cbnz	w0, 404780 <ferror@plt+0x2fb0>
  404084:	cmp	x26, #0x0
  404088:	mov	x0, #0x0                   	// #0
  40408c:	ldr	x1, [sp, #192]
  404090:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  404094:	b.eq	4040c4 <ferror@plt+0x28f4>  // b.none
  404098:	cmp	x26, x27
  40409c:	b.ls	4040a8 <ferror@plt+0x28d8>  // b.plast
  4040a0:	mov	w0, #0x27                  	// #39
  4040a4:	strb	w0, [x28, x27]
  4040a8:	add	x0, x27, #0x1
  4040ac:	cmp	x26, x0
  4040b0:	b.ls	4040fc <ferror@plt+0x292c>  // b.plast
  4040b4:	mov	w1, #0x5c                  	// #92
  4040b8:	strb	w1, [x28, x0]
  4040bc:	mov	x0, x26
  4040c0:	ldr	x26, [sp, #192]
  4040c4:	add	x1, x27, #0x2
  4040c8:	cmp	x1, x0
  4040cc:	b.cs	4040d8 <ferror@plt+0x2908>  // b.hs, b.nlast
  4040d0:	mov	w2, #0x27                  	// #39
  4040d4:	strb	w2, [x28, x1]
  4040d8:	add	x27, x27, #0x3
  4040dc:	str	w19, [sp, #180]
  4040e0:	ldr	w1, [sp, #112]
  4040e4:	str	w1, [sp, #124]
  4040e8:	str	x26, [sp, #192]
  4040ec:	mov	x26, x0
  4040f0:	mov	w20, #0x27                  	// #39
  4040f4:	mov	w0, #0x0                   	// #0
  4040f8:	b	4044a8 <ferror@plt+0x2cd8>
  4040fc:	mov	x0, x26
  404100:	ldr	x26, [sp, #192]
  404104:	b	4040c4 <ferror@plt+0x28f4>
  404108:	mov	w22, #0x0                   	// #0
  40410c:	ldr	x0, [sp, #168]
  404110:	cmp	x0, #0x1
  404114:	b.ne	404150 <ferror@plt+0x2980>  // b.any
  404118:	bl	4016a0 <__ctype_b_loc@plt>
  40411c:	and	x1, x20, #0xff
  404120:	ldr	x0, [x0]
  404124:	ldrh	w19, [x0, x1, lsl #1]
  404128:	ubfx	x19, x19, #14, #1
  40412c:	ldr	x0, [sp, #168]
  404130:	mov	x2, x0
  404134:	eor	w0, w19, #0x1
  404138:	ldr	w1, [sp, #132]
  40413c:	and	w0, w1, w0
  404140:	ands	w0, w0, #0xff
  404144:	b.eq	404480 <ferror@plt+0x2cb0>  // b.none
  404148:	mov	w19, #0x0                   	// #0
  40414c:	b	4042fc <ferror@plt+0x2b2c>
  404150:	str	xzr, [sp, #232]
  404154:	cmn	x25, #0x1
  404158:	b.eq	40417c <ferror@plt+0x29ac>  // b.none
  40415c:	mov	x0, #0x0                   	// #0
  404160:	str	w21, [sp, #176]
  404164:	str	w20, [sp, #208]
  404168:	str	w22, [sp, #212]
  40416c:	mov	x22, x0
  404170:	str	x27, [sp, #216]
  404174:	ldr	w27, [sp, #112]
  404178:	b	40424c <ferror@plt+0x2a7c>
  40417c:	ldr	x0, [sp, #136]
  404180:	bl	4014a0 <strlen@plt>
  404184:	mov	x25, x0
  404188:	b	40415c <ferror@plt+0x298c>
  40418c:	ldr	w20, [sp, #208]
  404190:	mov	x2, x22
  404194:	mov	x0, x21
  404198:	ldr	w21, [sp, #176]
  40419c:	ldr	w22, [sp, #212]
  4041a0:	ldr	x27, [sp, #216]
  4041a4:	mov	w19, #0x0                   	// #0
  4041a8:	cmp	x0, x25
  4041ac:	b.cs	4042f4 <ferror@plt+0x2b24>  // b.hs, b.nlast
  4041b0:	mov	x1, x2
  4041b4:	ldr	x2, [sp, #136]
  4041b8:	ldrb	w0, [x2, x0]
  4041bc:	cbz	w0, 4041dc <ferror@plt+0x2a0c>
  4041c0:	add	x1, x1, #0x1
  4041c4:	add	x0, x24, x1
  4041c8:	cmp	x25, x0
  4041cc:	b.hi	4041b8 <ferror@plt+0x29e8>  // b.pmore
  4041d0:	mov	x2, x1
  4041d4:	mov	w19, #0x0                   	// #0
  4041d8:	b	4042f4 <ferror@plt+0x2b24>
  4041dc:	mov	x2, x1
  4041e0:	mov	w19, #0x0                   	// #0
  4041e4:	b	4042f4 <ferror@plt+0x2b24>
  4041e8:	add	x1, x1, #0x1
  4041ec:	cmp	x1, x21
  4041f0:	b.eq	40422c <ferror@plt+0x2a5c>  // b.none
  4041f4:	ldrb	w0, [x1]
  4041f8:	sub	w0, w0, #0x5b
  4041fc:	and	w0, w0, #0xff
  404200:	cmp	w0, #0x21
  404204:	b.hi	4041e8 <ferror@plt+0x2a18>  // b.pmore
  404208:	mov	x2, #0x1                   	// #1
  40420c:	lsl	x0, x2, x0
  404210:	mov	x2, #0x2b                  	// #43
  404214:	movk	x2, #0x2, lsl #32
  404218:	tst	x0, x2
  40421c:	b.eq	4041e8 <ferror@plt+0x2a18>  // b.none
  404220:	mov	x24, x25
  404224:	mov	w25, #0x2                   	// #2
  404228:	b	404794 <ferror@plt+0x2fc4>
  40422c:	ldr	w0, [sp, #228]
  404230:	bl	401780 <iswprint@plt>
  404234:	cmp	w0, #0x0
  404238:	csel	w19, w19, wzr, ne  // ne = any
  40423c:	add	x22, x22, x20
  404240:	add	x0, sp, #0xe8
  404244:	bl	401630 <mbsinit@plt>
  404248:	cbnz	w0, 4042ac <ferror@plt+0x2adc>
  40424c:	add	x21, x24, x22
  404250:	add	x3, sp, #0xe8
  404254:	sub	x2, x25, x21
  404258:	ldr	x0, [sp, #136]
  40425c:	add	x1, x0, x21
  404260:	add	x0, sp, #0xe4
  404264:	bl	405b98 <ferror@plt+0x43c8>
  404268:	mov	x20, x0
  40426c:	cbz	x0, 4042e0 <ferror@plt+0x2b10>
  404270:	cmn	x0, #0x1
  404274:	b.eq	4042c4 <ferror@plt+0x2af4>  // b.none
  404278:	cmn	x0, #0x2
  40427c:	b.eq	40418c <ferror@plt+0x29bc>  // b.none
  404280:	cmp	w27, #0x0
  404284:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  404288:	b.ne	40422c <ferror@plt+0x2a5c>  // b.any
  40428c:	cmp	x0, #0x1
  404290:	b.ls	40422c <ferror@plt+0x2a5c>  // b.plast
  404294:	add	x1, x21, #0x1
  404298:	ldr	x0, [sp, #136]
  40429c:	add	x1, x0, x1
  4042a0:	add	x0, x0, x20
  4042a4:	add	x21, x0, x21
  4042a8:	b	4041f4 <ferror@plt+0x2a24>
  4042ac:	ldr	w21, [sp, #176]
  4042b0:	ldr	w20, [sp, #208]
  4042b4:	mov	x2, x22
  4042b8:	ldr	w22, [sp, #212]
  4042bc:	ldr	x27, [sp, #216]
  4042c0:	b	4042f4 <ferror@plt+0x2b24>
  4042c4:	ldr	w21, [sp, #176]
  4042c8:	ldr	w20, [sp, #208]
  4042cc:	mov	x2, x22
  4042d0:	ldr	w22, [sp, #212]
  4042d4:	ldr	x27, [sp, #216]
  4042d8:	mov	w19, #0x0                   	// #0
  4042dc:	b	4042f4 <ferror@plt+0x2b24>
  4042e0:	ldr	w21, [sp, #176]
  4042e4:	ldr	w20, [sp, #208]
  4042e8:	mov	x2, x22
  4042ec:	ldr	w22, [sp, #212]
  4042f0:	ldr	x27, [sp, #216]
  4042f4:	cmp	x2, #0x1
  4042f8:	b.ls	404134 <ferror@plt+0x2964>  // b.plast
  4042fc:	add	x5, x24, x2
  404300:	mov	w0, #0x0                   	// #0
  404304:	eor	w1, w19, #0x1
  404308:	ldr	w2, [sp, #132]
  40430c:	and	w1, w2, w1
  404310:	and	w1, w1, #0xff
  404314:	mov	w3, w1
  404318:	mov	w6, #0x5c                  	// #92
  40431c:	mov	w7, #0x24                  	// #36
  404320:	ldr	w9, [sp, #112]
  404324:	ldr	w4, [sp, #124]
  404328:	ldr	x8, [sp, #136]
  40432c:	b	4043a8 <ferror@plt+0x2bd8>
  404330:	cbz	w22, 404344 <ferror@plt+0x2b74>
  404334:	cmp	x26, x27
  404338:	b.ls	404340 <ferror@plt+0x2b70>  // b.plast
  40433c:	strb	w6, [x28, x27]
  404340:	add	x27, x27, #0x1
  404344:	add	x2, x24, #0x1
  404348:	cmp	x2, x5
  40434c:	b.cs	404460 <ferror@plt+0x2c90>  // b.hs, b.nlast
  404350:	eor	w22, w0, #0x1
  404354:	and	w22, w4, w22
  404358:	ands	w22, w22, #0xff
  40435c:	b.eq	404474 <ferror@plt+0x2ca4>  // b.none
  404360:	cmp	x26, x27
  404364:	b.ls	404370 <ferror@plt+0x2ba0>  // b.plast
  404368:	mov	w4, #0x27                  	// #39
  40436c:	strb	w4, [x28, x27]
  404370:	add	x4, x27, #0x1
  404374:	cmp	x26, x4
  404378:	b.ls	404384 <ferror@plt+0x2bb4>  // b.plast
  40437c:	mov	w10, #0x27                  	// #39
  404380:	strb	w10, [x28, x4]
  404384:	add	x27, x27, #0x2
  404388:	mov	w22, w3
  40438c:	mov	x24, x2
  404390:	mov	w4, w3
  404394:	cmp	x26, x27
  404398:	b.ls	4043a0 <ferror@plt+0x2bd0>  // b.plast
  40439c:	strb	w20, [x28, x27]
  4043a0:	add	x27, x27, #0x1
  4043a4:	ldrb	w20, [x8, x24]
  4043a8:	cbz	w1, 404330 <ferror@plt+0x2b60>
  4043ac:	cbnz	w9, 40473c <ferror@plt+0x2f6c>
  4043b0:	cmp	w23, #0x2
  4043b4:	cset	w0, eq  // eq = none
  4043b8:	eor	w2, w4, #0x1
  4043bc:	ands	w0, w0, w2
  4043c0:	b.eq	404400 <ferror@plt+0x2c30>  // b.none
  4043c4:	cmp	x26, x27
  4043c8:	b.ls	4043d4 <ferror@plt+0x2c04>  // b.plast
  4043cc:	mov	w2, #0x27                  	// #39
  4043d0:	strb	w2, [x28, x27]
  4043d4:	add	x2, x27, #0x1
  4043d8:	cmp	x26, x2
  4043dc:	b.ls	4043e4 <ferror@plt+0x2c14>  // b.plast
  4043e0:	strb	w7, [x28, x2]
  4043e4:	add	x2, x27, #0x2
  4043e8:	cmp	x26, x2
  4043ec:	b.ls	4043f8 <ferror@plt+0x2c28>  // b.plast
  4043f0:	mov	w4, #0x27                  	// #39
  4043f4:	strb	w4, [x28, x2]
  4043f8:	add	x27, x27, #0x3
  4043fc:	mov	w4, w0
  404400:	cmp	x26, x27
  404404:	b.ls	40440c <ferror@plt+0x2c3c>  // b.plast
  404408:	strb	w6, [x28, x27]
  40440c:	add	x0, x27, #0x1
  404410:	cmp	x26, x0
  404414:	b.ls	404424 <ferror@plt+0x2c54>  // b.plast
  404418:	lsr	w2, w20, #6
  40441c:	add	w2, w2, #0x30
  404420:	strb	w2, [x28, x0]
  404424:	add	x0, x27, #0x2
  404428:	cmp	x26, x0
  40442c:	b.ls	40443c <ferror@plt+0x2c6c>  // b.plast
  404430:	ubfx	x2, x20, #3, #3
  404434:	add	w2, w2, #0x30
  404438:	strb	w2, [x28, x0]
  40443c:	add	x27, x27, #0x3
  404440:	and	w20, w20, #0x7
  404444:	add	w20, w20, #0x30
  404448:	add	x2, x24, #0x1
  40444c:	cmp	x5, x2
  404450:	b.ls	404468 <ferror@plt+0x2c98>  // b.plast
  404454:	mov	w0, w3
  404458:	mov	x24, x2
  40445c:	b	404394 <ferror@plt+0x2bc4>
  404460:	str	w4, [sp, #124]
  404464:	b	403f60 <ferror@plt+0x2790>
  404468:	str	w4, [sp, #124]
  40446c:	mov	w0, w1
  404470:	b	403f60 <ferror@plt+0x2790>
  404474:	mov	x24, x2
  404478:	b	404394 <ferror@plt+0x2bc4>
  40447c:	mov	w0, w22
  404480:	cmp	w21, #0x0
  404484:	ldr	w1, [sp, #112]
  404488:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  40448c:	b.eq	4044a8 <ferror@plt+0x2cd8>  // b.none
  404490:	ldr	x2, [sp, #152]
  404494:	cbz	x2, 4044a8 <ferror@plt+0x2cd8>
  404498:	ubfx	x1, x20, #5, #8
  40449c:	ldr	w1, [x2, x1, lsl #2]
  4044a0:	lsr	w1, w1, w20
  4044a4:	tbnz	w1, #0, 4044ac <ferror@plt+0x2cdc>
  4044a8:	cbz	w22, 403f60 <ferror@plt+0x2790>
  4044ac:	ldr	w0, [sp, #112]
  4044b0:	cbnz	w0, 40478c <ferror@plt+0x2fbc>
  4044b4:	cmp	w23, #0x2
  4044b8:	cset	w0, eq  // eq = none
  4044bc:	ldr	w1, [sp, #124]
  4044c0:	eor	w1, w1, #0x1
  4044c4:	ands	w0, w0, w1
  4044c8:	b.eq	40450c <ferror@plt+0x2d3c>  // b.none
  4044cc:	cmp	x26, x27
  4044d0:	b.ls	4044dc <ferror@plt+0x2d0c>  // b.plast
  4044d4:	mov	w1, #0x27                  	// #39
  4044d8:	strb	w1, [x28, x27]
  4044dc:	add	x1, x27, #0x1
  4044e0:	cmp	x26, x1
  4044e4:	b.ls	4044f0 <ferror@plt+0x2d20>  // b.plast
  4044e8:	mov	w2, #0x24                  	// #36
  4044ec:	strb	w2, [x28, x1]
  4044f0:	add	x1, x27, #0x2
  4044f4:	cmp	x26, x1
  4044f8:	b.ls	404504 <ferror@plt+0x2d34>  // b.plast
  4044fc:	mov	w2, #0x27                  	// #39
  404500:	strb	w2, [x28, x1]
  404504:	add	x27, x27, #0x3
  404508:	str	w0, [sp, #124]
  40450c:	cmp	x26, x27
  404510:	b.ls	40451c <ferror@plt+0x2d4c>  // b.plast
  404514:	mov	w0, #0x5c                  	// #92
  404518:	strb	w0, [x28, x27]
  40451c:	add	x27, x27, #0x1
  404520:	cmp	x27, x26
  404524:	b.cs	40452c <ferror@plt+0x2d5c>  // b.hs, b.nlast
  404528:	strb	w20, [x28, x27]
  40452c:	add	x27, x27, #0x1
  404530:	cmp	w19, #0x0
  404534:	ldr	w0, [sp, #128]
  404538:	csel	w0, w0, w19, ne  // ne = any
  40453c:	str	w0, [sp, #128]
  404540:	add	x24, x24, #0x1
  404544:	cmp	x25, x24
  404548:	cset	w19, ne  // ne = any
  40454c:	cmn	x25, #0x1
  404550:	b.eq	404624 <ferror@plt+0x2e54>  // b.none
  404554:	cbz	w19, 404638 <ferror@plt+0x2e68>
  404558:	cmp	w23, #0x2
  40455c:	cset	w21, ne  // ne = any
  404560:	ldr	w0, [sp, #132]
  404564:	and	w21, w0, w21
  404568:	ldr	x0, [sp, #144]
  40456c:	cmp	x0, #0x0
  404570:	cset	w0, ne  // ne = any
  404574:	str	w0, [sp, #176]
  404578:	csel	w22, w21, wzr, ne  // ne = any
  40457c:	cbnz	w22, 403bd0 <ferror@plt+0x2400>
  404580:	ldr	x0, [sp, #136]
  404584:	ldrb	w20, [x0, x24]
  404588:	cmp	w20, #0x7e
  40458c:	b.hi	40410c <ferror@plt+0x293c>  // b.pmore
  404590:	adrp	x0, 406000 <ferror@plt+0x4830>
  404594:	add	x0, x0, #0xf58
  404598:	ldrh	w0, [x0, w20, uxtw #1]
  40459c:	adr	x1, 4045a8 <ferror@plt+0x2dd8>
  4045a0:	add	x0, x1, w0, sxth #2
  4045a4:	br	x0
  4045a8:	mov	w19, #0x0                   	// #0
  4045ac:	mov	w0, #0x0                   	// #0
  4045b0:	mov	w20, #0x3f                  	// #63
  4045b4:	b	404480 <ferror@plt+0x2cb0>
  4045b8:	mov	w19, #0x0                   	// #0
  4045bc:	mov	w0, #0x0                   	// #0
  4045c0:	mov	w20, #0x3f                  	// #63
  4045c4:	b	404480 <ferror@plt+0x2cb0>
  4045c8:	mov	w19, #0x0                   	// #0
  4045cc:	mov	w0, #0x0                   	// #0
  4045d0:	b	404480 <ferror@plt+0x2cb0>
  4045d4:	mov	w19, #0x0                   	// #0
  4045d8:	mov	w0, #0x0                   	// #0
  4045dc:	b	404480 <ferror@plt+0x2cb0>
  4045e0:	mov	w19, w22
  4045e4:	ldr	w0, [sp, #112]
  4045e8:	b	404480 <ferror@plt+0x2cb0>
  4045ec:	mov	w19, w22
  4045f0:	mov	w22, #0x0                   	// #0
  4045f4:	mov	w0, #0x0                   	// #0
  4045f8:	b	404480 <ferror@plt+0x2cb0>
  4045fc:	mov	w20, w0
  404600:	mov	w19, #0x0                   	// #0
  404604:	b	4044ac <ferror@plt+0x2cdc>
  404608:	mov	w19, #0x0                   	// #0
  40460c:	mov	w20, #0x61                  	// #97
  404610:	b	4044ac <ferror@plt+0x2cdc>
  404614:	mov	w19, #0x0                   	// #0
  404618:	mov	w0, #0x0                   	// #0
  40461c:	mov	w20, #0x5c                  	// #92
  404620:	b	403f60 <ferror@plt+0x2790>
  404624:	ldr	x0, [sp, #136]
  404628:	ldrb	w0, [x0, x24]
  40462c:	cmp	w0, #0x0
  404630:	cset	w19, ne  // ne = any
  404634:	b	404554 <ferror@plt+0x2d84>
  404638:	cmp	w23, #0x2
  40463c:	cset	w1, eq  // eq = none
  404640:	cmp	w1, #0x0
  404644:	ldr	w0, [sp, #112]
  404648:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40464c:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  404650:	b.eq	404750 <ferror@plt+0x2f80>  // b.none
  404654:	eor	w0, w0, #0x1
  404658:	and	w0, w0, #0xff
  40465c:	cmp	w1, #0x0
  404660:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404664:	cset	w1, ne  // ne = any
  404668:	ldr	w2, [sp, #180]
  40466c:	ands	w1, w2, w1
  404670:	b.eq	4046e4 <ferror@plt+0x2f14>  // b.none
  404674:	ldr	w0, [sp, #128]
  404678:	cbnz	w0, 4046ac <ferror@plt+0x2edc>
  40467c:	cmp	x26, #0x0
  404680:	cset	w0, eq  // eq = none
  404684:	ldr	x2, [sp, #192]
  404688:	cmp	x2, #0x0
  40468c:	csel	w0, w0, wzr, ne  // ne = any
  404690:	str	w0, [sp, #180]
  404694:	mov	w23, #0x2                   	// #2
  404698:	cbz	w0, 4046e0 <ferror@plt+0x2f10>
  40469c:	ldr	w0, [sp, #128]
  4046a0:	str	w0, [sp, #112]
  4046a4:	ldr	x26, [sp, #192]
  4046a8:	b	403974 <ferror@plt+0x21a4>
  4046ac:	ldr	x0, [sp, #240]
  4046b0:	str	x0, [sp]
  4046b4:	ldr	x7, [sp, #200]
  4046b8:	ldr	x6, [sp, #152]
  4046bc:	ldr	w5, [sp, #184]
  4046c0:	mov	w4, #0x5                   	// #5
  4046c4:	mov	x3, x25
  4046c8:	ldr	x2, [sp, #136]
  4046cc:	ldr	x1, [sp, #192]
  4046d0:	mov	x0, x28
  4046d4:	bl	4038f4 <ferror@plt+0x2124>
  4046d8:	mov	x27, x0
  4046dc:	b	4047dc <ferror@plt+0x300c>
  4046e0:	mov	w0, w1
  4046e4:	ldr	x1, [sp, #160]
  4046e8:	cmp	x1, #0x0
  4046ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4046f0:	b.eq	40472c <ferror@plt+0x2f5c>  // b.none
  4046f4:	mov	x0, x1
  4046f8:	ldrb	w2, [x1]
  4046fc:	cbz	w2, 40472c <ferror@plt+0x2f5c>
  404700:	mov	x1, x27
  404704:	sub	x0, x0, x27
  404708:	b	404718 <ferror@plt+0x2f48>
  40470c:	add	x1, x1, #0x1
  404710:	ldrb	w2, [x0, x1]
  404714:	cbz	w2, 404728 <ferror@plt+0x2f58>
  404718:	cmp	x26, x1
  40471c:	b.ls	40470c <ferror@plt+0x2f3c>  // b.plast
  404720:	strb	w2, [x28, x1]
  404724:	b	40470c <ferror@plt+0x2f3c>
  404728:	mov	x27, x1
  40472c:	cmp	x26, x27
  404730:	b.ls	4047dc <ferror@plt+0x300c>  // b.plast
  404734:	strb	wzr, [x28, x27]
  404738:	b	4047dc <ferror@plt+0x300c>
  40473c:	mov	x24, x25
  404740:	mov	w25, w23
  404744:	ldr	w0, [sp, #112]
  404748:	str	w0, [sp, #132]
  40474c:	b	404794 <ferror@plt+0x2fc4>
  404750:	mov	x24, x25
  404754:	mov	w25, #0x2                   	// #2
  404758:	b	404794 <ferror@plt+0x2fc4>
  40475c:	mov	x24, x25
  404760:	mov	w25, w23
  404764:	b	404794 <ferror@plt+0x2fc4>
  404768:	mov	x24, x25
  40476c:	mov	w25, w23
  404770:	b	404794 <ferror@plt+0x2fc4>
  404774:	mov	x24, x25
  404778:	mov	w25, w23
  40477c:	b	404794 <ferror@plt+0x2fc4>
  404780:	mov	x24, x25
  404784:	mov	w25, w23
  404788:	b	404794 <ferror@plt+0x2fc4>
  40478c:	mov	x24, x25
  404790:	mov	w25, w23
  404794:	ldr	w0, [sp, #132]
  404798:	cmp	w0, #0x0
  40479c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4047a0:	mov	w0, #0x4                   	// #4
  4047a4:	csel	w25, w25, w0, ne  // ne = any
  4047a8:	ldr	x0, [sp, #240]
  4047ac:	str	x0, [sp]
  4047b0:	ldr	x7, [sp, #200]
  4047b4:	mov	x6, #0x0                   	// #0
  4047b8:	ldr	w0, [sp, #184]
  4047bc:	and	w5, w0, #0xfffffffd
  4047c0:	mov	w4, w25
  4047c4:	mov	x3, x24
  4047c8:	ldr	x2, [sp, #136]
  4047cc:	mov	x1, x26
  4047d0:	mov	x0, x28
  4047d4:	bl	4038f4 <ferror@plt+0x2124>
  4047d8:	mov	x27, x0
  4047dc:	mov	x0, x27
  4047e0:	ldp	x19, x20, [sp, #32]
  4047e4:	ldp	x21, x22, [sp, #48]
  4047e8:	ldp	x23, x24, [sp, #64]
  4047ec:	ldp	x25, x26, [sp, #80]
  4047f0:	ldp	x27, x28, [sp, #96]
  4047f4:	ldp	x29, x30, [sp, #16]
  4047f8:	add	sp, sp, #0xf0
  4047fc:	ret
  404800:	mov	x24, x25
  404804:	mov	w25, w23
  404808:	b	4047a8 <ferror@plt+0x2fd8>
  40480c:	add	x27, x27, #0x4
  404810:	str	w0, [sp, #124]
  404814:	mov	w19, #0x0                   	// #0
  404818:	mov	w20, #0x30                  	// #48
  40481c:	b	404480 <ferror@plt+0x2cb0>
  404820:	ldr	x0, [sp, #136]
  404824:	ldrb	w20, [x0, x24]
  404828:	cmp	w20, #0x7e
  40482c:	b.hi	404108 <ferror@plt+0x2938>  // b.pmore
  404830:	adrp	x0, 407000 <ferror@plt+0x5830>
  404834:	add	x0, x0, #0x58
  404838:	ldrh	w0, [x0, w20, uxtw #1]
  40483c:	adr	x1, 404848 <ferror@plt+0x3078>
  404840:	add	x0, x1, w0, sxth #2
  404844:	br	x0
  404848:	sub	sp, sp, #0x80
  40484c:	stp	x29, x30, [sp, #16]
  404850:	add	x29, sp, #0x10
  404854:	stp	x19, x20, [sp, #32]
  404858:	stp	x21, x22, [sp, #48]
  40485c:	stp	x23, x24, [sp, #64]
  404860:	stp	x25, x26, [sp, #80]
  404864:	stp	x27, x28, [sp, #96]
  404868:	mov	w19, w0
  40486c:	str	x1, [sp, #112]
  404870:	str	x2, [sp, #120]
  404874:	mov	x20, x3
  404878:	bl	4017a0 <__errno_location@plt>
  40487c:	mov	x23, x0
  404880:	ldr	w28, [x0]
  404884:	adrp	x0, 419000 <ferror@plt+0x17830>
  404888:	ldr	x21, [x0, #496]
  40488c:	tbnz	w19, #31, 4049d0 <ferror@plt+0x3200>
  404890:	adrp	x0, 419000 <ferror@plt+0x17830>
  404894:	ldr	w0, [x0, #504]
  404898:	cmp	w0, w19
  40489c:	b.gt	404900 <ferror@plt+0x3130>
  4048a0:	mov	w0, #0x7fffffff            	// #2147483647
  4048a4:	cmp	w19, w0
  4048a8:	b.eq	4049d4 <ferror@plt+0x3204>  // b.none
  4048ac:	adrp	x0, 419000 <ferror@plt+0x17830>
  4048b0:	add	x0, x0, #0x1f0
  4048b4:	add	x0, x0, #0x10
  4048b8:	cmp	x21, x0
  4048bc:	b.eq	4049d8 <ferror@plt+0x3208>  // b.none
  4048c0:	add	w24, w19, #0x1
  4048c4:	sbfiz	x1, x24, #4, #32
  4048c8:	mov	x0, x21
  4048cc:	bl	405754 <ferror@plt+0x3f84>
  4048d0:	mov	x21, x0
  4048d4:	adrp	x0, 419000 <ferror@plt+0x17830>
  4048d8:	str	x21, [x0, #496]
  4048dc:	adrp	x22, 419000 <ferror@plt+0x17830>
  4048e0:	add	x22, x22, #0x1f0
  4048e4:	ldr	w0, [x22, #8]
  4048e8:	sub	w2, w24, w0
  4048ec:	sbfiz	x2, x2, #4, #32
  4048f0:	mov	w1, #0x0                   	// #0
  4048f4:	add	x0, x21, w0, sxtw #4
  4048f8:	bl	4015b0 <memset@plt>
  4048fc:	str	w24, [x22, #8]
  404900:	sbfiz	x19, x19, #4, #32
  404904:	add	x27, x21, x19
  404908:	ldr	x25, [x21, x19]
  40490c:	ldr	x22, [x27, #8]
  404910:	ldr	w24, [x20, #4]
  404914:	orr	w24, w24, #0x1
  404918:	add	x26, x20, #0x8
  40491c:	ldr	x0, [x20, #48]
  404920:	str	x0, [sp]
  404924:	ldr	x7, [x20, #40]
  404928:	mov	x6, x26
  40492c:	mov	w5, w24
  404930:	ldr	w4, [x20]
  404934:	ldr	x3, [sp, #120]
  404938:	ldr	x2, [sp, #112]
  40493c:	mov	x1, x25
  404940:	mov	x0, x22
  404944:	bl	4038f4 <ferror@plt+0x2124>
  404948:	cmp	x25, x0
  40494c:	b.hi	4049a8 <ferror@plt+0x31d8>  // b.pmore
  404950:	add	x25, x0, #0x1
  404954:	str	x25, [x21, x19]
  404958:	adrp	x0, 419000 <ferror@plt+0x17830>
  40495c:	add	x0, x0, #0x300
  404960:	cmp	x22, x0
  404964:	b.eq	404970 <ferror@plt+0x31a0>  // b.none
  404968:	mov	x0, x22
  40496c:	bl	4016c0 <free@plt>
  404970:	mov	x0, x25
  404974:	bl	4056d8 <ferror@plt+0x3f08>
  404978:	mov	x22, x0
  40497c:	str	x0, [x27, #8]
  404980:	ldr	x1, [x20, #48]
  404984:	str	x1, [sp]
  404988:	ldr	x7, [x20, #40]
  40498c:	mov	x6, x26
  404990:	mov	w5, w24
  404994:	ldr	w4, [x20]
  404998:	ldr	x3, [sp, #120]
  40499c:	ldr	x2, [sp, #112]
  4049a0:	mov	x1, x25
  4049a4:	bl	4038f4 <ferror@plt+0x2124>
  4049a8:	str	w28, [x23]
  4049ac:	mov	x0, x22
  4049b0:	ldp	x19, x20, [sp, #32]
  4049b4:	ldp	x21, x22, [sp, #48]
  4049b8:	ldp	x23, x24, [sp, #64]
  4049bc:	ldp	x25, x26, [sp, #80]
  4049c0:	ldp	x27, x28, [sp, #96]
  4049c4:	ldp	x29, x30, [sp, #16]
  4049c8:	add	sp, sp, #0x80
  4049cc:	ret
  4049d0:	bl	401610 <abort@plt>
  4049d4:	bl	405964 <ferror@plt+0x4194>
  4049d8:	add	w24, w19, #0x1
  4049dc:	sbfiz	x1, x24, #4, #32
  4049e0:	mov	x0, #0x0                   	// #0
  4049e4:	bl	405754 <ferror@plt+0x3f84>
  4049e8:	mov	x21, x0
  4049ec:	adrp	x0, 419000 <ferror@plt+0x17830>
  4049f0:	add	x1, x0, #0x1f0
  4049f4:	str	x21, [x0, #496]
  4049f8:	ldp	x0, x1, [x1, #16]
  4049fc:	stp	x0, x1, [x21]
  404a00:	b	4048dc <ferror@plt+0x310c>
  404a04:	stp	x29, x30, [sp, #-48]!
  404a08:	mov	x29, sp
  404a0c:	stp	x19, x20, [sp, #16]
  404a10:	str	x21, [sp, #32]
  404a14:	mov	x20, x0
  404a18:	bl	4017a0 <__errno_location@plt>
  404a1c:	mov	x19, x0
  404a20:	ldr	w21, [x0]
  404a24:	adrp	x2, 419000 <ferror@plt+0x17830>
  404a28:	add	x2, x2, #0x300
  404a2c:	add	x2, x2, #0x100
  404a30:	cmp	x20, #0x0
  404a34:	mov	x1, #0x38                  	// #56
  404a38:	csel	x0, x2, x20, eq  // eq = none
  404a3c:	bl	405904 <ferror@plt+0x4134>
  404a40:	str	w21, [x19]
  404a44:	ldp	x19, x20, [sp, #16]
  404a48:	ldr	x21, [sp, #32]
  404a4c:	ldp	x29, x30, [sp], #48
  404a50:	ret
  404a54:	adrp	x1, 419000 <ferror@plt+0x17830>
  404a58:	add	x1, x1, #0x300
  404a5c:	add	x1, x1, #0x100
  404a60:	cmp	x0, #0x0
  404a64:	csel	x0, x1, x0, eq  // eq = none
  404a68:	ldr	w0, [x0]
  404a6c:	ret
  404a70:	adrp	x2, 419000 <ferror@plt+0x17830>
  404a74:	add	x2, x2, #0x300
  404a78:	add	x2, x2, #0x100
  404a7c:	cmp	x0, #0x0
  404a80:	csel	x0, x2, x0, eq  // eq = none
  404a84:	str	w1, [x0]
  404a88:	ret
  404a8c:	adrp	x3, 419000 <ferror@plt+0x17830>
  404a90:	add	x3, x3, #0x300
  404a94:	add	x3, x3, #0x100
  404a98:	cmp	x0, #0x0
  404a9c:	csel	x0, x3, x0, eq  // eq = none
  404aa0:	add	x0, x0, #0x8
  404aa4:	ubfx	x4, x1, #5, #3
  404aa8:	and	w1, w1, #0x1f
  404aac:	ldr	w5, [x0, x4, lsl #2]
  404ab0:	lsr	w3, w5, w1
  404ab4:	eor	w2, w3, w2
  404ab8:	and	w2, w2, #0x1
  404abc:	lsl	w2, w2, w1
  404ac0:	eor	w2, w2, w5
  404ac4:	str	w2, [x0, x4, lsl #2]
  404ac8:	and	w0, w3, #0x1
  404acc:	ret
  404ad0:	mov	x2, x0
  404ad4:	adrp	x0, 419000 <ferror@plt+0x17830>
  404ad8:	add	x0, x0, #0x300
  404adc:	add	x0, x0, #0x100
  404ae0:	cmp	x2, #0x0
  404ae4:	csel	x2, x0, x2, eq  // eq = none
  404ae8:	ldr	w0, [x2, #4]
  404aec:	str	w1, [x2, #4]
  404af0:	ret
  404af4:	adrp	x3, 419000 <ferror@plt+0x17830>
  404af8:	add	x3, x3, #0x300
  404afc:	add	x3, x3, #0x100
  404b00:	cmp	x0, #0x0
  404b04:	csel	x0, x3, x0, eq  // eq = none
  404b08:	mov	w3, #0xa                   	// #10
  404b0c:	str	w3, [x0]
  404b10:	cmp	x1, #0x0
  404b14:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404b18:	b.eq	404b28 <ferror@plt+0x3358>  // b.none
  404b1c:	str	x1, [x0, #40]
  404b20:	str	x2, [x0, #48]
  404b24:	ret
  404b28:	stp	x29, x30, [sp, #-16]!
  404b2c:	mov	x29, sp
  404b30:	bl	401610 <abort@plt>
  404b34:	sub	sp, sp, #0x60
  404b38:	stp	x29, x30, [sp, #16]
  404b3c:	add	x29, sp, #0x10
  404b40:	stp	x19, x20, [sp, #32]
  404b44:	stp	x21, x22, [sp, #48]
  404b48:	stp	x23, x24, [sp, #64]
  404b4c:	str	x25, [sp, #80]
  404b50:	mov	x21, x0
  404b54:	mov	x22, x1
  404b58:	mov	x23, x2
  404b5c:	mov	x24, x3
  404b60:	mov	x19, x4
  404b64:	adrp	x4, 419000 <ferror@plt+0x17830>
  404b68:	add	x4, x4, #0x300
  404b6c:	add	x4, x4, #0x100
  404b70:	cmp	x19, #0x0
  404b74:	csel	x19, x4, x19, eq  // eq = none
  404b78:	bl	4017a0 <__errno_location@plt>
  404b7c:	mov	x20, x0
  404b80:	ldr	w25, [x0]
  404b84:	ldr	x7, [x19, #40]
  404b88:	ldr	w5, [x19, #4]
  404b8c:	ldr	w4, [x19]
  404b90:	ldr	x0, [x19, #48]
  404b94:	str	x0, [sp]
  404b98:	add	x6, x19, #0x8
  404b9c:	mov	x3, x24
  404ba0:	mov	x2, x23
  404ba4:	mov	x1, x22
  404ba8:	mov	x0, x21
  404bac:	bl	4038f4 <ferror@plt+0x2124>
  404bb0:	str	w25, [x20]
  404bb4:	ldp	x19, x20, [sp, #32]
  404bb8:	ldp	x21, x22, [sp, #48]
  404bbc:	ldp	x23, x24, [sp, #64]
  404bc0:	ldr	x25, [sp, #80]
  404bc4:	ldp	x29, x30, [sp, #16]
  404bc8:	add	sp, sp, #0x60
  404bcc:	ret
  404bd0:	sub	sp, sp, #0x80
  404bd4:	stp	x29, x30, [sp, #16]
  404bd8:	add	x29, sp, #0x10
  404bdc:	stp	x19, x20, [sp, #32]
  404be0:	stp	x21, x22, [sp, #48]
  404be4:	stp	x23, x24, [sp, #64]
  404be8:	stp	x25, x26, [sp, #80]
  404bec:	stp	x27, x28, [sp, #96]
  404bf0:	mov	x22, x0
  404bf4:	mov	x23, x1
  404bf8:	mov	x20, x2
  404bfc:	adrp	x0, 419000 <ferror@plt+0x17830>
  404c00:	add	x0, x0, #0x300
  404c04:	add	x0, x0, #0x100
  404c08:	cmp	x3, #0x0
  404c0c:	csel	x19, x0, x3, eq  // eq = none
  404c10:	bl	4017a0 <__errno_location@plt>
  404c14:	mov	x21, x0
  404c18:	ldr	w28, [x0]
  404c1c:	cmp	x20, #0x0
  404c20:	cset	w24, eq  // eq = none
  404c24:	ldr	w0, [x19, #4]
  404c28:	orr	w24, w24, w0
  404c2c:	add	x27, x19, #0x8
  404c30:	ldr	x7, [x19, #40]
  404c34:	ldr	w4, [x19]
  404c38:	ldr	x0, [x19, #48]
  404c3c:	str	x0, [sp]
  404c40:	mov	x6, x27
  404c44:	mov	w5, w24
  404c48:	mov	x3, x23
  404c4c:	mov	x2, x22
  404c50:	mov	x1, #0x0                   	// #0
  404c54:	mov	x0, #0x0                   	// #0
  404c58:	bl	4038f4 <ferror@plt+0x2124>
  404c5c:	mov	x25, x0
  404c60:	add	x26, x0, #0x1
  404c64:	mov	x0, x26
  404c68:	bl	4056d8 <ferror@plt+0x3f08>
  404c6c:	str	x0, [sp, #120]
  404c70:	ldr	x7, [x19, #40]
  404c74:	ldr	w4, [x19]
  404c78:	ldr	x1, [x19, #48]
  404c7c:	str	x1, [sp]
  404c80:	mov	x6, x27
  404c84:	mov	w5, w24
  404c88:	mov	x3, x23
  404c8c:	mov	x2, x22
  404c90:	mov	x1, x26
  404c94:	bl	4038f4 <ferror@plt+0x2124>
  404c98:	str	w28, [x21]
  404c9c:	cbz	x20, 404ca4 <ferror@plt+0x34d4>
  404ca0:	str	x25, [x20]
  404ca4:	ldr	x0, [sp, #120]
  404ca8:	ldp	x19, x20, [sp, #32]
  404cac:	ldp	x21, x22, [sp, #48]
  404cb0:	ldp	x23, x24, [sp, #64]
  404cb4:	ldp	x25, x26, [sp, #80]
  404cb8:	ldp	x27, x28, [sp, #96]
  404cbc:	ldp	x29, x30, [sp, #16]
  404cc0:	add	sp, sp, #0x80
  404cc4:	ret
  404cc8:	stp	x29, x30, [sp, #-16]!
  404ccc:	mov	x29, sp
  404cd0:	mov	x3, x2
  404cd4:	mov	x2, #0x0                   	// #0
  404cd8:	bl	404bd0 <ferror@plt+0x3400>
  404cdc:	ldp	x29, x30, [sp], #16
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-48]!
  404ce8:	mov	x29, sp
  404cec:	stp	x19, x20, [sp, #16]
  404cf0:	str	x21, [sp, #32]
  404cf4:	adrp	x0, 419000 <ferror@plt+0x17830>
  404cf8:	add	x1, x0, #0x1f0
  404cfc:	ldr	x21, [x0, #496]
  404d00:	ldr	w20, [x1, #8]
  404d04:	cmp	w20, #0x1
  404d08:	b.le	404d2c <ferror@plt+0x355c>
  404d0c:	add	x19, x21, #0x18
  404d10:	sub	w20, w20, #0x2
  404d14:	add	x0, x21, #0x28
  404d18:	add	x20, x0, x20, lsl #4
  404d1c:	ldr	x0, [x19], #16
  404d20:	bl	4016c0 <free@plt>
  404d24:	cmp	x19, x20
  404d28:	b.ne	404d1c <ferror@plt+0x354c>  // b.any
  404d2c:	ldr	x0, [x21, #8]
  404d30:	adrp	x1, 419000 <ferror@plt+0x17830>
  404d34:	add	x1, x1, #0x300
  404d38:	cmp	x0, x1
  404d3c:	b.eq	404d60 <ferror@plt+0x3590>  // b.none
  404d40:	bl	4016c0 <free@plt>
  404d44:	adrp	x0, 419000 <ferror@plt+0x17830>
  404d48:	add	x0, x0, #0x1f0
  404d4c:	mov	x1, #0x100                 	// #256
  404d50:	str	x1, [x0, #16]
  404d54:	adrp	x1, 419000 <ferror@plt+0x17830>
  404d58:	add	x1, x1, #0x300
  404d5c:	str	x1, [x0, #24]
  404d60:	adrp	x0, 419000 <ferror@plt+0x17830>
  404d64:	add	x0, x0, #0x1f0
  404d68:	add	x0, x0, #0x10
  404d6c:	cmp	x21, x0
  404d70:	b.eq	404d8c <ferror@plt+0x35bc>  // b.none
  404d74:	mov	x0, x21
  404d78:	bl	4016c0 <free@plt>
  404d7c:	adrp	x1, 419000 <ferror@plt+0x17830>
  404d80:	add	x0, x1, #0x1f0
  404d84:	add	x0, x0, #0x10
  404d88:	str	x0, [x1, #496]
  404d8c:	adrp	x0, 419000 <ferror@plt+0x17830>
  404d90:	mov	w1, #0x1                   	// #1
  404d94:	str	w1, [x0, #504]
  404d98:	ldp	x19, x20, [sp, #16]
  404d9c:	ldr	x21, [sp, #32]
  404da0:	ldp	x29, x30, [sp], #48
  404da4:	ret
  404da8:	stp	x29, x30, [sp, #-16]!
  404dac:	mov	x29, sp
  404db0:	adrp	x3, 419000 <ferror@plt+0x17830>
  404db4:	add	x3, x3, #0x300
  404db8:	add	x3, x3, #0x100
  404dbc:	mov	x2, #0xffffffffffffffff    	// #-1
  404dc0:	bl	404848 <ferror@plt+0x3078>
  404dc4:	ldp	x29, x30, [sp], #16
  404dc8:	ret
  404dcc:	stp	x29, x30, [sp, #-16]!
  404dd0:	mov	x29, sp
  404dd4:	adrp	x3, 419000 <ferror@plt+0x17830>
  404dd8:	add	x3, x3, #0x300
  404ddc:	add	x3, x3, #0x100
  404de0:	bl	404848 <ferror@plt+0x3078>
  404de4:	ldp	x29, x30, [sp], #16
  404de8:	ret
  404dec:	stp	x29, x30, [sp, #-16]!
  404df0:	mov	x29, sp
  404df4:	mov	x1, x0
  404df8:	mov	w0, #0x0                   	// #0
  404dfc:	bl	404da8 <ferror@plt+0x35d8>
  404e00:	ldp	x29, x30, [sp], #16
  404e04:	ret
  404e08:	stp	x29, x30, [sp, #-16]!
  404e0c:	mov	x29, sp
  404e10:	mov	x2, x1
  404e14:	mov	x1, x0
  404e18:	mov	w0, #0x0                   	// #0
  404e1c:	bl	404dcc <ferror@plt+0x35fc>
  404e20:	ldp	x29, x30, [sp], #16
  404e24:	ret
  404e28:	stp	x29, x30, [sp, #-96]!
  404e2c:	mov	x29, sp
  404e30:	stp	x19, x20, [sp, #16]
  404e34:	mov	w19, w0
  404e38:	mov	w0, w1
  404e3c:	mov	x20, x2
  404e40:	add	x8, sp, #0x28
  404e44:	bl	403774 <ferror@plt+0x1fa4>
  404e48:	add	x3, sp, #0x28
  404e4c:	mov	x2, #0xffffffffffffffff    	// #-1
  404e50:	mov	x1, x20
  404e54:	mov	w0, w19
  404e58:	bl	404848 <ferror@plt+0x3078>
  404e5c:	ldp	x19, x20, [sp, #16]
  404e60:	ldp	x29, x30, [sp], #96
  404e64:	ret
  404e68:	stp	x29, x30, [sp, #-112]!
  404e6c:	mov	x29, sp
  404e70:	stp	x19, x20, [sp, #16]
  404e74:	str	x21, [sp, #32]
  404e78:	mov	w19, w0
  404e7c:	mov	w0, w1
  404e80:	mov	x20, x2
  404e84:	mov	x21, x3
  404e88:	add	x8, sp, #0x38
  404e8c:	bl	403774 <ferror@plt+0x1fa4>
  404e90:	add	x3, sp, #0x38
  404e94:	mov	x2, x21
  404e98:	mov	x1, x20
  404e9c:	mov	w0, w19
  404ea0:	bl	404848 <ferror@plt+0x3078>
  404ea4:	ldp	x19, x20, [sp, #16]
  404ea8:	ldr	x21, [sp, #32]
  404eac:	ldp	x29, x30, [sp], #112
  404eb0:	ret
  404eb4:	stp	x29, x30, [sp, #-16]!
  404eb8:	mov	x29, sp
  404ebc:	mov	x2, x1
  404ec0:	mov	w1, w0
  404ec4:	mov	w0, #0x0                   	// #0
  404ec8:	bl	404e28 <ferror@plt+0x3658>
  404ecc:	ldp	x29, x30, [sp], #16
  404ed0:	ret
  404ed4:	stp	x29, x30, [sp, #-16]!
  404ed8:	mov	x29, sp
  404edc:	mov	x3, x2
  404ee0:	mov	x2, x1
  404ee4:	mov	w1, w0
  404ee8:	mov	w0, #0x0                   	// #0
  404eec:	bl	404e68 <ferror@plt+0x3698>
  404ef0:	ldp	x29, x30, [sp], #16
  404ef4:	ret
  404ef8:	stp	x29, x30, [sp, #-96]!
  404efc:	mov	x29, sp
  404f00:	stp	x19, x20, [sp, #16]
  404f04:	mov	x19, x0
  404f08:	mov	x20, x1
  404f0c:	and	w1, w2, #0xff
  404f10:	adrp	x2, 419000 <ferror@plt+0x17830>
  404f14:	add	x2, x2, #0x300
  404f18:	add	x0, x2, #0x100
  404f1c:	ldp	x2, x3, [x2, #256]
  404f20:	stp	x2, x3, [sp, #40]
  404f24:	ldp	x2, x3, [x0, #16]
  404f28:	stp	x2, x3, [sp, #56]
  404f2c:	ldp	x2, x3, [x0, #32]
  404f30:	stp	x2, x3, [sp, #72]
  404f34:	ldr	x0, [x0, #48]
  404f38:	str	x0, [sp, #88]
  404f3c:	mov	w2, #0x1                   	// #1
  404f40:	add	x0, sp, #0x28
  404f44:	bl	404a8c <ferror@plt+0x32bc>
  404f48:	add	x3, sp, #0x28
  404f4c:	mov	x2, x20
  404f50:	mov	x1, x19
  404f54:	mov	w0, #0x0                   	// #0
  404f58:	bl	404848 <ferror@plt+0x3078>
  404f5c:	ldp	x19, x20, [sp, #16]
  404f60:	ldp	x29, x30, [sp], #96
  404f64:	ret
  404f68:	stp	x29, x30, [sp, #-16]!
  404f6c:	mov	x29, sp
  404f70:	mov	w2, w1
  404f74:	mov	x1, #0xffffffffffffffff    	// #-1
  404f78:	bl	404ef8 <ferror@plt+0x3728>
  404f7c:	ldp	x29, x30, [sp], #16
  404f80:	ret
  404f84:	stp	x29, x30, [sp, #-16]!
  404f88:	mov	x29, sp
  404f8c:	mov	w1, #0x3a                  	// #58
  404f90:	bl	404f68 <ferror@plt+0x3798>
  404f94:	ldp	x29, x30, [sp], #16
  404f98:	ret
  404f9c:	stp	x29, x30, [sp, #-16]!
  404fa0:	mov	x29, sp
  404fa4:	mov	w2, #0x3a                  	// #58
  404fa8:	bl	404ef8 <ferror@plt+0x3728>
  404fac:	ldp	x29, x30, [sp], #16
  404fb0:	ret
  404fb4:	stp	x29, x30, [sp, #-160]!
  404fb8:	mov	x29, sp
  404fbc:	stp	x19, x20, [sp, #16]
  404fc0:	mov	w19, w0
  404fc4:	mov	w0, w1
  404fc8:	mov	x20, x2
  404fcc:	add	x8, sp, #0x20
  404fd0:	bl	403774 <ferror@plt+0x1fa4>
  404fd4:	ldp	x0, x1, [sp, #32]
  404fd8:	stp	x0, x1, [sp, #104]
  404fdc:	ldp	x0, x1, [sp, #48]
  404fe0:	stp	x0, x1, [sp, #120]
  404fe4:	ldp	x0, x1, [sp, #64]
  404fe8:	stp	x0, x1, [sp, #136]
  404fec:	ldr	x0, [sp, #80]
  404ff0:	str	x0, [sp, #152]
  404ff4:	mov	w2, #0x1                   	// #1
  404ff8:	mov	w1, #0x3a                  	// #58
  404ffc:	add	x0, sp, #0x68
  405000:	bl	404a8c <ferror@plt+0x32bc>
  405004:	add	x3, sp, #0x68
  405008:	mov	x2, #0xffffffffffffffff    	// #-1
  40500c:	mov	x1, x20
  405010:	mov	w0, w19
  405014:	bl	404848 <ferror@plt+0x3078>
  405018:	ldp	x19, x20, [sp, #16]
  40501c:	ldp	x29, x30, [sp], #160
  405020:	ret
  405024:	stp	x29, x30, [sp, #-112]!
  405028:	mov	x29, sp
  40502c:	stp	x19, x20, [sp, #16]
  405030:	str	x21, [sp, #32]
  405034:	mov	w19, w0
  405038:	mov	x20, x3
  40503c:	mov	x21, x4
  405040:	adrp	x5, 419000 <ferror@plt+0x17830>
  405044:	add	x5, x5, #0x300
  405048:	add	x0, x5, #0x100
  40504c:	ldp	x4, x5, [x5, #256]
  405050:	stp	x4, x5, [sp, #56]
  405054:	ldp	x4, x5, [x0, #16]
  405058:	stp	x4, x5, [sp, #72]
  40505c:	ldp	x4, x5, [x0, #32]
  405060:	stp	x4, x5, [sp, #88]
  405064:	ldr	x0, [x0, #48]
  405068:	str	x0, [sp, #104]
  40506c:	add	x0, sp, #0x38
  405070:	bl	404af4 <ferror@plt+0x3324>
  405074:	add	x3, sp, #0x38
  405078:	mov	x2, x21
  40507c:	mov	x1, x20
  405080:	mov	w0, w19
  405084:	bl	404848 <ferror@plt+0x3078>
  405088:	ldp	x19, x20, [sp, #16]
  40508c:	ldr	x21, [sp, #32]
  405090:	ldp	x29, x30, [sp], #112
  405094:	ret
  405098:	stp	x29, x30, [sp, #-16]!
  40509c:	mov	x29, sp
  4050a0:	mov	x4, #0xffffffffffffffff    	// #-1
  4050a4:	bl	405024 <ferror@plt+0x3854>
  4050a8:	ldp	x29, x30, [sp], #16
  4050ac:	ret
  4050b0:	stp	x29, x30, [sp, #-16]!
  4050b4:	mov	x29, sp
  4050b8:	mov	x3, x2
  4050bc:	mov	x2, x1
  4050c0:	mov	x1, x0
  4050c4:	mov	w0, #0x0                   	// #0
  4050c8:	bl	405098 <ferror@plt+0x38c8>
  4050cc:	ldp	x29, x30, [sp], #16
  4050d0:	ret
  4050d4:	stp	x29, x30, [sp, #-16]!
  4050d8:	mov	x29, sp
  4050dc:	mov	x4, x3
  4050e0:	mov	x3, x2
  4050e4:	mov	x2, x1
  4050e8:	mov	x1, x0
  4050ec:	mov	w0, #0x0                   	// #0
  4050f0:	bl	405024 <ferror@plt+0x3854>
  4050f4:	ldp	x29, x30, [sp], #16
  4050f8:	ret
  4050fc:	stp	x29, x30, [sp, #-16]!
  405100:	mov	x29, sp
  405104:	adrp	x3, 419000 <ferror@plt+0x17830>
  405108:	add	x3, x3, #0x1f0
  40510c:	add	x3, x3, #0x20
  405110:	bl	404848 <ferror@plt+0x3078>
  405114:	ldp	x29, x30, [sp], #16
  405118:	ret
  40511c:	stp	x29, x30, [sp, #-16]!
  405120:	mov	x29, sp
  405124:	mov	x2, x1
  405128:	mov	x1, x0
  40512c:	mov	w0, #0x0                   	// #0
  405130:	bl	4050fc <ferror@plt+0x392c>
  405134:	ldp	x29, x30, [sp], #16
  405138:	ret
  40513c:	stp	x29, x30, [sp, #-16]!
  405140:	mov	x29, sp
  405144:	mov	x2, #0xffffffffffffffff    	// #-1
  405148:	bl	4050fc <ferror@plt+0x392c>
  40514c:	ldp	x29, x30, [sp], #16
  405150:	ret
  405154:	stp	x29, x30, [sp, #-16]!
  405158:	mov	x29, sp
  40515c:	mov	x1, x0
  405160:	mov	w0, #0x0                   	// #0
  405164:	bl	40513c <ferror@plt+0x396c>
  405168:	ldp	x29, x30, [sp], #16
  40516c:	ret
  405170:	sub	sp, sp, #0x50
  405174:	stp	x29, x30, [sp, #32]
  405178:	add	x29, sp, #0x20
  40517c:	stp	x19, x20, [sp, #48]
  405180:	str	x21, [sp, #64]
  405184:	mov	x21, x0
  405188:	mov	x20, x4
  40518c:	mov	x19, x5
  405190:	cbz	x1, 405254 <ferror@plt+0x3a84>
  405194:	mov	x5, x3
  405198:	mov	x4, x2
  40519c:	mov	x3, x1
  4051a0:	adrp	x2, 407000 <ferror@plt+0x5830>
  4051a4:	add	x2, x2, #0x1d8
  4051a8:	mov	w1, #0x1                   	// #1
  4051ac:	bl	401680 <__fprintf_chk@plt>
  4051b0:	mov	w2, #0x5                   	// #5
  4051b4:	adrp	x1, 407000 <ferror@plt+0x5830>
  4051b8:	add	x1, x1, #0x1f0
  4051bc:	mov	x0, #0x0                   	// #0
  4051c0:	bl	401750 <dcgettext@plt>
  4051c4:	mov	w4, #0x7e3                 	// #2019
  4051c8:	mov	x3, x0
  4051cc:	adrp	x2, 407000 <ferror@plt+0x5830>
  4051d0:	add	x2, x2, #0x4e8
  4051d4:	mov	w1, #0x1                   	// #1
  4051d8:	mov	x0, x21
  4051dc:	bl	401680 <__fprintf_chk@plt>
  4051e0:	mov	w2, #0x5                   	// #5
  4051e4:	adrp	x1, 407000 <ferror@plt+0x5830>
  4051e8:	add	x1, x1, #0x1f8
  4051ec:	mov	x0, #0x0                   	// #0
  4051f0:	bl	401750 <dcgettext@plt>
  4051f4:	mov	x1, x21
  4051f8:	bl	401760 <fputs_unlocked@plt>
  4051fc:	cmp	x19, #0x5
  405200:	b.eq	4053e8 <ferror@plt+0x3c18>  // b.none
  405204:	b.hi	4052b8 <ferror@plt+0x3ae8>  // b.pmore
  405208:	cmp	x19, #0x2
  40520c:	b.eq	405384 <ferror@plt+0x3bb4>  // b.none
  405210:	b.ls	405270 <ferror@plt+0x3aa0>  // b.plast
  405214:	cmp	x19, #0x3
  405218:	b.eq	4053b4 <ferror@plt+0x3be4>  // b.none
  40521c:	mov	w2, #0x5                   	// #5
  405220:	adrp	x1, 407000 <ferror@plt+0x5830>
  405224:	add	x1, x1, #0x310
  405228:	mov	x0, #0x0                   	// #0
  40522c:	bl	401750 <dcgettext@plt>
  405230:	ldr	x6, [x20, #24]
  405234:	ldr	x5, [x20, #16]
  405238:	ldr	x4, [x20, #8]
  40523c:	ldr	x3, [x20]
  405240:	mov	x2, x0
  405244:	mov	w1, #0x1                   	// #1
  405248:	mov	x0, x21
  40524c:	bl	401680 <__fprintf_chk@plt>
  405250:	b	4052a4 <ferror@plt+0x3ad4>
  405254:	mov	x4, x3
  405258:	mov	x3, x2
  40525c:	adrp	x2, 407000 <ferror@plt+0x5830>
  405260:	add	x2, x2, #0x1e8
  405264:	mov	w1, #0x1                   	// #1
  405268:	bl	401680 <__fprintf_chk@plt>
  40526c:	b	4051b0 <ferror@plt+0x39e0>
  405270:	cbz	x19, 4052a4 <ferror@plt+0x3ad4>
  405274:	cmp	x19, #0x1
  405278:	b.ne	4054bc <ferror@plt+0x3cec>  // b.any
  40527c:	mov	w2, #0x5                   	// #5
  405280:	adrp	x1, 407000 <ferror@plt+0x5830>
  405284:	add	x1, x1, #0x2c8
  405288:	mov	x0, #0x0                   	// #0
  40528c:	bl	401750 <dcgettext@plt>
  405290:	ldr	x3, [x20]
  405294:	mov	x2, x0
  405298:	mov	w1, #0x1                   	// #1
  40529c:	mov	x0, x21
  4052a0:	bl	401680 <__fprintf_chk@plt>
  4052a4:	ldp	x19, x20, [sp, #48]
  4052a8:	ldr	x21, [sp, #64]
  4052ac:	ldp	x29, x30, [sp, #32]
  4052b0:	add	sp, sp, #0x50
  4052b4:	ret
  4052b8:	cmp	x19, #0x8
  4052bc:	b.eq	405468 <ferror@plt+0x3c98>  // b.none
  4052c0:	b.ls	405328 <ferror@plt+0x3b58>  // b.plast
  4052c4:	cmp	x19, #0x9
  4052c8:	b.ne	4054bc <ferror@plt+0x3cec>  // b.any
  4052cc:	mov	w2, #0x5                   	// #5
  4052d0:	adrp	x1, 407000 <ferror@plt+0x5830>
  4052d4:	add	x1, x1, #0x3e0
  4052d8:	mov	x0, #0x0                   	// #0
  4052dc:	bl	401750 <dcgettext@plt>
  4052e0:	ldr	x1, [x20, #64]
  4052e4:	str	x1, [sp, #24]
  4052e8:	ldr	x1, [x20, #56]
  4052ec:	str	x1, [sp, #16]
  4052f0:	ldr	x1, [x20, #48]
  4052f4:	str	x1, [sp, #8]
  4052f8:	ldr	x1, [x20, #40]
  4052fc:	str	x1, [sp]
  405300:	ldr	x7, [x20, #32]
  405304:	ldr	x6, [x20, #24]
  405308:	ldr	x5, [x20, #16]
  40530c:	ldr	x4, [x20, #8]
  405310:	ldr	x3, [x20]
  405314:	mov	x2, x0
  405318:	mov	w1, #0x1                   	// #1
  40531c:	mov	x0, x21
  405320:	bl	401680 <__fprintf_chk@plt>
  405324:	b	4052a4 <ferror@plt+0x3ad4>
  405328:	cmp	x19, #0x6
  40532c:	b.eq	405424 <ferror@plt+0x3c54>  // b.none
  405330:	cmp	x19, #0x7
  405334:	b.ne	4054bc <ferror@plt+0x3cec>  // b.any
  405338:	mov	w2, #0x5                   	// #5
  40533c:	adrp	x1, 407000 <ferror@plt+0x5830>
  405340:	add	x1, x1, #0x380
  405344:	mov	x0, #0x0                   	// #0
  405348:	bl	401750 <dcgettext@plt>
  40534c:	ldr	x1, [x20, #48]
  405350:	str	x1, [sp, #8]
  405354:	ldr	x1, [x20, #40]
  405358:	str	x1, [sp]
  40535c:	ldr	x7, [x20, #32]
  405360:	ldr	x6, [x20, #24]
  405364:	ldr	x5, [x20, #16]
  405368:	ldr	x4, [x20, #8]
  40536c:	ldr	x3, [x20]
  405370:	mov	x2, x0
  405374:	mov	w1, #0x1                   	// #1
  405378:	mov	x0, x21
  40537c:	bl	401680 <__fprintf_chk@plt>
  405380:	b	4052a4 <ferror@plt+0x3ad4>
  405384:	mov	w2, #0x5                   	// #5
  405388:	adrp	x1, 407000 <ferror@plt+0x5830>
  40538c:	add	x1, x1, #0x2d8
  405390:	mov	x0, #0x0                   	// #0
  405394:	bl	401750 <dcgettext@plt>
  405398:	ldr	x4, [x20, #8]
  40539c:	ldr	x3, [x20]
  4053a0:	mov	x2, x0
  4053a4:	mov	w1, #0x1                   	// #1
  4053a8:	mov	x0, x21
  4053ac:	bl	401680 <__fprintf_chk@plt>
  4053b0:	b	4052a4 <ferror@plt+0x3ad4>
  4053b4:	mov	w2, #0x5                   	// #5
  4053b8:	adrp	x1, 407000 <ferror@plt+0x5830>
  4053bc:	add	x1, x1, #0x2f0
  4053c0:	mov	x0, #0x0                   	// #0
  4053c4:	bl	401750 <dcgettext@plt>
  4053c8:	ldr	x5, [x20, #16]
  4053cc:	ldr	x4, [x20, #8]
  4053d0:	ldr	x3, [x20]
  4053d4:	mov	x2, x0
  4053d8:	mov	w1, #0x1                   	// #1
  4053dc:	mov	x0, x21
  4053e0:	bl	401680 <__fprintf_chk@plt>
  4053e4:	b	4052a4 <ferror@plt+0x3ad4>
  4053e8:	mov	w2, #0x5                   	// #5
  4053ec:	adrp	x1, 407000 <ferror@plt+0x5830>
  4053f0:	add	x1, x1, #0x330
  4053f4:	mov	x0, #0x0                   	// #0
  4053f8:	bl	401750 <dcgettext@plt>
  4053fc:	ldr	x7, [x20, #32]
  405400:	ldr	x6, [x20, #24]
  405404:	ldr	x5, [x20, #16]
  405408:	ldr	x4, [x20, #8]
  40540c:	ldr	x3, [x20]
  405410:	mov	x2, x0
  405414:	mov	w1, #0x1                   	// #1
  405418:	mov	x0, x21
  40541c:	bl	401680 <__fprintf_chk@plt>
  405420:	b	4052a4 <ferror@plt+0x3ad4>
  405424:	mov	w2, #0x5                   	// #5
  405428:	adrp	x1, 407000 <ferror@plt+0x5830>
  40542c:	add	x1, x1, #0x358
  405430:	mov	x0, #0x0                   	// #0
  405434:	bl	401750 <dcgettext@plt>
  405438:	ldr	x1, [x20, #40]
  40543c:	str	x1, [sp]
  405440:	ldr	x7, [x20, #32]
  405444:	ldr	x6, [x20, #24]
  405448:	ldr	x5, [x20, #16]
  40544c:	ldr	x4, [x20, #8]
  405450:	ldr	x3, [x20]
  405454:	mov	x2, x0
  405458:	mov	w1, #0x1                   	// #1
  40545c:	mov	x0, x21
  405460:	bl	401680 <__fprintf_chk@plt>
  405464:	b	4052a4 <ferror@plt+0x3ad4>
  405468:	mov	w2, #0x5                   	// #5
  40546c:	adrp	x1, 407000 <ferror@plt+0x5830>
  405470:	add	x1, x1, #0x3b0
  405474:	mov	x0, #0x0                   	// #0
  405478:	bl	401750 <dcgettext@plt>
  40547c:	ldr	x1, [x20, #56]
  405480:	str	x1, [sp, #16]
  405484:	ldr	x1, [x20, #48]
  405488:	str	x1, [sp, #8]
  40548c:	ldr	x1, [x20, #40]
  405490:	str	x1, [sp]
  405494:	ldr	x7, [x20, #32]
  405498:	ldr	x6, [x20, #24]
  40549c:	ldr	x5, [x20, #16]
  4054a0:	ldr	x4, [x20, #8]
  4054a4:	ldr	x3, [x20]
  4054a8:	mov	x2, x0
  4054ac:	mov	w1, #0x1                   	// #1
  4054b0:	mov	x0, x21
  4054b4:	bl	401680 <__fprintf_chk@plt>
  4054b8:	b	4052a4 <ferror@plt+0x3ad4>
  4054bc:	mov	w2, #0x5                   	// #5
  4054c0:	adrp	x1, 407000 <ferror@plt+0x5830>
  4054c4:	add	x1, x1, #0x418
  4054c8:	mov	x0, #0x0                   	// #0
  4054cc:	bl	401750 <dcgettext@plt>
  4054d0:	ldr	x1, [x20, #64]
  4054d4:	str	x1, [sp, #24]
  4054d8:	ldr	x1, [x20, #56]
  4054dc:	str	x1, [sp, #16]
  4054e0:	ldr	x1, [x20, #48]
  4054e4:	str	x1, [sp, #8]
  4054e8:	ldr	x1, [x20, #40]
  4054ec:	str	x1, [sp]
  4054f0:	ldr	x7, [x20, #32]
  4054f4:	ldr	x6, [x20, #24]
  4054f8:	ldr	x5, [x20, #16]
  4054fc:	ldr	x4, [x20, #8]
  405500:	ldr	x3, [x20]
  405504:	mov	x2, x0
  405508:	mov	w1, #0x1                   	// #1
  40550c:	mov	x0, x21
  405510:	bl	401680 <__fprintf_chk@plt>
  405514:	b	4052a4 <ferror@plt+0x3ad4>
  405518:	stp	x29, x30, [sp, #-16]!
  40551c:	mov	x29, sp
  405520:	ldr	x5, [x4]
  405524:	cbz	x5, 405544 <ferror@plt+0x3d74>
  405528:	mov	x5, #0x0                   	// #0
  40552c:	add	x5, x5, #0x1
  405530:	ldr	x6, [x4, x5, lsl #3]
  405534:	cbnz	x6, 40552c <ferror@plt+0x3d5c>
  405538:	bl	405170 <ferror@plt+0x39a0>
  40553c:	ldp	x29, x30, [sp], #16
  405540:	ret
  405544:	mov	x5, #0x0                   	// #0
  405548:	b	405538 <ferror@plt+0x3d68>
  40554c:	stp	x29, x30, [sp, #-96]!
  405550:	mov	x29, sp
  405554:	ldr	x7, [x4]
  405558:	ldr	w8, [x4, #24]
  40555c:	ldr	x11, [x4, #8]
  405560:	add	x4, sp, #0x10
  405564:	mov	x5, #0x0                   	// #0
  405568:	b	4055a4 <ferror@plt+0x3dd4>
  40556c:	add	w9, w8, #0x8
  405570:	cmp	w9, #0x0
  405574:	b.le	4055b8 <ferror@plt+0x3de8>
  405578:	add	x10, x7, #0xf
  40557c:	mov	w8, w9
  405580:	mov	x6, x7
  405584:	and	x7, x10, #0xfffffffffffffff8
  405588:	ldr	x6, [x6]
  40558c:	str	x6, [x4]
  405590:	cbz	x6, 4055c4 <ferror@plt+0x3df4>
  405594:	add	x5, x5, #0x1
  405598:	add	x4, x4, #0x8
  40559c:	cmp	x5, #0xa
  4055a0:	b.eq	4055c4 <ferror@plt+0x3df4>  // b.none
  4055a4:	tbnz	w8, #31, 40556c <ferror@plt+0x3d9c>
  4055a8:	add	x9, x7, #0xf
  4055ac:	mov	x6, x7
  4055b0:	and	x7, x9, #0xfffffffffffffff8
  4055b4:	b	405588 <ferror@plt+0x3db8>
  4055b8:	add	x6, x11, w8, sxtw
  4055bc:	mov	w8, w9
  4055c0:	b	405588 <ferror@plt+0x3db8>
  4055c4:	add	x4, sp, #0x10
  4055c8:	bl	405170 <ferror@plt+0x39a0>
  4055cc:	ldp	x29, x30, [sp], #96
  4055d0:	ret
  4055d4:	stp	x29, x30, [sp, #-240]!
  4055d8:	mov	x29, sp
  4055dc:	str	x4, [sp, #208]
  4055e0:	str	x5, [sp, #216]
  4055e4:	str	x6, [sp, #224]
  4055e8:	str	x7, [sp, #232]
  4055ec:	str	q0, [sp, #80]
  4055f0:	str	q1, [sp, #96]
  4055f4:	str	q2, [sp, #112]
  4055f8:	str	q3, [sp, #128]
  4055fc:	str	q4, [sp, #144]
  405600:	str	q5, [sp, #160]
  405604:	str	q6, [sp, #176]
  405608:	str	q7, [sp, #192]
  40560c:	add	x4, sp, #0xf0
  405610:	str	x4, [sp, #48]
  405614:	str	x4, [sp, #56]
  405618:	add	x4, sp, #0xd0
  40561c:	str	x4, [sp, #64]
  405620:	mov	w4, #0xffffffe0            	// #-32
  405624:	str	w4, [sp, #72]
  405628:	mov	w4, #0xffffff80            	// #-128
  40562c:	str	w4, [sp, #76]
  405630:	ldp	x4, x5, [sp, #48]
  405634:	stp	x4, x5, [sp, #16]
  405638:	ldp	x4, x5, [sp, #64]
  40563c:	stp	x4, x5, [sp, #32]
  405640:	add	x4, sp, #0x10
  405644:	bl	40554c <ferror@plt+0x3d7c>
  405648:	ldp	x29, x30, [sp], #240
  40564c:	ret
  405650:	stp	x29, x30, [sp, #-16]!
  405654:	mov	x29, sp
  405658:	mov	w2, #0x5                   	// #5
  40565c:	adrp	x1, 407000 <ferror@plt+0x5830>
  405660:	add	x1, x1, #0x458
  405664:	mov	x0, #0x0                   	// #0
  405668:	bl	401750 <dcgettext@plt>
  40566c:	adrp	x2, 407000 <ferror@plt+0x5830>
  405670:	add	x2, x2, #0x470
  405674:	mov	x1, x0
  405678:	mov	w0, #0x1                   	// #1
  40567c:	bl	4015a0 <__printf_chk@plt>
  405680:	mov	w2, #0x5                   	// #5
  405684:	adrp	x1, 407000 <ferror@plt+0x5830>
  405688:	add	x1, x1, #0x488
  40568c:	mov	x0, #0x0                   	// #0
  405690:	bl	401750 <dcgettext@plt>
  405694:	adrp	x3, 406000 <ferror@plt+0x4830>
  405698:	add	x3, x3, #0x6e0
  40569c:	adrp	x2, 406000 <ferror@plt+0x4830>
  4056a0:	add	x2, x2, #0x708
  4056a4:	mov	x1, x0
  4056a8:	mov	w0, #0x1                   	// #1
  4056ac:	bl	4015a0 <__printf_chk@plt>
  4056b0:	mov	w2, #0x5                   	// #5
  4056b4:	adrp	x1, 407000 <ferror@plt+0x5830>
  4056b8:	add	x1, x1, #0x4a0
  4056bc:	mov	x0, #0x0                   	// #0
  4056c0:	bl	401750 <dcgettext@plt>
  4056c4:	adrp	x1, 419000 <ferror@plt+0x17830>
  4056c8:	ldr	x1, [x1, #616]
  4056cc:	bl	401760 <fputs_unlocked@plt>
  4056d0:	ldp	x29, x30, [sp], #16
  4056d4:	ret
  4056d8:	stp	x29, x30, [sp, #-32]!
  4056dc:	mov	x29, sp
  4056e0:	str	x19, [sp, #16]
  4056e4:	mov	x19, x0
  4056e8:	bl	401550 <malloc@plt>
  4056ec:	cmp	x0, #0x0
  4056f0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4056f4:	b.ne	405704 <ferror@plt+0x3f34>  // b.any
  4056f8:	ldr	x19, [sp, #16]
  4056fc:	ldp	x29, x30, [sp], #32
  405700:	ret
  405704:	bl	405964 <ferror@plt+0x4194>
  405708:	stp	x29, x30, [sp, #-16]!
  40570c:	mov	x29, sp
  405710:	mul	x3, x0, x1
  405714:	umulh	x2, x0, x1
  405718:	cmp	x2, #0x0
  40571c:	cset	x2, ne  // ne = any
  405720:	cmp	x3, #0x0
  405724:	csinc	x2, x2, xzr, ge  // ge = tcont
  405728:	cbnz	w2, 40573c <ferror@plt+0x3f6c>
  40572c:	mul	x0, x0, x1
  405730:	bl	4056d8 <ferror@plt+0x3f08>
  405734:	ldp	x29, x30, [sp], #16
  405738:	ret
  40573c:	bl	405964 <ferror@plt+0x4194>
  405740:	stp	x29, x30, [sp, #-16]!
  405744:	mov	x29, sp
  405748:	bl	4056d8 <ferror@plt+0x3f08>
  40574c:	ldp	x29, x30, [sp], #16
  405750:	ret
  405754:	stp	x29, x30, [sp, #-32]!
  405758:	mov	x29, sp
  40575c:	cmp	x1, #0x0
  405760:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  405764:	b.ne	40578c <ferror@plt+0x3fbc>  // b.any
  405768:	str	x19, [sp, #16]
  40576c:	mov	x19, x1
  405770:	bl	4015d0 <realloc@plt>
  405774:	cmp	x0, #0x0
  405778:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40577c:	b.ne	405798 <ferror@plt+0x3fc8>  // b.any
  405780:	ldr	x19, [sp, #16]
  405784:	ldp	x29, x30, [sp], #32
  405788:	ret
  40578c:	bl	4016c0 <free@plt>
  405790:	mov	x0, #0x0                   	// #0
  405794:	b	405784 <ferror@plt+0x3fb4>
  405798:	bl	405964 <ferror@plt+0x4194>
  40579c:	stp	x29, x30, [sp, #-16]!
  4057a0:	mov	x29, sp
  4057a4:	mul	x4, x1, x2
  4057a8:	umulh	x3, x1, x2
  4057ac:	cmp	x3, #0x0
  4057b0:	cset	x3, ne  // ne = any
  4057b4:	cmp	x4, #0x0
  4057b8:	csinc	x3, x3, xzr, ge  // ge = tcont
  4057bc:	cbnz	w3, 4057d0 <ferror@plt+0x4000>
  4057c0:	mul	x1, x1, x2
  4057c4:	bl	405754 <ferror@plt+0x3f84>
  4057c8:	ldp	x29, x30, [sp], #16
  4057cc:	ret
  4057d0:	bl	405964 <ferror@plt+0x4194>
  4057d4:	stp	x29, x30, [sp, #-16]!
  4057d8:	mov	x29, sp
  4057dc:	ldr	x3, [x1]
  4057e0:	cbz	x0, 405814 <ferror@plt+0x4044>
  4057e4:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  4057e8:	movk	x4, #0x5554
  4057ec:	udiv	x4, x4, x2
  4057f0:	cmp	x4, x3
  4057f4:	b.ls	405848 <ferror@plt+0x4078>  // b.plast
  4057f8:	add	x4, x3, #0x1
  4057fc:	add	x3, x4, x3, lsr #1
  405800:	str	x3, [x1]
  405804:	mul	x1, x3, x2
  405808:	bl	405754 <ferror@plt+0x3f84>
  40580c:	ldp	x29, x30, [sp], #16
  405810:	ret
  405814:	cbnz	x3, 405828 <ferror@plt+0x4058>
  405818:	mov	x3, #0x80                  	// #128
  40581c:	udiv	x3, x3, x2
  405820:	cmp	x2, #0x80
  405824:	cinc	x3, x3, hi  // hi = pmore
  405828:	mul	x5, x3, x2
  40582c:	umulh	x4, x3, x2
  405830:	cmp	x4, #0x0
  405834:	cset	x4, ne  // ne = any
  405838:	cmp	x5, #0x0
  40583c:	csinc	x4, x4, xzr, ge  // ge = tcont
  405840:	cbz	w4, 405800 <ferror@plt+0x4030>
  405844:	bl	405964 <ferror@plt+0x4194>
  405848:	bl	405964 <ferror@plt+0x4194>
  40584c:	stp	x29, x30, [sp, #-16]!
  405850:	mov	x29, sp
  405854:	mov	x2, x1
  405858:	ldr	x1, [x1]
  40585c:	cbz	x0, 405888 <ferror@plt+0x40b8>
  405860:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  405864:	movk	x3, #0x5553
  405868:	cmp	x1, x3
  40586c:	b.hi	405894 <ferror@plt+0x40c4>  // b.pmore
  405870:	add	x3, x1, #0x1
  405874:	add	x1, x3, x1, lsr #1
  405878:	str	x1, [x2]
  40587c:	bl	405754 <ferror@plt+0x3f84>
  405880:	ldp	x29, x30, [sp], #16
  405884:	ret
  405888:	cbz	x1, 405898 <ferror@plt+0x40c8>
  40588c:	tbz	x1, #63, 405878 <ferror@plt+0x40a8>
  405890:	bl	405964 <ferror@plt+0x4194>
  405894:	bl	405964 <ferror@plt+0x4194>
  405898:	mov	x1, #0x80                  	// #128
  40589c:	b	405878 <ferror@plt+0x40a8>
  4058a0:	stp	x29, x30, [sp, #-32]!
  4058a4:	mov	x29, sp
  4058a8:	str	x19, [sp, #16]
  4058ac:	mov	x19, x0
  4058b0:	bl	4056d8 <ferror@plt+0x3f08>
  4058b4:	mov	x2, x19
  4058b8:	mov	w1, #0x0                   	// #0
  4058bc:	bl	4015b0 <memset@plt>
  4058c0:	ldr	x19, [sp, #16]
  4058c4:	ldp	x29, x30, [sp], #32
  4058c8:	ret
  4058cc:	stp	x29, x30, [sp, #-16]!
  4058d0:	mov	x29, sp
  4058d4:	mul	x3, x0, x1
  4058d8:	umulh	x2, x0, x1
  4058dc:	cmp	x2, #0x0
  4058e0:	cset	x2, ne  // ne = any
  4058e4:	cmp	x3, #0x0
  4058e8:	csinc	x2, x2, xzr, ge  // ge = tcont
  4058ec:	cbnz	w2, 405900 <ferror@plt+0x4130>
  4058f0:	bl	4015c0 <calloc@plt>
  4058f4:	cbz	x0, 405900 <ferror@plt+0x4130>
  4058f8:	ldp	x29, x30, [sp], #16
  4058fc:	ret
  405900:	bl	405964 <ferror@plt+0x4194>
  405904:	stp	x29, x30, [sp, #-32]!
  405908:	mov	x29, sp
  40590c:	stp	x19, x20, [sp, #16]
  405910:	mov	x20, x0
  405914:	mov	x19, x1
  405918:	mov	x0, x1
  40591c:	bl	4056d8 <ferror@plt+0x3f08>
  405920:	mov	x2, x19
  405924:	mov	x1, x20
  405928:	bl	401460 <memcpy@plt>
  40592c:	ldp	x19, x20, [sp, #16]
  405930:	ldp	x29, x30, [sp], #32
  405934:	ret
  405938:	stp	x29, x30, [sp, #-32]!
  40593c:	mov	x29, sp
  405940:	str	x19, [sp, #16]
  405944:	mov	x19, x0
  405948:	bl	4014a0 <strlen@plt>
  40594c:	add	x1, x0, #0x1
  405950:	mov	x0, x19
  405954:	bl	405904 <ferror@plt+0x4134>
  405958:	ldr	x19, [sp, #16]
  40595c:	ldp	x29, x30, [sp], #32
  405960:	ret
  405964:	stp	x29, x30, [sp, #-32]!
  405968:	mov	x29, sp
  40596c:	str	x19, [sp, #16]
  405970:	adrp	x0, 419000 <ferror@plt+0x17830>
  405974:	ldr	w19, [x0, #488]
  405978:	mov	w2, #0x5                   	// #5
  40597c:	adrp	x1, 407000 <ferror@plt+0x5830>
  405980:	add	x1, x1, #0x518
  405984:	mov	x0, #0x0                   	// #0
  405988:	bl	401750 <dcgettext@plt>
  40598c:	mov	x3, x0
  405990:	adrp	x2, 406000 <ferror@plt+0x4830>
  405994:	add	x2, x2, #0xce8
  405998:	mov	w1, #0x0                   	// #0
  40599c:	mov	w0, w19
  4059a0:	bl	4014c0 <error@plt>
  4059a4:	bl	401610 <abort@plt>
  4059a8:	stp	x29, x30, [sp, #-16]!
  4059ac:	mov	x29, sp
  4059b0:	bl	4016f0 <strndup@plt>
  4059b4:	cbz	x0, 4059c0 <ferror@plt+0x41f0>
  4059b8:	ldp	x29, x30, [sp], #16
  4059bc:	ret
  4059c0:	bl	405964 <ferror@plt+0x4194>
  4059c4:	stp	x29, x30, [sp, #-48]!
  4059c8:	mov	x29, sp
  4059cc:	stp	x19, x20, [sp, #16]
  4059d0:	mov	x19, x0
  4059d4:	bl	401510 <fileno@plt>
  4059d8:	tbnz	w0, #31, 405a34 <ferror@plt+0x4264>
  4059dc:	mov	x0, x19
  4059e0:	bl	401770 <__freading@plt>
  4059e4:	cbz	w0, 405a04 <ferror@plt+0x4234>
  4059e8:	mov	x0, x19
  4059ec:	bl	401510 <fileno@plt>
  4059f0:	mov	w2, #0x1                   	// #1
  4059f4:	mov	x1, #0x0                   	// #0
  4059f8:	bl	4014f0 <lseek@plt>
  4059fc:	cmn	x0, #0x1
  405a00:	b.eq	405a50 <ferror@plt+0x4280>  // b.none
  405a04:	mov	x0, x19
  405a08:	bl	405a64 <ferror@plt+0x4294>
  405a0c:	cbz	w0, 405a50 <ferror@plt+0x4280>
  405a10:	str	x21, [sp, #32]
  405a14:	bl	4017a0 <__errno_location@plt>
  405a18:	mov	x20, x0
  405a1c:	ldr	w21, [x0]
  405a20:	mov	x0, x19
  405a24:	bl	401520 <fclose@plt>
  405a28:	cbnz	w21, 405a40 <ferror@plt+0x4270>
  405a2c:	ldr	x21, [sp, #32]
  405a30:	b	405a58 <ferror@plt+0x4288>
  405a34:	mov	x0, x19
  405a38:	bl	401520 <fclose@plt>
  405a3c:	b	405a58 <ferror@plt+0x4288>
  405a40:	str	w21, [x20]
  405a44:	mov	w0, #0xffffffff            	// #-1
  405a48:	ldr	x21, [sp, #32]
  405a4c:	b	405a58 <ferror@plt+0x4288>
  405a50:	mov	x0, x19
  405a54:	bl	401520 <fclose@plt>
  405a58:	ldp	x19, x20, [sp, #16]
  405a5c:	ldp	x29, x30, [sp], #48
  405a60:	ret
  405a64:	stp	x29, x30, [sp, #-32]!
  405a68:	mov	x29, sp
  405a6c:	str	x19, [sp, #16]
  405a70:	mov	x19, x0
  405a74:	cbz	x0, 405a80 <ferror@plt+0x42b0>
  405a78:	bl	401770 <__freading@plt>
  405a7c:	cbnz	w0, 405a94 <ferror@plt+0x42c4>
  405a80:	mov	x0, x19
  405a84:	bl	401720 <fflush@plt>
  405a88:	ldr	x19, [sp, #16]
  405a8c:	ldp	x29, x30, [sp], #32
  405a90:	ret
  405a94:	ldr	w0, [x19]
  405a98:	tbnz	w0, #8, 405aa8 <ferror@plt+0x42d8>
  405a9c:	mov	x0, x19
  405aa0:	bl	401720 <fflush@plt>
  405aa4:	b	405a88 <ferror@plt+0x42b8>
  405aa8:	mov	w2, #0x1                   	// #1
  405aac:	mov	x1, #0x0                   	// #0
  405ab0:	mov	x0, x19
  405ab4:	bl	405af8 <ferror@plt+0x4328>
  405ab8:	b	405a9c <ferror@plt+0x42cc>
  405abc:	ldr	x3, [x0, #40]
  405ac0:	ldr	x2, [x0, #32]
  405ac4:	cmp	x3, x2
  405ac8:	b.hi	405ae8 <ferror@plt+0x4318>  // b.pmore
  405acc:	ldr	x2, [x0, #16]
  405ad0:	ldr	x3, [x0, #8]
  405ad4:	subs	x2, x2, x3
  405ad8:	b.eq	405af0 <ferror@plt+0x4320>  // b.none
  405adc:	str	x2, [x1]
  405ae0:	ldr	x0, [x0, #8]
  405ae4:	ret
  405ae8:	mov	x0, #0x0                   	// #0
  405aec:	b	405ae4 <ferror@plt+0x4314>
  405af0:	mov	x0, #0x0                   	// #0
  405af4:	b	405ae4 <ferror@plt+0x4314>
  405af8:	stp	x29, x30, [sp, #-48]!
  405afc:	mov	x29, sp
  405b00:	stp	x19, x20, [sp, #16]
  405b04:	str	x21, [sp, #32]
  405b08:	mov	x19, x0
  405b0c:	mov	x20, x1
  405b10:	mov	w21, w2
  405b14:	ldr	x1, [x0, #16]
  405b18:	ldr	x0, [x0, #8]
  405b1c:	cmp	x1, x0
  405b20:	b.eq	405b44 <ferror@plt+0x4374>  // b.none
  405b24:	mov	w2, w21
  405b28:	mov	x1, x20
  405b2c:	mov	x0, x19
  405b30:	bl	4016b0 <fseeko@plt>
  405b34:	ldp	x19, x20, [sp, #16]
  405b38:	ldr	x21, [sp, #32]
  405b3c:	ldp	x29, x30, [sp], #48
  405b40:	ret
  405b44:	ldr	x1, [x19, #40]
  405b48:	ldr	x0, [x19, #32]
  405b4c:	cmp	x1, x0
  405b50:	b.ne	405b24 <ferror@plt+0x4354>  // b.any
  405b54:	ldr	x0, [x19, #72]
  405b58:	cbnz	x0, 405b24 <ferror@plt+0x4354>
  405b5c:	mov	x0, x19
  405b60:	bl	401510 <fileno@plt>
  405b64:	mov	w2, w21
  405b68:	mov	x1, x20
  405b6c:	bl	4014f0 <lseek@plt>
  405b70:	cmn	x0, #0x1
  405b74:	b.eq	405b90 <ferror@plt+0x43c0>  // b.none
  405b78:	ldr	w1, [x19]
  405b7c:	and	w1, w1, #0xffffffef
  405b80:	str	w1, [x19]
  405b84:	str	x0, [x19, #144]
  405b88:	mov	w0, #0x0                   	// #0
  405b8c:	b	405b34 <ferror@plt+0x4364>
  405b90:	mov	w0, #0xffffffff            	// #-1
  405b94:	b	405b34 <ferror@plt+0x4364>
  405b98:	stp	x29, x30, [sp, #-64]!
  405b9c:	mov	x29, sp
  405ba0:	stp	x19, x20, [sp, #16]
  405ba4:	stp	x21, x22, [sp, #32]
  405ba8:	mov	x19, x0
  405bac:	mov	x22, x1
  405bb0:	mov	x21, x2
  405bb4:	cmp	x0, #0x0
  405bb8:	add	x0, sp, #0x3c
  405bbc:	csel	x19, x0, x19, eq  // eq = none
  405bc0:	mov	x0, x19
  405bc4:	bl	401450 <mbrtowc@plt>
  405bc8:	mov	x20, x0
  405bcc:	cmp	x21, #0x0
  405bd0:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  405bd4:	b.hi	405bec <ferror@plt+0x441c>  // b.pmore
  405bd8:	mov	x0, x20
  405bdc:	ldp	x19, x20, [sp, #16]
  405be0:	ldp	x21, x22, [sp, #32]
  405be4:	ldp	x29, x30, [sp], #64
  405be8:	ret
  405bec:	mov	w0, #0x0                   	// #0
  405bf0:	bl	405dcc <ferror@plt+0x45fc>
  405bf4:	and	w0, w0, #0xff
  405bf8:	cbnz	w0, 405bd8 <ferror@plt+0x4408>
  405bfc:	ldrb	w0, [x22]
  405c00:	str	w0, [x19]
  405c04:	mov	x20, #0x1                   	// #1
  405c08:	b	405bd8 <ferror@plt+0x4408>
  405c0c:	stp	x29, x30, [sp, #-48]!
  405c10:	mov	x29, sp
  405c14:	stp	x19, x20, [sp, #16]
  405c18:	str	x21, [sp, #32]
  405c1c:	mov	x19, x0
  405c20:	bl	401500 <__fpending@plt>
  405c24:	mov	x21, x0
  405c28:	ldr	w20, [x19]
  405c2c:	and	w20, w20, #0x20
  405c30:	mov	x0, x19
  405c34:	bl	4059c4 <ferror@plt+0x41f4>
  405c38:	cbnz	w20, 405c64 <ferror@plt+0x4494>
  405c3c:	cbz	w0, 405c54 <ferror@plt+0x4484>
  405c40:	cbnz	x21, 405c78 <ferror@plt+0x44a8>
  405c44:	bl	4017a0 <__errno_location@plt>
  405c48:	ldr	w0, [x0]
  405c4c:	cmp	w0, #0x9
  405c50:	csetm	w0, ne  // ne = any
  405c54:	ldp	x19, x20, [sp, #16]
  405c58:	ldr	x21, [sp, #32]
  405c5c:	ldp	x29, x30, [sp], #48
  405c60:	ret
  405c64:	cbnz	w0, 405c80 <ferror@plt+0x44b0>
  405c68:	bl	4017a0 <__errno_location@plt>
  405c6c:	str	wzr, [x0]
  405c70:	mov	w0, #0xffffffff            	// #-1
  405c74:	b	405c54 <ferror@plt+0x4484>
  405c78:	mov	w0, #0xffffffff            	// #-1
  405c7c:	b	405c54 <ferror@plt+0x4484>
  405c80:	mov	w0, #0xffffffff            	// #-1
  405c84:	b	405c54 <ferror@plt+0x4484>
  405c88:	cbz	x1, 405dc4 <ferror@plt+0x45f4>
  405c8c:	mov	x12, #0x1040                	// #4160
  405c90:	sub	sp, sp, x12
  405c94:	stp	x29, x30, [sp]
  405c98:	mov	x29, sp
  405c9c:	stp	x19, x20, [sp, #16]
  405ca0:	stp	x21, x22, [sp, #32]
  405ca4:	mov	x21, x0
  405ca8:	mov	x19, x1
  405cac:	bl	405e6c <ferror@plt+0x469c>
  405cb0:	mov	x20, x0
  405cb4:	cbnz	x0, 405cdc <ferror@plt+0x450c>
  405cb8:	b	405d18 <ferror@plt+0x4548>
  405cbc:	mov	x0, x21
  405cc0:	bl	401590 <fgetc@plt>
  405cc4:	cmn	w0, #0x1
  405cc8:	b.eq	405d9c <ferror@plt+0x45cc>  // b.none
  405ccc:	subs	x19, x19, #0x1
  405cd0:	b.eq	405d6c <ferror@plt+0x459c>  // b.none
  405cd4:	subs	x20, x20, #0x1
  405cd8:	b.eq	405d18 <ferror@plt+0x4548>  // b.none
  405cdc:	add	x1, sp, #0x40
  405ce0:	mov	x0, x21
  405ce4:	bl	405abc <ferror@plt+0x42ec>
  405ce8:	cbz	x0, 405cbc <ferror@plt+0x44ec>
  405cec:	ldr	x1, [sp, #64]
  405cf0:	cbz	x1, 405cbc <ferror@plt+0x44ec>
  405cf4:	cmp	x1, x19
  405cf8:	csel	x1, x1, x19, ls  // ls = plast
  405cfc:	ldr	x0, [x21, #8]
  405d00:	add	x0, x0, x1
  405d04:	str	x0, [x21, #8]
  405d08:	subs	x19, x19, x1
  405d0c:	b.eq	405d6c <ferror@plt+0x459c>  // b.none
  405d10:	subs	x20, x20, x1
  405d14:	b.ne	405cbc <ferror@plt+0x44ec>  // b.any
  405d18:	mov	x0, x21
  405d1c:	bl	401510 <fileno@plt>
  405d20:	tbz	w0, #31, 405d74 <ferror@plt+0x45a4>
  405d24:	str	x23, [sp, #48]
  405d28:	mov	x22, #0x1000                	// #4096
  405d2c:	mov	x23, #0x1                   	// #1
  405d30:	cmp	x19, #0x1, lsl #12
  405d34:	csel	x20, x19, x22, ls  // ls = plast
  405d38:	mov	x4, x21
  405d3c:	mov	x3, x20
  405d40:	mov	x2, x23
  405d44:	mov	x1, x22
  405d48:	add	x0, sp, #0x40
  405d4c:	bl	4015e0 <__fread_chk@plt>
  405d50:	cmp	x20, x0
  405d54:	b.hi	405d98 <ferror@plt+0x45c8>  // b.pmore
  405d58:	subs	x19, x19, x20
  405d5c:	b.ne	405d30 <ferror@plt+0x4560>  // b.any
  405d60:	mov	w0, #0x0                   	// #0
  405d64:	ldr	x23, [sp, #48]
  405d68:	b	405dac <ferror@plt+0x45dc>
  405d6c:	mov	w0, #0x0                   	// #0
  405d70:	b	405dac <ferror@plt+0x45dc>
  405d74:	mov	w2, #0x1                   	// #1
  405d78:	mov	x1, #0x0                   	// #0
  405d7c:	bl	4014f0 <lseek@plt>
  405d80:	tbnz	x0, #63, 405d24 <ferror@plt+0x4554>
  405d84:	mov	w2, #0x1                   	// #1
  405d88:	mov	x1, x19
  405d8c:	mov	x0, x21
  405d90:	bl	405af8 <ferror@plt+0x4328>
  405d94:	b	405dac <ferror@plt+0x45dc>
  405d98:	ldr	x23, [sp, #48]
  405d9c:	mov	x0, x21
  405da0:	bl	4017d0 <ferror@plt>
  405da4:	cmp	w0, #0x0
  405da8:	csetm	w0, ne  // ne = any
  405dac:	ldp	x19, x20, [sp, #16]
  405db0:	ldp	x21, x22, [sp, #32]
  405db4:	ldp	x29, x30, [sp]
  405db8:	mov	x12, #0x1040                	// #4160
  405dbc:	add	sp, sp, x12
  405dc0:	ret
  405dc4:	mov	w0, #0x0                   	// #0
  405dc8:	ret
  405dcc:	stp	x29, x30, [sp, #-32]!
  405dd0:	mov	x29, sp
  405dd4:	mov	x1, #0x0                   	// #0
  405dd8:	bl	4017c0 <setlocale@plt>
  405ddc:	mov	w1, #0x1                   	// #1
  405de0:	cbz	x0, 405e1c <ferror@plt+0x464c>
  405de4:	str	x19, [sp, #16]
  405de8:	mov	x19, x0
  405dec:	adrp	x1, 407000 <ferror@plt+0x5830>
  405df0:	add	x1, x1, #0x530
  405df4:	bl	401690 <strcmp@plt>
  405df8:	mov	w1, #0x0                   	// #0
  405dfc:	cbz	w0, 405e28 <ferror@plt+0x4658>
  405e00:	adrp	x1, 407000 <ferror@plt+0x5830>
  405e04:	add	x1, x1, #0x538
  405e08:	mov	x0, x19
  405e0c:	bl	401690 <strcmp@plt>
  405e10:	cmp	w0, #0x0
  405e14:	cset	w1, ne  // ne = any
  405e18:	ldr	x19, [sp, #16]
  405e1c:	mov	w0, w1
  405e20:	ldp	x29, x30, [sp], #32
  405e24:	ret
  405e28:	ldr	x19, [sp, #16]
  405e2c:	b	405e1c <ferror@plt+0x464c>
  405e30:	stp	x29, x30, [sp, #-16]!
  405e34:	mov	x29, sp
  405e38:	mov	w0, #0xe                   	// #14
  405e3c:	bl	401530 <nl_langinfo@plt>
  405e40:	cbz	x0, 405e60 <ferror@plt+0x4690>
  405e44:	ldrb	w2, [x0]
  405e48:	adrp	x1, 407000 <ferror@plt+0x5830>
  405e4c:	add	x1, x1, #0x540
  405e50:	cmp	w2, #0x0
  405e54:	csel	x0, x1, x0, eq  // eq = none
  405e58:	ldp	x29, x30, [sp], #16
  405e5c:	ret
  405e60:	adrp	x0, 407000 <ferror@plt+0x5830>
  405e64:	add	x0, x0, #0x540
  405e68:	b	405e58 <ferror@plt+0x4688>
  405e6c:	ldr	x2, [x0, #40]
  405e70:	ldr	x1, [x0, #32]
  405e74:	cmp	x2, x1
  405e78:	b.hi	405ea8 <ferror@plt+0x46d8>  // b.pmore
  405e7c:	ldr	x1, [x0, #16]
  405e80:	ldr	x2, [x0, #8]
  405e84:	sub	x1, x1, x2
  405e88:	ldr	w3, [x0]
  405e8c:	mov	x2, #0x0                   	// #0
  405e90:	tbz	w3, #8, 405ea0 <ferror@plt+0x46d0>
  405e94:	ldr	x2, [x0, #88]
  405e98:	ldr	x0, [x0, #72]
  405e9c:	sub	x2, x2, x0
  405ea0:	add	x0, x1, x2
  405ea4:	ret
  405ea8:	mov	x0, #0x0                   	// #0
  405eac:	b	405ea4 <ferror@plt+0x46d4>
  405eb0:	stp	x29, x30, [sp, #-64]!
  405eb4:	mov	x29, sp
  405eb8:	stp	x19, x20, [sp, #16]
  405ebc:	adrp	x20, 418000 <ferror@plt+0x16830>
  405ec0:	add	x20, x20, #0xdf0
  405ec4:	stp	x21, x22, [sp, #32]
  405ec8:	adrp	x21, 418000 <ferror@plt+0x16830>
  405ecc:	add	x21, x21, #0xde8
  405ed0:	sub	x20, x20, x21
  405ed4:	mov	w22, w0
  405ed8:	stp	x23, x24, [sp, #48]
  405edc:	mov	x23, x1
  405ee0:	mov	x24, x2
  405ee4:	bl	401410 <mbrtowc@plt-0x40>
  405ee8:	cmp	xzr, x20, asr #3
  405eec:	b.eq	405f18 <ferror@plt+0x4748>  // b.none
  405ef0:	asr	x20, x20, #3
  405ef4:	mov	x19, #0x0                   	// #0
  405ef8:	ldr	x3, [x21, x19, lsl #3]
  405efc:	mov	x2, x24
  405f00:	add	x19, x19, #0x1
  405f04:	mov	x1, x23
  405f08:	mov	w0, w22
  405f0c:	blr	x3
  405f10:	cmp	x20, x19
  405f14:	b.ne	405ef8 <ferror@plt+0x4728>  // b.any
  405f18:	ldp	x19, x20, [sp, #16]
  405f1c:	ldp	x21, x22, [sp, #32]
  405f20:	ldp	x23, x24, [sp, #48]
  405f24:	ldp	x29, x30, [sp], #64
  405f28:	ret
  405f2c:	nop
  405f30:	ret
  405f34:	nop
  405f38:	adrp	x2, 419000 <ferror@plt+0x17830>
  405f3c:	mov	x1, #0x0                   	// #0
  405f40:	ldr	x2, [x2, #464]
  405f44:	b	4014d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405f48 <.fini>:
  405f48:	stp	x29, x30, [sp, #-16]!
  405f4c:	mov	x29, sp
  405f50:	ldp	x29, x30, [sp], #16
  405f54:	ret
