===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2757 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2706 ( 16.8%)    0.2706 ( 21.2%)  FIR Parser
    1.0666 ( 66.4%)    0.7349 ( 57.6%)  'firrtl.circuit' Pipeline
    0.0342 (  2.1%)    0.0342 (  2.7%)    CreateSiFiveMetadata
    0.1271 (  7.9%)    0.0708 (  5.5%)    'firrtl.module' Pipeline
    0.1112 (  6.9%)    0.0617 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0158 (  1.0%)    0.0091 (  0.7%)      LowerCHIRRTL
    0.0116 (  0.7%)    0.0116 (  0.9%)    InferWidths
    0.0581 (  3.6%)    0.0581 (  4.6%)    InferResets
    0.0015 (  0.1%)    0.0015 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0016 (  0.1%)    0.0016 (  0.1%)    PrefixModules
    0.0779 (  4.8%)    0.0779 (  6.1%)    LowerFIRRTLTypes
    0.5984 ( 37.2%)    0.3230 ( 25.3%)    'firrtl.module' Pipeline
    0.0903 (  5.6%)    0.0528 (  4.1%)      ExpandWhens
    0.5080 ( 31.6%)    0.2701 ( 21.2%)      Canonicalizer
    0.0228 (  1.4%)    0.0228 (  1.8%)    Inliner
    0.0264 (  1.6%)    0.0264 (  2.1%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1082 (  6.7%)    0.1082 (  8.5%)    'firrtl.module' Pipeline
    0.1082 (  6.7%)    0.1082 (  8.5%)      Canonicalizer
    0.0802 (  5.0%)    0.0802 (  6.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1071 (  6.7%)    0.1071 (  8.4%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0271 (  1.7%)    0.0271 (  2.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0595 (  3.7%)    0.0595 (  4.7%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0185 (  1.1%)    0.0185 (  1.4%)    PrettifyVerilog
    0.0818 (  5.1%)    0.0818 (  6.4%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6073 (100.0%)    1.2757 (100.0%)  Total

{
  totalTime: 1.286,
  maxMemory: 71884800
}
