--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml MPU.twx MPU.ncd -o MPU.twr MPU.pcf -ucf s3Board.ucf

Design file:              MPU.ncd
Physical constraint file: MPU.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 581 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.165ns.
--------------------------------------------------------------------------------

Paths for end point ALU/state_FSM_FFd1 (SLICE_X41Y32.F2), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_11 (FF)
  Destination:          ALU/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.165ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_11 to ALU/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.XQ      Tcko                  0.720   instruction_reg<11>
                                                       instruction_reg_11
    SLICE_X43Y34.F3      net (fanout=7)        1.893   instruction_reg<11>
    SLICE_X43Y34.X       Tilo                  0.551   ALU/ready_next112
                                                       ALU/ready_next112
    SLICE_X48Y34.F2      net (fanout=1)        0.898   ALU/ready_next112
    SLICE_X48Y34.X       Tilo                  0.608   ALU/ready_next176
                                                       ALU/ready_next176
    SLICE_X41Y32.G2      net (fanout=8)        1.743   ALU/ready_next176
    SLICE_X41Y32.Y       Tilo                  0.551   ALU/state_FSM_FFd1
                                                       ALU/state_FSM_FFd1-In_SW1
    SLICE_X41Y32.F2      net (fanout=1)        0.568   ALU/state_FSM_FFd1-In_SW1/O
    SLICE_X41Y32.CLK     Tfck                  0.633   ALU/state_FSM_FFd1
                                                       ALU/state_FSM_FFd1-In
                                                       ALU/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (3.063ns logic, 5.102ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_14_1 (FF)
  Destination:          ALU/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.916ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_14_1 to ALU/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.YQ      Tcko                  0.720   instruction_reg_14_1
                                                       instruction_reg_14_1
    SLICE_X47Y35.F1      net (fanout=1)        1.588   instruction_reg_14_1
    SLICE_X47Y35.X       Tilo                  0.551   ALU/ready_next125
                                                       ALU/ready_next125
    SLICE_X48Y34.F1      net (fanout=1)        0.954   ALU/ready_next125
    SLICE_X48Y34.X       Tilo                  0.608   ALU/ready_next176
                                                       ALU/ready_next176
    SLICE_X41Y32.G2      net (fanout=8)        1.743   ALU/ready_next176
    SLICE_X41Y32.Y       Tilo                  0.551   ALU/state_FSM_FFd1
                                                       ALU/state_FSM_FFd1-In_SW1
    SLICE_X41Y32.F2      net (fanout=1)        0.568   ALU/state_FSM_FFd1-In_SW1/O
    SLICE_X41Y32.CLK     Tfck                  0.633   ALU/state_FSM_FFd1
                                                       ALU/state_FSM_FFd1-In
                                                       ALU/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.916ns (3.063ns logic, 4.853ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_12 (FF)
  Destination:          ALU/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.140 - 0.141)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_12 to ALU/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.YQ      Tcko                  0.720   instruction_reg<13>
                                                       instruction_reg_12
    SLICE_X43Y34.F1      net (fanout=7)        0.986   instruction_reg<12>
    SLICE_X43Y34.X       Tilo                  0.551   ALU/ready_next112
                                                       ALU/ready_next112
    SLICE_X48Y34.F2      net (fanout=1)        0.898   ALU/ready_next112
    SLICE_X48Y34.X       Tilo                  0.608   ALU/ready_next176
                                                       ALU/ready_next176
    SLICE_X41Y32.G2      net (fanout=8)        1.743   ALU/ready_next176
    SLICE_X41Y32.Y       Tilo                  0.551   ALU/state_FSM_FFd1
                                                       ALU/state_FSM_FFd1-In_SW1
    SLICE_X41Y32.F2      net (fanout=1)        0.568   ALU/state_FSM_FFd1-In_SW1/O
    SLICE_X41Y32.CLK     Tfck                  0.633   ALU/state_FSM_FFd1
                                                       ALU/state_FSM_FFd1-In
                                                       ALU/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (3.063ns logic, 4.195ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point ALU/state_FSM_FFd5 (SLICE_X41Y33.F2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_11 (FF)
  Destination:          ALU/state_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.099ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_11 to ALU/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.XQ      Tcko                  0.720   instruction_reg<11>
                                                       instruction_reg_11
    SLICE_X43Y34.F3      net (fanout=7)        1.893   instruction_reg<11>
    SLICE_X43Y34.X       Tilo                  0.551   ALU/ready_next112
                                                       ALU/ready_next112
    SLICE_X48Y34.F2      net (fanout=1)        0.898   ALU/ready_next112
    SLICE_X48Y34.X       Tilo                  0.608   ALU/ready_next176
                                                       ALU/ready_next176
    SLICE_X41Y33.F2      net (fanout=8)        1.796   ALU/ready_next176
    SLICE_X41Y33.CLK     Tfck                  0.633   ALU/state_FSM_FFd5
                                                       ALU/state_FSM_FFd5-In2
                                                       ALU/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      7.099ns (2.512ns logic, 4.587ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_14_1 (FF)
  Destination:          ALU/state_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.850ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_14_1 to ALU/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.YQ      Tcko                  0.720   instruction_reg_14_1
                                                       instruction_reg_14_1
    SLICE_X47Y35.F1      net (fanout=1)        1.588   instruction_reg_14_1
    SLICE_X47Y35.X       Tilo                  0.551   ALU/ready_next125
                                                       ALU/ready_next125
    SLICE_X48Y34.F1      net (fanout=1)        0.954   ALU/ready_next125
    SLICE_X48Y34.X       Tilo                  0.608   ALU/ready_next176
                                                       ALU/ready_next176
    SLICE_X41Y33.F2      net (fanout=8)        1.796   ALU/ready_next176
    SLICE_X41Y33.CLK     Tfck                  0.633   ALU/state_FSM_FFd5
                                                       ALU/state_FSM_FFd5-In2
                                                       ALU/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (2.512ns logic, 4.338ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_12 (FF)
  Destination:          ALU/state_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.192ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.140 - 0.141)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_12 to ALU/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.YQ      Tcko                  0.720   instruction_reg<13>
                                                       instruction_reg_12
    SLICE_X43Y34.F1      net (fanout=7)        0.986   instruction_reg<12>
    SLICE_X43Y34.X       Tilo                  0.551   ALU/ready_next112
                                                       ALU/ready_next112
    SLICE_X48Y34.F2      net (fanout=1)        0.898   ALU/ready_next112
    SLICE_X48Y34.X       Tilo                  0.608   ALU/ready_next176
                                                       ALU/ready_next176
    SLICE_X41Y33.F2      net (fanout=8)        1.796   ALU/ready_next176
    SLICE_X41Y33.CLK     Tfck                  0.633   ALU/state_FSM_FFd5
                                                       ALU/state_FSM_FFd5-In2
                                                       ALU/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.192ns (2.512ns logic, 3.680ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point ALU/state_FSM_FFd2 (SLICE_X36Y33.F3), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_11 (FF)
  Destination:          ALU/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.088ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_11 to ALU/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.XQ      Tcko                  0.720   instruction_reg<11>
                                                       instruction_reg_11
    SLICE_X43Y34.F3      net (fanout=7)        1.893   instruction_reg<11>
    SLICE_X43Y34.X       Tilo                  0.551   ALU/ready_next112
                                                       ALU/ready_next112
    SLICE_X48Y34.F2      net (fanout=1)        0.898   ALU/ready_next112
    SLICE_X48Y34.X       Tilo                  0.608   ALU/ready_next176
                                                       ALU/ready_next176
    SLICE_X36Y33.G1      net (fanout=8)        1.091   ALU/ready_next176
    SLICE_X36Y33.Y       Tilo                  0.608   ALU/state_FSM_FFd2
                                                       ALU/result_next_mux0008<0>211
    SLICE_X36Y33.F3      net (fanout=2)        0.029   ALU/N38
    SLICE_X36Y33.CLK     Tfck                  0.690   ALU/state_FSM_FFd2
                                                       ALU/state_FSM_FFd2-In1
                                                       ALU/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.088ns (3.177ns logic, 3.911ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_14_1 (FF)
  Destination:          ALU/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_14_1 to ALU/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.YQ      Tcko                  0.720   instruction_reg_14_1
                                                       instruction_reg_14_1
    SLICE_X47Y35.F1      net (fanout=1)        1.588   instruction_reg_14_1
    SLICE_X47Y35.X       Tilo                  0.551   ALU/ready_next125
                                                       ALU/ready_next125
    SLICE_X48Y34.F1      net (fanout=1)        0.954   ALU/ready_next125
    SLICE_X48Y34.X       Tilo                  0.608   ALU/ready_next176
                                                       ALU/ready_next176
    SLICE_X36Y33.G1      net (fanout=8)        1.091   ALU/ready_next176
    SLICE_X36Y33.Y       Tilo                  0.608   ALU/state_FSM_FFd2
                                                       ALU/result_next_mux0008<0>211
    SLICE_X36Y33.F3      net (fanout=2)        0.029   ALU/N38
    SLICE_X36Y33.CLK     Tfck                  0.690   ALU/state_FSM_FFd2
                                                       ALU/state_FSM_FFd2-In1
                                                       ALU/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (3.177ns logic, 3.662ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               instruction_reg_30 (FF)
  Destination:          ALU/state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.604ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: instruction_reg_30 to ALU/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y32.YQ      Tcko                  0.720   instruction_reg<31>
                                                       instruction_reg_30
    SLICE_X55Y33.G1      net (fanout=3)        0.766   instruction_reg<30>
    SLICE_X55Y33.Y       Tilo                  0.551   instruction_reg_next<30>
                                                       ALU/ready_next1151
    SLICE_X50Y35.F2      net (fanout=1)        1.412   ALU/ready_next1151
    SLICE_X50Y35.X       Tilo                  0.608   ALU/ready_next1165
                                                       ALU/ready_next1165
    SLICE_X36Y33.G3      net (fanout=8)        1.220   ALU/ready_next1165
    SLICE_X36Y33.Y       Tilo                  0.608   ALU/state_FSM_FFd2
                                                       ALU/result_next_mux0008<0>211
    SLICE_X36Y33.F3      net (fanout=2)        0.029   ALU/N38
    SLICE_X36Y33.CLK     Tfck                  0.690   ALU/state_FSM_FFd2
                                                       ALU/state_FSM_FFd2-In1
                                                       ALU/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.604ns (3.177ns logic, 3.427ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Debounce/state_reg_FSM_FFd3 (SLICE_X52Y16.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Debounce/state_reg_FSM_FFd3 (FF)
  Destination:          Debounce/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Debounce/state_reg_FSM_FFd3 to Debounce/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y16.XQ      Tcko                  0.576   Debounce/state_reg_FSM_FFd3
                                                       Debounce/state_reg_FSM_FFd3
    SLICE_X52Y16.F4      net (fanout=3)        0.298   Debounce/state_reg_FSM_FFd3
    SLICE_X52Y16.CLK     Tckf        (-Th)    -0.106   Debounce/state_reg_FSM_FFd3
                                                       Debounce/state_reg_FSM_FFd3-In1
                                                       Debounce/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.682ns logic, 0.298ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point Debounce/state_reg_FSM_FFd2 (SLICE_X52Y17.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Debounce/state_reg_FSM_FFd3 (FF)
  Destination:          Debounce/state_reg_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Debounce/state_reg_FSM_FFd3 to Debounce/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y16.XQ      Tcko                  0.576   Debounce/state_reg_FSM_FFd3
                                                       Debounce/state_reg_FSM_FFd3
    SLICE_X52Y17.G4      net (fanout=3)        0.370   Debounce/state_reg_FSM_FFd3
    SLICE_X52Y17.CLK     Tckg        (-Th)    -0.106   Debounce/state_reg_FSM_FFd2
                                                       Debounce/state_reg_FSM_FFd2-In1
                                                       Debounce/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.682ns logic, 0.370ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X42Y36.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd4 (FF)
  Destination:          state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd4 to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y36.XQ      Tcko                  0.576   state_FSM_FFd4
                                                       state_FSM_FFd4
    SLICE_X42Y36.F3      net (fanout=27)       0.373   state_FSM_FFd4
    SLICE_X42Y36.CLK     Tckf        (-Th)    -0.106   state_FSM_FFd4
                                                       state_FSM_FFd4-In511
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.682ns logic, 0.373ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: reg_29_15/CLK
  Logical resource: reg_29_15/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: reg_29_15/CLK
  Logical resource: reg_29_15/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: reg_29_15/CLK
  Logical resource: reg_29_14/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.165|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 581 paths, 0 nets, and 270 connections

Design statistics:
   Minimum period:   8.165ns{1}   (Maximum frequency: 122.474MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 01 20:08:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



