block/RCC:
  items:
  - name: CR
    description: CR register.
    byte_offset: 0
    fieldset: CR
  - name: ICSCR
    description: ICSCR register.
    byte_offset: 4
    fieldset: ICSCR
  - name: CFGR
    description: CFGR register.
    byte_offset: 8
    fieldset: CFGR
  - name: CSSWCR
    description: CSSWCR register.
    byte_offset: 12
    fieldset: CSSWCR
  - name: KRMR
    description: KRMR register.
    byte_offset: 16
    fieldset: KRMR
  - name: CIER
    description: CIER register.
    byte_offset: 24
    fieldset: CIER
  - name: CIFR
    description: CIFR register.
    byte_offset: 28
    fieldset: CIFR
  - name: CSCMDR
    description: CSCMDR register.
    byte_offset: 32
    fieldset: CSCMDR
  - name: AHBRSTR
    description: AHBRSTR register.
    byte_offset: 48
    fieldset: AHBRSTR
  - name: APB0RSTR
    description: APB0RSTR register.
    byte_offset: 52
    fieldset: APB0RSTR
  - name: APB1RSTR
    description: APB1RSTR register.
    byte_offset: 56
    fieldset: APB1RSTR
  - name: APB2RSTR
    description: APB2RSTR register.
    byte_offset: 64
    fieldset: APB2RSTR
  - name: AHBENR
    description: AHBENR register.
    byte_offset: 80
    fieldset: AHBENR
  - name: APB0ENR
    description: APB0ENR register.
    byte_offset: 84
    fieldset: APB0ENR
  - name: APB1ENR
    description: APB1ENR register.
    byte_offset: 88
    fieldset: APB1ENR
  - name: APB2ENR
    description: APB2ENR register.
    byte_offset: 96
    fieldset: APB2ENR
  - name: DBGR
    description: DBGR register.
    byte_offset: 128
    fieldset: DBGR
  - name: CSR
    description: CSR register.
    byte_offset: 148
    fieldset: CSR
  - name: RFSWHSECR
    description: RFSWHSECR register.
    byte_offset: 152
    fieldset: RFSWHSECR
  - name: RFHSECR
    description: RFHSECR register.
    byte_offset: 156
    access: Read
    fieldset: RFHSECR
  - name: AHBSMENR
    description: AHBSMENR register.
    byte_offset: 160
    fieldset: AHBSMENR
  - name: APB0SMENR
    description: APB0SMENR register.
    byte_offset: 164
    fieldset: APB0SMENR
  - name: APB1SMENR
    description: APB1SMENR register.
    byte_offset: 168
    fieldset: APB1SMENR
fieldset/AHBENR:
  description: AHBENR register.
  fields:
  - name: DMAEN
    description: 'DMA and DMAMUX enable Set and enable by software. 0: does not enable 1: enable.'
    bit_offset: 0
    bit_size: 1
  - name: GPIOAEN
    description: GPIOA enable. It must be enabled by default.
    bit_offset: 2
    bit_size: 1
  - name: GPIOBEN
    description: GPIOB enable. It must be enabled by default.
    bit_offset: 3
    bit_size: 1
  - name: CRCEN
    description: 'CRC enable Set and enable by software. 0: does not enable 1: enable.'
    bit_offset: 12
    bit_size: 1
  - name: RNGEN
    description: 'RNG clock enable Set and enable by software. 0: does not enable 1: enable.'
    bit_offset: 18
    bit_size: 1
  - name: AESEN
    description: 'AESEN: AES clock enable. 0: AES IP is clock gated. 1: AES IP is clocked.'
    bit_offset: 20
    bit_size: 1
fieldset/AHBRSTR:
  description: AHBRSTR register.
  fields:
  - name: DMARST
    description: 'DMA and DMAMUX reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 0
    bit_size: 1
  - name: GPIOARST
    description: 'GPIOA reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 2
    bit_size: 1
  - name: GPIOBRST
    description: 'GPIOB reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 3
    bit_size: 1
  - name: CRCRST
    description: 'CRC reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 12
    bit_size: 1
  - name: RNGRST
    description: 'RNG reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 18
    bit_size: 1
  - name: AESRST
    description: 'AES reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 20
    bit_size: 1
fieldset/AHBSMENR:
  description: AHBSMENR register.
  fields:
  - name: DMASMEN
    description: 'DMA clock enable during Sleep mode bit This bit is set and reset by software. - 0: DMA clock disabled in Sleep mode - 1: DMA clock enabled in Sleep mode (if enabled in DMAEN).'
    bit_offset: 0
    bit_size: 1
  - name: FLASHSMEN
    description: 'Flash clocks enable during Flash Sleep PD and CPU Sleep mode bit This bit is set and reset by software. - 0: Flash clocks are disabled in Flash Sleep PD* and CPU Sleep mode - 1: Flash clocks are enabled in Sleep mode Note: Flash Sleep PD is enabled through nvm_control register CONFIG.SLEEP_PD.'
    bit_offset: 1
    bit_size: 1
  - name: GPIOASMEN
    description: 'GPIOA clock enable during Sleep mode bit This bit is set and reset by software. - 0: GPIOA clock disabled in Sleep mode - 1: GPIOA clock enabled in Sleep mode (if enabled by GPIOAEN).'
    bit_offset: 2
    bit_size: 1
  - name: GPIOBSMEN
    description: 'GPIOB clock enable during Sleep mode bit This bit is set and reset by software. - 0: GPIOB clock disabled in Sleep mode - 1: GPIOB clock enabled in Sleep mode (if enabled in GPIOBEN).'
    bit_offset: 3
    bit_size: 1
  - name: SRAM0SMEN
    description: 'SRAM0 clock enable during Sleep mode bit This bit is set and reset by software. - 0: SRAM0 clock disabled in Sleep mode - 1: SRAM0 clock enabled in Sleep mode.'
    bit_offset: 9
    bit_size: 1
  - name: SRAM1SMEN
    description: 'SRAM1 clock enable during Sleep mode bit This bit is set and reset by software. - 0: SRAM1 clock disabled in Sleep mode - 1: SRAM1 clock enabled in Sleep mode.'
    bit_offset: 10
    bit_size: 1
  - name: CRCSMEN
    description: 'CRC clock enable during Sleep mode bit This bit is set and reset by software. - 0: CRC clock disabled in Sleep mode - 1: CRC clock enabled in Sleep mode (if enabled in CRCEN).'
    bit_offset: 12
    bit_size: 1
  - name: RNGSMEN
    description: 'RNG bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: RNG bus clock disabled in Sleep mode - 1: RNG bus clock enabled in Sleep mode (if enabled in RNGEN).'
    bit_offset: 18
    bit_size: 1
  - name: AESSMEN
    description: 'AES bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: AES bus clock disabled in Sleep mode - 1: AES bus clock enabled in Sleep mode (if enabled in AESEN).'
    bit_offset: 20
    bit_size: 1
fieldset/APB0ENR:
  description: APB0ENR register.
  fields:
  - name: TIM2EN
    description: 'TIM2: Advanced Timer clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 0
    bit_size: 1
  - name: TIM16EN
    description: 'TIM16: Advanced Timer clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 1
    bit_size: 1
  - name: SYSCFGEN
    description: 'SYSTEM CONFIG clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 8
    bit_size: 1
  - name: LCDEN
    description: 'LCD clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 9
    bit_size: 1
  - name: COMPEN
    description: 'COMP clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 10
    bit_size: 1
  - name: DACEN
    description: 'DAC clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 11
    bit_size: 1
  - name: RTCEN
    description: 'RTC clock enable Set and enable by software. Reset source only for this field: PORESETn 0: clock disable 1: clock enable.'
    bit_offset: 12
    bit_size: 1
  - name: LCSCEN
    description: 'LCSC clock enable. Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 13
    bit_size: 1
  - name: WDGEN
    description: 'Watchdog clock enable. Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 14
    bit_size: 1
  - name: DBGMCUEN
    description: 'DBG MCU clock enable. Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 15
    bit_size: 1
fieldset/APB0RSTR:
  description: APB0RSTR register.
  fields:
  - name: TIM2RST
    description: 'TIM2RST: TIM2 reset. 0: TIM2 IP is not under reset. 1: TIM2 IP is under reset.'
    bit_offset: 0
    bit_size: 1
  - name: TIM16RST
    description: 'TIM16RST: TIM16 reset. 0: TIM16 IP is not under reset. 1: TIM16 IP is under reset.'
    bit_offset: 1
    bit_size: 1
  - name: SYSCFGRST
    description: 'SYSCFGRST: system controller reset. 0: system controller IP is not under reset. 1: system controller IP is under reset.'
    bit_offset: 8
    bit_size: 1
  - name: LCDCRST
    description: 'LCDCRST: LCD controller reset. 0: LCD controller IP is not under reset. 1: LCD controller IP is under reset.'
    bit_offset: 9
    bit_size: 1
  - name: COMPRST
    description: 'COMPRST: COMP reset. 0: COMP IP is not under reset. 1: COMP IP is under reset.'
    bit_offset: 10
    bit_size: 1
  - name: DACRST
    description: 'DACRST: DAC reset. 0: DAC IP is not under reset. 1: DAC IP is under reset.'
    bit_offset: 11
    bit_size: 1
  - name: RTCRST
    description: 'RTCRST: RTC reset. 0: RTC IP is not under reset. 1: RTC IP is under reset.'
    bit_offset: 12
    bit_size: 1
  - name: LCSCRST
    description: 'LCSCRST: LCSC reset. 0: LCSC IP is not under reset. 1: LCSC IP is under reset.'
    bit_offset: 13
    bit_size: 1
  - name: WDGRST
    description: 'WDGRST: Watchdog reset. 0: Watchdog IP is not under reset. 1: Watchdog IP is under reset.'
    bit_offset: 14
    bit_size: 1
  - name: DBGMCURST
    description: 'DBGMCURST: DBGMCU reset. 0: DBGMCU IP is not under reset. 1: DBGMCU IP is under reset.'
    bit_offset: 15
    bit_size: 1
fieldset/APB0SMENR:
  description: APB0SMENR register.
  fields:
  - name: TIM2SMEN
    description: 'TIM2 bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: TIM2 bus clock disabled in Sleep mode - 1: TIM2 bus clock enabled in Sleep mode (if enabled in TIM2EN).'
    bit_offset: 0
    bit_size: 1
  - name: TIM16SMEN
    description: 'TIM16 bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: TIM16 bus clock disabled in Sleep mode - 1: TIM16 bus clock enabled in Sleep mode (if enabled in TIM16EN).'
    bit_offset: 1
    bit_size: 1
  - name: SYSCFGSMEN
    description: 'SYSCFG bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: SYSCFG bus clock disabled in Sleep mode - 1: SYSCFG bus clock enabled in Sleep mode (if enabled in SYSCFGEN).'
    bit_offset: 8
    bit_size: 1
  - name: LCDCSMEN
    description: 'LCDC bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: LCDC bus clock disabled in Sleep mode - 1: LCDC bus clock enabled in Sleep mode (if enabled in LCDCEN).'
    bit_offset: 9
    bit_size: 1
  - name: COMPSMEN
    description: 'COMP bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: COMP bus clock disabled in Sleep mode - 1: COMP bus clock enabled in Sleep mode (if enabled in COMPEN).'
    bit_offset: 10
    bit_size: 1
  - name: DACSMEN
    description: 'DAC bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: DAC bus clock disabled in Sleep mode - 1: DAC bus clock enabled in Sleep mode (if enabled in DACEN).'
    bit_offset: 11
    bit_size: 1
  - name: RTCSMEN
    description: 'RTC bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: RTC bus clock disabled in Sleep mode - 1: RTC bus clock enabled in Sleep mode (if enabled in RTCEN).'
    bit_offset: 12
    bit_size: 1
  - name: LCSCSMEN
    description: 'LCSC bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: LCSC bus clock disabled in Sleep mode - 1: LCSC bus clock enabled in Sleep mode (if enabled in LCSCEN).'
    bit_offset: 13
    bit_size: 1
  - name: WDGSMEN
    description: 'WDG clock enable during Sleep mode bit This bit is set and reset by software. - 0: WDG clock disabled in Sleep mode - 1: WDG clock enabled in Sleep mode (if enabled in WDGEN).'
    bit_offset: 14
    bit_size: 1
  - name: DBGMCUSMEN
    description: 'DBGMCU clock enable during Sleep mode bit This bit is set and reset by software. - 0: DBGMCU clock disabled in Sleep mode - 1: DBGMCU clock enabled in Sleep mode (if enabled in DBGMCUEN).'
    bit_offset: 15
    bit_size: 1
fieldset/APB1ENR:
  description: APB1ENR register.
  fields:
  - name: SPI1EN
    description: 'SPI1 clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 0
    bit_size: 1
  - name: ADCDIGEN
    description: 'AUXADC clock enable for Aux-ADC digital clock Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 4
    bit_size: 1
  - name: ADCANAEN
    description: 'ADC clock enable for Aux-ADC analog clock Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 5
    bit_size: 1
  - name: LPUARTEN
    description: 'LPUART clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 8
    bit_size: 1
  - name: USARTEN
    description: 'USART clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 10
    bit_size: 1
  - name: SPI3EN
    description: 'SPI3 clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 14
    bit_size: 1
  - name: I2C1EN
    description: 'I2C1 clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 21
    bit_size: 1
  - name: I2C2EN
    description: 'I2C2 clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 23
    bit_size: 1
fieldset/APB1RSTR:
  description: APB1RSTR register.
  fields:
  - name: SPI1RST
    description: 'SPI1 reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 0
    bit_size: 1
  - name: ADCRST
    description: 'ADC reset for Aux-ADC IP Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 4
    bit_size: 1
  - name: LPUARTRST
    description: 'LPUART reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 8
    bit_size: 1
  - name: USARTRST
    description: 'USART reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 10
    bit_size: 1
  - name: SPI3RST
    description: 'SPI3 reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 14
    bit_size: 1
  - name: I2C1RST
    description: 'I2C1 reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 21
    bit_size: 1
  - name: I2C2RST
    description: 'I2C2 reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 23
    bit_size: 1
fieldset/APB1SMENR:
  description: APB1SMENR register.
  fields:
  - name: SPI1SMEN
    description: 'SPI1 bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: SPI1 bus clock disabled in Sleep mode - 1: SPI1 bus clock enabled in Sleep mode (if enabled in SPI1EN).'
    bit_offset: 0
    bit_size: 1
  - name: ADCDIGSMEN
    description: 'ADCDIG bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: ADCDIG bus clock disabled in Sleep mode - 1: ADCDIG bus clock enabled in Sleep mode (if enabled by ADCDIGEN).'
    bit_offset: 4
    bit_size: 1
  - name: LPUARTSMEN
    description: 'LPUART bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: LPUART bus clock disabled in Sleep mode - 1: LPUART bus clock enabled in Sleep mode (if enabled in LPUARTEN).'
    bit_offset: 8
    bit_size: 1
  - name: USARTSMEN
    description: 'USART bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: USART bus clock disabled in Sleep mode - 1: USART bus clock enabled in Sleep mode (if enabled in USARTEN).'
    bit_offset: 10
    bit_size: 1
  - name: SPI3SMEN
    description: 'SPI3 bus clock enable during Sleep mode bit This bit is set and reset by software. - 0: SPI3 bus clock disabled in Sleep mode - 1: SPI3 bus clock enabled in Sleep mode (if enabled in SPI3EN).'
    bit_offset: 14
    bit_size: 1
  - name: I2C1SMEN
    description: 'I2C1 clock enable during Sleep mode bit This bit is set and reset by software. - 0: I2C1 clock disabled in Sleep mode - 1: I2C1 clock enabled in Sleep mode (if enabled in I2C1EN).'
    bit_offset: 21
    bit_size: 1
  - name: I2C2SMEN
    description: 'I2C2 clock enable during Sleep mode bit This bit is set and reset by software. - 0: I2C2 clock disabled in Sleep mode - 1: I2C2 clock enabled in Sleep mode (if enabled in I2C2EN).'
    bit_offset: 23
    bit_size: 1
fieldset/APB2ENR:
  description: APB2ENR register.
  fields:
  - name: MRSUBGEN
    description: 'MRSUBG clock enable. Note: when this bit is ''1'', it must prevent clk_sys different from 16, 32, 64. If the configured clock is lower than 16MHz (1, 2, 4 or 8 MHz) or equal to 24MHz, clk_sys must be 16MHz 0: clock disable 1: clock enable.'
    bit_offset: 0
    bit_size: 1
  - name: LPAWUREN
    description: 'Bubble clock enable Set and enable by software. 0: clock disable 1: clock enable.'
    bit_offset: 3
    bit_size: 1
fieldset/APB2RSTR:
  description: APB2RSTR register.
  fields:
  - name: MRSUBGRST
    description: 'Radio MRSUBG reset. Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 0
    bit_size: 1
  - name: LPAWURRST
    description: 'Bubble reset Set and reset by software. 0: IP is not under reset. 1: IP is under reset.'
    bit_offset: 3
    bit_size: 1
fieldset/CFGR:
  description: CFGR register.
  fields:
  - name: HSESEL
    description: 'Clock source selection request: 0: HSI clock source is requested (default) 1: HSE clock source is requested.'
    bit_offset: 1
    bit_size: 1
  - name: STOPHSI
    description: 'Stop HSI clock source request 0: HSI is enabled (default) 1: disable HSI is requested.'
    bit_offset: 2
    bit_size: 1
  - name: HSESEL_STATUS
    description: 'Clock source selection Status 0: HSI clock source is selected 1: HSE clock source is selected Mirror the actual system clock source, depending on clock switching mechanism and limitations.'
    bit_offset: 3
    bit_size: 1
  - name: CLKSYSDIV
    description: 'system clock frequency selection request 000: div1 (HSI 64M / HSE 48M) 001: div2 (HSI 32M / HSE 24M) 010: div4/div3 (HSI/HSE) (16M) 011: div8/div6 (HSI/HSE) (8M) * 100: div16/div12 (HSI/HSE) (4M) * 101: div32/div24 (HSI/HSE) (2M) * 110: div64/div48 (HSI/HSE) (1M) * Note: behavior depends on depending on CFGR.HSESEL and (*) APB2ENR.MRSUBGEN or LPAWUREN register.'
    bit_offset: 5
    bit_size: 3
  - name: CLKSYSDIV_STATUS
    description: 'system clock frequency selection status 000: div1 (HSI 64M / HSE 48M) 001: div2 (HSI 32M / HSE 24M) 010: div4/div3 (HSI/HSE) (16M) 011: div8/div6 (HSI/HSE) (8M) 100: div16/div12 (HSI/HSE) (4M) 101: div32/div24 (HSI/HSE) (2M) 110: div64/div48 (HSI/HSE) (1M) Note: behavior depends on depending on CFGR.HSESEL and APB2ENR.MRSUBGEN register.'
    bit_offset: 8
    bit_size: 3
  - name: SMPSDIV
    description: 'SMPS clock prescaling factor to generate 4MHz or 8MHz 0: SMPS clock 8MHz (default ) 1: SMPS clock 4MHz.'
    bit_offset: 12
    bit_size: 1
  - name: LPUCLKSEL
    description: 'LPUCLKSEL: Selection of LPUART clock 0: 16 MHz peripheral clock (default) 1: LSE clock (Mandatory in LPUART deepstop mode).'
    bit_offset: 13
    bit_size: 1
  - name: CLKSLOWSEL
    description: 'slow clock source selection Set by software to select the clock source. This is no glitch free mechanism Reset source only for this field: PORESETn 00: ''0'' (default) 01: LSE oscillator clock used as slow clock 10: LSI oscillator clock used as slow clock 11:HSI_64M divided by 2048 used as slow clock.'
    bit_offset: 15
    bit_size: 2
  - name: IOBOOSTEN
    description: 'IOBOOSTEN: IO BOOSTER enable 0: IO BOOSTER block is disabled 1: IO BOOSTER block is enabled.'
    bit_offset: 17
    bit_size: 1
  - name: LCOEN
    description: 'LCOEN: LCO enable on PA10 also in deepstop. 0: LCO output on PA10 is disabled 1: LCO output on PA10 is enabled.'
    bit_offset: 19
    bit_size: 1
  - name: SPI3I2SCLKSEL
    description: 'SPI3I2SCLKSEL: Selection of I2S clock for SPI3 IP. 00: 32 MHz peripheral clock (default) 01: 16 MHz peripheral clock 10: CLK_SYS 11: CLK_SYS Note: the I2S clock frequency must be higher or equal to the system clock (configured through RCC_CFGR.CLKSYSDIV[2:0] bit field).'
    bit_offset: 22
    bit_size: 2
  - name: LCOSEL
    description: 'Low speed Configurable Clock Output Selection. Set and reset by software. Glitches propagation possible. Reset source only for this field: PORESETn 00: LCO output disabled, no clock on LCO 01: not used 10: internal 32 KHz (LSI) oscillator clock selected 11: external 32 KHz (LSE) oscillator clock selected.'
    bit_offset: 24
    bit_size: 2
  - name: MCOSEL
    description: 'Main Configurable Clock Output Selection. Set and reset by software. Glitches propagation possible. 000: MCO output disabled, no clock on MCO 001: system clock selected 010: na 011: internal RC 64 MHz (HSI) oscillator clock selected 100: external oscillator (HSE) clock selected 101: internal RC 64 MHz (HSI) oscillator divided by 2048 and used as slow clock selected 110: SMPS clock selected 111: AUX ADC ANA clock selected.'
    bit_offset: 26
    bit_size: 3
  - name: CCOPRE
    description: 'Configurable Clock Output Prescaler. Set and reset by software. Glitches propagation if CCOPRE is modified after CCO output is enabled. 000: CCO clock is divided by 1 001: CCO clock is divided by 2 010: CCO clock is divided by 4 011: CCO clock is divided by 8 100: CCO clock is divided by 16 101: CCO clock is divided by 32 Others: not used.'
    bit_offset: 29
    bit_size: 3
fieldset/CIER:
  description: CIER register.
  fields:
  - name: LSIRDYIE
    description: 'LSI Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by internal RC 32 kHz oscillator stabilization. 0: LSI ready interrupt disabled 1: LSI ready interrupt enabled.'
    bit_offset: 0
    bit_size: 1
  - name: LSERDYIE
    description: 'LSE Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the external 32 kHz oscillator stabilization. 0: LSE ready interrupt disabled 1: LSE ready interrupt enabled.'
    bit_offset: 1
    bit_size: 1
  - name: HSIRDYIE
    description: 'HSI Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the internal RC 64MHz oscillator stabilization. 0: HSI ready interrupt disabled 1: HSI ready interrupt enabled.'
    bit_offset: 3
    bit_size: 1
  - name: HSERDYIE
    description: 'HSE Ready Interrupt Enable Set and reset by software to enable/disable interrupt caused by the external HSE oscillator stabilization. 0: HSE ready interrupt disabled 1: HSE ready interrupt enabled.'
    bit_offset: 4
    bit_size: 1
  - name: HSIPLLRDYIE
    description: 'HSI PLL Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL locked on HSE. 0: HSI PLL ready interrupt disabled 1: HSI PLL ready interrupt enabled.'
    bit_offset: 5
    bit_size: 1
  - name: HSIPLLUNLOCKDETIE
    description: 'HSIPLLUNLOCKDETIE: HSI PLL unlock detection Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL unlock. 0: HSI PLL unlock detection interrupt disabled 1: HSI PLL unlock detection interrupt enabled.'
    bit_offset: 6
    bit_size: 1
  - name: RTCRSTIE
    description: 'RTCRSTIE: RTC reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the RTC reset end. 0: HSI PLL unlock detection interrupt disabled 1: HSI PLL unlock detection interrupt enabled.'
    bit_offset: 7
    bit_size: 1
  - name: WDGRSTIE
    description: 'WDGRSTIE: Watchdog reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the watchdog reset end. 0: interrupt disabled 1: interrupt enabled.'
    bit_offset: 8
    bit_size: 1
  - name: LPURSTIE
    description: 'LPURSTIE: LPUART reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the LPUART reset end. 0: interrupt disabled 1: interrupt enabled.'
    bit_offset: 9
    bit_size: 1
  - name: LCDRSTIE
    description: 'LCDRSTIE: LCD reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the LCD reset end. 0: interrupt disabled 1: interrupt enabled.'
    bit_offset: 10
    bit_size: 1
  - name: LCSCRSTIE
    description: 'LCSCRSTIE: LCSC reset release interrupt enable. 0: LCSC reset release interrupt is disabled. 1: LCSC reset release interrupt is enabled.'
    bit_offset: 13
    bit_size: 1
fieldset/CIFR:
  description: CIFR register.
  fields:
  - name: LSIRDYIF
    description: 'LSI Ready Interrupt flag Set by hardware when LSI clock becomes stable. 0: No clock ready interrupt caused by the internal RC 32 KHz oscillator 1: Clock ready interrupt caused by the internal RC 32 kHz oscillator.'
    bit_offset: 0
    bit_size: 1
  - name: LSERDYIF
    description: 'LSE Ready Interrupt Flag. Set by hardware when LSE clock becomes stable. 0: No clock ready interrupt caused by the LSE oscillator 1: Clock ready interrupt caused by the LSE oscillator.'
    bit_offset: 1
    bit_size: 1
  - name: HSIRDYIF
    description: 'HSI Ready Interrupt Flag. Set by hardware when HSI becomes stable. 0: No clock ready interrupt caused by the HSI oscillator 1: Clock ready interrupt caused by the HSI oscillator.'
    bit_offset: 3
    bit_size: 1
  - name: HSERDYIF
    description: 'HSE Ready Interrupt Flag. Set by hardware when HSE becomes stable. 0: No clock ready interrupt caused by the HSE oscillator 1: Clock ready interrupt caused by the HSE oscillator.'
    bit_offset: 4
    bit_size: 1
  - name: HSIPLLRDYIF
    description: 'HSI PLL Ready Interrupt Flag. Set by hardware when HSI PLL 64MHz becomes stable. 0: No clock ready interrupt caused by the HSI PLL64 MHz oscillator 1: Clock ready interrupt caused by the HSI PLL64 MHz oscillator.'
    bit_offset: 5
    bit_size: 1
  - name: HSIPLLUNLOCKDETIF
    description: 'HSIPLLUNLOCKDETIF: HSI PLL unlock detection Interrupt Flag.'
    bit_offset: 6
    bit_size: 1
  - name: RTCRSTIF
    description: RTC reset end Interrupt Flag. Raised when reset is released on 32kHz clock.
    bit_offset: 7
    bit_size: 1
  - name: WDGRSTIF
    description: WDG reset end Interrupt Flag. Raised when reset is released on 32kHz clock.
    bit_offset: 8
    bit_size: 1
  - name: LPURSTIF
    description: LPUART reset end Interrupt Flag. Raised when reset is released on 32kHz clock.
    bit_offset: 9
    bit_size: 1
  - name: LCDRSTIF
    description: LCD reset end Interrupt Flag. Raised when reset is released on 32kHz clock.
    bit_offset: 10
    bit_size: 1
  - name: LCSCRSTIF
    description: LCSC reset end Interrupt Flag. Raised when reset is released on 32kHz clock.
    bit_offset: 13
    bit_size: 1
fieldset/CR:
  description: CR register.
  fields:
  - name: LSION
    description: 'Internal Low Speed oscillator enable Set and reset by software. Reset source only for this field: PORESETn 0: LSI RC oscillator OFF 1: LSI RC oscillator ON.'
    bit_offset: 2
    bit_size: 1
  - name: LSIRDY
    description: 'Internal Low Speed oscillator Ready Set and reset by hardware to indicate when the Low Speed Internal RC oscillator is stable. Reset source only for this field: PORESETn 0: LSI RC oscillator not ready 1: LSI RC oscillator ready.'
    bit_offset: 3
    bit_size: 1
  - name: LSEON
    description: 'External Low Speed Clock enable. Set and reset by software. Reset source only for this field: PORESETn 0: LSE oscillator OFF 1: LSE oscillator ON Note that enablng this bit, the configuration of PB12 and PB13 will be bypassed (whatever DFTMUX or AF selection).'
    bit_offset: 4
    bit_size: 1
  - name: LSERDY
    description: 'External Low Speed Clock ready flag. Set by hardware to indicate that LSE oscillator is stable. 0: LSE oscillator not ready 1: LSE oscillator ready.'
    bit_offset: 5
    bit_size: 1
  - name: LSEBYP
    description: 'External Low Speed Clock bypass. Set and reset by software. Reset source only for this field: PORESETn 0: LSE oscillator bypass OFF 1: LSE oscillator bypass ON Note that enablng this bit, the configuration of PB13 will be bypassed (whatever DFTMUX or AF selection).'
    bit_offset: 6
    bit_size: 1
  - name: LOCKDET_NSTOP
    description: Lock detector Nstop value When start_stop signal is high; a counter is incremented every 16 MHz clock cycle. When the counter reaches (NSTOP+1) x 64 value, the lock_det signal is set high indicating that the PLL is locked. As soon as the start_stop signal is low the counter is reset to 0.
    bit_offset: 7
    bit_size: 3
  - name: HSIRDY
    description: 'Internal High Speed clock ready flag. Set by hardware to indicate that internal RC 64MHz oscillator is stable. This bit is activated only if the RC is enabled by HSION (it is not activated if the RC is enabled by an IP request). 0: internal RC 64 MHz oscillator not ready 1: internal RC 64 MHz oscillator ready.'
    bit_offset: 10
    bit_size: 1
  - name: HSEPLLBUFON
    description: 'External High Speed Clock Buffer for PLL RF enable. Set and reset by software. 0: HSE PLL Buffer OFF 1: HSE PLL Buffer ON (default).'
    bit_offset: 12
    bit_size: 1
  - name: HSIPLLON
    description: 'Internal High Speed Clock PLL enable 0: PLL is OFF 1: PLL is ON.'
    bit_offset: 13
    bit_size: 1
  - name: HSIPLLRDY
    description: 'Internal High Speed Clock PLL ready flag. 0: PLL is unlocked 1: PLL is locked.'
    bit_offset: 14
    bit_size: 1
  - name: FMRAT
    description: 'Force MRSUBG accurate clock ready status (for debug purpose) 0: no effect 1: active_transmission is force to ''1'' whatever the HSIPLLRDY/HSE status.'
    bit_offset: 15
    bit_size: 1
  - name: HSEON
    description: 'External High Speed Clock enable. Set and reset by software. in low power mode, HSE is turned off. HSE is turned ON only when RFSUBG LDO is Ready 0: HSE oscillator OFF 1: HSE oscillator ON.'
    bit_offset: 16
    bit_size: 1
  - name: HSERDY
    description: 'External High Speed Clock ready flag. Set by hardware to indicate that HSE oscillator is stable. 0: HSE oscillator not ready 1: HSE oscillator ready.'
    bit_offset: 17
    bit_size: 1
fieldset/CSCMDR:
  description: CSCMDR register.
  fields:
  - name: REQUEST
    description: 'Request for system clock switching Cleared by hardware when system clock frequency switch is done 0: To cancel an ongiong request - still possible until IRQ assertion 1: To update the system clock frequency.'
    bit_offset: 0
    bit_size: 1
  - name: CLKSYSDIV_REQ
    description: 'system clock frequency selection request 000: div1 (HSI 64M / HSE) (48M) 001: div2 (HSI 32M / HSE (24M*) 010: div4/div3 (HSI/HSE) (16M) 011: div8/div6 (HSI/HSE) (8M) * 100: div16/div12 (HSI/HSE) (4M) * 101: div32/div24 (HSI/HSE) (2M) * 110: div64/div48 (HSI/HSE) (1M) * Note: behavior depends on depending on CFGR.HSESEL and (*) APB2ENR.MRSUBGEN or LPAWUREN.'
    bit_offset: 1
    bit_size: 3
  - name: STATUS
    description: 'Status of clock switch sequence 00: IDLE no switch requested 01: ONGOING clock frequency switch is ongoing 10: DONE clock frequency switch done 11: Reserved.'
    bit_offset: 4
    bit_size: 2
  - name: EOFSEQ_IE
    description: 'End of sequence Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the clock system switch. 0: End of sequence interrupt disabled 1: End of sequence interrupt enabled.'
    bit_offset: 6
    bit_size: 1
  - name: EOFSEQ_IRQ
    description: 'End of Sequence flag Set by hardware when clock system swtich is ended 0: No end of sequence event occured 1: End of sequece event occured.'
    bit_offset: 7
    bit_size: 1
fieldset/CSR:
  description: CSR register.
  fields:
  - name: RMVF
    description: 'Remove reset flag Set by software to clear the value of the reset flags. It auto clears by HW after clearing reason flags 0: Nothing done 1: Reset the value of the reset flags.'
    bit_offset: 23
    bit_size: 1
  - name: PADRSTF
    description: 'SYSTEM reset flag Reset by software by writing the RMVF bit. Set by hardware when a reset from pad occurs. 0: No reset from pad occurred 1: Reset from pad occurred.'
    bit_offset: 26
    bit_size: 1
  - name: PORRSTF
    description: 'POWER reset flag Reset by software by writing the RMVF bit. Set by hardware when a power reset occurs from LPMURESET block. 0: No POWER reset occurred 1: POWER reset occurred.'
    bit_offset: 27
    bit_size: 1
  - name: SFTRSTF
    description: 'Software reset flag Reset by software by writing the RMVF bit. Set by hardware when a software reset occurs. 0: No software reset occurred 1: Software reset occurred.'
    bit_offset: 28
    bit_size: 1
  - name: WDGRSTF
    description: 'Watchdog reset flag Reset by software by writing the RMVF bit. Set by hardware when a watchdog reset from V33 domain occurs. 0: No watchdog reset occurred 1: Watchdog reset occurred.'
    bit_offset: 29
    bit_size: 1
  - name: LOCKUPRSTF
    description: 'LOCK UP reset flag from CM0 Reset by software by writing the RMVF bit. Set by hardware from unrecoverable exception CPU. It reset V12i domain, FLASH controller and peripherals. 0: No lockup reset occurred 1: lockup reset occurred.'
    bit_offset: 30
    bit_size: 1
fieldset/CSSWCR:
  description: CSSWCR register.
  fields:
  - name: LSISWTRIMEN
    description: 'Low Speed oscillator trimming by SW enable Set and reset by software. Reset source only for this field: PORESETn 0: LSI oscillator Bias trimming by SW disabled 1: LSI oscillator Bias trimming by SW enabled.'
    bit_offset: 0
    bit_size: 1
  - name: LSISWBW
    description: 'Low Speed Internal clock trimming value to set by SW Reset source only for this field: PORESETn.'
    bit_offset: 1
    bit_size: 4
  - name: LSEDRV
    description: 'Maximum Crystal gm for Low Speed External XO (to connect to XTDRV of 32kHz LSE XO => into IO V33?) to amplify drinving capacity modulation Set by software. Reset source only for this field: PORESETn 00: 0.0, low drive capability 01: 0.1, medium low drive capability 10: 1.0, medium high drive capability 11: 1.1, highdrive capability.'
    bit_offset: 5
    bit_size: 2
  - name: HSISWTRIMEN
    description: 'High Speed oscillator trimming by SW enable Set and reset by software. 0: HSI oscillator Bias trimming by SW disabled 1: HSI oscillator Bias trimming by SW enabled.'
    bit_offset: 23
    bit_size: 1
  - name: HSITRIMSW
    description: High Speed Internal clock trimming value to set by SW.
    bit_offset: 24
    bit_size: 6
fieldset/DBGR:
  description: DBGR register.
  fields:
  - name: DBGHSIOFF
    description: 'used for debug or test 0: No effect (default) 1: HSI forced off.'
    bit_offset: 19
    bit_size: 1
  - name: DBGBYPHSI
    description: 'used for debug mode with HSI bypassed by HSE 0: No effect (default) 1: HSI bypassed HSE.'
    bit_offset: 20
    bit_size: 1
  - name: DBGXOEXT
    description: 'used for debug mode with HSE bypassed by FXTAL_IN clock and ZIV12 output used. 0: No effect (default) 1: HSE bypassed by FXTAL_IN clock and ZIV12 output used.'
    bit_offset: 21
    bit_size: 1
  - name: FORCEXO48MREADY
    description: 'FORCEXO48MREADY Force XO48M Ready input signal This bit is for debug and force the XO48M ready input, in order to bypass XO48M comparators. 0: No effect (default) 1: Force XOREADY=1.'
    bit_offset: 22
    bit_size: 1
fieldset/ICSCR:
  description: ICSCR register.
  fields:
  - name: LSITRIMEN
    description: 'Low Speed oscillator trimming enable Set and reset by software. Reset source only for this field: PORESETn 0: LSI oscillator Bias trimming disabled 1: LSI oscillator Bias trimming enabled.'
    bit_offset: 0
    bit_size: 1
  - name: LSITRIMOK
    description: 'LSITRIMOK: Low Speed oscillator trimming OK Set and reset by hardware to indicate when the Low Speed Internal RC oscillator has reached an optimal trimming of its bias current; this bit is only valid when LSITRIMEN is active. 0: LSI Bias trimming (LSIBW) is not good 1: LSI Bias trimming (LSIBW) value is OK.'
    bit_offset: 1
    bit_size: 1
  - name: LSIBW
    description: Trimming in test mode The value stored is the correspondent Engi Byte and represents the actual value driving the input of the hardware macro. This value is loaded soon after the completion of the Option Byte Loading procedure. This field is directly writeable only in Test Mode.
    bit_offset: 2
    bit_size: 4
  - name: HSITRIMOFFSET
    description: 'ICSCR[18:16] = HSITRIMOFFSET[2:0]: High Speed oscillator signed trimming offset 000: 0 (+ 0 MHz / default) 001: 1 (-0.5 MHz) 010: 2 (-1MHz) 011: 3 (-1.5 MHz) 100: -1 (+2 MHz) 101: -2 (+1.5MHz) 110: -3 (+1 MHz) 111: -4 (+0.5 MHz).'
    bit_offset: 16
    bit_size: 3
  - name: HSITRIM
    description: High Speed Internal clock trimming. This value is loaded soon after the completion of the Option Byte Loading procedure. When max value 0x3f is set, HSI is less than 64MHz.
    bit_offset: 24
    bit_size: 6
fieldset/KRMR:
  description: KRMR register.
  fields:
  - name: KRM_EN
    description: 'KRM_EN: Variable rate multiplier Enable Reset source only for this field: PORESETn 0: KRM is disabled (default) 1: KRM is enabled.'
    bit_offset: 0
    bit_size: 1
  - name: KRM
    description: 'KRM[4:0] :SMPS clock dividing Ratio (CLK_SPMS_KRM frequency= CLK_ROOT frequency (depending on RCC_CFGR.HSESEL) divided by KRM when KRMEN=1) Reset source only for this field: PORESETn - 0x00 to 0x08: SMPS clock frequency equals CLK_ROOT/8 (8.00 MHz / 6.00 MHz) - 0x09: SMPS clock frequency equals CLK_ROOT/9 (7.11 MHz / 5.33 MHz) - 0x0A: SMPS clock frequency equals CLK_ROOT/10 (6.40 MHz / 4.80 MHz) - 0x0B: SMPS clock frequency equals CLK_ROOT/11 (5.82 MHz / 4.36 MHz) - 0x0C: SMPS clock frequency equals CLK_ROOT/12 (5.33 MHz / 4.00 MHz) - 0x0D: SMPS clock frequency equals CLK_ROOT/13 (4.92 MHz / 3.69 MHz) - 0x0E: SMPS clock frequency equals CLK_ROOT/14 (4.57 MHz / 3.43 MHz) - 0x0F: SMPS clock frequency equals CLK_ROOT/15 (4.27 MHz / 3.20 MHz) - 0x10: SMPS clock frequency equals CLK_ROOT/16 (4.00 MHz / 3.00 MHz) - 0x1x: Reserved Note: SMPS clock frequency must be selected in a range [4-8] MHz (depending on RCC_KRMR.KRM and RCC_CFGR.HSESEL).'
    bit_offset: 1
    bit_size: 5
fieldset/RFHSECR:
  description: RFHSECR register.
  fields:
  - name: XOTUNE
    description: RF-HSE capacitor bank tuning Set by option byte loading soon after Power On Reset.
    bit_offset: 0
    bit_size: 6
  - name: AMPLREADY
    description: RF-HSE Amplitude Control Ready output.
    bit_offset: 6
    bit_size: 1
fieldset/RFSWHSECR:
  description: RFSWHSECR register.
  fields:
  - name: GMC
    description: 'GMC[6:5]: High speed external XO current control reference 00: 10 uA 01: 20 uA 1x: 40 uA GMC[4:0]: High speed external XO current control multiplying factor IcoreHSE= GMC[4:0] * GMC[6:5] Example: GMC[6:0]=0x1111001 -> IcoreHSE=25*40uA / Default 3F: IcoreHSE= 10uA x 31 = 310uA Note: this value is set only by software.'
    bit_offset: 0
    bit_size: 7
  - name: SWXOTUNEEN
    description: RF-HSE capacitor bank tuning by SW enable Set by software.
    bit_offset: 7
    bit_size: 1
  - name: SWXOTUNE
    description: RF-HSE capacitor bank tuning value by SW Set by software.
    bit_offset: 8
    bit_size: 6
  - name: ISTARTUP
    description: RF-HSE Startup current Set by software Default value 2.
    bit_offset: 14
    bit_size: 2
  - name: AMPLTHRESH
    description: RF-HSE Amplitude Control threshold Set by software Default value 0.
    bit_offset: 16
    bit_size: 3
