<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>PMVIDSR</reg_short_name>
      <reg_long_name>VMID Sample Register</reg_long_name>
        <reg_condition otherwise="RES0">when ARMv8.2-PCSample is implemented and EL2 is implemented</reg_condition>
      
  <reg_address
      external_access="True"
    mem_map_access="True"
      power_domain="Core"
  >
    <reg_component>PMU</reg_component>
    <reg_offset><hexnumber>0x20C</hexnumber></reg_offset>
    <reg_instance>PMVIDSR</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_level>When IsCorePowered(), !DoubleLockStatus() and !OSLockStatus()</reg_access_level>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
        
        <reg_access_state>
            <reg_access_type>ERROR</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value>

      </reg_reset_value>
      <reg_mappings>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Contains the sampled VMID value that is captured on reading <register_link state="ext" id="ext-pmpcsr.xml">PMPCSR</register_link>[31:0].</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>Performance Monitors registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <note><para>Before Armv8.2, the PC Sample-based Profiling Extension can be implemented in the external debug register space, as indicated by the value of <register_link state="ext" id="ext-eddevid.xml">EDDEVID</register_link>.PCSample.</para></note>
      </configuration_text>

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>PMVIDSR is a 32-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="32">
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="0_31_16"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>31</field_msb>
          <field_lsb>16</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="VMID[15:8]_15_8_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           reserved_type="RES0"
        >
          <field_name>VMID[15:8]</field_name>
          <field_msb>15</field_msb>
          <field_lsb>8</field_lsb>
           <field_range>15:8</field_range>
          <field_description order="before">
          
  <para>Extension to VMID[7:0]. See VMID[7:0] for more details.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
        
    
      <field_reset reset_type="Cold">
        
      <field_reset_standard_text>AU</field_reset_standard_text>
  
      </field_reset>
  
</field_resets>
            <fields_condition>When ARMv8.1-VMID16 is implemented</fields_condition>
      </field>
        <field
           id="0_15_8_2"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>15</field_msb>
          <field_lsb>8</field_lsb>
           <field_range>15:8</field_range>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="VMID_7_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>VMID</field_name>
          <field_msb>7</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>VMID sample. The VMID associated with the most recent <register_link state="ext" id="ext-pmpcsr.xml">PMPCSR</register_link> sample. When the most recent <register_link state="ext" id="ext-pmpcsr.xml">PMPCSR</register_link> sample was generated:</para>
<list type="unordered">
<listitem><content>This field is set to an <arm-defined-word>UNKNOWN</arm-defined-word> value if any of the following apply:<list type="unordered">
<listitem><content>EL2 is disabled in the current Security state.</content>
</listitem><listitem><content>The PE is executing at EL2.</content>
</listitem><listitem><content>EL2 is enabled in the current Security state, the PE is executing at EL0, EL2 is using AArch64, HCR_EL2.E2H == 1, and HCR_EL2.TGE == 1.</content>
</listitem></list>
</content>
</listitem><listitem><content>Otherwise:<list type="unordered">
<listitem><content>If EL2 is using AArch64 and either <xref browsertext="ARMv8.1-VMID16" filename="A_armv8_architecture_extensions.fm" linkend="v8.1.VMID16"></xref> is not implemented or <register_link state="AArch64" id="AArch64-vtcr_el2.xml">VTCR_EL2</register_link>.VS is 1, this field is set to <register_link state="AArch64" id="AArch64-vttbr_el2.xml">VTTBR_EL2</register_link>.VMID.</content>
</listitem><listitem><content>If EL2 is using AArch64, <xref browsertext="ARMv8.1-VMID16" filename="A_armv8_architecture_extensions.fm" linkend="v8.1.VMID16"></xref> is implemented, and <register_link state="AArch64" id="AArch64-vtcr_el2.xml">VTCR_EL2</register_link>.VS is 0, PMVIDSR.VMID[7:0] is set to <register_link state="AArch64" id="AArch64-vttbr_el2.xml">VTTBR_EL2</register_link>.VMID[7:0] and PMVIDSR.VMID[15:8] is <arm-defined-word>RES0</arm-defined-word>.</content>
</listitem><listitem><content>If EL2 is using AArch32, this field is set to <register_link state="AArch32" id="AArch32-vttbr.xml">VTTBR</register_link>.VMID.</content>
</listitem></list>
</content>
</listitem></list>
<para>Because the value written to PMVIDR is an indirect read of the VMID value, it is <arm-defined-word>CONSTRAINED UNPREDICTABLE</arm-defined-word> whether PMVIDSR is set to the original or new value if <register_link state="ext" id="ext-pmpcsr.xml">PMPCSR</register_link> samples:</para>
<list type="unordered">
<listitem><content>An instruction that writes to the VMID value.</content>
</listitem><listitem><content>The next Context synchronization event.</content>
</listitem><listitem><content>Any instruction executed between these two instructions.</content>
</listitem></list>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
        
    
      <field_reset reset_type="Cold">
        
      <field_reset_standard_text>AU</field_reset_standard_text>
  
      </field_reset>
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="32">
      
        <fieldat id="0_31_16" msb="31" lsb="16"/>
        <fieldat id="VMID[15:8]_15_8_1" msb="15" lsb="8"/>
        <fieldat id="VMID_7_0" msb="7" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  
    
      <access_permission_text>
        <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> extensions to external debug might make the value of this register <arm-defined-word>UNKNOWN</arm-defined-word>, see <xref browsertext="'Permitted behavior that might make the PC Sample-based profiling registers UNKNOWN' in the Arm&#174; Architecture Reference Manual, Armv8, for Armv8-A architecture profile" filename="H_the_sample_based_profiling__" linkend="BABCBGEF"/></para>
      </access_permission_text>


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>