

================================================================
== Vitis HLS Report for 'compute_mac'
================================================================
* Date:           Fri Mar 28 16:44:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       93|       93|  0.465 us|  0.465 us|   93|   93|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp_cmp_mac_cplocal  |       31|       31|        25|          1|          1|     8|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 28 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 3 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/awq_macro.cpp:235]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%qscale_7_val132_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_7_val132" [src/awq_macro.cpp:226]   --->   Operation 30 'read' 'qscale_7_val132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%qscale_6_val123_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_6_val123" [src/awq_macro.cpp:226]   --->   Operation 31 'read' 'qscale_6_val123_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%qscale_5_val115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_5_val115" [src/awq_macro.cpp:226]   --->   Operation 32 'read' 'qscale_5_val115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%qscale_4_val106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_4_val106" [src/awq_macro.cpp:226]   --->   Operation 33 'read' 'qscale_4_val106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%qscale_3_val98_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_3_val98" [src/awq_macro.cpp:226]   --->   Operation 34 'read' 'qscale_3_val98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%qscale_2_val89_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_2_val89" [src/awq_macro.cpp:226]   --->   Operation 35 'read' 'qscale_2_val89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%qscale_1_val81_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_1_val81" [src/awq_macro.cpp:226]   --->   Operation 36 'read' 'qscale_1_val81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%qscale_0_val72_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_0_val72" [src/awq_macro.cpp:226]   --->   Operation 37 'read' 'qscale_0_val72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%qzeros_7_val64_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_7_val64" [src/awq_macro.cpp:226]   --->   Operation 38 'read' 'qzeros_7_val64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%qzeros_6_val56_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_6_val56" [src/awq_macro.cpp:226]   --->   Operation 39 'read' 'qzeros_6_val56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%qzeros_5_val48_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_5_val48" [src/awq_macro.cpp:226]   --->   Operation 40 'read' 'qzeros_5_val48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%qzeros_4_val40_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_4_val40" [src/awq_macro.cpp:226]   --->   Operation 41 'read' 'qzeros_4_val40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%qzeros_3_val32_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_3_val32" [src/awq_macro.cpp:226]   --->   Operation 42 'read' 'qzeros_3_val32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%qzeros_2_val24_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_2_val24" [src/awq_macro.cpp:226]   --->   Operation 43 'read' 'qzeros_2_val24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%qzeros_1_val16_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_1_val16" [src/awq_macro.cpp:226]   --->   Operation 44 'read' 'qzeros_1_val16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%qzeros_0_val8_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_0_val8" [src/awq_macro.cpp:226]   --->   Operation 45 'read' 'qzeros_0_val8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.00ns)   --->   "%tmp_6 = call i256 @compute_mac_sub, i32 %xi_s_0_0, i32 %mro_s_0_0, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 46 'call' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 47 [2/2] (0.00ns)   --->   "%tmp_7 = call i256 @compute_mac_sub, i32 %xi_s_0_01, i32 %mro_s_0_08, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 47 'call' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 48 [2/2] (0.00ns)   --->   "%tmp_10 = call i256 @compute_mac_sub, i32 %xi_s_0_02, i32 %mro_s_0_09, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 48 'call' 'tmp_10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 49 [2/2] (0.00ns)   --->   "%tmp_11 = call i256 @compute_mac_sub, i32 %xi_s_0_03, i32 %mro_s_0_010, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 49 'call' 'tmp_11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 50 [2/2] (0.00ns)   --->   "%tmp_12 = call i256 @compute_mac_sub, i32 %xi_s_0_04, i32 %mro_s_0_011, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 50 'call' 'tmp_12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 51 [2/2] (0.00ns)   --->   "%tmp_13 = call i256 @compute_mac_sub, i32 %xi_s_0_05, i32 %mro_s_0_012, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 51 'call' 'tmp_13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 52 [2/2] (0.00ns)   --->   "%tmp_14 = call i256 @compute_mac_sub, i32 %xi_s_0_06, i32 %mro_s_0_013, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 52 'call' 'tmp_14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%tmp_15 = call i256 @compute_mac_sub, i32 %xi_s_0_07, i32 %mro_s_0_014, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 53 'call' 'tmp_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln235 = store i4 0, i4 %j" [src/awq_macro.cpp:235]   --->   Operation 54 'store' 'store_ln235' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_014, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (0.00ns)   --->   "%tmp_6 = call i256 @compute_mac_sub, i32 %xi_s_0_0, i32 %mro_s_0_0, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 71 'call' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%pout_temp = extractvalue i256 %tmp_6" [src/awq_macro.cpp:232]   --->   Operation 72 'extractvalue' 'pout_temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%pout_temp_1 = extractvalue i256 %tmp_6" [src/awq_macro.cpp:232]   --->   Operation 73 'extractvalue' 'pout_temp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%pout_temp_2 = extractvalue i256 %tmp_6" [src/awq_macro.cpp:232]   --->   Operation 74 'extractvalue' 'pout_temp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%pout_temp_3 = extractvalue i256 %tmp_6" [src/awq_macro.cpp:232]   --->   Operation 75 'extractvalue' 'pout_temp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%pout_temp_4 = extractvalue i256 %tmp_6" [src/awq_macro.cpp:232]   --->   Operation 76 'extractvalue' 'pout_temp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%pout_temp_5 = extractvalue i256 %tmp_6" [src/awq_macro.cpp:232]   --->   Operation 77 'extractvalue' 'pout_temp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%pout_temp_6 = extractvalue i256 %tmp_6" [src/awq_macro.cpp:232]   --->   Operation 78 'extractvalue' 'pout_temp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%pout_temp_7 = extractvalue i256 %tmp_6" [src/awq_macro.cpp:232]   --->   Operation 79 'extractvalue' 'pout_temp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (0.00ns)   --->   "%tmp_7 = call i256 @compute_mac_sub, i32 %xi_s_0_01, i32 %mro_s_0_08, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 80 'call' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%pout_temp_8 = extractvalue i256 %tmp_7" [src/awq_macro.cpp:232]   --->   Operation 81 'extractvalue' 'pout_temp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%pout_temp_9 = extractvalue i256 %tmp_7" [src/awq_macro.cpp:232]   --->   Operation 82 'extractvalue' 'pout_temp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%pout_temp_10 = extractvalue i256 %tmp_7" [src/awq_macro.cpp:232]   --->   Operation 83 'extractvalue' 'pout_temp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%pout_temp_11 = extractvalue i256 %tmp_7" [src/awq_macro.cpp:232]   --->   Operation 84 'extractvalue' 'pout_temp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%pout_temp_12 = extractvalue i256 %tmp_7" [src/awq_macro.cpp:232]   --->   Operation 85 'extractvalue' 'pout_temp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%pout_temp_13 = extractvalue i256 %tmp_7" [src/awq_macro.cpp:232]   --->   Operation 86 'extractvalue' 'pout_temp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%pout_temp_14 = extractvalue i256 %tmp_7" [src/awq_macro.cpp:232]   --->   Operation 87 'extractvalue' 'pout_temp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%pout_temp_15 = extractvalue i256 %tmp_7" [src/awq_macro.cpp:232]   --->   Operation 88 'extractvalue' 'pout_temp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (0.00ns)   --->   "%tmp_10 = call i256 @compute_mac_sub, i32 %xi_s_0_02, i32 %mro_s_0_09, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 89 'call' 'tmp_10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%pout_temp_16 = extractvalue i256 %tmp_10" [src/awq_macro.cpp:232]   --->   Operation 90 'extractvalue' 'pout_temp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%pout_temp_17 = extractvalue i256 %tmp_10" [src/awq_macro.cpp:232]   --->   Operation 91 'extractvalue' 'pout_temp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%pout_temp_18 = extractvalue i256 %tmp_10" [src/awq_macro.cpp:232]   --->   Operation 92 'extractvalue' 'pout_temp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%pout_temp_19 = extractvalue i256 %tmp_10" [src/awq_macro.cpp:232]   --->   Operation 93 'extractvalue' 'pout_temp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%pout_temp_20 = extractvalue i256 %tmp_10" [src/awq_macro.cpp:232]   --->   Operation 94 'extractvalue' 'pout_temp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%pout_temp_21 = extractvalue i256 %tmp_10" [src/awq_macro.cpp:232]   --->   Operation 95 'extractvalue' 'pout_temp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%pout_temp_22 = extractvalue i256 %tmp_10" [src/awq_macro.cpp:232]   --->   Operation 96 'extractvalue' 'pout_temp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%pout_temp_23 = extractvalue i256 %tmp_10" [src/awq_macro.cpp:232]   --->   Operation 97 'extractvalue' 'pout_temp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (0.00ns)   --->   "%tmp_11 = call i256 @compute_mac_sub, i32 %xi_s_0_03, i32 %mro_s_0_010, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 98 'call' 'tmp_11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%pout_temp_24 = extractvalue i256 %tmp_11" [src/awq_macro.cpp:232]   --->   Operation 99 'extractvalue' 'pout_temp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%pout_temp_25 = extractvalue i256 %tmp_11" [src/awq_macro.cpp:232]   --->   Operation 100 'extractvalue' 'pout_temp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%pout_temp_26 = extractvalue i256 %tmp_11" [src/awq_macro.cpp:232]   --->   Operation 101 'extractvalue' 'pout_temp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%pout_temp_27 = extractvalue i256 %tmp_11" [src/awq_macro.cpp:232]   --->   Operation 102 'extractvalue' 'pout_temp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%pout_temp_28 = extractvalue i256 %tmp_11" [src/awq_macro.cpp:232]   --->   Operation 103 'extractvalue' 'pout_temp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%pout_temp_29 = extractvalue i256 %tmp_11" [src/awq_macro.cpp:232]   --->   Operation 104 'extractvalue' 'pout_temp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%pout_temp_30 = extractvalue i256 %tmp_11" [src/awq_macro.cpp:232]   --->   Operation 105 'extractvalue' 'pout_temp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%pout_temp_31 = extractvalue i256 %tmp_11" [src/awq_macro.cpp:232]   --->   Operation 106 'extractvalue' 'pout_temp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (0.00ns)   --->   "%tmp_12 = call i256 @compute_mac_sub, i32 %xi_s_0_04, i32 %mro_s_0_011, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 107 'call' 'tmp_12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%pout_temp_32 = extractvalue i256 %tmp_12" [src/awq_macro.cpp:232]   --->   Operation 108 'extractvalue' 'pout_temp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%pout_temp_33 = extractvalue i256 %tmp_12" [src/awq_macro.cpp:232]   --->   Operation 109 'extractvalue' 'pout_temp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%pout_temp_34 = extractvalue i256 %tmp_12" [src/awq_macro.cpp:232]   --->   Operation 110 'extractvalue' 'pout_temp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%pout_temp_35 = extractvalue i256 %tmp_12" [src/awq_macro.cpp:232]   --->   Operation 111 'extractvalue' 'pout_temp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%pout_temp_36 = extractvalue i256 %tmp_12" [src/awq_macro.cpp:232]   --->   Operation 112 'extractvalue' 'pout_temp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%pout_temp_37 = extractvalue i256 %tmp_12" [src/awq_macro.cpp:232]   --->   Operation 113 'extractvalue' 'pout_temp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%pout_temp_38 = extractvalue i256 %tmp_12" [src/awq_macro.cpp:232]   --->   Operation 114 'extractvalue' 'pout_temp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%pout_temp_39 = extractvalue i256 %tmp_12" [src/awq_macro.cpp:232]   --->   Operation 115 'extractvalue' 'pout_temp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/2] (0.00ns)   --->   "%tmp_13 = call i256 @compute_mac_sub, i32 %xi_s_0_05, i32 %mro_s_0_012, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 116 'call' 'tmp_13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%pout_temp_40 = extractvalue i256 %tmp_13" [src/awq_macro.cpp:232]   --->   Operation 117 'extractvalue' 'pout_temp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%pout_temp_41 = extractvalue i256 %tmp_13" [src/awq_macro.cpp:232]   --->   Operation 118 'extractvalue' 'pout_temp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%pout_temp_42 = extractvalue i256 %tmp_13" [src/awq_macro.cpp:232]   --->   Operation 119 'extractvalue' 'pout_temp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%pout_temp_43 = extractvalue i256 %tmp_13" [src/awq_macro.cpp:232]   --->   Operation 120 'extractvalue' 'pout_temp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%pout_temp_44 = extractvalue i256 %tmp_13" [src/awq_macro.cpp:232]   --->   Operation 121 'extractvalue' 'pout_temp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%pout_temp_45 = extractvalue i256 %tmp_13" [src/awq_macro.cpp:232]   --->   Operation 122 'extractvalue' 'pout_temp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%pout_temp_46 = extractvalue i256 %tmp_13" [src/awq_macro.cpp:232]   --->   Operation 123 'extractvalue' 'pout_temp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%pout_temp_47 = extractvalue i256 %tmp_13" [src/awq_macro.cpp:232]   --->   Operation 124 'extractvalue' 'pout_temp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/2] (0.00ns)   --->   "%tmp_14 = call i256 @compute_mac_sub, i32 %xi_s_0_06, i32 %mro_s_0_013, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 125 'call' 'tmp_14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%pout_temp_48 = extractvalue i256 %tmp_14" [src/awq_macro.cpp:232]   --->   Operation 126 'extractvalue' 'pout_temp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%pout_temp_49 = extractvalue i256 %tmp_14" [src/awq_macro.cpp:232]   --->   Operation 127 'extractvalue' 'pout_temp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%pout_temp_50 = extractvalue i256 %tmp_14" [src/awq_macro.cpp:232]   --->   Operation 128 'extractvalue' 'pout_temp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%pout_temp_51 = extractvalue i256 %tmp_14" [src/awq_macro.cpp:232]   --->   Operation 129 'extractvalue' 'pout_temp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%pout_temp_52 = extractvalue i256 %tmp_14" [src/awq_macro.cpp:232]   --->   Operation 130 'extractvalue' 'pout_temp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%pout_temp_53 = extractvalue i256 %tmp_14" [src/awq_macro.cpp:232]   --->   Operation 131 'extractvalue' 'pout_temp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%pout_temp_54 = extractvalue i256 %tmp_14" [src/awq_macro.cpp:232]   --->   Operation 132 'extractvalue' 'pout_temp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%pout_temp_55 = extractvalue i256 %tmp_14" [src/awq_macro.cpp:232]   --->   Operation 133 'extractvalue' 'pout_temp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/2] (0.00ns)   --->   "%tmp_15 = call i256 @compute_mac_sub, i32 %xi_s_0_07, i32 %mro_s_0_014, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read" [src/awq_macro.cpp:232]   --->   Operation 134 'call' 'tmp_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%pout_temp_56 = extractvalue i256 %tmp_15" [src/awq_macro.cpp:232]   --->   Operation 135 'extractvalue' 'pout_temp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%pout_temp_57 = extractvalue i256 %tmp_15" [src/awq_macro.cpp:232]   --->   Operation 136 'extractvalue' 'pout_temp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%pout_temp_58 = extractvalue i256 %tmp_15" [src/awq_macro.cpp:232]   --->   Operation 137 'extractvalue' 'pout_temp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%pout_temp_59 = extractvalue i256 %tmp_15" [src/awq_macro.cpp:232]   --->   Operation 138 'extractvalue' 'pout_temp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%pout_temp_60 = extractvalue i256 %tmp_15" [src/awq_macro.cpp:232]   --->   Operation 139 'extractvalue' 'pout_temp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%pout_temp_61 = extractvalue i256 %tmp_15" [src/awq_macro.cpp:232]   --->   Operation 140 'extractvalue' 'pout_temp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%pout_temp_62 = extractvalue i256 %tmp_15" [src/awq_macro.cpp:232]   --->   Operation 141 'extractvalue' 'pout_temp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%pout_temp_63 = extractvalue i256 %tmp_15" [src/awq_macro.cpp:232]   --->   Operation 142 'extractvalue' 'pout_temp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln235 = br void %for.inc53" [src/awq_macro.cpp:235]   --->   Operation 143 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [src/awq_macro.cpp:235]   --->   Operation 144 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.79ns)   --->   "%icmp_ln235 = icmp_eq  i4 %j_1, i4 8" [src/awq_macro.cpp:235]   --->   Operation 145 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.79ns)   --->   "%add_ln235 = add i4 %j_1, i4 1" [src/awq_macro.cpp:235]   --->   Operation 146 'add' 'add_ln235' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %xcl_latency.for.inc53.0_begin, void %for.end55" [src/awq_macro.cpp:235]   --->   Operation 147 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i4 %j_1" [src/awq_macro.cpp:235]   --->   Operation 148 'trunc' 'trunc_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [src/awq_macro.cpp:235]   --->   Operation 149 'specregionbegin' 'rbegin2' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.72ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp, i3 1, i32 %pout_temp_1, i3 2, i32 %pout_temp_2, i3 3, i32 %pout_temp_3, i3 4, i32 %pout_temp_4, i3 5, i32 %pout_temp_5, i3 6, i32 %pout_temp_6, i3 7, i32 %pout_temp_7, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:251]   --->   Operation 150 'sparsemux' 'tmp' <Predicate = (!icmp_ln235)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.72ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_8, i3 1, i32 %pout_temp_9, i3 2, i32 %pout_temp_10, i3 3, i32 %pout_temp_11, i3 4, i32 %pout_temp_12, i3 5, i32 %pout_temp_13, i3 6, i32 %pout_temp_14, i3 7, i32 %pout_temp_15, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:251]   --->   Operation 151 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln235)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.72ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_16, i3 1, i32 %pout_temp_17, i3 2, i32 %pout_temp_18, i3 3, i32 %pout_temp_19, i3 4, i32 %pout_temp_20, i3 5, i32 %pout_temp_21, i3 6, i32 %pout_temp_22, i3 7, i32 %pout_temp_23, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:252]   --->   Operation 152 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln235)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.72ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_24, i3 1, i32 %pout_temp_25, i3 2, i32 %pout_temp_26, i3 3, i32 %pout_temp_27, i3 4, i32 %pout_temp_28, i3 5, i32 %pout_temp_29, i3 6, i32 %pout_temp_30, i3 7, i32 %pout_temp_31, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:252]   --->   Operation 153 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln235)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.72ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_32, i3 1, i32 %pout_temp_33, i3 2, i32 %pout_temp_34, i3 3, i32 %pout_temp_35, i3 4, i32 %pout_temp_36, i3 5, i32 %pout_temp_37, i3 6, i32 %pout_temp_38, i3 7, i32 %pout_temp_39, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:253]   --->   Operation 154 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln235)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.72ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_40, i3 1, i32 %pout_temp_41, i3 2, i32 %pout_temp_42, i3 3, i32 %pout_temp_43, i3 4, i32 %pout_temp_44, i3 5, i32 %pout_temp_45, i3 6, i32 %pout_temp_46, i3 7, i32 %pout_temp_47, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:253]   --->   Operation 155 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln235)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.72ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_48, i3 1, i32 %pout_temp_49, i3 2, i32 %pout_temp_50, i3 3, i32 %pout_temp_51, i3 4, i32 %pout_temp_52, i3 5, i32 %pout_temp_53, i3 6, i32 %pout_temp_54, i3 7, i32 %pout_temp_55, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:254]   --->   Operation 156 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln235)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.72ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_56, i3 1, i32 %pout_temp_57, i3 2, i32 %pout_temp_58, i3 3, i32 %pout_temp_59, i3 4, i32 %pout_temp_60, i3 5, i32 %pout_temp_61, i3 6, i32 %pout_temp_62, i3 7, i32 %pout_temp_63, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:254]   --->   Operation 157 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln235)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.67ns)   --->   "%switch_ln260 = switch i3 %trunc_ln235, void %arrayidx513.case.7, i3 0, void %arrayidx513.case.0, i3 1, void %arrayidx513.case.1, i3 2, void %arrayidx513.case.2, i3 3, void %arrayidx513.case.3, i3 4, void %arrayidx513.case.4, i3 5, void %arrayidx513.case.5, i3 6, void %arrayidx513.case.6" [src/awq_macro.cpp:260]   --->   Operation 158 'switch' 'switch_ln260' <Predicate = (!icmp_ln235)> <Delay = 0.67>
ST_3 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln235 = store i4 %add_ln235, i4 %j" [src/awq_macro.cpp:235]   --->   Operation 159 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.94>
ST_4 : Operation 160 [6/6] (2.94ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_8" [src/awq_macro.cpp:251]   --->   Operation 160 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [6/6] (2.94ns)   --->   "%add1 = fadd i32 %tmp_9, i32 %tmp_s" [src/awq_macro.cpp:252]   --->   Operation 161 'fadd' 'add1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [6/6] (2.94ns)   --->   "%add2 = fadd i32 %tmp_1, i32 %tmp_2" [src/awq_macro.cpp:253]   --->   Operation 162 'fadd' 'add2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [6/6] (2.94ns)   --->   "%add3 = fadd i32 %tmp_3, i32 %tmp_4" [src/awq_macro.cpp:254]   --->   Operation 163 'fadd' 'add3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.94>
ST_5 : Operation 164 [5/6] (2.94ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_8" [src/awq_macro.cpp:251]   --->   Operation 164 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [5/6] (2.94ns)   --->   "%add1 = fadd i32 %tmp_9, i32 %tmp_s" [src/awq_macro.cpp:252]   --->   Operation 165 'fadd' 'add1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [5/6] (2.94ns)   --->   "%add2 = fadd i32 %tmp_1, i32 %tmp_2" [src/awq_macro.cpp:253]   --->   Operation 166 'fadd' 'add2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [5/6] (2.94ns)   --->   "%add3 = fadd i32 %tmp_3, i32 %tmp_4" [src/awq_macro.cpp:254]   --->   Operation 167 'fadd' 'add3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.94>
ST_6 : Operation 168 [4/6] (2.94ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_8" [src/awq_macro.cpp:251]   --->   Operation 168 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [4/6] (2.94ns)   --->   "%add1 = fadd i32 %tmp_9, i32 %tmp_s" [src/awq_macro.cpp:252]   --->   Operation 169 'fadd' 'add1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [4/6] (2.94ns)   --->   "%add2 = fadd i32 %tmp_1, i32 %tmp_2" [src/awq_macro.cpp:253]   --->   Operation 170 'fadd' 'add2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [4/6] (2.94ns)   --->   "%add3 = fadd i32 %tmp_3, i32 %tmp_4" [src/awq_macro.cpp:254]   --->   Operation 171 'fadd' 'add3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.94>
ST_7 : Operation 172 [3/6] (2.94ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_8" [src/awq_macro.cpp:251]   --->   Operation 172 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [3/6] (2.94ns)   --->   "%add1 = fadd i32 %tmp_9, i32 %tmp_s" [src/awq_macro.cpp:252]   --->   Operation 173 'fadd' 'add1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [3/6] (2.94ns)   --->   "%add2 = fadd i32 %tmp_1, i32 %tmp_2" [src/awq_macro.cpp:253]   --->   Operation 174 'fadd' 'add2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [3/6] (2.94ns)   --->   "%add3 = fadd i32 %tmp_3, i32 %tmp_4" [src/awq_macro.cpp:254]   --->   Operation 175 'fadd' 'add3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.94>
ST_8 : Operation 176 [2/6] (2.94ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_8" [src/awq_macro.cpp:251]   --->   Operation 176 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [2/6] (2.94ns)   --->   "%add1 = fadd i32 %tmp_9, i32 %tmp_s" [src/awq_macro.cpp:252]   --->   Operation 177 'fadd' 'add1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [2/6] (2.94ns)   --->   "%add2 = fadd i32 %tmp_1, i32 %tmp_2" [src/awq_macro.cpp:253]   --->   Operation 178 'fadd' 'add2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [2/6] (2.94ns)   --->   "%add3 = fadd i32 %tmp_3, i32 %tmp_4" [src/awq_macro.cpp:254]   --->   Operation 179 'fadd' 'add3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.94>
ST_9 : Operation 180 [1/6] (2.94ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_8" [src/awq_macro.cpp:251]   --->   Operation 180 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/6] (2.94ns)   --->   "%add1 = fadd i32 %tmp_9, i32 %tmp_s" [src/awq_macro.cpp:252]   --->   Operation 181 'fadd' 'add1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/6] (2.94ns)   --->   "%add2 = fadd i32 %tmp_1, i32 %tmp_2" [src/awq_macro.cpp:253]   --->   Operation 182 'fadd' 'add2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/6] (2.94ns)   --->   "%add3 = fadd i32 %tmp_3, i32 %tmp_4" [src/awq_macro.cpp:254]   --->   Operation 183 'fadd' 'add3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.94>
ST_10 : Operation 184 [6/6] (2.94ns)   --->   "%add4 = fadd i32 %add, i32 %add1" [src/awq_macro.cpp:256]   --->   Operation 184 'fadd' 'add4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [6/6] (2.94ns)   --->   "%add5 = fadd i32 %add2, i32 %add3" [src/awq_macro.cpp:257]   --->   Operation 185 'fadd' 'add5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.94>
ST_11 : Operation 186 [5/6] (2.94ns)   --->   "%add4 = fadd i32 %add, i32 %add1" [src/awq_macro.cpp:256]   --->   Operation 186 'fadd' 'add4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [5/6] (2.94ns)   --->   "%add5 = fadd i32 %add2, i32 %add3" [src/awq_macro.cpp:257]   --->   Operation 187 'fadd' 'add5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.94>
ST_12 : Operation 188 [4/6] (2.94ns)   --->   "%add4 = fadd i32 %add, i32 %add1" [src/awq_macro.cpp:256]   --->   Operation 188 'fadd' 'add4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [4/6] (2.94ns)   --->   "%add5 = fadd i32 %add2, i32 %add3" [src/awq_macro.cpp:257]   --->   Operation 189 'fadd' 'add5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.94>
ST_13 : Operation 190 [3/6] (2.94ns)   --->   "%add4 = fadd i32 %add, i32 %add1" [src/awq_macro.cpp:256]   --->   Operation 190 'fadd' 'add4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [3/6] (2.94ns)   --->   "%add5 = fadd i32 %add2, i32 %add3" [src/awq_macro.cpp:257]   --->   Operation 191 'fadd' 'add5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.94>
ST_14 : Operation 192 [2/6] (2.94ns)   --->   "%add4 = fadd i32 %add, i32 %add1" [src/awq_macro.cpp:256]   --->   Operation 192 'fadd' 'add4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [2/6] (2.94ns)   --->   "%add5 = fadd i32 %add2, i32 %add3" [src/awq_macro.cpp:257]   --->   Operation 193 'fadd' 'add5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.94>
ST_15 : Operation 194 [1/6] (2.94ns)   --->   "%add4 = fadd i32 %add, i32 %add1" [src/awq_macro.cpp:256]   --->   Operation 194 'fadd' 'add4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/6] (2.94ns)   --->   "%add5 = fadd i32 %add2, i32 %add3" [src/awq_macro.cpp:257]   --->   Operation 195 'fadd' 'add5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.94>
ST_16 : Operation 196 [6/6] (2.94ns)   --->   "%final_sum = fadd i32 %add4, i32 %add5" [src/awq_macro.cpp:259]   --->   Operation 196 'fadd' 'final_sum' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.94>
ST_17 : Operation 197 [5/6] (2.94ns)   --->   "%final_sum = fadd i32 %add4, i32 %add5" [src/awq_macro.cpp:259]   --->   Operation 197 'fadd' 'final_sum' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.94>
ST_18 : Operation 198 [4/6] (2.94ns)   --->   "%final_sum = fadd i32 %add4, i32 %add5" [src/awq_macro.cpp:259]   --->   Operation 198 'fadd' 'final_sum' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.94>
ST_19 : Operation 199 [3/6] (2.94ns)   --->   "%final_sum = fadd i32 %add4, i32 %add5" [src/awq_macro.cpp:259]   --->   Operation 199 'fadd' 'final_sum' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.94>
ST_20 : Operation 200 [2/6] (2.94ns)   --->   "%final_sum = fadd i32 %add4, i32 %add5" [src/awq_macro.cpp:259]   --->   Operation 200 'fadd' 'final_sum' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.94>
ST_21 : Operation 201 [1/6] (2.94ns)   --->   "%final_sum = fadd i32 %add4, i32 %add5" [src/awq_macro.cpp:259]   --->   Operation 201 'fadd' 'final_sum' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%pout_local_0_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_0" [src/awq_macro.cpp:260]   --->   Operation 202 'read' 'pout_local_0_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%pout_local_1_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_1" [src/awq_macro.cpp:260]   --->   Operation 203 'read' 'pout_local_1_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%pout_local_2_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_2" [src/awq_macro.cpp:260]   --->   Operation 204 'read' 'pout_local_2_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%pout_local_3_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_3" [src/awq_macro.cpp:260]   --->   Operation 205 'read' 'pout_local_3_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%pout_local_4_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_4" [src/awq_macro.cpp:260]   --->   Operation 206 'read' 'pout_local_4_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%pout_local_5_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_5" [src/awq_macro.cpp:260]   --->   Operation 207 'read' 'pout_local_5_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%pout_local_6_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_6" [src/awq_macro.cpp:260]   --->   Operation 208 'read' 'pout_local_6_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%pout_local_7_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_7" [src/awq_macro.cpp:260]   --->   Operation 209 'read' 'pout_local_7_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.72ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_local_0_read, i3 1, i32 %pout_local_1_read, i3 2, i32 %pout_local_2_read, i3 3, i32 %pout_local_3_read, i3 4, i32 %pout_local_4_read, i3 5, i32 %pout_local_5_read, i3 6, i32 %pout_local_6_read, i3 7, i32 %pout_local_7_read, i32 <undef>, i3 %trunc_ln235" [src/awq_macro.cpp:260]   --->   Operation 210 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.94>
ST_22 : Operation 211 [6/6] (2.94ns)   --->   "%add7 = fadd i32 %tmp_5, i32 %final_sum" [src/awq_macro.cpp:260]   --->   Operation 211 'fadd' 'add7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.94>
ST_23 : Operation 212 [5/6] (2.94ns)   --->   "%add7 = fadd i32 %tmp_5, i32 %final_sum" [src/awq_macro.cpp:260]   --->   Operation 212 'fadd' 'add7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.94>
ST_24 : Operation 213 [4/6] (2.94ns)   --->   "%add7 = fadd i32 %tmp_5, i32 %final_sum" [src/awq_macro.cpp:260]   --->   Operation 213 'fadd' 'add7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.94>
ST_25 : Operation 214 [3/6] (2.94ns)   --->   "%add7 = fadd i32 %tmp_5, i32 %final_sum" [src/awq_macro.cpp:260]   --->   Operation 214 'fadd' 'add7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.94>
ST_26 : Operation 215 [2/6] (2.94ns)   --->   "%add7 = fadd i32 %tmp_5, i32 %final_sum" [src/awq_macro.cpp:260]   --->   Operation 215 'fadd' 'add7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.94>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%specpipeline_ln236 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:236]   --->   Operation 216 'specpipeline' 'specpipeline_ln236' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/awq_macro.cpp:235]   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln235' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/awq_macro.cpp:235]   --->   Operation 218 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 219 [1/6] (2.94ns)   --->   "%add7 = fadd i32 %tmp_5, i32 %final_sum" [src/awq_macro.cpp:260]   --->   Operation 219 'fadd' 'add7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_6, i32 %add7" [src/awq_macro.cpp:260]   --->   Operation 220 'write' 'write_ln260' <Predicate = (trunc_ln235 == 6)> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln260 = br void %xcl_latency.for.inc53.0_end" [src/awq_macro.cpp:260]   --->   Operation 221 'br' 'br_ln260' <Predicate = (trunc_ln235 == 6)> <Delay = 0.00>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_5, i32 %add7" [src/awq_macro.cpp:260]   --->   Operation 222 'write' 'write_ln260' <Predicate = (trunc_ln235 == 5)> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln260 = br void %xcl_latency.for.inc53.0_end" [src/awq_macro.cpp:260]   --->   Operation 223 'br' 'br_ln260' <Predicate = (trunc_ln235 == 5)> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_4, i32 %add7" [src/awq_macro.cpp:260]   --->   Operation 224 'write' 'write_ln260' <Predicate = (trunc_ln235 == 4)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln260 = br void %xcl_latency.for.inc53.0_end" [src/awq_macro.cpp:260]   --->   Operation 225 'br' 'br_ln260' <Predicate = (trunc_ln235 == 4)> <Delay = 0.00>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_3, i32 %add7" [src/awq_macro.cpp:260]   --->   Operation 226 'write' 'write_ln260' <Predicate = (trunc_ln235 == 3)> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln260 = br void %xcl_latency.for.inc53.0_end" [src/awq_macro.cpp:260]   --->   Operation 227 'br' 'br_ln260' <Predicate = (trunc_ln235 == 3)> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_2, i32 %add7" [src/awq_macro.cpp:260]   --->   Operation 228 'write' 'write_ln260' <Predicate = (trunc_ln235 == 2)> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln260 = br void %xcl_latency.for.inc53.0_end" [src/awq_macro.cpp:260]   --->   Operation 229 'br' 'br_ln260' <Predicate = (trunc_ln235 == 2)> <Delay = 0.00>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_1, i32 %add7" [src/awq_macro.cpp:260]   --->   Operation 230 'write' 'write_ln260' <Predicate = (trunc_ln235 == 1)> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln260 = br void %xcl_latency.for.inc53.0_end" [src/awq_macro.cpp:260]   --->   Operation 231 'br' 'br_ln260' <Predicate = (trunc_ln235 == 1)> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_0, i32 %add7" [src/awq_macro.cpp:260]   --->   Operation 232 'write' 'write_ln260' <Predicate = (trunc_ln235 == 0)> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln260 = br void %xcl_latency.for.inc53.0_end" [src/awq_macro.cpp:260]   --->   Operation 233 'br' 'br_ln260' <Predicate = (trunc_ln235 == 0)> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (0.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_7, i32 %add7" [src/awq_macro.cpp:260]   --->   Operation 234 'write' 'write_ln260' <Predicate = (trunc_ln235 == 7)> <Delay = 0.00>
ST_27 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln260 = br void %xcl_latency.for.inc53.0_end" [src/awq_macro.cpp:260]   --->   Operation 235 'br' 'br_ln260' <Predicate = (trunc_ln235 == 7)> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%speclatency_ln237 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 2, void @empty_8" [src/awq_macro.cpp:237]   --->   Operation 236 'speclatency' 'speclatency_ln237' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2" [src/awq_macro.cpp:261]   --->   Operation 237 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln235 = br void %for.inc53" [src/awq_macro.cpp:235]   --->   Operation 238 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>

State 28 <SV = 3> <Delay = 0.42>
ST_28 : Operation 239 [1/1] (0.42ns)   --->   "%ret_ln262 = ret" [src/awq_macro.cpp:262]   --->   Operation 239 'ret' 'ret_ln262' <Predicate = true> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 4 bit ('j', src/awq_macro.cpp:235) [41]  (0.000 ns)
	'store' operation 0 bit ('store_ln235', src/awq_macro.cpp:235) of constant 0 on local variable 'j', src/awq_macro.cpp:235 [146]  (0.427 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.224ns
The critical path consists of the following:
	'load' operation 4 bit ('j', src/awq_macro.cpp:235) on local variable 'j', src/awq_macro.cpp:235 [149]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln235', src/awq_macro.cpp:235) [150]  (0.797 ns)
	'store' operation 0 bit ('store_ln235', src/awq_macro.cpp:235) of variable 'add_ln235', src/awq_macro.cpp:235 on local variable 'j', src/awq_macro.cpp:235 [212]  (0.427 ns)

 <State 4>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/awq_macro.cpp:251) [161]  (2.948 ns)

 <State 5>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/awq_macro.cpp:251) [161]  (2.948 ns)

 <State 6>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/awq_macro.cpp:251) [161]  (2.948 ns)

 <State 7>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/awq_macro.cpp:251) [161]  (2.948 ns)

 <State 8>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/awq_macro.cpp:251) [161]  (2.948 ns)

 <State 9>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/awq_macro.cpp:251) [161]  (2.948 ns)

 <State 10>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add4', src/awq_macro.cpp:256) [171]  (2.948 ns)

 <State 11>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add4', src/awq_macro.cpp:256) [171]  (2.948 ns)

 <State 12>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add4', src/awq_macro.cpp:256) [171]  (2.948 ns)

 <State 13>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add4', src/awq_macro.cpp:256) [171]  (2.948 ns)

 <State 14>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add4', src/awq_macro.cpp:256) [171]  (2.948 ns)

 <State 15>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add4', src/awq_macro.cpp:256) [171]  (2.948 ns)

 <State 16>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('final_sum', src/awq_macro.cpp:259) [173]  (2.948 ns)

 <State 17>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('final_sum', src/awq_macro.cpp:259) [173]  (2.948 ns)

 <State 18>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('final_sum', src/awq_macro.cpp:259) [173]  (2.948 ns)

 <State 19>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('final_sum', src/awq_macro.cpp:259) [173]  (2.948 ns)

 <State 20>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('final_sum', src/awq_macro.cpp:259) [173]  (2.948 ns)

 <State 21>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('final_sum', src/awq_macro.cpp:259) [173]  (2.948 ns)

 <State 22>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7', src/awq_macro.cpp:260) [183]  (2.948 ns)

 <State 23>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7', src/awq_macro.cpp:260) [183]  (2.948 ns)

 <State 24>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7', src/awq_macro.cpp:260) [183]  (2.948 ns)

 <State 25>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7', src/awq_macro.cpp:260) [183]  (2.948 ns)

 <State 26>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7', src/awq_macro.cpp:260) [183]  (2.948 ns)

 <State 27>: 2.948ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7', src/awq_macro.cpp:260) [183]  (2.948 ns)
	wire write operation ('write_ln260', src/awq_macro.cpp:260) on port 'pout_local_6' (src/awq_macro.cpp:260) [186]  (0.000 ns)

 <State 28>: 0.427ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
