// Seed: 3958843544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout logic [7:0] id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_14 = -1;
  assign id_10 = id_12[1==-1];
  tri id_15 = -1'h0;
endmodule
module module_0 #(
    parameter id_20 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    module_1,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22
);
  inout wire id_22;
  input wire id_21;
  inout wire _id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout logic [7:0] id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_22,
      id_9,
      id_4,
      id_22,
      id_6,
      id_8,
      id_22,
      id_18,
      id_15,
      id_13,
      id_3
  );
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13[-1<id_20] = 1;
endmodule
