Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/jonnyTest/colector/main_isim_beh.exe -prj C:/Users/jonnyTest/colector/main_beh.prj work.main 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/jonnyTest/colector/pack.vhd" into library work
Parsing VHDL file "C:/Users/jonnyTest/colector/FFJK.vhd" into library work
Parsing VHDL file "C:/Users/jonnyTest/colector/suma.vhd" into library work
Parsing VHDL file "C:/Users/jonnyTest/colector/Reg.vhd" into library work
Parsing VHDL file "C:/Users/jonnyTest/colector/clock.vhd" into library work
Parsing VHDL file "C:/Users/jonnyTest/colector/main.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package pack
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture retardo of entity vclk [vclk_default]
Compiling architecture prosjk of entity FFJK [ffjk_default]
Compiling architecture behavioral of entity Reg [reg_default]
Compiling architecture behavioral of entity suma [suma_default]
Compiling architecture acum of entity main
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/jonnyTest/colector/main_isim_beh.exe
Fuse Memory Usage: 33340 KB
Fuse CPU Usage: 826 ms
