========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 85357059	w_miss: 2378291	w_miss_rate: 2.786285%
r_access: 214638370	r_miss: 8791800	r_miss_rate: 4.096099%
t_access: 299995429	t_miss: 11170091	t_miss_rate: 3.723420%
Read_Latency: 749416710	Write_Latency: 284610669
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 11153490	w_miss: 10731199	w_miss_rate: 96.213822%
r_access: 11170091	r_miss: 11170091	r_miss_rate: 100.000000%
t_access: 22323581	t_miss: 21901290	t_miss_rate: 98.108319%
Cache info :
w_access: 10731198	w_miss: 1	w_miss_rate: 0.000009%
r_access: 11170091	r_miss: 29331	r_miss_rate: 0.262585%
t_access: 21901289	t_miss: 29332	t_miss_rate: 0.133928%
Buffer Latency:
ReadLatency: 0	WriteLatency: 3378328
STTRAM Latency:
ReadLatency: 101645397	WriteLatency: 139505612
Total Latency:
ReadLatency: 101645397	WriteLatency: 142883940
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 29332	r_miss: 253	r_miss_rate: 0.862539%
t_access: 29332	t_miss: 253	t_miss_rate: 0.862539%
Read_Latency: 752275	Write_Latency: 0
========== End of L3 ==========

