#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1340bd0 .scope module, "SPI" "SPI" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "button0"
    .port_info 1 /INPUT 1 "switch0"
    .port_info 2 /INPUT 1 "switch1"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /OUTPUT 8 "parOut"
o0x7f5bcc1e9018 .functor BUFZ 1, C4<z>; HiZ drive
v0x136c440_0 .net "Clk", 0 0, o0x7f5bcc1e9018;  0 drivers
o0x7f5bcc1e90d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x136c590_0 .net "button0", 0 0, o0x7f5bcc1e90d8;  0 drivers
v0x136c680_0 .net "conditioned0", 0 0, v0x1369cb0_0;  1 drivers
v0x136c780_0 .net "conditioned1", 0 0, v0x136a810_0;  1 drivers
v0x136c820_0 .net "conditioned2", 0 0, v0x136b330_0;  1 drivers
v0x136c910_0 .net "negativeedge0", 0 0, v0x1369e60_0;  1 drivers
v0x136ca00_0 .net "negativeedge1", 0 0, v0x136a970_0;  1 drivers
v0x136caa0_0 .net "negativeedge2", 0 0, v0x136b4b0_0;  1 drivers
v0x136cb40_0 .net "parOut", 7 0, L_0x136d240;  1 drivers
v0x136cca0_0 .net "positiveedge0", 0 0, v0x136a030_0;  1 drivers
v0x136cd70_0 .net "positiveedge1", 0 0, v0x136ab40_0;  1 drivers
v0x136ce40_0 .net "positiveedge2", 0 0, v0x136b680_0;  1 drivers
v0x136cee0_0 .net "serialDataOut", 0 0, L_0x136d150;  1 drivers
o0x7f5bcc1e9318 .functor BUFZ 1, C4<z>; HiZ drive
v0x136cf80_0 .net "switch0", 0 0, o0x7f5bcc1e9318;  0 drivers
o0x7f5bcc1e9558 .functor BUFZ 1, C4<z>; HiZ drive
v0x136d050_0 .net "switch1", 0 0, o0x7f5bcc1e9558;  0 drivers
S_0x134e9e0 .scope module, "incond0" "inputconditioner" 2 14, 3 8 0, S_0x1340bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "conditioned"
    .port_info 1 /OUTPUT 1 "positiveedge"
    .port_info 2 /OUTPUT 1 "negativeedge"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "noisysignal"
P_0x134b8b0 .param/l "counterwidth" 0 3 17, +C4<00000000000000000000000000000011>;
P_0x134b8f0 .param/l "waittime" 0 3 18, +C4<00000000000000000000000000000011>;
v0x1340980_0 .net "clk", 0 0, o0x7f5bcc1e9018;  alias, 0 drivers
v0x1369cb0_0 .var "conditioned", 0 0;
v0x1369d70_0 .var "counter", 2 0;
v0x1369e60_0 .var "negativeedge", 0 0;
v0x1369f20_0 .net "noisysignal", 0 0, o0x7f5bcc1e90d8;  alias, 0 drivers
v0x136a030_0 .var "positiveedge", 0 0;
v0x136a0f0_0 .var "synchronizer0", 0 0;
v0x136a1b0_0 .var "synchronizer1", 0 0;
E_0x1348390 .event posedge, v0x1340980_0;
S_0x136a310 .scope module, "incond1" "inputconditioner" 2 15, 3 8 0, S_0x1340bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "conditioned"
    .port_info 1 /OUTPUT 1 "positiveedge"
    .port_info 2 /OUTPUT 1 "negativeedge"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "noisysignal"
P_0x136a500 .param/l "counterwidth" 0 3 17, +C4<00000000000000000000000000000011>;
P_0x136a540 .param/l "waittime" 0 3 18, +C4<00000000000000000000000000000011>;
v0x136a770_0 .net "clk", 0 0, o0x7f5bcc1e9018;  alias, 0 drivers
v0x136a810_0 .var "conditioned", 0 0;
v0x136a8b0_0 .var "counter", 2 0;
v0x136a970_0 .var "negativeedge", 0 0;
v0x136aa30_0 .net "noisysignal", 0 0, o0x7f5bcc1e9318;  alias, 0 drivers
v0x136ab40_0 .var "positiveedge", 0 0;
v0x136ac00_0 .var "synchronizer0", 0 0;
v0x136acc0_0 .var "synchronizer1", 0 0;
S_0x136ae20 .scope module, "incond2" "inputconditioner" 2 16, 3 8 0, S_0x1340bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "conditioned"
    .port_info 1 /OUTPUT 1 "positiveedge"
    .port_info 2 /OUTPUT 1 "negativeedge"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "noisysignal"
P_0x136aff0 .param/l "counterwidth" 0 3 17, +C4<00000000000000000000000000000011>;
P_0x136b030 .param/l "waittime" 0 3 18, +C4<00000000000000000000000000000011>;
v0x136b240_0 .net "clk", 0 0, o0x7f5bcc1e9018;  alias, 0 drivers
v0x136b330_0 .var "conditioned", 0 0;
v0x136b3f0_0 .var "counter", 2 0;
v0x136b4b0_0 .var "negativeedge", 0 0;
v0x136b570_0 .net "noisysignal", 0 0, o0x7f5bcc1e9558;  alias, 0 drivers
v0x136b680_0 .var "positiveedge", 0 0;
v0x136b740_0 .var "synchronizer0", 0 0;
v0x136b800_0 .var "synchronizer1", 0 0;
S_0x136b960 .scope module, "shreg" "shiftregister" 2 18, 4 9 0, S_0x1340bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "parallelDataOut"
    .port_info 1 /OUTPUT 1 "serialDataOut"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "peripheralClkEdge"
    .port_info 4 /INPUT 1 "parallelLoad"
    .port_info 5 /INPUT 8 "parallelDataIn"
    .port_info 6 /INPUT 1 "serialDataIn"
P_0x136bb30 .param/l "width" 0 4 10, +C4<00000000000000000000000000001000>;
L_0x136d240 .functor BUFZ 8, v0x136c280_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x136bcc0_0 .net "clk", 0 0, o0x7f5bcc1e9018;  alias, 0 drivers
L_0x7f5bcc1a0018 .functor BUFT 1, C4<10100101>, C4<0>, C4<0>, C4<0>;
v0x136bd80_0 .net "parallelDataIn", 7 0, L_0x7f5bcc1a0018;  1 drivers
v0x136be60_0 .net "parallelDataOut", 7 0, L_0x136d240;  alias, 1 drivers
v0x136bf50_0 .net "parallelLoad", 0 0, v0x1369e60_0;  alias, 1 drivers
v0x136c020_0 .net "peripheralClkEdge", 0 0, v0x136b680_0;  alias, 1 drivers
v0x136c110_0 .net "serialDataIn", 0 0, v0x136a810_0;  alias, 1 drivers
v0x136c1e0_0 .net "serialDataOut", 0 0, L_0x136d150;  alias, 1 drivers
v0x136c280_0 .var "shiftregistermem", 7 0;
L_0x136d150 .part v0x136c280_0, 7, 1;
    .scope S_0x134e9e0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1369d70_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x134e9e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136a0f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x134e9e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136a1b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x134e9e0;
T_3 ;
    %wait E_0x1348390;
    %load/vec4 v0x136a030_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1369e60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1369e60_0, 0;
T_3.0 ;
    %load/vec4 v0x1369cb0_0;
    %load/vec4 v0x136a1b0_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1369d70_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1369d70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x136a1b0_0;
    %assign/vec4 v0x136a030_0, 0;
    %load/vec4 v0x136a1b0_0;
    %nor/r;
    %assign/vec4 v0x1369e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1369d70_0, 0;
    %load/vec4 v0x136a1b0_0;
    %assign/vec4 v0x1369cb0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x1369d70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1369d70_0, 0;
T_3.5 ;
T_3.3 ;
    %load/vec4 v0x1369f20_0;
    %assign/vec4 v0x136a0f0_0, 0;
    %load/vec4 v0x136a0f0_0;
    %assign/vec4 v0x136a1b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x136a310;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x136a8b0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x136a310;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136ac00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x136a310;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136acc0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x136a310;
T_7 ;
    %wait E_0x1348390;
    %load/vec4 v0x136ab40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x136a970_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136a970_0, 0;
T_7.0 ;
    %load/vec4 v0x136a810_0;
    %load/vec4 v0x136acc0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x136a8b0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x136a8b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x136acc0_0;
    %assign/vec4 v0x136ab40_0, 0;
    %load/vec4 v0x136acc0_0;
    %nor/r;
    %assign/vec4 v0x136a970_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x136a8b0_0, 0;
    %load/vec4 v0x136acc0_0;
    %assign/vec4 v0x136a810_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x136a8b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x136a8b0_0, 0;
T_7.5 ;
T_7.3 ;
    %load/vec4 v0x136aa30_0;
    %assign/vec4 v0x136ac00_0, 0;
    %load/vec4 v0x136ac00_0;
    %assign/vec4 v0x136acc0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x136ae20;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x136b3f0_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x136ae20;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136b740_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x136ae20;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136b800_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x136ae20;
T_11 ;
    %wait E_0x1348390;
    %load/vec4 v0x136b680_0;
    %flag_set/vec4 8;
    %load/vec4 v0x136b4b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136b4b0_0, 0;
T_11.0 ;
    %load/vec4 v0x136b330_0;
    %load/vec4 v0x136b800_0;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x136b3f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x136b3f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x136b800_0;
    %assign/vec4 v0x136b680_0, 0;
    %load/vec4 v0x136b800_0;
    %nor/r;
    %assign/vec4 v0x136b4b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x136b3f0_0, 0;
    %load/vec4 v0x136b800_0;
    %assign/vec4 v0x136b330_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x136b3f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x136b3f0_0, 0;
T_11.5 ;
T_11.3 ;
    %load/vec4 v0x136b570_0;
    %assign/vec4 v0x136b740_0, 0;
    %load/vec4 v0x136b740_0;
    %assign/vec4 v0x136b800_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x136b960;
T_12 ;
    %wait E_0x1348390;
    %load/vec4 v0x136c020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x136c280_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x136c110_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x136c280_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x136bf50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x136bd80_0;
    %assign/vec4 v0x136c280_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "midpoint.v";
    "inputconditioner.v";
    "shiftregister.v";
