Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@W: MO129 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Sequential instance o_output_data_1[0] is reduced to a combinational gate by constant propagation.

Available hyper_sources - for debug and ip models
	None Found

Warning: Found 64 combinational loops!
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[0]
1) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[0] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[0]
    input  pin next_fillup_state_10[31:0]/B[0]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[0]
    net        next_fillup_state_10[0]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[1]
2) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[1] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[1]
    input  pin next_fillup_state_10[31:0]/B[1]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[1]
    net        next_fillup_state_10[1]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[2]
3) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[2] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[2]
    input  pin next_fillup_state_10[31:0]/B[2]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[2]
    net        next_fillup_state_10[2]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[3]
4) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[3] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[3]
    input  pin next_fillup_state_10[31:0]/B[3]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[3]
    net        next_fillup_state_10[3]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[4]
5) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[4] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[4]
    input  pin next_fillup_state_10[31:0]/B[4]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[4]
    net        next_fillup_state_10[4]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[5]
6) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[5] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[5]
    input  pin next_fillup_state_10[31:0]/B[5]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[5]
    net        next_fillup_state_10[5]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[6]
7) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[6] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[6]
    input  pin next_fillup_state_10[31:0]/B[6]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[6]
    net        next_fillup_state_10[6]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[7]
8) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[7] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[7]
    input  pin next_fillup_state_10[31:0]/B[7]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[7]
    net        next_fillup_state_10[7]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[8]
9) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[8] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[8]
    input  pin next_fillup_state_10[31:0]/B[8]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[8]
    net        next_fillup_state_10[8]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[9]
10) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[9] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[9]
    input  pin next_fillup_state_10[31:0]/B[9]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[9]
    net        next_fillup_state_10[9]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[10]
11) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[10] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[10]
    input  pin next_fillup_state_10[31:0]/B[10]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[10]
    net        next_fillup_state_10[10]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[11]
12) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[11] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[11]
    input  pin next_fillup_state_10[31:0]/B[11]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[11]
    net        next_fillup_state_10[11]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[12]
13) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[12] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[12]
    input  pin next_fillup_state_10[31:0]/B[12]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[12]
    net        next_fillup_state_10[12]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[13]
14) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[13] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[13]
    input  pin next_fillup_state_10[31:0]/B[13]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[13]
    net        next_fillup_state_10[13]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[14]
15) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[14] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[14]
    input  pin next_fillup_state_10[31:0]/B[14]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[14]
    net        next_fillup_state_10[14]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[15]
16) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[15] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[15]
    input  pin next_fillup_state_10[31:0]/B[15]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[15]
    net        next_fillup_state_10[15]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[16]
17) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[16] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[16]
    input  pin next_fillup_state_10[31:0]/B[16]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[16]
    net        next_fillup_state_10[16]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[17]
18) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[17] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[17]
    input  pin next_fillup_state_10[31:0]/B[17]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[17]
    net        next_fillup_state_10[17]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[18]
19) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[18] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[18]
    input  pin next_fillup_state_10[31:0]/B[18]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[18]
    net        next_fillup_state_10[18]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[19]
20) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[19] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[19]
    input  pin next_fillup_state_10[31:0]/B[19]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[19]
    net        next_fillup_state_10[19]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[20]
21) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[20] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[20]
    input  pin next_fillup_state_10[31:0]/B[20]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[20]
    net        next_fillup_state_10[20]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[21]
22) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[21] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[21]
    input  pin next_fillup_state_10[31:0]/B[21]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[21]
    net        next_fillup_state_10[21]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[22]
23) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[22] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[22]
    input  pin next_fillup_state_10[31:0]/B[22]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[22]
    net        next_fillup_state_10[22]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[23]
24) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[23] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[23]
    input  pin next_fillup_state_10[31:0]/B[23]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[23]
    net        next_fillup_state_10[23]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[24]
25) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[24] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[24]
    input  pin next_fillup_state_10[31:0]/B[24]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[24]
    net        next_fillup_state_10[24]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[25]
26) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[25] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[25]
    input  pin next_fillup_state_10[31:0]/B[25]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[25]
    net        next_fillup_state_10[25]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[26]
27) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[26] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[26]
    input  pin next_fillup_state_10[31:0]/B[26]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[26]
    net        next_fillup_state_10[26]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[27]
28) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[27] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[27]
    input  pin next_fillup_state_10[31:0]/B[27]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[27]
    net        next_fillup_state_10[27]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[28]
29) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[28] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[28]
    input  pin next_fillup_state_10[31:0]/B[28]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[28]
    net        next_fillup_state_10[28]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[29]
30) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[29] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[29]
    input  pin next_fillup_state_10[31:0]/B[29]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[29]
    net        next_fillup_state_10[29]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[30]
31) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[30] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[30]
    input  pin next_fillup_state_10[31:0]/B[30]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[30]
    net        next_fillup_state_10[30]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[31]
32) instance next_fillup_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[31] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[31]
    input  pin next_fillup_state_10[31:0]/B[31]
    instance   next_fillup_state_10[31:0] (cell mux)
    output pin next_fillup_state_10[31:0]/OUT[31]
    net        next_fillup_state_10[31]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[0]
33) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[0] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[0]
    input  pin next_readout_state_10[31:0]/D1[1]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[0]
    net        next_readout_state_10[0]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[1]
34) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[1] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[1]
    input  pin next_readout_state_10[31:0]/D1[2]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[1]
    net        next_readout_state_10[1]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[2]
35) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[2] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[2]
    input  pin next_readout_state_10[31:0]/D1[3]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[2]
    net        next_readout_state_10[2]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[3]
36) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[3] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[3]
    input  pin next_readout_state_10[31:0]/D1[4]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[3]
    net        next_readout_state_10[3]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[4]
37) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[4] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[4]
    input  pin next_readout_state_10[31:0]/D1[5]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[4]
    net        next_readout_state_10[4]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[5]
38) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[5] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[5]
    input  pin next_readout_state_10[31:0]/D1[6]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[5]
    net        next_readout_state_10[5]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[6]
39) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[6] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[6]
    input  pin next_readout_state_10[31:0]/D1[7]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[6]
    net        next_readout_state_10[6]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[7]
40) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[7] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[7]
    input  pin next_readout_state_10[31:0]/D1[8]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[7]
    net        next_readout_state_10[7]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[8]
41) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[8] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[8]
    input  pin next_readout_state_10[31:0]/D1[9]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[8]
    net        next_readout_state_10[8]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[9]
42) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[9] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[9]
    input  pin next_readout_state_10[31:0]/D1[10]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[9]
    net        next_readout_state_10[9]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[10]
43) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[10] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[10]
    input  pin next_readout_state_10[31:0]/D1[11]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[10]
    net        next_readout_state_10[10]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[11]
44) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[11] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[11]
    input  pin next_readout_state_10[31:0]/D1[12]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[11]
    net        next_readout_state_10[11]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[12]
45) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[12] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[12]
    input  pin next_readout_state_10[31:0]/D1[13]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[12]
    net        next_readout_state_10[12]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[13]
46) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[13] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[13]
    input  pin next_readout_state_10[31:0]/D1[14]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[13]
    net        next_readout_state_10[13]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[14]
47) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[14] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[14]
    input  pin next_readout_state_10[31:0]/D1[15]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[14]
    net        next_readout_state_10[14]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[15]
48) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[15] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[15]
    input  pin next_readout_state_10[31:0]/D1[16]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[15]
    net        next_readout_state_10[15]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[16]
49) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[16] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[16]
    input  pin next_readout_state_10[31:0]/D1[17]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[16]
    net        next_readout_state_10[16]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[17]
50) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[17] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[17]
    input  pin next_readout_state_10[31:0]/D1[18]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[17]
    net        next_readout_state_10[17]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[18]
51) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[18] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[18]
    input  pin next_readout_state_10[31:0]/D1[19]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[18]
    net        next_readout_state_10[18]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[19]
52) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[19] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[19]
    input  pin next_readout_state_10[31:0]/D1[20]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[19]
    net        next_readout_state_10[19]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[20]
53) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[20] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[20]
    input  pin next_readout_state_10[31:0]/D1[21]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[20]
    net        next_readout_state_10[20]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[21]
54) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[21] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[21]
    input  pin next_readout_state_10[31:0]/D1[22]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[21]
    net        next_readout_state_10[21]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[22]
55) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[22] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[22]
    input  pin next_readout_state_10[31:0]/D1[23]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[22]
    net        next_readout_state_10[22]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[23]
56) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[23] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[23]
    input  pin next_readout_state_10[31:0]/D1[24]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[23]
    net        next_readout_state_10[23]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[24]
57) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[24] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[24]
    input  pin next_readout_state_10[31:0]/D1[25]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[24]
    net        next_readout_state_10[24]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[25]
58) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[25] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[25]
    input  pin next_readout_state_10[31:0]/D1[26]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[25]
    net        next_readout_state_10[25]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[26]
59) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[26] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[26]
    input  pin next_readout_state_10[31:0]/D1[27]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[26]
    net        next_readout_state_10[26]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[27]
60) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[27] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[27]
    input  pin next_readout_state_10[31:0]/D1[28]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[27]
    net        next_readout_state_10[27]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[28]
61) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[28] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[28]
    input  pin next_readout_state_10[31:0]/D1[29]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[28]
    net        next_readout_state_10[28]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[29]
62) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[29] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[29]
    input  pin next_readout_state_10[31:0]/D1[30]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[29]
    net        next_readout_state_10[29]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[30]
63) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[30] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[30]
    input  pin next_readout_state_10[31:0]/D1[31]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[30]
    net        next_readout_state_10[30]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net next_readout_state_10[31]
64) instance next_readout_state_10[31:0] (in view: work.sparse_mult_(verilog)), output net next_readout_state_10[31] (in view: work.sparse_mult_(verilog))
    net        next_readout_state_10[31]
    input  pin next_readout_state_10[31:0]/D1[32]
    instance   next_readout_state_10[31:0] (cell pmux)
    output pin next_readout_state_10[31:0]/OUT[31]
    net        next_readout_state_10[31]
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.22ns		 119 /        76
   2		0h:00m:00s		    -1.22ns		 119 /        76
   3		0h:00m:00s		    -1.22ns		 119 /        76

   4		0h:00m:00s		    -1.22ns		 120 /        76
   5		0h:00m:00s		    -0.71ns		 120 /        76
   6		0h:00m:00s		    -0.71ns		 121 /        76
   7		0h:00m:00s		    -0.81ns		 122 /        76
   8		0h:00m:00s		    -0.63ns		 122 /        76
@N: FX271 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":56:0:56:8|Replicating instance input_count[0] (in view: work.sparse_mult_(verilog)) with 6 loads 1 time to improve timing.
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   9		0h:00m:00s		    -0.88ns		 125 /        77
  10		0h:00m:00s		    -0.70ns		 127 /        77
  11		0h:00m:00s		    -0.62ns		 128 /        77
  12		0h:00m:00s		    -0.67ns		 129 /        77
  13		0h:00m:00s		    -0.64ns		 130 /        77
  14		0h:00m:00s		    -0.70ns		 131 /        77

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 77 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clock             port                   77         fillup_state[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 142MB)

Writing Analyst data base \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\synwork\impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: \\SIGLABSMACHINE\shared\Daryl-Workspace\lattice\test1\impl1\impl1.edi
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Warning: Found 64 combinational loops!
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10_1[3]
1) instance next_fillup_state_10_1[3] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10_1[3] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10_1[3]
    input  pin next_fillup_state_10[3]/D
    instance   next_fillup_state_10[3] (cell ORCALUT4)
    output pin next_fillup_state_10[3]/Z
    net        next_fillup_state_10[3]
    input  pin next_fillup_state_10_1[3]/A
    instance   next_fillup_state_10_1[3] (cell ORCALUT4)
    output pin next_fillup_state_10_1[3]/Z
    net        next_fillup_state_10_1[3]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[0]
2) instance next_fillup_state_10[0] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[0] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[0]
    input  pin next_fillup_state_10[0]/B
    instance   next_fillup_state_10[0] (cell ORCALUT4)
    output pin next_fillup_state_10[0]/Z
    net        next_fillup_state_10[0]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[1]
3) instance next_fillup_state_10[1] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[1] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[1]
    input  pin next_fillup_state_10[1]/B
    instance   next_fillup_state_10[1] (cell ORCALUT4)
    output pin next_fillup_state_10[1]/Z
    net        next_fillup_state_10[1]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[2]
4) instance next_fillup_state_10[2] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[2] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[2]
    input  pin next_fillup_state_10[2]/B
    instance   next_fillup_state_10[2] (cell ORCALUT4)
    output pin next_fillup_state_10[2]/Z
    net        next_fillup_state_10[2]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[4]
5) instance next_fillup_state_10[4] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[4] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[4]
    input  pin next_fillup_state_10[4]/B
    instance   next_fillup_state_10[4] (cell ORCALUT4)
    output pin next_fillup_state_10[4]/Z
    net        next_fillup_state_10[4]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[5]
6) instance next_fillup_state_10[5] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[5] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[5]
    input  pin next_fillup_state_10[5]/B
    instance   next_fillup_state_10[5] (cell ORCALUT4)
    output pin next_fillup_state_10[5]/Z
    net        next_fillup_state_10[5]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[6]
7) instance next_fillup_state_10[6] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[6] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[6]
    input  pin next_fillup_state_10[6]/B
    instance   next_fillup_state_10[6] (cell ORCALUT4)
    output pin next_fillup_state_10[6]/Z
    net        next_fillup_state_10[6]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[7]
8) instance next_fillup_state_10[7] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[7] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[7]
    input  pin next_fillup_state_10[7]/B
    instance   next_fillup_state_10[7] (cell ORCALUT4)
    output pin next_fillup_state_10[7]/Z
    net        next_fillup_state_10[7]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[8]
9) instance next_fillup_state_10[8] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[8] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[8]
    input  pin next_fillup_state_10[8]/B
    instance   next_fillup_state_10[8] (cell ORCALUT4)
    output pin next_fillup_state_10[8]/Z
    net        next_fillup_state_10[8]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[9]
10) instance next_fillup_state_10[9] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[9] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[9]
    input  pin next_fillup_state_10[9]/B
    instance   next_fillup_state_10[9] (cell ORCALUT4)
    output pin next_fillup_state_10[9]/Z
    net        next_fillup_state_10[9]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[10]
11) instance next_fillup_state_10[10] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[10] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[10]
    input  pin next_fillup_state_10[10]/B
    instance   next_fillup_state_10[10] (cell ORCALUT4)
    output pin next_fillup_state_10[10]/Z
    net        next_fillup_state_10[10]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[11]
12) instance next_fillup_state_10[11] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[11] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[11]
    input  pin next_fillup_state_10[11]/B
    instance   next_fillup_state_10[11] (cell ORCALUT4)
    output pin next_fillup_state_10[11]/Z
    net        next_fillup_state_10[11]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[12]
13) instance next_fillup_state_10[12] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[12] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[12]
    input  pin next_fillup_state_10[12]/B
    instance   next_fillup_state_10[12] (cell ORCALUT4)
    output pin next_fillup_state_10[12]/Z
    net        next_fillup_state_10[12]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[13]
14) instance next_fillup_state_10[13] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[13] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[13]
    input  pin next_fillup_state_10[13]/B
    instance   next_fillup_state_10[13] (cell ORCALUT4)
    output pin next_fillup_state_10[13]/Z
    net        next_fillup_state_10[13]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[14]
15) instance next_fillup_state_10[14] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[14] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[14]
    input  pin next_fillup_state_10[14]/B
    instance   next_fillup_state_10[14] (cell ORCALUT4)
    output pin next_fillup_state_10[14]/Z
    net        next_fillup_state_10[14]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[15]
16) instance next_fillup_state_10[15] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[15] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[15]
    input  pin next_fillup_state_10[15]/B
    instance   next_fillup_state_10[15] (cell ORCALUT4)
    output pin next_fillup_state_10[15]/Z
    net        next_fillup_state_10[15]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[16]
17) instance next_fillup_state_10[16] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[16] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[16]
    input  pin next_fillup_state_10[16]/B
    instance   next_fillup_state_10[16] (cell ORCALUT4)
    output pin next_fillup_state_10[16]/Z
    net        next_fillup_state_10[16]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[17]
18) instance next_fillup_state_10[17] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[17] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[17]
    input  pin next_fillup_state_10[17]/B
    instance   next_fillup_state_10[17] (cell ORCALUT4)
    output pin next_fillup_state_10[17]/Z
    net        next_fillup_state_10[17]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[18]
19) instance next_fillup_state_10[18] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[18] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[18]
    input  pin next_fillup_state_10[18]/B
    instance   next_fillup_state_10[18] (cell ORCALUT4)
    output pin next_fillup_state_10[18]/Z
    net        next_fillup_state_10[18]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[19]
20) instance next_fillup_state_10[19] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[19] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[19]
    input  pin next_fillup_state_10[19]/B
    instance   next_fillup_state_10[19] (cell ORCALUT4)
    output pin next_fillup_state_10[19]/Z
    net        next_fillup_state_10[19]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[20]
21) instance next_fillup_state_10[20] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[20] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[20]
    input  pin next_fillup_state_10[20]/B
    instance   next_fillup_state_10[20] (cell ORCALUT4)
    output pin next_fillup_state_10[20]/Z
    net        next_fillup_state_10[20]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[21]
22) instance next_fillup_state_10[21] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[21] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[21]
    input  pin next_fillup_state_10[21]/B
    instance   next_fillup_state_10[21] (cell ORCALUT4)
    output pin next_fillup_state_10[21]/Z
    net        next_fillup_state_10[21]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[22]
23) instance next_fillup_state_10[22] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[22] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[22]
    input  pin next_fillup_state_10[22]/B
    instance   next_fillup_state_10[22] (cell ORCALUT4)
    output pin next_fillup_state_10[22]/Z
    net        next_fillup_state_10[22]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[23]
24) instance next_fillup_state_10[23] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[23] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[23]
    input  pin next_fillup_state_10[23]/B
    instance   next_fillup_state_10[23] (cell ORCALUT4)
    output pin next_fillup_state_10[23]/Z
    net        next_fillup_state_10[23]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[24]
25) instance next_fillup_state_10[24] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[24] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[24]
    input  pin next_fillup_state_10[24]/B
    instance   next_fillup_state_10[24] (cell ORCALUT4)
    output pin next_fillup_state_10[24]/Z
    net        next_fillup_state_10[24]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[25]
26) instance next_fillup_state_10[25] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[25] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[25]
    input  pin next_fillup_state_10[25]/B
    instance   next_fillup_state_10[25] (cell ORCALUT4)
    output pin next_fillup_state_10[25]/Z
    net        next_fillup_state_10[25]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[26]
27) instance next_fillup_state_10[26] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[26] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[26]
    input  pin next_fillup_state_10[26]/B
    instance   next_fillup_state_10[26] (cell ORCALUT4)
    output pin next_fillup_state_10[26]/Z
    net        next_fillup_state_10[26]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[27]
28) instance next_fillup_state_10[27] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[27] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[27]
    input  pin next_fillup_state_10[27]/B
    instance   next_fillup_state_10[27] (cell ORCALUT4)
    output pin next_fillup_state_10[27]/Z
    net        next_fillup_state_10[27]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[28]
29) instance next_fillup_state_10[28] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[28] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[28]
    input  pin next_fillup_state_10[28]/B
    instance   next_fillup_state_10[28] (cell ORCALUT4)
    output pin next_fillup_state_10[28]/Z
    net        next_fillup_state_10[28]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[29]
30) instance next_fillup_state_10[29] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[29] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[29]
    input  pin next_fillup_state_10[29]/B
    instance   next_fillup_state_10[29] (cell ORCALUT4)
    output pin next_fillup_state_10[29]/Z
    net        next_fillup_state_10[29]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[30]
31) instance next_fillup_state_10[30] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[30] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[30]
    input  pin next_fillup_state_10[30]/B
    instance   next_fillup_state_10[30] (cell ORCALUT4)
    output pin next_fillup_state_10[30]/Z
    net        next_fillup_state_10[30]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":79:4:79:7|Found combinational loop during mapping at net next_fillup_state_10[31]
32) instance next_fillup_state_10[31] (in view: work.sparse_mult_(verilog)), output net next_fillup_state_10[31] (in view: work.sparse_mult_(verilog))
    net        next_fillup_state_10[31]
    input  pin next_fillup_state_10[31]/B
    instance   next_fillup_state_10[31] (cell ORCALUT4)
    output pin next_fillup_state_10[31]/Z
    net        next_fillup_state_10[31]
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_0
33) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_0 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_0 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_0
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_0/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_0 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_0/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_0
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841
34) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_45
35) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_16 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_45 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_45
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_16/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_16 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_16/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_45
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_8
36) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_8 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_8 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_8
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_8/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_8 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_8/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_8
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_31
37) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_30 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_31 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_31
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_30/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_30 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_30/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_31
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_38
38) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_23 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_38 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_38
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_23/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_23 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_23/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_38
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_46
39) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_15 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_46 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_46
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_15/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_15 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_15/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_46
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_7
40) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_7 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_7 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_7
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_7/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_7 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_7/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_7
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_32
41) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_29 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_32 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_32
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_29/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_29 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_29/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_32
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_39
42) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_22 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_39 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_39
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_22/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_22 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_22/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_39
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_47
43) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_14 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_47 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_47
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_14/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_14 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_14/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_47
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_6
44) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_6 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_6 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_6
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_6/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_6 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_6/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_6
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_33
45) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_28 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_33 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_33
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_28/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_28 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_28/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_33
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_40
46) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_21 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_40 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_40
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_21/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_21 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_21/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_40
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_48
47) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_13 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_48 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_48
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_13/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_13 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_13/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_48
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_5
48) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_5 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_5 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_5
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_5/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_5 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_5/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_5
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_34
49) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_27 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_34 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_34
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_27/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_27 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_27/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_34
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_41
50) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_20 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_41 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_41
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_20/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_20 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_20/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_41
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_49
51) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_12 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_49 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_49
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_12/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_12 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_12/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_49
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_4
52) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_4 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_4 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_4
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_4/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_4 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_4/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_4
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_35
53) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_26 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_35 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_35
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_26/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_26 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_26/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_35
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_42
54) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_19 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_42 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_42
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_19/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_19 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_19/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_42
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_50
55) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_11 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_50 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_50
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_11/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_11 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_11/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_50
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_3
56) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_3 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_3 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_3
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_3/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_3 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_3/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_3
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_36
57) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_25 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_36 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_36
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_25/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_25 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_25/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_36
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_43
58) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_18 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_43 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_43
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_18/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_18 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_18/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_43
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_51
59) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_10 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_51 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_51
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_10/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_10 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_10/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_51
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_2
60) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_2 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_2 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_2
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_2/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_2 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_2/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_2
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_37
61) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_24 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_37 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_37
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_24/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_24 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_24/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_37
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_44
62) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_17 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_44 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_44
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_17/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_17 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_17/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_44
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_9
63) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_9 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_9 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_9
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_9/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_9 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_9/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_9
@W: BN137 :"\\siglabsmachine\shared\daryl-workspace\ldpc\sparse_mult_by_a.sv":112:4:112:7|Found combinational loop during mapping at net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_1
64) instance un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_1 (in view: work.sparse_mult_(verilog)), output net un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_1 (in view: work.sparse_mult_(verilog))
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_1
    input  pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_1/B
    instance   un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_1 (cell ORCALUT4)
    output pin un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_1/Z
    net        un1_next_readout_state_1_sqmuxa_i_a2_RNIKB841_1
End of loops
@W: MT420 |Found inferred clock sparse_mult_|i_clock with period 3.42ns. Please declare a user-defined clock on object "p:i_clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 06 16:02:42 2017
#


Top view:               sparse_mult_
Requested Frequency:    292.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -0.603

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
sparse_mult_|i_clock     292.6 MHz     248.7 MHz     3.418         4.021         -0.603     inferred     Autoconstr_clkgroup_0
==============================================================================================================================





Clock Relationships
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------
sparse_mult_|i_clock  sparse_mult_|i_clock  |  3.418       -0.603  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sparse_mult_|i_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                          Arrival           
Instance             Reference                Type        Pin     Net                  Time        Slack 
                     Clock                                                                               
---------------------------------------------------------------------------------------------------------
input_count[4]       sparse_mult_|i_clock     FD1S3IX     Q       input_count[4]       0.888       -0.603
input_count[5]       sparse_mult_|i_clock     FD1S3IX     Q       input_count[5]       0.883       -0.598
fillup_state[24]     sparse_mult_|i_clock     FD1S3IX     Q       fillup_state[24]     0.753       -0.589
fillup_state[25]     sparse_mult_|i_clock     FD1S3IX     Q       fillup_state[25]     0.753       -0.589
fillup_state[26]     sparse_mult_|i_clock     FD1S3IX     Q       fillup_state[26]     0.753       -0.589
fillup_state[27]     sparse_mult_|i_clock     FD1S3IX     Q       fillup_state[27]     0.753       -0.589
fillup_state[28]     sparse_mult_|i_clock     FD1S3IX     Q       fillup_state[28]     0.753       -0.589
fillup_state[29]     sparse_mult_|i_clock     FD1S3IX     Q       fillup_state[29]     0.753       -0.589
fillup_state[30]     sparse_mult_|i_clock     FD1S3IX     Q       fillup_state[30]     0.753       -0.589
fillup_state[31]     sparse_mult_|i_clock     FD1S3IX     Q       fillup_state[31]     0.753       -0.589
=========================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                 Required           
Instance            Reference                Type        Pin     Net                         Time         Slack 
                    Clock                                                                                       
----------------------------------------------------------------------------------------------------------------
fillup_state[3]     sparse_mult_|i_clock     FD1S3IX     D       next_fillup_state_10[3]     3.207        -0.603
input_count[5]      sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4[5]        3.207        0.322 
input_count[6]      sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4[6]        3.207        0.322 
input_count[0]      sparse_mult_|i_clock     FD1S3IX     CD      i_reset_pad_RNIT5BP4        3.101        0.439 
input_count[1]      sparse_mult_|i_clock     FD1S3IX     CD      i_reset_pad_RNIT5BP4        3.101        0.439 
input_count[2]      sparse_mult_|i_clock     FD1S3IX     CD      i_reset_pad_RNIT5BP4        3.101        0.439 
input_count[3]      sparse_mult_|i_clock     FD1S3IX     CD      i_reset_pad_RNIT5BP4        3.101        0.439 
input_count[4]      sparse_mult_|i_clock     FD1S3IX     CD      i_reset_pad_RNIT5BP4        3.101        0.439 
input_count[5]      sparse_mult_|i_clock     FD1S3IX     CD      i_reset_pad_RNIT5BP4        3.101        0.439 
input_count[6]      sparse_mult_|i_clock     FD1S3IX     CD      i_reset_pad_RNIT5BP4        3.101        0.439 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.418
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.207

    - Propagation time:                      3.810
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.603

    Number of logic level(s):                5
    Starting point:                          input_count[4] / Q
    Ending point:                            fillup_state[3] / D
    The start point is clocked by            sparse_mult_|i_clock [rising] on pin CK
    The end   point is clocked by            sparse_mult_|i_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
input_count[4]                            FD1S3IX      Q        Out     0.888     0.888       -         
input_count[4]                            Net          -        -       -         -           6         
un1_next_fillup_state_1_sqmuxa_i_a2_1     ORCALUT4     A        In      0.000     0.888       -         
un1_next_fillup_state_1_sqmuxa_i_a2_1     ORCALUT4     Z        Out     0.523     1.411       -         
un1_next_fillup_state_1_sqmuxa_i_a2_1     Net          -        -       -         -           1         
un1_next_fillup_state_1_sqmuxa_i_a2       ORCALUT4     C        In      0.000     1.411       -         
un1_next_fillup_state_1_sqmuxa_i_a2       ORCALUT4     Z        Out     0.740     2.151       -         
N_19                                      Net          -        -       -         -           32        
next_fillup_state_10[3]                   ORCALUT4     A        In      0.000     2.151       -         
next_fillup_state_10[3]                   ORCALUT4     Z        Out     0.568     2.719       -         
next_fillup_state_10[3]                   Net          -        -       -         -           2         
next_fillup_state_10_1[3]                 ORCALUT4     A        In      0.000     2.719       -         
next_fillup_state_10_1[3]                 ORCALUT4     Z        Out     0.523     3.242       -         
next_fillup_state_10_1[3]                 Net          -        -       -         -           1         
next_fillup_state_10[3]                   ORCALUT4     D        In      0.000     3.242       -         
next_fillup_state_10[3]                   ORCALUT4     Z        Out     0.568     3.810       -         
next_fillup_state_10[3]                   Net          -        -       -         -           2         
fillup_state[3]                           FD1S3IX      D        In      0.000     3.810       -         
========================================================================================================


Path information for path number 2: 
      Requested Period:                      3.418
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.207

    - Propagation time:                      3.805
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.598

    Number of logic level(s):                5
    Starting point:                          input_count[5] / Q
    Ending point:                            fillup_state[3] / D
    The start point is clocked by            sparse_mult_|i_clock [rising] on pin CK
    The end   point is clocked by            sparse_mult_|i_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
input_count[5]                            FD1S3IX      Q        Out     0.883     0.883       -         
input_count[5]                            Net          -        -       -         -           5         
un1_next_fillup_state_1_sqmuxa_i_a2_1     ORCALUT4     B        In      0.000     0.883       -         
un1_next_fillup_state_1_sqmuxa_i_a2_1     ORCALUT4     Z        Out     0.523     1.406       -         
un1_next_fillup_state_1_sqmuxa_i_a2_1     Net          -        -       -         -           1         
un1_next_fillup_state_1_sqmuxa_i_a2       ORCALUT4     C        In      0.000     1.406       -         
un1_next_fillup_state_1_sqmuxa_i_a2       ORCALUT4     Z        Out     0.740     2.146       -         
N_19                                      Net          -        -       -         -           32        
next_fillup_state_10[3]                   ORCALUT4     A        In      0.000     2.146       -         
next_fillup_state_10[3]                   ORCALUT4     Z        Out     0.568     2.714       -         
next_fillup_state_10[3]                   Net          -        -       -         -           2         
next_fillup_state_10_1[3]                 ORCALUT4     A        In      0.000     2.714       -         
next_fillup_state_10_1[3]                 ORCALUT4     Z        Out     0.523     3.237       -         
next_fillup_state_10_1[3]                 Net          -        -       -         -           1         
next_fillup_state_10[3]                   ORCALUT4     D        In      0.000     3.237       -         
next_fillup_state_10[3]                   ORCALUT4     Z        Out     0.568     3.805       -         
next_fillup_state_10[3]                   Net          -        -       -         -           2         
fillup_state[3]                           FD1S3IX      D        In      0.000     3.805       -         
========================================================================================================


Path information for path number 3: 
      Requested Period:                      3.418
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.207

    - Propagation time:                      3.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.589

    Number of logic level(s):                5
    Starting point:                          fillup_state[24] / Q
    Ending point:                            fillup_state[3] / D
    The start point is clocked by            sparse_mult_|i_clock [rising] on pin CK
    The end   point is clocked by            sparse_mult_|i_clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
fillup_state[24]              FD1S3IX      Q        Out     0.753     0.753       -         
fillup_state[24]              Net          -        -       -         -           1         
input_count15_i_o2_21         ORCALUT4     A        In      0.000     0.753       -         
input_count15_i_o2_21         ORCALUT4     Z        Out     0.633     1.386       -         
input_count15_i_o2_21         Net          -        -       -         -           4         
input_count15_i_o2_28         ORCALUT4     A        In      0.000     1.386       -         
input_count15_i_o2_28         ORCALUT4     Z        Out     0.750     2.136       -         
input_count15_i_o2_28         Net          -        -       -         -           39        
next_fillup_state_10[3]       ORCALUT4     C        In      0.000     2.136       -         
next_fillup_state_10[3]       ORCALUT4     Z        Out     0.568     2.704       -         
next_fillup_state_10[3]       Net          -        -       -         -           2         
next_fillup_state_10_1[3]     ORCALUT4     A        In      0.000     2.704       -         
next_fillup_state_10_1[3]     ORCALUT4     Z        Out     0.523     3.228       -         
next_fillup_state_10_1[3]     Net          -        -       -         -           1         
next_fillup_state_10[3]       ORCALUT4     D        In      0.000     3.228       -         
next_fillup_state_10[3]       ORCALUT4     Z        Out     0.568     3.796       -         
next_fillup_state_10[3]       Net          -        -       -         -           2         
fillup_state[3]               FD1S3IX      D        In      0.000     3.796       -         
============================================================================================


Path information for path number 4: 
      Requested Period:                      3.418
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.207

    - Propagation time:                      3.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.589

    Number of logic level(s):                5
    Starting point:                          fillup_state[25] / Q
    Ending point:                            fillup_state[3] / D
    The start point is clocked by            sparse_mult_|i_clock [rising] on pin CK
    The end   point is clocked by            sparse_mult_|i_clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
fillup_state[25]              FD1S3IX      Q        Out     0.753     0.753       -         
fillup_state[25]              Net          -        -       -         -           1         
input_count15_i_o2_21         ORCALUT4     B        In      0.000     0.753       -         
input_count15_i_o2_21         ORCALUT4     Z        Out     0.633     1.386       -         
input_count15_i_o2_21         Net          -        -       -         -           4         
input_count15_i_o2_28         ORCALUT4     A        In      0.000     1.386       -         
input_count15_i_o2_28         ORCALUT4     Z        Out     0.750     2.136       -         
input_count15_i_o2_28         Net          -        -       -         -           39        
next_fillup_state_10[3]       ORCALUT4     C        In      0.000     2.136       -         
next_fillup_state_10[3]       ORCALUT4     Z        Out     0.568     2.704       -         
next_fillup_state_10[3]       Net          -        -       -         -           2         
next_fillup_state_10_1[3]     ORCALUT4     A        In      0.000     2.704       -         
next_fillup_state_10_1[3]     ORCALUT4     Z        Out     0.523     3.228       -         
next_fillup_state_10_1[3]     Net          -        -       -         -           1         
next_fillup_state_10[3]       ORCALUT4     D        In      0.000     3.228       -         
next_fillup_state_10[3]       ORCALUT4     Z        Out     0.568     3.796       -         
next_fillup_state_10[3]       Net          -        -       -         -           2         
fillup_state[3]               FD1S3IX      D        In      0.000     3.796       -         
============================================================================================


Path information for path number 5: 
      Requested Period:                      3.418
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.207

    - Propagation time:                      3.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.589

    Number of logic level(s):                5
    Starting point:                          fillup_state[26] / Q
    Ending point:                            fillup_state[3] / D
    The start point is clocked by            sparse_mult_|i_clock [rising] on pin CK
    The end   point is clocked by            sparse_mult_|i_clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
fillup_state[26]              FD1S3IX      Q        Out     0.753     0.753       -         
fillup_state[26]              Net          -        -       -         -           1         
input_count15_i_o2_21         ORCALUT4     C        In      0.000     0.753       -         
input_count15_i_o2_21         ORCALUT4     Z        Out     0.633     1.386       -         
input_count15_i_o2_21         Net          -        -       -         -           4         
input_count15_i_o2_28         ORCALUT4     A        In      0.000     1.386       -         
input_count15_i_o2_28         ORCALUT4     Z        Out     0.750     2.136       -         
input_count15_i_o2_28         Net          -        -       -         -           39        
next_fillup_state_10[3]       ORCALUT4     C        In      0.000     2.136       -         
next_fillup_state_10[3]       ORCALUT4     Z        Out     0.568     2.704       -         
next_fillup_state_10[3]       Net          -        -       -         -           2         
next_fillup_state_10_1[3]     ORCALUT4     A        In      0.000     2.704       -         
next_fillup_state_10_1[3]     ORCALUT4     Z        Out     0.523     3.228       -         
next_fillup_state_10_1[3]     Net          -        -       -         -           1         
next_fillup_state_10[3]       ORCALUT4     D        In      0.000     3.228       -         
next_fillup_state_10[3]       ORCALUT4     Z        Out     0.568     3.796       -         
next_fillup_state_10[3]       Net          -        -       -         -           2         
fillup_state[3]               FD1S3IX      D        In      0.000     3.796       -         
============================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

---------------------------------------
Resource Usage Report
Part: lfe5um5g_45f-8

Register bits: 77 of 43848 (0%)
PIC Latch:       0
I/O cells:       102


Details:
FD1S3IX:        77
GSR:            1
IB:             4
OB:             98
ORCALUT4:       131
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 06 16:02:42 2017

###########################################################]
