# Low-power-ASIC-designs-based-on-CPF
This repository contains part of our work done to infer power intent at a higher level of abstraction i.e. at the system-level. The designs span from simpler basic computing blocks to more practical HW acclerators.
