   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_gd32f10x.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/cmsis/system_gd32f10x.c"
  18              		.section	.text.system_clock_108m_hxtal,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	system_clock_108m_hxtal:
  25              	.LFB59:
   1:../system/src/cmsis/system_gd32f10x.c **** /*!
   2:../system/src/cmsis/system_gd32f10x.c ****  \file    system_gd32f10x.c
   3:../system/src/cmsis/system_gd32f10x.c ****  \brief   CMSIS Cortex-M3 Device Peripheral Access Layer Source File for
   4:../system/src/cmsis/system_gd32f10x.c ****  GD32F10x Device Series
   5:../system/src/cmsis/system_gd32f10x.c ****  */
   6:../system/src/cmsis/system_gd32f10x.c **** 
   7:../system/src/cmsis/system_gd32f10x.c **** /*
   8:../system/src/cmsis/system_gd32f10x.c ****  Copyright (c) 2012 ARM LIMITED
   9:../system/src/cmsis/system_gd32f10x.c **** 
  10:../system/src/cmsis/system_gd32f10x.c ****  All rights reserved.
  11:../system/src/cmsis/system_gd32f10x.c **** 
  12:../system/src/cmsis/system_gd32f10x.c ****  Redistribution and use in source and binary forms, with or without modification,
  13:../system/src/cmsis/system_gd32f10x.c ****  are permitted provided that the following conditions are met:
  14:../system/src/cmsis/system_gd32f10x.c **** 
  15:../system/src/cmsis/system_gd32f10x.c ****  1. Redistributions of source code must retain the above copyright notice, this
  16:../system/src/cmsis/system_gd32f10x.c ****  list of conditions and the following disclaimer.
  17:../system/src/cmsis/system_gd32f10x.c ****  2. Redistributions in binary form must reproduce the above copyright notice,
  18:../system/src/cmsis/system_gd32f10x.c ****  this list of conditions and the following disclaimer in the documentation
  19:../system/src/cmsis/system_gd32f10x.c ****  and/or other materials provided with the distribution.
  20:../system/src/cmsis/system_gd32f10x.c ****  3. Neither the name of the copyright holder nor the names of its contributors
  21:../system/src/cmsis/system_gd32f10x.c ****  may be used to endorse or promote products derived from this software without
  22:../system/src/cmsis/system_gd32f10x.c ****  specific prior written permission.
  23:../system/src/cmsis/system_gd32f10x.c **** 
  24:../system/src/cmsis/system_gd32f10x.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:../system/src/cmsis/system_gd32f10x.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  26:../system/src/cmsis/system_gd32f10x.c ****  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  27:../system/src/cmsis/system_gd32f10x.c ****  IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  28:../system/src/cmsis/system_gd32f10x.c ****  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  29:../system/src/cmsis/system_gd32f10x.c ****  NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  30:../system/src/cmsis/system_gd32f10x.c ****  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  31:../system/src/cmsis/system_gd32f10x.c ****  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  32:../system/src/cmsis/system_gd32f10x.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  33:../system/src/cmsis/system_gd32f10x.c ****  OF SUCH DAMAGE.
  34:../system/src/cmsis/system_gd32f10x.c ****  */
  35:../system/src/cmsis/system_gd32f10x.c **** 
  36:../system/src/cmsis/system_gd32f10x.c **** /* This file refers the CMSIS standard, some adjustments are made according to GigaDevice chips */
  37:../system/src/cmsis/system_gd32f10x.c **** 
  38:../system/src/cmsis/system_gd32f10x.c **** #include "gd32f10x.h"
  39:../system/src/cmsis/system_gd32f10x.c **** 
  40:../system/src/cmsis/system_gd32f10x.c **** /* system frequency define */
  41:../system/src/cmsis/system_gd32f10x.c **** #define __IRC8M           (IRC8M_VALUE)            /* internal 8 MHz RC oscillator frequency */
  42:../system/src/cmsis/system_gd32f10x.c **** #define __HXTAL           (HXTAL_VALUE)            /* high speed crystal oscillator frequency */
  43:../system/src/cmsis/system_gd32f10x.c **** #define __SYS_OSC_CLK     (__IRC8M)                /* main oscillator frequency */
  44:../system/src/cmsis/system_gd32f10x.c **** 
  45:../system/src/cmsis/system_gd32f10x.c **** /* select a system clock by uncommenting the following line */
  46:../system/src/cmsis/system_gd32f10x.c **** /* use IRC8M */
  47:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_48M_PLL_IRC8M            (uint32_t)(48000000)
  48:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_72M_PLL_IRC8M            (uint32_t)(72000000)
  49:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_108M_PLL_IRC8M           (uint32_t)(108000000)
  50:../system/src/cmsis/system_gd32f10x.c **** /* use HXTAL (XD series CK_HXTAL = 8M, CL series CK_HXTAL = 25M) */
  51:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_HXTAL                    (uint32_t)(__HXTAL)
  52:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_24M_PLL_HXTAL            (uint32_t)(24000000)
  53:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_36M_PLL_HXTAL            (uint32_t)(36000000)
  54:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_48M_PLL_HXTAL            (uint32_t)(48000000)
  55:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_56M_PLL_HXTAL            (uint32_t)(56000000)
  56:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_72M_PLL_HXTAL            (uint32_t)(72000000)
  57:../system/src/cmsis/system_gd32f10x.c **** //#define __SYSTEM_CLOCK_96M_PLL_HXTAL            (uint32_t)(96000000)
  58:../system/src/cmsis/system_gd32f10x.c **** #define __SYSTEM_CLOCK_108M_PLL_HXTAL           (uint32_t)(108000000)
  59:../system/src/cmsis/system_gd32f10x.c **** 
  60:../system/src/cmsis/system_gd32f10x.c **** #define SEL_IRC8M       0x00U
  61:../system/src/cmsis/system_gd32f10x.c **** #define SEL_HXTAL       0x01U
  62:../system/src/cmsis/system_gd32f10x.c **** #define SEL_PLL         0x02U
  63:../system/src/cmsis/system_gd32f10x.c **** 
  64:../system/src/cmsis/system_gd32f10x.c **** /* set the system clock frequency and declare the system clock configuration function */
  65:../system/src/cmsis/system_gd32f10x.c **** #ifdef __SYSTEM_CLOCK_48M_PLL_IRC8M
  66:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_48M_PLL_IRC8M;
  67:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_48m_irc8m(void);
  68:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M)
  69:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC8M;
  70:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_72m_irc8m(void);
  71:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_IRC8M)
  72:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_IRC8M;
  73:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_108m_irc8m(void);
  74:../system/src/cmsis/system_gd32f10x.c **** 
  75:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_HXTAL)
  76:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_HXTAL;
  77:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_hxtal(void);
  78:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_24M_PLL_HXTAL)
  79:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_24M_PLL_HXTAL;
  80:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_24m_hxtal(void);
  81:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_36M_PLL_HXTAL)
  82:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_36M_PLL_HXTAL;
  83:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_36m_hxtal(void);
  84:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
  85:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_48M_PLL_HXTAL;
  86:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_48m_hxtal(void);
  87:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_56M_PLL_HXTAL)
  88:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_56M_PLL_HXTAL;
  89:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_56m_hxtal(void);
  90:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
  91:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_HXTAL;
  92:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_72m_hxtal(void);
  93:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_96M_PLL_HXTAL)
  94:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_96M_PLL_HXTAL;
  95:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_96m_hxtal(void);
  96:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
  97:../system/src/cmsis/system_gd32f10x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_HXTAL;
  98:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_108m_hxtal(void);
  99:../system/src/cmsis/system_gd32f10x.c **** #endif /* __SYSTEM_CLOCK_48M_PLL_IRC8M */
 100:../system/src/cmsis/system_gd32f10x.c **** 
 101:../system/src/cmsis/system_gd32f10x.c **** /* configure the system clock */
 102:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_config(void);
 103:../system/src/cmsis/system_gd32f10x.c **** 
 104:../system/src/cmsis/system_gd32f10x.c **** /*!
 105:../system/src/cmsis/system_gd32f10x.c ****  \brief      configure the system clock
 106:../system/src/cmsis/system_gd32f10x.c ****  \param[in]  none
 107:../system/src/cmsis/system_gd32f10x.c ****  \param[out] none
 108:../system/src/cmsis/system_gd32f10x.c ****  \retval     none
 109:../system/src/cmsis/system_gd32f10x.c ****  */
 110:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_config(void) {
 111:../system/src/cmsis/system_gd32f10x.c **** #ifdef __SYSTEM_CLOCK_HXTAL
 112:../system/src/cmsis/system_gd32f10x.c ****     system_clock_hxtal();
 113:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_24M_PLL_HXTAL)
 114:../system/src/cmsis/system_gd32f10x.c ****     system_clock_24m_hxtal();
 115:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_36M_PLL_HXTAL)
 116:../system/src/cmsis/system_gd32f10x.c ****     system_clock_36m_hxtal();
 117:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
 118:../system/src/cmsis/system_gd32f10x.c ****     system_clock_48m_hxtal();
 119:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_56M_PLL_HXTAL)
 120:../system/src/cmsis/system_gd32f10x.c ****     system_clock_56m_hxtal();
 121:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
 122:../system/src/cmsis/system_gd32f10x.c ****     system_clock_72m_hxtal();
 123:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_96M_PLL_HXTAL)
 124:../system/src/cmsis/system_gd32f10x.c ****     system_clock_96m_hxtal();
 125:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
 126:../system/src/cmsis/system_gd32f10x.c **** 	system_clock_108m_hxtal();
 127:../system/src/cmsis/system_gd32f10x.c **** 
 128:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_IRC8M)
 129:../system/src/cmsis/system_gd32f10x.c ****     system_clock_48m_irc8m();
 130:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M)
 131:../system/src/cmsis/system_gd32f10x.c ****     system_clock_72m_irc8m();
 132:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_IRC8M)
 133:../system/src/cmsis/system_gd32f10x.c ****     system_clock_108m_irc8m();
 134:../system/src/cmsis/system_gd32f10x.c **** #endif /* __SYSTEM_CLOCK_HXTAL */
 135:../system/src/cmsis/system_gd32f10x.c **** }
 136:../system/src/cmsis/system_gd32f10x.c **** 
 137:../system/src/cmsis/system_gd32f10x.c **** /*!
 138:../system/src/cmsis/system_gd32f10x.c ****  \brief      setup the microcontroller system, initialize the system
 139:../system/src/cmsis/system_gd32f10x.c ****  \param[in]  none
 140:../system/src/cmsis/system_gd32f10x.c ****  \param[out] none
 141:../system/src/cmsis/system_gd32f10x.c ****  \retval     none
 142:../system/src/cmsis/system_gd32f10x.c ****  */
 143:../system/src/cmsis/system_gd32f10x.c **** void SystemInit(void) {
 144:../system/src/cmsis/system_gd32f10x.c **** 	/* reset the RCC clock configuration to the default reset state */
 145:../system/src/cmsis/system_gd32f10x.c **** 	/* enable IRC8M */
 146:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CTL |= RCU_CTL_IRC8MEN;
 147:../system/src/cmsis/system_gd32f10x.c **** 
 148:../system/src/cmsis/system_gd32f10x.c **** 	/* reset SCS, AHBPSC, APB1PSC, APB2PSC, ADCPSC, CKOUT0SEL bits */
 149:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC
 150:../system/src/cmsis/system_gd32f10x.c **** 			| RCU_CFG0_APB2PSC |
 151:../system/src/cmsis/system_gd32f10x.c **** 			RCU_CFG0_ADCPSC | RCU_CFG0_ADCPSC_2 | RCU_CFG0_CKOUT0SEL);
 152:../system/src/cmsis/system_gd32f10x.c **** 
 153:../system/src/cmsis/system_gd32f10x.c **** 	/* reset HXTALEN, CKMEN, PLLEN bits */
 154:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
 155:../system/src/cmsis/system_gd32f10x.c **** 
 156:../system/src/cmsis/system_gd32f10x.c **** 	/* Reset HXTALBPS bit */
 157:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CTL &= ~(RCU_CTL_HXTALBPS);
 158:../system/src/cmsis/system_gd32f10x.c **** 
 159:../system/src/cmsis/system_gd32f10x.c **** 	/* reset PLLSEL, PREDV0_LSB, PLLMF, USBFSPSC bits */
 160:../system/src/cmsis/system_gd32f10x.c **** 
 161:../system/src/cmsis/system_gd32f10x.c **** #ifdef GD32F10X_CL
 162:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
 163:../system/src/cmsis/system_gd32f10x.c **** 			RCU_CFG0_USBFSPSC | RCU_CFG0_PLLMF_4);
 164:../system/src/cmsis/system_gd32f10x.c **** 
 165:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG1 = 0x00000000U;
 166:../system/src/cmsis/system_gd32f10x.c **** #else
 167:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 168:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0_USBDPSC | RCU_CFG0_PLLMF_4);
 169:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_CL */
 170:../system/src/cmsis/system_gd32f10x.c **** 
 171:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 172:../system/src/cmsis/system_gd32f10x.c **** 	/* reset HXTALEN, CKMEN and PLLEN bits */
 173:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CTL &= ~(RCU_CTL_PLLEN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN);
 174:../system/src/cmsis/system_gd32f10x.c **** 	/* disable all interrupts */
 175:../system/src/cmsis/system_gd32f10x.c **** 	RCU_INT = 0x009F0000U;
 176:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 177:../system/src/cmsis/system_gd32f10x.c ****     /* Reset HXTALEN, CKMEN, PLLEN, PLL1EN and PLL2EN bits */
 178:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL &= ~(RCU_CTL_PLLEN | RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN)
 179:../system/src/cmsis/system_gd32f10x.c ****     /* disable all interrupts */
 180:../system/src/cmsis/system_gd32f10x.c ****     RCU_INT = 0x00FF0000U;
 181:../system/src/cmsis/system_gd32f10x.c **** #endif
 182:../system/src/cmsis/system_gd32f10x.c **** 
 183:../system/src/cmsis/system_gd32f10x.c **** 	/* Configure the System clock source, PLL Multiplier, AHB/APBx prescalers and Flash settings */
 184:../system/src/cmsis/system_gd32f10x.c **** 	system_clock_config();
 185:../system/src/cmsis/system_gd32f10x.c **** }
 186:../system/src/cmsis/system_gd32f10x.c **** 
 187:../system/src/cmsis/system_gd32f10x.c **** /*!
 188:../system/src/cmsis/system_gd32f10x.c ****  \brief      update the SystemCoreClock with current core clock retrieved from cpu registers
 189:../system/src/cmsis/system_gd32f10x.c ****  \param[in]  none
 190:../system/src/cmsis/system_gd32f10x.c ****  \param[out] none
 191:../system/src/cmsis/system_gd32f10x.c ****  \retval     none
 192:../system/src/cmsis/system_gd32f10x.c ****  */
 193:../system/src/cmsis/system_gd32f10x.c **** void SystemCoreClockUpdate(void) {
 194:../system/src/cmsis/system_gd32f10x.c **** 	uint32_t scss;
 195:../system/src/cmsis/system_gd32f10x.c **** 	uint32_t pllsel, predv0sel, pllmf, ck_src;
 196:../system/src/cmsis/system_gd32f10x.c **** #ifdef  GD32F10X_CL
 197:../system/src/cmsis/system_gd32f10x.c ****     uint32_t predv0, predv1, pll1mf;
 198:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_CL */
 199:../system/src/cmsis/system_gd32f10x.c **** 
 200:../system/src/cmsis/system_gd32f10x.c **** 	scss = GET_BITS(RCU_CFG0, 2, 3);
 201:../system/src/cmsis/system_gd32f10x.c **** 
 202:../system/src/cmsis/system_gd32f10x.c **** 	switch (scss) {
 203:../system/src/cmsis/system_gd32f10x.c **** 	/* IRC8M is selected as CK_SYS */
 204:../system/src/cmsis/system_gd32f10x.c **** 	case SEL_IRC8M:
 205:../system/src/cmsis/system_gd32f10x.c **** 		SystemCoreClock = IRC8M_VALUE;
 206:../system/src/cmsis/system_gd32f10x.c **** 		break;
 207:../system/src/cmsis/system_gd32f10x.c **** 
 208:../system/src/cmsis/system_gd32f10x.c **** 		/* HXTAL is selected as CK_SYS */
 209:../system/src/cmsis/system_gd32f10x.c **** 	case SEL_HXTAL:
 210:../system/src/cmsis/system_gd32f10x.c **** 		SystemCoreClock = HXTAL_VALUE;
 211:../system/src/cmsis/system_gd32f10x.c **** 		break;
 212:../system/src/cmsis/system_gd32f10x.c **** 
 213:../system/src/cmsis/system_gd32f10x.c **** 		/* PLL is selected as CK_SYS */
 214:../system/src/cmsis/system_gd32f10x.c **** 	case SEL_PLL:
 215:../system/src/cmsis/system_gd32f10x.c **** 		/* PLL clock source selection, HXTAL or IRC8M/2 */
 216:../system/src/cmsis/system_gd32f10x.c **** 		pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
 217:../system/src/cmsis/system_gd32f10x.c **** 
 218:../system/src/cmsis/system_gd32f10x.c **** 		if (RCU_PLLSRC_IRC8M_DIV2 == pllsel) {
 219:../system/src/cmsis/system_gd32f10x.c **** 			/* PLL clock source is IRC8M/2 */
 220:../system/src/cmsis/system_gd32f10x.c **** 			ck_src = IRC8M_VALUE / 2U;
 221:../system/src/cmsis/system_gd32f10x.c **** 		} else {
 222:../system/src/cmsis/system_gd32f10x.c **** 			/* PLL clock source is HXTAL */
 223:../system/src/cmsis/system_gd32f10x.c **** 			ck_src = HXTAL_VALUE;
 224:../system/src/cmsis/system_gd32f10x.c **** 
 225:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 226:../system/src/cmsis/system_gd32f10x.c **** 			predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
 227:../system/src/cmsis/system_gd32f10x.c **** 
 228:../system/src/cmsis/system_gd32f10x.c **** 			/* PREDV0 input source clock divided by 2 */
 229:../system/src/cmsis/system_gd32f10x.c **** 			if (RCU_CFG0_PREDV0 == predv0sel) {
 230:../system/src/cmsis/system_gd32f10x.c **** 				ck_src = HXTAL_VALUE / 2U;
 231:../system/src/cmsis/system_gd32f10x.c **** 			}
 232:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 233:../system/src/cmsis/system_gd32f10x.c ****                 predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
 234:../system/src/cmsis/system_gd32f10x.c **** 
 235:../system/src/cmsis/system_gd32f10x.c ****                 /* source clock use PLL1 */
 236:../system/src/cmsis/system_gd32f10x.c ****                 if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
 237:../system/src/cmsis/system_gd32f10x.c ****                     predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 238:../system/src/cmsis/system_gd32f10x.c ****                     pll1mf = ((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 239:../system/src/cmsis/system_gd32f10x.c ****                     if(17U == pll1mf){
 240:../system/src/cmsis/system_gd32f10x.c ****                         pll1mf = 20U;
 241:../system/src/cmsis/system_gd32f10x.c ****                     }
 242:../system/src/cmsis/system_gd32f10x.c ****                     ck_src = (ck_src / predv1) * pll1mf;
 243:../system/src/cmsis/system_gd32f10x.c ****                 }
 244:../system/src/cmsis/system_gd32f10x.c ****                 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
 245:../system/src/cmsis/system_gd32f10x.c ****                 ck_src /= predv0;
 246:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 247:../system/src/cmsis/system_gd32f10x.c **** 		}
 248:../system/src/cmsis/system_gd32f10x.c **** 
 249:../system/src/cmsis/system_gd32f10x.c **** 		/* PLL multiplication factor */
 250:../system/src/cmsis/system_gd32f10x.c **** 		pllmf = GET_BITS(RCU_CFG0, 18, 21);
 251:../system/src/cmsis/system_gd32f10x.c **** 
 252:../system/src/cmsis/system_gd32f10x.c **** 		if ((RCU_CFG0 & RCU_CFG0_PLLMF_4)) {
 253:../system/src/cmsis/system_gd32f10x.c **** 			pllmf |= 0x10U;
 254:../system/src/cmsis/system_gd32f10x.c **** 		}
 255:../system/src/cmsis/system_gd32f10x.c **** 
 256:../system/src/cmsis/system_gd32f10x.c **** 		if (pllmf >= 15U) {
 257:../system/src/cmsis/system_gd32f10x.c **** 			pllmf += 1U;
 258:../system/src/cmsis/system_gd32f10x.c **** 		} else {
 259:../system/src/cmsis/system_gd32f10x.c **** 			pllmf += 2U;
 260:../system/src/cmsis/system_gd32f10x.c **** 		}
 261:../system/src/cmsis/system_gd32f10x.c **** 
 262:../system/src/cmsis/system_gd32f10x.c **** 		SystemCoreClock = ck_src * pllmf;
 263:../system/src/cmsis/system_gd32f10x.c **** 
 264:../system/src/cmsis/system_gd32f10x.c **** #ifdef GD32F10X_CL
 265:../system/src/cmsis/system_gd32f10x.c ****             if(15U == pllmf){
 266:../system/src/cmsis/system_gd32f10x.c ****                 /* PLL source clock multiply by 6.5 */
 267:../system/src/cmsis/system_gd32f10x.c ****                 SystemCoreClock = ck_src * 6U + ck_src / 2U;
 268:../system/src/cmsis/system_gd32f10x.c ****             }
 269:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_CL */
 270:../system/src/cmsis/system_gd32f10x.c **** 
 271:../system/src/cmsis/system_gd32f10x.c **** 		break;
 272:../system/src/cmsis/system_gd32f10x.c **** 
 273:../system/src/cmsis/system_gd32f10x.c **** 		/* IRC8M is selected as CK_SYS */
 274:../system/src/cmsis/system_gd32f10x.c **** 	default:
 275:../system/src/cmsis/system_gd32f10x.c **** 		SystemCoreClock = IRC8M_VALUE;
 276:../system/src/cmsis/system_gd32f10x.c **** 		break;
 277:../system/src/cmsis/system_gd32f10x.c **** 	}
 278:../system/src/cmsis/system_gd32f10x.c **** }
 279:../system/src/cmsis/system_gd32f10x.c **** 
 280:../system/src/cmsis/system_gd32f10x.c **** #ifdef __SYSTEM_CLOCK_HXTAL
 281:../system/src/cmsis/system_gd32f10x.c **** /*!
 282:../system/src/cmsis/system_gd32f10x.c ****     \brief      configure the system clock to HXTAL
 283:../system/src/cmsis/system_gd32f10x.c ****     \param[in]  none
 284:../system/src/cmsis/system_gd32f10x.c ****     \param[out] none
 285:../system/src/cmsis/system_gd32f10x.c ****     \retval     none
 286:../system/src/cmsis/system_gd32f10x.c **** */
 287:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_hxtal(void)
 288:../system/src/cmsis/system_gd32f10x.c **** {
 289:../system/src/cmsis/system_gd32f10x.c ****     uint32_t timeout = 0U;
 290:../system/src/cmsis/system_gd32f10x.c ****     uint32_t stab_flag = 0U;
 291:../system/src/cmsis/system_gd32f10x.c ****     
 292:../system/src/cmsis/system_gd32f10x.c ****     /* enable HXTAL */
 293:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 294:../system/src/cmsis/system_gd32f10x.c ****     
 295:../system/src/cmsis/system_gd32f10x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 296:../system/src/cmsis/system_gd32f10x.c ****     do{
 297:../system/src/cmsis/system_gd32f10x.c ****         timeout++;
 298:../system/src/cmsis/system_gd32f10x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 299:../system/src/cmsis/system_gd32f10x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 300:../system/src/cmsis/system_gd32f10x.c ****     
 301:../system/src/cmsis/system_gd32f10x.c ****     /* if fail */
 302:../system/src/cmsis/system_gd32f10x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 303:../system/src/cmsis/system_gd32f10x.c ****         while(1){
 304:../system/src/cmsis/system_gd32f10x.c ****         }
 305:../system/src/cmsis/system_gd32f10x.c ****     }
 306:../system/src/cmsis/system_gd32f10x.c ****     
 307:../system/src/cmsis/system_gd32f10x.c ****     /* AHB = SYSCLK */
 308:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 309:../system/src/cmsis/system_gd32f10x.c ****     /* APB2 = AHB/1 */
 310:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 311:../system/src/cmsis/system_gd32f10x.c ****     /* APB1 = AHB/2 */
 312:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 313:../system/src/cmsis/system_gd32f10x.c ****     
 314:../system/src/cmsis/system_gd32f10x.c ****     /* select HXTAL as system clock */
 315:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 316:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_HXTAL;
 317:../system/src/cmsis/system_gd32f10x.c ****     
 318:../system/src/cmsis/system_gd32f10x.c ****     /* wait until HXTAL is selected as system clock */
 319:../system/src/cmsis/system_gd32f10x.c ****     while(0 == (RCU_CFG0 & RCU_SCSS_HXTAL)){
 320:../system/src/cmsis/system_gd32f10x.c ****     }
 321:../system/src/cmsis/system_gd32f10x.c **** }
 322:../system/src/cmsis/system_gd32f10x.c **** 
 323:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_24M_PLL_HXTAL)
 324:../system/src/cmsis/system_gd32f10x.c **** /*!
 325:../system/src/cmsis/system_gd32f10x.c ****     \brief      configure the system clock to 24M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 326:../system/src/cmsis/system_gd32f10x.c ****     \param[in]  none
 327:../system/src/cmsis/system_gd32f10x.c ****     \param[out] none
 328:../system/src/cmsis/system_gd32f10x.c ****     \retval     none
 329:../system/src/cmsis/system_gd32f10x.c **** */
 330:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_24m_hxtal(void)
 331:../system/src/cmsis/system_gd32f10x.c **** {
 332:../system/src/cmsis/system_gd32f10x.c ****     uint32_t timeout = 0U;
 333:../system/src/cmsis/system_gd32f10x.c ****     uint32_t stab_flag = 0U;
 334:../system/src/cmsis/system_gd32f10x.c **** 
 335:../system/src/cmsis/system_gd32f10x.c ****     /* enable HXTAL */
 336:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 337:../system/src/cmsis/system_gd32f10x.c **** 
 338:../system/src/cmsis/system_gd32f10x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 339:../system/src/cmsis/system_gd32f10x.c ****     do{
 340:../system/src/cmsis/system_gd32f10x.c ****         timeout++;
 341:../system/src/cmsis/system_gd32f10x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 342:../system/src/cmsis/system_gd32f10x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 343:../system/src/cmsis/system_gd32f10x.c **** 
 344:../system/src/cmsis/system_gd32f10x.c ****     /* if fail */
 345:../system/src/cmsis/system_gd32f10x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 346:../system/src/cmsis/system_gd32f10x.c ****         while(1){
 347:../system/src/cmsis/system_gd32f10x.c ****         }
 348:../system/src/cmsis/system_gd32f10x.c ****     }
 349:../system/src/cmsis/system_gd32f10x.c **** 
 350:../system/src/cmsis/system_gd32f10x.c ****     /* HXTAL is stable */
 351:../system/src/cmsis/system_gd32f10x.c ****     /* AHB = SYSCLK */
 352:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 353:../system/src/cmsis/system_gd32f10x.c ****     /* APB2 = AHB/1 */
 354:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 355:../system/src/cmsis/system_gd32f10x.c ****     /* APB1 = AHB/2 */
 356:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 357:../system/src/cmsis/system_gd32f10x.c **** 
 358:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 359:../system/src/cmsis/system_gd32f10x.c ****     /* select HXTAL/2 as clock source */
 360:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 361:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_CFG0_PREDV0);
 362:../system/src/cmsis/system_gd32f10x.c **** 
 363:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_HXTAL/2) * 6 = 24 MHz */
 364:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 365:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_PLL_MUL6;
 366:../system/src/cmsis/system_gd32f10x.c **** 
 367:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 368:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_PREDIV0) * 6 = 24 MHz */
 369:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 370:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL6);
 371:../system/src/cmsis/system_gd32f10x.c **** 
 372:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 373:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 374:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 375:../system/src/cmsis/system_gd32f10x.c **** 
 376:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL1 */
 377:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 378:../system/src/cmsis/system_gd32f10x.c ****     /* wait till PLL1 is ready */
 379:../system/src/cmsis/system_gd32f10x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 380:../system/src/cmsis/system_gd32f10x.c ****     }
 381:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 382:../system/src/cmsis/system_gd32f10x.c **** 
 383:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL */
 384:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 385:../system/src/cmsis/system_gd32f10x.c **** 
 386:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is stable */
 387:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 388:../system/src/cmsis/system_gd32f10x.c ****     }
 389:../system/src/cmsis/system_gd32f10x.c **** 
 390:../system/src/cmsis/system_gd32f10x.c ****     /* select PLL as system clock */
 391:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 392:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 393:../system/src/cmsis/system_gd32f10x.c **** 
 394:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is selected as system clock */
 395:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 396:../system/src/cmsis/system_gd32f10x.c ****     }
 397:../system/src/cmsis/system_gd32f10x.c **** }
 398:../system/src/cmsis/system_gd32f10x.c **** 
 399:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_36M_PLL_HXTAL)
 400:../system/src/cmsis/system_gd32f10x.c **** /*!
 401:../system/src/cmsis/system_gd32f10x.c ****     \brief      configure the system clock to 36M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 402:../system/src/cmsis/system_gd32f10x.c ****     \param[in]  none
 403:../system/src/cmsis/system_gd32f10x.c ****     \param[out] none
 404:../system/src/cmsis/system_gd32f10x.c ****     \retval     none
 405:../system/src/cmsis/system_gd32f10x.c **** */
 406:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_36m_hxtal(void)
 407:../system/src/cmsis/system_gd32f10x.c **** {
 408:../system/src/cmsis/system_gd32f10x.c ****     uint32_t timeout = 0U;
 409:../system/src/cmsis/system_gd32f10x.c ****     uint32_t stab_flag = 0U;
 410:../system/src/cmsis/system_gd32f10x.c **** 
 411:../system/src/cmsis/system_gd32f10x.c ****     /* enable HXTAL */
 412:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 413:../system/src/cmsis/system_gd32f10x.c **** 
 414:../system/src/cmsis/system_gd32f10x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 415:../system/src/cmsis/system_gd32f10x.c ****     do{
 416:../system/src/cmsis/system_gd32f10x.c ****         timeout++;
 417:../system/src/cmsis/system_gd32f10x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 418:../system/src/cmsis/system_gd32f10x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 419:../system/src/cmsis/system_gd32f10x.c **** 
 420:../system/src/cmsis/system_gd32f10x.c ****     /* if fail */
 421:../system/src/cmsis/system_gd32f10x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 422:../system/src/cmsis/system_gd32f10x.c ****         while(1){
 423:../system/src/cmsis/system_gd32f10x.c ****         }
 424:../system/src/cmsis/system_gd32f10x.c ****     }
 425:../system/src/cmsis/system_gd32f10x.c **** 
 426:../system/src/cmsis/system_gd32f10x.c ****     /* HXTAL is stable */
 427:../system/src/cmsis/system_gd32f10x.c ****     /* AHB = SYSCLK */
 428:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 429:../system/src/cmsis/system_gd32f10x.c ****     /* APB2 = AHB/1 */
 430:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 431:../system/src/cmsis/system_gd32f10x.c ****     /* APB1 = AHB/2 */
 432:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 433:../system/src/cmsis/system_gd32f10x.c **** 
 434:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 435:../system/src/cmsis/system_gd32f10x.c ****     /* select HXTAL/2 as clock source */
 436:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 437:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_CFG0_PREDV0);
 438:../system/src/cmsis/system_gd32f10x.c **** 
 439:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_HXTAL/2) * 9 = 36 MHz */
 440:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 441:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_PLL_MUL9;
 442:../system/src/cmsis/system_gd32f10x.c **** 
 443:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 444:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_PREDIV0) * 9 = 36 MHz */
 445:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 446:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL9);
 447:../system/src/cmsis/system_gd32f10x.c **** 
 448:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 449:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 450:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 451:../system/src/cmsis/system_gd32f10x.c **** 
 452:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL1 */
 453:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 454:../system/src/cmsis/system_gd32f10x.c ****     /* wait till PLL1 is ready */
 455:../system/src/cmsis/system_gd32f10x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 456:../system/src/cmsis/system_gd32f10x.c ****     }
 457:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 458:../system/src/cmsis/system_gd32f10x.c **** 
 459:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL */
 460:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 461:../system/src/cmsis/system_gd32f10x.c **** 
 462:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is stable */
 463:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 464:../system/src/cmsis/system_gd32f10x.c ****     }
 465:../system/src/cmsis/system_gd32f10x.c **** 
 466:../system/src/cmsis/system_gd32f10x.c ****     /* select PLL as system clock */
 467:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 468:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 469:../system/src/cmsis/system_gd32f10x.c **** 
 470:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is selected as system clock */
 471:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 472:../system/src/cmsis/system_gd32f10x.c ****     }
 473:../system/src/cmsis/system_gd32f10x.c **** }
 474:../system/src/cmsis/system_gd32f10x.c **** 
 475:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
 476:../system/src/cmsis/system_gd32f10x.c **** /*!
 477:../system/src/cmsis/system_gd32f10x.c ****     \brief      configure the system clock to 48M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 478:../system/src/cmsis/system_gd32f10x.c ****     \param[in]  none
 479:../system/src/cmsis/system_gd32f10x.c ****     \param[out] none
 480:../system/src/cmsis/system_gd32f10x.c ****     \retval     none
 481:../system/src/cmsis/system_gd32f10x.c **** */
 482:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_48m_hxtal(void)
 483:../system/src/cmsis/system_gd32f10x.c **** {
 484:../system/src/cmsis/system_gd32f10x.c ****     uint32_t timeout = 0U;
 485:../system/src/cmsis/system_gd32f10x.c ****     uint32_t stab_flag = 0U;
 486:../system/src/cmsis/system_gd32f10x.c **** 
 487:../system/src/cmsis/system_gd32f10x.c ****     /* enable HXTAL */
 488:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 489:../system/src/cmsis/system_gd32f10x.c **** 
 490:../system/src/cmsis/system_gd32f10x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 491:../system/src/cmsis/system_gd32f10x.c ****     do{
 492:../system/src/cmsis/system_gd32f10x.c ****         timeout++;
 493:../system/src/cmsis/system_gd32f10x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 494:../system/src/cmsis/system_gd32f10x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 495:../system/src/cmsis/system_gd32f10x.c **** 
 496:../system/src/cmsis/system_gd32f10x.c ****     /* if fail */
 497:../system/src/cmsis/system_gd32f10x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 498:../system/src/cmsis/system_gd32f10x.c ****         while(1){
 499:../system/src/cmsis/system_gd32f10x.c ****         }
 500:../system/src/cmsis/system_gd32f10x.c ****     }
 501:../system/src/cmsis/system_gd32f10x.c **** 
 502:../system/src/cmsis/system_gd32f10x.c ****     /* HXTAL is stable */
 503:../system/src/cmsis/system_gd32f10x.c ****     /* AHB = SYSCLK */
 504:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 505:../system/src/cmsis/system_gd32f10x.c ****     /* APB2 = AHB/1 */
 506:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 507:../system/src/cmsis/system_gd32f10x.c ****     /* APB1 = AHB/2 */
 508:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 509:../system/src/cmsis/system_gd32f10x.c **** 
 510:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 511:../system/src/cmsis/system_gd32f10x.c ****     /* select HXTAL/2 as clock source */
 512:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 513:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_CFG0_PREDV0);
 514:../system/src/cmsis/system_gd32f10x.c **** 
 515:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_HXTAL/2) * 12 = 48 MHz */
 516:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 517:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_PLL_MUL12;
 518:../system/src/cmsis/system_gd32f10x.c **** 
 519:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 520:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_PREDIV0) * 12 = 48 MHz */
 521:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 522:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL12);
 523:../system/src/cmsis/system_gd32f10x.c **** 
 524:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 525:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 526:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 527:../system/src/cmsis/system_gd32f10x.c **** 
 528:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL1 */
 529:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 530:../system/src/cmsis/system_gd32f10x.c ****     /* wait till PLL1 is ready */
 531:../system/src/cmsis/system_gd32f10x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 532:../system/src/cmsis/system_gd32f10x.c ****     }
 533:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 534:../system/src/cmsis/system_gd32f10x.c **** 
 535:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL */
 536:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 537:../system/src/cmsis/system_gd32f10x.c **** 
 538:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is stable */
 539:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 540:../system/src/cmsis/system_gd32f10x.c ****     }
 541:../system/src/cmsis/system_gd32f10x.c **** 
 542:../system/src/cmsis/system_gd32f10x.c ****     /* select PLL as system clock */
 543:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 544:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 545:../system/src/cmsis/system_gd32f10x.c **** 
 546:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is selected as system clock */
 547:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 548:../system/src/cmsis/system_gd32f10x.c ****     }
 549:../system/src/cmsis/system_gd32f10x.c **** }
 550:../system/src/cmsis/system_gd32f10x.c **** 
 551:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_56M_PLL_HXTAL)
 552:../system/src/cmsis/system_gd32f10x.c **** /*!
 553:../system/src/cmsis/system_gd32f10x.c ****     \brief      configure the system clock to 56M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 554:../system/src/cmsis/system_gd32f10x.c ****     \param[in]  none
 555:../system/src/cmsis/system_gd32f10x.c ****     \param[out] none
 556:../system/src/cmsis/system_gd32f10x.c ****     \retval     none
 557:../system/src/cmsis/system_gd32f10x.c **** */
 558:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_56m_hxtal(void)
 559:../system/src/cmsis/system_gd32f10x.c **** {
 560:../system/src/cmsis/system_gd32f10x.c ****     uint32_t timeout = 0U;
 561:../system/src/cmsis/system_gd32f10x.c ****     uint32_t stab_flag = 0U;
 562:../system/src/cmsis/system_gd32f10x.c **** 
 563:../system/src/cmsis/system_gd32f10x.c ****     /* enable HXTAL */
 564:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 565:../system/src/cmsis/system_gd32f10x.c **** 
 566:../system/src/cmsis/system_gd32f10x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 567:../system/src/cmsis/system_gd32f10x.c ****     do{
 568:../system/src/cmsis/system_gd32f10x.c ****         timeout++;
 569:../system/src/cmsis/system_gd32f10x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 570:../system/src/cmsis/system_gd32f10x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 571:../system/src/cmsis/system_gd32f10x.c **** 
 572:../system/src/cmsis/system_gd32f10x.c ****     /* if fail */
 573:../system/src/cmsis/system_gd32f10x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 574:../system/src/cmsis/system_gd32f10x.c ****         while(1){
 575:../system/src/cmsis/system_gd32f10x.c ****         }
 576:../system/src/cmsis/system_gd32f10x.c ****     }
 577:../system/src/cmsis/system_gd32f10x.c **** 
 578:../system/src/cmsis/system_gd32f10x.c ****     /* HXTAL is stable */
 579:../system/src/cmsis/system_gd32f10x.c ****     /* AHB = SYSCLK */
 580:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 581:../system/src/cmsis/system_gd32f10x.c ****     /* APB2 = AHB/1 */
 582:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 583:../system/src/cmsis/system_gd32f10x.c ****     /* APB1 = AHB/2 */
 584:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 585:../system/src/cmsis/system_gd32f10x.c **** 
 586:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 587:../system/src/cmsis/system_gd32f10x.c ****     /* select HXTAL/2 as clock source */
 588:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 589:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_CFG0_PREDV0);
 590:../system/src/cmsis/system_gd32f10x.c **** 
 591:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_HXTAL/2) * 14 = 56 MHz */
 592:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 593:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_PLL_MUL14;
 594:../system/src/cmsis/system_gd32f10x.c **** 
 595:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 596:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_PREDIV0) * 14 = 56 MHz */
 597:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 598:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL14);
 599:../system/src/cmsis/system_gd32f10x.c **** 
 600:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 601:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 602:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 603:../system/src/cmsis/system_gd32f10x.c **** 
 604:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL1 */
 605:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 606:../system/src/cmsis/system_gd32f10x.c ****     /* wait till PLL1 is ready */
 607:../system/src/cmsis/system_gd32f10x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 608:../system/src/cmsis/system_gd32f10x.c ****     }
 609:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 610:../system/src/cmsis/system_gd32f10x.c **** 
 611:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL */
 612:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 613:../system/src/cmsis/system_gd32f10x.c **** 
 614:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is stable */
 615:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 616:../system/src/cmsis/system_gd32f10x.c ****     }
 617:../system/src/cmsis/system_gd32f10x.c **** 
 618:../system/src/cmsis/system_gd32f10x.c ****     /* select PLL as system clock */
 619:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 620:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 621:../system/src/cmsis/system_gd32f10x.c **** 
 622:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is selected as system clock */
 623:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 624:../system/src/cmsis/system_gd32f10x.c ****     }
 625:../system/src/cmsis/system_gd32f10x.c **** }
 626:../system/src/cmsis/system_gd32f10x.c **** 
 627:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
 628:../system/src/cmsis/system_gd32f10x.c **** /*!
 629:../system/src/cmsis/system_gd32f10x.c ****     \brief      configure the system clock to 72M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 630:../system/src/cmsis/system_gd32f10x.c ****     \param[in]  none
 631:../system/src/cmsis/system_gd32f10x.c ****     \param[out] none
 632:../system/src/cmsis/system_gd32f10x.c ****     \retval     none
 633:../system/src/cmsis/system_gd32f10x.c **** */
 634:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_72m_hxtal(void)
 635:../system/src/cmsis/system_gd32f10x.c **** {
 636:../system/src/cmsis/system_gd32f10x.c ****     uint32_t timeout = 0U;
 637:../system/src/cmsis/system_gd32f10x.c ****     uint32_t stab_flag = 0U;
 638:../system/src/cmsis/system_gd32f10x.c **** 
 639:../system/src/cmsis/system_gd32f10x.c ****     /* enable HXTAL */
 640:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 641:../system/src/cmsis/system_gd32f10x.c **** 
 642:../system/src/cmsis/system_gd32f10x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 643:../system/src/cmsis/system_gd32f10x.c ****     do{
 644:../system/src/cmsis/system_gd32f10x.c ****         timeout++;
 645:../system/src/cmsis/system_gd32f10x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 646:../system/src/cmsis/system_gd32f10x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 647:../system/src/cmsis/system_gd32f10x.c **** 
 648:../system/src/cmsis/system_gd32f10x.c ****     /* if fail */
 649:../system/src/cmsis/system_gd32f10x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 650:../system/src/cmsis/system_gd32f10x.c ****         while(1){
 651:../system/src/cmsis/system_gd32f10x.c ****         }
 652:../system/src/cmsis/system_gd32f10x.c ****     }
 653:../system/src/cmsis/system_gd32f10x.c **** 
 654:../system/src/cmsis/system_gd32f10x.c ****     /* HXTAL is stable */
 655:../system/src/cmsis/system_gd32f10x.c ****     /* AHB = SYSCLK */
 656:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 657:../system/src/cmsis/system_gd32f10x.c ****     /* APB2 = AHB/1 */
 658:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 659:../system/src/cmsis/system_gd32f10x.c ****     /* APB1 = AHB/2 */
 660:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 661:../system/src/cmsis/system_gd32f10x.c **** 
 662:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 663:../system/src/cmsis/system_gd32f10x.c ****     /* select HXTAL/2 as clock source */
 664:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 665:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_CFG0_PREDV0);
 666:../system/src/cmsis/system_gd32f10x.c **** 
 667:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_HXTAL/2) * 18 = 72 MHz */
 668:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 669:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_PLL_MUL18;
 670:../system/src/cmsis/system_gd32f10x.c **** 
 671:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 672:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_PREDIV0) * 18 = 72 MHz */ 
 673:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 674:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL18);
 675:../system/src/cmsis/system_gd32f10x.c **** 
 676:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */ 
 677:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 678:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 679:../system/src/cmsis/system_gd32f10x.c **** 
 680:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL1 */
 681:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 682:../system/src/cmsis/system_gd32f10x.c ****     /* wait till PLL1 is ready */
 683:../system/src/cmsis/system_gd32f10x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 684:../system/src/cmsis/system_gd32f10x.c ****     }
 685:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 686:../system/src/cmsis/system_gd32f10x.c **** 
 687:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL */
 688:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 689:../system/src/cmsis/system_gd32f10x.c **** 
 690:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is stable */
 691:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 692:../system/src/cmsis/system_gd32f10x.c ****     }
 693:../system/src/cmsis/system_gd32f10x.c **** 
 694:../system/src/cmsis/system_gd32f10x.c ****     /* select PLL as system clock */
 695:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 696:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 697:../system/src/cmsis/system_gd32f10x.c **** 
 698:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is selected as system clock */
 699:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 700:../system/src/cmsis/system_gd32f10x.c ****     }
 701:../system/src/cmsis/system_gd32f10x.c **** }
 702:../system/src/cmsis/system_gd32f10x.c **** 
 703:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_96M_PLL_HXTAL)
 704:../system/src/cmsis/system_gd32f10x.c **** /*!
 705:../system/src/cmsis/system_gd32f10x.c ****     \brief      configure the system clock to 96M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 706:../system/src/cmsis/system_gd32f10x.c ****     \param[in]  none
 707:../system/src/cmsis/system_gd32f10x.c ****     \param[out] none
 708:../system/src/cmsis/system_gd32f10x.c ****     \retval     none
 709:../system/src/cmsis/system_gd32f10x.c **** */
 710:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_96m_hxtal(void)
 711:../system/src/cmsis/system_gd32f10x.c **** {
 712:../system/src/cmsis/system_gd32f10x.c ****     uint32_t timeout = 0U;
 713:../system/src/cmsis/system_gd32f10x.c ****     uint32_t stab_flag = 0U;
 714:../system/src/cmsis/system_gd32f10x.c **** 
 715:../system/src/cmsis/system_gd32f10x.c ****     /* enable HXTAL */
 716:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 717:../system/src/cmsis/system_gd32f10x.c **** 
 718:../system/src/cmsis/system_gd32f10x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 719:../system/src/cmsis/system_gd32f10x.c ****     do{
 720:../system/src/cmsis/system_gd32f10x.c ****         timeout++;
 721:../system/src/cmsis/system_gd32f10x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 722:../system/src/cmsis/system_gd32f10x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 723:../system/src/cmsis/system_gd32f10x.c **** 
 724:../system/src/cmsis/system_gd32f10x.c ****     /* if fail */
 725:../system/src/cmsis/system_gd32f10x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 726:../system/src/cmsis/system_gd32f10x.c ****         while(1){
 727:../system/src/cmsis/system_gd32f10x.c ****         }
 728:../system/src/cmsis/system_gd32f10x.c ****     }
 729:../system/src/cmsis/system_gd32f10x.c **** 
 730:../system/src/cmsis/system_gd32f10x.c ****     /* HXTAL is stable */
 731:../system/src/cmsis/system_gd32f10x.c ****     /* AHB = SYSCLK */
 732:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 733:../system/src/cmsis/system_gd32f10x.c ****     /* APB2 = AHB/1 */
 734:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 735:../system/src/cmsis/system_gd32f10x.c ****     /* APB1 = AHB/2 */
 736:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 737:../system/src/cmsis/system_gd32f10x.c **** 
 738:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 739:../system/src/cmsis/system_gd32f10x.c ****     /* select HXTAL/2 as clock source */
 740:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 741:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_CFG0_PREDV0);
 742:../system/src/cmsis/system_gd32f10x.c **** 
 743:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_HXTAL/2) * 24 = 96 MHz */
 744:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 745:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_PLL_MUL24;
 746:../system/src/cmsis/system_gd32f10x.c **** 
 747:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 748:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PLL = (CK_PREDIV0) * 24 = 96 MHz */
 749:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 750:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL24);
 751:../system/src/cmsis/system_gd32f10x.c **** 
 752:../system/src/cmsis/system_gd32f10x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 753:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 754:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 755:../system/src/cmsis/system_gd32f10x.c **** 
 756:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL1 */
 757:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 758:../system/src/cmsis/system_gd32f10x.c ****     /* wait till PLL1 is ready */
 759:../system/src/cmsis/system_gd32f10x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 760:../system/src/cmsis/system_gd32f10x.c ****     }
 761:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 762:../system/src/cmsis/system_gd32f10x.c **** 
 763:../system/src/cmsis/system_gd32f10x.c ****     /* enable PLL */
 764:../system/src/cmsis/system_gd32f10x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 765:../system/src/cmsis/system_gd32f10x.c **** 
 766:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is stable */
 767:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 768:../system/src/cmsis/system_gd32f10x.c ****     }
 769:../system/src/cmsis/system_gd32f10x.c **** 
 770:../system/src/cmsis/system_gd32f10x.c ****     /* select PLL as system clock */
 771:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 772:../system/src/cmsis/system_gd32f10x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 773:../system/src/cmsis/system_gd32f10x.c **** 
 774:../system/src/cmsis/system_gd32f10x.c ****     /* wait until PLL is selected as system clock */
 775:../system/src/cmsis/system_gd32f10x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 776:../system/src/cmsis/system_gd32f10x.c ****     }
 777:../system/src/cmsis/system_gd32f10x.c **** }
 778:../system/src/cmsis/system_gd32f10x.c **** 
 779:../system/src/cmsis/system_gd32f10x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
 780:../system/src/cmsis/system_gd32f10x.c **** /*!
 781:../system/src/cmsis/system_gd32f10x.c ****  \brief      configure the system clock to 108M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) as 
 782:../system/src/cmsis/system_gd32f10x.c ****  \param[in]  none
 783:../system/src/cmsis/system_gd32f10x.c ****  \param[out] none
 784:../system/src/cmsis/system_gd32f10x.c ****  \retval     none
 785:../system/src/cmsis/system_gd32f10x.c ****  */
 786:../system/src/cmsis/system_gd32f10x.c **** static void system_clock_108m_hxtal(void) {
  26              		.loc 1 786 43 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
 787:../system/src/cmsis/system_gd32f10x.c **** 	uint32_t timeout = 0U;
  31              		.loc 1 787 2 view .LVU1
  32              	.LVL0:
 788:../system/src/cmsis/system_gd32f10x.c **** 	uint32_t stab_flag = 0U;
  33              		.loc 1 788 2 view .LVU2
 789:../system/src/cmsis/system_gd32f10x.c **** 
 790:../system/src/cmsis/system_gd32f10x.c **** 	/* enable HXTAL */
 791:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CTL |= RCU_CTL_HXTALEN;
  34              		.loc 1 791 2 view .LVU3
  35 0000 254A     		ldr	r2, .L8
  36 0002 1368     		ldr	r3, [r2]
  37              		.loc 1 791 10 is_stmt 0 view .LVU4
  38 0004 43F48033 		orr	r3, r3, #65536
  39 0008 1360     		str	r3, [r2]
 787:../system/src/cmsis/system_gd32f10x.c **** 	uint32_t stab_flag = 0U;
  40              		.loc 1 787 11 view .LVU5
  41 000a 0023     		movs	r3, #0
  42              	.LVL1:
  43              	.L3:
 792:../system/src/cmsis/system_gd32f10x.c **** 
 793:../system/src/cmsis/system_gd32f10x.c **** 	/* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 794:../system/src/cmsis/system_gd32f10x.c **** 	do {
  44              		.loc 1 794 2 is_stmt 1 discriminator 2 view .LVU6
 795:../system/src/cmsis/system_gd32f10x.c **** 		timeout++;
  45              		.loc 1 795 3 discriminator 2 view .LVU7
  46              		.loc 1 795 10 is_stmt 0 discriminator 2 view .LVU8
  47 000c 0133     		adds	r3, r3, #1
  48              	.LVL2:
 796:../system/src/cmsis/system_gd32f10x.c **** 		stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
  49              		.loc 1 796 3 is_stmt 1 discriminator 2 view .LVU9
  50              		.loc 1 796 16 is_stmt 0 discriminator 2 view .LVU10
  51 000e 224A     		ldr	r2, .L8
  52 0010 1268     		ldr	r2, [r2]
  53              	.LVL3:
 797:../system/src/cmsis/system_gd32f10x.c **** 	} while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
  54              		.loc 1 797 29 is_stmt 1 discriminator 2 view .LVU11
  55 0012 12F4003F 		tst	r2, #131072
  56 0016 03D1     		bne	.L2
  57              		.loc 1 797 29 is_stmt 0 discriminator 1 view .LVU12
  58 0018 4FF6FF72 		movw	r2, #65535
  59              	.LVL4:
  60              		.loc 1 797 29 discriminator 1 view .LVU13
  61 001c 9342     		cmp	r3, r2
  62 001e F5D1     		bne	.L3
  63              	.L2:
 798:../system/src/cmsis/system_gd32f10x.c **** 
 799:../system/src/cmsis/system_gd32f10x.c **** 	/* if fail */
 800:../system/src/cmsis/system_gd32f10x.c **** 	if (0U == (RCU_CTL & RCU_CTL_HXTALSTB)) {
  64              		.loc 1 800 2 is_stmt 1 view .LVU14
  65              		.loc 1 800 13 is_stmt 0 view .LVU15
  66 0020 1D4B     		ldr	r3, .L8
  67              	.LVL5:
  68              		.loc 1 800 13 view .LVU16
  69 0022 1B68     		ldr	r3, [r3]
  70              		.loc 1 800 5 view .LVU17
  71 0024 13F4003F 		tst	r3, #131072
  72 0028 00D1     		bne	.L4
  73              	.L5:
 801:../system/src/cmsis/system_gd32f10x.c **** 		while (1) {
  74              		.loc 1 801 3 is_stmt 1 discriminator 1 view .LVU18
 802:../system/src/cmsis/system_gd32f10x.c **** 		}
  75              		.loc 1 802 3 discriminator 1 view .LVU19
 801:../system/src/cmsis/system_gd32f10x.c **** 		while (1) {
  76              		.loc 1 801 9 discriminator 1 view .LVU20
  77 002a FEE7     		b	.L5
  78              	.L4:
 803:../system/src/cmsis/system_gd32f10x.c **** 	}
 804:../system/src/cmsis/system_gd32f10x.c **** 
 805:../system/src/cmsis/system_gd32f10x.c **** 	/* HXTAL is stable */
 806:../system/src/cmsis/system_gd32f10x.c **** 	/* AHB = SYSCLK */
 807:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
  79              		.loc 1 807 2 view .LVU21
  80              		.loc 1 807 11 is_stmt 0 view .LVU22
  81 002c 1A4B     		ldr	r3, .L8
  82 002e 5A68     		ldr	r2, [r3, #4]
  83 0030 5A60     		str	r2, [r3, #4]
 808:../system/src/cmsis/system_gd32f10x.c **** 	/* APB2 = AHB/1 */
 809:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
  84              		.loc 1 809 2 is_stmt 1 view .LVU23
  85              		.loc 1 809 11 is_stmt 0 view .LVU24
  86 0032 5A68     		ldr	r2, [r3, #4]
  87 0034 5A60     		str	r2, [r3, #4]
 810:../system/src/cmsis/system_gd32f10x.c **** 	/* APB1 = AHB/2 */
 811:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
  88              		.loc 1 811 2 is_stmt 1 view .LVU25
  89 0036 5A68     		ldr	r2, [r3, #4]
  90              		.loc 1 811 11 is_stmt 0 view .LVU26
  91 0038 42F48062 		orr	r2, r2, #1024
  92 003c 5A60     		str	r2, [r3, #4]
 812:../system/src/cmsis/system_gd32f10x.c **** 
 813:../system/src/cmsis/system_gd32f10x.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 814:../system/src/cmsis/system_gd32f10x.c **** 	/* select HXTAL/2 as clock source */
 815:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
  93              		.loc 1 815 2 is_stmt 1 view .LVU27
  94 003e 5A68     		ldr	r2, [r3, #4]
  95              		.loc 1 815 11 is_stmt 0 view .LVU28
  96 0040 22F44032 		bic	r2, r2, #196608
  97 0044 5A60     		str	r2, [r3, #4]
 816:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_CFG0_PREDV0);
  98              		.loc 1 816 2 is_stmt 1 view .LVU29
  99 0046 5A68     		ldr	r2, [r3, #4]
 100              		.loc 1 816 11 is_stmt 0 view .LVU30
 101 0048 42F44032 		orr	r2, r2, #196608
 102 004c 5A60     		str	r2, [r3, #4]
 817:../system/src/cmsis/system_gd32f10x.c **** 
 818:../system/src/cmsis/system_gd32f10x.c **** 	/* CK_PLL = (CK_HXTAL/2) * 27 = 108 MHz */
 819:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 103              		.loc 1 819 2 is_stmt 1 view .LVU31
 104 004e 5A68     		ldr	r2, [r3, #4]
 105              		.loc 1 819 11 is_stmt 0 view .LVU32
 106 0050 22F00362 		bic	r2, r2, #137363456
 107 0054 22F44022 		bic	r2, r2, #786432
 108 0058 5A60     		str	r2, [r3, #4]
 820:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 |= RCU_PLL_MUL27;
 109              		.loc 1 820 2 is_stmt 1 view .LVU33
 110 005a 5A68     		ldr	r2, [r3, #4]
 111              		.loc 1 820 11 is_stmt 0 view .LVU34
 112 005c 42F00262 		orr	r2, r2, #136314880
 113 0060 42F40022 		orr	r2, r2, #524288
 114 0064 5A60     		str	r2, [r3, #4]
 821:../system/src/cmsis/system_gd32f10x.c **** 
 822:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 823:../system/src/cmsis/system_gd32f10x.c **** 	/* CK_PLL = (CK_PREDIV0) * 27 = 108 MHz */
 824:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 825:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL27);
 826:../system/src/cmsis/system_gd32f10x.c **** 
 827:../system/src/cmsis/system_gd32f10x.c **** 	/* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 828:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 829:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 830:../system/src/cmsis/system_gd32f10x.c **** 
 831:../system/src/cmsis/system_gd32f10x.c **** 	/* enable PLL1 */
 832:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CTL |= RCU_CTL_PLL1EN;
 833:../system/src/cmsis/system_gd32f10x.c **** 	/* wait till PLL1 is ready */
 834:../system/src/cmsis/system_gd32f10x.c **** 	while(0U == (RCU_CTL & RCU_CTL_PLL1STB)) {
 835:../system/src/cmsis/system_gd32f10x.c **** 	}
 836:../system/src/cmsis/system_gd32f10x.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 837:../system/src/cmsis/system_gd32f10x.c **** 
 838:../system/src/cmsis/system_gd32f10x.c **** 	/* enable PLL */
 839:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CTL |= RCU_CTL_PLLEN;
 115              		.loc 1 839 2 is_stmt 1 view .LVU35
 116 0066 1A68     		ldr	r2, [r3]
 117              		.loc 1 839 10 is_stmt 0 view .LVU36
 118 0068 42F08072 		orr	r2, r2, #16777216
 119 006c 1A60     		str	r2, [r3]
 840:../system/src/cmsis/system_gd32f10x.c **** 
 841:../system/src/cmsis/system_gd32f10x.c **** 	/* wait until PLL is stable */
 842:../system/src/cmsis/system_gd32f10x.c **** 	while (0U == (RCU_CTL & RCU_CTL_PLLSTB)) {
 120              		.loc 1 842 2 is_stmt 1 view .LVU37
 121              	.L6:
 843:../system/src/cmsis/system_gd32f10x.c **** 	}
 122              		.loc 1 843 2 discriminator 1 view .LVU38
 842:../system/src/cmsis/system_gd32f10x.c **** 	}
 123              		.loc 1 842 12 discriminator 1 view .LVU39
 842:../system/src/cmsis/system_gd32f10x.c **** 	}
 124              		.loc 1 842 16 is_stmt 0 discriminator 1 view .LVU40
 125 006e 0A4B     		ldr	r3, .L8
 126 0070 1B68     		ldr	r3, [r3]
 842:../system/src/cmsis/system_gd32f10x.c **** 	}
 127              		.loc 1 842 12 discriminator 1 view .LVU41
 128 0072 13F0007F 		tst	r3, #33554432
 129 0076 FAD0     		beq	.L6
 844:../system/src/cmsis/system_gd32f10x.c **** 
 845:../system/src/cmsis/system_gd32f10x.c **** 	/* select PLL as system clock */
 846:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 &= ~RCU_CFG0_SCS;
 130              		.loc 1 846 2 is_stmt 1 view .LVU42
 131 0078 074B     		ldr	r3, .L8
 132 007a 5A68     		ldr	r2, [r3, #4]
 133              		.loc 1 846 11 is_stmt 0 view .LVU43
 134 007c 22F00302 		bic	r2, r2, #3
 135 0080 5A60     		str	r2, [r3, #4]
 847:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 136              		.loc 1 847 2 is_stmt 1 view .LVU44
 137 0082 5A68     		ldr	r2, [r3, #4]
 138              		.loc 1 847 11 is_stmt 0 view .LVU45
 139 0084 42F00202 		orr	r2, r2, #2
 140 0088 5A60     		str	r2, [r3, #4]
 848:../system/src/cmsis/system_gd32f10x.c **** 
 849:../system/src/cmsis/system_gd32f10x.c **** 	/* wait until PLL is selected as system clock */
 850:../system/src/cmsis/system_gd32f10x.c **** 	while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 141              		.loc 1 850 2 is_stmt 1 view .LVU46
 142              	.L7:
 851:../system/src/cmsis/system_gd32f10x.c **** 	}
 143              		.loc 1 851 2 discriminator 1 view .LVU47
 850:../system/src/cmsis/system_gd32f10x.c **** 	}
 144              		.loc 1 850 12 discriminator 1 view .LVU48
 850:../system/src/cmsis/system_gd32f10x.c **** 	}
 145              		.loc 1 850 16 is_stmt 0 discriminator 1 view .LVU49
 146 008a 034B     		ldr	r3, .L8
 147 008c 5B68     		ldr	r3, [r3, #4]
 850:../system/src/cmsis/system_gd32f10x.c **** 	}
 148              		.loc 1 850 12 discriminator 1 view .LVU50
 149 008e 13F0080F 		tst	r3, #8
 150 0092 FAD0     		beq	.L7
 852:../system/src/cmsis/system_gd32f10x.c **** }
 151              		.loc 1 852 1 view .LVU51
 152 0094 7047     		bx	lr
 153              	.L9:
 154 0096 00BF     		.align	2
 155              	.L8:
 156 0098 00100240 		.word	1073876992
 157              		.cfi_endproc
 158              	.LFE59:
 160              		.section	.text.system_clock_config,"ax",%progbits
 161              		.align	1
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 166              	system_clock_config:
 167              	.LFB56:
 110:../system/src/cmsis/system_gd32f10x.c **** #ifdef __SYSTEM_CLOCK_HXTAL
 168              		.loc 1 110 39 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172 0000 08B5     		push	{r3, lr}
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 3, -8
 175              		.cfi_offset 14, -4
 126:../system/src/cmsis/system_gd32f10x.c **** 
 176              		.loc 1 126 2 view .LVU53
 177 0002 FFF7FEFF 		bl	system_clock_108m_hxtal
 178              	.LVL6:
 135:../system/src/cmsis/system_gd32f10x.c **** 
 179              		.loc 1 135 1 is_stmt 0 view .LVU54
 180 0006 08BD     		pop	{r3, pc}
 181              		.cfi_endproc
 182              	.LFE56:
 184              		.section	.text.SystemInit,"ax",%progbits
 185              		.align	1
 186              		.global	SystemInit
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	SystemInit:
 192              	.LFB57:
 143:../system/src/cmsis/system_gd32f10x.c **** 	/* reset the RCC clock configuration to the default reset state */
 193              		.loc 1 143 23 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197 0000 08B5     		push	{r3, lr}
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 3, -8
 200              		.cfi_offset 14, -4
 146:../system/src/cmsis/system_gd32f10x.c **** 
 201              		.loc 1 146 2 view .LVU56
 202 0002 124B     		ldr	r3, .L14
 203 0004 1A68     		ldr	r2, [r3]
 146:../system/src/cmsis/system_gd32f10x.c **** 
 204              		.loc 1 146 10 is_stmt 0 view .LVU57
 205 0006 42F00102 		orr	r2, r2, #1
 206 000a 1A60     		str	r2, [r3]
 149:../system/src/cmsis/system_gd32f10x.c **** 			| RCU_CFG0_APB2PSC |
 207              		.loc 1 149 2 is_stmt 1 view .LVU58
 208 000c 5968     		ldr	r1, [r3, #4]
 149:../system/src/cmsis/system_gd32f10x.c **** 			| RCU_CFG0_APB2PSC |
 209              		.loc 1 149 11 is_stmt 0 view .LVU59
 210 000e 104A     		ldr	r2, .L14+4
 211 0010 0A40     		ands	r2, r2, r1
 212 0012 5A60     		str	r2, [r3, #4]
 154:../system/src/cmsis/system_gd32f10x.c **** 
 213              		.loc 1 154 2 is_stmt 1 view .LVU60
 214 0014 1A68     		ldr	r2, [r3]
 154:../system/src/cmsis/system_gd32f10x.c **** 
 215              		.loc 1 154 10 is_stmt 0 view .LVU61
 216 0016 22F08472 		bic	r2, r2, #17301504
 217 001a 22F48032 		bic	r2, r2, #65536
 218 001e 1A60     		str	r2, [r3]
 157:../system/src/cmsis/system_gd32f10x.c **** 
 219              		.loc 1 157 2 is_stmt 1 view .LVU62
 220 0020 1A68     		ldr	r2, [r3]
 157:../system/src/cmsis/system_gd32f10x.c **** 
 221              		.loc 1 157 10 is_stmt 0 view .LVU63
 222 0022 22F48022 		bic	r2, r2, #262144
 223 0026 1A60     		str	r2, [r3]
 167:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0_USBDPSC | RCU_CFG0_PLLMF_4);
 224              		.loc 1 167 2 is_stmt 1 view .LVU64
 225 0028 5A68     		ldr	r2, [r3, #4]
 167:../system/src/cmsis/system_gd32f10x.c **** 	RCU_CFG0_USBDPSC | RCU_CFG0_PLLMF_4);
 226              		.loc 1 167 11 is_stmt 0 view .LVU65
 227 002a 22F00F62 		bic	r2, r2, #149946368
 228 002e 22F47022 		bic	r2, r2, #983040
 229 0032 5A60     		str	r2, [r3, #4]
 173:../system/src/cmsis/system_gd32f10x.c **** 	/* disable all interrupts */
 230              		.loc 1 173 2 is_stmt 1 view .LVU66
 231 0034 1A68     		ldr	r2, [r3]
 173:../system/src/cmsis/system_gd32f10x.c **** 	/* disable all interrupts */
 232              		.loc 1 173 10 is_stmt 0 view .LVU67
 233 0036 22F08472 		bic	r2, r2, #17301504
 234 003a 22F48032 		bic	r2, r2, #65536
 235 003e 1A60     		str	r2, [r3]
 175:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 236              		.loc 1 175 2 is_stmt 1 view .LVU68
 175:../system/src/cmsis/system_gd32f10x.c **** #elif defined(GD32F10X_CL)
 237              		.loc 1 175 10 is_stmt 0 view .LVU69
 238 0040 4FF41F02 		mov	r2, #10420224
 239 0044 9A60     		str	r2, [r3, #8]
 184:../system/src/cmsis/system_gd32f10x.c **** }
 240              		.loc 1 184 2 is_stmt 1 view .LVU70
 241 0046 FFF7FEFF 		bl	system_clock_config
 242              	.LVL7:
 185:../system/src/cmsis/system_gd32f10x.c **** 
 243              		.loc 1 185 1 is_stmt 0 view .LVU71
 244 004a 08BD     		pop	{r3, pc}
 245              	.L15:
 246              		.align	2
 247              	.L14:
 248 004c 00100240 		.word	1073876992
 249 0050 0C00FFE8 		.word	-385941492
 250              		.cfi_endproc
 251              	.LFE57:
 253              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 254              		.align	1
 255              		.global	SystemCoreClockUpdate
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	SystemCoreClockUpdate:
 261              	.LFB58:
 193:../system/src/cmsis/system_gd32f10x.c **** 	uint32_t scss;
 262              		.loc 1 193 34 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		@ link register save eliminated.
 194:../system/src/cmsis/system_gd32f10x.c **** 	uint32_t pllsel, predv0sel, pllmf, ck_src;
 267              		.loc 1 194 2 view .LVU73
 195:../system/src/cmsis/system_gd32f10x.c **** #ifdef  GD32F10X_CL
 268              		.loc 1 195 2 view .LVU74
 200:../system/src/cmsis/system_gd32f10x.c **** 
 269              		.loc 1 200 2 view .LVU75
 200:../system/src/cmsis/system_gd32f10x.c **** 
 270              		.loc 1 200 9 is_stmt 0 view .LVU76
 271 0000 1B4B     		ldr	r3, .L29
 272 0002 5B68     		ldr	r3, [r3, #4]
 200:../system/src/cmsis/system_gd32f10x.c **** 
 273              		.loc 1 200 7 view .LVU77
 274 0004 C3F38103 		ubfx	r3, r3, #2, #2
 275              	.LVL8:
 202:../system/src/cmsis/system_gd32f10x.c **** 	/* IRC8M is selected as CK_SYS */
 276              		.loc 1 202 2 is_stmt 1 view .LVU78
 277 0008 012B     		cmp	r3, #1
 278 000a 0AD0     		beq	.L17
 279 000c 022B     		cmp	r3, #2
 280 000e 0CD0     		beq	.L18
 281 0010 1BB1     		cbz	r3, .L28
 275:../system/src/cmsis/system_gd32f10x.c **** 		break;
 282              		.loc 1 275 3 view .LVU79
 275:../system/src/cmsis/system_gd32f10x.c **** 		break;
 283              		.loc 1 275 19 is_stmt 0 view .LVU80
 284 0012 184B     		ldr	r3, .L29+4
 285              	.LVL9:
 275:../system/src/cmsis/system_gd32f10x.c **** 		break;
 286              		.loc 1 275 19 view .LVU81
 287 0014 184A     		ldr	r2, .L29+8
 288 0016 1A60     		str	r2, [r3]
 276:../system/src/cmsis/system_gd32f10x.c **** 	}
 289              		.loc 1 276 3 is_stmt 1 view .LVU82
 278:../system/src/cmsis/system_gd32f10x.c **** 
 290              		.loc 1 278 1 is_stmt 0 view .LVU83
 291 0018 7047     		bx	lr
 292              	.LVL10:
 293              	.L28:
 205:../system/src/cmsis/system_gd32f10x.c **** 		break;
 294              		.loc 1 205 3 is_stmt 1 view .LVU84
 205:../system/src/cmsis/system_gd32f10x.c **** 		break;
 295              		.loc 1 205 19 is_stmt 0 view .LVU85
 296 001a 164B     		ldr	r3, .L29+4
 297              	.LVL11:
 205:../system/src/cmsis/system_gd32f10x.c **** 		break;
 298              		.loc 1 205 19 view .LVU86
 299 001c 164A     		ldr	r2, .L29+8
 300 001e 1A60     		str	r2, [r3]
 206:../system/src/cmsis/system_gd32f10x.c **** 
 301              		.loc 1 206 3 is_stmt 1 view .LVU87
 302 0020 7047     		bx	lr
 303              	.LVL12:
 304              	.L17:
 210:../system/src/cmsis/system_gd32f10x.c **** 		break;
 305              		.loc 1 210 3 view .LVU88
 210:../system/src/cmsis/system_gd32f10x.c **** 		break;
 306              		.loc 1 210 19 is_stmt 0 view .LVU89
 307 0022 144B     		ldr	r3, .L29+4
 308              	.LVL13:
 210:../system/src/cmsis/system_gd32f10x.c **** 		break;
 309              		.loc 1 210 19 view .LVU90
 310 0024 144A     		ldr	r2, .L29+8
 311 0026 1A60     		str	r2, [r3]
 211:../system/src/cmsis/system_gd32f10x.c **** 
 312              		.loc 1 211 3 is_stmt 1 view .LVU91
 313 0028 7047     		bx	lr
 314              	.LVL14:
 315              	.L18:
 216:../system/src/cmsis/system_gd32f10x.c **** 
 316              		.loc 1 216 3 view .LVU92
 216:../system/src/cmsis/system_gd32f10x.c **** 
 317              		.loc 1 216 13 is_stmt 0 view .LVU93
 318 002a 114B     		ldr	r3, .L29
 319              	.LVL15:
 216:../system/src/cmsis/system_gd32f10x.c **** 
 320              		.loc 1 216 13 view .LVU94
 321 002c 5B68     		ldr	r3, [r3, #4]
 322              	.LVL16:
 218:../system/src/cmsis/system_gd32f10x.c **** 			/* PLL clock source is IRC8M/2 */
 323              		.loc 1 218 3 is_stmt 1 view .LVU95
 218:../system/src/cmsis/system_gd32f10x.c **** 			/* PLL clock source is IRC8M/2 */
 324              		.loc 1 218 6 is_stmt 0 view .LVU96
 325 002e 13F4803F 		tst	r3, #65536
 326 0032 06D0     		beq	.L26
 223:../system/src/cmsis/system_gd32f10x.c **** 
 327              		.loc 1 223 4 is_stmt 1 view .LVU97
 328              	.LVL17:
 226:../system/src/cmsis/system_gd32f10x.c **** 
 329              		.loc 1 226 4 view .LVU98
 226:../system/src/cmsis/system_gd32f10x.c **** 
 330              		.loc 1 226 17 is_stmt 0 view .LVU99
 331 0034 0E4B     		ldr	r3, .L29
 332              	.LVL18:
 226:../system/src/cmsis/system_gd32f10x.c **** 
 333              		.loc 1 226 17 view .LVU100
 334 0036 5B68     		ldr	r3, [r3, #4]
 335              	.LVL19:
 229:../system/src/cmsis/system_gd32f10x.c **** 				ck_src = HXTAL_VALUE / 2U;
 336              		.loc 1 229 4 is_stmt 1 view .LVU101
 229:../system/src/cmsis/system_gd32f10x.c **** 				ck_src = HXTAL_VALUE / 2U;
 337              		.loc 1 229 7 is_stmt 0 view .LVU102
 338 0038 13F4003F 		tst	r3, #131072
 339 003c 12D1     		bne	.L27
 223:../system/src/cmsis/system_gd32f10x.c **** 
 340              		.loc 1 223 11 view .LVU103
 341 003e 0E49     		ldr	r1, .L29+8
 342 0040 00E0     		b	.L21
 343              	.LVL20:
 344              	.L26:
 220:../system/src/cmsis/system_gd32f10x.c **** 		} else {
 345              		.loc 1 220 11 view .LVU104
 346 0042 0E49     		ldr	r1, .L29+12
 347              	.LVL21:
 348              	.L21:
 250:../system/src/cmsis/system_gd32f10x.c **** 
 349              		.loc 1 250 3 is_stmt 1 view .LVU105
 250:../system/src/cmsis/system_gd32f10x.c **** 
 350              		.loc 1 250 11 is_stmt 0 view .LVU106
 351 0044 0A4A     		ldr	r2, .L29
 352 0046 5368     		ldr	r3, [r2, #4]
 250:../system/src/cmsis/system_gd32f10x.c **** 
 353              		.loc 1 250 9 view .LVU107
 354 0048 C3F38343 		ubfx	r3, r3, #18, #4
 355              	.LVL22:
 252:../system/src/cmsis/system_gd32f10x.c **** 			pllmf |= 0x10U;
 356              		.loc 1 252 3 is_stmt 1 view .LVU108
 252:../system/src/cmsis/system_gd32f10x.c **** 			pllmf |= 0x10U;
 357              		.loc 1 252 8 is_stmt 0 view .LVU109
 358 004c 5268     		ldr	r2, [r2, #4]
 252:../system/src/cmsis/system_gd32f10x.c **** 			pllmf |= 0x10U;
 359              		.loc 1 252 6 view .LVU110
 360 004e 12F0006F 		tst	r2, #134217728
 361 0052 09D0     		beq	.L22
 253:../system/src/cmsis/system_gd32f10x.c **** 		}
 362              		.loc 1 253 4 is_stmt 1 view .LVU111
 253:../system/src/cmsis/system_gd32f10x.c **** 		}
 363              		.loc 1 253 10 is_stmt 0 view .LVU112
 364 0054 43F01003 		orr	r3, r3, #16
 365              	.LVL23:
 256:../system/src/cmsis/system_gd32f10x.c **** 			pllmf += 1U;
 366              		.loc 1 256 3 is_stmt 1 view .LVU113
 367              	.L23:
 257:../system/src/cmsis/system_gd32f10x.c **** 		} else {
 368              		.loc 1 257 4 view .LVU114
 257:../system/src/cmsis/system_gd32f10x.c **** 		} else {
 369              		.loc 1 257 10 is_stmt 0 view .LVU115
 370 0058 0133     		adds	r3, r3, #1
 371              	.LVL24:
 372              	.L25:
 262:../system/src/cmsis/system_gd32f10x.c **** 
 373              		.loc 1 262 3 is_stmt 1 view .LVU116
 262:../system/src/cmsis/system_gd32f10x.c **** 
 374              		.loc 1 262 28 is_stmt 0 view .LVU117
 375 005a 01FB03F3 		mul	r3, r1, r3
 376              	.LVL25:
 262:../system/src/cmsis/system_gd32f10x.c **** 
 377              		.loc 1 262 19 view .LVU118
 378 005e 054A     		ldr	r2, .L29+4
 379 0060 1360     		str	r3, [r2]
 271:../system/src/cmsis/system_gd32f10x.c **** 
 380              		.loc 1 271 3 is_stmt 1 view .LVU119
 381 0062 7047     		bx	lr
 382              	.LVL26:
 383              	.L27:
 230:../system/src/cmsis/system_gd32f10x.c **** 			}
 384              		.loc 1 230 12 is_stmt 0 view .LVU120
 385 0064 0549     		ldr	r1, .L29+12
 386 0066 EDE7     		b	.L21
 387              	.LVL27:
 388              	.L22:
 256:../system/src/cmsis/system_gd32f10x.c **** 			pllmf += 1U;
 389              		.loc 1 256 3 is_stmt 1 view .LVU121
 256:../system/src/cmsis/system_gd32f10x.c **** 			pllmf += 1U;
 390              		.loc 1 256 6 is_stmt 0 view .LVU122
 391 0068 0E2B     		cmp	r3, #14
 392 006a F5D8     		bhi	.L23
 259:../system/src/cmsis/system_gd32f10x.c **** 		}
 393              		.loc 1 259 4 is_stmt 1 view .LVU123
 259:../system/src/cmsis/system_gd32f10x.c **** 		}
 394              		.loc 1 259 10 is_stmt 0 view .LVU124
 395 006c 0233     		adds	r3, r3, #2
 396              	.LVL28:
 259:../system/src/cmsis/system_gd32f10x.c **** 		}
 397              		.loc 1 259 10 view .LVU125
 398 006e F4E7     		b	.L25
 399              	.L30:
 400              		.align	2
 401              	.L29:
 402 0070 00100240 		.word	1073876992
 403 0074 00000000 		.word	SystemCoreClock
 404 0078 00127A00 		.word	8000000
 405 007c 00093D00 		.word	4000000
 406              		.cfi_endproc
 407              	.LFE58:
 409              		.global	SystemCoreClock
 410              		.section	.data.SystemCoreClock,"aw"
 411              		.align	2
 414              	SystemCoreClock:
 415 0000 00F36F06 		.word	108000000
 416              		.text
 417              	.Letext0:
 418              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 419              		.file 3 "../system/inc/cmsis/system_gd32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_gd32f10x.c
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:19     .text.system_clock_108m_hxtal:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:24     .text.system_clock_108m_hxtal:00000000 system_clock_108m_hxtal
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:156    .text.system_clock_108m_hxtal:00000098 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:161    .text.system_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:166    .text.system_clock_config:00000000 system_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:185    .text.SystemInit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:191    .text.SystemInit:00000000 SystemInit
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:248    .text.SystemInit:0000004c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:254    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:260    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:402    .text.SystemCoreClockUpdate:00000070 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:414    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\Dmitriy\AppData\Local\Temp\ccoN79Rz.s:411    .data.SystemCoreClock:00000000 $d
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a

NO UNDEFINED SYMBOLS
