lay_class: tutorial_ams.layout.stdcells.util.STDCellWrapper
sch_class: tutorial_ams.schematic.inv.tutorial_ams__inv
impl_lib: AAA_TUTORIAL_AMS
impl_cell: INV
output_dir: gen_outputs/inv

params:
  cls_name: tutorial_ams.layout.stdcells.gates.InvCore
  draw_taps: True
  params:
    pinfo:
      lch: 36
      top_layer: 3
      row_specs:
        - mos_type: nch
          width: 4
          threshold: standard
          bot_wires:
            data: ['sup', 'sig<0:1>']
            shared: ['sup']
          top_wires: ['sig<0:1>']
          flip: True
        - mos_type: pch
          width: 4
          threshold: standard
          bot_wires: ['sig<0:1>']
          top_wires:
            data: ['sig<0:1>', sup]
            shared: [sup]
      tr_widths:
        sup: {1: 1, 2: 2}
        sig: {1: 1, 2: 1}
      tr_spaces: {}
    is_guarded: True
    seg: 4
    stack: 2

model_params:
  view_name: ''
  delay: 7
