

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12'
================================================================
* Date:           Mon Oct 28 11:12:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outch = alloca i32 1" [maxPool_3.cpp:186]   --->   Operation 6 'alloca' 'outch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [maxPool_3.cpp:185]   --->   Operation 7 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub137_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub137"   --->   Operation 15 'read' 'sub137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%select_ln155_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln155_1"   --->   Operation 16 'read' 'select_ln155_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp132_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp132_not"   --->   Operation 17 'read' 'cmp132_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub131_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub131"   --->   Operation 18 'read' 'sub131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul_ln154_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln154"   --->   Operation 19 'read' 'mul_ln154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IFMCH_curr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %IFMCH_curr_load"   --->   Operation 20 'read' 'IFMCH_curr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten13"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 0, i31 %outpix" [maxPool_3.cpp:185]   --->   Operation 22 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln186 = store i7 0, i7 %outch" [maxPool_3.cpp:186]   --->   Operation 23 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body122"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%outch_1 = load i7 %outch" [maxPool_3.cpp:186]   --->   Operation 25 'load' 'outch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i63 %indvar_flatten13" [maxPool_3.cpp:185]   --->   Operation 26 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i7 %outch_1" [maxPool_3.cpp:186]   --->   Operation 27 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln186 = icmp_eq  i32 %zext_ln186_1, i32 %IFMCH_curr_load_read" [maxPool_3.cpp:186]   --->   Operation 28 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (3.49ns)   --->   "%icmp_ln185 = icmp_eq  i63 %indvar_flatten13_load, i63 %mul_ln154_read" [maxPool_3.cpp:185]   --->   Operation 29 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (3.49ns)   --->   "%add_ln185 = add i63 %indvar_flatten13_load, i63 1" [maxPool_3.cpp:185]   --->   Operation 30 'add' 'add_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.inc151.loopexit, void %for.inc154.exitStub" [maxPool_3.cpp:185]   --->   Operation 31 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%outpix_load = load i31 %outpix" [maxPool_3.cpp:185]   --->   Operation 32 'load' 'outpix_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i7 0, i7 %outch_1" [maxPool_3.cpp:185]   --->   Operation 33 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i7 %select_ln185" [maxPool_3.cpp:185]   --->   Operation 34 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.52ns)   --->   "%add_ln185_1 = add i31 %outpix_load, i31 1" [maxPool_3.cpp:185]   --->   Operation 35 'add' 'add_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.73ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i31 %add_ln185_1, i31 %outpix_load" [maxPool_3.cpp:185]   --->   Operation 36 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %select_ln185_1" [maxPool_3.cpp:185]   --->   Operation 37 'zext' 'zext_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i31 %select_ln185_1" [maxPool_3.cpp:185]   --->   Operation 38 'trunc' 'trunc_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%cmp135_not = icmp_ne  i32 %zext_ln185, i32 %sub131_read" [maxPool_3.cpp:185]   --->   Operation 39 'icmp' 'cmp135_not' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%tmp1 = or i1 %cmp132_not_read, i1 %cmp135_not" [maxPool_3.cpp:185]   --->   Operation 40 'or' 'tmp1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge164 = or i1 %tmp1, i1 %select_ln155_1_read" [maxPool_3.cpp:185]   --->   Operation 41 'or' 'brmerge164' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge164_not = xor i1 %brmerge164, i1 1" [maxPool_3.cpp:185]   --->   Operation 42 'xor' 'brmerge164_not' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i7 %select_ln185" [maxPool_3.cpp:186]   --->   Operation 43 'zext' 'zext_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln186" [maxPool_3.cpp:189]   --->   Operation 44 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln186" [maxPool_3.cpp:189]   --->   Operation 45 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln186" [maxPool_3.cpp:189]   --->   Operation 46 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln186" [maxPool_3.cpp:189]   --->   Operation 47 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [maxPool_3.cpp:189]   --->   Operation 48 'load' 'buf_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [maxPool_3.cpp:189]   --->   Operation 49 'load' 'buf_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [maxPool_3.cpp:189]   --->   Operation 50 'load' 'buf_2_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [maxPool_3.cpp:189]   --->   Operation 51 'load' 'buf_3_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%icmp_ln190 = icmp_eq  i32 %zext_ln185_1, i32 %sub137_read" [maxPool_3.cpp:190]   --->   Operation 52 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%valOut_last = and i1 %icmp_ln190, i1 %brmerge164_not" [maxPool_3.cpp:190]   --->   Operation 53 'and' 'valOut_last' <Predicate = (!icmp_ln185)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.86ns)   --->   "%switch_ln199 = switch i2 %trunc_ln185, void %arrayidx1271.case.3, i2 0, void %arrayidx1271.case.0, i2 1, void %arrayidx1271.case.1, i2 2, void %arrayidx1271.case.2" [maxPool_3.cpp:199]   --->   Operation 54 'switch' 'switch_ln199' <Predicate = (!icmp_ln185)> <Delay = 1.86>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln186" [maxPool_3.cpp:200]   --->   Operation 55 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln200 = store i32 0, i6 %acc_addr" [maxPool_3.cpp:200]   --->   Operation 56 'store' 'store_ln200' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (1.87ns)   --->   "%add_ln186 = add i7 %select_ln185, i7 1" [maxPool_3.cpp:186]   --->   Operation 57 'add' 'add_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln185 = store i63 %add_ln185, i63 %indvar_flatten13" [maxPool_3.cpp:185]   --->   Operation 58 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 %select_ln185_1, i31 %outpix" [maxPool_3.cpp:185]   --->   Operation 59 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln186 = store i7 %add_ln186, i7 %outch" [maxPool_3.cpp:186]   --->   Operation 60 'store' 'store_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.body122" [maxPool_3.cpp:186]   --->   Operation 61 'br' 'br_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 62 [1/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [maxPool_3.cpp:189]   --->   Operation 62 'load' 'buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [maxPool_3.cpp:189]   --->   Operation 63 'load' 'buf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [maxPool_3.cpp:189]   --->   Operation 64 'load' 'buf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [maxPool_3.cpp:189]   --->   Operation 65 'load' 'buf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_load, i2 1, i32 %buf_1_load, i2 2, i32 %buf_2_load, i2 3, i32 %buf_3_load, i32 0, i2 %trunc_ln185" [maxPool_3.cpp:189]   --->   Operation 66 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp, i32 31" [maxPool_3.cpp:189]   --->   Operation 67 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%sub_ln189 = sub i32 0, i32 %tmp" [maxPool_3.cpp:189]   --->   Operation 68 'sub' 'sub_ln189' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln189, i32 2, i32 31" [maxPool_3.cpp:189]   --->   Operation 69 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %tmp, i32 2, i32 31" [maxPool_3.cpp:189]   --->   Operation 70 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i6 %buf_2_addr" [maxPool_3.cpp:199]   --->   Operation 71 'store' 'store_ln199' <Predicate = (trunc_ln185 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_3.cpp:199]   --->   Operation 72 'br' 'br_ln199' <Predicate = (trunc_ln185 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i6 %buf_1_addr" [maxPool_3.cpp:199]   --->   Operation 73 'store' 'store_ln199' <Predicate = (trunc_ln185 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_3.cpp:199]   --->   Operation 74 'br' 'br_ln199' <Predicate = (trunc_ln185 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i6 %buf_addr" [maxPool_3.cpp:199]   --->   Operation 75 'store' 'store_ln199' <Predicate = (trunc_ln185 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_3.cpp:199]   --->   Operation 76 'br' 'br_ln199' <Predicate = (trunc_ln185 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i6 %buf_3_addr" [maxPool_3.cpp:199]   --->   Operation 77 'store' 'store_ln199' <Predicate = (trunc_ln185 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_3.cpp:199]   --->   Operation 78 'br' 'br_ln199' <Predicate = (trunc_ln185 == 3)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.22>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_185_11_VITIS_LOOP_186_12_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_3.cpp:187]   --->   Operation 80 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i30 %tmp_6" [maxPool_3.cpp:189]   --->   Operation 81 'zext' 'zext_ln189' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.49ns)   --->   "%sub_ln189_1 = sub i31 0, i31 %zext_ln189" [maxPool_3.cpp:189]   --->   Operation 82 'sub' 'sub_ln189_1' <Predicate = (tmp_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i30 %tmp_7" [maxPool_3.cpp:189]   --->   Operation 83 'zext' 'zext_ln189_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.73ns)   --->   "%valOut_data = select i1 %tmp_1, i31 %sub_ln189_1, i31 %zext_ln189_1" [maxPool_3.cpp:189]   --->   Operation 84 'select' 'valOut_data' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i31 %valOut_data" [maxPool_3.cpp:83]   --->   Operation 85 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %valOut_last, i32 %sext_ln83" [maxPool_3.cpp:192]   --->   Operation 86 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i33 %tmp_2" [maxPool_3.cpp:192]   --->   Operation 87 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.00ns)   --->   "%write_ln192 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln192" [maxPool_3.cpp:192]   --->   Operation 88 'write' 'write_ln192' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IFMCH_curr_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln154]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ sub131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp132_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln155_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sub137]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outch                 (alloca        ) [ 01100]
outpix                (alloca        ) [ 01100]
indvar_flatten13      (alloca        ) [ 01100]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
sub137_read           (read          ) [ 01100]
select_ln155_1_read   (read          ) [ 01100]
cmp132_not_read       (read          ) [ 01100]
sub131_read           (read          ) [ 01100]
mul_ln154_read        (read          ) [ 01100]
IFMCH_curr_load_read  (read          ) [ 01100]
store_ln0             (store         ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln186           (store         ) [ 00000]
br_ln0                (br            ) [ 00000]
outch_1               (load          ) [ 00000]
indvar_flatten13_load (load          ) [ 00000]
zext_ln186_1          (zext          ) [ 00000]
icmp_ln186            (icmp          ) [ 00000]
icmp_ln185            (icmp          ) [ 01110]
add_ln185             (add           ) [ 00000]
br_ln185              (br            ) [ 00000]
outpix_load           (load          ) [ 00000]
select_ln185          (select        ) [ 00000]
zext_ln185_1          (zext          ) [ 00000]
add_ln185_1           (add           ) [ 00000]
select_ln185_1        (select        ) [ 00000]
zext_ln185            (zext          ) [ 00000]
trunc_ln185           (trunc         ) [ 01010]
cmp135_not            (icmp          ) [ 00000]
tmp1                  (or            ) [ 00000]
brmerge164            (or            ) [ 00000]
brmerge164_not        (xor           ) [ 00000]
zext_ln186            (zext          ) [ 00000]
buf_addr              (getelementptr ) [ 01010]
buf_1_addr            (getelementptr ) [ 01010]
buf_2_addr            (getelementptr ) [ 01010]
buf_3_addr            (getelementptr ) [ 01010]
icmp_ln190            (icmp          ) [ 00000]
valOut_last           (and           ) [ 01011]
switch_ln199          (switch        ) [ 00000]
acc_addr              (getelementptr ) [ 00000]
store_ln200           (store         ) [ 00000]
add_ln186             (add           ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln186           (store         ) [ 00000]
br_ln186              (br            ) [ 00000]
buf_load              (load          ) [ 00000]
buf_1_load            (load          ) [ 00000]
buf_2_load            (load          ) [ 00000]
buf_3_load            (load          ) [ 00000]
tmp                   (sparsemux     ) [ 00000]
tmp_1                 (bitselect     ) [ 01001]
sub_ln189             (sub           ) [ 00000]
tmp_6                 (partselect    ) [ 01001]
tmp_7                 (partselect    ) [ 01001]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
specloopname_ln0      (specloopname  ) [ 00000]
specpipeline_ln187    (specpipeline  ) [ 00000]
zext_ln189            (zext          ) [ 00000]
sub_ln189_1           (sub           ) [ 00000]
zext_ln189_1          (zext          ) [ 00000]
valOut_data           (select        ) [ 00000]
sext_ln83             (sext          ) [ 00000]
tmp_2                 (bitconcatenate) [ 00000]
zext_ln192            (zext          ) [ 00000]
write_ln192           (write         ) [ 00000]
ret_ln0               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IFMCH_curr_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln154">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln154"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub131">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub131"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp132_not">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp132_not"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln155_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln155_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sub137">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub137"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_185_11_VITIS_LOOP_186_12_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="outch_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outch/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="outpix_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten13_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub137_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub137_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln155_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln155_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cmp132_not_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp132_not_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sub131_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub131_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul_ln154_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="63" slack="0"/>
<pin id="136" dir="0" index="1" bw="63" slack="0"/>
<pin id="137" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln154_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="IFMCH_curr_load_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IFMCH_curr_load_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln192_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="33" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln192/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buf_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buf_1_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buf_2_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buf_3_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="1"/>
<pin id="233" dir="0" index="4" bw="6" slack="0"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
<pin id="236" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="1"/>
<pin id="228" dir="0" index="4" bw="6" slack="0"/>
<pin id="229" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
<pin id="231" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="1"/>
<pin id="223" dir="0" index="4" bw="6" slack="0"/>
<pin id="224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
<pin id="226" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="1"/>
<pin id="238" dir="0" index="4" bw="6" slack="0"/>
<pin id="239" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
<pin id="241" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="acc_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln200_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="6" slack="0"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="220" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="63" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln185_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="31" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln186_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="outch_1_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="1"/>
<pin id="260" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outch_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten13_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="63" slack="1"/>
<pin id="263" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln186_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln186_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="1"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln185_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="63" slack="0"/>
<pin id="275" dir="0" index="1" bw="63" slack="1"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln185_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="63" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="outpix_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="1"/>
<pin id="286" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_load/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln185_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln185_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln185_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln185_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="31" slack="0"/>
<pin id="308" dir="0" index="2" bw="31" slack="0"/>
<pin id="309" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln185_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln185_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="31" slack="0"/>
<pin id="319" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln185/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="cmp135_not_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp135_not/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="brmerge164_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="1"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge164/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="brmerge164_not_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge164_not/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln186_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln190_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="valOut_last_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="valOut_last/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln186_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln185_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="63" slack="0"/>
<pin id="370" dir="0" index="1" bw="63" slack="1"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln185_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="0" index="1" bw="31" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln186_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="0" index="3" bw="1" slack="0"/>
<pin id="388" dir="0" index="4" bw="32" slack="0"/>
<pin id="389" dir="0" index="5" bw="2" slack="0"/>
<pin id="390" dir="0" index="6" bw="32" slack="0"/>
<pin id="391" dir="0" index="7" bw="1" slack="0"/>
<pin id="392" dir="0" index="8" bw="32" slack="0"/>
<pin id="393" dir="0" index="9" bw="1" slack="0"/>
<pin id="394" dir="0" index="10" bw="2" slack="1"/>
<pin id="395" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sub_ln189_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln189/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="30" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="3" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_7_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="30" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="3" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln189_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="30" slack="1"/>
<pin id="442" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln189_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="30" slack="0"/>
<pin id="446" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln189_1/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln189_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="30" slack="1"/>
<pin id="451" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="valOut_data_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="31" slack="0"/>
<pin id="455" dir="0" index="2" bw="30" slack="0"/>
<pin id="456" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOut_data/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln83_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="33" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="2"/>
<pin id="466" dir="0" index="2" bw="31" slack="0"/>
<pin id="467" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln192_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="33" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="outch_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="outch "/>
</bind>
</comp>

<comp id="482" class="1005" name="outpix_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="0"/>
<pin id="484" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="outpix "/>
</bind>
</comp>

<comp id="489" class="1005" name="indvar_flatten13_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="63" slack="0"/>
<pin id="491" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="496" class="1005" name="sub137_read_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub137_read "/>
</bind>
</comp>

<comp id="501" class="1005" name="select_ln155_1_read_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155_1_read "/>
</bind>
</comp>

<comp id="506" class="1005" name="cmp132_not_read_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp132_not_read "/>
</bind>
</comp>

<comp id="511" class="1005" name="sub131_read_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub131_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="mul_ln154_read_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="63" slack="1"/>
<pin id="518" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln154_read "/>
</bind>
</comp>

<comp id="521" class="1005" name="IFMCH_curr_load_read_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFMCH_curr_load_read "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln185_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="530" class="1005" name="trunc_ln185_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="1"/>
<pin id="532" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln185 "/>
</bind>
</comp>

<comp id="535" class="1005" name="buf_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="1"/>
<pin id="537" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="buf_1_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="1"/>
<pin id="543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="buf_2_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="1"/>
<pin id="549" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="buf_3_addr_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="1"/>
<pin id="555" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="559" class="1005" name="valOut_last_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="2"/>
<pin id="561" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="valOut_last "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_6_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="30" slack="1"/>
<pin id="571" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_7_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="30" slack="1"/>
<pin id="576" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="96" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="64" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="153" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="160" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="167" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="174" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="222"><net_src comp="205" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="261" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="261" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="292"><net_src comp="268" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="258" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="284" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="268" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="299" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="284" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="305" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="313" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="287" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="355"><net_src comp="295" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="336" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="287" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="278" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="305" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="362" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="398"><net_src comp="181" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="400"><net_src comp="187" pin="3"/><net_sink comp="383" pin=4"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="383" pin=5"/></net>

<net id="402"><net_src comp="193" pin="3"/><net_sink comp="383" pin=6"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="383" pin=7"/></net>

<net id="404"><net_src comp="199" pin="3"/><net_sink comp="383" pin=8"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="383" pin=9"/></net>

<net id="411"><net_src comp="80" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="383" pin="11"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="38" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="383" pin="11"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="84" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="86" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="82" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="84" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="383" pin="11"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="86" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="457"><net_src comp="443" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="462"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="94" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="478"><net_src comp="98" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="485"><net_src comp="102" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="492"><net_src comp="106" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="499"><net_src comp="110" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="504"><net_src comp="116" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="509"><net_src comp="122" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="514"><net_src comp="128" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="519"><net_src comp="134" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="524"><net_src comp="140" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="529"><net_src comp="273" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="317" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="383" pin=10"/></net>

<net id="538"><net_src comp="153" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="544"><net_src comp="160" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="550"><net_src comp="167" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="556"><net_src comp="174" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="562"><net_src comp="356" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="567"><net_src comp="406" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="572"><net_src comp="420" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="577"><net_src comp="430" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="449" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc | {2 }
	Port: buf_3 | {3 }
	Port: buf_2 | {3 }
	Port: buf_1 | {3 }
	Port: buf_r | {3 }
	Port: out_r | {4 }
 - Input state : 
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : IFMCH_curr_load | {1 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : mul_ln154 | {1 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : sub131 | {1 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : cmp132_not | {1 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : select_ln155_1 | {1 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_3 | {2 3 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_2 | {2 3 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_1 | {2 3 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_r | {2 3 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : sub137 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln185 : 1
		store_ln186 : 1
	State 2
		zext_ln186_1 : 1
		icmp_ln186 : 2
		icmp_ln185 : 1
		add_ln185 : 1
		br_ln185 : 2
		select_ln185 : 3
		zext_ln185_1 : 4
		add_ln185_1 : 1
		select_ln185_1 : 3
		zext_ln185 : 4
		trunc_ln185 : 4
		cmp135_not : 5
		tmp1 : 6
		brmerge164 : 6
		brmerge164_not : 6
		zext_ln186 : 4
		buf_addr : 5
		buf_1_addr : 5
		buf_2_addr : 5
		buf_3_addr : 5
		buf_load : 6
		buf_1_load : 6
		buf_2_load : 6
		buf_3_load : 6
		icmp_ln190 : 5
		valOut_last : 6
		switch_ln199 : 5
		acc_addr : 5
		store_ln200 : 6
		add_ln186 : 4
		store_ln185 : 2
		store_ln185 : 4
		store_ln186 : 5
	State 3
		tmp : 1
		tmp_1 : 2
		sub_ln189 : 2
		tmp_6 : 3
		tmp_7 : 2
	State 4
		sub_ln189_1 : 1
		valOut_data : 2
		sext_ln83 : 3
		tmp_2 : 4
		zext_ln192 : 5
		write_ln192 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln186_fu_268        |    0    |    39   |
|   icmp   |         icmp_ln185_fu_273        |    0    |    70   |
|          |         cmp135_not_fu_321        |    0    |    39   |
|          |         icmp_ln190_fu_351        |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |         add_ln185_fu_278         |    0    |    70   |
|    add   |        add_ln185_1_fu_299        |    0    |    38   |
|          |         add_ln186_fu_362         |    0    |    14   |
|----------|----------------------------------|---------|---------|
|    sub   |         sub_ln189_fu_414         |    0    |    39   |
|          |        sub_ln189_1_fu_443        |    0    |    37   |
|----------|----------------------------------|---------|---------|
|          |        select_ln185_fu_287       |    0    |    7    |
|  select  |       select_ln185_1_fu_305      |    0    |    31   |
|          |        valOut_data_fu_452        |    0    |    31   |
|----------|----------------------------------|---------|---------|
| sparsemux|            tmp_fu_383            |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    or    |            tmp1_fu_326           |    0    |    2    |
|          |         brmerge164_fu_331        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |       brmerge164_not_fu_336      |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    and   |        valOut_last_fu_356        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |      sub137_read_read_fu_110     |    0    |    0    |
|          |  select_ln155_1_read_read_fu_116 |    0    |    0    |
|   read   |    cmp132_not_read_read_fu_122   |    0    |    0    |
|          |      sub131_read_read_fu_128     |    0    |    0    |
|          |    mul_ln154_read_read_fu_134    |    0    |    0    |
|          | IFMCH_curr_load_read_read_fu_140 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln192_write_fu_146     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        zext_ln186_1_fu_264       |    0    |    0    |
|          |        zext_ln185_1_fu_295       |    0    |    0    |
|          |         zext_ln185_fu_313        |    0    |    0    |
|   zext   |         zext_ln186_fu_342        |    0    |    0    |
|          |         zext_ln189_fu_440        |    0    |    0    |
|          |        zext_ln189_1_fu_449       |    0    |    0    |
|          |         zext_ln192_fu_470        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln185_fu_317        |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           tmp_1_fu_406           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|           tmp_6_fu_420           |    0    |    0    |
|          |           tmp_7_fu_430           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         sext_ln83_fu_459         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           tmp_2_fu_463           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   482   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|IFMCH_curr_load_read_reg_521|   32   |
|     buf_1_addr_reg_541     |    6   |
|     buf_2_addr_reg_547     |    6   |
|     buf_3_addr_reg_553     |    6   |
|      buf_addr_reg_535      |    6   |
|   cmp132_not_read_reg_506  |    1   |
|     icmp_ln185_reg_526     |    1   |
|  indvar_flatten13_reg_489  |   63   |
|   mul_ln154_read_reg_516   |   63   |
|        outch_reg_475       |    7   |
|       outpix_reg_482       |   31   |
| select_ln155_1_read_reg_501|    1   |
|     sub131_read_reg_511    |   32   |
|     sub137_read_reg_496    |   32   |
|        tmp_1_reg_564       |    1   |
|        tmp_6_reg_569       |   30   |
|        tmp_7_reg_574       |   30   |
|     trunc_ln185_reg_530    |    2   |
|     valOut_last_reg_559    |    1   |
+----------------------------+--------+
|            Total           |   351  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   482  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   351  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   351  |   518  |
+-----------+--------+--------+--------+
