#!/usr/bin/env python3
import sys
import os
import logging
from dataclasses import dataclass, field
from typing import Optional, List, Dict, Any, Tuple
from collections import deque
import math

# Adding path to the current directory to import files from another directory
current_dir = os.path.dirname(os.path.abspath(__file__))
project_root = os.path.abspath(os.path.join(current_dir, "../../../../../"))
if project_root not in sys.path:
    sys.path.append(project_root)

from gpu.simulator.src.mem.dcache import LockupFreeCacheStage
from gpu.simulator.base_class import *
from gpu.simulator.src.mem.Memory import Mem
from gpu.simulator.src.mem.mem_controller import MemController
from gpu.simulator.src.mem.ld_st import Ldst_Fu

BLOCK_SIZE_WORDS = 32       # 32 words per cache block

# Cache to memory interface
dCacheMemReqIF = LatchIF(name="dCacheMemReqIF")
memReqdCacheIF = LatchIF(name="memReqdCacheIF")

# LSU to Cache interface
LSU_dCache_IF = LatchIF(name="LSU_dCache_IF")
dCache_LSU_RESP_IF = ForwardingIF(name="DCache_LSU_Resp")

# LSU, issue, scheduling and writeback interfaces
issue_lsu_IF = LatchIF("issue_lsu_IF")          # Issue --> LSU
lsu_wb_IF = LatchIF("lsu_wb_IF")                # LSU --> Writeback Buffer
lsu_sched_IF = ForwardingIF("lsu_resp_IF")      # LSU --> Scheduling (for memory stalls)

# iCache interfaces
ic_req = LatchIF("ICacheMemReqIF")
ic_resp = LatchIF("ICacheMemRespIF")

def make_test_pipeline():
    """
    This function connects creates the memory and dcache objects and connects the interfaces between them. It returns the objects and the interfaces (including the latches and "forwarding")
    """
    mem_backend = Mem(start_pc = 0x0000_0000,
                      input_file = "/home/shay/a/zhan4650/Desktop/gpu_seniorDesign/gpu/gpu/tests/simulator/memory/dcache/test.bin",
                      fmt = "bin")

    dCache = LockupFreeCacheStage(name = "dCache",
                                  behind_latch = LSU_dCache_IF,    # Change this to dummy
                                  forward_ifs_write = {"DCache_LSU_Resp": dCache_LSU_RESP_IF},   # Change this to dummy
                                  mem_req_if = dCacheMemReqIF,
                                  mem_resp_if = memReqdCacheIF
                                  )

    memStage = MemController(name = "Memory",
                             ic_req_latch = ic_req,
                             dc_req_latch = dCacheMemReqIF,
                             ic_serve_latch = ic_resp,
                             dc_serve_latch = memReqdCacheIF,
                             mem_backend = mem_backend,
                             latency = 5,
                             policy = "rr"
                            )
    
    lsu = Ldst_Fu(MSHR_BUFFER_LEN, 4)
    # Connecting the interfaces to the LSU
    lsu.connect_interfaces(LSU_dCache_IF, issue_lsu_IF, lsu_wb_IF, lsu_sched_IF)
    
    for latch in [dCacheMemReqIF, memReqdCacheIF, LSU_dCache_IF, ic_req, ic_resp, issue_lsu_IF, lsu_wb_IF]:
        latch.clear_all()
    
    return {
        "dCache": dCache,
        "mem": memStage,
        "lsu": lsu,
        "latches": {
            "dcache_mem": dCacheMemReqIF,
            "mem_dcache": memReqdCacheIF,
            "LSU_dCache": LSU_dCache_IF,
            "icache_mem_req": ic_req,
            "mem_icache_resp": ic_resp,
            "issue_lsu_req": issue_lsu_IF,
            "lsu_wb_resp": lsu_wb_IF
        },
        "lsu_dcache_forward_if": LSU_dCache_IF.forward_if,
        "lsu_sched_forward_if": lsu_sched_IF
    }

def print_latch_states(latches, cycle, before_after):
    """Prints the content of all latches with Hex formatting."""
    
    # --- Helper: Convert values to Hex Strings ---
    def to_hex(val):
        """Recursively converts integers to hex strings."""
        if isinstance(val, int):
            return f"0x{val:X}"
        elif isinstance(val, list):
            return [f"0x{v:X}" if isinstance(v, int) else v for v in val]
        return val

    def format_payload(payload):
        """Creates a readable Hex view of the payload."""
        if payload is None:
            return "None"

        # Case 1: Payload is a Dictionary (e.g., Input Requests)
        if isinstance(payload, dict):
            # Copy dict so we don't modify the actual simulation object
            p_view = payload.copy()
            # Convert specific keys to hex
            for key in ['addr_val', 'address', 'store_value', 'data', 'pc', 'addr']:
                if key in p_view and p_view[key] is not None:
                    p_view[key] = to_hex(p_view[key])
            return p_view

        # Case 2: Payload is an Object (e.g., dMemResponse)
        # We assume the object has a __repr__, but we can force it if needed
        return payload 
    # ---------------------------------------------

    if (before_after == "before"):
        print(f"=== Latch State Before Cycle {cycle} ===")
    else:
        print(f"=== Latch State at End of Cycle {cycle} ===")
    
    for name, latch in latches.items():
        payload = None

        # Extract payload based on latch type
        if hasattr(latch, 'valid') and latch.valid:
            payload = latch.payload
        elif hasattr(latch, 'payload') and latch.payload is not None:
            payload = latch.payload
            
        if payload is not None:
            # Print the formatted version
            print(f"  [{name}] VALID: {format_payload(payload)}")
        else:
            # Optional: Comment out to hide empty latches
            print(f"  [{name}] Empty")

def run_sim (start, cycles):
    for cycle in range(start, start+cycles):
        print(f"\n=== Cycle {cycle} ===")

        dcache_input = None
        cache_ready = (not dCache.stall)
        lsu_input = None
        lsu_ready = (not issue_lsu_IF.forward_if.wait)

        if (lsu_ready):
            if issue_lsu_IF.valid:
                lsu_input = issue_lsu_IF.pop()


        mem.compute(input_data = None)
        dCache.compute(input_data = dcache_input)
        lsu.compute(input_data = None)
        response = resp_if.pop()
        if response:
            msg_type = response.type
            uuid = response.uuid
            data = response.data

            # --- Helper: Format Data as Hex ---
            data_hex = data
            if isinstance(data, int):
                data_hex = f"0x{data:08X}" # Format as 8-digit Hex
            elif isinstance(data, list):
                data_hex = [f"0x{x:X}" for x in data] # Format list items
            # ----------------------------------

            if (msg_type == 'MISS_ACCEPTED'):
                print(f"[Cycle {cycle}] LSU Received: MISS ACCEPTED (UUID: {uuid})")
            elif (msg_type == 'HIT_COMPLETE'):
                print(f"[Cycle {cycle}] LSU Received: HIT COMPLETE (Data: {data_hex})")
            elif (msg_type == 'MISS_COMPLETE'):
                print(f"[Cycle {cycle}] LSU Received: MISS COMPLETE (UUID: {uuid}) - Data is in cache")
            elif (msg_type == 'HIT_STALL'):
                print(f"[Cycle {cycle}] LSU Received: HIT STALL")
        
        if ic_resp.valid:
            i_response = ic_resp.pop()
            print(f"[Cycle {cycle}] ICache Received: Data from Memory (UUID: {i_response.get('uuid')})")
            print(f"Data: {i_response.get('data')}")

        print_latch_states(all_interfaces, cycle, "after")
    print(f"=== Test ended ===")
    return (cycles)

def print_banks():
    # --- 1. Calculate Bit Widths for Reconstruction ---
    # Offset: 32 words * 4 bytes = 128 bytes -> 7 bits (usually)
    offset_bits = int(math.log2(BLOCK_SIZE_WORDS * 4))
    
    # Bank Bits: log2(number of banks)
    num_banks = len(dCache.banks)
    bank_bits = int(math.log2(num_banks)) if num_banks > 1 else 0
    
    # Set Bits: log2(number of sets per bank)
    num_sets = len(dCache.banks[0].sets)
    set_bits = int(math.log2(num_sets))

    # Calculate Shift Amounts (Assuming Addr Structure: [ Tag | Set | Bank | Offset ])
    shift_bank = offset_bits
    shift_set = offset_bits + bank_bits
    shift_tag = offset_bits + bank_bits + set_bits
    # --------------------------------------------------

    for bank_id, bank in enumerate(dCache.banks):
        print(f"\n======== Bank {bank_id} ========")
        found_valid_line = False

        for set_id, cache_set in enumerate(bank.sets):
            set_has_valid_lines = any(frame.valid for frame in cache_set)

            if set_has_valid_lines:
                found_valid_line = True
                print(f"  ---- Set {set_id} ----")

                lru_list = bank.lru[set_id]
                print(f"    LRU Order: {lru_list} (Front=MRU, Back=LRU)")

                for way_id, frame in enumerate(cache_set):
                    if frame.valid:
                        tag_hex = f"0x{frame.tag:X}"
                        dirty_str = "D" if frame.dirty else " "
                        
                        # --- 2. Reconstruct the Address ---
                        # (Tag << shifts) | (Set << shifts) | (Bank << shifts)
                        full_addr = (frame.tag << shift_tag) | (set_id << shift_set) | (bank_id << shift_bank)
                        addr_hex = f"0x{full_addr:08X}" # Format as 8-digit Hex
                        # ----------------------------------

                        # Print Tag AND Address
                        print(f"    [Way {way_id}] V:1 {dirty_str} Tag: {tag_hex:<6} (Addr: {addr_hex})")

                        for i in range(0, BLOCK_SIZE_WORDS, 4):
                            w0 = f"0x{frame.block[i]:08X}"
                            w1 = f"0x{frame.block[i+1]:08X}"
                            w2 = f"0x{frame.block[i+2]:08X}"
                            w3 = f"0x{frame.block[i+3]:08X}"
                            print(f"        Block[{i:02d}:{i+3:02d}]: {w0} {w1} {w2} {w3}")

        if not found_valid_line:
            print(f"  (Bank is empty)")

if __name__ == "__main__":
    total_cycles = 0
    sim = make_test_pipeline()
    mem = sim["mem"]
    dCache = sim["dCache"]
    lsu = sim["lsu"]
    all_interfaces = sim["latches"]
    all_interfaces["DCache_LSU_Resp"] = sim["lsu_dcache_forward_if"]
    all_interfaces["lsu_resp_IF"] = sim["lsu_sched_forward_if"]
    issue_lsu_IF = sim["latches"]["issue_lsu_req"]

    

