#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fe0abf04c40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe0abf04db0 .scope module, "chained_dec_tb" "chained_dec_tb" 3 4;
 .timescale -9 -12;
P_0x600001030080 .param/l "NUM_PDM_SAMPLES" 1 3 16, +C4<00000000000000000000000100000000>;
P_0x6000010300c0 .param/l "PDM_COUNT_PERIOD" 1 3 15, +C4<00000000000000000000000000100000>;
L_0x600001530380 .functor NOT 1, v0x600000c3ba80_0, C4<0>, C4<0>, C4<0>;
L_0x6000015303f0 .functor AND 1, v0x600000c3b960_0, L_0x600001530380, C4<1>, C4<1>;
L_0x7fe0b0088128 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0x600000c3ae20_0 .net/2u *"_ivl_0", 15 0, L_0x7fe0b0088128;  1 drivers
L_0x7fe0b0088170 .functor BUFT 1, C4<1111111110000001>, C4<0>, C4<0>, C4<0>;
v0x600000c3aeb0_0 .net/2u *"_ivl_2", 15 0, L_0x7fe0b0088170;  1 drivers
v0x600000c3af40_0 .net *"_ivl_8", 0 0, L_0x600001530380;  1 drivers
v0x600000c3afd0_0 .var "audio_sample_valid", 0 0;
v0x600000c3b060_0 .var "clk_in", 0 0;
v0x600000c3b0f0_0 .net/s "dec1_out", 15 0, v0x600000c35170_0;  1 drivers
v0x600000c3b180_0 .net "dec1_out_ready", 0 0, v0x600000c35200_0;  1 drivers
v0x600000c3b210_0 .net/s "dec2_out", 15 0, v0x600000c36640_0;  1 drivers
v0x600000c3b2a0_0 .net "dec2_out_ready", 0 0, v0x600000c366d0_0;  1 drivers
v0x600000c3b330_0 .net/s "dec3_out", 15 0, v0x600000c37b10_0;  1 drivers
v0x600000c3b3c0_0 .net "dec3_out_ready", 0 0, v0x600000c37ba0_0;  1 drivers
v0x600000c3b450_0 .net/s "dec4_out", 15 0, v0x600000c39050_0;  1 drivers
v0x600000c3b4e0_0 .net "dec4_out_ready", 0 0, v0x600000c390e0_0;  1 drivers
v0x600000c3b570_0 .var "fake_counter", 10 0;
v0x600000c3b600_0 .var "fake_pdm_signal_valid", 0 0;
v0x600000c3b690_0 .var "fir_counter_val", 20 0;
v0x600000c3b720_0 .net/s "hw_output", 7 0, v0x600000c3a130_0;  1 drivers
v0x600000c3b7b0_0 .net "hw_valid", 0 0, v0x600000c39f80_0;  1 drivers
v0x600000c3b840_0 .var "m_clock_counter", 8 0;
v0x600000c3b8d0_0 .var/s "mic_audio", 7 0;
v0x600000c3b960_0 .var "mic_clk", 0 0;
v0x600000c3b9f0_0 .var "mic_data", 0 0;
v0x600000c3ba80_0 .var "old_mic_clk", 0 0;
v0x600000c3bb10_0 .var "pdm_counter", 8 0;
v0x600000c3bba0_0 .net "pdm_out", 0 0, v0x600000c3ac70_0;  1 drivers
v0x600000c3bc30_0 .net "pdm_signal_valid", 0 0, L_0x6000015303f0;  1 drivers
v0x600000c3bcc0_0 .var "pdm_tally", 7 0;
v0x600000c3bd50_0 .var "pdm_val", 0 0;
v0x600000c3bde0_0 .var "sampled_dec1", 15 0;
v0x600000c3be70_0 .var "sampled_dec2", 15 0;
v0x600000c3bf00_0 .var "sampled_dec3", 15 0;
v0x600000c3c000_0 .var "sampled_dec4", 15 0;
v0x600000c3c090_0 .var "sampled_mic_data", 0 0;
v0x600000c3c120_0 .var "sys_rst", 0 0;
v0x600000c3c1b0_0 .net/s "tone_750", 7 0, L_0x6000015302a0;  1 drivers
L_0x600000f34780 .functor MUXZ 16, L_0x7fe0b0088170, L_0x7fe0b0088128, v0x600000c3ac70_0, C4<>;
L_0x600000f35a40 .part v0x600000c39050_0, 0, 8;
S_0x7fe0abf05090 .scope module, "fir_dec1" "fir_decimator" 3 37, 4 3 0, S_0x7fe0abf04db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "dec_output";
    .port_info 5 /OUTPUT 16 "fir_out";
    .port_info 6 /OUTPUT 1 "dec_output_ready";
P_0x600002b30500 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x600000c34f30_0 .net/s "audio_in", 15 0, L_0x600000f34780;  1 drivers
v0x600000c34fc0_0 .net "audio_sample_valid", 0 0, L_0x6000015303f0;  alias, 1 drivers
v0x600000c35050_0 .net "clk_in", 0 0, v0x600000c3b060_0;  1 drivers
v0x600000c350e0_0 .var "counter", 3 0;
v0x600000c35170_0 .var/s "dec_output", 15 0;
v0x600000c35200_0 .var "dec_output_ready", 0 0;
v0x600000c35290_0 .var/s "fir_out", 15 0;
v0x600000c35320_0 .net/s "fir_output", 15 0, v0x600000c34cf0_0;  1 drivers
v0x600000c353b0_0 .net "fir_ready", 0 0, v0x600000c34b40_0;  1 drivers
v0x600000c35440_0 .net "rst_in", 0 0, v0x600000c3c120_0;  1 drivers
S_0x7fe0abf05200 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7fe0abf05090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x600002b305c0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x600000c34090 .array/s "COEFFICIENTS", 0 28, 23 0;
L_0x7fe0b0088008 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x600000c34120_0 .net/2u *"_ivl_0", 23 0, L_0x7fe0b0088008;  1 drivers
L_0x7fe0b0088098 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600000c341b0_0 .net/2u *"_ivl_10", 6 0, L_0x7fe0b0088098;  1 drivers
v0x600000c34240_0 .net *"_ivl_13", 8 0, L_0x600000f34460;  1 drivers
v0x600000c342d0_0 .net *"_ivl_14", 15 0, L_0x600000f34500;  1 drivers
L_0x7fe0b00880e0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x600000c34360_0 .net/2u *"_ivl_16", 6 0, L_0x7fe0b00880e0;  1 drivers
v0x600000c343f0_0 .net *"_ivl_19", 8 0, L_0x600000f345a0;  1 drivers
v0x600000c34480_0 .net *"_ivl_20", 15 0, L_0x600000f34640;  1 drivers
v0x600000c34510_0 .net/s *"_ivl_4", 31 0, L_0x600000f34320;  1 drivers
L_0x7fe0b0088050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c345a0_0 .net/2s *"_ivl_6", 31 0, L_0x7fe0b0088050;  1 drivers
v0x600000c34630_0 .net *"_ivl_8", 0 0, L_0x600000f343c0;  1 drivers
v0x600000c346c0_0 .var/s "accumulator", 23 0;
v0x600000c34750_0 .net/s "accumulator_rounded", 23 0, L_0x600000f34280;  1 drivers
v0x600000c347e0_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x600000f346e0;  1 drivers
v0x600000c34870_0 .net/s "audio_in", 15 0, L_0x600000f34780;  alias, 1 drivers
v0x600000c34900_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c34990_0 .var/s "coeff", 23 0;
v0x600000c34a20_0 .var "counter", 6 0;
v0x600000c34ab0_0 .var/s "cur", 15 0;
v0x600000c34b40_0 .var "data_ready", 0 0;
v0x600000c34bd0_0 .var/s "dbg2", 23 0;
v0x600000c34c60 .array/s "delay_line", 0 28, 15 0;
v0x600000c34cf0_0 .var/s "filtered_audio", 15 0;
v0x600000c34d80_0 .var "multiply", 0 0;
v0x600000c34e10_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
v0x600000c34ea0_0 .net "valid_in", 0 0, L_0x6000015303f0;  alias, 1 drivers
E_0x600002b30640 .event posedge, v0x600000c34900_0;
L_0x600000f34280 .arith/sum 24, v0x600000c346c0_0, L_0x7fe0b0088008;
L_0x600000f34320 .extend/s 32, L_0x600000f34280;
L_0x600000f343c0 .cmp/gt.s 32, L_0x600000f34320, L_0x7fe0b0088050;
L_0x600000f34460 .part L_0x600000f34280, 15, 9;
L_0x600000f34500 .concat [ 9 7 0 0], L_0x600000f34460, L_0x7fe0b0088098;
L_0x600000f345a0 .part L_0x600000f34280, 15, 9;
L_0x600000f34640 .concat [ 9 7 0 0], L_0x600000f345a0, L_0x7fe0b00880e0;
L_0x600000f346e0 .functor MUXZ 16, L_0x600000f34640, L_0x600000f34500, L_0x600000f343c0, C4<>;
S_0x7fe0abf05370 .scope module, "fir_dec2" "fir_decimator" 3 47, 4 3 0, S_0x7fe0abf04db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "dec_output";
    .port_info 5 /OUTPUT 16 "fir_out";
    .port_info 6 /OUTPUT 1 "dec_output_ready";
P_0x600002b30580 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x600000c36400_0 .net/s "audio_in", 15 0, v0x600000c35170_0;  alias, 1 drivers
v0x600000c36490_0 .net "audio_sample_valid", 0 0, v0x600000c35200_0;  alias, 1 drivers
v0x600000c36520_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c365b0_0 .var "counter", 3 0;
v0x600000c36640_0 .var/s "dec_output", 15 0;
v0x600000c366d0_0 .var "dec_output_ready", 0 0;
v0x600000c36760_0 .var/s "fir_out", 15 0;
v0x600000c367f0_0 .net/s "fir_output", 15 0, v0x600000c361c0_0;  1 drivers
v0x600000c36880_0 .net "fir_ready", 0 0, v0x600000c36010_0;  1 drivers
v0x600000c36910_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
S_0x7fe0abf054e0 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7fe0abf05370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x600002b30740 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x600000c35560 .array/s "COEFFICIENTS", 0 28, 23 0;
L_0x7fe0b00881b8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x600000c355f0_0 .net/2u *"_ivl_0", 23 0, L_0x7fe0b00881b8;  1 drivers
L_0x7fe0b0088248 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600000c35680_0 .net/2u *"_ivl_10", 6 0, L_0x7fe0b0088248;  1 drivers
v0x600000c35710_0 .net *"_ivl_13", 8 0, L_0x600000f34a00;  1 drivers
v0x600000c357a0_0 .net *"_ivl_14", 15 0, L_0x600000f34aa0;  1 drivers
L_0x7fe0b0088290 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x600000c35830_0 .net/2u *"_ivl_16", 6 0, L_0x7fe0b0088290;  1 drivers
v0x600000c358c0_0 .net *"_ivl_19", 8 0, L_0x600000f34b40;  1 drivers
v0x600000c35950_0 .net *"_ivl_20", 15 0, L_0x600000f34be0;  1 drivers
v0x600000c359e0_0 .net/s *"_ivl_4", 31 0, L_0x600000f348c0;  1 drivers
L_0x7fe0b0088200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c35a70_0 .net/2s *"_ivl_6", 31 0, L_0x7fe0b0088200;  1 drivers
v0x600000c35b00_0 .net *"_ivl_8", 0 0, L_0x600000f34960;  1 drivers
v0x600000c35b90_0 .var/s "accumulator", 23 0;
v0x600000c35c20_0 .net/s "accumulator_rounded", 23 0, L_0x600000f34820;  1 drivers
v0x600000c35cb0_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x600000f34c80;  1 drivers
v0x600000c35d40_0 .net/s "audio_in", 15 0, v0x600000c35170_0;  alias, 1 drivers
v0x600000c35dd0_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c35e60_0 .var/s "coeff", 23 0;
v0x600000c35ef0_0 .var "counter", 6 0;
v0x600000c35f80_0 .var/s "cur", 15 0;
v0x600000c36010_0 .var "data_ready", 0 0;
v0x600000c360a0_0 .var/s "dbg2", 23 0;
v0x600000c36130 .array/s "delay_line", 0 28, 15 0;
v0x600000c361c0_0 .var/s "filtered_audio", 15 0;
v0x600000c36250_0 .var "multiply", 0 0;
v0x600000c362e0_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
v0x600000c36370_0 .net "valid_in", 0 0, v0x600000c35200_0;  alias, 1 drivers
L_0x600000f34820 .arith/sum 24, v0x600000c35b90_0, L_0x7fe0b00881b8;
L_0x600000f348c0 .extend/s 32, L_0x600000f34820;
L_0x600000f34960 .cmp/gt.s 32, L_0x600000f348c0, L_0x7fe0b0088200;
L_0x600000f34a00 .part L_0x600000f34820, 15, 9;
L_0x600000f34aa0 .concat [ 9 7 0 0], L_0x600000f34a00, L_0x7fe0b0088248;
L_0x600000f34b40 .part L_0x600000f34820, 15, 9;
L_0x600000f34be0 .concat [ 9 7 0 0], L_0x600000f34b40, L_0x7fe0b0088290;
L_0x600000f34c80 .functor MUXZ 16, L_0x600000f34be0, L_0x600000f34aa0, L_0x600000f34960, C4<>;
S_0x7fe0abf05650 .scope module, "fir_dec3" "fir_decimator" 3 55, 4 3 0, S_0x7fe0abf04db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "dec_output";
    .port_info 5 /OUTPUT 16 "fir_out";
    .port_info 6 /OUTPUT 1 "dec_output_ready";
P_0x600002b30700 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x600000c378d0_0 .net/s "audio_in", 15 0, v0x600000c36640_0;  alias, 1 drivers
v0x600000c37960_0 .net "audio_sample_valid", 0 0, v0x600000c366d0_0;  alias, 1 drivers
v0x600000c379f0_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c37a80_0 .var "counter", 3 0;
v0x600000c37b10_0 .var/s "dec_output", 15 0;
v0x600000c37ba0_0 .var "dec_output_ready", 0 0;
v0x600000c37c30_0 .var/s "fir_out", 15 0;
v0x600000c37cc0_0 .net/s "fir_output", 15 0, v0x600000c37690_0;  1 drivers
v0x600000c37d50_0 .net "fir_ready", 0 0, v0x600000c374e0_0;  1 drivers
v0x600000c37de0_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
S_0x7fe0abf057c0 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7fe0abf05650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x600002b30980 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x600000c36a30 .array/s "COEFFICIENTS", 0 28, 23 0;
L_0x7fe0b00882d8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x600000c36ac0_0 .net/2u *"_ivl_0", 23 0, L_0x7fe0b00882d8;  1 drivers
L_0x7fe0b0088368 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600000c36b50_0 .net/2u *"_ivl_10", 6 0, L_0x7fe0b0088368;  1 drivers
v0x600000c36be0_0 .net *"_ivl_13", 8 0, L_0x600000f34f00;  1 drivers
v0x600000c36c70_0 .net *"_ivl_14", 15 0, L_0x600000f34fa0;  1 drivers
L_0x7fe0b00883b0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x600000c36d00_0 .net/2u *"_ivl_16", 6 0, L_0x7fe0b00883b0;  1 drivers
v0x600000c36d90_0 .net *"_ivl_19", 8 0, L_0x600000f35040;  1 drivers
v0x600000c36e20_0 .net *"_ivl_20", 15 0, L_0x600000f350e0;  1 drivers
v0x600000c36eb0_0 .net/s *"_ivl_4", 31 0, L_0x600000f34dc0;  1 drivers
L_0x7fe0b0088320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c36f40_0 .net/2s *"_ivl_6", 31 0, L_0x7fe0b0088320;  1 drivers
v0x600000c36fd0_0 .net *"_ivl_8", 0 0, L_0x600000f34e60;  1 drivers
v0x600000c37060_0 .var/s "accumulator", 23 0;
v0x600000c370f0_0 .net/s "accumulator_rounded", 23 0, L_0x600000f34d20;  1 drivers
v0x600000c37180_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x600000f35180;  1 drivers
v0x600000c37210_0 .net/s "audio_in", 15 0, v0x600000c36640_0;  alias, 1 drivers
v0x600000c372a0_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c37330_0 .var/s "coeff", 23 0;
v0x600000c373c0_0 .var "counter", 6 0;
v0x600000c37450_0 .var/s "cur", 15 0;
v0x600000c374e0_0 .var "data_ready", 0 0;
v0x600000c37570_0 .var/s "dbg2", 23 0;
v0x600000c37600 .array/s "delay_line", 0 28, 15 0;
v0x600000c37690_0 .var/s "filtered_audio", 15 0;
v0x600000c37720_0 .var "multiply", 0 0;
v0x600000c377b0_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
v0x600000c37840_0 .net "valid_in", 0 0, v0x600000c366d0_0;  alias, 1 drivers
L_0x600000f34d20 .arith/sum 24, v0x600000c37060_0, L_0x7fe0b00882d8;
L_0x600000f34dc0 .extend/s 32, L_0x600000f34d20;
L_0x600000f34e60 .cmp/gt.s 32, L_0x600000f34dc0, L_0x7fe0b0088320;
L_0x600000f34f00 .part L_0x600000f34d20, 15, 9;
L_0x600000f34fa0 .concat [ 9 7 0 0], L_0x600000f34f00, L_0x7fe0b0088368;
L_0x600000f35040 .part L_0x600000f34d20, 15, 9;
L_0x600000f350e0 .concat [ 9 7 0 0], L_0x600000f35040, L_0x7fe0b00883b0;
L_0x600000f35180 .functor MUXZ 16, L_0x600000f350e0, L_0x600000f34fa0, L_0x600000f34e60, C4<>;
S_0x7fe0abf05930 .scope module, "fir_dec4" "fir_decimator" 3 63, 4 3 0, S_0x7fe0abf04db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "dec_output";
    .port_info 5 /OUTPUT 16 "fir_out";
    .port_info 6 /OUTPUT 1 "dec_output_ready";
P_0x600002b30940 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x600000c38e10_0 .net/s "audio_in", 15 0, v0x600000c37b10_0;  alias, 1 drivers
v0x600000c38ea0_0 .net "audio_sample_valid", 0 0, v0x600000c37ba0_0;  alias, 1 drivers
v0x600000c38f30_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c38fc0_0 .var "counter", 3 0;
v0x600000c39050_0 .var/s "dec_output", 15 0;
v0x600000c390e0_0 .var "dec_output_ready", 0 0;
v0x600000c39170_0 .var/s "fir_out", 15 0;
v0x600000c39200_0 .net/s "fir_output", 15 0, v0x600000c38bd0_0;  1 drivers
v0x600000c39290_0 .net "fir_ready", 0 0, v0x600000c38a20_0;  1 drivers
v0x600000c39320_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
S_0x7fe0abf05aa0 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7fe0abf05930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x600002b30ac0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x600000c37f00 .array/s "COEFFICIENTS", 0 28, 23 0;
L_0x7fe0b00883f8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x600000c38000_0 .net/2u *"_ivl_0", 23 0, L_0x7fe0b00883f8;  1 drivers
L_0x7fe0b0088488 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600000c38090_0 .net/2u *"_ivl_10", 6 0, L_0x7fe0b0088488;  1 drivers
v0x600000c38120_0 .net *"_ivl_13", 8 0, L_0x600000f35400;  1 drivers
v0x600000c381b0_0 .net *"_ivl_14", 15 0, L_0x600000f354a0;  1 drivers
L_0x7fe0b00884d0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x600000c38240_0 .net/2u *"_ivl_16", 6 0, L_0x7fe0b00884d0;  1 drivers
v0x600000c382d0_0 .net *"_ivl_19", 8 0, L_0x600000f35540;  1 drivers
v0x600000c38360_0 .net *"_ivl_20", 15 0, L_0x600000f355e0;  1 drivers
v0x600000c383f0_0 .net/s *"_ivl_4", 31 0, L_0x600000f352c0;  1 drivers
L_0x7fe0b0088440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c38480_0 .net/2s *"_ivl_6", 31 0, L_0x7fe0b0088440;  1 drivers
v0x600000c38510_0 .net *"_ivl_8", 0 0, L_0x600000f35360;  1 drivers
v0x600000c385a0_0 .var/s "accumulator", 23 0;
v0x600000c38630_0 .net/s "accumulator_rounded", 23 0, L_0x600000f35220;  1 drivers
v0x600000c386c0_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x600000f35680;  1 drivers
v0x600000c38750_0 .net/s "audio_in", 15 0, v0x600000c37b10_0;  alias, 1 drivers
v0x600000c387e0_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c38870_0 .var/s "coeff", 23 0;
v0x600000c38900_0 .var "counter", 6 0;
v0x600000c38990_0 .var/s "cur", 15 0;
v0x600000c38a20_0 .var "data_ready", 0 0;
v0x600000c38ab0_0 .var/s "dbg2", 23 0;
v0x600000c38b40 .array/s "delay_line", 0 28, 15 0;
v0x600000c38bd0_0 .var/s "filtered_audio", 15 0;
v0x600000c38c60_0 .var "multiply", 0 0;
v0x600000c38cf0_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
v0x600000c38d80_0 .net "valid_in", 0 0, v0x600000c37ba0_0;  alias, 1 drivers
L_0x600000f35220 .arith/sum 24, v0x600000c385a0_0, L_0x7fe0b00883f8;
L_0x600000f352c0 .extend/s 32, L_0x600000f35220;
L_0x600000f35360 .cmp/gt.s 32, L_0x600000f352c0, L_0x7fe0b0088440;
L_0x600000f35400 .part L_0x600000f35220, 15, 9;
L_0x600000f354a0 .concat [ 9 7 0 0], L_0x600000f35400, L_0x7fe0b0088488;
L_0x600000f35540 .part L_0x600000f35220, 15, 9;
L_0x600000f355e0 .concat [ 9 7 0 0], L_0x600000f35540, L_0x7fe0b00884d0;
L_0x600000f35680 .functor MUXZ 16, L_0x600000f355e0, L_0x600000f354a0, L_0x600000f35360, C4<>;
S_0x7fe0abf05c10 .scope module, "hw" "hanning_window" 3 71, 6 10 0, S_0x7fe0abf04db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "in_sample";
    .port_info 3 /INPUT 1 "audio_sample_valid";
    .port_info 4 /OUTPUT 8 "out_sample";
    .port_info 5 /OUTPUT 1 "hanning_sample_valid";
P_0x600001030480 .param/l "DATA_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
P_0x6000010304c0 .param/l "SAMPLE_COUNT" 0 6 12, +C4<00000000000000000001000000000000>;
L_0x7fe0b0088518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c39b90_0 .net/2s *"_ivl_0", 31 0, L_0x7fe0b0088518;  1 drivers
L_0x7fe0b00885f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000c39c20_0 .net/2s *"_ivl_12", 31 0, L_0x7fe0b00885f0;  1 drivers
L_0x7fe0b0088560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c39cb0_0 .net/2s *"_ivl_4", 31 0, L_0x7fe0b0088560;  1 drivers
L_0x7fe0b00885a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000c39d40_0 .net/2s *"_ivl_8", 31 0, L_0x7fe0b00885a8;  1 drivers
v0x600000c39dd0_0 .net "audio_sample_valid", 0 0, v0x600000c390e0_0;  alias, 1 drivers
v0x600000c39e60_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c39ef0_0 .var "coeff_addr", 11 0;
v0x600000c39f80_0 .var "hanning_sample_valid", 0 0;
v0x600000c3a010_0 .net/s "in_sample", 7 0, L_0x600000f35a40;  1 drivers
v0x600000c3a0a0_0 .var/s "in_sample_pipe", 7 0;
v0x600000c3a130_0 .var/s "out_sample", 7 0;
v0x600000c3a1c0_0 .var/s "post_mult_shift", 31 0;
v0x600000c3a250_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
v0x600000c3a2e0_0 .net/s "stored_coeff", 24 0, L_0x600000f359a0;  1 drivers
L_0x600000f35720 .part L_0x7fe0b0088518, 0, 28;
L_0x600000f357c0 .part L_0x7fe0b0088560, 0, 1;
L_0x600000f35860 .part L_0x7fe0b00885a8, 0, 1;
L_0x600000f35900 .part L_0x7fe0b00885f0, 0, 1;
L_0x600000f359a0 .part v0x600000c39560_0, 0, 25;
S_0x7fe0abf05d80 .scope module, "image_BROM" "xilinx_single_port_ram_read_first" 6 54, 7 10 0, S_0x7fe0abf05c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 28 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 28 "douta";
P_0x600000234400 .param/str "INIT_FILE" 0 7 14, ".INIT_FILE(`FPATH(coefficients.mem))";
P_0x600000234440 .param/l "RAM_DEPTH" 0 7 12, +C4<00000000000000000001000000000000>;
P_0x600000234480 .param/str "RAM_PERFORMANCE" 0 7 13, "HIGH_PERFORMANCE";
P_0x6000002344c0 .param/l "RAM_WIDTH" 0 7 11, +C4<00000000000000000000000000011100>;
v0x600000c395f0 .array "BRAM", 0 4095, 27 0;
v0x600000c39680_0 .net "addra", 11 0, v0x600000c39ef0_0;  1 drivers
v0x600000c39710_0 .net "clka", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c397a0_0 .net "dina", 27 0, L_0x600000f35720;  1 drivers
v0x600000c39830_0 .net "douta", 27 0, v0x600000c39560_0;  1 drivers
v0x600000c398c0_0 .net "ena", 0 0, L_0x600000f35860;  1 drivers
v0x600000c39950_0 .var "ram_data", 27 0;
v0x600000c399e0_0 .net "regcea", 0 0, L_0x600000f35900;  1 drivers
v0x600000c39a70_0 .net "rsta", 0 0, v0x600000c3c120_0;  alias, 1 drivers
v0x600000c39b00_0 .net "wea", 0 0, L_0x600000f357c0;  1 drivers
S_0x7fe0abf05ef0 .scope function.vec4.u32, "clogb2" "clogb2" 7 74, 7 74 0, S_0x7fe0abf05d80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fe0abf05ef0
v0x600000c394d0_0 .var/i "depth", 31 0;
TD_chained_dec_tb.hw.image_BROM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x600000c394d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600000c394d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600000c394d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fe0abf06060 .scope generate, "output_register" "output_register" 7 51, 7 51 0, S_0x7fe0abf05d80;
 .timescale -9 -12;
v0x600000c39560_0 .var "douta_reg", 27 0;
S_0x7fe0abf061d0 .scope generate, "use_init_file" "use_init_file" 7 31, 7 31 0, S_0x7fe0abf05d80;
 .timescale -9 -12;
S_0x7fe0abf06340 .scope module, "sine_750" "sine_generator_750" 3 18, 8 5 0, S_0x7fe0abf04db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x600002b30d80 .param/l "PHASE_INCR" 0 8 11, C4<00010000000000000000000000000000>;
L_0x600001530230 .functor NOT 1, L_0x600000f34000, C4<0>, C4<0>, C4<0>;
L_0x6000015302a0 .functor BUFZ 8, L_0x600000f34140, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600000c3a520_0 .net *"_ivl_1", 0 0, L_0x600000f34000;  1 drivers
v0x600000c3a5b0_0 .net *"_ivl_2", 0 0, L_0x600001530230;  1 drivers
v0x600000c3a640_0 .net *"_ivl_5", 6 0, L_0x600000f340a0;  1 drivers
v0x600000c3a6d0_0 .net "amp", 7 0, v0x600000c3a370_0;  1 drivers
v0x600000c3a760_0 .net/s "amp_out", 7 0, L_0x6000015302a0;  alias, 1 drivers
v0x600000c3a7f0_0 .net "amp_pre", 7 0, L_0x600000f34140;  1 drivers
v0x600000c3a880_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c3a910_0 .var "phase", 31 0;
v0x600000c3a9a0_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
v0x600000c3aa30_0 .net "step_in", 0 0, v0x600000c3afd0_0;  1 drivers
L_0x600000f34000 .part v0x600000c3a370_0, 7, 1;
L_0x600000f340a0 .part v0x600000c3a370_0, 0, 7;
L_0x600000f34140 .concat [ 7 1 0 0], L_0x600000f340a0, L_0x600001530230;
L_0x600000f341e0 .part v0x600000c3a910_0, 26, 6;
S_0x7fe0abf064b0 .scope module, "lut_1" "sine_lut" 8 17, 8 51 0, S_0x7fe0abf06340;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x600000c3a370_0 .var "amp_out", 7 0;
v0x600000c3a400_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c3a490_0 .net "phase_in", 5 0, L_0x600000f341e0;  1 drivers
S_0x7fe0abf06620 .scope module, "uut" "pdm" 3 22, 9 5 0, S_0x7fe0abf04db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "level_in";
    .port_info 3 /INPUT 1 "tick_in";
    .port_info 4 /OUTPUT 1 "pdm_out";
v0x600000c3aac0_0 .net "clk_in", 0 0, v0x600000c3b060_0;  alias, 1 drivers
v0x600000c3ab50_0 .var/s "count", 8 0;
v0x600000c3abe0_0 .net/s "level_in", 7 0, L_0x6000015302a0;  alias, 1 drivers
v0x600000c3ac70_0 .var "pdm_out", 0 0;
v0x600000c3ad00_0 .net "rst_in", 0 0, v0x600000c3c120_0;  alias, 1 drivers
v0x600000c3ad90_0 .net "tick_in", 0 0, L_0x6000015303f0;  alias, 1 drivers
S_0x7fe0abf04f20 .scope module, "sine_generator_440" "sine_generator_440" 8 28;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x600002b30480 .param/l "PHASE_INCR" 0 8 34, C4<00001001011000110011101000011011>;
L_0x600001530460 .functor NOT 1, L_0x600000f35ae0, C4<0>, C4<0>, C4<0>;
L_0x6000015304d0 .functor BUFZ 8, L_0x600000f35c20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600000c3c3f0_0 .net *"_ivl_1", 0 0, L_0x600000f35ae0;  1 drivers
v0x600000c3c480_0 .net *"_ivl_2", 0 0, L_0x600001530460;  1 drivers
v0x600000c3c510_0 .net *"_ivl_5", 6 0, L_0x600000f35b80;  1 drivers
v0x600000c3c5a0_0 .net "amp", 7 0, v0x600000c3c240_0;  1 drivers
v0x600000c3c630_0 .net/s "amp_out", 7 0, L_0x6000015304d0;  1 drivers
v0x600000c3c6c0_0 .net "amp_pre", 7 0, L_0x600000f35c20;  1 drivers
o0x7fe0b0052af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000c3c750_0 .net "clk_in", 0 0, o0x7fe0b0052af8;  0 drivers
v0x600000c3c7e0_0 .var "phase", 31 0;
o0x7fe0b0052d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000c3c870_0 .net "rst_in", 0 0, o0x7fe0b0052d08;  0 drivers
o0x7fe0b0052d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000c3c900_0 .net "step_in", 0 0, o0x7fe0b0052d38;  0 drivers
L_0x600000f35ae0 .part v0x600000c3c240_0, 7, 1;
L_0x600000f35b80 .part v0x600000c3c240_0, 0, 7;
L_0x600000f35c20 .concat [ 7 1 0 0], L_0x600000f35b80, L_0x600001530460;
L_0x600000f35cc0 .part v0x600000c3c7e0_0, 26, 6;
S_0x7fe0abf06990 .scope module, "lut_1" "sine_lut" 8 40, 8 51 0, S_0x7fe0abf04f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x600000c3c240_0 .var "amp_out", 7 0;
v0x600000c3c2d0_0 .net "clk_in", 0 0, o0x7fe0b0052af8;  alias, 0 drivers
v0x600000c3c360_0 .net "phase_in", 5 0, L_0x600000f35cc0;  1 drivers
E_0x600002b30f40 .event posedge, v0x600000c3c2d0_0;
    .scope S_0x7fe0abf064b0;
T_1 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c3a490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %jmp T_1.64;
T_1.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x600000c3a370_0, 0;
    %jmp T_1.64;
T_1.64 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe0abf06340;
T_2 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c3a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c3a910_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000c3aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600000c3a910_0;
    %addi 268435456, 0, 32;
    %assign/vec4 v0x600000c3a910_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe0abf06620;
T_3 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c3ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000c3ab50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000c3ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600000c3abe0_0;
    %pad/s 9;
    %load/vec4 v0x600000c3ab50_0;
    %add;
    %load/vec4 v0x600000c3ab50_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 384, 0, 9;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 127, 0, 9;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %sub;
    %assign/vec4 v0x600000c3ab50_0, 0;
    %load/vec4 v0x600000c3ab50_0;
    %parti/s 1, 8, 5;
    %inv;
    %assign/vec4 v0x600000c3ac70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe0abf05200;
T_4 ;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 5495, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c34090, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x7fe0abf05200;
T_5 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c34e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c34b40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000c34a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000c34cf0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c346c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c34bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c34990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c34d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000c34ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x600000c34d80_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600000c34870_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c34c60, 0, 4;
    %load/vec4 v0x600000c34870_0;
    %assign/vec4 v0x600000c34ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c34d80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000c34a20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c346c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c34b40_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600000c34d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x600000c34a20_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c34b40_0, 0;
    %load/vec4 v0x600000c347e0_0;
    %assign/vec4 v0x600000c34cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c34d80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c346c0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c34b40_0, 0;
    %ix/getv 4, v0x600000c34a20_0;
    %load/vec4a v0x600000c34090, 4;
    %ix/getv 4, v0x600000c34a20_0;
    %load/vec4a v0x600000c34c60, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x600000c34bd0_0, 0;
    %ix/getv 4, v0x600000c34a20_0;
    %load/vec4a v0x600000c34090, 4;
    %assign/vec4 v0x600000c34990_0, 0;
    %load/vec4 v0x600000c34a20_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.9, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000c34c60, 4;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x600000c34a20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000c34c60, 4;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %ix/getv 3, v0x600000c34a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c34c60, 0, 4;
    %load/vec4 v0x600000c346c0_0;
    %ix/getv 4, v0x600000c34a20_0;
    %load/vec4a v0x600000c34090, 4;
    %ix/getv 4, v0x600000c34a20_0;
    %load/vec4a v0x600000c34c60, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x600000c346c0_0, 0;
    %load/vec4 v0x600000c34a20_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600000c34a20_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c34b40_0, 0;
T_5.6 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe0abf05090;
T_6 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c35440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000c350e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c35200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000c35170_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000c353b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600000c35320_0;
    %assign/vec4 v0x600000c35290_0, 0;
    %load/vec4 v0x600000c350e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c35200_0, 0;
    %load/vec4 v0x600000c35320_0;
    %assign/vec4 v0x600000c35170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000c350e0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c35200_0, 0;
    %load/vec4 v0x600000c350e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000c350e0_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c35200_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fe0abf054e0;
T_7 ;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 5495, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c35560, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x7fe0abf054e0;
T_8 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c362e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c36010_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000c35ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000c361c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c35b90_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c360a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c35e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c36250_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000c36370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x600000c36250_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600000c35d40_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c36130, 0, 4;
    %load/vec4 v0x600000c35d40_0;
    %assign/vec4 v0x600000c35f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c36250_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000c35ef0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c35b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c36010_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x600000c36250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x600000c35ef0_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c36010_0, 0;
    %load/vec4 v0x600000c35cb0_0;
    %assign/vec4 v0x600000c361c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c36250_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c35b90_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c36010_0, 0;
    %ix/getv 4, v0x600000c35ef0_0;
    %load/vec4a v0x600000c35560, 4;
    %ix/getv 4, v0x600000c35ef0_0;
    %load/vec4a v0x600000c36130, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x600000c360a0_0, 0;
    %ix/getv 4, v0x600000c35ef0_0;
    %load/vec4a v0x600000c35560, 4;
    %assign/vec4 v0x600000c35e60_0, 0;
    %load/vec4 v0x600000c35ef0_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.9, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000c36130, 4;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %load/vec4 v0x600000c35ef0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000c36130, 4;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %ix/getv 3, v0x600000c35ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c36130, 0, 4;
    %load/vec4 v0x600000c35b90_0;
    %ix/getv 4, v0x600000c35ef0_0;
    %load/vec4a v0x600000c35560, 4;
    %ix/getv 4, v0x600000c35ef0_0;
    %load/vec4a v0x600000c36130, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x600000c35b90_0, 0;
    %load/vec4 v0x600000c35ef0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600000c35ef0_0, 0;
T_8.8 ;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c36010_0, 0;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fe0abf05370;
T_9 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c36910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000c365b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c366d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000c36640_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000c36880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600000c367f0_0;
    %assign/vec4 v0x600000c36760_0, 0;
    %load/vec4 v0x600000c365b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c366d0_0, 0;
    %load/vec4 v0x600000c367f0_0;
    %assign/vec4 v0x600000c36640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000c365b0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c366d0_0, 0;
    %load/vec4 v0x600000c365b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000c365b0_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c366d0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe0abf057c0;
T_10 ;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 5495, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c36a30, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x7fe0abf057c0;
T_11 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c377b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c374e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000c373c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000c37690_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c37060_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c37570_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c37330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c37720_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000c37840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x600000c37720_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600000c37210_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c37600, 0, 4;
    %load/vec4 v0x600000c37210_0;
    %assign/vec4 v0x600000c37450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c37720_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000c373c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c37060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c374e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x600000c37720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x600000c373c0_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c374e0_0, 0;
    %load/vec4 v0x600000c37180_0;
    %assign/vec4 v0x600000c37690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c37720_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c37060_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c374e0_0, 0;
    %ix/getv 4, v0x600000c373c0_0;
    %load/vec4a v0x600000c36a30, 4;
    %ix/getv 4, v0x600000c373c0_0;
    %load/vec4a v0x600000c37600, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x600000c37570_0, 0;
    %ix/getv 4, v0x600000c373c0_0;
    %load/vec4a v0x600000c36a30, 4;
    %assign/vec4 v0x600000c37330_0, 0;
    %load/vec4 v0x600000c373c0_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.9, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000c37600, 4;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %load/vec4 v0x600000c373c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000c37600, 4;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %ix/getv 3, v0x600000c373c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c37600, 0, 4;
    %load/vec4 v0x600000c37060_0;
    %ix/getv 4, v0x600000c373c0_0;
    %load/vec4a v0x600000c36a30, 4;
    %ix/getv 4, v0x600000c373c0_0;
    %load/vec4a v0x600000c37600, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x600000c37060_0, 0;
    %load/vec4 v0x600000c373c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600000c373c0_0, 0;
T_11.8 ;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c374e0_0, 0;
T_11.6 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fe0abf05650;
T_12 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c37de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000c37a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c37ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000c37b10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000c37d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600000c37cc0_0;
    %assign/vec4 v0x600000c37c30_0, 0;
    %load/vec4 v0x600000c37a80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c37ba0_0, 0;
    %load/vec4 v0x600000c37cc0_0;
    %assign/vec4 v0x600000c37b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000c37a80_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c37ba0_0, 0;
    %load/vec4 v0x600000c37a80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000c37a80_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c37ba0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fe0abf05aa0;
T_13 ;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 5495, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c37f00, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x7fe0abf05aa0;
T_14 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c38cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c38a20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000c38900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000c38bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c385a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c38ab0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c38870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c38c60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600000c38d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x600000c38c60_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600000c38750_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c38b40, 0, 4;
    %load/vec4 v0x600000c38750_0;
    %assign/vec4 v0x600000c38990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c38c60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600000c38900_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c385a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c38a20_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x600000c38c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %load/vec4 v0x600000c38900_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c38a20_0, 0;
    %load/vec4 v0x600000c386c0_0;
    %assign/vec4 v0x600000c38bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c38c60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000c385a0_0, 0;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c38a20_0, 0;
    %ix/getv 4, v0x600000c38900_0;
    %load/vec4a v0x600000c37f00, 4;
    %ix/getv 4, v0x600000c38900_0;
    %load/vec4a v0x600000c38b40, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x600000c38ab0_0, 0;
    %ix/getv 4, v0x600000c38900_0;
    %load/vec4a v0x600000c37f00, 4;
    %assign/vec4 v0x600000c38870_0, 0;
    %load/vec4 v0x600000c38900_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.9, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000c38b40, 4;
    %jmp/1 T_14.10, 8;
T_14.9 ; End of true expr.
    %load/vec4 v0x600000c38900_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000c38b40, 4;
    %jmp/0 T_14.10, 8;
 ; End of false expr.
    %blend;
T_14.10;
    %ix/getv 3, v0x600000c38900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c38b40, 0, 4;
    %load/vec4 v0x600000c385a0_0;
    %ix/getv 4, v0x600000c38900_0;
    %load/vec4a v0x600000c37f00, 4;
    %ix/getv 4, v0x600000c38900_0;
    %load/vec4a v0x600000c38b40, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x600000c385a0_0, 0;
    %load/vec4 v0x600000c38900_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600000c38900_0, 0;
T_14.8 ;
    %jmp T_14.6;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c38a20_0, 0;
T_14.6 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fe0abf05930;
T_15 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c39320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000c38fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c390e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000c39050_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600000c39290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600000c39200_0;
    %assign/vec4 v0x600000c39170_0, 0;
    %load/vec4 v0x600000c38fc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c390e0_0, 0;
    %load/vec4 v0x600000c39200_0;
    %assign/vec4 v0x600000c39050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000c38fc0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c390e0_0, 0;
    %load/vec4 v0x600000c38fc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000c38fc0_0, 0;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c390e0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fe0abf061d0;
T_16 ;
    %vpi_call/w 7 33 "$readmemh", P_0x600000234400, v0x600000c395f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x7fe0abf06060;
T_17 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x600000c39560_0, 0, 28;
    %end;
    .thread T_17, $init;
    .scope S_0x7fe0abf06060;
T_18 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c39a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x600000c39560_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600000c399e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600000c39950_0;
    %assign/vec4 v0x600000c39560_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe0abf05d80;
T_19 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x600000c39950_0, 0, 28;
    %end;
    .thread T_19, $init;
    .scope S_0x7fe0abf05d80;
T_20 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c398c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x600000c39b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600000c397a0_0;
    %load/vec4 v0x600000c39680_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c395f0, 0, 4;
T_20.2 ;
    %load/vec4 v0x600000c39680_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600000c395f0, 4;
    %assign/vec4 v0x600000c39950_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fe0abf05c10;
T_21 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c3a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000c3a130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000c39ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c39f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c3a1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000c3a0a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600000c39dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600000c39ef0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000c39ef0_0, 0;
    %load/vec4 v0x600000c3a010_0;
    %assign/vec4 v0x600000c3a0a0_0, 0;
    %load/vec4 v0x600000c3a2e0_0;
    %pad/s 32;
    %load/vec4 v0x600000c3a0a0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x600000c3a1c0_0, 0;
    %load/vec4 v0x600000c3a1c0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v0x600000c3a130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c39f80_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c39f80_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fe0abf04db0;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x600000c3b060_0;
    %nor/r;
    %store/vec4 v0x600000c3b060_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fe0abf04db0;
T_23 ;
    %delay 100000, 0;
    %load/vec4 v0x600000c3b9f0_0;
    %nor/r;
    %store/vec4 v0x600000c3b9f0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fe0abf04db0;
T_24 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c3b840_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x600000c3b960_0, 0;
    %load/vec4 v0x600000c3b840_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x600000c3b840_0;
    %addi 1, 0, 9;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %assign/vec4 v0x600000c3b840_0, 0;
    %load/vec4 v0x600000c3b960_0;
    %assign/vec4 v0x600000c3ba80_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fe0abf04db0;
T_25 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c3bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x600000c3bba0_0;
    %assign/vec4 v0x600000c3c090_0, 0;
    %load/vec4 v0x600000c3bb10_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.2, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %load/vec4 v0x600000c3bb10_0;
    %addi 1, 0, 9;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %assign/vec4 v0x600000c3bb10_0, 0;
    %load/vec4 v0x600000c3bb10_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.4, 8;
    %load/vec4 v0x600000c3bba0_0;
    %pad/u 8;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %load/vec4 v0x600000c3bcc0_0;
    %load/vec4 v0x600000c3bba0_0;
    %pad/u 8;
    %add;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %assign/vec4 v0x600000c3bcc0_0, 0;
    %load/vec4 v0x600000c3bb10_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000c3afd0_0, 0;
    %load/vec4 v0x600000c3bb10_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.6, 8;
    %load/vec4 v0x600000c3bcc0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x600000c3bcc0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_25.7, 8;
T_25.6 ; End of true expr.
    %load/vec4 v0x600000c3b8d0_0;
    %jmp/0 T_25.7, 8;
 ; End of false expr.
    %blend;
T_25.7;
    %assign/vec4 v0x600000c3b8d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c3afd0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fe0abf04db0;
T_26 ;
    %wait E_0x600002b30640;
    %load/vec4 v0x600000c3b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x600000c3b0f0_0;
    %assign/vec4 v0x600000c3bde0_0, 0;
T_26.0 ;
    %load/vec4 v0x600000c3b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x600000c3b210_0;
    %assign/vec4 v0x600000c3be70_0, 0;
T_26.2 ;
    %load/vec4 v0x600000c3b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x600000c3b330_0;
    %assign/vec4 v0x600000c3bf00_0, 0;
T_26.4 ;
    %load/vec4 v0x600000c3b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x600000c3b450_0;
    %assign/vec4 v0x600000c3c000_0, 0;
T_26.6 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fe0abf04db0;
T_27 ;
    %vpi_call/w 3 137 "$dumpfile", "pdm_tb.vcd" {0 0 0};
    %vpi_call/w 3 138 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe0abf04db0 {0 0 0};
    %vpi_call/w 3 139 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3b060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3b9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3ba80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3c090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3b960_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600000c3b840_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600000c3bb10_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000c3bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000c3b8d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3bd50_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000c3b690_0, 0, 21;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x600000c3b570_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3b600_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c3c120_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c3c120_0, 0, 1;
    %delay 4000000000, 0;
    %vpi_call/w 3 187 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 188 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x7fe0abf06990;
T_28 ;
    %wait E_0x600002b30f40;
    %load/vec4 v0x600000c3c360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_28.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_28.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_28.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_28.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_28.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_28.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_28.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_28.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_28.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_28.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_28.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_28.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_28.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_28.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_28.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_28.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_28.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_28.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_28.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_28.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_28.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_28.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_28.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_28.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_28.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_28.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_28.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_28.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_28.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_28.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_28.63, 6;
    %jmp T_28.64;
T_28.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x600000c3c240_0, 0;
    %jmp T_28.64;
T_28.64 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fe0abf04f20;
T_29 ;
    %wait E_0x600002b30f40;
    %load/vec4 v0x600000c3c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c3c7e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600000c3c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x600000c3c7e0_0;
    %addi 157497883, 0, 32;
    %assign/vec4 v0x600000c3c7e0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim/pdm_tb.sv";
    "hdl/fir_decimator.sv";
    "hdl/fir_filter.sv";
    "hdl/hanning_window.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/sine.sv";
    "hdl/pdm.sv";
