This got wil host a 5 stage in order pipeline cpu and an OoO cpu.
The goal is to develop colaborative cores which aim to be very pedagogic and very efficient
# Building SystemC testbench 

https://verilator.org/guide/latest/connecting.html?highlight=systemc
