// Seed: 3716099805
module module_0 (
    input wire id_0,
    output uwire id_1,
    input wire id_2,
    output tri1 id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wand id_12,
    output wor id_13,
    output wire id_14,
    input wor id_15,
    output tri id_16,
    output supply0 id_17,
    output supply1 id_18,
    output supply0 id_19,
    input wor id_20
);
  wire id_22;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  wire  id_5,
    output logic id_6
);
  initial begin
    id_6 <= 1 == 1;
  end
  assign id_6 = 1;
  assign id_6 = 1'b0;
  uwire id_8 = 1;
  module_0(
      id_2,
      id_3,
      id_5,
      id_3,
      id_3,
      id_4,
      id_5,
      id_5,
      id_0,
      id_0,
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4
  );
endmodule
