
---------- Begin Simulation Statistics ----------
final_tick                                   33283000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 255156                       # Number of bytes of host memory used
host_op_rate                                   134414                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.10                       # Real time elapsed on the host
host_tick_rate                              331799583                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11685                       # Number of instructions simulated
sim_ops                                         13479                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    33283000                       # Number of ticks simulated
system.cpu.committedInsts                       11685                       # Number of instructions committed
system.cpu.committedOps                         13479                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.696705                       # CPI: cycles per instruction
system.cpu.discardedOps                          2190                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           44833                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175540                       # IPC: instructions per cycle
system.cpu.numCycles                            66566                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    9350     69.37%     69.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                     68      0.50%     69.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 3      0.02%     69.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 1      0.01%     69.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               28      0.21%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                1      0.01%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.12% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2018     14.97%     85.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2010     14.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13479                       # Class of committed instruction
system.cpu.tickCycles                           21733                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3989                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2666                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               639                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1870                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     805                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             43.048128                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             189                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 52                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              137                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           69                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4012                       # number of overall hits
system.cpu.dcache.overall_hits::total            4012                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          251                       # number of overall misses
system.cpu.dcache.overall_misses::total           251                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10322000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10322000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.056738                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056738                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058879                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43008.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43008.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41123.505976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41123.505976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          195                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7843500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7843500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8222000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8222000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.043972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.045742                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045742                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42169.354839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42169.354839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42164.102564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42164.102564                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5215500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5215500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052677                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052677                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43103.305785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43103.305785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.050065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42356.521739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42356.521739                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5106500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5106500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42911.764706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42911.764706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41866.197183                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41866.197183                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       378500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       378500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42055.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42055.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           117.202538                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4247                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               195                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.779487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             90000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.202538                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.114456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.114456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8801                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8801                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               11408                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2747                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1560                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         4091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4091                       # number of overall hits
system.cpu.icache.overall_hits::total            4091                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          510                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            510                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          510                       # number of overall misses
system.cpu.icache.overall_misses::total           510                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21818500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21818500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21818500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21818500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.110845                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.110845                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.110845                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.110845                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42781.372549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42781.372549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42781.372549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42781.372549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          160                       # number of writebacks
system.cpu.icache.writebacks::total               160                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          510                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21308500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21308500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.110845                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.110845                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.110845                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.110845                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41781.372549                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41781.372549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41781.372549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41781.372549                       # average overall mshr miss latency
system.cpu.icache.replacements                    160                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4091                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          510                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           510                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21818500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21818500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.110845                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.110845                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42781.372549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42781.372549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.110845                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.110845                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41781.372549                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41781.372549                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           191.491517                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4601                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.021569                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             42000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   191.491517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.374007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.374007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9712                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9712                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     33283000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     11685                       # Number of Instructions committed
system.cpu.thread0.numOps                       13479                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              45120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 705                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         980680828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         374966199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1355647027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    980680828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        980680828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        980680828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        374966199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1355647027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                634                       # Transaction distribution
system.membus.trans_dist::WritebackClean          160                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                71                       # Transaction distribution
system.membus.trans_dist::ReadExResp               71                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            510                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           124                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1180                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          391                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1571                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        42880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   55360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               774                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.051680                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.221522                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     734     94.83%     94.83% # Request fanout histogram
system.membus.snoop_fanout::1                      40      5.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 774                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     33283000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1706992                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2550000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy             975000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
