/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	compatible = "sifive,hifive-unleashed-a00";
	model = "SiFive HiFive Unleashed A00";

	chosen {
		bootargs = "root=/dev/ram rw console=ttySIF0 earlycon=sbi";
		stdout-path = "/soc/serial@10010000";

		opensbi-domains {
			compatible = "opensbi,domain,config";
			fwmem: fwmem {
				compatible = "opensbi,domain,memregion";
				base = <0x0 0x80000000>;
				order = <20>;
			};

			mem1: mem1 {
				compatible = "opensbi,domain,memregion";
				base = <0x0 0x80000000>;
				order = <28>;
			};

			mem2: mem2 {
				compatible = "opensbi,domain,memregion";
				base = <0x0 0x90000000>;
				order = <28>;
			};

			uuart_1: uuart_1 {
				compatible = "opensbi,domain,memregion";
				base = <0x0 0x10011000>;
				order = <12>;
				mmio;
				devices = <&uart_0>;
			};

			uuart_2: uuart_2 {
				compatible = "opensbi,domain,memregion";
				base = <0x0 0x10010000>;
				order = <12>;
				mmio;
				devices = <&uart_1>;
			};

			uart_mem: uart_mem {
				compatible = "opensbi,domain,memregion";
				base = <0x0 0x10010000>;
				order = <16>;
				mmio;
			};

			lower_mem: lower_mem {
				compatible = "opensbi,domain,memregion";
				base = <0x0 0x0>;
				order = <31>;
			};

			allmem: allmem {
				compatible = "opensbi,domain,memregion";
				base = <0x0 0x0>;
				order = <64>;
			};

			tdomain: trusted-domain {
				compatible = "opensbi,domain,instance";
				possible-harts = <&cpu0>;
				regions = <&allmem 0x7>;
				boot-hart = <&cpu0>;
				next-arg1 = <0x0 0x0>;
				next-addr = <0x0 0x80100000>;
				next-mode = <0x1>;
				system-reset-allowed;
				//stdout-path = "/soc/serial@10010000";
			};

			udomain: untrusted-domain {
				compatible = "opensbi,domain,instance";
				possible-harts = <&cpu1 &cpu2>;
				boot-hart = <&cpu1>;
				regions =   <&mem1 0x7>, <&mem2 0x0>, <&lower_mem 0x7>;
				next-arg1 = <0x0 0x82200000>;
				next-addr = <0x0 0x80200000>;
				next-mode = <0x1>;
				system-reset-allowed;
				stdout-path = "/soc/serial@10010000";
			};

			udomain2: untrusted-domain2 {
				compatible = "opensbi,domain,instance";
				possible-harts = <&cpu3 &cpu4>;
				boot-hart = <&cpu3>;
				regions = <&lower_mem 0x7>, <&fwmem 0x7>, <&mem2 0x7>;
				next-arg1 = <0x0 0x92200000>;
				next-addr = <0x0 0x90200000>;
				next-mode = <0x1>;
				system-reset-allowed;
				stdout-path = "/soc/serial@10011000";
			};

		};
	};

	aliases {
		serial0 = "/soc/serial@10010000";
		serial1 = "/soc/serial@10011000";
		ethernet0 = "/soc/ethernet@10090000";
	};

	gpio-restart {
		compatible = "gpio-restart";
		gpios = <0x0a 0x0a 0x01>;
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		timebase-frequency = <0x989680>;

		cpu0: cpu@0 {
			device_type = "cpu";
			reg = <0x00>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imacu";
			opensbi-domain = <&tdomain>;

			interrupt-controller {
				#interrupt-cells = <0x01>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x07>;
			};
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			reg = <0x01>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdcsu";
			mmu-type = "riscv,sv48";
			opensbi-domain = <&udomain>;

			interrupt-controller {
				#interrupt-cells = <0x01>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x06>;
			};
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			reg = <0x02>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdcsu";
			mmu-type = "riscv,sv48";
			opensbi-domain = <&udomain>;

			interrupt-controller {
				#interrupt-cells = <0x01>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x05>;
			};
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			reg = <0x03>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdcsu";
			mmu-type = "riscv,sv48";
			opensbi-domain = <&udomain2>;

			interrupt-controller {
				#interrupt-cells = <0x01>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x04>;
			};
		};

		cpu4: cpu@4 {
			device_type = "cpu";
			reg = <0x04>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdcsu";
			mmu-type = "riscv,sv48";
			opensbi-domain = <&udomain2>;

			interrupt-controller {
				#interrupt-cells = <0x01>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x03>;
			};
		};
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x20000000>;
	};

	rtcclk {
		#clock-cells = <0x00>;
		compatible = "fixed-clock";
		clock-frequency = <0xf4240>;
		clock-output-names = "rtcclk";
		phandle = <0x02>;
	};

	hfclk {
		#clock-cells = <0x00>;
		compatible = "fixed-clock";
		clock-frequency = <0x1fca055>;
		clock-output-names = "hfclk";
		phandle = <0x01>;
	};

	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "simple-bus";
		ranges;

		uart_0:serial@10010000 {
			interrupts = <0x04>;
			interrupt-parent = <0x09>;
			clocks = <0x08 0x03>;
			reg = <0x00 0x10010000 0x00 0x1000>;
			compatible = "sifive,uart0";
		};

		uart_1: serial@10011000 {
			interrupts = <0x05>;
			interrupt-parent = <0x09>;
			clocks = <0x08 0x03>;
			reg = <0x00 0x10011000 0x00 0x1000>;
			compatible = "sifive,uart0";
		};

		ethernet@10090000 {
			#size-cells = <0x00>;
			#address-cells = <0x01>;
			local-mac-address = [52 54 00 12 34 56];
			clock-names = "pclk\0hclk";
			clocks = <0x08 0x02 0x08 0x02>;
			interrupts = <0x35>;
			interrupt-parent = <0x09>;
			phy-handle = <0x0b>;
			phy-mode = "gmii";
			reg-names = "control";
			reg = <0x00 0x10090000 0x00 0x2000 0x00 0x100a0000 0x00 0x1000>;
			compatible = "sifive,fu540-c000-gem";

			ethernet-phy@0 {
				reg = <0x00>;
				phandle = <0x0b>;
			};
		};

		cache-controller@2010000 {
			compatible = "sifive,fu540-c000-ccache";
			cache-block-size = <0x40>;
			cache-level = <0x02>;
			cache-sets = <0x400>;
			cache-size = <0x200000>;
			cache-unified;
			interrupt-parent = <0x09>;
			interrupts = <0x01 0x02 0x03>;
			reg = <0x00 0x2010000 0x00 0x1000>;
		};

		dma@3000000 {
			compatible = "sifive,fu540-c000-pdma";
			reg = <0x00 0x3000000 0x00 0x100000>;
			interrupt-parent = <0x09>;
			interrupts = <0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
			#dma-cells = <0x01>;
		};

		gpio@10060000 {
			compatible = "sifive,gpio0";
			interrupt-parent = <0x09>;
			interrupts = <0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16>;
			reg = <0x00 0x10060000 0x00 0x1000>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			clocks = <0x08 0x03>;
			phandle = <0x0a>;
		};

		interrupt-controller@c000000 {
			phandle = <0x09>;
			riscv,ndev = <0x35>;
			reg = <0x00 0xc000000 0x00 0x4000000>;
			interrupts-extended = <0x07 0x0b 0x06 0x0b 0x06 0x09 0x05 0x0b 0x05 0x09 0x04 0x0b 0x04 0x09 0x03 0x0b 0x03 0x09>;
			interrupt-controller;
			compatible = "riscv,plic0";
			#interrupt-cells = <0x01>;
		};

		clock-controller@10000000 {
			compatible = "sifive,fu540-c000-prci";
			reg = <0x00 0x10000000 0x00 0x1000>;
			clocks = <0x01 0x02>;
			#clock-cells = <0x01>;
			phandle = <0x08>;
		};

		otp@10070000 {
			compatible = "sifive,fu540-c000-otp";
			reg = <0x00 0x10070000 0x00 0x1000>;
			fuse-count = <0x1000>;
		};

		clint@2000000 {
			interrupts-extended = <0x07 0x03 0x07 0x07 0x06 0x03 0x06 0x07 0x05 0x03 0x05 0x07 0x04 0x03 0x04 0x07 0x03 0x03 0x03 0x07>;
			reg = <0x00 0x2000000 0x00 0x10000>;
			compatible = "riscv,clint0";
		};
	};
};