
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002605    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000024    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007872    0.036485    0.063983   18.133995 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.036486    0.000233   18.134228 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004582    0.022699    0.035875   18.170103 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.022699    0.000028   18.170132 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.170132   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006221   29.822851 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.086835   29.909687 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000579   29.910265 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.810266   clock uncertainty
                                  0.000000   29.810266   clock reconvergence pessimism
                                  0.144603   29.954870   library recovery time
                                             29.954870   data required time
---------------------------------------------------------------------------------------------
                                             29.954870   data required time
                                            -18.170132   data arrival time
---------------------------------------------------------------------------------------------
                                             11.784739   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003251    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840048    0.000026   10.180026 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002428    0.035152    0.407950   10.587976 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.035152    0.000014   10.587991 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004839    0.051110    0.402822   10.990812 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.051110    0.000090   10.990902 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014439    0.038025    0.087353   11.078255 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.038041    0.000780   11.079035 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069597    0.516918    0.742663   11.821698 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.517376    0.013388   11.835085 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             11.835085   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.736014   29.137512   library setup time
                                             29.137512   data required time
---------------------------------------------------------------------------------------------
                                             29.137512   data required time
                                            -11.835085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302427   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072113    0.059406    2.466635    8.394217 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.065115    0.020371    8.414588 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191162    0.166443    0.181252    8.595840 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.166479    0.002134    8.597975 ^ wbs_dat_o[30] (out)
                                              8.597975   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.597975   data arrival time
---------------------------------------------------------------------------------------------
                                             17.332024   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068507    0.058448    2.466253    8.393835 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.061899    0.018777    8.412612 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.166169    0.180434    8.593046 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.166200    0.002005    8.595051 ^ wbs_dat_o[31] (out)
                                              8.595051   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.595051   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334948   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003409    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840054    0.000028   10.180029 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002534    0.035747    0.408654   10.588682 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.035747    0.000027   10.588709 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002630    0.037892    0.389266   10.977974 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.037892    0.000010   10.977984 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018706    0.045968    0.090026   11.068010 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.046050    0.001319   11.069329 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.065732    0.488497    0.723494   11.792823 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.489194    0.013778   11.806602 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             11.806602   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.727998   29.145529   library setup time
                                             29.145529   data required time
---------------------------------------------------------------------------------------------
                                             29.145529   data required time
                                            -11.806602   data arrival time
---------------------------------------------------------------------------------------------
                                             17.338926   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063900    0.056841    2.465764    8.393346 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.059095    0.015000    8.408345 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191124    0.166379    0.179748    8.588093 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.166419    0.002271    8.590364 ^ wbs_dat_o[28] (out)
                                              8.590364   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.590364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339634   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064618    0.057052    2.465898    8.393480 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.059807    0.015164    8.408644 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.165815    0.180174    8.588818 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.165829    0.001338    8.590157 ^ wbs_dat_o[23] (out)
                                              8.590157   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.590157   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339842   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.079188    0.062188    2.474886    8.402469 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.062188    0.003239    8.405707 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.166317    0.181239    8.586946 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.166330    0.001269    8.588216 ^ wbs_dat_o[1] (out)
                                              8.588216   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.588216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341784   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059835    0.055505    2.464875    8.392458 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.056797    0.014122    8.406580 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191046    0.166260    0.179358    8.585938 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.166292    0.002008    8.587946 ^ wbs_dat_o[29] (out)
                                              8.587946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.587946   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342054   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059683    0.055317    2.464781    8.392364 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.056630    0.013426    8.405789 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191721    0.166330    0.179432    8.585220 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.166381    0.002554    8.587774 ^ wbs_dat_o[24] (out)
                                              8.587774   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.587774   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342224   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059583    0.055370    2.465011    8.392593 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.056510    0.013074    8.405667 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.166024    0.179367    8.585034 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.166044    0.001616    8.586650 ^ wbs_dat_o[19] (out)
                                              8.586650   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.586650   data arrival time
---------------------------------------------------------------------------------------------
                                             17.343349   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061650    0.056192    2.465812    8.393394 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.057677    0.011625    8.405020 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190844    0.166166    0.179587    8.584607 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.166191    0.001799    8.586406 ^ wbs_dat_o[18] (out)
                                              8.586406   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.586406   data arrival time
---------------------------------------------------------------------------------------------
                                             17.343592   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061085    0.056007    2.465739    8.393321 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.057347    0.011293    8.404614 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.166196    0.179536    8.584149 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.166222    0.001799    8.585948 ^ wbs_dat_o[16] (out)
                                              8.585948   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.585948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344049   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073405    0.059393    2.472465    8.400047 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.059393    0.003958    8.404005 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190886    0.166227    0.179942    8.583947 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.166255    0.001892    8.585839 ^ wbs_dat_o[27] (out)
                                              8.585839   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.585839   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344160   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072377    0.059013    2.472309    8.399891 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.059013    0.004229    8.404119 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190704    0.166063    0.179811    8.583930 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.166088    0.001797    8.585727 ^ wbs_dat_o[2] (out)
                                              8.585727   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.585727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344271   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071423    0.058648    2.471749    8.399331 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.058648    0.004527    8.403858 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190964    0.166271    0.179884    8.583742 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.166297    0.001799    8.585541 ^ wbs_dat_o[3] (out)
                                              8.585541   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.585541   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344460   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058172    0.054759    2.464470    8.392053 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.055893    0.012246    8.404299 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.166153    0.179179    8.583478 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.166178    0.001799    8.585277 ^ wbs_dat_o[22] (out)
                                              8.585277   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.585277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344721   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071711    0.059355    2.472198    8.399779 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.059355    0.003310    8.403090 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.166401    0.179872    8.582962 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.166439    0.002209    8.585171 ^ wbs_dat_o[0] (out)
                                              8.585171   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.585171   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344828   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059120    0.055196    2.465662    8.393244 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.056034    0.010725    8.403969 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.166359    0.179843    8.583811 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.166373    0.001338    8.585150 ^ wbs_dat_o[5] (out)
                                              8.585150   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.585150   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344851   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058673    0.048557    2.465684    8.393266 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.055864    0.010187    8.403453 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190938    0.166227    0.179226    8.582680 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.166252    0.001799    8.584479 ^ wbs_dat_o[4] (out)
                                              8.584479   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.584479   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345520   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056731    0.054327    2.464436    8.392018 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.055217    0.011142    8.403160 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191011    0.166311    0.178954    8.582114 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.166344    0.002041    8.584155 ^ wbs_dat_o[17] (out)
                                              8.584155   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.584155   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345844   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055452    0.053890    2.464211    8.391793 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.054655    0.010965    8.402758 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.166432    0.178942    8.581700 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.166464    0.002009    8.583709 ^ wbs_dat_o[25] (out)
                                              8.583709   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.583709   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346289   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053484    0.053000    2.463258    8.390841 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.053793    0.010989    8.401829 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190847    0.166135    0.178695    8.580524 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.166160    0.001799    8.582323 ^ wbs_dat_o[20] (out)
                                              8.582323   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.582323   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347675   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066311    0.057011    2.470086    8.397669 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.057011    0.003014    8.400683 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.165898    0.179497    8.580180 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.165915    0.001477    8.581657 ^ wbs_dat_o[21] (out)
                                              8.581657   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.581657   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348341   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063297    0.055763    2.469057    8.396639 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.055763    0.003061    8.399700 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191454    0.166112    0.179203    8.578903 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.166156    0.002368    8.581271 ^ wbs_dat_o[26] (out)
                                              8.581271   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.581271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348728   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053820    0.047546    2.464218    8.391800 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.053629    0.008516    8.400316 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.166297    0.179311    8.579627 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.166310    0.001270    8.580897 ^ wbs_dat_o[7] (out)
                                              8.580897   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.580897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349102   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052680    0.047403    2.463953    8.391535 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.047942    0.008052    8.399587 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190657    0.166549    0.178070    8.577657 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.166567    0.001478    8.579135 ^ wbs_dat_o[8] (out)
                                              8.579135   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.579135   data arrival time
---------------------------------------------------------------------------------------------
                                             17.350864   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052558    0.047406    2.463796    8.391378 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.048100    0.008343    8.399721 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191064    0.166289    0.177371    8.577092 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.166321    0.002007    8.579100 ^ wbs_dat_o[6] (out)
                                              8.579100   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.579100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.350901   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047302    0.046362    2.462427    8.390009 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.046531    0.006628    8.396637 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.166354    0.177121    8.573757 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.166384    0.001940    8.575697 ^ wbs_dat_o[11] (out)
                                              8.575697   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.575697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.354301   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.046722    0.046895    2.462336    8.389918 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.046921    0.005966    8.395885 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.166200    0.177204    8.573089 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.166225    0.001801    8.574889 ^ wbs_dat_o[10] (out)
                                              8.574889   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.574889   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355110   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003879    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840074    0.000039   10.180039 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002500    0.035554    0.408426   10.588466 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035554    0.000026   10.588491 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002864    0.037746    0.390784   10.979276 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.037746    0.000026   10.979301 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.015081    0.039245    0.084470   11.063771 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.039262    0.000821   11.064592 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.064631    0.480758    0.718186   11.782779 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.481224    0.010528   11.793307 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             11.793307   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.725105   29.148422   library setup time
                                             29.148422   data required time
---------------------------------------------------------------------------------------------
                                             29.148422   data required time
                                            -11.793307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355114   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.044191    0.045709    2.461410    8.388992 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.045814    0.006128    8.395121 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191565    0.166108    0.176819    8.571939 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.166161    0.002598    8.574537 ^ wbs_dat_o[9] (out)
                                              8.574537   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.574537   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355461   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.041579    0.046137    2.460679    8.388261 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.046137    0.004957    8.393218 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190446    0.165676    0.177013    8.570231 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.165690    0.001338    8.571569 ^ wbs_dat_o[12] (out)
                                              8.571569   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.571569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.358429   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.036786    0.046341    2.459143    8.386725 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.046341    0.003876    8.390601 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.166414    0.177050    8.567652 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.166447    0.002033    8.569685 ^ wbs_dat_o[13] (out)
                                              8.569685   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.569685   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360315   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.035442    0.045777    2.458734    8.386316 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.045777    0.003394    8.389709 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190837    0.166057    0.176845    8.566555 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.166083    0.001799    8.568354 ^ wbs_dat_o[14] (out)
                                              8.568354   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.568354   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361645   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.028101    0.042661    2.456186    8.383768 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.042696    0.002495    8.386263 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190951    0.166136    0.176141    8.562404 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.166164    0.001892    8.564296 ^ wbs_dat_o[15] (out)
                                              8.564296   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.564296   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365704   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003583    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840051    0.000027   10.180027 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003230    0.040115    0.413328   10.593355 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.040115    0.000043   10.593397 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002846    0.037632    0.391693   10.985090 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037632    0.000028   10.985118 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018052    0.049732    0.107412   11.092530 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.049759    0.001133   11.093663 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056223    0.419582    0.676454   11.770118 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.419990    0.009135   11.779253 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             11.779253   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.702877   29.170650   library setup time
                                             29.170650   data required time
---------------------------------------------------------------------------------------------
                                             29.170650   data required time
                                            -11.779253   data arrival time
---------------------------------------------------------------------------------------------
                                             17.391397   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003344    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840052    0.000028   10.180028 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002732    0.037801    0.619943   10.799971 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.037801    0.000035   10.800006 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003758    0.042472    0.386571   11.186577 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.042472    0.000046   11.186623 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.026802    0.037568    0.114672   11.301294 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.038049    0.003418   11.304712 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052209    0.187790    0.531758   11.836470 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.188172    0.007812   11.844282 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             11.844282   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.622581   29.250946   library setup time
                                             29.250946   data required time
---------------------------------------------------------------------------------------------
                                             29.250946   data required time
                                            -11.844282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.406664   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002876    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840037    0.000020   10.180019 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003246    0.040208    0.623182   10.803203 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.040208    0.000041   10.803243 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003505    0.041317    0.386043   11.189286 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.041317    0.000045   11.189332 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031908    0.054211    0.129301   11.318632 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.054636    0.004026   11.322659 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045899    0.167060    0.523509   11.846168 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.167288    0.005770   11.851937 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             11.851937   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.614768   29.258759   library setup time
                                             29.258759   data required time
---------------------------------------------------------------------------------------------
                                             29.258759   data required time
                                            -11.851937   data arrival time
---------------------------------------------------------------------------------------------
                                             17.406820   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002875    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840038    0.000020   10.180019 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003287    0.040416    0.623444   10.803464 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.040416    0.000042   10.803506 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003559    0.041591    0.386468   11.189974 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.041591    0.000047   11.190021 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033739    0.056412    0.131626   11.321647 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.056789    0.003885   11.325532 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043361    0.159351    0.518222   11.843754 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.159540    0.005152   11.848907 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             11.848907   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.611869   29.261658   library setup time
                                             29.261658   data required time
---------------------------------------------------------------------------------------------
                                             29.261658   data required time
                                            -11.848907   data arrival time
---------------------------------------------------------------------------------------------
                                             17.412750   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003223    0.840000    0.000000   10.180000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840047    0.000025   10.180025 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002016    0.032895    0.405183   10.585208 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.032895    0.000018   10.585225 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002666    0.036498    0.388857   10.974082 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036498    0.000026   10.974108 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016094    0.046110    0.103558   11.077666 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.046131    0.000964   11.078629 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055374    0.413510    0.671904   11.750534 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.413667    0.007977   11.758511 ^ SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             11.758511   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.700582   29.172945   library setup time
                                             29.172945   data required time
---------------------------------------------------------------------------------------------
                                             29.172945   data required time
                                            -11.758511   data arrival time
---------------------------------------------------------------------------------------------
                                             17.414434   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002667    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840031    0.000016   10.180017 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003591    0.041987    0.625359   10.805375 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.041987    0.000050   10.805426 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003312    0.040345    0.385532   11.190958 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.040345    0.000044   11.191002 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038294    0.062093    0.135898   11.326900 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.062535    0.004435   11.331335 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040551    0.150785    0.514150   11.845485 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.150903    0.004023   11.849508 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             11.849508   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.608638   29.264889   library setup time
                                             29.264889   data required time
---------------------------------------------------------------------------------------------
                                             29.264889   data required time
                                            -11.849508   data arrival time
---------------------------------------------------------------------------------------------
                                             17.415380   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003592    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840059    0.000031   10.180032 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002802    0.038113    0.620387   10.800419 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.038113    0.000034   10.800452 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005091    0.046341    0.392800   11.193253 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.046341    0.000091   11.193344 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.026407    0.047418    0.125846   11.319190 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.047727    0.003180   11.322370 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044137    0.161767    0.516348   11.838717 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.161997    0.005707   11.844424 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             11.844424   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.612788   29.260738   library setup time
                                             29.260738   data required time
---------------------------------------------------------------------------------------------
                                             29.260738   data required time
                                            -11.844424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.416315   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003314    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840049    0.000026   10.180026 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032949    0.405250   10.585276 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.032949    0.000018   10.585294 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002675    0.036552    0.388932   10.974225 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036552    0.000025   10.974250 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015799    0.045496    0.103082   11.077332 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.045518    0.000986   11.078319 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055087    0.411456    0.670680   11.748998 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.411602    0.007704   11.756701 ^ SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             11.756701   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.699832   29.173695   library setup time
                                             29.173695   data required time
---------------------------------------------------------------------------------------------
                                             29.173695   data required time
                                            -11.756701   data arrival time
---------------------------------------------------------------------------------------------
                                             17.416994   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002499    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840027    0.000014   10.180015 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002328    0.036502    0.617393   10.797408 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.036502    0.000024   10.797432 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002362    0.036662    0.377339   11.174770 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.036662    0.000021   11.174792 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031430    0.053612    0.126815   11.301607 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.054006    0.003859   11.305467 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045922    0.167142    0.523193   11.828659 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.167388    0.005976   11.834635 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             11.834635   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.614805   29.258720   library setup time
                                             29.258720   data required time
---------------------------------------------------------------------------------------------
                                             29.258720   data required time
                                            -11.834635   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424086   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003134    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840045    0.000023   10.180023 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002866    0.038406    0.620791   10.800815 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.038406    0.000036   10.800850 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002200    0.036873    0.377083   11.177934 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036873    0.000009   11.177942 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032427    0.054731    0.128306   11.306249 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.055083    0.003471   11.309720 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044205    0.161835    0.519901   11.829620 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.162020    0.005147   11.834767 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             11.834767   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.612797   29.260729   library setup time
                                             29.260729   data required time
---------------------------------------------------------------------------------------------
                                             29.260729   data required time
                                            -11.834767   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425962   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003448    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840061    0.000032   10.180032 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001779    0.034934    0.613938   10.793970 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.034934    0.000007   10.793978 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002182    0.036787    0.375584   11.169561 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.036787    0.000009   11.169571 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016355    0.036259    0.110747   11.280317 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.036282    0.000889   11.281206 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052187    0.186147    0.532633   11.813840 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.186414    0.006574   11.820415 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             11.820415   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.621924   29.251602   library setup time
                                             29.251602   data required time
---------------------------------------------------------------------------------------------
                                             29.251602   data required time
                                            -11.820415   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431189   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002782    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840036    0.000019   10.180018 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001744    0.034782    0.613718   10.793736 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.034782    0.000006   10.793743 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002676    0.037565    0.378637   11.172379 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.037565    0.000028   11.172407 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032147    0.054453    0.128130   11.300538 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.054824    0.003781   11.304318 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044263    0.162093    0.519551   11.823870 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.162300    0.005421   11.829290 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             11.829290   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.612902   29.260626   library setup time
                                             29.260626   data required time
---------------------------------------------------------------------------------------------
                                             29.260626   data required time
                                            -11.829290   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431334   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002820    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840038    0.000020   10.180019 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002059    0.035476    0.615702   10.795722 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.035476    0.000020   10.795741 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003058    0.039220    0.381329   11.177071 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.039220    0.000038   11.177109 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012845    0.031441    0.106554   11.283663 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.031459    0.000750   11.284412 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051767    0.185002    0.529294   11.813705 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.185275    0.006620   11.820326 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             11.820326   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.621498   29.252029   library setup time
                                             29.252029   data required time
---------------------------------------------------------------------------------------------
                                             29.252029   data required time
                                            -11.820326   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431704   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002963    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840040    0.000021   10.180021 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002493    0.037017    0.618437   10.798458 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.037017    0.000028   10.798487 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002139    0.036607    0.376144   11.174631 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.036607    0.000009   11.174641 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034283    0.057076    0.130082   11.304722 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.057446    0.003877   11.308599 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042552    0.156890    0.516573   11.825172 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.157062    0.004897   11.830070 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             11.830070   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.610942   29.262585   library setup time
                                             29.262585   data required time
---------------------------------------------------------------------------------------------
                                             29.262585   data required time
                                            -11.830070   data arrival time
---------------------------------------------------------------------------------------------
                                             17.432514   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003570    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840060    0.000032   10.180032 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002193    0.035986    0.616548   10.796580 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.035986    0.000021   10.796601 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002356    0.036640    0.377097   11.173697 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.036640    0.000022   11.173720 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013749    0.032649    0.106759   11.280479 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.032671    0.000812   11.281291 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050990    0.182625    0.527838   11.809129 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.182926    0.006887   11.816016 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             11.816016   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.620619   29.252909   library setup time
                                             29.252909   data required time
---------------------------------------------------------------------------------------------
                                             29.252909   data required time
                                            -11.816016   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436893   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003351    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840052    0.000028   10.180028 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002134    0.035763    0.616178   10.796206 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.035763    0.000020   10.796227 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002498    0.038157    0.377915   11.174141 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.038157    0.000011   11.174151 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.030286    0.040391    0.114908   11.289060 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.041068    0.004261   11.293322 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046593    0.170410    0.519250   11.812571 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.170729    0.006854   11.819425 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             11.819425   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.616055   29.257471   library setup time
                                             29.257471   data required time
---------------------------------------------------------------------------------------------
                                             29.257471   data required time
                                            -11.819425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.438047   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003978    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840072    0.000038   10.180038 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002724    0.037768    0.619899   10.799937 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.037768    0.000032   10.799970 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002217    0.036947    0.376939   11.176908 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036947    0.000009   11.176917 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.029619    0.051283    0.125429   11.302347 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.051582    0.003275   11.305622 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042335    0.156166    0.513893   11.819514 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.156327    0.004747   11.824262 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             11.824262   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.610667   29.262859   library setup time
                                             29.262859   data required time
---------------------------------------------------------------------------------------------
                                             29.262859   data required time
                                            -11.824262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.438599   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002421    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840026    0.000014   10.180015 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002166    0.035885    0.616375   10.796389 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.035885    0.000021   10.796411 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002906    0.038538    0.380536   11.176946 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.038538    0.000028   11.176974 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.032296    0.042015    0.116499   11.293473 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.042683    0.004349   11.297822 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044753    0.163559    0.516570   11.814391 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.163759    0.005378   11.819770 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             11.819770   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.613447   29.260080   library setup time
                                             29.260080   data required time
---------------------------------------------------------------------------------------------
                                             29.260080   data required time
                                            -11.819770   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440311   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003092    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840042    0.000022   10.180022 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035810    0.616253   10.796275 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.035810    0.000020   10.796296 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002301    0.036437    0.376677   11.172973 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.036437    0.000020   11.172994 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033292    0.055859    0.128931   11.301924 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.056236    0.003863   11.305787 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041027    0.152253    0.512340   11.818128 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.152405    0.004546   11.822673 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             11.822673   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.609200   29.264326   library setup time
                                             29.264326   data required time
---------------------------------------------------------------------------------------------
                                             29.264326   data required time
                                            -11.822673   data arrival time
---------------------------------------------------------------------------------------------
                                             17.441654   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003379    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840051    0.000027   10.180027 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002191    0.035978    0.616533   10.796559 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.035978    0.000021   10.796581 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002826    0.038185    0.380065   11.176645 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.038185    0.000028   11.176673 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031652    0.041397    0.116297   11.292971 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.041875    0.003660   11.296631 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044621    0.163306    0.515224   11.811855 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.163559    0.006011   11.817866 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             11.817866   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.613373   29.260155   library setup time
                                             29.260155   data required time
---------------------------------------------------------------------------------------------
                                             29.260155   data required time
                                            -11.817866   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442287   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003421    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840055    0.000028   10.180029 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002081    0.035557    0.615840   10.795869 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.035557    0.000020   10.795888 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002369    0.037597    0.377014   11.172902 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.037597    0.000009   11.172911 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.030423    0.040485    0.114875   11.287786 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.041058    0.003933   11.291719 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045885    0.168154    0.517676   11.809395 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.168437    0.006424   11.815819 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             11.815819   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615198   29.258327   library setup time
                                             29.258327   data required time
---------------------------------------------------------------------------------------------
                                             29.258327   data required time
                                            -11.815819   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442511   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002769    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840034    0.000018   10.180018 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002186    0.035959    0.616501   10.796518 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.035959    0.000014   10.796533 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003108    0.039447    0.381838   11.178370 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.039447    0.000037   11.178408 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036333    0.045617    0.119358   11.297766 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.046577    0.005453   11.303218 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041586    0.154026    0.509583   11.812801 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.154273    0.005818   11.818620 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             11.818620   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.609898   29.263628   library setup time
                                             29.263628   data required time
---------------------------------------------------------------------------------------------
                                             29.263628   data required time
                                            -11.818620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.445007   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003095    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840045    0.000023   10.180023 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001864    0.034729    0.614473   10.794497 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.034729    0.000016   10.794512 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002484    0.037005    0.377407   11.171920 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037005    0.000024   11.171944 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013298    0.032037    0.106390   11.278334 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.032047    0.000582   11.278915 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047284    0.171411    0.518403   11.797318 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.171626    0.005689   11.803007 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             11.803007   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.616391   29.257135   library setup time
                                             29.257135   data required time
---------------------------------------------------------------------------------------------
                                             29.257135   data required time
                                            -11.803007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454130   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003927    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840074    0.000039   10.180039 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001779    0.034934    0.613941   10.793981 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034934    0.000007   10.793987 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002753    0.037874    0.379186   11.173174 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.037874    0.000029   11.173203 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011544    0.029737    0.104187   11.277390 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.029742    0.000425   11.277816 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044816    0.163901    0.511768   11.789583 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.164043    0.004574   11.794157 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             11.794157   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.613554   29.259974   library setup time
                                             29.259974   data required time
---------------------------------------------------------------------------------------------
                                             29.259974   data required time
                                            -11.794157   data arrival time
---------------------------------------------------------------------------------------------
                                             17.465816   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002743    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840033    0.000018   10.180018 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003487    0.041446    0.624701   10.804719 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.041446    0.000054   10.804773 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003778    0.042463    0.388117   11.192890 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.042463    0.000061   11.192952 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.009995    0.027984    0.093960   11.286912 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.027988    0.000372   11.287284 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039833    0.148909    0.498777   11.786061 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.148990    0.003382   11.789444 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             11.789444   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.607922   29.265604   library setup time
                                             29.265604   data required time
---------------------------------------------------------------------------------------------
                                             29.265604   data required time
                                            -11.789444   data arrival time
---------------------------------------------------------------------------------------------
                                             17.476162   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002991    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840041    0.000021   10.180021 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002043    0.035414    0.615601   10.795623 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035414    0.000019   10.795641 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002087    0.035647    0.375171   11.170813 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.035647    0.000011   11.170823 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010318    0.028556    0.091624   11.262446 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.028562    0.000445   11.262892 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043211    0.159045    0.507437   11.770329 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.159167    0.004210   11.774538 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             11.774538   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.611730   29.261797   library setup time
                                             29.261797   data required time
---------------------------------------------------------------------------------------------
                                             29.261797   data required time
                                            -11.774538   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487261   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002709    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840032    0.000017   10.180017 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002443    0.036871    0.618120   10.798137 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.036871    0.000027   10.798163 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001818    0.035222    0.374055   11.172218 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.035222    0.000007   11.172225 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.013518    0.033763    0.097130   11.269356 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.033774    0.000622   11.269978 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038433    0.144677    0.497263   11.767240 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.144771    0.003560   11.770800 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             11.770800   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.606344   29.267183   library setup time
                                             29.267183   data required time
---------------------------------------------------------------------------------------------
                                             29.267183   data required time
                                            -11.770800   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496384   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003013    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840039    0.000020   10.180020 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002264    0.036258    0.616995   10.797015 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036258    0.000021   10.797036 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002817    0.038142    0.380118   11.177155 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.038142    0.000036   11.177190 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.008603    0.025798    0.089668   11.266858 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.025801    0.000318   11.267176 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038128    0.143883    0.493455   11.760631 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.143954    0.003113   11.763744 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             11.763744   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.606038   29.267488   library setup time
                                             29.267488   data required time
---------------------------------------------------------------------------------------------
                                             29.267488   data required time
                                            -11.763744   data arrival time
---------------------------------------------------------------------------------------------
                                             17.503744   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003422    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840054    0.000028   10.180029 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002058    0.035469    0.615693   10.795722 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035469    0.000019   10.795741 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001813    0.035190    0.373463   11.169204 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.035190    0.000007   11.169210 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.009578    0.027339    0.090162   11.259373 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.027342    0.000361   11.259733 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.029553    0.118692    0.472446   11.732179 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.118708    0.001495   11.733674 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             11.733674   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.596592   29.276934   library setup time
                                             29.276934   data required time
---------------------------------------------------------------------------------------------
                                             29.276934   data required time
                                            -11.733674   data arrival time
---------------------------------------------------------------------------------------------
                                             17.543261   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004155    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920083    0.000044    9.460044 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005376    0.054660    0.422880    9.882924 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.054660    0.000111    9.883035 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004151    0.046573    0.403181   10.286216 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.046573    0.000065   10.286281 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016993    0.042883    0.089850   10.376130 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.042957    0.001216   10.377346 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075726    0.564009    0.774460   11.151807 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.564557    0.015277   11.167084 ^ SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             11.167084   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.536726   29.336800   library setup time
                                             29.336800   data required time
---------------------------------------------------------------------------------------------
                                             29.336800   data required time
                                            -11.167084   data arrival time
---------------------------------------------------------------------------------------------
                                             18.169718   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.002924    0.920000    0.000000    9.460000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920039    0.000020    9.460021 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002014    0.032875    0.401993    9.862014 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.032875    0.000018    9.862032 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003571    0.042365    0.394943   10.256974 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.042365    0.000044   10.257019 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.017337    0.043543    0.089332   10.346351 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.043565    0.000970   10.347321 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070425    0.522853    0.748209   11.095530 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.523280    0.013022   11.108551 ^ SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             11.108551   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.535287   29.338240   library setup time
                                             29.338240   data required time
---------------------------------------------------------------------------------------------
                                             29.338240   data required time
                                            -11.108551   data arrival time
---------------------------------------------------------------------------------------------
                                             18.229689   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003202    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920051    0.000027    9.460027 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002782    0.038032    0.637097   10.097124 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.038032    0.000034   10.097158 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002917    0.038572    0.381461   10.478620 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.038572    0.000032   10.478651 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.058750    0.064485    0.135021   10.613672 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.065685    0.007423   10.621095 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044417    0.162381    0.525684   11.146778 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162501    0.004232   11.151011 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             11.151011   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.422106   29.451420   library setup time
                                             29.451420   data required time
---------------------------------------------------------------------------------------------
                                             29.451420   data required time
                                            -11.151011   data arrival time
---------------------------------------------------------------------------------------------
                                             18.300409   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003895    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920079    0.000041    9.460041 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002430    0.036843    0.634878   10.094919 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.036843    0.000027   10.094946 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003235    0.040033    0.382991   10.477936 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.040033    0.000039   10.477975 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.057652    0.063558    0.134873   10.612847 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.064748    0.007334   10.620181 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043447    0.159484    0.522663   11.142844 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.159599    0.004090   11.146935 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             11.146935   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.420928   29.452599   library setup time
                                             29.452599   data required time
---------------------------------------------------------------------------------------------
                                             29.452599   data required time
                                            -11.146935   data arrival time
---------------------------------------------------------------------------------------------
                                             18.305664   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004203    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920070    0.000036    9.460036 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003310    0.040522    0.640424   10.100460 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.040522    0.000050   10.100510 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002850    0.038264    0.382030   10.482540 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.038264    0.000028   10.482568 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.050138    0.056904    0.129305   10.611874 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.058038    0.006731   10.618604 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043576    0.159804    0.520312   11.138916 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.159915    0.004031   11.142946 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             11.142946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.421057   29.452469   library setup time
                                             29.452469   data required time
---------------------------------------------------------------------------------------------
                                             29.452469   data required time
                                            -11.142946   data arrival time
---------------------------------------------------------------------------------------------
                                             18.309523   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003415    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920051    0.000027    9.460027 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001854    0.034708    0.631238   10.091265 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034708    0.000016   10.091281 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003203    0.039903    0.381938   10.473219 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.039903    0.000038   10.473257 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047119    0.054083    0.128068   10.601325 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.054868    0.005486   10.606812 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044142    0.161517    0.520312   11.127124 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.161636    0.004178   11.131302 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             11.131302   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.421755   29.451771   library setup time
                                             29.451771   data required time
---------------------------------------------------------------------------------------------
                                             29.451771   data required time
                                            -11.131302   data arrival time
---------------------------------------------------------------------------------------------
                                             18.320471   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002856    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920033    0.000018    9.460018 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002692    0.037632    0.636520   10.096539 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.037632    0.000035   10.096573 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002810    0.038110    0.380627   10.477200 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.038110    0.000028   10.477227 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.038932    0.047304    0.121341   10.598569 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.048153    0.005270   10.603838 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042409    0.156343    0.513246   11.117085 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.156449    0.003912   11.120996 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             11.120996   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.419650   29.453876   library setup time
                                             29.453876   data required time
---------------------------------------------------------------------------------------------
                                             29.453876   data required time
                                            -11.120996   data arrival time
---------------------------------------------------------------------------------------------
                                             18.332880   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003277    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920053    0.000028    9.460028 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001906    0.034908    0.631570   10.091598 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.034908    0.000017   10.091614 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003084    0.039346    0.381267   10.472881 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.039346    0.000035   10.472917 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.040570    0.048956    0.122768   10.595685 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.049887    0.005616   10.601300 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042657    0.157055    0.514620   11.115921 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.157154    0.003785   11.119705 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             11.119705   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.419936   29.453590   library setup time
                                             29.453590   data required time
---------------------------------------------------------------------------------------------
                                             29.453590   data required time
                                            -11.119705   data arrival time
---------------------------------------------------------------------------------------------
                                             18.333885   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002977    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920041    0.000021    9.460021 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001975    0.035169    0.632000   10.092022 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035169    0.000018   10.092039 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002645    0.037472    0.378597   10.470636 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037472    0.000025   10.470661 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046866    0.054108    0.126653   10.597315 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.055122    0.006199   10.603513 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041263    0.152846    0.513058   11.116571 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.152945    0.003739   11.120311 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             11.120311   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.418228   29.455299   library setup time
                                             29.455299   data required time
---------------------------------------------------------------------------------------------
                                             29.455299   data required time
                                            -11.120311   data arrival time
---------------------------------------------------------------------------------------------
                                             18.334990   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003387    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920058    0.000031    9.460032 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001887    0.034834    0.631450   10.091481 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.034834    0.000017   10.091497 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002611    0.037372    0.378249   10.469747 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.037372    0.000024   10.469770 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.038622    0.047117    0.120641   10.590411 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.047969    0.005270   10.595681 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040481    0.150568    0.508154   11.103834 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.150665    0.003671   11.107506 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             11.107506   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.417302   29.456224   library setup time
                                             29.456224   data required time
---------------------------------------------------------------------------------------------
                                             29.456224   data required time
                                            -11.107506   data arrival time
---------------------------------------------------------------------------------------------
                                             18.348719   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003231    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144524 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144542 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011373    0.095778    0.439166    9.583708 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095778    0.000198    9.583905 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063729    0.063114    0.104034    9.687940 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066679    0.012192    9.700131 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.171829    0.163007    9.863139 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.180573    0.031762    9.894901 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              9.894901   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.618615   29.254911   library setup time
                                             29.254911   data required time
---------------------------------------------------------------------------------------------
                                             29.254911   data required time
                                             -9.894901   data arrival time
---------------------------------------------------------------------------------------------
                                             19.360010   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003231    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144524 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144542 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011373    0.095778    0.439166    9.583708 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095778    0.000198    9.583905 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063729    0.063114    0.104034    9.687940 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066679    0.012192    9.700131 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.171829    0.163007    9.863139 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.180477    0.031596    9.894735 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              9.894735   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.618578   29.254948   library setup time
                                             29.254948   data required time
---------------------------------------------------------------------------------------------
                                             29.254948   data required time
                                             -9.894735   data arrival time
---------------------------------------------------------------------------------------------
                                             19.360212   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003231    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144524 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144542 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011373    0.095778    0.439166    9.583708 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095778    0.000198    9.583905 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063729    0.063114    0.104034    9.687940 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066679    0.012192    9.700131 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.171829    0.163007    9.863139 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.180295    0.031278    9.894417 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              9.894417   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.618509   29.255018   library setup time
                                             29.255018   data required time
---------------------------------------------------------------------------------------------
                                             29.255018   data required time
                                             -9.894417   data arrival time
---------------------------------------------------------------------------------------------
                                             19.360603   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003231    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144524 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144542 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011373    0.095778    0.439166    9.583708 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095778    0.000198    9.583905 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063729    0.063114    0.104034    9.687940 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066679    0.012192    9.700131 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.171829    0.163007    9.863139 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.180008    0.030771    9.893910 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              9.893910   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.618399   29.255127   library setup time
                                             29.255127   data required time
---------------------------------------------------------------------------------------------
                                             29.255127   data required time
                                             -9.893910   data arrival time
---------------------------------------------------------------------------------------------
                                             19.361217   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003231    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144524 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144542 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011373    0.095778    0.439166    9.583708 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095778    0.000198    9.583905 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063729    0.063114    0.104034    9.687940 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066679    0.012192    9.700131 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.171829    0.163007    9.863139 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.179587    0.030012    9.893151 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              9.893151   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.618239   29.255287   library setup time
                                             29.255287   data required time
---------------------------------------------------------------------------------------------
                                             29.255287   data required time
                                             -9.893151   data arrival time
---------------------------------------------------------------------------------------------
                                             19.362135   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003231    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144524 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144542 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011373    0.095778    0.439166    9.583708 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095778    0.000198    9.583905 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063729    0.063114    0.104034    9.687940 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066679    0.012192    9.700131 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.171829    0.163007    9.863139 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.179159    0.029221    9.892360 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              9.892360   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.618076   29.255451   library setup time
                                             29.255451   data required time
---------------------------------------------------------------------------------------------
                                             29.255451   data required time
                                             -9.892360   data arrival time
---------------------------------------------------------------------------------------------
                                             19.363089   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003231    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144524 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144542 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011373    0.095778    0.439166    9.583708 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095778    0.000198    9.583905 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063729    0.063114    0.104034    9.687940 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066679    0.012192    9.700131 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.171829    0.163007    9.863139 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.178635    0.028222    9.891361 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              9.891361   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.617876   29.255650   library setup time
                                             29.255650   data required time
---------------------------------------------------------------------------------------------
                                             29.255650   data required time
                                             -9.891361   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364288   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003166    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180046    0.000024    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.034562    0.406729    9.146753 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034562    0.000024    9.146777 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011653    0.097785    0.441073    9.587850 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097785    0.000198    9.588048 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060267    0.060386    0.102450    9.690497 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.063668    0.011433    9.701930 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.168502    0.165194    9.867125 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.174079    0.025434    9.892558 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              9.892558   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.616140   29.257387   library setup time
                                             29.257387   data required time
---------------------------------------------------------------------------------------------
                                             29.257387   data required time
                                             -9.892558   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364828   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003166    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180046    0.000024    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.034562    0.406729    9.146753 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034562    0.000024    9.146777 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011653    0.097785    0.441073    9.587850 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097785    0.000198    9.588048 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060267    0.060386    0.102450    9.690497 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.063668    0.011433    9.701930 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.168502    0.165194    9.867125 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.174000    0.025262    9.892385 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              9.892385   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.616110   29.257418   library setup time
                                             29.257418   data required time
---------------------------------------------------------------------------------------------
                                             29.257418   data required time
                                             -9.892385   data arrival time
---------------------------------------------------------------------------------------------
                                             19.365030   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003166    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180046    0.000024    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.034562    0.406729    9.146753 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034562    0.000024    9.146777 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011653    0.097785    0.441073    9.587850 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097785    0.000198    9.588048 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060267    0.060386    0.102450    9.690497 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.063668    0.011433    9.701930 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.168502    0.165194    9.867125 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.173842    0.024913    9.892037 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              9.892037   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.616050   29.257477   library setup time
                                             29.257477   data required time
---------------------------------------------------------------------------------------------
                                             29.257477   data required time
                                             -9.892037   data arrival time
---------------------------------------------------------------------------------------------
                                             19.365440   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003166    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180046    0.000024    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.034562    0.406729    9.146753 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034562    0.000024    9.146777 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011653    0.097785    0.441073    9.587850 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097785    0.000198    9.588048 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060267    0.060386    0.102450    9.690497 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.063668    0.011433    9.701930 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.168502    0.165194    9.867125 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.173634    0.024449    9.891573 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              9.891573   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615971   29.257555   library setup time
                                             29.257555   data required time
---------------------------------------------------------------------------------------------
                                             29.257555   data required time
                                             -9.891573   data arrival time
---------------------------------------------------------------------------------------------
                                             19.365982   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003231    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144524 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144542 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011373    0.095778    0.439166    9.583708 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095778    0.000198    9.583905 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063729    0.063114    0.104034    9.687940 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066679    0.012192    9.700131 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.171829    0.163007    9.863139 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.177868    0.026691    9.889830 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              9.889830   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.617584   29.255943   library setup time
                                             29.255943   data required time
---------------------------------------------------------------------------------------------
                                             29.255943   data required time
                                             -9.889830   data arrival time
---------------------------------------------------------------------------------------------
                                             19.366114   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003166    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180046    0.000024    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.034562    0.406729    9.146753 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034562    0.000024    9.146777 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011653    0.097785    0.441073    9.587850 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097785    0.000198    9.588048 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060267    0.060386    0.102450    9.690497 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.063668    0.011433    9.701930 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.168502    0.165194    9.867125 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.173320    0.023730    9.890855 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              9.890855   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615851   29.257677   library setup time
                                             29.257677   data required time
---------------------------------------------------------------------------------------------
                                             29.257677   data required time
                                             -9.890855   data arrival time
---------------------------------------------------------------------------------------------
                                             19.366821   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003166    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180046    0.000024    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.034562    0.406729    9.146753 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034562    0.000024    9.146777 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011653    0.097785    0.441073    9.587850 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097785    0.000198    9.588048 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060267    0.060386    0.102450    9.690497 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.063668    0.011433    9.701930 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.168502    0.165194    9.867125 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.172910    0.022758    9.889882 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              9.889882   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615695   29.257833   library setup time
                                             29.257833   data required time
---------------------------------------------------------------------------------------------
                                             29.257833   data required time
                                             -9.889882   data arrival time
---------------------------------------------------------------------------------------------
                                             19.367950   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003166    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180046    0.000024    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.034562    0.406729    9.146753 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034562    0.000024    9.146777 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011653    0.097785    0.441073    9.587850 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097785    0.000198    9.588048 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060267    0.060386    0.102450    9.690497 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.063668    0.011433    9.701930 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.168502    0.165194    9.867125 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.172502    0.021745    9.888869 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              9.888869   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615540   29.257988   library setup time
                                             29.257988   data required time
---------------------------------------------------------------------------------------------
                                             29.257988   data required time
                                             -9.888869   data arrival time
---------------------------------------------------------------------------------------------
                                             19.369118   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003166    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180046    0.000024    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.034562    0.406729    9.146753 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034562    0.000024    9.146777 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011653    0.097785    0.441073    9.587850 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097785    0.000198    9.588048 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060267    0.060386    0.102450    9.690497 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.063668    0.011433    9.701930 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.168502    0.165194    9.867125 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.171922    0.020212    9.887337 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              9.887337   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615318   29.258209   library setup time
                                             29.258209   data required time
---------------------------------------------------------------------------------------------
                                             29.258209   data required time
                                             -9.887337   data arrival time
---------------------------------------------------------------------------------------------
                                             19.370874   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022969    0.031557    0.082001    9.667856 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031752    0.001682    9.669538 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.187683    0.155988    9.825526 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.206499    0.047571    9.873097 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              9.873097   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.628493   29.245033   library setup time
                                             29.245033   data required time
---------------------------------------------------------------------------------------------
                                             29.245033   data required time
                                             -9.873097   data arrival time
---------------------------------------------------------------------------------------------
                                             19.371935   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022969    0.031557    0.082001    9.667856 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031752    0.001682    9.669538 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.187683    0.155988    9.825526 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.206367    0.047404    9.872931 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              9.872931   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.628443   29.245083   library setup time
                                             29.245083   data required time
---------------------------------------------------------------------------------------------
                                             29.245083   data required time
                                             -9.872931   data arrival time
---------------------------------------------------------------------------------------------
                                             19.372152   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022969    0.031557    0.082001    9.667856 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031752    0.001682    9.669538 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.187683    0.155988    9.825526 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.205695    0.046544    9.872070 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              9.872070   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.628187   29.245340   library setup time
                                             29.245340   data required time
---------------------------------------------------------------------------------------------
                                             29.245340   data required time
                                             -9.872070   data arrival time
---------------------------------------------------------------------------------------------
                                             19.373268   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022969    0.031557    0.082001    9.667856 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031752    0.001682    9.669538 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.187683    0.155988    9.825526 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.205031    0.045687    9.871214 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              9.871214   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.627934   29.245592   library setup time
                                             29.245592   data required time
---------------------------------------------------------------------------------------------
                                             29.245592   data required time
                                             -9.871214   data arrival time
---------------------------------------------------------------------------------------------
                                             19.374378   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022969    0.031557    0.082001    9.667856 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031752    0.001682    9.669538 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.187683    0.155988    9.825526 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.204103    0.044472    9.869998 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              9.869998   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.627580   29.245947   library setup time
                                             29.245947   data required time
---------------------------------------------------------------------------------------------
                                             29.245947   data required time
                                             -9.869998   data arrival time
---------------------------------------------------------------------------------------------
                                             19.375948   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022969    0.031557    0.082001    9.667856 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031752    0.001682    9.669538 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.187683    0.155988    9.825526 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.203461    0.043622    9.869148 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              9.869148   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.627336   29.246191   library setup time
                                             29.246191   data required time
---------------------------------------------------------------------------------------------
                                             29.246191   data required time
                                             -9.869148   data arrival time
---------------------------------------------------------------------------------------------
                                             19.377041   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022969    0.031557    0.082001    9.667856 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031752    0.001682    9.669538 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.187683    0.155988    9.825526 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.202624    0.042498    9.868025 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              9.868025   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.627017   29.246510   library setup time
                                             29.246510   data required time
---------------------------------------------------------------------------------------------
                                             29.246510   data required time
                                             -9.868025   data arrival time
---------------------------------------------------------------------------------------------
                                             19.378485   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022969    0.031557    0.082001    9.667856 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031752    0.001682    9.669538 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.187683    0.155988    9.825526 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.201732    0.041281    9.866807 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              9.866807   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.626677   29.246849   library setup time
                                             29.246849   data required time
---------------------------------------------------------------------------------------------
                                             29.246849   data required time
                                             -9.866807   data arrival time
---------------------------------------------------------------------------------------------
                                             19.380043   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004174    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180088    0.000046    8.740047 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147290 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147314 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582808 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582951 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027635    0.035153    0.085067    9.668017 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035334    0.002024    9.670042 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.167453    0.161202    9.831244 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.171570    0.021928    9.853172 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              9.853172   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615184   29.258343   library setup time
                                             29.258343   data required time
---------------------------------------------------------------------------------------------
                                             29.258343   data required time
                                             -9.853172   data arrival time
---------------------------------------------------------------------------------------------
                                             19.405170   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004174    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180088    0.000046    8.740047 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147290 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147314 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582808 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582951 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027635    0.035153    0.085067    9.668017 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035334    0.002024    9.670042 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.167453    0.161202    9.831244 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.171497    0.021741    9.852984 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              9.852984   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615156   29.258371   library setup time
                                             29.258371   data required time
---------------------------------------------------------------------------------------------
                                             29.258371   data required time
                                             -9.852984   data arrival time
---------------------------------------------------------------------------------------------
                                             19.405386   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004174    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180088    0.000046    8.740047 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147290 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147314 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582808 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582951 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027635    0.035153    0.085067    9.668017 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035334    0.002024    9.670042 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.167453    0.161202    9.831244 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.171364    0.021400    9.852643 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              9.852643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615106   29.258421   library setup time
                                             29.258421   data required time
---------------------------------------------------------------------------------------------
                                             29.258421   data required time
                                             -9.852643   data arrival time
---------------------------------------------------------------------------------------------
                                             19.405777   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004174    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180088    0.000046    8.740047 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147290 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147314 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582808 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582951 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027635    0.035153    0.085067    9.668017 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035334    0.002024    9.670042 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.167453    0.161202    9.831244 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.171154    0.020845    9.852088 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              9.852088   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.615026   29.258501   library setup time
                                             29.258501   data required time
---------------------------------------------------------------------------------------------
                                             29.258501   data required time
                                             -9.852088   data arrival time
---------------------------------------------------------------------------------------------
                                             19.406412   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004174    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180088    0.000046    8.740047 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147290 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147314 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582808 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582951 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027635    0.035153    0.085067    9.668017 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035334    0.002024    9.670042 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.167453    0.161202    9.831244 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.170852    0.020021    9.851265 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              9.851265   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.614911   29.258615   library setup time
                                             29.258615   data required time
---------------------------------------------------------------------------------------------
                                             29.258615   data required time
                                             -9.851265   data arrival time
---------------------------------------------------------------------------------------------
                                             19.407351   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003482    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140051    0.000027    9.310027 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003134    0.039679    0.425392    9.735419 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.039679    0.000043    9.735461 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017790    0.069858    0.134445    9.869907 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.069866    0.000830    9.870737 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.072426    0.108849    0.114341    9.985079 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.108932    0.002598    9.987677 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              9.987677   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.477763   29.395765   library setup time
                                             29.395765   data required time
---------------------------------------------------------------------------------------------
                                             29.395765   data required time
                                             -9.987677   data arrival time
---------------------------------------------------------------------------------------------
                                             19.408089   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004174    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180088    0.000046    8.740047 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147290 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147314 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582808 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582951 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027635    0.035153    0.085067    9.668017 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035334    0.002024    9.670042 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.167453    0.161202    9.831244 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.170562    0.019197    9.850441 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              9.850441   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.614800   29.258726   library setup time
                                             29.258726   data required time
---------------------------------------------------------------------------------------------
                                             29.258726   data required time
                                             -9.850441   data arrival time
---------------------------------------------------------------------------------------------
                                             19.408285   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004174    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180088    0.000046    8.740047 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147290 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147314 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582808 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582951 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027635    0.035153    0.085067    9.668017 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035334    0.002024    9.670042 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.167453    0.161202    9.831244 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.170157    0.017978    9.849221 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              9.849221   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.614646   29.258881   library setup time
                                             29.258881   data required time
---------------------------------------------------------------------------------------------
                                             29.258881   data required time
                                             -9.849221   data arrival time
---------------------------------------------------------------------------------------------
                                             19.409658   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004174    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180088    0.000046    8.740047 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147290 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147314 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582808 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582951 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027635    0.035153    0.085067    9.668017 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035334    0.002024    9.670042 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.167453    0.161202    9.831244 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.169396    0.015404    9.846647 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              9.846647   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.614356   29.259171   library setup time
                                             29.259171   data required time
---------------------------------------------------------------------------------------------
                                             29.259171   data required time
                                             -9.846647   data arrival time
---------------------------------------------------------------------------------------------
                                             19.412521   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006875    5.761046 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.095974    5.857021 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000641    5.857662 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014512    0.102281    0.264015    6.121677 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.102281    0.000122    6.121799 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003387    0.029425    0.121182    6.242981 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.029425    0.000047    6.243028 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.243028   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006221   29.822851 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.086835   29.909687 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000579   29.910265 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.810266   clock uncertainty
                                  0.947336   30.757603   clock reconvergence pessimism
                                 -0.072020   30.685581   library setup time
                                             30.685581   data required time
---------------------------------------------------------------------------------------------
                                             30.685581   data required time
                                             -6.243028   data arrival time
---------------------------------------------------------------------------------------------
                                             24.442554   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006875    5.761046 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.095974    5.857021 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000641    5.857662 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014512    0.102281    0.264015    6.121677 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.102281    0.000282    6.121960 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.166244    0.186375    6.308334 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.166262    0.001548    6.309882 ^ wbs_ack_o (out)
                                              6.309882   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.309882   data arrival time
---------------------------------------------------------------------------------------------
                                             39.830112   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003364    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170055    0.000029   10.310030 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002714    0.036723    0.408574   10.718603 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.036723    0.000026   10.718629 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.010484    0.096695    0.102953   10.821582 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.096697    0.000322   10.821904 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.094402    0.204900    0.235194   11.057098 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.205017    0.004247   11.061346 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             11.061346   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.062797    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007955   54.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   54.816628 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   54.817162 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   54.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   54.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   54.873528   clock uncertainty
                                  0.000000   54.873528   clock reconvergence pessimism
                                 -1.232220   53.641308   library setup time
                                             53.641308   data required time
---------------------------------------------------------------------------------------------
                                             53.641308   data required time
                                            -11.061346   data arrival time
---------------------------------------------------------------------------------------------
                                             42.579960   slack (MET)



