#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14b7d3e50 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x14b7ac540 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x14b7ac580 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x14b7ac5c0 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000000101>;
P_0x14b7ac600 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x14b7ac640 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x14c80b2e0_0 .var "clk", 0 0;
v0x14c80ca20_0 .var "curr_inst", 31 0;
v0x14c80cab0_0 .var/i "cycles", 31 0;
v0x14c80cb40_0 .var/i "i", 31 0;
v0x14c80cbd0_0 .var "rst", 0 0;
S_0x14b7d3b40 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x14b7d3e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x14b7ce5d0 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x14b7ce610 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000000101>;
P_0x14b7ce650 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x14b7ce690 .param/l "RESET_PC" 0 3 8, C4<00000>;
P_0x14b7ce6d0 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x14c809a00_0 .net "D_BP_taken", 0 0, L_0x14c80d020;  1 drivers
v0x14c806ee0_0 .net "D_a", 31 0, L_0x14c813950;  1 drivers
v0x14c809b10_0 .net "D_a2", 31 0, L_0x14c813670;  1 drivers
v0x14c809be0_0 .net "D_addi", 0 0, L_0x14c80eab0;  1 drivers
v0x14c809cb0_0 .net "D_alu_op", 3 0, L_0x14c810b30;  1 drivers
v0x14c809dc0_0 .net "D_b", 31 0, L_0x14c8138b0;  1 drivers
v0x14c809e90_0 .net "D_b2", 31 0, L_0x14c813720;  1 drivers
v0x14c809f60_0 .net "D_brn", 0 0, L_0x14c80e9c0;  1 drivers
v0x14c809ff0_0 .net "D_byt", 0 0, L_0x14c80e460;  1 drivers
v0x14c80a100_0 .net "D_imd", 10 0, L_0x14c80d590;  1 drivers
v0x14c80a190_0 .net "D_inst", 31 0, v0x14b7fde80_0;  1 drivers
v0x14c80a220_0 .net "D_ld", 0 0, L_0x14c80e110;  1 drivers
v0x14c80a2b0_0 .net "D_mul", 0 0, L_0x14c80e600;  1 drivers
v0x14c80a380_0 .net "D_opc", 5 0, L_0x14c80d0d0;  1 drivers
v0x14c80a410_0 .net "D_pc", 4 0, v0x14b7fdf30_0;  1 drivers
v0x14c80a4e0_0 .net "D_ra", 4 0, L_0x14c80d230;  1 drivers
v0x14c80a570_0 .net "D_rb", 4 0, L_0x14c80d350;  1 drivers
v0x14c80a700_0 .net "D_rd", 4 0, L_0x14c80d470;  1 drivers
v0x14c80a790_0 .net "D_str", 0 0, L_0x14c80e340;  1 drivers
v0x14c80a820_0 .net "D_we", 0 0, L_0x14c80e8d0;  1 drivers
v0x14c80a8b0_0 .net "EX_BP_taken", 0 0, L_0x14c814240;  1 drivers
v0x14c80a940_0 .net "EX_D_bp", 1 0, L_0x14c811dd0;  1 drivers
v0x14c80a9d0_0 .net "EX_a", 31 0, v0x14b7f69f0_0;  1 drivers
v0x14c80aaa0_0 .net "EX_a2", 31 0, L_0x14c813e90;  1 drivers
v0x14c80ab30_0 .net "EX_alu_op", 3 0, L_0x14c8140e0;  1 drivers
v0x14c80ac00_0 .net "EX_alu_out", 31 0, v0x14b73d730_0;  1 drivers
v0x14c80ad10_0 .net "EX_b", 31 0, L_0x14c813f80;  1 drivers
v0x14c80ada0_0 .net "EX_b2", 31 0, L_0x14c813ff0;  1 drivers
v0x14c80ae30_0 .net "EX_brn", 0 0, L_0x14c814150;  1 drivers
v0x14c80aec0_0 .net "EX_byt", 0 0, L_0x14c814470;  1 drivers
v0x14c80af90_0 .net "EX_ld", 0 0, v0x14b7f6f90_0;  1 drivers
v0x14c80b020_0 .net "EX_mul", 0 0, v0x14b7f7020_0;  1 drivers
v0x14c80b0f0_0 .net "EX_rd", 4 0, v0x14b7f70b0_0;  1 drivers
v0x14c80a600_0 .net "EX_str", 0 0, L_0x14c8143e0;  1 drivers
v0x14c80b380_0 .net "EX_taken", 0 0, v0x14b770870_0;  1 drivers
v0x14c80b410_0 .net "EX_true_taken", 0 0, v0x14b770900_0;  1 drivers
v0x14c80b4a0_0 .net "EX_we", 0 0, v0x14b7f7200_0;  1 drivers
v0x14c80b530_0 .net "F_BP_taken", 0 0, L_0x14c8149f0;  1 drivers
v0x14c80b600_0 .net "F_BP_target_pc", 4 0, L_0x14c8151a0;  1 drivers
v0x14c80b6d0_0 .net "F_inst", 31 0, v0x14b7fe600_0;  1 drivers
v0x14c80b7a0_0 .net "F_mem_addr", 2 0, v0x14b7fe6c0_0;  1 drivers
v0x14c80b870_0 .net "F_mem_inst", 127 0, v0x14b7ffb70_0;  1 drivers
v0x14c80b940_0 .net "F_mem_req", 0 0, v0x14b7fe820_0;  1 drivers
v0x14c80ba10_0 .net "F_mem_valid", 0 0, v0x14b7ffc90_0;  1 drivers
v0x14c80bae0_0 .net "F_pc", 4 0, v0x14c806790_0;  1 drivers
v0x14c80bbf0_0 .net "F_stall", 0 0, v0x14b7fea80_0;  1 drivers
v0x14c80bc80_0 .net "MEM_D_bp", 1 0, L_0x14c811f10;  1 drivers
v0x14c80bd10_0 .net "MEM_a2", 31 0, L_0x14c815660;  1 drivers
v0x14c80bda0_0 .net "MEM_alu_out", 31 0, v0x14b7fcc60_0;  1 drivers
v0x14c80be70_0 .net "MEM_b2", 31 0, L_0x14c8155f0;  1 drivers
v0x14c80bf40_0 .net "MEM_byt", 0 0, v0x14b7fcdc0_0;  1 drivers
v0x14c80c010_0 .net "MEM_data_mem", 31 0, L_0x14c816300;  1 drivers
v0x14c80c0a0_0 .net "MEM_ld", 0 0, v0x14b7fce60_0;  1 drivers
v0x14c80c170_0 .net "MEM_rd", 4 0, v0x14b7fcf00_0;  1 drivers
v0x14c80c200_0 .net "MEM_str", 0 0, L_0x14c8158c0;  1 drivers
v0x14c80c2d0_0 .net "MEM_taken", 0 0, L_0x14c80ac90;  1 drivers
v0x14c80c360_0 .net "MEM_we", 0 0, v0x14b7fd0f0_0;  1 drivers
v0x14c80c3f0_0 .net "WB_D_bp", 1 0, L_0x14c811ff0;  1 drivers
v0x14c80c480_0 .net "WB_data_mem", 31 0, v0x14c804b50_0;  1 drivers
v0x14c80c550_0 .net "WB_rd", 4 0, v0x14c804be0_0;  1 drivers
v0x14c80c5e0_0 .net "WB_we", 0 0, v0x14c804c80_0;  1 drivers
L_0x150088010 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14c80c670_0 .net/2u *"_ivl_0", 4 0, L_0x150088010;  1 drivers
v0x14c80c700_0 .net "clk", 0 0, v0x14c80b2e0_0;  1 drivers
v0x14c80c790_0 .net "pc_plus_1", 4 0, L_0x14c80cc60;  1 drivers
v0x14c80c820_0 .net "rst", 0 0, v0x14c80cbd0_0;  1 drivers
v0x14c80b180_0 .net "stall_D", 0 0, L_0x14c811a50;  1 drivers
L_0x14c80cc60 .arith/sum 5, v0x14c806790_0, L_0x150088010;
L_0x14c80cd60 .part v0x14b73d730_0, 0, 5;
L_0x14c8152c0 .part v0x14b7f69f0_0, 0, 5;
L_0x14c8153e0 .part v0x14b73d730_0, 0, 5;
S_0x14b7e8080 .scope module, "u_Hazard_unit" "Hazard_unit" 3 163, 4 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x14b72c8f0 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x14b72c930 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x14b72c970 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x14c810cb0 .functor AND 1, v0x14b7f7020_0, L_0x14c810c10, C4<1>, C4<1>;
L_0x14c810fa0 .functor AND 1, v0x14b7f7200_0, L_0x14c810e80, C4<1>, C4<1>;
L_0x14c811130 .functor AND 1, v0x14b7f7200_0, L_0x14c811090, C4<1>, C4<1>;
L_0x14c8112c0 .functor AND 1, v0x14b7fd0f0_0, L_0x14c8111a0, C4<1>, C4<1>;
L_0x14c811450 .functor AND 1, v0x14b7fd0f0_0, L_0x14c8113b0, C4<1>, C4<1>;
L_0x14c8115e0 .functor AND 1, v0x14c804c80_0, L_0x14c8114c0, C4<1>, C4<1>;
L_0x14c811770 .functor AND 1, v0x14c804c80_0, L_0x14c8116d0, C4<1>, C4<1>;
L_0x14c811820 .functor OR 1, L_0x14c810fa0, L_0x14c811130, C4<0>, C4<0>;
L_0x14c811910 .functor AND 1, v0x14b7f6f90_0, L_0x14c811820, C4<1>, C4<1>;
L_0x14c811a50 .functor OR 1, L_0x14c811910, L_0x14c810d60, C4<0>, C4<0>;
L_0x14c811bf0 .functor AND 1, L_0x14c810fa0, L_0x14c811b00, C4<1>, C4<1>;
L_0x14c811d60 .functor AND 1, L_0x14c811130, L_0x14c811cc0, C4<1>, C4<1>;
v0x14b73ea70_0 .net "D_ra", 4 0, L_0x14c80d230;  alias, 1 drivers
v0x14b7d07c0_0 .net "D_rb", 4 0, L_0x14c80d350;  alias, 1 drivers
v0x14b7cfa90_0 .net "D_rd", 4 0, L_0x14c80d470;  alias, 1 drivers
v0x14b7cfb20_0 .net "EX_D_bp", 1 0, L_0x14c811dd0;  alias, 1 drivers
v0x14b7ef5d0_0 .net "EX_alu_out", 31 0, v0x14b73d730_0;  alias, 1 drivers
v0x14b7ef660_0 .net "EX_ld", 0 0, v0x14b7f6f90_0;  alias, 1 drivers
v0x14b7b4750_0 .net "EX_mul", 0 0, v0x14b7f7020_0;  alias, 1 drivers
v0x14b7b47e0_0 .net "EX_rd", 4 0, v0x14b7f70b0_0;  alias, 1 drivers
v0x14b7e86d0_0 .net "EX_we", 0 0, v0x14b7f7200_0;  alias, 1 drivers
v0x14b7e8370_0 .net "MEM_D_bp", 1 0, L_0x14c811f10;  alias, 1 drivers
v0x14b7e8400_0 .net "MEM_rd", 4 0, v0x14b7fcf00_0;  alias, 1 drivers
v0x14b7e97b0_0 .net "MEM_we", 0 0, v0x14b7fd0f0_0;  alias, 1 drivers
v0x14b7e9840_0 .net "WB_D_bp", 1 0, L_0x14c811ff0;  alias, 1 drivers
v0x14b7e9450_0 .net "WB_rd", 4 0, v0x14c804be0_0;  alias, 1 drivers
v0x14b7e94e0_0 .net "WB_we", 0 0, v0x14c804c80_0;  alias, 1 drivers
L_0x1500889a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14b7e90f0_0 .net/2u *"_ivl_0", 2 0, L_0x1500889a0;  1 drivers
v0x14b7e9180_0 .net *"_ivl_10", 0 0, L_0x14c810e80;  1 drivers
v0x14b7d85e0_0 .net *"_ivl_14", 0 0, L_0x14c811090;  1 drivers
v0x14b7d9fe0_0 .net *"_ivl_18", 0 0, L_0x14c8111a0;  1 drivers
v0x14b7da070_0 .net *"_ivl_2", 0 0, L_0x14c810c10;  1 drivers
v0x14b7d9c80_0 .net *"_ivl_22", 0 0, L_0x14c8113b0;  1 drivers
v0x14b7d9d10_0 .net *"_ivl_26", 0 0, L_0x14c8114c0;  1 drivers
v0x14b7d9920_0 .net *"_ivl_30", 0 0, L_0x14c8116d0;  1 drivers
v0x14b7d99b0_0 .net *"_ivl_35", 0 0, L_0x14c811820;  1 drivers
v0x14b7d95c0_0 .net *"_ivl_37", 0 0, L_0x14c811910;  1 drivers
v0x14b7d9650_0 .net *"_ivl_41", 0 0, L_0x14c811b00;  1 drivers
v0x14b7d9260_0 .net *"_ivl_43", 0 0, L_0x14c811bf0;  1 drivers
v0x14b7d92f0_0 .net *"_ivl_45", 0 0, L_0x14c811cc0;  1 drivers
v0x14b7d8f00_0 .net *"_ivl_47", 0 0, L_0x14c811d60;  1 drivers
L_0x1500889e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14b7d8f90_0 .net/2u *"_ivl_6", 2 0, L_0x1500889e8;  1 drivers
v0x14b7d8ba0_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14b7d8c30_0 .net "ex_hit_ra", 0 0, L_0x14c810fa0;  1 drivers
v0x14b7d8840_0 .net "ex_hit_rb", 0 0, L_0x14c811130;  1 drivers
v0x14b7d84e0_0 .net "mem_hit_ra", 0 0, L_0x14c8112c0;  1 drivers
v0x14b7d88d0_0 .net "mem_hit_rb", 0 0, L_0x14c811450;  1 drivers
v0x14b733020_0 .var "mul_cnt", 2 0;
v0x14b7e8d90_0 .net "mul_stall", 0 0, L_0x14c810d60;  1 drivers
v0x14b7e8e20_0 .net "mul_start", 0 0, L_0x14c810cb0;  1 drivers
v0x14b7e8eb0_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
v0x14b71cf90_0 .net "stall_D", 0 0, L_0x14c811a50;  alias, 1 drivers
v0x14b71d020_0 .net "wb_hit_ra", 0 0, L_0x14c8115e0;  1 drivers
v0x14b71d0b0_0 .net "wb_hit_rb", 0 0, L_0x14c811770;  1 drivers
E_0x14b715830 .event posedge, v0x14b7d8ba0_0;
L_0x14c810c10 .cmp/eq 3, v0x14b733020_0, L_0x1500889a0;
L_0x14c810d60 .cmp/ne 3, v0x14b733020_0, L_0x1500889e8;
L_0x14c810e80 .cmp/eq 5, v0x14b7f70b0_0, L_0x14c80d230;
L_0x14c811090 .cmp/eq 5, v0x14b7f70b0_0, L_0x14c80d350;
L_0x14c8111a0 .cmp/eq 5, v0x14b7fcf00_0, L_0x14c80d230;
L_0x14c8113b0 .cmp/eq 5, v0x14b7fcf00_0, L_0x14c80d350;
L_0x14c8114c0 .cmp/eq 5, v0x14c804be0_0, L_0x14c80d230;
L_0x14c8116d0 .cmp/eq 5, v0x14c804be0_0, L_0x14c80d350;
L_0x14c811b00 .reduce/nor v0x14b7f6f90_0;
L_0x14c811cc0 .reduce/nor v0x14b7f6f90_0;
L_0x14c811dd0 .concat [ 1 1 0 0], L_0x14c811d60, L_0x14c811bf0;
L_0x14c811f10 .concat [ 1 1 0 0], L_0x14c811450, L_0x14c8112c0;
L_0x14c811ff0 .concat [ 1 1 0 0], L_0x14c811770, L_0x14c8115e0;
S_0x14b747260 .scope module, "u_alu" "alu" 3 315, 5 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /OUTPUT 32 "EX_alu_out";
    .port_info 8 /OUTPUT 1 "EX_taken";
    .port_info 9 /OUTPUT 1 "EX_true_taken";
P_0x14b7330b0 .param/l "SHW" 1 5 15, +C4<00000000000000000000000000000101>;
P_0x14b7330f0 .param/l "XLEN" 0 5 1, +C4<00000000000000000000000000100000>;
v0x14b71d1d0_0 .net "EX_BP_taken", 0 0, L_0x14c814240;  alias, 1 drivers
v0x14b7473d0_0 .net "EX_a", 31 0, v0x14b7f69f0_0;  alias, 1 drivers
v0x14b747460_0 .net "EX_a2", 31 0, L_0x14c813e90;  alias, 1 drivers
v0x14b73d6a0_0 .net "EX_alu_op", 3 0, L_0x14c8140e0;  alias, 1 drivers
v0x14b73d730_0 .var "EX_alu_out", 31 0;
v0x14b73d7c0_0 .net "EX_b", 31 0, L_0x14c813f80;  alias, 1 drivers
v0x14b73d850_0 .net "EX_b2", 31 0, L_0x14c813ff0;  alias, 1 drivers
v0x14b73d8e0_0 .net "EX_brn", 0 0, L_0x14c814150;  alias, 1 drivers
v0x14b770870_0 .var "EX_taken", 0 0;
v0x14b770900_0 .var "EX_true_taken", 0 0;
v0x14b770990_0 .var "next_pc", 31 0;
E_0x14b7e9570/0 .event anyedge, v0x14b73d8e0_0, v0x14b73d6a0_0, v0x14b747460_0, v0x14b73d850_0;
E_0x14b7e9570/1 .event anyedge, v0x14b770900_0, v0x14b7473d0_0, v0x14b73d7c0_0, v0x14b770990_0;
E_0x14b7e9570/2 .event anyedge, v0x14b71d1d0_0;
E_0x14b7e9570 .event/or E_0x14b7e9570/0, E_0x14b7e9570/1, E_0x14b7e9570/2;
S_0x14b742bc0 .scope module, "u_branch_buffer" "branch_buffer" 3 331, 6 2 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "F_pc";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 5 "EX_pc";
    .port_info 5 /INPUT 5 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /OUTPUT 5 "F_BP_target_pc";
    .port_info 9 /OUTPUT 1 "F_BP_taken";
P_0x14b770a20 .param/l "DEPTH" 1 6 21, +C4<00000000000000000000000000001000>;
P_0x14b770a60 .param/l "INDX" 1 6 22, +C4<00000000000000000000000000000011>;
L_0x14c8149f0 .functor BUFZ 1, L_0x14c814890, C4<0>, C4<0>, C4<0>;
L_0x14c814aa0 .functor AND 1, v0x14b75e100_0, L_0x14c814890, C4<1>, C4<1>;
v0x14b729e60_0 .net "EX_alu_out", 4 0, L_0x14c8153e0;  1 drivers
v0x14b729f10_0 .net "EX_brn", 0 0, L_0x14c814150;  alias, 1 drivers
v0x14b729fb0_0 .net "EX_pc", 4 0, L_0x14c8152c0;  1 drivers
v0x14b72a040_0 .net "EX_true_taken", 0 0, v0x14b770900_0;  alias, 1 drivers
v0x14b752b00_0 .net "F_BP_taken", 0 0, L_0x14c8149f0;  alias, 1 drivers
v0x14b752bd0_0 .net "F_BP_target_pc", 4 0, L_0x14c8151a0;  alias, 1 drivers
v0x14b752c60_0 .net "F_pc", 4 0, v0x14c806790_0;  alias, 1 drivers
v0x14b752cf0_0 .net "F_stall", 0 0, v0x14b7fea80_0;  alias, 1 drivers
v0x14b779ca0_0 .net *"_ivl_0", 0 0, L_0x14c814710;  1 drivers
v0x14b779d30_0 .net *"_ivl_13", 0 0, L_0x14c814aa0;  1 drivers
v0x14b779dd0_0 .net *"_ivl_14", 4 0, L_0x14c814b50;  1 drivers
v0x14b779e80_0 .net *"_ivl_16", 4 0, L_0x14c814bf0;  1 drivers
L_0x150088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b7660c0_0 .net *"_ivl_19", 1 0, L_0x150088c70;  1 drivers
v0x14b766150_0 .net *"_ivl_2", 4 0, L_0x14c8147b0;  1 drivers
v0x14b7661e0_0 .net *"_ivl_21", 0 0, L_0x14c814da0;  1 drivers
v0x14b766270_0 .net *"_ivl_22", 4 0, L_0x14c814e40;  1 drivers
L_0x150088cb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14b766300_0 .net *"_ivl_25", 3 0, L_0x150088cb8;  1 drivers
v0x14b721cf0_0 .net *"_ivl_26", 4 0, L_0x14c814fa0;  1 drivers
L_0x150088be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b721d80_0 .net *"_ivl_5", 1 0, L_0x150088be0;  1 drivers
L_0x150088c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b721e10_0 .net/2u *"_ivl_6", 0 0, L_0x150088c28;  1 drivers
v0x14b75df50_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14b75dfe0_0 .var "ex_hit", 0 0;
v0x14b75e070_0 .var "ex_hit_idx", 2 0;
v0x14b75e100_0 .var "f_hit", 0 0;
v0x14b75e190_0 .var "f_hit_idx", 2 0;
v0x14b7057c0_0 .var/i "i", 31 0;
v0x14b705850 .array "pc_buf", 7 0, 4 0;
v0x14b705910_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
v0x14b7059c0 .array "taken_buf", 7 0, 0 0;
v0x14b705a50_0 .net "taken_on_hit", 0 0, L_0x14c814890;  1 drivers
v0x14b71a100 .array "target_buf", 7 0, 4 0;
v0x14b705850_0 .array/port v0x14b705850, 0;
v0x14b705850_1 .array/port v0x14b705850, 1;
v0x14b705850_2 .array/port v0x14b705850, 2;
E_0x14b74ac60/0 .event anyedge, v0x14b75dfe0_0, v0x14b705850_0, v0x14b705850_1, v0x14b705850_2;
v0x14b705850_3 .array/port v0x14b705850, 3;
v0x14b705850_4 .array/port v0x14b705850, 4;
v0x14b705850_5 .array/port v0x14b705850, 5;
v0x14b705850_6 .array/port v0x14b705850, 6;
E_0x14b74ac60/1 .event anyedge, v0x14b705850_3, v0x14b705850_4, v0x14b705850_5, v0x14b705850_6;
v0x14b705850_7 .array/port v0x14b705850, 7;
E_0x14b74ac60/2 .event anyedge, v0x14b705850_7, v0x14b729fb0_0;
E_0x14b74ac60 .event/or E_0x14b74ac60/0, E_0x14b74ac60/1, E_0x14b74ac60/2;
E_0x14b74acf0/0 .event anyedge, v0x14b75e100_0, v0x14b705850_0, v0x14b705850_1, v0x14b705850_2;
E_0x14b74acf0/1 .event anyedge, v0x14b705850_3, v0x14b705850_4, v0x14b705850_5, v0x14b705850_6;
E_0x14b74acf0/2 .event anyedge, v0x14b705850_7, v0x14b752c60_0;
E_0x14b74acf0 .event/or E_0x14b74acf0/0, E_0x14b74acf0/1, E_0x14b74acf0/2;
L_0x14c814710 .array/port v0x14b7059c0, L_0x14c8147b0;
L_0x14c8147b0 .concat [ 3 2 0 0], v0x14b75e190_0, L_0x150088be0;
L_0x14c814890 .functor MUXZ 1, L_0x150088c28, L_0x14c814710, v0x14b75e100_0, C4<>;
L_0x14c814b50 .array/port v0x14b71a100, L_0x14c814bf0;
L_0x14c814bf0 .concat [ 3 2 0 0], v0x14b75e190_0, L_0x150088c70;
L_0x14c814da0 .reduce/nor v0x14b7fea80_0;
L_0x14c814e40 .concat [ 1 4 0 0], L_0x14c814da0, L_0x150088cb8;
L_0x14c814fa0 .arith/sum 5, v0x14c806790_0, L_0x14c814e40;
L_0x14c8151a0 .functor MUXZ 5, L_0x14c814fa0, L_0x14c814b50, L_0x14c814aa0, C4<>;
S_0x14b74ad80 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 73, 6 73 0, S_0x14b742bc0;
 .timescale -9 -12;
v0x14b729dd0_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x14b729dd0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14b729dd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x14b729dd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14b705850, 4;
    %ix/getv/s 3, v0x14b729dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b705850, 0, 4;
    %load/vec4 v0x14b729dd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14b71a100, 4;
    %ix/getv/s 3, v0x14b729dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b71a100, 0, 4;
    %load/vec4 v0x14b729dd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14b7059c0, 4;
    %ix/getv/s 3, v0x14b729dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7059c0, 0, 4;
    %load/vec4 v0x14b729dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14b729dd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x14b729fb0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b705850, 0, 4;
    %load/vec4 v0x14b729e60_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b71a100, 0, 4;
    %load/vec4 v0x14b72a040_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7059c0, 0, 4;
    %end;
S_0x14b71a290 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 265, 7 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 1 "stall_D";
    .port_info 16 /INPUT 1 "EX_taken";
    .port_info 17 /OUTPUT 32 "EX_a";
    .port_info 18 /OUTPUT 32 "EX_a2";
    .port_info 19 /OUTPUT 32 "EX_b";
    .port_info 20 /OUTPUT 32 "EX_b2";
    .port_info 21 /OUTPUT 4 "EX_alu_op";
    .port_info 22 /OUTPUT 5 "EX_rd";
    .port_info 23 /OUTPUT 1 "EX_ld";
    .port_info 24 /OUTPUT 1 "EX_str";
    .port_info 25 /OUTPUT 1 "EX_byt";
    .port_info 26 /OUTPUT 1 "EX_we";
    .port_info 27 /OUTPUT 1 "EX_brn";
    .port_info 28 /OUTPUT 1 "EX_BP_taken";
    .port_info 29 /OUTPUT 1 "EX_mul";
P_0x14b71a400 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x14c813e90 .functor BUFZ 32, v0x14b7f6960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c813f80 .functor BUFZ 32, v0x14b7f6be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c813ff0 .functor BUFZ 32, v0x14b7f6b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c8140e0 .functor BUFZ 4, v0x14b7f6a80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x14c814150 .functor BUFZ 1, v0x14b7f6e70_0, C4<0>, C4<0>, C4<0>;
L_0x14c814240 .functor BUFZ 1, v0x14b7f6170_0, C4<0>, C4<0>, C4<0>;
L_0x14c8143e0 .functor BUFZ 1, v0x14b7f7160_0, C4<0>, C4<0>, C4<0>;
L_0x14c814470 .functor BUFZ 1, v0x14b7f6f00_0, C4<0>, C4<0>, C4<0>;
v0x14b7f5620_0 .net "D_BP_taken", 0 0, L_0x14c80d020;  alias, 1 drivers
v0x14b7f56d0_0 .net "D_a", 31 0, L_0x14c813950;  alias, 1 drivers
v0x14b7f5770_0 .net "D_a2", 31 0, L_0x14c813670;  alias, 1 drivers
v0x14b7f5800_0 .net "D_alu_op", 3 0, L_0x14c810b30;  alias, 1 drivers
v0x14b7f5890_0 .net "D_b", 31 0, L_0x14c8138b0;  alias, 1 drivers
v0x14b7f5960_0 .net "D_b2", 31 0, L_0x14c813720;  alias, 1 drivers
v0x14b7f5a10_0 .net "D_brn", 0 0, L_0x14c80e9c0;  alias, 1 drivers
v0x14b7f5ab0_0 .net "D_byt", 0 0, L_0x14c80e460;  alias, 1 drivers
v0x14b7f5b50_0 .net "D_ld", 0 0, L_0x14c80e110;  alias, 1 drivers
v0x14b7f5c60_0 .net "D_mul", 0 0, L_0x14c80e600;  alias, 1 drivers
v0x14b7f5cf0_0 .net "D_rd", 4 0, L_0x14c80d470;  alias, 1 drivers
v0x14b7f5db0_0 .net "D_str", 0 0, L_0x14c80e340;  alias, 1 drivers
v0x14b7f5e40_0 .net "D_we", 0 0, L_0x14c80e8d0;  alias, 1 drivers
v0x14b7f5ed0_0 .net "EX_BP_taken", 0 0, L_0x14c814240;  alias, 1 drivers
v0x14b7f5f60_0 .net "EX_a", 31 0, v0x14b7f69f0_0;  alias, 1 drivers
v0x14b7f6010_0 .net "EX_a2", 31 0, L_0x14c813e90;  alias, 1 drivers
v0x14b7f60c0_0 .net "EX_alu_op", 3 0, L_0x14c8140e0;  alias, 1 drivers
v0x14b7f6270_0 .net "EX_b", 31 0, L_0x14c813f80;  alias, 1 drivers
v0x14b7f6300_0 .net "EX_b2", 31 0, L_0x14c813ff0;  alias, 1 drivers
v0x14b7f6390_0 .net "EX_brn", 0 0, L_0x14c814150;  alias, 1 drivers
v0x14b7f6420_0 .net "EX_byt", 0 0, L_0x14c814470;  alias, 1 drivers
v0x14b7f64b0_0 .net "EX_ld", 0 0, v0x14b7f6f90_0;  alias, 1 drivers
v0x14b7f6540_0 .net "EX_mul", 0 0, v0x14b7f7020_0;  alias, 1 drivers
v0x14b7f65f0_0 .net "EX_rd", 4 0, v0x14b7f70b0_0;  alias, 1 drivers
v0x14b7f66a0_0 .net "EX_str", 0 0, L_0x14c8143e0;  alias, 1 drivers
v0x14b7f6730_0 .net "EX_taken", 0 0, v0x14b770870_0;  alias, 1 drivers
v0x14b7f67e0_0 .net "EX_we", 0 0, v0x14b7f7200_0;  alias, 1 drivers
v0x14b7f6890_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14b7f6960_0 .var "ex_a2_r", 31 0;
v0x14b7f69f0_0 .var "ex_a_r", 31 0;
v0x14b7f6a80_0 .var "ex_alu_op_r", 3 0;
v0x14b7f6b30_0 .var "ex_b2_r", 31 0;
v0x14b7f6be0_0 .var "ex_b_r", 31 0;
v0x14b7f6170_0 .var "ex_bp_taken_r", 0 0;
v0x14b7f6e70_0 .var "ex_brn_r", 0 0;
v0x14b7f6f00_0 .var "ex_byt_r", 0 0;
v0x14b7f6f90_0 .var "ex_ld_r", 0 0;
v0x14b7f7020_0 .var "ex_mul_r", 0 0;
v0x14b7f70b0_0 .var "ex_rd_r", 4 0;
v0x14b7f7160_0 .var "ex_str_r", 0 0;
v0x14b7f7200_0 .var "ex_we_r", 0 0;
v0x14b7f72a0_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
v0x14b7f7370_0 .net "stall_D", 0 0, L_0x14c811a50;  alias, 1 drivers
S_0x14b7f76a0 .scope module, "u_decode" "decode" 3 136, 8 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x14c00f000 .param/l "OPC_ADD" 1 8 32, C4<000000>;
P_0x14c00f040 .param/l "OPC_ADDI" 1 8 40, C4<001000>;
P_0x14c00f080 .param/l "OPC_AND" 1 8 34, C4<000010>;
P_0x14c00f0c0 .param/l "OPC_CTRL" 1 8 54, C4<001101>;
P_0x14c00f100 .param/l "OPC_GT" 1 8 47, C4<001010>;
P_0x14c00f140 .param/l "OPC_LOAD" 1 8 50, C4<01011>;
P_0x14c00f180 .param/l "OPC_LT" 1 8 46, C4<001001>;
P_0x14c00f1c0 .param/l "OPC_MUL" 1 8 56, C4<001110>;
P_0x14c00f200 .param/l "OPC_NOT" 1 8 37, C4<000101>;
P_0x14c00f240 .param/l "OPC_OR" 1 8 35, C4<000011>;
P_0x14c00f280 .param/l "OPC_SHL" 1 8 38, C4<000110>;
P_0x14c00f2c0 .param/l "OPC_SHR" 1 8 39, C4<000111>;
P_0x14c00f300 .param/l "OPC_STORE" 1 8 51, C4<01100>;
P_0x14c00f340 .param/l "OPC_SUB" 1 8 33, C4<000001>;
P_0x14c00f380 .param/l "OPC_XOR" 1 8 36, C4<000100>;
P_0x14c00f3c0 .param/l "RD_BEQ" 1 8 59, C4<00001>;
P_0x14c00f400 .param/l "RD_BGT" 1 8 61, C4<00011>;
P_0x14c00f440 .param/l "RD_BLT" 1 8 60, C4<00010>;
P_0x14c00f480 .param/l "RD_JMP" 1 8 58, C4<00000>;
P_0x14c00f4c0 .param/l "XLEN" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14c80d870 .functor AND 1, L_0x14c80d730, L_0x14c80d7d0, C4<1>, C4<1>;
L_0x14c80da00 .functor AND 1, L_0x14c80d730, L_0x14c80d920, C4<1>, C4<1>;
L_0x14c80dc40 .functor AND 1, L_0x14c80d730, L_0x14c80db10, C4<1>, C4<1>;
L_0x14c80d510 .functor AND 1, L_0x14c80d730, L_0x14c80dd50, C4<1>, C4<1>;
L_0x14c80e2d0 .functor OR 1, L_0x14c80e6a0, L_0x14c80e110, C4<0>, C4<0>;
L_0x14c80e8d0 .functor OR 1, L_0x14c80e2d0, L_0x14c80e600, C4<0>, C4<0>;
L_0x14c80e9c0 .functor BUFZ 1, L_0x14c80d730, C4<0>, C4<0>, C4<0>;
L_0x14c80f7d0 .functor OR 1, L_0x14c80f610, L_0x14c80dc40, C4<0>, C4<0>;
L_0x14c80f940 .functor OR 1, L_0x14c80f860, L_0x14c80d510, C4<0>, C4<0>;
v0x14b7f7fd0_0 .net "D_addi", 0 0, L_0x14c80eab0;  alias, 1 drivers
v0x14b7f8080_0 .net "D_alu_op", 3 0, L_0x14c810b30;  alias, 1 drivers
v0x14b7f8140_0 .net "D_brn", 0 0, L_0x14c80e9c0;  alias, 1 drivers
v0x14b7f8210_0 .net "D_byt", 0 0, L_0x14c80e460;  alias, 1 drivers
v0x14b7f82c0_0 .net "D_imd", 10 0, L_0x14c80d590;  alias, 1 drivers
v0x14b7f8390_0 .net "D_inst", 31 0, v0x14b7fde80_0;  alias, 1 drivers
v0x14b7f8420_0 .net "D_ld", 0 0, L_0x14c80e110;  alias, 1 drivers
v0x14b7f84b0_0 .net "D_mul", 0 0, L_0x14c80e600;  alias, 1 drivers
v0x14b7f8560_0 .net "D_opc", 5 0, L_0x14c80d0d0;  alias, 1 drivers
v0x14b7f8670_0 .net "D_ra", 4 0, L_0x14c80d230;  alias, 1 drivers
v0x14b7f8730_0 .net "D_rb", 4 0, L_0x14c80d350;  alias, 1 drivers
v0x14b7f87c0_0 .net "D_rd", 4 0, L_0x14c80d470;  alias, 1 drivers
v0x14b7f8890_0 .net "D_str", 0 0, L_0x14c80e340;  alias, 1 drivers
v0x14b7f8920_0 .net "D_we", 0 0, L_0x14c80e8d0;  alias, 1 drivers
L_0x150088058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x14b7f89b0_0 .net/2u *"_ivl_10", 5 0, L_0x150088058;  1 drivers
L_0x1500885f8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x14b7f8a40_0 .net/2u *"_ivl_100", 5 0, L_0x1500885f8;  1 drivers
v0x14b7f8af0_0 .net *"_ivl_102", 0 0, L_0x14c80ee50;  1 drivers
L_0x150088640 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x14b7f8c90_0 .net/2u *"_ivl_104", 3 0, L_0x150088640;  1 drivers
L_0x150088688 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x14b7f8d40_0 .net/2u *"_ivl_106", 5 0, L_0x150088688;  1 drivers
v0x14b7f8df0_0 .net *"_ivl_108", 0 0, L_0x14c80f280;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x14b7f8e90_0 .net/2u *"_ivl_110", 3 0, L_0x1500886d0;  1 drivers
L_0x150088718 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x14b7f8f40_0 .net/2u *"_ivl_112", 5 0, L_0x150088718;  1 drivers
v0x14b7f8ff0_0 .net *"_ivl_114", 0 0, L_0x14c80f160;  1 drivers
L_0x150088760 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x14b7f9090_0 .net/2u *"_ivl_116", 3 0, L_0x150088760;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x14b7f9140_0 .net/2u *"_ivl_118", 3 0, L_0x1500887a8;  1 drivers
L_0x1500887f0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14b7f91f0_0 .net/2u *"_ivl_120", 5 0, L_0x1500887f0;  1 drivers
v0x14b7f92a0_0 .net *"_ivl_122", 0 0, L_0x14c80f610;  1 drivers
v0x14b7f9340_0 .net *"_ivl_125", 0 0, L_0x14c80f7d0;  1 drivers
L_0x150088838 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x14b7f93e0_0 .net/2u *"_ivl_126", 3 0, L_0x150088838;  1 drivers
L_0x150088880 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x14b7f9490_0 .net/2u *"_ivl_128", 5 0, L_0x150088880;  1 drivers
v0x14b7f9540_0 .net *"_ivl_130", 0 0, L_0x14c80f860;  1 drivers
v0x14b7f95e0_0 .net *"_ivl_133", 0 0, L_0x14c80f940;  1 drivers
L_0x1500888c8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x14b7f9680_0 .net/2u *"_ivl_134", 3 0, L_0x1500888c8;  1 drivers
L_0x150088910 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x14b7f8ba0_0 .net/2u *"_ivl_136", 3 0, L_0x150088910;  1 drivers
L_0x150088958 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14b7f9910_0 .net/2u *"_ivl_138", 3 0, L_0x150088958;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14b7f99a0_0 .net/2u *"_ivl_14", 4 0, L_0x1500880a0;  1 drivers
v0x14b7f9a40_0 .net *"_ivl_140", 3 0, L_0x14c80eef0;  1 drivers
v0x14b7f9af0_0 .net *"_ivl_142", 3 0, L_0x14c80f730;  1 drivers
v0x14b7f9ba0_0 .net *"_ivl_144", 3 0, L_0x14c80fe30;  1 drivers
v0x14b7f9c50_0 .net *"_ivl_146", 3 0, L_0x14c80ffd0;  1 drivers
v0x14b7f9d00_0 .net *"_ivl_148", 3 0, L_0x14c8100b0;  1 drivers
v0x14b7f9db0_0 .net *"_ivl_150", 3 0, L_0x14c810260;  1 drivers
v0x14b7f9e60_0 .net *"_ivl_152", 3 0, L_0x14c810380;  1 drivers
v0x14b7f9f10_0 .net *"_ivl_154", 3 0, L_0x14c810540;  1 drivers
v0x14b7f9fc0_0 .net *"_ivl_156", 3 0, L_0x14c810660;  1 drivers
v0x14b7fa070_0 .net *"_ivl_158", 3 0, L_0x14c810830;  1 drivers
v0x14b7fa120_0 .net *"_ivl_16", 0 0, L_0x14c80d7d0;  1 drivers
v0x14b7fa1c0_0 .net *"_ivl_160", 3 0, L_0x14c810950;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14b7fa270_0 .net/2u *"_ivl_20", 4 0, L_0x1500880e8;  1 drivers
v0x14b7fa320_0 .net *"_ivl_22", 0 0, L_0x14c80d920;  1 drivers
L_0x150088130 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x14b7fa3c0_0 .net/2u *"_ivl_26", 4 0, L_0x150088130;  1 drivers
v0x14b7fa470_0 .net *"_ivl_28", 0 0, L_0x14c80db10;  1 drivers
L_0x150088178 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x14b7fa510_0 .net/2u *"_ivl_32", 4 0, L_0x150088178;  1 drivers
v0x14b7fa5c0_0 .net *"_ivl_34", 0 0, L_0x14c80dd50;  1 drivers
v0x14b7fa660_0 .net *"_ivl_39", 4 0, L_0x14c80df90;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x14b7fa710_0 .net/2u *"_ivl_40", 4 0, L_0x1500881c0;  1 drivers
v0x14b7fa7c0_0 .net *"_ivl_45", 4 0, L_0x14c80e230;  1 drivers
L_0x150088208 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x14b7fa870_0 .net/2u *"_ivl_46", 4 0, L_0x150088208;  1 drivers
L_0x150088250 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x14b7fa920_0 .net/2u *"_ivl_52", 5 0, L_0x150088250;  1 drivers
L_0x150088298 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x14b7fa9d0_0 .net/2u *"_ivl_56", 5 0, L_0x150088298;  1 drivers
v0x14b7faa80_0 .net *"_ivl_58", 0 0, L_0x14c80e6a0;  1 drivers
v0x14b7fab20_0 .net *"_ivl_61", 0 0, L_0x14c80e2d0;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14b7fabc0_0 .net/2u *"_ivl_66", 5 0, L_0x1500882e0;  1 drivers
L_0x150088328 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14b7fac70_0 .net/2u *"_ivl_70", 5 0, L_0x150088328;  1 drivers
v0x14b7fad20_0 .net *"_ivl_72", 0 0, L_0x14c80eb50;  1 drivers
L_0x150088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14b7f9720_0 .net/2u *"_ivl_74", 3 0, L_0x150088370;  1 drivers
L_0x1500883b8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x14b7f97d0_0 .net/2u *"_ivl_76", 5 0, L_0x1500883b8;  1 drivers
v0x14b7f9880_0 .net *"_ivl_78", 0 0, L_0x14c80ecd0;  1 drivers
L_0x150088400 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x14b7fadc0_0 .net/2u *"_ivl_80", 3 0, L_0x150088400;  1 drivers
L_0x150088448 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x14b7fae70_0 .net/2u *"_ivl_82", 5 0, L_0x150088448;  1 drivers
v0x14b7faf20_0 .net *"_ivl_84", 0 0, L_0x14c80ed70;  1 drivers
L_0x150088490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x14b7fafc0_0 .net/2u *"_ivl_86", 3 0, L_0x150088490;  1 drivers
L_0x1500884d8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x14b7fb070_0 .net/2u *"_ivl_88", 5 0, L_0x1500884d8;  1 drivers
v0x14b7fb120_0 .net *"_ivl_90", 0 0, L_0x14c80f000;  1 drivers
L_0x150088520 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x14b7fb1c0_0 .net/2u *"_ivl_92", 3 0, L_0x150088520;  1 drivers
L_0x150088568 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x14b7fb270_0 .net/2u *"_ivl_94", 5 0, L_0x150088568;  1 drivers
v0x14b7fb320_0 .net *"_ivl_96", 0 0, L_0x14c80f0a0;  1 drivers
L_0x1500885b0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x14b7fb3c0_0 .net/2u *"_ivl_98", 3 0, L_0x1500885b0;  1 drivers
v0x14b7fb470_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14b7fb500_0 .net "is_beq", 0 0, L_0x14c80da00;  1 drivers
v0x14b7fb5a0_0 .net "is_bgt", 0 0, L_0x14c80d510;  1 drivers
v0x14b7fb640_0 .net "is_blt", 0 0, L_0x14c80dc40;  1 drivers
v0x14b7fb6e0_0 .net "is_ctrl", 0 0, L_0x14c80d730;  1 drivers
v0x14b7fb780_0 .net "is_jmp", 0 0, L_0x14c80d870;  1 drivers
L_0x14c80d0d0 .part v0x14b7fde80_0, 26, 6;
L_0x14c80d230 .part v0x14b7fde80_0, 21, 5;
L_0x14c80d350 .part v0x14b7fde80_0, 16, 5;
L_0x14c80d470 .part v0x14b7fde80_0, 11, 5;
L_0x14c80d590 .part v0x14b7fde80_0, 0, 11;
L_0x14c80d730 .cmp/eq 6, L_0x14c80d0d0, L_0x150088058;
L_0x14c80d7d0 .cmp/eq 5, L_0x14c80d470, L_0x1500880a0;
L_0x14c80d920 .cmp/eq 5, L_0x14c80d470, L_0x1500880e8;
L_0x14c80db10 .cmp/eq 5, L_0x14c80d470, L_0x150088130;
L_0x14c80dd50 .cmp/eq 5, L_0x14c80d470, L_0x150088178;
L_0x14c80df90 .part L_0x14c80d0d0, 0, 5;
L_0x14c80e110 .cmp/eq 5, L_0x14c80df90, L_0x1500881c0;
L_0x14c80e230 .part L_0x14c80d0d0, 0, 5;
L_0x14c80e340 .cmp/eq 5, L_0x14c80e230, L_0x150088208;
L_0x14c80e460 .part L_0x14c80d0d0, 5, 1;
L_0x14c80e600 .cmp/eq 6, L_0x14c80d0d0, L_0x150088250;
L_0x14c80e6a0 .cmp/ge 6, L_0x150088298, L_0x14c80d0d0;
L_0x14c80eab0 .cmp/eq 6, L_0x14c80d0d0, L_0x1500882e0;
L_0x14c80eb50 .cmp/eq 6, L_0x14c80d0d0, L_0x150088328;
L_0x14c80ecd0 .cmp/eq 6, L_0x14c80d0d0, L_0x1500883b8;
L_0x14c80ed70 .cmp/eq 6, L_0x14c80d0d0, L_0x150088448;
L_0x14c80f000 .cmp/eq 6, L_0x14c80d0d0, L_0x1500884d8;
L_0x14c80f0a0 .cmp/eq 6, L_0x14c80d0d0, L_0x150088568;
L_0x14c80ee50 .cmp/eq 6, L_0x14c80d0d0, L_0x1500885f8;
L_0x14c80f280 .cmp/eq 6, L_0x14c80d0d0, L_0x150088688;
L_0x14c80f160 .cmp/eq 6, L_0x14c80d0d0, L_0x150088718;
L_0x14c80f610 .cmp/eq 6, L_0x14c80d0d0, L_0x1500887f0;
L_0x14c80f860 .cmp/eq 6, L_0x14c80d0d0, L_0x150088880;
L_0x14c80eef0 .functor MUXZ 4, L_0x150088958, L_0x150088910, L_0x14c80e600, C4<>;
L_0x14c80f730 .functor MUXZ 4, L_0x14c80eef0, L_0x1500888c8, L_0x14c80f940, C4<>;
L_0x14c80fe30 .functor MUXZ 4, L_0x14c80f730, L_0x150088838, L_0x14c80f7d0, C4<>;
L_0x14c80ffd0 .functor MUXZ 4, L_0x14c80fe30, L_0x1500887a8, L_0x14c80da00, C4<>;
L_0x14c8100b0 .functor MUXZ 4, L_0x14c80ffd0, L_0x150088760, L_0x14c80f160, C4<>;
L_0x14c810260 .functor MUXZ 4, L_0x14c8100b0, L_0x1500886d0, L_0x14c80f280, C4<>;
L_0x14c810380 .functor MUXZ 4, L_0x14c810260, L_0x150088640, L_0x14c80ee50, C4<>;
L_0x14c810540 .functor MUXZ 4, L_0x14c810380, L_0x1500885b0, L_0x14c80f0a0, C4<>;
L_0x14c810660 .functor MUXZ 4, L_0x14c810540, L_0x150088520, L_0x14c80f000, C4<>;
L_0x14c810830 .functor MUXZ 4, L_0x14c810660, L_0x150088490, L_0x14c80ed70, C4<>;
L_0x14c810950 .functor MUXZ 4, L_0x14c810830, L_0x150088400, L_0x14c80ecd0, C4<>;
L_0x14c810b30 .functor MUXZ 4, L_0x14c810950, L_0x150088370, L_0x14c80eb50, C4<>;
S_0x14b7fb910 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 361, 9 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /OUTPUT 32 "MEM_alu_out";
    .port_info 12 /OUTPUT 1 "MEM_taken";
    .port_info 13 /OUTPUT 32 "MEM_b2";
    .port_info 14 /OUTPUT 32 "MEM_a2";
    .port_info 15 /OUTPUT 5 "MEM_rd";
    .port_info 16 /OUTPUT 1 "MEM_we";
    .port_info 17 /OUTPUT 1 "MEM_ld";
    .port_info 18 /OUTPUT 1 "MEM_str";
    .port_info 19 /OUTPUT 1 "MEM_byt";
P_0x14b7fbad0 .param/l "XLEN" 0 9 2, +C4<00000000000000000000000000100000>;
L_0x14c80ac90 .functor BUFZ 1, v0x14b7fd050_0, C4<0>, C4<0>, C4<0>;
L_0x14c8155f0 .functor BUFZ 32, v0x14b7fcd10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c815660 .functor BUFZ 32, v0x14b7fcbc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c8158c0 .functor BUFZ 1, v0x14b7fcfb0_0, C4<0>, C4<0>, C4<0>;
v0x14b7fbdf0_0 .net "EX_a2", 31 0, L_0x14c813e90;  alias, 1 drivers
v0x14b7fbee0_0 .net "EX_alu_out", 31 0, v0x14b73d730_0;  alias, 1 drivers
v0x14b7fbf70_0 .net "EX_b2", 31 0, L_0x14c813ff0;  alias, 1 drivers
v0x14b7fc040_0 .net "EX_byt", 0 0, L_0x14c814470;  alias, 1 drivers
v0x14b7fc0d0_0 .net "EX_ld", 0 0, v0x14b7f6f90_0;  alias, 1 drivers
v0x14b7fc1e0_0 .net "EX_rd", 4 0, v0x14b7f70b0_0;  alias, 1 drivers
v0x14b7fc2b0_0 .net "EX_str", 0 0, L_0x14c8143e0;  alias, 1 drivers
v0x14b7fc340_0 .net "EX_taken", 0 0, v0x14b770870_0;  alias, 1 drivers
v0x14b7fc410_0 .net "EX_we", 0 0, v0x14b7f7200_0;  alias, 1 drivers
v0x14b7fc520_0 .net "MEM_a2", 31 0, L_0x14c815660;  alias, 1 drivers
v0x14b7fc5b0_0 .net "MEM_alu_out", 31 0, v0x14b7fcc60_0;  alias, 1 drivers
v0x14b7fc640_0 .net "MEM_b2", 31 0, L_0x14c8155f0;  alias, 1 drivers
v0x14b7fc6d0_0 .net "MEM_byt", 0 0, v0x14b7fcdc0_0;  alias, 1 drivers
v0x14b7fc760_0 .net "MEM_ld", 0 0, v0x14b7fce60_0;  alias, 1 drivers
v0x14b7fc7f0_0 .net "MEM_rd", 4 0, v0x14b7fcf00_0;  alias, 1 drivers
v0x14b7fc880_0 .net "MEM_str", 0 0, L_0x14c8158c0;  alias, 1 drivers
v0x14b7fc910_0 .net "MEM_taken", 0 0, L_0x14c80ac90;  alias, 1 drivers
v0x14b7fcaa0_0 .net "MEM_we", 0 0, v0x14b7fd0f0_0;  alias, 1 drivers
v0x14b7fcb30_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14b7fcbc0_0 .var "mem_a2_r", 31 0;
v0x14b7fcc60_0 .var "mem_alu_out_r", 31 0;
v0x14b7fcd10_0 .var "mem_b2_r", 31 0;
v0x14b7fcdc0_0 .var "mem_byt_r", 0 0;
v0x14b7fce60_0 .var "mem_ld_r", 0 0;
v0x14b7fcf00_0 .var "mem_rd_r", 4 0;
v0x14b7fcfb0_0 .var "mem_str_r", 0 0;
v0x14b7fd050_0 .var "mem_taken_r", 0 0;
v0x14b7fd0f0_0 .var "mem_we_r", 0 0;
v0x14b7fd190_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
S_0x14b7fd400 .scope module, "u_f2d" "f_to_d_reg" 3 104, 10 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "EX_taken";
    .port_info 7 /OUTPUT 5 "D_pc";
    .port_info 8 /OUTPUT 32 "D_inst";
    .port_info 9 /OUTPUT 1 "D_BP_taken";
P_0x14b7fd5c0 .param/l "NOP" 1 10 23, C4<00100000000000000000000000000000>;
P_0x14b7fd600 .param/l "PC_BITS" 0 10 3, +C4<00000000000000000000000000000101>;
P_0x14b7fd640 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x14c80d020 .functor BUFZ 1, v0x14b7fdd70_0, C4<0>, C4<0>, C4<0>;
v0x14b7fd880_0 .net "D_BP_taken", 0 0, L_0x14c80d020;  alias, 1 drivers
v0x14b7fd940_0 .net "D_inst", 31 0, v0x14b7fde80_0;  alias, 1 drivers
v0x14b7fd9d0_0 .net "D_pc", 4 0, v0x14b7fdf30_0;  alias, 1 drivers
v0x14b7fda60_0 .net "EX_taken", 0 0, v0x14b770870_0;  alias, 1 drivers
v0x14b7fdaf0_0 .net "F_BP_taken", 0 0, L_0x14c8149f0;  alias, 1 drivers
v0x14b7fdb80_0 .net "F_inst", 31 0, v0x14b7fe600_0;  alias, 1 drivers
v0x14b7fdc20_0 .net "F_pc", 4 0, v0x14c806790_0;  alias, 1 drivers
v0x14b7fdce0_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14b7fdd70_0 .var "d_bp_taken", 0 0;
v0x14b7fde80_0 .var "d_inst", 31 0;
v0x14b7fdf30_0 .var "d_pc", 4 0;
v0x14b7fdfe0_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
v0x14b7fe0f0_0 .net "stall_D", 0 0, L_0x14c811a50;  alias, 1 drivers
S_0x14b7fe230 .scope module, "u_icache" "icache_simple" 3 61, 11 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "F_mem_req";
    .port_info 6 /OUTPUT 3 "F_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
v0x14b7fe600_0 .var "F_inst", 31 0;
v0x14b7fe6c0_0 .var "F_mem_addr", 2 0;
v0x14b7fe760_0 .net "F_mem_inst", 127 0, v0x14b7ffb70_0;  alias, 1 drivers
v0x14b7fe820_0 .var "F_mem_req", 0 0;
v0x14b7fe8c0_0 .net "F_mem_valid", 0 0, v0x14b7ffc90_0;  alias, 1 drivers
v0x14b7fe9a0_0 .net "F_pc", 4 0, v0x14c806790_0;  alias, 1 drivers
v0x14b7fea80_0 .var "F_stall", 0 0;
v0x14b7feb10_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14b7feba0 .array "data", 15 0, 31 0;
v0x14b7fee10_0 .var "fifo_ptr", 1 0;
v0x14b7feec0_0 .var "hit", 0 0;
v0x14b7fef60_0 .var "hit_idx", 1 0;
v0x14b7ff010_0 .var/i "i", 31 0;
v0x14b7ff0c0_0 .var "miss_line", 2 0;
v0x14b7ff170_0 .net "pc_line", 2 0, L_0x14c80ce00;  1 drivers
v0x14b7ff220_0 .net "pc_word", 1 0, L_0x14c80cea0;  1 drivers
v0x14b7ff2d0_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
v0x14b7ff460 .array "tag", 3 0, 2 0;
v0x14b7ff520 .array "valid", 3 0, 0 0;
v0x14b7ff520_0 .array/port v0x14b7ff520, 0;
v0x14b7ff520_1 .array/port v0x14b7ff520, 1;
E_0x14b7fe4d0/0 .event anyedge, v0x14b7ff170_0, v0x14b7fe8c0_0, v0x14b7ff520_0, v0x14b7ff520_1;
v0x14b7ff520_2 .array/port v0x14b7ff520, 2;
v0x14b7ff520_3 .array/port v0x14b7ff520, 3;
v0x14b7ff460_0 .array/port v0x14b7ff460, 0;
v0x14b7ff460_1 .array/port v0x14b7ff460, 1;
E_0x14b7fe4d0/1 .event anyedge, v0x14b7ff520_2, v0x14b7ff520_3, v0x14b7ff460_0, v0x14b7ff460_1;
v0x14b7ff460_2 .array/port v0x14b7ff460, 2;
v0x14b7ff460_3 .array/port v0x14b7ff460, 3;
E_0x14b7fe4d0/2 .event anyedge, v0x14b7ff460_2, v0x14b7ff460_3, v0x14b7feec0_0, v0x14b7fef60_0;
v0x14b7feba0_0 .array/port v0x14b7feba0, 0;
v0x14b7feba0_1 .array/port v0x14b7feba0, 1;
v0x14b7feba0_2 .array/port v0x14b7feba0, 2;
E_0x14b7fe4d0/3 .event anyedge, v0x14b7ff220_0, v0x14b7feba0_0, v0x14b7feba0_1, v0x14b7feba0_2;
v0x14b7feba0_3 .array/port v0x14b7feba0, 3;
v0x14b7feba0_4 .array/port v0x14b7feba0, 4;
v0x14b7feba0_5 .array/port v0x14b7feba0, 5;
v0x14b7feba0_6 .array/port v0x14b7feba0, 6;
E_0x14b7fe4d0/4 .event anyedge, v0x14b7feba0_3, v0x14b7feba0_4, v0x14b7feba0_5, v0x14b7feba0_6;
v0x14b7feba0_7 .array/port v0x14b7feba0, 7;
v0x14b7feba0_8 .array/port v0x14b7feba0, 8;
v0x14b7feba0_9 .array/port v0x14b7feba0, 9;
v0x14b7feba0_10 .array/port v0x14b7feba0, 10;
E_0x14b7fe4d0/5 .event anyedge, v0x14b7feba0_7, v0x14b7feba0_8, v0x14b7feba0_9, v0x14b7feba0_10;
v0x14b7feba0_11 .array/port v0x14b7feba0, 11;
v0x14b7feba0_12 .array/port v0x14b7feba0, 12;
v0x14b7feba0_13 .array/port v0x14b7feba0, 13;
v0x14b7feba0_14 .array/port v0x14b7feba0, 14;
E_0x14b7fe4d0/6 .event anyedge, v0x14b7feba0_11, v0x14b7feba0_12, v0x14b7feba0_13, v0x14b7feba0_14;
v0x14b7feba0_15 .array/port v0x14b7feba0, 15;
E_0x14b7fe4d0/7 .event anyedge, v0x14b7feba0_15;
E_0x14b7fe4d0 .event/or E_0x14b7fe4d0/0, E_0x14b7fe4d0/1, E_0x14b7fe4d0/2, E_0x14b7fe4d0/3, E_0x14b7fe4d0/4, E_0x14b7fe4d0/5, E_0x14b7fe4d0/6, E_0x14b7fe4d0/7;
L_0x14c80ce00 .part v0x14c806790_0, 2, 3;
L_0x14c80cea0 .part v0x14c806790_0, 0, 2;
S_0x14b7ff6f0 .scope module, "u_instruct_mem" "instruct_mem" 3 81, 12 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "F_mem_req";
    .port_info 3 /INPUT 3 "F_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
P_0x14b7ff860 .param/l "LATENCY" 0 12 3, +C4<00000000000000000000000000000010>;
P_0x14b7ff8a0 .param/l "XLEN" 0 12 2, +C4<00000000000000000000000000100000>;
v0x14b7ffaa0_0 .net "F_mem_addr", 2 0, v0x14b7fe6c0_0;  alias, 1 drivers
v0x14b7ffb70_0 .var "F_mem_inst", 127 0;
v0x14b7ffc00_0 .net "F_mem_req", 0 0, v0x14b7fe820_0;  alias, 1 drivers
v0x14b7ffc90_0 .var "F_mem_valid", 0 0;
v0x14b7ffd20_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14b7ffdf0_0 .var "counter", 1 0;
v0x14b7ffe80 .array "line", 31 0, 31 0;
v0x14b7fff10_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
v0x14c804080_0 .var "saved_line", 2 0;
S_0x14c8041b0 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 421, 13 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x14b7ffdb0 .param/l "XLEN" 0 13 2, +C4<00000000000000000000000000100000>;
v0x14c804550_0 .net "MEM_data_mem", 31 0, L_0x14c816300;  alias, 1 drivers
v0x14c8045e0_0 .net "MEM_rd", 4 0, v0x14b7fcf00_0;  alias, 1 drivers
v0x14c804680_0 .net "MEM_we", 0 0, v0x14b7fd0f0_0;  alias, 1 drivers
v0x14c804710_0 .net "WB_data_mem", 31 0, v0x14c804b50_0;  alias, 1 drivers
v0x14c8047b0_0 .net "WB_rd", 4 0, v0x14c804be0_0;  alias, 1 drivers
v0x14c804880_0 .net "WB_we", 0 0, v0x14c804c80_0;  alias, 1 drivers
v0x14c804930_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14c804ac0_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
v0x14c804b50_0 .var "wb_data_mem_r", 31 0;
v0x14c804be0_0 .var "wb_rd_r", 4 0;
v0x14c804c80_0 .var "wb_we_r", 0 0;
S_0x14c804da0 .scope module, "u_memory" "memory" 3 401, 14 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MEM_ld";
    .port_info 2 /INPUT 1 "MEM_str";
    .port_info 3 /INPUT 1 "MEM_byt";
    .port_info 4 /INPUT 32 "MEM_alu_out";
    .port_info 5 /INPUT 32 "MEM_b2";
    .port_info 6 /OUTPUT 32 "MEM_data_mem";
P_0x14c804f60 .param/l "ADDR_SIZE" 0 14 1, +C4<00000000000000000000000000000101>;
P_0x14c804fa0 .param/l "REG_NUM" 0 14 1, +C4<00000000000000000000000000100000>;
P_0x14c804fe0 .param/l "XLEN" 0 14 1, +C4<00000000000000000000000000100000>;
v0x14c805270_0 .net "MEM_alu_out", 31 0, v0x14b7fcc60_0;  alias, 1 drivers
v0x14c805340_0 .net "MEM_b2", 31 0, L_0x14c8155f0;  alias, 1 drivers
v0x14c8053d0_0 .net "MEM_byt", 0 0, v0x14b7fcdc0_0;  alias, 1 drivers
v0x14c805460_0 .net "MEM_data_mem", 31 0, L_0x14c816300;  alias, 1 drivers
v0x14c8054f0_0 .net "MEM_ld", 0 0, v0x14b7fce60_0;  alias, 1 drivers
v0x14c8055c0_0 .net "MEM_str", 0 0, L_0x14c8158c0;  alias, 1 drivers
v0x14c805670_0 .net *"_ivl_11", 7 0, L_0x14c815d50;  1 drivers
v0x14c805700_0 .net *"_ivl_12", 31 0, L_0x14c815e30;  1 drivers
v0x14c805790_0 .net *"_ivl_14", 31 0, L_0x14c815fa0;  1 drivers
v0x14c8058b0_0 .net *"_ivl_16", 6 0, L_0x14c816040;  1 drivers
L_0x150088d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14c805960_0 .net *"_ivl_19", 1 0, L_0x150088d90;  1 drivers
L_0x150088d00 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c805a10_0 .net/2u *"_ivl_2", 23 0, L_0x150088d00;  1 drivers
v0x14c805ac0_0 .net *"_ivl_20", 31 0, L_0x14c8161a0;  1 drivers
v0x14c805b70_0 .net *"_ivl_4", 31 0, L_0x14c815b50;  1 drivers
v0x14c805c20_0 .net *"_ivl_6", 6 0, L_0x14c815bf0;  1 drivers
L_0x150088d48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14c805cd0_0 .net *"_ivl_9", 1 0, L_0x150088d48;  1 drivers
v0x14c805d80_0 .net "addr", 4 0, L_0x14c815a10;  1 drivers
v0x14c805f10_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14c805fa0_0 .var/i "i", 31 0;
v0x14c806030 .array "regs", 31 0, 31 0;
L_0x14c815a10 .part v0x14b7fcc60_0, 0, 5;
L_0x14c815b50 .array/port v0x14c806030, L_0x14c815bf0;
L_0x14c815bf0 .concat [ 5 2 0 0], L_0x14c815a10, L_0x150088d48;
L_0x14c815d50 .part L_0x14c815b50, 0, 8;
L_0x14c815e30 .concat [ 8 24 0 0], L_0x14c815d50, L_0x150088d00;
L_0x14c815fa0 .array/port v0x14c806030, L_0x14c816040;
L_0x14c816040 .concat [ 5 2 0 0], L_0x14c815a10, L_0x150088d90;
L_0x14c8161a0 .functor MUXZ 32, L_0x14c815fa0, L_0x14c815e30, v0x14b7fcdc0_0, C4<>;
L_0x14c816300 .functor MUXZ 32, v0x14b7fcc60_0, L_0x14c8161a0, v0x14b7fce60_0, C4<>;
S_0x14c806180 .scope module, "u_pc" "pc" 3 40, 15 4 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 5 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 5 "F_BP_target_pc";
    .port_info 6 /OUTPUT 5 "F_pc";
P_0x14c8062f0 .param/l "RESET_PC" 0 15 6, C4<00000>;
P_0x14c806330 .param/l "XLEN" 0 15 5, +C4<00000000000000000000000000000101>;
v0x14c806580_0 .net "EX_alt_pc", 4 0, L_0x14c80cd60;  1 drivers
v0x14c806640_0 .net "EX_taken", 0 0, v0x14b770870_0;  alias, 1 drivers
v0x14c8066e0_0 .net "F_BP_target_pc", 4 0, L_0x14c8151a0;  alias, 1 drivers
v0x14c806790_0 .var "F_pc", 4 0;
v0x14c806820_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14c8068f0_0 .net "rst", 0 0, v0x14c80cbd0_0;  alias, 1 drivers
v0x14c806a80_0 .net "stall_D", 0 0, L_0x14c811a50;  alias, 1 drivers
E_0x14c806520 .event posedge, v0x14b7e8eb0_0, v0x14b7d8ba0_0;
S_0x14c806b70 .scope module, "u_regfile" "regfile" 3 210, 16 1 0, S_0x14b7d3b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 5 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x14c806ce0 .param/l "ADDR_SIZE" 0 16 4, +C4<00000000000000000000000000000101>;
P_0x14c806d20 .param/l "REG_NUM" 0 16 3, +C4<00000000000000000000000000100000>;
P_0x14c806d60 .param/l "XLEN" 0 16 2, +C4<00000000000000000000000000100000>;
L_0x14c812600 .functor BUFZ 32, L_0x14c8123c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c8128f0 .functor BUFZ 32, L_0x14c812670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c813670 .functor BUFZ 32, L_0x14c812f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c813720 .functor BUFZ 32, L_0x14c813590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14c813500 .functor OR 1, L_0x14c80e340, L_0x14c80e110, C4<0>, C4<0>;
L_0x14c813a30 .functor OR 1, L_0x14c813500, L_0x14c80eab0, C4<0>, C4<0>;
L_0x14c813b60 .functor OR 1, L_0x14c813a30, L_0x14c80e9c0, C4<0>, C4<0>;
v0x14c807190_0 .net "D_a", 31 0, L_0x14c813950;  alias, 1 drivers
v0x14c807250_0 .net "D_a2", 31 0, L_0x14c813670;  alias, 1 drivers
v0x14c8072e0_0 .net "D_addi", 0 0, L_0x14c80eab0;  alias, 1 drivers
v0x14c807370_0 .net "D_b", 31 0, L_0x14c8138b0;  alias, 1 drivers
v0x14c807400_0 .net "D_b2", 31 0, L_0x14c813720;  alias, 1 drivers
v0x14c8074d0_0 .net "D_brn", 0 0, L_0x14c80e9c0;  alias, 1 drivers
v0x14c8075a0_0 .net "D_imd", 10 0, L_0x14c80d590;  alias, 1 drivers
v0x14c807630_0 .net "D_ld", 0 0, L_0x14c80e110;  alias, 1 drivers
v0x14c807700_0 .net "D_pc", 4 0, v0x14b7fdf30_0;  alias, 1 drivers
v0x14c807810_0 .net "D_ra", 4 0, L_0x14c80d230;  alias, 1 drivers
v0x14c8078a0_0 .net "D_rb", 4 0, L_0x14c80d350;  alias, 1 drivers
v0x14c807970_0 .net "D_str", 0 0, L_0x14c80e340;  alias, 1 drivers
v0x14c807a40_0 .net "EX_D_bp", 1 0, L_0x14c811dd0;  alias, 1 drivers
v0x14c807ad0_0 .net "EX_alu_out", 31 0, v0x14b73d730_0;  alias, 1 drivers
v0x14c807b60_0 .net "MEM_D_bp", 1 0, L_0x14c811f10;  alias, 1 drivers
v0x14c807bf0_0 .net "MEM_data_mem", 31 0, L_0x14c816300;  alias, 1 drivers
v0x14c807cc0_0 .net "WB_D_bp", 1 0, L_0x14c811ff0;  alias, 1 drivers
v0x14c807e50_0 .net "WB_data_mem", 31 0, v0x14c804b50_0;  alias, 1 drivers
v0x14c807ee0_0 .net "WB_rd", 4 0, v0x14c804be0_0;  alias, 1 drivers
v0x14c807f70_0 .net "WB_we", 0 0, v0x14c804c80_0;  alias, 1 drivers
L_0x150088a30 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c808040_0 .net/2u *"_ivl_0", 20 0, L_0x150088a30;  1 drivers
v0x14c8080d0_0 .net *"_ivl_10", 6 0, L_0x14c812460;  1 drivers
L_0x150088ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14c808160_0 .net *"_ivl_13", 1 0, L_0x150088ac0;  1 drivers
v0x14c808210_0 .net *"_ivl_16", 31 0, L_0x14c812670;  1 drivers
v0x14c8082c0_0 .net *"_ivl_18", 6 0, L_0x14c812710;  1 drivers
L_0x150088b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14c808370_0 .net *"_ivl_21", 1 0, L_0x150088b08;  1 drivers
v0x14c808420_0 .net *"_ivl_25", 0 0, L_0x14c812960;  1 drivers
v0x14c8084d0_0 .net *"_ivl_27", 0 0, L_0x14c812a80;  1 drivers
v0x14c808580_0 .net *"_ivl_29", 0 0, L_0x14c812bc0;  1 drivers
v0x14c808630_0 .net *"_ivl_30", 31 0, L_0x14c812d30;  1 drivers
v0x14c8086e0_0 .net *"_ivl_32", 31 0, L_0x14c812dd0;  1 drivers
v0x14c808790_0 .net *"_ivl_37", 0 0, L_0x14c813070;  1 drivers
v0x14c808840_0 .net *"_ivl_39", 0 0, L_0x14c813180;  1 drivers
L_0x150088a78 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c807d70_0 .net/2u *"_ivl_4", 26 0, L_0x150088a78;  1 drivers
v0x14c808ad0_0 .net *"_ivl_41", 0 0, L_0x14c813220;  1 drivers
v0x14c808b60_0 .net *"_ivl_42", 31 0, L_0x14c813340;  1 drivers
v0x14c808c00_0 .net *"_ivl_44", 31 0, L_0x14c813460;  1 drivers
L_0x150088b50 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c808cb0_0 .net/2u *"_ivl_52", 26 0, L_0x150088b50;  1 drivers
v0x14c808d60_0 .net *"_ivl_54", 31 0, L_0x14c8137d0;  1 drivers
v0x14c808e10_0 .net *"_ivl_59", 0 0, L_0x14c813500;  1 drivers
v0x14c808eb0_0 .net *"_ivl_61", 0 0, L_0x14c813a30;  1 drivers
v0x14c808f50_0 .net *"_ivl_63", 0 0, L_0x14c813b60;  1 drivers
L_0x150088b98 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c808ff0_0 .net/2u *"_ivl_64", 20 0, L_0x150088b98;  1 drivers
v0x14c8090a0_0 .net *"_ivl_66", 31 0, L_0x14c813c10;  1 drivers
v0x14c809150_0 .net *"_ivl_8", 31 0, L_0x14c8123c0;  1 drivers
v0x14c809200_0 .net "clk", 0 0, v0x14c80b2e0_0;  alias, 1 drivers
v0x14c809290_0 .var/i "i", 31 0;
v0x14c809340_0 .net "offset", 31 0, L_0x14c812180;  1 drivers
v0x14c8093f0_0 .net "pc_extended", 31 0, L_0x14c8122a0;  1 drivers
v0x14c8094a0_0 .net "ra_fwd", 31 0, L_0x14c812f90;  1 drivers
v0x14c809550_0 .net "ra_raw", 31 0, L_0x14c812600;  1 drivers
v0x14c809600_0 .net "rb_fwd", 31 0, L_0x14c813590;  1 drivers
v0x14c8096b0_0 .net "rb_raw", 31 0, L_0x14c8128f0;  1 drivers
v0x14c809760 .array "regs", 31 0, 31 0;
L_0x14c812180 .concat [ 11 21 0 0], L_0x14c80d590, L_0x150088a30;
L_0x14c8122a0 .concat [ 5 27 0 0], v0x14b7fdf30_0, L_0x150088a78;
L_0x14c8123c0 .array/port v0x14c809760, L_0x14c812460;
L_0x14c812460 .concat [ 5 2 0 0], L_0x14c80d230, L_0x150088ac0;
L_0x14c812670 .array/port v0x14c809760, L_0x14c812710;
L_0x14c812710 .concat [ 5 2 0 0], L_0x14c80d350, L_0x150088b08;
L_0x14c812960 .part L_0x14c811dd0, 1, 1;
L_0x14c812a80 .part L_0x14c811f10, 1, 1;
L_0x14c812bc0 .part L_0x14c811ff0, 1, 1;
L_0x14c812d30 .functor MUXZ 32, L_0x14c812600, v0x14c804b50_0, L_0x14c812bc0, C4<>;
L_0x14c812dd0 .functor MUXZ 32, L_0x14c812d30, L_0x14c816300, L_0x14c812a80, C4<>;
L_0x14c812f90 .functor MUXZ 32, L_0x14c812dd0, v0x14b73d730_0, L_0x14c812960, C4<>;
L_0x14c813070 .part L_0x14c811dd0, 0, 1;
L_0x14c813180 .part L_0x14c811f10, 0, 1;
L_0x14c813220 .part L_0x14c811ff0, 0, 1;
L_0x14c813340 .functor MUXZ 32, L_0x14c8128f0, v0x14c804b50_0, L_0x14c813220, C4<>;
L_0x14c813460 .functor MUXZ 32, L_0x14c813340, L_0x14c816300, L_0x14c813180, C4<>;
L_0x14c813590 .functor MUXZ 32, L_0x14c813460, v0x14b73d730_0, L_0x14c813070, C4<>;
L_0x14c8137d0 .concat [ 5 27 0 0], v0x14b7fdf30_0, L_0x150088b50;
L_0x14c813950 .functor MUXZ 32, L_0x14c812f90, L_0x14c8137d0, L_0x14c80e9c0, C4<>;
L_0x14c813c10 .concat [ 11 21 0 0], L_0x14c80d590, L_0x150088b98;
L_0x14c8138b0 .functor MUXZ 32, L_0x14c813590, L_0x14c813c10, L_0x14c813b60, C4<>;
S_0x14c80c8b0 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x14b7d3e50;
 .timescale -9 -12;
    .scope S_0x14c806180;
T_1 ;
    %wait E_0x14c806520;
    %load/vec4 v0x14c8068f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14c806790_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14c806640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14c806580_0;
    %assign/vec4 v0x14c806790_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x14c806a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14c806790_0;
    %assign/vec4 v0x14c806790_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x14c8066e0_0;
    %assign/vec4 v0x14c806790_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14b7fe230;
T_2 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14b7ff2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b7ff010_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x14b7ff010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14b7ff010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7ff520, 0, 4;
    %load/vec4 v0x14b7ff010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b7ff010_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14b7fee10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14b7ff0c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14b7fe820_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x14b7feec0_0;
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14b7ff170_0;
    %assign/vec4 v0x14b7ff0c0_0, 0;
T_2.4 ;
    %load/vec4 v0x14b7fe8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x14b7fee10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14b7fee10_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14b7fee10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7ff520, 0, 4;
    %load/vec4 v0x14b7ff0c0_0;
    %load/vec4 v0x14b7fee10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7ff460, 0, 4;
    %load/vec4 v0x14b7fe760_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14b7fee10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7feba0, 0, 4;
    %load/vec4 v0x14b7fe760_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x14b7fee10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7feba0, 0, 4;
    %load/vec4 v0x14b7fe760_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x14b7fee10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7feba0, 0, 4;
    %load/vec4 v0x14b7fe760_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x14b7fee10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7feba0, 0, 4;
T_2.7 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b7fe230;
T_3 ;
    %wait E_0x14b7fe4d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7feec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b7fef60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7fea80_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x14b7fe600_0, 0, 32;
    %load/vec4 v0x14b7ff170_0;
    %store/vec4 v0x14b7fe6c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7fe820_0, 0, 1;
    %load/vec4 v0x14b7fe8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b7ff010_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x14b7ff010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 4, v0x14b7ff010_0;
    %load/vec4a v0x14b7ff520, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %ix/getv/s 4, v0x14b7ff010_0;
    %load/vec4a v0x14b7ff460, 4;
    %load/vec4 v0x14b7ff170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7feec0_0, 0, 1;
    %load/vec4 v0x14b7ff010_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x14b7fef60_0, 0, 2;
T_3.4 ;
    %load/vec4 v0x14b7ff010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b7ff010_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x14b7feec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x14b7fef60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14b7ff220_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14b7feba0, 4;
    %store/vec4 v0x14b7fe600_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7fea80_0, 0, 1;
    %load/vec4 v0x14b7fe8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x14b7fe820_0, 0, 1;
    %load/vec4 v0x14b7ff170_0;
    %store/vec4 v0x14b7fe6c0_0, 0, 3;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14b7ff6f0;
T_4 ;
    %vpi_call 12 23 "$readmemh", "program.hex", v0x14b7ffe80 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x14b7ff6f0;
T_5 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14b7fff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7ffc90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14b7ffdf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7ffc90_0, 0;
    %load/vec4 v0x14b7ffc00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x14b7ffdf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14b7ffaa0_0;
    %assign/vec4 v0x14c804080_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14b7ffdf0_0, 0;
T_5.2 ;
    %load/vec4 v0x14b7ffdf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %load/vec4 v0x14b7ffdf0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x14b7ffdf0_0, 0;
    %load/vec4 v0x14b7ffdf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x14c804080_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %ix/vec4 4;
    %load/vec4a v0x14b7ffe80, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14b7ffb70_0, 4, 5;
    %load/vec4 v0x14c804080_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %pushi/vec4 1, 0, 2;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14b7ffe80, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14b7ffb70_0, 4, 5;
    %load/vec4 v0x14c804080_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %pushi/vec4 2, 0, 3;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14b7ffe80, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14b7ffb70_0, 4, 5;
    %load/vec4 v0x14c804080_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %pushi/vec4 3, 0, 3;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14b7ffe80, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14b7ffb70_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b7ffc90_0, 0;
T_5.7 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14b7fd400;
T_6 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14b7fdfe0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x14b7fda60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14b7fdf30_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x14b7fde80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7fdd70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14b7fe0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0x14b7fdc20_0;
    %assign/vec4 v0x14b7fdf30_0, 0;
    %load/vec4 v0x14b7fdb80_0;
    %assign/vec4 v0x14b7fde80_0, 0;
    %load/vec4 v0x14b7fdaf0_0;
    %assign/vec4 v0x14b7fdd70_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14b7e8080;
T_7 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14b7e8eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14b733020_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14b7e8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14b733020_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x14b733020_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x14b733020_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x14b733020_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14c806b70;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c809290_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x14c809290_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14c809290_0;
    %store/vec4a v0x14c809760, 4, 0;
    %load/vec4 v0x14c809290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c809290_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x14c806b70;
T_9 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14c807f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x14c807ee0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14c807e50_0;
    %load/vec4 v0x14c807ee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c809760, 0, 4;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c809760, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14b71a290;
T_10 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14b7f72a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.3, 8;
    %load/vec4 v0x14b7f7370_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.3;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x14b7f6730_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7f69f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7f6960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7f6be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7f6b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b7f6a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7f6e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7f6170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14b7f70b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7f6f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7f7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7f6f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7f7200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7f7020_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x14b7f56d0_0;
    %assign/vec4 v0x14b7f69f0_0, 0;
    %load/vec4 v0x14b7f5770_0;
    %assign/vec4 v0x14b7f6960_0, 0;
    %load/vec4 v0x14b7f5890_0;
    %assign/vec4 v0x14b7f6be0_0, 0;
    %load/vec4 v0x14b7f5960_0;
    %assign/vec4 v0x14b7f6b30_0, 0;
    %load/vec4 v0x14b7f5800_0;
    %assign/vec4 v0x14b7f6a80_0, 0;
    %load/vec4 v0x14b7f5a10_0;
    %assign/vec4 v0x14b7f6e70_0, 0;
    %load/vec4 v0x14b7f5620_0;
    %assign/vec4 v0x14b7f6170_0, 0;
    %load/vec4 v0x14b7f5cf0_0;
    %assign/vec4 v0x14b7f70b0_0, 0;
    %load/vec4 v0x14b7f5b50_0;
    %assign/vec4 v0x14b7f6f90_0, 0;
    %load/vec4 v0x14b7f5db0_0;
    %assign/vec4 v0x14b7f7160_0, 0;
    %load/vec4 v0x14b7f5ab0_0;
    %assign/vec4 v0x14b7f6f00_0, 0;
    %load/vec4 v0x14b7f5e40_0;
    %assign/vec4 v0x14b7f7200_0, 0;
    %load/vec4 v0x14b7f5c60_0;
    %assign/vec4 v0x14b7f7020_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14b747260;
T_11 ;
    %wait E_0x14b7e9570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b770870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b770900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b770990_0, 0, 32;
    %load/vec4 v0x14b73d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x14b73d6a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b770900_0, 0, 1;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x14b747460_0;
    %load/vec4 v0x14b73d850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x14b770900_0, 0, 1;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x14b747460_0;
    %load/vec4 v0x14b73d850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14b770900_0, 0, 1;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x14b73d850_0;
    %load/vec4 v0x14b747460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14b770900_0, 0, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %load/vec4 v0x14b770900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %add;
    %store/vec4 v0x14b770990_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x14b7473d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b770990_0, 0, 32;
T_11.8 ;
    %load/vec4 v0x14b770990_0;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %load/vec4 v0x14b71d1d0_0;
    %load/vec4 v0x14b770900_0;
    %xor;
    %store/vec4 v0x14b770870_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14b73d6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %add;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.9 ;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %add;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.10 ;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %sub;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.11 ;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %and;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.12 ;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %or;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.13 ;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %xor;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.14 ;
    %load/vec4 v0x14b7473d0_0;
    %inv;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.15 ;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.16 ;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.17 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14b73d7c0_0;
    %load/vec4 v0x14b7473d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.20 ;
    %load/vec4 v0x14b7473d0_0;
    %load/vec4 v0x14b73d7c0_0;
    %mul;
    %store/vec4 v0x14b73d730_0, 0, 32;
    %jmp T_11.22;
T_11.22 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b770870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b770900_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x14b742bc0;
T_12 ;
    %wait E_0x14b74acf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b75e100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14b75e190_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b7057c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x14b7057c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x14b75e100_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %ix/getv/s 4, v0x14b7057c0_0;
    %load/vec4a v0x14b705850, 4;
    %load/vec4 v0x14b752c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b75e100_0, 0, 1;
    %load/vec4 v0x14b7057c0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x14b75e190_0, 0, 3;
T_12.2 ;
    %load/vec4 v0x14b7057c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b7057c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14b742bc0;
T_13 ;
    %wait E_0x14b74ac60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b75dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14b75e070_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b7057c0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x14b7057c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x14b75dfe0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %ix/getv/s 4, v0x14b7057c0_0;
    %load/vec4a v0x14b705850, 4;
    %load/vec4 v0x14b729fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b75dfe0_0, 0, 1;
    %load/vec4 v0x14b7057c0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x14b75e070_0, 0, 3;
T_13.2 ;
    %load/vec4 v0x14b7057c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b7057c0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x14b742bc0;
T_14 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14b705910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b7057c0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x14b7057c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x14b7057c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b705850, 0, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x14b7057c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b71a100, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14b7057c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7059c0, 0, 4;
    %load/vec4 v0x14b7057c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b7057c0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x14b729f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x14b75dfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x14b72a040_0;
    %load/vec4 v0x14b75e070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7059c0, 0, 4;
    %jmp T_14.7;
T_14.6 ;
    %alloc S_0x14b74ad80;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x14b74ad80;
    %join;
    %free S_0x14b74ad80;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14b7fb910;
T_15 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14b7fd190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7fcc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7fd050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7fcd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7fcbc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14b7fcf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7fd0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7fce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7fcfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7fcdc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x14b7fbee0_0;
    %assign/vec4 v0x14b7fcc60_0, 0;
    %load/vec4 v0x14b7fc340_0;
    %assign/vec4 v0x14b7fd050_0, 0;
    %load/vec4 v0x14b7fbf70_0;
    %assign/vec4 v0x14b7fcd10_0, 0;
    %load/vec4 v0x14b7fbdf0_0;
    %assign/vec4 v0x14b7fcbc0_0, 0;
    %load/vec4 v0x14b7fc1e0_0;
    %assign/vec4 v0x14b7fcf00_0, 0;
    %load/vec4 v0x14b7fc410_0;
    %assign/vec4 v0x14b7fd0f0_0, 0;
    %load/vec4 v0x14b7fc0d0_0;
    %assign/vec4 v0x14b7fce60_0, 0;
    %load/vec4 v0x14b7fc2b0_0;
    %assign/vec4 v0x14b7fcfb0_0, 0;
    %load/vec4 v0x14b7fc040_0;
    %assign/vec4 v0x14b7fcdc0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14c804da0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c805fa0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x14c805fa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14c805fa0_0;
    %store/vec4a v0x14c806030, 4, 0;
    %load/vec4 v0x14c805fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c805fa0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_0x14c804da0;
T_17 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14c8055c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x14c8053d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14c805340_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14c805d80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c806030, 0, 4;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x14c805340_0;
    %load/vec4 v0x14c805d80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c806030, 0, 4;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14c8041b0;
T_18 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14c804ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14c804b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14c804be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c804c80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x14c804550_0;
    %assign/vec4 v0x14c804b50_0, 0;
    %load/vec4 v0x14c8045e0_0;
    %assign/vec4 v0x14c804be0_0, 0;
    %load/vec4 v0x14c804680_0;
    %assign/vec4 v0x14c804c80_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14b7d3e50;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c80b2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c80cbd0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x14b7d3e50;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x14c80b2e0_0;
    %inv;
    %store/vec4 v0x14c80b2e0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14b7d3e50;
T_21 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14b7d3e50 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x14b7d3e50;
T_22 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_22.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14b715830;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c80cbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c80cab0_0, 0, 32;
    %fork t_1, S_0x14c80c8b0;
    %jmp t_0;
    .scope S_0x14c80c8b0;
t_1 ;
T_22.2 ;
    %wait E_0x14b715830;
    %load/vec4 v0x14c80cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c80cab0_0, 0, 32;
    %load/vec4 v0x14c80b6d0_0;
    %store/vec4 v0x14c80ca20_0, 0, 32;
    %load/vec4 v0x14c80cab0_0;
    %cmpi/s 70, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc=%0d F_inst=0x%08h | F_BP_target_pc=%0d | EX_taken=%0b -> EX_alu_out=%0d | F_BP_taken=%0b | stall_d=%0b EX_true_taken=%0b", v0x14c80cab0_0, v0x14c80bae0_0, v0x14c80ca20_0, v0x14c80b600_0, v0x14c80b380_0, &PV<v0x14c80ac00_0, 0, 5>, v0x14c80b530_0, v0x14c80b180_0, v0x14c80b410_0 {0 0 0};
T_22.3 ;
    %load/vec4 v0x14c80ca20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.5, 4;
    %pushi/vec4 5, 0, 32;
T_22.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.8, 5;
    %jmp/1 T_22.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14b715830;
    %jmp T_22.7;
T_22.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x14c80bae0_0, v0x14c80cab0_0 {0 0 0};
    %disable S_0x14c80c8b0;
T_22.5 ;
    %load/vec4 v0x14c80cab0_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x14c80c8b0;
T_22.9 ;
    %jmp T_22.2;
    %end;
    .scope S_0x14b7d3e50;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c80cb40_0, 0, 32;
T_22.11 ;
    %load/vec4 v0x14c80cb40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x14c80cb40_0, &A<v0x14c809760, v0x14c80cb40_0 >, &A<v0x14c809760, v0x14c80cb40_0 > {0 0 0};
    %load/vec4 v0x14c80cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c80cb40_0, 0, 32;
    %jmp T_22.11;
T_22.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== INSTRUCTION MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c80cb40_0, 0, 32;
T_22.13 ;
    %load/vec4 v0x14c80cb40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.14, 5;
    %load/vec4 v0x14c80cb40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x14b7ffe80, 4;
    %load/vec4 v0x14c80cb40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14b7ffe80, 4;
    %load/vec4 v0x14c80cb40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14b7ffe80, 4;
    %load/vec4 v0x14c80cb40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14b7ffe80, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x14c80cb40_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x14c80cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c80cb40_0, 0, 32;
    %jmp T_22.13;
T_22.14 ;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "Stages/instruct_reg.v";
    "pipeline_brakes/memory.v";
    "Stages/memory.v";
    "pc.v";
    "Stages/regfile.v";
