"D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/div_clock.vhd=work"
"D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/div_clk_tb.vhd=work"
