WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2531154 heartbeat IPC: 3.951 cumulative IPC: 3.951 (Simulation time: 00 hr 02 min 22 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2531155 cumulative IPC: 3.951 (Simulation time: 00 hr 02 min 22 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2531155 cumulative IPC: 3.951 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 17091204 heartbeat IPC: 0.6868 cumulative IPC: 0.6868 (Simulation time: 00 hr 06 min 13 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 14560051 cumulative IPC: 0.6868 (Simulation time: 00 hr 06 min 13 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 14560051 cumulative IPC: 0.6868 (Simulation time: 00 hr 06 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_883B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6868 instructions: 10000002 cycles: 14560051
CPU 0 Branch Prediction Accuracy: 93.25% MPKI: 6.494 Average ROB Occupancy at Mispredict: 179.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.301
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.08
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.115

LLC TOTAL        ACCESS:     165479 HIT:      26082 MISS:     139397
LLC LOAD         ACCESS:     142057 HIT:      10689 MISS:     131368
LLC RFO          ACCESS:       8153 HIT:       1434 MISS:       6719
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      13357 HIT:      13319 MISS:         38
LLC TRANSLATION  ACCESS:       1912 HIT:        640 MISS:       1272
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 373.6 cycles
cpu0_DTLB TOTAL        ACCESS:    2057460 HIT:    2003346 MISS:      54114
cpu0_DTLB LOAD         ACCESS:    2057460 HIT:    2003346 MISS:      54114
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.08 cycles
cpu0_ITLB TOTAL        ACCESS:        821 HIT:        821 MISS:          0
cpu0_ITLB LOAD         ACCESS:        821 HIT:        821 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2519425 HIT:    1171943 MISS:    1347482
cpu0_L1D LOAD         ACCESS:    2267769 HIT:     957218 MISS:    1310551
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     245290 HIT:     212667 MISS:      32623
cpu0_L1D TRANSLATION  ACCESS:       6366 HIT:       2058 MISS:       4308
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.51 cycles
cpu0_L1I TOTAL        ACCESS:        925 HIT:        925 MISS:          0
cpu0_L1I LOAD         ACCESS:        925 HIT:        925 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     221169 HIT:      69018 MISS:     152151
cpu0_L2C LOAD         ACCESS:     190601 HIT:      48544 MISS:     142057
cpu0_L2C RFO          ACCESS:       9886 HIT:       1733 MISS:       8153
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      16430 HIT:      16401 MISS:         29
cpu0_L2C TRANSLATION  ACCESS:       4252 HIT:       2340 MISS:       1912
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 363.2 cycles
cpu0_STLB TOTAL        ACCESS:      19800 HIT:      13432 MISS:       6368
cpu0_STLB LOAD         ACCESS:      19800 HIT:      13432 MISS:       6368
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 110.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      78005
  ROW_BUFFER_MISS:      61274
 AVG DBUS CONGESTED CYCLE: 3.892
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1363
  FULL:       9460
