Source Block: hdl/library/axi_dmac/dest_fifo_inf.v@80:90@HdlIdDef
wire _fifo_ready;
assign fifo_ready = _fifo_ready | ~enabled;

wire [DATA_WIDTH-1:0]  dout_s;
wire                   valid_s;
wire                   underflow_s;
wire                   xfer_req_s;
reg en_d1;
wire data_ready;
wire data_valid;


Diff Content:
- 85 wire                   underflow_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/dest_fifo_inf.v@75:85
);

assign sync_id_ret = sync_id;
wire data_enabled;

wire _fifo_ready;
assign fifo_ready = _fifo_ready | ~enabled;

wire [DATA_WIDTH-1:0]  dout_s;
wire                   valid_s;
wire                   underflow_s;

Clone Blocks 2:
hdl/library/axi_dmac/dest_fifo_inf.v@81:91
assign fifo_ready = _fifo_ready | ~enabled;

wire [DATA_WIDTH-1:0]  dout_s;
wire                   valid_s;
wire                   underflow_s;
wire                   xfer_req_s;
reg en_d1;
wire data_ready;
wire data_valid;

always @(posedge clk)

Clone Blocks 3:
hdl/library/axi_dmac/dest_fifo_inf.v@76:86

assign sync_id_ret = sync_id;
wire data_enabled;

wire _fifo_ready;
assign fifo_ready = _fifo_ready | ~enabled;

wire [DATA_WIDTH-1:0]  dout_s;
wire                   valid_s;
wire                   underflow_s;
wire                   xfer_req_s;

Clone Blocks 4:
hdl/library/axi_dmac/dest_fifo_inf.v@79:89

wire _fifo_ready;
assign fifo_ready = _fifo_ready | ~enabled;

wire [DATA_WIDTH-1:0]  dout_s;
wire                   valid_s;
wire                   underflow_s;
wire                   xfer_req_s;
reg en_d1;
wire data_ready;
wire data_valid;

Clone Blocks 5:
hdl/library/axi_dmac/dest_fifo_inf.v@78:88
wire data_enabled;

wire _fifo_ready;
assign fifo_ready = _fifo_ready | ~enabled;

wire [DATA_WIDTH-1:0]  dout_s;
wire                   valid_s;
wire                   underflow_s;
wire                   xfer_req_s;
reg en_d1;
wire data_ready;

