Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr  7 10:55:14 2024
| Host         : LAPTOP-SC6EAKJG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_colorbar_top_control_sets_placed.rpt
| Design       : hdmi_colorbar_top
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           36 |
| No           | No                    | Yes                    |             103 |           38 |
| No           | Yes                   | No                     |              18 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              27 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------+---------------------------------------+------------------+----------------+
|       Clock Signal       |           Enable Signal           |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------+---------------------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1 |                                   | u_rgb2dvi_0/reset_syn/reset_1_i_1_n_0 |                1 |              2 |
|  clk_wiz_0/inst/clk_out1 | u_video_driver/cnt_v              | u_video_driver/reset                  |                2 |             11 |
|  clk_wiz_0/inst/clk_out1 | u_video_driver/rom_addr_reg[15]_0 | u_video_driver/reset                  |                4 |             16 |
|  clk_wiz_0/inst/clk_out1 |                                   | u_rgb2dvi_0/encoder_b/din_q_reg[7]_0  |                9 |             18 |
|  clk_wiz_0/inst/clk_out1 |                                   | u_rgb2dvi_0/reset_syn/AR[0]           |               17 |             42 |
|  clk_wiz_0/inst/clk_out1 |                                   | u_video_driver/reset                  |               20 |             59 |
|  clk_wiz_0/inst/clk_out1 |                                   |                                       |               36 |             85 |
+--------------------------+-----------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 11     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


