#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Aug 20 14:45:30 2025
# Process ID         : 208344
# Current directory  : /home/intern/FPGA_Projects/DEVS_sim_t.runs/synth_1
# Command line       : vivado -log root_coordinator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source root_coordinator.tcl
# Log file           : /home/intern/FPGA_Projects/DEVS_sim_t.runs/synth_1/root_coordinator.vds
# Journal file       : /home/intern/FPGA_Projects/DEVS_sim_t.runs/synth_1/vivado.jou
# Running On         : intern-ThinkStation-P330
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz
# CPU Frequency      : 4499.981 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 33486 MB
# Swap memory        : 8589 MB
# Total Virtual      : 42076 MB
# Available Virtual  : 33552 MB
#-----------------------------------------------------------
source root_coordinator.tcl -notrace
Command: synth_design -top root_coordinator -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 208392
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1938.090 ; gain = 429.836 ; free physical = 15641 ; free virtual = 30836
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'next_counter_time' is used before its declaration [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/simulator.v:57]
INFO: [Synth 8-6157] synthesizing module 'root_coordinator' [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/root_coordinator.v:23]
INFO: [Synth 8-6157] synthesizing module 'coordinator' [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/coordinator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coordinator' (0#1) [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/coordinator.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'current_time_in' does not match port width (8) of module 'coordinator' [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/root_coordinator.v:54]
WARNING: [Synth 8-689] width (32) of port connection 'next_time_in' does not match port width (8) of module 'coordinator' [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/root_coordinator.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'next_time_out' does not match port width (8) of module 'coordinator' [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/root_coordinator.v:59]
INFO: [Synth 8-6157] synthesizing module 'simulator' [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/simulator.v:23]
INFO: [Synth 8-226] default block is never used [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/simulator.v:70]
INFO: [Synth 8-6155] done synthesizing module 'simulator' (0#1) [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/simulator.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'current_time_in' does not match port width (8) of module 'simulator' [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/root_coordinator.v:68]
WARNING: [Synth 8-689] width (32) of port connection 'next_time_out' does not match port width (8) of module 'simulator' [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/root_coordinator.v:70]
INFO: [Synth 8-6155] done synthesizing module 'root_coordinator' (0#1) [/home/intern/FPGA_Projects/DEVS_sim_t.srcs/sources_1/new/root_coordinator.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2010.059 ; gain = 501.805 ; free physical = 15539 ; free virtual = 30739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2027.871 ; gain = 519.617 ; free physical = 15502 ; free virtual = 30732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2027.871 ; gain = 519.617 ; free physical = 15502 ; free virtual = 30732
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'coordinator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
          SEND_CONFLUENT |                          0000010 |                              110
                 SEND_AT |                          0000100 |                              001
              WAIT_DONE1 |                          0001000 |                              010
                  SEND_Q |                          0010000 |                              011
              WAIT_DONE2 |                          0100000 |                              100
                COMPLETE |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'coordinator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
          WAIT_CONFLUENT |                               01 |                               11
                 WAIT_AT |                               10 |                               01
                  WAIT_Q |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simulator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2035.879 ; gain = 527.625 ; free physical = 15486 ; free virtual = 30717
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2155.816 ; gain = 647.562 ; free physical = 15373 ; free virtual = 30558
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2155.816 ; gain = 647.562 ; free physical = 15373 ; free virtual = 30558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2155.816 ; gain = 647.562 ; free physical = 15373 ; free virtual = 30560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.629 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.629 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.629 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.629 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.629 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.629 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     3|
|4     |LUT3 |    10|
|5     |LUT4 |     8|
|6     |LUT5 |     5|
|7     |LUT6 |     8|
|8     |FDCE |    27|
|9     |FDPE |     1|
|10    |IBUF |     3|
|11    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |    69|
|2     |  AM_inst |simulator   |    30|
|3     |  CM_inst |coordinator |    26|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.629 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.629 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.637 ; gain = 809.375 ; free physical = 15289 ; free virtual = 30468
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.504 ; gain = 0.000 ; free physical = 15439 ; free virtual = 30618
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.148 ; gain = 0.000 ; free physical = 15366 ; free virtual = 30553
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a2d95241
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.184 ; gain = 961.930 ; free physical = 15365 ; free virtual = 30553
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1717.771; main = 1652.698; forked = 269.838
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3225.684; main = 2470.152; forked = 963.863
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.160 ; gain = 0.000 ; free physical = 15365 ; free virtual = 30553
INFO: [Common 17-1381] The checkpoint '/home/intern/FPGA_Projects/DEVS_sim_t.runs/synth_1/root_coordinator.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file root_coordinator_utilization_synth.rpt -pb root_coordinator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 20 14:45:47 2025...
