#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 13 21:08:31 2020
# Process ID: 12140
# Current directory: C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 368.277 ; gain = 101.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-3491] module 'design_1_gen_nand_0_0' declared at 'c:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/ip/design_1_gen_nand_0_0/synth/design_1_gen_nand_0_0.vhd:56' bound to instance 'gen_nand_0' of component 'design_1_gen_nand_0_0' [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
INFO: [Synth 8-638] synthesizing module 'design_1_gen_nand_0_0' [c:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/ip/design_1_gen_nand_0_0/synth/design_1_gen_nand_0_0.vhd:64]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gen_nand' declared at 'C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/new/gen_nand.vhd:4' bound to instance 'U0' of component 'gen_nand' [c:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/ip/design_1_gen_nand_0_0/synth/design_1_gen_nand_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'gen_nand' [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/new/gen_nand.vhd:13]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_nand' (1#1) [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/new/gen_nand.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_gen_nand_0_0' (2#1) [c:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/ip/design_1_gen_nand_0_0/synth/design_1_gen_nand_0_0.vhd:64]
WARNING: [Synth 8-3848] Net NLW_gen_nand_0_a_UNCONNECTED in module/entity design_1 does not have driver. [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 422.918 ; gain = 155.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[15] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[14] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[13] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[12] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[11] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[10] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[9] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[8] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[7] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[6] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[5] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[4] to constant 0 [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 422.918 ; gain = 155.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 422.918 ; gain = 155.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vaibh/Documents/GitHub/RC_Labs/Task_2/constr_nexys4ddr.xdc]
Finished Parsing XDC File [C:/Users/vaibh/Documents/GitHub/RC_Labs/Task_2/constr_nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vaibh/Documents/GitHub/RC_Labs/Task_2/constr_nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 764.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gen_nand_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gen_nand 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin gen_nand_0:a[4] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT6 |     3|
|3     |FDRE |    17|
|4     |IBUF |     5|
|5     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |    27|
|2     |  design_1_i   |design_1              |    20|
|3     |    gen_nand_0 |design_1_gen_nand_0_0 |    20|
|4     |      U0       |gen_nand              |    20|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 764.895 ; gain = 497.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 764.895 ; gain = 155.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 764.895 ; gain = 497.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 771.582 ; gain = 517.582
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vaibh/Documents/GitHub/RC_Labs/Module1_Task2/Module1_Task2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 771.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 21:09:09 2020...
