# vsim -modelsimini /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/modelsim/modelsim.ini -wlf /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.uart_tx_controller_tb.test_pass_0d9ea219c27f9fb2e20a39b3e944a70f54a069b4/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.uart_tx_controller_tb(rtl) -L vunit_lib -L lib -g/uart_tx_controller_tb/runner_cfg="active python runner : true,enabled_test_cases : test_pass,output path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.uart_tx_controller_tb.test_pass_0d9ea219c27f9fb2e20a39b3e944a70f54a069b4/,tb path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/,use_color : true" 
# Start time: 13:21:43 on Oct 11,2021
# ** Warning: Design size of 21691 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - hello
# ** Note: Das wird klappen
#    Time: 0 ps  Iteration: 1  Instance: /uart_tx_controller_tb
# Break in Subprogram stop at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
