$date
	Tue Aug 29 12:01:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sync_async_res_tb $end
$var wire 1 ! q $end
$var reg 1 " ares $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % sres $end
$scope module sasyncresuut $end
$var wire 1 " ares $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % sres $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
x!
$end
#10000
0!
1#
#15000
0%
1"
#20000
0#
#30000
1#
1%
0"
#40000
0#
1$
#45000
0%
1"
#50000
1#
#60000
0#
1%
0"
#70000
1#
#75000
0%
1"
#80000
0#
0$
#90000
1#
1%
0"
#100000
0#
#105000
0%
1"
#110000
1#
#120000
0#
1%
0"
1$
#130000
1#
#135000
0%
1"
#140000
0#
#150000
1#
1%
0"
#160000
0#
0$
#165000
0%
1"
#170000
1#
#180000
0#
1%
0"
#190000
1#
#195000
0%
1"
#200000
0#
1$
#210000
1#
1%
0"
#220000
0#
#225000
0%
1"
#230000
1#
#240000
0#
1%
0"
0$
