Analysis & Synthesis report for film_scanner
Sat Sep 30 10:40:08 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Sep 30 10:40:08 2017           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; film_scanner                                ;
; Top-level Entity Name              ; film_scanner                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C6        ;                    ;
; Top-level entity name                                                      ; film_scanner       ; film_scanner       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Altera ; FIFO         ; 17.0    ; N/A          ; N/A          ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst ; ft_rxfifo.v     ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |film_scanner|pll_80:pll_80_inst                   ; pll_80.v        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Sep 30 10:39:56 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/usb_fifos_avalon_mm_interface.sv
    Info (12023): Found entity 1: usb_fifos_avalon_mm_interface File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/usb_fifos_avalon_mm_interface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/usb_ft232h.sv
    Info (12023): Found entity 1: usb_ft232h File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/usb_ft232h.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/ft232h.sv
    Info (12023): Found entity 1: ft_232h File: D:/FilmScannerFPGA/ft232h.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv
    Info (12023): Found entity 1: pipeline_step File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv Line: 1
    Info (12023): Found entity 2: pipeline File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv
    Info (12023): Found entity 1: ft232h_transmitter File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv
    Info (12023): Found entity 1: ft232h_receiver File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv
    Info (12023): Found entity 1: ft232h_fifos_interface File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/control.sv
    Info (12023): Found entity 1: control File: D:/FilmScannerFPGA/control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/dac.sv
    Info (12023): Found entity 1: dac File: D:/FilmScannerFPGA/dac.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timing.sv
    Info (12023): Found entity 1: ccd_timing File: D:/FilmScannerFPGA/ccd_timing.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /filmscannerfpga/film_scanner.sv
    Info (12023): Found entity 1: film_scanner File: D:/FilmScannerFPGA/film_scanner.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_80.v
    Info (12023): Found entity 1: pll_80 File: D:/FilmScannerFPGA/quartus/pll_80.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ft_rxfifo.v
    Info (12023): Found entity 1: ft_rxfifo File: D:/FilmScannerFPGA/quartus/ft_rxfifo.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at control.sv(20): created implicit net for "data_clk" File: D:/FilmScannerFPGA/control.sv Line: 20
Info (12127): Elaborating entity "film_scanner" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at film_scanner.sv(70): object "wr_data" assigned a value but never read File: D:/FilmScannerFPGA/film_scanner.sv Line: 70
Warning (10036): Verilog HDL or VHDL warning at film_scanner.sv(71): object "wr_clk" assigned a value but never read File: D:/FilmScannerFPGA/film_scanner.sv Line: 71
Warning (10036): Verilog HDL or VHDL warning at film_scanner.sv(72): object "wr_req" assigned a value but never read File: D:/FilmScannerFPGA/film_scanner.sv Line: 72
Warning (10034): Output port "led[3..1]" at film_scanner.sv(58) has no driver File: D:/FilmScannerFPGA/film_scanner.sv Line: 58
Warning (10034): Output port "led_pwm" at film_scanner.sv(7) has no driver File: D:/FilmScannerFPGA/film_scanner.sv Line: 7
Info (12128): Elaborating entity "pll_80" for hierarchy "pll_80:pll_80_inst" File: D:/FilmScannerFPGA/film_scanner.sv Line: 94
Info (12128): Elaborating entity "altpll" for hierarchy "pll_80:pll_80_inst|altpll:altpll_component" File: D:/FilmScannerFPGA/quartus/pll_80.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll_80:pll_80_inst|altpll:altpll_component" File: D:/FilmScannerFPGA/quartus/pll_80.v Line: 95
Info (12133): Instantiated megafunction "pll_80:pll_80_inst|altpll:altpll_component" with the following parameter: File: D:/FilmScannerFPGA/quartus/pll_80.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_80"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v
    Info (12023): Found entity 1: pll_80_altpll File: D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v Line: 30
Info (12128): Elaborating entity "pll_80_altpll" for hierarchy "pll_80:pll_80_inst|altpll:altpll_component|pll_80_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ccd_timing" for hierarchy "ccd_timing:ccd0" File: D:/FilmScannerFPGA/film_scanner.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at ccd_timing.sv(139): object "start_cntr" assigned a value but never read File: D:/FilmScannerFPGA/ccd_timing.sv Line: 139
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(66): truncated value with size 32 to match size of target (1) File: D:/FilmScannerFPGA/ccd_timing.sv Line: 66
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(171): truncated value with size 32 to match size of target (1) File: D:/FilmScannerFPGA/ccd_timing.sv Line: 171
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(172): truncated value with size 32 to match size of target (1) File: D:/FilmScannerFPGA/ccd_timing.sv Line: 172
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(186): truncated value with size 32 to match size of target (1) File: D:/FilmScannerFPGA/ccd_timing.sv Line: 186
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(202): truncated value with size 32 to match size of target (14) File: D:/FilmScannerFPGA/ccd_timing.sv Line: 202
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(205): truncated value with size 32 to match size of target (8) File: D:/FilmScannerFPGA/ccd_timing.sv Line: 205
Info (12128): Elaborating entity "dac" for hierarchy "dac:dac0" File: D:/FilmScannerFPGA/film_scanner.sv Line: 136
Warning (10230): Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5) File: D:/FilmScannerFPGA/dac.sv Line: 50
Warning (10230): Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8) File: D:/FilmScannerFPGA/dac.sv Line: 89
Warning (10230): Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24) File: D:/FilmScannerFPGA/dac.sv Line: 107
Warning (10230): Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24) File: D:/FilmScannerFPGA/dac.sv Line: 108
Warning (10230): Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8) File: D:/FilmScannerFPGA/dac.sv Line: 120
Warning (10230): Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5) File: D:/FilmScannerFPGA/dac.sv Line: 133
Warning (10230): Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8) File: D:/FilmScannerFPGA/dac.sv Line: 177
Warning (10230): Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8) File: D:/FilmScannerFPGA/dac.sv Line: 188
Warning (10230): Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8) File: D:/FilmScannerFPGA/dac.sv Line: 198
Warning (10230): Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5) File: D:/FilmScannerFPGA/dac.sv Line: 211
Warning (10230): Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8) File: D:/FilmScannerFPGA/dac.sv Line: 255
Info (12128): Elaborating entity "control" for hierarchy "control:cont0" File: D:/FilmScannerFPGA/film_scanner.sv Line: 178
Warning (10036): Verilog HDL or VHDL warning at control.sv(20): object "data_clk" assigned a value but never read File: D:/FilmScannerFPGA/control.sv Line: 20
Warning (10230): Verilog HDL assignment warning at control.sv(96): truncated value with size 32 to match size of target (6) File: D:/FilmScannerFPGA/control.sv Line: 96
Info (12128): Elaborating entity "ft_232h" for hierarchy "ft_232h:ft0" File: D:/FilmScannerFPGA/film_scanner.sv Line: 210
Info (12128): Elaborating entity "ft_rxfifo" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst" File: D:/FilmScannerFPGA/ft232h.sv Line: 51
Info (12128): Elaborating entity "dcfifo" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component" File: D:/FilmScannerFPGA/quartus/ft_rxfifo.v Line: 80
Info (12130): Elaborated megafunction instantiation "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component" File: D:/FilmScannerFPGA/quartus/ft_rxfifo.v Line: 80
Info (12133): Instantiated megafunction "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/FilmScannerFPGA/quartus/ft_rxfifo.v Line: 80
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_olh1.tdf
    Info (12023): Found entity 1: dcfifo_olh1 File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_olh1" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: D:/FilmScannerFPGA/quartus/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6 File: D:/FilmScannerFPGA/quartus/db/a_graycounter_rn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|a_graycounter_rn6:rdptr_g1p" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf
    Info (12023): Found entity 1: a_graycounter_n5c File: D:/FilmScannerFPGA/quartus/db/a_graycounter_n5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_n5c" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|a_graycounter_n5c:wrptr_g1p" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4941.tdf
    Info (12023): Found entity 1: altsyncram_4941 File: D:/FilmScannerFPGA/quartus/db/altsyncram_4941.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4941" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|altsyncram_4941:fifo_ram" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf
    Info (12023): Found entity 1: dffpipe_pu8 File: D:/FilmScannerFPGA/quartus/db/dffpipe_pu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pu8" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|dffpipe_pu8:rdfull_reg" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: D:/FilmScannerFPGA/quartus/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|dffpipe_1v8:rs_brp" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_7u7 File: D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_7u7.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_7u7" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|alt_synch_pipe_7u7:rs_dgwp" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: D:/FilmScannerFPGA/quartus/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_2v8:dffpipe12" File: D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_7u7.tdf Line: 34
Info (12128): Elaborating entity "alt_synch_pipe_7u7" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|alt_synch_pipe_7u7:ws_dgrp" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: D:/FilmScannerFPGA/quartus/db/cmpr_b66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: D:/FilmScannerFPGA/quartus/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: D:/FilmScannerFPGA/quartus/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|cmpr_f66:rdfull_eq_comp" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: D:/FilmScannerFPGA/quartus/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_olh1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: D:/FilmScannerFPGA/quartus/db/dcfifo_olh1.tdf Line: 98
Info (12128): Elaborating entity "ft232h_fifos_interface" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int" File: D:/FilmScannerFPGA/ft232h.sv Line: 83
Info (12128): Elaborating entity "ft232h_receiver" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst" File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv Line: 87
Info (12128): Elaborating entity "pipeline" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst" File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv Line: 70
Info (12128): Elaborating entity "pipeline_step" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step" File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv Line: 129
Info (12128): Elaborating entity "ft232h_transmitter" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst" File: D:/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv Line: 108
Error (12006): Node instance "step0" instantiates undefined entity "stepper". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/FilmScannerFPGA/film_scanner.sv Line: 160
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 27 warnings
    Error: Peak virtual memory: 585 megabytes
    Error: Processing ended: Sat Sep 30 10:40:08 2017
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:26


