;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 8
Threads_CORE0 =2
Threads_CORE1 =2
Threads_CORE2 =2
Threads_CORE3 =2
Threads_CORE4 =2
Threads_CORE5 =2
Threads_CORE6 =2
Threads_CORE7 =2
FastForward = 20000000
ContextQuantum = 1024000
ThreadQuantum = 1024
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0
ProcessPrefetchHints = 1
PrefetchHistorySize = 20

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth_CORE0 =5
IssueWidth_CORE0 =8
DispatchWidth_CORE0 =8
CommitWidth_CORE0 =5
DecodeWidth_CORE1 =5
IssueWidth_CORE1 =8
DispatchWidth_CORE1 =8
CommitWidth_CORE1 =5
DecodeWidth_CORE2 =1
IssueWidth_CORE2 =6
DispatchWidth_CORE2 =6
CommitWidth_CORE2 =6
DecodeWidth_CORE3 =1
IssueWidth_CORE3 =6
DispatchWidth_CORE3 =6
CommitWidth_CORE3 =6
DecodeWidth_CORE4 =1
IssueWidth_CORE4 =6
DispatchWidth_CORE4 =6
CommitWidth_CORE4 =6
DecodeWidth_CORE5 =1
IssueWidth_CORE5 =6
DispatchWidth_CORE5 =6
CommitWidth_CORE5 =6
DecodeWidth_CORE6 =1
IssueWidth_CORE6 =6
DispatchWidth_CORE6 =6
CommitWidth_CORE6 =6
DecodeWidth_CORE7 =1
IssueWidth_CORE7 =6
DispatchWidth_CORE7 =6
CommitWidth_CORE7 =6
DispatchKind = TimeSlice
IssueKind = TimeSlice
CommitKind = TimeSlice
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize_CORE0 =128
RobSize_CORE0 =192
IqSize_CORE0 =40
LsqSize_CORE0 =114
RfIntSize_CORE0 =168
RfFPSize_CORE0 =168
FetchQueueSize_CORE1 =128
RobSize_CORE1 =192
IqSize_CORE1 =40
LsqSize_CORE1 =114
RfIntSize_CORE1 =168
RfFPSize_CORE1 =168
FetchQueueSize_CORE2 =64
RobSize_CORE2 =32
IqSize_CORE2 =32
LsqSize_CORE2 =26
RfIntSize_CORE2 =32
RfFPSize_CORE2 =32
FetchQueueSize_CORE3 =64
RobSize_CORE3 =32
IqSize_CORE3 =32
LsqSize_CORE3 =26
RfIntSize_CORE3 =32
RfFPSize_CORE3 =32
FetchQueueSize_CORE4 =64
RobSize_CORE4 =32
IqSize_CORE4 =32
LsqSize_CORE4 =26
RfIntSize_CORE4 =32
RfFPSize_CORE4 =32
FetchQueueSize_CORE5 =64
RobSize_CORE5 =32
IqSize_CORE5 =32
LsqSize_CORE5 =26
RfIntSize_CORE5 =32
RfFPSize_CORE5 =32
FetchQueueSize_CORE6 =64
RobSize_CORE6 =32
IqSize_CORE6 =32
LsqSize_CORE6 =26
RfIntSize_CORE6 =32
RfFPSize_CORE6 =32
FetchQueueSize_CORE7 =64
RobSize_CORE7 =32
IqSize_CORE7 =32
LsqSize_CORE7 =26
RfIntSize_CORE7 =32
RfFPSize_CORE7 =32
RobKind = Private
IqKind = Private
LsqKind = Private
RfKind = Private

[ Config.TraceCache ]
Present_CORE0 =True
Sets_CORE0 =256
Assoc_CORE0 =8
TraceSize_CORE0 =16
BranchMax_CORE0 =4
QueueSize_CORE0 =56
Present_CORE1 =True
Sets_CORE1 =256
Assoc_CORE1 =8
TraceSize_CORE1 =16
BranchMax_CORE1 =4
QueueSize_CORE1 =56
Present_CORE2 =False
Sets_CORE2 =64
Assoc_CORE2 =4
TraceSize_CORE2 =16
BranchMax_CORE2 =3
QueueSize_CORE2 =32
Present_CORE3 =False
Sets_CORE3 =64
Assoc_CORE3 =4
TraceSize_CORE3 =16
BranchMax_CORE3 =3
QueueSize_CORE3 =32
Present_CORE4 =False
Sets_CORE4 =64
Assoc_CORE4 =4
TraceSize_CORE4 =16
BranchMax_CORE4 =3
QueueSize_CORE4 =32
Present_CORE5 =False
Sets_CORE5 =64
Assoc_CORE5 =4
TraceSize_CORE5 =16
BranchMax_CORE5 =3
QueueSize_CORE5 =32
Present_CORE6 =False
Sets_CORE6 =64
Assoc_CORE6 =4
TraceSize_CORE6 =16
BranchMax_CORE6 =3
QueueSize_CORE6 =32
Present_CORE7 =False
Sets_CORE7 =64
Assoc_CORE7 =4
TraceSize_CORE7 =16
BranchMax_CORE7 =3
QueueSize_CORE7 =32

[ Config.FunctionalUnits ]
IntAdd.Count_CORE0 = 4
IntAdd.OpLat_CORE0 = 1
IntAdd.IssueLat_CORE0 = 1
IntAdd.Count_CORE1 = 4
IntAdd.OpLat_CORE1 = 1
IntAdd.IssueLat_CORE1 = 1
IntAdd.Count_CORE2 = 2
IntAdd.OpLat_CORE2 = 1
IntAdd.IssueLat_CORE2 = 1
IntAdd.Count_CORE3 = 2
IntAdd.OpLat_CORE3 = 1
IntAdd.IssueLat_CORE3 = 1
IntAdd.Count_CORE4 = 2
IntAdd.OpLat_CORE4 = 1
IntAdd.IssueLat_CORE4 = 1
IntAdd.Count_CORE5 = 2
IntAdd.OpLat_CORE5 = 1
IntAdd.IssueLat_CORE5 = 1
IntAdd.Count_CORE6 = 2
IntAdd.OpLat_CORE6 = 1
IntAdd.IssueLat_CORE6 = 1
IntAdd.Count_CORE7 = 2
IntAdd.OpLat_CORE7 = 1
IntAdd.IssueLat_CORE7 = 1
IntMult.Count_CORE0 = 4
IntMult.OpLat_CORE0 = 2
IntMult.IssueLat_CORE0 = 2
IntMult.Count_CORE1 = 4
IntMult.OpLat_CORE1 = 2
IntMult.IssueLat_CORE1 = 2
IntMult.Count_CORE2 = 2
IntMult.OpLat_CORE2 = 2
IntMult.IssueLat_CORE2 = 2
IntMult.Count_CORE3 = 2
IntMult.OpLat_CORE3 = 2
IntMult.IssueLat_CORE3 = 2
IntMult.Count_CORE4 = 2
IntMult.OpLat_CORE4 = 2
IntMult.IssueLat_CORE4 = 2
IntMult.Count_CORE5 = 2
IntMult.OpLat_CORE5 = 2
IntMult.IssueLat_CORE5 = 2
IntMult.Count_CORE6 = 2
IntMult.OpLat_CORE6 = 2
IntMult.IssueLat_CORE6 = 2
IntMult.Count_CORE7 = 2
IntMult.OpLat_CORE7 = 2
IntMult.IssueLat_CORE7 = 2
IntDiv.Count_CORE0 = 4
IntDiv.OpLat_CORE0 = 5
IntDiv.IssueLat_CORE0 = 5
IntDiv.Count_CORE1 = 4
IntDiv.OpLat_CORE1 = 5
IntDiv.IssueLat_CORE1 = 5
IntDiv.Count_CORE2 = 2
IntDiv.OpLat_CORE2 = 5
IntDiv.IssueLat_CORE2 = 5
IntDiv.Count_CORE3 = 2
IntDiv.OpLat_CORE3 = 5
IntDiv.IssueLat_CORE3 = 5
IntDiv.Count_CORE4 = 2
IntDiv.OpLat_CORE4 = 5
IntDiv.IssueLat_CORE4 = 5
IntDiv.Count_CORE5 = 2
IntDiv.OpLat_CORE5 = 5
IntDiv.IssueLat_CORE5 = 5
IntDiv.Count_CORE6 = 2
IntDiv.OpLat_CORE6 = 5
IntDiv.IssueLat_CORE6 = 5
IntDiv.Count_CORE7 = 2
IntDiv.OpLat_CORE7 = 5
IntDiv.IssueLat_CORE7 = 5
EffAddr.Count_CORE0 = 4
EffAddr.OpLat_CORE0 = 1
EffAddr.IssueLat_CORE0 = 1
EffAddr.Count_CORE1 = 4
EffAddr.OpLat_CORE1 = 1
EffAddr.IssueLat_CORE1 = 1
EffAddr.Count_CORE2 = 1
EffAddr.OpLat_CORE2 = 2
EffAddr.IssueLat_CORE2 = 2
EffAddr.Count_CORE3 = 1
EffAddr.OpLat_CORE3 = 2
EffAddr.IssueLat_CORE3 = 2
EffAddr.Count_CORE4 = 1
EffAddr.OpLat_CORE4 = 2
EffAddr.IssueLat_CORE4 = 2
EffAddr.Count_CORE5 = 1
EffAddr.OpLat_CORE5 = 2
EffAddr.IssueLat_CORE5 = 2
EffAddr.Count_CORE6 = 1
EffAddr.OpLat_CORE6 = 2
EffAddr.IssueLat_CORE6 = 2
EffAddr.Count_CORE7 = 1
EffAddr.OpLat_CORE7 = 2
EffAddr.IssueLat_CORE7 = 2
Logic.Count_CORE0 = 4
Logic.OpLat_CORE0 = 1
Logic.IssueLat_CORE0 = 1
Logic.Count_CORE1 = 4
Logic.OpLat_CORE1 = 1
Logic.IssueLat_CORE1 = 1
Logic.Count_CORE2 = 2
Logic.OpLat_CORE2 = 1
Logic.IssueLat_CORE2 = 1
Logic.Count_CORE3 = 2
Logic.OpLat_CORE3 = 1
Logic.IssueLat_CORE3 = 1
Logic.Count_CORE4 = 2
Logic.OpLat_CORE4 = 1
Logic.IssueLat_CORE4 = 1
Logic.Count_CORE5 = 2
Logic.OpLat_CORE5 = 1
Logic.IssueLat_CORE5 = 1
Logic.Count_CORE6 = 2
Logic.OpLat_CORE6 = 1
Logic.IssueLat_CORE6 = 1
Logic.Count_CORE7 = 2
Logic.OpLat_CORE7 = 1
Logic.IssueLat_CORE7 = 1
FloatSimple.Count_CORE0 = 3
FloatSimple.OpLat_CORE0 = 2
FloatSimple.IssueLat_CORE0 = 2
FloatSimple.Count_CORE1 = 3
FloatSimple.OpLat_CORE1 = 2
FloatSimple.IssueLat_CORE1 = 2
FloatSimple.Count_CORE2 = 1
FloatSimple.OpLat_CORE2 = 2
FloatSimple.IssueLat_CORE2 = 2
FloatSimple.Count_CORE3 = 1
FloatSimple.OpLat_CORE3 = 2
FloatSimple.IssueLat_CORE3 = 2
FloatSimple.Count_CORE4 = 1
FloatSimple.OpLat_CORE4 = 2
FloatSimple.IssueLat_CORE4 = 2
FloatSimple.Count_CORE5 = 1
FloatSimple.OpLat_CORE5 = 2
FloatSimple.IssueLat_CORE5 = 2
FloatSimple.Count_CORE6 = 1
FloatSimple.OpLat_CORE6 = 2
FloatSimple.IssueLat_CORE6 = 2
FloatSimple.Count_CORE7 = 1
FloatSimple.OpLat_CORE7 = 2
FloatSimple.IssueLat_CORE7 = 2
FloatAdd.Count_CORE0 = 3
FloatAdd.OpLat_CORE0 = 5
FloatAdd.IssueLat_CORE0 = 5
FloatAdd.Count_CORE1 = 3
FloatAdd.OpLat_CORE1 = 5
FloatAdd.IssueLat_CORE1 = 5
FloatAdd.Count_CORE2 = 1
FloatAdd.OpLat_CORE2 = 5
FloatAdd.IssueLat_CORE2 = 5
FloatAdd.Count_CORE3 = 1
FloatAdd.OpLat_CORE3 = 5
FloatAdd.IssueLat_CORE3 = 5
FloatAdd.Count_CORE4 = 1
FloatAdd.OpLat_CORE4 = 5
FloatAdd.IssueLat_CORE4 = 5
FloatAdd.Count_CORE5 = 1
FloatAdd.OpLat_CORE5 = 5
FloatAdd.IssueLat_CORE5 = 5
FloatAdd.Count_CORE6 = 1
FloatAdd.OpLat_CORE6 = 5
FloatAdd.IssueLat_CORE6 = 5
FloatAdd.Count_CORE7 = 1
FloatAdd.OpLat_CORE7 = 5
FloatAdd.IssueLat_CORE7 = 5
FloatComp.Count_CORE0 = 3
FloatComp.OpLat_CORE0 = 2
FloatComp.IssueLat_CORE0 = 2
FloatComp.Count_CORE1 = 3
FloatComp.OpLat_CORE1 = 2
FloatComp.IssueLat_CORE1 = 2
FloatComp.Count_CORE2 = 1
FloatComp.OpLat_CORE2 = 2
FloatComp.IssueLat_CORE2 = 2
FloatComp.Count_CORE3 = 1
FloatComp.OpLat_CORE3 = 2
FloatComp.IssueLat_CORE3 = 2
FloatComp.Count_CORE4 = 1
FloatComp.OpLat_CORE4 = 2
FloatComp.IssueLat_CORE4 = 2
FloatComp.Count_CORE5 = 1
FloatComp.OpLat_CORE5 = 2
FloatComp.IssueLat_CORE5 = 2
FloatComp.Count_CORE6 = 1
FloatComp.OpLat_CORE6 = 2
FloatComp.IssueLat_CORE6 = 2
FloatComp.Count_CORE7 = 1
FloatComp.OpLat_CORE7 = 2
FloatComp.IssueLat_CORE7 = 2
FloatMult.Count_CORE0 = 2
FloatMult.OpLat_CORE0 = 10
FloatMult.IssueLat_CORE0 = 10
FloatMult.Count_CORE1 = 2
FloatMult.OpLat_CORE1 = 10
FloatMult.IssueLat_CORE1 = 10
FloatMult.Count_CORE2 = 1
FloatMult.OpLat_CORE2 = 10
FloatMult.IssueLat_CORE2 = 10
FloatMult.Count_CORE3 = 1
FloatMult.OpLat_CORE3 = 10
FloatMult.IssueLat_CORE3 = 10
FloatMult.Count_CORE4 = 1
FloatMult.OpLat_CORE4 = 10
FloatMult.IssueLat_CORE4 = 10
FloatMult.Count_CORE5 = 1
FloatMult.OpLat_CORE5 = 10
FloatMult.IssueLat_CORE5 = 10
FloatMult.Count_CORE6 = 1
FloatMult.OpLat_CORE6 = 10
FloatMult.IssueLat_CORE6 = 10
FloatMult.Count_CORE7 = 1
FloatMult.OpLat_CORE7 = 10
FloatMult.IssueLat_CORE7 = 10
FloatDiv.Count_CORE0 = 1
FloatDiv.OpLat_CORE0 = 15
FloatDiv.IssueLat_CORE0 = 15
FloatDiv.Count_CORE1 = 1
FloatDiv.OpLat_CORE1 = 15
FloatDiv.IssueLat_CORE1 = 15
FloatDiv.Count_CORE2 = 1
FloatDiv.OpLat_CORE2 = 15
FloatDiv.IssueLat_CORE2 = 15
FloatDiv.Count_CORE3 = 1
FloatDiv.OpLat_CORE3 = 15
FloatDiv.IssueLat_CORE3 = 15
FloatDiv.Count_CORE4 = 1
FloatDiv.OpLat_CORE4 = 15
FloatDiv.IssueLat_CORE4 = 15
FloatDiv.Count_CORE5 = 1
FloatDiv.OpLat_CORE5 = 15
FloatDiv.IssueLat_CORE5 = 15
FloatDiv.Count_CORE6 = 1
FloatDiv.OpLat_CORE6 = 15
FloatDiv.IssueLat_CORE6 = 15
FloatDiv.Count_CORE7 = 1
FloatDiv.OpLat_CORE7 = 15
FloatDiv.IssueLat_CORE7 = 15
FloatComplex.Count_CORE0 = 1
FloatComplex.OpLat_CORE0 = 20
FloatComplex.IssueLat_CORE0 = 20
FloatComplex.Count_CORE1 = 1
FloatComplex.OpLat_CORE1 = 20
FloatComplex.IssueLat_CORE1 = 20
FloatComplex.Count_CORE2 = 1
FloatComplex.OpLat_CORE2 = 20
FloatComplex.IssueLat_CORE2 = 20
FloatComplex.Count_CORE3 = 1
FloatComplex.OpLat_CORE3 = 20
FloatComplex.IssueLat_CORE3 = 20
FloatComplex.Count_CORE4 = 1
FloatComplex.OpLat_CORE4 = 20
FloatComplex.IssueLat_CORE4 = 20
FloatComplex.Count_CORE5 = 1
FloatComplex.OpLat_CORE5 = 20
FloatComplex.IssueLat_CORE5 = 20
FloatComplex.Count_CORE6 = 1
FloatComplex.OpLat_CORE6 = 20
FloatComplex.IssueLat_CORE6 = 20
FloatComplex.Count_CORE7 = 1
FloatComplex.OpLat_CORE7 = 20
FloatComplex.IssueLat_CORE7 = 20
XMMIntAdd.Count_CORE0 = 2
XMMIntAdd.OpLat_CORE0 = 1
XMMIntAdd.IssueLat_CORE0 = 1
XMMIntAdd.Count_CORE1 = 2
XMMIntAdd.OpLat_CORE1 = 1
XMMIntAdd.IssueLat_CORE1 = 1
XMMIntAdd.Count_CORE2 = 1
XMMIntAdd.OpLat_CORE2 = 1
XMMIntAdd.IssueLat_CORE2 = 1
XMMIntAdd.Count_CORE3 = 1
XMMIntAdd.OpLat_CORE3 = 1
XMMIntAdd.IssueLat_CORE3 = 1
XMMIntAdd.Count_CORE4 = 1
XMMIntAdd.OpLat_CORE4 = 1
XMMIntAdd.IssueLat_CORE4 = 1
XMMIntAdd.Count_CORE5 = 1
XMMIntAdd.OpLat_CORE5 = 1
XMMIntAdd.IssueLat_CORE5 = 1
XMMIntAdd.Count_CORE6 = 1
XMMIntAdd.OpLat_CORE6 = 1
XMMIntAdd.IssueLat_CORE6 = 1
XMMIntAdd.Count_CORE7 = 1
XMMIntAdd.OpLat_CORE7 = 1
XMMIntAdd.IssueLat_CORE7 = 1
XMMIntMult.Count_CORE0 = 2
XMMIntMult.OpLat_CORE0 = 2
XMMIntMult.IssueLat_CORE0 = 2
XMMIntMult.Count_CORE1 = 2
XMMIntMult.OpLat_CORE1 = 2
XMMIntMult.IssueLat_CORE1 = 2
XMMIntMult.Count_CORE2 = 1
XMMIntMult.OpLat_CORE2 = 2
XMMIntMult.IssueLat_CORE2 = 2
XMMIntMult.Count_CORE3 = 1
XMMIntMult.OpLat_CORE3 = 2
XMMIntMult.IssueLat_CORE3 = 2
XMMIntMult.Count_CORE4 = 1
XMMIntMult.OpLat_CORE4 = 2
XMMIntMult.IssueLat_CORE4 = 2
XMMIntMult.Count_CORE5 = 1
XMMIntMult.OpLat_CORE5 = 2
XMMIntMult.IssueLat_CORE5 = 2
XMMIntMult.Count_CORE6 = 1
XMMIntMult.OpLat_CORE6 = 2
XMMIntMult.IssueLat_CORE6 = 2
XMMIntMult.Count_CORE7 = 1
XMMIntMult.OpLat_CORE7 = 2
XMMIntMult.IssueLat_CORE7 = 2
XMMIntDiv.Count_CORE0 = 2
XMMIntDiv.OpLat_CORE0 = 5
XMMIntDiv.IssueLat_CORE0 = 5
XMMIntDiv.Count_CORE1 = 2
XMMIntDiv.OpLat_CORE1 = 5
XMMIntDiv.IssueLat_CORE1 = 5
XMMIntDiv.Count_CORE2 = 1
XMMIntDiv.OpLat_CORE2 = 5
XMMIntDiv.IssueLat_CORE2 = 5
XMMIntDiv.Count_CORE3 = 1
XMMIntDiv.OpLat_CORE3 = 5
XMMIntDiv.IssueLat_CORE3 = 5
XMMIntDiv.Count_CORE4 = 1
XMMIntDiv.OpLat_CORE4 = 5
XMMIntDiv.IssueLat_CORE4 = 5
XMMIntDiv.Count_CORE5 = 1
XMMIntDiv.OpLat_CORE5 = 5
XMMIntDiv.IssueLat_CORE5 = 5
XMMIntDiv.Count_CORE6 = 1
XMMIntDiv.OpLat_CORE6 = 5
XMMIntDiv.IssueLat_CORE6 = 5
XMMIntDiv.Count_CORE7 = 1
XMMIntDiv.OpLat_CORE7 = 5
XMMIntDiv.IssueLat_CORE7 = 5
XMMLogic.Count_CORE0 = 2
XMMLogic.OpLat_CORE0 = 1
XMMLogic.IssueLat_CORE0 = 1
XMMLogic.Count_CORE1 = 2
XMMLogic.OpLat_CORE1 = 1
XMMLogic.IssueLat_CORE1 = 1
XMMLogic.Count_CORE2 = 1
XMMLogic.OpLat_CORE2 = 1
XMMLogic.IssueLat_CORE2 = 1
XMMLogic.Count_CORE3 = 1
XMMLogic.OpLat_CORE3 = 1
XMMLogic.IssueLat_CORE3 = 1
XMMLogic.Count_CORE4 = 1
XMMLogic.OpLat_CORE4 = 1
XMMLogic.IssueLat_CORE4 = 1
XMMLogic.Count_CORE5 = 1
XMMLogic.OpLat_CORE5 = 1
XMMLogic.IssueLat_CORE5 = 1
XMMLogic.Count_CORE6 = 1
XMMLogic.OpLat_CORE6 = 1
XMMLogic.IssueLat_CORE6 = 1
XMMLogic.Count_CORE7 = 1
XMMLogic.OpLat_CORE7 = 1
XMMLogic.IssueLat_CORE7 = 1
XMMFloatAdd.Count_CORE0 = 2
XMMFloatAdd.OpLat_CORE0 = 5
XMMFloatAdd.IssueLat_CORE0 = 5
XMMFloatAdd.Count_CORE1 = 2
XMMFloatAdd.OpLat_CORE1 = 5
XMMFloatAdd.IssueLat_CORE1 = 5
XMMFloatAdd.Count_CORE2 = 1
XMMFloatAdd.OpLat_CORE2 = 5
XMMFloatAdd.IssueLat_CORE2 = 5
XMMFloatAdd.Count_CORE3 = 1
XMMFloatAdd.OpLat_CORE3 = 5
XMMFloatAdd.IssueLat_CORE3 = 5
XMMFloatAdd.Count_CORE4 = 1
XMMFloatAdd.OpLat_CORE4 = 5
XMMFloatAdd.IssueLat_CORE4 = 5
XMMFloatAdd.Count_CORE5 = 1
XMMFloatAdd.OpLat_CORE5 = 5
XMMFloatAdd.IssueLat_CORE5 = 5
XMMFloatAdd.Count_CORE6 = 1
XMMFloatAdd.OpLat_CORE6 = 5
XMMFloatAdd.IssueLat_CORE6 = 5
XMMFloatAdd.Count_CORE7 = 1
XMMFloatAdd.OpLat_CORE7 = 5
XMMFloatAdd.IssueLat_CORE7 = 5
XMMFloatComp.Count_CORE0 = 2
XMMFloatComp.OpLat_CORE0 = 2
XMMFloatComp.IssueLat_CORE0 = 2
XMMFloatComp.Count_CORE1 = 2
XMMFloatComp.OpLat_CORE1 = 2
XMMFloatComp.IssueLat_CORE1 = 2
XMMFloatComp.Count_CORE2 = 1
XMMFloatComp.OpLat_CORE2 = 2
XMMFloatComp.IssueLat_CORE2 = 2
XMMFloatComp.Count_CORE3 = 1
XMMFloatComp.OpLat_CORE3 = 2
XMMFloatComp.IssueLat_CORE3 = 2
XMMFloatComp.Count_CORE4 = 1
XMMFloatComp.OpLat_CORE4 = 2
XMMFloatComp.IssueLat_CORE4 = 2
XMMFloatComp.Count_CORE5 = 1
XMMFloatComp.OpLat_CORE5 = 2
XMMFloatComp.IssueLat_CORE5 = 2
XMMFloatComp.Count_CORE6 = 1
XMMFloatComp.OpLat_CORE6 = 2
XMMFloatComp.IssueLat_CORE6 = 2
XMMFloatComp.Count_CORE7 = 1
XMMFloatComp.OpLat_CORE7 = 2
XMMFloatComp.IssueLat_CORE7 = 2
XMMFloatMult.Count_CORE0 = 2
XMMFloatMult.OpLat_CORE0 = 10
XMMFloatMult.IssueLat_CORE0 = 10
XMMFloatMult.Count_CORE1 = 2
XMMFloatMult.OpLat_CORE1 = 10
XMMFloatMult.IssueLat_CORE1 = 10
XMMFloatMult.Count_CORE2 = 1
XMMFloatMult.OpLat_CORE2 = 10
XMMFloatMult.IssueLat_CORE2 = 10
XMMFloatMult.Count_CORE3 = 1
XMMFloatMult.OpLat_CORE3 = 10
XMMFloatMult.IssueLat_CORE3 = 10
XMMFloatMult.Count_CORE4 = 1
XMMFloatMult.OpLat_CORE4 = 10
XMMFloatMult.IssueLat_CORE4 = 10
XMMFloatMult.Count_CORE5 = 1
XMMFloatMult.OpLat_CORE5 = 10
XMMFloatMult.IssueLat_CORE5 = 10
XMMFloatMult.Count_CORE6 = 1
XMMFloatMult.OpLat_CORE6 = 10
XMMFloatMult.IssueLat_CORE6 = 10
XMMFloatMult.Count_CORE7 = 1
XMMFloatMult.OpLat_CORE7 = 10
XMMFloatMult.IssueLat_CORE7 = 10
XMMFloatDiv.Count_CORE0 = 2
XMMFloatDiv.OpLat_CORE0 = 15
XMMFloatDiv.IssueLat_CORE0 = 15
XMMFloatDiv.Count_CORE1 = 2
XMMFloatDiv.OpLat_CORE1 = 15
XMMFloatDiv.IssueLat_CORE1 = 15
XMMFloatDiv.Count_CORE2 = 1
XMMFloatDiv.OpLat_CORE2 = 15
XMMFloatDiv.IssueLat_CORE2 = 15
XMMFloatDiv.Count_CORE3 = 1
XMMFloatDiv.OpLat_CORE3 = 15
XMMFloatDiv.IssueLat_CORE3 = 15
XMMFloatDiv.Count_CORE4 = 1
XMMFloatDiv.OpLat_CORE4 = 15
XMMFloatDiv.IssueLat_CORE4 = 15
XMMFloatDiv.Count_CORE5 = 1
XMMFloatDiv.OpLat_CORE5 = 15
XMMFloatDiv.IssueLat_CORE5 = 15
XMMFloatDiv.Count_CORE6 = 1
XMMFloatDiv.OpLat_CORE6 = 15
XMMFloatDiv.IssueLat_CORE6 = 15
XMMFloatDiv.Count_CORE7 = 1
XMMFloatDiv.OpLat_CORE7 = 15
XMMFloatDiv.IssueLat_CORE7 = 15
XMMFloatConv.Count_CORE0 = 2
XMMFloatConv.OpLat_CORE0 = 5
XMMFloatConv.IssueLat_CORE0 = 5
XMMFloatConv.Count_CORE1 = 2
XMMFloatConv.OpLat_CORE1 = 5
XMMFloatConv.IssueLat_CORE1 = 5
XMMFloatConv.Count_CORE2 = 1
XMMFloatConv.OpLat_CORE2 = 5
XMMFloatConv.IssueLat_CORE2 = 5
XMMFloatConv.Count_CORE3 = 1
XMMFloatConv.OpLat_CORE3 = 5
XMMFloatConv.IssueLat_CORE3 = 5
XMMFloatConv.Count_CORE4 = 1
XMMFloatConv.OpLat_CORE4 = 5
XMMFloatConv.IssueLat_CORE4 = 5
XMMFloatConv.Count_CORE5 = 1
XMMFloatConv.OpLat_CORE5 = 5
XMMFloatConv.IssueLat_CORE5 = 5
XMMFloatConv.Count_CORE6 = 1
XMMFloatConv.OpLat_CORE6 = 5
XMMFloatConv.IssueLat_CORE6 = 5
XMMFloatConv.Count_CORE7 = 1
XMMFloatConv.OpLat_CORE7 = 5
XMMFloatConv.IssueLat_CORE7 = 5
XMMFloatComplex.Count_CORE0 = 2
XMMFloatComplex.OpLat_CORE0 = 20
XMMFloatComplex.IssueLat_CORE0 = 20
XMMFloatComplex.Count_CORE1 = 2
XMMFloatComplex.OpLat_CORE1 = 20
XMMFloatComplex.IssueLat_CORE1 = 20
XMMFloatComplex.Count_CORE2 = 1
XMMFloatComplex.OpLat_CORE2 = 20
XMMFloatComplex.IssueLat_CORE2 = 20
XMMFloatComplex.Count_CORE3 = 1
XMMFloatComplex.OpLat_CORE3 = 20
XMMFloatComplex.IssueLat_CORE3 = 20
XMMFloatComplex.Count_CORE4 = 1
XMMFloatComplex.OpLat_CORE4 = 20
XMMFloatComplex.IssueLat_CORE4 = 20
XMMFloatComplex.Count_CORE5 = 1
XMMFloatComplex.OpLat_CORE5 = 20
XMMFloatComplex.IssueLat_CORE5 = 20
XMMFloatComplex.Count_CORE6 = 1
XMMFloatComplex.OpLat_CORE6 = 20
XMMFloatComplex.IssueLat_CORE6 = 20
XMMFloatComplex.Count_CORE7 = 1
XMMFloatComplex.OpLat_CORE7 = 20
XMMFloatComplex.IssueLat_CORE7 = 20

[ Config.BranchPredictor ]
Kind_CORE0 =TwoLevel
BTB.Sets_CORE0 =512
BTB.Assoc_CORE0 =8
RAS.Size_CORE0 =32
Bimod.Size_CORE0 =2048
Choice.Size_CORE0 =2048
TwoLevel.L1Size_CORE0 =2
TwoLevel.L2Size_CORE0 =2048
Kind_CORE1 =TwoLevel
BTB.Sets_CORE1 =512
BTB.Assoc_CORE1 =8
RAS.Size_CORE1 =32
Bimod.Size_CORE1 =2048
Choice.Size_CORE1 =2048
TwoLevel.L1Size_CORE1 =2
TwoLevel.L2Size_CORE1 =2048
Kind_CORE2 =TwoLevel
BTB.Sets_CORE2 =256
BTB.Assoc_CORE2 =4
RAS.Size_CORE2 =16
Bimod.Size_CORE2 =1024
Choice.Size_CORE2 =1024
TwoLevel.L1Size_CORE2 =1
TwoLevel.L2Size_CORE2 =1024
Kind_CORE3 =TwoLevel
BTB.Sets_CORE3 =256
BTB.Assoc_CORE3 =4
RAS.Size_CORE3 =16
Bimod.Size_CORE3 =1024
Choice.Size_CORE3 =1024
TwoLevel.L1Size_CORE3 =1
TwoLevel.L2Size_CORE3 =1024
Kind_CORE4 =TwoLevel
BTB.Sets_CORE4 =256
BTB.Assoc_CORE4 =4
RAS.Size_CORE4 =16
Bimod.Size_CORE4 =1024
Choice.Size_CORE4 =1024
TwoLevel.L1Size_CORE4 =1
TwoLevel.L2Size_CORE4 =1024
Kind_CORE5 =TwoLevel
BTB.Sets_CORE5 =256
BTB.Assoc_CORE5 =4
RAS.Size_CORE5 =16
Bimod.Size_CORE5 =1024
Choice.Size_CORE5 =1024
TwoLevel.L1Size_CORE5 =1
TwoLevel.L2Size_CORE5 =1024
Kind_CORE6 =TwoLevel
BTB.Sets_CORE6 =256
BTB.Assoc_CORE6 =4
RAS.Size_CORE6 =16
Bimod.Size_CORE6 =1024
Choice.Size_CORE6 =1024
TwoLevel.L1Size_CORE6 =1
TwoLevel.L2Size_CORE6 =1024
Kind_CORE7 =TwoLevel
BTB.Sets_CORE7 =256
BTB.Assoc_CORE7 =4
RAS.Size_CORE7 =16
Bimod.Size_CORE7 =1024
Choice.Size_CORE7 =1024
TwoLevel.L1Size_CORE7 =1
TwoLevel.L2Size_CORE7 =1024


;
; Simulation Statistics
;

; Global statistics
[ Global ]

Cycles = 122905
Time = 11.76
CyclesPerSecond = 10455
MemoryUsed = 277598208
MemoryUsedMax = 277598208

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 776
Dispatch.Uop.add = 9774
Dispatch.Uop.sub = 266588
Dispatch.Uop.mult = 2237
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 824482
Dispatch.Uop.and = 745
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2236
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 822080
Dispatch.Uop.store = 5378
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 21
Dispatch.Uop.ret = 33
Dispatch.Uop.jump = 1
Dispatch.Uop.branch = 266514
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 1103857
Dispatch.Logic = 2981
Dispatch.FloatingPoint = 0
Dispatch.Memory = 827458
Dispatch.Ctrl = 266569
Dispatch.WndSwitch = 54
Dispatch.Total = 2200865
Dispatch.IPC = 17.91
Dispatch.DutyCycle = 2.238

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 775
Issue.Uop.add = 9761
Issue.Uop.sub = 266544
Issue.Uop.mult = 2236
Issue.Uop.div = 0
Issue.Uop.effaddr = 824324
Issue.Uop.and = 745
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 2236
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 821964
Issue.Uop.store = 5215
Issue.Uop.prefetch = 0
Issue.Uop.call = 20
Issue.Uop.ret = 18
Issue.Uop.jump = 1
Issue.Uop.branch = 266479
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 1103640
Issue.Logic = 2981
Issue.FloatingPoint = 0
Issue.Memory = 827179
Issue.Ctrl = 266518
Issue.WndSwitch = 38
Issue.Total = 2200318
Issue.IPC = 17.9
Issue.DutyCycle = 2.238

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 745
Commit.Uop.add = 9688
Commit.Uop.sub = 266406
Commit.Uop.mult = 2236
Commit.Uop.div = 0
Commit.Uop.effaddr = 823822
Commit.Uop.and = 745
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 2236
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 821580
Commit.Uop.store = 5215
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 266408
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 1102897
Commit.Logic = 2981
Commit.FloatingPoint = 0
Commit.Memory = 826795
Commit.Ctrl = 266408
Commit.WndSwitch = 0
Commit.Total = 2199081
Commit.IPC = 17.89
Commit.DutyCycle = 3.579

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 266408
Commit.Squashed = 931
Commit.Mispred = 31
Commit.PredAcc = 0.9999


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 76501
fu.IntAdd.Denied = 76501
fu.IntAdd.WaitingTime = 9.15e-05
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 229493
fu.EffAddr.Denied = 229493
fu.EffAddr.WaitingTime = 0.0002745
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 611820
Dispatch.Stall.spec = 223
Dispatch.Stall.uop_queue = 2634
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 1857
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 366706
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 4
Dispatch.Uop.add = 16
Dispatch.Uop.sub = 76497
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 229517
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 229469
Dispatch.Uop.store = 49
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 8
Dispatch.Uop.ret = 5
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 76478
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 306034
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 229518
Dispatch.Ctrl = 76491
Dispatch.WndSwitch = 13
Dispatch.Total = 612043
Dispatch.IPC = 4.98
Dispatch.DutyCycle = 0.6225

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4
Issue.Uop.add = 13
Issue.Uop.sub = 76488
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 229493
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 229457
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 7
Issue.Uop.ret = 4
Issue.Uop.jump = 0
Issue.Uop.branch = 76471
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 305998
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 229457
Issue.Ctrl = 76482
Issue.WndSwitch = 11
Issue.Total = 611937
Issue.IPC = 4.979
Issue.DutyCycle = 0.6224

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 76435
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 229307
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 229306
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 76436
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 305742
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 229306
Commit.Ctrl = 76436
Commit.WndSwitch = 0
Commit.Total = 611484
Commit.IPC = 4.975
Commit.DutyCycle = 0.9951

; Committed branches
Commit.Branches = 76436
Commit.Squashed = 223
Commit.Mispred = 3
Commit.PredAcc = 1

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ c0t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 4
Dispatch.Uop.add = 14
Dispatch.Uop.sub = 38256
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 114792
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 114744
Dispatch.Uop.store = 49
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 8
Dispatch.Uop.ret = 4
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 38236
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 153066
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 114793
Dispatch.Ctrl = 38248
Dispatch.WndSwitch = 12
Dispatch.Total = 306107
Dispatch.IPC = 2.491
Dispatch.DutyCycle = 0.3113

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4
Issue.Uop.add = 12
Issue.Uop.sub = 38251
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 114771
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 114736
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 7
Issue.Uop.ret = 4
Issue.Uop.jump = 0
Issue.Uop.branch = 38233
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 153038
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 114736
Issue.Ctrl = 38244
Issue.WndSwitch = 11
Issue.Total = 306018
Issue.IPC = 2.49
Issue.DutyCycle = 0.3112

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 38215
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 114646
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 114645
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 38215
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 152861
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 114645
Commit.Ctrl = 38215
Commit.WndSwitch = 0
Commit.Total = 305721
Commit.IPC = 2.487
Commit.DutyCycle = 0.4975

; Committed branches
Commit.Branches = 38215
Commit.Squashed = 216
Commit.Mispred = 2
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 305721
ROB.Writes = 306107
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 191282
IQ.Writes = 191314
IQ.WakeupAccesses = 305998
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 114736
LSQ.Writes = 114793
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 344245
RF_Int.Writes = 267755
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 344357
RAT.IntWrites = 229574
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 8
BTB.Writes = 38215

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 9931
TraceCache.Hits = 7272
TraceCache.HitRatio = 0.7323
TraceCache.Fetched = 116352
TraceCache.Dispatched = 116288
TraceCache.Issued = 116288
TraceCache.Committed = 116224
TraceCache.Squashed = 0
TraceCache.TraceLength = 16.00


; Statistics for core 0 - thread 1
[ c0t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 2
Dispatch.Uop.sub = 38241
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 114725
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 114725
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 1
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 38242
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 152968
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 114725
Dispatch.Ctrl = 38243
Dispatch.WndSwitch = 1
Dispatch.Total = 305936
Dispatch.IPC = 2.489
Dispatch.DutyCycle = 0.3112

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 1
Issue.Uop.sub = 38237
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 114722
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 114721
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 38238
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 152960
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 114721
Issue.Ctrl = 38238
Issue.WndSwitch = 0
Issue.Total = 305919
Issue.IPC = 2.489
Issue.DutyCycle = 0.3111

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 38220
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 114661
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 114661
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 38221
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 152881
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 114661
Commit.Ctrl = 38221
Commit.WndSwitch = 0
Commit.Total = 305763
Commit.IPC = 2.488
Commit.DutyCycle = 0.4976

; Committed branches
Commit.Branches = 38221
Commit.Squashed = 7
Commit.Mispred = 1
Commit.PredAcc = 1

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 305763
ROB.Writes = 305936
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 191198
IQ.Writes = 191211
IQ.WakeupAccesses = 305913
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 114721
LSQ.Writes = 114725
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 344156
RF_Int.Writes = 267675
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 344177
RAT.IntWrites = 229452
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 3
BTB.Writes = 38221

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 8434
TraceCache.Hits = 7280
TraceCache.HitRatio = 0.8632
TraceCache.Fetched = 116480
TraceCache.Dispatched = 116409
TraceCache.Issued = 116397
TraceCache.Committed = 116347
TraceCache.Squashed = 0
TraceCache.TraceLength = 16.00


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 76567
fu.IntAdd.Denied = 76567
fu.IntAdd.WaitingTime = 1.306e-05
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 229678
fu.EffAddr.Denied = 229678
fu.EffAddr.WaitingTime = 6.095e-05
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 612208
Dispatch.Stall.spec = 392
Dispatch.Stall.uop_queue = 3798
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 366842
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 8
Dispatch.Uop.add = 26
Dispatch.Uop.sub = 76563
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 229726
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 229641
Dispatch.Uop.store = 89
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 13
Dispatch.Uop.ret = 8
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 76526
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 306323
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 229730
Dispatch.Ctrl = 76547
Dispatch.WndSwitch = 21
Dispatch.Total = 612600
Dispatch.IPC = 4.984
Dispatch.DutyCycle = 0.623

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 8
Issue.Uop.add = 18
Issue.Uop.sub = 76549
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 229678
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 229624
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 13
Issue.Uop.ret = 6
Issue.Uop.jump = 0
Issue.Uop.branch = 76518
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 306253
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 229624
Issue.Ctrl = 76537
Issue.WndSwitch = 19
Issue.Total = 612414
Issue.IPC = 4.983
Issue.DutyCycle = 0.6229

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 76484
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 229452
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 229452
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 76484
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 305936
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 229452
Commit.Ctrl = 76484
Commit.WndSwitch = 0
Commit.Total = 611872
Commit.IPC = 4.978
Commit.DutyCycle = 0.9957

; Committed branches
Commit.Branches = 76484
Commit.Squashed = 392
Commit.Mispred = 4
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ c1t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 4
Dispatch.Uop.add = 12
Dispatch.Uop.sub = 38275
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 114840
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 114802
Dispatch.Uop.store = 40
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5
Dispatch.Uop.ret = 4
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 38258
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 153131
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 114842
Dispatch.Ctrl = 38267
Dispatch.WndSwitch = 9
Dispatch.Total = 306240
Dispatch.IPC = 2.492
Dispatch.DutyCycle = 0.3115

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4
Issue.Uop.add = 8
Issue.Uop.sub = 38268
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 114820
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 114796
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 5
Issue.Uop.ret = 2
Issue.Uop.jump = 0
Issue.Uop.branch = 38254
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 153100
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 114796
Issue.Ctrl = 38261
Issue.WndSwitch = 7
Issue.Total = 306157
Issue.IPC = 2.491
Issue.DutyCycle = 0.3114

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 38237
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 114710
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 114710
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 38237
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 152947
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 114710
Commit.Ctrl = 38237
Commit.WndSwitch = 0
Commit.Total = 305894
Commit.IPC = 2.489
Commit.DutyCycle = 0.4978

; Committed branches
Commit.Branches = 38237
Commit.Squashed = 176
Commit.Mispred = 2
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 305894
ROB.Writes = 306240
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 191361
IQ.Writes = 191398
IQ.WakeupAccesses = 306144
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 114796
LSQ.Writes = 114842
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 344407
RF_Int.Writes = 267883
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 344511
RAT.IntWrites = 229675
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 7
BTB.Writes = 38237

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 61205
TraceCache.Hits = 0
TraceCache.HitRatio = 0
TraceCache.Fetched = 0
TraceCache.Dispatched = 0
TraceCache.Issued = 0
TraceCache.Committed = 0
TraceCache.Squashed = 0
TraceCache.TraceLength = 16.00


; Statistics for core 1 - thread 1
[ c1t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 4
Dispatch.Uop.add = 14
Dispatch.Uop.sub = 38288
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 114886
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 114839
Dispatch.Uop.store = 49
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 8
Dispatch.Uop.ret = 4
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 38268
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 153192
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 114888
Dispatch.Ctrl = 38280
Dispatch.WndSwitch = 12
Dispatch.Total = 306360
Dispatch.IPC = 2.493
Dispatch.DutyCycle = 0.3116

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4
Issue.Uop.add = 10
Issue.Uop.sub = 38281
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 114858
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 114828
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 8
Issue.Uop.ret = 4
Issue.Uop.jump = 0
Issue.Uop.branch = 38264
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 153153
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 114828
Issue.Ctrl = 38276
Issue.WndSwitch = 12
Issue.Total = 306257
Issue.IPC = 2.492
Issue.DutyCycle = 0.3115

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 38247
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 114742
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 114742
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 38247
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 152989
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 114742
Commit.Ctrl = 38247
Commit.WndSwitch = 0
Commit.Total = 305978
Commit.IPC = 2.49
Commit.DutyCycle = 0.4979

; Committed branches
Commit.Branches = 38247
Commit.Squashed = 216
Commit.Mispred = 2
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 305978
ROB.Writes = 306360
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 191429
IQ.Writes = 191472
IQ.WakeupAccesses = 306241
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 114828
LSQ.Writes = 114888
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 344515
RF_Int.Writes = 267967
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 344642
RAT.IntWrites = 229763
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 7
BTB.Writes = 38247

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 61219
TraceCache.Hits = 0
TraceCache.HitRatio = 0
TraceCache.Fetched = 0
TraceCache.Dispatched = 0
TraceCache.Issued = 0
TraceCache.Committed = 0
TraceCache.Squashed = 0
TraceCache.TraceLength = 16.00


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 20401
fu.IntAdd.Denied = 20401
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 61183
fu.EffAddr.Denied = 61183
fu.EffAddr.WaitingTime = 9.663
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 163140
Dispatch.Stall.spec = 59
Dispatch.Stall.uop_queue = 1713
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 572518
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 4
Dispatch.Uop.add = 8
Dispatch.Uop.sub = 20396
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 61198
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 61193
Dispatch.Uop.store = 4
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 4
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 20392
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 81606
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 61197
Dispatch.Ctrl = 20396
Dispatch.WndSwitch = 4
Dispatch.Total = 163199
Dispatch.IPC = 1.328
Dispatch.DutyCycle = 0.2213

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4
Issue.Uop.add = 8
Issue.Uop.sub = 20393
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 61183
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 61178
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 2
Issue.Uop.jump = 0
Issue.Uop.branch = 20388
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 81588
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 61178
Issue.Ctrl = 20390
Issue.WndSwitch = 2
Issue.Total = 163156
Issue.IPC = 1.327
Issue.DutyCycle = 0.2212

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 20388
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 61168
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 61166
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 20388
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 81556
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 61166
Commit.Ctrl = 20388
Commit.WndSwitch = 0
Commit.Total = 163110
Commit.IPC = 1.327
Commit.DutyCycle = 0.2212

; Committed branches
Commit.Branches = 20388
Commit.Squashed = 59
Commit.Mispred = 4
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ c2t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10198
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30599
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30597
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10196
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40803
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30599
Dispatch.Ctrl = 10198
Dispatch.WndSwitch = 2
Dispatch.Total = 81600
Dispatch.IPC = 0.6639
Dispatch.DutyCycle = 0.1107

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 2
Issue.Uop.add = 4
Issue.Uop.sub = 10197
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30591
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30588
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 10194
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40794
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30588
Issue.Ctrl = 10195
Issue.WndSwitch = 1
Issue.Total = 81577
Issue.IPC = 0.6637
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10194
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30584
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30583
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10194
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40778
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30583
Commit.Ctrl = 10194
Commit.WndSwitch = 0
Commit.Total = 81555
Commit.IPC = 0.6636
Commit.DutyCycle = 0.1106

; Committed branches
Commit.Branches = 10194
Commit.Squashed = 30
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81555
ROB.Writes = 81600
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50989
IQ.Writes = 51001
IQ.WakeupAccesses = 81575
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30588
LSQ.Writes = 30599
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91772
RF_Int.Writes = 71380
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91798
RAT.IntWrites = 61204
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10194


; Statistics for core 2 - thread 1
[ c2t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10198
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30599
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30596
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10196
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40803
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30598
Dispatch.Ctrl = 10198
Dispatch.WndSwitch = 2
Dispatch.Total = 81599
Dispatch.IPC = 0.6639
Dispatch.DutyCycle = 0.1107

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 2
Issue.Uop.add = 4
Issue.Uop.sub = 10196
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30592
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30590
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 10194
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40794
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30590
Issue.Ctrl = 10195
Issue.WndSwitch = 1
Issue.Total = 81579
Issue.IPC = 0.6638
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10194
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30584
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30583
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10194
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40778
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30583
Commit.Ctrl = 10194
Commit.WndSwitch = 0
Commit.Total = 81555
Commit.IPC = 0.6636
Commit.DutyCycle = 0.1106

; Committed branches
Commit.Branches = 10194
Commit.Squashed = 29
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81555
ROB.Writes = 81599
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50989
IQ.Writes = 51001
IQ.WakeupAccesses = 81577
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30590
LSQ.Writes = 30598
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91773
RF_Int.Writes = 71382
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91797
RAT.IntWrites = 61203
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10194


; Statistics for core 3
[ c3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 20391
fu.IntAdd.Denied = 20391
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 61158
fu.EffAddr.Denied = 61158
fu.EffAddr.WaitingTime = 9.663
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 163075
Dispatch.Stall.spec = 48
Dispatch.Stall.uop_queue = 2089
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 572218
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 3
Dispatch.Uop.add = 7
Dispatch.Uop.sub = 20387
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 61169
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 61166
Dispatch.Uop.store = 3
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 3
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 20385
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 81566
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 61169
Dispatch.Ctrl = 20388
Dispatch.WndSwitch = 3
Dispatch.Total = 163123
Dispatch.IPC = 1.327
Dispatch.DutyCycle = 0.2212

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 3
Issue.Uop.add = 7
Issue.Uop.sub = 20384
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 61158
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 61151
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 2
Issue.Uop.jump = 0
Issue.Uop.branch = 20382
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 81552
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 61151
Issue.Ctrl = 20384
Issue.WndSwitch = 2
Issue.Total = 163087
Issue.IPC = 1.327
Issue.DutyCycle = 0.2212

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 20381
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 61142
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 61141
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 20381
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 81523
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 61141
Commit.Ctrl = 20381
Commit.WndSwitch = 0
Commit.Total = 163045
Commit.IPC = 1.327
Commit.DutyCycle = 0.2211

; Committed branches
Commit.Branches = 20381
Commit.Squashed = 48
Commit.Mispred = 4
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ c3t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 1
Dispatch.Uop.add = 3
Dispatch.Uop.sub = 10193
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30582
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30581
Dispatch.Uop.store = 1
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 1
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10193
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40779
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30582
Dispatch.Ctrl = 10194
Dispatch.WndSwitch = 1
Dispatch.Total = 81555
Dispatch.IPC = 0.6636
Dispatch.DutyCycle = 0.1106

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 1
Issue.Uop.add = 3
Issue.Uop.sub = 10191
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30576
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30574
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 10191
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40771
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30574
Issue.Ctrl = 10192
Issue.WndSwitch = 1
Issue.Total = 81537
Issue.IPC = 0.6634
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10190
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30571
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30570
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10191
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40761
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30570
Commit.Ctrl = 10191
Commit.WndSwitch = 0
Commit.Total = 81522
Commit.IPC = 0.6633
Commit.DutyCycle = 0.1105

; Committed branches
Commit.Branches = 10191
Commit.Squashed = 18
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81522
ROB.Writes = 81555
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50963
IQ.Writes = 50973
IQ.WakeupAccesses = 81535
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30574
LSQ.Writes = 30582
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91727
RF_Int.Writes = 71343
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91748
RAT.IntWrites = 61168
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 3
BTB.Writes = 10191


; Statistics for core 3 - thread 1
[ c3t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10194
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30587
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30585
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10192
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40787
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30587
Dispatch.Ctrl = 10194
Dispatch.WndSwitch = 2
Dispatch.Total = 81568
Dispatch.IPC = 0.6637
Dispatch.DutyCycle = 0.1106

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 2
Issue.Uop.add = 4
Issue.Uop.sub = 10193
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30582
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30577
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 10191
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40781
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30577
Issue.Ctrl = 10192
Issue.WndSwitch = 1
Issue.Total = 81550
Issue.IPC = 0.6635
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10191
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30571
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30571
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10190
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40762
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30571
Commit.Ctrl = 10190
Commit.WndSwitch = 0
Commit.Total = 81523
Commit.IPC = 0.6633
Commit.DutyCycle = 0.1106

; Committed branches
Commit.Branches = 10190
Commit.Squashed = 30
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81523
ROB.Writes = 81568
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50973
IQ.Writes = 50981
IQ.WakeupAccesses = 81546
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30577
LSQ.Writes = 30587
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91741
RF_Int.Writes = 71354
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91762
RAT.IntWrites = 61180
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10190


; Statistics for core 4
[ c4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 20393
fu.IntAdd.Denied = 20393
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 61161
fu.EffAddr.Denied = 61161
fu.EffAddr.WaitingTime = 9.663
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 163085
Dispatch.Stall.spec = 54
Dispatch.Stall.uop_queue = 2143
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 572148
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 3
Dispatch.Uop.add = 8
Dispatch.Uop.sub = 20389
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 61176
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 61170
Dispatch.Uop.store = 4
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 4
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 20385
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 81576
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 61174
Dispatch.Ctrl = 20389
Dispatch.WndSwitch = 4
Dispatch.Total = 163139
Dispatch.IPC = 1.327
Dispatch.DutyCycle = 0.2212

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 3
Issue.Uop.add = 8
Issue.Uop.sub = 20385
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 61161
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 61156
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 20382
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 81557
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 61156
Issue.Ctrl = 20383
Issue.WndSwitch = 1
Issue.Total = 163096
Issue.IPC = 1.327
Issue.DutyCycle = 0.2212

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 20381
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 61147
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 61146
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 20381
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 81528
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 61146
Commit.Ctrl = 20381
Commit.WndSwitch = 0
Commit.Total = 163055
Commit.IPC = 1.327
Commit.DutyCycle = 0.2211

; Committed branches
Commit.Branches = 20381
Commit.Squashed = 54
Commit.Mispred = 4
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 4 - thread 0
[ c4t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10193
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30585
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30581
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10191
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40784
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30583
Dispatch.Ctrl = 10193
Dispatch.WndSwitch = 2
Dispatch.Total = 81560
Dispatch.IPC = 0.6636
Dispatch.DutyCycle = 0.1106

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 2
Issue.Uop.add = 4
Issue.Uop.sub = 10192
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30578
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30575
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 10190
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40776
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30575
Issue.Ctrl = 10190
Issue.WndSwitch = 0
Issue.Total = 81541
Issue.IPC = 0.6634
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10189
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30569
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30569
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10189
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40758
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30569
Commit.Ctrl = 10189
Commit.WndSwitch = 0
Commit.Total = 81516
Commit.IPC = 0.6632
Commit.DutyCycle = 0.1105

; Committed branches
Commit.Branches = 10189
Commit.Squashed = 29
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81516
ROB.Writes = 81560
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50966
IQ.Writes = 50977
IQ.WakeupAccesses = 81538
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30575
LSQ.Writes = 30583
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91731
RF_Int.Writes = 71348
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91753
RAT.IntWrites = 61174
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10189


; Statistics for core 4 - thread 1
[ c4t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 1
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10196
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30591
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30589
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10194
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40792
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30591
Dispatch.Ctrl = 10196
Dispatch.WndSwitch = 2
Dispatch.Total = 81579
Dispatch.IPC = 0.6638
Dispatch.DutyCycle = 0.1106

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 1
Issue.Uop.add = 4
Issue.Uop.sub = 10193
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30583
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30581
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 10192
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40781
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30581
Issue.Ctrl = 10193
Issue.WndSwitch = 1
Issue.Total = 81555
Issue.IPC = 0.6636
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10192
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30578
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30577
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10192
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40770
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30577
Commit.Ctrl = 10192
Commit.WndSwitch = 0
Commit.Total = 81539
Commit.IPC = 0.6634
Commit.DutyCycle = 0.1106

; Committed branches
Commit.Branches = 10192
Commit.Squashed = 25
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81539
ROB.Writes = 81579
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50974
IQ.Writes = 50988
IQ.WakeupAccesses = 81554
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30581
LSQ.Writes = 30591
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91747
RF_Int.Writes = 71361
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91775
RAT.IntWrites = 61187
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10192


; Statistics for core 5
[ c5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 20386
fu.IntAdd.Denied = 20386
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 61146
fu.EffAddr.Denied = 61146
fu.EffAddr.WaitingTime = 9.663
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 163051
Dispatch.Stall.spec = 44
Dispatch.Stall.uop_queue = 2181
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 572154
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 3
Dispatch.Uop.add = 6
Dispatch.Uop.sub = 20384
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 61160
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 61154
Dispatch.Uop.store = 3
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 3
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 20382
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 81553
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 61157
Dispatch.Ctrl = 20385
Dispatch.WndSwitch = 3
Dispatch.Total = 163095
Dispatch.IPC = 1.327
Dispatch.DutyCycle = 0.2212

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 3
Issue.Uop.add = 6
Issue.Uop.sub = 20380
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 61146
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 61141
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 2
Issue.Uop.jump = 0
Issue.Uop.branch = 20378
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 81535
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 61141
Issue.Ctrl = 20380
Issue.WndSwitch = 2
Issue.Total = 163056
Issue.IPC = 1.327
Issue.DutyCycle = 0.2211

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 20377
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 61133
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 61133
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 20378
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 81510
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 61133
Commit.Ctrl = 20378
Commit.WndSwitch = 0
Commit.Total = 163021
Commit.IPC = 1.326
Commit.DutyCycle = 0.2211

; Committed branches
Commit.Branches = 20378
Commit.Squashed = 44
Commit.Mispred = 4
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 5 - thread 0
[ c5t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10192
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30581
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30577
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10190
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40779
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30579
Dispatch.Ctrl = 10192
Dispatch.WndSwitch = 2
Dispatch.Total = 81550
Dispatch.IPC = 0.6635
Dispatch.DutyCycle = 0.1106

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 2
Issue.Uop.add = 4
Issue.Uop.sub = 10190
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30572
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30570
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 10188
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40768
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30570
Issue.Ctrl = 10189
Issue.WndSwitch = 1
Issue.Total = 81527
Issue.IPC = 0.6633
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10188
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30565
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30565
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10188
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40753
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30565
Commit.Ctrl = 10188
Commit.WndSwitch = 0
Commit.Total = 81506
Commit.IPC = 0.6632
Commit.DutyCycle = 0.1105

; Committed branches
Commit.Branches = 10188
Commit.Squashed = 29
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81506
ROB.Writes = 81550
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50957
IQ.Writes = 50971
IQ.WakeupAccesses = 81525
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30570
LSQ.Writes = 30579
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91715
RF_Int.Writes = 71336
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91742
RAT.IntWrites = 61166
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10188


; Statistics for core 5 - thread 1
[ c5t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 1
Dispatch.Uop.add = 2
Dispatch.Uop.sub = 10192
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30579
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30577
Dispatch.Uop.store = 1
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 1
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10192
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40774
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30578
Dispatch.Ctrl = 10193
Dispatch.WndSwitch = 1
Dispatch.Total = 81545
Dispatch.IPC = 0.6635
Dispatch.DutyCycle = 0.1106

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 1
Issue.Uop.add = 2
Issue.Uop.sub = 10190
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30574
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30571
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 10190
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40767
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30571
Issue.Ctrl = 10191
Issue.WndSwitch = 1
Issue.Total = 81529
Issue.IPC = 0.6633
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10189
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30568
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30568
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10190
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40757
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30568
Commit.Ctrl = 10190
Commit.WndSwitch = 0
Commit.Total = 81515
Commit.IPC = 0.6632
Commit.DutyCycle = 0.1105

; Committed branches
Commit.Branches = 10190
Commit.Squashed = 15
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81515
ROB.Writes = 81545
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50958
IQ.Writes = 50967
IQ.WakeupAccesses = 81527
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30571
LSQ.Writes = 30578
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91718
RF_Int.Writes = 71336
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91737
RAT.IntWrites = 61160
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 3
BTB.Writes = 10190


; Statistics for core 6
[ c6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 20392
fu.IntAdd.Denied = 20392
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 61158
fu.EffAddr.Denied = 61158
fu.EffAddr.WaitingTime = 9.663
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 163077
Dispatch.Stall.spec = 54
Dispatch.Stall.uop_queue = 2155
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 572144
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 3
Dispatch.Uop.add = 8
Dispatch.Uop.sub = 20389
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 61172
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 61166
Dispatch.Uop.store = 4
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 4
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 20385
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 81572
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 61170
Dispatch.Ctrl = 20389
Dispatch.WndSwitch = 4
Dispatch.Total = 163131
Dispatch.IPC = 1.327
Dispatch.DutyCycle = 0.2212

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 3
Issue.Uop.add = 8
Issue.Uop.sub = 20384
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 61158
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 61153
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 20381
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 81553
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 61153
Issue.Ctrl = 20381
Issue.WndSwitch = 0
Issue.Total = 163087
Issue.IPC = 1.327
Issue.DutyCycle = 0.2212

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 20381
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 61143
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 61142
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 20381
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 81524
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 61142
Commit.Ctrl = 20381
Commit.WndSwitch = 0
Commit.Total = 163047
Commit.IPC = 1.327
Commit.DutyCycle = 0.2211

; Committed branches
Commit.Branches = 20381
Commit.Squashed = 54
Commit.Mispred = 4
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 6 - thread 0
[ c6t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 1
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10196
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30589
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30586
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10194
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40790
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30588
Dispatch.Ctrl = 10196
Dispatch.WndSwitch = 2
Dispatch.Total = 81574
Dispatch.IPC = 0.6637
Dispatch.DutyCycle = 0.1106

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 1
Issue.Uop.add = 4
Issue.Uop.sub = 10193
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30581
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30579
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 10192
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40779
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30579
Issue.Ctrl = 10192
Issue.WndSwitch = 0
Issue.Total = 81550
Issue.IPC = 0.6635
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10192
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30575
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30575
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10192
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40767
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30575
Commit.Ctrl = 10192
Commit.WndSwitch = 0
Commit.Total = 81534
Commit.IPC = 0.6634
Commit.DutyCycle = 0.1106

; Committed branches
Commit.Branches = 10192
Commit.Squashed = 25
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81534
ROB.Writes = 81574
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50971
IQ.Writes = 50986
IQ.WakeupAccesses = 81548
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30579
LSQ.Writes = 30588
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91742
RF_Int.Writes = 71356
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91770
RAT.IntWrites = 61182
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10192


; Statistics for core 6 - thread 1
[ c6t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10193
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30583
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30580
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10191
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40782
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30582
Dispatch.Ctrl = 10193
Dispatch.WndSwitch = 2
Dispatch.Total = 81557
Dispatch.IPC = 0.6636
Dispatch.DutyCycle = 0.1106

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 2
Issue.Uop.add = 4
Issue.Uop.sub = 10191
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30577
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30574
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 10189
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40774
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30574
Issue.Ctrl = 10189
Issue.WndSwitch = 0
Issue.Total = 81537
Issue.IPC = 0.6634
Issue.DutyCycle = 0.1106

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10189
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30568
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30567
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10189
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40757
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30567
Commit.Ctrl = 10189
Commit.WndSwitch = 0
Commit.Total = 81513
Commit.IPC = 0.6632
Commit.DutyCycle = 0.1105

; Committed branches
Commit.Branches = 10189
Commit.Squashed = 29
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 81513
ROB.Writes = 81557
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50963
IQ.Writes = 50975
IQ.WakeupAccesses = 81534
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30574
LSQ.Writes = 30582
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 91726
RF_Int.Writes = 71345
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 91750
RAT.IntWrites = 61171
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10189


; Statistics for core 7
[ c7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 21274
fu.IntAdd.Denied = 21274
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 2236
fu.IntMult.Denied = 2236
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 59347
fu.EffAddr.Denied = 59347
fu.EffAddr.WaitingTime = 7.834
fu.Logic.Accesses = 2981
fu.Logic.Denied = 2981
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 160478
Dispatch.Stall.spec = 57
Dispatch.Stall.uop_queue = 1702
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 575193
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 748
Dispatch.Uop.add = 9695
Dispatch.Uop.sub = 11583
Dispatch.Uop.mult = 2237
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 59364
Dispatch.Uop.and = 745
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2236
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 57121
Dispatch.Uop.store = 5222
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 1
Dispatch.Uop.branch = 11581
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 83627
Dispatch.Logic = 2981
Dispatch.FloatingPoint = 0
Dispatch.Memory = 62343
Dispatch.Ctrl = 11584
Dispatch.WndSwitch = 2
Dispatch.Total = 160535
Dispatch.IPC = 1.306
Dispatch.DutyCycle = 0.2177

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 747
Issue.Uop.add = 9693
Issue.Uop.sub = 11581
Issue.Uop.mult = 2236
Issue.Uop.div = 0
Issue.Uop.effaddr = 59347
Issue.Uop.and = 745
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 2236
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 57104
Issue.Uop.store = 5215
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 1
Issue.Uop.branch = 11579
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 83604
Issue.Logic = 2981
Issue.FloatingPoint = 0
Issue.Memory = 62319
Issue.Ctrl = 11581
Issue.WndSwitch = 1
Issue.Total = 160485
Issue.IPC = 1.306
Issue.DutyCycle = 0.2176

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 745
Commit.Uop.add = 9688
Commit.Uop.sub = 11579
Commit.Uop.mult = 2236
Commit.Uop.div = 0
Commit.Uop.effaddr = 59330
Commit.Uop.and = 745
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 2236
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 57094
Commit.Uop.store = 5215
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 11579
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 83578
Commit.Logic = 2981
Commit.FloatingPoint = 0
Commit.Memory = 62309
Commit.Ctrl = 11579
Commit.WndSwitch = 0
Commit.Total = 160447
Commit.IPC = 1.305
Commit.DutyCycle = 0.2176

; Committed branches
Commit.Branches = 11579
Commit.Squashed = 57
Commit.Mispred = 4
Commit.PredAcc = 0.9997

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 7 - thread 0
[ c7t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 2
Dispatch.Uop.add = 4
Dispatch.Uop.sub = 10093
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 30284
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 30280
Dispatch.Uop.store = 2
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 2
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 10091
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 40383
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 30282
Dispatch.Ctrl = 10093
Dispatch.WndSwitch = 2
Dispatch.Total = 80758
Dispatch.IPC = 0.6571
Dispatch.DutyCycle = 0.1095

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 2
Issue.Uop.add = 4
Issue.Uop.sub = 10091
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 30276
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 30273
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 1
Issue.Uop.jump = 0
Issue.Uop.branch = 10089
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 40373
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 30273
Issue.Ctrl = 10090
Issue.WndSwitch = 1
Issue.Total = 80736
Issue.IPC = 0.6569
Issue.DutyCycle = 0.1095

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 10089
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 30268
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30268
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 10089
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 40357
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 30268
Commit.Ctrl = 10089
Commit.WndSwitch = 0
Commit.Total = 80714
Commit.IPC = 0.6567
Commit.DutyCycle = 0.1095

; Committed branches
Commit.Branches = 10089
Commit.Squashed = 29
Commit.Mispred = 2
Commit.PredAcc = 0.9998

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 80714
ROB.Writes = 80758
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 50463
IQ.Writes = 50476
IQ.WakeupAccesses = 80734
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 30273
LSQ.Writes = 30282
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 90825
RF_Int.Writes = 70644
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 90851
RAT.IntWrites = 60572
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 5
BTB.Writes = 10089


; Statistics for core 7 - thread 1
[ c7t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 746
Dispatch.Uop.add = 9691
Dispatch.Uop.sub = 1490
Dispatch.Uop.mult = 2237
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 29080
Dispatch.Uop.and = 745
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2236
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 26841
Dispatch.Uop.store = 5220
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 1
Dispatch.Uop.branch = 1490
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 43244
Dispatch.Logic = 2981
Dispatch.FloatingPoint = 0
Dispatch.Memory = 32061
Dispatch.Ctrl = 1491
Dispatch.WndSwitch = 0
Dispatch.Total = 79777
Dispatch.IPC = 0.6491
Dispatch.DutyCycle = 0.1082

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 745
Issue.Uop.add = 9689
Issue.Uop.sub = 1490
Issue.Uop.mult = 2236
Issue.Uop.div = 0
Issue.Uop.effaddr = 29071
Issue.Uop.and = 745
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 2236
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 26831
Issue.Uop.store = 5215
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 1
Issue.Uop.branch = 1490
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 43231
Issue.Logic = 2981
Issue.FloatingPoint = 0
Issue.Memory = 32046
Issue.Ctrl = 1491
Issue.WndSwitch = 0
Issue.Total = 79749
Issue.IPC = 0.6489
Issue.DutyCycle = 0.1081

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 745
Commit.Uop.add = 9688
Commit.Uop.sub = 1490
Commit.Uop.mult = 2236
Commit.Uop.div = 0
Commit.Uop.effaddr = 29062
Commit.Uop.and = 745
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 2236
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 26826
Commit.Uop.store = 5215
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 1490
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 43221
Commit.Logic = 2981
Commit.FloatingPoint = 0
Commit.Memory = 32041
Commit.Ctrl = 1490
Commit.WndSwitch = 0
Commit.Total = 79733
Commit.IPC = 0.6487
Commit.DutyCycle = 0.1081

; Committed branches
Commit.Branches = 1490
Commit.Squashed = 28
Commit.Mispred = 2
Commit.PredAcc = 0.9987

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 79733
ROB.Writes = 79777
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 47703
IQ.Writes = 47716
IQ.WakeupAccesses = 79745
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 32046
LSQ.Writes = 32061
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 96142
RF_Int.Writes = 73039
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 96175
RAT.IntWrites = 70831
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 1497
BTB.Writes = 1490

