{
  "module_name": "class.h",
  "hash_id": "10eedfd7007ec0dd3dadea2540ffe42f90a740d60a01cc8fa149e09c569a4016",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/include/nvif/class.h",
  "human_readable_source": " \n#ifndef __NVIF_CLASS_H__\n#define __NVIF_CLASS_H__\n\n \n#define NVIF_CLASS_CLIENT                              -0x00000000\n\n#define NVIF_CLASS_CONTROL                             -0x00000001\n\n#define NVIF_CLASS_PERFMON                             -0x00000002\n#define NVIF_CLASS_PERFDOM                             -0x00000003\n\n#define NVIF_CLASS_SW_NV04                             -0x00000004\n#define NVIF_CLASS_SW_NV10                             -0x00000005\n#define NVIF_CLASS_SW_NV50                             -0x00000006\n#define NVIF_CLASS_SW_GF100                            -0x00000007\n\n#define NVIF_CLASS_MMU                                  0x80000008\n#define NVIF_CLASS_MMU_NV04                             0x80000009\n#define NVIF_CLASS_MMU_NV50                             0x80005009\n#define NVIF_CLASS_MMU_GF100                            0x80009009\n\n#define NVIF_CLASS_MEM                                  0x8000000a\n#define NVIF_CLASS_MEM_NV04                             0x8000000b\n#define NVIF_CLASS_MEM_NV50                             0x8000500b\n#define NVIF_CLASS_MEM_GF100                            0x8000900b\n\n#define NVIF_CLASS_VMM                                  0x8000000c\n#define NVIF_CLASS_VMM_NV04                             0x8000000d\n#define NVIF_CLASS_VMM_NV50                             0x8000500d\n#define NVIF_CLASS_VMM_GF100                            0x8000900d\n#define NVIF_CLASS_VMM_GM200                            0x8000b00d\n#define NVIF_CLASS_VMM_GP100                            0x8000c00d\n\n#define NVIF_CLASS_EVENT                                0x8000000e\n\n#define NVIF_CLASS_DISP                                 0x80000010\n#define NVIF_CLASS_CONN                                 0x80000011\n#define NVIF_CLASS_OUTP                                 0x80000012\n#define NVIF_CLASS_HEAD                                 0x80000013\n#define NVIF_CLASS_DISP_CHAN                            0x80000014\n\n#define NVIF_CLASS_CHAN                                 0x80000020\n#define NVIF_CLASS_CGRP                                 0x80000021\n\n \n#define NV_NULL_CLASS                                                0x00000030\n\n#define NV_DEVICE                                       0x00000080\n\n#define NV_DMA_FROM_MEMORY                              0x00000002\n#define NV_DMA_TO_MEMORY                                0x00000003\n#define NV_DMA_IN_MEMORY                                0x0000003d\n\n#define NV50_TWOD                                                    0x0000502d\n#define FERMI_TWOD_A                                                 0x0000902d\n\n#define NV50_MEMORY_TO_MEMORY_FORMAT                                 0x00005039\n#define FERMI_MEMORY_TO_MEMORY_FORMAT_A                              0x00009039\n\n#define KEPLER_INLINE_TO_MEMORY_A                                    0x0000a040\n#define KEPLER_INLINE_TO_MEMORY_B                                    0x0000a140\n\n#define NV04_DISP                                       0x00000046\n\n#define VOLTA_USERMODE_A                                             0x0000c361\n#define TURING_USERMODE_A                                            0x0000c461\n#define AMPERE_USERMODE_A                                            0x0000c561\n\n#define MAXWELL_FAULT_BUFFER_A                          0x0000b069\n#define VOLTA_FAULT_BUFFER_A                            0x0000c369\n\n#define NV03_CHANNEL_DMA                                0x0000006b\n#define NV10_CHANNEL_DMA                                0x0000006e\n#define NV17_CHANNEL_DMA                                0x0000176e\n#define NV40_CHANNEL_DMA                                0x0000406e\n\n#define KEPLER_CHANNEL_GROUP_A                          0x0000a06c\n\n#define NV50_CHANNEL_GPFIFO                             0x0000506f\n#define G82_CHANNEL_GPFIFO                              0x0000826f\n#define FERMI_CHANNEL_GPFIFO                            0x0000906f\n#define KEPLER_CHANNEL_GPFIFO_A                         0x0000a06f\n#define KEPLER_CHANNEL_GPFIFO_B                         0x0000a16f\n#define MAXWELL_CHANNEL_GPFIFO_A                        0x0000b06f\n#define PASCAL_CHANNEL_GPFIFO_A                         0x0000c06f\n#define VOLTA_CHANNEL_GPFIFO_A                          0x0000c36f\n#define TURING_CHANNEL_GPFIFO_A                         0x0000c46f\n#define AMPERE_CHANNEL_GPFIFO_A                         0x0000c56f\n#define AMPERE_CHANNEL_GPFIFO_B                         0x0000c76f\n\n#define NV50_DISP                                       0x00005070\n#define G82_DISP                                        0x00008270\n#define GT200_DISP                                      0x00008370\n#define GT214_DISP                                      0x00008570\n#define GT206_DISP                                      0x00008870\n#define GF110_DISP                                      0x00009070\n#define GK104_DISP                                      0x00009170\n#define GK110_DISP                                      0x00009270\n#define GM107_DISP                                      0x00009470\n#define GM200_DISP                                      0x00009570\n#define GP100_DISP                                      0x00009770\n#define GP102_DISP                                      0x00009870\n#define GV100_DISP                                      0x0000c370\n#define TU102_DISP                                      0x0000c570\n#define GA102_DISP                                      0x0000c670\n\n#define GV100_DISP_CAPS                                              0x0000c373\n\n#define NV31_MPEG                                                    0x00003174\n#define G82_MPEG                                                     0x00008274\n\n#define NV74_VP2                                                     0x00007476\n\n#define NV50_DISP_CURSOR                                0x0000507a\n#define G82_DISP_CURSOR                                 0x0000827a\n#define GT214_DISP_CURSOR                               0x0000857a\n#define GF110_DISP_CURSOR                               0x0000907a\n#define GK104_DISP_CURSOR                               0x0000917a\n#define GV100_DISP_CURSOR                               0x0000c37a\n#define TU102_DISP_CURSOR                               0x0000c57a\n#define GA102_DISP_CURSOR                               0x0000c67a\n\n#define NV50_DISP_OVERLAY                               0x0000507b\n#define G82_DISP_OVERLAY                                0x0000827b\n#define GT214_DISP_OVERLAY                              0x0000857b\n#define GF110_DISP_OVERLAY                              0x0000907b\n#define GK104_DISP_OVERLAY                              0x0000917b\n\n#define GV100_DISP_WINDOW_IMM_CHANNEL_DMA               0x0000c37b\n#define TU102_DISP_WINDOW_IMM_CHANNEL_DMA               0x0000c57b\n#define GA102_DISP_WINDOW_IMM_CHANNEL_DMA               0x0000c67b\n\n#define NV50_DISP_BASE_CHANNEL_DMA                      0x0000507c\n#define G82_DISP_BASE_CHANNEL_DMA                       0x0000827c\n#define GT200_DISP_BASE_CHANNEL_DMA                     0x0000837c\n#define GT214_DISP_BASE_CHANNEL_DMA                     0x0000857c\n#define GF110_DISP_BASE_CHANNEL_DMA                     0x0000907c\n#define GK104_DISP_BASE_CHANNEL_DMA                     0x0000917c\n#define GK110_DISP_BASE_CHANNEL_DMA                     0x0000927c\n\n#define NV50_DISP_CORE_CHANNEL_DMA                      0x0000507d\n#define G82_DISP_CORE_CHANNEL_DMA                       0x0000827d\n#define GT200_DISP_CORE_CHANNEL_DMA                     0x0000837d\n#define GT214_DISP_CORE_CHANNEL_DMA                     0x0000857d\n#define GT206_DISP_CORE_CHANNEL_DMA                     0x0000887d\n#define GF110_DISP_CORE_CHANNEL_DMA                     0x0000907d\n#define GK104_DISP_CORE_CHANNEL_DMA                     0x0000917d\n#define GK110_DISP_CORE_CHANNEL_DMA                     0x0000927d\n#define GM107_DISP_CORE_CHANNEL_DMA                     0x0000947d\n#define GM200_DISP_CORE_CHANNEL_DMA                     0x0000957d\n#define GP100_DISP_CORE_CHANNEL_DMA                     0x0000977d\n#define GP102_DISP_CORE_CHANNEL_DMA                     0x0000987d\n#define GV100_DISP_CORE_CHANNEL_DMA                     0x0000c37d\n#define TU102_DISP_CORE_CHANNEL_DMA                     0x0000c57d\n#define GA102_DISP_CORE_CHANNEL_DMA                     0x0000c67d\n\n#define NV50_DISP_OVERLAY_CHANNEL_DMA                   0x0000507e\n#define G82_DISP_OVERLAY_CHANNEL_DMA                    0x0000827e\n#define GT200_DISP_OVERLAY_CHANNEL_DMA                  0x0000837e\n#define GT214_DISP_OVERLAY_CHANNEL_DMA                  0x0000857e\n#define GF110_DISP_OVERLAY_CONTROL_DMA                  0x0000907e\n#define GK104_DISP_OVERLAY_CONTROL_DMA                  0x0000917e\n\n#define GV100_DISP_WINDOW_CHANNEL_DMA                   0x0000c37e\n#define TU102_DISP_WINDOW_CHANNEL_DMA                   0x0000c57e\n#define GA102_DISP_WINDOW_CHANNEL_DMA                   0x0000c67e\n\n#define NV50_TESLA                                                   0x00005097\n#define G82_TESLA                                                    0x00008297\n#define GT200_TESLA                                                  0x00008397\n#define GT214_TESLA                                                  0x00008597\n#define GT21A_TESLA                                                  0x00008697\n\n#define FERMI_A                                         0x00009097\n#define FERMI_B                                         0x00009197\n#define FERMI_C                                         0x00009297\n\n#define KEPLER_A                                        0x0000a097\n#define KEPLER_B                                        0x0000a197\n#define KEPLER_C                                        0x0000a297\n\n#define MAXWELL_A                                       0x0000b097\n#define MAXWELL_B                                       0x0000b197\n\n#define PASCAL_A                                        0x0000c097\n#define PASCAL_B                                        0x0000c197\n\n#define VOLTA_A                                         0x0000c397\n\n#define TURING_A                                        0x0000c597\n\n#define AMPERE_B                                        0x0000c797\n\n#define NV74_BSP                                                     0x000074b0\n\n#define GT212_MSVLD                                                  0x000085b1\n#define IGT21A_MSVLD                                                 0x000086b1\n#define G98_MSVLD                                                    0x000088b1\n#define GF100_MSVLD                                                  0x000090b1\n#define GK104_MSVLD                                                  0x000095b1\n\n#define GT212_MSPDEC                                                 0x000085b2\n#define G98_MSPDEC                                                   0x000088b2\n#define GF100_MSPDEC                                                 0x000090b2\n#define GK104_MSPDEC                                                 0x000095b2\n\n#define GT212_MSPPP                                                  0x000085b3\n#define G98_MSPPP                                                    0x000088b3\n#define GF100_MSPPP                                                  0x000090b3\n\n#define G98_SEC                                                      0x000088b4\n\n#define GT212_DMA                                                    0x000085b5\n#define FERMI_DMA                                                    0x000090b5\n#define KEPLER_DMA_COPY_A                                            0x0000a0b5\n#define MAXWELL_DMA_COPY_A                                           0x0000b0b5\n#define PASCAL_DMA_COPY_A                                            0x0000c0b5\n#define PASCAL_DMA_COPY_B                                            0x0000c1b5\n#define VOLTA_DMA_COPY_A                                             0x0000c3b5\n#define TURING_DMA_COPY_A                                            0x0000c5b5\n#define AMPERE_DMA_COPY_A                                            0x0000c6b5\n#define AMPERE_DMA_COPY_B                                            0x0000c7b5\n\n#define FERMI_DECOMPRESS                                             0x000090b8\n\n#define NV50_COMPUTE                                                 0x000050c0\n#define GT214_COMPUTE                                                0x000085c0\n#define FERMI_COMPUTE_A                                              0x000090c0\n#define FERMI_COMPUTE_B                                              0x000091c0\n#define KEPLER_COMPUTE_A                                             0x0000a0c0\n#define KEPLER_COMPUTE_B                                             0x0000a1c0\n#define MAXWELL_COMPUTE_A                                            0x0000b0c0\n#define MAXWELL_COMPUTE_B                                            0x0000b1c0\n#define PASCAL_COMPUTE_A                                             0x0000c0c0\n#define PASCAL_COMPUTE_B                                             0x0000c1c0\n#define VOLTA_COMPUTE_A                                              0x0000c3c0\n#define TURING_COMPUTE_A                                             0x0000c5c0\n#define AMPERE_COMPUTE_B                                             0x0000c7c0\n\n#define NV74_CIPHER                                                  0x000074c1\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}