{"vcs1":{"timestamp_begin":1731844290.547624104, "rt":1.42, "ut":0.33, "st":0.23}}
{"vcselab":{"timestamp_begin":1731844292.046691898, "rt":1.49, "ut":0.23, "st":0.18}}
{"link":{"timestamp_begin":1731844293.616791550, "rt":0.37, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731844289.922702041}
{"VCS_COMP_START_TIME": 1731844289.922702041}
{"VCS_COMP_END_TIME": 1731844296.188955948}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 223436}}
