WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251636 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251636 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 6167902 heartbeat IPC: 1.621 cumulative IPC: 1.017 (Simulation time: 00 hr 02 min 33 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 4916268 cumulative IPC: 1.017 (Simulation time: 00 hr 02 min 33 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 4916268 cumulative IPC: 1.017 (Simulation time: 00 hr 02 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_734B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.017 instructions: 5000003 cycles: 4916268
CPU 0 Branch Prediction Accuracy: 98.61% MPKI: 0.0218 Average ROB Occupancy at Mispredict: 250.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0212
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      43704 HIT:       6803 MISS:      36901
LLC LOAD         ACCESS:      26982 HIT:          5 MISS:      26977
LLC RFO          ACCESS:       8210 HIT:          0 MISS:       8210
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6798 HIT:       6775 MISS:         23
LLC TRANSLATION  ACCESS:       1714 HIT:         23 MISS:       1691
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 622.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1172791 HIT:    1082278 MISS:      90513
cpu0_DTLB LOAD         ACCESS:    1172791 HIT:    1082278 MISS:      90513
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.98 cycles
cpu0_ITLB TOTAL        ACCESS:     741148 HIT:     741145 MISS:          3
cpu0_ITLB LOAD         ACCESS:     741148 HIT:     741145 MISS:          3
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 303.3 cycles
cpu0_L1D TOTAL        ACCESS:    1829679 HIT:    1712674 MISS:     117005
cpu0_L1D LOAD         ACCESS:    1230465 HIT:    1169792 MISS:      60673
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     553325 HIT:     520953 MISS:      32372
cpu0_L1D TRANSLATION  ACCESS:      45889 HIT:      21929 MISS:      23960
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 192.8 cycles
cpu0_L1I TOTAL        ACCESS:     965860 HIT:     965798 MISS:         62
cpu0_L1I LOAD         ACCESS:     965860 HIT:     965798 MISS:         62
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 296.7 cycles
cpu0_L2C TOTAL        ACCESS:      97620 HIT:      60665 MISS:      36955
cpu0_L2C LOAD         ACCESS:      53394 HIT:      26412 MISS:      26982
cpu0_L2C RFO          ACCESS:      10072 HIT:       1858 MISS:       8214
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      10212 HIT:      10167 MISS:         45
cpu0_L2C TRANSLATION  ACCESS:      23942 HIT:      22228 MISS:       1714
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 642.4 cycles
cpu0_STLB TOTAL        ACCESS:      65328 HIT:      40874 MISS:      24454
cpu0_STLB LOAD         ACCESS:      65328 HIT:      40874 MISS:      24454
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 89.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6346
  ROW_BUFFER_MISS:      30526
 AVG DBUS CONGESTED CYCLE: 3.892
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1232
  FULL:       3566
