###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Apr 12 18:26:53 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Setup Check with Pin sb_wide/out_3_4_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[5]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.244
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[5] ^ |              | 0.108 |       |   0.060 |    0.059 | 
     | sb_wide                    | in_2_4[5] ^         | sb_unq1      |       |       |   0.084 |    0.083 | 
     | sb_wide/U121               |                     | AOI22D0BWP40 | 0.109 | 0.024 |   0.084 |    0.083 | 
     | sb_wide/U121               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.091 | 0.067 |   0.151 |    0.150 | 
     | sb_wide/U123               |                     | ND2D1BWP40   | 0.091 | 0.000 |   0.151 |    0.150 | 
     | sb_wide/U123               | A1 v -> ZN ^        | ND2D1BWP40   | 0.103 | 0.093 |   0.244 |    0.242 | 
     | sb_wide/out_3_4_id1_reg_5_ |                     | DFQD2BWP40   | 0.103 | 0.000 |   0.244 |    0.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.137 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.136 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.095 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.083 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.029 | 
     | sb_wide/out_3_4_id1_reg_5_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.030 |   -0.028 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin sb_wide/out_1_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[3]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.245
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[3] ^ |              | 0.106 |       |   0.059 |    0.058 | 
     | sb_wide                    | in_2_4[3] ^         | sb_unq1      |       |       |   0.095 |    0.094 | 
     | sb_wide/U1232              |                     | AOI22D0BWP40 | 0.108 | 0.036 |   0.095 |    0.094 | 
     | sb_wide/U1232              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.078 | 0.069 |   0.164 |    0.162 | 
     | sb_wide/U1233              |                     | ND2D0BWP40   | 0.078 | 0.000 |   0.164 |    0.162 | 
     | sb_wide/U1233              | A2 v -> ZN ^        | ND2D0BWP40   | 0.102 | 0.081 |   0.245 |    0.244 | 
     | sb_wide/out_1_4_id1_reg_3_ |                     | DFQD2BWP40   | 0.102 | 0.000 |   0.245 |    0.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.138 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.136 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.095 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.083 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.028 | 
     | sb_wide/out_1_4_id1_reg_3_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.028 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_9_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_9_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[9]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.245
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.061
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[9] ^ |              | 0.111 |       |   0.061 |    0.061 | 
     | sb_wide                    | in_2_4[9] ^         | sb_unq1      |       |       |   0.097 |    0.097 | 
     | sb_wide/U169               |                     | AOI22D0BWP40 | 0.112 | 0.036 |   0.097 |    0.097 | 
     | sb_wide/U169               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.092 | 0.069 |   0.166 |    0.166 | 
     | sb_wide/U171               |                     | ND2D0BWP40   | 0.092 | 0.000 |   0.166 |    0.166 | 
     | sb_wide/U171               | A1 v -> ZN ^        | ND2D0BWP40   | 0.088 | 0.080 |   0.245 |    0.245 | 
     | sb_wide/out_3_4_id1_reg_9_ |                     | DFQD2BWP40   | 0.088 | 0.000 |   0.245 |    0.246 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.137 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.097 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.084 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.030 | 
     | sb_wide/out_3_4_id1_reg_9_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.030 |   -0.030 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin sb_wide/out_1_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_12_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[12]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.244
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[12] ^ |              | 0.108 |       |   0.060 |    0.060 | 
     | sb_wide                     | in_2_4[12] ^         | sb_unq1      |       |       |   0.088 |    0.088 | 
     | sb_wide/U1408               |                      | AOI22D0BWP40 | 0.110 | 0.029 |   0.088 |    0.088 | 
     | sb_wide/U1408               | B2 ^ -> ZN v         | AOI22D0BWP40 | 0.089 | 0.069 |   0.157 |    0.158 | 
     | sb_wide/U1409               |                      | ND2D0BWP40   | 0.089 | 0.000 |   0.158 |    0.158 | 
     | sb_wide/U1409               | A2 v -> ZN ^         | ND2D0BWP40   | 0.100 | 0.086 |   0.244 |    0.244 | 
     | sb_wide/out_1_4_id1_reg_12_ |                      | DFQD2BWP40   | 0.100 | 0.000 |   0.244 |    0.244 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.137 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.097 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.084 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.029 | 
     | sb_wide/out_1_4_id1_reg_12_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.029 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin sb_wide/out_1_3_id1_reg_4_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_4_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[4]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.041
- Setup                         0.037
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.237
- Arrival Time                  0.235
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.062
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[4] ^ |              | 0.108 |       |   0.062 |    0.063 | 
     | sb_wide                    | in_2_3[4] ^         | sb_unq1      |       |       |   0.074 |    0.076 | 
     | sb_wide/U1236              |                     | AOI22D0BWP40 | 0.109 | 0.012 |   0.074 |    0.076 | 
     | sb_wide/U1236              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.090 | 0.082 |   0.156 |    0.157 | 
     | sb_wide/U1237              |                     | ND2D1BWP40   | 0.090 | 0.000 |   0.156 |    0.158 | 
     | sb_wide/U1237              | A2 v -> ZN ^        | ND2D1BWP40   | 0.087 | 0.079 |   0.235 |    0.237 | 
     | sb_wide/out_1_3_id1_reg_4_ |                     | DFQD2BWP40   | 0.087 | 0.000 |   0.235 |    0.237 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.140 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.139 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.101 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.034 | 0.005 |  -0.094 |   -0.096 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.060 | 0.053 |  -0.041 |   -0.043 | 
     | sb_wide/out_1_3_id1_reg_4_             |             | DFQD2BWP40   | 0.060 | 0.001 |  -0.041 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[6]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.033
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.248
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T1[6] v |              | 0.044 |       |   0.035 |    0.036 | 
     | sb_wide                    | in_1_1[6] v         | sb_unq1      |       |       |   0.045 |    0.047 | 
     | sb_wide/U273               |                     | AOI22D0BWP40 | 0.044 | 0.011 |   0.045 |    0.047 | 
     | sb_wide/U273               | A1 v -> ZN ^        | AOI22D0BWP40 | 0.155 | 0.121 |   0.166 |    0.168 | 
     | sb_wide/U274               |                     | CKND2D2BWP40 | 0.155 | 0.000 |   0.166 |    0.168 | 
     | sb_wide/U274               | A2 ^ -> ZN v        | CKND2D2BWP40 | 0.071 | 0.081 |   0.248 |    0.249 | 
     | sb_wide/out_0_1_id1_reg_6_ |                     | DFQD0BWP40   | 0.071 | 0.001 |   0.248 |    0.250 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.140 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.098 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.089 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.034 | 
     | sb_wide/out_0_1_id1_reg_6_             |             | DFQD0BWP40   | 0.052 | 0.000 |  -0.032 |   -0.034 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[3]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.241
- Arrival Time                  0.239
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[3] ^ |              | 0.080 |       |   0.050 |    0.052 | 
     | sb_wide                    | in_1_4[3] ^         | sb_unq1      |       |       |   0.065 |    0.067 | 
     | sb_wide/U1331              |                     | AOI22D0BWP40 | 0.080 | 0.015 |   0.065 |    0.067 | 
     | sb_wide/U1331              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.083 | 0.065 |   0.130 |    0.132 | 
     | sb_wide/U1332              |                     | ND2D2BWP40   | 0.083 | 0.000 |   0.130 |    0.132 | 
     | sb_wide/U1332              | A2 v -> ZN ^        | ND2D2BWP40   | 0.100 | 0.108 |   0.238 |    0.240 | 
     | sb_wide/out_2_4_id1_reg_3_ |                     | DFQD2BWP40   | 0.100 | 0.001 |   0.239 |    0.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.098 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.091 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.035 | 
     | sb_wide/out_2_4_id1_reg_3_             |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.032 |   -0.034 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_8_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[8]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.239
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.051
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[8] ^ |              | 0.083 |       |   0.051 |    0.054 | 
     | sb_wide                    | in_1_4[8] ^         | sb_unq1      |       |       |   0.068 |    0.071 | 
     | sb_wide/U1362              |                     | AOI22D0BWP40 | 0.083 | 0.017 |   0.068 |    0.071 | 
     | sb_wide/U1362              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.082 | 0.065 |   0.133 |    0.136 | 
     | sb_wide/U1363              |                     | CKND2D2BWP40 | 0.082 | 0.000 |   0.133 |    0.136 | 
     | sb_wide/U1363              | A2 v -> ZN ^        | CKND2D2BWP40 | 0.098 | 0.104 |   0.237 |    0.240 | 
     | sb_wide/out_2_4_id1_reg_8_ |                     | DFQD2BWP40   | 0.098 | 0.001 |   0.239 |    0.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.140 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.100 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.092 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.036 | 
     | sb_wide/out_2_4_id1_reg_8_             |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.032 |   -0.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin sb_wide/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[0]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.241
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.055
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[0] ^ |              | 0.094 |       |   0.055 |    0.059 | 
     | sb_wide                    | in_2_3[0] ^         | sb_unq1      |       |       |   0.077 |    0.080 | 
     | sb_wide/U249               |                     | AOI22D1BWP40 | 0.095 | 0.021 |   0.077 |    0.080 | 
     | sb_wide/U249               | B2 ^ -> ZN v        | AOI22D1BWP40 | 0.113 | 0.058 |   0.135 |    0.138 | 
     | sb_wide/U251               |                     | CKND2D2BWP40 | 0.113 | 0.000 |   0.135 |    0.139 | 
     | sb_wide/U251               | A1 v -> ZN ^        | CKND2D2BWP40 | 0.085 | 0.105 |   0.240 |    0.243 | 
     | sb_wide/out_3_3_id1_reg_0_ |                     | DFQD2BWP40   | 0.085 | 0.001 |   0.241 |    0.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.100 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.088 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.048 | 0.053 |  -0.031 |   -0.035 | 
     | sb_wide/out_3_3_id1_reg_0_             |             | DFQD2BWP40   | 0.048 | 0.001 |  -0.031 |   -0.034 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin sb_wide/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[0]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.049
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.234
- Arrival Time                  0.230
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.047
     = Beginpoint Arrival Time            0.057
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[0] ^ |              | 0.102 |       |   0.057 |    0.061 | 
     | sb_wide                    | in_2_4[0] ^         | sb_unq1      |       |       |   0.074 |    0.078 | 
     | sb_wide/U614               |                     | AOI22D0BWP40 | 0.104 | 0.017 |   0.074 |    0.078 | 
     | sb_wide/U614               | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.066 | 0.058 |   0.133 |    0.137 | 
     | sb_wide/U615               |                     | ND2D0BWP40   | 0.066 | 0.000 |   0.133 |    0.137 | 
     | sb_wide/U615               | A2 v -> ZN ^        | ND2D0BWP40   | 0.119 | 0.097 |   0.229 |    0.233 | 
     | sb_wide/out_0_4_id1_reg_0_ |                     | DFQD2BWP40   | 0.119 | 0.000 |   0.230 |    0.234 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.100 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.088 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.041 | 0.051 |  -0.033 |   -0.037 | 
     | sb_wide/out_0_4_id1_reg_0_             |             | DFQD2BWP40   | 0.041 | 0.001 |  -0.032 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.022
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.261
- Arrival Time                  0.256
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[10] v |              | 0.041 |       |   0.033 |    0.038 | 
     | sb_wide                     | in_1_1[10] v         | sb_unq1      |       |       |   0.042 |    0.046 | 
     | sb_wide/U1010               |                      | AOI22D1BWP40 | 0.042 | 0.009 |   0.042 |    0.046 | 
     | sb_wide/U1010               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.125 | 0.133 |   0.175 |    0.179 | 
     | sb_wide/U1011               |                      | CKND2D1BWP40 | 0.125 | 0.000 |   0.175 |    0.179 | 
     | sb_wide/U1011               | A2 ^ -> ZN v         | CKND2D1BWP40 | 0.075 | 0.081 |   0.256 |    0.261 | 
     | sb_wide/out_3_1_id1_reg_10_ |                      | DFQD2BWP40   | 0.075 | 0.000 |   0.256 |    0.261 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.101 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.092 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.037 | 
     | sb_wide/out_3_1_id1_reg_10_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin sb_wide/out_0_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[3]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.047
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.236
- Arrival Time                  0.231
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[3] ^ |              | 0.106 |       |   0.059 |    0.064 | 
     | sb_wide                    | in_2_4[3] ^         | sb_unq1      |       |       |   0.095 |    0.100 | 
     | sb_wide/U80                |                     | AOI22D0BWP40 | 0.108 | 0.036 |   0.095 |    0.100 | 
     | sb_wide/U80                | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.064 | 0.057 |   0.152 |    0.157 | 
     | sb_wide/U81                |                     | ND2D0BWP40   | 0.064 | 0.000 |   0.152 |    0.157 | 
     | sb_wide/U81                | A2 v -> ZN ^        | ND2D0BWP40   | 0.109 | 0.079 |   0.231 |    0.236 | 
     | sb_wide/out_0_4_id1_reg_3_ |                     | DFQD2BWP40   | 0.109 | 0.000 |   0.231 |    0.236 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.101 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.089 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.041 | 0.051 |  -0.033 |   -0.038 | 
     | sb_wide/out_0_4_id1_reg_3_             |             | DFQD2BWP40   | 0.041 | 0.001 |  -0.032 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin sb_wide/out_2_2_id1_reg_2_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_2_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[2]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.229
- Arrival Time                  0.224
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.045
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T2[2] ^ |              | 0.072 |       |   0.045 |    0.050 | 
     | sb_wide                    | in_0_2[2] ^         | sb_unq1      |       |       |   0.058 |    0.063 | 
     | sb_wide/U759               |                     | AOI22D0BWP40 | 0.073 | 0.013 |   0.058 |    0.063 | 
     | sb_wide/U759               | A1 ^ -> ZN v        | AOI22D0BWP40 | 0.120 | 0.067 |   0.125 |    0.130 | 
     | sb_wide/U760               |                     | ND2D1BWP40   | 0.120 | 0.000 |   0.125 |    0.130 | 
     | sb_wide/U760               | A2 v -> ZN ^        | ND2D1BWP40   | 0.102 | 0.099 |   0.224 |    0.229 | 
     | sb_wide/out_2_2_id1_reg_2_ |                     | DFQD2BWP40   | 0.102 | 0.000 |   0.224 |    0.229 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.104 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.004 |  -0.095 |   -0.100 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.044 |   -0.048 | 
     | sb_wide/out_2_2_id1_reg_2_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[12]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.252
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[12] v |              | 0.040 |       |   0.033 |    0.038 | 
     | sb_wide                     | in_1_1[12] v         | sb_unq1      |       |       |   0.036 |    0.041 | 
     | sb_wide/U572                |                      | AOI22D1BWP40 | 0.041 | 0.003 |   0.036 |    0.041 | 
     | sb_wide/U572                | B2 v -> ZN ^         | AOI22D1BWP40 | 0.113 | 0.121 |   0.157 |    0.162 | 
     | sb_wide/U573                |                      | ND2D1BWP40   | 0.113 | 0.000 |   0.157 |    0.162 | 
     | sb_wide/U573                | A2 ^ -> ZN v         | ND2D1BWP40   | 0.087 | 0.094 |   0.252 |    0.256 | 
     | sb_wide/out_3_1_id1_reg_12_ |                      | DFQD2BWP40   | 0.087 | 0.000 |   0.252 |    0.257 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.101 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.092 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.037 | 
     | sb_wide/out_3_1_id1_reg_12_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin sb_wide/out_2_2_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T2[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.243
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T2[4] v |              | 0.039 |       |   0.032 |    0.037 | 
     | sb_wide                    | in_1_2[4] v         | sb_unq1      |       |       |   0.037 |    0.042 | 
     | sb_wide/U765               |                     | AOI22D0BWP40 | 0.039 | 0.005 |   0.037 |    0.042 | 
     | sb_wide/U765               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.140 | 0.117 |   0.154 |    0.159 | 
     | sb_wide/U766               |                     | ND2D1BWP40   | 0.140 | 0.000 |   0.154 |    0.159 | 
     | sb_wide/U766               | A2 ^ -> ZN v        | ND2D1BWP40   | 0.079 | 0.088 |   0.242 |    0.247 | 
     | sb_wide/out_2_2_id1_reg_4_ |                     | DFQD2BWP40   | 0.079 | 0.000 |   0.243 |    0.248 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.104 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.004 |  -0.095 |   -0.100 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.044 |   -0.049 | 
     | sb_wide/out_2_2_id1_reg_4_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[15]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.252
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[15] v |              | 0.041 |       |   0.033 |    0.038 | 
     | sb_wide                     | in_1_1[15] v         | sb_unq1      |       |       |   0.040 |    0.045 | 
     | sb_wide/U469                |                      | AOI22D0BWP40 | 0.041 | 0.007 |   0.040 |    0.045 | 
     | sb_wide/U469                | B2 v -> ZN ^         | AOI22D0BWP40 | 0.126 | 0.120 |   0.160 |    0.166 | 
     | sb_wide/U470                |                      | ND2D1BWP40   | 0.126 | 0.000 |   0.160 |    0.166 | 
     | sb_wide/U470                | A2 ^ -> ZN v         | ND2D1BWP40   | 0.087 | 0.091 |   0.251 |    0.257 | 
     | sb_wide/out_3_1_id1_reg_15_ |                      | DFQD2BWP40   | 0.087 | 0.000 |   0.252 |    0.257 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.102 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.093 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.038 | 
     | sb_wide/out_3_1_id1_reg_15_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin sb_wide/out_2_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_6_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[6]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.050
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.226
- Arrival Time                  0.221
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T1[6] ^ |              | 0.076 |       |   0.047 |    0.053 | 
     | sb_wide                    | in_1_1[6] ^         | sb_unq1      |       |       |   0.062 |    0.067 | 
     | sb_wide/U885               |                     | AOI22D0BWP40 | 0.076 | 0.015 |   0.062 |    0.067 | 
     | sb_wide/U885               | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.086 | 0.050 |   0.112 |    0.117 | 
     | sb_wide/U886               |                     | ND2D0BWP40   | 0.086 | 0.000 |   0.112 |    0.117 | 
     | sb_wide/U886               | A2 v -> ZN ^        | ND2D0BWP40   | 0.134 | 0.109 |   0.221 |    0.226 | 
     | sb_wide/out_2_1_id1_reg_6_ |                     | DFQD2BWP40   | 0.134 | 0.000 |   0.221 |    0.226 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.102 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.094 |   -0.099 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.039 |   -0.045 | 
     | sb_wide/out_2_1_id1_reg_6_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.039 |   -0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_10_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[10]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.062
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.223
- Arrival Time                  0.217
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.039
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T2[10] ^ |              | 0.058 |       |   0.039 |    0.045 | 
     | sb_wide                     | in_2_2[10] ^         | sb_unq1      |       |       |   0.043 |    0.049 | 
     | sb_wide/U1013               |                      | AOI22D1BWP40 | 0.058 | 0.004 |   0.043 |    0.049 | 
     | sb_wide/U1013               | B2 ^ -> ZN v         | AOI22D1BWP40 | 0.111 | 0.048 |   0.091 |    0.097 | 
     | sb_wide/U1015               |                      | ND2D1BWP40   | 0.111 | 0.000 |   0.091 |    0.097 | 
     | sb_wide/U1015               | A1 v -> ZN ^         | ND2D1BWP40   | 0.143 | 0.125 |   0.216 |    0.222 | 
     | sb_wide/out_3_2_id1_reg_10_ |                      | DFQD0BWP40   | 0.143 | 0.001 |   0.217 |    0.223 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.102 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.091 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.037 | 
     | sb_wide/out_3_2_id1_reg_10_            |             | DFQD0BWP40   | 0.049 | 0.001 |  -0.030 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T3[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.242
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T3[4] v |              | 0.041 |       |   0.034 |    0.040 | 
     | sb_wide                    | in_1_3[4] v         | sb_unq1      |       |       |   0.039 |    0.045 | 
     | sb_wide/U1340              |                     | AOI22D0BWP40 | 0.041 | 0.005 |   0.039 |    0.045 | 
     | sb_wide/U1340              | B1 v -> ZN ^        | AOI22D0BWP40 | 0.148 | 0.111 |   0.150 |    0.156 | 
     | sb_wide/U1341              |                     | ND2D1BWP40   | 0.148 | 0.000 |   0.150 |    0.157 | 
     | sb_wide/U1341              | A2 ^ -> ZN v        | ND2D1BWP40   | 0.078 | 0.091 |   0.242 |    0.248 | 
     | sb_wide/out_2_3_id1_reg_4_ |                     | DFQD2BWP40   | 0.078 | 0.000 |   0.242 |    0.248 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.145 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.143 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.105 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.005 |  -0.094 |   -0.100 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.043 |   -0.049 | 
     | sb_wide/out_2_3_id1_reg_4_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.049 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[3]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.038
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.241
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[3] ^ |              | 0.106 |       |   0.059 |    0.066 | 
     | sb_wide                    | in_2_4[3] ^         | sb_unq1      |       |       |   0.095 |    0.102 | 
     | sb_wide/U233               |                     | AOI22D0BWP40 | 0.108 | 0.036 |   0.095 |    0.102 | 
     | sb_wide/U233               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.096 | 0.066 |   0.161 |    0.168 | 
     | sb_wide/U235               |                     | ND2D1BWP40   | 0.096 | 0.000 |   0.161 |    0.168 | 
     | sb_wide/U235               | A1 v -> ZN ^        | ND2D1BWP40   | 0.080 | 0.079 |   0.241 |    0.247 | 
     | sb_wide/out_3_4_id1_reg_3_ |                     | DFQD2BWP40   | 0.080 | 0.000 |   0.241 |    0.248 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.103 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.091 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.037 | 
     | sb_wide/out_3_4_id1_reg_3_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.030 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.044
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.240
- Arrival Time                  0.233
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T1[15] v |              | 0.027 |       |   0.027 |    0.033 | 
     | sb_wide                     | in_3_1[15] v         | sb_unq1      |       |       |   0.029 |    0.035 | 
     | sb_wide/U367                |                      | AOI22D0BWP40 | 0.027 | 0.002 |   0.029 |    0.035 | 
     | sb_wide/U367                | B1 v -> ZN ^         | AOI22D0BWP40 | 0.109 | 0.071 |   0.100 |    0.107 | 
     | sb_wide/U370                |                      | ND2D0BWP40   | 0.109 | 0.000 |   0.100 |    0.107 | 
     | sb_wide/U370                | A1 ^ -> ZN v         | ND2D0BWP40   | 0.147 | 0.133 |   0.233 |    0.239 | 
     | sb_wide/out_0_1_id1_reg_15_ |                      | DFQD2BWP40   | 0.147 | 0.000 |   0.233 |    0.240 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.103 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.094 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.039 | 
     | sb_wide/out_0_1_id1_reg_15_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_6_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_6_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[6]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.224
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T0[6] ^ |              | 0.076 |       |   0.047 |    0.054 | 
     | sb_wide                    | in_1_0[6] ^         | sb_unq1      |       |       |   0.063 |    0.070 | 
     | sb_wide/U210               |                     | AOI22D0BWP40 | 0.076 | 0.016 |   0.063 |    0.070 | 
     | sb_wide/U210               | A1 ^ -> ZN v        | AOI22D0BWP40 | 0.071 | 0.049 |   0.112 |    0.119 | 
     | sb_wide/U211               |                     | ND2D1BWP40   | 0.071 | 0.000 |   0.112 |    0.119 | 
     | sb_wide/U211               | A2 v -> ZN ^        | ND2D1BWP40   | 0.141 | 0.111 |   0.223 |    0.230 | 
     | sb_wide/out_0_0_id1_reg_6_ |                     | DFQD2BWP40   | 0.141 | 0.001 |   0.224 |    0.231 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.103 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.094 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.040 | 
     | sb_wide/out_0_0_id1_reg_6_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_1_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_1_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[1]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.235
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.051
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[1] ^ |              | 0.083 |       |   0.051 |    0.058 | 
     | sb_wide                    | in_1_4[1] ^         | sb_unq1      |       |       |   0.069 |    0.076 | 
     | sb_wide/U1319              |                     | AOI22D0BWP40 | 0.083 | 0.018 |   0.069 |    0.076 | 
     | sb_wide/U1319              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.087 | 0.069 |   0.138 |    0.145 | 
     | sb_wide/U1320              |                     | ND2D2BWP40   | 0.087 | 0.000 |   0.138 |    0.145 | 
     | sb_wide/U1320              | A2 v -> ZN ^        | ND2D2BWP40   | 0.098 | 0.095 |   0.233 |    0.240 | 
     | sb_wide/out_2_4_id1_reg_1_ |                     | DFQD2BWP40   | 0.098 | 0.002 |   0.235 |    0.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.096 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.040 | 
     | sb_wide/out_2_4_id1_reg_1_             |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.032 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin sb_wide/out_1_0_id1_reg_2_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[2]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.045
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.224
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T0[2] v |              | 0.029 |       |   0.027 |    0.034 | 
     | sb_wide                    | in_2_0[2] v         | sb_unq1      |       |       |   0.029 |    0.036 | 
     | sb_wide/U823               |                     | AOI22D0BWP40 | 0.029 | 0.002 |   0.029 |    0.036 | 
     | sb_wide/U823               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.075 | 0.062 |   0.091 |    0.098 | 
     | sb_wide/U824               |                     | ND2D0BWP40   | 0.075 | 0.000 |   0.091 |    0.098 | 
     | sb_wide/U824               | A2 ^ -> ZN v        | ND2D0BWP40   | 0.152 | 0.133 |   0.224 |    0.231 | 
     | sb_wide/out_1_0_id1_reg_2_ |                     | DFQD2BWP40   | 0.152 | 0.000 |   0.224 |    0.231 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.093 |   -0.100 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.039 |   -0.046 | 
     | sb_wide/out_1_0_id1_reg_2_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.038 |   -0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin sb_wide/out_0_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_14_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[14]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.044
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.239
- Arrival Time                  0.232
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[14] ^ |              | 0.117 |       |   0.063 |    0.070 | 
     | sb_wide                     | in_2_4[14] ^         | sb_unq1      |       |       |   0.092 |    0.099 | 
     | sb_wide/U1154               |                      | AOI22D0BWP40 | 0.118 | 0.029 |   0.092 |    0.099 | 
     | sb_wide/U1154               | B1 ^ -> ZN v         | AOI22D0BWP40 | 0.068 | 0.063 |   0.155 |    0.162 | 
     | sb_wide/U1155               |                      | ND2D1BWP40   | 0.068 | 0.000 |   0.155 |    0.162 | 
     | sb_wide/U1155               | A2 v -> ZN ^         | ND2D1BWP40   | 0.096 | 0.077 |   0.232 |    0.239 | 
     | sb_wide/out_0_4_id1_reg_14_ |                      | DFQD2BWP40   | 0.096 | 0.000 |   0.232 |    0.239 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.041 | 0.051 |  -0.033 |   -0.040 | 
     | sb_wide/out_0_4_id1_reg_14_            |             | DFQD2BWP40   | 0.041 | 0.001 |  -0.032 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_2_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T2[2]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.039
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.235
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S3_T2[2] v |              | 0.029 |       |   0.027 |    0.034 | 
     | sb_wide                    | in_3_2[2] v         | sb_unq1      |       |       |   0.031 |    0.039 | 
     | sb_wide/U567               |                     | AOI22D0BWP40 | 0.029 | 0.005 |   0.031 |    0.039 | 
     | sb_wide/U567               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.118 | 0.092 |   0.124 |    0.131 | 
     | sb_wide/U569               |                     | ND2D0BWP40   | 0.118 | 0.000 |   0.124 |    0.131 | 
     | sb_wide/U569               | A1 ^ -> ZN v        | ND2D0BWP40   | 0.115 | 0.111 |   0.235 |    0.242 | 
     | sb_wide/out_0_2_id1_reg_2_ |                     | DFQD2BWP40   | 0.115 | 0.000 |   0.235 |    0.243 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.040 | 0.050 |  -0.034 |   -0.042 | 
     | sb_wide/out_0_2_id1_reg_2_             |             | DFQD2BWP40   | 0.040 | 0.000 |  -0.034 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_8_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[8]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.223
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T0[8] ^ |              | 0.076 |       |   0.047 |    0.054 | 
     | sb_wide                    | in_1_0[8] ^         | sb_unq1      |       |       |   0.059 |    0.067 | 
     | sb_wide/U222               |                     | AOI22D0BWP40 | 0.076 | 0.012 |   0.059 |    0.067 | 
     | sb_wide/U222               | A1 ^ -> ZN v        | AOI22D0BWP40 | 0.068 | 0.047 |   0.106 |    0.113 | 
     | sb_wide/U223               |                     | ND2D1BWP40   | 0.068 | 0.000 |   0.106 |    0.113 | 
     | sb_wide/U223               | A2 v -> ZN ^        | ND2D1BWP40   | 0.142 | 0.116 |   0.222 |    0.230 | 
     | sb_wide/out_0_0_id1_reg_8_ |                     | DFQD2BWP40   | 0.142 | 0.001 |   0.223 |    0.231 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.095 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.041 | 
     | sb_wide/out_0_0_id1_reg_8_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_7_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_7_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[7]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.223
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.046
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T0[7] ^ |              | 0.074 |       |   0.046 |    0.053 | 
     | sb_wide                    | in_1_0[7] ^         | sb_unq1      |       |       |   0.059 |    0.066 | 
     | sb_wide/U946               |                     | AOI22D0BWP40 | 0.073 | 0.013 |   0.059 |    0.066 | 
     | sb_wide/U946               | A1 ^ -> ZN v        | AOI22D0BWP40 | 0.069 | 0.047 |   0.105 |    0.113 | 
     | sb_wide/U947               |                     | ND2D1BWP40   | 0.069 | 0.000 |   0.105 |    0.113 | 
     | sb_wide/U947               | A2 v -> ZN ^        | ND2D1BWP40   | 0.140 | 0.117 |   0.222 |    0.230 | 
     | sb_wide/out_0_0_id1_reg_7_ |                     | DFQD2BWP40   | 0.140 | 0.001 |   0.223 |    0.231 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.095 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.041 | 
     | sb_wide/out_0_0_id1_reg_7_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin sb_wide/out_1_3_id1_reg_1_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_1_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[1]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.041
- Setup                         0.045
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.229
- Arrival Time                  0.222
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.055
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[1] ^ |              | 0.094 |       |   0.055 |    0.063 | 
     | sb_wide                    | in_2_3[1] ^         | sb_unq1      |       |       |   0.068 |    0.076 | 
     | sb_wide/U1200              |                     | AOI22D0BWP40 | 0.094 | 0.013 |   0.068 |    0.076 | 
     | sb_wide/U1200              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.068 | 0.057 |   0.125 |    0.132 | 
     | sb_wide/U1201              |                     | ND2D0BWP40   | 0.068 | 0.000 |   0.125 |    0.132 | 
     | sb_wide/U1201              | A2 v -> ZN ^        | ND2D0BWP40   | 0.121 | 0.097 |   0.222 |    0.229 | 
     | sb_wide/out_1_3_id1_reg_1_ |                     | DFQD2BWP40   | 0.121 | 0.000 |   0.222 |    0.229 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.107 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.034 | 0.005 |  -0.094 |   -0.102 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.060 | 0.053 |  -0.041 |   -0.049 | 
     | sb_wide/out_1_3_id1_reg_1_             |             | DFQD2BWP40   | 0.060 | 0.000 |  -0.041 |   -0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_4_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[4]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.235
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.048
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[4] ^ |              | 0.076 |       |   0.048 |    0.056 | 
     | sb_wide                    | in_1_4[4] ^         | sb_unq1      |       |       |   0.066 |    0.074 | 
     | sb_wide/U1337              |                     | AOI22D0BWP40 | 0.076 | 0.018 |   0.066 |    0.074 | 
     | sb_wide/U1337              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.082 | 0.063 |   0.129 |    0.137 | 
     | sb_wide/U1338              |                     | ND2D2BWP40   | 0.082 | 0.000 |   0.129 |    0.137 | 
     | sb_wide/U1338              | A2 v -> ZN ^        | ND2D2BWP40   | 0.091 | 0.104 |   0.234 |    0.241 | 
     | sb_wide/out_2_4_id1_reg_4_ |                     | DFQD2BWP40   | 0.091 | 0.001 |   0.235 |    0.243 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.096 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.040 | 
     | sb_wide/out_2_4_id1_reg_4_             |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.032 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin sb_wide/out_3_3_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[5]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.038
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.239
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[5] ^ |              | 0.102 |       |   0.059 |    0.067 | 
     | sb_wide                    | in_2_3[5] ^         | sb_unq1      |       |       |   0.087 |    0.095 | 
     | sb_wide/U125               |                     | AOI22D0BWP40 | 0.103 | 0.028 |   0.087 |    0.095 | 
     | sb_wide/U125               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.124 | 0.074 |   0.161 |    0.169 | 
     | sb_wide/U127               |                     | ND2D2BWP40   | 0.124 | 0.000 |   0.161 |    0.169 | 
     | sb_wide/U127               | A1 v -> ZN ^        | ND2D2BWP40   | 0.076 | 0.077 |   0.238 |    0.246 | 
     | sb_wide/out_3_3_id1_reg_5_ |                     | DFQD2BWP40   | 0.076 | 0.001 |   0.239 |    0.246 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.048 | 0.053 |  -0.031 |   -0.039 | 
     | sb_wide/out_3_3_id1_reg_5_             |             | DFQD2BWP40   | 0.048 | 0.000 |  -0.031 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin sb_wide/out_1_4_id1_reg_6_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_6_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[6]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.044
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.234
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[6] ^ |              | 0.116 |       |   0.064 |    0.072 | 
     | sb_wide                    | in_2_4[6] ^         | sb_unq1      |       |       |   0.084 |    0.091 | 
     | sb_wide/U1256              |                     | AOI22D0BWP40 | 0.117 | 0.019 |   0.084 |    0.091 | 
     | sb_wide/U1256              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.069 | 0.063 |   0.147 |    0.155 | 
     | sb_wide/U1257              |                     | ND2D0BWP40   | 0.069 | 0.000 |   0.147 |    0.155 | 
     | sb_wide/U1257              | A2 v -> ZN ^        | ND2D0BWP40   | 0.109 | 0.087 |   0.234 |    0.242 | 
     | sb_wide/out_1_4_id1_reg_6_ |                     | DFQD2BWP40   | 0.109 | 0.000 |   0.234 |    0.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.037 | 
     | sb_wide/out_1_4_id1_reg_6_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_13_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[13]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.235
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[13] ^ |              | 0.109 |       |   0.059 |    0.067 | 
     | sb_wide                     | in_2_4[13] ^         | sb_unq1      |       |       |   0.088 |    0.096 | 
     | sb_wide/U1141               |                      | AOI22D1BWP40 | 0.110 | 0.029 |   0.088 |    0.096 | 
     | sb_wide/U1141               | B2 ^ -> ZN v         | AOI22D1BWP40 | 0.079 | 0.058 |   0.146 |    0.154 | 
     | sb_wide/U1143               |                      | ND2D1BWP40   | 0.079 | 0.000 |   0.146 |    0.154 | 
     | sb_wide/U1143               | A1 v -> ZN ^         | ND2D1BWP40   | 0.097 | 0.089 |   0.235 |    0.243 | 
     | sb_wide/out_3_4_id1_reg_13_ |                      | DFQD2BWP40   | 0.097 | 0.000 |   0.235 |    0.243 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.147 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.105 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.038 | 
     | sb_wide/out_3_4_id1_reg_13_            |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.030 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_11_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_11_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[11]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.039
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.238
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.062
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[11] ^ |              | 0.114 |       |   0.062 |    0.071 | 
     | sb_wide                     | in_2_4[11] ^         | sb_unq1      |       |       |   0.098 |    0.107 | 
     | sb_wide/U1089               |                      | AOI22D1BWP40 | 0.114 | 0.036 |   0.098 |    0.107 | 
     | sb_wide/U1089               | B2 ^ -> ZN v         | AOI22D1BWP40 | 0.080 | 0.059 |   0.157 |    0.166 | 
     | sb_wide/U1091               |                      | ND2D1BWP40   | 0.080 | 0.000 |   0.157 |    0.166 | 
     | sb_wide/U1091               | A1 v -> ZN ^         | ND2D1BWP40   | 0.084 | 0.080 |   0.237 |    0.246 | 
     | sb_wide/out_3_4_id1_reg_11_ |                      | DFQD2BWP40   | 0.084 | 0.000 |   0.238 |    0.246 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.105 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.093 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.039 | 
     | sb_wide/out_3_4_id1_reg_11_            |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.030 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin sb_wide/out_1_4_id1_reg_2_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_2_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[2]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.046
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.240
- Arrival Time                  0.231
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.048
     = Beginpoint Arrival Time            0.058
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[2] ^ |              | 0.106 |       |   0.058 |    0.067 | 
     | sb_wide                    | in_2_4[2] ^         | sb_unq1      |       |       |   0.087 |    0.096 | 
     | sb_wide/U1216              |                     | AOI22D0BWP40 | 0.107 | 0.028 |   0.087 |    0.096 | 
     | sb_wide/U1216              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.063 | 0.056 |   0.142 |    0.151 | 
     | sb_wide/U1217              |                     | ND2D0BWP40   | 0.063 | 0.000 |   0.142 |    0.151 | 
     | sb_wide/U1217              | A2 v -> ZN ^        | ND2D0BWP40   | 0.118 | 0.089 |   0.231 |    0.240 | 
     | sb_wide/out_1_4_id1_reg_2_ |                     | DFQD2BWP40   | 0.118 | 0.000 |   0.231 |    0.240 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.093 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.038 | 
     | sb_wide/out_1_4_id1_reg_2_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_5_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[5]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.241
- Arrival Time                  0.232
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.048
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[5] ^ |              | 0.078 |       |   0.048 |    0.057 | 
     | sb_wide                    | in_1_4[5] ^         | sb_unq1      |       |       |   0.054 |    0.063 | 
     | sb_wide/U1343              |                     | AOI22D0BWP40 | 0.078 | 0.006 |   0.054 |    0.063 | 
     | sb_wide/U1343              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.081 | 0.062 |   0.116 |    0.126 | 
     | sb_wide/U1344              |                     | CKND2D2BWP40 | 0.081 | 0.000 |   0.116 |    0.126 | 
     | sb_wide/U1344              | A2 v -> ZN ^        | CKND2D2BWP40 | 0.099 | 0.114 |   0.230 |    0.240 | 
     | sb_wide/out_2_4_id1_reg_5_ |                     | DFQD2BWP40   | 0.099 | 0.001 |   0.232 |    0.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.098 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.042 | 
     | sb_wide/out_2_4_id1_reg_5_             |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.032 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_7_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[7]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.021
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.262
- Arrival Time                  0.253
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T1[7] v |              | 0.043 |       |   0.034 |    0.044 | 
     | sb_wide                    | in_1_1[7] v         | sb_unq1      |       |       |   0.043 |    0.052 | 
     | sb_wide/U966               |                     | AOI22D1BWP40 | 0.043 | 0.008 |   0.043 |    0.052 | 
     | sb_wide/U966               | B2 v -> ZN ^        | AOI22D1BWP40 | 0.123 | 0.134 |   0.176 |    0.186 | 
     | sb_wide/U967               |                     | ND2D1BWP40   | 0.123 | 0.000 |   0.177 |    0.186 | 
     | sb_wide/U967               | A2 ^ -> ZN v        | ND2D1BWP40   | 0.070 | 0.076 |   0.253 |    0.262 | 
     | sb_wide/out_3_1_id1_reg_7_ |                     | DFQD2BWP40   | 0.070 | 0.000 |   0.253 |    0.262 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.097 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.042 | 
     | sb_wide/out_3_1_id1_reg_7_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_15_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[15]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.050
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.232
- Arrival Time                  0.223
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.046
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T0[15] ^ |              | 0.074 |       |   0.046 |    0.055 | 
     | sb_wide                     | in_1_0[15] ^         | sb_unq1      |       |       |   0.053 |    0.063 | 
     | sb_wide/U194                |                      | AOI22D0BWP40 | 0.074 | 0.007 |   0.053 |    0.063 | 
     | sb_wide/U194                | A1 ^ -> ZN v         | AOI22D0BWP40 | 0.075 | 0.052 |   0.105 |    0.114 | 
     | sb_wide/U195                |                      | ND2D1BWP40   | 0.075 | 0.000 |   0.105 |    0.114 | 
     | sb_wide/U195                | A2 v -> ZN ^         | ND2D1BWP40   | 0.134 | 0.117 |   0.222 |    0.231 | 
     | sb_wide/out_0_0_id1_reg_15_ |                      | DFQD2BWP40   | 0.134 | 0.001 |   0.223 |    0.232 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.097 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.043 | 
     | sb_wide/out_0_0_id1_reg_15_            |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.034
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.239
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[10] v |              | 0.041 |       |   0.033 |    0.042 | 
     | sb_wide                     | in_1_1[10] v         | sb_unq1      |       |       |   0.042 |    0.051 | 
     | sb_wide/U994                |                      | AOI22D0BWP40 | 0.042 | 0.009 |   0.042 |    0.051 | 
     | sb_wide/U994                | A1 v -> ZN ^         | AOI22D0BWP40 | 0.125 | 0.111 |   0.153 |    0.162 | 
     | sb_wide/U995                |                      | ND2D1BWP40   | 0.125 | 0.000 |   0.153 |    0.162 | 
     | sb_wide/U995                | A2 ^ -> ZN v         | ND2D1BWP40   | 0.074 | 0.086 |   0.239 |    0.249 | 
     | sb_wide/out_0_1_id1_reg_10_ |                      | DFQD0BWP40   | 0.074 | 0.000 |   0.239 |    0.249 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.042 | 
     | sb_wide/out_0_1_id1_reg_10_            |             | DFQD0BWP40   | 0.052 | 0.000 |  -0.032 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_8_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[8]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.051
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.234
- Arrival Time                  0.224
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T2[8] ^ |              | 0.067 |       |   0.042 |    0.052 | 
     | sb_wide                    | in_0_2[8] ^         | sb_unq1      |       |       |   0.061 |    0.071 | 
     | sb_wide/U520               |                     | AOI22D0BWP40 | 0.067 | 0.019 |   0.061 |    0.071 | 
     | sb_wide/U520               | A2 ^ -> ZN v        | AOI22D0BWP40 | 0.092 | 0.050 |   0.111 |    0.121 | 
     | sb_wide/U521               |                     | ND2D1BWP40   | 0.092 | 0.000 |   0.111 |    0.121 | 
     | sb_wide/U521               | A2 v -> ZN ^        | ND2D1BWP40   | 0.137 | 0.112 |   0.223 |    0.233 | 
     | sb_wide/out_3_2_id1_reg_8_ |                     | DFQD2BWP40   | 0.137 | 0.001 |   0.224 |    0.234 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.094 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.040 | 
     | sb_wide/out_3_2_id1_reg_8_             |             | DFQD2BWP40   | 0.049 | 0.001 |  -0.030 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin sb_wide/out_0_3_id1_reg_5_/CP 
Endpoint:   sb_wide/out_0_3_id1_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[5]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.041
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.232
- Arrival Time                  0.223
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[5] ^ |              | 0.102 |       |   0.059 |    0.069 | 
     | sb_wide                    | in_2_3[5] ^         | sb_unq1      |       |       |   0.087 |    0.097 | 
     | sb_wide/U418               |                     | AOI22D0BWP40 | 0.103 | 0.028 |   0.087 |    0.097 | 
     | sb_wide/U418               | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.072 | 0.056 |   0.143 |    0.153 | 
     | sb_wide/U420               |                     | ND2D0BWP40   | 0.072 | 0.000 |   0.143 |    0.153 | 
     | sb_wide/U420               | A2 v -> ZN ^        | ND2D0BWP40   | 0.098 | 0.079 |   0.223 |    0.232 | 
     | sb_wide/out_0_3_id1_reg_5_ |                     | DFQD2BWP40   | 0.098 | 0.000 |   0.223 |    0.232 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.109 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.005 |  -0.094 |   -0.103 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.052 |  -0.041 |   -0.051 | 
     | sb_wide/out_0_3_id1_reg_5_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.041 |   -0.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_4_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T2[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.033
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.251
- Arrival Time                  0.241
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T2[4] v |              | 0.039 |       |   0.032 |    0.042 | 
     | sb_wide                    | in_1_2[4] v         | sb_unq1      |       |       |   0.037 |    0.047 | 
     | sb_wide/U496               |                     | AOI22D0BWP40 | 0.039 | 0.005 |   0.037 |    0.047 | 
     | sb_wide/U496               | B2 v -> ZN ^        | AOI22D0BWP40 | 0.149 | 0.120 |   0.156 |    0.167 | 
     | sb_wide/U498               |                     | CKND2D2BWP40 | 0.149 | 0.000 |   0.157 |    0.167 | 
     | sb_wide/U498               | A2 ^ -> ZN v        | CKND2D2BWP40 | 0.068 | 0.084 |   0.241 |    0.251 | 
     | sb_wide/out_3_2_id1_reg_4_ |                     | DFQD0BWP40   | 0.068 | 0.000 |   0.241 |    0.251 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.147 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.107 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.095 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.041 | 
     | sb_wide/out_3_2_id1_reg_4_             |             | DFQD0BWP40   | 0.049 | 0.000 |  -0.031 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin sb_wide/out_3_3_id1_reg_2_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_2_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[2]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.039
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.245
- Arrival Time                  0.235
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.048
     = Beginpoint Arrival Time            0.058
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[2] ^ |              | 0.097 |       |   0.058 |    0.068 | 
     | sb_wide                    | in_2_3[2] ^         | sb_unq1      |       |       |   0.075 |    0.085 | 
     | sb_wide/U145               |                     | AOI22D0BWP40 | 0.097 | 0.017 |   0.075 |    0.085 | 
     | sb_wide/U145               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.122 | 0.071 |   0.146 |    0.156 | 
     | sb_wide/U147               |                     | CKND2D2BWP40 | 0.122 | 0.000 |   0.146 |    0.156 | 
     | sb_wide/U147               | A1 v -> ZN ^        | CKND2D2BWP40 | 0.083 | 0.089 |   0.235 |    0.245 | 
     | sb_wide/out_3_3_id1_reg_2_ |                     | DFQD2BWP40   | 0.083 | 0.000 |   0.235 |    0.245 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.147 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.107 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.095 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.048 | 0.053 |  -0.031 |   -0.042 | 
     | sb_wide/out_3_3_id1_reg_2_             |             | DFQD2BWP40   | 0.048 | 0.001 |  -0.031 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_11_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T2[11]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.036
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.238
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T2[11] v |              | 0.034 |       |   0.030 |    0.040 | 
     | sb_wide                     | in_1_2[11] v         | sb_unq1      |       |       |   0.032 |    0.043 | 
     | sb_wide/U1066               |                      | AOI22D0BWP40 | 0.035 | 0.003 |   0.032 |    0.043 | 
     | sb_wide/U1066               | B2 v -> ZN ^         | AOI22D0BWP40 | 0.129 | 0.110 |   0.142 |    0.152 | 
     | sb_wide/U1067               |                      | CKND2D2BWP40 | 0.129 | 0.000 |   0.142 |    0.152 | 
     | sb_wide/U1067               | A2 ^ -> ZN v         | CKND2D2BWP40 | 0.077 | 0.096 |   0.238 |    0.249 | 
     | sb_wide/out_3_2_id1_reg_11_ |                      | DFQD0BWP40   | 0.077 | 0.000 |   0.238 |    0.249 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.147 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.107 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.095 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.041 | 
     | sb_wide/out_3_2_id1_reg_11_            |             | DFQD0BWP40   | 0.049 | 0.001 |  -0.030 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin sb_wide/out_0_4_id1_reg_9_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_9_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[9]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.241
- Arrival Time                  0.230
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.061
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[9] ^ |              | 0.111 |       |   0.061 |    0.071 | 
     | sb_wide                    | in_2_4[9] ^         | sb_unq1      |       |       |   0.097 |    0.107 | 
     | sb_wide/U64                |                     | AOI22D0BWP40 | 0.112 | 0.036 |   0.097 |    0.107 | 
     | sb_wide/U64                | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.068 | 0.061 |   0.158 |    0.169 | 
     | sb_wide/U65                |                     | ND2D1BWP40   | 0.068 | 0.000 |   0.158 |    0.169 | 
     | sb_wide/U65                | A2 v -> ZN ^        | ND2D1BWP40   | 0.088 | 0.072 |   0.230 |    0.241 | 
     | sb_wide/out_0_4_id1_reg_9_ |                     | DFQD2BWP40   | 0.088 | 0.000 |   0.230 |    0.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.107 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.095 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.041 | 0.051 |  -0.033 |   -0.044 | 
     | sb_wide/out_0_4_id1_reg_9_             |             | DFQD2BWP40   | 0.041 | 0.001 |  -0.032 |   -0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_10_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[10]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.233
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.047
     = Beginpoint Arrival Time            0.057
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[10] ^ |              | 0.101 |       |   0.057 |    0.068 | 
     | sb_wide                     | in_2_4[10] ^         | sb_unq1      |       |       |   0.079 |    0.090 | 
     | sb_wide/U1037               |                      | AOI22D0BWP40 | 0.102 | 0.022 |   0.079 |    0.090 | 
     | sb_wide/U1037               | B2 ^ -> ZN v         | AOI22D0BWP40 | 0.092 | 0.066 |   0.145 |    0.156 | 
     | sb_wide/U1039               |                      | ND2D1BWP40   | 0.092 | 0.000 |   0.145 |    0.156 | 
     | sb_wide/U1039               | A1 v -> ZN ^         | ND2D1BWP40   | 0.096 | 0.087 |   0.233 |    0.243 | 
     | sb_wide/out_3_4_id1_reg_10_ |                      | DFQD2BWP40   | 0.096 | 0.000 |   0.233 |    0.244 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.150 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.107 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.095 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.041 | 
     | sb_wide/out_3_4_id1_reg_10_            |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.030 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_14_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[14]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.240
- Arrival Time                  0.229
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T4[14] ^ |              | 0.075 |       |   0.047 |    0.058 | 
     | sb_wide                     | in_1_4[14] ^         | sb_unq1      |       |       |   0.058 |    0.070 | 
     | sb_wide/U1302               |                      | AOI22D0BWP40 | 0.075 | 0.012 |   0.058 |    0.070 | 
     | sb_wide/U1302               | B1 ^ -> ZN v         | AOI22D0BWP40 | 0.087 | 0.066 |   0.125 |    0.136 | 
     | sb_wide/U1303               |                      | CKND2D2BWP40 | 0.087 | 0.000 |   0.125 |    0.136 | 
     | sb_wide/U1303               | A2 v -> ZN ^         | CKND2D2BWP40 | 0.104 | 0.102 |   0.227 |    0.239 | 
     | sb_wide/out_2_4_id1_reg_14_ |                      | DFQD2BWP40   | 0.104 | 0.001 |   0.229 |    0.240 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.150 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.108 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.100 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.044 | 
     | sb_wide/out_2_4_id1_reg_14_            |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.032 |   -0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_1_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T3[1]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.025
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.247
- Arrival Time                  0.236
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T3[1] v |              | 0.042 |       |   0.034 |    0.045 | 
     | sb_wide                    | in_1_3[1] v         | sb_unq1      |       |       |   0.041 |    0.052 | 
     | sb_wide/U1322              |                     | AOI22D0BWP40 | 0.042 | 0.007 |   0.041 |    0.052 | 
     | sb_wide/U1322              | B1 v -> ZN ^        | AOI22D0BWP40 | 0.122 | 0.104 |   0.145 |    0.157 | 
     | sb_wide/U1323              |                     | ND2D1BWP40   | 0.122 | 0.000 |   0.145 |    0.157 | 
     | sb_wide/U1323              | A2 ^ -> ZN v        | ND2D1BWP40   | 0.082 | 0.090 |   0.235 |    0.247 | 
     | sb_wide/out_2_3_id1_reg_1_ |                     | DFQD2BWP40   | 0.082 | 0.000 |   0.236 |    0.247 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.150 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.149 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.111 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.005 |  -0.094 |   -0.106 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.043 |   -0.055 | 
     | sb_wide/out_2_3_id1_reg_1_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.043 |   -0.054 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin sb_wide/out_1_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_14_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[14]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.037
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.238
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[14] ^ |              | 0.117 |       |   0.063 |    0.075 | 
     | sb_wide                     | in_2_4[14] ^         | sb_unq1      |       |       |   0.092 |    0.103 | 
     | sb_wide/U1420               |                      | AOI22D0BWP40 | 0.118 | 0.029 |   0.092 |    0.103 | 
     | sb_wide/U1420               | B1 ^ -> ZN v         | AOI22D0BWP40 | 0.080 | 0.073 |   0.165 |    0.177 | 
     | sb_wide/U1421               |                      | ND2D2BWP40   | 0.080 | 0.000 |   0.165 |    0.177 | 
     | sb_wide/U1421               | A2 v -> ZN ^         | ND2D2BWP40   | 0.077 | 0.072 |   0.237 |    0.249 | 
     | sb_wide/out_1_4_id1_reg_14_ |                      | DFQD2BWP40   | 0.077 | 0.000 |   0.238 |    0.249 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.150 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.108 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.096 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.041 | 
     | sb_wide/out_1_4_id1_reg_14_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin sb_wide/out_1_1_id1_reg_5_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.027
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.238
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S3_T1[5] v |              | 0.023 |       |   0.024 |    0.036 | 
     | sb_wide                    | in_3_1[5] v         | sb_unq1      |       |       |   0.026 |    0.037 | 
     | sb_wide/U852               |                     | AOI22D0BWP40 | 0.023 | 0.001 |   0.026 |    0.037 | 
     | sb_wide/U852               | B2 v -> ZN ^        | AOI22D0BWP40 | 0.142 | 0.117 |   0.143 |    0.155 | 
     | sb_wide/U854               |                     | ND2D1BWP40   | 0.142 | 0.000 |   0.143 |    0.155 | 
     | sb_wide/U854               | A1 ^ -> ZN v        | ND2D1BWP40   | 0.089 | 0.095 |   0.238 |    0.250 | 
     | sb_wide/out_1_1_id1_reg_5_ |                     | DFQD2BWP40   | 0.089 | 0.000 |   0.238 |    0.250 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.150 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.108 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.047 | 0.005 |  -0.092 |   -0.104 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.038 |   -0.050 | 
     | sb_wide/out_1_1_id1_reg_5_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.038 |   -0.049 | 
     +----------------------------------------------------------------------------------------------------------+ 

