<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDKernelCodeT.h source code [llvm/llvm/lib/Target/AMDGPU/AMDKernelCodeT.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="amd_code_property_mask_t,amd_code_version_t,amd_element_byte_size_t,amd_kernel_code_s,hsa_dim3_s,hsa_ext_control_directives_s "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDKernelCodeT.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDKernelCodeT.h.html'>AMDKernelCodeT.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUKernelCodeT.h - Print AMDGPU assembly code ---------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file AMDKernelCodeT.h</i></td></tr>
<tr><th id="9">9</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#<span data-ppcond="11">ifndef</span> <span class="macro" data-ref="_M/AMDKERNELCODET_H">AMDKERNELCODET_H</span></u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/AMDKERNELCODET_H" data-ref="_M/AMDKERNELCODET_H">AMDKERNELCODET_H</dfn></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/MC/SubtargetFeature.h.html">"llvm/MC/SubtargetFeature.h"</a></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="20">20</th><td><i>//---------------------------------------------------------------------------//</i></td></tr>
<tr><th id="21">21</th><td><i>// AMD Kernel Code, and its dependencies                                     //</i></td></tr>
<tr><th id="22">22</th><td><i>//---------------------------------------------------------------------------//</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="typedef" id="hsa_powertwo8_t" title='hsa_powertwo8_t' data-type='uint8_t' data-ref="hsa_powertwo8_t">hsa_powertwo8_t</dfn>;</td></tr>
<tr><th id="25">25</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="hsa_ext_code_kind_t" title='hsa_ext_code_kind_t' data-type='uint32_t' data-ref="hsa_ext_code_kind_t">hsa_ext_code_kind_t</dfn>;</td></tr>
<tr><th id="26">26</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="typedef" id="hsa_ext_brig_profile8_t" title='hsa_ext_brig_profile8_t' data-type='uint8_t' data-ref="hsa_ext_brig_profile8_t">hsa_ext_brig_profile8_t</dfn>;</td></tr>
<tr><th id="27">27</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="typedef" id="hsa_ext_brig_machine_model8_t" title='hsa_ext_brig_machine_model8_t' data-type='uint8_t' data-ref="hsa_ext_brig_machine_model8_t">hsa_ext_brig_machine_model8_t</dfn>;</td></tr>
<tr><th id="28">28</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="typedef" id="hsa_ext_control_directive_present64_t" title='hsa_ext_control_directive_present64_t' data-type='uint64_t' data-ref="hsa_ext_control_directive_present64_t">hsa_ext_control_directive_present64_t</dfn>;</td></tr>
<tr><th id="29">29</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="typedef" id="hsa_ext_exception_kind16_t" title='hsa_ext_exception_kind16_t' data-type='uint16_t' data-ref="hsa_ext_exception_kind16_t">hsa_ext_exception_kind16_t</dfn>;</td></tr>
<tr><th id="30">30</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="hsa_ext_code_kind32_t" title='hsa_ext_code_kind32_t' data-type='uint32_t' data-ref="hsa_ext_code_kind32_t">hsa_ext_code_kind32_t</dfn>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="hsa_dim3_s" title='hsa_dim3_s' data-ref="hsa_dim3_s"><a class="type" href="#hsa_dim3_s" title='hsa_dim3_s' data-ref="hsa_dim3_s">hsa_dim3_s</a></dfn> {</td></tr>
<tr><th id="33">33</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="hsa_dim3_s::x" title='hsa_dim3_s::x' data-ref="hsa_dim3_s::x">x</dfn>;</td></tr>
<tr><th id="34">34</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="hsa_dim3_s::y" title='hsa_dim3_s::y' data-ref="hsa_dim3_s::y">y</dfn>;</td></tr>
<tr><th id="35">35</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="hsa_dim3_s::z" title='hsa_dim3_s::z' data-ref="hsa_dim3_s::z">z</dfn>;</td></tr>
<tr><th id="36">36</th><td>} <dfn class="typedef" id="hsa_dim3_t" title='hsa_dim3_t' data-type='struct hsa_dim3_s' data-ref="hsa_dim3_t">hsa_dim3_t</dfn>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// The version of the amd_*_code_t struct. Minor versions must be</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// backward compatible.</i></td></tr>
<tr><th id="40">40</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="amd_code_version32_t" title='amd_code_version32_t' data-type='uint32_t' data-ref="amd_code_version32_t">amd_code_version32_t</dfn>;</td></tr>
<tr><th id="41">41</th><td><b>enum</b> <dfn class="type def" id="amd_code_version_t" title='amd_code_version_t' data-ref="amd_code_version_t">amd_code_version_t</dfn> {</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="amd_code_version_t::AMD_CODE_VERSION_MAJOR" title='amd_code_version_t::AMD_CODE_VERSION_MAJOR' data-ref="amd_code_version_t::AMD_CODE_VERSION_MAJOR">AMD_CODE_VERSION_MAJOR</dfn> = <var>0</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="amd_code_version_t::AMD_CODE_VERSION_MINOR" title='amd_code_version_t::AMD_CODE_VERSION_MINOR' data-ref="amd_code_version_t::AMD_CODE_VERSION_MINOR">AMD_CODE_VERSION_MINOR</dfn> = <var>1</var></td></tr>
<tr><th id="44">44</th><td>};</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>// Sets val bits for specified mask in specified dst packed instance.</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/AMD_HSA_BITS_SET" data-ref="_M/AMD_HSA_BITS_SET">AMD_HSA_BITS_SET</dfn>(dst, mask, val)                                       \</u></td></tr>
<tr><th id="48">48</th><td><u>  dst &amp;= (~(1 &lt;&lt; mask ## _SHIFT) &amp; ~mask);                                     \</u></td></tr>
<tr><th id="49">49</th><td><u>  dst |= (((val) &lt;&lt; mask ## _SHIFT) &amp; mask)</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>// Gets bits for specified mask from specified src packed instance.</i></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/AMD_HSA_BITS_GET" data-ref="_M/AMD_HSA_BITS_GET">AMD_HSA_BITS_GET</dfn>(src, mask)                                            \</u></td></tr>
<tr><th id="53">53</th><td><u>  ((src &amp; mask) &gt;&gt; mask ## _SHIFT)</u>                                             \</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i class="doc">/// The values used to define the number of bytes to use for the</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">/// swizzle element size.</i></td></tr>
<tr><th id="57">57</th><td><b>enum</b> <dfn class="type def" id="amd_element_byte_size_t" title='amd_element_byte_size_t' data-ref="amd_element_byte_size_t">amd_element_byte_size_t</dfn> {</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="amd_element_byte_size_t::AMD_ELEMENT_2_BYTES" title='amd_element_byte_size_t::AMD_ELEMENT_2_BYTES' data-ref="amd_element_byte_size_t::AMD_ELEMENT_2_BYTES">AMD_ELEMENT_2_BYTES</dfn> = <var>0</var>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="amd_element_byte_size_t::AMD_ELEMENT_4_BYTES" title='amd_element_byte_size_t::AMD_ELEMENT_4_BYTES' data-ref="amd_element_byte_size_t::AMD_ELEMENT_4_BYTES">AMD_ELEMENT_4_BYTES</dfn> = <var>1</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="amd_element_byte_size_t::AMD_ELEMENT_8_BYTES" title='amd_element_byte_size_t::AMD_ELEMENT_8_BYTES' data-ref="amd_element_byte_size_t::AMD_ELEMENT_8_BYTES">AMD_ELEMENT_8_BYTES</dfn> = <var>2</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="amd_element_byte_size_t::AMD_ELEMENT_16_BYTES" title='amd_element_byte_size_t::AMD_ELEMENT_16_BYTES' data-ref="amd_element_byte_size_t::AMD_ELEMENT_16_BYTES">AMD_ELEMENT_16_BYTES</dfn> = <var>3</var></td></tr>
<tr><th id="62">62</th><td>};</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// Shader program settings for CS. Contains COMPUTE_PGM_RSRC1 and</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">/// COMPUTE_PGM_RSRC2 registers.</i></td></tr>
<tr><th id="66">66</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="typedef" id="amd_compute_pgm_resource_register64_t" title='amd_compute_pgm_resource_register64_t' data-type='uint64_t' data-ref="amd_compute_pgm_resource_register64_t">amd_compute_pgm_resource_register64_t</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i class="doc">/// Every amd_*_code_t has the following properties, which are composed of</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">/// a number of bit fields. Every bit field has a mask (AMD_CODE_PROPERTY_*),</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">/// bit width (AMD_CODE_PROPERTY_*_WIDTH, and bit shift amount</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">/// (AMD_CODE_PROPERTY_*_SHIFT) for convenient access. Unused bits must be 0.</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">///</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// (Note that bit fields cannot be used as their layout is</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// implementation defined in the C standard and so cannot be used to</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">/// specify an ABI)</i></td></tr>
<tr><th id="76">76</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="amd_code_property32_t" title='amd_code_property32_t' data-type='uint32_t' data-ref="amd_code_property32_t">amd_code_property32_t</dfn>;</td></tr>
<tr><th id="77">77</th><td><b>enum</b> <dfn class="type def" id="amd_code_property_mask_t" title='amd_code_property_mask_t' data-ref="amd_code_property_mask_t">amd_code_property_mask_t</dfn> {</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i class="doc">/// Enable the setup of the SGPR user data registers</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// (AMD_CODE_PROPERTY_ENABLE_SGPR_*), see documentation of amd_kernel_code_t</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  /// for initial register state.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// The total number of SGPRuser data registers requested must not</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// exceed 16. Any requests beyond 16 will be ignored.</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// Used to set COMPUTE_PGM_RSRC2.USER_SGPR (set to total count of</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">  /// SGPR user data registers enabled up to 16).</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT</dfn> = <var>0</var>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT</a>,</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT</dfn> = <var>1</var>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT</a>,</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT</dfn> = <var>2</var>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT</a>,</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT</dfn> = <var>3</var>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT</a>,</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT</dfn> = <var>4</var>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT</a>,</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT</dfn> = <var>5</var>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT</a>,</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT</dfn> = <var>6</var>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT</a>,</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT</dfn> = <var>7</var>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT</a>,</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT</dfn> = <var>8</var>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT</a>,</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT</dfn> = <var>9</var>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT</a>,</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_SHIFT">AMD_CODE_PROPERTY_RESERVED1_SHIFT</dfn> = <var>10</var>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_WIDTH">AMD_CODE_PROPERTY_RESERVED1_WIDTH</dfn> = <var>6</var>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1">AMD_CODE_PROPERTY_RESERVED1</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_WIDTH">AMD_CODE_PROPERTY_RESERVED1_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED1_SHIFT">AMD_CODE_PROPERTY_RESERVED1_SHIFT</a>,</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <i class="doc">/// Control wave ID base counter for GDS ordered-append. Used to set</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  /// COMPUTE_DISPATCH_INITIATOR.ORDERED_APPEND_ENBL. (Not sure if</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// ORDERED_APPEND_MODE also needs to be settable)</i></td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT</dfn> = <var>16</var>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT</a>,</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i class="doc">/// The interleave (swizzle) element size in bytes required by the</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  /// code for private memory. This must be 2, 4, 8 or 16. This value</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// is provided to the finalizer when it is invoked and is recorded</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  /// here. The hardware will interleave the memory requests of each</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// lane of a wavefront by this element size to ensure each</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  /// work-item gets a distinct memory memory location. Therefore, the</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">  /// finalizer ensures that all load and store operations done to</i></td></tr>
<tr><th id="147">147</th><td><i class="doc">  /// private memory do not exceed this size. For example, if the</i></td></tr>
<tr><th id="148">148</th><td><i class="doc">  /// element size is 4 (32-bits or dword) and a 64-bit value must be</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">  /// loaded, the finalizer will generate two 32-bit loads. This</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// ensures that the interleaving will get the work-item</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// specific dword for both halves of the 64-bit value. If it just</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">  /// did a 64-bit load then it would get one dword which belonged to</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">  /// its own work-item, but the second dword would belong to the</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">  /// adjacent lane work-item since the interleaving is in dwords.</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">  /// The value used must match the value that the runtime configures</i></td></tr>
<tr><th id="157">157</th><td><i class="doc">  /// the GPU flat scratch (SH_STATIC_MEM_CONFIG.ELEMENT_SIZE). This</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">  /// is generally DWORD.</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  /// uSE VALUES FROM THE AMD_ELEMENT_BYTE_SIZE_T ENUM.</i></td></tr>
<tr><th id="161">161</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT</dfn> = <var>17</var>,</td></tr>
<tr><th id="162">162</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH</dfn> = <var>2</var>,</td></tr>
<tr><th id="163">163</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT</a>,</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i class="doc">/// Are global memory addresses 64 bits. Must match</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">  /// amd_kernel_code_t.hsail_machine_model ==</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">  /// HSA_MACHINE_LARGE. Must also match</i></td></tr>
<tr><th id="168">168</th><td><i class="doc">  /// SH_MEM_CONFIG.PTR32 (GFX6 (SI)/GFX7 (CI)),</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">  /// SH_MEM_CONFIG.ADDRESS_MODE (GFX8 (VI)+).</i></td></tr>
<tr><th id="170">170</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_SHIFT">AMD_CODE_PROPERTY_IS_PTR64_SHIFT</dfn> = <var>19</var>,</td></tr>
<tr><th id="171">171</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_WIDTH">AMD_CODE_PROPERTY_IS_PTR64_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="172">172</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64">AMD_CODE_PROPERTY_IS_PTR64</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_WIDTH">AMD_CODE_PROPERTY_IS_PTR64_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_PTR64_SHIFT">AMD_CODE_PROPERTY_IS_PTR64_SHIFT</a>,</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i class="doc">/// Indicate if the generated ISA is using a dynamically sized call</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">  /// stack. This can happen if calls are implemented using a call</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// stack and recursion, alloca or calls to indirect functions are</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  /// present. In these cases the Finalizer cannot compute the total</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  /// private segment size at compile time. In this case the</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// workitem_private_segment_byte_size only specifies the statically</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  /// know private segment size, and additional space must be added</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">  /// for the call stack.</i></td></tr>
<tr><th id="182">182</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT</dfn> = <var>20</var>,</td></tr>
<tr><th id="183">183</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="184">184</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT</a>,</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i class="doc">/// Indicate if code generated has support for debugging.</i></td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT</dfn> = <var>21</var>,</td></tr>
<tr><th id="188">188</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="189">189</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT</a>,</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT</dfn> = <var>22</var>,</td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH</dfn> = <var>1</var>,</td></tr>
<tr><th id="193">193</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT</a>,</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_SHIFT">AMD_CODE_PROPERTY_RESERVED2_SHIFT</dfn> = <var>23</var>,</td></tr>
<tr><th id="196">196</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_WIDTH">AMD_CODE_PROPERTY_RESERVED2_WIDTH</dfn> = <var>9</var>,</td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2">AMD_CODE_PROPERTY_RESERVED2</dfn> = ((<var>1</var> &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_WIDTH" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_WIDTH' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_WIDTH">AMD_CODE_PROPERTY_RESERVED2_WIDTH</a>) - <var>1</var>) &lt;&lt; <a class="enum" href="#amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_SHIFT" title='amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_SHIFT' data-ref="amd_code_property_mask_t::AMD_CODE_PROPERTY_RESERVED2_SHIFT">AMD_CODE_PROPERTY_RESERVED2_SHIFT</a></td></tr>
<tr><th id="198">198</th><td>};</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><i class="doc">/// The hsa_ext_control_directives_t specifies the values for the HSAIL</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">/// control directives. These control how the finalizer generates code. This</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">/// struct is used both as an argument to hsaFinalizeKernel to specify values for</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">/// the control directives, and is used in HsaKernelCode to record the values of</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">/// the control directives that the finalize used when generating the code which</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">/// either came from the finalizer argument or explicit HSAIL control</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">/// directives. See the definition of the control directives in HSA Programmer's</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">/// Reference Manual which also defines how the values specified as finalizer</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">/// arguments have to agree with the control directives in the HSAIL code.</i></td></tr>
<tr><th id="209">209</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="hsa_ext_control_directives_s" title='hsa_ext_control_directives_s' data-ref="hsa_ext_control_directives_s"><a class="type" href="#hsa_ext_control_directives_s" title='hsa_ext_control_directives_s' data-ref="hsa_ext_control_directives_s">hsa_ext_control_directives_s</a></dfn> {</td></tr>
<tr><th id="210">210</th><td>  <i class="doc">/// This is a bit set indicating which control directives have been</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">  /// specified. If the value is 0 then there are no control directives specified</i></td></tr>
<tr><th id="212">212</th><td><i class="doc">  /// and the rest of the fields can be ignored. The bits are accessed using the</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">  /// hsa_ext_control_directives_present_mask_t. Any control directive that is not</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  /// enabled in this bit set must have the value of all 0s.</i></td></tr>
<tr><th id="215">215</th><td>  <a class="typedef" href="#hsa_ext_control_directive_present64_t" title='hsa_ext_control_directive_present64_t' data-type='uint64_t' data-ref="hsa_ext_control_directive_present64_t">hsa_ext_control_directive_present64_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::enabled_control_directives" title='hsa_ext_control_directives_s::enabled_control_directives' data-ref="hsa_ext_control_directives_s::enabled_control_directives">enabled_control_directives</dfn>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i class="doc">/// If enableBreakExceptions is not enabled then must be 0, otherwise must be</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// non-0 and specifies the set of HSAIL exceptions that must have the BREAK</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// policy enabled. If this set is not empty then the generated code may have</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">  /// lower performance than if the set is empty. If the kernel being finalized</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">  /// has any enablebreakexceptions control directives, then the values specified</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">  /// by this argument are unioned with the values in these control</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">  /// directives. If any of the functions the kernel calls have an</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// enablebreakexceptions control directive, then they must be equal or a</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">  /// subset of, this union.</i></td></tr>
<tr><th id="226">226</th><td>  <a class="typedef" href="#hsa_ext_exception_kind16_t" title='hsa_ext_exception_kind16_t' data-type='uint16_t' data-ref="hsa_ext_exception_kind16_t">hsa_ext_exception_kind16_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::enable_break_exceptions" title='hsa_ext_control_directives_s::enable_break_exceptions' data-ref="hsa_ext_control_directives_s::enable_break_exceptions">enable_break_exceptions</dfn>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// If enableDetectExceptions is not enabled then must be 0, otherwise must be</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">  /// non-0 and specifies the set of HSAIL exceptions that must have the DETECT</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">  /// policy enabled. If this set is not empty then the generated code may have</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  /// lower performance than if the set is empty. However, an implementation</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// should endeavour to make the performance impact small. If the kernel being</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// finalized has any enabledetectexceptions control directives, then the</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">  /// values specified by this argument are unioned with the values in these</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">  /// control directives. If any of the functions the kernel calls have an</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">  /// enabledetectexceptions control directive, then they must be equal or a</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// subset of, this union.</i></td></tr>
<tr><th id="238">238</th><td>  <a class="typedef" href="#hsa_ext_exception_kind16_t" title='hsa_ext_exception_kind16_t' data-type='uint16_t' data-ref="hsa_ext_exception_kind16_t">hsa_ext_exception_kind16_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::enable_detect_exceptions" title='hsa_ext_control_directives_s::enable_detect_exceptions' data-ref="hsa_ext_control_directives_s::enable_detect_exceptions">enable_detect_exceptions</dfn>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i class="doc">/// If maxDynamicGroupSize is not enabled then must be 0, and any amount of</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">  /// dynamic group segment can be allocated for a dispatch, otherwise the value</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// specifies the maximum number of bytes of dynamic group segment that can be</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// allocated for a dispatch. If the kernel being finalized has any</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// maxdynamicsize control directives, then the values must be the same, and</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// must be the same as this argument if it is enabled. This value can be used</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  /// by the finalizer to determine the maximum number of bytes of group memory</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  /// used by each work-group by adding this value to the group memory required</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">  /// for all group segment variables used by the kernel and all functions it</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// calls, and group memory used to implement other HSAIL features such as</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  /// fbarriers and the detect exception operations. This can allow the finalizer</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  /// to determine the expected number of work-groups that can be executed by a</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// compute unit and allow more resources to be allocated to the work-items if</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// it is known that fewer work-groups can be executed due to group memory</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">  /// limitations.</i></td></tr>
<tr><th id="255">255</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::max_dynamic_group_size" title='hsa_ext_control_directives_s::max_dynamic_group_size' data-ref="hsa_ext_control_directives_s::max_dynamic_group_size">max_dynamic_group_size</dfn>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i class="doc">/// If maxFlatGridSize is not enabled then must be 0, otherwise must be greater</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">  /// than 0. See HSA Programmer's Reference Manual description of</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">  /// maxflatgridsize control directive.</i></td></tr>
<tr><th id="260">260</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::max_flat_grid_size" title='hsa_ext_control_directives_s::max_flat_grid_size' data-ref="hsa_ext_control_directives_s::max_flat_grid_size">max_flat_grid_size</dfn>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <i class="doc">/// If maxFlatWorkgroupSize is not enabled then must be 0, otherwise must be</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  /// greater than 0. See HSA Programmer's Reference Manual description of</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// maxflatworkgroupsize control directive.</i></td></tr>
<tr><th id="265">265</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::max_flat_workgroup_size" title='hsa_ext_control_directives_s::max_flat_workgroup_size' data-ref="hsa_ext_control_directives_s::max_flat_workgroup_size">max_flat_workgroup_size</dfn>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i class="doc">/// If requestedWorkgroupsPerCu is not enabled then must be 0, and the</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// finalizer is free to generate ISA that may result in any number of</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  /// work-groups executing on a single compute unit. Otherwise, the finalizer</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// should attempt to generate ISA that will allow the specified number of</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">  /// work-groups to execute on a single compute unit. This is only a hint and</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// can be ignored by the finalizer. If the kernel being finalized, or any of</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">  /// the functions it calls, has a requested control directive, then the values</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">  /// must be the same. This can be used to determine the number of resources</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">  /// that should be allocated to a single work-group and work-item. For example,</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">  /// a low value may allow more resources to be allocated, resulting in higher</i></td></tr>
<tr><th id="277">277</th><td><i class="doc">  /// per work-item performance, as it is known there will never be more than the</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">  /// specified number of work-groups actually executing on the compute</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">  /// unit. Conversely, a high value may allocate fewer resources, resulting in</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// lower per work-item performance, which is offset by the fact it allows more</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  /// work-groups to actually execute on the compute unit.</i></td></tr>
<tr><th id="282">282</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::requested_workgroups_per_cu" title='hsa_ext_control_directives_s::requested_workgroups_per_cu' data-ref="hsa_ext_control_directives_s::requested_workgroups_per_cu">requested_workgroups_per_cu</dfn>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i class="doc">/// If not enabled then all elements for Dim3 must be 0, otherwise every</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// element must be greater than 0. See HSA Programmer's Reference Manual</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">  /// description of requiredgridsize control directive.</i></td></tr>
<tr><th id="287">287</th><td>  <a class="typedef" href="#hsa_dim3_t" title='hsa_dim3_t' data-type='struct hsa_dim3_s' data-ref="hsa_dim3_t">hsa_dim3_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::required_grid_size" title='hsa_ext_control_directives_s::required_grid_size' data-ref="hsa_ext_control_directives_s::required_grid_size">required_grid_size</dfn>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <i class="doc">/// If requiredWorkgroupSize is not enabled then all elements for Dim3 must be</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  /// 0, and the produced code can be dispatched with any legal work-group range</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">  /// consistent with the dispatch dimensions. Otherwise, the code produced must</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// always be dispatched with the specified work-group range. No element of the</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// specified range must be 0. It must be consistent with required_dimensions</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  /// and max_flat_workgroup_size. If the kernel being finalized, or any of the</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">  /// functions it calls, has a requiredworkgroupsize control directive, then the</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">  /// values must be the same. Specifying a value can allow the finalizer to</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">  /// optimize work-group id operations, and if the number of work-items in the</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">  /// work-group is less than the WAVESIZE then barrier operations can be</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">  /// optimized to just a memory fence.</i></td></tr>
<tr><th id="300">300</th><td>  <a class="typedef" href="#hsa_dim3_t" title='hsa_dim3_t' data-type='struct hsa_dim3_s' data-ref="hsa_dim3_t">hsa_dim3_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::required_workgroup_size" title='hsa_ext_control_directives_s::required_workgroup_size' data-ref="hsa_ext_control_directives_s::required_workgroup_size">required_workgroup_size</dfn>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <i class="doc">/// If requiredDim is not enabled then must be 0 and the produced kernel code</i></td></tr>
<tr><th id="303">303</th><td><i class="doc">  /// can be dispatched with 1, 2 or 3 dimensions. If enabled then the value is</i></td></tr>
<tr><th id="304">304</th><td><i class="doc">  /// 1..3 and the code produced must only be dispatched with a dimension that</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">  /// matches. Other values are illegal. If the kernel being finalized, or any of</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">  /// the functions it calls, has a requireddimsize control directive, then the</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// values must be the same. This can be used to optimize the code generated to</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">  /// compute the absolute and flat work-group and work-item id, and the dim</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">  /// HSAIL operations.</i></td></tr>
<tr><th id="310">310</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::required_dim" title='hsa_ext_control_directives_s::required_dim' data-ref="hsa_ext_control_directives_s::required_dim">required_dim</dfn>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i class="doc">/// Reserved. Must be 0.</i></td></tr>
<tr><th id="313">313</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="hsa_ext_control_directives_s::reserved" title='hsa_ext_control_directives_s::reserved' data-ref="hsa_ext_control_directives_s::reserved">reserved</dfn>[<var>75</var>];</td></tr>
<tr><th id="314">314</th><td>} <dfn class="typedef" id="hsa_ext_control_directives_t" title='hsa_ext_control_directives_t' data-type='struct hsa_ext_control_directives_s' data-ref="hsa_ext_control_directives_t">hsa_ext_control_directives_t</dfn>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><i class="doc">/// AMD Kernel Code Object (amd_kernel_code_t). GPU CP uses the AMD Kernel</i></td></tr>
<tr><th id="317">317</th><td><i class="doc">/// Code Object to set up the hardware to execute the kernel dispatch.</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">///</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">/// Initial Kernel Register State.</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">///</i></td></tr>
<tr><th id="321">321</th><td><i class="doc">/// Initial kernel register state will be set up by CP/SPI prior to the start</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">/// of execution of every wavefront. This is limited by the constraints of the</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">/// current hardware.</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">///</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">/// The order of the SGPR registers is defined, but the Finalizer can specify</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">/// which ones are actually setup in the amd_kernel_code_t object using the</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">/// enable_sgpr_* bit fields. The register numbers used for enabled registers</i></td></tr>
<tr><th id="328">328</th><td><i class="doc">/// are dense starting at SGPR0: the first enabled register is SGPR0, the next</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">/// enabled register is SGPR1 etc.; disabled registers do not have an SGPR</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">/// number.</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">///</i></td></tr>
<tr><th id="332">332</th><td><i class="doc">/// The initial SGPRs comprise up to 16 User SRGPs that are set up by CP and</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">/// apply to all waves of the grid. It is possible to specify more than 16 User</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">/// SGPRs using the enable_sgpr_* bit fields, in which case only the first 16</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">/// are actually initialized. These are then immediately followed by the System</i></td></tr>
<tr><th id="336">336</th><td><i class="doc">/// SGPRs that are set up by ADC/SPI and can have different values for each wave</i></td></tr>
<tr><th id="337">337</th><td><i class="doc">/// of the grid dispatch.</i></td></tr>
<tr><th id="338">338</th><td><i class="doc">///</i></td></tr>
<tr><th id="339">339</th><td><i class="doc">/// SGPR register initial state is defined as follows:</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">///</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">/// Private Segment Buffer (enable_sgpr_private_segment_buffer):</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">///   Number of User SGPR registers: 4. V# that can be used, together with</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">///   Scratch Wave Offset as an offset, to access the Private/Spill/Arg</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">///   segments using a segment address. It must be set as follows:</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">///     - Base address: of the scratch memory area used by the dispatch. It</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">///       does not include the scratch wave offset. It will be the per process</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">///       SH_HIDDEN_PRIVATE_BASE_VMID plus any offset from this dispatch (for</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">///       example there may be a per pipe offset, or per AQL Queue offset).</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">///     - Stride + data_format: Element Size * Index Stride (???)</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">///     - Cache swizzle: ???</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">///     - Swizzle enable: SH_STATIC_MEM_CONFIG.SWIZZLE_ENABLE (must be 1 for</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">///       scratch)</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">///     - Num records: Flat Scratch Work Item Size / Element Size (???)</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">///     - Dst_sel_*: ???</i></td></tr>
<tr><th id="355">355</th><td><i class="doc">///     - Num_format: ???</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">///     - Element_size: SH_STATIC_MEM_CONFIG.ELEMENT_SIZE (will be DWORD, must</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">///       agree with amd_kernel_code_t.privateElementSize)</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">///     - Index_stride: SH_STATIC_MEM_CONFIG.INDEX_STRIDE (will be 64 as must</i></td></tr>
<tr><th id="359">359</th><td><i class="doc">///       be number of wavefront lanes for scratch, must agree with</i></td></tr>
<tr><th id="360">360</th><td><i class="doc">///       amd_kernel_code_t.wavefrontSize)</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">///     - Add tid enable: 1</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">///     - ATC: from SH_MEM_CONFIG.PRIVATE_ATC,</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">///     - Hash_enable: ???</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">///     - Heap: ???</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">///     - Mtype: from SH_STATIC_MEM_CONFIG.PRIVATE_MTYPE</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">///     - Type: 0 (a buffer) (???)</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">///</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">/// Dispatch Ptr (enable_sgpr_dispatch_ptr):</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">///   Number of User SGPR registers: 2. 64 bit address of AQL dispatch packet</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">///   for kernel actually executing.</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">///</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">/// Queue Ptr (enable_sgpr_queue_ptr):</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">///   Number of User SGPR registers: 2. 64 bit address of AmdQueue object for</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">///   AQL queue on which the dispatch packet was queued.</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">///</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">/// Kernarg Segment Ptr (enable_sgpr_kernarg_segment_ptr):</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">///   Number of User SGPR registers: 2. 64 bit address of Kernarg segment. This</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">///   is directly copied from the kernargPtr in the dispatch packet. Having CP</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">///   load it once avoids loading it at the beginning of every wavefront.</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">///</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">/// Dispatch Id (enable_sgpr_dispatch_id):</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">///   Number of User SGPR registers: 2. 64 bit Dispatch ID of the dispatch</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">///   packet being executed.</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">///</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">/// Flat Scratch Init (enable_sgpr_flat_scratch_init):</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">///   Number of User SGPR registers: 2. This is 2 SGPRs.</i></td></tr>
<tr><th id="387">387</th><td><i class="doc">///</i></td></tr>
<tr><th id="388">388</th><td><i class="doc">///   For CI/VI:</i></td></tr>
<tr><th id="389">389</th><td><i class="doc">///     The first SGPR is a 32 bit byte offset from SH_MEM_HIDDEN_PRIVATE_BASE</i></td></tr>
<tr><th id="390">390</th><td><i class="doc">///     to base of memory for scratch for this dispatch. This is the same offset</i></td></tr>
<tr><th id="391">391</th><td><i class="doc">///     used in computing the Scratch Segment Buffer base address. The value of</i></td></tr>
<tr><th id="392">392</th><td><i class="doc">///     Scratch Wave Offset must be added by the kernel code and moved to</i></td></tr>
<tr><th id="393">393</th><td><i class="doc">///     SGPRn-4 for use as the FLAT SCRATCH BASE in flat memory instructions.</i></td></tr>
<tr><th id="394">394</th><td><i class="doc">///</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">///     The second SGPR is 32 bit byte size of a single work-item's scratch</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">///     memory usage. This is directly loaded from the dispatch packet Private</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">///     Segment Byte Size and rounded up to a multiple of DWORD.</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">///</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">///     <span class="command">\todo</span> [Does CP need to round this to &gt;4 byte alignment?]</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">///</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">///     The kernel code must move to SGPRn-3 for use as the FLAT SCRATCH SIZE in</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">///     flat memory instructions. Having CP load it once avoids loading it at</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">///     the beginning of every wavefront.</i></td></tr>
<tr><th id="404">404</th><td><i class="doc">///</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">///   For PI:</i></td></tr>
<tr><th id="406">406</th><td><i class="doc">///     This is the 64 bit base address of the scratch backing memory for</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">///     allocated by CP for this dispatch.</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">///</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">/// Private Segment Size (enable_sgpr_private_segment_size):</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">///   Number of User SGPR registers: 1. The 32 bit byte size of a single</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">///   work-item's scratch memory allocation. This is the value from the dispatch</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">///   packet. Private Segment Byte Size rounded up by CP to a multiple of DWORD.</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">///</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">///   <span class="command">\todo</span> [Does CP need to round this to &gt;4 byte alignment?]</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">///</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">///   Having CP load it once avoids loading it at the beginning of every</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">///   wavefront.</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">///</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">///   <span class="command">\todo</span> [This will not be used for CI/VI since it is the same value as</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">///   the second SGPR of Flat Scratch Init. However, it is need for PI which</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">///   changes meaning of Flat Scratchg Init..]</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">///</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">/// Grid Work-Group Count X (enable_sgpr_grid_workgroup_count_x):</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">///   Number of User SGPR registers: 1. 32 bit count of the number of</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">///   work-groups in the X dimension for the grid being executed. Computed from</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">///   the fields in the HsaDispatchPacket as</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">///   ((gridSize.x+workgroupSize.x-1)/workgroupSize.x).</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">///</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">/// Grid Work-Group Count Y (enable_sgpr_grid_workgroup_count_y):</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">///   Number of User SGPR registers: 1. 32 bit count of the number of</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">///   work-groups in the Y dimension for the grid being executed. Computed from</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">///   the fields in the HsaDispatchPacket as</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">///   ((gridSize.y+workgroupSize.y-1)/workgroupSize.y).</i></td></tr>
<tr><th id="434">434</th><td><i class="doc">///</i></td></tr>
<tr><th id="435">435</th><td><i class="doc">///   Only initialized if &lt;16 previous SGPRs initialized.</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">///</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">/// Grid Work-Group Count Z (enable_sgpr_grid_workgroup_count_z):</i></td></tr>
<tr><th id="438">438</th><td><i class="doc">///   Number of User SGPR registers: 1. 32 bit count of the number of</i></td></tr>
<tr><th id="439">439</th><td><i class="doc">///   work-groups in the Z dimension for the grid being executed. Computed</i></td></tr>
<tr><th id="440">440</th><td><i class="doc">///   from the fields in the HsaDispatchPacket as</i></td></tr>
<tr><th id="441">441</th><td><i class="doc">///   ((gridSize.z+workgroupSize.z-1)/workgroupSize.z).</i></td></tr>
<tr><th id="442">442</th><td><i class="doc">///</i></td></tr>
<tr><th id="443">443</th><td><i class="doc">///   Only initialized if &lt;16 previous SGPRs initialized.</i></td></tr>
<tr><th id="444">444</th><td><i class="doc">///</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">/// Work-Group Id X (enable_sgpr_workgroup_id_x):</i></td></tr>
<tr><th id="446">446</th><td><i class="doc">///   Number of System SGPR registers: 1. 32 bit work group id in X dimension</i></td></tr>
<tr><th id="447">447</th><td><i class="doc">///   of grid for wavefront. Always present.</i></td></tr>
<tr><th id="448">448</th><td><i class="doc">///</i></td></tr>
<tr><th id="449">449</th><td><i class="doc">/// Work-Group Id Y (enable_sgpr_workgroup_id_y):</i></td></tr>
<tr><th id="450">450</th><td><i class="doc">///   Number of System SGPR registers: 1. 32 bit work group id in Y dimension</i></td></tr>
<tr><th id="451">451</th><td><i class="doc">///   of grid for wavefront.</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">///</i></td></tr>
<tr><th id="453">453</th><td><i class="doc">/// Work-Group Id Z (enable_sgpr_workgroup_id_z):</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">///   Number of System SGPR registers: 1. 32 bit work group id in Z dimension</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">///   of grid for wavefront. If present then Work-group Id Y will also be</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">///   present</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">///</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">/// Work-Group Info (enable_sgpr_workgroup_info):</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">///   Number of System SGPR registers: 1. {first_wave, 14'b0000,</i></td></tr>
<tr><th id="460">460</th><td><i class="doc">///   ordered_append_term[10:0], threadgroup_size_in_waves[5:0]}</i></td></tr>
<tr><th id="461">461</th><td><i class="doc">///</i></td></tr>
<tr><th id="462">462</th><td><i class="doc">/// Private Segment Wave Byte Offset</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">/// (enable_sgpr_private_segment_wave_byte_offset):</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">///   Number of System SGPR registers: 1. 32 bit byte offset from base of</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">///   dispatch scratch base. Must be used as an offset with Private/Spill/Arg</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">///   segment address when using Scratch Segment Buffer. It must be added to</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">///   Flat Scratch Offset if setting up FLAT SCRATCH for flat addressing.</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">///</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">///</i></td></tr>
<tr><th id="470">470</th><td><i class="doc">/// The order of the VGPR registers is defined, but the Finalizer can specify</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">/// which ones are actually setup in the amd_kernel_code_t object using the</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">/// enableVgpr*  bit fields. The register numbers used for enabled registers</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">/// are dense starting at VGPR0: the first enabled register is VGPR0, the next</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">/// enabled register is VGPR1 etc.; disabled registers do not have an VGPR</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">/// number.</i></td></tr>
<tr><th id="476">476</th><td><i class="doc">///</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">/// VGPR register initial state is defined as follows:</i></td></tr>
<tr><th id="478">478</th><td><i class="doc">///</i></td></tr>
<tr><th id="479">479</th><td><i class="doc">/// Work-Item Id X (always initialized):</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">///   Number of registers: 1. 32 bit work item id in X dimension of work-group</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">///   for wavefront lane.</i></td></tr>
<tr><th id="482">482</th><td><i class="doc">///</i></td></tr>
<tr><th id="483">483</th><td><i class="doc">/// Work-Item Id X (enable_vgpr_workitem_id &gt; 0):</i></td></tr>
<tr><th id="484">484</th><td><i class="doc">///   Number of registers: 1. 32 bit work item id in Y dimension of work-group</i></td></tr>
<tr><th id="485">485</th><td><i class="doc">///   for wavefront lane.</i></td></tr>
<tr><th id="486">486</th><td><i class="doc">///</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">/// Work-Item Id X (enable_vgpr_workitem_id &gt; 0):</i></td></tr>
<tr><th id="488">488</th><td><i class="doc">///   Number of registers: 1. 32 bit work item id in Z dimension of work-group</i></td></tr>
<tr><th id="489">489</th><td><i class="doc">///   for wavefront lane.</i></td></tr>
<tr><th id="490">490</th><td><i class="doc">///</i></td></tr>
<tr><th id="491">491</th><td><i class="doc">///</i></td></tr>
<tr><th id="492">492</th><td><i class="doc">/// The setting of registers is being done by existing GPU hardware as follows:</i></td></tr>
<tr><th id="493">493</th><td><i class="doc">///   1) SGPRs before the Work-Group Ids are set by CP using the 16 User Data</i></td></tr>
<tr><th id="494">494</th><td><i class="doc">///      registers.</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">///   2) Work-group Id registers X, Y, Z are set by SPI which supports any</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">///      combination including none.</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">///   3) Scratch Wave Offset is also set by SPI which is why its value cannot</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">///      be added into the value Flat Scratch Offset which would avoid the</i></td></tr>
<tr><th id="499">499</th><td><i class="doc">///      Finalizer generated prolog having to do the add.</i></td></tr>
<tr><th id="500">500</th><td><i class="doc">///   4) The VGPRs are set by SPI which only supports specifying either (X),</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">///      (X, Y) or (X, Y, Z).</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">///</i></td></tr>
<tr><th id="503">503</th><td><i class="doc">/// Flat Scratch Dispatch Offset and Flat Scratch Size are adjacent SGRRs so</i></td></tr>
<tr><th id="504">504</th><td><i class="doc">/// they can be moved as a 64 bit value to the hardware required SGPRn-3 and</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">/// SGPRn-4 respectively using the Finalizer ?FLAT_SCRATCH? Register.</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">///</i></td></tr>
<tr><th id="507">507</th><td><i class="doc">/// The global segment can be accessed either using flat operations or buffer</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">/// operations. If buffer operations are used then the Global Buffer used to</i></td></tr>
<tr><th id="509">509</th><td><i class="doc">/// access HSAIL Global/Readonly/Kernarg (which are combine) segments using a</i></td></tr>
<tr><th id="510">510</th><td><i class="doc">/// segment address is not passed into the kernel code by CP since its base</i></td></tr>
<tr><th id="511">511</th><td><i class="doc">/// address is always 0. Instead the Finalizer generates prolog code to</i></td></tr>
<tr><th id="512">512</th><td><i class="doc">/// initialize 4 SGPRs with a V# that has the following properties, and then</i></td></tr>
<tr><th id="513">513</th><td><i class="doc">/// uses that in the buffer instructions:</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">///   - base address of 0</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">///   - no swizzle</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">///   - ATC=1</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">///   - MTYPE set to support memory coherence specified in</i></td></tr>
<tr><th id="518">518</th><td><i class="doc">///     amd_kernel_code_t.globalMemoryCoherence</i></td></tr>
<tr><th id="519">519</th><td><i class="doc">///</i></td></tr>
<tr><th id="520">520</th><td><i class="doc">/// When the Global Buffer is used to access the Kernarg segment, must add the</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">/// dispatch packet kernArgPtr to a kernarg segment address before using this V#.</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">/// Alternatively scalar loads can be used if the kernarg offset is uniform, as</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">/// the kernarg segment is constant for the duration of the kernel execution.</i></td></tr>
<tr><th id="524">524</th><td><i class="doc">///</i></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="amd_kernel_code_s" title='amd_kernel_code_s' data-ref="amd_kernel_code_s"><a class="type" href="#amd_kernel_code_s" title='amd_kernel_code_s' data-ref="amd_kernel_code_s">amd_kernel_code_s</a></dfn> {</td></tr>
<tr><th id="527">527</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="amd_kernel_code_s::amd_kernel_code_version_major" title='amd_kernel_code_s::amd_kernel_code_version_major' data-ref="amd_kernel_code_s::amd_kernel_code_version_major">amd_kernel_code_version_major</dfn>;</td></tr>
<tr><th id="528">528</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="amd_kernel_code_s::amd_kernel_code_version_minor" title='amd_kernel_code_s::amd_kernel_code_version_minor' data-ref="amd_kernel_code_s::amd_kernel_code_version_minor">amd_kernel_code_version_minor</dfn>;</td></tr>
<tr><th id="529">529</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::amd_machine_kind" title='amd_kernel_code_s::amd_machine_kind' data-ref="amd_kernel_code_s::amd_machine_kind">amd_machine_kind</dfn>;</td></tr>
<tr><th id="530">530</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::amd_machine_version_major" title='amd_kernel_code_s::amd_machine_version_major' data-ref="amd_kernel_code_s::amd_machine_version_major">amd_machine_version_major</dfn>;</td></tr>
<tr><th id="531">531</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::amd_machine_version_minor" title='amd_kernel_code_s::amd_machine_version_minor' data-ref="amd_kernel_code_s::amd_machine_version_minor">amd_machine_version_minor</dfn>;</td></tr>
<tr><th id="532">532</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::amd_machine_version_stepping" title='amd_kernel_code_s::amd_machine_version_stepping' data-ref="amd_kernel_code_s::amd_machine_version_stepping">amd_machine_version_stepping</dfn>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <i class="doc">/// Byte offset (possibly negative) from start of amd_kernel_code_t</i></td></tr>
<tr><th id="535">535</th><td><i class="doc">  /// object to kernel's entry point instruction. The actual code for</i></td></tr>
<tr><th id="536">536</th><td><i class="doc">  /// the kernel is required to be 256 byte aligned to match hardware</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">  /// requirements (SQ cache line is 16). The code must be position</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">  /// independent code (PIC) for AMD devices to give runtime the</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">  /// option of copying code to discrete GPU memory or APU L2</i></td></tr>
<tr><th id="540">540</th><td><i class="doc">  /// cache. The Finalizer should endeavour to allocate all kernel</i></td></tr>
<tr><th id="541">541</th><td><i class="doc">  /// machine code in contiguous memory pages so that a device</i></td></tr>
<tr><th id="542">542</th><td><i class="doc">  /// pre-fetcher will tend to only pre-fetch Kernel Code objects,</i></td></tr>
<tr><th id="543">543</th><td><i class="doc">  /// improving cache performance.</i></td></tr>
<tr><th id="544">544</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="amd_kernel_code_s::kernel_code_entry_byte_offset" title='amd_kernel_code_s::kernel_code_entry_byte_offset' data-ref="amd_kernel_code_s::kernel_code_entry_byte_offset">kernel_code_entry_byte_offset</dfn>;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <i class="doc">/// Range of bytes to consider prefetching expressed as an offset</i></td></tr>
<tr><th id="547">547</th><td><i class="doc">  /// and size. The offset is from the start (possibly negative) of</i></td></tr>
<tr><th id="548">548</th><td><i class="doc">  /// amd_kernel_code_t object. Set both to 0 if no prefetch</i></td></tr>
<tr><th id="549">549</th><td><i class="doc">  /// information is available.</i></td></tr>
<tr><th id="550">550</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="amd_kernel_code_s::kernel_code_prefetch_byte_offset" title='amd_kernel_code_s::kernel_code_prefetch_byte_offset' data-ref="amd_kernel_code_s::kernel_code_prefetch_byte_offset">kernel_code_prefetch_byte_offset</dfn>;</td></tr>
<tr><th id="551">551</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="amd_kernel_code_s::kernel_code_prefetch_byte_size" title='amd_kernel_code_s::kernel_code_prefetch_byte_size' data-ref="amd_kernel_code_s::kernel_code_prefetch_byte_size">kernel_code_prefetch_byte_size</dfn>;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <i class="doc">/// Reserved. Must be 0.</i></td></tr>
<tr><th id="554">554</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="amd_kernel_code_s::reserved0" title='amd_kernel_code_s::reserved0' data-ref="amd_kernel_code_s::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <i class="doc">/// Shader program settings for CS. Contains COMPUTE_PGM_RSRC1 and</i></td></tr>
<tr><th id="557">557</th><td><i class="doc">  /// COMPUTE_PGM_RSRC2 registers.</i></td></tr>
<tr><th id="558">558</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="amd_kernel_code_s::compute_pgm_resource_registers" title='amd_kernel_code_s::compute_pgm_resource_registers' data-ref="amd_kernel_code_s::compute_pgm_resource_registers">compute_pgm_resource_registers</dfn>;</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <i class="doc">/// Code properties. See amd_code_property_mask_t for a full list of</i></td></tr>
<tr><th id="561">561</th><td><i class="doc">  /// properties.</i></td></tr>
<tr><th id="562">562</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="amd_kernel_code_s::code_properties" title='amd_kernel_code_s::code_properties' data-ref="amd_kernel_code_s::code_properties">code_properties</dfn>;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <i class="doc">/// The amount of memory required for the combined private, spill</i></td></tr>
<tr><th id="565">565</th><td><i class="doc">  /// and arg segments for a work-item in bytes. If</i></td></tr>
<tr><th id="566">566</th><td><i class="doc">  /// is_dynamic_callstack is 1 then additional space must be added to</i></td></tr>
<tr><th id="567">567</th><td><i class="doc">  /// this value for the call stack.</i></td></tr>
<tr><th id="568">568</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="amd_kernel_code_s::workitem_private_segment_byte_size" title='amd_kernel_code_s::workitem_private_segment_byte_size' data-ref="amd_kernel_code_s::workitem_private_segment_byte_size">workitem_private_segment_byte_size</dfn>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <i class="doc">/// The amount of group segment memory required by a work-group in</i></td></tr>
<tr><th id="571">571</th><td><i class="doc">  /// bytes. This does not include any dynamically allocated group</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">  /// segment memory that may be added when the kernel is</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">  /// dispatched.</i></td></tr>
<tr><th id="574">574</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="amd_kernel_code_s::workgroup_group_segment_byte_size" title='amd_kernel_code_s::workgroup_group_segment_byte_size' data-ref="amd_kernel_code_s::workgroup_group_segment_byte_size">workgroup_group_segment_byte_size</dfn>;</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <i class="doc">/// Number of byte of GDS required by kernel dispatch. Must be 0 if</i></td></tr>
<tr><th id="577">577</th><td><i class="doc">  /// not using GDS.</i></td></tr>
<tr><th id="578">578</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="amd_kernel_code_s::gds_segment_byte_size" title='amd_kernel_code_s::gds_segment_byte_size' data-ref="amd_kernel_code_s::gds_segment_byte_size">gds_segment_byte_size</dfn>;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <i class="doc">/// The size in bytes of the kernarg segment that holds the values</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">  /// of the arguments to the kernel. This could be used by CP to</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">  /// prefetch the kernarg segment pointed to by the dispatch packet.</i></td></tr>
<tr><th id="583">583</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="amd_kernel_code_s::kernarg_segment_byte_size" title='amd_kernel_code_s::kernarg_segment_byte_size' data-ref="amd_kernel_code_s::kernarg_segment_byte_size">kernarg_segment_byte_size</dfn>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <i class="doc">/// Number of fbarrier's used in the kernel and all functions it</i></td></tr>
<tr><th id="586">586</th><td><i class="doc">  /// calls. If the implementation uses group memory to allocate the</i></td></tr>
<tr><th id="587">587</th><td><i class="doc">  /// fbarriers then that amount must already be included in the</i></td></tr>
<tr><th id="588">588</th><td><i class="doc">  /// workgroup_group_segment_byte_size total.</i></td></tr>
<tr><th id="589">589</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="amd_kernel_code_s::workgroup_fbarrier_count" title='amd_kernel_code_s::workgroup_fbarrier_count' data-ref="amd_kernel_code_s::workgroup_fbarrier_count">workgroup_fbarrier_count</dfn>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <i class="doc">/// Number of scalar registers used by a wavefront. This includes</i></td></tr>
<tr><th id="592">592</th><td><i class="doc">  /// the special SGPRs for VCC, Flat Scratch Base, Flat Scratch Size</i></td></tr>
<tr><th id="593">593</th><td><i class="doc">  /// and XNACK (for GFX8 (VI)). It does not include the 16 SGPR added if a</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">  /// trap handler is enabled. Used to set COMPUTE_PGM_RSRC1.SGPRS.</i></td></tr>
<tr><th id="595">595</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::wavefront_sgpr_count" title='amd_kernel_code_s::wavefront_sgpr_count' data-ref="amd_kernel_code_s::wavefront_sgpr_count">wavefront_sgpr_count</dfn>;</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <i class="doc">/// Number of vector registers used by each work-item. Used to set</i></td></tr>
<tr><th id="598">598</th><td><i class="doc">  /// COMPUTE_PGM_RSRC1.VGPRS.</i></td></tr>
<tr><th id="599">599</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::workitem_vgpr_count" title='amd_kernel_code_s::workitem_vgpr_count' data-ref="amd_kernel_code_s::workitem_vgpr_count">workitem_vgpr_count</dfn>;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <i class="doc">/// If reserved_vgpr_count is 0 then must be 0. Otherwise, this is the</i></td></tr>
<tr><th id="602">602</th><td><i class="doc">  /// first fixed VGPR number reserved.</i></td></tr>
<tr><th id="603">603</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::reserved_vgpr_first" title='amd_kernel_code_s::reserved_vgpr_first' data-ref="amd_kernel_code_s::reserved_vgpr_first">reserved_vgpr_first</dfn>;</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <i class="doc">/// The number of consecutive VGPRs reserved by the client. If</i></td></tr>
<tr><th id="606">606</th><td><i class="doc">  /// is_debug_supported then this count includes VGPRs reserved</i></td></tr>
<tr><th id="607">607</th><td><i class="doc">  /// for debugger use.</i></td></tr>
<tr><th id="608">608</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::reserved_vgpr_count" title='amd_kernel_code_s::reserved_vgpr_count' data-ref="amd_kernel_code_s::reserved_vgpr_count">reserved_vgpr_count</dfn>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <i class="doc">/// If reserved_sgpr_count is 0 then must be 0. Otherwise, this is the</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">  /// first fixed SGPR number reserved.</i></td></tr>
<tr><th id="612">612</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::reserved_sgpr_first" title='amd_kernel_code_s::reserved_sgpr_first' data-ref="amd_kernel_code_s::reserved_sgpr_first">reserved_sgpr_first</dfn>;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <i class="doc">/// The number of consecutive SGPRs reserved by the client. If</i></td></tr>
<tr><th id="615">615</th><td><i class="doc">  /// is_debug_supported then this count includes SGPRs reserved</i></td></tr>
<tr><th id="616">616</th><td><i class="doc">  /// for debugger use.</i></td></tr>
<tr><th id="617">617</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::reserved_sgpr_count" title='amd_kernel_code_s::reserved_sgpr_count' data-ref="amd_kernel_code_s::reserved_sgpr_count">reserved_sgpr_count</dfn>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <i class="doc">/// If is_debug_supported is 0 then must be 0. Otherwise, this is the</i></td></tr>
<tr><th id="620">620</th><td><i class="doc">  /// fixed SGPR number used to hold the wave scratch offset for the</i></td></tr>
<tr><th id="621">621</th><td><i class="doc">  /// entire kernel execution, or uint16_t(-1) if the register is not</i></td></tr>
<tr><th id="622">622</th><td><i class="doc">  /// used or not known.</i></td></tr>
<tr><th id="623">623</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::debug_wavefront_private_segment_offset_sgpr" title='amd_kernel_code_s::debug_wavefront_private_segment_offset_sgpr' data-ref="amd_kernel_code_s::debug_wavefront_private_segment_offset_sgpr">debug_wavefront_private_segment_offset_sgpr</dfn>;</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <i class="doc">/// If is_debug_supported is 0 then must be 0. Otherwise, this is the</i></td></tr>
<tr><th id="626">626</th><td><i class="doc">  /// fixed SGPR number of the first of 4 SGPRs used to hold the</i></td></tr>
<tr><th id="627">627</th><td><i class="doc">  /// scratch V# used for the entire kernel execution, or uint16_t(-1)</i></td></tr>
<tr><th id="628">628</th><td><i class="doc">  /// if the registers are not used or not known.</i></td></tr>
<tr><th id="629">629</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="amd_kernel_code_s::debug_private_segment_buffer_sgpr" title='amd_kernel_code_s::debug_private_segment_buffer_sgpr' data-ref="amd_kernel_code_s::debug_private_segment_buffer_sgpr">debug_private_segment_buffer_sgpr</dfn>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <i class="doc">/// The maximum byte alignment of variables used by the kernel in</i></td></tr>
<tr><th id="632">632</th><td><i class="doc">  /// the specified memory segment. Expressed as a power of two. Must</i></td></tr>
<tr><th id="633">633</th><td><i class="doc">  /// be at least HSA_POWERTWO_16.</i></td></tr>
<tr><th id="634">634</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="amd_kernel_code_s::kernarg_segment_alignment" title='amd_kernel_code_s::kernarg_segment_alignment' data-ref="amd_kernel_code_s::kernarg_segment_alignment">kernarg_segment_alignment</dfn>;</td></tr>
<tr><th id="635">635</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="amd_kernel_code_s::group_segment_alignment" title='amd_kernel_code_s::group_segment_alignment' data-ref="amd_kernel_code_s::group_segment_alignment">group_segment_alignment</dfn>;</td></tr>
<tr><th id="636">636</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="amd_kernel_code_s::private_segment_alignment" title='amd_kernel_code_s::private_segment_alignment' data-ref="amd_kernel_code_s::private_segment_alignment">private_segment_alignment</dfn>;</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <i class="doc">/// Wavefront size expressed as a power of two. Must be a power of 2</i></td></tr>
<tr><th id="639">639</th><td><i class="doc">  /// in range 1..64 inclusive. Used to support runtime query that</i></td></tr>
<tr><th id="640">640</th><td><i class="doc">  /// obtains wavefront size, which may be used by application to</i></td></tr>
<tr><th id="641">641</th><td><i class="doc">  /// allocated dynamic group memory and set the dispatch work-group</i></td></tr>
<tr><th id="642">642</th><td><i class="doc">  /// size.</i></td></tr>
<tr><th id="643">643</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="amd_kernel_code_s::wavefront_size" title='amd_kernel_code_s::wavefront_size' data-ref="amd_kernel_code_s::wavefront_size">wavefront_size</dfn>;</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="decl" id="amd_kernel_code_s::call_convention" title='amd_kernel_code_s::call_convention' data-ref="amd_kernel_code_s::call_convention">call_convention</dfn>;</td></tr>
<tr><th id="646">646</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="amd_kernel_code_s::reserved3" title='amd_kernel_code_s::reserved3' data-ref="amd_kernel_code_s::reserved3">reserved3</dfn>[<var>12</var>];</td></tr>
<tr><th id="647">647</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="amd_kernel_code_s::runtime_loader_kernel_symbol" title='amd_kernel_code_s::runtime_loader_kernel_symbol' data-ref="amd_kernel_code_s::runtime_loader_kernel_symbol">runtime_loader_kernel_symbol</dfn>;</td></tr>
<tr><th id="648">648</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="amd_kernel_code_s::control_directives" title='amd_kernel_code_s::control_directives' data-ref="amd_kernel_code_s::control_directives">control_directives</dfn>[<var>16</var>];</td></tr>
<tr><th id="649">649</th><td>} <dfn class="typedef" id="amd_kernel_code_t" title='amd_kernel_code_t' data-type='struct amd_kernel_code_s' data-ref="amd_kernel_code_t">amd_kernel_code_t</dfn>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><u>#<span data-ppcond="11">endif</span> // AMDKERNELCODET_H</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
