
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -0.07

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.04

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.04

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_DFF_P_/CK (DFF_X1)
     2    2.43    0.01    0.08    0.08 v state[0]$_DFF_P_/Q (DFF_X1)
                                         state[0] (net)
                  0.01    0.00    0.08 v _1295_/A (INV_X1)
     2    3.22    0.01    0.02    0.10 ^ _1295_/ZN (INV_X1)
                                         _0563_ (net)
                  0.01    0.00    0.10 ^ _1296_/B2 (OAI21_X1)
     1    1.06    0.01    0.01    0.11 v _1296_/ZN (OAI21_X1)
                                         _0008_ (net)
                  0.01    0.00    0.11 v state[0]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: x[15]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X1)
     3   13.17    0.03    0.11    0.11 ^ iteration[0]$_SDFFE_PN0N_/Q (DFF_X1)
                                         iteration[0] (net)
                  0.03    0.00    0.11 ^ _1311_/A (BUF_X8)
     5   25.08    0.01    0.03    0.14 ^ _1311_/Z (BUF_X8)
                                         _0577_ (net)
                  0.01    0.00    0.14 ^ _1312_/A (BUF_X8)
     5    9.60    0.01    0.02    0.16 ^ _1312_/Z (BUF_X8)
                                         _0578_ (net)
                  0.01    0.00    0.16 ^ _1528_/S (MUX2_X1)
     2    1.81    0.01    0.06    0.22 v _1528_/Z (MUX2_X1)
                                         _0767_ (net)
                  0.01    0.00    0.22 v _1529_/B (MUX2_X1)
     2    3.06    0.01    0.06    0.28 v _1529_/Z (MUX2_X1)
                                         _0768_ (net)
                  0.01    0.00    0.28 v _1533_/A (MUX2_X2)
     2    2.38    0.01    0.05    0.34 v _1533_/Z (MUX2_X2)
                                         _0772_ (net)
                  0.01    0.00    0.34 v _1534_/B (MUX2_X1)
     2    6.29    0.01    0.07    0.41 v _1534_/Z (MUX2_X1)
                                         _1230_ (net)
                  0.01    0.00    0.41 v _1673_/A (INV_X2)
     1    3.45    0.01    0.02    0.42 ^ _1673_/ZN (INV_X2)
                                         _1234_ (net)
                  0.01    0.00    0.42 ^ _2353_/B (HA_X1)
     1    3.25    0.01    0.04    0.46 ^ _2353_/CO (HA_X1)
                                         _1235_ (net)
                  0.01    0.00    0.46 ^ _1609_/A (INV_X2)
     2    8.46    0.01    0.01    0.47 v _1609_/ZN (INV_X2)
                                         _0839_ (net)
                  0.01    0.00    0.47 v _1610_/A2 (NOR2_X4)
     3    7.51    0.02    0.03    0.50 ^ _1610_/ZN (NOR2_X4)
                                         _0840_ (net)
                  0.02    0.00    0.50 ^ _1681_/A1 (NAND2_X2)
     1    3.80    0.01    0.02    0.51 v _1681_/ZN (NAND2_X2)
                                         _0893_ (net)
                  0.01    0.00    0.51 v _1682_/A (XNOR2_X2)
     1    3.33    0.02    0.03    0.54 ^ _1682_/ZN (XNOR2_X2)
                                         _0894_ (net)
                  0.02    0.00    0.54 ^ _1683_/B2 (OAI21_X2)
     1    3.06    0.01    0.02    0.56 v _1683_/ZN (OAI21_X2)
                                         _1246_ (net)
                  0.01    0.00    0.56 v _2357_/A (HA_X1)
     3    6.21    0.01    0.04    0.60 v _2357_/CO (HA_X1)
                                         _1247_ (net)
                  0.01    0.00    0.60 v _1770_/A3 (OR3_X4)
     2    5.44    0.01    0.07    0.67 v _1770_/ZN (OR3_X4)
                                         _0960_ (net)
                  0.01    0.00    0.67 v _1771_/A1 (OR2_X4)
     1    2.97    0.01    0.04    0.71 v _1771_/ZN (OR2_X4)
                                         _0961_ (net)
                  0.01    0.00    0.71 v _1772_/B1 (OAI221_X2)
     3    6.75    0.04    0.05    0.76 ^ _1772_/ZN (OAI221_X2)
                                         _0962_ (net)
                  0.04    0.00    0.76 ^ _1774_/B2 (AOI22_X2)
     2    4.66    0.02    0.03    0.79 v _1774_/ZN (AOI22_X2)
                                         _0964_ (net)
                  0.02    0.00    0.79 v _1794_/B1 (AOI221_X2)
     2    4.83    0.05    0.08    0.87 ^ _1794_/ZN (AOI221_X2)
                                         _0982_ (net)
                  0.05    0.00    0.87 ^ _1814_/B1 (AOI221_X2)
     2    3.09    0.02    0.03    0.91 v _1814_/ZN (AOI221_X2)
                                         _0142_ (net)
                  0.02    0.00    0.91 v _1815_/A1 (NAND2_X1)
     1    3.14    0.01    0.02    0.93 ^ _1815_/ZN (NAND2_X1)
                                         _0143_ (net)
                  0.01    0.00    0.93 ^ _1826_/A (AOI21_X2)
     1    3.05    0.01    0.01    0.94 v _1826_/ZN (AOI21_X2)
                                         _0154_ (net)
                  0.01    0.00    0.94 v _1831_/B (AOI211_X2)
     1    1.14    0.03    0.06    1.00 ^ _1831_/ZN (AOI211_X2)
                                         _0046_ (net)
                  0.03    0.00    1.00 ^ x[15]$_SDFFE_PN0N_/D (DFF_X1)
                                  1.00   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ x[15]$_SDFFE_PN0N_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: x[15]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X1)
     3   13.17    0.03    0.11    0.11 ^ iteration[0]$_SDFFE_PN0N_/Q (DFF_X1)
                                         iteration[0] (net)
                  0.03    0.00    0.11 ^ _1311_/A (BUF_X8)
     5   25.08    0.01    0.03    0.14 ^ _1311_/Z (BUF_X8)
                                         _0577_ (net)
                  0.01    0.00    0.14 ^ _1312_/A (BUF_X8)
     5    9.60    0.01    0.02    0.16 ^ _1312_/Z (BUF_X8)
                                         _0578_ (net)
                  0.01    0.00    0.16 ^ _1528_/S (MUX2_X1)
     2    1.81    0.01    0.06    0.22 v _1528_/Z (MUX2_X1)
                                         _0767_ (net)
                  0.01    0.00    0.22 v _1529_/B (MUX2_X1)
     2    3.06    0.01    0.06    0.28 v _1529_/Z (MUX2_X1)
                                         _0768_ (net)
                  0.01    0.00    0.28 v _1533_/A (MUX2_X2)
     2    2.38    0.01    0.05    0.34 v _1533_/Z (MUX2_X2)
                                         _0772_ (net)
                  0.01    0.00    0.34 v _1534_/B (MUX2_X1)
     2    6.29    0.01    0.07    0.41 v _1534_/Z (MUX2_X1)
                                         _1230_ (net)
                  0.01    0.00    0.41 v _1673_/A (INV_X2)
     1    3.45    0.01    0.02    0.42 ^ _1673_/ZN (INV_X2)
                                         _1234_ (net)
                  0.01    0.00    0.42 ^ _2353_/B (HA_X1)
     1    3.25    0.01    0.04    0.46 ^ _2353_/CO (HA_X1)
                                         _1235_ (net)
                  0.01    0.00    0.46 ^ _1609_/A (INV_X2)
     2    8.46    0.01    0.01    0.47 v _1609_/ZN (INV_X2)
                                         _0839_ (net)
                  0.01    0.00    0.47 v _1610_/A2 (NOR2_X4)
     3    7.51    0.02    0.03    0.50 ^ _1610_/ZN (NOR2_X4)
                                         _0840_ (net)
                  0.02    0.00    0.50 ^ _1681_/A1 (NAND2_X2)
     1    3.80    0.01    0.02    0.51 v _1681_/ZN (NAND2_X2)
                                         _0893_ (net)
                  0.01    0.00    0.51 v _1682_/A (XNOR2_X2)
     1    3.33    0.02    0.03    0.54 ^ _1682_/ZN (XNOR2_X2)
                                         _0894_ (net)
                  0.02    0.00    0.54 ^ _1683_/B2 (OAI21_X2)
     1    3.06    0.01    0.02    0.56 v _1683_/ZN (OAI21_X2)
                                         _1246_ (net)
                  0.01    0.00    0.56 v _2357_/A (HA_X1)
     3    6.21    0.01    0.04    0.60 v _2357_/CO (HA_X1)
                                         _1247_ (net)
                  0.01    0.00    0.60 v _1770_/A3 (OR3_X4)
     2    5.44    0.01    0.07    0.67 v _1770_/ZN (OR3_X4)
                                         _0960_ (net)
                  0.01    0.00    0.67 v _1771_/A1 (OR2_X4)
     1    2.97    0.01    0.04    0.71 v _1771_/ZN (OR2_X4)
                                         _0961_ (net)
                  0.01    0.00    0.71 v _1772_/B1 (OAI221_X2)
     3    6.75    0.04    0.05    0.76 ^ _1772_/ZN (OAI221_X2)
                                         _0962_ (net)
                  0.04    0.00    0.76 ^ _1774_/B2 (AOI22_X2)
     2    4.66    0.02    0.03    0.79 v _1774_/ZN (AOI22_X2)
                                         _0964_ (net)
                  0.02    0.00    0.79 v _1794_/B1 (AOI221_X2)
     2    4.83    0.05    0.08    0.87 ^ _1794_/ZN (AOI221_X2)
                                         _0982_ (net)
                  0.05    0.00    0.87 ^ _1814_/B1 (AOI221_X2)
     2    3.09    0.02    0.03    0.91 v _1814_/ZN (AOI221_X2)
                                         _0142_ (net)
                  0.02    0.00    0.91 v _1815_/A1 (NAND2_X1)
     1    3.14    0.01    0.02    0.93 ^ _1815_/ZN (NAND2_X1)
                                         _0143_ (net)
                  0.01    0.00    0.93 ^ _1826_/A (AOI21_X2)
     1    3.05    0.01    0.01    0.94 v _1826_/ZN (AOI21_X2)
                                         _0154_ (net)
                  0.01    0.00    0.94 v _1831_/B (AOI211_X2)
     1    1.14    0.03    0.06    1.00 ^ _1831_/ZN (AOI211_X2)
                                         _0046_ (net)
                  0.03    0.00    1.00 ^ x[15]$_SDFFE_PN0N_/D (DFF_X1)
                                  1.00   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ x[15]$_SDFFE_PN0N_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.60e-04   4.92e-05   9.17e-06   9.19e-04  28.6%
Combinational          1.28e-03   9.81e-04   3.34e-05   2.30e-03  71.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.14e-03   1.03e-03   4.25e-05   3.22e-03 100.0%
                          66.6%      32.0%       1.3%
