Analysis & Synthesis report for ADC_250_2FIFO
Fri Jul 28 14:08:14 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ADC_250_2FIFO|UART_TX:UART_TX_DATA|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated
 17. Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_p57:rdptr_g1p
 18. Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_mjc:wrptr_g1p
 19. Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram
 20. Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 21. Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12
 22. Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
 23. Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15
 24. Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated
 25. Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p
 26. Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p
 27. Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram
 28. Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 29. Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12
 30. Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 31. Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15
 32. Parameter Settings for User Entity Instance: pll:pll_m|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 34. Parameter Settings for User Entity Instance: FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 35. Parameter Settings for User Entity Instance: Baud_Rate:UART_Baud_Rate
 36. Parameter Settings for User Entity Instance: UART_TX:UART_TX_DATA
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. altpll Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8"
 40. Port Connectivity Checks: "pll:pll_m"
 41. SignalTap II Logic Analyzer Settings
 42. Elapsed Time Per Partition
 43. Connections to In-System Debugging Instance "auto_signaltap_0"
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 28 14:08:14 2023       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; ADC_250_2FIFO                               ;
; Top-level Entity Name              ; ADC_250_2FIFO                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,119                                       ;
;     Total combinational functions  ; 617                                         ;
;     Dedicated logic registers      ; 859                                         ;
; Total registers                    ; 859                                         ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 172,544                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; ADC_250_2FIFO      ; ADC_250_2FIFO      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; IPcore/pll.v                     ; yes             ; User Wizard-Generated File   ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/pll.v                                  ;         ;
; HS_AD9481.v                      ; yes             ; User Verilog HDL File        ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/HS_AD9481.v                                   ;         ;
; ADC_250_2FIFO.v                  ; yes             ; User Verilog HDL File        ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v                               ;         ;
; IPcore/FIFO.v                    ; yes             ; User Wizard-Generated File   ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO.v                                 ;         ;
; IPcore/FIFO2.v                   ; yes             ; User Wizard-Generated File   ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO2.v                                ;         ;
; UART_TX.v                        ; yes             ; User Verilog HDL File        ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v                                     ;         ;
; Baud_Rate.v                      ; yes             ; User Verilog HDL File        ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/Baud_Rate.v                                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v                               ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf      ;         ;
; db/dcfifo_jej1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf                            ;         ;
; db/a_graycounter_p57.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_p57.tdf                      ;         ;
; db/a_graycounter_mjc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_mjc.tdf                      ;         ;
; db/altsyncram_8i31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/altsyncram_8i31.tdf                        ;         ;
; db/alt_synch_pipe_fkd.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_fkd.tdf                     ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dffpipe_ed9.tdf                            ;         ;
; db/alt_synch_pipe_gkd.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_gkd.tdf                     ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dffpipe_fd9.tdf                            ;         ;
; db/cmpr_c66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cmpr_c66.tdf                               ;         ;
; db/cntr_54e.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_54e.tdf                               ;         ;
; db/dcfifo_29k1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_29k1.tdf                            ;         ;
; db/a_graycounter_777.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_777.tdf                      ;         ;
; db/a_graycounter_3lc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_3lc.tdf                      ;         ;
; db/altsyncram_ij31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/altsyncram_ij31.tdf                        ;         ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_sld.tdf                     ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dffpipe_re9.tdf                            ;         ;
; db/alt_synch_pipe_tld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_tld.tdf                     ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dffpipe_se9.tdf                            ;         ;
; db/cmpr_p76.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cmpr_p76.tdf                               ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_e124.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/altsyncram_e124.tdf                        ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_vsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/mux_vsc.tdf                                ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/decode_dvf.tdf                             ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_kgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_kgi.tdf                               ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cmpr_rgc.tdf                               ;         ;
; db/cntr_o9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_o9j.tdf                               ;         ;
; db/cntr_igi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_igi.tdf                               ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_23j.tdf                               ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cmpr_ngc.tdf                               ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,119                    ;
;                                             ;                          ;
; Total combinational functions               ; 617                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 301                      ;
;     -- 3 input functions                    ; 137                      ;
;     -- <=2 input functions                  ; 179                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 540                      ;
;     -- arithmetic mode                      ; 77                       ;
;                                             ;                          ;
; Total registers                             ; 859                      ;
;     -- Dedicated logic registers            ; 859                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 42                       ;
; Total memory bits                           ; 172544                   ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 365                      ;
; Total fan-out                               ; 5592                     ;
; Average fan-out                             ; 3.48                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ADC_250_2FIFO                                                                                          ; 617 (5)           ; 859 (0)      ; 172544      ; 0            ; 0       ; 0         ; 42   ; 0            ; |ADC_250_2FIFO                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |Baud_Rate:UART_Baud_Rate|                                                                           ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|Baud_Rate:UART_Baud_Rate                                                                                                                                                                                                                                                                                                             ;              ;
;    |FIFO2:FIFO2_m|                                                                                      ; 69 (0)            ; 116 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m                                                                                                                                                                                                                                                                                                                        ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                               ; 69 (0)            ; 116 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                      ;              ;
;          |dcfifo_29k1:auto_generated|                                                                   ; 69 (5)            ; 116 (36)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated                                                                                                                                                                                                                                           ;              ;
;             |a_graycounter_3lc:wrptr_g1p|                                                               ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                                                               ;              ;
;             |a_graycounter_777:rdptr_g1p|                                                               ; 25 (25)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                                                               ;              ;
;             |alt_synch_pipe_sld:rs_dgwp|                                                                ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_sld:rs_dgwp                                                                                                                                                                                                                ;              ;
;                |dffpipe_re9:dffpipe12|                                                                  ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                                          ;              ;
;             |alt_synch_pipe_tld:ws_dgrp|                                                                ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_tld:ws_dgrp                                                                                                                                                                                                                ;              ;
;                |dffpipe_se9:dffpipe15|                                                                  ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                                          ;              ;
;             |altsyncram_ij31:fifo_ram|                                                                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram                                                                                                                                                                                                                  ;              ;
;             |cmpr_p76:rdempty_eq_comp|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                                                                                                                                                  ;              ;
;             |cmpr_p76:wrfull_eq_comp|                                                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                                                                                                                                                   ;              ;
;    |HS_AD9481:HS_AD9481_m|                                                                              ; 37 (1)            ; 78 (17)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m                                                                                                                                                                                                                                                                                                                ;              ;
;       |FIFO:fifo_16to8|                                                                                 ; 36 (0)            ; 61 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8                                                                                                                                                                                                                                                                                                ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 36 (0)            ; 61 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                              ;              ;
;             |dcfifo_jej1:auto_generated|                                                                ; 36 (5)            ; 61 (18)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated                                                                                                                                                                                                                   ;              ;
;                |a_graycounter_mjc:wrptr_g1p|                                                            ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_mjc:wrptr_g1p                                                                                                                                                                                       ;              ;
;                |a_graycounter_p57:rdptr_g1p|                                                            ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_p57:rdptr_g1p                                                                                                                                                                                       ;              ;
;                |alt_synch_pipe_fkd:rs_dgwp|                                                             ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                                                                                                                                        ;              ;
;                   |dffpipe_ed9:dffpipe12|                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12                                                                                                                                                                  ;              ;
;                |alt_synch_pipe_gkd:ws_dgrp|                                                             ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                                                                                                                                        ;              ;
;                   |dffpipe_fd9:dffpipe15|                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15                                                                                                                                                                  ;              ;
;                |altsyncram_8i31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram                                                                                                                                                                                          ;              ;
;                |cmpr_c66:rdempty_eq_comp|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|cmpr_c66:rdempty_eq_comp                                                                                                                                                                                          ;              ;
;                |cmpr_c66:wrfull_eq_comp|                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|cmpr_c66:wrfull_eq_comp                                                                                                                                                                                           ;              ;
;                |cntr_54e:cntr_b|                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                                   ;              ;
;    |UART_TX:UART_TX_DATA|                                                                               ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|UART_TX:UART_TX_DATA                                                                                                                                                                                                                                                                                                                 ;              ;
;    |pll:pll_m|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|pll:pll_m                                                                                                                                                                                                                                                                                                                            ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|pll:pll_m|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ;              ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                          ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 341 (1)           ; 554 (38)     ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 340 (0)           ; 516 (0)      ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 340 (19)          ; 516 (114)    ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_vsc:auto_generated|                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_e124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 98 (98)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 46 (1)            ; 111 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 38 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 38 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 7 (7)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 113 (10)          ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_kgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_o9j:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_igi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_250_2FIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None ;
; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 32           ; 16           ; 64           ; 8            ; 512    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 19           ; 8192         ; 19           ; 155648 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |ADC_250_2FIFO|FIFO2:FIFO2_m                         ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO2.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |ADC_250_2FIFO|HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8 ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO.v  ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |ADC_250_2FIFO|pll:pll_m                             ; E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/pll.v   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |ADC_250_2FIFO|UART_TX:UART_TX_DATA|state                                      ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; wrreq_en2                                          ; GND                 ; yes                    ;
; rdreq_en2                                          ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; wr_en~reg0                            ; Stuck at VCC due to stuck port data_in ;
; UART_TX:UART_TX_DATA|state~6          ; Lost fanout                            ;
; UART_TX:UART_TX_DATA|state~7          ; Lost fanout                            ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 859   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 445   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 400   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_TX:UART_TX_DATA|tx                                                                                                                                                        ; 3       ;
; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                              ; 7       ;
; Baud_Rate:UART_Baud_Rate|tx_acc[0]                                                                                                                                             ; 3       ;
; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; 6       ;
; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                              ; 6       ;
; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                 ; 4       ;
; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; 2       ;
; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity6a0                   ; 1       ;
; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 27                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ADC_250_2FIFO|UART_TX:UART_TX_DATA|bitpos    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ADC_250_2FIFO|UART_TX:UART_TX_DATA|Selector1 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |ADC_250_2FIFO|UART_TX:UART_TX_DATA|Selector2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                 ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_p57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_gkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                         ;
+---------------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                    ;
+---------------------------------------+-------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_m|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                        ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                     ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                     ;
; LPM_NUMWORDS             ; 32          ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                     ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                              ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                              ;
; LPM_WIDTHU               ; 5           ; Signed Integer                                                                              ;
; LPM_WIDTHU_R             ; 6           ; Signed Integer                                                                              ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                     ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                              ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                  ; ON          ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                     ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                              ;
; CBXI_PARAMETER           ; dcfifo_jej1 ; Untyped                                                                                     ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                ;
+--------------------------+-------------+---------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                             ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                             ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                             ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                             ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                             ;
; LPM_NUMWORDS             ; 2048        ; Signed Integer                                                      ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                             ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                      ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                      ;
; LPM_WIDTHU               ; 11          ; Signed Integer                                                      ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                      ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                             ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                             ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                             ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                      ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                             ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                             ;
; USE_EAB                  ; ON          ; Untyped                                                             ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                             ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                      ;
; CBXI_PARAMETER           ; dcfifo_29k1 ; Untyped                                                             ;
+--------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Baud_Rate:UART_Baud_Rate ;
+----------------+--------+---------------------------------------------+
; Parameter Name ; Value  ; Type                                        ;
+----------------+--------+---------------------------------------------+
; BAUD           ; 115200 ; Signed Integer                              ;
; TX_ACC_MAX     ; 434    ; Signed Integer                              ;
; TX_ACC_WIDTH   ; 9      ; Signed Integer                              ;
+----------------+--------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TX:UART_TX_DATA ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; STATE_IDLE     ; 00    ; Unsigned Binary                          ;
; STATE_START    ; 01    ; Unsigned Binary                          ;
; STATE_DATA     ; 10    ; Unsigned Binary                          ;
; STATE_STOP     ; 11    ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 19                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 19                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 33217                                                                                ; Untyped        ;
; sld_node_crc_loword                             ; 21078                                                                                ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                    ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                                 ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                 ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                 ; String         ;
; sld_state_bits                                  ; 11                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 84                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:pll_m|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; wrreq ; Input ; Info     ; Stuck at VCC                           ;
+-------+-------+----------+----------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:pll_m"               ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 19                  ; 19               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                              ;
+-------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                  ; Details ;
+-------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_CLK     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                       ; N/A     ;
; ADC_CLK     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                       ; N/A     ;
; ADC_DOUT[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[0] ; N/A     ;
; ADC_DOUT[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[0] ; N/A     ;
; ADC_DOUT[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[1] ; N/A     ;
; ADC_DOUT[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[1] ; N/A     ;
; ADC_DOUT[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[2] ; N/A     ;
; ADC_DOUT[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[2] ; N/A     ;
; ADC_DOUT[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[3] ; N/A     ;
; ADC_DOUT[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[3] ; N/A     ;
; ADC_DOUT[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[4] ; N/A     ;
; ADC_DOUT[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[4] ; N/A     ;
; ADC_DOUT[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[5] ; N/A     ;
; ADC_DOUT[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[5] ; N/A     ;
; ADC_DOUT[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[6] ; N/A     ;
; ADC_DOUT[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[6] ; N/A     ;
; ADC_DOUT[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[7] ; N/A     ;
; ADC_DOUT[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram|q_b[7] ; N/A     ;
; TX          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_TX:UART_TX_DATA|tx~_wirecell                                                                                                                  ; N/A     ;
; TX          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_TX:UART_TX_DATA|tx~_wirecell                                                                                                                  ; N/A     ;
; tx_busy     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_TX:UART_TX_DATA|state.STATE_IDLE~_wirecell                                                                                                    ; N/A     ;
; uart_out[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                         ; N/A     ;
; uart_out[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                         ; N/A     ;
; uart_out[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                         ; N/A     ;
; uart_out[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                         ; N/A     ;
; uart_out[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                         ; N/A     ;
; uart_out[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                         ; N/A     ;
; uart_out[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                         ; N/A     ;
; uart_out[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                         ; N/A     ;
; uart_out[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                         ; N/A     ;
; uart_out[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                         ; N/A     ;
; uart_out[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                         ; N/A     ;
; uart_out[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                         ; N/A     ;
; uart_out[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                         ; N/A     ;
; uart_out[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                         ; N/A     ;
; uart_out[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                         ; N/A     ;
; uart_out[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                         ; N/A     ;
; wr_en       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                                               ; N/A     ;
; wr_en       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                                               ; N/A     ;
+-------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Jul 28 14:08:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file hs_ad9481.v
    Info (12023): Found entity 1: HS_AD9481
Info (12021): Found 1 design units, including 1 entities, in source file adc_250_2fifo.v
    Info (12023): Found entity 1: ADC_250_2FIFO
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fifo2.v
    Info (12023): Found entity 1: FIFO2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 1 design units, including 1 entities, in source file baud_rate.v
    Info (12023): Found entity 1: Baud_Rate
Warning (10236): Verilog HDL Implicit Net warning at ADC_250_2FIFO.v(101): created implicit net for "txclk_en"
Info (12127): Elaborating entity "ADC_250_2FIFO" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at ADC_250_2FIFO.v(56): inferring latch(es) for variable "rdreq_en2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ADC_250_2FIFO.v(56): inferring latch(es) for variable "wrreq_en2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "wrreq_en2" at ADC_250_2FIFO.v(56)
Info (10041): Inferred latch for "rdreq_en2" at ADC_250_2FIFO.v(56)
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_m"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_m|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_m|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_m|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "HS_AD9481" for hierarchy "HS_AD9481:HS_AD9481_m"
Info (12128): Elaborating entity "FIFO" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "lpm_widthu_r" = "6"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_jej1.tdf
    Info (12023): Found entity 1: dcfifo_jej1
Info (12128): Elaborating entity "dcfifo_jej1" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf
    Info (12023): Found entity 1: a_graycounter_p57
Info (12128): Elaborating entity "a_graycounter_p57" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_p57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf
    Info (12023): Found entity 1: a_graycounter_mjc
Info (12128): Elaborating entity "a_graycounter_mjc" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|a_graycounter_mjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8i31.tdf
    Info (12023): Found entity 1: altsyncram_8i31
Info (12128): Elaborating entity "altsyncram_8i31" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|altsyncram_8i31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_gkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|cmpr_c66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "HS_AD9481:HS_AD9481_m|FIFO:fifo_16to8|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jej1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "FIFO2" for hierarchy "FIFO2:FIFO2_m"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_29k1.tdf
    Info (12023): Found entity 1: dcfifo_29k1
Info (12128): Elaborating entity "dcfifo_29k1" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ij31.tdf
    Info (12023): Found entity 1: altsyncram_ij31
Info (12128): Elaborating entity "altsyncram_ij31" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|altsyncram_ij31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "FIFO2:FIFO2_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_29k1:auto_generated|cmpr_p76:rdempty_eq_comp"
Info (12128): Elaborating entity "Baud_Rate" for hierarchy "Baud_Rate:UART_Baud_Rate"
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TX:UART_TX_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf
    Info (12023): Found entity 1: altsyncram_e124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wr_en" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1224 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 1141 logic cells
    Info (21064): Implemented 35 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Fri Jul 28 14:08:14 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


