// Seed: 441797191
`define pp_11 0
`define pp_12 0
`define pp_13 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    output tri0 id_8,
    output logic id_9,
    input id_10
);
  logic id_11;
  assign id_8[1'h0] = 1;
endmodule
