

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_PASS_3_5_2_in'
================================================================
* Date:           Wed Nov 12 16:31:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_Detect_ver3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        8|    65541|  80.000 ns|  0.655 ms|    8|  65541|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- PASS_3_5_2_in  |        6|    65539|         7|          1|          1|  1 ~ 65534|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    154|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     324|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     324|    318|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln238_fu_212_p2     |         +|   0|  0|  23|          16|           1|
    |and_ln240_fu_228_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln238_fu_195_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln240_1_fu_206_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln240_fu_223_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln242_1_fu_238_p2  |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln242_fu_233_p2    |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln243_fu_243_p2    |      icmp|   0|  0|  15|           8|           8|
    |inside_fu_248_p2        |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 154|         100|          86|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   16|         32|
    |j_fu_64                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln240_reg_308                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |icmp_ln240_1_reg_303              |   1|   0|    1|          0|
    |icmp_ln242_1_reg_326              |   1|   0|    1|          0|
    |icmp_ln242_reg_317                |   1|   0|    1|          0|
    |icmp_ln243_reg_335                |   1|   0|    1|          0|
    |icmp_ln243_reg_335_pp0_iter5_reg  |   1|   0|    1|          0|
    |inside_reg_344                    |   1|   0|    1|          0|
    |j_1_reg_280                       |  16|   0|   16|          0|
    |j_fu_64                           |  16|   0|   16|          0|
    |zext_ln238_reg_289                |  16|   0|   64|         48|
    |and_ln240_reg_308                 |  64|  32|    1|          0|
    |icmp_ln242_1_reg_326              |  64|  32|    1|          0|
    |icmp_ln242_reg_317                |  64|  32|    1|          0|
    |zext_ln238_reg_289                |  64|  32|   64|         48|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 324| 128|  183|         96|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|next_label_5          |   in|   16|     ap_none|                                            next_label_5|        scalar|
|i_5                   |   in|   16|     ap_none|                                                     i_5|        scalar|
|min_x_load_1          |   in|    9|     ap_none|                                            min_x_load_1|        scalar|
|max_x_load_1          |   in|    9|     ap_none|                                            max_x_load_1|        scalar|
|min_y_load_1          |   in|    8|     ap_none|                                            min_y_load_1|        scalar|
|max_y_load            |   in|    8|     ap_none|                                              max_y_load|        scalar|
|parent_address0       |  out|    9|   ap_memory|                                                  parent|         array|
|parent_ce0            |  out|    1|   ap_memory|                                                  parent|         array|
|parent_q0             |   in|   16|   ap_memory|                                                  parent|         array|
|min_x_address0        |  out|    9|   ap_memory|                                                   min_x|         array|
|min_x_ce0             |  out|    1|   ap_memory|                                                   min_x|         array|
|min_x_q0              |   in|    9|   ap_memory|                                                   min_x|         array|
|max_x_address0        |  out|    9|   ap_memory|                                                   max_x|         array|
|max_x_ce0             |  out|    1|   ap_memory|                                                   max_x|         array|
|max_x_q0              |   in|    9|   ap_memory|                                                   max_x|         array|
|min_y_address0        |  out|    9|   ap_memory|                                                   min_y|         array|
|min_y_ce0             |  out|    1|   ap_memory|                                                   min_y|         array|
|min_y_q0              |   in|    8|   ap_memory|                                                   min_y|         array|
|max_y_address0        |  out|    9|   ap_memory|                                                   max_y|         array|
|max_y_ce0             |  out|    1|   ap_memory|                                                   max_y|         array|
|max_y_q0              |   in|    8|   ap_memory|                                                   max_y|         array|
|is_external_address1  |  out|    9|   ap_memory|                                             is_external|         array|
|is_external_ce1       |  out|    1|   ap_memory|                                             is_external|         array|
|is_external_we1       |  out|    1|   ap_memory|                                             is_external|         array|
|is_external_d1        |  out|    1|   ap_memory|                                             is_external|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_y_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %max_y_load"   --->   Operation 17 'read' 'max_y_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%min_y_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %min_y_load_1"   --->   Operation 18 'read' 'min_y_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%max_x_load_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %max_x_load_1"   --->   Operation 19 'read' 'max_x_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%min_x_load_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %min_x_load_1"   --->   Operation 20 'read' 'min_x_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_5"   --->   Operation 21 'read' 'i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%next_label_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %next_label_5"   --->   Operation 22 'read' 'next_label_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 1, i16 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body496"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_1 = load i16 %j" [obj_detect.cpp:238]   --->   Operation 25 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%icmp_ln238 = icmp_eq  i16 %j_1, i16 %next_label_5_read" [obj_detect.cpp:238]   --->   Operation 26 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void %for.body496.split, void %for.inc535.loopexit.exitStub" [obj_detect.cpp:238]   --->   Operation 28 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i16 %j_1" [obj_detect.cpp:238]   --->   Operation 29 'zext' 'zext_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln238" [obj_detect.cpp:240]   --->   Operation 30 'getelementptr' 'parent_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:240]   --->   Operation 31 'load' 'parent_load' <Predicate = (!icmp_ln238)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%icmp_ln240_1 = icmp_ne  i16 %i_5_read, i16 %j_1" [obj_detect.cpp:240]   --->   Operation 32 'icmp' 'icmp_ln240_1' <Predicate = (!icmp_ln238)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.07ns)   --->   "%add_ln238 = add i16 %j_1, i16 1" [obj_detect.cpp:238]   --->   Operation 33 'add' 'add_ln238' <Predicate = (!icmp_ln238)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln238 = store i16 %add_ln238, i16 %j" [obj_detect.cpp:238]   --->   Operation 34 'store' 'store_ln238' <Predicate = (!icmp_ln238)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body496" [obj_detect.cpp:238]   --->   Operation 35 'br' 'br_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [obj_detect.cpp:239]   --->   Operation 36 'specpipeline' 'specpipeline_ln239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [obj_detect.cpp:238]   --->   Operation 37 'specloopname' 'specloopname_ln238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:240]   --->   Operation 38 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 39 [1/1] (2.07ns)   --->   "%icmp_ln240 = icmp_eq  i16 %j_1, i16 %parent_load" [obj_detect.cpp:240]   --->   Operation 39 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln240 = and i1 %icmp_ln240, i1 %icmp_ln240_1" [obj_detect.cpp:240]   --->   Operation 40 'and' 'and_ln240' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %and_ln240, void %for.inc531, void %if.then502" [obj_detect.cpp:240]   --->   Operation 41 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln238" [obj_detect.cpp:242]   --->   Operation 42 'getelementptr' 'min_x_addr' <Predicate = (and_ln240)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:242]   --->   Operation 43 'load' 'min_x_load' <Predicate = (and_ln240)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln246 = br void %for.inc531" [obj_detect.cpp:246]   --->   Operation 44 'br' 'br_ln246' <Predicate = (and_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:242]   --->   Operation 45 'load' 'min_x_load' <Predicate = (and_ln240)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%icmp_ln242 = icmp_ugt  i9 %min_x_load, i9 %min_x_load_1_read" [obj_detect.cpp:242]   --->   Operation 46 'icmp' 'icmp_ln242' <Predicate = (and_ln240)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %if.end529, void %land.lhs.true508" [obj_detect.cpp:242]   --->   Operation 47 'br' 'br_ln242' <Predicate = (and_ln240)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln238" [obj_detect.cpp:242]   --->   Operation 48 'getelementptr' 'max_x_addr' <Predicate = (and_ln240 & icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:242]   --->   Operation 49 'load' 'max_x_load' <Predicate = (and_ln240 & icmp_ln242)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:242]   --->   Operation 50 'load' 'max_x_load' <Predicate = (and_ln240 & icmp_ln242)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_4 : Operation 51 [1/1] (1.82ns)   --->   "%icmp_ln242_1 = icmp_ult  i9 %max_x_load, i9 %max_x_load_1_read" [obj_detect.cpp:242]   --->   Operation 51 'icmp' 'icmp_ln242_1' <Predicate = (and_ln240 & icmp_ln242)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242_1, void %if.end529, void %land.lhs.true514" [obj_detect.cpp:242]   --->   Operation 52 'br' 'br_ln242' <Predicate = (and_ln240 & icmp_ln242)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln238" [obj_detect.cpp:243]   --->   Operation 53 'getelementptr' 'min_y_addr' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:243]   --->   Operation 54 'load' 'min_y_load' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 55 [1/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:243]   --->   Operation 55 'load' 'min_y_load' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 56 [1/1] (1.91ns)   --->   "%icmp_ln243 = icmp_ugt  i8 %min_y_load, i8 %min_y_load_1_read" [obj_detect.cpp:243]   --->   Operation 56 'icmp' 'icmp_ln243' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %if.end529, void %land.rhs" [obj_detect.cpp:243]   --->   Operation 57 'br' 'br_ln243' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln238" [obj_detect.cpp:243]   --->   Operation 58 'getelementptr' 'max_y_addr' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1 & icmp_ln243)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (3.25ns)   --->   "%max_y_load_1 = load i9 %max_y_addr" [obj_detect.cpp:243]   --->   Operation 59 'load' 'max_y_load_1' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1 & icmp_ln243)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 60 [1/2] (3.25ns)   --->   "%max_y_load_1 = load i9 %max_y_addr" [obj_detect.cpp:243]   --->   Operation 60 'load' 'max_y_load_1' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1 & icmp_ln243)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 61 [1/1] (1.91ns)   --->   "%inside = icmp_ult  i8 %max_y_load_1, i8 %max_y_load_read" [obj_detect.cpp:243]   --->   Operation 61 'icmp' 'inside' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1 & icmp_ln243)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %inside, void %if.end529, void %if.then525" [obj_detect.cpp:244]   --->   Operation 62 'br' 'br_ln244' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1 & icmp_ln243)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%is_external_addr = getelementptr i1 %is_external, i64 0, i64 %zext_ln238" [obj_detect.cpp:245]   --->   Operation 63 'getelementptr' 'is_external_addr' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1 & icmp_ln243 & inside)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln245 = store i1 0, i9 %is_external_addr" [obj_detect.cpp:245]   --->   Operation 64 'store' 'store_ln245' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1 & icmp_ln243 & inside)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln245 = br void %if.end529" [obj_detect.cpp:245]   --->   Operation 65 'br' 'br_ln245' <Predicate = (and_ln240 & icmp_ln242 & icmp_ln242_1 & icmp_ln243 & inside)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ next_label_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_x_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_x_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_y_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_y_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ min_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ min_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ is_external]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
max_y_load_read       (read             ) [ 01111110]
min_y_load_1_read     (read             ) [ 01111100]
max_x_load_1_read     (read             ) [ 01111000]
min_x_load_1_read     (read             ) [ 01110000]
i_5_read              (read             ) [ 00000000]
next_label_5_read     (read             ) [ 00000000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
j_1                   (load             ) [ 01100000]
icmp_ln238            (icmp             ) [ 01111110]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln238              (br               ) [ 00000000]
zext_ln238            (zext             ) [ 01111111]
parent_addr           (getelementptr    ) [ 01100000]
icmp_ln240_1          (icmp             ) [ 01100000]
add_ln238             (add              ) [ 00000000]
store_ln238           (store            ) [ 00000000]
br_ln238              (br               ) [ 00000000]
specpipeline_ln239    (specpipeline     ) [ 00000000]
specloopname_ln238    (specloopname     ) [ 00000000]
parent_load           (load             ) [ 00000000]
icmp_ln240            (icmp             ) [ 00000000]
and_ln240             (and              ) [ 01111111]
br_ln240              (br               ) [ 00000000]
min_x_addr            (getelementptr    ) [ 01010000]
br_ln246              (br               ) [ 00000000]
min_x_load            (load             ) [ 00000000]
icmp_ln242            (icmp             ) [ 01011111]
br_ln242              (br               ) [ 00000000]
max_x_addr            (getelementptr    ) [ 01001000]
max_x_load            (load             ) [ 00000000]
icmp_ln242_1          (icmp             ) [ 01001111]
br_ln242              (br               ) [ 00000000]
min_y_addr            (getelementptr    ) [ 01000100]
min_y_load            (load             ) [ 00000000]
icmp_ln243            (icmp             ) [ 01000111]
br_ln243              (br               ) [ 00000000]
max_y_addr            (getelementptr    ) [ 01000010]
max_y_load_1          (load             ) [ 00000000]
inside                (icmp             ) [ 01000001]
br_ln244              (br               ) [ 00000000]
is_external_addr      (getelementptr    ) [ 00000000]
store_ln245           (store            ) [ 00000000]
br_ln245              (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="next_label_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_label_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_x_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_x_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_x_load_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_x_load_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="min_y_load_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_y_load_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_y_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_y_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="parent">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="min_x">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_x">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="min_y">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_y">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="is_external">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_external"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="max_y_load_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_y_load_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="min_y_load_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_y_load_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="max_x_load_1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_x_load_1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="min_x_load_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_x_load_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_5_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_5_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="next_label_5_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_label_5_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="parent_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parent_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="min_x_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="16" slack="1"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_x_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_x_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="max_x_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="2"/>
<pin id="134" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_x_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_x_load/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="min_y_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="3"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_y_addr/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_y_load/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="max_y_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="16" slack="4"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_y_addr/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_y_load_1/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="is_external_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="6"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="is_external_addr/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln245_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="9" slack="0"/>
<pin id="182" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="184" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_1_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln238_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln238_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln240_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln238_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln238_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln240_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln240_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="1"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln240/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln242_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="2"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln242_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="9" slack="3"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln243_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="4"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="inside_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="5"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inside/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="260" class="1005" name="max_y_load_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="5"/>
<pin id="262" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="max_y_load_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="min_y_load_1_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="4"/>
<pin id="267" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="min_y_load_1_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="max_x_load_1_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="3"/>
<pin id="272" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="max_x_load_1_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="min_x_load_1_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="2"/>
<pin id="277" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="min_x_load_1_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="j_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln238_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="5"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln238 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln238_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln238 "/>
</bind>
</comp>

<comp id="298" class="1005" name="parent_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="1"/>
<pin id="300" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="parent_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln240_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln240_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="and_ln240_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln240 "/>
</bind>
</comp>

<comp id="312" class="1005" name="min_x_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="1"/>
<pin id="314" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="min_x_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp_ln242_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln242 "/>
</bind>
</comp>

<comp id="321" class="1005" name="max_x_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="1"/>
<pin id="323" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_x_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_ln242_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln242_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="min_y_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="1"/>
<pin id="332" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="min_y_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln243_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln243 "/>
</bind>
</comp>

<comp id="339" class="1005" name="max_y_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="1"/>
<pin id="341" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_y_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="inside_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="inside "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="62" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="186"><net_src comp="169" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="98" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="210"><net_src comp="92" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="192" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="192" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="111" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="124" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="137" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="150" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="163" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="64" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="263"><net_src comp="68" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="268"><net_src comp="74" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="273"><net_src comp="80" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="278"><net_src comp="86" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="283"><net_src comp="192" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="288"><net_src comp="195" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="201" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="301"><net_src comp="104" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="306"><net_src comp="206" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="311"><net_src comp="228" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="117" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="320"><net_src comp="233" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="130" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="329"><net_src comp="238" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="143" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="338"><net_src comp="243" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="156" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="347"><net_src comp="248" pin="2"/><net_sink comp="344" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: parent | {}
	Port: min_x | {}
	Port: max_x | {}
	Port: min_y | {}
	Port: max_y | {}
	Port: is_external | {7 }
 - Input state : 
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : next_label_5 | {1 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : i_5 | {1 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : min_x_load_1 | {1 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : max_x_load_1 | {1 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : min_y_load_1 | {1 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : max_y_load | {1 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : parent | {1 2 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : min_x | {2 3 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : max_x | {3 4 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : min_y | {4 5 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : max_y | {5 6 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_2_in : is_external | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln238 : 2
		br_ln238 : 3
		zext_ln238 : 2
		parent_addr : 3
		parent_load : 4
		icmp_ln240_1 : 2
		add_ln238 : 2
		store_ln238 : 3
	State 2
		icmp_ln240 : 1
		and_ln240 : 2
		br_ln240 : 2
		min_x_load : 1
	State 3
		icmp_ln242 : 1
		br_ln242 : 2
		max_x_load : 1
	State 4
		icmp_ln242_1 : 1
		br_ln242 : 2
		min_y_load : 1
	State 5
		icmp_ln243 : 1
		br_ln243 : 2
		max_y_load_1 : 1
	State 6
		inside : 1
		br_ln244 : 2
	State 7
		store_ln245 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln238_fu_195      |    0    |    23   |
|          |      icmp_ln240_1_fu_206     |    0    |    23   |
|          |       icmp_ln240_fu_223      |    0    |    23   |
|   icmp   |       icmp_ln242_fu_233      |    0    |    14   |
|          |      icmp_ln242_1_fu_238     |    0    |    14   |
|          |       icmp_ln243_fu_243      |    0    |    15   |
|          |         inside_fu_248        |    0    |    15   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln238_fu_212       |    0    |    23   |
|----------|------------------------------|---------|---------|
|    and   |       and_ln240_fu_228       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  max_y_load_read_read_fu_68  |    0    |    0    |
|          | min_y_load_1_read_read_fu_74 |    0    |    0    |
|   read   | max_x_load_1_read_read_fu_80 |    0    |    0    |
|          | min_x_load_1_read_read_fu_86 |    0    |    0    |
|          |      i_5_read_read_fu_92     |    0    |    0    |
|          | next_label_5_read_read_fu_98 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln238_fu_201      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   152   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    and_ln240_reg_308    |    1   |
|    icmp_ln238_reg_285   |    1   |
|   icmp_ln240_1_reg_303  |    1   |
|   icmp_ln242_1_reg_326  |    1   |
|    icmp_ln242_reg_317   |    1   |
|    icmp_ln243_reg_335   |    1   |
|      inside_reg_344     |    1   |
|       j_1_reg_280       |   16   |
|        j_reg_253        |   16   |
|    max_x_addr_reg_321   |    9   |
|max_x_load_1_read_reg_270|    9   |
|    max_y_addr_reg_339   |    9   |
| max_y_load_read_reg_260 |    8   |
|    min_x_addr_reg_312   |    9   |
|min_x_load_1_read_reg_275|    9   |
|    min_y_addr_reg_330   |    9   |
|min_y_load_1_read_reg_265|    8   |
|   parent_addr_reg_298   |    9   |
|    zext_ln238_reg_289   |   64   |
+-------------------------+--------+
|          Total          |   182  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_163 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   152  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   182  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   182  |   197  |
+-----------+--------+--------+--------+
