	.cpu cortex-a7
	.arch armv7ve
	.fpu vfpv4

	.text

	.global main
main:
.BLOCK_0:
	SUB sp, sp, #20
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	MOV VR_5, #5
	STR VR_5, [VR_4]
	MOV VR_6, #5
	STR VR_6, [VR_3]
	MOV VR_7, #1
	STR VR_7, [VR_2]
	MOV VR_9, #0
	SUB VR_8, VR_9, #2
	STR VR_8, [VR_1]
	MOV VR_10, #2
	STR VR_10, [VR_0]
	B .BLOCK_1
.BLOCK_1:
	LDR VR_11, [VR_1]
	MOV VR_12, VR_11, LSL #0
	MOV VR_14, VR_12, ASR #0
	ADD VR_14, VR_12, VR_14, LSR #31
	MOV VR_13, VR_14, ASR #1
	CMP VR_13, #0
	BLT .BLOCK_3
	BGE .BLOCK_4
.BLOCK_2:
	B .BLOCK_6
.BLOCK_3:
	LDR VR_15, [VR_0]
	MOV r0, VR_15
	BL putint
	B .BLOCK_2
.BLOCK_4:
	LDR VR_16, [VR_4]
	LDR VR_17, [VR_3]
	SUB VR_18, VR_16, VR_17
	CMP VR_18, #0
	BNE .BLOCK_5
	BEQ .BLOCK_2
.BLOCK_5:
	LDR VR_19, [VR_2]
	ADD VR_20, VR_19, #3
	MOV VR_22, VR_20, ASR #0
	ADD VR_22, VR_20, VR_22, LSR #31
	MOV VR_21, VR_22, ASR #1
	MOV VR_23, VR_21, LSL #1
	SUB VR_24, VR_20, VR_23
	CMP VR_24, #0
	BNE .BLOCK_3
	BEQ .BLOCK_2
.BLOCK_6:
	LDR VR_25, [VR_1]
	MOV VR_27, VR_25, ASR #0
	ADD VR_27, VR_25, VR_27, LSR #31
	MOV VR_26, VR_27, ASR #1
	MOV VR_28, VR_26, LSL #1
	SUB VR_29, VR_25, VR_28
	ADD VR_30, VR_29, #67
	CMP VR_30, #0
	BLT .BLOCK_8
	BGE .BLOCK_9
.BLOCK_7:
	MOV r0, #0
	ADD sp, sp, #20
	POP {pc}
.BLOCK_8:
	MOV VR_31, #4
	STR VR_31, [VR_0]
	LDR VR_32, [VR_0]
	MOV r0, VR_32
	BL putint
	B .BLOCK_7
.BLOCK_9:
	LDR VR_33, [VR_4]
	LDR VR_34, [VR_3]
	SUB VR_35, VR_33, VR_34
	CMP VR_35, #0
	BNE .BLOCK_10
	BEQ .BLOCK_7
.BLOCK_10:
	LDR VR_36, [VR_2]
	ADD VR_37, VR_36, #2
	MOV VR_39, VR_37, ASR #0
	ADD VR_39, VR_37, VR_39, LSR #31
	MOV VR_38, VR_39, ASR #1
	MOV VR_40, VR_38, LSL #1
	SUB VR_41, VR_37, VR_40
	CMP VR_41, #0
	BNE .BLOCK_8
	BEQ .BLOCK_7
.BLOCK_11:
	MOV r0, #0
	ADD sp, sp, #20
	POP {pc}


	.end
