-makelib ies/xil_defaultlib -sv \
  "F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies/xpm \
  "F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/axi_lite_ipif_v3_0_4 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/interrupt_control_v3_1_4 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_gpio_v2_0_15 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_BTNs_4Bits_0/sim/system_BTNs_4Bits_0.vhd" \
  "../../../bd/system/ip/system_LEDs_4Bits_1/sim/system_LEDs_4Bits_1.vhd" \
  "../../../bd/system/ip/system_SWs_4Bits_2/sim/system_SWs_4Bits_2.vhd" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/xil_common_vip_v1_0_0 -sv \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/2ad9/hdl/xil_common_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/smartconnect_v1_0 -sv \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/39ca/hdl/sc_util_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/axi_protocol_checker_v1_1_14 -sv \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/a1b2/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" \
-endlib
-makelib ies/axi_vip_v1_0_2 -sv \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/6eb1/hdl/axi_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/axi_vip_v1_0_1 -sv \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/1d61/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
-endlib
-makelib ies/lib_pkg_v1_0_2 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/832a/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/ebc2/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/lib_fifo_v1_0_8 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies/lib_srl_fifo_v1_0_2 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies/axi_datamover_v5_1_15 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_sg_v4_1_6 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd" \
-endlib
-makelib ies/axi_dma_v7_1_14 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_axi_dma_0_0/sim/system_axi_dma_0_0.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_13 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_12 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_crossbar_v2_1_14 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
  "../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/hdl/bd_1439.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_0/sim/bd_1439_ila_lib_0.v" \
-endlib
-makelib ies/gigantic_mux \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/c0d4/hdl/gigantic_mux_v1_0_cntr.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_1/bd_1439_g_inst_0_gigantic_mux.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_1/sim/bd_1439_g_inst_0.v" \
-endlib
-makelib ies/xlconcat_v2_1_1 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_2/sim/bd_1439_slot_0_aw_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_3/sim/bd_1439_slot_0_w_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_4/sim/bd_1439_slot_0_b_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_5/sim/bd_1439_slot_0_ar_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_6/sim/bd_1439_slot_0_r_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_7/sim/bd_1439_slot_1_aw_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_8/sim/bd_1439_slot_1_w_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_9/sim/bd_1439_slot_1_b_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_10/sim/bd_1439_slot_1_ar_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_11/sim/bd_1439_slot_1_r_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_12/sim/bd_1439_slot_4_aw_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_13/sim/bd_1439_slot_4_w_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_14/sim/bd_1439_slot_4_b_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_15/sim/bd_1439_slot_4_ar_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_16/sim/bd_1439_slot_4_r_0.v" \
  "../../../bd/system/ip/system_system_ila_0_2/sim/system_system_ila_0_2.v" \
-endlib
-makelib ies/proc_sys_reset_v5_0_11 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd" \
-endlib
-makelib ies/axis_infrastructure_v1_1_0 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/axis_data_fifo_v1_1_14 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_axis_data_fifo_0_0/sim/system_axis_data_fifo_0_0.v" \
  "../../../bd/system/hdl/system.v" \
  "../../../bd/system/ip/system_m04_regslice_0/sim/system_m04_regslice_0.v" \
  "../../../bd/system/ip/system_m03_regslice_0/sim/system_m03_regslice_0.v" \
  "../../../bd/system/ip/system_m02_regslice_0/sim/system_m02_regslice_0.v" \
  "../../../bd/system/ip/system_m01_regslice_0/sim/system_m01_regslice_0.v" \
  "../../../bd/system/ip/system_m00_regslice_0/sim/system_m00_regslice_0.v" \
-endlib
-makelib ies/axi_protocol_converter_v2_1_13 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
  "../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
-endlib
-makelib ies/axi_clock_converter_v2_1_12 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/blk_mem_gen_v8_3_6 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/4158/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies/axi_dwidth_converter_v2_1_13 \
  "../../../../project_2.srcs/sources_1/bd/system/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/system/ip/system_auto_us_1/sim/system_auto_us_1.v" \
  "../../../bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

