// Seed: 3075903490
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_15 = -1;
  wire id_17;
  generate
    always id_3 <= 1'b0;
    begin : LABEL_0
      begin : LABEL_0
        assign id_3 = id_4;
        assign id_3 = -1;
      end
    end
  endgenerate
  localparam id_18 = 1 + id_4;
  wire id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always_comb id_8 <= id_1[-1 : 1];
  for (id_17 = 1; 1'b0; id_5 = id_11[-1 :-1]) wire id_18;
  module_0 modCall_1 (
      id_4,
      id_17,
      id_8,
      id_8,
      id_4,
      id_17,
      id_4,
      id_18,
      id_6,
      id_18,
      id_13,
      id_4,
      id_15,
      id_13,
      id_4,
      id_12
  );
endmodule
