{
  "family": "nrf5340_network",
  "architecture": "arm-cortex-m3",
  "vendor": "Nordic Semiconductor",
  "mcus": {
    "nrf5340_network": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FICR": {
          "instances": [
            {
              "name": "FICR_NS",
              "base": "0x01FF0000"
            }
          ],
          "registers": {
            "CONFIGID": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration identifier"
            },
            "DEVICEID[%s]": {
              "offset": "0x04",
              "size": 32,
              "description": "Description collection: Device identifier"
            },
            "PART": {
              "offset": "0x0C",
              "size": 32,
              "description": "Part code"
            },
            "VARIANT": {
              "offset": "0x10",
              "size": 32,
              "description": "Part Variant, Hardware version and Production configuration"
            },
            "PACKAGE": {
              "offset": "0x14",
              "size": 32,
              "description": "Package option"
            },
            "RAM": {
              "offset": "0x18",
              "size": 32,
              "description": "RAM variant"
            },
            "FLASH": {
              "offset": "0x1C",
              "size": 32,
              "description": "Flash variant"
            },
            "CODEPAGESIZE": {
              "offset": "0x20",
              "size": 32,
              "description": "Code memory page size in bytes"
            },
            "CODESIZE": {
              "offset": "0x24",
              "size": 32,
              "description": "Code memory size"
            },
            "DEVICETYPE": {
              "offset": "0x28",
              "size": 32,
              "description": "Device type"
            },
            "ER[%s]": {
              "offset": "0x280",
              "size": 32,
              "description": "Description collection: Encryption Root, word n"
            },
            "IR[%s]": {
              "offset": "0x290",
              "size": 32,
              "description": "Description collection: Identity Root, word n"
            },
            "DEVICEADDRTYPE": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Device address type"
            },
            "DEVICEADDR[%s]": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Description collection: Device address n"
            },
            "ADDR": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Address"
            },
            "DATA": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: Data"
            }
          },
          "bits": {
            "CONFIGID": {
              "HWID": {
                "bit": 0,
                "description": "Identification number for the HW",
                "width": 16
              }
            },
            "DEVICEID[%s]": {
              "DEVICEID": {
                "bit": 0,
                "description": "64 bit unique device identifier",
                "width": 32
              }
            },
            "PART": {
              "PART": {
                "bit": 0,
                "description": "Part code",
                "width": 32
              }
            },
            "VARIANT": {
              "VARIANT": {
                "bit": 0,
                "description": "Part Variant, Hardware version and Production configuration, encoded as ASCII",
                "width": 32
              }
            },
            "PACKAGE": {
              "PACKAGE": {
                "bit": 0,
                "description": "Package option",
                "width": 32
              }
            },
            "RAM": {
              "RAM": {
                "bit": 0,
                "description": "RAM variant",
                "width": 32
              }
            },
            "FLASH": {
              "FLASH": {
                "bit": 0,
                "description": "Flash variant",
                "width": 32
              }
            },
            "CODEPAGESIZE": {
              "CODEPAGESIZE": {
                "bit": 0,
                "description": "Code memory page size in bytes",
                "width": 32
              }
            },
            "CODESIZE": {
              "CODESIZE": {
                "bit": 0,
                "description": "Code memory size in number of pages",
                "width": 32
              }
            },
            "DEVICETYPE": {
              "DEVICETYPE": {
                "bit": 0,
                "description": "Device type",
                "width": 32
              }
            },
            "ER[%s]": {
              "ER": {
                "bit": 0,
                "description": "Encryption Root, word n",
                "width": 32
              }
            },
            "IR[%s]": {
              "IR": {
                "bit": 0,
                "description": "Identity Root, word n",
                "width": 32
              }
            },
            "DEVICEADDRTYPE": {
              "DEVICEADDRTYPE": {
                "bit": 0,
                "description": "Device address type"
              }
            },
            "DEVICEADDR[%s]": {
              "DEVICEADDR": {
                "bit": 0,
                "description": "48 bit device address",
                "width": 32
              }
            },
            "ADDR": {
              "Address": {
                "bit": 0,
                "description": "Address",
                "width": 32
              }
            },
            "DATA": {
              "Data": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            }
          }
        },
        "UICR": {
          "instances": [
            {
              "name": "UICR_NS",
              "base": "0x01FF8000"
            }
          ],
          "registers": {
            "APPROTECT": {
              "offset": "0x00",
              "size": 32,
              "description": "Access port protection"
            },
            "ERASEPROTECT": {
              "offset": "0x04",
              "size": 32,
              "description": "Erase protection"
            },
            "NRFFW[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "Description collection: Reserved for Nordic firmware design"
            },
            "CUSTOMER[%s]": {
              "offset": "0x300",
              "size": 32,
              "description": "Description collection: Reserved for customer"
            }
          },
          "bits": {
            "APPROTECT": {
              "PALL": {
                "bit": 0,
                "description": "Blocks debugger read/write access to all CPU registers and memory mapped\n        addresses.",
                "width": 32
              }
            },
            "ERASEPROTECT": {
              "PALL": {
                "bit": 0,
                "description": "Blocks NVMC ERASEALL and CTRLAP ERASEALL functionality. Using any value except Unprotected will lead to the protection being enabled.",
                "width": 32
              }
            },
            "NRFFW[%s]": {
              "NRFFW": {
                "bit": 0,
                "description": "Reserved for Nordic firmware design",
                "width": 32
              }
            },
            "CUSTOMER[%s]": {
              "CUSTOMER": {
                "bit": 0,
                "description": "Reserved for customer",
                "width": 32
              }
            }
          }
        },
        "CTI": {
          "instances": [
            {
              "name": "CTI_NS",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "CTICONTROL": {
              "offset": "0x00",
              "size": 32,
              "description": "CTI Control register"
            },
            "CTIINTACK": {
              "offset": "0x10",
              "size": 32,
              "description": "CTI Interrupt Acknowledge register"
            },
            "CTIAPPSET": {
              "offset": "0x14",
              "size": 32,
              "description": "CTI Application Trigger Set register"
            },
            "CTIAPPCLEAR": {
              "offset": "0x18",
              "size": 32,
              "description": "CTI Application Trigger Clear register"
            },
            "CTIAPPPULSE": {
              "offset": "0x1C",
              "size": 32,
              "description": "CTI Application Pulse register"
            },
            "CTIINEN[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Description collection: CTI Trigger input"
            },
            "CTIOUTEN[%s]": {
              "offset": "0xA0",
              "size": 32,
              "description": "Description collection: CTI Trigger output"
            },
            "CTITRIGINSTATUS": {
              "offset": "0x130",
              "size": 32,
              "description": "CTI Trigger In Status register"
            },
            "CTITRIGOUTSTATUS": {
              "offset": "0x134",
              "size": 32,
              "description": "CTI Trigger Out Status register"
            },
            "CTICHINSTATUS": {
              "offset": "0x138",
              "size": 32,
              "description": "CTI Channel In Status register"
            },
            "CTIGATE": {
              "offset": "0x140",
              "size": 32,
              "description": "Enable CTI Channel Gate register"
            },
            "DEVARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture register"
            },
            "DEVID": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration register"
            },
            "DEVTYPE": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier register"
            },
            "PIDR4": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID4 Register"
            },
            "PIDR5": {
              "offset": "0xFD4",
              "size": 32,
              "description": "Peripheral ID5 register"
            },
            "PIDR6": {
              "offset": "0xFD8",
              "size": 32,
              "description": "Peripheral ID6 register"
            },
            "PIDR7": {
              "offset": "0xFDC",
              "size": 32,
              "description": "Peripheral ID7 register"
            },
            "PIDR0": {
              "offset": "0xFE0",
              "size": 32,
              "description": "Peripheral ID0 Register"
            },
            "PIDR1": {
              "offset": "0xFE4",
              "size": 32,
              "description": "Peripheral ID1 Register"
            },
            "PIDR2": {
              "offset": "0xFE8",
              "size": 32,
              "description": "Peripheral ID2 Register"
            },
            "PIDR3": {
              "offset": "0xFEC",
              "size": 32,
              "description": "Peripheral ID3 Register"
            },
            "CIDR0": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID0 Register"
            },
            "CIDR1": {
              "offset": "0xFF4",
              "size": 32,
              "description": "Component ID1 Register"
            },
            "CIDR2": {
              "offset": "0xFF8",
              "size": 32,
              "description": "Component ID2 Register"
            },
            "CIDR3": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Component ID3 Register"
            }
          },
          "bits": {
            "CTICONTROL": {
              "GLBEN": {
                "bit": 0,
                "description": "Enables or disables the CTI."
              }
            },
            "CTIINTACK": {
              "DEBUGREQ": {
                "bit": 0,
                "description": "Processor debug request"
              },
              "CPURESTART": {
                "bit": 1,
                "description": "Processor Restart"
              },
              "UNUSED0": {
                "bit": 2,
                "description": "N/A"
              },
              "UNUSED1": {
                "bit": 3,
                "description": "N/A"
              },
              "UNUSED2": {
                "bit": 4,
                "description": "N/A"
              },
              "UNUSED3": {
                "bit": 5,
                "description": "N/A"
              },
              "UNUSED4": {
                "bit": 6,
                "description": "N/A"
              },
              "UNUSED5": {
                "bit": 7,
                "description": "N/A"
              }
            },
            "CTIAPPSET": {
              "APPSET_0": {
                "bit": 0,
                "description": "Application trigger event for channel 0."
              },
              "APPSET_1": {
                "bit": 1,
                "description": "Application trigger event for channel 1."
              },
              "APPSET_2": {
                "bit": 2,
                "description": "Application trigger event for channel 2."
              },
              "APPSET_3": {
                "bit": 3,
                "description": "Application trigger event for channel 3."
              }
            },
            "CTIAPPCLEAR": {
              "APPCLEAR_0": {
                "bit": 0,
                "description": "Sets the corresponding bits in the CTIAPPSET to 0. There is one bit of the register for each channel."
              },
              "APPCLEAR_1": {
                "bit": 1,
                "description": "Sets the corresponding bits in the CTIAPPSET to 0. There is one bit of the register for each channel."
              },
              "APPCLEAR_2": {
                "bit": 2,
                "description": "Sets the corresponding bits in the CTIAPPSET to 0. There is one bit of the register for each channel."
              },
              "APPCLEAR_3": {
                "bit": 3,
                "description": "Sets the corresponding bits in the CTIAPPSET to 0. There is one bit of the register for each channel."
              }
            },
            "CTIAPPPULSE": {
              "APPULSE_0": {
                "bit": 0,
                "description": "Setting a bit HIGH generates a channel event pulse for the selected channel. There is one bit of the register for each channel."
              },
              "APPULSE_1": {
                "bit": 1,
                "description": "Setting a bit HIGH generates a channel event pulse for the selected channel. There is one bit of the register for each channel."
              },
              "APPULSE_2": {
                "bit": 2,
                "description": "Setting a bit HIGH generates a channel event pulse for the selected channel. There is one bit of the register for each channel."
              },
              "APPULSE_3": {
                "bit": 3,
                "description": "Setting a bit HIGH generates a channel event pulse for the selected channel. There is one bit of the register for each channel."
              }
            },
            "CTIINEN[%s]": {
              "TRIGINEN_0": {
                "bit": 0,
                "description": "Enables a cross trigger event to channel 0 when a ctitrigin input is activated."
              },
              "TRIGINEN_1": {
                "bit": 1,
                "description": "Enables a cross trigger event to channel 1 when a ctitrigin input is activated."
              },
              "TRIGINEN_2": {
                "bit": 2,
                "description": "Enables a cross trigger event to channel 2 when a ctitrigin input is activated."
              },
              "TRIGINEN_3": {
                "bit": 3,
                "description": "Enables a cross trigger event to channel 3 when a ctitrigin input is activated."
              }
            },
            "CTIOUTEN[%s]": {
              "TRIGOUTEN_0": {
                "bit": 0,
                "description": "Enables a cross trigger event to ctitrigout when channel 0 is activated."
              },
              "TRIGOUTEN_1": {
                "bit": 1,
                "description": "Enables a cross trigger event to ctitrigout when channel 1 is activated."
              },
              "TRIGOUTEN_2": {
                "bit": 2,
                "description": "Enables a cross trigger event to ctitrigout when channel 2 is activated."
              },
              "TRIGOUTEN_3": {
                "bit": 3,
                "description": "Enables a cross trigger event to ctitrigout when channel 3 is activated."
              }
            },
            "CTITRIGINSTATUS": {
              "CPUHALTED": {
                "bit": 0,
                "description": "Processor Halted"
              },
              "DWTCOMPOUT0": {
                "bit": 1,
                "description": "DWT Comparator Output 0"
              },
              "DWTCOMPOUT1": {
                "bit": 2,
                "description": "DWT Comparator Output 1"
              },
              "DWTCOMPOUT2": {
                "bit": 3,
                "description": "DWT Comparator Output 2"
              },
              "UNUSED0": {
                "bit": 4,
                "description": "N/A"
              },
              "UNUSED1": {
                "bit": 5,
                "description": "N/A"
              },
              "UNUSED2": {
                "bit": 6,
                "description": "N/A"
              },
              "UNUSED3": {
                "bit": 7,
                "description": "N/A"
              }
            },
            "CTITRIGOUTSTATUS": {
              "DEBUGREQ": {
                "bit": 0,
                "description": "Processor debug request"
              },
              "CPURESTART": {
                "bit": 1,
                "description": "Processor Restart"
              },
              "UNUSED0": {
                "bit": 2,
                "description": "N/A"
              },
              "UNUSED1": {
                "bit": 3,
                "description": "N/A"
              },
              "UNUSED2": {
                "bit": 4,
                "description": "N/A"
              },
              "UNUSED3": {
                "bit": 5,
                "description": "N/A"
              },
              "UNUSED4": {
                "bit": 6,
                "description": "N/A"
              },
              "UNUSED5": {
                "bit": 7,
                "description": "N/A"
              }
            },
            "CTICHINSTATUS": {
              "CTICHINSTATUS_0": {
                "bit": 0,
                "description": "Shows the status of the ctitrigin 0 input."
              },
              "CTICHINSTATUS_1": {
                "bit": 1,
                "description": "Shows the status of the ctitrigin 1 input."
              },
              "CTICHINSTATUS_2": {
                "bit": 2,
                "description": "Shows the status of the ctitrigin 2 input."
              },
              "CTICHINSTATUS_3": {
                "bit": 3,
                "description": "Shows the status of the ctitrigin 3 input."
              }
            },
            "CTIGATE": {
              "CTIGATEEN_0": {
                "bit": 0,
                "description": "Enable ctichout0."
              },
              "CTIGATEEN_1": {
                "bit": 1,
                "description": "Enable ctichout1."
              },
              "CTIGATEEN_2": {
                "bit": 2,
                "description": "Enable ctichout2."
              },
              "CTIGATEEN_3": {
                "bit": 3,
                "description": "Enable ctichout3."
              }
            },
            "DEVARCH": {
              "Architecture": {
                "bit": 0,
                "description": "Contains the CTI device architecture."
              }
            },
            "DEVID": {
              "EXTMUXNUM": {
                "bit": 0,
                "description": "Indicates the number of multiplexers available on Trigger Inputs and Trigger Outputs that are using asicctl.\n                    The default value of 0b00000 indicates that no multiplexing is present.",
                "width": 5
              },
              "NUMTRIG": {
                "bit": 8,
                "description": "Number of ECT triggers available.",
                "width": 8
              },
              "NUMCH": {
                "bit": 16,
                "description": "Number of ECT channels available.",
                "width": 4
              }
            },
            "DEVTYPE": {
              "MAJOR": {
                "bit": 0,
                "description": "Major classification of the type of the debug component as specified in the Arm Architecture Specification for this\n                    debug and trace component.",
                "width": 4
              },
              "SUB": {
                "bit": 4,
                "description": "Sub-classification of the type of the debug component as specified in the Arm Architecture Specification within\n                    the major classification as specified in the MAJOR field.",
                "width": 4
              }
            },
            "PIDR4": {
              "DES_2": {
                "bit": 0,
                "description": "Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component.",
                "width": 4
              },
              "SIZE": {
                "bit": 4,
                "description": "Always 0b0000. Indicates that the device only occupies 4KB of memory.",
                "width": 4
              }
            },
            "PIDR0": {
              "PART_0": {
                "bit": 0,
                "description": "Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number.",
                "width": 8
              }
            },
            "PIDR1": {
              "PART_1": {
                "bit": 0,
                "description": "Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number.",
                "width": 4
              },
              "DES_0": {
                "bit": 4,
                "description": "Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component.",
                "width": 4
              }
            },
            "PIDR2": {
              "DES_1": {
                "bit": 0,
                "description": "Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component.",
                "width": 3
              },
              "JEDEC": {
                "bit": 3,
                "description": "Always 1. Indicates that the JEDEC-assigned designer ID is used."
              },
              "REVISION": {
                "bit": 4,
                "description": "Peripheral revision",
                "width": 4
              }
            },
            "PIDR3": {
              "CMOD": {
                "bit": 0,
                "description": "Customer Modified. Indicates whether the customer has modified the behavior of the component. In most cases,\n                    this field is 0b0000. Customers change this value when they make authorized modifications to this component.",
                "width": 4
              },
              "REVAND": {
                "bit": 4,
                "description": "Indicates minor errata fixes specific to the revision of the component being used, for example metal fixes after\n                    implementation. In most cases, this field is 0b0000. Arm recommends that the component designers ensure that a\n                    metal fix can change this field if required, for example, by driving it from registers that reset to 0b0000.",
                "width": 4
              }
            },
            "CIDR0": {
              "PRMBL_0": {
                "bit": 0,
                "description": "Preamble[0]. Contains bits[7:0] of the component identification code.",
                "width": 8
              }
            },
            "CIDR1": {
              "PRMBL_1": {
                "bit": 0,
                "description": "Preamble[1]. Contains bits[11:8] of the component identification code.",
                "width": 4
              },
              "CLASS": {
                "bit": 4,
                "description": "Class of the component, for example, whether the component is a ROM table or a generic CoreSight component.\n                    Contains bits[15:12] of the component identification code",
                "width": 4
              }
            },
            "CIDR2": {
              "PRMBL_2": {
                "bit": 0,
                "description": "Preamble[2]. Contains bits[23:16] of the component identification code.",
                "width": 8
              }
            },
            "CIDR3": {
              "PRMBL_3": {
                "bit": 0,
                "description": "Preamble[3]. Contains bits[31:24] of the component identification code.",
                "width": 8
              }
            }
          }
        },
        "DCNF": {
          "instances": [
            {
              "name": "DCNF_NS",
              "base": "0x41000000"
            }
          ],
          "registers": {
            "CPUID": {
              "offset": "0x420",
              "size": 32,
              "description": "CPU ID of this subsystem"
            }
          },
          "bits": {
            "CPUID": {
              "CPUID": {
                "bit": 0,
                "description": "CPU ID",
                "width": 8
              }
            }
          }
        },
        "VREQCTRL": {
          "instances": [
            {
              "name": "VREQCTRL_NS",
              "base": "0x41004000"
            }
          ],
          "registers": {
            "VREQH": {
              "offset": "0x00",
              "size": 32,
              "description": "Request high voltage on RADIO After requesting high voltage, the user must wait until VREQHREADY is set to Ready"
            },
            "VREQHREADY": {
              "offset": "0x08",
              "size": 32,
              "description": "High voltage on RADIO is ready"
            }
          },
          "bits": {
            "VREQH": {
              "VREQH": {
                "bit": 0,
                "description": "Request high voltage"
              }
            },
            "VREQHREADY": {
              "READY": {
                "bit": 0,
                "description": "RADIO is ready to operate on high voltage"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "CLOCK_NS",
              "base": "0x41005000",
              "irq": 5
            }
          ],
          "registers": {
            "TASKS_HFCLKSTART": {
              "offset": "0x00",
              "size": 32,
              "description": "Start HFCLK128M/HFCLK64M source as selected in HFCLKSRC"
            },
            "TASKS_HFCLKSTOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop HFCLK128M/HFCLK64M source"
            },
            "TASKS_LFCLKSTART": {
              "offset": "0x08",
              "size": 32,
              "description": "Start LFCLK source as selected in LFCLKSRC"
            },
            "TASKS_LFCLKSTOP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop LFCLK source"
            },
            "TASKS_CAL": {
              "offset": "0x10",
              "size": 32,
              "description": "Start calibration of LFRC oscillator"
            },
            "SUBSCRIBE_HFCLKSTART": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task HFCLKSTART"
            },
            "SUBSCRIBE_HFCLKSTOP": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task HFCLKSTOP"
            },
            "SUBSCRIBE_LFCLKSTART": {
              "offset": "0x88",
              "size": 32,
              "description": "Subscribe configuration for task LFCLKSTART"
            },
            "SUBSCRIBE_LFCLKSTOP": {
              "offset": "0x8C",
              "size": 32,
              "description": "Subscribe configuration for task LFCLKSTOP"
            },
            "SUBSCRIBE_CAL": {
              "offset": "0x90",
              "size": 32,
              "description": "Subscribe configuration for task CAL"
            },
            "EVENTS_HFCLKSTARTED": {
              "offset": "0x100",
              "size": 32,
              "description": "HFCLK128M/HFCLK64M source started"
            },
            "EVENTS_LFCLKSTARTED": {
              "offset": "0x104",
              "size": 32,
              "description": "LFCLK source started"
            },
            "EVENTS_DONE": {
              "offset": "0x11C",
              "size": 32,
              "description": "Calibration of LFRC oscillator complete event"
            },
            "PUBLISH_HFCLKSTARTED": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event HFCLKSTARTED"
            },
            "PUBLISH_LFCLKSTARTED": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event LFCLKSTARTED"
            },
            "PUBLISH_DONE": {
              "offset": "0x19C",
              "size": 32,
              "description": "Publish configuration for event DONE"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "INTPEND": {
              "offset": "0x30C",
              "size": 32,
              "description": "Pending interrupts"
            },
            "HFCLKRUN": {
              "offset": "0x408",
              "size": 32,
              "description": "Status indicating that HFCLKSTART task has been triggered"
            },
            "HFCLKSTAT": {
              "offset": "0x40C",
              "size": 32,
              "description": "Status indicating which HFCLK128M/HFCLK64M source is running This register value in any CLOCK instance reflects status only due to configurations/actions in that CLOCK instance."
            },
            "LFCLKRUN": {
              "offset": "0x414",
              "size": 32,
              "description": "Status indicating that LFCLKSTART task has been triggered"
            },
            "LFCLKSTAT": {
              "offset": "0x418",
              "size": 32,
              "description": "Status indicating which LFCLK source is running This register value in any CLOCK instance reflects status only due to configurations/actions in that CLOCK instance."
            },
            "LFCLKSRCCOPY": {
              "offset": "0x41C",
              "size": 32,
              "description": "Copy of LFCLKSRC register, set when LFCLKSTART task was triggered"
            },
            "HFCLKSRC": {
              "offset": "0x514",
              "size": 32,
              "description": "Clock source for HFCLK128M/HFCLK64M"
            },
            "LFCLKSRC": {
              "offset": "0x518",
              "size": 32,
              "description": "Clock source for LFCLK"
            },
            "HFCLKCTRL": {
              "offset": "0x558",
              "size": 32,
              "description": "HFCLK128M frequency configuration"
            },
            "HFCLKALWAYSRUN": {
              "offset": "0x570",
              "size": 32,
              "description": "Automatic or manual control of HFCLK128M/HFCLK64M"
            },
            "LFCLKALWAYSRUN": {
              "offset": "0x574",
              "size": 32,
              "description": "Automatic or manual control of LFCLK"
            }
          },
          "bits": {
            "TASKS_HFCLKSTART": {
              "TASKS_HFCLKSTART": {
                "bit": 0,
                "description": "Start HFCLK128M/HFCLK64M source as selected in HFCLKSRC"
              }
            },
            "TASKS_HFCLKSTOP": {
              "TASKS_HFCLKSTOP": {
                "bit": 0,
                "description": "Stop HFCLK128M/HFCLK64M source"
              }
            },
            "TASKS_LFCLKSTART": {
              "TASKS_LFCLKSTART": {
                "bit": 0,
                "description": "Start LFCLK source as selected in LFCLKSRC"
              }
            },
            "TASKS_LFCLKSTOP": {
              "TASKS_LFCLKSTOP": {
                "bit": 0,
                "description": "Stop LFCLK source"
              }
            },
            "TASKS_CAL": {
              "TASKS_CAL": {
                "bit": 0,
                "description": "Start calibration of LFRC oscillator"
              }
            },
            "SUBSCRIBE_HFCLKSTART": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task HFCLKSTART will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_HFCLKSTOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task HFCLKSTOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_LFCLKSTART": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task LFCLKSTART will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_LFCLKSTOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task LFCLKSTOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CAL": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CAL will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_HFCLKSTARTED": {
              "EVENTS_HFCLKSTARTED": {
                "bit": 0,
                "description": "HFCLK128M/HFCLK64M source started"
              }
            },
            "EVENTS_LFCLKSTARTED": {
              "EVENTS_LFCLKSTARTED": {
                "bit": 0,
                "description": "LFCLK source started"
              }
            },
            "EVENTS_DONE": {
              "EVENTS_DONE": {
                "bit": 0,
                "description": "Calibration of LFRC oscillator complete event"
              }
            },
            "PUBLISH_HFCLKSTARTED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event HFCLKSTARTED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_LFCLKSTARTED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event LFCLKSTARTED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_DONE": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event DONE will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTEN": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Enable or disable interrupt for event HFCLKSTARTED"
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Enable or disable interrupt for event LFCLKSTARTED"
              },
              "DONE": {
                "bit": 7,
                "description": "Enable or disable interrupt for event DONE"
              }
            },
            "INTENSET": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event HFCLKSTARTED"
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event LFCLKSTARTED"
              },
              "DONE": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event DONE"
              }
            },
            "INTENCLR": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event HFCLKSTARTED"
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event LFCLKSTARTED"
              },
              "DONE": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event DONE"
              }
            },
            "INTPEND": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Read pending status of interrupt for event HFCLKSTARTED"
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Read pending status of interrupt for event LFCLKSTARTED"
              },
              "DONE": {
                "bit": 7,
                "description": "Read pending status of interrupt for event DONE"
              }
            },
            "HFCLKRUN": {
              "STATUS": {
                "bit": 0,
                "description": "HFCLKSTART task triggered or not"
              }
            },
            "HFCLKSTAT": {
              "SRC": {
                "bit": 0,
                "description": "Active clock source"
              },
              "ALWAYSRUNNING": {
                "bit": 4,
                "description": "ALWAYSRUN activated"
              },
              "STATE": {
                "bit": 16,
                "description": "HFCLK state"
              }
            },
            "LFCLKRUN": {
              "STATUS": {
                "bit": 0,
                "description": "LFCLKSTART task triggered or not"
              }
            },
            "LFCLKSTAT": {
              "SRC": {
                "bit": 0,
                "description": "Active clock source",
                "width": 2
              },
              "ALWAYSRUNNING": {
                "bit": 4,
                "description": "ALWAYSRUN activated"
              },
              "STATE": {
                "bit": 16,
                "description": "LFCLK state"
              }
            },
            "LFCLKSRCCOPY": {
              "SRC": {
                "bit": 0,
                "description": "Clock source",
                "width": 2
              }
            },
            "HFCLKSRC": {
              "SRC": {
                "bit": 0,
                "description": "Select which HFCLK source is started by the HFCLKSTART task"
              }
            },
            "LFCLKSRC": {
              "SRC": {
                "bit": 0,
                "description": "Select which LFCLK source is started by the LFCLKSTART task",
                "width": 2
              }
            },
            "HFCLKCTRL": {
              "HCLK": {
                "bit": 0,
                "description": "High frequency clock HCLK",
                "width": 2
              }
            },
            "HFCLKALWAYSRUN": {
              "ALWAYSRUN": {
                "bit": 0,
                "description": "Ensure clock is always running"
              }
            },
            "LFCLKALWAYSRUN": {
              "ALWAYSRUN": {
                "bit": 0,
                "description": "Ensure clock is always running"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "POWER_NS",
              "base": "0x41005000",
              "irq": 5
            }
          ],
          "registers": {
            "TASKS_CONSTLAT": {
              "offset": "0x78",
              "size": 32,
              "description": "Enable Constant Latency mode"
            },
            "TASKS_LOWPWR": {
              "offset": "0x7C",
              "size": 32,
              "description": "Enable Low-Power mode (variable latency)"
            },
            "SUBSCRIBE_CONSTLAT": {
              "offset": "0xF8",
              "size": 32,
              "description": "Subscribe configuration for task CONSTLAT"
            },
            "SUBSCRIBE_LOWPWR": {
              "offset": "0xFC",
              "size": 32,
              "description": "Subscribe configuration for task LOWPWR"
            },
            "EVENTS_POFWARN": {
              "offset": "0x108",
              "size": 32,
              "description": "Power failure warning"
            },
            "EVENTS_SLEEPENTER": {
              "offset": "0x114",
              "size": 32,
              "description": "CPU entered WFI/WFE sleep"
            },
            "EVENTS_SLEEPEXIT": {
              "offset": "0x118",
              "size": 32,
              "description": "CPU exited WFI/WFE sleep"
            },
            "PUBLISH_POFWARN": {
              "offset": "0x188",
              "size": 32,
              "description": "Publish configuration for event POFWARN"
            },
            "PUBLISH_SLEEPENTER": {
              "offset": "0x194",
              "size": 32,
              "description": "Publish configuration for event SLEEPENTER"
            },
            "PUBLISH_SLEEPEXIT": {
              "offset": "0x198",
              "size": 32,
              "description": "Publish configuration for event SLEEPEXIT"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "GPREGRET[%s]": {
              "offset": "0x51C",
              "size": 32,
              "description": "Description collection: General purpose retention register"
            }
          },
          "bits": {
            "TASKS_CONSTLAT": {
              "TASKS_CONSTLAT": {
                "bit": 0,
                "description": "Enable Constant Latency mode"
              }
            },
            "TASKS_LOWPWR": {
              "TASKS_LOWPWR": {
                "bit": 0,
                "description": "Enable Low-Power mode (variable latency)"
              }
            },
            "SUBSCRIBE_CONSTLAT": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CONSTLAT will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_LOWPWR": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task LOWPWR will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_POFWARN": {
              "EVENTS_POFWARN": {
                "bit": 0,
                "description": "Power failure warning"
              }
            },
            "EVENTS_SLEEPENTER": {
              "EVENTS_SLEEPENTER": {
                "bit": 0,
                "description": "CPU entered WFI/WFE sleep"
              }
            },
            "EVENTS_SLEEPEXIT": {
              "EVENTS_SLEEPEXIT": {
                "bit": 0,
                "description": "CPU exited WFI/WFE sleep"
              }
            },
            "PUBLISH_POFWARN": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event POFWARN will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_SLEEPENTER": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event SLEEPENTER will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_SLEEPEXIT": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event SLEEPEXIT will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTEN": {
              "POFWARN": {
                "bit": 2,
                "description": "Enable or disable interrupt for event POFWARN"
              },
              "SLEEPENTER": {
                "bit": 5,
                "description": "Enable or disable interrupt for event SLEEPENTER"
              },
              "SLEEPEXIT": {
                "bit": 6,
                "description": "Enable or disable interrupt for event SLEEPEXIT"
              }
            },
            "INTENSET": {
              "POFWARN": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event POFWARN"
              },
              "SLEEPENTER": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event SLEEPENTER"
              },
              "SLEEPEXIT": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event SLEEPEXIT"
              }
            },
            "INTENCLR": {
              "POFWARN": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event POFWARN"
              },
              "SLEEPENTER": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event SLEEPENTER"
              },
              "SLEEPEXIT": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event SLEEPEXIT"
              }
            },
            "GPREGRET[%s]": {
              "GPREGRET": {
                "bit": 0,
                "description": "General purpose retention register",
                "width": 8
              }
            }
          }
        },
        "RESET": {
          "instances": [
            {
              "name": "RESET_NS",
              "base": "0x41005000"
            }
          ],
          "registers": {
            "RESETREAS": {
              "offset": "0x400",
              "size": 32,
              "description": "Reset reason"
            }
          },
          "bits": {
            "RESETREAS": {
              "RESETPIN": {
                "bit": 0,
                "description": "Reset from pin reset detected"
              },
              "DOG0": {
                "bit": 1,
                "description": "Reset from application watchdog timer 0 detected"
              },
              "CTRLAP": {
                "bit": 2,
                "description": "Reset from application CTRL-AP detected"
              },
              "SREQ": {
                "bit": 3,
                "description": "Reset from application soft reset detected"
              },
              "LOCKUP": {
                "bit": 4,
                "description": "Reset from application CPU lockup detected"
              },
              "OFF": {
                "bit": 5,
                "description": "Reset due to wakeup from System OFF mode when wakeup is triggered by DETECT signal from GPIO"
              },
              "LPCOMP": {
                "bit": 6,
                "description": "Reset due to wakeup from System OFF mode when wakeup is triggered by ANADETECT signal from LPCOMP"
              },
              "DIF": {
                "bit": 7,
                "description": "Reset due to wakeup from System OFF mode when wakeup is triggered by entering the Debug Interface mode"
              },
              "LSREQ": {
                "bit": 16,
                "description": "Reset from network soft reset detected"
              },
              "LLOCKUP": {
                "bit": 17,
                "description": "Reset from network CPU lockup detected"
              },
              "LDOG": {
                "bit": 18,
                "description": "Reset from network watchdog timer detected"
              },
              "MFORCEOFF": {
                "bit": 23,
                "description": "Force-OFF reset from application core detected"
              },
              "NFC": {
                "bit": 24,
                "description": "Reset after wakeup from System OFF mode due to NFC field being detected"
              },
              "DOG1": {
                "bit": 25,
                "description": "Reset from application watchdog timer 1 detected"
              },
              "VBUS": {
                "bit": 26,
                "description": "Reset after wakeup from System OFF mode due to VBUS rising into valid range"
              },
              "LCTRLAP": {
                "bit": 27,
                "description": "Reset from network CTRL-AP detected"
              }
            }
          }
        },
        "CTRLAP": {
          "instances": [
            {
              "name": "CTRLAP_NS",
              "base": "0x41006000"
            }
          ],
          "registers": {
            "RXDATA": {
              "offset": "0x00",
              "size": 32,
              "description": "Data sent from the debugger to the CPU."
            },
            "RXSTATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "This register shows a status that indicates if data sent from the debugger to the CPU has been read."
            },
            "TXDATA": {
              "offset": "0x80",
              "size": 32,
              "description": "Data sent from the CPU to the debugger."
            },
            "TXSTATUS": {
              "offset": "0x84",
              "size": 32,
              "description": "This register shows a status that indicates if the data sent from the CPU to the debugger has been read."
            },
            "LOCK": {
              "offset": "0x00",
              "size": 32,
              "description": "This register locks the APPROTECT.DISABLE register from being written to until next reset."
            },
            "DISABLE": {
              "offset": "0x04",
              "size": 32,
              "description": "This register disables the APPROTECT register and enables debug access to non-secure mode."
            },
            "STATUS": {
              "offset": "0x600",
              "size": 32,
              "description": "Status bits for CTRL-AP peripheral."
            }
          },
          "bits": {
            "RXDATA": {
              "RXDATA": {
                "bit": 0,
                "description": "Data received from debugger",
                "width": 32
              }
            },
            "RXSTATUS": {
              "RXSTATUS": {
                "bit": 0,
                "description": "Status of data in register RXDATA"
              }
            },
            "TXDATA": {
              "TXDATA": {
                "bit": 0,
                "description": "Data sent to debugger",
                "width": 32
              }
            },
            "TXSTATUS": {
              "TXSTATUS": {
                "bit": 0,
                "description": "Status of data in register TXDATA"
              }
            },
            "LOCK": {
              "LOCK": {
                "bit": 0,
                "description": "Lock the APPROTECT.DISABLE register from being written to until next reset"
              }
            },
            "DISABLE": {
              "KEY": {
                "bit": 0,
                "description": "If the value of the KEY field is non-zero, and the KEY fields match on both the\n        CPU and debugger sides, disable APPROTECT and enable debug access to non-secure mode until\n        the next pin reset, brown-out reset, power-on reset, or watchog timer reset. After reset the debugger side register has a fixed KEY value. To enable debug access, both CTRL-AP and UICR.APPROTECT protection needs to be disabled.",
                "width": 32
              }
            },
            "STATUS": {
              "UICRAPPROTECT": {
                "bit": 0,
                "description": "Status bit for UICR part of access port protection at last reset."
              },
              "DBGIFACEMODE": {
                "bit": 2,
                "description": "Status bit for device debug interface mode"
              }
            }
          }
        },
        "RADIO": {
          "instances": [
            {
              "name": "RADIO_NS",
              "base": "0x41008000",
              "irq": 8
            }
          ],
          "registers": {
            "TASKS_TXEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Enable RADIO in TX mode"
            },
            "TASKS_RXEN": {
              "offset": "0x04",
              "size": 32,
              "description": "Enable RADIO in RX mode"
            },
            "TASKS_START": {
              "offset": "0x08",
              "size": 32,
              "description": "Start RADIO"
            },
            "TASKS_STOP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop RADIO"
            },
            "TASKS_DISABLE": {
              "offset": "0x10",
              "size": 32,
              "description": "Disable RADIO"
            },
            "TASKS_RSSISTART": {
              "offset": "0x14",
              "size": 32,
              "description": "Start the RSSI and take one single sample of the receive signal strength"
            },
            "TASKS_RSSISTOP": {
              "offset": "0x18",
              "size": 32,
              "description": "Stop the RSSI measurement"
            },
            "TASKS_BCSTART": {
              "offset": "0x1C",
              "size": 32,
              "description": "Start the bit counter"
            },
            "TASKS_BCSTOP": {
              "offset": "0x20",
              "size": 32,
              "description": "Stop the bit counter"
            },
            "TASKS_EDSTART": {
              "offset": "0x24",
              "size": 32,
              "description": "Start the energy detect measurement used in IEEE 802.15.4 mode"
            },
            "TASKS_EDSTOP": {
              "offset": "0x28",
              "size": 32,
              "description": "Stop the energy detect measurement"
            },
            "TASKS_CCASTART": {
              "offset": "0x2C",
              "size": 32,
              "description": "Start the clear channel assessment used in IEEE 802.15.4 mode"
            },
            "TASKS_CCASTOP": {
              "offset": "0x30",
              "size": 32,
              "description": "Stop the clear channel assessment"
            },
            "SUBSCRIBE_TXEN": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task TXEN"
            },
            "SUBSCRIBE_RXEN": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task RXEN"
            },
            "SUBSCRIBE_START": {
              "offset": "0x88",
              "size": 32,
              "description": "Subscribe configuration for task START"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x8C",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "SUBSCRIBE_DISABLE": {
              "offset": "0x90",
              "size": 32,
              "description": "Subscribe configuration for task DISABLE"
            },
            "SUBSCRIBE_RSSISTART": {
              "offset": "0x94",
              "size": 32,
              "description": "Subscribe configuration for task RSSISTART"
            },
            "SUBSCRIBE_RSSISTOP": {
              "offset": "0x98",
              "size": 32,
              "description": "Subscribe configuration for task RSSISTOP"
            },
            "SUBSCRIBE_BCSTART": {
              "offset": "0x9C",
              "size": 32,
              "description": "Subscribe configuration for task BCSTART"
            },
            "SUBSCRIBE_BCSTOP": {
              "offset": "0xA0",
              "size": 32,
              "description": "Subscribe configuration for task BCSTOP"
            },
            "SUBSCRIBE_EDSTART": {
              "offset": "0xA4",
              "size": 32,
              "description": "Subscribe configuration for task EDSTART"
            },
            "SUBSCRIBE_EDSTOP": {
              "offset": "0xA8",
              "size": 32,
              "description": "Subscribe configuration for task EDSTOP"
            },
            "SUBSCRIBE_CCASTART": {
              "offset": "0xAC",
              "size": 32,
              "description": "Subscribe configuration for task CCASTART"
            },
            "SUBSCRIBE_CCASTOP": {
              "offset": "0xB0",
              "size": 32,
              "description": "Subscribe configuration for task CCASTOP"
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "RADIO has ramped up and is ready to be started"
            },
            "EVENTS_ADDRESS": {
              "offset": "0x104",
              "size": 32,
              "description": "Address sent or received"
            },
            "EVENTS_PAYLOAD": {
              "offset": "0x108",
              "size": 32,
              "description": "Packet payload sent or received"
            },
            "EVENTS_END": {
              "offset": "0x10C",
              "size": 32,
              "description": "Packet sent or received"
            },
            "EVENTS_DISABLED": {
              "offset": "0x110",
              "size": 32,
              "description": "RADIO has been disabled"
            },
            "EVENTS_DEVMATCH": {
              "offset": "0x114",
              "size": 32,
              "description": "A device address match occurred on the last received packet"
            },
            "EVENTS_DEVMISS": {
              "offset": "0x118",
              "size": 32,
              "description": "No device address match occurred on the last received packet"
            },
            "EVENTS_RSSIEND": {
              "offset": "0x11C",
              "size": 32,
              "description": "Sampling of receive signal strength complete"
            },
            "EVENTS_BCMATCH": {
              "offset": "0x128",
              "size": 32,
              "description": "Bit counter reached bit count value"
            },
            "EVENTS_CRCOK": {
              "offset": "0x130",
              "size": 32,
              "description": "Packet received with CRC ok"
            },
            "EVENTS_CRCERROR": {
              "offset": "0x134",
              "size": 32,
              "description": "Packet received with CRC error"
            },
            "EVENTS_FRAMESTART": {
              "offset": "0x138",
              "size": 32,
              "description": "IEEE 802.15.4 length field received"
            },
            "EVENTS_EDEND": {
              "offset": "0x13C",
              "size": 32,
              "description": "Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register."
            },
            "EVENTS_EDSTOPPED": {
              "offset": "0x140",
              "size": 32,
              "description": "The sampling of energy detection has stopped"
            },
            "EVENTS_CCAIDLE": {
              "offset": "0x144",
              "size": 32,
              "description": "Wireless medium in idle - clear to send"
            },
            "EVENTS_CCABUSY": {
              "offset": "0x148",
              "size": 32,
              "description": "Wireless medium busy - do not send"
            },
            "EVENTS_CCASTOPPED": {
              "offset": "0x14C",
              "size": 32,
              "description": "The CCA has stopped"
            },
            "EVENTS_RATEBOOST": {
              "offset": "0x150",
              "size": 32,
              "description": "Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit."
            },
            "EVENTS_TXREADY": {
              "offset": "0x154",
              "size": 32,
              "description": "RADIO has ramped up and is ready to be started TX path"
            },
            "EVENTS_RXREADY": {
              "offset": "0x158",
              "size": 32,
              "description": "RADIO has ramped up and is ready to be started RX path"
            },
            "EVENTS_MHRMATCH": {
              "offset": "0x15C",
              "size": 32,
              "description": "MAC header match found"
            },
            "EVENTS_SYNC": {
              "offset": "0x168",
              "size": 32,
              "description": "Preamble indicator"
            },
            "EVENTS_PHYEND": {
              "offset": "0x16C",
              "size": 32,
              "description": "Generated when last bit is sent on air, or received from air"
            },
            "EVENTS_CTEPRESENT": {
              "offset": "0x170",
              "size": 32,
              "description": "CTE is present (early warning right after receiving CTEInfo byte)"
            },
            "PUBLISH_READY": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event READY"
            },
            "PUBLISH_ADDRESS": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event ADDRESS"
            },
            "PUBLISH_PAYLOAD": {
              "offset": "0x188",
              "size": 32,
              "description": "Publish configuration for event PAYLOAD"
            },
            "PUBLISH_END": {
              "offset": "0x18C",
              "size": 32,
              "description": "Publish configuration for event END"
            },
            "PUBLISH_DISABLED": {
              "offset": "0x190",
              "size": 32,
              "description": "Publish configuration for event DISABLED"
            },
            "PUBLISH_DEVMATCH": {
              "offset": "0x194",
              "size": 32,
              "description": "Publish configuration for event DEVMATCH"
            },
            "PUBLISH_DEVMISS": {
              "offset": "0x198",
              "size": 32,
              "description": "Publish configuration for event DEVMISS"
            },
            "PUBLISH_RSSIEND": {
              "offset": "0x19C",
              "size": 32,
              "description": "Publish configuration for event RSSIEND"
            },
            "PUBLISH_BCMATCH": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Publish configuration for event BCMATCH"
            },
            "PUBLISH_CRCOK": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Publish configuration for event CRCOK"
            },
            "PUBLISH_CRCERROR": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Publish configuration for event CRCERROR"
            },
            "PUBLISH_FRAMESTART": {
              "offset": "0x1B8",
              "size": 32,
              "description": "Publish configuration for event FRAMESTART"
            },
            "PUBLISH_EDEND": {
              "offset": "0x1BC",
              "size": 32,
              "description": "Publish configuration for event EDEND"
            },
            "PUBLISH_EDSTOPPED": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Publish configuration for event EDSTOPPED"
            },
            "PUBLISH_CCAIDLE": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Publish configuration for event CCAIDLE"
            },
            "PUBLISH_CCABUSY": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Publish configuration for event CCABUSY"
            },
            "PUBLISH_CCASTOPPED": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Publish configuration for event CCASTOPPED"
            },
            "PUBLISH_RATEBOOST": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Publish configuration for event RATEBOOST"
            },
            "PUBLISH_TXREADY": {
              "offset": "0x1D4",
              "size": 32,
              "description": "Publish configuration for event TXREADY"
            },
            "PUBLISH_RXREADY": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Publish configuration for event RXREADY"
            },
            "PUBLISH_MHRMATCH": {
              "offset": "0x1DC",
              "size": 32,
              "description": "Publish configuration for event MHRMATCH"
            },
            "PUBLISH_SYNC": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Publish configuration for event SYNC"
            },
            "PUBLISH_PHYEND": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Publish configuration for event PHYEND"
            },
            "PUBLISH_CTEPRESENT": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Publish configuration for event CTEPRESENT"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "CRCSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "CRC status"
            },
            "RXMATCH": {
              "offset": "0x408",
              "size": 32,
              "description": "Received address"
            },
            "RXCRC": {
              "offset": "0x40C",
              "size": 32,
              "description": "CRC field of previously received packet"
            },
            "DAI": {
              "offset": "0x410",
              "size": 32,
              "description": "Device address match index"
            },
            "PDUSTAT": {
              "offset": "0x414",
              "size": 32,
              "description": "Payload status"
            },
            "CTESTATUS": {
              "offset": "0x44C",
              "size": 32,
              "description": "CTEInfo parsed from received packet"
            },
            "DFESTATUS": {
              "offset": "0x458",
              "size": 32,
              "description": "DFE status information"
            },
            "PACKETPTR": {
              "offset": "0x504",
              "size": 32,
              "description": "Packet pointer"
            },
            "FREQUENCY": {
              "offset": "0x508",
              "size": 32,
              "description": "Frequency"
            },
            "TXPOWER": {
              "offset": "0x50C",
              "size": 32,
              "description": "Output power"
            },
            "MODE": {
              "offset": "0x510",
              "size": 32,
              "description": "Data rate and modulation"
            },
            "PCNF0": {
              "offset": "0x514",
              "size": 32,
              "description": "Packet configuration register 0"
            },
            "PCNF1": {
              "offset": "0x518",
              "size": 32,
              "description": "Packet configuration register 1"
            },
            "BASE0": {
              "offset": "0x51C",
              "size": 32,
              "description": "Base address 0"
            },
            "BASE1": {
              "offset": "0x520",
              "size": 32,
              "description": "Base address 1"
            },
            "PREFIX0": {
              "offset": "0x524",
              "size": 32,
              "description": "Prefixes bytes for logical addresses 0-3"
            },
            "PREFIX1": {
              "offset": "0x528",
              "size": 32,
              "description": "Prefixes bytes for logical addresses 4-7"
            },
            "TXADDRESS": {
              "offset": "0x52C",
              "size": 32,
              "description": "Transmit address select"
            },
            "RXADDRESSES": {
              "offset": "0x530",
              "size": 32,
              "description": "Receive address select"
            },
            "CRCCNF": {
              "offset": "0x534",
              "size": 32,
              "description": "CRC configuration"
            },
            "CRCPOLY": {
              "offset": "0x538",
              "size": 32,
              "description": "CRC polynomial"
            },
            "CRCINIT": {
              "offset": "0x53C",
              "size": 32,
              "description": "CRC initial value"
            },
            "TIFS": {
              "offset": "0x544",
              "size": 32,
              "description": "Interframe spacing in us"
            },
            "RSSISAMPLE": {
              "offset": "0x548",
              "size": 32,
              "description": "RSSI sample"
            },
            "STATE": {
              "offset": "0x550",
              "size": 32,
              "description": "Current radio state"
            },
            "DATAWHITEIV": {
              "offset": "0x554",
              "size": 32,
              "description": "Data whitening initial value"
            },
            "BCC": {
              "offset": "0x560",
              "size": 32,
              "description": "Bit counter compare"
            },
            "DAB[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Description collection: Device address base segment n"
            },
            "DAP[%s]": {
              "offset": "0x620",
              "size": 32,
              "description": "Description collection: Device address prefix n"
            },
            "DACNF": {
              "offset": "0x640",
              "size": 32,
              "description": "Device address match configuration"
            },
            "MHRMATCHCONF": {
              "offset": "0x644",
              "size": 32,
              "description": "Search pattern configuration"
            },
            "MHRMATCHMAS": {
              "offset": "0x648",
              "size": 32,
              "description": "Pattern mask"
            },
            "MODECNF0": {
              "offset": "0x650",
              "size": 32,
              "description": "Radio mode configuration register 0"
            },
            "SFD": {
              "offset": "0x660",
              "size": 32,
              "description": "IEEE 802.15.4 start of frame delimiter"
            },
            "EDCNT": {
              "offset": "0x664",
              "size": 32,
              "description": "IEEE 802.15.4 energy detect loop count"
            },
            "EDSAMPLE": {
              "offset": "0x668",
              "size": 32,
              "description": "IEEE 802.15.4 energy detect level"
            },
            "CCACTRL": {
              "offset": "0x66C",
              "size": 32,
              "description": "IEEE 802.15.4 clear channel assessment control"
            },
            "DFEMODE": {
              "offset": "0x900",
              "size": 32,
              "description": "Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure (AOD)"
            },
            "CTEINLINECONF": {
              "offset": "0x904",
              "size": 32,
              "description": "Configuration for CTE inline mode"
            },
            "DFECTRL1": {
              "offset": "0x910",
              "size": 32,
              "description": "Various configuration for Direction finding"
            },
            "DFECTRL2": {
              "offset": "0x914",
              "size": 32,
              "description": "Start offset for Direction finding"
            },
            "SWITCHPATTERN": {
              "offset": "0x928",
              "size": 32,
              "description": "GPIO patterns to be used for each antenna"
            },
            "CLEARPATTERN": {
              "offset": "0x92C",
              "size": 32,
              "description": "Clear the GPIO pattern array for antenna control"
            },
            "DFEGPIO[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection: Pin select for DFE pin n"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of buffer words to transfer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of samples transferred in the last transaction"
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control"
            }
          },
          "bits": {
            "TASKS_TXEN": {
              "TASKS_TXEN": {
                "bit": 0,
                "description": "Enable RADIO in TX mode"
              }
            },
            "TASKS_RXEN": {
              "TASKS_RXEN": {
                "bit": 0,
                "description": "Enable RADIO in RX mode"
              }
            },
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start RADIO"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop RADIO"
              }
            },
            "TASKS_DISABLE": {
              "TASKS_DISABLE": {
                "bit": 0,
                "description": "Disable RADIO"
              }
            },
            "TASKS_RSSISTART": {
              "TASKS_RSSISTART": {
                "bit": 0,
                "description": "Start the RSSI and take one single sample of the receive signal strength"
              }
            },
            "TASKS_RSSISTOP": {
              "TASKS_RSSISTOP": {
                "bit": 0,
                "description": "Stop the RSSI measurement"
              }
            },
            "TASKS_BCSTART": {
              "TASKS_BCSTART": {
                "bit": 0,
                "description": "Start the bit counter"
              }
            },
            "TASKS_BCSTOP": {
              "TASKS_BCSTOP": {
                "bit": 0,
                "description": "Stop the bit counter"
              }
            },
            "TASKS_EDSTART": {
              "TASKS_EDSTART": {
                "bit": 0,
                "description": "Start the energy detect measurement used in IEEE 802.15.4 mode"
              }
            },
            "TASKS_EDSTOP": {
              "TASKS_EDSTOP": {
                "bit": 0,
                "description": "Stop the energy detect measurement"
              }
            },
            "TASKS_CCASTART": {
              "TASKS_CCASTART": {
                "bit": 0,
                "description": "Start the clear channel assessment used in IEEE 802.15.4 mode"
              }
            },
            "TASKS_CCASTOP": {
              "TASKS_CCASTOP": {
                "bit": 0,
                "description": "Stop the clear channel assessment"
              }
            },
            "SUBSCRIBE_TXEN": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task TXEN will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_RXEN": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task RXEN will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_START": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task START will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_DISABLE": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task DISABLE will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_RSSISTART": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task RSSISTART will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_RSSISTOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task RSSISTOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_BCSTART": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task BCSTART will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_BCSTOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task BCSTOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_EDSTART": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task EDSTART will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_EDSTOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task EDSTOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CCASTART": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CCASTART will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CCASTOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CCASTOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_READY": {
              "EVENTS_READY": {
                "bit": 0,
                "description": "RADIO has ramped up and is ready to be started"
              }
            },
            "EVENTS_ADDRESS": {
              "EVENTS_ADDRESS": {
                "bit": 0,
                "description": "Address sent or received"
              }
            },
            "EVENTS_PAYLOAD": {
              "EVENTS_PAYLOAD": {
                "bit": 0,
                "description": "Packet payload sent or received"
              }
            },
            "EVENTS_END": {
              "EVENTS_END": {
                "bit": 0,
                "description": "Packet sent or received"
              }
            },
            "EVENTS_DISABLED": {
              "EVENTS_DISABLED": {
                "bit": 0,
                "description": "RADIO has been disabled"
              }
            },
            "EVENTS_DEVMATCH": {
              "EVENTS_DEVMATCH": {
                "bit": 0,
                "description": "A device address match occurred on the last received packet"
              }
            },
            "EVENTS_DEVMISS": {
              "EVENTS_DEVMISS": {
                "bit": 0,
                "description": "No device address match occurred on the last received packet"
              }
            },
            "EVENTS_RSSIEND": {
              "EVENTS_RSSIEND": {
                "bit": 0,
                "description": "Sampling of receive signal strength complete"
              }
            },
            "EVENTS_BCMATCH": {
              "EVENTS_BCMATCH": {
                "bit": 0,
                "description": "Bit counter reached bit count value"
              }
            },
            "EVENTS_CRCOK": {
              "EVENTS_CRCOK": {
                "bit": 0,
                "description": "Packet received with CRC ok"
              }
            },
            "EVENTS_CRCERROR": {
              "EVENTS_CRCERROR": {
                "bit": 0,
                "description": "Packet received with CRC error"
              }
            },
            "EVENTS_FRAMESTART": {
              "EVENTS_FRAMESTART": {
                "bit": 0,
                "description": "IEEE 802.15.4 length field received"
              }
            },
            "EVENTS_EDEND": {
              "EVENTS_EDEND": {
                "bit": 0,
                "description": "Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register."
              }
            },
            "EVENTS_EDSTOPPED": {
              "EVENTS_EDSTOPPED": {
                "bit": 0,
                "description": "The sampling of energy detection has stopped"
              }
            },
            "EVENTS_CCAIDLE": {
              "EVENTS_CCAIDLE": {
                "bit": 0,
                "description": "Wireless medium in idle - clear to send"
              }
            },
            "EVENTS_CCABUSY": {
              "EVENTS_CCABUSY": {
                "bit": 0,
                "description": "Wireless medium busy - do not send"
              }
            },
            "EVENTS_CCASTOPPED": {
              "EVENTS_CCASTOPPED": {
                "bit": 0,
                "description": "The CCA has stopped"
              }
            },
            "EVENTS_RATEBOOST": {
              "EVENTS_RATEBOOST": {
                "bit": 0,
                "description": "Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit."
              }
            },
            "EVENTS_TXREADY": {
              "EVENTS_TXREADY": {
                "bit": 0,
                "description": "RADIO has ramped up and is ready to be started TX path"
              }
            },
            "EVENTS_RXREADY": {
              "EVENTS_RXREADY": {
                "bit": 0,
                "description": "RADIO has ramped up and is ready to be started RX path"
              }
            },
            "EVENTS_MHRMATCH": {
              "EVENTS_MHRMATCH": {
                "bit": 0,
                "description": "MAC header match found"
              }
            },
            "EVENTS_SYNC": {
              "EVENTS_SYNC": {
                "bit": 0,
                "description": "Preamble indicator"
              }
            },
            "EVENTS_PHYEND": {
              "EVENTS_PHYEND": {
                "bit": 0,
                "description": "Generated when last bit is sent on air, or received from air"
              }
            },
            "EVENTS_CTEPRESENT": {
              "EVENTS_CTEPRESENT": {
                "bit": 0,
                "description": "CTE is present (early warning right after receiving CTEInfo byte)"
              }
            },
            "PUBLISH_READY": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event READY will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ADDRESS": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ADDRESS will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_PAYLOAD": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event PAYLOAD will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_END": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event END will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_DISABLED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event DISABLED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_DEVMATCH": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event DEVMATCH will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_DEVMISS": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event DEVMISS will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_RSSIEND": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RSSIEND will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_BCMATCH": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event BCMATCH will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_CRCOK": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event CRCOK will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_CRCERROR": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event CRCERROR will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_FRAMESTART": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event FRAMESTART will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_EDEND": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event EDEND will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_EDSTOPPED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event EDSTOPPED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_CCAIDLE": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event CCAIDLE will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_CCABUSY": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event CCABUSY will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_CCASTOPPED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event CCASTOPPED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_RATEBOOST": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RATEBOOST will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_TXREADY": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event TXREADY will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_RXREADY": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RXREADY will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_MHRMATCH": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event MHRMATCH will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_SYNC": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event SYNC will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_PHYEND": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event PHYEND will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_CTEPRESENT": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event CTEPRESENT will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "SHORTS": {
              "READY_START": {
                "bit": 0,
                "description": "Shortcut between event READY and task START"
              },
              "END_DISABLE": {
                "bit": 1,
                "description": "Shortcut between event END and task DISABLE"
              },
              "DISABLED_TXEN": {
                "bit": 2,
                "description": "Shortcut between event DISABLED and task TXEN"
              },
              "DISABLED_RXEN": {
                "bit": 3,
                "description": "Shortcut between event DISABLED and task RXEN"
              },
              "ADDRESS_RSSISTART": {
                "bit": 4,
                "description": "Shortcut between event ADDRESS and task RSSISTART"
              },
              "END_START": {
                "bit": 5,
                "description": "Shortcut between event END and task START"
              },
              "ADDRESS_BCSTART": {
                "bit": 6,
                "description": "Shortcut between event ADDRESS and task BCSTART"
              },
              "DISABLED_RSSISTOP": {
                "bit": 8,
                "description": "Shortcut between event DISABLED and task RSSISTOP"
              },
              "RXREADY_CCASTART": {
                "bit": 11,
                "description": "Shortcut between event RXREADY and task CCASTART"
              },
              "CCAIDLE_TXEN": {
                "bit": 12,
                "description": "Shortcut between event CCAIDLE and task TXEN"
              },
              "CCABUSY_DISABLE": {
                "bit": 13,
                "description": "Shortcut between event CCABUSY and task DISABLE"
              },
              "FRAMESTART_BCSTART": {
                "bit": 14,
                "description": "Shortcut between event FRAMESTART and task BCSTART"
              },
              "READY_EDSTART": {
                "bit": 15,
                "description": "Shortcut between event READY and task EDSTART"
              },
              "EDEND_DISABLE": {
                "bit": 16,
                "description": "Shortcut between event EDEND and task DISABLE"
              },
              "CCAIDLE_STOP": {
                "bit": 17,
                "description": "Shortcut between event CCAIDLE and task STOP"
              },
              "TXREADY_START": {
                "bit": 18,
                "description": "Shortcut between event TXREADY and task START"
              },
              "RXREADY_START": {
                "bit": 19,
                "description": "Shortcut between event RXREADY and task START"
              },
              "PHYEND_DISABLE": {
                "bit": 20,
                "description": "Shortcut between event PHYEND and task DISABLE"
              },
              "PHYEND_START": {
                "bit": 21,
                "description": "Shortcut between event PHYEND and task START"
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event READY"
              },
              "ADDRESS": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event ADDRESS"
              },
              "PAYLOAD": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event PAYLOAD"
              },
              "END": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event END"
              },
              "DISABLED": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event DISABLED"
              },
              "DEVMATCH": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event DEVMATCH"
              },
              "DEVMISS": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event DEVMISS"
              },
              "RSSIEND": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event RSSIEND"
              },
              "BCMATCH": {
                "bit": 10,
                "description": "Write '1' to enable interrupt for event BCMATCH"
              },
              "CRCOK": {
                "bit": 12,
                "description": "Write '1' to enable interrupt for event CRCOK"
              },
              "CRCERROR": {
                "bit": 13,
                "description": "Write '1' to enable interrupt for event CRCERROR"
              },
              "FRAMESTART": {
                "bit": 14,
                "description": "Write '1' to enable interrupt for event FRAMESTART"
              },
              "EDEND": {
                "bit": 15,
                "description": "Write '1' to enable interrupt for event EDEND"
              },
              "EDSTOPPED": {
                "bit": 16,
                "description": "Write '1' to enable interrupt for event EDSTOPPED"
              },
              "CCAIDLE": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event CCAIDLE"
              },
              "CCABUSY": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event CCABUSY"
              },
              "CCASTOPPED": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event CCASTOPPED"
              },
              "RATEBOOST": {
                "bit": 20,
                "description": "Write '1' to enable interrupt for event RATEBOOST"
              },
              "TXREADY": {
                "bit": 21,
                "description": "Write '1' to enable interrupt for event TXREADY"
              },
              "RXREADY": {
                "bit": 22,
                "description": "Write '1' to enable interrupt for event RXREADY"
              },
              "MHRMATCH": {
                "bit": 23,
                "description": "Write '1' to enable interrupt for event MHRMATCH"
              },
              "SYNC": {
                "bit": 26,
                "description": "Write '1' to enable interrupt for event SYNC"
              },
              "PHYEND": {
                "bit": 27,
                "description": "Write '1' to enable interrupt for event PHYEND"
              },
              "CTEPRESENT": {
                "bit": 28,
                "description": "Write '1' to enable interrupt for event CTEPRESENT"
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event READY"
              },
              "ADDRESS": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event ADDRESS"
              },
              "PAYLOAD": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event PAYLOAD"
              },
              "END": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event END"
              },
              "DISABLED": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event DISABLED"
              },
              "DEVMATCH": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event DEVMATCH"
              },
              "DEVMISS": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event DEVMISS"
              },
              "RSSIEND": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event RSSIEND"
              },
              "BCMATCH": {
                "bit": 10,
                "description": "Write '1' to disable interrupt for event BCMATCH"
              },
              "CRCOK": {
                "bit": 12,
                "description": "Write '1' to disable interrupt for event CRCOK"
              },
              "CRCERROR": {
                "bit": 13,
                "description": "Write '1' to disable interrupt for event CRCERROR"
              },
              "FRAMESTART": {
                "bit": 14,
                "description": "Write '1' to disable interrupt for event FRAMESTART"
              },
              "EDEND": {
                "bit": 15,
                "description": "Write '1' to disable interrupt for event EDEND"
              },
              "EDSTOPPED": {
                "bit": 16,
                "description": "Write '1' to disable interrupt for event EDSTOPPED"
              },
              "CCAIDLE": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event CCAIDLE"
              },
              "CCABUSY": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event CCABUSY"
              },
              "CCASTOPPED": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event CCASTOPPED"
              },
              "RATEBOOST": {
                "bit": 20,
                "description": "Write '1' to disable interrupt for event RATEBOOST"
              },
              "TXREADY": {
                "bit": 21,
                "description": "Write '1' to disable interrupt for event TXREADY"
              },
              "RXREADY": {
                "bit": 22,
                "description": "Write '1' to disable interrupt for event RXREADY"
              },
              "MHRMATCH": {
                "bit": 23,
                "description": "Write '1' to disable interrupt for event MHRMATCH"
              },
              "SYNC": {
                "bit": 26,
                "description": "Write '1' to disable interrupt for event SYNC"
              },
              "PHYEND": {
                "bit": 27,
                "description": "Write '1' to disable interrupt for event PHYEND"
              },
              "CTEPRESENT": {
                "bit": 28,
                "description": "Write '1' to disable interrupt for event CTEPRESENT"
              }
            },
            "CRCSTATUS": {
              "CRCSTATUS": {
                "bit": 0,
                "description": "CRC status of packet received"
              }
            },
            "RXMATCH": {
              "RXMATCH": {
                "bit": 0,
                "description": "Received address",
                "width": 3
              }
            },
            "RXCRC": {
              "RXCRC": {
                "bit": 0,
                "description": "CRC field of previously received packet",
                "width": 24
              }
            },
            "DAI": {
              "DAI": {
                "bit": 0,
                "description": "Device address match index",
                "width": 3
              }
            },
            "PDUSTAT": {
              "PDUSTAT": {
                "bit": 0,
                "description": "Status on payload length vs. PCNF1.MAXLEN"
              },
              "CISTAT": {
                "bit": 1,
                "description": "Status on what rate packet is received with in Long Range",
                "width": 2
              }
            },
            "CTESTATUS": {
              "CTETIME": {
                "bit": 0,
                "description": "CTETime parsed from packet",
                "width": 5
              },
              "RFU": {
                "bit": 5,
                "description": "RFU parsed from packet"
              },
              "CTETYPE": {
                "bit": 6,
                "description": "CTEType parsed from packet",
                "width": 2
              }
            },
            "DFESTATUS": {
              "SWITCHINGSTATE": {
                "bit": 0,
                "description": "Internal state of switching state machine",
                "width": 3
              },
              "SAMPLINGSTATE": {
                "bit": 4,
                "description": "Internal state of sampling state machine"
              }
            },
            "PACKETPTR": {
              "PACKETPTR": {
                "bit": 0,
                "description": "Packet pointer",
                "width": 32
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "Radio channel frequency",
                "width": 7
              },
              "MAP": {
                "bit": 8,
                "description": "Channel map selection"
              }
            },
            "TXPOWER": {
              "TXPOWER": {
                "bit": 0,
                "description": "RADIO output power",
                "width": 8
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Radio data rate and modulation setting. The radio supports frequency-shift keying (FSK) modulation.",
                "width": 4
              }
            },
            "PCNF0": {
              "LFLEN": {
                "bit": 0,
                "description": "Length on air of LENGTH field in number of bits",
                "width": 4
              },
              "S0LEN": {
                "bit": 8,
                "description": "Length on air of S0 field in number of bytes"
              },
              "S1LEN": {
                "bit": 16,
                "description": "Length on air of S1 field in number of bits",
                "width": 4
              },
              "S1INCL": {
                "bit": 20,
                "description": "Include or exclude S1 field in RAM"
              },
              "CILEN": {
                "bit": 22,
                "description": "Length of code indicator - Long Range",
                "width": 2
              },
              "PLEN": {
                "bit": 24,
                "description": "Length of preamble on air. Decision point: TASKS_START task",
                "width": 2
              },
              "CRCINC": {
                "bit": 26,
                "description": "Indicates if LENGTH field contains CRC or not"
              },
              "TERMLEN": {
                "bit": 29,
                "description": "Length of TERM field in Long Range operation",
                "width": 2
              }
            },
            "PCNF1": {
              "MAXLEN": {
                "bit": 0,
                "description": "Maximum length of packet payload. If the packet payload is larger than MAXLEN, the radio will truncate the payload to MAXLEN.",
                "width": 8
              },
              "STATLEN": {
                "bit": 8,
                "description": "Static length in number of bytes",
                "width": 8
              },
              "BALEN": {
                "bit": 16,
                "description": "Base address length in number of bytes",
                "width": 3
              },
              "ENDIAN": {
                "bit": 24,
                "description": "On-air endianness of packet, this applies to the S0, LENGTH, S1, and the PAYLOAD fields."
              },
              "WHITEEN": {
                "bit": 25,
                "description": "Enable or disable packet whitening"
              }
            },
            "BASE0": {
              "BASE0": {
                "bit": 0,
                "description": "Base address 0",
                "width": 32
              }
            },
            "BASE1": {
              "BASE1": {
                "bit": 0,
                "description": "Base address 1",
                "width": 32
              }
            },
            "PREFIX0": {
              "AP0": {
                "bit": 0,
                "description": "Address prefix 0.",
                "width": 8
              },
              "AP1": {
                "bit": 8,
                "description": "Address prefix 1.",
                "width": 8
              },
              "AP2": {
                "bit": 16,
                "description": "Address prefix 2.",
                "width": 8
              },
              "AP3": {
                "bit": 24,
                "description": "Address prefix 3.",
                "width": 8
              }
            },
            "PREFIX1": {
              "AP4": {
                "bit": 0,
                "description": "Address prefix 4.",
                "width": 8
              },
              "AP5": {
                "bit": 8,
                "description": "Address prefix 5.",
                "width": 8
              },
              "AP6": {
                "bit": 16,
                "description": "Address prefix 6.",
                "width": 8
              },
              "AP7": {
                "bit": 24,
                "description": "Address prefix 7.",
                "width": 8
              }
            },
            "TXADDRESS": {
              "TXADDRESS": {
                "bit": 0,
                "description": "Transmit address select",
                "width": 3
              }
            },
            "RXADDRESSES": {
              "ADDR0": {
                "bit": 0,
                "description": "Enable or disable reception on logical address 0."
              },
              "ADDR1": {
                "bit": 1,
                "description": "Enable or disable reception on logical address 1."
              },
              "ADDR2": {
                "bit": 2,
                "description": "Enable or disable reception on logical address 2."
              },
              "ADDR3": {
                "bit": 3,
                "description": "Enable or disable reception on logical address 3."
              },
              "ADDR4": {
                "bit": 4,
                "description": "Enable or disable reception on logical address 4."
              },
              "ADDR5": {
                "bit": 5,
                "description": "Enable or disable reception on logical address 5."
              },
              "ADDR6": {
                "bit": 6,
                "description": "Enable or disable reception on logical address 6."
              },
              "ADDR7": {
                "bit": 7,
                "description": "Enable or disable reception on logical address 7."
              }
            },
            "CRCCNF": {
              "LEN": {
                "bit": 0,
                "description": "CRC length in number of bytes For MODE Ble_LR125Kbit and Ble_LR500Kbit, only LEN set to 3 is supported",
                "width": 2
              },
              "SKIPADDR": {
                "bit": 8,
                "description": "Include or exclude packet address field out of CRC calculation.",
                "width": 2
              }
            },
            "CRCPOLY": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial",
                "width": 24
              }
            },
            "CRCINIT": {
              "CRCINIT": {
                "bit": 0,
                "description": "CRC initial value",
                "width": 24
              }
            },
            "TIFS": {
              "TIFS": {
                "bit": 0,
                "description": "Interframe spacing in us.",
                "width": 10
              }
            },
            "RSSISAMPLE": {
              "RSSISAMPLE": {
                "bit": 0,
                "description": "RSSI sample.",
                "width": 7
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "Current radio state",
                "width": 4
              }
            },
            "DATAWHITEIV": {
              "DATAWHITEIV": {
                "bit": 0,
                "description": "Data whitening initial value. Bit 6 is hardwired to '1', writing '0' to it has no effect, and it will always be read back and used by the device as '1'.",
                "width": 7
              }
            },
            "BCC": {
              "BCC": {
                "bit": 0,
                "description": "Bit counter compare",
                "width": 32
              }
            },
            "DAB[%s]": {
              "DAB": {
                "bit": 0,
                "description": "Device address base segment n",
                "width": 32
              }
            },
            "DAP[%s]": {
              "DAP": {
                "bit": 0,
                "description": "Device address prefix n",
                "width": 16
              }
            },
            "DACNF": {
              "ENA0": {
                "bit": 0,
                "description": "Enable or disable device address matching using device address 0"
              },
              "ENA1": {
                "bit": 1,
                "description": "Enable or disable device address matching using device address 1"
              },
              "ENA2": {
                "bit": 2,
                "description": "Enable or disable device address matching using device address 2"
              },
              "ENA3": {
                "bit": 3,
                "description": "Enable or disable device address matching using device address 3"
              },
              "ENA4": {
                "bit": 4,
                "description": "Enable or disable device address matching using device address 4"
              },
              "ENA5": {
                "bit": 5,
                "description": "Enable or disable device address matching using device address 5"
              },
              "ENA6": {
                "bit": 6,
                "description": "Enable or disable device address matching using device address 6"
              },
              "ENA7": {
                "bit": 7,
                "description": "Enable or disable device address matching using device address 7"
              },
              "TXADD0": {
                "bit": 8,
                "description": "TxAdd for device address 0"
              },
              "TXADD1": {
                "bit": 9,
                "description": "TxAdd for device address 1"
              },
              "TXADD2": {
                "bit": 10,
                "description": "TxAdd for device address 2"
              },
              "TXADD3": {
                "bit": 11,
                "description": "TxAdd for device address 3"
              },
              "TXADD4": {
                "bit": 12,
                "description": "TxAdd for device address 4"
              },
              "TXADD5": {
                "bit": 13,
                "description": "TxAdd for device address 5"
              },
              "TXADD6": {
                "bit": 14,
                "description": "TxAdd for device address 6"
              },
              "TXADD7": {
                "bit": 15,
                "description": "TxAdd for device address 7"
              }
            },
            "MHRMATCHCONF": {
              "MHRMATCHCONF": {
                "bit": 0,
                "description": "Search pattern configuration",
                "width": 32
              }
            },
            "MHRMATCHMAS": {
              "MHRMATCHMAS": {
                "bit": 0,
                "description": "Pattern mask",
                "width": 32
              }
            },
            "MODECNF0": {
              "RU": {
                "bit": 0,
                "description": "Radio ramp-up time"
              },
              "DTX": {
                "bit": 8,
                "description": "Default TX value",
                "width": 2
              }
            },
            "SFD": {
              "SFD": {
                "bit": 0,
                "description": "IEEE 802.15.4 start of frame delimiter",
                "width": 8
              }
            },
            "EDCNT": {
              "EDCNT": {
                "bit": 0,
                "description": "IEEE 802.15.4 energy detect loop count",
                "width": 21
              }
            },
            "EDSAMPLE": {
              "EDLVL": {
                "bit": 0,
                "description": "IEEE 802.15.4 energy detect level",
                "width": 8
              }
            },
            "CCACTRL": {
              "CCAMODE": {
                "bit": 0,
                "description": "CCA mode of operation",
                "width": 3
              },
              "CCAEDTHRES": {
                "bit": 8,
                "description": "CCA energy busy threshold. Used in all the CCA modes except CarrierMode.",
                "width": 8
              },
              "CCACORRTHRES": {
                "bit": 16,
                "description": "CCA correlator busy threshold. Only relevant to CarrierMode, CarrierAndEdMode, and CarrierOrEdMode.",
                "width": 8
              },
              "CCACORRCNT": {
                "bit": 24,
                "description": "Limit for occurances above CCACORRTHRES. When not equal to zero the corrolator based signal detect is enabled.",
                "width": 8
              }
            },
            "DFEMODE": {
              "DFEOPMODE": {
                "bit": 0,
                "description": "Direction finding operation mode",
                "width": 2
              }
            },
            "CTEINLINECONF": {
              "CTEINLINECTRLEN": {
                "bit": 0,
                "description": "Enable parsing of CTEInfo from received packet in BLE modes"
              },
              "CTEINFOINS1": {
                "bit": 3,
                "description": "CTEInfo is S1 byte or not"
              },
              "CTEERRORHANDLING": {
                "bit": 4,
                "description": "Sampling/switching if CRC is not OK"
              },
              "CTETIMEVALIDRANGE": {
                "bit": 6,
                "description": "Max range of CTETime",
                "width": 2
              },
              "CTEINLINERXMODE1US": {
                "bit": 10,
                "description": "Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set.",
                "width": 3
              },
              "CTEINLINERXMODE2US": {
                "bit": 13,
                "description": "Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set.",
                "width": 3
              },
              "S0CONF": {
                "bit": 16,
                "description": "S0 bit pattern to match",
                "width": 8
              },
              "S0MASK": {
                "bit": 24,
                "description": "S0 bit mask to set which bit to match",
                "width": 8
              }
            },
            "DFECTRL1": {
              "NUMBEROF8US": {
                "bit": 0,
                "description": "Length of the AoA/AoD procedure in number of 8 us units",
                "width": 6
              },
              "DFEINEXTENSION": {
                "bit": 7,
                "description": "Add CTE extension and do antenna switching/sampling in this extension"
              },
              "TSWITCHSPACING": {
                "bit": 8,
                "description": "Interval between every time the antenna is changed in the SWITCHING state",
                "width": 3
              },
              "TSAMPLESPACINGREF": {
                "bit": 12,
                "description": "Interval between samples in the REFERENCE period",
                "width": 3
              },
              "SAMPLETYPE": {
                "bit": 15,
                "description": "Whether to sample I/Q or magnitude/phase"
              },
              "TSAMPLESPACING": {
                "bit": 16,
                "description": "Interval between samples in the SWITCHING period when CTEINLINECTRLEN is 0",
                "width": 3
              },
              "REPEATPATTERN": {
                "bit": 20,
                "description": "Repeat each individual antenna pattern N times sequentially, i.e. P0, P0, P1, P1, P2, P2, P3, P3, etc.",
                "width": 4
              },
              "AGCBACKOFFGAIN": {
                "bit": 24,
                "description": "Gain will be lowered by the specified number of gain steps at the start of CTE",
                "width": 4
              }
            },
            "DFECTRL2": {
              "TSWITCHOFFSET": {
                "bit": 0,
                "description": "Signed value offset after the end of the CRC before starting switching in number of 16 MHz clock cycles",
                "width": 13
              },
              "TSAMPLEOFFSET": {
                "bit": 16,
                "description": "Signed value offset in number of 16 MHz clock cycles for fine tuning of the sampling instant for all IQ samples. With TSAMPLEOFFSET=0 the first sample is taken immediately at the start of the reference period",
                "width": 12
              }
            },
            "SWITCHPATTERN": {
              "SWITCHPATTERN": {
                "bit": 0,
                "description": "Fill array of GPIO patterns for antenna control.",
                "width": 8
              }
            },
            "CLEARPATTERN": {
              "CLEARPATTERN": {
                "bit": 0,
                "description": "Clears GPIO pattern array for antenna control"
              }
            },
            "DFEGPIO[%s]": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of buffer words to transfer",
                "width": 14
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of samples transferred in the last transaction",
                "width": 16
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again."
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG_NS",
              "base": "0x41009000",
              "irq": 9
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Task starting the random number generator"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Task stopping the random number generator"
            },
            "SUBSCRIBE_START": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task START"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "EVENTS_VALRDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Event being generated for every new random number written to the VALUE register"
            },
            "PUBLISH_VALRDY": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event VALRDY"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "Configuration register"
            },
            "VALUE": {
              "offset": "0x508",
              "size": 32,
              "description": "Output random number"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Task starting the random number generator"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Task stopping the random number generator"
              }
            },
            "SUBSCRIBE_START": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task START will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_VALRDY": {
              "EVENTS_VALRDY": {
                "bit": 0,
                "description": "Event being generated for every new random number written to the VALUE register"
              }
            },
            "PUBLISH_VALRDY": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event VALRDY will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "SHORTS": {
              "VALRDY_STOP": {
                "bit": 0,
                "description": "Shortcut between event VALRDY and task STOP"
              }
            },
            "INTENSET": {
              "VALRDY": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event VALRDY"
              }
            },
            "INTENCLR": {
              "VALRDY": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event VALRDY"
              }
            },
            "CONFIG": {
              "DERCEN": {
                "bit": 0,
                "description": "Bias correction"
              }
            },
            "VALUE": {
              "VALUE": {
                "bit": 0,
                "description": "Generated random number",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOTE_NS",
              "base": "0x4100A000",
              "irq": 10
            }
          ],
          "registers": {
            "TASKS_OUT[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY."
            },
            "TASKS_SET[%s]": {
              "offset": "0x30",
              "size": 32,
              "description": "Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high."
            },
            "TASKS_CLR[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low."
            },
            "SUBSCRIBE_OUT[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Description collection: Subscribe configuration for task OUT[n]"
            },
            "SUBSCRIBE_SET[%s]": {
              "offset": "0xB0",
              "size": 32,
              "description": "Description collection: Subscribe configuration for task SET[n]"
            },
            "SUBSCRIBE_CLR[%s]": {
              "offset": "0xE0",
              "size": 32,
              "description": "Description collection: Subscribe configuration for task CLR[n]"
            },
            "EVENTS_IN[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Description collection: Event generated from pin specified in CONFIG[n].PSEL"
            },
            "EVENTS_PORT": {
              "offset": "0x17C",
              "size": 32,
              "description": "Event generated from multiple input GPIO pins with SENSE mechanism enabled"
            },
            "PUBLISH_IN[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Description collection: Publish configuration for event IN[n]"
            },
            "PUBLISH_PORT": {
              "offset": "0x1FC",
              "size": 32,
              "description": "Publish configuration for event PORT"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "LATENCY": {
              "offset": "0x504",
              "size": 32,
              "description": "Latency selection for Event mode (MODE=Event) with rising or falling edge detection on the pin."
            },
            "CONFIG[%s]": {
              "offset": "0x510",
              "size": 32,
              "description": "Description collection: Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event"
            }
          },
          "bits": {
            "TASKS_OUT[%s]": {
              "TASKS_OUT": {
                "bit": 0,
                "description": "Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY."
              }
            },
            "TASKS_SET[%s]": {
              "TASKS_SET": {
                "bit": 0,
                "description": "Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high."
              }
            },
            "TASKS_CLR[%s]": {
              "TASKS_CLR": {
                "bit": 0,
                "description": "Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low."
              }
            },
            "SUBSCRIBE_OUT[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task OUT[n] will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_SET[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task SET[n] will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CLR[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CLR[n] will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_IN[%s]": {
              "EVENTS_IN": {
                "bit": 0,
                "description": "Event generated from pin specified in CONFIG[n].PSEL"
              }
            },
            "EVENTS_PORT": {
              "EVENTS_PORT": {
                "bit": 0,
                "description": "Event generated from multiple input GPIO pins with SENSE mechanism enabled"
              }
            },
            "PUBLISH_IN[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event IN[n] will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_PORT": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event PORT will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTENSET": {
              "IN0": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event IN[0]"
              },
              "IN1": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event IN[1]"
              },
              "IN2": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event IN[2]"
              },
              "IN3": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event IN[3]"
              },
              "IN4": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event IN[4]"
              },
              "IN5": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event IN[5]"
              },
              "IN6": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event IN[6]"
              },
              "IN7": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event IN[7]"
              },
              "PORT": {
                "bit": 31,
                "description": "Write '1' to enable interrupt for event PORT"
              }
            },
            "INTENCLR": {
              "IN0": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event IN[0]"
              },
              "IN1": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event IN[1]"
              },
              "IN2": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event IN[2]"
              },
              "IN3": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event IN[3]"
              },
              "IN4": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event IN[4]"
              },
              "IN5": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event IN[5]"
              },
              "IN6": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event IN[6]"
              },
              "IN7": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event IN[7]"
              },
              "PORT": {
                "bit": 31,
                "description": "Write '1' to disable interrupt for event PORT"
              }
            },
            "LATENCY": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency setting"
              }
            },
            "CONFIG[%s]": {
              "MODE": {
                "bit": 0,
                "description": "Mode",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and IN[n] event",
                "width": 5
              },
              "PORT": {
                "bit": 13,
                "description": "Port number"
              },
              "POLARITY": {
                "bit": 16,
                "description": "When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event.",
                "width": 2
              },
              "OUTINIT": {
                "bit": 20,
                "description": "When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect."
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT_NS",
              "base": "0x4100B000",
              "irq": 11
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start WDT"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop WDT"
            },
            "SUBSCRIBE_START": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task START"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "EVENTS_TIMEOUT": {
              "offset": "0x100",
              "size": 32,
              "description": "Watchdog timeout"
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "Watchdog stopped"
            },
            "PUBLISH_TIMEOUT": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event TIMEOUT"
            },
            "PUBLISH_STOPPED": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event STOPPED"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "NMIENSET": {
              "offset": "0x324",
              "size": 32,
              "description": "Enable interrupt"
            },
            "NMIENCLR": {
              "offset": "0x328",
              "size": 32,
              "description": "Disable interrupt"
            },
            "RUNSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Run status"
            },
            "REQSTATUS": {
              "offset": "0x404",
              "size": 32,
              "description": "Request status"
            },
            "CRV": {
              "offset": "0x504",
              "size": 32,
              "description": "Counter reload value"
            },
            "RREN": {
              "offset": "0x508",
              "size": 32,
              "description": "Enable register for reload request registers"
            },
            "CONFIG": {
              "offset": "0x50C",
              "size": 32,
              "description": "Configuration register"
            },
            "TSEN": {
              "offset": "0x520",
              "size": 32,
              "description": "Task stop enable"
            },
            "RR[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Description collection: Reload request n"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start WDT"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop WDT"
              }
            },
            "SUBSCRIBE_START": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task START will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_TIMEOUT": {
              "EVENTS_TIMEOUT": {
                "bit": 0,
                "description": "Watchdog timeout"
              }
            },
            "EVENTS_STOPPED": {
              "EVENTS_STOPPED": {
                "bit": 0,
                "description": "Watchdog stopped"
              }
            },
            "PUBLISH_TIMEOUT": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event TIMEOUT will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_STOPPED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event STOPPED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTENSET": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event TIMEOUT"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event STOPPED"
              }
            },
            "INTENCLR": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event TIMEOUT"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event STOPPED"
              }
            },
            "NMIENSET": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event TIMEOUT"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event STOPPED"
              }
            },
            "NMIENCLR": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event TIMEOUT"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event STOPPED"
              }
            },
            "RUNSTATUS": {
              "RUNSTATUSWDT": {
                "bit": 0,
                "description": "Indicates whether or not WDT is running"
              }
            },
            "REQSTATUS": {
              "RR0": {
                "bit": 0,
                "description": "Request status for RR[0] register"
              },
              "RR1": {
                "bit": 1,
                "description": "Request status for RR[1] register"
              },
              "RR2": {
                "bit": 2,
                "description": "Request status for RR[2] register"
              },
              "RR3": {
                "bit": 3,
                "description": "Request status for RR[3] register"
              },
              "RR4": {
                "bit": 4,
                "description": "Request status for RR[4] register"
              },
              "RR5": {
                "bit": 5,
                "description": "Request status for RR[5] register"
              },
              "RR6": {
                "bit": 6,
                "description": "Request status for RR[6] register"
              },
              "RR7": {
                "bit": 7,
                "description": "Request status for RR[7] register"
              }
            },
            "CRV": {
              "CRV": {
                "bit": 0,
                "description": "Counter reload value in number of cycles of the 32.768 kHz clock",
                "width": 32
              }
            },
            "RREN": {
              "RR0": {
                "bit": 0,
                "description": "Enable or disable RR[0] register"
              },
              "RR1": {
                "bit": 1,
                "description": "Enable or disable RR[1] register"
              },
              "RR2": {
                "bit": 2,
                "description": "Enable or disable RR[2] register"
              },
              "RR3": {
                "bit": 3,
                "description": "Enable or disable RR[3] register"
              },
              "RR4": {
                "bit": 4,
                "description": "Enable or disable RR[4] register"
              },
              "RR5": {
                "bit": 5,
                "description": "Enable or disable RR[5] register"
              },
              "RR6": {
                "bit": 6,
                "description": "Enable or disable RR[6] register"
              },
              "RR7": {
                "bit": 7,
                "description": "Enable or disable RR[7] register"
              }
            },
            "CONFIG": {
              "SLEEP": {
                "bit": 0,
                "description": "Configure WDT to either be paused, or kept running, while the CPU is sleeping"
              },
              "HALT": {
                "bit": 3,
                "description": "Configure WDT to either be paused, or kept running, while the CPU is halted by the debugger"
              },
              "STOPEN": {
                "bit": 6,
                "description": "Allow stopping WDT"
              }
            },
            "TSEN": {
              "TSEN": {
                "bit": 0,
                "description": "Allow stopping WDT",
                "width": 32
              }
            },
            "RR[%s]": {
              "RR": {
                "bit": 0,
                "description": "Reload request register",
                "width": 32
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER0_NS",
              "base": "0x4100C000",
              "irq": 12
            },
            {
              "name": "TIMER1_NS",
              "base": "0x41018000",
              "irq": 24
            },
            {
              "name": "TIMER2_NS",
              "base": "0x41019000",
              "irq": 25
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start Timer"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop Timer"
            },
            "TASKS_COUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Increment Timer (Counter mode only)"
            },
            "TASKS_CLEAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clear time"
            },
            "TASKS_SHUTDOWN": {
              "offset": "0x10",
              "size": 32,
              "description": "Deprecated register - Shut down timer"
            },
            "TASKS_CAPTURE[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Description collection: Capture Timer value to CC[n] register"
            },
            "SUBSCRIBE_START": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task START"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "SUBSCRIBE_COUNT": {
              "offset": "0x88",
              "size": 32,
              "description": "Subscribe configuration for task COUNT"
            },
            "SUBSCRIBE_CLEAR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Subscribe configuration for task CLEAR"
            },
            "SUBSCRIBE_SHUTDOWN": {
              "offset": "0x90",
              "size": 32,
              "description": "Deprecated register - Subscribe configuration for task SHUTDOWN"
            },
            "SUBSCRIBE_CAPTURE[%s]": {
              "offset": "0xC0",
              "size": 32,
              "description": "Description collection: Subscribe configuration for task CAPTURE[n]"
            },
            "EVENTS_COMPARE[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Description collection: Compare event on CC[n] match"
            },
            "PUBLISH_COMPARE[%s]": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Description collection: Publish configuration for event COMPARE[n]"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Timer mode selection"
            },
            "BITMODE": {
              "offset": "0x508",
              "size": 32,
              "description": "Configure the number of bits used by the TIMER"
            },
            "PRESCALER": {
              "offset": "0x510",
              "size": 32,
              "description": "Timer prescaler register"
            },
            "CC[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Description collection: Capture/Compare register n"
            },
            "ONESHOTEN[%s]": {
              "offset": "0x580",
              "size": 32,
              "description": "Description collection: Enable one-shot operation for Capture/Compare channel n"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start Timer"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop Timer"
              }
            },
            "TASKS_COUNT": {
              "TASKS_COUNT": {
                "bit": 0,
                "description": "Increment Timer (Counter mode only)"
              }
            },
            "TASKS_CLEAR": {
              "TASKS_CLEAR": {
                "bit": 0,
                "description": "Clear time"
              }
            },
            "TASKS_SHUTDOWN": {
              "TASKS_SHUTDOWN": {
                "bit": 0,
                "description": "Deprecated field -  Shut down timer"
              }
            },
            "TASKS_CAPTURE[%s]": {
              "TASKS_CAPTURE": {
                "bit": 0,
                "description": "Capture Timer value to CC[n] register"
              }
            },
            "SUBSCRIBE_START": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task START will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_COUNT": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task COUNT will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CLEAR": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CLEAR will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_SHUTDOWN": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task SHUTDOWN will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CAPTURE[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CAPTURE[n] will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_COMPARE[%s]": {
              "EVENTS_COMPARE": {
                "bit": 0,
                "description": "Compare event on CC[n] match"
              }
            },
            "PUBLISH_COMPARE[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event COMPARE[n] will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "SHORTS": {
              "COMPARE0_CLEAR": {
                "bit": 0,
                "description": "Shortcut between event COMPARE[0] and task CLEAR"
              },
              "COMPARE1_CLEAR": {
                "bit": 1,
                "description": "Shortcut between event COMPARE[1] and task CLEAR"
              },
              "COMPARE2_CLEAR": {
                "bit": 2,
                "description": "Shortcut between event COMPARE[2] and task CLEAR"
              },
              "COMPARE3_CLEAR": {
                "bit": 3,
                "description": "Shortcut between event COMPARE[3] and task CLEAR"
              },
              "COMPARE4_CLEAR": {
                "bit": 4,
                "description": "Shortcut between event COMPARE[4] and task CLEAR"
              },
              "COMPARE5_CLEAR": {
                "bit": 5,
                "description": "Shortcut between event COMPARE[5] and task CLEAR"
              },
              "COMPARE6_CLEAR": {
                "bit": 6,
                "description": "Shortcut between event COMPARE[6] and task CLEAR"
              },
              "COMPARE7_CLEAR": {
                "bit": 7,
                "description": "Shortcut between event COMPARE[7] and task CLEAR"
              },
              "COMPARE0_STOP": {
                "bit": 16,
                "description": "Shortcut between event COMPARE[0] and task STOP"
              },
              "COMPARE1_STOP": {
                "bit": 17,
                "description": "Shortcut between event COMPARE[1] and task STOP"
              },
              "COMPARE2_STOP": {
                "bit": 18,
                "description": "Shortcut between event COMPARE[2] and task STOP"
              },
              "COMPARE3_STOP": {
                "bit": 19,
                "description": "Shortcut between event COMPARE[3] and task STOP"
              },
              "COMPARE4_STOP": {
                "bit": 20,
                "description": "Shortcut between event COMPARE[4] and task STOP"
              },
              "COMPARE5_STOP": {
                "bit": 21,
                "description": "Shortcut between event COMPARE[5] and task STOP"
              },
              "COMPARE6_STOP": {
                "bit": 22,
                "description": "Shortcut between event COMPARE[6] and task STOP"
              },
              "COMPARE7_STOP": {
                "bit": 23,
                "description": "Shortcut between event COMPARE[7] and task STOP"
              }
            },
            "INTEN": {
              "COMPARE0": {
                "bit": 16,
                "description": "Enable or disable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Enable or disable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Enable or disable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Enable or disable interrupt for event COMPARE[3]"
              },
              "COMPARE4": {
                "bit": 20,
                "description": "Enable or disable interrupt for event COMPARE[4]"
              },
              "COMPARE5": {
                "bit": 21,
                "description": "Enable or disable interrupt for event COMPARE[5]"
              },
              "COMPARE6": {
                "bit": 22,
                "description": "Enable or disable interrupt for event COMPARE[6]"
              },
              "COMPARE7": {
                "bit": 23,
                "description": "Enable or disable interrupt for event COMPARE[7]"
              }
            },
            "INTENSET": {
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to enable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event COMPARE[3]"
              },
              "COMPARE4": {
                "bit": 20,
                "description": "Write '1' to enable interrupt for event COMPARE[4]"
              },
              "COMPARE5": {
                "bit": 21,
                "description": "Write '1' to enable interrupt for event COMPARE[5]"
              },
              "COMPARE6": {
                "bit": 22,
                "description": "Write '1' to enable interrupt for event COMPARE[6]"
              },
              "COMPARE7": {
                "bit": 23,
                "description": "Write '1' to enable interrupt for event COMPARE[7]"
              }
            },
            "INTENCLR": {
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to disable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event COMPARE[3]"
              },
              "COMPARE4": {
                "bit": 20,
                "description": "Write '1' to disable interrupt for event COMPARE[4]"
              },
              "COMPARE5": {
                "bit": 21,
                "description": "Write '1' to disable interrupt for event COMPARE[5]"
              },
              "COMPARE6": {
                "bit": 22,
                "description": "Write '1' to disable interrupt for event COMPARE[6]"
              },
              "COMPARE7": {
                "bit": 23,
                "description": "Write '1' to disable interrupt for event COMPARE[7]"
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Timer mode",
                "width": 2
              }
            },
            "BITMODE": {
              "BITMODE": {
                "bit": 0,
                "description": "Timer bit width",
                "width": 2
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 4
              }
            },
            "CC[%s]": {
              "CC": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 32
              }
            },
            "ONESHOTEN[%s]": {
              "ONESHOTEN": {
                "bit": 0,
                "description": "Enable one-shot operation"
              }
            }
          }
        },
        "ECB": {
          "instances": [
            {
              "name": "ECB_NS",
              "base": "0x4100D000",
              "irq": 13
            }
          ],
          "registers": {
            "TASKS_STARTECB": {
              "offset": "0x00",
              "size": 32,
              "description": "Start ECB block encrypt"
            },
            "TASKS_STOPECB": {
              "offset": "0x04",
              "size": 32,
              "description": "Abort a possible executing ECB operation"
            },
            "SUBSCRIBE_STARTECB": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task STARTECB"
            },
            "SUBSCRIBE_STOPECB": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task STOPECB"
            },
            "EVENTS_ENDECB": {
              "offset": "0x100",
              "size": 32,
              "description": "ECB block encrypt complete"
            },
            "EVENTS_ERRORECB": {
              "offset": "0x104",
              "size": 32,
              "description": "ECB block encrypt aborted because of a STOPECB task or due to an error"
            },
            "PUBLISH_ENDECB": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event ENDECB"
            },
            "PUBLISH_ERRORECB": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event ERRORECB"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ECBDATAPTR": {
              "offset": "0x504",
              "size": 32,
              "description": "ECB block encrypt memory pointers"
            }
          },
          "bits": {
            "TASKS_STARTECB": {
              "TASKS_STARTECB": {
                "bit": 0,
                "description": "Start ECB block encrypt"
              }
            },
            "TASKS_STOPECB": {
              "TASKS_STOPECB": {
                "bit": 0,
                "description": "Abort a possible executing ECB operation"
              }
            },
            "SUBSCRIBE_STARTECB": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STARTECB will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOPECB": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOPECB will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_ENDECB": {
              "EVENTS_ENDECB": {
                "bit": 0,
                "description": "ECB block encrypt complete"
              }
            },
            "EVENTS_ERRORECB": {
              "EVENTS_ERRORECB": {
                "bit": 0,
                "description": "ECB block encrypt aborted because of a STOPECB task or due to an error"
              }
            },
            "PUBLISH_ENDECB": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ENDECB will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ERRORECB": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ERRORECB will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTENSET": {
              "ENDECB": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event ENDECB"
              },
              "ERRORECB": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event ERRORECB"
              }
            },
            "INTENCLR": {
              "ENDECB": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event ENDECB"
              },
              "ERRORECB": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event ERRORECB"
              }
            },
            "ECBDATAPTR": {
              "ECBDATAPTR": {
                "bit": 0,
                "description": "Pointer to the ECB data structure (see Table 1 ECB data structure overview)",
                "width": 32
              }
            }
          }
        },
        "AAR": {
          "instances": [
            {
              "name": "AAR_NS",
              "base": "0x4100E000",
              "irq": 14
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start resolving addresses based on IRKs specified in the IRK data structure"
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop resolving addresses"
            },
            "SUBSCRIBE_START": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task START"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x88",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "EVENTS_END": {
              "offset": "0x100",
              "size": 32,
              "description": "Address resolution procedure complete"
            },
            "EVENTS_RESOLVED": {
              "offset": "0x104",
              "size": 32,
              "description": "Address resolved"
            },
            "EVENTS_NOTRESOLVED": {
              "offset": "0x108",
              "size": 32,
              "description": "Address not resolved"
            },
            "PUBLISH_END": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event END"
            },
            "PUBLISH_RESOLVED": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event RESOLVED"
            },
            "PUBLISH_NOTRESOLVED": {
              "offset": "0x188",
              "size": 32,
              "description": "Publish configuration for event NOTRESOLVED"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "STATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Resolution status"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable AAR"
            },
            "NIRK": {
              "offset": "0x504",
              "size": 32,
              "description": "Number of IRKs"
            },
            "IRKPTR": {
              "offset": "0x508",
              "size": 32,
              "description": "Pointer to IRK data structure"
            },
            "ADDRPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Pointer to the resolvable address"
            },
            "SCRATCHPTR": {
              "offset": "0x514",
              "size": 32,
              "description": "Pointer to data area used for temporary storage"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start resolving addresses based on IRKs specified in the IRK data structure"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop resolving addresses"
              }
            },
            "SUBSCRIBE_START": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task START will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_END": {
              "EVENTS_END": {
                "bit": 0,
                "description": "Address resolution procedure complete"
              }
            },
            "EVENTS_RESOLVED": {
              "EVENTS_RESOLVED": {
                "bit": 0,
                "description": "Address resolved"
              }
            },
            "EVENTS_NOTRESOLVED": {
              "EVENTS_NOTRESOLVED": {
                "bit": 0,
                "description": "Address not resolved"
              }
            },
            "PUBLISH_END": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event END will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_RESOLVED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RESOLVED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_NOTRESOLVED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event NOTRESOLVED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTENSET": {
              "END": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event END"
              },
              "RESOLVED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event RESOLVED"
              },
              "NOTRESOLVED": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event NOTRESOLVED"
              }
            },
            "INTENCLR": {
              "END": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event END"
              },
              "RESOLVED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event RESOLVED"
              },
              "NOTRESOLVED": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event NOTRESOLVED"
              }
            },
            "STATUS": {
              "STATUS": {
                "bit": 0,
                "description": "The IRK that was used last time an address was resolved",
                "width": 4
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable AAR",
                "width": 2
              }
            },
            "NIRK": {
              "NIRK": {
                "bit": 0,
                "description": "Number of Identity Root Keys available in the IRK data structure",
                "width": 5
              }
            },
            "IRKPTR": {
              "IRKPTR": {
                "bit": 0,
                "description": "Pointer to the IRK data structure",
                "width": 32
              }
            },
            "ADDRPTR": {
              "ADDRPTR": {
                "bit": 0,
                "description": "Pointer to the resolvable address (6-bytes)",
                "width": 32
              }
            },
            "SCRATCHPTR": {
              "SCRATCHPTR": {
                "bit": 0,
                "description": "Pointer to a scratch data area used for temporary storage during resolution. A space of minimum 3 bytes must be reserved.",
                "width": 32
              }
            }
          }
        },
        "CCM": {
          "instances": [
            {
              "name": "CCM_NS",
              "base": "0x4100E000",
              "irq": 14
            }
          ],
          "registers": {
            "TASKS_KSGEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Start generation of keystream. This operation will stop by itself when completed."
            },
            "TASKS_CRYPT": {
              "offset": "0x04",
              "size": 32,
              "description": "Start encryption/decryption. This operation will stop by itself when completed."
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop encryption/decryption"
            },
            "TASKS_RATEOVERRIDE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption"
            },
            "SUBSCRIBE_KSGEN": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task KSGEN"
            },
            "SUBSCRIBE_CRYPT": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task CRYPT"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x88",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "SUBSCRIBE_RATEOVERRIDE": {
              "offset": "0x8C",
              "size": 32,
              "description": "Subscribe configuration for task RATEOVERRIDE"
            },
            "EVENTS_ENDKSGEN": {
              "offset": "0x100",
              "size": 32,
              "description": "Keystream generation complete"
            },
            "EVENTS_ENDCRYPT": {
              "offset": "0x104",
              "size": 32,
              "description": "Encrypt/decrypt complete"
            },
            "EVENTS_ERROR": {
              "offset": "0x108",
              "size": 32,
              "description": "Deprecated register - CCM error event"
            },
            "PUBLISH_ENDKSGEN": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event ENDKSGEN"
            },
            "PUBLISH_ENDCRYPT": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event ENDCRYPT"
            },
            "PUBLISH_ERROR": {
              "offset": "0x188",
              "size": 32,
              "description": "Deprecated register - Publish configuration for event ERROR"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "MICSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "MIC check result"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable"
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Operation mode"
            },
            "CNFPTR": {
              "offset": "0x508",
              "size": 32,
              "description": "Pointer to data structure holding the AES key and the NONCE vector"
            },
            "INPTR": {
              "offset": "0x50C",
              "size": 32,
              "description": "Input pointer"
            },
            "OUTPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Output pointer"
            },
            "SCRATCHPTR": {
              "offset": "0x514",
              "size": 32,
              "description": "Pointer to data area used for temporary storage"
            },
            "MAXPACKETSIZE": {
              "offset": "0x518",
              "size": 32,
              "description": "Length of keystream generated when MODE.LENGTH = Extended"
            },
            "RATEOVERRIDE": {
              "offset": "0x51C",
              "size": 32,
              "description": "Data rate override setting."
            },
            "HEADERMASK": {
              "offset": "0x520",
              "size": 32,
              "description": "Header (S0) mask."
            }
          },
          "bits": {
            "TASKS_KSGEN": {
              "TASKS_KSGEN": {
                "bit": 0,
                "description": "Start generation of keystream. This operation will stop by itself when completed."
              }
            },
            "TASKS_CRYPT": {
              "TASKS_CRYPT": {
                "bit": 0,
                "description": "Start encryption/decryption. This operation will stop by itself when completed."
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop encryption/decryption"
              }
            },
            "TASKS_RATEOVERRIDE": {
              "TASKS_RATEOVERRIDE": {
                "bit": 0,
                "description": "Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption"
              }
            },
            "SUBSCRIBE_KSGEN": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task KSGEN will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CRYPT": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CRYPT will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_RATEOVERRIDE": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task RATEOVERRIDE will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_ENDKSGEN": {
              "EVENTS_ENDKSGEN": {
                "bit": 0,
                "description": "Keystream generation complete"
              }
            },
            "EVENTS_ENDCRYPT": {
              "EVENTS_ENDCRYPT": {
                "bit": 0,
                "description": "Encrypt/decrypt complete"
              }
            },
            "EVENTS_ERROR": {
              "EVENTS_ERROR": {
                "bit": 0,
                "description": "Deprecated field -  CCM error event"
              }
            },
            "PUBLISH_ENDKSGEN": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ENDKSGEN will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ENDCRYPT": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ENDCRYPT will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ERROR": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ERROR will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "SHORTS": {
              "ENDKSGEN_CRYPT": {
                "bit": 0,
                "description": "Shortcut between event ENDKSGEN and task CRYPT"
              }
            },
            "INTENSET": {
              "ENDKSGEN": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event ENDKSGEN"
              },
              "ENDCRYPT": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event ENDCRYPT"
              },
              "ERROR": {
                "bit": 2,
                "description": "Deprecated intsetfield -  Write '1' to enable interrupt for event ERROR"
              }
            },
            "INTENCLR": {
              "ENDKSGEN": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event ENDKSGEN"
              },
              "ENDCRYPT": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event ENDCRYPT"
              },
              "ERROR": {
                "bit": 2,
                "description": "Deprecated intclrfield -  Write '1' to disable interrupt for event ERROR"
              }
            },
            "MICSTATUS": {
              "MICSTATUS": {
                "bit": 0,
                "description": "The result of the MIC check performed during the previous decryption operation"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable CCM",
                "width": 2
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "The mode of operation to be used. Settings in this register apply whenever either the KSGEN task or the CRYPT task is triggered."
              },
              "DATARATE": {
                "bit": 16,
                "description": "Radio data rate that the CCM shall run synchronous with",
                "width": 2
              },
              "LENGTH": {
                "bit": 24,
                "description": "Packet length configuration"
              }
            },
            "CNFPTR": {
              "CNFPTR": {
                "bit": 0,
                "description": "Pointer to the data structure holding the AES key and the CCM NONCE vector (see table CCM data structure overview)",
                "width": 32
              }
            },
            "INPTR": {
              "INPTR": {
                "bit": 0,
                "description": "Input pointer",
                "width": 32
              }
            },
            "OUTPTR": {
              "OUTPTR": {
                "bit": 0,
                "description": "Output pointer",
                "width": 32
              }
            },
            "SCRATCHPTR": {
              "SCRATCHPTR": {
                "bit": 0,
                "description": "Pointer to a scratch data area used for temporary storage during keystream generation,\n        MIC generation and encryption/decryption.",
                "width": 32
              }
            },
            "MAXPACKETSIZE": {
              "MAXPACKETSIZE": {
                "bit": 0,
                "description": "Length of keystream generated when MODE.LENGTH = Extended. This value must be greater than or equal to the subsequent packet payload to be encrypted/decrypted.",
                "width": 8
              }
            },
            "RATEOVERRIDE": {
              "RATEOVERRIDE": {
                "bit": 0,
                "description": "Data rate override setting",
                "width": 2
              }
            },
            "HEADERMASK": {
              "HEADERMASK": {
                "bit": 0,
                "description": "Header (S0) mask",
                "width": 8
              }
            }
          }
        },
        "DPPIC": {
          "instances": [
            {
              "name": "DPPIC_NS",
              "base": "0x4100F000"
            }
          ],
          "registers": {
            "EN": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Subscribe configuration for task CHG[n].EN"
            },
            "DIS": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: Subscribe configuration for task CHG[n].DIS"
            },
            "CHEN": {
              "offset": "0x500",
              "size": 32,
              "description": "Channel enable register"
            },
            "CHENSET": {
              "offset": "0x504",
              "size": 32,
              "description": "Channel enable set register"
            },
            "CHENCLR": {
              "offset": "0x508",
              "size": 32,
              "description": "Channel enable clear register"
            },
            "CHG[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "Description collection: Channel group n Note: Writes to this register are ignored if either SUBSCRIBE_CHG[n].EN or SUBSCRIBE_CHG[n].DIS is enabled"
            }
          },
          "bits": {
            "EN": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CHG[n].EN will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "DIS": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CHG[n].DIS will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "CHEN": {
              "CH0": {
                "bit": 0,
                "description": "Enable or disable channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Enable or disable channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Enable or disable channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Enable or disable channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Enable or disable channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Enable or disable channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Enable or disable channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Enable or disable channel 7"
              },
              "CH8": {
                "bit": 8,
                "description": "Enable or disable channel 8"
              },
              "CH9": {
                "bit": 9,
                "description": "Enable or disable channel 9"
              },
              "CH10": {
                "bit": 10,
                "description": "Enable or disable channel 10"
              },
              "CH11": {
                "bit": 11,
                "description": "Enable or disable channel 11"
              },
              "CH12": {
                "bit": 12,
                "description": "Enable or disable channel 12"
              },
              "CH13": {
                "bit": 13,
                "description": "Enable or disable channel 13"
              },
              "CH14": {
                "bit": 14,
                "description": "Enable or disable channel 14"
              },
              "CH15": {
                "bit": 15,
                "description": "Enable or disable channel 15"
              }
            },
            "CHENSET": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 enable set register. Writing 0 has no effect."
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 enable set register. Writing 0 has no effect."
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 enable set register. Writing 0 has no effect."
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 enable set register. Writing 0 has no effect."
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 enable set register. Writing 0 has no effect."
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 enable set register. Writing 0 has no effect."
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 enable set register. Writing 0 has no effect."
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 enable set register. Writing 0 has no effect."
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 enable set register. Writing 0 has no effect."
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 enable set register. Writing 0 has no effect."
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 enable set register. Writing 0 has no effect."
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 enable set register. Writing 0 has no effect."
              },
              "CH12": {
                "bit": 12,
                "description": "Channel 12 enable set register. Writing 0 has no effect."
              },
              "CH13": {
                "bit": 13,
                "description": "Channel 13 enable set register. Writing 0 has no effect."
              },
              "CH14": {
                "bit": 14,
                "description": "Channel 14 enable set register. Writing 0 has no effect."
              },
              "CH15": {
                "bit": 15,
                "description": "Channel 15 enable set register. Writing 0 has no effect."
              }
            },
            "CHENCLR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 enable clear register.  Writing 0 has no effect."
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 enable clear register.  Writing 0 has no effect."
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 enable clear register.  Writing 0 has no effect."
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 enable clear register.  Writing 0 has no effect."
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 enable clear register.  Writing 0 has no effect."
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 enable clear register.  Writing 0 has no effect."
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 enable clear register.  Writing 0 has no effect."
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 enable clear register.  Writing 0 has no effect."
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 enable clear register.  Writing 0 has no effect."
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 enable clear register.  Writing 0 has no effect."
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 enable clear register.  Writing 0 has no effect."
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 enable clear register.  Writing 0 has no effect."
              },
              "CH12": {
                "bit": 12,
                "description": "Channel 12 enable clear register.  Writing 0 has no effect."
              },
              "CH13": {
                "bit": 13,
                "description": "Channel 13 enable clear register.  Writing 0 has no effect."
              },
              "CH14": {
                "bit": 14,
                "description": "Channel 14 enable clear register.  Writing 0 has no effect."
              },
              "CH15": {
                "bit": 15,
                "description": "Channel 15 enable clear register.  Writing 0 has no effect."
              }
            },
            "CHG[%s]": {
              "CH0": {
                "bit": 0,
                "description": "Include or exclude channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Include or exclude channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Include or exclude channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Include or exclude channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Include or exclude channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Include or exclude channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Include or exclude channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Include or exclude channel 7"
              },
              "CH8": {
                "bit": 8,
                "description": "Include or exclude channel 8"
              },
              "CH9": {
                "bit": 9,
                "description": "Include or exclude channel 9"
              },
              "CH10": {
                "bit": 10,
                "description": "Include or exclude channel 10"
              },
              "CH11": {
                "bit": 11,
                "description": "Include or exclude channel 11"
              },
              "CH12": {
                "bit": 12,
                "description": "Include or exclude channel 12"
              },
              "CH13": {
                "bit": 13,
                "description": "Include or exclude channel 13"
              },
              "CH14": {
                "bit": 14,
                "description": "Include or exclude channel 14"
              },
              "CH15": {
                "bit": 15,
                "description": "Include or exclude channel 15"
              }
            }
          }
        },
        "TEMP": {
          "instances": [
            {
              "name": "TEMP_NS",
              "base": "0x41010000",
              "irq": 16
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start temperature measurement"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop temperature measurement"
            },
            "SUBSCRIBE_START": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task START"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "EVENTS_DATARDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Temperature measurement complete, data ready"
            },
            "PUBLISH_DATARDY": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event DATARDY"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "TEMP": {
              "offset": "0x508",
              "size": 32,
              "description": "Temperature in degC (0.25deg steps)"
            },
            "A0": {
              "offset": "0x520",
              "size": 32,
              "description": "Slope of first piecewise linear function"
            },
            "A1": {
              "offset": "0x524",
              "size": 32,
              "description": "Slope of second piecewise linear function"
            },
            "A2": {
              "offset": "0x528",
              "size": 32,
              "description": "Slope of third piecewise linear function"
            },
            "A3": {
              "offset": "0x52C",
              "size": 32,
              "description": "Slope of fourth piecewise linear function"
            },
            "A4": {
              "offset": "0x530",
              "size": 32,
              "description": "Slope of fifth piecewise linear function"
            },
            "A5": {
              "offset": "0x534",
              "size": 32,
              "description": "Slope of sixth piecewise linear function"
            },
            "B0": {
              "offset": "0x540",
              "size": 32,
              "description": "y-intercept of first piecewise linear function"
            },
            "B1": {
              "offset": "0x544",
              "size": 32,
              "description": "y-intercept of second piecewise linear function"
            },
            "B2": {
              "offset": "0x548",
              "size": 32,
              "description": "y-intercept of third piecewise linear function"
            },
            "B3": {
              "offset": "0x54C",
              "size": 32,
              "description": "y-intercept of fourth piecewise linear function"
            },
            "B4": {
              "offset": "0x550",
              "size": 32,
              "description": "y-intercept of fifth piecewise linear function"
            },
            "B5": {
              "offset": "0x554",
              "size": 32,
              "description": "y-intercept of sixth piecewise linear function"
            },
            "T0": {
              "offset": "0x560",
              "size": 32,
              "description": "Endpoint of first piecewise linear function"
            },
            "T1": {
              "offset": "0x564",
              "size": 32,
              "description": "Endpoint of second piecewise linear function"
            },
            "T2": {
              "offset": "0x568",
              "size": 32,
              "description": "Endpoint of third piecewise linear function"
            },
            "T3": {
              "offset": "0x56C",
              "size": 32,
              "description": "Endpoint of fourth piecewise linear function"
            },
            "T4": {
              "offset": "0x570",
              "size": 32,
              "description": "Endpoint of fifth piecewise linear function"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start temperature measurement"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop temperature measurement"
              }
            },
            "SUBSCRIBE_START": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task START will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_DATARDY": {
              "EVENTS_DATARDY": {
                "bit": 0,
                "description": "Temperature measurement complete, data ready"
              }
            },
            "PUBLISH_DATARDY": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event DATARDY will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTENSET": {
              "DATARDY": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event DATARDY"
              }
            },
            "INTENCLR": {
              "DATARDY": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event DATARDY"
              }
            },
            "TEMP": {
              "TEMP": {
                "bit": 0,
                "description": "Temperature in degC (0.25deg steps)",
                "width": 32
              }
            },
            "A0": {
              "A0": {
                "bit": 0,
                "description": "Slope of first piecewise linear function",
                "width": 12
              }
            },
            "A1": {
              "A1": {
                "bit": 0,
                "description": "Slope of second piecewise linear function",
                "width": 12
              }
            },
            "A2": {
              "A2": {
                "bit": 0,
                "description": "Slope of third piecewise linear function",
                "width": 12
              }
            },
            "A3": {
              "A3": {
                "bit": 0,
                "description": "Slope of fourth piecewise linear function",
                "width": 12
              }
            },
            "A4": {
              "A4": {
                "bit": 0,
                "description": "Slope of fifth piecewise linear function",
                "width": 12
              }
            },
            "A5": {
              "A5": {
                "bit": 0,
                "description": "Slope of sixth piecewise linear function",
                "width": 12
              }
            },
            "B0": {
              "B0": {
                "bit": 0,
                "description": "y-intercept of first piecewise linear function",
                "width": 12
              }
            },
            "B1": {
              "B1": {
                "bit": 0,
                "description": "y-intercept of second piecewise linear function",
                "width": 12
              }
            },
            "B2": {
              "B2": {
                "bit": 0,
                "description": "y-intercept of third piecewise linear function",
                "width": 12
              }
            },
            "B3": {
              "B3": {
                "bit": 0,
                "description": "y-intercept of fourth piecewise linear function",
                "width": 12
              }
            },
            "B4": {
              "B4": {
                "bit": 0,
                "description": "y-intercept of fifth piecewise linear function",
                "width": 12
              }
            },
            "B5": {
              "B5": {
                "bit": 0,
                "description": "y-intercept of sixth piecewise linear function",
                "width": 12
              }
            },
            "T0": {
              "T0": {
                "bit": 0,
                "description": "Endpoint of first piecewise linear function",
                "width": 8
              }
            },
            "T1": {
              "T1": {
                "bit": 0,
                "description": "Endpoint of second piecewise linear function",
                "width": 8
              }
            },
            "T2": {
              "T2": {
                "bit": 0,
                "description": "Endpoint of third piecewise linear function",
                "width": 8
              }
            },
            "T3": {
              "T3": {
                "bit": 0,
                "description": "Endpoint of fourth piecewise linear function",
                "width": 8
              }
            },
            "T4": {
              "T4": {
                "bit": 0,
                "description": "Endpoint of fifth piecewise linear function",
                "width": 8
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC0_NS",
              "base": "0x41011000",
              "irq": 17
            },
            {
              "name": "RTC1_NS",
              "base": "0x41016000",
              "irq": 22
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start RTC counter"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop RTC counter"
            },
            "TASKS_CLEAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clear RTC counter"
            },
            "TASKS_TRIGOVRFLW": {
              "offset": "0x0C",
              "size": 32,
              "description": "Set counter to 0xFFFFF0"
            },
            "TASKS_CAPTURE[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Description collection: Capture RTC counter to CC[n] register"
            },
            "SUBSCRIBE_START": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task START"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "SUBSCRIBE_CLEAR": {
              "offset": "0x88",
              "size": 32,
              "description": "Subscribe configuration for task CLEAR"
            },
            "SUBSCRIBE_TRIGOVRFLW": {
              "offset": "0x8C",
              "size": 32,
              "description": "Subscribe configuration for task TRIGOVRFLW"
            },
            "SUBSCRIBE_CAPTURE[%s]": {
              "offset": "0xC0",
              "size": 32,
              "description": "Description collection: Subscribe configuration for task CAPTURE[n]"
            },
            "EVENTS_TICK": {
              "offset": "0x100",
              "size": 32,
              "description": "Event on counter increment"
            },
            "EVENTS_OVRFLW": {
              "offset": "0x104",
              "size": 32,
              "description": "Event on counter overflow"
            },
            "EVENTS_COMPARE[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Description collection: Compare event on CC[n] match"
            },
            "PUBLISH_TICK": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event TICK"
            },
            "PUBLISH_OVRFLW": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event OVRFLW"
            },
            "PUBLISH_COMPARE[%s]": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Description collection: Publish configuration for event COMPARE[n]"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "EVTEN": {
              "offset": "0x340",
              "size": 32,
              "description": "Enable or disable event routing"
            },
            "EVTENSET": {
              "offset": "0x344",
              "size": 32,
              "description": "Enable event routing"
            },
            "EVTENCLR": {
              "offset": "0x348",
              "size": 32,
              "description": "Disable event routing"
            },
            "COUNTER": {
              "offset": "0x504",
              "size": 32,
              "description": "Current counter value"
            },
            "PRESCALER": {
              "offset": "0x508",
              "size": 32,
              "description": "12-bit prescaler for counter frequency (32768 / (PRESCALER + 1)). Must be written when RTC is stopped."
            },
            "CC[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Description collection: Compare register n"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start RTC counter"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop RTC counter"
              }
            },
            "TASKS_CLEAR": {
              "TASKS_CLEAR": {
                "bit": 0,
                "description": "Clear RTC counter"
              }
            },
            "TASKS_TRIGOVRFLW": {
              "TASKS_TRIGOVRFLW": {
                "bit": 0,
                "description": "Set counter to 0xFFFFF0"
              }
            },
            "TASKS_CAPTURE[%s]": {
              "TASKS_CAPTURE": {
                "bit": 0,
                "description": "Capture RTC counter to CC[n] register"
              }
            },
            "SUBSCRIBE_START": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task START will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CLEAR": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CLEAR will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_TRIGOVRFLW": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task TRIGOVRFLW will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_CAPTURE[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task CAPTURE[n] will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_TICK": {
              "EVENTS_TICK": {
                "bit": 0,
                "description": "Event on counter increment"
              }
            },
            "EVENTS_OVRFLW": {
              "EVENTS_OVRFLW": {
                "bit": 0,
                "description": "Event on counter overflow"
              }
            },
            "EVENTS_COMPARE[%s]": {
              "EVENTS_COMPARE": {
                "bit": 0,
                "description": "Compare event on CC[n] match"
              }
            },
            "PUBLISH_TICK": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event TICK will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_OVRFLW": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event OVRFLW will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_COMPARE[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event COMPARE[n] will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "SHORTS": {
              "COMPARE0_CLEAR": {
                "bit": 0,
                "description": "Shortcut between event COMPARE[0] and task CLEAR"
              },
              "COMPARE1_CLEAR": {
                "bit": 1,
                "description": "Shortcut between event COMPARE[1] and task CLEAR"
              },
              "COMPARE2_CLEAR": {
                "bit": 2,
                "description": "Shortcut between event COMPARE[2] and task CLEAR"
              },
              "COMPARE3_CLEAR": {
                "bit": 3,
                "description": "Shortcut between event COMPARE[3] and task CLEAR"
              }
            },
            "INTENSET": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to enable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event COMPARE[3]"
              }
            },
            "INTENCLR": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to disable interrupt for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event COMPARE[3]"
              }
            },
            "EVTEN": {
              "TICK": {
                "bit": 0,
                "description": "Enable or disable event routing for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Enable or disable event routing for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Enable or disable event routing for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Enable or disable event routing for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Enable or disable event routing for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Enable or disable event routing for event COMPARE[3]"
              }
            },
            "EVTENSET": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to enable event routing for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to enable event routing for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to enable event routing for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to enable event routing for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to enable event routing for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to enable event routing for event COMPARE[3]"
              }
            },
            "EVTENCLR": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to disable event routing for event TICK"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to disable event routing for event OVRFLW"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to disable event routing for event COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to disable event routing for event COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to disable event routing for event COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to disable event routing for event COMPARE[3]"
              }
            },
            "COUNTER": {
              "COUNTER": {
                "bit": 0,
                "description": "Counter value",
                "width": 24
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 12
              }
            },
            "CC[%s]": {
              "COMPARE": {
                "bit": 0,
                "description": "Compare value",
                "width": 24
              }
            }
          }
        },
        "IPC": {
          "instances": [
            {
              "name": "IPC_NS",
              "base": "0x41012000",
              "irq": 18
            }
          ],
          "registers": {
            "TASKS_SEND[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection: Trigger events on IPC channel enabled in SEND_CNF[n]"
            },
            "SUBSCRIBE_SEND[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Description collection: Subscribe configuration for task SEND[n]"
            },
            "EVENTS_RECEIVE[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Description collection: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]"
            },
            "PUBLISH_RECEIVE[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Description collection: Publish configuration for event RECEIVE[n]"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "INTPEND": {
              "offset": "0x30C",
              "size": 32,
              "description": "Pending interrupts"
            },
            "SEND_CNF[%s]": {
              "offset": "0x510",
              "size": 32,
              "description": "Description collection: Send event configuration for TASKS_SEND[n]"
            },
            "RECEIVE_CNF[%s]": {
              "offset": "0x590",
              "size": 32,
              "description": "Description collection: Receive event configuration for EVENTS_RECEIVE[n]"
            },
            "GPMEM[%s]": {
              "offset": "0x610",
              "size": 32,
              "description": "Description collection: General purpose memory"
            }
          },
          "bits": {
            "TASKS_SEND[%s]": {
              "TASKS_SEND": {
                "bit": 0,
                "description": "Trigger events on IPC channel enabled in SEND_CNF[n]"
              }
            },
            "SUBSCRIBE_SEND[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task SEND[n] will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_RECEIVE[%s]": {
              "EVENTS_RECEIVE": {
                "bit": 0,
                "description": "Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]"
              }
            },
            "PUBLISH_RECEIVE[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RECEIVE[n] will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTEN": {
              "RECEIVE0": {
                "bit": 0,
                "description": "Enable or disable interrupt for event RECEIVE[0]"
              },
              "RECEIVE1": {
                "bit": 1,
                "description": "Enable or disable interrupt for event RECEIVE[1]"
              },
              "RECEIVE2": {
                "bit": 2,
                "description": "Enable or disable interrupt for event RECEIVE[2]"
              },
              "RECEIVE3": {
                "bit": 3,
                "description": "Enable or disable interrupt for event RECEIVE[3]"
              },
              "RECEIVE4": {
                "bit": 4,
                "description": "Enable or disable interrupt for event RECEIVE[4]"
              },
              "RECEIVE5": {
                "bit": 5,
                "description": "Enable or disable interrupt for event RECEIVE[5]"
              },
              "RECEIVE6": {
                "bit": 6,
                "description": "Enable or disable interrupt for event RECEIVE[6]"
              },
              "RECEIVE7": {
                "bit": 7,
                "description": "Enable or disable interrupt for event RECEIVE[7]"
              },
              "RECEIVE8": {
                "bit": 8,
                "description": "Enable or disable interrupt for event RECEIVE[8]"
              },
              "RECEIVE9": {
                "bit": 9,
                "description": "Enable or disable interrupt for event RECEIVE[9]"
              },
              "RECEIVE10": {
                "bit": 10,
                "description": "Enable or disable interrupt for event RECEIVE[10]"
              },
              "RECEIVE11": {
                "bit": 11,
                "description": "Enable or disable interrupt for event RECEIVE[11]"
              },
              "RECEIVE12": {
                "bit": 12,
                "description": "Enable or disable interrupt for event RECEIVE[12]"
              },
              "RECEIVE13": {
                "bit": 13,
                "description": "Enable or disable interrupt for event RECEIVE[13]"
              },
              "RECEIVE14": {
                "bit": 14,
                "description": "Enable or disable interrupt for event RECEIVE[14]"
              },
              "RECEIVE15": {
                "bit": 15,
                "description": "Enable or disable interrupt for event RECEIVE[15]"
              }
            },
            "INTENSET": {
              "RECEIVE0": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event RECEIVE[0]"
              },
              "RECEIVE1": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event RECEIVE[1]"
              },
              "RECEIVE2": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event RECEIVE[2]"
              },
              "RECEIVE3": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event RECEIVE[3]"
              },
              "RECEIVE4": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event RECEIVE[4]"
              },
              "RECEIVE5": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event RECEIVE[5]"
              },
              "RECEIVE6": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event RECEIVE[6]"
              },
              "RECEIVE7": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event RECEIVE[7]"
              },
              "RECEIVE8": {
                "bit": 8,
                "description": "Write '1' to enable interrupt for event RECEIVE[8]"
              },
              "RECEIVE9": {
                "bit": 9,
                "description": "Write '1' to enable interrupt for event RECEIVE[9]"
              },
              "RECEIVE10": {
                "bit": 10,
                "description": "Write '1' to enable interrupt for event RECEIVE[10]"
              },
              "RECEIVE11": {
                "bit": 11,
                "description": "Write '1' to enable interrupt for event RECEIVE[11]"
              },
              "RECEIVE12": {
                "bit": 12,
                "description": "Write '1' to enable interrupt for event RECEIVE[12]"
              },
              "RECEIVE13": {
                "bit": 13,
                "description": "Write '1' to enable interrupt for event RECEIVE[13]"
              },
              "RECEIVE14": {
                "bit": 14,
                "description": "Write '1' to enable interrupt for event RECEIVE[14]"
              },
              "RECEIVE15": {
                "bit": 15,
                "description": "Write '1' to enable interrupt for event RECEIVE[15]"
              }
            },
            "INTENCLR": {
              "RECEIVE0": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event RECEIVE[0]"
              },
              "RECEIVE1": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event RECEIVE[1]"
              },
              "RECEIVE2": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event RECEIVE[2]"
              },
              "RECEIVE3": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event RECEIVE[3]"
              },
              "RECEIVE4": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event RECEIVE[4]"
              },
              "RECEIVE5": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event RECEIVE[5]"
              },
              "RECEIVE6": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event RECEIVE[6]"
              },
              "RECEIVE7": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event RECEIVE[7]"
              },
              "RECEIVE8": {
                "bit": 8,
                "description": "Write '1' to disable interrupt for event RECEIVE[8]"
              },
              "RECEIVE9": {
                "bit": 9,
                "description": "Write '1' to disable interrupt for event RECEIVE[9]"
              },
              "RECEIVE10": {
                "bit": 10,
                "description": "Write '1' to disable interrupt for event RECEIVE[10]"
              },
              "RECEIVE11": {
                "bit": 11,
                "description": "Write '1' to disable interrupt for event RECEIVE[11]"
              },
              "RECEIVE12": {
                "bit": 12,
                "description": "Write '1' to disable interrupt for event RECEIVE[12]"
              },
              "RECEIVE13": {
                "bit": 13,
                "description": "Write '1' to disable interrupt for event RECEIVE[13]"
              },
              "RECEIVE14": {
                "bit": 14,
                "description": "Write '1' to disable interrupt for event RECEIVE[14]"
              },
              "RECEIVE15": {
                "bit": 15,
                "description": "Write '1' to disable interrupt for event RECEIVE[15]"
              }
            },
            "INTPEND": {
              "RECEIVE0": {
                "bit": 0,
                "description": "Read pending status of interrupt for event RECEIVE[0]"
              },
              "RECEIVE1": {
                "bit": 1,
                "description": "Read pending status of interrupt for event RECEIVE[1]"
              },
              "RECEIVE2": {
                "bit": 2,
                "description": "Read pending status of interrupt for event RECEIVE[2]"
              },
              "RECEIVE3": {
                "bit": 3,
                "description": "Read pending status of interrupt for event RECEIVE[3]"
              },
              "RECEIVE4": {
                "bit": 4,
                "description": "Read pending status of interrupt for event RECEIVE[4]"
              },
              "RECEIVE5": {
                "bit": 5,
                "description": "Read pending status of interrupt for event RECEIVE[5]"
              },
              "RECEIVE6": {
                "bit": 6,
                "description": "Read pending status of interrupt for event RECEIVE[6]"
              },
              "RECEIVE7": {
                "bit": 7,
                "description": "Read pending status of interrupt for event RECEIVE[7]"
              },
              "RECEIVE8": {
                "bit": 8,
                "description": "Read pending status of interrupt for event RECEIVE[8]"
              },
              "RECEIVE9": {
                "bit": 9,
                "description": "Read pending status of interrupt for event RECEIVE[9]"
              },
              "RECEIVE10": {
                "bit": 10,
                "description": "Read pending status of interrupt for event RECEIVE[10]"
              },
              "RECEIVE11": {
                "bit": 11,
                "description": "Read pending status of interrupt for event RECEIVE[11]"
              },
              "RECEIVE12": {
                "bit": 12,
                "description": "Read pending status of interrupt for event RECEIVE[12]"
              },
              "RECEIVE13": {
                "bit": 13,
                "description": "Read pending status of interrupt for event RECEIVE[13]"
              },
              "RECEIVE14": {
                "bit": 14,
                "description": "Read pending status of interrupt for event RECEIVE[14]"
              },
              "RECEIVE15": {
                "bit": 15,
                "description": "Read pending status of interrupt for event RECEIVE[15]"
              }
            },
            "SEND_CNF[%s]": {
              "CHEN0": {
                "bit": 0,
                "description": "Enable broadcasting on IPC channel 0"
              },
              "CHEN1": {
                "bit": 1,
                "description": "Enable broadcasting on IPC channel 1"
              },
              "CHEN2": {
                "bit": 2,
                "description": "Enable broadcasting on IPC channel 2"
              },
              "CHEN3": {
                "bit": 3,
                "description": "Enable broadcasting on IPC channel 3"
              },
              "CHEN4": {
                "bit": 4,
                "description": "Enable broadcasting on IPC channel 4"
              },
              "CHEN5": {
                "bit": 5,
                "description": "Enable broadcasting on IPC channel 5"
              },
              "CHEN6": {
                "bit": 6,
                "description": "Enable broadcasting on IPC channel 6"
              },
              "CHEN7": {
                "bit": 7,
                "description": "Enable broadcasting on IPC channel 7"
              },
              "CHEN8": {
                "bit": 8,
                "description": "Enable broadcasting on IPC channel 8"
              },
              "CHEN9": {
                "bit": 9,
                "description": "Enable broadcasting on IPC channel 9"
              },
              "CHEN10": {
                "bit": 10,
                "description": "Enable broadcasting on IPC channel 10"
              },
              "CHEN11": {
                "bit": 11,
                "description": "Enable broadcasting on IPC channel 11"
              },
              "CHEN12": {
                "bit": 12,
                "description": "Enable broadcasting on IPC channel 12"
              },
              "CHEN13": {
                "bit": 13,
                "description": "Enable broadcasting on IPC channel 13"
              },
              "CHEN14": {
                "bit": 14,
                "description": "Enable broadcasting on IPC channel 14"
              },
              "CHEN15": {
                "bit": 15,
                "description": "Enable broadcasting on IPC channel 15"
              }
            },
            "RECEIVE_CNF[%s]": {
              "CHEN0": {
                "bit": 0,
                "description": "Enable subscription to IPC channel 0"
              },
              "CHEN1": {
                "bit": 1,
                "description": "Enable subscription to IPC channel 1"
              },
              "CHEN2": {
                "bit": 2,
                "description": "Enable subscription to IPC channel 2"
              },
              "CHEN3": {
                "bit": 3,
                "description": "Enable subscription to IPC channel 3"
              },
              "CHEN4": {
                "bit": 4,
                "description": "Enable subscription to IPC channel 4"
              },
              "CHEN5": {
                "bit": 5,
                "description": "Enable subscription to IPC channel 5"
              },
              "CHEN6": {
                "bit": 6,
                "description": "Enable subscription to IPC channel 6"
              },
              "CHEN7": {
                "bit": 7,
                "description": "Enable subscription to IPC channel 7"
              },
              "CHEN8": {
                "bit": 8,
                "description": "Enable subscription to IPC channel 8"
              },
              "CHEN9": {
                "bit": 9,
                "description": "Enable subscription to IPC channel 9"
              },
              "CHEN10": {
                "bit": 10,
                "description": "Enable subscription to IPC channel 10"
              },
              "CHEN11": {
                "bit": 11,
                "description": "Enable subscription to IPC channel 11"
              },
              "CHEN12": {
                "bit": 12,
                "description": "Enable subscription to IPC channel 12"
              },
              "CHEN13": {
                "bit": 13,
                "description": "Enable subscription to IPC channel 13"
              },
              "CHEN14": {
                "bit": 14,
                "description": "Enable subscription to IPC channel 14"
              },
              "CHEN15": {
                "bit": 15,
                "description": "Enable subscription to IPC channel 15"
              }
            },
            "GPMEM[%s]": {
              "GPMEM": {
                "bit": 0,
                "description": "General purpose memory",
                "width": 32
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPIM0_NS",
              "base": "0x41013000",
              "irq": 19
            },
            {
              "name": "SPIS0_NS",
              "base": "0x41013000",
              "irq": 19
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x10",
              "size": 32,
              "description": "Start SPI transaction"
            },
            "TASKS_STOP": {
              "offset": "0x14",
              "size": 32,
              "description": "Stop SPI transaction"
            },
            "TASKS_SUSPEND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Suspend SPI transaction"
            },
            "TASKS_RESUME": {
              "offset": "0x20",
              "size": 32,
              "description": "Resume SPI transaction"
            },
            "SUBSCRIBE_START": {
              "offset": "0x90",
              "size": 32,
              "description": "Subscribe configuration for task START"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x94",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "SUBSCRIBE_SUSPEND": {
              "offset": "0x9C",
              "size": 32,
              "description": "Subscribe configuration for task SUSPEND"
            },
            "SUBSCRIBE_RESUME": {
              "offset": "0xA0",
              "size": 32,
              "description": "Subscribe configuration for task RESUME"
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "SPI transaction has stopped"
            },
            "EVENTS_ENDRX": {
              "offset": "0x110",
              "size": 32,
              "description": "End of RXD buffer reached"
            },
            "EVENTS_END": {
              "offset": "0x118",
              "size": 32,
              "description": "End of RXD buffer and TXD buffer reached"
            },
            "EVENTS_ENDTX": {
              "offset": "0x120",
              "size": 32,
              "description": "End of TXD buffer reached"
            },
            "EVENTS_STARTED": {
              "offset": "0x14C",
              "size": 32,
              "description": "Transaction started"
            },
            "PUBLISH_STOPPED": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event STOPPED"
            },
            "PUBLISH_ENDRX": {
              "offset": "0x190",
              "size": 32,
              "description": "Publish configuration for event ENDRX"
            },
            "PUBLISH_END": {
              "offset": "0x198",
              "size": 32,
              "description": "Publish configuration for event END"
            },
            "PUBLISH_ENDTX": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Publish configuration for event ENDTX"
            },
            "PUBLISH_STARTED": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Publish configuration for event STARTED"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "STALLSTAT": {
              "offset": "0x400",
              "size": 32,
              "description": "Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by hardware whenever a stall occurres and can be cleared (set to NOSTALL) by the CPU."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable SPIM"
            },
            "SCK": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for SCK"
            },
            "MOSI": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for MOSI signal"
            },
            "MISO": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for MISO signal"
            },
            "CSN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin select for CSN"
            },
            "FREQUENCY": {
              "offset": "0x524",
              "size": 32,
              "description": "SPI frequency. Accuracy depends on the HFCLK source selected."
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Number of bytes in transmit buffer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of bytes transferred in the last transaction"
            },
            "LIST": {
              "offset": "0x0C",
              "size": 32,
              "description": "EasyDMA list type"
            },
            "CONFIG": {
              "offset": "0x554",
              "size": 32,
              "description": "Configuration register"
            },
            "RXDELAY": {
              "offset": "0x00",
              "size": 32,
              "description": "Sample delay for input serial data on MISO"
            },
            "CSNDUR": {
              "offset": "0x04",
              "size": 32,
              "description": "Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions"
            },
            "CSNPOL": {
              "offset": "0x568",
              "size": 32,
              "description": "Polarity of CSN output"
            },
            "PSELDCX": {
              "offset": "0x56C",
              "size": 32,
              "description": "Pin select for DCX signal"
            },
            "DCXCNT": {
              "offset": "0x570",
              "size": 32,
              "description": "DCX configuration"
            },
            "ORC": {
              "offset": "0x5C0",
              "size": 32,
              "description": "Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT"
            }
          },
          "bits": {
            "TASKS_START": {
              "TASKS_START": {
                "bit": 0,
                "description": "Start SPI transaction"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop SPI transaction"
              }
            },
            "TASKS_SUSPEND": {
              "TASKS_SUSPEND": {
                "bit": 0,
                "description": "Suspend SPI transaction"
              }
            },
            "TASKS_RESUME": {
              "TASKS_RESUME": {
                "bit": 0,
                "description": "Resume SPI transaction"
              }
            },
            "SUBSCRIBE_START": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task START will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_SUSPEND": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task SUSPEND will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_RESUME": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task RESUME will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_STOPPED": {
              "EVENTS_STOPPED": {
                "bit": 0,
                "description": "SPI transaction has stopped"
              }
            },
            "EVENTS_ENDRX": {
              "EVENTS_ENDRX": {
                "bit": 0,
                "description": "End of RXD buffer reached"
              }
            },
            "EVENTS_END": {
              "EVENTS_END": {
                "bit": 0,
                "description": "End of RXD buffer and TXD buffer reached"
              }
            },
            "EVENTS_ENDTX": {
              "EVENTS_ENDTX": {
                "bit": 0,
                "description": "End of TXD buffer reached"
              }
            },
            "EVENTS_STARTED": {
              "EVENTS_STARTED": {
                "bit": 0,
                "description": "Transaction started"
              }
            },
            "PUBLISH_STOPPED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event STOPPED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ENDRX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ENDRX will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_END": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event END will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ENDTX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ENDTX will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_STARTED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event STARTED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "SHORTS": {
              "END_START": {
                "bit": 17,
                "description": "Shortcut between event END and task START"
              }
            },
            "INTENSET": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event STOPPED"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event ENDRX"
              },
              "END": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event END"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Write '1' to enable interrupt for event ENDTX"
              },
              "STARTED": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event STARTED"
              }
            },
            "INTENCLR": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event STOPPED"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event ENDRX"
              },
              "END": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event END"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Write '1' to disable interrupt for event ENDTX"
              },
              "STARTED": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event STARTED"
              }
            },
            "STALLSTAT": {
              "TX": {
                "bit": 0,
                "description": "Stall status for EasyDMA RAM reads"
              },
              "RX": {
                "bit": 1,
                "description": "Stall status for EasyDMA RAM writes"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable SPIM",
                "width": 4
              }
            },
            "SCK": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "MOSI": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "MISO": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "CSN": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "SPI master data rate",
                "width": 32
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of bytes in transmit buffer",
                "width": 16
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of bytes transferred in the last transaction",
                "width": 16
              }
            },
            "LIST": {
              "LIST": {
                "bit": 0,
                "description": "List type",
                "width": 2
              }
            },
            "CONFIG": {
              "ORDER": {
                "bit": 0,
                "description": "Bit order"
              },
              "CPHA": {
                "bit": 1,
                "description": "Serial clock (SCK) phase"
              },
              "CPOL": {
                "bit": 2,
                "description": "Serial clock (SCK) polarity"
              }
            },
            "RXDELAY": {
              "RXDELAY": {
                "bit": 0,
                "description": "Sample delay for input serial data on MISO. The value specifies the number of 64 MHz clock cycles (15.625 ns) delay from the the sampling edge of SCK (leading edge for CONFIG.CPHA = 0, trailing edge for CONFIG.CPHA = 1) until the input serial data is sampled. As en example, if RXDELAY = 0 and CONFIG.CPHA = 0, the input serial data is sampled on the rising edge of SCK.",
                "width": 3
              }
            },
            "CSNDUR": {
              "CSNDUR": {
                "bit": 0,
                "description": "Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions. The value is specified in number of 64 MHz clock cycles (15.625 ns).",
                "width": 8
              }
            },
            "CSNPOL": {
              "CSNPOL": {
                "bit": 0,
                "description": "Polarity of CSN output"
              }
            },
            "PSELDCX": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "DCXCNT": {
              "DCXCNT": {
                "bit": 0,
                "description": "This register specifies the number of command bytes preceding the data bytes. The PSEL.DCX line will be low during transmission of command bytes and high during transmission of data bytes. Value 0xF indicates that all bytes are command bytes.",
                "width": 4
              }
            },
            "ORC": {
              "ORC": {
                "bit": 0,
                "description": "Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT.",
                "width": 8
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "TWIM0_NS",
              "base": "0x41013000",
              "irq": 19
            },
            {
              "name": "TWIS0_NS",
              "base": "0x41013000",
              "irq": 19
            }
          ],
          "registers": {
            "TASKS_STARTRX": {
              "offset": "0x00",
              "size": 32,
              "description": "Start TWI receive sequence"
            },
            "TASKS_STARTTX": {
              "offset": "0x08",
              "size": 32,
              "description": "Start TWI transmit sequence"
            },
            "TASKS_STOP": {
              "offset": "0x14",
              "size": 32,
              "description": "Stop TWI transaction. Must be issued while the TWI master is not suspended."
            },
            "TASKS_SUSPEND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Suspend TWI transaction"
            },
            "TASKS_RESUME": {
              "offset": "0x20",
              "size": 32,
              "description": "Resume TWI transaction"
            },
            "SUBSCRIBE_STARTRX": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task STARTRX"
            },
            "SUBSCRIBE_STARTTX": {
              "offset": "0x88",
              "size": 32,
              "description": "Subscribe configuration for task STARTTX"
            },
            "SUBSCRIBE_STOP": {
              "offset": "0x94",
              "size": 32,
              "description": "Subscribe configuration for task STOP"
            },
            "SUBSCRIBE_SUSPEND": {
              "offset": "0x9C",
              "size": 32,
              "description": "Subscribe configuration for task SUSPEND"
            },
            "SUBSCRIBE_RESUME": {
              "offset": "0xA0",
              "size": 32,
              "description": "Subscribe configuration for task RESUME"
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "TWI stopped"
            },
            "EVENTS_ERROR": {
              "offset": "0x124",
              "size": 32,
              "description": "TWI error"
            },
            "EVENTS_SUSPENDED": {
              "offset": "0x148",
              "size": 32,
              "description": "SUSPEND task has been issued, TWI traffic is now suspended."
            },
            "EVENTS_RXSTARTED": {
              "offset": "0x14C",
              "size": 32,
              "description": "Receive sequence started"
            },
            "EVENTS_TXSTARTED": {
              "offset": "0x150",
              "size": 32,
              "description": "Transmit sequence started"
            },
            "EVENTS_LASTRX": {
              "offset": "0x15C",
              "size": 32,
              "description": "Byte boundary, starting to receive the last byte"
            },
            "EVENTS_LASTTX": {
              "offset": "0x160",
              "size": 32,
              "description": "Byte boundary, starting to transmit the last byte"
            },
            "PUBLISH_STOPPED": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event STOPPED"
            },
            "PUBLISH_ERROR": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Publish configuration for event ERROR"
            },
            "PUBLISH_SUSPENDED": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Publish configuration for event SUSPENDED"
            },
            "PUBLISH_RXSTARTED": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Publish configuration for event RXSTARTED"
            },
            "PUBLISH_TXSTARTED": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Publish configuration for event TXSTARTED"
            },
            "PUBLISH_LASTRX": {
              "offset": "0x1DC",
              "size": 32,
              "description": "Publish configuration for event LASTRX"
            },
            "PUBLISH_LASTTX": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Publish configuration for event LASTTX"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ERRORSRC": {
              "offset": "0x4C4",
              "size": 32,
              "description": "Error source"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable TWIM"
            },
            "SCL": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for SCL signal"
            },
            "SDA": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for SDA signal"
            },
            "FREQUENCY": {
              "offset": "0x524",
              "size": 32,
              "description": "TWI frequency. Accuracy depends on the HFCLK source selected."
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of bytes in transmit buffer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of bytes transferred in the last transaction"
            },
            "LIST": {
              "offset": "0x0C",
              "size": 32,
              "description": "EasyDMA list type"
            },
            "ADDRESS": {
              "offset": "0x588",
              "size": 32,
              "description": "Address used in the TWI transfer"
            }
          },
          "bits": {
            "TASKS_STARTRX": {
              "TASKS_STARTRX": {
                "bit": 0,
                "description": "Start TWI receive sequence"
              }
            },
            "TASKS_STARTTX": {
              "TASKS_STARTTX": {
                "bit": 0,
                "description": "Start TWI transmit sequence"
              }
            },
            "TASKS_STOP": {
              "TASKS_STOP": {
                "bit": 0,
                "description": "Stop TWI transaction. Must be issued while the TWI master is not suspended."
              }
            },
            "TASKS_SUSPEND": {
              "TASKS_SUSPEND": {
                "bit": 0,
                "description": "Suspend TWI transaction"
              }
            },
            "TASKS_RESUME": {
              "TASKS_RESUME": {
                "bit": 0,
                "description": "Resume TWI transaction"
              }
            },
            "SUBSCRIBE_STARTRX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STARTRX will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STARTTX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STARTTX will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOP": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOP will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_SUSPEND": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task SUSPEND will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_RESUME": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task RESUME will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_STOPPED": {
              "EVENTS_STOPPED": {
                "bit": 0,
                "description": "TWI stopped"
              }
            },
            "EVENTS_ERROR": {
              "EVENTS_ERROR": {
                "bit": 0,
                "description": "TWI error"
              }
            },
            "EVENTS_SUSPENDED": {
              "EVENTS_SUSPENDED": {
                "bit": 0,
                "description": "SUSPEND task has been issued, TWI traffic is now suspended."
              }
            },
            "EVENTS_RXSTARTED": {
              "EVENTS_RXSTARTED": {
                "bit": 0,
                "description": "Receive sequence started"
              }
            },
            "EVENTS_TXSTARTED": {
              "EVENTS_TXSTARTED": {
                "bit": 0,
                "description": "Transmit sequence started"
              }
            },
            "EVENTS_LASTRX": {
              "EVENTS_LASTRX": {
                "bit": 0,
                "description": "Byte boundary, starting to receive the last byte"
              }
            },
            "EVENTS_LASTTX": {
              "EVENTS_LASTTX": {
                "bit": 0,
                "description": "Byte boundary, starting to transmit the last byte"
              }
            },
            "PUBLISH_STOPPED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event STOPPED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ERROR": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ERROR will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_SUSPENDED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event SUSPENDED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_RXSTARTED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RXSTARTED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_TXSTARTED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event TXSTARTED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_LASTRX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event LASTRX will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_LASTTX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event LASTTX will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "SHORTS": {
              "LASTTX_STARTRX": {
                "bit": 7,
                "description": "Shortcut between event LASTTX and task STARTRX"
              },
              "LASTTX_SUSPEND": {
                "bit": 8,
                "description": "Shortcut between event LASTTX and task SUSPEND"
              },
              "LASTTX_STOP": {
                "bit": 9,
                "description": "Shortcut between event LASTTX and task STOP"
              },
              "LASTRX_STARTTX": {
                "bit": 10,
                "description": "Shortcut between event LASTRX and task STARTTX"
              },
              "LASTRX_STOP": {
                "bit": 12,
                "description": "Shortcut between event LASTRX and task STOP"
              }
            },
            "INTEN": {
              "STOPPED": {
                "bit": 1,
                "description": "Enable or disable interrupt for event STOPPED"
              },
              "ERROR": {
                "bit": 9,
                "description": "Enable or disable interrupt for event ERROR"
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Enable or disable interrupt for event SUSPENDED"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Enable or disable interrupt for event RXSTARTED"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Enable or disable interrupt for event TXSTARTED"
              },
              "LASTRX": {
                "bit": 23,
                "description": "Enable or disable interrupt for event LASTRX"
              },
              "LASTTX": {
                "bit": 24,
                "description": "Enable or disable interrupt for event LASTTX"
              }
            },
            "INTENSET": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event STOPPED"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to enable interrupt for event ERROR"
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Write '1' to enable interrupt for event SUSPENDED"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event RXSTARTED"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Write '1' to enable interrupt for event TXSTARTED"
              },
              "LASTRX": {
                "bit": 23,
                "description": "Write '1' to enable interrupt for event LASTRX"
              },
              "LASTTX": {
                "bit": 24,
                "description": "Write '1' to enable interrupt for event LASTTX"
              }
            },
            "INTENCLR": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event STOPPED"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to disable interrupt for event ERROR"
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Write '1' to disable interrupt for event SUSPENDED"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event RXSTARTED"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Write '1' to disable interrupt for event TXSTARTED"
              },
              "LASTRX": {
                "bit": 23,
                "description": "Write '1' to disable interrupt for event LASTRX"
              },
              "LASTTX": {
                "bit": 24,
                "description": "Write '1' to disable interrupt for event LASTTX"
              }
            },
            "ERRORSRC": {
              "OVERRUN": {
                "bit": 0,
                "description": "Overrun error"
              },
              "ANACK": {
                "bit": 1,
                "description": "NACK received after sending the address (write '1' to clear)"
              },
              "DNACK": {
                "bit": 2,
                "description": "NACK received after sending a data byte (write '1' to clear)"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable TWIM",
                "width": 4
              }
            },
            "SCL": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "SDA": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "TWI master clock frequency",
                "width": 32
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of bytes in transmit buffer",
                "width": 16
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK'ed byte.",
                "width": 16
              }
            },
            "LIST": {
              "LIST": {
                "bit": 0,
                "description": "List type",
                "width": 3
              }
            },
            "ADDRESS": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address used in the TWI transfer",
                "width": 7
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UARTE0_NS",
              "base": "0x41013000",
              "irq": 19
            }
          ],
          "registers": {
            "TASKS_STARTRX": {
              "offset": "0x00",
              "size": 32,
              "description": "Start UART receiver"
            },
            "TASKS_STOPRX": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop UART receiver"
            },
            "TASKS_STARTTX": {
              "offset": "0x08",
              "size": 32,
              "description": "Start UART transmitter"
            },
            "TASKS_STOPTX": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop UART transmitter"
            },
            "TASKS_FLUSHRX": {
              "offset": "0x2C",
              "size": 32,
              "description": "Flush RX FIFO into RX buffer"
            },
            "SUBSCRIBE_STARTRX": {
              "offset": "0x80",
              "size": 32,
              "description": "Subscribe configuration for task STARTRX"
            },
            "SUBSCRIBE_STOPRX": {
              "offset": "0x84",
              "size": 32,
              "description": "Subscribe configuration for task STOPRX"
            },
            "SUBSCRIBE_STARTTX": {
              "offset": "0x88",
              "size": 32,
              "description": "Subscribe configuration for task STARTTX"
            },
            "SUBSCRIBE_STOPTX": {
              "offset": "0x8C",
              "size": 32,
              "description": "Subscribe configuration for task STOPTX"
            },
            "SUBSCRIBE_FLUSHRX": {
              "offset": "0xAC",
              "size": 32,
              "description": "Subscribe configuration for task FLUSHRX"
            },
            "EVENTS_CTS": {
              "offset": "0x100",
              "size": 32,
              "description": "CTS is activated (set low). Clear To Send."
            },
            "EVENTS_NCTS": {
              "offset": "0x104",
              "size": 32,
              "description": "CTS is deactivated (set high). Not Clear To Send."
            },
            "EVENTS_RXDRDY": {
              "offset": "0x108",
              "size": 32,
              "description": "Data received in RXD (but potentially not yet transferred to Data RAM)"
            },
            "EVENTS_ENDRX": {
              "offset": "0x110",
              "size": 32,
              "description": "Receive buffer is filled up"
            },
            "EVENTS_TXDRDY": {
              "offset": "0x11C",
              "size": 32,
              "description": "Data sent from TXD"
            },
            "EVENTS_ENDTX": {
              "offset": "0x120",
              "size": 32,
              "description": "Last TX byte transmitted"
            },
            "EVENTS_ERROR": {
              "offset": "0x124",
              "size": 32,
              "description": "Error detected"
            },
            "EVENTS_RXTO": {
              "offset": "0x144",
              "size": 32,
              "description": "Receiver timeout"
            },
            "EVENTS_RXSTARTED": {
              "offset": "0x14C",
              "size": 32,
              "description": "UART receiver has started"
            },
            "EVENTS_TXSTARTED": {
              "offset": "0x150",
              "size": 32,
              "description": "UART transmitter has started"
            },
            "EVENTS_TXSTOPPED": {
              "offset": "0x158",
              "size": 32,
              "description": "Transmitter stopped"
            },
            "PUBLISH_CTS": {
              "offset": "0x180",
              "size": 32,
              "description": "Publish configuration for event CTS"
            },
            "PUBLISH_NCTS": {
              "offset": "0x184",
              "size": 32,
              "description": "Publish configuration for event NCTS"
            },
            "PUBLISH_RXDRDY": {
              "offset": "0x188",
              "size": 32,
              "description": "Publish configuration for event RXDRDY"
            },
            "PUBLISH_ENDRX": {
              "offset": "0x190",
              "size": 32,
              "description": "Publish configuration for event ENDRX"
            },
            "PUBLISH_TXDRDY": {
              "offset": "0x19C",
              "size": 32,
              "description": "Publish configuration for event TXDRDY"
            },
            "PUBLISH_ENDTX": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Publish configuration for event ENDTX"
            },
            "PUBLISH_ERROR": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Publish configuration for event ERROR"
            },
            "PUBLISH_RXTO": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Publish configuration for event RXTO"
            },
            "PUBLISH_RXSTARTED": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Publish configuration for event RXSTARTED"
            },
            "PUBLISH_TXSTARTED": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Publish configuration for event TXSTARTED"
            },
            "PUBLISH_TXSTOPPED": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Publish configuration for event TXSTOPPED"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts between local events and tasks"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ERRORSRC": {
              "offset": "0x480",
              "size": 32,
              "description": "Error source"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable UART"
            },
            "RTS": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for RTS signal"
            },
            "TXD": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for TXD signal"
            },
            "CTS": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for CTS signal"
            },
            "RXD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin select for RXD signal"
            },
            "BAUDRATE": {
              "offset": "0x524",
              "size": 32,
              "description": "Baud rate. Accuracy depends on the HFCLK source selected."
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of bytes in transmit buffer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of bytes transferred in the last transaction"
            },
            "CONFIG": {
              "offset": "0x56C",
              "size": 32,
              "description": "Configuration of parity and hardware flow control"
            }
          },
          "bits": {
            "TASKS_STARTRX": {
              "TASKS_STARTRX": {
                "bit": 0,
                "description": "Start UART receiver"
              }
            },
            "TASKS_STOPRX": {
              "TASKS_STOPRX": {
                "bit": 0,
                "description": "Stop UART receiver"
              }
            },
            "TASKS_STARTTX": {
              "TASKS_STARTTX": {
                "bit": 0,
                "description": "Start UART transmitter"
              }
            },
            "TASKS_STOPTX": {
              "TASKS_STOPTX": {
                "bit": 0,
                "description": "Stop UART transmitter"
              }
            },
            "TASKS_FLUSHRX": {
              "TASKS_FLUSHRX": {
                "bit": 0,
                "description": "Flush RX FIFO into RX buffer"
              }
            },
            "SUBSCRIBE_STARTRX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STARTRX will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOPRX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOPRX will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STARTTX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STARTTX will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_STOPTX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task STOPTX will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "SUBSCRIBE_FLUSHRX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task FLUSHRX will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_CTS": {
              "EVENTS_CTS": {
                "bit": 0,
                "description": "CTS is activated (set low). Clear To Send."
              }
            },
            "EVENTS_NCTS": {
              "EVENTS_NCTS": {
                "bit": 0,
                "description": "CTS is deactivated (set high). Not Clear To Send."
              }
            },
            "EVENTS_RXDRDY": {
              "EVENTS_RXDRDY": {
                "bit": 0,
                "description": "Data received in RXD (but potentially not yet transferred to Data RAM)"
              }
            },
            "EVENTS_ENDRX": {
              "EVENTS_ENDRX": {
                "bit": 0,
                "description": "Receive buffer is filled up"
              }
            },
            "EVENTS_TXDRDY": {
              "EVENTS_TXDRDY": {
                "bit": 0,
                "description": "Data sent from TXD"
              }
            },
            "EVENTS_ENDTX": {
              "EVENTS_ENDTX": {
                "bit": 0,
                "description": "Last TX byte transmitted"
              }
            },
            "EVENTS_ERROR": {
              "EVENTS_ERROR": {
                "bit": 0,
                "description": "Error detected"
              }
            },
            "EVENTS_RXTO": {
              "EVENTS_RXTO": {
                "bit": 0,
                "description": "Receiver timeout"
              }
            },
            "EVENTS_RXSTARTED": {
              "EVENTS_RXSTARTED": {
                "bit": 0,
                "description": "UART receiver has started"
              }
            },
            "EVENTS_TXSTARTED": {
              "EVENTS_TXSTARTED": {
                "bit": 0,
                "description": "UART transmitter has started"
              }
            },
            "EVENTS_TXSTOPPED": {
              "EVENTS_TXSTOPPED": {
                "bit": 0,
                "description": "Transmitter stopped"
              }
            },
            "PUBLISH_CTS": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event CTS will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_NCTS": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event NCTS will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_RXDRDY": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RXDRDY will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ENDRX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ENDRX will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_TXDRDY": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event TXDRDY will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ENDTX": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ENDTX will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_ERROR": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event ERROR will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_RXTO": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RXTO will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_RXSTARTED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event RXSTARTED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_TXSTARTED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event TXSTARTED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "PUBLISH_TXSTOPPED": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event TXSTOPPED will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "SHORTS": {
              "ENDRX_STARTRX": {
                "bit": 5,
                "description": "Shortcut between event ENDRX and task STARTRX"
              },
              "ENDRX_STOPRX": {
                "bit": 6,
                "description": "Shortcut between event ENDRX and task STOPRX"
              }
            },
            "INTEN": {
              "CTS": {
                "bit": 0,
                "description": "Enable or disable interrupt for event CTS"
              },
              "NCTS": {
                "bit": 1,
                "description": "Enable or disable interrupt for event NCTS"
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Enable or disable interrupt for event RXDRDY"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Enable or disable interrupt for event ENDRX"
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Enable or disable interrupt for event TXDRDY"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Enable or disable interrupt for event ENDTX"
              },
              "ERROR": {
                "bit": 9,
                "description": "Enable or disable interrupt for event ERROR"
              },
              "RXTO": {
                "bit": 17,
                "description": "Enable or disable interrupt for event RXTO"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Enable or disable interrupt for event RXSTARTED"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Enable or disable interrupt for event TXSTARTED"
              },
              "TXSTOPPED": {
                "bit": 22,
                "description": "Enable or disable interrupt for event TXSTOPPED"
              }
            },
            "INTENSET": {
              "CTS": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event CTS"
              },
              "NCTS": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event NCTS"
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event RXDRDY"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event ENDRX"
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event TXDRDY"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Write '1' to enable interrupt for event ENDTX"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to enable interrupt for event ERROR"
              },
              "RXTO": {
                "bit": 17,
                "description": "Write '1' to enable interrupt for event RXTO"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Write '1' to enable interrupt for event RXSTARTED"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Write '1' to enable interrupt for event TXSTARTED"
              },
              "TXSTOPPED": {
                "bit": 22,
                "description": "Write '1' to enable interrupt for event TXSTOPPED"
              }
            },
            "INTENCLR": {
              "CTS": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event CTS"
              },
              "NCTS": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event NCTS"
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event RXDRDY"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event ENDRX"
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event TXDRDY"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Write '1' to disable interrupt for event ENDTX"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to disable interrupt for event ERROR"
              },
              "RXTO": {
                "bit": 17,
                "description": "Write '1' to disable interrupt for event RXTO"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Write '1' to disable interrupt for event RXSTARTED"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Write '1' to disable interrupt for event TXSTARTED"
              },
              "TXSTOPPED": {
                "bit": 22,
                "description": "Write '1' to disable interrupt for event TXSTOPPED"
              }
            },
            "ERRORSRC": {
              "OVERRUN": {
                "bit": 0,
                "description": "Overrun error"
              },
              "PARITY": {
                "bit": 1,
                "description": "Parity error"
              },
              "FRAMING": {
                "bit": 2,
                "description": "Framing error occurred"
              },
              "BREAK": {
                "bit": 3,
                "description": "Break condition"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable UARTE",
                "width": 4
              }
            },
            "RTS": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "TXD": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "CTS": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "RXD": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "PORT": {
                "bit": 5,
                "description": "Port number"
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "BAUDRATE": {
              "BAUDRATE": {
                "bit": 0,
                "description": "Baud rate",
                "width": 32
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of bytes in transmit buffer",
                "width": 16
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of bytes transferred in the last transaction",
                "width": 16
              }
            },
            "CONFIG": {
              "HWFC": {
                "bit": 0,
                "description": "Hardware flow control"
              },
              "PARITY": {
                "bit": 1,
                "description": "Parity",
                "width": 3
              },
              "STOP": {
                "bit": 4,
                "description": "Stop bits"
              },
              "PARITYTYPE": {
                "bit": 8,
                "description": "Even or odd parity type"
              }
            }
          }
        },
        "EGU0": {
          "instances": [
            {
              "name": "EGU0_NS",
              "base": "0x41014000",
              "irq": 20
            }
          ],
          "registers": {
            "TASKS_TRIGGER[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event"
            },
            "SUBSCRIBE_TRIGGER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Description collection: Subscribe configuration for task TRIGGER[n]"
            },
            "EVENTS_TRIGGERED[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task"
            },
            "PUBLISH_TRIGGERED[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Description collection: Publish configuration for event TRIGGERED[n]"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            }
          },
          "bits": {
            "TASKS_TRIGGER[%s]": {
              "TASKS_TRIGGER": {
                "bit": 0,
                "description": "Trigger n for triggering the corresponding TRIGGERED[n] event"
              }
            },
            "SUBSCRIBE_TRIGGER[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that task TRIGGER[n] will subscribe to",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable subscription"
              }
            },
            "EVENTS_TRIGGERED[%s]": {
              "EVENTS_TRIGGERED": {
                "bit": 0,
                "description": "Event number n generated by triggering the corresponding TRIGGER[n] task"
              }
            },
            "PUBLISH_TRIGGERED[%s]": {
              "CHIDX": {
                "bit": 0,
                "description": "DPPI channel that event TRIGGERED[n] will publish to.",
                "width": 8
              },
              "EN": {
                "bit": 31,
                "description": "Disable publishing"
              }
            },
            "INTEN": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Enable or disable interrupt for event TRIGGERED[0]"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Enable or disable interrupt for event TRIGGERED[1]"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Enable or disable interrupt for event TRIGGERED[2]"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Enable or disable interrupt for event TRIGGERED[3]"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Enable or disable interrupt for event TRIGGERED[4]"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Enable or disable interrupt for event TRIGGERED[5]"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Enable or disable interrupt for event TRIGGERED[6]"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Enable or disable interrupt for event TRIGGERED[7]"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Enable or disable interrupt for event TRIGGERED[8]"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Enable or disable interrupt for event TRIGGERED[9]"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Enable or disable interrupt for event TRIGGERED[10]"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Enable or disable interrupt for event TRIGGERED[11]"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Enable or disable interrupt for event TRIGGERED[12]"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Enable or disable interrupt for event TRIGGERED[13]"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Enable or disable interrupt for event TRIGGERED[14]"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Enable or disable interrupt for event TRIGGERED[15]"
              }
            },
            "INTENSET": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Write '1' to enable interrupt for event TRIGGERED[0]"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Write '1' to enable interrupt for event TRIGGERED[1]"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Write '1' to enable interrupt for event TRIGGERED[2]"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Write '1' to enable interrupt for event TRIGGERED[3]"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Write '1' to enable interrupt for event TRIGGERED[4]"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Write '1' to enable interrupt for event TRIGGERED[5]"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Write '1' to enable interrupt for event TRIGGERED[6]"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Write '1' to enable interrupt for event TRIGGERED[7]"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Write '1' to enable interrupt for event TRIGGERED[8]"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Write '1' to enable interrupt for event TRIGGERED[9]"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Write '1' to enable interrupt for event TRIGGERED[10]"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Write '1' to enable interrupt for event TRIGGERED[11]"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Write '1' to enable interrupt for event TRIGGERED[12]"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Write '1' to enable interrupt for event TRIGGERED[13]"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Write '1' to enable interrupt for event TRIGGERED[14]"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Write '1' to enable interrupt for event TRIGGERED[15]"
              }
            },
            "INTENCLR": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Write '1' to disable interrupt for event TRIGGERED[0]"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Write '1' to disable interrupt for event TRIGGERED[1]"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Write '1' to disable interrupt for event TRIGGERED[2]"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Write '1' to disable interrupt for event TRIGGERED[3]"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Write '1' to disable interrupt for event TRIGGERED[4]"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Write '1' to disable interrupt for event TRIGGERED[5]"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Write '1' to disable interrupt for event TRIGGERED[6]"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Write '1' to disable interrupt for event TRIGGERED[7]"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Write '1' to disable interrupt for event TRIGGERED[8]"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Write '1' to disable interrupt for event TRIGGERED[9]"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Write '1' to disable interrupt for event TRIGGERED[10]"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Write '1' to disable interrupt for event TRIGGERED[11]"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Write '1' to disable interrupt for event TRIGGERED[12]"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Write '1' to disable interrupt for event TRIGGERED[13]"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Write '1' to disable interrupt for event TRIGGERED[14]"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Write '1' to disable interrupt for event TRIGGERED[15]"
              }
            }
          }
        },
        "SWI0": {
          "instances": [
            {
              "name": "SWI0_NS",
              "base": "0x4101A000",
              "irq": 26
            }
          ],
          "registers": {
            "UNUSED": {
              "offset": "0x00",
              "size": 32,
              "description": "Unused."
            }
          }
        },
        "SWI1": {
          "instances": [
            {
              "name": "SWI1_NS",
              "base": "0x4101B000",
              "irq": 27
            }
          ],
          "registers": {}
        },
        "SWI2": {
          "instances": [
            {
              "name": "SWI2_NS",
              "base": "0x4101C000",
              "irq": 28
            }
          ],
          "registers": {}
        },
        "SWI3": {
          "instances": [
            {
              "name": "SWI3_NS",
              "base": "0x4101D000",
              "irq": 29
            }
          ],
          "registers": {}
        },
        "APPMUTEX": {
          "instances": [
            {
              "name": "APPMUTEX_NS",
              "base": "0x40030000"
            },
            {
              "name": "APPMUTEX_S",
              "base": "0x50030000"
            }
          ],
          "registers": {
            "MUTEX[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "Description collection: Mutex register"
            }
          },
          "bits": {
            "MUTEX[%s]": {
              "MUTEX": {
                "bit": 0,
                "description": "Mutex register n"
              }
            }
          }
        },
        "ACL": {
          "instances": [
            {
              "name": "ACL_NS",
              "base": "0x41080000"
            }
          ],
          "registers": {
            "ADDR": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: Start address of region to protect. The start address must be word-aligned."
            },
            "SIZE": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: Size of region to protect counting from address ACL[n].ADDR. Writing a '0' has no effect."
            },
            "PERM": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster: Access permissions for region n as defined by start address ACL[n].ADDR and size ACL[n].SIZE"
            }
          },
          "bits": {
            "ADDR": {
              "ADDR": {
                "bit": 0,
                "description": "Start address of flash region n. The start address must point to a flash page boundary.",
                "width": 32
              }
            },
            "SIZE": {
              "SIZE": {
                "bit": 0,
                "description": "Size of flash region n in bytes. Must be a multiple of the flash page size.",
                "width": 32
              }
            },
            "PERM": {
              "WRITE": {
                "bit": 1,
                "description": "Configure write and erase permissions for region n. Writing a '0' has no effect."
              },
              "READ": {
                "bit": 2,
                "description": "Configure read permissions for region n. Writing a '0' has no effect."
              }
            }
          }
        },
        "NVMC": {
          "instances": [
            {
              "name": "NVMC_NS",
              "base": "0x41080000"
            }
          ],
          "registers": {
            "READY": {
              "offset": "0x400",
              "size": 32,
              "description": "Ready flag"
            },
            "READYNEXT": {
              "offset": "0x408",
              "size": 32,
              "description": "Ready flag"
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "Configuration register"
            },
            "ERASEALL": {
              "offset": "0x50C",
              "size": 32,
              "description": "Register for erasing all non-volatile user memory"
            },
            "ERASEPAGEPARTIALCFG": {
              "offset": "0x51C",
              "size": 32,
              "description": "Register for partial erase configuration"
            },
            "ICACHECNF": {
              "offset": "0x540",
              "size": 32,
              "description": "I-code cache configuration register"
            },
            "IHIT": {
              "offset": "0x548",
              "size": 32,
              "description": "I-code cache hit counter"
            },
            "IMISS": {
              "offset": "0x54C",
              "size": 32,
              "description": "I-code cache miss counter"
            }
          },
          "bits": {
            "READY": {
              "READY": {
                "bit": 0,
                "description": "NVMC is ready or busy"
              }
            },
            "READYNEXT": {
              "READYNEXT": {
                "bit": 0,
                "description": "NVMC can accept a new write operation"
              }
            },
            "CONFIG": {
              "WEN": {
                "bit": 0,
                "description": "Program memory access mode. It is strongly recommended to only activate erase and write modes when they are actively used. Enabling write or erase will invalidate the cache and keep it invalidated.",
                "width": 3
              }
            },
            "ERASEALL": {
              "ERASEALL": {
                "bit": 0,
                "description": "Erase all non-volatile memory including UICR registers. Before the non-volatile memory can be erased, erasing must be enabled by setting CONFIG.WEN=Een."
              }
            },
            "ERASEPAGEPARTIALCFG": {
              "DURATION": {
                "bit": 0,
                "description": "Duration of the partial erase in milliseconds",
                "width": 7
              }
            },
            "ICACHECNF": {
              "CACHEEN": {
                "bit": 0,
                "description": "Cache enable"
              },
              "CACHEPROFEN": {
                "bit": 8,
                "description": "Cache profiling enable"
              }
            },
            "IHIT": {
              "HITS": {
                "bit": 0,
                "description": "Number of cache hits Write zero to clear",
                "width": 32
              }
            },
            "IMISS": {
              "MISSES": {
                "bit": 0,
                "description": "Number of cache misses Write zero to clear",
                "width": 32
              }
            }
          }
        },
        "VMC": {
          "instances": [
            {
              "name": "VMC_NS",
              "base": "0x41081000"
            }
          ],
          "registers": {
            "POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster: RAM[n] power control register"
            },
            "POWERSET": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster: RAM[n] power control set register"
            },
            "POWERCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster: RAM[n] power control clear register"
            }
          },
          "bits": {
            "POWER": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 of RAM[n] on or off in System ON mode"
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 of RAM[n] on or off in System ON mode"
              },
              "S2POWER": {
                "bit": 2,
                "description": "Keep RAM section S2 of RAM[n] on or off in System ON mode"
              },
              "S3POWER": {
                "bit": 3,
                "description": "Keep RAM section S3 of RAM[n] on or off in System ON mode"
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 of RAM[n] when RAM section is switched off"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 of RAM[n] when RAM section is switched off"
              },
              "S2RETENTION": {
                "bit": 18,
                "description": "Keep retention on RAM section S2 of RAM[n] when RAM section is switched off"
              },
              "S3RETENTION": {
                "bit": 19,
                "description": "Keep retention on RAM section S3 of RAM[n] when RAM section is switched off"
              }
            },
            "POWERSET": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 of RAM[n] on or off in System ON mode"
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 of RAM[n] on or off in System ON mode"
              },
              "S2POWER": {
                "bit": 2,
                "description": "Keep RAM section S2 of RAM[n] on or off in System ON mode"
              },
              "S3POWER": {
                "bit": 3,
                "description": "Keep RAM section S3 of RAM[n] on or off in System ON mode"
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 of RAM[n] when RAM section is switched off"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 of RAM[n] when RAM section is switched off"
              },
              "S2RETENTION": {
                "bit": 18,
                "description": "Keep retention on RAM section S2 of RAM[n] when RAM section is switched off"
              },
              "S3RETENTION": {
                "bit": 19,
                "description": "Keep retention on RAM section S3 of RAM[n] when RAM section is switched off"
              }
            },
            "POWERCLR": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 of RAM[n] on or off in System ON mode"
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 of RAM[n] on or off in System ON mode"
              },
              "S2POWER": {
                "bit": 2,
                "description": "Keep RAM section S2 of RAM[n] on or off in System ON mode"
              },
              "S3POWER": {
                "bit": 3,
                "description": "Keep RAM section S3 of RAM[n] on or off in System ON mode"
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 of RAM[n] when RAM section is switched off"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 of RAM[n] when RAM section is switched off"
              },
              "S2RETENTION": {
                "bit": 18,
                "description": "Keep retention on RAM section S2 of RAM[n] when RAM section is switched off"
              },
              "S3RETENTION": {
                "bit": 19,
                "description": "Keep retention on RAM section S3 of RAM[n] when RAM section is switched off"
              }
            }
          }
        },
        "P0": {
          "instances": [
            {
              "name": "P0_NS",
              "base": "0x418C0500"
            }
          ],
          "registers": {
            "OUT": {
              "offset": "0x04",
              "size": 32,
              "description": "Write GPIO port"
            },
            "OUTSET": {
              "offset": "0x08",
              "size": 32,
              "description": "Set individual bits in GPIO port"
            },
            "OUTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clear individual bits in GPIO port"
            },
            "IN": {
              "offset": "0x10",
              "size": 32,
              "description": "Read GPIO port"
            },
            "DIR": {
              "offset": "0x14",
              "size": 32,
              "description": "Direction of GPIO pins"
            },
            "DIRSET": {
              "offset": "0x18",
              "size": 32,
              "description": "DIR set register"
            },
            "DIRCLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "DIR clear register"
            },
            "LATCH": {
              "offset": "0x20",
              "size": 32,
              "description": "Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers"
            },
            "DETECTMODE": {
              "offset": "0x24",
              "size": 32,
              "description": "Select between default DETECT signal behavior and LDETECT mode (For non-secure pin only)"
            },
            "DETECTMODE_SEC": {
              "offset": "0x28",
              "size": 32,
              "description": "Select between default DETECT signal behavior and LDETECT mode (For secure pin only)"
            },
            "PIN_CNF[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "Description collection: Configuration of GPIO pins"
            }
          },
          "bits": {
            "OUT": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "OUTSET": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "OUTCLR": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "IN": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "DIR": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "DIRSET": {
              "PIN0": {
                "bit": 0,
                "description": "Set as output pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Set as output pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Set as output pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Set as output pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Set as output pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Set as output pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Set as output pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Set as output pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Set as output pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Set as output pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Set as output pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Set as output pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Set as output pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Set as output pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Set as output pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Set as output pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Set as output pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Set as output pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Set as output pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Set as output pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Set as output pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Set as output pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Set as output pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Set as output pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Set as output pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Set as output pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Set as output pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Set as output pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Set as output pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Set as output pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Set as output pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Set as output pin 31"
              }
            },
            "DIRCLR": {
              "PIN0": {
                "bit": 0,
                "description": "Set as input pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Set as input pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Set as input pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Set as input pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Set as input pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Set as input pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Set as input pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Set as input pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Set as input pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Set as input pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Set as input pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Set as input pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Set as input pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Set as input pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Set as input pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Set as input pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Set as input pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Set as input pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Set as input pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Set as input pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Set as input pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Set as input pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Set as input pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Set as input pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Set as input pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Set as input pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Set as input pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Set as input pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Set as input pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Set as input pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Set as input pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Set as input pin 31"
              }
            },
            "LATCH": {
              "PIN0": {
                "bit": 0,
                "description": "Status on whether PIN[0] has met criteria set in PIN_CNF[0].SENSE register. Write '1' to clear."
              },
              "PIN1": {
                "bit": 1,
                "description": "Status on whether PIN[1] has met criteria set in PIN_CNF[1].SENSE register. Write '1' to clear."
              },
              "PIN2": {
                "bit": 2,
                "description": "Status on whether PIN[2] has met criteria set in PIN_CNF[2].SENSE register. Write '1' to clear."
              },
              "PIN3": {
                "bit": 3,
                "description": "Status on whether PIN[3] has met criteria set in PIN_CNF[3].SENSE register. Write '1' to clear."
              },
              "PIN4": {
                "bit": 4,
                "description": "Status on whether PIN[4] has met criteria set in PIN_CNF[4].SENSE register. Write '1' to clear."
              },
              "PIN5": {
                "bit": 5,
                "description": "Status on whether PIN[5] has met criteria set in PIN_CNF[5].SENSE register. Write '1' to clear."
              },
              "PIN6": {
                "bit": 6,
                "description": "Status on whether PIN[6] has met criteria set in PIN_CNF[6].SENSE register. Write '1' to clear."
              },
              "PIN7": {
                "bit": 7,
                "description": "Status on whether PIN[7] has met criteria set in PIN_CNF[7].SENSE register. Write '1' to clear."
              },
              "PIN8": {
                "bit": 8,
                "description": "Status on whether PIN[8] has met criteria set in PIN_CNF[8].SENSE register. Write '1' to clear."
              },
              "PIN9": {
                "bit": 9,
                "description": "Status on whether PIN[9] has met criteria set in PIN_CNF[9].SENSE register. Write '1' to clear."
              },
              "PIN10": {
                "bit": 10,
                "description": "Status on whether PIN[10] has met criteria set in PIN_CNF[10].SENSE register. Write '1' to clear."
              },
              "PIN11": {
                "bit": 11,
                "description": "Status on whether PIN[11] has met criteria set in PIN_CNF[11].SENSE register. Write '1' to clear."
              },
              "PIN12": {
                "bit": 12,
                "description": "Status on whether PIN[12] has met criteria set in PIN_CNF[12].SENSE register. Write '1' to clear."
              },
              "PIN13": {
                "bit": 13,
                "description": "Status on whether PIN[13] has met criteria set in PIN_CNF[13].SENSE register. Write '1' to clear."
              },
              "PIN14": {
                "bit": 14,
                "description": "Status on whether PIN[14] has met criteria set in PIN_CNF[14].SENSE register. Write '1' to clear."
              },
              "PIN15": {
                "bit": 15,
                "description": "Status on whether PIN[15] has met criteria set in PIN_CNF[15].SENSE register. Write '1' to clear."
              },
              "PIN16": {
                "bit": 16,
                "description": "Status on whether PIN[16] has met criteria set in PIN_CNF[16].SENSE register. Write '1' to clear."
              },
              "PIN17": {
                "bit": 17,
                "description": "Status on whether PIN[17] has met criteria set in PIN_CNF[17].SENSE register. Write '1' to clear."
              },
              "PIN18": {
                "bit": 18,
                "description": "Status on whether PIN[18] has met criteria set in PIN_CNF[18].SENSE register. Write '1' to clear."
              },
              "PIN19": {
                "bit": 19,
                "description": "Status on whether PIN[19] has met criteria set in PIN_CNF[19].SENSE register. Write '1' to clear."
              },
              "PIN20": {
                "bit": 20,
                "description": "Status on whether PIN[20] has met criteria set in PIN_CNF[20].SENSE register. Write '1' to clear."
              },
              "PIN21": {
                "bit": 21,
                "description": "Status on whether PIN[21] has met criteria set in PIN_CNF[21].SENSE register. Write '1' to clear."
              },
              "PIN22": {
                "bit": 22,
                "description": "Status on whether PIN[22] has met criteria set in PIN_CNF[22].SENSE register. Write '1' to clear."
              },
              "PIN23": {
                "bit": 23,
                "description": "Status on whether PIN[23] has met criteria set in PIN_CNF[23].SENSE register. Write '1' to clear."
              },
              "PIN24": {
                "bit": 24,
                "description": "Status on whether PIN[24] has met criteria set in PIN_CNF[24].SENSE register. Write '1' to clear."
              },
              "PIN25": {
                "bit": 25,
                "description": "Status on whether PIN[25] has met criteria set in PIN_CNF[25].SENSE register. Write '1' to clear."
              },
              "PIN26": {
                "bit": 26,
                "description": "Status on whether PIN[26] has met criteria set in PIN_CNF[26].SENSE register. Write '1' to clear."
              },
              "PIN27": {
                "bit": 27,
                "description": "Status on whether PIN[27] has met criteria set in PIN_CNF[27].SENSE register. Write '1' to clear."
              },
              "PIN28": {
                "bit": 28,
                "description": "Status on whether PIN[28] has met criteria set in PIN_CNF[28].SENSE register. Write '1' to clear."
              },
              "PIN29": {
                "bit": 29,
                "description": "Status on whether PIN[29] has met criteria set in PIN_CNF[29].SENSE register. Write '1' to clear."
              },
              "PIN30": {
                "bit": 30,
                "description": "Status on whether PIN[30] has met criteria set in PIN_CNF[30].SENSE register. Write '1' to clear."
              },
              "PIN31": {
                "bit": 31,
                "description": "Status on whether PIN[31] has met criteria set in PIN_CNF[31].SENSE register. Write '1' to clear."
              }
            },
            "DETECTMODE": {
              "DETECTMODE": {
                "bit": 0,
                "description": "Select between default DETECT signal behavior and LDETECT mode"
              }
            },
            "DETECTMODE_SEC": {
              "DETECTMODE": {
                "bit": 0,
                "description": "Select between default DETECT signal behavior and LDETECT mode"
              }
            },
            "PIN_CNF[%s]": {
              "DIR": {
                "bit": 0,
                "description": "Pin direction. Same physical register as DIR register"
              },
              "INPUT": {
                "bit": 1,
                "description": "Connect or disconnect input buffer"
              },
              "PULL": {
                "bit": 2,
                "description": "Pull configuration",
                "width": 2
              },
              "DRIVE": {
                "bit": 8,
                "description": "Drive configuration",
                "width": 4
              },
              "SENSE": {
                "bit": 16,
                "description": "Pin sensing mechanism",
                "width": 2
              },
              "MCUSEL": {
                "bit": 28,
                "description": "Select which MCU/Subsystem controls this pin Note: this field is only accessible from secure code.",
                "width": 3
              }
            }
          }
        },
        "P1": {
          "instances": [
            {
              "name": "P1_NS",
              "base": "0x418C0800"
            }
          ],
          "registers": {}
        }
      },
      "interrupts": {
        "count": 46,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 21,
            "name": "CLOCK_POWER_IRQHandler"
          },
          {
            "number": 24,
            "name": "RADIO_IRQHandler"
          },
          {
            "number": 25,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 26,
            "name": "GPIOTE_IRQHandler"
          },
          {
            "number": 27,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 28,
            "name": "TIMER0_IRQHandler"
          },
          {
            "number": 29,
            "name": "ECB_IRQHandler"
          },
          {
            "number": 30,
            "name": "AAR_CCM_IRQHandler"
          },
          {
            "number": 32,
            "name": "TEMP_IRQHandler"
          },
          {
            "number": 33,
            "name": "RTC0_IRQHandler"
          },
          {
            "number": 34,
            "name": "IPC_IRQHandler"
          },
          {
            "number": 35,
            "name": "SERIAL0_IRQHandler"
          },
          {
            "number": 36,
            "name": "EGU0_IRQHandler"
          },
          {
            "number": 38,
            "name": "RTC1_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIMER1_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIMER2_IRQHandler"
          },
          {
            "number": 42,
            "name": "SWI0_IRQHandler"
          },
          {
            "number": 43,
            "name": "SWI1_IRQHandler"
          },
          {
            "number": 44,
            "name": "SWI2_IRQHandler"
          },
          {
            "number": 45,
            "name": "SWI3_IRQHandler"
          }
        ]
      }
    }
  }
}