// Seed: 316224436
module module_0;
  id_1(
      id_2.id_3
  );
  assign module_2.id_8 = 0;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
  wire id_2, id_3, id_4;
  wire id_5;
  wire id_6 = id_4.id_1, id_7;
  wire id_8, id_9 = id_2, id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_5 = -1;
  bit  id_6;
  always id_3 = -1 ? -1 : -1;
  initial id_2[1'b0] <= id_6;
  assign id_2 = id_4;
  tri0 id_7, id_8 = -1'd0 & 1 == id_1, id_9;
  module_0 modCall_1 ();
  logic [7:0][-1] id_10;
  assign id_2 = id_4;
endmodule
