{"vcs1":{"timestamp_begin":1770244174.676890671, "rt":0.56, "ut":0.26, "st":0.20}}
{"vcselab":{"timestamp_begin":1770244175.419456398, "rt":0.56, "ut":0.41, "st":0.10}}
{"link":{"timestamp_begin":1770244176.117417971, "rt":0.77, "ut":0.36, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770244174.063154687}
{"VCS_COMP_START_TIME": 1770244174.063154687}
{"VCS_COMP_END_TIME": 1770244177.058075056}
{"VCS_USER_OPTIONS": "-sverilog lab1.sv"}
{"vcs1": {"peak_mem": 1543273}}
{"stitch_vcselab": {"peak_mem": 1543319}}
