# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench/processorCoreInstructionTestbench.mdo}
# Loading project processorCoreInstructionTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:33 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source" -work work C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v 
# -- Compiling module registerSequencer
# 
# Top level modules:
# 	registerSequencer
# End time: 18:52:33 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:33 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" -work work C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v 
# -- Compiling module opxMultiplexer
# 
# Top level modules:
# 	opxMultiplexer
# End time: 18:52:33 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:33 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v 
# -- Compiling module generalGroupDecoder
# 
# Top level modules:
# 	generalGroupDecoder
# End time: 18:52:34 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:34 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v 
# -- Compiling module jumpGroupDecoder
# 
# Top level modules:
# 	jumpGroupDecoder
# End time: 18:52:34 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:34 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v 
# -- Compiling module loadStoreGroupDecoder
# 
# Top level modules:
# 	loadStoreGroupDecoder
# End time: 18:52:34 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:34 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v 
# -- Compiling module aluGroupDecoder
# 
# Top level modules:
# 	aluGroupDecoder
# End time: 18:52:34 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:34 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v 
# -- Compiling module interruptStateMachine
# 
# Top level modules:
# 	interruptStateMachine
# End time: 18:52:35 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:35 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:52:35 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:35 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v 
# -- Compiling module busSequencer
# 
# Top level modules:
# 	busSequencer
# End time: 18:52:35 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:35 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busController.v 
# -- Compiling module busController
# 
# Top level modules:
# 	busController
# End time: 18:52:35 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:36 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 18:52:36 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:36 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 18:52:36 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:36 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v 
# -- Compiling module ccRegisters
# 
# Top level modules:
# 	ccRegisters
# End time: 18:52:37 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:37 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v 
# -- Compiling module aluBMux
# 
# Top level modules:
# 	aluBMux
# End time: 18:52:37 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:37 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v 
# -- Compiling module aluAMux
# 
# Top level modules:
# 	aluAMux
# End time: 18:52:37 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:37 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:52:37 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:37 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v 
# -- Compiling module fullALU
# 
# Top level modules:
# 	fullALU
# End time: 18:52:38 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:38 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source" -work work C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v 
# -- Compiling module instructionLatch
# 
# Top level modules:
# 	instructionLatch
# End time: 18:52:38 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:38 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 18:52:39 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:39 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v 
# -- Compiling module debugSequencer
# 
# Top level modules:
# 	debugSequencer
# End time: 18:52:39 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:39 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v 
# -- Compiling module debugDecoder
# 
# Top level modules:
# 	debugDecoder
# End time: 18:52:40 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:40 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 18:52:40 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:40 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:52:41 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:41 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v 
# -- Compiling module synchronizedCounter
# 
# Top level modules:
# 	synchronizedCounter
# End time: 18:52:41 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:41 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v 
# -- Compiling module requestGenerator
# 
# Top level modules:
# 	requestGenerator
# End time: 18:52:41 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:41 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v 
# -- Compiling module oneOfEightDecoder
# 
# Top level modules:
# 	oneOfEightDecoder
# End time: 18:52:42 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:42 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v 
# -- Compiling module debugPort
# 
# Top level modules:
# 	debugPort
# End time: 18:52:42 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:42 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 18:52:43 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:43 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v 
# -- Compiling module upCounter
# 
# Top level modules:
# 	upCounter
# End time: 18:52:43 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:43 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v 
# -- Compiling module transparentLatch
# 
# Top level modules:
# 	transparentLatch
# End time: 18:52:44 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:44 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 18:52:44 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:44 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 18:52:45 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:45 on Dec 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 18:52:45 on Dec 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:52:45 on Dec 17,2023
# vlog -reportprogress 300 -sv -mfcu "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv 
# -- Compiling module processorCoreInstructionTests
# 
# Top level modules:
# 	processorCoreInstructionTests
# End time: 18:52:46 on Dec 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l processorCoreInstructionTests 
# Start time: 18:52:46 on Dec 17,2023
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.processorCoreInstructionTests
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# .main_pane.wave.interior.cs.body.pw.wf
#    0 LDI    [T=   355000] R00, faaf
#    0 DECODE  [T=   455000]
#    0 EXECUTE [T=   555000]
#    0 COMMIT  [T=   655000]
#    1 FETCH   [T=   755000] {0004} :: {c3af} MOVAS 0xaf
#    1 DECODE  [T=   855000]
#    1 EXECUTE [T=   955000]
run 100us
#    1 COMMIT  [T=  1055000]
#    2 FETCH   [T=  1155000] {0006} :: {5080} ST RA,R0
#    2 DECODE  [T=  1255000]
#    2 EXECUTE  [T=  1355000]
#    2 COMMIT  [T=  1455000]
#    3 FETCH   [T=  1555000] {0008} :: {c2fa} MOVAI 0xfa
#    3 DECODE  [T=  1655000]
#    3 EXECUTE [T=  1755000]
#    3 COMMIT  [T=  1855000]
#    4 FETCH   [T=  1955000] {000a} :: {5080} ST RA,R0
#    4 DECODE  [T=  2055000]
#    4 EXECUTE  [T=  2155000]
#    4 COMMIT  [T=  2255000]
#    5 FETCH   [T=  2355000] {000c} :: {c111} MOV R1,0x1
#    5 DECODE  [T=  2455000]
#    5 EXECUTE [T=  2555000]
#    5 COMMIT  [T=  2655000]
#    6 FETCH   [T=  2755000] {000e} :: {c123} MOV R2,0x3
#    6 DECODE  [T=  2855000]
#    6 EXECUTE [T=  2955000]
#    6 COMMIT  [T=  3055000]
#    7 FETCH   [T=  3155000] {0010} :: {c135} MOV R3,0x5
#    7 DECODE  [T=  3255000]
#    7 EXECUTE [T=  3355000]
#    7 COMMIT  [T=  3455000]
#    8 FETCH   [T=  3555000] {0012} :: {c147} MOV R4,0x7
#    8 DECODE  [T=  3655000]
#    8 EXECUTE [T=  3755000]
#    8 COMMIT  [T=  3855000]
#    9 FETCH   [T=  3955000] {0014} :: {5010} ST R1,R0
#    9 DECODE  [T=  4055000]
#    9 EXECUTE  [T=  4155000]
#    9 COMMIT  [T=  4255000]
#   10 FETCH   [T=  4355000] {0016} :: {5020} ST R2,R0
#   10 DECODE  [T=  4455000]
#   10 EXECUTE  [T=  4555000]
#   10 COMMIT  [T=  4655000]
#   11 FETCH   [T=  4755000] {0018} :: {5030} ST R3,R0
#   11 DECODE  [T=  4855000]
#   11 EXECUTE  [T=  4955000]
#   11 COMMIT  [T=  5055000]
#   12 FETCH   [T=  5155000] {001a} :: {5040} ST R4,R0
#   12 DECODE  [T=  5255000]
#   12 EXECUTE  [T=  5355000]
#   12 COMMIT  [T=  5455000]
#   13 LDI    [T=  5555000] R0f, 4040
#   13 DECODE  [T=  5655000]
#   13 EXECUTE [T=  5755000]
#   13 COMMIT  [T=  5855000]
#   14 FETCH   [T=  5955000] {0020} :: {c10a} MOVI R0,a
#   14 DECODE  [T=  6055000]
#   14 EXECUTE [T=  6155000]
#   14 COMMIT  [T=  6255000]
#   15 FETCH   [T=  6355000] {0022} :: {500f} ST R0,Rf
#   15 DECODE  [T=  6455000]
#   15 EXECUTE  [T=  6555000]
#   15 COMMIT  [T=  6655000]
#   16 FETCH   [T=  6755000] {0024} :: {c2aa} MOVAI aa
#   16 DECODE  [T=  6855000]
#   16 EXECUTE [T=  6955000]
#   16 COMMIT  [T=  7055000]
#   17 FETCH   [T=  7155000] {0026} :: {508f} ST R8,Rf
#   17 DECODE  [T=  7255000]
#   17 EXECUTE  [T=  7355000]
#   17 COMMIT  [T=  7455000]
#   18 FETCH   [T=  7555000] {0028} :: {c3bb} MOVAS bb
#   18 DECODE  [T=  7655000]
#   18 EXECUTE [T=  7755000]
#   18 COMMIT  [T=  7855000]
#   19 FETCH   [T=  7955000] {002a} :: {508f} ST R8,Rf
#   19 DECODE  [T=  8055000]
#   19 EXECUTE  [T=  8155000]
#   19 COMMIT  [T=  8255000]
#   20 LDI    [T=  8355000] R01, 1111
#   20 DECODE  [T=  8455000]
#   20 EXECUTE [T=  8555000]
#   20 COMMIT  [T=  8655000]
#   21 LDI    [T=  8755000] R00, 4444
#   21 DECODE  [T=  8855000]
#   21 EXECUTE [T=  8955000]
#   21 COMMIT  [T=  9055000]
#   22 FETCH   [T=  9155000] {0034} :: {c401} ADD R0,R1
#   22 DECODE  [T=  9255000]
#   22 EXECUTE [T=  9355000]
#   22 COMMIT  [T=  9455000]
#   23 FETCH   [T=  9555000] {0036} :: {500f} ST R0,Rf
#   23 DECODE  [T=  9655000]
#   23 EXECUTE  [T=  9755000]
#   23 COMMIT  [T=  9855000]
#   24 LDI    [T=  9955000] R00, 4444
#   24 DECODE  [T= 10055000]
#   24 EXECUTE [T= 10155000]
#   24 COMMIT  [T= 10255000]
#   25 FETCH   [T= 10355000] {003c} :: {c505} ADDI R0,5
#   25 DECODE  [T= 10455000]
#   25 EXECUTE [T= 10555000]
#   25 COMMIT  [T= 10655000]
#   26 FETCH   [T= 10755000] {003e} :: {500f} ST R0,Rf
#   26 DECODE  [T= 10855000]
#   26 EXECUTE  [T= 10955000]
#   26 COMMIT  [T= 11055000]
#   25 LDI    [T= 11155000] R08, 4444
#   25 DECODE  [T= 11255000]
#   25 EXECUTE [T= 11355000]
#   25 COMMIT  [T= 11455000]
#   26 FETCH   [T= 11555000] {0044} :: {c622} ADDAI 22
#   26 DECODE  [T= 11655000]
#   26 EXECUTE [T= 11755000]
#   26 COMMIT  [T= 11855000]
#   27 FETCH   [T= 11955000] {0046} :: {508f} ST R8,Rf
#   27 DECODE  [T= 12055000]
#   27 EXECUTE  [T= 12155000]
#   27 COMMIT  [T= 12255000]
#   28 LDI    [T= 12355000] R08, 4444
#   28 DECODE  [T= 12455000]
#   28 EXECUTE [T= 12555000]
#   28 COMMIT  [T= 12655000]
#   29 FETCH   [T= 12755000] {004c} :: {c782} ADDAS 82
#   29 DECODE  [T= 12855000]
#   29 EXECUTE [T= 12955000]
#   29 COMMIT  [T= 13055000]
#   30 FETCH   [T= 13155000] {004e} :: {508f} ST R8,Rf
#   30 DECODE  [T= 13255000]
#   30 EXECUTE  [T= 13355000]
#   30 COMMIT  [T= 13455000]
#   31 LDI    [T= 13555000] R01, 1111
#   31 DECODE  [T= 13655000]
#   31 EXECUTE [T= 13755000]
#   31 COMMIT  [T= 13855000]
#   32 LDI    [T= 13955000] R08, 4444
#   32 DECODE  [T= 14055000]
#   32 EXECUTE [T= 14155000]
#   32 COMMIT  [T= 14255000]
#   33 FETCH   [T= 14355000] {0058} :: {f881} CMP R8,R1
#   33 DECODE  [T= 14455000]
#   33 EXECUTE [T= 14555000]
#   33 COMMIT  [T= 14655000]
#   34 FETCH   [T= 14755000] {005a} :: {508f} ST R8,Rf
#   34 DECODE  [T= 14855000]
#   34 EXECUTE  [T= 14955000]
#   34 COMMIT  [T= 15055000]
#   35 FETCH   [T= 15155000] {005c} :: {f98a} CMPI R8,a
#   35 DECODE  [T= 15255000]
#   35 EXECUTE [T= 15355000]
#   35 COMMIT  [T= 15455000]
#   36 FETCH   [T= 15555000] {005e} :: {508f} ST R8,Rf
#   36 DECODE  [T= 15655000]
#   36 EXECUTE  [T= 15755000]
#   36 COMMIT  [T= 15855000]
#   37 FETCH   [T= 15955000] {0060} :: {faaa} CMPAI aa
#   37 DECODE  [T= 16055000]
#   37 EXECUTE [T= 16155000]
#   37 COMMIT  [T= 16255000]
#   38 FETCH   [T= 16355000] {0062} :: {508f} ST R8,Rf
#   38 DECODE  [T= 16455000]
#   38 EXECUTE  [T= 16555000]
#   38 COMMIT  [T= 16655000]
#   39 FETCH   [T= 16755000] {0064} :: {fbff} CMPAS ff
#   39 DECODE  [T= 16855000]
#   39 EXECUTE [T= 16955000]
#   39 COMMIT  [T= 17055000]
#   40 FETCH   [T= 17155000] {0066} :: {508f} ST R8,Rf
#   40 DECODE  [T= 17255000]
#   40 EXECUTE  [T= 17355000]
#   40 COMMIT  [T= 17455000]
#   41 LDI    [T= 17555000] R08, 1111
#   41 DECODE  [T= 17655000]
#   41 EXECUTE [T= 17755000]
#   41 COMMIT  [T= 17855000]
#   42 LDI    [T= 17955000] R01, 1111
#   42 DECODE  [T= 18055000]
#   42 EXECUTE [T= 18155000]
#   42 COMMIT  [T= 18255000]
#   43 FETCH   [T= 18355000] {0070} :: {c881} SUB R8,R1
#   43 DECODE  [T= 18455000]
#   43 EXECUTE [T= 18555000]
#   43 COMMIT  [T= 18655000]
#   44 FETCH   [T= 18755000] {0072} :: {508f} ST R8,Rf
#   44 DECODE  [T= 18855000]
#   44 EXECUTE  [T= 18955000]
#   44 COMMIT  [T= 19055000]
#   45 FETCH1   [T= 19155000] {0074} :: {b200} JPI 3333
#   45 DECODE1  [T= 19255000]
#   45 EXECUTE1 [T= 19355000]
#   45 COMMIT1  [T= 19455000]
#   46 FETCH1   [T= 19555000] {0078} :: {a600} JPI 3333
#   46 DECODE1  [T= 19655000]
#   46 EXECUTE1 [T= 19755000]
#   46 COMMIT1  [T= 19855000]
#   47 FETCH1   [T= 19955000] {007c} :: {aa00} JPI 3333
#   47 DECODE1  [T= 20055000]
#   47 EXECUTE1 [T= 20155000]
#   47 COMMIT1  [T= 20255000]
#   48 FETCH1   [T= 20355000] {0080} :: {ae00} JPI 3333
#   48 DECODE1  [T= 20455000]
#   48 EXECUTE1 [T= 20555000]
#   48 COMMIT1  [T= 20655000]
#   49 LDI    [T= 20755000] R08, 1110
#   49 DECODE  [T= 20855000]
#   49 EXECUTE [T= 20955000]
#   49 COMMIT  [T= 21055000]
#   50 LDI    [T= 21155000] R01, 1111
#   50 DECODE  [T= 21255000]
#   50 EXECUTE [T= 21355000]
#   50 COMMIT  [T= 21455000]
#   51 FETCH   [T= 21555000] {008c} :: {c881} SUB R8,R1
#   51 DECODE  [T= 21655000]
#   51 EXECUTE [T= 21755000]
#   51 COMMIT  [T= 21855000]
#   52 FETCH   [T= 21955000] {008e} :: {508f} ST R8,Rf
#   52 DECODE  [T= 22055000]
#   52 EXECUTE  [T= 22155000]
#   52 COMMIT  [T= 22255000]
#   53 FETCH1   [T= 22355000] {0090} :: {a200} JPI 3333
#   53 DECODE1  [T= 22455000]
#   53 EXECUTE1 [T= 22555000]
#   53 COMMIT1  [T= 22655000]
#   54 FETCH1   [T= 22755000] {0094} :: {b600} JPI 3333
#   54 DECODE1  [T= 22855000]
#   54 EXECUTE1 [T= 22955000]
#   54 COMMIT1  [T= 23055000]
#   55 FETCH1   [T= 23155000] {0098} :: {ba00} JPI 3333
#   55 DECODE1  [T= 23255000]
#   55 EXECUTE1 [T= 23355000]
#   55 COMMIT1  [T= 23455000]
#   56 FETCH1   [T= 23555000] {009c} :: {be00} JPI 3333
#   56 DECODE1  [T= 23655000]
#   56 EXECUTE1 [T= 23755000]
#   56 COMMIT1  [T= 23855000]
#   57 LDI    [T= 23955000] R08, 1111
#   57 DECODE  [T= 24055000]
#   57 EXECUTE [T= 24155000]
#   57 COMMIT  [T= 24255000]
#   58 LDI    [T= 24355000] R01, 1111
#   58 DECODE  [T= 24455000]
#   58 EXECUTE [T= 24555000]
#   58 COMMIT  [T= 24655000]
#   59 FETCH   [T= 24755000] {00a8} :: {f881} CMP R8,R1
#   59 DECODE  [T= 24855000]
#   59 EXECUTE [T= 24955000]
#   59 COMMIT  [T= 25055000]
#   60 FETCH   [T= 25155000] {00aa} :: {508f} ST R8,Rf
#   60 DECODE  [T= 25255000]
#   60 EXECUTE  [T= 25355000]
#   60 COMMIT  [T= 25455000]
#   61 FETCH1   [T= 25555000] {00ac} :: {b200} JPI 3333
#   61 DECODE1  [T= 25655000]
#   61 EXECUTE1 [T= 25755000]
#   61 COMMIT1  [T= 25855000]
#   62 FETCH1   [T= 25955000] {00b0} :: {a600} JPI 3333
#   62 DECODE1  [T= 26055000]
#   62 EXECUTE1 [T= 26155000]
#   62 COMMIT1  [T= 26255000]
#   63 FETCH1   [T= 26355000] {00b4} :: {aa00} JPI 3333
#   63 DECODE1  [T= 26455000]
#   63 EXECUTE1 [T= 26555000]
#   63 COMMIT1  [T= 26655000]
#   64 FETCH1   [T= 26755000] {00b8} :: {ae00} JPI 3333
#   64 DECODE1  [T= 26855000]
#   64 EXECUTE1 [T= 26955000]
#   64 COMMIT1  [T= 27055000]
#   65 LDI    [T= 27155000] R08, 1110
#   65 DECODE  [T= 27255000]
#   65 EXECUTE [T= 27355000]
#   65 COMMIT  [T= 27455000]
#   66 LDI    [T= 27555000] R01, 1111
#   66 DECODE  [T= 27655000]
#   66 EXECUTE [T= 27755000]
#   66 COMMIT  [T= 27855000]
#   67 FETCH   [T= 27955000] {00c4} :: {f881} CMP R8,R1
#   67 DECODE  [T= 28055000]
#   67 EXECUTE [T= 28155000]
#   67 COMMIT  [T= 28255000]
#   68 FETCH   [T= 28355000] {00c6} :: {508f} ST R8,Rf
#   68 DECODE  [T= 28455000]
#   68 EXECUTE  [T= 28555000]
#   68 COMMIT  [T= 28655000]
#   69 FETCH1   [T= 28755000] {00c8} :: {a200} JPI 3333
#   69 DECODE1  [T= 28855000]
#   69 EXECUTE1 [T= 28955000]
#   69 COMMIT1  [T= 29055000]
#   70 FETCH1   [T= 29155000] {00cc} :: {b600} JPI 3333
#   70 DECODE1  [T= 29255000]
#   70 EXECUTE1 [T= 29355000]
#   70 COMMIT1  [T= 29455000]
#   71 FETCH1   [T= 29555000] {00d0} :: {ba00} JPI 3333
#   71 DECODE1  [T= 29655000]
#   71 EXECUTE1 [T= 29755000]
#   71 COMMIT1  [T= 29855000]
#   72 FETCH1   [T= 29955000] {00d4} :: {be00} JPI 3333
#   72 DECODE1  [T= 30055000]
#   72 EXECUTE1 [T= 30155000]
#   72 COMMIT1  [T= 30255000]
run 100us
add wave -position 13  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/RESULT
add wave -position 14  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/SIGN
add wave -position 15  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/CARRY
add wave -position 16  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/ZERO
add wave -position 17  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/PARITY
restart; run 50us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
#    0 LDI    [T=   355000] R00, faaf
#    0 DECODE  [T=   455000]
#    0 EXECUTE [T=   555000]
#    0 COMMIT  [T=   655000]
#    1 FETCH   [T=   755000] {0004} :: {c3af} MOVAS 0xaf
#    1 DECODE  [T=   855000]
#    1 EXECUTE [T=   955000]
#    1 COMMIT  [T=  1055000]
#    2 FETCH   [T=  1155000] {0006} :: {5080} ST RA,R0
#    2 DECODE  [T=  1255000]
#    2 EXECUTE  [T=  1355000]
#    2 COMMIT  [T=  1455000]
#    3 FETCH   [T=  1555000] {0008} :: {c2fa} MOVAI 0xfa
#    3 DECODE  [T=  1655000]
#    3 EXECUTE [T=  1755000]
#    3 COMMIT  [T=  1855000]
#    4 FETCH   [T=  1955000] {000a} :: {5080} ST RA,R0
#    4 DECODE  [T=  2055000]
#    4 EXECUTE  [T=  2155000]
#    4 COMMIT  [T=  2255000]
#    5 FETCH   [T=  2355000] {000c} :: {c111} MOV R1,0x1
#    5 DECODE  [T=  2455000]
#    5 EXECUTE [T=  2555000]
#    5 COMMIT  [T=  2655000]
#    6 FETCH   [T=  2755000] {000e} :: {c123} MOV R2,0x3
#    6 DECODE  [T=  2855000]
#    6 EXECUTE [T=  2955000]
#    6 COMMIT  [T=  3055000]
#    7 FETCH   [T=  3155000] {0010} :: {c135} MOV R3,0x5
#    7 DECODE  [T=  3255000]
#    7 EXECUTE [T=  3355000]
#    7 COMMIT  [T=  3455000]
#    8 FETCH   [T=  3555000] {0012} :: {c147} MOV R4,0x7
#    8 DECODE  [T=  3655000]
#    8 EXECUTE [T=  3755000]
#    8 COMMIT  [T=  3855000]
#    9 FETCH   [T=  3955000] {0014} :: {5010} ST R1,R0
#    9 DECODE  [T=  4055000]
#    9 EXECUTE  [T=  4155000]
#    9 COMMIT  [T=  4255000]
#   10 FETCH   [T=  4355000] {0016} :: {5020} ST R2,R0
#   10 DECODE  [T=  4455000]
#   10 EXECUTE  [T=  4555000]
#   10 COMMIT  [T=  4655000]
#   11 FETCH   [T=  4755000] {0018} :: {5030} ST R3,R0
#   11 DECODE  [T=  4855000]
#   11 EXECUTE  [T=  4955000]
#   11 COMMIT  [T=  5055000]
#   12 FETCH   [T=  5155000] {001a} :: {5040} ST R4,R0
#   12 DECODE  [T=  5255000]
#   12 EXECUTE  [T=  5355000]
#   12 COMMIT  [T=  5455000]
#   13 LDI    [T=  5555000] R0f, 4040
#   13 DECODE  [T=  5655000]
#   13 EXECUTE [T=  5755000]
#   13 COMMIT  [T=  5855000]
#   14 FETCH   [T=  5955000] {0020} :: {c10a} MOVI R0,a
#   14 DECODE  [T=  6055000]
#   14 EXECUTE [T=  6155000]
#   14 COMMIT  [T=  6255000]
#   15 FETCH   [T=  6355000] {0022} :: {500f} ST R0,Rf
#   15 DECODE  [T=  6455000]
#   15 EXECUTE  [T=  6555000]
#   15 COMMIT  [T=  6655000]
#   16 FETCH   [T=  6755000] {0024} :: {c2aa} MOVAI aa
#   16 DECODE  [T=  6855000]
#   16 EXECUTE [T=  6955000]
#   16 COMMIT  [T=  7055000]
#   17 FETCH   [T=  7155000] {0026} :: {508f} ST R8,Rf
#   17 DECODE  [T=  7255000]
#   17 EXECUTE  [T=  7355000]
#   17 COMMIT  [T=  7455000]
#   18 FETCH   [T=  7555000] {0028} :: {c3bb} MOVAS bb
#   18 DECODE  [T=  7655000]
#   18 EXECUTE [T=  7755000]
#   18 COMMIT  [T=  7855000]
#   19 FETCH   [T=  7955000] {002a} :: {508f} ST R8,Rf
#   19 DECODE  [T=  8055000]
#   19 EXECUTE  [T=  8155000]
#   19 COMMIT  [T=  8255000]
#   20 LDI    [T=  8355000] R01, 1111
#   20 DECODE  [T=  8455000]
#   20 EXECUTE [T=  8555000]
#   20 COMMIT  [T=  8655000]
#   21 LDI    [T=  8755000] R00, 4444
#   21 DECODE  [T=  8855000]
#   21 EXECUTE [T=  8955000]
#   21 COMMIT  [T=  9055000]
#   22 FETCH   [T=  9155000] {0034} :: {c401} ADD R0,R1
#   22 DECODE  [T=  9255000]
#   22 EXECUTE [T=  9355000]
#   22 COMMIT  [T=  9455000]
#   23 FETCH   [T=  9555000] {0036} :: {500f} ST R0,Rf
#   23 DECODE  [T=  9655000]
#   23 EXECUTE  [T=  9755000]
#   23 COMMIT  [T=  9855000]
#   24 LDI    [T=  9955000] R00, 4444
#   24 DECODE  [T= 10055000]
#   24 EXECUTE [T= 10155000]
#   24 COMMIT  [T= 10255000]
#   25 FETCH   [T= 10355000] {003c} :: {c505} ADDI R0,5
#   25 DECODE  [T= 10455000]
#   25 EXECUTE [T= 10555000]
#   25 COMMIT  [T= 10655000]
#   26 FETCH   [T= 10755000] {003e} :: {500f} ST R0,Rf
#   26 DECODE  [T= 10855000]
#   26 EXECUTE  [T= 10955000]
#   26 COMMIT  [T= 11055000]
#   25 LDI    [T= 11155000] R08, 4444
#   25 DECODE  [T= 11255000]
#   25 EXECUTE [T= 11355000]
#   25 COMMIT  [T= 11455000]
#   26 FETCH   [T= 11555000] {0044} :: {c622} ADDAI 22
#   26 DECODE  [T= 11655000]
#   26 EXECUTE [T= 11755000]
#   26 COMMIT  [T= 11855000]
#   27 FETCH   [T= 11955000] {0046} :: {508f} ST R8,Rf
#   27 DECODE  [T= 12055000]
#   27 EXECUTE  [T= 12155000]
#   27 COMMIT  [T= 12255000]
#   28 LDI    [T= 12355000] R08, 4444
#   28 DECODE  [T= 12455000]
#   28 EXECUTE [T= 12555000]
#   28 COMMIT  [T= 12655000]
#   29 FETCH   [T= 12755000] {004c} :: {c782} ADDAS 82
#   29 DECODE  [T= 12855000]
#   29 EXECUTE [T= 12955000]
#   29 COMMIT  [T= 13055000]
#   30 FETCH   [T= 13155000] {004e} :: {508f} ST R8,Rf
#   30 DECODE  [T= 13255000]
#   30 EXECUTE  [T= 13355000]
#   30 COMMIT  [T= 13455000]
#   31 LDI    [T= 13555000] R01, 1111
#   31 DECODE  [T= 13655000]
#   31 EXECUTE [T= 13755000]
#   31 COMMIT  [T= 13855000]
#   32 LDI    [T= 13955000] R08, 4444
#   32 DECODE  [T= 14055000]
#   32 EXECUTE [T= 14155000]
#   32 COMMIT  [T= 14255000]
#   33 FETCH   [T= 14355000] {0058} :: {f881} CMP R8,R1
#   33 DECODE  [T= 14455000]
#   33 EXECUTE [T= 14555000]
#   33 COMMIT  [T= 14655000]
#   34 FETCH   [T= 14755000] {005a} :: {508f} ST R8,Rf
#   34 DECODE  [T= 14855000]
#   34 EXECUTE  [T= 14955000]
#   34 COMMIT  [T= 15055000]
#   35 FETCH   [T= 15155000] {005c} :: {f98a} CMPI R8,a
#   35 DECODE  [T= 15255000]
#   35 EXECUTE [T= 15355000]
#   35 COMMIT  [T= 15455000]
#   36 FETCH   [T= 15555000] {005e} :: {508f} ST R8,Rf
#   36 DECODE  [T= 15655000]
#   36 EXECUTE  [T= 15755000]
#   36 COMMIT  [T= 15855000]
#   37 FETCH   [T= 15955000] {0060} :: {faaa} CMPAI aa
#   37 DECODE  [T= 16055000]
#   37 EXECUTE [T= 16155000]
#   37 COMMIT  [T= 16255000]
#   38 FETCH   [T= 16355000] {0062} :: {508f} ST R8,Rf
#   38 DECODE  [T= 16455000]
#   38 EXECUTE  [T= 16555000]
#   38 COMMIT  [T= 16655000]
#   39 FETCH   [T= 16755000] {0064} :: {fbff} CMPAS ff
#   39 DECODE  [T= 16855000]
#   39 EXECUTE [T= 16955000]
#   39 COMMIT  [T= 17055000]
#   40 FETCH   [T= 17155000] {0066} :: {508f} ST R8,Rf
#   40 DECODE  [T= 17255000]
#   40 EXECUTE  [T= 17355000]
#   40 COMMIT  [T= 17455000]
#   41 LDI    [T= 17555000] R08, 1111
#   41 DECODE  [T= 17655000]
#   41 EXECUTE [T= 17755000]
#   41 COMMIT  [T= 17855000]
#   42 LDI    [T= 17955000] R01, 1111
#   42 DECODE  [T= 18055000]
#   42 EXECUTE [T= 18155000]
#   42 COMMIT  [T= 18255000]
#   43 FETCH   [T= 18355000] {0070} :: {c881} SUB R8,R1
#   43 DECODE  [T= 18455000]
#   43 EXECUTE [T= 18555000]
#   43 COMMIT  [T= 18655000]
#   44 FETCH   [T= 18755000] {0072} :: {508f} ST R8,Rf
#   44 DECODE  [T= 18855000]
#   44 EXECUTE  [T= 18955000]
#   44 COMMIT  [T= 19055000]
#   45 FETCH1   [T= 19155000] {0074} :: {b200} JPI 3333
#   45 DECODE1  [T= 19255000]
#   45 EXECUTE1 [T= 19355000]
#   45 COMMIT1  [T= 19455000]
#   46 FETCH1   [T= 19555000] {0078} :: {a600} JPI 3333
#   46 DECODE1  [T= 19655000]
#   46 EXECUTE1 [T= 19755000]
#   46 COMMIT1  [T= 19855000]
#   47 FETCH1   [T= 19955000] {007c} :: {aa00} JPI 3333
#   47 DECODE1  [T= 20055000]
#   47 EXECUTE1 [T= 20155000]
#   47 COMMIT1  [T= 20255000]
#   48 FETCH1   [T= 20355000] {0080} :: {ae00} JPI 3333
#   48 DECODE1  [T= 20455000]
#   48 EXECUTE1 [T= 20555000]
#   48 COMMIT1  [T= 20655000]
#   49 LDI    [T= 20755000] R08, 1110
#   49 DECODE  [T= 20855000]
#   49 EXECUTE [T= 20955000]
#   49 COMMIT  [T= 21055000]
#   50 LDI    [T= 21155000] R01, 1111
#   50 DECODE  [T= 21255000]
#   50 EXECUTE [T= 21355000]
#   50 COMMIT  [T= 21455000]
#   51 FETCH   [T= 21555000] {008c} :: {c881} SUB R8,R1
#   51 DECODE  [T= 21655000]
#   51 EXECUTE [T= 21755000]
#   51 COMMIT  [T= 21855000]
#   52 FETCH   [T= 21955000] {008e} :: {508f} ST R8,Rf
#   52 DECODE  [T= 22055000]
#   52 EXECUTE  [T= 22155000]
#   52 COMMIT  [T= 22255000]
#   53 FETCH1   [T= 22355000] {0090} :: {a200} JPI 3333
#   53 DECODE1  [T= 22455000]
#   53 EXECUTE1 [T= 22555000]
#   53 COMMIT1  [T= 22655000]
#   54 FETCH1   [T= 22755000] {0094} :: {b600} JPI 3333
#   54 DECODE1  [T= 22855000]
#   54 EXECUTE1 [T= 22955000]
#   54 COMMIT1  [T= 23055000]
#   55 FETCH1   [T= 23155000] {0098} :: {ba00} JPI 3333
#   55 DECODE1  [T= 23255000]
#   55 EXECUTE1 [T= 23355000]
#   55 COMMIT1  [T= 23455000]
#   56 FETCH1   [T= 23555000] {009c} :: {be00} JPI 3333
#   56 DECODE1  [T= 23655000]
#   56 EXECUTE1 [T= 23755000]
#   56 COMMIT1  [T= 23855000]
#   57 LDI    [T= 23955000] R08, 1111
#   57 DECODE  [T= 24055000]
#   57 EXECUTE [T= 24155000]
#   57 COMMIT  [T= 24255000]
#   58 LDI    [T= 24355000] R01, 1111
#   58 DECODE  [T= 24455000]
#   58 EXECUTE [T= 24555000]
#   58 COMMIT  [T= 24655000]
#   59 FETCH   [T= 24755000] {00a8} :: {f881} CMP R8,R1
#   59 DECODE  [T= 24855000]
#   59 EXECUTE [T= 24955000]
#   59 COMMIT  [T= 25055000]
#   60 FETCH   [T= 25155000] {00aa} :: {508f} ST R8,Rf
#   60 DECODE  [T= 25255000]
#   60 EXECUTE  [T= 25355000]
#   60 COMMIT  [T= 25455000]
#   61 FETCH1   [T= 25555000] {00ac} :: {b200} JPI 3333
#   61 DECODE1  [T= 25655000]
#   61 EXECUTE1 [T= 25755000]
#   61 COMMIT1  [T= 25855000]
#   62 FETCH1   [T= 25955000] {00b0} :: {a600} JPI 3333
#   62 DECODE1  [T= 26055000]
#   62 EXECUTE1 [T= 26155000]
#   62 COMMIT1  [T= 26255000]
#   63 FETCH1   [T= 26355000] {00b4} :: {aa00} JPI 3333
#   63 DECODE1  [T= 26455000]
#   63 EXECUTE1 [T= 26555000]
#   63 COMMIT1  [T= 26655000]
#   64 FETCH1   [T= 26755000] {00b8} :: {ae00} JPI 3333
#   64 DECODE1  [T= 26855000]
#   64 EXECUTE1 [T= 26955000]
#   64 COMMIT1  [T= 27055000]
#   65 LDI    [T= 27155000] R08, 1110
#   65 DECODE  [T= 27255000]
#   65 EXECUTE [T= 27355000]
#   65 COMMIT  [T= 27455000]
#   66 LDI    [T= 27555000] R01, 1111
#   66 DECODE  [T= 27655000]
#   66 EXECUTE [T= 27755000]
#   66 COMMIT  [T= 27855000]
#   67 FETCH   [T= 27955000] {00c4} :: {f881} CMP R8,R1
#   67 DECODE  [T= 28055000]
#   67 EXECUTE [T= 28155000]
#   67 COMMIT  [T= 28255000]
#   68 FETCH   [T= 28355000] {00c6} :: {508f} ST R8,Rf
#   68 DECODE  [T= 28455000]
#   68 EXECUTE  [T= 28555000]
#   68 COMMIT  [T= 28655000]
#   69 FETCH1   [T= 28755000] {00c8} :: {a200} JPI 3333
#   69 DECODE1  [T= 28855000]
#   69 EXECUTE1 [T= 28955000]
#   69 COMMIT1  [T= 29055000]
#   70 FETCH1   [T= 29155000] {00cc} :: {b600} JPI 3333
#   70 DECODE1  [T= 29255000]
#   70 EXECUTE1 [T= 29355000]
#   70 COMMIT1  [T= 29455000]
#   71 FETCH1   [T= 29555000] {00d0} :: {ba00} JPI 3333
#   71 DECODE1  [T= 29655000]
#   71 EXECUTE1 [T= 29755000]
#   71 COMMIT1  [T= 29855000]
#   72 FETCH1   [T= 29955000] {00d4} :: {be00} JPI 3333
#   72 DECODE1  [T= 30055000]
#   72 EXECUTE1 [T= 30155000]
#   72 COMMIT1  [T= 30255000]
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.sv was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.sv was successful.
# Compile of registers.v was successful.
# 33 compiles, 0 failed with no errors.
restart; run 50us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
#    0 LDI    [T=   355000] R00, faaf
#    0 DECODE  [T=   455000]
#    0 EXECUTE [T=   555000]
#    0 COMMIT  [T=   655000]
#    1 FETCH   [T=   755000] {0004} :: {c3af} MOVAS 0xaf
#    1 DECODE  [T=   855000]
#    1 EXECUTE [T=   955000]
#    1 COMMIT  [T=  1055000]
#    2 FETCH   [T=  1155000] {0006} :: {5080} ST RA,R0
#    2 DECODE  [T=  1255000]
#    2 EXECUTE  [T=  1355000]
#    2 COMMIT  [T=  1455000]
#    3 FETCH   [T=  1555000] {0008} :: {c2fa} MOVAI 0xfa
#    3 DECODE  [T=  1655000]
#    3 EXECUTE [T=  1755000]
#    3 COMMIT  [T=  1855000]
#    4 FETCH   [T=  1955000] {000a} :: {5080} ST RA,R0
#    4 DECODE  [T=  2055000]
#    4 EXECUTE  [T=  2155000]
#    4 COMMIT  [T=  2255000]
#    5 FETCH   [T=  2355000] {000c} :: {c111} MOV R1,0x1
#    5 DECODE  [T=  2455000]
#    5 EXECUTE [T=  2555000]
#    5 COMMIT  [T=  2655000]
#    6 FETCH   [T=  2755000] {000e} :: {c123} MOV R2,0x3
#    6 DECODE  [T=  2855000]
#    6 EXECUTE [T=  2955000]
#    6 COMMIT  [T=  3055000]
#    7 FETCH   [T=  3155000] {0010} :: {c135} MOV R3,0x5
#    7 DECODE  [T=  3255000]
#    7 EXECUTE [T=  3355000]
#    7 COMMIT  [T=  3455000]
#    8 FETCH   [T=  3555000] {0012} :: {c147} MOV R4,0x7
#    8 DECODE  [T=  3655000]
#    8 EXECUTE [T=  3755000]
#    8 COMMIT  [T=  3855000]
#    9 FETCH   [T=  3955000] {0014} :: {5010} ST R1,R0
#    9 DECODE  [T=  4055000]
#    9 EXECUTE  [T=  4155000]
#    9 COMMIT  [T=  4255000]
#   10 FETCH   [T=  4355000] {0016} :: {5020} ST R2,R0
#   10 DECODE  [T=  4455000]
#   10 EXECUTE  [T=  4555000]
#   10 COMMIT  [T=  4655000]
#   11 FETCH   [T=  4755000] {0018} :: {5030} ST R3,R0
#   11 DECODE  [T=  4855000]
#   11 EXECUTE  [T=  4955000]
#   11 COMMIT  [T=  5055000]
#   12 FETCH   [T=  5155000] {001a} :: {5040} ST R4,R0
#   12 DECODE  [T=  5255000]
#   12 EXECUTE  [T=  5355000]
#   12 COMMIT  [T=  5455000]
#   13 LDI    [T=  5555000] R0f, 4040
#   13 DECODE  [T=  5655000]
#   13 EXECUTE [T=  5755000]
#   13 COMMIT  [T=  5855000]
#   14 FETCH   [T=  5955000] {0020} :: {c10a} MOVI R0,a
#   14 DECODE  [T=  6055000]
#   14 EXECUTE [T=  6155000]
#   14 COMMIT  [T=  6255000]
#   15 FETCH   [T=  6355000] {0022} :: {500f} ST R0,Rf
#   15 DECODE  [T=  6455000]
#   15 EXECUTE  [T=  6555000]
#   15 COMMIT  [T=  6655000]
#   16 FETCH   [T=  6755000] {0024} :: {c2aa} MOVAI aa
#   16 DECODE  [T=  6855000]
#   16 EXECUTE [T=  6955000]
#   16 COMMIT  [T=  7055000]
#   17 FETCH   [T=  7155000] {0026} :: {508f} ST R8,Rf
#   17 DECODE  [T=  7255000]
#   17 EXECUTE  [T=  7355000]
#   17 COMMIT  [T=  7455000]
#   18 FETCH   [T=  7555000] {0028} :: {c3bb} MOVAS bb
#   18 DECODE  [T=  7655000]
#   18 EXECUTE [T=  7755000]
#   18 COMMIT  [T=  7855000]
#   19 FETCH   [T=  7955000] {002a} :: {508f} ST R8,Rf
#   19 DECODE  [T=  8055000]
#   19 EXECUTE  [T=  8155000]
#   19 COMMIT  [T=  8255000]
#   20 LDI    [T=  8355000] R01, 1111
#   20 DECODE  [T=  8455000]
#   20 EXECUTE [T=  8555000]
#   20 COMMIT  [T=  8655000]
#   21 LDI    [T=  8755000] R00, 4444
#   21 DECODE  [T=  8855000]
#   21 EXECUTE [T=  8955000]
#   21 COMMIT  [T=  9055000]
#   22 FETCH   [T=  9155000] {0034} :: {c401} ADD R0,R1
#   22 DECODE  [T=  9255000]
#   22 EXECUTE [T=  9355000]
#   22 COMMIT  [T=  9455000]
#   23 FETCH   [T=  9555000] {0036} :: {500f} ST R0,Rf
#   23 DECODE  [T=  9655000]
#   23 EXECUTE  [T=  9755000]
#   23 COMMIT  [T=  9855000]
#   24 LDI    [T=  9955000] R00, 4444
#   24 DECODE  [T= 10055000]
#   24 EXECUTE [T= 10155000]
#   24 COMMIT  [T= 10255000]
#   25 FETCH   [T= 10355000] {003c} :: {c505} ADDI R0,5
#   25 DECODE  [T= 10455000]
#   25 EXECUTE [T= 10555000]
#   25 COMMIT  [T= 10655000]
#   26 FETCH   [T= 10755000] {003e} :: {500f} ST R0,Rf
#   26 DECODE  [T= 10855000]
#   26 EXECUTE  [T= 10955000]
#   26 COMMIT  [T= 11055000]
#   25 LDI    [T= 11155000] R08, 4444
#   25 DECODE  [T= 11255000]
#   25 EXECUTE [T= 11355000]
#   25 COMMIT  [T= 11455000]
#   26 FETCH   [T= 11555000] {0044} :: {c622} ADDAI 22
#   26 DECODE  [T= 11655000]
#   26 EXECUTE [T= 11755000]
#   26 COMMIT  [T= 11855000]
#   27 FETCH   [T= 11955000] {0046} :: {508f} ST R8,Rf
#   27 DECODE  [T= 12055000]
#   27 EXECUTE  [T= 12155000]
#   27 COMMIT  [T= 12255000]
#   28 LDI    [T= 12355000] R08, 4444
#   28 DECODE  [T= 12455000]
#   28 EXECUTE [T= 12555000]
#   28 COMMIT  [T= 12655000]
#   29 FETCH   [T= 12755000] {004c} :: {c782} ADDAS 82
#   29 DECODE  [T= 12855000]
#   29 EXECUTE [T= 12955000]
#   29 COMMIT  [T= 13055000]
#   30 FETCH   [T= 13155000] {004e} :: {508f} ST R8,Rf
#   30 DECODE  [T= 13255000]
#   30 EXECUTE  [T= 13355000]
#   30 COMMIT  [T= 13455000]
#   31 LDI    [T= 13555000] R01, 1111
#   31 DECODE  [T= 13655000]
#   31 EXECUTE [T= 13755000]
#   31 COMMIT  [T= 13855000]
#   32 LDI    [T= 13955000] R08, 4444
#   32 DECODE  [T= 14055000]
#   32 EXECUTE [T= 14155000]
#   32 COMMIT  [T= 14255000]
#   33 FETCH   [T= 14355000] {0058} :: {f881} CMP R8,R1
#   33 DECODE  [T= 14455000]
#   33 EXECUTE [T= 14555000]
#   33 COMMIT  [T= 14655000]
#   34 FETCH   [T= 14755000] {005a} :: {508f} ST R8,Rf
#   34 DECODE  [T= 14855000]
#   34 EXECUTE  [T= 14955000]
#   34 COMMIT  [T= 15055000]
#   35 FETCH   [T= 15155000] {005c} :: {f98a} CMPI R8,a
#   35 DECODE  [T= 15255000]
#   35 EXECUTE [T= 15355000]
#   35 COMMIT  [T= 15455000]
#   36 FETCH   [T= 15555000] {005e} :: {508f} ST R8,Rf
#   36 DECODE  [T= 15655000]
#   36 EXECUTE  [T= 15755000]
#   36 COMMIT  [T= 15855000]
#   37 FETCH   [T= 15955000] {0060} :: {faaa} CMPAI aa
#   37 DECODE  [T= 16055000]
#   37 EXECUTE [T= 16155000]
#   37 COMMIT  [T= 16255000]
#   38 FETCH   [T= 16355000] {0062} :: {508f} ST R8,Rf
#   38 DECODE  [T= 16455000]
#   38 EXECUTE  [T= 16555000]
#   38 COMMIT  [T= 16655000]
#   39 FETCH   [T= 16755000] {0064} :: {fbff} CMPAS ff
#   39 DECODE  [T= 16855000]
#   39 EXECUTE [T= 16955000]
#   39 COMMIT  [T= 17055000]
#   40 FETCH   [T= 17155000] {0066} :: {508f} ST R8,Rf
#   40 DECODE  [T= 17255000]
#   40 EXECUTE  [T= 17355000]
#   40 COMMIT  [T= 17455000]
#   41 LDI    [T= 17555000] R08, 1111
#   41 DECODE  [T= 17655000]
#   41 EXECUTE [T= 17755000]
#   41 COMMIT  [T= 17855000]
#   42 LDI    [T= 17955000] R01, 1111
#   42 DECODE  [T= 18055000]
#   42 EXECUTE [T= 18155000]
#   42 COMMIT  [T= 18255000]
#   43 FETCH   [T= 18355000] {0070} :: {c881} SUB R8,R1
#   43 DECODE  [T= 18455000]
#   43 EXECUTE [T= 18555000]
#   43 COMMIT  [T= 18655000]
#   44 FETCH   [T= 18755000] {0072} :: {508f} ST R8,Rf
#   44 DECODE  [T= 18855000]
#   44 EXECUTE  [T= 18955000]
#   44 COMMIT  [T= 19055000]
#   45 FETCH1   [T= 19155000] {0074} :: {b200} JPI 3333
#   45 DECODE1  [T= 19255000]
#   45 EXECUTE1 [T= 19355000]
#   45 COMMIT1  [T= 19455000]
#   46 FETCH1   [T= 19555000] {0078} :: {a600} JPI 3333
#   46 DECODE1  [T= 19655000]
#   46 EXECUTE1 [T= 19755000]
#   46 COMMIT1  [T= 19855000]
#   47 FETCH1   [T= 19955000] {007c} :: {aa00} JPI 3333
#   47 DECODE1  [T= 20055000]
#   47 EXECUTE1 [T= 20155000]
#   47 COMMIT1  [T= 20255000]
#   48 FETCH1   [T= 20355000] {0080} :: {ae00} JPI 3333
#   48 DECODE1  [T= 20455000]
#   48 EXECUTE1 [T= 20555000]
#   48 COMMIT1  [T= 20655000]
#   49 LDI    [T= 20755000] R08, 1110
#   49 DECODE  [T= 20855000]
#   49 EXECUTE [T= 20955000]
#   49 COMMIT  [T= 21055000]
#   50 LDI    [T= 21155000] R01, 1111
#   50 DECODE  [T= 21255000]
#   50 EXECUTE [T= 21355000]
#   50 COMMIT  [T= 21455000]
#   51 FETCH   [T= 21555000] {008c} :: {c881} SUB R8,R1
#   51 DECODE  [T= 21655000]
#   51 EXECUTE [T= 21755000]
#   51 COMMIT  [T= 21855000]
#   52 FETCH   [T= 21955000] {008e} :: {508f} ST R8,Rf
#   52 DECODE  [T= 22055000]
#   52 EXECUTE  [T= 22155000]
#   52 COMMIT  [T= 22255000]
#   53 FETCH1   [T= 22355000] {0090} :: {a200} JPI 3333
#   53 DECODE1  [T= 22455000]
#   53 EXECUTE1 [T= 22555000]
#   53 COMMIT1  [T= 22655000]
#   54 FETCH1   [T= 22755000] {0094} :: {b600} JPI 3333
#   54 DECODE1  [T= 22855000]
#   54 EXECUTE1 [T= 22955000]
#   54 COMMIT1  [T= 23055000]
#   55 FETCH1   [T= 23155000] {0098} :: {ba00} JPI 3333
#   55 DECODE1  [T= 23255000]
#   55 EXECUTE1 [T= 23355000]
#   55 COMMIT1  [T= 23455000]
#   56 FETCH1   [T= 23555000] {009c} :: {be00} JPI 3333
#   56 DECODE1  [T= 23655000]
#   56 EXECUTE1 [T= 23755000]
#   56 COMMIT1  [T= 23855000]
#   57 LDI    [T= 23955000] R08, 1111
#   57 DECODE  [T= 24055000]
#   57 EXECUTE [T= 24155000]
#   57 COMMIT  [T= 24255000]
#   58 LDI    [T= 24355000] R01, 1111
#   58 DECODE  [T= 24455000]
#   58 EXECUTE [T= 24555000]
#   58 COMMIT  [T= 24655000]
#   59 FETCH   [T= 24755000] {00a8} :: {f881} CMP R8,R1
#   59 DECODE  [T= 24855000]
#   59 EXECUTE [T= 24955000]
#   59 COMMIT  [T= 25055000]
#   60 FETCH   [T= 25155000] {00aa} :: {508f} ST R8,Rf
#   60 DECODE  [T= 25255000]
#   60 EXECUTE  [T= 25355000]
#   60 COMMIT  [T= 25455000]
#   61 FETCH1   [T= 25555000] {00ac} :: {b200} JPI 3333
#   61 DECODE1  [T= 25655000]
#   61 EXECUTE1 [T= 25755000]
#   61 COMMIT1  [T= 25855000]
#   62 FETCH1   [T= 25955000] {00b0} :: {a600} JPI 3333
#   62 DECODE1  [T= 26055000]
#   62 EXECUTE1 [T= 26155000]
#   62 COMMIT1  [T= 26255000]
#   63 FETCH1   [T= 26355000] {00b4} :: {aa00} JPI 3333
#   63 DECODE1  [T= 26455000]
#   63 EXECUTE1 [T= 26555000]
#   63 COMMIT1  [T= 26655000]
#   64 FETCH1   [T= 26755000] {00b8} :: {ae00} JPI 3333
#   64 DECODE1  [T= 26855000]
#   64 EXECUTE1 [T= 26955000]
#   64 COMMIT1  [T= 27055000]
#   65 LDI    [T= 27155000] R08, 1110
#   65 DECODE  [T= 27255000]
#   65 EXECUTE [T= 27355000]
#   65 COMMIT  [T= 27455000]
#   66 LDI    [T= 27555000] R01, 1111
#   66 DECODE  [T= 27655000]
#   66 EXECUTE [T= 27755000]
#   66 COMMIT  [T= 27855000]
#   67 FETCH   [T= 27955000] {00c4} :: {f881} CMP R8,R1
#   67 DECODE  [T= 28055000]
#   67 EXECUTE [T= 28155000]
#   67 COMMIT  [T= 28255000]
#   68 FETCH   [T= 28355000] {00c6} :: {508f} ST R8,Rf
#   68 DECODE  [T= 28455000]
#   68 EXECUTE  [T= 28555000]
#   68 COMMIT  [T= 28655000]
#   69 FETCH1   [T= 28755000] {00c8} :: {a200} JPI 3333
#   69 DECODE1  [T= 28855000]
#   69 EXECUTE1 [T= 28955000]
#   69 COMMIT1  [T= 29055000]
#   70 FETCH1   [T= 29155000] {00cc} :: {b600} JPI 3333
#   70 DECODE1  [T= 29255000]
#   70 EXECUTE1 [T= 29355000]
#   70 COMMIT1  [T= 29455000]
#   71 FETCH1   [T= 29555000] {00d0} :: {ba00} JPI 3333
#   71 DECODE1  [T= 29655000]
#   71 EXECUTE1 [T= 29755000]
#   71 COMMIT1  [T= 29855000]
#   72 FETCH1   [T= 29955000] {00d4} :: {be00} JPI 3333
#   72 DECODE1  [T= 30055000]
#   72 EXECUTE1 [T= 30155000]
#   72 COMMIT1  [T= 30255000]
#   73 LDI    [T= 30355000] R08, 1111
#   73 DECODE  [T= 30455000]
#   73 EXECUTE [T= 30555000]
#   73 COMMIT  [T= 30655000]
#   74 LDI    [T= 30755000] R01, 2222
#   74 DECODE  [T= 30855000]
#   74 EXECUTE [T= 30955000]
#   74 COMMIT  [T= 31055000]
#   75 FETCH   [T= 31155000] {00e0} :: {d481} AND R8,R1
#   75 DECODE  [T= 31255000]
#   75 EXECUTE [T= 31355000]
#   75 COMMIT  [T= 31455000]
#   76 FETCH   [T= 31555000] {00e2} :: {508f} ST R8,Rf
#   76 DECODE  [T= 31655000]
#   76 EXECUTE  [T= 31755000]
#   76 COMMIT  [T= 31855000]
#   77 FETCH1   [T= 31955000] {00e4} :: {a200} JPI 3333
#   77 DECODE1  [T= 32055000]
#   77 EXECUTE1 [T= 32155000]
#   77 COMMIT1  [T= 32255000]
# [T=32305000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00e4 != actual 00e6
#   78 FETCH1   [T= 32355000] {00e8} :: {b600} JPI 3333
# [T=32356000] FAILED in processorCoreInstructionTests: ADDR expected 00e8 != actual xxxx
#   78 DECODE1  [T= 32455000]
#   78 EXECUTE1 [T= 32555000]
#   78 COMMIT1  [T= 32655000]
# [T=32705000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00e8 != actual xxxx
#   79 FETCH1   [T= 32755000] {00ec} :: {ba00} JPI 3333
# [T=32756000] FAILED in processorCoreInstructionTests: ADDR expected 00ec != actual xxxx
#   79 DECODE1  [T= 32855000]
#   79 EXECUTE1 [T= 32955000]
#   79 COMMIT1  [T= 33055000]
# [T=33105000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00ec != actual xxxx
#   80 FETCH1   [T= 33155000] {00f0} :: {be00} JPI 3333
# [T=33156000] FAILED in processorCoreInstructionTests: ADDR expected 00f0 != actual xxxx
#   80 DECODE1  [T= 33255000]
#   80 EXECUTE1 [T= 33355000]
#   80 COMMIT1  [T= 33455000]
# [T=33505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00f0 != actual xxxx
add wave -position 13  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/ARGA
add wave -position 14  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/ARGB
restart; run 50us
#    0 LDI    [T=   355000] R00, faaf
#    0 DECODE  [T=   455000]
#    0 EXECUTE [T=   555000]
#    0 COMMIT  [T=   655000]
#    1 FETCH   [T=   755000] {0004} :: {c3af} MOVAS 0xaf
#    1 DECODE  [T=   855000]
#    1 EXECUTE [T=   955000]
#    1 COMMIT  [T=  1055000]
#    2 FETCH   [T=  1155000] {0006} :: {5080} ST RA,R0
#    2 DECODE  [T=  1255000]
#    2 EXECUTE  [T=  1355000]
#    2 COMMIT  [T=  1455000]
#    3 FETCH   [T=  1555000] {0008} :: {c2fa} MOVAI 0xfa
#    3 DECODE  [T=  1655000]
#    3 EXECUTE [T=  1755000]
#    3 COMMIT  [T=  1855000]
#    4 FETCH   [T=  1955000] {000a} :: {5080} ST RA,R0
#    4 DECODE  [T=  2055000]
#    4 EXECUTE  [T=  2155000]
#    4 COMMIT  [T=  2255000]
#    5 FETCH   [T=  2355000] {000c} :: {c111} MOV R1,0x1
#    5 DECODE  [T=  2455000]
#    5 EXECUTE [T=  2555000]
#    5 COMMIT  [T=  2655000]
#    6 FETCH   [T=  2755000] {000e} :: {c123} MOV R2,0x3
#    6 DECODE  [T=  2855000]
#    6 EXECUTE [T=  2955000]
#    6 COMMIT  [T=  3055000]
#    7 FETCH   [T=  3155000] {0010} :: {c135} MOV R3,0x5
#    7 DECODE  [T=  3255000]
#    7 EXECUTE [T=  3355000]
#    7 COMMIT  [T=  3455000]
#    8 FETCH   [T=  3555000] {0012} :: {c147} MOV R4,0x7
#    8 DECODE  [T=  3655000]
#    8 EXECUTE [T=  3755000]
#    8 COMMIT  [T=  3855000]
#    9 FETCH   [T=  3955000] {0014} :: {5010} ST R1,R0
#    9 DECODE  [T=  4055000]
#    9 EXECUTE  [T=  4155000]
#    9 COMMIT  [T=  4255000]
#   10 FETCH   [T=  4355000] {0016} :: {5020} ST R2,R0
#   10 DECODE  [T=  4455000]
#   10 EXECUTE  [T=  4555000]
#   10 COMMIT  [T=  4655000]
#   11 FETCH   [T=  4755000] {0018} :: {5030} ST R3,R0
#   11 DECODE  [T=  4855000]
#   11 EXECUTE  [T=  4955000]
#   11 COMMIT  [T=  5055000]
#   12 FETCH   [T=  5155000] {001a} :: {5040} ST R4,R0
#   12 DECODE  [T=  5255000]
#   12 EXECUTE  [T=  5355000]
#   12 COMMIT  [T=  5455000]
#   13 LDI    [T=  5555000] R0f, 4040
#   13 DECODE  [T=  5655000]
#   13 EXECUTE [T=  5755000]
#   13 COMMIT  [T=  5855000]
#   14 FETCH   [T=  5955000] {0020} :: {c10a} MOVI R0,a
#   14 DECODE  [T=  6055000]
#   14 EXECUTE [T=  6155000]
#   14 COMMIT  [T=  6255000]
#   15 FETCH   [T=  6355000] {0022} :: {500f} ST R0,Rf
#   15 DECODE  [T=  6455000]
#   15 EXECUTE  [T=  6555000]
#   15 COMMIT  [T=  6655000]
#   16 FETCH   [T=  6755000] {0024} :: {c2aa} MOVAI aa
#   16 DECODE  [T=  6855000]
#   16 EXECUTE [T=  6955000]
#   16 COMMIT  [T=  7055000]
#   17 FETCH   [T=  7155000] {0026} :: {508f} ST R8,Rf
#   17 DECODE  [T=  7255000]
#   17 EXECUTE  [T=  7355000]
#   17 COMMIT  [T=  7455000]
#   18 FETCH   [T=  7555000] {0028} :: {c3bb} MOVAS bb
#   18 DECODE  [T=  7655000]
#   18 EXECUTE [T=  7755000]
#   18 COMMIT  [T=  7855000]
#   19 FETCH   [T=  7955000] {002a} :: {508f} ST R8,Rf
#   19 DECODE  [T=  8055000]
#   19 EXECUTE  [T=  8155000]
#   19 COMMIT  [T=  8255000]
#   20 LDI    [T=  8355000] R01, 1111
#   20 DECODE  [T=  8455000]
#   20 EXECUTE [T=  8555000]
#   20 COMMIT  [T=  8655000]
#   21 LDI    [T=  8755000] R00, 4444
#   21 DECODE  [T=  8855000]
#   21 EXECUTE [T=  8955000]
#   21 COMMIT  [T=  9055000]
#   22 FETCH   [T=  9155000] {0034} :: {c401} ADD R0,R1
#   22 DECODE  [T=  9255000]
#   22 EXECUTE [T=  9355000]
#   22 COMMIT  [T=  9455000]
#   23 FETCH   [T=  9555000] {0036} :: {500f} ST R0,Rf
#   23 DECODE  [T=  9655000]
#   23 EXECUTE  [T=  9755000]
#   23 COMMIT  [T=  9855000]
#   24 LDI    [T=  9955000] R00, 4444
#   24 DECODE  [T= 10055000]
#   24 EXECUTE [T= 10155000]
#   24 COMMIT  [T= 10255000]
#   25 FETCH   [T= 10355000] {003c} :: {c505} ADDI R0,5
#   25 DECODE  [T= 10455000]
#   25 EXECUTE [T= 10555000]
#   25 COMMIT  [T= 10655000]
#   26 FETCH   [T= 10755000] {003e} :: {500f} ST R0,Rf
#   26 DECODE  [T= 10855000]
#   26 EXECUTE  [T= 10955000]
#   26 COMMIT  [T= 11055000]
#   25 LDI    [T= 11155000] R08, 4444
#   25 DECODE  [T= 11255000]
#   25 EXECUTE [T= 11355000]
#   25 COMMIT  [T= 11455000]
#   26 FETCH   [T= 11555000] {0044} :: {c622} ADDAI 22
#   26 DECODE  [T= 11655000]
#   26 EXECUTE [T= 11755000]
#   26 COMMIT  [T= 11855000]
#   27 FETCH   [T= 11955000] {0046} :: {508f} ST R8,Rf
#   27 DECODE  [T= 12055000]
#   27 EXECUTE  [T= 12155000]
#   27 COMMIT  [T= 12255000]
#   28 LDI    [T= 12355000] R08, 4444
#   28 DECODE  [T= 12455000]
#   28 EXECUTE [T= 12555000]
#   28 COMMIT  [T= 12655000]
#   29 FETCH   [T= 12755000] {004c} :: {c782} ADDAS 82
#   29 DECODE  [T= 12855000]
#   29 EXECUTE [T= 12955000]
#   29 COMMIT  [T= 13055000]
#   30 FETCH   [T= 13155000] {004e} :: {508f} ST R8,Rf
#   30 DECODE  [T= 13255000]
#   30 EXECUTE  [T= 13355000]
#   30 COMMIT  [T= 13455000]
#   31 LDI    [T= 13555000] R01, 1111
#   31 DECODE  [T= 13655000]
#   31 EXECUTE [T= 13755000]
#   31 COMMIT  [T= 13855000]
#   32 LDI    [T= 13955000] R08, 4444
#   32 DECODE  [T= 14055000]
#   32 EXECUTE [T= 14155000]
#   32 COMMIT  [T= 14255000]
#   33 FETCH   [T= 14355000] {0058} :: {f881} CMP R8,R1
#   33 DECODE  [T= 14455000]
#   33 EXECUTE [T= 14555000]
#   33 COMMIT  [T= 14655000]
#   34 FETCH   [T= 14755000] {005a} :: {508f} ST R8,Rf
#   34 DECODE  [T= 14855000]
#   34 EXECUTE  [T= 14955000]
#   34 COMMIT  [T= 15055000]
#   35 FETCH   [T= 15155000] {005c} :: {f98a} CMPI R8,a
#   35 DECODE  [T= 15255000]
#   35 EXECUTE [T= 15355000]
#   35 COMMIT  [T= 15455000]
#   36 FETCH   [T= 15555000] {005e} :: {508f} ST R8,Rf
#   36 DECODE  [T= 15655000]
#   36 EXECUTE  [T= 15755000]
#   36 COMMIT  [T= 15855000]
#   37 FETCH   [T= 15955000] {0060} :: {faaa} CMPAI aa
#   37 DECODE  [T= 16055000]
#   37 EXECUTE [T= 16155000]
#   37 COMMIT  [T= 16255000]
#   38 FETCH   [T= 16355000] {0062} :: {508f} ST R8,Rf
#   38 DECODE  [T= 16455000]
#   38 EXECUTE  [T= 16555000]
#   38 COMMIT  [T= 16655000]
#   39 FETCH   [T= 16755000] {0064} :: {fbff} CMPAS ff
#   39 DECODE  [T= 16855000]
#   39 EXECUTE [T= 16955000]
#   39 COMMIT  [T= 17055000]
#   40 FETCH   [T= 17155000] {0066} :: {508f} ST R8,Rf
#   40 DECODE  [T= 17255000]
#   40 EXECUTE  [T= 17355000]
#   40 COMMIT  [T= 17455000]
#   41 LDI    [T= 17555000] R08, 1111
#   41 DECODE  [T= 17655000]
#   41 EXECUTE [T= 17755000]
#   41 COMMIT  [T= 17855000]
#   42 LDI    [T= 17955000] R01, 1111
#   42 DECODE  [T= 18055000]
#   42 EXECUTE [T= 18155000]
#   42 COMMIT  [T= 18255000]
#   43 FETCH   [T= 18355000] {0070} :: {c881} SUB R8,R1
#   43 DECODE  [T= 18455000]
#   43 EXECUTE [T= 18555000]
#   43 COMMIT  [T= 18655000]
#   44 FETCH   [T= 18755000] {0072} :: {508f} ST R8,Rf
#   44 DECODE  [T= 18855000]
#   44 EXECUTE  [T= 18955000]
#   44 COMMIT  [T= 19055000]
#   45 FETCH1   [T= 19155000] {0074} :: {b200} JPI 3333
#   45 DECODE1  [T= 19255000]
#   45 EXECUTE1 [T= 19355000]
#   45 COMMIT1  [T= 19455000]
#   46 FETCH1   [T= 19555000] {0078} :: {a600} JPI 3333
#   46 DECODE1  [T= 19655000]
#   46 EXECUTE1 [T= 19755000]
#   46 COMMIT1  [T= 19855000]
#   47 FETCH1   [T= 19955000] {007c} :: {aa00} JPI 3333
#   47 DECODE1  [T= 20055000]
#   47 EXECUTE1 [T= 20155000]
#   47 COMMIT1  [T= 20255000]
#   48 FETCH1   [T= 20355000] {0080} :: {ae00} JPI 3333
#   48 DECODE1  [T= 20455000]
#   48 EXECUTE1 [T= 20555000]
#   48 COMMIT1  [T= 20655000]
#   49 LDI    [T= 20755000] R08, 1110
#   49 DECODE  [T= 20855000]
#   49 EXECUTE [T= 20955000]
#   49 COMMIT  [T= 21055000]
#   50 LDI    [T= 21155000] R01, 1111
#   50 DECODE  [T= 21255000]
#   50 EXECUTE [T= 21355000]
#   50 COMMIT  [T= 21455000]
#   51 FETCH   [T= 21555000] {008c} :: {c881} SUB R8,R1
#   51 DECODE  [T= 21655000]
#   51 EXECUTE [T= 21755000]
#   51 COMMIT  [T= 21855000]
#   52 FETCH   [T= 21955000] {008e} :: {508f} ST R8,Rf
#   52 DECODE  [T= 22055000]
#   52 EXECUTE  [T= 22155000]
#   52 COMMIT  [T= 22255000]
#   53 FETCH1   [T= 22355000] {0090} :: {a200} JPI 3333
#   53 DECODE1  [T= 22455000]
#   53 EXECUTE1 [T= 22555000]
#   53 COMMIT1  [T= 22655000]
#   54 FETCH1   [T= 22755000] {0094} :: {b600} JPI 3333
#   54 DECODE1  [T= 22855000]
#   54 EXECUTE1 [T= 22955000]
#   54 COMMIT1  [T= 23055000]
#   55 FETCH1   [T= 23155000] {0098} :: {ba00} JPI 3333
#   55 DECODE1  [T= 23255000]
#   55 EXECUTE1 [T= 23355000]
#   55 COMMIT1  [T= 23455000]
#   56 FETCH1   [T= 23555000] {009c} :: {be00} JPI 3333
#   56 DECODE1  [T= 23655000]
#   56 EXECUTE1 [T= 23755000]
#   56 COMMIT1  [T= 23855000]
#   57 LDI    [T= 23955000] R08, 1111
#   57 DECODE  [T= 24055000]
#   57 EXECUTE [T= 24155000]
#   57 COMMIT  [T= 24255000]
#   58 LDI    [T= 24355000] R01, 1111
#   58 DECODE  [T= 24455000]
#   58 EXECUTE [T= 24555000]
#   58 COMMIT  [T= 24655000]
#   59 FETCH   [T= 24755000] {00a8} :: {f881} CMP R8,R1
#   59 DECODE  [T= 24855000]
#   59 EXECUTE [T= 24955000]
#   59 COMMIT  [T= 25055000]
#   60 FETCH   [T= 25155000] {00aa} :: {508f} ST R8,Rf
#   60 DECODE  [T= 25255000]
#   60 EXECUTE  [T= 25355000]
#   60 COMMIT  [T= 25455000]
#   61 FETCH1   [T= 25555000] {00ac} :: {b200} JPI 3333
#   61 DECODE1  [T= 25655000]
#   61 EXECUTE1 [T= 25755000]
#   61 COMMIT1  [T= 25855000]
#   62 FETCH1   [T= 25955000] {00b0} :: {a600} JPI 3333
#   62 DECODE1  [T= 26055000]
#   62 EXECUTE1 [T= 26155000]
#   62 COMMIT1  [T= 26255000]
#   63 FETCH1   [T= 26355000] {00b4} :: {aa00} JPI 3333
#   63 DECODE1  [T= 26455000]
#   63 EXECUTE1 [T= 26555000]
#   63 COMMIT1  [T= 26655000]
#   64 FETCH1   [T= 26755000] {00b8} :: {ae00} JPI 3333
#   64 DECODE1  [T= 26855000]
#   64 EXECUTE1 [T= 26955000]
#   64 COMMIT1  [T= 27055000]
#   65 LDI    [T= 27155000] R08, 1110
#   65 DECODE  [T= 27255000]
#   65 EXECUTE [T= 27355000]
#   65 COMMIT  [T= 27455000]
#   66 LDI    [T= 27555000] R01, 1111
#   66 DECODE  [T= 27655000]
#   66 EXECUTE [T= 27755000]
#   66 COMMIT  [T= 27855000]
#   67 FETCH   [T= 27955000] {00c4} :: {f881} CMP R8,R1
#   67 DECODE  [T= 28055000]
#   67 EXECUTE [T= 28155000]
#   67 COMMIT  [T= 28255000]
#   68 FETCH   [T= 28355000] {00c6} :: {508f} ST R8,Rf
#   68 DECODE  [T= 28455000]
#   68 EXECUTE  [T= 28555000]
#   68 COMMIT  [T= 28655000]
#   69 FETCH1   [T= 28755000] {00c8} :: {a200} JPI 3333
#   69 DECODE1  [T= 28855000]
#   69 EXECUTE1 [T= 28955000]
#   69 COMMIT1  [T= 29055000]
#   70 FETCH1   [T= 29155000] {00cc} :: {b600} JPI 3333
#   70 DECODE1  [T= 29255000]
#   70 EXECUTE1 [T= 29355000]
#   70 COMMIT1  [T= 29455000]
#   71 FETCH1   [T= 29555000] {00d0} :: {ba00} JPI 3333
#   71 DECODE1  [T= 29655000]
#   71 EXECUTE1 [T= 29755000]
#   71 COMMIT1  [T= 29855000]
#   72 FETCH1   [T= 29955000] {00d4} :: {be00} JPI 3333
#   72 DECODE1  [T= 30055000]
#   72 EXECUTE1 [T= 30155000]
#   72 COMMIT1  [T= 30255000]
#   73 LDI    [T= 30355000] R08, 1111
#   73 DECODE  [T= 30455000]
#   73 EXECUTE [T= 30555000]
#   73 COMMIT  [T= 30655000]
#   74 LDI    [T= 30755000] R01, 2222
#   74 DECODE  [T= 30855000]
#   74 EXECUTE [T= 30955000]
#   74 COMMIT  [T= 31055000]
#   75 FETCH   [T= 31155000] {00e0} :: {d481} AND R8,R1
#   75 DECODE  [T= 31255000]
#   75 EXECUTE [T= 31355000]
#   75 COMMIT  [T= 31455000]
#   76 FETCH   [T= 31555000] {00e2} :: {508f} ST R8,Rf
#   76 DECODE  [T= 31655000]
#   76 EXECUTE  [T= 31755000]
#   76 COMMIT  [T= 31855000]
#   77 FETCH1   [T= 31955000] {00e4} :: {a200} JPI 3333
#   77 DECODE1  [T= 32055000]
#   77 EXECUTE1 [T= 32155000]
#   77 COMMIT1  [T= 32255000]
# [T=32305000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00e4 != actual 00e6
#   78 FETCH1   [T= 32355000] {00e8} :: {b600} JPI 3333
# [T=32356000] FAILED in processorCoreInstructionTests: ADDR expected 00e8 != actual xxxx
#   78 DECODE1  [T= 32455000]
#   78 EXECUTE1 [T= 32555000]
#   78 COMMIT1  [T= 32655000]
# [T=32705000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00e8 != actual xxxx
#   79 FETCH1   [T= 32755000] {00ec} :: {ba00} JPI 3333
# [T=32756000] FAILED in processorCoreInstructionTests: ADDR expected 00ec != actual xxxx
#   79 DECODE1  [T= 32855000]
#   79 EXECUTE1 [T= 32955000]
#   79 COMMIT1  [T= 33055000]
# [T=33105000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00ec != actual xxxx
#   80 FETCH1   [T= 33155000] {00f0} :: {be00} JPI 3333
# [T=33156000] FAILED in processorCoreInstructionTests: ADDR expected 00f0 != actual xxxx
#   80 DECODE1  [T= 33255000]
#   80 EXECUTE1 [T= 33355000]
#   80 COMMIT1  [T= 33455000]
# [T=33505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00f0 != actual xxxx
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.sv was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.sv was successful.
# Compile of registers.v was successful.
# 33 compiles, 0 failed with no errors.

restart; run 50us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
#    0 LDI    [T=   355000] R00, faaf
#    0 DECODE  [T=   455000]
#    0 EXECUTE [T=   555000]
#    0 COMMIT  [T=   655000]
#    1 FETCH   [T=   755000] {0004} :: {c3af} MOVAS 0xaf
#    1 DECODE  [T=   855000]
#    1 EXECUTE [T=   955000]
#    1 COMMIT  [T=  1055000]
#    2 FETCH   [T=  1155000] {0006} :: {5080} ST RA,R0
#    2 DECODE  [T=  1255000]
#    2 EXECUTE  [T=  1355000]
#    2 COMMIT  [T=  1455000]
#    3 FETCH   [T=  1555000] {0008} :: {c2fa} MOVAI 0xfa
#    3 DECODE  [T=  1655000]
#    3 EXECUTE [T=  1755000]
#    3 COMMIT  [T=  1855000]
#    4 FETCH   [T=  1955000] {000a} :: {5080} ST RA,R0
#    4 DECODE  [T=  2055000]
#    4 EXECUTE  [T=  2155000]
#    4 COMMIT  [T=  2255000]
#    5 FETCH   [T=  2355000] {000c} :: {c111} MOV R1,0x1
#    5 DECODE  [T=  2455000]
#    5 EXECUTE [T=  2555000]
#    5 COMMIT  [T=  2655000]
#    6 FETCH   [T=  2755000] {000e} :: {c123} MOV R2,0x3
#    6 DECODE  [T=  2855000]
#    6 EXECUTE [T=  2955000]
#    6 COMMIT  [T=  3055000]
#    7 FETCH   [T=  3155000] {0010} :: {c135} MOV R3,0x5
#    7 DECODE  [T=  3255000]
#    7 EXECUTE [T=  3355000]
#    7 COMMIT  [T=  3455000]
#    8 FETCH   [T=  3555000] {0012} :: {c147} MOV R4,0x7
#    8 DECODE  [T=  3655000]
#    8 EXECUTE [T=  3755000]
#    8 COMMIT  [T=  3855000]
#    9 FETCH   [T=  3955000] {0014} :: {5010} ST R1,R0
#    9 DECODE  [T=  4055000]
#    9 EXECUTE  [T=  4155000]
#    9 COMMIT  [T=  4255000]
#   10 FETCH   [T=  4355000] {0016} :: {5020} ST R2,R0
#   10 DECODE  [T=  4455000]
#   10 EXECUTE  [T=  4555000]
#   10 COMMIT  [T=  4655000]
#   11 FETCH   [T=  4755000] {0018} :: {5030} ST R3,R0
#   11 DECODE  [T=  4855000]
#   11 EXECUTE  [T=  4955000]
#   11 COMMIT  [T=  5055000]
#   12 FETCH   [T=  5155000] {001a} :: {5040} ST R4,R0
#   12 DECODE  [T=  5255000]
#   12 EXECUTE  [T=  5355000]
#   12 COMMIT  [T=  5455000]
#   13 LDI    [T=  5555000] R0f, 4040
#   13 DECODE  [T=  5655000]
#   13 EXECUTE [T=  5755000]
#   13 COMMIT  [T=  5855000]
#   14 FETCH   [T=  5955000] {0020} :: {c10a} MOVI R0,a
#   14 DECODE  [T=  6055000]
#   14 EXECUTE [T=  6155000]
#   14 COMMIT  [T=  6255000]
#   15 FETCH   [T=  6355000] {0022} :: {500f} ST R0,Rf
#   15 DECODE  [T=  6455000]
#   15 EXECUTE  [T=  6555000]
#   15 COMMIT  [T=  6655000]
#   16 FETCH   [T=  6755000] {0024} :: {c2aa} MOVAI aa
#   16 DECODE  [T=  6855000]
#   16 EXECUTE [T=  6955000]
#   16 COMMIT  [T=  7055000]
#   17 FETCH   [T=  7155000] {0026} :: {508f} ST R8,Rf
#   17 DECODE  [T=  7255000]
#   17 EXECUTE  [T=  7355000]
#   17 COMMIT  [T=  7455000]
#   18 FETCH   [T=  7555000] {0028} :: {c3bb} MOVAS bb
#   18 DECODE  [T=  7655000]
#   18 EXECUTE [T=  7755000]
#   18 COMMIT  [T=  7855000]
#   19 FETCH   [T=  7955000] {002a} :: {508f} ST R8,Rf
#   19 DECODE  [T=  8055000]
#   19 EXECUTE  [T=  8155000]
#   19 COMMIT  [T=  8255000]
#   20 LDI    [T=  8355000] R01, 1111
#   20 DECODE  [T=  8455000]
#   20 EXECUTE [T=  8555000]
#   20 COMMIT  [T=  8655000]
#   21 LDI    [T=  8755000] R00, 4444
#   21 DECODE  [T=  8855000]
#   21 EXECUTE [T=  8955000]
#   21 COMMIT  [T=  9055000]
#   22 FETCH   [T=  9155000] {0034} :: {c401} ADD R0,R1
#   22 DECODE  [T=  9255000]
#   22 EXECUTE [T=  9355000]
#   22 COMMIT  [T=  9455000]
#   23 FETCH   [T=  9555000] {0036} :: {500f} ST R0,Rf
#   23 DECODE  [T=  9655000]
#   23 EXECUTE  [T=  9755000]
#   23 COMMIT  [T=  9855000]
#   24 LDI    [T=  9955000] R00, 4444
#   24 DECODE  [T= 10055000]
#   24 EXECUTE [T= 10155000]
#   24 COMMIT  [T= 10255000]
#   25 FETCH   [T= 10355000] {003c} :: {c505} ADDI R0,5
#   25 DECODE  [T= 10455000]
#   25 EXECUTE [T= 10555000]
#   25 COMMIT  [T= 10655000]
#   26 FETCH   [T= 10755000] {003e} :: {500f} ST R0,Rf
#   26 DECODE  [T= 10855000]
#   26 EXECUTE  [T= 10955000]
#   26 COMMIT  [T= 11055000]
#   25 LDI    [T= 11155000] R08, 4444
#   25 DECODE  [T= 11255000]
#   25 EXECUTE [T= 11355000]
#   25 COMMIT  [T= 11455000]
#   26 FETCH   [T= 11555000] {0044} :: {c622} ADDAI 22
#   26 DECODE  [T= 11655000]
#   26 EXECUTE [T= 11755000]
#   26 COMMIT  [T= 11855000]
#   27 FETCH   [T= 11955000] {0046} :: {508f} ST R8,Rf
#   27 DECODE  [T= 12055000]
#   27 EXECUTE  [T= 12155000]
#   27 COMMIT  [T= 12255000]
#   28 LDI    [T= 12355000] R08, 4444
#   28 DECODE  [T= 12455000]
#   28 EXECUTE [T= 12555000]
#   28 COMMIT  [T= 12655000]
#   29 FETCH   [T= 12755000] {004c} :: {c782} ADDAS 82
#   29 DECODE  [T= 12855000]
#   29 EXECUTE [T= 12955000]
#   29 COMMIT  [T= 13055000]
#   30 FETCH   [T= 13155000] {004e} :: {508f} ST R8,Rf
#   30 DECODE  [T= 13255000]
#   30 EXECUTE  [T= 13355000]
#   30 COMMIT  [T= 13455000]
#   31 LDI    [T= 13555000] R01, 1111
#   31 DECODE  [T= 13655000]
#   31 EXECUTE [T= 13755000]
#   31 COMMIT  [T= 13855000]
#   32 LDI    [T= 13955000] R08, 4444
#   32 DECODE  [T= 14055000]
#   32 EXECUTE [T= 14155000]
#   32 COMMIT  [T= 14255000]
#   33 FETCH   [T= 14355000] {0058} :: {f881} CMP R8,R1
#   33 DECODE  [T= 14455000]
#   33 EXECUTE [T= 14555000]
#   33 COMMIT  [T= 14655000]
#   34 FETCH   [T= 14755000] {005a} :: {508f} ST R8,Rf
#   34 DECODE  [T= 14855000]
#   34 EXECUTE  [T= 14955000]
#   34 COMMIT  [T= 15055000]
#   35 FETCH   [T= 15155000] {005c} :: {f98a} CMPI R8,a
#   35 DECODE  [T= 15255000]
#   35 EXECUTE [T= 15355000]
#   35 COMMIT  [T= 15455000]
#   36 FETCH   [T= 15555000] {005e} :: {508f} ST R8,Rf
#   36 DECODE  [T= 15655000]
#   36 EXECUTE  [T= 15755000]
#   36 COMMIT  [T= 15855000]
#   37 FETCH   [T= 15955000] {0060} :: {faaa} CMPAI aa
#   37 DECODE  [T= 16055000]
#   37 EXECUTE [T= 16155000]
#   37 COMMIT  [T= 16255000]
#   38 FETCH   [T= 16355000] {0062} :: {508f} ST R8,Rf
#   38 DECODE  [T= 16455000]
#   38 EXECUTE  [T= 16555000]
#   38 COMMIT  [T= 16655000]
#   39 FETCH   [T= 16755000] {0064} :: {fbff} CMPAS ff
#   39 DECODE  [T= 16855000]
#   39 EXECUTE [T= 16955000]
#   39 COMMIT  [T= 17055000]
#   40 FETCH   [T= 17155000] {0066} :: {508f} ST R8,Rf
#   40 DECODE  [T= 17255000]
#   40 EXECUTE  [T= 17355000]
#   40 COMMIT  [T= 17455000]
#   41 LDI    [T= 17555000] R08, 1111
#   41 DECODE  [T= 17655000]
#   41 EXECUTE [T= 17755000]
#   41 COMMIT  [T= 17855000]
#   42 LDI    [T= 17955000] R01, 1111
#   42 DECODE  [T= 18055000]
#   42 EXECUTE [T= 18155000]
#   42 COMMIT  [T= 18255000]
#   43 FETCH   [T= 18355000] {0070} :: {c881} SUB R8,R1
#   43 DECODE  [T= 18455000]
#   43 EXECUTE [T= 18555000]
#   43 COMMIT  [T= 18655000]
#   44 FETCH   [T= 18755000] {0072} :: {508f} ST R8,Rf
#   44 DECODE  [T= 18855000]
#   44 EXECUTE  [T= 18955000]
#   44 COMMIT  [T= 19055000]
#   45 FETCH1   [T= 19155000] {0074} :: {b200} JPI 3333
#   45 DECODE1  [T= 19255000]
#   45 EXECUTE1 [T= 19355000]
#   45 COMMIT1  [T= 19455000]
# [T=19505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0076 != actual 0074
#   45 FETCH2    [T= 19555000] {0078} JPI 3333
#   45 DECODE2   [T= 19655000]
#   45 EXECUTE2  [T= 19755000]
#   45 COMMIT2   [T= 19855000]
#   46 FETCH1   [T= 19955000] {0078} :: {a600} JPI 3333
# [T=19956000] FAILED in processorCoreInstructionTests: ADDR expected 0078 != actual 007a
#   46 DECODE1  [T= 20055000]
#   46 EXECUTE1 [T= 20155000]
#   46 COMMIT1  [T= 20255000]
#   46 FETCH2    [T= 20355000] {007c} JPI 3333
# [T=20356000] FAILED in processorCoreInstructionTests: ADDR expected 007c != actual 007e
#   46 DECODE2   [T= 20455000]
#   46 EXECUTE2  [T= 20555000]
#   46 COMMIT2   [T= 20655000]
#   47 FETCH1   [T= 20755000] {007c} :: {aa00} JPI 3333
# [T=20756000] FAILED in processorCoreInstructionTests: ADDR expected 007c != actual 0080
#   47 DECODE1  [T= 20855000]
#   47 EXECUTE1 [T= 20955000]
#   47 COMMIT1  [T= 21055000]
# [T=21105000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 007e != actual 0080
#   47 FETCH2    [T= 21155000] {0080} JPI 3333
# [T=21156000] FAILED in processorCoreInstructionTests: ADDR expected 0080 != actual 0084
#   47 DECODE2   [T= 21255000]
#   47 EXECUTE2  [T= 21355000]
#   47 COMMIT2   [T= 21455000]
#   48 FETCH1   [T= 21555000] {0080} :: {ae00} JPI 3333
# [T=21556000] FAILED in processorCoreInstructionTests: ADDR expected 0080 != actual 0086
#   48 DECODE1  [T= 21655000]
#   48 EXECUTE1 [T= 21755000]
#   48 COMMIT1  [T= 21855000]
# [T=21905000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0082 != actual 0086
#   48 FETCH2    [T= 21955000] {0084} JPI 3333
# [T=21956000] FAILED in processorCoreInstructionTests: ADDR expected 0084 != actual 008a
#   48 DECODE2   [T= 22055000]
#   48 EXECUTE2  [T= 22155000]
#   48 COMMIT2   [T= 22255000]
#   49 LDI    [T= 22355000] R08, 1110
# [T=22356000] FAILED in processorCoreInstructionTests: ADDR expected 0084 != actual 008c
#   49 DECODE  [T= 22455000]
#   49 EXECUTE [T= 22555000]
#   49 COMMIT  [T= 22655000]
# [T=22655000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0086 != actual 008e
#   50 LDI    [T= 22755000] R01, 1111
# [T=22756000] FAILED in processorCoreInstructionTests: ADDR expected 0088 != actual 0090
#   50 DECODE  [T= 22855000]
#   50 EXECUTE [T= 22955000]
#   50 COMMIT  [T= 23055000]
# [T=23055000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 008a != actual 0092
#   51 FETCH   [T= 23155000] {008c} :: {c881} SUB R8,R1
# [T=23156000] FAILED in processorCoreInstructionTests: ADDR expected 008c != actual 0094
#   51 DECODE  [T= 23255000]
#   51 EXECUTE [T= 23355000]
#   51 COMMIT  [T= 23455000]
#   52 FETCH   [T= 23555000] {008e} :: {508f} ST R8,Rf
# [T=23556000] FAILED in processorCoreInstructionTests: ADDR expected 008e != actual 0096
#   52 DECODE  [T= 23655000]
#   52 EXECUTE  [T= 23755000]
#   52 COMMIT  [T= 23855000]
#   53 FETCH1   [T= 23955000] {0090} :: {a200} JPI 3333
# [T=23956000] FAILED in processorCoreInstructionTests: ADDR expected 0090 != actual 0098
#   53 DECODE1  [T= 24055000]
#   53 EXECUTE1 [T= 24155000]
#   53 COMMIT1  [T= 24255000]
# [T=24305000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0092 != actual 0098
#   53 FETCH2    [T= 24355000] {0094} JPI 3333
# [T=24356000] FAILED in processorCoreInstructionTests: ADDR expected 0094 != actual 009c
#   53 DECODE2   [T= 24455000]
#   53 EXECUTE2  [T= 24555000]
#   53 COMMIT2   [T= 24655000]
#   54 FETCH1   [T= 24755000] {0094} :: {b600} JPI 3333
# [T=24756000] FAILED in processorCoreInstructionTests: ADDR expected 0094 != actual 009e
#   54 DECODE1  [T= 24855000]
#   54 EXECUTE1 [T= 24955000]
#   54 COMMIT1  [T= 25055000]
# [T=25105000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0096 != actual 009e
#   54 FETCH2    [T= 25155000] {0098} JPI 3333
# [T=25156000] FAILED in processorCoreInstructionTests: ADDR expected 0098 != actual 00a2
#   54 DECODE2   [T= 25255000]
#   54 EXECUTE2  [T= 25355000]
#   54 COMMIT2   [T= 25455000]
#   55 FETCH1   [T= 25555000] {0098} :: {ba00} JPI 3333
# [T=25556000] FAILED in processorCoreInstructionTests: ADDR expected 0098 != actual 00a4
#   55 DECODE1  [T= 25655000]
#   55 EXECUTE1 [T= 25755000]
#   55 COMMIT1  [T= 25855000]
# [T=25905000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 009a != actual 00a4
#   55 FETCH2    [T= 25955000] {009c} JPI 3333
# [T=25956000] FAILED in processorCoreInstructionTests: ADDR expected 009c != actual 00a8
#   55 DECODE2   [T= 26055000]
#   55 EXECUTE2  [T= 26155000]
#   55 COMMIT2   [T= 26255000]
#   56 FETCH1   [T= 26355000] {009c} :: {be00} JPI 3333
# [T=26356000] FAILED in processorCoreInstructionTests: ADDR expected 009c != actual 00aa
#   56 DECODE1  [T= 26455000]
#   56 EXECUTE1 [T= 26555000]
#   56 COMMIT1  [T= 26655000]
# [T=26705000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 009e != actual 00aa
#   56 FETCH2    [T= 26755000] {00a0} JPI 3333
# [T=26756000] FAILED in processorCoreInstructionTests: ADDR expected 00a0 != actual 00ae
#   56 DECODE2   [T= 26855000]
#   56 EXECUTE2  [T= 26955000]
#   56 COMMIT2   [T= 27055000]
#   57 LDI    [T= 27155000] R08, 1111
# [T=27156000] FAILED in processorCoreInstructionTests: ADDR expected 00a0 != actual 00b0
#   57 DECODE  [T= 27255000]
#   57 EXECUTE [T= 27355000]
#   57 COMMIT  [T= 27455000]
# [T=27455000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00a2 != actual 00b2
#   58 LDI    [T= 27555000] R01, 1111
# [T=27556000] FAILED in processorCoreInstructionTests: ADDR expected 00a4 != actual 00b4
#   58 DECODE  [T= 27655000]
#   58 EXECUTE [T= 27755000]
#   58 COMMIT  [T= 27855000]
# [T=27855000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00a6 != actual 00b6
#   59 FETCH   [T= 27955000] {00a8} :: {f881} CMP R8,R1
# [T=27956000] FAILED in processorCoreInstructionTests: ADDR expected 00a8 != actual 00b8
#   59 DECODE  [T= 28055000]
#   59 EXECUTE [T= 28155000]
#   59 COMMIT  [T= 28255000]
#   60 FETCH   [T= 28355000] {00aa} :: {508f} ST R8,Rf
# [T=28356000] FAILED in processorCoreInstructionTests: ADDR expected 00aa != actual 00ba
#   60 DECODE  [T= 28455000]
#   60 EXECUTE  [T= 28555000]
#   60 COMMIT  [T= 28655000]
#   61 FETCH1   [T= 28755000] {00ac} :: {b200} JPI 3333
# [T=28756000] FAILED in processorCoreInstructionTests: ADDR expected 00ac != actual 00bc
#   61 DECODE1  [T= 28855000]
#   61 EXECUTE1 [T= 28955000]
#   61 COMMIT1  [T= 29055000]
# [T=29105000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00ae != actual 00bc
#   61 FETCH2    [T= 29155000] {00b0} JPI 3333
# [T=29156000] FAILED in processorCoreInstructionTests: ADDR expected 00b0 != actual 00c0
#   61 DECODE2   [T= 29255000]
#   61 EXECUTE2  [T= 29355000]
#   61 COMMIT2   [T= 29455000]
#   62 FETCH1   [T= 29555000] {00b0} :: {a600} JPI 3333
# [T=29556000] FAILED in processorCoreInstructionTests: ADDR expected 00b0 != actual 00c2
#   62 DECODE1  [T= 29655000]
#   62 EXECUTE1 [T= 29755000]
#   62 COMMIT1  [T= 29855000]
# [T=29905000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00b2 != actual 00c2
#   62 FETCH2    [T= 29955000] {00b4} JPI 3333
# [T=29956000] FAILED in processorCoreInstructionTests: ADDR expected 00b4 != actual 00c6
#   62 DECODE2   [T= 30055000]
#   62 EXECUTE2  [T= 30155000]
#   62 COMMIT2   [T= 30255000]
#   63 FETCH1   [T= 30355000] {00b4} :: {aa00} JPI 3333
# [T=30356000] FAILED in processorCoreInstructionTests: ADDR expected 00b4 != actual 00c8
#   63 DECODE1  [T= 30455000]
#   63 EXECUTE1 [T= 30555000]
#   63 COMMIT1  [T= 30655000]
# [T=30705000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00b6 != actual 00c8
#   63 FETCH2    [T= 30755000] {00b8} JPI 3333
# [T=30756000] FAILED in processorCoreInstructionTests: ADDR expected 00b8 != actual 00cc
#   63 DECODE2   [T= 30855000]
#   63 EXECUTE2  [T= 30955000]
#   63 COMMIT2   [T= 31055000]
#   64 FETCH1   [T= 31155000] {00b8} :: {ae00} JPI 3333
# [T=31156000] FAILED in processorCoreInstructionTests: ADDR expected 00b8 != actual 00ce
#   64 DECODE1  [T= 31255000]
#   64 EXECUTE1 [T= 31355000]
#   64 COMMIT1  [T= 31455000]
# [T=31505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00ba != actual 00ce
#   64 FETCH2    [T= 31555000] {00bc} JPI 3333
# [T=31556000] FAILED in processorCoreInstructionTests: ADDR expected 00bc != actual 00d2
#   64 DECODE2   [T= 31655000]
#   64 EXECUTE2  [T= 31755000]
#   64 COMMIT2   [T= 31855000]
#   65 LDI    [T= 31955000] R08, 1110
# [T=31956000] FAILED in processorCoreInstructionTests: ADDR expected 00bc != actual 00d4
#   65 DECODE  [T= 32055000]
#   65 EXECUTE [T= 32155000]
#   65 COMMIT  [T= 32255000]
# [T=32255000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00be != actual 00d6
#   66 LDI    [T= 32355000] R01, 1111
# [T=32356000] FAILED in processorCoreInstructionTests: ADDR expected 00c0 != actual 00d8
#   66 DECODE  [T= 32455000]
#   66 EXECUTE [T= 32555000]
#   66 COMMIT  [T= 32655000]
# [T=32655000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00c2 != actual 00da
#   67 FETCH   [T= 32755000] {00c4} :: {f881} CMP R8,R1
# [T=32756000] FAILED in processorCoreInstructionTests: ADDR expected 00c4 != actual 00dc
#   67 DECODE  [T= 32855000]
#   67 EXECUTE [T= 32955000]
#   67 COMMIT  [T= 33055000]
#   68 FETCH   [T= 33155000] {00c6} :: {508f} ST R8,Rf
# [T=33156000] FAILED in processorCoreInstructionTests: ADDR expected 00c6 != actual 00de
#   68 DECODE  [T= 33255000]
#   68 EXECUTE  [T= 33355000]
#   68 COMMIT  [T= 33455000]
#   69 FETCH1   [T= 33555000] {00c8} :: {a200} JPI 3333
# [T=33556000] FAILED in processorCoreInstructionTests: ADDR expected 00c8 != actual 00e0
#   69 DECODE1  [T= 33655000]
#   69 EXECUTE1 [T= 33755000]
#   69 COMMIT1  [T= 33855000]
# [T=33905000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00ca != actual 00e0
#   69 FETCH2    [T= 33955000] {00cc} JPI 3333
# [T=33956000] FAILED in processorCoreInstructionTests: ADDR expected 00cc != actual 00e4
#   69 DECODE2   [T= 34055000]
#   69 EXECUTE2  [T= 34155000]
#   69 COMMIT2   [T= 34255000]
#   70 FETCH1   [T= 34355000] {00cc} :: {b600} JPI 3333
# [T=34356000] FAILED in processorCoreInstructionTests: ADDR expected 00cc != actual 00e6
#   70 DECODE1  [T= 34455000]
#   70 EXECUTE1 [T= 34555000]
#   70 COMMIT1  [T= 34655000]
# [T=34705000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00ce != actual 00e6
#   70 FETCH2    [T= 34755000] {00d0} JPI 3333
# [T=34756000] FAILED in processorCoreInstructionTests: ADDR expected 00d0 != actual 00ea
#   70 DECODE2   [T= 34855000]
#   70 EXECUTE2  [T= 34955000]
#   70 COMMIT2   [T= 35055000]
#   71 FETCH1   [T= 35155000] {00d0} :: {ba00} JPI 3333
# [T=35156000] FAILED in processorCoreInstructionTests: ADDR expected 00d0 != actual 00ec
#   71 DECODE1  [T= 35255000]
#   71 EXECUTE1 [T= 35355000]
#   71 COMMIT1  [T= 35455000]
# [T=35505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00d2 != actual 00ec
#   71 FETCH2    [T= 35555000] {00d4} JPI 3333
# [T=35556000] FAILED in processorCoreInstructionTests: ADDR expected 00d4 != actual 00f0
#   71 DECODE2   [T= 35655000]
#   71 EXECUTE2  [T= 35755000]
#   71 COMMIT2   [T= 35855000]
#   72 FETCH1   [T= 35955000] {00d4} :: {be00} JPI 3333
# [T=35956000] FAILED in processorCoreInstructionTests: ADDR expected 00d4 != actual 00f2
#   72 DECODE1  [T= 36055000]
#   72 EXECUTE1 [T= 36155000]
#   72 COMMIT1  [T= 36255000]
# [T=36305000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00d6 != actual 00f2
#   72 FETCH2    [T= 36355000] {00d8} JPI 3333
# [T=36356000] FAILED in processorCoreInstructionTests: ADDR expected 00d8 != actual 00f6
#   72 DECODE2   [T= 36455000]
#   72 EXECUTE2  [T= 36555000]
#   72 COMMIT2   [T= 36655000]
#   73 LDI    [T= 36755000] R08, 1111
# [T=36756000] FAILED in processorCoreInstructionTests: ADDR expected 00d8 != actual 00f8
#   73 DECODE  [T= 36855000]
#   73 EXECUTE [T= 36955000]
#   73 COMMIT  [T= 37055000]
# [T=37055000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00da != actual 00fa
#   74 LDI    [T= 37155000] R01, 2222
# [T=37156000] FAILED in processorCoreInstructionTests: ADDR expected 00dc != actual 00fc
#   74 DECODE  [T= 37255000]
#   74 EXECUTE [T= 37355000]
#   74 COMMIT  [T= 37455000]
# [T=37455000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00de != actual 00fe
#   75 FETCH   [T= 37555000] {00e0} :: {d481} AND R8,R1
# [T=37556000] FAILED in processorCoreInstructionTests: ADDR expected 00e0 != actual 0100
#   75 DECODE  [T= 37655000]
#   75 EXECUTE [T= 37755000]
#   75 COMMIT  [T= 37855000]
#   76 FETCH   [T= 37955000] {00e2} :: {508f} ST R8,Rf
# [T=37956000] FAILED in processorCoreInstructionTests: ADDR expected 00e2 != actual 0102
#   76 DECODE  [T= 38055000]
#   76 EXECUTE  [T= 38155000]
#   76 COMMIT  [T= 38255000]
#   77 FETCH1   [T= 38355000] {00e4} :: {a200} JPI 3333
# [T=38356000] FAILED in processorCoreInstructionTests: ADDR expected 00e4 != actual 0104
#   77 DECODE1  [T= 38455000]
#   77 EXECUTE1 [T= 38555000]
#   77 COMMIT1  [T= 38655000]
# [T=38705000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00e6 != actual 0106
#   77 FETCH2    [T= 38755000] {00e8} JPI 3333
# [T=38756000] FAILED in processorCoreInstructionTests: ADDR expected 00e8 != actual 3333
#   77 DECODE2   [T= 38855000]
#   77 EXECUTE2  [T= 38955000]
#   77 COMMIT2   [T= 39055000]
#   78 FETCH1   [T= 39155000] {00e8} :: {b600} JPI 3333
# [T=39156000] FAILED in processorCoreInstructionTests: ADDR expected 00e8 != actual 3335
#   78 DECODE1  [T= 39255000]
#   78 EXECUTE1 [T= 39355000]
#   78 COMMIT1  [T= 39455000]
# [T=39505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00ea != actual 3337
#   78 FETCH2    [T= 39555000] {00ec} JPI 3333
# [T=39556000] FAILED in processorCoreInstructionTests: ADDR expected 00ec != actual 3333
#   78 DECODE2   [T= 39655000]
#   78 EXECUTE2  [T= 39755000]
#   78 COMMIT2   [T= 39855000]
#   79 FETCH1   [T= 39955000] {00ec} :: {ba00} JPI 3333
# [T=39956000] FAILED in processorCoreInstructionTests: ADDR expected 00ec != actual 3335
#   79 DECODE1  [T= 40055000]
#   79 EXECUTE1 [T= 40155000]
#   79 COMMIT1  [T= 40255000]
# [T=40305000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00ee != actual 3337
#   79 FETCH2    [T= 40355000] {00f0} JPI 3333
# [T=40356000] FAILED in processorCoreInstructionTests: ADDR expected 00f0 != actual 3333
#   79 DECODE2   [T= 40455000]
#   79 EXECUTE2  [T= 40555000]
#   79 COMMIT2   [T= 40655000]
#   80 FETCH1   [T= 40755000] {00f0} :: {be00} JPI 3333
# [T=40756000] FAILED in processorCoreInstructionTests: ADDR expected 00f0 != actual 3335
#   80 DECODE1  [T= 40855000]
#   80 EXECUTE1 [T= 40955000]
#   80 COMMIT1  [T= 41055000]
# [T=41105000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00f2 != actual 3337
#   80 FETCH2    [T= 41155000] {00f4} JPI 3333
# [T=41156000] FAILED in processorCoreInstructionTests: ADDR expected 00f4 != actual 3333
#   80 DECODE2   [T= 41255000]
#   80 EXECUTE2  [T= 41355000]
#   80 COMMIT2   [T= 41455000]
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.sv was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.sv was successful.
# Compile of registers.v was successful.
# 33 compiles, 0 failed with no errors.
