
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,8,cc,0,1,offset}                   Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.CIA=>ALU.A                                           Premise(F3)
	S6= A_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= SEXT.Out=>A_EX.In                                      Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= IR_MEM.Out20_18=>CP1.cc                                Premise(F12)
	S15= IR_MEM.Out16=>CP1.tf                                   Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S35= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S36= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F34)
	S37= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F35)
	S38= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F36)
	S39= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= ConditionReg_WB.Out=>CU_WB.fp                          Premise(F44)
	S47= CP1.fp=>ConditionReg_DMMU1.In                          Premise(F45)
	S48= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F46)
	S49= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F47)
	S50= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F48)
	S51= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F49)
	S52= ICache.Hit=>FU.ICacheHit                               Premise(F50)
	S53= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F51)
	S54= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F52)
	S55= IR_EX.Out=>FU.IR_EX                                    Premise(F53)
	S56= IR_ID.Out=>FU.IR_ID                                    Premise(F54)
	S57= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F55)
	S58= IR_MEM.Out=>FU.IR_MEM                                  Premise(F56)
	S59= IR_WB.Out=>FU.IR_WB                                    Premise(F57)
	S60= IMMU.Addr=>IAddrReg.In                                 Premise(F58)
	S61= PC.Out=>ICache.IEA                                     Premise(F59)
	S62= ICache.IEA=addr                                        Path(S4,S61)
	S63= ICache.Hit=ICacheHit(addr)                             ICache-Search(S62)
	S64= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S63,S34)
	S65= FU.ICacheHit=ICacheHit(addr)                           Path(S63,S52)
	S66= PC.Out=>ICache.IEA                                     Premise(F60)
	S67= IMem.MEM8WordOut=>ICache.WData                         Premise(F61)
	S68= ICache.Out=>ICacheReg.In                               Premise(F62)
	S69= PC.Out=>IMMU.IEA                                       Premise(F63)
	S70= IMMU.IEA=addr                                          Path(S4,S69)
	S71= CP0.ASID=>IMMU.PID                                     Premise(F64)
	S72= IMMU.PID=pid                                           Path(S3,S71)
	S73= IMMU.Addr={pid,addr}                                   IMMU-Search(S72,S70)
	S74= IAddrReg.In={pid,addr}                                 Path(S73,S60)
	S75= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S72,S70)
	S76= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S75,S35)
	S77= IAddrReg.Out=>IMem.RAddr                               Premise(F65)
	S78= ICacheReg.Out=>IRMux.CacheData                         Premise(F66)
	S79= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F67)
	S80= IMem.Out=>IRMux.MemData                                Premise(F68)
	S81= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F69)
	S82= IR_MEM.Out=>IR_DMMU1.In                                Premise(F70)
	S83= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F71)
	S84= IR_ID.Out=>IR_EX.In                                    Premise(F72)
	S85= ICache.Out=>IR_ID.In                                   Premise(F73)
	S86= IRMux.Out=>IR_ID.In                                    Premise(F74)
	S87= ICache.Out=>IR_IMMU.In                                 Premise(F75)
	S88= IR_EX.Out=>IR_MEM.In                                   Premise(F76)
	S89= IR_DMMU2.Out=>IR_WB.In                                 Premise(F77)
	S90= IR_MEM.Out=>IR_WB.In                                   Premise(F78)
	S91= ALUOut_WB.Out=>PC.In                                   Premise(F79)
	S92= IR_ID.Out15_0=>SEXT.In                                 Premise(F80)
	S93= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F81)
	S94= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F82)
	S95= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F83)
	S96= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F84)
	S97= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F85)
	S98= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F86)
	S99= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F87)
	S100= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F88)
	S101= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F89)
	S102= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F90)
	S103= IR_EX.Out31_26=>CU_EX.Op                              Premise(F91)
	S104= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F92)
	S105= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F93)
	S106= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F94)
	S107= IR_ID.Out31_26=>CU_ID.Op                              Premise(F95)
	S108= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F96)
	S109= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F97)
	S110= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F98)
	S111= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F99)
	S112= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F100)
	S113= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F101)
	S114= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F102)
	S115= IR_WB.Out31_26=>CU_WB.Op                              Premise(F103)
	S116= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F104)
	S117= CtrlPC=0                                              Premise(F105)
	S118= CtrlPCInc=0                                           Premise(F106)
	S119= PC[Out]=addr                                          PC-Hold(S1,S117,S118)
	S120= CtrlA_EX=0                                            Premise(F107)
	S121= CtrlALUOut_MEM=0                                      Premise(F108)
	S122= CtrlALUOut_DMMU1=0                                    Premise(F109)
	S123= CtrlALUOut_DMMU2=0                                    Premise(F110)
	S124= CtrlALUOut_WB=0                                       Premise(F111)
	S125= CtrlA_MEM=0                                           Premise(F112)
	S126= CtrlA_WB=0                                            Premise(F113)
	S127= CtrlIR_MEM=0                                          Premise(F114)
	S128= CtrlCP1=0                                             Premise(F115)
	S129= CtrlICache=0                                          Premise(F116)
	S130= CtrlIMMU=0                                            Premise(F117)
	S131= CtrlConditionReg_WB=0                                 Premise(F118)
	S132= CtrlConditionReg_DMMU1=0                              Premise(F119)
	S133= CtrlConditionReg_DMMU2=0                              Premise(F120)
	S134= CtrlConditionReg_MEM=0                                Premise(F121)
	S135= CtrlIR_DMMU1=0                                        Premise(F122)
	S136= CtrlIR_DMMU2=0                                        Premise(F123)
	S137= CtrlIR_EX=0                                           Premise(F124)
	S138= CtrlIR_ID=0                                           Premise(F125)
	S139= CtrlIR_IMMU=1                                         Premise(F126)
	S140= CtrlIR_WB=0                                           Premise(F127)
	S141= CtrlIAddrReg=1                                        Premise(F128)
	S142= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S74,S141)
	S143= CtrlIMem=0                                            Premise(F129)
	S144= IMem[{pid,addr}]={17,8,cc,0,1,offset}                 IMem-Hold(S2,S143)
	S145= CtrlICacheReg=1                                       Premise(F130)
	S146= CtrlASIDIn=0                                          Premise(F131)
	S147= CtrlCP0=0                                             Premise(F132)
	S148= CP0[ASID]=pid                                         CP0-Hold(S0,S147)
	S149= CtrlEPCIn=0                                           Premise(F133)
	S150= CtrlExCodeIn=0                                        Premise(F134)
	S151= CtrlIRMux=0                                           Premise(F135)

IMMU	S152= PC.Out=addr                                           PC-Out(S119)
	S153= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S142)
	S154= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S142)
	S155= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S142)
	S156= CP0.ASID=pid                                          CP0-Read-ASID(S148)
	S157= PC.CIA=>ALU.A                                         Premise(F136)
	S158= A_EX.Out=>ALU.B                                       Premise(F137)
	S159= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F138)
	S160= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F139)
	S161= ALU.Out=>ALUOut_MEM.In                                Premise(F140)
	S162= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F141)
	S163= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F142)
	S164= SEXT.Out=>A_EX.In                                     Premise(F143)
	S165= A_MEM.Out=>A_WB.In                                    Premise(F144)
	S166= IR_MEM.Out20_18=>CP1.cc                               Premise(F145)
	S167= IR_MEM.Out16=>CP1.tf                                  Premise(F146)
	S168= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F147)
	S169= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F148)
	S170= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F149)
	S171= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F150)
	S172= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F151)
	S173= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F152)
	S174= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F153)
	S175= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F154)
	S176= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F155)
	S177= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F156)
	S178= FU.Bub_ID=>CU_ID.Bub                                  Premise(F157)
	S179= FU.Halt_ID=>CU_ID.Halt                                Premise(F158)
	S180= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F159)
	S181= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F160)
	S182= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F161)
	S183= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F162)
	S184= FU.Bub_IF=>CU_IF.Bub                                  Premise(F163)
	S185= FU.Halt_IF=>CU_IF.Halt                                Premise(F164)
	S186= ICache.Hit=>CU_IF.ICacheHit                           Premise(F165)
	S187= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F166)
	S188= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F167)
	S189= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F168)
	S190= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F169)
	S191= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F170)
	S192= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F171)
	S193= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F172)
	S194= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F173)
	S195= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F174)
	S196= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F175)
	S197= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F176)
	S198= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F177)
	S199= CP1.fp=>ConditionReg_DMMU1.In                         Premise(F178)
	S200= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F179)
	S201= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F180)
	S202= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F181)
	S203= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F182)
	S204= ICache.Hit=>FU.ICacheHit                              Premise(F183)
	S205= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F184)
	S206= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F185)
	S207= IR_EX.Out=>FU.IR_EX                                   Premise(F186)
	S208= IR_ID.Out=>FU.IR_ID                                   Premise(F187)
	S209= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F188)
	S210= IR_MEM.Out=>FU.IR_MEM                                 Premise(F189)
	S211= IR_WB.Out=>FU.IR_WB                                   Premise(F190)
	S212= IMMU.Addr=>IAddrReg.In                                Premise(F191)
	S213= PC.Out=>ICache.IEA                                    Premise(F192)
	S214= ICache.IEA=addr                                       Path(S152,S213)
	S215= ICache.Hit=ICacheHit(addr)                            ICache-Search(S214)
	S216= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S215,S186)
	S217= FU.ICacheHit=ICacheHit(addr)                          Path(S215,S204)
	S218= PC.Out=>ICache.IEA                                    Premise(F193)
	S219= IMem.MEM8WordOut=>ICache.WData                        Premise(F194)
	S220= ICache.Out=>ICacheReg.In                              Premise(F195)
	S221= PC.Out=>IMMU.IEA                                      Premise(F196)
	S222= IMMU.IEA=addr                                         Path(S152,S221)
	S223= CP0.ASID=>IMMU.PID                                    Premise(F197)
	S224= IMMU.PID=pid                                          Path(S156,S223)
	S225= IMMU.Addr={pid,addr}                                  IMMU-Search(S224,S222)
	S226= IAddrReg.In={pid,addr}                                Path(S225,S212)
	S227= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S224,S222)
	S228= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S227,S187)
	S229= IAddrReg.Out=>IMem.RAddr                              Premise(F198)
	S230= IMem.RAddr={pid,addr}                                 Path(S153,S229)
	S231= IMem.Out={17,8,cc,0,1,offset}                         IMem-Read(S230,S144)
	S232= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S230,S144)
	S233= ICache.WData=IMemGet8Word({pid,addr})                 Path(S232,S219)
	S234= ICacheReg.Out=>IRMux.CacheData                        Premise(F199)
	S235= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F200)
	S236= IMem.Out=>IRMux.MemData                               Premise(F201)
	S237= IRMux.MemData={17,8,cc,0,1,offset}                    Path(S231,S236)
	S238= IRMux.Out={17,8,cc,0,1,offset}                        IRMux-Select2(S237)
	S239= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F202)
	S240= IR_MEM.Out=>IR_DMMU1.In                               Premise(F203)
	S241= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F204)
	S242= IR_ID.Out=>IR_EX.In                                   Premise(F205)
	S243= ICache.Out=>IR_ID.In                                  Premise(F206)
	S244= IRMux.Out=>IR_ID.In                                   Premise(F207)
	S245= IR_ID.In={17,8,cc,0,1,offset}                         Path(S238,S244)
	S246= ICache.Out=>IR_IMMU.In                                Premise(F208)
	S247= IR_EX.Out=>IR_MEM.In                                  Premise(F209)
	S248= IR_DMMU2.Out=>IR_WB.In                                Premise(F210)
	S249= IR_MEM.Out=>IR_WB.In                                  Premise(F211)
	S250= ALUOut_WB.Out=>PC.In                                  Premise(F212)
	S251= IR_ID.Out15_0=>SEXT.In                                Premise(F213)
	S252= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F214)
	S253= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F215)
	S254= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F216)
	S255= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F217)
	S256= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F218)
	S257= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F219)
	S258= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F220)
	S259= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F221)
	S260= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F222)
	S261= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F223)
	S262= IR_EX.Out31_26=>CU_EX.Op                              Premise(F224)
	S263= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F225)
	S264= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F226)
	S265= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F227)
	S266= IR_ID.Out31_26=>CU_ID.Op                              Premise(F228)
	S267= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F229)
	S268= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F230)
	S269= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F231)
	S270= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F232)
	S271= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F233)
	S272= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F234)
	S273= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F235)
	S274= IR_WB.Out31_26=>CU_WB.Op                              Premise(F236)
	S275= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F237)
	S276= CtrlPC=0                                              Premise(F238)
	S277= CtrlPCInc=1                                           Premise(F239)
	S278= PC[Out]=addr+4                                        PC-Inc(S119,S276,S277)
	S279= PC[CIA]=addr                                          PC-Inc(S119,S276,S277)
	S280= CtrlA_EX=0                                            Premise(F240)
	S281= CtrlALUOut_MEM=0                                      Premise(F241)
	S282= CtrlALUOut_DMMU1=0                                    Premise(F242)
	S283= CtrlALUOut_DMMU2=0                                    Premise(F243)
	S284= CtrlALUOut_WB=0                                       Premise(F244)
	S285= CtrlA_MEM=0                                           Premise(F245)
	S286= CtrlA_WB=0                                            Premise(F246)
	S287= CtrlIR_MEM=0                                          Premise(F247)
	S288= CtrlCP1=0                                             Premise(F248)
	S289= CtrlICache=1                                          Premise(F249)
	S290= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S214,S233,S289)
	S291= CtrlIMMU=0                                            Premise(F250)
	S292= CtrlConditionReg_WB=0                                 Premise(F251)
	S293= CtrlConditionReg_DMMU1=0                              Premise(F252)
	S294= CtrlConditionReg_DMMU2=0                              Premise(F253)
	S295= CtrlConditionReg_MEM=0                                Premise(F254)
	S296= CtrlIR_DMMU1=0                                        Premise(F255)
	S297= CtrlIR_DMMU2=0                                        Premise(F256)
	S298= CtrlIR_EX=0                                           Premise(F257)
	S299= CtrlIR_ID=1                                           Premise(F258)
	S300= [IR_ID]={17,8,cc,0,1,offset}                          IR_ID-Write(S245,S299)
	S301= CtrlIR_IMMU=0                                         Premise(F259)
	S302= CtrlIR_WB=0                                           Premise(F260)
	S303= CtrlIAddrReg=0                                        Premise(F261)
	S304= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S142,S303)
	S305= CtrlIMem=0                                            Premise(F262)
	S306= IMem[{pid,addr}]={17,8,cc,0,1,offset}                 IMem-Hold(S144,S305)
	S307= CtrlICacheReg=0                                       Premise(F263)
	S308= CtrlASIDIn=0                                          Premise(F264)
	S309= CtrlCP0=0                                             Premise(F265)
	S310= CP0[ASID]=pid                                         CP0-Hold(S148,S309)
	S311= CtrlEPCIn=0                                           Premise(F266)
	S312= CtrlExCodeIn=0                                        Premise(F267)
	S313= CtrlIRMux=0                                           Premise(F268)

ID	S314= PC.Out=addr+4                                         PC-Out(S278)
	S315= PC.CIA=addr                                           PC-Out(S279)
	S316= PC.CIA31_28=addr[31:28]                               PC-Out(S279)
	S317= IR_ID.Out={17,8,cc,0,1,offset}                        IR-Out(S300)
	S318= IR_ID.Out31_26=17                                     IR-Out(S300)
	S319= IR_ID.Out25_21=8                                      IR-Out(S300)
	S320= IR_ID.Out20_18=cc                                     IR-Out(S300)
	S321= IR_ID.Out17=0                                         IR-Out(S300)
	S322= IR_ID.Out16=1                                         IR-Out(S300)
	S323= IR_ID.Out15_0=offset                                  IR-Out(S300)
	S324= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S304)
	S325= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S304)
	S326= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S304)
	S327= CP0.ASID=pid                                          CP0-Read-ASID(S310)
	S328= PC.CIA=>ALU.A                                         Premise(F269)
	S329= ALU.A=addr                                            Path(S315,S328)
	S330= A_EX.Out=>ALU.B                                       Premise(F270)
	S331= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F271)
	S332= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F272)
	S333= ALU.Out=>ALUOut_MEM.In                                Premise(F273)
	S334= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F274)
	S335= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F275)
	S336= SEXT.Out=>A_EX.In                                     Premise(F276)
	S337= A_MEM.Out=>A_WB.In                                    Premise(F277)
	S338= IR_MEM.Out20_18=>CP1.cc                               Premise(F278)
	S339= IR_MEM.Out16=>CP1.tf                                  Premise(F279)
	S340= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F280)
	S341= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F281)
	S342= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F282)
	S343= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F283)
	S344= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F284)
	S345= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F285)
	S346= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F286)
	S347= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F287)
	S348= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F288)
	S349= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F289)
	S350= FU.Bub_ID=>CU_ID.Bub                                  Premise(F290)
	S351= FU.Halt_ID=>CU_ID.Halt                                Premise(F291)
	S352= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F292)
	S353= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F293)
	S354= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F294)
	S355= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F295)
	S356= FU.Bub_IF=>CU_IF.Bub                                  Premise(F296)
	S357= FU.Halt_IF=>CU_IF.Halt                                Premise(F297)
	S358= ICache.Hit=>CU_IF.ICacheHit                           Premise(F298)
	S359= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F299)
	S360= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F300)
	S361= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F301)
	S362= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F302)
	S363= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F303)
	S364= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F304)
	S365= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F305)
	S366= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F306)
	S367= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F307)
	S368= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F308)
	S369= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F309)
	S370= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F310)
	S371= CP1.fp=>ConditionReg_DMMU1.In                         Premise(F311)
	S372= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F312)
	S373= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F313)
	S374= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F314)
	S375= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F315)
	S376= ICache.Hit=>FU.ICacheHit                              Premise(F316)
	S377= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F317)
	S378= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F318)
	S379= IR_EX.Out=>FU.IR_EX                                   Premise(F319)
	S380= IR_ID.Out=>FU.IR_ID                                   Premise(F320)
	S381= FU.IR_ID={17,8,cc,0,1,offset}                         Path(S317,S380)
	S382= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F321)
	S383= IR_MEM.Out=>FU.IR_MEM                                 Premise(F322)
	S384= IR_WB.Out=>FU.IR_WB                                   Premise(F323)
	S385= FU.InID1_RReg=5'b00000                                Premise(F324)
	S386= FU.InID2_RReg=5'b00000                                Premise(F325)
	S387= IMMU.Addr=>IAddrReg.In                                Premise(F326)
	S388= PC.Out=>ICache.IEA                                    Premise(F327)
	S389= ICache.IEA=addr+4                                     Path(S314,S388)
	S390= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S389)
	S391= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S390,S358)
	S392= FU.ICacheHit=ICacheHit(addr+4)                        Path(S390,S376)
	S393= PC.Out=>ICache.IEA                                    Premise(F328)
	S394= IMem.MEM8WordOut=>ICache.WData                        Premise(F329)
	S395= ICache.Out=>ICacheReg.In                              Premise(F330)
	S396= PC.Out=>IMMU.IEA                                      Premise(F331)
	S397= IMMU.IEA=addr+4                                       Path(S314,S396)
	S398= CP0.ASID=>IMMU.PID                                    Premise(F332)
	S399= IMMU.PID=pid                                          Path(S327,S398)
	S400= IMMU.Addr={pid,addr+4}                                IMMU-Search(S399,S397)
	S401= IAddrReg.In={pid,addr+4}                              Path(S400,S387)
	S402= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S399,S397)
	S403= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S402,S359)
	S404= IAddrReg.Out=>IMem.RAddr                              Premise(F333)
	S405= IMem.RAddr={pid,addr}                                 Path(S324,S404)
	S406= IMem.Out={17,8,cc,0,1,offset}                         IMem-Read(S405,S306)
	S407= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S405,S306)
	S408= ICache.WData=IMemGet8Word({pid,addr})                 Path(S407,S394)
	S409= ICacheReg.Out=>IRMux.CacheData                        Premise(F334)
	S410= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F335)
	S411= IMem.Out=>IRMux.MemData                               Premise(F336)
	S412= IRMux.MemData={17,8,cc,0,1,offset}                    Path(S406,S411)
	S413= IRMux.Out={17,8,cc,0,1,offset}                        IRMux-Select2(S412)
	S414= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F337)
	S415= IR_MEM.Out=>IR_DMMU1.In                               Premise(F338)
	S416= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F339)
	S417= IR_ID.Out=>IR_EX.In                                   Premise(F340)
	S418= IR_EX.In={17,8,cc,0,1,offset}                         Path(S317,S417)
	S419= ICache.Out=>IR_ID.In                                  Premise(F341)
	S420= IRMux.Out=>IR_ID.In                                   Premise(F342)
	S421= IR_ID.In={17,8,cc,0,1,offset}                         Path(S413,S420)
	S422= ICache.Out=>IR_IMMU.In                                Premise(F343)
	S423= IR_EX.Out=>IR_MEM.In                                  Premise(F344)
	S424= IR_DMMU2.Out=>IR_WB.In                                Premise(F345)
	S425= IR_MEM.Out=>IR_WB.In                                  Premise(F346)
	S426= ALUOut_WB.Out=>PC.In                                  Premise(F347)
	S427= IR_ID.Out15_0=>SEXT.In                                Premise(F348)
	S428= SEXT.In=offset                                        Path(S323,S427)
	S429= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S428)
	S430= A_EX.In={14{offset[15]},offset,2{0}}                  Path(S429,S336)
	S431= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F349)
	S432= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F350)
	S433= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F351)
	S434= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F352)
	S435= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F353)
	S436= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F354)
	S437= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F355)
	S438= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F356)
	S439= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F357)
	S440= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F358)
	S441= IR_EX.Out31_26=>CU_EX.Op                              Premise(F359)
	S442= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F360)
	S443= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F361)
	S444= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F362)
	S445= CU_ID.IRFunc2=8                                       Path(S319,S444)
	S446= IR_ID.Out31_26=>CU_ID.Op                              Premise(F363)
	S447= CU_ID.Op=17                                           Path(S318,S446)
	S448= CU_ID.Func=alu_add                                    CU_ID(S447,S445)
	S449= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F364)
	S450= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F365)
	S451= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F366)
	S452= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F367)
	S453= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F368)
	S454= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F369)
	S455= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F370)
	S456= IR_WB.Out31_26=>CU_WB.Op                              Premise(F371)
	S457= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F372)
	S458= CtrlPC=0                                              Premise(F373)
	S459= CtrlPCInc=0                                           Premise(F374)
	S460= PC[CIA]=addr                                          PC-Hold(S279,S459)
	S461= PC[Out]=addr+4                                        PC-Hold(S278,S458,S459)
	S462= CtrlA_EX=1                                            Premise(F375)
	S463= [A_EX]={14{offset[15]},offset,2{0}}                   A_EX-Write(S430,S462)
	S464= CtrlALUOut_MEM=0                                      Premise(F376)
	S465= CtrlALUOut_DMMU1=0                                    Premise(F377)
	S466= CtrlALUOut_DMMU2=0                                    Premise(F378)
	S467= CtrlALUOut_WB=0                                       Premise(F379)
	S468= CtrlA_MEM=0                                           Premise(F380)
	S469= CtrlA_WB=0                                            Premise(F381)
	S470= CtrlIR_MEM=0                                          Premise(F382)
	S471= CtrlCP1=0                                             Premise(F383)
	S472= CtrlICache=0                                          Premise(F384)
	S473= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S290,S472)
	S474= CtrlIMMU=0                                            Premise(F385)
	S475= CtrlConditionReg_WB=0                                 Premise(F386)
	S476= CtrlConditionReg_DMMU1=0                              Premise(F387)
	S477= CtrlConditionReg_DMMU2=0                              Premise(F388)
	S478= CtrlConditionReg_MEM=0                                Premise(F389)
	S479= CtrlIR_DMMU1=0                                        Premise(F390)
	S480= CtrlIR_DMMU2=0                                        Premise(F391)
	S481= CtrlIR_EX=1                                           Premise(F392)
	S482= [IR_EX]={17,8,cc,0,1,offset}                          IR_EX-Write(S418,S481)
	S483= CtrlIR_ID=0                                           Premise(F393)
	S484= [IR_ID]={17,8,cc,0,1,offset}                          IR_ID-Hold(S300,S483)
	S485= CtrlIR_IMMU=0                                         Premise(F394)
	S486= CtrlIR_WB=0                                           Premise(F395)
	S487= CtrlIAddrReg=0                                        Premise(F396)
	S488= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S304,S487)
	S489= CtrlIMem=0                                            Premise(F397)
	S490= IMem[{pid,addr}]={17,8,cc,0,1,offset}                 IMem-Hold(S306,S489)
	S491= CtrlICacheReg=0                                       Premise(F398)
	S492= CtrlASIDIn=0                                          Premise(F399)
	S493= CtrlCP0=0                                             Premise(F400)
	S494= CP0[ASID]=pid                                         CP0-Hold(S310,S493)
	S495= CtrlEPCIn=0                                           Premise(F401)
	S496= CtrlExCodeIn=0                                        Premise(F402)
	S497= CtrlIRMux=0                                           Premise(F403)

EX	S498= PC.CIA=addr                                           PC-Out(S460)
	S499= PC.CIA31_28=addr[31:28]                               PC-Out(S460)
	S500= PC.Out=addr+4                                         PC-Out(S461)
	S501= A_EX.Out={14{offset[15]},offset,2{0}}                 A_EX-Out(S463)
	S502= A_EX.Out1_0={{14{offset[15]},offset,2{0}}}[1:0]       A_EX-Out(S463)
	S503= A_EX.Out4_0={{14{offset[15]},offset,2{0}}}[4:0]       A_EX-Out(S463)
	S504= IR_EX.Out={17,8,cc,0,1,offset}                        IR_EX-Out(S482)
	S505= IR_EX.Out31_26=17                                     IR_EX-Out(S482)
	S506= IR_EX.Out25_21=8                                      IR_EX-Out(S482)
	S507= IR_EX.Out20_18=cc                                     IR_EX-Out(S482)
	S508= IR_EX.Out17=0                                         IR_EX-Out(S482)
	S509= IR_EX.Out16=1                                         IR_EX-Out(S482)
	S510= IR_EX.Out15_0=offset                                  IR_EX-Out(S482)
	S511= IR_ID.Out={17,8,cc,0,1,offset}                        IR-Out(S484)
	S512= IR_ID.Out31_26=17                                     IR-Out(S484)
	S513= IR_ID.Out25_21=8                                      IR-Out(S484)
	S514= IR_ID.Out20_18=cc                                     IR-Out(S484)
	S515= IR_ID.Out17=0                                         IR-Out(S484)
	S516= IR_ID.Out16=1                                         IR-Out(S484)
	S517= IR_ID.Out15_0=offset                                  IR-Out(S484)
	S518= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S488)
	S519= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S488)
	S520= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S488)
	S521= CP0.ASID=pid                                          CP0-Read-ASID(S494)
	S522= PC.CIA=>ALU.A                                         Premise(F404)
	S523= ALU.A=addr                                            Path(S498,S522)
	S524= A_EX.Out=>ALU.B                                       Premise(F405)
	S525= ALU.B={14{offset[15]},offset,2{0}}                    Path(S501,S524)
	S526= ALU.Func=6'b010010                                    Premise(F406)
	S527= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S523,S525)
	S528= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S523,S525)
	S529= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S523,S525)
	S530= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S523,S525)
	S531= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S523,S525)
	S532= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F407)
	S533= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F408)
	S534= ALU.Out=>ALUOut_MEM.In                                Premise(F409)
	S535= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S527,S534)
	S536= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F410)
	S537= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F411)
	S538= SEXT.Out=>A_EX.In                                     Premise(F412)
	S539= A_MEM.Out=>A_WB.In                                    Premise(F413)
	S540= IR_MEM.Out20_18=>CP1.cc                               Premise(F414)
	S541= IR_MEM.Out16=>CP1.tf                                  Premise(F415)
	S542= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F416)
	S543= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F417)
	S544= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F418)
	S545= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F419)
	S546= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F420)
	S547= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F421)
	S548= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F422)
	S549= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F423)
	S550= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F424)
	S551= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F425)
	S552= FU.Bub_ID=>CU_ID.Bub                                  Premise(F426)
	S553= FU.Halt_ID=>CU_ID.Halt                                Premise(F427)
	S554= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F428)
	S555= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F429)
	S556= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F430)
	S557= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F431)
	S558= FU.Bub_IF=>CU_IF.Bub                                  Premise(F432)
	S559= FU.Halt_IF=>CU_IF.Halt                                Premise(F433)
	S560= ICache.Hit=>CU_IF.ICacheHit                           Premise(F434)
	S561= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F435)
	S562= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F436)
	S563= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F437)
	S564= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F438)
	S565= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F439)
	S566= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F440)
	S567= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F441)
	S568= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F442)
	S569= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F443)
	S570= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F444)
	S571= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F445)
	S572= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F446)
	S573= CP1.fp=>ConditionReg_DMMU1.In                         Premise(F447)
	S574= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F448)
	S575= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F449)
	S576= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F450)
	S577= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F451)
	S578= ICache.Hit=>FU.ICacheHit                              Premise(F452)
	S579= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F453)
	S580= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F454)
	S581= IR_EX.Out=>FU.IR_EX                                   Premise(F455)
	S582= FU.IR_EX={17,8,cc,0,1,offset}                         Path(S504,S581)
	S583= IR_ID.Out=>FU.IR_ID                                   Premise(F456)
	S584= FU.IR_ID={17,8,cc,0,1,offset}                         Path(S511,S583)
	S585= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F457)
	S586= IR_MEM.Out=>FU.IR_MEM                                 Premise(F458)
	S587= IR_WB.Out=>FU.IR_WB                                   Premise(F459)
	S588= FU.InEX_WReg=5'b00000                                 Premise(F460)
	S589= IMMU.Addr=>IAddrReg.In                                Premise(F461)
	S590= PC.Out=>ICache.IEA                                    Premise(F462)
	S591= ICache.IEA=addr+4                                     Path(S500,S590)
	S592= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S591)
	S593= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S592,S560)
	S594= FU.ICacheHit=ICacheHit(addr+4)                        Path(S592,S578)
	S595= PC.Out=>ICache.IEA                                    Premise(F463)
	S596= IMem.MEM8WordOut=>ICache.WData                        Premise(F464)
	S597= ICache.Out=>ICacheReg.In                              Premise(F465)
	S598= PC.Out=>IMMU.IEA                                      Premise(F466)
	S599= IMMU.IEA=addr+4                                       Path(S500,S598)
	S600= CP0.ASID=>IMMU.PID                                    Premise(F467)
	S601= IMMU.PID=pid                                          Path(S521,S600)
	S602= IMMU.Addr={pid,addr+4}                                IMMU-Search(S601,S599)
	S603= IAddrReg.In={pid,addr+4}                              Path(S602,S589)
	S604= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S601,S599)
	S605= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S604,S561)
	S606= IAddrReg.Out=>IMem.RAddr                              Premise(F468)
	S607= IMem.RAddr={pid,addr}                                 Path(S518,S606)
	S608= IMem.Out={17,8,cc,0,1,offset}                         IMem-Read(S607,S490)
	S609= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S607,S490)
	S610= ICache.WData=IMemGet8Word({pid,addr})                 Path(S609,S596)
	S611= ICacheReg.Out=>IRMux.CacheData                        Premise(F469)
	S612= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F470)
	S613= IMem.Out=>IRMux.MemData                               Premise(F471)
	S614= IRMux.MemData={17,8,cc,0,1,offset}                    Path(S608,S613)
	S615= IRMux.Out={17,8,cc,0,1,offset}                        IRMux-Select2(S614)
	S616= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F472)
	S617= IR_MEM.Out=>IR_DMMU1.In                               Premise(F473)
	S618= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F474)
	S619= IR_ID.Out=>IR_EX.In                                   Premise(F475)
	S620= IR_EX.In={17,8,cc,0,1,offset}                         Path(S511,S619)
	S621= ICache.Out=>IR_ID.In                                  Premise(F476)
	S622= IRMux.Out=>IR_ID.In                                   Premise(F477)
	S623= IR_ID.In={17,8,cc,0,1,offset}                         Path(S615,S622)
	S624= ICache.Out=>IR_IMMU.In                                Premise(F478)
	S625= IR_EX.Out=>IR_MEM.In                                  Premise(F479)
	S626= IR_MEM.In={17,8,cc,0,1,offset}                        Path(S504,S625)
	S627= IR_DMMU2.Out=>IR_WB.In                                Premise(F480)
	S628= IR_MEM.Out=>IR_WB.In                                  Premise(F481)
	S629= ALUOut_WB.Out=>PC.In                                  Premise(F482)
	S630= IR_ID.Out15_0=>SEXT.In                                Premise(F483)
	S631= SEXT.In=offset                                        Path(S517,S630)
	S632= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S631)
	S633= A_EX.In={14{offset[15]},offset,2{0}}                  Path(S632,S538)
	S634= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F484)
	S635= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F485)
	S636= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F486)
	S637= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F487)
	S638= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F488)
	S639= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F489)
	S640= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F490)
	S641= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F491)
	S642= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F492)
	S643= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F493)
	S644= CU_EX.IRFunc2=8                                       Path(S506,S643)
	S645= IR_EX.Out31_26=>CU_EX.Op                              Premise(F494)
	S646= CU_EX.Op=17                                           Path(S505,S645)
	S647= CU_EX.Func=alu_add                                    CU_EX(S646,S644)
	S648= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F495)
	S649= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F496)
	S650= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F497)
	S651= CU_ID.IRFunc2=8                                       Path(S513,S650)
	S652= IR_ID.Out31_26=>CU_ID.Op                              Premise(F498)
	S653= CU_ID.Op=17                                           Path(S512,S652)
	S654= CU_ID.Func=alu_add                                    CU_ID(S653,S651)
	S655= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F499)
	S656= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F500)
	S657= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F501)
	S658= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F502)
	S659= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F503)
	S660= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F504)
	S661= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F505)
	S662= IR_WB.Out31_26=>CU_WB.Op                              Premise(F506)
	S663= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F507)
	S664= CtrlPC=0                                              Premise(F508)
	S665= CtrlPCInc=0                                           Premise(F509)
	S666= PC[CIA]=addr                                          PC-Hold(S460,S665)
	S667= PC[Out]=addr+4                                        PC-Hold(S461,S664,S665)
	S668= CtrlA_EX=0                                            Premise(F510)
	S669= [A_EX]={14{offset[15]},offset,2{0}}                   A_EX-Hold(S463,S668)
	S670= CtrlALUOut_MEM=1                                      Premise(F511)
	S671= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S535,S670)
	S672= CtrlALUOut_DMMU1=0                                    Premise(F512)
	S673= CtrlALUOut_DMMU2=0                                    Premise(F513)
	S674= CtrlALUOut_WB=0                                       Premise(F514)
	S675= CtrlA_MEM=0                                           Premise(F515)
	S676= CtrlA_WB=0                                            Premise(F516)
	S677= CtrlIR_MEM=1                                          Premise(F517)
	S678= [IR_MEM]={17,8,cc,0,1,offset}                         IR_MEM-Write(S626,S677)
	S679= CtrlCP1=0                                             Premise(F518)
	S680= CtrlICache=0                                          Premise(F519)
	S681= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S473,S680)
	S682= CtrlIMMU=0                                            Premise(F520)
	S683= CtrlConditionReg_WB=0                                 Premise(F521)
	S684= CtrlConditionReg_DMMU1=0                              Premise(F522)
	S685= CtrlConditionReg_DMMU2=0                              Premise(F523)
	S686= CtrlConditionReg_MEM=0                                Premise(F524)
	S687= CtrlIR_DMMU1=0                                        Premise(F525)
	S688= CtrlIR_DMMU2=0                                        Premise(F526)
	S689= CtrlIR_EX=0                                           Premise(F527)
	S690= [IR_EX]={17,8,cc,0,1,offset}                          IR_EX-Hold(S482,S689)
	S691= CtrlIR_ID=0                                           Premise(F528)
	S692= [IR_ID]={17,8,cc,0,1,offset}                          IR_ID-Hold(S484,S691)
	S693= CtrlIR_IMMU=0                                         Premise(F529)
	S694= CtrlIR_WB=0                                           Premise(F530)
	S695= CtrlIAddrReg=0                                        Premise(F531)
	S696= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S488,S695)
	S697= CtrlIMem=0                                            Premise(F532)
	S698= IMem[{pid,addr}]={17,8,cc,0,1,offset}                 IMem-Hold(S490,S697)
	S699= CtrlICacheReg=0                                       Premise(F533)
	S700= CtrlASIDIn=0                                          Premise(F534)
	S701= CtrlCP0=0                                             Premise(F535)
	S702= CP0[ASID]=pid                                         CP0-Hold(S494,S701)
	S703= CtrlEPCIn=0                                           Premise(F536)
	S704= CtrlExCodeIn=0                                        Premise(F537)
	S705= CtrlIRMux=0                                           Premise(F538)

MEM	S706= PC.CIA=addr                                           PC-Out(S666)
	S707= PC.CIA31_28=addr[31:28]                               PC-Out(S666)
	S708= PC.Out=addr+4                                         PC-Out(S667)
	S709= A_EX.Out={14{offset[15]},offset,2{0}}                 A_EX-Out(S669)
	S710= A_EX.Out1_0={{14{offset[15]},offset,2{0}}}[1:0]       A_EX-Out(S669)
	S711= A_EX.Out4_0={{14{offset[15]},offset,2{0}}}[4:0]       A_EX-Out(S669)
	S712= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S671)
	S713= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S671)
	S714= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S671)
	S715= IR_MEM.Out={17,8,cc,0,1,offset}                       IR_MEM-Out(S678)
	S716= IR_MEM.Out31_26=17                                    IR_MEM-Out(S678)
	S717= IR_MEM.Out25_21=8                                     IR_MEM-Out(S678)
	S718= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S678)
	S719= IR_MEM.Out17=0                                        IR_MEM-Out(S678)
	S720= IR_MEM.Out16=1                                        IR_MEM-Out(S678)
	S721= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S678)
	S722= IR_EX.Out={17,8,cc,0,1,offset}                        IR_EX-Out(S690)
	S723= IR_EX.Out31_26=17                                     IR_EX-Out(S690)
	S724= IR_EX.Out25_21=8                                      IR_EX-Out(S690)
	S725= IR_EX.Out20_18=cc                                     IR_EX-Out(S690)
	S726= IR_EX.Out17=0                                         IR_EX-Out(S690)
	S727= IR_EX.Out16=1                                         IR_EX-Out(S690)
	S728= IR_EX.Out15_0=offset                                  IR_EX-Out(S690)
	S729= IR_ID.Out={17,8,cc,0,1,offset}                        IR-Out(S692)
	S730= IR_ID.Out31_26=17                                     IR-Out(S692)
	S731= IR_ID.Out25_21=8                                      IR-Out(S692)
	S732= IR_ID.Out20_18=cc                                     IR-Out(S692)
	S733= IR_ID.Out17=0                                         IR-Out(S692)
	S734= IR_ID.Out16=1                                         IR-Out(S692)
	S735= IR_ID.Out15_0=offset                                  IR-Out(S692)
	S736= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S696)
	S737= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S696)
	S738= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S696)
	S739= CP0.ASID=pid                                          CP0-Read-ASID(S702)
	S740= PC.CIA=>ALU.A                                         Premise(F539)
	S741= ALU.A=addr                                            Path(S706,S740)
	S742= A_EX.Out=>ALU.B                                       Premise(F540)
	S743= ALU.B={14{offset[15]},offset,2{0}}                    Path(S709,S742)
	S744= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F541)
	S745= ALUOut_DMMU1.In=addr+{14{offset[15]},offset,2{0}}     Path(S712,S744)
	S746= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F542)
	S747= ALU.Out=>ALUOut_MEM.In                                Premise(F543)
	S748= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F544)
	S749= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F545)
	S750= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S712,S749)
	S751= SEXT.Out=>A_EX.In                                     Premise(F546)
	S752= A_MEM.Out=>A_WB.In                                    Premise(F547)
	S753= IR_MEM.Out20_18=>CP1.cc                               Premise(F548)
	S754= CP1.cc=cc                                             Path(S718,S753)
	S755= IR_MEM.Out16=>CP1.tf                                  Premise(F549)
	S756= CP1.tf=1                                              Path(S720,S755)
	S757= CP1.fp=FPConditionCode(cc,1)                          FP-PRODUCT(S754,S756)
	S758= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F550)
	S759= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F551)
	S760= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F552)
	S761= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F553)
	S762= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F554)
	S763= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F555)
	S764= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F556)
	S765= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F557)
	S766= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F558)
	S767= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F559)
	S768= FU.Bub_ID=>CU_ID.Bub                                  Premise(F560)
	S769= FU.Halt_ID=>CU_ID.Halt                                Premise(F561)
	S770= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F562)
	S771= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F563)
	S772= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F564)
	S773= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F565)
	S774= FU.Bub_IF=>CU_IF.Bub                                  Premise(F566)
	S775= FU.Halt_IF=>CU_IF.Halt                                Premise(F567)
	S776= ICache.Hit=>CU_IF.ICacheHit                           Premise(F568)
	S777= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F569)
	S778= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F570)
	S779= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F571)
	S780= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F572)
	S781= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F573)
	S782= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F574)
	S783= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F575)
	S784= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F576)
	S785= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F577)
	S786= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F578)
	S787= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F579)
	S788= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F580)
	S789= CP1.fp=>ConditionReg_DMMU1.In                         Premise(F581)
	S790= ConditionReg_DMMU1.In=FPConditionCode(cc,1)           Path(S757,S789)
	S791= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F582)
	S792= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F583)
	S793= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F584)
	S794= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F585)
	S795= ICache.Hit=>FU.ICacheHit                              Premise(F586)
	S796= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F587)
	S797= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F588)
	S798= IR_EX.Out=>FU.IR_EX                                   Premise(F589)
	S799= FU.IR_EX={17,8,cc,0,1,offset}                         Path(S722,S798)
	S800= IR_ID.Out=>FU.IR_ID                                   Premise(F590)
	S801= FU.IR_ID={17,8,cc,0,1,offset}                         Path(S729,S800)
	S802= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F591)
	S803= IR_MEM.Out=>FU.IR_MEM                                 Premise(F592)
	S804= FU.IR_MEM={17,8,cc,0,1,offset}                        Path(S715,S803)
	S805= IR_WB.Out=>FU.IR_WB                                   Premise(F593)
	S806= FU.InMEM_WReg=5'b00000                                Premise(F594)
	S807= IMMU.Addr=>IAddrReg.In                                Premise(F595)
	S808= PC.Out=>ICache.IEA                                    Premise(F596)
	S809= ICache.IEA=addr+4                                     Path(S708,S808)
	S810= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S809)
	S811= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S810,S776)
	S812= FU.ICacheHit=ICacheHit(addr+4)                        Path(S810,S795)
	S813= PC.Out=>ICache.IEA                                    Premise(F597)
	S814= IMem.MEM8WordOut=>ICache.WData                        Premise(F598)
	S815= ICache.Out=>ICacheReg.In                              Premise(F599)
	S816= PC.Out=>IMMU.IEA                                      Premise(F600)
	S817= IMMU.IEA=addr+4                                       Path(S708,S816)
	S818= CP0.ASID=>IMMU.PID                                    Premise(F601)
	S819= IMMU.PID=pid                                          Path(S739,S818)
	S820= IMMU.Addr={pid,addr+4}                                IMMU-Search(S819,S817)
	S821= IAddrReg.In={pid,addr+4}                              Path(S820,S807)
	S822= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S819,S817)
	S823= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S822,S777)
	S824= IAddrReg.Out=>IMem.RAddr                              Premise(F602)
	S825= IMem.RAddr={pid,addr}                                 Path(S736,S824)
	S826= IMem.Out={17,8,cc,0,1,offset}                         IMem-Read(S825,S698)
	S827= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S825,S698)
	S828= ICache.WData=IMemGet8Word({pid,addr})                 Path(S827,S814)
	S829= ICacheReg.Out=>IRMux.CacheData                        Premise(F603)
	S830= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F604)
	S831= IMem.Out=>IRMux.MemData                               Premise(F605)
	S832= IRMux.MemData={17,8,cc,0,1,offset}                    Path(S826,S831)
	S833= IRMux.Out={17,8,cc,0,1,offset}                        IRMux-Select2(S832)
	S834= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F606)
	S835= IR_MEM.Out=>IR_DMMU1.In                               Premise(F607)
	S836= IR_DMMU1.In={17,8,cc,0,1,offset}                      Path(S715,S835)
	S837= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F608)
	S838= IR_ID.Out=>IR_EX.In                                   Premise(F609)
	S839= IR_EX.In={17,8,cc,0,1,offset}                         Path(S729,S838)
	S840= ICache.Out=>IR_ID.In                                  Premise(F610)
	S841= IRMux.Out=>IR_ID.In                                   Premise(F611)
	S842= IR_ID.In={17,8,cc,0,1,offset}                         Path(S833,S841)
	S843= ICache.Out=>IR_IMMU.In                                Premise(F612)
	S844= IR_EX.Out=>IR_MEM.In                                  Premise(F613)
	S845= IR_MEM.In={17,8,cc,0,1,offset}                        Path(S722,S844)
	S846= IR_DMMU2.Out=>IR_WB.In                                Premise(F614)
	S847= IR_MEM.Out=>IR_WB.In                                  Premise(F615)
	S848= IR_WB.In={17,8,cc,0,1,offset}                         Path(S715,S847)
	S849= ALUOut_WB.Out=>PC.In                                  Premise(F616)
	S850= IR_ID.Out15_0=>SEXT.In                                Premise(F617)
	S851= SEXT.In=offset                                        Path(S735,S850)
	S852= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S851)
	S853= A_EX.In={14{offset[15]},offset,2{0}}                  Path(S852,S751)
	S854= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F618)
	S855= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F619)
	S856= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F620)
	S857= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F621)
	S858= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F622)
	S859= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F623)
	S860= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F624)
	S861= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F625)
	S862= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F626)
	S863= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F627)
	S864= CU_EX.IRFunc2=8                                       Path(S724,S863)
	S865= IR_EX.Out31_26=>CU_EX.Op                              Premise(F628)
	S866= CU_EX.Op=17                                           Path(S723,S865)
	S867= CU_EX.Func=alu_add                                    CU_EX(S866,S864)
	S868= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F629)
	S869= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F630)
	S870= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F631)
	S871= CU_ID.IRFunc2=8                                       Path(S731,S870)
	S872= IR_ID.Out31_26=>CU_ID.Op                              Premise(F632)
	S873= CU_ID.Op=17                                           Path(S730,S872)
	S874= CU_ID.Func=alu_add                                    CU_ID(S873,S871)
	S875= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F633)
	S876= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F634)
	S877= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F635)
	S878= CU_MEM.IRFunc2=8                                      Path(S717,S877)
	S879= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F636)
	S880= CU_MEM.Op=17                                          Path(S716,S879)
	S881= CU_MEM.Func=alu_add                                   CU_MEM(S880,S878)
	S882= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F637)
	S883= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F638)
	S884= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F639)
	S885= IR_WB.Out31_26=>CU_WB.Op                              Premise(F640)
	S886= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F641)
	S887= CtrlPC=0                                              Premise(F642)
	S888= CtrlPCInc=0                                           Premise(F643)
	S889= PC[CIA]=addr                                          PC-Hold(S666,S888)
	S890= PC[Out]=addr+4                                        PC-Hold(S667,S887,S888)
	S891= CtrlA_EX=0                                            Premise(F644)
	S892= [A_EX]={14{offset[15]},offset,2{0}}                   A_EX-Hold(S669,S891)
	S893= CtrlALUOut_MEM=0                                      Premise(F645)
	S894= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S671,S893)
	S895= CtrlALUOut_DMMU1=1                                    Premise(F646)
	S896= [ALUOut_DMMU1]=addr+{14{offset[15]},offset,2{0}}      ALUOut_DMMU1-Write(S745,S895)
	S897= CtrlALUOut_DMMU2=0                                    Premise(F647)
	S898= CtrlALUOut_WB=1                                       Premise(F648)
	S899= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S750,S898)
	S900= CtrlA_MEM=0                                           Premise(F649)
	S901= CtrlA_WB=1                                            Premise(F650)
	S902= CtrlIR_MEM=0                                          Premise(F651)
	S903= [IR_MEM]={17,8,cc,0,1,offset}                         IR_MEM-Hold(S678,S902)
	S904= CtrlCP1=0                                             Premise(F652)
	S905= CtrlICache=0                                          Premise(F653)
	S906= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S681,S905)
	S907= CtrlIMMU=0                                            Premise(F654)
	S908= CtrlConditionReg_WB=1                                 Premise(F655)
	S909= CtrlConditionReg_DMMU1=1                              Premise(F656)
	S910= [ConditionReg_DMMU1]=FPConditionCode(cc,1)            ConditionReg_DMMU1-Write(S790,S909)
	S911= CtrlConditionReg_DMMU2=0                              Premise(F657)
	S912= CtrlConditionReg_MEM=0                                Premise(F658)
	S913= CtrlIR_DMMU1=1                                        Premise(F659)
	S914= [IR_DMMU1]={17,8,cc,0,1,offset}                       IR_DMMU1-Write(S836,S913)
	S915= CtrlIR_DMMU2=0                                        Premise(F660)
	S916= CtrlIR_EX=0                                           Premise(F661)
	S917= [IR_EX]={17,8,cc,0,1,offset}                          IR_EX-Hold(S690,S916)
	S918= CtrlIR_ID=0                                           Premise(F662)
	S919= [IR_ID]={17,8,cc,0,1,offset}                          IR_ID-Hold(S692,S918)
	S920= CtrlIR_IMMU=0                                         Premise(F663)
	S921= CtrlIR_WB=1                                           Premise(F664)
	S922= [IR_WB]={17,8,cc,0,1,offset}                          IR_WB-Write(S848,S921)
	S923= CtrlIAddrReg=0                                        Premise(F665)
	S924= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S696,S923)
	S925= CtrlIMem=0                                            Premise(F666)
	S926= IMem[{pid,addr}]={17,8,cc,0,1,offset}                 IMem-Hold(S698,S925)
	S927= CtrlICacheReg=0                                       Premise(F667)
	S928= CtrlASIDIn=0                                          Premise(F668)
	S929= CtrlCP0=0                                             Premise(F669)
	S930= CP0[ASID]=pid                                         CP0-Hold(S702,S929)
	S931= CtrlEPCIn=0                                           Premise(F670)
	S932= CtrlExCodeIn=0                                        Premise(F671)
	S933= CtrlIRMux=0                                           Premise(F672)

WB	S934= PC.CIA=addr                                           PC-Out(S889)
	S935= PC.CIA31_28=addr[31:28]                               PC-Out(S889)
	S936= PC.Out=addr+4                                         PC-Out(S890)
	S937= A_EX.Out={14{offset[15]},offset,2{0}}                 A_EX-Out(S892)
	S938= A_EX.Out1_0={{14{offset[15]},offset,2{0}}}[1:0]       A_EX-Out(S892)
	S939= A_EX.Out4_0={{14{offset[15]},offset,2{0}}}[4:0]       A_EX-Out(S892)
	S940= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S894)
	S941= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S894)
	S942= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S894)
	S943= ALUOut_DMMU1.Out=addr+{14{offset[15]},offset,2{0}}    ALUOut_DMMU1-Out(S896)
	S944= ALUOut_DMMU1.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_DMMU1-Out(S896)
	S945= ALUOut_DMMU1.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_DMMU1-Out(S896)
	S946= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S899)
	S947= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S899)
	S948= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S899)
	S949= IR_MEM.Out={17,8,cc,0,1,offset}                       IR_MEM-Out(S903)
	S950= IR_MEM.Out31_26=17                                    IR_MEM-Out(S903)
	S951= IR_MEM.Out25_21=8                                     IR_MEM-Out(S903)
	S952= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S903)
	S953= IR_MEM.Out17=0                                        IR_MEM-Out(S903)
	S954= IR_MEM.Out16=1                                        IR_MEM-Out(S903)
	S955= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S903)
	S956= ConditionReg_DMMU1.Out=FPConditionCode(cc,1)          ConditionReg_DMMU1-Out(S910)
	S957= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,1)}[1:0]ConditionReg_DMMU1-Out(S910)
	S958= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,1)}[4:0]ConditionReg_DMMU1-Out(S910)
	S959= IR_DMMU1.Out={17,8,cc,0,1,offset}                     IR_DMMU1-Out(S914)
	S960= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S914)
	S961= IR_DMMU1.Out25_21=8                                   IR_DMMU1-Out(S914)
	S962= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S914)
	S963= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S914)
	S964= IR_DMMU1.Out16=1                                      IR_DMMU1-Out(S914)
	S965= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S914)
	S966= IR_EX.Out={17,8,cc,0,1,offset}                        IR_EX-Out(S917)
	S967= IR_EX.Out31_26=17                                     IR_EX-Out(S917)
	S968= IR_EX.Out25_21=8                                      IR_EX-Out(S917)
	S969= IR_EX.Out20_18=cc                                     IR_EX-Out(S917)
	S970= IR_EX.Out17=0                                         IR_EX-Out(S917)
	S971= IR_EX.Out16=1                                         IR_EX-Out(S917)
	S972= IR_EX.Out15_0=offset                                  IR_EX-Out(S917)
	S973= IR_ID.Out={17,8,cc,0,1,offset}                        IR-Out(S919)
	S974= IR_ID.Out31_26=17                                     IR-Out(S919)
	S975= IR_ID.Out25_21=8                                      IR-Out(S919)
	S976= IR_ID.Out20_18=cc                                     IR-Out(S919)
	S977= IR_ID.Out17=0                                         IR-Out(S919)
	S978= IR_ID.Out16=1                                         IR-Out(S919)
	S979= IR_ID.Out15_0=offset                                  IR-Out(S919)
	S980= IR_WB.Out={17,8,cc,0,1,offset}                        IR-Out(S922)
	S981= IR_WB.Out31_26=17                                     IR-Out(S922)
	S982= IR_WB.Out25_21=8                                      IR-Out(S922)
	S983= IR_WB.Out20_18=cc                                     IR-Out(S922)
	S984= IR_WB.Out17=0                                         IR-Out(S922)
	S985= IR_WB.Out16=1                                         IR-Out(S922)
	S986= IR_WB.Out15_0=offset                                  IR-Out(S922)
	S987= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S924)
	S988= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S924)
	S989= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S924)
	S990= CP0.ASID=pid                                          CP0-Read-ASID(S930)
	S991= PC.CIA=>ALU.A                                         Premise(F941)
	S992= ALU.A=addr                                            Path(S934,S991)
	S993= A_EX.Out=>ALU.B                                       Premise(F942)
	S994= ALU.B={14{offset[15]},offset,2{0}}                    Path(S937,S993)
	S995= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F943)
	S996= ALUOut_DMMU1.In=addr+{14{offset[15]},offset,2{0}}     Path(S940,S995)
	S997= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F944)
	S998= ALUOut_DMMU2.In=addr+{14{offset[15]},offset,2{0}}     Path(S943,S997)
	S999= ALU.Out=>ALUOut_MEM.In                                Premise(F945)
	S1000= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F946)
	S1001= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F947)
	S1002= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}       Path(S940,S1001)
	S1003= SEXT.Out=>A_EX.In                                    Premise(F948)
	S1004= A_MEM.Out=>A_WB.In                                   Premise(F949)
	S1005= IR_MEM.Out20_18=>CP1.cc                              Premise(F950)
	S1006= CP1.cc=cc                                            Path(S952,S1005)
	S1007= IR_MEM.Out16=>CP1.tf                                 Premise(F951)
	S1008= CP1.tf=1                                             Path(S954,S1007)
	S1009= CP1.fp=FPConditionCode(cc,1)                         FP-PRODUCT(S1006,S1008)
	S1010= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F952)
	S1011= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F953)
	S1012= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F954)
	S1013= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F955)
	S1014= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F956)
	S1015= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F957)
	S1016= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F958)
	S1017= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F959)
	S1018= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F960)
	S1019= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F961)
	S1020= FU.Bub_ID=>CU_ID.Bub                                 Premise(F962)
	S1021= FU.Halt_ID=>CU_ID.Halt                               Premise(F963)
	S1022= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F964)
	S1023= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F965)
	S1024= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F966)
	S1025= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F967)
	S1026= FU.Bub_IF=>CU_IF.Bub                                 Premise(F968)
	S1027= FU.Halt_IF=>CU_IF.Halt                               Premise(F969)
	S1028= ICache.Hit=>CU_IF.ICacheHit                          Premise(F970)
	S1029= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F971)
	S1030= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F972)
	S1031= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F973)
	S1032= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F974)
	S1033= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F975)
	S1034= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F976)
	S1035= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F977)
	S1036= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F978)
	S1037= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F979)
	S1038= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F980)
	S1039= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F981)
	S1040= ConditionReg_WB.Out=>CU_WB.fp                        Premise(F982)
	S1041= CP1.fp=>ConditionReg_DMMU1.In                        Premise(F983)
	S1042= ConditionReg_DMMU1.In=FPConditionCode(cc,1)          Path(S1009,S1041)
	S1043= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F984)
	S1044= ConditionReg_DMMU2.In=FPConditionCode(cc,1)          Path(S956,S1043)
	S1045= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F985)
	S1046= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F986)
	S1047= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F987)
	S1048= ICache.Hit=>FU.ICacheHit                             Premise(F988)
	S1049= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F989)
	S1050= FU.IR_DMMU1={17,8,cc,0,1,offset}                     Path(S959,S1049)
	S1051= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F990)
	S1052= IR_EX.Out=>FU.IR_EX                                  Premise(F991)
	S1053= FU.IR_EX={17,8,cc,0,1,offset}                        Path(S966,S1052)
	S1054= IR_ID.Out=>FU.IR_ID                                  Premise(F992)
	S1055= FU.IR_ID={17,8,cc,0,1,offset}                        Path(S973,S1054)
	S1056= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F993)
	S1057= IR_MEM.Out=>FU.IR_MEM                                Premise(F994)
	S1058= FU.IR_MEM={17,8,cc,0,1,offset}                       Path(S949,S1057)
	S1059= IR_WB.Out=>FU.IR_WB                                  Premise(F995)
	S1060= FU.IR_WB={17,8,cc,0,1,offset}                        Path(S980,S1059)
	S1061= FU.InWB_WReg=5'b00000                                Premise(F996)
	S1062= IMMU.Addr=>IAddrReg.In                               Premise(F997)
	S1063= PC.Out=>ICache.IEA                                   Premise(F998)
	S1064= ICache.IEA=addr+4                                    Path(S936,S1063)
	S1065= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1064)
	S1066= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1065,S1028)
	S1067= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1065,S1048)
	S1068= PC.Out=>ICache.IEA                                   Premise(F999)
	S1069= IMem.MEM8WordOut=>ICache.WData                       Premise(F1000)
	S1070= ICache.Out=>ICacheReg.In                             Premise(F1001)
	S1071= PC.Out=>IMMU.IEA                                     Premise(F1002)
	S1072= IMMU.IEA=addr+4                                      Path(S936,S1071)
	S1073= CP0.ASID=>IMMU.PID                                   Premise(F1003)
	S1074= IMMU.PID=pid                                         Path(S990,S1073)
	S1075= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1074,S1072)
	S1076= IAddrReg.In={pid,addr+4}                             Path(S1075,S1062)
	S1077= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1074,S1072)
	S1078= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1077,S1029)
	S1079= IAddrReg.Out=>IMem.RAddr                             Premise(F1004)
	S1080= IMem.RAddr={pid,addr}                                Path(S987,S1079)
	S1081= IMem.Out={17,8,cc,0,1,offset}                        IMem-Read(S1080,S926)
	S1082= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1080,S926)
	S1083= ICache.WData=IMemGet8Word({pid,addr})                Path(S1082,S1069)
	S1084= ICacheReg.Out=>IRMux.CacheData                       Premise(F1005)
	S1085= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1006)
	S1086= IMem.Out=>IRMux.MemData                              Premise(F1007)
	S1087= IRMux.MemData={17,8,cc,0,1,offset}                   Path(S1081,S1086)
	S1088= IRMux.Out={17,8,cc,0,1,offset}                       IRMux-Select2(S1087)
	S1089= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1008)
	S1090= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1009)
	S1091= IR_DMMU1.In={17,8,cc,0,1,offset}                     Path(S949,S1090)
	S1092= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1010)
	S1093= IR_DMMU2.In={17,8,cc,0,1,offset}                     Path(S959,S1092)
	S1094= IR_ID.Out=>IR_EX.In                                  Premise(F1011)
	S1095= IR_EX.In={17,8,cc,0,1,offset}                        Path(S973,S1094)
	S1096= ICache.Out=>IR_ID.In                                 Premise(F1012)
	S1097= IRMux.Out=>IR_ID.In                                  Premise(F1013)
	S1098= IR_ID.In={17,8,cc,0,1,offset}                        Path(S1088,S1097)
	S1099= ICache.Out=>IR_IMMU.In                               Premise(F1014)
	S1100= IR_EX.Out=>IR_MEM.In                                 Premise(F1015)
	S1101= IR_MEM.In={17,8,cc,0,1,offset}                       Path(S966,S1100)
	S1102= IR_DMMU2.Out=>IR_WB.In                               Premise(F1016)
	S1103= IR_MEM.Out=>IR_WB.In                                 Premise(F1017)
	S1104= IR_WB.In={17,8,cc,0,1,offset}                        Path(S949,S1103)
	S1105= ALUOut_WB.Out=>PC.In                                 Premise(F1018)
	S1106= PC.In=addr+{14{offset[15]},offset,2{0}}              Path(S946,S1105)
	S1107= IR_ID.Out15_0=>SEXT.In                               Premise(F1019)
	S1108= SEXT.In=offset                                       Path(S979,S1107)
	S1109= SEXT.Out={14{offset[15]},offset,2{0}}                SEXT(S1108)
	S1110= A_EX.In={14{offset[15]},offset,2{0}}                 Path(S1109,S1003)
	S1111= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1020)
	S1112= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1021)
	S1113= CU_DMMU1.IRFunc2=8                                   Path(S961,S1112)
	S1114= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1022)
	S1115= CU_DMMU1.Op=17                                       Path(S960,S1114)
	S1116= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1115,S1113)
	S1117= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1023)
	S1118= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1024)
	S1119= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1025)
	S1120= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1026)
	S1121= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1027)
	S1122= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1028)
	S1123= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1029)
	S1124= CU_EX.IRFunc2=8                                      Path(S968,S1123)
	S1125= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1030)
	S1126= CU_EX.Op=17                                          Path(S967,S1125)
	S1127= CU_EX.Func=alu_add                                   CU_EX(S1126,S1124)
	S1128= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1031)
	S1129= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1032)
	S1130= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1033)
	S1131= CU_ID.IRFunc2=8                                      Path(S975,S1130)
	S1132= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1034)
	S1133= CU_ID.Op=17                                          Path(S974,S1132)
	S1134= CU_ID.Func=alu_add                                   CU_ID(S1133,S1131)
	S1135= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1035)
	S1136= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1036)
	S1137= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1037)
	S1138= CU_MEM.IRFunc2=8                                     Path(S951,S1137)
	S1139= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1038)
	S1140= CU_MEM.Op=17                                         Path(S950,S1139)
	S1141= CU_MEM.Func=alu_add                                  CU_MEM(S1140,S1138)
	S1142= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1039)
	S1143= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1040)
	S1144= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1041)
	S1145= CU_WB.IRFunc2=8                                      Path(S982,S1144)
	S1146= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1042)
	S1147= CU_WB.Op=17                                          Path(S981,S1146)
	S1148= CU_WB.Func=alu_add                                   CU_WB(S1147,S1145)
	S1149= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1043)
	S1150= CtrlPC=0                                             Premise(F1044)
	S1151= CtrlPCInc=0                                          Premise(F1045)
	S1152= PC[CIA]=addr                                         PC-Hold(S889,S1151)
	S1153= PC[Out]=addr+4                                       PC-Hold(S890,S1150,S1151)
	S1154= CtrlA_EX=0                                           Premise(F1046)
	S1155= [A_EX]={14{offset[15]},offset,2{0}}                  A_EX-Hold(S892,S1154)
	S1156= CtrlALUOut_MEM=0                                     Premise(F1047)
	S1157= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S894,S1156)
	S1158= CtrlALUOut_DMMU1=0                                   Premise(F1048)
	S1159= [ALUOut_DMMU1]=addr+{14{offset[15]},offset,2{0}}     ALUOut_DMMU1-Hold(S896,S1158)
	S1160= CtrlALUOut_DMMU2=0                                   Premise(F1049)
	S1161= CtrlALUOut_WB=0                                      Premise(F1050)
	S1162= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S899,S1161)
	S1163= CtrlA_MEM=0                                          Premise(F1051)
	S1164= CtrlA_WB=0                                           Premise(F1052)
	S1165= CtrlIR_MEM=0                                         Premise(F1053)
	S1166= [IR_MEM]={17,8,cc,0,1,offset}                        IR_MEM-Hold(S903,S1165)
	S1167= CtrlCP1=0                                            Premise(F1054)
	S1168= CtrlICache=0                                         Premise(F1055)
	S1169= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S906,S1168)
	S1170= CtrlIMMU=0                                           Premise(F1056)
	S1171= CtrlConditionReg_WB=0                                Premise(F1057)
	S1172= CtrlConditionReg_DMMU1=0                             Premise(F1058)
	S1173= [ConditionReg_DMMU1]=FPConditionCode(cc,1)           ConditionReg_DMMU1-Hold(S910,S1172)
	S1174= CtrlConditionReg_DMMU2=0                             Premise(F1059)
	S1175= CtrlConditionReg_MEM=0                               Premise(F1060)
	S1176= CtrlIR_DMMU1=0                                       Premise(F1061)
	S1177= [IR_DMMU1]={17,8,cc,0,1,offset}                      IR_DMMU1-Hold(S914,S1176)
	S1178= CtrlIR_DMMU2=0                                       Premise(F1062)
	S1179= CtrlIR_EX=0                                          Premise(F1063)
	S1180= [IR_EX]={17,8,cc,0,1,offset}                         IR_EX-Hold(S917,S1179)
	S1181= CtrlIR_ID=0                                          Premise(F1064)
	S1182= [IR_ID]={17,8,cc,0,1,offset}                         IR_ID-Hold(S919,S1181)
	S1183= CtrlIR_IMMU=0                                        Premise(F1065)
	S1184= CtrlIR_WB=0                                          Premise(F1066)
	S1185= [IR_WB]={17,8,cc,0,1,offset}                         IR_WB-Hold(S922,S1184)
	S1186= CtrlIAddrReg=0                                       Premise(F1067)
	S1187= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S924,S1186)
	S1188= CtrlIMem=0                                           Premise(F1068)
	S1189= IMem[{pid,addr}]={17,8,cc,0,1,offset}                IMem-Hold(S926,S1188)
	S1190= CtrlICacheReg=0                                      Premise(F1069)
	S1191= CtrlASIDIn=0                                         Premise(F1070)
	S1192= CtrlCP0=0                                            Premise(F1071)
	S1193= CP0[ASID]=pid                                        CP0-Hold(S930,S1192)
	S1194= CtrlEPCIn=0                                          Premise(F1072)
	S1195= CtrlExCodeIn=0                                       Premise(F1073)
	S1196= CtrlIRMux=0                                          Premise(F1074)

POST	S1152= PC[CIA]=addr                                         PC-Hold(S889,S1151)
	S1153= PC[Out]=addr+4                                       PC-Hold(S890,S1150,S1151)
	S1155= [A_EX]={14{offset[15]},offset,2{0}}                  A_EX-Hold(S892,S1154)
	S1157= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S894,S1156)
	S1159= [ALUOut_DMMU1]=addr+{14{offset[15]},offset,2{0}}     ALUOut_DMMU1-Hold(S896,S1158)
	S1162= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S899,S1161)
	S1166= [IR_MEM]={17,8,cc,0,1,offset}                        IR_MEM-Hold(S903,S1165)
	S1169= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S906,S1168)
	S1173= [ConditionReg_DMMU1]=FPConditionCode(cc,1)           ConditionReg_DMMU1-Hold(S910,S1172)
	S1177= [IR_DMMU1]={17,8,cc,0,1,offset}                      IR_DMMU1-Hold(S914,S1176)
	S1180= [IR_EX]={17,8,cc,0,1,offset}                         IR_EX-Hold(S917,S1179)
	S1182= [IR_ID]={17,8,cc,0,1,offset}                         IR_ID-Hold(S919,S1181)
	S1185= [IR_WB]={17,8,cc,0,1,offset}                         IR_WB-Hold(S922,S1184)
	S1187= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S924,S1186)
	S1189= IMem[{pid,addr}]={17,8,cc,0,1,offset}                IMem-Hold(S926,S1188)
	S1193= CP0[ASID]=pid                                        CP0-Hold(S930,S1192)

