{"vcs1":{"timestamp_begin":1729348407.489790813, "rt":2.84, "ut":1.63, "st":0.41}}
{"vcselab":{"timestamp_begin":1729348410.420297842, "rt":1.18, "ut":0.36, "st":0.08}}
{"link":{"timestamp_begin":1729348411.677672911, "rt":0.44, "ut":0.29, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729348406.821445734}
{"VCS_COMP_START_TIME": 1729348406.821445734}
{"VCS_COMP_END_TIME": 1729348420.775732385}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 367748}}
{"stitch_vcselab": {"peak_mem": 242264}}
