###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Apr 13 12:22:15 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   gout                      (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_1_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.300
+ CPPR Adjustment               0.000
= Required Time                 4.300
- Arrival Time                  4.369
= Slack Time                   -0.069
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.049 |       |  -0.124 |   -0.193 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |   -0.192 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |   -0.134 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |   -0.127 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |   -0.127 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |   -0.040 | 
     | test_pe/inp_code_reg_1_                            |              | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |   -0.037 | 
     | test_pe/inp_code_reg_1_                            | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.102 | 0.185 |   0.217 |    0.149 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.102 | 0.000 |   0.218 |    0.149 | 
     | test_pe/test_opt_reg_a/U2                          | B1 ^ -> ZN v | IND2D4BWP40                     | 0.089 | 0.079 |   0.296 |    0.228 | 
     | test_pe/test_opt_reg_a/FE_OFC64_n2                 |              | CKND4BWP40                      | 0.090 | 0.004 |   0.300 |    0.232 | 
     | test_pe/test_opt_reg_a/FE_OFC64_n2                 | I v -> ZN ^  | CKND4BWP40                      | 0.063 | 0.063 |   0.363 |    0.295 | 
     | test_pe/test_opt_reg_a/U23                         |              | AO22D1BWP40                     | 0.063 | 0.000 |   0.364 |    0.295 | 
     | test_pe/test_opt_reg_a/U23                         | A1 ^ -> Z ^  | AO22D1BWP40                     | 0.128 | 0.125 |   0.489 |    0.420 | 
     | test_pe/test_pe_comp/FE_OFC88_op_a_0               |              | INVD1BWP40                      | 0.129 | 0.001 |   0.490 |    0.422 | 
     | test_pe/test_pe_comp/FE_OFC88_op_a_0               | I ^ -> ZN v  | INVD1BWP40                      | 0.173 | 0.144 |   0.634 |    0.565 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AN2D0BWP40                      | 0.174 | 0.004 |   0.638 |    0.569 | 
     | 21_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AN2D0BWP40                      | 0.032 | 0.091 |   0.729 |    0.660 | 
     | 21_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD1BWP40                      | 0.032 | 0.000 |   0.729 |    0.661 | 
     | 89_FE_RN_4_0                                       |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | INVD1BWP40                      | 0.237 | 0.147 |   0.876 |    0.808 | 
     | 89_FE_RN_4_0                                       |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U772   |              | OAI22D0BWP40                    | 0.237 | 0.001 |   0.877 |    0.808 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U772   | B2 ^ -> ZN v | OAI22D0BWP40                    | 0.153 | 0.153 |   1.030 |    0.961 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U777   |              | ND2D1BWP40                      | 0.153 | 0.000 |   1.030 |    0.961 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U777   | A1 v -> ZN ^ | ND2D1BWP40                      | 0.094 | 0.094 |   1.124 |    1.055 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U795   |              | CKND1BWP40                      | 0.094 | 0.000 |   1.124 |    1.055 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U795   | I ^ -> ZN v  | CKND1BWP40                      | 0.046 | 0.051 |   1.174 |    1.106 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U796   |              | AOI21D0BWP40                    | 0.046 | 0.000 |   1.174 |    1.106 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U796   | B v -> ZN ^  | AOI21D0BWP40                    | 0.117 | 0.097 |   1.272 |    1.203 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.117 | 0.000 |   1.272 |    1.203 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.089 | 0.090 |   1.362 |    1.293 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.089 | 0.000 |   1.362 |    1.293 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.118 | 0.097 |   1.459 |    1.391 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.118 | 0.000 |   1.459 |    1.391 | 
     | 28_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 ^ -> ZN v | OAI21D1BWP40                    | 0.064 | 0.066 |   1.525 |    1.457 | 
     | 28_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.064 | 0.000 |   1.525 |    1.457 | 
     | 39_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.105 | 0.083 |   1.609 |    1.540 | 
     | 39_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.105 | 0.000 |   1.609 |    1.540 | 
     | 40_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 ^ -> ZN v | OAI21D1BWP40                    | 0.067 | 0.066 |   1.675 |    1.607 | 
     | 40_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.067 | 0.000 |   1.675 |    1.607 | 
     | 31_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.082 | 0.067 |   1.742 |    1.674 | 
     | 31_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.082 | 0.000 |   1.742 |    1.674 | 
     | 20_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.046 | 0.044 |   1.787 |    1.718 | 
     | 20_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.046 | 0.000 |   1.787 |    1.718 | 
     | 6_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.126 | 0.089 |   1.875 |    1.807 | 
     | 6_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D0BWP40                    | 0.126 | 0.000 |   1.875 |    1.807 | 
     | 37_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.069 | 0.069 |   1.944 |    1.876 | 
     | 37_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.069 | 0.000 |   1.944 |    1.876 | 
     | 8_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.017 |    1.948 | 
     | 8_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.017 |    1.948 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.049 |   2.066 |    1.997 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.049 | 0.000 |   2.066 |    1.998 | 
     | 7_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.079 | 0.060 |   2.126 |    2.058 | 
     | 7_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.079 | 0.000 |   2.126 |    2.058 | 
     | 30_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.177 |    2.108 | 
     | 30_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.177 |    2.108 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.099 | 0.072 |   2.249 |    2.181 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1153  |              | OAI21D1BWP40                    | 0.099 | 0.000 |   2.249 |    2.181 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1153  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.053 | 0.053 |   2.302 |    2.234 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1186  |              | AOI21D1BWP40                    | 0.053 | 0.000 |   2.302 |    2.234 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1186  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.089 | 0.069 |   2.371 |    2.302 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1214  |              | OAI21D1BWP40                    | 0.089 | 0.000 |   2.371 |    2.302 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1214  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.050 |   2.421 |    2.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.421 |    2.353 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.082 | 0.062 |   2.483 |    2.415 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.082 | 0.000 |   2.483 |    2.415 | 
     | 25_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.535 |    2.466 | 
     | 25_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.535 |    2.466 | 
     | 41_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.093 | 0.071 |   2.606 |    2.537 | 
     | 41_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.093 | 0.000 |   2.606 |    2.537 | 
     | 24_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.671 |    2.603 | 
     | 24_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D3BWP40                    | 0.068 | 0.000 |   2.672 |    2.603 | 
     | 26_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.055 | 0.051 |   2.723 |    2.654 | 
     | 26_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.055 | 0.000 |   2.723 |    2.654 | 
     | 27_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.045 | 0.039 |   2.762 |    2.693 | 
     | 27_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD0BWP40                      | 0.045 | 0.000 |   2.762 |    2.693 | 
     | 65_n1609                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | INVD0BWP40                      | 0.029 | 0.031 |   2.793 |    2.724 | 
     | 65_n1609                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1388  |              | OAI21D0BWP40                    | 0.029 | 0.000 |   2.793 |    2.724 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1388  | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.061 | 0.042 |   2.835 |    2.767 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | FA1D0BWP40                      | 0.061 | 0.000 |   2.835 |    2.767 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | CI v -> CO v | FA1D0BWP40                      | 0.052 | 0.116 |   2.951 |    2.883 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1407  |              | FA1D0BWP40                      | 0.052 | 0.000 |   2.951 |    2.883 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1407  | CI v -> CO v | FA1D0BWP40                      | 0.046 | 0.108 |   3.059 |    2.990 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | FA1D0BWP40                      | 0.046 | 0.000 |   3.059 |    2.990 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | CI v -> CO v | FA1D0BWP40                      | 0.048 | 0.108 |   3.167 |    3.098 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1416  |              | FA1D0BWP40                      | 0.048 | 0.000 |   3.167 |    3.099 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1416  | CI v -> CO v | FA1D0BWP40                      | 0.044 | 0.105 |   3.272 |    3.203 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1423  |              | XOR2D0BWP40                     | 0.044 | 0.000 |   3.272 |    3.203 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1423  | A1 v -> Z v  | XOR2D0BWP40                     | 0.060 | 0.088 |   3.360 |    3.291 | 
     | test_pe/test_pe_comp/U240                          |              | ND2D1BWP40                      | 0.060 | 0.000 |   3.360 |    3.291 | 
     | test_pe/test_pe_comp/U240                          | A1 v -> ZN ^ | ND2D1BWP40                      | 0.036 | 0.038 |   3.397 |    3.329 | 
     | test_pe/test_pe_comp/U58                           |              | IND2D1BWP40                     | 0.036 | 0.000 |   3.397 |    3.329 | 
     | test_pe/test_pe_comp/U58                           | B1 ^ -> ZN v | IND2D1BWP40                     | 0.032 | 0.032 |   3.429 |    3.361 | 
     | test_pe/test_pe_comp/U57                           |              | NR2D1BWP40                      | 0.032 | 0.000 |   3.429 |    3.361 | 
     | test_pe/test_pe_comp/U57                           | A2 v -> ZN ^ | NR2D1BWP40                      | 0.042 | 0.041 |   3.470 |    3.401 | 
     | test_pe/test_pe_comp/U70                           |              | OAI211D1BWP40                   | 0.042 | 0.000 |   3.470 |    3.401 | 
     | test_pe/test_pe_comp/U70                           | C ^ -> ZN v  | OAI211D1BWP40                   | 0.108 | 0.063 |   3.533 |    3.465 | 
     | test_pe/FE_OFC67_comp_res_15                       |              | INVD1BWP40                      | 0.108 | 0.000 |   3.533 |    3.465 | 
     | test_pe/FE_OFC67_comp_res_15                       | I v -> ZN ^  | INVD1BWP40                      | 0.064 | 0.066 |   3.599 |    3.531 | 
     | test_pe/U67                                        |              | MAOI22D1BWP40                   | 0.064 | 0.000 |   3.599 |    3.531 | 
     | test_pe/U67                                        | A1 ^ -> ZN v | MAOI22D1BWP40                   | 0.097 | 0.054 |   3.653 |    3.585 | 
     | test_pe/FE_OFC25_pe_out_res_15                     |              | CKBD4BWP40                      | 0.097 | 0.000 |   3.653 |    3.585 | 
     | test_pe/FE_OFC25_pe_out_res_15                     | I v -> Z v   | CKBD4BWP40                      | 0.113 | 0.109 |   3.762 |    3.694 | 
     | test_pe/test_debug_data/U12                        |              | AOI22D0BWP40                    | 0.115 | 0.005 |   3.767 |    3.699 | 
     | test_pe/test_debug_data/U12                        | B1 v -> ZN ^ | AOI22D0BWP40                    | 0.084 | 0.092 |   3.859 |    3.790 | 
     | test_pe/test_debug_data/U13                        |              | OAI221D0BWP40                   | 0.084 | 0.000 |   3.859 |    3.790 | 
     | test_pe/test_debug_data/U13                        | C ^ -> ZN v  | OAI221D0BWP40                   | 0.126 | 0.102 |   3.961 |    3.893 | 
     | test_pe/test_debug_data/U18                        |              | NR4D1BWP40                      | 0.126 | 0.000 |   3.961 |    3.893 | 
     | test_pe/test_debug_data/U18                        | A3 v -> ZN ^ | NR4D1BWP40                      | 0.124 | 0.123 |   4.084 |    4.016 | 
     | test_pe/test_debug_data/U36                        |              | ND2D1BWP40                      | 0.124 | 0.000 |   4.084 |    4.016 | 
     | test_pe/test_debug_data/U36                        | A1 ^ -> ZN v | ND2D1BWP40                      | 0.059 | 0.057 |   4.141 |    4.073 | 
     | test_pe/U72                                        |              | AO22D0BWP40                     | 0.059 | 0.000 |   4.141 |    4.073 | 
     | test_pe/U72                                        | B2 v -> Z v  | AO22D0BWP40                     | 0.028 | 0.096 |   4.237 |    4.168 | 
     | test_pe                                            | irq v        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.237 |    4.168 | 
     | U323                                               |              | AN2D1BWP40                      | 0.028 | 0.000 |   4.237 |    4.168 | 
     | U323                                               | A2 v -> Z v  | AN2D1BWP40                      | 0.161 | 0.127 |   4.364 |    4.295 | 
     |                                                    |              | pe_tile_new_unq1                | 0.161 | 0.005 |   4.369 |    4.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.354
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.129 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.128 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.072 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.059 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.025 | 
     | sb_1b/out_0_4_id1_reg_0_ |              | EDFQD0BWP40                | 0.101 | 0.001 |   0.031 |    0.026 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.046 | 0.199 |   0.229 |    0.225 | 
     | sb_1b/U10                |              | IOA21D2BWP40               | 0.046 | 0.000 |   0.229 |    0.225 | 
     | sb_1b/U10                | A2 v -> ZN v | IOA21D2BWP40               | 0.131 | 0.122 |   0.352 |    0.347 | 
     | sb_1b                    | out_0_4[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.354 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.131 | 0.003 |   0.354 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.122 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.121 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.066 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.053 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.031 | 
     | sb_1b/out_2_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.030 |    0.032 | 
     | sb_1b/out_2_4_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.025 | 0.167 |   0.197 |    0.199 | 
     | sb_1b/U102               |              | MUX2D2BWP40                | 0.025 | 0.000 |   0.197 |    0.199 | 
     | sb_1b/U102               | I1 v -> Z v  | MUX2D2BWP40                | 0.044 | 0.086 |   0.283 |    0.285 | 
     | sb_1b                    | out_2_4[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.284 |    0.286 | 
     | FE_PSC7_out_BUS1_S2_T4_0 |              | CKBD16BWP40                | 0.044 | 0.001 |   0.284 |    0.286 | 
     | FE_PSC7_out_BUS1_S2_T4_0 | I v -> Z v   | CKBD16BWP40                | 0.025 | 0.049 |   0.333 |    0.335 | 
     |                          |              | pe_tile_new_unq1           | 0.039 | 0.015 |   0.348 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.122 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.121 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.066 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.053 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.032 | 
     | sb_1b/out_3_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.033 | 
     | sb_1b/out_3_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.112 | 0.218 |   0.249 |    0.250 | 
     | sb_1b/U46                |              | IOA21D4BWP40               | 0.112 | 0.000 |   0.249 |    0.251 | 
     | sb_1b/U46                | A2 ^ -> ZN ^ | IOA21D4BWP40               | 0.070 | 0.098 |   0.347 |    0.348 | 
     | sb_1b                    | out_3_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.348 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.070 | 0.002 |   0.348 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                            | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.122 | 
     | CTS_ccl_a_buf_00013        |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.121 | 
     | CTS_ccl_a_buf_00013        | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.065 | 
     | CTS_ccl_a_buf_00006        |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.052 | 
     | CTS_ccl_a_buf_00006        | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.032 | 
     | sb_1b/out_2_1_id1_reg_0_   |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.033 | 
     | sb_1b/out_2_1_id1_reg_0_   | CP ^ -> Q v  | EDFQD1BWP40                | 0.025 | 0.166 |   0.197 |    0.199 | 
     | sb_1b/U92                  |              | MUX2D2BWP40                | 0.025 | 0.000 |   0.197 |    0.199 | 
     | sb_1b/U92                  | I1 v -> Z v  | MUX2D2BWP40                | 0.044 | 0.085 |   0.282 |    0.284 | 
     | sb_1b                      | out_2_1[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.282 |    0.285 | 
     | FE_PSBC11_out_BUS1_S2_T1_0 |              | CKBD10BWP40                | 0.044 | 0.001 |   0.282 |    0.285 | 
     | FE_PSBC11_out_BUS1_S2_T1_0 | I v -> Z v   | CKBD10BWP40                | 0.033 | 0.052 |   0.335 |    0.337 | 
     |                            |              | pe_tile_new_unq1           | 0.042 | 0.013 |   0.348 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.347
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.122 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.121 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.065 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.032 | 
     | sb_1b/out_2_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.033 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.038 | 0.162 |   0.193 |    0.195 | 
     | sb_1b/U87                |              | MUX2D4BWP40                | 0.038 | 0.000 |   0.193 |    0.195 | 
     | sb_1b/U87                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.135 | 0.141 |   0.333 |    0.336 | 
     | sb_1b                    | out_2_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.347 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.137 | 0.014 |   0.347 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.347
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.121 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.120 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.065 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.051 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.033 | 
     | sb_1b/out_3_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.034 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.084 | 0.194 |   0.225 |    0.228 | 
     | sb_1b/U18                |              | IOA21D2BWP40               | 0.084 | 0.001 |   0.226 |    0.229 | 
     | sb_1b/U18                | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.115 | 0.120 |   0.345 |    0.348 | 
     | sb_1b                    | out_3_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.347 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.115 | 0.002 |   0.347 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                            | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.121 | 
     | CTS_ccl_a_buf_00013        |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.119 | 
     | CTS_ccl_a_buf_00013        | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.064 | 
     | CTS_ccl_a_buf_00006        |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.051 | 
     | CTS_ccl_a_buf_00006        | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.033 | 
     | sb_1b/out_1_4_id1_reg_0_   |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.034 | 
     | sb_1b/out_1_4_id1_reg_0_   | CP ^ -> Q ^  | EDFQD1BWP40                | 0.036 | 0.160 |   0.191 |    0.195 | 
     | sb_1b/U82                  |              | MUX2D1BWP40                | 0.036 | 0.000 |   0.191 |    0.195 | 
     | sb_1b/U82                  | I1 ^ -> Z ^  | MUX2D1BWP40                | 0.058 | 0.069 |   0.260 |    0.264 | 
     | sb_1b                      | out_1_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.260 |    0.264 | 
     | FE_OFC107_out_BUS1_S1_T4_0 |              | CKBD4BWP40                 | 0.058 | 0.000 |   0.260 |    0.264 | 
     | FE_OFC107_out_BUS1_S1_T4_0 | I ^ -> Z ^   | CKBD4BWP40                 | 0.095 | 0.078 |   0.338 |    0.342 | 
     |                            |              | pe_tile_new_unq1           | 0.096 | 0.008 |   0.346 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.120 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.064 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.051 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.033 | 
     | sb_1b/out_1_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.030 |    0.034 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.050 | 0.170 |   0.201 |    0.204 | 
     | sb_1b/FE_RC_5_0          |              | AOI22D3BWP40               | 0.050 | 0.000 |   0.201 |    0.205 | 
     | sb_1b/FE_RC_5_0          | A2 ^ -> ZN v | AOI22D3BWP40               | 0.053 | 0.041 |   0.242 |    0.246 | 
     | sb_1b/FE_RC_1_1          |              | INVD3BWP40                 | 0.053 | 0.001 |   0.243 |    0.246 | 
     | sb_1b/FE_RC_1_1          | I v -> ZN ^  | INVD3BWP40                 | 0.125 | 0.097 |   0.339 |    0.343 | 
     | sb_1b                    | out_1_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.346 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.125 | 0.007 |   0.346 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.120 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.064 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.050 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.034 | 
     | sb_1b/out_3_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.035 | 
     | sb_1b/out_3_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.072 | 0.184 |   0.215 |    0.219 | 
     | sb_1b/U6                 |              | IOA21D2BWP40               | 0.072 | 0.000 |   0.215 |    0.220 | 
     | sb_1b/U6                 | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.128 | 0.129 |   0.344 |    0.348 | 
     | sb_1b                    | out_3_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.346 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.128 | 0.002 |   0.346 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.345
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.120 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.063 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.050 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.034 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD0BWP40                | 0.101 | 0.001 |   0.031 |    0.035 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.046 | 0.199 |   0.230 |    0.234 | 
     | sb_1b/FE_RC_34_0         |              | ND2D1BWP40                 | 0.046 | 0.000 |   0.230 |    0.234 | 
     | sb_1b/FE_RC_34_0         | A2 v -> ZN ^ | ND2D1BWP40                 | 0.047 | 0.044 |   0.274 |    0.278 | 
     | sb_1b/FE_RC_33_0         |              | ND2D3BWP40                 | 0.047 | 0.000 |   0.274 |    0.278 | 
     | sb_1b/FE_RC_33_0         | A1 ^ -> ZN v | ND2D3BWP40                 | 0.093 | 0.069 |   0.343 |    0.348 | 
     | sb_1b                    | out_0_0[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.345 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.094 | 0.002 |   0.345 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.344
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.119 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.118 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.062 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.049 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.035 | 
     | sb_1b/out_2_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.036 | 
     | sb_1b/out_2_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.050 | 0.169 |   0.200 |    0.205 | 
     | sb_1b/U58                |              | MUX2D4BWP40                | 0.050 | 0.000 |   0.200 |    0.205 | 
     | sb_1b/U58                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.135 | 0.130 |   0.329 |    0.335 | 
     | sb_1b                    | out_2_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.344 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.138 | 0.015 |   0.344 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.342
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.115 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.060 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.047 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.037 | 
     | sb_1b/out_1_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.030 |    0.038 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.049 | 0.170 |   0.200 |    0.208 | 
     | sb_1b/U64                |              | MUX2D3BWP40                | 0.049 | 0.000 |   0.200 |    0.208 | 
     | sb_1b/U64                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.137 | 0.132 |   0.333 |    0.341 | 
     | sb_1b                    | out_1_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.342 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.138 | 0.009 |   0.342 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.341
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.115 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.059 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.046 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.038 | 
     | sb_1b/out_0_1_id1_reg_0_ |              | EDFQD0BWP40                | 0.101 | 0.001 |   0.031 |    0.039 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.101 | 0.207 |   0.238 |    0.246 | 
     | sb_1b/U36                |              | IOA21D4BWP40               | 0.101 | 0.000 |   0.238 |    0.246 | 
     | sb_1b/U36                | A2 ^ -> ZN ^ | IOA21D4BWP40               | 0.076 | 0.101 |   0.339 |    0.347 | 
     | sb_1b                    | out_0_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.341 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.076 | 0.002 |   0.341 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.340
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.113 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.058 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.044 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.040 | 
     | sb_1b/out_2_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.030 |    0.040 | 
     | sb_1b/out_2_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.043 | 0.165 |   0.195 |    0.205 | 
     | sb_1b/U97                |              | MUX2D4BWP40                | 0.043 | 0.000 |   0.195 |    0.205 | 
     | sb_1b/U97                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.151 | 0.131 |   0.326 |    0.336 | 
     | sb_1b                    | out_2_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.340 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.153 | 0.014 |   0.340 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.109 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.053 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.040 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.044 | 
     | sb_1b/out_1_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.030 |    0.045 | 
     | sb_1b/out_1_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.050 | 0.171 |   0.201 |    0.216 | 
     | sb_1b/U71                |              | MUX2D3BWP40                | 0.050 | 0.000 |   0.201 |    0.216 | 
     | sb_1b/U71                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.131 | 0.126 |   0.327 |    0.341 | 
     | sb_1b                    | out_1_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.335 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.132 | 0.009 |   0.335 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.107 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.106 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.051 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.037 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.047 | 
     | sb_1b/out_3_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.048 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.073 | 0.190 |   0.221 |    0.238 | 
     | sb_1b/FE_RC_43_0         |              | CKND2D2BWP40               | 0.073 | 0.000 |   0.221 |    0.239 | 
     | sb_1b/FE_RC_43_0         | A2 ^ -> ZN v | CKND2D2BWP40               | 0.040 | 0.050 |   0.272 |    0.289 | 
     | sb_1b/FE_RC_42_0         |              | ND2D3BWP40                 | 0.040 | 0.000 |   0.272 |    0.289 | 
     | sb_1b/FE_RC_42_0         | A1 v -> ZN ^ | ND2D3BWP40                 | 0.084 | 0.060 |   0.331 |    0.349 | 
     | sb_1b                    | out_3_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.333 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.084 | 0.001 |   0.333 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.104 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.049 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.036 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.048 | 
     | sb_1b/out_0_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.049 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.047 | 0.170 |   0.201 |    0.220 | 
     | sb_1b/U26                |              | IOA21D2BWP40               | 0.047 | 0.000 |   0.201 |    0.220 | 
     | sb_1b/U26                | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.138 | 0.127 |   0.328 |    0.347 | 
     | sb_1b                    | out_0_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.331 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.138 | 0.003 |   0.331 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.328
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.103 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.102 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.046 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.033 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.051 | 
     | sb_1b/out_1_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.030 |    0.052 | 
     | sb_1b/out_1_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.040 | 0.163 |   0.193 |    0.215 | 
     | sb_1b/U52                |              | MUX2D3BWP40                | 0.040 | 0.000 |   0.193 |    0.215 | 
     | sb_1b/U52                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.138 | 0.127 |   0.320 |    0.341 | 
     | sb_1b                    | out_1_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.328 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.139 | 0.009 |   0.328 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.328
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.103 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.102 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.046 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.033 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.051 | 
     | sb_1b/out_3_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.031 |    0.052 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.072 | 0.181 |   0.211 |    0.233 | 
     | sb_1b/U22                |              | IOA21D2BWP40               | 0.072 | 0.000 |   0.212 |    0.233 | 
     | sb_1b/U22                | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.116 | 0.115 |   0.327 |    0.349 | 
     | sb_1b                    | out_3_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.328 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.116 | 0.001 |   0.328 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.320
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.049 |       |  -0.124 |   -0.094 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |   -0.093 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |   -0.037 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.057 | 0.013 |  -0.054 |   -0.024 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.084 |   0.030 |    0.060 | 
     | sb_1b/out_0_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.001 |   0.030 |    0.061 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.045 | 0.166 |   0.196 |    0.226 | 
     | sb_1b/U41                |              | IOA21D2BWP40               | 0.045 | 0.000 |   0.196 |    0.226 | 
     | sb_1b/U41                | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.144 | 0.120 |   0.316 |    0.346 | 
     | sb_1b                    | out_0_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.320 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.145 | 0.004 |   0.320 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   read_data[0]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.910
= Slack Time                    1.090
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    0.966 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    0.967 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.025 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.036 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.127 | 
     | sb_wide/out_1_4_id1_bar_reg_0_             |                | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.128 | 
     | sb_wide/out_1_4_id1_bar_reg_0_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.046 | 0.153 |   0.191 |    1.281 | 
     | sb_wide/FE_OCPC546_out_1_4_id1_bar_0       |                | BUFFD1BWP40                | 0.046 | 0.000 |   0.191 |    1.282 | 
     | sb_wide/FE_OCPC546_out_1_4_id1_bar_0       | I ^ -> Z ^     | BUFFD1BWP40                | 0.343 | 0.305 |   0.496 |    1.587 | 
     | sb_wide/U533                               |                | OAI22D0BWP40               | 0.343 | 0.008 |   0.504 |    1.595 | 
     | sb_wide/U533                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.115 | 0.101 |   0.605 |    1.696 | 
     | sb_wide/U537                               |                | NR4D1BWP40                 | 0.115 | 0.000 |   0.605 |    1.696 | 
     | sb_wide/U537                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.276 | 0.244 |   0.849 |    1.940 | 
     | sb_wide/U538                               |                | ND2D0BWP40                 | 0.276 | 0.000 |   0.849 |    1.940 | 
     | sb_wide/U538                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.100 | 0.110 |   0.959 |    2.049 | 
     | sb_wide/U539                               |                | OAI31D0BWP40               | 0.100 | 0.000 |   0.959 |    2.049 | 
     | sb_wide/U539                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.116 | 0.097 |   1.056 |    2.146 | 
     | sb_wide/U540                               |                | OAI211D0BWP40              | 0.116 | 0.000 |   1.056 |    2.146 | 
     | sb_wide/U540                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.268 | 0.217 |   1.273 |    2.363 | 
     | sb_wide                                    | read_data[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.274 |    2.365 | 
     | U606                                       |                | AOI22D0BWP40               | 0.268 | 0.001 |   1.274 |    2.365 | 
     | U606                                       | B2 v -> ZN ^   | AOI22D0BWP40               | 0.314 | 0.376 |   1.650 |    2.740 | 
     | U611                                       |                | ND4D2BWP40                 | 0.314 | 0.000 |   1.650 |    2.740 | 
     | U611                                       | A3 ^ -> ZN v   | ND4D2BWP40                 | 0.247 | 0.257 |   1.907 |    2.997 | 
     |                                            |                | pe_tile_new_unq1           | 0.247 | 0.003 |   1.910 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   read_data[2]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.822
= Slack Time                    1.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.054 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.055 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.113 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.123 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.214 | 
     | sb_wide/out_1_4_id1_bar_reg_2_             |                | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.215 | 
     | sb_wide/out_1_4_id1_bar_reg_2_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.038 | 0.148 |   0.185 |    1.363 | 
     | sb_wide/FE_OCPC553_out_1_4_id1_bar_2       |                | BUFFD1BWP40                | 0.038 | 0.000 |   0.185 |    1.363 | 
     | sb_wide/FE_OCPC553_out_1_4_id1_bar_2       | I ^ -> Z ^     | BUFFD1BWP40                | 0.335 | 0.317 |   0.503 |    1.681 | 
     | sb_wide/U482                               |                | OAI22D0BWP40               | 0.336 | 0.007 |   0.509 |    1.687 | 
     | sb_wide/U482                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.104 | 0.090 |   0.600 |    1.778 | 
     | sb_wide/U486                               |                | NR4D1BWP40                 | 0.104 | 0.000 |   0.600 |    1.778 | 
     | sb_wide/U486                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.244 | 0.207 |   0.807 |    1.985 | 
     | sb_wide/U487                               |                | ND2D0BWP40                 | 0.244 | 0.000 |   0.807 |    1.985 | 
     | sb_wide/U487                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.130 | 0.165 |   0.972 |    2.150 | 
     | sb_wide/U488                               |                | OAI31D0BWP40               | 0.130 | 0.000 |   0.972 |    2.150 | 
     | sb_wide/U488                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.114 | 0.101 |   1.073 |    2.251 | 
     | sb_wide/U489                               |                | OAI211D0BWP40              | 0.114 | 0.000 |   1.073 |    2.251 | 
     | sb_wide/U489                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.209 | 0.189 |   1.262 |    2.440 | 
     | sb_wide                                    | read_data[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.262 |    2.440 | 
     | U588                                       |                | AOI21D0BWP40               | 0.209 | 0.000 |   1.262 |    2.440 | 
     | U588                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.249 | 0.293 |   1.555 |    2.733 | 
     | U589                                       |                | ND3D1BWP40                 | 0.249 | 0.000 |   1.555 |    2.733 | 
     | U589                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.237 | 0.265 |   1.820 |    2.998 | 
     |                                            |                | pe_tile_new_unq1           | 0.237 | 0.002 |   1.822 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   read_data[4]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.806
= Slack Time                    1.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.070 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.071 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.129 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.139 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.231 | 
     | sb_wide/out_1_4_id1_bar_reg_4_             |                | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.231 | 
     | sb_wide/out_1_4_id1_bar_reg_4_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.030 | 0.142 |   0.179 |    1.373 | 
     | sb_wide/FE_OCPC544_out_1_4_id1_bar_4       |                | BUFFD1BWP40                | 0.030 | 0.000 |   0.179 |    1.373 | 
     | sb_wide/FE_OCPC544_out_1_4_id1_bar_4       | I ^ -> Z ^     | BUFFD1BWP40                | 0.324 | 0.294 |   0.473 |    1.667 | 
     | sb_wide/U516                               |                | OAI22D0BWP40               | 0.324 | 0.007 |   0.480 |    1.674 | 
     | sb_wide/U516                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.109 | 0.105 |   0.585 |    1.779 | 
     | sb_wide/U520                               |                | NR4D1BWP40                 | 0.109 | 0.000 |   0.585 |    1.779 | 
     | sb_wide/U520                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.325 | 0.328 |   0.913 |    2.107 | 
     | sb_wide/U521                               |                | ND2D0BWP40                 | 0.325 | 0.000 |   0.913 |    2.107 | 
     | sb_wide/U521                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.151 | 0.202 |   1.116 |    2.310 | 
     | sb_wide/U522                               |                | OAI31D0BWP40               | 0.151 | 0.000 |   1.116 |    2.310 | 
     | sb_wide/U522                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.142 | 0.123 |   1.239 |    2.433 | 
     | sb_wide/U523                               |                | OAI211D0BWP40              | 0.142 | 0.000 |   1.239 |    2.433 | 
     | sb_wide/U523                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.151 | 0.137 |   1.376 |    2.570 | 
     | sb_wide                                    | read_data[4] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.376 |    2.570 | 
     | U602                                       |                | AOI21D1BWP40               | 0.151 | 0.000 |   1.376 |    2.570 | 
     | U602                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.261 | 0.245 |   1.621 |    2.815 | 
     | U603                                       |                | ND3D1BWP40                 | 0.261 | 0.000 |   1.621 |    2.815 | 
     | U603                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.165 | 0.185 |   1.806 |    3.000 | 
     |                                            |                | pe_tile_new_unq1           | 0.165 | 0.000 |   1.806 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   read_data[5]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.805
= Slack Time                    1.195
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.071 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.072 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.130 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.141 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.232 | 
     | sb_wide/out_1_4_id1_bar_reg_5_             |                | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.232 | 
     | sb_wide/out_1_4_id1_bar_reg_5_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.039 | 0.150 |   0.187 |    1.383 | 
     | sb_wide/FE_OCPC572_out_1_4_id1_bar_5       |                | BUFFD1BWP40                | 0.039 | 0.000 |   0.188 |    1.383 | 
     | sb_wide/FE_OCPC572_out_1_4_id1_bar_5       | I ^ -> Z ^     | BUFFD1BWP40                | 0.357 | 0.344 |   0.532 |    1.727 | 
     | sb_wide/U448                               |                | OAI22D0BWP40               | 0.357 | 0.008 |   0.540 |    1.735 | 
     | sb_wide/U448                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.116 | 0.101 |   0.641 |    1.837 | 
     | sb_wide/U452                               |                | NR4D1BWP40                 | 0.116 | 0.000 |   0.641 |    1.837 | 
     | sb_wide/U452                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.276 | 0.239 |   0.881 |    2.076 | 
     | sb_wide/U453                               |                | ND2D0BWP40                 | 0.276 | 0.000 |   0.881 |    2.076 | 
     | sb_wide/U453                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.169 | 0.207 |   1.088 |    2.283 | 
     | sb_wide/U454                               |                | OAI31D0BWP40               | 0.169 | 0.000 |   1.088 |    2.283 | 
     | sb_wide/U454                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.131 | 0.118 |   1.206 |    2.401 | 
     | sb_wide/U455                               |                | OAI211D0BWP40              | 0.131 | 0.000 |   1.206 |    2.401 | 
     | sb_wide/U455                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.171 | 0.146 |   1.352 |    2.548 | 
     | sb_wide                                    | read_data[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.353 |    2.548 | 
     | U574                                       |                | AOI21D1BWP40               | 0.171 | 0.000 |   1.353 |    2.548 | 
     | U574                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.250 | 0.230 |   1.582 |    2.778 | 
     | U575                                       |                | ND3D1BWP40                 | 0.250 | 0.001 |   1.583 |    2.779 | 
     | U575                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.191 | 0.221 |   1.805 |    3.000 | 
     |                                            |                | pe_tile_new_unq1           | 0.191 | 0.000 |   1.805 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   read_data[1]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.802
= Slack Time                    1.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.074 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |    1.075 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |    1.131 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.057 | 0.014 |  -0.054 |    1.144 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.102 | 0.090 |   0.036 |    1.234 | 
     | sb_wide/out_3_4_id1_bar_reg_1_             |                | DFQD0BWP40                 | 0.102 | 0.000 |   0.036 |    1.235 | 
     | sb_wide/out_3_4_id1_bar_reg_1_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.091 | 0.174 |   0.210 |    1.408 | 
     | sb_wide/FE_OCPC535_out_3_4_id1_bar_1       |                | BUFFD0BWP40                | 0.091 | 0.000 |   0.210 |    1.409 | 
     | sb_wide/FE_OCPC535_out_3_4_id1_bar_1       | I ^ -> Z ^     | BUFFD0BWP40                | 0.202 | 0.207 |   0.417 |    1.616 | 
     | sb_wide/U497                               |                | OAI22D0BWP40               | 0.202 | 0.001 |   0.419 |    1.617 | 
     | sb_wide/U497                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.086 | 0.087 |   0.506 |    1.704 | 
     | sb_wide/U498                               |                | NR4D0BWP40                 | 0.086 | 0.000 |   0.506 |    1.704 | 
     | sb_wide/U498                               | A4 v -> ZN ^   | NR4D0BWP40                 | 0.241 | 0.203 |   0.709 |    1.907 | 
     | sb_wide/U504                               |                | ND2D0BWP40                 | 0.241 | 0.000 |   0.709 |    1.907 | 
     | sb_wide/U504                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.104 | 0.110 |   0.819 |    2.018 | 
     | sb_wide/U505                               |                | OAI31D0BWP40               | 0.104 | 0.000 |   0.819 |    2.018 | 
     | sb_wide/U505                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.192 | 0.177 |   0.996 |    2.195 | 
     | sb_wide/U506                               |                | OAI211D0BWP40              | 0.192 | 0.000 |   0.996 |    2.195 | 
     | sb_wide/U506                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.226 | 0.234 |   1.230 |    2.428 | 
     | sb_wide                                    | read_data[1] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.230 |    2.428 | 
     | U595                                       |                | AOI21D0BWP40               | 0.226 | 0.000 |   1.230 |    2.428 | 
     | U595                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.292 | 0.319 |   1.550 |    2.748 | 
     | U596                                       |                | ND3D1BWP40                 | 0.292 | 0.000 |   1.550 |    2.748 | 
     | U596                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.232 | 0.250 |   1.800 |    2.998 | 
     |                                            |                | pe_tile_new_unq1           | 0.231 | 0.002 |   1.802 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   read_data[3]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.767
= Slack Time                    1.233
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.109 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.110 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.168 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.178 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.269 | 
     | sb_wide/out_1_4_id1_bar_reg_3_             |                | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.270 | 
     | sb_wide/out_1_4_id1_bar_reg_3_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.032 | 0.145 |   0.182 |    1.415 | 
     | sb_wide/FE_OCPC552_out_1_4_id1_bar_3       |                | BUFFD1BWP40                | 0.032 | 0.000 |   0.182 |    1.415 | 
     | sb_wide/FE_OCPC552_out_1_4_id1_bar_3       | I ^ -> Z ^     | BUFFD1BWP40                | 0.328 | 0.271 |   0.453 |    1.686 | 
     | sb_wide/U465                               |                | OAI22D0BWP40               | 0.328 | 0.007 |   0.460 |    1.693 | 
     | sb_wide/U465                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.108 | 0.095 |   0.554 |    1.787 | 
     | sb_wide/U469                               |                | NR4D1BWP40                 | 0.108 | 0.000 |   0.554 |    1.787 | 
     | sb_wide/U469                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.380 | 0.384 |   0.939 |    2.172 | 
     | sb_wide/U470                               |                | ND2D0BWP40                 | 0.380 | 0.000 |   0.939 |    2.172 | 
     | sb_wide/U470                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.149 | 0.199 |   1.138 |    2.371 | 
     | sb_wide/U471                               |                | OAI31D0BWP40               | 0.149 | 0.000 |   1.138 |    2.371 | 
     | sb_wide/U471                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.113 | 0.102 |   1.240 |    2.473 | 
     | sb_wide/U472                               |                | OAI211D0BWP40              | 0.113 | 0.000 |   1.240 |    2.473 | 
     | sb_wide/U472                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.200 | 0.157 |   1.397 |    2.630 | 
     | sb_wide                                    | read_data[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.398 |    2.631 | 
     | U581                                       |                | AOI21D0BWP40               | 0.200 | 0.000 |   1.398 |    2.631 | 
     | U581                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.159 | 0.136 |   1.534 |    2.767 | 
     | U582                                       |                | ND3D1BWP40                 | 0.159 | 0.000 |   1.534 |    2.767 | 
     | U582                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.229 | 0.232 |   1.765 |    2.998 | 
     |                                            |                | pe_tile_new_unq1           | 0.228 | 0.002 |   1.767 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   read_data[15]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.739
= Slack Time                    1.261
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.049 |       |  -0.124 |    1.136 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.137 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.195 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                 | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.206 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.297 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |                 | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.298 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            | CP ^ -> Q ^     | DFQD2BWP40                 | 0.036 | 0.145 |   0.183 |    1.443 | 
     | sb_wide/FE_OCPC540_out_1_4_id1_bar_15      |                 | BUFFD1BWP40                | 0.036 | 0.000 |   0.183 |    1.443 | 
     | sb_wide/FE_OCPC540_out_1_4_id1_bar_15      | I ^ -> Z ^      | BUFFD1BWP40                | 0.330 | 0.304 |   0.487 |    1.748 | 
     | sb_wide/U329                               |                 | OAI22D0BWP40               | 0.330 | 0.007 |   0.494 |    1.755 | 
     | sb_wide/U329                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.100 | 0.086 |   0.580 |    1.841 | 
     | sb_wide/U333                               |                 | NR4D1BWP40                 | 0.100 | 0.000 |   0.580 |    1.841 | 
     | sb_wide/U333                               | A1 v -> ZN ^    | NR4D1BWP40                 | 0.336 | 0.388 |   0.968 |    2.228 | 
     | sb_wide/U334                               |                 | ND2D0BWP40                 | 0.336 | 0.000 |   0.968 |    2.228 | 
     | sb_wide/U334                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.093 | 0.114 |   1.082 |    2.343 | 
     | sb_wide/U335                               |                 | OAI31D0BWP40               | 0.093 | 0.000 |   1.082 |    2.343 | 
     | sb_wide/U335                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.130 | 0.108 |   1.190 |    2.451 | 
     | sb_wide/U336                               |                 | OAI211D1BWP40              | 0.130 | 0.000 |   1.191 |    2.451 | 
     | sb_wide/U336                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.142 | 0.142 |   1.333 |    2.594 | 
     | sb_wide                                    | read_data[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.333 |    2.594 | 
     | U525                                       |                 | AOI21D1BWP40               | 0.142 | 0.000 |   1.333 |    2.594 | 
     | U525                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.232 | 0.214 |   1.547 |    2.808 | 
     | U526                                       |                 | ND3D1BWP40                 | 0.232 | 0.000 |   1.547 |    2.808 | 
     | U526                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.184 | 0.192 |   1.739 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.184 | 0.000 |   1.739 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   read_data[7]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.730
= Slack Time                    1.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.146 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.147 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.205 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.215 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.306 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             |                | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.307 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.031 | 0.142 |   0.179 |    1.449 | 
     | sb_wide/FE_OCPC561_out_1_4_id1_bar_7       |                | BUFFD1BWP40                | 0.031 | 0.000 |   0.179 |    1.449 | 
     | sb_wide/FE_OCPC561_out_1_4_id1_bar_7       | I ^ -> Z ^     | BUFFD1BWP40                | 0.366 | 0.342 |   0.521 |    1.791 | 
     | sb_wide/U346                               |                | OAI22D0BWP40               | 0.367 | 0.009 |   0.531 |    1.801 | 
     | sb_wide/U346                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.122 | 0.112 |   0.643 |    1.913 | 
     | sb_wide/U350                               |                | NR4D1BWP40                 | 0.122 | 0.000 |   0.643 |    1.913 | 
     | sb_wide/U350                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.251 | 0.249 |   0.892 |    2.161 | 
     | sb_wide/U351                               |                | ND2D0BWP40                 | 0.251 | 0.000 |   0.892 |    2.161 | 
     | sb_wide/U351                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.192 | 0.197 |   1.088 |    2.358 | 
     | sb_wide/U352                               |                | OAI31D0BWP40               | 0.192 | 0.000 |   1.088 |    2.358 | 
     | sb_wide/U352                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.140 | 0.127 |   1.215 |    2.485 | 
     | sb_wide/U353                               |                | OAI211D1BWP40              | 0.140 | 0.000 |   1.216 |    2.486 | 
     | sb_wide/U353                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.104 | 0.088 |   1.303 |    2.573 | 
     | sb_wide                                    | read_data[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.303 |    2.573 | 
     | U532                                       |                | AOI21D1BWP40               | 0.104 | 0.000 |   1.303 |    2.573 | 
     | U532                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.270 | 0.245 |   1.548 |    2.818 | 
     | U533                                       |                | ND3D1BWP40                 | 0.270 | 0.001 |   1.549 |    2.819 | 
     | U533                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.162 | 0.180 |   1.729 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.162 | 0.001 |   1.730 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   read_data[13]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.715
= Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.049 |       |  -0.124 |    1.161 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.161 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.220 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                 | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.230 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.321 | 
     | sb_wide/out_1_4_id1_bar_reg_13_            |                 | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.322 | 
     | sb_wide/out_1_4_id1_bar_reg_13_            | CP ^ -> Q ^     | DFQD2BWP40                 | 0.039 | 0.149 |   0.186 |    1.471 | 
     | sb_wide/FE_OCPC18_out_1_4_id1_bar_13       |                 | BUFFD0BWP40                | 0.039 | 0.000 |   0.186 |    1.471 | 
     | sb_wide/FE_OCPC18_out_1_4_id1_bar_13       | I ^ -> Z ^      | BUFFD0BWP40                | 0.407 | 0.297 |   0.483 |    1.768 | 
     | sb_wide/U295                               |                 | OAI22D0BWP40               | 0.407 | 0.005 |   0.488 |    1.773 | 
     | sb_wide/U295                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.121 | 0.101 |   0.589 |    1.873 | 
     | sb_wide/U299                               |                 | NR4D1BWP40                 | 0.121 | 0.000 |   0.589 |    1.873 | 
     | sb_wide/U299                               | A1 v -> ZN ^    | NR4D1BWP40                 | 0.354 | 0.354 |   0.942 |    2.227 | 
     | sb_wide/U300                               |                 | ND2D0BWP40                 | 0.354 | 0.000 |   0.942 |    2.227 | 
     | sb_wide/U300                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.090 | 0.105 |   1.048 |    2.333 | 
     | sb_wide/U301                               |                 | OAI31D0BWP40               | 0.090 | 0.000 |   1.048 |    2.333 | 
     | sb_wide/U301                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.127 | 0.108 |   1.156 |    2.441 | 
     | sb_wide/U302                               |                 | OAI211D1BWP40              | 0.127 | 0.000 |   1.156 |    2.441 | 
     | sb_wide/U302                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.139 | 0.119 |   1.275 |    2.560 | 
     | sb_wide                                    | read_data[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.276 |    2.561 | 
     | U511                                       |                 | AOI21D1BWP40               | 0.139 | 0.000 |   1.276 |    2.561 | 
     | U511                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.220 | 0.220 |   1.496 |    2.781 | 
     | U512                                       |                 | ND3D1BWP40                 | 0.220 | 0.000 |   1.496 |    2.781 | 
     | U512                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.208 | 0.218 |   1.714 |    2.999 | 
     |                                            |                 | pe_tile_new_unq1           | 0.208 | 0.001 |   1.715 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   read_data[6]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.627
= Slack Time                    1.373
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.248 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.249 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.308 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.318 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.409 | 
     | sb_wide/out_1_4_id1_bar_reg_6_             |                | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.410 | 
     | sb_wide/out_1_4_id1_bar_reg_6_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.041 | 0.150 |   0.187 |    1.560 | 
     | sb_wide/FE_OCPC545_out_1_4_id1_bar_6       |                | BUFFD1BWP40                | 0.041 | 0.000 |   0.187 |    1.560 | 
     | sb_wide/FE_OCPC545_out_1_4_id1_bar_6       | I ^ -> Z ^     | BUFFD1BWP40                | 0.327 | 0.308 |   0.495 |    1.868 | 
     | sb_wide/U431                               |                | OAI22D0BWP40               | 0.327 | 0.007 |   0.503 |    1.875 | 
     | sb_wide/U431                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.112 | 0.100 |   0.602 |    1.975 | 
     | sb_wide/U435                               |                | NR4D2BWP40                 | 0.112 | 0.000 |   0.602 |    1.975 | 
     | sb_wide/U435                               | A1 v -> ZN ^   | NR4D2BWP40                 | 0.238 | 0.193 |   0.796 |    2.168 | 
     | sb_wide/U436                               |                | ND2D0BWP40                 | 0.238 | 0.001 |   0.797 |    2.169 | 
     | sb_wide/U436                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.143 | 0.179 |   0.975 |    2.348 | 
     | sb_wide/U437                               |                | OAI31D0BWP40               | 0.143 | 0.000 |   0.975 |    2.348 | 
     | sb_wide/U437                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.118 | 0.106 |   1.081 |    2.454 | 
     | sb_wide/U438                               |                | OAI211D0BWP40              | 0.118 | 0.000 |   1.081 |    2.454 | 
     | sb_wide/U438                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.136 | 0.117 |   1.198 |    2.571 | 
     | sb_wide                                    | read_data[6] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.198 |    2.571 | 
     | U567                                       |                | AOI21D1BWP40               | 0.136 | 0.000 |   1.198 |    2.571 | 
     | U567                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.262 | 0.235 |   1.433 |    2.806 | 
     | U568                                       |                | ND3D1BWP40                 | 0.262 | 0.001 |   1.434 |    2.807 | 
     | U568                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.164 | 0.193 |   1.627 |    3.000 | 
     |                                            |                | pe_tile_new_unq1           | 0.164 | 0.000 |   1.627 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   read_data[8]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.599
= Slack Time                    1.401
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.276 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.277 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.335 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.057 | 0.001 |  -0.064 |    1.337 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.075 | 0.082 |   0.018 |    1.418 | 
     | sb_wide/out_2_3_id1_bar_reg_8_             |                | DFQD0BWP40                 | 0.075 | 0.001 |   0.018 |    1.419 | 
     | sb_wide/out_2_3_id1_bar_reg_8_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.145 | 0.207 |   0.225 |    1.626 | 
     | sb_wide/FE_OCPC560_out_2_3_id1_bar_8       |                | BUFFD0BWP40                | 0.145 | 0.000 |   0.226 |    1.626 | 
     | sb_wide/FE_OCPC560_out_2_3_id1_bar_8       | I ^ -> Z ^     | BUFFD0BWP40                | 0.062 | 0.094 |   0.319 |    1.720 | 
     | sb_wide/U365                               |                | OAI22D1BWP40               | 0.062 | 0.000 |   0.319 |    1.720 | 
     | sb_wide/U365                               | A1 ^ -> ZN v   | OAI22D1BWP40               | 0.149 | 0.138 |   0.457 |    1.858 | 
     | sb_wide/U367                               |                | NR4D1BWP40                 | 0.149 | 0.001 |   0.458 |    1.859 | 
     | sb_wide/U367                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.230 | 0.277 |   0.735 |    2.136 | 
     | sb_wide/U368                               |                | ND2D0BWP40                 | 0.230 | 0.000 |   0.735 |    2.136 | 
     | sb_wide/U368                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.122 | 0.138 |   0.873 |    2.273 | 
     | sb_wide/U369                               |                | OAI31D0BWP40               | 0.122 | 0.000 |   0.873 |    2.273 | 
     | sb_wide/U369                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.200 | 0.183 |   1.056 |    2.456 | 
     | sb_wide/U370                               |                | OAI211D1BWP40              | 0.200 | 0.000 |   1.056 |    2.457 | 
     | sb_wide/U370                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.126 | 0.135 |   1.191 |    2.591 | 
     | sb_wide                                    | read_data[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.191 |    2.591 | 
     | U539                                       |                | AOI21D1BWP40               | 0.126 | 0.000 |   1.191 |    2.591 | 
     | U539                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.224 | 0.183 |   1.373 |    2.774 | 
     | U540                                       |                | ND3D1BWP40                 | 0.224 | 0.000 |   1.373 |    2.774 | 
     | U540                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.205 | 0.225 |   1.598 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.205 | 0.001 |   1.599 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   read_data[10]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.589
= Slack Time                    1.411
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.049 |       |  -0.124 |    1.286 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.287 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.345 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.057 | 0.001 |  -0.064 |    1.347 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.075 | 0.082 |   0.018 |    1.428 | 
     | sb_wide/out_2_3_id1_bar_reg_10_            |                 | DFQD0BWP40                 | 0.075 | 0.000 |   0.018 |    1.429 | 
     | sb_wide/out_2_3_id1_bar_reg_10_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.136 | 0.204 |   0.222 |    1.633 | 
     | sb_wide/FE_OCPC550_out_2_3_id1_bar_10      |                 | BUFFD0BWP40                | 0.136 | 0.000 |   0.223 |    1.633 | 
     | sb_wide/FE_OCPC550_out_2_3_id1_bar_10      | I ^ -> Z ^      | BUFFD0BWP40                | 0.050 | 0.078 |   0.301 |    1.711 | 
     | sb_wide/U399                               |                 | OAI22D1BWP40               | 0.050 | 0.000 |   0.301 |    1.712 | 
     | sb_wide/U399                               | A1 ^ -> ZN v    | OAI22D1BWP40               | 0.130 | 0.096 |   0.397 |    1.807 | 
     | sb_wide/U401                               |                 | NR4D1BWP40                 | 0.130 | 0.001 |   0.398 |    1.809 | 
     | sb_wide/U401                               | A3 v -> ZN ^    | NR4D1BWP40                 | 0.276 | 0.334 |   0.732 |    2.142 | 
     | sb_wide/U402                               |                 | ND2D0BWP40                 | 0.276 | 0.000 |   0.732 |    2.142 | 
     | sb_wide/U402                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.085 | 0.087 |   0.819 |    2.230 | 
     | sb_wide/U403                               |                 | OAI31D0BWP40               | 0.085 | 0.000 |   0.819 |    2.230 | 
     | sb_wide/U403                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.192 | 0.146 |   0.965 |    2.376 | 
     | sb_wide/U404                               |                 | OAI211D1BWP40              | 0.192 | 0.000 |   0.966 |    2.376 | 
     | sb_wide/U404                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.172 | 0.181 |   1.147 |    2.558 | 
     | sb_wide                                    | read_data[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.147 |    2.558 | 
     | U553                                       |                 | AOI21D1BWP40               | 0.172 | 0.000 |   1.147 |    2.558 | 
     | U553                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.242 | 0.232 |   1.379 |    2.789 | 
     | U554                                       |                 | ND3D1BWP40                 | 0.242 | 0.000 |   1.379 |    2.789 | 
     | U554                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.199 | 0.210 |   1.588 |    2.999 | 
     |                                            |                 | pe_tile_new_unq1           | 0.199 | 0.001 |   1.589 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   read_data[14]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.552
= Slack Time                    1.448
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.049 |       |  -0.124 |    1.323 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.324 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.382 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                 | CKLNQD2BWP40               | 0.060 | 0.010 |  -0.055 |    1.393 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD2BWP40               | 0.103 | 0.091 |   0.036 |    1.484 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            |                 | DFQD2BWP40                 | 0.103 | 0.001 |   0.037 |    1.484 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            | CP ^ -> Q ^     | DFQD2BWP40                 | 0.041 | 0.151 |   0.188 |    1.635 | 
     | sb_wide/FE_OCPC554_out_1_4_id1_bar_14      |                 | BUFFD1BWP40                | 0.041 | 0.000 |   0.188 |    1.636 | 
     | sb_wide/FE_OCPC554_out_1_4_id1_bar_14      | I ^ -> Z ^      | BUFFD1BWP40                | 0.225 | 0.197 |   0.385 |    1.832 | 
     | sb_wide/U312                               |                 | OAI22D0BWP40               | 0.225 | 0.004 |   0.389 |    1.836 | 
     | sb_wide/U312                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.092 | 0.102 |   0.491 |    1.939 | 
     | sb_wide/U316                               |                 | NR4D1BWP40                 | 0.092 | 0.000 |   0.491 |    1.939 | 
     | sb_wide/U316                               | A1 v -> ZN ^    | NR4D1BWP40                 | 0.282 | 0.319 |   0.810 |    2.258 | 
     | sb_wide/U317                               |                 | ND2D0BWP40                 | 0.282 | 0.000 |   0.810 |    2.258 | 
     | sb_wide/U317                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.109 | 0.118 |   0.928 |    2.376 | 
     | sb_wide/U318                               |                 | OAI31D1BWP40               | 0.109 | 0.000 |   0.928 |    2.376 | 
     | sb_wide/U318                               | A3 v -> ZN ^    | OAI31D1BWP40               | 0.092 | 0.083 |   1.011 |    2.458 | 
     | sb_wide/U319                               |                 | OAI211D1BWP40              | 0.092 | 0.000 |   1.011 |    2.458 | 
     | sb_wide/U319                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.141 | 0.125 |   1.136 |    2.583 | 
     | sb_wide                                    | read_data[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.136 |    2.583 | 
     | U518                                       |                 | AOI21D1BWP40               | 0.141 | 0.000 |   1.136 |    2.583 | 
     | U518                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.228 | 0.211 |   1.346 |    2.794 | 
     | U519                                       |                 | ND3D1BWP40                 | 0.228 | 0.000 |   1.346 |    2.794 | 
     | U519                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.191 | 0.205 |   1.551 |    2.999 | 
     |                                            |                 | pe_tile_new_unq1           | 0.191 | 0.001 |   1.552 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   read_data[9]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.509
= Slack Time                    1.491
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.049 |       |  -0.124 |    1.366 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.049 | 0.001 |  -0.123 |    1.367 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.055 |  -0.068 |    1.423 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.057 | 0.014 |  -0.054 |    1.437 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.102 | 0.090 |   0.036 |    1.526 | 
     | sb_wide/out_3_4_id1_bar_reg_9_             |                | DFQD2BWP40                 | 0.102 | 0.001 |   0.036 |    1.527 | 
     | sb_wide/out_3_4_id1_bar_reg_9_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.027 | 0.139 |   0.176 |    1.666 | 
     | sb_wide/FE_OCPC574_out_3_4_id1_bar_9       |                | BUFFD0BWP40                | 0.027 | 0.000 |   0.176 |    1.666 | 
     | sb_wide/FE_OCPC574_out_3_4_id1_bar_9       | I ^ -> Z ^     | BUFFD0BWP40                | 0.176 | 0.147 |   0.323 |    1.813 | 
     | sb_wide/U378                               |                | OAI22D0BWP40               | 0.176 | 0.001 |   0.324 |    1.814 | 
     | sb_wide/U378                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.077 | 0.074 |   0.397 |    1.888 | 
     | sb_wide/U379                               |                | NR4D1BWP40                 | 0.077 | 0.000 |   0.397 |    1.888 | 
     | sb_wide/U379                               | A4 v -> ZN ^   | NR4D1BWP40                 | 0.285 | 0.292 |   0.689 |    2.180 | 
     | sb_wide/U385                               |                | ND2D0BWP40                 | 0.285 | 0.000 |   0.689 |    2.180 | 
     | sb_wide/U385                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.131 | 0.139 |   0.829 |    2.319 | 
     | sb_wide/U386                               |                | OAI31D0BWP40               | 0.131 | 0.000 |   0.829 |    2.319 | 
     | sb_wide/U386                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.175 | 0.174 |   1.003 |    2.494 | 
     | sb_wide/U387                               |                | OAI211D1BWP40              | 0.175 | 0.000 |   1.003 |    2.494 | 
     | sb_wide/U387                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.131 | 0.123 |   1.126 |    2.617 | 
     | sb_wide                                    | read_data[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.126 |    2.617 | 
     | U546                                       |                | AOI21D1BWP40               | 0.131 | 0.000 |   1.126 |    2.617 | 
     | U546                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.236 | 0.190 |   1.317 |    2.807 | 
     | U547                                       |                | ND3D1BWP40                 | 0.236 | 0.001 |   1.318 |    2.809 | 
     | U547                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.179 | 0.191 |   1.509 |    3.000 | 
     |                                            |                | pe_tile_new_unq1           | 0.179 | 0.000 |   1.509 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   read_data[11]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.468
= Slack Time                    1.532
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.049 |       |  -0.124 |    1.407 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.408 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.467 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.057 | 0.001 |  -0.064 |    1.468 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.074 | 0.081 |   0.017 |    1.549 | 
     | sb_wide/out_2_4_id1_bar_reg_11_            |                 | DFQD2BWP40                 | 0.074 | 0.001 |   0.018 |    1.549 | 
     | sb_wide/out_2_4_id1_bar_reg_11_            | CP ^ -> Q ^     | DFQD2BWP40                 | 0.040 | 0.145 |   0.162 |    1.694 | 
     | sb_wide/FE_OCPC30_out_2_4_id1_bar_11       |                 | BUFFD1BWP40                | 0.040 | 0.000 |   0.162 |    1.694 | 
     | sb_wide/FE_OCPC30_out_2_4_id1_bar_11       | I ^ -> Z ^      | BUFFD1BWP40                | 0.068 | 0.076 |   0.239 |    1.771 | 
     | sb_wide/U409                               |                 | OAI22D0BWP40               | 0.068 | 0.001 |   0.239 |    1.771 | 
     | sb_wide/U409                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.208 | 0.169 |   0.408 |    1.940 | 
     | sb_wide/U413                               |                 | NR4D1BWP40                 | 0.208 | 0.001 |   0.409 |    1.941 | 
     | sb_wide/U413                               | A1 v -> ZN ^    | NR4D1BWP40                 | 0.272 | 0.313 |   0.722 |    2.254 | 
     | sb_wide/U419                               |                 | ND2D0BWP40                 | 0.272 | 0.000 |   0.722 |    2.254 | 
     | sb_wide/U419                               | A1 ^ -> ZN v    | ND2D0BWP40                 | 0.099 | 0.093 |   0.815 |    2.346 | 
     | sb_wide/U420                               |                 | OAI31D0BWP40               | 0.099 | 0.000 |   0.815 |    2.346 | 
     | sb_wide/U420                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.113 | 0.095 |   0.910 |    2.442 | 
     | sb_wide/U421                               |                 | OAI211D1BWP40              | 0.113 | 0.000 |   0.910 |    2.442 | 
     | sb_wide/U421                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.132 | 0.104 |   1.014 |    2.546 | 
     | sb_wide                                    | read_data[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.014 |    2.546 | 
     | U560                                       |                 | AOI21D1BWP40               | 0.132 | 0.000 |   1.014 |    2.546 | 
     | U560                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.268 | 0.249 |   1.263 |    2.795 | 
     | U561                                       |                 | ND3D1BWP40                 | 0.268 | 0.001 |   1.264 |    2.796 | 
     | U561                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.184 | 0.204 |   1.468 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.184 | 0.000 |   1.468 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   read_data[12]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.385
= Slack Time                    1.615
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.049 |       |  -0.124 |    1.491 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD16BWP40                | 0.049 | 0.001 |  -0.123 |    1.492 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD16BWP40                | 0.057 | 0.058 |  -0.065 |    1.550 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.057 | 0.001 |  -0.064 |    1.551 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.075 | 0.082 |   0.018 |    1.633 | 
     | sb_wide/out_2_3_id1_bar_reg_12_            |                 | DFQD0BWP40                 | 0.075 | 0.001 |   0.018 |    1.633 | 
     | sb_wide/out_2_3_id1_bar_reg_12_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.128 | 0.202 |   0.221 |    1.836 | 
     | sb_wide/FE_OCPC559_out_2_3_id1_bar_12      |                 | BUFFD0BWP40                | 0.128 | 0.000 |   0.221 |    1.836 | 
     | sb_wide/FE_OCPC559_out_2_3_id1_bar_12      | I ^ -> Z ^      | BUFFD0BWP40                | 0.064 | 0.090 |   0.311 |    1.926 | 
     | sb_wide/U278                               |                 | OAI22D1BWP40               | 0.064 | 0.000 |   0.311 |    1.926 | 
     | sb_wide/U278                               | A1 ^ -> ZN v    | OAI22D1BWP40               | 0.115 | 0.095 |   0.406 |    2.021 | 
     | sb_wide/U282                               |                 | NR4D1BWP40                 | 0.115 | 0.001 |   0.407 |    2.022 | 
     | sb_wide/U282                               | A3 v -> ZN ^    | NR4D1BWP40                 | 0.213 | 0.234 |   0.641 |    2.256 | 
     | sb_wide/U283                               |                 | ND2D0BWP40                 | 0.213 | 0.000 |   0.641 |    2.256 | 
     | sb_wide/U283                               | A2 ^ -> ZN v    | ND2D0BWP40                 | 0.094 | 0.094 |   0.735 |    2.350 | 
     | sb_wide/U284                               |                 | OAI31D0BWP40               | 0.094 | 0.000 |   0.735 |    2.350 | 
     | sb_wide/U284                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.153 | 0.136 |   0.871 |    2.486 | 
     | sb_wide/U285                               |                 | OAI211D1BWP40              | 0.153 | 0.000 |   0.871 |    2.486 | 
     | sb_wide/U285                               | C ^ -> ZN v     | OAI211D1BWP40              | 0.125 | 0.113 |   0.983 |    2.598 | 
     | sb_wide                                    | read_data[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.984 |    2.599 | 
     | U504                                       |                 | AOI21D1BWP40               | 0.125 | 0.000 |   0.984 |    2.599 | 
     | U504                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.277 | 0.216 |   1.200 |    2.815 | 
     | U505                                       |                 | ND3D1BWP40                 | 0.277 | 0.001 |   1.201 |    2.816 | 
     | U505                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.168 | 0.183 |   1.384 |    2.999 | 
     |                                            |                 | pe_tile_new_unq1           | 0.168 | 0.001 |   1.385 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   read_data[17]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_1_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.131
= Slack Time                    1.869
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.745 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.745 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    1.804 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    1.810 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    1.810 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    1.897 | 
     | test_pe/inp_code_reg_1_            |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    1.901 | 
     | test_pe/inp_code_reg_1_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.058 | 0.181 |   0.212 |    2.081 | 
     | test_pe/U97                        |                 | INR2D0BWP40                     | 0.058 | 0.000 |   0.213 |    2.081 | 
     | test_pe/U97                        | A1 v -> ZN v    | INR2D0BWP40                     | 0.053 | 0.053 |   0.265 |    2.134 | 
     | test_pe                            | read_data[17] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.265 |    2.134 | 
     | U437                               |                 | AOI22D0BWP40                    | 0.053 | 0.000 |   0.265 |    2.134 | 
     | U437                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.125 | 0.073 |   0.338 |    2.207 | 
     | U438                               |                 | ND2D0BWP40                      | 0.125 | 0.000 |   0.339 |    2.207 | 
     | U438                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.054 | 0.061 |   0.400 |    2.269 | 
     | U439                               |                 | AOI21D0BWP40                    | 0.054 | 0.000 |   0.400 |    2.269 | 
     | U439                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.136 | 0.094 |   0.494 |    2.363 | 
     | FE_PDC9_n541                       |                 | BUFFD0BWP40                     | 0.136 | 0.000 |   0.494 |    2.363 | 
     | FE_PDC9_n541                       | I ^ -> Z ^      | BUFFD0BWP40                     | 0.332 | 0.332 |   0.827 |    2.695 | 
     | U440                               |                 | ND3D0BWP40                      | 0.333 | 0.004 |   0.831 |    2.700 | 
     | U440                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.276 | 0.300 |   1.131 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.276 | 0.000 |   1.131 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   read_data[28]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_12_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.092
= Slack Time                    1.908
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.783 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.784 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    1.843 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    1.849 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    1.849 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    1.936 | 
     | test_pe/inp_code_reg_12_           |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    1.940 | 
     | test_pe/inp_code_reg_12_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.031 | 0.164 |   0.196 |    2.104 | 
     | test_pe/U94                        |                 | INR2D0BWP40                     | 0.031 | 0.000 |   0.196 |    2.104 | 
     | test_pe/U94                        | A1 v -> ZN v    | INR2D0BWP40                     | 0.052 | 0.044 |   0.240 |    2.147 | 
     | test_pe                            | read_data[28] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.240 |    2.147 | 
     | U416                               |                 | AOI22D0BWP40                    | 0.052 | 0.000 |   0.240 |    2.147 | 
     | U416                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.179 | 0.136 |   0.376 |    2.283 | 
     | U417                               |                 | ND2D0BWP40                      | 0.179 | 0.000 |   0.376 |    2.284 | 
     | U417                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.111 | 0.144 |   0.520 |    2.427 | 
     | U418                               |                 | AOI21D0BWP40                    | 0.111 | 0.000 |   0.520 |    2.427 | 
     | U418                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.329 | 0.317 |   0.836 |    2.744 | 
     | U419                               |                 | ND3D1BWP40                      | 0.329 | 0.000 |   0.836 |    2.744 | 
     | U419                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.220 | 0.255 |   1.091 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.220 | 0.001 |   1.092 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   read_data[25]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_9_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.072
= Slack Time                    1.928
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.804 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.804 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    1.863 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    1.869 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    1.869 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    1.956 | 
     | test_pe/inp_code_reg_9_            |                 | DFCNQD1BWP40                    | 0.069 | 0.003 |   0.031 |    1.959 | 
     | test_pe/inp_code_reg_9_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.035 | 0.167 |   0.198 |    2.126 | 
     | test_pe/U101                       |                 | INR2D0BWP40                     | 0.035 | 0.000 |   0.199 |    2.126 | 
     | test_pe/U101                       | A1 v -> ZN v    | INR2D0BWP40                     | 0.053 | 0.045 |   0.244 |    2.172 | 
     | test_pe                            | read_data[25] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.244 |    2.172 | 
     | U458                               |                 | AOI22D0BWP40                    | 0.053 | 0.000 |   0.244 |    2.172 | 
     | U458                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.110 | 0.062 |   0.306 |    2.234 | 
     | U459                               |                 | ND2D0BWP40                      | 0.110 | 0.000 |   0.306 |    2.234 | 
     | U459                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.067 | 0.060 |   0.367 |    2.294 | 
     | U460                               |                 | AOI21D0BWP40                    | 0.067 | 0.000 |   0.367 |    2.294 | 
     | U460                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.226 | 0.197 |   0.563 |    2.491 | 
     | FE_PDC1_n559                       |                 | BUFFD1BWP40                     | 0.226 | 0.000 |   0.563 |    2.491 | 
     | FE_PDC1_n559                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.248 | 0.264 |   0.828 |    2.755 | 
     | U461                               |                 | ND3D0BWP40                      | 0.249 | 0.006 |   0.834 |    2.762 | 
     | U461                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.228 | 0.238 |   1.072 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.228 | 0.000 |   1.072 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   read_data[18]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_2_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.068
= Slack Time                    1.932
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.808 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.808 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    1.867 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    1.873 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    1.873 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    1.960 | 
     | test_pe/inp_code_reg_2_            |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    1.964 | 
     | test_pe/inp_code_reg_2_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.036 | 0.167 |   0.199 |    2.131 | 
     | test_pe/U104                       |                 | INR2D1BWP40                     | 0.036 | 0.000 |   0.199 |    2.131 | 
     | test_pe/U104                       | A1 v -> ZN v    | INR2D1BWP40                     | 0.047 | 0.045 |   0.244 |    2.176 | 
     | test_pe                            | read_data[18] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.244 |    2.176 | 
     | U479                               |                 | AOI22D0BWP40                    | 0.047 | 0.000 |   0.244 |    2.176 | 
     | U479                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.171 | 0.142 |   0.387 |    2.318 | 
     | U480                               |                 | ND2D0BWP40                      | 0.171 | 0.000 |   0.387 |    2.319 | 
     | U480                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.082 | 0.095 |   0.482 |    2.413 | 
     | U481                               |                 | AOI21D0BWP40                    | 0.082 | 0.000 |   0.482 |    2.414 | 
     | U481                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.128 | 0.089 |   0.571 |    2.502 | 
     | FE_PDC5_n577                       |                 | BUFFD1BWP40                     | 0.128 | 0.000 |   0.571 |    2.503 | 
     | FE_PDC5_n577                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.238 | 0.257 |   0.828 |    2.760 | 
     | U482                               |                 | ND3D0BWP40                      | 0.238 | 0.005 |   0.833 |    2.765 | 
     | U482                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.250 | 0.234 |   1.067 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.250 | 0.001 |   1.068 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   read_data[20]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.030
= Slack Time                    1.970
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.846 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.847 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    1.905 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    1.912 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    1.912 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    1.998 | 
     | test_pe/inp_code_reg_4_            |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    2.002 | 
     | test_pe/inp_code_reg_4_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.043 | 0.172 |   0.204 |    2.174 | 
     | test_pe/U105                       |                 | INR2D1BWP40                     | 0.043 | 0.000 |   0.204 |    2.174 | 
     | test_pe/U105                       | A1 v -> ZN v    | INR2D1BWP40                     | 0.048 | 0.049 |   0.252 |    2.222 | 
     | test_pe                            | read_data[20] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.252 |    2.222 | 
     | U486                               |                 | AOI22D0BWP40                    | 0.048 | 0.000 |   0.252 |    2.222 | 
     | U486                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.156 | 0.104 |   0.356 |    2.326 | 
     | U487                               |                 | ND2D0BWP40                      | 0.156 | 0.000 |   0.356 |    2.326 | 
     | U487                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.137 | 0.141 |   0.498 |    2.468 | 
     | U488                               |                 | AOI21D1BWP40                    | 0.137 | 0.000 |   0.498 |    2.468 | 
     | U488                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.280 | 0.251 |   0.749 |    2.719 | 
     | U489                               |                 | ND3D0BWP40                      | 0.280 | 0.001 |   0.750 |    2.720 | 
     | U489                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.267 | 0.280 |   1.030 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.267 | 0.000 |   1.030 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   read_data[23]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_7_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.965
= Slack Time                    2.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.911 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.911 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    1.970 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    1.976 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    1.976 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    2.063 | 
     | test_pe/inp_code_reg_7_            |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    2.066 | 
     | test_pe/inp_code_reg_7_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.015 | 0.152 |   0.183 |    2.218 | 
     | test_pe/U90                        |                 | AN2D1BWP40                      | 0.015 | 0.000 |   0.183 |    2.218 | 
     | test_pe/U90                        | A1 v -> Z v     | AN2D1BWP40                      | 0.023 | 0.036 |   0.220 |    2.255 | 
     | test_pe                            | read_data[23] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.220 |    2.255 | 
     | U388                               |                 | AOI22D0BWP40                    | 0.023 | 0.000 |   0.220 |    2.255 | 
     | U388                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.123 | 0.061 |   0.281 |    2.315 | 
     | U389                               |                 | ND2D0BWP40                      | 0.123 | 0.000 |   0.281 |    2.315 | 
     | U389                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.066 | 0.074 |   0.355 |    2.390 | 
     | U390                               |                 | AOI21D0BWP40                    | 0.066 | 0.000 |   0.355 |    2.390 | 
     | U390                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.161 | 0.123 |   0.478 |    2.513 | 
     | FE_PDC3_n499                       |                 | BUFFD1BWP40                     | 0.161 | 0.000 |   0.479 |    2.513 | 
     | FE_PDC3_n499                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.254 | 0.250 |   0.729 |    2.764 | 
     | U391                               |                 | ND3D0BWP40                      | 0.253 | 0.006 |   0.734 |    2.769 | 
     | U391                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.227 | 0.230 |   0.965 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.227 | 0.001 |   0.965 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   read_data[16]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.946
= Slack Time                    2.054
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.929 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.930 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    1.988 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    1.995 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    1.995 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    2.082 | 
     | test_pe/inp_code_reg_0_            |                 | DFCNQD1BWP40                    | 0.069 | 0.003 |   0.031 |    2.085 | 
     | test_pe/inp_code_reg_0_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.047 | 0.174 |   0.205 |    2.259 | 
     | test_pe/U103                       |                 | INR2D0BWP40                     | 0.047 | 0.000 |   0.205 |    2.259 | 
     | test_pe/U103                       | A1 v -> ZN v    | INR2D0BWP40                     | 0.058 | 0.051 |   0.256 |    2.310 | 
     | test_pe                            | read_data[16] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.256 |    2.310 | 
     | U472                               |                 | AOI22D0BWP40                    | 0.058 | 0.000 |   0.256 |    2.310 | 
     | U472                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.129 | 0.082 |   0.339 |    2.392 | 
     | U473                               |                 | ND2D0BWP40                      | 0.129 | 0.000 |   0.339 |    2.392 | 
     | U473                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.058 | 0.069 |   0.408 |    2.462 | 
     | U474                               |                 | AOI21D0BWP40                    | 0.058 | 0.000 |   0.408 |    2.462 | 
     | U474                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.142 | 0.109 |   0.517 |    2.570 | 
     | FE_PDC4_n571                       |                 | BUFFD1BWP40                     | 0.142 | 0.000 |   0.517 |    2.570 | 
     | FE_PDC4_n571                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.222 | 0.257 |   0.774 |    2.828 | 
     | U475                               |                 | ND3D1BWP40                      | 0.222 | 0.004 |   0.778 |    2.832 | 
     | U475                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.165 | 0.167 |   0.945 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.165 | 0.001 |   0.946 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   read_data[29]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_13_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.907
= Slack Time                    2.093
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.969 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.970 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    2.028 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    2.035 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    2.035 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    2.122 | 
     | test_pe/inp_code_reg_13_           |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    2.125 | 
     | test_pe/inp_code_reg_13_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.033 | 0.165 |   0.197 |    2.291 | 
     | test_pe/U102                       |                 | INR2D0BWP40                     | 0.033 | 0.000 |   0.197 |    2.291 | 
     | test_pe/U102                       | A1 v -> ZN v    | INR2D0BWP40                     | 0.059 | 0.048 |   0.245 |    2.339 | 
     | test_pe                            | read_data[29] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.245 |    2.339 | 
     | U465                               |                 | AOI22D0BWP40                    | 0.059 | 0.000 |   0.245 |    2.339 | 
     | U465                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.141 | 0.089 |   0.335 |    2.428 | 
     | U466                               |                 | ND2D0BWP40                      | 0.141 | 0.000 |   0.335 |    2.428 | 
     | U466                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.110 | 0.116 |   0.450 |    2.544 | 
     | U467                               |                 | AOI21D0BWP40                    | 0.110 | 0.000 |   0.450 |    2.544 | 
     | U467                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.257 | 0.220 |   0.670 |    2.764 | 
     | U468                               |                 | ND3D1BWP40                      | 0.257 | 0.001 |   0.671 |    2.764 | 
     | U468                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.223 | 0.234 |   0.905 |    2.998 | 
     |                                    |                 | pe_tile_new_unq1                | 0.223 | 0.002 |   0.907 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   read_data[24]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_8_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.900
= Slack Time                    2.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    1.976 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    1.977 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    2.035 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    2.042 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    2.042 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    2.128 | 
     | test_pe/inp_code_reg_8_            |                 | DFCNQD1BWP40                    | 0.069 | 0.003 |   0.031 |    2.131 | 
     | test_pe/inp_code_reg_8_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.029 | 0.162 |   0.194 |    2.294 | 
     | test_pe/U96                        |                 | INR2D0BWP40                     | 0.029 | 0.000 |   0.194 |    2.294 | 
     | test_pe/U96                        | A1 v -> ZN v    | INR2D0BWP40                     | 0.052 | 0.043 |   0.237 |    2.337 | 
     | test_pe                            | read_data[24] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.237 |    2.337 | 
     | U430                               |                 | AOI22D0BWP40                    | 0.052 | 0.000 |   0.237 |    2.337 | 
     | U430                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.147 | 0.103 |   0.340 |    2.440 | 
     | U431                               |                 | ND2D0BWP40                      | 0.147 | 0.000 |   0.340 |    2.440 | 
     | U431                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.046 | 0.055 |   0.395 |    2.495 | 
     | U432                               |                 | AOI21D0BWP40                    | 0.046 | 0.000 |   0.395 |    2.495 | 
     | U432                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.148 | 0.102 |   0.497 |    2.597 | 
     | FE_PDC0_n535                       |                 | BUFFD1BWP40                     | 0.148 | 0.000 |   0.497 |    2.597 | 
     | FE_PDC0_n535                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.253 | 0.249 |   0.746 |    2.846 | 
     | U433                               |                 | ND3D1BWP40                      | 0.253 | 0.005 |   0.750 |    2.851 | 
     | U433                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.133 | 0.149 |   0.899 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.133 | 0.001 |   0.900 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   read_data[19]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_3_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.872
= Slack Time                    2.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    2.003 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    2.004 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    2.062 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    2.069 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    2.069 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    2.156 | 
     | test_pe/inp_code_reg_3_            |                 | DFCNQD1BWP40                    | 0.069 | 0.003 |   0.031 |    2.159 | 
     | test_pe/inp_code_reg_3_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.032 | 0.165 |   0.196 |    2.324 | 
     | test_pe/U98                        |                 | CKND1BWP40                      | 0.032 | 0.000 |   0.196 |    2.324 | 
     | test_pe/U98                        | I v -> ZN ^     | CKND1BWP40                      | 0.020 | 0.022 |   0.218 |    2.345 | 
     | test_pe/U99                        |                 | NR2D1BWP40                      | 0.020 | 0.000 |   0.218 |    2.345 | 
     | test_pe/U99                        | A2 ^ -> ZN v    | NR2D1BWP40                      | 0.055 | 0.019 |   0.237 |    2.364 | 
     | test_pe                            | read_data[19] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.237 |    2.365 | 
     | U444                               |                 | AOI22D0BWP40                    | 0.055 | 0.000 |   0.237 |    2.365 | 
     | U444                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.141 | 0.094 |   0.331 |    2.459 | 
     | U445                               |                 | ND2D0BWP40                      | 0.141 | 0.000 |   0.331 |    2.459 | 
     | U445                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.078 | 0.087 |   0.419 |    2.546 | 
     | U446                               |                 | AOI21D1BWP40                    | 0.078 | 0.000 |   0.419 |    2.546 | 
     | U446                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.269 | 0.256 |   0.675 |    2.803 | 
     | U447                               |                 | ND3D1BWP40                      | 0.269 | 0.001 |   0.676 |    2.804 | 
     | U447                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.185 | 0.195 |   0.871 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.185 | 0.001 |   0.872 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   read_data[31]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_15_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.858
= Slack Time                    2.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    2.018 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    2.019 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    2.077 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    2.084 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    2.084 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    2.171 | 
     | test_pe/inp_code_reg_15_           |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    2.174 | 
     | test_pe/inp_code_reg_15_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.019 | 0.156 |   0.188 |    2.330 | 
     | test_pe/U89                        |                 | AN2D1BWP40                      | 0.019 | 0.000 |   0.188 |    2.331 | 
     | test_pe/U89                        | A1 v -> Z v     | AN2D1BWP40                      | 0.024 | 0.039 |   0.228 |    2.370 | 
     | test_pe                            | read_data[31] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.228 |    2.370 | 
     | U381                               |                 | AOI22D0BWP40                    | 0.024 | 0.000 |   0.228 |    2.370 | 
     | U381                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.134 | 0.070 |   0.297 |    2.440 | 
     | U382                               |                 | ND2D0BWP40                      | 0.134 | 0.000 |   0.297 |    2.440 | 
     | U382                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.107 | 0.110 |   0.408 |    2.550 | 
     | U383                               |                 | AOI21D1BWP40                    | 0.107 | 0.000 |   0.408 |    2.550 | 
     | U383                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.227 | 0.218 |   0.626 |    2.769 | 
     | U384                               |                 | ND3D1BWP40                      | 0.227 | 0.000 |   0.626 |    2.769 | 
     | U384                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.197 | 0.230 |   0.857 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.196 | 0.001 |   0.858 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   read_data[27]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_11_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.852
= Slack Time                    2.148
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    2.024 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    2.025 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    2.083 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    2.090 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    2.090 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    2.176 | 
     | test_pe/inp_code_reg_11_           |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    2.180 | 
     | test_pe/inp_code_reg_11_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.040 | 0.173 |   0.205 |    2.353 | 
     | test_pe/U100                       |                 | INR2D0BWP40                     | 0.040 | 0.000 |   0.205 |    2.353 | 
     | test_pe/U100                       | A1 v -> ZN v    | INR2D0BWP40                     | 0.056 | 0.048 |   0.253 |    2.401 | 
     | test_pe                            | read_data[27] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.253 |    2.401 | 
     | U451                               |                 | AOI22D0BWP40                    | 0.056 | 0.000 |   0.253 |    2.401 | 
     | U451                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.116 | 0.067 |   0.321 |    2.469 | 
     | U452                               |                 | ND2D0BWP40                      | 0.116 | 0.000 |   0.321 |    2.469 | 
     | U452                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.050 | 0.056 |   0.377 |    2.525 | 
     | U453                               |                 | AOI21D0BWP40                    | 0.050 | 0.000 |   0.377 |    2.525 | 
     | U453                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.319 | 0.258 |   0.634 |    2.782 | 
     | U454                               |                 | ND3D1BWP40                      | 0.319 | 0.001 |   0.635 |    2.783 | 
     | U454                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.198 | 0.215 |   0.851 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.198 | 0.001 |   0.852 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   read_data[22]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_6_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.846
= Slack Time                    2.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.049 |       |  -0.124 |    2.030 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    2.030 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    2.089 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    2.095 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD8BWP40                    | 0.059 | 0.007 |  -0.058 |    2.095 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD8BWP40                    | 0.069 | 0.087 |   0.028 |    2.182 | 
     | test_pe/inp_code_reg_6_            |                 | DFCNQD1BWP40                    | 0.069 | 0.004 |   0.032 |    2.186 | 
     | test_pe/inp_code_reg_6_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.020 | 0.157 |   0.189 |    2.343 | 
     | test_pe/U91                        |                 | AN2D1BWP40                      | 0.020 | 0.000 |   0.189 |    2.343 | 
     | test_pe/U91                        | A1 v -> Z v     | AN2D1BWP40                      | 0.023 | 0.038 |   0.227 |    2.381 | 
     | test_pe                            | read_data[22] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.227 |    2.381 | 
     | U395                               |                 | AOI22D0BWP40                    | 0.023 | 0.000 |   0.227 |    2.381 | 
     | U395                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.122 | 0.060 |   0.287 |    2.441 | 
     | U396                               |                 | ND2D0BWP40                      | 0.122 | 0.000 |   0.287 |    2.441 | 
     | U396                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.074 | 0.087 |   0.375 |    2.529 | 
     | U397                               |                 | AOI21D0BWP40                    | 0.074 | 0.000 |   0.375 |    2.529 | 
     | U397                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.143 | 0.106 |   0.481 |    2.634 | 
     | FE_PDC2_n505                       |                 | BUFFD1BWP40                     | 0.143 | 0.000 |   0.481 |    2.635 | 
     | FE_PDC2_n505                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.219 | 0.213 |   0.694 |    2.847 | 
     | U398                               |                 | ND3D1BWP40                      | 0.219 | 0.003 |   0.697 |    2.851 | 
     | U398                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.143 | 0.149 |   0.846 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.143 | 0.001 |   0.846 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

