// Seed: 3228990321
module module_0;
  supply0 id_1, id_2 = -1;
  assign module_1.id_26 = 0;
  id_3 :
  assert property (@(posedge id_1) -1) #id_4 id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    output tri id_8,
    output supply1 id_9,
    input wand id_10,
    input wand id_11,
    input tri0 id_12,
    inout tri id_13,
    input wire id_14,
    output tri0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input wand id_18,
    output wor id_19,
    input supply1 id_20,
    input uwire id_21,
    input supply1 id_22,
    output tri0 id_23,
    input tri0 id_24,
    input supply1 id_25,
    input supply0 id_26,
    input tri1 id_27,
    input tri id_28
);
  wire id_30;
  assign id_8 = 1'd0;
  module_0 modCall_1 ();
endmodule
