/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Sep 15 10:18:31 2014
 *                 Full Compile MD5 Checksum  ef22086ebd4065e4fea50dbc64f17e5e
 *                     (minus title and desc)
 *                 MD5 Checksum               39fcae49037a6337517df43bfc24b21f
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14796
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_00_ISW_MXR_H__
#define BCHP_DS_A_00_ISW_MXR_H__

/***************************************************************************
 *DS_A_00_ISW_MXR - Channel Isolation Processor Frequency Control Registers
 ***************************************************************************/
#define BCHP_DS_A_00_ISW_MXR_SRC_ID              0x02220000 /* [RW] Source channel bin ID */
#define BCHP_DS_A_00_ISW_MXR_QMIX_FCW            0x02220004 /* [RW] Channel Processor Mixer Frequency Control Word */
#define BCHP_DS_A_00_ISW_MXR_SOFT_DATA_RST       0x02220008 /* [RW] Channel data reset */

/***************************************************************************
 *SRC_ID - Source channel bin ID
 ***************************************************************************/
/* DS_A_00_ISW_MXR :: SRC_ID :: CH_DISABLE [31:31] */
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_CH_DISABLE_MASK                0x80000000
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_CH_DISABLE_SHIFT               31
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_CH_DISABLE_DEFAULT             0x00000000

/* DS_A_00_ISW_MXR :: SRC_ID :: ECO_SPARE_1 [30:08] */
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_ECO_SPARE_1_MASK               0x7fffff00
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_ECO_SPARE_1_SHIFT              8
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_ECO_SPARE_1_DEFAULT            0x00000000

/* DS_A_00_ISW_MXR :: SRC_ID :: BIN_ID [07:02] */
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_BIN_ID_MASK                    0x000000fc
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_BIN_ID_SHIFT                   2
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_BIN_ID_DEFAULT                 0x00000000

/* DS_A_00_ISW_MXR :: SRC_ID :: ECO_SPARE_0 [01:00] */
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_ECO_SPARE_0_MASK               0x00000003
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_ECO_SPARE_0_SHIFT              0
#define BCHP_DS_A_00_ISW_MXR_SRC_ID_ECO_SPARE_0_DEFAULT            0x00000000

/***************************************************************************
 *QMIX_FCW - Channel Processor Mixer Frequency Control Word
 ***************************************************************************/
/* DS_A_00_ISW_MXR :: QMIX_FCW :: ECO_SPARE_0 [31:30] */
#define BCHP_DS_A_00_ISW_MXR_QMIX_FCW_ECO_SPARE_0_MASK             0xc0000000
#define BCHP_DS_A_00_ISW_MXR_QMIX_FCW_ECO_SPARE_0_SHIFT            30
#define BCHP_DS_A_00_ISW_MXR_QMIX_FCW_ECO_SPARE_0_DEFAULT          0x00000000

/* DS_A_00_ISW_MXR :: QMIX_FCW :: FCW [29:00] */
#define BCHP_DS_A_00_ISW_MXR_QMIX_FCW_FCW_MASK                     0x3fffffff
#define BCHP_DS_A_00_ISW_MXR_QMIX_FCW_FCW_SHIFT                    0
#define BCHP_DS_A_00_ISW_MXR_QMIX_FCW_FCW_DEFAULT                  0x00000000

/***************************************************************************
 *SOFT_DATA_RST - Channel data reset
 ***************************************************************************/
/* DS_A_00_ISW_MXR :: SOFT_DATA_RST :: reserved0 [31:01] */
#define BCHP_DS_A_00_ISW_MXR_SOFT_DATA_RST_reserved0_MASK          0xfffffffe
#define BCHP_DS_A_00_ISW_MXR_SOFT_DATA_RST_reserved0_SHIFT         1

/* DS_A_00_ISW_MXR :: SOFT_DATA_RST :: CH_DATA_RST [00:00] */
#define BCHP_DS_A_00_ISW_MXR_SOFT_DATA_RST_CH_DATA_RST_MASK        0x00000001
#define BCHP_DS_A_00_ISW_MXR_SOFT_DATA_RST_CH_DATA_RST_SHIFT       0
#define BCHP_DS_A_00_ISW_MXR_SOFT_DATA_RST_CH_DATA_RST_DEFAULT     0x00000001

#endif /* #ifndef BCHP_DS_A_00_ISW_MXR_H__ */

/* End of File */
