<module name="MPU_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MPU_REVID" acronym="MPU_REVID" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4E814901" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="MPU_CONFIG" acronym="MPU_CONFIG" offset="0x4" width="32" description="">
    <bitfield id="ADDR_WIDTH" width="8" begin="31" end="24" resetval="0xSee" description="Address alignment for range checking. 0 = 1 KB alignment 1 = 2 KB alignment ... 6 = 64 KB alignment" range="" rwaccess="R"/>
    <bitfield id="NUM_FIXED" width="4" begin="23" end="20" resetval="0xSee" description="Shows the number of fixed address ranges supproted by the corresponding MPU. 0 = 0 fixed address ranges supproted 1 = 1 fixed address range supproted 2 = 2 fixed address ranges supproted ... F = 15 fixed address ranges" range="" rwaccess="R"/>
    <bitfield id="NUM_PROG" width="4" begin="19" end="16" resetval="0xSee" description="Shows the number of programmable address ranges supproted by the corresponding MPU. 0 = 16 programmable address ranges 1 = 1 programmable address range 2 = 2 programmable address ranges 3 = 3 programmable address ranges ... F = 15 programmable address ranges" range="" rwaccess="R"/>
    <bitfield id="NUM_AIDS" width="4" begin="15" end="12" resetval="0xSee" description="Shows the number of supported AIDs. 0 = 16 supported AIDs 1 = 1 supported AID 2 = 2 supported AIDs 3 = 3 supported AIDs ... F = 15 supported AIDs" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="ASSUME_ALLOWED" width="1" begin="0" end="0" resetval="0xSee" description="Assume allowed bit. When an address is not covered by any MPU protection range, this bit determines whether the transfer is assumed to be allowed or not. 0 = Assume disallowed 1 = Assume allowed" range="" rwaccess="R"/>
  </register>
  <register id="MPU_IRAWSTAT" acronym="MPU_IRAWSTAT" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read." range="" rwaccess="RW"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read." range="" rwaccess="RW"/>
  </register>
  <register id="MPU_IENSTAT" acronym="MPU_IENSTAT" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read." range="" rwaccess="RW"/>
    <bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read." range="" rwaccess="RW"/>
  </register>
  <register id="MPU_IENSET" acronym="MPU_IENSET" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable." range="" rwaccess="RW"/>
    <bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable." range="" rwaccess="RW"/>
  </register>
  <register id="MPU_IENCLR" acronym="MPU_IENCLR" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable." range="" rwaccess="RW"/>
    <bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable." range="" rwaccess="RW"/>
  </register>
  <register id="MPU_EOI" acronym="MPU_EOI" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="MPU_EOI vector value. Write this with the interrupt distribution value in the device. This drives the mpu_eoi_vector output signal. MPU_EOI Value is 0 for MPU." range="" rwaccess="RW"/>
  </register>
  <register id="MPU_FLTADDRR" acronym="MPU_FLTADDRR" offset="0x300" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Memory address of fault." range="" rwaccess="R"/>
  </register>
  <register id="MPU_FLTSTAT" acronym="MPU_FLTSTAT" offset="0x304" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x-" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MSTID" width="8" begin="23" end="16" resetval="0x0" description="Master ID of fault transfer." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="12" end="9" resetval="0x0" description="Privilege ID of fault transfer." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="NS" width="1" begin="7" end="7" resetval="0x0" description="Security level of fault transfer." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault type." range="" rwaccess="R"/>
  </register>
  <register id="MPU_FLTCLR" acronym="MPU_FLTCLR" offset="0x308" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Command to clear the current fault. Writing 0 has no effect." range="" rwaccess="W"/>
  </register>
</module>
