[Scintilla]
Verilog\style0\color=F8F8F8
Verilog\style0\eolfill=false
Verilog\style0\font=Consolas, 12, 0, 0, 0
Verilog\style0\paper=141414
Verilog\style1\color=5F5A60
Verilog\style1\eolfill=false
Verilog\style1\font=Consolas, 12, 0, 0, 0
Verilog\style1\paper=141414
Verilog\style2\color=5F5A60
Verilog\style2\eolfill=false
Verilog\style2\font=Consolas, 12, 0, 0, 0
Verilog\style2\paper=141414
Verilog\style3\color=5F5A60
Verilog\style3\eolfill=false
Verilog\style3\font=Consolas, 12, 0, 0, 0
Verilog\style3\paper=141414
Verilog\style4\color=CF6A4C
Verilog\style4\eolfill=false
Verilog\style4\font=Consolas, 12, 0, 0, 0
Verilog\style4\paper=141414
Verilog\style5\color=F9EE98
Verilog\style5\eolfill=false
Verilog\style5\font=Consolas, 12, 0, 0, 0
Verilog\style5\paper=141414
Verilog\style6\color=8F9D6A
Verilog\style6\eolfill=false
Verilog\style6\font=Consolas, 12, 0, 0, 0
Verilog\style6\paper=141414
Verilog\style7\color=CDA869
Verilog\style7\eolfill=false
Verilog\style7\font=Consolas, 12, 0, 0, 0
Verilog\style7\paper=141414
Verilog\style9\color=8996A8
Verilog\style9\eolfill=false
Verilog\style9\font=Consolas, 12, 0, 0, 0
Verilog\style9\paper=141414
Verilog\style10\color=CDA869
Verilog\style10\eolfill=false
Verilog\style10\font=Consolas, 12, 0, 0, 0
Verilog\style10\paper=141414
Verilog\style11\color=CF6A4C
Verilog\style11\eolfill=false
Verilog\style11\font=Consolas, 12, 0, 0, 0
Verilog\style11\paper=141414
Verilog\style12\color=8F9D6A
Verilog\style12\eolfill=false
Verilog\style12\font=Consolas, 12, 0, 0, 0
Verilog\style12\paper=141414
Verilog\style19\color=F8F8F8
Verilog\style19\eolfill=false
Verilog\style19\font=Consolas, 12, 0, 0, 0
Verilog\style19\paper=141414
Verilog\defaultcolor=F8F8F8
Verilog\defaultpaper=141414
Verilog\defaultfont=Consolas, 12, 0, 0, 0
Verilog\autoindentstyle=-1