# 6bit-signed-unsigned-comparator
Verilog implementation of a 6-bit signed and unsigned digital comparator with testbench verification.
