# compile verilog/system verilog design source files
verilog xil_defaultlib  "factorial_CU_tb_func_synth.v"
verilog xil_defaultlib  "../../../../Lab 1.srcs/sources_1/new/factorial_CU.v"
verilog xil_defaultlib  "../../../../Lab 1.srcs/sim_1/new/factorial_CU_tb.v"

# Do not sort compile order
nosort
