vhdtdtfi -lib work /home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/chip_6502.v -lang verilog -prj fpga_project -o chip_6502.spl -module chip_6502 -template /opt/Xilinx/14.3/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 chip_6502.spl /home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/chip_6502.sym 
