Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-2_Full64; Runtime version N-2017.12-SP2-2_Full64;  Dec  3 11:59 2020

TIME = 0
CONTROL:   CLK=0	RST_=0
OPERATION: INSTRUCTION=[xxxx][x][xxxxxxx][xxxxxxxxxxxx][xxxxxxxx]
           PHASE=FETCH	OPCODE=xxxx	ADDR=[00]00000	I_DATA=[x]xxxxxxxx
STORAGE:   MEM[0]=x	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=x
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[1]00000001
 

TIME = 50
CONTROL:   CLK=1	RST_=0
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=FETCH	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=x	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[1]00000001
 

TIME = 100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=FETCH	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=x	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[1]00000001
 

TIME = 150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=FETCH	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=x	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[1]00000001
 

TIME = 200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=FETCH	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=x	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[1]00000001
 

TIME = 250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=DECODE	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=x	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[1]00000001
 

TIME = 300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=DECODE	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=x	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[1]00000001
 

TIME = 350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[1]00000001
 

TIME = 400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[1]00000001
 

TIME = 450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[1]00000001
 

TIME = 500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0001	ADDR=[00]00000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=FETCH	OPCODE=0001	ADDR=[01]00001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000000]
           PHASE=FETCH	OPCODE=0001	ADDR=[01]00001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000001]
           PHASE=DECODE	OPCODE=0001	ADDR=[01]00001	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000001]
           PHASE=DECODE	OPCODE=0001	ADDR=[01]00001	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=x	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000001]
           PHASE=EXECUTE	OPCODE=0001	ADDR=[01]00001	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000001]
           PHASE=EXECUTE	OPCODE=0001	ADDR=[01]00001	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000001]
           PHASE=UPDATE	OPCODE=0001	ADDR=[01]00001	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000001]
           PHASE=UPDATE	OPCODE=0001	ADDR=[01]00001	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000001]
           PHASE=FETCH	OPCODE=0001	ADDR=[02]00010	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][1000011][000000000000][00000001]
           PHASE=FETCH	OPCODE=0001	ADDR=[02]00010	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0000	ADDR=[02]00010	I_DATA=[x]xxxxxxxx
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 1100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0000	ADDR=[02]00010	I_DATA=[x]xxxxxxxx
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=0	B_REG=0  	RDR_REG=x	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 1150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[02]00010	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=x	B_REG=0  	RDR_REG=1	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 1200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[02]00010	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=x	B_REG=0  	RDR_REG=1	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=1	ALUOUT=[x]xxxxxxxx	BUS=00000001
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 1250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0000	ADDR=[02]00010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=0  	RDR_REG=1	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0000	ADDR=[02]00010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=0  	RDR_REG=1	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0000	ADDR=[03]00011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=0  	RDR_REG=1	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0000	ADDR=[03]00011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=0  	RDR_REG=1	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000001][000000000000][00000001]
           PHASE=DECODE	OPCODE=0000	ADDR=[03]00011	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=0  	RDR_REG=1	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 1500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000001][000000000000][00000001]
           PHASE=DECODE	OPCODE=0000	ADDR=[03]00011	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=0  	RDR_REG=1	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 1550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000001][000000000000][00000001]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[03]00011	I_DATA=[128]10000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 1600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000001][000000000000][00000001]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[03]00011	I_DATA=[128]10000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 1650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000001][000000000000][00000001]
           PHASE=UPDATE	OPCODE=0000	ADDR=[03]00011	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000001][000000000000][00000001]
           PHASE=UPDATE	OPCODE=0000	ADDR=[03]00011	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000001][000000000000][00000001]
           PHASE=FETCH	OPCODE=0000	ADDR=[04]00100	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000001][000000000000][00000001]
           PHASE=FETCH	OPCODE=0000	ADDR=[04]00100	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0010	ADDR=[04]00100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0010	ADDR=[04]00100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=x	ZF=x	SF=x	OF=x	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 1950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0010	ADDR=[04]00100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0010	ADDR=[04]00100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0010	ADDR=[04]00100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0010	ADDR=[04]00100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0010	ADDR=[05]00101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0010	ADDR=[05]00101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000010]
           PHASE=DECODE	OPCODE=0001	ADDR=[05]00101	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=129	ALUOUT=[129]10000001	BUS=10000001
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=1	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 2300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000010]
           PHASE=DECODE	OPCODE=0001	ADDR=[05]00101	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=x
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=129	ALUOUT=[129]10000001	BUS=10000001
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=1	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 2350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000010]
           PHASE=EXECUTE	OPCODE=0001	ADDR=[05]00101	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=129	ALUOUT=[129]10000001	BUS=10000001
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=1	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 2400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000010]
           PHASE=EXECUTE	OPCODE=0001	ADDR=[05]00101	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=129	ALUOUT=[129]10000001	BUS=10000001
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=1	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 2450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000010]
           PHASE=UPDATE	OPCODE=0001	ADDR=[05]00101	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000010]
           PHASE=UPDATE	OPCODE=0001	ADDR=[05]00101	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000010]
           PHASE=FETCH	OPCODE=0001	ADDR=[06]00110	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000010]
           PHASE=FETCH	OPCODE=0001	ADDR=[06]00110	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1010][0][0001000][000000000000][00000000]
           PHASE=DECODE	OPCODE=1010	ADDR=[06]00110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1010][0][0001000][000000000000][00000000]
           PHASE=DECODE	OPCODE=1010	ADDR=[06]00110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1010][0][0001000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1010	ADDR=[06]00110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1010][0][0001000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1010	ADDR=[06]00110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1010][0][0001000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1010	ADDR=[06]00110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1010][0][0001000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1010	ADDR=[06]00110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 2950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1010][0][0001000][000000000000][00000000]
           PHASE=FETCH	OPCODE=1010	ADDR=[08]01000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1010][0][0001000][000000000000][00000000]
           PHASE=FETCH	OPCODE=1010	ADDR=[08]01000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][00000001]
           PHASE=DECODE	OPCODE=0000	ADDR=[08]01000	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][00000001]
           PHASE=DECODE	OPCODE=0000	ADDR=[08]01000	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=128  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][00000001]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[08]01000	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][00000001]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[08]01000	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][00000001]
           PHASE=UPDATE	OPCODE=0000	ADDR=[08]01000	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][00000001]
           PHASE=UPDATE	OPCODE=0000	ADDR=[08]01000	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][00000001]
           PHASE=FETCH	OPCODE=0000	ADDR=[09]01001	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][00000001]
           PHASE=FETCH	OPCODE=0000	ADDR=[09]01001	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0011][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0011	ADDR=[09]01001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0011][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0011	ADDR=[09]01001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0011][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0011	ADDR=[09]01001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0011][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0011	ADDR=[09]01001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0011][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0011	ADDR=[09]01001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0011][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0011	ADDR=[09]01001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0011][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0011	ADDR=[0a]01010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0011][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0011	ADDR=[0a]01010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 3850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000011]
           PHASE=DECODE	OPCODE=0001	ADDR=[0a]01010	I_DATA=[3]00000011
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=0	ALUOUT=[0]00000000	BUS=00000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=1	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 3900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000011]
           PHASE=DECODE	OPCODE=0001	ADDR=[0a]01010	I_DATA=[3]00000011
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=0	ALUOUT=[0]00000000	BUS=00000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=1	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 3950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000011]
           PHASE=EXECUTE	OPCODE=0001	ADDR=[0a]01010	I_DATA=[3]00000011
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=0	ALUOUT=[0]00000000	BUS=00000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=1	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 4000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000011]
           PHASE=EXECUTE	OPCODE=0001	ADDR=[0a]01010	I_DATA=[3]00000011
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=0	ALUOUT=[0]00000000	BUS=00000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=1	RAM_OE=0	RDR_EN=0	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 4050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000011]
           PHASE=UPDATE	OPCODE=0001	ADDR=[0a]01010	I_DATA=[3]00000011
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000011]
           PHASE=UPDATE	OPCODE=0001	ADDR=[0a]01010	I_DATA=[3]00000011
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000011]
           PHASE=FETCH	OPCODE=0001	ADDR=[0b]01011	I_DATA=[3]00000011
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0001][0][0000000][000000000000][00000011]
           PHASE=FETCH	OPCODE=0001	ADDR=[0b]01011	I_DATA=[3]00000011
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1001][0][0001111][000000000000][00000000]
           PHASE=DECODE	OPCODE=1001	ADDR=[0b]01011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1001][0][0001111][000000000000][00000000]
           PHASE=DECODE	OPCODE=1001	ADDR=[0b]01011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1001][0][0001111][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1001	ADDR=[0b]01011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1001][0][0001111][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1001	ADDR=[0b]01011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1001][0][0001111][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1001	ADDR=[0b]01011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1001][0][0001111][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1001	ADDR=[0b]01011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1001][0][0001111][000000000000][00000000]
           PHASE=FETCH	OPCODE=1001	ADDR=[0f]01111	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1001][0][0001111][000000000000][00000000]
           PHASE=FETCH	OPCODE=1001	ADDR=[0f]01111	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000010]
           PHASE=DECODE	OPCODE=0000	ADDR=[0f]01111	I_DATA=[128]10000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=129	ALUOUT=[0]00000000	BUS=10000001
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 4700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000010]
           PHASE=DECODE	OPCODE=0000	ADDR=[0f]01111	I_DATA=[128]10000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=1	B_REG=1  	RDR_REG=128	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=129	ALUOUT=[0]00000000	BUS=10000001
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 4750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000010]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[0f]01111	I_DATA=[129]10000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=128	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=129	ALUOUT=[0]00000000	BUS=10000001
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 4800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000010]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[0f]01111	I_DATA=[129]10000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=128	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=129	ALUOUT=[0]00000000	BUS=10000001
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=0
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=1	RDR_EN=1	RAM_CS=0
I/O:       IO=[128]10000000
 

TIME = 4850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000010]
           PHASE=UPDATE	OPCODE=0000	ADDR=[0f]01111	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000010]
           PHASE=UPDATE	OPCODE=0000	ADDR=[0f]01111	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 4950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000010]
           PHASE=FETCH	OPCODE=0000	ADDR=[10]10000	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][0][1000000][000000000000][00000010]
           PHASE=FETCH	OPCODE=0000	ADDR=[10]10000	I_DATA=[2]00000010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[0]00000000	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0100][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0100	ADDR=[10]10000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0100][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0100	ADDR=[10]10000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[x]xxxxxxxx	BUS=10000000
FLAGS:     CF=0	ZF=1	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0100][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0100	ADDR=[10]10000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[1]00000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0100][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0100	ADDR=[10]10000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[1]00000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0100][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0100	ADDR=[10]10000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[1]00000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0100][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0100	ADDR=[10]10000	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[1]00000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0100][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0100	ADDR=[11]10001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[1]00000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0100][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0100	ADDR=[11]10001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[1]00000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0101][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0101	ADDR=[11]10001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[1]00000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0101][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0101	ADDR=[11]10001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[1]00000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0101][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0101	ADDR=[11]10001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0101][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0101	ADDR=[11]10001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0101][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0101	ADDR=[11]10001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0101][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0101	ADDR=[11]10001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0101][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0101	ADDR=[12]10010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0101][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0101	ADDR=[12]10010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0110][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0110	ADDR=[12]10010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0110][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0110	ADDR=[12]10010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[129]10000001	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 5950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0110][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0110	ADDR=[12]10010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[128]10000000	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0110][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0110	ADDR=[12]10010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[128]10000000	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0110][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0110	ADDR=[12]10010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[128]10000000	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0110][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0110	ADDR=[12]10010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[128]10000000	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0110][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0110	ADDR=[13]10011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[128]10000000	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0110][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0110	ADDR=[13]10011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[128]10000000	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0111][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0111	ADDR=[13]10011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[128]10000000	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0111][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0111	ADDR=[13]10011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[128]10000000	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=1	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0111][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0111	ADDR=[13]10011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0111][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0111	ADDR=[13]10011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0111][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0111	ADDR=[13]10011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0111][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0111	ADDR=[13]10011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0111][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0111	ADDR=[14]10100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0111][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0111	ADDR=[14]10100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1000][0][0010110][000000000000][00000000]
           PHASE=DECODE	OPCODE=1000	ADDR=[14]10100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1000][0][0010110][000000000000][00000000]
           PHASE=DECODE	OPCODE=1000	ADDR=[14]10100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1000][0][0010110][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1000	ADDR=[14]10100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1000][0][0010110][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1000	ADDR=[14]10100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1000][0][0010110][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1000	ADDR=[14]10100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1000][0][0010110][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1000	ADDR=[14]10100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 6950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1000][0][0010110][000000000000][00000000]
           PHASE=FETCH	OPCODE=1000	ADDR=[16]10110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 7000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1000][0][0010110][000000000000][00000000]
           PHASE=FETCH	OPCODE=1000	ADDR=[16]10110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 7050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000010][000000000000][00000001]
           PHASE=DECODE	OPCODE=0000	ADDR=[16]10110	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=1	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 7100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000010][000000000000][00000001]
           PHASE=DECODE	OPCODE=0000	ADDR=[16]10110	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=0	PORT_REG=x
SIGNALS:   RAMDATA=128	ALUOUT=[126]01111110	BUS=10000000
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=1	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[128]10000000
 

TIME = 7150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000010][000000000000][00000001]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[16]10110	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=1	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000010][000000000000][00000001]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[16]10110	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=1	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000010][000000000000][00000001]
           PHASE=UPDATE	OPCODE=0000	ADDR=[16]10110	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000010][000000000000][00000001]
           PHASE=UPDATE	OPCODE=0000	ADDR=[16]10110	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000010][000000000000][00000001]
           PHASE=FETCH	OPCODE=0000	ADDR=[17]10111	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000010][000000000000][00000001]
           PHASE=FETCH	OPCODE=0000	ADDR=[17]10111	I_DATA=[1]00000001
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][11111111]
           PHASE=DECODE	OPCODE=0000	ADDR=[17]10111	I_DATA=[255]11111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][11111111]
           PHASE=DECODE	OPCODE=0000	ADDR=[17]10111	I_DATA=[255]11111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=129	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][11111111]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[17]10111	I_DATA=[255]11111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][11111111]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[17]10111	I_DATA=[255]11111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][11111111]
           PHASE=UPDATE	OPCODE=0000	ADDR=[17]10111	I_DATA=[255]11111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][11111111]
           PHASE=UPDATE	OPCODE=0000	ADDR=[17]10111	I_DATA=[255]11111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][11111111]
           PHASE=FETCH	OPCODE=0000	ADDR=[18]11000	I_DATA=[255]11111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][11111111]
           PHASE=FETCH	OPCODE=0000	ADDR=[18]11000	I_DATA=[255]11111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][01111111]
           PHASE=DECODE	OPCODE=0000	ADDR=[18]11000	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][01111111]
           PHASE=DECODE	OPCODE=0000	ADDR=[18]11000	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=1  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 7950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][01111111]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[18]11000	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][01111111]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[18]11000	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=1	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][01111111]
           PHASE=UPDATE	OPCODE=0000	ADDR=[18]11000	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][01111111]
           PHASE=UPDATE	OPCODE=0000	ADDR=[18]11000	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][01111111]
           PHASE=FETCH	OPCODE=0000	ADDR=[19]11001	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000001][000000000000][01111111]
           PHASE=FETCH	OPCODE=0000	ADDR=[19]11001	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0010	ADDR=[19]11001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[0]00000000	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0010	ADDR=[19]11001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[0]00000000	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0010	ADDR=[19]11001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0010	ADDR=[19]11001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0010	ADDR=[19]11001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0010	ADDR=[19]11001	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0010	ADDR=[1a]11010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0010	ADDR=[1a]11010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1100][0][0011011][000000000000][00000000]
           PHASE=DECODE	OPCODE=1100	ADDR=[1a]11010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1100][0][0011011][000000000000][00000000]
           PHASE=DECODE	OPCODE=1100	ADDR=[1a]11010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1100][0][0011011][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1100	ADDR=[1a]11010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1100][0][0011011][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1100	ADDR=[1a]11010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1100][0][0011011][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1100	ADDR=[1a]11010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1100][0][0011011][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1100	ADDR=[1a]11010	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 8950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1100][0][0011011][000000000000][00000000]
           PHASE=FETCH	OPCODE=1100	ADDR=[1b]11011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1100][0][0011011][000000000000][00000000]
           PHASE=FETCH	OPCODE=1100	ADDR=[1b]11011	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][01111111]
           PHASE=DECODE	OPCODE=0000	ADDR=[1b]11011	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][01111111]
           PHASE=DECODE	OPCODE=0000	ADDR=[1b]11011	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=255	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][01111111]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[1b]11011	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][01111111]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[1b]11011	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=1	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][01111111]
           PHASE=UPDATE	OPCODE=0000	ADDR=[1b]11011	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][01111111]
           PHASE=UPDATE	OPCODE=0000	ADDR=[1b]11011	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][01111111]
           PHASE=FETCH	OPCODE=0000	ADDR=[1c]11100	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000000][000000000000][01111111]
           PHASE=FETCH	OPCODE=0000	ADDR=[1c]11100	I_DATA=[127]01111111
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=1
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0010	ADDR=[1c]11100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9500
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=DECODE	OPCODE=0010	ADDR=[1c]11100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[126]01111110	BUS=xxxxxxxx
FLAGS:     CF=1	ZF=0	SF=0	OF=0	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9550
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0010	ADDR=[1c]11100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9600
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=0010	ADDR=[1c]11100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=1	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9650
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0010	ADDR=[1c]11100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9700
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=UPDATE	OPCODE=0010	ADDR=[1c]11100	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9750
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0010	ADDR=[1d]11101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9800
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0010][0][0000000][000000000000][00000000]
           PHASE=FETCH	OPCODE=0010	ADDR=[1d]11101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9850
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1011][0][0011110][000000000000][00000000]
           PHASE=DECODE	OPCODE=1011	ADDR=[1d]11101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9900
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1011][0][0011110][000000000000][00000000]
           PHASE=DECODE	OPCODE=1011	ADDR=[1d]11101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 9950
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1011][0][0011110][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1011	ADDR=[1d]11101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 10000
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1011][0][0011110][000000000000][00000000]
           PHASE=EXECUTE	OPCODE=1011	ADDR=[1d]11101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 10050
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1011][0][0011110][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1011	ADDR=[1d]11101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 10100
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1011][0][0011110][000000000000][00000000]
           PHASE=UPDATE	OPCODE=1011	ADDR=[1d]11101	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=1	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 10150
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[1011][0][0011110][000000000000][00000000]
           PHASE=FETCH	OPCODE=1011	ADDR=[1e]11110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 10200
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[1011][0][0011110][000000000000][00000000]
           PHASE=FETCH	OPCODE=1011	ADDR=[1e]11110	I_DATA=[0]00000000
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=0
CONTROLS:  IR_EN=1	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 10250
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000011][000000000000][00101010]
           PHASE=DECODE	OPCODE=0000	ADDR=[1e]11110	I_DATA=[42]00101010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=1	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 10300
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000011][000000000000][00101010]
           PHASE=DECODE	OPCODE=0000	ADDR=[1e]11110	I_DATA=[42]00101010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=x
SIGNALS:   RAMDATA=x	ALUOUT=[254]11111110	BUS=xxxxxxxx
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=1	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[x]xxxxxxxx
 

TIME = 10350
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000011][000000000000][00101010]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[1e]11110	I_DATA=[42]00101010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=42
SIGNALS:   RAMDATA=42	ALUOUT=[254]11111110	BUS=00101010
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=1	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[42]00101010
 

TIME = 10400
CONTROL:   CLK=0	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000011][000000000000][00101010]
           PHASE=EXECUTE	OPCODE=0000	ADDR=[1e]11110	I_DATA=[42]00101010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=42
SIGNALS:   RAMDATA=42	ALUOUT=[254]11111110	BUS=00101010
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=1	PORT_RD=1
           PC_EN=0	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[42]00101010
 

TIME = 10450
CONTROL:   CLK=1	RST_=1
OPERATION: INSTRUCTION=[0000][1][1000011][000000000000][00101010]
           PHASE=UPDATE	OPCODE=0000	ADDR=[1e]11110	I_DATA=[42]00101010
STORAGE:   MEM[0]=1	MEM[1]=128	MEM[2]=129
REGISTERS: A_REG=127	B_REG=127  	RDR_REG=129	DIR_REG=1	PORT_REG=42
SIGNALS:   RAMDATA=42	ALUOUT=[254]11111110	BUS=00101010
FLAGS:     CF=0	ZF=0	SF=1	OF=1	IF=1
CONTROLS:  IR_EN=0	A_EN=0	B_EN=0	PDR_EN=0	PORT_EN=0	PORT_RD=1
           PC_EN=1	PC_LOAD=0	ALU_EN=0	ALU_OE=0	RAM_OE=0	RDR_EN=0	RAM_CS=1
I/O:       IO=[42]00101010
 
$finish called from file "TESTBENCH.sv", line 47.
$finish at simulation time               105000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10500000 ps
CPU Time:      0.240 seconds;       Data structure size:   0.0Mb
Thu Dec  3 11:59:54 2020
