Microchip Technology Inc. - Microchip Libero Software Release v2023.2 (Version 2023.2.0.8)

Date      :  Mon Jan 29 10:17:16 2024
Project   :  C:\MicroSemiProj\EvalBoardSandbox
Component :  EvalSandbox_MSS
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vlog/core/coreconfigp.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/reg_if.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/tach_if.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/pwm_gen.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/timebase.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/corepwm/4.1.106/rtl/vlog/core_obfuscated/corepwm.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v

HDL source files for Synopsys SynplifyPro Synthesis tool:
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/SgCore/OSC/2.0.101/osc_comps.v
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v

HDL source files for Mentor Precision Synthesis tool:
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.v
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_pre.v

Stimulus files for all Simulation tools:
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS/subsystem.bfm
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS/subsystem.bfm
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS/subsystem.bfm
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/CM3_compile_bfm.tcl
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/user.bfm
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/test.bfm
    C:/MicroSemiProj/EvalBoardSandbox/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm

Firmware files for all Software IDE tools:
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/sys_config_mss_clocks.h
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/sys_config_mddr_define.h

Configuration files to be used for Programming:
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/ENVM.cfg

Configuration files to be used for all Simulation tools:
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/ENVM.cfg
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/MDDR_init.bfm

Configuration files to be used for Power Analysis:
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS_MSS/MDDR_init.reg

Constraint files:
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.sdc
    C:/MicroSemiProj/EvalBoardSandbox/component/work/EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.sdc
