// Seed: 3056727937
module module_0 ();
  id_1(
      .id_0(1), .id_1(), .id_2(), .id_3(1'd0), .id_4({({1{1}} || "") {1}})
  );
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5
    , id_17,
    output tri1 id_6,
    input tri id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    input supply1 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output wire id_15
);
  wire id_18;
  assign id_4 = id_10 == id_5;
  `define pp_19 0
  assign `pp_19 = 1;
  wire id_20;
  module_0();
  wor  id_21 = id_11 && id_18;
  wand id_22, id_23;
  id_24(
      .id_0(1), .id_1(id_23 - ""), .id_2(1 - 1), .id_3(1'b0), .id_4(id_8), .id_5(id_9)
  );
endmodule
