- ðŸ‘‹ Hi, Iâ€™m Apoorva J R, MS by Research Scholar in Digital VLSI design at IIIT Bangalore
- ðŸ‘€ Iâ€™m interested in VLSI design, FPGA design, ASIC flow, verilog modelling
- ðŸŒ± Iâ€™m currently working on Floating point, Posits. 
- ðŸ“« How to reach me ... apoorva.jr@iiitb.ac.in

<!---
apoorvajr25/apoorvajr25 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
