<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>vispDhIntf</title></head>
<body>
<p><a NAME="vispDhIntf">"vispDhIntf"<p></p>
</a></p>
<p><a HREF="#TG_PL">INTERFACE: TG_PL</a></p>
<p><a HREF="#TG_PRG">INTERFACE: TG_PRG</a></p>
<p><a HREF="#TG">INTERFACE: TG</a></p>
<p><a HREF="#TG_MAIN">INTERFACE: TG_MAIN</a></p>
<p><a HREF="#BITMAP40">INTERFACE: BITMAP40</a></p>
<p><a HREF="#BITMAP20">INTERFACE: BITMAP20</a></p>
<p><a HREF="#BITMAP32">INTERFACE: BITMAP32</a></p>
<p><a HREF="#BITMAP16">INTERFACE: BITMAP16</a></p>
<p><a HREF="#BITMAP12">INTERFACE: BITMAP12</a></p>
<p><a HREF="#ReadClient">INTERFACE: ReadClient</a></p>
<p><a HREF="#WriteClient">INTERFACE: WriteClient</a></p>
<p><a HREF="#ClientIF">INTERFACE: ClientIF</a></p>
<p><a HREF="#BETG">INTERFACE: BETG</a></p>
<p><a HREF="#CSI2DHUB">INTERFACE: CSI2DHUB</a></p>
<p><a HREF="#VISPDBIF">INTERFACE: VISPDBIF</a></p>
<p><a NAME="TG_PL"><p></p>
<a HREF="#vispDhIntf">TG_PL</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_PL</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><h1>X</h1>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PL_X_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PL_X_end">end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PL_RSVDx0_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_PL_Y">Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PL_Y_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PL_Y_end">end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal and Vertical Start and End values for a plane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PL_RSVDx4_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG_PRG"><p></p>
<a HREF="#vispDhIntf">TG_PRG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_PRG</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_PRG_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Generates the hcnt and vcnt with the sref. The different modes programmable are : 0 = free running mode, 1 = sync mode, 2= Semi sync mode</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_lwin">lwin</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Used in generation of lock sync and lock active for resetting hcnt and vcnt in TG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_frst">frst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Position during vertical blanking time at which frame reset is generated</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_freeze">freeze</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Freeze controls for TG; this register should be used by SW when it wants to modify the plane position/size registers so that HW does not pick-up the intermediate values written.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1">CTRL1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1_sync_ctrl">sync_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>To provide low latency for pass-through where the latency requirement is less than one frame<p></p>
[0] : Enable Bit. For low latency pass-through, enable this bit to 1’b1. Default it is zero.<p></p>
[1] : The SW will get active video start event from Cypress and then it will program SYNC bit SYNC_CTRL[1] to 1’b1 in VPP for low latency graphics (RGB) pass through.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>9</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1_res_change_en">res_change_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable bits for dynamic resolution change of registers used for generating timing signals<p></p>
[0] – enable bit for Htotal/Vtotal programmable register<p></p>
[1] - enable bit for VX programmable register<p></p>
[2] - enable bit for Hsync (start & end) programmable register<p></p>
[3] - enable bit for Vsync (startY & endY) programmable register<p></p>
[4] - enable bit for Plane0 (startX & endX) programmable register<p></p>
[5] - enable bit for Plane0 (startY & endY) programmable register<p></p>
[6] - enable bit for Field (startX & endX) programmable register<p></p>
[7] - enable bit for Field (startY & endY) programmable register<p></p>
[8] - enable bit for Vsync (startX & endX) programmable register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:11]</p>
</td>
<td><p>%%</p>
</td>
<td><p>21</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx4_b11"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_PRG_Total">Total</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_Total_vertical">vertical</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical Total values (in lines).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_Total_horizontal">horizontal</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Total values (in pixels)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx8_b25"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_PRG_Initial">Initial</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_Initial_xi">xi</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Horizontal position value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_Initial_yi">yi</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Vertical position value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="TG_PRG_RSVDxC_b25"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC">HSYNC</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC_h_start">h_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Start value indicated for Hsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC_h_end">h_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal End value indicated for Hsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx10_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC">VSYNC</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC_v_start">v_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical Start value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC_v_end">v_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical End value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx14_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_PRG_VS">VS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VS_h_start">h_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Start value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VS_h_end">h_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal End value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx18_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_PRG_FT">FT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_FT_frame">frame</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame total value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx1C_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_PRG_VX">VX</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VX_vx">vx</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal positions at which vertical active data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:13]</p>
</td>
<td><p>%%</p>
</td>
<td><p>19</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx20_b13"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG"><p></p>
<a HREF="#vispDhIntf">TG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface Timing Generator<p></p>
There are two counters in the timing generator module. hCntr (from 1 to SIZE_X) and vCntr (from 1 to SIZE_Y).<p></p>
When start, the initial value will be loaded to the xCnt and yCnt</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_INIT">INIT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial X value which will be used to load X counter when tg is enabled.<p></p>
A whole frame scan size.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_SIZE">SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan clock cycles per line.<p></p>
Hsync</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_HS">HS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync back edge. The last pixel position of hsync pulse.<p></p>
HS = hCntr >=FE & hCntr< =BE<p></p>
HBlanking</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_HB">HB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_HB_CR">HB_CR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
HB_CR = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_HB_CR2">HB_CR2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR2_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB FE (above register)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR2_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB BE (above register)<p></p>
HB = hCntr >=FE || hCntr< =BE.<p></p>
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse.<p></p>
For example<p></p>
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_VS0">VS0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse front edge.<p></p>
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse back edge.<p></p>
Vsycn pulse will be de-asserted after the end of this line.<p></p>
Vsync = (vCntr >=FE & vCntr< =BE)<p></p>
Vsync pulse 1<p></p>
defines the first pixel position of the second vSync pulse. For example<p></p>
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_VS1">VS1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 front edge line position.<p></p>
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 back edge line position.<p></p>
Vsync pulse 1 will be de-asserted at the middle of this line.<p></p>
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2)<p></p>
Vertical blanking.<p></p>
VB0 parameter definietion</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_VB0">VB0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="TG_VB0_CR">VB0_CR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="TG_VB0_CR2">VB0_CR2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR2_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 FE (above register)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR2_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 BE (above register)<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="TG_VB1">VB1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line postion<p></p>
The first line number of VB1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line postion<p></p>
the last line numer of VB1.<p></p>
VB1 = (vCntr >=FE & vCntr< =BE)<p></p>
SCAN mode</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="TG_SCAN">SCAN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>PROG</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>INTER</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame done interrupt position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_RSVDx30_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="TG_INTPOS">INTPOS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable field interrupt.<p></p>
MODE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="TG_MODE">MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>MASTER</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLAVE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In master mode, TG drive the control signal.<p></p>
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync.<p></p>
HREF input for slave mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_RSVDx38_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="TG_HVREF">HVREF</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SYNC</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>BLANK</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported.<p></p>
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>NEG_PULSE</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>POS_PULSE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : indicate the input HREF/VREF are negative pulses<p></p>
1: indicate the input HREF/VREFare positive pulses.<p></p>
HREF and VREF have to be the same polarity.<p></p>
End of TG register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="TG_RSVDx3C_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG_MAIN"><p></p>
<a HREF="#vispDhIntf">TG_MAIN</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_MAIN</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface Timing Generator used in Main Video Plane (BL and EL)<p></p>
There are two counters in the timing generator module. hCntr (from 1 to SIZE_X) and vCntr (from 1 to SIZE_Y).<p></p>
When start, the initial value will be loaded to the xCnt and yCnt</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_MAIN_INIT">INIT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial X value which will be used to load X counter when tg is enabled.<p></p>
A whole frame scan size.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE">SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan clock cycles per line.<p></p>
Hsync</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_MAIN_HS">HS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync back edge. The last pixel position of hsync pulse.<p></p>
HS = hCntr >=FE & hCntr< =BE<p></p>
HBlanking</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_MAIN_HB">HB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Base Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Base Plane]<p></p>
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y">HB_Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Luma Input Crop Plane]<p></p>
HB_Y = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C">HB_C</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Croma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Croma Input Crop Plane]<p></p>
HB_C = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT">HB_OUT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]<p></p>
HB_OUT = hCntr >=FE || hCntr< =BE.<p></p>
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse.<p></p>
For example<p></p>
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_MAIN_VS0">VS0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse front edge.<p></p>
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse back edge.<p></p>
Vsycn pulse will be de-asserted after the end of this line.<p></p>
Vsync = (vCntr >=FE & vCntr< =BE)<p></p>
Vsync pulse 1<p></p>
defines the first pixel position of the second vSync pulse. For example<p></p>
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_MAIN_VS1">VS1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 front edge line position.<p></p>
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 back edge line position.<p></p>
Vsync pulse 1 will be de-asserted at the middle of this line.<p></p>
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2)<p></p>
Vertical blanking.<p></p>
VB0 parameter definietion</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="TG_MAIN_VB0">VB0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for Base Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Base Plane]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y">VB0_Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Croma Input Crop Plane]<p></p>
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C">VB0_C</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Croma Input Crop Plane]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT">VB0_OUT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="TG_MAIN_VB1">VB1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line postion<p></p>
The first line number of VB1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line postion<p></p>
the last line numer of VB1.<p></p>
VB1 = (vCntr >=FE & vCntr< =BE)<p></p>
SCAN mode</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="TG_MAIN_SCAN">SCAN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>PROG</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>INTER</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame done interrupt position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx38_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS">INTPOS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable field interrupt.<p></p>
MODE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="TG_MAIN_MODE">MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>MASTER</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLAVE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In master mode, TG drive the control signal.<p></p>
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync.<p></p>
HREF input for slave mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx40_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00044</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF">HVREF</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SYNC</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>BLANK</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported.<p></p>
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>NEG_PULSE</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>POS_PULSE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : indicate the input HREF/VREF are negative pulses<p></p>
1: indicate the input HREF/VREFare positive pulses.<p></p>
HREF and VREF have to be the same polarity.<p></p>
End of TG register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx44_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP40"><p></p>
<a HREF="#vispDhIntf">BITMAP40</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP40</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP40_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDxC_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx10_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx14_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS32">BIT_POS32</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS33">BIT_POS33</a></p>
</td>
<td><p>0x21</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS34">BIT_POS34</a></p>
</td>
<td><p>0x22</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx18_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS35">BIT_POS35</a></p>
</td>
<td><p>0x23</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS36">BIT_POS36</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS37">BIT_POS37</a></p>
</td>
<td><p>0x25</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS38">BIT_POS38</a></p>
</td>
<td><p>0x26</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS39">BIT_POS39</a></p>
</td>
<td><p>0x27</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 40 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx1C_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP20"><p></p>
<a HREF="#vispDhIntf">BITMAP20</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP20</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP20_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 20 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="BITMAP20_RSVDxC_b10"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP32"><p></p>
<a HREF="#vispDhIntf">BITMAP32</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP32</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP32_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDxC_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx10_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of 32 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx14_b10"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP16"><p></p>
<a HREF="#vispDhIntf">BITMAP16</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP16</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP16_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 16 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP12"><p></p>
<a HREF="#vispDhIntf">BITMAP12</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP12</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP12_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 12 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="BITMAP12_RSVDx4_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="ReadClient"><p></p>
<a HREF="#vispDhIntf">ReadClient</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ReadClient</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ReadClient_Rd">Rd</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_Rd_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_Rd_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ReadClient_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="ReadClient_Word">Word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ReadClient_Word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes">NonStdRes</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_pixlineTot">pixlineTot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Read Client)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_flushCnt">flushCnt</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Read Client after end of line (only used when NonStdRes_enable = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ReadClient_RSVDx8_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="ReadClient_pack">pack</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ReadClient_pack_Sel">Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel values for following Read Client's<p></p>
[A] DEINT Read Client0<p></p>
[0000] : 20 bit unpacking<p></p>
[0001] : 8 bit unpacking<p></p>
[0010] : 10 bit unpacking<p></p>
[0011] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
[B] DEINT Read Client1<p></p>
[0000] : 20 bit unpacking<p></p>
[0001] : 8 bit unpacking<p></p>
[0010] : 10 bit unpacking<p></p>
[0011] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
[C] PIP/GFX0 Read Client 1 (for Croma channel)<p></p>
[0000] : 8 bit unpacking<p></p>
[0001] : 10 bit unpacking<p></p>
[0010] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
Note : based on above (A, B or C) program packSel accordingly</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="ReadClient_RSVDxC_b4"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="WriteClient"><p></p>
<a HREF="#vispDhIntf">WriteClient</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>WriteClient</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="WriteClient_Wr">Wr</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_Wr_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_Wr_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="WriteClient_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="WriteClient_pix">pix</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="WriteClient_pix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of pixels expected from input to write client. This is used to generate flush in Write client to write the partially formed 128-bit data (if any) to DDR.<p></p>
Should be programmed with (ovres*ohres).</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes">NonStdRes</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes_pixlineTot">pixlineTot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Write Client)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:14]</p>
</td>
<td><p>%%</p>
</td>
<td><p>18</p>
</td>
<td><p><a NAME="WriteClient_RSVDx8_b14"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="WriteClient_pack">pack</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="WriteClient_pack_Sel">Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Write Client<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 10 bit packing<p></p>
[0010] : 12 bit packing<p></p>
[0011] : 15 bit packing<p></p>
[0100] : 16 bit packing<p></p>
[0101] : 20 bit packing<p></p>
[0110] : 24 bit packing<p></p>
[0111] : 30 bit packing<p></p>
[1000] : 32 bit packing</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="WriteClient_RSVDxC_b4"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="ClientIF"><p></p>
<a HREF="#vispDhIntf">ClientIF</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ClientIF</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ClientIF_MR0">MR0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR0_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR0_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ClientIF_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="ClientIF_MR0_word">MR0_word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_MR0_word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R0 read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note0 : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel<p></p>
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as<p></p>
(ihres*ivres*NoB*16/15)/128 where NoB = 10</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="ClientIF_MR1">MR1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR1_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR1_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ClientIF_RSVDx8_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="ClientIF_MR1_word">MR1_word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_MR1_word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R1 read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel<p></p>
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as<p></p>
(ihres*ivres*NoB*16/15)/(128*2) where NoB = 10</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="ClientIF_CTRL0">CTRL0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_CLKEN_Main0">CLKEN_Main0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Take care of rdy from MainR0 while generating clken for mainPl<p></p>
0 : don't consider rdy from MainR0<p></p>
Make this bit 1 whenever read client of MainR0 is turned-on. Otherwise, make it zero.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_CLKEN_Main1">CLKEN_Main1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Take care of rdy from MainR1 while generating clken for mainPl<p></p>
0 : don't consider rdy from MainR1<p></p>
Make this bit 1 whenever read client of MainR1 is turned-on. Otherwise, make it zero.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdmain_initval0">rdmain_initval0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initiallization value for read Mask for Main RdClient1 (420SP)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdmain_initval1">rdmain_initval1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initiallization value for read Mask for Main RdClient1 (420SP)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdm_mask_sftrst">rdm_mask_sftrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Soft reset to initialize read mask. Write 1 to initialize read mask with rdMainMaskInitVal0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_packSel_MR0">packSel_MR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Main Read Client (R0)<p></p>
[0000] : 8 bit unpacking<p></p>
[0001] : 10 bit unpacking<p></p>
[0010] : 16 bit unpacking<p></p>
[0011]: 10 bit unpacking [for Tile Format 10Bit V4H6]<p></p>
[0100] : 20 Bit unpacking [for YUV422 10bpc]<p></p>
[0101] : 32 Bit unpacking [for YUV_444_10b DWA, ARGB32, and ARGB2101010 formats]<p></p>
[0110] : 24 Bit unpacking[for YUV444 8bpc]<p></p>
[0111] : 30 Bit unpacking[for YUV444 10bpc]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_packSel_MR1">packSel_MR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Main Read Client (R1)<p></p>
[00] : 8 bit unpacking<p></p>
[01] : 10 bit unpacking<p></p>
[10] : 10 bit unpacking [for Tile Format 10Bit V4H6]<p></p>
[11] : 16 bit unpacking</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_ups420_idataSelM">ups420_idataSelM</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input Data Select for UPS 420-422. Default it is 16bit YC from Read Client R0 – for MAIN Plane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_read_sel_420SP">read_sel_420SP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read select from read client (R1) for 420 SP format case</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_ups420_idat_ctrl">ups420_idat_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Data control enable for ups420_422<p></p>
[000] : Input data is 10 bpc (YUV420, YUV444, RGB101010)<p></p>
[001] : Input data is 8bpc(YUV420, YUV444, RGB888)<p></p>
[010] : For DV TEST path (8bpc)<p></p>
[011] : For DV TEST path (10bpc)<p></p>
[100] : Input data is YUV 422 8bpc<p></p>
[101] : Input data is YUV 422 10bpc<p></p>
[110] : Not Used<p></p>
[111] : Input data is ARGB2101010 /ARGB8888/ YUV444 DWA</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="ClientIF_RSVDx10_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="ClientIF_DUMMY">DUMMY</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_DUMMY_dummy">dummy</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Can be used for ECO (left intentionally) to match register space with BG4CT-VPP</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="ClientIF_CTRL2">CTRL2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_nonStdResEn_MR0">nonStdResEn_MR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Read Client 0 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_pixlineTot_MR0">pixlineTot_MR0</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Main Read Client 0)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_flushCnt_MR0">flushCnt_MR0</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Main Read Client 0 after end of line (only used when nonStdResEn_MR0 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ClientIF_RSVDx18_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="ClientIF_CTRL3">CTRL3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_nonStdResEn_MR1">nonStdResEn_MR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Read Client 1 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_pixlineTot_MR1">pixlineTot_MR1</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Main Read Client 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_flushCnt_MR1">flushCnt_MR1</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Main Read Client 1 after end of line (only used when nonStdResEn_MR1 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ClientIF_RSVDx1C_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="ClientIF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#ReadClient">$ReadClient</a></p>
</td>
<td><p><a NAME="ClientIF_RdClientVmxVm">RdClientVmxVm</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read Client for VmxVm DMA I/F registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BETG"><p></p>
<a HREF="#vispDhIntf">BETG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BETG</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL0">PL0</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 0 Related registers (for Base Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL1">PL1</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 1 Related registers (for Main plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL2">PL2</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 2 Related registers (for PIP/Graphics1 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL3">PL3</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 3 Related registers (for Graphics2 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL4">PL4</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 4 Related registers (for FIX0 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL5">PL5</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 5 Related registers (for FIX1 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL6">PL6</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 6 Related registers (for FIX2 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL7">PL7</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 7 Related registers (for FIX3 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL8">PL8</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 8 Related registers (for overlay output read)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00048</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL1_CR">PL1_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 1 Crop Related registers (for taking cropped input of Main Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00050</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL2_CR">PL2_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 2 Crop Related registers (for taking cropped input of PIP/Graphics1 Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00058</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL3_CR">PL3_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 3 Crop Related registers (for taking cropped input of Graphics-2 Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00060</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL4_CR">PL4_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 4 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00068</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL5_CR">PL5_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 5 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00070</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL6_CR">PL6_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 6 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00078</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL7_CR">PL7_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 7 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00080</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL8_CR">PL8_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 8 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00088</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL_FLD">PL_FLD</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00090</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PRG">$TG_PRG</a></p>
</td>
<td><p><a NAME="BETG_TG_PRG">TG_PRG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Timing Generator programming registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="CSI2DHUB"><p></p>
<a HREF="#vispDhIntf">CSI2DHUB</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>CSI2DHUB</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="CSI2DHUB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#WriteClient">$WriteClient</a></p>
</td>
<td><p><a NAME="CSI2DHUB_WrClient_Y">WrClient_Y</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register for write Client RAW8/Yluma</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="CSI2DHUB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#WriteClient">$WriteClient</a></p>
</td>
<td><p><a NAME="CSI2DHUB_WrClient_C">WrClient_C</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register for write Client Chroma</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="CSI2DHUB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#WriteClient">$WriteClient</a></p>
</td>
<td><p><a NAME="CSI2DHUB_WrClient_M">WrClient_M</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register for write Client Embedded Data</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL">TG_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_tg_start">tg_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TG start</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_tg_clear">tg_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TG clear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_clken_ctrl0">clken_ctrl0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Pipe TG Control flow based on write client1 ready.<p></p>
0: enabled<p></p>
1: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_clken_ctrl1">clken_ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Pipe TG Control flow based on write client2 ready.<p></p>
0: enabled<p></p>
1: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_clken_ctrl6">clken_ctrl6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Pipe TG Control flow based on write client3 ready.<p></p>
0: enabled<p></p>
1: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_clken_ctrl2">clken_ctrl2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Front end (path before IPI fifo) Control flow based on IPI fifo status.<p></p>
0: disabled<p></p>
1: enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_clken_ctrl3">clken_ctrl3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Front end (path before IPI fifo) Control flow based on write client1 ready.<p></p>
0: enabled<p></p>
1: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_clken_ctrl4">clken_ctrl4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Front end (path before IPI fifo) Control flow based on write client2 ready.<p></p>
0: enabled<p></p>
1: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_clken_ctrl7">clken_ctrl7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Front end (path before IPI fifo) Control flow based on write client3 ready.<p></p>
0: enabled<p></p>
1: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_clken_ctrl5">clken_ctrl5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Front end (path before IPI fifo) Control flow based on write client 1 and client2 ready.<p></p>
0: disabled<p></p>
1: enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_fifo_ctrlEn">fifo_ctrlEn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Pipe TG Control flow based on IPI input FIFO status.<p></p>
0: enabled<p></p>
1: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_TG_CTRL_zero_line_delay_en">zero_line_delay_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable zero line delay programming mode.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="CSI2DHUB_RSVDx30_b12"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="CSI2DHUB_CLKEN_CTRL">CLKEN_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CLKEN_CTRL_WrClient_C_clken">WrClient_C_clken</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock gating bit for chroma write client.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CLKEN_CTRL_WrClient_M_clken">WrClient_M_clken</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock gating bit for Embedded data write client.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CLKEN_CTRL_WrClient_Y_clken">WrClient_Y_clken</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock gating bit for Luma/RAW data write client OCPF.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CLKEN_CTRL_fifo_read_on_TG_ACTIVE_en">fifo_read_on_TG_ACTIVE_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable ipi fifo read also based on TG active signal apart from hde, vde and ipi fifo status.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="CSI2DHUB_RSVDx34_b4"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1">CTRL1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_IPIswap_Y_ctrl">IPIswap_Y_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In IPI48bit interface, Three 16bit IPI component RAW/Y data position swapping control.<p></p>
case(IPIswap_Y_ctrl[2:0])<p></p>
3'b000 : ipidata_raw48b[47:0] = {ipi_pixdata[47:32],ipi_pixdata[31:16],ipi_pixdata[15: 0]};<p></p>
3'b001 : ipidata_raw48b[47:0] = {ipi_pixdata[15: 0],ipi_pixdata[31:16],ipi_pixdata[47:32]};<p></p>
3'b010 : ipidata_raw48b[47:0] = {ipi_pixdata[31:16],ipi_pixdata[47:32],ipi_pixdata[15: 0]};<p></p>
3'b011 : ipidata_raw48b[47:0] = {ipi_pixdata[31:16],ipi_pixdata[15: 0],ipi_pixdata[47:32]};<p></p>
3'b100 : ipidata_raw48b[47:0] = {ipi_pixdata[47:32],ipi_pixdata[15: 0],ipi_pixdata[31:16]};<p></p>
3'b101 : ipidata_raw48b[47:0] = {ipi_pixdata[15: 0],ipi_pixdata[47:32],ipi_pixdata[31:16]};<p></p>
NOTE: IPIswap_Y_ctrl can be 0 if “endianness_Y” control programming is used.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_endianness_Y">endianness_Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Works on the IPI data given out by the swap (IPIswap_Y_ctrl) logic.<p></p>
1: Change the Data write order for RAW/Y data. Nth data first (LSB) and N+1th data next (MSB).<p></p>
Example: wrClient_pixdata[47:0]= {ipidata_raw48b[15:0],ipidata_raw48b[31:16],ipidata_raw48b[47:32]}<p></p>
0: Do not Change the Data write order for RAW/Y data. order remain same as received from CSI2RX. N+1th data first (LSB) and Nth data next (MSB).<p></p>
Example wrClient_pixdata[47:0]= {ipidata_raw48b[47:32],ipidata_raw48b[31:16],ipidata_raw48b[15:0]}<p></p>
NOTE: IPIswap_Y_ctrl must be 0 while programming “endianness_Y” control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_IPIswap_M_ctrl">IPIswap_M_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In IPI48bit interface, Three 16bit IPI Embedded data position swapping control.<p></p>
case(IPIswap_M_ctrl[2:0])<p></p>
3'b000 : ipidata_raw48b[47:0] = {ipi_pixdata[47:32],ipi_pixdata[31:16],ipi_pixdata[15: 0]};<p></p>
3'b001 : ipidata_raw48b[47:0] = {ipi_pixdata[15: 0],ipi_pixdata[31:16],ipi_pixdata[47:32]};<p></p>
3'b010 : ipidata_raw48b[47:0] = {ipi_pixdata[31:16],ipi_pixdata[47:32],ipi_pixdata[15: 0]};<p></p>
3'b011 : ipidata_raw48b[47:0] = {ipi_pixdata[31:16],ipi_pixdata[15: 0],ipi_pixdata[47:32]};<p></p>
3'b100 : ipidata_raw48b[47:0] = {ipi_pixdata[47:32],ipi_pixdata[15: 0],ipi_pixdata[31:16]};<p></p>
3'b101 : ipidata_raw48b[47:0] = {ipi_pixdata[15: 0],ipi_pixdata[47:32],ipi_pixdata[31:16]};<p></p>
NOTE: IPIswap_M_ctrl can be 0 if “endianness_M” control programming is used.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_endianness_M">endianness_M</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Works on the IPI Embedded data given out by the swap (IPIswap_M_ctrl) logic.<p></p>
1: Change the Data write order for Embedded data. Nth data first (LSB) and N+1th data next (MSB).<p></p>
Example: wrClient_pixdata[47:0]= {ipidata_raw48b[15:0],ipidata_raw48b[31:16],ipidata_raw48b[47:32]}<p></p>
0: Do not Change the Data write order for Embedded data. order remain same as received from CSI2RX. N+1th data first (LSB) and Nth data next (MSB).<p></p>
Example wrClient_pixdata[47:0]= {ipidata_raw48b[47:32],ipidata_raw48b[31:16],ipidata_raw48b[15:0]}<p></p>
NOTE: IPIswap_M_ctrl must be 0 while programming “endianness_M” control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_enb_YC_haltback">enb_YC_haltback</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable output haltback from IPI data write clients (RAW8/Y)&C.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_enb_M_haltback">enb_M_haltback</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable output haltback from IPI Embedded data write clients (Embedded).<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_ClientRdy_ctrl_Y">ClientRdy_ctrl_Y</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI2RX < + > IPI Y data WriteClient (RAW8/Y), Control flow based on write client ready.<p></p>
0: enabled<p></p>
1: disabled<p></p>
Note: The Ready signal from WriteClient Y will be overridden with ClientRdy_ctrl_Y to keep the WriteClient always ready. The Halt signal from WriteClient Y will not be asserted.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_ClientRdy_ctrl_C">ClientRdy_ctrl_C</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI2RX < + > IPI C WriteClient (C data), Control flow based on write client ready.<p></p>
0: enabled<p></p>
1: disabled<p></p>
Note: The Ready signal from WriteClient C will be overridden with ClientRdy_ctrl_C to keep the WriteClient always ready. The Halt signal from WriteClient C will not be asserted.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_ClientRdy_ctrl_M">ClientRdy_ctrl_M</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI2RX < + > IPI EmbMeta WriteClient (Embedded Metadata ), Control flow based on write client ready.<p></p>
0: enabled<p></p>
1: disabled<p></p>
Note: The Ready signal from WriteClient Embeddata will be overridden with ClientRdy_ctrl_M to keep the WriteClient always ready. The Halt signal from WriteClient Embeddata will not be asserted.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_fifo_flush">fifo_flush</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ipi input fifo flush.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_contemp_UV420">contemp_UV420</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>IPI data YUV420 format in Contemporary mode (Non-Legacy)<p></p>
UV-data= {ipi_pixdata[19:12],ipi_pixdata[9:2]}</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_ipi_uv_swap_ctrl">ipi_uv_swap_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: {ipidata_uv[7:0],ipidata_uv[15:8]}={V,U}<p></p>
0: {ipidata_uv[15:8],ipidata_uv[7:0]}={U,V}<p></p>
NOTE: endianness is not used for UV data.<p></p>
ipi_uv_swap_ctrl can be used as endianness change while writing UV to Dhub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL1_enable_565_write">enable_565_write</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>888 format will be packed as 565 before dhub write.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSI2DHUB_RSVDx38_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2">CTRL2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_wrClient_C_input_ctrl">wrClient_C_input_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DHUB write input selection for CSIRX2-IPI to write client C<p></p>
4'h0 : Monochrome formats, UV="0<p"></p>
4'h1 : YUV422-UV16b format :: Write 16bit UV on alternate Pixel<p></p>
4'h2 : YUV422-C8b format :: Write U in ODD pix, V in EVEN pix<p></p>
4'h3 : YUV420-UV16b :: Write 16bit UV on even pixel of even Line, Else =0<p></p>
4'h4 : YUV420-C8b Legacy format<p></p>
4'h8 : YUV422-UV16b format :: Write 16bit UV on alternate Pixel<p></p>
4'h9 : YUV422-C8b format :: Write U in ODD pix, V in EVEN pix<p></p>
4'hA : YUV420-UV16b :: Write 16bit UV on even pixel of even Line, Else =0<p></p>
4'hB : YUV420-C8b Legacy format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_wrClient_Y_input_ctrl">wrClient_Y_input_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input control for CSIRX1-IPI0 and CSIRX1-IPI1 write clients<p></p>
4'h0 : host IPI to DHUB ( 24-bit) RAW8<p></p>
4'h1 : host IPI to DHUB ( 16/24-bit)<p></p>
4'h2 : host IPI < FIFO > DHUB ( 24-bit) RAW8<p></p>
4'h3 : host IPI < FIFO > DHUB ( 16/24-bit)<p></p>
default : host IPI to DHUB ( 24-bit) RAW8<p></p>
------------------------------------------<p></p>
Input control for CSIRX2-IPI Y write clients<p></p>
4'h0 : RAW8 = 24b/16b (16b for RGB565)<p></p>
4'h1 : RAW10 = 30b<p></p>
4'h2 : RAW12 = 36b<p></p>
4'h3 : RAW16 = 48b<p></p>
4'h4 : YUV422-Y8b = 8b<p></p>
4'h5 : YUV420-Y8b = 16b<p></p>
4'h8 : RAW8 = 24b/16b (16b for RGB565)<p></p>
4'h9 : RAW10 = 30b<p></p>
4'hA : RAW12 = 36b<p></p>
4'hB : RAW16 = 48b<p></p>
4'hC : YUV422-Y8b = 8b<p></p>
4'hD : YUV420-Y8b = 16b<p></p>
default :RAW8 = 24b</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_wrClient_M_input_ctrl">wrClient_M_input_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input control for Embedded data Write client<p></p>
0: Swapped and Endian corrected Embedded data<p></p>
1: Endian corrected Embedded data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_WrClient_clear_C">WrClient_clear_C</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Chroma write client clear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_WrClient_start_C">WrClient_start_C</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Chroma write client start</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_WrClient_clear_Y">WrClient_clear_Y</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Luma write client clear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_WrClient_start_Y">WrClient_start_Y</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Luma write client start</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_WrClient_clear_M">WrClient_clear_M</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Embedded data write client clear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL2_WrClient_start_M">WrClient_start_M</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Embedded data write client start</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="CSI2DHUB_RSVDx3C_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL3">CTRL3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL3_ipipix_tot">ipipix_tot</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total pixel count at IPI input fifo</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00044</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL4">CTRL4</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL4_image_width">image_width</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Image width of sequencer for sync to start end signal conversion.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL4_image_height">image_height</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Image height of sequencer for sync to start end signal conversion.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%%</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="CSI2DHUB_RSVDx44_b28"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00048</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL5">CTRL5</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL5_hblank">hblank</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank added in sequencer while doing sync to start end signal conversion.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CSI2DHUB_CTRL5_iif_mode">iif_mode</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Iif input mode for sync2se block.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:9]</p>
</td>
<td><p>%%</p>
</td>
<td><p>23</p>
</td>
<td><p><a NAME="CSI2DHUB_RSVDx48_b9"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="VISPDBIF"><p></p>
<a HREF="#vispDhIntf">VISPDBIF</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>VISPDBIF</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>VISP LP Sub-System DHUB interface module Register controls</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="VISPDBIF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSI2DHUB">$CSI2DHUB</a></p>
</td>
<td><p><a NAME="VISPDBIF_RX1IPI0DH">RX1IPI0DH</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RAW8 to 64bit Packing selection for Write Client 1<p></p>
RX1IPI0DH_WrClient_Y_upack_Sel[3:0]=<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 16 bit packing<p></p>
[0010] : 24 bit packing ← Use this for RAW8<p></p>
Embedded Data8 to 64bit Packing selection for Write Client 13.<p></p>
RX1IPI0DH_WrClient_M_upack_Sel[3:0]=<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 48 bit packing ← Use this<p></p>
Note: Common pack_sel control for all IPI membedded datas Muxed by CTRL_EMBED1_SEL<p></p>
RX1IPI0DH_uCTRL2_wrClient_Y_input_ctrl[3:0]<p></p>
0: Direct IPI-24-bit(RAW8) to Dhub Write Client<p></p>
1: Direct IPI-24b(RAW8) to Dhub WriteClient<p></p>
having BF_CSI2DHUB_uCTRL1_enable_565_write option. (not used)<p></p>
------<p></p>
2: case[0] but through TG re-timing ASYNC FIFO (Not required)<p></p>
3: Case[1] but through TG re-timing ASYNC FIFO (Not used)<p></p>
BF_VISPDBIF_RX1IPI0DH_uCTRL2_wrClient_M_input_ctrl[1:0]<p></p>
0: Direct IPI Embedded 8bit data to Dhub WriteClient, with option to change Endianness(CTRL_EMBED1_ENDIAN)<p></p>
1: Direct IPI Embeddata8 8bit data to Dhub WriteClient as it is in IPI-48bit data.<p></p>
Note: Common Input control selection control for all IPI membedded datas Muxed by CTRL_EMBED1_SEL</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0004C</p>
</td>
<td><p><a NAME="VISPDBIF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSI2DHUB">$CSI2DHUB</a></p>
</td>
<td><p><a NAME="VISPDBIF_RX1IPI1DH">RX1IPI1DH</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RAW8 to 64bit Packing selection for Write Client 3<p></p>
RX1IPI1DH_WrClient_Y_upack_Sel[3:0]=<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 16 bit packing<p></p>
[0010] : 24 bit packing ← Use this for RAW8<p></p>
RX1IPI1DH_uCTRL2_wrClient_Y_input_ctrl[3:0]<p></p>
0: Direct IPI-24-bit(RAW8) to Dhub Write Client<p></p>
1: Direct IPI-24b(RAW8) to Dhub WriteClient<p></p>
having BF_CSI2DHUB_uCTRL1_enable_565_write option. (not used)<p></p>
------<p></p>
2: case[0] but through TG re-timing ASYNC FIFO (Not required)<p></p>
3: Case[1] but through TG re-timing ASYNC FIFO (Not used)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00098</p>
</td>
<td><p><a NAME="VISPDBIF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSI2DHUB">$CSI2DHUB</a></p>
</td>
<td><p><a NAME="VISPDBIF_RX1IPI2DH">RX1IPI2DH</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RAW8 to 64bit Packing selection for Write Client 5<p></p>
RX1IPI2DH_WrClient_Y_upack_Sel[3:0]=<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 16 bit packing<p></p>
[0010] : 24 bit packing ← Use this for RAW8<p></p>
RX1IPI2DH_uCTRL2_wrClient_Y_input_ctrl[3:0]<p></p>
0: Direct IPI-24-bit(RAW8) to Dhub Write Client<p></p>
1: Direct IPI-24b(RAW8) to Dhub WriteClient<p></p>
having BF_CSI2DHUB_uCTRL1_enable_565_write option. (not used)<p></p>
------<p></p>
2: case[0] but through TG re-timing ASYNC FIFO (Not required)<p></p>
3: Case[1] but through TG re-timing ASYNC FIFO (Not used)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000E4</p>
</td>
<td><p><a NAME="VISPDBIF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSI2DHUB">$CSI2DHUB</a></p>
</td>
<td><p><a NAME="VISPDBIF_RX1IPI3DH">RX1IPI3DH</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RAW8 to 64bit Packing selection for Write Client 7<p></p>
RX1IPI3DH_WrClient_Y_upack_Sel[3:0]=<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 16 bit packing<p></p>
[0010] : 24 bit packing ← Use this for RAW8<p></p>
RX1IPI3DH_uCTRL2_wrClient_Y_input_ctrl[3:0]<p></p>
0: Direct IPI-24-bit(RAW8) to Dhub Write Client<p></p>
1: Direct IPI-24b(RAW8) to Dhub WriteClient<p></p>
having BF_CSI2DHUB_uCTRL1_enable_565_write option. (not used)<p></p>
------<p></p>
2: case[0] but through TG re-timing ASYNC FIFO (Not required)<p></p>
3: Case[1] but through TG re-timing ASYNC FIFO (Not used)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00130</p>
</td>
<td><p><a NAME="VISPDBIF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSI2DHUB">$CSI2DHUB</a></p>
</td>
<td><p><a NAME="VISPDBIF_RX2IPI0DH">RX2IPI0DH</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>64bit Packing selection Supported formats<p></p>
RAW 8/10/12/16b<p></p>
MONO-8b<p></p>
YUV420SP-8b<p></p>
YUV422SP-8b<p></p>
---------------------------<p></p>
RAW8,RAW10,RAW12,RAW16,Mono8,Y8: Packing selection for Write Client 9:<p></p>
RX2IPI0DH_WrClient_Y_upack_Sel[3:0]=<p></p>
[0000] : 8 bit packing ← YUV422-Y8b<p></p>
[0001] : 16 bit packing ← YUV420-2Y8b<p></p>
[0010] : 24 bit packing ← RAW8<p></p>
[0011] : 30 bit packing ← RAW10<p></p>
[0100] : 32 bit packing ← RAW10(DWA)<p></p>
[0101] : 36 bit packing ← RAW12<p></p>
[0110] : 48 bit packing ← RAW16<p></p>
C8/UV16 Packing selection for Write Client 11:<p></p>
RX2IPI0DH_WrClient_C_upack_Sel[3:0]=<p></p>
[0000]:8bit packing ← YUV422/YUV420-C8b Legacy<p></p>
[0001]:16bit packing ← YUV422/YUV420-UV16b<p></p>
EmbedData8 Packing selection for Write Client 15:<p></p>
RX2IPI0DH_WrClient_M_upack_Sel[3:0]=<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 48 bit packing ← Use this<p></p>
RX2IPI0DH_uCTRL2_wrClient_Y_input_ctrl[3:0]<p></p>
0: Direct, IPI-24-bit(RAW8) to Dhub Write Client (there is option to use BF_CSI2DHUB_uCTRL1_enable_565_write)<p></p>
1: Direct, IPI-30b(RAW10) to Dhub WriteClient<p></p>
2: Direct, IPI-36b(RAW12) to Dhub WriteClient<p></p>
3: Direct, IPI-48b(RAW16) to Dhub WriteClient<p></p>
4: Direct, IPI YUV422-Y8b(Y8/Mono8) to Dhub WriteClient<p></p>
5: Direct, IPI YUV420-Y16b(2xY8) to Dhub WriteClient<p></p>
------<p></p>
8 to 13: Same as 0 to 5 case<p></p>
But through TG re-timing ASYNC FIFO (Not required)<p></p>
RX2IPI0DH_uCTRL2_wrClient_C_input_ctrl[3:0]<p></p>
0:Direct, IPI-C Turned OFF , RAW/Mono8 modes<p></p>
1:Diect,IPI YUV422-UV16b data on every alternate pixel to Dhub WriteClient<p></p>
2:Diect,IPI YUV422-C8b data to Dhub WriteClient,i.e U8b of odd and V8b of even pixels<p></p>
3: Direct,IPI YUV420-UV16b data to Dhub WriteClient, UV16b data in alternate pixel clock and alternate lines<p></p>
4: Direct IPI Legacy YUV420-C8b data to Dhub WriteClient,i.e U8b of odd and V8b of even pixels data in alternate lines<p></p>
------<p></p>
9 to 11: same as case[0~4] But through TG re-timing ASYNC FIFO (Not required)<p></p>
RX2IPI0DH_uCTRL2_wrClient_M_input_ctrl[1:0]<p></p>
0: Direct IPI Embedded 8bit data to Dhub WriteClient, with option to change Endianness(CTRL_EMBED2_ENDIAN)<p></p>
1: Direct IPI Embeddata8 8bit data to Dhub WriteClient as it is in IPI-48bit data.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0017C</p>
</td>
<td><p><a NAME="VISPDBIF_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="VISPDBIF_CTRL_EMBED1_SEL">EMBED1_SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RX1-IPI Embedded Data to DHUB Write selection, Embedded data DHUB Write client input Switch<p></p>
0: RX1-IPI0 Embedded data Write to DHUB<p></p>
1: RX1-IPI1 Embedded data Write to DHUB<p></p>
2: RX1-IPI2 Embedded data Write to DHUB<p></p>
3: RX1-IPI3 Embedded data Write to DHUB</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="VISPDBIF_CTRL_enb_halt_back">enb_halt_back</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable Halt back from DHUB memory write client<p></p>
0: Disable Halt back from DHUB memory write client<p></p>
[0]: Enable Halt back from DHUB memory write client-RX1 IPI0<p></p>
[1]: Enable Halt back from DHUB memory write client-RX1 IPI1<p></p>
[2]: Enable Halt back from DHUB memory write client-RX1 IPI2<p></p>
[3]: Enable Halt back from DHUB memory write client-RX1 IPI3<p></p>
[4]: Enable Halt back from DHUB memory write client-RX2 IPI</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="VISPDBIF_CTRL_sel_halt_back">sel_halt_back</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable Halt back from DHUB memory write client<p></p>
0: Disable Halt back from DHUB memory write client<p></p>
[0] Enable Halt back from IPI data channel write client<p></p>
[1] Enable Halt back from Embedded Data channel write client</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:9]</p>
</td>
<td><p>%%</p>
</td>
<td><p>23</p>
</td>
<td><p><a NAME="VISPDBIF_RSVDx17C_b9"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00180</p>
</td>
<td><p><a NAME="VISPDBIF_ENB">ENB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="VISPDBIF_ENB_CFG">CFG</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00184</p>
</td>
<td><p><a NAME="VISPDBIF_STAT0">STAT0</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="VISPDBIF_STAT0_FLG">FLG</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00188</p>
</td>
<td><p><a NAME="VISPDBIF_EMLARX1">EMLARX1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Address to fetch CSIRX1 Embedded data Payload size per line information stored in HW , both ODD, EVEN address at once</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="VISPDBIF_EMLARX1_ADDR0">ADDR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="VISPDBIF_EMLARX1_ADDR1">ADDR1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="VISPDBIF_RSVDx188_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0018C</p>
</td>
<td><p><a NAME="VISPDBIF_EMPSRX1">EMPSRX1</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read status registers for the CSIRX1 Embedded data Payload size per line information stored in HW , both ODD EVEN payload size at once</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="VISPDBIF_EMPSRX1_SIZE0">SIZE0</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="VISPDBIF_EMPSRX1_SIZE1">SIZE1</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00190</p>
</td>
<td><p><a NAME="VISPDBIF_EMLARX2">EMLARX2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Address to fetch CSIRX2 Embedded data Payload size per line information stored in HW , both ODD, EVEN address at once</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="VISPDBIF_EMLARX2_ADDR0">ADDR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="VISPDBIF_EMLARX2_ADDR1">ADDR1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="VISPDBIF_RSVDx190_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00194</p>
</td>
<td><p><a NAME="VISPDBIF_EMPSRX2">EMPSRX2</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read status registers for the CSIRX2 Embedded data Payload size per line information stored in HW , both ODD EVEN payload size at once</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="VISPDBIF_EMPSRX2_SIZE0">SIZE0</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="VISPDBIF_EMPSRX2_SIZE1">SIZE1</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00198</p>
</td>
<td><p><a NAME="VISPDBIF_EMBTSRX1">EMBTSRX1</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="VISPDBIF_EMBTSRX1_FSIZE">FSIZE</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI2-RX1 IPI Embedded data Per frame Payload information.<p></p>
[31:30]: IPI channel (0,1,2,3) 2bits Index<p></p>
[29:8]: Total Embedded IPI48bits data count in the Frame, 22bits Max<p></p>
[7:0]: Total Embedded data lines in the frame. 8Bits Max</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0019C</p>
</td>
<td><p><a NAME="VISPDBIF_EMBTSRX2">EMBTSRX2</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="VISPDBIF_EMBTSRX2_FSIZE">FSIZE</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI2-RX2 IPI Embedded data Per frame Payload information.<p></p>
[31:30]: Always 0<p></p>
[29:8]: Total Embedded IPI48bits data count in the Frame, 22bits Max<p></p>
[7:0]: Total Embedded data lines in the frame. 8Bits Max<p></p>
End</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>