{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609665480198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609665480205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 03:18:00 2021 " "Processing started: Sun Jan 03 03:18:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609665480205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665480205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocesador -c microprocesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocesador -c microprocesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665480205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609665480634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609665480634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen25MHz-behavior " "Found design unit 1: Gen25MHz-behavior" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/Gen25MHz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen25MHz " "Found entity 1: Gen25MHz" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/Gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/vga_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490594 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpreteroperador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interpreteroperador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interpreterOperador-behavior " "Found design unit 1: interpreterOperador-behavior" {  } { { "interpreterOperador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/interpreterOperador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490596 ""} { "Info" "ISGN_ENTITY_NAME" "1 interpreterOperador " "Found entity 1: interpreterOperador" {  } { { "interpreterOperador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/interpreterOperador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator_OP-behavior " "Found design unit 1: hw_image_generator_OP-behavior" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490598 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator_OP " "Found entity 1: hw_image_generator_OP" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490600 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-behavioral " "Found design unit 1: VGA-behavioral" {  } { { "VGA.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490601 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1ALU-arq " "Found design unit 1: mux2x1ALU-arq" {  } { { "mux2x1ALU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux2x1ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490603 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1ALU " "Found entity 1: mux2x1ALU" {  } { { "mux2x1ALU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux2x1ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2x7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2x7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2x7seg-arq " "Found design unit 1: bcd2x7seg-arq" {  } { { "bcd2x7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd2x7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490605 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2x7seg " "Found entity 1: bcd2x7seg" {  } { { "bcd2x7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd2x7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum3bit-arq " "Found design unit 1: sum3bit-arq" {  } { { "sum3bit.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/sum3bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490606 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum3bit " "Found entity 1: sum3bit" {  } { { "sum3bit.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/sum3bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1AU-arq " "Found design unit 1: mux4x1AU-arq" {  } { { "mux4x1AU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux4x1AU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490607 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1AU " "Found entity 1: mux4x1AU" {  } { { "mux4x1AU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux4x1AU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-arq " "Found design unit 1: bcd7seg-arq" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490609 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behavior " "Found design unit 1: ram-behavior" {  } { { "ram.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490610 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ul-arq " "Found design unit 1: ul-arq" {  } { { "ul.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ul.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490612 ""} { "Info" "ISGN_ENTITY_NAME" "1 ul " "Found entity 1: ul" {  } { { "ul.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ua-arq " "Found design unit 1: ua-arq" {  } { { "ua.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490614 ""} { "Info" "ISGN_ENTITY_NAME" "1 ua " "Found entity 1: ua" {  } { { "ua.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arq " "Found design unit 1: alu-arq" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdatos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romdatos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romDatos-behavior " "Found design unit 1: romDatos-behavior" {  } { { "romDatos.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/romDatos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490617 ""} { "Info" "ISGN_ENTITY_NAME" "1 romDatos " "Found entity 1: romDatos" {  } { { "romDatos.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/romDatos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-behavior " "Found design unit 1: relojlento-behavior" {  } { { "relojlento.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/relojlento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490619 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/relojlento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-behavior " "Found design unit 1: contador-behavior" {  } { { "contador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/contador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490621 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetchrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchRom-behavior " "Found design unit 1: fetchRom-behavior" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490622 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchRom " "Found entity 1: fetchRom" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behavior " "Found design unit 1: fetch-behavior" {  } { { "fetch.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490624 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Found design unit 1: decoder-behavior" {  } { { "decoder.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490625 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocesador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocesador-behavior " "Found design unit 1: microprocesador-behavior" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490627 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocesador " "Found entity 1: microprocesador" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavior " "Found design unit 1: top-behavior" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490629 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGs-behavior " "Found design unit 1: REGs-behavior" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490630 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGs " "Found entity 1: REGs" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609665490630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490630 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "AddrRdA REGs.vhd(7) " "VHDL error at REGs.vhd(7): name \"AddrRdA\" cannot be used because it is already used for a previously declared item" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 7 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1609665490655 ""}
{ "Error" "EVRFX_VHDL_FORMAL_ALREADY_ASSOCIATED" "AddrRdA microprocesador.vhd(48) " "VHDL error at microprocesador.vhd(48): formal parameter \"AddrRdA\" is already associated" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 48 0 0 } }  } 0 10347 "VHDL error at %2!s!: formal parameter \"%1!s!\" is already associated" 0 0 "Analysis & Synthesis" 0 -1 1609665490664 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609665490882 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 03 03:18:10 2021 " "Processing ended: Sun Jan 03 03:18:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609665490882 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609665490882 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609665490882 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665490882 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609665491483 ""}
