--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cm0_wrapper.twx cm0_wrapper.ncd -o cm0_wrapper.twr
cm0_wrapper.pcf -ucf cm0_wrapper.ucf

Design file:              cm0_wrapper.ncd
Physical constraint file: cm0_wrapper.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkm = PERIOD TIMEGRP "clkm" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 401063902 paths analyzed, 2747 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.496ns.
--------------------------------------------------------------------------------

Paths for end point u_CORTEXM0DS/u_logic/Rbi3z4 (SLICE_X13Y98.A5), 1277225 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/Svk2z4_3 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Rbi3z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.434ns (Levels of Logic = 12)
  Clock Path Skew:      -0.027ns (0.760 - 0.787)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/Svk2z4_3 to u_CORTEXM0DS/u_logic/Rbi3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y113.CQ     Tcko                  0.447   u_CORTEXM0DS/u_logic/Svk2z4_3
                                                       u_CORTEXM0DS/u_logic/Svk2z4_3
    SLICE_X21Y109.B2     net (fanout=10)       1.660   u_CORTEXM0DS/u_logic/Svk2z4_3
    SLICE_X21Y109.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/J5m2z4
                                                       u_CORTEXM0DS/u_logic/C51xx41
    SLICE_X23Y133.B4     net (fanout=25)       3.014   u_CORTEXM0DS/u_logic/C51xx4
    SLICE_X23Y133.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Ixn2z4
                                                       u_CORTEXM0DS/u_logic/St0wx43_SW0_SW0
    SLICE_X23Y132.A2     net (fanout=1)        0.598   N1474
    SLICE_X23Y132.A      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vgq2z4
                                                       u_CORTEXM0DS/u_logic/St0wx410
    SLICE_X23Y132.B4     net (fanout=4)        1.208   u_CORTEXM0DS/u_logic/St0wx4
    SLICE_X23Y132.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vgq2z4
                                                       u_CORTEXM0DS/u_logic/Mxor_Ecawx4_B19wx4_XOR_40_o_xo<0>1
    SLICE_X22Y118.C4     net (fanout=4)        1.238   u_CORTEXM0DS/u_logic/Ecawx4_B19wx4_XOR_40_o
    SLICE_X22Y118.COUT   Topcyc                0.295   u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_lut<19>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
    SLICE_X22Y119.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
    SLICE_X22Y119.CMUX   Tcinc                 0.272   u_CORTEXM0DS/u_logic/Madd_n16585_cy<24>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<24>
    SLICE_X24Y120.C1     net (fanout=1)        1.383   u_CORTEXM0DS/u_logic/n16585<23>
    SLICE_X24Y120.COUT   Topcyc                0.277   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
                                                       u_CORTEXM0DS/u_logic/n16585<23>_rt
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
    SLICE_X24Y121.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
    SLICE_X24Y121.COUT   Tbyp                  0.076   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
    SLICE_X24Y122.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
    SLICE_X24Y122.BMUX   Tcinb                 0.292   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<32>
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<32>
    SLICE_X35Y122.B3     net (fanout=6)        0.984   u_CORTEXM0DS/u_logic/Pri3z4<30>
    SLICE_X35Y122.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Cqo2z4
                                                       u_CORTEXM0DS/u_logic/haddr_o<29>1
    SLICE_X29Y122.C2     net (fanout=6)        1.227   HADDR<29>
    SLICE_X29Y122.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Rhi2z4
                                                       u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o3
    SLICE_X13Y98.A5      net (fanout=2)        2.578   u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o
    SLICE_X13Y98.CLK     Tas                   0.322   u_CORTEXM0DS/u_logic/Kyi2z4
                                                       u_CORTEXM0DS/u_logic/Edhvx41
                                                       u_CORTEXM0DS/u_logic/Rbi3z4
    -------------------------------------------------  ---------------------------
    Total                                     17.434ns (3.535ns logic, 13.899ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/Svk2z4_3 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Rbi3z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.091ns (Levels of Logic = 12)
  Clock Path Skew:      -0.027ns (0.760 - 0.787)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/Svk2z4_3 to u_CORTEXM0DS/u_logic/Rbi3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y113.CQ     Tcko                  0.447   u_CORTEXM0DS/u_logic/Svk2z4_3
                                                       u_CORTEXM0DS/u_logic/Svk2z4_3
    SLICE_X21Y109.B2     net (fanout=10)       1.660   u_CORTEXM0DS/u_logic/Svk2z4_3
    SLICE_X21Y109.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/J5m2z4
                                                       u_CORTEXM0DS/u_logic/C51xx41
    SLICE_X23Y133.B4     net (fanout=25)       3.014   u_CORTEXM0DS/u_logic/C51xx4
    SLICE_X23Y133.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Ixn2z4
                                                       u_CORTEXM0DS/u_logic/St0wx43_SW0_SW0
    SLICE_X23Y132.A2     net (fanout=1)        0.598   N1474
    SLICE_X23Y132.A      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vgq2z4
                                                       u_CORTEXM0DS/u_logic/St0wx410
    SLICE_X23Y132.B4     net (fanout=4)        1.208   u_CORTEXM0DS/u_logic/St0wx4
    SLICE_X23Y132.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vgq2z4
                                                       u_CORTEXM0DS/u_logic/Mxor_Ecawx4_B19wx4_XOR_40_o_xo<0>1
    SLICE_X22Y118.C4     net (fanout=4)        1.238   u_CORTEXM0DS/u_logic/Ecawx4_B19wx4_XOR_40_o
    SLICE_X22Y118.COUT   Topcyc                0.295   u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_lut<19>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
    SLICE_X22Y119.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
    SLICE_X22Y119.CMUX   Tcinc                 0.272   u_CORTEXM0DS/u_logic/Madd_n16585_cy<24>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<24>
    SLICE_X24Y120.C1     net (fanout=1)        1.383   u_CORTEXM0DS/u_logic/n16585<23>
    SLICE_X24Y120.COUT   Topcyc                0.277   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
                                                       u_CORTEXM0DS/u_logic/n16585<23>_rt
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
    SLICE_X24Y121.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
    SLICE_X24Y121.COUT   Tbyp                  0.076   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
    SLICE_X24Y122.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
    SLICE_X24Y122.BMUX   Tcinb                 0.292   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<32>
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<32>
    SLICE_X34Y124.B3     net (fanout=6)        1.209   u_CORTEXM0DS/u_logic/Pri3z4<30>
    SLICE_X34Y124.B      Tilo                  0.205   u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o1
                                                       u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o1
    SLICE_X29Y122.C5     net (fanout=1)        0.713   u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o1
    SLICE_X29Y122.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Rhi2z4
                                                       u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o3
    SLICE_X13Y98.A5      net (fanout=2)        2.578   u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o
    SLICE_X13Y98.CLK     Tas                   0.322   u_CORTEXM0DS/u_logic/Kyi2z4
                                                       u_CORTEXM0DS/u_logic/Edhvx41
                                                       u_CORTEXM0DS/u_logic/Rbi3z4
    -------------------------------------------------  ---------------------------
    Total                                     17.091ns (3.481ns logic, 13.610ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/Svk2z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Rbi3z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.060ns (Levels of Logic = 12)
  Clock Path Skew:      -0.034ns (0.760 - 0.794)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/Svk2z4 to u_CORTEXM0DS/u_logic/Rbi3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y112.CQ     Tcko                  0.391   u_CORTEXM0DS/u_logic/Svk2z4
                                                       u_CORTEXM0DS/u_logic/Svk2z4
    SLICE_X27Y116.B1     net (fanout=135)      1.974   u_CORTEXM0DS/u_logic/Svk2z4
    SLICE_X27Y116.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/U593z4
                                                       u_CORTEXM0DS/u_logic/Vp52z4_Gl52z4_OR_1177_o1
    SLICE_X23Y133.C4     net (fanout=16)       2.546   u_CORTEXM0DS/u_logic/Vp52z4_Gl52z4_OR_1177_o
    SLICE_X23Y133.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Ixn2z4
                                                       u_CORTEXM0DS/u_logic/St0wx41
    SLICE_X23Y132.A4     net (fanout=1)        0.434   u_CORTEXM0DS/u_logic/St0wx41
    SLICE_X23Y132.A      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vgq2z4
                                                       u_CORTEXM0DS/u_logic/St0wx410
    SLICE_X23Y132.B4     net (fanout=4)        1.208   u_CORTEXM0DS/u_logic/St0wx4
    SLICE_X23Y132.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vgq2z4
                                                       u_CORTEXM0DS/u_logic/Mxor_Ecawx4_B19wx4_XOR_40_o_xo<0>1
    SLICE_X22Y118.C4     net (fanout=4)        1.238   u_CORTEXM0DS/u_logic/Ecawx4_B19wx4_XOR_40_o
    SLICE_X22Y118.COUT   Topcyc                0.295   u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_lut<19>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
    SLICE_X22Y119.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
    SLICE_X22Y119.CMUX   Tcinc                 0.272   u_CORTEXM0DS/u_logic/Madd_n16585_cy<24>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<24>
    SLICE_X24Y120.C1     net (fanout=1)        1.383   u_CORTEXM0DS/u_logic/n16585<23>
    SLICE_X24Y120.COUT   Topcyc                0.277   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
                                                       u_CORTEXM0DS/u_logic/n16585<23>_rt
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
    SLICE_X24Y121.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
    SLICE_X24Y121.COUT   Tbyp                  0.076   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
    SLICE_X24Y122.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
    SLICE_X24Y122.BMUX   Tcinb                 0.292   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<32>
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<32>
    SLICE_X35Y122.B3     net (fanout=6)        0.984   u_CORTEXM0DS/u_logic/Pri3z4<30>
    SLICE_X35Y122.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Cqo2z4
                                                       u_CORTEXM0DS/u_logic/haddr_o<29>1
    SLICE_X29Y122.C2     net (fanout=6)        1.227   HADDR<29>
    SLICE_X29Y122.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Rhi2z4
                                                       u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o3
    SLICE_X13Y98.A5      net (fanout=2)        2.578   u_CORTEXM0DS/u_logic/hprot_o[2]_H362z4_AND_5880_o
    SLICE_X13Y98.CLK     Tas                   0.322   u_CORTEXM0DS/u_logic/Kyi2z4
                                                       u_CORTEXM0DS/u_logic/Edhvx41
                                                       u_CORTEXM0DS/u_logic/Rbi3z4
    -------------------------------------------------  ---------------------------
    Total                                     17.060ns (3.479ns logic, 13.581ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point u_CORTEXM0DS/u_logic/C5n2z4 (SLICE_X16Y121.AX), 711838 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/Fgm2z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/C5n2z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.348ns (Levels of Logic = 11)
  Clock Path Skew:      -0.054ns (0.731 - 0.785)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/Fgm2z4 to u_CORTEXM0DS/u_logic/C5n2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BQ     Tcko                  0.391   u_CORTEXM0DS/u_logic/Fgm2z4
                                                       u_CORTEXM0DS/u_logic/Fgm2z4
    SLICE_X24Y133.C4     net (fanout=113)      3.056   u_CORTEXM0DS/u_logic/Fgm2z4
    SLICE_X24Y133.C      Tilo                  0.204   u_CORTEXM0DS/u_logic/Ohv2z4
                                                       u_CORTEXM0DS/u_logic/Eruwx45_SW0
    SLICE_X24Y132.B1     net (fanout=1)        0.626   N1620
    SLICE_X24Y132.B      Tilo                  0.203   u_CORTEXM0DS/u_logic/Cc53z4
                                                       u_CORTEXM0DS/u_logic/Eruwx45
    SLICE_X18Y119.C5     net (fanout=7)        1.519   u_CORTEXM0DS/u_logic/Eruwx4
    SLICE_X18Y119.C      Tilo                  0.205   u_CORTEXM0DS/u_logic/Vzz2z4
                                                       u_CORTEXM0DS/u_logic/Mmux_Bdpwx418_SW0
    SLICE_X18Y113.C5     net (fanout=1)        0.598   N82
    SLICE_X18Y113.C      Tilo                  0.205   u_CORTEXM0DS/u_logic/U4z2z4
                                                       u_CORTEXM0DS/u_logic/Mmux_Bdpwx418
    SLICE_X30Y103.D5     net (fanout=5)        1.587   u_CORTEXM0DS/u_logic/Xs7wx4
    SLICE_X30Y103.D      Tilo                  0.205   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o2
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o21
    SLICE_X30Y105.B3     net (fanout=1)        0.535   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o2
    SLICE_X30Y105.B      Tilo                  0.205   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X30Y105.A5     net (fanout=1)        0.169   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X30Y105.A      Tilo                  0.205   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X29Y110.D4     net (fanout=13)       0.784   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o
    SLICE_X29Y110.D      Tilo                  0.259   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
                                                       u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X35Y121.B1     net (fanout=8)        1.911   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X35Y121.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vihvx42
                                                       u_CORTEXM0DS/u_logic/Hfxwx4_Ofxwx4_AND_4393_o6_SW5
    SLICE_X35Y123.C4     net (fanout=3)        0.498   N1103
    SLICE_X35Y123.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X30Y115.A5     net (fanout=15)       1.425   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X30Y115.A      Tilo                  0.205   u_CORTEXM0DS/u_logic/Rpe3z4
                                                       u_CORTEXM0DS/u_logic/J70wx4
    SLICE_X16Y121.AX     net (fanout=16)       1.749   u_CORTEXM0DS/u_logic/J70wx4
    SLICE_X16Y121.CLK    Tdick                 0.086   u_CORTEXM0DS/u_logic/C5n2z4
                                                       u_CORTEXM0DS/u_logic/C5n2z4
    -------------------------------------------------  ---------------------------
    Total                                     17.348ns (2.891ns logic, 14.457ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/Fgm2z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/C5n2z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.216ns (Levels of Logic = 11)
  Clock Path Skew:      -0.054ns (0.731 - 0.785)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/Fgm2z4 to u_CORTEXM0DS/u_logic/C5n2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BQ     Tcko                  0.391   u_CORTEXM0DS/u_logic/Fgm2z4
                                                       u_CORTEXM0DS/u_logic/Fgm2z4
    SLICE_X24Y132.C3     net (fanout=113)      3.281   u_CORTEXM0DS/u_logic/Fgm2z4
    SLICE_X24Y132.C      Tilo                  0.204   u_CORTEXM0DS/u_logic/Cc53z4
                                                       u_CORTEXM0DS/u_logic/Eruwx45_SW4
    SLICE_X24Y132.B4     net (fanout=1)        0.269   N1621
    SLICE_X24Y132.B      Tilo                  0.203   u_CORTEXM0DS/u_logic/Cc53z4
                                                       u_CORTEXM0DS/u_logic/Eruwx45
    SLICE_X18Y119.C5     net (fanout=7)        1.519   u_CORTEXM0DS/u_logic/Eruwx4
    SLICE_X18Y119.C      Tilo                  0.205   u_CORTEXM0DS/u_logic/Vzz2z4
                                                       u_CORTEXM0DS/u_logic/Mmux_Bdpwx418_SW0
    SLICE_X18Y113.C5     net (fanout=1)        0.598   N82
    SLICE_X18Y113.C      Tilo                  0.205   u_CORTEXM0DS/u_logic/U4z2z4
                                                       u_CORTEXM0DS/u_logic/Mmux_Bdpwx418
    SLICE_X30Y103.D5     net (fanout=5)        1.587   u_CORTEXM0DS/u_logic/Xs7wx4
    SLICE_X30Y103.D      Tilo                  0.205   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o2
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o21
    SLICE_X30Y105.B3     net (fanout=1)        0.535   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o2
    SLICE_X30Y105.B      Tilo                  0.205   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X30Y105.A5     net (fanout=1)        0.169   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X30Y105.A      Tilo                  0.205   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X29Y110.D4     net (fanout=13)       0.784   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o
    SLICE_X29Y110.D      Tilo                  0.259   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
                                                       u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X35Y121.B1     net (fanout=8)        1.911   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X35Y121.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vihvx42
                                                       u_CORTEXM0DS/u_logic/Hfxwx4_Ofxwx4_AND_4393_o6_SW5
    SLICE_X35Y123.C4     net (fanout=3)        0.498   N1103
    SLICE_X35Y123.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X30Y115.A5     net (fanout=15)       1.425   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X30Y115.A      Tilo                  0.205   u_CORTEXM0DS/u_logic/Rpe3z4
                                                       u_CORTEXM0DS/u_logic/J70wx4
    SLICE_X16Y121.AX     net (fanout=16)       1.749   u_CORTEXM0DS/u_logic/J70wx4
    SLICE_X16Y121.CLK    Tdick                 0.086   u_CORTEXM0DS/u_logic/C5n2z4
                                                       u_CORTEXM0DS/u_logic/C5n2z4
    -------------------------------------------------  ---------------------------
    Total                                     17.216ns (2.891ns logic, 14.325ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/Fgm2z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/C5n2z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.194ns (Levels of Logic = 11)
  Clock Path Skew:      -0.054ns (0.731 - 0.785)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/Fgm2z4 to u_CORTEXM0DS/u_logic/C5n2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BQ     Tcko                  0.391   u_CORTEXM0DS/u_logic/Fgm2z4
                                                       u_CORTEXM0DS/u_logic/Fgm2z4
    SLICE_X24Y133.C4     net (fanout=113)      3.056   u_CORTEXM0DS/u_logic/Fgm2z4
    SLICE_X24Y133.C      Tilo                  0.204   u_CORTEXM0DS/u_logic/Ohv2z4
                                                       u_CORTEXM0DS/u_logic/Eruwx45_SW0
    SLICE_X24Y132.B1     net (fanout=1)        0.626   N1620
    SLICE_X24Y132.B      Tilo                  0.203   u_CORTEXM0DS/u_logic/Cc53z4
                                                       u_CORTEXM0DS/u_logic/Eruwx45
    SLICE_X18Y119.C5     net (fanout=7)        1.519   u_CORTEXM0DS/u_logic/Eruwx4
    SLICE_X18Y119.C      Tilo                  0.205   u_CORTEXM0DS/u_logic/Vzz2z4
                                                       u_CORTEXM0DS/u_logic/Mmux_Bdpwx418_SW0
    SLICE_X18Y113.C5     net (fanout=1)        0.598   N82
    SLICE_X18Y113.C      Tilo                  0.205   u_CORTEXM0DS/u_logic/U4z2z4
                                                       u_CORTEXM0DS/u_logic/Mmux_Bdpwx418
    SLICE_X30Y104.D5     net (fanout=5)        1.355   u_CORTEXM0DS/u_logic/Xs7wx4
    SLICE_X30Y104.D      Tilo                  0.205   u_CORTEXM0DS/u_logic/K7g3z4
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o5
    SLICE_X30Y105.B1     net (fanout=1)        0.613   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X30Y105.B      Tilo                  0.205   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X30Y105.A5     net (fanout=1)        0.169   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X30Y105.A      Tilo                  0.205   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
                                                       u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X29Y110.D4     net (fanout=13)       0.784   u_CORTEXM0DS/u_logic/I5xwx4_P5xwx4_AND_4367_o
    SLICE_X29Y110.D      Tilo                  0.259   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
                                                       u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X35Y121.B1     net (fanout=8)        1.911   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X35Y121.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vihvx42
                                                       u_CORTEXM0DS/u_logic/Hfxwx4_Ofxwx4_AND_4393_o6_SW5
    SLICE_X35Y123.C4     net (fanout=3)        0.498   N1103
    SLICE_X35Y123.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X30Y115.A5     net (fanout=15)       1.425   u_CORTEXM0DS/u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X30Y115.A      Tilo                  0.205   u_CORTEXM0DS/u_logic/Rpe3z4
                                                       u_CORTEXM0DS/u_logic/J70wx4
    SLICE_X16Y121.AX     net (fanout=16)       1.749   u_CORTEXM0DS/u_logic/J70wx4
    SLICE_X16Y121.CLK    Tdick                 0.086   u_CORTEXM0DS/u_logic/C5n2z4
                                                       u_CORTEXM0DS/u_logic/C5n2z4
    -------------------------------------------------  ---------------------------
    Total                                     17.194ns (2.891ns logic, 14.303ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point u_CORTEXM0DS/u_logic/Mjl2z4 (SLICE_X32Y108.C3), 2899011 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/O5t2z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Mjl2z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.220ns (Levels of Logic = 11)
  Clock Path Skew:      -0.068ns (0.264 - 0.332)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/O5t2z4 to u_CORTEXM0DS/u_logic/Mjl2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y109.AQ      Tcko                  0.447   u_CORTEXM0DS/u_logic/O5t2z4
                                                       u_CORTEXM0DS/u_logic/O5t2z4
    SLICE_X12Y93.D3      net (fanout=229)      2.484   u_CORTEXM0DS/u_logic/O5t2z4
    SLICE_X12Y93.D       Tilo                  0.203   u_CORTEXM0DS/u_logic/Hyy2z4
                                                       u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o20
    SLICE_X12Y106.B1     net (fanout=1)        1.329   u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o20
    SLICE_X12Y106.B      Tilo                  0.203   u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o19
                                                       u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o22
    SLICE_X7Y110.A2      net (fanout=1)        1.118   u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o22
    SLICE_X7Y110.A       Tilo                  0.259   u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o12
                                                       u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o26
    SLICE_X7Y110.C2      net (fanout=3)        0.443   u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o27
    SLICE_X7Y110.C       Tilo                  0.259   u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o12
                                                       u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o27
    SLICE_X34Y116.A5     net (fanout=39)       2.516   u_CORTEXM0DS/u_logic/D9c2z4_K9c2z4_AND_6705_o
    SLICE_X34Y116.COUT   Topcya                0.395   u_CORTEXM0DS/u_logic/J773z4
                                                       u_CORTEXM0DS/u_logic/Madd_n16534_lut<0>
                                                       u_CORTEXM0DS/u_logic/Madd_n16534_cy<3>
    SLICE_X34Y117.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_n16534_cy<3>
    SLICE_X34Y117.DMUX   Tcind                 0.272   u_CORTEXM0DS/u_logic/Madd_n16534_cy<7>
                                                       u_CORTEXM0DS/u_logic/Madd_n16534_cy<7>
    SLICE_X27Y117.B3     net (fanout=2)        1.251   u_CORTEXM0DS/u_logic/n16534<7>
    SLICE_X27Y117.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/G1s2z4
                                                       u_CORTEXM0DS/u_logic/Xxovx41
    SLICE_X36Y118.A2     net (fanout=4)        1.680   u_CORTEXM0DS/u_logic/Xxovx4
    SLICE_X36Y118.A      Tilo                  0.203   u_CORTEXM0DS/u_logic/Ym93z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o1
    SLICE_X33Y122.C2     net (fanout=1)        1.055   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o1
    SLICE_X33Y122.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Lgi3z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o4
    SLICE_X31Y118.A4     net (fanout=1)        0.793   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o4
    SLICE_X31Y118.A      Tilo                  0.259   u_CORTEXM0DS/u_logic/Ffs2z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o10
    SLICE_X32Y108.C3     net (fanout=5)        1.241   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o
    SLICE_X32Y108.CLK    Tas                   0.289   u_CORTEXM0DS/u_logic/Mjl2z4
                                                       u_CORTEXM0DS/u_logic/Nmnvx41
                                                       u_CORTEXM0DS/u_logic/Mjl2z4
    -------------------------------------------------  ---------------------------
    Total                                     17.220ns (3.307ns logic, 13.913ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/T1d3z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Mjl2z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.136ns (Levels of Logic = 13)
  Clock Path Skew:      -0.033ns (0.264 - 0.297)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/T1d3z4 to u_CORTEXM0DS/u_logic/Mjl2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.CQ     Tcko                  0.447   u_CORTEXM0DS/u_logic/T1d3z4
                                                       u_CORTEXM0DS/u_logic/T1d3z4
    SLICE_X20Y120.D4     net (fanout=166)      2.262   u_CORTEXM0DS/u_logic/T1d3z4
    SLICE_X20Y120.D      Tilo                  0.203   u_CORTEXM0DS/u_logic/U573z4
                                                       u_CORTEXM0DS/u_logic/Y21xx41
    SLICE_X11Y112.A1     net (fanout=21)       1.981   u_CORTEXM0DS/u_logic/Y21xx4
    SLICE_X11Y112.A      Tilo                  0.259   u_CORTEXM0DS/u_logic/Svk2z4
                                                       u_CORTEXM0DS/u_logic/Wa32z4_Db32z4_AND_5502_o2_SW0
    SLICE_X15Y111.C5     net (fanout=1)        0.593   N957
    SLICE_X15Y111.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Ikz2z4
                                                       u_CORTEXM0DS/u_logic/Wa32z4_Db32z4_AND_5502_o6
    SLICE_X10Y113.D6     net (fanout=9)        0.578   u_CORTEXM0DS/u_logic/Wa32z4_Db32z4_AND_5502_o
    SLICE_X10Y113.D      Tilo                  0.205   u_CORTEXM0DS/u_logic/E1r2z4
                                                       u_CORTEXM0DS/u_logic/Mxor_Hnbwx4_B19wx4_XOR_49_o_xo<0>1
    SLICE_X22Y114.C5     net (fanout=2)        1.140   u_CORTEXM0DS/u_logic/Hnbwx4_B19wx4_XOR_49_o
    SLICE_X22Y114.COUT   Topcyc                0.295   u_CORTEXM0DS/u_logic/Otr2z4
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_lut<3>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<4>
    SLICE_X22Y115.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_n16585_cy<4>
    SLICE_X22Y115.COUT   Tbyp                  0.076   u_CORTEXM0DS/u_logic/Rds2z4
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<8>
    SLICE_X22Y116.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_n16585_cy<8>
    SLICE_X22Y116.AMUX   Tcina                 0.177   u_CORTEXM0DS/u_logic/Madd_n16585_cy<12>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<12>
    SLICE_X24Y117.A2     net (fanout=1)        0.865   u_CORTEXM0DS/u_logic/n16585<9>
    SLICE_X24Y117.DMUX   Topad                 0.566   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<12>
                                                       u_CORTEXM0DS/u_logic/n16585<9>_rt
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<12>
    SLICE_X36Y118.B6     net (fanout=6)        1.138   u_CORTEXM0DS/u_logic/Pri3z4<12>
    SLICE_X36Y118.B      Tilo                  0.203   u_CORTEXM0DS/u_logic/Ym93z4
                                                       u_CORTEXM0DS/u_logic/Owovx41
    SLICE_X36Y118.C3     net (fanout=4)        1.172   u_CORTEXM0DS/u_logic/Owovx4
    SLICE_X36Y118.C      Tilo                  0.204   u_CORTEXM0DS/u_logic/Ym93z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o8
    SLICE_X21Y116.D3     net (fanout=1)        1.458   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o8
    SLICE_X21Y116.D      Tilo                  0.259   u_CORTEXM0DS/u_logic/Zfh3z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o9
    SLICE_X31Y118.A3     net (fanout=1)        1.001   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o9
    SLICE_X31Y118.A      Tilo                  0.259   u_CORTEXM0DS/u_logic/Ffs2z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o10
    SLICE_X32Y108.C3     net (fanout=5)        1.241   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o
    SLICE_X32Y108.CLK    Tas                   0.289   u_CORTEXM0DS/u_logic/Mjl2z4
                                                       u_CORTEXM0DS/u_logic/Nmnvx41
                                                       u_CORTEXM0DS/u_logic/Mjl2z4
    -------------------------------------------------  ---------------------------
    Total                                     17.136ns (3.701ns logic, 13.435ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_CORTEXM0DS/u_logic/Svk2z4_3 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Mjl2z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.093ns (Levels of Logic = 13)
  Clock Path Skew:      -0.050ns (0.737 - 0.787)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_CORTEXM0DS/u_logic/Svk2z4_3 to u_CORTEXM0DS/u_logic/Mjl2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y113.CQ     Tcko                  0.447   u_CORTEXM0DS/u_logic/Svk2z4_3
                                                       u_CORTEXM0DS/u_logic/Svk2z4_3
    SLICE_X21Y109.B2     net (fanout=10)       1.660   u_CORTEXM0DS/u_logic/Svk2z4_3
    SLICE_X21Y109.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/J5m2z4
                                                       u_CORTEXM0DS/u_logic/C51xx41
    SLICE_X23Y133.B4     net (fanout=25)       3.014   u_CORTEXM0DS/u_logic/C51xx4
    SLICE_X23Y133.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Ixn2z4
                                                       u_CORTEXM0DS/u_logic/St0wx43_SW0_SW0
    SLICE_X23Y132.A2     net (fanout=1)        0.598   N1474
    SLICE_X23Y132.A      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vgq2z4
                                                       u_CORTEXM0DS/u_logic/St0wx410
    SLICE_X23Y132.B4     net (fanout=4)        1.208   u_CORTEXM0DS/u_logic/St0wx4
    SLICE_X23Y132.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Vgq2z4
                                                       u_CORTEXM0DS/u_logic/Mxor_Ecawx4_B19wx4_XOR_40_o_xo<0>1
    SLICE_X22Y118.C4     net (fanout=4)        1.238   u_CORTEXM0DS/u_logic/Ecawx4_B19wx4_XOR_40_o
    SLICE_X22Y118.COUT   Topcyc                0.295   u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_lut<19>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
    SLICE_X22Y119.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_n16585_cy<20>
    SLICE_X22Y119.CMUX   Tcinc                 0.272   u_CORTEXM0DS/u_logic/Madd_n16585_cy<24>
                                                       u_CORTEXM0DS/u_logic/Madd_n16585_cy<24>
    SLICE_X24Y120.C1     net (fanout=1)        1.383   u_CORTEXM0DS/u_logic/n16585<23>
    SLICE_X24Y120.COUT   Topcyc                0.277   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
                                                       u_CORTEXM0DS/u_logic/n16585<23>_rt
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
    SLICE_X24Y121.CIN    net (fanout=1)        0.003   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<24>
    SLICE_X24Y121.BMUX   Tcinb                 0.292   u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
                                                       u_CORTEXM0DS/u_logic/Madd_Pri3z4_cy<28>
    SLICE_X33Y122.B3     net (fanout=6)        1.114   u_CORTEXM0DS/u_logic/Pri3z4<26>
    SLICE_X33Y122.B      Tilo                  0.259   u_CORTEXM0DS/u_logic/Lgi3z4
                                                       u_CORTEXM0DS/u_logic/Rnovx41
    SLICE_X33Y122.D2     net (fanout=2)        0.432   u_CORTEXM0DS/u_logic/Rnovx4
    SLICE_X33Y122.D      Tilo                  0.259   u_CORTEXM0DS/u_logic/Lgi3z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o3
    SLICE_X33Y122.C4     net (fanout=1)        0.462   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o3
    SLICE_X33Y122.C      Tilo                  0.259   u_CORTEXM0DS/u_logic/Lgi3z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o4
    SLICE_X31Y118.A4     net (fanout=1)        0.793   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o4
    SLICE_X31Y118.A      Tilo                  0.259   u_CORTEXM0DS/u_logic/Ffs2z4
                                                       u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o10
    SLICE_X32Y108.C3     net (fanout=5)        1.241   u_CORTEXM0DS/u_logic/S6ovx4_Nlovx4_AND_78_o
    SLICE_X32Y108.CLK    Tas                   0.289   u_CORTEXM0DS/u_logic/Mjl2z4
                                                       u_CORTEXM0DS/u_logic/Nmnvx41
                                                       u_CORTEXM0DS/u_logic/Mjl2z4
    -------------------------------------------------  ---------------------------
    Total                                     17.093ns (3.944ns logic, 13.149ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkm = PERIOD TIMEGRP "clkm" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_CORTEXM0DS/u_logic/Ydw2z4 (SLICE_X6Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_CORTEXM0DS/u_logic/Ydw2z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Ydw2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 20.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_CORTEXM0DS/u_logic/Ydw2z4 to u_CORTEXM0DS/u_logic/Ydw2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y93.AQ       Tcko                  0.200   u_CORTEXM0DS/u_logic/Ydw2z4
                                                       u_CORTEXM0DS/u_logic/Ydw2z4
    SLICE_X6Y93.A6       net (fanout=2)        0.021   u_CORTEXM0DS/u_logic/Ydw2z4
    SLICE_X6Y93.CLK      Tah         (-Th)    -0.190   u_CORTEXM0DS/u_logic/Ydw2z4
                                                       u_CORTEXM0DS/u_logic/Qqhvx41
                                                       u_CORTEXM0DS/u_logic/Ydw2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point u_CORTEXM0DS/u_logic/Qlw2z4 (SLICE_X10Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_CORTEXM0DS/u_logic/Qlw2z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Qlw2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 20.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_CORTEXM0DS/u_logic/Qlw2z4 to u_CORTEXM0DS/u_logic/Qlw2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.200   u_CORTEXM0DS/u_logic/Qlw2z4
                                                       u_CORTEXM0DS/u_logic/Qlw2z4
    SLICE_X10Y93.A6      net (fanout=2)        0.022   u_CORTEXM0DS/u_logic/Qlw2z4
    SLICE_X10Y93.CLK     Tah         (-Th)    -0.190   u_CORTEXM0DS/u_logic/Qlw2z4
                                                       u_CORTEXM0DS/u_logic/Hphvx41
                                                       u_CORTEXM0DS/u_logic/Qlw2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point u_CORTEXM0DS/u_logic/Qzw2z4 (SLICE_X10Y95.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_CORTEXM0DS/u_logic/Qzw2z4 (FF)
  Destination:          u_CORTEXM0DS/u_logic/Qzw2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 20.000ns
  Destination Clock:    clkm_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_CORTEXM0DS/u_logic/Qzw2z4 to u_CORTEXM0DS/u_logic/Qzw2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.DQ      Tcko                  0.200   u_CORTEXM0DS/u_logic/Qzw2z4
                                                       u_CORTEXM0DS/u_logic/Qzw2z4
    SLICE_X10Y95.D6      net (fanout=2)        0.022   u_CORTEXM0DS/u_logic/Qzw2z4
    SLICE_X10Y95.CLK     Tah         (-Th)    -0.190   u_CORTEXM0DS/u_logic/Qzw2z4
                                                       u_CORTEXM0DS/u_logic/Wmhvx41
                                                       u_CORTEXM0DS/u_logic/Qzw2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkm = PERIOD TIMEGRP "clkm" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkm_BUFGP/BUFG/I0
  Logical resource: clkm_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkm_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_CORTEXM0DS/u_logic/K1z2z4/CLK
  Logical resource: u_CORTEXM0DS/u_logic/K1z2z4/CK
  Location pin: SLICE_X2Y98.CLK
  Clock network: clkm_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u_CORTEXM0DS/u_logic/K1z2z4/SR
  Logical resource: u_CORTEXM0DS/u_logic/K1z2z4/SR
  Location pin: SLICE_X2Y98.SR
  Clock network: u_CORTEXM0DS/u_logic/hreset_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkm
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkm           |   17.496|    1.212|         |    1.158|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 401063902 paths, 0 nets, and 18318 connections

Design statistics:
   Minimum period:  17.496ns{1}   (Maximum frequency:  57.156MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 26 16:47:20 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4765 MB



