// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module InclusiveCacheBankScheduler(
  input         clock,
                reset,
                io_in_a_valid,
  input  [2:0]  io_in_a_bits_opcode,
                io_in_a_bits_param,
                io_in_a_bits_size,
  input  [4:0]  io_in_a_bits_source,
  input  [31:0] io_in_a_bits_address,
  input  [7:0]  io_in_a_bits_mask,
  input  [63:0] io_in_a_bits_data,
  input         io_in_a_bits_corrupt,
                io_in_b_ready,
                io_in_c_valid,
  input  [2:0]  io_in_c_bits_opcode,
                io_in_c_bits_param,
                io_in_c_bits_size,
  input  [4:0]  io_in_c_bits_source,
  input  [31:0] io_in_c_bits_address,
  input  [63:0] io_in_c_bits_data,
  input         io_in_c_bits_corrupt,
                io_in_d_ready,
                io_in_e_valid,
  input  [2:0]  io_in_e_bits_sink,
  input         io_out_a_ready,
                io_out_c_ready,
                io_out_d_valid,
  input  [2:0]  io_out_d_bits_opcode,
  input  [1:0]  io_out_d_bits_param,
  input  [2:0]  io_out_d_bits_size,
                io_out_d_bits_source,
                io_out_d_bits_sink,
  input         io_out_d_bits_denied,
  input  [63:0] io_out_d_bits_data,
  input         io_out_d_bits_corrupt,
                io_out_d_bits_hit,
                io_req_valid,
  input  [31:0] io_req_bits_address,
  input         io_resp_ready,
  output        io_in_a_ready,
                io_in_b_valid,
  output [1:0]  io_in_b_bits_param,
  output [31:0] io_in_b_bits_address,
  output        io_in_b_bits_hit,
                io_in_c_ready,
                io_in_d_valid,
  output [2:0]  io_in_d_bits_opcode,
  output [1:0]  io_in_d_bits_param,
  output [2:0]  io_in_d_bits_size,
  output [4:0]  io_in_d_bits_source,
  output [2:0]  io_in_d_bits_sink,
  output        io_in_d_bits_denied,
  output [63:0] io_in_d_bits_data,
  output        io_in_d_bits_corrupt,
                io_in_d_bits_hit,
                io_out_a_valid,
  output [2:0]  io_out_a_bits_opcode,
                io_out_a_bits_param,
                io_out_a_bits_size,
                io_out_a_bits_source,
  output [31:0] io_out_a_bits_address,
  output [7:0]  io_out_a_bits_mask,
  output [63:0] io_out_a_bits_data,
  output        io_out_a_bits_corrupt,
                io_out_c_valid,
  output [2:0]  io_out_c_bits_opcode,
                io_out_c_bits_param,
                io_out_c_bits_size,
                io_out_c_bits_source,
  output [31:0] io_out_c_bits_address,
  output [63:0] io_out_c_bits_data,
  output        io_out_c_bits_corrupt,
                io_out_d_ready,
                io_out_e_valid,
  output [2:0]  io_out_e_bits_sink,
  output        io_req_ready,
                io_resp_valid
);

  wire [11:0]     _GEN;	// @[Scheduler.scala:262:72, :309:83, :311:70, :324:103, :326:73]
  wire [11:0]     _GEN_0;	// @[Scheduler.scala:262:72, :309:83, :311:70, :316:131, :318:74]
  wire [11:0]     _GEN_1;	// @[Scheduler.scala:262:72, :309:83, :311:70]
  wire [11:0]     _GEN_2;	// @[Scheduler.scala:262:72, :309:83, :311:70]
  wire [11:0]     _GEN_3;	// @[Scheduler.scala:262:72, :309:83, :311:70]
  wire [11:0]     _GEN_4;	// @[Scheduler.scala:262:72, :309:83, :311:70]
  wire [11:0]     _GEN_5;	// @[Scheduler.scala:262:72, :309:83, :311:70]
  wire            request_ready;	// @[Scheduler.scala:290:40]
  wire            _c_mshr_io_status_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _c_mshr_io_status_bits_set;	// @[Scheduler.scala:76:46]
  wire [11:0]     _c_mshr_io_status_bits_tag;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_status_bits_way;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_status_bits_blockC;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_status_bits_nestC;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_valid;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_a_valid;	// @[Scheduler.scala:76:46]
  wire [11:0]     _c_mshr_io_schedule_bits_a_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _c_mshr_io_schedule_bits_a_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_a_bits_param;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_a_bits_block;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_b_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_b_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _c_mshr_io_schedule_bits_b_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _c_mshr_io_schedule_bits_b_bits_set;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_b_bits_clients;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_b_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_c_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_c_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_c_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _c_mshr_io_schedule_bits_c_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _c_mshr_io_schedule_bits_c_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_c_bits_way;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_c_bits_dirty;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_d_valid;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_d_bits_prio_0;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_d_bits_prio_2;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_d_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_d_bits_param;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_d_bits_size;	// @[Scheduler.scala:76:46]
  wire [4:0]      _c_mshr_io_schedule_bits_d_bits_source;	// @[Scheduler.scala:76:46]
  wire [5:0]      _c_mshr_io_schedule_bits_d_bits_offset;	// @[Scheduler.scala:76:46]
  wire [5:0]      _c_mshr_io_schedule_bits_d_bits_put;	// @[Scheduler.scala:76:46]
  wire [9:0]      _c_mshr_io_schedule_bits_d_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_d_bits_way;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_d_bits_bad;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_d_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_e_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_e_bits_sink;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_x_valid;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_dir_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _c_mshr_io_schedule_bits_dir_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _c_mshr_io_schedule_bits_dir_bits_way;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_dir_bits_data_dirty;	// @[Scheduler.scala:76:46]
  wire [1:0]      _c_mshr_io_schedule_bits_dir_bits_data_state;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_dir_bits_data_clients;	// @[Scheduler.scala:76:46]
  wire [11:0]     _c_mshr_io_schedule_bits_dir_bits_data_tag;	// @[Scheduler.scala:76:46]
  wire            _c_mshr_io_schedule_bits_reload;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_status_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _bc_mshr_io_status_bits_set;	// @[Scheduler.scala:76:46]
  wire [11:0]     _bc_mshr_io_status_bits_tag;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_status_bits_way;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_status_bits_blockC;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_status_bits_nestC;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_valid;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_a_valid;	// @[Scheduler.scala:76:46]
  wire [11:0]     _bc_mshr_io_schedule_bits_a_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _bc_mshr_io_schedule_bits_a_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_a_bits_param;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_a_bits_block;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_b_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_b_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _bc_mshr_io_schedule_bits_b_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _bc_mshr_io_schedule_bits_b_bits_set;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_b_bits_clients;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_b_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_c_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_c_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_c_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _bc_mshr_io_schedule_bits_c_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _bc_mshr_io_schedule_bits_c_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_c_bits_way;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_c_bits_dirty;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_d_valid;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_d_bits_prio_0;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_d_bits_prio_2;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_d_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_d_bits_param;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_d_bits_size;	// @[Scheduler.scala:76:46]
  wire [4:0]      _bc_mshr_io_schedule_bits_d_bits_source;	// @[Scheduler.scala:76:46]
  wire [5:0]      _bc_mshr_io_schedule_bits_d_bits_offset;	// @[Scheduler.scala:76:46]
  wire [5:0]      _bc_mshr_io_schedule_bits_d_bits_put;	// @[Scheduler.scala:76:46]
  wire [9:0]      _bc_mshr_io_schedule_bits_d_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_d_bits_way;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_d_bits_bad;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_d_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_e_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_e_bits_sink;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_x_valid;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_dir_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _bc_mshr_io_schedule_bits_dir_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _bc_mshr_io_schedule_bits_dir_bits_way;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_dir_bits_data_dirty;	// @[Scheduler.scala:76:46]
  wire [1:0]      _bc_mshr_io_schedule_bits_dir_bits_data_state;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_dir_bits_data_clients;	// @[Scheduler.scala:76:46]
  wire [11:0]     _bc_mshr_io_schedule_bits_dir_bits_data_tag;	// @[Scheduler.scala:76:46]
  wire            _bc_mshr_io_schedule_bits_reload;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_status_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_4_io_status_bits_set;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_4_io_status_bits_tag;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_status_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_status_bits_blockC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_status_bits_nestC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_a_valid;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_4_io_schedule_bits_a_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_4_io_schedule_bits_a_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_a_bits_param;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_a_bits_block;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_b_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_b_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_4_io_schedule_bits_b_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_4_io_schedule_bits_b_bits_set;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_b_bits_clients;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_b_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_c_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_c_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_c_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_4_io_schedule_bits_c_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_4_io_schedule_bits_c_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_c_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_c_bits_dirty;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_d_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_d_bits_prio_0;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_d_bits_prio_2;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_d_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_d_bits_param;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_d_bits_size;	// @[Scheduler.scala:76:46]
  wire [4:0]      _abc_mshrs_4_io_schedule_bits_d_bits_source;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_4_io_schedule_bits_d_bits_offset;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_4_io_schedule_bits_d_bits_put;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_4_io_schedule_bits_d_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_d_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_d_bits_bad;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_d_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_e_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_e_bits_sink;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_x_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_dir_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_4_io_schedule_bits_dir_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_4_io_schedule_bits_dir_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_dir_bits_data_dirty;	// @[Scheduler.scala:76:46]
  wire [1:0]      _abc_mshrs_4_io_schedule_bits_dir_bits_data_state;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_dir_bits_data_clients;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_4_io_schedule_bits_dir_bits_data_tag;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_4_io_schedule_bits_reload;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_status_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_3_io_status_bits_set;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_3_io_status_bits_tag;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_status_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_status_bits_blockC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_status_bits_nestC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_a_valid;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_3_io_schedule_bits_a_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_3_io_schedule_bits_a_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_a_bits_param;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_a_bits_block;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_b_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_b_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_3_io_schedule_bits_b_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_3_io_schedule_bits_b_bits_set;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_b_bits_clients;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_b_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_c_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_c_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_c_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_3_io_schedule_bits_c_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_3_io_schedule_bits_c_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_c_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_c_bits_dirty;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_d_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_d_bits_prio_0;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_d_bits_prio_2;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_d_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_d_bits_param;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_d_bits_size;	// @[Scheduler.scala:76:46]
  wire [4:0]      _abc_mshrs_3_io_schedule_bits_d_bits_source;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_3_io_schedule_bits_d_bits_offset;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_3_io_schedule_bits_d_bits_put;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_3_io_schedule_bits_d_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_d_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_d_bits_bad;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_d_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_e_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_e_bits_sink;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_x_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_dir_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_3_io_schedule_bits_dir_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_3_io_schedule_bits_dir_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_dir_bits_data_dirty;	// @[Scheduler.scala:76:46]
  wire [1:0]      _abc_mshrs_3_io_schedule_bits_dir_bits_data_state;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_dir_bits_data_clients;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_3_io_schedule_bits_dir_bits_data_tag;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_3_io_schedule_bits_reload;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_status_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_2_io_status_bits_set;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_2_io_status_bits_tag;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_status_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_status_bits_blockC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_status_bits_nestC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_a_valid;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_2_io_schedule_bits_a_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_2_io_schedule_bits_a_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_a_bits_param;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_a_bits_block;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_b_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_b_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_2_io_schedule_bits_b_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_2_io_schedule_bits_b_bits_set;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_b_bits_clients;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_b_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_c_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_c_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_c_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_2_io_schedule_bits_c_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_2_io_schedule_bits_c_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_c_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_c_bits_dirty;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_d_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_d_bits_prio_0;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_d_bits_prio_2;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_d_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_d_bits_param;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_d_bits_size;	// @[Scheduler.scala:76:46]
  wire [4:0]      _abc_mshrs_2_io_schedule_bits_d_bits_source;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_2_io_schedule_bits_d_bits_offset;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_2_io_schedule_bits_d_bits_put;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_2_io_schedule_bits_d_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_d_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_d_bits_bad;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_d_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_e_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_e_bits_sink;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_x_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_dir_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_2_io_schedule_bits_dir_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_2_io_schedule_bits_dir_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_dir_bits_data_dirty;	// @[Scheduler.scala:76:46]
  wire [1:0]      _abc_mshrs_2_io_schedule_bits_dir_bits_data_state;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_dir_bits_data_clients;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_2_io_schedule_bits_dir_bits_data_tag;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_2_io_schedule_bits_reload;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_status_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_1_io_status_bits_set;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_1_io_status_bits_tag;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_status_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_status_bits_blockC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_status_bits_nestC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_a_valid;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_1_io_schedule_bits_a_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_1_io_schedule_bits_a_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_a_bits_param;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_a_bits_block;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_b_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_b_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_1_io_schedule_bits_b_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_1_io_schedule_bits_b_bits_set;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_b_bits_clients;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_b_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_c_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_c_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_c_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_1_io_schedule_bits_c_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_1_io_schedule_bits_c_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_c_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_c_bits_dirty;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_d_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_d_bits_prio_0;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_d_bits_prio_2;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_d_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_d_bits_param;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_d_bits_size;	// @[Scheduler.scala:76:46]
  wire [4:0]      _abc_mshrs_1_io_schedule_bits_d_bits_source;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_1_io_schedule_bits_d_bits_offset;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_1_io_schedule_bits_d_bits_put;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_1_io_schedule_bits_d_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_d_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_d_bits_bad;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_d_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_e_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_e_bits_sink;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_x_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_dir_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_1_io_schedule_bits_dir_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_1_io_schedule_bits_dir_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_dir_bits_data_dirty;	// @[Scheduler.scala:76:46]
  wire [1:0]      _abc_mshrs_1_io_schedule_bits_dir_bits_data_state;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_dir_bits_data_clients;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_1_io_schedule_bits_dir_bits_data_tag;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_1_io_schedule_bits_reload;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_status_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_0_io_status_bits_set;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_0_io_status_bits_tag;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_status_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_status_bits_blockC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_status_bits_nestC;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_a_valid;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_0_io_schedule_bits_a_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_0_io_schedule_bits_a_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_a_bits_param;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_a_bits_block;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_b_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_b_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_0_io_schedule_bits_b_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_0_io_schedule_bits_b_bits_set;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_b_bits_clients;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_b_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_c_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_c_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_c_bits_param;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_0_io_schedule_bits_c_bits_tag;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_0_io_schedule_bits_c_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_c_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_c_bits_dirty;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_d_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_d_bits_prio_0;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_d_bits_prio_2;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_d_bits_opcode;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_d_bits_param;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_d_bits_size;	// @[Scheduler.scala:76:46]
  wire [4:0]      _abc_mshrs_0_io_schedule_bits_d_bits_source;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_0_io_schedule_bits_d_bits_offset;	// @[Scheduler.scala:76:46]
  wire [5:0]      _abc_mshrs_0_io_schedule_bits_d_bits_put;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_0_io_schedule_bits_d_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_d_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_d_bits_bad;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_d_bits_hit;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_e_valid;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_e_bits_sink;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_x_valid;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_dir_valid;	// @[Scheduler.scala:76:46]
  wire [9:0]      _abc_mshrs_0_io_schedule_bits_dir_bits_set;	// @[Scheduler.scala:76:46]
  wire [2:0]      _abc_mshrs_0_io_schedule_bits_dir_bits_way;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_dir_bits_data_dirty;	// @[Scheduler.scala:76:46]
  wire [1:0]      _abc_mshrs_0_io_schedule_bits_dir_bits_data_state;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_dir_bits_data_clients;	// @[Scheduler.scala:76:46]
  wire [11:0]     _abc_mshrs_0_io_schedule_bits_dir_bits_data_tag;	// @[Scheduler.scala:76:46]
  wire            _abc_mshrs_0_io_schedule_bits_reload;	// @[Scheduler.scala:76:46]
  wire            _requests_io_push_ready;	// @[Scheduler.scala:75:24]
  wire [20:0]     _requests_io_valid;	// @[Scheduler.scala:75:24]
  wire            _requests_io_data_prio_0;	// @[Scheduler.scala:75:24]
  wire            _requests_io_data_prio_1;	// @[Scheduler.scala:75:24]
  wire            _requests_io_data_prio_2;	// @[Scheduler.scala:75:24]
  wire            _requests_io_data_control;	// @[Scheduler.scala:75:24]
  wire [2:0]      _requests_io_data_opcode;	// @[Scheduler.scala:75:24]
  wire [2:0]      _requests_io_data_param;	// @[Scheduler.scala:75:24]
  wire [2:0]      _requests_io_data_size;	// @[Scheduler.scala:75:24]
  wire [4:0]      _requests_io_data_source;	// @[Scheduler.scala:75:24]
  wire [11:0]     _requests_io_data_tag;	// @[Scheduler.scala:75:24]
  wire [5:0]      _requests_io_data_offset;	// @[Scheduler.scala:75:24]
  wire [5:0]      _requests_io_data_put;	// @[Scheduler.scala:75:24]
  wire            _bankedStore_io_sinkC_adr_ready;	// @[Scheduler.scala:74:27]
  wire            _bankedStore_io_sinkD_adr_ready;	// @[Scheduler.scala:74:27]
  wire            _bankedStore_io_sourceC_adr_ready;	// @[Scheduler.scala:74:27]
  wire [63:0]     _bankedStore_io_sourceC_dat_data;	// @[Scheduler.scala:74:27]
  wire            _bankedStore_io_sourceD_radr_ready;	// @[Scheduler.scala:74:27]
  wire [63:0]     _bankedStore_io_sourceD_rdat_data;	// @[Scheduler.scala:74:27]
  wire            _bankedStore_io_sourceD_wadr_ready;	// @[Scheduler.scala:74:27]
  wire            _directory_io_write_ready;	// @[Scheduler.scala:73:25]
  wire            _directory_io_result_bits_dirty;	// @[Scheduler.scala:73:25]
  wire [1:0]      _directory_io_result_bits_state;	// @[Scheduler.scala:73:25]
  wire            _directory_io_result_bits_clients;	// @[Scheduler.scala:73:25]
  wire [11:0]     _directory_io_result_bits_tag;	// @[Scheduler.scala:73:25]
  wire            _directory_io_result_bits_hit;	// @[Scheduler.scala:73:25]
  wire [2:0]      _directory_io_result_bits_way;	// @[Scheduler.scala:73:25]
  wire            _directory_io_ready;	// @[Scheduler.scala:73:25]
  wire            _sinkX_io_req_valid;	// @[Scheduler.scala:63:21]
  wire [11:0]     _sinkX_io_req_bits_tag;	// @[Scheduler.scala:63:21]
  wire [9:0]      _sinkX_io_req_bits_set;	// @[Scheduler.scala:63:21]
  wire            _sinkE_io_resp_valid;	// @[Scheduler.scala:62:21]
  wire [2:0]      _sinkE_io_resp_bits_sink;	// @[Scheduler.scala:62:21]
  wire            _sinkD_io_resp_valid;	// @[Scheduler.scala:61:21]
  wire            _sinkD_io_resp_bits_last;	// @[Scheduler.scala:61:21]
  wire [2:0]      _sinkD_io_resp_bits_opcode;	// @[Scheduler.scala:61:21]
  wire [2:0]      _sinkD_io_resp_bits_param;	// @[Scheduler.scala:61:21]
  wire [2:0]      _sinkD_io_resp_bits_source;	// @[Scheduler.scala:61:21]
  wire [2:0]      _sinkD_io_resp_bits_sink;	// @[Scheduler.scala:61:21]
  wire            _sinkD_io_resp_bits_denied;	// @[Scheduler.scala:61:21]
  wire [2:0]      _sinkD_io_source;	// @[Scheduler.scala:61:21]
  wire            _sinkD_io_bs_adr_valid;	// @[Scheduler.scala:61:21]
  wire            _sinkD_io_bs_adr_bits_noop;	// @[Scheduler.scala:61:21]
  wire [2:0]      _sinkD_io_bs_adr_bits_way;	// @[Scheduler.scala:61:21]
  wire [9:0]      _sinkD_io_bs_adr_bits_set;	// @[Scheduler.scala:61:21]
  wire [2:0]      _sinkD_io_bs_adr_bits_beat;	// @[Scheduler.scala:61:21]
  wire [63:0]     _sinkD_io_bs_dat_data;	// @[Scheduler.scala:61:21]
  wire [9:0]      _sinkD_io_grant_req_set;	// @[Scheduler.scala:61:21]
  wire [2:0]      _sinkD_io_grant_req_way;	// @[Scheduler.scala:61:21]
  wire            _sinkC_io_req_valid;	// @[Scheduler.scala:60:21]
  wire [2:0]      _sinkC_io_req_bits_opcode;	// @[Scheduler.scala:60:21]
  wire [2:0]      _sinkC_io_req_bits_param;	// @[Scheduler.scala:60:21]
  wire [2:0]      _sinkC_io_req_bits_size;	// @[Scheduler.scala:60:21]
  wire [4:0]      _sinkC_io_req_bits_source;	// @[Scheduler.scala:60:21]
  wire [11:0]     _sinkC_io_req_bits_tag;	// @[Scheduler.scala:60:21]
  wire [5:0]      _sinkC_io_req_bits_offset;	// @[Scheduler.scala:60:21]
  wire [5:0]      _sinkC_io_req_bits_put;	// @[Scheduler.scala:60:21]
  wire [9:0]      _sinkC_io_req_bits_set;	// @[Scheduler.scala:60:21]
  wire            _sinkC_io_resp_valid;	// @[Scheduler.scala:60:21]
  wire            _sinkC_io_resp_bits_last;	// @[Scheduler.scala:60:21]
  wire [9:0]      _sinkC_io_resp_bits_set;	// @[Scheduler.scala:60:21]
  wire [11:0]     _sinkC_io_resp_bits_tag;	// @[Scheduler.scala:60:21]
  wire [4:0]      _sinkC_io_resp_bits_source;	// @[Scheduler.scala:60:21]
  wire [2:0]      _sinkC_io_resp_bits_param;	// @[Scheduler.scala:60:21]
  wire            _sinkC_io_resp_bits_data;	// @[Scheduler.scala:60:21]
  wire [9:0]      _sinkC_io_set;	// @[Scheduler.scala:60:21]
  wire            _sinkC_io_bs_adr_valid;	// @[Scheduler.scala:60:21]
  wire            _sinkC_io_bs_adr_bits_noop;	// @[Scheduler.scala:60:21]
  wire [2:0]      _sinkC_io_bs_adr_bits_way;	// @[Scheduler.scala:60:21]
  wire [9:0]      _sinkC_io_bs_adr_bits_set;	// @[Scheduler.scala:60:21]
  wire [2:0]      _sinkC_io_bs_adr_bits_beat;	// @[Scheduler.scala:60:21]
  wire            _sinkC_io_bs_adr_bits_mask;	// @[Scheduler.scala:60:21]
  wire [63:0]     _sinkC_io_bs_dat_data;	// @[Scheduler.scala:60:21]
  wire            _sinkC_io_rel_pop_ready;	// @[Scheduler.scala:60:21]
  wire [63:0]     _sinkC_io_rel_beat_data;	// @[Scheduler.scala:60:21]
  wire            _sinkC_io_rel_beat_corrupt;	// @[Scheduler.scala:60:21]
  wire            _sinkA_io_req_valid;	// @[Scheduler.scala:59:21]
  wire [2:0]      _sinkA_io_req_bits_opcode;	// @[Scheduler.scala:59:21]
  wire [2:0]      _sinkA_io_req_bits_param;	// @[Scheduler.scala:59:21]
  wire [2:0]      _sinkA_io_req_bits_size;	// @[Scheduler.scala:59:21]
  wire [4:0]      _sinkA_io_req_bits_source;	// @[Scheduler.scala:59:21]
  wire [11:0]     _sinkA_io_req_bits_tag;	// @[Scheduler.scala:59:21]
  wire [5:0]      _sinkA_io_req_bits_offset;	// @[Scheduler.scala:59:21]
  wire [5:0]      _sinkA_io_req_bits_put;	// @[Scheduler.scala:59:21]
  wire [9:0]      _sinkA_io_req_bits_set;	// @[Scheduler.scala:59:21]
  wire            _sinkA_io_pb_pop_ready;	// @[Scheduler.scala:59:21]
  wire [63:0]     _sinkA_io_pb_beat_data;	// @[Scheduler.scala:59:21]
  wire [7:0]      _sinkA_io_pb_beat_mask;	// @[Scheduler.scala:59:21]
  wire            _sinkA_io_pb_beat_corrupt;	// @[Scheduler.scala:59:21]
  wire            _sourceX_io_req_ready;	// @[Scheduler.scala:50:23]
  wire            _sourceE_io_req_ready;	// @[Scheduler.scala:49:23]
  wire            _sourceD_io_req_ready;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_pb_pop_valid;	// @[Scheduler.scala:48:23]
  wire [5:0]      _sourceD_io_pb_pop_bits_index;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_pb_pop_bits_last;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_rel_pop_valid;	// @[Scheduler.scala:48:23]
  wire [5:0]      _sourceD_io_rel_pop_bits_index;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_rel_pop_bits_last;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_bs_radr_valid;	// @[Scheduler.scala:48:23]
  wire [2:0]      _sourceD_io_bs_radr_bits_way;	// @[Scheduler.scala:48:23]
  wire [9:0]      _sourceD_io_bs_radr_bits_set;	// @[Scheduler.scala:48:23]
  wire [2:0]      _sourceD_io_bs_radr_bits_beat;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_bs_radr_bits_mask;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_bs_wadr_valid;	// @[Scheduler.scala:48:23]
  wire [2:0]      _sourceD_io_bs_wadr_bits_way;	// @[Scheduler.scala:48:23]
  wire [9:0]      _sourceD_io_bs_wadr_bits_set;	// @[Scheduler.scala:48:23]
  wire [2:0]      _sourceD_io_bs_wadr_bits_beat;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_bs_wadr_bits_mask;	// @[Scheduler.scala:48:23]
  wire [63:0]     _sourceD_io_bs_wdat_data;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_evict_safe;	// @[Scheduler.scala:48:23]
  wire            _sourceD_io_grant_safe;	// @[Scheduler.scala:48:23]
  wire            _sourceC_io_req_ready;	// @[Scheduler.scala:47:23]
  wire            _sourceC_io_bs_adr_valid;	// @[Scheduler.scala:47:23]
  wire [2:0]      _sourceC_io_bs_adr_bits_way;	// @[Scheduler.scala:47:23]
  wire [9:0]      _sourceC_io_bs_adr_bits_set;	// @[Scheduler.scala:47:23]
  wire [2:0]      _sourceC_io_bs_adr_bits_beat;	// @[Scheduler.scala:47:23]
  wire [9:0]      _sourceC_io_evict_req_set;	// @[Scheduler.scala:47:23]
  wire [2:0]      _sourceC_io_evict_req_way;	// @[Scheduler.scala:47:23]
  wire            _sourceB_io_req_ready;	// @[Scheduler.scala:46:23]
  wire            _sourceA_io_req_ready;	// @[Scheduler.scala:45:23]
  wire            _mshr_request_T_22 = _abc_mshrs_0_io_schedule_valid & ~(_bc_mshr_io_status_valid & _abc_mshrs_0_io_status_bits_set == _bc_mshr_io_status_bits_set | _c_mshr_io_status_valid & _abc_mshrs_0_io_status_bits_set == _c_mshr_io_status_bits_set) & (_sourceA_io_req_ready | ~_abc_mshrs_0_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_abc_mshrs_0_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_abc_mshrs_0_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_abc_mshrs_0_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_abc_mshrs_0_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_abc_mshrs_0_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_abc_mshrs_0_io_schedule_bits_dir_valid);	// @[Scheduler.scala:45:23, :46:23, :47:23, :48:23, :49:23, :50:23, :73:25, :76:46, :95:{30,54,86}, :96:{30,54}, :112:28, :113:{29,32}, :114:{29,32}, :115:{29,32}, :116:{29,32}, :117:{29,32}, :118:{29,32,61}, :119:{33,36}]
  wire            _mshr_request_T_45 = _abc_mshrs_1_io_schedule_valid & ~(_bc_mshr_io_status_valid & _abc_mshrs_1_io_status_bits_set == _bc_mshr_io_status_bits_set | _c_mshr_io_status_valid & _abc_mshrs_1_io_status_bits_set == _c_mshr_io_status_bits_set) & (_sourceA_io_req_ready | ~_abc_mshrs_1_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_abc_mshrs_1_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_abc_mshrs_1_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_abc_mshrs_1_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_abc_mshrs_1_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_abc_mshrs_1_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_abc_mshrs_1_io_schedule_bits_dir_valid);	// @[Scheduler.scala:45:23, :46:23, :47:23, :48:23, :49:23, :50:23, :73:25, :76:46, :95:{30,54,86}, :96:{30,54}, :112:28, :113:{29,32}, :114:{29,32}, :115:{29,32}, :116:{29,32}, :117:{29,32}, :118:{29,32,61}, :119:{33,36}]
  wire            _mshr_request_T_68 = _abc_mshrs_2_io_schedule_valid & ~(_bc_mshr_io_status_valid & _abc_mshrs_2_io_status_bits_set == _bc_mshr_io_status_bits_set | _c_mshr_io_status_valid & _abc_mshrs_2_io_status_bits_set == _c_mshr_io_status_bits_set) & (_sourceA_io_req_ready | ~_abc_mshrs_2_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_abc_mshrs_2_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_abc_mshrs_2_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_abc_mshrs_2_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_abc_mshrs_2_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_abc_mshrs_2_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_abc_mshrs_2_io_schedule_bits_dir_valid);	// @[Scheduler.scala:45:23, :46:23, :47:23, :48:23, :49:23, :50:23, :73:25, :76:46, :95:{30,54,86}, :96:{30,54}, :112:28, :113:{29,32}, :114:{29,32}, :115:{29,32}, :116:{29,32}, :117:{29,32}, :118:{29,32,61}, :119:{33,36}]
  wire            _mshr_request_T_91 = _abc_mshrs_3_io_schedule_valid & ~(_bc_mshr_io_status_valid & _abc_mshrs_3_io_status_bits_set == _bc_mshr_io_status_bits_set | _c_mshr_io_status_valid & _abc_mshrs_3_io_status_bits_set == _c_mshr_io_status_bits_set) & (_sourceA_io_req_ready | ~_abc_mshrs_3_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_abc_mshrs_3_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_abc_mshrs_3_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_abc_mshrs_3_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_abc_mshrs_3_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_abc_mshrs_3_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_abc_mshrs_3_io_schedule_bits_dir_valid);	// @[Scheduler.scala:45:23, :46:23, :47:23, :48:23, :49:23, :50:23, :73:25, :76:46, :95:{30,54,86}, :96:{30,54}, :112:28, :113:{29,32}, :114:{29,32}, :115:{29,32}, :116:{29,32}, :117:{29,32}, :118:{29,32,61}, :119:{33,36}]
  wire            _mshr_request_T_114 = _abc_mshrs_4_io_schedule_valid & ~(_bc_mshr_io_status_valid & _abc_mshrs_4_io_status_bits_set == _bc_mshr_io_status_bits_set | _c_mshr_io_status_valid & _abc_mshrs_4_io_status_bits_set == _c_mshr_io_status_bits_set) & (_sourceA_io_req_ready | ~_abc_mshrs_4_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_abc_mshrs_4_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_abc_mshrs_4_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_abc_mshrs_4_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_abc_mshrs_4_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_abc_mshrs_4_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_abc_mshrs_4_io_schedule_bits_dir_valid);	// @[Scheduler.scala:45:23, :46:23, :47:23, :48:23, :49:23, :50:23, :73:25, :76:46, :95:{30,54,86}, :96:{30,54}, :112:28, :113:{29,32}, :114:{29,32}, :115:{29,32}, :116:{29,32}, :117:{29,32}, :118:{29,32,61}, :119:{33,36}]
  wire            _mshr_request_T_137 = _bc_mshr_io_schedule_valid & ~(_c_mshr_io_status_valid & _bc_mshr_io_status_bits_set == _c_mshr_io_status_bits_set) & (_sourceA_io_req_ready | ~_bc_mshr_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_bc_mshr_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_bc_mshr_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_bc_mshr_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_bc_mshr_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_bc_mshr_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_bc_mshr_io_schedule_bits_dir_valid);	// @[Scheduler.scala:45:23, :46:23, :47:23, :48:23, :49:23, :50:23, :73:25, :76:46, :99:{28,58}, :112:28, :113:{29,32}, :114:{29,32}, :115:{29,32}, :116:{29,32}, :117:{29,32}, :118:{29,32,61}, :119:{33,36}]
  wire            _mshr_request_T_160 = _c_mshr_io_schedule_valid & (_sourceA_io_req_ready | ~_c_mshr_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_c_mshr_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_c_mshr_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_c_mshr_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_c_mshr_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_c_mshr_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_c_mshr_io_schedule_bits_dir_valid);	// @[Scheduler.scala:45:23, :46:23, :47:23, :48:23, :49:23, :50:23, :73:25, :76:46, :113:{29,32}, :114:{29,32}, :115:{29,32}, :116:{29,32}, :117:{29,32}, :118:{29,32,61}, :119:{33,36}]
  wire [6:0]      mshr_request = {_mshr_request_T_160, _mshr_request_T_137, _mshr_request_T_114, _mshr_request_T_91, _mshr_request_T_68, _mshr_request_T_45, _mshr_request_T_22};	// @[Cat.scala:33:92, Scheduler.scala:118:61]
  reg  [6:0]      robin_filter;	// @[Scheduler.scala:123:29]
  wire [6:0]      _robin_request_T = mshr_request & robin_filter;	// @[Cat.scala:33:92, Scheduler.scala:123:29, :124:54]
  wire            _GEN_6 = _mshr_request_T_91 | _mshr_request_T_68;	// @[Scheduler.scala:118:61, package.scala:245:43]
  wire            _GEN_7 = _mshr_request_T_68 | _mshr_request_T_45;	// @[Scheduler.scala:118:61, package.scala:245:43]
  wire            _GEN_8 = _mshr_request_T_45 | _mshr_request_T_22;	// @[Scheduler.scala:118:61, package.scala:245:43]
  wire            _GEN_9 = _mshr_request_T_22 | _robin_request_T[6];	// @[Scheduler.scala:118:61, :124:54, package.scala:245:43]
  wire [5:0]      _GEN_10 = _robin_request_T[6:1] | _robin_request_T[5:0];	// @[Scheduler.scala:124:54, package.scala:245:43]
  wire            _GEN_11 = _GEN_8 | _GEN_10[5];	// @[package.scala:245:43]
  wire            _GEN_12 = _GEN_9 | _GEN_10[4];	// @[package.scala:245:43]
  wire [3:0]      _GEN_13 = _GEN_10[5:2] | _GEN_10[3:0];	// @[package.scala:245:43]
  wire            _GEN_14 = _GEN_10[1] | _robin_request_T[0];	// @[Scheduler.scala:124:54, package.scala:245:43]
  wire            _GEN_15 = _GEN_13[1] | _robin_request_T[0];	// @[Scheduler.scala:124:54, package.scala:245:43]
  wire [13:0]     _GEN_16 = {~(_mshr_request_T_137 | _mshr_request_T_114 | _GEN_6 | _GEN_11 | _GEN_15), ~(_mshr_request_T_114 | _mshr_request_T_91 | _GEN_7 | _GEN_12 | _GEN_13[0]), ~(_GEN_6 | _GEN_8 | _GEN_13[3] | _GEN_14), ~(_GEN_7 | _GEN_9 | _GEN_13[2] | _GEN_10[0]), ~(_GEN_11 | _GEN_13[1] | _robin_request_T[0]), ~(_GEN_12 | _GEN_13[0]), ~(_GEN_13[3] | _GEN_14), ~(_GEN_13[2] | _GEN_10[0]), ~_GEN_15, ~(_GEN_13[0]), ~_GEN_14, ~(_GEN_10[0]), ~(_robin_request_T[0]), 1'h1} & {_mshr_request_T_160, _mshr_request_T_137, _mshr_request_T_114, _mshr_request_T_91, _mshr_request_T_68, _mshr_request_T_45, _mshr_request_T_22, _robin_request_T};	// @[Scheduler.scala:118:61, :124:54, :125:{24,48,54}, package.scala:245:43]
  wire [6:0]      mshr_selectOH = _GEN_16[13:7] | _GEN_16[6:0];	// @[Scheduler.scala:125:54, :126:{37,70,86}]
  wire [2:0]      _GEN_17 = {1'h0, mshr_selectOH[6:5]} | mshr_selectOH[3:1];	// @[OneHot.scala:31:18, :32:28, Scheduler.scala:126:70]
  wire [2:0]      schedule_d_bits_sink = {|(mshr_selectOH[6:4]), |(_GEN_17[2:1]), _GEN_17[2] | _GEN_17[0]};	// @[Cat.scala:33:92, OneHot.scala:30:18, :31:18, :32:{14,28}, Scheduler.scala:126:70]
  wire            _schedule_WIRE = mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_reload | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_reload | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_reload | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_reload | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_reload | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_reload | mshr_selectOH[6] & _c_mshr_io_schedule_bits_reload;	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
  wire [2:0]      _schedule_WIRE_47 = (mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_c_bits_opcode : 3'h0);	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
  wire [11:0]     scheduleTag = (mshr_selectOH[0] ? _abc_mshrs_0_io_status_bits_tag : 12'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_status_bits_tag : 12'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_status_bits_tag : 12'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_status_bits_tag : 12'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_status_bits_tag : 12'h0) | (mshr_selectOH[5] ? _bc_mshr_io_status_bits_tag : 12'h0) | (mshr_selectOH[6] ? _c_mshr_io_status_bits_tag : 12'h0);	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
  wire [9:0]      nestedwb_set = mshr_selectOH[6] ? _c_mshr_io_status_bits_set : _bc_mshr_io_status_bits_set;	// @[Mux.scala:29:36, Scheduler.scala:76:46, :126:70, :184:24]
  wire [11:0]     nestedwb_tag = mshr_selectOH[6] ? _c_mshr_io_status_bits_tag : _bc_mshr_io_status_bits_tag;	// @[Mux.scala:29:36, Scheduler.scala:76:46, :126:70, :185:24]
  wire            nestedwb_b_clr_dirty = mshr_selectOH[5] & _bc_mshr_io_schedule_bits_dir_valid;	// @[Mux.scala:29:36, Scheduler.scala:76:46, :126:70, :186:37]
  wire            nestedwb_b_toN = nestedwb_b_clr_dirty & _bc_mshr_io_schedule_bits_dir_bits_data_state == 2'h0;	// @[Scheduler.scala:76:46, :186:{37,75,123}]
  wire            nestedwb_b_toB = nestedwb_b_clr_dirty & _bc_mshr_io_schedule_bits_dir_bits_data_state == 2'h1;	// @[Scheduler.scala:76:46, :186:37, :187:{75,123}]
  wire            nestedwb_c_set_dirty = mshr_selectOH[6] & _c_mshr_io_schedule_bits_dir_valid & _c_mshr_io_schedule_bits_dir_bits_data_dirty;	// @[Mux.scala:29:36, Scheduler.scala:76:46, :126:70, :189:75]
  wire            request_valid = _directory_io_ready & (_sinkA_io_req_valid | _sinkX_io_req_valid | _sinkC_io_req_valid);	// @[Scheduler.scala:59:21, :60:21, :63:21, :73:25, :193:{39,84}]
  wire            _view__WIRE_6_control = ~_sinkC_io_req_valid & _sinkX_io_req_valid;	// @[Scheduler.scala:60:21, :63:21, :194:22]
  wire [2:0]      _view__WIRE_6_opcode = _sinkC_io_req_valid ? _sinkC_io_req_bits_opcode : _sinkX_io_req_valid ? 3'h0 : _sinkA_io_req_bits_opcode;	// @[Scheduler.scala:59:21, :60:21, :63:21, :194:22, :195:22]
  wire [2:0]      _view__WIRE_6_param = _sinkC_io_req_valid ? _sinkC_io_req_bits_param : _sinkX_io_req_valid ? 3'h0 : _sinkA_io_req_bits_param;	// @[Scheduler.scala:59:21, :60:21, :63:21, :194:22, :195:22]
  wire [2:0]      _view__WIRE_6_size = _sinkC_io_req_valid ? _sinkC_io_req_bits_size : _sinkX_io_req_valid ? 3'h6 : _sinkA_io_req_bits_size;	// @[Scheduler.scala:59:21, :60:21, :63:21, :194:22, :195:22]
  wire [4:0]      _view__WIRE_6_source = _sinkC_io_req_valid ? _sinkC_io_req_bits_source : _sinkX_io_req_valid ? 5'h0 : _sinkA_io_req_bits_source;	// @[Scheduler.scala:59:21, :60:21, :63:21, :194:22, :195:22]
  wire [11:0]     _view__WIRE_6_tag = _sinkC_io_req_valid ? _sinkC_io_req_bits_tag : _sinkX_io_req_valid ? _sinkX_io_req_bits_tag : _sinkA_io_req_bits_tag;	// @[Scheduler.scala:59:21, :60:21, :63:21, :194:22, :195:22]
  wire [5:0]      _view__WIRE_6_offset = _sinkC_io_req_valid ? _sinkC_io_req_bits_offset : _sinkX_io_req_valid ? 6'h0 : _sinkA_io_req_bits_offset;	// @[Scheduler.scala:59:21, :60:21, :63:21, :194:22, :195:22]
  wire [5:0]      _view__WIRE_6_put = _sinkC_io_req_valid ? _sinkC_io_req_bits_put : _sinkX_io_req_valid ? 6'h0 : _sinkA_io_req_bits_put;	// @[Scheduler.scala:59:21, :60:21, :63:21, :194:22, :195:22]
  wire [9:0]      request_bits_set = _sinkC_io_req_valid ? _sinkC_io_req_bits_set : _sinkX_io_req_valid ? _sinkX_io_req_bits_set : _sinkA_io_req_bits_set;	// @[Scheduler.scala:59:21, :60:21, :63:21, :194:22, :195:22]
  wire            _sinkA_io_req_ready_T = _directory_io_ready & request_ready;	// @[Scheduler.scala:73:25, :196:44, :290:40]
  wire            _setMatches_T_1 = _abc_mshrs_0_io_status_valid & _abc_mshrs_0_io_status_bits_set == request_bits_set;	// @[Scheduler.scala:76:46, :194:22, :201:{59,83}]
  wire            _setMatches_T_3 = _abc_mshrs_1_io_status_valid & _abc_mshrs_1_io_status_bits_set == request_bits_set;	// @[Scheduler.scala:76:46, :194:22, :201:{59,83}]
  wire            _setMatches_T_5 = _abc_mshrs_2_io_status_valid & _abc_mshrs_2_io_status_bits_set == request_bits_set;	// @[Scheduler.scala:76:46, :194:22, :201:{59,83}]
  wire            _setMatches_T_7 = _abc_mshrs_3_io_status_valid & _abc_mshrs_3_io_status_bits_set == request_bits_set;	// @[Scheduler.scala:76:46, :194:22, :201:{59,83}]
  wire            _setMatches_T_9 = _abc_mshrs_4_io_status_valid & _abc_mshrs_4_io_status_bits_set == request_bits_set;	// @[Scheduler.scala:76:46, :194:22, :201:{59,83}]
  wire            _setMatches_T_11 = _bc_mshr_io_status_valid & _bc_mshr_io_status_bits_set == request_bits_set;	// @[Scheduler.scala:76:46, :194:22, :201:{59,83}]
  wire            _setMatches_T_13 = _c_mshr_io_status_valid & _c_mshr_io_status_bits_set == request_bits_set;	// @[Scheduler.scala:76:46, :194:22, :201:{59,83}]
  wire [6:0]      setMatches = {_setMatches_T_13, _setMatches_T_11, _setMatches_T_9, _setMatches_T_7, _setMatches_T_5, _setMatches_T_3, _setMatches_T_1};	// @[Cat.scala:33:92, Scheduler.scala:201:59]
  wire            alloc = setMatches == 7'h0;	// @[Cat.scala:33:92, Scheduler.scala:123:29, :202:27]
  wire            nestC = (_setMatches_T_1 & _abc_mshrs_0_io_status_bits_nestC | _setMatches_T_3 & _abc_mshrs_1_io_status_bits_nestC | _setMatches_T_5 & _abc_mshrs_2_io_status_bits_nestC | _setMatches_T_7 & _abc_mshrs_3_io_status_bits_nestC | _setMatches_T_9 & _abc_mshrs_4_io_status_bits_nestC | _setMatches_T_11 & _bc_mshr_io_status_bits_nestC | _setMatches_T_13 & _c_mshr_io_status_bits_nestC) & _sinkC_io_req_valid;	// @[Mux.scala:27:73, Scheduler.scala:60:21, :76:46, :201:59, :209:70]
  wire [1:0]      prioFilter_hi = {2{_sinkC_io_req_valid}};	// @[Cat.scala:33:92, Scheduler.scala:60:21]
  wire [6:0]      prioFilter = {prioFilter_hi, 5'h1F};	// @[Cat.scala:33:92, Scheduler.scala:211:69]
  wire [6:0]      lowerMatches = setMatches & prioFilter;	// @[Cat.scala:33:92, Scheduler.scala:212:33]
  wire            queue = (|lowerMatches) & ~nestC & ~((_setMatches_T_1 & _abc_mshrs_0_io_status_bits_blockC | _setMatches_T_3 & _abc_mshrs_1_io_status_bits_blockC | _setMatches_T_5 & _abc_mshrs_2_io_status_bits_blockC | _setMatches_T_7 & _abc_mshrs_3_io_status_bits_blockC | _setMatches_T_9 & _abc_mshrs_4_io_status_bits_blockC | _setMatches_T_11 & _bc_mshr_io_status_bits_blockC | _setMatches_T_13 & _c_mshr_io_status_bits_blockC) & _sinkC_io_req_valid);	// @[Mux.scala:27:73, Scheduler.scala:60:21, :76:46, :201:59, :205:70, :209:70, :212:33, :214:{28,45,63,66}]
  wire            _requests_io_push_valid_T = request_valid & queue;	// @[Scheduler.scala:193:39, :214:63, :224:31]
  wire [6:0]      lowerMatches1 = lowerMatches[6] ? 7'h40 : lowerMatches[5] ? 7'h20 : lowerMatches;	// @[Scheduler.scala:212:33, :229:{8,21}, :230:{8,21}, :335:48]
  wire [20:0]     selected_requests = {3{mshr_selectOH}} & _requests_io_valid;	// @[Cat.scala:33:92, Scheduler.scala:75:24, :126:70, :235:76]
  wire            bypassMatches = (|(mshr_selectOH & lowerMatches1)) & ((|(selected_requests[20:14])) | _sinkC_io_req_valid ? ~(|(selected_requests[20:14])) : (|(selected_requests[13:7])) ? ~(|(selected_requests[13:7])) : ~(|(selected_requests[6:0])));	// @[Scheduler.scala:60:21, :126:70, :229:8, :235:76, :236:{32,79}, :237:{32,79}, :238:{32,79}, :239:{38,55,59}, :240:{26,33,58,69,101,109}]
  wire            may_pop = (|(selected_requests[6:0])) | (|(selected_requests[13:7])) | (|(selected_requests[20:14]));	// @[Scheduler.scala:235:76, :236:{32,79}, :237:{32,79}, :238:{32,79}, :241:32]
  wire            bypass = _requests_io_push_valid_T & bypassMatches;	// @[Scheduler.scala:224:31, :239:59, :242:39]
  wire            _mshr_uses_directory_assuming_no_bypass_T = _schedule_WIRE & may_pop;	// @[Mux.scala:27:73, Scheduler.scala:241:32, :244:34]
  wire            will_pop = _mshr_uses_directory_assuming_no_bypass_T & ~bypass;	// @[Scheduler.scala:242:39, :244:{34,45,48}]
  wire            bypass_1 = _requests_io_push_valid_T & lowerMatches1[0] & (_requests_io_valid[14] | _sinkC_io_req_valid ? ~(_requests_io_valid[14]) : _requests_io_valid[7] ? ~(_requests_io_valid[7]) : ~(_requests_io_valid[0]));	// @[Scheduler.scala:60:21, :75:24, :224:31, :229:8, :254:34, :255:34, :256:34, :257:38, :258:{28,35,60,71,103,111}, :260:41]
  wire            bypass_2 = _requests_io_push_valid_T & lowerMatches1[1] & (_requests_io_valid[15] | _sinkC_io_req_valid ? ~(_requests_io_valid[15]) : _requests_io_valid[8] ? ~(_requests_io_valid[8]) : ~(_requests_io_valid[1]));	// @[Scheduler.scala:60:21, :75:24, :224:31, :229:8, :254:34, :255:34, :256:34, :257:38, :258:{28,35,60,71,103,111}, :260:41]
  wire            bypass_3 = _requests_io_push_valid_T & lowerMatches1[2] & (_requests_io_valid[16] | _sinkC_io_req_valid ? ~(_requests_io_valid[16]) : _requests_io_valid[9] ? ~(_requests_io_valid[9]) : ~(_requests_io_valid[2]));	// @[Scheduler.scala:60:21, :75:24, :224:31, :229:8, :254:34, :255:34, :256:34, :257:38, :258:{28,35,60,71,103,111}, :260:41]
  wire            bypass_4 = _requests_io_push_valid_T & lowerMatches1[3] & (_requests_io_valid[17] | _sinkC_io_req_valid ? ~(_requests_io_valid[17]) : _requests_io_valid[10] ? ~(_requests_io_valid[10]) : ~(_requests_io_valid[3]));	// @[Scheduler.scala:60:21, :75:24, :224:31, :229:8, :254:34, :255:34, :256:34, :257:38, :258:{28,35,60,71,103,111}, :260:41]
  wire            bypass_5 = _requests_io_push_valid_T & lowerMatches1[4] & (_requests_io_valid[18] | _sinkC_io_req_valid ? ~(_requests_io_valid[18]) : _requests_io_valid[11] ? ~(_requests_io_valid[11]) : ~(_requests_io_valid[4]));	// @[Scheduler.scala:60:21, :75:24, :224:31, :229:8, :254:34, :255:34, :256:34, :257:38, :258:{28,35,60,71,103,111}, :260:41]
  wire            bypass_6 = _requests_io_push_valid_T & lowerMatches1[5] & (_requests_io_valid[19] | _sinkC_io_req_valid ? ~(_requests_io_valid[19]) : _requests_io_valid[12] ? ~(_requests_io_valid[12]) : ~(_requests_io_valid[5]));	// @[Scheduler.scala:60:21, :75:24, :224:31, :229:8, :254:34, :255:34, :256:34, :257:38, :258:{28,35,60,71,103,111}, :260:41]
  wire            bypass_7 = _requests_io_push_valid_T & lowerMatches1[6] & (_requests_io_valid[20] | _sinkC_io_req_valid ? ~(_requests_io_valid[20]) : _requests_io_valid[13] ? ~(_requests_io_valid[13]) : ~(_requests_io_valid[6]));	// @[Scheduler.scala:60:21, :75:24, :224:31, :229:8, :254:34, :255:34, :256:34, :257:38, :258:{28,35,60,71,103,111}, :260:41]
  wire [20:0]     _pop_index_T = {3{mshr_selectOH}};	// @[Cat.scala:33:92, Scheduler.scala:126:70]
  wire [19:0]     _GEN_18 = _pop_index_T[20:1] & ~(~(_requests_io_valid[20:1]) | {7'h0, _requests_io_valid[20:14], _requests_io_valid[13:8] | _requests_io_valid[20:15]});	// @[Cat.scala:33:92, Scheduler.scala:75:24, :123:29, :269:{23,25,82,103}, :270:77]
  wire [14:0]     _GEN_19 = {11'h0, _GEN_18[19:16]} | _GEN_18[14:0];	// @[OneHot.scala:31:18, :32:28, Scheduler.scala:270:77]
  wire [6:0]      _GEN_20 = _GEN_19[14:8] | _GEN_19[6:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]      _GEN_21 = _GEN_20[6:4] | _GEN_20[2:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire            lb_tag_mismatch = scheduleTag != _requests_io_data_tag;	// @[Mux.scala:27:73, Scheduler.scala:75:24, :275:37]
  wire            mshr_uses_directory_assuming_no_bypass = _mshr_uses_directory_assuming_no_bypass_T & lb_tag_mismatch;	// @[Scheduler.scala:244:34, :275:37, :276:75]
  wire            mshr_uses_directory_for_lb = will_pop & lb_tag_mismatch;	// @[Scheduler.scala:244:45, :275:37, :277:45]
  wire            mshr_uses_directory = _schedule_WIRE & (may_pop | bypass) & scheduleTag != (bypass ? _view__WIRE_6_tag : _requests_io_data_tag);	// @[Mux.scala:27:73, Scheduler.scala:75:24, :194:22, :241:32, :242:39, :243:49, :278:{41,56,63}]
  wire [6:0]      _mshr_insertOH_T_13 = ~{_c_mshr_io_status_valid, _bc_mshr_io_status_valid, _abc_mshrs_4_io_status_valid, _abc_mshrs_3_io_status_valid, _abc_mshrs_2_io_status_valid, _abc_mshrs_1_io_status_valid, _abc_mshrs_0_io_status_valid};	// @[Cat.scala:33:92, Scheduler.scala:76:46, :282:20]
  wire            bypassQueue = _schedule_WIRE & bypassMatches;	// @[Mux.scala:27:73, Scheduler.scala:239:59, :285:37]
  wire            request_alloc_cases = alloc & ~mshr_uses_directory_assuming_no_bypass & (|(_mshr_insertOH_T_13 & prioFilter)) | nestC & ~mshr_uses_directory_assuming_no_bypass & ~_c_mshr_io_status_valid;	// @[Cat.scala:33:92, Scheduler.scala:76:46, :202:27, :209:70, :276:75, :282:{20,34,48}, :287:{16,56}, :288:{87,112}, :289:56]
  assign request_ready = request_alloc_cases | queue & (bypassQueue | _requests_io_push_ready);	// @[Scheduler.scala:75:24, :214:63, :285:37, :288:112, :290:{40,50,66}]
  wire            alloc_uses_directory = request_valid & request_alloc_cases;	// @[Scheduler.scala:193:39, :288:112, :291:44]
  wire [2:0]      _GEN_22 = {1'h0, lowerMatches1[6:5]} | lowerMatches1[3:1];	// @[OneHot.scala:31:18, :32:28, Scheduler.scala:229:8]
  wire [2:0]      _GEN_23 = {lowerMatches1[1:0], 1'h0} | lowerMatches1[5:3];	// @[OneHot.scala:30:18, :31:18, :32:28, Scheduler.scala:229:8]
  wire [6:0]      _mshr_insertOH_T_3 = _mshr_insertOH_T_13 | {_mshr_insertOH_T_13[5:0], 1'h0};	// @[Scheduler.scala:282:20, package.scala:245:{43,53}]
  wire [6:0]      _mshr_insertOH_T_6 = _mshr_insertOH_T_3 | {_mshr_insertOH_T_3[4:0], 2'h0};	// @[Scheduler.scala:186:123, package.scala:245:{43,53}]
  wire [7:0]      mshr_insertOH = {~(_mshr_insertOH_T_6 | {_mshr_insertOH_T_6[2:0], 4'h0}), 1'h1} & {1'h0, _mshr_insertOH_T_13} & {1'h0, prioFilter_hi, 5'h1F};	// @[Cat.scala:33:92, Scheduler.scala:211:69, :282:20, :307:{23,47,53,69}, package.scala:245:{43,48,53}]
  wire            _T_46 = request_valid & alloc;	// @[Scheduler.scala:193:39, :202:27, :309:25]
  wire            _T_25 = _T_46 & mshr_insertOH[0] & ~mshr_uses_directory_assuming_no_bypass;	// @[Scheduler.scala:276:75, :287:16, :307:69, :308:18, :309:{25,39}]
  wire            _GEN_24 = _T_25 | bypass_1;	// @[Scheduler.scala:260:41, :262:72, :309:{39,83}, :311:70]
  assign _GEN_5 = _GEN_24 ? _view__WIRE_6_tag : _requests_io_data_tag;	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
  wire            _T_29 = _T_46 & mshr_insertOH[1] & ~mshr_uses_directory_assuming_no_bypass;	// @[Scheduler.scala:276:75, :287:16, :307:69, :308:18, :309:{25,39}]
  wire            _GEN_25 = _T_29 | bypass_2;	// @[Scheduler.scala:260:41, :262:72, :309:{39,83}, :311:70]
  assign _GEN_4 = _GEN_25 ? _view__WIRE_6_tag : _requests_io_data_tag;	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
  wire            _T_33 = _T_46 & mshr_insertOH[2] & ~mshr_uses_directory_assuming_no_bypass;	// @[Scheduler.scala:276:75, :287:16, :307:69, :308:18, :309:{25,39}]
  wire            _GEN_26 = _T_33 | bypass_3;	// @[Scheduler.scala:260:41, :262:72, :309:{39,83}, :311:70]
  assign _GEN_3 = _GEN_26 ? _view__WIRE_6_tag : _requests_io_data_tag;	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
  wire            _T_37 = _T_46 & mshr_insertOH[3] & ~mshr_uses_directory_assuming_no_bypass;	// @[Scheduler.scala:276:75, :287:16, :307:69, :308:18, :309:{25,39}]
  wire            _GEN_27 = _T_37 | bypass_4;	// @[Scheduler.scala:260:41, :262:72, :309:{39,83}, :311:70]
  assign _GEN_2 = _GEN_27 ? _view__WIRE_6_tag : _requests_io_data_tag;	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
  wire            _T_41 = _T_46 & mshr_insertOH[4] & ~mshr_uses_directory_assuming_no_bypass;	// @[Scheduler.scala:276:75, :287:16, :307:69, :308:18, :309:{25,39}]
  wire            _GEN_28 = _T_41 | bypass_5;	// @[Scheduler.scala:260:41, :262:72, :309:{39,83}, :311:70]
  assign _GEN_1 = _GEN_28 ? _view__WIRE_6_tag : _requests_io_data_tag;	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
  wire            _T_45 = _T_46 & mshr_insertOH[5] & ~mshr_uses_directory_assuming_no_bypass;	// @[Scheduler.scala:276:75, :287:16, :307:69, :308:18, :309:{25,39}]
  wire            _GEN_29 = _T_45 | bypass_6;	// @[Scheduler.scala:260:41, :262:72, :309:{39,83}, :311:70, :316:131, :318:74]
  assign _GEN_0 = _GEN_29 ? _view__WIRE_6_tag : _requests_io_data_tag;	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :316:131, :318:74]
  wire            _T_65 = request_valid & nestC & ~_c_mshr_io_status_valid & ~mshr_uses_directory_assuming_no_bypass;	// @[Scheduler.scala:76:46, :193:39, :209:70, :276:75, :287:16, :288:87, :324:59]
  wire            _GEN_30 = _T_65 | _T_46 & mshr_insertOH[6] & ~mshr_uses_directory_assuming_no_bypass;	// @[Scheduler.scala:265:25, :276:75, :287:16, :307:69, :308:18, :309:{25,39,83}, :310:27, :324:{59,103}, :325:30]
  wire            _GEN_31 = _GEN_30 | bypass_7;	// @[Scheduler.scala:260:41, :262:72, :265:25, :309:83, :310:27, :311:70, :324:103, :325:30, :326:73]
  assign _GEN = _GEN_31 ? _view__WIRE_6_tag : _requests_io_data_tag;	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :324:103, :326:73]
  reg  [7:0]      directoryFanout;	// @[Scheduler.scala:336:46]
  wire [7:0][2:0] _GEN_32 = {{_abc_mshrs_0_io_status_bits_way}, {_c_mshr_io_status_bits_way}, {_bc_mshr_io_status_bits_way}, {_abc_mshrs_4_io_status_bits_way}, {_abc_mshrs_3_io_status_bits_way}, {_abc_mshrs_2_io_status_bits_way}, {_abc_mshrs_1_io_status_bits_way}, {_abc_mshrs_0_io_status_bits_way}};	// @[Scheduler.scala:76:46, :348:16]
  wire [7:0][9:0] _GEN_33 = {{_abc_mshrs_0_io_status_bits_set}, {_c_mshr_io_status_bits_set}, {_bc_mshr_io_status_bits_set}, {_abc_mshrs_4_io_status_bits_set}, {_abc_mshrs_3_io_status_bits_set}, {_abc_mshrs_2_io_status_bits_set}, {_abc_mshrs_1_io_status_bits_set}, {_abc_mshrs_0_io_status_bits_set}};	// @[Scheduler.scala:76:46, :349:16]
  wire [6:0]      _robin_filter_T_1 = mshr_selectOH | {1'h0, mshr_selectOH[6:1]};	// @[Scheduler.scala:126:70, package.scala:254:{43,48}]
  wire [6:0]      _robin_filter_T_3 = _robin_filter_T_1 | {2'h0, _robin_filter_T_1[6:2]};	// @[Scheduler.scala:186:123, package.scala:254:{43,48}]
  always @(posedge clock) begin
    if (reset)
      robin_filter <= 7'h0;	// @[Scheduler.scala:123:29]
    else if (|mshr_request)	// @[Cat.scala:33:92, Scheduler.scala:133:22]
      robin_filter <= ~(_robin_filter_T_3 | {4'h0, _robin_filter_T_3[6:4]});	// @[Scheduler.scala:123:29, :133:45, package.scala:245:48, :254:{43,48}]
    if (mshr_uses_directory)	// @[Scheduler.scala:278:41]
      directoryFanout <= {1'h0, mshr_selectOH};	// @[Scheduler.scala:126:70, :336:{46,50}]
    else if (alloc_uses_directory) begin	// @[Scheduler.scala:291:44]
      if (alloc)	// @[Scheduler.scala:202:27]
        directoryFanout <= mshr_insertOH;	// @[Scheduler.scala:307:69, :336:46]
      else	// @[Scheduler.scala:202:27]
        directoryFanout <= 8'h40;	// @[Scheduler.scala:335:22, :336:46]
    end
    else	// @[Scheduler.scala:291:44]
      directoryFanout <= 8'h0;	// @[Scheduler.scala:336:{46,90}]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[Scheduler.scala:328:12]
      if (_T_65 & ~reset & ~_sinkC_io_req_valid) begin	// @[Scheduler.scala:60:21, :194:22, :324:59, :328:12]
        if (`ASSERT_VERBOSE_COND_)	// @[Scheduler.scala:328:12]
          $error("Assertion failed\n    at Scheduler.scala:328 assert (!request.bits.prio(0))\n");	// @[Scheduler.scala:328:12]
        if (`STOP_COND_)	// @[Scheduler.scala:328:12]
          $fatal;	// @[Scheduler.scala:328:12]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        robin_filter = _RANDOM_0[6:0];	// @[Scheduler.scala:123:29]
        directoryFanout = _RANDOM_0[14:7];	// @[Scheduler.scala:123:29, :336:46]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  SourceA sourceA (	// @[Scheduler.scala:45:23]
    .clock              (clock),
    .reset              (reset),
    .io_req_valid       (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_a_valid | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_a_valid | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_a_valid | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_a_valid | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_a_valid | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_a_valid | mshr_selectOH[6] & _c_mshr_io_schedule_bits_a_valid),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_tag    ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_a_bits_tag : 12'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_a_bits_tag : 12'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_a_bits_tag : 12'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_a_bits_tag : 12'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_a_bits_tag : 12'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_a_bits_tag : 12'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_a_bits_tag : 12'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_set    ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_a_bits_set : 10'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_param  ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_a_bits_param : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_source (schedule_d_bits_sink),	// @[Cat.scala:33:92]
    .io_req_bits_block  (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_a_bits_block | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_a_bits_block | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_a_bits_block | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_a_bits_block | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_a_bits_block | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_a_bits_block | mshr_selectOH[6] & _c_mshr_io_schedule_bits_a_bits_block),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_a_ready         (io_out_a_ready),
    .io_req_ready       (_sourceA_io_req_ready),
    .io_a_valid         (io_out_a_valid),
    .io_a_bits_opcode   (io_out_a_bits_opcode),
    .io_a_bits_param    (io_out_a_bits_param),
    .io_a_bits_size     (io_out_a_bits_size),
    .io_a_bits_source   (io_out_a_bits_source),
    .io_a_bits_address  (io_out_a_bits_address),
    .io_a_bits_mask     (io_out_a_bits_mask),
    .io_a_bits_data     (io_out_a_bits_data),
    .io_a_bits_corrupt  (io_out_a_bits_corrupt)
  );
  SourceB sourceB (	// @[Scheduler.scala:46:23]
    .clock               (clock),
    .reset               (reset),
    .io_req_valid        (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_b_valid | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_b_valid | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_b_valid | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_b_valid | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_b_valid | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_b_valid | mshr_selectOH[6] & _c_mshr_io_schedule_bits_b_valid),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_param   ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_b_bits_param : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_tag     ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_b_bits_tag : 12'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_b_bits_tag : 12'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_b_bits_tag : 12'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_b_bits_tag : 12'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_b_bits_tag : 12'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_b_bits_tag : 12'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_b_bits_tag : 12'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_set     ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_b_bits_set : 10'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_clients (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_b_bits_clients | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_b_bits_clients | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_b_bits_clients | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_b_bits_clients | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_b_bits_clients | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_b_bits_clients | mshr_selectOH[6] & _c_mshr_io_schedule_bits_b_bits_clients),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_hit     (_c_mshr_io_schedule_bits_b_bits_hit),	// @[Scheduler.scala:76:46]
    .io_b_ready          (io_in_b_ready),
    .io_req_ready        (_sourceB_io_req_ready),
    .io_b_valid          (io_in_b_valid),
    .io_b_bits_param     (io_in_b_bits_param),
    .io_b_bits_address   (io_in_b_bits_address),
    .io_b_bits_hit       (io_in_b_bits_hit)
  );
  SourceC sourceC (	// @[Scheduler.scala:47:23]
    .clock               (clock),
    .reset               (reset),
    .io_req_valid        (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_c_valid | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_c_valid | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_c_valid | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_c_valid | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_c_valid | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_c_valid | mshr_selectOH[6] & _c_mshr_io_schedule_bits_c_valid),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_opcode  (_schedule_WIRE_47),	// @[Mux.scala:27:73]
    .io_req_bits_param   ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_c_bits_param : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_source  (_schedule_WIRE_47[1] ? schedule_d_bits_sink : 3'h0),	// @[Cat.scala:33:92, Mux.scala:27:73, Scheduler.scala:137:{32,55}]
    .io_req_bits_tag     ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_c_bits_tag : 12'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_c_bits_tag : 12'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_c_bits_tag : 12'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_c_bits_tag : 12'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_c_bits_tag : 12'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_c_bits_tag : 12'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_c_bits_tag : 12'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_set     ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_c_bits_set : 10'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_way     ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_c_bits_way : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_dirty   (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_c_bits_dirty | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_c_bits_dirty | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_c_bits_dirty | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_c_bits_dirty | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_c_bits_dirty | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_c_bits_dirty | mshr_selectOH[6] & _c_mshr_io_schedule_bits_c_bits_dirty),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_c_ready          (io_out_c_ready),
    .io_bs_adr_ready     (_bankedStore_io_sourceC_adr_ready),	// @[Scheduler.scala:74:27]
    .io_bs_dat_data      (_bankedStore_io_sourceC_dat_data),	// @[Scheduler.scala:74:27]
    .io_evict_safe       (_sourceD_io_evict_safe),	// @[Scheduler.scala:48:23]
    .io_req_ready        (_sourceC_io_req_ready),
    .io_c_valid          (io_out_c_valid),
    .io_c_bits_opcode    (io_out_c_bits_opcode),
    .io_c_bits_param     (io_out_c_bits_param),
    .io_c_bits_size      (io_out_c_bits_size),
    .io_c_bits_source    (io_out_c_bits_source),
    .io_c_bits_address   (io_out_c_bits_address),
    .io_c_bits_data      (io_out_c_bits_data),
    .io_c_bits_corrupt   (io_out_c_bits_corrupt),
    .io_bs_adr_valid     (_sourceC_io_bs_adr_valid),
    .io_bs_adr_bits_way  (_sourceC_io_bs_adr_bits_way),
    .io_bs_adr_bits_set  (_sourceC_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat (_sourceC_io_bs_adr_bits_beat),
    .io_evict_req_set    (_sourceC_io_evict_req_set),
    .io_evict_req_way    (_sourceC_io_evict_req_way)
  );
  SourceD sourceD (	// @[Scheduler.scala:48:23]
    .clock                 (clock),
    .reset                 (reset),
    .io_req_valid          (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_d_valid | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_d_valid | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_d_valid | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_d_valid | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_d_valid | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_d_valid | mshr_selectOH[6] & _c_mshr_io_schedule_bits_d_valid),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_prio_0    (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[6] & _c_mshr_io_schedule_bits_d_bits_prio_0),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_prio_2    (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[6] & _c_mshr_io_schedule_bits_d_bits_prio_2),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_opcode    ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_d_bits_opcode : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_param     ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_d_bits_param : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_size      ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_d_bits_size : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_source    ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_d_bits_source : 5'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_d_bits_source : 5'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_d_bits_source : 5'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_d_bits_source : 5'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_d_bits_source : 5'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_d_bits_source : 5'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_d_bits_source : 5'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:63:21, :76:46, :126:70]
    .io_req_bits_offset    ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_d_bits_offset : 6'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:63:21, :76:46, :126:70]
    .io_req_bits_put       ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_d_bits_put : 6'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:63:21, :76:46, :126:70]
    .io_req_bits_set       ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_d_bits_set : 10'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_sink      (schedule_d_bits_sink),	// @[Cat.scala:33:92]
    .io_req_bits_way       ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_d_bits_way : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_bad       (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_d_bits_bad | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_d_bits_bad | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_d_bits_bad | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_d_bits_bad | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_d_bits_bad | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_d_bits_bad | mshr_selectOH[6] & _c_mshr_io_schedule_bits_d_bits_bad),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_hit       (_c_mshr_io_schedule_bits_d_bits_hit),	// @[Scheduler.scala:76:46]
    .io_d_ready            (io_in_d_ready),
    .io_pb_pop_ready       (_sinkA_io_pb_pop_ready),	// @[Scheduler.scala:59:21]
    .io_pb_beat_data       (_sinkA_io_pb_beat_data),	// @[Scheduler.scala:59:21]
    .io_pb_beat_mask       (_sinkA_io_pb_beat_mask),	// @[Scheduler.scala:59:21]
    .io_pb_beat_corrupt    (_sinkA_io_pb_beat_corrupt),	// @[Scheduler.scala:59:21]
    .io_rel_pop_ready      (_sinkC_io_rel_pop_ready),	// @[Scheduler.scala:60:21]
    .io_rel_beat_data      (_sinkC_io_rel_beat_data),	// @[Scheduler.scala:60:21]
    .io_rel_beat_corrupt   (_sinkC_io_rel_beat_corrupt),	// @[Scheduler.scala:60:21]
    .io_bs_radr_ready      (_bankedStore_io_sourceD_radr_ready),	// @[Scheduler.scala:74:27]
    .io_bs_rdat_data       (_bankedStore_io_sourceD_rdat_data),	// @[Scheduler.scala:74:27]
    .io_bs_wadr_ready      (_bankedStore_io_sourceD_wadr_ready),	// @[Scheduler.scala:74:27]
    .io_evict_req_set      (_sourceC_io_evict_req_set),	// @[Scheduler.scala:47:23]
    .io_evict_req_way      (_sourceC_io_evict_req_way),	// @[Scheduler.scala:47:23]
    .io_grant_req_set      (_sinkD_io_grant_req_set),	// @[Scheduler.scala:61:21]
    .io_grant_req_way      (_sinkD_io_grant_req_way),	// @[Scheduler.scala:61:21]
    .io_req_ready          (_sourceD_io_req_ready),
    .io_d_valid            (io_in_d_valid),
    .io_d_bits_opcode      (io_in_d_bits_opcode),
    .io_d_bits_param       (io_in_d_bits_param),
    .io_d_bits_size        (io_in_d_bits_size),
    .io_d_bits_source      (io_in_d_bits_source),
    .io_d_bits_sink        (io_in_d_bits_sink),
    .io_d_bits_denied      (io_in_d_bits_denied),
    .io_d_bits_data        (io_in_d_bits_data),
    .io_d_bits_corrupt     (io_in_d_bits_corrupt),
    .io_d_bits_hit         (io_in_d_bits_hit),
    .io_pb_pop_valid       (_sourceD_io_pb_pop_valid),
    .io_pb_pop_bits_index  (_sourceD_io_pb_pop_bits_index),
    .io_pb_pop_bits_last   (_sourceD_io_pb_pop_bits_last),
    .io_rel_pop_valid      (_sourceD_io_rel_pop_valid),
    .io_rel_pop_bits_index (_sourceD_io_rel_pop_bits_index),
    .io_rel_pop_bits_last  (_sourceD_io_rel_pop_bits_last),
    .io_bs_radr_valid      (_sourceD_io_bs_radr_valid),
    .io_bs_radr_bits_way   (_sourceD_io_bs_radr_bits_way),
    .io_bs_radr_bits_set   (_sourceD_io_bs_radr_bits_set),
    .io_bs_radr_bits_beat  (_sourceD_io_bs_radr_bits_beat),
    .io_bs_radr_bits_mask  (_sourceD_io_bs_radr_bits_mask),
    .io_bs_wadr_valid      (_sourceD_io_bs_wadr_valid),
    .io_bs_wadr_bits_way   (_sourceD_io_bs_wadr_bits_way),
    .io_bs_wadr_bits_set   (_sourceD_io_bs_wadr_bits_set),
    .io_bs_wadr_bits_beat  (_sourceD_io_bs_wadr_bits_beat),
    .io_bs_wadr_bits_mask  (_sourceD_io_bs_wadr_bits_mask),
    .io_bs_wdat_data       (_sourceD_io_bs_wdat_data),
    .io_evict_safe         (_sourceD_io_evict_safe),
    .io_grant_safe         (_sourceD_io_grant_safe)
  );
  SourceE sourceE (	// @[Scheduler.scala:49:23]
    .clock            (clock),
    .reset            (reset),
    .io_req_valid     (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_e_valid | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_e_valid | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_e_valid | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_e_valid | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_e_valid | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_e_valid | mshr_selectOH[6] & _c_mshr_io_schedule_bits_e_valid),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_bits_sink ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_e_bits_sink : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_req_ready     (_sourceE_io_req_ready),
    .io_e_valid       (io_out_e_valid),
    .io_e_bits_sink   (io_out_e_bits_sink)
  );
  SourceX sourceX (	// @[Scheduler.scala:50:23]
    .clock        (clock),
    .reset        (reset),
    .io_req_valid (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_x_valid | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_x_valid | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_x_valid | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_x_valid | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_x_valid | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_x_valid | mshr_selectOH[6] & _c_mshr_io_schedule_bits_x_valid),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_x_ready   (io_resp_ready),
    .io_req_ready (_sourceX_io_req_ready),
    .io_x_valid   (io_resp_valid)
  );
  SinkA sinkA (	// @[Scheduler.scala:59:21]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_sinkA_io_req_ready_T & ~_sinkC_io_req_valid & ~_sinkX_io_req_valid),	// @[Scheduler.scala:60:21, :63:21, :196:44, :197:64, :198:{84,87}]
    .io_a_valid           (io_in_a_valid),
    .io_a_bits_opcode     (io_in_a_bits_opcode),
    .io_a_bits_param      (io_in_a_bits_param),
    .io_a_bits_size       (io_in_a_bits_size),
    .io_a_bits_source     (io_in_a_bits_source),
    .io_a_bits_address    (io_in_a_bits_address),
    .io_a_bits_mask       (io_in_a_bits_mask),
    .io_a_bits_data       (io_in_a_bits_data),
    .io_a_bits_corrupt    (io_in_a_bits_corrupt),
    .io_pb_pop_valid      (_sourceD_io_pb_pop_valid),	// @[Scheduler.scala:48:23]
    .io_pb_pop_bits_index (_sourceD_io_pb_pop_bits_index),	// @[Scheduler.scala:48:23]
    .io_pb_pop_bits_last  (_sourceD_io_pb_pop_bits_last),	// @[Scheduler.scala:48:23]
    .io_req_valid         (_sinkA_io_req_valid),
    .io_req_bits_opcode   (_sinkA_io_req_bits_opcode),
    .io_req_bits_param    (_sinkA_io_req_bits_param),
    .io_req_bits_size     (_sinkA_io_req_bits_size),
    .io_req_bits_source   (_sinkA_io_req_bits_source),
    .io_req_bits_tag      (_sinkA_io_req_bits_tag),
    .io_req_bits_offset   (_sinkA_io_req_bits_offset),
    .io_req_bits_put      (_sinkA_io_req_bits_put),
    .io_req_bits_set      (_sinkA_io_req_bits_set),
    .io_a_ready           (io_in_a_ready),
    .io_pb_pop_ready      (_sinkA_io_pb_pop_ready),
    .io_pb_beat_data      (_sinkA_io_pb_beat_data),
    .io_pb_beat_mask      (_sinkA_io_pb_beat_mask),
    .io_pb_beat_corrupt   (_sinkA_io_pb_beat_corrupt)
  );
  SinkC sinkC (	// @[Scheduler.scala:60:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_req_ready          (_sinkA_io_req_ready_T),	// @[Scheduler.scala:196:44]
    .io_c_valid            (io_in_c_valid),
    .io_c_bits_opcode      (io_in_c_bits_opcode),
    .io_c_bits_param       (io_in_c_bits_param),
    .io_c_bits_size        (io_in_c_bits_size),
    .io_c_bits_source      (io_in_c_bits_source),
    .io_c_bits_address     (io_in_c_bits_address),
    .io_c_bits_data        (io_in_c_bits_data),
    .io_c_bits_corrupt     (io_in_c_bits_corrupt),
    .io_way                (_bc_mshr_io_status_valid & _bc_mshr_io_status_bits_set == _sinkC_io_set ? _bc_mshr_io_status_bits_way : (_abc_mshrs_0_io_status_valid & _abc_mshrs_0_io_status_bits_set == _sinkC_io_set ? _abc_mshrs_0_io_status_bits_way : 3'h0) | (_abc_mshrs_1_io_status_valid & _abc_mshrs_1_io_status_bits_set == _sinkC_io_set ? _abc_mshrs_1_io_status_bits_way : 3'h0) | (_abc_mshrs_2_io_status_valid & _abc_mshrs_2_io_status_bits_set == _sinkC_io_set ? _abc_mshrs_2_io_status_bits_way : 3'h0) | (_abc_mshrs_3_io_status_valid & _abc_mshrs_3_io_status_bits_set == _sinkC_io_set ? _abc_mshrs_3_io_status_bits_way : 3'h0) | (_abc_mshrs_4_io_status_valid & _abc_mshrs_4_io_status_bits_set == _sinkC_io_set ? _abc_mshrs_4_io_status_bits_way : 3'h0)),	// @[Mux.scala:27:73, Scheduler.scala:60:21, :76:46, :344:{8,33,63}, :346:{50,74}]
    .io_bs_adr_ready       (_bankedStore_io_sinkC_adr_ready),	// @[Scheduler.scala:74:27]
    .io_rel_pop_valid      (_sourceD_io_rel_pop_valid),	// @[Scheduler.scala:48:23]
    .io_rel_pop_bits_index (_sourceD_io_rel_pop_bits_index),	// @[Scheduler.scala:48:23]
    .io_rel_pop_bits_last  (_sourceD_io_rel_pop_bits_last),	// @[Scheduler.scala:48:23]
    .io_req_valid          (_sinkC_io_req_valid),
    .io_req_bits_opcode    (_sinkC_io_req_bits_opcode),
    .io_req_bits_param     (_sinkC_io_req_bits_param),
    .io_req_bits_size      (_sinkC_io_req_bits_size),
    .io_req_bits_source    (_sinkC_io_req_bits_source),
    .io_req_bits_tag       (_sinkC_io_req_bits_tag),
    .io_req_bits_offset    (_sinkC_io_req_bits_offset),
    .io_req_bits_put       (_sinkC_io_req_bits_put),
    .io_req_bits_set       (_sinkC_io_req_bits_set),
    .io_resp_valid         (_sinkC_io_resp_valid),
    .io_resp_bits_last     (_sinkC_io_resp_bits_last),
    .io_resp_bits_set      (_sinkC_io_resp_bits_set),
    .io_resp_bits_tag      (_sinkC_io_resp_bits_tag),
    .io_resp_bits_source   (_sinkC_io_resp_bits_source),
    .io_resp_bits_param    (_sinkC_io_resp_bits_param),
    .io_resp_bits_data     (_sinkC_io_resp_bits_data),
    .io_c_ready            (io_in_c_ready),
    .io_set                (_sinkC_io_set),
    .io_bs_adr_valid       (_sinkC_io_bs_adr_valid),
    .io_bs_adr_bits_noop   (_sinkC_io_bs_adr_bits_noop),
    .io_bs_adr_bits_way    (_sinkC_io_bs_adr_bits_way),
    .io_bs_adr_bits_set    (_sinkC_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat   (_sinkC_io_bs_adr_bits_beat),
    .io_bs_adr_bits_mask   (_sinkC_io_bs_adr_bits_mask),
    .io_bs_dat_data        (_sinkC_io_bs_dat_data),
    .io_rel_pop_ready      (_sinkC_io_rel_pop_ready),
    .io_rel_beat_data      (_sinkC_io_rel_beat_data),
    .io_rel_beat_corrupt   (_sinkC_io_rel_beat_corrupt)
  );
  SinkD sinkD (	// @[Scheduler.scala:61:21]
    .clock               (clock),
    .reset               (reset),
    .io_d_valid          (io_out_d_valid),
    .io_d_bits_opcode    (io_out_d_bits_opcode),
    .io_d_bits_param     (io_out_d_bits_param),
    .io_d_bits_size      (io_out_d_bits_size),
    .io_d_bits_source    (io_out_d_bits_source),
    .io_d_bits_sink      (io_out_d_bits_sink),
    .io_d_bits_denied    (io_out_d_bits_denied),
    .io_d_bits_data      (io_out_d_bits_data),
    .io_d_bits_corrupt   (io_out_d_bits_corrupt),
    .io_d_bits_hit       (io_out_d_bits_hit),
    .io_way              (_GEN_32[_sinkD_io_source]),	// @[Scheduler.scala:61:21, :348:16]
    .io_set              (_GEN_33[_sinkD_io_source]),	// @[Scheduler.scala:61:21, :349:16]
    .io_bs_adr_ready     (_bankedStore_io_sinkD_adr_ready),	// @[Scheduler.scala:74:27]
    .io_grant_safe       (_sourceD_io_grant_safe),	// @[Scheduler.scala:48:23]
    .io_resp_valid       (_sinkD_io_resp_valid),
    .io_resp_bits_last   (_sinkD_io_resp_bits_last),
    .io_resp_bits_opcode (_sinkD_io_resp_bits_opcode),
    .io_resp_bits_param  (_sinkD_io_resp_bits_param),
    .io_resp_bits_source (_sinkD_io_resp_bits_source),
    .io_resp_bits_sink   (_sinkD_io_resp_bits_sink),
    .io_resp_bits_denied (_sinkD_io_resp_bits_denied),
    .io_d_ready          (io_out_d_ready),
    .io_source           (_sinkD_io_source),
    .io_bs_adr_valid     (_sinkD_io_bs_adr_valid),
    .io_bs_adr_bits_noop (_sinkD_io_bs_adr_bits_noop),
    .io_bs_adr_bits_way  (_sinkD_io_bs_adr_bits_way),
    .io_bs_adr_bits_set  (_sinkD_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat (_sinkD_io_bs_adr_bits_beat),
    .io_bs_dat_data      (_sinkD_io_bs_dat_data),
    .io_grant_req_set    (_sinkD_io_grant_req_set),
    .io_grant_req_way    (_sinkD_io_grant_req_way)
  );
  SinkE sinkE (	// @[Scheduler.scala:62:21]
    .io_e_valid        (io_in_e_valid),
    .io_e_bits_sink    (io_in_e_bits_sink),
    .io_resp_valid     (_sinkE_io_resp_valid),
    .io_resp_bits_sink (_sinkE_io_resp_bits_sink)
  );
  SinkX sinkX (	// @[Scheduler.scala:63:21]
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (_sinkA_io_req_ready_T & ~_sinkC_io_req_valid),	// @[Scheduler.scala:60:21, :196:44, :197:{61,64}]
    .io_x_valid        (io_req_valid),
    .io_x_bits_address (io_req_bits_address),
    .io_req_valid      (_sinkX_io_req_valid),
    .io_req_bits_tag   (_sinkX_io_req_bits_tag),
    .io_req_bits_set   (_sinkX_io_req_bits_set),
    .io_x_ready        (io_req_ready)
  );
  Directory directory (	// @[Scheduler.scala:73:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_write_valid             (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_dir_valid | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_dir_valid | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_dir_valid | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_dir_valid | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_dir_valid | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_dir_valid | mshr_selectOH[6] & _c_mshr_io_schedule_bits_dir_valid),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_write_bits_set          ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_dir_bits_set : 10'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_write_bits_way          ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_dir_bits_way : 3'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_write_bits_data_dirty   (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[6] & _c_mshr_io_schedule_bits_dir_bits_data_dirty),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_write_bits_data_state   ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_dir_bits_data_state : 2'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70, :186:123]
    .io_write_bits_data_clients (mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[6] & _c_mshr_io_schedule_bits_dir_bits_data_clients),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_write_bits_data_tag     ((mshr_selectOH[0] ? _abc_mshrs_0_io_schedule_bits_dir_bits_data_tag : 12'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_schedule_bits_dir_bits_data_tag : 12'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_schedule_bits_dir_bits_data_tag : 12'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_schedule_bits_dir_bits_data_tag : 12'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_schedule_bits_dir_bits_data_tag : 12'h0) | (mshr_selectOH[5] ? _bc_mshr_io_schedule_bits_dir_bits_data_tag : 12'h0) | (mshr_selectOH[6] ? _c_mshr_io_schedule_bits_dir_bits_data_tag : 12'h0)),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70]
    .io_read_valid              (mshr_uses_directory | alloc_uses_directory),	// @[Scheduler.scala:278:41, :291:44, :294:50]
    .io_read_bits_set           (mshr_uses_directory_for_lb ? (mshr_selectOH[0] ? _abc_mshrs_0_io_status_bits_set : 10'h0) | (mshr_selectOH[1] ? _abc_mshrs_1_io_status_bits_set : 10'h0) | (mshr_selectOH[2] ? _abc_mshrs_2_io_status_bits_set : 10'h0) | (mshr_selectOH[3] ? _abc_mshrs_3_io_status_bits_set : 10'h0) | (mshr_selectOH[4] ? _abc_mshrs_4_io_status_bits_set : 10'h0) | (mshr_selectOH[5] ? _bc_mshr_io_status_bits_set : 10'h0) | (mshr_selectOH[6] ? _c_mshr_io_status_bits_set : 10'h0) : request_bits_set),	// @[Mux.scala:27:73, :29:36, Scheduler.scala:76:46, :126:70, :194:22, :277:45, :295:36]
    .io_read_bits_tag           (mshr_uses_directory_for_lb ? _requests_io_data_tag : _view__WIRE_6_tag),	// @[Scheduler.scala:75:24, :194:22, :277:45, :296:36]
    .io_write_ready             (_directory_io_write_ready),
    .io_result_bits_dirty       (_directory_io_result_bits_dirty),
    .io_result_bits_state       (_directory_io_result_bits_state),
    .io_result_bits_clients     (_directory_io_result_bits_clients),
    .io_result_bits_tag         (_directory_io_result_bits_tag),
    .io_result_bits_hit         (_directory_io_result_bits_hit),
    .io_result_bits_way         (_directory_io_result_bits_way),
    .io_ready                   (_directory_io_ready)
  );
  BankedStore bankedStore (	// @[Scheduler.scala:74:27]
    .clock                     (clock),
    .io_sinkC_adr_valid        (_sinkC_io_bs_adr_valid),	// @[Scheduler.scala:60:21]
    .io_sinkC_adr_bits_noop    (_sinkC_io_bs_adr_bits_noop),	// @[Scheduler.scala:60:21]
    .io_sinkC_adr_bits_way     (_sinkC_io_bs_adr_bits_way),	// @[Scheduler.scala:60:21]
    .io_sinkC_adr_bits_set     (_sinkC_io_bs_adr_bits_set),	// @[Scheduler.scala:60:21]
    .io_sinkC_adr_bits_beat    (_sinkC_io_bs_adr_bits_beat),	// @[Scheduler.scala:60:21]
    .io_sinkC_adr_bits_mask    (_sinkC_io_bs_adr_bits_mask),	// @[Scheduler.scala:60:21]
    .io_sinkC_dat_data         (_sinkC_io_bs_dat_data),	// @[Scheduler.scala:60:21]
    .io_sinkD_adr_valid        (_sinkD_io_bs_adr_valid),	// @[Scheduler.scala:61:21]
    .io_sinkD_adr_bits_noop    (_sinkD_io_bs_adr_bits_noop),	// @[Scheduler.scala:61:21]
    .io_sinkD_adr_bits_way     (_sinkD_io_bs_adr_bits_way),	// @[Scheduler.scala:61:21]
    .io_sinkD_adr_bits_set     (_sinkD_io_bs_adr_bits_set),	// @[Scheduler.scala:61:21]
    .io_sinkD_adr_bits_beat    (_sinkD_io_bs_adr_bits_beat),	// @[Scheduler.scala:61:21]
    .io_sinkD_dat_data         (_sinkD_io_bs_dat_data),	// @[Scheduler.scala:61:21]
    .io_sourceC_adr_valid      (_sourceC_io_bs_adr_valid),	// @[Scheduler.scala:47:23]
    .io_sourceC_adr_bits_way   (_sourceC_io_bs_adr_bits_way),	// @[Scheduler.scala:47:23]
    .io_sourceC_adr_bits_set   (_sourceC_io_bs_adr_bits_set),	// @[Scheduler.scala:47:23]
    .io_sourceC_adr_bits_beat  (_sourceC_io_bs_adr_bits_beat),	// @[Scheduler.scala:47:23]
    .io_sourceD_radr_valid     (_sourceD_io_bs_radr_valid),	// @[Scheduler.scala:48:23]
    .io_sourceD_radr_bits_way  (_sourceD_io_bs_radr_bits_way),	// @[Scheduler.scala:48:23]
    .io_sourceD_radr_bits_set  (_sourceD_io_bs_radr_bits_set),	// @[Scheduler.scala:48:23]
    .io_sourceD_radr_bits_beat (_sourceD_io_bs_radr_bits_beat),	// @[Scheduler.scala:48:23]
    .io_sourceD_radr_bits_mask (_sourceD_io_bs_radr_bits_mask),	// @[Scheduler.scala:48:23]
    .io_sourceD_wadr_valid     (_sourceD_io_bs_wadr_valid),	// @[Scheduler.scala:48:23]
    .io_sourceD_wadr_bits_way  (_sourceD_io_bs_wadr_bits_way),	// @[Scheduler.scala:48:23]
    .io_sourceD_wadr_bits_set  (_sourceD_io_bs_wadr_bits_set),	// @[Scheduler.scala:48:23]
    .io_sourceD_wadr_bits_beat (_sourceD_io_bs_wadr_bits_beat),	// @[Scheduler.scala:48:23]
    .io_sourceD_wadr_bits_mask (_sourceD_io_bs_wadr_bits_mask),	// @[Scheduler.scala:48:23]
    .io_sourceD_wdat_data      (_sourceD_io_bs_wdat_data),	// @[Scheduler.scala:48:23]
    .io_sinkC_adr_ready        (_bankedStore_io_sinkC_adr_ready),
    .io_sinkD_adr_ready        (_bankedStore_io_sinkD_adr_ready),
    .io_sourceC_adr_ready      (_bankedStore_io_sourceC_adr_ready),
    .io_sourceC_dat_data       (_bankedStore_io_sourceC_dat_data),
    .io_sourceD_radr_ready     (_bankedStore_io_sourceD_radr_ready),
    .io_sourceD_rdat_data      (_bankedStore_io_sourceD_rdat_data),
    .io_sourceD_wadr_ready     (_bankedStore_io_sourceD_wadr_ready)
  );
  ListBuffer_2 requests (	// @[Scheduler.scala:75:24]
    .clock                     (clock),
    .reset                     (reset),
    .io_push_valid             (_requests_io_push_valid_T & ~bypassQueue),	// @[Scheduler.scala:224:31, :285:37, :299:{52,55}]
    .io_push_bits_index        ({2'h0, _sinkC_io_req_valid ? 3'h0 : {|(lowerMatches1[6:4]), |(_GEN_22[2:1]), _GEN_22[2] | _GEN_22[0]}} | (_sinkC_io_req_valid ? {|(lowerMatches1[6:2]), |(lowerMatches1[1:0]), |{lowerMatches1[1:0], lowerMatches1[6]}, |(_GEN_23[2:1]), _GEN_23[2] | _GEN_23[0]} : 5'h0)),	// @[Cat.scala:33:92, Mux.scala:27:73, OneHot.scala:30:18, :31:18, :32:{14,28}, Scheduler.scala:60:21, :63:21, :186:123, :229:8]
    .io_push_bits_data_prio_0  (~_sinkC_io_req_valid),	// @[Scheduler.scala:60:21, :194:22]
    .io_push_bits_data_prio_2  (_sinkC_io_req_valid),	// @[Scheduler.scala:60:21]
    .io_push_bits_data_control (_view__WIRE_6_control),	// @[Scheduler.scala:194:22]
    .io_push_bits_data_opcode  (_view__WIRE_6_opcode),	// @[Scheduler.scala:194:22]
    .io_push_bits_data_param   (_view__WIRE_6_param),	// @[Scheduler.scala:194:22]
    .io_push_bits_data_size    (_view__WIRE_6_size),	// @[Scheduler.scala:194:22]
    .io_push_bits_data_source  (_view__WIRE_6_source),	// @[Scheduler.scala:194:22]
    .io_push_bits_data_tag     (_view__WIRE_6_tag),	// @[Scheduler.scala:194:22]
    .io_push_bits_data_offset  (_view__WIRE_6_offset),	// @[Scheduler.scala:194:22]
    .io_push_bits_data_put     (_view__WIRE_6_put),	// @[Scheduler.scala:194:22]
    .io_pop_valid              (will_pop),	// @[Scheduler.scala:244:45]
    .io_pop_bits               ({|(_GEN_18[19:15]), |(_GEN_19[14:7]), |(_GEN_20[6:3]), |(_GEN_21[2:1]), _GEN_21[2] | _GEN_21[0]}),	// @[Cat.scala:33:92, OneHot.scala:30:18, :31:18, :32:{14,28}, Scheduler.scala:270:77]
    .io_push_ready             (_requests_io_push_ready),
    .io_valid                  (_requests_io_valid),
    .io_data_prio_0            (_requests_io_data_prio_0),
    .io_data_prio_1            (_requests_io_data_prio_1),
    .io_data_prio_2            (_requests_io_data_prio_2),
    .io_data_control           (_requests_io_data_control),
    .io_data_opcode            (_requests_io_data_opcode),
    .io_data_param             (_requests_io_data_param),
    .io_data_size              (_requests_io_data_size),
    .io_data_source            (_requests_io_data_source),
    .io_data_tag               (_requests_io_data_tag),
    .io_data_offset            (_requests_io_data_offset),
    .io_data_put               (_requests_io_data_put)
  );
  MSHR abc_mshrs_0 (	// @[Scheduler.scala:76:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_T_25 | mshr_selectOH[0] & _abc_mshrs_0_io_schedule_bits_reload & (_requests_io_valid[0] | _requests_io_valid[7] | _requests_io_valid[14] | bypass_1)),	// @[Mux.scala:29:36, Scheduler.scala:75:24, :76:46, :126:70, :254:34, :255:34, :256:34, :260:41, :261:61, :265:{25,32}, :309:{39,83}, :310:27]
    .io_allocate_bits_prio_0                (_GEN_24 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[Scheduler.scala:60:21, :75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_prio_1                (~(_T_25 | bypass_1) & _requests_io_data_prio_1),	// @[Scheduler.scala:75:24, :260:41, :262:{72,78}, :309:{39,83}, :311:70]
    .io_allocate_bits_prio_2                (_GEN_24 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[Scheduler.scala:60:21, :75:24, :262:72, :309:83, :311:70]
    .io_allocate_bits_control               (_GEN_24 ? _view__WIRE_6_control : _requests_io_data_control),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_opcode                (_GEN_24 ? _view__WIRE_6_opcode : _requests_io_data_opcode),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_param                 (_GEN_24 ? _view__WIRE_6_param : _requests_io_data_param),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_size                  (_GEN_24 ? _view__WIRE_6_size : _requests_io_data_size),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_source                (_GEN_24 ? _view__WIRE_6_source : _requests_io_data_source),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_tag                   (_GEN_5),	// @[Scheduler.scala:262:72, :309:83, :311:70]
    .io_allocate_bits_offset                (_GEN_24 ? _view__WIRE_6_offset : _requests_io_data_offset),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_put                   (_GEN_24 ? _view__WIRE_6_put : _requests_io_data_put),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_set                   (_T_25 ? request_bits_set : _abc_mshrs_0_io_status_bits_set),	// @[Scheduler.scala:76:46, :194:22, :263:28, :309:{39,83}, :311:70]
    .io_allocate_bits_repeat                (~_T_25 & _GEN_5 == _abc_mshrs_0_io_status_bits_tag),	// @[Scheduler.scala:76:46, :262:72, :264:{31,57}, :309:{39,83}, :311:70, :312:33]
    .io_directory_valid                     (directoryFanout[0]),	// @[Scheduler.scala:336:46, :338:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[Scheduler.scala:73:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[Scheduler.scala:73:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[Scheduler.scala:73:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[Scheduler.scala:73:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[Scheduler.scala:73:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[Scheduler.scala:73:25]
    .io_schedule_ready                      (mshr_selectOH[0]),	// @[Mux.scala:29:36, Scheduler.scala:126:70]
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _abc_mshrs_0_io_status_bits_set),	// @[Scheduler.scala:60:21, :76:46, :84:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[Scheduler.scala:60:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h0),	// @[Scheduler.scala:61:21, :85:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[Scheduler.scala:61:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h0),	// @[Scheduler.scala:62:21, :86:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[Scheduler.scala:184:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[Scheduler.scala:185:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[Scheduler.scala:186:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[Scheduler.scala:187:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[Scheduler.scala:186:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty),	// @[Scheduler.scala:189:75]
    .io_status_valid                        (_abc_mshrs_0_io_status_valid),
    .io_status_bits_set                     (_abc_mshrs_0_io_status_bits_set),
    .io_status_bits_tag                     (_abc_mshrs_0_io_status_bits_tag),
    .io_status_bits_way                     (_abc_mshrs_0_io_status_bits_way),
    .io_status_bits_blockC                  (_abc_mshrs_0_io_status_bits_blockC),
    .io_status_bits_nestC                   (_abc_mshrs_0_io_status_bits_nestC),
    .io_schedule_valid                      (_abc_mshrs_0_io_schedule_valid),
    .io_schedule_bits_a_valid               (_abc_mshrs_0_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_abc_mshrs_0_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_abc_mshrs_0_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_abc_mshrs_0_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_abc_mshrs_0_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_abc_mshrs_0_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_abc_mshrs_0_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_abc_mshrs_0_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_abc_mshrs_0_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_abc_mshrs_0_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_b_bits_hit            (_abc_mshrs_0_io_schedule_bits_b_bits_hit),
    .io_schedule_bits_c_valid               (_abc_mshrs_0_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_abc_mshrs_0_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_abc_mshrs_0_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_abc_mshrs_0_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_abc_mshrs_0_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_abc_mshrs_0_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_abc_mshrs_0_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_abc_mshrs_0_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_abc_mshrs_0_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_abc_mshrs_0_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_abc_mshrs_0_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_abc_mshrs_0_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_abc_mshrs_0_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_abc_mshrs_0_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_abc_mshrs_0_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_abc_mshrs_0_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_abc_mshrs_0_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_abc_mshrs_0_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_abc_mshrs_0_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_d_bits_hit            (_abc_mshrs_0_io_schedule_bits_d_bits_hit),
    .io_schedule_bits_e_valid               (_abc_mshrs_0_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_abc_mshrs_0_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_abc_mshrs_0_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_abc_mshrs_0_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_abc_mshrs_0_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_abc_mshrs_0_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_abc_mshrs_0_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_abc_mshrs_0_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_abc_mshrs_0_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_abc_mshrs_0_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_abc_mshrs_0_io_schedule_bits_reload)
  );
  MSHR abc_mshrs_1 (	// @[Scheduler.scala:76:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_T_29 | mshr_selectOH[1] & _abc_mshrs_1_io_schedule_bits_reload & (_requests_io_valid[1] | _requests_io_valid[8] | _requests_io_valid[15] | bypass_2)),	// @[Mux.scala:29:36, Scheduler.scala:75:24, :76:46, :126:70, :254:34, :255:34, :256:34, :260:41, :261:61, :265:{25,32}, :309:{39,83}, :310:27]
    .io_allocate_bits_prio_0                (_GEN_25 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[Scheduler.scala:60:21, :75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_prio_1                (~(_T_29 | bypass_2) & _requests_io_data_prio_1),	// @[Scheduler.scala:75:24, :260:41, :262:{72,78}, :309:{39,83}, :311:70]
    .io_allocate_bits_prio_2                (_GEN_25 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[Scheduler.scala:60:21, :75:24, :262:72, :309:83, :311:70]
    .io_allocate_bits_control               (_GEN_25 ? _view__WIRE_6_control : _requests_io_data_control),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_opcode                (_GEN_25 ? _view__WIRE_6_opcode : _requests_io_data_opcode),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_param                 (_GEN_25 ? _view__WIRE_6_param : _requests_io_data_param),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_size                  (_GEN_25 ? _view__WIRE_6_size : _requests_io_data_size),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_source                (_GEN_25 ? _view__WIRE_6_source : _requests_io_data_source),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_tag                   (_GEN_4),	// @[Scheduler.scala:262:72, :309:83, :311:70]
    .io_allocate_bits_offset                (_GEN_25 ? _view__WIRE_6_offset : _requests_io_data_offset),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_put                   (_GEN_25 ? _view__WIRE_6_put : _requests_io_data_put),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_set                   (_T_29 ? request_bits_set : _abc_mshrs_1_io_status_bits_set),	// @[Scheduler.scala:76:46, :194:22, :263:28, :309:{39,83}, :311:70]
    .io_allocate_bits_repeat                (~_T_29 & _GEN_4 == _abc_mshrs_1_io_status_bits_tag),	// @[Scheduler.scala:76:46, :262:72, :264:{31,57}, :309:{39,83}, :311:70, :312:33]
    .io_directory_valid                     (directoryFanout[1]),	// @[Scheduler.scala:336:46, :338:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[Scheduler.scala:73:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[Scheduler.scala:73:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[Scheduler.scala:73:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[Scheduler.scala:73:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[Scheduler.scala:73:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[Scheduler.scala:73:25]
    .io_schedule_ready                      (mshr_selectOH[1]),	// @[Mux.scala:29:36, Scheduler.scala:126:70]
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _abc_mshrs_1_io_status_bits_set),	// @[Scheduler.scala:60:21, :76:46, :84:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[Scheduler.scala:60:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h1),	// @[Scheduler.scala:61:21, :85:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[Scheduler.scala:61:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h1),	// @[Scheduler.scala:62:21, :85:74, :86:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[Scheduler.scala:184:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[Scheduler.scala:185:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[Scheduler.scala:186:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[Scheduler.scala:187:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[Scheduler.scala:186:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty),	// @[Scheduler.scala:189:75]
    .io_status_valid                        (_abc_mshrs_1_io_status_valid),
    .io_status_bits_set                     (_abc_mshrs_1_io_status_bits_set),
    .io_status_bits_tag                     (_abc_mshrs_1_io_status_bits_tag),
    .io_status_bits_way                     (_abc_mshrs_1_io_status_bits_way),
    .io_status_bits_blockC                  (_abc_mshrs_1_io_status_bits_blockC),
    .io_status_bits_nestC                   (_abc_mshrs_1_io_status_bits_nestC),
    .io_schedule_valid                      (_abc_mshrs_1_io_schedule_valid),
    .io_schedule_bits_a_valid               (_abc_mshrs_1_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_abc_mshrs_1_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_abc_mshrs_1_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_abc_mshrs_1_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_abc_mshrs_1_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_abc_mshrs_1_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_abc_mshrs_1_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_abc_mshrs_1_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_abc_mshrs_1_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_abc_mshrs_1_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_b_bits_hit            (_abc_mshrs_1_io_schedule_bits_b_bits_hit),
    .io_schedule_bits_c_valid               (_abc_mshrs_1_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_abc_mshrs_1_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_abc_mshrs_1_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_abc_mshrs_1_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_abc_mshrs_1_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_abc_mshrs_1_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_abc_mshrs_1_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_abc_mshrs_1_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_abc_mshrs_1_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_abc_mshrs_1_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_abc_mshrs_1_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_abc_mshrs_1_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_abc_mshrs_1_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_abc_mshrs_1_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_abc_mshrs_1_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_abc_mshrs_1_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_abc_mshrs_1_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_abc_mshrs_1_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_abc_mshrs_1_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_d_bits_hit            (_abc_mshrs_1_io_schedule_bits_d_bits_hit),
    .io_schedule_bits_e_valid               (_abc_mshrs_1_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_abc_mshrs_1_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_abc_mshrs_1_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_abc_mshrs_1_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_abc_mshrs_1_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_abc_mshrs_1_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_abc_mshrs_1_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_abc_mshrs_1_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_abc_mshrs_1_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_abc_mshrs_1_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_abc_mshrs_1_io_schedule_bits_reload)
  );
  MSHR abc_mshrs_2 (	// @[Scheduler.scala:76:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_T_33 | mshr_selectOH[2] & _abc_mshrs_2_io_schedule_bits_reload & (_requests_io_valid[2] | _requests_io_valid[9] | _requests_io_valid[16] | bypass_3)),	// @[Mux.scala:29:36, Scheduler.scala:75:24, :76:46, :126:70, :254:34, :255:34, :256:34, :260:41, :261:61, :265:{25,32}, :309:{39,83}, :310:27]
    .io_allocate_bits_prio_0                (_GEN_26 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[Scheduler.scala:60:21, :75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_prio_1                (~(_T_33 | bypass_3) & _requests_io_data_prio_1),	// @[Scheduler.scala:75:24, :260:41, :262:{72,78}, :309:{39,83}, :311:70]
    .io_allocate_bits_prio_2                (_GEN_26 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[Scheduler.scala:60:21, :75:24, :262:72, :309:83, :311:70]
    .io_allocate_bits_control               (_GEN_26 ? _view__WIRE_6_control : _requests_io_data_control),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_opcode                (_GEN_26 ? _view__WIRE_6_opcode : _requests_io_data_opcode),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_param                 (_GEN_26 ? _view__WIRE_6_param : _requests_io_data_param),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_size                  (_GEN_26 ? _view__WIRE_6_size : _requests_io_data_size),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_source                (_GEN_26 ? _view__WIRE_6_source : _requests_io_data_source),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_tag                   (_GEN_3),	// @[Scheduler.scala:262:72, :309:83, :311:70]
    .io_allocate_bits_offset                (_GEN_26 ? _view__WIRE_6_offset : _requests_io_data_offset),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_put                   (_GEN_26 ? _view__WIRE_6_put : _requests_io_data_put),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_set                   (_T_33 ? request_bits_set : _abc_mshrs_2_io_status_bits_set),	// @[Scheduler.scala:76:46, :194:22, :263:28, :309:{39,83}, :311:70]
    .io_allocate_bits_repeat                (~_T_33 & _GEN_3 == _abc_mshrs_2_io_status_bits_tag),	// @[Scheduler.scala:76:46, :262:72, :264:{31,57}, :309:{39,83}, :311:70, :312:33]
    .io_directory_valid                     (directoryFanout[2]),	// @[Scheduler.scala:336:46, :338:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[Scheduler.scala:73:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[Scheduler.scala:73:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[Scheduler.scala:73:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[Scheduler.scala:73:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[Scheduler.scala:73:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[Scheduler.scala:73:25]
    .io_schedule_ready                      (mshr_selectOH[2]),	// @[Mux.scala:29:36, Scheduler.scala:126:70]
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _abc_mshrs_2_io_status_bits_set),	// @[Scheduler.scala:60:21, :76:46, :84:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[Scheduler.scala:60:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h2),	// @[Scheduler.scala:61:21, :85:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[Scheduler.scala:61:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h2),	// @[Scheduler.scala:62:21, :85:74, :86:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[Scheduler.scala:184:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[Scheduler.scala:185:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[Scheduler.scala:186:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[Scheduler.scala:187:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[Scheduler.scala:186:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty),	// @[Scheduler.scala:189:75]
    .io_status_valid                        (_abc_mshrs_2_io_status_valid),
    .io_status_bits_set                     (_abc_mshrs_2_io_status_bits_set),
    .io_status_bits_tag                     (_abc_mshrs_2_io_status_bits_tag),
    .io_status_bits_way                     (_abc_mshrs_2_io_status_bits_way),
    .io_status_bits_blockC                  (_abc_mshrs_2_io_status_bits_blockC),
    .io_status_bits_nestC                   (_abc_mshrs_2_io_status_bits_nestC),
    .io_schedule_valid                      (_abc_mshrs_2_io_schedule_valid),
    .io_schedule_bits_a_valid               (_abc_mshrs_2_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_abc_mshrs_2_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_abc_mshrs_2_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_abc_mshrs_2_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_abc_mshrs_2_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_abc_mshrs_2_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_abc_mshrs_2_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_abc_mshrs_2_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_abc_mshrs_2_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_abc_mshrs_2_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_b_bits_hit            (_abc_mshrs_2_io_schedule_bits_b_bits_hit),
    .io_schedule_bits_c_valid               (_abc_mshrs_2_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_abc_mshrs_2_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_abc_mshrs_2_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_abc_mshrs_2_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_abc_mshrs_2_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_abc_mshrs_2_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_abc_mshrs_2_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_abc_mshrs_2_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_abc_mshrs_2_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_abc_mshrs_2_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_abc_mshrs_2_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_abc_mshrs_2_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_abc_mshrs_2_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_abc_mshrs_2_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_abc_mshrs_2_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_abc_mshrs_2_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_abc_mshrs_2_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_abc_mshrs_2_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_abc_mshrs_2_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_d_bits_hit            (_abc_mshrs_2_io_schedule_bits_d_bits_hit),
    .io_schedule_bits_e_valid               (_abc_mshrs_2_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_abc_mshrs_2_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_abc_mshrs_2_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_abc_mshrs_2_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_abc_mshrs_2_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_abc_mshrs_2_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_abc_mshrs_2_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_abc_mshrs_2_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_abc_mshrs_2_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_abc_mshrs_2_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_abc_mshrs_2_io_schedule_bits_reload)
  );
  MSHR abc_mshrs_3 (	// @[Scheduler.scala:76:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_T_37 | mshr_selectOH[3] & _abc_mshrs_3_io_schedule_bits_reload & (_requests_io_valid[3] | _requests_io_valid[10] | _requests_io_valid[17] | bypass_4)),	// @[Mux.scala:29:36, Scheduler.scala:75:24, :76:46, :126:70, :254:34, :255:34, :256:34, :260:41, :261:61, :265:{25,32}, :309:{39,83}, :310:27]
    .io_allocate_bits_prio_0                (_GEN_27 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[Scheduler.scala:60:21, :75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_prio_1                (~(_T_37 | bypass_4) & _requests_io_data_prio_1),	// @[Scheduler.scala:75:24, :260:41, :262:{72,78}, :309:{39,83}, :311:70]
    .io_allocate_bits_prio_2                (_GEN_27 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[Scheduler.scala:60:21, :75:24, :262:72, :309:83, :311:70]
    .io_allocate_bits_control               (_GEN_27 ? _view__WIRE_6_control : _requests_io_data_control),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_opcode                (_GEN_27 ? _view__WIRE_6_opcode : _requests_io_data_opcode),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_param                 (_GEN_27 ? _view__WIRE_6_param : _requests_io_data_param),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_size                  (_GEN_27 ? _view__WIRE_6_size : _requests_io_data_size),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_source                (_GEN_27 ? _view__WIRE_6_source : _requests_io_data_source),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_tag                   (_GEN_2),	// @[Scheduler.scala:262:72, :309:83, :311:70]
    .io_allocate_bits_offset                (_GEN_27 ? _view__WIRE_6_offset : _requests_io_data_offset),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_put                   (_GEN_27 ? _view__WIRE_6_put : _requests_io_data_put),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_set                   (_T_37 ? request_bits_set : _abc_mshrs_3_io_status_bits_set),	// @[Scheduler.scala:76:46, :194:22, :263:28, :309:{39,83}, :311:70]
    .io_allocate_bits_repeat                (~_T_37 & _GEN_2 == _abc_mshrs_3_io_status_bits_tag),	// @[Scheduler.scala:76:46, :262:72, :264:{31,57}, :309:{39,83}, :311:70, :312:33]
    .io_directory_valid                     (directoryFanout[3]),	// @[Scheduler.scala:336:46, :338:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[Scheduler.scala:73:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[Scheduler.scala:73:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[Scheduler.scala:73:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[Scheduler.scala:73:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[Scheduler.scala:73:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[Scheduler.scala:73:25]
    .io_schedule_ready                      (mshr_selectOH[3]),	// @[Mux.scala:29:36, Scheduler.scala:126:70]
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _abc_mshrs_3_io_status_bits_set),	// @[Scheduler.scala:60:21, :76:46, :84:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[Scheduler.scala:60:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h3),	// @[Scheduler.scala:61:21, :85:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[Scheduler.scala:61:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h3),	// @[Scheduler.scala:62:21, :85:74, :86:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[Scheduler.scala:184:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[Scheduler.scala:185:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[Scheduler.scala:186:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[Scheduler.scala:187:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[Scheduler.scala:186:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty),	// @[Scheduler.scala:189:75]
    .io_status_valid                        (_abc_mshrs_3_io_status_valid),
    .io_status_bits_set                     (_abc_mshrs_3_io_status_bits_set),
    .io_status_bits_tag                     (_abc_mshrs_3_io_status_bits_tag),
    .io_status_bits_way                     (_abc_mshrs_3_io_status_bits_way),
    .io_status_bits_blockC                  (_abc_mshrs_3_io_status_bits_blockC),
    .io_status_bits_nestC                   (_abc_mshrs_3_io_status_bits_nestC),
    .io_schedule_valid                      (_abc_mshrs_3_io_schedule_valid),
    .io_schedule_bits_a_valid               (_abc_mshrs_3_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_abc_mshrs_3_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_abc_mshrs_3_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_abc_mshrs_3_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_abc_mshrs_3_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_abc_mshrs_3_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_abc_mshrs_3_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_abc_mshrs_3_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_abc_mshrs_3_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_abc_mshrs_3_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_b_bits_hit            (_abc_mshrs_3_io_schedule_bits_b_bits_hit),
    .io_schedule_bits_c_valid               (_abc_mshrs_3_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_abc_mshrs_3_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_abc_mshrs_3_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_abc_mshrs_3_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_abc_mshrs_3_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_abc_mshrs_3_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_abc_mshrs_3_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_abc_mshrs_3_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_abc_mshrs_3_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_abc_mshrs_3_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_abc_mshrs_3_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_abc_mshrs_3_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_abc_mshrs_3_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_abc_mshrs_3_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_abc_mshrs_3_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_abc_mshrs_3_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_abc_mshrs_3_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_abc_mshrs_3_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_abc_mshrs_3_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_d_bits_hit            (_abc_mshrs_3_io_schedule_bits_d_bits_hit),
    .io_schedule_bits_e_valid               (_abc_mshrs_3_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_abc_mshrs_3_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_abc_mshrs_3_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_abc_mshrs_3_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_abc_mshrs_3_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_abc_mshrs_3_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_abc_mshrs_3_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_abc_mshrs_3_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_abc_mshrs_3_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_abc_mshrs_3_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_abc_mshrs_3_io_schedule_bits_reload)
  );
  MSHR abc_mshrs_4 (	// @[Scheduler.scala:76:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_T_41 | mshr_selectOH[4] & _abc_mshrs_4_io_schedule_bits_reload & (_requests_io_valid[4] | _requests_io_valid[11] | _requests_io_valid[18] | bypass_5)),	// @[Mux.scala:29:36, Scheduler.scala:75:24, :76:46, :126:70, :254:34, :255:34, :256:34, :260:41, :261:61, :265:{25,32}, :309:{39,83}, :310:27]
    .io_allocate_bits_prio_0                (_GEN_28 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[Scheduler.scala:60:21, :75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_prio_1                (~(_T_41 | bypass_5) & _requests_io_data_prio_1),	// @[Scheduler.scala:75:24, :260:41, :262:{72,78}, :309:{39,83}, :311:70]
    .io_allocate_bits_prio_2                (_GEN_28 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[Scheduler.scala:60:21, :75:24, :262:72, :309:83, :311:70]
    .io_allocate_bits_control               (_GEN_28 ? _view__WIRE_6_control : _requests_io_data_control),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_opcode                (_GEN_28 ? _view__WIRE_6_opcode : _requests_io_data_opcode),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_param                 (_GEN_28 ? _view__WIRE_6_param : _requests_io_data_param),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_size                  (_GEN_28 ? _view__WIRE_6_size : _requests_io_data_size),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_source                (_GEN_28 ? _view__WIRE_6_source : _requests_io_data_source),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_tag                   (_GEN_1),	// @[Scheduler.scala:262:72, :309:83, :311:70]
    .io_allocate_bits_offset                (_GEN_28 ? _view__WIRE_6_offset : _requests_io_data_offset),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_put                   (_GEN_28 ? _view__WIRE_6_put : _requests_io_data_put),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70]
    .io_allocate_bits_set                   (_T_41 ? request_bits_set : _abc_mshrs_4_io_status_bits_set),	// @[Scheduler.scala:76:46, :194:22, :263:28, :309:{39,83}, :311:70]
    .io_allocate_bits_repeat                (~_T_41 & _GEN_1 == _abc_mshrs_4_io_status_bits_tag),	// @[Scheduler.scala:76:46, :262:72, :264:{31,57}, :309:{39,83}, :311:70, :312:33]
    .io_directory_valid                     (directoryFanout[4]),	// @[Scheduler.scala:336:46, :338:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[Scheduler.scala:73:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[Scheduler.scala:73:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[Scheduler.scala:73:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[Scheduler.scala:73:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[Scheduler.scala:73:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[Scheduler.scala:73:25]
    .io_schedule_ready                      (mshr_selectOH[4]),	// @[Mux.scala:29:36, Scheduler.scala:126:70]
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _abc_mshrs_4_io_status_bits_set),	// @[Scheduler.scala:60:21, :76:46, :84:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[Scheduler.scala:60:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h4),	// @[Scheduler.scala:61:21, :85:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[Scheduler.scala:61:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h4),	// @[Scheduler.scala:62:21, :85:74, :86:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[Scheduler.scala:184:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[Scheduler.scala:185:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[Scheduler.scala:186:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[Scheduler.scala:187:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[Scheduler.scala:186:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty),	// @[Scheduler.scala:189:75]
    .io_status_valid                        (_abc_mshrs_4_io_status_valid),
    .io_status_bits_set                     (_abc_mshrs_4_io_status_bits_set),
    .io_status_bits_tag                     (_abc_mshrs_4_io_status_bits_tag),
    .io_status_bits_way                     (_abc_mshrs_4_io_status_bits_way),
    .io_status_bits_blockC                  (_abc_mshrs_4_io_status_bits_blockC),
    .io_status_bits_nestC                   (_abc_mshrs_4_io_status_bits_nestC),
    .io_schedule_valid                      (_abc_mshrs_4_io_schedule_valid),
    .io_schedule_bits_a_valid               (_abc_mshrs_4_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_abc_mshrs_4_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_abc_mshrs_4_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_abc_mshrs_4_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_abc_mshrs_4_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_abc_mshrs_4_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_abc_mshrs_4_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_abc_mshrs_4_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_abc_mshrs_4_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_abc_mshrs_4_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_b_bits_hit            (_abc_mshrs_4_io_schedule_bits_b_bits_hit),
    .io_schedule_bits_c_valid               (_abc_mshrs_4_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_abc_mshrs_4_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_abc_mshrs_4_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_abc_mshrs_4_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_abc_mshrs_4_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_abc_mshrs_4_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_abc_mshrs_4_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_abc_mshrs_4_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_abc_mshrs_4_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_abc_mshrs_4_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_abc_mshrs_4_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_abc_mshrs_4_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_abc_mshrs_4_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_abc_mshrs_4_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_abc_mshrs_4_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_abc_mshrs_4_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_abc_mshrs_4_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_abc_mshrs_4_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_abc_mshrs_4_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_d_bits_hit            (_abc_mshrs_4_io_schedule_bits_d_bits_hit),
    .io_schedule_bits_e_valid               (_abc_mshrs_4_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_abc_mshrs_4_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_abc_mshrs_4_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_abc_mshrs_4_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_abc_mshrs_4_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_abc_mshrs_4_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_abc_mshrs_4_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_abc_mshrs_4_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_abc_mshrs_4_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_abc_mshrs_4_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_abc_mshrs_4_io_schedule_bits_reload)
  );
  MSHR bc_mshr (	// @[Scheduler.scala:76:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_T_45 | mshr_selectOH[5] & _bc_mshr_io_schedule_bits_reload & (_requests_io_valid[5] | _requests_io_valid[12] | _requests_io_valid[19] | bypass_6)),	// @[Mux.scala:29:36, Scheduler.scala:75:24, :76:46, :126:70, :254:34, :255:34, :256:34, :260:41, :261:61, :265:{25,32}, :309:{39,83}, :310:27, :316:131, :317:31]
    .io_allocate_bits_prio_0                (1'h0),
    .io_allocate_bits_prio_1                (~(_T_45 | bypass_6) & _requests_io_data_prio_1),	// @[Scheduler.scala:75:24, :260:41, :262:{72,78}, :309:{39,83}, :311:70, :316:131, :318:74]
    .io_allocate_bits_prio_2                (_GEN_29 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[Scheduler.scala:60:21, :75:24, :262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_control               (_GEN_29 ? _view__WIRE_6_control : _requests_io_data_control),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_opcode                (_GEN_29 ? _view__WIRE_6_opcode : _requests_io_data_opcode),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_param                 (_GEN_29 ? _view__WIRE_6_param : _requests_io_data_param),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_size                  (_GEN_29 ? _view__WIRE_6_size : _requests_io_data_size),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_source                (_GEN_29 ? _view__WIRE_6_source : _requests_io_data_source),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_tag                   (_GEN_0),	// @[Scheduler.scala:262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_offset                (_GEN_29 ? _view__WIRE_6_offset : _requests_io_data_offset),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_put                   (_GEN_29 ? _view__WIRE_6_put : _requests_io_data_put),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :316:131, :318:74]
    .io_allocate_bits_set                   (_T_45 ? request_bits_set : _bc_mshr_io_status_bits_set),	// @[Scheduler.scala:76:46, :194:22, :263:28, :309:{39,83}, :311:70, :316:131, :318:74]
    .io_allocate_bits_repeat                (~_T_45 & _GEN_0 == _bc_mshr_io_status_bits_tag),	// @[Scheduler.scala:76:46, :262:72, :264:{31,57}, :309:{39,83}, :311:70, :312:33, :316:131, :318:74, :319:37]
    .io_directory_valid                     (directoryFanout[5]),	// @[Scheduler.scala:336:46, :338:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[Scheduler.scala:73:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[Scheduler.scala:73:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[Scheduler.scala:73:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[Scheduler.scala:73:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[Scheduler.scala:73:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[Scheduler.scala:73:25]
    .io_schedule_ready                      (mshr_selectOH[5]),	// @[Mux.scala:29:36, Scheduler.scala:126:70]
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _bc_mshr_io_status_bits_set),	// @[Scheduler.scala:60:21, :76:46, :84:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[Scheduler.scala:60:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h5),	// @[Scheduler.scala:61:21, :85:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[Scheduler.scala:61:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h5),	// @[Scheduler.scala:62:21, :85:74, :86:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[Scheduler.scala:184:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[Scheduler.scala:185:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[Scheduler.scala:186:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[Scheduler.scala:187:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[Scheduler.scala:186:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty),	// @[Scheduler.scala:189:75]
    .io_status_valid                        (_bc_mshr_io_status_valid),
    .io_status_bits_set                     (_bc_mshr_io_status_bits_set),
    .io_status_bits_tag                     (_bc_mshr_io_status_bits_tag),
    .io_status_bits_way                     (_bc_mshr_io_status_bits_way),
    .io_status_bits_blockC                  (_bc_mshr_io_status_bits_blockC),
    .io_status_bits_nestC                   (_bc_mshr_io_status_bits_nestC),
    .io_schedule_valid                      (_bc_mshr_io_schedule_valid),
    .io_schedule_bits_a_valid               (_bc_mshr_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_bc_mshr_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_bc_mshr_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_bc_mshr_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_bc_mshr_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_bc_mshr_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_bc_mshr_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_bc_mshr_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_bc_mshr_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_bc_mshr_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_b_bits_hit            (_bc_mshr_io_schedule_bits_b_bits_hit),
    .io_schedule_bits_c_valid               (_bc_mshr_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_bc_mshr_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_bc_mshr_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_bc_mshr_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_bc_mshr_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_bc_mshr_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_bc_mshr_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_bc_mshr_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_bc_mshr_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_bc_mshr_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_bc_mshr_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_bc_mshr_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_bc_mshr_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_bc_mshr_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_bc_mshr_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_bc_mshr_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_bc_mshr_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_bc_mshr_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_bc_mshr_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_d_bits_hit            (_bc_mshr_io_schedule_bits_d_bits_hit),
    .io_schedule_bits_e_valid               (_bc_mshr_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_bc_mshr_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_bc_mshr_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_bc_mshr_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_bc_mshr_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_bc_mshr_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_bc_mshr_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_bc_mshr_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_bc_mshr_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_bc_mshr_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_bc_mshr_io_schedule_bits_reload)
  );
  MSHR c_mshr (	// @[Scheduler.scala:76:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_30 | mshr_selectOH[6] & _c_mshr_io_schedule_bits_reload & (_requests_io_valid[6] | _requests_io_valid[13] | _requests_io_valid[20] | bypass_7)),	// @[Mux.scala:29:36, Scheduler.scala:75:24, :76:46, :126:70, :254:34, :255:34, :256:34, :260:41, :261:61, :265:{25,32}, :309:83, :310:27, :324:103, :325:30]
    .io_allocate_bits_prio_0                (1'h0),
    .io_allocate_bits_prio_1                (1'h0),
    .io_allocate_bits_prio_2                (_GEN_31 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[Scheduler.scala:60:21, :75:24, :262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_control               (_GEN_31 ? _view__WIRE_6_control : _requests_io_data_control),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_opcode                (_GEN_31 ? _view__WIRE_6_opcode : _requests_io_data_opcode),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_param                 (_GEN_31 ? _view__WIRE_6_param : _requests_io_data_param),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_size                  (_GEN_31 ? _view__WIRE_6_size : _requests_io_data_size),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_source                (_GEN_31 ? _view__WIRE_6_source : _requests_io_data_source),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_tag                   (_GEN),	// @[Scheduler.scala:262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_offset                (_GEN_31 ? _view__WIRE_6_offset : _requests_io_data_offset),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_put                   (_GEN_31 ? _view__WIRE_6_put : _requests_io_data_put),	// @[Scheduler.scala:75:24, :194:22, :262:72, :309:83, :311:70, :324:103, :326:73]
    .io_allocate_bits_set                   (_GEN_30 ? request_bits_set : _c_mshr_io_status_bits_set),	// @[Scheduler.scala:76:46, :194:22, :263:28, :265:25, :309:83, :310:27, :311:70, :324:103, :325:30, :326:73]
    .io_allocate_bits_repeat                (~_GEN_30 & _GEN == _c_mshr_io_status_bits_tag),	// @[Scheduler.scala:76:46, :262:72, :264:{31,57}, :265:25, :309:83, :310:27, :311:70, :312:33, :324:103, :325:30, :326:73, :327:36]
    .io_directory_valid                     (directoryFanout[6]),	// @[Scheduler.scala:336:46, :338:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[Scheduler.scala:73:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[Scheduler.scala:73:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[Scheduler.scala:73:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[Scheduler.scala:73:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[Scheduler.scala:73:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[Scheduler.scala:73:25]
    .io_schedule_ready                      (mshr_selectOH[6]),	// @[Mux.scala:29:36, Scheduler.scala:126:70]
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _c_mshr_io_status_bits_set),	// @[Scheduler.scala:60:21, :76:46, :84:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[Scheduler.scala:60:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[Scheduler.scala:60:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h6),	// @[Scheduler.scala:61:21, :85:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[Scheduler.scala:61:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[Scheduler.scala:61:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h6),	// @[Scheduler.scala:62:21, :86:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[Scheduler.scala:184:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[Scheduler.scala:185:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[Scheduler.scala:186:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[Scheduler.scala:187:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[Scheduler.scala:186:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty),	// @[Scheduler.scala:189:75]
    .io_status_valid                        (_c_mshr_io_status_valid),
    .io_status_bits_set                     (_c_mshr_io_status_bits_set),
    .io_status_bits_tag                     (_c_mshr_io_status_bits_tag),
    .io_status_bits_way                     (_c_mshr_io_status_bits_way),
    .io_status_bits_blockC                  (_c_mshr_io_status_bits_blockC),
    .io_status_bits_nestC                   (_c_mshr_io_status_bits_nestC),
    .io_schedule_valid                      (_c_mshr_io_schedule_valid),
    .io_schedule_bits_a_valid               (_c_mshr_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_c_mshr_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_c_mshr_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_c_mshr_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_c_mshr_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_c_mshr_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_c_mshr_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_c_mshr_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_c_mshr_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_c_mshr_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_b_bits_hit            (_c_mshr_io_schedule_bits_b_bits_hit),
    .io_schedule_bits_c_valid               (_c_mshr_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_c_mshr_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_c_mshr_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_c_mshr_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_c_mshr_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_c_mshr_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_c_mshr_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_c_mshr_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_c_mshr_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_c_mshr_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_c_mshr_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_c_mshr_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_c_mshr_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_c_mshr_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_c_mshr_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_c_mshr_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_c_mshr_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_c_mshr_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_c_mshr_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_d_bits_hit            (_c_mshr_io_schedule_bits_d_bits_hit),
    .io_schedule_bits_e_valid               (_c_mshr_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_c_mshr_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_c_mshr_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_c_mshr_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_c_mshr_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_c_mshr_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_c_mshr_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_c_mshr_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_c_mshr_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_c_mshr_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_c_mshr_io_schedule_bits_reload)
  );
endmodule

