basisdefinitions.fs
build/
  addr.txt
  asm.py
  hello.lst
  hex_to_coe.py
  iceimage.coe
  iceimage.hex
  iceimage.mif
  nuc.coe
  nuc.hex
  nuc.lst
  nuc.mem
  ram.coe
  stack_test.coe
  stack_test.hex
  stack_test.mif
  uart_echo.asm
  uart_echo.coe
  uart_echo.hex
  uart_echo.mif
config.vh
doc/
  assembly.md
  j1.pdf
  j1a-reference.pdf
instructionset-16kb-dualport.fs
ip_repo/
  j1_memory/
    doc/
      blk_mem_gen_v8_4_changelog.txt
    hdl/
      blk_mem_gen_v8_4_vhsyn_rfs.vhd
    j1_memory.mif
    j1_memory.veo
    j1_memory.vho
    j1_memory.xci
    j1_memory.xml
    j1_memory_ooc.xdc
    misc/
      blk_mem_gen_v8_4.vhd
    sim/
      j1_memory.v
    simulation/
      blk_mem_gen_v8_4.v
    summary.log
    synth/
      j1_memory.vhd
j1-universal-16kb-dualport.v
LICENSE
pinout.xdc
README.md
ref/
  j1a_hx8k.v
  j1a_top.v
stack2.v
stack3.v
tb/
  j1_tb.v
  j1_uart_tb.v
  Makefile
  run_j1_tb.tcl
  run_j1_uart_tb.tcl
top.v
tree.txt
uart-fifo.v
vivado/
  create_j1_memory.tcl
  create_top.tcl
  j1_memory_edit/
    j1_memory_edit.cache/
      compile_simlib/
        activehdl/
        modelsim/
        questa/
        riviera/
        vcs/
        xcelium/
      wt/
        project.wpc
    j1_memory_edit.hw/
      j1_memory_edit.lpr
    j1_memory_edit.ip_user_files/
      ip/
        j1_memory/
          j1_memory.veo
          j1_memory.vho
      ipstatic/
        simulation/
          blk_mem_gen_v8_4.v
      mem_init_files/
        j1_memory.mif
        ram.coe
        stack_test.coe
        summary.log
      README.txt
      sim_scripts/
        j1_memory/
          activehdl/
            compile.do
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            j1_memory.udo
            README.txt
            simulate.do
            stack_test.coe
            summary.log
          modelsim/
            compile.do
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            j1_memory.udo
            README.txt
            simulate.do
            stack_test.coe
            summary.log
            wave.do
          questa/
            compile.do
            elaborate.do
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            j1_memory.udo
            README.txt
            simulate.do
            stack_test.coe
            summary.log
            wave.do
          riviera/
            compile.do
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            j1_memory.udo
            README.txt
            simulate.do
            stack_test.coe
            summary.log
          vcs/
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            README.txt
            simulate.do
            stack_test.coe
            summary.log
          xcelium/
            file_info.txt
            glbl.v
            hdl.var
            j1_memory.mif
            j1_memory.sh
            README.txt
            simulate.do
            stack_test.coe
            summary.log
          xsim/
            cmd.tcl
            elab.opt
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            README.txt
            stack_test.coe
            summary.log
            vlog.prj
            xsim.ini
    j1_memory_edit.sim/
    j1_memory_edit.xpr
    vivado.jou
    vivado.log
  j1_top/
    j1_top.cache/
      compile_simlib/
        activehdl/
        modelsim/
        questa/
        riviera/
        vcs/
        xcelium/
      ip/
        2024.1.2/
      wt/
        project.wpc
        synthesis.wdf
        synthesis_details.wdf
        webtalk_pa.xml
    j1_top.hw/
      hw_1/
        hw.xml
        wave/
      j1_top.lpr
    j1_top.ip_user_files/
      ip/
        j1_memory/
          j1_memory.veo
          j1_memory.vho
      ipstatic/
        simulation/
          blk_mem_gen_v8_4.v
      mem_init_files/
        j1_memory.mif
        summary.log
        uart_echo.coe
      README.txt
      sim_scripts/
        j1_memory/
          activehdl/
            compile.do
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            j1_memory.udo
            README.txt
            simulate.do
            summary.log
            uart_echo.coe
          modelsim/
            compile.do
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            j1_memory.udo
            README.txt
            simulate.do
            summary.log
            uart_echo.coe
            wave.do
          questa/
            compile.do
            elaborate.do
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            j1_memory.udo
            README.txt
            simulate.do
            summary.log
            uart_echo.coe
            wave.do
          riviera/
            compile.do
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            j1_memory.udo
            README.txt
            simulate.do
            summary.log
            uart_echo.coe
          vcs/
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            README.txt
            simulate.do
            summary.log
            uart_echo.coe
          xcelium/
            file_info.txt
            glbl.v
            hdl.var
            j1_memory.mif
            j1_memory.sh
            README.txt
            simulate.do
            summary.log
            uart_echo.coe
          xsim/
            cmd.tcl
            elab.opt
            file_info.txt
            glbl.v
            j1_memory.mif
            j1_memory.sh
            README.txt
            summary.log
            uart_echo.coe
            vlog.prj
            xsim.ini
    j1_top.runs/
      impl_1/
        gen_run.xml
        htr.txt
        ISEWrap.js
        ISEWrap.sh
        project.wdf
        rundef.js
        runme.bat
        runme.sh
        top.tcl
      synth_1/
        __synthesis_is_running__
        dont_touch.xdc
        gen_run.xml
        htr.txt
        incr_synth_reason.pb
        ISEWrap.js
        ISEWrap.sh
        j1_memory.mif
        rundef.js
        runme.bat
        runme.log
        runme.sh
        top.tcl
        top.vds
        vivado.jou
        vivado.pb
    j1_top.sim/
    j1_top.srcs/
      utils_1/
        imports/
          synth_1/
            top.dcp
    j1_top.xpr
    vivado.jou
    vivado.log
  Makefile
