module bin7seg (
	input		wire [3:0] bin,
	output	reg  [7:0] hex
);
	always @(*) begin
		case(bin)	
			4'h0: 	hex = 8'b11000000;
			4'h1: 	hex = 8'b11111001;
			4'h2: 	hex = 8'b10100100;
			4'h3: 	hex = 8'b10110000;
			4'h4: 	hex = 8'b10011001;
			4'h5: 	hex = 8'b10010010;
			4'h6: 	hex = 8'b10000010;
			4'h7: 	hex = 8'b11111000;
			4'h8: 	hex = 8'b10000000;
			4'h9: 	hex = 8'b10010000;
			4'hA: 	hex = 8'b10001000;
			4'hB: 	hex = 8'b10000011;
			4'hC: 	hex = 8'b11000110;
			4'hD: 	hex = 8'b10100001;
			4'hE: 	hex = 8'b10000110;
			4'hF:		hex = ~8'b01110001;
			default: hex = 8'b11111111;
		endcase
	end
	
endmodule