# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../axi_gen_test.srcs/sources_1/imports/new/DivideBy2N.v" \
"../../../../axi_gen_test.ip_user_files/bd/design_1/ip/design_1_myclkgen_0_0/sim/design_1_myclkgen_0_0.v" \
"../../../../axi_gen_test.ip_user_files/bd/design_1/ip/design_1_DivideBy2N_0_0/sim/design_1_DivideBy2N_0_0.v" \
"../../../../axi_gen_test.ip_user_files/bd/design_1/ip/design_1_sim_rst_gen_0_0/sim/design_1_sim_rst_gen_0_0.v" \
"../../../../axi_gen_test.ip_user_files/bd/design_1/ip/design_1_AXI_Stream_Generator_0_0/sim/design_1_AXI_Stream_Generator_0_0.v" \
"../../../../axi_gen_test.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../axi_gen_test.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../axi_gen_test.srcs/sources_1/imports/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
