#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 16 03:10:38 2022
# Process ID: 1817620
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
create_project fcc_test /home/anubhav/xilinx_projects/fcc_test/fcc_test -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
source /home/anubhav/Desktop/nn.tcl
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
source /home/anubhav/Desktop/nn.tcl
delete_bd_objs [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_cells conv_combined_0] [get_bd_cells relu_combined_0]
delete_bd_objs [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_cells relu_dy] [get_bd_cells relu_y]
delete_bd_objs [get_bd_cells conv_dy] [get_bd_cells conv_y]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins OutputLayer_0/bram_y_PORTA]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.bit
close_project
create_project conv_test /home/anubhav/xilinx_projects/conv_test -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
source /home/anubhav/Desktop/nn.tcl
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
source /home/anubhav/Desktop/nn.tcl
delete_bd_objs [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells fcc_combined_0]
delete_bd_objs [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_cells relu_combined_0]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_x_PORTA] [get_bd_cells fcc_x]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_dx_PORTA] [get_bd_cells fcc_dx]
delete_bd_objs [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_cells relu_dy] [get_bd_cells relu_y]
set_property name conv_dx [get_bd_cells fcc_dy]
set_property name conv_x [get_bd_cells fcc_y]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dx" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_x" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dy" }  [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_y" }  [get_bd_intf_pins OutputLayer_0/bram_y_PORTA]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_x]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells conv_x]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells conv_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
wait_on_run impl_1
create_project relu_test /home/anubhav/xilinx_projects/relu_test -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
current_project conv_test
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
source /home/anubhav/Desktop/nn.tcl
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_cells fcc_combined_0] [get_bd_cells conv_combined_0]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_x_PORTA] [get_bd_intf_nets InputLayer_0_bram_dx_PORTA] [get_bd_cells fcc_x] [get_bd_cells fcc_y] [get_bd_cells fcc_dy] [get_bd_cells fcc_dx]
set_property name relu_x [get_bd_cells conv_y]
set_property name relu_dx [get_bd_cells conv_dy]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dx" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_x" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_x]
endgroup
startgroup
endgroup
startgroup
endgroup
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs nn]
regenerate_bd_layout
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd}
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
current_bd_design [get_bd_designs nn]
write_bd_tcl -force /home/anubhav/Desktop/relu_test.tcl
export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd
source /home/anubhav/Desktop/relu_test.tcl
update_compile_order -fileset sources_1
current_project relu_test
source /home/anubhav/Desktop/relu_test.tcl
make_wrapper -files [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
close_project
regenerate_bd_layout
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd}
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
close_project
open_project /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.xpr
open_bd_design {/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_x]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_y]
endgroup
reset_run design_1_fcc_dx_0_synth_1
reset_run design_1_fcc_dy_0_synth_1
reset_run design_1_fcc_x_0_synth_1
reset_run design_1_fcc_y_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.bit
close_project
open_project /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/anubhav/xilinx_projects/conv_test/conv_test.xpr
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_x]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_y]
endgroup
save_bd_design
reset_run design_1_conv_dy_0_synth_1
reset_run design_1_conv_y_0_synth_1
reset_run design_1_fcc_y_0_synth_1
reset_run design_1_fcc_dy_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
