
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 598.66

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: l_o_r[36]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    0.84    0.00    0.00  200.00 ^ rst (in)
                                         rst (net)
                  0.09    0.03  200.03 ^ input72/A (BUFx3_ASAP7_75t_R)
     2    3.79   11.07   12.55  212.58 ^ input72/Y (BUFx3_ASAP7_75t_R)
                                         net72 (net)
                 11.10    0.32  212.90 ^ _0896_/A (NOR2x1_ASAP7_75t_R)
     1    0.59    5.89    9.19  222.09 v _0896_/Y (NOR2x1_ASAP7_75t_R)
                                         _0174_ (net)
                  5.89    0.00  222.09 v l_o_r[36]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                222.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ l_o_r[36]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.66    8.66   library hold time
                                  8.66   data required time
-----------------------------------------------------------------------------
                                  8.66   data required time
                               -222.09   data arrival time
-----------------------------------------------------------------------------
                                213.43   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[32] (input port clocked by core_clock)
Endpoint: l_o_r[13]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    0.97    0.00    0.00  200.00 v r_i[32] (in)
                                         r_i[32] (net)
                  0.10    0.03  200.03 v input62/A (BUFx3_ASAP7_75t_R)
     3    2.88    8.19   12.16  212.19 v input62/Y (BUFx3_ASAP7_75t_R)
                                         net62 (net)
                  8.19    0.12  212.31 v _0735_/C (NOR3x1_ASAP7_75t_R)
     6    5.11   42.12   24.76  237.07 ^ _0735_/Y (NOR3x1_ASAP7_75t_R)
                                         _0367_ (net)
                 42.12    0.06  237.13 ^ _0745_/B (NAND2x1_ASAP7_75t_R)
     5    3.80   30.07   22.95  260.07 v _0745_/Y (NAND2x1_ASAP7_75t_R)
                                         _0377_ (net)
                 30.08    0.29  260.36 v _0748_/B (AND2x2_ASAP7_75t_R)
     2    1.63    9.08   24.43  284.79 v _0748_/Y (AND2x2_ASAP7_75t_R)
                                         _0380_ (net)
                  9.09    0.03  284.81 v _0769_/C (AOI221x1_ASAP7_75t_R)
     8    8.94   85.38   41.09  325.91 ^ _0769_/Y (AOI221x1_ASAP7_75t_R)
                                         _0401_ (net)
                 85.40    0.68  326.58 ^ _0778_/A (BUFx6f_ASAP7_75t_R)
    10    8.67   14.40   26.85  353.44 ^ _0778_/Y (BUFx6f_ASAP7_75t_R)
                                         _0409_ (net)
                 14.59    0.87  354.31 ^ _0792_/A2 (OA21x2_ASAP7_75t_R)
     1    0.69    6.43   16.51  370.82 ^ _0792_/Y (OA21x2_ASAP7_75t_R)
                                         _0420_ (net)
                  6.43    0.01  370.82 ^ _0793_/B (OA21x2_ASAP7_75t_R)
     1    0.84    6.81   15.41  386.23 ^ _0793_/Y (OA21x2_ASAP7_75t_R)
                                         _0150_ (net)
                  6.81    0.03  386.26 ^ l_o_r[13]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                386.26   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ l_o_r[13]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.08  984.92   library setup time
                                984.92   data required time
-----------------------------------------------------------------------------
                                984.92   data required time
                               -386.26   data arrival time
-----------------------------------------------------------------------------
                                598.66   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[32] (input port clocked by core_clock)
Endpoint: l_o_r[13]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    0.97    0.00    0.00  200.00 v r_i[32] (in)
                                         r_i[32] (net)
                  0.10    0.03  200.03 v input62/A (BUFx3_ASAP7_75t_R)
     3    2.88    8.19   12.16  212.19 v input62/Y (BUFx3_ASAP7_75t_R)
                                         net62 (net)
                  8.19    0.12  212.31 v _0735_/C (NOR3x1_ASAP7_75t_R)
     6    5.11   42.12   24.76  237.07 ^ _0735_/Y (NOR3x1_ASAP7_75t_R)
                                         _0367_ (net)
                 42.12    0.06  237.13 ^ _0745_/B (NAND2x1_ASAP7_75t_R)
     5    3.80   30.07   22.95  260.07 v _0745_/Y (NAND2x1_ASAP7_75t_R)
                                         _0377_ (net)
                 30.08    0.29  260.36 v _0748_/B (AND2x2_ASAP7_75t_R)
     2    1.63    9.08   24.43  284.79 v _0748_/Y (AND2x2_ASAP7_75t_R)
                                         _0380_ (net)
                  9.09    0.03  284.81 v _0769_/C (AOI221x1_ASAP7_75t_R)
     8    8.94   85.38   41.09  325.91 ^ _0769_/Y (AOI221x1_ASAP7_75t_R)
                                         _0401_ (net)
                 85.40    0.68  326.58 ^ _0778_/A (BUFx6f_ASAP7_75t_R)
    10    8.67   14.40   26.85  353.44 ^ _0778_/Y (BUFx6f_ASAP7_75t_R)
                                         _0409_ (net)
                 14.59    0.87  354.31 ^ _0792_/A2 (OA21x2_ASAP7_75t_R)
     1    0.69    6.43   16.51  370.82 ^ _0792_/Y (OA21x2_ASAP7_75t_R)
                                         _0420_ (net)
                  6.43    0.01  370.82 ^ _0793_/B (OA21x2_ASAP7_75t_R)
     1    0.84    6.81   15.41  386.23 ^ _0793_/Y (OA21x2_ASAP7_75t_R)
                                         _0150_ (net)
                  6.81    0.03  386.26 ^ l_o_r[13]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                386.26   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ l_o_r[13]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.08  984.92   library setup time
                                984.92   data required time
-----------------------------------------------------------------------------
                                984.92   data required time
                               -386.26   data arrival time
-----------------------------------------------------------------------------
                                598.66   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
227.6525421142578

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7114

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
37.14037322998047

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8060

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
386.2601

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
598.6567

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
154.987973

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.40e-04   4.04e-06   2.32e-08   2.44e-04  66.9%
Combinational          7.64e-05   4.47e-05   6.33e-08   1.21e-04  33.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.17e-04   4.87e-05   8.65e-08   3.66e-04 100.0%
                          86.7%      13.3%       0.0%
