Timing Analyzer report for ads_bus_system
Tue Dec  2 13:07:39 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 15. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 25. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 26. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 35. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 36. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ads_bus_system                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processors 3-8         ;   0.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 307.88 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -2.248 ; -213.989        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.290 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -0.728 ; -10.953            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 0.528 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -156.000                      ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.248 ; demo_counter[2]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.814      ;
; -2.240 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.176      ;
; -2.231 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.167      ;
; -2.217 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM3     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.151      ;
; -2.203 ; demo_counter[5]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.769      ;
; -2.172 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.740      ;
; -2.161 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.093      ;
; -2.161 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.096      ;
; -2.153 ; demo_counter[4]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.719      ;
; -2.152 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.084      ;
; -2.150 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.082      ;
; -2.125 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.062      ;
; -2.116 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM7     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.050      ;
; -2.113 ; demo_counter[7]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.679      ;
; -2.111 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM3     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.041      ;
; -2.106 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM5     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.040      ;
; -2.103 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.671      ;
; -2.100 ; demo_counter[2]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.666      ;
; -2.091 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.027      ;
; -2.077 ; demo_counter[1]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.010      ;
; -2.075 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[3]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.995      ;
; -2.072 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.005      ;
; -2.067 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.003      ;
; -2.062 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.630      ;
; -2.059 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.991      ;
; -2.058 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.987      ;
; -2.058 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.994      ;
; -2.055 ; demo_counter[5]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.621      ;
; -2.051 ; master_port:master1_port|counter[2]                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.619      ;
; -2.050 ; master_port:master1_port|counter[7]                   ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.616      ;
; -2.039 ; demo_counter[11]                                      ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.605      ;
; -2.027 ; slave:slave2_inst|slave_port:sp|counter[3]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 2.594      ;
; -2.027 ; master_port:master1_port|counter[6]                   ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.593      ;
; -2.024 ; slave:slave1_inst|slave_port:sp|counter[1]            ; slave:slave1_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.955      ;
; -2.023 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|state.IDLE                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.959      ;
; -2.023 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave3_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.952      ;
; -2.020 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.952      ;
; -2.019 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.955      ;
; -2.019 ; demo_counter[13]                                      ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.585      ;
; -2.018 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.950      ;
; -2.016 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.948      ;
; -2.013 ; demo_counter[2]                                       ; demo_state.DEMO_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.579      ;
; -2.012 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.944      ;
; -2.012 ; slave:slave1_inst|slave_port:sp|counter[0]            ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.945      ;
; -2.010 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM7     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.940      ;
; -2.007 ; slave:slave1_inst|slave_port:sp|counter[7]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.941      ;
; -2.005 ; demo_counter[4]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.571      ;
; -2.004 ; demo_counter[2]                                       ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.570      ;
; -2.004 ; slave:slave1_inst|slave_port:sp|svalid                ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.939      ;
; -2.003 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.571      ;
; -2.002 ; demo_counter[2]                                       ; demo_counter[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.568      ;
; -2.000 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.920      ;
; -2.000 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|state.SREADY          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.568      ;
; -2.000 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM5     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.930      ;
; -1.996 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|state.IDLE            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.564      ;
; -1.994 ; slave:slave1_inst|slave_port:sp|counter[7]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.927      ;
; -1.993 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en      ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.925      ;
; -1.993 ; demo_counter[0]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.926      ;
; -1.993 ; slave:slave2_inst|slave_port:sp|counter[5]            ; slave:slave2_inst|slave_port:sp|counter[3]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.291      ; 3.279      ;
; -1.988 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.908      ;
; -1.987 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.919      ;
; -1.984 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.916      ;
; -1.984 ; master_port:master1_port|counter[3]                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.552      ;
; -1.982 ; demo_counter[3]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.915      ;
; -1.980 ; slave:slave2_inst|slave_port:sp|counter[5]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.914      ;
; -1.973 ; slave:slave3_inst|slave_port:sp|counter[0]            ; slave:slave3_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.907      ;
; -1.973 ; master_port:master1_port|counter[1]                   ; master_port:master1_port|counter[2]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 3.258      ;
; -1.973 ; demo_counter[9]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.539      ;
; -1.968 ; master_port:master1_port|state.WAIT                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.902      ;
; -1.966 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.901      ;
; -1.966 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.899      ;
; -1.966 ; slave:slave1_inst|slave_port:sp|counter[0]            ; slave:slave1_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.897      ;
; -1.965 ; demo_counter[7]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.531      ;
; -1.963 ; demo_counter[2]                                       ; demo_counter[15]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.881      ;
; -1.963 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.900      ;
; -1.960 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[1]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.896      ;
; -1.959 ; slave:slave2_inst|slave_port:sp|counter[2]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 2.526      ;
; -1.958 ; slave:slave2_inst|slave_port:sp|counter[3]            ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 2.525      ;
; -1.957 ; slave:slave1_inst|slave_port:sp|counter[5]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.894      ;
; -1.957 ; demo_counter[5]                                       ; demo_counter[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.523      ;
; -1.957 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.892      ;
; -1.955 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[0]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.891      ;
; -1.951 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0] ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.886      ;
; -1.948 ; slave:slave3_inst|slave_port:sp|counter[1]            ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.880      ;
; -1.947 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2       ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.882      ;
; -1.945 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.877      ;
; -1.944 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en      ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.873      ;
; -1.944 ; slave:slave1_inst|slave_port:sp|counter[5]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.880      ;
; -1.944 ; demo_counter[9]                                       ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.510      ;
; -1.940 ; demo_counter[11]                                      ; demo_state.DEMO_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.506      ;
; -1.939 ; slave:slave3_inst|slave_port:sp|counter[1]            ; slave:slave3_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.872      ;
; -1.936 ; slave:slave3_inst|slave_port:sp|counter[4]            ; slave:slave3_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 2.504      ;
; -1.936 ; slave:slave1_inst|slave_port:sp|counter[1]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.869      ;
; -1.934 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en      ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.870      ;
; -1.932 ; slave:slave1_inst|slave_port:sp|svalid                ; master_port:master1_port|state.IDLE                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.866      ;
; -1.931 ; slave:slave3_inst|slave_port:sp|counter[7]            ; slave:slave3_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.864      ;
; -1.929 ; demo_counter[1]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.862      ;
; -1.929 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.861      ;
; -1.928 ; demo_counter[9]                                       ; demo_state.DEMO_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 2.494      ;
; -1.925 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.857      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                             ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.290 ; master_port:master1_port|state.WAIT                    ; master_port:master1_port|state.ADDR                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 0.875      ;
; 0.343 ; demo_counter[2]                                        ; demo_counter[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[13]                                       ; demo_counter[13]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[15]                                       ; demo_counter[15]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[14]                                       ; demo_counter[14]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[11]                                       ; demo_counter[11]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[9]                                        ; demo_counter[9]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[7]                                        ; demo_counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[5]                                        ; demo_counter[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[4]                                        ; demo_counter[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master_port:master1_port|counter[4]                    ; master_port:master1_port|counter[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master_port:master1_port|counter[7]                    ; master_port:master1_port|counter[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; master_port:master1_port|counter[6]                    ; master_port:master1_port|counter[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|mode                   ; slave:slave3_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave2_inst|slave_port:sp|mode                   ; slave:slave2_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave3_inst|slave_port:sp|rcounter[0]            ; slave:slave3_inst|slave_port:sp|rcounter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.357 ; master_port:master1_port|mwdata                        ; master_port:master1_port|mwdata                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; demo_counter[0]                                        ; demo_counter[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; demo_state.DEMO_WAIT                                   ; demo_state.DEMO_WAIT                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; demo_counter[10]                                       ; demo_counter[10]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; demo_counter[12]                                       ; demo_counter[12]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; demo_counter[8]                                        ; demo_counter[8]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; demo_counter[6]                                        ; demo_counter[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; demo_counter[3]                                        ; demo_counter[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; demo_counter[1]                                        ; demo_counter[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|state.REQ                     ; master_port:master1_port|state.REQ                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|timeout[7]                    ; master_port:master1_port|timeout[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|timeout[5]                    ; master_port:master1_port|timeout[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|timeout[4]                    ; master_port:master1_port|timeout[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|timeout[3]                    ; master_port:master1_port|timeout[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|timeout[2]                    ; master_port:master1_port|timeout[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|timeout[1]                    ; master_port:master1_port|timeout[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|timeout[0]                    ; master_port:master1_port|timeout[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|timeout[6]                    ; master_port:master1_port|timeout[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1        ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|mode                          ; master_port:master1_port|mode                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT  ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|state.IDLE             ; slave:slave1_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|counter[7]             ; slave:slave1_inst|slave_port:sp|counter[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|mode                   ; slave:slave1_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|state.ADDR             ; slave:slave1_inst|slave_port:sp|state.ADDR                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|svalid                 ; slave:slave1_inst|slave_port:sp|svalid                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|state.WDATA            ; slave:slave1_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|state.RDATA            ; slave:slave1_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en       ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|state.IDLE             ; slave:slave2_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|state.WDATA                   ; master_port:master1_port|state.WDATA                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|mvalid                        ; master_port:master1_port|mvalid                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|counter[5]                    ; master_port:master1_port|counter[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave1_inst|slave_port:sp|state.RVALID           ; slave:slave1_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|state.RVALID           ; slave:slave2_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave2_inst|slave_port:sp|state.WDATA            ; slave:slave2_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]        ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]        ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; master_port:master1_port|state.SPLIT                   ; master_port:master1_port|state.SPLIT                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1         ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave3_inst|slave_port:sp|rcounter[3]            ; slave:slave3_inst|slave_port:sp|rcounter[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave3_inst|slave_port:sp|rcounter[2]            ; slave:slave3_inst|slave_port:sp|rcounter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; slave:slave3_inst|slave_port:sp|rcounter[1]            ; slave:slave3_inst|slave_port:sp|rcounter[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; m1_dmode                                               ; m1_dmode                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; slave:slave3_inst|slave_port:sp|state.IDLE             ; slave:slave3_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; slave:slave3_inst|slave_port:sp|state.WDATA            ; slave:slave3_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; slave:slave3_inst|slave_port:sp|state.SPLIT            ; slave:slave3_inst|slave_port:sp|state.SPLIT                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|state.WAIT                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; master_port:master1_port|counter[0]                    ; master_port:master1_port|counter[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; slave:slave1_inst|slave_port:sp|counter[0]             ; slave:slave1_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; slave:slave3_inst|slave_port:sp|counter[0]             ; slave:slave3_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; slave:slave2_inst|slave_port:sp|counter[0]             ; slave:slave2_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; reset_sync[0]                                          ; reset_sync[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; slave:slave2_inst|slave_memory_bram:sm|ren_prev        ; slave:slave2_inst|slave_memory_bram:sm|rvalid               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; slave:slave1_inst|slave_memory_bram:sm|ren_prev        ; slave:slave1_inst|slave_memory_bram:sm|rvalid               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.388 ; key0_sync[1]                                           ; demo_state.DEMO_START                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; key0_sync[1]                                           ; key0_sync[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.608      ;
; 0.408 ; slave:slave1_inst|slave_port:sp|state.SREADY           ; slave:slave1_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.627      ;
; 0.412 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2        ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.631      ;
; 0.413 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.632      ;
; 0.428 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.647      ;
; 0.433 ; master_port:master1_port|state.WAIT                    ; master_port:master1_port|timeout[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.652      ;
; 0.439 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|rcounter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.024      ;
; 0.454 ; slave:slave2_inst|slave_port:sp|state.IDLE             ; slave:slave2_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 1.038      ;
; 0.486 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|split_slave_addr[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.705      ;
; 0.488 ; slave:slave2_inst|slave_memory_bram:sm|rvalid          ; slave:slave2_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.707      ;
; 0.491 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|split_slave_addr[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.710      ;
; 0.507 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_grant          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.726      ;
; 0.507 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.725      ;
; 0.517 ; key0_sync[0]                                           ; key0_sync[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; m1_dmode                                               ; master_port:master1_port|mode                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.736      ;
; 0.532 ; demo_state.DEMO_START                                  ; m1_dvalid                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.751      ;
; 0.568 ; slave:slave2_inst|slave_port:sp|smemren                ; slave:slave2_inst|slave_memory_bram:sm|ren_prev             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; slave:slave2_inst|slave_port:sp|smemren                ; slave:slave2_inst|slave_memory_bram:sm|rvalid               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.572 ; demo_state.DEMO_START                                  ; demo_state.DEMO_WAIT                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                              ;
+--------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.728 ; reset_sync[2] ; demo_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.661      ;
; -0.728 ; reset_sync[2] ; demo_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.661      ;
; -0.728 ; reset_sync[2] ; demo_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.661      ;
; -0.464 ; reset_sync[2] ; demo_state.DEMO_DISPLAY  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 1.396      ;
; -0.464 ; reset_sync[2] ; demo_state.DEMO_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 1.396      ;
; -0.376 ; reset_sync[2] ; demo_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.376 ; reset_sync[2] ; demo_counter[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.376 ; reset_sync[2] ; demo_counter[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.376 ; reset_sync[2] ; demo_counter[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.376 ; reset_sync[2] ; demo_counter[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.376 ; reset_sync[2] ; demo_counter[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.376 ; reset_sync[2] ; demo_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.376 ; reset_sync[2] ; demo_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.376 ; reset_sync[2] ; demo_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 1.661      ;
; -0.360 ; reset_sync[2] ; demo_state.DEMO_IDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; demo_state.DEMO_WAIT     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; demo_counter[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; demo_counter[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; demo_counter[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; demo_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; m1_dmode                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; m1_dvalid                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; demo_state.DEMO_START    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; key0_sync[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; key0_sync[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.360 ; reset_sync[2] ; key0_sync[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.293      ;
; -0.137 ; reset_sync[2] ; display_data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 1.396      ;
; 0.016  ; reset_sync[2] ; display_data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 1.293      ;
; 0.016  ; reset_sync[2] ; display_data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 1.293      ;
; 0.016  ; reset_sync[2] ; display_slave[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 1.293      ;
+--------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                              ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.528 ; reset_sync[2] ; display_data[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.138      ;
; 0.528 ; reset_sync[2] ; display_data[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.138      ;
; 0.528 ; reset_sync[2] ; display_slave[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.138      ;
; 0.700 ; reset_sync[2] ; display_data[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 1.258      ;
; 0.919 ; reset_sync[2] ; demo_state.DEMO_IDLE     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; demo_state.DEMO_WAIT     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; demo_counter[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; demo_counter[12]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; demo_counter[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; demo_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; m1_dmode                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; m1_dvalid                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; demo_state.DEMO_START    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; key0_sync[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; key0_sync[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.919 ; reset_sync[2] ; key0_sync[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.138      ;
; 0.935 ; reset_sync[2] ; demo_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; reset_sync[2] ; demo_counter[13]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; reset_sync[2] ; demo_counter[15]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; reset_sync[2] ; demo_counter[14]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; reset_sync[2] ; demo_counter[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; reset_sync[2] ; demo_counter[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; reset_sync[2] ; demo_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; reset_sync[2] ; demo_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; reset_sync[2] ; demo_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.521      ;
; 1.040 ; reset_sync[2] ; demo_state.DEMO_DISPLAY  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.258      ;
; 1.040 ; reset_sync[2] ; demo_state.DEMO_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.258      ;
; 1.302 ; reset_sync[2] ; demo_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.521      ;
; 1.302 ; reset_sync[2] ; demo_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.521      ;
; 1.302 ; reset_sync[2] ; demo_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.521      ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 342.23 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.922 ; -177.455       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.258 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.536 ; -6.737            ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.476 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -156.000                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                       ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.922 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.864      ;
; -1.910 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.852      ;
; -1.906 ; demo_counter[2]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.516      ;
; -1.863 ; demo_counter[5]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.473      ;
; -1.851 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM3     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.791      ;
; -1.842 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.784      ;
; -1.832 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.771      ;
; -1.824 ; demo_counter[4]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.434      ;
; -1.820 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.759      ;
; -1.808 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.421      ;
; -1.805 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.749      ;
; -1.802 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.741      ;
; -1.790 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.403      ;
; -1.785 ; demo_counter[7]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.395      ;
; -1.781 ; demo_counter[2]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.391      ;
; -1.779 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.721      ;
; -1.776 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[3]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.704      ;
; -1.774 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.713      ;
; -1.770 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.712      ;
; -1.769 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM7     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.709      ;
; -1.758 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.700      ;
; -1.756 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM3     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.693      ;
; -1.754 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM5     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.694      ;
; -1.744 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.683      ;
; -1.742 ; demo_counter[1]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.681      ;
; -1.740 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 2.352      ;
; -1.738 ; demo_counter[5]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.348      ;
; -1.736 ; master_port:master1_port|counter[7]                   ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 2.347      ;
; -1.733 ; demo_counter[11]                                      ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.343      ;
; -1.733 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.671      ;
; -1.730 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.668      ;
; -1.724 ; master_port:master1_port|counter[2]                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.337      ;
; -1.723 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.659      ;
; -1.722 ; slave:slave1_inst|slave_port:sp|counter[7]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.662      ;
; -1.720 ; slave:slave1_inst|slave_port:sp|svalid                ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.662      ;
; -1.718 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.656      ;
; -1.716 ; master_port:master1_port|counter[6]                   ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 2.327      ;
; -1.716 ; demo_counter[13]                                      ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.326      ;
; -1.715 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.653      ;
; -1.714 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.656      ;
; -1.713 ; slave:slave2_inst|slave_port:sp|counter[5]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.654      ;
; -1.710 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|state.IDLE                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.653      ;
; -1.705 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|state.SREADY          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.318      ;
; -1.699 ; demo_counter[4]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.309      ;
; -1.699 ; slave:slave2_inst|slave_port:sp|counter[5]            ; slave:slave2_inst|slave_port:sp|counter[3]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.955      ;
; -1.696 ; slave:slave1_inst|slave_port:sp|counter[1]            ; slave:slave1_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.634      ;
; -1.694 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.622      ;
; -1.693 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|state.IDLE            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.306      ;
; -1.693 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.632      ;
; -1.690 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave3_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.626      ;
; -1.689 ; demo_counter[2]                                       ; demo_state.DEMO_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.299      ;
; -1.688 ; demo_counter[2]                                       ; demo_counter[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.298      ;
; -1.688 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.627      ;
; -1.685 ; slave:slave1_inst|slave_port:sp|counter[0]            ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.624      ;
; -1.683 ; slave:slave1_inst|slave_port:sp|counter[7]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.623      ;
; -1.682 ; demo_counter[2]                                       ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.292      ;
; -1.678 ; slave:slave2_inst|slave_port:sp|counter[3]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 2.290      ;
; -1.676 ; slave:slave1_inst|slave_port:sp|counter[5]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.620      ;
; -1.675 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0] ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.617      ;
; -1.674 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM7     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.611      ;
; -1.673 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.617      ;
; -1.672 ; slave:slave3_inst|slave_port:sp|counter[4]            ; slave:slave3_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.285      ;
; -1.671 ; demo_counter[0]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.610      ;
; -1.670 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.612      ;
; -1.670 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en      ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.606      ;
; -1.669 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.608      ;
; -1.669 ; slave:slave3_inst|slave_port:sp|counter[7]            ; slave:slave3_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.609      ;
; -1.666 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.594      ;
; -1.665 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|state.WDATA           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.278      ;
; -1.665 ; demo_counter[9]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.275      ;
; -1.665 ; master_port:master1_port|state.WAIT                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.606      ;
; -1.662 ; demo_counter[3]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.601      ;
; -1.660 ; demo_counter[2]                                       ; demo_counter[15]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.587      ;
; -1.660 ; master_port:master1_port|counter[1]                   ; master_port:master1_port|counter[2]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.260      ; 2.915      ;
; -1.660 ; demo_counter[7]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.270      ;
; -1.659 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM5     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.596      ;
; -1.658 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.600      ;
; -1.657 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en      ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.596      ;
; -1.653 ; slave:slave3_inst|slave_port:sp|counter[0]            ; slave:slave3_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.594      ;
; -1.649 ; slave:slave1_inst|slave_port:sp|counter[0]            ; slave:slave1_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.587      ;
; -1.648 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 2.260      ;
; -1.647 ; demo_counter[11]                                      ; demo_state.DEMO_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.257      ;
; -1.645 ; demo_counter[5]                                       ; demo_counter[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.255      ;
; -1.643 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.581      ;
; -1.642 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[1]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.585      ;
; -1.642 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en      ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.584      ;
; -1.640 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.579      ;
; -1.640 ; demo_counter[9]                                       ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.250      ;
; -1.640 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.578      ;
; -1.639 ; slave:slave1_inst|slave_port:sp|svalid                ; master_port:master1_port|counter[0]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.580      ;
; -1.638 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2       ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.580      ;
; -1.638 ; master_port:master1_port|counter[3]                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.251      ;
; -1.637 ; slave:slave1_inst|slave_port:sp|counter[5]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.581      ;
; -1.637 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1] ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.579      ;
; -1.636 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[0]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.579      ;
; -1.632 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.568      ;
; -1.630 ; demo_counter[13]                                      ; demo_state.DEMO_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 2.240      ;
; -1.628 ; slave:slave1_inst|slave_port:sp|svalid                ; master_port:master1_port|state.IDLE                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.569      ;
; -1.628 ; slave:slave2_inst|slave_port:sp|counter[5]            ; slave:slave2_inst|slave_port:sp|state.SREADY          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.569      ;
; -1.627 ; slave:slave3_inst|slave_port:sp|counter[1]            ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.566      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                              ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.258 ; master_port:master1_port|state.WAIT                    ; master_port:master1_port|state.ADDR                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.785      ;
; 0.298 ; master_port:master1_port|counter[4]                    ; master_port:master1_port|counter[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master_port:master1_port|counter[7]                    ; master_port:master1_port|counter[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; master_port:master1_port|counter[6]                    ; master_port:master1_port|counter[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; demo_counter[2]                                        ; demo_counter[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[13]                                       ; demo_counter[13]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[15]                                       ; demo_counter[15]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[14]                                       ; demo_counter[14]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[11]                                       ; demo_counter[11]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[9]                                        ; demo_counter[9]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[7]                                        ; demo_counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[5]                                        ; demo_counter[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[4]                                        ; demo_counter[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|mode                   ; slave:slave3_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|mode                   ; slave:slave2_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave3_inst|slave_port:sp|rcounter[0]            ; slave:slave3_inst|slave_port:sp|rcounter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; demo_state.DEMO_WAIT                                   ; demo_state.DEMO_WAIT                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; demo_counter[10]                                       ; demo_counter[10]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; demo_counter[12]                                       ; demo_counter[12]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; demo_counter[8]                                        ; demo_counter[8]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; demo_counter[6]                                        ; demo_counter[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; m1_dmode                                               ; m1_dmode                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; demo_counter[0]                                        ; demo_counter[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; demo_counter[3]                                        ; demo_counter[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; demo_counter[1]                                        ; demo_counter[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|state.REQ                     ; master_port:master1_port|state.REQ                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|timeout[7]                    ; master_port:master1_port|timeout[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|timeout[5]                    ; master_port:master1_port|timeout[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|timeout[4]                    ; master_port:master1_port|timeout[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|timeout[3]                    ; master_port:master1_port|timeout[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|timeout[2]                    ; master_port:master1_port|timeout[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|timeout[1]                    ; master_port:master1_port|timeout[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|timeout[0]                    ; master_port:master1_port|timeout[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|timeout[6]                    ; master_port:master1_port|timeout[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1        ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|mode                          ; master_port:master1_port|mode                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT  ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.IDLE             ; slave:slave1_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|counter[7]             ; slave:slave1_inst|slave_port:sp|counter[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.ADDR             ; slave:slave1_inst|slave_port:sp|state.ADDR                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|svalid                 ; slave:slave1_inst|slave_port:sp|svalid                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.WDATA            ; slave:slave1_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.RDATA            ; slave:slave1_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en       ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|state.IDLE             ; slave:slave2_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|mwdata                        ; master_port:master1_port|mwdata                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|state.WDATA                   ; master_port:master1_port|state.WDATA                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|mvalid                        ; master_port:master1_port|mvalid                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|counter[5]                    ; master_port:master1_port|counter[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave1_inst|slave_port:sp|state.RVALID           ; slave:slave1_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|state.RVALID           ; slave:slave2_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; slave:slave2_inst|slave_port:sp|state.WDATA            ; slave:slave2_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]        ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]        ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; master_port:master1_port|state.SPLIT                   ; master_port:master1_port|state.SPLIT                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1         ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; slave:slave1_inst|slave_port:sp|mode                   ; slave:slave1_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; slave:slave3_inst|slave_port:sp|state.IDLE             ; slave:slave3_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; slave:slave3_inst|slave_port:sp|state.WDATA            ; slave:slave3_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; slave:slave3_inst|slave_port:sp|state.SPLIT            ; slave:slave3_inst|slave_port:sp|state.SPLIT                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; slave:slave3_inst|slave_port:sp|rcounter[3]            ; slave:slave3_inst|slave_port:sp|rcounter[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; slave:slave3_inst|slave_port:sp|rcounter[2]            ; slave:slave3_inst|slave_port:sp|rcounter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; slave:slave3_inst|slave_port:sp|rcounter[1]            ; slave:slave3_inst|slave_port:sp|rcounter[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|state.WAIT                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; slave:slave1_inst|slave_port:sp|counter[0]             ; slave:slave1_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; slave:slave3_inst|slave_port:sp|counter[0]             ; slave:slave3_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; slave:slave2_inst|slave_port:sp|counter[0]             ; slave:slave2_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; master_port:master1_port|counter[0]                    ; master_port:master1_port|counter[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; slave:slave2_inst|slave_memory_bram:sm|ren_prev        ; slave:slave2_inst|slave_memory_bram:sm|rvalid               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_sync[0]                                          ; reset_sync[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; slave:slave1_inst|slave_memory_bram:sm|ren_prev        ; slave:slave1_inst|slave_memory_bram:sm|rvalid               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.350 ; key0_sync[1]                                           ; demo_state.DEMO_START                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.550      ;
; 0.351 ; key0_sync[1]                                           ; key0_sync[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.551      ;
; 0.364 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.563      ;
; 0.367 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2        ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.566      ;
; 0.369 ; slave:slave1_inst|slave_port:sp|state.SREADY           ; slave:slave1_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.568      ;
; 0.380 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.579      ;
; 0.382 ; master_port:master1_port|state.WAIT                    ; master_port:master1_port|timeout[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.581      ;
; 0.391 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|rcounter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.918      ;
; 0.411 ; slave:slave2_inst|slave_port:sp|state.IDLE             ; slave:slave2_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.937      ;
; 0.438 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|split_slave_addr[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.637      ;
; 0.441 ; slave:slave2_inst|slave_memory_bram:sm|rvalid          ; slave:slave2_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.640      ;
; 0.443 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|split_slave_addr[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.642      ;
; 0.456 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_grant          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.655      ;
; 0.457 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.655      ;
; 0.465 ; key0_sync[0]                                           ; key0_sync[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.665      ;
; 0.476 ; demo_state.DEMO_START                                  ; m1_dvalid                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.676      ;
; 0.477 ; m1_dmode                                               ; master_port:master1_port|mode                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.676      ;
; 0.510 ; slave:slave2_inst|slave_port:sp|smemren                ; slave:slave2_inst|slave_memory_bram:sm|ren_prev             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; demo_state.DEMO_START                                  ; demo_state.DEMO_WAIT                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; demo_state.DEMO_START                                  ; m1_dmode                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.710      ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                               ;
+--------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.536 ; reset_sync[2] ; demo_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 1.476      ;
; -0.536 ; reset_sync[2] ; demo_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 1.476      ;
; -0.536 ; reset_sync[2] ; demo_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 1.476      ;
; -0.299 ; reset_sync[2] ; demo_state.DEMO_DISPLAY  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.238      ;
; -0.299 ; reset_sync[2] ; demo_state.DEMO_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.238      ;
; -0.220 ; reset_sync[2] ; demo_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.220 ; reset_sync[2] ; demo_counter[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.220 ; reset_sync[2] ; demo_counter[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.220 ; reset_sync[2] ; demo_counter[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.220 ; reset_sync[2] ; demo_counter[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.220 ; reset_sync[2] ; demo_counter[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.220 ; reset_sync[2] ; demo_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.220 ; reset_sync[2] ; demo_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.220 ; reset_sync[2] ; demo_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 1.476      ;
; -0.212 ; reset_sync[2] ; demo_state.DEMO_IDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; demo_state.DEMO_WAIT     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; demo_counter[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; demo_counter[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; demo_counter[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; demo_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; m1_dmode                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; m1_dvalid                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; demo_state.DEMO_START    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; key0_sync[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; key0_sync[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.212 ; reset_sync[2] ; key0_sync[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 1.151      ;
; -0.007 ; reset_sync[2] ; display_data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.236      ; 1.238      ;
; 0.127  ; reset_sync[2] ; display_data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 1.151      ;
; 0.127  ; reset_sync[2] ; display_data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 1.151      ;
; 0.127  ; reset_sync[2] ; display_slave[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 1.151      ;
+--------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                               ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.476 ; reset_sync[2] ; display_data[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 1.028      ;
; 0.476 ; reset_sync[2] ; display_data[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 1.028      ;
; 0.476 ; reset_sync[2] ; display_slave[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 1.028      ;
; 0.642 ; reset_sync[2] ; display_data[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 1.145      ;
; 0.828 ; reset_sync[2] ; demo_state.DEMO_IDLE     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; demo_state.DEMO_WAIT     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; demo_counter[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; demo_counter[12]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; demo_counter[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; demo_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; m1_dmode                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; m1_dvalid                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; demo_state.DEMO_START    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; key0_sync[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; key0_sync[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; reset_sync[2] ; key0_sync[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.854 ; reset_sync[2] ; demo_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.854 ; reset_sync[2] ; demo_counter[13]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.854 ; reset_sync[2] ; demo_counter[15]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.854 ; reset_sync[2] ; demo_counter[14]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.854 ; reset_sync[2] ; demo_counter[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.854 ; reset_sync[2] ; demo_counter[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.854 ; reset_sync[2] ; demo_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.854 ; reset_sync[2] ; demo_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.854 ; reset_sync[2] ; demo_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.383      ;
; 0.946 ; reset_sync[2] ; demo_state.DEMO_DISPLAY  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.145      ;
; 0.946 ; reset_sync[2] ; demo_state.DEMO_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.145      ;
; 1.183 ; reset_sync[2] ; demo_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.383      ;
; 1.183 ; reset_sync[2] ; demo_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.383      ;
; 1.183 ; reset_sync[2] ; demo_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.383      ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.841 ; -61.163        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.156 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 0.002 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.294 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -199.508                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                       ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.841 ; demo_counter[2]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.592      ;
; -0.818 ; demo_counter[5]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.569      ;
; -0.802 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.752      ;
; -0.801 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.751      ;
; -0.800 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM3     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.751      ;
; -0.800 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.750      ;
; -0.798 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.751      ;
; -0.788 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.741      ;
; -0.787 ; demo_counter[4]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.538      ;
; -0.774 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM3     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.722      ;
; -0.772 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.526      ;
; -0.761 ; demo_counter[7]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.512      ;
; -0.756 ; demo_counter[1]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.706      ;
; -0.753 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.707      ;
; -0.752 ; demo_counter[2]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.503      ;
; -0.746 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.699      ;
; -0.745 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 1.498      ;
; -0.742 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM5     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.693      ;
; -0.739 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM7     ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.690      ;
; -0.737 ; master_port:master1_port|state.WAIT                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.688      ;
; -0.736 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.683      ;
; -0.731 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.684      ;
; -0.730 ; demo_state.DEMO_DISPLAY                               ; demo_counter[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.681      ;
; -0.730 ; demo_state.DEMO_DISPLAY                               ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.681      ;
; -0.729 ; demo_counter[5]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.480      ;
; -0.727 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.481      ;
; -0.716 ; slave:slave1_inst|slave_port:sp|counter[1]            ; slave:slave1_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.665      ;
; -0.716 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM5     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.664      ;
; -0.716 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.666      ;
; -0.715 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en      ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.665      ;
; -0.714 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.664      ;
; -0.713 ; slave:slave1_inst|slave_port:sp|svalid                ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.665      ;
; -0.713 ; slave:slave1_inst|slave_port:sp|counter[3]_OTERM7     ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.661      ;
; -0.712 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave3_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.659      ;
; -0.711 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.661      ;
; -0.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.660      ;
; -0.710 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[3]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.654      ;
; -0.708 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2       ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.659      ;
; -0.708 ; demo_counter[0]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.658      ;
; -0.707 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.656      ;
; -0.707 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.657      ;
; -0.701 ; demo_counter[3]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.651      ;
; -0.700 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.653      ;
; -0.698 ; demo_counter[4]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.449      ;
; -0.696 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.645      ;
; -0.696 ; master_port:master1_port|counter[1]                   ; master_port:master1_port|counter[2]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.836      ;
; -0.696 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 1.449      ;
; -0.695 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|state.IDLE                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.648      ;
; -0.694 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; slave:slave2_inst|slave_port:sp|counter[5]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.643      ;
; -0.693 ; master_port:master1_port|counter[3]                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 1.446      ;
; -0.690 ; slave:slave1_inst|slave_port:sp|svalid                ; master_port:master1_port|state.IDLE                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.643      ;
; -0.689 ; slave:slave2_inst|slave_port:sp|state.IDLE            ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.IDLE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.643      ;
; -0.689 ; demo_counter[2]                                       ; demo_counter[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.440      ;
; -0.687 ; demo_counter[2]                                       ; demo_state.DEMO_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.438      ;
; -0.686 ; demo_counter[9]                                       ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.437      ;
; -0.685 ; slave:slave2_inst|slave_port:sp|counter[3]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 1.438      ;
; -0.685 ; demo_counter[2]                                       ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.436      ;
; -0.682 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.626      ;
; -0.682 ; demo_counter[9]                                       ; demo_counter[10]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.433      ;
; -0.682 ; slave:slave2_inst|slave_port:sp|counter[5]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.633      ;
; -0.682 ; slave:slave1_inst|slave_port:sp|counter[0]            ; slave:slave1_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.631      ;
; -0.679 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|state.SREADY          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.433      ;
; -0.678 ; slave:slave3_inst|slave_port:sp|counter[1]            ; slave:slave3_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.629      ;
; -0.678 ; slave:slave1_inst|slave_port:sp|counter[7]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.629      ;
; -0.678 ; slave:slave2_inst|slave_port:sp|counter[5]            ; slave:slave2_inst|slave_port:sp|counter[3]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.819      ;
; -0.678 ; master_port:master1_port|counter[2]                   ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 1.431      ;
; -0.677 ; master_port:master1_port|counter[7]                   ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.429      ;
; -0.677 ; demo_counter[11]                                      ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.428      ;
; -0.676 ; demo_counter[9]                                       ; demo_state.DEMO_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.427      ;
; -0.675 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.625      ;
; -0.673 ; slave:slave1_inst|slave_port:sp|counter[7]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.624      ;
; -0.672 ; slave:slave3_inst|slave_port:sp|counter[0]            ; slave:slave3_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.623      ;
; -0.672 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[0]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.626      ;
; -0.672 ; demo_counter[7]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.423      ;
; -0.671 ; slave:slave1_inst|slave_port:sp|state.IDLE            ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.IDLE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.622      ;
; -0.669 ; master_port:master1_port|counter[6]                   ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.421      ;
; -0.668 ; demo_state.DEMO_DISPLAY                               ; demo_counter[1]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.620      ;
; -0.668 ; slave:slave2_inst|slave_port:sp|counter[7]            ; slave:slave2_inst|slave_port:sp|counter[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.612      ;
; -0.668 ; demo_counter[13]                                      ; demo_state.DEMO_WAIT                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.419      ;
; -0.667 ; demo_counter[1]                                       ; demo_counter[12]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.617      ;
; -0.666 ; demo_state.DEMO_DISPLAY                               ; demo_counter[3]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.618      ;
; -0.666 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]       ; master_port:master1_port|counter[1]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.619      ;
; -0.666 ; demo_counter[5]                                       ; demo_counter[6]                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 1.417      ;
; -0.665 ; slave:slave1_inst|slave_port:sp|counter[0]            ; slave:slave1_inst|slave_port:sp|counter[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.615      ;
; -0.663 ; demo_counter[2]                                       ; demo_counter[15]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.605      ;
; -0.663 ; slave:slave3_inst|slave_port:sp|counter[1]            ; slave:slave3_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.613      ;
; -0.662 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[0] ; master_port:master1_port|state.WAIT                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.614      ;
; -0.662 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]       ; master_port:master1_port|counter[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.616      ;
; -0.661 ; slave:slave2_inst|slave_port:sp|counter[1]            ; slave:slave2_inst|slave_port:sp|state.IDLE            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.415      ;
; -0.661 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR       ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.614      ;
; -0.659 ; slave:slave3_inst|slave_port:sp|state.IDLE            ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.IDLE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.614      ;
; -0.658 ; slave:slave2_inst|slave_port:sp|counter[3]            ; slave:slave2_inst|slave_port:sp|counter[6]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.410      ;
; -0.655 ; bus_m2_s3:bus_inst|mux2:mctrl_mux|out[0]~0_OTERM1     ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.605      ;
; -0.651 ; slave:slave1_inst|slave_port:sp|counter[1]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.601      ;
; -0.650 ; slave:slave1_inst|slave_port:sp|counter[4]            ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.600      ;
; -0.650 ; slave:slave1_inst|slave_port:sp|counter[5]            ; slave:slave1_inst|slave_port:sp|counter[7]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.604      ;
; -0.646 ; slave:slave2_inst|slave_port:sp|counter[2]            ; slave:slave2_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 1.399      ;
; -0.645 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en      ; slave:slave1_inst|slave_port:sp|counter[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.598      ;
; -0.645 ; slave:slave1_inst|slave_port:sp|counter[5]            ; slave:slave1_inst|slave_port:sp|counter[4]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.599      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                              ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; master_port:master1_port|state.WAIT                    ; master_port:master1_port|state.ADDR                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.474      ;
; 0.178 ; demo_counter[2]                                        ; demo_counter[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[13]                                       ; demo_counter[13]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[15]                                       ; demo_counter[15]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[14]                                       ; demo_counter[14]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[11]                                       ; demo_counter[11]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[9]                                        ; demo_counter[9]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[7]                                        ; demo_counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[5]                                        ; demo_counter[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[4]                                        ; demo_counter[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|mode                   ; slave:slave3_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|mode                   ; slave:slave2_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master_port:master1_port|counter[4]                    ; master_port:master1_port|counter[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master_port:master1_port|counter[7]                    ; master_port:master1_port|counter[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; master_port:master1_port|counter[6]                    ; master_port:master1_port|counter[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave3_inst|slave_port:sp|rcounter[0]            ; slave:slave3_inst|slave_port:sp|rcounter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; master_port:master1_port|state.REQ                     ; master_port:master1_port|state.REQ                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|timeout[7]                    ; master_port:master1_port|timeout[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|timeout[5]                    ; master_port:master1_port|timeout[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|timeout[4]                    ; master_port:master1_port|timeout[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|timeout[3]                    ; master_port:master1_port|timeout[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|timeout[2]                    ; master_port:master1_port|timeout[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|timeout[1]                    ; master_port:master1_port|timeout[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|timeout[0]                    ; master_port:master1_port|timeout[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|timeout[6]                    ; master_port:master1_port|timeout[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1        ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|mode                          ; master_port:master1_port|mode                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT  ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.CONNECT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave1_inst|slave_port:sp|state.IDLE             ; slave:slave1_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave1_inst|slave_port:sp|state.ADDR             ; slave:slave1_inst|slave_port:sp|state.ADDR                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; slave:slave1_inst|slave_port:sp|svalid                 ; slave:slave1_inst|slave_port:sp|svalid                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|state.WDATA                   ; master_port:master1_port|state.WDATA                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|mvalid                        ; master_port:master1_port|mvalid                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|counter[5]                    ; master_port:master1_port|counter[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; master_port:master1_port|state.SPLIT                   ; master_port:master1_port|state.SPLIT                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; demo_counter[0]                                        ; demo_counter[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; demo_state.DEMO_WAIT                                   ; demo_state.DEMO_WAIT                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; demo_counter[10]                                       ; demo_counter[10]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; demo_counter[12]                                       ; demo_counter[12]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; demo_counter[8]                                        ; demo_counter[8]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; demo_counter[6]                                        ; demo_counter[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; demo_counter[3]                                        ; demo_counter[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; demo_counter[1]                                        ; demo_counter[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|counter[7]             ; slave:slave1_inst|slave_port:sp|counter[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|mode                   ; slave:slave1_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|state.WDATA            ; slave:slave1_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|state.RDATA            ; slave:slave1_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en       ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave3_inst|slave_port:sp|state.IDLE             ; slave:slave3_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave2_inst|slave_port:sp|state.IDLE             ; slave:slave2_inst|slave_port:sp|state.IDLE                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; master_port:master1_port|mwdata                        ; master_port:master1_port|mwdata                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave1_inst|slave_port:sp|state.RVALID           ; slave:slave1_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave2_inst|slave_port:sp|state.RVALID           ; slave:slave2_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave2_inst|slave_port:sp|state.WDATA            ; slave:slave2_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave3_inst|slave_port:sp|state.WDATA            ; slave:slave3_inst|slave_port:sp|state.WDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]        ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]        ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1         ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|msplit1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave3_inst|slave_port:sp|state.SPLIT            ; slave:slave3_inst|slave_port:sp|state.SPLIT                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave3_inst|slave_port:sp|rcounter[3]            ; slave:slave3_inst|slave_port:sp|rcounter[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave3_inst|slave_port:sp|rcounter[2]            ; slave:slave3_inst|slave_port:sp|rcounter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave3_inst|slave_port:sp|rcounter[1]            ; slave:slave3_inst|slave_port:sp|rcounter[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|state.WAIT                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; m1_dmode                                               ; m1_dmode                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; slave:slave1_inst|slave_port:sp|counter[0]             ; slave:slave1_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; slave:slave3_inst|slave_port:sp|counter[0]             ; slave:slave3_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_sync[0]                                          ; reset_sync[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; slave:slave2_inst|slave_port:sp|counter[0]             ; slave:slave2_inst|slave_port:sp|counter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; master_port:master1_port|counter[0]                    ; master_port:master1_port|counter[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; slave:slave2_inst|slave_memory_bram:sm|ren_prev        ; slave:slave2_inst|slave_memory_bram:sm|rvalid               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; slave:slave1_inst|slave_memory_bram:sm|ren_prev        ; slave:slave1_inst|slave_memory_bram:sm|rvalid               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.202 ; key0_sync[1]                                           ; demo_state.DEMO_START                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; key0_sync[1]                                           ; key0_sync[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.323      ;
; 0.213 ; slave:slave1_inst|slave_port:sp|state.SREADY           ; slave:slave1_inst|slave_port:sp|state.RVALID                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.218 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.339      ;
; 0.218 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2        ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.339      ;
; 0.221 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|rcounter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.539      ;
; 0.228 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR     ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.349      ;
; 0.229 ; master_port:master1_port|state.WAIT                    ; master_port:master1_port|timeout[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.350      ;
; 0.237 ; slave:slave2_inst|slave_port:sp|state.IDLE             ; slave:slave2_inst|slave_port:sp|mode                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.554      ;
; 0.258 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[2]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|split_slave_addr[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; slave:slave2_inst|slave_memory_bram:sm|rvalid          ; slave:slave2_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.378      ;
; 0.264 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_addr[1]  ; bus_m2_s3:bus_inst|addr_decoder:decoder|split_slave_addr[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; m1_dmode                                               ; master_port:master1_port|mode                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; slave:slave3_inst|slave_port:sp|state.WAIT             ; slave:slave3_inst|slave_port:sp|state.RDATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; key0_sync[0]                                           ; key0_sync[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner.SM1 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_grant          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.391      ;
; 0.275 ; demo_state.DEMO_START                                  ; m1_dvalid                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.395      ;
; 0.305 ; slave:slave2_inst|slave_port:sp|smemren                ; slave:slave2_inst|slave_memory_bram:sm|ren_prev             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; demo_state.DEMO_START                                  ; demo_state.DEMO_WAIT                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; demo_state.DEMO_START                                  ; m1_dmode                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
+-------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                              ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.002 ; reset_sync[2] ; demo_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 0.950      ;
; 0.002 ; reset_sync[2] ; demo_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 0.950      ;
; 0.002 ; reset_sync[2] ; demo_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 0.950      ;
; 0.160 ; reset_sync[2] ; demo_state.DEMO_DISPLAY  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 0.790      ;
; 0.160 ; reset_sync[2] ; demo_state.DEMO_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 0.790      ;
; 0.192 ; reset_sync[2] ; demo_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.192 ; reset_sync[2] ; demo_counter[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.192 ; reset_sync[2] ; demo_counter[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.192 ; reset_sync[2] ; demo_counter[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.192 ; reset_sync[2] ; demo_counter[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.192 ; reset_sync[2] ; demo_counter[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.192 ; reset_sync[2] ; demo_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.192 ; reset_sync[2] ; demo_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.192 ; reset_sync[2] ; demo_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 0.950      ;
; 0.222 ; reset_sync[2] ; demo_state.DEMO_IDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; demo_state.DEMO_WAIT     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; demo_counter[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; demo_counter[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; demo_counter[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; demo_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; m1_dmode                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; m1_dvalid                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; demo_state.DEMO_START    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; key0_sync[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; key0_sync[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.222 ; reset_sync[2] ; key0_sync[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 0.729      ;
; 0.337 ; reset_sync[2] ; display_data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 0.790      ;
; 0.422 ; reset_sync[2] ; display_data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 0.729      ;
; 0.422 ; reset_sync[2] ; display_data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 0.729      ;
; 0.422 ; reset_sync[2] ; display_slave[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 0.729      ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                               ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.294 ; reset_sync[2] ; display_data[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.623      ;
; 0.294 ; reset_sync[2] ; display_data[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.623      ;
; 0.294 ; reset_sync[2] ; display_slave[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.623      ;
; 0.379 ; reset_sync[2] ; display_data[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.683      ;
; 0.498 ; reset_sync[2] ; demo_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.498 ; reset_sync[2] ; demo_counter[13]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.498 ; reset_sync[2] ; demo_counter[15]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.498 ; reset_sync[2] ; demo_counter[14]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.498 ; reset_sync[2] ; demo_counter[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.498 ; reset_sync[2] ; demo_counter[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.498 ; reset_sync[2] ; demo_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.498 ; reset_sync[2] ; demo_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.498 ; reset_sync[2] ; demo_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.818      ;
; 0.503 ; reset_sync[2] ; demo_state.DEMO_IDLE     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; demo_state.DEMO_WAIT     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; demo_counter[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; demo_counter[12]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; demo_counter[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; demo_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; m1_dmode                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; m1_dvalid                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; demo_state.DEMO_START    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; key0_sync[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; key0_sync[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_sync[2] ; key0_sync[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.623      ;
; 0.563 ; reset_sync[2] ; demo_state.DEMO_DISPLAY  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.683      ;
; 0.563 ; reset_sync[2] ; demo_state.DEMO_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.683      ;
; 0.697 ; reset_sync[2] ; demo_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.818      ;
; 0.697 ; reset_sync[2] ; demo_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.818      ;
; 0.697 ; reset_sync[2] ; demo_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.818      ;
+-------+---------------+--------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.248   ; 0.156 ; -0.728   ; 0.294   ; -3.000              ;
;  CLOCK_50        ; -2.248   ; 0.156 ; -0.728   ; 0.294   ; -3.000              ;
; Design-wide TNS  ; -213.989 ; 0.0   ; -10.953  ; 0.0     ; -199.508            ;
;  CLOCK_50        ; -213.989 ; 0.000 ; -10.953  ; 0.000   ; -199.508            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2732     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2732     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  2 13:07:38 2025
Info: Command: quartus_sta ads_bus_system -c ads_bus_system
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ads_bus_system.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.248            -213.989 CLOCK_50 
Info (332146): Worst-case hold slack is 0.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.290               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.728             -10.953 CLOCK_50 
Info (332146): Worst-case removal slack is 0.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.528               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -156.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.922
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.922            -177.455 CLOCK_50 
Info (332146): Worst-case hold slack is 0.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.258               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.536
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.536              -6.737 CLOCK_50 
Info (332146): Worst-case removal slack is 0.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.476               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -156.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.841
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.841             -61.163 CLOCK_50 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 0.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.002               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -199.508 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Tue Dec  2 13:07:39 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


