# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model memory_controller
.inputs clk addr1[0] addr1[1] addr1[2] addr1[3] addr2[0] addr2[1] addr2[2] addr2[3] we1 we2 data1[0] data1[1] data1[2] data1[3] data2[0] data2[1] data2[2] data2[3]
.outputs sp_out[0] sp_out[1] sp_out[2] sp_out[3] dp_out1[0] dp_out1[1] dp_out1[2] dp_out1[3] dp_out2[0] dp_out2[1] dp_out2[2] dp_out2[3]
.subckt $dff CLK=clk D[0]=dpi_out1[0] D[1]=dpi_out1[1] D[2]=dpi_out1[2] D[3]=dpi_out1[3] Q[0]=dp_out1[0] Q[1]=dp_out1[1] Q[2]=dp_out1[2] Q[3]=dp_out1[3]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000100
.subckt $dff CLK=clk D[0]=dpi_out2[0] D[1]=dpi_out2[1] D[2]=dpi_out2[2] D[3]=dpi_out2[3] Q[0]=dp_out2[0] Q[1]=dp_out2[1] Q[2]=dp_out2[2] Q[3]=dp_out2[3]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000100
.subckt dual_port_ram addr1[0]=addr1[0] addr2[0]=addr2[0] clock=clk data1[0]=data1[0] data2[0]=data2[0] out1[0]=dpi_out1[0] out2[0]=dpi_out2[0] we1=we1 we2=we2
.param ADDR_WIDTH 00000000000000000000000000000100
.param DATA_WIDTH 00000000000000000000000000000100
.subckt $dff CLK=clk D[0]=spi_out[0] D[1]=spi_out[1] D[2]=spi_out[2] D[3]=spi_out[3] Q[0]=sp_out[0] Q[1]=sp_out[1] Q[2]=sp_out[2] Q[3]=sp_out[3]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000100
.subckt single_port_ram addr[0]=addr1[0] clock=clk data[0]=data1[0] out[0]=spi_out[0] we=we1
.param ADDR_WIDTH 00000000000000000000000000000100
.param DATA_WIDTH 00000000000000000000000000000100
.end
