{
    "line_num": [
        [
            13,
            13
        ],
        [
            9,
            11
        ]
    ],
    "blocks": [
        "  assign o_input_sync = r_input_sync_2;",
        "  always @(posedge i_clk) begin\n    {r_input_sync_2, r_input_sync_1} <= {r_input_sync_1, i_input};\n  end"
    ]
}