# HDLBits Solution

HDLBits Problem Sets : https://hdlbits.01xz.net/wiki/Problem_sets <br>
A personal collection of Verilog solutions to problems from HDLBits. All Verilog files include **inline comments** (`//`) to explain the exercise and code. This helps in learning, reviewing, and sharing concepts clearly with others.

## ğŸ“ˆ Progress

| Section                             | Status          |
|-------------------------------------|-----------------|
| ğŸŸ¢ Getting Started                   | âœ… Completed     |
| ğŸ”¤ Verilog Language                  | âœ… Completed     |
| ğŸ”§ Circuits                          | ğŸ• In Progress   |
| ğŸ“Š Verification: Reading Simulations| ğŸ”œ Not Started   |
| ğŸ§ª Verification: Writing Testbenches| ğŸ”œ Not Started   |
| ğŸ“ CS450                            | ğŸ”œ Not Started   |

## ğŸ“© Contact
Feel free to reach out if you have any questions! <br>
âœ‰ï¸ GMAIL : kasmykas2233@gmail.com <br>
ğŸŒ HackMD : https://hackmd.io/@wui0p/S1RqsJ_fee
