ğŸ”· 4-Bit Arithmetic Logic Unit (ALU) â€“ Verilog HDL
ğŸ§¾ Project Overview

This project implements a fully modular 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL.
The ALU is capable of performing a wide range of arithmetic, logical, and bit-rotation operations.

Each operation is designed as an independent Verilog module, making the system easy to understand, debug, and extend.
All modules are integrated into a top-level module (alu_top.v), which selects the required operation based on an opcode.

The design is verified using a dedicated testbench and simulated in Xilinx Vivado.

âš™ï¸ Supported Operations
ğŸ”¢ Arithmetic Operations

Addition

Subtraction

Multiplication

Division

Modulo

ğŸ”£ Logical Operations

AND

OR

XOR

NOT

ğŸ”„ Bitwise Rotation Operations

Left Rotation

Right Rotation

ğŸ§© Modular Design Architecture

Each ALU function is implemented as a separate Verilog module to ensure modularity and reusability.

4_bit_alu/
â”œâ”€â”€ alu_top.v        # Top-level module (opcode-based selection)
â”œâ”€â”€ adder.v          # Addition module
â”œâ”€â”€ subtractor.v     # Subtraction module
â”œâ”€â”€ multiplier.v     # Multiplication module
â”œâ”€â”€ divider.v        # Division module
â”œâ”€â”€ modulo.v         # Modulo operation
â”œâ”€â”€ logic_unit.v     # AND, OR, XOR, NOT
â”œâ”€â”€ rotate_left.v    # Left rotation
â”œâ”€â”€ rotate_right.v   # Right rotation
â”œâ”€â”€ alu_tb.v         # Testbench
â”œâ”€â”€ README.md        # Documentation
â””â”€â”€ LICENSE

ğŸ§  Top-Level Module (alu_top.v)

The alu_top.v file acts as the control unit of the ALU.

Accepts two 4-bit inputs (A and B)

Uses an opcode to select the operation

Outputs the computed result

ğŸ“Ÿ Opcode Mapping (Example)
Opcode	Operation
0000	Addition
0001	Subtraction
0010	Multiplication
0011	Division
0100	Modulo
0101	AND
0110	OR
0111	XOR
1000	NOT
1001	Left Rotation
1010	Right Rotation
ğŸ§ª Testbench & Verification

Testbench File: alu_tb.v

Applies multiple test vectors for all operations

Verifies correctness of outputs for each opcode

Simulated using Xilinx Vivado

ğŸ›  Tools & Technologies

Hardware Description Language: Verilog HDL

Simulation Tool: Xilinx Vivado

ğŸš€ How to Run the Project

Open Xilinx Vivado

Create a new RTL project

Add all .v source files

Set alu_top.v as the top module

Add alu_tb.v as the simulation source

Run Behavioral Simulation

ğŸ“ˆ Future Enhancements

Extend ALU to 8-bit / 16-bit

Add shift operations

Include status flags (Carry, Zero, Overflow)

FPGA implementation
