INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla4
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-311] analyzing module add16
INFO: [VRFC 10-311] analyzing module add32
INFO: [VRFC 10-311] analyzing module neg32
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/luislt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module luislt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/Pipe_ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipe_ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/Pipe_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipe_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/Pipe_EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipe_EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/conflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/Pipe_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipe_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/pcpu_onboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcpu_onboard
INFO: [VRFC 10-311] analyzing module regfile_board
INFO: [VRFC 10-311] analyzing module pcpu_board
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pipeline_CPU/Pipeline_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
