
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    13270500                       # Number of ticks simulated
final_tick                                   13270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140376                       # Simulator instruction rate (inst/s)
host_op_rate                                   164635                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116964321                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648368                       # Number of bytes of host memory used
host_seconds                                     0.11                       # Real time elapsed on the host
sim_insts                                       15923                       # Number of instructions simulated
sim_ops                                         18677                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           15744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              27264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          868090878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1186390867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2054481745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     868090878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        868090878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14468181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14468181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14468181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         868090878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1186390867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2068949927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                       427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  27328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   27328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      13259500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   427                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           61                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    408.131148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   254.603327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.936535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           16     26.23%     26.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           12     19.67%     45.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            9     14.75%     60.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      4.92%     65.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      4.92%     70.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      4.92%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      4.92%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      3.28%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     16.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           61                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      3023000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                11029250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7079.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25829.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2059.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2059.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      354                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      30836.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE           1000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF          260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT         7799750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                 260                       # Transaction distribution
system.membus.trans_dist::ReadResp                260                       # Transaction distribution
system.membus.trans_dist::Writeback                 3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               167                       # Transaction distribution
system.membus.trans_dist::ReadExResp              166                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                     430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                 430                       # Request fanout histogram
system.membus.reqLayer0.occupancy              567000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1692999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2331750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             17.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                    5369                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4703                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               392                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3437                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2557                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.396276                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     234                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    6                       # Number of system calls
system.cpu.numCycles                            26542                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               6808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          24540                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5369                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2791                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         11659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                      2322                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   207                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              18876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.504291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.739929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    13389     70.93%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      310      1.64%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      629      3.33%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1477      7.82%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      193      1.02%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      239      1.27%     86.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      290      1.54%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      103      0.55%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2246     11.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                18876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.202283                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.924572                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     5698                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  8083                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4379                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   425                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    291                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  270                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   120                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  25894                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   571                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    291                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     6036                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1959                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1472                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      4428                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  4690                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  25127                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     35                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4552                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               39372                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                114092                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            30249                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                58                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 30356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     9011                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2005                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2327                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3333                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                64                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               39                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      23918                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     22006                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                40                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        11680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         18876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.165819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.855280                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               11904     63.06%     63.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1622      8.59%     71.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1205      6.38%     78.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1359      7.20%     85.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1045      5.54%     90.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 986      5.22%     96.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 528      2.80%     98.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 197      1.04%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  30      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           18876                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      96     42.29%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     67     29.52%     71.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    64     28.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 16246     73.83%     73.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  485      2.20%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.01%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2200     10.00%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3072     13.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  22006                       # Type of FU issued
system.cpu.iq.rate                           0.829101                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         227                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010315                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              63094                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             28920                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        21131                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 88                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  22208                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      25                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               19                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          969                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          581                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    291                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     904                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1032                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               23966                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                69                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2327                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 3333                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1025                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             70                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  300                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 21559                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  2072                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               447                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                         5078                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4051                       # Number of branches executed
system.cpu.iew.exec_stores                       3006                       # Number of stores executed
system.cpu.iew.exec_rate                     0.812260                       # Inst execution rate
system.cpu.iew.wb_sent                          21262                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         21149                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     11991                       # num instructions producing a value
system.cpu.iew.wb_consumers                     23525                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.796813                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.509713                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            5291                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               274                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        17988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.038359                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.999493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        12123     67.39%     67.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2235     12.42%     79.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          615      3.42%     83.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          607      3.37%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1112      6.18%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          252      1.40%     94.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          130      0.72%     94.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          408      2.27%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          506      2.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        17988                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                15924                       # Number of instructions committed
system.cpu.commit.committedOps                  18678                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           4110                       # Number of memory references committed
system.cpu.commit.loads                          1358                       # Number of loads committed
system.cpu.commit.membars                          15                       # Number of memory barriers committed
system.cpu.commit.branches                       3619                       # Number of branches committed
system.cpu.commit.fp_insts                         18                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     15229                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   70                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            14140     75.70%     75.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             425      2.28%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.02%     78.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1358      7.27%     85.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2752     14.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             18678                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   506                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                        41372                       # The number of ROB reads
system.cpu.rob.rob_writes                       48831                       # The number of ROB writes
system.cpu.timesIdled                             138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            7666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       15923                       # Number of Instructions Simulated
system.cpu.committedOps                         18677                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.666897                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.666897                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.599917                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.599917                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    24350                       # number of integer regfile reads
system.cpu.int_regfile_writes                   11355                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        18                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     69713                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    22808                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    5079                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     16                       # number of misc regfile writes
system.cpu.icache.tags.replacements                 5                       # number of replacements
system.cpu.icache.tags.tagsinuse           119.762579                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                  15                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                     3                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   119.762579                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.233911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.233911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4824                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         2069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2069                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          2069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         2069                       # number of overall hits
system.cpu.icache.overall_hits::total            2069                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     11822249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11822249                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     11822249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11822249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     11822249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11822249                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         2322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         2322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         2322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2322                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.108958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.108958                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.108958                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.108958                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.108958                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.108958                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46728.256917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46728.256917                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46728.256917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46728.256917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46728.256917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46728.256917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           73                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           73                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8669001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8669001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8669001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8669001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8669001                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8669001                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.077519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.077519                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077519                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48161.116667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48161.116667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48161.116667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 5                       # number of replacements
system.cpu.dcache.tags.tagsinuse           101.121521                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  36                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.200000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   101.121521                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.098751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.098751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.235352                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9618                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9618                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         1784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1784                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            552                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          2336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2339                       # number of overall hits
system.cpu.dcache.overall_hits::total            2339                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           169                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2164                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2333                       # number of overall misses
system.cpu.dcache.overall_misses::total          2333                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8289750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8289750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     94793742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     94793742                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        44250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        44250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    103083492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    103083492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    103083492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    103083492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         2716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         4669                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4669                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         4672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4672                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.086534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.086534                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.796760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.796760                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.499679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.499679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.499358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.499358                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49051.775148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49051.775148                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43804.871534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43804.871534                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        44250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        44250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44184.951565                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44184.951565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44184.951565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44184.951565                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          497                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.416667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           90                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1997                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1997                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2087                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2087                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2087                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2087                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          167                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3994500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3994500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7593748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7593748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        40250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        40250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     11588248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11588248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     11588248                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11588248                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.061487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.052688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.052654                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052654                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50563.291139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50563.291139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45471.544910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45471.544910                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        40250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47106.699187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47106.699187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47106.699187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47106.699187                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.055384                       # Number of seconds simulated
sim_ticks                                 55383849000                       # Number of ticks simulated
final_tick                                55397119500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172695                       # Simulator instruction rate (inst/s)
host_op_rate                                   174716                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115129486                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653488                       # Number of bytes of host memory used
host_seconds                                   481.06                       # Real time elapsed on the host
sim_insts                                    83076088                       # Number of instructions simulated
sim_ops                                      84048568                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          344832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       161129728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          161474560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       344832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    160257152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       160257152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2517652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2523040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2504018                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2504018                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6226219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         2909327013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2915553233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6226219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6226219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2893571951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2893571951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2893571951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6226219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        2909327013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5809125184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2523039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2504018                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2523039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2504018                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              161440768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               160252416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               161474496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            160257152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    527                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    46                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            159968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            159215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            158147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            157343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            158236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            157274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            155637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            156977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            156735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           156162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           156380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           157210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           158152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           157126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           158494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            157159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            157910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            157023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            156478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            156610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            156810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            156301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            156089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            155737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           155576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           156305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           157445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           156509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           157454                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   55383770000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2523039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2504018                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  527657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1309036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  440699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  244854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 169697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 222293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 215934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 246514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 281410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 212645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 208160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 184362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 168166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 166330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       339149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.527709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.341824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.758361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7723      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8510      2.51%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4499      1.33%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5084      1.50%      7.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4208      1.24%      8.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3191      0.94%      9.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3026      0.89%     10.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5391      1.59%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       297517     87.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       339149                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       156477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.122925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.071015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.067743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         156091     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           329      0.21%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            49      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        156477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       156477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.081579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           156340     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               69      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               28      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        156477                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  72242316250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            119539416250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12612560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28639.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47389.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2914.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2893.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2915.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2893.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   22.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2352297                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2335008                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      11017.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      420697250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1849380000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     53113518250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq               24794                       # Transaction distribution
system.membus.trans_dist::ReadResp              24794                       # Transaction distribution
system.membus.trans_dist::Writeback           2504018                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2498254                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2498255                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        10785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7539339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7550124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       344832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    321386880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321731712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                9                       # Total snoops (count)
system.membus.snoop_fanout::samples           5027075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                 5027075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total             5027075                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25107246000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              45.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           50981225                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy        23043635742                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             41.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                17760919                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17676388                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             24447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16750900                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16657427                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.441982                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25660                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 48                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  113                       # Number of system calls
system.cpu.numCycles                        110767698                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2924266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       83889402                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    17760919                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16683087                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     107478761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   52178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           202                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2768809                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  8164                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          110429333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.769134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.737409                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 90548031     82.00%     82.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   636158      0.58%     82.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1927928      1.75%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1922861      1.74%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4611772      4.18%     90.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  9901716      8.97%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   115242      0.10%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97767      0.09%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   667858      0.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            110429333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.160344                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.757345                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4900004                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              92973861                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7535784                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4994957                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  24727                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                54212                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  1406                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               84720075                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  6023                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  24727                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6141069                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                35724053                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          39364                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11279447                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              57220673                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               84636929                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                118703                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  87531                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    705                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               56257017                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           154162646                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             394911174                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        112615329                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            485313                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153260331                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   902320                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                818                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            853                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  23082816                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7378474                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17091567                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             88759                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            69165                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   84509785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  84373178                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4843                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          467135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1061348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            258                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     110429333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.764047                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.533312                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            82428125     74.64%     74.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5614842      5.08%     79.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7312113      6.62%     86.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3847301      3.48%     89.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5882452      5.33%     95.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3536533      3.20%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1308973      1.19%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              466056      0.42%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               32938      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       110429333                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   62325     36.26%     36.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     16      0.01%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp              1241      0.72%     37.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc              495      0.29%     37.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  57508     33.46%     70.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 50278     29.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59578721     70.61%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                66871      0.08%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     8      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            9114      0.01%     70.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp           68860      0.08%     70.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           20354      0.02%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         145291      0.17%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           6418      0.01%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc         3053      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7405852      8.78%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17068628     20.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               84373178                       # Type of FU issued
system.cpu.iq.rate                           0.761713                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      171863                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002037                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          278409403                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          84511454                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     83813614                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              942992                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             469482                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       452057                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               84056532                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  488509                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            65692                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        86858                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1983                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        43506                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2912                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2105103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  24727                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  328165                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              34960583                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            84512015                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5648                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7378474                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             17091567                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                812                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1800                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              34953785                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1983                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          11889                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        14059                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25948                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              84342088                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7396584                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             31090                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           155                       # number of nop insts executed
system.cpu.iew.exec_refs                     24461155                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17626173                       # Number of branches executed
system.cpu.iew.exec_stores                   17064571                       # Number of stores executed
system.cpu.iew.exec_rate                     0.761432                       # Inst execution rate
system.cpu.iew.wb_sent                       84272496                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      84265671                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43505623                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65864425                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.760742                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.660533                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          482307                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1817                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             23085                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    110354179                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.761456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.619103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     82853352     75.08%     75.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      7867160      7.13%     82.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5441014      4.93%     87.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2259355      2.05%     89.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5320819      4.82%     94.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      5002289      4.53%     98.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87028      0.08%     98.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       499546      0.45%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1023616      0.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    110354179                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             83060166                       # Number of instructions committed
system.cpu.commit.committedOps               84029892                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24339677                       # Number of memory references committed
system.cpu.commit.loads                       7291616                       # Number of loads committed
system.cpu.commit.membars                        1136                       # Number of memory barriers committed
system.cpu.commit.branches                   17585438                       # Number of branches committed
system.cpu.commit.fp_insts                     445883                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  66191663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                21911                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         59377146     70.66%     70.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           64323      0.08%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         9088      0.01%     70.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp        66942      0.08%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        20317      0.02%     70.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            8      0.00%     70.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       143077      0.17%     71.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         6418      0.01%     71.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc         2888      0.00%     71.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7291616      8.68%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17048061     20.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          84029892                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1023616                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    193841293                       # The number of ROB reads
system.cpu.rob.rob_writes                   169099800                       # The number of ROB writes
system.cpu.timesIdled                            5371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          338365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    83060165                       # Number of Instructions Simulated
system.cpu.committedOps                      84029891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.333584                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.333584                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.749859                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.749859                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                111845114                       # number of integer regfile reads
system.cpu.int_regfile_writes                31861144                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    475590                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   291546                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 274878895                       # number of cc regfile reads
system.cpu.cc_regfile_writes                121379307                       # number of cc regfile writes
system.cpu.misc_regfile_reads                28429599                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 106861                       # number of misc regfile writes
system.cpu.icache.tags.replacements              5060                       # number of replacements
system.cpu.icache.tags.tagsinuse           457.772684                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2764300                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            496.908143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   457.772684                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.894087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.894087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5543015                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5543015                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2762246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2762246                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2762246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2762246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2762246                       # number of overall hits
system.cpu.icache.overall_hits::total         2762246                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6563                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6563                       # number of overall misses
system.cpu.icache.overall_misses::total          6563                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    360126721                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    360126721                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    360126721                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    360126721                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    360126721                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    360126721                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2768809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2768809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2768809                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2768809                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2768809                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2768809                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002370                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002370                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54872.271979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54872.271979                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54872.271979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54872.271979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54872.271979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54872.271979                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          474                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1166                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1166                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1166                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1166                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1166                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5397                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5397                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    291281775                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    291281775                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    291281775                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    291281775                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    291281775                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    291281775                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001949                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53971.053363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53971.053363                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53971.053363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53971.053363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53971.053363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53971.053363                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2516869                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.841235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7641050                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2517893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.034700                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          37390750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.841235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          661                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51062976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51062976                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      7187588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7187588                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       438283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         438283                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data        11665                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11665                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          558                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          558                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       7625871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7625871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7637536                       # number of overall hits
system.cpu.dcache.overall_hits::total         7637536                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        57207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         57207                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16576708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16576708                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           75                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           75                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     16633915                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16633915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16633990                       # number of overall misses
system.cpu.dcache.overall_misses::total      16633990                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3775441750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3775441750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1054260467883                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1054260467883                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       720500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       720500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1058035909633                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1058035909633                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1058035909633                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1058035909633                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      7244795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7244795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17014991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17014991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        11740                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11740                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24259786                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24259786                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24271526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24271526                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007896                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.974241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.974241                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.006388                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006388                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.017606                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017606                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.685658                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.685658                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.685329                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.685329                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65996.149947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65996.149947                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63598.904432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63598.904432                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        72050                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72050                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63607.148986                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63607.148986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63606.862192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63606.862192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     77610967                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          417                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2063597                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.609556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          139                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2504018                       # number of writebacks
system.cpu.dcache.writebacks::total           2504018                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        37853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37853                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data     14078449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14078449                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     14116302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14116302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     14116302                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14116302                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        19354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19354                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2498259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2498259                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2517613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2517613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2517650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2517650                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1241334500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1241334500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 180618144418                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 180618144418                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      2186750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2186750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       686500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       686500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 181859478918                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 181859478918                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 181861665668                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 181861665668                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.146827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.146827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.003152                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003152                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.017606                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017606                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.103777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.103777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.103729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.103729                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64138.395164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64138.395164                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72297.605820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72297.605820                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 59101.351351                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 59101.351351                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        68650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72234.882374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72234.882374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72234.689360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72234.689360                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
