-- 1. Library Declaration 
---------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_MISC.or_reduce;
----------------------------------------------------------------
-- 2. Entity Declaration 
----------------------------------------------------------------
entity BlankZero is
port ( in1     : in  std_logic_vector(15 downto 0); -- in1 = hex switch display
       in2     : in  std_logic_vector(15 downto 0); -- in2 = decimal distance output
		 in3     : in  std_logic_vector(15 downto 0); -- in3 = decimal votlage output
		 in4     : in  std_logic_vector(15 downto 0); -- in4 = hex moving average 
       s       : in  std_logic_vector(1 downto 0); -- Switches that toggles between mode
       Blank 	: out std_logic_vector(5 downto 0)  -- output bits 
      );
end BlankZero;
----------------------------------------------------------------
-- 3. Architecture 
----------------------------------------------------------------
architecture behaviour of BlankZero is

Signal tmp std_logic_vector(15 downto 0);
	
	begin
		
		with s select tmp <= 
			in1 when "00",
			in2 when "01",
			in3 when "10",
			in4 when others;
			
		Blank(5) <= '1'; -- Always blank 2 MSB 
		Blank(4) <= '1';
		Blank(3) <= not(or_reduce(tmp(15 downto 12)) 
		Blank(2) <= not(or_reduce(tmp(11 downto 8))
		Blank(1) <= not(or_reduce(tmp(7 downto 4))
		Blank(0) <= not(or_reduce(tmp(3 downto 0))		

end behaviour; 
----------------------------------------------------------------