# CPU_Implement-Verilog
## Implemented  Single Cycle RISC-V Datapath
![p1](https://github.com/ChingSsuyuan/CPU_Implement_Verilog/blob/824c368b2396667f14397a4a7d7e41988461efb3/Design%20Schematics/CPU1.png)

