

================================================================
== Vitis HLS Report for 'load_conv3_params'
================================================================
* Date:           Thu Oct 30 18:13:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      812|      812|  8.120 us|  8.120 us|  812|  812|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                          |                                                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                         Instance                                         |                                     Module                                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152  |load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4  |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      77|     276|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     200|    -|
|Register         |        -|     -|      73|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     150|     476|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                         Instance                                         |                                     Module                                    | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152  |load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4  |        0|   0|  77|  276|    0|
    +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                     |                                                                               |        0|   0|  77|  276|    0|
    +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  59|         11|    1|         11|
    |gmem_w3_blk_n_AR        |   9|          2|    1|          2|
    |m_axi_gmem_w3_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem_w3_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem_w3_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem_w3_ARID      |   9|          2|    1|          2|
    |m_axi_gmem_w3_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem_w3_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem_w3_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem_w3_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem_w3_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem_w3_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem_w3_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem_w3_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem_w3_RREADY    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 200|         42|  124|        354|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                  Name                                                 | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                              |  10|   0|   10|          0|
    |grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_244                                                                                       |  62|   0|   62|          0|
    +-------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                  |  73|   0|   73|          0|
    +-------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|          load_conv3_params|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|          load_conv3_params|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|          load_conv3_params|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|          load_conv3_params|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|          load_conv3_params|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|          load_conv3_params|  return value|
|conv3_weights_local_0_0_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_0_0_0|         array|
|conv3_weights_local_0_0_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_0_0_0|         array|
|conv3_weights_local_0_0_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_0_0_0|         array|
|conv3_weights_local_0_0_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_0_0_0|         array|
|conv3_weights_local_0_0_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_0_0_1|         array|
|conv3_weights_local_0_0_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_0_0_1|         array|
|conv3_weights_local_0_0_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_0_0_1|         array|
|conv3_weights_local_0_0_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_0_0_1|         array|
|conv3_weights_local_0_1_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_0_1_0|         array|
|conv3_weights_local_0_1_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_0_1_0|         array|
|conv3_weights_local_0_1_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_0_1_0|         array|
|conv3_weights_local_0_1_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_0_1_0|         array|
|conv3_weights_local_0_1_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_0_1_1|         array|
|conv3_weights_local_0_1_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_0_1_1|         array|
|conv3_weights_local_0_1_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_0_1_1|         array|
|conv3_weights_local_0_1_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_0_1_1|         array|
|conv3_weights_local_1_0_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_1_0_0|         array|
|conv3_weights_local_1_0_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_1_0_0|         array|
|conv3_weights_local_1_0_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_1_0_0|         array|
|conv3_weights_local_1_0_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_1_0_0|         array|
|conv3_weights_local_1_0_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_1_0_1|         array|
|conv3_weights_local_1_0_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_1_0_1|         array|
|conv3_weights_local_1_0_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_1_0_1|         array|
|conv3_weights_local_1_0_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_1_0_1|         array|
|conv3_weights_local_1_1_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_1_1_0|         array|
|conv3_weights_local_1_1_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_1_1_0|         array|
|conv3_weights_local_1_1_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_1_1_0|         array|
|conv3_weights_local_1_1_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_1_1_0|         array|
|conv3_weights_local_1_1_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_1_1_1|         array|
|conv3_weights_local_1_1_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_1_1_1|         array|
|conv3_weights_local_1_1_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_1_1_1|         array|
|conv3_weights_local_1_1_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_1_1_1|         array|
|conv3_weights_local_2_0_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_2_0_0|         array|
|conv3_weights_local_2_0_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_2_0_0|         array|
|conv3_weights_local_2_0_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_2_0_0|         array|
|conv3_weights_local_2_0_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_2_0_0|         array|
|conv3_weights_local_2_0_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_2_0_1|         array|
|conv3_weights_local_2_0_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_2_0_1|         array|
|conv3_weights_local_2_0_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_2_0_1|         array|
|conv3_weights_local_2_0_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_2_0_1|         array|
|conv3_weights_local_2_1_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_2_1_0|         array|
|conv3_weights_local_2_1_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_2_1_0|         array|
|conv3_weights_local_2_1_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_2_1_0|         array|
|conv3_weights_local_2_1_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_2_1_0|         array|
|conv3_weights_local_2_1_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_2_1_1|         array|
|conv3_weights_local_2_1_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_2_1_1|         array|
|conv3_weights_local_2_1_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_2_1_1|         array|
|conv3_weights_local_2_1_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_2_1_1|         array|
|conv3_weights_local_3_0_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_3_0_0|         array|
|conv3_weights_local_3_0_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_3_0_0|         array|
|conv3_weights_local_3_0_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_3_0_0|         array|
|conv3_weights_local_3_0_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_3_0_0|         array|
|conv3_weights_local_3_0_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_3_0_1|         array|
|conv3_weights_local_3_0_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_3_0_1|         array|
|conv3_weights_local_3_0_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_3_0_1|         array|
|conv3_weights_local_3_0_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_3_0_1|         array|
|conv3_weights_local_3_1_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_3_1_0|         array|
|conv3_weights_local_3_1_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_3_1_0|         array|
|conv3_weights_local_3_1_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_3_1_0|         array|
|conv3_weights_local_3_1_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_3_1_0|         array|
|conv3_weights_local_3_1_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_3_1_1|         array|
|conv3_weights_local_3_1_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_3_1_1|         array|
|conv3_weights_local_3_1_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_3_1_1|         array|
|conv3_weights_local_3_1_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_3_1_1|         array|
|conv3_weights_local_4_0_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_4_0_0|         array|
|conv3_weights_local_4_0_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_4_0_0|         array|
|conv3_weights_local_4_0_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_4_0_0|         array|
|conv3_weights_local_4_0_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_4_0_0|         array|
|conv3_weights_local_4_0_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_4_0_1|         array|
|conv3_weights_local_4_0_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_4_0_1|         array|
|conv3_weights_local_4_0_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_4_0_1|         array|
|conv3_weights_local_4_0_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_4_0_1|         array|
|conv3_weights_local_4_1_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_4_1_0|         array|
|conv3_weights_local_4_1_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_4_1_0|         array|
|conv3_weights_local_4_1_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_4_1_0|         array|
|conv3_weights_local_4_1_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_4_1_0|         array|
|conv3_weights_local_4_1_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_4_1_1|         array|
|conv3_weights_local_4_1_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_4_1_1|         array|
|conv3_weights_local_4_1_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_4_1_1|         array|
|conv3_weights_local_4_1_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_4_1_1|         array|
|conv3_weights_local_5_0_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_5_0_0|         array|
|conv3_weights_local_5_0_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_5_0_0|         array|
|conv3_weights_local_5_0_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_5_0_0|         array|
|conv3_weights_local_5_0_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_5_0_0|         array|
|conv3_weights_local_5_0_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_5_0_1|         array|
|conv3_weights_local_5_0_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_5_0_1|         array|
|conv3_weights_local_5_0_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_5_0_1|         array|
|conv3_weights_local_5_0_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_5_0_1|         array|
|conv3_weights_local_5_1_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_5_1_0|         array|
|conv3_weights_local_5_1_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_5_1_0|         array|
|conv3_weights_local_5_1_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_5_1_0|         array|
|conv3_weights_local_5_1_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_5_1_0|         array|
|conv3_weights_local_5_1_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_5_1_1|         array|
|conv3_weights_local_5_1_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_5_1_1|         array|
|conv3_weights_local_5_1_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_5_1_1|         array|
|conv3_weights_local_5_1_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_5_1_1|         array|
|conv3_weights_local_6_0_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_6_0_0|         array|
|conv3_weights_local_6_0_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_6_0_0|         array|
|conv3_weights_local_6_0_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_6_0_0|         array|
|conv3_weights_local_6_0_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_6_0_0|         array|
|conv3_weights_local_6_0_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_6_0_1|         array|
|conv3_weights_local_6_0_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_6_0_1|         array|
|conv3_weights_local_6_0_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_6_0_1|         array|
|conv3_weights_local_6_0_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_6_0_1|         array|
|conv3_weights_local_6_1_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_6_1_0|         array|
|conv3_weights_local_6_1_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_6_1_0|         array|
|conv3_weights_local_6_1_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_6_1_0|         array|
|conv3_weights_local_6_1_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_6_1_0|         array|
|conv3_weights_local_6_1_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_6_1_1|         array|
|conv3_weights_local_6_1_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_6_1_1|         array|
|conv3_weights_local_6_1_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_6_1_1|         array|
|conv3_weights_local_6_1_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_6_1_1|         array|
|conv3_weights_local_7_0_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_7_0_0|         array|
|conv3_weights_local_7_0_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_7_0_0|         array|
|conv3_weights_local_7_0_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_7_0_0|         array|
|conv3_weights_local_7_0_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_7_0_0|         array|
|conv3_weights_local_7_0_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_7_0_1|         array|
|conv3_weights_local_7_0_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_7_0_1|         array|
|conv3_weights_local_7_0_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_7_0_1|         array|
|conv3_weights_local_7_0_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_7_0_1|         array|
|conv3_weights_local_7_1_0_address1  |  out|    6|   ap_memory|  conv3_weights_local_7_1_0|         array|
|conv3_weights_local_7_1_0_ce1       |  out|    1|   ap_memory|  conv3_weights_local_7_1_0|         array|
|conv3_weights_local_7_1_0_we1       |  out|    1|   ap_memory|  conv3_weights_local_7_1_0|         array|
|conv3_weights_local_7_1_0_d1        |  out|   32|   ap_memory|  conv3_weights_local_7_1_0|         array|
|conv3_weights_local_7_1_1_address1  |  out|    6|   ap_memory|  conv3_weights_local_7_1_1|         array|
|conv3_weights_local_7_1_1_ce1       |  out|    1|   ap_memory|  conv3_weights_local_7_1_1|         array|
|conv3_weights_local_7_1_1_we1       |  out|    1|   ap_memory|  conv3_weights_local_7_1_1|         array|
|conv3_weights_local_7_1_1_d1        |  out|   32|   ap_memory|  conv3_weights_local_7_1_1|         array|
|conv3_biases_local_address1         |  out|    1|   ap_memory|         conv3_biases_local|         array|
|conv3_biases_local_ce1              |  out|    1|   ap_memory|         conv3_biases_local|         array|
|conv3_biases_local_we1              |  out|    1|   ap_memory|         conv3_biases_local|         array|
|conv3_biases_local_d1               |  out|   32|   ap_memory|         conv3_biases_local|         array|
|m_axi_gmem_w3_AWVALID               |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWREADY               |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWADDR                |  out|   64|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWID                  |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWLEN                 |  out|   32|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWSIZE                |  out|    3|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWBURST               |  out|    2|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWLOCK                |  out|    2|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWCACHE               |  out|    4|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWPROT                |  out|    3|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWQOS                 |  out|    4|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWREGION              |  out|    4|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_AWUSER                |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_WVALID                |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_WREADY                |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_WDATA                 |  out|   32|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_WSTRB                 |  out|    4|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_WLAST                 |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_WID                   |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_WUSER                 |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARVALID               |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARREADY               |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARADDR                |  out|   64|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARID                  |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARLEN                 |  out|   32|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARSIZE                |  out|    3|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARBURST               |  out|    2|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARLOCK                |  out|    2|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARCACHE               |  out|    4|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARPROT                |  out|    3|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARQOS                 |  out|    4|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARREGION              |  out|    4|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_ARUSER                |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_RVALID                |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_RREADY                |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_RDATA                 |   in|   32|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_RLAST                 |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_RID                   |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_RFIFONUM              |   in|    9|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_RUSER                 |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_RRESP                 |   in|    2|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_BVALID                |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_BREADY                |  out|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_BRESP                 |   in|    2|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_BID                   |   in|    1|       m_axi|                    gmem_w3|       pointer|
|m_axi_gmem_w3_BUSER                 |   in|    1|       m_axi|                    gmem_w3|       pointer|
|conv3_weights                       |   in|   64|     ap_none|              conv3_weights|        scalar|
|conv3_biases_0_0_val                |   in|   32|     ap_none|       conv3_biases_0_0_val|        scalar|
+------------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/srcnn.cpp:171]   --->   Operation 11 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/srcnn.cpp:180]   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i62 %trunc_ln" [src/srcnn.cpp:180]   --->   Operation 13 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %sext_ln180" [src/srcnn.cpp:180]   --->   Operation 14 'getelementptr' 'gmem_w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_w3_addr, i32 800" [src/srcnn.cpp:180]   --->   Operation 15 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 16 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_w3_addr, i32 800" [src/srcnn.cpp:180]   --->   Operation 16 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 17 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_w3_addr, i32 800" [src/srcnn.cpp:180]   --->   Operation 17 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 18 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_w3_addr, i32 800" [src/srcnn.cpp:180]   --->   Operation 18 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 19 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_w3_addr, i32 800" [src/srcnn.cpp:180]   --->   Operation 19 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 20 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_w3_addr, i32 800" [src/srcnn.cpp:180]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 21 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_w3_addr, i32 800" [src/srcnn.cpp:180]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 22 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_w3_addr, i32 800" [src/srcnn.cpp:180]   --->   Operation 22 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln180 = call void @load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4, i32 %gmem_w3, i62 %trunc_ln, i32 %conv3_weights_local_0_0_0, i32 %conv3_weights_local_0_0_1, i32 %conv3_weights_local_0_1_0, i32 %conv3_weights_local_0_1_1, i32 %conv3_weights_local_1_0_0, i32 %conv3_weights_local_1_0_1, i32 %conv3_weights_local_1_1_0, i32 %conv3_weights_local_1_1_1, i32 %conv3_weights_local_2_0_0, i32 %conv3_weights_local_2_0_1, i32 %conv3_weights_local_2_1_0, i32 %conv3_weights_local_2_1_1, i32 %conv3_weights_local_3_0_0, i32 %conv3_weights_local_3_0_1, i32 %conv3_weights_local_3_1_0, i32 %conv3_weights_local_3_1_1, i32 %conv3_weights_local_4_0_0, i32 %conv3_weights_local_4_0_1, i32 %conv3_weights_local_4_1_0, i32 %conv3_weights_local_4_1_1, i32 %conv3_weights_local_5_0_0, i32 %conv3_weights_local_5_0_1, i32 %conv3_weights_local_5_1_0, i32 %conv3_weights_local_5_1_1, i32 %conv3_weights_local_6_0_0, i32 %conv3_weights_local_6_0_1, i32 %conv3_weights_local_6_1_0, i32 %conv3_weights_local_6_1_1, i32 %conv3_weights_local_7_0_0, i32 %conv3_weights_local_7_0_1, i32 %conv3_weights_local_7_1_0, i32 %conv3_weights_local_7_1_1" [src/srcnn.cpp:180]   --->   Operation 23 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 800, void @empty_137, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/srcnn.cpp:171]   --->   Operation 58 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%conv3_biases_local_addr = getelementptr i32 %conv3_biases_local, i64 0, i64 0" [src/srcnn.cpp:171]   --->   Operation 59 'getelementptr' 'conv3_biases_local_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln179 = store i32 %conv3_biases_0_0_val_read, i1 %conv3_biases_local_addr" [src/srcnn.cpp:179]   --->   Operation 60 'store' 'store_ln179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_10 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln180 = call void @load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4, i32 %gmem_w3, i62 %trunc_ln, i32 %conv3_weights_local_0_0_0, i32 %conv3_weights_local_0_0_1, i32 %conv3_weights_local_0_1_0, i32 %conv3_weights_local_0_1_1, i32 %conv3_weights_local_1_0_0, i32 %conv3_weights_local_1_0_1, i32 %conv3_weights_local_1_1_0, i32 %conv3_weights_local_1_1_1, i32 %conv3_weights_local_2_0_0, i32 %conv3_weights_local_2_0_1, i32 %conv3_weights_local_2_1_0, i32 %conv3_weights_local_2_1_1, i32 %conv3_weights_local_3_0_0, i32 %conv3_weights_local_3_0_1, i32 %conv3_weights_local_3_1_0, i32 %conv3_weights_local_3_1_1, i32 %conv3_weights_local_4_0_0, i32 %conv3_weights_local_4_0_1, i32 %conv3_weights_local_4_1_0, i32 %conv3_weights_local_4_1_1, i32 %conv3_weights_local_5_0_0, i32 %conv3_weights_local_5_0_1, i32 %conv3_weights_local_5_1_0, i32 %conv3_weights_local_5_1_1, i32 %conv3_weights_local_6_0_0, i32 %conv3_weights_local_6_0_1, i32 %conv3_weights_local_6_1_0, i32 %conv3_weights_local_6_1_1, i32 %conv3_weights_local_7_0_0, i32 %conv3_weights_local_7_0_1, i32 %conv3_weights_local_7_1_0, i32 %conv3_weights_local_7_1_1" [src/srcnn.cpp:180]   --->   Operation 61 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln189 = ret" [src/srcnn.cpp:189]   --->   Operation 62 'ret' 'ret_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_weights_local_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_1_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_1_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_2_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_2_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_2_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_2_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_3_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_3_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_3_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_3_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_4_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_4_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_4_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_4_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_5_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_5_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_5_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_5_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_6_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_6_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_6_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_6_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_7_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_7_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_7_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_7_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv3_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem_w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv3_weights_read        (read         ) [ 00000000000]
trunc_ln                  (partselect   ) [ 00111111111]
sext_ln180                (sext         ) [ 00000000000]
gmem_w3_addr              (getelementptr) [ 00111111100]
empty                     (readreq      ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specmemcore_ln0           (specmemcore  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
conv3_biases_0_0_val_read (read         ) [ 00000000000]
conv3_biases_local_addr   (getelementptr) [ 00000000000]
store_ln179               (store        ) [ 00000000000]
call_ln180                (call         ) [ 00000000000]
ret_ln189                 (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_weights_local_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_0_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_weights_local_0_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_0_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_weights_local_0_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_0_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights_local_0_1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_0_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_weights_local_1_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_1_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weights_local_1_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_1_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_weights_local_1_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_1_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_weights_local_1_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_1_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_weights_local_2_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_2_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv3_weights_local_2_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_2_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_weights_local_2_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_2_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_weights_local_2_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_2_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv3_weights_local_3_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_3_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv3_weights_local_3_0_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_3_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv3_weights_local_3_1_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_3_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv3_weights_local_3_1_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_3_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv3_weights_local_4_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_4_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv3_weights_local_4_0_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_4_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv3_weights_local_4_1_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_4_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv3_weights_local_4_1_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_4_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv3_weights_local_5_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_5_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv3_weights_local_5_0_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_5_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv3_weights_local_5_1_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_5_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv3_weights_local_5_1_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_5_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv3_weights_local_6_0_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_6_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv3_weights_local_6_0_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_6_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv3_weights_local_6_1_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_6_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv3_weights_local_6_1_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_6_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv3_weights_local_7_0_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_7_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv3_weights_local_7_0_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_7_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv3_weights_local_7_1_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_7_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv3_weights_local_7_1_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_7_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv3_biases_local">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_local"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="gmem_w3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv3_weights">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_131"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_132"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_137"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_134"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="conv3_weights_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv3_biases_0_0_val_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv3_biases_local_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_biases_local_addr/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln179_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="1" slack="0"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="149" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="62" slack="8"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="0" index="5" bw="32" slack="0"/>
<pin id="159" dir="0" index="6" bw="32" slack="0"/>
<pin id="160" dir="0" index="7" bw="32" slack="0"/>
<pin id="161" dir="0" index="8" bw="32" slack="0"/>
<pin id="162" dir="0" index="9" bw="32" slack="0"/>
<pin id="163" dir="0" index="10" bw="32" slack="0"/>
<pin id="164" dir="0" index="11" bw="32" slack="0"/>
<pin id="165" dir="0" index="12" bw="32" slack="0"/>
<pin id="166" dir="0" index="13" bw="32" slack="0"/>
<pin id="167" dir="0" index="14" bw="32" slack="0"/>
<pin id="168" dir="0" index="15" bw="32" slack="0"/>
<pin id="169" dir="0" index="16" bw="32" slack="0"/>
<pin id="170" dir="0" index="17" bw="32" slack="0"/>
<pin id="171" dir="0" index="18" bw="32" slack="0"/>
<pin id="172" dir="0" index="19" bw="32" slack="0"/>
<pin id="173" dir="0" index="20" bw="32" slack="0"/>
<pin id="174" dir="0" index="21" bw="32" slack="0"/>
<pin id="175" dir="0" index="22" bw="32" slack="0"/>
<pin id="176" dir="0" index="23" bw="32" slack="0"/>
<pin id="177" dir="0" index="24" bw="32" slack="0"/>
<pin id="178" dir="0" index="25" bw="32" slack="0"/>
<pin id="179" dir="0" index="26" bw="32" slack="0"/>
<pin id="180" dir="0" index="27" bw="32" slack="0"/>
<pin id="181" dir="0" index="28" bw="32" slack="0"/>
<pin id="182" dir="0" index="29" bw="32" slack="0"/>
<pin id="183" dir="0" index="30" bw="32" slack="0"/>
<pin id="184" dir="0" index="31" bw="32" slack="0"/>
<pin id="185" dir="0" index="32" bw="32" slack="0"/>
<pin id="186" dir="0" index="33" bw="32" slack="0"/>
<pin id="187" dir="0" index="34" bw="32" slack="0"/>
<pin id="188" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln180/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="62" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="0" index="3" bw="7" slack="0"/>
<pin id="228" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln180_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="62" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="gmem_w3_addr_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w3_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="trunc_ln_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="62" slack="8"/>
<pin id="246" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="249" class="1005" name="gmem_w3_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="72" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="80" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="82" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="110" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="112" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="112" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="150"><net_src comp="127" pin="2"/><net_sink comp="141" pin=4"/></net>

<net id="151"><net_src comp="133" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="189"><net_src comp="84" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="152" pin=10"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="152" pin=11"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="152" pin=12"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="152" pin=13"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="152" pin=14"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="152" pin=15"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="152" pin=16"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="152" pin=17"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="152" pin=18"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="152" pin=19"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="152" pin=20"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="152" pin=21"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="152" pin=22"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="152" pin=23"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="152" pin=24"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="152" pin=25"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="152" pin=26"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="152" pin=27"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="152" pin=28"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="152" pin=29"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="152" pin=30"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="152" pin=31"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="152" pin=32"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="152" pin=33"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="152" pin=34"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="114" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="76" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="247"><net_src comp="223" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="252"><net_src comp="237" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_weights_local_0_0_0 | {9 10 }
	Port: conv3_weights_local_0_0_1 | {9 10 }
	Port: conv3_weights_local_0_1_0 | {9 10 }
	Port: conv3_weights_local_0_1_1 | {9 10 }
	Port: conv3_weights_local_1_0_0 | {9 10 }
	Port: conv3_weights_local_1_0_1 | {9 10 }
	Port: conv3_weights_local_1_1_0 | {9 10 }
	Port: conv3_weights_local_1_1_1 | {9 10 }
	Port: conv3_weights_local_2_0_0 | {9 10 }
	Port: conv3_weights_local_2_0_1 | {9 10 }
	Port: conv3_weights_local_2_1_0 | {9 10 }
	Port: conv3_weights_local_2_1_1 | {9 10 }
	Port: conv3_weights_local_3_0_0 | {9 10 }
	Port: conv3_weights_local_3_0_1 | {9 10 }
	Port: conv3_weights_local_3_1_0 | {9 10 }
	Port: conv3_weights_local_3_1_1 | {9 10 }
	Port: conv3_weights_local_4_0_0 | {9 10 }
	Port: conv3_weights_local_4_0_1 | {9 10 }
	Port: conv3_weights_local_4_1_0 | {9 10 }
	Port: conv3_weights_local_4_1_1 | {9 10 }
	Port: conv3_weights_local_5_0_0 | {9 10 }
	Port: conv3_weights_local_5_0_1 | {9 10 }
	Port: conv3_weights_local_5_1_0 | {9 10 }
	Port: conv3_weights_local_5_1_1 | {9 10 }
	Port: conv3_weights_local_6_0_0 | {9 10 }
	Port: conv3_weights_local_6_0_1 | {9 10 }
	Port: conv3_weights_local_6_1_0 | {9 10 }
	Port: conv3_weights_local_6_1_1 | {9 10 }
	Port: conv3_weights_local_7_0_0 | {9 10 }
	Port: conv3_weights_local_7_0_1 | {9 10 }
	Port: conv3_weights_local_7_1_0 | {9 10 }
	Port: conv3_weights_local_7_1_1 | {9 10 }
	Port: conv3_biases_local | {10 }
	Port: gmem_w3 | {}
 - Input state : 
	Port: load_conv3_params : gmem_w3 | {1 2 3 4 5 6 7 8 9 10 }
	Port: load_conv3_params : conv3_weights | {1 }
	Port: load_conv3_params : conv3_biases_0_0_val | {10 }
  - Chain level:
	State 1
		sext_ln180 : 1
		gmem_w3_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln179 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                      Functional Unit                                     |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|   call   | grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152 |   136   |   188   |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|   read   |                              conv3_weights_read_read_fu_114                              |    0    |    0    |
|          |                           conv3_biases_0_0_val_read_read_fu_127                          |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|  readreq |                                    grp_readreq_fu_120                                    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|partselect|                                      trunc_ln_fu_223                                     |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|   sext   |                                     sext_ln180_fu_233                                    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                          |   136   |   188   |
|----------|------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|gmem_w3_addr_reg_249|   32   |
|  trunc_ln_reg_244  |   62   |
+--------------------+--------+
|        Total       |   94   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  0.427  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   136  |   188  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   230  |   197  |
+-----------+--------+--------+--------+
