-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
-- Date        : Wed Dec  4 21:24:31 2024
-- Host        : m-desktop running 64-bit Manjaro Linux
-- Command     : write_vhdl -force -mode synth_stub
--               SoomRV-Arty.gen/sources_1/bd/axi_map/ip/axi_map_clk_wiz_0_0/axi_map_clk_wiz_0_0_stub.vhdl
-- Design      : axi_map_clk_wiz_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity axi_map_clk_wiz_0_0 is
  Port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );

end axi_map_clk_wiz_0_0;

architecture stub of axi_map_clk_wiz_0_0 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk_out1,clk_out2,clk_in1";
begin
end;
