/* Generated by Yosys 0.40+50 (git sha1 0f9ee20ea, clang++ 15.0.0 -fPIC -Os) */

(* keep =  1  *)
(* top =  1  *)
(* src = "verilog/rocket_clean.sv:264279.1-264461.10" *)
module top(clock, reset, io_imem_resp_valid, io_imem_resp_bits_btb_taken, io_imem_resp_bits_btb_bridx, io_imem_resp_bits_btb_entry, io_imem_resp_bits_btb_bht_history, io_imem_resp_bits_pc, io_imem_resp_bits_data, io_imem_resp_bits_xcpt_pf_inst, io_imem_resp_bits_xcpt_ae_inst, io_imem_resp_bits_replay, io_dmem_req_ready, io_dmem_s2_nack, io_dmem_resp_valid, io_dmem_resp_bits_tag, io_dmem_resp_bits_size, io_dmem_resp_bits_data, io_dmem_resp_bits_replay, io_dmem_resp_bits_has_data, io_dmem_resp_bits_data_word_bypass
, io_dmem_replay_next, io_dmem_s2_xcpt_ma_ld, io_dmem_s2_xcpt_ma_st, io_dmem_s2_xcpt_pf_ld, io_dmem_s2_xcpt_pf_st, io_dmem_s2_xcpt_ae_ld, io_dmem_s2_xcpt_ae_st, io_dmem_ordered, io_dmem_perf_release, io_dmem_perf_grant, io_fpu_fcsr_flags_valid, io_fpu_fcsr_flags_bits, io_fpu_store_data, io_fpu_toint_data, io_fpu_fcsr_rdy, io_fpu_nack_mem, io_fpu_illegal_rm, io_fpu_dec_wen, io_fpu_dec_ren1, io_fpu_dec_ren2, io_fpu_dec_ren3
, io_fpu_sboard_set, io_fpu_sboard_clr, io_fpu_sboard_clra, rs1_secret_1, rs1_secret_2, rs2_secret_1, rs2_secret_2);
  (* src = "verilog/rocket_clean.sv:264458.18-264458.46" *)
  wire _0000_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _0001_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0002_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0003_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0004_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [3:0] _0005_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0006_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [2:0] _0007_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0008_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0009_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0010_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0011_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0012_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0013_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [4:0] _0014_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0015_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _0016_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _0017_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [2:0] _0018_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0019_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0020_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [7:0] _0021_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [4:0] _0022_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _0023_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0024_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _0025_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0026_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _0027_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [39:0] _0028_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0029_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0030_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0031_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _0032_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _0033_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [61:0] _0034_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [61:0] _0035_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0036_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0037_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0038_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0039_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _0040_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0041_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0042_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0043_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [2:0] _0044_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0045_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0046_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0047_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0048_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0049_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0050_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0051_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0052_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [7:0] _0053_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [4:0] _0054_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _0055_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0056_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0057_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _0058_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0059_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _0060_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [39:0] _0061_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0062_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _0063_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0064_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0065_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0066_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _0067_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0068_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0069_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [2:0] _0070_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0071_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0072_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0073_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0074_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0075_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _0076_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0077_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0078_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _0079_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _0080_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [39:0] _0081_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0082_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0083_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _0084_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _0085_;
  (* src = "verilog/rocket_clean.sv:200481.23-200481.52" *)
  wire _0086_;
  (* src = "verilog/rocket_clean.sv:200935.41-200935.64" *)
  wire _0087_;
  (* src = "verilog/rocket_clean.sv:200935.41-200935.94" *)
  wire _0088_;
  (* src = "verilog/rocket_clean.sv:200945.77-200946.34" *)
  wire _0089_;
  (* src = "verilog/rocket_clean.sv:200953.46-200953.76" *)
  wire _0090_;
  (* src = "verilog/rocket_clean.sv:200956.41-200956.71" *)
  wire _0091_;
  (* src = "verilog/rocket_clean.sv:200956.95-200957.23" *)
  wire _0092_;
  (* src = "verilog/rocket_clean.sv:201014.32-201014.81" *)
  wire _0093_;
  (* src = "verilog/rocket_clean.sv:201034.31-201034.57" *)
  wire _0094_;
  (* src = "verilog/rocket_clean.sv:201034.60-201034.88" *)
  wire _0095_;
  (* src = "verilog/rocket_clean.sv:201034.91-201034.119" *)
  wire _0096_;
  (* src = "verilog/rocket_clean.sv:201038.35-201038.70" *)
  wire _0097_;
  (* src = "verilog/rocket_clean.sv:201038.73-201038.110" *)
  wire _0098_;
  (* src = "verilog/rocket_clean.sv:201039.5-201039.45" *)
  wire _0099_;
  (* src = "verilog/rocket_clean.sv:201039.48-201039.84" *)
  wire _0100_;
  (* src = "verilog/rocket_clean.sv:201041.40-201041.73" *)
  wire _0101_;
  (* src = "verilog/rocket_clean.sv:201045.32-201045.59" *)
  wire _0102_;
  (* src = "verilog/rocket_clean.sv:201045.62-201045.91" *)
  wire _0103_;
  (* src = "verilog/rocket_clean.sv:201045.94-201046.25" *)
  wire _0104_;
  (* src = "verilog/rocket_clean.sv:201048.52-201048.86" *)
  wire _0105_;
  (* src = "verilog/rocket_clean.sv:201050.36-201050.72" *)
  wire _0106_;
  (* src = "verilog/rocket_clean.sv:201050.75-201050.113" *)
  wire _0107_;
  (* src = "verilog/rocket_clean.sv:201051.5-201051.46" *)
  wire _0108_;
  (* src = "verilog/rocket_clean.sv:201051.49-201051.86" *)
  wire _0109_;
  (* src = "verilog/rocket_clean.sv:201053.42-201053.77" *)
  wire _0110_;
  (* src = "verilog/rocket_clean.sv:201057.31-201057.57" *)
  wire _0111_;
  (* src = "verilog/rocket_clean.sv:201057.60-201057.88" *)
  wire _0112_;
  (* src = "verilog/rocket_clean.sv:201057.91-201057.119" *)
  wire _0113_;
  (* src = "verilog/rocket_clean.sv:201062.35-201062.70" *)
  wire _0114_;
  (* src = "verilog/rocket_clean.sv:201062.73-201062.110" *)
  wire _0115_;
  (* src = "verilog/rocket_clean.sv:201063.5-201063.45" *)
  wire _0116_;
  (* src = "verilog/rocket_clean.sv:201063.48-201063.84" *)
  wire _0117_;
  (* src = "verilog/rocket_clean.sv:201065.40-201065.70" *)
  wire _0118_;
  (* src = "verilog/rocket_clean.sv:201073.18-201073.50" *)
  wire _0119_;
  (* src = "verilog/rocket_clean.sv:201084.28-201084.58" *)
  wire _0120_;
  (* src = "verilog/rocket_clean.sv:201084.61-201084.92" *)
  wire _0121_;
  (* src = "verilog/rocket_clean.sv:201084.95-201085.27" *)
  wire _0122_;
  (* src = "verilog/rocket_clean.sv:201088.28-201088.62" *)
  wire _0123_;
  (* src = "verilog/rocket_clean.sv:201095.24-201095.63" *)
  wire _0124_;
  (* src = "verilog/rocket_clean.sv:201095.66-201095.105" *)
  wire _0125_;
  (* src = "verilog/rocket_clean.sv:201096.5-201096.44" *)
  wire _0126_;
  (* src = "verilog/rocket_clean.sv:201096.47-201096.85" *)
  wire _0127_;
  (* src = "verilog/rocket_clean.sv:201106.72-201106.99" *)
  wire _0128_;
  (* src = "verilog/rocket_clean.sv:201116.18-201116.60" *)
  wire _0129_;
  (* src = "verilog/rocket_clean.sv:201129.20-201129.52" *)
  wire _0130_;
  (* src = "verilog/rocket_clean.sv:201138.26-201138.57" *)
  wire _0131_;
  (* src = "verilog/rocket_clean.sv:201148.23-201148.54" *)
  wire _0132_;
  (* src = "verilog/rocket_clean.sv:201151.32-201151.64" *)
  wire _0133_;
  (* src = "verilog/rocket_clean.sv:201153.37-201153.95" *)
  wire _0134_;
  (* src = "verilog/rocket_clean.sv:201160.30-201160.64" *)
  wire _0135_;
  (* src = "verilog/rocket_clean.sv:201161.31-201161.84" *)
  wire _0136_;
  (* src = "verilog/rocket_clean.sv:201193.19-201193.53" *)
  wire _0137_;
  (* src = "verilog/rocket_clean.sv:201195.26-201195.55" *)
  wire _0138_;
  (* src = "verilog/rocket_clean.sv:201195.58-201195.88" *)
  wire _0139_;
  (* src = "verilog/rocket_clean.sv:201196.32-201196.62" *)
  wire _0140_;
  (* src = "verilog/rocket_clean.sv:201196.65-201196.96" *)
  wire _0141_;
  (* src = "verilog/rocket_clean.sv:201205.24-201205.51" *)
  wire _0142_;
  (* src = "verilog/rocket_clean.sv:201244.30-201244.58" *)
  wire _0143_;
  (* src = "verilog/rocket_clean.sv:201261.54-201261.114" *)
  wire _0144_;
  (* src = "verilog/rocket_clean.sv:201542.37-201542.85" *)
  wire _0145_;
  (* src = "verilog/rocket_clean.sv:201547.44-201547.89" *)
  wire _0146_;
  (* src = "verilog/rocket_clean.sv:201555.33-201555.63" *)
  wire _0147_;
  (* src = "verilog/rocket_clean.sv:201671.34-201671.67" *)
  wire _0148_;
  (* src = "verilog/rocket_clean.sv:201786.11-201786.46" *)
  wire _0149_;
  (* src = "verilog/rocket_clean.sv:201797.11-201797.45" *)
  wire _0150_;
  (* src = "verilog/rocket_clean.sv:201964.25-201964.57" *)
  wire _0151_;
  (* src = "verilog/rocket_clean.sv:201969.26-201969.59" *)
  wire _0152_;
  (* src = "verilog/rocket_clean.sv:202004.13-202004.53" *)
  wire _0153_;
  (* src = "verilog/rocket_clean.sv:202045.11-202045.39" *)
  wire _0154_;
  (* src = "verilog/rocket_clean.sv:202045.11-202045.54" *)
  wire _0155_;
  (* src = "verilog/rocket_clean.sv:202071.20-202071.50" *)
  wire _0156_;
  (* src = "verilog/rocket_clean.sv:202080.11-202080.43" *)
  wire _0157_;
  (* src = "verilog/rocket_clean.sv:202118.16-202118.59" *)
  wire _0158_;
  (* src = "verilog/rocket_clean.sv:200456.15-200456.35" *)
  wire _0159_;
  (* src = "verilog/rocket_clean.sv:200456.38-200456.59" *)
  wire _0160_;
  (* src = "verilog/rocket_clean.sv:200971.37-200971.58" *)
  wire _0161_;
  (* src = "verilog/rocket_clean.sv:200972.37-200972.59" *)
  wire _0162_;
  (* src = "verilog/rocket_clean.sv:200975.37-200975.58" *)
  wire _0163_;
  (* src = "verilog/rocket_clean.sv:200976.37-200976.59" *)
  wire _0164_;
  (* src = "verilog/rocket_clean.sv:200984.28-200984.51" *)
  wire _0165_;
  (* src = "verilog/rocket_clean.sv:200985.28-200985.51" *)
  wire _0166_;
  (* src = "verilog/rocket_clean.sv:200986.28-200986.51" *)
  wire _0167_;
  (* src = "verilog/rocket_clean.sv:200988.28-200988.51" *)
  wire _0168_;
  (* src = "verilog/rocket_clean.sv:200989.29-200989.52" *)
  wire _0169_;
  (* src = "verilog/rocket_clean.sv:200990.29-200990.52" *)
  wire _0170_;
  (* src = "verilog/rocket_clean.sv:201004.28-201004.51" *)
  wire _0171_;
  (* src = "verilog/rocket_clean.sv:201011.26-201011.49" *)
  wire _0172_;
  (* src = "verilog/rocket_clean.sv:201022.29-201022.53" *)
  wire _0173_;
  (* src = "verilog/rocket_clean.sv:201024.29-201024.53" *)
  wire _0174_;
  (* src = "verilog/rocket_clean.sv:201025.29-201025.53" *)
  wire _0175_;
  (* src = "verilog/rocket_clean.sv:201076.42-201076.63" *)
  wire _0176_;
  (* src = "verilog/rocket_clean.sv:201079.43-201079.64" *)
  wire _0177_;
  (* src = "verilog/rocket_clean.sv:201082.43-201082.63" *)
  wire _0178_;
  (* src = "verilog/rocket_clean.sv:201116.39-201116.60" *)
  wire _0179_;
  (* src = "verilog/rocket_clean.sv:201139.26-201139.47" *)
  wire _0180_;
  (* src = "verilog/rocket_clean.sv:201144.26-201144.47" *)
  wire _0181_;
  (* src = "verilog/rocket_clean.sv:201157.36-201157.60" *)
  wire _0182_;
  (* src = "verilog/rocket_clean.sv:201157.63-201157.87" *)
  wire _0183_;
  (* src = "verilog/rocket_clean.sv:201157.90-201157.114" *)
  wire _0184_;
  (* src = "verilog/rocket_clean.sv:201184.31-201184.54" *)
  wire _0185_;
  (* src = "verilog/rocket_clean.sv:201184.57-201184.81" *)
  wire _0186_;
  (* src = "verilog/rocket_clean.sv:201191.35-201191.58" *)
  wire _0187_;
  (* src = "verilog/rocket_clean.sv:201192.35-201192.58" *)
  wire _0188_;
  (* src = "verilog/rocket_clean.sv:201229.17-201229.39" *)
  wire _0189_;
  (* src = "verilog/rocket_clean.sv:201229.42-201229.65" *)
  wire _0190_;
  (* src = "verilog/rocket_clean.sv:201261.70-201261.114" *)
  wire _0191_;
  (* src = "verilog/rocket_clean.sv:201267.17-201267.39" *)
  wire _0192_;
  (* src = "verilog/rocket_clean.sv:201267.42-201267.65" *)
  wire _0193_;
  (* src = "verilog/rocket_clean.sv:201268.19-201268.43" *)
  wire _0194_;
  (* src = "verilog/rocket_clean.sv:201517.32-201517.56" *)
  wire _0195_;
  (* src = "verilog/rocket_clean.sv:201525.35-201525.61" *)
  wire _0196_;
  (* src = "verilog/rocket_clean.sv:201690.23-201690.47" *)
  wire _0197_;
  (* src = "verilog/rocket_clean.sv:201691.23-201691.47" *)
  wire _0198_;
  (* src = "verilog/rocket_clean.sv:202005.15-202005.38" *)
  wire _0199_;
  (* src = "verilog/rocket_clean.sv:201156.52-201156.74" *)
  wire _0200_;
  (* src = "verilog/rocket_clean.sv:200479.74-200479.95" *)
  wire _0201_;
  (* src = "verilog/rocket_clean.sv:200480.39-200480.59" *)
  wire _0202_;
  (* src = "verilog/rocket_clean.sv:201014.32-201014.55" *)
  wire _0203_;
  (* src = "verilog/rocket_clean.sv:201014.58-201014.81" *)
  wire _0204_;
  (* src = "verilog/rocket_clean.sv:201032.39-201032.55" *)
  wire _0205_;
  (* src = "verilog/rocket_clean.sv:201036.28-201036.47" *)
  wire _0206_;
  (* src = "verilog/rocket_clean.sv:201048.29-201048.49" *)
  wire _0207_;
  (* src = "verilog/rocket_clean.sv:201136.31-201136.50" *)
  wire _0208_;
  (* src = "verilog/rocket_clean.sv:201140.26-201140.42" *)
  wire _0209_;
  (* src = "verilog/rocket_clean.sv:200456.82-200456.100" *)
  wire _0210_;
  (* src = "verilog/rocket_clean.sv:200936.53-200936.75" *)
  wire _0211_;
  (* src = "verilog/rocket_clean.sv:200937.32-200937.50" *)
  wire _0212_;
  (* src = "verilog/rocket_clean.sv:200938.53-200938.74" *)
  wire _0213_;
  (* src = "verilog/rocket_clean.sv:200942.54-200942.75" *)
  wire _0214_;
  (* src = "verilog/rocket_clean.sv:200954.23-200954.39" *)
  wire _0215_;
  (* src = "verilog/rocket_clean.sv:200969.48-200969.61" *)
  wire _0216_;
  (* src = "verilog/rocket_clean.sv:201059.40-201059.59" *)
  wire _0217_;
  (* src = "verilog/rocket_clean.sv:201077.58-201077.80" *)
  wire _0218_;
  (* src = "verilog/rocket_clean.sv:201080.61-201080.84" *)
  wire _0219_;
  (* src = "verilog/rocket_clean.sv:201083.62-201083.85" *)
  wire _0220_;
  (* src = "verilog/rocket_clean.sv:201088.65-201088.81" *)
  wire _0221_;
  (* src = "verilog/rocket_clean.sv:201106.51-201106.100" *)
  wire _0222_;
  (* src = "verilog/rocket_clean.sv:201111.22-201111.43" *)
  wire _0223_;
  (* src = "verilog/rocket_clean.sv:201129.35-201129.52" *)
  wire _0224_;
  (* src = "verilog/rocket_clean.sv:201129.55-201129.63" *)
  wire _0225_;
  (* src = "verilog/rocket_clean.sv:201150.51-201150.68" *)
  wire _0226_;
  (* src = "verilog/rocket_clean.sv:201154.51-201154.64" *)
  wire _0227_;
  (* src = "verilog/rocket_clean.sv:201160.67-201160.82" *)
  wire _0228_;
  (* src = "verilog/rocket_clean.sv:201207.70-201207.84" *)
  wire _0229_;
  (* src = "verilog/rocket_clean.sv:201229.87-201229.104" *)
  wire _0230_;
  (* src = "verilog/rocket_clean.sv:201267.91-201267.112" *)
  wire _0231_;
  (* src = "verilog/rocket_clean.sv:201542.89-201542.97" *)
  wire _0232_;
  (* src = "verilog/rocket_clean.sv:201555.66-201555.82" *)
  wire _0233_;
  (* src = "verilog/rocket_clean.sv:202071.40-202071.50" *)
  wire _0234_;
  (* src = "verilog/rocket_clean.sv:202080.31-202080.43" *)
  wire _0235_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.38" *)
  wire _0236_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.46" *)
  wire _0237_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.55" *)
  wire _0238_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.64" *)
  wire _0239_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.73" *)
  wire _0240_;
  (* src = "verilog/rocket_clean.sv:200451.22-200451.48" *)
  wire _0241_;
  (* src = "verilog/rocket_clean.sv:200451.22-200451.62" *)
  wire _0242_;
  (* src = "verilog/rocket_clean.sv:200453.23-200453.51" *)
  wire _0243_;
  (* src = "verilog/rocket_clean.sv:200456.15-200456.59" *)
  wire _0244_;
  (* src = "verilog/rocket_clean.sv:200477.30-200477.60" *)
  wire _0245_;
  (* src = "verilog/rocket_clean.sv:200479.30-200479.71" *)
  wire _0246_;
  (* src = "verilog/rocket_clean.sv:200481.56-200481.86" *)
  wire _0247_;
  (* src = "verilog/rocket_clean.sv:200656.38-200656.89" *)
  wire _0248_;
  (* src = "verilog/rocket_clean.sv:200656.38-200656.116" *)
  wire _0249_;
  (* src = "verilog/rocket_clean.sv:200656.38-200657.29" *)
  wire _0250_;
  (* src = "verilog/rocket_clean.sv:200656.38-200657.56" *)
  wire _0251_;
  (* src = "verilog/rocket_clean.sv:200656.38-200657.84" *)
  wire _0252_;
  (* src = "verilog/rocket_clean.sv:200656.38-200657.112" *)
  wire _0253_;
  (* src = "verilog/rocket_clean.sv:200656.38-200658.30" *)
  wire _0254_;
  (* src = "verilog/rocket_clean.sv:200656.38-200658.58" *)
  wire _0255_;
  (* src = "verilog/rocket_clean.sv:200656.38-200658.86" *)
  wire _0256_;
  (* src = "verilog/rocket_clean.sv:200656.38-200658.114" *)
  wire _0257_;
  (* src = "verilog/rocket_clean.sv:200656.38-200659.30" *)
  wire _0258_;
  (* src = "verilog/rocket_clean.sv:200656.38-200659.58" *)
  wire _0259_;
  (* src = "verilog/rocket_clean.sv:200656.38-200659.86" *)
  wire _0260_;
  (* src = "verilog/rocket_clean.sv:200656.38-200659.114" *)
  wire _0261_;
  (* src = "verilog/rocket_clean.sv:200656.38-200660.30" *)
  wire _0262_;
  (* src = "verilog/rocket_clean.sv:200656.38-200660.58" *)
  wire _0263_;
  (* src = "verilog/rocket_clean.sv:200656.38-200660.86" *)
  wire _0264_;
  (* src = "verilog/rocket_clean.sv:200656.38-200660.114" *)
  wire _0265_;
  (* src = "verilog/rocket_clean.sv:200656.38-200661.30" *)
  wire _0266_;
  (* src = "verilog/rocket_clean.sv:200656.38-200661.58" *)
  wire _0267_;
  (* src = "verilog/rocket_clean.sv:200656.38-200661.86" *)
  wire _0268_;
  (* src = "verilog/rocket_clean.sv:200656.38-200661.114" *)
  wire _0269_;
  (* src = "verilog/rocket_clean.sv:200656.38-200662.30" *)
  wire _0270_;
  (* src = "verilog/rocket_clean.sv:200656.38-200662.58" *)
  wire _0271_;
  (* src = "verilog/rocket_clean.sv:200656.38-200662.86" *)
  wire _0272_;
  (* src = "verilog/rocket_clean.sv:200656.38-200662.114" *)
  wire _0273_;
  (* src = "verilog/rocket_clean.sv:200656.38-200663.30" *)
  wire _0274_;
  (* src = "verilog/rocket_clean.sv:200656.38-200663.58" *)
  wire _0275_;
  (* src = "verilog/rocket_clean.sv:200656.38-200663.86" *)
  wire _0276_;
  (* src = "verilog/rocket_clean.sv:200664.38-200664.92" *)
  wire _0277_;
  (* src = "verilog/rocket_clean.sv:200664.38-200664.120" *)
  wire _0278_;
  (* src = "verilog/rocket_clean.sv:200664.38-200665.33" *)
  wire _0279_;
  (* src = "verilog/rocket_clean.sv:200664.38-200665.61" *)
  wire _0280_;
  (* src = "verilog/rocket_clean.sv:200664.38-200665.89" *)
  wire _0281_;
  (* src = "verilog/rocket_clean.sv:200664.38-200665.117" *)
  wire _0282_;
  (* src = "verilog/rocket_clean.sv:200664.38-200666.30" *)
  wire _0283_;
  (* src = "verilog/rocket_clean.sv:200664.38-200666.58" *)
  wire _0284_;
  (* src = "verilog/rocket_clean.sv:200664.38-200666.86" *)
  wire _0285_;
  (* src = "verilog/rocket_clean.sv:200664.38-200666.114" *)
  wire _0286_;
  (* src = "verilog/rocket_clean.sv:200664.38-200667.30" *)
  wire _0287_;
  (* src = "verilog/rocket_clean.sv:200664.38-200667.58" *)
  wire _0288_;
  (* src = "verilog/rocket_clean.sv:200664.38-200667.86" *)
  wire _0289_;
  (* src = "verilog/rocket_clean.sv:200664.38-200667.114" *)
  wire _0290_;
  (* src = "verilog/rocket_clean.sv:200664.38-200668.30" *)
  wire _0291_;
  (* src = "verilog/rocket_clean.sv:200664.38-200668.58" *)
  wire _0292_;
  (* src = "verilog/rocket_clean.sv:200664.38-200668.86" *)
  wire _0293_;
  (* src = "verilog/rocket_clean.sv:200664.38-200668.114" *)
  wire _0294_;
  (* src = "verilog/rocket_clean.sv:200664.38-200669.30" *)
  wire _0295_;
  (* src = "verilog/rocket_clean.sv:200664.38-200669.59" *)
  wire _0296_;
  (* src = "verilog/rocket_clean.sv:200664.38-200669.88" *)
  wire _0297_;
  (* src = "verilog/rocket_clean.sv:200664.38-200669.117" *)
  wire _0298_;
  (* src = "verilog/rocket_clean.sv:200664.38-200670.31" *)
  wire _0299_;
  (* src = "verilog/rocket_clean.sv:200664.38-200670.60" *)
  wire _0300_;
  (* src = "verilog/rocket_clean.sv:200664.38-200670.89" *)
  wire _0301_;
  (* src = "verilog/rocket_clean.sv:200664.38-200670.118" *)
  wire _0302_;
  (* src = "verilog/rocket_clean.sv:200664.38-200671.31" *)
  wire _0303_;
  (* src = "verilog/rocket_clean.sv:200664.38-200671.60" *)
  wire _0304_;
  (* src = "verilog/rocket_clean.sv:200664.38-200671.89" *)
  wire _0305_;
  (* src = "verilog/rocket_clean.sv:200672.38-200672.93" *)
  wire _0306_;
  (* src = "verilog/rocket_clean.sv:200672.38-200673.31" *)
  wire _0307_;
  (* src = "verilog/rocket_clean.sv:200672.38-200673.60" *)
  wire _0308_;
  (* src = "verilog/rocket_clean.sv:200672.38-200673.89" *)
  wire _0309_;
  (* src = "verilog/rocket_clean.sv:200672.38-200673.118" *)
  wire _0310_;
  (* src = "verilog/rocket_clean.sv:200672.38-200674.31" *)
  wire _0311_;
  (* src = "verilog/rocket_clean.sv:200672.38-200674.60" *)
  wire _0312_;
  (* src = "verilog/rocket_clean.sv:200672.38-200674.89" *)
  wire _0313_;
  (* src = "verilog/rocket_clean.sv:200672.38-200674.118" *)
  wire _0314_;
  (* src = "verilog/rocket_clean.sv:200672.38-200675.31" *)
  wire _0315_;
  (* src = "verilog/rocket_clean.sv:200672.38-200675.60" *)
  wire _0316_;
  (* src = "verilog/rocket_clean.sv:200672.38-200675.89" *)
  wire _0317_;
  (* src = "verilog/rocket_clean.sv:200672.38-200675.118" *)
  wire _0318_;
  (* src = "verilog/rocket_clean.sv:200672.38-200676.31" *)
  wire _0319_;
  (* src = "verilog/rocket_clean.sv:200672.38-200676.60" *)
  wire _0320_;
  (* src = "verilog/rocket_clean.sv:200672.38-200676.89" *)
  wire _0321_;
  (* src = "verilog/rocket_clean.sv:200672.38-200676.118" *)
  wire _0322_;
  (* src = "verilog/rocket_clean.sv:200672.38-200677.31" *)
  wire _0323_;
  (* src = "verilog/rocket_clean.sv:200672.38-200677.60" *)
  wire _0324_;
  (* src = "verilog/rocket_clean.sv:200672.38-200677.89" *)
  wire _0325_;
  (* src = "verilog/rocket_clean.sv:200672.38-200677.118" *)
  wire _0326_;
  (* src = "verilog/rocket_clean.sv:200672.38-200678.31" *)
  wire _0327_;
  (* src = "verilog/rocket_clean.sv:200672.38-200678.60" *)
  wire _0328_;
  (* src = "verilog/rocket_clean.sv:200672.38-200678.89" *)
  wire _0329_;
  (* src = "verilog/rocket_clean.sv:200672.38-200678.118" *)
  wire _0330_;
  (* src = "verilog/rocket_clean.sv:200672.38-200679.31" *)
  wire _0331_;
  (* src = "verilog/rocket_clean.sv:200672.38-200679.60" *)
  wire _0332_;
  (* src = "verilog/rocket_clean.sv:200672.38-200679.89" *)
  wire _0333_;
  (* src = "verilog/rocket_clean.sv:200672.38-200679.118" *)
  wire _0334_;
  (* src = "verilog/rocket_clean.sv:200681.38-200681.93" *)
  wire _0335_;
  (* src = "verilog/rocket_clean.sv:200681.38-200682.31" *)
  wire _0336_;
  (* src = "verilog/rocket_clean.sv:200681.38-200682.60" *)
  wire _0337_;
  (* src = "verilog/rocket_clean.sv:200681.38-200682.89" *)
  wire _0338_;
  (* src = "verilog/rocket_clean.sv:200681.38-200682.118" *)
  wire _0339_;
  (* src = "verilog/rocket_clean.sv:200681.38-200683.31" *)
  wire _0340_;
  (* src = "verilog/rocket_clean.sv:200681.38-200683.60" *)
  wire _0341_;
  (* src = "verilog/rocket_clean.sv:200681.38-200683.89" *)
  wire _0342_;
  (* src = "verilog/rocket_clean.sv:200681.38-200683.118" *)
  wire _0343_;
  (* src = "verilog/rocket_clean.sv:200681.38-200684.31" *)
  wire _0344_;
  (* src = "verilog/rocket_clean.sv:200681.38-200684.60" *)
  wire _0345_;
  (* src = "verilog/rocket_clean.sv:200681.38-200684.89" *)
  wire _0346_;
  (* src = "verilog/rocket_clean.sv:200681.38-200684.118" *)
  wire _0347_;
  (* src = "verilog/rocket_clean.sv:200681.38-200685.31" *)
  wire _0348_;
  (* src = "verilog/rocket_clean.sv:200681.38-200685.60" *)
  wire _0349_;
  (* src = "verilog/rocket_clean.sv:200681.38-200685.89" *)
  wire _0350_;
  (* src = "verilog/rocket_clean.sv:200681.38-200685.118" *)
  wire _0351_;
  (* src = "verilog/rocket_clean.sv:200681.38-200686.31" *)
  wire _0352_;
  (* src = "verilog/rocket_clean.sv:200681.38-200686.60" *)
  wire _0353_;
  (* src = "verilog/rocket_clean.sv:200681.38-200686.89" *)
  wire _0354_;
  (* src = "verilog/rocket_clean.sv:200681.38-200686.118" *)
  wire _0355_;
  (* src = "verilog/rocket_clean.sv:200681.38-200687.31" *)
  wire _0356_;
  (* src = "verilog/rocket_clean.sv:200681.38-200687.60" *)
  wire _0357_;
  (* src = "verilog/rocket_clean.sv:200681.38-200687.89" *)
  wire _0358_;
  (* src = "verilog/rocket_clean.sv:200681.38-200687.118" *)
  wire _0359_;
  (* src = "verilog/rocket_clean.sv:200681.38-200688.31" *)
  wire _0360_;
  (* src = "verilog/rocket_clean.sv:200681.38-200688.60" *)
  wire _0361_;
  (* src = "verilog/rocket_clean.sv:200681.38-200688.89" *)
  wire _0362_;
  (* src = "verilog/rocket_clean.sv:200681.38-200688.118" *)
  wire _0363_;
  (* src = "verilog/rocket_clean.sv:200690.38-200690.93" *)
  wire _0364_;
  (* src = "verilog/rocket_clean.sv:200690.38-200691.31" *)
  wire _0365_;
  (* src = "verilog/rocket_clean.sv:200690.38-200691.60" *)
  wire _0366_;
  (* src = "verilog/rocket_clean.sv:200690.38-200691.89" *)
  wire _0367_;
  (* src = "verilog/rocket_clean.sv:200690.38-200691.118" *)
  wire _0368_;
  (* src = "verilog/rocket_clean.sv:200690.38-200692.31" *)
  wire _0369_;
  (* src = "verilog/rocket_clean.sv:200690.38-200692.60" *)
  wire _0370_;
  (* src = "verilog/rocket_clean.sv:200690.38-200692.89" *)
  wire _0371_;
  (* src = "verilog/rocket_clean.sv:200690.38-200692.118" *)
  wire _0372_;
  (* src = "verilog/rocket_clean.sv:200690.38-200693.31" *)
  wire _0373_;
  (* src = "verilog/rocket_clean.sv:200690.38-200693.60" *)
  wire _0374_;
  (* src = "verilog/rocket_clean.sv:200690.38-200693.89" *)
  wire _0375_;
  (* src = "verilog/rocket_clean.sv:200690.38-200693.118" *)
  wire _0376_;
  (* src = "verilog/rocket_clean.sv:200690.38-200694.31" *)
  wire _0377_;
  (* src = "verilog/rocket_clean.sv:200690.38-200694.60" *)
  wire _0378_;
  (* src = "verilog/rocket_clean.sv:200690.38-200694.89" *)
  wire _0379_;
  (* src = "verilog/rocket_clean.sv:200690.38-200694.118" *)
  wire _0380_;
  (* src = "verilog/rocket_clean.sv:200690.38-200695.31" *)
  wire _0381_;
  (* src = "verilog/rocket_clean.sv:200690.38-200695.60" *)
  wire _0382_;
  (* src = "verilog/rocket_clean.sv:200690.38-200695.89" *)
  wire _0383_;
  (* src = "verilog/rocket_clean.sv:200690.38-200695.118" *)
  wire _0384_;
  (* src = "verilog/rocket_clean.sv:200690.38-200696.31" *)
  wire _0385_;
  (* src = "verilog/rocket_clean.sv:200690.38-200696.60" *)
  wire _0386_;
  (* src = "verilog/rocket_clean.sv:200690.38-200696.89" *)
  wire _0387_;
  (* src = "verilog/rocket_clean.sv:200690.38-200696.118" *)
  wire _0388_;
  (* src = "verilog/rocket_clean.sv:200690.38-200697.31" *)
  wire _0389_;
  (* src = "verilog/rocket_clean.sv:200690.38-200697.60" *)
  wire _0390_;
  (* src = "verilog/rocket_clean.sv:200690.38-200697.89" *)
  wire _0391_;
  (* src = "verilog/rocket_clean.sv:200690.38-200697.118" *)
  wire _0392_;
  (* src = "verilog/rocket_clean.sv:200699.29-200699.84" *)
  wire _0393_;
  (* src = "verilog/rocket_clean.sv:200699.29-200699.113" *)
  wire _0394_;
  (* src = "verilog/rocket_clean.sv:200699.29-200700.31" *)
  wire _0395_;
  (* src = "verilog/rocket_clean.sv:200699.29-200700.60" *)
  wire _0396_;
  (* src = "verilog/rocket_clean.sv:200699.29-200700.89" *)
  wire _0397_;
  (* src = "verilog/rocket_clean.sv:200699.29-200700.118" *)
  wire _0398_;
  (* src = "verilog/rocket_clean.sv:200699.29-200701.31" *)
  wire _0399_;
  (* src = "verilog/rocket_clean.sv:200699.29-200701.60" *)
  wire _0400_;
  (* src = "verilog/rocket_clean.sv:200699.29-200701.89" *)
  wire _0401_;
  (* src = "verilog/rocket_clean.sv:200699.29-200701.118" *)
  wire _0402_;
  (* src = "verilog/rocket_clean.sv:200722.29-200722.74" *)
  wire _0403_;
  (* src = "verilog/rocket_clean.sv:200722.29-200722.98" *)
  wire _0404_;
  (* src = "verilog/rocket_clean.sv:200734.29-200734.74" *)
  wire _0405_;
  (* src = "verilog/rocket_clean.sv:200734.29-200734.98" *)
  wire _0406_;
  (* src = "verilog/rocket_clean.sv:200734.29-200735.26" *)
  wire _0407_;
  (* src = "verilog/rocket_clean.sv:200746.33-200746.78" *)
  wire _0408_;
  (* src = "verilog/rocket_clean.sv:200746.33-200746.102" *)
  wire _0409_;
  (* src = "verilog/rocket_clean.sv:200746.33-200747.26" *)
  wire _0410_;
  (* src = "verilog/rocket_clean.sv:200753.33-200753.78" *)
  wire _0411_;
  (* src = "verilog/rocket_clean.sv:200753.33-200753.102" *)
  wire _0412_;
  (* src = "verilog/rocket_clean.sv:200762.33-200762.78" *)
  wire _0413_;
  (* src = "verilog/rocket_clean.sv:200762.33-200762.102" *)
  wire _0414_;
  (* src = "verilog/rocket_clean.sv:200762.33-200763.26" *)
  wire _0415_;
  (* src = "verilog/rocket_clean.sv:200778.33-200778.78" *)
  wire _0416_;
  (* src = "verilog/rocket_clean.sv:200793.34-200793.81" *)
  wire _0417_;
  (* src = "verilog/rocket_clean.sv:200793.34-200793.106" *)
  wire _0418_;
  (* src = "verilog/rocket_clean.sv:200808.34-200808.81" *)
  wire _0419_;
  (* src = "verilog/rocket_clean.sv:200808.34-200808.106" *)
  wire _0420_;
  (* src = "verilog/rocket_clean.sv:200808.34-200809.27" *)
  wire _0421_;
  (* src = "verilog/rocket_clean.sv:200808.34-200809.52" *)
  wire _0422_;
  (* src = "verilog/rocket_clean.sv:200808.34-200809.77" *)
  wire _0423_;
  (* src = "verilog/rocket_clean.sv:200820.34-200820.81" *)
  wire _0424_;
  (* src = "verilog/rocket_clean.sv:200820.34-200820.106" *)
  wire _0425_;
  (* src = "verilog/rocket_clean.sv:200820.34-200821.27" *)
  wire _0426_;
  (* src = "verilog/rocket_clean.sv:200828.34-200828.81" *)
  wire _0427_;
  (* src = "verilog/rocket_clean.sv:200828.34-200828.106" *)
  wire _0428_;
  (* src = "verilog/rocket_clean.sv:200828.34-200829.27" *)
  wire _0429_;
  (* src = "verilog/rocket_clean.sv:200832.38-200832.91" *)
  wire _0430_;
  (* src = "verilog/rocket_clean.sv:200832.38-200832.119" *)
  wire _0431_;
  (* src = "verilog/rocket_clean.sv:200832.38-200833.33" *)
  wire _0432_;
  (* src = "verilog/rocket_clean.sv:200832.38-200833.61" *)
  wire _0433_;
  (* src = "verilog/rocket_clean.sv:200832.38-200833.89" *)
  wire _0434_;
  (* src = "verilog/rocket_clean.sv:200832.38-200833.117" *)
  wire _0435_;
  (* src = "verilog/rocket_clean.sv:200832.38-200834.30" *)
  wire _0436_;
  (* src = "verilog/rocket_clean.sv:200832.38-200834.58" *)
  wire _0437_;
  (* src = "verilog/rocket_clean.sv:200832.38-200834.86" *)
  wire _0438_;
  (* src = "verilog/rocket_clean.sv:200832.38-200834.114" *)
  wire _0439_;
  (* src = "verilog/rocket_clean.sv:200832.38-200835.30" *)
  wire _0440_;
  (* src = "verilog/rocket_clean.sv:200832.38-200835.58" *)
  wire _0441_;
  (* src = "verilog/rocket_clean.sv:200832.38-200835.86" *)
  wire _0442_;
  (* src = "verilog/rocket_clean.sv:200832.38-200835.114" *)
  wire _0443_;
  (* src = "verilog/rocket_clean.sv:200832.38-200836.30" *)
  wire _0444_;
  (* src = "verilog/rocket_clean.sv:200832.38-200836.58" *)
  wire _0445_;
  (* src = "verilog/rocket_clean.sv:200832.38-200836.86" *)
  wire _0446_;
  (* src = "verilog/rocket_clean.sv:200832.38-200836.114" *)
  wire _0447_;
  (* src = "verilog/rocket_clean.sv:200832.38-200837.30" *)
  wire _0448_;
  (* src = "verilog/rocket_clean.sv:200832.38-200837.58" *)
  wire _0449_;
  (* src = "verilog/rocket_clean.sv:200832.38-200837.86" *)
  wire _0450_;
  (* src = "verilog/rocket_clean.sv:200832.38-200837.115" *)
  wire _0451_;
  (* src = "verilog/rocket_clean.sv:200832.38-200838.31" *)
  wire _0452_;
  (* src = "verilog/rocket_clean.sv:200832.38-200838.60" *)
  wire _0453_;
  (* src = "verilog/rocket_clean.sv:200832.38-200838.89" *)
  wire _0454_;
  (* src = "verilog/rocket_clean.sv:200832.38-200838.118" *)
  wire _0455_;
  (* src = "verilog/rocket_clean.sv:200832.38-200839.31" *)
  wire _0456_;
  (* src = "verilog/rocket_clean.sv:200832.38-200839.60" *)
  wire _0457_;
  (* src = "verilog/rocket_clean.sv:200832.38-200839.89" *)
  wire _0458_;
  (* src = "verilog/rocket_clean.sv:200840.30-200840.85" *)
  wire _0459_;
  (* src = "verilog/rocket_clean.sv:200840.30-200840.114" *)
  wire _0460_;
  (* src = "verilog/rocket_clean.sv:200840.30-200841.31" *)
  wire _0461_;
  (* src = "verilog/rocket_clean.sv:200840.30-200841.60" *)
  wire _0462_;
  (* src = "verilog/rocket_clean.sv:200840.30-200841.89" *)
  wire _0463_;
  (* src = "verilog/rocket_clean.sv:200840.30-200841.118" *)
  wire _0464_;
  (* src = "verilog/rocket_clean.sv:200848.34-200848.81" *)
  wire _0465_;
  (* src = "verilog/rocket_clean.sv:200860.34-200860.81" *)
  wire _0466_;
  (* src = "verilog/rocket_clean.sv:200860.34-200860.106" *)
  wire _0467_;
  (* src = "verilog/rocket_clean.sv:200884.30-200884.77" *)
  wire _0468_;
  (* src = "verilog/rocket_clean.sv:200884.30-200884.98" *)
  wire _0469_;
  (* src = "verilog/rocket_clean.sv:200900.30-200900.77" *)
  wire _0470_;
  (* src = "verilog/rocket_clean.sv:200900.30-200900.102" *)
  wire _0471_;
  (* src = "verilog/rocket_clean.sv:200900.30-200901.27" *)
  wire _0472_;
  (* src = "verilog/rocket_clean.sv:200900.30-200901.52" *)
  wire _0473_;
  (* src = "verilog/rocket_clean.sv:200900.30-200901.77" *)
  wire _0474_;
  (* src = "verilog/rocket_clean.sv:200919.30-200919.77" *)
  wire _0475_;
  (* src = "verilog/rocket_clean.sv:200940.54-200940.100" *)
  wire _0476_;
  (* src = "verilog/rocket_clean.sv:200945.46-200946.34" *)
  wire _0477_;
  (* src = "verilog/rocket_clean.sv:200956.41-200956.92" *)
  wire _0478_;
  (* src = "verilog/rocket_clean.sv:200956.41-200957.23" *)
  wire _0479_;
  (* src = "verilog/rocket_clean.sv:200958.19-200958.53" *)
  wire _0480_;
  (* src = "verilog/rocket_clean.sv:200958.19-200958.70" *)
  wire _0481_;
  (* src = "verilog/rocket_clean.sv:200958.19-200958.106" *)
  wire _0482_;
  (* src = "verilog/rocket_clean.sv:200958.19-200959.38" *)
  wire _0483_;
  (* src = "verilog/rocket_clean.sv:201008.33-201008.74" *)
  wire _0484_;
  (* src = "verilog/rocket_clean.sv:201034.31-201034.88" *)
  wire _0485_;
  (* src = "verilog/rocket_clean.sv:201036.28-201036.62" *)
  wire _0486_;
  (* src = "verilog/rocket_clean.sv:201036.28-201036.76" *)
  wire _0487_;
  (* src = "verilog/rocket_clean.sv:201036.28-201036.90" *)
  wire _0488_;
  (* src = "verilog/rocket_clean.sv:201038.35-201038.110" *)
  wire _0489_;
  (* src = "verilog/rocket_clean.sv:201038.35-201039.45" *)
  wire _0490_;
  (* src = "verilog/rocket_clean.sv:201041.40-201041.93" *)
  wire _0491_;
  (* src = "verilog/rocket_clean.sv:201045.32-201045.91" *)
  wire _0492_;
  (* src = "verilog/rocket_clean.sv:201048.29-201048.86" *)
  wire _0493_;
  (* src = "verilog/rocket_clean.sv:201048.29-201048.101" *)
  wire _0494_;
  (* src = "verilog/rocket_clean.sv:201050.36-201050.113" *)
  wire _0495_;
  (* src = "verilog/rocket_clean.sv:201050.36-201051.46" *)
  wire _0496_;
  (* src = "verilog/rocket_clean.sv:201053.42-201053.98" *)
  wire _0497_;
  (* src = "verilog/rocket_clean.sv:201057.31-201057.88" *)
  wire _0498_;
  (* src = "verilog/rocket_clean.sv:201062.35-201062.110" *)
  wire _0499_;
  (* src = "verilog/rocket_clean.sv:201062.35-201063.45" *)
  wire _0500_;
  (* src = "verilog/rocket_clean.sv:201065.40-201065.90" *)
  wire _0501_;
  (* src = "verilog/rocket_clean.sv:201084.28-201084.92" *)
  wire _0502_;
  (* src = "verilog/rocket_clean.sv:201086.49-201086.77" *)
  wire _0503_;
  (* src = "verilog/rocket_clean.sv:201086.49-201086.92" *)
  wire _0504_;
  (* src = "verilog/rocket_clean.sv:201087.28-201087.56" *)
  wire _0505_;
  (* src = "verilog/rocket_clean.sv:201087.28-201087.71" *)
  wire _0506_;
  (* src = "verilog/rocket_clean.sv:201087.28-201087.90" *)
  wire _0507_;
  (* src = "verilog/rocket_clean.sv:201095.24-201095.105" *)
  wire _0508_;
  (* src = "verilog/rocket_clean.sv:201095.24-201096.44" *)
  wire _0509_;
  (* src = "verilog/rocket_clean.sv:201106.53-201106.99" *)
  wire _0510_;
  (* src = "verilog/rocket_clean.sv:201106.51-201106.119" *)
  wire _0511_;
  (* src = "verilog/rocket_clean.sv:201111.22-201111.72" *)
  wire _0512_;
  (* src = "verilog/rocket_clean.sv:201111.22-201111.89" *)
  wire _0513_;
  (* src = "verilog/rocket_clean.sv:201111.22-201111.103" *)
  wire _0514_;
  (* src = "verilog/rocket_clean.sv:201124.17-201124.30" *)
  wire _0515_;
  (* src = "verilog/rocket_clean.sv:201124.17-201124.38" *)
  wire _0516_;
  (* src = "verilog/rocket_clean.sv:201126.21-201126.58" *)
  wire _0517_;
  (* src = "verilog/rocket_clean.sv:201126.21-201126.78" *)
  wire _0518_;
  (* src = "verilog/rocket_clean.sv:201142.23-201142.60" *)
  wire _0519_;
  (* src = "verilog/rocket_clean.sv:201142.23-201142.80" *)
  wire _0520_;
  (* src = "verilog/rocket_clean.sv:201153.53-201153.94" *)
  wire _0521_;
  (* src = "verilog/rocket_clean.sv:201154.22-201154.48" *)
  wire _0522_;
  (* src = "verilog/rocket_clean.sv:201157.36-201157.87" *)
  wire _0523_;
  (* src = "verilog/rocket_clean.sv:201157.36-201157.114" *)
  wire _0524_;
  (* src = "verilog/rocket_clean.sv:201159.24-201159.54" *)
  wire _0525_;
  (* src = "verilog/rocket_clean.sv:201163.19-201163.50" *)
  wire _0526_;
  (* src = "verilog/rocket_clean.sv:201164.25-201164.59" *)
  wire _0527_;
  (* src = "verilog/rocket_clean.sv:201169.29-201169.64" *)
  wire _0528_;
  (* src = "verilog/rocket_clean.sv:201169.29-201169.84" *)
  wire _0529_;
  (* src = "verilog/rocket_clean.sv:201174.30-201174.67" *)
  wire _0530_;
  (* src = "verilog/rocket_clean.sv:201174.30-201174.87" *)
  wire _0531_;
  (* src = "verilog/rocket_clean.sv:201180.30-201180.69" *)
  wire _0532_;
  (* src = "verilog/rocket_clean.sv:201180.30-201180.90" *)
  wire _0533_;
  (* src = "verilog/rocket_clean.sv:201180.30-201180.111" *)
  wire _0534_;
  (* src = "verilog/rocket_clean.sv:201184.31-201184.81" *)
  wire _0535_;
  (* src = "verilog/rocket_clean.sv:201184.31-201184.101" *)
  wire _0536_;
  (* src = "verilog/rocket_clean.sv:201202.20-201202.33" *)
  wire _0537_;
  (* src = "verilog/rocket_clean.sv:201206.22-201206.54" *)
  wire _0538_;
  (* src = "verilog/rocket_clean.sv:201207.24-201207.52" *)
  wire _0539_;
  (* src = "verilog/rocket_clean.sv:201207.24-201207.67" *)
  wire _0540_;
  (* src = "verilog/rocket_clean.sv:201209.22-201209.45" *)
  wire _0541_;
  (* src = "verilog/rocket_clean.sv:201223.30-201223.67" *)
  wire _0542_;
  (* src = "verilog/rocket_clean.sv:201223.30-201223.88" *)
  wire _0543_;
  (* src = "verilog/rocket_clean.sv:201226.33-201226.58" *)
  wire _0544_;
  (* src = "verilog/rocket_clean.sv:201229.17-201229.65" *)
  wire _0545_;
  (* src = "verilog/rocket_clean.sv:201244.30-201244.78" *)
  wire _0546_;
  (* src = "verilog/rocket_clean.sv:201267.17-201267.65" *)
  wire _0547_;
  (* src = "verilog/rocket_clean.sv:201268.19-201268.66" *)
  wire _0548_;
  (* src = "verilog/rocket_clean.sv:201268.19-201268.89" *)
  wire _0549_;
  (* src = "verilog/rocket_clean.sv:201535.32-201535.53" *)
  wire _0550_;
  (* src = "verilog/rocket_clean.sv:201542.89-201542.113" *)
  wire _0551_;
  (* src = "verilog/rocket_clean.sv:201564.28-201564.56" *)
  wire _0552_;
  (* src = "verilog/rocket_clean.sv:201714.31-201714.57" *)
  wire _0553_;
  (* src = "verilog/rocket_clean.sv:201742.13-201742.36" *)
  wire _0554_;
  (* src = "verilog/rocket_clean.sv:201899.9-201899.43" *)
  wire _0555_;
  (* src = "verilog/rocket_clean.sv:201899.9-201899.72" *)
  wire _0556_;
  (* src = "verilog/rocket_clean.sv:201907.28-201907.61" *)
  wire _0557_;
  (* src = "verilog/rocket_clean.sv:202004.29-202004.52" *)
  wire _0558_;
  (* src = "verilog/rocket_clean.sv:202118.63-202118.90" *)
  wire _0559_;
  (* src = "verilog/rocket_clean.sv:202118.63-202118.108" *)
  wire _0560_;
  wire [31:0] _0561_;
  wire [31:0] _0562_;
  wire [31:0] _0563_;
  wire [31:0] _0564_;
  wire [31:0] _0565_;
  wire [61:0] _0566_;
  wire [61:0] _0567_;
  wire [61:0] _0568_;
  wire [1:0] _0569_;
  wire [1:0] _0570_;
  wire [1:0] _0571_;
  wire [1:0] _0572_;
  wire [1:0] _0573_;
  wire [1:0] _0574_;
  wire _0575_;
  wire _0576_;
  wire [63:0] _0577_;
  wire [63:0] _0578_;
  wire _0579_;
  wire [63:0] _0580_;
  wire [63:0] _0581_;
  wire [63:0] _0582_;
  wire [63:0] _0583_;
  wire _0584_;
  wire [1:0] _0585_;
  wire [39:0] _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire [63:0] _0591_;
  wire _0592_;
  wire [7:0] _0593_;
  wire [4:0] _0594_;
  wire [1:0] _0595_;
  wire [63:0] _0596_;
  wire _0597_;
  wire [2:0] _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire [2:0] _0606_;
  wire [2:0] _0607_;
  wire [3:0] _0608_;
  wire [1:0] _0609_;
  wire [1:0] _0610_;
  wire [1:0] _0611_;
  wire _0612_;
  wire _0613_;
  wire [31:0] _0614_;
  (* src = "verilog/rocket_clean.sv:201742.30-201742.36" *)
  wire _0615_;
  (* src = "verilog/rocket_clean.sv:201161.49-201161.83" *)
  wire _0616_;
  (* src = "verilog/rocket_clean.sv:199245.15-199245.39" *)
  wire _0617_;
  (* src = "verilog/rocket_clean.sv:199247.45-199247.65" *)
  wire _0618_;
  (* src = "verilog/rocket_clean.sv:199254.21-199254.34" *)
  wire _0619_;
  (* src = "verilog/rocket_clean.sv:199254.37-199254.50" *)
  wire _0620_;
  (* src = "verilog/rocket_clean.sv:199321.28-199321.41" *)
  wire _0621_;
  (* src = "verilog/rocket_clean.sv:199324.28-199324.41" *)
  wire _0622_;
  (* src = "verilog/rocket_clean.sv:199326.41-199326.54" *)
  wire _0623_;
  (* src = "verilog/rocket_clean.sv:199333.21-199333.34" *)
  wire _0624_;
  (* src = "verilog/rocket_clean.sv:199333.37-199333.50" *)
  wire _0625_;
  (* src = "verilog/rocket_clean.sv:199324.28-199324.57" *)
  wire _0626_;
  (* src = "verilog/rocket_clean.sv:199326.28-199326.54" *)
  wire _0627_;
  (* src = "verilog/rocket_clean.sv:199333.21-199333.50" *)
  wire _0628_;
  (* src = "verilog/rocket_clean.sv:199214.13-199214.35" *)
  wire _0629_;
  (* src = "verilog/rocket_clean.sv:199215.13-199215.35" *)
  wire _0630_;
  (* src = "verilog/rocket_clean.sv:199221.13-199221.35" *)
  wire _0631_;
  (* src = "verilog/rocket_clean.sv:199202.18-199202.42" *)
  wire _0632_;
  (* src = "verilog/rocket_clean.sv:199216.18-199216.42" *)
  wire _0633_;
  (* src = "verilog/rocket_clean.sv:199201.14-199201.30" *)
  wire _0634_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0635_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  wire [57:0] _0636_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [57:0] _0637_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0638_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0639_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0640_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0641_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0642_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0643_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0644_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0645_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0646_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0647_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [2:0] _0648_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0649_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0650_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0651_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0652_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0653_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0654_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0655_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0656_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [2:0] _0657_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0658_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0659_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0660_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0661_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0662_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0663_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0664_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0665_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0666_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0667_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0668_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0669_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0670_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0671_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0672_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0673_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0674_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0675_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0676_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0677_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0678_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0679_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0680_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [31:0] _0681_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0682_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0683_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0684_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0685_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0686_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0687_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0688_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0689_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0690_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0691_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0692_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0693_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0694_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0695_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0696_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0697_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0698_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0699_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0700_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0701_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0702_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0703_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0704_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0705_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0706_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0707_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0708_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0709_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0710_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0711_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0712_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0713_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0714_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0715_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0716_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _0717_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0718_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0719_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0720_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0721_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [3:0] _0722_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [43:0] _0723_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0724_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _0725_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _0726_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  wire _0727_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  wire [5:0] _0728_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [5:0] _0729_;
  (* src = "verilog/rocket_clean.sv:197152.25-197152.55" *)
  wire _0730_;
  (* src = "verilog/rocket_clean.sv:197176.29-197176.66" *)
  wire _0731_;
  (* src = "verilog/rocket_clean.sv:197289.24-197289.44" *)
  wire _0732_;
  (* src = "verilog/rocket_clean.sv:197299.24-197299.46" *)
  wire _0733_;
  (* src = "verilog/rocket_clean.sv:197313.55-197313.96" *)
  wire _0734_;
  (* src = "verilog/rocket_clean.sv:197652.44-197652.63" *)
  wire _0735_;
  (* src = "verilog/rocket_clean.sv:197652.44-197652.75" *)
  wire _0736_;
  (* src = "verilog/rocket_clean.sv:197660.33-197660.65" *)
  wire _0737_;
  (* src = "verilog/rocket_clean.sv:197668.19-197668.45" *)
  wire _0738_;
  (* src = "verilog/rocket_clean.sv:197668.19-197668.54" *)
  wire _0739_;
  (* src = "verilog/rocket_clean.sv:197952.37-197952.62" *)
  wire _0740_;
  (* src = "verilog/rocket_clean.sv:197953.26-197953.48" *)
  wire _0741_;
  (* src = "verilog/rocket_clean.sv:197960.37-197960.62" *)
  wire _0742_;
  (* src = "verilog/rocket_clean.sv:197961.26-197961.48" *)
  wire _0743_;
  (* src = "verilog/rocket_clean.sv:197968.37-197968.62" *)
  wire _0744_;
  (* src = "verilog/rocket_clean.sv:197969.26-197969.48" *)
  wire _0745_;
  (* src = "verilog/rocket_clean.sv:197976.37-197976.62" *)
  wire _0746_;
  (* src = "verilog/rocket_clean.sv:197977.26-197977.48" *)
  wire _0747_;
  (* src = "verilog/rocket_clean.sv:197984.37-197984.62" *)
  wire _0748_;
  (* src = "verilog/rocket_clean.sv:197985.26-197985.48" *)
  wire _0749_;
  (* src = "verilog/rocket_clean.sv:197992.37-197992.62" *)
  wire _0750_;
  (* src = "verilog/rocket_clean.sv:197993.26-197993.48" *)
  wire _0751_;
  (* src = "verilog/rocket_clean.sv:198000.37-198000.62" *)
  wire _0752_;
  (* src = "verilog/rocket_clean.sv:198001.26-198001.48" *)
  wire _0753_;
  (* src = "verilog/rocket_clean.sv:198008.26-198008.48" *)
  wire _0754_;
  (* src = "verilog/rocket_clean.sv:198041.38-198041.123" *)
  wire _0755_;
  (* src = "verilog/rocket_clean.sv:198051.27-198051.52" *)
  wire _0756_;
  (* src = "verilog/rocket_clean.sv:198089.26-198089.55" *)
  wire _0757_;
  (* src = "verilog/rocket_clean.sv:198475.11-198475.41" *)
  wire _0758_;
  (* src = "verilog/rocket_clean.sv:198493.28-198493.47" *)
  wire _0759_;
  (* src = "verilog/rocket_clean.sv:198505.11-198505.41" *)
  wire _0760_;
  (* src = "verilog/rocket_clean.sv:198523.28-198523.51" *)
  wire _0761_;
  (* src = "verilog/rocket_clean.sv:198535.11-198535.41" *)
  wire _0762_;
  (* src = "verilog/rocket_clean.sv:198553.28-198553.51" *)
  wire _0763_;
  (* src = "verilog/rocket_clean.sv:198565.11-198565.41" *)
  wire _0764_;
  (* src = "verilog/rocket_clean.sv:198583.28-198583.51" *)
  wire _0765_;
  (* src = "verilog/rocket_clean.sv:198595.11-198595.41" *)
  wire _0766_;
  (* src = "verilog/rocket_clean.sv:198613.28-198613.51" *)
  wire _0767_;
  (* src = "verilog/rocket_clean.sv:198625.11-198625.41" *)
  wire _0768_;
  (* src = "verilog/rocket_clean.sv:198643.28-198643.51" *)
  wire _0769_;
  (* src = "verilog/rocket_clean.sv:198655.11-198655.41" *)
  wire _0770_;
  (* src = "verilog/rocket_clean.sv:198673.28-198673.51" *)
  wire _0771_;
  (* src = "verilog/rocket_clean.sv:198685.11-198685.41" *)
  wire _0772_;
  (* src = "verilog/rocket_clean.sv:198703.28-198703.51" *)
  wire _0773_;
  (* src = "verilog/rocket_clean.sv:197313.55-197313.78" *)
  wire _0774_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.46" *)
  wire _0775_;
  (* src = "verilog/rocket_clean.sv:197604.49-197604.66" *)
  wire _0776_;
  (* src = "verilog/rocket_clean.sv:197604.69-197604.86" *)
  wire _0777_;
  (* src = "verilog/rocket_clean.sv:197604.89-197604.106" *)
  wire _0778_;
  (* src = "verilog/rocket_clean.sv:197604.109-197604.126" *)
  wire _0779_;
  (* src = "verilog/rocket_clean.sv:197605.8-197605.25" *)
  wire _0780_;
  (* src = "verilog/rocket_clean.sv:197605.28-197605.45" *)
  wire _0781_;
  (* src = "verilog/rocket_clean.sv:197605.48-197605.65" *)
  wire _0782_;
  (* src = "verilog/rocket_clean.sv:197605.68-197605.85" *)
  wire _0783_;
  (* src = "verilog/rocket_clean.sv:197605.88-197605.105" *)
  wire _0784_;
  (* src = "verilog/rocket_clean.sv:197605.108-197605.125" *)
  wire _0785_;
  (* src = "verilog/rocket_clean.sv:197606.8-197606.25" *)
  wire _0786_;
  (* src = "verilog/rocket_clean.sv:197606.28-197606.45" *)
  wire _0787_;
  (* src = "verilog/rocket_clean.sv:197606.48-197606.65" *)
  wire _0788_;
  (* src = "verilog/rocket_clean.sv:197606.68-197606.85" *)
  wire _0789_;
  (* src = "verilog/rocket_clean.sv:197607.49-197607.66" *)
  wire _0790_;
  (* src = "verilog/rocket_clean.sv:197607.69-197607.84" *)
  wire _0791_;
  (* src = "verilog/rocket_clean.sv:197607.87-197607.102" *)
  wire _0792_;
  (* src = "verilog/rocket_clean.sv:197607.105-197607.120" *)
  wire _0793_;
  (* src = "verilog/rocket_clean.sv:197608.8-197608.25" *)
  wire _0794_;
  (* src = "verilog/rocket_clean.sv:197608.28-197608.45" *)
  wire _0795_;
  (* src = "verilog/rocket_clean.sv:197608.48-197608.65" *)
  wire _0796_;
  (* src = "verilog/rocket_clean.sv:197608.68-197608.85" *)
  wire _0797_;
  (* src = "verilog/rocket_clean.sv:197608.88-197608.105" *)
  wire _0798_;
  (* src = "verilog/rocket_clean.sv:197608.108-197608.125" *)
  wire _0799_;
  (* src = "verilog/rocket_clean.sv:197609.8-197609.25" *)
  wire _0800_;
  (* src = "verilog/rocket_clean.sv:197609.28-197609.45" *)
  wire _0801_;
  (* src = "verilog/rocket_clean.sv:197609.48-197609.65" *)
  wire _0802_;
  (* src = "verilog/rocket_clean.sv:197609.68-197609.85" *)
  wire _0803_;
  (* src = "verilog/rocket_clean.sv:197609.88-197609.105" *)
  wire _0804_;
  (* src = "verilog/rocket_clean.sv:197610.49-197610.66" *)
  wire _0805_;
  (* src = "verilog/rocket_clean.sv:197610.69-197610.86" *)
  wire _0806_;
  (* src = "verilog/rocket_clean.sv:197610.89-197610.106" *)
  wire _0807_;
  (* src = "verilog/rocket_clean.sv:197610.109-197610.126" *)
  wire _0808_;
  (* src = "verilog/rocket_clean.sv:197611.8-197611.25" *)
  wire _0809_;
  (* src = "verilog/rocket_clean.sv:197611.28-197611.45" *)
  wire _0810_;
  (* src = "verilog/rocket_clean.sv:197611.48-197611.65" *)
  wire _0811_;
  (* src = "verilog/rocket_clean.sv:197611.68-197611.85" *)
  wire _0812_;
  (* src = "verilog/rocket_clean.sv:197611.88-197611.105" *)
  wire _0813_;
  (* src = "verilog/rocket_clean.sv:197611.108-197611.125" *)
  wire _0814_;
  (* src = "verilog/rocket_clean.sv:197612.8-197612.25" *)
  wire _0815_;
  (* src = "verilog/rocket_clean.sv:197612.28-197612.45" *)
  wire _0816_;
  (* src = "verilog/rocket_clean.sv:197612.48-197612.65" *)
  wire _0817_;
  (* src = "verilog/rocket_clean.sv:197612.68-197612.85" *)
  wire _0818_;
  (* src = "verilog/rocket_clean.sv:197612.88-197612.105" *)
  wire _0819_;
  (* src = "verilog/rocket_clean.sv:197613.49-197613.66" *)
  wire _0820_;
  (* src = "verilog/rocket_clean.sv:197613.69-197613.86" *)
  wire _0821_;
  (* src = "verilog/rocket_clean.sv:197613.89-197613.106" *)
  wire _0822_;
  (* src = "verilog/rocket_clean.sv:197613.109-197613.126" *)
  wire _0823_;
  (* src = "verilog/rocket_clean.sv:197614.8-197614.25" *)
  wire _0824_;
  (* src = "verilog/rocket_clean.sv:197614.28-197614.45" *)
  wire _0825_;
  (* src = "verilog/rocket_clean.sv:197614.48-197614.65" *)
  wire _0826_;
  (* src = "verilog/rocket_clean.sv:197614.68-197614.85" *)
  wire _0827_;
  (* src = "verilog/rocket_clean.sv:197614.88-197614.105" *)
  wire _0828_;
  (* src = "verilog/rocket_clean.sv:197614.108-197614.125" *)
  wire _0829_;
  (* src = "verilog/rocket_clean.sv:197615.8-197615.25" *)
  wire _0830_;
  (* src = "verilog/rocket_clean.sv:197615.28-197615.45" *)
  wire _0831_;
  (* src = "verilog/rocket_clean.sv:197615.48-197615.65" *)
  wire _0832_;
  (* src = "verilog/rocket_clean.sv:197615.68-197615.85" *)
  wire _0833_;
  (* src = "verilog/rocket_clean.sv:197615.88-197615.105" *)
  wire _0834_;
  (* src = "verilog/rocket_clean.sv:197616.49-197616.66" *)
  wire _0835_;
  (* src = "verilog/rocket_clean.sv:197616.69-197616.86" *)
  wire _0836_;
  (* src = "verilog/rocket_clean.sv:197616.89-197616.106" *)
  wire _0837_;
  (* src = "verilog/rocket_clean.sv:197616.109-197616.126" *)
  wire _0838_;
  (* src = "verilog/rocket_clean.sv:197617.8-197617.25" *)
  wire _0839_;
  (* src = "verilog/rocket_clean.sv:197617.28-197617.45" *)
  wire _0840_;
  (* src = "verilog/rocket_clean.sv:197617.48-197617.65" *)
  wire _0841_;
  (* src = "verilog/rocket_clean.sv:197617.68-197617.85" *)
  wire _0842_;
  (* src = "verilog/rocket_clean.sv:197617.88-197617.105" *)
  wire _0843_;
  (* src = "verilog/rocket_clean.sv:197617.108-197617.125" *)
  wire _0844_;
  (* src = "verilog/rocket_clean.sv:197618.8-197618.25" *)
  wire _0845_;
  (* src = "verilog/rocket_clean.sv:197618.28-197618.45" *)
  wire _0846_;
  (* src = "verilog/rocket_clean.sv:197618.48-197618.65" *)
  wire _0847_;
  (* src = "verilog/rocket_clean.sv:197618.68-197618.85" *)
  wire _0848_;
  (* src = "verilog/rocket_clean.sv:197618.88-197618.105" *)
  wire _0849_;
  (* src = "verilog/rocket_clean.sv:197619.49-197619.66" *)
  wire _0850_;
  (* src = "verilog/rocket_clean.sv:197619.69-197619.86" *)
  wire _0851_;
  (* src = "verilog/rocket_clean.sv:197619.89-197619.106" *)
  wire _0852_;
  (* src = "verilog/rocket_clean.sv:197619.109-197619.126" *)
  wire _0853_;
  (* src = "verilog/rocket_clean.sv:197620.8-197620.25" *)
  wire _0854_;
  (* src = "verilog/rocket_clean.sv:197620.28-197620.45" *)
  wire _0855_;
  (* src = "verilog/rocket_clean.sv:197620.48-197620.65" *)
  wire _0856_;
  (* src = "verilog/rocket_clean.sv:197620.68-197620.85" *)
  wire _0857_;
  (* src = "verilog/rocket_clean.sv:197620.88-197620.105" *)
  wire _0858_;
  (* src = "verilog/rocket_clean.sv:197620.108-197620.125" *)
  wire _0859_;
  (* src = "verilog/rocket_clean.sv:197621.8-197621.25" *)
  wire _0860_;
  (* src = "verilog/rocket_clean.sv:197621.28-197621.45" *)
  wire _0861_;
  (* src = "verilog/rocket_clean.sv:197621.48-197621.65" *)
  wire _0862_;
  (* src = "verilog/rocket_clean.sv:197621.68-197621.85" *)
  wire _0863_;
  (* src = "verilog/rocket_clean.sv:197621.88-197621.105" *)
  wire _0864_;
  (* src = "verilog/rocket_clean.sv:197622.49-197622.66" *)
  wire _0865_;
  (* src = "verilog/rocket_clean.sv:197622.69-197622.86" *)
  wire _0866_;
  (* src = "verilog/rocket_clean.sv:197622.89-197622.106" *)
  wire _0867_;
  (* src = "verilog/rocket_clean.sv:197622.109-197622.126" *)
  wire _0868_;
  (* src = "verilog/rocket_clean.sv:197623.8-197623.25" *)
  wire _0869_;
  (* src = "verilog/rocket_clean.sv:197623.28-197623.45" *)
  wire _0870_;
  (* src = "verilog/rocket_clean.sv:197623.48-197623.65" *)
  wire _0871_;
  (* src = "verilog/rocket_clean.sv:197623.68-197623.85" *)
  wire _0872_;
  (* src = "verilog/rocket_clean.sv:197623.88-197623.105" *)
  wire _0873_;
  (* src = "verilog/rocket_clean.sv:197623.108-197623.125" *)
  wire _0874_;
  (* src = "verilog/rocket_clean.sv:197624.8-197624.25" *)
  wire _0875_;
  (* src = "verilog/rocket_clean.sv:197624.28-197624.45" *)
  wire _0876_;
  (* src = "verilog/rocket_clean.sv:197624.48-197624.65" *)
  wire _0877_;
  (* src = "verilog/rocket_clean.sv:197624.68-197624.85" *)
  wire _0878_;
  (* src = "verilog/rocket_clean.sv:197624.88-197624.105" *)
  wire _0879_;
  (* src = "verilog/rocket_clean.sv:197625.49-197625.66" *)
  wire _0880_;
  (* src = "verilog/rocket_clean.sv:197625.69-197625.86" *)
  wire _0881_;
  (* src = "verilog/rocket_clean.sv:197625.89-197625.106" *)
  wire _0882_;
  (* src = "verilog/rocket_clean.sv:197625.109-197625.126" *)
  wire _0883_;
  (* src = "verilog/rocket_clean.sv:197626.8-197626.25" *)
  wire _0884_;
  (* src = "verilog/rocket_clean.sv:197626.28-197626.45" *)
  wire _0885_;
  (* src = "verilog/rocket_clean.sv:197626.48-197626.65" *)
  wire _0886_;
  (* src = "verilog/rocket_clean.sv:197626.68-197626.85" *)
  wire _0887_;
  (* src = "verilog/rocket_clean.sv:197626.88-197626.105" *)
  wire _0888_;
  (* src = "verilog/rocket_clean.sv:197626.108-197626.125" *)
  wire _0889_;
  (* src = "verilog/rocket_clean.sv:197627.8-197627.25" *)
  wire _0890_;
  (* src = "verilog/rocket_clean.sv:197627.28-197627.45" *)
  wire _0891_;
  (* src = "verilog/rocket_clean.sv:197627.48-197627.65" *)
  wire _0892_;
  (* src = "verilog/rocket_clean.sv:197627.88-197627.105" *)
  wire _0893_;
  (* src = "verilog/rocket_clean.sv:197628.49-197628.66" *)
  wire _0894_;
  (* src = "verilog/rocket_clean.sv:197628.69-197628.86" *)
  wire _0895_;
  (* src = "verilog/rocket_clean.sv:197628.89-197628.106" *)
  wire _0896_;
  (* src = "verilog/rocket_clean.sv:197628.109-197628.126" *)
  wire _0897_;
  (* src = "verilog/rocket_clean.sv:197629.8-197629.25" *)
  wire _0898_;
  (* src = "verilog/rocket_clean.sv:197629.28-197629.45" *)
  wire _0899_;
  (* src = "verilog/rocket_clean.sv:197629.48-197629.65" *)
  wire _0900_;
  (* src = "verilog/rocket_clean.sv:197629.68-197629.85" *)
  wire _0901_;
  (* src = "verilog/rocket_clean.sv:197629.88-197629.105" *)
  wire _0902_;
  (* src = "verilog/rocket_clean.sv:197629.108-197629.125" *)
  wire _0903_;
  (* src = "verilog/rocket_clean.sv:197630.8-197630.25" *)
  wire _0904_;
  (* src = "verilog/rocket_clean.sv:197630.28-197630.45" *)
  wire _0905_;
  (* src = "verilog/rocket_clean.sv:197630.48-197630.65" *)
  wire _0906_;
  (* src = "verilog/rocket_clean.sv:197630.68-197630.85" *)
  wire _0907_;
  (* src = "verilog/rocket_clean.sv:197630.88-197630.105" *)
  wire _0908_;
  (* src = "verilog/rocket_clean.sv:197631.42-197631.59" *)
  wire _0909_;
  (* src = "verilog/rocket_clean.sv:197631.62-197631.79" *)
  wire _0910_;
  (* src = "verilog/rocket_clean.sv:197631.82-197631.99" *)
  wire _0911_;
  (* src = "verilog/rocket_clean.sv:197631.102-197631.119" *)
  wire _0912_;
  (* src = "verilog/rocket_clean.sv:197632.8-197632.25" *)
  wire _0913_;
  (* src = "verilog/rocket_clean.sv:197632.28-197632.45" *)
  wire _0914_;
  (* src = "verilog/rocket_clean.sv:197632.48-197632.65" *)
  wire _0915_;
  (* src = "verilog/rocket_clean.sv:197632.68-197632.85" *)
  wire _0916_;
  (* src = "verilog/rocket_clean.sv:197632.88-197632.105" *)
  wire _0917_;
  (* src = "verilog/rocket_clean.sv:197632.108-197632.125" *)
  wire _0918_;
  (* src = "verilog/rocket_clean.sv:197633.8-197633.25" *)
  wire _0919_;
  (* src = "verilog/rocket_clean.sv:197638.62-197638.79" *)
  wire _0920_;
  (* src = "verilog/rocket_clean.sv:197660.68-197660.91" *)
  wire _0921_;
  (* src = "verilog/rocket_clean.sv:198037.35-198037.55" *)
  wire _0922_;
  (* src = "verilog/rocket_clean.sv:198165.18-198165.33" *)
  wire _0923_;
  (* src = "verilog/rocket_clean.sv:198248.13-198248.36" *)
  wire _0924_;
  (* src = "verilog/rocket_clean.sv:198316.13-198316.33" *)
  wire _0925_;
  (* src = "verilog/rocket_clean.sv:197587.27-197587.44" *)
  wire _0926_;
  (* src = "verilog/rocket_clean.sv:197588.27-197588.44" *)
  wire _0927_;
  (* src = "verilog/rocket_clean.sv:198041.38-198041.79" *)
  wire _0928_;
  (* src = "verilog/rocket_clean.sv:198157.29-198157.45" *)
  wire _0929_;
  (* src = "verilog/rocket_clean.sv:197732.20-197732.35" *)
  wire _0930_;
  (* src = "verilog/rocket_clean.sv:198041.82-198041.123" *)
  wire _0931_;
  (* src = "verilog/rocket_clean.sv:197313.30-197313.52" *)
  wire _0932_;
  (* src = "verilog/rocket_clean.sv:197587.47-197587.63" *)
  wire _0933_;
  (* src = "verilog/rocket_clean.sv:197588.47-197588.63" *)
  wire _0934_;
  (* src = "verilog/rocket_clean.sv:197591.46-197591.61" *)
  wire _0935_;
  (* src = "verilog/rocket_clean.sv:197592.43-197592.59" *)
  wire _0936_;
  (* src = "verilog/rocket_clean.sv:197594.37-197594.53" *)
  wire _0937_;
  (* src = "verilog/rocket_clean.sv:197640.55-197640.69" *)
  wire _0938_;
  (* src = "verilog/rocket_clean.sv:197648.52-197648.62" *)
  wire _0939_;
  (* src = "verilog/rocket_clean.sv:197650.52-197650.63" *)
  wire _0940_;
  (* src = "verilog/rocket_clean.sv:197726.20-197726.34" *)
  wire _0941_;
  (* src = "verilog/rocket_clean.sv:197945.26-197945.49" *)
  wire _0942_;
  (* src = "verilog/rocket_clean.sv:197951.19-197951.38" *)
  wire _0943_;
  (* src = "verilog/rocket_clean.sv:197953.40-197953.48" *)
  wire _0944_;
  (* src = "verilog/rocket_clean.sv:197959.19-197959.38" *)
  wire _0945_;
  (* src = "verilog/rocket_clean.sv:197961.40-197961.48" *)
  wire _0946_;
  (* src = "verilog/rocket_clean.sv:197967.19-197967.38" *)
  wire _0947_;
  (* src = "verilog/rocket_clean.sv:197969.40-197969.48" *)
  wire _0948_;
  (* src = "verilog/rocket_clean.sv:197975.19-197975.38" *)
  wire _0949_;
  (* src = "verilog/rocket_clean.sv:197977.40-197977.48" *)
  wire _0950_;
  (* src = "verilog/rocket_clean.sv:197983.19-197983.38" *)
  wire _0951_;
  (* src = "verilog/rocket_clean.sv:197985.40-197985.48" *)
  wire _0952_;
  (* src = "verilog/rocket_clean.sv:197991.19-197991.38" *)
  wire _0953_;
  (* src = "verilog/rocket_clean.sv:197993.40-197993.48" *)
  wire _0954_;
  (* src = "verilog/rocket_clean.sv:197999.19-197999.38" *)
  wire _0955_;
  (* src = "verilog/rocket_clean.sv:198001.40-198001.48" *)
  wire _0956_;
  (* src = "verilog/rocket_clean.sv:198008.40-198008.48" *)
  wire _0957_;
  (* src = "verilog/rocket_clean.sv:198037.58-198037.70" *)
  wire _0958_;
  (* src = "verilog/rocket_clean.sv:198089.79-198089.109" *)
  wire _0959_;
  (* src = "verilog/rocket_clean.sv:198475.25-198475.41" *)
  wire _0960_;
  (* src = "verilog/rocket_clean.sv:198505.25-198505.41" *)
  wire _0961_;
  (* src = "verilog/rocket_clean.sv:198535.25-198535.41" *)
  wire _0962_;
  (* src = "verilog/rocket_clean.sv:198565.25-198565.41" *)
  wire _0963_;
  (* src = "verilog/rocket_clean.sv:198595.25-198595.41" *)
  wire _0964_;
  (* src = "verilog/rocket_clean.sv:198625.25-198625.41" *)
  wire _0965_;
  (* src = "verilog/rocket_clean.sv:198655.25-198655.41" *)
  wire _0966_;
  (* src = "verilog/rocket_clean.sv:198685.25-198685.41" *)
  wire _0967_;
  (* src = "verilog/rocket_clean.sv:197178.23-197178.58" *)
  wire _0968_;
  (* src = "verilog/rocket_clean.sv:197178.23-197178.80" *)
  wire _0969_;
  (* src = "verilog/rocket_clean.sv:197178.23-197178.100" *)
  wire _0970_;
  (* src = "verilog/rocket_clean.sv:197311.30-197311.59" *)
  wire _0971_;
  (* src = "verilog/rocket_clean.sv:197313.30-197313.96" *)
  wire _0972_;
  (* src = "verilog/rocket_clean.sv:197318.21-197318.49" *)
  wire _0973_;
  (* src = "verilog/rocket_clean.sv:197318.21-197318.68" *)
  wire _0974_;
  (* src = "verilog/rocket_clean.sv:197318.21-197318.87" *)
  wire _0975_;
  (* src = "verilog/rocket_clean.sv:197318.21-197318.106" *)
  wire _0976_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.8" *)
  wire _0977_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.26" *)
  wire _0978_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.44" *)
  wire _0979_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.62" *)
  wire _0980_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.80" *)
  wire _0981_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.99" *)
  wire _0982_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.117" *)
  wire _0983_;
  (* src = "verilog/rocket_clean.sv:197318.21-197320.20" *)
  wire _0984_;
  (* src = "verilog/rocket_clean.sv:197318.21-197320.38" *)
  wire _0985_;
  (* src = "verilog/rocket_clean.sv:197318.21-197320.56" *)
  wire _0986_;
  (* src = "verilog/rocket_clean.sv:197321.22-197321.50" *)
  wire _0987_;
  (* src = "verilog/rocket_clean.sv:197321.22-197321.69" *)
  wire _0988_;
  (* src = "verilog/rocket_clean.sv:197321.22-197321.88" *)
  wire _0989_;
  (* src = "verilog/rocket_clean.sv:197321.22-197321.107" *)
  wire _0990_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.21" *)
  wire _0991_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.39" *)
  wire _0992_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.57" *)
  wire _0993_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.75" *)
  wire _0994_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.93" *)
  wire _0995_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.111" *)
  wire _0996_;
  (* src = "verilog/rocket_clean.sv:197321.22-197323.21" *)
  wire _0997_;
  (* src = "verilog/rocket_clean.sv:197321.22-197323.39" *)
  wire _0998_;
  (* src = "verilog/rocket_clean.sv:197321.22-197323.57" *)
  wire _0999_;
  (* src = "verilog/rocket_clean.sv:197321.22-197323.75" *)
  wire _1000_;
  (* src = "verilog/rocket_clean.sv:197599.26-197599.62" *)
  wire _1001_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.66" *)
  wire _1002_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.86" *)
  wire _1003_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.106" *)
  wire _1004_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.126" *)
  wire _1005_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.25" *)
  wire _1006_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.45" *)
  wire _1007_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.65" *)
  wire _1008_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.85" *)
  wire _1009_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.105" *)
  wire _1010_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.125" *)
  wire _1011_;
  (* src = "verilog/rocket_clean.sv:197604.29-197606.25" *)
  wire _1012_;
  (* src = "verilog/rocket_clean.sv:197604.29-197606.45" *)
  wire _1013_;
  (* src = "verilog/rocket_clean.sv:197604.29-197606.65" *)
  wire _1014_;
  (* src = "verilog/rocket_clean.sv:197604.29-197606.85" *)
  wire _1015_;
  (* src = "verilog/rocket_clean.sv:197607.29-197607.66" *)
  wire _1016_;
  (* src = "verilog/rocket_clean.sv:197607.29-197607.84" *)
  wire _1017_;
  (* src = "verilog/rocket_clean.sv:197607.29-197607.102" *)
  wire _1018_;
  (* src = "verilog/rocket_clean.sv:197607.29-197607.120" *)
  wire _1019_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.25" *)
  wire _1020_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.45" *)
  wire _1021_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.65" *)
  wire _1022_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.85" *)
  wire _1023_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.105" *)
  wire _1024_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.125" *)
  wire _1025_;
  (* src = "verilog/rocket_clean.sv:197607.29-197609.25" *)
  wire _1026_;
  (* src = "verilog/rocket_clean.sv:197607.29-197609.45" *)
  wire _1027_;
  (* src = "verilog/rocket_clean.sv:197607.29-197609.65" *)
  wire _1028_;
  (* src = "verilog/rocket_clean.sv:197607.29-197609.85" *)
  wire _1029_;
  (* src = "verilog/rocket_clean.sv:197610.29-197610.66" *)
  wire _1030_;
  (* src = "verilog/rocket_clean.sv:197610.29-197610.86" *)
  wire _1031_;
  (* src = "verilog/rocket_clean.sv:197610.29-197610.106" *)
  wire _1032_;
  (* src = "verilog/rocket_clean.sv:197610.29-197610.126" *)
  wire _1033_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.25" *)
  wire _1034_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.45" *)
  wire _1035_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.65" *)
  wire _1036_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.85" *)
  wire _1037_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.105" *)
  wire _1038_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.125" *)
  wire _1039_;
  (* src = "verilog/rocket_clean.sv:197610.29-197612.25" *)
  wire _1040_;
  (* src = "verilog/rocket_clean.sv:197610.29-197612.45" *)
  wire _1041_;
  (* src = "verilog/rocket_clean.sv:197610.29-197612.65" *)
  wire _1042_;
  (* src = "verilog/rocket_clean.sv:197610.29-197612.85" *)
  wire _1043_;
  (* src = "verilog/rocket_clean.sv:197613.29-197613.66" *)
  wire _1044_;
  (* src = "verilog/rocket_clean.sv:197613.29-197613.86" *)
  wire _1045_;
  (* src = "verilog/rocket_clean.sv:197613.29-197613.106" *)
  wire _1046_;
  (* src = "verilog/rocket_clean.sv:197613.29-197613.126" *)
  wire _1047_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.25" *)
  wire _1048_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.45" *)
  wire _1049_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.65" *)
  wire _1050_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.85" *)
  wire _1051_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.105" *)
  wire _1052_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.125" *)
  wire _1053_;
  (* src = "verilog/rocket_clean.sv:197613.29-197615.25" *)
  wire _1054_;
  (* src = "verilog/rocket_clean.sv:197613.29-197615.45" *)
  wire _1055_;
  (* src = "verilog/rocket_clean.sv:197613.29-197615.65" *)
  wire _1056_;
  (* src = "verilog/rocket_clean.sv:197613.29-197615.85" *)
  wire _1057_;
  (* src = "verilog/rocket_clean.sv:197616.29-197616.66" *)
  wire _1058_;
  (* src = "verilog/rocket_clean.sv:197616.29-197616.86" *)
  wire _1059_;
  (* src = "verilog/rocket_clean.sv:197616.29-197616.106" *)
  wire _1060_;
  (* src = "verilog/rocket_clean.sv:197616.29-197616.126" *)
  wire _1061_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.25" *)
  wire _1062_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.45" *)
  wire _1063_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.65" *)
  wire _1064_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.85" *)
  wire _1065_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.105" *)
  wire _1066_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.125" *)
  wire _1067_;
  (* src = "verilog/rocket_clean.sv:197616.29-197618.25" *)
  wire _1068_;
  (* src = "verilog/rocket_clean.sv:197616.29-197618.45" *)
  wire _1069_;
  (* src = "verilog/rocket_clean.sv:197616.29-197618.65" *)
  wire _1070_;
  (* src = "verilog/rocket_clean.sv:197616.29-197618.85" *)
  wire _1071_;
  (* src = "verilog/rocket_clean.sv:197619.29-197619.66" *)
  wire _1072_;
  (* src = "verilog/rocket_clean.sv:197619.29-197619.86" *)
  wire _1073_;
  (* src = "verilog/rocket_clean.sv:197619.29-197619.106" *)
  wire _1074_;
  (* src = "verilog/rocket_clean.sv:197619.29-197619.126" *)
  wire _1075_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.25" *)
  wire _1076_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.45" *)
  wire _1077_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.65" *)
  wire _1078_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.85" *)
  wire _1079_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.105" *)
  wire _1080_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.125" *)
  wire _1081_;
  (* src = "verilog/rocket_clean.sv:197619.29-197621.25" *)
  wire _1082_;
  (* src = "verilog/rocket_clean.sv:197619.29-197621.45" *)
  wire _1083_;
  (* src = "verilog/rocket_clean.sv:197619.29-197621.65" *)
  wire _1084_;
  (* src = "verilog/rocket_clean.sv:197619.29-197621.85" *)
  wire _1085_;
  (* src = "verilog/rocket_clean.sv:197622.29-197622.66" *)
  wire _1086_;
  (* src = "verilog/rocket_clean.sv:197622.29-197622.86" *)
  wire _1087_;
  (* src = "verilog/rocket_clean.sv:197622.29-197622.106" *)
  wire _1088_;
  (* src = "verilog/rocket_clean.sv:197622.29-197622.126" *)
  wire _1089_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.25" *)
  wire _1090_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.45" *)
  wire _1091_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.65" *)
  wire _1092_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.85" *)
  wire _1093_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.105" *)
  wire _1094_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.125" *)
  wire _1095_;
  (* src = "verilog/rocket_clean.sv:197622.29-197624.25" *)
  wire _1096_;
  (* src = "verilog/rocket_clean.sv:197622.29-197624.45" *)
  wire _1097_;
  (* src = "verilog/rocket_clean.sv:197622.29-197624.65" *)
  wire _1098_;
  (* src = "verilog/rocket_clean.sv:197622.29-197624.85" *)
  wire _1099_;
  (* src = "verilog/rocket_clean.sv:197625.29-197625.66" *)
  wire _1100_;
  (* src = "verilog/rocket_clean.sv:197625.29-197625.86" *)
  wire _1101_;
  (* src = "verilog/rocket_clean.sv:197625.29-197625.106" *)
  wire _1102_;
  (* src = "verilog/rocket_clean.sv:197625.29-197625.126" *)
  wire _1103_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.25" *)
  wire _1104_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.45" *)
  wire _1105_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.65" *)
  wire _1106_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.85" *)
  wire _1107_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.105" *)
  wire _1108_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.125" *)
  wire _1109_;
  (* src = "verilog/rocket_clean.sv:197625.29-197627.25" *)
  wire _1110_;
  (* src = "verilog/rocket_clean.sv:197625.29-197627.45" *)
  wire _1111_;
  (* src = "verilog/rocket_clean.sv:197625.29-197627.65" *)
  wire _1112_;
  (* src = "verilog/rocket_clean.sv:197625.29-197627.85" *)
  wire _1113_;
  (* src = "verilog/rocket_clean.sv:197628.29-197628.66" *)
  wire _1114_;
  (* src = "verilog/rocket_clean.sv:197628.29-197628.86" *)
  wire _1115_;
  (* src = "verilog/rocket_clean.sv:197628.29-197628.106" *)
  wire _1116_;
  (* src = "verilog/rocket_clean.sv:197628.29-197628.126" *)
  wire _1117_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.25" *)
  wire _1118_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.45" *)
  wire _1119_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.65" *)
  wire _1120_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.85" *)
  wire _1121_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.105" *)
  wire _1122_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.125" *)
  wire _1123_;
  (* src = "verilog/rocket_clean.sv:197628.29-197630.25" *)
  wire _1124_;
  (* src = "verilog/rocket_clean.sv:197628.29-197630.45" *)
  wire _1125_;
  (* src = "verilog/rocket_clean.sv:197628.29-197630.65" *)
  wire _1126_;
  (* src = "verilog/rocket_clean.sv:197628.29-197630.85" *)
  wire _1127_;
  (* src = "verilog/rocket_clean.sv:197631.22-197631.59" *)
  wire _1128_;
  (* src = "verilog/rocket_clean.sv:197631.22-197631.79" *)
  wire _1129_;
  (* src = "verilog/rocket_clean.sv:197631.22-197631.99" *)
  wire _1130_;
  (* src = "verilog/rocket_clean.sv:197631.22-197631.119" *)
  wire _1131_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.25" *)
  wire _1132_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.45" *)
  wire _1133_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.65" *)
  wire _1134_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.85" *)
  wire _1135_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.105" *)
  wire _1136_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.125" *)
  wire _1137_;
  (* src = "verilog/rocket_clean.sv:197638.42-197638.79" *)
  wire _1138_;
  (* src = "verilog/rocket_clean.sv:197669.19-197669.40" *)
  wire _1139_;
  (* src = "verilog/rocket_clean.sv:197859.19-197859.34" *)
  wire _1140_;
  (* src = "verilog/rocket_clean.sv:197945.26-197945.61" *)
  wire _1141_;
  (* src = "verilog/rocket_clean.sv:198089.26-198089.75" *)
  wire _1142_;
  (* src = "verilog/rocket_clean.sv:198089.81-198089.108" *)
  wire _1143_;
  (* src = "verilog/rocket_clean.sv:198884.18-198884.59" *)
  wire _1144_;
  (* src = "verilog/rocket_clean.sv:198884.18-198884.71" *)
  wire _1145_;
  wire [57:0] _1146_;
  wire [57:0] _1147_;
  wire _1148_;
  wire [57:0] _1149_;
  wire [57:0] _1150_;
  wire [63:0] _1151_;
  wire [63:0] _1152_;
  wire [63:0] _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire [1:0] _1157_;
  wire [1:0] _1158_;
  wire [1:0] _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire [1:0] _1170_;
  wire [1:0] _1171_;
  wire [1:0] _1172_;
  wire _1173_;
  wire _1174_;
  wire [63:0] _1175_;
  wire [63:0] _1176_;
  wire [63:0] _1177_;
  wire [63:0] _1178_;
  wire [43:0] _1179_;
  wire [43:0] _1180_;
  wire [3:0] _1181_;
  wire [3:0] _1182_;
  wire [3:0] _1183_;
  wire [63:0] _1184_;
  wire [63:0] _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire [63:0] _1190_;
  wire [63:0] _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire [1:0] _1195_;
  wire [1:0] _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire [1:0] _1202_;
  wire [1:0] _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire [1:0] _1209_;
  wire [1:0] _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire [1:0] _1216_;
  wire [1:0] _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire [1:0] _1223_;
  wire [1:0] _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire [1:0] _1230_;
  wire [1:0] _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire [1:0] _1237_;
  wire [1:0] _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire [1:0] _1244_;
  wire [1:0] _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire [1:0] _1263_;
  wire [1:0] _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire [63:0] _1271_;
  wire _1272_;
  wire _1273_;
  wire [2:0] _1274_;
  wire [2:0] _1275_;
  wire [2:0] _1276_;
  wire [63:0] _1277_;
  wire [63:0] _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire [1:0] _1285_;
  wire [1:0] _1286_;
  wire [1:0] _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire [1:0] _1303_;
  (* src = "verilog/rocket_clean.sv:197568.28-197568.43" *)
  wire _1304_;
  (* src = "verilog/rocket_clean.sv:198884.18-198884.37" *)
  wire _1305_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [6:0] _1306_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [64:0] _1307_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire _1308_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire _1309_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [129:0] _1310_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire _1311_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [4:0] _1312_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire _1313_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [2:0] _1314_;
  (* src = "verilog/rocket_clean.sv:199422.21-199422.50" *)
  wire _1315_;
  (* src = "verilog/rocket_clean.sv:199660.18-199660.37" *)
  wire _1316_;
  (* src = "verilog/rocket_clean.sv:199666.27-199666.41" *)
  wire _1317_;
  (* src = "verilog/rocket_clean.sv:199671.23-199671.40" *)
  wire _1318_;
  (* src = "verilog/rocket_clean.sv:199720.11-199720.29" *)
  wire _1319_;
  wire [2:0] _1320_;
  wire [2:0] _1321_;
  (* src = "verilog/rocket_clean.sv:199424.15-199424.24" *)
  wire [63:0] _1322_;
  (* src = "verilog/rocket_clean.sv:199402.15-199402.32" *)
  wire [63:0] _1323_;
  (* src = "verilog/rocket_clean.sv:199404.25-199404.38" *)
  wire _1324_;
  (* src = "verilog/rocket_clean.sv:199406.23-199406.36" *)
  wire _1325_;
  (* src = "verilog/rocket_clean.sv:199417.26-199417.39" *)
  wire _1326_;
  (* src = "verilog/rocket_clean.sv:199425.28-199425.46" *)
  wire _1327_;
  (* src = "verilog/rocket_clean.sv:199432.30-199432.43" *)
  wire _1328_;
  (* src = "verilog/rocket_clean.sv:199434.24-199434.37" *)
  wire _1329_;
  (* src = "verilog/rocket_clean.sv:199441.24-199441.38" *)
  wire _1330_;
  (* src = "verilog/rocket_clean.sv:199675.26-199675.39" *)
  wire _1331_;
  (* src = "verilog/rocket_clean.sv:199675.42-199675.55" *)
  wire _1332_;
  (* src = "verilog/rocket_clean.sv:199691.18-199691.31" *)
  wire _1333_;
  (* src = "verilog/rocket_clean.sv:199660.40-199660.55" *)
  wire _1334_;
  (* src = "verilog/rocket_clean.sv:199422.21-199422.34" *)
  wire _1335_;
  (* src = "verilog/rocket_clean.sv:199422.37-199422.50" *)
  wire _1336_;
  (* src = "verilog/rocket_clean.sv:199717.20-199717.40" *)
  wire _1337_;
  (* src = "verilog/rocket_clean.sv:199660.30-199660.37" *)
  wire _1338_;
  (* src = "verilog/rocket_clean.sv:199432.23-199432.43" *)
  wire _1339_;
  (* src = "verilog/rocket_clean.sv:199684.20-199684.39" *)
  wire _1340_;
  (* src = "verilog/rocket_clean.sv:199689.18-199689.33" *)
  wire _1341_;
  wire [129:0] _1342_;
  wire [129:0] _1343_;
  wire [129:0] _1344_;
  wire _1345_;
  wire _1346_;
  wire [2:0] _1347_;
  wire [2:0] _1348_;
  wire [2:0] _1349_;
  wire [64:0] _1350_;
  wire [64:0] _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire [6:0] _1355_;
  wire [6:0] _1356_;
  wire [6:0] _1357_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _1358_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1359_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1360_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1361_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [3:0] _1362_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1363_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [2:0] _1364_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1365_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1366_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1367_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1368_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1369_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1370_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [4:0] _1371_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1372_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _1373_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _1374_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [2:0] _1375_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1376_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1377_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [7:0] _1378_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [4:0] _1379_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _1380_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1381_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _1382_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1383_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _1384_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [39:0] _1385_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1386_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1387_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1388_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _1389_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _1390_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [61:0] _1391_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [61:0] _1392_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1393_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1394_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1395_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1396_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _1397_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1398_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1399_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1400_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [2:0] _1401_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1402_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1403_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1404_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1405_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1406_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1407_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1408_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1409_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [7:0] _1410_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [4:0] _1411_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _1412_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1413_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1414_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _1415_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1416_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _1417_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [39:0] _1418_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1419_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _1420_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1421_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1422_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1423_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _1424_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1425_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1426_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [2:0] _1427_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1428_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1429_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1430_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1431_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1432_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _1433_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1434_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1435_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [31:0] _1436_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [1:0] _1437_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [39:0] _1438_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1439_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1440_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire [63:0] _1441_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  wire _1442_;
  (* src = "verilog/rocket_clean.sv:200481.23-200481.52" *)
  wire _1443_;
  (* src = "verilog/rocket_clean.sv:200935.41-200935.64" *)
  wire _1444_;
  (* src = "verilog/rocket_clean.sv:200935.41-200935.94" *)
  wire _1445_;
  (* src = "verilog/rocket_clean.sv:200945.77-200946.34" *)
  wire _1446_;
  (* src = "verilog/rocket_clean.sv:200953.46-200953.76" *)
  wire _1447_;
  (* src = "verilog/rocket_clean.sv:200956.41-200956.71" *)
  wire _1448_;
  (* src = "verilog/rocket_clean.sv:200956.95-200957.23" *)
  wire _1449_;
  (* src = "verilog/rocket_clean.sv:201014.32-201014.81" *)
  wire _1450_;
  (* src = "verilog/rocket_clean.sv:201034.31-201034.57" *)
  wire _1451_;
  (* src = "verilog/rocket_clean.sv:201034.60-201034.88" *)
  wire _1452_;
  (* src = "verilog/rocket_clean.sv:201034.91-201034.119" *)
  wire _1453_;
  (* src = "verilog/rocket_clean.sv:201038.35-201038.70" *)
  wire _1454_;
  (* src = "verilog/rocket_clean.sv:201038.73-201038.110" *)
  wire _1455_;
  (* src = "verilog/rocket_clean.sv:201039.5-201039.45" *)
  wire _1456_;
  (* src = "verilog/rocket_clean.sv:201039.48-201039.84" *)
  wire _1457_;
  (* src = "verilog/rocket_clean.sv:201041.40-201041.73" *)
  wire _1458_;
  (* src = "verilog/rocket_clean.sv:201045.32-201045.59" *)
  wire _1459_;
  (* src = "verilog/rocket_clean.sv:201045.62-201045.91" *)
  wire _1460_;
  (* src = "verilog/rocket_clean.sv:201045.94-201046.25" *)
  wire _1461_;
  (* src = "verilog/rocket_clean.sv:201048.52-201048.86" *)
  wire _1462_;
  (* src = "verilog/rocket_clean.sv:201050.36-201050.72" *)
  wire _1463_;
  (* src = "verilog/rocket_clean.sv:201050.75-201050.113" *)
  wire _1464_;
  (* src = "verilog/rocket_clean.sv:201051.5-201051.46" *)
  wire _1465_;
  (* src = "verilog/rocket_clean.sv:201051.49-201051.86" *)
  wire _1466_;
  (* src = "verilog/rocket_clean.sv:201053.42-201053.77" *)
  wire _1467_;
  (* src = "verilog/rocket_clean.sv:201057.31-201057.57" *)
  wire _1468_;
  (* src = "verilog/rocket_clean.sv:201057.60-201057.88" *)
  wire _1469_;
  (* src = "verilog/rocket_clean.sv:201057.91-201057.119" *)
  wire _1470_;
  (* src = "verilog/rocket_clean.sv:201062.35-201062.70" *)
  wire _1471_;
  (* src = "verilog/rocket_clean.sv:201062.73-201062.110" *)
  wire _1472_;
  (* src = "verilog/rocket_clean.sv:201063.5-201063.45" *)
  wire _1473_;
  (* src = "verilog/rocket_clean.sv:201063.48-201063.84" *)
  wire _1474_;
  (* src = "verilog/rocket_clean.sv:201065.40-201065.70" *)
  wire _1475_;
  (* src = "verilog/rocket_clean.sv:201073.18-201073.50" *)
  wire _1476_;
  (* src = "verilog/rocket_clean.sv:201084.28-201084.58" *)
  wire _1477_;
  (* src = "verilog/rocket_clean.sv:201084.61-201084.92" *)
  wire _1478_;
  (* src = "verilog/rocket_clean.sv:201084.95-201085.27" *)
  wire _1479_;
  (* src = "verilog/rocket_clean.sv:201088.28-201088.62" *)
  wire _1480_;
  (* src = "verilog/rocket_clean.sv:201095.24-201095.63" *)
  wire _1481_;
  (* src = "verilog/rocket_clean.sv:201095.66-201095.105" *)
  wire _1482_;
  (* src = "verilog/rocket_clean.sv:201096.5-201096.44" *)
  wire _1483_;
  (* src = "verilog/rocket_clean.sv:201096.47-201096.85" *)
  wire _1484_;
  (* src = "verilog/rocket_clean.sv:201106.72-201106.99" *)
  wire _1485_;
  (* src = "verilog/rocket_clean.sv:201116.18-201116.60" *)
  wire _1486_;
  (* src = "verilog/rocket_clean.sv:201129.20-201129.52" *)
  wire _1487_;
  (* src = "verilog/rocket_clean.sv:201138.26-201138.57" *)
  wire _1488_;
  (* src = "verilog/rocket_clean.sv:201148.23-201148.54" *)
  wire _1489_;
  (* src = "verilog/rocket_clean.sv:201151.32-201151.64" *)
  wire _1490_;
  (* src = "verilog/rocket_clean.sv:201153.37-201153.95" *)
  wire _1491_;
  (* src = "verilog/rocket_clean.sv:201160.30-201160.64" *)
  wire _1492_;
  (* src = "verilog/rocket_clean.sv:201161.31-201161.84" *)
  wire _1493_;
  (* src = "verilog/rocket_clean.sv:201193.19-201193.53" *)
  wire _1494_;
  (* src = "verilog/rocket_clean.sv:201195.26-201195.55" *)
  wire _1495_;
  (* src = "verilog/rocket_clean.sv:201195.58-201195.88" *)
  wire _1496_;
  (* src = "verilog/rocket_clean.sv:201196.32-201196.62" *)
  wire _1497_;
  (* src = "verilog/rocket_clean.sv:201196.65-201196.96" *)
  wire _1498_;
  (* src = "verilog/rocket_clean.sv:201205.24-201205.51" *)
  wire _1499_;
  (* src = "verilog/rocket_clean.sv:201244.30-201244.58" *)
  wire _1500_;
  (* src = "verilog/rocket_clean.sv:201261.54-201261.114" *)
  wire _1501_;
  (* src = "verilog/rocket_clean.sv:201542.37-201542.85" *)
  wire _1502_;
  (* src = "verilog/rocket_clean.sv:201547.44-201547.89" *)
  wire _1503_;
  (* src = "verilog/rocket_clean.sv:201555.33-201555.63" *)
  wire _1504_;
  (* src = "verilog/rocket_clean.sv:201671.34-201671.67" *)
  wire _1505_;
  (* src = "verilog/rocket_clean.sv:201786.11-201786.46" *)
  wire _1506_;
  (* src = "verilog/rocket_clean.sv:201797.11-201797.45" *)
  wire _1507_;
  (* src = "verilog/rocket_clean.sv:201964.25-201964.57" *)
  wire _1508_;
  (* src = "verilog/rocket_clean.sv:201969.26-201969.59" *)
  wire _1509_;
  (* src = "verilog/rocket_clean.sv:202004.13-202004.53" *)
  wire _1510_;
  (* src = "verilog/rocket_clean.sv:202045.11-202045.39" *)
  wire _1511_;
  (* src = "verilog/rocket_clean.sv:202045.11-202045.54" *)
  wire _1512_;
  (* src = "verilog/rocket_clean.sv:202071.20-202071.50" *)
  wire _1513_;
  (* src = "verilog/rocket_clean.sv:202080.11-202080.43" *)
  wire _1514_;
  (* src = "verilog/rocket_clean.sv:202118.16-202118.59" *)
  wire _1515_;
  (* src = "verilog/rocket_clean.sv:200456.15-200456.35" *)
  wire _1516_;
  (* src = "verilog/rocket_clean.sv:200456.38-200456.59" *)
  wire _1517_;
  (* src = "verilog/rocket_clean.sv:200971.37-200971.58" *)
  wire _1518_;
  (* src = "verilog/rocket_clean.sv:200972.37-200972.59" *)
  wire _1519_;
  (* src = "verilog/rocket_clean.sv:200975.37-200975.58" *)
  wire _1520_;
  (* src = "verilog/rocket_clean.sv:200976.37-200976.59" *)
  wire _1521_;
  (* src = "verilog/rocket_clean.sv:200984.28-200984.51" *)
  wire _1522_;
  (* src = "verilog/rocket_clean.sv:200985.28-200985.51" *)
  wire _1523_;
  (* src = "verilog/rocket_clean.sv:200986.28-200986.51" *)
  wire _1524_;
  (* src = "verilog/rocket_clean.sv:200988.28-200988.51" *)
  wire _1525_;
  (* src = "verilog/rocket_clean.sv:200989.29-200989.52" *)
  wire _1526_;
  (* src = "verilog/rocket_clean.sv:200990.29-200990.52" *)
  wire _1527_;
  (* src = "verilog/rocket_clean.sv:201004.28-201004.51" *)
  wire _1528_;
  (* src = "verilog/rocket_clean.sv:201011.26-201011.49" *)
  wire _1529_;
  (* src = "verilog/rocket_clean.sv:201022.29-201022.53" *)
  wire _1530_;
  (* src = "verilog/rocket_clean.sv:201024.29-201024.53" *)
  wire _1531_;
  (* src = "verilog/rocket_clean.sv:201025.29-201025.53" *)
  wire _1532_;
  (* src = "verilog/rocket_clean.sv:201076.42-201076.63" *)
  wire _1533_;
  (* src = "verilog/rocket_clean.sv:201079.43-201079.64" *)
  wire _1534_;
  (* src = "verilog/rocket_clean.sv:201082.43-201082.63" *)
  wire _1535_;
  (* src = "verilog/rocket_clean.sv:201116.39-201116.60" *)
  wire _1536_;
  (* src = "verilog/rocket_clean.sv:201139.26-201139.47" *)
  wire _1537_;
  (* src = "verilog/rocket_clean.sv:201144.26-201144.47" *)
  wire _1538_;
  (* src = "verilog/rocket_clean.sv:201157.36-201157.60" *)
  wire _1539_;
  (* src = "verilog/rocket_clean.sv:201157.63-201157.87" *)
  wire _1540_;
  (* src = "verilog/rocket_clean.sv:201157.90-201157.114" *)
  wire _1541_;
  (* src = "verilog/rocket_clean.sv:201184.31-201184.54" *)
  wire _1542_;
  (* src = "verilog/rocket_clean.sv:201184.57-201184.81" *)
  wire _1543_;
  (* src = "verilog/rocket_clean.sv:201191.35-201191.58" *)
  wire _1544_;
  (* src = "verilog/rocket_clean.sv:201192.35-201192.58" *)
  wire _1545_;
  (* src = "verilog/rocket_clean.sv:201229.17-201229.39" *)
  wire _1546_;
  (* src = "verilog/rocket_clean.sv:201229.42-201229.65" *)
  wire _1547_;
  (* src = "verilog/rocket_clean.sv:201261.70-201261.114" *)
  wire _1548_;
  (* src = "verilog/rocket_clean.sv:201267.17-201267.39" *)
  wire _1549_;
  (* src = "verilog/rocket_clean.sv:201267.42-201267.65" *)
  wire _1550_;
  (* src = "verilog/rocket_clean.sv:201268.19-201268.43" *)
  wire _1551_;
  (* src = "verilog/rocket_clean.sv:201517.32-201517.56" *)
  wire _1552_;
  (* src = "verilog/rocket_clean.sv:201525.35-201525.61" *)
  wire _1553_;
  (* src = "verilog/rocket_clean.sv:201690.23-201690.47" *)
  wire _1554_;
  (* src = "verilog/rocket_clean.sv:201691.23-201691.47" *)
  wire _1555_;
  (* src = "verilog/rocket_clean.sv:202005.15-202005.38" *)
  wire _1556_;
  (* src = "verilog/rocket_clean.sv:201156.52-201156.74" *)
  wire _1557_;
  (* src = "verilog/rocket_clean.sv:200479.74-200479.95" *)
  wire _1558_;
  (* src = "verilog/rocket_clean.sv:200480.39-200480.59" *)
  wire _1559_;
  (* src = "verilog/rocket_clean.sv:201014.32-201014.55" *)
  wire _1560_;
  (* src = "verilog/rocket_clean.sv:201014.58-201014.81" *)
  wire _1561_;
  (* src = "verilog/rocket_clean.sv:201032.39-201032.55" *)
  wire _1562_;
  (* src = "verilog/rocket_clean.sv:201036.28-201036.47" *)
  wire _1563_;
  (* src = "verilog/rocket_clean.sv:201048.29-201048.49" *)
  wire _1564_;
  (* src = "verilog/rocket_clean.sv:201136.31-201136.50" *)
  wire _1565_;
  (* src = "verilog/rocket_clean.sv:201140.26-201140.42" *)
  wire _1566_;
  (* src = "verilog/rocket_clean.sv:200456.82-200456.100" *)
  wire _1567_;
  (* src = "verilog/rocket_clean.sv:200936.53-200936.75" *)
  wire _1568_;
  (* src = "verilog/rocket_clean.sv:200937.32-200937.50" *)
  wire _1569_;
  (* src = "verilog/rocket_clean.sv:200938.53-200938.74" *)
  wire _1570_;
  (* src = "verilog/rocket_clean.sv:200942.54-200942.75" *)
  wire _1571_;
  (* src = "verilog/rocket_clean.sv:200954.23-200954.39" *)
  wire _1572_;
  (* src = "verilog/rocket_clean.sv:200969.48-200969.61" *)
  wire _1573_;
  (* src = "verilog/rocket_clean.sv:201059.40-201059.59" *)
  wire _1574_;
  (* src = "verilog/rocket_clean.sv:201077.58-201077.80" *)
  wire _1575_;
  (* src = "verilog/rocket_clean.sv:201080.61-201080.84" *)
  wire _1576_;
  (* src = "verilog/rocket_clean.sv:201083.62-201083.85" *)
  wire _1577_;
  (* src = "verilog/rocket_clean.sv:201088.65-201088.81" *)
  wire _1578_;
  (* src = "verilog/rocket_clean.sv:201106.51-201106.100" *)
  wire _1579_;
  (* src = "verilog/rocket_clean.sv:201111.22-201111.43" *)
  wire _1580_;
  (* src = "verilog/rocket_clean.sv:201129.35-201129.52" *)
  wire _1581_;
  (* src = "verilog/rocket_clean.sv:201129.55-201129.63" *)
  wire _1582_;
  (* src = "verilog/rocket_clean.sv:201150.51-201150.68" *)
  wire _1583_;
  (* src = "verilog/rocket_clean.sv:201154.51-201154.64" *)
  wire _1584_;
  (* src = "verilog/rocket_clean.sv:201160.67-201160.82" *)
  wire _1585_;
  (* src = "verilog/rocket_clean.sv:201207.70-201207.84" *)
  wire _1586_;
  (* src = "verilog/rocket_clean.sv:201229.87-201229.104" *)
  wire _1587_;
  (* src = "verilog/rocket_clean.sv:201267.91-201267.112" *)
  wire _1588_;
  (* src = "verilog/rocket_clean.sv:201542.89-201542.97" *)
  wire _1589_;
  (* src = "verilog/rocket_clean.sv:201555.66-201555.82" *)
  wire _1590_;
  (* src = "verilog/rocket_clean.sv:202071.40-202071.50" *)
  wire _1591_;
  (* src = "verilog/rocket_clean.sv:202080.31-202080.43" *)
  wire _1592_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.38" *)
  wire _1593_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.46" *)
  wire _1594_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.55" *)
  wire _1595_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.64" *)
  wire _1596_;
  (* src = "verilog/rocket_clean.sv:200450.19-200450.73" *)
  wire _1597_;
  (* src = "verilog/rocket_clean.sv:200451.22-200451.48" *)
  wire _1598_;
  (* src = "verilog/rocket_clean.sv:200451.22-200451.62" *)
  wire _1599_;
  (* src = "verilog/rocket_clean.sv:200453.23-200453.51" *)
  wire _1600_;
  (* src = "verilog/rocket_clean.sv:200456.15-200456.59" *)
  wire _1601_;
  (* src = "verilog/rocket_clean.sv:200477.30-200477.60" *)
  wire _1602_;
  (* src = "verilog/rocket_clean.sv:200479.30-200479.71" *)
  wire _1603_;
  (* src = "verilog/rocket_clean.sv:200481.56-200481.86" *)
  wire _1604_;
  (* src = "verilog/rocket_clean.sv:200656.38-200656.89" *)
  wire _1605_;
  (* src = "verilog/rocket_clean.sv:200656.38-200656.116" *)
  wire _1606_;
  (* src = "verilog/rocket_clean.sv:200656.38-200657.29" *)
  wire _1607_;
  (* src = "verilog/rocket_clean.sv:200656.38-200657.56" *)
  wire _1608_;
  (* src = "verilog/rocket_clean.sv:200656.38-200657.84" *)
  wire _1609_;
  (* src = "verilog/rocket_clean.sv:200656.38-200657.112" *)
  wire _1610_;
  (* src = "verilog/rocket_clean.sv:200656.38-200658.30" *)
  wire _1611_;
  (* src = "verilog/rocket_clean.sv:200656.38-200658.58" *)
  wire _1612_;
  (* src = "verilog/rocket_clean.sv:200656.38-200658.86" *)
  wire _1613_;
  (* src = "verilog/rocket_clean.sv:200656.38-200658.114" *)
  wire _1614_;
  (* src = "verilog/rocket_clean.sv:200656.38-200659.30" *)
  wire _1615_;
  (* src = "verilog/rocket_clean.sv:200656.38-200659.58" *)
  wire _1616_;
  (* src = "verilog/rocket_clean.sv:200656.38-200659.86" *)
  wire _1617_;
  (* src = "verilog/rocket_clean.sv:200656.38-200659.114" *)
  wire _1618_;
  (* src = "verilog/rocket_clean.sv:200656.38-200660.30" *)
  wire _1619_;
  (* src = "verilog/rocket_clean.sv:200656.38-200660.58" *)
  wire _1620_;
  (* src = "verilog/rocket_clean.sv:200656.38-200660.86" *)
  wire _1621_;
  (* src = "verilog/rocket_clean.sv:200656.38-200660.114" *)
  wire _1622_;
  (* src = "verilog/rocket_clean.sv:200656.38-200661.30" *)
  wire _1623_;
  (* src = "verilog/rocket_clean.sv:200656.38-200661.58" *)
  wire _1624_;
  (* src = "verilog/rocket_clean.sv:200656.38-200661.86" *)
  wire _1625_;
  (* src = "verilog/rocket_clean.sv:200656.38-200661.114" *)
  wire _1626_;
  (* src = "verilog/rocket_clean.sv:200656.38-200662.30" *)
  wire _1627_;
  (* src = "verilog/rocket_clean.sv:200656.38-200662.58" *)
  wire _1628_;
  (* src = "verilog/rocket_clean.sv:200656.38-200662.86" *)
  wire _1629_;
  (* src = "verilog/rocket_clean.sv:200656.38-200662.114" *)
  wire _1630_;
  (* src = "verilog/rocket_clean.sv:200656.38-200663.30" *)
  wire _1631_;
  (* src = "verilog/rocket_clean.sv:200656.38-200663.58" *)
  wire _1632_;
  (* src = "verilog/rocket_clean.sv:200656.38-200663.86" *)
  wire _1633_;
  (* src = "verilog/rocket_clean.sv:200664.38-200664.92" *)
  wire _1634_;
  (* src = "verilog/rocket_clean.sv:200664.38-200664.120" *)
  wire _1635_;
  (* src = "verilog/rocket_clean.sv:200664.38-200665.33" *)
  wire _1636_;
  (* src = "verilog/rocket_clean.sv:200664.38-200665.61" *)
  wire _1637_;
  (* src = "verilog/rocket_clean.sv:200664.38-200665.89" *)
  wire _1638_;
  (* src = "verilog/rocket_clean.sv:200664.38-200665.117" *)
  wire _1639_;
  (* src = "verilog/rocket_clean.sv:200664.38-200666.30" *)
  wire _1640_;
  (* src = "verilog/rocket_clean.sv:200664.38-200666.58" *)
  wire _1641_;
  (* src = "verilog/rocket_clean.sv:200664.38-200666.86" *)
  wire _1642_;
  (* src = "verilog/rocket_clean.sv:200664.38-200666.114" *)
  wire _1643_;
  (* src = "verilog/rocket_clean.sv:200664.38-200667.30" *)
  wire _1644_;
  (* src = "verilog/rocket_clean.sv:200664.38-200667.58" *)
  wire _1645_;
  (* src = "verilog/rocket_clean.sv:200664.38-200667.86" *)
  wire _1646_;
  (* src = "verilog/rocket_clean.sv:200664.38-200667.114" *)
  wire _1647_;
  (* src = "verilog/rocket_clean.sv:200664.38-200668.30" *)
  wire _1648_;
  (* src = "verilog/rocket_clean.sv:200664.38-200668.58" *)
  wire _1649_;
  (* src = "verilog/rocket_clean.sv:200664.38-200668.86" *)
  wire _1650_;
  (* src = "verilog/rocket_clean.sv:200664.38-200668.114" *)
  wire _1651_;
  (* src = "verilog/rocket_clean.sv:200664.38-200669.30" *)
  wire _1652_;
  (* src = "verilog/rocket_clean.sv:200664.38-200669.59" *)
  wire _1653_;
  (* src = "verilog/rocket_clean.sv:200664.38-200669.88" *)
  wire _1654_;
  (* src = "verilog/rocket_clean.sv:200664.38-200669.117" *)
  wire _1655_;
  (* src = "verilog/rocket_clean.sv:200664.38-200670.31" *)
  wire _1656_;
  (* src = "verilog/rocket_clean.sv:200664.38-200670.60" *)
  wire _1657_;
  (* src = "verilog/rocket_clean.sv:200664.38-200670.89" *)
  wire _1658_;
  (* src = "verilog/rocket_clean.sv:200664.38-200670.118" *)
  wire _1659_;
  (* src = "verilog/rocket_clean.sv:200664.38-200671.31" *)
  wire _1660_;
  (* src = "verilog/rocket_clean.sv:200664.38-200671.60" *)
  wire _1661_;
  (* src = "verilog/rocket_clean.sv:200664.38-200671.89" *)
  wire _1662_;
  (* src = "verilog/rocket_clean.sv:200672.38-200672.93" *)
  wire _1663_;
  (* src = "verilog/rocket_clean.sv:200672.38-200673.31" *)
  wire _1664_;
  (* src = "verilog/rocket_clean.sv:200672.38-200673.60" *)
  wire _1665_;
  (* src = "verilog/rocket_clean.sv:200672.38-200673.89" *)
  wire _1666_;
  (* src = "verilog/rocket_clean.sv:200672.38-200673.118" *)
  wire _1667_;
  (* src = "verilog/rocket_clean.sv:200672.38-200674.31" *)
  wire _1668_;
  (* src = "verilog/rocket_clean.sv:200672.38-200674.60" *)
  wire _1669_;
  (* src = "verilog/rocket_clean.sv:200672.38-200674.89" *)
  wire _1670_;
  (* src = "verilog/rocket_clean.sv:200672.38-200674.118" *)
  wire _1671_;
  (* src = "verilog/rocket_clean.sv:200672.38-200675.31" *)
  wire _1672_;
  (* src = "verilog/rocket_clean.sv:200672.38-200675.60" *)
  wire _1673_;
  (* src = "verilog/rocket_clean.sv:200672.38-200675.89" *)
  wire _1674_;
  (* src = "verilog/rocket_clean.sv:200672.38-200675.118" *)
  wire _1675_;
  (* src = "verilog/rocket_clean.sv:200672.38-200676.31" *)
  wire _1676_;
  (* src = "verilog/rocket_clean.sv:200672.38-200676.60" *)
  wire _1677_;
  (* src = "verilog/rocket_clean.sv:200672.38-200676.89" *)
  wire _1678_;
  (* src = "verilog/rocket_clean.sv:200672.38-200676.118" *)
  wire _1679_;
  (* src = "verilog/rocket_clean.sv:200672.38-200677.31" *)
  wire _1680_;
  (* src = "verilog/rocket_clean.sv:200672.38-200677.60" *)
  wire _1681_;
  (* src = "verilog/rocket_clean.sv:200672.38-200677.89" *)
  wire _1682_;
  (* src = "verilog/rocket_clean.sv:200672.38-200677.118" *)
  wire _1683_;
  (* src = "verilog/rocket_clean.sv:200672.38-200678.31" *)
  wire _1684_;
  (* src = "verilog/rocket_clean.sv:200672.38-200678.60" *)
  wire _1685_;
  (* src = "verilog/rocket_clean.sv:200672.38-200678.89" *)
  wire _1686_;
  (* src = "verilog/rocket_clean.sv:200672.38-200678.118" *)
  wire _1687_;
  (* src = "verilog/rocket_clean.sv:200672.38-200679.31" *)
  wire _1688_;
  (* src = "verilog/rocket_clean.sv:200672.38-200679.60" *)
  wire _1689_;
  (* src = "verilog/rocket_clean.sv:200672.38-200679.89" *)
  wire _1690_;
  (* src = "verilog/rocket_clean.sv:200672.38-200679.118" *)
  wire _1691_;
  (* src = "verilog/rocket_clean.sv:200681.38-200681.93" *)
  wire _1692_;
  (* src = "verilog/rocket_clean.sv:200681.38-200682.31" *)
  wire _1693_;
  (* src = "verilog/rocket_clean.sv:200681.38-200682.60" *)
  wire _1694_;
  (* src = "verilog/rocket_clean.sv:200681.38-200682.89" *)
  wire _1695_;
  (* src = "verilog/rocket_clean.sv:200681.38-200682.118" *)
  wire _1696_;
  (* src = "verilog/rocket_clean.sv:200681.38-200683.31" *)
  wire _1697_;
  (* src = "verilog/rocket_clean.sv:200681.38-200683.60" *)
  wire _1698_;
  (* src = "verilog/rocket_clean.sv:200681.38-200683.89" *)
  wire _1699_;
  (* src = "verilog/rocket_clean.sv:200681.38-200683.118" *)
  wire _1700_;
  (* src = "verilog/rocket_clean.sv:200681.38-200684.31" *)
  wire _1701_;
  (* src = "verilog/rocket_clean.sv:200681.38-200684.60" *)
  wire _1702_;
  (* src = "verilog/rocket_clean.sv:200681.38-200684.89" *)
  wire _1703_;
  (* src = "verilog/rocket_clean.sv:200681.38-200684.118" *)
  wire _1704_;
  (* src = "verilog/rocket_clean.sv:200681.38-200685.31" *)
  wire _1705_;
  (* src = "verilog/rocket_clean.sv:200681.38-200685.60" *)
  wire _1706_;
  (* src = "verilog/rocket_clean.sv:200681.38-200685.89" *)
  wire _1707_;
  (* src = "verilog/rocket_clean.sv:200681.38-200685.118" *)
  wire _1708_;
  (* src = "verilog/rocket_clean.sv:200681.38-200686.31" *)
  wire _1709_;
  (* src = "verilog/rocket_clean.sv:200681.38-200686.60" *)
  wire _1710_;
  (* src = "verilog/rocket_clean.sv:200681.38-200686.89" *)
  wire _1711_;
  (* src = "verilog/rocket_clean.sv:200681.38-200686.118" *)
  wire _1712_;
  (* src = "verilog/rocket_clean.sv:200681.38-200687.31" *)
  wire _1713_;
  (* src = "verilog/rocket_clean.sv:200681.38-200687.60" *)
  wire _1714_;
  (* src = "verilog/rocket_clean.sv:200681.38-200687.89" *)
  wire _1715_;
  (* src = "verilog/rocket_clean.sv:200681.38-200687.118" *)
  wire _1716_;
  (* src = "verilog/rocket_clean.sv:200681.38-200688.31" *)
  wire _1717_;
  (* src = "verilog/rocket_clean.sv:200681.38-200688.60" *)
  wire _1718_;
  (* src = "verilog/rocket_clean.sv:200681.38-200688.89" *)
  wire _1719_;
  (* src = "verilog/rocket_clean.sv:200681.38-200688.118" *)
  wire _1720_;
  (* src = "verilog/rocket_clean.sv:200690.38-200690.93" *)
  wire _1721_;
  (* src = "verilog/rocket_clean.sv:200690.38-200691.31" *)
  wire _1722_;
  (* src = "verilog/rocket_clean.sv:200690.38-200691.60" *)
  wire _1723_;
  (* src = "verilog/rocket_clean.sv:200690.38-200691.89" *)
  wire _1724_;
  (* src = "verilog/rocket_clean.sv:200690.38-200691.118" *)
  wire _1725_;
  (* src = "verilog/rocket_clean.sv:200690.38-200692.31" *)
  wire _1726_;
  (* src = "verilog/rocket_clean.sv:200690.38-200692.60" *)
  wire _1727_;
  (* src = "verilog/rocket_clean.sv:200690.38-200692.89" *)
  wire _1728_;
  (* src = "verilog/rocket_clean.sv:200690.38-200692.118" *)
  wire _1729_;
  (* src = "verilog/rocket_clean.sv:200690.38-200693.31" *)
  wire _1730_;
  (* src = "verilog/rocket_clean.sv:200690.38-200693.60" *)
  wire _1731_;
  (* src = "verilog/rocket_clean.sv:200690.38-200693.89" *)
  wire _1732_;
  (* src = "verilog/rocket_clean.sv:200690.38-200693.118" *)
  wire _1733_;
  (* src = "verilog/rocket_clean.sv:200690.38-200694.31" *)
  wire _1734_;
  (* src = "verilog/rocket_clean.sv:200690.38-200694.60" *)
  wire _1735_;
  (* src = "verilog/rocket_clean.sv:200690.38-200694.89" *)
  wire _1736_;
  (* src = "verilog/rocket_clean.sv:200690.38-200694.118" *)
  wire _1737_;
  (* src = "verilog/rocket_clean.sv:200690.38-200695.31" *)
  wire _1738_;
  (* src = "verilog/rocket_clean.sv:200690.38-200695.60" *)
  wire _1739_;
  (* src = "verilog/rocket_clean.sv:200690.38-200695.89" *)
  wire _1740_;
  (* src = "verilog/rocket_clean.sv:200690.38-200695.118" *)
  wire _1741_;
  (* src = "verilog/rocket_clean.sv:200690.38-200696.31" *)
  wire _1742_;
  (* src = "verilog/rocket_clean.sv:200690.38-200696.60" *)
  wire _1743_;
  (* src = "verilog/rocket_clean.sv:200690.38-200696.89" *)
  wire _1744_;
  (* src = "verilog/rocket_clean.sv:200690.38-200696.118" *)
  wire _1745_;
  (* src = "verilog/rocket_clean.sv:200690.38-200697.31" *)
  wire _1746_;
  (* src = "verilog/rocket_clean.sv:200690.38-200697.60" *)
  wire _1747_;
  (* src = "verilog/rocket_clean.sv:200690.38-200697.89" *)
  wire _1748_;
  (* src = "verilog/rocket_clean.sv:200690.38-200697.118" *)
  wire _1749_;
  (* src = "verilog/rocket_clean.sv:200699.29-200699.84" *)
  wire _1750_;
  (* src = "verilog/rocket_clean.sv:200699.29-200699.113" *)
  wire _1751_;
  (* src = "verilog/rocket_clean.sv:200699.29-200700.31" *)
  wire _1752_;
  (* src = "verilog/rocket_clean.sv:200699.29-200700.60" *)
  wire _1753_;
  (* src = "verilog/rocket_clean.sv:200699.29-200700.89" *)
  wire _1754_;
  (* src = "verilog/rocket_clean.sv:200699.29-200700.118" *)
  wire _1755_;
  (* src = "verilog/rocket_clean.sv:200699.29-200701.31" *)
  wire _1756_;
  (* src = "verilog/rocket_clean.sv:200699.29-200701.60" *)
  wire _1757_;
  (* src = "verilog/rocket_clean.sv:200699.29-200701.89" *)
  wire _1758_;
  (* src = "verilog/rocket_clean.sv:200699.29-200701.118" *)
  wire _1759_;
  (* src = "verilog/rocket_clean.sv:200722.29-200722.74" *)
  wire _1760_;
  (* src = "verilog/rocket_clean.sv:200722.29-200722.98" *)
  wire _1761_;
  (* src = "verilog/rocket_clean.sv:200734.29-200734.74" *)
  wire _1762_;
  (* src = "verilog/rocket_clean.sv:200734.29-200734.98" *)
  wire _1763_;
  (* src = "verilog/rocket_clean.sv:200734.29-200735.26" *)
  wire _1764_;
  (* src = "verilog/rocket_clean.sv:200746.33-200746.78" *)
  wire _1765_;
  (* src = "verilog/rocket_clean.sv:200746.33-200746.102" *)
  wire _1766_;
  (* src = "verilog/rocket_clean.sv:200746.33-200747.26" *)
  wire _1767_;
  (* src = "verilog/rocket_clean.sv:200753.33-200753.78" *)
  wire _1768_;
  (* src = "verilog/rocket_clean.sv:200753.33-200753.102" *)
  wire _1769_;
  (* src = "verilog/rocket_clean.sv:200762.33-200762.78" *)
  wire _1770_;
  (* src = "verilog/rocket_clean.sv:200762.33-200762.102" *)
  wire _1771_;
  (* src = "verilog/rocket_clean.sv:200762.33-200763.26" *)
  wire _1772_;
  (* src = "verilog/rocket_clean.sv:200778.33-200778.78" *)
  wire _1773_;
  (* src = "verilog/rocket_clean.sv:200793.34-200793.81" *)
  wire _1774_;
  (* src = "verilog/rocket_clean.sv:200793.34-200793.106" *)
  wire _1775_;
  (* src = "verilog/rocket_clean.sv:200808.34-200808.81" *)
  wire _1776_;
  (* src = "verilog/rocket_clean.sv:200808.34-200808.106" *)
  wire _1777_;
  (* src = "verilog/rocket_clean.sv:200808.34-200809.27" *)
  wire _1778_;
  (* src = "verilog/rocket_clean.sv:200808.34-200809.52" *)
  wire _1779_;
  (* src = "verilog/rocket_clean.sv:200808.34-200809.77" *)
  wire _1780_;
  (* src = "verilog/rocket_clean.sv:200820.34-200820.81" *)
  wire _1781_;
  (* src = "verilog/rocket_clean.sv:200820.34-200820.106" *)
  wire _1782_;
  (* src = "verilog/rocket_clean.sv:200820.34-200821.27" *)
  wire _1783_;
  (* src = "verilog/rocket_clean.sv:200828.34-200828.81" *)
  wire _1784_;
  (* src = "verilog/rocket_clean.sv:200828.34-200828.106" *)
  wire _1785_;
  (* src = "verilog/rocket_clean.sv:200828.34-200829.27" *)
  wire _1786_;
  (* src = "verilog/rocket_clean.sv:200832.38-200832.91" *)
  wire _1787_;
  (* src = "verilog/rocket_clean.sv:200832.38-200832.119" *)
  wire _1788_;
  (* src = "verilog/rocket_clean.sv:200832.38-200833.33" *)
  wire _1789_;
  (* src = "verilog/rocket_clean.sv:200832.38-200833.61" *)
  wire _1790_;
  (* src = "verilog/rocket_clean.sv:200832.38-200833.89" *)
  wire _1791_;
  (* src = "verilog/rocket_clean.sv:200832.38-200833.117" *)
  wire _1792_;
  (* src = "verilog/rocket_clean.sv:200832.38-200834.30" *)
  wire _1793_;
  (* src = "verilog/rocket_clean.sv:200832.38-200834.58" *)
  wire _1794_;
  (* src = "verilog/rocket_clean.sv:200832.38-200834.86" *)
  wire _1795_;
  (* src = "verilog/rocket_clean.sv:200832.38-200834.114" *)
  wire _1796_;
  (* src = "verilog/rocket_clean.sv:200832.38-200835.30" *)
  wire _1797_;
  (* src = "verilog/rocket_clean.sv:200832.38-200835.58" *)
  wire _1798_;
  (* src = "verilog/rocket_clean.sv:200832.38-200835.86" *)
  wire _1799_;
  (* src = "verilog/rocket_clean.sv:200832.38-200835.114" *)
  wire _1800_;
  (* src = "verilog/rocket_clean.sv:200832.38-200836.30" *)
  wire _1801_;
  (* src = "verilog/rocket_clean.sv:200832.38-200836.58" *)
  wire _1802_;
  (* src = "verilog/rocket_clean.sv:200832.38-200836.86" *)
  wire _1803_;
  (* src = "verilog/rocket_clean.sv:200832.38-200836.114" *)
  wire _1804_;
  (* src = "verilog/rocket_clean.sv:200832.38-200837.30" *)
  wire _1805_;
  (* src = "verilog/rocket_clean.sv:200832.38-200837.58" *)
  wire _1806_;
  (* src = "verilog/rocket_clean.sv:200832.38-200837.86" *)
  wire _1807_;
  (* src = "verilog/rocket_clean.sv:200832.38-200837.115" *)
  wire _1808_;
  (* src = "verilog/rocket_clean.sv:200832.38-200838.31" *)
  wire _1809_;
  (* src = "verilog/rocket_clean.sv:200832.38-200838.60" *)
  wire _1810_;
  (* src = "verilog/rocket_clean.sv:200832.38-200838.89" *)
  wire _1811_;
  (* src = "verilog/rocket_clean.sv:200832.38-200838.118" *)
  wire _1812_;
  (* src = "verilog/rocket_clean.sv:200832.38-200839.31" *)
  wire _1813_;
  (* src = "verilog/rocket_clean.sv:200832.38-200839.60" *)
  wire _1814_;
  (* src = "verilog/rocket_clean.sv:200832.38-200839.89" *)
  wire _1815_;
  (* src = "verilog/rocket_clean.sv:200840.30-200840.85" *)
  wire _1816_;
  (* src = "verilog/rocket_clean.sv:200840.30-200840.114" *)
  wire _1817_;
  (* src = "verilog/rocket_clean.sv:200840.30-200841.31" *)
  wire _1818_;
  (* src = "verilog/rocket_clean.sv:200840.30-200841.60" *)
  wire _1819_;
  (* src = "verilog/rocket_clean.sv:200840.30-200841.89" *)
  wire _1820_;
  (* src = "verilog/rocket_clean.sv:200840.30-200841.118" *)
  wire _1821_;
  (* src = "verilog/rocket_clean.sv:200848.34-200848.81" *)
  wire _1822_;
  (* src = "verilog/rocket_clean.sv:200860.34-200860.81" *)
  wire _1823_;
  (* src = "verilog/rocket_clean.sv:200860.34-200860.106" *)
  wire _1824_;
  (* src = "verilog/rocket_clean.sv:200884.30-200884.77" *)
  wire _1825_;
  (* src = "verilog/rocket_clean.sv:200884.30-200884.98" *)
  wire _1826_;
  (* src = "verilog/rocket_clean.sv:200900.30-200900.77" *)
  wire _1827_;
  (* src = "verilog/rocket_clean.sv:200900.30-200900.102" *)
  wire _1828_;
  (* src = "verilog/rocket_clean.sv:200900.30-200901.27" *)
  wire _1829_;
  (* src = "verilog/rocket_clean.sv:200900.30-200901.52" *)
  wire _1830_;
  (* src = "verilog/rocket_clean.sv:200900.30-200901.77" *)
  wire _1831_;
  (* src = "verilog/rocket_clean.sv:200919.30-200919.77" *)
  wire _1832_;
  (* src = "verilog/rocket_clean.sv:200940.54-200940.100" *)
  wire _1833_;
  (* src = "verilog/rocket_clean.sv:200945.46-200946.34" *)
  wire _1834_;
  (* src = "verilog/rocket_clean.sv:200956.41-200956.92" *)
  wire _1835_;
  (* src = "verilog/rocket_clean.sv:200956.41-200957.23" *)
  wire _1836_;
  (* src = "verilog/rocket_clean.sv:200958.19-200958.53" *)
  wire _1837_;
  (* src = "verilog/rocket_clean.sv:200958.19-200958.70" *)
  wire _1838_;
  (* src = "verilog/rocket_clean.sv:200958.19-200958.106" *)
  wire _1839_;
  (* src = "verilog/rocket_clean.sv:200958.19-200959.38" *)
  wire _1840_;
  (* src = "verilog/rocket_clean.sv:201008.33-201008.74" *)
  wire _1841_;
  (* src = "verilog/rocket_clean.sv:201034.31-201034.88" *)
  wire _1842_;
  (* src = "verilog/rocket_clean.sv:201036.28-201036.62" *)
  wire _1843_;
  (* src = "verilog/rocket_clean.sv:201036.28-201036.76" *)
  wire _1844_;
  (* src = "verilog/rocket_clean.sv:201036.28-201036.90" *)
  wire _1845_;
  (* src = "verilog/rocket_clean.sv:201038.35-201038.110" *)
  wire _1846_;
  (* src = "verilog/rocket_clean.sv:201038.35-201039.45" *)
  wire _1847_;
  (* src = "verilog/rocket_clean.sv:201041.40-201041.93" *)
  wire _1848_;
  (* src = "verilog/rocket_clean.sv:201045.32-201045.91" *)
  wire _1849_;
  (* src = "verilog/rocket_clean.sv:201048.29-201048.86" *)
  wire _1850_;
  (* src = "verilog/rocket_clean.sv:201048.29-201048.101" *)
  wire _1851_;
  (* src = "verilog/rocket_clean.sv:201050.36-201050.113" *)
  wire _1852_;
  (* src = "verilog/rocket_clean.sv:201050.36-201051.46" *)
  wire _1853_;
  (* src = "verilog/rocket_clean.sv:201053.42-201053.98" *)
  wire _1854_;
  (* src = "verilog/rocket_clean.sv:201057.31-201057.88" *)
  wire _1855_;
  (* src = "verilog/rocket_clean.sv:201062.35-201062.110" *)
  wire _1856_;
  (* src = "verilog/rocket_clean.sv:201062.35-201063.45" *)
  wire _1857_;
  (* src = "verilog/rocket_clean.sv:201065.40-201065.90" *)
  wire _1858_;
  (* src = "verilog/rocket_clean.sv:201084.28-201084.92" *)
  wire _1859_;
  (* src = "verilog/rocket_clean.sv:201086.49-201086.77" *)
  wire _1860_;
  (* src = "verilog/rocket_clean.sv:201086.49-201086.92" *)
  wire _1861_;
  (* src = "verilog/rocket_clean.sv:201087.28-201087.56" *)
  wire _1862_;
  (* src = "verilog/rocket_clean.sv:201087.28-201087.71" *)
  wire _1863_;
  (* src = "verilog/rocket_clean.sv:201087.28-201087.90" *)
  wire _1864_;
  (* src = "verilog/rocket_clean.sv:201095.24-201095.105" *)
  wire _1865_;
  (* src = "verilog/rocket_clean.sv:201095.24-201096.44" *)
  wire _1866_;
  (* src = "verilog/rocket_clean.sv:201106.53-201106.99" *)
  wire _1867_;
  (* src = "verilog/rocket_clean.sv:201106.51-201106.119" *)
  wire _1868_;
  (* src = "verilog/rocket_clean.sv:201111.22-201111.72" *)
  wire _1869_;
  (* src = "verilog/rocket_clean.sv:201111.22-201111.89" *)
  wire _1870_;
  (* src = "verilog/rocket_clean.sv:201111.22-201111.103" *)
  wire _1871_;
  (* src = "verilog/rocket_clean.sv:201124.17-201124.30" *)
  wire _1872_;
  (* src = "verilog/rocket_clean.sv:201124.17-201124.38" *)
  wire _1873_;
  (* src = "verilog/rocket_clean.sv:201126.21-201126.58" *)
  wire _1874_;
  (* src = "verilog/rocket_clean.sv:201126.21-201126.78" *)
  wire _1875_;
  (* src = "verilog/rocket_clean.sv:201142.23-201142.60" *)
  wire _1876_;
  (* src = "verilog/rocket_clean.sv:201142.23-201142.80" *)
  wire _1877_;
  (* src = "verilog/rocket_clean.sv:201153.53-201153.94" *)
  wire _1878_;
  (* src = "verilog/rocket_clean.sv:201154.22-201154.48" *)
  wire _1879_;
  (* src = "verilog/rocket_clean.sv:201157.36-201157.87" *)
  wire _1880_;
  (* src = "verilog/rocket_clean.sv:201157.36-201157.114" *)
  wire _1881_;
  (* src = "verilog/rocket_clean.sv:201159.24-201159.54" *)
  wire _1882_;
  (* src = "verilog/rocket_clean.sv:201163.19-201163.50" *)
  wire _1883_;
  (* src = "verilog/rocket_clean.sv:201164.25-201164.59" *)
  wire _1884_;
  (* src = "verilog/rocket_clean.sv:201169.29-201169.64" *)
  wire _1885_;
  (* src = "verilog/rocket_clean.sv:201169.29-201169.84" *)
  wire _1886_;
  (* src = "verilog/rocket_clean.sv:201174.30-201174.67" *)
  wire _1887_;
  (* src = "verilog/rocket_clean.sv:201174.30-201174.87" *)
  wire _1888_;
  (* src = "verilog/rocket_clean.sv:201180.30-201180.69" *)
  wire _1889_;
  (* src = "verilog/rocket_clean.sv:201180.30-201180.90" *)
  wire _1890_;
  (* src = "verilog/rocket_clean.sv:201180.30-201180.111" *)
  wire _1891_;
  (* src = "verilog/rocket_clean.sv:201184.31-201184.81" *)
  wire _1892_;
  (* src = "verilog/rocket_clean.sv:201184.31-201184.101" *)
  wire _1893_;
  (* src = "verilog/rocket_clean.sv:201202.20-201202.33" *)
  wire _1894_;
  (* src = "verilog/rocket_clean.sv:201206.22-201206.54" *)
  wire _1895_;
  (* src = "verilog/rocket_clean.sv:201207.24-201207.52" *)
  wire _1896_;
  (* src = "verilog/rocket_clean.sv:201207.24-201207.67" *)
  wire _1897_;
  (* src = "verilog/rocket_clean.sv:201209.22-201209.45" *)
  wire _1898_;
  (* src = "verilog/rocket_clean.sv:201223.30-201223.67" *)
  wire _1899_;
  (* src = "verilog/rocket_clean.sv:201223.30-201223.88" *)
  wire _1900_;
  (* src = "verilog/rocket_clean.sv:201226.33-201226.58" *)
  wire _1901_;
  (* src = "verilog/rocket_clean.sv:201229.17-201229.65" *)
  wire _1902_;
  (* src = "verilog/rocket_clean.sv:201244.30-201244.78" *)
  wire _1903_;
  (* src = "verilog/rocket_clean.sv:201267.17-201267.65" *)
  wire _1904_;
  (* src = "verilog/rocket_clean.sv:201268.19-201268.66" *)
  wire _1905_;
  (* src = "verilog/rocket_clean.sv:201268.19-201268.89" *)
  wire _1906_;
  (* src = "verilog/rocket_clean.sv:201535.32-201535.53" *)
  wire _1907_;
  (* src = "verilog/rocket_clean.sv:201542.89-201542.113" *)
  wire _1908_;
  (* src = "verilog/rocket_clean.sv:201564.28-201564.56" *)
  wire _1909_;
  (* src = "verilog/rocket_clean.sv:201714.31-201714.57" *)
  wire _1910_;
  (* src = "verilog/rocket_clean.sv:201742.13-201742.36" *)
  wire _1911_;
  (* src = "verilog/rocket_clean.sv:201899.9-201899.43" *)
  wire _1912_;
  (* src = "verilog/rocket_clean.sv:201899.9-201899.72" *)
  wire _1913_;
  (* src = "verilog/rocket_clean.sv:201907.28-201907.61" *)
  wire _1914_;
  (* src = "verilog/rocket_clean.sv:202004.29-202004.52" *)
  wire _1915_;
  (* src = "verilog/rocket_clean.sv:202118.63-202118.90" *)
  wire _1916_;
  (* src = "verilog/rocket_clean.sv:202118.63-202118.108" *)
  wire _1917_;
  wire [31:0] _1918_;
  wire [31:0] _1919_;
  wire [31:0] _1920_;
  wire [31:0] _1921_;
  wire [31:0] _1922_;
  wire [61:0] _1923_;
  wire [61:0] _1924_;
  wire [61:0] _1925_;
  wire [1:0] _1926_;
  wire [1:0] _1927_;
  wire [1:0] _1928_;
  wire [1:0] _1929_;
  wire [1:0] _1930_;
  wire [1:0] _1931_;
  wire _1932_;
  wire _1933_;
  wire [63:0] _1934_;
  wire [63:0] _1935_;
  wire _1936_;
  wire [63:0] _1937_;
  wire [63:0] _1938_;
  wire [63:0] _1939_;
  wire [63:0] _1940_;
  wire _1941_;
  wire [1:0] _1942_;
  wire [39:0] _1943_;
  wire _1944_;
  wire _1945_;
  wire _1946_;
  wire _1947_;
  wire [63:0] _1948_;
  wire _1949_;
  wire [7:0] _1950_;
  wire [4:0] _1951_;
  wire [1:0] _1952_;
  wire [63:0] _1953_;
  wire _1954_;
  wire [2:0] _1955_;
  wire _1956_;
  wire _1957_;
  wire _1958_;
  wire _1959_;
  wire _1960_;
  wire _1961_;
  wire _1962_;
  wire [2:0] _1963_;
  wire [2:0] _1964_;
  wire [3:0] _1965_;
  wire [1:0] _1966_;
  wire [1:0] _1967_;
  wire [1:0] _1968_;
  wire _1969_;
  wire _1970_;
  wire [31:0] _1971_;
  (* src = "verilog/rocket_clean.sv:201742.30-201742.36" *)
  wire _1972_;
  (* src = "verilog/rocket_clean.sv:201161.49-201161.83" *)
  wire _1973_;
  (* src = "verilog/rocket_clean.sv:199245.15-199245.39" *)
  wire _1974_;
  (* src = "verilog/rocket_clean.sv:199247.45-199247.65" *)
  wire _1975_;
  (* src = "verilog/rocket_clean.sv:199254.21-199254.34" *)
  wire _1976_;
  (* src = "verilog/rocket_clean.sv:199254.37-199254.50" *)
  wire _1977_;
  (* src = "verilog/rocket_clean.sv:199321.28-199321.41" *)
  wire _1978_;
  (* src = "verilog/rocket_clean.sv:199324.28-199324.41" *)
  wire _1979_;
  (* src = "verilog/rocket_clean.sv:199326.41-199326.54" *)
  wire _1980_;
  (* src = "verilog/rocket_clean.sv:199333.21-199333.34" *)
  wire _1981_;
  (* src = "verilog/rocket_clean.sv:199333.37-199333.50" *)
  wire _1982_;
  (* src = "verilog/rocket_clean.sv:199324.28-199324.57" *)
  wire _1983_;
  (* src = "verilog/rocket_clean.sv:199326.28-199326.54" *)
  wire _1984_;
  (* src = "verilog/rocket_clean.sv:199333.21-199333.50" *)
  wire _1985_;
  (* src = "verilog/rocket_clean.sv:199214.13-199214.35" *)
  wire _1986_;
  (* src = "verilog/rocket_clean.sv:199215.13-199215.35" *)
  wire _1987_;
  (* src = "verilog/rocket_clean.sv:199221.13-199221.35" *)
  wire _1988_;
  (* src = "verilog/rocket_clean.sv:199202.18-199202.42" *)
  wire _1989_;
  (* src = "verilog/rocket_clean.sv:199216.18-199216.42" *)
  wire _1990_;
  (* src = "verilog/rocket_clean.sv:199201.14-199201.30" *)
  wire _1991_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _1992_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  wire [57:0] _1993_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [57:0] _1994_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _1995_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _1996_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _1997_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _1998_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _1999_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2000_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2001_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2002_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2003_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2004_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [2:0] _2005_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2006_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2007_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2008_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2009_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2010_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2011_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2012_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2013_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [2:0] _2014_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2015_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2016_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2017_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2018_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2019_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2020_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2021_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2022_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2023_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2024_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2025_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2026_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2027_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2028_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2029_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2030_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2031_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2032_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2033_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2034_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2035_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2036_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2037_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [31:0] _2038_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2039_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2040_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2041_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2042_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2043_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2044_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2045_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2046_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2047_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2048_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2049_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2050_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2051_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2052_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2053_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2054_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2055_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2056_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2057_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2058_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2059_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2060_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2061_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2062_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2063_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2064_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2065_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2066_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2067_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2068_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2069_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2070_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2071_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2072_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2073_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [1:0] _2074_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2075_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2076_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2077_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2078_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [3:0] _2079_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [43:0] _2080_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2081_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire _2082_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [63:0] _2083_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  wire _2084_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  wire [5:0] _2085_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  wire [5:0] _2086_;
  (* src = "verilog/rocket_clean.sv:197152.25-197152.55" *)
  wire _2087_;
  (* src = "verilog/rocket_clean.sv:197176.29-197176.66" *)
  wire _2088_;
  (* src = "verilog/rocket_clean.sv:197289.24-197289.44" *)
  wire _2089_;
  (* src = "verilog/rocket_clean.sv:197299.24-197299.46" *)
  wire _2090_;
  (* src = "verilog/rocket_clean.sv:197313.55-197313.96" *)
  wire _2091_;
  (* src = "verilog/rocket_clean.sv:197652.44-197652.63" *)
  wire _2092_;
  (* src = "verilog/rocket_clean.sv:197652.44-197652.75" *)
  wire _2093_;
  (* src = "verilog/rocket_clean.sv:197660.33-197660.65" *)
  wire _2094_;
  (* src = "verilog/rocket_clean.sv:197668.19-197668.45" *)
  wire _2095_;
  (* src = "verilog/rocket_clean.sv:197668.19-197668.54" *)
  wire _2096_;
  (* src = "verilog/rocket_clean.sv:197952.37-197952.62" *)
  wire _2097_;
  (* src = "verilog/rocket_clean.sv:197953.26-197953.48" *)
  wire _2098_;
  (* src = "verilog/rocket_clean.sv:197960.37-197960.62" *)
  wire _2099_;
  (* src = "verilog/rocket_clean.sv:197961.26-197961.48" *)
  wire _2100_;
  (* src = "verilog/rocket_clean.sv:197968.37-197968.62" *)
  wire _2101_;
  (* src = "verilog/rocket_clean.sv:197969.26-197969.48" *)
  wire _2102_;
  (* src = "verilog/rocket_clean.sv:197976.37-197976.62" *)
  wire _2103_;
  (* src = "verilog/rocket_clean.sv:197977.26-197977.48" *)
  wire _2104_;
  (* src = "verilog/rocket_clean.sv:197984.37-197984.62" *)
  wire _2105_;
  (* src = "verilog/rocket_clean.sv:197985.26-197985.48" *)
  wire _2106_;
  (* src = "verilog/rocket_clean.sv:197992.37-197992.62" *)
  wire _2107_;
  (* src = "verilog/rocket_clean.sv:197993.26-197993.48" *)
  wire _2108_;
  (* src = "verilog/rocket_clean.sv:198000.37-198000.62" *)
  wire _2109_;
  (* src = "verilog/rocket_clean.sv:198001.26-198001.48" *)
  wire _2110_;
  (* src = "verilog/rocket_clean.sv:198008.26-198008.48" *)
  wire _2111_;
  (* src = "verilog/rocket_clean.sv:198041.38-198041.123" *)
  wire _2112_;
  (* src = "verilog/rocket_clean.sv:198051.27-198051.52" *)
  wire _2113_;
  (* src = "verilog/rocket_clean.sv:198089.26-198089.55" *)
  wire _2114_;
  (* src = "verilog/rocket_clean.sv:198475.11-198475.41" *)
  wire _2115_;
  (* src = "verilog/rocket_clean.sv:198493.28-198493.47" *)
  wire _2116_;
  (* src = "verilog/rocket_clean.sv:198505.11-198505.41" *)
  wire _2117_;
  (* src = "verilog/rocket_clean.sv:198523.28-198523.51" *)
  wire _2118_;
  (* src = "verilog/rocket_clean.sv:198535.11-198535.41" *)
  wire _2119_;
  (* src = "verilog/rocket_clean.sv:198553.28-198553.51" *)
  wire _2120_;
  (* src = "verilog/rocket_clean.sv:198565.11-198565.41" *)
  wire _2121_;
  (* src = "verilog/rocket_clean.sv:198583.28-198583.51" *)
  wire _2122_;
  (* src = "verilog/rocket_clean.sv:198595.11-198595.41" *)
  wire _2123_;
  (* src = "verilog/rocket_clean.sv:198613.28-198613.51" *)
  wire _2124_;
  (* src = "verilog/rocket_clean.sv:198625.11-198625.41" *)
  wire _2125_;
  (* src = "verilog/rocket_clean.sv:198643.28-198643.51" *)
  wire _2126_;
  (* src = "verilog/rocket_clean.sv:198655.11-198655.41" *)
  wire _2127_;
  (* src = "verilog/rocket_clean.sv:198673.28-198673.51" *)
  wire _2128_;
  (* src = "verilog/rocket_clean.sv:198685.11-198685.41" *)
  wire _2129_;
  (* src = "verilog/rocket_clean.sv:198703.28-198703.51" *)
  wire _2130_;
  (* src = "verilog/rocket_clean.sv:197313.55-197313.78" *)
  wire _2131_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.46" *)
  wire _2132_;
  (* src = "verilog/rocket_clean.sv:197604.49-197604.66" *)
  wire _2133_;
  (* src = "verilog/rocket_clean.sv:197604.69-197604.86" *)
  wire _2134_;
  (* src = "verilog/rocket_clean.sv:197604.89-197604.106" *)
  wire _2135_;
  (* src = "verilog/rocket_clean.sv:197604.109-197604.126" *)
  wire _2136_;
  (* src = "verilog/rocket_clean.sv:197605.8-197605.25" *)
  wire _2137_;
  (* src = "verilog/rocket_clean.sv:197605.28-197605.45" *)
  wire _2138_;
  (* src = "verilog/rocket_clean.sv:197605.48-197605.65" *)
  wire _2139_;
  (* src = "verilog/rocket_clean.sv:197605.68-197605.85" *)
  wire _2140_;
  (* src = "verilog/rocket_clean.sv:197605.88-197605.105" *)
  wire _2141_;
  (* src = "verilog/rocket_clean.sv:197605.108-197605.125" *)
  wire _2142_;
  (* src = "verilog/rocket_clean.sv:197606.8-197606.25" *)
  wire _2143_;
  (* src = "verilog/rocket_clean.sv:197606.28-197606.45" *)
  wire _2144_;
  (* src = "verilog/rocket_clean.sv:197606.48-197606.65" *)
  wire _2145_;
  (* src = "verilog/rocket_clean.sv:197606.68-197606.85" *)
  wire _2146_;
  (* src = "verilog/rocket_clean.sv:197607.49-197607.66" *)
  wire _2147_;
  (* src = "verilog/rocket_clean.sv:197607.69-197607.84" *)
  wire _2148_;
  (* src = "verilog/rocket_clean.sv:197607.87-197607.102" *)
  wire _2149_;
  (* src = "verilog/rocket_clean.sv:197607.105-197607.120" *)
  wire _2150_;
  (* src = "verilog/rocket_clean.sv:197608.8-197608.25" *)
  wire _2151_;
  (* src = "verilog/rocket_clean.sv:197608.28-197608.45" *)
  wire _2152_;
  (* src = "verilog/rocket_clean.sv:197608.48-197608.65" *)
  wire _2153_;
  (* src = "verilog/rocket_clean.sv:197608.68-197608.85" *)
  wire _2154_;
  (* src = "verilog/rocket_clean.sv:197608.88-197608.105" *)
  wire _2155_;
  (* src = "verilog/rocket_clean.sv:197608.108-197608.125" *)
  wire _2156_;
  (* src = "verilog/rocket_clean.sv:197609.8-197609.25" *)
  wire _2157_;
  (* src = "verilog/rocket_clean.sv:197609.28-197609.45" *)
  wire _2158_;
  (* src = "verilog/rocket_clean.sv:197609.48-197609.65" *)
  wire _2159_;
  (* src = "verilog/rocket_clean.sv:197609.68-197609.85" *)
  wire _2160_;
  (* src = "verilog/rocket_clean.sv:197609.88-197609.105" *)
  wire _2161_;
  (* src = "verilog/rocket_clean.sv:197610.49-197610.66" *)
  wire _2162_;
  (* src = "verilog/rocket_clean.sv:197610.69-197610.86" *)
  wire _2163_;
  (* src = "verilog/rocket_clean.sv:197610.89-197610.106" *)
  wire _2164_;
  (* src = "verilog/rocket_clean.sv:197610.109-197610.126" *)
  wire _2165_;
  (* src = "verilog/rocket_clean.sv:197611.8-197611.25" *)
  wire _2166_;
  (* src = "verilog/rocket_clean.sv:197611.28-197611.45" *)
  wire _2167_;
  (* src = "verilog/rocket_clean.sv:197611.48-197611.65" *)
  wire _2168_;
  (* src = "verilog/rocket_clean.sv:197611.68-197611.85" *)
  wire _2169_;
  (* src = "verilog/rocket_clean.sv:197611.88-197611.105" *)
  wire _2170_;
  (* src = "verilog/rocket_clean.sv:197611.108-197611.125" *)
  wire _2171_;
  (* src = "verilog/rocket_clean.sv:197612.8-197612.25" *)
  wire _2172_;
  (* src = "verilog/rocket_clean.sv:197612.28-197612.45" *)
  wire _2173_;
  (* src = "verilog/rocket_clean.sv:197612.48-197612.65" *)
  wire _2174_;
  (* src = "verilog/rocket_clean.sv:197612.68-197612.85" *)
  wire _2175_;
  (* src = "verilog/rocket_clean.sv:197612.88-197612.105" *)
  wire _2176_;
  (* src = "verilog/rocket_clean.sv:197613.49-197613.66" *)
  wire _2177_;
  (* src = "verilog/rocket_clean.sv:197613.69-197613.86" *)
  wire _2178_;
  (* src = "verilog/rocket_clean.sv:197613.89-197613.106" *)
  wire _2179_;
  (* src = "verilog/rocket_clean.sv:197613.109-197613.126" *)
  wire _2180_;
  (* src = "verilog/rocket_clean.sv:197614.8-197614.25" *)
  wire _2181_;
  (* src = "verilog/rocket_clean.sv:197614.28-197614.45" *)
  wire _2182_;
  (* src = "verilog/rocket_clean.sv:197614.48-197614.65" *)
  wire _2183_;
  (* src = "verilog/rocket_clean.sv:197614.68-197614.85" *)
  wire _2184_;
  (* src = "verilog/rocket_clean.sv:197614.88-197614.105" *)
  wire _2185_;
  (* src = "verilog/rocket_clean.sv:197614.108-197614.125" *)
  wire _2186_;
  (* src = "verilog/rocket_clean.sv:197615.8-197615.25" *)
  wire _2187_;
  (* src = "verilog/rocket_clean.sv:197615.28-197615.45" *)
  wire _2188_;
  (* src = "verilog/rocket_clean.sv:197615.48-197615.65" *)
  wire _2189_;
  (* src = "verilog/rocket_clean.sv:197615.68-197615.85" *)
  wire _2190_;
  (* src = "verilog/rocket_clean.sv:197615.88-197615.105" *)
  wire _2191_;
  (* src = "verilog/rocket_clean.sv:197616.49-197616.66" *)
  wire _2192_;
  (* src = "verilog/rocket_clean.sv:197616.69-197616.86" *)
  wire _2193_;
  (* src = "verilog/rocket_clean.sv:197616.89-197616.106" *)
  wire _2194_;
  (* src = "verilog/rocket_clean.sv:197616.109-197616.126" *)
  wire _2195_;
  (* src = "verilog/rocket_clean.sv:197617.8-197617.25" *)
  wire _2196_;
  (* src = "verilog/rocket_clean.sv:197617.28-197617.45" *)
  wire _2197_;
  (* src = "verilog/rocket_clean.sv:197617.48-197617.65" *)
  wire _2198_;
  (* src = "verilog/rocket_clean.sv:197617.68-197617.85" *)
  wire _2199_;
  (* src = "verilog/rocket_clean.sv:197617.88-197617.105" *)
  wire _2200_;
  (* src = "verilog/rocket_clean.sv:197617.108-197617.125" *)
  wire _2201_;
  (* src = "verilog/rocket_clean.sv:197618.8-197618.25" *)
  wire _2202_;
  (* src = "verilog/rocket_clean.sv:197618.28-197618.45" *)
  wire _2203_;
  (* src = "verilog/rocket_clean.sv:197618.48-197618.65" *)
  wire _2204_;
  (* src = "verilog/rocket_clean.sv:197618.68-197618.85" *)
  wire _2205_;
  (* src = "verilog/rocket_clean.sv:197618.88-197618.105" *)
  wire _2206_;
  (* src = "verilog/rocket_clean.sv:197619.49-197619.66" *)
  wire _2207_;
  (* src = "verilog/rocket_clean.sv:197619.69-197619.86" *)
  wire _2208_;
  (* src = "verilog/rocket_clean.sv:197619.89-197619.106" *)
  wire _2209_;
  (* src = "verilog/rocket_clean.sv:197619.109-197619.126" *)
  wire _2210_;
  (* src = "verilog/rocket_clean.sv:197620.8-197620.25" *)
  wire _2211_;
  (* src = "verilog/rocket_clean.sv:197620.28-197620.45" *)
  wire _2212_;
  (* src = "verilog/rocket_clean.sv:197620.48-197620.65" *)
  wire _2213_;
  (* src = "verilog/rocket_clean.sv:197620.68-197620.85" *)
  wire _2214_;
  (* src = "verilog/rocket_clean.sv:197620.88-197620.105" *)
  wire _2215_;
  (* src = "verilog/rocket_clean.sv:197620.108-197620.125" *)
  wire _2216_;
  (* src = "verilog/rocket_clean.sv:197621.8-197621.25" *)
  wire _2217_;
  (* src = "verilog/rocket_clean.sv:197621.28-197621.45" *)
  wire _2218_;
  (* src = "verilog/rocket_clean.sv:197621.48-197621.65" *)
  wire _2219_;
  (* src = "verilog/rocket_clean.sv:197621.68-197621.85" *)
  wire _2220_;
  (* src = "verilog/rocket_clean.sv:197621.88-197621.105" *)
  wire _2221_;
  (* src = "verilog/rocket_clean.sv:197622.49-197622.66" *)
  wire _2222_;
  (* src = "verilog/rocket_clean.sv:197622.69-197622.86" *)
  wire _2223_;
  (* src = "verilog/rocket_clean.sv:197622.89-197622.106" *)
  wire _2224_;
  (* src = "verilog/rocket_clean.sv:197622.109-197622.126" *)
  wire _2225_;
  (* src = "verilog/rocket_clean.sv:197623.8-197623.25" *)
  wire _2226_;
  (* src = "verilog/rocket_clean.sv:197623.28-197623.45" *)
  wire _2227_;
  (* src = "verilog/rocket_clean.sv:197623.48-197623.65" *)
  wire _2228_;
  (* src = "verilog/rocket_clean.sv:197623.68-197623.85" *)
  wire _2229_;
  (* src = "verilog/rocket_clean.sv:197623.88-197623.105" *)
  wire _2230_;
  (* src = "verilog/rocket_clean.sv:197623.108-197623.125" *)
  wire _2231_;
  (* src = "verilog/rocket_clean.sv:197624.8-197624.25" *)
  wire _2232_;
  (* src = "verilog/rocket_clean.sv:197624.28-197624.45" *)
  wire _2233_;
  (* src = "verilog/rocket_clean.sv:197624.48-197624.65" *)
  wire _2234_;
  (* src = "verilog/rocket_clean.sv:197624.68-197624.85" *)
  wire _2235_;
  (* src = "verilog/rocket_clean.sv:197624.88-197624.105" *)
  wire _2236_;
  (* src = "verilog/rocket_clean.sv:197625.49-197625.66" *)
  wire _2237_;
  (* src = "verilog/rocket_clean.sv:197625.69-197625.86" *)
  wire _2238_;
  (* src = "verilog/rocket_clean.sv:197625.89-197625.106" *)
  wire _2239_;
  (* src = "verilog/rocket_clean.sv:197625.109-197625.126" *)
  wire _2240_;
  (* src = "verilog/rocket_clean.sv:197626.8-197626.25" *)
  wire _2241_;
  (* src = "verilog/rocket_clean.sv:197626.28-197626.45" *)
  wire _2242_;
  (* src = "verilog/rocket_clean.sv:197626.48-197626.65" *)
  wire _2243_;
  (* src = "verilog/rocket_clean.sv:197626.68-197626.85" *)
  wire _2244_;
  (* src = "verilog/rocket_clean.sv:197626.88-197626.105" *)
  wire _2245_;
  (* src = "verilog/rocket_clean.sv:197626.108-197626.125" *)
  wire _2246_;
  (* src = "verilog/rocket_clean.sv:197627.8-197627.25" *)
  wire _2247_;
  (* src = "verilog/rocket_clean.sv:197627.28-197627.45" *)
  wire _2248_;
  (* src = "verilog/rocket_clean.sv:197627.48-197627.65" *)
  wire _2249_;
  (* src = "verilog/rocket_clean.sv:197627.88-197627.105" *)
  wire _2250_;
  (* src = "verilog/rocket_clean.sv:197628.49-197628.66" *)
  wire _2251_;
  (* src = "verilog/rocket_clean.sv:197628.69-197628.86" *)
  wire _2252_;
  (* src = "verilog/rocket_clean.sv:197628.89-197628.106" *)
  wire _2253_;
  (* src = "verilog/rocket_clean.sv:197628.109-197628.126" *)
  wire _2254_;
  (* src = "verilog/rocket_clean.sv:197629.8-197629.25" *)
  wire _2255_;
  (* src = "verilog/rocket_clean.sv:197629.28-197629.45" *)
  wire _2256_;
  (* src = "verilog/rocket_clean.sv:197629.48-197629.65" *)
  wire _2257_;
  (* src = "verilog/rocket_clean.sv:197629.68-197629.85" *)
  wire _2258_;
  (* src = "verilog/rocket_clean.sv:197629.88-197629.105" *)
  wire _2259_;
  (* src = "verilog/rocket_clean.sv:197629.108-197629.125" *)
  wire _2260_;
  (* src = "verilog/rocket_clean.sv:197630.8-197630.25" *)
  wire _2261_;
  (* src = "verilog/rocket_clean.sv:197630.28-197630.45" *)
  wire _2262_;
  (* src = "verilog/rocket_clean.sv:197630.48-197630.65" *)
  wire _2263_;
  (* src = "verilog/rocket_clean.sv:197630.68-197630.85" *)
  wire _2264_;
  (* src = "verilog/rocket_clean.sv:197630.88-197630.105" *)
  wire _2265_;
  (* src = "verilog/rocket_clean.sv:197631.42-197631.59" *)
  wire _2266_;
  (* src = "verilog/rocket_clean.sv:197631.62-197631.79" *)
  wire _2267_;
  (* src = "verilog/rocket_clean.sv:197631.82-197631.99" *)
  wire _2268_;
  (* src = "verilog/rocket_clean.sv:197631.102-197631.119" *)
  wire _2269_;
  (* src = "verilog/rocket_clean.sv:197632.8-197632.25" *)
  wire _2270_;
  (* src = "verilog/rocket_clean.sv:197632.28-197632.45" *)
  wire _2271_;
  (* src = "verilog/rocket_clean.sv:197632.48-197632.65" *)
  wire _2272_;
  (* src = "verilog/rocket_clean.sv:197632.68-197632.85" *)
  wire _2273_;
  (* src = "verilog/rocket_clean.sv:197632.88-197632.105" *)
  wire _2274_;
  (* src = "verilog/rocket_clean.sv:197632.108-197632.125" *)
  wire _2275_;
  (* src = "verilog/rocket_clean.sv:197633.8-197633.25" *)
  wire _2276_;
  (* src = "verilog/rocket_clean.sv:197638.62-197638.79" *)
  wire _2277_;
  (* src = "verilog/rocket_clean.sv:197660.68-197660.91" *)
  wire _2278_;
  (* src = "verilog/rocket_clean.sv:198037.35-198037.55" *)
  wire _2279_;
  (* src = "verilog/rocket_clean.sv:198165.18-198165.33" *)
  wire _2280_;
  (* src = "verilog/rocket_clean.sv:198248.13-198248.36" *)
  wire _2281_;
  (* src = "verilog/rocket_clean.sv:198316.13-198316.33" *)
  wire _2282_;
  (* src = "verilog/rocket_clean.sv:197587.27-197587.44" *)
  wire _2283_;
  (* src = "verilog/rocket_clean.sv:197588.27-197588.44" *)
  wire _2284_;
  (* src = "verilog/rocket_clean.sv:198041.38-198041.79" *)
  wire _2285_;
  (* src = "verilog/rocket_clean.sv:198157.29-198157.45" *)
  wire _2286_;
  (* src = "verilog/rocket_clean.sv:197732.20-197732.35" *)
  wire _2287_;
  (* src = "verilog/rocket_clean.sv:198041.82-198041.123" *)
  wire _2288_;
  (* src = "verilog/rocket_clean.sv:197313.30-197313.52" *)
  wire _2289_;
  (* src = "verilog/rocket_clean.sv:197587.47-197587.63" *)
  wire _2290_;
  (* src = "verilog/rocket_clean.sv:197588.47-197588.63" *)
  wire _2291_;
  (* src = "verilog/rocket_clean.sv:197591.46-197591.61" *)
  wire _2292_;
  (* src = "verilog/rocket_clean.sv:197592.43-197592.59" *)
  wire _2293_;
  (* src = "verilog/rocket_clean.sv:197594.37-197594.53" *)
  wire _2294_;
  (* src = "verilog/rocket_clean.sv:197640.55-197640.69" *)
  wire _2295_;
  (* src = "verilog/rocket_clean.sv:197648.52-197648.62" *)
  wire _2296_;
  (* src = "verilog/rocket_clean.sv:197650.52-197650.63" *)
  wire _2297_;
  (* src = "verilog/rocket_clean.sv:197726.20-197726.34" *)
  wire _2298_;
  (* src = "verilog/rocket_clean.sv:197945.26-197945.49" *)
  wire _2299_;
  (* src = "verilog/rocket_clean.sv:197951.19-197951.38" *)
  wire _2300_;
  (* src = "verilog/rocket_clean.sv:197953.40-197953.48" *)
  wire _2301_;
  (* src = "verilog/rocket_clean.sv:197959.19-197959.38" *)
  wire _2302_;
  (* src = "verilog/rocket_clean.sv:197961.40-197961.48" *)
  wire _2303_;
  (* src = "verilog/rocket_clean.sv:197967.19-197967.38" *)
  wire _2304_;
  (* src = "verilog/rocket_clean.sv:197969.40-197969.48" *)
  wire _2305_;
  (* src = "verilog/rocket_clean.sv:197975.19-197975.38" *)
  wire _2306_;
  (* src = "verilog/rocket_clean.sv:197977.40-197977.48" *)
  wire _2307_;
  (* src = "verilog/rocket_clean.sv:197983.19-197983.38" *)
  wire _2308_;
  (* src = "verilog/rocket_clean.sv:197985.40-197985.48" *)
  wire _2309_;
  (* src = "verilog/rocket_clean.sv:197991.19-197991.38" *)
  wire _2310_;
  (* src = "verilog/rocket_clean.sv:197993.40-197993.48" *)
  wire _2311_;
  (* src = "verilog/rocket_clean.sv:197999.19-197999.38" *)
  wire _2312_;
  (* src = "verilog/rocket_clean.sv:198001.40-198001.48" *)
  wire _2313_;
  (* src = "verilog/rocket_clean.sv:198008.40-198008.48" *)
  wire _2314_;
  (* src = "verilog/rocket_clean.sv:198037.58-198037.70" *)
  wire _2315_;
  (* src = "verilog/rocket_clean.sv:198089.79-198089.109" *)
  wire _2316_;
  (* src = "verilog/rocket_clean.sv:198475.25-198475.41" *)
  wire _2317_;
  (* src = "verilog/rocket_clean.sv:198505.25-198505.41" *)
  wire _2318_;
  (* src = "verilog/rocket_clean.sv:198535.25-198535.41" *)
  wire _2319_;
  (* src = "verilog/rocket_clean.sv:198565.25-198565.41" *)
  wire _2320_;
  (* src = "verilog/rocket_clean.sv:198595.25-198595.41" *)
  wire _2321_;
  (* src = "verilog/rocket_clean.sv:198625.25-198625.41" *)
  wire _2322_;
  (* src = "verilog/rocket_clean.sv:198655.25-198655.41" *)
  wire _2323_;
  (* src = "verilog/rocket_clean.sv:198685.25-198685.41" *)
  wire _2324_;
  (* src = "verilog/rocket_clean.sv:197178.23-197178.58" *)
  wire _2325_;
  (* src = "verilog/rocket_clean.sv:197178.23-197178.80" *)
  wire _2326_;
  (* src = "verilog/rocket_clean.sv:197178.23-197178.100" *)
  wire _2327_;
  (* src = "verilog/rocket_clean.sv:197311.30-197311.59" *)
  wire _2328_;
  (* src = "verilog/rocket_clean.sv:197313.30-197313.96" *)
  wire _2329_;
  (* src = "verilog/rocket_clean.sv:197318.21-197318.49" *)
  wire _2330_;
  (* src = "verilog/rocket_clean.sv:197318.21-197318.68" *)
  wire _2331_;
  (* src = "verilog/rocket_clean.sv:197318.21-197318.87" *)
  wire _2332_;
  (* src = "verilog/rocket_clean.sv:197318.21-197318.106" *)
  wire _2333_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.8" *)
  wire _2334_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.26" *)
  wire _2335_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.44" *)
  wire _2336_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.62" *)
  wire _2337_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.80" *)
  wire _2338_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.99" *)
  wire _2339_;
  (* src = "verilog/rocket_clean.sv:197318.21-197319.117" *)
  wire _2340_;
  (* src = "verilog/rocket_clean.sv:197318.21-197320.20" *)
  wire _2341_;
  (* src = "verilog/rocket_clean.sv:197318.21-197320.38" *)
  wire _2342_;
  (* src = "verilog/rocket_clean.sv:197318.21-197320.56" *)
  wire _2343_;
  (* src = "verilog/rocket_clean.sv:197321.22-197321.50" *)
  wire _2344_;
  (* src = "verilog/rocket_clean.sv:197321.22-197321.69" *)
  wire _2345_;
  (* src = "verilog/rocket_clean.sv:197321.22-197321.88" *)
  wire _2346_;
  (* src = "verilog/rocket_clean.sv:197321.22-197321.107" *)
  wire _2347_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.21" *)
  wire _2348_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.39" *)
  wire _2349_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.57" *)
  wire _2350_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.75" *)
  wire _2351_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.93" *)
  wire _2352_;
  (* src = "verilog/rocket_clean.sv:197321.22-197322.111" *)
  wire _2353_;
  (* src = "verilog/rocket_clean.sv:197321.22-197323.21" *)
  wire _2354_;
  (* src = "verilog/rocket_clean.sv:197321.22-197323.39" *)
  wire _2355_;
  (* src = "verilog/rocket_clean.sv:197321.22-197323.57" *)
  wire _2356_;
  (* src = "verilog/rocket_clean.sv:197321.22-197323.75" *)
  wire _2357_;
  (* src = "verilog/rocket_clean.sv:197599.26-197599.62" *)
  wire _2358_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.66" *)
  wire _2359_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.86" *)
  wire _2360_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.106" *)
  wire _2361_;
  (* src = "verilog/rocket_clean.sv:197604.29-197604.126" *)
  wire _2362_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.25" *)
  wire _2363_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.45" *)
  wire _2364_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.65" *)
  wire _2365_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.85" *)
  wire _2366_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.105" *)
  wire _2367_;
  (* src = "verilog/rocket_clean.sv:197604.29-197605.125" *)
  wire _2368_;
  (* src = "verilog/rocket_clean.sv:197604.29-197606.25" *)
  wire _2369_;
  (* src = "verilog/rocket_clean.sv:197604.29-197606.45" *)
  wire _2370_;
  (* src = "verilog/rocket_clean.sv:197604.29-197606.65" *)
  wire _2371_;
  (* src = "verilog/rocket_clean.sv:197604.29-197606.85" *)
  wire _2372_;
  (* src = "verilog/rocket_clean.sv:197607.29-197607.66" *)
  wire _2373_;
  (* src = "verilog/rocket_clean.sv:197607.29-197607.84" *)
  wire _2374_;
  (* src = "verilog/rocket_clean.sv:197607.29-197607.102" *)
  wire _2375_;
  (* src = "verilog/rocket_clean.sv:197607.29-197607.120" *)
  wire _2376_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.25" *)
  wire _2377_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.45" *)
  wire _2378_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.65" *)
  wire _2379_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.85" *)
  wire _2380_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.105" *)
  wire _2381_;
  (* src = "verilog/rocket_clean.sv:197607.29-197608.125" *)
  wire _2382_;
  (* src = "verilog/rocket_clean.sv:197607.29-197609.25" *)
  wire _2383_;
  (* src = "verilog/rocket_clean.sv:197607.29-197609.45" *)
  wire _2384_;
  (* src = "verilog/rocket_clean.sv:197607.29-197609.65" *)
  wire _2385_;
  (* src = "verilog/rocket_clean.sv:197607.29-197609.85" *)
  wire _2386_;
  (* src = "verilog/rocket_clean.sv:197610.29-197610.66" *)
  wire _2387_;
  (* src = "verilog/rocket_clean.sv:197610.29-197610.86" *)
  wire _2388_;
  (* src = "verilog/rocket_clean.sv:197610.29-197610.106" *)
  wire _2389_;
  (* src = "verilog/rocket_clean.sv:197610.29-197610.126" *)
  wire _2390_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.25" *)
  wire _2391_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.45" *)
  wire _2392_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.65" *)
  wire _2393_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.85" *)
  wire _2394_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.105" *)
  wire _2395_;
  (* src = "verilog/rocket_clean.sv:197610.29-197611.125" *)
  wire _2396_;
  (* src = "verilog/rocket_clean.sv:197610.29-197612.25" *)
  wire _2397_;
  (* src = "verilog/rocket_clean.sv:197610.29-197612.45" *)
  wire _2398_;
  (* src = "verilog/rocket_clean.sv:197610.29-197612.65" *)
  wire _2399_;
  (* src = "verilog/rocket_clean.sv:197610.29-197612.85" *)
  wire _2400_;
  (* src = "verilog/rocket_clean.sv:197613.29-197613.66" *)
  wire _2401_;
  (* src = "verilog/rocket_clean.sv:197613.29-197613.86" *)
  wire _2402_;
  (* src = "verilog/rocket_clean.sv:197613.29-197613.106" *)
  wire _2403_;
  (* src = "verilog/rocket_clean.sv:197613.29-197613.126" *)
  wire _2404_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.25" *)
  wire _2405_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.45" *)
  wire _2406_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.65" *)
  wire _2407_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.85" *)
  wire _2408_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.105" *)
  wire _2409_;
  (* src = "verilog/rocket_clean.sv:197613.29-197614.125" *)
  wire _2410_;
  (* src = "verilog/rocket_clean.sv:197613.29-197615.25" *)
  wire _2411_;
  (* src = "verilog/rocket_clean.sv:197613.29-197615.45" *)
  wire _2412_;
  (* src = "verilog/rocket_clean.sv:197613.29-197615.65" *)
  wire _2413_;
  (* src = "verilog/rocket_clean.sv:197613.29-197615.85" *)
  wire _2414_;
  (* src = "verilog/rocket_clean.sv:197616.29-197616.66" *)
  wire _2415_;
  (* src = "verilog/rocket_clean.sv:197616.29-197616.86" *)
  wire _2416_;
  (* src = "verilog/rocket_clean.sv:197616.29-197616.106" *)
  wire _2417_;
  (* src = "verilog/rocket_clean.sv:197616.29-197616.126" *)
  wire _2418_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.25" *)
  wire _2419_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.45" *)
  wire _2420_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.65" *)
  wire _2421_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.85" *)
  wire _2422_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.105" *)
  wire _2423_;
  (* src = "verilog/rocket_clean.sv:197616.29-197617.125" *)
  wire _2424_;
  (* src = "verilog/rocket_clean.sv:197616.29-197618.25" *)
  wire _2425_;
  (* src = "verilog/rocket_clean.sv:197616.29-197618.45" *)
  wire _2426_;
  (* src = "verilog/rocket_clean.sv:197616.29-197618.65" *)
  wire _2427_;
  (* src = "verilog/rocket_clean.sv:197616.29-197618.85" *)
  wire _2428_;
  (* src = "verilog/rocket_clean.sv:197619.29-197619.66" *)
  wire _2429_;
  (* src = "verilog/rocket_clean.sv:197619.29-197619.86" *)
  wire _2430_;
  (* src = "verilog/rocket_clean.sv:197619.29-197619.106" *)
  wire _2431_;
  (* src = "verilog/rocket_clean.sv:197619.29-197619.126" *)
  wire _2432_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.25" *)
  wire _2433_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.45" *)
  wire _2434_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.65" *)
  wire _2435_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.85" *)
  wire _2436_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.105" *)
  wire _2437_;
  (* src = "verilog/rocket_clean.sv:197619.29-197620.125" *)
  wire _2438_;
  (* src = "verilog/rocket_clean.sv:197619.29-197621.25" *)
  wire _2439_;
  (* src = "verilog/rocket_clean.sv:197619.29-197621.45" *)
  wire _2440_;
  (* src = "verilog/rocket_clean.sv:197619.29-197621.65" *)
  wire _2441_;
  (* src = "verilog/rocket_clean.sv:197619.29-197621.85" *)
  wire _2442_;
  (* src = "verilog/rocket_clean.sv:197622.29-197622.66" *)
  wire _2443_;
  (* src = "verilog/rocket_clean.sv:197622.29-197622.86" *)
  wire _2444_;
  (* src = "verilog/rocket_clean.sv:197622.29-197622.106" *)
  wire _2445_;
  (* src = "verilog/rocket_clean.sv:197622.29-197622.126" *)
  wire _2446_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.25" *)
  wire _2447_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.45" *)
  wire _2448_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.65" *)
  wire _2449_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.85" *)
  wire _2450_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.105" *)
  wire _2451_;
  (* src = "verilog/rocket_clean.sv:197622.29-197623.125" *)
  wire _2452_;
  (* src = "verilog/rocket_clean.sv:197622.29-197624.25" *)
  wire _2453_;
  (* src = "verilog/rocket_clean.sv:197622.29-197624.45" *)
  wire _2454_;
  (* src = "verilog/rocket_clean.sv:197622.29-197624.65" *)
  wire _2455_;
  (* src = "verilog/rocket_clean.sv:197622.29-197624.85" *)
  wire _2456_;
  (* src = "verilog/rocket_clean.sv:197625.29-197625.66" *)
  wire _2457_;
  (* src = "verilog/rocket_clean.sv:197625.29-197625.86" *)
  wire _2458_;
  (* src = "verilog/rocket_clean.sv:197625.29-197625.106" *)
  wire _2459_;
  (* src = "verilog/rocket_clean.sv:197625.29-197625.126" *)
  wire _2460_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.25" *)
  wire _2461_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.45" *)
  wire _2462_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.65" *)
  wire _2463_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.85" *)
  wire _2464_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.105" *)
  wire _2465_;
  (* src = "verilog/rocket_clean.sv:197625.29-197626.125" *)
  wire _2466_;
  (* src = "verilog/rocket_clean.sv:197625.29-197627.25" *)
  wire _2467_;
  (* src = "verilog/rocket_clean.sv:197625.29-197627.45" *)
  wire _2468_;
  (* src = "verilog/rocket_clean.sv:197625.29-197627.65" *)
  wire _2469_;
  (* src = "verilog/rocket_clean.sv:197625.29-197627.85" *)
  wire _2470_;
  (* src = "verilog/rocket_clean.sv:197628.29-197628.66" *)
  wire _2471_;
  (* src = "verilog/rocket_clean.sv:197628.29-197628.86" *)
  wire _2472_;
  (* src = "verilog/rocket_clean.sv:197628.29-197628.106" *)
  wire _2473_;
  (* src = "verilog/rocket_clean.sv:197628.29-197628.126" *)
  wire _2474_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.25" *)
  wire _2475_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.45" *)
  wire _2476_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.65" *)
  wire _2477_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.85" *)
  wire _2478_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.105" *)
  wire _2479_;
  (* src = "verilog/rocket_clean.sv:197628.29-197629.125" *)
  wire _2480_;
  (* src = "verilog/rocket_clean.sv:197628.29-197630.25" *)
  wire _2481_;
  (* src = "verilog/rocket_clean.sv:197628.29-197630.45" *)
  wire _2482_;
  (* src = "verilog/rocket_clean.sv:197628.29-197630.65" *)
  wire _2483_;
  (* src = "verilog/rocket_clean.sv:197628.29-197630.85" *)
  wire _2484_;
  (* src = "verilog/rocket_clean.sv:197631.22-197631.59" *)
  wire _2485_;
  (* src = "verilog/rocket_clean.sv:197631.22-197631.79" *)
  wire _2486_;
  (* src = "verilog/rocket_clean.sv:197631.22-197631.99" *)
  wire _2487_;
  (* src = "verilog/rocket_clean.sv:197631.22-197631.119" *)
  wire _2488_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.25" *)
  wire _2489_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.45" *)
  wire _2490_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.65" *)
  wire _2491_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.85" *)
  wire _2492_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.105" *)
  wire _2493_;
  (* src = "verilog/rocket_clean.sv:197631.22-197632.125" *)
  wire _2494_;
  (* src = "verilog/rocket_clean.sv:197638.42-197638.79" *)
  wire _2495_;
  (* src = "verilog/rocket_clean.sv:197669.19-197669.40" *)
  wire _2496_;
  (* src = "verilog/rocket_clean.sv:197859.19-197859.34" *)
  wire _2497_;
  (* src = "verilog/rocket_clean.sv:197945.26-197945.61" *)
  wire _2498_;
  (* src = "verilog/rocket_clean.sv:198089.26-198089.75" *)
  wire _2499_;
  (* src = "verilog/rocket_clean.sv:198089.81-198089.108" *)
  wire _2500_;
  (* src = "verilog/rocket_clean.sv:198884.18-198884.59" *)
  wire _2501_;
  (* src = "verilog/rocket_clean.sv:198884.18-198884.71" *)
  wire _2502_;
  wire [57:0] _2503_;
  wire [57:0] _2504_;
  wire _2505_;
  wire [57:0] _2506_;
  wire [57:0] _2507_;
  wire [63:0] _2508_;
  wire [63:0] _2509_;
  wire [63:0] _2510_;
  wire _2511_;
  wire _2512_;
  wire _2513_;
  wire [1:0] _2514_;
  wire [1:0] _2515_;
  wire [1:0] _2516_;
  wire _2517_;
  wire _2518_;
  wire _2519_;
  wire _2520_;
  wire _2521_;
  wire _2522_;
  wire _2523_;
  wire _2524_;
  wire _2525_;
  wire _2526_;
  wire [1:0] _2527_;
  wire [1:0] _2528_;
  wire [1:0] _2529_;
  wire _2530_;
  wire _2531_;
  wire [63:0] _2532_;
  wire [63:0] _2533_;
  wire [63:0] _2534_;
  wire [63:0] _2535_;
  wire [43:0] _2536_;
  wire [43:0] _2537_;
  wire [3:0] _2538_;
  wire [3:0] _2539_;
  wire [3:0] _2540_;
  wire [63:0] _2541_;
  wire [63:0] _2542_;
  wire _2543_;
  wire _2544_;
  wire _2545_;
  wire _2546_;
  wire [63:0] _2547_;
  wire [63:0] _2548_;
  wire _2549_;
  wire _2550_;
  wire _2551_;
  wire [1:0] _2552_;
  wire [1:0] _2553_;
  wire _2554_;
  wire _2555_;
  wire _2556_;
  wire _2557_;
  wire _2558_;
  wire [1:0] _2559_;
  wire [1:0] _2560_;
  wire _2561_;
  wire _2562_;
  wire _2563_;
  wire _2564_;
  wire _2565_;
  wire [1:0] _2566_;
  wire [1:0] _2567_;
  wire _2568_;
  wire _2569_;
  wire _2570_;
  wire _2571_;
  wire _2572_;
  wire [1:0] _2573_;
  wire [1:0] _2574_;
  wire _2575_;
  wire _2576_;
  wire _2577_;
  wire _2578_;
  wire _2579_;
  wire [1:0] _2580_;
  wire [1:0] _2581_;
  wire _2582_;
  wire _2583_;
  wire _2584_;
  wire _2585_;
  wire _2586_;
  wire [1:0] _2587_;
  wire [1:0] _2588_;
  wire _2589_;
  wire _2590_;
  wire _2591_;
  wire _2592_;
  wire _2593_;
  wire [1:0] _2594_;
  wire [1:0] _2595_;
  wire _2596_;
  wire _2597_;
  wire _2598_;
  wire _2599_;
  wire _2600_;
  wire [1:0] _2601_;
  wire [1:0] _2602_;
  wire _2603_;
  wire _2604_;
  wire _2605_;
  wire _2606_;
  wire _2607_;
  wire _2608_;
  wire _2609_;
  wire _2610_;
  wire _2611_;
  wire _2612_;
  wire _2613_;
  wire _2614_;
  wire _2615_;
  wire _2616_;
  wire _2617_;
  wire _2618_;
  wire _2619_;
  wire [1:0] _2620_;
  wire [1:0] _2621_;
  wire _2622_;
  wire _2623_;
  wire _2624_;
  wire _2625_;
  wire _2626_;
  wire _2627_;
  wire [63:0] _2628_;
  wire _2629_;
  wire _2630_;
  wire [2:0] _2631_;
  wire [2:0] _2632_;
  wire [2:0] _2633_;
  wire [63:0] _2634_;
  wire [63:0] _2635_;
  wire _2636_;
  wire _2637_;
  wire _2638_;
  wire _2639_;
  wire _2640_;
  wire _2641_;
  wire [1:0] _2642_;
  wire [1:0] _2643_;
  wire [1:0] _2644_;
  wire _2645_;
  wire _2646_;
  wire _2647_;
  wire _2648_;
  wire _2649_;
  wire _2650_;
  wire _2651_;
  wire _2652_;
  wire _2653_;
  wire _2654_;
  wire _2655_;
  wire _2656_;
  wire _2657_;
  wire _2658_;
  wire _2659_;
  wire [1:0] _2660_;
  (* src = "verilog/rocket_clean.sv:197568.28-197568.43" *)
  wire _2661_;
  (* src = "verilog/rocket_clean.sv:198884.18-198884.37" *)
  wire _2662_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [6:0] _2663_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [64:0] _2664_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire _2665_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire _2666_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [129:0] _2667_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire _2668_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [4:0] _2669_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire _2670_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  wire [2:0] _2671_;
  (* src = "verilog/rocket_clean.sv:199422.21-199422.50" *)
  wire _2672_;
  (* src = "verilog/rocket_clean.sv:199660.18-199660.37" *)
  wire _2673_;
  (* src = "verilog/rocket_clean.sv:199666.27-199666.41" *)
  wire _2674_;
  (* src = "verilog/rocket_clean.sv:199671.23-199671.40" *)
  wire _2675_;
  (* src = "verilog/rocket_clean.sv:199720.11-199720.29" *)
  wire _2676_;
  wire [2:0] _2677_;
  wire [2:0] _2678_;
  (* src = "verilog/rocket_clean.sv:199424.15-199424.24" *)
  wire [63:0] _2679_;
  (* src = "verilog/rocket_clean.sv:199402.15-199402.32" *)
  wire [63:0] _2680_;
  (* src = "verilog/rocket_clean.sv:199404.25-199404.38" *)
  wire _2681_;
  (* src = "verilog/rocket_clean.sv:199406.23-199406.36" *)
  wire _2682_;
  (* src = "verilog/rocket_clean.sv:199417.26-199417.39" *)
  wire _2683_;
  (* src = "verilog/rocket_clean.sv:199425.28-199425.46" *)
  wire _2684_;
  (* src = "verilog/rocket_clean.sv:199432.30-199432.43" *)
  wire _2685_;
  (* src = "verilog/rocket_clean.sv:199434.24-199434.37" *)
  wire _2686_;
  (* src = "verilog/rocket_clean.sv:199441.24-199441.38" *)
  wire _2687_;
  (* src = "verilog/rocket_clean.sv:199675.26-199675.39" *)
  wire _2688_;
  (* src = "verilog/rocket_clean.sv:199675.42-199675.55" *)
  wire _2689_;
  (* src = "verilog/rocket_clean.sv:199691.18-199691.31" *)
  wire _2690_;
  (* src = "verilog/rocket_clean.sv:199660.40-199660.55" *)
  wire _2691_;
  (* src = "verilog/rocket_clean.sv:199422.21-199422.34" *)
  wire _2692_;
  (* src = "verilog/rocket_clean.sv:199422.37-199422.50" *)
  wire _2693_;
  (* src = "verilog/rocket_clean.sv:199717.20-199717.40" *)
  wire _2694_;
  (* src = "verilog/rocket_clean.sv:199660.30-199660.37" *)
  wire _2695_;
  (* src = "verilog/rocket_clean.sv:199432.23-199432.43" *)
  wire _2696_;
  (* src = "verilog/rocket_clean.sv:199684.20-199684.39" *)
  wire _2697_;
  (* src = "verilog/rocket_clean.sv:199689.18-199689.33" *)
  wire _2698_;
  wire [129:0] _2699_;
  wire [129:0] _2700_;
  wire [129:0] _2701_;
  wire _2702_;
  wire _2703_;
  wire [2:0] _2704_;
  wire [2:0] _2705_;
  wire [2:0] _2706_;
  wire [64:0] _2707_;
  wire [64:0] _2708_;
  wire _2709_;
  wire _2710_;
  wire _2711_;
  wire [6:0] _2712_;
  wire [6:0] _2713_;
  wire [6:0] _2714_;
  (* src = "verilog/rocket_clean.sv:264449.30-264449.90" *)
  wire _2715_;
  (* src = "verilog/rocket_clean.sv:264449.30-264449.137" *)
  wire _2716_;
  (* src = "verilog/rocket_clean.sv:264458.18-264458.64" *)
  wire _2717_;
  (* src = "verilog/rocket_clean.sv:264449.51-264449.89" *)
  wire _2718_;
  (* src = "verilog/rocket_clean.sv:264449.95-264449.136" *)
  wire _2719_;
  (* src = "verilog/rocket_clean.sv:264449.142-264449.176" *)
  wire _2720_;
  (* src = "verilog/rocket_clean.sv:264445.5-264445.21" *)
  reg assume_1_violate;
  (* src = "verilog/rocket_clean.sv:264446.6-264446.25" *)
  wire assume_1_violate_in;
  (* src = "verilog/rocket_clean.sv:264455.6-264455.20" *)
  wire assume_violate;
  (* src = "verilog/rocket_clean.sv:264280.9-264280.14" *)
  input clock;
  wire clock;
  (* hdlname = "copy1 PlusArgTimeout_clock" *)
  (* src = "verilog/rocket_clean.sv:200351.9-200351.29" *)
  wire \copy1.PlusArgTimeout_clock ;
  (* hdlname = "copy1 PlusArgTimeout_io_count" *)
  (* src = "verilog/rocket_clean.sv:200353.15-200353.38" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy1.PlusArgTimeout_io_count ;
  (* hdlname = "copy1 PlusArgTimeout_reset" *)
  (* src = "verilog/rocket_clean.sv:200352.9-200352.29" *)
  wire \copy1.PlusArgTimeout_reset ;
  (* hdlname = "copy1 _GEN_0" *)
  (* src = "verilog/rocket_clean.sv:200955.9-200955.15" *)
  wire \copy1._GEN_0 ;
  (* hdlname = "copy1 _GEN_1" *)
  (* src = "verilog/rocket_clean.sv:201116.9-201116.15" *)
  wire \copy1._GEN_1 ;
  (* hdlname = "copy1 _GEN_2" *)
  (* src = "verilog/rocket_clean.sv:201117.9-201117.15" *)
  wire \copy1._GEN_2 ;
  (* hdlname = "copy1 _GEN_233" *)
  (* src = "verilog/rocket_clean.sv:201139.15-201139.23" *)
  wire [63:0] \copy1._GEN_233 ;
  (* hdlname = "copy1 _GEN_234" *)
  (* src = "verilog/rocket_clean.sv:201144.15-201144.23" *)
  wire [63:0] \copy1._GEN_234 ;
  (* hdlname = "copy1 _GEN_240" *)
  (* src = "verilog/rocket_clean.sv:201140.15-201140.23" *)
  wire [63:0] \copy1._GEN_240 ;
  (* hdlname = "copy1 _GEN_241" *)
  (* src = "verilog/rocket_clean.sv:201145.15-201145.23" *)
  wire [63:0] \copy1._GEN_241 ;
  (* hdlname = "copy1 _GEN_255" *)
  (* src = "verilog/rocket_clean.sv:200475.15-200475.23" *)
  wire [39:0] \copy1._GEN_255 ;
  (* hdlname = "copy1 _GEN_79" *)
  (* src = "verilog/rocket_clean.sv:201193.9-201193.16" *)
  wire \copy1._GEN_79 ;
  (* hdlname = "copy1 _GEN_80" *)
  (* src = "verilog/rocket_clean.sv:201194.9-201194.16" *)
  wire \copy1._GEN_80 ;
  (* hdlname = "copy1 _GEN_9" *)
  (* src = "verilog/rocket_clean.sv:201119.9-201119.15" *)
  wire \copy1._GEN_9 ;
  (* hdlname = "copy1 _T_105" *)
  (* src = "verilog/rocket_clean.sv:200446.9-200446.15" *)
  wire \copy1._T_105 ;
  (* hdlname = "copy1 _T_107" *)
  (* src = "verilog/rocket_clean.sv:200447.9-200447.15" *)
  wire \copy1._T_107 ;
  (* hdlname = "copy1 _T_109" *)
  (* src = "verilog/rocket_clean.sv:200448.9-200448.15" *)
  wire \copy1._T_109 ;
  (* hdlname = "copy1 _T_111" *)
  (* src = "verilog/rocket_clean.sv:200449.9-200449.15" *)
  wire \copy1._T_111 ;
  (* hdlname = "copy1 _T_119" *)
  wire [1:0] \copy1._T_119 ;
  (* hdlname = "copy1 _T_120" *)
  wire [1:0] \copy1._T_120 ;
  (* hdlname = "copy1 _T_121" *)
  wire [1:0] \copy1._T_121 ;
  (* hdlname = "copy1 _T_122" *)
  (* src = "verilog/rocket_clean.sv:201215.14-201215.20" *)
  wire [4:0] \copy1._T_122 ;
  (* hdlname = "copy1 _T_124" *)
  wire [3:0] \copy1._T_124 ;
  (* hdlname = "copy1 _T_125" *)
  wire [3:0] \copy1._T_125 ;
  (* hdlname = "copy1 _T_14" *)
  wire [1:0] \copy1._T_14 ;
  (* hdlname = "copy1 _T_144" *)
  (* src = "verilog/rocket_clean.sv:201026.9-201026.15" *)
  wire \copy1._T_144 ;
  (* hdlname = "copy1 _T_145" *)
  (* src = "verilog/rocket_clean.sv:201027.9-201027.15" *)
  wire \copy1._T_145 ;
  (* hdlname = "copy1 _T_146" *)
  (* src = "verilog/rocket_clean.sv:201029.9-201029.15" *)
  wire \copy1._T_146 ;
  (* hdlname = "copy1 _T_147" *)
  (* src = "verilog/rocket_clean.sv:201030.9-201030.15" *)
  wire \copy1._T_147 ;
  (* hdlname = "copy1 _T_149" *)
  (* src = "verilog/rocket_clean.sv:201032.9-201032.15" *)
  wire \copy1._T_149 ;
  (* hdlname = "copy1 _T_150" *)
  (* src = "verilog/rocket_clean.sv:201235.15-201235.21" *)
  wire [31:0] \copy1._T_150 ;
  (* hdlname = "copy1 _T_151" *)
  (* src = "verilog/rocket_clean.sv:201236.15-201236.21" *)
  wire [31:0] \copy1._T_151 ;
  (* hdlname = "copy1 _T_152" *)
  (* src = "verilog/rocket_clean.sv:201237.15-201237.21" *)
  wire [31:0] \copy1._T_152 ;
  (* hdlname = "copy1 _T_153" *)
  (* src = "verilog/rocket_clean.sv:201238.15-201238.21" *)
  wire [31:0] \copy1._T_153 ;
  (* hdlname = "copy1 _T_155" *)
  (* src = "verilog/rocket_clean.sv:201239.9-201239.15" *)
  wire \copy1._T_155 ;
  (* hdlname = "copy1 _T_156" *)
  (* src = "verilog/rocket_clean.sv:201240.15-201240.21" *)
  wire [31:0] \copy1._T_156 ;
  (* hdlname = "copy1 _T_157" *)
  (* src = "verilog/rocket_clean.sv:201241.15-201241.21" *)
  wire [31:0] \copy1._T_157 ;
  (* hdlname = "copy1 _T_158" *)
  (* src = "verilog/rocket_clean.sv:201242.15-201242.21" *)
  wire [31:0] \copy1._T_158 ;
  (* hdlname = "copy1 _T_159" *)
  (* src = "verilog/rocket_clean.sv:201243.9-201243.15" *)
  wire \copy1._T_159 ;
  (* hdlname = "copy1 _T_16" *)
  wire [3:0] \copy1._T_16 ;
  (* hdlname = "copy1 _T_17" *)
  wire [3:0] \copy1._T_17 ;
  (* hdlname = "copy1 _T_18" *)
  wire [3:0] \copy1._T_18 ;
  (* hdlname = "copy1 _T_29" *)
  (* src = "verilog/rocket_clean.sv:200967.9-200967.14" *)
  wire \copy1._T_29 ;
  (* hdlname = "copy1 _T_30" *)
  (* src = "verilog/rocket_clean.sv:200968.9-200968.14" *)
  wire \copy1._T_30 ;
  (* hdlname = "copy1 _T_32" *)
  (* src = "verilog/rocket_clean.sv:200969.9-200969.14" *)
  wire \copy1._T_32 ;
  (* hdlname = "copy1 _T_39" *)
  (* src = "verilog/rocket_clean.sv:201118.14-201118.19" *)
  wire [2:0] \copy1._T_39 ;
  (* hdlname = "copy1 _T_42" *)
  (* src = "verilog/rocket_clean.sv:201120.9-201120.14" *)
  wire \copy1._T_42 ;
  (* hdlname = "copy1 _T_43" *)
  (* src = "verilog/rocket_clean.sv:201121.9-201121.14" *)
  wire \copy1._T_43 ;
  (* hdlname = "copy1 _T_44" *)
  (* src = "verilog/rocket_clean.sv:201122.9-201122.14" *)
  wire \copy1._T_44 ;
  (* hdlname = "copy1 _T_45" *)
  (* src = "verilog/rocket_clean.sv:201123.9-201123.14" *)
  wire \copy1._T_45 ;
  (* hdlname = "copy1 _T_48" *)
  (* src = "verilog/rocket_clean.sv:201124.9-201124.14" *)
  wire \copy1._T_48 ;
  (* hdlname = "copy1 _T_74" *)
  (* src = "verilog/rocket_clean.sv:201199.9-201199.14" *)
  wire \copy1._T_74 ;
  (* hdlname = "copy1 _T_75" *)
  (* src = "verilog/rocket_clean.sv:201200.9-201200.14" *)
  wire \copy1._T_75 ;
  (* hdlname = "copy1 _T_76" *)
  (* src = "verilog/rocket_clean.sv:201201.9-201201.14" *)
  wire \copy1._T_76 ;
  (* hdlname = "copy1 _T_78" *)
  (* src = "verilog/rocket_clean.sv:201203.14-201203.19" *)
  wire [3:0] \copy1._T_78 ;
  (* hdlname = "copy1 _T_96" *)
  (* src = "verilog/rocket_clean.sv:200443.9-200443.14" *)
  wire \copy1._T_96 ;
  (* hdlname = "copy1 _T_97" *)
  (* src = "verilog/rocket_clean.sv:200444.9-200444.14" *)
  wire \copy1._T_97 ;
  (* hdlname = "copy1 _T_99" *)
  (* src = "verilog/rocket_clean.sv:200445.9-200445.14" *)
  wire \copy1._T_99 ;
  (* hdlname = "copy1 _bypass_src_T" *)
  wire \copy1._bypass_src_T ;
  (* hdlname = "copy1 _bypass_src_T_1" *)
  (* src = "verilog/rocket_clean.sv:201128.14-201128.29" *)
  wire [1:0] \copy1._bypass_src_T_1 ;
  (* hdlname = "copy1 _bypass_src_T_2" *)
  wire \copy1._bypass_src_T_2 ;
  (* hdlname = "copy1 _coreMonitorBundle_pc_T" *)
  (* src = "verilog/rocket_clean.sv:201270.15-201270.38" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] \copy1._coreMonitorBundle_pc_T ;
  (* hdlname = "copy1 _csr_io_rw_cmd_T" *)
  (* src = "verilog/rocket_clean.sv:201233.14-201233.30" *)
  wire [2:0] \copy1._csr_io_rw_cmd_T ;
  (* hdlname = "copy1 _csr_io_rw_cmd_T_1" *)
  (* src = "verilog/rocket_clean.sv:201234.14-201234.32" *)
  wire [2:0] \copy1._csr_io_rw_cmd_T_1 ;
  (* hdlname = "copy1 _csr_io_tval_T_1" *)
  (* src = "verilog/rocket_clean.sv:201230.15-201230.31" *)
  wire [39:0] \copy1._csr_io_tval_T_1 ;
  (* hdlname = "copy1 _csr_io_tval_a_T" *)
  (* src = "verilog/rocket_clean.sv:201227.15-201227.31" *)
  wire [63:0] \copy1._csr_io_tval_a_T ;
  (* hdlname = "copy1 _ctrl_stalld_T_10" *)
  (* src = "verilog/rocket_clean.sv:201089.9-201089.26" *)
  wire \copy1._ctrl_stalld_T_10 ;
  (* hdlname = "copy1 _ctrl_stalld_T_11" *)
  (* src = "verilog/rocket_clean.sv:201097.9-201097.26" *)
  wire \copy1._ctrl_stalld_T_11 ;
  (* hdlname = "copy1 _ctrl_stalld_T_12" *)
  (* src = "verilog/rocket_clean.sv:201098.9-201098.26" *)
  wire \copy1._ctrl_stalld_T_12 ;
  (* hdlname = "copy1 _ctrl_stalld_T_13" *)
  (* src = "verilog/rocket_clean.sv:201102.9-201102.26" *)
  wire \copy1._ctrl_stalld_T_13 ;
  (* hdlname = "copy1 _ctrl_stalld_T_14" *)
  (* src = "verilog/rocket_clean.sv:201103.9-201103.26" *)
  wire \copy1._ctrl_stalld_T_14 ;
  (* hdlname = "copy1 _ctrl_stalld_T_17" *)
  (* src = "verilog/rocket_clean.sv:201105.9-201105.26" *)
  wire \copy1._ctrl_stalld_T_17 ;
  (* hdlname = "copy1 _ctrl_stalld_T_22" *)
  (* src = "verilog/rocket_clean.sv:201106.9-201106.26" *)
  wire \copy1._ctrl_stalld_T_22 ;
  (* hdlname = "copy1 _ctrl_stalld_T_23" *)
  (* src = "verilog/rocket_clean.sv:201107.9-201107.26" *)
  wire \copy1._ctrl_stalld_T_23 ;
  (* hdlname = "copy1 _ctrl_stalld_T_26" *)
  (* src = "verilog/rocket_clean.sv:201108.9-201108.26" *)
  wire \copy1._ctrl_stalld_T_26 ;
  (* hdlname = "copy1 _ctrl_stalld_T_27" *)
  (* src = "verilog/rocket_clean.sv:201109.9-201109.26" *)
  wire \copy1._ctrl_stalld_T_27 ;
  (* hdlname = "copy1 _ctrl_stalld_T_5" *)
  (* src = "verilog/rocket_clean.sv:201086.9-201086.25" *)
  wire \copy1._ctrl_stalld_T_5 ;
  (* hdlname = "copy1 _ctrl_stalld_T_6" *)
  (* src = "verilog/rocket_clean.sv:201087.9-201087.25" *)
  wire \copy1._ctrl_stalld_T_6 ;
  (* hdlname = "copy1 _ctrl_stalld_T_9" *)
  (* src = "verilog/rocket_clean.sv:201088.9-201088.25" *)
  wire \copy1._ctrl_stalld_T_9 ;
  (* hdlname = "copy1 _data_hazard_ex_T" *)
  (* src = "verilog/rocket_clean.sv:201028.9-201028.26" *)
  wire \copy1._data_hazard_ex_T ;
  (* hdlname = "copy1 _data_hazard_ex_T_2" *)
  (* src = "verilog/rocket_clean.sv:201031.9-201031.28" *)
  wire \copy1._data_hazard_ex_T_2 ;
  (* hdlname = "copy1 _data_hazard_ex_T_4" *)
  (* src = "verilog/rocket_clean.sv:201033.9-201033.28" *)
  wire \copy1._data_hazard_ex_T_4 ;
  (* hdlname = "copy1 _data_hazard_ex_T_7" *)
  (* src = "verilog/rocket_clean.sv:201034.9-201034.28" *)
  wire \copy1._data_hazard_ex_T_7 ;
  (* hdlname = "copy1 _data_hazard_mem_T" *)
  (* src = "verilog/rocket_clean.sv:201042.9-201042.27" *)
  wire \copy1._data_hazard_mem_T ;
  (* hdlname = "copy1 _data_hazard_mem_T_2" *)
  (* src = "verilog/rocket_clean.sv:201043.9-201043.29" *)
  wire \copy1._data_hazard_mem_T_2 ;
  (* hdlname = "copy1 _data_hazard_mem_T_4" *)
  (* src = "verilog/rocket_clean.sv:201044.9-201044.29" *)
  wire \copy1._data_hazard_mem_T_4 ;
  (* hdlname = "copy1 _data_hazard_mem_T_7" *)
  (* src = "verilog/rocket_clean.sv:201045.9-201045.29" *)
  wire \copy1._data_hazard_mem_T_7 ;
  (* hdlname = "copy1 _data_hazard_wb_T" *)
  (* src = "verilog/rocket_clean.sv:201054.9-201054.26" *)
  wire \copy1._data_hazard_wb_T ;
  (* hdlname = "copy1 _data_hazard_wb_T_2" *)
  (* src = "verilog/rocket_clean.sv:201055.9-201055.28" *)
  wire \copy1._data_hazard_wb_T_2 ;
  (* hdlname = "copy1 _data_hazard_wb_T_4" *)
  (* src = "verilog/rocket_clean.sv:201056.9-201056.28" *)
  wire \copy1._data_hazard_wb_T_4 ;
  (* hdlname = "copy1 _data_hazard_wb_T_7" *)
  (* src = "verilog/rocket_clean.sv:201057.9-201057.28" *)
  wire \copy1._data_hazard_wb_T_7 ;
  (* hdlname = "copy1 _dcache_blocked_T" *)
  (* src = "verilog/rocket_clean.sv:201100.9-201100.26" *)
  wire \copy1._dcache_blocked_T ;
  (* hdlname = "copy1 _ex_imm_b0_T_6" *)
  (* src = "verilog/rocket_clean.sv:201010.9-201010.23" *)
  wire \copy1._ex_imm_b0_T_6 ;
  (* hdlname = "copy1 _ex_imm_b0_T_7" *)
  (* src = "verilog/rocket_clean.sv:201011.9-201011.23" *)
  wire \copy1._ex_imm_b0_T_7 ;
  (* hdlname = "copy1 _ex_imm_b11_T_10" *)
  (* src = "verilog/rocket_clean.sv:201004.9-201004.25" *)
  wire \copy1._ex_imm_b11_T_10 ;
  (* hdlname = "copy1 _ex_imm_b11_T_2" *)
  (* src = "verilog/rocket_clean.sv:200999.9-200999.24" *)
  wire \copy1._ex_imm_b11_T_2 ;
  (* hdlname = "copy1 _ex_imm_b11_T_5" *)
  (* src = "verilog/rocket_clean.sv:201000.9-201000.24" *)
  wire \copy1._ex_imm_b11_T_5 ;
  (* hdlname = "copy1 _ex_imm_b11_T_6" *)
  (* src = "verilog/rocket_clean.sv:201001.9-201001.24" *)
  wire \copy1._ex_imm_b11_T_6 ;
  (* hdlname = "copy1 _ex_imm_b11_T_8" *)
  (* src = "verilog/rocket_clean.sv:201002.9-201002.24" *)
  wire \copy1._ex_imm_b11_T_8 ;
  (* hdlname = "copy1 _ex_imm_b11_T_9" *)
  (* src = "verilog/rocket_clean.sv:201003.9-201003.24" *)
  wire \copy1._ex_imm_b11_T_9 ;
  (* hdlname = "copy1 _ex_imm_b19_12_T_4" *)
  (* src = "verilog/rocket_clean.sv:200998.14-200998.32" *)
  wire [7:0] \copy1._ex_imm_b19_12_T_4 ;
  (* hdlname = "copy1 _ex_imm_b30_20_T" *)
  (* src = "verilog/rocket_clean.sv:200996.9-200996.25" *)
  wire \copy1._ex_imm_b30_20_T ;
  (* hdlname = "copy1 _ex_imm_b30_20_T_2" *)
  (* src = "verilog/rocket_clean.sv:200997.15-200997.33" *)
  wire [10:0] \copy1._ex_imm_b30_20_T_2 ;
  (* hdlname = "copy1 _ex_imm_b4_1_T_1" *)
  (* src = "verilog/rocket_clean.sv:201006.9-201006.25" *)
  wire \copy1._ex_imm_b4_1_T_1 ;
  (* hdlname = "copy1 _ex_imm_b4_1_T_8" *)
  (* src = "verilog/rocket_clean.sv:201007.14-201007.30" *)
  wire [3:0] \copy1._ex_imm_b4_1_T_8 ;
  (* hdlname = "copy1 _ex_imm_b4_1_T_9" *)
  (* src = "verilog/rocket_clean.sv:201008.14-201008.30" *)
  wire [3:0] \copy1._ex_imm_b4_1_T_9 ;
  (* hdlname = "copy1 _ex_imm_sign_T" *)
  (* src = "verilog/rocket_clean.sv:200993.9-200993.23" *)
  wire \copy1._ex_imm_sign_T ;
  (* hdlname = "copy1 _ex_imm_sign_T_2" *)
  (* src = "verilog/rocket_clean.sv:200994.9-200994.25" *)
  wire \copy1._ex_imm_sign_T_2 ;
  (* hdlname = "copy1 _ex_op1_T" *)
  (* src = "verilog/rocket_clean.sv:201020.15-201020.24" *)
  wire [63:0] \copy1._ex_op1_T ;
  (* hdlname = "copy1 _ex_op1_T_1" *)
  (* src = "verilog/rocket_clean.sv:201021.15-201021.26" *)
  wire [39:0] \copy1._ex_op1_T_1 ;
  (* hdlname = "copy1 _ex_op1_T_3" *)
  (* src = "verilog/rocket_clean.sv:201022.15-201022.26" *)
  wire [63:0] \copy1._ex_op1_T_3 ;
  (* hdlname = "copy1 _ex_op2_T" *)
  (* src = "verilog/rocket_clean.sv:201023.15-201023.24" *)
  wire [63:0] \copy1._ex_op2_T ;
  (* hdlname = "copy1 _ex_op2_T_3" *)
  (* src = "verilog/rocket_clean.sv:201024.15-201024.26" *)
  wire [63:0] \copy1._ex_op2_T_3 ;
  (* hdlname = "copy1 _ex_op2_T_5" *)
  (* src = "verilog/rocket_clean.sv:201025.15-201025.26" *)
  wire [63:0] \copy1._ex_op2_T_5 ;
  (* hdlname = "copy1 _ex_reg_mem_size_T_6" *)
  (* src = "verilog/rocket_clean.sv:201125.14-201125.34" *)
  wire [1:0] \copy1._ex_reg_mem_size_T_6 ;
  (* hdlname = "copy1 _ex_reg_replay_T" *)
  (* src = "verilog/rocket_clean.sv:201114.9-201114.25" *)
  wire \copy1._ex_reg_replay_T ;
  (* hdlname = "copy1 _ex_reg_replay_T_1" *)
  (* src = "verilog/rocket_clean.sv:201115.9-201115.27" *)
  wire \copy1._ex_reg_replay_T_1 ;
  (* hdlname = "copy1 _ex_reg_valid_T" *)
  (* src = "verilog/rocket_clean.sv:201113.9-201113.24" *)
  wire \copy1._ex_reg_valid_T ;
  (* hdlname = "copy1 _ex_rs_T_1" *)
  (* src = "verilog/rocket_clean.sv:200984.15-200984.25" *)
  wire [63:0] \copy1._ex_rs_T_1 ;
  (* hdlname = "copy1 _ex_rs_T_10" *)
  (* src = "verilog/rocket_clean.sv:200989.15-200989.26" *)
  wire [63:0] \copy1._ex_rs_T_10 ;
  (* hdlname = "copy1 _ex_rs_T_12" *)
  (* src = "verilog/rocket_clean.sv:200990.15-200990.26" *)
  wire [63:0] \copy1._ex_rs_T_12 ;
  (* hdlname = "copy1 _ex_rs_T_13" *)
  (* src = "verilog/rocket_clean.sv:200991.15-200991.26" *)
  wire [63:0] \copy1._ex_rs_T_13 ;
  (* hdlname = "copy1 _ex_rs_T_3" *)
  (* src = "verilog/rocket_clean.sv:200985.15-200985.25" *)
  wire [63:0] \copy1._ex_rs_T_3 ;
  (* hdlname = "copy1 _ex_rs_T_5" *)
  (* src = "verilog/rocket_clean.sv:200986.15-200986.25" *)
  wire [63:0] \copy1._ex_rs_T_5 ;
  (* hdlname = "copy1 _ex_rs_T_6" *)
  (* src = "verilog/rocket_clean.sv:200987.15-200987.25" *)
  wire [63:0] \copy1._ex_rs_T_6 ;
  (* hdlname = "copy1 _ex_rs_T_8" *)
  (* src = "verilog/rocket_clean.sv:200988.15-200988.25" *)
  wire [63:0] \copy1._ex_rs_T_8 ;
  (* hdlname = "copy1 _ex_slow_bypass_T" *)
  (* src = "verilog/rocket_clean.sv:201155.9-201155.26" *)
  wire \copy1._ex_slow_bypass_T ;
  (* hdlname = "copy1 _fp_data_hazard_ex_T_10" *)
  (* src = "verilog/rocket_clean.sv:201038.9-201038.32" *)
  wire \copy1._fp_data_hazard_ex_T_10 ;
  (* hdlname = "copy1 _fp_data_hazard_ex_T_4" *)
  (* src = "verilog/rocket_clean.sv:201037.9-201037.31" *)
  wire \copy1._fp_data_hazard_ex_T_4 ;
  (* hdlname = "copy1 _fp_data_hazard_mem_T_10" *)
  (* src = "verilog/rocket_clean.sv:201050.9-201050.33" *)
  wire \copy1._fp_data_hazard_mem_T_10 ;
  (* hdlname = "copy1 _fp_data_hazard_mem_T_4" *)
  (* src = "verilog/rocket_clean.sv:201049.9-201049.32" *)
  wire \copy1._fp_data_hazard_mem_T_4 ;
  (* hdlname = "copy1 _fp_data_hazard_wb_T_10" *)
  (* src = "verilog/rocket_clean.sv:201062.9-201062.32" *)
  wire \copy1._fp_data_hazard_wb_T_10 ;
  (* hdlname = "copy1 _fp_data_hazard_wb_T_4" *)
  (* src = "verilog/rocket_clean.sv:201061.9-201061.31" *)
  wire \copy1._fp_data_hazard_wb_T_4 ;
  (* hdlname = "copy1 _id_csr_en_T" *)
  (* src = "verilog/rocket_clean.sv:200927.9-200927.21" *)
  wire \copy1._id_csr_en_T ;
  (* hdlname = "copy1 _id_csr_en_T_1" *)
  (* src = "verilog/rocket_clean.sv:200928.9-200928.23" *)
  wire \copy1._id_csr_en_T_1 ;
  (* hdlname = "copy1 _id_csr_en_T_2" *)
  (* src = "verilog/rocket_clean.sv:200929.9-200929.23" *)
  wire \copy1._id_csr_en_T_2 ;
  (* hdlname = "copy1 _id_csr_en_T_3" *)
  (* src = "verilog/rocket_clean.sv:200930.9-200930.23" *)
  wire \copy1._id_csr_en_T_3 ;
  (* hdlname = "copy1 _id_csr_flush_T" *)
  (* src = "verilog/rocket_clean.sv:200934.9-200934.24" *)
  wire \copy1._id_csr_flush_T ;
  (* hdlname = "copy1 _id_ctrl_decoder_T" *)
  wire [6:0] \copy1._id_ctrl_decoder_T ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_1" *)
  (* src = "verilog/rocket_clean.sv:200704.9-200704.29" *)
  wire \copy1._id_ctrl_decoder_T_1 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_100" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_100 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_101" *)
  (* src = "verilog/rocket_clean.sv:200786.9-200786.31" *)
  wire \copy1._id_ctrl_decoder_T_101 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_102" *)
  wire [12:0] \copy1._id_ctrl_decoder_T_102 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_103" *)
  (* src = "verilog/rocket_clean.sv:200788.9-200788.31" *)
  wire \copy1._id_ctrl_decoder_T_103 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_104" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_104 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_105" *)
  (* src = "verilog/rocket_clean.sv:200790.9-200790.31" *)
  wire \copy1._id_ctrl_decoder_T_105 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_106" *)
  wire [25:0] \copy1._id_ctrl_decoder_T_106 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_107" *)
  (* src = "verilog/rocket_clean.sv:200792.9-200792.31" *)
  wire \copy1._id_ctrl_decoder_T_107 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_11" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_11 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_111" *)
  (* src = "verilog/rocket_clean.sv:200793.9-200793.31" *)
  wire \copy1._id_ctrl_decoder_T_111 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_112" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_112 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_113" *)
  (* src = "verilog/rocket_clean.sv:200796.9-200796.31" *)
  wire \copy1._id_ctrl_decoder_T_113 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_114" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_114 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_115" *)
  (* src = "verilog/rocket_clean.sv:200798.9-200798.31" *)
  wire \copy1._id_ctrl_decoder_T_115 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_117" *)
  (* src = "verilog/rocket_clean.sv:200799.9-200799.31" *)
  wire \copy1._id_ctrl_decoder_T_117 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_118" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_118 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_119" *)
  (* src = "verilog/rocket_clean.sv:200801.9-200801.31" *)
  wire \copy1._id_ctrl_decoder_T_119 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_12" *)
  (* src = "verilog/rocket_clean.sv:200715.9-200715.30" *)
  wire \copy1._id_ctrl_decoder_T_12 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_120" *)
  wire [25:0] \copy1._id_ctrl_decoder_T_120 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_121" *)
  (* src = "verilog/rocket_clean.sv:200803.9-200803.31" *)
  wire \copy1._id_ctrl_decoder_T_121 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_122" *)
  wire [30:0] \copy1._id_ctrl_decoder_T_122 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_123" *)
  (* src = "verilog/rocket_clean.sv:200805.9-200805.31" *)
  wire \copy1._id_ctrl_decoder_T_123 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_124" *)
  wire [30:0] \copy1._id_ctrl_decoder_T_124 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_125" *)
  (* src = "verilog/rocket_clean.sv:200807.9-200807.31" *)
  wire \copy1._id_ctrl_decoder_T_125 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_13" *)
  wire [5:0] \copy1._id_ctrl_decoder_T_13 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_132" *)
  (* src = "verilog/rocket_clean.sv:200808.9-200808.31" *)
  wire \copy1._id_ctrl_decoder_T_132 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_133" *)
  wire [25:0] \copy1._id_ctrl_decoder_T_133 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_134" *)
  (* src = "verilog/rocket_clean.sv:200811.9-200811.31" *)
  wire \copy1._id_ctrl_decoder_T_134 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_135" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_135 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_136" *)
  (* src = "verilog/rocket_clean.sv:200813.9-200813.31" *)
  wire \copy1._id_ctrl_decoder_T_136 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_137" *)
  wire [30:0] \copy1._id_ctrl_decoder_T_137 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_138" *)
  (* src = "verilog/rocket_clean.sv:200815.9-200815.31" *)
  wire \copy1._id_ctrl_decoder_T_138 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_139" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_139 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_14" *)
  (* src = "verilog/rocket_clean.sv:200717.9-200717.30" *)
  wire \copy1._id_ctrl_decoder_T_14 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_140" *)
  (* src = "verilog/rocket_clean.sv:200817.9-200817.31" *)
  wire \copy1._id_ctrl_decoder_T_140 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_141" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_141 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_142" *)
  (* src = "verilog/rocket_clean.sv:200819.9-200819.31" *)
  wire \copy1._id_ctrl_decoder_T_142 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_147" *)
  (* src = "verilog/rocket_clean.sv:200820.9-200820.31" *)
  wire \copy1._id_ctrl_decoder_T_147 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_148" *)
  wire [25:0] \copy1._id_ctrl_decoder_T_148 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_149" *)
  (* src = "verilog/rocket_clean.sv:200823.9-200823.31" *)
  wire \copy1._id_ctrl_decoder_T_149 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_15" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_15 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_150" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_150 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_151" *)
  (* src = "verilog/rocket_clean.sv:200825.9-200825.31" *)
  wire \copy1._id_ctrl_decoder_T_151 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_152" *)
  wire [30:0] \copy1._id_ctrl_decoder_T_152 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_153" *)
  (* src = "verilog/rocket_clean.sv:200827.9-200827.31" *)
  wire \copy1._id_ctrl_decoder_T_153 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_158" *)
  (* src = "verilog/rocket_clean.sv:200828.9-200828.31" *)
  wire \copy1._id_ctrl_decoder_T_158 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_16" *)
  (* src = "verilog/rocket_clean.sv:200719.9-200719.30" *)
  wire \copy1._id_ctrl_decoder_T_16 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_160" *)
  (* src = "verilog/rocket_clean.sv:200843.9-200843.31" *)
  wire \copy1._id_ctrl_decoder_T_160 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_161" *)
  wire [28:0] \copy1._id_ctrl_decoder_T_161 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_162" *)
  (* src = "verilog/rocket_clean.sv:200845.9-200845.31" *)
  wire \copy1._id_ctrl_decoder_T_162 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_163" *)
  wire [29:0] \copy1._id_ctrl_decoder_T_163 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_164" *)
  (* src = "verilog/rocket_clean.sv:200847.9-200847.31" *)
  wire \copy1._id_ctrl_decoder_T_164 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_167" *)
  (* src = "verilog/rocket_clean.sv:200848.9-200848.31" *)
  wire \copy1._id_ctrl_decoder_T_167 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_168" *)
  wire [28:0] \copy1._id_ctrl_decoder_T_168 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_169" *)
  (* src = "verilog/rocket_clean.sv:200850.9-200850.31" *)
  wire \copy1._id_ctrl_decoder_T_169 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_17" *)
  wire [30:0] \copy1._id_ctrl_decoder_T_17 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_170" *)
  wire [30:0] \copy1._id_ctrl_decoder_T_170 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_171" *)
  (* src = "verilog/rocket_clean.sv:200852.9-200852.31" *)
  wire \copy1._id_ctrl_decoder_T_171 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_173" *)
  (* src = "verilog/rocket_clean.sv:200853.9-200853.31" *)
  wire \copy1._id_ctrl_decoder_T_173 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_174" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_174 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_175" *)
  (* src = "verilog/rocket_clean.sv:200855.9-200855.31" *)
  wire \copy1._id_ctrl_decoder_T_175 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_176" *)
  wire [27:0] \copy1._id_ctrl_decoder_T_176 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_177" *)
  (* src = "verilog/rocket_clean.sv:200857.9-200857.31" *)
  wire \copy1._id_ctrl_decoder_T_177 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_178" *)
  (* src = "verilog/rocket_clean.sv:200858.15-200858.37" *)
  wire [31:0] \copy1._id_ctrl_decoder_T_178 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_179" *)
  (* src = "verilog/rocket_clean.sv:200859.9-200859.31" *)
  wire \copy1._id_ctrl_decoder_T_179 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_18" *)
  (* src = "verilog/rocket_clean.sv:200721.9-200721.30" *)
  wire \copy1._id_ctrl_decoder_T_18 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_183" *)
  (* src = "verilog/rocket_clean.sv:200860.9-200860.31" *)
  wire \copy1._id_ctrl_decoder_T_183 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_184" *)
  wire [28:0] \copy1._id_ctrl_decoder_T_184 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_185" *)
  (* src = "verilog/rocket_clean.sv:200863.9-200863.31" *)
  wire \copy1._id_ctrl_decoder_T_185 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_188" *)
  (* src = "verilog/rocket_clean.sv:200866.15-200866.37" *)
  wire [31:0] \copy1._id_ctrl_decoder_T_188 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_189" *)
  (* src = "verilog/rocket_clean.sv:200867.9-200867.31" *)
  wire \copy1._id_ctrl_decoder_T_189 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_190" *)
  wire [28:0] \copy1._id_ctrl_decoder_T_190 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_192" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_192 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_196" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_196 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_198" *)
  wire [30:0] \copy1._id_ctrl_decoder_T_198 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_2" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_2 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_200" *)
  (* src = "verilog/rocket_clean.sv:200877.15-200877.37" *)
  wire [31:0] \copy1._id_ctrl_decoder_T_200 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_205" *)
  wire [5:0] \copy1._id_ctrl_decoder_T_205 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_206" *)
  (* src = "verilog/rocket_clean.sv:200882.9-200882.31" *)
  wire \copy1._id_ctrl_decoder_T_206 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_208" *)
  (* src = "verilog/rocket_clean.sv:200883.9-200883.31" *)
  wire \copy1._id_ctrl_decoder_T_208 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_212" *)
  wire [25:0] \copy1._id_ctrl_decoder_T_212 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_215" *)
  (* src = "verilog/rocket_clean.sv:200888.9-200888.31" *)
  wire \copy1._id_ctrl_decoder_T_215 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_217" *)
  (* src = "verilog/rocket_clean.sv:200889.9-200889.31" *)
  wire \copy1._id_ctrl_decoder_T_217 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_218" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_218 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_219" *)
  (* src = "verilog/rocket_clean.sv:200891.9-200891.31" *)
  wire \copy1._id_ctrl_decoder_T_219 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_22" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_22 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_220" *)
  wire [5:0] \copy1._id_ctrl_decoder_T_220 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_221" *)
  (* src = "verilog/rocket_clean.sv:200893.9-200893.31" *)
  wire \copy1._id_ctrl_decoder_T_221 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_222" *)
  wire [12:0] \copy1._id_ctrl_decoder_T_222 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_223" *)
  (* src = "verilog/rocket_clean.sv:200895.9-200895.31" *)
  wire \copy1._id_ctrl_decoder_T_223 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_224" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_224 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_225" *)
  (* src = "verilog/rocket_clean.sv:200897.9-200897.31" *)
  wire \copy1._id_ctrl_decoder_T_225 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_226" *)
  (* src = "verilog/rocket_clean.sv:200898.15-200898.37" *)
  wire [31:0] \copy1._id_ctrl_decoder_T_226 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_227" *)
  (* src = "verilog/rocket_clean.sv:200899.9-200899.31" *)
  wire \copy1._id_ctrl_decoder_T_227 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_23" *)
  (* src = "verilog/rocket_clean.sv:200725.9-200725.30" *)
  wire \copy1._id_ctrl_decoder_T_23 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_234" *)
  wire [12:0] \copy1._id_ctrl_decoder_T_234 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_235" *)
  (* src = "verilog/rocket_clean.sv:200903.9-200903.31" *)
  wire \copy1._id_ctrl_decoder_T_235 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_237" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_237 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_238" *)
  (* src = "verilog/rocket_clean.sv:200905.9-200905.31" *)
  wire \copy1._id_ctrl_decoder_T_238 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_24" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_24 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_241" *)
  (* src = "verilog/rocket_clean.sv:200906.9-200906.31" *)
  wire \copy1._id_ctrl_decoder_T_241 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_243" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_243 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_247" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_247 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_249" *)
  wire [12:0] \copy1._id_ctrl_decoder_T_249 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_25" *)
  (* src = "verilog/rocket_clean.sv:200727.9-200727.30" *)
  wire \copy1._id_ctrl_decoder_T_25 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_250" *)
  (* src = "verilog/rocket_clean.sv:200914.9-200914.31" *)
  wire \copy1._id_ctrl_decoder_T_250 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_251" *)
  wire [25:0] \copy1._id_ctrl_decoder_T_251 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_252" *)
  (* src = "verilog/rocket_clean.sv:200916.9-200916.31" *)
  wire \copy1._id_ctrl_decoder_T_252 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_253" *)
  (* src = "verilog/rocket_clean.sv:200917.15-200917.37" *)
  wire [31:0] \copy1._id_ctrl_decoder_T_253 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_254" *)
  (* src = "verilog/rocket_clean.sv:200918.9-200918.31" *)
  wire \copy1._id_ctrl_decoder_T_254 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_26" *)
  wire [5:0] \copy1._id_ctrl_decoder_T_26 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_27" *)
  (* src = "verilog/rocket_clean.sv:200729.9-200729.30" *)
  wire \copy1._id_ctrl_decoder_T_27 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_28" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_28 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_29" *)
  (* src = "verilog/rocket_clean.sv:200731.9-200731.30" *)
  wire \copy1._id_ctrl_decoder_T_29 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_3" *)
  (* src = "verilog/rocket_clean.sv:200706.9-200706.29" *)
  wire \copy1._id_ctrl_decoder_T_3 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_30" *)
  (* src = "verilog/rocket_clean.sv:200732.15-200732.36" *)
  wire [31:0] \copy1._id_ctrl_decoder_T_30 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_31" *)
  (* src = "verilog/rocket_clean.sv:200733.9-200733.30" *)
  wire \copy1._id_ctrl_decoder_T_31 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_36" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_36 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_37" *)
  (* src = "verilog/rocket_clean.sv:200737.9-200737.30" *)
  wire \copy1._id_ctrl_decoder_T_37 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_38" *)
  wire [5:0] \copy1._id_ctrl_decoder_T_38 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_39" *)
  (* src = "verilog/rocket_clean.sv:200739.9-200739.30" *)
  wire \copy1._id_ctrl_decoder_T_39 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_40" *)
  wire [3:0] \copy1._id_ctrl_decoder_T_40 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_41" *)
  (* src = "verilog/rocket_clean.sv:200741.9-200741.30" *)
  wire \copy1._id_ctrl_decoder_T_41 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_42" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_42 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_43" *)
  (* src = "verilog/rocket_clean.sv:200743.9-200743.30" *)
  wire \copy1._id_ctrl_decoder_T_43 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_44" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_44 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_45" *)
  (* src = "verilog/rocket_clean.sv:200745.9-200745.30" *)
  wire \copy1._id_ctrl_decoder_T_45 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_5" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_5 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_50" *)
  (* src = "verilog/rocket_clean.sv:200746.9-200746.30" *)
  wire \copy1._id_ctrl_decoder_T_50 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_52" *)
  (* src = "verilog/rocket_clean.sv:200748.9-200748.30" *)
  wire \copy1._id_ctrl_decoder_T_52 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_53" *)
  wire [4:0] \copy1._id_ctrl_decoder_T_53 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_54" *)
  (* src = "verilog/rocket_clean.sv:200750.9-200750.30" *)
  wire \copy1._id_ctrl_decoder_T_54 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_55" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_55 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_56" *)
  (* src = "verilog/rocket_clean.sv:200752.9-200752.30" *)
  wire \copy1._id_ctrl_decoder_T_56 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_60" *)
  (* src = "verilog/rocket_clean.sv:200753.9-200753.30" *)
  wire \copy1._id_ctrl_decoder_T_60 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_61" *)
  wire [14:0] \copy1._id_ctrl_decoder_T_61 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_62" *)
  (* src = "verilog/rocket_clean.sv:200757.9-200757.30" *)
  wire \copy1._id_ctrl_decoder_T_62 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_63" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_63 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_64" *)
  (* src = "verilog/rocket_clean.sv:200759.9-200759.30" *)
  wire \copy1._id_ctrl_decoder_T_64 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_65" *)
  wire [5:0] \copy1._id_ctrl_decoder_T_65 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_66" *)
  (* src = "verilog/rocket_clean.sv:200761.9-200761.30" *)
  wire \copy1._id_ctrl_decoder_T_66 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_7" *)
  wire [6:0] \copy1._id_ctrl_decoder_T_7 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_71" *)
  (* src = "verilog/rocket_clean.sv:200762.9-200762.30" *)
  wire \copy1._id_ctrl_decoder_T_71 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_73" *)
  (* src = "verilog/rocket_clean.sv:200764.9-200764.30" *)
  wire \copy1._id_ctrl_decoder_T_73 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_75" *)
  (* src = "verilog/rocket_clean.sv:200765.9-200765.30" *)
  wire \copy1._id_ctrl_decoder_T_75 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_77" *)
  (* src = "verilog/rocket_clean.sv:200767.9-200767.30" *)
  wire \copy1._id_ctrl_decoder_T_77 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_79" *)
  (* src = "verilog/rocket_clean.sv:200768.9-200768.30" *)
  wire \copy1._id_ctrl_decoder_T_79 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_81" *)
  (* src = "verilog/rocket_clean.sv:200769.9-200769.30" *)
  wire \copy1._id_ctrl_decoder_T_81 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_82" *)
  wire [4:0] \copy1._id_ctrl_decoder_T_82 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_83" *)
  (* src = "verilog/rocket_clean.sv:200771.9-200771.30" *)
  wire \copy1._id_ctrl_decoder_T_83 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_85" *)
  (* src = "verilog/rocket_clean.sv:200772.9-200772.30" *)
  wire \copy1._id_ctrl_decoder_T_85 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_86" *)
  wire [5:0] \copy1._id_ctrl_decoder_T_86 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_87" *)
  (* src = "verilog/rocket_clean.sv:200774.9-200774.30" *)
  wire \copy1._id_ctrl_decoder_T_87 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_88" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_88 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_89" *)
  (* src = "verilog/rocket_clean.sv:200776.9-200776.30" *)
  wire \copy1._id_ctrl_decoder_T_89 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_9" *)
  wire [13:0] \copy1._id_ctrl_decoder_T_9 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_91" *)
  (* src = "verilog/rocket_clean.sv:200777.9-200777.30" *)
  wire \copy1._id_ctrl_decoder_T_91 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_94" *)
  (* src = "verilog/rocket_clean.sv:200778.9-200778.30" *)
  wire \copy1._id_ctrl_decoder_T_94 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_95" *)
  wire [4:0] \copy1._id_ctrl_decoder_T_95 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_96" *)
  (* src = "verilog/rocket_clean.sv:200781.9-200781.30" *)
  wire \copy1._id_ctrl_decoder_T_96 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_97" *)
  wire [3:0] \copy1._id_ctrl_decoder_T_97 ;
  (* hdlname = "copy1 _id_ctrl_decoder_T_98" *)
  (* src = "verilog/rocket_clean.sv:200783.9-200783.30" *)
  wire \copy1._id_ctrl_decoder_T_98 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T" *)
  (* src = "verilog/rocket_clean.sv:200483.15-200483.37" *)
  wire [31:0] \copy1._id_ctrl_decoder_bit_T ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_1" *)
  (* src = "verilog/rocket_clean.sv:200484.9-200484.33" *)
  wire \copy1._id_ctrl_decoder_bit_T_1 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_101" *)
  (* src = "verilog/rocket_clean.sv:200540.9-200540.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_101 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_103" *)
  (* src = "verilog/rocket_clean.sv:200541.9-200541.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_103 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_105" *)
  (* src = "verilog/rocket_clean.sv:200542.9-200542.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_105 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_107" *)
  (* src = "verilog/rocket_clean.sv:200543.9-200543.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_107 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_109" *)
  (* src = "verilog/rocket_clean.sv:200544.9-200544.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_109 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_11" *)
  (* src = "verilog/rocket_clean.sv:200489.9-200489.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_11 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_111" *)
  (* src = "verilog/rocket_clean.sv:200545.9-200545.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_111 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_113" *)
  (* src = "verilog/rocket_clean.sv:200546.9-200546.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_113 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_114" *)
  wire [14:0] \copy1._id_ctrl_decoder_bit_T_114 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_115" *)
  (* src = "verilog/rocket_clean.sv:200548.9-200548.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_115 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_117" *)
  (* src = "verilog/rocket_clean.sv:200549.9-200549.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_117 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_119" *)
  (* src = "verilog/rocket_clean.sv:200550.9-200550.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_119 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_121" *)
  (* src = "verilog/rocket_clean.sv:200551.9-200551.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_121 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_123" *)
  (* src = "verilog/rocket_clean.sv:200552.9-200552.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_123 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_125" *)
  (* src = "verilog/rocket_clean.sv:200553.9-200553.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_125 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_127" *)
  (* src = "verilog/rocket_clean.sv:200554.9-200554.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_127 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_129" *)
  (* src = "verilog/rocket_clean.sv:200555.9-200555.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_129 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_13" *)
  (* src = "verilog/rocket_clean.sv:200490.9-200490.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_13 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_131" *)
  (* src = "verilog/rocket_clean.sv:200556.9-200556.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_131 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_133" *)
  (* src = "verilog/rocket_clean.sv:200557.9-200557.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_133 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_135" *)
  (* src = "verilog/rocket_clean.sv:200558.9-200558.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_135 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_137" *)
  (* src = "verilog/rocket_clean.sv:200559.9-200559.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_137 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_139" *)
  (* src = "verilog/rocket_clean.sv:200560.9-200560.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_139 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_141" *)
  (* src = "verilog/rocket_clean.sv:200561.9-200561.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_141 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_143" *)
  (* src = "verilog/rocket_clean.sv:200562.9-200562.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_143 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_145" *)
  (* src = "verilog/rocket_clean.sv:200563.9-200563.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_145 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_147" *)
  (* src = "verilog/rocket_clean.sv:200564.9-200564.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_147 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_149" *)
  (* src = "verilog/rocket_clean.sv:200565.9-200565.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_149 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_15" *)
  (* src = "verilog/rocket_clean.sv:200491.9-200491.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_15 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_151" *)
  (* src = "verilog/rocket_clean.sv:200566.9-200566.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_151 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_153" *)
  (* src = "verilog/rocket_clean.sv:200567.9-200567.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_153 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_155" *)
  (* src = "verilog/rocket_clean.sv:200568.9-200568.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_155 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_157" *)
  (* src = "verilog/rocket_clean.sv:200569.9-200569.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_157 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_159" *)
  (* src = "verilog/rocket_clean.sv:200570.9-200570.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_159 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_161" *)
  (* src = "verilog/rocket_clean.sv:200571.9-200571.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_161 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_163" *)
  (* src = "verilog/rocket_clean.sv:200572.9-200572.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_163 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_165" *)
  (* src = "verilog/rocket_clean.sv:200573.9-200573.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_165 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_167" *)
  (* src = "verilog/rocket_clean.sv:200574.9-200574.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_167 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_169" *)
  (* src = "verilog/rocket_clean.sv:200575.9-200575.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_169 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_17" *)
  (* src = "verilog/rocket_clean.sv:200492.9-200492.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_17 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_171" *)
  (* src = "verilog/rocket_clean.sv:200576.9-200576.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_171 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_173" *)
  (* src = "verilog/rocket_clean.sv:200577.9-200577.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_173 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_175" *)
  (* src = "verilog/rocket_clean.sv:200578.9-200578.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_175 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_177" *)
  (* src = "verilog/rocket_clean.sv:200579.9-200579.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_177 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_179" *)
  (* src = "verilog/rocket_clean.sv:200580.9-200580.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_179 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_181" *)
  (* src = "verilog/rocket_clean.sv:200581.9-200581.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_181 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_183" *)
  (* src = "verilog/rocket_clean.sv:200582.9-200582.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_183 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_185" *)
  (* src = "verilog/rocket_clean.sv:200583.9-200583.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_185 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_187" *)
  (* src = "verilog/rocket_clean.sv:200584.9-200584.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_187 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_189" *)
  (* src = "verilog/rocket_clean.sv:200585.9-200585.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_189 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_19" *)
  (* src = "verilog/rocket_clean.sv:200493.9-200493.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_19 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_191" *)
  (* src = "verilog/rocket_clean.sv:200586.9-200586.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_191 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_193" *)
  (* src = "verilog/rocket_clean.sv:200587.9-200587.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_193 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_195" *)
  (* src = "verilog/rocket_clean.sv:200588.9-200588.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_195 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_197" *)
  (* src = "verilog/rocket_clean.sv:200589.9-200589.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_197 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_199" *)
  (* src = "verilog/rocket_clean.sv:200590.9-200590.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_199 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_200" *)
  (* src = "verilog/rocket_clean.sv:200591.15-200591.41" *)
  wire [31:0] \copy1._id_ctrl_decoder_bit_T_200 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_201" *)
  (* src = "verilog/rocket_clean.sv:200592.9-200592.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_201 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_203" *)
  (* src = "verilog/rocket_clean.sv:200593.9-200593.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_203 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_205" *)
  (* src = "verilog/rocket_clean.sv:200594.9-200594.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_205 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_207" *)
  (* src = "verilog/rocket_clean.sv:200595.9-200595.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_207 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_209" *)
  (* src = "verilog/rocket_clean.sv:200596.9-200596.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_209 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_21" *)
  (* src = "verilog/rocket_clean.sv:200494.9-200494.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_21 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_211" *)
  (* src = "verilog/rocket_clean.sv:200597.9-200597.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_211 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_213" *)
  (* src = "verilog/rocket_clean.sv:200598.9-200598.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_213 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_215" *)
  (* src = "verilog/rocket_clean.sv:200599.9-200599.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_215 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_217" *)
  (* src = "verilog/rocket_clean.sv:200600.9-200600.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_217 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_219" *)
  (* src = "verilog/rocket_clean.sv:200601.9-200601.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_219 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_221" *)
  (* src = "verilog/rocket_clean.sv:200602.9-200602.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_221 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_223" *)
  (* src = "verilog/rocket_clean.sv:200603.9-200603.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_223 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_224" *)
  (* src = "verilog/rocket_clean.sv:200604.15-200604.41" *)
  wire [31:0] \copy1._id_ctrl_decoder_bit_T_224 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_225" *)
  (* src = "verilog/rocket_clean.sv:200605.9-200605.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_225 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_226" *)
  (* src = "verilog/rocket_clean.sv:200606.9-200606.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_226 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_227" *)
  (* src = "verilog/rocket_clean.sv:200607.9-200607.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_227 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_229" *)
  (* src = "verilog/rocket_clean.sv:200608.9-200608.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_229 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_23" *)
  (* src = "verilog/rocket_clean.sv:200495.9-200495.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_23 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_231" *)
  (* src = "verilog/rocket_clean.sv:200609.9-200609.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_231 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_233" *)
  (* src = "verilog/rocket_clean.sv:200610.9-200610.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_233 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_235" *)
  (* src = "verilog/rocket_clean.sv:200611.9-200611.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_235 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_237" *)
  (* src = "verilog/rocket_clean.sv:200612.9-200612.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_237 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_239" *)
  (* src = "verilog/rocket_clean.sv:200613.9-200613.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_239 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_241" *)
  (* src = "verilog/rocket_clean.sv:200614.9-200614.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_241 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_242" *)
  wire [6:0] \copy1._id_ctrl_decoder_bit_T_242 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_243" *)
  (* src = "verilog/rocket_clean.sv:200616.9-200616.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_243 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_245" *)
  (* src = "verilog/rocket_clean.sv:200617.9-200617.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_245 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_247" *)
  (* src = "verilog/rocket_clean.sv:200618.9-200618.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_247 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_249" *)
  (* src = "verilog/rocket_clean.sv:200619.9-200619.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_249 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_25" *)
  (* src = "verilog/rocket_clean.sv:200496.9-200496.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_25 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_251" *)
  (* src = "verilog/rocket_clean.sv:200620.9-200620.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_251 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_253" *)
  (* src = "verilog/rocket_clean.sv:200621.9-200621.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_253 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_255" *)
  (* src = "verilog/rocket_clean.sv:200622.9-200622.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_255 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_257" *)
  (* src = "verilog/rocket_clean.sv:200623.9-200623.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_257 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_259" *)
  (* src = "verilog/rocket_clean.sv:200624.9-200624.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_259 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_26" *)
  (* src = "verilog/rocket_clean.sv:200497.15-200497.40" *)
  wire [31:0] \copy1._id_ctrl_decoder_bit_T_26 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_261" *)
  (* src = "verilog/rocket_clean.sv:200625.9-200625.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_261 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_263" *)
  (* src = "verilog/rocket_clean.sv:200626.9-200626.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_263 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_265" *)
  (* src = "verilog/rocket_clean.sv:200627.9-200627.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_265 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_267" *)
  (* src = "verilog/rocket_clean.sv:200628.9-200628.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_267 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_269" *)
  (* src = "verilog/rocket_clean.sv:200629.9-200629.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_269 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_27" *)
  (* src = "verilog/rocket_clean.sv:200498.9-200498.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_27 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_271" *)
  (* src = "verilog/rocket_clean.sv:200630.9-200630.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_271 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_273" *)
  (* src = "verilog/rocket_clean.sv:200631.9-200631.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_273 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_275" *)
  (* src = "verilog/rocket_clean.sv:200632.9-200632.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_275 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_277" *)
  (* src = "verilog/rocket_clean.sv:200633.9-200633.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_277 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_279" *)
  (* src = "verilog/rocket_clean.sv:200634.9-200634.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_279 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_281" *)
  (* src = "verilog/rocket_clean.sv:200635.9-200635.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_281 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_283" *)
  (* src = "verilog/rocket_clean.sv:200636.9-200636.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_283 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_285" *)
  (* src = "verilog/rocket_clean.sv:200637.9-200637.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_285 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_287" *)
  (* src = "verilog/rocket_clean.sv:200638.9-200638.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_287 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_289" *)
  (* src = "verilog/rocket_clean.sv:200639.9-200639.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_289 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_29" *)
  (* src = "verilog/rocket_clean.sv:200499.9-200499.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_29 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_291" *)
  (* src = "verilog/rocket_clean.sv:200640.9-200640.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_291 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_293" *)
  (* src = "verilog/rocket_clean.sv:200641.9-200641.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_293 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_295" *)
  (* src = "verilog/rocket_clean.sv:200642.9-200642.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_295 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_297" *)
  (* src = "verilog/rocket_clean.sv:200643.9-200643.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_297 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_299" *)
  (* src = "verilog/rocket_clean.sv:200644.9-200644.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_299 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_3" *)
  (* src = "verilog/rocket_clean.sv:200485.9-200485.33" *)
  wire \copy1._id_ctrl_decoder_bit_T_3 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_300" *)
  (* src = "verilog/rocket_clean.sv:200645.9-200645.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_300 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_301" *)
  (* src = "verilog/rocket_clean.sv:200646.9-200646.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_301 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_302" *)
  (* src = "verilog/rocket_clean.sv:200647.9-200647.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_302 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_303" *)
  (* src = "verilog/rocket_clean.sv:200648.9-200648.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_303 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_304" *)
  (* src = "verilog/rocket_clean.sv:200649.9-200649.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_304 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_306" *)
  (* src = "verilog/rocket_clean.sv:200650.9-200650.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_306 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_308" *)
  (* src = "verilog/rocket_clean.sv:200651.9-200651.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_308 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_31" *)
  (* src = "verilog/rocket_clean.sv:200500.9-200500.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_31 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_310" *)
  (* src = "verilog/rocket_clean.sv:200652.9-200652.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_310 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_312" *)
  (* src = "verilog/rocket_clean.sv:200653.9-200653.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_312 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_314" *)
  (* src = "verilog/rocket_clean.sv:200654.9-200654.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_314 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_316" *)
  (* src = "verilog/rocket_clean.sv:200655.9-200655.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_316 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_33" *)
  (* src = "verilog/rocket_clean.sv:200501.9-200501.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_33 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_347" *)
  (* src = "verilog/rocket_clean.sv:200656.9-200656.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_347 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_35" *)
  (* src = "verilog/rocket_clean.sv:200502.9-200502.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_35 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_37" *)
  (* src = "verilog/rocket_clean.sv:200503.9-200503.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_37 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_377" *)
  (* src = "verilog/rocket_clean.sv:200664.9-200664.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_377 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_39" *)
  (* src = "verilog/rocket_clean.sv:200504.9-200504.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_39 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_407" *)
  (* src = "verilog/rocket_clean.sv:200672.9-200672.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_407 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_41" *)
  (* src = "verilog/rocket_clean.sv:200505.9-200505.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_41 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_43" *)
  (* src = "verilog/rocket_clean.sv:200506.9-200506.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_43 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_437" *)
  (* src = "verilog/rocket_clean.sv:200681.9-200681.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_437 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_44" *)
  (* src = "verilog/rocket_clean.sv:200507.15-200507.40" *)
  wire [31:0] \copy1._id_ctrl_decoder_bit_T_44 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_45" *)
  (* src = "verilog/rocket_clean.sv:200508.9-200508.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_45 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_467" *)
  (* src = "verilog/rocket_clean.sv:200690.9-200690.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_467 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_47" *)
  (* src = "verilog/rocket_clean.sv:200509.9-200509.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_47 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_49" *)
  (* src = "verilog/rocket_clean.sv:200510.9-200510.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_49 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_5" *)
  (* src = "verilog/rocket_clean.sv:200486.9-200486.33" *)
  wire \copy1._id_ctrl_decoder_bit_T_5 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_508" *)
  (* src = "verilog/rocket_clean.sv:200832.9-200832.35" *)
  wire \copy1._id_ctrl_decoder_bit_T_508 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_51" *)
  (* src = "verilog/rocket_clean.sv:200511.9-200511.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_51 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_53" *)
  (* src = "verilog/rocket_clean.sv:200512.9-200512.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_53 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_55" *)
  (* src = "verilog/rocket_clean.sv:200513.9-200513.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_55 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_57" *)
  (* src = "verilog/rocket_clean.sv:200514.9-200514.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_57 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_59" *)
  (* src = "verilog/rocket_clean.sv:200515.9-200515.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_59 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_61" *)
  (* src = "verilog/rocket_clean.sv:200516.9-200516.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_61 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_63" *)
  (* src = "verilog/rocket_clean.sv:200517.9-200517.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_63 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_65" *)
  (* src = "verilog/rocket_clean.sv:200518.9-200518.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_65 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_67" *)
  (* src = "verilog/rocket_clean.sv:200519.9-200519.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_67 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_69" *)
  (* src = "verilog/rocket_clean.sv:200520.9-200520.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_69 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_7" *)
  (* src = "verilog/rocket_clean.sv:200487.9-200487.33" *)
  wire \copy1._id_ctrl_decoder_bit_T_7 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_71" *)
  (* src = "verilog/rocket_clean.sv:200521.9-200521.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_71 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_73" *)
  (* src = "verilog/rocket_clean.sv:200522.9-200522.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_73 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_75" *)
  (* src = "verilog/rocket_clean.sv:200523.9-200523.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_75 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_77" *)
  (* src = "verilog/rocket_clean.sv:200524.9-200524.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_77 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_79" *)
  (* src = "verilog/rocket_clean.sv:200525.9-200525.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_79 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_80" *)
  (* src = "verilog/rocket_clean.sv:200526.15-200526.40" *)
  wire [31:0] \copy1._id_ctrl_decoder_bit_T_80 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_81" *)
  (* src = "verilog/rocket_clean.sv:200527.9-200527.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_81 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_83" *)
  (* src = "verilog/rocket_clean.sv:200528.9-200528.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_83 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_85" *)
  (* src = "verilog/rocket_clean.sv:200529.9-200529.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_85 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_86" *)
  wire [26:0] \copy1._id_ctrl_decoder_bit_T_86 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_87" *)
  (* src = "verilog/rocket_clean.sv:200531.9-200531.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_87 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_89" *)
  (* src = "verilog/rocket_clean.sv:200532.9-200532.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_89 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_9" *)
  (* src = "verilog/rocket_clean.sv:200488.9-200488.33" *)
  wire \copy1._id_ctrl_decoder_bit_T_9 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_91" *)
  (* src = "verilog/rocket_clean.sv:200533.9-200533.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_91 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_93" *)
  (* src = "verilog/rocket_clean.sv:200534.9-200534.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_93 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_94" *)
  (* src = "verilog/rocket_clean.sv:200535.15-200535.40" *)
  wire [31:0] \copy1._id_ctrl_decoder_bit_T_94 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_95" *)
  (* src = "verilog/rocket_clean.sv:200536.9-200536.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_95 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_97" *)
  (* src = "verilog/rocket_clean.sv:200537.9-200537.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_97 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_98" *)
  (* src = "verilog/rocket_clean.sv:200538.15-200538.40" *)
  wire [31:0] \copy1._id_ctrl_decoder_bit_T_98 ;
  (* hdlname = "copy1 _id_ctrl_decoder_bit_T_99" *)
  (* src = "verilog/rocket_clean.sv:200539.9-200539.34" *)
  wire \copy1._id_ctrl_decoder_bit_T_99 ;
  (* hdlname = "copy1 _id_illegal_insn_T_11" *)
  (* src = "verilog/rocket_clean.sv:200940.9-200940.30" *)
  wire \copy1._id_illegal_insn_T_11 ;
  (* hdlname = "copy1 _id_illegal_insn_T_12" *)
  (* src = "verilog/rocket_clean.sv:200941.9-200941.30" *)
  wire \copy1._id_illegal_insn_T_12 ;
  (* hdlname = "copy1 _id_illegal_insn_T_15" *)
  (* src = "verilog/rocket_clean.sv:200942.9-200942.30" *)
  wire \copy1._id_illegal_insn_T_15 ;
  (* hdlname = "copy1 _id_illegal_insn_T_16" *)
  (* src = "verilog/rocket_clean.sv:200943.9-200943.30" *)
  wire \copy1._id_illegal_insn_T_16 ;
  (* hdlname = "copy1 _id_illegal_insn_T_18" *)
  (* src = "verilog/rocket_clean.sv:200944.9-200944.30" *)
  wire \copy1._id_illegal_insn_T_18 ;
  (* hdlname = "copy1 _id_illegal_insn_T_4" *)
  (* src = "verilog/rocket_clean.sv:200936.9-200936.29" *)
  wire \copy1._id_illegal_insn_T_4 ;
  (* hdlname = "copy1 _id_illegal_insn_T_42" *)
  (* src = "verilog/rocket_clean.sv:200945.9-200945.30" *)
  wire \copy1._id_illegal_insn_T_42 ;
  (* hdlname = "copy1 _id_illegal_insn_T_43" *)
  (* src = "verilog/rocket_clean.sv:200947.9-200947.30" *)
  wire \copy1._id_illegal_insn_T_43 ;
  (* hdlname = "copy1 _id_illegal_insn_T_45" *)
  (* src = "verilog/rocket_clean.sv:200948.9-200948.30" *)
  wire \copy1._id_illegal_insn_T_45 ;
  (* hdlname = "copy1 _id_illegal_insn_T_5" *)
  (* src = "verilog/rocket_clean.sv:200937.9-200937.29" *)
  wire \copy1._id_illegal_insn_T_5 ;
  (* hdlname = "copy1 _id_illegal_insn_T_8" *)
  (* src = "verilog/rocket_clean.sv:200938.9-200938.29" *)
  wire \copy1._id_illegal_insn_T_8 ;
  (* hdlname = "copy1 _id_illegal_insn_T_9" *)
  (* src = "verilog/rocket_clean.sv:200939.9-200939.29" *)
  wire \copy1._id_illegal_insn_T_9 ;
  (* hdlname = "copy1 _id_rs_T_4" *)
  (* src = "verilog/rocket_clean.sv:200925.15-200925.25" *)
  wire [63:0] \copy1._id_rs_T_4 ;
  (* hdlname = "copy1 _id_rs_T_9" *)
  (* src = "verilog/rocket_clean.sv:200926.15-200926.25" *)
  wire [63:0] \copy1._id_rs_T_9 ;
  (* hdlname = "copy1 _id_sboard_hazard_T" *)
  wire \copy1._id_sboard_hazard_T ;
  (* hdlname = "copy1 _id_sboard_hazard_T_10" *)
  (* src = "verilog/rocket_clean.sv:201079.9-201079.31" *)
  wire \copy1._id_sboard_hazard_T_10 ;
  (* hdlname = "copy1 _id_sboard_hazard_T_12" *)
  (* src = "verilog/rocket_clean.sv:201080.9-201080.31" *)
  wire \copy1._id_sboard_hazard_T_12 ;
  (* hdlname = "copy1 _id_sboard_hazard_T_14" *)
  wire \copy1._id_sboard_hazard_T_14 ;
  (* hdlname = "copy1 _id_sboard_hazard_T_17" *)
  (* src = "verilog/rocket_clean.sv:201082.9-201082.31" *)
  wire \copy1._id_sboard_hazard_T_17 ;
  (* hdlname = "copy1 _id_sboard_hazard_T_19" *)
  (* src = "verilog/rocket_clean.sv:201083.9-201083.31" *)
  wire \copy1._id_sboard_hazard_T_19 ;
  (* hdlname = "copy1 _id_sboard_hazard_T_3" *)
  (* src = "verilog/rocket_clean.sv:201076.9-201076.30" *)
  wire \copy1._id_sboard_hazard_T_3 ;
  (* hdlname = "copy1 _id_sboard_hazard_T_5" *)
  (* src = "verilog/rocket_clean.sv:201077.9-201077.30" *)
  wire \copy1._id_sboard_hazard_T_5 ;
  (* hdlname = "copy1 _id_sboard_hazard_T_7" *)
  wire \copy1._id_sboard_hazard_T_7 ;
  (* hdlname = "copy1 _id_stall_fpu_T_10" *)
  (* src = "verilog/rocket_clean.sv:201250.15-201250.33" *)
  wire [31:0] \copy1._id_stall_fpu_T_10 ;
  (* hdlname = "copy1 _id_stall_fpu_T_11" *)
  (* src = "verilog/rocket_clean.sv:201251.15-201251.33" *)
  wire [31:0] \copy1._id_stall_fpu_T_11 ;
  (* hdlname = "copy1 _id_stall_fpu_T_12" *)
  (* src = "verilog/rocket_clean.sv:201252.9-201252.27" *)
  wire \copy1._id_stall_fpu_T_12 ;
  (* hdlname = "copy1 _id_stall_fpu_T_13" *)
  (* src = "verilog/rocket_clean.sv:201253.15-201253.33" *)
  wire [31:0] \copy1._id_stall_fpu_T_13 ;
  (* hdlname = "copy1 _id_stall_fpu_T_14" *)
  (* src = "verilog/rocket_clean.sv:201254.15-201254.33" *)
  wire [31:0] \copy1._id_stall_fpu_T_14 ;
  (* hdlname = "copy1 _id_stall_fpu_T_15" *)
  (* src = "verilog/rocket_clean.sv:201255.15-201255.33" *)
  wire [31:0] \copy1._id_stall_fpu_T_15 ;
  (* hdlname = "copy1 _id_stall_fpu_T_16" *)
  (* src = "verilog/rocket_clean.sv:201256.15-201256.33" *)
  wire [31:0] \copy1._id_stall_fpu_T_16 ;
  (* hdlname = "copy1 _id_stall_fpu_T_17" *)
  (* src = "verilog/rocket_clean.sv:201257.9-201257.27" *)
  wire \copy1._id_stall_fpu_T_17 ;
  (* hdlname = "copy1 _id_stall_fpu_T_18" *)
  wire \copy1._id_stall_fpu_T_18 ;
  (* hdlname = "copy1 _id_stall_fpu_T_2" *)
  (* src = "verilog/rocket_clean.sv:201244.9-201244.26" *)
  wire \copy1._id_stall_fpu_T_2 ;
  (* hdlname = "copy1 _id_stall_fpu_T_21" *)
  wire \copy1._id_stall_fpu_T_21 ;
  (* hdlname = "copy1 _id_stall_fpu_T_24" *)
  wire \copy1._id_stall_fpu_T_24 ;
  (* hdlname = "copy1 _id_stall_fpu_T_27" *)
  wire \copy1._id_stall_fpu_T_27 ;
  (* hdlname = "copy1 _id_stall_fpu_T_4" *)
  (* src = "verilog/rocket_clean.sv:201245.15-201245.32" *)
  wire [31:0] \copy1._id_stall_fpu_T_4 ;
  (* hdlname = "copy1 _id_stall_fpu_T_5" *)
  (* src = "verilog/rocket_clean.sv:201246.15-201246.32" *)
  wire [31:0] \copy1._id_stall_fpu_T_5 ;
  (* hdlname = "copy1 _id_stall_fpu_T_7" *)
  (* src = "verilog/rocket_clean.sv:201247.9-201247.26" *)
  wire \copy1._id_stall_fpu_T_7 ;
  (* hdlname = "copy1 _id_stall_fpu_T_8" *)
  (* src = "verilog/rocket_clean.sv:201248.15-201248.32" *)
  wire [31:0] \copy1._id_stall_fpu_T_8 ;
  (* hdlname = "copy1 _id_stall_fpu_T_9" *)
  (* src = "verilog/rocket_clean.sv:201249.15-201249.32" *)
  wire [31:0] \copy1._id_stall_fpu_T_9 ;
  (* hdlname = "copy1 _io_imem_btb_update_bits_cfiType_T" *)
  (* src = "verilog/rocket_clean.sv:201259.9-201259.43" *)
  wire \copy1._io_imem_btb_update_bits_cfiType_T ;
  (* hdlname = "copy1 _io_imem_btb_update_bits_cfiType_T_10" *)
  (* src = "verilog/rocket_clean.sv:201261.14-201261.51" *)
  wire [1:0] \copy1._io_imem_btb_update_bits_cfiType_T_10 ;
  (* hdlname = "copy1 _io_imem_btb_update_bits_cfiType_T_5" *)
  (* src = "verilog/rocket_clean.sv:201260.14-201260.50" *)
  wire [4:0] \copy1._io_imem_btb_update_bits_cfiType_T_5 ;
  (* hdlname = "copy1 _io_imem_btb_update_bits_pc_T" *)
  (* src = "verilog/rocket_clean.sv:201263.15-201263.44" *)
  (* unused_bits = "0 1" *)
  wire [38:0] \copy1._io_imem_btb_update_bits_pc_T ;
  (* hdlname = "copy1 _io_imem_btb_update_bits_pc_T_1" *)
  (* src = "verilog/rocket_clean.sv:201264.15-201264.46" *)
  wire [38:0] \copy1._io_imem_btb_update_bits_pc_T_1 ;
  (* hdlname = "copy1 _io_imem_req_bits_pc_T_1" *)
  (* src = "verilog/rocket_clean.sv:201258.15-201258.39" *)
  wire [39:0] \copy1._io_imem_req_bits_pc_T_1 ;
  (* hdlname = "copy1 _mem_br_target_T_1" *)
  (* src = "verilog/rocket_clean.sv:200458.9-200458.27" *)
  wire \copy1._mem_br_target_T_1 ;
  (* hdlname = "copy1 _mem_br_target_T_3" *)
  (* src = "verilog/rocket_clean.sv:200466.15-200466.33" *)
  wire [31:0] \copy1._mem_br_target_T_3 ;
  (* hdlname = "copy1 _mem_br_target_T_5" *)
  (* src = "verilog/rocket_clean.sv:200470.15-200470.33" *)
  wire [31:0] \copy1._mem_br_target_T_5 ;
  (* hdlname = "copy1 _mem_br_target_T_7" *)
  (* src = "verilog/rocket_clean.sv:200472.15-200472.33" *)
  wire [31:0] \copy1._mem_br_target_T_7 ;
  (* hdlname = "copy1 _mem_br_target_T_8" *)
  (* src = "verilog/rocket_clean.sv:200473.15-200473.33" *)
  wire [31:0] \copy1._mem_br_target_T_8 ;
  (* hdlname = "copy1 _mem_npc_T_3" *)
  (* src = "verilog/rocket_clean.sv:200457.15-200457.27" *)
  wire [39:0] \copy1._mem_npc_T_3 ;
  (* hdlname = "copy1 _mem_npc_T_4" *)
  (* src = "verilog/rocket_clean.sv:200477.15-200477.27" *)
  (* unused_bits = "0" *)
  wire [39:0] \copy1._mem_npc_T_4 ;
  (* hdlname = "copy1 _mem_npc_a_T" *)
  (* src = "verilog/rocket_clean.sv:200454.15-200454.27" *)
  wire [63:0] \copy1._mem_npc_a_T ;
  (* hdlname = "copy1 _mem_reg_load_T" *)
  (* src = "verilog/rocket_clean.sv:201166.9-201166.24" *)
  wire \copy1._mem_reg_load_T ;
  (* hdlname = "copy1 _mem_reg_load_T_1" *)
  (* src = "verilog/rocket_clean.sv:201167.9-201167.26" *)
  wire \copy1._mem_reg_load_T_1 ;
  (* hdlname = "copy1 _mem_reg_load_T_10" *)
  (* src = "verilog/rocket_clean.sv:201173.9-201173.27" *)
  wire \copy1._mem_reg_load_T_10 ;
  (* hdlname = "copy1 _mem_reg_load_T_13" *)
  (* src = "verilog/rocket_clean.sv:201174.9-201174.27" *)
  wire \copy1._mem_reg_load_T_13 ;
  (* hdlname = "copy1 _mem_reg_load_T_14" *)
  (* src = "verilog/rocket_clean.sv:201175.9-201175.27" *)
  wire \copy1._mem_reg_load_T_14 ;
  (* hdlname = "copy1 _mem_reg_load_T_15" *)
  (* src = "verilog/rocket_clean.sv:201176.9-201176.27" *)
  wire \copy1._mem_reg_load_T_15 ;
  (* hdlname = "copy1 _mem_reg_load_T_16" *)
  (* src = "verilog/rocket_clean.sv:201177.9-201177.27" *)
  wire \copy1._mem_reg_load_T_16 ;
  (* hdlname = "copy1 _mem_reg_load_T_17" *)
  (* src = "verilog/rocket_clean.sv:201178.9-201178.27" *)
  wire \copy1._mem_reg_load_T_17 ;
  (* hdlname = "copy1 _mem_reg_load_T_18" *)
  (* src = "verilog/rocket_clean.sv:201179.9-201179.27" *)
  wire \copy1._mem_reg_load_T_18 ;
  (* hdlname = "copy1 _mem_reg_load_T_2" *)
  (* src = "verilog/rocket_clean.sv:201168.9-201168.26" *)
  wire \copy1._mem_reg_load_T_2 ;
  (* hdlname = "copy1 _mem_reg_load_T_22" *)
  (* src = "verilog/rocket_clean.sv:201180.9-201180.27" *)
  wire \copy1._mem_reg_load_T_22 ;
  (* hdlname = "copy1 _mem_reg_load_T_23" *)
  (* src = "verilog/rocket_clean.sv:201182.9-201182.27" *)
  wire \copy1._mem_reg_load_T_23 ;
  (* hdlname = "copy1 _mem_reg_load_T_24" *)
  (* src = "verilog/rocket_clean.sv:201183.9-201183.27" *)
  wire \copy1._mem_reg_load_T_24 ;
  (* hdlname = "copy1 _mem_reg_load_T_6" *)
  (* src = "verilog/rocket_clean.sv:201169.9-201169.26" *)
  wire \copy1._mem_reg_load_T_6 ;
  (* hdlname = "copy1 _mem_reg_load_T_7" *)
  (* src = "verilog/rocket_clean.sv:201170.9-201170.26" *)
  wire \copy1._mem_reg_load_T_7 ;
  (* hdlname = "copy1 _mem_reg_load_T_8" *)
  (* src = "verilog/rocket_clean.sv:201171.9-201171.26" *)
  wire \copy1._mem_reg_load_T_8 ;
  (* hdlname = "copy1 _mem_reg_load_T_9" *)
  (* src = "verilog/rocket_clean.sv:201172.9-201172.26" *)
  wire \copy1._mem_reg_load_T_9 ;
  (* hdlname = "copy1 _mem_reg_rs2_T_11" *)
  (* src = "verilog/rocket_clean.sv:201190.15-201190.32" *)
  wire [63:0] \copy1._mem_reg_rs2_T_11 ;
  (* hdlname = "copy1 _mem_reg_rs2_T_12" *)
  (* src = "verilog/rocket_clean.sv:201191.15-201191.32" *)
  wire [63:0] \copy1._mem_reg_rs2_T_12 ;
  (* hdlname = "copy1 _mem_reg_rs2_T_13" *)
  (* src = "verilog/rocket_clean.sv:201192.15-201192.32" *)
  wire [63:0] \copy1._mem_reg_rs2_T_13 ;
  (* hdlname = "copy1 _mem_reg_rs2_T_4" *)
  (* src = "verilog/rocket_clean.sv:201187.15-201187.31" *)
  wire [63:0] \copy1._mem_reg_rs2_T_4 ;
  (* hdlname = "copy1 _mem_reg_rs2_T_8" *)
  (* src = "verilog/rocket_clean.sv:201189.15-201189.31" *)
  wire [63:0] \copy1._mem_reg_rs2_T_8 ;
  (* hdlname = "copy1 _mem_reg_store_T_22" *)
  (* src = "verilog/rocket_clean.sv:201184.9-201184.28" *)
  wire \copy1._mem_reg_store_T_22 ;
  (* hdlname = "copy1 _mem_reg_valid_T" *)
  (* src = "verilog/rocket_clean.sv:201165.9-201165.25" *)
  wire \copy1._mem_reg_valid_T ;
  (* hdlname = "copy1 _mem_reg_wdata_T" *)
  (* src = "verilog/rocket_clean.sv:201186.15-201186.31" *)
  wire [63:0] \copy1._mem_reg_wdata_T ;
  (* hdlname = "copy1 _mem_wrong_npc_T_3" *)
  (* src = "verilog/rocket_clean.sv:200479.9-200479.27" *)
  wire \copy1._mem_wrong_npc_T_3 ;
  (* hdlname = "copy1 _r" *)
  (* src = "verilog/rocket_clean.sv:201066.14-201066.16" *)
  reg [31:0] \copy1._r ;
  (* hdlname = "copy1 _replay_ex_structural_T" *)
  (* src = "verilog/rocket_clean.sv:201149.9-201149.32" *)
  wire \copy1._replay_ex_structural_T ;
  (* hdlname = "copy1 _replay_ex_structural_T_3" *)
  (* src = "verilog/rocket_clean.sv:201150.9-201150.34" *)
  wire \copy1._replay_ex_structural_T_3 ;
  (* hdlname = "copy1 _rf_wdata_T_4" *)
  (* src = "verilog/rocket_clean.sv:201136.15-201136.28" *)
  wire [63:0] \copy1._rf_wdata_T_4 ;
  (* hdlname = "copy1 _rf_wdata_T_5" *)
  (* src = "verilog/rocket_clean.sv:201137.15-201137.28" *)
  wire [63:0] \copy1._rf_wdata_T_5 ;
  (* hdlname = "copy1 _take_pc_mem_T" *)
  (* src = "verilog/rocket_clean.sv:200452.9-200452.23" *)
  wire \copy1._take_pc_mem_T ;
  (* hdlname = "copy1 _tval_any_addr_T" *)
  (* src = "verilog/rocket_clean.sv:201219.9-201219.25" *)
  wire \copy1._tval_any_addr_T ;
  (* hdlname = "copy1 _tval_any_addr_T_1" *)
  (* src = "verilog/rocket_clean.sv:201220.9-201220.27" *)
  wire \copy1._tval_any_addr_T_1 ;
  (* hdlname = "copy1 _tval_any_addr_T_2" *)
  (* src = "verilog/rocket_clean.sv:201221.9-201221.27" *)
  wire \copy1._tval_any_addr_T_2 ;
  (* hdlname = "copy1 _tval_any_addr_T_3" *)
  (* src = "verilog/rocket_clean.sv:201222.9-201222.27" *)
  wire \copy1._tval_any_addr_T_3 ;
  (* hdlname = "copy1 _tval_any_addr_T_6" *)
  (* src = "verilog/rocket_clean.sv:201223.9-201223.27" *)
  wire \copy1._tval_any_addr_T_6 ;
  (* hdlname = "copy1 _wb_reg_replay_T" *)
  (* src = "verilog/rocket_clean.sv:201211.9-201211.25" *)
  wire \copy1._wb_reg_replay_T ;
  (* hdlname = "copy1 _wb_reg_valid_T" *)
  (* src = "verilog/rocket_clean.sv:201210.9-201210.24" *)
  wire \copy1._wb_reg_valid_T ;
  (* hdlname = "copy1 a" *)
  (* src = "verilog/rocket_clean.sv:200455.15-200455.16" *)
  wire [24:0] \copy1.a ;
  (* hdlname = "copy1 a_1" *)
  (* src = "verilog/rocket_clean.sv:201228.15-201228.18" *)
  wire [24:0] \copy1.a_1 ;
  (* hdlname = "copy1 a_2" *)
  (* src = "verilog/rocket_clean.sv:201266.15-201266.18" *)
  wire [24:0] \copy1.a_2 ;
  (* hdlname = "copy1 alu _GEN_1" *)
  wire \copy1.alu._GEN_1 ;
  (* hdlname = "copy1 alu _GEN_10" *)
  wire [55:0] \copy1.alu._GEN_10 ;
  (* hdlname = "copy1 alu _GEN_11" *)
  wire [59:0] \copy1.alu._GEN_11 ;
  (* hdlname = "copy1 alu _GEN_12" *)
  wire [61:0] \copy1.alu._GEN_12 ;
  (* hdlname = "copy1 alu _GEN_13" *)
  wire [62:0] \copy1.alu._GEN_13 ;
  (* hdlname = "copy1 alu _GEN_14" *)
  (* src = "verilog/rocket_clean.sv:199330.15-199330.22" *)
  wire [63:0] \copy1.alu._GEN_14 ;
  (* hdlname = "copy1 alu _GEN_2" *)
  (* src = "verilog/rocket_clean.sv:199255.15-199255.21" *)
  wire [63:0] \copy1.alu._GEN_2 ;
  (* hdlname = "copy1 alu _GEN_3" *)
  wire [47:0] \copy1.alu._GEN_3 ;
  (* hdlname = "copy1 alu _GEN_4" *)
  wire [55:0] \copy1.alu._GEN_4 ;
  (* hdlname = "copy1 alu _GEN_5" *)
  wire [59:0] \copy1.alu._GEN_5 ;
  (* hdlname = "copy1 alu _GEN_6" *)
  wire [61:0] \copy1.alu._GEN_6 ;
  (* hdlname = "copy1 alu _GEN_7" *)
  wire [62:0] \copy1.alu._GEN_7 ;
  (* hdlname = "copy1 alu _GEN_8" *)
  wire [31:0] \copy1.alu._GEN_8 ;
  (* hdlname = "copy1 alu _GEN_9" *)
  wire [47:0] \copy1.alu._GEN_9 ;
  (* hdlname = "copy1 alu _T_10" *)
  (* src = "verilog/rocket_clean.sv:199251.9-199251.14" *)
  wire \copy1.alu._T_10 ;
  (* hdlname = "copy1 alu _T_2" *)
  (* src = "verilog/rocket_clean.sv:199248.9-199248.13" *)
  wire \copy1.alu._T_2 ;
  (* hdlname = "copy1 alu _T_4" *)
  (* src = "verilog/rocket_clean.sv:199249.15-199249.19" *)
  wire [31:0] \copy1.alu._T_4 ;
  (* hdlname = "copy1 alu _T_7" *)
  (* src = "verilog/rocket_clean.sv:199250.15-199250.19" *)
  wire [31:0] \copy1.alu._T_7 ;
  (* hdlname = "copy1 alu _in2_inv_T_1" *)
  (* src = "verilog/rocket_clean.sv:199239.15-199239.27" *)
  wire [63:0] \copy1.alu._in2_inv_T_1 ;
  (* hdlname = "copy1 alu _io_adder_out_T_1" *)
  (* src = "verilog/rocket_clean.sv:199242.15-199242.32" *)
  wire [63:0] \copy1.alu._io_adder_out_T_1 ;
  (* hdlname = "copy1 alu _io_cmp_out_T_4" *)
  (* src = "verilog/rocket_clean.sv:199247.9-199247.24" *)
  wire \copy1.alu._io_cmp_out_T_4 ;
  (* hdlname = "copy1 alu _io_out_T_2" *)
  (* src = "verilog/rocket_clean.sv:199334.15-199334.26" *)
  wire [31:0] \copy1.alu._io_out_T_2 ;
  (* hdlname = "copy1 alu _io_out_T_4" *)
  (* src = "verilog/rocket_clean.sv:199335.15-199335.26" *)
  wire [63:0] \copy1.alu._io_out_T_4 ;
  (* hdlname = "copy1 alu _logic_T_1" *)
  (* src = "verilog/rocket_clean.sv:199323.9-199323.19" *)
  wire \copy1.alu._logic_T_1 ;
  (* hdlname = "copy1 alu _logic_T_3" *)
  (* src = "verilog/rocket_clean.sv:199324.15-199324.25" *)
  wire [63:0] \copy1.alu._logic_T_3 ;
  (* hdlname = "copy1 alu _logic_T_7" *)
  (* src = "verilog/rocket_clean.sv:199325.15-199325.25" *)
  wire [63:0] \copy1.alu._logic_T_7 ;
  (* hdlname = "copy1 alu _logic_T_8" *)
  (* src = "verilog/rocket_clean.sv:199326.15-199326.25" *)
  wire [63:0] \copy1.alu._logic_T_8 ;
  (* hdlname = "copy1 alu _shift_logic_T" *)
  (* src = "verilog/rocket_clean.sv:199328.9-199328.23" *)
  wire \copy1.alu._shift_logic_T ;
  (* hdlname = "copy1 alu _shift_logic_T_1" *)
  (* src = "verilog/rocket_clean.sv:199329.9-199329.25" *)
  wire \copy1.alu._shift_logic_T_1 ;
  (* hdlname = "copy1 alu _shift_logic_T_2" *)
  (* src = "verilog/rocket_clean.sv:199331.15-199331.31" *)
  wire [63:0] \copy1.alu._shift_logic_T_2 ;
  (* hdlname = "copy1 alu _shin_T_10" *)
  (* src = "verilog/rocket_clean.sv:199258.15-199258.25" *)
  wire [63:0] \copy1.alu._shin_T_10 ;
  (* hdlname = "copy1 alu _shin_T_11" *)
  (* src = "verilog/rocket_clean.sv:199259.15-199259.25" *)
  wire [63:0] \copy1.alu._shin_T_11 ;
  (* hdlname = "copy1 alu _shin_T_16" *)
  wire [47:0] \copy1.alu._shin_T_16 ;
  (* hdlname = "copy1 alu _shin_T_18" *)
  (* src = "verilog/rocket_clean.sv:199262.15-199262.25" *)
  wire [63:0] \copy1.alu._shin_T_18 ;
  (* hdlname = "copy1 alu _shin_T_2" *)
  (* src = "verilog/rocket_clean.sv:199254.9-199254.18" *)
  wire \copy1.alu._shin_T_2 ;
  (* hdlname = "copy1 alu _shin_T_20" *)
  (* src = "verilog/rocket_clean.sv:199263.15-199263.25" *)
  wire [63:0] \copy1.alu._shin_T_20 ;
  (* hdlname = "copy1 alu _shin_T_21" *)
  (* src = "verilog/rocket_clean.sv:199264.15-199264.25" *)
  wire [63:0] \copy1.alu._shin_T_21 ;
  (* hdlname = "copy1 alu _shin_T_26" *)
  wire [55:0] \copy1.alu._shin_T_26 ;
  (* hdlname = "copy1 alu _shin_T_28" *)
  (* src = "verilog/rocket_clean.sv:199267.15-199267.25" *)
  wire [63:0] \copy1.alu._shin_T_28 ;
  (* hdlname = "copy1 alu _shin_T_30" *)
  (* src = "verilog/rocket_clean.sv:199268.15-199268.25" *)
  wire [63:0] \copy1.alu._shin_T_30 ;
  (* hdlname = "copy1 alu _shin_T_31" *)
  (* src = "verilog/rocket_clean.sv:199269.15-199269.25" *)
  wire [63:0] \copy1.alu._shin_T_31 ;
  (* hdlname = "copy1 alu _shin_T_36" *)
  wire [59:0] \copy1.alu._shin_T_36 ;
  (* hdlname = "copy1 alu _shin_T_38" *)
  (* src = "verilog/rocket_clean.sv:199272.15-199272.25" *)
  wire [63:0] \copy1.alu._shin_T_38 ;
  (* hdlname = "copy1 alu _shin_T_40" *)
  (* src = "verilog/rocket_clean.sv:199273.15-199273.25" *)
  wire [63:0] \copy1.alu._shin_T_40 ;
  (* hdlname = "copy1 alu _shin_T_41" *)
  (* src = "verilog/rocket_clean.sv:199274.15-199274.25" *)
  wire [63:0] \copy1.alu._shin_T_41 ;
  (* hdlname = "copy1 alu _shin_T_46" *)
  wire [61:0] \copy1.alu._shin_T_46 ;
  (* hdlname = "copy1 alu _shin_T_48" *)
  (* src = "verilog/rocket_clean.sv:199277.15-199277.25" *)
  wire [63:0] \copy1.alu._shin_T_48 ;
  (* hdlname = "copy1 alu _shin_T_50" *)
  (* src = "verilog/rocket_clean.sv:199278.15-199278.25" *)
  wire [63:0] \copy1.alu._shin_T_50 ;
  (* hdlname = "copy1 alu _shin_T_51" *)
  (* src = "verilog/rocket_clean.sv:199279.15-199279.25" *)
  wire [63:0] \copy1.alu._shin_T_51 ;
  (* hdlname = "copy1 alu _shin_T_56" *)
  wire [62:0] \copy1.alu._shin_T_56 ;
  (* hdlname = "copy1 alu _shin_T_58" *)
  (* src = "verilog/rocket_clean.sv:199282.15-199282.25" *)
  wire [63:0] \copy1.alu._shin_T_58 ;
  (* hdlname = "copy1 alu _shin_T_6" *)
  (* src = "verilog/rocket_clean.sv:199256.15-199256.24" *)
  wire [63:0] \copy1.alu._shin_T_6 ;
  (* hdlname = "copy1 alu _shin_T_60" *)
  (* src = "verilog/rocket_clean.sv:199283.15-199283.25" *)
  wire [63:0] \copy1.alu._shin_T_60 ;
  (* hdlname = "copy1 alu _shin_T_61" *)
  (* src = "verilog/rocket_clean.sv:199284.15-199284.25" *)
  wire [63:0] \copy1.alu._shin_T_61 ;
  (* hdlname = "copy1 alu _shin_T_8" *)
  (* src = "verilog/rocket_clean.sv:199257.15-199257.24" *)
  wire [63:0] \copy1.alu._shin_T_8 ;
  (* hdlname = "copy1 alu _shout_T_3" *)
  (* src = "verilog/rocket_clean.sv:199320.15-199320.25" *)
  wire [63:0] \copy1.alu._shout_T_3 ;
  (* hdlname = "copy1 alu _shout_T_5" *)
  (* src = "verilog/rocket_clean.sv:199321.15-199321.25" *)
  wire [63:0] \copy1.alu._shout_T_5 ;
  (* hdlname = "copy1 alu _shout_l_T_13" *)
  wire [47:0] \copy1.alu._shout_l_T_13 ;
  (* hdlname = "copy1 alu _shout_l_T_15" *)
  (* src = "verilog/rocket_clean.sv:199297.15-199297.28" *)
  wire [63:0] \copy1.alu._shout_l_T_15 ;
  (* hdlname = "copy1 alu _shout_l_T_17" *)
  (* src = "verilog/rocket_clean.sv:199298.15-199298.28" *)
  wire [63:0] \copy1.alu._shout_l_T_17 ;
  (* hdlname = "copy1 alu _shout_l_T_18" *)
  (* src = "verilog/rocket_clean.sv:199299.15-199299.28" *)
  wire [63:0] \copy1.alu._shout_l_T_18 ;
  (* hdlname = "copy1 alu _shout_l_T_23" *)
  wire [55:0] \copy1.alu._shout_l_T_23 ;
  (* hdlname = "copy1 alu _shout_l_T_25" *)
  (* src = "verilog/rocket_clean.sv:199302.15-199302.28" *)
  wire [63:0] \copy1.alu._shout_l_T_25 ;
  (* hdlname = "copy1 alu _shout_l_T_27" *)
  (* src = "verilog/rocket_clean.sv:199303.15-199303.28" *)
  wire [63:0] \copy1.alu._shout_l_T_27 ;
  (* hdlname = "copy1 alu _shout_l_T_28" *)
  (* src = "verilog/rocket_clean.sv:199304.15-199304.28" *)
  wire [63:0] \copy1.alu._shout_l_T_28 ;
  (* hdlname = "copy1 alu _shout_l_T_3" *)
  wire [31:0] \copy1.alu._shout_l_T_3 ;
  (* hdlname = "copy1 alu _shout_l_T_33" *)
  wire [59:0] \copy1.alu._shout_l_T_33 ;
  (* hdlname = "copy1 alu _shout_l_T_35" *)
  (* src = "verilog/rocket_clean.sv:199307.15-199307.28" *)
  wire [63:0] \copy1.alu._shout_l_T_35 ;
  (* hdlname = "copy1 alu _shout_l_T_37" *)
  (* src = "verilog/rocket_clean.sv:199308.15-199308.28" *)
  wire [63:0] \copy1.alu._shout_l_T_37 ;
  (* hdlname = "copy1 alu _shout_l_T_38" *)
  (* src = "verilog/rocket_clean.sv:199309.15-199309.28" *)
  wire [63:0] \copy1.alu._shout_l_T_38 ;
  (* hdlname = "copy1 alu _shout_l_T_43" *)
  wire [61:0] \copy1.alu._shout_l_T_43 ;
  (* hdlname = "copy1 alu _shout_l_T_45" *)
  (* src = "verilog/rocket_clean.sv:199312.15-199312.28" *)
  wire [63:0] \copy1.alu._shout_l_T_45 ;
  (* hdlname = "copy1 alu _shout_l_T_47" *)
  (* src = "verilog/rocket_clean.sv:199313.15-199313.28" *)
  wire [63:0] \copy1.alu._shout_l_T_47 ;
  (* hdlname = "copy1 alu _shout_l_T_48" *)
  (* src = "verilog/rocket_clean.sv:199314.15-199314.28" *)
  wire [63:0] \copy1.alu._shout_l_T_48 ;
  (* hdlname = "copy1 alu _shout_l_T_5" *)
  (* src = "verilog/rocket_clean.sv:199292.15-199292.27" *)
  wire [63:0] \copy1.alu._shout_l_T_5 ;
  (* hdlname = "copy1 alu _shout_l_T_53" *)
  wire [62:0] \copy1.alu._shout_l_T_53 ;
  (* hdlname = "copy1 alu _shout_l_T_55" *)
  (* src = "verilog/rocket_clean.sv:199317.15-199317.28" *)
  wire [63:0] \copy1.alu._shout_l_T_55 ;
  (* hdlname = "copy1 alu _shout_l_T_57" *)
  (* src = "verilog/rocket_clean.sv:199318.15-199318.28" *)
  wire [63:0] \copy1.alu._shout_l_T_57 ;
  (* hdlname = "copy1 alu _shout_l_T_7" *)
  (* src = "verilog/rocket_clean.sv:199293.15-199293.27" *)
  wire [63:0] \copy1.alu._shout_l_T_7 ;
  (* hdlname = "copy1 alu _shout_l_T_8" *)
  (* src = "verilog/rocket_clean.sv:199294.15-199294.27" *)
  wire [63:0] \copy1.alu._shout_l_T_8 ;
  (* hdlname = "copy1 alu _shout_r_T_2" *)
  (* src = "verilog/rocket_clean.sv:199286.9-199286.21" *)
  wire \copy1.alu._shout_r_T_2 ;
  (* hdlname = "copy1 alu _shout_r_T_4" *)
  (* src = "verilog/rocket_clean.sv:199287.15-199287.27" *)
  wire [64:0] \copy1.alu._shout_r_T_4 ;
  (* hdlname = "copy1 alu _shout_r_T_5" *)
  (* src = "verilog/rocket_clean.sv:199288.15-199288.27" *)
  (* unused_bits = "64" *)
  wire [64:0] \copy1.alu._shout_r_T_5 ;
  (* hdlname = "copy1 alu _slt_T_7" *)
  (* src = "verilog/rocket_clean.sv:199244.9-199244.17" *)
  wire \copy1.alu._slt_T_7 ;
  (* hdlname = "copy1 alu in1_xor_in2" *)
  (* src = "verilog/rocket_clean.sv:199241.15-199241.26" *)
  wire [63:0] \copy1.alu.in1_xor_in2 ;
  (* hdlname = "copy1 alu in2_inv" *)
  (* src = "verilog/rocket_clean.sv:199240.15-199240.22" *)
  wire [63:0] \copy1.alu.in2_inv ;
  (* hdlname = "copy1 alu io_adder_out" *)
  (* src = "verilog/rocket_clean.sv:199236.17-199236.29" *)
  wire [63:0] \copy1.alu.io_adder_out ;
  (* hdlname = "copy1 alu io_cmp_out" *)
  (* src = "verilog/rocket_clean.sv:199237.17-199237.27" *)
  wire \copy1.alu.io_cmp_out ;
  (* hdlname = "copy1 alu io_dw" *)
  (* src = "verilog/rocket_clean.sv:199231.17-199231.22" *)
  wire \copy1.alu.io_dw ;
  (* hdlname = "copy1 alu io_fn" *)
  (* src = "verilog/rocket_clean.sv:199232.17-199232.22" *)
  wire [3:0] \copy1.alu.io_fn ;
  (* hdlname = "copy1 alu io_in1" *)
  (* src = "verilog/rocket_clean.sv:199234.17-199234.23" *)
  wire [63:0] \copy1.alu.io_in1 ;
  (* hdlname = "copy1 alu io_in2" *)
  (* src = "verilog/rocket_clean.sv:199233.17-199233.23" *)
  wire [63:0] \copy1.alu.io_in2 ;
  (* hdlname = "copy1 alu io_out" *)
  (* src = "verilog/rocket_clean.sv:199235.17-199235.23" *)
  wire [63:0] \copy1.alu.io_out ;
  (* hdlname = "copy1 alu logic_" *)
  (* src = "verilog/rocket_clean.sv:199327.15-199327.21" *)
  wire [63:0] \copy1.alu.logic_ ;
  (* hdlname = "copy1 alu out" *)
  (* src = "verilog/rocket_clean.sv:199333.15-199333.18" *)
  wire [63:0] \copy1.alu.out ;
  (* hdlname = "copy1 alu shamt" *)
  (* src = "verilog/rocket_clean.sv:199252.14-199252.19" *)
  wire [5:0] \copy1.alu.shamt ;
  (* hdlname = "copy1 alu shift_logic" *)
  (* src = "verilog/rocket_clean.sv:199332.15-199332.26" *)
  wire [63:0] \copy1.alu.shift_logic ;
  (* hdlname = "copy1 alu shin" *)
  (* src = "verilog/rocket_clean.sv:199285.15-199285.19" *)
  wire [63:0] \copy1.alu.shin ;
  (* hdlname = "copy1 alu shin_r" *)
  (* src = "verilog/rocket_clean.sv:199253.15-199253.21" *)
  wire [63:0] \copy1.alu.shin_r ;
  (* hdlname = "copy1 alu shout" *)
  (* src = "verilog/rocket_clean.sv:199322.15-199322.20" *)
  wire [63:0] \copy1.alu.shout ;
  (* hdlname = "copy1 alu shout_l" *)
  (* src = "verilog/rocket_clean.sv:199319.15-199319.22" *)
  wire [63:0] \copy1.alu.shout_l ;
  (* hdlname = "copy1 alu shout_r" *)
  (* src = "verilog/rocket_clean.sv:199289.15-199289.22" *)
  wire [63:0] \copy1.alu.shout_r ;
  (* hdlname = "copy1 alu slt" *)
  (* src = "verilog/rocket_clean.sv:199245.9-199245.12" *)
  wire \copy1.alu.slt ;
  (* hdlname = "copy1 alu_io_adder_out" *)
  (* src = "verilog/rocket_clean.sv:200335.15-200335.31" *)
  (* unused_bits = "40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.alu_io_adder_out ;
  (* hdlname = "copy1 alu_io_cmp_out" *)
  (* src = "verilog/rocket_clean.sv:200336.9-200336.23" *)
  wire \copy1.alu_io_cmp_out ;
  (* hdlname = "copy1 alu_io_dw" *)
  (* src = "verilog/rocket_clean.sv:200330.9-200330.18" *)
  wire \copy1.alu_io_dw ;
  (* hdlname = "copy1 alu_io_fn" *)
  (* src = "verilog/rocket_clean.sv:200331.14-200331.23" *)
  wire [3:0] \copy1.alu_io_fn ;
  (* hdlname = "copy1 alu_io_in1" *)
  (* src = "verilog/rocket_clean.sv:200333.15-200333.25" *)
  wire [63:0] \copy1.alu_io_in1 ;
  (* hdlname = "copy1 alu_io_in2" *)
  (* src = "verilog/rocket_clean.sv:200332.15-200332.25" *)
  wire [63:0] \copy1.alu_io_in2 ;
  (* hdlname = "copy1 alu_io_out" *)
  (* src = "verilog/rocket_clean.sv:200334.15-200334.25" *)
  wire [63:0] \copy1.alu_io_out ;
  (* hdlname = "copy1 blocked" *)
  (* src = "verilog/rocket_clean.sv:201099.8-201099.15" *)
  reg \copy1.blocked ;
  (* hdlname = "copy1 bpu _GEN_11" *)
  (* src = "verilog/rocket_clean.sv:199208.15-199208.22" *)
  wire [38:0] \copy1.bpu._GEN_11 ;
  (* hdlname = "copy1 bpu _en_T_1" *)
  (* src = "verilog/rocket_clean.sv:199199.14-199199.21" *)
  wire [3:0] \copy1.bpu._en_T_1 ;
  (* hdlname = "copy1 bpu _en_T_2" *)
  wire \copy1.bpu._en_T_2 ;
  (* hdlname = "copy1 bpu _io_xcpt_ld_T" *)
  (* src = "verilog/rocket_clean.sv:199222.9-199222.22" *)
  wire \copy1.bpu._io_xcpt_ld_T ;
  (* hdlname = "copy1 bpu _r_T_10" *)
  (* src = "verilog/rocket_clean.sv:199205.9-199205.16" *)
  wire \copy1.bpu._r_T_10 ;
  (* hdlname = "copy1 bpu _r_T_12" *)
  (* src = "verilog/rocket_clean.sv:199206.9-199206.16" *)
  wire \copy1.bpu._r_T_12 ;
  (* hdlname = "copy1 bpu _r_T_13" *)
  (* src = "verilog/rocket_clean.sv:199207.14-199207.21" *)
  wire [3:0] \copy1.bpu._r_T_13 ;
  (* hdlname = "copy1 bpu _r_T_14" *)
  (* src = "verilog/rocket_clean.sv:199209.15-199209.22" *)
  wire [38:0] \copy1.bpu._r_T_14 ;
  (* hdlname = "copy1 bpu _r_T_15" *)
  (* src = "verilog/rocket_clean.sv:199210.15-199210.22" *)
  wire [38:0] \copy1.bpu._r_T_15 ;
  (* hdlname = "copy1 bpu _r_T_24" *)
  (* src = "verilog/rocket_clean.sv:199211.15-199211.22" *)
  wire [38:0] \copy1.bpu._r_T_24 ;
  (* hdlname = "copy1 bpu _r_T_25" *)
  (* src = "verilog/rocket_clean.sv:199212.9-199212.16" *)
  wire \copy1.bpu._r_T_25 ;
  (* hdlname = "copy1 bpu _r_T_26" *)
  (* src = "verilog/rocket_clean.sv:199213.9-199213.16" *)
  wire \copy1.bpu._r_T_26 ;
  (* hdlname = "copy1 bpu _r_T_4" *)
  (* src = "verilog/rocket_clean.sv:199202.9-199202.15" *)
  wire \copy1.bpu._r_T_4 ;
  (* hdlname = "copy1 bpu _r_T_5" *)
  (* src = "verilog/rocket_clean.sv:199203.15-199203.21" *)
  wire [38:0] \copy1.bpu._r_T_5 ;
  (* hdlname = "copy1 bpu _r_T_8" *)
  (* src = "verilog/rocket_clean.sv:199204.9-199204.15" *)
  wire \copy1.bpu._r_T_8 ;
  (* hdlname = "copy1 bpu _x_T_14" *)
  (* src = "verilog/rocket_clean.sv:199218.15-199218.22" *)
  wire [38:0] \copy1.bpu._x_T_14 ;
  (* hdlname = "copy1 bpu _x_T_25" *)
  (* src = "verilog/rocket_clean.sv:199219.9-199219.16" *)
  wire \copy1.bpu._x_T_25 ;
  (* hdlname = "copy1 bpu _x_T_26" *)
  (* src = "verilog/rocket_clean.sv:199220.9-199220.16" *)
  wire \copy1.bpu._x_T_26 ;
  (* hdlname = "copy1 bpu _x_T_4" *)
  (* src = "verilog/rocket_clean.sv:199216.9-199216.15" *)
  wire \copy1.bpu._x_T_4 ;
  (* hdlname = "copy1 bpu _x_T_5" *)
  (* src = "verilog/rocket_clean.sv:199217.15-199217.21" *)
  wire [38:0] \copy1.bpu._x_T_5 ;
  (* hdlname = "copy1 bpu en" *)
  (* src = "verilog/rocket_clean.sv:199201.9-199201.11" *)
  wire \copy1.bpu.en ;
  (* hdlname = "copy1 bpu io_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:199189.17-199189.32" *)
  wire [38:0] \copy1.bpu.io_bp_0_address ;
  (* hdlname = "copy1 bpu io_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:199181.17-199181.39" *)
  wire \copy1.bpu.io_bp_0_control_action ;
  (* hdlname = "copy1 bpu io_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:199183.17-199183.34" *)
  wire \copy1.bpu.io_bp_0_control_m ;
  (* hdlname = "copy1 bpu io_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:199188.17-199188.34" *)
  wire \copy1.bpu.io_bp_0_control_r ;
  (* hdlname = "copy1 bpu io_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:199184.17-199184.34" *)
  wire \copy1.bpu.io_bp_0_control_s ;
  (* hdlname = "copy1 bpu io_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:199182.17-199182.39" *)
  wire [1:0] \copy1.bpu.io_bp_0_control_tmatch ;
  (* hdlname = "copy1 bpu io_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:199185.17-199185.34" *)
  wire \copy1.bpu.io_bp_0_control_u ;
  (* hdlname = "copy1 bpu io_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:199187.17-199187.34" *)
  wire \copy1.bpu.io_bp_0_control_w ;
  (* hdlname = "copy1 bpu io_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:199186.17-199186.34" *)
  wire \copy1.bpu.io_bp_0_control_x ;
  (* hdlname = "copy1 bpu io_debug_if" *)
  (* src = "verilog/rocket_clean.sv:199195.17-199195.28" *)
  wire \copy1.bpu.io_debug_if ;
  (* hdlname = "copy1 bpu io_debug_ld" *)
  (* src = "verilog/rocket_clean.sv:199196.17-199196.28" *)
  wire \copy1.bpu.io_debug_ld ;
  (* hdlname = "copy1 bpu io_debug_st" *)
  (* src = "verilog/rocket_clean.sv:199197.17-199197.28" *)
  wire \copy1.bpu.io_debug_st ;
  (* hdlname = "copy1 bpu io_ea" *)
  (* src = "verilog/rocket_clean.sv:199191.17-199191.22" *)
  wire [38:0] \copy1.bpu.io_ea ;
  (* hdlname = "copy1 bpu io_pc" *)
  (* src = "verilog/rocket_clean.sv:199190.17-199190.22" *)
  wire [38:0] \copy1.bpu.io_pc ;
  (* hdlname = "copy1 bpu io_status_debug" *)
  (* src = "verilog/rocket_clean.sv:199179.17-199179.32" *)
  wire \copy1.bpu.io_status_debug ;
  (* hdlname = "copy1 bpu io_status_prv" *)
  (* src = "verilog/rocket_clean.sv:199180.17-199180.30" *)
  wire [1:0] \copy1.bpu.io_status_prv ;
  (* hdlname = "copy1 bpu io_xcpt_if" *)
  (* src = "verilog/rocket_clean.sv:199192.17-199192.27" *)
  wire \copy1.bpu.io_xcpt_if ;
  (* hdlname = "copy1 bpu io_xcpt_ld" *)
  (* src = "verilog/rocket_clean.sv:199193.17-199193.27" *)
  wire \copy1.bpu.io_xcpt_ld ;
  (* hdlname = "copy1 bpu io_xcpt_st" *)
  (* src = "verilog/rocket_clean.sv:199194.17-199194.27" *)
  wire \copy1.bpu.io_xcpt_st ;
  (* hdlname = "copy1 bpu r" *)
  (* src = "verilog/rocket_clean.sv:199214.9-199214.10" *)
  wire \copy1.bpu.r ;
  (* hdlname = "copy1 bpu w" *)
  (* src = "verilog/rocket_clean.sv:199215.9-199215.10" *)
  wire \copy1.bpu.w ;
  (* hdlname = "copy1 bpu x" *)
  (* src = "verilog/rocket_clean.sv:199221.9-199221.10" *)
  wire \copy1.bpu.x ;
  (* hdlname = "copy1 bpu_io_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:200321.15-200321.34" *)
  wire [38:0] \copy1.bpu_io_bp_0_address ;
  (* hdlname = "copy1 bpu_io_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:200313.9-200313.35" *)
  wire \copy1.bpu_io_bp_0_control_action ;
  (* hdlname = "copy1 bpu_io_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:200315.9-200315.30" *)
  wire \copy1.bpu_io_bp_0_control_m ;
  (* hdlname = "copy1 bpu_io_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:200320.9-200320.30" *)
  wire \copy1.bpu_io_bp_0_control_r ;
  (* hdlname = "copy1 bpu_io_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:200316.9-200316.30" *)
  wire \copy1.bpu_io_bp_0_control_s ;
  (* hdlname = "copy1 bpu_io_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:200314.14-200314.40" *)
  wire [1:0] \copy1.bpu_io_bp_0_control_tmatch ;
  (* hdlname = "copy1 bpu_io_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:200317.9-200317.30" *)
  wire \copy1.bpu_io_bp_0_control_u ;
  (* hdlname = "copy1 bpu_io_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:200319.9-200319.30" *)
  wire \copy1.bpu_io_bp_0_control_w ;
  (* hdlname = "copy1 bpu_io_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:200318.9-200318.30" *)
  wire \copy1.bpu_io_bp_0_control_x ;
  (* hdlname = "copy1 bpu_io_debug_if" *)
  (* src = "verilog/rocket_clean.sv:200327.9-200327.24" *)
  wire \copy1.bpu_io_debug_if ;
  (* hdlname = "copy1 bpu_io_debug_ld" *)
  (* src = "verilog/rocket_clean.sv:200328.9-200328.24" *)
  wire \copy1.bpu_io_debug_ld ;
  (* hdlname = "copy1 bpu_io_debug_st" *)
  (* src = "verilog/rocket_clean.sv:200329.9-200329.24" *)
  wire \copy1.bpu_io_debug_st ;
  (* hdlname = "copy1 bpu_io_ea" *)
  (* src = "verilog/rocket_clean.sv:200323.15-200323.24" *)
  wire [38:0] \copy1.bpu_io_ea ;
  (* hdlname = "copy1 bpu_io_pc" *)
  (* src = "verilog/rocket_clean.sv:200322.15-200322.24" *)
  wire [38:0] \copy1.bpu_io_pc ;
  (* hdlname = "copy1 bpu_io_status_debug" *)
  (* src = "verilog/rocket_clean.sv:200311.9-200311.28" *)
  wire \copy1.bpu_io_status_debug ;
  (* hdlname = "copy1 bpu_io_status_prv" *)
  (* src = "verilog/rocket_clean.sv:200312.14-200312.31" *)
  wire [1:0] \copy1.bpu_io_status_prv ;
  (* hdlname = "copy1 bpu_io_xcpt_if" *)
  (* src = "verilog/rocket_clean.sv:200324.9-200324.23" *)
  wire \copy1.bpu_io_xcpt_if ;
  (* hdlname = "copy1 bpu_io_xcpt_ld" *)
  (* src = "verilog/rocket_clean.sv:200325.9-200325.23" *)
  wire \copy1.bpu_io_xcpt_ld ;
  (* hdlname = "copy1 bpu_io_xcpt_st" *)
  (* src = "verilog/rocket_clean.sv:200326.9-200326.23" *)
  wire \copy1.bpu_io_xcpt_st ;
  (* hdlname = "copy1 clock" *)
  (* src = "verilog/rocket_clean.sv:199855.17-199855.22" *)
  wire \copy1.clock ;
  (* hdlname = "copy1 coreMonitorBundle_inst" *)
  (* src = "verilog/rocket_clean.sv:201286.15-201286.37" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy1.coreMonitorBundle_inst ;
  (* hdlname = "copy1 coreMonitorBundle_pc" *)
  (* src = "verilog/rocket_clean.sv:201272.15-201272.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.coreMonitorBundle_pc ;
  (* hdlname = "copy1 csr _GEN_0" *)
  wire [5:0] \copy1.csr._GEN_0 ;
  (* hdlname = "copy1 csr _GEN_1" *)
  (* src = "verilog/rocket_clean.sv:197289.15-197289.21" *)
  wire [57:0] \copy1.csr._GEN_1 ;
  (* hdlname = "copy1 csr _GEN_147" *)
  (* src = "verilog/rocket_clean.sv:197691.9-197691.17" *)
  wire \copy1.csr._GEN_147 ;
  (* hdlname = "copy1 csr _GEN_148" *)
  (* src = "verilog/rocket_clean.sv:197692.15-197692.23" *)
  wire [39:0] \copy1.csr._GEN_148 ;
  (* hdlname = "copy1 csr _GEN_150" *)
  (* src = "verilog/rocket_clean.sv:197693.14-197693.22" *)
  wire [1:0] \copy1.csr._GEN_150 ;
  (* hdlname = "copy1 csr _GEN_152" *)
  (* src = "verilog/rocket_clean.sv:197191.14-197191.22" *)
  wire [1:0] \copy1.csr._GEN_152 ;
  (* hdlname = "copy1 csr _GEN_167" *)
  (* src = "verilog/rocket_clean.sv:197694.15-197694.23" *)
  wire [39:0] \copy1.csr._GEN_167 ;
  (* hdlname = "copy1 csr _GEN_168" *)
  (* src = "verilog/rocket_clean.sv:197695.15-197695.23" *)
  wire [63:0] \copy1.csr._GEN_168 ;
  (* hdlname = "copy1 csr _GEN_169" *)
  (* src = "verilog/rocket_clean.sv:197696.15-197696.23" *)
  wire [39:0] \copy1.csr._GEN_169 ;
  (* hdlname = "copy1 csr _GEN_171" *)
  (* src = "verilog/rocket_clean.sv:197697.9-197697.17" *)
  wire \copy1.csr._GEN_171 ;
  (* hdlname = "copy1 csr _GEN_172" *)
  wire \copy1.csr._GEN_172 ;
  (* hdlname = "copy1 csr _GEN_173" *)
  (* src = "verilog/rocket_clean.sv:197699.9-197699.17" *)
  wire \copy1.csr._GEN_173 ;
  (* hdlname = "copy1 csr _GEN_176" *)
  (* src = "verilog/rocket_clean.sv:197700.15-197700.23" *)
  wire [39:0] \copy1.csr._GEN_176 ;
  (* hdlname = "copy1 csr _GEN_177" *)
  (* src = "verilog/rocket_clean.sv:197701.15-197701.23" *)
  wire [63:0] \copy1.csr._GEN_177 ;
  (* hdlname = "copy1 csr _GEN_178" *)
  (* src = "verilog/rocket_clean.sv:197702.15-197702.23" *)
  wire [39:0] \copy1.csr._GEN_178 ;
  (* hdlname = "copy1 csr _GEN_180" *)
  (* src = "verilog/rocket_clean.sv:197703.9-197703.17" *)
  wire \copy1.csr._GEN_180 ;
  (* hdlname = "copy1 csr _GEN_181" *)
  (* src = "verilog/rocket_clean.sv:197704.14-197704.22" *)
  wire [1:0] \copy1.csr._GEN_181 ;
  (* hdlname = "copy1 csr _GEN_182" *)
  (* src = "verilog/rocket_clean.sv:197705.9-197705.17" *)
  wire \copy1.csr._GEN_182 ;
  (* hdlname = "copy1 csr _GEN_184" *)
  (* src = "verilog/rocket_clean.sv:197706.9-197706.17" *)
  wire \copy1.csr._GEN_184 ;
  (* hdlname = "copy1 csr _GEN_185" *)
  (* src = "verilog/rocket_clean.sv:197707.15-197707.23" *)
  wire [39:0] \copy1.csr._GEN_185 ;
  (* hdlname = "copy1 csr _GEN_187" *)
  (* src = "verilog/rocket_clean.sv:197708.14-197708.22" *)
  wire [1:0] \copy1.csr._GEN_187 ;
  (* hdlname = "copy1 csr _GEN_189" *)
  (* src = "verilog/rocket_clean.sv:197192.14-197192.22" *)
  wire [1:0] \copy1.csr._GEN_189 ;
  (* hdlname = "copy1 csr _GEN_2" *)
  wire [5:0] \copy1.csr._GEN_2 ;
  (* hdlname = "copy1 csr _GEN_204" *)
  (* src = "verilog/rocket_clean.sv:197709.15-197709.23" *)
  wire [39:0] \copy1.csr._GEN_204 ;
  (* hdlname = "copy1 csr _GEN_205" *)
  (* src = "verilog/rocket_clean.sv:197710.15-197710.23" *)
  wire [63:0] \copy1.csr._GEN_205 ;
  (* hdlname = "copy1 csr _GEN_206" *)
  (* src = "verilog/rocket_clean.sv:197711.15-197711.23" *)
  wire [39:0] \copy1.csr._GEN_206 ;
  (* hdlname = "copy1 csr _GEN_208" *)
  (* src = "verilog/rocket_clean.sv:197712.9-197712.17" *)
  wire \copy1.csr._GEN_208 ;
  (* hdlname = "copy1 csr _GEN_209" *)
  wire \copy1.csr._GEN_209 ;
  (* hdlname = "copy1 csr _GEN_210" *)
  (* src = "verilog/rocket_clean.sv:197714.9-197714.17" *)
  wire \copy1.csr._GEN_210 ;
  (* hdlname = "copy1 csr _GEN_213" *)
  (* src = "verilog/rocket_clean.sv:197715.15-197715.23" *)
  wire [39:0] \copy1.csr._GEN_213 ;
  (* hdlname = "copy1 csr _GEN_214" *)
  (* src = "verilog/rocket_clean.sv:197716.15-197716.23" *)
  wire [63:0] \copy1.csr._GEN_214 ;
  (* hdlname = "copy1 csr _GEN_215" *)
  (* src = "verilog/rocket_clean.sv:197717.15-197717.23" *)
  wire [39:0] \copy1.csr._GEN_215 ;
  (* hdlname = "copy1 csr _GEN_217" *)
  (* src = "verilog/rocket_clean.sv:197718.9-197718.17" *)
  wire \copy1.csr._GEN_217 ;
  (* hdlname = "copy1 csr _GEN_218" *)
  (* src = "verilog/rocket_clean.sv:197719.14-197719.22" *)
  wire [1:0] \copy1.csr._GEN_218 ;
  (* hdlname = "copy1 csr _GEN_219" *)
  (* src = "verilog/rocket_clean.sv:197720.9-197720.17" *)
  wire \copy1.csr._GEN_219 ;
  (* hdlname = "copy1 csr _GEN_238" *)
  (* src = "verilog/rocket_clean.sv:197152.14-197152.22" *)
  wire [1:0] \copy1.csr._GEN_238 ;
  (* hdlname = "copy1 csr _GEN_241" *)
  (* src = "verilog/rocket_clean.sv:197721.15-197721.23" *)
  wire [39:0] \copy1.csr._GEN_241 ;
  (* hdlname = "copy1 csr _GEN_243" *)
  (* src = "verilog/rocket_clean.sv:197722.9-197722.17" *)
  wire \copy1.csr._GEN_243 ;
  (* hdlname = "copy1 csr _GEN_244" *)
  (* src = "verilog/rocket_clean.sv:197723.9-197723.17" *)
  wire \copy1.csr._GEN_244 ;
  (* hdlname = "copy1 csr _GEN_245" *)
  (* src = "verilog/rocket_clean.sv:197724.14-197724.22" *)
  wire [1:0] \copy1.csr._GEN_245 ;
  (* hdlname = "copy1 csr _GEN_247" *)
  (* src = "verilog/rocket_clean.sv:197725.9-197725.17" *)
  wire \copy1.csr._GEN_247 ;
  (* hdlname = "copy1 csr _GEN_248" *)
  (* src = "verilog/rocket_clean.sv:197726.9-197726.17" *)
  wire \copy1.csr._GEN_248 ;
  (* hdlname = "copy1 csr _GEN_249" *)
  wire \copy1.csr._GEN_249 ;
  (* hdlname = "copy1 csr _GEN_252" *)
  (* src = "verilog/rocket_clean.sv:197728.15-197728.23" *)
  wire [39:0] \copy1.csr._GEN_252 ;
  (* hdlname = "copy1 csr _GEN_259" *)
  (* src = "verilog/rocket_clean.sv:197729.9-197729.17" *)
  wire \copy1.csr._GEN_259 ;
  (* hdlname = "copy1 csr _GEN_260" *)
  (* src = "verilog/rocket_clean.sv:197730.9-197730.17" *)
  wire \copy1.csr._GEN_260 ;
  (* hdlname = "copy1 csr _GEN_261" *)
  (* src = "verilog/rocket_clean.sv:197731.14-197731.22" *)
  wire [1:0] \copy1.csr._GEN_261 ;
  (* hdlname = "copy1 csr _GEN_263" *)
  (* src = "verilog/rocket_clean.sv:197732.9-197732.17" *)
  wire \copy1.csr._GEN_263 ;
  (* hdlname = "copy1 csr _GEN_264" *)
  (* src = "verilog/rocket_clean.sv:197733.9-197733.17" *)
  wire \copy1.csr._GEN_264 ;
  (* hdlname = "copy1 csr _GEN_265" *)
  (* src = "verilog/rocket_clean.sv:197734.9-197734.17" *)
  wire \copy1.csr._GEN_265 ;
  (* hdlname = "copy1 csr _GEN_266" *)
  wire \copy1.csr._GEN_266 ;
  (* hdlname = "copy1 csr _GEN_268" *)
  (* src = "verilog/rocket_clean.sv:197736.15-197736.23" *)
  wire [63:0] \copy1.csr._GEN_268 ;
  (* hdlname = "copy1 csr _GEN_275" *)
  (* src = "verilog/rocket_clean.sv:197737.9-197737.17" *)
  wire \copy1.csr._GEN_275 ;
  (* hdlname = "copy1 csr _GEN_276" *)
  (* src = "verilog/rocket_clean.sv:197738.9-197738.17" *)
  wire \copy1.csr._GEN_276 ;
  (* hdlname = "copy1 csr _GEN_277" *)
  (* src = "verilog/rocket_clean.sv:197739.14-197739.22" *)
  wire [1:0] \copy1.csr._GEN_277 ;
  (* hdlname = "copy1 csr _GEN_280" *)
  (* src = "verilog/rocket_clean.sv:197740.9-197740.17" *)
  wire \copy1.csr._GEN_280 ;
  (* hdlname = "copy1 csr _GEN_281" *)
  (* src = "verilog/rocket_clean.sv:197742.9-197742.17" *)
  wire \copy1.csr._GEN_281 ;
  (* hdlname = "copy1 csr _GEN_282" *)
  (* src = "verilog/rocket_clean.sv:197858.14-197858.22" *)
  wire [4:0] \copy1.csr._GEN_282 ;
  (* hdlname = "copy1 csr _GEN_288" *)
  wire \copy1.csr._GEN_288 ;
  (* hdlname = "copy1 csr _GEN_3" *)
  (* src = "verilog/rocket_clean.sv:197299.15-197299.21" *)
  wire [57:0] \copy1.csr._GEN_3 ;
  (* hdlname = "copy1 csr _GEN_304" *)
  wire [39:0] \copy1.csr._GEN_304 ;
  (* hdlname = "copy1 csr _GEN_306" *)
  wire [31:0] \copy1.csr._GEN_306 ;
  (* hdlname = "copy1 csr _GEN_308" *)
  wire [39:0] \copy1.csr._GEN_308 ;
  (* hdlname = "copy1 csr _GEN_309" *)
  (* src = "verilog/rocket_clean.sv:197902.15-197902.23" *)
  wire [63:0] \copy1.csr._GEN_309 ;
  (* hdlname = "copy1 csr _GEN_310" *)
  wire [5:0] \copy1.csr._GEN_310 ;
  (* hdlname = "copy1 csr _GEN_312" *)
  wire [5:0] \copy1.csr._GEN_312 ;
  (* hdlname = "copy1 csr _GEN_315" *)
  (* src = "verilog/rocket_clean.sv:197905.15-197905.23" *)
  wire [63:0] \copy1.csr._GEN_315 ;
  (* hdlname = "copy1 csr _GEN_317" *)
  wire [2:0] \copy1.csr._GEN_317 ;
  (* hdlname = "copy1 csr _GEN_319" *)
  wire [4:0] \copy1.csr._GEN_319 ;
  (* hdlname = "copy1 csr _GEN_320" *)
  (* src = "verilog/rocket_clean.sv:197908.15-197908.23" *)
  wire [63:0] \copy1.csr._GEN_320 ;
  (* hdlname = "copy1 csr _GEN_326" *)
  wire [39:0] \copy1.csr._GEN_326 ;
  (* hdlname = "copy1 csr _GEN_330" *)
  (* src = "verilog/rocket_clean.sv:197915.14-197915.22" *)
  wire [1:0] \copy1.csr._GEN_330 ;
  (* hdlname = "copy1 csr _GEN_342" *)
  wire [39:0] \copy1.csr._GEN_342 ;
  (* hdlname = "copy1 csr _GEN_343" *)
  (* src = "verilog/rocket_clean.sv:197932.15-197932.23" *)
  wire [63:0] \copy1.csr._GEN_343 ;
  (* hdlname = "copy1 csr _GEN_345" *)
  (* src = "verilog/rocket_clean.sv:197934.15-197934.23" *)
  wire [63:0] \copy1.csr._GEN_345 ;
  (* hdlname = "copy1 csr _GEN_348" *)
  wire [31:0] \copy1.csr._GEN_348 ;
  (* hdlname = "copy1 csr _GEN_349" *)
  wire [31:0] \copy1.csr._GEN_349 ;
  (* hdlname = "copy1 csr _GEN_351" *)
  wire [38:0] \copy1.csr._GEN_351 ;
  (* hdlname = "copy1 csr _GEN_352" *)
  (* src = "verilog/rocket_clean.sv:197944.9-197944.17" *)
  wire \copy1.csr._GEN_352 ;
  (* hdlname = "copy1 csr _GEN_36" *)
  (* src = "verilog/rocket_clean.sv:197162.14-197162.21" *)
  wire [3:0] \copy1.csr._GEN_36 ;
  (* hdlname = "copy1 csr _GEN_368" *)
  wire [38:0] \copy1.csr._GEN_368 ;
  (* hdlname = "copy1 csr _GEN_37" *)
  (* src = "verilog/rocket_clean.sv:197283.14-197283.21" *)
  wire [5:0] \copy1.csr._GEN_37 ;
  (* hdlname = "copy1 csr _GEN_42" *)
  (* src = "verilog/rocket_clean.sv:197293.14-197293.21" *)
  wire [5:0] \copy1.csr._GEN_42 ;
  (* hdlname = "copy1 csr _GEN_423" *)
  (* src = "verilog/rocket_clean.sv:197953.15-197953.23" *)
  wire [63:0] \copy1.csr._GEN_423 ;
  (* hdlname = "copy1 csr _GEN_43" *)
  wire [11:0] \copy1.csr._GEN_43 ;
  (* hdlname = "copy1 csr _GEN_430" *)
  wire [29:0] \copy1.csr._GEN_430 ;
  (* hdlname = "copy1 csr _GEN_437" *)
  wire [29:0] \copy1.csr._GEN_437 ;
  (* hdlname = "copy1 csr _GEN_444" *)
  (* src = "verilog/rocket_clean.sv:197977.15-197977.23" *)
  wire [63:0] \copy1.csr._GEN_444 ;
  (* hdlname = "copy1 csr _GEN_451" *)
  wire [29:0] \copy1.csr._GEN_451 ;
  (* hdlname = "copy1 csr _GEN_458" *)
  wire [29:0] \copy1.csr._GEN_458 ;
  (* hdlname = "copy1 csr _GEN_465" *)
  (* src = "verilog/rocket_clean.sv:198001.15-198001.23" *)
  wire [63:0] \copy1.csr._GEN_465 ;
  (* hdlname = "copy1 csr _GEN_472" *)
  wire [29:0] \copy1.csr._GEN_472 ;
  (* hdlname = "copy1 csr _GEN_48" *)
  (* src = "verilog/rocket_clean.sv:197668.9-197668.16" *)
  wire \copy1.csr._GEN_48 ;
  (* hdlname = "copy1 csr _GEN_485" *)
  (* src = "verilog/rocket_clean.sv:198012.14-198012.22" *)
  wire [1:0] \copy1.csr._GEN_485 ;
  (* hdlname = "copy1 csr _GEN_50" *)
  (* src = "verilog/rocket_clean.sv:197669.9-197669.16" *)
  wire \copy1.csr._GEN_50 ;
  (* hdlname = "copy1 csr _GEN_500" *)
  wire [39:0] \copy1.csr._GEN_500 ;
  (* hdlname = "copy1 csr _GEN_502" *)
  wire [31:0] \copy1.csr._GEN_502 ;
  (* hdlname = "copy1 csr _GEN_504" *)
  (* src = "verilog/rocket_clean.sv:198015.15-198015.23" *)
  wire [63:0] \copy1.csr._GEN_504 ;
  (* hdlname = "copy1 csr _GEN_505" *)
  (* src = "verilog/rocket_clean.sv:198016.15-198016.23" *)
  wire [63:0] \copy1.csr._GEN_505 ;
  (* hdlname = "copy1 csr _GEN_506" *)
  (* src = "verilog/rocket_clean.sv:198017.15-198017.23" *)
  wire [63:0] \copy1.csr._GEN_506 ;
  (* hdlname = "copy1 csr _GEN_508" *)
  (* src = "verilog/rocket_clean.sv:198018.15-198018.23" *)
  wire [63:0] \copy1.csr._GEN_508 ;
  (* hdlname = "copy1 csr _GEN_511" *)
  (* src = "verilog/rocket_clean.sv:198019.15-198019.23" *)
  wire [63:0] \copy1.csr._GEN_511 ;
  (* hdlname = "copy1 csr _GEN_512" *)
  (* src = "verilog/rocket_clean.sv:198020.15-198020.23" *)
  wire [63:0] \copy1.csr._GEN_512 ;
  (* hdlname = "copy1 csr _GEN_518" *)
  wire [39:0] \copy1.csr._GEN_518 ;
  (* hdlname = "copy1 csr _GEN_523" *)
  wire [39:0] \copy1.csr._GEN_523 ;
  (* hdlname = "copy1 csr _GEN_524" *)
  (* src = "verilog/rocket_clean.sv:198023.15-198023.23" *)
  wire [63:0] \copy1.csr._GEN_524 ;
  (* hdlname = "copy1 csr _GEN_526" *)
  (* src = "verilog/rocket_clean.sv:198024.15-198024.23" *)
  wire [63:0] \copy1.csr._GEN_526 ;
  (* hdlname = "copy1 csr _GEN_529" *)
  (* src = "verilog/rocket_clean.sv:198025.15-198025.23" *)
  wire [63:0] \copy1.csr._GEN_529 ;
  (* hdlname = "copy1 csr _GEN_53" *)
  (* src = "verilog/rocket_clean.sv:197676.9-197676.16" *)
  wire \copy1.csr._GEN_53 ;
  (* hdlname = "copy1 csr _GEN_530" *)
  (* src = "verilog/rocket_clean.sv:198026.15-198026.23" *)
  wire [63:0] \copy1.csr._GEN_530 ;
  (* hdlname = "copy1 csr _GEN_532" *)
  (* src = "verilog/rocket_clean.sv:198027.15-198027.23" *)
  wire [63:0] \copy1.csr._GEN_532 ;
  (* hdlname = "copy1 csr _GEN_54" *)
  (* src = "verilog/rocket_clean.sv:197677.15-197677.22" *)
  wire [39:0] \copy1.csr._GEN_54 ;
  (* hdlname = "copy1 csr _GEN_56" *)
  (* src = "verilog/rocket_clean.sv:197678.14-197678.21" *)
  wire [1:0] \copy1.csr._GEN_56 ;
  (* hdlname = "copy1 csr _GEN_570" *)
  (* src = "verilog/rocket_clean.sv:198028.15-198028.23" *)
  wire [63:0] \copy1.csr._GEN_570 ;
  (* hdlname = "copy1 csr _GEN_577" *)
  (* src = "verilog/rocket_clean.sv:198029.15-198029.23" *)
  wire [63:0] \copy1.csr._GEN_577 ;
  (* hdlname = "copy1 csr _GEN_58" *)
  (* src = "verilog/rocket_clean.sv:197180.14-197180.21" *)
  wire [1:0] \copy1.csr._GEN_58 ;
  (* hdlname = "copy1 csr _GEN_584" *)
  (* src = "verilog/rocket_clean.sv:198030.15-198030.23" *)
  wire [63:0] \copy1.csr._GEN_584 ;
  (* hdlname = "copy1 csr _GEN_591" *)
  (* src = "verilog/rocket_clean.sv:198031.15-198031.23" *)
  wire [63:0] \copy1.csr._GEN_591 ;
  (* hdlname = "copy1 csr _GEN_598" *)
  (* src = "verilog/rocket_clean.sv:198032.15-198032.23" *)
  wire [63:0] \copy1.csr._GEN_598 ;
  (* hdlname = "copy1 csr _GEN_605" *)
  (* src = "verilog/rocket_clean.sv:198033.15-198033.23" *)
  wire [63:0] \copy1.csr._GEN_605 ;
  (* hdlname = "copy1 csr _GEN_612" *)
  (* src = "verilog/rocket_clean.sv:198034.15-198034.23" *)
  wire [63:0] \copy1.csr._GEN_612 ;
  (* hdlname = "copy1 csr _GEN_619" *)
  (* src = "verilog/rocket_clean.sv:198035.15-198035.23" *)
  wire [63:0] \copy1.csr._GEN_619 ;
  (* hdlname = "copy1 csr _GEN_659" *)
  (* src = "verilog/rocket_clean.sv:197371.15-197371.23" *)
  wire [63:0] \copy1.csr._GEN_659 ;
  (* hdlname = "copy1 csr _GEN_660" *)
  (* src = "verilog/rocket_clean.sv:197443.15-197443.23" *)
  wire [39:0] \copy1.csr._GEN_660 ;
  (* hdlname = "copy1 csr _GEN_668" *)
  wire [11:0] \copy1.csr._GEN_668 ;
  (* hdlname = "copy1 csr _GEN_669" *)
  (* src = "verilog/rocket_clean.sv:197802.15-197802.23" *)
  wire [63:0] \copy1.csr._GEN_669 ;
  (* hdlname = "copy1 csr _GEN_670" *)
  wire [30:0] \copy1.csr._GEN_670 ;
  (* hdlname = "copy1 csr _GEN_671" *)
  (* src = "verilog/rocket_clean.sv:197808.15-197808.23" *)
  wire [63:0] \copy1.csr._GEN_671 ;
  (* hdlname = "copy1 csr _GEN_672" *)
  (* src = "verilog/rocket_clean.sv:197810.15-197810.23" *)
  wire [63:0] \copy1.csr._GEN_672 ;
  (* hdlname = "copy1 csr _GEN_673" *)
  (* src = "verilog/rocket_clean.sv:197812.15-197812.23" *)
  wire [63:0] \copy1.csr._GEN_673 ;
  (* hdlname = "copy1 csr _GEN_674" *)
  (* src = "verilog/rocket_clean.sv:197814.15-197814.23" *)
  wire [63:0] \copy1.csr._GEN_674 ;
  (* hdlname = "copy1 csr _GEN_675" *)
  wire [2:0] \copy1.csr._GEN_675 ;
  (* hdlname = "copy1 csr _GEN_676" *)
  wire [2:0] \copy1.csr._GEN_676 ;
  (* hdlname = "copy1 csr _GEN_677" *)
  (* src = "verilog/rocket_clean.sv:197836.15-197836.23" *)
  wire [63:0] \copy1.csr._GEN_677 ;
  (* hdlname = "copy1 csr _GEN_678" *)
  (* src = "verilog/rocket_clean.sv:197838.15-197838.23" *)
  wire [63:0] \copy1.csr._GEN_678 ;
  (* hdlname = "copy1 csr _GEN_679" *)
  (* src = "verilog/rocket_clean.sv:197840.15-197840.23" *)
  wire [63:0] \copy1.csr._GEN_679 ;
  (* hdlname = "copy1 csr _GEN_680" *)
  (* src = "verilog/rocket_clean.sv:197842.15-197842.23" *)
  wire [63:0] \copy1.csr._GEN_680 ;
  (* hdlname = "copy1 csr _GEN_681" *)
  (* src = "verilog/rocket_clean.sv:197844.15-197844.23" *)
  wire [63:0] \copy1.csr._GEN_681 ;
  (* hdlname = "copy1 csr _GEN_682" *)
  (* src = "verilog/rocket_clean.sv:197846.15-197846.23" *)
  wire [63:0] \copy1.csr._GEN_682 ;
  (* hdlname = "copy1 csr _GEN_683" *)
  (* src = "verilog/rocket_clean.sv:197848.15-197848.23" *)
  wire [63:0] \copy1.csr._GEN_683 ;
  (* hdlname = "copy1 csr _GEN_684" *)
  (* src = "verilog/rocket_clean.sv:197850.15-197850.23" *)
  wire [63:0] \copy1.csr._GEN_684 ;
  (* hdlname = "copy1 csr _GEN_685" *)
  (* src = "verilog/rocket_clean.sv:197881.15-197881.23" *)
  wire [63:0] \copy1.csr._GEN_685 ;
  (* hdlname = "copy1 csr _GEN_686" *)
  wire [9:0] \copy1.csr._GEN_686 ;
  (* hdlname = "copy1 csr _GEN_70" *)
  (* src = "verilog/rocket_clean.sv:197679.15-197679.22" *)
  wire [39:0] \copy1.csr._GEN_70 ;
  (* hdlname = "copy1 csr _GEN_71" *)
  (* src = "verilog/rocket_clean.sv:197680.15-197680.22" *)
  wire [63:0] \copy1.csr._GEN_71 ;
  (* hdlname = "copy1 csr _GEN_72" *)
  (* src = "verilog/rocket_clean.sv:197681.15-197681.22" *)
  wire [39:0] \copy1.csr._GEN_72 ;
  (* hdlname = "copy1 csr _GEN_74" *)
  (* src = "verilog/rocket_clean.sv:197682.9-197682.16" *)
  wire \copy1.csr._GEN_74 ;
  (* hdlname = "copy1 csr _GEN_75" *)
  wire \copy1.csr._GEN_75 ;
  (* hdlname = "copy1 csr _GEN_76" *)
  (* src = "verilog/rocket_clean.sv:197684.9-197684.16" *)
  wire \copy1.csr._GEN_76 ;
  (* hdlname = "copy1 csr _GEN_77" *)
  (* src = "verilog/rocket_clean.sv:197190.14-197190.21" *)
  wire [1:0] \copy1.csr._GEN_77 ;
  (* hdlname = "copy1 csr _GEN_80" *)
  (* src = "verilog/rocket_clean.sv:197685.15-197685.22" *)
  wire [39:0] \copy1.csr._GEN_80 ;
  (* hdlname = "copy1 csr _GEN_81" *)
  (* src = "verilog/rocket_clean.sv:197686.15-197686.22" *)
  wire [63:0] \copy1.csr._GEN_81 ;
  (* hdlname = "copy1 csr _GEN_82" *)
  (* src = "verilog/rocket_clean.sv:197687.15-197687.22" *)
  wire [39:0] \copy1.csr._GEN_82 ;
  (* hdlname = "copy1 csr _GEN_84" *)
  (* src = "verilog/rocket_clean.sv:197688.9-197688.16" *)
  wire \copy1.csr._GEN_84 ;
  (* hdlname = "copy1 csr _GEN_85" *)
  (* src = "verilog/rocket_clean.sv:197689.14-197689.21" *)
  wire [1:0] \copy1.csr._GEN_85 ;
  (* hdlname = "copy1 csr _GEN_86" *)
  (* src = "verilog/rocket_clean.sv:197690.9-197690.16" *)
  wire \copy1.csr._GEN_86 ;
  (* hdlname = "copy1 csr _T_18" *)
  (* src = "verilog/rocket_clean.sv:197285.9-197285.14" *)
  wire \copy1.csr._T_18 ;
  (* hdlname = "copy1 csr _T_1878" *)
  (* src = "verilog/rocket_clean.sv:197923.9-197923.16" *)
  wire \copy1.csr._T_1878 ;
  (* hdlname = "copy1 csr _T_1879" *)
  (* src = "verilog/rocket_clean.sv:197924.9-197924.16" *)
  wire \copy1.csr._T_1879 ;
  (* hdlname = "copy1 csr _T_1880" *)
  (* src = "verilog/rocket_clean.sv:197925.9-197925.16" *)
  wire \copy1.csr._T_1880 ;
  (* hdlname = "copy1 csr _T_1898" *)
  (* src = "verilog/rocket_clean.sv:197951.9-197951.16" *)
  wire \copy1.csr._T_1898 ;
  (* hdlname = "copy1 csr _T_19" *)
  (* src = "verilog/rocket_clean.sv:197295.9-197295.14" *)
  wire \copy1.csr._T_19 ;
  (* hdlname = "copy1 csr _T_1900" *)
  (* src = "verilog/rocket_clean.sv:197952.9-197952.16" *)
  wire \copy1.csr._T_1900 ;
  (* hdlname = "copy1 csr _T_1908" *)
  (* src = "verilog/rocket_clean.sv:197959.9-197959.16" *)
  wire \copy1.csr._T_1908 ;
  (* hdlname = "copy1 csr _T_1910" *)
  (* src = "verilog/rocket_clean.sv:197960.9-197960.16" *)
  wire \copy1.csr._T_1910 ;
  (* hdlname = "copy1 csr _T_1918" *)
  (* src = "verilog/rocket_clean.sv:197967.9-197967.16" *)
  wire \copy1.csr._T_1918 ;
  (* hdlname = "copy1 csr _T_1920" *)
  (* src = "verilog/rocket_clean.sv:197968.9-197968.16" *)
  wire \copy1.csr._T_1920 ;
  (* hdlname = "copy1 csr _T_1928" *)
  (* src = "verilog/rocket_clean.sv:197975.9-197975.16" *)
  wire \copy1.csr._T_1928 ;
  (* hdlname = "copy1 csr _T_1930" *)
  (* src = "verilog/rocket_clean.sv:197976.9-197976.16" *)
  wire \copy1.csr._T_1930 ;
  (* hdlname = "copy1 csr _T_1938" *)
  (* src = "verilog/rocket_clean.sv:197983.9-197983.16" *)
  wire \copy1.csr._T_1938 ;
  (* hdlname = "copy1 csr _T_1940" *)
  (* src = "verilog/rocket_clean.sv:197984.9-197984.16" *)
  wire \copy1.csr._T_1940 ;
  (* hdlname = "copy1 csr _T_1948" *)
  (* src = "verilog/rocket_clean.sv:197991.9-197991.16" *)
  wire \copy1.csr._T_1948 ;
  (* hdlname = "copy1 csr _T_1950" *)
  (* src = "verilog/rocket_clean.sv:197992.9-197992.16" *)
  wire \copy1.csr._T_1950 ;
  (* hdlname = "copy1 csr _T_1958" *)
  (* src = "verilog/rocket_clean.sv:197999.9-197999.16" *)
  wire \copy1.csr._T_1958 ;
  (* hdlname = "copy1 csr _T_1960" *)
  (* src = "verilog/rocket_clean.sv:198000.9-198000.16" *)
  wire \copy1.csr._T_1960 ;
  (* hdlname = "copy1 csr _T_1970" *)
  (* src = "verilog/rocket_clean.sv:198007.9-198007.16" *)
  wire \copy1.csr._T_1970 ;
  (* hdlname = "copy1 csr _T_20" *)
  (* src = "verilog/rocket_clean.sv:197437.15-197437.20" *)
  wire [63:0] \copy1.csr._T_20 ;
  (* hdlname = "copy1 csr _T_23" *)
  (* src = "verilog/rocket_clean.sv:197439.15-197439.20" *)
  wire [24:0] \copy1.csr._T_23 ;
  (* hdlname = "copy1 csr _T_230" *)
  (* src = "verilog/rocket_clean.sv:197144.15-197144.21" *)
  wire [31:0] \copy1.csr._T_230 ;
  (* hdlname = "copy1 csr _T_231" *)
  (* src = "verilog/rocket_clean.sv:197154.15-197154.21" *)
  wire [31:0] \copy1.csr._T_231 ;
  (* hdlname = "copy1 csr _T_232" *)
  (* src = "verilog/rocket_clean.sv:197155.9-197155.15" *)
  wire \copy1.csr._T_232 ;
  (* hdlname = "copy1 csr _T_235" *)
  (* src = "verilog/rocket_clean.sv:197157.9-197157.15" *)
  wire \copy1.csr._T_235 ;
  (* hdlname = "copy1 csr _T_237" *)
  (* src = "verilog/rocket_clean.sv:197145.15-197145.21" *)
  wire [31:0] \copy1.csr._T_237 ;
  (* hdlname = "copy1 csr _T_238" *)
  (* src = "verilog/rocket_clean.sv:197146.9-197146.15" *)
  wire \copy1.csr._T_238 ;
  (* hdlname = "copy1 csr _T_239" *)
  (* src = "verilog/rocket_clean.sv:197147.15-197147.21" *)
  wire [31:0] \copy1.csr._T_239 ;
  (* hdlname = "copy1 csr _T_24" *)
  (* src = "verilog/rocket_clean.sv:197440.15-197440.20" *)
  wire [63:0] \copy1.csr._T_24 ;
  (* hdlname = "copy1 csr _T_240" *)
  (* src = "verilog/rocket_clean.sv:197148.9-197148.15" *)
  wire \copy1.csr._T_240 ;
  (* hdlname = "copy1 csr _T_242" *)
  (* src = "verilog/rocket_clean.sv:197149.9-197149.15" *)
  wire \copy1.csr._T_242 ;
  (* hdlname = "copy1 csr _T_243" *)
  (* src = "verilog/rocket_clean.sv:197571.15-197571.21" *)
  wire [31:0] \copy1.csr._T_243 ;
  (* hdlname = "copy1 csr _T_244" *)
  (* src = "verilog/rocket_clean.sv:197572.9-197572.15" *)
  wire \copy1.csr._T_244 ;
  (* hdlname = "copy1 csr _T_246" *)
  (* src = "verilog/rocket_clean.sv:197573.15-197573.21" *)
  wire [31:0] \copy1.csr._T_246 ;
  (* hdlname = "copy1 csr _T_247" *)
  (* src = "verilog/rocket_clean.sv:197574.9-197574.15" *)
  wire \copy1.csr._T_247 ;
  (* hdlname = "copy1 csr _T_26" *)
  (* src = "verilog/rocket_clean.sv:197441.15-197441.20" *)
  wire [39:0] \copy1.csr._T_26 ;
  (* hdlname = "copy1 csr _T_268" *)
  (* src = "verilog/rocket_clean.sv:197578.15-197578.21" *)
  wire [31:0] \copy1.csr._T_268 ;
  (* hdlname = "copy1 csr _T_269" *)
  (* src = "verilog/rocket_clean.sv:197579.9-197579.15" *)
  wire \copy1.csr._T_269 ;
  (* hdlname = "copy1 csr _T_270" *)
  (* src = "verilog/rocket_clean.sv:197580.15-197580.21" *)
  wire [31:0] \copy1.csr._T_270 ;
  (* hdlname = "copy1 csr _T_271" *)
  (* src = "verilog/rocket_clean.sv:197581.9-197581.15" *)
  wire \copy1.csr._T_271 ;
  (* hdlname = "copy1 csr _T_277" *)
  (* src = "verilog/rocket_clean.sv:197583.15-197583.21" *)
  wire [31:0] \copy1.csr._T_277 ;
  (* hdlname = "copy1 csr _T_28" *)
  (* src = "verilog/rocket_clean.sv:197442.14-197442.19" *)
  wire [1:0] \copy1.csr._T_28 ;
  (* hdlname = "copy1 csr _T_280" *)
  (* src = "verilog/rocket_clean.sv:197585.15-197585.21" *)
  wire [31:0] \copy1.csr._T_280 ;
  (* hdlname = "copy1 csr _T_29" *)
  (* src = "verilog/rocket_clean.sv:197444.15-197444.20" *)
  wire [39:0] \copy1.csr._T_29 ;
  (* hdlname = "copy1 csr _T_30" *)
  (* src = "verilog/rocket_clean.sv:197445.15-197445.20" *)
  wire [39:0] \copy1.csr._T_30 ;
  (* hdlname = "copy1 csr _T_317" *)
  (* src = "verilog/rocket_clean.sv:197179.9-197179.15" *)
  wire \copy1.csr._T_317 ;
  (* hdlname = "copy1 csr _T_33" *)
  (* src = "verilog/rocket_clean.sv:197446.15-197446.20" *)
  wire [23:0] \copy1.csr._T_33 ;
  (* hdlname = "copy1 csr _T_34" *)
  (* src = "verilog/rocket_clean.sv:197447.15-197447.20" *)
  wire [63:0] \copy1.csr._T_34 ;
  (* hdlname = "copy1 csr _T_37" *)
  (* src = "verilog/rocket_clean.sv:197448.15-197448.20" *)
  wire [23:0] \copy1.csr._T_37 ;
  (* hdlname = "copy1 csr _T_38" *)
  (* src = "verilog/rocket_clean.sv:197449.15-197449.20" *)
  wire [63:0] \copy1.csr._T_38 ;
  (* hdlname = "copy1 csr _T_39" *)
  (* src = "verilog/rocket_clean.sv:197451.15-197451.20" *)
  wire [31:0] \copy1.csr._T_39 ;
  (* hdlname = "copy1 csr _T_40" *)
  (* src = "verilog/rocket_clean.sv:197452.15-197452.20" *)
  wire [39:0] \copy1.csr._T_40 ;
  (* hdlname = "copy1 csr _T_43" *)
  (* src = "verilog/rocket_clean.sv:197453.15-197453.20" *)
  wire [39:0] \copy1.csr._T_43 ;
  (* hdlname = "copy1 csr _T_44" *)
  (* src = "verilog/rocket_clean.sv:197454.15-197454.20" *)
  wire [39:0] \copy1.csr._T_44 ;
  (* hdlname = "copy1 csr _T_457" *)
  (* src = "verilog/rocket_clean.sv:197854.9-197854.15" *)
  wire \copy1.csr._T_457 ;
  (* hdlname = "copy1 csr _T_458" *)
  (* src = "verilog/rocket_clean.sv:197855.9-197855.15" *)
  wire \copy1.csr._T_458 ;
  (* hdlname = "copy1 csr _T_459" *)
  (* src = "verilog/rocket_clean.sv:197856.9-197856.15" *)
  wire \copy1.csr._T_459 ;
  (* hdlname = "copy1 csr _T_47" *)
  (* src = "verilog/rocket_clean.sv:197455.15-197455.20" *)
  wire [23:0] \copy1.csr._T_47 ;
  (* hdlname = "copy1 csr _T_48" *)
  (* src = "verilog/rocket_clean.sv:197456.15-197456.20" *)
  wire [63:0] \copy1.csr._T_48 ;
  (* hdlname = "copy1 csr _T_49" *)
  (* src = "verilog/rocket_clean.sv:197463.16-197463.21" *)
  wire [104:0] \copy1.csr._T_49 ;
  (* hdlname = "copy1 csr _T_53" *)
  (* src = "verilog/rocket_clean.sv:197464.15-197464.20" *)
  wire [23:0] \copy1.csr._T_53 ;
  (* hdlname = "copy1 csr _T_54" *)
  (* src = "verilog/rocket_clean.sv:197465.15-197465.20" *)
  wire [63:0] \copy1.csr._T_54 ;
  (* hdlname = "copy1 csr _T_55" *)
  (* src = "verilog/rocket_clean.sv:197466.15-197466.20" *)
  wire [63:0] \copy1.csr._T_55 ;
  (* hdlname = "copy1 csr _T_56" *)
  (* src = "verilog/rocket_clean.sv:197467.15-197467.20" *)
  wire [39:0] \copy1.csr._T_56 ;
  (* hdlname = "copy1 csr _T_59" *)
  (* src = "verilog/rocket_clean.sv:197468.15-197468.20" *)
  wire [39:0] \copy1.csr._T_59 ;
  (* hdlname = "copy1 csr _T_60" *)
  (* src = "verilog/rocket_clean.sv:197469.15-197469.20" *)
  wire [39:0] \copy1.csr._T_60 ;
  (* hdlname = "copy1 csr _T_63" *)
  (* src = "verilog/rocket_clean.sv:197470.15-197470.20" *)
  wire [23:0] \copy1.csr._T_63 ;
  (* hdlname = "copy1 csr _T_64" *)
  (* src = "verilog/rocket_clean.sv:197471.15-197471.20" *)
  wire [63:0] \copy1.csr._T_64 ;
  (* hdlname = "copy1 csr _T_65" *)
  (* src = "verilog/rocket_clean.sv:197472.14-197472.19" *)
  wire [7:0] \copy1.csr._T_65 ;
  (* hdlname = "copy1 csr _T_67" *)
  (* src = "verilog/rocket_clean.sv:197473.14-197473.19" *)
  wire [7:0] \copy1.csr._T_67 ;
  (* hdlname = "copy1 csr _T_69" *)
  (* src = "verilog/rocket_clean.sv:197474.14-197474.19" *)
  wire [7:0] \copy1.csr._T_69 ;
  (* hdlname = "copy1 csr _T_71" *)
  (* src = "verilog/rocket_clean.sv:197475.14-197475.19" *)
  wire [7:0] \copy1.csr._T_71 ;
  (* hdlname = "copy1 csr _T_73" *)
  (* src = "verilog/rocket_clean.sv:197480.15-197480.20" *)
  wire [63:0] \copy1.csr._T_73 ;
  (* hdlname = "copy1 csr _allow_counter_T_1" *)
  wire \copy1.csr._allow_counter_T_1 ;
  (* hdlname = "copy1 csr _allow_counter_T_6" *)
  (* src = "verilog/rocket_clean.sv:197597.15-197597.33" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy1.csr._allow_counter_T_6 ;
  (* hdlname = "copy1 csr _allow_counter_T_8" *)
  (* src = "verilog/rocket_clean.sv:197598.9-197598.27" *)
  wire \copy1.csr._allow_counter_T_8 ;
  (* hdlname = "copy1 csr _allow_hfence_vvma_T_1" *)
  (* src = "verilog/rocket_clean.sv:197593.9-197593.31" *)
  wire \copy1.csr._allow_hfence_vvma_T_1 ;
  (* hdlname = "copy1 csr _allow_wfi_T" *)
  (* src = "verilog/rocket_clean.sv:197590.9-197590.21" *)
  wire \copy1.csr._allow_wfi_T ;
  (* hdlname = "copy1 csr _any_T_108" *)
  (* src = "verilog/rocket_clean.sv:197321.9-197321.19" *)
  wire \copy1.csr._any_T_108 ;
  (* hdlname = "copy1 csr _any_T_78" *)
  (* src = "verilog/rocket_clean.sv:197315.9-197315.18" *)
  wire \copy1.csr._any_T_78 ;
  (* hdlname = "copy1 csr _any_T_93" *)
  (* src = "verilog/rocket_clean.sv:197318.9-197318.18" *)
  wire \copy1.csr._any_T_93 ;
  (* hdlname = "copy1 csr _causeIsDebugBreak_T_3" *)
  (* src = "verilog/rocket_clean.sv:197174.14-197174.36" *)
  wire [3:0] \copy1.csr._causeIsDebugBreak_T_3 ;
  (* hdlname = "copy1 csr _causeIsDebugBreak_T_4" *)
  (* src = "verilog/rocket_clean.sv:197175.14-197175.36" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \copy1.csr._causeIsDebugBreak_T_4 ;
  (* hdlname = "copy1 csr _causeIsDebugInt_T_1" *)
  (* src = "verilog/rocket_clean.sv:197167.9-197167.29" *)
  wire \copy1.csr._causeIsDebugInt_T_1 ;
  (* hdlname = "copy1 csr _causeIsDebugTrigger_T_1" *)
  (* src = "verilog/rocket_clean.sv:197169.9-197169.33" *)
  wire \copy1.csr._causeIsDebugTrigger_T_1 ;
  (* hdlname = "copy1 csr _cause_T_4" *)
  (* src = "verilog/rocket_clean.sv:197163.14-197163.24" *)
  wire [3:0] \copy1.csr._cause_T_4 ;
  (* hdlname = "copy1 csr _cause_T_5" *)
  (* src = "verilog/rocket_clean.sv:197164.15-197164.25" *)
  wire [63:0] \copy1.csr._cause_T_5 ;
  (* hdlname = "copy1 csr _csr_exists_T_119" *)
  (* src = "verilog/rocket_clean.sv:197603.9-197603.26" *)
  wire \copy1.csr._csr_exists_T_119 ;
  (* hdlname = "copy1 csr _csr_exists_T_15" *)
  (* src = "verilog/rocket_clean.sv:197602.9-197602.25" *)
  wire \copy1.csr._csr_exists_T_15 ;
  (* hdlname = "copy1 csr _csr_exists_T_161" *)
  (* src = "verilog/rocket_clean.sv:197604.9-197604.26" *)
  wire \copy1.csr._csr_exists_T_161 ;
  (* hdlname = "copy1 csr _csr_exists_T_176" *)
  (* src = "verilog/rocket_clean.sv:197607.9-197607.26" *)
  wire \copy1.csr._csr_exists_T_176 ;
  (* hdlname = "copy1 csr _csr_exists_T_191" *)
  (* src = "verilog/rocket_clean.sv:197610.9-197610.26" *)
  wire \copy1.csr._csr_exists_T_191 ;
  (* hdlname = "copy1 csr _csr_exists_T_206" *)
  (* src = "verilog/rocket_clean.sv:197613.9-197613.26" *)
  wire \copy1.csr._csr_exists_T_206 ;
  (* hdlname = "copy1 csr _csr_exists_T_221" *)
  (* src = "verilog/rocket_clean.sv:197616.9-197616.26" *)
  wire \copy1.csr._csr_exists_T_221 ;
  (* hdlname = "copy1 csr _csr_exists_T_236" *)
  (* src = "verilog/rocket_clean.sv:197619.9-197619.26" *)
  wire \copy1.csr._csr_exists_T_236 ;
  (* hdlname = "copy1 csr _csr_exists_T_251" *)
  (* src = "verilog/rocket_clean.sv:197622.9-197622.26" *)
  wire \copy1.csr._csr_exists_T_251 ;
  (* hdlname = "copy1 csr _csr_exists_T_266" *)
  (* src = "verilog/rocket_clean.sv:197625.9-197625.26" *)
  wire \copy1.csr._csr_exists_T_266 ;
  (* hdlname = "copy1 csr _csr_exists_T_281" *)
  (* src = "verilog/rocket_clean.sv:197628.9-197628.26" *)
  wire \copy1.csr._csr_exists_T_281 ;
  (* hdlname = "copy1 csr _debugTVec_T" *)
  wire [3:0] \copy1.csr._debugTVec_T ;
  (* hdlname = "copy1 csr _decoded_T" *)
  (* src = "verilog/rocket_clean.sv:197484.15-197484.25" *)
  wire [12:0] \copy1.csr._decoded_T ;
  (* hdlname = "copy1 csr _decoded_T_12" *)
  (* src = "verilog/rocket_clean.sv:197491.15-197491.28" *)
  wire [12:0] \copy1.csr._decoded_T_12 ;
  (* hdlname = "copy1 csr _decoded_T_14" *)
  (* src = "verilog/rocket_clean.sv:197493.15-197493.28" *)
  wire [12:0] \copy1.csr._decoded_T_14 ;
  (* hdlname = "copy1 csr _decoded_T_18" *)
  (* src = "verilog/rocket_clean.sv:197496.15-197496.28" *)
  wire [12:0] \copy1.csr._decoded_T_18 ;
  (* hdlname = "copy1 csr _decoded_T_2" *)
  (* src = "verilog/rocket_clean.sv:197485.15-197485.27" *)
  wire [12:0] \copy1.csr._decoded_T_2 ;
  (* hdlname = "copy1 csr _decoded_T_20" *)
  (* src = "verilog/rocket_clean.sv:197498.15-197498.28" *)
  wire [12:0] \copy1.csr._decoded_T_20 ;
  (* hdlname = "copy1 csr _decoded_T_22" *)
  (* src = "verilog/rocket_clean.sv:197500.15-197500.28" *)
  wire [12:0] \copy1.csr._decoded_T_22 ;
  (* hdlname = "copy1 csr _decoded_T_220" *)
  (* src = "verilog/rocket_clean.sv:197523.15-197523.29" *)
  wire [12:0] \copy1.csr._decoded_T_220 ;
  (* hdlname = "copy1 csr _decoded_T_224" *)
  (* src = "verilog/rocket_clean.sv:197526.15-197526.29" *)
  wire [12:0] \copy1.csr._decoded_T_224 ;
  (* hdlname = "copy1 csr _decoded_T_226" *)
  (* src = "verilog/rocket_clean.sv:197528.15-197528.29" *)
  wire [12:0] \copy1.csr._decoded_T_226 ;
  (* hdlname = "copy1 csr _decoded_T_230" *)
  (* src = "verilog/rocket_clean.sv:197531.15-197531.29" *)
  wire [12:0] \copy1.csr._decoded_T_230 ;
  (* hdlname = "copy1 csr _decoded_T_234" *)
  (* src = "verilog/rocket_clean.sv:197534.15-197534.29" *)
  wire [12:0] \copy1.csr._decoded_T_234 ;
  (* hdlname = "copy1 csr _decoded_T_236" *)
  (* src = "verilog/rocket_clean.sv:197536.15-197536.29" *)
  wire [12:0] \copy1.csr._decoded_T_236 ;
  (* hdlname = "copy1 csr _decoded_T_238" *)
  (* src = "verilog/rocket_clean.sv:197538.15-197538.29" *)
  wire [12:0] \copy1.csr._decoded_T_238 ;
  (* hdlname = "copy1 csr _decoded_T_242" *)
  (* src = "verilog/rocket_clean.sv:197541.15-197541.29" *)
  wire [12:0] \copy1.csr._decoded_T_242 ;
  (* hdlname = "copy1 csr _decoded_T_244" *)
  (* src = "verilog/rocket_clean.sv:197543.15-197543.29" *)
  wire [12:0] \copy1.csr._decoded_T_244 ;
  (* hdlname = "copy1 csr _decoded_T_246" *)
  (* src = "verilog/rocket_clean.sv:197545.15-197545.29" *)
  wire [12:0] \copy1.csr._decoded_T_246 ;
  (* hdlname = "copy1 csr _decoded_T_250" *)
  (* src = "verilog/rocket_clean.sv:197548.15-197548.29" *)
  wire [12:0] \copy1.csr._decoded_T_250 ;
  (* hdlname = "copy1 csr _decoded_T_254" *)
  (* src = "verilog/rocket_clean.sv:197550.15-197550.29" *)
  wire [12:0] \copy1.csr._decoded_T_254 ;
  (* hdlname = "copy1 csr _decoded_T_256" *)
  (* src = "verilog/rocket_clean.sv:197552.15-197552.29" *)
  wire [12:0] \copy1.csr._decoded_T_256 ;
  (* hdlname = "copy1 csr _decoded_T_26" *)
  (* src = "verilog/rocket_clean.sv:197503.15-197503.28" *)
  wire [12:0] \copy1.csr._decoded_T_26 ;
  (* hdlname = "copy1 csr _decoded_T_262" *)
  (* src = "verilog/rocket_clean.sv:197556.15-197556.29" *)
  wire [12:0] \copy1.csr._decoded_T_262 ;
  (* hdlname = "copy1 csr _decoded_T_286" *)
  (* src = "verilog/rocket_clean.sv:197561.15-197561.29" *)
  wire [12:0] \copy1.csr._decoded_T_286 ;
  (* hdlname = "copy1 csr _decoded_T_288" *)
  (* src = "verilog/rocket_clean.sv:197563.15-197563.29" *)
  wire [12:0] \copy1.csr._decoded_T_288 ;
  (* hdlname = "copy1 csr _decoded_T_30" *)
  (* src = "verilog/rocket_clean.sv:197506.15-197506.28" *)
  wire [12:0] \copy1.csr._decoded_T_30 ;
  (* hdlname = "copy1 csr _decoded_T_32" *)
  (* src = "verilog/rocket_clean.sv:197508.15-197508.28" *)
  wire [12:0] \copy1.csr._decoded_T_32 ;
  (* hdlname = "copy1 csr _decoded_T_34" *)
  (* src = "verilog/rocket_clean.sv:197510.15-197510.28" *)
  wire [12:0] \copy1.csr._decoded_T_34 ;
  (* hdlname = "copy1 csr _decoded_T_36" *)
  (* src = "verilog/rocket_clean.sv:197512.15-197512.28" *)
  wire [12:0] \copy1.csr._decoded_T_36 ;
  (* hdlname = "copy1 csr _decoded_T_38" *)
  (* src = "verilog/rocket_clean.sv:197514.15-197514.28" *)
  wire [12:0] \copy1.csr._decoded_T_38 ;
  (* hdlname = "copy1 csr _decoded_T_40" *)
  (* src = "verilog/rocket_clean.sv:197516.15-197516.28" *)
  wire [12:0] \copy1.csr._decoded_T_40 ;
  (* hdlname = "copy1 csr _decoded_T_42" *)
  (* src = "verilog/rocket_clean.sv:197518.15-197518.28" *)
  wire [12:0] \copy1.csr._decoded_T_42 ;
  (* hdlname = "copy1 csr _decoded_T_44" *)
  (* src = "verilog/rocket_clean.sv:197520.15-197520.28" *)
  wire [12:0] \copy1.csr._decoded_T_44 ;
  (* hdlname = "copy1 csr _decoded_T_56" *)
  (* src = "verilog/rocket_clean.sv:197522.15-197522.28" *)
  wire [12:0] \copy1.csr._decoded_T_56 ;
  (* hdlname = "copy1 csr _decoded_T_8" *)
  (* src = "verilog/rocket_clean.sv:197488.15-197488.27" *)
  wire [12:0] \copy1.csr._decoded_T_8 ;
  (* hdlname = "copy1 csr _delegate_T" *)
  (* src = "verilog/rocket_clean.sv:197181.9-197181.20" *)
  wire \copy1.csr._delegate_T ;
  (* hdlname = "copy1 csr _delegate_T_3" *)
  (* src = "verilog/rocket_clean.sv:197184.15-197184.28" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._delegate_T_3 ;
  (* hdlname = "copy1 csr _delegate_T_5" *)
  (* src = "verilog/rocket_clean.sv:197187.15-197187.28" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._delegate_T_5 ;
  (* hdlname = "copy1 csr _delegate_T_7" *)
  (* src = "verilog/rocket_clean.sv:197188.9-197188.22" *)
  wire \copy1.csr._delegate_T_7 ;
  (* hdlname = "copy1 csr _epc_T" *)
  (* src = "verilog/rocket_clean.sv:197670.15-197670.21" *)
  (* unused_bits = "0 1" *)
  wire [39:0] \copy1.csr._epc_T ;
  (* hdlname = "copy1 csr _epc_T_1" *)
  (* src = "verilog/rocket_clean.sv:197671.15-197671.23" *)
  wire [39:0] \copy1.csr._epc_T_1 ;
  (* hdlname = "copy1 csr _exception_T" *)
  (* src = "verilog/rocket_clean.sv:197159.9-197159.21" *)
  wire \copy1.csr._exception_T ;
  (* hdlname = "copy1 csr _io_decode_0_fp_csr_T" *)
  (* src = "verilog/rocket_clean.sv:197600.15-197600.36" *)
  wire [11:0] \copy1.csr._io_decode_0_fp_csr_T ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T" *)
  (* src = "verilog/rocket_clean.sv:197634.9-197634.36" *)
  wire \copy1.csr._io_decode_0_read_illegal_T ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_1" *)
  (* src = "verilog/rocket_clean.sv:197635.9-197635.38" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_1 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_10" *)
  (* src = "verilog/rocket_clean.sv:197640.9-197640.39" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_10 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_11" *)
  (* src = "verilog/rocket_clean.sv:197641.9-197641.39" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_11 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_12" *)
  (* src = "verilog/rocket_clean.sv:197642.15-197642.45" *)
  wire [11:0] \copy1.csr._io_decode_0_read_illegal_T_12 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_13" *)
  (* src = "verilog/rocket_clean.sv:197643.9-197643.39" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_13 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_17" *)
  (* src = "verilog/rocket_clean.sv:197644.9-197644.39" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_17 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_18" *)
  (* src = "verilog/rocket_clean.sv:197645.9-197645.39" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_18 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_2" *)
  (* src = "verilog/rocket_clean.sv:197636.9-197636.38" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_2 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_21" *)
  (* src = "verilog/rocket_clean.sv:197646.9-197646.39" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_21 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_6" *)
  (* src = "verilog/rocket_clean.sv:197637.9-197637.38" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_6 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_7" *)
  (* src = "verilog/rocket_clean.sv:197638.9-197638.38" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_7 ;
  (* hdlname = "copy1 csr _io_decode_0_read_illegal_T_8" *)
  (* src = "verilog/rocket_clean.sv:197639.9-197639.38" *)
  wire \copy1.csr._io_decode_0_read_illegal_T_8 ;
  (* hdlname = "copy1 csr _io_decode_0_system_illegal_T_14" *)
  (* src = "verilog/rocket_clean.sv:197652.9-197652.41" *)
  wire \copy1.csr._io_decode_0_system_illegal_T_14 ;
  (* hdlname = "copy1 csr _io_decode_0_system_illegal_T_15" *)
  (* src = "verilog/rocket_clean.sv:197653.9-197653.41" *)
  wire \copy1.csr._io_decode_0_system_illegal_T_15 ;
  (* hdlname = "copy1 csr _io_decode_0_system_illegal_T_18" *)
  (* src = "verilog/rocket_clean.sv:197654.9-197654.41" *)
  wire \copy1.csr._io_decode_0_system_illegal_T_18 ;
  (* hdlname = "copy1 csr _io_decode_0_system_illegal_T_4" *)
  (* src = "verilog/rocket_clean.sv:197648.9-197648.40" *)
  wire \copy1.csr._io_decode_0_system_illegal_T_4 ;
  (* hdlname = "copy1 csr _io_decode_0_system_illegal_T_5" *)
  (* src = "verilog/rocket_clean.sv:197649.9-197649.40" *)
  wire \copy1.csr._io_decode_0_system_illegal_T_5 ;
  (* hdlname = "copy1 csr _io_decode_0_system_illegal_T_7" *)
  (* src = "verilog/rocket_clean.sv:197650.9-197650.40" *)
  wire \copy1.csr._io_decode_0_system_illegal_T_7 ;
  (* hdlname = "copy1 csr _io_decode_0_system_illegal_T_8" *)
  (* src = "verilog/rocket_clean.sv:197651.9-197651.40" *)
  wire \copy1.csr._io_decode_0_system_illegal_T_8 ;
  (* hdlname = "copy1 csr _io_interrupt_T" *)
  (* src = "verilog/rocket_clean.sv:197372.9-197372.24" *)
  wire \copy1.csr._io_interrupt_T ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_1" *)
  wire [61:0] \copy1.csr._io_rw_rdata_T_1 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_10" *)
  (* src = "verilog/rocket_clean.sv:197751.15-197751.32" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_10 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_11" *)
  (* src = "verilog/rocket_clean.sv:197752.15-197752.32" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_11 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_110" *)
  wire [2:0] \copy1.csr._io_rw_rdata_T_110 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_111" *)
  (* src = "verilog/rocket_clean.sv:197765.15-197765.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_111 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_112" *)
  (* src = "verilog/rocket_clean.sv:197766.15-197766.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_112 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_113" *)
  (* src = "verilog/rocket_clean.sv:197767.15-197767.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_113 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_114" *)
  wire [11:0] \copy1.csr._io_rw_rdata_T_114 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_115" *)
  (* src = "verilog/rocket_clean.sv:197769.15-197769.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_115 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_116" *)
  (* src = "verilog/rocket_clean.sv:197770.15-197770.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_116 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_117" *)
  (* src = "verilog/rocket_clean.sv:197771.15-197771.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_117 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_118" *)
  (* src = "verilog/rocket_clean.sv:197772.15-197772.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_118 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_119" *)
  (* src = "verilog/rocket_clean.sv:197773.15-197773.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_119 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_12" *)
  (* src = "verilog/rocket_clean.sv:197753.15-197753.32" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_12 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_120" *)
  (* src = "verilog/rocket_clean.sv:197774.15-197774.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_120 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_121" *)
  (* src = "verilog/rocket_clean.sv:197775.15-197775.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_121 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_122" *)
  wire [2:0] \copy1.csr._io_rw_rdata_T_122 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_123" *)
  wire [9:0] \copy1.csr._io_rw_rdata_T_123 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_124" *)
  wire [23:0] \copy1.csr._io_rw_rdata_T_124 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_125" *)
  (* src = "verilog/rocket_clean.sv:197779.15-197779.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_125 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_127" *)
  (* src = "verilog/rocket_clean.sv:197780.15-197780.33" *)
  wire [29:0] \copy1.csr._io_rw_rdata_T_127 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_128" *)
  (* src = "verilog/rocket_clean.sv:197781.15-197781.33" *)
  wire [29:0] \copy1.csr._io_rw_rdata_T_128 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_129" *)
  (* src = "verilog/rocket_clean.sv:197782.15-197782.33" *)
  wire [29:0] \copy1.csr._io_rw_rdata_T_129 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_13" *)
  (* src = "verilog/rocket_clean.sv:197754.9-197754.26" *)
  wire \copy1.csr._io_rw_rdata_T_13 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_130" *)
  (* src = "verilog/rocket_clean.sv:197783.15-197783.33" *)
  wire [29:0] \copy1.csr._io_rw_rdata_T_130 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_131" *)
  (* src = "verilog/rocket_clean.sv:197784.15-197784.33" *)
  wire [29:0] \copy1.csr._io_rw_rdata_T_131 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_132" *)
  (* src = "verilog/rocket_clean.sv:197785.15-197785.33" *)
  wire [29:0] \copy1.csr._io_rw_rdata_T_132 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_133" *)
  (* src = "verilog/rocket_clean.sv:197786.15-197786.33" *)
  wire [29:0] \copy1.csr._io_rw_rdata_T_133 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_134" *)
  (* src = "verilog/rocket_clean.sv:197787.15-197787.33" *)
  wire [29:0] \copy1.csr._io_rw_rdata_T_134 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_14" *)
  wire [30:0] \copy1.csr._io_rw_rdata_T_14 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_143" *)
  (* src = "verilog/rocket_clean.sv:197788.15-197788.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_143 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_144" *)
  (* src = "verilog/rocket_clean.sv:197789.15-197789.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_144 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_146" *)
  (* src = "verilog/rocket_clean.sv:197790.15-197790.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_146 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_148" *)
  (* src = "verilog/rocket_clean.sv:197791.15-197791.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_148 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_15" *)
  (* src = "verilog/rocket_clean.sv:197756.15-197756.32" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_15 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_150" *)
  (* src = "verilog/rocket_clean.sv:197792.15-197792.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_150 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_151" *)
  (* src = "verilog/rocket_clean.sv:197793.15-197793.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_151 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_152" *)
  (* src = "verilog/rocket_clean.sv:197794.15-197794.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_152 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_153" *)
  (* src = "verilog/rocket_clean.sv:197796.15-197796.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_153 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_154" *)
  (* src = "verilog/rocket_clean.sv:197797.15-197797.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_154 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_155" *)
  (* src = "verilog/rocket_clean.sv:197798.15-197798.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_155 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_156" *)
  (* src = "verilog/rocket_clean.sv:197799.15-197799.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_156 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_157" *)
  (* src = "verilog/rocket_clean.sv:197800.15-197800.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_157 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_158" *)
  (* src = "verilog/rocket_clean.sv:197801.15-197801.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_158 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_159" *)
  (* src = "verilog/rocket_clean.sv:197803.15-197803.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_159 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_16" *)
  (* src = "verilog/rocket_clean.sv:197757.15-197757.32" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_16 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_160" *)
  (* src = "verilog/rocket_clean.sv:197805.15-197805.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_160 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_161" *)
  (* src = "verilog/rocket_clean.sv:197806.15-197806.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_161 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_162" *)
  (* src = "verilog/rocket_clean.sv:197807.15-197807.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_162 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_163" *)
  (* src = "verilog/rocket_clean.sv:197809.15-197809.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_163 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_164" *)
  (* src = "verilog/rocket_clean.sv:197811.15-197811.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_164 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_165" *)
  (* src = "verilog/rocket_clean.sv:197813.15-197813.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_165 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_166" *)
  (* src = "verilog/rocket_clean.sv:197815.15-197815.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_166 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_167" *)
  (* src = "verilog/rocket_clean.sv:197816.15-197816.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_167 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_168" *)
  (* src = "verilog/rocket_clean.sv:197817.15-197817.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_168 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_17" *)
  (* src = "verilog/rocket_clean.sv:197758.14-197758.31" *)
  wire [4:0] \copy1.csr._io_rw_rdata_T_17 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_18" *)
  (* src = "verilog/rocket_clean.sv:197759.14-197759.31" *)
  wire [2:0] \copy1.csr._io_rw_rdata_T_18 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_19" *)
  (* src = "verilog/rocket_clean.sv:197760.14-197760.31" *)
  wire [7:0] \copy1.csr._io_rw_rdata_T_19 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_2" *)
  (* src = "verilog/rocket_clean.sv:197744.15-197744.31" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_2 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_20" *)
  (* src = "verilog/rocket_clean.sv:197761.14-197761.31" *)
  wire [2:0] \copy1.csr._io_rw_rdata_T_20 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_21" *)
  (* src = "verilog/rocket_clean.sv:197762.15-197762.32" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_21 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_22" *)
  (* src = "verilog/rocket_clean.sv:197763.15-197763.32" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_22 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_256" *)
  (* src = "verilog/rocket_clean.sv:197819.15-197819.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_256 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_257" *)
  (* src = "verilog/rocket_clean.sv:197820.15-197820.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_257 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_258" *)
  (* src = "verilog/rocket_clean.sv:197821.15-197821.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_258 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_259" *)
  (* src = "verilog/rocket_clean.sv:197822.15-197822.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_259 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_260" *)
  (* src = "verilog/rocket_clean.sv:197823.15-197823.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_260 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_261" *)
  (* src = "verilog/rocket_clean.sv:197824.15-197824.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_261 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_262" *)
  (* src = "verilog/rocket_clean.sv:197825.15-197825.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_262 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_263" *)
  (* src = "verilog/rocket_clean.sv:197826.15-197826.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_263 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_264" *)
  (* src = "verilog/rocket_clean.sv:197827.15-197827.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_264 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_265" *)
  (* src = "verilog/rocket_clean.sv:197828.15-197828.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_265 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_266" *)
  (* src = "verilog/rocket_clean.sv:197829.15-197829.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_266 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_267" *)
  (* src = "verilog/rocket_clean.sv:197830.15-197830.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_267 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_268" *)
  (* src = "verilog/rocket_clean.sv:197832.15-197832.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_268 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_269" *)
  (* src = "verilog/rocket_clean.sv:197833.15-197833.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_269 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_270" *)
  (* src = "verilog/rocket_clean.sv:197834.15-197834.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_270 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_271" *)
  (* src = "verilog/rocket_clean.sv:197835.15-197835.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_271 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_273" *)
  (* src = "verilog/rocket_clean.sv:197837.15-197837.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_273 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_274" *)
  (* src = "verilog/rocket_clean.sv:197839.15-197839.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_274 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_275" *)
  (* src = "verilog/rocket_clean.sv:197841.15-197841.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_275 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_276" *)
  (* src = "verilog/rocket_clean.sv:197843.15-197843.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_276 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_277" *)
  (* src = "verilog/rocket_clean.sv:197845.15-197845.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_277 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_278" *)
  (* src = "verilog/rocket_clean.sv:197847.15-197847.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_278 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_279" *)
  (* src = "verilog/rocket_clean.sv:197849.15-197849.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_279 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_280" *)
  (* src = "verilog/rocket_clean.sv:197851.15-197851.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_280 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_289" *)
  (* src = "verilog/rocket_clean.sv:197852.15-197852.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_289 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_290" *)
  (* src = "verilog/rocket_clean.sv:197853.15-197853.33" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_290 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_4" *)
  (* src = "verilog/rocket_clean.sv:197745.15-197745.31" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_4 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_5" *)
  (* src = "verilog/rocket_clean.sv:197746.15-197746.31" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_5 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_6" *)
  wire [31:0] \copy1.csr._io_rw_rdata_T_6 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_7" *)
  wire [11:0] \copy1.csr._io_rw_rdata_T_7 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_8" *)
  (* src = "verilog/rocket_clean.sv:197749.15-197749.31" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_8 ;
  (* hdlname = "copy1 csr _io_rw_rdata_T_9" *)
  (* src = "verilog/rocket_clean.sv:197750.15-197750.31" *)
  wire [63:0] \copy1.csr._io_rw_rdata_T_9 ;
  (* hdlname = "copy1 csr _is_counter_T_2" *)
  (* src = "verilog/rocket_clean.sv:197587.9-197587.24" *)
  wire \copy1.csr._is_counter_T_2 ;
  (* hdlname = "copy1 csr _is_counter_T_5" *)
  (* src = "verilog/rocket_clean.sv:197588.9-197588.24" *)
  wire \copy1.csr._is_counter_T_5 ;
  (* hdlname = "copy1 csr _large_r_T_1" *)
  (* src = "verilog/rocket_clean.sv:197288.15-197288.27" *)
  wire [57:0] \copy1.csr._large_r_T_1 ;
  (* hdlname = "copy1 csr _large_r_T_3" *)
  (* src = "verilog/rocket_clean.sv:197298.15-197298.27" *)
  wire [57:0] \copy1.csr._large_r_T_3 ;
  (* hdlname = "copy1 csr _m_interrupts_T_3" *)
  wire [15:0] \copy1.csr._m_interrupts_T_3 ;
  (* hdlname = "copy1 csr _m_interrupts_T_4" *)
  (* src = "verilog/rocket_clean.sv:197309.15-197309.32" *)
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._m_interrupts_T_4 ;
  (* hdlname = "copy1 csr _m_interrupts_T_5" *)
  (* src = "verilog/rocket_clean.sv:197310.15-197310.32" *)
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._m_interrupts_T_5 ;
  (* hdlname = "copy1 csr _newBPC_T_2" *)
  wire [59:0] \copy1.csr._newBPC_T_2 ;
  (* hdlname = "copy1 csr _newBPC_T_3" *)
  wire [59:0] \copy1.csr._newBPC_T_3 ;
  (* hdlname = "copy1 csr _newBPC_T_8" *)
  (* src = "verilog/rocket_clean.sv:197940.15-197940.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63" *)
  wire [63:0] \copy1.csr._newBPC_T_8 ;
  (* hdlname = "copy1 csr _new_mip_T_2" *)
  wire [9:0] \copy1.csr._new_mip_T_2 ;
  (* hdlname = "copy1 csr _new_mip_T_3" *)
  wire [9:0] \copy1.csr._new_mip_T_3 ;
  (* hdlname = "copy1 csr _new_mip_T_8" *)
  (* src = "verilog/rocket_clean.sv:197890.15-197890.27" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._new_mip_T_8 ;
  (* hdlname = "copy1 csr _new_mstatus_WIRE" *)
  (* src = "verilog/rocket_clean.sv:197860.16-197860.33" *)
  wire [104:0] \copy1.csr._new_mstatus_WIRE ;
  (* hdlname = "copy1 csr _new_sip_T" *)
  (* src = "verilog/rocket_clean.sv:197916.15-197916.25" *)
  wire [63:0] \copy1.csr._new_sip_T ;
  (* hdlname = "copy1 csr _new_sip_T_1" *)
  (* src = "verilog/rocket_clean.sv:197917.15-197917.27" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._new_sip_T_1 ;
  (* hdlname = "copy1 csr _new_sip_T_2" *)
  (* src = "verilog/rocket_clean.sv:197918.15-197918.27" *)
  wire [63:0] \copy1.csr._new_sip_T_2 ;
  (* hdlname = "copy1 csr _new_sip_T_3" *)
  (* src = "verilog/rocket_clean.sv:197919.15-197919.27" *)
  (* unused_bits = "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._new_sip_T_3 ;
  (* hdlname = "copy1 csr _notDebugTVec_T_1" *)
  wire [39:0] \copy1.csr._notDebugTVec_T_1 ;
  (* hdlname = "copy1 csr _pmp_mask_T_1" *)
  wire [29:0] \copy1.csr._pmp_mask_T_1 ;
  (* hdlname = "copy1 csr _pmp_mask_T_11" *)
  (* src = "verilog/rocket_clean.sv:197384.15-197384.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_11 ;
  (* hdlname = "copy1 csr _pmp_mask_T_12" *)
  (* src = "verilog/rocket_clean.sv:197385.15-197385.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_12 ;
  (* hdlname = "copy1 csr _pmp_mask_T_13" *)
  (* src = "verilog/rocket_clean.sv:197386.15-197386.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_13 ;
  (* hdlname = "copy1 csr _pmp_mask_T_14" *)
  (* src = "verilog/rocket_clean.sv:197387.15-197387.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy1.csr._pmp_mask_T_14 ;
  (* hdlname = "copy1 csr _pmp_mask_T_16" *)
  (* src = "verilog/rocket_clean.sv:197389.15-197389.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_16 ;
  (* hdlname = "copy1 csr _pmp_mask_T_17" *)
  (* src = "verilog/rocket_clean.sv:197390.15-197390.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_17 ;
  (* hdlname = "copy1 csr _pmp_mask_T_18" *)
  (* src = "verilog/rocket_clean.sv:197391.15-197391.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_18 ;
  (* hdlname = "copy1 csr _pmp_mask_T_19" *)
  (* src = "verilog/rocket_clean.sv:197392.15-197392.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy1.csr._pmp_mask_T_19 ;
  (* hdlname = "copy1 csr _pmp_mask_T_2" *)
  (* src = "verilog/rocket_clean.sv:197375.15-197375.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_2 ;
  (* hdlname = "copy1 csr _pmp_mask_T_21" *)
  (* src = "verilog/rocket_clean.sv:197394.15-197394.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_21 ;
  (* hdlname = "copy1 csr _pmp_mask_T_22" *)
  (* src = "verilog/rocket_clean.sv:197395.15-197395.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_22 ;
  (* hdlname = "copy1 csr _pmp_mask_T_23" *)
  wire [29:0] \copy1.csr._pmp_mask_T_23 ;
  (* hdlname = "copy1 csr _pmp_mask_T_24" *)
  (* src = "verilog/rocket_clean.sv:197397.15-197397.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy1.csr._pmp_mask_T_24 ;
  (* hdlname = "copy1 csr _pmp_mask_T_26" *)
  (* src = "verilog/rocket_clean.sv:197399.15-197399.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_26 ;
  (* hdlname = "copy1 csr _pmp_mask_T_27" *)
  (* src = "verilog/rocket_clean.sv:197400.15-197400.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_27 ;
  (* hdlname = "copy1 csr _pmp_mask_T_28" *)
  (* src = "verilog/rocket_clean.sv:197401.15-197401.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_28 ;
  (* hdlname = "copy1 csr _pmp_mask_T_29" *)
  (* src = "verilog/rocket_clean.sv:197402.15-197402.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy1.csr._pmp_mask_T_29 ;
  (* hdlname = "copy1 csr _pmp_mask_T_3" *)
  (* src = "verilog/rocket_clean.sv:197376.15-197376.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_3 ;
  (* hdlname = "copy1 csr _pmp_mask_T_31" *)
  (* src = "verilog/rocket_clean.sv:197404.15-197404.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_31 ;
  (* hdlname = "copy1 csr _pmp_mask_T_32" *)
  (* src = "verilog/rocket_clean.sv:197405.15-197405.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_32 ;
  (* hdlname = "copy1 csr _pmp_mask_T_33" *)
  (* src = "verilog/rocket_clean.sv:197406.15-197406.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_33 ;
  (* hdlname = "copy1 csr _pmp_mask_T_34" *)
  (* src = "verilog/rocket_clean.sv:197407.15-197407.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy1.csr._pmp_mask_T_34 ;
  (* hdlname = "copy1 csr _pmp_mask_T_36" *)
  (* src = "verilog/rocket_clean.sv:197409.15-197409.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_36 ;
  (* hdlname = "copy1 csr _pmp_mask_T_37" *)
  (* src = "verilog/rocket_clean.sv:197410.15-197410.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_37 ;
  (* hdlname = "copy1 csr _pmp_mask_T_38" *)
  (* src = "verilog/rocket_clean.sv:197411.15-197411.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_38 ;
  (* hdlname = "copy1 csr _pmp_mask_T_39" *)
  (* src = "verilog/rocket_clean.sv:197412.15-197412.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy1.csr._pmp_mask_T_39 ;
  (* hdlname = "copy1 csr _pmp_mask_T_4" *)
  (* src = "verilog/rocket_clean.sv:197377.15-197377.28" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy1.csr._pmp_mask_T_4 ;
  (* hdlname = "copy1 csr _pmp_mask_T_6" *)
  (* src = "verilog/rocket_clean.sv:197379.15-197379.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_6 ;
  (* hdlname = "copy1 csr _pmp_mask_T_7" *)
  (* src = "verilog/rocket_clean.sv:197380.15-197380.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_7 ;
  (* hdlname = "copy1 csr _pmp_mask_T_8" *)
  (* src = "verilog/rocket_clean.sv:197381.15-197381.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy1.csr._pmp_mask_T_8 ;
  (* hdlname = "copy1 csr _pmp_mask_T_9" *)
  (* src = "verilog/rocket_clean.sv:197382.15-197382.28" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy1.csr._pmp_mask_T_9 ;
  (* hdlname = "copy1 csr _read_hvip_T" *)
  wire [9:0] \copy1.csr._read_hvip_T ;
  (* hdlname = "copy1 csr _read_mip_T" *)
  wire [9:0] \copy1.csr._read_mip_T ;
  (* hdlname = "copy1 csr _read_mstatus_T" *)
  wire [103:0] \copy1.csr._read_mstatus_T ;
  (* hdlname = "copy1 csr _read_mtvec_T_1" *)
  (* src = "verilog/rocket_clean.sv:197424.14-197424.29" *)
  wire [7:0] \copy1.csr._read_mtvec_T_1 ;
  (* hdlname = "copy1 csr _read_mtvec_T_3" *)
  (* src = "verilog/rocket_clean.sv:197425.15-197425.30" *)
  wire [31:0] \copy1.csr._read_mtvec_T_3 ;
  (* hdlname = "copy1 csr _read_mtvec_T_4" *)
  (* src = "verilog/rocket_clean.sv:197426.15-197426.30" *)
  wire [31:0] \copy1.csr._read_mtvec_T_4 ;
  (* hdlname = "copy1 csr _read_mtvec_T_5" *)
  (* src = "verilog/rocket_clean.sv:197427.15-197427.30" *)
  wire [31:0] \copy1.csr._read_mtvec_T_5 ;
  (* hdlname = "copy1 csr _read_stvec_T_1" *)
  (* src = "verilog/rocket_clean.sv:197429.14-197429.29" *)
  wire [7:0] \copy1.csr._read_stvec_T_1 ;
  (* hdlname = "copy1 csr _read_stvec_T_3" *)
  (* src = "verilog/rocket_clean.sv:197430.15-197430.30" *)
  wire [38:0] \copy1.csr._read_stvec_T_3 ;
  (* hdlname = "copy1 csr _read_stvec_T_4" *)
  (* src = "verilog/rocket_clean.sv:197431.15-197431.30" *)
  wire [38:0] \copy1.csr._read_stvec_T_4 ;
  (* hdlname = "copy1 csr _read_stvec_T_5" *)
  (* src = "verilog/rocket_clean.sv:197432.15-197432.30" *)
  wire [38:0] \copy1.csr._read_stvec_T_5 ;
  (* hdlname = "copy1 csr _read_stvec_T_8" *)
  (* src = "verilog/rocket_clean.sv:197433.15-197433.30" *)
  wire [24:0] \copy1.csr._read_stvec_T_8 ;
  (* hdlname = "copy1 csr _reg_custom_0_T" *)
  (* src = "verilog/rocket_clean.sv:198009.15-198009.30" *)
  wire [63:0] \copy1.csr._reg_custom_0_T ;
  (* hdlname = "copy1 csr _reg_custom_0_T_2" *)
  (* src = "verilog/rocket_clean.sv:198010.15-198010.32" *)
  wire [63:0] \copy1.csr._reg_custom_0_T_2 ;
  (* hdlname = "copy1 csr _reg_custom_0_T_3" *)
  (* src = "verilog/rocket_clean.sv:198011.15-198011.32" *)
  wire [63:0] \copy1.csr._reg_custom_0_T_3 ;
  (* hdlname = "copy1 csr _reg_dcsr_cause_T" *)
  (* src = "verilog/rocket_clean.sv:197673.14-197673.31" *)
  wire [1:0] \copy1.csr._reg_dcsr_cause_T ;
  (* hdlname = "copy1 csr _reg_dcsr_cause_T_1" *)
  (* src = "verilog/rocket_clean.sv:197674.14-197674.33" *)
  wire [1:0] \copy1.csr._reg_dcsr_cause_T_1 ;
  (* hdlname = "copy1 csr _reg_dcsr_cause_T_2" *)
  (* src = "verilog/rocket_clean.sv:197675.14-197675.33" *)
  wire [2:0] \copy1.csr._reg_dcsr_cause_T_2 ;
  (* hdlname = "copy1 csr _reg_fflags_T" *)
  (* src = "verilog/rocket_clean.sv:197857.14-197857.27" *)
  wire [4:0] \copy1.csr._reg_fflags_T ;
  (* hdlname = "copy1 csr _reg_mcause_T" *)
  (* src = "verilog/rocket_clean.sv:197899.15-197899.28" *)
  wire [63:0] \copy1.csr._reg_mcause_T ;
  (* hdlname = "copy1 csr _reg_mcountinhibit_T_1" *)
  (* src = "verilog/rocket_clean.sv:197901.15-197901.37" *)
  wire [63:0] \copy1.csr._reg_mcountinhibit_T_1 ;
  (* hdlname = "copy1 csr _reg_mepc_T_1" *)
  wire [39:0] \copy1.csr._reg_mepc_T_1 ;
  (* hdlname = "copy1 csr _reg_mepc_T_2" *)
  (* src = "verilog/rocket_clean.sv:197896.15-197896.28" *)
  (* unused_bits = "40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._reg_mepc_T_2 ;
  (* hdlname = "copy1 csr _reg_mie_T" *)
  (* src = "verilog/rocket_clean.sv:197894.15-197894.25" *)
  wire [63:0] \copy1.csr._reg_mie_T ;
  (* hdlname = "copy1 csr _reg_mie_T_1" *)
  (* src = "verilog/rocket_clean.sv:197927.15-197927.27" *)
  wire [63:0] \copy1.csr._reg_mie_T_1 ;
  (* hdlname = "copy1 csr _reg_mie_T_2" *)
  (* src = "verilog/rocket_clean.sv:197928.15-197928.27" *)
  wire [63:0] \copy1.csr._reg_mie_T_2 ;
  (* hdlname = "copy1 csr _reg_mie_T_3" *)
  (* src = "verilog/rocket_clean.sv:197929.15-197929.27" *)
  wire [63:0] \copy1.csr._reg_mie_T_3 ;
  (* hdlname = "copy1 csr _reg_mie_T_4" *)
  (* src = "verilog/rocket_clean.sv:197930.15-197930.27" *)
  wire [63:0] \copy1.csr._reg_mie_T_4 ;
  (* hdlname = "copy1 csr _reg_misa_T" *)
  wire [39:0] \copy1.csr._reg_misa_T ;
  (* hdlname = "copy1 csr _reg_misa_T_1" *)
  (* src = "verilog/rocket_clean.sv:197879.9-197879.22" *)
  wire \copy1.csr._reg_misa_T_1 ;
  (* hdlname = "copy1 csr _reg_misa_T_2" *)
  (* src = "verilog/rocket_clean.sv:197880.14-197880.27" *)
  wire [3:0] \copy1.csr._reg_misa_T_2 ;
  (* hdlname = "copy1 csr _reg_misa_T_3" *)
  (* src = "verilog/rocket_clean.sv:197882.15-197882.28" *)
  (* unused_bits = "13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._reg_misa_T_3 ;
  (* hdlname = "copy1 csr _reg_misa_T_4" *)
  (* src = "verilog/rocket_clean.sv:197883.15-197883.28" *)
  (* unused_bits = "1 2 4 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr._reg_misa_T_4 ;
  (* hdlname = "copy1 csr _reg_misa_T_5" *)
  (* src = "verilog/rocket_clean.sv:197884.15-197884.28" *)
  wire [63:0] \copy1.csr._reg_misa_T_5 ;
  (* hdlname = "copy1 csr _reg_misa_T_7" *)
  (* src = "verilog/rocket_clean.sv:197885.15-197885.28" *)
  wire [63:0] \copy1.csr._reg_misa_T_7 ;
  (* hdlname = "copy1 csr _reg_misa_T_8" *)
  (* src = "verilog/rocket_clean.sv:197886.15-197886.28" *)
  wire [63:0] \copy1.csr._reg_misa_T_8 ;
  (* hdlname = "copy1 csr _reg_mstatus_fs_T" *)
  (* src = "verilog/rocket_clean.sv:197874.9-197874.26" *)
  wire \copy1.csr._reg_mstatus_fs_T ;
  (* hdlname = "copy1 csr _reg_mstatus_fs_T_2" *)
  (* src = "verilog/rocket_clean.sv:197875.14-197875.33" *)
  wire [1:0] \copy1.csr._reg_mstatus_fs_T_2 ;
  (* hdlname = "copy1 csr _reg_satp_mode_T" *)
  (* src = "verilog/rocket_clean.sv:197926.14-197926.30" *)
  wire [3:0] \copy1.csr._reg_satp_mode_T ;
  (* hdlname = "copy1 csr _reg_scause_T" *)
  (* src = "verilog/rocket_clean.sv:197933.15-197933.28" *)
  wire [63:0] \copy1.csr._reg_scause_T ;
  (* hdlname = "copy1 csr _s_interrupts_T_6" *)
  wire [15:0] \copy1.csr._s_interrupts_T_6 ;
  (* hdlname = "copy1 csr _wdata_T_1" *)
  (* src = "verilog/rocket_clean.sv:197566.15-197566.25" *)
  wire [63:0] \copy1.csr._wdata_T_1 ;
  (* hdlname = "copy1 csr _wdata_T_2" *)
  (* src = "verilog/rocket_clean.sv:197567.15-197567.25" *)
  wire [63:0] \copy1.csr._wdata_T_2 ;
  (* hdlname = "copy1 csr _wdata_T_5" *)
  (* src = "verilog/rocket_clean.sv:197568.15-197568.25" *)
  wire [63:0] \copy1.csr._wdata_T_5 ;
  (* hdlname = "copy1 csr _wdata_T_6" *)
  (* src = "verilog/rocket_clean.sv:197569.15-197569.25" *)
  wire [63:0] \copy1.csr._wdata_T_6 ;
  (* hdlname = "copy1 csr _which_T_100" *)
  (* src = "verilog/rocket_clean.sv:197346.14-197346.26" *)
  wire [3:0] \copy1.csr._which_T_100 ;
  (* hdlname = "copy1 csr _which_T_101" *)
  (* src = "verilog/rocket_clean.sv:197347.14-197347.26" *)
  wire [3:0] \copy1.csr._which_T_101 ;
  (* hdlname = "copy1 csr _which_T_102" *)
  (* src = "verilog/rocket_clean.sv:197348.14-197348.26" *)
  wire [3:0] \copy1.csr._which_T_102 ;
  (* hdlname = "copy1 csr _which_T_103" *)
  (* src = "verilog/rocket_clean.sv:197349.14-197349.26" *)
  wire [3:0] \copy1.csr._which_T_103 ;
  (* hdlname = "copy1 csr _which_T_104" *)
  (* src = "verilog/rocket_clean.sv:197350.14-197350.26" *)
  wire [3:0] \copy1.csr._which_T_104 ;
  (* hdlname = "copy1 csr _which_T_105" *)
  (* src = "verilog/rocket_clean.sv:197351.14-197351.26" *)
  wire [3:0] \copy1.csr._which_T_105 ;
  (* hdlname = "copy1 csr _which_T_106" *)
  (* src = "verilog/rocket_clean.sv:197352.14-197352.26" *)
  wire [3:0] \copy1.csr._which_T_106 ;
  (* hdlname = "copy1 csr _which_T_107" *)
  (* src = "verilog/rocket_clean.sv:197353.14-197353.26" *)
  wire [3:0] \copy1.csr._which_T_107 ;
  (* hdlname = "copy1 csr _which_T_108" *)
  (* src = "verilog/rocket_clean.sv:197354.14-197354.26" *)
  wire [3:0] \copy1.csr._which_T_108 ;
  (* hdlname = "copy1 csr _which_T_109" *)
  (* src = "verilog/rocket_clean.sv:197355.14-197355.26" *)
  wire [3:0] \copy1.csr._which_T_109 ;
  (* hdlname = "copy1 csr _which_T_111" *)
  (* src = "verilog/rocket_clean.sv:197356.14-197356.26" *)
  wire [3:0] \copy1.csr._which_T_111 ;
  (* hdlname = "copy1 csr _which_T_112" *)
  (* src = "verilog/rocket_clean.sv:197357.14-197357.26" *)
  wire [3:0] \copy1.csr._which_T_112 ;
  (* hdlname = "copy1 csr _which_T_113" *)
  (* src = "verilog/rocket_clean.sv:197358.14-197358.26" *)
  wire [3:0] \copy1.csr._which_T_113 ;
  (* hdlname = "copy1 csr _which_T_114" *)
  (* src = "verilog/rocket_clean.sv:197359.14-197359.26" *)
  wire [3:0] \copy1.csr._which_T_114 ;
  (* hdlname = "copy1 csr _which_T_115" *)
  (* src = "verilog/rocket_clean.sv:197360.14-197360.26" *)
  wire [3:0] \copy1.csr._which_T_115 ;
  (* hdlname = "copy1 csr _which_T_116" *)
  (* src = "verilog/rocket_clean.sv:197361.14-197361.26" *)
  wire [3:0] \copy1.csr._which_T_116 ;
  (* hdlname = "copy1 csr _which_T_117" *)
  (* src = "verilog/rocket_clean.sv:197362.14-197362.26" *)
  wire [3:0] \copy1.csr._which_T_117 ;
  (* hdlname = "copy1 csr _which_T_118" *)
  (* src = "verilog/rocket_clean.sv:197363.14-197363.26" *)
  wire [3:0] \copy1.csr._which_T_118 ;
  (* hdlname = "copy1 csr _which_T_119" *)
  (* src = "verilog/rocket_clean.sv:197364.14-197364.26" *)
  wire [3:0] \copy1.csr._which_T_119 ;
  (* hdlname = "copy1 csr _which_T_120" *)
  (* src = "verilog/rocket_clean.sv:197365.14-197365.26" *)
  wire [3:0] \copy1.csr._which_T_120 ;
  (* hdlname = "copy1 csr _which_T_121" *)
  (* src = "verilog/rocket_clean.sv:197366.14-197366.26" *)
  wire [3:0] \copy1.csr._which_T_121 ;
  (* hdlname = "copy1 csr _which_T_122" *)
  (* src = "verilog/rocket_clean.sv:197367.14-197367.26" *)
  wire [3:0] \copy1.csr._which_T_122 ;
  (* hdlname = "copy1 csr _which_T_123" *)
  (* src = "verilog/rocket_clean.sv:197368.14-197368.26" *)
  wire [3:0] \copy1.csr._which_T_123 ;
  (* hdlname = "copy1 csr _which_T_124" *)
  (* src = "verilog/rocket_clean.sv:197369.14-197369.26" *)
  wire [3:0] \copy1.csr._which_T_124 ;
  (* hdlname = "copy1 csr _which_T_79" *)
  (* src = "verilog/rocket_clean.sv:197325.14-197325.25" *)
  wire [3:0] \copy1.csr._which_T_79 ;
  (* hdlname = "copy1 csr _which_T_80" *)
  (* src = "verilog/rocket_clean.sv:197326.14-197326.25" *)
  wire [3:0] \copy1.csr._which_T_80 ;
  (* hdlname = "copy1 csr _which_T_81" *)
  (* src = "verilog/rocket_clean.sv:197327.14-197327.25" *)
  wire [3:0] \copy1.csr._which_T_81 ;
  (* hdlname = "copy1 csr _which_T_82" *)
  (* src = "verilog/rocket_clean.sv:197328.14-197328.25" *)
  wire [3:0] \copy1.csr._which_T_82 ;
  (* hdlname = "copy1 csr _which_T_83" *)
  (* src = "verilog/rocket_clean.sv:197329.14-197329.25" *)
  wire [3:0] \copy1.csr._which_T_83 ;
  (* hdlname = "copy1 csr _which_T_84" *)
  (* src = "verilog/rocket_clean.sv:197330.14-197330.25" *)
  wire [3:0] \copy1.csr._which_T_84 ;
  (* hdlname = "copy1 csr _which_T_85" *)
  (* src = "verilog/rocket_clean.sv:197331.14-197331.25" *)
  wire [3:0] \copy1.csr._which_T_85 ;
  (* hdlname = "copy1 csr _which_T_86" *)
  (* src = "verilog/rocket_clean.sv:197332.14-197332.25" *)
  wire [3:0] \copy1.csr._which_T_86 ;
  (* hdlname = "copy1 csr _which_T_87" *)
  (* src = "verilog/rocket_clean.sv:197333.14-197333.25" *)
  wire [3:0] \copy1.csr._which_T_87 ;
  (* hdlname = "copy1 csr _which_T_88" *)
  (* src = "verilog/rocket_clean.sv:197334.14-197334.25" *)
  wire [3:0] \copy1.csr._which_T_88 ;
  (* hdlname = "copy1 csr _which_T_89" *)
  (* src = "verilog/rocket_clean.sv:197335.14-197335.25" *)
  wire [3:0] \copy1.csr._which_T_89 ;
  (* hdlname = "copy1 csr _which_T_90" *)
  (* src = "verilog/rocket_clean.sv:197336.14-197336.25" *)
  wire [3:0] \copy1.csr._which_T_90 ;
  (* hdlname = "copy1 csr _which_T_91" *)
  (* src = "verilog/rocket_clean.sv:197337.14-197337.25" *)
  wire [3:0] \copy1.csr._which_T_91 ;
  (* hdlname = "copy1 csr _which_T_92" *)
  (* src = "verilog/rocket_clean.sv:197338.14-197338.25" *)
  wire [3:0] \copy1.csr._which_T_92 ;
  (* hdlname = "copy1 csr _which_T_93" *)
  (* src = "verilog/rocket_clean.sv:197339.14-197339.25" *)
  wire [3:0] \copy1.csr._which_T_93 ;
  (* hdlname = "copy1 csr _which_T_94" *)
  (* src = "verilog/rocket_clean.sv:197340.14-197340.25" *)
  wire [3:0] \copy1.csr._which_T_94 ;
  (* hdlname = "copy1 csr _which_T_95" *)
  (* src = "verilog/rocket_clean.sv:197341.14-197341.25" *)
  wire [3:0] \copy1.csr._which_T_95 ;
  (* hdlname = "copy1 csr _which_T_96" *)
  (* src = "verilog/rocket_clean.sv:197342.14-197342.25" *)
  wire [3:0] \copy1.csr._which_T_96 ;
  (* hdlname = "copy1 csr _which_T_97" *)
  (* src = "verilog/rocket_clean.sv:197343.14-197343.25" *)
  wire [3:0] \copy1.csr._which_T_97 ;
  (* hdlname = "copy1 csr _which_T_98" *)
  (* src = "verilog/rocket_clean.sv:197344.14-197344.25" *)
  wire [3:0] \copy1.csr._which_T_98 ;
  (* hdlname = "copy1 csr _which_T_99" *)
  (* src = "verilog/rocket_clean.sv:197345.14-197345.25" *)
  wire [3:0] \copy1.csr._which_T_99 ;
  (* hdlname = "copy1 csr addr" *)
  (* src = "verilog/rocket_clean.sv:197483.15-197483.19" *)
  wire [12:0] \copy1.csr.addr ;
  (* hdlname = "copy1 csr addr_1" *)
  (* src = "verilog/rocket_clean.sv:197577.15-197577.21" *)
  wire [11:0] \copy1.csr.addr_1 ;
  (* hdlname = "copy1 csr allow_counter" *)
  (* src = "verilog/rocket_clean.sv:197599.9-197599.22" *)
  wire \copy1.csr.allow_counter ;
  (* hdlname = "copy1 csr allow_sfence_vma" *)
  (* src = "verilog/rocket_clean.sv:197592.9-197592.25" *)
  wire \copy1.csr.allow_sfence_vma ;
  (* hdlname = "copy1 csr allow_sret" *)
  (* src = "verilog/rocket_clean.sv:197594.9-197594.19" *)
  wire \copy1.csr.allow_sret ;
  (* hdlname = "copy1 csr allow_wfi" *)
  (* src = "verilog/rocket_clean.sv:197591.9-197591.18" *)
  wire \copy1.csr.allow_wfi ;
  (* hdlname = "copy1 csr anyInterrupt" *)
  (* src = "verilog/rocket_clean.sv:197324.9-197324.21" *)
  wire \copy1.csr.anyInterrupt ;
  (* hdlname = "copy1 csr cause" *)
  (* src = "verilog/rocket_clean.sv:197165.15-197165.20" *)
  wire [63:0] \copy1.csr.cause ;
  (* hdlname = "copy1 csr causeIsDebugBreak" *)
  (* src = "verilog/rocket_clean.sv:197176.9-197176.26" *)
  wire \copy1.csr.causeIsDebugBreak ;
  (* hdlname = "copy1 csr causeIsDebugInt" *)
  (* src = "verilog/rocket_clean.sv:197168.9-197168.24" *)
  wire \copy1.csr.causeIsDebugInt ;
  (* hdlname = "copy1 csr causeIsDebugTrigger" *)
  (* src = "verilog/rocket_clean.sv:197170.9-197170.28" *)
  wire \copy1.csr.causeIsDebugTrigger ;
  (* hdlname = "copy1 csr cause_lsbs" *)
  (* src = "verilog/rocket_clean.sv:197166.14-197166.24" *)
  wire [7:0] \copy1.csr.cause_lsbs ;
  (* hdlname = "copy1 csr clock" *)
  (* src = "verilog/rocket_clean.sv:196864.17-196864.22" *)
  wire \copy1.csr.clock ;
  (* hdlname = "copy1 csr counter_addr" *)
  (* src = "verilog/rocket_clean.sv:197595.14-197595.26" *)
  wire [4:0] \copy1.csr.counter_addr ;
  (* hdlname = "copy1 csr csr_addr_legal" *)
  (* src = "verilog/rocket_clean.sv:197601.9-197601.23" *)
  wire \copy1.csr.csr_addr_legal ;
  (* hdlname = "copy1 csr csr_exists" *)
  (* src = "verilog/rocket_clean.sv:197631.9-197631.19" *)
  wire \copy1.csr.csr_exists ;
  (* hdlname = "copy1 csr csr_wen" *)
  (* src = "verilog/rocket_clean.sv:197859.9-197859.16" *)
  wire \copy1.csr.csr_wen ;
  (* hdlname = "copy1 csr dMode" *)
  (* src = "verilog/rocket_clean.sv:197943.9-197943.14" *)
  wire \copy1.csr.dMode ;
  (* hdlname = "copy1 csr d_interrupts" *)
  (* src = "verilog/rocket_clean.sv:197307.15-197307.27" *)
  wire [14:0] \copy1.csr.d_interrupts ;
  (* hdlname = "copy1 csr debugTVec" *)
  (* src = "verilog/rocket_clean.sv:197656.15-197656.24" *)
  wire [11:0] \copy1.csr.debugTVec ;
  (* hdlname = "copy1 csr decoded_1" *)
  (* src = "verilog/rocket_clean.sv:197486.9-197486.18" *)
  wire \copy1.csr.decoded_1 ;
  (* hdlname = "copy1 csr decoded_10" *)
  (* src = "verilog/rocket_clean.sv:197499.9-197499.19" *)
  wire \copy1.csr.decoded_10 ;
  (* hdlname = "copy1 csr decoded_11" *)
  (* src = "verilog/rocket_clean.sv:197501.9-197501.19" *)
  wire \copy1.csr.decoded_11 ;
  (* hdlname = "copy1 csr decoded_110" *)
  (* src = "verilog/rocket_clean.sv:197524.9-197524.20" *)
  wire \copy1.csr.decoded_110 ;
  (* hdlname = "copy1 csr decoded_111" *)
  (* src = "verilog/rocket_clean.sv:197525.9-197525.20" *)
  wire \copy1.csr.decoded_111 ;
  (* hdlname = "copy1 csr decoded_112" *)
  (* src = "verilog/rocket_clean.sv:197527.9-197527.20" *)
  wire \copy1.csr.decoded_112 ;
  (* hdlname = "copy1 csr decoded_113" *)
  (* src = "verilog/rocket_clean.sv:197529.9-197529.20" *)
  wire \copy1.csr.decoded_113 ;
  (* hdlname = "copy1 csr decoded_114" *)
  (* src = "verilog/rocket_clean.sv:197530.9-197530.20" *)
  wire \copy1.csr.decoded_114 ;
  (* hdlname = "copy1 csr decoded_115" *)
  (* src = "verilog/rocket_clean.sv:197532.9-197532.20" *)
  wire \copy1.csr.decoded_115 ;
  (* hdlname = "copy1 csr decoded_116" *)
  (* src = "verilog/rocket_clean.sv:197533.9-197533.20" *)
  wire \copy1.csr.decoded_116 ;
  (* hdlname = "copy1 csr decoded_117" *)
  (* src = "verilog/rocket_clean.sv:197535.9-197535.20" *)
  wire \copy1.csr.decoded_117 ;
  (* hdlname = "copy1 csr decoded_118" *)
  (* src = "verilog/rocket_clean.sv:197537.9-197537.20" *)
  wire \copy1.csr.decoded_118 ;
  (* hdlname = "copy1 csr decoded_119" *)
  (* src = "verilog/rocket_clean.sv:197539.9-197539.20" *)
  wire \copy1.csr.decoded_119 ;
  (* hdlname = "copy1 csr decoded_12" *)
  (* src = "verilog/rocket_clean.sv:197502.9-197502.19" *)
  wire \copy1.csr.decoded_12 ;
  (* hdlname = "copy1 csr decoded_120" *)
  (* src = "verilog/rocket_clean.sv:197540.9-197540.20" *)
  wire \copy1.csr.decoded_120 ;
  (* hdlname = "copy1 csr decoded_121" *)
  (* src = "verilog/rocket_clean.sv:197542.9-197542.20" *)
  wire \copy1.csr.decoded_121 ;
  (* hdlname = "copy1 csr decoded_122" *)
  (* src = "verilog/rocket_clean.sv:197544.9-197544.20" *)
  wire \copy1.csr.decoded_122 ;
  (* hdlname = "copy1 csr decoded_123" *)
  (* src = "verilog/rocket_clean.sv:197546.9-197546.20" *)
  wire \copy1.csr.decoded_123 ;
  (* hdlname = "copy1 csr decoded_124" *)
  (* src = "verilog/rocket_clean.sv:197547.9-197547.20" *)
  wire \copy1.csr.decoded_124 ;
  (* hdlname = "copy1 csr decoded_125" *)
  (* src = "verilog/rocket_clean.sv:197549.9-197549.20" *)
  wire \copy1.csr.decoded_125 ;
  (* hdlname = "copy1 csr decoded_127" *)
  (* src = "verilog/rocket_clean.sv:197551.9-197551.20" *)
  wire \copy1.csr.decoded_127 ;
  (* hdlname = "copy1 csr decoded_128" *)
  (* src = "verilog/rocket_clean.sv:197553.9-197553.20" *)
  wire \copy1.csr.decoded_128 ;
  (* hdlname = "copy1 csr decoded_129" *)
  (* src = "verilog/rocket_clean.sv:197554.9-197554.20" *)
  wire \copy1.csr.decoded_129 ;
  (* hdlname = "copy1 csr decoded_13" *)
  (* src = "verilog/rocket_clean.sv:197504.9-197504.19" *)
  wire \copy1.csr.decoded_13 ;
  (* hdlname = "copy1 csr decoded_130" *)
  (* src = "verilog/rocket_clean.sv:197555.9-197555.20" *)
  wire \copy1.csr.decoded_130 ;
  (* hdlname = "copy1 csr decoded_131" *)
  (* src = "verilog/rocket_clean.sv:197557.9-197557.20" *)
  wire \copy1.csr.decoded_131 ;
  (* hdlname = "copy1 csr decoded_132" *)
  (* src = "verilog/rocket_clean.sv:197558.9-197558.20" *)
  wire \copy1.csr.decoded_132 ;
  (* hdlname = "copy1 csr decoded_133" *)
  (* src = "verilog/rocket_clean.sv:197559.9-197559.20" *)
  wire \copy1.csr.decoded_133 ;
  (* hdlname = "copy1 csr decoded_134" *)
  (* src = "verilog/rocket_clean.sv:197560.9-197560.20" *)
  wire \copy1.csr.decoded_134 ;
  (* hdlname = "copy1 csr decoded_14" *)
  (* src = "verilog/rocket_clean.sv:197505.9-197505.19" *)
  wire \copy1.csr.decoded_14 ;
  (* hdlname = "copy1 csr decoded_143" *)
  (* src = "verilog/rocket_clean.sv:197562.9-197562.20" *)
  wire \copy1.csr.decoded_143 ;
  (* hdlname = "copy1 csr decoded_144" *)
  (* src = "verilog/rocket_clean.sv:197564.9-197564.20" *)
  wire \copy1.csr.decoded_144 ;
  (* hdlname = "copy1 csr decoded_146" *)
  (* src = "verilog/rocket_clean.sv:197565.9-197565.20" *)
  wire \copy1.csr.decoded_146 ;
  (* hdlname = "copy1 csr decoded_15" *)
  (* src = "verilog/rocket_clean.sv:197507.9-197507.19" *)
  wire \copy1.csr.decoded_15 ;
  (* hdlname = "copy1 csr decoded_16" *)
  (* src = "verilog/rocket_clean.sv:197509.9-197509.19" *)
  wire \copy1.csr.decoded_16 ;
  (* hdlname = "copy1 csr decoded_17" *)
  (* src = "verilog/rocket_clean.sv:197511.9-197511.19" *)
  wire \copy1.csr.decoded_17 ;
  (* hdlname = "copy1 csr decoded_18" *)
  (* src = "verilog/rocket_clean.sv:197513.9-197513.19" *)
  wire \copy1.csr.decoded_18 ;
  (* hdlname = "copy1 csr decoded_19" *)
  (* src = "verilog/rocket_clean.sv:197515.9-197515.19" *)
  wire \copy1.csr.decoded_19 ;
  (* hdlname = "copy1 csr decoded_2" *)
  (* src = "verilog/rocket_clean.sv:197487.9-197487.18" *)
  wire \copy1.csr.decoded_2 ;
  (* hdlname = "copy1 csr decoded_20" *)
  (* src = "verilog/rocket_clean.sv:197517.9-197517.19" *)
  wire \copy1.csr.decoded_20 ;
  (* hdlname = "copy1 csr decoded_21" *)
  (* src = "verilog/rocket_clean.sv:197519.9-197519.19" *)
  wire \copy1.csr.decoded_21 ;
  (* hdlname = "copy1 csr decoded_22" *)
  (* src = "verilog/rocket_clean.sv:197521.9-197521.19" *)
  wire \copy1.csr.decoded_22 ;
  (* hdlname = "copy1 csr decoded_4" *)
  (* src = "verilog/rocket_clean.sv:197489.9-197489.18" *)
  wire \copy1.csr.decoded_4 ;
  (* hdlname = "copy1 csr decoded_5" *)
  (* src = "verilog/rocket_clean.sv:197490.9-197490.18" *)
  wire \copy1.csr.decoded_5 ;
  (* hdlname = "copy1 csr decoded_6" *)
  (* src = "verilog/rocket_clean.sv:197492.9-197492.18" *)
  wire \copy1.csr.decoded_6 ;
  (* hdlname = "copy1 csr decoded_7" *)
  (* src = "verilog/rocket_clean.sv:197494.9-197494.18" *)
  wire \copy1.csr.decoded_7 ;
  (* hdlname = "copy1 csr decoded_8" *)
  (* src = "verilog/rocket_clean.sv:197495.9-197495.18" *)
  wire \copy1.csr.decoded_8 ;
  (* hdlname = "copy1 csr decoded_9" *)
  (* src = "verilog/rocket_clean.sv:197497.9-197497.18" *)
  wire \copy1.csr.decoded_9 ;
  (* hdlname = "copy1 csr delegate" *)
  (* src = "verilog/rocket_clean.sv:197189.9-197189.17" *)
  wire \copy1.csr.delegate ;
  (* hdlname = "copy1 csr epc" *)
  (* src = "verilog/rocket_clean.sv:197672.15-197672.18" *)
  wire [39:0] \copy1.csr.epc ;
  (* hdlname = "copy1 csr exception" *)
  (* src = "verilog/rocket_clean.sv:197160.9-197160.18" *)
  wire \copy1.csr.exception ;
  (* hdlname = "copy1 csr f" *)
  (* src = "verilog/rocket_clean.sv:197877.9-197877.10" *)
  wire \copy1.csr.f ;
  (* hdlname = "copy1 csr hi_lo_7" *)
  (* src = "verilog/rocket_clean.sv:197479.15-197479.22" *)
  wire [15:0] \copy1.csr.hi_lo_7 ;
  (* hdlname = "copy1 csr insn_break" *)
  (* src = "verilog/rocket_clean.sv:197158.9-197158.19" *)
  wire \copy1.csr.insn_break ;
  (* hdlname = "copy1 csr insn_call" *)
  (* src = "verilog/rocket_clean.sv:197156.9-197156.18" *)
  wire \copy1.csr.insn_call ;
  (* hdlname = "copy1 csr insn_cease" *)
  (* src = "verilog/rocket_clean.sv:197575.9-197575.19" *)
  wire \copy1.csr.insn_cease ;
  (* hdlname = "copy1 csr insn_ret" *)
  (* src = "verilog/rocket_clean.sv:197150.9-197150.17" *)
  wire \copy1.csr.insn_ret ;
  (* hdlname = "copy1 csr insn_wfi" *)
  (* src = "verilog/rocket_clean.sv:197576.9-197576.17" *)
  wire \copy1.csr.insn_wfi ;
  (* hdlname = "copy1 csr io_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:196947.17-196947.32" *)
  wire [38:0] \copy1.csr.io_bp_0_address ;
  (* hdlname = "copy1 csr io_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:196939.17-196939.39" *)
  wire \copy1.csr.io_bp_0_control_action ;
  (* hdlname = "copy1 csr io_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:196941.17-196941.34" *)
  wire \copy1.csr.io_bp_0_control_m ;
  (* hdlname = "copy1 csr io_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:196946.17-196946.34" *)
  wire \copy1.csr.io_bp_0_control_r ;
  (* hdlname = "copy1 csr io_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:196942.17-196942.34" *)
  wire \copy1.csr.io_bp_0_control_s ;
  (* hdlname = "copy1 csr io_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:196940.17-196940.39" *)
  wire [1:0] \copy1.csr.io_bp_0_control_tmatch ;
  (* hdlname = "copy1 csr io_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:196943.17-196943.34" *)
  wire \copy1.csr.io_bp_0_control_u ;
  (* hdlname = "copy1 csr io_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:196945.17-196945.34" *)
  wire \copy1.csr.io_bp_0_control_w ;
  (* hdlname = "copy1 csr io_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:196944.17-196944.34" *)
  wire \copy1.csr.io_bp_0_control_x ;
  (* hdlname = "copy1 csr io_cause" *)
  (* src = "verilog/rocket_clean.sv:196929.17-196929.25" *)
  wire [63:0] \copy1.csr.io_cause ;
  (* hdlname = "copy1 csr io_csr_stall" *)
  (* src = "verilog/rocket_clean.sv:196884.17-196884.29" *)
  wire \copy1.csr.io_csr_stall ;
  (* hdlname = "copy1 csr io_customCSRs_0_value" *)
  (* src = "verilog/rocket_clean.sv:197010.17-197010.38" *)
  wire [63:0] \copy1.csr.io_customCSRs_0_value ;
  (* hdlname = "copy1 csr io_decode_0_fp_csr" *)
  (* src = "verilog/rocket_clean.sv:196879.17-196879.35" *)
  wire \copy1.csr.io_decode_0_fp_csr ;
  (* hdlname = "copy1 csr io_decode_0_fp_illegal" *)
  (* src = "verilog/rocket_clean.sv:196878.17-196878.39" *)
  wire \copy1.csr.io_decode_0_fp_illegal ;
  (* hdlname = "copy1 csr io_decode_0_inst" *)
  (* src = "verilog/rocket_clean.sv:196877.17-196877.33" *)
  wire [31:0] \copy1.csr.io_decode_0_inst ;
  (* hdlname = "copy1 csr io_decode_0_read_illegal" *)
  (* src = "verilog/rocket_clean.sv:196880.17-196880.41" *)
  wire \copy1.csr.io_decode_0_read_illegal ;
  (* hdlname = "copy1 csr io_decode_0_system_illegal" *)
  (* src = "verilog/rocket_clean.sv:196883.17-196883.43" *)
  wire \copy1.csr.io_decode_0_system_illegal ;
  (* hdlname = "copy1 csr io_decode_0_write_flush" *)
  (* src = "verilog/rocket_clean.sv:196882.17-196882.40" *)
  wire \copy1.csr.io_decode_0_write_flush ;
  (* hdlname = "copy1 csr io_decode_0_write_flush_addr_m" *)
  (* src = "verilog/rocket_clean.sv:197647.15-197647.45" *)
  wire [11:0] \copy1.csr.io_decode_0_write_flush_addr_m ;
  (* hdlname = "copy1 csr io_decode_0_write_illegal" *)
  (* src = "verilog/rocket_clean.sv:196881.17-196881.42" *)
  wire \copy1.csr.io_decode_0_write_illegal ;
  (* hdlname = "copy1 csr io_eret" *)
  (* src = "verilog/rocket_clean.sv:196885.17-196885.24" *)
  wire \copy1.csr.io_eret ;
  (* hdlname = "copy1 csr io_evec" *)
  (* src = "verilog/rocket_clean.sv:196926.17-196926.24" *)
  wire [39:0] \copy1.csr.io_evec ;
  (* hdlname = "copy1 csr io_exception" *)
  (* src = "verilog/rocket_clean.sv:196927.17-196927.29" *)
  wire \copy1.csr.io_exception ;
  (* hdlname = "copy1 csr io_fcsr_flags_bits" *)
  (* src = "verilog/rocket_clean.sv:196936.17-196936.35" *)
  wire [4:0] \copy1.csr.io_fcsr_flags_bits ;
  (* hdlname = "copy1 csr io_fcsr_flags_valid" *)
  (* src = "verilog/rocket_clean.sv:196935.17-196935.36" *)
  wire \copy1.csr.io_fcsr_flags_valid ;
  (* hdlname = "copy1 csr io_fcsr_rm" *)
  (* src = "verilog/rocket_clean.sv:196934.17-196934.27" *)
  wire [2:0] \copy1.csr.io_fcsr_rm ;
  (* hdlname = "copy1 csr io_gva" *)
  (* src = "verilog/rocket_clean.sv:196932.17-196932.23" *)
  wire \copy1.csr.io_gva ;
  (* hdlname = "copy1 csr io_hartid" *)
  (* src = "verilog/rocket_clean.sv:196872.17-196872.26" *)
  wire \copy1.csr.io_hartid ;
  (* hdlname = "copy1 csr io_inhibit_cycle" *)
  (* src = "verilog/rocket_clean.sv:197004.17-197004.33" *)
  wire \copy1.csr.io_inhibit_cycle ;
  (* hdlname = "copy1 csr io_inst_0" *)
  (* src = "verilog/rocket_clean.sv:197005.17-197005.26" *)
  wire [31:0] \copy1.csr.io_inst_0 ;
  (* hdlname = "copy1 csr io_interrupt" *)
  (* src = "verilog/rocket_clean.sv:196937.17-196937.29" *)
  wire \copy1.csr.io_interrupt ;
  (* hdlname = "copy1 csr io_interrupt_cause" *)
  (* src = "verilog/rocket_clean.sv:196938.17-196938.35" *)
  wire [63:0] \copy1.csr.io_interrupt_cause ;
  (* hdlname = "copy1 csr io_interrupts_debug" *)
  (* src = "verilog/rocket_clean.sv:196867.17-196867.36" *)
  wire \copy1.csr.io_interrupts_debug ;
  (* hdlname = "copy1 csr io_interrupts_meip" *)
  (* src = "verilog/rocket_clean.sv:196870.17-196870.35" *)
  wire \copy1.csr.io_interrupts_meip ;
  (* hdlname = "copy1 csr io_interrupts_msip" *)
  (* src = "verilog/rocket_clean.sv:196869.17-196869.35" *)
  wire \copy1.csr.io_interrupts_msip ;
  (* hdlname = "copy1 csr io_interrupts_mtip" *)
  (* src = "verilog/rocket_clean.sv:196868.17-196868.35" *)
  wire \copy1.csr.io_interrupts_mtip ;
  (* hdlname = "copy1 csr io_interrupts_seip" *)
  (* src = "verilog/rocket_clean.sv:196871.17-196871.35" *)
  wire \copy1.csr.io_interrupts_seip ;
  (* hdlname = "copy1 csr io_pc" *)
  (* src = "verilog/rocket_clean.sv:196930.17-196930.22" *)
  wire [39:0] \copy1.csr.io_pc ;
  (* hdlname = "copy1 csr io_pmp_0_addr" *)
  (* src = "verilog/rocket_clean.sv:196953.17-196953.30" *)
  wire [29:0] \copy1.csr.io_pmp_0_addr ;
  (* hdlname = "copy1 csr io_pmp_0_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196949.17-196949.31" *)
  wire [1:0] \copy1.csr.io_pmp_0_cfg_a ;
  (* hdlname = "copy1 csr io_pmp_0_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196948.17-196948.31" *)
  wire \copy1.csr.io_pmp_0_cfg_l ;
  (* hdlname = "copy1 csr io_pmp_0_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196952.17-196952.31" *)
  wire \copy1.csr.io_pmp_0_cfg_r ;
  (* hdlname = "copy1 csr io_pmp_0_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196951.17-196951.31" *)
  wire \copy1.csr.io_pmp_0_cfg_w ;
  (* hdlname = "copy1 csr io_pmp_0_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196950.17-196950.31" *)
  wire \copy1.csr.io_pmp_0_cfg_x ;
  (* hdlname = "copy1 csr io_pmp_0_mask" *)
  (* src = "verilog/rocket_clean.sv:196954.17-196954.30" *)
  wire [31:0] \copy1.csr.io_pmp_0_mask ;
  (* hdlname = "copy1 csr io_pmp_1_addr" *)
  (* src = "verilog/rocket_clean.sv:196960.17-196960.30" *)
  wire [29:0] \copy1.csr.io_pmp_1_addr ;
  (* hdlname = "copy1 csr io_pmp_1_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196956.17-196956.31" *)
  wire [1:0] \copy1.csr.io_pmp_1_cfg_a ;
  (* hdlname = "copy1 csr io_pmp_1_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196955.17-196955.31" *)
  wire \copy1.csr.io_pmp_1_cfg_l ;
  (* hdlname = "copy1 csr io_pmp_1_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196959.17-196959.31" *)
  wire \copy1.csr.io_pmp_1_cfg_r ;
  (* hdlname = "copy1 csr io_pmp_1_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196958.17-196958.31" *)
  wire \copy1.csr.io_pmp_1_cfg_w ;
  (* hdlname = "copy1 csr io_pmp_1_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196957.17-196957.31" *)
  wire \copy1.csr.io_pmp_1_cfg_x ;
  (* hdlname = "copy1 csr io_pmp_1_mask" *)
  (* src = "verilog/rocket_clean.sv:196961.17-196961.30" *)
  wire [31:0] \copy1.csr.io_pmp_1_mask ;
  (* hdlname = "copy1 csr io_pmp_2_addr" *)
  (* src = "verilog/rocket_clean.sv:196967.17-196967.30" *)
  wire [29:0] \copy1.csr.io_pmp_2_addr ;
  (* hdlname = "copy1 csr io_pmp_2_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196963.17-196963.31" *)
  wire [1:0] \copy1.csr.io_pmp_2_cfg_a ;
  (* hdlname = "copy1 csr io_pmp_2_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196962.17-196962.31" *)
  wire \copy1.csr.io_pmp_2_cfg_l ;
  (* hdlname = "copy1 csr io_pmp_2_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196966.17-196966.31" *)
  wire \copy1.csr.io_pmp_2_cfg_r ;
  (* hdlname = "copy1 csr io_pmp_2_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196965.17-196965.31" *)
  wire \copy1.csr.io_pmp_2_cfg_w ;
  (* hdlname = "copy1 csr io_pmp_2_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196964.17-196964.31" *)
  wire \copy1.csr.io_pmp_2_cfg_x ;
  (* hdlname = "copy1 csr io_pmp_2_mask" *)
  (* src = "verilog/rocket_clean.sv:196968.17-196968.30" *)
  wire [31:0] \copy1.csr.io_pmp_2_mask ;
  (* hdlname = "copy1 csr io_pmp_3_addr" *)
  (* src = "verilog/rocket_clean.sv:196974.17-196974.30" *)
  wire [29:0] \copy1.csr.io_pmp_3_addr ;
  (* hdlname = "copy1 csr io_pmp_3_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196970.17-196970.31" *)
  wire [1:0] \copy1.csr.io_pmp_3_cfg_a ;
  (* hdlname = "copy1 csr io_pmp_3_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196969.17-196969.31" *)
  wire \copy1.csr.io_pmp_3_cfg_l ;
  (* hdlname = "copy1 csr io_pmp_3_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196973.17-196973.31" *)
  wire \copy1.csr.io_pmp_3_cfg_r ;
  (* hdlname = "copy1 csr io_pmp_3_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196972.17-196972.31" *)
  wire \copy1.csr.io_pmp_3_cfg_w ;
  (* hdlname = "copy1 csr io_pmp_3_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196971.17-196971.31" *)
  wire \copy1.csr.io_pmp_3_cfg_x ;
  (* hdlname = "copy1 csr io_pmp_3_mask" *)
  (* src = "verilog/rocket_clean.sv:196975.17-196975.30" *)
  wire [31:0] \copy1.csr.io_pmp_3_mask ;
  (* hdlname = "copy1 csr io_pmp_4_addr" *)
  (* src = "verilog/rocket_clean.sv:196981.17-196981.30" *)
  wire [29:0] \copy1.csr.io_pmp_4_addr ;
  (* hdlname = "copy1 csr io_pmp_4_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196977.17-196977.31" *)
  wire [1:0] \copy1.csr.io_pmp_4_cfg_a ;
  (* hdlname = "copy1 csr io_pmp_4_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196976.17-196976.31" *)
  wire \copy1.csr.io_pmp_4_cfg_l ;
  (* hdlname = "copy1 csr io_pmp_4_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196980.17-196980.31" *)
  wire \copy1.csr.io_pmp_4_cfg_r ;
  (* hdlname = "copy1 csr io_pmp_4_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196979.17-196979.31" *)
  wire \copy1.csr.io_pmp_4_cfg_w ;
  (* hdlname = "copy1 csr io_pmp_4_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196978.17-196978.31" *)
  wire \copy1.csr.io_pmp_4_cfg_x ;
  (* hdlname = "copy1 csr io_pmp_4_mask" *)
  (* src = "verilog/rocket_clean.sv:196982.17-196982.30" *)
  wire [31:0] \copy1.csr.io_pmp_4_mask ;
  (* hdlname = "copy1 csr io_pmp_5_addr" *)
  (* src = "verilog/rocket_clean.sv:196988.17-196988.30" *)
  wire [29:0] \copy1.csr.io_pmp_5_addr ;
  (* hdlname = "copy1 csr io_pmp_5_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196984.17-196984.31" *)
  wire [1:0] \copy1.csr.io_pmp_5_cfg_a ;
  (* hdlname = "copy1 csr io_pmp_5_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196983.17-196983.31" *)
  wire \copy1.csr.io_pmp_5_cfg_l ;
  (* hdlname = "copy1 csr io_pmp_5_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196987.17-196987.31" *)
  wire \copy1.csr.io_pmp_5_cfg_r ;
  (* hdlname = "copy1 csr io_pmp_5_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196986.17-196986.31" *)
  wire \copy1.csr.io_pmp_5_cfg_w ;
  (* hdlname = "copy1 csr io_pmp_5_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196985.17-196985.31" *)
  wire \copy1.csr.io_pmp_5_cfg_x ;
  (* hdlname = "copy1 csr io_pmp_5_mask" *)
  (* src = "verilog/rocket_clean.sv:196989.17-196989.30" *)
  wire [31:0] \copy1.csr.io_pmp_5_mask ;
  (* hdlname = "copy1 csr io_pmp_6_addr" *)
  (* src = "verilog/rocket_clean.sv:196995.17-196995.30" *)
  wire [29:0] \copy1.csr.io_pmp_6_addr ;
  (* hdlname = "copy1 csr io_pmp_6_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196991.17-196991.31" *)
  wire [1:0] \copy1.csr.io_pmp_6_cfg_a ;
  (* hdlname = "copy1 csr io_pmp_6_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196990.17-196990.31" *)
  wire \copy1.csr.io_pmp_6_cfg_l ;
  (* hdlname = "copy1 csr io_pmp_6_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196994.17-196994.31" *)
  wire \copy1.csr.io_pmp_6_cfg_r ;
  (* hdlname = "copy1 csr io_pmp_6_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196993.17-196993.31" *)
  wire \copy1.csr.io_pmp_6_cfg_w ;
  (* hdlname = "copy1 csr io_pmp_6_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196992.17-196992.31" *)
  wire \copy1.csr.io_pmp_6_cfg_x ;
  (* hdlname = "copy1 csr io_pmp_6_mask" *)
  (* src = "verilog/rocket_clean.sv:196996.17-196996.30" *)
  wire [31:0] \copy1.csr.io_pmp_6_mask ;
  (* hdlname = "copy1 csr io_pmp_7_addr" *)
  (* src = "verilog/rocket_clean.sv:197002.17-197002.30" *)
  wire [29:0] \copy1.csr.io_pmp_7_addr ;
  (* hdlname = "copy1 csr io_pmp_7_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196998.17-196998.31" *)
  wire [1:0] \copy1.csr.io_pmp_7_cfg_a ;
  (* hdlname = "copy1 csr io_pmp_7_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196997.17-196997.31" *)
  wire \copy1.csr.io_pmp_7_cfg_l ;
  (* hdlname = "copy1 csr io_pmp_7_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197001.17-197001.31" *)
  wire \copy1.csr.io_pmp_7_cfg_r ;
  (* hdlname = "copy1 csr io_pmp_7_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197000.17-197000.31" *)
  wire \copy1.csr.io_pmp_7_cfg_w ;
  (* hdlname = "copy1 csr io_pmp_7_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196999.17-196999.31" *)
  wire \copy1.csr.io_pmp_7_cfg_x ;
  (* hdlname = "copy1 csr io_pmp_7_mask" *)
  (* src = "verilog/rocket_clean.sv:197003.17-197003.30" *)
  wire [31:0] \copy1.csr.io_pmp_7_mask ;
  (* hdlname = "copy1 csr io_ptbr_mode" *)
  (* src = "verilog/rocket_clean.sv:196924.17-196924.29" *)
  wire [3:0] \copy1.csr.io_ptbr_mode ;
  (* hdlname = "copy1 csr io_ptbr_ppn" *)
  (* src = "verilog/rocket_clean.sv:196925.17-196925.28" *)
  wire [43:0] \copy1.csr.io_ptbr_ppn ;
  (* hdlname = "copy1 csr io_retire" *)
  (* src = "verilog/rocket_clean.sv:196928.17-196928.26" *)
  wire \copy1.csr.io_retire ;
  (* hdlname = "copy1 csr io_rw_addr" *)
  (* src = "verilog/rocket_clean.sv:196873.17-196873.27" *)
  wire [11:0] \copy1.csr.io_rw_addr ;
  (* hdlname = "copy1 csr io_rw_cmd" *)
  (* src = "verilog/rocket_clean.sv:196874.17-196874.26" *)
  wire [2:0] \copy1.csr.io_rw_cmd ;
  (* hdlname = "copy1 csr io_rw_rdata" *)
  (* src = "verilog/rocket_clean.sv:196875.17-196875.28" *)
  wire [63:0] \copy1.csr.io_rw_rdata ;
  (* hdlname = "copy1 csr io_rw_wdata" *)
  (* src = "verilog/rocket_clean.sv:196876.17-196876.28" *)
  wire [63:0] \copy1.csr.io_rw_wdata ;
  (* hdlname = "copy1 csr io_singleStep" *)
  (* src = "verilog/rocket_clean.sv:196886.17-196886.30" *)
  wire \copy1.csr.io_singleStep ;
  (* hdlname = "copy1 csr io_status_cease" *)
  (* src = "verilog/rocket_clean.sv:196888.17-196888.32" *)
  wire \copy1.csr.io_status_cease ;
  (* hdlname = "copy1 csr io_status_cease_r" *)
  (* src = "verilog/rocket_clean.sv:197741.8-197741.25" *)
  reg \copy1.csr.io_status_cease_r ;
  (* hdlname = "copy1 csr io_status_debug" *)
  (* src = "verilog/rocket_clean.sv:196887.17-196887.32" *)
  wire \copy1.csr.io_status_debug ;
  (* hdlname = "copy1 csr io_status_dprv" *)
  (* src = "verilog/rocket_clean.sv:196891.17-196891.31" *)
  wire [1:0] \copy1.csr.io_status_dprv ;
  (* hdlname = "copy1 csr io_status_dv" *)
  (* src = "verilog/rocket_clean.sv:196892.17-196892.29" *)
  wire \copy1.csr.io_status_dv ;
  (* hdlname = "copy1 csr io_status_fs" *)
  (* src = "verilog/rocket_clean.sv:196912.17-196912.29" *)
  wire [1:0] \copy1.csr.io_status_fs ;
  (* hdlname = "copy1 csr io_status_gva" *)
  (* src = "verilog/rocket_clean.sv:196898.17-196898.30" *)
  wire \copy1.csr.io_status_gva ;
  (* hdlname = "copy1 csr io_status_hie" *)
  (* src = "verilog/rocket_clean.sv:196921.17-196921.30" *)
  wire \copy1.csr.io_status_hie ;
  (* hdlname = "copy1 csr io_status_isa" *)
  (* src = "verilog/rocket_clean.sv:196890.17-196890.30" *)
  wire [31:0] \copy1.csr.io_status_isa ;
  (* hdlname = "copy1 csr io_status_mbe" *)
  (* src = "verilog/rocket_clean.sv:196899.17-196899.30" *)
  wire \copy1.csr.io_status_mbe ;
  (* hdlname = "copy1 csr io_status_mie" *)
  (* src = "verilog/rocket_clean.sv:196920.17-196920.30" *)
  wire \copy1.csr.io_status_mie ;
  (* hdlname = "copy1 csr io_status_mpie" *)
  (* src = "verilog/rocket_clean.sv:196916.17-196916.31" *)
  wire \copy1.csr.io_status_mpie ;
  (* hdlname = "copy1 csr io_status_mpp" *)
  (* src = "verilog/rocket_clean.sv:196913.17-196913.30" *)
  wire [1:0] \copy1.csr.io_status_mpp ;
  (* hdlname = "copy1 csr io_status_mprv" *)
  (* src = "verilog/rocket_clean.sv:196910.17-196910.31" *)
  wire \copy1.csr.io_status_mprv ;
  (* hdlname = "copy1 csr io_status_mpv" *)
  (* src = "verilog/rocket_clean.sv:196897.17-196897.30" *)
  wire \copy1.csr.io_status_mpv ;
  (* hdlname = "copy1 csr io_status_mxr" *)
  (* src = "verilog/rocket_clean.sv:196908.17-196908.30" *)
  wire \copy1.csr.io_status_mxr ;
  (* hdlname = "copy1 csr io_status_prv" *)
  (* src = "verilog/rocket_clean.sv:196893.17-196893.30" *)
  wire [1:0] \copy1.csr.io_status_prv ;
  (* hdlname = "copy1 csr io_status_sbe" *)
  (* src = "verilog/rocket_clean.sv:196900.17-196900.30" *)
  wire \copy1.csr.io_status_sbe ;
  (* hdlname = "copy1 csr io_status_sd" *)
  (* src = "verilog/rocket_clean.sv:196895.17-196895.29" *)
  wire \copy1.csr.io_status_sd ;
  (* hdlname = "copy1 csr io_status_sd_rv32" *)
  (* src = "verilog/rocket_clean.sv:196903.17-196903.34" *)
  wire \copy1.csr.io_status_sd_rv32 ;
  (* hdlname = "copy1 csr io_status_sie" *)
  (* src = "verilog/rocket_clean.sv:196922.17-196922.30" *)
  wire \copy1.csr.io_status_sie ;
  (* hdlname = "copy1 csr io_status_spie" *)
  (* src = "verilog/rocket_clean.sv:196918.17-196918.31" *)
  wire \copy1.csr.io_status_spie ;
  (* hdlname = "copy1 csr io_status_spp" *)
  (* src = "verilog/rocket_clean.sv:196915.17-196915.30" *)
  wire \copy1.csr.io_status_spp ;
  (* hdlname = "copy1 csr io_status_sum" *)
  (* src = "verilog/rocket_clean.sv:196909.17-196909.30" *)
  wire \copy1.csr.io_status_sum ;
  (* hdlname = "copy1 csr io_status_sxl" *)
  (* src = "verilog/rocket_clean.sv:196901.17-196901.30" *)
  wire [1:0] \copy1.csr.io_status_sxl ;
  (* hdlname = "copy1 csr io_status_tsr" *)
  (* src = "verilog/rocket_clean.sv:196905.17-196905.30" *)
  wire \copy1.csr.io_status_tsr ;
  (* hdlname = "copy1 csr io_status_tvm" *)
  (* src = "verilog/rocket_clean.sv:196907.17-196907.30" *)
  wire \copy1.csr.io_status_tvm ;
  (* hdlname = "copy1 csr io_status_tw" *)
  (* src = "verilog/rocket_clean.sv:196906.17-196906.29" *)
  wire \copy1.csr.io_status_tw ;
  (* hdlname = "copy1 csr io_status_ube" *)
  (* src = "verilog/rocket_clean.sv:196917.17-196917.30" *)
  wire \copy1.csr.io_status_ube ;
  (* hdlname = "copy1 csr io_status_uie" *)
  (* src = "verilog/rocket_clean.sv:196923.17-196923.30" *)
  wire \copy1.csr.io_status_uie ;
  (* hdlname = "copy1 csr io_status_upie" *)
  (* src = "verilog/rocket_clean.sv:196919.17-196919.31" *)
  wire \copy1.csr.io_status_upie ;
  (* hdlname = "copy1 csr io_status_uxl" *)
  (* src = "verilog/rocket_clean.sv:196902.17-196902.30" *)
  wire [1:0] \copy1.csr.io_status_uxl ;
  (* hdlname = "copy1 csr io_status_v" *)
  (* src = "verilog/rocket_clean.sv:196894.17-196894.28" *)
  wire \copy1.csr.io_status_v ;
  (* hdlname = "copy1 csr io_status_vs" *)
  (* src = "verilog/rocket_clean.sv:196914.17-196914.29" *)
  wire [1:0] \copy1.csr.io_status_vs ;
  (* hdlname = "copy1 csr io_status_wfi" *)
  (* src = "verilog/rocket_clean.sv:196889.17-196889.30" *)
  wire \copy1.csr.io_status_wfi ;
  (* hdlname = "copy1 csr io_status_xs" *)
  (* src = "verilog/rocket_clean.sv:196911.17-196911.29" *)
  wire [1:0] \copy1.csr.io_status_xs ;
  (* hdlname = "copy1 csr io_status_zero1" *)
  (* src = "verilog/rocket_clean.sv:196904.17-196904.32" *)
  wire [7:0] \copy1.csr.io_status_zero1 ;
  (* hdlname = "copy1 csr io_status_zero2" *)
  (* src = "verilog/rocket_clean.sv:196896.17-196896.32" *)
  wire [22:0] \copy1.csr.io_status_zero2 ;
  (* hdlname = "copy1 csr io_time" *)
  (* src = "verilog/rocket_clean.sv:196933.17-196933.24" *)
  wire [63:0] \copy1.csr.io_time ;
  (* hdlname = "copy1 csr io_trace_0_exception" *)
  (* src = "verilog/rocket_clean.sv:197009.17-197009.37" *)
  wire \copy1.csr.io_trace_0_exception ;
  (* hdlname = "copy1 csr io_trace_0_iaddr" *)
  (* src = "verilog/rocket_clean.sv:197007.17-197007.33" *)
  wire [39:0] \copy1.csr.io_trace_0_iaddr ;
  (* hdlname = "copy1 csr io_trace_0_insn" *)
  (* src = "verilog/rocket_clean.sv:197008.17-197008.32" *)
  wire [31:0] \copy1.csr.io_trace_0_insn ;
  (* hdlname = "copy1 csr io_trace_0_valid" *)
  (* src = "verilog/rocket_clean.sv:197006.17-197006.33" *)
  wire \copy1.csr.io_trace_0_valid ;
  (* hdlname = "copy1 csr io_tval" *)
  (* src = "verilog/rocket_clean.sv:196931.17-196931.24" *)
  wire [39:0] \copy1.csr.io_tval ;
  (* hdlname = "copy1 csr io_ungated_clock" *)
  (* src = "verilog/rocket_clean.sv:196866.17-196866.33" *)
  wire \copy1.csr.io_ungated_clock ;
  (* hdlname = "copy1 csr is_counter" *)
  (* src = "verilog/rocket_clean.sv:197589.9-197589.19" *)
  wire \copy1.csr.is_counter ;
  (* hdlname = "copy1 csr is_ret" *)
  (* src = "verilog/rocket_clean.sv:197582.9-197582.15" *)
  wire \copy1.csr.is_ret ;
  (* hdlname = "copy1 csr is_sfence" *)
  (* src = "verilog/rocket_clean.sv:197586.9-197586.18" *)
  wire \copy1.csr.is_sfence ;
  (* hdlname = "copy1 csr is_wfi" *)
  (* src = "verilog/rocket_clean.sv:197584.9-197584.15" *)
  wire \copy1.csr.is_wfi ;
  (* hdlname = "copy1 csr large_" *)
  (* src = "verilog/rocket_clean.sv:197287.14-197287.20" *)
  reg [57:0] \copy1.csr.large_ ;
  (* hdlname = "copy1 csr large_1" *)
  (* src = "verilog/rocket_clean.sv:197297.14-197297.21" *)
  reg [57:0] \copy1.csr.large_1 ;
  (* hdlname = "copy1 csr lo_16" *)
  (* src = "verilog/rocket_clean.sv:197477.15-197477.20" *)
  wire [31:0] \copy1.csr.lo_16 ;
  (* hdlname = "copy1 csr lo_4" *)
  (* src = "verilog/rocket_clean.sv:197435.14-197435.18" *)
  wire [6:0] \copy1.csr.lo_4 ;
  (* hdlname = "copy1 csr lo_6" *)
  (* src = "verilog/rocket_clean.sv:197450.15-197450.19" *)
  wire [10:0] \copy1.csr.lo_6 ;
  (* hdlname = "copy1 csr lo_7" *)
  (* src = "verilog/rocket_clean.sv:197462.15-197462.19" *)
  wire [21:0] \copy1.csr.lo_7 ;
  (* hdlname = "copy1 csr lo_lo_6" *)
  (* src = "verilog/rocket_clean.sv:197461.14-197461.21" *)
  wire [8:0] \copy1.csr.lo_lo_6 ;
  (* hdlname = "copy1 csr lo_lo_7" *)
  (* src = "verilog/rocket_clean.sv:197476.15-197476.22" *)
  wire [15:0] \copy1.csr.lo_lo_7 ;
  (* hdlname = "copy1 csr m_interrupts" *)
  wire [15:0] \copy1.csr.m_interrupts ;
  (* hdlname = "copy1 csr mip_seip" *)
  (* src = "verilog/rocket_clean.sv:197301.9-197301.17" *)
  wire \copy1.csr.mip_seip ;
  (* hdlname = "copy1 csr newBPC_action" *)
  (* src = "verilog/rocket_clean.sv:197941.9-197941.22" *)
  wire \copy1.csr.newBPC_action ;
  (* hdlname = "copy1 csr newBPC_dmode" *)
  (* src = "verilog/rocket_clean.sv:197942.9-197942.21" *)
  wire \copy1.csr.newBPC_dmode ;
  (* hdlname = "copy1 csr newCfg_1_a" *)
  (* src = "verilog/rocket_clean.sv:197957.14-197957.24" *)
  wire [1:0] \copy1.csr.newCfg_1_a ;
  (* hdlname = "copy1 csr newCfg_1_l" *)
  (* src = "verilog/rocket_clean.sv:197958.9-197958.19" *)
  wire \copy1.csr.newCfg_1_l ;
  (* hdlname = "copy1 csr newCfg_1_r" *)
  (* src = "verilog/rocket_clean.sv:197954.9-197954.19" *)
  wire \copy1.csr.newCfg_1_r ;
  (* hdlname = "copy1 csr newCfg_1_w" *)
  (* src = "verilog/rocket_clean.sv:197955.9-197955.19" *)
  wire \copy1.csr.newCfg_1_w ;
  (* hdlname = "copy1 csr newCfg_1_x" *)
  (* src = "verilog/rocket_clean.sv:197956.9-197956.19" *)
  wire \copy1.csr.newCfg_1_x ;
  (* hdlname = "copy1 csr newCfg_2_a" *)
  (* src = "verilog/rocket_clean.sv:197965.14-197965.24" *)
  wire [1:0] \copy1.csr.newCfg_2_a ;
  (* hdlname = "copy1 csr newCfg_2_l" *)
  (* src = "verilog/rocket_clean.sv:197966.9-197966.19" *)
  wire \copy1.csr.newCfg_2_l ;
  (* hdlname = "copy1 csr newCfg_2_r" *)
  (* src = "verilog/rocket_clean.sv:197962.9-197962.19" *)
  wire \copy1.csr.newCfg_2_r ;
  (* hdlname = "copy1 csr newCfg_2_w" *)
  (* src = "verilog/rocket_clean.sv:197963.9-197963.19" *)
  wire \copy1.csr.newCfg_2_w ;
  (* hdlname = "copy1 csr newCfg_2_x" *)
  (* src = "verilog/rocket_clean.sv:197964.9-197964.19" *)
  wire \copy1.csr.newCfg_2_x ;
  (* hdlname = "copy1 csr newCfg_3_a" *)
  (* src = "verilog/rocket_clean.sv:197973.14-197973.24" *)
  wire [1:0] \copy1.csr.newCfg_3_a ;
  (* hdlname = "copy1 csr newCfg_3_l" *)
  (* src = "verilog/rocket_clean.sv:197974.9-197974.19" *)
  wire \copy1.csr.newCfg_3_l ;
  (* hdlname = "copy1 csr newCfg_3_r" *)
  (* src = "verilog/rocket_clean.sv:197970.9-197970.19" *)
  wire \copy1.csr.newCfg_3_r ;
  (* hdlname = "copy1 csr newCfg_3_w" *)
  (* src = "verilog/rocket_clean.sv:197971.9-197971.19" *)
  wire \copy1.csr.newCfg_3_w ;
  (* hdlname = "copy1 csr newCfg_3_x" *)
  (* src = "verilog/rocket_clean.sv:197972.9-197972.19" *)
  wire \copy1.csr.newCfg_3_x ;
  (* hdlname = "copy1 csr newCfg_4_a" *)
  (* src = "verilog/rocket_clean.sv:197981.14-197981.24" *)
  wire [1:0] \copy1.csr.newCfg_4_a ;
  (* hdlname = "copy1 csr newCfg_4_l" *)
  (* src = "verilog/rocket_clean.sv:197982.9-197982.19" *)
  wire \copy1.csr.newCfg_4_l ;
  (* hdlname = "copy1 csr newCfg_4_r" *)
  (* src = "verilog/rocket_clean.sv:197978.9-197978.19" *)
  wire \copy1.csr.newCfg_4_r ;
  (* hdlname = "copy1 csr newCfg_4_w" *)
  (* src = "verilog/rocket_clean.sv:197979.9-197979.19" *)
  wire \copy1.csr.newCfg_4_w ;
  (* hdlname = "copy1 csr newCfg_4_x" *)
  (* src = "verilog/rocket_clean.sv:197980.9-197980.19" *)
  wire \copy1.csr.newCfg_4_x ;
  (* hdlname = "copy1 csr newCfg_5_a" *)
  (* src = "verilog/rocket_clean.sv:197989.14-197989.24" *)
  wire [1:0] \copy1.csr.newCfg_5_a ;
  (* hdlname = "copy1 csr newCfg_5_l" *)
  (* src = "verilog/rocket_clean.sv:197990.9-197990.19" *)
  wire \copy1.csr.newCfg_5_l ;
  (* hdlname = "copy1 csr newCfg_5_r" *)
  (* src = "verilog/rocket_clean.sv:197986.9-197986.19" *)
  wire \copy1.csr.newCfg_5_r ;
  (* hdlname = "copy1 csr newCfg_5_w" *)
  (* src = "verilog/rocket_clean.sv:197987.9-197987.19" *)
  wire \copy1.csr.newCfg_5_w ;
  (* hdlname = "copy1 csr newCfg_5_x" *)
  (* src = "verilog/rocket_clean.sv:197988.9-197988.19" *)
  wire \copy1.csr.newCfg_5_x ;
  (* hdlname = "copy1 csr newCfg_6_a" *)
  (* src = "verilog/rocket_clean.sv:197997.14-197997.24" *)
  wire [1:0] \copy1.csr.newCfg_6_a ;
  (* hdlname = "copy1 csr newCfg_6_l" *)
  (* src = "verilog/rocket_clean.sv:197998.9-197998.19" *)
  wire \copy1.csr.newCfg_6_l ;
  (* hdlname = "copy1 csr newCfg_6_r" *)
  (* src = "verilog/rocket_clean.sv:197994.9-197994.19" *)
  wire \copy1.csr.newCfg_6_r ;
  (* hdlname = "copy1 csr newCfg_6_w" *)
  (* src = "verilog/rocket_clean.sv:197995.9-197995.19" *)
  wire \copy1.csr.newCfg_6_w ;
  (* hdlname = "copy1 csr newCfg_6_x" *)
  (* src = "verilog/rocket_clean.sv:197996.9-197996.19" *)
  wire \copy1.csr.newCfg_6_x ;
  (* hdlname = "copy1 csr newCfg_7_a" *)
  (* src = "verilog/rocket_clean.sv:198005.14-198005.24" *)
  wire [1:0] \copy1.csr.newCfg_7_a ;
  (* hdlname = "copy1 csr newCfg_7_l" *)
  (* src = "verilog/rocket_clean.sv:198006.9-198006.19" *)
  wire \copy1.csr.newCfg_7_l ;
  (* hdlname = "copy1 csr newCfg_7_r" *)
  (* src = "verilog/rocket_clean.sv:198002.9-198002.19" *)
  wire \copy1.csr.newCfg_7_r ;
  (* hdlname = "copy1 csr newCfg_7_w" *)
  (* src = "verilog/rocket_clean.sv:198003.9-198003.19" *)
  wire \copy1.csr.newCfg_7_w ;
  (* hdlname = "copy1 csr newCfg_7_x" *)
  (* src = "verilog/rocket_clean.sv:198004.9-198004.19" *)
  wire \copy1.csr.newCfg_7_x ;
  (* hdlname = "copy1 csr newCfg_a" *)
  (* src = "verilog/rocket_clean.sv:197949.14-197949.22" *)
  wire [1:0] \copy1.csr.newCfg_a ;
  (* hdlname = "copy1 csr newCfg_l" *)
  (* src = "verilog/rocket_clean.sv:197950.9-197950.17" *)
  wire \copy1.csr.newCfg_l ;
  (* hdlname = "copy1 csr newCfg_r" *)
  (* src = "verilog/rocket_clean.sv:197946.9-197946.17" *)
  wire \copy1.csr.newCfg_r ;
  (* hdlname = "copy1 csr newCfg_w" *)
  (* src = "verilog/rocket_clean.sv:197947.9-197947.17" *)
  wire \copy1.csr.newCfg_w ;
  (* hdlname = "copy1 csr newCfg_x" *)
  (* src = "verilog/rocket_clean.sv:197948.9-197948.17" *)
  wire \copy1.csr.newCfg_x ;
  (* hdlname = "copy1 csr new_dcsr_ebreakm" *)
  (* src = "verilog/rocket_clean.sv:197913.9-197913.25" *)
  wire \copy1.csr.new_dcsr_ebreakm ;
  (* hdlname = "copy1 csr new_dcsr_ebreaks" *)
  (* src = "verilog/rocket_clean.sv:197912.9-197912.25" *)
  wire \copy1.csr.new_dcsr_ebreaks ;
  (* hdlname = "copy1 csr new_dcsr_ebreaku" *)
  (* src = "verilog/rocket_clean.sv:197911.9-197911.25" *)
  wire \copy1.csr.new_dcsr_ebreaku ;
  (* hdlname = "copy1 csr new_dcsr_prv" *)
  (* src = "verilog/rocket_clean.sv:197909.14-197909.26" *)
  wire [1:0] \copy1.csr.new_dcsr_prv ;
  (* hdlname = "copy1 csr new_dcsr_step" *)
  (* src = "verilog/rocket_clean.sv:197910.9-197910.22" *)
  wire \copy1.csr.new_dcsr_step ;
  (* hdlname = "copy1 csr new_mip_seip" *)
  (* src = "verilog/rocket_clean.sv:197893.9-197893.21" *)
  wire \copy1.csr.new_mip_seip ;
  (* hdlname = "copy1 csr new_mip_ssip" *)
  (* src = "verilog/rocket_clean.sv:197891.9-197891.21" *)
  wire \copy1.csr.new_mip_ssip ;
  (* hdlname = "copy1 csr new_mip_stip" *)
  (* src = "verilog/rocket_clean.sv:197892.9-197892.21" *)
  wire \copy1.csr.new_mip_stip ;
  (* hdlname = "copy1 csr new_mstatus_fs" *)
  (* src = "verilog/rocket_clean.sv:197867.14-197867.28" *)
  wire [1:0] \copy1.csr.new_mstatus_fs ;
  (* hdlname = "copy1 csr new_mstatus_mie" *)
  (* src = "verilog/rocket_clean.sv:197862.9-197862.24" *)
  wire \copy1.csr.new_mstatus_mie ;
  (* hdlname = "copy1 csr new_mstatus_mpie" *)
  (* src = "verilog/rocket_clean.sv:197864.9-197864.25" *)
  wire \copy1.csr.new_mstatus_mpie ;
  (* hdlname = "copy1 csr new_mstatus_mpp" *)
  (* src = "verilog/rocket_clean.sv:197866.14-197866.29" *)
  wire [1:0] \copy1.csr.new_mstatus_mpp ;
  (* hdlname = "copy1 csr new_mstatus_mprv" *)
  (* src = "verilog/rocket_clean.sv:197868.9-197868.25" *)
  wire \copy1.csr.new_mstatus_mprv ;
  (* hdlname = "copy1 csr new_mstatus_mxr" *)
  (* src = "verilog/rocket_clean.sv:197870.9-197870.24" *)
  wire \copy1.csr.new_mstatus_mxr ;
  (* hdlname = "copy1 csr new_mstatus_sie" *)
  (* src = "verilog/rocket_clean.sv:197861.9-197861.24" *)
  wire \copy1.csr.new_mstatus_sie ;
  (* hdlname = "copy1 csr new_mstatus_spie" *)
  (* src = "verilog/rocket_clean.sv:197863.9-197863.25" *)
  wire \copy1.csr.new_mstatus_spie ;
  (* hdlname = "copy1 csr new_mstatus_spp" *)
  (* src = "verilog/rocket_clean.sv:197865.9-197865.24" *)
  wire \copy1.csr.new_mstatus_spp ;
  (* hdlname = "copy1 csr new_mstatus_sum" *)
  (* src = "verilog/rocket_clean.sv:197869.9-197869.24" *)
  wire \copy1.csr.new_mstatus_sum ;
  (* hdlname = "copy1 csr new_mstatus_tsr" *)
  (* src = "verilog/rocket_clean.sv:197873.9-197873.24" *)
  wire \copy1.csr.new_mstatus_tsr ;
  (* hdlname = "copy1 csr new_mstatus_tvm" *)
  (* src = "verilog/rocket_clean.sv:197871.9-197871.24" *)
  wire \copy1.csr.new_mstatus_tvm ;
  (* hdlname = "copy1 csr new_mstatus_tw" *)
  (* src = "verilog/rocket_clean.sv:197872.9-197872.23" *)
  wire \copy1.csr.new_mstatus_tw ;
  (* hdlname = "copy1 csr new_prv" *)
  (* src = "verilog/rocket_clean.sv:197193.14-197193.21" *)
  wire [1:0] \copy1.csr.new_prv ;
  (* hdlname = "copy1 csr new_satp_mode" *)
  (* src = "verilog/rocket_clean.sv:197922.14-197922.27" *)
  wire [3:0] \copy1.csr.new_satp_mode ;
  (* hdlname = "copy1 csr new_satp_ppn" *)
  (* src = "verilog/rocket_clean.sv:197921.15-197921.27" *)
  wire [43:0] \copy1.csr.new_satp_ppn ;
  (* hdlname = "copy1 csr new_sip_ssip" *)
  (* src = "verilog/rocket_clean.sv:197920.9-197920.21" *)
  wire \copy1.csr.new_sip_ssip ;
  (* hdlname = "copy1 csr nextSmall" *)
  (* src = "verilog/rocket_clean.sv:197284.14-197284.23" *)
  wire [6:0] \copy1.csr.nextSmall ;
  (* hdlname = "copy1 csr nextSmall_1" *)
  (* src = "verilog/rocket_clean.sv:197294.14-197294.25" *)
  wire [6:0] \copy1.csr.nextSmall_1 ;
  (* hdlname = "copy1 csr notDebugTVec" *)
  (* src = "verilog/rocket_clean.sv:197662.15-197662.27" *)
  wire [63:0] \copy1.csr.notDebugTVec ;
  (* hdlname = "copy1 csr notDebugTVec_base" *)
  (* src = "verilog/rocket_clean.sv:197657.15-197657.32" *)
  (* unused_bits = "1" *)
  wire [63:0] \copy1.csr.notDebugTVec_base ;
  (* hdlname = "copy1 csr notDebugTVec_doVector" *)
  (* src = "verilog/rocket_clean.sv:197660.9-197660.30" *)
  wire \copy1.csr.notDebugTVec_doVector ;
  (* hdlname = "copy1 csr notDebugTVec_interruptOffset" *)
  (* src = "verilog/rocket_clean.sv:197658.14-197658.42" *)
  wire [7:0] \copy1.csr.notDebugTVec_interruptOffset ;
  (* hdlname = "copy1 csr notDebugTVec_interruptVec" *)
  (* src = "verilog/rocket_clean.sv:197659.15-197659.40" *)
  wire [63:0] \copy1.csr.notDebugTVec_interruptVec ;
  (* hdlname = "copy1 csr pending_interrupts" *)
  (* src = "verilog/rocket_clean.sv:197306.15-197306.33" *)
  wire [63:0] \copy1.csr.pending_interrupts ;
  (* hdlname = "copy1 csr pmp_mask_base" *)
  (* src = "verilog/rocket_clean.sv:197373.15-197373.28" *)
  wire [30:0] \copy1.csr.pmp_mask_base ;
  (* hdlname = "copy1 csr pmp_mask_base_1" *)
  (* src = "verilog/rocket_clean.sv:197378.15-197378.30" *)
  wire [30:0] \copy1.csr.pmp_mask_base_1 ;
  (* hdlname = "copy1 csr pmp_mask_base_2" *)
  (* src = "verilog/rocket_clean.sv:197383.15-197383.30" *)
  wire [30:0] \copy1.csr.pmp_mask_base_2 ;
  (* hdlname = "copy1 csr pmp_mask_base_3" *)
  (* src = "verilog/rocket_clean.sv:197388.15-197388.30" *)
  wire [30:0] \copy1.csr.pmp_mask_base_3 ;
  (* hdlname = "copy1 csr pmp_mask_base_4" *)
  (* src = "verilog/rocket_clean.sv:197393.15-197393.30" *)
  wire [30:0] \copy1.csr.pmp_mask_base_4 ;
  (* hdlname = "copy1 csr pmp_mask_base_5" *)
  (* src = "verilog/rocket_clean.sv:197398.15-197398.30" *)
  wire [30:0] \copy1.csr.pmp_mask_base_5 ;
  (* hdlname = "copy1 csr pmp_mask_base_6" *)
  (* src = "verilog/rocket_clean.sv:197403.15-197403.30" *)
  wire [30:0] \copy1.csr.pmp_mask_base_6 ;
  (* hdlname = "copy1 csr pmp_mask_base_7" *)
  (* src = "verilog/rocket_clean.sv:197408.15-197408.30" *)
  wire [30:0] \copy1.csr.pmp_mask_base_7 ;
  (* hdlname = "copy1 csr read_fcsr" *)
  (* src = "verilog/rocket_clean.sv:197457.14-197457.23" *)
  wire [7:0] \copy1.csr.read_fcsr ;
  (* hdlname = "copy1 csr read_mcounteren" *)
  wire [2:0] \copy1.csr.read_mcounteren ;
  (* hdlname = "copy1 csr read_medeleg" *)
  (* src = "verilog/rocket_clean.sv:197186.15-197186.27" *)
  wire [63:0] \copy1.csr.read_medeleg ;
  (* hdlname = "copy1 csr read_mideleg" *)
  (* src = "verilog/rocket_clean.sv:197183.15-197183.27" *)
  wire [63:0] \copy1.csr.read_mideleg ;
  (* hdlname = "copy1 csr read_mip" *)
  wire [9:0] \copy1.csr.read_mip ;
  (* hdlname = "copy1 csr read_mip_lo" *)
  wire [5:0] \copy1.csr.read_mip_lo ;
  (* hdlname = "copy1 csr read_mstatus" *)
  (* src = "verilog/rocket_clean.sv:197423.15-197423.27" *)
  wire [63:0] \copy1.csr.read_mstatus ;
  (* hdlname = "copy1 csr read_mstatus_hi" *)
  wire [81:0] \copy1.csr.read_mstatus_hi ;
  (* hdlname = "copy1 csr read_mstatus_hi_hi" *)
  wire [63:0] \copy1.csr.read_mstatus_hi_hi ;
  (* hdlname = "copy1 csr read_mstatus_lo" *)
  (* src = "verilog/rocket_clean.sv:197416.15-197416.30" *)
  wire [21:0] \copy1.csr.read_mstatus_lo ;
  (* hdlname = "copy1 csr read_mstatus_lo_lo" *)
  (* src = "verilog/rocket_clean.sv:197414.14-197414.32" *)
  wire [8:0] \copy1.csr.read_mstatus_lo_lo ;
  (* hdlname = "copy1 csr read_mtvec" *)
  (* src = "verilog/rocket_clean.sv:197428.15-197428.25" *)
  wire [63:0] \copy1.csr.read_mtvec ;
  (* hdlname = "copy1 csr read_scounteren" *)
  wire [2:0] \copy1.csr.read_scounteren ;
  (* hdlname = "copy1 csr read_sie" *)
  (* src = "verilog/rocket_clean.sv:197459.15-197459.23" *)
  wire [63:0] \copy1.csr.read_sie ;
  (* hdlname = "copy1 csr read_sip" *)
  (* src = "verilog/rocket_clean.sv:197460.15-197460.23" *)
  wire [63:0] \copy1.csr.read_sip ;
  (* hdlname = "copy1 csr read_stvec" *)
  (* src = "verilog/rocket_clean.sv:197434.15-197434.25" *)
  wire [63:0] \copy1.csr.read_stvec ;
  (* hdlname = "copy1 csr reg_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:197207.14-197207.30" *)
  reg [38:0] \copy1.csr.reg_bp_0_address ;
  (* hdlname = "copy1 csr reg_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:197199.8-197199.31" *)
  reg \copy1.csr.reg_bp_0_control_action ;
  (* hdlname = "copy1 csr reg_bp_0_control_dmode" *)
  (* src = "verilog/rocket_clean.sv:197198.8-197198.30" *)
  reg \copy1.csr.reg_bp_0_control_dmode ;
  (* hdlname = "copy1 csr reg_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:197201.8-197201.26" *)
  reg \copy1.csr.reg_bp_0_control_m ;
  (* hdlname = "copy1 csr reg_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:197206.8-197206.26" *)
  reg \copy1.csr.reg_bp_0_control_r ;
  (* hdlname = "copy1 csr reg_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:197202.8-197202.26" *)
  reg \copy1.csr.reg_bp_0_control_s ;
  (* hdlname = "copy1 csr reg_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:197200.13-197200.36" *)
  reg [1:0] \copy1.csr.reg_bp_0_control_tmatch ;
  (* hdlname = "copy1 csr reg_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:197203.8-197203.26" *)
  reg \copy1.csr.reg_bp_0_control_u ;
  (* hdlname = "copy1 csr reg_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:197205.8-197205.26" *)
  reg \copy1.csr.reg_bp_0_control_w ;
  (* hdlname = "copy1 csr reg_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:197204.8-197204.26" *)
  reg \copy1.csr.reg_bp_0_control_x ;
  (* hdlname = "copy1 csr reg_custom_0" *)
  (* src = "verilog/rocket_clean.sv:197482.14-197482.26" *)
  reg [63:0] \copy1.csr.reg_custom_0 ;
  (* hdlname = "copy1 csr reg_dcsr_cause" *)
  (* src = "verilog/rocket_clean.sv:197194.13-197194.27" *)
  reg [2:0] \copy1.csr.reg_dcsr_cause ;
  (* hdlname = "copy1 csr reg_dcsr_ebreakm" *)
  (* src = "verilog/rocket_clean.sv:197171.8-197171.24" *)
  reg \copy1.csr.reg_dcsr_ebreakm ;
  (* hdlname = "copy1 csr reg_dcsr_ebreaks" *)
  (* src = "verilog/rocket_clean.sv:197172.8-197172.24" *)
  reg \copy1.csr.reg_dcsr_ebreaks ;
  (* hdlname = "copy1 csr reg_dcsr_ebreaku" *)
  (* src = "verilog/rocket_clean.sv:197173.8-197173.24" *)
  reg \copy1.csr.reg_dcsr_ebreaku ;
  (* hdlname = "copy1 csr reg_dcsr_prv" *)
  (* src = "verilog/rocket_clean.sv:197151.13-197151.25" *)
  reg [1:0] \copy1.csr.reg_dcsr_prv ;
  (* hdlname = "copy1 csr reg_dcsr_step" *)
  (* src = "verilog/rocket_clean.sv:197195.8-197195.21" *)
  reg \copy1.csr.reg_dcsr_step ;
  (* hdlname = "copy1 csr reg_debug" *)
  (* src = "verilog/rocket_clean.sv:197177.8-197177.17" *)
  reg \copy1.csr.reg_debug ;
  (* hdlname = "copy1 csr reg_dpc" *)
  (* src = "verilog/rocket_clean.sv:197196.14-197196.21" *)
  reg [39:0] \copy1.csr.reg_dpc ;
  (* hdlname = "copy1 csr reg_dscratch" *)
  (* src = "verilog/rocket_clean.sv:197197.14-197197.26" *)
  reg [63:0] \copy1.csr.reg_dscratch ;
  (* hdlname = "copy1 csr reg_fflags" *)
  (* src = "verilog/rocket_clean.sv:197278.13-197278.23" *)
  reg [4:0] \copy1.csr.reg_fflags ;
  (* hdlname = "copy1 csr reg_frm" *)
  (* src = "verilog/rocket_clean.sv:197279.13-197279.20" *)
  reg [2:0] \copy1.csr.reg_frm ;
  (* hdlname = "copy1 csr reg_mcause" *)
  (* src = "verilog/rocket_clean.sv:197261.14-197261.24" *)
  reg [63:0] \copy1.csr.reg_mcause ;
  (* hdlname = "copy1 csr reg_mcounteren" *)
  (* src = "verilog/rocket_clean.sv:197265.14-197265.28" *)
  reg [31:0] \copy1.csr.reg_mcounteren ;
  (* hdlname = "copy1 csr reg_mcountinhibit" *)
  (* src = "verilog/rocket_clean.sv:197280.13-197280.30" *)
  reg [2:0] \copy1.csr.reg_mcountinhibit ;
  (* hdlname = "copy1 csr reg_medeleg" *)
  (* src = "verilog/rocket_clean.sv:197185.14-197185.25" *)
  reg [63:0] \copy1.csr.reg_medeleg ;
  (* hdlname = "copy1 csr reg_mepc" *)
  (* src = "verilog/rocket_clean.sv:197260.14-197260.22" *)
  reg [39:0] \copy1.csr.reg_mepc ;
  (* hdlname = "copy1 csr reg_mideleg" *)
  (* src = "verilog/rocket_clean.sv:197182.14-197182.25" *)
  reg [63:0] \copy1.csr.reg_mideleg ;
  (* hdlname = "copy1 csr reg_mie" *)
  (* src = "verilog/rocket_clean.sv:197256.14-197256.21" *)
  reg [63:0] \copy1.csr.reg_mie ;
  (* hdlname = "copy1 csr reg_mip_seip" *)
  (* src = "verilog/rocket_clean.sv:197257.8-197257.20" *)
  reg \copy1.csr.reg_mip_seip ;
  (* hdlname = "copy1 csr reg_mip_ssip" *)
  (* src = "verilog/rocket_clean.sv:197259.8-197259.20" *)
  reg \copy1.csr.reg_mip_ssip ;
  (* hdlname = "copy1 csr reg_mip_stip" *)
  (* src = "verilog/rocket_clean.sv:197258.8-197258.20" *)
  reg \copy1.csr.reg_mip_stip ;
  (* hdlname = "copy1 csr reg_misa" *)
  (* src = "verilog/rocket_clean.sv:197413.14-197413.22" *)
  reg [63:0] \copy1.csr.reg_misa ;
  (* hdlname = "copy1 csr reg_mscratch" *)
  (* src = "verilog/rocket_clean.sv:197263.14-197263.26" *)
  reg [63:0] \copy1.csr.reg_mscratch ;
  (* hdlname = "copy1 csr reg_mstatus_fs" *)
  (* src = "verilog/rocket_clean.sv:197136.13-197136.27" *)
  reg [1:0] \copy1.csr.reg_mstatus_fs ;
  (* hdlname = "copy1 csr reg_mstatus_gva" *)
  (* src = "verilog/rocket_clean.sv:197129.8-197129.23" *)
  reg \copy1.csr.reg_mstatus_gva ;
  (* hdlname = "copy1 csr reg_mstatus_mie" *)
  (* src = "verilog/rocket_clean.sv:197141.8-197141.23" *)
  reg \copy1.csr.reg_mstatus_mie ;
  (* hdlname = "copy1 csr reg_mstatus_mpie" *)
  (* src = "verilog/rocket_clean.sv:197139.8-197139.24" *)
  reg \copy1.csr.reg_mstatus_mpie ;
  (* hdlname = "copy1 csr reg_mstatus_mpp" *)
  (* src = "verilog/rocket_clean.sv:197137.13-197137.28" *)
  reg [1:0] \copy1.csr.reg_mstatus_mpp ;
  (* hdlname = "copy1 csr reg_mstatus_mprv" *)
  (* src = "verilog/rocket_clean.sv:197135.8-197135.24" *)
  reg \copy1.csr.reg_mstatus_mprv ;
  (* hdlname = "copy1 csr reg_mstatus_mxr" *)
  (* src = "verilog/rocket_clean.sv:197133.8-197133.23" *)
  reg \copy1.csr.reg_mstatus_mxr ;
  (* hdlname = "copy1 csr reg_mstatus_prv" *)
  (* src = "verilog/rocket_clean.sv:197128.13-197128.28" *)
  reg [1:0] \copy1.csr.reg_mstatus_prv ;
  (* hdlname = "copy1 csr reg_mstatus_sie" *)
  (* src = "verilog/rocket_clean.sv:197142.8-197142.23" *)
  reg \copy1.csr.reg_mstatus_sie ;
  (* hdlname = "copy1 csr reg_mstatus_spie" *)
  (* src = "verilog/rocket_clean.sv:197140.8-197140.24" *)
  reg \copy1.csr.reg_mstatus_spie ;
  (* hdlname = "copy1 csr reg_mstatus_spp" *)
  (* src = "verilog/rocket_clean.sv:197138.8-197138.23" *)
  reg \copy1.csr.reg_mstatus_spp ;
  (* hdlname = "copy1 csr reg_mstatus_sum" *)
  (* src = "verilog/rocket_clean.sv:197134.8-197134.23" *)
  reg \copy1.csr.reg_mstatus_sum ;
  (* hdlname = "copy1 csr reg_mstatus_tsr" *)
  (* src = "verilog/rocket_clean.sv:197130.8-197130.23" *)
  reg \copy1.csr.reg_mstatus_tsr ;
  (* hdlname = "copy1 csr reg_mstatus_tvm" *)
  (* src = "verilog/rocket_clean.sv:197132.8-197132.23" *)
  reg \copy1.csr.reg_mstatus_tvm ;
  (* hdlname = "copy1 csr reg_mstatus_tw" *)
  (* src = "verilog/rocket_clean.sv:197131.8-197131.22" *)
  reg \copy1.csr.reg_mstatus_tw ;
  (* hdlname = "copy1 csr reg_mtval" *)
  (* src = "verilog/rocket_clean.sv:197262.14-197262.23" *)
  reg [39:0] \copy1.csr.reg_mtval ;
  (* hdlname = "copy1 csr reg_mtvec" *)
  (* src = "verilog/rocket_clean.sv:197264.14-197264.23" *)
  reg [31:0] \copy1.csr.reg_mtvec ;
  (* hdlname = "copy1 csr reg_pmp_0_addr" *)
  (* src = "verilog/rocket_clean.sv:197213.14-197213.28" *)
  reg [29:0] \copy1.csr.reg_pmp_0_addr ;
  (* hdlname = "copy1 csr reg_pmp_0_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197209.13-197209.28" *)
  reg [1:0] \copy1.csr.reg_pmp_0_cfg_a ;
  (* hdlname = "copy1 csr reg_pmp_0_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197208.8-197208.23" *)
  reg \copy1.csr.reg_pmp_0_cfg_l ;
  (* hdlname = "copy1 csr reg_pmp_0_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197212.8-197212.23" *)
  reg \copy1.csr.reg_pmp_0_cfg_r ;
  (* hdlname = "copy1 csr reg_pmp_0_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197211.8-197211.23" *)
  reg \copy1.csr.reg_pmp_0_cfg_w ;
  (* hdlname = "copy1 csr reg_pmp_0_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197210.8-197210.23" *)
  reg \copy1.csr.reg_pmp_0_cfg_x ;
  (* hdlname = "copy1 csr reg_pmp_1_addr" *)
  (* src = "verilog/rocket_clean.sv:197219.14-197219.28" *)
  reg [29:0] \copy1.csr.reg_pmp_1_addr ;
  (* hdlname = "copy1 csr reg_pmp_1_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197215.13-197215.28" *)
  reg [1:0] \copy1.csr.reg_pmp_1_cfg_a ;
  (* hdlname = "copy1 csr reg_pmp_1_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197214.8-197214.23" *)
  reg \copy1.csr.reg_pmp_1_cfg_l ;
  (* hdlname = "copy1 csr reg_pmp_1_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197218.8-197218.23" *)
  reg \copy1.csr.reg_pmp_1_cfg_r ;
  (* hdlname = "copy1 csr reg_pmp_1_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197217.8-197217.23" *)
  reg \copy1.csr.reg_pmp_1_cfg_w ;
  (* hdlname = "copy1 csr reg_pmp_1_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197216.8-197216.23" *)
  reg \copy1.csr.reg_pmp_1_cfg_x ;
  (* hdlname = "copy1 csr reg_pmp_2_addr" *)
  (* src = "verilog/rocket_clean.sv:197225.14-197225.28" *)
  reg [29:0] \copy1.csr.reg_pmp_2_addr ;
  (* hdlname = "copy1 csr reg_pmp_2_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197221.13-197221.28" *)
  reg [1:0] \copy1.csr.reg_pmp_2_cfg_a ;
  (* hdlname = "copy1 csr reg_pmp_2_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197220.8-197220.23" *)
  reg \copy1.csr.reg_pmp_2_cfg_l ;
  (* hdlname = "copy1 csr reg_pmp_2_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197224.8-197224.23" *)
  reg \copy1.csr.reg_pmp_2_cfg_r ;
  (* hdlname = "copy1 csr reg_pmp_2_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197223.8-197223.23" *)
  reg \copy1.csr.reg_pmp_2_cfg_w ;
  (* hdlname = "copy1 csr reg_pmp_2_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197222.8-197222.23" *)
  reg \copy1.csr.reg_pmp_2_cfg_x ;
  (* hdlname = "copy1 csr reg_pmp_3_addr" *)
  (* src = "verilog/rocket_clean.sv:197231.14-197231.28" *)
  reg [29:0] \copy1.csr.reg_pmp_3_addr ;
  (* hdlname = "copy1 csr reg_pmp_3_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197227.13-197227.28" *)
  reg [1:0] \copy1.csr.reg_pmp_3_cfg_a ;
  (* hdlname = "copy1 csr reg_pmp_3_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197226.8-197226.23" *)
  reg \copy1.csr.reg_pmp_3_cfg_l ;
  (* hdlname = "copy1 csr reg_pmp_3_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197230.8-197230.23" *)
  reg \copy1.csr.reg_pmp_3_cfg_r ;
  (* hdlname = "copy1 csr reg_pmp_3_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197229.8-197229.23" *)
  reg \copy1.csr.reg_pmp_3_cfg_w ;
  (* hdlname = "copy1 csr reg_pmp_3_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197228.8-197228.23" *)
  reg \copy1.csr.reg_pmp_3_cfg_x ;
  (* hdlname = "copy1 csr reg_pmp_4_addr" *)
  (* src = "verilog/rocket_clean.sv:197237.14-197237.28" *)
  reg [29:0] \copy1.csr.reg_pmp_4_addr ;
  (* hdlname = "copy1 csr reg_pmp_4_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197233.13-197233.28" *)
  reg [1:0] \copy1.csr.reg_pmp_4_cfg_a ;
  (* hdlname = "copy1 csr reg_pmp_4_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197232.8-197232.23" *)
  reg \copy1.csr.reg_pmp_4_cfg_l ;
  (* hdlname = "copy1 csr reg_pmp_4_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197236.8-197236.23" *)
  reg \copy1.csr.reg_pmp_4_cfg_r ;
  (* hdlname = "copy1 csr reg_pmp_4_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197235.8-197235.23" *)
  reg \copy1.csr.reg_pmp_4_cfg_w ;
  (* hdlname = "copy1 csr reg_pmp_4_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197234.8-197234.23" *)
  reg \copy1.csr.reg_pmp_4_cfg_x ;
  (* hdlname = "copy1 csr reg_pmp_5_addr" *)
  (* src = "verilog/rocket_clean.sv:197243.14-197243.28" *)
  reg [29:0] \copy1.csr.reg_pmp_5_addr ;
  (* hdlname = "copy1 csr reg_pmp_5_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197239.13-197239.28" *)
  reg [1:0] \copy1.csr.reg_pmp_5_cfg_a ;
  (* hdlname = "copy1 csr reg_pmp_5_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197238.8-197238.23" *)
  reg \copy1.csr.reg_pmp_5_cfg_l ;
  (* hdlname = "copy1 csr reg_pmp_5_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197242.8-197242.23" *)
  reg \copy1.csr.reg_pmp_5_cfg_r ;
  (* hdlname = "copy1 csr reg_pmp_5_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197241.8-197241.23" *)
  reg \copy1.csr.reg_pmp_5_cfg_w ;
  (* hdlname = "copy1 csr reg_pmp_5_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197240.8-197240.23" *)
  reg \copy1.csr.reg_pmp_5_cfg_x ;
  (* hdlname = "copy1 csr reg_pmp_6_addr" *)
  (* src = "verilog/rocket_clean.sv:197249.14-197249.28" *)
  reg [29:0] \copy1.csr.reg_pmp_6_addr ;
  (* hdlname = "copy1 csr reg_pmp_6_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197245.13-197245.28" *)
  reg [1:0] \copy1.csr.reg_pmp_6_cfg_a ;
  (* hdlname = "copy1 csr reg_pmp_6_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197244.8-197244.23" *)
  reg \copy1.csr.reg_pmp_6_cfg_l ;
  (* hdlname = "copy1 csr reg_pmp_6_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197248.8-197248.23" *)
  reg \copy1.csr.reg_pmp_6_cfg_r ;
  (* hdlname = "copy1 csr reg_pmp_6_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197247.8-197247.23" *)
  reg \copy1.csr.reg_pmp_6_cfg_w ;
  (* hdlname = "copy1 csr reg_pmp_6_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197246.8-197246.23" *)
  reg \copy1.csr.reg_pmp_6_cfg_x ;
  (* hdlname = "copy1 csr reg_pmp_7_addr" *)
  (* src = "verilog/rocket_clean.sv:197255.14-197255.28" *)
  reg [29:0] \copy1.csr.reg_pmp_7_addr ;
  (* hdlname = "copy1 csr reg_pmp_7_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197251.13-197251.28" *)
  reg [1:0] \copy1.csr.reg_pmp_7_cfg_a ;
  (* hdlname = "copy1 csr reg_pmp_7_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197250.8-197250.23" *)
  reg \copy1.csr.reg_pmp_7_cfg_l ;
  (* hdlname = "copy1 csr reg_pmp_7_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197254.8-197254.23" *)
  reg \copy1.csr.reg_pmp_7_cfg_r ;
  (* hdlname = "copy1 csr reg_pmp_7_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197253.8-197253.23" *)
  reg \copy1.csr.reg_pmp_7_cfg_w ;
  (* hdlname = "copy1 csr reg_pmp_7_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197252.8-197252.23" *)
  reg \copy1.csr.reg_pmp_7_cfg_x ;
  (* hdlname = "copy1 csr reg_satp_mode" *)
  (* src = "verilog/rocket_clean.sv:197275.13-197275.26" *)
  reg [3:0] \copy1.csr.reg_satp_mode ;
  (* hdlname = "copy1 csr reg_satp_ppn" *)
  (* src = "verilog/rocket_clean.sv:197276.14-197276.26" *)
  reg [43:0] \copy1.csr.reg_satp_ppn ;
  (* hdlname = "copy1 csr reg_scause" *)
  (* src = "verilog/rocket_clean.sv:197271.14-197271.24" *)
  reg [63:0] \copy1.csr.reg_scause ;
  (* hdlname = "copy1 csr reg_scounteren" *)
  (* src = "verilog/rocket_clean.sv:197267.14-197267.28" *)
  reg [31:0] \copy1.csr.reg_scounteren ;
  (* hdlname = "copy1 csr reg_sepc" *)
  (* src = "verilog/rocket_clean.sv:197270.14-197270.22" *)
  reg [39:0] \copy1.csr.reg_sepc ;
  (* hdlname = "copy1 csr reg_singleStepped" *)
  (* src = "verilog/rocket_clean.sv:197161.8-197161.25" *)
  reg \copy1.csr.reg_singleStepped ;
  (* hdlname = "copy1 csr reg_sscratch" *)
  (* src = "verilog/rocket_clean.sv:197273.14-197273.26" *)
  reg [63:0] \copy1.csr.reg_sscratch ;
  (* hdlname = "copy1 csr reg_stval" *)
  (* src = "verilog/rocket_clean.sv:197272.14-197272.23" *)
  reg [39:0] \copy1.csr.reg_stval ;
  (* hdlname = "copy1 csr reg_stvec" *)
  (* src = "verilog/rocket_clean.sv:197274.14-197274.23" *)
  reg [38:0] \copy1.csr.reg_stvec ;
  (* hdlname = "copy1 csr reg_wfi" *)
  (* src = "verilog/rocket_clean.sv:197277.8-197277.15" *)
  reg \copy1.csr.reg_wfi ;
  (* hdlname = "copy1 csr reset" *)
  (* src = "verilog/rocket_clean.sv:196865.17-196865.22" *)
  wire \copy1.csr.reset ;
  (* hdlname = "copy1 csr ret_prv" *)
  (* src = "verilog/rocket_clean.sv:197153.14-197153.21" *)
  wire [1:0] \copy1.csr.ret_prv ;
  (* hdlname = "copy1 csr s_interrupts" *)
  (* src = "verilog/rocket_clean.sv:197313.15-197313.27" *)
  wire [63:0] \copy1.csr.s_interrupts ;
  (* hdlname = "copy1 csr sie_mask" *)
  (* src = "verilog/rocket_clean.sv:197458.15-197458.23" *)
  wire [63:0] \copy1.csr.sie_mask ;
  (* hdlname = "copy1 csr small_" *)
  (* src = "verilog/rocket_clean.sv:197282.13-197282.19" *)
  reg [5:0] \copy1.csr.small_ ;
  (* hdlname = "copy1 csr small_1" *)
  (* src = "verilog/rocket_clean.sv:197292.13-197292.20" *)
  reg [5:0] \copy1.csr.small_1 ;
  (* hdlname = "copy1 csr system_insn" *)
  (* src = "verilog/rocket_clean.sv:197143.9-197143.20" *)
  wire \copy1.csr.system_insn ;
  (* hdlname = "copy1 csr trapToDebug" *)
  (* src = "verilog/rocket_clean.sv:197178.9-197178.20" *)
  wire \copy1.csr.trapToDebug ;
  (* hdlname = "copy1 csr tvec" *)
  (* src = "verilog/rocket_clean.sv:197663.15-197663.19" *)
  wire [63:0] \copy1.csr.tvec ;
  (* hdlname = "copy1 csr value" *)
  (* src = "verilog/rocket_clean.sv:197290.15-197290.20" *)
  wire [63:0] \copy1.csr.value ;
  (* hdlname = "copy1 csr value_1" *)
  (* src = "verilog/rocket_clean.sv:197300.15-197300.22" *)
  wire [63:0] \copy1.csr.value_1 ;
  (* hdlname = "copy1 csr wdata" *)
  (* src = "verilog/rocket_clean.sv:197570.15-197570.20" *)
  wire [63:0] \copy1.csr.wdata ;
  (* hdlname = "copy1 csr whichInterrupt" *)
  (* src = "verilog/rocket_clean.sv:197370.14-197370.28" *)
  wire [3:0] \copy1.csr.whichInterrupt ;
  (* hdlname = "copy1 csr x79" *)
  (* src = "verilog/rocket_clean.sv:197281.9-197281.12" *)
  wire \copy1.csr.x79 ;
  (* hdlname = "copy1 csr x86" *)
  (* src = "verilog/rocket_clean.sv:197291.9-197291.12" *)
  wire \copy1.csr.x86 ;
  (* hdlname = "copy1 csr_clock" *)
  (* src = "verilog/rocket_clean.sv:200164.9-200164.18" *)
  wire \copy1.csr_clock ;
  (* hdlname = "copy1 csr_io_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:200247.15-200247.34" *)
  wire [38:0] \copy1.csr_io_bp_0_address ;
  (* hdlname = "copy1 csr_io_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:200239.9-200239.35" *)
  wire \copy1.csr_io_bp_0_control_action ;
  (* hdlname = "copy1 csr_io_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:200241.9-200241.30" *)
  wire \copy1.csr_io_bp_0_control_m ;
  (* hdlname = "copy1 csr_io_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:200246.9-200246.30" *)
  wire \copy1.csr_io_bp_0_control_r ;
  (* hdlname = "copy1 csr_io_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:200242.9-200242.30" *)
  wire \copy1.csr_io_bp_0_control_s ;
  (* hdlname = "copy1 csr_io_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:200240.14-200240.40" *)
  wire [1:0] \copy1.csr_io_bp_0_control_tmatch ;
  (* hdlname = "copy1 csr_io_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:200243.9-200243.30" *)
  wire \copy1.csr_io_bp_0_control_u ;
  (* hdlname = "copy1 csr_io_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:200245.9-200245.30" *)
  wire \copy1.csr_io_bp_0_control_w ;
  (* hdlname = "copy1 csr_io_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:200244.9-200244.30" *)
  wire \copy1.csr_io_bp_0_control_x ;
  (* hdlname = "copy1 csr_io_cause" *)
  (* src = "verilog/rocket_clean.sv:200229.15-200229.27" *)
  wire [63:0] \copy1.csr_io_cause ;
  (* hdlname = "copy1 csr_io_csr_stall" *)
  (* src = "verilog/rocket_clean.sv:200184.9-200184.25" *)
  wire \copy1.csr_io_csr_stall ;
  (* hdlname = "copy1 csr_io_customCSRs_0_value" *)
  (* src = "verilog/rocket_clean.sv:200310.15-200310.40" *)
  wire [63:0] \copy1.csr_io_customCSRs_0_value ;
  (* hdlname = "copy1 csr_io_decode_0_fp_csr" *)
  (* src = "verilog/rocket_clean.sv:200179.9-200179.31" *)
  wire \copy1.csr_io_decode_0_fp_csr ;
  (* hdlname = "copy1 csr_io_decode_0_fp_illegal" *)
  (* src = "verilog/rocket_clean.sv:200178.9-200178.35" *)
  wire \copy1.csr_io_decode_0_fp_illegal ;
  (* hdlname = "copy1 csr_io_decode_0_inst" *)
  (* src = "verilog/rocket_clean.sv:200177.15-200177.35" *)
  wire [31:0] \copy1.csr_io_decode_0_inst ;
  (* hdlname = "copy1 csr_io_decode_0_read_illegal" *)
  (* src = "verilog/rocket_clean.sv:200180.9-200180.37" *)
  wire \copy1.csr_io_decode_0_read_illegal ;
  (* hdlname = "copy1 csr_io_decode_0_system_illegal" *)
  (* src = "verilog/rocket_clean.sv:200183.9-200183.39" *)
  wire \copy1.csr_io_decode_0_system_illegal ;
  (* hdlname = "copy1 csr_io_decode_0_write_flush" *)
  (* src = "verilog/rocket_clean.sv:200182.9-200182.36" *)
  wire \copy1.csr_io_decode_0_write_flush ;
  (* hdlname = "copy1 csr_io_decode_0_write_illegal" *)
  (* src = "verilog/rocket_clean.sv:200181.9-200181.38" *)
  wire \copy1.csr_io_decode_0_write_illegal ;
  (* hdlname = "copy1 csr_io_eret" *)
  (* src = "verilog/rocket_clean.sv:200185.9-200185.20" *)
  wire \copy1.csr_io_eret ;
  (* hdlname = "copy1 csr_io_evec" *)
  (* src = "verilog/rocket_clean.sv:200226.15-200226.26" *)
  wire [39:0] \copy1.csr_io_evec ;
  (* hdlname = "copy1 csr_io_exception" *)
  (* src = "verilog/rocket_clean.sv:200227.9-200227.25" *)
  wire \copy1.csr_io_exception ;
  (* hdlname = "copy1 csr_io_fcsr_flags_bits" *)
  (* src = "verilog/rocket_clean.sv:200236.14-200236.36" *)
  wire [4:0] \copy1.csr_io_fcsr_flags_bits ;
  (* hdlname = "copy1 csr_io_fcsr_flags_valid" *)
  (* src = "verilog/rocket_clean.sv:200235.9-200235.32" *)
  wire \copy1.csr_io_fcsr_flags_valid ;
  (* hdlname = "copy1 csr_io_fcsr_rm" *)
  (* src = "verilog/rocket_clean.sv:200234.14-200234.28" *)
  wire [2:0] \copy1.csr_io_fcsr_rm ;
  (* hdlname = "copy1 csr_io_gva" *)
  (* src = "verilog/rocket_clean.sv:200232.9-200232.19" *)
  wire \copy1.csr_io_gva ;
  (* hdlname = "copy1 csr_io_hartid" *)
  (* src = "verilog/rocket_clean.sv:200172.9-200172.22" *)
  wire \copy1.csr_io_hartid ;
  (* hdlname = "copy1 csr_io_inhibit_cycle" *)
  (* src = "verilog/rocket_clean.sv:200304.9-200304.29" *)
  wire \copy1.csr_io_inhibit_cycle ;
  (* hdlname = "copy1 csr_io_inst_0" *)
  (* src = "verilog/rocket_clean.sv:200305.15-200305.28" *)
  wire [31:0] \copy1.csr_io_inst_0 ;
  (* hdlname = "copy1 csr_io_interrupt" *)
  (* src = "verilog/rocket_clean.sv:200237.9-200237.25" *)
  wire \copy1.csr_io_interrupt ;
  (* hdlname = "copy1 csr_io_interrupt_cause" *)
  (* src = "verilog/rocket_clean.sv:200238.15-200238.37" *)
  wire [63:0] \copy1.csr_io_interrupt_cause ;
  (* hdlname = "copy1 csr_io_interrupts_debug" *)
  (* src = "verilog/rocket_clean.sv:200167.9-200167.32" *)
  wire \copy1.csr_io_interrupts_debug ;
  (* hdlname = "copy1 csr_io_interrupts_meip" *)
  (* src = "verilog/rocket_clean.sv:200170.9-200170.31" *)
  wire \copy1.csr_io_interrupts_meip ;
  (* hdlname = "copy1 csr_io_interrupts_msip" *)
  (* src = "verilog/rocket_clean.sv:200169.9-200169.31" *)
  wire \copy1.csr_io_interrupts_msip ;
  (* hdlname = "copy1 csr_io_interrupts_mtip" *)
  (* src = "verilog/rocket_clean.sv:200168.9-200168.31" *)
  wire \copy1.csr_io_interrupts_mtip ;
  (* hdlname = "copy1 csr_io_interrupts_seip" *)
  (* src = "verilog/rocket_clean.sv:200171.9-200171.31" *)
  wire \copy1.csr_io_interrupts_seip ;
  (* hdlname = "copy1 csr_io_pc" *)
  (* src = "verilog/rocket_clean.sv:200230.15-200230.24" *)
  wire [39:0] \copy1.csr_io_pc ;
  (* hdlname = "copy1 csr_io_pmp_0_addr" *)
  (* src = "verilog/rocket_clean.sv:200253.15-200253.32" *)
  wire [29:0] \copy1.csr_io_pmp_0_addr ;
  (* hdlname = "copy1 csr_io_pmp_0_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200249.14-200249.32" *)
  wire [1:0] \copy1.csr_io_pmp_0_cfg_a ;
  (* hdlname = "copy1 csr_io_pmp_0_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200248.9-200248.27" *)
  wire \copy1.csr_io_pmp_0_cfg_l ;
  (* hdlname = "copy1 csr_io_pmp_0_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200252.9-200252.27" *)
  wire \copy1.csr_io_pmp_0_cfg_r ;
  (* hdlname = "copy1 csr_io_pmp_0_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200251.9-200251.27" *)
  wire \copy1.csr_io_pmp_0_cfg_w ;
  (* hdlname = "copy1 csr_io_pmp_0_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200250.9-200250.27" *)
  wire \copy1.csr_io_pmp_0_cfg_x ;
  (* hdlname = "copy1 csr_io_pmp_0_mask" *)
  (* src = "verilog/rocket_clean.sv:200254.15-200254.32" *)
  wire [31:0] \copy1.csr_io_pmp_0_mask ;
  (* hdlname = "copy1 csr_io_pmp_1_addr" *)
  (* src = "verilog/rocket_clean.sv:200260.15-200260.32" *)
  wire [29:0] \copy1.csr_io_pmp_1_addr ;
  (* hdlname = "copy1 csr_io_pmp_1_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200256.14-200256.32" *)
  wire [1:0] \copy1.csr_io_pmp_1_cfg_a ;
  (* hdlname = "copy1 csr_io_pmp_1_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200255.9-200255.27" *)
  wire \copy1.csr_io_pmp_1_cfg_l ;
  (* hdlname = "copy1 csr_io_pmp_1_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200259.9-200259.27" *)
  wire \copy1.csr_io_pmp_1_cfg_r ;
  (* hdlname = "copy1 csr_io_pmp_1_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200258.9-200258.27" *)
  wire \copy1.csr_io_pmp_1_cfg_w ;
  (* hdlname = "copy1 csr_io_pmp_1_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200257.9-200257.27" *)
  wire \copy1.csr_io_pmp_1_cfg_x ;
  (* hdlname = "copy1 csr_io_pmp_1_mask" *)
  (* src = "verilog/rocket_clean.sv:200261.15-200261.32" *)
  wire [31:0] \copy1.csr_io_pmp_1_mask ;
  (* hdlname = "copy1 csr_io_pmp_2_addr" *)
  (* src = "verilog/rocket_clean.sv:200267.15-200267.32" *)
  wire [29:0] \copy1.csr_io_pmp_2_addr ;
  (* hdlname = "copy1 csr_io_pmp_2_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200263.14-200263.32" *)
  wire [1:0] \copy1.csr_io_pmp_2_cfg_a ;
  (* hdlname = "copy1 csr_io_pmp_2_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200262.9-200262.27" *)
  wire \copy1.csr_io_pmp_2_cfg_l ;
  (* hdlname = "copy1 csr_io_pmp_2_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200266.9-200266.27" *)
  wire \copy1.csr_io_pmp_2_cfg_r ;
  (* hdlname = "copy1 csr_io_pmp_2_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200265.9-200265.27" *)
  wire \copy1.csr_io_pmp_2_cfg_w ;
  (* hdlname = "copy1 csr_io_pmp_2_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200264.9-200264.27" *)
  wire \copy1.csr_io_pmp_2_cfg_x ;
  (* hdlname = "copy1 csr_io_pmp_2_mask" *)
  (* src = "verilog/rocket_clean.sv:200268.15-200268.32" *)
  wire [31:0] \copy1.csr_io_pmp_2_mask ;
  (* hdlname = "copy1 csr_io_pmp_3_addr" *)
  (* src = "verilog/rocket_clean.sv:200274.15-200274.32" *)
  wire [29:0] \copy1.csr_io_pmp_3_addr ;
  (* hdlname = "copy1 csr_io_pmp_3_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200270.14-200270.32" *)
  wire [1:0] \copy1.csr_io_pmp_3_cfg_a ;
  (* hdlname = "copy1 csr_io_pmp_3_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200269.9-200269.27" *)
  wire \copy1.csr_io_pmp_3_cfg_l ;
  (* hdlname = "copy1 csr_io_pmp_3_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200273.9-200273.27" *)
  wire \copy1.csr_io_pmp_3_cfg_r ;
  (* hdlname = "copy1 csr_io_pmp_3_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200272.9-200272.27" *)
  wire \copy1.csr_io_pmp_3_cfg_w ;
  (* hdlname = "copy1 csr_io_pmp_3_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200271.9-200271.27" *)
  wire \copy1.csr_io_pmp_3_cfg_x ;
  (* hdlname = "copy1 csr_io_pmp_3_mask" *)
  (* src = "verilog/rocket_clean.sv:200275.15-200275.32" *)
  wire [31:0] \copy1.csr_io_pmp_3_mask ;
  (* hdlname = "copy1 csr_io_pmp_4_addr" *)
  (* src = "verilog/rocket_clean.sv:200281.15-200281.32" *)
  wire [29:0] \copy1.csr_io_pmp_4_addr ;
  (* hdlname = "copy1 csr_io_pmp_4_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200277.14-200277.32" *)
  wire [1:0] \copy1.csr_io_pmp_4_cfg_a ;
  (* hdlname = "copy1 csr_io_pmp_4_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200276.9-200276.27" *)
  wire \copy1.csr_io_pmp_4_cfg_l ;
  (* hdlname = "copy1 csr_io_pmp_4_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200280.9-200280.27" *)
  wire \copy1.csr_io_pmp_4_cfg_r ;
  (* hdlname = "copy1 csr_io_pmp_4_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200279.9-200279.27" *)
  wire \copy1.csr_io_pmp_4_cfg_w ;
  (* hdlname = "copy1 csr_io_pmp_4_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200278.9-200278.27" *)
  wire \copy1.csr_io_pmp_4_cfg_x ;
  (* hdlname = "copy1 csr_io_pmp_4_mask" *)
  (* src = "verilog/rocket_clean.sv:200282.15-200282.32" *)
  wire [31:0] \copy1.csr_io_pmp_4_mask ;
  (* hdlname = "copy1 csr_io_pmp_5_addr" *)
  (* src = "verilog/rocket_clean.sv:200288.15-200288.32" *)
  wire [29:0] \copy1.csr_io_pmp_5_addr ;
  (* hdlname = "copy1 csr_io_pmp_5_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200284.14-200284.32" *)
  wire [1:0] \copy1.csr_io_pmp_5_cfg_a ;
  (* hdlname = "copy1 csr_io_pmp_5_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200283.9-200283.27" *)
  wire \copy1.csr_io_pmp_5_cfg_l ;
  (* hdlname = "copy1 csr_io_pmp_5_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200287.9-200287.27" *)
  wire \copy1.csr_io_pmp_5_cfg_r ;
  (* hdlname = "copy1 csr_io_pmp_5_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200286.9-200286.27" *)
  wire \copy1.csr_io_pmp_5_cfg_w ;
  (* hdlname = "copy1 csr_io_pmp_5_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200285.9-200285.27" *)
  wire \copy1.csr_io_pmp_5_cfg_x ;
  (* hdlname = "copy1 csr_io_pmp_5_mask" *)
  (* src = "verilog/rocket_clean.sv:200289.15-200289.32" *)
  wire [31:0] \copy1.csr_io_pmp_5_mask ;
  (* hdlname = "copy1 csr_io_pmp_6_addr" *)
  (* src = "verilog/rocket_clean.sv:200295.15-200295.32" *)
  wire [29:0] \copy1.csr_io_pmp_6_addr ;
  (* hdlname = "copy1 csr_io_pmp_6_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200291.14-200291.32" *)
  wire [1:0] \copy1.csr_io_pmp_6_cfg_a ;
  (* hdlname = "copy1 csr_io_pmp_6_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200290.9-200290.27" *)
  wire \copy1.csr_io_pmp_6_cfg_l ;
  (* hdlname = "copy1 csr_io_pmp_6_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200294.9-200294.27" *)
  wire \copy1.csr_io_pmp_6_cfg_r ;
  (* hdlname = "copy1 csr_io_pmp_6_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200293.9-200293.27" *)
  wire \copy1.csr_io_pmp_6_cfg_w ;
  (* hdlname = "copy1 csr_io_pmp_6_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200292.9-200292.27" *)
  wire \copy1.csr_io_pmp_6_cfg_x ;
  (* hdlname = "copy1 csr_io_pmp_6_mask" *)
  (* src = "verilog/rocket_clean.sv:200296.15-200296.32" *)
  wire [31:0] \copy1.csr_io_pmp_6_mask ;
  (* hdlname = "copy1 csr_io_pmp_7_addr" *)
  (* src = "verilog/rocket_clean.sv:200302.15-200302.32" *)
  wire [29:0] \copy1.csr_io_pmp_7_addr ;
  (* hdlname = "copy1 csr_io_pmp_7_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200298.14-200298.32" *)
  wire [1:0] \copy1.csr_io_pmp_7_cfg_a ;
  (* hdlname = "copy1 csr_io_pmp_7_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200297.9-200297.27" *)
  wire \copy1.csr_io_pmp_7_cfg_l ;
  (* hdlname = "copy1 csr_io_pmp_7_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200301.9-200301.27" *)
  wire \copy1.csr_io_pmp_7_cfg_r ;
  (* hdlname = "copy1 csr_io_pmp_7_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200300.9-200300.27" *)
  wire \copy1.csr_io_pmp_7_cfg_w ;
  (* hdlname = "copy1 csr_io_pmp_7_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200299.9-200299.27" *)
  wire \copy1.csr_io_pmp_7_cfg_x ;
  (* hdlname = "copy1 csr_io_pmp_7_mask" *)
  (* src = "verilog/rocket_clean.sv:200303.15-200303.32" *)
  wire [31:0] \copy1.csr_io_pmp_7_mask ;
  (* hdlname = "copy1 csr_io_ptbr_mode" *)
  (* src = "verilog/rocket_clean.sv:200224.14-200224.30" *)
  wire [3:0] \copy1.csr_io_ptbr_mode ;
  (* hdlname = "copy1 csr_io_ptbr_ppn" *)
  (* src = "verilog/rocket_clean.sv:200225.15-200225.30" *)
  wire [43:0] \copy1.csr_io_ptbr_ppn ;
  (* hdlname = "copy1 csr_io_retire" *)
  (* src = "verilog/rocket_clean.sv:200228.9-200228.22" *)
  wire \copy1.csr_io_retire ;
  (* hdlname = "copy1 csr_io_rw_addr" *)
  (* src = "verilog/rocket_clean.sv:200173.15-200173.29" *)
  wire [11:0] \copy1.csr_io_rw_addr ;
  (* hdlname = "copy1 csr_io_rw_cmd" *)
  (* src = "verilog/rocket_clean.sv:200174.14-200174.27" *)
  wire [2:0] \copy1.csr_io_rw_cmd ;
  (* hdlname = "copy1 csr_io_rw_rdata" *)
  (* src = "verilog/rocket_clean.sv:200175.15-200175.30" *)
  wire [63:0] \copy1.csr_io_rw_rdata ;
  (* hdlname = "copy1 csr_io_rw_wdata" *)
  (* src = "verilog/rocket_clean.sv:200176.15-200176.30" *)
  wire [63:0] \copy1.csr_io_rw_wdata ;
  (* hdlname = "copy1 csr_io_singleStep" *)
  (* src = "verilog/rocket_clean.sv:200186.9-200186.26" *)
  wire \copy1.csr_io_singleStep ;
  (* hdlname = "copy1 csr_io_status_cease" *)
  (* src = "verilog/rocket_clean.sv:200188.9-200188.28" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_cease ;
  (* hdlname = "copy1 csr_io_status_debug" *)
  (* src = "verilog/rocket_clean.sv:200187.9-200187.28" *)
  wire \copy1.csr_io_status_debug ;
  (* hdlname = "copy1 csr_io_status_dprv" *)
  (* src = "verilog/rocket_clean.sv:200191.14-200191.32" *)
  wire [1:0] \copy1.csr_io_status_dprv ;
  (* hdlname = "copy1 csr_io_status_dv" *)
  (* src = "verilog/rocket_clean.sv:200192.9-200192.25" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_dv ;
  (* hdlname = "copy1 csr_io_status_fs" *)
  (* src = "verilog/rocket_clean.sv:200212.14-200212.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy1.csr_io_status_fs ;
  (* hdlname = "copy1 csr_io_status_gva" *)
  (* src = "verilog/rocket_clean.sv:200198.9-200198.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_gva ;
  (* hdlname = "copy1 csr_io_status_hie" *)
  (* src = "verilog/rocket_clean.sv:200221.9-200221.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_hie ;
  (* hdlname = "copy1 csr_io_status_isa" *)
  (* src = "verilog/rocket_clean.sv:200190.15-200190.32" *)
  (* unused_bits = "1 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy1.csr_io_status_isa ;
  (* hdlname = "copy1 csr_io_status_mbe" *)
  (* src = "verilog/rocket_clean.sv:200199.9-200199.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_mbe ;
  (* hdlname = "copy1 csr_io_status_mie" *)
  (* src = "verilog/rocket_clean.sv:200220.9-200220.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_mie ;
  (* hdlname = "copy1 csr_io_status_mpie" *)
  (* src = "verilog/rocket_clean.sv:200216.9-200216.27" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_mpie ;
  (* hdlname = "copy1 csr_io_status_mpp" *)
  (* src = "verilog/rocket_clean.sv:200213.14-200213.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy1.csr_io_status_mpp ;
  (* hdlname = "copy1 csr_io_status_mprv" *)
  (* src = "verilog/rocket_clean.sv:200210.9-200210.27" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_mprv ;
  (* hdlname = "copy1 csr_io_status_mpv" *)
  (* src = "verilog/rocket_clean.sv:200197.9-200197.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_mpv ;
  (* hdlname = "copy1 csr_io_status_mxr" *)
  (* src = "verilog/rocket_clean.sv:200208.9-200208.26" *)
  wire \copy1.csr_io_status_mxr ;
  (* hdlname = "copy1 csr_io_status_prv" *)
  (* src = "verilog/rocket_clean.sv:200193.14-200193.31" *)
  wire [1:0] \copy1.csr_io_status_prv ;
  (* hdlname = "copy1 csr_io_status_sbe" *)
  (* src = "verilog/rocket_clean.sv:200200.9-200200.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_sbe ;
  (* hdlname = "copy1 csr_io_status_sd" *)
  (* src = "verilog/rocket_clean.sv:200195.9-200195.25" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_sd ;
  (* hdlname = "copy1 csr_io_status_sd_rv32" *)
  (* src = "verilog/rocket_clean.sv:200203.9-200203.30" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_sd_rv32 ;
  (* hdlname = "copy1 csr_io_status_sie" *)
  (* src = "verilog/rocket_clean.sv:200222.9-200222.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_sie ;
  (* hdlname = "copy1 csr_io_status_spie" *)
  (* src = "verilog/rocket_clean.sv:200218.9-200218.27" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_spie ;
  (* hdlname = "copy1 csr_io_status_spp" *)
  (* src = "verilog/rocket_clean.sv:200215.9-200215.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_spp ;
  (* hdlname = "copy1 csr_io_status_sum" *)
  (* src = "verilog/rocket_clean.sv:200209.9-200209.26" *)
  wire \copy1.csr_io_status_sum ;
  (* hdlname = "copy1 csr_io_status_sxl" *)
  (* src = "verilog/rocket_clean.sv:200201.14-200201.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy1.csr_io_status_sxl ;
  (* hdlname = "copy1 csr_io_status_tsr" *)
  (* src = "verilog/rocket_clean.sv:200205.9-200205.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_tsr ;
  (* hdlname = "copy1 csr_io_status_tvm" *)
  (* src = "verilog/rocket_clean.sv:200207.9-200207.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_tvm ;
  (* hdlname = "copy1 csr_io_status_tw" *)
  (* src = "verilog/rocket_clean.sv:200206.9-200206.25" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_tw ;
  (* hdlname = "copy1 csr_io_status_ube" *)
  (* src = "verilog/rocket_clean.sv:200217.9-200217.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_ube ;
  (* hdlname = "copy1 csr_io_status_uie" *)
  (* src = "verilog/rocket_clean.sv:200223.9-200223.26" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_uie ;
  (* hdlname = "copy1 csr_io_status_upie" *)
  (* src = "verilog/rocket_clean.sv:200219.9-200219.27" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_upie ;
  (* hdlname = "copy1 csr_io_status_uxl" *)
  (* src = "verilog/rocket_clean.sv:200202.14-200202.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy1.csr_io_status_uxl ;
  (* hdlname = "copy1 csr_io_status_v" *)
  (* src = "verilog/rocket_clean.sv:200194.9-200194.24" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_status_v ;
  (* hdlname = "copy1 csr_io_status_vs" *)
  (* src = "verilog/rocket_clean.sv:200214.14-200214.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy1.csr_io_status_vs ;
  (* hdlname = "copy1 csr_io_status_wfi" *)
  (* src = "verilog/rocket_clean.sv:200189.9-200189.26" *)
  wire \copy1.csr_io_status_wfi ;
  (* hdlname = "copy1 csr_io_status_xs" *)
  (* src = "verilog/rocket_clean.sv:200211.14-200211.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy1.csr_io_status_xs ;
  (* hdlname = "copy1 csr_io_status_zero1" *)
  (* src = "verilog/rocket_clean.sv:200204.14-200204.33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \copy1.csr_io_status_zero1 ;
  (* hdlname = "copy1 csr_io_status_zero2" *)
  (* src = "verilog/rocket_clean.sv:200196.15-200196.34" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22" *)
  wire [22:0] \copy1.csr_io_status_zero2 ;
  (* hdlname = "copy1 csr_io_time" *)
  (* src = "verilog/rocket_clean.sv:200233.15-200233.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy1.csr_io_time ;
  (* hdlname = "copy1 csr_io_trace_0_exception" *)
  (* src = "verilog/rocket_clean.sv:200309.9-200309.33" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_trace_0_exception ;
  (* hdlname = "copy1 csr_io_trace_0_iaddr" *)
  (* src = "verilog/rocket_clean.sv:200307.15-200307.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] \copy1.csr_io_trace_0_iaddr ;
  (* hdlname = "copy1 csr_io_trace_0_insn" *)
  (* src = "verilog/rocket_clean.sv:200308.15-200308.34" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy1.csr_io_trace_0_insn ;
  (* hdlname = "copy1 csr_io_trace_0_valid" *)
  (* src = "verilog/rocket_clean.sv:200306.9-200306.29" *)
  (* unused_bits = "0" *)
  wire \copy1.csr_io_trace_0_valid ;
  (* hdlname = "copy1 csr_io_tval" *)
  (* src = "verilog/rocket_clean.sv:200231.15-200231.26" *)
  wire [39:0] \copy1.csr_io_tval ;
  (* hdlname = "copy1 csr_io_ungated_clock" *)
  (* src = "verilog/rocket_clean.sv:200166.9-200166.29" *)
  wire \copy1.csr_io_ungated_clock ;
  (* hdlname = "copy1 csr_reset" *)
  (* src = "verilog/rocket_clean.sv:200165.9-200165.18" *)
  wire \copy1.csr_reset ;
  (* hdlname = "copy1 ctrl_killd" *)
  (* src = "verilog/rocket_clean.sv:201111.9-201111.19" *)
  wire \copy1.ctrl_killd ;
  (* hdlname = "copy1 ctrl_killm" *)
  (* src = "verilog/rocket_clean.sv:201209.9-201209.19" *)
  wire \copy1.ctrl_killm ;
  (* hdlname = "copy1 ctrl_killx" *)
  (* src = "verilog/rocket_clean.sv:201154.9-201154.19" *)
  wire \copy1.ctrl_killx ;
  (* hdlname = "copy1 ctrl_stalld" *)
  (* src = "verilog/rocket_clean.sv:201110.9-201110.20" *)
  wire \copy1.ctrl_stalld ;
  (* hdlname = "copy1 data_hazard_ex" *)
  (* src = "verilog/rocket_clean.sv:201035.9-201035.23" *)
  wire \copy1.data_hazard_ex ;
  (* hdlname = "copy1 data_hazard_mem" *)
  (* src = "verilog/rocket_clean.sv:201047.9-201047.24" *)
  wire \copy1.data_hazard_mem ;
  (* hdlname = "copy1 data_hazard_wb" *)
  (* src = "verilog/rocket_clean.sv:201058.9-201058.23" *)
  wire \copy1.data_hazard_wb ;
  (* hdlname = "copy1 dcache_blocked" *)
  (* src = "verilog/rocket_clean.sv:201101.9-201101.23" *)
  wire \copy1.dcache_blocked ;
  (* hdlname = "copy1 dcache_kill_mem" *)
  (* src = "verilog/rocket_clean.sv:201204.9-201204.24" *)
  wire \copy1.dcache_kill_mem ;
  (* hdlname = "copy1 div _GEN_0" *)
  (* src = "verilog/rocket_clean.sv:199403.16-199403.22" *)
  wire [129:0] \copy1.div._GEN_0 ;
  (* hdlname = "copy1 div _GEN_12" *)
  (* src = "verilog/rocket_clean.sv:199434.14-199434.21" *)
  wire [2:0] \copy1.div._GEN_12 ;
  (* hdlname = "copy1 div _GEN_13" *)
  (* src = "verilog/rocket_clean.sv:199435.9-199435.16" *)
  wire \copy1.div._GEN_13 ;
  (* hdlname = "copy1 div _GEN_14" *)
  (* src = "verilog/rocket_clean.sv:199441.14-199441.21" *)
  wire [2:0] \copy1.div._GEN_14 ;
  (* hdlname = "copy1 div _GEN_16" *)
  (* src = "verilog/rocket_clean.sv:199663.16-199663.23" *)
  wire [128:0] \copy1.div._GEN_16 ;
  (* hdlname = "copy1 div _GEN_2" *)
  (* src = "verilog/rocket_clean.sv:199404.16-199404.22" *)
  wire [129:0] \copy1.div._GEN_2 ;
  (* hdlname = "copy1 div _GEN_26" *)
  (* src = "verilog/rocket_clean.sv:199661.16-199661.23" *)
  wire [126:0] \copy1.div._GEN_26 ;
  (* hdlname = "copy1 div _GEN_37" *)
  (* src = "verilog/rocket_clean.sv:199414.15-199414.22" *)
  wire [73:0] \copy1.div._GEN_37 ;
  (* hdlname = "copy1 div _GEN_4" *)
  (* src = "verilog/rocket_clean.sv:199405.14-199405.20" *)
  wire [2:0] \copy1.div._GEN_4 ;
  (* hdlname = "copy1 div _GEN_6" *)
  (* src = "verilog/rocket_clean.sv:199406.14-199406.20" *)
  wire [2:0] \copy1.div._GEN_6 ;
  (* hdlname = "copy1 div _GEN_7" *)
  (* src = "verilog/rocket_clean.sv:199407.9-199407.15" *)
  wire \copy1.div._GEN_7 ;
  (* hdlname = "copy1 div _GEN_8" *)
  (* src = "verilog/rocket_clean.sv:199432.14-199432.20" *)
  wire [2:0] \copy1.div._GEN_8 ;
  (* hdlname = "copy1 div _GEN_9" *)
  (* src = "verilog/rocket_clean.sv:199433.9-199433.15" *)
  wire \copy1.div._GEN_9 ;
  (* hdlname = "copy1 div _T" *)
  wire [2:0] \copy1.div._T ;
  (* hdlname = "copy1 div _T_10" *)
  (* src = "verilog/rocket_clean.sv:199384.9-199384.14" *)
  wire \copy1.div._T_10 ;
  (* hdlname = "copy1 div _T_11" *)
  wire \copy1.div._T_11 ;
  (* hdlname = "copy1 div _T_12" *)
  (* src = "verilog/rocket_clean.sv:199386.9-199386.14" *)
  wire \copy1.div._T_12 ;
  (* hdlname = "copy1 div _T_16" *)
  (* src = "verilog/rocket_clean.sv:199388.9-199388.14" *)
  wire \copy1.div._T_16 ;
  (* hdlname = "copy1 div _T_19" *)
  (* src = "verilog/rocket_clean.sv:199390.9-199390.14" *)
  wire \copy1.div._T_19 ;
  (* hdlname = "copy1 div _T_3" *)
  wire [2:0] \copy1.div._T_3 ;
  (* hdlname = "copy1 div _T_36" *)
  (* src = "verilog/rocket_clean.sv:199664.9-199664.14" *)
  wire \copy1.div._T_36 ;
  (* hdlname = "copy1 div _T_38" *)
  (* src = "verilog/rocket_clean.sv:199665.9-199665.14" *)
  wire \copy1.div._T_38 ;
  (* hdlname = "copy1 div _T_4" *)
  (* src = "verilog/rocket_clean.sv:199379.9-199379.13" *)
  wire \copy1.div._T_4 ;
  (* hdlname = "copy1 div _T_5" *)
  wire [1:0] \copy1.div._T_5 ;
  (* hdlname = "copy1 div _T_6" *)
  (* src = "verilog/rocket_clean.sv:199381.9-199381.13" *)
  wire \copy1.div._T_6 ;
  (* hdlname = "copy1 div _T_9" *)
  wire [2:0] \copy1.div._T_9 ;
  (* hdlname = "copy1 div _count_T_1" *)
  (* src = "verilog/rocket_clean.sv:199431.14-199431.24" *)
  wire [6:0] \copy1.div._count_T_1 ;
  (* hdlname = "copy1 div _count_T_8" *)
  (* src = "verilog/rocket_clean.sv:199666.14-199666.24" *)
  wire [2:0] \copy1.div._count_T_8 ;
  (* hdlname = "copy1 div _divby0_T" *)
  (* src = "verilog/rocket_clean.sv:199442.9-199442.18" *)
  wire \copy1.div._divby0_T ;
  (* hdlname = "copy1 div _dividendMSB_T_10" *)
  (* src = "verilog/rocket_clean.sv:199566.14-199566.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_10 ;
  (* hdlname = "copy1 div _dividendMSB_T_101" *)
  (* src = "verilog/rocket_clean.sv:199648.14-199648.32" *)
  wire [1:0] \copy1.div._dividendMSB_T_101 ;
  (* hdlname = "copy1 div _dividendMSB_T_102" *)
  (* src = "verilog/rocket_clean.sv:199649.14-199649.32" *)
  wire [1:0] \copy1.div._dividendMSB_T_102 ;
  (* hdlname = "copy1 div _dividendMSB_T_103" *)
  (* src = "verilog/rocket_clean.sv:199650.14-199650.32" *)
  wire [1:0] \copy1.div._dividendMSB_T_103 ;
  (* hdlname = "copy1 div _dividendMSB_T_104" *)
  (* src = "verilog/rocket_clean.sv:199651.14-199651.32" *)
  wire [2:0] \copy1.div._dividendMSB_T_104 ;
  (* hdlname = "copy1 div _dividendMSB_T_105" *)
  (* src = "verilog/rocket_clean.sv:199652.14-199652.32" *)
  wire [2:0] \copy1.div._dividendMSB_T_105 ;
  (* hdlname = "copy1 div _dividendMSB_T_106" *)
  (* src = "verilog/rocket_clean.sv:199653.14-199653.32" *)
  wire [3:0] \copy1.div._dividendMSB_T_106 ;
  (* hdlname = "copy1 div _dividendMSB_T_107" *)
  (* src = "verilog/rocket_clean.sv:199654.14-199654.32" *)
  wire [3:0] \copy1.div._dividendMSB_T_107 ;
  (* hdlname = "copy1 div _dividendMSB_T_108" *)
  (* src = "verilog/rocket_clean.sv:199655.14-199655.32" *)
  wire [4:0] \copy1.div._dividendMSB_T_108 ;
  (* hdlname = "copy1 div _dividendMSB_T_109" *)
  (* src = "verilog/rocket_clean.sv:199656.14-199656.32" *)
  wire [4:0] \copy1.div._dividendMSB_T_109 ;
  (* hdlname = "copy1 div _dividendMSB_T_11" *)
  (* src = "verilog/rocket_clean.sv:199567.14-199567.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_11 ;
  (* hdlname = "copy1 div _dividendMSB_T_12" *)
  (* src = "verilog/rocket_clean.sv:199568.14-199568.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_12 ;
  (* hdlname = "copy1 div _dividendMSB_T_16" *)
  (* src = "verilog/rocket_clean.sv:199572.14-199572.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_16 ;
  (* hdlname = "copy1 div _dividendMSB_T_17" *)
  (* src = "verilog/rocket_clean.sv:199573.14-199573.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_17 ;
  (* hdlname = "copy1 div _dividendMSB_T_21" *)
  (* src = "verilog/rocket_clean.sv:199574.14-199574.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_21 ;
  (* hdlname = "copy1 div _dividendMSB_T_22" *)
  (* src = "verilog/rocket_clean.sv:199575.14-199575.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_22 ;
  (* hdlname = "copy1 div _dividendMSB_T_23" *)
  (* src = "verilog/rocket_clean.sv:199576.14-199576.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_23 ;
  (* hdlname = "copy1 div _dividendMSB_T_24" *)
  (* src = "verilog/rocket_clean.sv:199577.14-199577.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_24 ;
  (* hdlname = "copy1 div _dividendMSB_T_25" *)
  (* src = "verilog/rocket_clean.sv:199578.14-199578.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_25 ;
  (* hdlname = "copy1 div _dividendMSB_T_26" *)
  (* src = "verilog/rocket_clean.sv:199579.14-199579.31" *)
  wire [3:0] \copy1.div._dividendMSB_T_26 ;
  (* hdlname = "copy1 div _dividendMSB_T_30" *)
  (* src = "verilog/rocket_clean.sv:199586.14-199586.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_30 ;
  (* hdlname = "copy1 div _dividendMSB_T_31" *)
  (* src = "verilog/rocket_clean.sv:199587.14-199587.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_31 ;
  (* hdlname = "copy1 div _dividendMSB_T_35" *)
  (* src = "verilog/rocket_clean.sv:199588.14-199588.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_35 ;
  (* hdlname = "copy1 div _dividendMSB_T_36" *)
  (* src = "verilog/rocket_clean.sv:199589.14-199589.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_36 ;
  (* hdlname = "copy1 div _dividendMSB_T_37" *)
  (* src = "verilog/rocket_clean.sv:199590.14-199590.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_37 ;
  (* hdlname = "copy1 div _dividendMSB_T_38" *)
  (* src = "verilog/rocket_clean.sv:199591.14-199591.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_38 ;
  (* hdlname = "copy1 div _dividendMSB_T_4" *)
  (* src = "verilog/rocket_clean.sv:199563.14-199563.30" *)
  wire [1:0] \copy1.div._dividendMSB_T_4 ;
  (* hdlname = "copy1 div _dividendMSB_T_42" *)
  (* src = "verilog/rocket_clean.sv:199595.14-199595.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_42 ;
  (* hdlname = "copy1 div _dividendMSB_T_43" *)
  (* src = "verilog/rocket_clean.sv:199596.14-199596.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_43 ;
  (* hdlname = "copy1 div _dividendMSB_T_47" *)
  (* src = "verilog/rocket_clean.sv:199597.14-199597.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_47 ;
  (* hdlname = "copy1 div _dividendMSB_T_48" *)
  (* src = "verilog/rocket_clean.sv:199598.14-199598.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_48 ;
  (* hdlname = "copy1 div _dividendMSB_T_49" *)
  (* src = "verilog/rocket_clean.sv:199599.14-199599.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_49 ;
  (* hdlname = "copy1 div _dividendMSB_T_5" *)
  (* src = "verilog/rocket_clean.sv:199564.14-199564.30" *)
  wire [1:0] \copy1.div._dividendMSB_T_5 ;
  (* hdlname = "copy1 div _dividendMSB_T_50" *)
  (* src = "verilog/rocket_clean.sv:199600.14-199600.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_50 ;
  (* hdlname = "copy1 div _dividendMSB_T_51" *)
  (* src = "verilog/rocket_clean.sv:199601.14-199601.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_51 ;
  (* hdlname = "copy1 div _dividendMSB_T_52" *)
  (* src = "verilog/rocket_clean.sv:199602.14-199602.31" *)
  wire [3:0] \copy1.div._dividendMSB_T_52 ;
  (* hdlname = "copy1 div _dividendMSB_T_53" *)
  (* src = "verilog/rocket_clean.sv:199603.14-199603.31" *)
  wire [3:0] \copy1.div._dividendMSB_T_53 ;
  (* hdlname = "copy1 div _dividendMSB_T_54" *)
  (* src = "verilog/rocket_clean.sv:199604.14-199604.31" *)
  wire [4:0] \copy1.div._dividendMSB_T_54 ;
  (* hdlname = "copy1 div _dividendMSB_T_58" *)
  (* src = "verilog/rocket_clean.sv:199614.14-199614.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_58 ;
  (* hdlname = "copy1 div _dividendMSB_T_59" *)
  (* src = "verilog/rocket_clean.sv:199615.14-199615.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_59 ;
  (* hdlname = "copy1 div _dividendMSB_T_63" *)
  (* src = "verilog/rocket_clean.sv:199616.14-199616.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_63 ;
  (* hdlname = "copy1 div _dividendMSB_T_64" *)
  (* src = "verilog/rocket_clean.sv:199617.14-199617.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_64 ;
  (* hdlname = "copy1 div _dividendMSB_T_65" *)
  (* src = "verilog/rocket_clean.sv:199618.14-199618.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_65 ;
  (* hdlname = "copy1 div _dividendMSB_T_66" *)
  (* src = "verilog/rocket_clean.sv:199619.14-199619.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_66 ;
  (* hdlname = "copy1 div _dividendMSB_T_70" *)
  (* src = "verilog/rocket_clean.sv:199623.14-199623.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_70 ;
  (* hdlname = "copy1 div _dividendMSB_T_71" *)
  (* src = "verilog/rocket_clean.sv:199624.14-199624.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_71 ;
  (* hdlname = "copy1 div _dividendMSB_T_75" *)
  (* src = "verilog/rocket_clean.sv:199625.14-199625.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_75 ;
  (* hdlname = "copy1 div _dividendMSB_T_76" *)
  (* src = "verilog/rocket_clean.sv:199626.14-199626.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_76 ;
  (* hdlname = "copy1 div _dividendMSB_T_77" *)
  (* src = "verilog/rocket_clean.sv:199627.14-199627.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_77 ;
  (* hdlname = "copy1 div _dividendMSB_T_78" *)
  (* src = "verilog/rocket_clean.sv:199628.14-199628.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_78 ;
  (* hdlname = "copy1 div _dividendMSB_T_79" *)
  (* src = "verilog/rocket_clean.sv:199629.14-199629.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_79 ;
  (* hdlname = "copy1 div _dividendMSB_T_80" *)
  (* src = "verilog/rocket_clean.sv:199630.14-199630.31" *)
  wire [3:0] \copy1.div._dividendMSB_T_80 ;
  (* hdlname = "copy1 div _dividendMSB_T_84" *)
  (* src = "verilog/rocket_clean.sv:199637.14-199637.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_84 ;
  (* hdlname = "copy1 div _dividendMSB_T_85" *)
  (* src = "verilog/rocket_clean.sv:199638.14-199638.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_85 ;
  (* hdlname = "copy1 div _dividendMSB_T_89" *)
  (* src = "verilog/rocket_clean.sv:199639.14-199639.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_89 ;
  (* hdlname = "copy1 div _dividendMSB_T_9" *)
  (* src = "verilog/rocket_clean.sv:199565.14-199565.30" *)
  wire [1:0] \copy1.div._dividendMSB_T_9 ;
  (* hdlname = "copy1 div _dividendMSB_T_90" *)
  (* src = "verilog/rocket_clean.sv:199640.14-199640.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_90 ;
  (* hdlname = "copy1 div _dividendMSB_T_91" *)
  (* src = "verilog/rocket_clean.sv:199641.14-199641.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_91 ;
  (* hdlname = "copy1 div _dividendMSB_T_92" *)
  (* src = "verilog/rocket_clean.sv:199642.14-199642.31" *)
  wire [2:0] \copy1.div._dividendMSB_T_92 ;
  (* hdlname = "copy1 div _dividendMSB_T_96" *)
  (* src = "verilog/rocket_clean.sv:199646.14-199646.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_96 ;
  (* hdlname = "copy1 div _dividendMSB_T_97" *)
  (* src = "verilog/rocket_clean.sv:199647.14-199647.31" *)
  wire [1:0] \copy1.div._dividendMSB_T_97 ;
  (* hdlname = "copy1 div _divisorMSB_T_10" *)
  (* src = "verilog/rocket_clean.sv:199459.14-199459.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_10 ;
  (* hdlname = "copy1 div _divisorMSB_T_101" *)
  (* src = "verilog/rocket_clean.sv:199541.14-199541.31" *)
  wire [1:0] \copy1.div._divisorMSB_T_101 ;
  (* hdlname = "copy1 div _divisorMSB_T_102" *)
  (* src = "verilog/rocket_clean.sv:199542.14-199542.31" *)
  wire [1:0] \copy1.div._divisorMSB_T_102 ;
  (* hdlname = "copy1 div _divisorMSB_T_103" *)
  (* src = "verilog/rocket_clean.sv:199543.14-199543.31" *)
  wire [1:0] \copy1.div._divisorMSB_T_103 ;
  (* hdlname = "copy1 div _divisorMSB_T_104" *)
  (* src = "verilog/rocket_clean.sv:199544.14-199544.31" *)
  wire [2:0] \copy1.div._divisorMSB_T_104 ;
  (* hdlname = "copy1 div _divisorMSB_T_105" *)
  (* src = "verilog/rocket_clean.sv:199545.14-199545.31" *)
  wire [2:0] \copy1.div._divisorMSB_T_105 ;
  (* hdlname = "copy1 div _divisorMSB_T_106" *)
  (* src = "verilog/rocket_clean.sv:199546.14-199546.31" *)
  wire [3:0] \copy1.div._divisorMSB_T_106 ;
  (* hdlname = "copy1 div _divisorMSB_T_107" *)
  (* src = "verilog/rocket_clean.sv:199547.14-199547.31" *)
  wire [3:0] \copy1.div._divisorMSB_T_107 ;
  (* hdlname = "copy1 div _divisorMSB_T_108" *)
  (* src = "verilog/rocket_clean.sv:199548.14-199548.31" *)
  wire [4:0] \copy1.div._divisorMSB_T_108 ;
  (* hdlname = "copy1 div _divisorMSB_T_109" *)
  (* src = "verilog/rocket_clean.sv:199549.14-199549.31" *)
  wire [4:0] \copy1.div._divisorMSB_T_109 ;
  (* hdlname = "copy1 div _divisorMSB_T_11" *)
  (* src = "verilog/rocket_clean.sv:199460.14-199460.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_11 ;
  (* hdlname = "copy1 div _divisorMSB_T_12" *)
  (* src = "verilog/rocket_clean.sv:199461.14-199461.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_12 ;
  (* hdlname = "copy1 div _divisorMSB_T_16" *)
  (* src = "verilog/rocket_clean.sv:199465.14-199465.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_16 ;
  (* hdlname = "copy1 div _divisorMSB_T_17" *)
  (* src = "verilog/rocket_clean.sv:199466.14-199466.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_17 ;
  (* hdlname = "copy1 div _divisorMSB_T_21" *)
  (* src = "verilog/rocket_clean.sv:199467.14-199467.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_21 ;
  (* hdlname = "copy1 div _divisorMSB_T_22" *)
  (* src = "verilog/rocket_clean.sv:199468.14-199468.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_22 ;
  (* hdlname = "copy1 div _divisorMSB_T_23" *)
  (* src = "verilog/rocket_clean.sv:199469.14-199469.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_23 ;
  (* hdlname = "copy1 div _divisorMSB_T_24" *)
  (* src = "verilog/rocket_clean.sv:199470.14-199470.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_24 ;
  (* hdlname = "copy1 div _divisorMSB_T_25" *)
  (* src = "verilog/rocket_clean.sv:199471.14-199471.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_25 ;
  (* hdlname = "copy1 div _divisorMSB_T_26" *)
  (* src = "verilog/rocket_clean.sv:199472.14-199472.30" *)
  wire [3:0] \copy1.div._divisorMSB_T_26 ;
  (* hdlname = "copy1 div _divisorMSB_T_30" *)
  (* src = "verilog/rocket_clean.sv:199479.14-199479.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_30 ;
  (* hdlname = "copy1 div _divisorMSB_T_31" *)
  (* src = "verilog/rocket_clean.sv:199480.14-199480.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_31 ;
  (* hdlname = "copy1 div _divisorMSB_T_35" *)
  (* src = "verilog/rocket_clean.sv:199481.14-199481.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_35 ;
  (* hdlname = "copy1 div _divisorMSB_T_36" *)
  (* src = "verilog/rocket_clean.sv:199482.14-199482.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_36 ;
  (* hdlname = "copy1 div _divisorMSB_T_37" *)
  (* src = "verilog/rocket_clean.sv:199483.14-199483.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_37 ;
  (* hdlname = "copy1 div _divisorMSB_T_38" *)
  (* src = "verilog/rocket_clean.sv:199484.14-199484.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_38 ;
  (* hdlname = "copy1 div _divisorMSB_T_4" *)
  (* src = "verilog/rocket_clean.sv:199456.14-199456.29" *)
  wire [1:0] \copy1.div._divisorMSB_T_4 ;
  (* hdlname = "copy1 div _divisorMSB_T_42" *)
  (* src = "verilog/rocket_clean.sv:199488.14-199488.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_42 ;
  (* hdlname = "copy1 div _divisorMSB_T_43" *)
  (* src = "verilog/rocket_clean.sv:199489.14-199489.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_43 ;
  (* hdlname = "copy1 div _divisorMSB_T_47" *)
  (* src = "verilog/rocket_clean.sv:199490.14-199490.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_47 ;
  (* hdlname = "copy1 div _divisorMSB_T_48" *)
  (* src = "verilog/rocket_clean.sv:199491.14-199491.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_48 ;
  (* hdlname = "copy1 div _divisorMSB_T_49" *)
  (* src = "verilog/rocket_clean.sv:199492.14-199492.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_49 ;
  (* hdlname = "copy1 div _divisorMSB_T_5" *)
  (* src = "verilog/rocket_clean.sv:199457.14-199457.29" *)
  wire [1:0] \copy1.div._divisorMSB_T_5 ;
  (* hdlname = "copy1 div _divisorMSB_T_50" *)
  (* src = "verilog/rocket_clean.sv:199493.14-199493.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_50 ;
  (* hdlname = "copy1 div _divisorMSB_T_51" *)
  (* src = "verilog/rocket_clean.sv:199494.14-199494.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_51 ;
  (* hdlname = "copy1 div _divisorMSB_T_52" *)
  (* src = "verilog/rocket_clean.sv:199495.14-199495.30" *)
  wire [3:0] \copy1.div._divisorMSB_T_52 ;
  (* hdlname = "copy1 div _divisorMSB_T_53" *)
  (* src = "verilog/rocket_clean.sv:199496.14-199496.30" *)
  wire [3:0] \copy1.div._divisorMSB_T_53 ;
  (* hdlname = "copy1 div _divisorMSB_T_54" *)
  (* src = "verilog/rocket_clean.sv:199497.14-199497.30" *)
  wire [4:0] \copy1.div._divisorMSB_T_54 ;
  (* hdlname = "copy1 div _divisorMSB_T_58" *)
  (* src = "verilog/rocket_clean.sv:199507.14-199507.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_58 ;
  (* hdlname = "copy1 div _divisorMSB_T_59" *)
  (* src = "verilog/rocket_clean.sv:199508.14-199508.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_59 ;
  (* hdlname = "copy1 div _divisorMSB_T_63" *)
  (* src = "verilog/rocket_clean.sv:199509.14-199509.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_63 ;
  (* hdlname = "copy1 div _divisorMSB_T_64" *)
  (* src = "verilog/rocket_clean.sv:199510.14-199510.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_64 ;
  (* hdlname = "copy1 div _divisorMSB_T_65" *)
  (* src = "verilog/rocket_clean.sv:199511.14-199511.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_65 ;
  (* hdlname = "copy1 div _divisorMSB_T_66" *)
  (* src = "verilog/rocket_clean.sv:199512.14-199512.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_66 ;
  (* hdlname = "copy1 div _divisorMSB_T_70" *)
  (* src = "verilog/rocket_clean.sv:199516.14-199516.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_70 ;
  (* hdlname = "copy1 div _divisorMSB_T_71" *)
  (* src = "verilog/rocket_clean.sv:199517.14-199517.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_71 ;
  (* hdlname = "copy1 div _divisorMSB_T_75" *)
  (* src = "verilog/rocket_clean.sv:199518.14-199518.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_75 ;
  (* hdlname = "copy1 div _divisorMSB_T_76" *)
  (* src = "verilog/rocket_clean.sv:199519.14-199519.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_76 ;
  (* hdlname = "copy1 div _divisorMSB_T_77" *)
  (* src = "verilog/rocket_clean.sv:199520.14-199520.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_77 ;
  (* hdlname = "copy1 div _divisorMSB_T_78" *)
  (* src = "verilog/rocket_clean.sv:199521.14-199521.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_78 ;
  (* hdlname = "copy1 div _divisorMSB_T_79" *)
  (* src = "verilog/rocket_clean.sv:199522.14-199522.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_79 ;
  (* hdlname = "copy1 div _divisorMSB_T_80" *)
  (* src = "verilog/rocket_clean.sv:199523.14-199523.30" *)
  wire [3:0] \copy1.div._divisorMSB_T_80 ;
  (* hdlname = "copy1 div _divisorMSB_T_84" *)
  (* src = "verilog/rocket_clean.sv:199530.14-199530.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_84 ;
  (* hdlname = "copy1 div _divisorMSB_T_85" *)
  (* src = "verilog/rocket_clean.sv:199531.14-199531.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_85 ;
  (* hdlname = "copy1 div _divisorMSB_T_89" *)
  (* src = "verilog/rocket_clean.sv:199532.14-199532.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_89 ;
  (* hdlname = "copy1 div _divisorMSB_T_9" *)
  (* src = "verilog/rocket_clean.sv:199458.14-199458.29" *)
  wire [1:0] \copy1.div._divisorMSB_T_9 ;
  (* hdlname = "copy1 div _divisorMSB_T_90" *)
  (* src = "verilog/rocket_clean.sv:199533.14-199533.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_90 ;
  (* hdlname = "copy1 div _divisorMSB_T_91" *)
  (* src = "verilog/rocket_clean.sv:199534.14-199534.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_91 ;
  (* hdlname = "copy1 div _divisorMSB_T_92" *)
  (* src = "verilog/rocket_clean.sv:199535.14-199535.30" *)
  wire [2:0] \copy1.div._divisorMSB_T_92 ;
  (* hdlname = "copy1 div _divisorMSB_T_96" *)
  (* src = "verilog/rocket_clean.sv:199539.14-199539.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_96 ;
  (* hdlname = "copy1 div _divisorMSB_T_97" *)
  (* src = "verilog/rocket_clean.sv:199540.14-199540.30" *)
  wire [1:0] \copy1.div._divisorMSB_T_97 ;
  (* hdlname = "copy1 div _divisor_T" *)
  (* src = "verilog/rocket_clean.sv:199667.15-199667.25" *)
  wire [64:0] \copy1.div._divisor_T ;
  (* hdlname = "copy1 div _eOutMask_T" *)
  wire [5:0] \copy1.div._eOutMask_T ;
  (* hdlname = "copy1 div _eOutMask_T_2" *)
  (* src = "verilog/rocket_clean.sv:199419.15-199419.28" *)
  (* unused_bits = "64" *)
  wire [64:0] \copy1.div._eOutMask_T_2 ;
  (* hdlname = "copy1 div _eOutPos_T_1" *)
  (* src = "verilog/rocket_clean.sv:199658.14-199658.26" *)
  wire [5:0] \copy1.div._eOutPos_T_1 ;
  (* hdlname = "copy1 div _eOutRes_T_2" *)
  wire [5:0] \copy1.div._eOutRes_T_2 ;
  (* hdlname = "copy1 div _eOut_T_4" *)
  (* src = "verilog/rocket_clean.sv:199421.9-199421.18" *)
  wire \copy1.div._eOut_T_4 ;
  (* hdlname = "copy1 div _eOut_T_5" *)
  (* src = "verilog/rocket_clean.sv:199422.9-199422.18" *)
  wire \copy1.div._eOut_T_5 ;
  (* hdlname = "copy1 div _eOut_T_6" *)
  (* src = "verilog/rocket_clean.sv:199423.15-199423.24" *)
  wire [63:0] \copy1.div._eOut_T_6 ;
  (* hdlname = "copy1 div _eOut_T_7" *)
  wire [60:0] \copy1.div._eOut_T_7 ;
  (* hdlname = "copy1 div _hiOut_T_4" *)
  (* src = "verilog/rocket_clean.sv:199672.15-199672.25" *)
  wire [31:0] \copy1.div._hiOut_T_4 ;
  (* hdlname = "copy1 div _hi_T_1" *)
  (* src = "verilog/rocket_clean.sv:199393.15-199393.22" *)
  wire [31:0] \copy1.div._hi_T_1 ;
  (* hdlname = "copy1 div _hi_T_4" *)
  (* src = "verilog/rocket_clean.sv:199398.15-199398.22" *)
  wire [31:0] \copy1.div._hi_T_4 ;
  (* hdlname = "copy1 div _loOut_T" *)
  (* src = "verilog/rocket_clean.sv:199670.9-199670.17" *)
  wire \copy1.div._loOut_T ;
  (* hdlname = "copy1 div _nextMulReg1_T_1" *)
  wire [63:0] \copy1.div._nextMulReg1_T_1 ;
  (* hdlname = "copy1 div _outMul_T_1" *)
  wire \copy1.div._outMul_T_1 ;
  (* hdlname = "copy1 div _prod_T_2" *)
  (* src = "verilog/rocket_clean.sv:199412.14-199412.23" *)
  wire [8:0] \copy1.div._prod_T_2 ;
  (* hdlname = "copy1 div _prod_T_3" *)
  wire [72:0] \copy1.div._prod_T_3 ;
  (* hdlname = "copy1 div _remainder_T_2" *)
  (* src = "verilog/rocket_clean.sv:199430.16-199430.30" *)
  wire [129:0] \copy1.div._remainder_T_2 ;
  (* hdlname = "copy1 div _remainder_T_4" *)
  (* src = "verilog/rocket_clean.sv:199662.16-199662.30" *)
  wire [126:0] \copy1.div._remainder_T_4 ;
  (* hdlname = "copy1 div _sign_T_2" *)
  (* src = "verilog/rocket_clean.sv:199391.9-199391.18" *)
  wire \copy1.div._sign_T_2 ;
  (* hdlname = "copy1 div _sign_T_5" *)
  (* src = "verilog/rocket_clean.sv:199396.9-199396.18" *)
  wire \copy1.div._sign_T_5 ;
  (* hdlname = "copy1 div _state_T" *)
  wire [1:0] \copy1.div._state_T ;
  (* hdlname = "copy1 div _unrolls_T_2" *)
  (* src = "verilog/rocket_clean.sv:199437.15-199437.27" *)
  wire [63:0] \copy1.div._unrolls_T_2 ;
  (* hdlname = "copy1 div _unrolls_T_4" *)
  (* src = "verilog/rocket_clean.sv:199438.9-199438.21" *)
  wire \copy1.div._unrolls_T_4 ;
  (* hdlname = "copy1 div accum" *)
  (* src = "verilog/rocket_clean.sv:199411.15-199411.20" *)
  wire [64:0] \copy1.div.accum ;
  (* hdlname = "copy1 div clock" *)
  (* src = "verilog/rocket_clean.sv:199341.17-199341.22" *)
  wire \copy1.div.clock ;
  (* hdlname = "copy1 div cmdHi" *)
  (* src = "verilog/rocket_clean.sv:199382.9-199382.14" *)
  wire \copy1.div.cmdHi ;
  (* hdlname = "copy1 div cmdMul" *)
  (* src = "verilog/rocket_clean.sv:199377.9-199377.15" *)
  wire \copy1.div.cmdMul ;
  (* hdlname = "copy1 div count" *)
  (* src = "verilog/rocket_clean.sv:199370.13-199370.18" *)
  reg [6:0] \copy1.div.count ;
  (* hdlname = "copy1 div divby0" *)
  (* src = "verilog/rocket_clean.sv:199443.9-199443.15" *)
  wire \copy1.div.divby0 ;
  (* hdlname = "copy1 div dividendMSB" *)
  (* src = "verilog/rocket_clean.sv:199657.14-199657.25" *)
  wire [5:0] \copy1.div.dividendMSB ;
  (* hdlname = "copy1 div dividendMSB_hi" *)
  (* src = "verilog/rocket_clean.sv:199551.15-199551.29" *)
  wire [31:0] \copy1.div.dividendMSB_hi ;
  (* hdlname = "copy1 div dividendMSB_hi_1" *)
  (* src = "verilog/rocket_clean.sv:199554.15-199554.31" *)
  wire [15:0] \copy1.div.dividendMSB_hi_1 ;
  (* hdlname = "copy1 div dividendMSB_hi_10" *)
  (* src = "verilog/rocket_clean.sv:199611.14-199611.31" *)
  wire [3:0] \copy1.div.dividendMSB_hi_10 ;
  (* hdlname = "copy1 div dividendMSB_hi_11" *)
  (* src = "verilog/rocket_clean.sv:199620.14-199620.31" *)
  wire [3:0] \copy1.div.dividendMSB_hi_11 ;
  (* hdlname = "copy1 div dividendMSB_hi_12" *)
  (* src = "verilog/rocket_clean.sv:199631.14-199631.31" *)
  wire [7:0] \copy1.div.dividendMSB_hi_12 ;
  (* hdlname = "copy1 div dividendMSB_hi_13" *)
  (* src = "verilog/rocket_clean.sv:199634.14-199634.31" *)
  wire [3:0] \copy1.div.dividendMSB_hi_13 ;
  (* hdlname = "copy1 div dividendMSB_hi_14" *)
  (* src = "verilog/rocket_clean.sv:199643.14-199643.31" *)
  wire [3:0] \copy1.div.dividendMSB_hi_14 ;
  (* hdlname = "copy1 div dividendMSB_hi_2" *)
  (* src = "verilog/rocket_clean.sv:199557.14-199557.30" *)
  wire [7:0] \copy1.div.dividendMSB_hi_2 ;
  (* hdlname = "copy1 div dividendMSB_hi_3" *)
  (* src = "verilog/rocket_clean.sv:199560.14-199560.30" *)
  wire [3:0] \copy1.div.dividendMSB_hi_3 ;
  (* hdlname = "copy1 div dividendMSB_hi_4" *)
  (* src = "verilog/rocket_clean.sv:199569.14-199569.30" *)
  wire [3:0] \copy1.div.dividendMSB_hi_4 ;
  (* hdlname = "copy1 div dividendMSB_hi_5" *)
  (* src = "verilog/rocket_clean.sv:199580.14-199580.30" *)
  wire [7:0] \copy1.div.dividendMSB_hi_5 ;
  (* hdlname = "copy1 div dividendMSB_hi_6" *)
  (* src = "verilog/rocket_clean.sv:199583.14-199583.30" *)
  wire [3:0] \copy1.div.dividendMSB_hi_6 ;
  (* hdlname = "copy1 div dividendMSB_hi_7" *)
  (* src = "verilog/rocket_clean.sv:199592.14-199592.30" *)
  wire [3:0] \copy1.div.dividendMSB_hi_7 ;
  (* hdlname = "copy1 div dividendMSB_hi_8" *)
  (* src = "verilog/rocket_clean.sv:199605.15-199605.31" *)
  wire [15:0] \copy1.div.dividendMSB_hi_8 ;
  (* hdlname = "copy1 div dividendMSB_hi_9" *)
  (* src = "verilog/rocket_clean.sv:199608.14-199608.30" *)
  wire [7:0] \copy1.div.dividendMSB_hi_9 ;
  (* hdlname = "copy1 div dividendMSB_lo" *)
  (* src = "verilog/rocket_clean.sv:199552.15-199552.29" *)
  wire [31:0] \copy1.div.dividendMSB_lo ;
  (* hdlname = "copy1 div dividendMSB_lo_1" *)
  (* src = "verilog/rocket_clean.sv:199555.15-199555.31" *)
  wire [15:0] \copy1.div.dividendMSB_lo_1 ;
  (* hdlname = "copy1 div dividendMSB_lo_10" *)
  (* src = "verilog/rocket_clean.sv:199612.14-199612.31" *)
  wire [3:0] \copy1.div.dividendMSB_lo_10 ;
  (* hdlname = "copy1 div dividendMSB_lo_11" *)
  (* src = "verilog/rocket_clean.sv:199621.14-199621.31" *)
  wire [3:0] \copy1.div.dividendMSB_lo_11 ;
  (* hdlname = "copy1 div dividendMSB_lo_12" *)
  (* src = "verilog/rocket_clean.sv:199632.14-199632.31" *)
  wire [7:0] \copy1.div.dividendMSB_lo_12 ;
  (* hdlname = "copy1 div dividendMSB_lo_13" *)
  (* src = "verilog/rocket_clean.sv:199635.14-199635.31" *)
  wire [3:0] \copy1.div.dividendMSB_lo_13 ;
  (* hdlname = "copy1 div dividendMSB_lo_14" *)
  (* src = "verilog/rocket_clean.sv:199644.14-199644.31" *)
  wire [3:0] \copy1.div.dividendMSB_lo_14 ;
  (* hdlname = "copy1 div dividendMSB_lo_2" *)
  (* src = "verilog/rocket_clean.sv:199558.14-199558.30" *)
  wire [7:0] \copy1.div.dividendMSB_lo_2 ;
  (* hdlname = "copy1 div dividendMSB_lo_3" *)
  (* src = "verilog/rocket_clean.sv:199561.14-199561.30" *)
  wire [3:0] \copy1.div.dividendMSB_lo_3 ;
  (* hdlname = "copy1 div dividendMSB_lo_4" *)
  (* src = "verilog/rocket_clean.sv:199570.14-199570.30" *)
  wire [3:0] \copy1.div.dividendMSB_lo_4 ;
  (* hdlname = "copy1 div dividendMSB_lo_5" *)
  (* src = "verilog/rocket_clean.sv:199581.14-199581.30" *)
  wire [7:0] \copy1.div.dividendMSB_lo_5 ;
  (* hdlname = "copy1 div dividendMSB_lo_6" *)
  (* src = "verilog/rocket_clean.sv:199584.14-199584.30" *)
  wire [3:0] \copy1.div.dividendMSB_lo_6 ;
  (* hdlname = "copy1 div dividendMSB_lo_7" *)
  (* src = "verilog/rocket_clean.sv:199593.14-199593.30" *)
  wire [3:0] \copy1.div.dividendMSB_lo_7 ;
  (* hdlname = "copy1 div dividendMSB_lo_8" *)
  (* src = "verilog/rocket_clean.sv:199606.15-199606.31" *)
  wire [15:0] \copy1.div.dividendMSB_lo_8 ;
  (* hdlname = "copy1 div dividendMSB_lo_9" *)
  (* src = "verilog/rocket_clean.sv:199609.14-199609.30" *)
  wire [7:0] \copy1.div.dividendMSB_lo_9 ;
  (* hdlname = "copy1 div dividendMSB_useHi" *)
  (* src = "verilog/rocket_clean.sv:199553.9-199553.26" *)
  wire \copy1.div.dividendMSB_useHi ;
  (* hdlname = "copy1 div dividendMSB_useHi_1" *)
  (* src = "verilog/rocket_clean.sv:199556.9-199556.28" *)
  wire \copy1.div.dividendMSB_useHi_1 ;
  (* hdlname = "copy1 div dividendMSB_useHi_10" *)
  (* src = "verilog/rocket_clean.sv:199613.9-199613.29" *)
  wire \copy1.div.dividendMSB_useHi_10 ;
  (* hdlname = "copy1 div dividendMSB_useHi_11" *)
  (* src = "verilog/rocket_clean.sv:199622.9-199622.29" *)
  wire \copy1.div.dividendMSB_useHi_11 ;
  (* hdlname = "copy1 div dividendMSB_useHi_12" *)
  (* src = "verilog/rocket_clean.sv:199633.9-199633.29" *)
  wire \copy1.div.dividendMSB_useHi_12 ;
  (* hdlname = "copy1 div dividendMSB_useHi_13" *)
  (* src = "verilog/rocket_clean.sv:199636.9-199636.29" *)
  wire \copy1.div.dividendMSB_useHi_13 ;
  (* hdlname = "copy1 div dividendMSB_useHi_14" *)
  (* src = "verilog/rocket_clean.sv:199645.9-199645.29" *)
  wire \copy1.div.dividendMSB_useHi_14 ;
  (* hdlname = "copy1 div dividendMSB_useHi_2" *)
  (* src = "verilog/rocket_clean.sv:199559.9-199559.28" *)
  wire \copy1.div.dividendMSB_useHi_2 ;
  (* hdlname = "copy1 div dividendMSB_useHi_3" *)
  (* src = "verilog/rocket_clean.sv:199562.9-199562.28" *)
  wire \copy1.div.dividendMSB_useHi_3 ;
  (* hdlname = "copy1 div dividendMSB_useHi_4" *)
  (* src = "verilog/rocket_clean.sv:199571.9-199571.28" *)
  wire \copy1.div.dividendMSB_useHi_4 ;
  (* hdlname = "copy1 div dividendMSB_useHi_5" *)
  (* src = "verilog/rocket_clean.sv:199582.9-199582.28" *)
  wire \copy1.div.dividendMSB_useHi_5 ;
  (* hdlname = "copy1 div dividendMSB_useHi_6" *)
  (* src = "verilog/rocket_clean.sv:199585.9-199585.28" *)
  wire \copy1.div.dividendMSB_useHi_6 ;
  (* hdlname = "copy1 div dividendMSB_useHi_7" *)
  (* src = "verilog/rocket_clean.sv:199594.9-199594.28" *)
  wire \copy1.div.dividendMSB_useHi_7 ;
  (* hdlname = "copy1 div dividendMSB_useHi_8" *)
  (* src = "verilog/rocket_clean.sv:199607.9-199607.28" *)
  wire \copy1.div.dividendMSB_useHi_8 ;
  (* hdlname = "copy1 div dividendMSB_useHi_9" *)
  (* src = "verilog/rocket_clean.sv:199610.9-199610.28" *)
  wire \copy1.div.dividendMSB_useHi_9 ;
  (* hdlname = "copy1 div divisor" *)
  (* src = "verilog/rocket_clean.sv:199374.14-199374.21" *)
  reg [64:0] \copy1.div.divisor ;
  (* hdlname = "copy1 div divisorMSB" *)
  (* src = "verilog/rocket_clean.sv:199550.14-199550.24" *)
  wire [5:0] \copy1.div.divisorMSB ;
  (* hdlname = "copy1 div divisorMSB_hi" *)
  (* src = "verilog/rocket_clean.sv:199444.15-199444.28" *)
  wire [31:0] \copy1.div.divisorMSB_hi ;
  (* hdlname = "copy1 div divisorMSB_hi_1" *)
  (* src = "verilog/rocket_clean.sv:199447.15-199447.30" *)
  wire [15:0] \copy1.div.divisorMSB_hi_1 ;
  (* hdlname = "copy1 div divisorMSB_hi_10" *)
  (* src = "verilog/rocket_clean.sv:199504.14-199504.30" *)
  wire [3:0] \copy1.div.divisorMSB_hi_10 ;
  (* hdlname = "copy1 div divisorMSB_hi_11" *)
  (* src = "verilog/rocket_clean.sv:199513.14-199513.30" *)
  wire [3:0] \copy1.div.divisorMSB_hi_11 ;
  (* hdlname = "copy1 div divisorMSB_hi_12" *)
  (* src = "verilog/rocket_clean.sv:199524.14-199524.30" *)
  wire [7:0] \copy1.div.divisorMSB_hi_12 ;
  (* hdlname = "copy1 div divisorMSB_hi_13" *)
  (* src = "verilog/rocket_clean.sv:199527.14-199527.30" *)
  wire [3:0] \copy1.div.divisorMSB_hi_13 ;
  (* hdlname = "copy1 div divisorMSB_hi_14" *)
  (* src = "verilog/rocket_clean.sv:199536.14-199536.30" *)
  wire [3:0] \copy1.div.divisorMSB_hi_14 ;
  (* hdlname = "copy1 div divisorMSB_hi_2" *)
  (* src = "verilog/rocket_clean.sv:199450.14-199450.29" *)
  wire [7:0] \copy1.div.divisorMSB_hi_2 ;
  (* hdlname = "copy1 div divisorMSB_hi_3" *)
  (* src = "verilog/rocket_clean.sv:199453.14-199453.29" *)
  wire [3:0] \copy1.div.divisorMSB_hi_3 ;
  (* hdlname = "copy1 div divisorMSB_hi_4" *)
  (* src = "verilog/rocket_clean.sv:199462.14-199462.29" *)
  wire [3:0] \copy1.div.divisorMSB_hi_4 ;
  (* hdlname = "copy1 div divisorMSB_hi_5" *)
  (* src = "verilog/rocket_clean.sv:199473.14-199473.29" *)
  wire [7:0] \copy1.div.divisorMSB_hi_5 ;
  (* hdlname = "copy1 div divisorMSB_hi_6" *)
  (* src = "verilog/rocket_clean.sv:199476.14-199476.29" *)
  wire [3:0] \copy1.div.divisorMSB_hi_6 ;
  (* hdlname = "copy1 div divisorMSB_hi_7" *)
  (* src = "verilog/rocket_clean.sv:199485.14-199485.29" *)
  wire [3:0] \copy1.div.divisorMSB_hi_7 ;
  (* hdlname = "copy1 div divisorMSB_hi_8" *)
  (* src = "verilog/rocket_clean.sv:199498.15-199498.30" *)
  wire [15:0] \copy1.div.divisorMSB_hi_8 ;
  (* hdlname = "copy1 div divisorMSB_hi_9" *)
  (* src = "verilog/rocket_clean.sv:199501.14-199501.29" *)
  wire [7:0] \copy1.div.divisorMSB_hi_9 ;
  (* hdlname = "copy1 div divisorMSB_lo" *)
  (* src = "verilog/rocket_clean.sv:199445.15-199445.28" *)
  wire [31:0] \copy1.div.divisorMSB_lo ;
  (* hdlname = "copy1 div divisorMSB_lo_1" *)
  (* src = "verilog/rocket_clean.sv:199448.15-199448.30" *)
  wire [15:0] \copy1.div.divisorMSB_lo_1 ;
  (* hdlname = "copy1 div divisorMSB_lo_10" *)
  (* src = "verilog/rocket_clean.sv:199505.14-199505.30" *)
  wire [3:0] \copy1.div.divisorMSB_lo_10 ;
  (* hdlname = "copy1 div divisorMSB_lo_11" *)
  (* src = "verilog/rocket_clean.sv:199514.14-199514.30" *)
  wire [3:0] \copy1.div.divisorMSB_lo_11 ;
  (* hdlname = "copy1 div divisorMSB_lo_12" *)
  (* src = "verilog/rocket_clean.sv:199525.14-199525.30" *)
  wire [7:0] \copy1.div.divisorMSB_lo_12 ;
  (* hdlname = "copy1 div divisorMSB_lo_13" *)
  (* src = "verilog/rocket_clean.sv:199528.14-199528.30" *)
  wire [3:0] \copy1.div.divisorMSB_lo_13 ;
  (* hdlname = "copy1 div divisorMSB_lo_14" *)
  (* src = "verilog/rocket_clean.sv:199537.14-199537.30" *)
  wire [3:0] \copy1.div.divisorMSB_lo_14 ;
  (* hdlname = "copy1 div divisorMSB_lo_2" *)
  (* src = "verilog/rocket_clean.sv:199451.14-199451.29" *)
  wire [7:0] \copy1.div.divisorMSB_lo_2 ;
  (* hdlname = "copy1 div divisorMSB_lo_3" *)
  (* src = "verilog/rocket_clean.sv:199454.14-199454.29" *)
  wire [3:0] \copy1.div.divisorMSB_lo_3 ;
  (* hdlname = "copy1 div divisorMSB_lo_4" *)
  (* src = "verilog/rocket_clean.sv:199463.14-199463.29" *)
  wire [3:0] \copy1.div.divisorMSB_lo_4 ;
  (* hdlname = "copy1 div divisorMSB_lo_5" *)
  (* src = "verilog/rocket_clean.sv:199474.14-199474.29" *)
  wire [7:0] \copy1.div.divisorMSB_lo_5 ;
  (* hdlname = "copy1 div divisorMSB_lo_6" *)
  (* src = "verilog/rocket_clean.sv:199477.14-199477.29" *)
  wire [3:0] \copy1.div.divisorMSB_lo_6 ;
  (* hdlname = "copy1 div divisorMSB_lo_7" *)
  (* src = "verilog/rocket_clean.sv:199486.14-199486.29" *)
  wire [3:0] \copy1.div.divisorMSB_lo_7 ;
  (* hdlname = "copy1 div divisorMSB_lo_8" *)
  (* src = "verilog/rocket_clean.sv:199499.15-199499.30" *)
  wire [15:0] \copy1.div.divisorMSB_lo_8 ;
  (* hdlname = "copy1 div divisorMSB_lo_9" *)
  (* src = "verilog/rocket_clean.sv:199502.14-199502.29" *)
  wire [7:0] \copy1.div.divisorMSB_lo_9 ;
  (* hdlname = "copy1 div divisorMSB_useHi" *)
  (* src = "verilog/rocket_clean.sv:199446.9-199446.25" *)
  wire \copy1.div.divisorMSB_useHi ;
  (* hdlname = "copy1 div divisorMSB_useHi_1" *)
  (* src = "verilog/rocket_clean.sv:199449.9-199449.27" *)
  wire \copy1.div.divisorMSB_useHi_1 ;
  (* hdlname = "copy1 div divisorMSB_useHi_10" *)
  (* src = "verilog/rocket_clean.sv:199506.9-199506.28" *)
  wire \copy1.div.divisorMSB_useHi_10 ;
  (* hdlname = "copy1 div divisorMSB_useHi_11" *)
  (* src = "verilog/rocket_clean.sv:199515.9-199515.28" *)
  wire \copy1.div.divisorMSB_useHi_11 ;
  (* hdlname = "copy1 div divisorMSB_useHi_12" *)
  (* src = "verilog/rocket_clean.sv:199526.9-199526.28" *)
  wire \copy1.div.divisorMSB_useHi_12 ;
  (* hdlname = "copy1 div divisorMSB_useHi_13" *)
  (* src = "verilog/rocket_clean.sv:199529.9-199529.28" *)
  wire \copy1.div.divisorMSB_useHi_13 ;
  (* hdlname = "copy1 div divisorMSB_useHi_14" *)
  (* src = "verilog/rocket_clean.sv:199538.9-199538.28" *)
  wire \copy1.div.divisorMSB_useHi_14 ;
  (* hdlname = "copy1 div divisorMSB_useHi_2" *)
  (* src = "verilog/rocket_clean.sv:199452.9-199452.27" *)
  wire \copy1.div.divisorMSB_useHi_2 ;
  (* hdlname = "copy1 div divisorMSB_useHi_3" *)
  (* src = "verilog/rocket_clean.sv:199455.9-199455.27" *)
  wire \copy1.div.divisorMSB_useHi_3 ;
  (* hdlname = "copy1 div divisorMSB_useHi_4" *)
  (* src = "verilog/rocket_clean.sv:199464.9-199464.27" *)
  wire \copy1.div.divisorMSB_useHi_4 ;
  (* hdlname = "copy1 div divisorMSB_useHi_5" *)
  (* src = "verilog/rocket_clean.sv:199475.9-199475.27" *)
  wire \copy1.div.divisorMSB_useHi_5 ;
  (* hdlname = "copy1 div divisorMSB_useHi_6" *)
  (* src = "verilog/rocket_clean.sv:199478.9-199478.27" *)
  wire \copy1.div.divisorMSB_useHi_6 ;
  (* hdlname = "copy1 div divisorMSB_useHi_7" *)
  (* src = "verilog/rocket_clean.sv:199487.9-199487.27" *)
  wire \copy1.div.divisorMSB_useHi_7 ;
  (* hdlname = "copy1 div divisorMSB_useHi_8" *)
  (* src = "verilog/rocket_clean.sv:199500.9-199500.27" *)
  wire \copy1.div.divisorMSB_useHi_8 ;
  (* hdlname = "copy1 div divisorMSB_useHi_9" *)
  (* src = "verilog/rocket_clean.sv:199503.9-199503.27" *)
  wire \copy1.div.divisorMSB_useHi_9 ;
  (* hdlname = "copy1 div eOut" *)
  (* src = "verilog/rocket_clean.sv:199425.9-199425.13" *)
  wire \copy1.div.eOut ;
  (* hdlname = "copy1 div eOutMask" *)
  (* src = "verilog/rocket_clean.sv:199420.15-199420.23" *)
  wire [63:0] \copy1.div.eOutMask ;
  (* hdlname = "copy1 div eOutPos" *)
  (* src = "verilog/rocket_clean.sv:199659.14-199659.21" *)
  wire [5:0] \copy1.div.eOutPos ;
  (* hdlname = "copy1 div eOutRes" *)
  wire [63:0] \copy1.div.eOutRes ;
  (* hdlname = "copy1 div eOut_1" *)
  (* src = "verilog/rocket_clean.sv:199660.9-199660.15" *)
  wire \copy1.div.eOut_1 ;
  (* hdlname = "copy1 div hi" *)
  (* src = "verilog/rocket_clean.sv:199394.15-199394.17" *)
  wire [31:0] \copy1.div.hi ;
  (* hdlname = "copy1 div hiOut" *)
  (* src = "verilog/rocket_clean.sv:199673.15-199673.20" *)
  wire [31:0] \copy1.div.hiOut ;
  (* hdlname = "copy1 div hi_1" *)
  (* src = "verilog/rocket_clean.sv:199399.15-199399.19" *)
  wire [31:0] \copy1.div.hi_1 ;
  (* hdlname = "copy1 div io_kill" *)
  (* src = "verilog/rocket_clean.sv:199350.17-199350.24" *)
  wire \copy1.div.io_kill ;
  (* hdlname = "copy1 div io_req_bits_dw" *)
  (* src = "verilog/rocket_clean.sv:199346.17-199346.31" *)
  wire \copy1.div.io_req_bits_dw ;
  (* hdlname = "copy1 div io_req_bits_fn" *)
  (* src = "verilog/rocket_clean.sv:199345.17-199345.31" *)
  wire [3:0] \copy1.div.io_req_bits_fn ;
  (* hdlname = "copy1 div io_req_bits_in1" *)
  (* src = "verilog/rocket_clean.sv:199347.17-199347.32" *)
  wire [63:0] \copy1.div.io_req_bits_in1 ;
  (* hdlname = "copy1 div io_req_bits_in2" *)
  (* src = "verilog/rocket_clean.sv:199348.17-199348.32" *)
  wire [63:0] \copy1.div.io_req_bits_in2 ;
  (* hdlname = "copy1 div io_req_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:199349.17-199349.32" *)
  wire [4:0] \copy1.div.io_req_bits_tag ;
  (* hdlname = "copy1 div io_req_ready" *)
  (* src = "verilog/rocket_clean.sv:199343.17-199343.29" *)
  wire \copy1.div.io_req_ready ;
  (* hdlname = "copy1 div io_req_valid" *)
  (* src = "verilog/rocket_clean.sv:199344.17-199344.29" *)
  wire \copy1.div.io_req_valid ;
  (* hdlname = "copy1 div io_resp_bits_data" *)
  (* src = "verilog/rocket_clean.sv:199353.17-199353.34" *)
  wire [63:0] \copy1.div.io_resp_bits_data ;
  (* hdlname = "copy1 div io_resp_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:199354.17-199354.33" *)
  wire [4:0] \copy1.div.io_resp_bits_tag ;
  (* hdlname = "copy1 div io_resp_ready" *)
  (* src = "verilog/rocket_clean.sv:199351.17-199351.30" *)
  wire \copy1.div.io_resp_ready ;
  (* hdlname = "copy1 div io_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:199352.17-199352.30" *)
  wire \copy1.div.io_resp_valid ;
  (* hdlname = "copy1 div isHi" *)
  (* src = "verilog/rocket_clean.sv:199372.8-199372.12" *)
  reg \copy1.div.isHi ;
  (* hdlname = "copy1 div lhsSigned" *)
  (* src = "verilog/rocket_clean.sv:199387.9-199387.18" *)
  wire \copy1.div.lhsSigned ;
  (* hdlname = "copy1 div lhs_in" *)
  (* src = "verilog/rocket_clean.sv:199395.15-199395.21" *)
  wire [63:0] \copy1.div.lhs_in ;
  (* hdlname = "copy1 div lhs_sign" *)
  (* src = "verilog/rocket_clean.sv:199392.9-199392.17" *)
  wire \copy1.div.lhs_sign ;
  (* hdlname = "copy1 div loOut" *)
  (* src = "verilog/rocket_clean.sv:199671.15-199671.20" *)
  wire [31:0] \copy1.div.loOut ;
  (* hdlname = "copy1 div mplier" *)
  (* src = "verilog/rocket_clean.sv:199410.15-199410.21" *)
  wire [63:0] \copy1.div.mplier ;
  (* hdlname = "copy1 div mplierSign" *)
  (* src = "verilog/rocket_clean.sv:199409.9-199409.19" *)
  wire \copy1.div.mplierSign ;
  (* hdlname = "copy1 div mulReg" *)
  (* src = "verilog/rocket_clean.sv:199408.16-199408.22" *)
  wire [128:0] \copy1.div.mulReg ;
  (* hdlname = "copy1 div neg_out" *)
  (* src = "verilog/rocket_clean.sv:199371.8-199371.15" *)
  reg \copy1.div.neg_out ;
  (* hdlname = "copy1 div negated_remainder" *)
  wire [44:0] \copy1.div.negated_remainder ;
  (* hdlname = "copy1 div nextMplierSign" *)
  (* src = "verilog/rocket_clean.sv:199417.9-199417.23" *)
  wire \copy1.div.nextMplierSign ;
  (* hdlname = "copy1 div nextMulReg" *)
  wire [128:0] \copy1.div.nextMulReg ;
  (* hdlname = "copy1 div nextMulReg1" *)
  (* src = "verilog/rocket_clean.sv:199429.16-199429.27" *)
  wire [128:0] \copy1.div.nextMulReg1 ;
  (* hdlname = "copy1 div nextMulReg_hi" *)
  wire [72:0] \copy1.div.nextMulReg_hi ;
  (* hdlname = "copy1 div outMul" *)
  (* src = "verilog/rocket_clean.sv:199669.9-199669.15" *)
  wire \copy1.div.outMul ;
  (* hdlname = "copy1 div remainder" *)
  (* src = "verilog/rocket_clean.sv:199375.15-199375.24" *)
  reg [129:0] \copy1.div.remainder ;
  (* hdlname = "copy1 div req_dw" *)
  (* src = "verilog/rocket_clean.sv:199368.8-199368.14" *)
  reg \copy1.div.req_dw ;
  (* hdlname = "copy1 div req_tag" *)
  (* src = "verilog/rocket_clean.sv:199369.13-199369.20" *)
  reg [4:0] \copy1.div.req_tag ;
  (* hdlname = "copy1 div resHi" *)
  (* src = "verilog/rocket_clean.sv:199373.8-199373.13" *)
  reg \copy1.div.resHi ;
  (* hdlname = "copy1 div reset" *)
  (* src = "verilog/rocket_clean.sv:199342.17-199342.22" *)
  wire \copy1.div.reset ;
  (* hdlname = "copy1 div result" *)
  (* src = "verilog/rocket_clean.sv:199401.15-199401.21" *)
  wire [63:0] \copy1.div.result ;
  (* hdlname = "copy1 div rhsSigned" *)
  (* src = "verilog/rocket_clean.sv:199389.9-199389.18" *)
  wire \copy1.div.rhsSigned ;
  (* hdlname = "copy1 div rhs_sign" *)
  (* src = "verilog/rocket_clean.sv:199397.9-199397.17" *)
  wire \copy1.div.rhs_sign ;
  (* hdlname = "copy1 div state" *)
  (* src = "verilog/rocket_clean.sv:199367.13-199367.18" *)
  reg [2:0] \copy1.div.state ;
  (* hdlname = "copy1 div subtractor" *)
  (* src = "verilog/rocket_clean.sv:199400.15-199400.25" *)
  wire [64:0] \copy1.div.subtractor ;
  (* hdlname = "copy1 div unrolls_0" *)
  (* src = "verilog/rocket_clean.sv:199439.16-199439.25" *)
  wire [128:0] \copy1.div.unrolls_0 ;
  (* hdlname = "copy1 div unrolls_less" *)
  (* src = "verilog/rocket_clean.sv:199436.9-199436.21" *)
  wire \copy1.div.unrolls_less ;
  (* hdlname = "copy1 div_clock" *)
  (* src = "verilog/rocket_clean.sv:200337.9-200337.18" *)
  wire \copy1.div_clock ;
  (* hdlname = "copy1 div_io_kill" *)
  (* src = "verilog/rocket_clean.sv:200346.9-200346.20" *)
  wire \copy1.div_io_kill ;
  (* hdlname = "copy1 div_io_kill_REG" *)
  (* src = "verilog/rocket_clean.sv:201208.8-201208.23" *)
  reg \copy1.div_io_kill_REG ;
  (* hdlname = "copy1 div_io_req_bits_dw" *)
  (* src = "verilog/rocket_clean.sv:200342.9-200342.27" *)
  wire \copy1.div_io_req_bits_dw ;
  (* hdlname = "copy1 div_io_req_bits_fn" *)
  (* src = "verilog/rocket_clean.sv:200341.14-200341.32" *)
  wire [3:0] \copy1.div_io_req_bits_fn ;
  (* hdlname = "copy1 div_io_req_bits_in1" *)
  (* src = "verilog/rocket_clean.sv:200343.15-200343.34" *)
  wire [63:0] \copy1.div_io_req_bits_in1 ;
  (* hdlname = "copy1 div_io_req_bits_in2" *)
  (* src = "verilog/rocket_clean.sv:200344.15-200344.34" *)
  wire [63:0] \copy1.div_io_req_bits_in2 ;
  (* hdlname = "copy1 div_io_req_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:200345.14-200345.33" *)
  wire [4:0] \copy1.div_io_req_bits_tag ;
  (* hdlname = "copy1 div_io_req_ready" *)
  (* src = "verilog/rocket_clean.sv:200339.9-200339.25" *)
  wire \copy1.div_io_req_ready ;
  (* hdlname = "copy1 div_io_req_valid" *)
  (* src = "verilog/rocket_clean.sv:200340.9-200340.25" *)
  wire \copy1.div_io_req_valid ;
  (* hdlname = "copy1 div_io_resp_bits_data" *)
  (* src = "verilog/rocket_clean.sv:200349.15-200349.36" *)
  wire [63:0] \copy1.div_io_resp_bits_data ;
  (* hdlname = "copy1 div_io_resp_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:200350.14-200350.34" *)
  wire [4:0] \copy1.div_io_resp_bits_tag ;
  (* hdlname = "copy1 div_io_resp_ready" *)
  (* src = "verilog/rocket_clean.sv:200347.9-200347.26" *)
  wire \copy1.div_io_resp_ready ;
  (* hdlname = "copy1 div_io_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:200348.9-200348.26" *)
  wire \copy1.div_io_resp_valid ;
  (* hdlname = "copy1 div_reset" *)
  (* src = "verilog/rocket_clean.sv:200338.9-200338.18" *)
  wire \copy1.div_reset ;
  (* hdlname = "copy1 dmem_resp_replay" *)
  (* src = "verilog/rocket_clean.sv:201070.9-201070.25" *)
  wire \copy1.dmem_resp_replay ;
  (* hdlname = "copy1 dmem_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:201069.9-201069.24" *)
  wire \copy1.dmem_resp_valid ;
  (* hdlname = "copy1 dmem_resp_waddr" *)
  (* src = "verilog/rocket_clean.sv:201074.14-201074.29" *)
  wire [4:0] \copy1.dmem_resp_waddr ;
  (* hdlname = "copy1 dmem_resp_xpu" *)
  (* src = "verilog/rocket_clean.sv:201071.9-201071.22" *)
  wire \copy1.dmem_resp_xpu ;
  (* hdlname = "copy1 do_bypass" *)
  (* src = "verilog/rocket_clean.sv:201126.9-201126.18" *)
  wire \copy1.do_bypass ;
  (* hdlname = "copy1 do_bypass_1" *)
  (* src = "verilog/rocket_clean.sv:201142.9-201142.20" *)
  wire \copy1.do_bypass_1 ;
  (* hdlname = "copy1 ex_cannot_bypass" *)
  (* src = "verilog/rocket_clean.sv:201036.9-201036.25" *)
  wire \copy1.ex_cannot_bypass ;
  (* hdlname = "copy1 ex_ctrl_alu_dw" *)
  (* src = "verilog/rocket_clean.sv:200365.8-200365.22" *)
  reg \copy1.ex_ctrl_alu_dw ;
  (* hdlname = "copy1 ex_ctrl_alu_fn" *)
  (* src = "verilog/rocket_clean.sv:200366.13-200366.27" *)
  reg [3:0] \copy1.ex_ctrl_alu_fn ;
  (* hdlname = "copy1 ex_ctrl_branch" *)
  (* src = "verilog/rocket_clean.sv:200357.8-200357.22" *)
  reg \copy1.ex_ctrl_branch ;
  (* hdlname = "copy1 ex_ctrl_csr" *)
  (* src = "verilog/rocket_clean.sv:200374.13-200374.24" *)
  reg [2:0] \copy1.ex_ctrl_csr ;
  (* hdlname = "copy1 ex_ctrl_div" *)
  (* src = "verilog/rocket_clean.sv:200372.8-200372.19" *)
  reg \copy1.ex_ctrl_div ;
  (* hdlname = "copy1 ex_ctrl_fence_i" *)
  (* src = "verilog/rocket_clean.sv:200375.8-200375.23" *)
  reg \copy1.ex_ctrl_fence_i ;
  (* hdlname = "copy1 ex_ctrl_fp" *)
  (* src = "verilog/rocket_clean.sv:200356.8-200356.18" *)
  reg \copy1.ex_ctrl_fp ;
  (* hdlname = "copy1 ex_ctrl_jal" *)
  (* src = "verilog/rocket_clean.sv:200358.8-200358.19" *)
  reg \copy1.ex_ctrl_jal ;
  (* hdlname = "copy1 ex_ctrl_jalr" *)
  (* src = "verilog/rocket_clean.sv:200359.8-200359.20" *)
  reg \copy1.ex_ctrl_jalr ;
  (* hdlname = "copy1 ex_ctrl_mem" *)
  (* src = "verilog/rocket_clean.sv:200367.8-200367.19" *)
  reg \copy1.ex_ctrl_mem ;
  (* hdlname = "copy1 ex_ctrl_mem_cmd" *)
  (* src = "verilog/rocket_clean.sv:200368.13-200368.28" *)
  reg [4:0] \copy1.ex_ctrl_mem_cmd ;
  (* hdlname = "copy1 ex_ctrl_rxs2" *)
  (* src = "verilog/rocket_clean.sv:200360.8-200360.20" *)
  reg \copy1.ex_ctrl_rxs2 ;
  (* hdlname = "copy1 ex_ctrl_sel_alu1" *)
  (* src = "verilog/rocket_clean.sv:200363.13-200363.29" *)
  reg [1:0] \copy1.ex_ctrl_sel_alu1 ;
  (* hdlname = "copy1 ex_ctrl_sel_alu2" *)
  (* src = "verilog/rocket_clean.sv:200362.13-200362.29" *)
  reg [1:0] \copy1.ex_ctrl_sel_alu2 ;
  (* hdlname = "copy1 ex_ctrl_sel_imm" *)
  (* src = "verilog/rocket_clean.sv:200364.13-200364.28" *)
  reg [2:0] \copy1.ex_ctrl_sel_imm ;
  (* hdlname = "copy1 ex_ctrl_wfd" *)
  (* src = "verilog/rocket_clean.sv:200371.8-200371.19" *)
  reg \copy1.ex_ctrl_wfd ;
  (* hdlname = "copy1 ex_ctrl_wxd" *)
  (* src = "verilog/rocket_clean.sv:200373.8-200373.19" *)
  reg \copy1.ex_ctrl_wxd ;
  (* hdlname = "copy1 ex_dcache_tag" *)
  (* src = "verilog/rocket_clean.sv:201265.14-201265.27" *)
  wire [5:0] \copy1.ex_dcache_tag ;
  (* hdlname = "copy1 ex_imm" *)
  (* src = "verilog/rocket_clean.sv:201018.15-201018.21" *)
  wire [31:0] \copy1.ex_imm ;
  (* hdlname = "copy1 ex_imm_b0" *)
  (* src = "verilog/rocket_clean.sv:201012.9-201012.18" *)
  wire \copy1.ex_imm_b0 ;
  (* hdlname = "copy1 ex_imm_b10_5" *)
  (* src = "verilog/rocket_clean.sv:201005.14-201005.26" *)
  wire [5:0] \copy1.ex_imm_b10_5 ;
  (* hdlname = "copy1 ex_imm_b4_1" *)
  (* src = "verilog/rocket_clean.sv:201009.14-201009.25" *)
  wire [3:0] \copy1.ex_imm_b4_1 ;
  (* hdlname = "copy1 ex_imm_hi_hi_hi" *)
  (* src = "verilog/rocket_clean.sv:201017.9-201017.24" *)
  wire \copy1.ex_imm_hi_hi_hi ;
  (* hdlname = "copy1 ex_imm_hi_hi_lo" *)
  (* src = "verilog/rocket_clean.sv:201016.15-201016.30" *)
  wire [10:0] \copy1.ex_imm_hi_hi_lo ;
  (* hdlname = "copy1 ex_imm_hi_lo_hi" *)
  (* src = "verilog/rocket_clean.sv:201014.14-201014.29" *)
  wire [7:0] \copy1.ex_imm_hi_lo_hi ;
  (* hdlname = "copy1 ex_imm_hi_lo_lo" *)
  (* src = "verilog/rocket_clean.sv:201013.9-201013.24" *)
  wire \copy1.ex_imm_hi_lo_lo ;
  (* hdlname = "copy1 ex_imm_sign" *)
  (* src = "verilog/rocket_clean.sv:200995.9-200995.20" *)
  wire \copy1.ex_imm_sign ;
  (* hdlname = "copy1 ex_pc_valid" *)
  (* src = "verilog/rocket_clean.sv:200453.9-200453.20" *)
  wire \copy1.ex_pc_valid ;
  (* hdlname = "copy1 ex_reg_btb_resp_bht_history" *)
  (* src = "verilog/rocket_clean.sv:200403.13-200403.40" *)
  reg [7:0] \copy1.ex_reg_btb_resp_bht_history ;
  (* hdlname = "copy1 ex_reg_btb_resp_entry" *)
  (* src = "verilog/rocket_clean.sv:200402.13-200402.34" *)
  reg [4:0] \copy1.ex_reg_btb_resp_entry ;
  (* hdlname = "copy1 ex_reg_cause" *)
  (* src = "verilog/rocket_clean.sv:200407.14-200407.26" *)
  reg [63:0] \copy1.ex_reg_cause ;
  (* hdlname = "copy1 ex_reg_flush_pipe" *)
  (* src = "verilog/rocket_clean.sv:200405.8-200405.25" *)
  reg \copy1.ex_reg_flush_pipe ;
  (* hdlname = "copy1 ex_reg_inst" *)
  (* src = "verilog/rocket_clean.sv:200411.14-200411.25" *)
  reg [31:0] \copy1.ex_reg_inst ;
  (* hdlname = "copy1 ex_reg_load_use" *)
  (* src = "verilog/rocket_clean.sv:200406.8-200406.23" *)
  reg \copy1.ex_reg_load_use ;
  (* hdlname = "copy1 ex_reg_mem_size" *)
  (* src = "verilog/rocket_clean.sv:200410.13-200410.28" *)
  reg [1:0] \copy1.ex_reg_mem_size ;
  (* hdlname = "copy1 ex_reg_pc" *)
  (* src = "verilog/rocket_clean.sv:200409.14-200409.23" *)
  reg [39:0] \copy1.ex_reg_pc ;
  (* hdlname = "copy1 ex_reg_replay" *)
  (* src = "verilog/rocket_clean.sv:200408.8-200408.21" *)
  reg \copy1.ex_reg_replay ;
  (* hdlname = "copy1 ex_reg_rs_bypass_0" *)
  (* src = "verilog/rocket_clean.sv:200978.8-200978.26" *)
  reg \copy1.ex_reg_rs_bypass_0 ;
  (* hdlname = "copy1 ex_reg_rs_bypass_1" *)
  (* src = "verilog/rocket_clean.sv:200979.8-200979.26" *)
  reg \copy1.ex_reg_rs_bypass_1 ;
  (* hdlname = "copy1 ex_reg_rs_lsb_0" *)
  (* src = "verilog/rocket_clean.sv:200980.13-200980.28" *)
  reg [1:0] \copy1.ex_reg_rs_lsb_0 ;
  (* hdlname = "copy1 ex_reg_rs_lsb_1" *)
  (* src = "verilog/rocket_clean.sv:200981.13-200981.28" *)
  reg [1:0] \copy1.ex_reg_rs_lsb_1 ;
  (* hdlname = "copy1 ex_reg_rs_msb_0" *)
  (* src = "verilog/rocket_clean.sv:200982.14-200982.29" *)
  reg [61:0] \copy1.ex_reg_rs_msb_0 ;
  (* hdlname = "copy1 ex_reg_rs_msb_1" *)
  (* src = "verilog/rocket_clean.sv:200983.14-200983.29" *)
  reg [61:0] \copy1.ex_reg_rs_msb_1 ;
  (* hdlname = "copy1 ex_reg_valid" *)
  (* src = "verilog/rocket_clean.sv:200401.8-200401.20" *)
  reg \copy1.ex_reg_valid ;
  (* hdlname = "copy1 ex_reg_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200404.8-200404.19" *)
  reg \copy1.ex_reg_xcpt ;
  (* hdlname = "copy1 ex_reg_xcpt_interrupt" *)
  (* src = "verilog/rocket_clean.sv:200400.8-200400.29" *)
  reg \copy1.ex_reg_xcpt_interrupt ;
  (* hdlname = "copy1 ex_rs_1" *)
  (* src = "verilog/rocket_clean.sv:200992.15-200992.22" *)
  wire [63:0] \copy1.ex_rs_1 ;
  (* hdlname = "copy1 ex_sfence" *)
  (* src = "verilog/rocket_clean.sv:201157.9-201157.18" *)
  wire \copy1.ex_sfence ;
  (* hdlname = "copy1 ex_slow_bypass" *)
  (* src = "verilog/rocket_clean.sv:201156.9-201156.23" *)
  wire \copy1.ex_slow_bypass ;
  (* hdlname = "copy1 ex_waddr" *)
  (* src = "verilog/rocket_clean.sv:200964.14-200964.22" *)
  wire [4:0] \copy1.ex_waddr ;
  (* hdlname = "copy1 ex_xcpt" *)
  (* src = "verilog/rocket_clean.sv:201158.9-201158.16" *)
  wire \copy1.ex_xcpt ;
  (* hdlname = "copy1 fp_data_hazard_ex" *)
  (* src = "verilog/rocket_clean.sv:201040.9-201040.26" *)
  wire \copy1.fp_data_hazard_ex ;
  (* hdlname = "copy1 fp_data_hazard_mem" *)
  (* src = "verilog/rocket_clean.sv:201052.9-201052.27" *)
  wire \copy1.fp_data_hazard_mem ;
  (* hdlname = "copy1 fp_data_hazard_wb" *)
  (* src = "verilog/rocket_clean.sv:201064.9-201064.26" *)
  wire \copy1.fp_data_hazard_wb ;
  (* hdlname = "copy1 fpu_kill_mem" *)
  (* src = "verilog/rocket_clean.sv:201205.9-201205.21" *)
  wire \copy1.fpu_kill_mem ;
  (* hdlname = "copy1 ibuf _GEN_0" *)
  (* src = "verilog/rocket_clean.sv:196832.16-196832.22" *)
  wire [190:0] \copy1.ibuf._GEN_0 ;
  (* hdlname = "copy1 ibuf _GEN_1" *)
  (* src = "verilog/rocket_clean.sv:196827.14-196827.20" *)
  wire [1:0] \copy1.ibuf._GEN_1 ;
  (* hdlname = "copy1 ibuf _icData_T_1" *)
  (* src = "verilog/rocket_clean.sv:196829.15-196829.26" *)
  wire [63:0] \copy1.ibuf._icData_T_1 ;
  (* hdlname = "copy1 ibuf _icData_T_2" *)
  (* src = "verilog/rocket_clean.sv:196831.14-196831.25" *)
  wire [5:0] \copy1.ibuf._icData_T_2 ;
  (* hdlname = "copy1 ibuf _icData_T_3" *)
  wire [159:0] \copy1.ibuf._icData_T_3 ;
  (* hdlname = "copy1 ibuf _ic_replay_T_1" *)
  (* src = "verilog/rocket_clean.sv:196837.14-196837.28" *)
  wire [1:0] \copy1.ibuf._ic_replay_T_1 ;
  (* hdlname = "copy1 ibuf _io_imem_ready_T_4" *)
  (* src = "verilog/rocket_clean.sv:196828.14-196828.32" *)
  wire [1:0] \copy1.ibuf._io_imem_ready_T_4 ;
  (* hdlname = "copy1 ibuf _nValid_T" *)
  wire \copy1.ibuf._nValid_T ;
  (* hdlname = "copy1 ibuf _nValid_T_1" *)
  wire \copy1.ibuf._nValid_T_1 ;
  (* hdlname = "copy1 ibuf _valid_T" *)
  wire \copy1.ibuf._valid_T ;
  (* hdlname = "copy1 ibuf _valid_T_2" *)
  (* src = "verilog/rocket_clean.sv:196835.14-196835.24" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \copy1.ibuf._valid_T_2 ;
  (* hdlname = "copy1 ibuf exp io_in" *)
  (* src = "verilog/rocket_clean.sv:196778.17-196778.22" *)
  wire [31:0] \copy1.ibuf.exp.io_in ;
  (* hdlname = "copy1 ibuf exp io_out_bits" *)
  (* src = "verilog/rocket_clean.sv:196779.17-196779.28" *)
  wire [31:0] \copy1.ibuf.exp.io_out_bits ;
  (* hdlname = "copy1 ibuf exp io_out_rd" *)
  (* src = "verilog/rocket_clean.sv:196780.17-196780.26" *)
  wire [4:0] \copy1.ibuf.exp.io_out_rd ;
  (* hdlname = "copy1 ibuf exp io_out_rs1" *)
  (* src = "verilog/rocket_clean.sv:196781.17-196781.27" *)
  wire [4:0] \copy1.ibuf.exp.io_out_rs1 ;
  (* hdlname = "copy1 ibuf exp io_out_rs2" *)
  (* src = "verilog/rocket_clean.sv:196782.17-196782.27" *)
  wire [4:0] \copy1.ibuf.exp.io_out_rs2 ;
  (* hdlname = "copy1 ibuf exp io_out_rs3" *)
  (* src = "verilog/rocket_clean.sv:196783.17-196783.27" *)
  wire [4:0] \copy1.ibuf.exp.io_out_rs3 ;
  (* hdlname = "copy1 ibuf exp_io_in" *)
  (* src = "verilog/rocket_clean.sv:196816.15-196816.24" *)
  wire [31:0] \copy1.ibuf.exp_io_in ;
  (* hdlname = "copy1 ibuf exp_io_out_bits" *)
  (* src = "verilog/rocket_clean.sv:196817.15-196817.30" *)
  wire [31:0] \copy1.ibuf.exp_io_out_bits ;
  (* hdlname = "copy1 ibuf exp_io_out_rd" *)
  (* src = "verilog/rocket_clean.sv:196818.14-196818.27" *)
  wire [4:0] \copy1.ibuf.exp_io_out_rd ;
  (* hdlname = "copy1 ibuf exp_io_out_rs1" *)
  (* src = "verilog/rocket_clean.sv:196819.14-196819.28" *)
  wire [4:0] \copy1.ibuf.exp_io_out_rs1 ;
  (* hdlname = "copy1 ibuf exp_io_out_rs2" *)
  (* src = "verilog/rocket_clean.sv:196820.14-196820.28" *)
  wire [4:0] \copy1.ibuf.exp_io_out_rs2 ;
  (* hdlname = "copy1 ibuf exp_io_out_rs3" *)
  (* src = "verilog/rocket_clean.sv:196821.14-196821.28" *)
  wire [4:0] \copy1.ibuf.exp_io_out_rs3 ;
  (* hdlname = "copy1 ibuf icData_data" *)
  (* src = "verilog/rocket_clean.sv:196830.16-196830.27" *)
  wire [127:0] \copy1.ibuf.icData_data ;
  (* hdlname = "copy1 ibuf ic_replay" *)
  (* src = "verilog/rocket_clean.sv:196838.14-196838.23" *)
  wire [1:0] \copy1.ibuf.ic_replay ;
  (* hdlname = "copy1 ibuf io_btb_resp_bht_history" *)
  (* src = "verilog/rocket_clean.sv:196803.17-196803.40" *)
  wire [7:0] \copy1.ibuf.io_btb_resp_bht_history ;
  (* hdlname = "copy1 ibuf io_btb_resp_entry" *)
  (* src = "verilog/rocket_clean.sv:196802.17-196802.34" *)
  wire [4:0] \copy1.ibuf.io_btb_resp_entry ;
  (* hdlname = "copy1 ibuf io_imem_bits_btb_bht_history" *)
  (* src = "verilog/rocket_clean.sv:196795.17-196795.45" *)
  wire [7:0] \copy1.ibuf.io_imem_bits_btb_bht_history ;
  (* hdlname = "copy1 ibuf io_imem_bits_btb_entry" *)
  (* src = "verilog/rocket_clean.sv:196794.17-196794.39" *)
  wire [4:0] \copy1.ibuf.io_imem_bits_btb_entry ;
  (* hdlname = "copy1 ibuf io_imem_bits_data" *)
  (* src = "verilog/rocket_clean.sv:196797.17-196797.34" *)
  wire [31:0] \copy1.ibuf.io_imem_bits_data ;
  (* hdlname = "copy1 ibuf io_imem_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:196796.17-196796.32" *)
  wire [39:0] \copy1.ibuf.io_imem_bits_pc ;
  (* hdlname = "copy1 ibuf io_imem_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:196800.17-196800.36" *)
  wire \copy1.ibuf.io_imem_bits_replay ;
  (* hdlname = "copy1 ibuf io_imem_bits_xcpt_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:196799.17-196799.42" *)
  wire \copy1.ibuf.io_imem_bits_xcpt_ae_inst ;
  (* hdlname = "copy1 ibuf io_imem_bits_xcpt_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:196798.17-196798.42" *)
  wire \copy1.ibuf.io_imem_bits_xcpt_pf_inst ;
  (* hdlname = "copy1 ibuf io_imem_ready" *)
  (* src = "verilog/rocket_clean.sv:196792.17-196792.30" *)
  wire \copy1.ibuf.io_imem_ready ;
  (* hdlname = "copy1 ibuf io_imem_valid" *)
  (* src = "verilog/rocket_clean.sv:196793.17-196793.30" *)
  wire \copy1.ibuf.io_imem_valid ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_inst_bits" *)
  (* src = "verilog/rocket_clean.sv:196809.17-196809.41" *)
  wire [31:0] \copy1.ibuf.io_inst_0_bits_inst_bits ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_inst_rd" *)
  (* src = "verilog/rocket_clean.sv:196810.17-196810.39" *)
  wire [4:0] \copy1.ibuf.io_inst_0_bits_inst_rd ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_inst_rs1" *)
  (* src = "verilog/rocket_clean.sv:196811.17-196811.40" *)
  wire [4:0] \copy1.ibuf.io_inst_0_bits_inst_rs1 ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_inst_rs2" *)
  (* src = "verilog/rocket_clean.sv:196812.17-196812.40" *)
  wire [4:0] \copy1.ibuf.io_inst_0_bits_inst_rs2 ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_inst_rs3" *)
  (* src = "verilog/rocket_clean.sv:196813.17-196813.40" *)
  wire [4:0] \copy1.ibuf.io_inst_0_bits_inst_rs3 ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_raw" *)
  (* src = "verilog/rocket_clean.sv:196814.17-196814.35" *)
  wire [31:0] \copy1.ibuf.io_inst_0_bits_raw ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:196808.17-196808.38" *)
  wire \copy1.ibuf.io_inst_0_bits_replay ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_xcpt0_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:196807.17-196807.45" *)
  wire \copy1.ibuf.io_inst_0_bits_xcpt0_ae_inst ;
  (* hdlname = "copy1 ibuf io_inst_0_bits_xcpt0_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:196806.17-196806.45" *)
  wire \copy1.ibuf.io_inst_0_bits_xcpt0_pf_inst ;
  (* hdlname = "copy1 ibuf io_inst_0_ready" *)
  (* src = "verilog/rocket_clean.sv:196804.17-196804.32" *)
  wire \copy1.ibuf.io_inst_0_ready ;
  (* hdlname = "copy1 ibuf io_inst_0_valid" *)
  (* src = "verilog/rocket_clean.sv:196805.17-196805.32" *)
  wire \copy1.ibuf.io_inst_0_valid ;
  (* hdlname = "copy1 ibuf io_pc" *)
  (* src = "verilog/rocket_clean.sv:196801.17-196801.22" *)
  wire [39:0] \copy1.ibuf.io_pc ;
  (* hdlname = "copy1 ibuf nIC" *)
  (* src = "verilog/rocket_clean.sv:196822.14-196822.17" *)
  wire [1:0] \copy1.ibuf.nIC ;
  (* hdlname = "copy1 ibuf nICReady" *)
  (* src = "verilog/rocket_clean.sv:196823.9-196823.17" *)
  wire \copy1.ibuf.nICReady ;
  (* hdlname = "copy1 ibuf nValid" *)
  wire \copy1.ibuf.nValid ;
  (* hdlname = "copy1 ibuf valid" *)
  (* src = "verilog/rocket_clean.sv:196836.9-196836.14" *)
  wire \copy1.ibuf.valid ;
  (* hdlname = "copy1 ibuf_io_btb_resp_bht_history" *)
  (* src = "verilog/rocket_clean.sv:200141.14-200141.42" *)
  wire [7:0] \copy1.ibuf_io_btb_resp_bht_history ;
  (* hdlname = "copy1 ibuf_io_btb_resp_entry" *)
  (* src = "verilog/rocket_clean.sv:200140.14-200140.36" *)
  wire [4:0] \copy1.ibuf_io_btb_resp_entry ;
  (* hdlname = "copy1 ibuf_io_imem_bits_btb_bht_history" *)
  (* src = "verilog/rocket_clean.sv:200133.14-200133.47" *)
  wire [7:0] \copy1.ibuf_io_imem_bits_btb_bht_history ;
  (* hdlname = "copy1 ibuf_io_imem_bits_btb_entry" *)
  (* src = "verilog/rocket_clean.sv:200132.14-200132.41" *)
  wire [4:0] \copy1.ibuf_io_imem_bits_btb_entry ;
  (* hdlname = "copy1 ibuf_io_imem_bits_data" *)
  (* src = "verilog/rocket_clean.sv:200135.15-200135.37" *)
  wire [31:0] \copy1.ibuf_io_imem_bits_data ;
  (* hdlname = "copy1 ibuf_io_imem_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:200134.15-200134.35" *)
  wire [39:0] \copy1.ibuf_io_imem_bits_pc ;
  (* hdlname = "copy1 ibuf_io_imem_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:200138.9-200138.33" *)
  wire \copy1.ibuf_io_imem_bits_replay ;
  (* hdlname = "copy1 ibuf_io_imem_bits_xcpt_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:200137.9-200137.39" *)
  wire \copy1.ibuf_io_imem_bits_xcpt_ae_inst ;
  (* hdlname = "copy1 ibuf_io_imem_bits_xcpt_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:200136.9-200136.39" *)
  wire \copy1.ibuf_io_imem_bits_xcpt_pf_inst ;
  (* hdlname = "copy1 ibuf_io_imem_ready" *)
  (* src = "verilog/rocket_clean.sv:200130.9-200130.27" *)
  wire \copy1.ibuf_io_imem_ready ;
  (* hdlname = "copy1 ibuf_io_imem_valid" *)
  (* src = "verilog/rocket_clean.sv:200131.9-200131.27" *)
  wire \copy1.ibuf_io_imem_valid ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_inst_bits" *)
  (* src = "verilog/rocket_clean.sv:200147.15-200147.44" *)
  wire [31:0] \copy1.ibuf_io_inst_0_bits_inst_bits ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_inst_rd" *)
  (* src = "verilog/rocket_clean.sv:200148.14-200148.41" *)
  wire [4:0] \copy1.ibuf_io_inst_0_bits_inst_rd ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_inst_rs1" *)
  (* src = "verilog/rocket_clean.sv:200149.14-200149.42" *)
  wire [4:0] \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_inst_rs2" *)
  (* src = "verilog/rocket_clean.sv:200150.14-200150.42" *)
  wire [4:0] \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_inst_rs3" *)
  (* src = "verilog/rocket_clean.sv:200151.14-200151.42" *)
  wire [4:0] \copy1.ibuf_io_inst_0_bits_inst_rs3 ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_raw" *)
  (* src = "verilog/rocket_clean.sv:200152.15-200152.38" *)
  wire [31:0] \copy1.ibuf_io_inst_0_bits_raw ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:200146.9-200146.35" *)
  wire \copy1.ibuf_io_inst_0_bits_replay ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_xcpt0_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:200145.9-200145.42" *)
  wire \copy1.ibuf_io_inst_0_bits_xcpt0_ae_inst ;
  (* hdlname = "copy1 ibuf_io_inst_0_bits_xcpt0_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:200144.9-200144.42" *)
  wire \copy1.ibuf_io_inst_0_bits_xcpt0_pf_inst ;
  (* hdlname = "copy1 ibuf_io_inst_0_ready" *)
  (* src = "verilog/rocket_clean.sv:200142.9-200142.29" *)
  wire \copy1.ibuf_io_inst_0_ready ;
  (* hdlname = "copy1 ibuf_io_inst_0_valid" *)
  (* src = "verilog/rocket_clean.sv:200143.9-200143.29" *)
  wire \copy1.ibuf_io_inst_0_valid ;
  (* hdlname = "copy1 ibuf_io_pc" *)
  (* src = "verilog/rocket_clean.sv:200139.15-200139.25" *)
  wire [39:0] \copy1.ibuf_io_pc ;
  (* hdlname = "copy1 id_amo_aq" *)
  (* src = "verilog/rocket_clean.sv:200950.9-200950.18" *)
  wire \copy1.id_amo_aq ;
  (* hdlname = "copy1 id_amo_rl" *)
  (* src = "verilog/rocket_clean.sv:200951.9-200951.18" *)
  wire \copy1.id_amo_rl ;
  (* hdlname = "copy1 id_bypass_src_0_0" *)
  (* src = "verilog/rocket_clean.sv:200970.9-200970.26" *)
  wire \copy1.id_bypass_src_0_0 ;
  (* hdlname = "copy1 id_bypass_src_0_1" *)
  (* src = "verilog/rocket_clean.sv:200971.9-200971.26" *)
  wire \copy1.id_bypass_src_0_1 ;
  (* hdlname = "copy1 id_bypass_src_0_2" *)
  (* src = "verilog/rocket_clean.sv:200972.9-200972.26" *)
  wire \copy1.id_bypass_src_0_2 ;
  (* hdlname = "copy1 id_bypass_src_0_3" *)
  (* src = "verilog/rocket_clean.sv:200973.9-200973.26" *)
  wire \copy1.id_bypass_src_0_3 ;
  (* hdlname = "copy1 id_bypass_src_1_0" *)
  (* src = "verilog/rocket_clean.sv:200974.9-200974.26" *)
  wire \copy1.id_bypass_src_1_0 ;
  (* hdlname = "copy1 id_bypass_src_1_1" *)
  (* src = "verilog/rocket_clean.sv:200975.9-200975.26" *)
  wire \copy1.id_bypass_src_1_1 ;
  (* hdlname = "copy1 id_bypass_src_1_2" *)
  (* src = "verilog/rocket_clean.sv:200976.9-200976.26" *)
  wire \copy1.id_bypass_src_1_2 ;
  (* hdlname = "copy1 id_bypass_src_1_3" *)
  (* src = "verilog/rocket_clean.sv:200977.9-200977.26" *)
  wire \copy1.id_bypass_src_1_3 ;
  (* hdlname = "copy1 id_csr_en" *)
  (* src = "verilog/rocket_clean.sv:200931.9-200931.18" *)
  wire \copy1.id_csr_en ;
  (* hdlname = "copy1 id_csr_flush" *)
  (* src = "verilog/rocket_clean.sv:200935.9-200935.21" *)
  wire \copy1.id_csr_flush ;
  (* hdlname = "copy1 id_csr_ren" *)
  (* src = "verilog/rocket_clean.sv:200933.9-200933.19" *)
  wire \copy1.id_csr_ren ;
  (* hdlname = "copy1 id_ctrl_decoder_0" *)
  (* src = "verilog/rocket_clean.sv:200699.9-200699.26" *)
  wire \copy1.id_ctrl_decoder_0 ;
  (* hdlname = "copy1 id_ctrl_decoder_1" *)
  (* src = "verilog/rocket_clean.sv:200707.9-200707.26" *)
  wire \copy1.id_ctrl_decoder_1 ;
  (* hdlname = "copy1 id_ctrl_decoder_10" *)
  (* src = "verilog/rocket_clean.sv:200766.14-200766.32" *)
  wire [1:0] \copy1.id_ctrl_decoder_10 ;
  (* hdlname = "copy1 id_ctrl_decoder_11" *)
  (* src = "verilog/rocket_clean.sv:200779.14-200779.32" *)
  wire [2:0] \copy1.id_ctrl_decoder_11 ;
  (* hdlname = "copy1 id_ctrl_decoder_12" *)
  (* src = "verilog/rocket_clean.sv:200784.9-200784.27" *)
  wire \copy1.id_ctrl_decoder_12 ;
  (* hdlname = "copy1 id_ctrl_decoder_13" *)
  (* src = "verilog/rocket_clean.sv:200830.14-200830.32" *)
  wire [3:0] \copy1.id_ctrl_decoder_13 ;
  (* hdlname = "copy1 id_ctrl_decoder_14" *)
  (* src = "verilog/rocket_clean.sv:200840.9-200840.27" *)
  wire \copy1.id_ctrl_decoder_14 ;
  (* hdlname = "copy1 id_ctrl_decoder_15" *)
  (* src = "verilog/rocket_clean.sv:200864.14-200864.32" *)
  wire [4:0] \copy1.id_ctrl_decoder_15 ;
  (* hdlname = "copy1 id_ctrl_decoder_18" *)
  (* src = "verilog/rocket_clean.sv:200871.9-200871.27" *)
  wire \copy1.id_ctrl_decoder_18 ;
  (* hdlname = "copy1 id_ctrl_decoder_19" *)
  (* src = "verilog/rocket_clean.sv:200884.9-200884.27" *)
  wire \copy1.id_ctrl_decoder_19 ;
  (* hdlname = "copy1 id_ctrl_decoder_21" *)
  (* src = "verilog/rocket_clean.sv:200887.9-200887.27" *)
  wire \copy1.id_ctrl_decoder_21 ;
  (* hdlname = "copy1 id_ctrl_decoder_22" *)
  (* src = "verilog/rocket_clean.sv:200900.9-200900.27" *)
  wire \copy1.id_ctrl_decoder_22 ;
  (* hdlname = "copy1 id_ctrl_decoder_23" *)
  (* src = "verilog/rocket_clean.sv:200907.14-200907.32" *)
  wire [2:0] \copy1.id_ctrl_decoder_23 ;
  (* hdlname = "copy1 id_ctrl_decoder_24" *)
  (* src = "verilog/rocket_clean.sv:200909.9-200909.27" *)
  wire \copy1.id_ctrl_decoder_24 ;
  (* hdlname = "copy1 id_ctrl_decoder_25" *)
  (* src = "verilog/rocket_clean.sv:200910.9-200910.27" *)
  wire \copy1.id_ctrl_decoder_25 ;
  (* hdlname = "copy1 id_ctrl_decoder_26" *)
  (* src = "verilog/rocket_clean.sv:200912.9-200912.27" *)
  wire \copy1.id_ctrl_decoder_26 ;
  (* hdlname = "copy1 id_ctrl_decoder_27" *)
  (* src = "verilog/rocket_clean.sv:200919.9-200919.27" *)
  wire \copy1.id_ctrl_decoder_27 ;
  (* hdlname = "copy1 id_ctrl_decoder_3" *)
  (* src = "verilog/rocket_clean.sv:200709.9-200709.26" *)
  wire \copy1.id_ctrl_decoder_3 ;
  (* hdlname = "copy1 id_ctrl_decoder_4" *)
  (* src = "verilog/rocket_clean.sv:200711.9-200711.26" *)
  wire \copy1.id_ctrl_decoder_4 ;
  (* hdlname = "copy1 id_ctrl_decoder_5" *)
  (* src = "verilog/rocket_clean.sv:200713.9-200713.26" *)
  wire \copy1.id_ctrl_decoder_5 ;
  (* hdlname = "copy1 id_ctrl_decoder_6" *)
  (* src = "verilog/rocket_clean.sv:200722.9-200722.26" *)
  wire \copy1.id_ctrl_decoder_6 ;
  (* hdlname = "copy1 id_ctrl_decoder_7" *)
  (* src = "verilog/rocket_clean.sv:200734.9-200734.26" *)
  wire \copy1.id_ctrl_decoder_7 ;
  (* hdlname = "copy1 id_ctrl_decoder_9" *)
  (* src = "verilog/rocket_clean.sv:200755.14-200755.31" *)
  wire [1:0] \copy1.id_ctrl_decoder_9 ;
  (* hdlname = "copy1 id_do_fence_x9" *)
  (* src = "verilog/rocket_clean.sv:200956.9-200956.23" *)
  wire \copy1.id_do_fence_x9 ;
  (* hdlname = "copy1 id_ex_hazard" *)
  (* src = "verilog/rocket_clean.sv:201041.9-201041.21" *)
  wire \copy1.id_ex_hazard ;
  (* hdlname = "copy1 id_fence_next" *)
  (* src = "verilog/rocket_clean.sv:200953.9-200953.22" *)
  wire \copy1.id_fence_next ;
  (* hdlname = "copy1 id_fence_succ" *)
  (* src = "verilog/rocket_clean.sv:200952.14-200952.27" *)
  wire [3:0] \copy1.id_fence_succ ;
  (* hdlname = "copy1 id_illegal_insn" *)
  (* src = "verilog/rocket_clean.sv:200949.9-200949.24" *)
  wire \copy1.id_illegal_insn ;
  (* hdlname = "copy1 id_load_use" *)
  (* src = "verilog/rocket_clean.sv:201148.9-201148.20" *)
  wire \copy1.id_load_use ;
  (* hdlname = "copy1 id_mem_busy" *)
  (* src = "verilog/rocket_clean.sv:200954.9-200954.20" *)
  wire \copy1.id_mem_busy ;
  (* hdlname = "copy1 id_mem_hazard" *)
  (* src = "verilog/rocket_clean.sv:201053.9-201053.22" *)
  wire \copy1.id_mem_hazard ;
  (* hdlname = "copy1 id_raddr1" *)
  (* src = "verilog/rocket_clean.sv:200922.14-200922.23" *)
  wire [4:0] \copy1.id_raddr1 ;
  (* hdlname = "copy1 id_raddr2" *)
  (* src = "verilog/rocket_clean.sv:200921.14-200921.23" *)
  wire [4:0] \copy1.id_raddr2 ;
  (* hdlname = "copy1 id_raddr3" *)
  (* src = "verilog/rocket_clean.sv:200920.14-200920.23" *)
  wire [4:0] \copy1.id_raddr3 ;
  (* hdlname = "copy1 id_reg_fence" *)
  (* src = "verilog/rocket_clean.sv:200924.8-200924.20" *)
  reg \copy1.id_reg_fence ;
  (* hdlname = "copy1 id_reg_pause" *)
  (* src = "verilog/rocket_clean.sv:200354.8-200354.20" *)
  reg \copy1.id_reg_pause ;
  (* hdlname = "copy1 id_rs_0" *)
  (* src = "verilog/rocket_clean.sv:201141.15-201141.22" *)
  wire [63:0] \copy1.id_rs_0 ;
  (* hdlname = "copy1 id_rs_1" *)
  (* src = "verilog/rocket_clean.sv:201146.15-201146.22" *)
  wire [63:0] \copy1.id_rs_1 ;
  (* hdlname = "copy1 id_sboard_hazard" *)
  (* src = "verilog/rocket_clean.sv:201084.9-201084.25" *)
  wire \copy1.id_sboard_hazard ;
  (* hdlname = "copy1 id_stall_fpu" *)
  (* src = "verilog/rocket_clean.sv:201095.9-201095.21" *)
  wire \copy1.id_stall_fpu ;
  (* hdlname = "copy1 id_stall_fpu__r" *)
  (* src = "verilog/rocket_clean.sv:201090.14-201090.29" *)
  reg [31:0] \copy1.id_stall_fpu__r ;
  (* hdlname = "copy1 id_system_insn" *)
  (* src = "verilog/rocket_clean.sv:200932.9-200932.23" *)
  wire \copy1.id_system_insn ;
  (* hdlname = "copy1 id_waddr" *)
  (* src = "verilog/rocket_clean.sv:200923.14-200923.22" *)
  wire [4:0] \copy1.id_waddr ;
  (* hdlname = "copy1 id_wb_hazard" *)
  (* src = "verilog/rocket_clean.sv:201065.9-201065.21" *)
  wire \copy1.id_wb_hazard ;
  (* hdlname = "copy1 id_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200958.9-200958.16" *)
  wire \copy1.id_xcpt ;
  (* hdlname = "copy1 imem_might_request_reg" *)
  (* src = "verilog/rocket_clean.sv:200355.8-200355.30" *)
  reg \copy1.imem_might_request_reg ;
  (* hdlname = "copy1 inst" *)
  (* src = "verilog/rocket_clean.sv:201147.15-201147.19" *)
  wire [31:0] \copy1.inst ;
  (* hdlname = "copy1 io_dmem_ordered" *)
  (* src = "verilog/rocket_clean.sv:199919.17-199919.32" *)
  wire \copy1.io_dmem_ordered ;
  (* hdlname = "copy1 io_dmem_perf_grant" *)
  (* src = "verilog/rocket_clean.sv:199921.17-199921.35" *)
  wire \copy1.io_dmem_perf_grant ;
  (* hdlname = "copy1 io_dmem_perf_release" *)
  (* src = "verilog/rocket_clean.sv:199920.17-199920.37" *)
  wire \copy1.io_dmem_perf_release ;
  (* hdlname = "copy1 io_dmem_replay_next" *)
  (* src = "verilog/rocket_clean.sv:199912.17-199912.36" *)
  wire \copy1.io_dmem_replay_next ;
  (* hdlname = "copy1 io_dmem_req_bits_addr" *)
  (* src = "verilog/rocket_clean.sv:199895.17-199895.38" *)
  wire [39:0] \copy1.io_dmem_req_bits_addr ;
  (* hdlname = "copy1 io_dmem_req_bits_cmd" *)
  (* src = "verilog/rocket_clean.sv:199897.17-199897.37" *)
  wire [4:0] \copy1.io_dmem_req_bits_cmd ;
  (* hdlname = "copy1 io_dmem_req_bits_dprv" *)
  (* src = "verilog/rocket_clean.sv:199900.17-199900.38" *)
  wire [1:0] \copy1.io_dmem_req_bits_dprv ;
  (* hdlname = "copy1 io_dmem_req_bits_dv" *)
  (* src = "verilog/rocket_clean.sv:199901.17-199901.36" *)
  wire \copy1.io_dmem_req_bits_dv ;
  (* hdlname = "copy1 io_dmem_req_bits_signed" *)
  (* src = "verilog/rocket_clean.sv:199899.17-199899.40" *)
  wire \copy1.io_dmem_req_bits_signed ;
  (* hdlname = "copy1 io_dmem_req_bits_size" *)
  (* src = "verilog/rocket_clean.sv:199898.17-199898.38" *)
  wire [1:0] \copy1.io_dmem_req_bits_size ;
  (* hdlname = "copy1 io_dmem_req_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:199896.17-199896.37" *)
  wire [6:0] \copy1.io_dmem_req_bits_tag ;
  (* hdlname = "copy1 io_dmem_req_ready" *)
  (* src = "verilog/rocket_clean.sv:199893.17-199893.34" *)
  wire \copy1.io_dmem_req_ready ;
  (* hdlname = "copy1 io_dmem_req_valid" *)
  (* src = "verilog/rocket_clean.sv:199894.17-199894.34" *)
  wire \copy1.io_dmem_req_valid ;
  (* hdlname = "copy1 io_dmem_resp_bits_data" *)
  (* src = "verilog/rocket_clean.sv:199908.17-199908.39" *)
  wire [63:0] \copy1.io_dmem_resp_bits_data ;
  (* hdlname = "copy1 io_dmem_resp_bits_data_word_bypass" *)
  (* src = "verilog/rocket_clean.sv:199911.17-199911.51" *)
  wire [63:0] \copy1.io_dmem_resp_bits_data_word_bypass ;
  (* hdlname = "copy1 io_dmem_resp_bits_has_data" *)
  (* src = "verilog/rocket_clean.sv:199910.17-199910.43" *)
  wire \copy1.io_dmem_resp_bits_has_data ;
  (* hdlname = "copy1 io_dmem_resp_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:199909.17-199909.41" *)
  wire \copy1.io_dmem_resp_bits_replay ;
  (* hdlname = "copy1 io_dmem_resp_bits_size" *)
  (* src = "verilog/rocket_clean.sv:199907.17-199907.39" *)
  wire [1:0] \copy1.io_dmem_resp_bits_size ;
  (* hdlname = "copy1 io_dmem_resp_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:199906.17-199906.38" *)
  wire [6:0] \copy1.io_dmem_resp_bits_tag ;
  (* hdlname = "copy1 io_dmem_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:199905.17-199905.35" *)
  wire \copy1.io_dmem_resp_valid ;
  (* hdlname = "copy1 io_dmem_s1_data_data" *)
  (* src = "verilog/rocket_clean.sv:199903.17-199903.37" *)
  wire [63:0] \copy1.io_dmem_s1_data_data ;
  (* hdlname = "copy1 io_dmem_s1_kill" *)
  (* src = "verilog/rocket_clean.sv:199902.17-199902.32" *)
  wire \copy1.io_dmem_s1_kill ;
  (* hdlname = "copy1 io_dmem_s2_nack" *)
  (* src = "verilog/rocket_clean.sv:199904.17-199904.32" *)
  wire \copy1.io_dmem_s2_nack ;
  (* hdlname = "copy1 io_dmem_s2_xcpt_ae_ld" *)
  (* src = "verilog/rocket_clean.sv:199917.17-199917.38" *)
  wire \copy1.io_dmem_s2_xcpt_ae_ld ;
  (* hdlname = "copy1 io_dmem_s2_xcpt_ae_st" *)
  (* src = "verilog/rocket_clean.sv:199918.17-199918.38" *)
  wire \copy1.io_dmem_s2_xcpt_ae_st ;
  (* hdlname = "copy1 io_dmem_s2_xcpt_ma_ld" *)
  (* src = "verilog/rocket_clean.sv:199913.17-199913.38" *)
  wire \copy1.io_dmem_s2_xcpt_ma_ld ;
  (* hdlname = "copy1 io_dmem_s2_xcpt_ma_st" *)
  (* src = "verilog/rocket_clean.sv:199914.17-199914.38" *)
  wire \copy1.io_dmem_s2_xcpt_ma_st ;
  (* hdlname = "copy1 io_dmem_s2_xcpt_pf_ld" *)
  (* src = "verilog/rocket_clean.sv:199915.17-199915.38" *)
  wire \copy1.io_dmem_s2_xcpt_pf_ld ;
  (* hdlname = "copy1 io_dmem_s2_xcpt_pf_st" *)
  (* src = "verilog/rocket_clean.sv:199916.17-199916.38" *)
  wire \copy1.io_dmem_s2_xcpt_pf_st ;
  (* hdlname = "copy1 io_fpu_dec_ren1" *)
  (* src = "verilog/rocket_clean.sv:200007.17-200007.32" *)
  wire \copy1.io_fpu_dec_ren1 ;
  (* hdlname = "copy1 io_fpu_dec_ren2" *)
  (* src = "verilog/rocket_clean.sv:200008.17-200008.32" *)
  wire \copy1.io_fpu_dec_ren2 ;
  (* hdlname = "copy1 io_fpu_dec_ren3" *)
  (* src = "verilog/rocket_clean.sv:200009.17-200009.32" *)
  wire \copy1.io_fpu_dec_ren3 ;
  (* hdlname = "copy1 io_fpu_dec_wen" *)
  (* src = "verilog/rocket_clean.sv:200006.17-200006.31" *)
  wire \copy1.io_fpu_dec_wen ;
  (* hdlname = "copy1 io_fpu_dmem_resp_data" *)
  (* src = "verilog/rocket_clean.sv:199999.17-199999.38" *)
  wire [63:0] \copy1.io_fpu_dmem_resp_data ;
  (* hdlname = "copy1 io_fpu_dmem_resp_tag" *)
  (* src = "verilog/rocket_clean.sv:199998.17-199998.37" *)
  wire [4:0] \copy1.io_fpu_dmem_resp_tag ;
  (* hdlname = "copy1 io_fpu_dmem_resp_type" *)
  (* src = "verilog/rocket_clean.sv:199997.17-199997.38" *)
  wire [2:0] \copy1.io_fpu_dmem_resp_type ;
  (* hdlname = "copy1 io_fpu_dmem_resp_val" *)
  (* src = "verilog/rocket_clean.sv:199996.17-199996.37" *)
  wire \copy1.io_fpu_dmem_resp_val ;
  (* hdlname = "copy1 io_fpu_fcsr_flags_bits" *)
  (* src = "verilog/rocket_clean.sv:199993.17-199993.39" *)
  wire [4:0] \copy1.io_fpu_fcsr_flags_bits ;
  (* hdlname = "copy1 io_fpu_fcsr_flags_valid" *)
  (* src = "verilog/rocket_clean.sv:199992.17-199992.40" *)
  wire \copy1.io_fpu_fcsr_flags_valid ;
  (* hdlname = "copy1 io_fpu_fcsr_rdy" *)
  (* src = "verilog/rocket_clean.sv:200001.17-200001.32" *)
  wire \copy1.io_fpu_fcsr_rdy ;
  (* hdlname = "copy1 io_fpu_fcsr_rm" *)
  (* src = "verilog/rocket_clean.sv:199991.17-199991.31" *)
  wire [2:0] \copy1.io_fpu_fcsr_rm ;
  (* hdlname = "copy1 io_fpu_fromint_data" *)
  (* src = "verilog/rocket_clean.sv:199990.17-199990.36" *)
  wire [63:0] \copy1.io_fpu_fromint_data ;
  (* hdlname = "copy1 io_fpu_illegal_rm" *)
  (* src = "verilog/rocket_clean.sv:200003.17-200003.34" *)
  wire \copy1.io_fpu_illegal_rm ;
  (* hdlname = "copy1 io_fpu_inst" *)
  (* src = "verilog/rocket_clean.sv:199989.17-199989.28" *)
  wire [31:0] \copy1.io_fpu_inst ;
  (* hdlname = "copy1 io_fpu_killm" *)
  (* src = "verilog/rocket_clean.sv:200005.17-200005.29" *)
  wire \copy1.io_fpu_killm ;
  (* hdlname = "copy1 io_fpu_killx" *)
  (* src = "verilog/rocket_clean.sv:200004.17-200004.29" *)
  wire \copy1.io_fpu_killx ;
  (* hdlname = "copy1 io_fpu_nack_mem" *)
  (* src = "verilog/rocket_clean.sv:200002.17-200002.32" *)
  wire \copy1.io_fpu_nack_mem ;
  (* hdlname = "copy1 io_fpu_sboard_clr" *)
  (* src = "verilog/rocket_clean.sv:200011.17-200011.34" *)
  wire \copy1.io_fpu_sboard_clr ;
  (* hdlname = "copy1 io_fpu_sboard_clra" *)
  (* src = "verilog/rocket_clean.sv:200012.17-200012.35" *)
  wire [4:0] \copy1.io_fpu_sboard_clra ;
  (* hdlname = "copy1 io_fpu_sboard_set" *)
  (* src = "verilog/rocket_clean.sv:200010.17-200010.34" *)
  wire \copy1.io_fpu_sboard_set ;
  (* hdlname = "copy1 io_fpu_store_data" *)
  (* src = "verilog/rocket_clean.sv:199994.17-199994.34" *)
  wire [63:0] \copy1.io_fpu_store_data ;
  (* hdlname = "copy1 io_fpu_toint_data" *)
  (* src = "verilog/rocket_clean.sv:199995.17-199995.34" *)
  wire [63:0] \copy1.io_fpu_toint_data ;
  (* hdlname = "copy1 io_fpu_valid" *)
  (* src = "verilog/rocket_clean.sv:200000.17-200000.29" *)
  wire \copy1.io_fpu_valid ;
  (* hdlname = "copy1 io_hartid" *)
  (* src = "verilog/rocket_clean.sv:199857.17-199857.26" *)
  wire \copy1.io_hartid ;
  (* hdlname = "copy1 io_imem_bht_update_bits_branch" *)
  (* src = "verilog/rocket_clean.sv:199889.17-199889.47" *)
  wire \copy1.io_imem_bht_update_bits_branch ;
  (* hdlname = "copy1 io_imem_bht_update_bits_mispredict" *)
  (* src = "verilog/rocket_clean.sv:199891.17-199891.51" *)
  wire \copy1.io_imem_bht_update_bits_mispredict ;
  (* hdlname = "copy1 io_imem_bht_update_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:199888.17-199888.43" *)
  wire [38:0] \copy1.io_imem_bht_update_bits_pc ;
  (* hdlname = "copy1 io_imem_bht_update_bits_prediction_history" *)
  (* src = "verilog/rocket_clean.sv:199887.17-199887.59" *)
  wire [7:0] \copy1.io_imem_bht_update_bits_prediction_history ;
  (* hdlname = "copy1 io_imem_bht_update_bits_taken" *)
  (* src = "verilog/rocket_clean.sv:199890.17-199890.46" *)
  wire \copy1.io_imem_bht_update_bits_taken ;
  (* hdlname = "copy1 io_imem_bht_update_valid" *)
  (* src = "verilog/rocket_clean.sv:199886.17-199886.41" *)
  wire \copy1.io_imem_bht_update_valid ;
  (* hdlname = "copy1 io_imem_btb_update_bits_br_pc" *)
  (* src = "verilog/rocket_clean.sv:199884.17-199884.46" *)
  wire [38:0] \copy1.io_imem_btb_update_bits_br_pc ;
  (* hdlname = "copy1 io_imem_btb_update_bits_cfiType" *)
  (* src = "verilog/rocket_clean.sv:199885.17-199885.48" *)
  wire [1:0] \copy1.io_imem_btb_update_bits_cfiType ;
  (* hdlname = "copy1 io_imem_btb_update_bits_isValid" *)
  (* src = "verilog/rocket_clean.sv:199883.17-199883.48" *)
  wire \copy1.io_imem_btb_update_bits_isValid ;
  (* hdlname = "copy1 io_imem_btb_update_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:199882.17-199882.43" *)
  wire [38:0] \copy1.io_imem_btb_update_bits_pc ;
  (* hdlname = "copy1 io_imem_btb_update_bits_prediction_entry" *)
  (* src = "verilog/rocket_clean.sv:199881.17-199881.57" *)
  wire [4:0] \copy1.io_imem_btb_update_bits_prediction_entry ;
  (* hdlname = "copy1 io_imem_btb_update_valid" *)
  (* src = "verilog/rocket_clean.sv:199880.17-199880.41" *)
  wire \copy1.io_imem_btb_update_valid ;
  (* hdlname = "copy1 io_imem_flush_icache" *)
  (* src = "verilog/rocket_clean.sv:199892.17-199892.37" *)
  wire \copy1.io_imem_flush_icache ;
  (* hdlname = "copy1 io_imem_might_request" *)
  (* src = "verilog/rocket_clean.sv:199863.17-199863.38" *)
  wire \copy1.io_imem_might_request ;
  (* hdlname = "copy1 io_imem_req_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:199865.17-199865.36" *)
  wire [39:0] \copy1.io_imem_req_bits_pc ;
  (* hdlname = "copy1 io_imem_req_bits_speculative" *)
  (* src = "verilog/rocket_clean.sv:199866.17-199866.45" *)
  wire \copy1.io_imem_req_bits_speculative ;
  (* hdlname = "copy1 io_imem_req_valid" *)
  (* src = "verilog/rocket_clean.sv:199864.17-199864.34" *)
  wire \copy1.io_imem_req_valid ;
  (* hdlname = "copy1 io_imem_resp_bits_btb_bht_history" *)
  (* src = "verilog/rocket_clean.sv:199874.17-199874.50" *)
  wire [7:0] \copy1.io_imem_resp_bits_btb_bht_history ;
  (* hdlname = "copy1 io_imem_resp_bits_btb_entry" *)
  (* src = "verilog/rocket_clean.sv:199873.17-199873.44" *)
  wire [4:0] \copy1.io_imem_resp_bits_btb_entry ;
  (* hdlname = "copy1 io_imem_resp_bits_data" *)
  (* src = "verilog/rocket_clean.sv:199876.17-199876.39" *)
  wire [31:0] \copy1.io_imem_resp_bits_data ;
  (* hdlname = "copy1 io_imem_resp_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:199875.17-199875.37" *)
  wire [39:0] \copy1.io_imem_resp_bits_pc ;
  (* hdlname = "copy1 io_imem_resp_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:199879.17-199879.41" *)
  wire \copy1.io_imem_resp_bits_replay ;
  (* hdlname = "copy1 io_imem_resp_bits_xcpt_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:199878.17-199878.47" *)
  wire \copy1.io_imem_resp_bits_xcpt_ae_inst ;
  (* hdlname = "copy1 io_imem_resp_bits_xcpt_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:199877.17-199877.47" *)
  wire \copy1.io_imem_resp_bits_xcpt_pf_inst ;
  (* hdlname = "copy1 io_imem_resp_ready" *)
  (* src = "verilog/rocket_clean.sv:199871.17-199871.35" *)
  wire \copy1.io_imem_resp_ready ;
  (* hdlname = "copy1 io_imem_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:199872.17-199872.35" *)
  wire \copy1.io_imem_resp_valid ;
  (* hdlname = "copy1 io_imem_sfence_bits_addr" *)
  (* src = "verilog/rocket_clean.sv:199870.17-199870.41" *)
  wire [38:0] \copy1.io_imem_sfence_bits_addr ;
  (* hdlname = "copy1 io_imem_sfence_bits_rs1" *)
  (* src = "verilog/rocket_clean.sv:199868.17-199868.40" *)
  wire \copy1.io_imem_sfence_bits_rs1 ;
  (* hdlname = "copy1 io_imem_sfence_bits_rs2" *)
  (* src = "verilog/rocket_clean.sv:199869.17-199869.40" *)
  wire \copy1.io_imem_sfence_bits_rs2 ;
  (* hdlname = "copy1 io_imem_sfence_valid" *)
  (* src = "verilog/rocket_clean.sv:199867.17-199867.37" *)
  wire \copy1.io_imem_sfence_valid ;
  (* hdlname = "copy1 io_interrupts_debug" *)
  (* src = "verilog/rocket_clean.sv:199858.17-199858.36" *)
  wire \copy1.io_interrupts_debug ;
  (* hdlname = "copy1 io_interrupts_meip" *)
  (* src = "verilog/rocket_clean.sv:199861.17-199861.35" *)
  wire \copy1.io_interrupts_meip ;
  (* hdlname = "copy1 io_interrupts_msip" *)
  (* src = "verilog/rocket_clean.sv:199860.17-199860.35" *)
  wire \copy1.io_interrupts_msip ;
  (* hdlname = "copy1 io_interrupts_mtip" *)
  (* src = "verilog/rocket_clean.sv:199859.17-199859.35" *)
  wire \copy1.io_interrupts_mtip ;
  (* hdlname = "copy1 io_interrupts_seip" *)
  (* src = "verilog/rocket_clean.sv:199862.17-199862.35" *)
  wire \copy1.io_interrupts_seip ;
  (* hdlname = "copy1 io_ptw_customCSRs_csrs_0_value" *)
  (* src = "verilog/rocket_clean.sv:199988.17-199988.47" *)
  wire [63:0] \copy1.io_ptw_customCSRs_csrs_0_value ;
  (* hdlname = "copy1 io_ptw_pmp_0_addr" *)
  (* src = "verilog/rocket_clean.sv:199937.17-199937.34" *)
  wire [29:0] \copy1.io_ptw_pmp_0_addr ;
  (* hdlname = "copy1 io_ptw_pmp_0_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199933.17-199933.35" *)
  wire [1:0] \copy1.io_ptw_pmp_0_cfg_a ;
  (* hdlname = "copy1 io_ptw_pmp_0_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199932.17-199932.35" *)
  wire \copy1.io_ptw_pmp_0_cfg_l ;
  (* hdlname = "copy1 io_ptw_pmp_0_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199936.17-199936.35" *)
  wire \copy1.io_ptw_pmp_0_cfg_r ;
  (* hdlname = "copy1 io_ptw_pmp_0_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199935.17-199935.35" *)
  wire \copy1.io_ptw_pmp_0_cfg_w ;
  (* hdlname = "copy1 io_ptw_pmp_0_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199934.17-199934.35" *)
  wire \copy1.io_ptw_pmp_0_cfg_x ;
  (* hdlname = "copy1 io_ptw_pmp_0_mask" *)
  (* src = "verilog/rocket_clean.sv:199938.17-199938.34" *)
  wire [31:0] \copy1.io_ptw_pmp_0_mask ;
  (* hdlname = "copy1 io_ptw_pmp_1_addr" *)
  (* src = "verilog/rocket_clean.sv:199944.17-199944.34" *)
  wire [29:0] \copy1.io_ptw_pmp_1_addr ;
  (* hdlname = "copy1 io_ptw_pmp_1_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199940.17-199940.35" *)
  wire [1:0] \copy1.io_ptw_pmp_1_cfg_a ;
  (* hdlname = "copy1 io_ptw_pmp_1_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199939.17-199939.35" *)
  wire \copy1.io_ptw_pmp_1_cfg_l ;
  (* hdlname = "copy1 io_ptw_pmp_1_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199943.17-199943.35" *)
  wire \copy1.io_ptw_pmp_1_cfg_r ;
  (* hdlname = "copy1 io_ptw_pmp_1_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199942.17-199942.35" *)
  wire \copy1.io_ptw_pmp_1_cfg_w ;
  (* hdlname = "copy1 io_ptw_pmp_1_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199941.17-199941.35" *)
  wire \copy1.io_ptw_pmp_1_cfg_x ;
  (* hdlname = "copy1 io_ptw_pmp_1_mask" *)
  (* src = "verilog/rocket_clean.sv:199945.17-199945.34" *)
  wire [31:0] \copy1.io_ptw_pmp_1_mask ;
  (* hdlname = "copy1 io_ptw_pmp_2_addr" *)
  (* src = "verilog/rocket_clean.sv:199951.17-199951.34" *)
  wire [29:0] \copy1.io_ptw_pmp_2_addr ;
  (* hdlname = "copy1 io_ptw_pmp_2_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199947.17-199947.35" *)
  wire [1:0] \copy1.io_ptw_pmp_2_cfg_a ;
  (* hdlname = "copy1 io_ptw_pmp_2_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199946.17-199946.35" *)
  wire \copy1.io_ptw_pmp_2_cfg_l ;
  (* hdlname = "copy1 io_ptw_pmp_2_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199950.17-199950.35" *)
  wire \copy1.io_ptw_pmp_2_cfg_r ;
  (* hdlname = "copy1 io_ptw_pmp_2_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199949.17-199949.35" *)
  wire \copy1.io_ptw_pmp_2_cfg_w ;
  (* hdlname = "copy1 io_ptw_pmp_2_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199948.17-199948.35" *)
  wire \copy1.io_ptw_pmp_2_cfg_x ;
  (* hdlname = "copy1 io_ptw_pmp_2_mask" *)
  (* src = "verilog/rocket_clean.sv:199952.17-199952.34" *)
  wire [31:0] \copy1.io_ptw_pmp_2_mask ;
  (* hdlname = "copy1 io_ptw_pmp_3_addr" *)
  (* src = "verilog/rocket_clean.sv:199958.17-199958.34" *)
  wire [29:0] \copy1.io_ptw_pmp_3_addr ;
  (* hdlname = "copy1 io_ptw_pmp_3_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199954.17-199954.35" *)
  wire [1:0] \copy1.io_ptw_pmp_3_cfg_a ;
  (* hdlname = "copy1 io_ptw_pmp_3_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199953.17-199953.35" *)
  wire \copy1.io_ptw_pmp_3_cfg_l ;
  (* hdlname = "copy1 io_ptw_pmp_3_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199957.17-199957.35" *)
  wire \copy1.io_ptw_pmp_3_cfg_r ;
  (* hdlname = "copy1 io_ptw_pmp_3_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199956.17-199956.35" *)
  wire \copy1.io_ptw_pmp_3_cfg_w ;
  (* hdlname = "copy1 io_ptw_pmp_3_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199955.17-199955.35" *)
  wire \copy1.io_ptw_pmp_3_cfg_x ;
  (* hdlname = "copy1 io_ptw_pmp_3_mask" *)
  (* src = "verilog/rocket_clean.sv:199959.17-199959.34" *)
  wire [31:0] \copy1.io_ptw_pmp_3_mask ;
  (* hdlname = "copy1 io_ptw_pmp_4_addr" *)
  (* src = "verilog/rocket_clean.sv:199965.17-199965.34" *)
  wire [29:0] \copy1.io_ptw_pmp_4_addr ;
  (* hdlname = "copy1 io_ptw_pmp_4_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199961.17-199961.35" *)
  wire [1:0] \copy1.io_ptw_pmp_4_cfg_a ;
  (* hdlname = "copy1 io_ptw_pmp_4_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199960.17-199960.35" *)
  wire \copy1.io_ptw_pmp_4_cfg_l ;
  (* hdlname = "copy1 io_ptw_pmp_4_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199964.17-199964.35" *)
  wire \copy1.io_ptw_pmp_4_cfg_r ;
  (* hdlname = "copy1 io_ptw_pmp_4_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199963.17-199963.35" *)
  wire \copy1.io_ptw_pmp_4_cfg_w ;
  (* hdlname = "copy1 io_ptw_pmp_4_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199962.17-199962.35" *)
  wire \copy1.io_ptw_pmp_4_cfg_x ;
  (* hdlname = "copy1 io_ptw_pmp_4_mask" *)
  (* src = "verilog/rocket_clean.sv:199966.17-199966.34" *)
  wire [31:0] \copy1.io_ptw_pmp_4_mask ;
  (* hdlname = "copy1 io_ptw_pmp_5_addr" *)
  (* src = "verilog/rocket_clean.sv:199972.17-199972.34" *)
  wire [29:0] \copy1.io_ptw_pmp_5_addr ;
  (* hdlname = "copy1 io_ptw_pmp_5_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199968.17-199968.35" *)
  wire [1:0] \copy1.io_ptw_pmp_5_cfg_a ;
  (* hdlname = "copy1 io_ptw_pmp_5_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199967.17-199967.35" *)
  wire \copy1.io_ptw_pmp_5_cfg_l ;
  (* hdlname = "copy1 io_ptw_pmp_5_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199971.17-199971.35" *)
  wire \copy1.io_ptw_pmp_5_cfg_r ;
  (* hdlname = "copy1 io_ptw_pmp_5_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199970.17-199970.35" *)
  wire \copy1.io_ptw_pmp_5_cfg_w ;
  (* hdlname = "copy1 io_ptw_pmp_5_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199969.17-199969.35" *)
  wire \copy1.io_ptw_pmp_5_cfg_x ;
  (* hdlname = "copy1 io_ptw_pmp_5_mask" *)
  (* src = "verilog/rocket_clean.sv:199973.17-199973.34" *)
  wire [31:0] \copy1.io_ptw_pmp_5_mask ;
  (* hdlname = "copy1 io_ptw_pmp_6_addr" *)
  (* src = "verilog/rocket_clean.sv:199979.17-199979.34" *)
  wire [29:0] \copy1.io_ptw_pmp_6_addr ;
  (* hdlname = "copy1 io_ptw_pmp_6_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199975.17-199975.35" *)
  wire [1:0] \copy1.io_ptw_pmp_6_cfg_a ;
  (* hdlname = "copy1 io_ptw_pmp_6_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199974.17-199974.35" *)
  wire \copy1.io_ptw_pmp_6_cfg_l ;
  (* hdlname = "copy1 io_ptw_pmp_6_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199978.17-199978.35" *)
  wire \copy1.io_ptw_pmp_6_cfg_r ;
  (* hdlname = "copy1 io_ptw_pmp_6_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199977.17-199977.35" *)
  wire \copy1.io_ptw_pmp_6_cfg_w ;
  (* hdlname = "copy1 io_ptw_pmp_6_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199976.17-199976.35" *)
  wire \copy1.io_ptw_pmp_6_cfg_x ;
  (* hdlname = "copy1 io_ptw_pmp_6_mask" *)
  (* src = "verilog/rocket_clean.sv:199980.17-199980.34" *)
  wire [31:0] \copy1.io_ptw_pmp_6_mask ;
  (* hdlname = "copy1 io_ptw_pmp_7_addr" *)
  (* src = "verilog/rocket_clean.sv:199986.17-199986.34" *)
  wire [29:0] \copy1.io_ptw_pmp_7_addr ;
  (* hdlname = "copy1 io_ptw_pmp_7_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199982.17-199982.35" *)
  wire [1:0] \copy1.io_ptw_pmp_7_cfg_a ;
  (* hdlname = "copy1 io_ptw_pmp_7_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199981.17-199981.35" *)
  wire \copy1.io_ptw_pmp_7_cfg_l ;
  (* hdlname = "copy1 io_ptw_pmp_7_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199985.17-199985.35" *)
  wire \copy1.io_ptw_pmp_7_cfg_r ;
  (* hdlname = "copy1 io_ptw_pmp_7_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199984.17-199984.35" *)
  wire \copy1.io_ptw_pmp_7_cfg_w ;
  (* hdlname = "copy1 io_ptw_pmp_7_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199983.17-199983.35" *)
  wire \copy1.io_ptw_pmp_7_cfg_x ;
  (* hdlname = "copy1 io_ptw_pmp_7_mask" *)
  (* src = "verilog/rocket_clean.sv:199987.17-199987.34" *)
  wire [31:0] \copy1.io_ptw_pmp_7_mask ;
  (* hdlname = "copy1 io_ptw_ptbr_mode" *)
  (* src = "verilog/rocket_clean.sv:199922.17-199922.33" *)
  wire [3:0] \copy1.io_ptw_ptbr_mode ;
  (* hdlname = "copy1 io_ptw_ptbr_ppn" *)
  (* src = "verilog/rocket_clean.sv:199923.17-199923.32" *)
  wire [43:0] \copy1.io_ptw_ptbr_ppn ;
  (* hdlname = "copy1 io_ptw_sfence_bits_addr" *)
  (* src = "verilog/rocket_clean.sv:199927.17-199927.40" *)
  wire [38:0] \copy1.io_ptw_sfence_bits_addr ;
  (* hdlname = "copy1 io_ptw_sfence_bits_rs1" *)
  (* src = "verilog/rocket_clean.sv:199925.17-199925.39" *)
  wire \copy1.io_ptw_sfence_bits_rs1 ;
  (* hdlname = "copy1 io_ptw_sfence_bits_rs2" *)
  (* src = "verilog/rocket_clean.sv:199926.17-199926.39" *)
  wire \copy1.io_ptw_sfence_bits_rs2 ;
  (* hdlname = "copy1 io_ptw_sfence_valid" *)
  (* src = "verilog/rocket_clean.sv:199924.17-199924.36" *)
  wire \copy1.io_ptw_sfence_valid ;
  (* hdlname = "copy1 io_ptw_status_debug" *)
  (* src = "verilog/rocket_clean.sv:199928.17-199928.36" *)
  wire \copy1.io_ptw_status_debug ;
  (* hdlname = "copy1 io_ptw_status_mxr" *)
  (* src = "verilog/rocket_clean.sv:199930.17-199930.34" *)
  wire \copy1.io_ptw_status_mxr ;
  (* hdlname = "copy1 io_ptw_status_prv" *)
  (* src = "verilog/rocket_clean.sv:199929.17-199929.34" *)
  wire [1:0] \copy1.io_ptw_status_prv ;
  (* hdlname = "copy1 io_ptw_status_sum" *)
  (* src = "verilog/rocket_clean.sv:199931.17-199931.34" *)
  wire \copy1.io_ptw_status_sum ;
  (* hdlname = "copy1 io_retire" *)
  (* src = "verilog/rocket_clean.sv:200014.17-200014.26" *)
  wire \copy1.io_retire ;
  (* hdlname = "copy1 io_rs1_secret" *)
  (* src = "verilog/rocket_clean.sv:200015.17-200015.30" *)
  wire [63:0] \copy1.io_rs1_secret ;
  (* hdlname = "copy1 io_rs2_secret" *)
  (* src = "verilog/rocket_clean.sv:200016.17-200016.30" *)
  wire [63:0] \copy1.io_rs2_secret ;
  (* hdlname = "copy1 io_wfi" *)
  (* src = "verilog/rocket_clean.sv:200013.17-200013.23" *)
  wire \copy1.io_wfi ;
  (* hdlname = "copy1 killm_common" *)
  (* src = "verilog/rocket_clean.sv:201207.9-201207.21" *)
  wire \copy1.killm_common ;
  (* hdlname = "copy1 ll_waddr" *)
  (* src = "verilog/rocket_clean.sv:201075.14-201075.22" *)
  wire [4:0] \copy1.ll_waddr ;
  (* hdlname = "copy1 ll_wdata" *)
  (* src = "verilog/rocket_clean.sv:201135.15-201135.23" *)
  wire [63:0] \copy1.ll_wdata ;
  (* hdlname = "copy1 ll_wen" *)
  (* src = "verilog/rocket_clean.sv:201073.9-201073.15" *)
  wire \copy1.ll_wen ;
  (* hdlname = "copy1 ll_wen_x2" *)
  (* src = "verilog/rocket_clean.sv:201072.9-201072.18" *)
  wire \copy1.ll_wen_x2 ;
  (* hdlname = "copy1 mem_br_taken" *)
  (* src = "verilog/rocket_clean.sv:200430.8-200430.20" *)
  reg \copy1.mem_br_taken ;
  (* hdlname = "copy1 mem_br_target" *)
  (* src = "verilog/rocket_clean.sv:200476.15-200476.28" *)
  wire [39:0] \copy1.mem_br_target ;
  (* hdlname = "copy1 mem_br_target_b10_5" *)
  (* src = "verilog/rocket_clean.sv:200464.14-200464.33" *)
  wire [5:0] \copy1.mem_br_target_b10_5 ;
  (* hdlname = "copy1 mem_br_target_b4_1" *)
  (* src = "verilog/rocket_clean.sv:200465.14-200465.32" *)
  wire [3:0] \copy1.mem_br_target_b4_1 ;
  (* hdlname = "copy1 mem_br_target_hi_hi_hi" *)
  (* src = "verilog/rocket_clean.sv:200460.9-200460.31" *)
  wire \copy1.mem_br_target_hi_hi_hi ;
  (* hdlname = "copy1 mem_br_target_hi_hi_lo" *)
  (* src = "verilog/rocket_clean.sv:200461.15-200461.37" *)
  wire [10:0] \copy1.mem_br_target_hi_hi_lo ;
  (* hdlname = "copy1 mem_br_target_hi_lo_hi" *)
  (* src = "verilog/rocket_clean.sv:200462.14-200462.36" *)
  wire [7:0] \copy1.mem_br_target_hi_lo_hi ;
  (* hdlname = "copy1 mem_br_target_hi_lo_hi_1" *)
  (* src = "verilog/rocket_clean.sv:200468.14-200468.38" *)
  wire [7:0] \copy1.mem_br_target_hi_lo_hi_1 ;
  (* hdlname = "copy1 mem_br_target_hi_lo_lo" *)
  (* src = "verilog/rocket_clean.sv:200463.9-200463.31" *)
  wire \copy1.mem_br_target_hi_lo_lo ;
  (* hdlname = "copy1 mem_br_target_hi_lo_lo_1" *)
  (* src = "verilog/rocket_clean.sv:200469.9-200469.33" *)
  wire \copy1.mem_br_target_hi_lo_lo_1 ;
  (* hdlname = "copy1 mem_br_target_sign" *)
  (* src = "verilog/rocket_clean.sv:200459.9-200459.27" *)
  wire \copy1.mem_br_target_sign ;
  (* hdlname = "copy1 mem_breakpoint" *)
  (* src = "verilog/rocket_clean.sv:201195.9-201195.23" *)
  wire \copy1.mem_breakpoint ;
  (* hdlname = "copy1 mem_cannot_bypass" *)
  (* src = "verilog/rocket_clean.sv:201048.9-201048.26" *)
  wire \copy1.mem_cannot_bypass ;
  (* hdlname = "copy1 mem_cfi" *)
  (* src = "verilog/rocket_clean.sv:201163.9-201163.16" *)
  wire \copy1.mem_cfi ;
  (* hdlname = "copy1 mem_cfi_taken" *)
  (* src = "verilog/rocket_clean.sv:201164.9-201164.22" *)
  wire \copy1.mem_cfi_taken ;
  (* hdlname = "copy1 mem_ctrl_branch" *)
  (* src = "verilog/rocket_clean.sv:200377.8-200377.23" *)
  reg \copy1.mem_ctrl_branch ;
  (* hdlname = "copy1 mem_ctrl_csr" *)
  (* src = "verilog/rocket_clean.sv:200388.13-200388.25" *)
  reg [2:0] \copy1.mem_ctrl_csr ;
  (* hdlname = "copy1 mem_ctrl_div" *)
  (* src = "verilog/rocket_clean.sv:200386.8-200386.20" *)
  reg \copy1.mem_ctrl_div ;
  (* hdlname = "copy1 mem_ctrl_fence_i" *)
  (* src = "verilog/rocket_clean.sv:200389.8-200389.24" *)
  reg \copy1.mem_ctrl_fence_i ;
  (* hdlname = "copy1 mem_ctrl_fp" *)
  (* src = "verilog/rocket_clean.sv:200376.8-200376.19" *)
  reg \copy1.mem_ctrl_fp ;
  (* hdlname = "copy1 mem_ctrl_jal" *)
  (* src = "verilog/rocket_clean.sv:200378.8-200378.20" *)
  reg \copy1.mem_ctrl_jal ;
  (* hdlname = "copy1 mem_ctrl_jalr" *)
  (* src = "verilog/rocket_clean.sv:200379.8-200379.21" *)
  reg \copy1.mem_ctrl_jalr ;
  (* hdlname = "copy1 mem_ctrl_mem" *)
  (* src = "verilog/rocket_clean.sv:200382.8-200382.20" *)
  reg \copy1.mem_ctrl_mem ;
  (* hdlname = "copy1 mem_ctrl_wfd" *)
  (* src = "verilog/rocket_clean.sv:200385.8-200385.20" *)
  reg \copy1.mem_ctrl_wfd ;
  (* hdlname = "copy1 mem_ctrl_wxd" *)
  (* src = "verilog/rocket_clean.sv:200387.8-200387.20" *)
  reg \copy1.mem_ctrl_wxd ;
  (* hdlname = "copy1 mem_debug_breakpoint" *)
  (* src = "verilog/rocket_clean.sv:201196.9-201196.29" *)
  wire \copy1.mem_debug_breakpoint ;
  (* hdlname = "copy1 mem_int_wdata" *)
  (* src = "verilog/rocket_clean.sv:201161.15-201161.28" *)
  wire [63:0] \copy1.mem_int_wdata ;
  (* hdlname = "copy1 mem_ldst_cause" *)
  (* src = "verilog/rocket_clean.sv:201198.14-201198.28" *)
  wire [3:0] \copy1.mem_ldst_cause ;
  (* hdlname = "copy1 mem_ldst_xcpt" *)
  (* src = "verilog/rocket_clean.sv:201197.9-201197.22" *)
  wire \copy1.mem_ldst_xcpt ;
  (* hdlname = "copy1 mem_npc" *)
  (* src = "verilog/rocket_clean.sv:200478.15-200478.22" *)
  wire [39:0] \copy1.mem_npc ;
  (* hdlname = "copy1 mem_npc_misaligned" *)
  (* src = "verilog/rocket_clean.sv:201160.9-201160.27" *)
  wire \copy1.mem_npc_misaligned ;
  (* hdlname = "copy1 mem_pc_valid" *)
  (* src = "verilog/rocket_clean.sv:201159.9-201159.21" *)
  wire \copy1.mem_pc_valid ;
  (* hdlname = "copy1 mem_reg_btb_resp_bht_history" *)
  (* src = "verilog/rocket_clean.sv:200415.13-200415.41" *)
  reg [7:0] \copy1.mem_reg_btb_resp_bht_history ;
  (* hdlname = "copy1 mem_reg_btb_resp_entry" *)
  (* src = "verilog/rocket_clean.sv:200414.13-200414.35" *)
  reg [4:0] \copy1.mem_reg_btb_resp_entry ;
  (* hdlname = "copy1 mem_reg_cause" *)
  (* src = "verilog/rocket_clean.sv:200419.14-200419.27" *)
  reg [63:0] \copy1.mem_reg_cause ;
  (* hdlname = "copy1 mem_reg_flush_pipe" *)
  (* src = "verilog/rocket_clean.sv:200418.8-200418.26" *)
  reg \copy1.mem_reg_flush_pipe ;
  (* hdlname = "copy1 mem_reg_hls_or_dv" *)
  (* src = "verilog/rocket_clean.sv:200427.8-200427.25" *)
  reg \copy1.mem_reg_hls_or_dv ;
  (* hdlname = "copy1 mem_reg_inst" *)
  (* src = "verilog/rocket_clean.sv:200425.14-200425.26" *)
  reg [31:0] \copy1.mem_reg_inst ;
  (* hdlname = "copy1 mem_reg_load" *)
  (* src = "verilog/rocket_clean.sv:200421.8-200421.20" *)
  reg \copy1.mem_reg_load ;
  (* hdlname = "copy1 mem_reg_mem_size" *)
  (* src = "verilog/rocket_clean.sv:200426.13-200426.29" *)
  reg [1:0] \copy1.mem_reg_mem_size ;
  (* hdlname = "copy1 mem_reg_pc" *)
  (* src = "verilog/rocket_clean.sv:200424.14-200424.24" *)
  reg [39:0] \copy1.mem_reg_pc ;
  (* hdlname = "copy1 mem_reg_replay" *)
  (* src = "verilog/rocket_clean.sv:200417.8-200417.22" *)
  reg \copy1.mem_reg_replay ;
  (* hdlname = "copy1 mem_reg_rs2" *)
  (* src = "verilog/rocket_clean.sv:200429.14-200429.25" *)
  reg [63:0] \copy1.mem_reg_rs2 ;
  (* hdlname = "copy1 mem_reg_sfence" *)
  (* src = "verilog/rocket_clean.sv:200423.8-200423.22" *)
  reg \copy1.mem_reg_sfence ;
  (* hdlname = "copy1 mem_reg_slow_bypass" *)
  (* src = "verilog/rocket_clean.sv:200420.8-200420.27" *)
  reg \copy1.mem_reg_slow_bypass ;
  (* hdlname = "copy1 mem_reg_store" *)
  (* src = "verilog/rocket_clean.sv:200422.8-200422.21" *)
  reg \copy1.mem_reg_store ;
  (* hdlname = "copy1 mem_reg_valid" *)
  (* src = "verilog/rocket_clean.sv:200413.8-200413.21" *)
  reg \copy1.mem_reg_valid ;
  (* hdlname = "copy1 mem_reg_wdata" *)
  (* src = "verilog/rocket_clean.sv:200428.14-200428.27" *)
  reg [63:0] \copy1.mem_reg_wdata ;
  (* hdlname = "copy1 mem_reg_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200416.8-200416.20" *)
  reg \copy1.mem_reg_xcpt ;
  (* hdlname = "copy1 mem_reg_xcpt_interrupt" *)
  (* src = "verilog/rocket_clean.sv:200412.8-200412.30" *)
  reg \copy1.mem_reg_xcpt_interrupt ;
  (* hdlname = "copy1 mem_waddr" *)
  (* src = "verilog/rocket_clean.sv:200965.14-200965.23" *)
  wire [4:0] \copy1.mem_waddr ;
  (* hdlname = "copy1 mem_wrong_npc" *)
  (* src = "verilog/rocket_clean.sv:200480.9-200480.22" *)
  wire \copy1.mem_wrong_npc ;
  (* hdlname = "copy1 mem_xcpt" *)
  (* src = "verilog/rocket_clean.sv:201202.9-201202.17" *)
  wire \copy1.mem_xcpt ;
  (* hdlname = "copy1 msb" *)
  (* src = "verilog/rocket_clean.sv:200456.9-200456.12" *)
  wire \copy1.msb ;
  (* hdlname = "copy1 msb_1" *)
  (* src = "verilog/rocket_clean.sv:201229.9-201229.14" *)
  wire \copy1.msb_1 ;
  (* hdlname = "copy1 msb_2" *)
  (* src = "verilog/rocket_clean.sv:201267.9-201267.14" *)
  wire \copy1.msb_2 ;
  (* hdlname = "copy1 r" *)
  (* src = "verilog/rocket_clean.sv:201067.15-201067.16" *)
  wire [31:0] \copy1.r ;
  (* hdlname = "copy1 replay_ex" *)
  (* src = "verilog/rocket_clean.sv:201153.9-201153.18" *)
  wire \copy1.replay_ex ;
  (* hdlname = "copy1 replay_ex_load_use" *)
  (* src = "verilog/rocket_clean.sv:201152.9-201152.27" *)
  wire \copy1.replay_ex_load_use ;
  (* hdlname = "copy1 replay_ex_structural" *)
  (* src = "verilog/rocket_clean.sv:201151.9-201151.29" *)
  wire \copy1.replay_ex_structural ;
  (* hdlname = "copy1 replay_mem" *)
  (* src = "verilog/rocket_clean.sv:201206.9-201206.19" *)
  wire \copy1.replay_mem ;
  (* hdlname = "copy1 replay_wb_common" *)
  (* src = "verilog/rocket_clean.sv:200442.9-200442.25" *)
  wire \copy1.replay_wb_common ;
  (* hdlname = "copy1 reset" *)
  (* src = "verilog/rocket_clean.sv:199856.17-199856.22" *)
  wire \copy1.reset ;
  (* hdlname = "copy1 rf_MPORT_mask" *)
  (* src = "verilog/rocket_clean.sv:200162.9-200162.22" *)
  wire \copy1.rf_MPORT_mask ;
  (* hdlname = "copy1 rf_id_rs_MPORT_1_addr" *)
  (* src = "verilog/rocket_clean.sv:200158.14-200158.35" *)
  wire [4:0] \copy1.rf_id_rs_MPORT_1_addr ;
  (* hdlname = "copy1 rf_id_rs_MPORT_1_data" *)
  (* src = "verilog/rocket_clean.sv:200159.15-200159.36" *)
  wire [63:0] \copy1.rf_id_rs_MPORT_1_data ;
  (* hdlname = "copy1 rf_id_rs_MPORT_1_en" *)
  (* src = "verilog/rocket_clean.sv:200157.9-200157.28" *)
  wire \copy1.rf_id_rs_MPORT_1_en ;
  (* hdlname = "copy1 rf_id_rs_MPORT_addr" *)
  (* src = "verilog/rocket_clean.sv:200155.14-200155.33" *)
  wire [4:0] \copy1.rf_id_rs_MPORT_addr ;
  (* hdlname = "copy1 rf_id_rs_MPORT_data" *)
  (* src = "verilog/rocket_clean.sv:200156.15-200156.34" *)
  wire [63:0] \copy1.rf_id_rs_MPORT_data ;
  (* hdlname = "copy1 rf_id_rs_MPORT_en" *)
  (* src = "verilog/rocket_clean.sv:200154.9-200154.26" *)
  wire \copy1.rf_id_rs_MPORT_en ;
  (* hdlname = "copy1 rf_waddr" *)
  (* src = "verilog/rocket_clean.sv:201132.14-201132.22" *)
  wire [4:0] \copy1.rf_waddr ;
  (* hdlname = "copy1 rf_wdata" *)
  (* src = "verilog/rocket_clean.sv:201138.15-201138.23" *)
  wire [63:0] \copy1.rf_wdata ;
  (* hdlname = "copy1 rf_wen" *)
  (* src = "verilog/rocket_clean.sv:201131.9-201131.15" *)
  wire \copy1.rf_wen ;
  (* hdlname = "copy1 take_pc_mem" *)
  (* src = "verilog/rocket_clean.sv:200481.9-200481.20" *)
  wire \copy1.take_pc_mem ;
  (* hdlname = "copy1 take_pc_mem_wb" *)
  (* src = "verilog/rocket_clean.sv:200482.9-200482.23" *)
  wire \copy1.take_pc_mem_wb ;
  (* hdlname = "copy1 take_pc_wb" *)
  (* src = "verilog/rocket_clean.sv:200451.9-200451.19" *)
  wire \copy1.take_pc_wb ;
  (* hdlname = "copy1 tval_any_addr" *)
  (* src = "verilog/rocket_clean.sv:201224.9-201224.22" *)
  wire \copy1.tval_any_addr ;
  (* hdlname = "copy1 tval_dmem_addr" *)
  (* src = "verilog/rocket_clean.sv:201218.9-201218.23" *)
  wire \copy1.tval_dmem_addr ;
  (* hdlname = "copy1 tval_inst" *)
  (* src = "verilog/rocket_clean.sv:201225.9-201225.18" *)
  wire \copy1.tval_inst ;
  (* hdlname = "copy1 tval_valid" *)
  (* src = "verilog/rocket_clean.sv:201226.9-201226.19" *)
  wire \copy1.tval_valid ;
  (* hdlname = "copy1 unpause" *)
  (* src = "verilog/rocket_clean.sv:201268.9-201268.16" *)
  wire \copy1.unpause ;
  (* hdlname = "copy1 wb_ctrl_csr" *)
  (* src = "verilog/rocket_clean.sv:200398.13-200398.24" *)
  reg [2:0] \copy1.wb_ctrl_csr ;
  (* hdlname = "copy1 wb_ctrl_div" *)
  (* src = "verilog/rocket_clean.sv:200396.8-200396.19" *)
  reg \copy1.wb_ctrl_div ;
  (* hdlname = "copy1 wb_ctrl_fence_i" *)
  (* src = "verilog/rocket_clean.sv:200399.8-200399.23" *)
  reg \copy1.wb_ctrl_fence_i ;
  (* hdlname = "copy1 wb_ctrl_mem" *)
  (* src = "verilog/rocket_clean.sv:200392.8-200392.19" *)
  reg \copy1.wb_ctrl_mem ;
  (* hdlname = "copy1 wb_ctrl_wfd" *)
  (* src = "verilog/rocket_clean.sv:200395.8-200395.19" *)
  reg \copy1.wb_ctrl_wfd ;
  (* hdlname = "copy1 wb_ctrl_wxd" *)
  (* src = "verilog/rocket_clean.sv:200397.8-200397.19" *)
  reg \copy1.wb_ctrl_wxd ;
  (* hdlname = "copy1 wb_dcache_miss" *)
  (* src = "verilog/rocket_clean.sv:201059.9-201059.23" *)
  wire \copy1.wb_dcache_miss ;
  (* hdlname = "copy1 wb_reg_cause" *)
  (* src = "verilog/rocket_clean.sv:200435.14-200435.26" *)
  reg [63:0] \copy1.wb_reg_cause ;
  (* hdlname = "copy1 wb_reg_flush_pipe" *)
  (* src = "verilog/rocket_clean.sv:200434.8-200434.25" *)
  reg \copy1.wb_reg_flush_pipe ;
  (* hdlname = "copy1 wb_reg_hls_or_dv" *)
  (* src = "verilog/rocket_clean.sv:200439.8-200439.24" *)
  reg \copy1.wb_reg_hls_or_dv ;
  (* hdlname = "copy1 wb_reg_inst" *)
  (* src = "verilog/rocket_clean.sv:200440.14-200440.25" *)
  reg [31:0] \copy1.wb_reg_inst ;
  (* hdlname = "copy1 wb_reg_mem_size" *)
  (* src = "verilog/rocket_clean.sv:200438.13-200438.28" *)
  reg [1:0] \copy1.wb_reg_mem_size ;
  (* hdlname = "copy1 wb_reg_pc" *)
  (* src = "verilog/rocket_clean.sv:200437.14-200437.23" *)
  reg [39:0] \copy1.wb_reg_pc ;
  (* hdlname = "copy1 wb_reg_replay" *)
  (* src = "verilog/rocket_clean.sv:200433.8-200433.21" *)
  reg \copy1.wb_reg_replay ;
  (* hdlname = "copy1 wb_reg_sfence" *)
  (* src = "verilog/rocket_clean.sv:200436.8-200436.21" *)
  reg \copy1.wb_reg_sfence ;
  (* hdlname = "copy1 wb_reg_valid" *)
  (* src = "verilog/rocket_clean.sv:200431.8-200431.20" *)
  reg \copy1.wb_reg_valid ;
  (* hdlname = "copy1 wb_reg_wdata" *)
  (* src = "verilog/rocket_clean.sv:200441.14-200441.26" *)
  reg [63:0] \copy1.wb_reg_wdata ;
  (* hdlname = "copy1 wb_reg_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200432.8-200432.19" *)
  reg \copy1.wb_reg_xcpt ;
  (* hdlname = "copy1 wb_set_sboard" *)
  (* src = "verilog/rocket_clean.sv:201060.9-201060.22" *)
  wire \copy1.wb_set_sboard ;
  (* hdlname = "copy1 wb_valid" *)
  (* src = "verilog/rocket_clean.sv:201129.9-201129.17" *)
  wire \copy1.wb_valid ;
  (* hdlname = "copy1 wb_waddr" *)
  (* src = "verilog/rocket_clean.sv:200966.14-200966.22" *)
  wire [4:0] \copy1.wb_waddr ;
  (* hdlname = "copy1 wb_wen" *)
  (* src = "verilog/rocket_clean.sv:201130.9-201130.15" *)
  wire \copy1.wb_wen ;
  (* hdlname = "copy1 wb_wxd" *)
  (* src = "verilog/rocket_clean.sv:201104.9-201104.15" *)
  wire \copy1.wb_wxd ;
  (* hdlname = "copy1 wb_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200450.9-200450.16" *)
  wire \copy1.wb_xcpt ;
  (* src = "verilog/rocket_clean.sv:264331.6-264331.18" *)
  wire copy1_retire;
  (* hdlname = "copy2 PlusArgTimeout_clock" *)
  (* src = "verilog/rocket_clean.sv:200351.9-200351.29" *)
  wire \copy2.PlusArgTimeout_clock ;
  (* hdlname = "copy2 PlusArgTimeout_io_count" *)
  (* src = "verilog/rocket_clean.sv:200353.15-200353.38" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy2.PlusArgTimeout_io_count ;
  (* hdlname = "copy2 PlusArgTimeout_reset" *)
  (* src = "verilog/rocket_clean.sv:200352.9-200352.29" *)
  wire \copy2.PlusArgTimeout_reset ;
  (* hdlname = "copy2 _GEN_0" *)
  (* src = "verilog/rocket_clean.sv:200955.9-200955.15" *)
  wire \copy2._GEN_0 ;
  (* hdlname = "copy2 _GEN_1" *)
  (* src = "verilog/rocket_clean.sv:201116.9-201116.15" *)
  wire \copy2._GEN_1 ;
  (* hdlname = "copy2 _GEN_2" *)
  (* src = "verilog/rocket_clean.sv:201117.9-201117.15" *)
  wire \copy2._GEN_2 ;
  (* hdlname = "copy2 _GEN_233" *)
  (* src = "verilog/rocket_clean.sv:201139.15-201139.23" *)
  wire [63:0] \copy2._GEN_233 ;
  (* hdlname = "copy2 _GEN_234" *)
  (* src = "verilog/rocket_clean.sv:201144.15-201144.23" *)
  wire [63:0] \copy2._GEN_234 ;
  (* hdlname = "copy2 _GEN_240" *)
  (* src = "verilog/rocket_clean.sv:201140.15-201140.23" *)
  wire [63:0] \copy2._GEN_240 ;
  (* hdlname = "copy2 _GEN_241" *)
  (* src = "verilog/rocket_clean.sv:201145.15-201145.23" *)
  wire [63:0] \copy2._GEN_241 ;
  (* hdlname = "copy2 _GEN_255" *)
  (* src = "verilog/rocket_clean.sv:200475.15-200475.23" *)
  wire [39:0] \copy2._GEN_255 ;
  (* hdlname = "copy2 _GEN_79" *)
  (* src = "verilog/rocket_clean.sv:201193.9-201193.16" *)
  wire \copy2._GEN_79 ;
  (* hdlname = "copy2 _GEN_80" *)
  (* src = "verilog/rocket_clean.sv:201194.9-201194.16" *)
  wire \copy2._GEN_80 ;
  (* hdlname = "copy2 _GEN_9" *)
  (* src = "verilog/rocket_clean.sv:201119.9-201119.15" *)
  wire \copy2._GEN_9 ;
  (* hdlname = "copy2 _T_105" *)
  (* src = "verilog/rocket_clean.sv:200446.9-200446.15" *)
  wire \copy2._T_105 ;
  (* hdlname = "copy2 _T_107" *)
  (* src = "verilog/rocket_clean.sv:200447.9-200447.15" *)
  wire \copy2._T_107 ;
  (* hdlname = "copy2 _T_109" *)
  (* src = "verilog/rocket_clean.sv:200448.9-200448.15" *)
  wire \copy2._T_109 ;
  (* hdlname = "copy2 _T_111" *)
  (* src = "verilog/rocket_clean.sv:200449.9-200449.15" *)
  wire \copy2._T_111 ;
  (* hdlname = "copy2 _T_119" *)
  wire [1:0] \copy2._T_119 ;
  (* hdlname = "copy2 _T_120" *)
  wire [1:0] \copy2._T_120 ;
  (* hdlname = "copy2 _T_121" *)
  wire [1:0] \copy2._T_121 ;
  (* hdlname = "copy2 _T_122" *)
  (* src = "verilog/rocket_clean.sv:201215.14-201215.20" *)
  wire [4:0] \copy2._T_122 ;
  (* hdlname = "copy2 _T_124" *)
  wire [3:0] \copy2._T_124 ;
  (* hdlname = "copy2 _T_125" *)
  wire [3:0] \copy2._T_125 ;
  (* hdlname = "copy2 _T_14" *)
  wire [1:0] \copy2._T_14 ;
  (* hdlname = "copy2 _T_144" *)
  (* src = "verilog/rocket_clean.sv:201026.9-201026.15" *)
  wire \copy2._T_144 ;
  (* hdlname = "copy2 _T_145" *)
  (* src = "verilog/rocket_clean.sv:201027.9-201027.15" *)
  wire \copy2._T_145 ;
  (* hdlname = "copy2 _T_146" *)
  (* src = "verilog/rocket_clean.sv:201029.9-201029.15" *)
  wire \copy2._T_146 ;
  (* hdlname = "copy2 _T_147" *)
  (* src = "verilog/rocket_clean.sv:201030.9-201030.15" *)
  wire \copy2._T_147 ;
  (* hdlname = "copy2 _T_149" *)
  (* src = "verilog/rocket_clean.sv:201032.9-201032.15" *)
  wire \copy2._T_149 ;
  (* hdlname = "copy2 _T_150" *)
  (* src = "verilog/rocket_clean.sv:201235.15-201235.21" *)
  wire [31:0] \copy2._T_150 ;
  (* hdlname = "copy2 _T_151" *)
  (* src = "verilog/rocket_clean.sv:201236.15-201236.21" *)
  wire [31:0] \copy2._T_151 ;
  (* hdlname = "copy2 _T_152" *)
  (* src = "verilog/rocket_clean.sv:201237.15-201237.21" *)
  wire [31:0] \copy2._T_152 ;
  (* hdlname = "copy2 _T_153" *)
  (* src = "verilog/rocket_clean.sv:201238.15-201238.21" *)
  wire [31:0] \copy2._T_153 ;
  (* hdlname = "copy2 _T_155" *)
  (* src = "verilog/rocket_clean.sv:201239.9-201239.15" *)
  wire \copy2._T_155 ;
  (* hdlname = "copy2 _T_156" *)
  (* src = "verilog/rocket_clean.sv:201240.15-201240.21" *)
  wire [31:0] \copy2._T_156 ;
  (* hdlname = "copy2 _T_157" *)
  (* src = "verilog/rocket_clean.sv:201241.15-201241.21" *)
  wire [31:0] \copy2._T_157 ;
  (* hdlname = "copy2 _T_158" *)
  (* src = "verilog/rocket_clean.sv:201242.15-201242.21" *)
  wire [31:0] \copy2._T_158 ;
  (* hdlname = "copy2 _T_159" *)
  (* src = "verilog/rocket_clean.sv:201243.9-201243.15" *)
  wire \copy2._T_159 ;
  (* hdlname = "copy2 _T_16" *)
  wire [3:0] \copy2._T_16 ;
  (* hdlname = "copy2 _T_17" *)
  wire [3:0] \copy2._T_17 ;
  (* hdlname = "copy2 _T_18" *)
  wire [3:0] \copy2._T_18 ;
  (* hdlname = "copy2 _T_29" *)
  (* src = "verilog/rocket_clean.sv:200967.9-200967.14" *)
  wire \copy2._T_29 ;
  (* hdlname = "copy2 _T_30" *)
  (* src = "verilog/rocket_clean.sv:200968.9-200968.14" *)
  wire \copy2._T_30 ;
  (* hdlname = "copy2 _T_32" *)
  (* src = "verilog/rocket_clean.sv:200969.9-200969.14" *)
  wire \copy2._T_32 ;
  (* hdlname = "copy2 _T_39" *)
  (* src = "verilog/rocket_clean.sv:201118.14-201118.19" *)
  wire [2:0] \copy2._T_39 ;
  (* hdlname = "copy2 _T_42" *)
  (* src = "verilog/rocket_clean.sv:201120.9-201120.14" *)
  wire \copy2._T_42 ;
  (* hdlname = "copy2 _T_43" *)
  (* src = "verilog/rocket_clean.sv:201121.9-201121.14" *)
  wire \copy2._T_43 ;
  (* hdlname = "copy2 _T_44" *)
  (* src = "verilog/rocket_clean.sv:201122.9-201122.14" *)
  wire \copy2._T_44 ;
  (* hdlname = "copy2 _T_45" *)
  (* src = "verilog/rocket_clean.sv:201123.9-201123.14" *)
  wire \copy2._T_45 ;
  (* hdlname = "copy2 _T_48" *)
  (* src = "verilog/rocket_clean.sv:201124.9-201124.14" *)
  wire \copy2._T_48 ;
  (* hdlname = "copy2 _T_74" *)
  (* src = "verilog/rocket_clean.sv:201199.9-201199.14" *)
  wire \copy2._T_74 ;
  (* hdlname = "copy2 _T_75" *)
  (* src = "verilog/rocket_clean.sv:201200.9-201200.14" *)
  wire \copy2._T_75 ;
  (* hdlname = "copy2 _T_76" *)
  (* src = "verilog/rocket_clean.sv:201201.9-201201.14" *)
  wire \copy2._T_76 ;
  (* hdlname = "copy2 _T_78" *)
  (* src = "verilog/rocket_clean.sv:201203.14-201203.19" *)
  wire [3:0] \copy2._T_78 ;
  (* hdlname = "copy2 _T_96" *)
  (* src = "verilog/rocket_clean.sv:200443.9-200443.14" *)
  wire \copy2._T_96 ;
  (* hdlname = "copy2 _T_97" *)
  (* src = "verilog/rocket_clean.sv:200444.9-200444.14" *)
  wire \copy2._T_97 ;
  (* hdlname = "copy2 _T_99" *)
  (* src = "verilog/rocket_clean.sv:200445.9-200445.14" *)
  wire \copy2._T_99 ;
  (* hdlname = "copy2 _bypass_src_T" *)
  wire \copy2._bypass_src_T ;
  (* hdlname = "copy2 _bypass_src_T_1" *)
  (* src = "verilog/rocket_clean.sv:201128.14-201128.29" *)
  wire [1:0] \copy2._bypass_src_T_1 ;
  (* hdlname = "copy2 _bypass_src_T_2" *)
  wire \copy2._bypass_src_T_2 ;
  (* hdlname = "copy2 _coreMonitorBundle_pc_T" *)
  (* src = "verilog/rocket_clean.sv:201270.15-201270.38" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] \copy2._coreMonitorBundle_pc_T ;
  (* hdlname = "copy2 _csr_io_rw_cmd_T" *)
  (* src = "verilog/rocket_clean.sv:201233.14-201233.30" *)
  wire [2:0] \copy2._csr_io_rw_cmd_T ;
  (* hdlname = "copy2 _csr_io_rw_cmd_T_1" *)
  (* src = "verilog/rocket_clean.sv:201234.14-201234.32" *)
  wire [2:0] \copy2._csr_io_rw_cmd_T_1 ;
  (* hdlname = "copy2 _csr_io_tval_T_1" *)
  (* src = "verilog/rocket_clean.sv:201230.15-201230.31" *)
  wire [39:0] \copy2._csr_io_tval_T_1 ;
  (* hdlname = "copy2 _csr_io_tval_a_T" *)
  (* src = "verilog/rocket_clean.sv:201227.15-201227.31" *)
  wire [63:0] \copy2._csr_io_tval_a_T ;
  (* hdlname = "copy2 _ctrl_stalld_T_10" *)
  (* src = "verilog/rocket_clean.sv:201089.9-201089.26" *)
  wire \copy2._ctrl_stalld_T_10 ;
  (* hdlname = "copy2 _ctrl_stalld_T_11" *)
  (* src = "verilog/rocket_clean.sv:201097.9-201097.26" *)
  wire \copy2._ctrl_stalld_T_11 ;
  (* hdlname = "copy2 _ctrl_stalld_T_12" *)
  (* src = "verilog/rocket_clean.sv:201098.9-201098.26" *)
  wire \copy2._ctrl_stalld_T_12 ;
  (* hdlname = "copy2 _ctrl_stalld_T_13" *)
  (* src = "verilog/rocket_clean.sv:201102.9-201102.26" *)
  wire \copy2._ctrl_stalld_T_13 ;
  (* hdlname = "copy2 _ctrl_stalld_T_14" *)
  (* src = "verilog/rocket_clean.sv:201103.9-201103.26" *)
  wire \copy2._ctrl_stalld_T_14 ;
  (* hdlname = "copy2 _ctrl_stalld_T_17" *)
  (* src = "verilog/rocket_clean.sv:201105.9-201105.26" *)
  wire \copy2._ctrl_stalld_T_17 ;
  (* hdlname = "copy2 _ctrl_stalld_T_22" *)
  (* src = "verilog/rocket_clean.sv:201106.9-201106.26" *)
  wire \copy2._ctrl_stalld_T_22 ;
  (* hdlname = "copy2 _ctrl_stalld_T_23" *)
  (* src = "verilog/rocket_clean.sv:201107.9-201107.26" *)
  wire \copy2._ctrl_stalld_T_23 ;
  (* hdlname = "copy2 _ctrl_stalld_T_26" *)
  (* src = "verilog/rocket_clean.sv:201108.9-201108.26" *)
  wire \copy2._ctrl_stalld_T_26 ;
  (* hdlname = "copy2 _ctrl_stalld_T_27" *)
  (* src = "verilog/rocket_clean.sv:201109.9-201109.26" *)
  wire \copy2._ctrl_stalld_T_27 ;
  (* hdlname = "copy2 _ctrl_stalld_T_5" *)
  (* src = "verilog/rocket_clean.sv:201086.9-201086.25" *)
  wire \copy2._ctrl_stalld_T_5 ;
  (* hdlname = "copy2 _ctrl_stalld_T_6" *)
  (* src = "verilog/rocket_clean.sv:201087.9-201087.25" *)
  wire \copy2._ctrl_stalld_T_6 ;
  (* hdlname = "copy2 _ctrl_stalld_T_9" *)
  (* src = "verilog/rocket_clean.sv:201088.9-201088.25" *)
  wire \copy2._ctrl_stalld_T_9 ;
  (* hdlname = "copy2 _data_hazard_ex_T" *)
  (* src = "verilog/rocket_clean.sv:201028.9-201028.26" *)
  wire \copy2._data_hazard_ex_T ;
  (* hdlname = "copy2 _data_hazard_ex_T_2" *)
  (* src = "verilog/rocket_clean.sv:201031.9-201031.28" *)
  wire \copy2._data_hazard_ex_T_2 ;
  (* hdlname = "copy2 _data_hazard_ex_T_4" *)
  (* src = "verilog/rocket_clean.sv:201033.9-201033.28" *)
  wire \copy2._data_hazard_ex_T_4 ;
  (* hdlname = "copy2 _data_hazard_ex_T_7" *)
  (* src = "verilog/rocket_clean.sv:201034.9-201034.28" *)
  wire \copy2._data_hazard_ex_T_7 ;
  (* hdlname = "copy2 _data_hazard_mem_T" *)
  (* src = "verilog/rocket_clean.sv:201042.9-201042.27" *)
  wire \copy2._data_hazard_mem_T ;
  (* hdlname = "copy2 _data_hazard_mem_T_2" *)
  (* src = "verilog/rocket_clean.sv:201043.9-201043.29" *)
  wire \copy2._data_hazard_mem_T_2 ;
  (* hdlname = "copy2 _data_hazard_mem_T_4" *)
  (* src = "verilog/rocket_clean.sv:201044.9-201044.29" *)
  wire \copy2._data_hazard_mem_T_4 ;
  (* hdlname = "copy2 _data_hazard_mem_T_7" *)
  (* src = "verilog/rocket_clean.sv:201045.9-201045.29" *)
  wire \copy2._data_hazard_mem_T_7 ;
  (* hdlname = "copy2 _data_hazard_wb_T" *)
  (* src = "verilog/rocket_clean.sv:201054.9-201054.26" *)
  wire \copy2._data_hazard_wb_T ;
  (* hdlname = "copy2 _data_hazard_wb_T_2" *)
  (* src = "verilog/rocket_clean.sv:201055.9-201055.28" *)
  wire \copy2._data_hazard_wb_T_2 ;
  (* hdlname = "copy2 _data_hazard_wb_T_4" *)
  (* src = "verilog/rocket_clean.sv:201056.9-201056.28" *)
  wire \copy2._data_hazard_wb_T_4 ;
  (* hdlname = "copy2 _data_hazard_wb_T_7" *)
  (* src = "verilog/rocket_clean.sv:201057.9-201057.28" *)
  wire \copy2._data_hazard_wb_T_7 ;
  (* hdlname = "copy2 _dcache_blocked_T" *)
  (* src = "verilog/rocket_clean.sv:201100.9-201100.26" *)
  wire \copy2._dcache_blocked_T ;
  (* hdlname = "copy2 _ex_imm_b0_T_6" *)
  (* src = "verilog/rocket_clean.sv:201010.9-201010.23" *)
  wire \copy2._ex_imm_b0_T_6 ;
  (* hdlname = "copy2 _ex_imm_b0_T_7" *)
  (* src = "verilog/rocket_clean.sv:201011.9-201011.23" *)
  wire \copy2._ex_imm_b0_T_7 ;
  (* hdlname = "copy2 _ex_imm_b11_T_10" *)
  (* src = "verilog/rocket_clean.sv:201004.9-201004.25" *)
  wire \copy2._ex_imm_b11_T_10 ;
  (* hdlname = "copy2 _ex_imm_b11_T_2" *)
  (* src = "verilog/rocket_clean.sv:200999.9-200999.24" *)
  wire \copy2._ex_imm_b11_T_2 ;
  (* hdlname = "copy2 _ex_imm_b11_T_5" *)
  (* src = "verilog/rocket_clean.sv:201000.9-201000.24" *)
  wire \copy2._ex_imm_b11_T_5 ;
  (* hdlname = "copy2 _ex_imm_b11_T_6" *)
  (* src = "verilog/rocket_clean.sv:201001.9-201001.24" *)
  wire \copy2._ex_imm_b11_T_6 ;
  (* hdlname = "copy2 _ex_imm_b11_T_8" *)
  (* src = "verilog/rocket_clean.sv:201002.9-201002.24" *)
  wire \copy2._ex_imm_b11_T_8 ;
  (* hdlname = "copy2 _ex_imm_b11_T_9" *)
  (* src = "verilog/rocket_clean.sv:201003.9-201003.24" *)
  wire \copy2._ex_imm_b11_T_9 ;
  (* hdlname = "copy2 _ex_imm_b19_12_T_4" *)
  (* src = "verilog/rocket_clean.sv:200998.14-200998.32" *)
  wire [7:0] \copy2._ex_imm_b19_12_T_4 ;
  (* hdlname = "copy2 _ex_imm_b30_20_T" *)
  (* src = "verilog/rocket_clean.sv:200996.9-200996.25" *)
  wire \copy2._ex_imm_b30_20_T ;
  (* hdlname = "copy2 _ex_imm_b30_20_T_2" *)
  (* src = "verilog/rocket_clean.sv:200997.15-200997.33" *)
  wire [10:0] \copy2._ex_imm_b30_20_T_2 ;
  (* hdlname = "copy2 _ex_imm_b4_1_T_1" *)
  (* src = "verilog/rocket_clean.sv:201006.9-201006.25" *)
  wire \copy2._ex_imm_b4_1_T_1 ;
  (* hdlname = "copy2 _ex_imm_b4_1_T_8" *)
  (* src = "verilog/rocket_clean.sv:201007.14-201007.30" *)
  wire [3:0] \copy2._ex_imm_b4_1_T_8 ;
  (* hdlname = "copy2 _ex_imm_b4_1_T_9" *)
  (* src = "verilog/rocket_clean.sv:201008.14-201008.30" *)
  wire [3:0] \copy2._ex_imm_b4_1_T_9 ;
  (* hdlname = "copy2 _ex_imm_sign_T" *)
  (* src = "verilog/rocket_clean.sv:200993.9-200993.23" *)
  wire \copy2._ex_imm_sign_T ;
  (* hdlname = "copy2 _ex_imm_sign_T_2" *)
  (* src = "verilog/rocket_clean.sv:200994.9-200994.25" *)
  wire \copy2._ex_imm_sign_T_2 ;
  (* hdlname = "copy2 _ex_op1_T" *)
  (* src = "verilog/rocket_clean.sv:201020.15-201020.24" *)
  wire [63:0] \copy2._ex_op1_T ;
  (* hdlname = "copy2 _ex_op1_T_1" *)
  (* src = "verilog/rocket_clean.sv:201021.15-201021.26" *)
  wire [39:0] \copy2._ex_op1_T_1 ;
  (* hdlname = "copy2 _ex_op1_T_3" *)
  (* src = "verilog/rocket_clean.sv:201022.15-201022.26" *)
  wire [63:0] \copy2._ex_op1_T_3 ;
  (* hdlname = "copy2 _ex_op2_T" *)
  (* src = "verilog/rocket_clean.sv:201023.15-201023.24" *)
  wire [63:0] \copy2._ex_op2_T ;
  (* hdlname = "copy2 _ex_op2_T_3" *)
  (* src = "verilog/rocket_clean.sv:201024.15-201024.26" *)
  wire [63:0] \copy2._ex_op2_T_3 ;
  (* hdlname = "copy2 _ex_op2_T_5" *)
  (* src = "verilog/rocket_clean.sv:201025.15-201025.26" *)
  wire [63:0] \copy2._ex_op2_T_5 ;
  (* hdlname = "copy2 _ex_reg_mem_size_T_6" *)
  (* src = "verilog/rocket_clean.sv:201125.14-201125.34" *)
  wire [1:0] \copy2._ex_reg_mem_size_T_6 ;
  (* hdlname = "copy2 _ex_reg_replay_T" *)
  (* src = "verilog/rocket_clean.sv:201114.9-201114.25" *)
  wire \copy2._ex_reg_replay_T ;
  (* hdlname = "copy2 _ex_reg_replay_T_1" *)
  (* src = "verilog/rocket_clean.sv:201115.9-201115.27" *)
  wire \copy2._ex_reg_replay_T_1 ;
  (* hdlname = "copy2 _ex_reg_valid_T" *)
  (* src = "verilog/rocket_clean.sv:201113.9-201113.24" *)
  wire \copy2._ex_reg_valid_T ;
  (* hdlname = "copy2 _ex_rs_T_1" *)
  (* src = "verilog/rocket_clean.sv:200984.15-200984.25" *)
  wire [63:0] \copy2._ex_rs_T_1 ;
  (* hdlname = "copy2 _ex_rs_T_10" *)
  (* src = "verilog/rocket_clean.sv:200989.15-200989.26" *)
  wire [63:0] \copy2._ex_rs_T_10 ;
  (* hdlname = "copy2 _ex_rs_T_12" *)
  (* src = "verilog/rocket_clean.sv:200990.15-200990.26" *)
  wire [63:0] \copy2._ex_rs_T_12 ;
  (* hdlname = "copy2 _ex_rs_T_13" *)
  (* src = "verilog/rocket_clean.sv:200991.15-200991.26" *)
  wire [63:0] \copy2._ex_rs_T_13 ;
  (* hdlname = "copy2 _ex_rs_T_3" *)
  (* src = "verilog/rocket_clean.sv:200985.15-200985.25" *)
  wire [63:0] \copy2._ex_rs_T_3 ;
  (* hdlname = "copy2 _ex_rs_T_5" *)
  (* src = "verilog/rocket_clean.sv:200986.15-200986.25" *)
  wire [63:0] \copy2._ex_rs_T_5 ;
  (* hdlname = "copy2 _ex_rs_T_6" *)
  (* src = "verilog/rocket_clean.sv:200987.15-200987.25" *)
  wire [63:0] \copy2._ex_rs_T_6 ;
  (* hdlname = "copy2 _ex_rs_T_8" *)
  (* src = "verilog/rocket_clean.sv:200988.15-200988.25" *)
  wire [63:0] \copy2._ex_rs_T_8 ;
  (* hdlname = "copy2 _ex_slow_bypass_T" *)
  (* src = "verilog/rocket_clean.sv:201155.9-201155.26" *)
  wire \copy2._ex_slow_bypass_T ;
  (* hdlname = "copy2 _fp_data_hazard_ex_T_10" *)
  (* src = "verilog/rocket_clean.sv:201038.9-201038.32" *)
  wire \copy2._fp_data_hazard_ex_T_10 ;
  (* hdlname = "copy2 _fp_data_hazard_ex_T_4" *)
  (* src = "verilog/rocket_clean.sv:201037.9-201037.31" *)
  wire \copy2._fp_data_hazard_ex_T_4 ;
  (* hdlname = "copy2 _fp_data_hazard_mem_T_10" *)
  (* src = "verilog/rocket_clean.sv:201050.9-201050.33" *)
  wire \copy2._fp_data_hazard_mem_T_10 ;
  (* hdlname = "copy2 _fp_data_hazard_mem_T_4" *)
  (* src = "verilog/rocket_clean.sv:201049.9-201049.32" *)
  wire \copy2._fp_data_hazard_mem_T_4 ;
  (* hdlname = "copy2 _fp_data_hazard_wb_T_10" *)
  (* src = "verilog/rocket_clean.sv:201062.9-201062.32" *)
  wire \copy2._fp_data_hazard_wb_T_10 ;
  (* hdlname = "copy2 _fp_data_hazard_wb_T_4" *)
  (* src = "verilog/rocket_clean.sv:201061.9-201061.31" *)
  wire \copy2._fp_data_hazard_wb_T_4 ;
  (* hdlname = "copy2 _id_csr_en_T" *)
  (* src = "verilog/rocket_clean.sv:200927.9-200927.21" *)
  wire \copy2._id_csr_en_T ;
  (* hdlname = "copy2 _id_csr_en_T_1" *)
  (* src = "verilog/rocket_clean.sv:200928.9-200928.23" *)
  wire \copy2._id_csr_en_T_1 ;
  (* hdlname = "copy2 _id_csr_en_T_2" *)
  (* src = "verilog/rocket_clean.sv:200929.9-200929.23" *)
  wire \copy2._id_csr_en_T_2 ;
  (* hdlname = "copy2 _id_csr_en_T_3" *)
  (* src = "verilog/rocket_clean.sv:200930.9-200930.23" *)
  wire \copy2._id_csr_en_T_3 ;
  (* hdlname = "copy2 _id_csr_flush_T" *)
  (* src = "verilog/rocket_clean.sv:200934.9-200934.24" *)
  wire \copy2._id_csr_flush_T ;
  (* hdlname = "copy2 _id_ctrl_decoder_T" *)
  wire [6:0] \copy2._id_ctrl_decoder_T ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_1" *)
  (* src = "verilog/rocket_clean.sv:200704.9-200704.29" *)
  wire \copy2._id_ctrl_decoder_T_1 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_100" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_100 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_101" *)
  (* src = "verilog/rocket_clean.sv:200786.9-200786.31" *)
  wire \copy2._id_ctrl_decoder_T_101 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_102" *)
  wire [12:0] \copy2._id_ctrl_decoder_T_102 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_103" *)
  (* src = "verilog/rocket_clean.sv:200788.9-200788.31" *)
  wire \copy2._id_ctrl_decoder_T_103 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_104" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_104 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_105" *)
  (* src = "verilog/rocket_clean.sv:200790.9-200790.31" *)
  wire \copy2._id_ctrl_decoder_T_105 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_106" *)
  wire [25:0] \copy2._id_ctrl_decoder_T_106 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_107" *)
  (* src = "verilog/rocket_clean.sv:200792.9-200792.31" *)
  wire \copy2._id_ctrl_decoder_T_107 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_11" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_11 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_111" *)
  (* src = "verilog/rocket_clean.sv:200793.9-200793.31" *)
  wire \copy2._id_ctrl_decoder_T_111 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_112" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_112 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_113" *)
  (* src = "verilog/rocket_clean.sv:200796.9-200796.31" *)
  wire \copy2._id_ctrl_decoder_T_113 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_114" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_114 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_115" *)
  (* src = "verilog/rocket_clean.sv:200798.9-200798.31" *)
  wire \copy2._id_ctrl_decoder_T_115 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_117" *)
  (* src = "verilog/rocket_clean.sv:200799.9-200799.31" *)
  wire \copy2._id_ctrl_decoder_T_117 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_118" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_118 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_119" *)
  (* src = "verilog/rocket_clean.sv:200801.9-200801.31" *)
  wire \copy2._id_ctrl_decoder_T_119 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_12" *)
  (* src = "verilog/rocket_clean.sv:200715.9-200715.30" *)
  wire \copy2._id_ctrl_decoder_T_12 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_120" *)
  wire [25:0] \copy2._id_ctrl_decoder_T_120 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_121" *)
  (* src = "verilog/rocket_clean.sv:200803.9-200803.31" *)
  wire \copy2._id_ctrl_decoder_T_121 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_122" *)
  wire [30:0] \copy2._id_ctrl_decoder_T_122 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_123" *)
  (* src = "verilog/rocket_clean.sv:200805.9-200805.31" *)
  wire \copy2._id_ctrl_decoder_T_123 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_124" *)
  wire [30:0] \copy2._id_ctrl_decoder_T_124 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_125" *)
  (* src = "verilog/rocket_clean.sv:200807.9-200807.31" *)
  wire \copy2._id_ctrl_decoder_T_125 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_13" *)
  wire [5:0] \copy2._id_ctrl_decoder_T_13 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_132" *)
  (* src = "verilog/rocket_clean.sv:200808.9-200808.31" *)
  wire \copy2._id_ctrl_decoder_T_132 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_133" *)
  wire [25:0] \copy2._id_ctrl_decoder_T_133 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_134" *)
  (* src = "verilog/rocket_clean.sv:200811.9-200811.31" *)
  wire \copy2._id_ctrl_decoder_T_134 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_135" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_135 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_136" *)
  (* src = "verilog/rocket_clean.sv:200813.9-200813.31" *)
  wire \copy2._id_ctrl_decoder_T_136 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_137" *)
  wire [30:0] \copy2._id_ctrl_decoder_T_137 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_138" *)
  (* src = "verilog/rocket_clean.sv:200815.9-200815.31" *)
  wire \copy2._id_ctrl_decoder_T_138 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_139" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_139 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_14" *)
  (* src = "verilog/rocket_clean.sv:200717.9-200717.30" *)
  wire \copy2._id_ctrl_decoder_T_14 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_140" *)
  (* src = "verilog/rocket_clean.sv:200817.9-200817.31" *)
  wire \copy2._id_ctrl_decoder_T_140 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_141" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_141 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_142" *)
  (* src = "verilog/rocket_clean.sv:200819.9-200819.31" *)
  wire \copy2._id_ctrl_decoder_T_142 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_147" *)
  (* src = "verilog/rocket_clean.sv:200820.9-200820.31" *)
  wire \copy2._id_ctrl_decoder_T_147 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_148" *)
  wire [25:0] \copy2._id_ctrl_decoder_T_148 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_149" *)
  (* src = "verilog/rocket_clean.sv:200823.9-200823.31" *)
  wire \copy2._id_ctrl_decoder_T_149 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_15" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_15 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_150" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_150 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_151" *)
  (* src = "verilog/rocket_clean.sv:200825.9-200825.31" *)
  wire \copy2._id_ctrl_decoder_T_151 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_152" *)
  wire [30:0] \copy2._id_ctrl_decoder_T_152 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_153" *)
  (* src = "verilog/rocket_clean.sv:200827.9-200827.31" *)
  wire \copy2._id_ctrl_decoder_T_153 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_158" *)
  (* src = "verilog/rocket_clean.sv:200828.9-200828.31" *)
  wire \copy2._id_ctrl_decoder_T_158 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_16" *)
  (* src = "verilog/rocket_clean.sv:200719.9-200719.30" *)
  wire \copy2._id_ctrl_decoder_T_16 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_160" *)
  (* src = "verilog/rocket_clean.sv:200843.9-200843.31" *)
  wire \copy2._id_ctrl_decoder_T_160 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_161" *)
  wire [28:0] \copy2._id_ctrl_decoder_T_161 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_162" *)
  (* src = "verilog/rocket_clean.sv:200845.9-200845.31" *)
  wire \copy2._id_ctrl_decoder_T_162 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_163" *)
  wire [29:0] \copy2._id_ctrl_decoder_T_163 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_164" *)
  (* src = "verilog/rocket_clean.sv:200847.9-200847.31" *)
  wire \copy2._id_ctrl_decoder_T_164 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_167" *)
  (* src = "verilog/rocket_clean.sv:200848.9-200848.31" *)
  wire \copy2._id_ctrl_decoder_T_167 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_168" *)
  wire [28:0] \copy2._id_ctrl_decoder_T_168 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_169" *)
  (* src = "verilog/rocket_clean.sv:200850.9-200850.31" *)
  wire \copy2._id_ctrl_decoder_T_169 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_17" *)
  wire [30:0] \copy2._id_ctrl_decoder_T_17 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_170" *)
  wire [30:0] \copy2._id_ctrl_decoder_T_170 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_171" *)
  (* src = "verilog/rocket_clean.sv:200852.9-200852.31" *)
  wire \copy2._id_ctrl_decoder_T_171 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_173" *)
  (* src = "verilog/rocket_clean.sv:200853.9-200853.31" *)
  wire \copy2._id_ctrl_decoder_T_173 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_174" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_174 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_175" *)
  (* src = "verilog/rocket_clean.sv:200855.9-200855.31" *)
  wire \copy2._id_ctrl_decoder_T_175 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_176" *)
  wire [27:0] \copy2._id_ctrl_decoder_T_176 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_177" *)
  (* src = "verilog/rocket_clean.sv:200857.9-200857.31" *)
  wire \copy2._id_ctrl_decoder_T_177 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_178" *)
  (* src = "verilog/rocket_clean.sv:200858.15-200858.37" *)
  wire [31:0] \copy2._id_ctrl_decoder_T_178 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_179" *)
  (* src = "verilog/rocket_clean.sv:200859.9-200859.31" *)
  wire \copy2._id_ctrl_decoder_T_179 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_18" *)
  (* src = "verilog/rocket_clean.sv:200721.9-200721.30" *)
  wire \copy2._id_ctrl_decoder_T_18 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_183" *)
  (* src = "verilog/rocket_clean.sv:200860.9-200860.31" *)
  wire \copy2._id_ctrl_decoder_T_183 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_184" *)
  wire [28:0] \copy2._id_ctrl_decoder_T_184 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_185" *)
  (* src = "verilog/rocket_clean.sv:200863.9-200863.31" *)
  wire \copy2._id_ctrl_decoder_T_185 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_188" *)
  (* src = "verilog/rocket_clean.sv:200866.15-200866.37" *)
  wire [31:0] \copy2._id_ctrl_decoder_T_188 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_189" *)
  (* src = "verilog/rocket_clean.sv:200867.9-200867.31" *)
  wire \copy2._id_ctrl_decoder_T_189 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_190" *)
  wire [28:0] \copy2._id_ctrl_decoder_T_190 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_192" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_192 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_196" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_196 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_198" *)
  wire [30:0] \copy2._id_ctrl_decoder_T_198 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_2" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_2 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_200" *)
  (* src = "verilog/rocket_clean.sv:200877.15-200877.37" *)
  wire [31:0] \copy2._id_ctrl_decoder_T_200 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_205" *)
  wire [5:0] \copy2._id_ctrl_decoder_T_205 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_206" *)
  (* src = "verilog/rocket_clean.sv:200882.9-200882.31" *)
  wire \copy2._id_ctrl_decoder_T_206 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_208" *)
  (* src = "verilog/rocket_clean.sv:200883.9-200883.31" *)
  wire \copy2._id_ctrl_decoder_T_208 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_212" *)
  wire [25:0] \copy2._id_ctrl_decoder_T_212 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_215" *)
  (* src = "verilog/rocket_clean.sv:200888.9-200888.31" *)
  wire \copy2._id_ctrl_decoder_T_215 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_217" *)
  (* src = "verilog/rocket_clean.sv:200889.9-200889.31" *)
  wire \copy2._id_ctrl_decoder_T_217 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_218" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_218 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_219" *)
  (* src = "verilog/rocket_clean.sv:200891.9-200891.31" *)
  wire \copy2._id_ctrl_decoder_T_219 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_22" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_22 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_220" *)
  wire [5:0] \copy2._id_ctrl_decoder_T_220 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_221" *)
  (* src = "verilog/rocket_clean.sv:200893.9-200893.31" *)
  wire \copy2._id_ctrl_decoder_T_221 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_222" *)
  wire [12:0] \copy2._id_ctrl_decoder_T_222 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_223" *)
  (* src = "verilog/rocket_clean.sv:200895.9-200895.31" *)
  wire \copy2._id_ctrl_decoder_T_223 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_224" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_224 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_225" *)
  (* src = "verilog/rocket_clean.sv:200897.9-200897.31" *)
  wire \copy2._id_ctrl_decoder_T_225 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_226" *)
  (* src = "verilog/rocket_clean.sv:200898.15-200898.37" *)
  wire [31:0] \copy2._id_ctrl_decoder_T_226 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_227" *)
  (* src = "verilog/rocket_clean.sv:200899.9-200899.31" *)
  wire \copy2._id_ctrl_decoder_T_227 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_23" *)
  (* src = "verilog/rocket_clean.sv:200725.9-200725.30" *)
  wire \copy2._id_ctrl_decoder_T_23 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_234" *)
  wire [12:0] \copy2._id_ctrl_decoder_T_234 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_235" *)
  (* src = "verilog/rocket_clean.sv:200903.9-200903.31" *)
  wire \copy2._id_ctrl_decoder_T_235 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_237" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_237 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_238" *)
  (* src = "verilog/rocket_clean.sv:200905.9-200905.31" *)
  wire \copy2._id_ctrl_decoder_T_238 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_24" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_24 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_241" *)
  (* src = "verilog/rocket_clean.sv:200906.9-200906.31" *)
  wire \copy2._id_ctrl_decoder_T_241 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_243" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_243 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_247" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_247 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_249" *)
  wire [12:0] \copy2._id_ctrl_decoder_T_249 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_25" *)
  (* src = "verilog/rocket_clean.sv:200727.9-200727.30" *)
  wire \copy2._id_ctrl_decoder_T_25 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_250" *)
  (* src = "verilog/rocket_clean.sv:200914.9-200914.31" *)
  wire \copy2._id_ctrl_decoder_T_250 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_251" *)
  wire [25:0] \copy2._id_ctrl_decoder_T_251 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_252" *)
  (* src = "verilog/rocket_clean.sv:200916.9-200916.31" *)
  wire \copy2._id_ctrl_decoder_T_252 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_253" *)
  (* src = "verilog/rocket_clean.sv:200917.15-200917.37" *)
  wire [31:0] \copy2._id_ctrl_decoder_T_253 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_254" *)
  (* src = "verilog/rocket_clean.sv:200918.9-200918.31" *)
  wire \copy2._id_ctrl_decoder_T_254 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_26" *)
  wire [5:0] \copy2._id_ctrl_decoder_T_26 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_27" *)
  (* src = "verilog/rocket_clean.sv:200729.9-200729.30" *)
  wire \copy2._id_ctrl_decoder_T_27 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_28" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_28 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_29" *)
  (* src = "verilog/rocket_clean.sv:200731.9-200731.30" *)
  wire \copy2._id_ctrl_decoder_T_29 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_3" *)
  (* src = "verilog/rocket_clean.sv:200706.9-200706.29" *)
  wire \copy2._id_ctrl_decoder_T_3 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_30" *)
  (* src = "verilog/rocket_clean.sv:200732.15-200732.36" *)
  wire [31:0] \copy2._id_ctrl_decoder_T_30 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_31" *)
  (* src = "verilog/rocket_clean.sv:200733.9-200733.30" *)
  wire \copy2._id_ctrl_decoder_T_31 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_36" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_36 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_37" *)
  (* src = "verilog/rocket_clean.sv:200737.9-200737.30" *)
  wire \copy2._id_ctrl_decoder_T_37 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_38" *)
  wire [5:0] \copy2._id_ctrl_decoder_T_38 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_39" *)
  (* src = "verilog/rocket_clean.sv:200739.9-200739.30" *)
  wire \copy2._id_ctrl_decoder_T_39 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_40" *)
  wire [3:0] \copy2._id_ctrl_decoder_T_40 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_41" *)
  (* src = "verilog/rocket_clean.sv:200741.9-200741.30" *)
  wire \copy2._id_ctrl_decoder_T_41 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_42" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_42 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_43" *)
  (* src = "verilog/rocket_clean.sv:200743.9-200743.30" *)
  wire \copy2._id_ctrl_decoder_T_43 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_44" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_44 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_45" *)
  (* src = "verilog/rocket_clean.sv:200745.9-200745.30" *)
  wire \copy2._id_ctrl_decoder_T_45 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_5" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_5 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_50" *)
  (* src = "verilog/rocket_clean.sv:200746.9-200746.30" *)
  wire \copy2._id_ctrl_decoder_T_50 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_52" *)
  (* src = "verilog/rocket_clean.sv:200748.9-200748.30" *)
  wire \copy2._id_ctrl_decoder_T_52 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_53" *)
  wire [4:0] \copy2._id_ctrl_decoder_T_53 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_54" *)
  (* src = "verilog/rocket_clean.sv:200750.9-200750.30" *)
  wire \copy2._id_ctrl_decoder_T_54 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_55" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_55 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_56" *)
  (* src = "verilog/rocket_clean.sv:200752.9-200752.30" *)
  wire \copy2._id_ctrl_decoder_T_56 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_60" *)
  (* src = "verilog/rocket_clean.sv:200753.9-200753.30" *)
  wire \copy2._id_ctrl_decoder_T_60 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_61" *)
  wire [14:0] \copy2._id_ctrl_decoder_T_61 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_62" *)
  (* src = "verilog/rocket_clean.sv:200757.9-200757.30" *)
  wire \copy2._id_ctrl_decoder_T_62 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_63" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_63 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_64" *)
  (* src = "verilog/rocket_clean.sv:200759.9-200759.30" *)
  wire \copy2._id_ctrl_decoder_T_64 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_65" *)
  wire [5:0] \copy2._id_ctrl_decoder_T_65 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_66" *)
  (* src = "verilog/rocket_clean.sv:200761.9-200761.30" *)
  wire \copy2._id_ctrl_decoder_T_66 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_7" *)
  wire [6:0] \copy2._id_ctrl_decoder_T_7 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_71" *)
  (* src = "verilog/rocket_clean.sv:200762.9-200762.30" *)
  wire \copy2._id_ctrl_decoder_T_71 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_73" *)
  (* src = "verilog/rocket_clean.sv:200764.9-200764.30" *)
  wire \copy2._id_ctrl_decoder_T_73 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_75" *)
  (* src = "verilog/rocket_clean.sv:200765.9-200765.30" *)
  wire \copy2._id_ctrl_decoder_T_75 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_77" *)
  (* src = "verilog/rocket_clean.sv:200767.9-200767.30" *)
  wire \copy2._id_ctrl_decoder_T_77 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_79" *)
  (* src = "verilog/rocket_clean.sv:200768.9-200768.30" *)
  wire \copy2._id_ctrl_decoder_T_79 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_81" *)
  (* src = "verilog/rocket_clean.sv:200769.9-200769.30" *)
  wire \copy2._id_ctrl_decoder_T_81 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_82" *)
  wire [4:0] \copy2._id_ctrl_decoder_T_82 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_83" *)
  (* src = "verilog/rocket_clean.sv:200771.9-200771.30" *)
  wire \copy2._id_ctrl_decoder_T_83 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_85" *)
  (* src = "verilog/rocket_clean.sv:200772.9-200772.30" *)
  wire \copy2._id_ctrl_decoder_T_85 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_86" *)
  wire [5:0] \copy2._id_ctrl_decoder_T_86 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_87" *)
  (* src = "verilog/rocket_clean.sv:200774.9-200774.30" *)
  wire \copy2._id_ctrl_decoder_T_87 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_88" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_88 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_89" *)
  (* src = "verilog/rocket_clean.sv:200776.9-200776.30" *)
  wire \copy2._id_ctrl_decoder_T_89 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_9" *)
  wire [13:0] \copy2._id_ctrl_decoder_T_9 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_91" *)
  (* src = "verilog/rocket_clean.sv:200777.9-200777.30" *)
  wire \copy2._id_ctrl_decoder_T_91 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_94" *)
  (* src = "verilog/rocket_clean.sv:200778.9-200778.30" *)
  wire \copy2._id_ctrl_decoder_T_94 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_95" *)
  wire [4:0] \copy2._id_ctrl_decoder_T_95 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_96" *)
  (* src = "verilog/rocket_clean.sv:200781.9-200781.30" *)
  wire \copy2._id_ctrl_decoder_T_96 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_97" *)
  wire [3:0] \copy2._id_ctrl_decoder_T_97 ;
  (* hdlname = "copy2 _id_ctrl_decoder_T_98" *)
  (* src = "verilog/rocket_clean.sv:200783.9-200783.30" *)
  wire \copy2._id_ctrl_decoder_T_98 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T" *)
  (* src = "verilog/rocket_clean.sv:200483.15-200483.37" *)
  wire [31:0] \copy2._id_ctrl_decoder_bit_T ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_1" *)
  (* src = "verilog/rocket_clean.sv:200484.9-200484.33" *)
  wire \copy2._id_ctrl_decoder_bit_T_1 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_101" *)
  (* src = "verilog/rocket_clean.sv:200540.9-200540.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_101 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_103" *)
  (* src = "verilog/rocket_clean.sv:200541.9-200541.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_103 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_105" *)
  (* src = "verilog/rocket_clean.sv:200542.9-200542.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_105 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_107" *)
  (* src = "verilog/rocket_clean.sv:200543.9-200543.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_107 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_109" *)
  (* src = "verilog/rocket_clean.sv:200544.9-200544.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_109 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_11" *)
  (* src = "verilog/rocket_clean.sv:200489.9-200489.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_11 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_111" *)
  (* src = "verilog/rocket_clean.sv:200545.9-200545.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_111 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_113" *)
  (* src = "verilog/rocket_clean.sv:200546.9-200546.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_113 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_114" *)
  wire [14:0] \copy2._id_ctrl_decoder_bit_T_114 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_115" *)
  (* src = "verilog/rocket_clean.sv:200548.9-200548.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_115 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_117" *)
  (* src = "verilog/rocket_clean.sv:200549.9-200549.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_117 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_119" *)
  (* src = "verilog/rocket_clean.sv:200550.9-200550.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_119 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_121" *)
  (* src = "verilog/rocket_clean.sv:200551.9-200551.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_121 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_123" *)
  (* src = "verilog/rocket_clean.sv:200552.9-200552.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_123 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_125" *)
  (* src = "verilog/rocket_clean.sv:200553.9-200553.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_125 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_127" *)
  (* src = "verilog/rocket_clean.sv:200554.9-200554.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_127 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_129" *)
  (* src = "verilog/rocket_clean.sv:200555.9-200555.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_129 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_13" *)
  (* src = "verilog/rocket_clean.sv:200490.9-200490.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_13 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_131" *)
  (* src = "verilog/rocket_clean.sv:200556.9-200556.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_131 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_133" *)
  (* src = "verilog/rocket_clean.sv:200557.9-200557.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_133 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_135" *)
  (* src = "verilog/rocket_clean.sv:200558.9-200558.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_135 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_137" *)
  (* src = "verilog/rocket_clean.sv:200559.9-200559.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_137 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_139" *)
  (* src = "verilog/rocket_clean.sv:200560.9-200560.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_139 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_141" *)
  (* src = "verilog/rocket_clean.sv:200561.9-200561.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_141 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_143" *)
  (* src = "verilog/rocket_clean.sv:200562.9-200562.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_143 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_145" *)
  (* src = "verilog/rocket_clean.sv:200563.9-200563.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_145 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_147" *)
  (* src = "verilog/rocket_clean.sv:200564.9-200564.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_147 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_149" *)
  (* src = "verilog/rocket_clean.sv:200565.9-200565.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_149 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_15" *)
  (* src = "verilog/rocket_clean.sv:200491.9-200491.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_15 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_151" *)
  (* src = "verilog/rocket_clean.sv:200566.9-200566.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_151 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_153" *)
  (* src = "verilog/rocket_clean.sv:200567.9-200567.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_153 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_155" *)
  (* src = "verilog/rocket_clean.sv:200568.9-200568.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_155 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_157" *)
  (* src = "verilog/rocket_clean.sv:200569.9-200569.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_157 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_159" *)
  (* src = "verilog/rocket_clean.sv:200570.9-200570.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_159 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_161" *)
  (* src = "verilog/rocket_clean.sv:200571.9-200571.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_161 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_163" *)
  (* src = "verilog/rocket_clean.sv:200572.9-200572.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_163 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_165" *)
  (* src = "verilog/rocket_clean.sv:200573.9-200573.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_165 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_167" *)
  (* src = "verilog/rocket_clean.sv:200574.9-200574.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_167 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_169" *)
  (* src = "verilog/rocket_clean.sv:200575.9-200575.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_169 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_17" *)
  (* src = "verilog/rocket_clean.sv:200492.9-200492.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_17 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_171" *)
  (* src = "verilog/rocket_clean.sv:200576.9-200576.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_171 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_173" *)
  (* src = "verilog/rocket_clean.sv:200577.9-200577.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_173 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_175" *)
  (* src = "verilog/rocket_clean.sv:200578.9-200578.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_175 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_177" *)
  (* src = "verilog/rocket_clean.sv:200579.9-200579.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_177 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_179" *)
  (* src = "verilog/rocket_clean.sv:200580.9-200580.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_179 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_181" *)
  (* src = "verilog/rocket_clean.sv:200581.9-200581.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_181 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_183" *)
  (* src = "verilog/rocket_clean.sv:200582.9-200582.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_183 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_185" *)
  (* src = "verilog/rocket_clean.sv:200583.9-200583.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_185 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_187" *)
  (* src = "verilog/rocket_clean.sv:200584.9-200584.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_187 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_189" *)
  (* src = "verilog/rocket_clean.sv:200585.9-200585.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_189 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_19" *)
  (* src = "verilog/rocket_clean.sv:200493.9-200493.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_19 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_191" *)
  (* src = "verilog/rocket_clean.sv:200586.9-200586.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_191 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_193" *)
  (* src = "verilog/rocket_clean.sv:200587.9-200587.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_193 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_195" *)
  (* src = "verilog/rocket_clean.sv:200588.9-200588.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_195 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_197" *)
  (* src = "verilog/rocket_clean.sv:200589.9-200589.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_197 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_199" *)
  (* src = "verilog/rocket_clean.sv:200590.9-200590.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_199 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_200" *)
  (* src = "verilog/rocket_clean.sv:200591.15-200591.41" *)
  wire [31:0] \copy2._id_ctrl_decoder_bit_T_200 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_201" *)
  (* src = "verilog/rocket_clean.sv:200592.9-200592.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_201 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_203" *)
  (* src = "verilog/rocket_clean.sv:200593.9-200593.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_203 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_205" *)
  (* src = "verilog/rocket_clean.sv:200594.9-200594.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_205 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_207" *)
  (* src = "verilog/rocket_clean.sv:200595.9-200595.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_207 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_209" *)
  (* src = "verilog/rocket_clean.sv:200596.9-200596.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_209 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_21" *)
  (* src = "verilog/rocket_clean.sv:200494.9-200494.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_21 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_211" *)
  (* src = "verilog/rocket_clean.sv:200597.9-200597.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_211 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_213" *)
  (* src = "verilog/rocket_clean.sv:200598.9-200598.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_213 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_215" *)
  (* src = "verilog/rocket_clean.sv:200599.9-200599.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_215 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_217" *)
  (* src = "verilog/rocket_clean.sv:200600.9-200600.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_217 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_219" *)
  (* src = "verilog/rocket_clean.sv:200601.9-200601.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_219 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_221" *)
  (* src = "verilog/rocket_clean.sv:200602.9-200602.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_221 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_223" *)
  (* src = "verilog/rocket_clean.sv:200603.9-200603.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_223 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_224" *)
  (* src = "verilog/rocket_clean.sv:200604.15-200604.41" *)
  wire [31:0] \copy2._id_ctrl_decoder_bit_T_224 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_225" *)
  (* src = "verilog/rocket_clean.sv:200605.9-200605.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_225 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_226" *)
  (* src = "verilog/rocket_clean.sv:200606.9-200606.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_226 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_227" *)
  (* src = "verilog/rocket_clean.sv:200607.9-200607.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_227 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_229" *)
  (* src = "verilog/rocket_clean.sv:200608.9-200608.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_229 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_23" *)
  (* src = "verilog/rocket_clean.sv:200495.9-200495.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_23 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_231" *)
  (* src = "verilog/rocket_clean.sv:200609.9-200609.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_231 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_233" *)
  (* src = "verilog/rocket_clean.sv:200610.9-200610.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_233 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_235" *)
  (* src = "verilog/rocket_clean.sv:200611.9-200611.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_235 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_237" *)
  (* src = "verilog/rocket_clean.sv:200612.9-200612.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_237 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_239" *)
  (* src = "verilog/rocket_clean.sv:200613.9-200613.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_239 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_241" *)
  (* src = "verilog/rocket_clean.sv:200614.9-200614.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_241 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_242" *)
  wire [6:0] \copy2._id_ctrl_decoder_bit_T_242 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_243" *)
  (* src = "verilog/rocket_clean.sv:200616.9-200616.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_243 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_245" *)
  (* src = "verilog/rocket_clean.sv:200617.9-200617.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_245 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_247" *)
  (* src = "verilog/rocket_clean.sv:200618.9-200618.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_247 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_249" *)
  (* src = "verilog/rocket_clean.sv:200619.9-200619.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_249 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_25" *)
  (* src = "verilog/rocket_clean.sv:200496.9-200496.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_25 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_251" *)
  (* src = "verilog/rocket_clean.sv:200620.9-200620.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_251 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_253" *)
  (* src = "verilog/rocket_clean.sv:200621.9-200621.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_253 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_255" *)
  (* src = "verilog/rocket_clean.sv:200622.9-200622.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_255 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_257" *)
  (* src = "verilog/rocket_clean.sv:200623.9-200623.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_257 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_259" *)
  (* src = "verilog/rocket_clean.sv:200624.9-200624.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_259 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_26" *)
  (* src = "verilog/rocket_clean.sv:200497.15-200497.40" *)
  wire [31:0] \copy2._id_ctrl_decoder_bit_T_26 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_261" *)
  (* src = "verilog/rocket_clean.sv:200625.9-200625.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_261 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_263" *)
  (* src = "verilog/rocket_clean.sv:200626.9-200626.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_263 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_265" *)
  (* src = "verilog/rocket_clean.sv:200627.9-200627.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_265 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_267" *)
  (* src = "verilog/rocket_clean.sv:200628.9-200628.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_267 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_269" *)
  (* src = "verilog/rocket_clean.sv:200629.9-200629.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_269 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_27" *)
  (* src = "verilog/rocket_clean.sv:200498.9-200498.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_27 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_271" *)
  (* src = "verilog/rocket_clean.sv:200630.9-200630.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_271 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_273" *)
  (* src = "verilog/rocket_clean.sv:200631.9-200631.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_273 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_275" *)
  (* src = "verilog/rocket_clean.sv:200632.9-200632.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_275 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_277" *)
  (* src = "verilog/rocket_clean.sv:200633.9-200633.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_277 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_279" *)
  (* src = "verilog/rocket_clean.sv:200634.9-200634.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_279 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_281" *)
  (* src = "verilog/rocket_clean.sv:200635.9-200635.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_281 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_283" *)
  (* src = "verilog/rocket_clean.sv:200636.9-200636.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_283 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_285" *)
  (* src = "verilog/rocket_clean.sv:200637.9-200637.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_285 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_287" *)
  (* src = "verilog/rocket_clean.sv:200638.9-200638.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_287 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_289" *)
  (* src = "verilog/rocket_clean.sv:200639.9-200639.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_289 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_29" *)
  (* src = "verilog/rocket_clean.sv:200499.9-200499.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_29 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_291" *)
  (* src = "verilog/rocket_clean.sv:200640.9-200640.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_291 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_293" *)
  (* src = "verilog/rocket_clean.sv:200641.9-200641.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_293 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_295" *)
  (* src = "verilog/rocket_clean.sv:200642.9-200642.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_295 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_297" *)
  (* src = "verilog/rocket_clean.sv:200643.9-200643.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_297 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_299" *)
  (* src = "verilog/rocket_clean.sv:200644.9-200644.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_299 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_3" *)
  (* src = "verilog/rocket_clean.sv:200485.9-200485.33" *)
  wire \copy2._id_ctrl_decoder_bit_T_3 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_300" *)
  (* src = "verilog/rocket_clean.sv:200645.9-200645.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_300 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_301" *)
  (* src = "verilog/rocket_clean.sv:200646.9-200646.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_301 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_302" *)
  (* src = "verilog/rocket_clean.sv:200647.9-200647.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_302 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_303" *)
  (* src = "verilog/rocket_clean.sv:200648.9-200648.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_303 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_304" *)
  (* src = "verilog/rocket_clean.sv:200649.9-200649.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_304 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_306" *)
  (* src = "verilog/rocket_clean.sv:200650.9-200650.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_306 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_308" *)
  (* src = "verilog/rocket_clean.sv:200651.9-200651.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_308 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_31" *)
  (* src = "verilog/rocket_clean.sv:200500.9-200500.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_31 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_310" *)
  (* src = "verilog/rocket_clean.sv:200652.9-200652.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_310 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_312" *)
  (* src = "verilog/rocket_clean.sv:200653.9-200653.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_312 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_314" *)
  (* src = "verilog/rocket_clean.sv:200654.9-200654.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_314 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_316" *)
  (* src = "verilog/rocket_clean.sv:200655.9-200655.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_316 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_33" *)
  (* src = "verilog/rocket_clean.sv:200501.9-200501.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_33 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_347" *)
  (* src = "verilog/rocket_clean.sv:200656.9-200656.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_347 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_35" *)
  (* src = "verilog/rocket_clean.sv:200502.9-200502.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_35 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_37" *)
  (* src = "verilog/rocket_clean.sv:200503.9-200503.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_37 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_377" *)
  (* src = "verilog/rocket_clean.sv:200664.9-200664.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_377 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_39" *)
  (* src = "verilog/rocket_clean.sv:200504.9-200504.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_39 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_407" *)
  (* src = "verilog/rocket_clean.sv:200672.9-200672.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_407 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_41" *)
  (* src = "verilog/rocket_clean.sv:200505.9-200505.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_41 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_43" *)
  (* src = "verilog/rocket_clean.sv:200506.9-200506.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_43 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_437" *)
  (* src = "verilog/rocket_clean.sv:200681.9-200681.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_437 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_44" *)
  (* src = "verilog/rocket_clean.sv:200507.15-200507.40" *)
  wire [31:0] \copy2._id_ctrl_decoder_bit_T_44 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_45" *)
  (* src = "verilog/rocket_clean.sv:200508.9-200508.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_45 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_467" *)
  (* src = "verilog/rocket_clean.sv:200690.9-200690.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_467 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_47" *)
  (* src = "verilog/rocket_clean.sv:200509.9-200509.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_47 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_49" *)
  (* src = "verilog/rocket_clean.sv:200510.9-200510.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_49 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_5" *)
  (* src = "verilog/rocket_clean.sv:200486.9-200486.33" *)
  wire \copy2._id_ctrl_decoder_bit_T_5 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_508" *)
  (* src = "verilog/rocket_clean.sv:200832.9-200832.35" *)
  wire \copy2._id_ctrl_decoder_bit_T_508 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_51" *)
  (* src = "verilog/rocket_clean.sv:200511.9-200511.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_51 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_53" *)
  (* src = "verilog/rocket_clean.sv:200512.9-200512.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_53 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_55" *)
  (* src = "verilog/rocket_clean.sv:200513.9-200513.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_55 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_57" *)
  (* src = "verilog/rocket_clean.sv:200514.9-200514.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_57 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_59" *)
  (* src = "verilog/rocket_clean.sv:200515.9-200515.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_59 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_61" *)
  (* src = "verilog/rocket_clean.sv:200516.9-200516.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_61 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_63" *)
  (* src = "verilog/rocket_clean.sv:200517.9-200517.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_63 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_65" *)
  (* src = "verilog/rocket_clean.sv:200518.9-200518.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_65 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_67" *)
  (* src = "verilog/rocket_clean.sv:200519.9-200519.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_67 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_69" *)
  (* src = "verilog/rocket_clean.sv:200520.9-200520.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_69 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_7" *)
  (* src = "verilog/rocket_clean.sv:200487.9-200487.33" *)
  wire \copy2._id_ctrl_decoder_bit_T_7 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_71" *)
  (* src = "verilog/rocket_clean.sv:200521.9-200521.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_71 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_73" *)
  (* src = "verilog/rocket_clean.sv:200522.9-200522.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_73 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_75" *)
  (* src = "verilog/rocket_clean.sv:200523.9-200523.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_75 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_77" *)
  (* src = "verilog/rocket_clean.sv:200524.9-200524.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_77 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_79" *)
  (* src = "verilog/rocket_clean.sv:200525.9-200525.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_79 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_80" *)
  (* src = "verilog/rocket_clean.sv:200526.15-200526.40" *)
  wire [31:0] \copy2._id_ctrl_decoder_bit_T_80 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_81" *)
  (* src = "verilog/rocket_clean.sv:200527.9-200527.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_81 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_83" *)
  (* src = "verilog/rocket_clean.sv:200528.9-200528.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_83 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_85" *)
  (* src = "verilog/rocket_clean.sv:200529.9-200529.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_85 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_86" *)
  wire [26:0] \copy2._id_ctrl_decoder_bit_T_86 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_87" *)
  (* src = "verilog/rocket_clean.sv:200531.9-200531.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_87 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_89" *)
  (* src = "verilog/rocket_clean.sv:200532.9-200532.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_89 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_9" *)
  (* src = "verilog/rocket_clean.sv:200488.9-200488.33" *)
  wire \copy2._id_ctrl_decoder_bit_T_9 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_91" *)
  (* src = "verilog/rocket_clean.sv:200533.9-200533.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_91 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_93" *)
  (* src = "verilog/rocket_clean.sv:200534.9-200534.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_93 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_94" *)
  (* src = "verilog/rocket_clean.sv:200535.15-200535.40" *)
  wire [31:0] \copy2._id_ctrl_decoder_bit_T_94 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_95" *)
  (* src = "verilog/rocket_clean.sv:200536.9-200536.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_95 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_97" *)
  (* src = "verilog/rocket_clean.sv:200537.9-200537.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_97 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_98" *)
  (* src = "verilog/rocket_clean.sv:200538.15-200538.40" *)
  wire [31:0] \copy2._id_ctrl_decoder_bit_T_98 ;
  (* hdlname = "copy2 _id_ctrl_decoder_bit_T_99" *)
  (* src = "verilog/rocket_clean.sv:200539.9-200539.34" *)
  wire \copy2._id_ctrl_decoder_bit_T_99 ;
  (* hdlname = "copy2 _id_illegal_insn_T_11" *)
  (* src = "verilog/rocket_clean.sv:200940.9-200940.30" *)
  wire \copy2._id_illegal_insn_T_11 ;
  (* hdlname = "copy2 _id_illegal_insn_T_12" *)
  (* src = "verilog/rocket_clean.sv:200941.9-200941.30" *)
  wire \copy2._id_illegal_insn_T_12 ;
  (* hdlname = "copy2 _id_illegal_insn_T_15" *)
  (* src = "verilog/rocket_clean.sv:200942.9-200942.30" *)
  wire \copy2._id_illegal_insn_T_15 ;
  (* hdlname = "copy2 _id_illegal_insn_T_16" *)
  (* src = "verilog/rocket_clean.sv:200943.9-200943.30" *)
  wire \copy2._id_illegal_insn_T_16 ;
  (* hdlname = "copy2 _id_illegal_insn_T_18" *)
  (* src = "verilog/rocket_clean.sv:200944.9-200944.30" *)
  wire \copy2._id_illegal_insn_T_18 ;
  (* hdlname = "copy2 _id_illegal_insn_T_4" *)
  (* src = "verilog/rocket_clean.sv:200936.9-200936.29" *)
  wire \copy2._id_illegal_insn_T_4 ;
  (* hdlname = "copy2 _id_illegal_insn_T_42" *)
  (* src = "verilog/rocket_clean.sv:200945.9-200945.30" *)
  wire \copy2._id_illegal_insn_T_42 ;
  (* hdlname = "copy2 _id_illegal_insn_T_43" *)
  (* src = "verilog/rocket_clean.sv:200947.9-200947.30" *)
  wire \copy2._id_illegal_insn_T_43 ;
  (* hdlname = "copy2 _id_illegal_insn_T_45" *)
  (* src = "verilog/rocket_clean.sv:200948.9-200948.30" *)
  wire \copy2._id_illegal_insn_T_45 ;
  (* hdlname = "copy2 _id_illegal_insn_T_5" *)
  (* src = "verilog/rocket_clean.sv:200937.9-200937.29" *)
  wire \copy2._id_illegal_insn_T_5 ;
  (* hdlname = "copy2 _id_illegal_insn_T_8" *)
  (* src = "verilog/rocket_clean.sv:200938.9-200938.29" *)
  wire \copy2._id_illegal_insn_T_8 ;
  (* hdlname = "copy2 _id_illegal_insn_T_9" *)
  (* src = "verilog/rocket_clean.sv:200939.9-200939.29" *)
  wire \copy2._id_illegal_insn_T_9 ;
  (* hdlname = "copy2 _id_rs_T_4" *)
  (* src = "verilog/rocket_clean.sv:200925.15-200925.25" *)
  wire [63:0] \copy2._id_rs_T_4 ;
  (* hdlname = "copy2 _id_rs_T_9" *)
  (* src = "verilog/rocket_clean.sv:200926.15-200926.25" *)
  wire [63:0] \copy2._id_rs_T_9 ;
  (* hdlname = "copy2 _id_sboard_hazard_T" *)
  wire \copy2._id_sboard_hazard_T ;
  (* hdlname = "copy2 _id_sboard_hazard_T_10" *)
  (* src = "verilog/rocket_clean.sv:201079.9-201079.31" *)
  wire \copy2._id_sboard_hazard_T_10 ;
  (* hdlname = "copy2 _id_sboard_hazard_T_12" *)
  (* src = "verilog/rocket_clean.sv:201080.9-201080.31" *)
  wire \copy2._id_sboard_hazard_T_12 ;
  (* hdlname = "copy2 _id_sboard_hazard_T_14" *)
  wire \copy2._id_sboard_hazard_T_14 ;
  (* hdlname = "copy2 _id_sboard_hazard_T_17" *)
  (* src = "verilog/rocket_clean.sv:201082.9-201082.31" *)
  wire \copy2._id_sboard_hazard_T_17 ;
  (* hdlname = "copy2 _id_sboard_hazard_T_19" *)
  (* src = "verilog/rocket_clean.sv:201083.9-201083.31" *)
  wire \copy2._id_sboard_hazard_T_19 ;
  (* hdlname = "copy2 _id_sboard_hazard_T_3" *)
  (* src = "verilog/rocket_clean.sv:201076.9-201076.30" *)
  wire \copy2._id_sboard_hazard_T_3 ;
  (* hdlname = "copy2 _id_sboard_hazard_T_5" *)
  (* src = "verilog/rocket_clean.sv:201077.9-201077.30" *)
  wire \copy2._id_sboard_hazard_T_5 ;
  (* hdlname = "copy2 _id_sboard_hazard_T_7" *)
  wire \copy2._id_sboard_hazard_T_7 ;
  (* hdlname = "copy2 _id_stall_fpu_T_10" *)
  (* src = "verilog/rocket_clean.sv:201250.15-201250.33" *)
  wire [31:0] \copy2._id_stall_fpu_T_10 ;
  (* hdlname = "copy2 _id_stall_fpu_T_11" *)
  (* src = "verilog/rocket_clean.sv:201251.15-201251.33" *)
  wire [31:0] \copy2._id_stall_fpu_T_11 ;
  (* hdlname = "copy2 _id_stall_fpu_T_12" *)
  (* src = "verilog/rocket_clean.sv:201252.9-201252.27" *)
  wire \copy2._id_stall_fpu_T_12 ;
  (* hdlname = "copy2 _id_stall_fpu_T_13" *)
  (* src = "verilog/rocket_clean.sv:201253.15-201253.33" *)
  wire [31:0] \copy2._id_stall_fpu_T_13 ;
  (* hdlname = "copy2 _id_stall_fpu_T_14" *)
  (* src = "verilog/rocket_clean.sv:201254.15-201254.33" *)
  wire [31:0] \copy2._id_stall_fpu_T_14 ;
  (* hdlname = "copy2 _id_stall_fpu_T_15" *)
  (* src = "verilog/rocket_clean.sv:201255.15-201255.33" *)
  wire [31:0] \copy2._id_stall_fpu_T_15 ;
  (* hdlname = "copy2 _id_stall_fpu_T_16" *)
  (* src = "verilog/rocket_clean.sv:201256.15-201256.33" *)
  wire [31:0] \copy2._id_stall_fpu_T_16 ;
  (* hdlname = "copy2 _id_stall_fpu_T_17" *)
  (* src = "verilog/rocket_clean.sv:201257.9-201257.27" *)
  wire \copy2._id_stall_fpu_T_17 ;
  (* hdlname = "copy2 _id_stall_fpu_T_18" *)
  wire \copy2._id_stall_fpu_T_18 ;
  (* hdlname = "copy2 _id_stall_fpu_T_2" *)
  (* src = "verilog/rocket_clean.sv:201244.9-201244.26" *)
  wire \copy2._id_stall_fpu_T_2 ;
  (* hdlname = "copy2 _id_stall_fpu_T_21" *)
  wire \copy2._id_stall_fpu_T_21 ;
  (* hdlname = "copy2 _id_stall_fpu_T_24" *)
  wire \copy2._id_stall_fpu_T_24 ;
  (* hdlname = "copy2 _id_stall_fpu_T_27" *)
  wire \copy2._id_stall_fpu_T_27 ;
  (* hdlname = "copy2 _id_stall_fpu_T_4" *)
  (* src = "verilog/rocket_clean.sv:201245.15-201245.32" *)
  wire [31:0] \copy2._id_stall_fpu_T_4 ;
  (* hdlname = "copy2 _id_stall_fpu_T_5" *)
  (* src = "verilog/rocket_clean.sv:201246.15-201246.32" *)
  wire [31:0] \copy2._id_stall_fpu_T_5 ;
  (* hdlname = "copy2 _id_stall_fpu_T_7" *)
  (* src = "verilog/rocket_clean.sv:201247.9-201247.26" *)
  wire \copy2._id_stall_fpu_T_7 ;
  (* hdlname = "copy2 _id_stall_fpu_T_8" *)
  (* src = "verilog/rocket_clean.sv:201248.15-201248.32" *)
  wire [31:0] \copy2._id_stall_fpu_T_8 ;
  (* hdlname = "copy2 _id_stall_fpu_T_9" *)
  (* src = "verilog/rocket_clean.sv:201249.15-201249.32" *)
  wire [31:0] \copy2._id_stall_fpu_T_9 ;
  (* hdlname = "copy2 _io_imem_btb_update_bits_cfiType_T" *)
  (* src = "verilog/rocket_clean.sv:201259.9-201259.43" *)
  wire \copy2._io_imem_btb_update_bits_cfiType_T ;
  (* hdlname = "copy2 _io_imem_btb_update_bits_cfiType_T_10" *)
  (* src = "verilog/rocket_clean.sv:201261.14-201261.51" *)
  wire [1:0] \copy2._io_imem_btb_update_bits_cfiType_T_10 ;
  (* hdlname = "copy2 _io_imem_btb_update_bits_cfiType_T_5" *)
  (* src = "verilog/rocket_clean.sv:201260.14-201260.50" *)
  wire [4:0] \copy2._io_imem_btb_update_bits_cfiType_T_5 ;
  (* hdlname = "copy2 _io_imem_btb_update_bits_pc_T" *)
  (* src = "verilog/rocket_clean.sv:201263.15-201263.44" *)
  (* unused_bits = "0 1" *)
  wire [38:0] \copy2._io_imem_btb_update_bits_pc_T ;
  (* hdlname = "copy2 _io_imem_btb_update_bits_pc_T_1" *)
  (* src = "verilog/rocket_clean.sv:201264.15-201264.46" *)
  wire [38:0] \copy2._io_imem_btb_update_bits_pc_T_1 ;
  (* hdlname = "copy2 _io_imem_req_bits_pc_T_1" *)
  (* src = "verilog/rocket_clean.sv:201258.15-201258.39" *)
  wire [39:0] \copy2._io_imem_req_bits_pc_T_1 ;
  (* hdlname = "copy2 _mem_br_target_T_1" *)
  (* src = "verilog/rocket_clean.sv:200458.9-200458.27" *)
  wire \copy2._mem_br_target_T_1 ;
  (* hdlname = "copy2 _mem_br_target_T_3" *)
  (* src = "verilog/rocket_clean.sv:200466.15-200466.33" *)
  wire [31:0] \copy2._mem_br_target_T_3 ;
  (* hdlname = "copy2 _mem_br_target_T_5" *)
  (* src = "verilog/rocket_clean.sv:200470.15-200470.33" *)
  wire [31:0] \copy2._mem_br_target_T_5 ;
  (* hdlname = "copy2 _mem_br_target_T_7" *)
  (* src = "verilog/rocket_clean.sv:200472.15-200472.33" *)
  wire [31:0] \copy2._mem_br_target_T_7 ;
  (* hdlname = "copy2 _mem_br_target_T_8" *)
  (* src = "verilog/rocket_clean.sv:200473.15-200473.33" *)
  wire [31:0] \copy2._mem_br_target_T_8 ;
  (* hdlname = "copy2 _mem_npc_T_3" *)
  (* src = "verilog/rocket_clean.sv:200457.15-200457.27" *)
  wire [39:0] \copy2._mem_npc_T_3 ;
  (* hdlname = "copy2 _mem_npc_T_4" *)
  (* src = "verilog/rocket_clean.sv:200477.15-200477.27" *)
  (* unused_bits = "0" *)
  wire [39:0] \copy2._mem_npc_T_4 ;
  (* hdlname = "copy2 _mem_npc_a_T" *)
  (* src = "verilog/rocket_clean.sv:200454.15-200454.27" *)
  wire [63:0] \copy2._mem_npc_a_T ;
  (* hdlname = "copy2 _mem_reg_load_T" *)
  (* src = "verilog/rocket_clean.sv:201166.9-201166.24" *)
  wire \copy2._mem_reg_load_T ;
  (* hdlname = "copy2 _mem_reg_load_T_1" *)
  (* src = "verilog/rocket_clean.sv:201167.9-201167.26" *)
  wire \copy2._mem_reg_load_T_1 ;
  (* hdlname = "copy2 _mem_reg_load_T_10" *)
  (* src = "verilog/rocket_clean.sv:201173.9-201173.27" *)
  wire \copy2._mem_reg_load_T_10 ;
  (* hdlname = "copy2 _mem_reg_load_T_13" *)
  (* src = "verilog/rocket_clean.sv:201174.9-201174.27" *)
  wire \copy2._mem_reg_load_T_13 ;
  (* hdlname = "copy2 _mem_reg_load_T_14" *)
  (* src = "verilog/rocket_clean.sv:201175.9-201175.27" *)
  wire \copy2._mem_reg_load_T_14 ;
  (* hdlname = "copy2 _mem_reg_load_T_15" *)
  (* src = "verilog/rocket_clean.sv:201176.9-201176.27" *)
  wire \copy2._mem_reg_load_T_15 ;
  (* hdlname = "copy2 _mem_reg_load_T_16" *)
  (* src = "verilog/rocket_clean.sv:201177.9-201177.27" *)
  wire \copy2._mem_reg_load_T_16 ;
  (* hdlname = "copy2 _mem_reg_load_T_17" *)
  (* src = "verilog/rocket_clean.sv:201178.9-201178.27" *)
  wire \copy2._mem_reg_load_T_17 ;
  (* hdlname = "copy2 _mem_reg_load_T_18" *)
  (* src = "verilog/rocket_clean.sv:201179.9-201179.27" *)
  wire \copy2._mem_reg_load_T_18 ;
  (* hdlname = "copy2 _mem_reg_load_T_2" *)
  (* src = "verilog/rocket_clean.sv:201168.9-201168.26" *)
  wire \copy2._mem_reg_load_T_2 ;
  (* hdlname = "copy2 _mem_reg_load_T_22" *)
  (* src = "verilog/rocket_clean.sv:201180.9-201180.27" *)
  wire \copy2._mem_reg_load_T_22 ;
  (* hdlname = "copy2 _mem_reg_load_T_23" *)
  (* src = "verilog/rocket_clean.sv:201182.9-201182.27" *)
  wire \copy2._mem_reg_load_T_23 ;
  (* hdlname = "copy2 _mem_reg_load_T_24" *)
  (* src = "verilog/rocket_clean.sv:201183.9-201183.27" *)
  wire \copy2._mem_reg_load_T_24 ;
  (* hdlname = "copy2 _mem_reg_load_T_6" *)
  (* src = "verilog/rocket_clean.sv:201169.9-201169.26" *)
  wire \copy2._mem_reg_load_T_6 ;
  (* hdlname = "copy2 _mem_reg_load_T_7" *)
  (* src = "verilog/rocket_clean.sv:201170.9-201170.26" *)
  wire \copy2._mem_reg_load_T_7 ;
  (* hdlname = "copy2 _mem_reg_load_T_8" *)
  (* src = "verilog/rocket_clean.sv:201171.9-201171.26" *)
  wire \copy2._mem_reg_load_T_8 ;
  (* hdlname = "copy2 _mem_reg_load_T_9" *)
  (* src = "verilog/rocket_clean.sv:201172.9-201172.26" *)
  wire \copy2._mem_reg_load_T_9 ;
  (* hdlname = "copy2 _mem_reg_rs2_T_11" *)
  (* src = "verilog/rocket_clean.sv:201190.15-201190.32" *)
  wire [63:0] \copy2._mem_reg_rs2_T_11 ;
  (* hdlname = "copy2 _mem_reg_rs2_T_12" *)
  (* src = "verilog/rocket_clean.sv:201191.15-201191.32" *)
  wire [63:0] \copy2._mem_reg_rs2_T_12 ;
  (* hdlname = "copy2 _mem_reg_rs2_T_13" *)
  (* src = "verilog/rocket_clean.sv:201192.15-201192.32" *)
  wire [63:0] \copy2._mem_reg_rs2_T_13 ;
  (* hdlname = "copy2 _mem_reg_rs2_T_4" *)
  (* src = "verilog/rocket_clean.sv:201187.15-201187.31" *)
  wire [63:0] \copy2._mem_reg_rs2_T_4 ;
  (* hdlname = "copy2 _mem_reg_rs2_T_8" *)
  (* src = "verilog/rocket_clean.sv:201189.15-201189.31" *)
  wire [63:0] \copy2._mem_reg_rs2_T_8 ;
  (* hdlname = "copy2 _mem_reg_store_T_22" *)
  (* src = "verilog/rocket_clean.sv:201184.9-201184.28" *)
  wire \copy2._mem_reg_store_T_22 ;
  (* hdlname = "copy2 _mem_reg_valid_T" *)
  (* src = "verilog/rocket_clean.sv:201165.9-201165.25" *)
  wire \copy2._mem_reg_valid_T ;
  (* hdlname = "copy2 _mem_reg_wdata_T" *)
  (* src = "verilog/rocket_clean.sv:201186.15-201186.31" *)
  wire [63:0] \copy2._mem_reg_wdata_T ;
  (* hdlname = "copy2 _mem_wrong_npc_T_3" *)
  (* src = "verilog/rocket_clean.sv:200479.9-200479.27" *)
  wire \copy2._mem_wrong_npc_T_3 ;
  (* hdlname = "copy2 _r" *)
  (* src = "verilog/rocket_clean.sv:201066.14-201066.16" *)
  reg [31:0] \copy2._r ;
  (* hdlname = "copy2 _replay_ex_structural_T" *)
  (* src = "verilog/rocket_clean.sv:201149.9-201149.32" *)
  wire \copy2._replay_ex_structural_T ;
  (* hdlname = "copy2 _replay_ex_structural_T_3" *)
  (* src = "verilog/rocket_clean.sv:201150.9-201150.34" *)
  wire \copy2._replay_ex_structural_T_3 ;
  (* hdlname = "copy2 _rf_wdata_T_4" *)
  (* src = "verilog/rocket_clean.sv:201136.15-201136.28" *)
  wire [63:0] \copy2._rf_wdata_T_4 ;
  (* hdlname = "copy2 _rf_wdata_T_5" *)
  (* src = "verilog/rocket_clean.sv:201137.15-201137.28" *)
  wire [63:0] \copy2._rf_wdata_T_5 ;
  (* hdlname = "copy2 _take_pc_mem_T" *)
  (* src = "verilog/rocket_clean.sv:200452.9-200452.23" *)
  wire \copy2._take_pc_mem_T ;
  (* hdlname = "copy2 _tval_any_addr_T" *)
  (* src = "verilog/rocket_clean.sv:201219.9-201219.25" *)
  wire \copy2._tval_any_addr_T ;
  (* hdlname = "copy2 _tval_any_addr_T_1" *)
  (* src = "verilog/rocket_clean.sv:201220.9-201220.27" *)
  wire \copy2._tval_any_addr_T_1 ;
  (* hdlname = "copy2 _tval_any_addr_T_2" *)
  (* src = "verilog/rocket_clean.sv:201221.9-201221.27" *)
  wire \copy2._tval_any_addr_T_2 ;
  (* hdlname = "copy2 _tval_any_addr_T_3" *)
  (* src = "verilog/rocket_clean.sv:201222.9-201222.27" *)
  wire \copy2._tval_any_addr_T_3 ;
  (* hdlname = "copy2 _tval_any_addr_T_6" *)
  (* src = "verilog/rocket_clean.sv:201223.9-201223.27" *)
  wire \copy2._tval_any_addr_T_6 ;
  (* hdlname = "copy2 _wb_reg_replay_T" *)
  (* src = "verilog/rocket_clean.sv:201211.9-201211.25" *)
  wire \copy2._wb_reg_replay_T ;
  (* hdlname = "copy2 _wb_reg_valid_T" *)
  (* src = "verilog/rocket_clean.sv:201210.9-201210.24" *)
  wire \copy2._wb_reg_valid_T ;
  (* hdlname = "copy2 a" *)
  (* src = "verilog/rocket_clean.sv:200455.15-200455.16" *)
  wire [24:0] \copy2.a ;
  (* hdlname = "copy2 a_1" *)
  (* src = "verilog/rocket_clean.sv:201228.15-201228.18" *)
  wire [24:0] \copy2.a_1 ;
  (* hdlname = "copy2 a_2" *)
  (* src = "verilog/rocket_clean.sv:201266.15-201266.18" *)
  wire [24:0] \copy2.a_2 ;
  (* hdlname = "copy2 alu _GEN_1" *)
  wire \copy2.alu._GEN_1 ;
  (* hdlname = "copy2 alu _GEN_10" *)
  wire [55:0] \copy2.alu._GEN_10 ;
  (* hdlname = "copy2 alu _GEN_11" *)
  wire [59:0] \copy2.alu._GEN_11 ;
  (* hdlname = "copy2 alu _GEN_12" *)
  wire [61:0] \copy2.alu._GEN_12 ;
  (* hdlname = "copy2 alu _GEN_13" *)
  wire [62:0] \copy2.alu._GEN_13 ;
  (* hdlname = "copy2 alu _GEN_14" *)
  (* src = "verilog/rocket_clean.sv:199330.15-199330.22" *)
  wire [63:0] \copy2.alu._GEN_14 ;
  (* hdlname = "copy2 alu _GEN_2" *)
  (* src = "verilog/rocket_clean.sv:199255.15-199255.21" *)
  wire [63:0] \copy2.alu._GEN_2 ;
  (* hdlname = "copy2 alu _GEN_3" *)
  wire [47:0] \copy2.alu._GEN_3 ;
  (* hdlname = "copy2 alu _GEN_4" *)
  wire [55:0] \copy2.alu._GEN_4 ;
  (* hdlname = "copy2 alu _GEN_5" *)
  wire [59:0] \copy2.alu._GEN_5 ;
  (* hdlname = "copy2 alu _GEN_6" *)
  wire [61:0] \copy2.alu._GEN_6 ;
  (* hdlname = "copy2 alu _GEN_7" *)
  wire [62:0] \copy2.alu._GEN_7 ;
  (* hdlname = "copy2 alu _GEN_8" *)
  wire [31:0] \copy2.alu._GEN_8 ;
  (* hdlname = "copy2 alu _GEN_9" *)
  wire [47:0] \copy2.alu._GEN_9 ;
  (* hdlname = "copy2 alu _T_10" *)
  (* src = "verilog/rocket_clean.sv:199251.9-199251.14" *)
  wire \copy2.alu._T_10 ;
  (* hdlname = "copy2 alu _T_2" *)
  (* src = "verilog/rocket_clean.sv:199248.9-199248.13" *)
  wire \copy2.alu._T_2 ;
  (* hdlname = "copy2 alu _T_4" *)
  (* src = "verilog/rocket_clean.sv:199249.15-199249.19" *)
  wire [31:0] \copy2.alu._T_4 ;
  (* hdlname = "copy2 alu _T_7" *)
  (* src = "verilog/rocket_clean.sv:199250.15-199250.19" *)
  wire [31:0] \copy2.alu._T_7 ;
  (* hdlname = "copy2 alu _in2_inv_T_1" *)
  (* src = "verilog/rocket_clean.sv:199239.15-199239.27" *)
  wire [63:0] \copy2.alu._in2_inv_T_1 ;
  (* hdlname = "copy2 alu _io_adder_out_T_1" *)
  (* src = "verilog/rocket_clean.sv:199242.15-199242.32" *)
  wire [63:0] \copy2.alu._io_adder_out_T_1 ;
  (* hdlname = "copy2 alu _io_cmp_out_T_4" *)
  (* src = "verilog/rocket_clean.sv:199247.9-199247.24" *)
  wire \copy2.alu._io_cmp_out_T_4 ;
  (* hdlname = "copy2 alu _io_out_T_2" *)
  (* src = "verilog/rocket_clean.sv:199334.15-199334.26" *)
  wire [31:0] \copy2.alu._io_out_T_2 ;
  (* hdlname = "copy2 alu _io_out_T_4" *)
  (* src = "verilog/rocket_clean.sv:199335.15-199335.26" *)
  wire [63:0] \copy2.alu._io_out_T_4 ;
  (* hdlname = "copy2 alu _logic_T_1" *)
  (* src = "verilog/rocket_clean.sv:199323.9-199323.19" *)
  wire \copy2.alu._logic_T_1 ;
  (* hdlname = "copy2 alu _logic_T_3" *)
  (* src = "verilog/rocket_clean.sv:199324.15-199324.25" *)
  wire [63:0] \copy2.alu._logic_T_3 ;
  (* hdlname = "copy2 alu _logic_T_7" *)
  (* src = "verilog/rocket_clean.sv:199325.15-199325.25" *)
  wire [63:0] \copy2.alu._logic_T_7 ;
  (* hdlname = "copy2 alu _logic_T_8" *)
  (* src = "verilog/rocket_clean.sv:199326.15-199326.25" *)
  wire [63:0] \copy2.alu._logic_T_8 ;
  (* hdlname = "copy2 alu _shift_logic_T" *)
  (* src = "verilog/rocket_clean.sv:199328.9-199328.23" *)
  wire \copy2.alu._shift_logic_T ;
  (* hdlname = "copy2 alu _shift_logic_T_1" *)
  (* src = "verilog/rocket_clean.sv:199329.9-199329.25" *)
  wire \copy2.alu._shift_logic_T_1 ;
  (* hdlname = "copy2 alu _shift_logic_T_2" *)
  (* src = "verilog/rocket_clean.sv:199331.15-199331.31" *)
  wire [63:0] \copy2.alu._shift_logic_T_2 ;
  (* hdlname = "copy2 alu _shin_T_10" *)
  (* src = "verilog/rocket_clean.sv:199258.15-199258.25" *)
  wire [63:0] \copy2.alu._shin_T_10 ;
  (* hdlname = "copy2 alu _shin_T_11" *)
  (* src = "verilog/rocket_clean.sv:199259.15-199259.25" *)
  wire [63:0] \copy2.alu._shin_T_11 ;
  (* hdlname = "copy2 alu _shin_T_16" *)
  wire [47:0] \copy2.alu._shin_T_16 ;
  (* hdlname = "copy2 alu _shin_T_18" *)
  (* src = "verilog/rocket_clean.sv:199262.15-199262.25" *)
  wire [63:0] \copy2.alu._shin_T_18 ;
  (* hdlname = "copy2 alu _shin_T_2" *)
  (* src = "verilog/rocket_clean.sv:199254.9-199254.18" *)
  wire \copy2.alu._shin_T_2 ;
  (* hdlname = "copy2 alu _shin_T_20" *)
  (* src = "verilog/rocket_clean.sv:199263.15-199263.25" *)
  wire [63:0] \copy2.alu._shin_T_20 ;
  (* hdlname = "copy2 alu _shin_T_21" *)
  (* src = "verilog/rocket_clean.sv:199264.15-199264.25" *)
  wire [63:0] \copy2.alu._shin_T_21 ;
  (* hdlname = "copy2 alu _shin_T_26" *)
  wire [55:0] \copy2.alu._shin_T_26 ;
  (* hdlname = "copy2 alu _shin_T_28" *)
  (* src = "verilog/rocket_clean.sv:199267.15-199267.25" *)
  wire [63:0] \copy2.alu._shin_T_28 ;
  (* hdlname = "copy2 alu _shin_T_30" *)
  (* src = "verilog/rocket_clean.sv:199268.15-199268.25" *)
  wire [63:0] \copy2.alu._shin_T_30 ;
  (* hdlname = "copy2 alu _shin_T_31" *)
  (* src = "verilog/rocket_clean.sv:199269.15-199269.25" *)
  wire [63:0] \copy2.alu._shin_T_31 ;
  (* hdlname = "copy2 alu _shin_T_36" *)
  wire [59:0] \copy2.alu._shin_T_36 ;
  (* hdlname = "copy2 alu _shin_T_38" *)
  (* src = "verilog/rocket_clean.sv:199272.15-199272.25" *)
  wire [63:0] \copy2.alu._shin_T_38 ;
  (* hdlname = "copy2 alu _shin_T_40" *)
  (* src = "verilog/rocket_clean.sv:199273.15-199273.25" *)
  wire [63:0] \copy2.alu._shin_T_40 ;
  (* hdlname = "copy2 alu _shin_T_41" *)
  (* src = "verilog/rocket_clean.sv:199274.15-199274.25" *)
  wire [63:0] \copy2.alu._shin_T_41 ;
  (* hdlname = "copy2 alu _shin_T_46" *)
  wire [61:0] \copy2.alu._shin_T_46 ;
  (* hdlname = "copy2 alu _shin_T_48" *)
  (* src = "verilog/rocket_clean.sv:199277.15-199277.25" *)
  wire [63:0] \copy2.alu._shin_T_48 ;
  (* hdlname = "copy2 alu _shin_T_50" *)
  (* src = "verilog/rocket_clean.sv:199278.15-199278.25" *)
  wire [63:0] \copy2.alu._shin_T_50 ;
  (* hdlname = "copy2 alu _shin_T_51" *)
  (* src = "verilog/rocket_clean.sv:199279.15-199279.25" *)
  wire [63:0] \copy2.alu._shin_T_51 ;
  (* hdlname = "copy2 alu _shin_T_56" *)
  wire [62:0] \copy2.alu._shin_T_56 ;
  (* hdlname = "copy2 alu _shin_T_58" *)
  (* src = "verilog/rocket_clean.sv:199282.15-199282.25" *)
  wire [63:0] \copy2.alu._shin_T_58 ;
  (* hdlname = "copy2 alu _shin_T_6" *)
  (* src = "verilog/rocket_clean.sv:199256.15-199256.24" *)
  wire [63:0] \copy2.alu._shin_T_6 ;
  (* hdlname = "copy2 alu _shin_T_60" *)
  (* src = "verilog/rocket_clean.sv:199283.15-199283.25" *)
  wire [63:0] \copy2.alu._shin_T_60 ;
  (* hdlname = "copy2 alu _shin_T_61" *)
  (* src = "verilog/rocket_clean.sv:199284.15-199284.25" *)
  wire [63:0] \copy2.alu._shin_T_61 ;
  (* hdlname = "copy2 alu _shin_T_8" *)
  (* src = "verilog/rocket_clean.sv:199257.15-199257.24" *)
  wire [63:0] \copy2.alu._shin_T_8 ;
  (* hdlname = "copy2 alu _shout_T_3" *)
  (* src = "verilog/rocket_clean.sv:199320.15-199320.25" *)
  wire [63:0] \copy2.alu._shout_T_3 ;
  (* hdlname = "copy2 alu _shout_T_5" *)
  (* src = "verilog/rocket_clean.sv:199321.15-199321.25" *)
  wire [63:0] \copy2.alu._shout_T_5 ;
  (* hdlname = "copy2 alu _shout_l_T_13" *)
  wire [47:0] \copy2.alu._shout_l_T_13 ;
  (* hdlname = "copy2 alu _shout_l_T_15" *)
  (* src = "verilog/rocket_clean.sv:199297.15-199297.28" *)
  wire [63:0] \copy2.alu._shout_l_T_15 ;
  (* hdlname = "copy2 alu _shout_l_T_17" *)
  (* src = "verilog/rocket_clean.sv:199298.15-199298.28" *)
  wire [63:0] \copy2.alu._shout_l_T_17 ;
  (* hdlname = "copy2 alu _shout_l_T_18" *)
  (* src = "verilog/rocket_clean.sv:199299.15-199299.28" *)
  wire [63:0] \copy2.alu._shout_l_T_18 ;
  (* hdlname = "copy2 alu _shout_l_T_23" *)
  wire [55:0] \copy2.alu._shout_l_T_23 ;
  (* hdlname = "copy2 alu _shout_l_T_25" *)
  (* src = "verilog/rocket_clean.sv:199302.15-199302.28" *)
  wire [63:0] \copy2.alu._shout_l_T_25 ;
  (* hdlname = "copy2 alu _shout_l_T_27" *)
  (* src = "verilog/rocket_clean.sv:199303.15-199303.28" *)
  wire [63:0] \copy2.alu._shout_l_T_27 ;
  (* hdlname = "copy2 alu _shout_l_T_28" *)
  (* src = "verilog/rocket_clean.sv:199304.15-199304.28" *)
  wire [63:0] \copy2.alu._shout_l_T_28 ;
  (* hdlname = "copy2 alu _shout_l_T_3" *)
  wire [31:0] \copy2.alu._shout_l_T_3 ;
  (* hdlname = "copy2 alu _shout_l_T_33" *)
  wire [59:0] \copy2.alu._shout_l_T_33 ;
  (* hdlname = "copy2 alu _shout_l_T_35" *)
  (* src = "verilog/rocket_clean.sv:199307.15-199307.28" *)
  wire [63:0] \copy2.alu._shout_l_T_35 ;
  (* hdlname = "copy2 alu _shout_l_T_37" *)
  (* src = "verilog/rocket_clean.sv:199308.15-199308.28" *)
  wire [63:0] \copy2.alu._shout_l_T_37 ;
  (* hdlname = "copy2 alu _shout_l_T_38" *)
  (* src = "verilog/rocket_clean.sv:199309.15-199309.28" *)
  wire [63:0] \copy2.alu._shout_l_T_38 ;
  (* hdlname = "copy2 alu _shout_l_T_43" *)
  wire [61:0] \copy2.alu._shout_l_T_43 ;
  (* hdlname = "copy2 alu _shout_l_T_45" *)
  (* src = "verilog/rocket_clean.sv:199312.15-199312.28" *)
  wire [63:0] \copy2.alu._shout_l_T_45 ;
  (* hdlname = "copy2 alu _shout_l_T_47" *)
  (* src = "verilog/rocket_clean.sv:199313.15-199313.28" *)
  wire [63:0] \copy2.alu._shout_l_T_47 ;
  (* hdlname = "copy2 alu _shout_l_T_48" *)
  (* src = "verilog/rocket_clean.sv:199314.15-199314.28" *)
  wire [63:0] \copy2.alu._shout_l_T_48 ;
  (* hdlname = "copy2 alu _shout_l_T_5" *)
  (* src = "verilog/rocket_clean.sv:199292.15-199292.27" *)
  wire [63:0] \copy2.alu._shout_l_T_5 ;
  (* hdlname = "copy2 alu _shout_l_T_53" *)
  wire [62:0] \copy2.alu._shout_l_T_53 ;
  (* hdlname = "copy2 alu _shout_l_T_55" *)
  (* src = "verilog/rocket_clean.sv:199317.15-199317.28" *)
  wire [63:0] \copy2.alu._shout_l_T_55 ;
  (* hdlname = "copy2 alu _shout_l_T_57" *)
  (* src = "verilog/rocket_clean.sv:199318.15-199318.28" *)
  wire [63:0] \copy2.alu._shout_l_T_57 ;
  (* hdlname = "copy2 alu _shout_l_T_7" *)
  (* src = "verilog/rocket_clean.sv:199293.15-199293.27" *)
  wire [63:0] \copy2.alu._shout_l_T_7 ;
  (* hdlname = "copy2 alu _shout_l_T_8" *)
  (* src = "verilog/rocket_clean.sv:199294.15-199294.27" *)
  wire [63:0] \copy2.alu._shout_l_T_8 ;
  (* hdlname = "copy2 alu _shout_r_T_2" *)
  (* src = "verilog/rocket_clean.sv:199286.9-199286.21" *)
  wire \copy2.alu._shout_r_T_2 ;
  (* hdlname = "copy2 alu _shout_r_T_4" *)
  (* src = "verilog/rocket_clean.sv:199287.15-199287.27" *)
  wire [64:0] \copy2.alu._shout_r_T_4 ;
  (* hdlname = "copy2 alu _shout_r_T_5" *)
  (* src = "verilog/rocket_clean.sv:199288.15-199288.27" *)
  (* unused_bits = "64" *)
  wire [64:0] \copy2.alu._shout_r_T_5 ;
  (* hdlname = "copy2 alu _slt_T_7" *)
  (* src = "verilog/rocket_clean.sv:199244.9-199244.17" *)
  wire \copy2.alu._slt_T_7 ;
  (* hdlname = "copy2 alu in1_xor_in2" *)
  (* src = "verilog/rocket_clean.sv:199241.15-199241.26" *)
  wire [63:0] \copy2.alu.in1_xor_in2 ;
  (* hdlname = "copy2 alu in2_inv" *)
  (* src = "verilog/rocket_clean.sv:199240.15-199240.22" *)
  wire [63:0] \copy2.alu.in2_inv ;
  (* hdlname = "copy2 alu io_adder_out" *)
  (* src = "verilog/rocket_clean.sv:199236.17-199236.29" *)
  wire [63:0] \copy2.alu.io_adder_out ;
  (* hdlname = "copy2 alu io_cmp_out" *)
  (* src = "verilog/rocket_clean.sv:199237.17-199237.27" *)
  wire \copy2.alu.io_cmp_out ;
  (* hdlname = "copy2 alu io_dw" *)
  (* src = "verilog/rocket_clean.sv:199231.17-199231.22" *)
  wire \copy2.alu.io_dw ;
  (* hdlname = "copy2 alu io_fn" *)
  (* src = "verilog/rocket_clean.sv:199232.17-199232.22" *)
  wire [3:0] \copy2.alu.io_fn ;
  (* hdlname = "copy2 alu io_in1" *)
  (* src = "verilog/rocket_clean.sv:199234.17-199234.23" *)
  wire [63:0] \copy2.alu.io_in1 ;
  (* hdlname = "copy2 alu io_in2" *)
  (* src = "verilog/rocket_clean.sv:199233.17-199233.23" *)
  wire [63:0] \copy2.alu.io_in2 ;
  (* hdlname = "copy2 alu io_out" *)
  (* src = "verilog/rocket_clean.sv:199235.17-199235.23" *)
  wire [63:0] \copy2.alu.io_out ;
  (* hdlname = "copy2 alu logic_" *)
  (* src = "verilog/rocket_clean.sv:199327.15-199327.21" *)
  wire [63:0] \copy2.alu.logic_ ;
  (* hdlname = "copy2 alu out" *)
  (* src = "verilog/rocket_clean.sv:199333.15-199333.18" *)
  wire [63:0] \copy2.alu.out ;
  (* hdlname = "copy2 alu shamt" *)
  (* src = "verilog/rocket_clean.sv:199252.14-199252.19" *)
  wire [5:0] \copy2.alu.shamt ;
  (* hdlname = "copy2 alu shift_logic" *)
  (* src = "verilog/rocket_clean.sv:199332.15-199332.26" *)
  wire [63:0] \copy2.alu.shift_logic ;
  (* hdlname = "copy2 alu shin" *)
  (* src = "verilog/rocket_clean.sv:199285.15-199285.19" *)
  wire [63:0] \copy2.alu.shin ;
  (* hdlname = "copy2 alu shin_r" *)
  (* src = "verilog/rocket_clean.sv:199253.15-199253.21" *)
  wire [63:0] \copy2.alu.shin_r ;
  (* hdlname = "copy2 alu shout" *)
  (* src = "verilog/rocket_clean.sv:199322.15-199322.20" *)
  wire [63:0] \copy2.alu.shout ;
  (* hdlname = "copy2 alu shout_l" *)
  (* src = "verilog/rocket_clean.sv:199319.15-199319.22" *)
  wire [63:0] \copy2.alu.shout_l ;
  (* hdlname = "copy2 alu shout_r" *)
  (* src = "verilog/rocket_clean.sv:199289.15-199289.22" *)
  wire [63:0] \copy2.alu.shout_r ;
  (* hdlname = "copy2 alu slt" *)
  (* src = "verilog/rocket_clean.sv:199245.9-199245.12" *)
  wire \copy2.alu.slt ;
  (* hdlname = "copy2 alu_io_adder_out" *)
  (* src = "verilog/rocket_clean.sv:200335.15-200335.31" *)
  (* unused_bits = "40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.alu_io_adder_out ;
  (* hdlname = "copy2 alu_io_cmp_out" *)
  (* src = "verilog/rocket_clean.sv:200336.9-200336.23" *)
  wire \copy2.alu_io_cmp_out ;
  (* hdlname = "copy2 alu_io_dw" *)
  (* src = "verilog/rocket_clean.sv:200330.9-200330.18" *)
  wire \copy2.alu_io_dw ;
  (* hdlname = "copy2 alu_io_fn" *)
  (* src = "verilog/rocket_clean.sv:200331.14-200331.23" *)
  wire [3:0] \copy2.alu_io_fn ;
  (* hdlname = "copy2 alu_io_in1" *)
  (* src = "verilog/rocket_clean.sv:200333.15-200333.25" *)
  wire [63:0] \copy2.alu_io_in1 ;
  (* hdlname = "copy2 alu_io_in2" *)
  (* src = "verilog/rocket_clean.sv:200332.15-200332.25" *)
  wire [63:0] \copy2.alu_io_in2 ;
  (* hdlname = "copy2 alu_io_out" *)
  (* src = "verilog/rocket_clean.sv:200334.15-200334.25" *)
  wire [63:0] \copy2.alu_io_out ;
  (* hdlname = "copy2 blocked" *)
  (* src = "verilog/rocket_clean.sv:201099.8-201099.15" *)
  reg \copy2.blocked ;
  (* hdlname = "copy2 bpu _GEN_11" *)
  (* src = "verilog/rocket_clean.sv:199208.15-199208.22" *)
  wire [38:0] \copy2.bpu._GEN_11 ;
  (* hdlname = "copy2 bpu _en_T_1" *)
  (* src = "verilog/rocket_clean.sv:199199.14-199199.21" *)
  wire [3:0] \copy2.bpu._en_T_1 ;
  (* hdlname = "copy2 bpu _en_T_2" *)
  wire \copy2.bpu._en_T_2 ;
  (* hdlname = "copy2 bpu _io_xcpt_ld_T" *)
  (* src = "verilog/rocket_clean.sv:199222.9-199222.22" *)
  wire \copy2.bpu._io_xcpt_ld_T ;
  (* hdlname = "copy2 bpu _r_T_10" *)
  (* src = "verilog/rocket_clean.sv:199205.9-199205.16" *)
  wire \copy2.bpu._r_T_10 ;
  (* hdlname = "copy2 bpu _r_T_12" *)
  (* src = "verilog/rocket_clean.sv:199206.9-199206.16" *)
  wire \copy2.bpu._r_T_12 ;
  (* hdlname = "copy2 bpu _r_T_13" *)
  (* src = "verilog/rocket_clean.sv:199207.14-199207.21" *)
  wire [3:0] \copy2.bpu._r_T_13 ;
  (* hdlname = "copy2 bpu _r_T_14" *)
  (* src = "verilog/rocket_clean.sv:199209.15-199209.22" *)
  wire [38:0] \copy2.bpu._r_T_14 ;
  (* hdlname = "copy2 bpu _r_T_15" *)
  (* src = "verilog/rocket_clean.sv:199210.15-199210.22" *)
  wire [38:0] \copy2.bpu._r_T_15 ;
  (* hdlname = "copy2 bpu _r_T_24" *)
  (* src = "verilog/rocket_clean.sv:199211.15-199211.22" *)
  wire [38:0] \copy2.bpu._r_T_24 ;
  (* hdlname = "copy2 bpu _r_T_25" *)
  (* src = "verilog/rocket_clean.sv:199212.9-199212.16" *)
  wire \copy2.bpu._r_T_25 ;
  (* hdlname = "copy2 bpu _r_T_26" *)
  (* src = "verilog/rocket_clean.sv:199213.9-199213.16" *)
  wire \copy2.bpu._r_T_26 ;
  (* hdlname = "copy2 bpu _r_T_4" *)
  (* src = "verilog/rocket_clean.sv:199202.9-199202.15" *)
  wire \copy2.bpu._r_T_4 ;
  (* hdlname = "copy2 bpu _r_T_5" *)
  (* src = "verilog/rocket_clean.sv:199203.15-199203.21" *)
  wire [38:0] \copy2.bpu._r_T_5 ;
  (* hdlname = "copy2 bpu _r_T_8" *)
  (* src = "verilog/rocket_clean.sv:199204.9-199204.15" *)
  wire \copy2.bpu._r_T_8 ;
  (* hdlname = "copy2 bpu _x_T_14" *)
  (* src = "verilog/rocket_clean.sv:199218.15-199218.22" *)
  wire [38:0] \copy2.bpu._x_T_14 ;
  (* hdlname = "copy2 bpu _x_T_25" *)
  (* src = "verilog/rocket_clean.sv:199219.9-199219.16" *)
  wire \copy2.bpu._x_T_25 ;
  (* hdlname = "copy2 bpu _x_T_26" *)
  (* src = "verilog/rocket_clean.sv:199220.9-199220.16" *)
  wire \copy2.bpu._x_T_26 ;
  (* hdlname = "copy2 bpu _x_T_4" *)
  (* src = "verilog/rocket_clean.sv:199216.9-199216.15" *)
  wire \copy2.bpu._x_T_4 ;
  (* hdlname = "copy2 bpu _x_T_5" *)
  (* src = "verilog/rocket_clean.sv:199217.15-199217.21" *)
  wire [38:0] \copy2.bpu._x_T_5 ;
  (* hdlname = "copy2 bpu en" *)
  (* src = "verilog/rocket_clean.sv:199201.9-199201.11" *)
  wire \copy2.bpu.en ;
  (* hdlname = "copy2 bpu io_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:199189.17-199189.32" *)
  wire [38:0] \copy2.bpu.io_bp_0_address ;
  (* hdlname = "copy2 bpu io_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:199181.17-199181.39" *)
  wire \copy2.bpu.io_bp_0_control_action ;
  (* hdlname = "copy2 bpu io_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:199183.17-199183.34" *)
  wire \copy2.bpu.io_bp_0_control_m ;
  (* hdlname = "copy2 bpu io_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:199188.17-199188.34" *)
  wire \copy2.bpu.io_bp_0_control_r ;
  (* hdlname = "copy2 bpu io_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:199184.17-199184.34" *)
  wire \copy2.bpu.io_bp_0_control_s ;
  (* hdlname = "copy2 bpu io_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:199182.17-199182.39" *)
  wire [1:0] \copy2.bpu.io_bp_0_control_tmatch ;
  (* hdlname = "copy2 bpu io_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:199185.17-199185.34" *)
  wire \copy2.bpu.io_bp_0_control_u ;
  (* hdlname = "copy2 bpu io_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:199187.17-199187.34" *)
  wire \copy2.bpu.io_bp_0_control_w ;
  (* hdlname = "copy2 bpu io_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:199186.17-199186.34" *)
  wire \copy2.bpu.io_bp_0_control_x ;
  (* hdlname = "copy2 bpu io_debug_if" *)
  (* src = "verilog/rocket_clean.sv:199195.17-199195.28" *)
  wire \copy2.bpu.io_debug_if ;
  (* hdlname = "copy2 bpu io_debug_ld" *)
  (* src = "verilog/rocket_clean.sv:199196.17-199196.28" *)
  wire \copy2.bpu.io_debug_ld ;
  (* hdlname = "copy2 bpu io_debug_st" *)
  (* src = "verilog/rocket_clean.sv:199197.17-199197.28" *)
  wire \copy2.bpu.io_debug_st ;
  (* hdlname = "copy2 bpu io_ea" *)
  (* src = "verilog/rocket_clean.sv:199191.17-199191.22" *)
  wire [38:0] \copy2.bpu.io_ea ;
  (* hdlname = "copy2 bpu io_pc" *)
  (* src = "verilog/rocket_clean.sv:199190.17-199190.22" *)
  wire [38:0] \copy2.bpu.io_pc ;
  (* hdlname = "copy2 bpu io_status_debug" *)
  (* src = "verilog/rocket_clean.sv:199179.17-199179.32" *)
  wire \copy2.bpu.io_status_debug ;
  (* hdlname = "copy2 bpu io_status_prv" *)
  (* src = "verilog/rocket_clean.sv:199180.17-199180.30" *)
  wire [1:0] \copy2.bpu.io_status_prv ;
  (* hdlname = "copy2 bpu io_xcpt_if" *)
  (* src = "verilog/rocket_clean.sv:199192.17-199192.27" *)
  wire \copy2.bpu.io_xcpt_if ;
  (* hdlname = "copy2 bpu io_xcpt_ld" *)
  (* src = "verilog/rocket_clean.sv:199193.17-199193.27" *)
  wire \copy2.bpu.io_xcpt_ld ;
  (* hdlname = "copy2 bpu io_xcpt_st" *)
  (* src = "verilog/rocket_clean.sv:199194.17-199194.27" *)
  wire \copy2.bpu.io_xcpt_st ;
  (* hdlname = "copy2 bpu r" *)
  (* src = "verilog/rocket_clean.sv:199214.9-199214.10" *)
  wire \copy2.bpu.r ;
  (* hdlname = "copy2 bpu w" *)
  (* src = "verilog/rocket_clean.sv:199215.9-199215.10" *)
  wire \copy2.bpu.w ;
  (* hdlname = "copy2 bpu x" *)
  (* src = "verilog/rocket_clean.sv:199221.9-199221.10" *)
  wire \copy2.bpu.x ;
  (* hdlname = "copy2 bpu_io_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:200321.15-200321.34" *)
  wire [38:0] \copy2.bpu_io_bp_0_address ;
  (* hdlname = "copy2 bpu_io_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:200313.9-200313.35" *)
  wire \copy2.bpu_io_bp_0_control_action ;
  (* hdlname = "copy2 bpu_io_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:200315.9-200315.30" *)
  wire \copy2.bpu_io_bp_0_control_m ;
  (* hdlname = "copy2 bpu_io_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:200320.9-200320.30" *)
  wire \copy2.bpu_io_bp_0_control_r ;
  (* hdlname = "copy2 bpu_io_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:200316.9-200316.30" *)
  wire \copy2.bpu_io_bp_0_control_s ;
  (* hdlname = "copy2 bpu_io_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:200314.14-200314.40" *)
  wire [1:0] \copy2.bpu_io_bp_0_control_tmatch ;
  (* hdlname = "copy2 bpu_io_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:200317.9-200317.30" *)
  wire \copy2.bpu_io_bp_0_control_u ;
  (* hdlname = "copy2 bpu_io_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:200319.9-200319.30" *)
  wire \copy2.bpu_io_bp_0_control_w ;
  (* hdlname = "copy2 bpu_io_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:200318.9-200318.30" *)
  wire \copy2.bpu_io_bp_0_control_x ;
  (* hdlname = "copy2 bpu_io_debug_if" *)
  (* src = "verilog/rocket_clean.sv:200327.9-200327.24" *)
  wire \copy2.bpu_io_debug_if ;
  (* hdlname = "copy2 bpu_io_debug_ld" *)
  (* src = "verilog/rocket_clean.sv:200328.9-200328.24" *)
  wire \copy2.bpu_io_debug_ld ;
  (* hdlname = "copy2 bpu_io_debug_st" *)
  (* src = "verilog/rocket_clean.sv:200329.9-200329.24" *)
  wire \copy2.bpu_io_debug_st ;
  (* hdlname = "copy2 bpu_io_ea" *)
  (* src = "verilog/rocket_clean.sv:200323.15-200323.24" *)
  wire [38:0] \copy2.bpu_io_ea ;
  (* hdlname = "copy2 bpu_io_pc" *)
  (* src = "verilog/rocket_clean.sv:200322.15-200322.24" *)
  wire [38:0] \copy2.bpu_io_pc ;
  (* hdlname = "copy2 bpu_io_status_debug" *)
  (* src = "verilog/rocket_clean.sv:200311.9-200311.28" *)
  wire \copy2.bpu_io_status_debug ;
  (* hdlname = "copy2 bpu_io_status_prv" *)
  (* src = "verilog/rocket_clean.sv:200312.14-200312.31" *)
  wire [1:0] \copy2.bpu_io_status_prv ;
  (* hdlname = "copy2 bpu_io_xcpt_if" *)
  (* src = "verilog/rocket_clean.sv:200324.9-200324.23" *)
  wire \copy2.bpu_io_xcpt_if ;
  (* hdlname = "copy2 bpu_io_xcpt_ld" *)
  (* src = "verilog/rocket_clean.sv:200325.9-200325.23" *)
  wire \copy2.bpu_io_xcpt_ld ;
  (* hdlname = "copy2 bpu_io_xcpt_st" *)
  (* src = "verilog/rocket_clean.sv:200326.9-200326.23" *)
  wire \copy2.bpu_io_xcpt_st ;
  (* hdlname = "copy2 clock" *)
  (* src = "verilog/rocket_clean.sv:199855.17-199855.22" *)
  wire \copy2.clock ;
  (* hdlname = "copy2 coreMonitorBundle_inst" *)
  (* src = "verilog/rocket_clean.sv:201286.15-201286.37" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy2.coreMonitorBundle_inst ;
  (* hdlname = "copy2 coreMonitorBundle_pc" *)
  (* src = "verilog/rocket_clean.sv:201272.15-201272.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.coreMonitorBundle_pc ;
  (* hdlname = "copy2 csr _GEN_0" *)
  wire [5:0] \copy2.csr._GEN_0 ;
  (* hdlname = "copy2 csr _GEN_1" *)
  (* src = "verilog/rocket_clean.sv:197289.15-197289.21" *)
  wire [57:0] \copy2.csr._GEN_1 ;
  (* hdlname = "copy2 csr _GEN_147" *)
  (* src = "verilog/rocket_clean.sv:197691.9-197691.17" *)
  wire \copy2.csr._GEN_147 ;
  (* hdlname = "copy2 csr _GEN_148" *)
  (* src = "verilog/rocket_clean.sv:197692.15-197692.23" *)
  wire [39:0] \copy2.csr._GEN_148 ;
  (* hdlname = "copy2 csr _GEN_150" *)
  (* src = "verilog/rocket_clean.sv:197693.14-197693.22" *)
  wire [1:0] \copy2.csr._GEN_150 ;
  (* hdlname = "copy2 csr _GEN_152" *)
  (* src = "verilog/rocket_clean.sv:197191.14-197191.22" *)
  wire [1:0] \copy2.csr._GEN_152 ;
  (* hdlname = "copy2 csr _GEN_167" *)
  (* src = "verilog/rocket_clean.sv:197694.15-197694.23" *)
  wire [39:0] \copy2.csr._GEN_167 ;
  (* hdlname = "copy2 csr _GEN_168" *)
  (* src = "verilog/rocket_clean.sv:197695.15-197695.23" *)
  wire [63:0] \copy2.csr._GEN_168 ;
  (* hdlname = "copy2 csr _GEN_169" *)
  (* src = "verilog/rocket_clean.sv:197696.15-197696.23" *)
  wire [39:0] \copy2.csr._GEN_169 ;
  (* hdlname = "copy2 csr _GEN_171" *)
  (* src = "verilog/rocket_clean.sv:197697.9-197697.17" *)
  wire \copy2.csr._GEN_171 ;
  (* hdlname = "copy2 csr _GEN_172" *)
  wire \copy2.csr._GEN_172 ;
  (* hdlname = "copy2 csr _GEN_173" *)
  (* src = "verilog/rocket_clean.sv:197699.9-197699.17" *)
  wire \copy2.csr._GEN_173 ;
  (* hdlname = "copy2 csr _GEN_176" *)
  (* src = "verilog/rocket_clean.sv:197700.15-197700.23" *)
  wire [39:0] \copy2.csr._GEN_176 ;
  (* hdlname = "copy2 csr _GEN_177" *)
  (* src = "verilog/rocket_clean.sv:197701.15-197701.23" *)
  wire [63:0] \copy2.csr._GEN_177 ;
  (* hdlname = "copy2 csr _GEN_178" *)
  (* src = "verilog/rocket_clean.sv:197702.15-197702.23" *)
  wire [39:0] \copy2.csr._GEN_178 ;
  (* hdlname = "copy2 csr _GEN_180" *)
  (* src = "verilog/rocket_clean.sv:197703.9-197703.17" *)
  wire \copy2.csr._GEN_180 ;
  (* hdlname = "copy2 csr _GEN_181" *)
  (* src = "verilog/rocket_clean.sv:197704.14-197704.22" *)
  wire [1:0] \copy2.csr._GEN_181 ;
  (* hdlname = "copy2 csr _GEN_182" *)
  (* src = "verilog/rocket_clean.sv:197705.9-197705.17" *)
  wire \copy2.csr._GEN_182 ;
  (* hdlname = "copy2 csr _GEN_184" *)
  (* src = "verilog/rocket_clean.sv:197706.9-197706.17" *)
  wire \copy2.csr._GEN_184 ;
  (* hdlname = "copy2 csr _GEN_185" *)
  (* src = "verilog/rocket_clean.sv:197707.15-197707.23" *)
  wire [39:0] \copy2.csr._GEN_185 ;
  (* hdlname = "copy2 csr _GEN_187" *)
  (* src = "verilog/rocket_clean.sv:197708.14-197708.22" *)
  wire [1:0] \copy2.csr._GEN_187 ;
  (* hdlname = "copy2 csr _GEN_189" *)
  (* src = "verilog/rocket_clean.sv:197192.14-197192.22" *)
  wire [1:0] \copy2.csr._GEN_189 ;
  (* hdlname = "copy2 csr _GEN_2" *)
  wire [5:0] \copy2.csr._GEN_2 ;
  (* hdlname = "copy2 csr _GEN_204" *)
  (* src = "verilog/rocket_clean.sv:197709.15-197709.23" *)
  wire [39:0] \copy2.csr._GEN_204 ;
  (* hdlname = "copy2 csr _GEN_205" *)
  (* src = "verilog/rocket_clean.sv:197710.15-197710.23" *)
  wire [63:0] \copy2.csr._GEN_205 ;
  (* hdlname = "copy2 csr _GEN_206" *)
  (* src = "verilog/rocket_clean.sv:197711.15-197711.23" *)
  wire [39:0] \copy2.csr._GEN_206 ;
  (* hdlname = "copy2 csr _GEN_208" *)
  (* src = "verilog/rocket_clean.sv:197712.9-197712.17" *)
  wire \copy2.csr._GEN_208 ;
  (* hdlname = "copy2 csr _GEN_209" *)
  wire \copy2.csr._GEN_209 ;
  (* hdlname = "copy2 csr _GEN_210" *)
  (* src = "verilog/rocket_clean.sv:197714.9-197714.17" *)
  wire \copy2.csr._GEN_210 ;
  (* hdlname = "copy2 csr _GEN_213" *)
  (* src = "verilog/rocket_clean.sv:197715.15-197715.23" *)
  wire [39:0] \copy2.csr._GEN_213 ;
  (* hdlname = "copy2 csr _GEN_214" *)
  (* src = "verilog/rocket_clean.sv:197716.15-197716.23" *)
  wire [63:0] \copy2.csr._GEN_214 ;
  (* hdlname = "copy2 csr _GEN_215" *)
  (* src = "verilog/rocket_clean.sv:197717.15-197717.23" *)
  wire [39:0] \copy2.csr._GEN_215 ;
  (* hdlname = "copy2 csr _GEN_217" *)
  (* src = "verilog/rocket_clean.sv:197718.9-197718.17" *)
  wire \copy2.csr._GEN_217 ;
  (* hdlname = "copy2 csr _GEN_218" *)
  (* src = "verilog/rocket_clean.sv:197719.14-197719.22" *)
  wire [1:0] \copy2.csr._GEN_218 ;
  (* hdlname = "copy2 csr _GEN_219" *)
  (* src = "verilog/rocket_clean.sv:197720.9-197720.17" *)
  wire \copy2.csr._GEN_219 ;
  (* hdlname = "copy2 csr _GEN_238" *)
  (* src = "verilog/rocket_clean.sv:197152.14-197152.22" *)
  wire [1:0] \copy2.csr._GEN_238 ;
  (* hdlname = "copy2 csr _GEN_241" *)
  (* src = "verilog/rocket_clean.sv:197721.15-197721.23" *)
  wire [39:0] \copy2.csr._GEN_241 ;
  (* hdlname = "copy2 csr _GEN_243" *)
  (* src = "verilog/rocket_clean.sv:197722.9-197722.17" *)
  wire \copy2.csr._GEN_243 ;
  (* hdlname = "copy2 csr _GEN_244" *)
  (* src = "verilog/rocket_clean.sv:197723.9-197723.17" *)
  wire \copy2.csr._GEN_244 ;
  (* hdlname = "copy2 csr _GEN_245" *)
  (* src = "verilog/rocket_clean.sv:197724.14-197724.22" *)
  wire [1:0] \copy2.csr._GEN_245 ;
  (* hdlname = "copy2 csr _GEN_247" *)
  (* src = "verilog/rocket_clean.sv:197725.9-197725.17" *)
  wire \copy2.csr._GEN_247 ;
  (* hdlname = "copy2 csr _GEN_248" *)
  (* src = "verilog/rocket_clean.sv:197726.9-197726.17" *)
  wire \copy2.csr._GEN_248 ;
  (* hdlname = "copy2 csr _GEN_249" *)
  wire \copy2.csr._GEN_249 ;
  (* hdlname = "copy2 csr _GEN_252" *)
  (* src = "verilog/rocket_clean.sv:197728.15-197728.23" *)
  wire [39:0] \copy2.csr._GEN_252 ;
  (* hdlname = "copy2 csr _GEN_259" *)
  (* src = "verilog/rocket_clean.sv:197729.9-197729.17" *)
  wire \copy2.csr._GEN_259 ;
  (* hdlname = "copy2 csr _GEN_260" *)
  (* src = "verilog/rocket_clean.sv:197730.9-197730.17" *)
  wire \copy2.csr._GEN_260 ;
  (* hdlname = "copy2 csr _GEN_261" *)
  (* src = "verilog/rocket_clean.sv:197731.14-197731.22" *)
  wire [1:0] \copy2.csr._GEN_261 ;
  (* hdlname = "copy2 csr _GEN_263" *)
  (* src = "verilog/rocket_clean.sv:197732.9-197732.17" *)
  wire \copy2.csr._GEN_263 ;
  (* hdlname = "copy2 csr _GEN_264" *)
  (* src = "verilog/rocket_clean.sv:197733.9-197733.17" *)
  wire \copy2.csr._GEN_264 ;
  (* hdlname = "copy2 csr _GEN_265" *)
  (* src = "verilog/rocket_clean.sv:197734.9-197734.17" *)
  wire \copy2.csr._GEN_265 ;
  (* hdlname = "copy2 csr _GEN_266" *)
  wire \copy2.csr._GEN_266 ;
  (* hdlname = "copy2 csr _GEN_268" *)
  (* src = "verilog/rocket_clean.sv:197736.15-197736.23" *)
  wire [63:0] \copy2.csr._GEN_268 ;
  (* hdlname = "copy2 csr _GEN_275" *)
  (* src = "verilog/rocket_clean.sv:197737.9-197737.17" *)
  wire \copy2.csr._GEN_275 ;
  (* hdlname = "copy2 csr _GEN_276" *)
  (* src = "verilog/rocket_clean.sv:197738.9-197738.17" *)
  wire \copy2.csr._GEN_276 ;
  (* hdlname = "copy2 csr _GEN_277" *)
  (* src = "verilog/rocket_clean.sv:197739.14-197739.22" *)
  wire [1:0] \copy2.csr._GEN_277 ;
  (* hdlname = "copy2 csr _GEN_280" *)
  (* src = "verilog/rocket_clean.sv:197740.9-197740.17" *)
  wire \copy2.csr._GEN_280 ;
  (* hdlname = "copy2 csr _GEN_281" *)
  (* src = "verilog/rocket_clean.sv:197742.9-197742.17" *)
  wire \copy2.csr._GEN_281 ;
  (* hdlname = "copy2 csr _GEN_282" *)
  (* src = "verilog/rocket_clean.sv:197858.14-197858.22" *)
  wire [4:0] \copy2.csr._GEN_282 ;
  (* hdlname = "copy2 csr _GEN_288" *)
  wire \copy2.csr._GEN_288 ;
  (* hdlname = "copy2 csr _GEN_3" *)
  (* src = "verilog/rocket_clean.sv:197299.15-197299.21" *)
  wire [57:0] \copy2.csr._GEN_3 ;
  (* hdlname = "copy2 csr _GEN_304" *)
  wire [39:0] \copy2.csr._GEN_304 ;
  (* hdlname = "copy2 csr _GEN_306" *)
  wire [31:0] \copy2.csr._GEN_306 ;
  (* hdlname = "copy2 csr _GEN_308" *)
  wire [39:0] \copy2.csr._GEN_308 ;
  (* hdlname = "copy2 csr _GEN_309" *)
  (* src = "verilog/rocket_clean.sv:197902.15-197902.23" *)
  wire [63:0] \copy2.csr._GEN_309 ;
  (* hdlname = "copy2 csr _GEN_310" *)
  wire [5:0] \copy2.csr._GEN_310 ;
  (* hdlname = "copy2 csr _GEN_312" *)
  wire [5:0] \copy2.csr._GEN_312 ;
  (* hdlname = "copy2 csr _GEN_315" *)
  (* src = "verilog/rocket_clean.sv:197905.15-197905.23" *)
  wire [63:0] \copy2.csr._GEN_315 ;
  (* hdlname = "copy2 csr _GEN_317" *)
  wire [2:0] \copy2.csr._GEN_317 ;
  (* hdlname = "copy2 csr _GEN_319" *)
  wire [4:0] \copy2.csr._GEN_319 ;
  (* hdlname = "copy2 csr _GEN_320" *)
  (* src = "verilog/rocket_clean.sv:197908.15-197908.23" *)
  wire [63:0] \copy2.csr._GEN_320 ;
  (* hdlname = "copy2 csr _GEN_326" *)
  wire [39:0] \copy2.csr._GEN_326 ;
  (* hdlname = "copy2 csr _GEN_330" *)
  (* src = "verilog/rocket_clean.sv:197915.14-197915.22" *)
  wire [1:0] \copy2.csr._GEN_330 ;
  (* hdlname = "copy2 csr _GEN_342" *)
  wire [39:0] \copy2.csr._GEN_342 ;
  (* hdlname = "copy2 csr _GEN_343" *)
  (* src = "verilog/rocket_clean.sv:197932.15-197932.23" *)
  wire [63:0] \copy2.csr._GEN_343 ;
  (* hdlname = "copy2 csr _GEN_345" *)
  (* src = "verilog/rocket_clean.sv:197934.15-197934.23" *)
  wire [63:0] \copy2.csr._GEN_345 ;
  (* hdlname = "copy2 csr _GEN_348" *)
  wire [31:0] \copy2.csr._GEN_348 ;
  (* hdlname = "copy2 csr _GEN_349" *)
  wire [31:0] \copy2.csr._GEN_349 ;
  (* hdlname = "copy2 csr _GEN_351" *)
  wire [38:0] \copy2.csr._GEN_351 ;
  (* hdlname = "copy2 csr _GEN_352" *)
  (* src = "verilog/rocket_clean.sv:197944.9-197944.17" *)
  wire \copy2.csr._GEN_352 ;
  (* hdlname = "copy2 csr _GEN_36" *)
  (* src = "verilog/rocket_clean.sv:197162.14-197162.21" *)
  wire [3:0] \copy2.csr._GEN_36 ;
  (* hdlname = "copy2 csr _GEN_368" *)
  wire [38:0] \copy2.csr._GEN_368 ;
  (* hdlname = "copy2 csr _GEN_37" *)
  (* src = "verilog/rocket_clean.sv:197283.14-197283.21" *)
  wire [5:0] \copy2.csr._GEN_37 ;
  (* hdlname = "copy2 csr _GEN_42" *)
  (* src = "verilog/rocket_clean.sv:197293.14-197293.21" *)
  wire [5:0] \copy2.csr._GEN_42 ;
  (* hdlname = "copy2 csr _GEN_423" *)
  (* src = "verilog/rocket_clean.sv:197953.15-197953.23" *)
  wire [63:0] \copy2.csr._GEN_423 ;
  (* hdlname = "copy2 csr _GEN_43" *)
  wire [11:0] \copy2.csr._GEN_43 ;
  (* hdlname = "copy2 csr _GEN_430" *)
  wire [29:0] \copy2.csr._GEN_430 ;
  (* hdlname = "copy2 csr _GEN_437" *)
  wire [29:0] \copy2.csr._GEN_437 ;
  (* hdlname = "copy2 csr _GEN_444" *)
  (* src = "verilog/rocket_clean.sv:197977.15-197977.23" *)
  wire [63:0] \copy2.csr._GEN_444 ;
  (* hdlname = "copy2 csr _GEN_451" *)
  wire [29:0] \copy2.csr._GEN_451 ;
  (* hdlname = "copy2 csr _GEN_458" *)
  wire [29:0] \copy2.csr._GEN_458 ;
  (* hdlname = "copy2 csr _GEN_465" *)
  (* src = "verilog/rocket_clean.sv:198001.15-198001.23" *)
  wire [63:0] \copy2.csr._GEN_465 ;
  (* hdlname = "copy2 csr _GEN_472" *)
  wire [29:0] \copy2.csr._GEN_472 ;
  (* hdlname = "copy2 csr _GEN_48" *)
  (* src = "verilog/rocket_clean.sv:197668.9-197668.16" *)
  wire \copy2.csr._GEN_48 ;
  (* hdlname = "copy2 csr _GEN_485" *)
  (* src = "verilog/rocket_clean.sv:198012.14-198012.22" *)
  wire [1:0] \copy2.csr._GEN_485 ;
  (* hdlname = "copy2 csr _GEN_50" *)
  (* src = "verilog/rocket_clean.sv:197669.9-197669.16" *)
  wire \copy2.csr._GEN_50 ;
  (* hdlname = "copy2 csr _GEN_500" *)
  wire [39:0] \copy2.csr._GEN_500 ;
  (* hdlname = "copy2 csr _GEN_502" *)
  wire [31:0] \copy2.csr._GEN_502 ;
  (* hdlname = "copy2 csr _GEN_504" *)
  (* src = "verilog/rocket_clean.sv:198015.15-198015.23" *)
  wire [63:0] \copy2.csr._GEN_504 ;
  (* hdlname = "copy2 csr _GEN_505" *)
  (* src = "verilog/rocket_clean.sv:198016.15-198016.23" *)
  wire [63:0] \copy2.csr._GEN_505 ;
  (* hdlname = "copy2 csr _GEN_506" *)
  (* src = "verilog/rocket_clean.sv:198017.15-198017.23" *)
  wire [63:0] \copy2.csr._GEN_506 ;
  (* hdlname = "copy2 csr _GEN_508" *)
  (* src = "verilog/rocket_clean.sv:198018.15-198018.23" *)
  wire [63:0] \copy2.csr._GEN_508 ;
  (* hdlname = "copy2 csr _GEN_511" *)
  (* src = "verilog/rocket_clean.sv:198019.15-198019.23" *)
  wire [63:0] \copy2.csr._GEN_511 ;
  (* hdlname = "copy2 csr _GEN_512" *)
  (* src = "verilog/rocket_clean.sv:198020.15-198020.23" *)
  wire [63:0] \copy2.csr._GEN_512 ;
  (* hdlname = "copy2 csr _GEN_518" *)
  wire [39:0] \copy2.csr._GEN_518 ;
  (* hdlname = "copy2 csr _GEN_523" *)
  wire [39:0] \copy2.csr._GEN_523 ;
  (* hdlname = "copy2 csr _GEN_524" *)
  (* src = "verilog/rocket_clean.sv:198023.15-198023.23" *)
  wire [63:0] \copy2.csr._GEN_524 ;
  (* hdlname = "copy2 csr _GEN_526" *)
  (* src = "verilog/rocket_clean.sv:198024.15-198024.23" *)
  wire [63:0] \copy2.csr._GEN_526 ;
  (* hdlname = "copy2 csr _GEN_529" *)
  (* src = "verilog/rocket_clean.sv:198025.15-198025.23" *)
  wire [63:0] \copy2.csr._GEN_529 ;
  (* hdlname = "copy2 csr _GEN_53" *)
  (* src = "verilog/rocket_clean.sv:197676.9-197676.16" *)
  wire \copy2.csr._GEN_53 ;
  (* hdlname = "copy2 csr _GEN_530" *)
  (* src = "verilog/rocket_clean.sv:198026.15-198026.23" *)
  wire [63:0] \copy2.csr._GEN_530 ;
  (* hdlname = "copy2 csr _GEN_532" *)
  (* src = "verilog/rocket_clean.sv:198027.15-198027.23" *)
  wire [63:0] \copy2.csr._GEN_532 ;
  (* hdlname = "copy2 csr _GEN_54" *)
  (* src = "verilog/rocket_clean.sv:197677.15-197677.22" *)
  wire [39:0] \copy2.csr._GEN_54 ;
  (* hdlname = "copy2 csr _GEN_56" *)
  (* src = "verilog/rocket_clean.sv:197678.14-197678.21" *)
  wire [1:0] \copy2.csr._GEN_56 ;
  (* hdlname = "copy2 csr _GEN_570" *)
  (* src = "verilog/rocket_clean.sv:198028.15-198028.23" *)
  wire [63:0] \copy2.csr._GEN_570 ;
  (* hdlname = "copy2 csr _GEN_577" *)
  (* src = "verilog/rocket_clean.sv:198029.15-198029.23" *)
  wire [63:0] \copy2.csr._GEN_577 ;
  (* hdlname = "copy2 csr _GEN_58" *)
  (* src = "verilog/rocket_clean.sv:197180.14-197180.21" *)
  wire [1:0] \copy2.csr._GEN_58 ;
  (* hdlname = "copy2 csr _GEN_584" *)
  (* src = "verilog/rocket_clean.sv:198030.15-198030.23" *)
  wire [63:0] \copy2.csr._GEN_584 ;
  (* hdlname = "copy2 csr _GEN_591" *)
  (* src = "verilog/rocket_clean.sv:198031.15-198031.23" *)
  wire [63:0] \copy2.csr._GEN_591 ;
  (* hdlname = "copy2 csr _GEN_598" *)
  (* src = "verilog/rocket_clean.sv:198032.15-198032.23" *)
  wire [63:0] \copy2.csr._GEN_598 ;
  (* hdlname = "copy2 csr _GEN_605" *)
  (* src = "verilog/rocket_clean.sv:198033.15-198033.23" *)
  wire [63:0] \copy2.csr._GEN_605 ;
  (* hdlname = "copy2 csr _GEN_612" *)
  (* src = "verilog/rocket_clean.sv:198034.15-198034.23" *)
  wire [63:0] \copy2.csr._GEN_612 ;
  (* hdlname = "copy2 csr _GEN_619" *)
  (* src = "verilog/rocket_clean.sv:198035.15-198035.23" *)
  wire [63:0] \copy2.csr._GEN_619 ;
  (* hdlname = "copy2 csr _GEN_659" *)
  (* src = "verilog/rocket_clean.sv:197371.15-197371.23" *)
  wire [63:0] \copy2.csr._GEN_659 ;
  (* hdlname = "copy2 csr _GEN_660" *)
  (* src = "verilog/rocket_clean.sv:197443.15-197443.23" *)
  wire [39:0] \copy2.csr._GEN_660 ;
  (* hdlname = "copy2 csr _GEN_668" *)
  wire [11:0] \copy2.csr._GEN_668 ;
  (* hdlname = "copy2 csr _GEN_669" *)
  (* src = "verilog/rocket_clean.sv:197802.15-197802.23" *)
  wire [63:0] \copy2.csr._GEN_669 ;
  (* hdlname = "copy2 csr _GEN_670" *)
  wire [30:0] \copy2.csr._GEN_670 ;
  (* hdlname = "copy2 csr _GEN_671" *)
  (* src = "verilog/rocket_clean.sv:197808.15-197808.23" *)
  wire [63:0] \copy2.csr._GEN_671 ;
  (* hdlname = "copy2 csr _GEN_672" *)
  (* src = "verilog/rocket_clean.sv:197810.15-197810.23" *)
  wire [63:0] \copy2.csr._GEN_672 ;
  (* hdlname = "copy2 csr _GEN_673" *)
  (* src = "verilog/rocket_clean.sv:197812.15-197812.23" *)
  wire [63:0] \copy2.csr._GEN_673 ;
  (* hdlname = "copy2 csr _GEN_674" *)
  (* src = "verilog/rocket_clean.sv:197814.15-197814.23" *)
  wire [63:0] \copy2.csr._GEN_674 ;
  (* hdlname = "copy2 csr _GEN_675" *)
  wire [2:0] \copy2.csr._GEN_675 ;
  (* hdlname = "copy2 csr _GEN_676" *)
  wire [2:0] \copy2.csr._GEN_676 ;
  (* hdlname = "copy2 csr _GEN_677" *)
  (* src = "verilog/rocket_clean.sv:197836.15-197836.23" *)
  wire [63:0] \copy2.csr._GEN_677 ;
  (* hdlname = "copy2 csr _GEN_678" *)
  (* src = "verilog/rocket_clean.sv:197838.15-197838.23" *)
  wire [63:0] \copy2.csr._GEN_678 ;
  (* hdlname = "copy2 csr _GEN_679" *)
  (* src = "verilog/rocket_clean.sv:197840.15-197840.23" *)
  wire [63:0] \copy2.csr._GEN_679 ;
  (* hdlname = "copy2 csr _GEN_680" *)
  (* src = "verilog/rocket_clean.sv:197842.15-197842.23" *)
  wire [63:0] \copy2.csr._GEN_680 ;
  (* hdlname = "copy2 csr _GEN_681" *)
  (* src = "verilog/rocket_clean.sv:197844.15-197844.23" *)
  wire [63:0] \copy2.csr._GEN_681 ;
  (* hdlname = "copy2 csr _GEN_682" *)
  (* src = "verilog/rocket_clean.sv:197846.15-197846.23" *)
  wire [63:0] \copy2.csr._GEN_682 ;
  (* hdlname = "copy2 csr _GEN_683" *)
  (* src = "verilog/rocket_clean.sv:197848.15-197848.23" *)
  wire [63:0] \copy2.csr._GEN_683 ;
  (* hdlname = "copy2 csr _GEN_684" *)
  (* src = "verilog/rocket_clean.sv:197850.15-197850.23" *)
  wire [63:0] \copy2.csr._GEN_684 ;
  (* hdlname = "copy2 csr _GEN_685" *)
  (* src = "verilog/rocket_clean.sv:197881.15-197881.23" *)
  wire [63:0] \copy2.csr._GEN_685 ;
  (* hdlname = "copy2 csr _GEN_686" *)
  wire [9:0] \copy2.csr._GEN_686 ;
  (* hdlname = "copy2 csr _GEN_70" *)
  (* src = "verilog/rocket_clean.sv:197679.15-197679.22" *)
  wire [39:0] \copy2.csr._GEN_70 ;
  (* hdlname = "copy2 csr _GEN_71" *)
  (* src = "verilog/rocket_clean.sv:197680.15-197680.22" *)
  wire [63:0] \copy2.csr._GEN_71 ;
  (* hdlname = "copy2 csr _GEN_72" *)
  (* src = "verilog/rocket_clean.sv:197681.15-197681.22" *)
  wire [39:0] \copy2.csr._GEN_72 ;
  (* hdlname = "copy2 csr _GEN_74" *)
  (* src = "verilog/rocket_clean.sv:197682.9-197682.16" *)
  wire \copy2.csr._GEN_74 ;
  (* hdlname = "copy2 csr _GEN_75" *)
  wire \copy2.csr._GEN_75 ;
  (* hdlname = "copy2 csr _GEN_76" *)
  (* src = "verilog/rocket_clean.sv:197684.9-197684.16" *)
  wire \copy2.csr._GEN_76 ;
  (* hdlname = "copy2 csr _GEN_77" *)
  (* src = "verilog/rocket_clean.sv:197190.14-197190.21" *)
  wire [1:0] \copy2.csr._GEN_77 ;
  (* hdlname = "copy2 csr _GEN_80" *)
  (* src = "verilog/rocket_clean.sv:197685.15-197685.22" *)
  wire [39:0] \copy2.csr._GEN_80 ;
  (* hdlname = "copy2 csr _GEN_81" *)
  (* src = "verilog/rocket_clean.sv:197686.15-197686.22" *)
  wire [63:0] \copy2.csr._GEN_81 ;
  (* hdlname = "copy2 csr _GEN_82" *)
  (* src = "verilog/rocket_clean.sv:197687.15-197687.22" *)
  wire [39:0] \copy2.csr._GEN_82 ;
  (* hdlname = "copy2 csr _GEN_84" *)
  (* src = "verilog/rocket_clean.sv:197688.9-197688.16" *)
  wire \copy2.csr._GEN_84 ;
  (* hdlname = "copy2 csr _GEN_85" *)
  (* src = "verilog/rocket_clean.sv:197689.14-197689.21" *)
  wire [1:0] \copy2.csr._GEN_85 ;
  (* hdlname = "copy2 csr _GEN_86" *)
  (* src = "verilog/rocket_clean.sv:197690.9-197690.16" *)
  wire \copy2.csr._GEN_86 ;
  (* hdlname = "copy2 csr _T_18" *)
  (* src = "verilog/rocket_clean.sv:197285.9-197285.14" *)
  wire \copy2.csr._T_18 ;
  (* hdlname = "copy2 csr _T_1878" *)
  (* src = "verilog/rocket_clean.sv:197923.9-197923.16" *)
  wire \copy2.csr._T_1878 ;
  (* hdlname = "copy2 csr _T_1879" *)
  (* src = "verilog/rocket_clean.sv:197924.9-197924.16" *)
  wire \copy2.csr._T_1879 ;
  (* hdlname = "copy2 csr _T_1880" *)
  (* src = "verilog/rocket_clean.sv:197925.9-197925.16" *)
  wire \copy2.csr._T_1880 ;
  (* hdlname = "copy2 csr _T_1898" *)
  (* src = "verilog/rocket_clean.sv:197951.9-197951.16" *)
  wire \copy2.csr._T_1898 ;
  (* hdlname = "copy2 csr _T_19" *)
  (* src = "verilog/rocket_clean.sv:197295.9-197295.14" *)
  wire \copy2.csr._T_19 ;
  (* hdlname = "copy2 csr _T_1900" *)
  (* src = "verilog/rocket_clean.sv:197952.9-197952.16" *)
  wire \copy2.csr._T_1900 ;
  (* hdlname = "copy2 csr _T_1908" *)
  (* src = "verilog/rocket_clean.sv:197959.9-197959.16" *)
  wire \copy2.csr._T_1908 ;
  (* hdlname = "copy2 csr _T_1910" *)
  (* src = "verilog/rocket_clean.sv:197960.9-197960.16" *)
  wire \copy2.csr._T_1910 ;
  (* hdlname = "copy2 csr _T_1918" *)
  (* src = "verilog/rocket_clean.sv:197967.9-197967.16" *)
  wire \copy2.csr._T_1918 ;
  (* hdlname = "copy2 csr _T_1920" *)
  (* src = "verilog/rocket_clean.sv:197968.9-197968.16" *)
  wire \copy2.csr._T_1920 ;
  (* hdlname = "copy2 csr _T_1928" *)
  (* src = "verilog/rocket_clean.sv:197975.9-197975.16" *)
  wire \copy2.csr._T_1928 ;
  (* hdlname = "copy2 csr _T_1930" *)
  (* src = "verilog/rocket_clean.sv:197976.9-197976.16" *)
  wire \copy2.csr._T_1930 ;
  (* hdlname = "copy2 csr _T_1938" *)
  (* src = "verilog/rocket_clean.sv:197983.9-197983.16" *)
  wire \copy2.csr._T_1938 ;
  (* hdlname = "copy2 csr _T_1940" *)
  (* src = "verilog/rocket_clean.sv:197984.9-197984.16" *)
  wire \copy2.csr._T_1940 ;
  (* hdlname = "copy2 csr _T_1948" *)
  (* src = "verilog/rocket_clean.sv:197991.9-197991.16" *)
  wire \copy2.csr._T_1948 ;
  (* hdlname = "copy2 csr _T_1950" *)
  (* src = "verilog/rocket_clean.sv:197992.9-197992.16" *)
  wire \copy2.csr._T_1950 ;
  (* hdlname = "copy2 csr _T_1958" *)
  (* src = "verilog/rocket_clean.sv:197999.9-197999.16" *)
  wire \copy2.csr._T_1958 ;
  (* hdlname = "copy2 csr _T_1960" *)
  (* src = "verilog/rocket_clean.sv:198000.9-198000.16" *)
  wire \copy2.csr._T_1960 ;
  (* hdlname = "copy2 csr _T_1970" *)
  (* src = "verilog/rocket_clean.sv:198007.9-198007.16" *)
  wire \copy2.csr._T_1970 ;
  (* hdlname = "copy2 csr _T_20" *)
  (* src = "verilog/rocket_clean.sv:197437.15-197437.20" *)
  wire [63:0] \copy2.csr._T_20 ;
  (* hdlname = "copy2 csr _T_23" *)
  (* src = "verilog/rocket_clean.sv:197439.15-197439.20" *)
  wire [24:0] \copy2.csr._T_23 ;
  (* hdlname = "copy2 csr _T_230" *)
  (* src = "verilog/rocket_clean.sv:197144.15-197144.21" *)
  wire [31:0] \copy2.csr._T_230 ;
  (* hdlname = "copy2 csr _T_231" *)
  (* src = "verilog/rocket_clean.sv:197154.15-197154.21" *)
  wire [31:0] \copy2.csr._T_231 ;
  (* hdlname = "copy2 csr _T_232" *)
  (* src = "verilog/rocket_clean.sv:197155.9-197155.15" *)
  wire \copy2.csr._T_232 ;
  (* hdlname = "copy2 csr _T_235" *)
  (* src = "verilog/rocket_clean.sv:197157.9-197157.15" *)
  wire \copy2.csr._T_235 ;
  (* hdlname = "copy2 csr _T_237" *)
  (* src = "verilog/rocket_clean.sv:197145.15-197145.21" *)
  wire [31:0] \copy2.csr._T_237 ;
  (* hdlname = "copy2 csr _T_238" *)
  (* src = "verilog/rocket_clean.sv:197146.9-197146.15" *)
  wire \copy2.csr._T_238 ;
  (* hdlname = "copy2 csr _T_239" *)
  (* src = "verilog/rocket_clean.sv:197147.15-197147.21" *)
  wire [31:0] \copy2.csr._T_239 ;
  (* hdlname = "copy2 csr _T_24" *)
  (* src = "verilog/rocket_clean.sv:197440.15-197440.20" *)
  wire [63:0] \copy2.csr._T_24 ;
  (* hdlname = "copy2 csr _T_240" *)
  (* src = "verilog/rocket_clean.sv:197148.9-197148.15" *)
  wire \copy2.csr._T_240 ;
  (* hdlname = "copy2 csr _T_242" *)
  (* src = "verilog/rocket_clean.sv:197149.9-197149.15" *)
  wire \copy2.csr._T_242 ;
  (* hdlname = "copy2 csr _T_243" *)
  (* src = "verilog/rocket_clean.sv:197571.15-197571.21" *)
  wire [31:0] \copy2.csr._T_243 ;
  (* hdlname = "copy2 csr _T_244" *)
  (* src = "verilog/rocket_clean.sv:197572.9-197572.15" *)
  wire \copy2.csr._T_244 ;
  (* hdlname = "copy2 csr _T_246" *)
  (* src = "verilog/rocket_clean.sv:197573.15-197573.21" *)
  wire [31:0] \copy2.csr._T_246 ;
  (* hdlname = "copy2 csr _T_247" *)
  (* src = "verilog/rocket_clean.sv:197574.9-197574.15" *)
  wire \copy2.csr._T_247 ;
  (* hdlname = "copy2 csr _T_26" *)
  (* src = "verilog/rocket_clean.sv:197441.15-197441.20" *)
  wire [39:0] \copy2.csr._T_26 ;
  (* hdlname = "copy2 csr _T_268" *)
  (* src = "verilog/rocket_clean.sv:197578.15-197578.21" *)
  wire [31:0] \copy2.csr._T_268 ;
  (* hdlname = "copy2 csr _T_269" *)
  (* src = "verilog/rocket_clean.sv:197579.9-197579.15" *)
  wire \copy2.csr._T_269 ;
  (* hdlname = "copy2 csr _T_270" *)
  (* src = "verilog/rocket_clean.sv:197580.15-197580.21" *)
  wire [31:0] \copy2.csr._T_270 ;
  (* hdlname = "copy2 csr _T_271" *)
  (* src = "verilog/rocket_clean.sv:197581.9-197581.15" *)
  wire \copy2.csr._T_271 ;
  (* hdlname = "copy2 csr _T_277" *)
  (* src = "verilog/rocket_clean.sv:197583.15-197583.21" *)
  wire [31:0] \copy2.csr._T_277 ;
  (* hdlname = "copy2 csr _T_28" *)
  (* src = "verilog/rocket_clean.sv:197442.14-197442.19" *)
  wire [1:0] \copy2.csr._T_28 ;
  (* hdlname = "copy2 csr _T_280" *)
  (* src = "verilog/rocket_clean.sv:197585.15-197585.21" *)
  wire [31:0] \copy2.csr._T_280 ;
  (* hdlname = "copy2 csr _T_29" *)
  (* src = "verilog/rocket_clean.sv:197444.15-197444.20" *)
  wire [39:0] \copy2.csr._T_29 ;
  (* hdlname = "copy2 csr _T_30" *)
  (* src = "verilog/rocket_clean.sv:197445.15-197445.20" *)
  wire [39:0] \copy2.csr._T_30 ;
  (* hdlname = "copy2 csr _T_317" *)
  (* src = "verilog/rocket_clean.sv:197179.9-197179.15" *)
  wire \copy2.csr._T_317 ;
  (* hdlname = "copy2 csr _T_33" *)
  (* src = "verilog/rocket_clean.sv:197446.15-197446.20" *)
  wire [23:0] \copy2.csr._T_33 ;
  (* hdlname = "copy2 csr _T_34" *)
  (* src = "verilog/rocket_clean.sv:197447.15-197447.20" *)
  wire [63:0] \copy2.csr._T_34 ;
  (* hdlname = "copy2 csr _T_37" *)
  (* src = "verilog/rocket_clean.sv:197448.15-197448.20" *)
  wire [23:0] \copy2.csr._T_37 ;
  (* hdlname = "copy2 csr _T_38" *)
  (* src = "verilog/rocket_clean.sv:197449.15-197449.20" *)
  wire [63:0] \copy2.csr._T_38 ;
  (* hdlname = "copy2 csr _T_39" *)
  (* src = "verilog/rocket_clean.sv:197451.15-197451.20" *)
  wire [31:0] \copy2.csr._T_39 ;
  (* hdlname = "copy2 csr _T_40" *)
  (* src = "verilog/rocket_clean.sv:197452.15-197452.20" *)
  wire [39:0] \copy2.csr._T_40 ;
  (* hdlname = "copy2 csr _T_43" *)
  (* src = "verilog/rocket_clean.sv:197453.15-197453.20" *)
  wire [39:0] \copy2.csr._T_43 ;
  (* hdlname = "copy2 csr _T_44" *)
  (* src = "verilog/rocket_clean.sv:197454.15-197454.20" *)
  wire [39:0] \copy2.csr._T_44 ;
  (* hdlname = "copy2 csr _T_457" *)
  (* src = "verilog/rocket_clean.sv:197854.9-197854.15" *)
  wire \copy2.csr._T_457 ;
  (* hdlname = "copy2 csr _T_458" *)
  (* src = "verilog/rocket_clean.sv:197855.9-197855.15" *)
  wire \copy2.csr._T_458 ;
  (* hdlname = "copy2 csr _T_459" *)
  (* src = "verilog/rocket_clean.sv:197856.9-197856.15" *)
  wire \copy2.csr._T_459 ;
  (* hdlname = "copy2 csr _T_47" *)
  (* src = "verilog/rocket_clean.sv:197455.15-197455.20" *)
  wire [23:0] \copy2.csr._T_47 ;
  (* hdlname = "copy2 csr _T_48" *)
  (* src = "verilog/rocket_clean.sv:197456.15-197456.20" *)
  wire [63:0] \copy2.csr._T_48 ;
  (* hdlname = "copy2 csr _T_49" *)
  (* src = "verilog/rocket_clean.sv:197463.16-197463.21" *)
  wire [104:0] \copy2.csr._T_49 ;
  (* hdlname = "copy2 csr _T_53" *)
  (* src = "verilog/rocket_clean.sv:197464.15-197464.20" *)
  wire [23:0] \copy2.csr._T_53 ;
  (* hdlname = "copy2 csr _T_54" *)
  (* src = "verilog/rocket_clean.sv:197465.15-197465.20" *)
  wire [63:0] \copy2.csr._T_54 ;
  (* hdlname = "copy2 csr _T_55" *)
  (* src = "verilog/rocket_clean.sv:197466.15-197466.20" *)
  wire [63:0] \copy2.csr._T_55 ;
  (* hdlname = "copy2 csr _T_56" *)
  (* src = "verilog/rocket_clean.sv:197467.15-197467.20" *)
  wire [39:0] \copy2.csr._T_56 ;
  (* hdlname = "copy2 csr _T_59" *)
  (* src = "verilog/rocket_clean.sv:197468.15-197468.20" *)
  wire [39:0] \copy2.csr._T_59 ;
  (* hdlname = "copy2 csr _T_60" *)
  (* src = "verilog/rocket_clean.sv:197469.15-197469.20" *)
  wire [39:0] \copy2.csr._T_60 ;
  (* hdlname = "copy2 csr _T_63" *)
  (* src = "verilog/rocket_clean.sv:197470.15-197470.20" *)
  wire [23:0] \copy2.csr._T_63 ;
  (* hdlname = "copy2 csr _T_64" *)
  (* src = "verilog/rocket_clean.sv:197471.15-197471.20" *)
  wire [63:0] \copy2.csr._T_64 ;
  (* hdlname = "copy2 csr _T_65" *)
  (* src = "verilog/rocket_clean.sv:197472.14-197472.19" *)
  wire [7:0] \copy2.csr._T_65 ;
  (* hdlname = "copy2 csr _T_67" *)
  (* src = "verilog/rocket_clean.sv:197473.14-197473.19" *)
  wire [7:0] \copy2.csr._T_67 ;
  (* hdlname = "copy2 csr _T_69" *)
  (* src = "verilog/rocket_clean.sv:197474.14-197474.19" *)
  wire [7:0] \copy2.csr._T_69 ;
  (* hdlname = "copy2 csr _T_71" *)
  (* src = "verilog/rocket_clean.sv:197475.14-197475.19" *)
  wire [7:0] \copy2.csr._T_71 ;
  (* hdlname = "copy2 csr _T_73" *)
  (* src = "verilog/rocket_clean.sv:197480.15-197480.20" *)
  wire [63:0] \copy2.csr._T_73 ;
  (* hdlname = "copy2 csr _allow_counter_T_1" *)
  wire \copy2.csr._allow_counter_T_1 ;
  (* hdlname = "copy2 csr _allow_counter_T_6" *)
  (* src = "verilog/rocket_clean.sv:197597.15-197597.33" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy2.csr._allow_counter_T_6 ;
  (* hdlname = "copy2 csr _allow_counter_T_8" *)
  (* src = "verilog/rocket_clean.sv:197598.9-197598.27" *)
  wire \copy2.csr._allow_counter_T_8 ;
  (* hdlname = "copy2 csr _allow_hfence_vvma_T_1" *)
  (* src = "verilog/rocket_clean.sv:197593.9-197593.31" *)
  wire \copy2.csr._allow_hfence_vvma_T_1 ;
  (* hdlname = "copy2 csr _allow_wfi_T" *)
  (* src = "verilog/rocket_clean.sv:197590.9-197590.21" *)
  wire \copy2.csr._allow_wfi_T ;
  (* hdlname = "copy2 csr _any_T_108" *)
  (* src = "verilog/rocket_clean.sv:197321.9-197321.19" *)
  wire \copy2.csr._any_T_108 ;
  (* hdlname = "copy2 csr _any_T_78" *)
  (* src = "verilog/rocket_clean.sv:197315.9-197315.18" *)
  wire \copy2.csr._any_T_78 ;
  (* hdlname = "copy2 csr _any_T_93" *)
  (* src = "verilog/rocket_clean.sv:197318.9-197318.18" *)
  wire \copy2.csr._any_T_93 ;
  (* hdlname = "copy2 csr _causeIsDebugBreak_T_3" *)
  (* src = "verilog/rocket_clean.sv:197174.14-197174.36" *)
  wire [3:0] \copy2.csr._causeIsDebugBreak_T_3 ;
  (* hdlname = "copy2 csr _causeIsDebugBreak_T_4" *)
  (* src = "verilog/rocket_clean.sv:197175.14-197175.36" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \copy2.csr._causeIsDebugBreak_T_4 ;
  (* hdlname = "copy2 csr _causeIsDebugInt_T_1" *)
  (* src = "verilog/rocket_clean.sv:197167.9-197167.29" *)
  wire \copy2.csr._causeIsDebugInt_T_1 ;
  (* hdlname = "copy2 csr _causeIsDebugTrigger_T_1" *)
  (* src = "verilog/rocket_clean.sv:197169.9-197169.33" *)
  wire \copy2.csr._causeIsDebugTrigger_T_1 ;
  (* hdlname = "copy2 csr _cause_T_4" *)
  (* src = "verilog/rocket_clean.sv:197163.14-197163.24" *)
  wire [3:0] \copy2.csr._cause_T_4 ;
  (* hdlname = "copy2 csr _cause_T_5" *)
  (* src = "verilog/rocket_clean.sv:197164.15-197164.25" *)
  wire [63:0] \copy2.csr._cause_T_5 ;
  (* hdlname = "copy2 csr _csr_exists_T_119" *)
  (* src = "verilog/rocket_clean.sv:197603.9-197603.26" *)
  wire \copy2.csr._csr_exists_T_119 ;
  (* hdlname = "copy2 csr _csr_exists_T_15" *)
  (* src = "verilog/rocket_clean.sv:197602.9-197602.25" *)
  wire \copy2.csr._csr_exists_T_15 ;
  (* hdlname = "copy2 csr _csr_exists_T_161" *)
  (* src = "verilog/rocket_clean.sv:197604.9-197604.26" *)
  wire \copy2.csr._csr_exists_T_161 ;
  (* hdlname = "copy2 csr _csr_exists_T_176" *)
  (* src = "verilog/rocket_clean.sv:197607.9-197607.26" *)
  wire \copy2.csr._csr_exists_T_176 ;
  (* hdlname = "copy2 csr _csr_exists_T_191" *)
  (* src = "verilog/rocket_clean.sv:197610.9-197610.26" *)
  wire \copy2.csr._csr_exists_T_191 ;
  (* hdlname = "copy2 csr _csr_exists_T_206" *)
  (* src = "verilog/rocket_clean.sv:197613.9-197613.26" *)
  wire \copy2.csr._csr_exists_T_206 ;
  (* hdlname = "copy2 csr _csr_exists_T_221" *)
  (* src = "verilog/rocket_clean.sv:197616.9-197616.26" *)
  wire \copy2.csr._csr_exists_T_221 ;
  (* hdlname = "copy2 csr _csr_exists_T_236" *)
  (* src = "verilog/rocket_clean.sv:197619.9-197619.26" *)
  wire \copy2.csr._csr_exists_T_236 ;
  (* hdlname = "copy2 csr _csr_exists_T_251" *)
  (* src = "verilog/rocket_clean.sv:197622.9-197622.26" *)
  wire \copy2.csr._csr_exists_T_251 ;
  (* hdlname = "copy2 csr _csr_exists_T_266" *)
  (* src = "verilog/rocket_clean.sv:197625.9-197625.26" *)
  wire \copy2.csr._csr_exists_T_266 ;
  (* hdlname = "copy2 csr _csr_exists_T_281" *)
  (* src = "verilog/rocket_clean.sv:197628.9-197628.26" *)
  wire \copy2.csr._csr_exists_T_281 ;
  (* hdlname = "copy2 csr _debugTVec_T" *)
  wire [3:0] \copy2.csr._debugTVec_T ;
  (* hdlname = "copy2 csr _decoded_T" *)
  (* src = "verilog/rocket_clean.sv:197484.15-197484.25" *)
  wire [12:0] \copy2.csr._decoded_T ;
  (* hdlname = "copy2 csr _decoded_T_12" *)
  (* src = "verilog/rocket_clean.sv:197491.15-197491.28" *)
  wire [12:0] \copy2.csr._decoded_T_12 ;
  (* hdlname = "copy2 csr _decoded_T_14" *)
  (* src = "verilog/rocket_clean.sv:197493.15-197493.28" *)
  wire [12:0] \copy2.csr._decoded_T_14 ;
  (* hdlname = "copy2 csr _decoded_T_18" *)
  (* src = "verilog/rocket_clean.sv:197496.15-197496.28" *)
  wire [12:0] \copy2.csr._decoded_T_18 ;
  (* hdlname = "copy2 csr _decoded_T_2" *)
  (* src = "verilog/rocket_clean.sv:197485.15-197485.27" *)
  wire [12:0] \copy2.csr._decoded_T_2 ;
  (* hdlname = "copy2 csr _decoded_T_20" *)
  (* src = "verilog/rocket_clean.sv:197498.15-197498.28" *)
  wire [12:0] \copy2.csr._decoded_T_20 ;
  (* hdlname = "copy2 csr _decoded_T_22" *)
  (* src = "verilog/rocket_clean.sv:197500.15-197500.28" *)
  wire [12:0] \copy2.csr._decoded_T_22 ;
  (* hdlname = "copy2 csr _decoded_T_220" *)
  (* src = "verilog/rocket_clean.sv:197523.15-197523.29" *)
  wire [12:0] \copy2.csr._decoded_T_220 ;
  (* hdlname = "copy2 csr _decoded_T_224" *)
  (* src = "verilog/rocket_clean.sv:197526.15-197526.29" *)
  wire [12:0] \copy2.csr._decoded_T_224 ;
  (* hdlname = "copy2 csr _decoded_T_226" *)
  (* src = "verilog/rocket_clean.sv:197528.15-197528.29" *)
  wire [12:0] \copy2.csr._decoded_T_226 ;
  (* hdlname = "copy2 csr _decoded_T_230" *)
  (* src = "verilog/rocket_clean.sv:197531.15-197531.29" *)
  wire [12:0] \copy2.csr._decoded_T_230 ;
  (* hdlname = "copy2 csr _decoded_T_234" *)
  (* src = "verilog/rocket_clean.sv:197534.15-197534.29" *)
  wire [12:0] \copy2.csr._decoded_T_234 ;
  (* hdlname = "copy2 csr _decoded_T_236" *)
  (* src = "verilog/rocket_clean.sv:197536.15-197536.29" *)
  wire [12:0] \copy2.csr._decoded_T_236 ;
  (* hdlname = "copy2 csr _decoded_T_238" *)
  (* src = "verilog/rocket_clean.sv:197538.15-197538.29" *)
  wire [12:0] \copy2.csr._decoded_T_238 ;
  (* hdlname = "copy2 csr _decoded_T_242" *)
  (* src = "verilog/rocket_clean.sv:197541.15-197541.29" *)
  wire [12:0] \copy2.csr._decoded_T_242 ;
  (* hdlname = "copy2 csr _decoded_T_244" *)
  (* src = "verilog/rocket_clean.sv:197543.15-197543.29" *)
  wire [12:0] \copy2.csr._decoded_T_244 ;
  (* hdlname = "copy2 csr _decoded_T_246" *)
  (* src = "verilog/rocket_clean.sv:197545.15-197545.29" *)
  wire [12:0] \copy2.csr._decoded_T_246 ;
  (* hdlname = "copy2 csr _decoded_T_250" *)
  (* src = "verilog/rocket_clean.sv:197548.15-197548.29" *)
  wire [12:0] \copy2.csr._decoded_T_250 ;
  (* hdlname = "copy2 csr _decoded_T_254" *)
  (* src = "verilog/rocket_clean.sv:197550.15-197550.29" *)
  wire [12:0] \copy2.csr._decoded_T_254 ;
  (* hdlname = "copy2 csr _decoded_T_256" *)
  (* src = "verilog/rocket_clean.sv:197552.15-197552.29" *)
  wire [12:0] \copy2.csr._decoded_T_256 ;
  (* hdlname = "copy2 csr _decoded_T_26" *)
  (* src = "verilog/rocket_clean.sv:197503.15-197503.28" *)
  wire [12:0] \copy2.csr._decoded_T_26 ;
  (* hdlname = "copy2 csr _decoded_T_262" *)
  (* src = "verilog/rocket_clean.sv:197556.15-197556.29" *)
  wire [12:0] \copy2.csr._decoded_T_262 ;
  (* hdlname = "copy2 csr _decoded_T_286" *)
  (* src = "verilog/rocket_clean.sv:197561.15-197561.29" *)
  wire [12:0] \copy2.csr._decoded_T_286 ;
  (* hdlname = "copy2 csr _decoded_T_288" *)
  (* src = "verilog/rocket_clean.sv:197563.15-197563.29" *)
  wire [12:0] \copy2.csr._decoded_T_288 ;
  (* hdlname = "copy2 csr _decoded_T_30" *)
  (* src = "verilog/rocket_clean.sv:197506.15-197506.28" *)
  wire [12:0] \copy2.csr._decoded_T_30 ;
  (* hdlname = "copy2 csr _decoded_T_32" *)
  (* src = "verilog/rocket_clean.sv:197508.15-197508.28" *)
  wire [12:0] \copy2.csr._decoded_T_32 ;
  (* hdlname = "copy2 csr _decoded_T_34" *)
  (* src = "verilog/rocket_clean.sv:197510.15-197510.28" *)
  wire [12:0] \copy2.csr._decoded_T_34 ;
  (* hdlname = "copy2 csr _decoded_T_36" *)
  (* src = "verilog/rocket_clean.sv:197512.15-197512.28" *)
  wire [12:0] \copy2.csr._decoded_T_36 ;
  (* hdlname = "copy2 csr _decoded_T_38" *)
  (* src = "verilog/rocket_clean.sv:197514.15-197514.28" *)
  wire [12:0] \copy2.csr._decoded_T_38 ;
  (* hdlname = "copy2 csr _decoded_T_40" *)
  (* src = "verilog/rocket_clean.sv:197516.15-197516.28" *)
  wire [12:0] \copy2.csr._decoded_T_40 ;
  (* hdlname = "copy2 csr _decoded_T_42" *)
  (* src = "verilog/rocket_clean.sv:197518.15-197518.28" *)
  wire [12:0] \copy2.csr._decoded_T_42 ;
  (* hdlname = "copy2 csr _decoded_T_44" *)
  (* src = "verilog/rocket_clean.sv:197520.15-197520.28" *)
  wire [12:0] \copy2.csr._decoded_T_44 ;
  (* hdlname = "copy2 csr _decoded_T_56" *)
  (* src = "verilog/rocket_clean.sv:197522.15-197522.28" *)
  wire [12:0] \copy2.csr._decoded_T_56 ;
  (* hdlname = "copy2 csr _decoded_T_8" *)
  (* src = "verilog/rocket_clean.sv:197488.15-197488.27" *)
  wire [12:0] \copy2.csr._decoded_T_8 ;
  (* hdlname = "copy2 csr _delegate_T" *)
  (* src = "verilog/rocket_clean.sv:197181.9-197181.20" *)
  wire \copy2.csr._delegate_T ;
  (* hdlname = "copy2 csr _delegate_T_3" *)
  (* src = "verilog/rocket_clean.sv:197184.15-197184.28" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._delegate_T_3 ;
  (* hdlname = "copy2 csr _delegate_T_5" *)
  (* src = "verilog/rocket_clean.sv:197187.15-197187.28" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._delegate_T_5 ;
  (* hdlname = "copy2 csr _delegate_T_7" *)
  (* src = "verilog/rocket_clean.sv:197188.9-197188.22" *)
  wire \copy2.csr._delegate_T_7 ;
  (* hdlname = "copy2 csr _epc_T" *)
  (* src = "verilog/rocket_clean.sv:197670.15-197670.21" *)
  (* unused_bits = "0 1" *)
  wire [39:0] \copy2.csr._epc_T ;
  (* hdlname = "copy2 csr _epc_T_1" *)
  (* src = "verilog/rocket_clean.sv:197671.15-197671.23" *)
  wire [39:0] \copy2.csr._epc_T_1 ;
  (* hdlname = "copy2 csr _exception_T" *)
  (* src = "verilog/rocket_clean.sv:197159.9-197159.21" *)
  wire \copy2.csr._exception_T ;
  (* hdlname = "copy2 csr _io_decode_0_fp_csr_T" *)
  (* src = "verilog/rocket_clean.sv:197600.15-197600.36" *)
  wire [11:0] \copy2.csr._io_decode_0_fp_csr_T ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T" *)
  (* src = "verilog/rocket_clean.sv:197634.9-197634.36" *)
  wire \copy2.csr._io_decode_0_read_illegal_T ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_1" *)
  (* src = "verilog/rocket_clean.sv:197635.9-197635.38" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_1 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_10" *)
  (* src = "verilog/rocket_clean.sv:197640.9-197640.39" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_10 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_11" *)
  (* src = "verilog/rocket_clean.sv:197641.9-197641.39" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_11 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_12" *)
  (* src = "verilog/rocket_clean.sv:197642.15-197642.45" *)
  wire [11:0] \copy2.csr._io_decode_0_read_illegal_T_12 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_13" *)
  (* src = "verilog/rocket_clean.sv:197643.9-197643.39" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_13 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_17" *)
  (* src = "verilog/rocket_clean.sv:197644.9-197644.39" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_17 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_18" *)
  (* src = "verilog/rocket_clean.sv:197645.9-197645.39" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_18 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_2" *)
  (* src = "verilog/rocket_clean.sv:197636.9-197636.38" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_2 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_21" *)
  (* src = "verilog/rocket_clean.sv:197646.9-197646.39" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_21 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_6" *)
  (* src = "verilog/rocket_clean.sv:197637.9-197637.38" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_6 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_7" *)
  (* src = "verilog/rocket_clean.sv:197638.9-197638.38" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_7 ;
  (* hdlname = "copy2 csr _io_decode_0_read_illegal_T_8" *)
  (* src = "verilog/rocket_clean.sv:197639.9-197639.38" *)
  wire \copy2.csr._io_decode_0_read_illegal_T_8 ;
  (* hdlname = "copy2 csr _io_decode_0_system_illegal_T_14" *)
  (* src = "verilog/rocket_clean.sv:197652.9-197652.41" *)
  wire \copy2.csr._io_decode_0_system_illegal_T_14 ;
  (* hdlname = "copy2 csr _io_decode_0_system_illegal_T_15" *)
  (* src = "verilog/rocket_clean.sv:197653.9-197653.41" *)
  wire \copy2.csr._io_decode_0_system_illegal_T_15 ;
  (* hdlname = "copy2 csr _io_decode_0_system_illegal_T_18" *)
  (* src = "verilog/rocket_clean.sv:197654.9-197654.41" *)
  wire \copy2.csr._io_decode_0_system_illegal_T_18 ;
  (* hdlname = "copy2 csr _io_decode_0_system_illegal_T_4" *)
  (* src = "verilog/rocket_clean.sv:197648.9-197648.40" *)
  wire \copy2.csr._io_decode_0_system_illegal_T_4 ;
  (* hdlname = "copy2 csr _io_decode_0_system_illegal_T_5" *)
  (* src = "verilog/rocket_clean.sv:197649.9-197649.40" *)
  wire \copy2.csr._io_decode_0_system_illegal_T_5 ;
  (* hdlname = "copy2 csr _io_decode_0_system_illegal_T_7" *)
  (* src = "verilog/rocket_clean.sv:197650.9-197650.40" *)
  wire \copy2.csr._io_decode_0_system_illegal_T_7 ;
  (* hdlname = "copy2 csr _io_decode_0_system_illegal_T_8" *)
  (* src = "verilog/rocket_clean.sv:197651.9-197651.40" *)
  wire \copy2.csr._io_decode_0_system_illegal_T_8 ;
  (* hdlname = "copy2 csr _io_interrupt_T" *)
  (* src = "verilog/rocket_clean.sv:197372.9-197372.24" *)
  wire \copy2.csr._io_interrupt_T ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_1" *)
  wire [61:0] \copy2.csr._io_rw_rdata_T_1 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_10" *)
  (* src = "verilog/rocket_clean.sv:197751.15-197751.32" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_10 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_11" *)
  (* src = "verilog/rocket_clean.sv:197752.15-197752.32" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_11 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_110" *)
  wire [2:0] \copy2.csr._io_rw_rdata_T_110 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_111" *)
  (* src = "verilog/rocket_clean.sv:197765.15-197765.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_111 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_112" *)
  (* src = "verilog/rocket_clean.sv:197766.15-197766.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_112 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_113" *)
  (* src = "verilog/rocket_clean.sv:197767.15-197767.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_113 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_114" *)
  wire [11:0] \copy2.csr._io_rw_rdata_T_114 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_115" *)
  (* src = "verilog/rocket_clean.sv:197769.15-197769.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_115 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_116" *)
  (* src = "verilog/rocket_clean.sv:197770.15-197770.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_116 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_117" *)
  (* src = "verilog/rocket_clean.sv:197771.15-197771.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_117 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_118" *)
  (* src = "verilog/rocket_clean.sv:197772.15-197772.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_118 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_119" *)
  (* src = "verilog/rocket_clean.sv:197773.15-197773.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_119 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_12" *)
  (* src = "verilog/rocket_clean.sv:197753.15-197753.32" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_12 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_120" *)
  (* src = "verilog/rocket_clean.sv:197774.15-197774.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_120 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_121" *)
  (* src = "verilog/rocket_clean.sv:197775.15-197775.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_121 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_122" *)
  wire [2:0] \copy2.csr._io_rw_rdata_T_122 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_123" *)
  wire [9:0] \copy2.csr._io_rw_rdata_T_123 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_124" *)
  wire [23:0] \copy2.csr._io_rw_rdata_T_124 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_125" *)
  (* src = "verilog/rocket_clean.sv:197779.15-197779.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_125 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_127" *)
  (* src = "verilog/rocket_clean.sv:197780.15-197780.33" *)
  wire [29:0] \copy2.csr._io_rw_rdata_T_127 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_128" *)
  (* src = "verilog/rocket_clean.sv:197781.15-197781.33" *)
  wire [29:0] \copy2.csr._io_rw_rdata_T_128 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_129" *)
  (* src = "verilog/rocket_clean.sv:197782.15-197782.33" *)
  wire [29:0] \copy2.csr._io_rw_rdata_T_129 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_13" *)
  (* src = "verilog/rocket_clean.sv:197754.9-197754.26" *)
  wire \copy2.csr._io_rw_rdata_T_13 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_130" *)
  (* src = "verilog/rocket_clean.sv:197783.15-197783.33" *)
  wire [29:0] \copy2.csr._io_rw_rdata_T_130 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_131" *)
  (* src = "verilog/rocket_clean.sv:197784.15-197784.33" *)
  wire [29:0] \copy2.csr._io_rw_rdata_T_131 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_132" *)
  (* src = "verilog/rocket_clean.sv:197785.15-197785.33" *)
  wire [29:0] \copy2.csr._io_rw_rdata_T_132 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_133" *)
  (* src = "verilog/rocket_clean.sv:197786.15-197786.33" *)
  wire [29:0] \copy2.csr._io_rw_rdata_T_133 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_134" *)
  (* src = "verilog/rocket_clean.sv:197787.15-197787.33" *)
  wire [29:0] \copy2.csr._io_rw_rdata_T_134 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_14" *)
  wire [30:0] \copy2.csr._io_rw_rdata_T_14 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_143" *)
  (* src = "verilog/rocket_clean.sv:197788.15-197788.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_143 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_144" *)
  (* src = "verilog/rocket_clean.sv:197789.15-197789.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_144 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_146" *)
  (* src = "verilog/rocket_clean.sv:197790.15-197790.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_146 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_148" *)
  (* src = "verilog/rocket_clean.sv:197791.15-197791.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_148 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_15" *)
  (* src = "verilog/rocket_clean.sv:197756.15-197756.32" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_15 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_150" *)
  (* src = "verilog/rocket_clean.sv:197792.15-197792.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_150 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_151" *)
  (* src = "verilog/rocket_clean.sv:197793.15-197793.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_151 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_152" *)
  (* src = "verilog/rocket_clean.sv:197794.15-197794.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_152 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_153" *)
  (* src = "verilog/rocket_clean.sv:197796.15-197796.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_153 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_154" *)
  (* src = "verilog/rocket_clean.sv:197797.15-197797.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_154 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_155" *)
  (* src = "verilog/rocket_clean.sv:197798.15-197798.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_155 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_156" *)
  (* src = "verilog/rocket_clean.sv:197799.15-197799.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_156 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_157" *)
  (* src = "verilog/rocket_clean.sv:197800.15-197800.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_157 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_158" *)
  (* src = "verilog/rocket_clean.sv:197801.15-197801.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_158 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_159" *)
  (* src = "verilog/rocket_clean.sv:197803.15-197803.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_159 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_16" *)
  (* src = "verilog/rocket_clean.sv:197757.15-197757.32" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_16 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_160" *)
  (* src = "verilog/rocket_clean.sv:197805.15-197805.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_160 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_161" *)
  (* src = "verilog/rocket_clean.sv:197806.15-197806.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_161 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_162" *)
  (* src = "verilog/rocket_clean.sv:197807.15-197807.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_162 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_163" *)
  (* src = "verilog/rocket_clean.sv:197809.15-197809.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_163 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_164" *)
  (* src = "verilog/rocket_clean.sv:197811.15-197811.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_164 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_165" *)
  (* src = "verilog/rocket_clean.sv:197813.15-197813.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_165 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_166" *)
  (* src = "verilog/rocket_clean.sv:197815.15-197815.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_166 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_167" *)
  (* src = "verilog/rocket_clean.sv:197816.15-197816.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_167 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_168" *)
  (* src = "verilog/rocket_clean.sv:197817.15-197817.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_168 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_17" *)
  (* src = "verilog/rocket_clean.sv:197758.14-197758.31" *)
  wire [4:0] \copy2.csr._io_rw_rdata_T_17 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_18" *)
  (* src = "verilog/rocket_clean.sv:197759.14-197759.31" *)
  wire [2:0] \copy2.csr._io_rw_rdata_T_18 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_19" *)
  (* src = "verilog/rocket_clean.sv:197760.14-197760.31" *)
  wire [7:0] \copy2.csr._io_rw_rdata_T_19 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_2" *)
  (* src = "verilog/rocket_clean.sv:197744.15-197744.31" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_2 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_20" *)
  (* src = "verilog/rocket_clean.sv:197761.14-197761.31" *)
  wire [2:0] \copy2.csr._io_rw_rdata_T_20 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_21" *)
  (* src = "verilog/rocket_clean.sv:197762.15-197762.32" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_21 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_22" *)
  (* src = "verilog/rocket_clean.sv:197763.15-197763.32" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_22 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_256" *)
  (* src = "verilog/rocket_clean.sv:197819.15-197819.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_256 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_257" *)
  (* src = "verilog/rocket_clean.sv:197820.15-197820.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_257 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_258" *)
  (* src = "verilog/rocket_clean.sv:197821.15-197821.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_258 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_259" *)
  (* src = "verilog/rocket_clean.sv:197822.15-197822.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_259 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_260" *)
  (* src = "verilog/rocket_clean.sv:197823.15-197823.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_260 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_261" *)
  (* src = "verilog/rocket_clean.sv:197824.15-197824.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_261 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_262" *)
  (* src = "verilog/rocket_clean.sv:197825.15-197825.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_262 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_263" *)
  (* src = "verilog/rocket_clean.sv:197826.15-197826.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_263 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_264" *)
  (* src = "verilog/rocket_clean.sv:197827.15-197827.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_264 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_265" *)
  (* src = "verilog/rocket_clean.sv:197828.15-197828.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_265 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_266" *)
  (* src = "verilog/rocket_clean.sv:197829.15-197829.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_266 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_267" *)
  (* src = "verilog/rocket_clean.sv:197830.15-197830.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_267 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_268" *)
  (* src = "verilog/rocket_clean.sv:197832.15-197832.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_268 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_269" *)
  (* src = "verilog/rocket_clean.sv:197833.15-197833.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_269 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_270" *)
  (* src = "verilog/rocket_clean.sv:197834.15-197834.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_270 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_271" *)
  (* src = "verilog/rocket_clean.sv:197835.15-197835.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_271 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_273" *)
  (* src = "verilog/rocket_clean.sv:197837.15-197837.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_273 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_274" *)
  (* src = "verilog/rocket_clean.sv:197839.15-197839.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_274 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_275" *)
  (* src = "verilog/rocket_clean.sv:197841.15-197841.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_275 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_276" *)
  (* src = "verilog/rocket_clean.sv:197843.15-197843.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_276 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_277" *)
  (* src = "verilog/rocket_clean.sv:197845.15-197845.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_277 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_278" *)
  (* src = "verilog/rocket_clean.sv:197847.15-197847.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_278 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_279" *)
  (* src = "verilog/rocket_clean.sv:197849.15-197849.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_279 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_280" *)
  (* src = "verilog/rocket_clean.sv:197851.15-197851.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_280 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_289" *)
  (* src = "verilog/rocket_clean.sv:197852.15-197852.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_289 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_290" *)
  (* src = "verilog/rocket_clean.sv:197853.15-197853.33" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_290 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_4" *)
  (* src = "verilog/rocket_clean.sv:197745.15-197745.31" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_4 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_5" *)
  (* src = "verilog/rocket_clean.sv:197746.15-197746.31" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_5 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_6" *)
  wire [31:0] \copy2.csr._io_rw_rdata_T_6 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_7" *)
  wire [11:0] \copy2.csr._io_rw_rdata_T_7 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_8" *)
  (* src = "verilog/rocket_clean.sv:197749.15-197749.31" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_8 ;
  (* hdlname = "copy2 csr _io_rw_rdata_T_9" *)
  (* src = "verilog/rocket_clean.sv:197750.15-197750.31" *)
  wire [63:0] \copy2.csr._io_rw_rdata_T_9 ;
  (* hdlname = "copy2 csr _is_counter_T_2" *)
  (* src = "verilog/rocket_clean.sv:197587.9-197587.24" *)
  wire \copy2.csr._is_counter_T_2 ;
  (* hdlname = "copy2 csr _is_counter_T_5" *)
  (* src = "verilog/rocket_clean.sv:197588.9-197588.24" *)
  wire \copy2.csr._is_counter_T_5 ;
  (* hdlname = "copy2 csr _large_r_T_1" *)
  (* src = "verilog/rocket_clean.sv:197288.15-197288.27" *)
  wire [57:0] \copy2.csr._large_r_T_1 ;
  (* hdlname = "copy2 csr _large_r_T_3" *)
  (* src = "verilog/rocket_clean.sv:197298.15-197298.27" *)
  wire [57:0] \copy2.csr._large_r_T_3 ;
  (* hdlname = "copy2 csr _m_interrupts_T_3" *)
  wire [15:0] \copy2.csr._m_interrupts_T_3 ;
  (* hdlname = "copy2 csr _m_interrupts_T_4" *)
  (* src = "verilog/rocket_clean.sv:197309.15-197309.32" *)
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._m_interrupts_T_4 ;
  (* hdlname = "copy2 csr _m_interrupts_T_5" *)
  (* src = "verilog/rocket_clean.sv:197310.15-197310.32" *)
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._m_interrupts_T_5 ;
  (* hdlname = "copy2 csr _newBPC_T_2" *)
  wire [59:0] \copy2.csr._newBPC_T_2 ;
  (* hdlname = "copy2 csr _newBPC_T_3" *)
  wire [59:0] \copy2.csr._newBPC_T_3 ;
  (* hdlname = "copy2 csr _newBPC_T_8" *)
  (* src = "verilog/rocket_clean.sv:197940.15-197940.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63" *)
  wire [63:0] \copy2.csr._newBPC_T_8 ;
  (* hdlname = "copy2 csr _new_mip_T_2" *)
  wire [9:0] \copy2.csr._new_mip_T_2 ;
  (* hdlname = "copy2 csr _new_mip_T_3" *)
  wire [9:0] \copy2.csr._new_mip_T_3 ;
  (* hdlname = "copy2 csr _new_mip_T_8" *)
  (* src = "verilog/rocket_clean.sv:197890.15-197890.27" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._new_mip_T_8 ;
  (* hdlname = "copy2 csr _new_mstatus_WIRE" *)
  (* src = "verilog/rocket_clean.sv:197860.16-197860.33" *)
  wire [104:0] \copy2.csr._new_mstatus_WIRE ;
  (* hdlname = "copy2 csr _new_sip_T" *)
  (* src = "verilog/rocket_clean.sv:197916.15-197916.25" *)
  wire [63:0] \copy2.csr._new_sip_T ;
  (* hdlname = "copy2 csr _new_sip_T_1" *)
  (* src = "verilog/rocket_clean.sv:197917.15-197917.27" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._new_sip_T_1 ;
  (* hdlname = "copy2 csr _new_sip_T_2" *)
  (* src = "verilog/rocket_clean.sv:197918.15-197918.27" *)
  wire [63:0] \copy2.csr._new_sip_T_2 ;
  (* hdlname = "copy2 csr _new_sip_T_3" *)
  (* src = "verilog/rocket_clean.sv:197919.15-197919.27" *)
  (* unused_bits = "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._new_sip_T_3 ;
  (* hdlname = "copy2 csr _notDebugTVec_T_1" *)
  wire [39:0] \copy2.csr._notDebugTVec_T_1 ;
  (* hdlname = "copy2 csr _pmp_mask_T_1" *)
  wire [29:0] \copy2.csr._pmp_mask_T_1 ;
  (* hdlname = "copy2 csr _pmp_mask_T_11" *)
  (* src = "verilog/rocket_clean.sv:197384.15-197384.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_11 ;
  (* hdlname = "copy2 csr _pmp_mask_T_12" *)
  (* src = "verilog/rocket_clean.sv:197385.15-197385.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_12 ;
  (* hdlname = "copy2 csr _pmp_mask_T_13" *)
  (* src = "verilog/rocket_clean.sv:197386.15-197386.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_13 ;
  (* hdlname = "copy2 csr _pmp_mask_T_14" *)
  (* src = "verilog/rocket_clean.sv:197387.15-197387.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy2.csr._pmp_mask_T_14 ;
  (* hdlname = "copy2 csr _pmp_mask_T_16" *)
  (* src = "verilog/rocket_clean.sv:197389.15-197389.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_16 ;
  (* hdlname = "copy2 csr _pmp_mask_T_17" *)
  (* src = "verilog/rocket_clean.sv:197390.15-197390.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_17 ;
  (* hdlname = "copy2 csr _pmp_mask_T_18" *)
  (* src = "verilog/rocket_clean.sv:197391.15-197391.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_18 ;
  (* hdlname = "copy2 csr _pmp_mask_T_19" *)
  (* src = "verilog/rocket_clean.sv:197392.15-197392.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy2.csr._pmp_mask_T_19 ;
  (* hdlname = "copy2 csr _pmp_mask_T_2" *)
  (* src = "verilog/rocket_clean.sv:197375.15-197375.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_2 ;
  (* hdlname = "copy2 csr _pmp_mask_T_21" *)
  (* src = "verilog/rocket_clean.sv:197394.15-197394.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_21 ;
  (* hdlname = "copy2 csr _pmp_mask_T_22" *)
  (* src = "verilog/rocket_clean.sv:197395.15-197395.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_22 ;
  (* hdlname = "copy2 csr _pmp_mask_T_23" *)
  wire [29:0] \copy2.csr._pmp_mask_T_23 ;
  (* hdlname = "copy2 csr _pmp_mask_T_24" *)
  (* src = "verilog/rocket_clean.sv:197397.15-197397.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy2.csr._pmp_mask_T_24 ;
  (* hdlname = "copy2 csr _pmp_mask_T_26" *)
  (* src = "verilog/rocket_clean.sv:197399.15-197399.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_26 ;
  (* hdlname = "copy2 csr _pmp_mask_T_27" *)
  (* src = "verilog/rocket_clean.sv:197400.15-197400.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_27 ;
  (* hdlname = "copy2 csr _pmp_mask_T_28" *)
  (* src = "verilog/rocket_clean.sv:197401.15-197401.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_28 ;
  (* hdlname = "copy2 csr _pmp_mask_T_29" *)
  (* src = "verilog/rocket_clean.sv:197402.15-197402.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy2.csr._pmp_mask_T_29 ;
  (* hdlname = "copy2 csr _pmp_mask_T_3" *)
  (* src = "verilog/rocket_clean.sv:197376.15-197376.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_3 ;
  (* hdlname = "copy2 csr _pmp_mask_T_31" *)
  (* src = "verilog/rocket_clean.sv:197404.15-197404.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_31 ;
  (* hdlname = "copy2 csr _pmp_mask_T_32" *)
  (* src = "verilog/rocket_clean.sv:197405.15-197405.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_32 ;
  (* hdlname = "copy2 csr _pmp_mask_T_33" *)
  (* src = "verilog/rocket_clean.sv:197406.15-197406.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_33 ;
  (* hdlname = "copy2 csr _pmp_mask_T_34" *)
  (* src = "verilog/rocket_clean.sv:197407.15-197407.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy2.csr._pmp_mask_T_34 ;
  (* hdlname = "copy2 csr _pmp_mask_T_36" *)
  (* src = "verilog/rocket_clean.sv:197409.15-197409.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_36 ;
  (* hdlname = "copy2 csr _pmp_mask_T_37" *)
  (* src = "verilog/rocket_clean.sv:197410.15-197410.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_37 ;
  (* hdlname = "copy2 csr _pmp_mask_T_38" *)
  (* src = "verilog/rocket_clean.sv:197411.15-197411.29" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_38 ;
  (* hdlname = "copy2 csr _pmp_mask_T_39" *)
  (* src = "verilog/rocket_clean.sv:197412.15-197412.29" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy2.csr._pmp_mask_T_39 ;
  (* hdlname = "copy2 csr _pmp_mask_T_4" *)
  (* src = "verilog/rocket_clean.sv:197377.15-197377.28" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy2.csr._pmp_mask_T_4 ;
  (* hdlname = "copy2 csr _pmp_mask_T_6" *)
  (* src = "verilog/rocket_clean.sv:197379.15-197379.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_6 ;
  (* hdlname = "copy2 csr _pmp_mask_T_7" *)
  (* src = "verilog/rocket_clean.sv:197380.15-197380.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_7 ;
  (* hdlname = "copy2 csr _pmp_mask_T_8" *)
  (* src = "verilog/rocket_clean.sv:197381.15-197381.28" *)
  (* unused_bits = "30" *)
  wire [30:0] \copy2.csr._pmp_mask_T_8 ;
  (* hdlname = "copy2 csr _pmp_mask_T_9" *)
  (* src = "verilog/rocket_clean.sv:197382.15-197382.28" *)
  (* unused_bits = "32" *)
  wire [32:0] \copy2.csr._pmp_mask_T_9 ;
  (* hdlname = "copy2 csr _read_hvip_T" *)
  wire [9:0] \copy2.csr._read_hvip_T ;
  (* hdlname = "copy2 csr _read_mip_T" *)
  wire [9:0] \copy2.csr._read_mip_T ;
  (* hdlname = "copy2 csr _read_mstatus_T" *)
  wire [103:0] \copy2.csr._read_mstatus_T ;
  (* hdlname = "copy2 csr _read_mtvec_T_1" *)
  (* src = "verilog/rocket_clean.sv:197424.14-197424.29" *)
  wire [7:0] \copy2.csr._read_mtvec_T_1 ;
  (* hdlname = "copy2 csr _read_mtvec_T_3" *)
  (* src = "verilog/rocket_clean.sv:197425.15-197425.30" *)
  wire [31:0] \copy2.csr._read_mtvec_T_3 ;
  (* hdlname = "copy2 csr _read_mtvec_T_4" *)
  (* src = "verilog/rocket_clean.sv:197426.15-197426.30" *)
  wire [31:0] \copy2.csr._read_mtvec_T_4 ;
  (* hdlname = "copy2 csr _read_mtvec_T_5" *)
  (* src = "verilog/rocket_clean.sv:197427.15-197427.30" *)
  wire [31:0] \copy2.csr._read_mtvec_T_5 ;
  (* hdlname = "copy2 csr _read_stvec_T_1" *)
  (* src = "verilog/rocket_clean.sv:197429.14-197429.29" *)
  wire [7:0] \copy2.csr._read_stvec_T_1 ;
  (* hdlname = "copy2 csr _read_stvec_T_3" *)
  (* src = "verilog/rocket_clean.sv:197430.15-197430.30" *)
  wire [38:0] \copy2.csr._read_stvec_T_3 ;
  (* hdlname = "copy2 csr _read_stvec_T_4" *)
  (* src = "verilog/rocket_clean.sv:197431.15-197431.30" *)
  wire [38:0] \copy2.csr._read_stvec_T_4 ;
  (* hdlname = "copy2 csr _read_stvec_T_5" *)
  (* src = "verilog/rocket_clean.sv:197432.15-197432.30" *)
  wire [38:0] \copy2.csr._read_stvec_T_5 ;
  (* hdlname = "copy2 csr _read_stvec_T_8" *)
  (* src = "verilog/rocket_clean.sv:197433.15-197433.30" *)
  wire [24:0] \copy2.csr._read_stvec_T_8 ;
  (* hdlname = "copy2 csr _reg_custom_0_T" *)
  (* src = "verilog/rocket_clean.sv:198009.15-198009.30" *)
  wire [63:0] \copy2.csr._reg_custom_0_T ;
  (* hdlname = "copy2 csr _reg_custom_0_T_2" *)
  (* src = "verilog/rocket_clean.sv:198010.15-198010.32" *)
  wire [63:0] \copy2.csr._reg_custom_0_T_2 ;
  (* hdlname = "copy2 csr _reg_custom_0_T_3" *)
  (* src = "verilog/rocket_clean.sv:198011.15-198011.32" *)
  wire [63:0] \copy2.csr._reg_custom_0_T_3 ;
  (* hdlname = "copy2 csr _reg_dcsr_cause_T" *)
  (* src = "verilog/rocket_clean.sv:197673.14-197673.31" *)
  wire [1:0] \copy2.csr._reg_dcsr_cause_T ;
  (* hdlname = "copy2 csr _reg_dcsr_cause_T_1" *)
  (* src = "verilog/rocket_clean.sv:197674.14-197674.33" *)
  wire [1:0] \copy2.csr._reg_dcsr_cause_T_1 ;
  (* hdlname = "copy2 csr _reg_dcsr_cause_T_2" *)
  (* src = "verilog/rocket_clean.sv:197675.14-197675.33" *)
  wire [2:0] \copy2.csr._reg_dcsr_cause_T_2 ;
  (* hdlname = "copy2 csr _reg_fflags_T" *)
  (* src = "verilog/rocket_clean.sv:197857.14-197857.27" *)
  wire [4:0] \copy2.csr._reg_fflags_T ;
  (* hdlname = "copy2 csr _reg_mcause_T" *)
  (* src = "verilog/rocket_clean.sv:197899.15-197899.28" *)
  wire [63:0] \copy2.csr._reg_mcause_T ;
  (* hdlname = "copy2 csr _reg_mcountinhibit_T_1" *)
  (* src = "verilog/rocket_clean.sv:197901.15-197901.37" *)
  wire [63:0] \copy2.csr._reg_mcountinhibit_T_1 ;
  (* hdlname = "copy2 csr _reg_mepc_T_1" *)
  wire [39:0] \copy2.csr._reg_mepc_T_1 ;
  (* hdlname = "copy2 csr _reg_mepc_T_2" *)
  (* src = "verilog/rocket_clean.sv:197896.15-197896.28" *)
  (* unused_bits = "40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._reg_mepc_T_2 ;
  (* hdlname = "copy2 csr _reg_mie_T" *)
  (* src = "verilog/rocket_clean.sv:197894.15-197894.25" *)
  wire [63:0] \copy2.csr._reg_mie_T ;
  (* hdlname = "copy2 csr _reg_mie_T_1" *)
  (* src = "verilog/rocket_clean.sv:197927.15-197927.27" *)
  wire [63:0] \copy2.csr._reg_mie_T_1 ;
  (* hdlname = "copy2 csr _reg_mie_T_2" *)
  (* src = "verilog/rocket_clean.sv:197928.15-197928.27" *)
  wire [63:0] \copy2.csr._reg_mie_T_2 ;
  (* hdlname = "copy2 csr _reg_mie_T_3" *)
  (* src = "verilog/rocket_clean.sv:197929.15-197929.27" *)
  wire [63:0] \copy2.csr._reg_mie_T_3 ;
  (* hdlname = "copy2 csr _reg_mie_T_4" *)
  (* src = "verilog/rocket_clean.sv:197930.15-197930.27" *)
  wire [63:0] \copy2.csr._reg_mie_T_4 ;
  (* hdlname = "copy2 csr _reg_misa_T" *)
  wire [39:0] \copy2.csr._reg_misa_T ;
  (* hdlname = "copy2 csr _reg_misa_T_1" *)
  (* src = "verilog/rocket_clean.sv:197879.9-197879.22" *)
  wire \copy2.csr._reg_misa_T_1 ;
  (* hdlname = "copy2 csr _reg_misa_T_2" *)
  (* src = "verilog/rocket_clean.sv:197880.14-197880.27" *)
  wire [3:0] \copy2.csr._reg_misa_T_2 ;
  (* hdlname = "copy2 csr _reg_misa_T_3" *)
  (* src = "verilog/rocket_clean.sv:197882.15-197882.28" *)
  (* unused_bits = "13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._reg_misa_T_3 ;
  (* hdlname = "copy2 csr _reg_misa_T_4" *)
  (* src = "verilog/rocket_clean.sv:197883.15-197883.28" *)
  (* unused_bits = "1 2 4 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr._reg_misa_T_4 ;
  (* hdlname = "copy2 csr _reg_misa_T_5" *)
  (* src = "verilog/rocket_clean.sv:197884.15-197884.28" *)
  wire [63:0] \copy2.csr._reg_misa_T_5 ;
  (* hdlname = "copy2 csr _reg_misa_T_7" *)
  (* src = "verilog/rocket_clean.sv:197885.15-197885.28" *)
  wire [63:0] \copy2.csr._reg_misa_T_7 ;
  (* hdlname = "copy2 csr _reg_misa_T_8" *)
  (* src = "verilog/rocket_clean.sv:197886.15-197886.28" *)
  wire [63:0] \copy2.csr._reg_misa_T_8 ;
  (* hdlname = "copy2 csr _reg_mstatus_fs_T" *)
  (* src = "verilog/rocket_clean.sv:197874.9-197874.26" *)
  wire \copy2.csr._reg_mstatus_fs_T ;
  (* hdlname = "copy2 csr _reg_mstatus_fs_T_2" *)
  (* src = "verilog/rocket_clean.sv:197875.14-197875.33" *)
  wire [1:0] \copy2.csr._reg_mstatus_fs_T_2 ;
  (* hdlname = "copy2 csr _reg_satp_mode_T" *)
  (* src = "verilog/rocket_clean.sv:197926.14-197926.30" *)
  wire [3:0] \copy2.csr._reg_satp_mode_T ;
  (* hdlname = "copy2 csr _reg_scause_T" *)
  (* src = "verilog/rocket_clean.sv:197933.15-197933.28" *)
  wire [63:0] \copy2.csr._reg_scause_T ;
  (* hdlname = "copy2 csr _s_interrupts_T_6" *)
  wire [15:0] \copy2.csr._s_interrupts_T_6 ;
  (* hdlname = "copy2 csr _wdata_T_1" *)
  (* src = "verilog/rocket_clean.sv:197566.15-197566.25" *)
  wire [63:0] \copy2.csr._wdata_T_1 ;
  (* hdlname = "copy2 csr _wdata_T_2" *)
  (* src = "verilog/rocket_clean.sv:197567.15-197567.25" *)
  wire [63:0] \copy2.csr._wdata_T_2 ;
  (* hdlname = "copy2 csr _wdata_T_5" *)
  (* src = "verilog/rocket_clean.sv:197568.15-197568.25" *)
  wire [63:0] \copy2.csr._wdata_T_5 ;
  (* hdlname = "copy2 csr _wdata_T_6" *)
  (* src = "verilog/rocket_clean.sv:197569.15-197569.25" *)
  wire [63:0] \copy2.csr._wdata_T_6 ;
  (* hdlname = "copy2 csr _which_T_100" *)
  (* src = "verilog/rocket_clean.sv:197346.14-197346.26" *)
  wire [3:0] \copy2.csr._which_T_100 ;
  (* hdlname = "copy2 csr _which_T_101" *)
  (* src = "verilog/rocket_clean.sv:197347.14-197347.26" *)
  wire [3:0] \copy2.csr._which_T_101 ;
  (* hdlname = "copy2 csr _which_T_102" *)
  (* src = "verilog/rocket_clean.sv:197348.14-197348.26" *)
  wire [3:0] \copy2.csr._which_T_102 ;
  (* hdlname = "copy2 csr _which_T_103" *)
  (* src = "verilog/rocket_clean.sv:197349.14-197349.26" *)
  wire [3:0] \copy2.csr._which_T_103 ;
  (* hdlname = "copy2 csr _which_T_104" *)
  (* src = "verilog/rocket_clean.sv:197350.14-197350.26" *)
  wire [3:0] \copy2.csr._which_T_104 ;
  (* hdlname = "copy2 csr _which_T_105" *)
  (* src = "verilog/rocket_clean.sv:197351.14-197351.26" *)
  wire [3:0] \copy2.csr._which_T_105 ;
  (* hdlname = "copy2 csr _which_T_106" *)
  (* src = "verilog/rocket_clean.sv:197352.14-197352.26" *)
  wire [3:0] \copy2.csr._which_T_106 ;
  (* hdlname = "copy2 csr _which_T_107" *)
  (* src = "verilog/rocket_clean.sv:197353.14-197353.26" *)
  wire [3:0] \copy2.csr._which_T_107 ;
  (* hdlname = "copy2 csr _which_T_108" *)
  (* src = "verilog/rocket_clean.sv:197354.14-197354.26" *)
  wire [3:0] \copy2.csr._which_T_108 ;
  (* hdlname = "copy2 csr _which_T_109" *)
  (* src = "verilog/rocket_clean.sv:197355.14-197355.26" *)
  wire [3:0] \copy2.csr._which_T_109 ;
  (* hdlname = "copy2 csr _which_T_111" *)
  (* src = "verilog/rocket_clean.sv:197356.14-197356.26" *)
  wire [3:0] \copy2.csr._which_T_111 ;
  (* hdlname = "copy2 csr _which_T_112" *)
  (* src = "verilog/rocket_clean.sv:197357.14-197357.26" *)
  wire [3:0] \copy2.csr._which_T_112 ;
  (* hdlname = "copy2 csr _which_T_113" *)
  (* src = "verilog/rocket_clean.sv:197358.14-197358.26" *)
  wire [3:0] \copy2.csr._which_T_113 ;
  (* hdlname = "copy2 csr _which_T_114" *)
  (* src = "verilog/rocket_clean.sv:197359.14-197359.26" *)
  wire [3:0] \copy2.csr._which_T_114 ;
  (* hdlname = "copy2 csr _which_T_115" *)
  (* src = "verilog/rocket_clean.sv:197360.14-197360.26" *)
  wire [3:0] \copy2.csr._which_T_115 ;
  (* hdlname = "copy2 csr _which_T_116" *)
  (* src = "verilog/rocket_clean.sv:197361.14-197361.26" *)
  wire [3:0] \copy2.csr._which_T_116 ;
  (* hdlname = "copy2 csr _which_T_117" *)
  (* src = "verilog/rocket_clean.sv:197362.14-197362.26" *)
  wire [3:0] \copy2.csr._which_T_117 ;
  (* hdlname = "copy2 csr _which_T_118" *)
  (* src = "verilog/rocket_clean.sv:197363.14-197363.26" *)
  wire [3:0] \copy2.csr._which_T_118 ;
  (* hdlname = "copy2 csr _which_T_119" *)
  (* src = "verilog/rocket_clean.sv:197364.14-197364.26" *)
  wire [3:0] \copy2.csr._which_T_119 ;
  (* hdlname = "copy2 csr _which_T_120" *)
  (* src = "verilog/rocket_clean.sv:197365.14-197365.26" *)
  wire [3:0] \copy2.csr._which_T_120 ;
  (* hdlname = "copy2 csr _which_T_121" *)
  (* src = "verilog/rocket_clean.sv:197366.14-197366.26" *)
  wire [3:0] \copy2.csr._which_T_121 ;
  (* hdlname = "copy2 csr _which_T_122" *)
  (* src = "verilog/rocket_clean.sv:197367.14-197367.26" *)
  wire [3:0] \copy2.csr._which_T_122 ;
  (* hdlname = "copy2 csr _which_T_123" *)
  (* src = "verilog/rocket_clean.sv:197368.14-197368.26" *)
  wire [3:0] \copy2.csr._which_T_123 ;
  (* hdlname = "copy2 csr _which_T_124" *)
  (* src = "verilog/rocket_clean.sv:197369.14-197369.26" *)
  wire [3:0] \copy2.csr._which_T_124 ;
  (* hdlname = "copy2 csr _which_T_79" *)
  (* src = "verilog/rocket_clean.sv:197325.14-197325.25" *)
  wire [3:0] \copy2.csr._which_T_79 ;
  (* hdlname = "copy2 csr _which_T_80" *)
  (* src = "verilog/rocket_clean.sv:197326.14-197326.25" *)
  wire [3:0] \copy2.csr._which_T_80 ;
  (* hdlname = "copy2 csr _which_T_81" *)
  (* src = "verilog/rocket_clean.sv:197327.14-197327.25" *)
  wire [3:0] \copy2.csr._which_T_81 ;
  (* hdlname = "copy2 csr _which_T_82" *)
  (* src = "verilog/rocket_clean.sv:197328.14-197328.25" *)
  wire [3:0] \copy2.csr._which_T_82 ;
  (* hdlname = "copy2 csr _which_T_83" *)
  (* src = "verilog/rocket_clean.sv:197329.14-197329.25" *)
  wire [3:0] \copy2.csr._which_T_83 ;
  (* hdlname = "copy2 csr _which_T_84" *)
  (* src = "verilog/rocket_clean.sv:197330.14-197330.25" *)
  wire [3:0] \copy2.csr._which_T_84 ;
  (* hdlname = "copy2 csr _which_T_85" *)
  (* src = "verilog/rocket_clean.sv:197331.14-197331.25" *)
  wire [3:0] \copy2.csr._which_T_85 ;
  (* hdlname = "copy2 csr _which_T_86" *)
  (* src = "verilog/rocket_clean.sv:197332.14-197332.25" *)
  wire [3:0] \copy2.csr._which_T_86 ;
  (* hdlname = "copy2 csr _which_T_87" *)
  (* src = "verilog/rocket_clean.sv:197333.14-197333.25" *)
  wire [3:0] \copy2.csr._which_T_87 ;
  (* hdlname = "copy2 csr _which_T_88" *)
  (* src = "verilog/rocket_clean.sv:197334.14-197334.25" *)
  wire [3:0] \copy2.csr._which_T_88 ;
  (* hdlname = "copy2 csr _which_T_89" *)
  (* src = "verilog/rocket_clean.sv:197335.14-197335.25" *)
  wire [3:0] \copy2.csr._which_T_89 ;
  (* hdlname = "copy2 csr _which_T_90" *)
  (* src = "verilog/rocket_clean.sv:197336.14-197336.25" *)
  wire [3:0] \copy2.csr._which_T_90 ;
  (* hdlname = "copy2 csr _which_T_91" *)
  (* src = "verilog/rocket_clean.sv:197337.14-197337.25" *)
  wire [3:0] \copy2.csr._which_T_91 ;
  (* hdlname = "copy2 csr _which_T_92" *)
  (* src = "verilog/rocket_clean.sv:197338.14-197338.25" *)
  wire [3:0] \copy2.csr._which_T_92 ;
  (* hdlname = "copy2 csr _which_T_93" *)
  (* src = "verilog/rocket_clean.sv:197339.14-197339.25" *)
  wire [3:0] \copy2.csr._which_T_93 ;
  (* hdlname = "copy2 csr _which_T_94" *)
  (* src = "verilog/rocket_clean.sv:197340.14-197340.25" *)
  wire [3:0] \copy2.csr._which_T_94 ;
  (* hdlname = "copy2 csr _which_T_95" *)
  (* src = "verilog/rocket_clean.sv:197341.14-197341.25" *)
  wire [3:0] \copy2.csr._which_T_95 ;
  (* hdlname = "copy2 csr _which_T_96" *)
  (* src = "verilog/rocket_clean.sv:197342.14-197342.25" *)
  wire [3:0] \copy2.csr._which_T_96 ;
  (* hdlname = "copy2 csr _which_T_97" *)
  (* src = "verilog/rocket_clean.sv:197343.14-197343.25" *)
  wire [3:0] \copy2.csr._which_T_97 ;
  (* hdlname = "copy2 csr _which_T_98" *)
  (* src = "verilog/rocket_clean.sv:197344.14-197344.25" *)
  wire [3:0] \copy2.csr._which_T_98 ;
  (* hdlname = "copy2 csr _which_T_99" *)
  (* src = "verilog/rocket_clean.sv:197345.14-197345.25" *)
  wire [3:0] \copy2.csr._which_T_99 ;
  (* hdlname = "copy2 csr addr" *)
  (* src = "verilog/rocket_clean.sv:197483.15-197483.19" *)
  wire [12:0] \copy2.csr.addr ;
  (* hdlname = "copy2 csr addr_1" *)
  (* src = "verilog/rocket_clean.sv:197577.15-197577.21" *)
  wire [11:0] \copy2.csr.addr_1 ;
  (* hdlname = "copy2 csr allow_counter" *)
  (* src = "verilog/rocket_clean.sv:197599.9-197599.22" *)
  wire \copy2.csr.allow_counter ;
  (* hdlname = "copy2 csr allow_sfence_vma" *)
  (* src = "verilog/rocket_clean.sv:197592.9-197592.25" *)
  wire \copy2.csr.allow_sfence_vma ;
  (* hdlname = "copy2 csr allow_sret" *)
  (* src = "verilog/rocket_clean.sv:197594.9-197594.19" *)
  wire \copy2.csr.allow_sret ;
  (* hdlname = "copy2 csr allow_wfi" *)
  (* src = "verilog/rocket_clean.sv:197591.9-197591.18" *)
  wire \copy2.csr.allow_wfi ;
  (* hdlname = "copy2 csr anyInterrupt" *)
  (* src = "verilog/rocket_clean.sv:197324.9-197324.21" *)
  wire \copy2.csr.anyInterrupt ;
  (* hdlname = "copy2 csr cause" *)
  (* src = "verilog/rocket_clean.sv:197165.15-197165.20" *)
  wire [63:0] \copy2.csr.cause ;
  (* hdlname = "copy2 csr causeIsDebugBreak" *)
  (* src = "verilog/rocket_clean.sv:197176.9-197176.26" *)
  wire \copy2.csr.causeIsDebugBreak ;
  (* hdlname = "copy2 csr causeIsDebugInt" *)
  (* src = "verilog/rocket_clean.sv:197168.9-197168.24" *)
  wire \copy2.csr.causeIsDebugInt ;
  (* hdlname = "copy2 csr causeIsDebugTrigger" *)
  (* src = "verilog/rocket_clean.sv:197170.9-197170.28" *)
  wire \copy2.csr.causeIsDebugTrigger ;
  (* hdlname = "copy2 csr cause_lsbs" *)
  (* src = "verilog/rocket_clean.sv:197166.14-197166.24" *)
  wire [7:0] \copy2.csr.cause_lsbs ;
  (* hdlname = "copy2 csr clock" *)
  (* src = "verilog/rocket_clean.sv:196864.17-196864.22" *)
  wire \copy2.csr.clock ;
  (* hdlname = "copy2 csr counter_addr" *)
  (* src = "verilog/rocket_clean.sv:197595.14-197595.26" *)
  wire [4:0] \copy2.csr.counter_addr ;
  (* hdlname = "copy2 csr csr_addr_legal" *)
  (* src = "verilog/rocket_clean.sv:197601.9-197601.23" *)
  wire \copy2.csr.csr_addr_legal ;
  (* hdlname = "copy2 csr csr_exists" *)
  (* src = "verilog/rocket_clean.sv:197631.9-197631.19" *)
  wire \copy2.csr.csr_exists ;
  (* hdlname = "copy2 csr csr_wen" *)
  (* src = "verilog/rocket_clean.sv:197859.9-197859.16" *)
  wire \copy2.csr.csr_wen ;
  (* hdlname = "copy2 csr dMode" *)
  (* src = "verilog/rocket_clean.sv:197943.9-197943.14" *)
  wire \copy2.csr.dMode ;
  (* hdlname = "copy2 csr d_interrupts" *)
  (* src = "verilog/rocket_clean.sv:197307.15-197307.27" *)
  wire [14:0] \copy2.csr.d_interrupts ;
  (* hdlname = "copy2 csr debugTVec" *)
  (* src = "verilog/rocket_clean.sv:197656.15-197656.24" *)
  wire [11:0] \copy2.csr.debugTVec ;
  (* hdlname = "copy2 csr decoded_1" *)
  (* src = "verilog/rocket_clean.sv:197486.9-197486.18" *)
  wire \copy2.csr.decoded_1 ;
  (* hdlname = "copy2 csr decoded_10" *)
  (* src = "verilog/rocket_clean.sv:197499.9-197499.19" *)
  wire \copy2.csr.decoded_10 ;
  (* hdlname = "copy2 csr decoded_11" *)
  (* src = "verilog/rocket_clean.sv:197501.9-197501.19" *)
  wire \copy2.csr.decoded_11 ;
  (* hdlname = "copy2 csr decoded_110" *)
  (* src = "verilog/rocket_clean.sv:197524.9-197524.20" *)
  wire \copy2.csr.decoded_110 ;
  (* hdlname = "copy2 csr decoded_111" *)
  (* src = "verilog/rocket_clean.sv:197525.9-197525.20" *)
  wire \copy2.csr.decoded_111 ;
  (* hdlname = "copy2 csr decoded_112" *)
  (* src = "verilog/rocket_clean.sv:197527.9-197527.20" *)
  wire \copy2.csr.decoded_112 ;
  (* hdlname = "copy2 csr decoded_113" *)
  (* src = "verilog/rocket_clean.sv:197529.9-197529.20" *)
  wire \copy2.csr.decoded_113 ;
  (* hdlname = "copy2 csr decoded_114" *)
  (* src = "verilog/rocket_clean.sv:197530.9-197530.20" *)
  wire \copy2.csr.decoded_114 ;
  (* hdlname = "copy2 csr decoded_115" *)
  (* src = "verilog/rocket_clean.sv:197532.9-197532.20" *)
  wire \copy2.csr.decoded_115 ;
  (* hdlname = "copy2 csr decoded_116" *)
  (* src = "verilog/rocket_clean.sv:197533.9-197533.20" *)
  wire \copy2.csr.decoded_116 ;
  (* hdlname = "copy2 csr decoded_117" *)
  (* src = "verilog/rocket_clean.sv:197535.9-197535.20" *)
  wire \copy2.csr.decoded_117 ;
  (* hdlname = "copy2 csr decoded_118" *)
  (* src = "verilog/rocket_clean.sv:197537.9-197537.20" *)
  wire \copy2.csr.decoded_118 ;
  (* hdlname = "copy2 csr decoded_119" *)
  (* src = "verilog/rocket_clean.sv:197539.9-197539.20" *)
  wire \copy2.csr.decoded_119 ;
  (* hdlname = "copy2 csr decoded_12" *)
  (* src = "verilog/rocket_clean.sv:197502.9-197502.19" *)
  wire \copy2.csr.decoded_12 ;
  (* hdlname = "copy2 csr decoded_120" *)
  (* src = "verilog/rocket_clean.sv:197540.9-197540.20" *)
  wire \copy2.csr.decoded_120 ;
  (* hdlname = "copy2 csr decoded_121" *)
  (* src = "verilog/rocket_clean.sv:197542.9-197542.20" *)
  wire \copy2.csr.decoded_121 ;
  (* hdlname = "copy2 csr decoded_122" *)
  (* src = "verilog/rocket_clean.sv:197544.9-197544.20" *)
  wire \copy2.csr.decoded_122 ;
  (* hdlname = "copy2 csr decoded_123" *)
  (* src = "verilog/rocket_clean.sv:197546.9-197546.20" *)
  wire \copy2.csr.decoded_123 ;
  (* hdlname = "copy2 csr decoded_124" *)
  (* src = "verilog/rocket_clean.sv:197547.9-197547.20" *)
  wire \copy2.csr.decoded_124 ;
  (* hdlname = "copy2 csr decoded_125" *)
  (* src = "verilog/rocket_clean.sv:197549.9-197549.20" *)
  wire \copy2.csr.decoded_125 ;
  (* hdlname = "copy2 csr decoded_127" *)
  (* src = "verilog/rocket_clean.sv:197551.9-197551.20" *)
  wire \copy2.csr.decoded_127 ;
  (* hdlname = "copy2 csr decoded_128" *)
  (* src = "verilog/rocket_clean.sv:197553.9-197553.20" *)
  wire \copy2.csr.decoded_128 ;
  (* hdlname = "copy2 csr decoded_129" *)
  (* src = "verilog/rocket_clean.sv:197554.9-197554.20" *)
  wire \copy2.csr.decoded_129 ;
  (* hdlname = "copy2 csr decoded_13" *)
  (* src = "verilog/rocket_clean.sv:197504.9-197504.19" *)
  wire \copy2.csr.decoded_13 ;
  (* hdlname = "copy2 csr decoded_130" *)
  (* src = "verilog/rocket_clean.sv:197555.9-197555.20" *)
  wire \copy2.csr.decoded_130 ;
  (* hdlname = "copy2 csr decoded_131" *)
  (* src = "verilog/rocket_clean.sv:197557.9-197557.20" *)
  wire \copy2.csr.decoded_131 ;
  (* hdlname = "copy2 csr decoded_132" *)
  (* src = "verilog/rocket_clean.sv:197558.9-197558.20" *)
  wire \copy2.csr.decoded_132 ;
  (* hdlname = "copy2 csr decoded_133" *)
  (* src = "verilog/rocket_clean.sv:197559.9-197559.20" *)
  wire \copy2.csr.decoded_133 ;
  (* hdlname = "copy2 csr decoded_134" *)
  (* src = "verilog/rocket_clean.sv:197560.9-197560.20" *)
  wire \copy2.csr.decoded_134 ;
  (* hdlname = "copy2 csr decoded_14" *)
  (* src = "verilog/rocket_clean.sv:197505.9-197505.19" *)
  wire \copy2.csr.decoded_14 ;
  (* hdlname = "copy2 csr decoded_143" *)
  (* src = "verilog/rocket_clean.sv:197562.9-197562.20" *)
  wire \copy2.csr.decoded_143 ;
  (* hdlname = "copy2 csr decoded_144" *)
  (* src = "verilog/rocket_clean.sv:197564.9-197564.20" *)
  wire \copy2.csr.decoded_144 ;
  (* hdlname = "copy2 csr decoded_146" *)
  (* src = "verilog/rocket_clean.sv:197565.9-197565.20" *)
  wire \copy2.csr.decoded_146 ;
  (* hdlname = "copy2 csr decoded_15" *)
  (* src = "verilog/rocket_clean.sv:197507.9-197507.19" *)
  wire \copy2.csr.decoded_15 ;
  (* hdlname = "copy2 csr decoded_16" *)
  (* src = "verilog/rocket_clean.sv:197509.9-197509.19" *)
  wire \copy2.csr.decoded_16 ;
  (* hdlname = "copy2 csr decoded_17" *)
  (* src = "verilog/rocket_clean.sv:197511.9-197511.19" *)
  wire \copy2.csr.decoded_17 ;
  (* hdlname = "copy2 csr decoded_18" *)
  (* src = "verilog/rocket_clean.sv:197513.9-197513.19" *)
  wire \copy2.csr.decoded_18 ;
  (* hdlname = "copy2 csr decoded_19" *)
  (* src = "verilog/rocket_clean.sv:197515.9-197515.19" *)
  wire \copy2.csr.decoded_19 ;
  (* hdlname = "copy2 csr decoded_2" *)
  (* src = "verilog/rocket_clean.sv:197487.9-197487.18" *)
  wire \copy2.csr.decoded_2 ;
  (* hdlname = "copy2 csr decoded_20" *)
  (* src = "verilog/rocket_clean.sv:197517.9-197517.19" *)
  wire \copy2.csr.decoded_20 ;
  (* hdlname = "copy2 csr decoded_21" *)
  (* src = "verilog/rocket_clean.sv:197519.9-197519.19" *)
  wire \copy2.csr.decoded_21 ;
  (* hdlname = "copy2 csr decoded_22" *)
  (* src = "verilog/rocket_clean.sv:197521.9-197521.19" *)
  wire \copy2.csr.decoded_22 ;
  (* hdlname = "copy2 csr decoded_4" *)
  (* src = "verilog/rocket_clean.sv:197489.9-197489.18" *)
  wire \copy2.csr.decoded_4 ;
  (* hdlname = "copy2 csr decoded_5" *)
  (* src = "verilog/rocket_clean.sv:197490.9-197490.18" *)
  wire \copy2.csr.decoded_5 ;
  (* hdlname = "copy2 csr decoded_6" *)
  (* src = "verilog/rocket_clean.sv:197492.9-197492.18" *)
  wire \copy2.csr.decoded_6 ;
  (* hdlname = "copy2 csr decoded_7" *)
  (* src = "verilog/rocket_clean.sv:197494.9-197494.18" *)
  wire \copy2.csr.decoded_7 ;
  (* hdlname = "copy2 csr decoded_8" *)
  (* src = "verilog/rocket_clean.sv:197495.9-197495.18" *)
  wire \copy2.csr.decoded_8 ;
  (* hdlname = "copy2 csr decoded_9" *)
  (* src = "verilog/rocket_clean.sv:197497.9-197497.18" *)
  wire \copy2.csr.decoded_9 ;
  (* hdlname = "copy2 csr delegate" *)
  (* src = "verilog/rocket_clean.sv:197189.9-197189.17" *)
  wire \copy2.csr.delegate ;
  (* hdlname = "copy2 csr epc" *)
  (* src = "verilog/rocket_clean.sv:197672.15-197672.18" *)
  wire [39:0] \copy2.csr.epc ;
  (* hdlname = "copy2 csr exception" *)
  (* src = "verilog/rocket_clean.sv:197160.9-197160.18" *)
  wire \copy2.csr.exception ;
  (* hdlname = "copy2 csr f" *)
  (* src = "verilog/rocket_clean.sv:197877.9-197877.10" *)
  wire \copy2.csr.f ;
  (* hdlname = "copy2 csr hi_lo_7" *)
  (* src = "verilog/rocket_clean.sv:197479.15-197479.22" *)
  wire [15:0] \copy2.csr.hi_lo_7 ;
  (* hdlname = "copy2 csr insn_break" *)
  (* src = "verilog/rocket_clean.sv:197158.9-197158.19" *)
  wire \copy2.csr.insn_break ;
  (* hdlname = "copy2 csr insn_call" *)
  (* src = "verilog/rocket_clean.sv:197156.9-197156.18" *)
  wire \copy2.csr.insn_call ;
  (* hdlname = "copy2 csr insn_cease" *)
  (* src = "verilog/rocket_clean.sv:197575.9-197575.19" *)
  wire \copy2.csr.insn_cease ;
  (* hdlname = "copy2 csr insn_ret" *)
  (* src = "verilog/rocket_clean.sv:197150.9-197150.17" *)
  wire \copy2.csr.insn_ret ;
  (* hdlname = "copy2 csr insn_wfi" *)
  (* src = "verilog/rocket_clean.sv:197576.9-197576.17" *)
  wire \copy2.csr.insn_wfi ;
  (* hdlname = "copy2 csr io_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:196947.17-196947.32" *)
  wire [38:0] \copy2.csr.io_bp_0_address ;
  (* hdlname = "copy2 csr io_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:196939.17-196939.39" *)
  wire \copy2.csr.io_bp_0_control_action ;
  (* hdlname = "copy2 csr io_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:196941.17-196941.34" *)
  wire \copy2.csr.io_bp_0_control_m ;
  (* hdlname = "copy2 csr io_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:196946.17-196946.34" *)
  wire \copy2.csr.io_bp_0_control_r ;
  (* hdlname = "copy2 csr io_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:196942.17-196942.34" *)
  wire \copy2.csr.io_bp_0_control_s ;
  (* hdlname = "copy2 csr io_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:196940.17-196940.39" *)
  wire [1:0] \copy2.csr.io_bp_0_control_tmatch ;
  (* hdlname = "copy2 csr io_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:196943.17-196943.34" *)
  wire \copy2.csr.io_bp_0_control_u ;
  (* hdlname = "copy2 csr io_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:196945.17-196945.34" *)
  wire \copy2.csr.io_bp_0_control_w ;
  (* hdlname = "copy2 csr io_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:196944.17-196944.34" *)
  wire \copy2.csr.io_bp_0_control_x ;
  (* hdlname = "copy2 csr io_cause" *)
  (* src = "verilog/rocket_clean.sv:196929.17-196929.25" *)
  wire [63:0] \copy2.csr.io_cause ;
  (* hdlname = "copy2 csr io_csr_stall" *)
  (* src = "verilog/rocket_clean.sv:196884.17-196884.29" *)
  wire \copy2.csr.io_csr_stall ;
  (* hdlname = "copy2 csr io_customCSRs_0_value" *)
  (* src = "verilog/rocket_clean.sv:197010.17-197010.38" *)
  wire [63:0] \copy2.csr.io_customCSRs_0_value ;
  (* hdlname = "copy2 csr io_decode_0_fp_csr" *)
  (* src = "verilog/rocket_clean.sv:196879.17-196879.35" *)
  wire \copy2.csr.io_decode_0_fp_csr ;
  (* hdlname = "copy2 csr io_decode_0_fp_illegal" *)
  (* src = "verilog/rocket_clean.sv:196878.17-196878.39" *)
  wire \copy2.csr.io_decode_0_fp_illegal ;
  (* hdlname = "copy2 csr io_decode_0_inst" *)
  (* src = "verilog/rocket_clean.sv:196877.17-196877.33" *)
  wire [31:0] \copy2.csr.io_decode_0_inst ;
  (* hdlname = "copy2 csr io_decode_0_read_illegal" *)
  (* src = "verilog/rocket_clean.sv:196880.17-196880.41" *)
  wire \copy2.csr.io_decode_0_read_illegal ;
  (* hdlname = "copy2 csr io_decode_0_system_illegal" *)
  (* src = "verilog/rocket_clean.sv:196883.17-196883.43" *)
  wire \copy2.csr.io_decode_0_system_illegal ;
  (* hdlname = "copy2 csr io_decode_0_write_flush" *)
  (* src = "verilog/rocket_clean.sv:196882.17-196882.40" *)
  wire \copy2.csr.io_decode_0_write_flush ;
  (* hdlname = "copy2 csr io_decode_0_write_flush_addr_m" *)
  (* src = "verilog/rocket_clean.sv:197647.15-197647.45" *)
  wire [11:0] \copy2.csr.io_decode_0_write_flush_addr_m ;
  (* hdlname = "copy2 csr io_decode_0_write_illegal" *)
  (* src = "verilog/rocket_clean.sv:196881.17-196881.42" *)
  wire \copy2.csr.io_decode_0_write_illegal ;
  (* hdlname = "copy2 csr io_eret" *)
  (* src = "verilog/rocket_clean.sv:196885.17-196885.24" *)
  wire \copy2.csr.io_eret ;
  (* hdlname = "copy2 csr io_evec" *)
  (* src = "verilog/rocket_clean.sv:196926.17-196926.24" *)
  wire [39:0] \copy2.csr.io_evec ;
  (* hdlname = "copy2 csr io_exception" *)
  (* src = "verilog/rocket_clean.sv:196927.17-196927.29" *)
  wire \copy2.csr.io_exception ;
  (* hdlname = "copy2 csr io_fcsr_flags_bits" *)
  (* src = "verilog/rocket_clean.sv:196936.17-196936.35" *)
  wire [4:0] \copy2.csr.io_fcsr_flags_bits ;
  (* hdlname = "copy2 csr io_fcsr_flags_valid" *)
  (* src = "verilog/rocket_clean.sv:196935.17-196935.36" *)
  wire \copy2.csr.io_fcsr_flags_valid ;
  (* hdlname = "copy2 csr io_fcsr_rm" *)
  (* src = "verilog/rocket_clean.sv:196934.17-196934.27" *)
  wire [2:0] \copy2.csr.io_fcsr_rm ;
  (* hdlname = "copy2 csr io_gva" *)
  (* src = "verilog/rocket_clean.sv:196932.17-196932.23" *)
  wire \copy2.csr.io_gva ;
  (* hdlname = "copy2 csr io_hartid" *)
  (* src = "verilog/rocket_clean.sv:196872.17-196872.26" *)
  wire \copy2.csr.io_hartid ;
  (* hdlname = "copy2 csr io_inhibit_cycle" *)
  (* src = "verilog/rocket_clean.sv:197004.17-197004.33" *)
  wire \copy2.csr.io_inhibit_cycle ;
  (* hdlname = "copy2 csr io_inst_0" *)
  (* src = "verilog/rocket_clean.sv:197005.17-197005.26" *)
  wire [31:0] \copy2.csr.io_inst_0 ;
  (* hdlname = "copy2 csr io_interrupt" *)
  (* src = "verilog/rocket_clean.sv:196937.17-196937.29" *)
  wire \copy2.csr.io_interrupt ;
  (* hdlname = "copy2 csr io_interrupt_cause" *)
  (* src = "verilog/rocket_clean.sv:196938.17-196938.35" *)
  wire [63:0] \copy2.csr.io_interrupt_cause ;
  (* hdlname = "copy2 csr io_interrupts_debug" *)
  (* src = "verilog/rocket_clean.sv:196867.17-196867.36" *)
  wire \copy2.csr.io_interrupts_debug ;
  (* hdlname = "copy2 csr io_interrupts_meip" *)
  (* src = "verilog/rocket_clean.sv:196870.17-196870.35" *)
  wire \copy2.csr.io_interrupts_meip ;
  (* hdlname = "copy2 csr io_interrupts_msip" *)
  (* src = "verilog/rocket_clean.sv:196869.17-196869.35" *)
  wire \copy2.csr.io_interrupts_msip ;
  (* hdlname = "copy2 csr io_interrupts_mtip" *)
  (* src = "verilog/rocket_clean.sv:196868.17-196868.35" *)
  wire \copy2.csr.io_interrupts_mtip ;
  (* hdlname = "copy2 csr io_interrupts_seip" *)
  (* src = "verilog/rocket_clean.sv:196871.17-196871.35" *)
  wire \copy2.csr.io_interrupts_seip ;
  (* hdlname = "copy2 csr io_pc" *)
  (* src = "verilog/rocket_clean.sv:196930.17-196930.22" *)
  wire [39:0] \copy2.csr.io_pc ;
  (* hdlname = "copy2 csr io_pmp_0_addr" *)
  (* src = "verilog/rocket_clean.sv:196953.17-196953.30" *)
  wire [29:0] \copy2.csr.io_pmp_0_addr ;
  (* hdlname = "copy2 csr io_pmp_0_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196949.17-196949.31" *)
  wire [1:0] \copy2.csr.io_pmp_0_cfg_a ;
  (* hdlname = "copy2 csr io_pmp_0_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196948.17-196948.31" *)
  wire \copy2.csr.io_pmp_0_cfg_l ;
  (* hdlname = "copy2 csr io_pmp_0_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196952.17-196952.31" *)
  wire \copy2.csr.io_pmp_0_cfg_r ;
  (* hdlname = "copy2 csr io_pmp_0_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196951.17-196951.31" *)
  wire \copy2.csr.io_pmp_0_cfg_w ;
  (* hdlname = "copy2 csr io_pmp_0_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196950.17-196950.31" *)
  wire \copy2.csr.io_pmp_0_cfg_x ;
  (* hdlname = "copy2 csr io_pmp_0_mask" *)
  (* src = "verilog/rocket_clean.sv:196954.17-196954.30" *)
  wire [31:0] \copy2.csr.io_pmp_0_mask ;
  (* hdlname = "copy2 csr io_pmp_1_addr" *)
  (* src = "verilog/rocket_clean.sv:196960.17-196960.30" *)
  wire [29:0] \copy2.csr.io_pmp_1_addr ;
  (* hdlname = "copy2 csr io_pmp_1_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196956.17-196956.31" *)
  wire [1:0] \copy2.csr.io_pmp_1_cfg_a ;
  (* hdlname = "copy2 csr io_pmp_1_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196955.17-196955.31" *)
  wire \copy2.csr.io_pmp_1_cfg_l ;
  (* hdlname = "copy2 csr io_pmp_1_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196959.17-196959.31" *)
  wire \copy2.csr.io_pmp_1_cfg_r ;
  (* hdlname = "copy2 csr io_pmp_1_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196958.17-196958.31" *)
  wire \copy2.csr.io_pmp_1_cfg_w ;
  (* hdlname = "copy2 csr io_pmp_1_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196957.17-196957.31" *)
  wire \copy2.csr.io_pmp_1_cfg_x ;
  (* hdlname = "copy2 csr io_pmp_1_mask" *)
  (* src = "verilog/rocket_clean.sv:196961.17-196961.30" *)
  wire [31:0] \copy2.csr.io_pmp_1_mask ;
  (* hdlname = "copy2 csr io_pmp_2_addr" *)
  (* src = "verilog/rocket_clean.sv:196967.17-196967.30" *)
  wire [29:0] \copy2.csr.io_pmp_2_addr ;
  (* hdlname = "copy2 csr io_pmp_2_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196963.17-196963.31" *)
  wire [1:0] \copy2.csr.io_pmp_2_cfg_a ;
  (* hdlname = "copy2 csr io_pmp_2_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196962.17-196962.31" *)
  wire \copy2.csr.io_pmp_2_cfg_l ;
  (* hdlname = "copy2 csr io_pmp_2_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196966.17-196966.31" *)
  wire \copy2.csr.io_pmp_2_cfg_r ;
  (* hdlname = "copy2 csr io_pmp_2_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196965.17-196965.31" *)
  wire \copy2.csr.io_pmp_2_cfg_w ;
  (* hdlname = "copy2 csr io_pmp_2_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196964.17-196964.31" *)
  wire \copy2.csr.io_pmp_2_cfg_x ;
  (* hdlname = "copy2 csr io_pmp_2_mask" *)
  (* src = "verilog/rocket_clean.sv:196968.17-196968.30" *)
  wire [31:0] \copy2.csr.io_pmp_2_mask ;
  (* hdlname = "copy2 csr io_pmp_3_addr" *)
  (* src = "verilog/rocket_clean.sv:196974.17-196974.30" *)
  wire [29:0] \copy2.csr.io_pmp_3_addr ;
  (* hdlname = "copy2 csr io_pmp_3_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196970.17-196970.31" *)
  wire [1:0] \copy2.csr.io_pmp_3_cfg_a ;
  (* hdlname = "copy2 csr io_pmp_3_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196969.17-196969.31" *)
  wire \copy2.csr.io_pmp_3_cfg_l ;
  (* hdlname = "copy2 csr io_pmp_3_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196973.17-196973.31" *)
  wire \copy2.csr.io_pmp_3_cfg_r ;
  (* hdlname = "copy2 csr io_pmp_3_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196972.17-196972.31" *)
  wire \copy2.csr.io_pmp_3_cfg_w ;
  (* hdlname = "copy2 csr io_pmp_3_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196971.17-196971.31" *)
  wire \copy2.csr.io_pmp_3_cfg_x ;
  (* hdlname = "copy2 csr io_pmp_3_mask" *)
  (* src = "verilog/rocket_clean.sv:196975.17-196975.30" *)
  wire [31:0] \copy2.csr.io_pmp_3_mask ;
  (* hdlname = "copy2 csr io_pmp_4_addr" *)
  (* src = "verilog/rocket_clean.sv:196981.17-196981.30" *)
  wire [29:0] \copy2.csr.io_pmp_4_addr ;
  (* hdlname = "copy2 csr io_pmp_4_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196977.17-196977.31" *)
  wire [1:0] \copy2.csr.io_pmp_4_cfg_a ;
  (* hdlname = "copy2 csr io_pmp_4_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196976.17-196976.31" *)
  wire \copy2.csr.io_pmp_4_cfg_l ;
  (* hdlname = "copy2 csr io_pmp_4_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196980.17-196980.31" *)
  wire \copy2.csr.io_pmp_4_cfg_r ;
  (* hdlname = "copy2 csr io_pmp_4_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196979.17-196979.31" *)
  wire \copy2.csr.io_pmp_4_cfg_w ;
  (* hdlname = "copy2 csr io_pmp_4_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196978.17-196978.31" *)
  wire \copy2.csr.io_pmp_4_cfg_x ;
  (* hdlname = "copy2 csr io_pmp_4_mask" *)
  (* src = "verilog/rocket_clean.sv:196982.17-196982.30" *)
  wire [31:0] \copy2.csr.io_pmp_4_mask ;
  (* hdlname = "copy2 csr io_pmp_5_addr" *)
  (* src = "verilog/rocket_clean.sv:196988.17-196988.30" *)
  wire [29:0] \copy2.csr.io_pmp_5_addr ;
  (* hdlname = "copy2 csr io_pmp_5_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196984.17-196984.31" *)
  wire [1:0] \copy2.csr.io_pmp_5_cfg_a ;
  (* hdlname = "copy2 csr io_pmp_5_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196983.17-196983.31" *)
  wire \copy2.csr.io_pmp_5_cfg_l ;
  (* hdlname = "copy2 csr io_pmp_5_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196987.17-196987.31" *)
  wire \copy2.csr.io_pmp_5_cfg_r ;
  (* hdlname = "copy2 csr io_pmp_5_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196986.17-196986.31" *)
  wire \copy2.csr.io_pmp_5_cfg_w ;
  (* hdlname = "copy2 csr io_pmp_5_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196985.17-196985.31" *)
  wire \copy2.csr.io_pmp_5_cfg_x ;
  (* hdlname = "copy2 csr io_pmp_5_mask" *)
  (* src = "verilog/rocket_clean.sv:196989.17-196989.30" *)
  wire [31:0] \copy2.csr.io_pmp_5_mask ;
  (* hdlname = "copy2 csr io_pmp_6_addr" *)
  (* src = "verilog/rocket_clean.sv:196995.17-196995.30" *)
  wire [29:0] \copy2.csr.io_pmp_6_addr ;
  (* hdlname = "copy2 csr io_pmp_6_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196991.17-196991.31" *)
  wire [1:0] \copy2.csr.io_pmp_6_cfg_a ;
  (* hdlname = "copy2 csr io_pmp_6_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196990.17-196990.31" *)
  wire \copy2.csr.io_pmp_6_cfg_l ;
  (* hdlname = "copy2 csr io_pmp_6_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:196994.17-196994.31" *)
  wire \copy2.csr.io_pmp_6_cfg_r ;
  (* hdlname = "copy2 csr io_pmp_6_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:196993.17-196993.31" *)
  wire \copy2.csr.io_pmp_6_cfg_w ;
  (* hdlname = "copy2 csr io_pmp_6_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196992.17-196992.31" *)
  wire \copy2.csr.io_pmp_6_cfg_x ;
  (* hdlname = "copy2 csr io_pmp_6_mask" *)
  (* src = "verilog/rocket_clean.sv:196996.17-196996.30" *)
  wire [31:0] \copy2.csr.io_pmp_6_mask ;
  (* hdlname = "copy2 csr io_pmp_7_addr" *)
  (* src = "verilog/rocket_clean.sv:197002.17-197002.30" *)
  wire [29:0] \copy2.csr.io_pmp_7_addr ;
  (* hdlname = "copy2 csr io_pmp_7_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:196998.17-196998.31" *)
  wire [1:0] \copy2.csr.io_pmp_7_cfg_a ;
  (* hdlname = "copy2 csr io_pmp_7_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:196997.17-196997.31" *)
  wire \copy2.csr.io_pmp_7_cfg_l ;
  (* hdlname = "copy2 csr io_pmp_7_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197001.17-197001.31" *)
  wire \copy2.csr.io_pmp_7_cfg_r ;
  (* hdlname = "copy2 csr io_pmp_7_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197000.17-197000.31" *)
  wire \copy2.csr.io_pmp_7_cfg_w ;
  (* hdlname = "copy2 csr io_pmp_7_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:196999.17-196999.31" *)
  wire \copy2.csr.io_pmp_7_cfg_x ;
  (* hdlname = "copy2 csr io_pmp_7_mask" *)
  (* src = "verilog/rocket_clean.sv:197003.17-197003.30" *)
  wire [31:0] \copy2.csr.io_pmp_7_mask ;
  (* hdlname = "copy2 csr io_ptbr_mode" *)
  (* src = "verilog/rocket_clean.sv:196924.17-196924.29" *)
  wire [3:0] \copy2.csr.io_ptbr_mode ;
  (* hdlname = "copy2 csr io_ptbr_ppn" *)
  (* src = "verilog/rocket_clean.sv:196925.17-196925.28" *)
  wire [43:0] \copy2.csr.io_ptbr_ppn ;
  (* hdlname = "copy2 csr io_retire" *)
  (* src = "verilog/rocket_clean.sv:196928.17-196928.26" *)
  wire \copy2.csr.io_retire ;
  (* hdlname = "copy2 csr io_rw_addr" *)
  (* src = "verilog/rocket_clean.sv:196873.17-196873.27" *)
  wire [11:0] \copy2.csr.io_rw_addr ;
  (* hdlname = "copy2 csr io_rw_cmd" *)
  (* src = "verilog/rocket_clean.sv:196874.17-196874.26" *)
  wire [2:0] \copy2.csr.io_rw_cmd ;
  (* hdlname = "copy2 csr io_rw_rdata" *)
  (* src = "verilog/rocket_clean.sv:196875.17-196875.28" *)
  wire [63:0] \copy2.csr.io_rw_rdata ;
  (* hdlname = "copy2 csr io_rw_wdata" *)
  (* src = "verilog/rocket_clean.sv:196876.17-196876.28" *)
  wire [63:0] \copy2.csr.io_rw_wdata ;
  (* hdlname = "copy2 csr io_singleStep" *)
  (* src = "verilog/rocket_clean.sv:196886.17-196886.30" *)
  wire \copy2.csr.io_singleStep ;
  (* hdlname = "copy2 csr io_status_cease" *)
  (* src = "verilog/rocket_clean.sv:196888.17-196888.32" *)
  wire \copy2.csr.io_status_cease ;
  (* hdlname = "copy2 csr io_status_cease_r" *)
  (* src = "verilog/rocket_clean.sv:197741.8-197741.25" *)
  reg \copy2.csr.io_status_cease_r ;
  (* hdlname = "copy2 csr io_status_debug" *)
  (* src = "verilog/rocket_clean.sv:196887.17-196887.32" *)
  wire \copy2.csr.io_status_debug ;
  (* hdlname = "copy2 csr io_status_dprv" *)
  (* src = "verilog/rocket_clean.sv:196891.17-196891.31" *)
  wire [1:0] \copy2.csr.io_status_dprv ;
  (* hdlname = "copy2 csr io_status_dv" *)
  (* src = "verilog/rocket_clean.sv:196892.17-196892.29" *)
  wire \copy2.csr.io_status_dv ;
  (* hdlname = "copy2 csr io_status_fs" *)
  (* src = "verilog/rocket_clean.sv:196912.17-196912.29" *)
  wire [1:0] \copy2.csr.io_status_fs ;
  (* hdlname = "copy2 csr io_status_gva" *)
  (* src = "verilog/rocket_clean.sv:196898.17-196898.30" *)
  wire \copy2.csr.io_status_gva ;
  (* hdlname = "copy2 csr io_status_hie" *)
  (* src = "verilog/rocket_clean.sv:196921.17-196921.30" *)
  wire \copy2.csr.io_status_hie ;
  (* hdlname = "copy2 csr io_status_isa" *)
  (* src = "verilog/rocket_clean.sv:196890.17-196890.30" *)
  wire [31:0] \copy2.csr.io_status_isa ;
  (* hdlname = "copy2 csr io_status_mbe" *)
  (* src = "verilog/rocket_clean.sv:196899.17-196899.30" *)
  wire \copy2.csr.io_status_mbe ;
  (* hdlname = "copy2 csr io_status_mie" *)
  (* src = "verilog/rocket_clean.sv:196920.17-196920.30" *)
  wire \copy2.csr.io_status_mie ;
  (* hdlname = "copy2 csr io_status_mpie" *)
  (* src = "verilog/rocket_clean.sv:196916.17-196916.31" *)
  wire \copy2.csr.io_status_mpie ;
  (* hdlname = "copy2 csr io_status_mpp" *)
  (* src = "verilog/rocket_clean.sv:196913.17-196913.30" *)
  wire [1:0] \copy2.csr.io_status_mpp ;
  (* hdlname = "copy2 csr io_status_mprv" *)
  (* src = "verilog/rocket_clean.sv:196910.17-196910.31" *)
  wire \copy2.csr.io_status_mprv ;
  (* hdlname = "copy2 csr io_status_mpv" *)
  (* src = "verilog/rocket_clean.sv:196897.17-196897.30" *)
  wire \copy2.csr.io_status_mpv ;
  (* hdlname = "copy2 csr io_status_mxr" *)
  (* src = "verilog/rocket_clean.sv:196908.17-196908.30" *)
  wire \copy2.csr.io_status_mxr ;
  (* hdlname = "copy2 csr io_status_prv" *)
  (* src = "verilog/rocket_clean.sv:196893.17-196893.30" *)
  wire [1:0] \copy2.csr.io_status_prv ;
  (* hdlname = "copy2 csr io_status_sbe" *)
  (* src = "verilog/rocket_clean.sv:196900.17-196900.30" *)
  wire \copy2.csr.io_status_sbe ;
  (* hdlname = "copy2 csr io_status_sd" *)
  (* src = "verilog/rocket_clean.sv:196895.17-196895.29" *)
  wire \copy2.csr.io_status_sd ;
  (* hdlname = "copy2 csr io_status_sd_rv32" *)
  (* src = "verilog/rocket_clean.sv:196903.17-196903.34" *)
  wire \copy2.csr.io_status_sd_rv32 ;
  (* hdlname = "copy2 csr io_status_sie" *)
  (* src = "verilog/rocket_clean.sv:196922.17-196922.30" *)
  wire \copy2.csr.io_status_sie ;
  (* hdlname = "copy2 csr io_status_spie" *)
  (* src = "verilog/rocket_clean.sv:196918.17-196918.31" *)
  wire \copy2.csr.io_status_spie ;
  (* hdlname = "copy2 csr io_status_spp" *)
  (* src = "verilog/rocket_clean.sv:196915.17-196915.30" *)
  wire \copy2.csr.io_status_spp ;
  (* hdlname = "copy2 csr io_status_sum" *)
  (* src = "verilog/rocket_clean.sv:196909.17-196909.30" *)
  wire \copy2.csr.io_status_sum ;
  (* hdlname = "copy2 csr io_status_sxl" *)
  (* src = "verilog/rocket_clean.sv:196901.17-196901.30" *)
  wire [1:0] \copy2.csr.io_status_sxl ;
  (* hdlname = "copy2 csr io_status_tsr" *)
  (* src = "verilog/rocket_clean.sv:196905.17-196905.30" *)
  wire \copy2.csr.io_status_tsr ;
  (* hdlname = "copy2 csr io_status_tvm" *)
  (* src = "verilog/rocket_clean.sv:196907.17-196907.30" *)
  wire \copy2.csr.io_status_tvm ;
  (* hdlname = "copy2 csr io_status_tw" *)
  (* src = "verilog/rocket_clean.sv:196906.17-196906.29" *)
  wire \copy2.csr.io_status_tw ;
  (* hdlname = "copy2 csr io_status_ube" *)
  (* src = "verilog/rocket_clean.sv:196917.17-196917.30" *)
  wire \copy2.csr.io_status_ube ;
  (* hdlname = "copy2 csr io_status_uie" *)
  (* src = "verilog/rocket_clean.sv:196923.17-196923.30" *)
  wire \copy2.csr.io_status_uie ;
  (* hdlname = "copy2 csr io_status_upie" *)
  (* src = "verilog/rocket_clean.sv:196919.17-196919.31" *)
  wire \copy2.csr.io_status_upie ;
  (* hdlname = "copy2 csr io_status_uxl" *)
  (* src = "verilog/rocket_clean.sv:196902.17-196902.30" *)
  wire [1:0] \copy2.csr.io_status_uxl ;
  (* hdlname = "copy2 csr io_status_v" *)
  (* src = "verilog/rocket_clean.sv:196894.17-196894.28" *)
  wire \copy2.csr.io_status_v ;
  (* hdlname = "copy2 csr io_status_vs" *)
  (* src = "verilog/rocket_clean.sv:196914.17-196914.29" *)
  wire [1:0] \copy2.csr.io_status_vs ;
  (* hdlname = "copy2 csr io_status_wfi" *)
  (* src = "verilog/rocket_clean.sv:196889.17-196889.30" *)
  wire \copy2.csr.io_status_wfi ;
  (* hdlname = "copy2 csr io_status_xs" *)
  (* src = "verilog/rocket_clean.sv:196911.17-196911.29" *)
  wire [1:0] \copy2.csr.io_status_xs ;
  (* hdlname = "copy2 csr io_status_zero1" *)
  (* src = "verilog/rocket_clean.sv:196904.17-196904.32" *)
  wire [7:0] \copy2.csr.io_status_zero1 ;
  (* hdlname = "copy2 csr io_status_zero2" *)
  (* src = "verilog/rocket_clean.sv:196896.17-196896.32" *)
  wire [22:0] \copy2.csr.io_status_zero2 ;
  (* hdlname = "copy2 csr io_time" *)
  (* src = "verilog/rocket_clean.sv:196933.17-196933.24" *)
  wire [63:0] \copy2.csr.io_time ;
  (* hdlname = "copy2 csr io_trace_0_exception" *)
  (* src = "verilog/rocket_clean.sv:197009.17-197009.37" *)
  wire \copy2.csr.io_trace_0_exception ;
  (* hdlname = "copy2 csr io_trace_0_iaddr" *)
  (* src = "verilog/rocket_clean.sv:197007.17-197007.33" *)
  wire [39:0] \copy2.csr.io_trace_0_iaddr ;
  (* hdlname = "copy2 csr io_trace_0_insn" *)
  (* src = "verilog/rocket_clean.sv:197008.17-197008.32" *)
  wire [31:0] \copy2.csr.io_trace_0_insn ;
  (* hdlname = "copy2 csr io_trace_0_valid" *)
  (* src = "verilog/rocket_clean.sv:197006.17-197006.33" *)
  wire \copy2.csr.io_trace_0_valid ;
  (* hdlname = "copy2 csr io_tval" *)
  (* src = "verilog/rocket_clean.sv:196931.17-196931.24" *)
  wire [39:0] \copy2.csr.io_tval ;
  (* hdlname = "copy2 csr io_ungated_clock" *)
  (* src = "verilog/rocket_clean.sv:196866.17-196866.33" *)
  wire \copy2.csr.io_ungated_clock ;
  (* hdlname = "copy2 csr is_counter" *)
  (* src = "verilog/rocket_clean.sv:197589.9-197589.19" *)
  wire \copy2.csr.is_counter ;
  (* hdlname = "copy2 csr is_ret" *)
  (* src = "verilog/rocket_clean.sv:197582.9-197582.15" *)
  wire \copy2.csr.is_ret ;
  (* hdlname = "copy2 csr is_sfence" *)
  (* src = "verilog/rocket_clean.sv:197586.9-197586.18" *)
  wire \copy2.csr.is_sfence ;
  (* hdlname = "copy2 csr is_wfi" *)
  (* src = "verilog/rocket_clean.sv:197584.9-197584.15" *)
  wire \copy2.csr.is_wfi ;
  (* hdlname = "copy2 csr large_" *)
  (* src = "verilog/rocket_clean.sv:197287.14-197287.20" *)
  reg [57:0] \copy2.csr.large_ ;
  (* hdlname = "copy2 csr large_1" *)
  (* src = "verilog/rocket_clean.sv:197297.14-197297.21" *)
  reg [57:0] \copy2.csr.large_1 ;
  (* hdlname = "copy2 csr lo_16" *)
  (* src = "verilog/rocket_clean.sv:197477.15-197477.20" *)
  wire [31:0] \copy2.csr.lo_16 ;
  (* hdlname = "copy2 csr lo_4" *)
  (* src = "verilog/rocket_clean.sv:197435.14-197435.18" *)
  wire [6:0] \copy2.csr.lo_4 ;
  (* hdlname = "copy2 csr lo_6" *)
  (* src = "verilog/rocket_clean.sv:197450.15-197450.19" *)
  wire [10:0] \copy2.csr.lo_6 ;
  (* hdlname = "copy2 csr lo_7" *)
  (* src = "verilog/rocket_clean.sv:197462.15-197462.19" *)
  wire [21:0] \copy2.csr.lo_7 ;
  (* hdlname = "copy2 csr lo_lo_6" *)
  (* src = "verilog/rocket_clean.sv:197461.14-197461.21" *)
  wire [8:0] \copy2.csr.lo_lo_6 ;
  (* hdlname = "copy2 csr lo_lo_7" *)
  (* src = "verilog/rocket_clean.sv:197476.15-197476.22" *)
  wire [15:0] \copy2.csr.lo_lo_7 ;
  (* hdlname = "copy2 csr m_interrupts" *)
  wire [15:0] \copy2.csr.m_interrupts ;
  (* hdlname = "copy2 csr mip_seip" *)
  (* src = "verilog/rocket_clean.sv:197301.9-197301.17" *)
  wire \copy2.csr.mip_seip ;
  (* hdlname = "copy2 csr newBPC_action" *)
  (* src = "verilog/rocket_clean.sv:197941.9-197941.22" *)
  wire \copy2.csr.newBPC_action ;
  (* hdlname = "copy2 csr newBPC_dmode" *)
  (* src = "verilog/rocket_clean.sv:197942.9-197942.21" *)
  wire \copy2.csr.newBPC_dmode ;
  (* hdlname = "copy2 csr newCfg_1_a" *)
  (* src = "verilog/rocket_clean.sv:197957.14-197957.24" *)
  wire [1:0] \copy2.csr.newCfg_1_a ;
  (* hdlname = "copy2 csr newCfg_1_l" *)
  (* src = "verilog/rocket_clean.sv:197958.9-197958.19" *)
  wire \copy2.csr.newCfg_1_l ;
  (* hdlname = "copy2 csr newCfg_1_r" *)
  (* src = "verilog/rocket_clean.sv:197954.9-197954.19" *)
  wire \copy2.csr.newCfg_1_r ;
  (* hdlname = "copy2 csr newCfg_1_w" *)
  (* src = "verilog/rocket_clean.sv:197955.9-197955.19" *)
  wire \copy2.csr.newCfg_1_w ;
  (* hdlname = "copy2 csr newCfg_1_x" *)
  (* src = "verilog/rocket_clean.sv:197956.9-197956.19" *)
  wire \copy2.csr.newCfg_1_x ;
  (* hdlname = "copy2 csr newCfg_2_a" *)
  (* src = "verilog/rocket_clean.sv:197965.14-197965.24" *)
  wire [1:0] \copy2.csr.newCfg_2_a ;
  (* hdlname = "copy2 csr newCfg_2_l" *)
  (* src = "verilog/rocket_clean.sv:197966.9-197966.19" *)
  wire \copy2.csr.newCfg_2_l ;
  (* hdlname = "copy2 csr newCfg_2_r" *)
  (* src = "verilog/rocket_clean.sv:197962.9-197962.19" *)
  wire \copy2.csr.newCfg_2_r ;
  (* hdlname = "copy2 csr newCfg_2_w" *)
  (* src = "verilog/rocket_clean.sv:197963.9-197963.19" *)
  wire \copy2.csr.newCfg_2_w ;
  (* hdlname = "copy2 csr newCfg_2_x" *)
  (* src = "verilog/rocket_clean.sv:197964.9-197964.19" *)
  wire \copy2.csr.newCfg_2_x ;
  (* hdlname = "copy2 csr newCfg_3_a" *)
  (* src = "verilog/rocket_clean.sv:197973.14-197973.24" *)
  wire [1:0] \copy2.csr.newCfg_3_a ;
  (* hdlname = "copy2 csr newCfg_3_l" *)
  (* src = "verilog/rocket_clean.sv:197974.9-197974.19" *)
  wire \copy2.csr.newCfg_3_l ;
  (* hdlname = "copy2 csr newCfg_3_r" *)
  (* src = "verilog/rocket_clean.sv:197970.9-197970.19" *)
  wire \copy2.csr.newCfg_3_r ;
  (* hdlname = "copy2 csr newCfg_3_w" *)
  (* src = "verilog/rocket_clean.sv:197971.9-197971.19" *)
  wire \copy2.csr.newCfg_3_w ;
  (* hdlname = "copy2 csr newCfg_3_x" *)
  (* src = "verilog/rocket_clean.sv:197972.9-197972.19" *)
  wire \copy2.csr.newCfg_3_x ;
  (* hdlname = "copy2 csr newCfg_4_a" *)
  (* src = "verilog/rocket_clean.sv:197981.14-197981.24" *)
  wire [1:0] \copy2.csr.newCfg_4_a ;
  (* hdlname = "copy2 csr newCfg_4_l" *)
  (* src = "verilog/rocket_clean.sv:197982.9-197982.19" *)
  wire \copy2.csr.newCfg_4_l ;
  (* hdlname = "copy2 csr newCfg_4_r" *)
  (* src = "verilog/rocket_clean.sv:197978.9-197978.19" *)
  wire \copy2.csr.newCfg_4_r ;
  (* hdlname = "copy2 csr newCfg_4_w" *)
  (* src = "verilog/rocket_clean.sv:197979.9-197979.19" *)
  wire \copy2.csr.newCfg_4_w ;
  (* hdlname = "copy2 csr newCfg_4_x" *)
  (* src = "verilog/rocket_clean.sv:197980.9-197980.19" *)
  wire \copy2.csr.newCfg_4_x ;
  (* hdlname = "copy2 csr newCfg_5_a" *)
  (* src = "verilog/rocket_clean.sv:197989.14-197989.24" *)
  wire [1:0] \copy2.csr.newCfg_5_a ;
  (* hdlname = "copy2 csr newCfg_5_l" *)
  (* src = "verilog/rocket_clean.sv:197990.9-197990.19" *)
  wire \copy2.csr.newCfg_5_l ;
  (* hdlname = "copy2 csr newCfg_5_r" *)
  (* src = "verilog/rocket_clean.sv:197986.9-197986.19" *)
  wire \copy2.csr.newCfg_5_r ;
  (* hdlname = "copy2 csr newCfg_5_w" *)
  (* src = "verilog/rocket_clean.sv:197987.9-197987.19" *)
  wire \copy2.csr.newCfg_5_w ;
  (* hdlname = "copy2 csr newCfg_5_x" *)
  (* src = "verilog/rocket_clean.sv:197988.9-197988.19" *)
  wire \copy2.csr.newCfg_5_x ;
  (* hdlname = "copy2 csr newCfg_6_a" *)
  (* src = "verilog/rocket_clean.sv:197997.14-197997.24" *)
  wire [1:0] \copy2.csr.newCfg_6_a ;
  (* hdlname = "copy2 csr newCfg_6_l" *)
  (* src = "verilog/rocket_clean.sv:197998.9-197998.19" *)
  wire \copy2.csr.newCfg_6_l ;
  (* hdlname = "copy2 csr newCfg_6_r" *)
  (* src = "verilog/rocket_clean.sv:197994.9-197994.19" *)
  wire \copy2.csr.newCfg_6_r ;
  (* hdlname = "copy2 csr newCfg_6_w" *)
  (* src = "verilog/rocket_clean.sv:197995.9-197995.19" *)
  wire \copy2.csr.newCfg_6_w ;
  (* hdlname = "copy2 csr newCfg_6_x" *)
  (* src = "verilog/rocket_clean.sv:197996.9-197996.19" *)
  wire \copy2.csr.newCfg_6_x ;
  (* hdlname = "copy2 csr newCfg_7_a" *)
  (* src = "verilog/rocket_clean.sv:198005.14-198005.24" *)
  wire [1:0] \copy2.csr.newCfg_7_a ;
  (* hdlname = "copy2 csr newCfg_7_l" *)
  (* src = "verilog/rocket_clean.sv:198006.9-198006.19" *)
  wire \copy2.csr.newCfg_7_l ;
  (* hdlname = "copy2 csr newCfg_7_r" *)
  (* src = "verilog/rocket_clean.sv:198002.9-198002.19" *)
  wire \copy2.csr.newCfg_7_r ;
  (* hdlname = "copy2 csr newCfg_7_w" *)
  (* src = "verilog/rocket_clean.sv:198003.9-198003.19" *)
  wire \copy2.csr.newCfg_7_w ;
  (* hdlname = "copy2 csr newCfg_7_x" *)
  (* src = "verilog/rocket_clean.sv:198004.9-198004.19" *)
  wire \copy2.csr.newCfg_7_x ;
  (* hdlname = "copy2 csr newCfg_a" *)
  (* src = "verilog/rocket_clean.sv:197949.14-197949.22" *)
  wire [1:0] \copy2.csr.newCfg_a ;
  (* hdlname = "copy2 csr newCfg_l" *)
  (* src = "verilog/rocket_clean.sv:197950.9-197950.17" *)
  wire \copy2.csr.newCfg_l ;
  (* hdlname = "copy2 csr newCfg_r" *)
  (* src = "verilog/rocket_clean.sv:197946.9-197946.17" *)
  wire \copy2.csr.newCfg_r ;
  (* hdlname = "copy2 csr newCfg_w" *)
  (* src = "verilog/rocket_clean.sv:197947.9-197947.17" *)
  wire \copy2.csr.newCfg_w ;
  (* hdlname = "copy2 csr newCfg_x" *)
  (* src = "verilog/rocket_clean.sv:197948.9-197948.17" *)
  wire \copy2.csr.newCfg_x ;
  (* hdlname = "copy2 csr new_dcsr_ebreakm" *)
  (* src = "verilog/rocket_clean.sv:197913.9-197913.25" *)
  wire \copy2.csr.new_dcsr_ebreakm ;
  (* hdlname = "copy2 csr new_dcsr_ebreaks" *)
  (* src = "verilog/rocket_clean.sv:197912.9-197912.25" *)
  wire \copy2.csr.new_dcsr_ebreaks ;
  (* hdlname = "copy2 csr new_dcsr_ebreaku" *)
  (* src = "verilog/rocket_clean.sv:197911.9-197911.25" *)
  wire \copy2.csr.new_dcsr_ebreaku ;
  (* hdlname = "copy2 csr new_dcsr_prv" *)
  (* src = "verilog/rocket_clean.sv:197909.14-197909.26" *)
  wire [1:0] \copy2.csr.new_dcsr_prv ;
  (* hdlname = "copy2 csr new_dcsr_step" *)
  (* src = "verilog/rocket_clean.sv:197910.9-197910.22" *)
  wire \copy2.csr.new_dcsr_step ;
  (* hdlname = "copy2 csr new_mip_seip" *)
  (* src = "verilog/rocket_clean.sv:197893.9-197893.21" *)
  wire \copy2.csr.new_mip_seip ;
  (* hdlname = "copy2 csr new_mip_ssip" *)
  (* src = "verilog/rocket_clean.sv:197891.9-197891.21" *)
  wire \copy2.csr.new_mip_ssip ;
  (* hdlname = "copy2 csr new_mip_stip" *)
  (* src = "verilog/rocket_clean.sv:197892.9-197892.21" *)
  wire \copy2.csr.new_mip_stip ;
  (* hdlname = "copy2 csr new_mstatus_fs" *)
  (* src = "verilog/rocket_clean.sv:197867.14-197867.28" *)
  wire [1:0] \copy2.csr.new_mstatus_fs ;
  (* hdlname = "copy2 csr new_mstatus_mie" *)
  (* src = "verilog/rocket_clean.sv:197862.9-197862.24" *)
  wire \copy2.csr.new_mstatus_mie ;
  (* hdlname = "copy2 csr new_mstatus_mpie" *)
  (* src = "verilog/rocket_clean.sv:197864.9-197864.25" *)
  wire \copy2.csr.new_mstatus_mpie ;
  (* hdlname = "copy2 csr new_mstatus_mpp" *)
  (* src = "verilog/rocket_clean.sv:197866.14-197866.29" *)
  wire [1:0] \copy2.csr.new_mstatus_mpp ;
  (* hdlname = "copy2 csr new_mstatus_mprv" *)
  (* src = "verilog/rocket_clean.sv:197868.9-197868.25" *)
  wire \copy2.csr.new_mstatus_mprv ;
  (* hdlname = "copy2 csr new_mstatus_mxr" *)
  (* src = "verilog/rocket_clean.sv:197870.9-197870.24" *)
  wire \copy2.csr.new_mstatus_mxr ;
  (* hdlname = "copy2 csr new_mstatus_sie" *)
  (* src = "verilog/rocket_clean.sv:197861.9-197861.24" *)
  wire \copy2.csr.new_mstatus_sie ;
  (* hdlname = "copy2 csr new_mstatus_spie" *)
  (* src = "verilog/rocket_clean.sv:197863.9-197863.25" *)
  wire \copy2.csr.new_mstatus_spie ;
  (* hdlname = "copy2 csr new_mstatus_spp" *)
  (* src = "verilog/rocket_clean.sv:197865.9-197865.24" *)
  wire \copy2.csr.new_mstatus_spp ;
  (* hdlname = "copy2 csr new_mstatus_sum" *)
  (* src = "verilog/rocket_clean.sv:197869.9-197869.24" *)
  wire \copy2.csr.new_mstatus_sum ;
  (* hdlname = "copy2 csr new_mstatus_tsr" *)
  (* src = "verilog/rocket_clean.sv:197873.9-197873.24" *)
  wire \copy2.csr.new_mstatus_tsr ;
  (* hdlname = "copy2 csr new_mstatus_tvm" *)
  (* src = "verilog/rocket_clean.sv:197871.9-197871.24" *)
  wire \copy2.csr.new_mstatus_tvm ;
  (* hdlname = "copy2 csr new_mstatus_tw" *)
  (* src = "verilog/rocket_clean.sv:197872.9-197872.23" *)
  wire \copy2.csr.new_mstatus_tw ;
  (* hdlname = "copy2 csr new_prv" *)
  (* src = "verilog/rocket_clean.sv:197193.14-197193.21" *)
  wire [1:0] \copy2.csr.new_prv ;
  (* hdlname = "copy2 csr new_satp_mode" *)
  (* src = "verilog/rocket_clean.sv:197922.14-197922.27" *)
  wire [3:0] \copy2.csr.new_satp_mode ;
  (* hdlname = "copy2 csr new_satp_ppn" *)
  (* src = "verilog/rocket_clean.sv:197921.15-197921.27" *)
  wire [43:0] \copy2.csr.new_satp_ppn ;
  (* hdlname = "copy2 csr new_sip_ssip" *)
  (* src = "verilog/rocket_clean.sv:197920.9-197920.21" *)
  wire \copy2.csr.new_sip_ssip ;
  (* hdlname = "copy2 csr nextSmall" *)
  (* src = "verilog/rocket_clean.sv:197284.14-197284.23" *)
  wire [6:0] \copy2.csr.nextSmall ;
  (* hdlname = "copy2 csr nextSmall_1" *)
  (* src = "verilog/rocket_clean.sv:197294.14-197294.25" *)
  wire [6:0] \copy2.csr.nextSmall_1 ;
  (* hdlname = "copy2 csr notDebugTVec" *)
  (* src = "verilog/rocket_clean.sv:197662.15-197662.27" *)
  wire [63:0] \copy2.csr.notDebugTVec ;
  (* hdlname = "copy2 csr notDebugTVec_base" *)
  (* src = "verilog/rocket_clean.sv:197657.15-197657.32" *)
  (* unused_bits = "1" *)
  wire [63:0] \copy2.csr.notDebugTVec_base ;
  (* hdlname = "copy2 csr notDebugTVec_doVector" *)
  (* src = "verilog/rocket_clean.sv:197660.9-197660.30" *)
  wire \copy2.csr.notDebugTVec_doVector ;
  (* hdlname = "copy2 csr notDebugTVec_interruptOffset" *)
  (* src = "verilog/rocket_clean.sv:197658.14-197658.42" *)
  wire [7:0] \copy2.csr.notDebugTVec_interruptOffset ;
  (* hdlname = "copy2 csr notDebugTVec_interruptVec" *)
  (* src = "verilog/rocket_clean.sv:197659.15-197659.40" *)
  wire [63:0] \copy2.csr.notDebugTVec_interruptVec ;
  (* hdlname = "copy2 csr pending_interrupts" *)
  (* src = "verilog/rocket_clean.sv:197306.15-197306.33" *)
  wire [63:0] \copy2.csr.pending_interrupts ;
  (* hdlname = "copy2 csr pmp_mask_base" *)
  (* src = "verilog/rocket_clean.sv:197373.15-197373.28" *)
  wire [30:0] \copy2.csr.pmp_mask_base ;
  (* hdlname = "copy2 csr pmp_mask_base_1" *)
  (* src = "verilog/rocket_clean.sv:197378.15-197378.30" *)
  wire [30:0] \copy2.csr.pmp_mask_base_1 ;
  (* hdlname = "copy2 csr pmp_mask_base_2" *)
  (* src = "verilog/rocket_clean.sv:197383.15-197383.30" *)
  wire [30:0] \copy2.csr.pmp_mask_base_2 ;
  (* hdlname = "copy2 csr pmp_mask_base_3" *)
  (* src = "verilog/rocket_clean.sv:197388.15-197388.30" *)
  wire [30:0] \copy2.csr.pmp_mask_base_3 ;
  (* hdlname = "copy2 csr pmp_mask_base_4" *)
  (* src = "verilog/rocket_clean.sv:197393.15-197393.30" *)
  wire [30:0] \copy2.csr.pmp_mask_base_4 ;
  (* hdlname = "copy2 csr pmp_mask_base_5" *)
  (* src = "verilog/rocket_clean.sv:197398.15-197398.30" *)
  wire [30:0] \copy2.csr.pmp_mask_base_5 ;
  (* hdlname = "copy2 csr pmp_mask_base_6" *)
  (* src = "verilog/rocket_clean.sv:197403.15-197403.30" *)
  wire [30:0] \copy2.csr.pmp_mask_base_6 ;
  (* hdlname = "copy2 csr pmp_mask_base_7" *)
  (* src = "verilog/rocket_clean.sv:197408.15-197408.30" *)
  wire [30:0] \copy2.csr.pmp_mask_base_7 ;
  (* hdlname = "copy2 csr read_fcsr" *)
  (* src = "verilog/rocket_clean.sv:197457.14-197457.23" *)
  wire [7:0] \copy2.csr.read_fcsr ;
  (* hdlname = "copy2 csr read_mcounteren" *)
  wire [2:0] \copy2.csr.read_mcounteren ;
  (* hdlname = "copy2 csr read_medeleg" *)
  (* src = "verilog/rocket_clean.sv:197186.15-197186.27" *)
  wire [63:0] \copy2.csr.read_medeleg ;
  (* hdlname = "copy2 csr read_mideleg" *)
  (* src = "verilog/rocket_clean.sv:197183.15-197183.27" *)
  wire [63:0] \copy2.csr.read_mideleg ;
  (* hdlname = "copy2 csr read_mip" *)
  wire [9:0] \copy2.csr.read_mip ;
  (* hdlname = "copy2 csr read_mip_lo" *)
  wire [5:0] \copy2.csr.read_mip_lo ;
  (* hdlname = "copy2 csr read_mstatus" *)
  (* src = "verilog/rocket_clean.sv:197423.15-197423.27" *)
  wire [63:0] \copy2.csr.read_mstatus ;
  (* hdlname = "copy2 csr read_mstatus_hi" *)
  wire [81:0] \copy2.csr.read_mstatus_hi ;
  (* hdlname = "copy2 csr read_mstatus_hi_hi" *)
  wire [63:0] \copy2.csr.read_mstatus_hi_hi ;
  (* hdlname = "copy2 csr read_mstatus_lo" *)
  (* src = "verilog/rocket_clean.sv:197416.15-197416.30" *)
  wire [21:0] \copy2.csr.read_mstatus_lo ;
  (* hdlname = "copy2 csr read_mstatus_lo_lo" *)
  (* src = "verilog/rocket_clean.sv:197414.14-197414.32" *)
  wire [8:0] \copy2.csr.read_mstatus_lo_lo ;
  (* hdlname = "copy2 csr read_mtvec" *)
  (* src = "verilog/rocket_clean.sv:197428.15-197428.25" *)
  wire [63:0] \copy2.csr.read_mtvec ;
  (* hdlname = "copy2 csr read_scounteren" *)
  wire [2:0] \copy2.csr.read_scounteren ;
  (* hdlname = "copy2 csr read_sie" *)
  (* src = "verilog/rocket_clean.sv:197459.15-197459.23" *)
  wire [63:0] \copy2.csr.read_sie ;
  (* hdlname = "copy2 csr read_sip" *)
  (* src = "verilog/rocket_clean.sv:197460.15-197460.23" *)
  wire [63:0] \copy2.csr.read_sip ;
  (* hdlname = "copy2 csr read_stvec" *)
  (* src = "verilog/rocket_clean.sv:197434.15-197434.25" *)
  wire [63:0] \copy2.csr.read_stvec ;
  (* hdlname = "copy2 csr reg_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:197207.14-197207.30" *)
  reg [38:0] \copy2.csr.reg_bp_0_address ;
  (* hdlname = "copy2 csr reg_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:197199.8-197199.31" *)
  reg \copy2.csr.reg_bp_0_control_action ;
  (* hdlname = "copy2 csr reg_bp_0_control_dmode" *)
  (* src = "verilog/rocket_clean.sv:197198.8-197198.30" *)
  reg \copy2.csr.reg_bp_0_control_dmode ;
  (* hdlname = "copy2 csr reg_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:197201.8-197201.26" *)
  reg \copy2.csr.reg_bp_0_control_m ;
  (* hdlname = "copy2 csr reg_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:197206.8-197206.26" *)
  reg \copy2.csr.reg_bp_0_control_r ;
  (* hdlname = "copy2 csr reg_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:197202.8-197202.26" *)
  reg \copy2.csr.reg_bp_0_control_s ;
  (* hdlname = "copy2 csr reg_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:197200.13-197200.36" *)
  reg [1:0] \copy2.csr.reg_bp_0_control_tmatch ;
  (* hdlname = "copy2 csr reg_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:197203.8-197203.26" *)
  reg \copy2.csr.reg_bp_0_control_u ;
  (* hdlname = "copy2 csr reg_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:197205.8-197205.26" *)
  reg \copy2.csr.reg_bp_0_control_w ;
  (* hdlname = "copy2 csr reg_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:197204.8-197204.26" *)
  reg \copy2.csr.reg_bp_0_control_x ;
  (* hdlname = "copy2 csr reg_custom_0" *)
  (* src = "verilog/rocket_clean.sv:197482.14-197482.26" *)
  reg [63:0] \copy2.csr.reg_custom_0 ;
  (* hdlname = "copy2 csr reg_dcsr_cause" *)
  (* src = "verilog/rocket_clean.sv:197194.13-197194.27" *)
  reg [2:0] \copy2.csr.reg_dcsr_cause ;
  (* hdlname = "copy2 csr reg_dcsr_ebreakm" *)
  (* src = "verilog/rocket_clean.sv:197171.8-197171.24" *)
  reg \copy2.csr.reg_dcsr_ebreakm ;
  (* hdlname = "copy2 csr reg_dcsr_ebreaks" *)
  (* src = "verilog/rocket_clean.sv:197172.8-197172.24" *)
  reg \copy2.csr.reg_dcsr_ebreaks ;
  (* hdlname = "copy2 csr reg_dcsr_ebreaku" *)
  (* src = "verilog/rocket_clean.sv:197173.8-197173.24" *)
  reg \copy2.csr.reg_dcsr_ebreaku ;
  (* hdlname = "copy2 csr reg_dcsr_prv" *)
  (* src = "verilog/rocket_clean.sv:197151.13-197151.25" *)
  reg [1:0] \copy2.csr.reg_dcsr_prv ;
  (* hdlname = "copy2 csr reg_dcsr_step" *)
  (* src = "verilog/rocket_clean.sv:197195.8-197195.21" *)
  reg \copy2.csr.reg_dcsr_step ;
  (* hdlname = "copy2 csr reg_debug" *)
  (* src = "verilog/rocket_clean.sv:197177.8-197177.17" *)
  reg \copy2.csr.reg_debug ;
  (* hdlname = "copy2 csr reg_dpc" *)
  (* src = "verilog/rocket_clean.sv:197196.14-197196.21" *)
  reg [39:0] \copy2.csr.reg_dpc ;
  (* hdlname = "copy2 csr reg_dscratch" *)
  (* src = "verilog/rocket_clean.sv:197197.14-197197.26" *)
  reg [63:0] \copy2.csr.reg_dscratch ;
  (* hdlname = "copy2 csr reg_fflags" *)
  (* src = "verilog/rocket_clean.sv:197278.13-197278.23" *)
  reg [4:0] \copy2.csr.reg_fflags ;
  (* hdlname = "copy2 csr reg_frm" *)
  (* src = "verilog/rocket_clean.sv:197279.13-197279.20" *)
  reg [2:0] \copy2.csr.reg_frm ;
  (* hdlname = "copy2 csr reg_mcause" *)
  (* src = "verilog/rocket_clean.sv:197261.14-197261.24" *)
  reg [63:0] \copy2.csr.reg_mcause ;
  (* hdlname = "copy2 csr reg_mcounteren" *)
  (* src = "verilog/rocket_clean.sv:197265.14-197265.28" *)
  reg [31:0] \copy2.csr.reg_mcounteren ;
  (* hdlname = "copy2 csr reg_mcountinhibit" *)
  (* src = "verilog/rocket_clean.sv:197280.13-197280.30" *)
  reg [2:0] \copy2.csr.reg_mcountinhibit ;
  (* hdlname = "copy2 csr reg_medeleg" *)
  (* src = "verilog/rocket_clean.sv:197185.14-197185.25" *)
  reg [63:0] \copy2.csr.reg_medeleg ;
  (* hdlname = "copy2 csr reg_mepc" *)
  (* src = "verilog/rocket_clean.sv:197260.14-197260.22" *)
  reg [39:0] \copy2.csr.reg_mepc ;
  (* hdlname = "copy2 csr reg_mideleg" *)
  (* src = "verilog/rocket_clean.sv:197182.14-197182.25" *)
  reg [63:0] \copy2.csr.reg_mideleg ;
  (* hdlname = "copy2 csr reg_mie" *)
  (* src = "verilog/rocket_clean.sv:197256.14-197256.21" *)
  reg [63:0] \copy2.csr.reg_mie ;
  (* hdlname = "copy2 csr reg_mip_seip" *)
  (* src = "verilog/rocket_clean.sv:197257.8-197257.20" *)
  reg \copy2.csr.reg_mip_seip ;
  (* hdlname = "copy2 csr reg_mip_ssip" *)
  (* src = "verilog/rocket_clean.sv:197259.8-197259.20" *)
  reg \copy2.csr.reg_mip_ssip ;
  (* hdlname = "copy2 csr reg_mip_stip" *)
  (* src = "verilog/rocket_clean.sv:197258.8-197258.20" *)
  reg \copy2.csr.reg_mip_stip ;
  (* hdlname = "copy2 csr reg_misa" *)
  (* src = "verilog/rocket_clean.sv:197413.14-197413.22" *)
  reg [63:0] \copy2.csr.reg_misa ;
  (* hdlname = "copy2 csr reg_mscratch" *)
  (* src = "verilog/rocket_clean.sv:197263.14-197263.26" *)
  reg [63:0] \copy2.csr.reg_mscratch ;
  (* hdlname = "copy2 csr reg_mstatus_fs" *)
  (* src = "verilog/rocket_clean.sv:197136.13-197136.27" *)
  reg [1:0] \copy2.csr.reg_mstatus_fs ;
  (* hdlname = "copy2 csr reg_mstatus_gva" *)
  (* src = "verilog/rocket_clean.sv:197129.8-197129.23" *)
  reg \copy2.csr.reg_mstatus_gva ;
  (* hdlname = "copy2 csr reg_mstatus_mie" *)
  (* src = "verilog/rocket_clean.sv:197141.8-197141.23" *)
  reg \copy2.csr.reg_mstatus_mie ;
  (* hdlname = "copy2 csr reg_mstatus_mpie" *)
  (* src = "verilog/rocket_clean.sv:197139.8-197139.24" *)
  reg \copy2.csr.reg_mstatus_mpie ;
  (* hdlname = "copy2 csr reg_mstatus_mpp" *)
  (* src = "verilog/rocket_clean.sv:197137.13-197137.28" *)
  reg [1:0] \copy2.csr.reg_mstatus_mpp ;
  (* hdlname = "copy2 csr reg_mstatus_mprv" *)
  (* src = "verilog/rocket_clean.sv:197135.8-197135.24" *)
  reg \copy2.csr.reg_mstatus_mprv ;
  (* hdlname = "copy2 csr reg_mstatus_mxr" *)
  (* src = "verilog/rocket_clean.sv:197133.8-197133.23" *)
  reg \copy2.csr.reg_mstatus_mxr ;
  (* hdlname = "copy2 csr reg_mstatus_prv" *)
  (* src = "verilog/rocket_clean.sv:197128.13-197128.28" *)
  reg [1:0] \copy2.csr.reg_mstatus_prv ;
  (* hdlname = "copy2 csr reg_mstatus_sie" *)
  (* src = "verilog/rocket_clean.sv:197142.8-197142.23" *)
  reg \copy2.csr.reg_mstatus_sie ;
  (* hdlname = "copy2 csr reg_mstatus_spie" *)
  (* src = "verilog/rocket_clean.sv:197140.8-197140.24" *)
  reg \copy2.csr.reg_mstatus_spie ;
  (* hdlname = "copy2 csr reg_mstatus_spp" *)
  (* src = "verilog/rocket_clean.sv:197138.8-197138.23" *)
  reg \copy2.csr.reg_mstatus_spp ;
  (* hdlname = "copy2 csr reg_mstatus_sum" *)
  (* src = "verilog/rocket_clean.sv:197134.8-197134.23" *)
  reg \copy2.csr.reg_mstatus_sum ;
  (* hdlname = "copy2 csr reg_mstatus_tsr" *)
  (* src = "verilog/rocket_clean.sv:197130.8-197130.23" *)
  reg \copy2.csr.reg_mstatus_tsr ;
  (* hdlname = "copy2 csr reg_mstatus_tvm" *)
  (* src = "verilog/rocket_clean.sv:197132.8-197132.23" *)
  reg \copy2.csr.reg_mstatus_tvm ;
  (* hdlname = "copy2 csr reg_mstatus_tw" *)
  (* src = "verilog/rocket_clean.sv:197131.8-197131.22" *)
  reg \copy2.csr.reg_mstatus_tw ;
  (* hdlname = "copy2 csr reg_mtval" *)
  (* src = "verilog/rocket_clean.sv:197262.14-197262.23" *)
  reg [39:0] \copy2.csr.reg_mtval ;
  (* hdlname = "copy2 csr reg_mtvec" *)
  (* src = "verilog/rocket_clean.sv:197264.14-197264.23" *)
  reg [31:0] \copy2.csr.reg_mtvec ;
  (* hdlname = "copy2 csr reg_pmp_0_addr" *)
  (* src = "verilog/rocket_clean.sv:197213.14-197213.28" *)
  reg [29:0] \copy2.csr.reg_pmp_0_addr ;
  (* hdlname = "copy2 csr reg_pmp_0_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197209.13-197209.28" *)
  reg [1:0] \copy2.csr.reg_pmp_0_cfg_a ;
  (* hdlname = "copy2 csr reg_pmp_0_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197208.8-197208.23" *)
  reg \copy2.csr.reg_pmp_0_cfg_l ;
  (* hdlname = "copy2 csr reg_pmp_0_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197212.8-197212.23" *)
  reg \copy2.csr.reg_pmp_0_cfg_r ;
  (* hdlname = "copy2 csr reg_pmp_0_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197211.8-197211.23" *)
  reg \copy2.csr.reg_pmp_0_cfg_w ;
  (* hdlname = "copy2 csr reg_pmp_0_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197210.8-197210.23" *)
  reg \copy2.csr.reg_pmp_0_cfg_x ;
  (* hdlname = "copy2 csr reg_pmp_1_addr" *)
  (* src = "verilog/rocket_clean.sv:197219.14-197219.28" *)
  reg [29:0] \copy2.csr.reg_pmp_1_addr ;
  (* hdlname = "copy2 csr reg_pmp_1_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197215.13-197215.28" *)
  reg [1:0] \copy2.csr.reg_pmp_1_cfg_a ;
  (* hdlname = "copy2 csr reg_pmp_1_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197214.8-197214.23" *)
  reg \copy2.csr.reg_pmp_1_cfg_l ;
  (* hdlname = "copy2 csr reg_pmp_1_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197218.8-197218.23" *)
  reg \copy2.csr.reg_pmp_1_cfg_r ;
  (* hdlname = "copy2 csr reg_pmp_1_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197217.8-197217.23" *)
  reg \copy2.csr.reg_pmp_1_cfg_w ;
  (* hdlname = "copy2 csr reg_pmp_1_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197216.8-197216.23" *)
  reg \copy2.csr.reg_pmp_1_cfg_x ;
  (* hdlname = "copy2 csr reg_pmp_2_addr" *)
  (* src = "verilog/rocket_clean.sv:197225.14-197225.28" *)
  reg [29:0] \copy2.csr.reg_pmp_2_addr ;
  (* hdlname = "copy2 csr reg_pmp_2_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197221.13-197221.28" *)
  reg [1:0] \copy2.csr.reg_pmp_2_cfg_a ;
  (* hdlname = "copy2 csr reg_pmp_2_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197220.8-197220.23" *)
  reg \copy2.csr.reg_pmp_2_cfg_l ;
  (* hdlname = "copy2 csr reg_pmp_2_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197224.8-197224.23" *)
  reg \copy2.csr.reg_pmp_2_cfg_r ;
  (* hdlname = "copy2 csr reg_pmp_2_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197223.8-197223.23" *)
  reg \copy2.csr.reg_pmp_2_cfg_w ;
  (* hdlname = "copy2 csr reg_pmp_2_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197222.8-197222.23" *)
  reg \copy2.csr.reg_pmp_2_cfg_x ;
  (* hdlname = "copy2 csr reg_pmp_3_addr" *)
  (* src = "verilog/rocket_clean.sv:197231.14-197231.28" *)
  reg [29:0] \copy2.csr.reg_pmp_3_addr ;
  (* hdlname = "copy2 csr reg_pmp_3_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197227.13-197227.28" *)
  reg [1:0] \copy2.csr.reg_pmp_3_cfg_a ;
  (* hdlname = "copy2 csr reg_pmp_3_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197226.8-197226.23" *)
  reg \copy2.csr.reg_pmp_3_cfg_l ;
  (* hdlname = "copy2 csr reg_pmp_3_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197230.8-197230.23" *)
  reg \copy2.csr.reg_pmp_3_cfg_r ;
  (* hdlname = "copy2 csr reg_pmp_3_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197229.8-197229.23" *)
  reg \copy2.csr.reg_pmp_3_cfg_w ;
  (* hdlname = "copy2 csr reg_pmp_3_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197228.8-197228.23" *)
  reg \copy2.csr.reg_pmp_3_cfg_x ;
  (* hdlname = "copy2 csr reg_pmp_4_addr" *)
  (* src = "verilog/rocket_clean.sv:197237.14-197237.28" *)
  reg [29:0] \copy2.csr.reg_pmp_4_addr ;
  (* hdlname = "copy2 csr reg_pmp_4_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197233.13-197233.28" *)
  reg [1:0] \copy2.csr.reg_pmp_4_cfg_a ;
  (* hdlname = "copy2 csr reg_pmp_4_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197232.8-197232.23" *)
  reg \copy2.csr.reg_pmp_4_cfg_l ;
  (* hdlname = "copy2 csr reg_pmp_4_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197236.8-197236.23" *)
  reg \copy2.csr.reg_pmp_4_cfg_r ;
  (* hdlname = "copy2 csr reg_pmp_4_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197235.8-197235.23" *)
  reg \copy2.csr.reg_pmp_4_cfg_w ;
  (* hdlname = "copy2 csr reg_pmp_4_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197234.8-197234.23" *)
  reg \copy2.csr.reg_pmp_4_cfg_x ;
  (* hdlname = "copy2 csr reg_pmp_5_addr" *)
  (* src = "verilog/rocket_clean.sv:197243.14-197243.28" *)
  reg [29:0] \copy2.csr.reg_pmp_5_addr ;
  (* hdlname = "copy2 csr reg_pmp_5_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197239.13-197239.28" *)
  reg [1:0] \copy2.csr.reg_pmp_5_cfg_a ;
  (* hdlname = "copy2 csr reg_pmp_5_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197238.8-197238.23" *)
  reg \copy2.csr.reg_pmp_5_cfg_l ;
  (* hdlname = "copy2 csr reg_pmp_5_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197242.8-197242.23" *)
  reg \copy2.csr.reg_pmp_5_cfg_r ;
  (* hdlname = "copy2 csr reg_pmp_5_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197241.8-197241.23" *)
  reg \copy2.csr.reg_pmp_5_cfg_w ;
  (* hdlname = "copy2 csr reg_pmp_5_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197240.8-197240.23" *)
  reg \copy2.csr.reg_pmp_5_cfg_x ;
  (* hdlname = "copy2 csr reg_pmp_6_addr" *)
  (* src = "verilog/rocket_clean.sv:197249.14-197249.28" *)
  reg [29:0] \copy2.csr.reg_pmp_6_addr ;
  (* hdlname = "copy2 csr reg_pmp_6_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197245.13-197245.28" *)
  reg [1:0] \copy2.csr.reg_pmp_6_cfg_a ;
  (* hdlname = "copy2 csr reg_pmp_6_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197244.8-197244.23" *)
  reg \copy2.csr.reg_pmp_6_cfg_l ;
  (* hdlname = "copy2 csr reg_pmp_6_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197248.8-197248.23" *)
  reg \copy2.csr.reg_pmp_6_cfg_r ;
  (* hdlname = "copy2 csr reg_pmp_6_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197247.8-197247.23" *)
  reg \copy2.csr.reg_pmp_6_cfg_w ;
  (* hdlname = "copy2 csr reg_pmp_6_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197246.8-197246.23" *)
  reg \copy2.csr.reg_pmp_6_cfg_x ;
  (* hdlname = "copy2 csr reg_pmp_7_addr" *)
  (* src = "verilog/rocket_clean.sv:197255.14-197255.28" *)
  reg [29:0] \copy2.csr.reg_pmp_7_addr ;
  (* hdlname = "copy2 csr reg_pmp_7_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:197251.13-197251.28" *)
  reg [1:0] \copy2.csr.reg_pmp_7_cfg_a ;
  (* hdlname = "copy2 csr reg_pmp_7_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:197250.8-197250.23" *)
  reg \copy2.csr.reg_pmp_7_cfg_l ;
  (* hdlname = "copy2 csr reg_pmp_7_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:197254.8-197254.23" *)
  reg \copy2.csr.reg_pmp_7_cfg_r ;
  (* hdlname = "copy2 csr reg_pmp_7_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:197253.8-197253.23" *)
  reg \copy2.csr.reg_pmp_7_cfg_w ;
  (* hdlname = "copy2 csr reg_pmp_7_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:197252.8-197252.23" *)
  reg \copy2.csr.reg_pmp_7_cfg_x ;
  (* hdlname = "copy2 csr reg_satp_mode" *)
  (* src = "verilog/rocket_clean.sv:197275.13-197275.26" *)
  reg [3:0] \copy2.csr.reg_satp_mode ;
  (* hdlname = "copy2 csr reg_satp_ppn" *)
  (* src = "verilog/rocket_clean.sv:197276.14-197276.26" *)
  reg [43:0] \copy2.csr.reg_satp_ppn ;
  (* hdlname = "copy2 csr reg_scause" *)
  (* src = "verilog/rocket_clean.sv:197271.14-197271.24" *)
  reg [63:0] \copy2.csr.reg_scause ;
  (* hdlname = "copy2 csr reg_scounteren" *)
  (* src = "verilog/rocket_clean.sv:197267.14-197267.28" *)
  reg [31:0] \copy2.csr.reg_scounteren ;
  (* hdlname = "copy2 csr reg_sepc" *)
  (* src = "verilog/rocket_clean.sv:197270.14-197270.22" *)
  reg [39:0] \copy2.csr.reg_sepc ;
  (* hdlname = "copy2 csr reg_singleStepped" *)
  (* src = "verilog/rocket_clean.sv:197161.8-197161.25" *)
  reg \copy2.csr.reg_singleStepped ;
  (* hdlname = "copy2 csr reg_sscratch" *)
  (* src = "verilog/rocket_clean.sv:197273.14-197273.26" *)
  reg [63:0] \copy2.csr.reg_sscratch ;
  (* hdlname = "copy2 csr reg_stval" *)
  (* src = "verilog/rocket_clean.sv:197272.14-197272.23" *)
  reg [39:0] \copy2.csr.reg_stval ;
  (* hdlname = "copy2 csr reg_stvec" *)
  (* src = "verilog/rocket_clean.sv:197274.14-197274.23" *)
  reg [38:0] \copy2.csr.reg_stvec ;
  (* hdlname = "copy2 csr reg_wfi" *)
  (* src = "verilog/rocket_clean.sv:197277.8-197277.15" *)
  reg \copy2.csr.reg_wfi ;
  (* hdlname = "copy2 csr reset" *)
  (* src = "verilog/rocket_clean.sv:196865.17-196865.22" *)
  wire \copy2.csr.reset ;
  (* hdlname = "copy2 csr ret_prv" *)
  (* src = "verilog/rocket_clean.sv:197153.14-197153.21" *)
  wire [1:0] \copy2.csr.ret_prv ;
  (* hdlname = "copy2 csr s_interrupts" *)
  (* src = "verilog/rocket_clean.sv:197313.15-197313.27" *)
  wire [63:0] \copy2.csr.s_interrupts ;
  (* hdlname = "copy2 csr sie_mask" *)
  (* src = "verilog/rocket_clean.sv:197458.15-197458.23" *)
  wire [63:0] \copy2.csr.sie_mask ;
  (* hdlname = "copy2 csr small_" *)
  (* src = "verilog/rocket_clean.sv:197282.13-197282.19" *)
  reg [5:0] \copy2.csr.small_ ;
  (* hdlname = "copy2 csr small_1" *)
  (* src = "verilog/rocket_clean.sv:197292.13-197292.20" *)
  reg [5:0] \copy2.csr.small_1 ;
  (* hdlname = "copy2 csr system_insn" *)
  (* src = "verilog/rocket_clean.sv:197143.9-197143.20" *)
  wire \copy2.csr.system_insn ;
  (* hdlname = "copy2 csr trapToDebug" *)
  (* src = "verilog/rocket_clean.sv:197178.9-197178.20" *)
  wire \copy2.csr.trapToDebug ;
  (* hdlname = "copy2 csr tvec" *)
  (* src = "verilog/rocket_clean.sv:197663.15-197663.19" *)
  wire [63:0] \copy2.csr.tvec ;
  (* hdlname = "copy2 csr value" *)
  (* src = "verilog/rocket_clean.sv:197290.15-197290.20" *)
  wire [63:0] \copy2.csr.value ;
  (* hdlname = "copy2 csr value_1" *)
  (* src = "verilog/rocket_clean.sv:197300.15-197300.22" *)
  wire [63:0] \copy2.csr.value_1 ;
  (* hdlname = "copy2 csr wdata" *)
  (* src = "verilog/rocket_clean.sv:197570.15-197570.20" *)
  wire [63:0] \copy2.csr.wdata ;
  (* hdlname = "copy2 csr whichInterrupt" *)
  (* src = "verilog/rocket_clean.sv:197370.14-197370.28" *)
  wire [3:0] \copy2.csr.whichInterrupt ;
  (* hdlname = "copy2 csr x79" *)
  (* src = "verilog/rocket_clean.sv:197281.9-197281.12" *)
  wire \copy2.csr.x79 ;
  (* hdlname = "copy2 csr x86" *)
  (* src = "verilog/rocket_clean.sv:197291.9-197291.12" *)
  wire \copy2.csr.x86 ;
  (* hdlname = "copy2 csr_clock" *)
  (* src = "verilog/rocket_clean.sv:200164.9-200164.18" *)
  wire \copy2.csr_clock ;
  (* hdlname = "copy2 csr_io_bp_0_address" *)
  (* src = "verilog/rocket_clean.sv:200247.15-200247.34" *)
  wire [38:0] \copy2.csr_io_bp_0_address ;
  (* hdlname = "copy2 csr_io_bp_0_control_action" *)
  (* src = "verilog/rocket_clean.sv:200239.9-200239.35" *)
  wire \copy2.csr_io_bp_0_control_action ;
  (* hdlname = "copy2 csr_io_bp_0_control_m" *)
  (* src = "verilog/rocket_clean.sv:200241.9-200241.30" *)
  wire \copy2.csr_io_bp_0_control_m ;
  (* hdlname = "copy2 csr_io_bp_0_control_r" *)
  (* src = "verilog/rocket_clean.sv:200246.9-200246.30" *)
  wire \copy2.csr_io_bp_0_control_r ;
  (* hdlname = "copy2 csr_io_bp_0_control_s" *)
  (* src = "verilog/rocket_clean.sv:200242.9-200242.30" *)
  wire \copy2.csr_io_bp_0_control_s ;
  (* hdlname = "copy2 csr_io_bp_0_control_tmatch" *)
  (* src = "verilog/rocket_clean.sv:200240.14-200240.40" *)
  wire [1:0] \copy2.csr_io_bp_0_control_tmatch ;
  (* hdlname = "copy2 csr_io_bp_0_control_u" *)
  (* src = "verilog/rocket_clean.sv:200243.9-200243.30" *)
  wire \copy2.csr_io_bp_0_control_u ;
  (* hdlname = "copy2 csr_io_bp_0_control_w" *)
  (* src = "verilog/rocket_clean.sv:200245.9-200245.30" *)
  wire \copy2.csr_io_bp_0_control_w ;
  (* hdlname = "copy2 csr_io_bp_0_control_x" *)
  (* src = "verilog/rocket_clean.sv:200244.9-200244.30" *)
  wire \copy2.csr_io_bp_0_control_x ;
  (* hdlname = "copy2 csr_io_cause" *)
  (* src = "verilog/rocket_clean.sv:200229.15-200229.27" *)
  wire [63:0] \copy2.csr_io_cause ;
  (* hdlname = "copy2 csr_io_csr_stall" *)
  (* src = "verilog/rocket_clean.sv:200184.9-200184.25" *)
  wire \copy2.csr_io_csr_stall ;
  (* hdlname = "copy2 csr_io_customCSRs_0_value" *)
  (* src = "verilog/rocket_clean.sv:200310.15-200310.40" *)
  wire [63:0] \copy2.csr_io_customCSRs_0_value ;
  (* hdlname = "copy2 csr_io_decode_0_fp_csr" *)
  (* src = "verilog/rocket_clean.sv:200179.9-200179.31" *)
  wire \copy2.csr_io_decode_0_fp_csr ;
  (* hdlname = "copy2 csr_io_decode_0_fp_illegal" *)
  (* src = "verilog/rocket_clean.sv:200178.9-200178.35" *)
  wire \copy2.csr_io_decode_0_fp_illegal ;
  (* hdlname = "copy2 csr_io_decode_0_inst" *)
  (* src = "verilog/rocket_clean.sv:200177.15-200177.35" *)
  wire [31:0] \copy2.csr_io_decode_0_inst ;
  (* hdlname = "copy2 csr_io_decode_0_read_illegal" *)
  (* src = "verilog/rocket_clean.sv:200180.9-200180.37" *)
  wire \copy2.csr_io_decode_0_read_illegal ;
  (* hdlname = "copy2 csr_io_decode_0_system_illegal" *)
  (* src = "verilog/rocket_clean.sv:200183.9-200183.39" *)
  wire \copy2.csr_io_decode_0_system_illegal ;
  (* hdlname = "copy2 csr_io_decode_0_write_flush" *)
  (* src = "verilog/rocket_clean.sv:200182.9-200182.36" *)
  wire \copy2.csr_io_decode_0_write_flush ;
  (* hdlname = "copy2 csr_io_decode_0_write_illegal" *)
  (* src = "verilog/rocket_clean.sv:200181.9-200181.38" *)
  wire \copy2.csr_io_decode_0_write_illegal ;
  (* hdlname = "copy2 csr_io_eret" *)
  (* src = "verilog/rocket_clean.sv:200185.9-200185.20" *)
  wire \copy2.csr_io_eret ;
  (* hdlname = "copy2 csr_io_evec" *)
  (* src = "verilog/rocket_clean.sv:200226.15-200226.26" *)
  wire [39:0] \copy2.csr_io_evec ;
  (* hdlname = "copy2 csr_io_exception" *)
  (* src = "verilog/rocket_clean.sv:200227.9-200227.25" *)
  wire \copy2.csr_io_exception ;
  (* hdlname = "copy2 csr_io_fcsr_flags_bits" *)
  (* src = "verilog/rocket_clean.sv:200236.14-200236.36" *)
  wire [4:0] \copy2.csr_io_fcsr_flags_bits ;
  (* hdlname = "copy2 csr_io_fcsr_flags_valid" *)
  (* src = "verilog/rocket_clean.sv:200235.9-200235.32" *)
  wire \copy2.csr_io_fcsr_flags_valid ;
  (* hdlname = "copy2 csr_io_fcsr_rm" *)
  (* src = "verilog/rocket_clean.sv:200234.14-200234.28" *)
  wire [2:0] \copy2.csr_io_fcsr_rm ;
  (* hdlname = "copy2 csr_io_gva" *)
  (* src = "verilog/rocket_clean.sv:200232.9-200232.19" *)
  wire \copy2.csr_io_gva ;
  (* hdlname = "copy2 csr_io_hartid" *)
  (* src = "verilog/rocket_clean.sv:200172.9-200172.22" *)
  wire \copy2.csr_io_hartid ;
  (* hdlname = "copy2 csr_io_inhibit_cycle" *)
  (* src = "verilog/rocket_clean.sv:200304.9-200304.29" *)
  wire \copy2.csr_io_inhibit_cycle ;
  (* hdlname = "copy2 csr_io_inst_0" *)
  (* src = "verilog/rocket_clean.sv:200305.15-200305.28" *)
  wire [31:0] \copy2.csr_io_inst_0 ;
  (* hdlname = "copy2 csr_io_interrupt" *)
  (* src = "verilog/rocket_clean.sv:200237.9-200237.25" *)
  wire \copy2.csr_io_interrupt ;
  (* hdlname = "copy2 csr_io_interrupt_cause" *)
  (* src = "verilog/rocket_clean.sv:200238.15-200238.37" *)
  wire [63:0] \copy2.csr_io_interrupt_cause ;
  (* hdlname = "copy2 csr_io_interrupts_debug" *)
  (* src = "verilog/rocket_clean.sv:200167.9-200167.32" *)
  wire \copy2.csr_io_interrupts_debug ;
  (* hdlname = "copy2 csr_io_interrupts_meip" *)
  (* src = "verilog/rocket_clean.sv:200170.9-200170.31" *)
  wire \copy2.csr_io_interrupts_meip ;
  (* hdlname = "copy2 csr_io_interrupts_msip" *)
  (* src = "verilog/rocket_clean.sv:200169.9-200169.31" *)
  wire \copy2.csr_io_interrupts_msip ;
  (* hdlname = "copy2 csr_io_interrupts_mtip" *)
  (* src = "verilog/rocket_clean.sv:200168.9-200168.31" *)
  wire \copy2.csr_io_interrupts_mtip ;
  (* hdlname = "copy2 csr_io_interrupts_seip" *)
  (* src = "verilog/rocket_clean.sv:200171.9-200171.31" *)
  wire \copy2.csr_io_interrupts_seip ;
  (* hdlname = "copy2 csr_io_pc" *)
  (* src = "verilog/rocket_clean.sv:200230.15-200230.24" *)
  wire [39:0] \copy2.csr_io_pc ;
  (* hdlname = "copy2 csr_io_pmp_0_addr" *)
  (* src = "verilog/rocket_clean.sv:200253.15-200253.32" *)
  wire [29:0] \copy2.csr_io_pmp_0_addr ;
  (* hdlname = "copy2 csr_io_pmp_0_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200249.14-200249.32" *)
  wire [1:0] \copy2.csr_io_pmp_0_cfg_a ;
  (* hdlname = "copy2 csr_io_pmp_0_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200248.9-200248.27" *)
  wire \copy2.csr_io_pmp_0_cfg_l ;
  (* hdlname = "copy2 csr_io_pmp_0_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200252.9-200252.27" *)
  wire \copy2.csr_io_pmp_0_cfg_r ;
  (* hdlname = "copy2 csr_io_pmp_0_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200251.9-200251.27" *)
  wire \copy2.csr_io_pmp_0_cfg_w ;
  (* hdlname = "copy2 csr_io_pmp_0_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200250.9-200250.27" *)
  wire \copy2.csr_io_pmp_0_cfg_x ;
  (* hdlname = "copy2 csr_io_pmp_0_mask" *)
  (* src = "verilog/rocket_clean.sv:200254.15-200254.32" *)
  wire [31:0] \copy2.csr_io_pmp_0_mask ;
  (* hdlname = "copy2 csr_io_pmp_1_addr" *)
  (* src = "verilog/rocket_clean.sv:200260.15-200260.32" *)
  wire [29:0] \copy2.csr_io_pmp_1_addr ;
  (* hdlname = "copy2 csr_io_pmp_1_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200256.14-200256.32" *)
  wire [1:0] \copy2.csr_io_pmp_1_cfg_a ;
  (* hdlname = "copy2 csr_io_pmp_1_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200255.9-200255.27" *)
  wire \copy2.csr_io_pmp_1_cfg_l ;
  (* hdlname = "copy2 csr_io_pmp_1_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200259.9-200259.27" *)
  wire \copy2.csr_io_pmp_1_cfg_r ;
  (* hdlname = "copy2 csr_io_pmp_1_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200258.9-200258.27" *)
  wire \copy2.csr_io_pmp_1_cfg_w ;
  (* hdlname = "copy2 csr_io_pmp_1_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200257.9-200257.27" *)
  wire \copy2.csr_io_pmp_1_cfg_x ;
  (* hdlname = "copy2 csr_io_pmp_1_mask" *)
  (* src = "verilog/rocket_clean.sv:200261.15-200261.32" *)
  wire [31:0] \copy2.csr_io_pmp_1_mask ;
  (* hdlname = "copy2 csr_io_pmp_2_addr" *)
  (* src = "verilog/rocket_clean.sv:200267.15-200267.32" *)
  wire [29:0] \copy2.csr_io_pmp_2_addr ;
  (* hdlname = "copy2 csr_io_pmp_2_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200263.14-200263.32" *)
  wire [1:0] \copy2.csr_io_pmp_2_cfg_a ;
  (* hdlname = "copy2 csr_io_pmp_2_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200262.9-200262.27" *)
  wire \copy2.csr_io_pmp_2_cfg_l ;
  (* hdlname = "copy2 csr_io_pmp_2_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200266.9-200266.27" *)
  wire \copy2.csr_io_pmp_2_cfg_r ;
  (* hdlname = "copy2 csr_io_pmp_2_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200265.9-200265.27" *)
  wire \copy2.csr_io_pmp_2_cfg_w ;
  (* hdlname = "copy2 csr_io_pmp_2_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200264.9-200264.27" *)
  wire \copy2.csr_io_pmp_2_cfg_x ;
  (* hdlname = "copy2 csr_io_pmp_2_mask" *)
  (* src = "verilog/rocket_clean.sv:200268.15-200268.32" *)
  wire [31:0] \copy2.csr_io_pmp_2_mask ;
  (* hdlname = "copy2 csr_io_pmp_3_addr" *)
  (* src = "verilog/rocket_clean.sv:200274.15-200274.32" *)
  wire [29:0] \copy2.csr_io_pmp_3_addr ;
  (* hdlname = "copy2 csr_io_pmp_3_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200270.14-200270.32" *)
  wire [1:0] \copy2.csr_io_pmp_3_cfg_a ;
  (* hdlname = "copy2 csr_io_pmp_3_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200269.9-200269.27" *)
  wire \copy2.csr_io_pmp_3_cfg_l ;
  (* hdlname = "copy2 csr_io_pmp_3_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200273.9-200273.27" *)
  wire \copy2.csr_io_pmp_3_cfg_r ;
  (* hdlname = "copy2 csr_io_pmp_3_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200272.9-200272.27" *)
  wire \copy2.csr_io_pmp_3_cfg_w ;
  (* hdlname = "copy2 csr_io_pmp_3_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200271.9-200271.27" *)
  wire \copy2.csr_io_pmp_3_cfg_x ;
  (* hdlname = "copy2 csr_io_pmp_3_mask" *)
  (* src = "verilog/rocket_clean.sv:200275.15-200275.32" *)
  wire [31:0] \copy2.csr_io_pmp_3_mask ;
  (* hdlname = "copy2 csr_io_pmp_4_addr" *)
  (* src = "verilog/rocket_clean.sv:200281.15-200281.32" *)
  wire [29:0] \copy2.csr_io_pmp_4_addr ;
  (* hdlname = "copy2 csr_io_pmp_4_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200277.14-200277.32" *)
  wire [1:0] \copy2.csr_io_pmp_4_cfg_a ;
  (* hdlname = "copy2 csr_io_pmp_4_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200276.9-200276.27" *)
  wire \copy2.csr_io_pmp_4_cfg_l ;
  (* hdlname = "copy2 csr_io_pmp_4_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200280.9-200280.27" *)
  wire \copy2.csr_io_pmp_4_cfg_r ;
  (* hdlname = "copy2 csr_io_pmp_4_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200279.9-200279.27" *)
  wire \copy2.csr_io_pmp_4_cfg_w ;
  (* hdlname = "copy2 csr_io_pmp_4_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200278.9-200278.27" *)
  wire \copy2.csr_io_pmp_4_cfg_x ;
  (* hdlname = "copy2 csr_io_pmp_4_mask" *)
  (* src = "verilog/rocket_clean.sv:200282.15-200282.32" *)
  wire [31:0] \copy2.csr_io_pmp_4_mask ;
  (* hdlname = "copy2 csr_io_pmp_5_addr" *)
  (* src = "verilog/rocket_clean.sv:200288.15-200288.32" *)
  wire [29:0] \copy2.csr_io_pmp_5_addr ;
  (* hdlname = "copy2 csr_io_pmp_5_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200284.14-200284.32" *)
  wire [1:0] \copy2.csr_io_pmp_5_cfg_a ;
  (* hdlname = "copy2 csr_io_pmp_5_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200283.9-200283.27" *)
  wire \copy2.csr_io_pmp_5_cfg_l ;
  (* hdlname = "copy2 csr_io_pmp_5_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200287.9-200287.27" *)
  wire \copy2.csr_io_pmp_5_cfg_r ;
  (* hdlname = "copy2 csr_io_pmp_5_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200286.9-200286.27" *)
  wire \copy2.csr_io_pmp_5_cfg_w ;
  (* hdlname = "copy2 csr_io_pmp_5_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200285.9-200285.27" *)
  wire \copy2.csr_io_pmp_5_cfg_x ;
  (* hdlname = "copy2 csr_io_pmp_5_mask" *)
  (* src = "verilog/rocket_clean.sv:200289.15-200289.32" *)
  wire [31:0] \copy2.csr_io_pmp_5_mask ;
  (* hdlname = "copy2 csr_io_pmp_6_addr" *)
  (* src = "verilog/rocket_clean.sv:200295.15-200295.32" *)
  wire [29:0] \copy2.csr_io_pmp_6_addr ;
  (* hdlname = "copy2 csr_io_pmp_6_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200291.14-200291.32" *)
  wire [1:0] \copy2.csr_io_pmp_6_cfg_a ;
  (* hdlname = "copy2 csr_io_pmp_6_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200290.9-200290.27" *)
  wire \copy2.csr_io_pmp_6_cfg_l ;
  (* hdlname = "copy2 csr_io_pmp_6_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200294.9-200294.27" *)
  wire \copy2.csr_io_pmp_6_cfg_r ;
  (* hdlname = "copy2 csr_io_pmp_6_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200293.9-200293.27" *)
  wire \copy2.csr_io_pmp_6_cfg_w ;
  (* hdlname = "copy2 csr_io_pmp_6_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200292.9-200292.27" *)
  wire \copy2.csr_io_pmp_6_cfg_x ;
  (* hdlname = "copy2 csr_io_pmp_6_mask" *)
  (* src = "verilog/rocket_clean.sv:200296.15-200296.32" *)
  wire [31:0] \copy2.csr_io_pmp_6_mask ;
  (* hdlname = "copy2 csr_io_pmp_7_addr" *)
  (* src = "verilog/rocket_clean.sv:200302.15-200302.32" *)
  wire [29:0] \copy2.csr_io_pmp_7_addr ;
  (* hdlname = "copy2 csr_io_pmp_7_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:200298.14-200298.32" *)
  wire [1:0] \copy2.csr_io_pmp_7_cfg_a ;
  (* hdlname = "copy2 csr_io_pmp_7_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:200297.9-200297.27" *)
  wire \copy2.csr_io_pmp_7_cfg_l ;
  (* hdlname = "copy2 csr_io_pmp_7_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:200301.9-200301.27" *)
  wire \copy2.csr_io_pmp_7_cfg_r ;
  (* hdlname = "copy2 csr_io_pmp_7_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:200300.9-200300.27" *)
  wire \copy2.csr_io_pmp_7_cfg_w ;
  (* hdlname = "copy2 csr_io_pmp_7_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:200299.9-200299.27" *)
  wire \copy2.csr_io_pmp_7_cfg_x ;
  (* hdlname = "copy2 csr_io_pmp_7_mask" *)
  (* src = "verilog/rocket_clean.sv:200303.15-200303.32" *)
  wire [31:0] \copy2.csr_io_pmp_7_mask ;
  (* hdlname = "copy2 csr_io_ptbr_mode" *)
  (* src = "verilog/rocket_clean.sv:200224.14-200224.30" *)
  wire [3:0] \copy2.csr_io_ptbr_mode ;
  (* hdlname = "copy2 csr_io_ptbr_ppn" *)
  (* src = "verilog/rocket_clean.sv:200225.15-200225.30" *)
  wire [43:0] \copy2.csr_io_ptbr_ppn ;
  (* hdlname = "copy2 csr_io_retire" *)
  (* src = "verilog/rocket_clean.sv:200228.9-200228.22" *)
  wire \copy2.csr_io_retire ;
  (* hdlname = "copy2 csr_io_rw_addr" *)
  (* src = "verilog/rocket_clean.sv:200173.15-200173.29" *)
  wire [11:0] \copy2.csr_io_rw_addr ;
  (* hdlname = "copy2 csr_io_rw_cmd" *)
  (* src = "verilog/rocket_clean.sv:200174.14-200174.27" *)
  wire [2:0] \copy2.csr_io_rw_cmd ;
  (* hdlname = "copy2 csr_io_rw_rdata" *)
  (* src = "verilog/rocket_clean.sv:200175.15-200175.30" *)
  wire [63:0] \copy2.csr_io_rw_rdata ;
  (* hdlname = "copy2 csr_io_rw_wdata" *)
  (* src = "verilog/rocket_clean.sv:200176.15-200176.30" *)
  wire [63:0] \copy2.csr_io_rw_wdata ;
  (* hdlname = "copy2 csr_io_singleStep" *)
  (* src = "verilog/rocket_clean.sv:200186.9-200186.26" *)
  wire \copy2.csr_io_singleStep ;
  (* hdlname = "copy2 csr_io_status_cease" *)
  (* src = "verilog/rocket_clean.sv:200188.9-200188.28" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_cease ;
  (* hdlname = "copy2 csr_io_status_debug" *)
  (* src = "verilog/rocket_clean.sv:200187.9-200187.28" *)
  wire \copy2.csr_io_status_debug ;
  (* hdlname = "copy2 csr_io_status_dprv" *)
  (* src = "verilog/rocket_clean.sv:200191.14-200191.32" *)
  wire [1:0] \copy2.csr_io_status_dprv ;
  (* hdlname = "copy2 csr_io_status_dv" *)
  (* src = "verilog/rocket_clean.sv:200192.9-200192.25" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_dv ;
  (* hdlname = "copy2 csr_io_status_fs" *)
  (* src = "verilog/rocket_clean.sv:200212.14-200212.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy2.csr_io_status_fs ;
  (* hdlname = "copy2 csr_io_status_gva" *)
  (* src = "verilog/rocket_clean.sv:200198.9-200198.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_gva ;
  (* hdlname = "copy2 csr_io_status_hie" *)
  (* src = "verilog/rocket_clean.sv:200221.9-200221.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_hie ;
  (* hdlname = "copy2 csr_io_status_isa" *)
  (* src = "verilog/rocket_clean.sv:200190.15-200190.32" *)
  (* unused_bits = "1 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy2.csr_io_status_isa ;
  (* hdlname = "copy2 csr_io_status_mbe" *)
  (* src = "verilog/rocket_clean.sv:200199.9-200199.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_mbe ;
  (* hdlname = "copy2 csr_io_status_mie" *)
  (* src = "verilog/rocket_clean.sv:200220.9-200220.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_mie ;
  (* hdlname = "copy2 csr_io_status_mpie" *)
  (* src = "verilog/rocket_clean.sv:200216.9-200216.27" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_mpie ;
  (* hdlname = "copy2 csr_io_status_mpp" *)
  (* src = "verilog/rocket_clean.sv:200213.14-200213.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy2.csr_io_status_mpp ;
  (* hdlname = "copy2 csr_io_status_mprv" *)
  (* src = "verilog/rocket_clean.sv:200210.9-200210.27" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_mprv ;
  (* hdlname = "copy2 csr_io_status_mpv" *)
  (* src = "verilog/rocket_clean.sv:200197.9-200197.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_mpv ;
  (* hdlname = "copy2 csr_io_status_mxr" *)
  (* src = "verilog/rocket_clean.sv:200208.9-200208.26" *)
  wire \copy2.csr_io_status_mxr ;
  (* hdlname = "copy2 csr_io_status_prv" *)
  (* src = "verilog/rocket_clean.sv:200193.14-200193.31" *)
  wire [1:0] \copy2.csr_io_status_prv ;
  (* hdlname = "copy2 csr_io_status_sbe" *)
  (* src = "verilog/rocket_clean.sv:200200.9-200200.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_sbe ;
  (* hdlname = "copy2 csr_io_status_sd" *)
  (* src = "verilog/rocket_clean.sv:200195.9-200195.25" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_sd ;
  (* hdlname = "copy2 csr_io_status_sd_rv32" *)
  (* src = "verilog/rocket_clean.sv:200203.9-200203.30" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_sd_rv32 ;
  (* hdlname = "copy2 csr_io_status_sie" *)
  (* src = "verilog/rocket_clean.sv:200222.9-200222.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_sie ;
  (* hdlname = "copy2 csr_io_status_spie" *)
  (* src = "verilog/rocket_clean.sv:200218.9-200218.27" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_spie ;
  (* hdlname = "copy2 csr_io_status_spp" *)
  (* src = "verilog/rocket_clean.sv:200215.9-200215.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_spp ;
  (* hdlname = "copy2 csr_io_status_sum" *)
  (* src = "verilog/rocket_clean.sv:200209.9-200209.26" *)
  wire \copy2.csr_io_status_sum ;
  (* hdlname = "copy2 csr_io_status_sxl" *)
  (* src = "verilog/rocket_clean.sv:200201.14-200201.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy2.csr_io_status_sxl ;
  (* hdlname = "copy2 csr_io_status_tsr" *)
  (* src = "verilog/rocket_clean.sv:200205.9-200205.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_tsr ;
  (* hdlname = "copy2 csr_io_status_tvm" *)
  (* src = "verilog/rocket_clean.sv:200207.9-200207.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_tvm ;
  (* hdlname = "copy2 csr_io_status_tw" *)
  (* src = "verilog/rocket_clean.sv:200206.9-200206.25" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_tw ;
  (* hdlname = "copy2 csr_io_status_ube" *)
  (* src = "verilog/rocket_clean.sv:200217.9-200217.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_ube ;
  (* hdlname = "copy2 csr_io_status_uie" *)
  (* src = "verilog/rocket_clean.sv:200223.9-200223.26" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_uie ;
  (* hdlname = "copy2 csr_io_status_upie" *)
  (* src = "verilog/rocket_clean.sv:200219.9-200219.27" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_upie ;
  (* hdlname = "copy2 csr_io_status_uxl" *)
  (* src = "verilog/rocket_clean.sv:200202.14-200202.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy2.csr_io_status_uxl ;
  (* hdlname = "copy2 csr_io_status_v" *)
  (* src = "verilog/rocket_clean.sv:200194.9-200194.24" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_status_v ;
  (* hdlname = "copy2 csr_io_status_vs" *)
  (* src = "verilog/rocket_clean.sv:200214.14-200214.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy2.csr_io_status_vs ;
  (* hdlname = "copy2 csr_io_status_wfi" *)
  (* src = "verilog/rocket_clean.sv:200189.9-200189.26" *)
  wire \copy2.csr_io_status_wfi ;
  (* hdlname = "copy2 csr_io_status_xs" *)
  (* src = "verilog/rocket_clean.sv:200211.14-200211.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \copy2.csr_io_status_xs ;
  (* hdlname = "copy2 csr_io_status_zero1" *)
  (* src = "verilog/rocket_clean.sv:200204.14-200204.33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \copy2.csr_io_status_zero1 ;
  (* hdlname = "copy2 csr_io_status_zero2" *)
  (* src = "verilog/rocket_clean.sv:200196.15-200196.34" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22" *)
  wire [22:0] \copy2.csr_io_status_zero2 ;
  (* hdlname = "copy2 csr_io_time" *)
  (* src = "verilog/rocket_clean.sv:200233.15-200233.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \copy2.csr_io_time ;
  (* hdlname = "copy2 csr_io_trace_0_exception" *)
  (* src = "verilog/rocket_clean.sv:200309.9-200309.33" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_trace_0_exception ;
  (* hdlname = "copy2 csr_io_trace_0_iaddr" *)
  (* src = "verilog/rocket_clean.sv:200307.15-200307.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] \copy2.csr_io_trace_0_iaddr ;
  (* hdlname = "copy2 csr_io_trace_0_insn" *)
  (* src = "verilog/rocket_clean.sv:200308.15-200308.34" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \copy2.csr_io_trace_0_insn ;
  (* hdlname = "copy2 csr_io_trace_0_valid" *)
  (* src = "verilog/rocket_clean.sv:200306.9-200306.29" *)
  (* unused_bits = "0" *)
  wire \copy2.csr_io_trace_0_valid ;
  (* hdlname = "copy2 csr_io_tval" *)
  (* src = "verilog/rocket_clean.sv:200231.15-200231.26" *)
  wire [39:0] \copy2.csr_io_tval ;
  (* hdlname = "copy2 csr_io_ungated_clock" *)
  (* src = "verilog/rocket_clean.sv:200166.9-200166.29" *)
  wire \copy2.csr_io_ungated_clock ;
  (* hdlname = "copy2 csr_reset" *)
  (* src = "verilog/rocket_clean.sv:200165.9-200165.18" *)
  wire \copy2.csr_reset ;
  (* hdlname = "copy2 ctrl_killd" *)
  (* src = "verilog/rocket_clean.sv:201111.9-201111.19" *)
  wire \copy2.ctrl_killd ;
  (* hdlname = "copy2 ctrl_killm" *)
  (* src = "verilog/rocket_clean.sv:201209.9-201209.19" *)
  wire \copy2.ctrl_killm ;
  (* hdlname = "copy2 ctrl_killx" *)
  (* src = "verilog/rocket_clean.sv:201154.9-201154.19" *)
  wire \copy2.ctrl_killx ;
  (* hdlname = "copy2 ctrl_stalld" *)
  (* src = "verilog/rocket_clean.sv:201110.9-201110.20" *)
  wire \copy2.ctrl_stalld ;
  (* hdlname = "copy2 data_hazard_ex" *)
  (* src = "verilog/rocket_clean.sv:201035.9-201035.23" *)
  wire \copy2.data_hazard_ex ;
  (* hdlname = "copy2 data_hazard_mem" *)
  (* src = "verilog/rocket_clean.sv:201047.9-201047.24" *)
  wire \copy2.data_hazard_mem ;
  (* hdlname = "copy2 data_hazard_wb" *)
  (* src = "verilog/rocket_clean.sv:201058.9-201058.23" *)
  wire \copy2.data_hazard_wb ;
  (* hdlname = "copy2 dcache_blocked" *)
  (* src = "verilog/rocket_clean.sv:201101.9-201101.23" *)
  wire \copy2.dcache_blocked ;
  (* hdlname = "copy2 dcache_kill_mem" *)
  (* src = "verilog/rocket_clean.sv:201204.9-201204.24" *)
  wire \copy2.dcache_kill_mem ;
  (* hdlname = "copy2 div _GEN_0" *)
  (* src = "verilog/rocket_clean.sv:199403.16-199403.22" *)
  wire [129:0] \copy2.div._GEN_0 ;
  (* hdlname = "copy2 div _GEN_12" *)
  (* src = "verilog/rocket_clean.sv:199434.14-199434.21" *)
  wire [2:0] \copy2.div._GEN_12 ;
  (* hdlname = "copy2 div _GEN_13" *)
  (* src = "verilog/rocket_clean.sv:199435.9-199435.16" *)
  wire \copy2.div._GEN_13 ;
  (* hdlname = "copy2 div _GEN_14" *)
  (* src = "verilog/rocket_clean.sv:199441.14-199441.21" *)
  wire [2:0] \copy2.div._GEN_14 ;
  (* hdlname = "copy2 div _GEN_16" *)
  (* src = "verilog/rocket_clean.sv:199663.16-199663.23" *)
  wire [128:0] \copy2.div._GEN_16 ;
  (* hdlname = "copy2 div _GEN_2" *)
  (* src = "verilog/rocket_clean.sv:199404.16-199404.22" *)
  wire [129:0] \copy2.div._GEN_2 ;
  (* hdlname = "copy2 div _GEN_26" *)
  (* src = "verilog/rocket_clean.sv:199661.16-199661.23" *)
  wire [126:0] \copy2.div._GEN_26 ;
  (* hdlname = "copy2 div _GEN_37" *)
  (* src = "verilog/rocket_clean.sv:199414.15-199414.22" *)
  wire [73:0] \copy2.div._GEN_37 ;
  (* hdlname = "copy2 div _GEN_4" *)
  (* src = "verilog/rocket_clean.sv:199405.14-199405.20" *)
  wire [2:0] \copy2.div._GEN_4 ;
  (* hdlname = "copy2 div _GEN_6" *)
  (* src = "verilog/rocket_clean.sv:199406.14-199406.20" *)
  wire [2:0] \copy2.div._GEN_6 ;
  (* hdlname = "copy2 div _GEN_7" *)
  (* src = "verilog/rocket_clean.sv:199407.9-199407.15" *)
  wire \copy2.div._GEN_7 ;
  (* hdlname = "copy2 div _GEN_8" *)
  (* src = "verilog/rocket_clean.sv:199432.14-199432.20" *)
  wire [2:0] \copy2.div._GEN_8 ;
  (* hdlname = "copy2 div _GEN_9" *)
  (* src = "verilog/rocket_clean.sv:199433.9-199433.15" *)
  wire \copy2.div._GEN_9 ;
  (* hdlname = "copy2 div _T" *)
  wire [2:0] \copy2.div._T ;
  (* hdlname = "copy2 div _T_10" *)
  (* src = "verilog/rocket_clean.sv:199384.9-199384.14" *)
  wire \copy2.div._T_10 ;
  (* hdlname = "copy2 div _T_11" *)
  wire \copy2.div._T_11 ;
  (* hdlname = "copy2 div _T_12" *)
  (* src = "verilog/rocket_clean.sv:199386.9-199386.14" *)
  wire \copy2.div._T_12 ;
  (* hdlname = "copy2 div _T_16" *)
  (* src = "verilog/rocket_clean.sv:199388.9-199388.14" *)
  wire \copy2.div._T_16 ;
  (* hdlname = "copy2 div _T_19" *)
  (* src = "verilog/rocket_clean.sv:199390.9-199390.14" *)
  wire \copy2.div._T_19 ;
  (* hdlname = "copy2 div _T_3" *)
  wire [2:0] \copy2.div._T_3 ;
  (* hdlname = "copy2 div _T_36" *)
  (* src = "verilog/rocket_clean.sv:199664.9-199664.14" *)
  wire \copy2.div._T_36 ;
  (* hdlname = "copy2 div _T_38" *)
  (* src = "verilog/rocket_clean.sv:199665.9-199665.14" *)
  wire \copy2.div._T_38 ;
  (* hdlname = "copy2 div _T_4" *)
  (* src = "verilog/rocket_clean.sv:199379.9-199379.13" *)
  wire \copy2.div._T_4 ;
  (* hdlname = "copy2 div _T_5" *)
  wire [1:0] \copy2.div._T_5 ;
  (* hdlname = "copy2 div _T_6" *)
  (* src = "verilog/rocket_clean.sv:199381.9-199381.13" *)
  wire \copy2.div._T_6 ;
  (* hdlname = "copy2 div _T_9" *)
  wire [2:0] \copy2.div._T_9 ;
  (* hdlname = "copy2 div _count_T_1" *)
  (* src = "verilog/rocket_clean.sv:199431.14-199431.24" *)
  wire [6:0] \copy2.div._count_T_1 ;
  (* hdlname = "copy2 div _count_T_8" *)
  (* src = "verilog/rocket_clean.sv:199666.14-199666.24" *)
  wire [2:0] \copy2.div._count_T_8 ;
  (* hdlname = "copy2 div _divby0_T" *)
  (* src = "verilog/rocket_clean.sv:199442.9-199442.18" *)
  wire \copy2.div._divby0_T ;
  (* hdlname = "copy2 div _dividendMSB_T_10" *)
  (* src = "verilog/rocket_clean.sv:199566.14-199566.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_10 ;
  (* hdlname = "copy2 div _dividendMSB_T_101" *)
  (* src = "verilog/rocket_clean.sv:199648.14-199648.32" *)
  wire [1:0] \copy2.div._dividendMSB_T_101 ;
  (* hdlname = "copy2 div _dividendMSB_T_102" *)
  (* src = "verilog/rocket_clean.sv:199649.14-199649.32" *)
  wire [1:0] \copy2.div._dividendMSB_T_102 ;
  (* hdlname = "copy2 div _dividendMSB_T_103" *)
  (* src = "verilog/rocket_clean.sv:199650.14-199650.32" *)
  wire [1:0] \copy2.div._dividendMSB_T_103 ;
  (* hdlname = "copy2 div _dividendMSB_T_104" *)
  (* src = "verilog/rocket_clean.sv:199651.14-199651.32" *)
  wire [2:0] \copy2.div._dividendMSB_T_104 ;
  (* hdlname = "copy2 div _dividendMSB_T_105" *)
  (* src = "verilog/rocket_clean.sv:199652.14-199652.32" *)
  wire [2:0] \copy2.div._dividendMSB_T_105 ;
  (* hdlname = "copy2 div _dividendMSB_T_106" *)
  (* src = "verilog/rocket_clean.sv:199653.14-199653.32" *)
  wire [3:0] \copy2.div._dividendMSB_T_106 ;
  (* hdlname = "copy2 div _dividendMSB_T_107" *)
  (* src = "verilog/rocket_clean.sv:199654.14-199654.32" *)
  wire [3:0] \copy2.div._dividendMSB_T_107 ;
  (* hdlname = "copy2 div _dividendMSB_T_108" *)
  (* src = "verilog/rocket_clean.sv:199655.14-199655.32" *)
  wire [4:0] \copy2.div._dividendMSB_T_108 ;
  (* hdlname = "copy2 div _dividendMSB_T_109" *)
  (* src = "verilog/rocket_clean.sv:199656.14-199656.32" *)
  wire [4:0] \copy2.div._dividendMSB_T_109 ;
  (* hdlname = "copy2 div _dividendMSB_T_11" *)
  (* src = "verilog/rocket_clean.sv:199567.14-199567.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_11 ;
  (* hdlname = "copy2 div _dividendMSB_T_12" *)
  (* src = "verilog/rocket_clean.sv:199568.14-199568.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_12 ;
  (* hdlname = "copy2 div _dividendMSB_T_16" *)
  (* src = "verilog/rocket_clean.sv:199572.14-199572.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_16 ;
  (* hdlname = "copy2 div _dividendMSB_T_17" *)
  (* src = "verilog/rocket_clean.sv:199573.14-199573.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_17 ;
  (* hdlname = "copy2 div _dividendMSB_T_21" *)
  (* src = "verilog/rocket_clean.sv:199574.14-199574.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_21 ;
  (* hdlname = "copy2 div _dividendMSB_T_22" *)
  (* src = "verilog/rocket_clean.sv:199575.14-199575.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_22 ;
  (* hdlname = "copy2 div _dividendMSB_T_23" *)
  (* src = "verilog/rocket_clean.sv:199576.14-199576.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_23 ;
  (* hdlname = "copy2 div _dividendMSB_T_24" *)
  (* src = "verilog/rocket_clean.sv:199577.14-199577.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_24 ;
  (* hdlname = "copy2 div _dividendMSB_T_25" *)
  (* src = "verilog/rocket_clean.sv:199578.14-199578.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_25 ;
  (* hdlname = "copy2 div _dividendMSB_T_26" *)
  (* src = "verilog/rocket_clean.sv:199579.14-199579.31" *)
  wire [3:0] \copy2.div._dividendMSB_T_26 ;
  (* hdlname = "copy2 div _dividendMSB_T_30" *)
  (* src = "verilog/rocket_clean.sv:199586.14-199586.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_30 ;
  (* hdlname = "copy2 div _dividendMSB_T_31" *)
  (* src = "verilog/rocket_clean.sv:199587.14-199587.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_31 ;
  (* hdlname = "copy2 div _dividendMSB_T_35" *)
  (* src = "verilog/rocket_clean.sv:199588.14-199588.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_35 ;
  (* hdlname = "copy2 div _dividendMSB_T_36" *)
  (* src = "verilog/rocket_clean.sv:199589.14-199589.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_36 ;
  (* hdlname = "copy2 div _dividendMSB_T_37" *)
  (* src = "verilog/rocket_clean.sv:199590.14-199590.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_37 ;
  (* hdlname = "copy2 div _dividendMSB_T_38" *)
  (* src = "verilog/rocket_clean.sv:199591.14-199591.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_38 ;
  (* hdlname = "copy2 div _dividendMSB_T_4" *)
  (* src = "verilog/rocket_clean.sv:199563.14-199563.30" *)
  wire [1:0] \copy2.div._dividendMSB_T_4 ;
  (* hdlname = "copy2 div _dividendMSB_T_42" *)
  (* src = "verilog/rocket_clean.sv:199595.14-199595.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_42 ;
  (* hdlname = "copy2 div _dividendMSB_T_43" *)
  (* src = "verilog/rocket_clean.sv:199596.14-199596.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_43 ;
  (* hdlname = "copy2 div _dividendMSB_T_47" *)
  (* src = "verilog/rocket_clean.sv:199597.14-199597.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_47 ;
  (* hdlname = "copy2 div _dividendMSB_T_48" *)
  (* src = "verilog/rocket_clean.sv:199598.14-199598.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_48 ;
  (* hdlname = "copy2 div _dividendMSB_T_49" *)
  (* src = "verilog/rocket_clean.sv:199599.14-199599.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_49 ;
  (* hdlname = "copy2 div _dividendMSB_T_5" *)
  (* src = "verilog/rocket_clean.sv:199564.14-199564.30" *)
  wire [1:0] \copy2.div._dividendMSB_T_5 ;
  (* hdlname = "copy2 div _dividendMSB_T_50" *)
  (* src = "verilog/rocket_clean.sv:199600.14-199600.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_50 ;
  (* hdlname = "copy2 div _dividendMSB_T_51" *)
  (* src = "verilog/rocket_clean.sv:199601.14-199601.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_51 ;
  (* hdlname = "copy2 div _dividendMSB_T_52" *)
  (* src = "verilog/rocket_clean.sv:199602.14-199602.31" *)
  wire [3:0] \copy2.div._dividendMSB_T_52 ;
  (* hdlname = "copy2 div _dividendMSB_T_53" *)
  (* src = "verilog/rocket_clean.sv:199603.14-199603.31" *)
  wire [3:0] \copy2.div._dividendMSB_T_53 ;
  (* hdlname = "copy2 div _dividendMSB_T_54" *)
  (* src = "verilog/rocket_clean.sv:199604.14-199604.31" *)
  wire [4:0] \copy2.div._dividendMSB_T_54 ;
  (* hdlname = "copy2 div _dividendMSB_T_58" *)
  (* src = "verilog/rocket_clean.sv:199614.14-199614.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_58 ;
  (* hdlname = "copy2 div _dividendMSB_T_59" *)
  (* src = "verilog/rocket_clean.sv:199615.14-199615.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_59 ;
  (* hdlname = "copy2 div _dividendMSB_T_63" *)
  (* src = "verilog/rocket_clean.sv:199616.14-199616.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_63 ;
  (* hdlname = "copy2 div _dividendMSB_T_64" *)
  (* src = "verilog/rocket_clean.sv:199617.14-199617.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_64 ;
  (* hdlname = "copy2 div _dividendMSB_T_65" *)
  (* src = "verilog/rocket_clean.sv:199618.14-199618.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_65 ;
  (* hdlname = "copy2 div _dividendMSB_T_66" *)
  (* src = "verilog/rocket_clean.sv:199619.14-199619.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_66 ;
  (* hdlname = "copy2 div _dividendMSB_T_70" *)
  (* src = "verilog/rocket_clean.sv:199623.14-199623.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_70 ;
  (* hdlname = "copy2 div _dividendMSB_T_71" *)
  (* src = "verilog/rocket_clean.sv:199624.14-199624.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_71 ;
  (* hdlname = "copy2 div _dividendMSB_T_75" *)
  (* src = "verilog/rocket_clean.sv:199625.14-199625.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_75 ;
  (* hdlname = "copy2 div _dividendMSB_T_76" *)
  (* src = "verilog/rocket_clean.sv:199626.14-199626.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_76 ;
  (* hdlname = "copy2 div _dividendMSB_T_77" *)
  (* src = "verilog/rocket_clean.sv:199627.14-199627.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_77 ;
  (* hdlname = "copy2 div _dividendMSB_T_78" *)
  (* src = "verilog/rocket_clean.sv:199628.14-199628.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_78 ;
  (* hdlname = "copy2 div _dividendMSB_T_79" *)
  (* src = "verilog/rocket_clean.sv:199629.14-199629.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_79 ;
  (* hdlname = "copy2 div _dividendMSB_T_80" *)
  (* src = "verilog/rocket_clean.sv:199630.14-199630.31" *)
  wire [3:0] \copy2.div._dividendMSB_T_80 ;
  (* hdlname = "copy2 div _dividendMSB_T_84" *)
  (* src = "verilog/rocket_clean.sv:199637.14-199637.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_84 ;
  (* hdlname = "copy2 div _dividendMSB_T_85" *)
  (* src = "verilog/rocket_clean.sv:199638.14-199638.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_85 ;
  (* hdlname = "copy2 div _dividendMSB_T_89" *)
  (* src = "verilog/rocket_clean.sv:199639.14-199639.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_89 ;
  (* hdlname = "copy2 div _dividendMSB_T_9" *)
  (* src = "verilog/rocket_clean.sv:199565.14-199565.30" *)
  wire [1:0] \copy2.div._dividendMSB_T_9 ;
  (* hdlname = "copy2 div _dividendMSB_T_90" *)
  (* src = "verilog/rocket_clean.sv:199640.14-199640.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_90 ;
  (* hdlname = "copy2 div _dividendMSB_T_91" *)
  (* src = "verilog/rocket_clean.sv:199641.14-199641.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_91 ;
  (* hdlname = "copy2 div _dividendMSB_T_92" *)
  (* src = "verilog/rocket_clean.sv:199642.14-199642.31" *)
  wire [2:0] \copy2.div._dividendMSB_T_92 ;
  (* hdlname = "copy2 div _dividendMSB_T_96" *)
  (* src = "verilog/rocket_clean.sv:199646.14-199646.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_96 ;
  (* hdlname = "copy2 div _dividendMSB_T_97" *)
  (* src = "verilog/rocket_clean.sv:199647.14-199647.31" *)
  wire [1:0] \copy2.div._dividendMSB_T_97 ;
  (* hdlname = "copy2 div _divisorMSB_T_10" *)
  (* src = "verilog/rocket_clean.sv:199459.14-199459.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_10 ;
  (* hdlname = "copy2 div _divisorMSB_T_101" *)
  (* src = "verilog/rocket_clean.sv:199541.14-199541.31" *)
  wire [1:0] \copy2.div._divisorMSB_T_101 ;
  (* hdlname = "copy2 div _divisorMSB_T_102" *)
  (* src = "verilog/rocket_clean.sv:199542.14-199542.31" *)
  wire [1:0] \copy2.div._divisorMSB_T_102 ;
  (* hdlname = "copy2 div _divisorMSB_T_103" *)
  (* src = "verilog/rocket_clean.sv:199543.14-199543.31" *)
  wire [1:0] \copy2.div._divisorMSB_T_103 ;
  (* hdlname = "copy2 div _divisorMSB_T_104" *)
  (* src = "verilog/rocket_clean.sv:199544.14-199544.31" *)
  wire [2:0] \copy2.div._divisorMSB_T_104 ;
  (* hdlname = "copy2 div _divisorMSB_T_105" *)
  (* src = "verilog/rocket_clean.sv:199545.14-199545.31" *)
  wire [2:0] \copy2.div._divisorMSB_T_105 ;
  (* hdlname = "copy2 div _divisorMSB_T_106" *)
  (* src = "verilog/rocket_clean.sv:199546.14-199546.31" *)
  wire [3:0] \copy2.div._divisorMSB_T_106 ;
  (* hdlname = "copy2 div _divisorMSB_T_107" *)
  (* src = "verilog/rocket_clean.sv:199547.14-199547.31" *)
  wire [3:0] \copy2.div._divisorMSB_T_107 ;
  (* hdlname = "copy2 div _divisorMSB_T_108" *)
  (* src = "verilog/rocket_clean.sv:199548.14-199548.31" *)
  wire [4:0] \copy2.div._divisorMSB_T_108 ;
  (* hdlname = "copy2 div _divisorMSB_T_109" *)
  (* src = "verilog/rocket_clean.sv:199549.14-199549.31" *)
  wire [4:0] \copy2.div._divisorMSB_T_109 ;
  (* hdlname = "copy2 div _divisorMSB_T_11" *)
  (* src = "verilog/rocket_clean.sv:199460.14-199460.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_11 ;
  (* hdlname = "copy2 div _divisorMSB_T_12" *)
  (* src = "verilog/rocket_clean.sv:199461.14-199461.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_12 ;
  (* hdlname = "copy2 div _divisorMSB_T_16" *)
  (* src = "verilog/rocket_clean.sv:199465.14-199465.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_16 ;
  (* hdlname = "copy2 div _divisorMSB_T_17" *)
  (* src = "verilog/rocket_clean.sv:199466.14-199466.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_17 ;
  (* hdlname = "copy2 div _divisorMSB_T_21" *)
  (* src = "verilog/rocket_clean.sv:199467.14-199467.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_21 ;
  (* hdlname = "copy2 div _divisorMSB_T_22" *)
  (* src = "verilog/rocket_clean.sv:199468.14-199468.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_22 ;
  (* hdlname = "copy2 div _divisorMSB_T_23" *)
  (* src = "verilog/rocket_clean.sv:199469.14-199469.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_23 ;
  (* hdlname = "copy2 div _divisorMSB_T_24" *)
  (* src = "verilog/rocket_clean.sv:199470.14-199470.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_24 ;
  (* hdlname = "copy2 div _divisorMSB_T_25" *)
  (* src = "verilog/rocket_clean.sv:199471.14-199471.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_25 ;
  (* hdlname = "copy2 div _divisorMSB_T_26" *)
  (* src = "verilog/rocket_clean.sv:199472.14-199472.30" *)
  wire [3:0] \copy2.div._divisorMSB_T_26 ;
  (* hdlname = "copy2 div _divisorMSB_T_30" *)
  (* src = "verilog/rocket_clean.sv:199479.14-199479.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_30 ;
  (* hdlname = "copy2 div _divisorMSB_T_31" *)
  (* src = "verilog/rocket_clean.sv:199480.14-199480.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_31 ;
  (* hdlname = "copy2 div _divisorMSB_T_35" *)
  (* src = "verilog/rocket_clean.sv:199481.14-199481.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_35 ;
  (* hdlname = "copy2 div _divisorMSB_T_36" *)
  (* src = "verilog/rocket_clean.sv:199482.14-199482.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_36 ;
  (* hdlname = "copy2 div _divisorMSB_T_37" *)
  (* src = "verilog/rocket_clean.sv:199483.14-199483.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_37 ;
  (* hdlname = "copy2 div _divisorMSB_T_38" *)
  (* src = "verilog/rocket_clean.sv:199484.14-199484.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_38 ;
  (* hdlname = "copy2 div _divisorMSB_T_4" *)
  (* src = "verilog/rocket_clean.sv:199456.14-199456.29" *)
  wire [1:0] \copy2.div._divisorMSB_T_4 ;
  (* hdlname = "copy2 div _divisorMSB_T_42" *)
  (* src = "verilog/rocket_clean.sv:199488.14-199488.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_42 ;
  (* hdlname = "copy2 div _divisorMSB_T_43" *)
  (* src = "verilog/rocket_clean.sv:199489.14-199489.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_43 ;
  (* hdlname = "copy2 div _divisorMSB_T_47" *)
  (* src = "verilog/rocket_clean.sv:199490.14-199490.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_47 ;
  (* hdlname = "copy2 div _divisorMSB_T_48" *)
  (* src = "verilog/rocket_clean.sv:199491.14-199491.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_48 ;
  (* hdlname = "copy2 div _divisorMSB_T_49" *)
  (* src = "verilog/rocket_clean.sv:199492.14-199492.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_49 ;
  (* hdlname = "copy2 div _divisorMSB_T_5" *)
  (* src = "verilog/rocket_clean.sv:199457.14-199457.29" *)
  wire [1:0] \copy2.div._divisorMSB_T_5 ;
  (* hdlname = "copy2 div _divisorMSB_T_50" *)
  (* src = "verilog/rocket_clean.sv:199493.14-199493.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_50 ;
  (* hdlname = "copy2 div _divisorMSB_T_51" *)
  (* src = "verilog/rocket_clean.sv:199494.14-199494.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_51 ;
  (* hdlname = "copy2 div _divisorMSB_T_52" *)
  (* src = "verilog/rocket_clean.sv:199495.14-199495.30" *)
  wire [3:0] \copy2.div._divisorMSB_T_52 ;
  (* hdlname = "copy2 div _divisorMSB_T_53" *)
  (* src = "verilog/rocket_clean.sv:199496.14-199496.30" *)
  wire [3:0] \copy2.div._divisorMSB_T_53 ;
  (* hdlname = "copy2 div _divisorMSB_T_54" *)
  (* src = "verilog/rocket_clean.sv:199497.14-199497.30" *)
  wire [4:0] \copy2.div._divisorMSB_T_54 ;
  (* hdlname = "copy2 div _divisorMSB_T_58" *)
  (* src = "verilog/rocket_clean.sv:199507.14-199507.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_58 ;
  (* hdlname = "copy2 div _divisorMSB_T_59" *)
  (* src = "verilog/rocket_clean.sv:199508.14-199508.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_59 ;
  (* hdlname = "copy2 div _divisorMSB_T_63" *)
  (* src = "verilog/rocket_clean.sv:199509.14-199509.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_63 ;
  (* hdlname = "copy2 div _divisorMSB_T_64" *)
  (* src = "verilog/rocket_clean.sv:199510.14-199510.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_64 ;
  (* hdlname = "copy2 div _divisorMSB_T_65" *)
  (* src = "verilog/rocket_clean.sv:199511.14-199511.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_65 ;
  (* hdlname = "copy2 div _divisorMSB_T_66" *)
  (* src = "verilog/rocket_clean.sv:199512.14-199512.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_66 ;
  (* hdlname = "copy2 div _divisorMSB_T_70" *)
  (* src = "verilog/rocket_clean.sv:199516.14-199516.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_70 ;
  (* hdlname = "copy2 div _divisorMSB_T_71" *)
  (* src = "verilog/rocket_clean.sv:199517.14-199517.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_71 ;
  (* hdlname = "copy2 div _divisorMSB_T_75" *)
  (* src = "verilog/rocket_clean.sv:199518.14-199518.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_75 ;
  (* hdlname = "copy2 div _divisorMSB_T_76" *)
  (* src = "verilog/rocket_clean.sv:199519.14-199519.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_76 ;
  (* hdlname = "copy2 div _divisorMSB_T_77" *)
  (* src = "verilog/rocket_clean.sv:199520.14-199520.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_77 ;
  (* hdlname = "copy2 div _divisorMSB_T_78" *)
  (* src = "verilog/rocket_clean.sv:199521.14-199521.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_78 ;
  (* hdlname = "copy2 div _divisorMSB_T_79" *)
  (* src = "verilog/rocket_clean.sv:199522.14-199522.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_79 ;
  (* hdlname = "copy2 div _divisorMSB_T_80" *)
  (* src = "verilog/rocket_clean.sv:199523.14-199523.30" *)
  wire [3:0] \copy2.div._divisorMSB_T_80 ;
  (* hdlname = "copy2 div _divisorMSB_T_84" *)
  (* src = "verilog/rocket_clean.sv:199530.14-199530.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_84 ;
  (* hdlname = "copy2 div _divisorMSB_T_85" *)
  (* src = "verilog/rocket_clean.sv:199531.14-199531.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_85 ;
  (* hdlname = "copy2 div _divisorMSB_T_89" *)
  (* src = "verilog/rocket_clean.sv:199532.14-199532.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_89 ;
  (* hdlname = "copy2 div _divisorMSB_T_9" *)
  (* src = "verilog/rocket_clean.sv:199458.14-199458.29" *)
  wire [1:0] \copy2.div._divisorMSB_T_9 ;
  (* hdlname = "copy2 div _divisorMSB_T_90" *)
  (* src = "verilog/rocket_clean.sv:199533.14-199533.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_90 ;
  (* hdlname = "copy2 div _divisorMSB_T_91" *)
  (* src = "verilog/rocket_clean.sv:199534.14-199534.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_91 ;
  (* hdlname = "copy2 div _divisorMSB_T_92" *)
  (* src = "verilog/rocket_clean.sv:199535.14-199535.30" *)
  wire [2:0] \copy2.div._divisorMSB_T_92 ;
  (* hdlname = "copy2 div _divisorMSB_T_96" *)
  (* src = "verilog/rocket_clean.sv:199539.14-199539.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_96 ;
  (* hdlname = "copy2 div _divisorMSB_T_97" *)
  (* src = "verilog/rocket_clean.sv:199540.14-199540.30" *)
  wire [1:0] \copy2.div._divisorMSB_T_97 ;
  (* hdlname = "copy2 div _divisor_T" *)
  (* src = "verilog/rocket_clean.sv:199667.15-199667.25" *)
  wire [64:0] \copy2.div._divisor_T ;
  (* hdlname = "copy2 div _eOutMask_T" *)
  wire [5:0] \copy2.div._eOutMask_T ;
  (* hdlname = "copy2 div _eOutMask_T_2" *)
  (* src = "verilog/rocket_clean.sv:199419.15-199419.28" *)
  (* unused_bits = "64" *)
  wire [64:0] \copy2.div._eOutMask_T_2 ;
  (* hdlname = "copy2 div _eOutPos_T_1" *)
  (* src = "verilog/rocket_clean.sv:199658.14-199658.26" *)
  wire [5:0] \copy2.div._eOutPos_T_1 ;
  (* hdlname = "copy2 div _eOutRes_T_2" *)
  wire [5:0] \copy2.div._eOutRes_T_2 ;
  (* hdlname = "copy2 div _eOut_T_4" *)
  (* src = "verilog/rocket_clean.sv:199421.9-199421.18" *)
  wire \copy2.div._eOut_T_4 ;
  (* hdlname = "copy2 div _eOut_T_5" *)
  (* src = "verilog/rocket_clean.sv:199422.9-199422.18" *)
  wire \copy2.div._eOut_T_5 ;
  (* hdlname = "copy2 div _eOut_T_6" *)
  (* src = "verilog/rocket_clean.sv:199423.15-199423.24" *)
  wire [63:0] \copy2.div._eOut_T_6 ;
  (* hdlname = "copy2 div _eOut_T_7" *)
  wire [60:0] \copy2.div._eOut_T_7 ;
  (* hdlname = "copy2 div _hiOut_T_4" *)
  (* src = "verilog/rocket_clean.sv:199672.15-199672.25" *)
  wire [31:0] \copy2.div._hiOut_T_4 ;
  (* hdlname = "copy2 div _hi_T_1" *)
  (* src = "verilog/rocket_clean.sv:199393.15-199393.22" *)
  wire [31:0] \copy2.div._hi_T_1 ;
  (* hdlname = "copy2 div _hi_T_4" *)
  (* src = "verilog/rocket_clean.sv:199398.15-199398.22" *)
  wire [31:0] \copy2.div._hi_T_4 ;
  (* hdlname = "copy2 div _loOut_T" *)
  (* src = "verilog/rocket_clean.sv:199670.9-199670.17" *)
  wire \copy2.div._loOut_T ;
  (* hdlname = "copy2 div _nextMulReg1_T_1" *)
  wire [63:0] \copy2.div._nextMulReg1_T_1 ;
  (* hdlname = "copy2 div _outMul_T_1" *)
  wire \copy2.div._outMul_T_1 ;
  (* hdlname = "copy2 div _prod_T_2" *)
  (* src = "verilog/rocket_clean.sv:199412.14-199412.23" *)
  wire [8:0] \copy2.div._prod_T_2 ;
  (* hdlname = "copy2 div _prod_T_3" *)
  wire [72:0] \copy2.div._prod_T_3 ;
  (* hdlname = "copy2 div _remainder_T_2" *)
  (* src = "verilog/rocket_clean.sv:199430.16-199430.30" *)
  wire [129:0] \copy2.div._remainder_T_2 ;
  (* hdlname = "copy2 div _remainder_T_4" *)
  (* src = "verilog/rocket_clean.sv:199662.16-199662.30" *)
  wire [126:0] \copy2.div._remainder_T_4 ;
  (* hdlname = "copy2 div _sign_T_2" *)
  (* src = "verilog/rocket_clean.sv:199391.9-199391.18" *)
  wire \copy2.div._sign_T_2 ;
  (* hdlname = "copy2 div _sign_T_5" *)
  (* src = "verilog/rocket_clean.sv:199396.9-199396.18" *)
  wire \copy2.div._sign_T_5 ;
  (* hdlname = "copy2 div _state_T" *)
  wire [1:0] \copy2.div._state_T ;
  (* hdlname = "copy2 div _unrolls_T_2" *)
  (* src = "verilog/rocket_clean.sv:199437.15-199437.27" *)
  wire [63:0] \copy2.div._unrolls_T_2 ;
  (* hdlname = "copy2 div _unrolls_T_4" *)
  (* src = "verilog/rocket_clean.sv:199438.9-199438.21" *)
  wire \copy2.div._unrolls_T_4 ;
  (* hdlname = "copy2 div accum" *)
  (* src = "verilog/rocket_clean.sv:199411.15-199411.20" *)
  wire [64:0] \copy2.div.accum ;
  (* hdlname = "copy2 div clock" *)
  (* src = "verilog/rocket_clean.sv:199341.17-199341.22" *)
  wire \copy2.div.clock ;
  (* hdlname = "copy2 div cmdHi" *)
  (* src = "verilog/rocket_clean.sv:199382.9-199382.14" *)
  wire \copy2.div.cmdHi ;
  (* hdlname = "copy2 div cmdMul" *)
  (* src = "verilog/rocket_clean.sv:199377.9-199377.15" *)
  wire \copy2.div.cmdMul ;
  (* hdlname = "copy2 div count" *)
  (* src = "verilog/rocket_clean.sv:199370.13-199370.18" *)
  reg [6:0] \copy2.div.count ;
  (* hdlname = "copy2 div divby0" *)
  (* src = "verilog/rocket_clean.sv:199443.9-199443.15" *)
  wire \copy2.div.divby0 ;
  (* hdlname = "copy2 div dividendMSB" *)
  (* src = "verilog/rocket_clean.sv:199657.14-199657.25" *)
  wire [5:0] \copy2.div.dividendMSB ;
  (* hdlname = "copy2 div dividendMSB_hi" *)
  (* src = "verilog/rocket_clean.sv:199551.15-199551.29" *)
  wire [31:0] \copy2.div.dividendMSB_hi ;
  (* hdlname = "copy2 div dividendMSB_hi_1" *)
  (* src = "verilog/rocket_clean.sv:199554.15-199554.31" *)
  wire [15:0] \copy2.div.dividendMSB_hi_1 ;
  (* hdlname = "copy2 div dividendMSB_hi_10" *)
  (* src = "verilog/rocket_clean.sv:199611.14-199611.31" *)
  wire [3:0] \copy2.div.dividendMSB_hi_10 ;
  (* hdlname = "copy2 div dividendMSB_hi_11" *)
  (* src = "verilog/rocket_clean.sv:199620.14-199620.31" *)
  wire [3:0] \copy2.div.dividendMSB_hi_11 ;
  (* hdlname = "copy2 div dividendMSB_hi_12" *)
  (* src = "verilog/rocket_clean.sv:199631.14-199631.31" *)
  wire [7:0] \copy2.div.dividendMSB_hi_12 ;
  (* hdlname = "copy2 div dividendMSB_hi_13" *)
  (* src = "verilog/rocket_clean.sv:199634.14-199634.31" *)
  wire [3:0] \copy2.div.dividendMSB_hi_13 ;
  (* hdlname = "copy2 div dividendMSB_hi_14" *)
  (* src = "verilog/rocket_clean.sv:199643.14-199643.31" *)
  wire [3:0] \copy2.div.dividendMSB_hi_14 ;
  (* hdlname = "copy2 div dividendMSB_hi_2" *)
  (* src = "verilog/rocket_clean.sv:199557.14-199557.30" *)
  wire [7:0] \copy2.div.dividendMSB_hi_2 ;
  (* hdlname = "copy2 div dividendMSB_hi_3" *)
  (* src = "verilog/rocket_clean.sv:199560.14-199560.30" *)
  wire [3:0] \copy2.div.dividendMSB_hi_3 ;
  (* hdlname = "copy2 div dividendMSB_hi_4" *)
  (* src = "verilog/rocket_clean.sv:199569.14-199569.30" *)
  wire [3:0] \copy2.div.dividendMSB_hi_4 ;
  (* hdlname = "copy2 div dividendMSB_hi_5" *)
  (* src = "verilog/rocket_clean.sv:199580.14-199580.30" *)
  wire [7:0] \copy2.div.dividendMSB_hi_5 ;
  (* hdlname = "copy2 div dividendMSB_hi_6" *)
  (* src = "verilog/rocket_clean.sv:199583.14-199583.30" *)
  wire [3:0] \copy2.div.dividendMSB_hi_6 ;
  (* hdlname = "copy2 div dividendMSB_hi_7" *)
  (* src = "verilog/rocket_clean.sv:199592.14-199592.30" *)
  wire [3:0] \copy2.div.dividendMSB_hi_7 ;
  (* hdlname = "copy2 div dividendMSB_hi_8" *)
  (* src = "verilog/rocket_clean.sv:199605.15-199605.31" *)
  wire [15:0] \copy2.div.dividendMSB_hi_8 ;
  (* hdlname = "copy2 div dividendMSB_hi_9" *)
  (* src = "verilog/rocket_clean.sv:199608.14-199608.30" *)
  wire [7:0] \copy2.div.dividendMSB_hi_9 ;
  (* hdlname = "copy2 div dividendMSB_lo" *)
  (* src = "verilog/rocket_clean.sv:199552.15-199552.29" *)
  wire [31:0] \copy2.div.dividendMSB_lo ;
  (* hdlname = "copy2 div dividendMSB_lo_1" *)
  (* src = "verilog/rocket_clean.sv:199555.15-199555.31" *)
  wire [15:0] \copy2.div.dividendMSB_lo_1 ;
  (* hdlname = "copy2 div dividendMSB_lo_10" *)
  (* src = "verilog/rocket_clean.sv:199612.14-199612.31" *)
  wire [3:0] \copy2.div.dividendMSB_lo_10 ;
  (* hdlname = "copy2 div dividendMSB_lo_11" *)
  (* src = "verilog/rocket_clean.sv:199621.14-199621.31" *)
  wire [3:0] \copy2.div.dividendMSB_lo_11 ;
  (* hdlname = "copy2 div dividendMSB_lo_12" *)
  (* src = "verilog/rocket_clean.sv:199632.14-199632.31" *)
  wire [7:0] \copy2.div.dividendMSB_lo_12 ;
  (* hdlname = "copy2 div dividendMSB_lo_13" *)
  (* src = "verilog/rocket_clean.sv:199635.14-199635.31" *)
  wire [3:0] \copy2.div.dividendMSB_lo_13 ;
  (* hdlname = "copy2 div dividendMSB_lo_14" *)
  (* src = "verilog/rocket_clean.sv:199644.14-199644.31" *)
  wire [3:0] \copy2.div.dividendMSB_lo_14 ;
  (* hdlname = "copy2 div dividendMSB_lo_2" *)
  (* src = "verilog/rocket_clean.sv:199558.14-199558.30" *)
  wire [7:0] \copy2.div.dividendMSB_lo_2 ;
  (* hdlname = "copy2 div dividendMSB_lo_3" *)
  (* src = "verilog/rocket_clean.sv:199561.14-199561.30" *)
  wire [3:0] \copy2.div.dividendMSB_lo_3 ;
  (* hdlname = "copy2 div dividendMSB_lo_4" *)
  (* src = "verilog/rocket_clean.sv:199570.14-199570.30" *)
  wire [3:0] \copy2.div.dividendMSB_lo_4 ;
  (* hdlname = "copy2 div dividendMSB_lo_5" *)
  (* src = "verilog/rocket_clean.sv:199581.14-199581.30" *)
  wire [7:0] \copy2.div.dividendMSB_lo_5 ;
  (* hdlname = "copy2 div dividendMSB_lo_6" *)
  (* src = "verilog/rocket_clean.sv:199584.14-199584.30" *)
  wire [3:0] \copy2.div.dividendMSB_lo_6 ;
  (* hdlname = "copy2 div dividendMSB_lo_7" *)
  (* src = "verilog/rocket_clean.sv:199593.14-199593.30" *)
  wire [3:0] \copy2.div.dividendMSB_lo_7 ;
  (* hdlname = "copy2 div dividendMSB_lo_8" *)
  (* src = "verilog/rocket_clean.sv:199606.15-199606.31" *)
  wire [15:0] \copy2.div.dividendMSB_lo_8 ;
  (* hdlname = "copy2 div dividendMSB_lo_9" *)
  (* src = "verilog/rocket_clean.sv:199609.14-199609.30" *)
  wire [7:0] \copy2.div.dividendMSB_lo_9 ;
  (* hdlname = "copy2 div dividendMSB_useHi" *)
  (* src = "verilog/rocket_clean.sv:199553.9-199553.26" *)
  wire \copy2.div.dividendMSB_useHi ;
  (* hdlname = "copy2 div dividendMSB_useHi_1" *)
  (* src = "verilog/rocket_clean.sv:199556.9-199556.28" *)
  wire \copy2.div.dividendMSB_useHi_1 ;
  (* hdlname = "copy2 div dividendMSB_useHi_10" *)
  (* src = "verilog/rocket_clean.sv:199613.9-199613.29" *)
  wire \copy2.div.dividendMSB_useHi_10 ;
  (* hdlname = "copy2 div dividendMSB_useHi_11" *)
  (* src = "verilog/rocket_clean.sv:199622.9-199622.29" *)
  wire \copy2.div.dividendMSB_useHi_11 ;
  (* hdlname = "copy2 div dividendMSB_useHi_12" *)
  (* src = "verilog/rocket_clean.sv:199633.9-199633.29" *)
  wire \copy2.div.dividendMSB_useHi_12 ;
  (* hdlname = "copy2 div dividendMSB_useHi_13" *)
  (* src = "verilog/rocket_clean.sv:199636.9-199636.29" *)
  wire \copy2.div.dividendMSB_useHi_13 ;
  (* hdlname = "copy2 div dividendMSB_useHi_14" *)
  (* src = "verilog/rocket_clean.sv:199645.9-199645.29" *)
  wire \copy2.div.dividendMSB_useHi_14 ;
  (* hdlname = "copy2 div dividendMSB_useHi_2" *)
  (* src = "verilog/rocket_clean.sv:199559.9-199559.28" *)
  wire \copy2.div.dividendMSB_useHi_2 ;
  (* hdlname = "copy2 div dividendMSB_useHi_3" *)
  (* src = "verilog/rocket_clean.sv:199562.9-199562.28" *)
  wire \copy2.div.dividendMSB_useHi_3 ;
  (* hdlname = "copy2 div dividendMSB_useHi_4" *)
  (* src = "verilog/rocket_clean.sv:199571.9-199571.28" *)
  wire \copy2.div.dividendMSB_useHi_4 ;
  (* hdlname = "copy2 div dividendMSB_useHi_5" *)
  (* src = "verilog/rocket_clean.sv:199582.9-199582.28" *)
  wire \copy2.div.dividendMSB_useHi_5 ;
  (* hdlname = "copy2 div dividendMSB_useHi_6" *)
  (* src = "verilog/rocket_clean.sv:199585.9-199585.28" *)
  wire \copy2.div.dividendMSB_useHi_6 ;
  (* hdlname = "copy2 div dividendMSB_useHi_7" *)
  (* src = "verilog/rocket_clean.sv:199594.9-199594.28" *)
  wire \copy2.div.dividendMSB_useHi_7 ;
  (* hdlname = "copy2 div dividendMSB_useHi_8" *)
  (* src = "verilog/rocket_clean.sv:199607.9-199607.28" *)
  wire \copy2.div.dividendMSB_useHi_8 ;
  (* hdlname = "copy2 div dividendMSB_useHi_9" *)
  (* src = "verilog/rocket_clean.sv:199610.9-199610.28" *)
  wire \copy2.div.dividendMSB_useHi_9 ;
  (* hdlname = "copy2 div divisor" *)
  (* src = "verilog/rocket_clean.sv:199374.14-199374.21" *)
  reg [64:0] \copy2.div.divisor ;
  (* hdlname = "copy2 div divisorMSB" *)
  (* src = "verilog/rocket_clean.sv:199550.14-199550.24" *)
  wire [5:0] \copy2.div.divisorMSB ;
  (* hdlname = "copy2 div divisorMSB_hi" *)
  (* src = "verilog/rocket_clean.sv:199444.15-199444.28" *)
  wire [31:0] \copy2.div.divisorMSB_hi ;
  (* hdlname = "copy2 div divisorMSB_hi_1" *)
  (* src = "verilog/rocket_clean.sv:199447.15-199447.30" *)
  wire [15:0] \copy2.div.divisorMSB_hi_1 ;
  (* hdlname = "copy2 div divisorMSB_hi_10" *)
  (* src = "verilog/rocket_clean.sv:199504.14-199504.30" *)
  wire [3:0] \copy2.div.divisorMSB_hi_10 ;
  (* hdlname = "copy2 div divisorMSB_hi_11" *)
  (* src = "verilog/rocket_clean.sv:199513.14-199513.30" *)
  wire [3:0] \copy2.div.divisorMSB_hi_11 ;
  (* hdlname = "copy2 div divisorMSB_hi_12" *)
  (* src = "verilog/rocket_clean.sv:199524.14-199524.30" *)
  wire [7:0] \copy2.div.divisorMSB_hi_12 ;
  (* hdlname = "copy2 div divisorMSB_hi_13" *)
  (* src = "verilog/rocket_clean.sv:199527.14-199527.30" *)
  wire [3:0] \copy2.div.divisorMSB_hi_13 ;
  (* hdlname = "copy2 div divisorMSB_hi_14" *)
  (* src = "verilog/rocket_clean.sv:199536.14-199536.30" *)
  wire [3:0] \copy2.div.divisorMSB_hi_14 ;
  (* hdlname = "copy2 div divisorMSB_hi_2" *)
  (* src = "verilog/rocket_clean.sv:199450.14-199450.29" *)
  wire [7:0] \copy2.div.divisorMSB_hi_2 ;
  (* hdlname = "copy2 div divisorMSB_hi_3" *)
  (* src = "verilog/rocket_clean.sv:199453.14-199453.29" *)
  wire [3:0] \copy2.div.divisorMSB_hi_3 ;
  (* hdlname = "copy2 div divisorMSB_hi_4" *)
  (* src = "verilog/rocket_clean.sv:199462.14-199462.29" *)
  wire [3:0] \copy2.div.divisorMSB_hi_4 ;
  (* hdlname = "copy2 div divisorMSB_hi_5" *)
  (* src = "verilog/rocket_clean.sv:199473.14-199473.29" *)
  wire [7:0] \copy2.div.divisorMSB_hi_5 ;
  (* hdlname = "copy2 div divisorMSB_hi_6" *)
  (* src = "verilog/rocket_clean.sv:199476.14-199476.29" *)
  wire [3:0] \copy2.div.divisorMSB_hi_6 ;
  (* hdlname = "copy2 div divisorMSB_hi_7" *)
  (* src = "verilog/rocket_clean.sv:199485.14-199485.29" *)
  wire [3:0] \copy2.div.divisorMSB_hi_7 ;
  (* hdlname = "copy2 div divisorMSB_hi_8" *)
  (* src = "verilog/rocket_clean.sv:199498.15-199498.30" *)
  wire [15:0] \copy2.div.divisorMSB_hi_8 ;
  (* hdlname = "copy2 div divisorMSB_hi_9" *)
  (* src = "verilog/rocket_clean.sv:199501.14-199501.29" *)
  wire [7:0] \copy2.div.divisorMSB_hi_9 ;
  (* hdlname = "copy2 div divisorMSB_lo" *)
  (* src = "verilog/rocket_clean.sv:199445.15-199445.28" *)
  wire [31:0] \copy2.div.divisorMSB_lo ;
  (* hdlname = "copy2 div divisorMSB_lo_1" *)
  (* src = "verilog/rocket_clean.sv:199448.15-199448.30" *)
  wire [15:0] \copy2.div.divisorMSB_lo_1 ;
  (* hdlname = "copy2 div divisorMSB_lo_10" *)
  (* src = "verilog/rocket_clean.sv:199505.14-199505.30" *)
  wire [3:0] \copy2.div.divisorMSB_lo_10 ;
  (* hdlname = "copy2 div divisorMSB_lo_11" *)
  (* src = "verilog/rocket_clean.sv:199514.14-199514.30" *)
  wire [3:0] \copy2.div.divisorMSB_lo_11 ;
  (* hdlname = "copy2 div divisorMSB_lo_12" *)
  (* src = "verilog/rocket_clean.sv:199525.14-199525.30" *)
  wire [7:0] \copy2.div.divisorMSB_lo_12 ;
  (* hdlname = "copy2 div divisorMSB_lo_13" *)
  (* src = "verilog/rocket_clean.sv:199528.14-199528.30" *)
  wire [3:0] \copy2.div.divisorMSB_lo_13 ;
  (* hdlname = "copy2 div divisorMSB_lo_14" *)
  (* src = "verilog/rocket_clean.sv:199537.14-199537.30" *)
  wire [3:0] \copy2.div.divisorMSB_lo_14 ;
  (* hdlname = "copy2 div divisorMSB_lo_2" *)
  (* src = "verilog/rocket_clean.sv:199451.14-199451.29" *)
  wire [7:0] \copy2.div.divisorMSB_lo_2 ;
  (* hdlname = "copy2 div divisorMSB_lo_3" *)
  (* src = "verilog/rocket_clean.sv:199454.14-199454.29" *)
  wire [3:0] \copy2.div.divisorMSB_lo_3 ;
  (* hdlname = "copy2 div divisorMSB_lo_4" *)
  (* src = "verilog/rocket_clean.sv:199463.14-199463.29" *)
  wire [3:0] \copy2.div.divisorMSB_lo_4 ;
  (* hdlname = "copy2 div divisorMSB_lo_5" *)
  (* src = "verilog/rocket_clean.sv:199474.14-199474.29" *)
  wire [7:0] \copy2.div.divisorMSB_lo_5 ;
  (* hdlname = "copy2 div divisorMSB_lo_6" *)
  (* src = "verilog/rocket_clean.sv:199477.14-199477.29" *)
  wire [3:0] \copy2.div.divisorMSB_lo_6 ;
  (* hdlname = "copy2 div divisorMSB_lo_7" *)
  (* src = "verilog/rocket_clean.sv:199486.14-199486.29" *)
  wire [3:0] \copy2.div.divisorMSB_lo_7 ;
  (* hdlname = "copy2 div divisorMSB_lo_8" *)
  (* src = "verilog/rocket_clean.sv:199499.15-199499.30" *)
  wire [15:0] \copy2.div.divisorMSB_lo_8 ;
  (* hdlname = "copy2 div divisorMSB_lo_9" *)
  (* src = "verilog/rocket_clean.sv:199502.14-199502.29" *)
  wire [7:0] \copy2.div.divisorMSB_lo_9 ;
  (* hdlname = "copy2 div divisorMSB_useHi" *)
  (* src = "verilog/rocket_clean.sv:199446.9-199446.25" *)
  wire \copy2.div.divisorMSB_useHi ;
  (* hdlname = "copy2 div divisorMSB_useHi_1" *)
  (* src = "verilog/rocket_clean.sv:199449.9-199449.27" *)
  wire \copy2.div.divisorMSB_useHi_1 ;
  (* hdlname = "copy2 div divisorMSB_useHi_10" *)
  (* src = "verilog/rocket_clean.sv:199506.9-199506.28" *)
  wire \copy2.div.divisorMSB_useHi_10 ;
  (* hdlname = "copy2 div divisorMSB_useHi_11" *)
  (* src = "verilog/rocket_clean.sv:199515.9-199515.28" *)
  wire \copy2.div.divisorMSB_useHi_11 ;
  (* hdlname = "copy2 div divisorMSB_useHi_12" *)
  (* src = "verilog/rocket_clean.sv:199526.9-199526.28" *)
  wire \copy2.div.divisorMSB_useHi_12 ;
  (* hdlname = "copy2 div divisorMSB_useHi_13" *)
  (* src = "verilog/rocket_clean.sv:199529.9-199529.28" *)
  wire \copy2.div.divisorMSB_useHi_13 ;
  (* hdlname = "copy2 div divisorMSB_useHi_14" *)
  (* src = "verilog/rocket_clean.sv:199538.9-199538.28" *)
  wire \copy2.div.divisorMSB_useHi_14 ;
  (* hdlname = "copy2 div divisorMSB_useHi_2" *)
  (* src = "verilog/rocket_clean.sv:199452.9-199452.27" *)
  wire \copy2.div.divisorMSB_useHi_2 ;
  (* hdlname = "copy2 div divisorMSB_useHi_3" *)
  (* src = "verilog/rocket_clean.sv:199455.9-199455.27" *)
  wire \copy2.div.divisorMSB_useHi_3 ;
  (* hdlname = "copy2 div divisorMSB_useHi_4" *)
  (* src = "verilog/rocket_clean.sv:199464.9-199464.27" *)
  wire \copy2.div.divisorMSB_useHi_4 ;
  (* hdlname = "copy2 div divisorMSB_useHi_5" *)
  (* src = "verilog/rocket_clean.sv:199475.9-199475.27" *)
  wire \copy2.div.divisorMSB_useHi_5 ;
  (* hdlname = "copy2 div divisorMSB_useHi_6" *)
  (* src = "verilog/rocket_clean.sv:199478.9-199478.27" *)
  wire \copy2.div.divisorMSB_useHi_6 ;
  (* hdlname = "copy2 div divisorMSB_useHi_7" *)
  (* src = "verilog/rocket_clean.sv:199487.9-199487.27" *)
  wire \copy2.div.divisorMSB_useHi_7 ;
  (* hdlname = "copy2 div divisorMSB_useHi_8" *)
  (* src = "verilog/rocket_clean.sv:199500.9-199500.27" *)
  wire \copy2.div.divisorMSB_useHi_8 ;
  (* hdlname = "copy2 div divisorMSB_useHi_9" *)
  (* src = "verilog/rocket_clean.sv:199503.9-199503.27" *)
  wire \copy2.div.divisorMSB_useHi_9 ;
  (* hdlname = "copy2 div eOut" *)
  (* src = "verilog/rocket_clean.sv:199425.9-199425.13" *)
  wire \copy2.div.eOut ;
  (* hdlname = "copy2 div eOutMask" *)
  (* src = "verilog/rocket_clean.sv:199420.15-199420.23" *)
  wire [63:0] \copy2.div.eOutMask ;
  (* hdlname = "copy2 div eOutPos" *)
  (* src = "verilog/rocket_clean.sv:199659.14-199659.21" *)
  wire [5:0] \copy2.div.eOutPos ;
  (* hdlname = "copy2 div eOutRes" *)
  wire [63:0] \copy2.div.eOutRes ;
  (* hdlname = "copy2 div eOut_1" *)
  (* src = "verilog/rocket_clean.sv:199660.9-199660.15" *)
  wire \copy2.div.eOut_1 ;
  (* hdlname = "copy2 div hi" *)
  (* src = "verilog/rocket_clean.sv:199394.15-199394.17" *)
  wire [31:0] \copy2.div.hi ;
  (* hdlname = "copy2 div hiOut" *)
  (* src = "verilog/rocket_clean.sv:199673.15-199673.20" *)
  wire [31:0] \copy2.div.hiOut ;
  (* hdlname = "copy2 div hi_1" *)
  (* src = "verilog/rocket_clean.sv:199399.15-199399.19" *)
  wire [31:0] \copy2.div.hi_1 ;
  (* hdlname = "copy2 div io_kill" *)
  (* src = "verilog/rocket_clean.sv:199350.17-199350.24" *)
  wire \copy2.div.io_kill ;
  (* hdlname = "copy2 div io_req_bits_dw" *)
  (* src = "verilog/rocket_clean.sv:199346.17-199346.31" *)
  wire \copy2.div.io_req_bits_dw ;
  (* hdlname = "copy2 div io_req_bits_fn" *)
  (* src = "verilog/rocket_clean.sv:199345.17-199345.31" *)
  wire [3:0] \copy2.div.io_req_bits_fn ;
  (* hdlname = "copy2 div io_req_bits_in1" *)
  (* src = "verilog/rocket_clean.sv:199347.17-199347.32" *)
  wire [63:0] \copy2.div.io_req_bits_in1 ;
  (* hdlname = "copy2 div io_req_bits_in2" *)
  (* src = "verilog/rocket_clean.sv:199348.17-199348.32" *)
  wire [63:0] \copy2.div.io_req_bits_in2 ;
  (* hdlname = "copy2 div io_req_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:199349.17-199349.32" *)
  wire [4:0] \copy2.div.io_req_bits_tag ;
  (* hdlname = "copy2 div io_req_ready" *)
  (* src = "verilog/rocket_clean.sv:199343.17-199343.29" *)
  wire \copy2.div.io_req_ready ;
  (* hdlname = "copy2 div io_req_valid" *)
  (* src = "verilog/rocket_clean.sv:199344.17-199344.29" *)
  wire \copy2.div.io_req_valid ;
  (* hdlname = "copy2 div io_resp_bits_data" *)
  (* src = "verilog/rocket_clean.sv:199353.17-199353.34" *)
  wire [63:0] \copy2.div.io_resp_bits_data ;
  (* hdlname = "copy2 div io_resp_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:199354.17-199354.33" *)
  wire [4:0] \copy2.div.io_resp_bits_tag ;
  (* hdlname = "copy2 div io_resp_ready" *)
  (* src = "verilog/rocket_clean.sv:199351.17-199351.30" *)
  wire \copy2.div.io_resp_ready ;
  (* hdlname = "copy2 div io_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:199352.17-199352.30" *)
  wire \copy2.div.io_resp_valid ;
  (* hdlname = "copy2 div isHi" *)
  (* src = "verilog/rocket_clean.sv:199372.8-199372.12" *)
  reg \copy2.div.isHi ;
  (* hdlname = "copy2 div lhsSigned" *)
  (* src = "verilog/rocket_clean.sv:199387.9-199387.18" *)
  wire \copy2.div.lhsSigned ;
  (* hdlname = "copy2 div lhs_in" *)
  (* src = "verilog/rocket_clean.sv:199395.15-199395.21" *)
  wire [63:0] \copy2.div.lhs_in ;
  (* hdlname = "copy2 div lhs_sign" *)
  (* src = "verilog/rocket_clean.sv:199392.9-199392.17" *)
  wire \copy2.div.lhs_sign ;
  (* hdlname = "copy2 div loOut" *)
  (* src = "verilog/rocket_clean.sv:199671.15-199671.20" *)
  wire [31:0] \copy2.div.loOut ;
  (* hdlname = "copy2 div mplier" *)
  (* src = "verilog/rocket_clean.sv:199410.15-199410.21" *)
  wire [63:0] \copy2.div.mplier ;
  (* hdlname = "copy2 div mplierSign" *)
  (* src = "verilog/rocket_clean.sv:199409.9-199409.19" *)
  wire \copy2.div.mplierSign ;
  (* hdlname = "copy2 div mulReg" *)
  (* src = "verilog/rocket_clean.sv:199408.16-199408.22" *)
  wire [128:0] \copy2.div.mulReg ;
  (* hdlname = "copy2 div neg_out" *)
  (* src = "verilog/rocket_clean.sv:199371.8-199371.15" *)
  reg \copy2.div.neg_out ;
  (* hdlname = "copy2 div negated_remainder" *)
  wire [44:0] \copy2.div.negated_remainder ;
  (* hdlname = "copy2 div nextMplierSign" *)
  (* src = "verilog/rocket_clean.sv:199417.9-199417.23" *)
  wire \copy2.div.nextMplierSign ;
  (* hdlname = "copy2 div nextMulReg" *)
  wire [128:0] \copy2.div.nextMulReg ;
  (* hdlname = "copy2 div nextMulReg1" *)
  (* src = "verilog/rocket_clean.sv:199429.16-199429.27" *)
  wire [128:0] \copy2.div.nextMulReg1 ;
  (* hdlname = "copy2 div nextMulReg_hi" *)
  wire [72:0] \copy2.div.nextMulReg_hi ;
  (* hdlname = "copy2 div outMul" *)
  (* src = "verilog/rocket_clean.sv:199669.9-199669.15" *)
  wire \copy2.div.outMul ;
  (* hdlname = "copy2 div remainder" *)
  (* src = "verilog/rocket_clean.sv:199375.15-199375.24" *)
  reg [129:0] \copy2.div.remainder ;
  (* hdlname = "copy2 div req_dw" *)
  (* src = "verilog/rocket_clean.sv:199368.8-199368.14" *)
  reg \copy2.div.req_dw ;
  (* hdlname = "copy2 div req_tag" *)
  (* src = "verilog/rocket_clean.sv:199369.13-199369.20" *)
  reg [4:0] \copy2.div.req_tag ;
  (* hdlname = "copy2 div resHi" *)
  (* src = "verilog/rocket_clean.sv:199373.8-199373.13" *)
  reg \copy2.div.resHi ;
  (* hdlname = "copy2 div reset" *)
  (* src = "verilog/rocket_clean.sv:199342.17-199342.22" *)
  wire \copy2.div.reset ;
  (* hdlname = "copy2 div result" *)
  (* src = "verilog/rocket_clean.sv:199401.15-199401.21" *)
  wire [63:0] \copy2.div.result ;
  (* hdlname = "copy2 div rhsSigned" *)
  (* src = "verilog/rocket_clean.sv:199389.9-199389.18" *)
  wire \copy2.div.rhsSigned ;
  (* hdlname = "copy2 div rhs_sign" *)
  (* src = "verilog/rocket_clean.sv:199397.9-199397.17" *)
  wire \copy2.div.rhs_sign ;
  (* hdlname = "copy2 div state" *)
  (* src = "verilog/rocket_clean.sv:199367.13-199367.18" *)
  reg [2:0] \copy2.div.state ;
  (* hdlname = "copy2 div subtractor" *)
  (* src = "verilog/rocket_clean.sv:199400.15-199400.25" *)
  wire [64:0] \copy2.div.subtractor ;
  (* hdlname = "copy2 div unrolls_0" *)
  (* src = "verilog/rocket_clean.sv:199439.16-199439.25" *)
  wire [128:0] \copy2.div.unrolls_0 ;
  (* hdlname = "copy2 div unrolls_less" *)
  (* src = "verilog/rocket_clean.sv:199436.9-199436.21" *)
  wire \copy2.div.unrolls_less ;
  (* hdlname = "copy2 div_clock" *)
  (* src = "verilog/rocket_clean.sv:200337.9-200337.18" *)
  wire \copy2.div_clock ;
  (* hdlname = "copy2 div_io_kill" *)
  (* src = "verilog/rocket_clean.sv:200346.9-200346.20" *)
  wire \copy2.div_io_kill ;
  (* hdlname = "copy2 div_io_kill_REG" *)
  (* src = "verilog/rocket_clean.sv:201208.8-201208.23" *)
  reg \copy2.div_io_kill_REG ;
  (* hdlname = "copy2 div_io_req_bits_dw" *)
  (* src = "verilog/rocket_clean.sv:200342.9-200342.27" *)
  wire \copy2.div_io_req_bits_dw ;
  (* hdlname = "copy2 div_io_req_bits_fn" *)
  (* src = "verilog/rocket_clean.sv:200341.14-200341.32" *)
  wire [3:0] \copy2.div_io_req_bits_fn ;
  (* hdlname = "copy2 div_io_req_bits_in1" *)
  (* src = "verilog/rocket_clean.sv:200343.15-200343.34" *)
  wire [63:0] \copy2.div_io_req_bits_in1 ;
  (* hdlname = "copy2 div_io_req_bits_in2" *)
  (* src = "verilog/rocket_clean.sv:200344.15-200344.34" *)
  wire [63:0] \copy2.div_io_req_bits_in2 ;
  (* hdlname = "copy2 div_io_req_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:200345.14-200345.33" *)
  wire [4:0] \copy2.div_io_req_bits_tag ;
  (* hdlname = "copy2 div_io_req_ready" *)
  (* src = "verilog/rocket_clean.sv:200339.9-200339.25" *)
  wire \copy2.div_io_req_ready ;
  (* hdlname = "copy2 div_io_req_valid" *)
  (* src = "verilog/rocket_clean.sv:200340.9-200340.25" *)
  wire \copy2.div_io_req_valid ;
  (* hdlname = "copy2 div_io_resp_bits_data" *)
  (* src = "verilog/rocket_clean.sv:200349.15-200349.36" *)
  wire [63:0] \copy2.div_io_resp_bits_data ;
  (* hdlname = "copy2 div_io_resp_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:200350.14-200350.34" *)
  wire [4:0] \copy2.div_io_resp_bits_tag ;
  (* hdlname = "copy2 div_io_resp_ready" *)
  (* src = "verilog/rocket_clean.sv:200347.9-200347.26" *)
  wire \copy2.div_io_resp_ready ;
  (* hdlname = "copy2 div_io_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:200348.9-200348.26" *)
  wire \copy2.div_io_resp_valid ;
  (* hdlname = "copy2 div_reset" *)
  (* src = "verilog/rocket_clean.sv:200338.9-200338.18" *)
  wire \copy2.div_reset ;
  (* hdlname = "copy2 dmem_resp_replay" *)
  (* src = "verilog/rocket_clean.sv:201070.9-201070.25" *)
  wire \copy2.dmem_resp_replay ;
  (* hdlname = "copy2 dmem_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:201069.9-201069.24" *)
  wire \copy2.dmem_resp_valid ;
  (* hdlname = "copy2 dmem_resp_waddr" *)
  (* src = "verilog/rocket_clean.sv:201074.14-201074.29" *)
  wire [4:0] \copy2.dmem_resp_waddr ;
  (* hdlname = "copy2 dmem_resp_xpu" *)
  (* src = "verilog/rocket_clean.sv:201071.9-201071.22" *)
  wire \copy2.dmem_resp_xpu ;
  (* hdlname = "copy2 do_bypass" *)
  (* src = "verilog/rocket_clean.sv:201126.9-201126.18" *)
  wire \copy2.do_bypass ;
  (* hdlname = "copy2 do_bypass_1" *)
  (* src = "verilog/rocket_clean.sv:201142.9-201142.20" *)
  wire \copy2.do_bypass_1 ;
  (* hdlname = "copy2 ex_cannot_bypass" *)
  (* src = "verilog/rocket_clean.sv:201036.9-201036.25" *)
  wire \copy2.ex_cannot_bypass ;
  (* hdlname = "copy2 ex_ctrl_alu_dw" *)
  (* src = "verilog/rocket_clean.sv:200365.8-200365.22" *)
  reg \copy2.ex_ctrl_alu_dw ;
  (* hdlname = "copy2 ex_ctrl_alu_fn" *)
  (* src = "verilog/rocket_clean.sv:200366.13-200366.27" *)
  reg [3:0] \copy2.ex_ctrl_alu_fn ;
  (* hdlname = "copy2 ex_ctrl_branch" *)
  (* src = "verilog/rocket_clean.sv:200357.8-200357.22" *)
  reg \copy2.ex_ctrl_branch ;
  (* hdlname = "copy2 ex_ctrl_csr" *)
  (* src = "verilog/rocket_clean.sv:200374.13-200374.24" *)
  reg [2:0] \copy2.ex_ctrl_csr ;
  (* hdlname = "copy2 ex_ctrl_div" *)
  (* src = "verilog/rocket_clean.sv:200372.8-200372.19" *)
  reg \copy2.ex_ctrl_div ;
  (* hdlname = "copy2 ex_ctrl_fence_i" *)
  (* src = "verilog/rocket_clean.sv:200375.8-200375.23" *)
  reg \copy2.ex_ctrl_fence_i ;
  (* hdlname = "copy2 ex_ctrl_fp" *)
  (* src = "verilog/rocket_clean.sv:200356.8-200356.18" *)
  reg \copy2.ex_ctrl_fp ;
  (* hdlname = "copy2 ex_ctrl_jal" *)
  (* src = "verilog/rocket_clean.sv:200358.8-200358.19" *)
  reg \copy2.ex_ctrl_jal ;
  (* hdlname = "copy2 ex_ctrl_jalr" *)
  (* src = "verilog/rocket_clean.sv:200359.8-200359.20" *)
  reg \copy2.ex_ctrl_jalr ;
  (* hdlname = "copy2 ex_ctrl_mem" *)
  (* src = "verilog/rocket_clean.sv:200367.8-200367.19" *)
  reg \copy2.ex_ctrl_mem ;
  (* hdlname = "copy2 ex_ctrl_mem_cmd" *)
  (* src = "verilog/rocket_clean.sv:200368.13-200368.28" *)
  reg [4:0] \copy2.ex_ctrl_mem_cmd ;
  (* hdlname = "copy2 ex_ctrl_rxs2" *)
  (* src = "verilog/rocket_clean.sv:200360.8-200360.20" *)
  reg \copy2.ex_ctrl_rxs2 ;
  (* hdlname = "copy2 ex_ctrl_sel_alu1" *)
  (* src = "verilog/rocket_clean.sv:200363.13-200363.29" *)
  reg [1:0] \copy2.ex_ctrl_sel_alu1 ;
  (* hdlname = "copy2 ex_ctrl_sel_alu2" *)
  (* src = "verilog/rocket_clean.sv:200362.13-200362.29" *)
  reg [1:0] \copy2.ex_ctrl_sel_alu2 ;
  (* hdlname = "copy2 ex_ctrl_sel_imm" *)
  (* src = "verilog/rocket_clean.sv:200364.13-200364.28" *)
  reg [2:0] \copy2.ex_ctrl_sel_imm ;
  (* hdlname = "copy2 ex_ctrl_wfd" *)
  (* src = "verilog/rocket_clean.sv:200371.8-200371.19" *)
  reg \copy2.ex_ctrl_wfd ;
  (* hdlname = "copy2 ex_ctrl_wxd" *)
  (* src = "verilog/rocket_clean.sv:200373.8-200373.19" *)
  reg \copy2.ex_ctrl_wxd ;
  (* hdlname = "copy2 ex_dcache_tag" *)
  (* src = "verilog/rocket_clean.sv:201265.14-201265.27" *)
  wire [5:0] \copy2.ex_dcache_tag ;
  (* hdlname = "copy2 ex_imm" *)
  (* src = "verilog/rocket_clean.sv:201018.15-201018.21" *)
  wire [31:0] \copy2.ex_imm ;
  (* hdlname = "copy2 ex_imm_b0" *)
  (* src = "verilog/rocket_clean.sv:201012.9-201012.18" *)
  wire \copy2.ex_imm_b0 ;
  (* hdlname = "copy2 ex_imm_b10_5" *)
  (* src = "verilog/rocket_clean.sv:201005.14-201005.26" *)
  wire [5:0] \copy2.ex_imm_b10_5 ;
  (* hdlname = "copy2 ex_imm_b4_1" *)
  (* src = "verilog/rocket_clean.sv:201009.14-201009.25" *)
  wire [3:0] \copy2.ex_imm_b4_1 ;
  (* hdlname = "copy2 ex_imm_hi_hi_hi" *)
  (* src = "verilog/rocket_clean.sv:201017.9-201017.24" *)
  wire \copy2.ex_imm_hi_hi_hi ;
  (* hdlname = "copy2 ex_imm_hi_hi_lo" *)
  (* src = "verilog/rocket_clean.sv:201016.15-201016.30" *)
  wire [10:0] \copy2.ex_imm_hi_hi_lo ;
  (* hdlname = "copy2 ex_imm_hi_lo_hi" *)
  (* src = "verilog/rocket_clean.sv:201014.14-201014.29" *)
  wire [7:0] \copy2.ex_imm_hi_lo_hi ;
  (* hdlname = "copy2 ex_imm_hi_lo_lo" *)
  (* src = "verilog/rocket_clean.sv:201013.9-201013.24" *)
  wire \copy2.ex_imm_hi_lo_lo ;
  (* hdlname = "copy2 ex_imm_sign" *)
  (* src = "verilog/rocket_clean.sv:200995.9-200995.20" *)
  wire \copy2.ex_imm_sign ;
  (* hdlname = "copy2 ex_pc_valid" *)
  (* src = "verilog/rocket_clean.sv:200453.9-200453.20" *)
  wire \copy2.ex_pc_valid ;
  (* hdlname = "copy2 ex_reg_btb_resp_bht_history" *)
  (* src = "verilog/rocket_clean.sv:200403.13-200403.40" *)
  reg [7:0] \copy2.ex_reg_btb_resp_bht_history ;
  (* hdlname = "copy2 ex_reg_btb_resp_entry" *)
  (* src = "verilog/rocket_clean.sv:200402.13-200402.34" *)
  reg [4:0] \copy2.ex_reg_btb_resp_entry ;
  (* hdlname = "copy2 ex_reg_cause" *)
  (* src = "verilog/rocket_clean.sv:200407.14-200407.26" *)
  reg [63:0] \copy2.ex_reg_cause ;
  (* hdlname = "copy2 ex_reg_flush_pipe" *)
  (* src = "verilog/rocket_clean.sv:200405.8-200405.25" *)
  reg \copy2.ex_reg_flush_pipe ;
  (* hdlname = "copy2 ex_reg_inst" *)
  (* src = "verilog/rocket_clean.sv:200411.14-200411.25" *)
  reg [31:0] \copy2.ex_reg_inst ;
  (* hdlname = "copy2 ex_reg_load_use" *)
  (* src = "verilog/rocket_clean.sv:200406.8-200406.23" *)
  reg \copy2.ex_reg_load_use ;
  (* hdlname = "copy2 ex_reg_mem_size" *)
  (* src = "verilog/rocket_clean.sv:200410.13-200410.28" *)
  reg [1:0] \copy2.ex_reg_mem_size ;
  (* hdlname = "copy2 ex_reg_pc" *)
  (* src = "verilog/rocket_clean.sv:200409.14-200409.23" *)
  reg [39:0] \copy2.ex_reg_pc ;
  (* hdlname = "copy2 ex_reg_replay" *)
  (* src = "verilog/rocket_clean.sv:200408.8-200408.21" *)
  reg \copy2.ex_reg_replay ;
  (* hdlname = "copy2 ex_reg_rs_bypass_0" *)
  (* src = "verilog/rocket_clean.sv:200978.8-200978.26" *)
  reg \copy2.ex_reg_rs_bypass_0 ;
  (* hdlname = "copy2 ex_reg_rs_bypass_1" *)
  (* src = "verilog/rocket_clean.sv:200979.8-200979.26" *)
  reg \copy2.ex_reg_rs_bypass_1 ;
  (* hdlname = "copy2 ex_reg_rs_lsb_0" *)
  (* src = "verilog/rocket_clean.sv:200980.13-200980.28" *)
  reg [1:0] \copy2.ex_reg_rs_lsb_0 ;
  (* hdlname = "copy2 ex_reg_rs_lsb_1" *)
  (* src = "verilog/rocket_clean.sv:200981.13-200981.28" *)
  reg [1:0] \copy2.ex_reg_rs_lsb_1 ;
  (* hdlname = "copy2 ex_reg_rs_msb_0" *)
  (* src = "verilog/rocket_clean.sv:200982.14-200982.29" *)
  reg [61:0] \copy2.ex_reg_rs_msb_0 ;
  (* hdlname = "copy2 ex_reg_rs_msb_1" *)
  (* src = "verilog/rocket_clean.sv:200983.14-200983.29" *)
  reg [61:0] \copy2.ex_reg_rs_msb_1 ;
  (* hdlname = "copy2 ex_reg_valid" *)
  (* src = "verilog/rocket_clean.sv:200401.8-200401.20" *)
  reg \copy2.ex_reg_valid ;
  (* hdlname = "copy2 ex_reg_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200404.8-200404.19" *)
  reg \copy2.ex_reg_xcpt ;
  (* hdlname = "copy2 ex_reg_xcpt_interrupt" *)
  (* src = "verilog/rocket_clean.sv:200400.8-200400.29" *)
  reg \copy2.ex_reg_xcpt_interrupt ;
  (* hdlname = "copy2 ex_rs_1" *)
  (* src = "verilog/rocket_clean.sv:200992.15-200992.22" *)
  wire [63:0] \copy2.ex_rs_1 ;
  (* hdlname = "copy2 ex_sfence" *)
  (* src = "verilog/rocket_clean.sv:201157.9-201157.18" *)
  wire \copy2.ex_sfence ;
  (* hdlname = "copy2 ex_slow_bypass" *)
  (* src = "verilog/rocket_clean.sv:201156.9-201156.23" *)
  wire \copy2.ex_slow_bypass ;
  (* hdlname = "copy2 ex_waddr" *)
  (* src = "verilog/rocket_clean.sv:200964.14-200964.22" *)
  wire [4:0] \copy2.ex_waddr ;
  (* hdlname = "copy2 ex_xcpt" *)
  (* src = "verilog/rocket_clean.sv:201158.9-201158.16" *)
  wire \copy2.ex_xcpt ;
  (* hdlname = "copy2 fp_data_hazard_ex" *)
  (* src = "verilog/rocket_clean.sv:201040.9-201040.26" *)
  wire \copy2.fp_data_hazard_ex ;
  (* hdlname = "copy2 fp_data_hazard_mem" *)
  (* src = "verilog/rocket_clean.sv:201052.9-201052.27" *)
  wire \copy2.fp_data_hazard_mem ;
  (* hdlname = "copy2 fp_data_hazard_wb" *)
  (* src = "verilog/rocket_clean.sv:201064.9-201064.26" *)
  wire \copy2.fp_data_hazard_wb ;
  (* hdlname = "copy2 fpu_kill_mem" *)
  (* src = "verilog/rocket_clean.sv:201205.9-201205.21" *)
  wire \copy2.fpu_kill_mem ;
  (* hdlname = "copy2 ibuf _GEN_0" *)
  (* src = "verilog/rocket_clean.sv:196832.16-196832.22" *)
  wire [190:0] \copy2.ibuf._GEN_0 ;
  (* hdlname = "copy2 ibuf _GEN_1" *)
  (* src = "verilog/rocket_clean.sv:196827.14-196827.20" *)
  wire [1:0] \copy2.ibuf._GEN_1 ;
  (* hdlname = "copy2 ibuf _icData_T_1" *)
  (* src = "verilog/rocket_clean.sv:196829.15-196829.26" *)
  wire [63:0] \copy2.ibuf._icData_T_1 ;
  (* hdlname = "copy2 ibuf _icData_T_2" *)
  (* src = "verilog/rocket_clean.sv:196831.14-196831.25" *)
  wire [5:0] \copy2.ibuf._icData_T_2 ;
  (* hdlname = "copy2 ibuf _icData_T_3" *)
  wire [159:0] \copy2.ibuf._icData_T_3 ;
  (* hdlname = "copy2 ibuf _ic_replay_T_1" *)
  (* src = "verilog/rocket_clean.sv:196837.14-196837.28" *)
  wire [1:0] \copy2.ibuf._ic_replay_T_1 ;
  (* hdlname = "copy2 ibuf _io_imem_ready_T_4" *)
  (* src = "verilog/rocket_clean.sv:196828.14-196828.32" *)
  wire [1:0] \copy2.ibuf._io_imem_ready_T_4 ;
  (* hdlname = "copy2 ibuf _nValid_T" *)
  wire \copy2.ibuf._nValid_T ;
  (* hdlname = "copy2 ibuf _nValid_T_1" *)
  wire \copy2.ibuf._nValid_T_1 ;
  (* hdlname = "copy2 ibuf _valid_T" *)
  wire \copy2.ibuf._valid_T ;
  (* hdlname = "copy2 ibuf _valid_T_2" *)
  (* src = "verilog/rocket_clean.sv:196835.14-196835.24" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \copy2.ibuf._valid_T_2 ;
  (* hdlname = "copy2 ibuf exp io_in" *)
  (* src = "verilog/rocket_clean.sv:196778.17-196778.22" *)
  wire [31:0] \copy2.ibuf.exp.io_in ;
  (* hdlname = "copy2 ibuf exp io_out_bits" *)
  (* src = "verilog/rocket_clean.sv:196779.17-196779.28" *)
  wire [31:0] \copy2.ibuf.exp.io_out_bits ;
  (* hdlname = "copy2 ibuf exp io_out_rd" *)
  (* src = "verilog/rocket_clean.sv:196780.17-196780.26" *)
  wire [4:0] \copy2.ibuf.exp.io_out_rd ;
  (* hdlname = "copy2 ibuf exp io_out_rs1" *)
  (* src = "verilog/rocket_clean.sv:196781.17-196781.27" *)
  wire [4:0] \copy2.ibuf.exp.io_out_rs1 ;
  (* hdlname = "copy2 ibuf exp io_out_rs2" *)
  (* src = "verilog/rocket_clean.sv:196782.17-196782.27" *)
  wire [4:0] \copy2.ibuf.exp.io_out_rs2 ;
  (* hdlname = "copy2 ibuf exp io_out_rs3" *)
  (* src = "verilog/rocket_clean.sv:196783.17-196783.27" *)
  wire [4:0] \copy2.ibuf.exp.io_out_rs3 ;
  (* hdlname = "copy2 ibuf exp_io_in" *)
  (* src = "verilog/rocket_clean.sv:196816.15-196816.24" *)
  wire [31:0] \copy2.ibuf.exp_io_in ;
  (* hdlname = "copy2 ibuf exp_io_out_bits" *)
  (* src = "verilog/rocket_clean.sv:196817.15-196817.30" *)
  wire [31:0] \copy2.ibuf.exp_io_out_bits ;
  (* hdlname = "copy2 ibuf exp_io_out_rd" *)
  (* src = "verilog/rocket_clean.sv:196818.14-196818.27" *)
  wire [4:0] \copy2.ibuf.exp_io_out_rd ;
  (* hdlname = "copy2 ibuf exp_io_out_rs1" *)
  (* src = "verilog/rocket_clean.sv:196819.14-196819.28" *)
  wire [4:0] \copy2.ibuf.exp_io_out_rs1 ;
  (* hdlname = "copy2 ibuf exp_io_out_rs2" *)
  (* src = "verilog/rocket_clean.sv:196820.14-196820.28" *)
  wire [4:0] \copy2.ibuf.exp_io_out_rs2 ;
  (* hdlname = "copy2 ibuf exp_io_out_rs3" *)
  (* src = "verilog/rocket_clean.sv:196821.14-196821.28" *)
  wire [4:0] \copy2.ibuf.exp_io_out_rs3 ;
  (* hdlname = "copy2 ibuf icData_data" *)
  (* src = "verilog/rocket_clean.sv:196830.16-196830.27" *)
  wire [127:0] \copy2.ibuf.icData_data ;
  (* hdlname = "copy2 ibuf ic_replay" *)
  (* src = "verilog/rocket_clean.sv:196838.14-196838.23" *)
  wire [1:0] \copy2.ibuf.ic_replay ;
  (* hdlname = "copy2 ibuf io_btb_resp_bht_history" *)
  (* src = "verilog/rocket_clean.sv:196803.17-196803.40" *)
  wire [7:0] \copy2.ibuf.io_btb_resp_bht_history ;
  (* hdlname = "copy2 ibuf io_btb_resp_entry" *)
  (* src = "verilog/rocket_clean.sv:196802.17-196802.34" *)
  wire [4:0] \copy2.ibuf.io_btb_resp_entry ;
  (* hdlname = "copy2 ibuf io_imem_bits_btb_bht_history" *)
  (* src = "verilog/rocket_clean.sv:196795.17-196795.45" *)
  wire [7:0] \copy2.ibuf.io_imem_bits_btb_bht_history ;
  (* hdlname = "copy2 ibuf io_imem_bits_btb_entry" *)
  (* src = "verilog/rocket_clean.sv:196794.17-196794.39" *)
  wire [4:0] \copy2.ibuf.io_imem_bits_btb_entry ;
  (* hdlname = "copy2 ibuf io_imem_bits_data" *)
  (* src = "verilog/rocket_clean.sv:196797.17-196797.34" *)
  wire [31:0] \copy2.ibuf.io_imem_bits_data ;
  (* hdlname = "copy2 ibuf io_imem_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:196796.17-196796.32" *)
  wire [39:0] \copy2.ibuf.io_imem_bits_pc ;
  (* hdlname = "copy2 ibuf io_imem_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:196800.17-196800.36" *)
  wire \copy2.ibuf.io_imem_bits_replay ;
  (* hdlname = "copy2 ibuf io_imem_bits_xcpt_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:196799.17-196799.42" *)
  wire \copy2.ibuf.io_imem_bits_xcpt_ae_inst ;
  (* hdlname = "copy2 ibuf io_imem_bits_xcpt_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:196798.17-196798.42" *)
  wire \copy2.ibuf.io_imem_bits_xcpt_pf_inst ;
  (* hdlname = "copy2 ibuf io_imem_ready" *)
  (* src = "verilog/rocket_clean.sv:196792.17-196792.30" *)
  wire \copy2.ibuf.io_imem_ready ;
  (* hdlname = "copy2 ibuf io_imem_valid" *)
  (* src = "verilog/rocket_clean.sv:196793.17-196793.30" *)
  wire \copy2.ibuf.io_imem_valid ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_inst_bits" *)
  (* src = "verilog/rocket_clean.sv:196809.17-196809.41" *)
  wire [31:0] \copy2.ibuf.io_inst_0_bits_inst_bits ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_inst_rd" *)
  (* src = "verilog/rocket_clean.sv:196810.17-196810.39" *)
  wire [4:0] \copy2.ibuf.io_inst_0_bits_inst_rd ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_inst_rs1" *)
  (* src = "verilog/rocket_clean.sv:196811.17-196811.40" *)
  wire [4:0] \copy2.ibuf.io_inst_0_bits_inst_rs1 ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_inst_rs2" *)
  (* src = "verilog/rocket_clean.sv:196812.17-196812.40" *)
  wire [4:0] \copy2.ibuf.io_inst_0_bits_inst_rs2 ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_inst_rs3" *)
  (* src = "verilog/rocket_clean.sv:196813.17-196813.40" *)
  wire [4:0] \copy2.ibuf.io_inst_0_bits_inst_rs3 ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_raw" *)
  (* src = "verilog/rocket_clean.sv:196814.17-196814.35" *)
  wire [31:0] \copy2.ibuf.io_inst_0_bits_raw ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:196808.17-196808.38" *)
  wire \copy2.ibuf.io_inst_0_bits_replay ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_xcpt0_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:196807.17-196807.45" *)
  wire \copy2.ibuf.io_inst_0_bits_xcpt0_ae_inst ;
  (* hdlname = "copy2 ibuf io_inst_0_bits_xcpt0_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:196806.17-196806.45" *)
  wire \copy2.ibuf.io_inst_0_bits_xcpt0_pf_inst ;
  (* hdlname = "copy2 ibuf io_inst_0_ready" *)
  (* src = "verilog/rocket_clean.sv:196804.17-196804.32" *)
  wire \copy2.ibuf.io_inst_0_ready ;
  (* hdlname = "copy2 ibuf io_inst_0_valid" *)
  (* src = "verilog/rocket_clean.sv:196805.17-196805.32" *)
  wire \copy2.ibuf.io_inst_0_valid ;
  (* hdlname = "copy2 ibuf io_pc" *)
  (* src = "verilog/rocket_clean.sv:196801.17-196801.22" *)
  wire [39:0] \copy2.ibuf.io_pc ;
  (* hdlname = "copy2 ibuf nIC" *)
  (* src = "verilog/rocket_clean.sv:196822.14-196822.17" *)
  wire [1:0] \copy2.ibuf.nIC ;
  (* hdlname = "copy2 ibuf nICReady" *)
  (* src = "verilog/rocket_clean.sv:196823.9-196823.17" *)
  wire \copy2.ibuf.nICReady ;
  (* hdlname = "copy2 ibuf nValid" *)
  wire \copy2.ibuf.nValid ;
  (* hdlname = "copy2 ibuf valid" *)
  (* src = "verilog/rocket_clean.sv:196836.9-196836.14" *)
  wire \copy2.ibuf.valid ;
  (* hdlname = "copy2 ibuf_io_btb_resp_bht_history" *)
  (* src = "verilog/rocket_clean.sv:200141.14-200141.42" *)
  wire [7:0] \copy2.ibuf_io_btb_resp_bht_history ;
  (* hdlname = "copy2 ibuf_io_btb_resp_entry" *)
  (* src = "verilog/rocket_clean.sv:200140.14-200140.36" *)
  wire [4:0] \copy2.ibuf_io_btb_resp_entry ;
  (* hdlname = "copy2 ibuf_io_imem_bits_btb_bht_history" *)
  (* src = "verilog/rocket_clean.sv:200133.14-200133.47" *)
  wire [7:0] \copy2.ibuf_io_imem_bits_btb_bht_history ;
  (* hdlname = "copy2 ibuf_io_imem_bits_btb_entry" *)
  (* src = "verilog/rocket_clean.sv:200132.14-200132.41" *)
  wire [4:0] \copy2.ibuf_io_imem_bits_btb_entry ;
  (* hdlname = "copy2 ibuf_io_imem_bits_data" *)
  (* src = "verilog/rocket_clean.sv:200135.15-200135.37" *)
  wire [31:0] \copy2.ibuf_io_imem_bits_data ;
  (* hdlname = "copy2 ibuf_io_imem_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:200134.15-200134.35" *)
  wire [39:0] \copy2.ibuf_io_imem_bits_pc ;
  (* hdlname = "copy2 ibuf_io_imem_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:200138.9-200138.33" *)
  wire \copy2.ibuf_io_imem_bits_replay ;
  (* hdlname = "copy2 ibuf_io_imem_bits_xcpt_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:200137.9-200137.39" *)
  wire \copy2.ibuf_io_imem_bits_xcpt_ae_inst ;
  (* hdlname = "copy2 ibuf_io_imem_bits_xcpt_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:200136.9-200136.39" *)
  wire \copy2.ibuf_io_imem_bits_xcpt_pf_inst ;
  (* hdlname = "copy2 ibuf_io_imem_ready" *)
  (* src = "verilog/rocket_clean.sv:200130.9-200130.27" *)
  wire \copy2.ibuf_io_imem_ready ;
  (* hdlname = "copy2 ibuf_io_imem_valid" *)
  (* src = "verilog/rocket_clean.sv:200131.9-200131.27" *)
  wire \copy2.ibuf_io_imem_valid ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_inst_bits" *)
  (* src = "verilog/rocket_clean.sv:200147.15-200147.44" *)
  wire [31:0] \copy2.ibuf_io_inst_0_bits_inst_bits ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_inst_rd" *)
  (* src = "verilog/rocket_clean.sv:200148.14-200148.41" *)
  wire [4:0] \copy2.ibuf_io_inst_0_bits_inst_rd ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_inst_rs1" *)
  (* src = "verilog/rocket_clean.sv:200149.14-200149.42" *)
  wire [4:0] \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_inst_rs2" *)
  (* src = "verilog/rocket_clean.sv:200150.14-200150.42" *)
  wire [4:0] \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_inst_rs3" *)
  (* src = "verilog/rocket_clean.sv:200151.14-200151.42" *)
  wire [4:0] \copy2.ibuf_io_inst_0_bits_inst_rs3 ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_raw" *)
  (* src = "verilog/rocket_clean.sv:200152.15-200152.38" *)
  wire [31:0] \copy2.ibuf_io_inst_0_bits_raw ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:200146.9-200146.35" *)
  wire \copy2.ibuf_io_inst_0_bits_replay ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_xcpt0_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:200145.9-200145.42" *)
  wire \copy2.ibuf_io_inst_0_bits_xcpt0_ae_inst ;
  (* hdlname = "copy2 ibuf_io_inst_0_bits_xcpt0_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:200144.9-200144.42" *)
  wire \copy2.ibuf_io_inst_0_bits_xcpt0_pf_inst ;
  (* hdlname = "copy2 ibuf_io_inst_0_ready" *)
  (* src = "verilog/rocket_clean.sv:200142.9-200142.29" *)
  wire \copy2.ibuf_io_inst_0_ready ;
  (* hdlname = "copy2 ibuf_io_inst_0_valid" *)
  (* src = "verilog/rocket_clean.sv:200143.9-200143.29" *)
  wire \copy2.ibuf_io_inst_0_valid ;
  (* hdlname = "copy2 ibuf_io_pc" *)
  (* src = "verilog/rocket_clean.sv:200139.15-200139.25" *)
  wire [39:0] \copy2.ibuf_io_pc ;
  (* hdlname = "copy2 id_amo_aq" *)
  (* src = "verilog/rocket_clean.sv:200950.9-200950.18" *)
  wire \copy2.id_amo_aq ;
  (* hdlname = "copy2 id_amo_rl" *)
  (* src = "verilog/rocket_clean.sv:200951.9-200951.18" *)
  wire \copy2.id_amo_rl ;
  (* hdlname = "copy2 id_bypass_src_0_0" *)
  (* src = "verilog/rocket_clean.sv:200970.9-200970.26" *)
  wire \copy2.id_bypass_src_0_0 ;
  (* hdlname = "copy2 id_bypass_src_0_1" *)
  (* src = "verilog/rocket_clean.sv:200971.9-200971.26" *)
  wire \copy2.id_bypass_src_0_1 ;
  (* hdlname = "copy2 id_bypass_src_0_2" *)
  (* src = "verilog/rocket_clean.sv:200972.9-200972.26" *)
  wire \copy2.id_bypass_src_0_2 ;
  (* hdlname = "copy2 id_bypass_src_0_3" *)
  (* src = "verilog/rocket_clean.sv:200973.9-200973.26" *)
  wire \copy2.id_bypass_src_0_3 ;
  (* hdlname = "copy2 id_bypass_src_1_0" *)
  (* src = "verilog/rocket_clean.sv:200974.9-200974.26" *)
  wire \copy2.id_bypass_src_1_0 ;
  (* hdlname = "copy2 id_bypass_src_1_1" *)
  (* src = "verilog/rocket_clean.sv:200975.9-200975.26" *)
  wire \copy2.id_bypass_src_1_1 ;
  (* hdlname = "copy2 id_bypass_src_1_2" *)
  (* src = "verilog/rocket_clean.sv:200976.9-200976.26" *)
  wire \copy2.id_bypass_src_1_2 ;
  (* hdlname = "copy2 id_bypass_src_1_3" *)
  (* src = "verilog/rocket_clean.sv:200977.9-200977.26" *)
  wire \copy2.id_bypass_src_1_3 ;
  (* hdlname = "copy2 id_csr_en" *)
  (* src = "verilog/rocket_clean.sv:200931.9-200931.18" *)
  wire \copy2.id_csr_en ;
  (* hdlname = "copy2 id_csr_flush" *)
  (* src = "verilog/rocket_clean.sv:200935.9-200935.21" *)
  wire \copy2.id_csr_flush ;
  (* hdlname = "copy2 id_csr_ren" *)
  (* src = "verilog/rocket_clean.sv:200933.9-200933.19" *)
  wire \copy2.id_csr_ren ;
  (* hdlname = "copy2 id_ctrl_decoder_0" *)
  (* src = "verilog/rocket_clean.sv:200699.9-200699.26" *)
  wire \copy2.id_ctrl_decoder_0 ;
  (* hdlname = "copy2 id_ctrl_decoder_1" *)
  (* src = "verilog/rocket_clean.sv:200707.9-200707.26" *)
  wire \copy2.id_ctrl_decoder_1 ;
  (* hdlname = "copy2 id_ctrl_decoder_10" *)
  (* src = "verilog/rocket_clean.sv:200766.14-200766.32" *)
  wire [1:0] \copy2.id_ctrl_decoder_10 ;
  (* hdlname = "copy2 id_ctrl_decoder_11" *)
  (* src = "verilog/rocket_clean.sv:200779.14-200779.32" *)
  wire [2:0] \copy2.id_ctrl_decoder_11 ;
  (* hdlname = "copy2 id_ctrl_decoder_12" *)
  (* src = "verilog/rocket_clean.sv:200784.9-200784.27" *)
  wire \copy2.id_ctrl_decoder_12 ;
  (* hdlname = "copy2 id_ctrl_decoder_13" *)
  (* src = "verilog/rocket_clean.sv:200830.14-200830.32" *)
  wire [3:0] \copy2.id_ctrl_decoder_13 ;
  (* hdlname = "copy2 id_ctrl_decoder_14" *)
  (* src = "verilog/rocket_clean.sv:200840.9-200840.27" *)
  wire \copy2.id_ctrl_decoder_14 ;
  (* hdlname = "copy2 id_ctrl_decoder_15" *)
  (* src = "verilog/rocket_clean.sv:200864.14-200864.32" *)
  wire [4:0] \copy2.id_ctrl_decoder_15 ;
  (* hdlname = "copy2 id_ctrl_decoder_18" *)
  (* src = "verilog/rocket_clean.sv:200871.9-200871.27" *)
  wire \copy2.id_ctrl_decoder_18 ;
  (* hdlname = "copy2 id_ctrl_decoder_19" *)
  (* src = "verilog/rocket_clean.sv:200884.9-200884.27" *)
  wire \copy2.id_ctrl_decoder_19 ;
  (* hdlname = "copy2 id_ctrl_decoder_21" *)
  (* src = "verilog/rocket_clean.sv:200887.9-200887.27" *)
  wire \copy2.id_ctrl_decoder_21 ;
  (* hdlname = "copy2 id_ctrl_decoder_22" *)
  (* src = "verilog/rocket_clean.sv:200900.9-200900.27" *)
  wire \copy2.id_ctrl_decoder_22 ;
  (* hdlname = "copy2 id_ctrl_decoder_23" *)
  (* src = "verilog/rocket_clean.sv:200907.14-200907.32" *)
  wire [2:0] \copy2.id_ctrl_decoder_23 ;
  (* hdlname = "copy2 id_ctrl_decoder_24" *)
  (* src = "verilog/rocket_clean.sv:200909.9-200909.27" *)
  wire \copy2.id_ctrl_decoder_24 ;
  (* hdlname = "copy2 id_ctrl_decoder_25" *)
  (* src = "verilog/rocket_clean.sv:200910.9-200910.27" *)
  wire \copy2.id_ctrl_decoder_25 ;
  (* hdlname = "copy2 id_ctrl_decoder_26" *)
  (* src = "verilog/rocket_clean.sv:200912.9-200912.27" *)
  wire \copy2.id_ctrl_decoder_26 ;
  (* hdlname = "copy2 id_ctrl_decoder_27" *)
  (* src = "verilog/rocket_clean.sv:200919.9-200919.27" *)
  wire \copy2.id_ctrl_decoder_27 ;
  (* hdlname = "copy2 id_ctrl_decoder_3" *)
  (* src = "verilog/rocket_clean.sv:200709.9-200709.26" *)
  wire \copy2.id_ctrl_decoder_3 ;
  (* hdlname = "copy2 id_ctrl_decoder_4" *)
  (* src = "verilog/rocket_clean.sv:200711.9-200711.26" *)
  wire \copy2.id_ctrl_decoder_4 ;
  (* hdlname = "copy2 id_ctrl_decoder_5" *)
  (* src = "verilog/rocket_clean.sv:200713.9-200713.26" *)
  wire \copy2.id_ctrl_decoder_5 ;
  (* hdlname = "copy2 id_ctrl_decoder_6" *)
  (* src = "verilog/rocket_clean.sv:200722.9-200722.26" *)
  wire \copy2.id_ctrl_decoder_6 ;
  (* hdlname = "copy2 id_ctrl_decoder_7" *)
  (* src = "verilog/rocket_clean.sv:200734.9-200734.26" *)
  wire \copy2.id_ctrl_decoder_7 ;
  (* hdlname = "copy2 id_ctrl_decoder_9" *)
  (* src = "verilog/rocket_clean.sv:200755.14-200755.31" *)
  wire [1:0] \copy2.id_ctrl_decoder_9 ;
  (* hdlname = "copy2 id_do_fence_x9" *)
  (* src = "verilog/rocket_clean.sv:200956.9-200956.23" *)
  wire \copy2.id_do_fence_x9 ;
  (* hdlname = "copy2 id_ex_hazard" *)
  (* src = "verilog/rocket_clean.sv:201041.9-201041.21" *)
  wire \copy2.id_ex_hazard ;
  (* hdlname = "copy2 id_fence_next" *)
  (* src = "verilog/rocket_clean.sv:200953.9-200953.22" *)
  wire \copy2.id_fence_next ;
  (* hdlname = "copy2 id_fence_succ" *)
  (* src = "verilog/rocket_clean.sv:200952.14-200952.27" *)
  wire [3:0] \copy2.id_fence_succ ;
  (* hdlname = "copy2 id_illegal_insn" *)
  (* src = "verilog/rocket_clean.sv:200949.9-200949.24" *)
  wire \copy2.id_illegal_insn ;
  (* hdlname = "copy2 id_load_use" *)
  (* src = "verilog/rocket_clean.sv:201148.9-201148.20" *)
  wire \copy2.id_load_use ;
  (* hdlname = "copy2 id_mem_busy" *)
  (* src = "verilog/rocket_clean.sv:200954.9-200954.20" *)
  wire \copy2.id_mem_busy ;
  (* hdlname = "copy2 id_mem_hazard" *)
  (* src = "verilog/rocket_clean.sv:201053.9-201053.22" *)
  wire \copy2.id_mem_hazard ;
  (* hdlname = "copy2 id_raddr1" *)
  (* src = "verilog/rocket_clean.sv:200922.14-200922.23" *)
  wire [4:0] \copy2.id_raddr1 ;
  (* hdlname = "copy2 id_raddr2" *)
  (* src = "verilog/rocket_clean.sv:200921.14-200921.23" *)
  wire [4:0] \copy2.id_raddr2 ;
  (* hdlname = "copy2 id_raddr3" *)
  (* src = "verilog/rocket_clean.sv:200920.14-200920.23" *)
  wire [4:0] \copy2.id_raddr3 ;
  (* hdlname = "copy2 id_reg_fence" *)
  (* src = "verilog/rocket_clean.sv:200924.8-200924.20" *)
  reg \copy2.id_reg_fence ;
  (* hdlname = "copy2 id_reg_pause" *)
  (* src = "verilog/rocket_clean.sv:200354.8-200354.20" *)
  reg \copy2.id_reg_pause ;
  (* hdlname = "copy2 id_rs_0" *)
  (* src = "verilog/rocket_clean.sv:201141.15-201141.22" *)
  wire [63:0] \copy2.id_rs_0 ;
  (* hdlname = "copy2 id_rs_1" *)
  (* src = "verilog/rocket_clean.sv:201146.15-201146.22" *)
  wire [63:0] \copy2.id_rs_1 ;
  (* hdlname = "copy2 id_sboard_hazard" *)
  (* src = "verilog/rocket_clean.sv:201084.9-201084.25" *)
  wire \copy2.id_sboard_hazard ;
  (* hdlname = "copy2 id_stall_fpu" *)
  (* src = "verilog/rocket_clean.sv:201095.9-201095.21" *)
  wire \copy2.id_stall_fpu ;
  (* hdlname = "copy2 id_stall_fpu__r" *)
  (* src = "verilog/rocket_clean.sv:201090.14-201090.29" *)
  reg [31:0] \copy2.id_stall_fpu__r ;
  (* hdlname = "copy2 id_system_insn" *)
  (* src = "verilog/rocket_clean.sv:200932.9-200932.23" *)
  wire \copy2.id_system_insn ;
  (* hdlname = "copy2 id_waddr" *)
  (* src = "verilog/rocket_clean.sv:200923.14-200923.22" *)
  wire [4:0] \copy2.id_waddr ;
  (* hdlname = "copy2 id_wb_hazard" *)
  (* src = "verilog/rocket_clean.sv:201065.9-201065.21" *)
  wire \copy2.id_wb_hazard ;
  (* hdlname = "copy2 id_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200958.9-200958.16" *)
  wire \copy2.id_xcpt ;
  (* hdlname = "copy2 imem_might_request_reg" *)
  (* src = "verilog/rocket_clean.sv:200355.8-200355.30" *)
  reg \copy2.imem_might_request_reg ;
  (* hdlname = "copy2 inst" *)
  (* src = "verilog/rocket_clean.sv:201147.15-201147.19" *)
  wire [31:0] \copy2.inst ;
  (* hdlname = "copy2 io_dmem_ordered" *)
  (* src = "verilog/rocket_clean.sv:199919.17-199919.32" *)
  wire \copy2.io_dmem_ordered ;
  (* hdlname = "copy2 io_dmem_perf_grant" *)
  (* src = "verilog/rocket_clean.sv:199921.17-199921.35" *)
  wire \copy2.io_dmem_perf_grant ;
  (* hdlname = "copy2 io_dmem_perf_release" *)
  (* src = "verilog/rocket_clean.sv:199920.17-199920.37" *)
  wire \copy2.io_dmem_perf_release ;
  (* hdlname = "copy2 io_dmem_replay_next" *)
  (* src = "verilog/rocket_clean.sv:199912.17-199912.36" *)
  wire \copy2.io_dmem_replay_next ;
  (* hdlname = "copy2 io_dmem_req_bits_addr" *)
  (* src = "verilog/rocket_clean.sv:199895.17-199895.38" *)
  wire [39:0] \copy2.io_dmem_req_bits_addr ;
  (* hdlname = "copy2 io_dmem_req_bits_cmd" *)
  (* src = "verilog/rocket_clean.sv:199897.17-199897.37" *)
  wire [4:0] \copy2.io_dmem_req_bits_cmd ;
  (* hdlname = "copy2 io_dmem_req_bits_dprv" *)
  (* src = "verilog/rocket_clean.sv:199900.17-199900.38" *)
  wire [1:0] \copy2.io_dmem_req_bits_dprv ;
  (* hdlname = "copy2 io_dmem_req_bits_dv" *)
  (* src = "verilog/rocket_clean.sv:199901.17-199901.36" *)
  wire \copy2.io_dmem_req_bits_dv ;
  (* hdlname = "copy2 io_dmem_req_bits_signed" *)
  (* src = "verilog/rocket_clean.sv:199899.17-199899.40" *)
  wire \copy2.io_dmem_req_bits_signed ;
  (* hdlname = "copy2 io_dmem_req_bits_size" *)
  (* src = "verilog/rocket_clean.sv:199898.17-199898.38" *)
  wire [1:0] \copy2.io_dmem_req_bits_size ;
  (* hdlname = "copy2 io_dmem_req_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:199896.17-199896.37" *)
  wire [6:0] \copy2.io_dmem_req_bits_tag ;
  (* hdlname = "copy2 io_dmem_req_ready" *)
  (* src = "verilog/rocket_clean.sv:199893.17-199893.34" *)
  wire \copy2.io_dmem_req_ready ;
  (* hdlname = "copy2 io_dmem_req_valid" *)
  (* src = "verilog/rocket_clean.sv:199894.17-199894.34" *)
  wire \copy2.io_dmem_req_valid ;
  (* hdlname = "copy2 io_dmem_resp_bits_data" *)
  (* src = "verilog/rocket_clean.sv:199908.17-199908.39" *)
  wire [63:0] \copy2.io_dmem_resp_bits_data ;
  (* hdlname = "copy2 io_dmem_resp_bits_data_word_bypass" *)
  (* src = "verilog/rocket_clean.sv:199911.17-199911.51" *)
  wire [63:0] \copy2.io_dmem_resp_bits_data_word_bypass ;
  (* hdlname = "copy2 io_dmem_resp_bits_has_data" *)
  (* src = "verilog/rocket_clean.sv:199910.17-199910.43" *)
  wire \copy2.io_dmem_resp_bits_has_data ;
  (* hdlname = "copy2 io_dmem_resp_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:199909.17-199909.41" *)
  wire \copy2.io_dmem_resp_bits_replay ;
  (* hdlname = "copy2 io_dmem_resp_bits_size" *)
  (* src = "verilog/rocket_clean.sv:199907.17-199907.39" *)
  wire [1:0] \copy2.io_dmem_resp_bits_size ;
  (* hdlname = "copy2 io_dmem_resp_bits_tag" *)
  (* src = "verilog/rocket_clean.sv:199906.17-199906.38" *)
  wire [6:0] \copy2.io_dmem_resp_bits_tag ;
  (* hdlname = "copy2 io_dmem_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:199905.17-199905.35" *)
  wire \copy2.io_dmem_resp_valid ;
  (* hdlname = "copy2 io_dmem_s1_data_data" *)
  (* src = "verilog/rocket_clean.sv:199903.17-199903.37" *)
  wire [63:0] \copy2.io_dmem_s1_data_data ;
  (* hdlname = "copy2 io_dmem_s1_kill" *)
  (* src = "verilog/rocket_clean.sv:199902.17-199902.32" *)
  wire \copy2.io_dmem_s1_kill ;
  (* hdlname = "copy2 io_dmem_s2_nack" *)
  (* src = "verilog/rocket_clean.sv:199904.17-199904.32" *)
  wire \copy2.io_dmem_s2_nack ;
  (* hdlname = "copy2 io_dmem_s2_xcpt_ae_ld" *)
  (* src = "verilog/rocket_clean.sv:199917.17-199917.38" *)
  wire \copy2.io_dmem_s2_xcpt_ae_ld ;
  (* hdlname = "copy2 io_dmem_s2_xcpt_ae_st" *)
  (* src = "verilog/rocket_clean.sv:199918.17-199918.38" *)
  wire \copy2.io_dmem_s2_xcpt_ae_st ;
  (* hdlname = "copy2 io_dmem_s2_xcpt_ma_ld" *)
  (* src = "verilog/rocket_clean.sv:199913.17-199913.38" *)
  wire \copy2.io_dmem_s2_xcpt_ma_ld ;
  (* hdlname = "copy2 io_dmem_s2_xcpt_ma_st" *)
  (* src = "verilog/rocket_clean.sv:199914.17-199914.38" *)
  wire \copy2.io_dmem_s2_xcpt_ma_st ;
  (* hdlname = "copy2 io_dmem_s2_xcpt_pf_ld" *)
  (* src = "verilog/rocket_clean.sv:199915.17-199915.38" *)
  wire \copy2.io_dmem_s2_xcpt_pf_ld ;
  (* hdlname = "copy2 io_dmem_s2_xcpt_pf_st" *)
  (* src = "verilog/rocket_clean.sv:199916.17-199916.38" *)
  wire \copy2.io_dmem_s2_xcpt_pf_st ;
  (* hdlname = "copy2 io_fpu_dec_ren1" *)
  (* src = "verilog/rocket_clean.sv:200007.17-200007.32" *)
  wire \copy2.io_fpu_dec_ren1 ;
  (* hdlname = "copy2 io_fpu_dec_ren2" *)
  (* src = "verilog/rocket_clean.sv:200008.17-200008.32" *)
  wire \copy2.io_fpu_dec_ren2 ;
  (* hdlname = "copy2 io_fpu_dec_ren3" *)
  (* src = "verilog/rocket_clean.sv:200009.17-200009.32" *)
  wire \copy2.io_fpu_dec_ren3 ;
  (* hdlname = "copy2 io_fpu_dec_wen" *)
  (* src = "verilog/rocket_clean.sv:200006.17-200006.31" *)
  wire \copy2.io_fpu_dec_wen ;
  (* hdlname = "copy2 io_fpu_dmem_resp_data" *)
  (* src = "verilog/rocket_clean.sv:199999.17-199999.38" *)
  wire [63:0] \copy2.io_fpu_dmem_resp_data ;
  (* hdlname = "copy2 io_fpu_dmem_resp_tag" *)
  (* src = "verilog/rocket_clean.sv:199998.17-199998.37" *)
  wire [4:0] \copy2.io_fpu_dmem_resp_tag ;
  (* hdlname = "copy2 io_fpu_dmem_resp_type" *)
  (* src = "verilog/rocket_clean.sv:199997.17-199997.38" *)
  wire [2:0] \copy2.io_fpu_dmem_resp_type ;
  (* hdlname = "copy2 io_fpu_dmem_resp_val" *)
  (* src = "verilog/rocket_clean.sv:199996.17-199996.37" *)
  wire \copy2.io_fpu_dmem_resp_val ;
  (* hdlname = "copy2 io_fpu_fcsr_flags_bits" *)
  (* src = "verilog/rocket_clean.sv:199993.17-199993.39" *)
  wire [4:0] \copy2.io_fpu_fcsr_flags_bits ;
  (* hdlname = "copy2 io_fpu_fcsr_flags_valid" *)
  (* src = "verilog/rocket_clean.sv:199992.17-199992.40" *)
  wire \copy2.io_fpu_fcsr_flags_valid ;
  (* hdlname = "copy2 io_fpu_fcsr_rdy" *)
  (* src = "verilog/rocket_clean.sv:200001.17-200001.32" *)
  wire \copy2.io_fpu_fcsr_rdy ;
  (* hdlname = "copy2 io_fpu_fcsr_rm" *)
  (* src = "verilog/rocket_clean.sv:199991.17-199991.31" *)
  wire [2:0] \copy2.io_fpu_fcsr_rm ;
  (* hdlname = "copy2 io_fpu_fromint_data" *)
  (* src = "verilog/rocket_clean.sv:199990.17-199990.36" *)
  wire [63:0] \copy2.io_fpu_fromint_data ;
  (* hdlname = "copy2 io_fpu_illegal_rm" *)
  (* src = "verilog/rocket_clean.sv:200003.17-200003.34" *)
  wire \copy2.io_fpu_illegal_rm ;
  (* hdlname = "copy2 io_fpu_inst" *)
  (* src = "verilog/rocket_clean.sv:199989.17-199989.28" *)
  wire [31:0] \copy2.io_fpu_inst ;
  (* hdlname = "copy2 io_fpu_killm" *)
  (* src = "verilog/rocket_clean.sv:200005.17-200005.29" *)
  wire \copy2.io_fpu_killm ;
  (* hdlname = "copy2 io_fpu_killx" *)
  (* src = "verilog/rocket_clean.sv:200004.17-200004.29" *)
  wire \copy2.io_fpu_killx ;
  (* hdlname = "copy2 io_fpu_nack_mem" *)
  (* src = "verilog/rocket_clean.sv:200002.17-200002.32" *)
  wire \copy2.io_fpu_nack_mem ;
  (* hdlname = "copy2 io_fpu_sboard_clr" *)
  (* src = "verilog/rocket_clean.sv:200011.17-200011.34" *)
  wire \copy2.io_fpu_sboard_clr ;
  (* hdlname = "copy2 io_fpu_sboard_clra" *)
  (* src = "verilog/rocket_clean.sv:200012.17-200012.35" *)
  wire [4:0] \copy2.io_fpu_sboard_clra ;
  (* hdlname = "copy2 io_fpu_sboard_set" *)
  (* src = "verilog/rocket_clean.sv:200010.17-200010.34" *)
  wire \copy2.io_fpu_sboard_set ;
  (* hdlname = "copy2 io_fpu_store_data" *)
  (* src = "verilog/rocket_clean.sv:199994.17-199994.34" *)
  wire [63:0] \copy2.io_fpu_store_data ;
  (* hdlname = "copy2 io_fpu_toint_data" *)
  (* src = "verilog/rocket_clean.sv:199995.17-199995.34" *)
  wire [63:0] \copy2.io_fpu_toint_data ;
  (* hdlname = "copy2 io_fpu_valid" *)
  (* src = "verilog/rocket_clean.sv:200000.17-200000.29" *)
  wire \copy2.io_fpu_valid ;
  (* hdlname = "copy2 io_hartid" *)
  (* src = "verilog/rocket_clean.sv:199857.17-199857.26" *)
  wire \copy2.io_hartid ;
  (* hdlname = "copy2 io_imem_bht_update_bits_branch" *)
  (* src = "verilog/rocket_clean.sv:199889.17-199889.47" *)
  wire \copy2.io_imem_bht_update_bits_branch ;
  (* hdlname = "copy2 io_imem_bht_update_bits_mispredict" *)
  (* src = "verilog/rocket_clean.sv:199891.17-199891.51" *)
  wire \copy2.io_imem_bht_update_bits_mispredict ;
  (* hdlname = "copy2 io_imem_bht_update_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:199888.17-199888.43" *)
  wire [38:0] \copy2.io_imem_bht_update_bits_pc ;
  (* hdlname = "copy2 io_imem_bht_update_bits_prediction_history" *)
  (* src = "verilog/rocket_clean.sv:199887.17-199887.59" *)
  wire [7:0] \copy2.io_imem_bht_update_bits_prediction_history ;
  (* hdlname = "copy2 io_imem_bht_update_bits_taken" *)
  (* src = "verilog/rocket_clean.sv:199890.17-199890.46" *)
  wire \copy2.io_imem_bht_update_bits_taken ;
  (* hdlname = "copy2 io_imem_bht_update_valid" *)
  (* src = "verilog/rocket_clean.sv:199886.17-199886.41" *)
  wire \copy2.io_imem_bht_update_valid ;
  (* hdlname = "copy2 io_imem_btb_update_bits_br_pc" *)
  (* src = "verilog/rocket_clean.sv:199884.17-199884.46" *)
  wire [38:0] \copy2.io_imem_btb_update_bits_br_pc ;
  (* hdlname = "copy2 io_imem_btb_update_bits_cfiType" *)
  (* src = "verilog/rocket_clean.sv:199885.17-199885.48" *)
  wire [1:0] \copy2.io_imem_btb_update_bits_cfiType ;
  (* hdlname = "copy2 io_imem_btb_update_bits_isValid" *)
  (* src = "verilog/rocket_clean.sv:199883.17-199883.48" *)
  wire \copy2.io_imem_btb_update_bits_isValid ;
  (* hdlname = "copy2 io_imem_btb_update_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:199882.17-199882.43" *)
  wire [38:0] \copy2.io_imem_btb_update_bits_pc ;
  (* hdlname = "copy2 io_imem_btb_update_bits_prediction_entry" *)
  (* src = "verilog/rocket_clean.sv:199881.17-199881.57" *)
  wire [4:0] \copy2.io_imem_btb_update_bits_prediction_entry ;
  (* hdlname = "copy2 io_imem_btb_update_valid" *)
  (* src = "verilog/rocket_clean.sv:199880.17-199880.41" *)
  wire \copy2.io_imem_btb_update_valid ;
  (* hdlname = "copy2 io_imem_flush_icache" *)
  (* src = "verilog/rocket_clean.sv:199892.17-199892.37" *)
  wire \copy2.io_imem_flush_icache ;
  (* hdlname = "copy2 io_imem_might_request" *)
  (* src = "verilog/rocket_clean.sv:199863.17-199863.38" *)
  wire \copy2.io_imem_might_request ;
  (* hdlname = "copy2 io_imem_req_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:199865.17-199865.36" *)
  wire [39:0] \copy2.io_imem_req_bits_pc ;
  (* hdlname = "copy2 io_imem_req_bits_speculative" *)
  (* src = "verilog/rocket_clean.sv:199866.17-199866.45" *)
  wire \copy2.io_imem_req_bits_speculative ;
  (* hdlname = "copy2 io_imem_req_valid" *)
  (* src = "verilog/rocket_clean.sv:199864.17-199864.34" *)
  wire \copy2.io_imem_req_valid ;
  (* hdlname = "copy2 io_imem_resp_bits_btb_bht_history" *)
  (* src = "verilog/rocket_clean.sv:199874.17-199874.50" *)
  wire [7:0] \copy2.io_imem_resp_bits_btb_bht_history ;
  (* hdlname = "copy2 io_imem_resp_bits_btb_entry" *)
  (* src = "verilog/rocket_clean.sv:199873.17-199873.44" *)
  wire [4:0] \copy2.io_imem_resp_bits_btb_entry ;
  (* hdlname = "copy2 io_imem_resp_bits_data" *)
  (* src = "verilog/rocket_clean.sv:199876.17-199876.39" *)
  wire [31:0] \copy2.io_imem_resp_bits_data ;
  (* hdlname = "copy2 io_imem_resp_bits_pc" *)
  (* src = "verilog/rocket_clean.sv:199875.17-199875.37" *)
  wire [39:0] \copy2.io_imem_resp_bits_pc ;
  (* hdlname = "copy2 io_imem_resp_bits_replay" *)
  (* src = "verilog/rocket_clean.sv:199879.17-199879.41" *)
  wire \copy2.io_imem_resp_bits_replay ;
  (* hdlname = "copy2 io_imem_resp_bits_xcpt_ae_inst" *)
  (* src = "verilog/rocket_clean.sv:199878.17-199878.47" *)
  wire \copy2.io_imem_resp_bits_xcpt_ae_inst ;
  (* hdlname = "copy2 io_imem_resp_bits_xcpt_pf_inst" *)
  (* src = "verilog/rocket_clean.sv:199877.17-199877.47" *)
  wire \copy2.io_imem_resp_bits_xcpt_pf_inst ;
  (* hdlname = "copy2 io_imem_resp_ready" *)
  (* src = "verilog/rocket_clean.sv:199871.17-199871.35" *)
  wire \copy2.io_imem_resp_ready ;
  (* hdlname = "copy2 io_imem_resp_valid" *)
  (* src = "verilog/rocket_clean.sv:199872.17-199872.35" *)
  wire \copy2.io_imem_resp_valid ;
  (* hdlname = "copy2 io_imem_sfence_bits_addr" *)
  (* src = "verilog/rocket_clean.sv:199870.17-199870.41" *)
  wire [38:0] \copy2.io_imem_sfence_bits_addr ;
  (* hdlname = "copy2 io_imem_sfence_bits_rs1" *)
  (* src = "verilog/rocket_clean.sv:199868.17-199868.40" *)
  wire \copy2.io_imem_sfence_bits_rs1 ;
  (* hdlname = "copy2 io_imem_sfence_bits_rs2" *)
  (* src = "verilog/rocket_clean.sv:199869.17-199869.40" *)
  wire \copy2.io_imem_sfence_bits_rs2 ;
  (* hdlname = "copy2 io_imem_sfence_valid" *)
  (* src = "verilog/rocket_clean.sv:199867.17-199867.37" *)
  wire \copy2.io_imem_sfence_valid ;
  (* hdlname = "copy2 io_interrupts_debug" *)
  (* src = "verilog/rocket_clean.sv:199858.17-199858.36" *)
  wire \copy2.io_interrupts_debug ;
  (* hdlname = "copy2 io_interrupts_meip" *)
  (* src = "verilog/rocket_clean.sv:199861.17-199861.35" *)
  wire \copy2.io_interrupts_meip ;
  (* hdlname = "copy2 io_interrupts_msip" *)
  (* src = "verilog/rocket_clean.sv:199860.17-199860.35" *)
  wire \copy2.io_interrupts_msip ;
  (* hdlname = "copy2 io_interrupts_mtip" *)
  (* src = "verilog/rocket_clean.sv:199859.17-199859.35" *)
  wire \copy2.io_interrupts_mtip ;
  (* hdlname = "copy2 io_interrupts_seip" *)
  (* src = "verilog/rocket_clean.sv:199862.17-199862.35" *)
  wire \copy2.io_interrupts_seip ;
  (* hdlname = "copy2 io_ptw_customCSRs_csrs_0_value" *)
  (* src = "verilog/rocket_clean.sv:199988.17-199988.47" *)
  wire [63:0] \copy2.io_ptw_customCSRs_csrs_0_value ;
  (* hdlname = "copy2 io_ptw_pmp_0_addr" *)
  (* src = "verilog/rocket_clean.sv:199937.17-199937.34" *)
  wire [29:0] \copy2.io_ptw_pmp_0_addr ;
  (* hdlname = "copy2 io_ptw_pmp_0_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199933.17-199933.35" *)
  wire [1:0] \copy2.io_ptw_pmp_0_cfg_a ;
  (* hdlname = "copy2 io_ptw_pmp_0_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199932.17-199932.35" *)
  wire \copy2.io_ptw_pmp_0_cfg_l ;
  (* hdlname = "copy2 io_ptw_pmp_0_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199936.17-199936.35" *)
  wire \copy2.io_ptw_pmp_0_cfg_r ;
  (* hdlname = "copy2 io_ptw_pmp_0_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199935.17-199935.35" *)
  wire \copy2.io_ptw_pmp_0_cfg_w ;
  (* hdlname = "copy2 io_ptw_pmp_0_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199934.17-199934.35" *)
  wire \copy2.io_ptw_pmp_0_cfg_x ;
  (* hdlname = "copy2 io_ptw_pmp_0_mask" *)
  (* src = "verilog/rocket_clean.sv:199938.17-199938.34" *)
  wire [31:0] \copy2.io_ptw_pmp_0_mask ;
  (* hdlname = "copy2 io_ptw_pmp_1_addr" *)
  (* src = "verilog/rocket_clean.sv:199944.17-199944.34" *)
  wire [29:0] \copy2.io_ptw_pmp_1_addr ;
  (* hdlname = "copy2 io_ptw_pmp_1_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199940.17-199940.35" *)
  wire [1:0] \copy2.io_ptw_pmp_1_cfg_a ;
  (* hdlname = "copy2 io_ptw_pmp_1_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199939.17-199939.35" *)
  wire \copy2.io_ptw_pmp_1_cfg_l ;
  (* hdlname = "copy2 io_ptw_pmp_1_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199943.17-199943.35" *)
  wire \copy2.io_ptw_pmp_1_cfg_r ;
  (* hdlname = "copy2 io_ptw_pmp_1_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199942.17-199942.35" *)
  wire \copy2.io_ptw_pmp_1_cfg_w ;
  (* hdlname = "copy2 io_ptw_pmp_1_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199941.17-199941.35" *)
  wire \copy2.io_ptw_pmp_1_cfg_x ;
  (* hdlname = "copy2 io_ptw_pmp_1_mask" *)
  (* src = "verilog/rocket_clean.sv:199945.17-199945.34" *)
  wire [31:0] \copy2.io_ptw_pmp_1_mask ;
  (* hdlname = "copy2 io_ptw_pmp_2_addr" *)
  (* src = "verilog/rocket_clean.sv:199951.17-199951.34" *)
  wire [29:0] \copy2.io_ptw_pmp_2_addr ;
  (* hdlname = "copy2 io_ptw_pmp_2_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199947.17-199947.35" *)
  wire [1:0] \copy2.io_ptw_pmp_2_cfg_a ;
  (* hdlname = "copy2 io_ptw_pmp_2_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199946.17-199946.35" *)
  wire \copy2.io_ptw_pmp_2_cfg_l ;
  (* hdlname = "copy2 io_ptw_pmp_2_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199950.17-199950.35" *)
  wire \copy2.io_ptw_pmp_2_cfg_r ;
  (* hdlname = "copy2 io_ptw_pmp_2_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199949.17-199949.35" *)
  wire \copy2.io_ptw_pmp_2_cfg_w ;
  (* hdlname = "copy2 io_ptw_pmp_2_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199948.17-199948.35" *)
  wire \copy2.io_ptw_pmp_2_cfg_x ;
  (* hdlname = "copy2 io_ptw_pmp_2_mask" *)
  (* src = "verilog/rocket_clean.sv:199952.17-199952.34" *)
  wire [31:0] \copy2.io_ptw_pmp_2_mask ;
  (* hdlname = "copy2 io_ptw_pmp_3_addr" *)
  (* src = "verilog/rocket_clean.sv:199958.17-199958.34" *)
  wire [29:0] \copy2.io_ptw_pmp_3_addr ;
  (* hdlname = "copy2 io_ptw_pmp_3_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199954.17-199954.35" *)
  wire [1:0] \copy2.io_ptw_pmp_3_cfg_a ;
  (* hdlname = "copy2 io_ptw_pmp_3_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199953.17-199953.35" *)
  wire \copy2.io_ptw_pmp_3_cfg_l ;
  (* hdlname = "copy2 io_ptw_pmp_3_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199957.17-199957.35" *)
  wire \copy2.io_ptw_pmp_3_cfg_r ;
  (* hdlname = "copy2 io_ptw_pmp_3_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199956.17-199956.35" *)
  wire \copy2.io_ptw_pmp_3_cfg_w ;
  (* hdlname = "copy2 io_ptw_pmp_3_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199955.17-199955.35" *)
  wire \copy2.io_ptw_pmp_3_cfg_x ;
  (* hdlname = "copy2 io_ptw_pmp_3_mask" *)
  (* src = "verilog/rocket_clean.sv:199959.17-199959.34" *)
  wire [31:0] \copy2.io_ptw_pmp_3_mask ;
  (* hdlname = "copy2 io_ptw_pmp_4_addr" *)
  (* src = "verilog/rocket_clean.sv:199965.17-199965.34" *)
  wire [29:0] \copy2.io_ptw_pmp_4_addr ;
  (* hdlname = "copy2 io_ptw_pmp_4_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199961.17-199961.35" *)
  wire [1:0] \copy2.io_ptw_pmp_4_cfg_a ;
  (* hdlname = "copy2 io_ptw_pmp_4_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199960.17-199960.35" *)
  wire \copy2.io_ptw_pmp_4_cfg_l ;
  (* hdlname = "copy2 io_ptw_pmp_4_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199964.17-199964.35" *)
  wire \copy2.io_ptw_pmp_4_cfg_r ;
  (* hdlname = "copy2 io_ptw_pmp_4_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199963.17-199963.35" *)
  wire \copy2.io_ptw_pmp_4_cfg_w ;
  (* hdlname = "copy2 io_ptw_pmp_4_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199962.17-199962.35" *)
  wire \copy2.io_ptw_pmp_4_cfg_x ;
  (* hdlname = "copy2 io_ptw_pmp_4_mask" *)
  (* src = "verilog/rocket_clean.sv:199966.17-199966.34" *)
  wire [31:0] \copy2.io_ptw_pmp_4_mask ;
  (* hdlname = "copy2 io_ptw_pmp_5_addr" *)
  (* src = "verilog/rocket_clean.sv:199972.17-199972.34" *)
  wire [29:0] \copy2.io_ptw_pmp_5_addr ;
  (* hdlname = "copy2 io_ptw_pmp_5_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199968.17-199968.35" *)
  wire [1:0] \copy2.io_ptw_pmp_5_cfg_a ;
  (* hdlname = "copy2 io_ptw_pmp_5_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199967.17-199967.35" *)
  wire \copy2.io_ptw_pmp_5_cfg_l ;
  (* hdlname = "copy2 io_ptw_pmp_5_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199971.17-199971.35" *)
  wire \copy2.io_ptw_pmp_5_cfg_r ;
  (* hdlname = "copy2 io_ptw_pmp_5_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199970.17-199970.35" *)
  wire \copy2.io_ptw_pmp_5_cfg_w ;
  (* hdlname = "copy2 io_ptw_pmp_5_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199969.17-199969.35" *)
  wire \copy2.io_ptw_pmp_5_cfg_x ;
  (* hdlname = "copy2 io_ptw_pmp_5_mask" *)
  (* src = "verilog/rocket_clean.sv:199973.17-199973.34" *)
  wire [31:0] \copy2.io_ptw_pmp_5_mask ;
  (* hdlname = "copy2 io_ptw_pmp_6_addr" *)
  (* src = "verilog/rocket_clean.sv:199979.17-199979.34" *)
  wire [29:0] \copy2.io_ptw_pmp_6_addr ;
  (* hdlname = "copy2 io_ptw_pmp_6_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199975.17-199975.35" *)
  wire [1:0] \copy2.io_ptw_pmp_6_cfg_a ;
  (* hdlname = "copy2 io_ptw_pmp_6_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199974.17-199974.35" *)
  wire \copy2.io_ptw_pmp_6_cfg_l ;
  (* hdlname = "copy2 io_ptw_pmp_6_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199978.17-199978.35" *)
  wire \copy2.io_ptw_pmp_6_cfg_r ;
  (* hdlname = "copy2 io_ptw_pmp_6_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199977.17-199977.35" *)
  wire \copy2.io_ptw_pmp_6_cfg_w ;
  (* hdlname = "copy2 io_ptw_pmp_6_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199976.17-199976.35" *)
  wire \copy2.io_ptw_pmp_6_cfg_x ;
  (* hdlname = "copy2 io_ptw_pmp_6_mask" *)
  (* src = "verilog/rocket_clean.sv:199980.17-199980.34" *)
  wire [31:0] \copy2.io_ptw_pmp_6_mask ;
  (* hdlname = "copy2 io_ptw_pmp_7_addr" *)
  (* src = "verilog/rocket_clean.sv:199986.17-199986.34" *)
  wire [29:0] \copy2.io_ptw_pmp_7_addr ;
  (* hdlname = "copy2 io_ptw_pmp_7_cfg_a" *)
  (* src = "verilog/rocket_clean.sv:199982.17-199982.35" *)
  wire [1:0] \copy2.io_ptw_pmp_7_cfg_a ;
  (* hdlname = "copy2 io_ptw_pmp_7_cfg_l" *)
  (* src = "verilog/rocket_clean.sv:199981.17-199981.35" *)
  wire \copy2.io_ptw_pmp_7_cfg_l ;
  (* hdlname = "copy2 io_ptw_pmp_7_cfg_r" *)
  (* src = "verilog/rocket_clean.sv:199985.17-199985.35" *)
  wire \copy2.io_ptw_pmp_7_cfg_r ;
  (* hdlname = "copy2 io_ptw_pmp_7_cfg_w" *)
  (* src = "verilog/rocket_clean.sv:199984.17-199984.35" *)
  wire \copy2.io_ptw_pmp_7_cfg_w ;
  (* hdlname = "copy2 io_ptw_pmp_7_cfg_x" *)
  (* src = "verilog/rocket_clean.sv:199983.17-199983.35" *)
  wire \copy2.io_ptw_pmp_7_cfg_x ;
  (* hdlname = "copy2 io_ptw_pmp_7_mask" *)
  (* src = "verilog/rocket_clean.sv:199987.17-199987.34" *)
  wire [31:0] \copy2.io_ptw_pmp_7_mask ;
  (* hdlname = "copy2 io_ptw_ptbr_mode" *)
  (* src = "verilog/rocket_clean.sv:199922.17-199922.33" *)
  wire [3:0] \copy2.io_ptw_ptbr_mode ;
  (* hdlname = "copy2 io_ptw_ptbr_ppn" *)
  (* src = "verilog/rocket_clean.sv:199923.17-199923.32" *)
  wire [43:0] \copy2.io_ptw_ptbr_ppn ;
  (* hdlname = "copy2 io_ptw_sfence_bits_addr" *)
  (* src = "verilog/rocket_clean.sv:199927.17-199927.40" *)
  wire [38:0] \copy2.io_ptw_sfence_bits_addr ;
  (* hdlname = "copy2 io_ptw_sfence_bits_rs1" *)
  (* src = "verilog/rocket_clean.sv:199925.17-199925.39" *)
  wire \copy2.io_ptw_sfence_bits_rs1 ;
  (* hdlname = "copy2 io_ptw_sfence_bits_rs2" *)
  (* src = "verilog/rocket_clean.sv:199926.17-199926.39" *)
  wire \copy2.io_ptw_sfence_bits_rs2 ;
  (* hdlname = "copy2 io_ptw_sfence_valid" *)
  (* src = "verilog/rocket_clean.sv:199924.17-199924.36" *)
  wire \copy2.io_ptw_sfence_valid ;
  (* hdlname = "copy2 io_ptw_status_debug" *)
  (* src = "verilog/rocket_clean.sv:199928.17-199928.36" *)
  wire \copy2.io_ptw_status_debug ;
  (* hdlname = "copy2 io_ptw_status_mxr" *)
  (* src = "verilog/rocket_clean.sv:199930.17-199930.34" *)
  wire \copy2.io_ptw_status_mxr ;
  (* hdlname = "copy2 io_ptw_status_prv" *)
  (* src = "verilog/rocket_clean.sv:199929.17-199929.34" *)
  wire [1:0] \copy2.io_ptw_status_prv ;
  (* hdlname = "copy2 io_ptw_status_sum" *)
  (* src = "verilog/rocket_clean.sv:199931.17-199931.34" *)
  wire \copy2.io_ptw_status_sum ;
  (* hdlname = "copy2 io_retire" *)
  (* src = "verilog/rocket_clean.sv:200014.17-200014.26" *)
  wire \copy2.io_retire ;
  (* hdlname = "copy2 io_rs1_secret" *)
  (* src = "verilog/rocket_clean.sv:200015.17-200015.30" *)
  wire [63:0] \copy2.io_rs1_secret ;
  (* hdlname = "copy2 io_rs2_secret" *)
  (* src = "verilog/rocket_clean.sv:200016.17-200016.30" *)
  wire [63:0] \copy2.io_rs2_secret ;
  (* hdlname = "copy2 io_wfi" *)
  (* src = "verilog/rocket_clean.sv:200013.17-200013.23" *)
  wire \copy2.io_wfi ;
  (* hdlname = "copy2 killm_common" *)
  (* src = "verilog/rocket_clean.sv:201207.9-201207.21" *)
  wire \copy2.killm_common ;
  (* hdlname = "copy2 ll_waddr" *)
  (* src = "verilog/rocket_clean.sv:201075.14-201075.22" *)
  wire [4:0] \copy2.ll_waddr ;
  (* hdlname = "copy2 ll_wdata" *)
  (* src = "verilog/rocket_clean.sv:201135.15-201135.23" *)
  wire [63:0] \copy2.ll_wdata ;
  (* hdlname = "copy2 ll_wen" *)
  (* src = "verilog/rocket_clean.sv:201073.9-201073.15" *)
  wire \copy2.ll_wen ;
  (* hdlname = "copy2 ll_wen_x2" *)
  (* src = "verilog/rocket_clean.sv:201072.9-201072.18" *)
  wire \copy2.ll_wen_x2 ;
  (* hdlname = "copy2 mem_br_taken" *)
  (* src = "verilog/rocket_clean.sv:200430.8-200430.20" *)
  reg \copy2.mem_br_taken ;
  (* hdlname = "copy2 mem_br_target" *)
  (* src = "verilog/rocket_clean.sv:200476.15-200476.28" *)
  wire [39:0] \copy2.mem_br_target ;
  (* hdlname = "copy2 mem_br_target_b10_5" *)
  (* src = "verilog/rocket_clean.sv:200464.14-200464.33" *)
  wire [5:0] \copy2.mem_br_target_b10_5 ;
  (* hdlname = "copy2 mem_br_target_b4_1" *)
  (* src = "verilog/rocket_clean.sv:200465.14-200465.32" *)
  wire [3:0] \copy2.mem_br_target_b4_1 ;
  (* hdlname = "copy2 mem_br_target_hi_hi_hi" *)
  (* src = "verilog/rocket_clean.sv:200460.9-200460.31" *)
  wire \copy2.mem_br_target_hi_hi_hi ;
  (* hdlname = "copy2 mem_br_target_hi_hi_lo" *)
  (* src = "verilog/rocket_clean.sv:200461.15-200461.37" *)
  wire [10:0] \copy2.mem_br_target_hi_hi_lo ;
  (* hdlname = "copy2 mem_br_target_hi_lo_hi" *)
  (* src = "verilog/rocket_clean.sv:200462.14-200462.36" *)
  wire [7:0] \copy2.mem_br_target_hi_lo_hi ;
  (* hdlname = "copy2 mem_br_target_hi_lo_hi_1" *)
  (* src = "verilog/rocket_clean.sv:200468.14-200468.38" *)
  wire [7:0] \copy2.mem_br_target_hi_lo_hi_1 ;
  (* hdlname = "copy2 mem_br_target_hi_lo_lo" *)
  (* src = "verilog/rocket_clean.sv:200463.9-200463.31" *)
  wire \copy2.mem_br_target_hi_lo_lo ;
  (* hdlname = "copy2 mem_br_target_hi_lo_lo_1" *)
  (* src = "verilog/rocket_clean.sv:200469.9-200469.33" *)
  wire \copy2.mem_br_target_hi_lo_lo_1 ;
  (* hdlname = "copy2 mem_br_target_sign" *)
  (* src = "verilog/rocket_clean.sv:200459.9-200459.27" *)
  wire \copy2.mem_br_target_sign ;
  (* hdlname = "copy2 mem_breakpoint" *)
  (* src = "verilog/rocket_clean.sv:201195.9-201195.23" *)
  wire \copy2.mem_breakpoint ;
  (* hdlname = "copy2 mem_cannot_bypass" *)
  (* src = "verilog/rocket_clean.sv:201048.9-201048.26" *)
  wire \copy2.mem_cannot_bypass ;
  (* hdlname = "copy2 mem_cfi" *)
  (* src = "verilog/rocket_clean.sv:201163.9-201163.16" *)
  wire \copy2.mem_cfi ;
  (* hdlname = "copy2 mem_cfi_taken" *)
  (* src = "verilog/rocket_clean.sv:201164.9-201164.22" *)
  wire \copy2.mem_cfi_taken ;
  (* hdlname = "copy2 mem_ctrl_branch" *)
  (* src = "verilog/rocket_clean.sv:200377.8-200377.23" *)
  reg \copy2.mem_ctrl_branch ;
  (* hdlname = "copy2 mem_ctrl_csr" *)
  (* src = "verilog/rocket_clean.sv:200388.13-200388.25" *)
  reg [2:0] \copy2.mem_ctrl_csr ;
  (* hdlname = "copy2 mem_ctrl_div" *)
  (* src = "verilog/rocket_clean.sv:200386.8-200386.20" *)
  reg \copy2.mem_ctrl_div ;
  (* hdlname = "copy2 mem_ctrl_fence_i" *)
  (* src = "verilog/rocket_clean.sv:200389.8-200389.24" *)
  reg \copy2.mem_ctrl_fence_i ;
  (* hdlname = "copy2 mem_ctrl_fp" *)
  (* src = "verilog/rocket_clean.sv:200376.8-200376.19" *)
  reg \copy2.mem_ctrl_fp ;
  (* hdlname = "copy2 mem_ctrl_jal" *)
  (* src = "verilog/rocket_clean.sv:200378.8-200378.20" *)
  reg \copy2.mem_ctrl_jal ;
  (* hdlname = "copy2 mem_ctrl_jalr" *)
  (* src = "verilog/rocket_clean.sv:200379.8-200379.21" *)
  reg \copy2.mem_ctrl_jalr ;
  (* hdlname = "copy2 mem_ctrl_mem" *)
  (* src = "verilog/rocket_clean.sv:200382.8-200382.20" *)
  reg \copy2.mem_ctrl_mem ;
  (* hdlname = "copy2 mem_ctrl_wfd" *)
  (* src = "verilog/rocket_clean.sv:200385.8-200385.20" *)
  reg \copy2.mem_ctrl_wfd ;
  (* hdlname = "copy2 mem_ctrl_wxd" *)
  (* src = "verilog/rocket_clean.sv:200387.8-200387.20" *)
  reg \copy2.mem_ctrl_wxd ;
  (* hdlname = "copy2 mem_debug_breakpoint" *)
  (* src = "verilog/rocket_clean.sv:201196.9-201196.29" *)
  wire \copy2.mem_debug_breakpoint ;
  (* hdlname = "copy2 mem_int_wdata" *)
  (* src = "verilog/rocket_clean.sv:201161.15-201161.28" *)
  wire [63:0] \copy2.mem_int_wdata ;
  (* hdlname = "copy2 mem_ldst_cause" *)
  (* src = "verilog/rocket_clean.sv:201198.14-201198.28" *)
  wire [3:0] \copy2.mem_ldst_cause ;
  (* hdlname = "copy2 mem_ldst_xcpt" *)
  (* src = "verilog/rocket_clean.sv:201197.9-201197.22" *)
  wire \copy2.mem_ldst_xcpt ;
  (* hdlname = "copy2 mem_npc" *)
  (* src = "verilog/rocket_clean.sv:200478.15-200478.22" *)
  wire [39:0] \copy2.mem_npc ;
  (* hdlname = "copy2 mem_npc_misaligned" *)
  (* src = "verilog/rocket_clean.sv:201160.9-201160.27" *)
  wire \copy2.mem_npc_misaligned ;
  (* hdlname = "copy2 mem_pc_valid" *)
  (* src = "verilog/rocket_clean.sv:201159.9-201159.21" *)
  wire \copy2.mem_pc_valid ;
  (* hdlname = "copy2 mem_reg_btb_resp_bht_history" *)
  (* src = "verilog/rocket_clean.sv:200415.13-200415.41" *)
  reg [7:0] \copy2.mem_reg_btb_resp_bht_history ;
  (* hdlname = "copy2 mem_reg_btb_resp_entry" *)
  (* src = "verilog/rocket_clean.sv:200414.13-200414.35" *)
  reg [4:0] \copy2.mem_reg_btb_resp_entry ;
  (* hdlname = "copy2 mem_reg_cause" *)
  (* src = "verilog/rocket_clean.sv:200419.14-200419.27" *)
  reg [63:0] \copy2.mem_reg_cause ;
  (* hdlname = "copy2 mem_reg_flush_pipe" *)
  (* src = "verilog/rocket_clean.sv:200418.8-200418.26" *)
  reg \copy2.mem_reg_flush_pipe ;
  (* hdlname = "copy2 mem_reg_hls_or_dv" *)
  (* src = "verilog/rocket_clean.sv:200427.8-200427.25" *)
  reg \copy2.mem_reg_hls_or_dv ;
  (* hdlname = "copy2 mem_reg_inst" *)
  (* src = "verilog/rocket_clean.sv:200425.14-200425.26" *)
  reg [31:0] \copy2.mem_reg_inst ;
  (* hdlname = "copy2 mem_reg_load" *)
  (* src = "verilog/rocket_clean.sv:200421.8-200421.20" *)
  reg \copy2.mem_reg_load ;
  (* hdlname = "copy2 mem_reg_mem_size" *)
  (* src = "verilog/rocket_clean.sv:200426.13-200426.29" *)
  reg [1:0] \copy2.mem_reg_mem_size ;
  (* hdlname = "copy2 mem_reg_pc" *)
  (* src = "verilog/rocket_clean.sv:200424.14-200424.24" *)
  reg [39:0] \copy2.mem_reg_pc ;
  (* hdlname = "copy2 mem_reg_replay" *)
  (* src = "verilog/rocket_clean.sv:200417.8-200417.22" *)
  reg \copy2.mem_reg_replay ;
  (* hdlname = "copy2 mem_reg_rs2" *)
  (* src = "verilog/rocket_clean.sv:200429.14-200429.25" *)
  reg [63:0] \copy2.mem_reg_rs2 ;
  (* hdlname = "copy2 mem_reg_sfence" *)
  (* src = "verilog/rocket_clean.sv:200423.8-200423.22" *)
  reg \copy2.mem_reg_sfence ;
  (* hdlname = "copy2 mem_reg_slow_bypass" *)
  (* src = "verilog/rocket_clean.sv:200420.8-200420.27" *)
  reg \copy2.mem_reg_slow_bypass ;
  (* hdlname = "copy2 mem_reg_store" *)
  (* src = "verilog/rocket_clean.sv:200422.8-200422.21" *)
  reg \copy2.mem_reg_store ;
  (* hdlname = "copy2 mem_reg_valid" *)
  (* src = "verilog/rocket_clean.sv:200413.8-200413.21" *)
  reg \copy2.mem_reg_valid ;
  (* hdlname = "copy2 mem_reg_wdata" *)
  (* src = "verilog/rocket_clean.sv:200428.14-200428.27" *)
  reg [63:0] \copy2.mem_reg_wdata ;
  (* hdlname = "copy2 mem_reg_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200416.8-200416.20" *)
  reg \copy2.mem_reg_xcpt ;
  (* hdlname = "copy2 mem_reg_xcpt_interrupt" *)
  (* src = "verilog/rocket_clean.sv:200412.8-200412.30" *)
  reg \copy2.mem_reg_xcpt_interrupt ;
  (* hdlname = "copy2 mem_waddr" *)
  (* src = "verilog/rocket_clean.sv:200965.14-200965.23" *)
  wire [4:0] \copy2.mem_waddr ;
  (* hdlname = "copy2 mem_wrong_npc" *)
  (* src = "verilog/rocket_clean.sv:200480.9-200480.22" *)
  wire \copy2.mem_wrong_npc ;
  (* hdlname = "copy2 mem_xcpt" *)
  (* src = "verilog/rocket_clean.sv:201202.9-201202.17" *)
  wire \copy2.mem_xcpt ;
  (* hdlname = "copy2 msb" *)
  (* src = "verilog/rocket_clean.sv:200456.9-200456.12" *)
  wire \copy2.msb ;
  (* hdlname = "copy2 msb_1" *)
  (* src = "verilog/rocket_clean.sv:201229.9-201229.14" *)
  wire \copy2.msb_1 ;
  (* hdlname = "copy2 msb_2" *)
  (* src = "verilog/rocket_clean.sv:201267.9-201267.14" *)
  wire \copy2.msb_2 ;
  (* hdlname = "copy2 r" *)
  (* src = "verilog/rocket_clean.sv:201067.15-201067.16" *)
  wire [31:0] \copy2.r ;
  (* hdlname = "copy2 replay_ex" *)
  (* src = "verilog/rocket_clean.sv:201153.9-201153.18" *)
  wire \copy2.replay_ex ;
  (* hdlname = "copy2 replay_ex_load_use" *)
  (* src = "verilog/rocket_clean.sv:201152.9-201152.27" *)
  wire \copy2.replay_ex_load_use ;
  (* hdlname = "copy2 replay_ex_structural" *)
  (* src = "verilog/rocket_clean.sv:201151.9-201151.29" *)
  wire \copy2.replay_ex_structural ;
  (* hdlname = "copy2 replay_mem" *)
  (* src = "verilog/rocket_clean.sv:201206.9-201206.19" *)
  wire \copy2.replay_mem ;
  (* hdlname = "copy2 replay_wb_common" *)
  (* src = "verilog/rocket_clean.sv:200442.9-200442.25" *)
  wire \copy2.replay_wb_common ;
  (* hdlname = "copy2 reset" *)
  (* src = "verilog/rocket_clean.sv:199856.17-199856.22" *)
  wire \copy2.reset ;
  (* hdlname = "copy2 rf_MPORT_mask" *)
  (* src = "verilog/rocket_clean.sv:200162.9-200162.22" *)
  wire \copy2.rf_MPORT_mask ;
  (* hdlname = "copy2 rf_id_rs_MPORT_1_addr" *)
  (* src = "verilog/rocket_clean.sv:200158.14-200158.35" *)
  wire [4:0] \copy2.rf_id_rs_MPORT_1_addr ;
  (* hdlname = "copy2 rf_id_rs_MPORT_1_data" *)
  (* src = "verilog/rocket_clean.sv:200159.15-200159.36" *)
  wire [63:0] \copy2.rf_id_rs_MPORT_1_data ;
  (* hdlname = "copy2 rf_id_rs_MPORT_1_en" *)
  (* src = "verilog/rocket_clean.sv:200157.9-200157.28" *)
  wire \copy2.rf_id_rs_MPORT_1_en ;
  (* hdlname = "copy2 rf_id_rs_MPORT_addr" *)
  (* src = "verilog/rocket_clean.sv:200155.14-200155.33" *)
  wire [4:0] \copy2.rf_id_rs_MPORT_addr ;
  (* hdlname = "copy2 rf_id_rs_MPORT_data" *)
  (* src = "verilog/rocket_clean.sv:200156.15-200156.34" *)
  wire [63:0] \copy2.rf_id_rs_MPORT_data ;
  (* hdlname = "copy2 rf_id_rs_MPORT_en" *)
  (* src = "verilog/rocket_clean.sv:200154.9-200154.26" *)
  wire \copy2.rf_id_rs_MPORT_en ;
  (* hdlname = "copy2 rf_waddr" *)
  (* src = "verilog/rocket_clean.sv:201132.14-201132.22" *)
  wire [4:0] \copy2.rf_waddr ;
  (* hdlname = "copy2 rf_wdata" *)
  (* src = "verilog/rocket_clean.sv:201138.15-201138.23" *)
  wire [63:0] \copy2.rf_wdata ;
  (* hdlname = "copy2 rf_wen" *)
  (* src = "verilog/rocket_clean.sv:201131.9-201131.15" *)
  wire \copy2.rf_wen ;
  (* hdlname = "copy2 take_pc_mem" *)
  (* src = "verilog/rocket_clean.sv:200481.9-200481.20" *)
  wire \copy2.take_pc_mem ;
  (* hdlname = "copy2 take_pc_mem_wb" *)
  (* src = "verilog/rocket_clean.sv:200482.9-200482.23" *)
  wire \copy2.take_pc_mem_wb ;
  (* hdlname = "copy2 take_pc_wb" *)
  (* src = "verilog/rocket_clean.sv:200451.9-200451.19" *)
  wire \copy2.take_pc_wb ;
  (* hdlname = "copy2 tval_any_addr" *)
  (* src = "verilog/rocket_clean.sv:201224.9-201224.22" *)
  wire \copy2.tval_any_addr ;
  (* hdlname = "copy2 tval_dmem_addr" *)
  (* src = "verilog/rocket_clean.sv:201218.9-201218.23" *)
  wire \copy2.tval_dmem_addr ;
  (* hdlname = "copy2 tval_inst" *)
  (* src = "verilog/rocket_clean.sv:201225.9-201225.18" *)
  wire \copy2.tval_inst ;
  (* hdlname = "copy2 tval_valid" *)
  (* src = "verilog/rocket_clean.sv:201226.9-201226.19" *)
  wire \copy2.tval_valid ;
  (* hdlname = "copy2 unpause" *)
  (* src = "verilog/rocket_clean.sv:201268.9-201268.16" *)
  wire \copy2.unpause ;
  (* hdlname = "copy2 wb_ctrl_csr" *)
  (* src = "verilog/rocket_clean.sv:200398.13-200398.24" *)
  reg [2:0] \copy2.wb_ctrl_csr ;
  (* hdlname = "copy2 wb_ctrl_div" *)
  (* src = "verilog/rocket_clean.sv:200396.8-200396.19" *)
  reg \copy2.wb_ctrl_div ;
  (* hdlname = "copy2 wb_ctrl_fence_i" *)
  (* src = "verilog/rocket_clean.sv:200399.8-200399.23" *)
  reg \copy2.wb_ctrl_fence_i ;
  (* hdlname = "copy2 wb_ctrl_mem" *)
  (* src = "verilog/rocket_clean.sv:200392.8-200392.19" *)
  reg \copy2.wb_ctrl_mem ;
  (* hdlname = "copy2 wb_ctrl_wfd" *)
  (* src = "verilog/rocket_clean.sv:200395.8-200395.19" *)
  reg \copy2.wb_ctrl_wfd ;
  (* hdlname = "copy2 wb_ctrl_wxd" *)
  (* src = "verilog/rocket_clean.sv:200397.8-200397.19" *)
  reg \copy2.wb_ctrl_wxd ;
  (* hdlname = "copy2 wb_dcache_miss" *)
  (* src = "verilog/rocket_clean.sv:201059.9-201059.23" *)
  wire \copy2.wb_dcache_miss ;
  (* hdlname = "copy2 wb_reg_cause" *)
  (* src = "verilog/rocket_clean.sv:200435.14-200435.26" *)
  reg [63:0] \copy2.wb_reg_cause ;
  (* hdlname = "copy2 wb_reg_flush_pipe" *)
  (* src = "verilog/rocket_clean.sv:200434.8-200434.25" *)
  reg \copy2.wb_reg_flush_pipe ;
  (* hdlname = "copy2 wb_reg_hls_or_dv" *)
  (* src = "verilog/rocket_clean.sv:200439.8-200439.24" *)
  reg \copy2.wb_reg_hls_or_dv ;
  (* hdlname = "copy2 wb_reg_inst" *)
  (* src = "verilog/rocket_clean.sv:200440.14-200440.25" *)
  reg [31:0] \copy2.wb_reg_inst ;
  (* hdlname = "copy2 wb_reg_mem_size" *)
  (* src = "verilog/rocket_clean.sv:200438.13-200438.28" *)
  reg [1:0] \copy2.wb_reg_mem_size ;
  (* hdlname = "copy2 wb_reg_pc" *)
  (* src = "verilog/rocket_clean.sv:200437.14-200437.23" *)
  reg [39:0] \copy2.wb_reg_pc ;
  (* hdlname = "copy2 wb_reg_replay" *)
  (* src = "verilog/rocket_clean.sv:200433.8-200433.21" *)
  reg \copy2.wb_reg_replay ;
  (* hdlname = "copy2 wb_reg_sfence" *)
  (* src = "verilog/rocket_clean.sv:200436.8-200436.21" *)
  reg \copy2.wb_reg_sfence ;
  (* hdlname = "copy2 wb_reg_valid" *)
  (* src = "verilog/rocket_clean.sv:200431.8-200431.20" *)
  reg \copy2.wb_reg_valid ;
  (* hdlname = "copy2 wb_reg_wdata" *)
  (* src = "verilog/rocket_clean.sv:200441.14-200441.26" *)
  reg [63:0] \copy2.wb_reg_wdata ;
  (* hdlname = "copy2 wb_reg_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200432.8-200432.19" *)
  reg \copy2.wb_reg_xcpt ;
  (* hdlname = "copy2 wb_set_sboard" *)
  (* src = "verilog/rocket_clean.sv:201060.9-201060.22" *)
  wire \copy2.wb_set_sboard ;
  (* hdlname = "copy2 wb_valid" *)
  (* src = "verilog/rocket_clean.sv:201129.9-201129.17" *)
  wire \copy2.wb_valid ;
  (* hdlname = "copy2 wb_waddr" *)
  (* src = "verilog/rocket_clean.sv:200966.14-200966.22" *)
  wire [4:0] \copy2.wb_waddr ;
  (* hdlname = "copy2 wb_wen" *)
  (* src = "verilog/rocket_clean.sv:201130.9-201130.15" *)
  wire \copy2.wb_wen ;
  (* hdlname = "copy2 wb_wxd" *)
  (* src = "verilog/rocket_clean.sv:201104.9-201104.15" *)
  wire \copy2.wb_wxd ;
  (* hdlname = "copy2 wb_xcpt" *)
  (* src = "verilog/rocket_clean.sv:200450.9-200450.16" *)
  wire \copy2.wb_xcpt ;
  (* src = "verilog/rocket_clean.sv:264331.20-264331.32" *)
  wire copy2_retire;
  (* src = "verilog/rocket_clean.sv:264308.9-264308.24" *)
  input io_dmem_ordered;
  wire io_dmem_ordered;
  (* src = "verilog/rocket_clean.sv:264310.9-264310.27" *)
  input io_dmem_perf_grant;
  wire io_dmem_perf_grant;
  (* src = "verilog/rocket_clean.sv:264309.9-264309.29" *)
  input io_dmem_perf_release;
  wire io_dmem_perf_release;
  (* src = "verilog/rocket_clean.sv:264301.9-264301.28" *)
  input io_dmem_replay_next;
  wire io_dmem_replay_next;
  (* src = "verilog/rocket_clean.sv:264292.9-264292.26" *)
  input io_dmem_req_ready;
  wire io_dmem_req_ready;
  (* src = "verilog/rocket_clean.sv:264297.16-264297.38" *)
  input [63:0] io_dmem_resp_bits_data;
  wire [63:0] io_dmem_resp_bits_data;
  (* src = "verilog/rocket_clean.sv:264300.16-264300.50" *)
  input [63:0] io_dmem_resp_bits_data_word_bypass;
  wire [63:0] io_dmem_resp_bits_data_word_bypass;
  (* src = "verilog/rocket_clean.sv:264299.9-264299.35" *)
  input io_dmem_resp_bits_has_data;
  wire io_dmem_resp_bits_has_data;
  (* src = "verilog/rocket_clean.sv:264298.9-264298.33" *)
  input io_dmem_resp_bits_replay;
  wire io_dmem_resp_bits_replay;
  (* src = "verilog/rocket_clean.sv:264296.16-264296.38" *)
  input [1:0] io_dmem_resp_bits_size;
  wire [1:0] io_dmem_resp_bits_size;
  (* src = "verilog/rocket_clean.sv:264295.16-264295.37" *)
  input [6:0] io_dmem_resp_bits_tag;
  wire [6:0] io_dmem_resp_bits_tag;
  (* src = "verilog/rocket_clean.sv:264294.9-264294.27" *)
  input io_dmem_resp_valid;
  wire io_dmem_resp_valid;
  (* src = "verilog/rocket_clean.sv:264293.9-264293.24" *)
  input io_dmem_s2_nack;
  wire io_dmem_s2_nack;
  (* src = "verilog/rocket_clean.sv:264306.9-264306.30" *)
  input io_dmem_s2_xcpt_ae_ld;
  wire io_dmem_s2_xcpt_ae_ld;
  (* src = "verilog/rocket_clean.sv:264307.9-264307.30" *)
  input io_dmem_s2_xcpt_ae_st;
  wire io_dmem_s2_xcpt_ae_st;
  (* src = "verilog/rocket_clean.sv:264302.9-264302.30" *)
  input io_dmem_s2_xcpt_ma_ld;
  wire io_dmem_s2_xcpt_ma_ld;
  (* src = "verilog/rocket_clean.sv:264303.9-264303.30" *)
  input io_dmem_s2_xcpt_ma_st;
  wire io_dmem_s2_xcpt_ma_st;
  (* src = "verilog/rocket_clean.sv:264304.9-264304.30" *)
  input io_dmem_s2_xcpt_pf_ld;
  wire io_dmem_s2_xcpt_pf_ld;
  (* src = "verilog/rocket_clean.sv:264305.9-264305.30" *)
  input io_dmem_s2_xcpt_pf_st;
  wire io_dmem_s2_xcpt_pf_st;
  (* src = "verilog/rocket_clean.sv:264319.9-264319.24" *)
  input io_fpu_dec_ren1;
  wire io_fpu_dec_ren1;
  (* src = "verilog/rocket_clean.sv:264320.9-264320.24" *)
  input io_fpu_dec_ren2;
  wire io_fpu_dec_ren2;
  (* src = "verilog/rocket_clean.sv:264321.9-264321.24" *)
  input io_fpu_dec_ren3;
  wire io_fpu_dec_ren3;
  (* src = "verilog/rocket_clean.sv:264318.9-264318.23" *)
  input io_fpu_dec_wen;
  wire io_fpu_dec_wen;
  (* src = "verilog/rocket_clean.sv:264312.16-264312.38" *)
  input [4:0] io_fpu_fcsr_flags_bits;
  wire [4:0] io_fpu_fcsr_flags_bits;
  (* src = "verilog/rocket_clean.sv:264311.9-264311.32" *)
  input io_fpu_fcsr_flags_valid;
  wire io_fpu_fcsr_flags_valid;
  (* src = "verilog/rocket_clean.sv:264315.9-264315.24" *)
  input io_fpu_fcsr_rdy;
  wire io_fpu_fcsr_rdy;
  (* src = "verilog/rocket_clean.sv:264317.9-264317.26" *)
  input io_fpu_illegal_rm;
  wire io_fpu_illegal_rm;
  (* src = "verilog/rocket_clean.sv:264316.9-264316.24" *)
  input io_fpu_nack_mem;
  wire io_fpu_nack_mem;
  (* src = "verilog/rocket_clean.sv:264323.9-264323.26" *)
  input io_fpu_sboard_clr;
  wire io_fpu_sboard_clr;
  (* src = "verilog/rocket_clean.sv:264324.16-264324.34" *)
  input [4:0] io_fpu_sboard_clra;
  wire [4:0] io_fpu_sboard_clra;
  (* src = "verilog/rocket_clean.sv:264322.9-264322.26" *)
  input io_fpu_sboard_set;
  wire io_fpu_sboard_set;
  (* src = "verilog/rocket_clean.sv:264313.16-264313.33" *)
  input [63:0] io_fpu_store_data;
  wire [63:0] io_fpu_store_data;
  (* src = "verilog/rocket_clean.sv:264314.16-264314.33" *)
  input [63:0] io_fpu_toint_data;
  wire [63:0] io_fpu_toint_data;
  (* src = "verilog/rocket_clean.sv:264286.16-264286.49" *)
  input [7:0] io_imem_resp_bits_btb_bht_history;
  wire [7:0] io_imem_resp_bits_btb_bht_history;
  (* src = "verilog/rocket_clean.sv:264284.9-264284.36" *)
  input io_imem_resp_bits_btb_bridx;
  wire io_imem_resp_bits_btb_bridx;
  (* src = "verilog/rocket_clean.sv:264285.16-264285.43" *)
  input [4:0] io_imem_resp_bits_btb_entry;
  wire [4:0] io_imem_resp_bits_btb_entry;
  (* src = "verilog/rocket_clean.sv:264283.9-264283.36" *)
  input io_imem_resp_bits_btb_taken;
  wire io_imem_resp_bits_btb_taken;
  (* src = "verilog/rocket_clean.sv:264288.16-264288.38" *)
  input [31:0] io_imem_resp_bits_data;
  wire [31:0] io_imem_resp_bits_data;
  (* src = "verilog/rocket_clean.sv:264287.16-264287.36" *)
  input [39:0] io_imem_resp_bits_pc;
  wire [39:0] io_imem_resp_bits_pc;
  (* src = "verilog/rocket_clean.sv:264291.9-264291.33" *)
  input io_imem_resp_bits_replay;
  wire io_imem_resp_bits_replay;
  (* src = "verilog/rocket_clean.sv:264290.9-264290.39" *)
  input io_imem_resp_bits_xcpt_ae_inst;
  wire io_imem_resp_bits_xcpt_ae_inst;
  (* src = "verilog/rocket_clean.sv:264289.9-264289.39" *)
  input io_imem_resp_bits_xcpt_pf_inst;
  wire io_imem_resp_bits_xcpt_pf_inst;
  (* src = "verilog/rocket_clean.sv:264282.9-264282.27" *)
  input io_imem_resp_valid;
  wire io_imem_resp_valid;
  (* src = "verilog/rocket_clean.sv:264281.9-264281.14" *)
  input reset;
  wire reset;
  (* src = "verilog/rocket_clean.sv:264325.16-264325.28" *)
  input [63:0] rs1_secret_1;
  wire [63:0] rs1_secret_1;
  (* src = "verilog/rocket_clean.sv:264326.16-264326.28" *)
  input [63:0] rs1_secret_2;
  wire [63:0] rs1_secret_2;
  (* src = "verilog/rocket_clean.sv:264327.16-264327.28" *)
  input [63:0] rs2_secret_1;
  wire [63:0] rs2_secret_1;
  (* src = "verilog/rocket_clean.sv:264328.16-264328.28" *)
  input [63:0] rs2_secret_2;
  wire [63:0] rs2_secret_2;
  always @* if (1'h1) assert(_2717_);
  assign _0000_ = copy1_retire == (* src = "verilog/rocket_clean.sv:264458.18-264458.46" *) copy2_retire;
  assign \copy1.mem_br_target  = $signed(\copy1.mem_reg_pc ) + (* src = "verilog/rocket_clean.sv:200476.31-200476.70" *) $signed(\copy1._mem_br_target_T_8 );
  assign \copy1._T_96  = \copy1.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:200443.17-200443.43" *) \copy1.wb_ctrl_mem ;
  assign \copy1._T_97  = \copy1._T_96  & (* src = "verilog/rocket_clean.sv:200444.17-200444.67" *) \copy1.io_dmem_s2_xcpt_pf_st ;
  assign \copy1._T_99  = \copy1._T_96  & (* src = "verilog/rocket_clean.sv:200445.17-200445.46" *) \copy1.io_dmem_s2_xcpt_pf_ld ;
  assign \copy1._T_105  = \copy1._T_96  & (* src = "verilog/rocket_clean.sv:200446.18-200446.47" *) \copy1.io_dmem_s2_xcpt_ae_st ;
  assign \copy1._T_107  = \copy1._T_96  & (* src = "verilog/rocket_clean.sv:200447.18-200447.47" *) \copy1.io_dmem_s2_xcpt_ae_ld ;
  assign \copy1._T_109  = \copy1._T_96  & (* src = "verilog/rocket_clean.sv:200448.18-200448.47" *) \copy1.io_dmem_s2_xcpt_ma_st ;
  assign \copy1._T_111  = \copy1._T_96  & (* src = "verilog/rocket_clean.sv:200449.18-200449.47" *) \copy1.io_dmem_s2_xcpt_ma_ld ;
  assign \copy1._mem_br_target_T_1  = \copy1.mem_ctrl_branch  & (* src = "verilog/rocket_clean.sv:200458.30-200458.60" *) \copy1.mem_br_taken ;
  assign _0086_ = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:200481.23-200481.52" *) \copy1._take_pc_mem_T ;
  assign \copy1.take_pc_mem  = _0086_ & (* src = "verilog/rocket_clean.sv:200481.23-200481.87" *) _0247_;
  assign \copy1.id_csr_ren  = \copy1._id_csr_en_T_3  & (* src = "verilog/rocket_clean.sv:200933.22-200933.75" *) \copy1.id_bypass_src_0_0 ;
  assign _0087_ = \copy1.id_csr_en  & (* src = "verilog/rocket_clean.sv:200935.41-200935.64" *) \copy1._id_csr_flush_T ;
  assign _0088_ = _0087_ & (* src = "verilog/rocket_clean.sv:200935.41-200935.94" *) \copy1.csr_io_decode_0_write_flush ;
  assign \copy1._id_illegal_insn_T_4  = \copy1.id_ctrl_decoder_21  & (* src = "verilog/rocket_clean.sv:200936.32-200936.75" *) _0211_;
  assign \copy1._id_illegal_insn_T_8  = \copy1.id_ctrl_decoder_26  & (* src = "verilog/rocket_clean.sv:200938.32-200938.74" *) _0213_;
  assign \copy1._id_illegal_insn_T_11  = \copy1.id_ctrl_decoder_1  & (* src = "verilog/rocket_clean.sv:200940.33-200940.101" *) _0476_;
  assign \copy1._id_illegal_insn_T_15  = \copy1.id_ctrl_decoder_27  & (* src = "verilog/rocket_clean.sv:200942.33-200942.75" *) _0214_;
  assign _0089_ = \copy1._id_csr_flush_T  & (* src = "verilog/rocket_clean.sv:200945.77-200946.34" *) \copy1.csr_io_decode_0_write_illegal ;
  assign \copy1._id_illegal_insn_T_42  = \copy1.id_csr_en  & (* src = "verilog/rocket_clean.sv:200945.33-200946.35" *) _0477_;
  assign \copy1._id_illegal_insn_T_45  = \copy1.id_system_insn  & (* src = "verilog/rocket_clean.sv:200948.33-200948.80" *) \copy1.csr_io_decode_0_system_illegal ;
  assign _0090_ = \copy1.id_ctrl_decoder_26  & (* src = "verilog/rocket_clean.sv:200953.46-200953.76" *) \copy1.csr_io_decode_0_inst [26];
  assign _0091_ = \copy1.id_ctrl_decoder_26  & (* src = "verilog/rocket_clean.sv:200956.41-200956.71" *) \copy1.csr_io_decode_0_inst [25];
  assign _0092_ = \copy1.id_reg_fence  & (* src = "verilog/rocket_clean.sv:200956.95-200957.23" *) \copy1.id_ctrl_decoder_14 ;
  assign \copy1.id_do_fence_x9  = \copy1.id_mem_busy  & (* src = "verilog/rocket_clean.sv:200956.26-200957.24" *) _0479_;
  assign \copy1._T_29  = \copy1.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:200967.17-200967.43" *) \copy1.ex_ctrl_wxd ;
  assign \copy1._T_30  = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:200968.17-200968.45" *) \copy1.mem_ctrl_wxd ;
  assign \copy1._T_32  = \copy1._T_30  & (* src = "verilog/rocket_clean.sv:200969.17-200969.61" *) _0216_;
  assign \copy1.id_bypass_src_0_1  = \copy1._T_29  & (* src = "verilog/rocket_clean.sv:200971.29-200971.58" *) _0161_;
  assign \copy1.id_bypass_src_0_2  = \copy1._T_32  & (* src = "verilog/rocket_clean.sv:200972.29-200972.59" *) _0162_;
  assign \copy1.id_bypass_src_0_3  = \copy1._T_30  & (* src = "verilog/rocket_clean.sv:200973.29-200973.59" *) _0162_;
  assign \copy1.id_bypass_src_1_1  = \copy1._T_29  & (* src = "verilog/rocket_clean.sv:200975.29-200975.58" *) _0163_;
  assign \copy1.id_bypass_src_1_2  = \copy1._T_32  & (* src = "verilog/rocket_clean.sv:200976.29-200976.59" *) _0164_;
  assign \copy1.id_bypass_src_1_3  = \copy1._T_30  & (* src = "verilog/rocket_clean.sv:200977.29-200977.59" *) _0164_;
  assign \copy1._ex_imm_b0_T_6  = \copy1._ex_imm_sign_T  & (* src = "verilog/rocket_clean.sv:201010.26-201010.58" *) \copy1.ex_reg_inst [15];
  assign _0093_ = _0203_ & (* src = "verilog/rocket_clean.sv:201014.32-201014.81" *) _0204_;
  assign \copy1._T_145  = \copy1.id_ctrl_decoder_7  & (* src = "verilog/rocket_clean.sv:201027.18-201027.55" *) \copy1._T_144 ;
  assign \copy1._T_147  = \copy1.id_ctrl_decoder_6  & (* src = "verilog/rocket_clean.sv:201030.18-201030.55" *) \copy1._T_146 ;
  assign \copy1._T_149  = \copy1.id_ctrl_decoder_22  & (* src = "verilog/rocket_clean.sv:201032.18-201032.55" *) _0205_;
  assign _0094_ = \copy1._T_145  & (* src = "verilog/rocket_clean.sv:201034.31-201034.57" *) \copy1._data_hazard_ex_T ;
  assign _0095_ = \copy1._T_147  & (* src = "verilog/rocket_clean.sv:201034.60-201034.88" *) \copy1._data_hazard_ex_T_2 ;
  assign _0096_ = \copy1._T_149  & (* src = "verilog/rocket_clean.sv:201034.91-201034.119" *) \copy1._data_hazard_ex_T_4 ;
  assign \copy1.data_hazard_ex  = \copy1.ex_ctrl_wxd  & (* src = "verilog/rocket_clean.sv:201035.26-201035.59" *) \copy1._data_hazard_ex_T_7 ;
  assign _0097_ = \copy1.io_fpu_dec_ren1  & (* src = "verilog/rocket_clean.sv:201038.35-201038.70" *) \copy1._data_hazard_ex_T ;
  assign _0098_ = \copy1.io_fpu_dec_ren2  & (* src = "verilog/rocket_clean.sv:201038.73-201038.110" *) \copy1._data_hazard_ex_T_2 ;
  assign _0099_ = \copy1.io_fpu_dec_ren3  & (* src = "verilog/rocket_clean.sv:201039.5-201039.45" *) \copy1._fp_data_hazard_ex_T_4 ;
  assign _0100_ = \copy1.io_fpu_dec_wen  & (* src = "verilog/rocket_clean.sv:201039.48-201039.84" *) \copy1._data_hazard_ex_T_4 ;
  assign \copy1.fp_data_hazard_ex  = \copy1.ex_ctrl_wfd  & (* src = "verilog/rocket_clean.sv:201040.29-201040.66" *) \copy1._fp_data_hazard_ex_T_10 ;
  assign _0101_ = \copy1.data_hazard_ex  & (* src = "verilog/rocket_clean.sv:201041.40-201041.73" *) \copy1.ex_cannot_bypass ;
  assign \copy1.id_ex_hazard  = \copy1.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:201041.24-201041.94" *) _0491_;
  assign _0102_ = \copy1._T_145  & (* src = "verilog/rocket_clean.sv:201045.32-201045.59" *) \copy1._data_hazard_mem_T ;
  assign _0103_ = \copy1._T_147  & (* src = "verilog/rocket_clean.sv:201045.62-201045.91" *) \copy1._data_hazard_mem_T_2 ;
  assign _0104_ = \copy1._T_149  & (* src = "verilog/rocket_clean.sv:201045.94-201046.25" *) \copy1._data_hazard_mem_T_4 ;
  assign \copy1.data_hazard_mem  = \copy1.mem_ctrl_wxd  & (* src = "verilog/rocket_clean.sv:201047.27-201047.62" *) \copy1._data_hazard_mem_T_7 ;
  assign _0105_ = \copy1.mem_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201048.52-201048.86" *) \copy1.mem_reg_slow_bypass ;
  assign _0106_ = \copy1.io_fpu_dec_ren1  & (* src = "verilog/rocket_clean.sv:201050.36-201050.72" *) \copy1._data_hazard_mem_T ;
  assign _0107_ = \copy1.io_fpu_dec_ren2  & (* src = "verilog/rocket_clean.sv:201050.75-201050.113" *) \copy1._data_hazard_mem_T_2 ;
  assign _0108_ = \copy1.io_fpu_dec_ren3  & (* src = "verilog/rocket_clean.sv:201051.5-201051.46" *) \copy1._fp_data_hazard_mem_T_4 ;
  assign _0109_ = \copy1.io_fpu_dec_wen  & (* src = "verilog/rocket_clean.sv:201051.49-201051.86" *) \copy1._data_hazard_mem_T_4 ;
  assign \copy1.fp_data_hazard_mem  = \copy1.mem_ctrl_wfd  & (* src = "verilog/rocket_clean.sv:201052.30-201052.69" *) \copy1._fp_data_hazard_mem_T_10 ;
  assign _0110_ = \copy1.data_hazard_mem  & (* src = "verilog/rocket_clean.sv:201053.42-201053.77" *) \copy1.mem_cannot_bypass ;
  assign \copy1.id_mem_hazard  = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201053.25-201053.99" *) _0497_;
  assign _0111_ = \copy1._T_145  & (* src = "verilog/rocket_clean.sv:201057.31-201057.57" *) \copy1._data_hazard_wb_T ;
  assign _0112_ = \copy1._T_147  & (* src = "verilog/rocket_clean.sv:201057.60-201057.88" *) \copy1._data_hazard_wb_T_2 ;
  assign _0113_ = \copy1._T_149  & (* src = "verilog/rocket_clean.sv:201057.91-201057.119" *) \copy1._data_hazard_wb_T_4 ;
  assign \copy1.data_hazard_wb  = \copy1.wb_ctrl_wxd  & (* src = "verilog/rocket_clean.sv:201058.26-201058.59" *) \copy1._data_hazard_wb_T_7 ;
  assign \copy1.wb_dcache_miss  = \copy1.wb_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201059.26-201059.59" *) _0217_;
  assign _0114_ = \copy1.io_fpu_dec_ren1  & (* src = "verilog/rocket_clean.sv:201062.35-201062.70" *) \copy1._data_hazard_wb_T ;
  assign _0115_ = \copy1.io_fpu_dec_ren2  & (* src = "verilog/rocket_clean.sv:201062.73-201062.110" *) \copy1._data_hazard_wb_T_2 ;
  assign _0116_ = \copy1.io_fpu_dec_ren3  & (* src = "verilog/rocket_clean.sv:201063.5-201063.45" *) \copy1._fp_data_hazard_wb_T_4 ;
  assign _0117_ = \copy1.io_fpu_dec_wen  & (* src = "verilog/rocket_clean.sv:201063.48-201063.84" *) \copy1._data_hazard_wb_T_4 ;
  assign \copy1.fp_data_hazard_wb  = \copy1.wb_ctrl_wfd  & (* src = "verilog/rocket_clean.sv:201064.29-201064.66" *) \copy1._fp_data_hazard_wb_T_10 ;
  assign _0118_ = \copy1.data_hazard_wb  & (* src = "verilog/rocket_clean.sv:201065.40-201065.70" *) \copy1.wb_set_sboard ;
  assign \copy1.id_wb_hazard  = \copy1.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201065.24-201065.91" *) _0501_;
  assign \copy1.dmem_resp_valid  = \copy1.io_dmem_resp_valid  & (* src = "verilog/rocket_clean.sv:201069.27-201069.74" *) \copy1.io_dmem_resp_bits_has_data ;
  assign \copy1.dmem_resp_replay  = \copy1.dmem_resp_valid  & (* src = "verilog/rocket_clean.sv:201070.28-201070.70" *) \copy1.io_dmem_resp_bits_replay ;
  assign \copy1.ll_wen_x2  = \copy1.div_io_resp_ready  & (* src = "verilog/rocket_clean.sv:201072.21-201072.58" *) \copy1.div_io_resp_valid ;
  assign _0119_ = \copy1.dmem_resp_replay  & (* src = "verilog/rocket_clean.sv:201073.18-201073.50" *) \copy1.dmem_resp_xpu ;
  assign \copy1._id_sboard_hazard_T_3  = \copy1.ll_wen  & (* src = "verilog/rocket_clean.sv:201076.33-201076.63" *) _0176_;
  assign \copy1._id_sboard_hazard_T_5  = \copy1._id_sboard_hazard_T  & (* src = "verilog/rocket_clean.sv:201077.33-201077.80" *) _0218_;
  assign \copy1._id_sboard_hazard_T_10  = \copy1.ll_wen  & (* src = "verilog/rocket_clean.sv:201079.34-201079.64" *) _0177_;
  assign \copy1._id_sboard_hazard_T_12  = \copy1._id_sboard_hazard_T_7  & (* src = "verilog/rocket_clean.sv:201080.34-201080.84" *) _0219_;
  assign \copy1._id_sboard_hazard_T_17  = \copy1.ll_wen  & (* src = "verilog/rocket_clean.sv:201082.34-201082.63" *) _0178_;
  assign \copy1._id_sboard_hazard_T_19  = \copy1._id_sboard_hazard_T_14  & (* src = "verilog/rocket_clean.sv:201083.34-201083.85" *) _0220_;
  assign _0120_ = \copy1._T_145  & (* src = "verilog/rocket_clean.sv:201084.28-201084.58" *) \copy1._id_sboard_hazard_T_5 ;
  assign _0121_ = \copy1._T_147  & (* src = "verilog/rocket_clean.sv:201084.61-201084.92" *) \copy1._id_sboard_hazard_T_12 ;
  assign _0122_ = \copy1._T_149  & (* src = "verilog/rocket_clean.sv:201084.95-201085.27" *) \copy1._id_sboard_hazard_T_19 ;
  assign \copy1._ctrl_stalld_T_5  = \copy1.csr_io_singleStep  & (* src = "verilog/rocket_clean.sv:201086.28-201086.93" *) _0504_;
  assign _0123_ = \copy1.id_csr_en  & (* src = "verilog/rocket_clean.sv:201088.28-201088.62" *) \copy1.csr_io_decode_0_fp_csr ;
  assign \copy1._ctrl_stalld_T_9  = _0123_ & (* src = "verilog/rocket_clean.sv:201088.28-201088.81" *) _0221_;
  assign _0124_ = \copy1.io_fpu_dec_ren1  & (* src = "verilog/rocket_clean.sv:201095.24-201095.63" *) \copy1._id_stall_fpu_T_18 ;
  assign _0125_ = \copy1.io_fpu_dec_ren2  & (* src = "verilog/rocket_clean.sv:201095.66-201095.105" *) \copy1._id_stall_fpu_T_21 ;
  assign _0126_ = \copy1.io_fpu_dec_ren3  & (* src = "verilog/rocket_clean.sv:201096.5-201096.44" *) \copy1._id_stall_fpu_T_24 ;
  assign _0127_ = \copy1.io_fpu_dec_wen  & (* src = "verilog/rocket_clean.sv:201096.47-201096.85" *) \copy1._id_stall_fpu_T_27 ;
  assign \copy1._ctrl_stalld_T_11  = \copy1.id_ctrl_decoder_1  & (* src = "verilog/rocket_clean.sv:201097.29-201097.61" *) \copy1.id_stall_fpu ;
  assign \copy1.dcache_blocked  = \copy1.blocked  & (* src = "verilog/rocket_clean.sv:201101.26-201101.55" *) \copy1._dcache_blocked_T ;
  assign \copy1._ctrl_stalld_T_13  = \copy1.id_ctrl_decoder_14  & (* src = "verilog/rocket_clean.sv:201102.29-201102.64" *) \copy1.dcache_blocked ;
  assign \copy1.wb_wxd  = \copy1.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201104.18-201104.44" *) \copy1.wb_ctrl_wxd ;
  assign _0128_ = \copy1.div_io_resp_valid  & (* src = "verilog/rocket_clean.sv:201106.72-201106.99" *) \copy1._ctrl_stalld_T_17 ;
  assign \copy1._ctrl_stalld_T_22  = \copy1.id_ctrl_decoder_21  & (* src = "verilog/rocket_clean.sv:201106.29-201106.120" *) _0511_;
  assign \copy1._ex_reg_replay_T_1  = \copy1._ex_reg_replay_T  & (* src = "verilog/rocket_clean.sv:201115.30-201115.68" *) \copy1.ibuf_io_inst_0_valid ;
  assign _0129_ = \copy1.id_ctrl_decoder_25  & (* src = "verilog/rocket_clean.sv:201116.18-201116.60" *) _0179_;
  assign _0130_ = \copy1.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201129.20-201129.52" *) _0224_;
  assign \copy1.csr_io_retire  = _0130_ & (* src = "verilog/rocket_clean.sv:201129.20-201129.63" *) _0225_;
  assign \copy1.wb_wen  = \copy1.csr_io_retire  & (* src = "verilog/rocket_clean.sv:201130.18-201130.40" *) \copy1.wb_ctrl_wxd ;
  assign _0131_ = \copy1.dmem_resp_valid  & (* src = "verilog/rocket_clean.sv:201138.26-201138.57" *) \copy1.dmem_resp_xpu ;
  assign _0132_ = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201148.23-201148.54" *) \copy1.data_hazard_mem ;
  assign \copy1.id_load_use  = _0132_ & (* src = "verilog/rocket_clean.sv:201148.23-201148.69" *) \copy1.mem_ctrl_mem ;
  assign \copy1._replay_ex_structural_T_3  = \copy1.ex_ctrl_div  & (* src = "verilog/rocket_clean.sv:201150.37-201150.68" *) _0226_;
  assign _0133_ = \copy1.ex_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201151.32-201151.64" *) \copy1._replay_ex_structural_T ;
  assign \copy1.replay_ex_load_use  = \copy1.wb_dcache_miss  & (* src = "verilog/rocket_clean.sv:201152.30-201152.62" *) \copy1.ex_reg_load_use ;
  assign _0134_ = \copy1.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:201153.37-201153.95" *) _0521_;
  assign \copy1.ex_sfence  = \copy1.ex_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201157.21-201157.115" *) _0524_;
  assign _0135_ = \copy1._id_illegal_insn_T_18  & (* src = "verilog/rocket_clean.sv:201160.30-201160.64" *) \copy1._mem_npc_T_4 [1];
  assign \copy1.mem_npc_misaligned  = _0135_ & (* src = "verilog/rocket_clean.sv:201160.30-201160.82" *) _0228_;
  assign _0136_ = \copy1._take_pc_mem_T  & (* src = "verilog/rocket_clean.sv:201161.31-201161.84" *) _0616_;
  assign _0137_ = \copy1.ex_ctrl_jalr  & (* src = "verilog/rocket_clean.sv:201193.19-201193.53" *) \copy1.bpu_io_status_debug ;
  assign _0138_ = \copy1.mem_reg_load  & (* src = "verilog/rocket_clean.sv:201195.26-201195.55" *) \copy1.bpu_io_xcpt_ld ;
  assign _0139_ = \copy1.mem_reg_store  & (* src = "verilog/rocket_clean.sv:201195.58-201195.88" *) \copy1.bpu_io_xcpt_st ;
  assign _0140_ = \copy1.mem_reg_load  & (* src = "verilog/rocket_clean.sv:201196.32-201196.62" *) \copy1.bpu_io_debug_ld ;
  assign _0141_ = \copy1.mem_reg_store  & (* src = "verilog/rocket_clean.sv:201196.65-201196.96" *) \copy1.bpu_io_debug_st ;
  assign \copy1._T_75  = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201200.17-201200.51" *) \copy1.mem_npc_misaligned ;
  assign \copy1._T_76  = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201201.17-201201.46" *) \copy1.mem_ldst_xcpt ;
  assign \copy1.dcache_kill_mem  = \copy1._T_30  & (* src = "verilog/rocket_clean.sv:201204.27-201204.54" *) \copy1.io_dmem_replay_next ;
  assign _0142_ = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201205.24-201205.51" *) \copy1.mem_ctrl_fp ;
  assign \copy1.fpu_kill_mem  = _0142_ & (* src = "verilog/rocket_clean.sv:201205.24-201205.69" *) \copy1.io_fpu_nack_mem ;
  assign \copy1.tval_valid  = \copy1.csr_io_exception  & (* src = "verilog/rocket_clean.sv:201226.22-201226.59" *) _0544_;
  assign \copy1._T_153  = { \copy1._r [31:1], 1'h0 } & (* src = "verilog/rocket_clean.sv:201238.24-201238.34" *) \copy1._T_152 ;
  assign \copy1._T_155  = \copy1.wb_set_sboard  & (* src = "verilog/rocket_clean.sv:201239.18-201239.40" *) \copy1.wb_wen ;
  assign _0143_ = \copy1.wb_dcache_miss  & (* src = "verilog/rocket_clean.sv:201244.30-201244.58" *) \copy1.wb_ctrl_wfd ;
  assign \copy1._id_stall_fpu_T_2  = _0546_ & (* src = "verilog/rocket_clean.sv:201244.29-201244.90" *) \copy1.csr_io_retire ;
  assign \copy1._id_stall_fpu_T_7  = \copy1.dmem_resp_replay  & (* src = "verilog/rocket_clean.sv:201247.29-201247.72" *) \copy1.io_dmem_resp_bits_tag [0];
  assign \copy1._id_stall_fpu_T_11  = \copy1._id_stall_fpu_T_5  & (* src = "verilog/rocket_clean.sv:201251.36-201251.74" *) \copy1._id_stall_fpu_T_10 ;
  assign \copy1._id_stall_fpu_T_16  = \copy1._id_stall_fpu_T_11  & (* src = "verilog/rocket_clean.sv:201256.36-201256.75" *) \copy1._id_stall_fpu_T_15 ;
  assign _0144_ = \copy1.mem_ctrl_jalr  & (* src = "verilog/rocket_clean.sv:201261.54-201261.114" *) _0191_;
  assign \copy1.io_imem_sfence_valid  = \copy1.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201537.33-201537.61" *) \copy1.wb_reg_sfence ;
  assign \copy1.io_imem_bht_update_valid  = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201542.37-201542.69" *) \copy1._wb_reg_replay_T ;
  assign _0145_ = \copy1.io_imem_bht_update_valid  & (* src = "verilog/rocket_clean.sv:201542.37-201542.85" *) \copy1.mem_wrong_npc ;
  assign \copy1.io_imem_btb_update_valid  = _0145_ & (* src = "verilog/rocket_clean.sv:201542.37-201542.114" *) _0551_;
  assign _0146_ = \copy1._io_imem_btb_update_bits_cfiType_T  & (* src = "verilog/rocket_clean.sv:201547.44-201547.89" *) \copy1.mem_reg_inst [7];
  assign _0147_ = \copy1.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201555.33-201555.63" *) \copy1.wb_ctrl_fence_i ;
  assign \copy1.io_imem_flush_icache  = _0147_ & (* src = "verilog/rocket_clean.sv:201555.33-201555.82" *) _0233_;
  assign \copy1.io_dmem_req_valid  = \copy1.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:201556.30-201556.56" *) \copy1.ex_ctrl_mem ;
  assign \copy1.io_fpu_dmem_resp_val  = \copy1.dmem_resp_valid  & (* src = "verilog/rocket_clean.sv:201636.33-201636.75" *) \copy1.io_dmem_resp_bits_tag [0];
  assign \copy1.io_fpu_valid  = \copy1._ex_reg_valid_T  & (* src = "verilog/rocket_clean.sv:201640.25-201640.60" *) \copy1.id_ctrl_decoder_1 ;
  assign \copy1.csr_io_rw_cmd  = \copy1.wb_ctrl_csr  & (* src = "verilog/rocket_clean.sv:201663.26-201663.58" *) \copy1._csr_io_rw_cmd_T_1 ;
  assign _0148_ = \copy1.tval_dmem_addr  & (* src = "verilog/rocket_clean.sv:201671.34-201671.67" *) \copy1.wb_reg_hls_or_dv ;
  assign \copy1.csr_io_gva  = \copy1.csr_io_exception  & (* src = "verilog/rocket_clean.sv:201671.23-201671.68" *) _0148_;
  assign \copy1.div_io_req_valid  = \copy1.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:201694.29-201694.55" *) \copy1.ex_ctrl_div ;
  assign \copy1.div_io_kill  = \copy1.killm_common  & (* src = "verilog/rocket_clean.sv:201700.24-201700.54" *) \copy1.div_io_kill_REG ;
  assign _0149_ = \copy1.id_system_insn  & (* src = "verilog/rocket_clean.sv:201786.11-201786.46" *) \copy1.id_ctrl_decoder_14 ;
  assign _0150_ = \copy1.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201797.11-201797.45" *) \copy1.mem_reg_flush_pipe ;
  assign _0037_ = \copy1._ex_reg_replay_T_1  & (* src = "verilog/rocket_clean.sv:201897.30-201897.67" *) \copy1.csr_io_interrupt ;
  assign _0036_ = \copy1._ex_reg_valid_T  & (* src = "verilog/rocket_clean.sv:201905.20-201905.45" *) \copy1.id_xcpt ;
  assign _0029_ = \copy1._ex_reg_replay_T_1  & (* src = "verilog/rocket_clean.sv:201919.22-201919.89" *) \copy1.ibuf_io_inst_0_bits_replay ;
  assign _0069_ = \copy1._ex_reg_replay_T  & (* src = "verilog/rocket_clean.sv:201933.31-201933.71" *) \copy1.ex_reg_xcpt_interrupt ;
  assign _0068_ = \copy1._mem_reg_valid_T  & (* src = "verilog/rocket_clean.sv:201945.21-201945.47" *) \copy1.ex_xcpt ;
  assign _0062_ = \copy1._ex_reg_replay_T  & (* src = "verilog/rocket_clean.sv:201946.23-201946.51" *) \copy1.replay_ex ;
  assign _0151_ = \copy1.ex_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201964.25-201964.57" *) \copy1._mem_reg_load_T_24 ;
  assign _0152_ = \copy1.ex_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201969.26-201969.59" *) \copy1._mem_reg_store_T_22 ;
  assign _0153_ = \copy1.ex_ctrl_rxs2  & (* src = "verilog/rocket_clean.sv:202004.13-202004.53" *) _0558_;
  assign _0085_ = \copy1.mem_xcpt  & (* src = "verilog/rocket_clean.sv:202019.20-202019.47" *) \copy1._wb_reg_replay_T ;
  assign _0082_ = \copy1.replay_mem  & (* src = "verilog/rocket_clean.sv:202020.22-202020.46" *) \copy1._wb_reg_replay_T ;
  assign _0077_ = \copy1._wb_reg_valid_T  & (* src = "verilog/rocket_clean.sv:202021.26-202021.62" *) \copy1.mem_reg_flush_pipe ;
  assign _0154_ = \copy1._take_pc_mem_T  & (* src = "verilog/rocket_clean.sv:202045.11-202045.39" *) \copy1.mem_ctrl_fp ;
  assign _0155_ = _0154_ & (* src = "verilog/rocket_clean.sv:202045.11-202045.54" *) \copy1.mem_ctrl_wxd ;
  assign _0156_ = \copy1.id_ctrl_decoder_7  & (* src = "verilog/rocket_clean.sv:202071.20-202071.50" *) _0234_;
  assign _0157_ = \copy1.id_ctrl_decoder_6  & (* src = "verilog/rocket_clean.sv:202080.11-202080.43" *) _0235_;
  assign _0158_ = \copy1._replay_ex_structural_T  & (* src = "verilog/rocket_clean.sv:202118.16-202118.59" *) \copy1._dcache_blocked_T ;
  assign _0002_ = _0158_ & (* src = "verilog/rocket_clean.sv:202118.16-202118.109" *) _0560_;
  assign _0003_ = \copy1.div_io_req_ready  & (* src = "verilog/rocket_clean.sv:202119.24-202119.59" *) \copy1.div_io_req_valid ;
  assign _0159_ = ! (* src = "verilog/rocket_clean.sv:200456.15-200456.35" *) $signed(\copy1.mem_reg_wdata [63:39]);
  assign _0160_ = $signed(\copy1.mem_reg_wdata [63:39]) == (* src = "verilog/rocket_clean.sv:200456.38-200456.59" *) $signed(1'h1);
  assign \copy1._id_ctrl_decoder_bit_T_1  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200484.36-200484.73" *) 11'h433;
  assign \copy1._id_ctrl_decoder_bit_T_3  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200485.36-200485.73" *) 11'h4b3;
  assign \copy1._id_ctrl_decoder_bit_T_5  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200486.36-200486.73" *) 11'h5b3;
  assign \copy1._id_ctrl_decoder_bit_T_7  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200487.36-200487.73" *) 11'h533;
  assign \copy1._id_ctrl_decoder_bit_T_9  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200488.36-200488.73" *) 11'h633;
  assign \copy1._id_ctrl_decoder_bit_T_11  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200489.37-200489.74" *) 11'h6b3;
  assign \copy1._id_ctrl_decoder_bit_T_13  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200490.37-200490.74" *) 11'h733;
  assign \copy1._id_ctrl_decoder_bit_T_15  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200491.37-200491.74" *) 11'h7b3;
  assign \copy1._id_ctrl_decoder_bit_T_17  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200492.37-200492.74" *) 11'h43b;
  assign \copy1._id_ctrl_decoder_bit_T_19  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200493.37-200493.74" *) 11'h63b;
  assign \copy1._id_ctrl_decoder_bit_T_21  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200494.37-200494.74" *) 11'h6bb;
  assign \copy1._id_ctrl_decoder_bit_T_23  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200495.37-200495.74" *) 11'h73b;
  assign \copy1._id_ctrl_decoder_bit_T_25  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200496.37-200496.74" *) 11'h7bb;
  assign \copy1._id_ctrl_decoder_bit_T_27  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200498.37-200498.74" *) 9'h12f;
  assign \copy1._id_ctrl_decoder_bit_T_29  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200499.37-200499.78" *) 13'h112f;
  assign \copy1._id_ctrl_decoder_bit_T_31  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200500.37-200500.77" *) 11'h52f;
  assign \copy1._id_ctrl_decoder_bit_T_33  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200501.37-200501.78" *) 14'h312f;
  assign \copy1._id_ctrl_decoder_bit_T_35  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200502.37-200502.78" *) 14'h212f;
  assign \copy1._id_ctrl_decoder_bit_T_37  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200503.37-200503.78" *) 15'h412f;
  assign \copy1._id_ctrl_decoder_bit_T_39  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200504.37-200504.78" *) 15'h612f;
  assign \copy1._id_ctrl_decoder_bit_T_41  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200505.37-200505.78" *) 15'h512f;
  assign \copy1._id_ctrl_decoder_bit_T_43  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200506.37-200506.78" *) 15'h712f;
  assign \copy1._id_ctrl_decoder_bit_T_45  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [24:20], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200508.37-200508.78" *) 17'h1012f;
  assign \copy1._id_ctrl_decoder_bit_T_47  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200509.37-200509.78" *) 12'hd2f;
  assign \copy1._id_ctrl_decoder_bit_T_49  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200510.37-200510.74" *) 9'h1af;
  assign \copy1._id_ctrl_decoder_bit_T_51  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200511.37-200511.77" *) 11'h5af;
  assign \copy1._id_ctrl_decoder_bit_T_53  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200512.37-200512.78" *) 13'h11af;
  assign \copy1._id_ctrl_decoder_bit_T_55  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200513.37-200513.78" *) 14'h31af;
  assign \copy1._id_ctrl_decoder_bit_T_57  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200514.37-200514.78" *) 14'h21af;
  assign \copy1._id_ctrl_decoder_bit_T_59  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200515.37-200515.78" *) 15'h41af;
  assign \copy1._id_ctrl_decoder_bit_T_61  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200516.37-200516.78" *) 15'h61af;
  assign \copy1._id_ctrl_decoder_bit_T_63  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200517.37-200517.78" *) 15'h51af;
  assign \copy1._id_ctrl_decoder_bit_T_65  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200518.37-200518.78" *) 15'h71af;
  assign \copy1._id_ctrl_decoder_bit_T_67  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [24:20], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200519.37-200519.78" *) 17'h101af;
  assign \copy1._id_ctrl_decoder_bit_T_69  = { \copy1.csr_io_decode_0_inst [31:27], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200520.37-200520.78" *) 12'hdaf;
  assign \copy1._id_ctrl_decoder_bit_T_71  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200521.37-200521.75" *) 15'h4053;
  assign \copy1._id_ctrl_decoder_bit_T_73  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200522.37-200522.75" *) 15'h4153;
  assign \copy1._id_ctrl_decoder_bit_T_75  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200523.37-200523.75" *) 15'h40d3;
  assign \copy1._id_ctrl_decoder_bit_T_77  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200524.37-200524.75" *) 15'h5053;
  assign \copy1._id_ctrl_decoder_bit_T_79  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200525.37-200525.75" *) 15'h50d3;
  assign \copy1._id_ctrl_decoder_bit_T_81  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200527.37-200527.72" *) 7'h53;
  assign \copy1._id_ctrl_decoder_bit_T_83  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200528.37-200528.77" *) 10'h253;
  assign \copy1._id_ctrl_decoder_bit_T_85  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200529.37-200529.78" *) 11'h453;
  assign \copy1._id_ctrl_decoder_bit_T_87  = { \copy1.csr_io_decode_0_inst [26:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200531.37-200531.72" *) 7'h43;
  assign \copy1._id_ctrl_decoder_bit_T_89  = { \copy1.csr_io_decode_0_inst [26:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200532.37-200532.72" *) 7'h47;
  assign \copy1._id_ctrl_decoder_bit_T_91  = { \copy1.csr_io_decode_0_inst [26:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200533.37-200533.72" *) 7'h4f;
  assign \copy1._id_ctrl_decoder_bit_T_93  = { \copy1.csr_io_decode_0_inst [26:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200534.37-200534.72" *) 7'h4b;
  assign \copy1._id_ctrl_decoder_bit_T_95  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200536.37-200536.78" *) 22'h3800d3;
  assign \copy1._id_ctrl_decoder_bit_T_97  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200537.37-200537.78" *) 22'h380053;
  assign \copy1._id_ctrl_decoder_bit_T_99  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200539.37-200539.78" *) 19'h60053;
  assign \copy1._id_ctrl_decoder_bit_T_101  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200540.38-200540.79" *) 19'h600d3;
  assign \copy1._id_ctrl_decoder_bit_T_103  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200541.38-200541.76" *) 17'h14153;
  assign \copy1._id_ctrl_decoder_bit_T_105  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200542.38-200542.76" *) 17'h140d3;
  assign \copy1._id_ctrl_decoder_bit_T_107  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200543.38-200543.76" *) 17'h14053;
  assign \copy1._id_ctrl_decoder_bit_T_109  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200544.38-200544.79" *) 22'h3c0053;
  assign \copy1._id_ctrl_decoder_bit_T_111  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200545.38-200545.79" *) 19'h68053;
  assign \copy1._id_ctrl_decoder_bit_T_113  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200546.38-200546.79" *) 19'h680d3;
  assign \copy1._id_ctrl_decoder_bit_T_115  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200548.38-200548.76" *) 9'h107;
  assign \copy1._id_ctrl_decoder_bit_T_117  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200549.38-200549.76" *) 9'h127;
  assign \copy1._id_ctrl_decoder_bit_T_119  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200550.38-200550.79" *) 11'h653;
  assign \copy1._id_ctrl_decoder_bit_T_121  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200551.38-200551.79" *) 18'h2c053;
  assign \copy1._id_ctrl_decoder_bit_T_123  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200552.38-200552.79" *) 19'h60153;
  assign \copy1._id_ctrl_decoder_bit_T_125  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200553.38-200553.79" *) 19'h601d3;
  assign \copy1._id_ctrl_decoder_bit_T_127  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200554.38-200554.79" *) 19'h68153;
  assign \copy1._id_ctrl_decoder_bit_T_129  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200555.38-200555.79" *) 19'h681d3;
  assign \copy1._id_ctrl_decoder_bit_T_131  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200556.38-200556.79" *) 18'h200d3;
  assign \copy1._id_ctrl_decoder_bit_T_133  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200557.38-200557.79" *) 18'h21053;
  assign \copy1._id_ctrl_decoder_bit_T_135  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200558.38-200558.76" *) 15'h4453;
  assign \copy1._id_ctrl_decoder_bit_T_137  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200559.38-200559.76" *) 15'h4553;
  assign \copy1._id_ctrl_decoder_bit_T_139  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200560.38-200560.76" *) 15'h44d3;
  assign \copy1._id_ctrl_decoder_bit_T_141  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200561.38-200561.76" *) 15'h5453;
  assign \copy1._id_ctrl_decoder_bit_T_143  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200562.38-200562.76" *) 15'h54d3;
  assign \copy1._id_ctrl_decoder_bit_T_145  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200563.38-200563.78" *) 8'hd3;
  assign \copy1._id_ctrl_decoder_bit_T_147  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200564.38-200564.78" *) 10'h2d3;
  assign \copy1._id_ctrl_decoder_bit_T_149  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200565.38-200565.79" *) 11'h4d3;
  assign \copy1._id_ctrl_decoder_bit_T_151  = { \copy1.csr_io_decode_0_inst [26:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200566.38-200566.78" *) 8'hc3;
  assign \copy1._id_ctrl_decoder_bit_T_153  = { \copy1.csr_io_decode_0_inst [26:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200567.38-200567.78" *) 8'hc7;
  assign \copy1._id_ctrl_decoder_bit_T_155  = { \copy1.csr_io_decode_0_inst [26:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200568.38-200568.78" *) 8'hcf;
  assign \copy1._id_ctrl_decoder_bit_T_157  = { \copy1.csr_io_decode_0_inst [26:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200569.38-200569.78" *) 8'hcb;
  assign \copy1._id_ctrl_decoder_bit_T_159  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200570.38-200570.79" *) 22'h3880d3;
  assign \copy1._id_ctrl_decoder_bit_T_161  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200571.38-200571.79" *) 19'h61053;
  assign \copy1._id_ctrl_decoder_bit_T_163  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200572.38-200572.79" *) 19'h610d3;
  assign \copy1._id_ctrl_decoder_bit_T_165  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200573.38-200573.76" *) 17'h14553;
  assign \copy1._id_ctrl_decoder_bit_T_167  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200574.38-200574.76" *) 17'h144d3;
  assign \copy1._id_ctrl_decoder_bit_T_169  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200575.38-200575.76" *) 17'h14453;
  assign \copy1._id_ctrl_decoder_bit_T_171  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200576.38-200576.79" *) 19'h69053;
  assign \copy1._id_ctrl_decoder_bit_T_173  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200577.38-200577.79" *) 19'h690d3;
  assign \copy1._id_ctrl_decoder_bit_T_175  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200578.38-200578.76" *) 9'h187;
  assign \copy1._id_ctrl_decoder_bit_T_177  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200579.38-200579.76" *) 9'h1a7;
  assign \copy1._id_ctrl_decoder_bit_T_179  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200580.38-200580.79" *) 11'h6d3;
  assign \copy1._id_ctrl_decoder_bit_T_181  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200581.38-200581.79" *) 18'h2d053;
  assign \copy1._id_ctrl_decoder_bit_T_183  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200582.38-200582.79" *) 22'h388053;
  assign \copy1._id_ctrl_decoder_bit_T_185  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200583.38-200583.79" *) 19'h61153;
  assign \copy1._id_ctrl_decoder_bit_T_187  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200584.38-200584.79" *) 19'h611d3;
  assign \copy1._id_ctrl_decoder_bit_T_189  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200585.38-200585.79" *) 22'h3c8053;
  assign \copy1._id_ctrl_decoder_bit_T_191  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200586.38-200586.79" *) 19'h69153;
  assign \copy1._id_ctrl_decoder_bit_T_193  = { \copy1.csr_io_decode_0_inst [31:20], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200587.38-200587.79" *) 19'h691d3;
  assign \copy1._id_ctrl_decoder_bit_T_195  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200588.38-200588.76" *) 9'h183;
  assign \copy1._id_ctrl_decoder_bit_T_197  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200589.38-200589.76" *) 10'h303;
  assign \copy1._id_ctrl_decoder_bit_T_199  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200590.38-200590.76" *) 9'h1a3;
  assign \copy1._id_ctrl_decoder_bit_T_201  = { \copy1.csr_io_decode_0_inst [31:26], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200592.38-200592.76" *) 8'h93;
  assign \copy1._id_ctrl_decoder_bit_T_203  = { \copy1.csr_io_decode_0_inst [31:26], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200593.38-200593.76" *) 10'h293;
  assign \copy1._id_ctrl_decoder_bit_T_205  = { \copy1.csr_io_decode_0_inst [31:26], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200594.38-200594.80" *) 15'h4293;
  assign \copy1._id_ctrl_decoder_bit_T_207  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200595.38-200595.74" *) 5'h1b;
  assign \copy1._id_ctrl_decoder_bit_T_209  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200596.38-200596.72" *) 8'h9b;
  assign \copy1._id_ctrl_decoder_bit_T_211  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200597.38-200597.72" *) 10'h29b;
  assign \copy1._id_ctrl_decoder_bit_T_213  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200598.38-200598.76" *) 16'h829b;
  assign \copy1._id_ctrl_decoder_bit_T_215  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200599.38-200599.70" *) 6'h3b;
  assign \copy1._id_ctrl_decoder_bit_T_217  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200600.38-200600.76" *) 16'h803b;
  assign \copy1._id_ctrl_decoder_bit_T_219  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200601.38-200601.72" *) 8'hbb;
  assign \copy1._id_ctrl_decoder_bit_T_221  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200602.38-200602.72" *) 10'h2bb;
  assign \copy1._id_ctrl_decoder_bit_T_223  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200603.38-200603.76" *) 16'h82bb;
  assign \copy1._id_ctrl_decoder_bit_T_225  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:0] } == (* src = "verilog/rocket_clean.sv:200605.38-200605.80" *) 19'h48073;
  assign \copy1._id_ctrl_decoder_bit_T_226  = \copy1.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200606.38-200606.83" *) 29'h10200073;
  assign \copy1._id_ctrl_decoder_bit_T_227  = \copy1.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200607.38-200607.83" *) 31'h7b200073;
  assign \copy1._id_ctrl_decoder_bit_T_229  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200608.38-200608.76" *) 8'h8f;
  assign \copy1._id_ctrl_decoder_bit_T_231  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200609.38-200609.76" *) 8'he3;
  assign \copy1._id_ctrl_decoder_bit_T_233  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200610.38-200610.74" *) 7'h63;
  assign \copy1._id_ctrl_decoder_bit_T_235  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200611.38-200611.76" *) 10'h263;
  assign \copy1._id_ctrl_decoder_bit_T_237  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200612.38-200612.76" *) 10'h363;
  assign \copy1._id_ctrl_decoder_bit_T_239  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200613.38-200613.76" *) 10'h2e3;
  assign \copy1._id_ctrl_decoder_bit_T_241  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200614.38-200614.76" *) 10'h3e3;
  assign \copy1._id_ctrl_decoder_bit_T_243  = \copy1.csr_io_decode_0_inst [6:0] == (* src = "verilog/rocket_clean.sv:200616.38-200616.74" *) 7'h6f;
  assign \copy1._id_ctrl_decoder_bit_T_245  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200617.38-200617.74" *) 7'h67;
  assign \copy1._id_ctrl_decoder_bit_T_247  = \copy1.csr_io_decode_0_inst [6:0] == (* src = "verilog/rocket_clean.sv:200618.38-200618.74" *) 5'h17;
  assign \copy1._id_ctrl_decoder_bit_T_249  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200619.38-200619.73" *) 2'h3;
  assign \copy1._id_ctrl_decoder_bit_T_251  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200620.38-200620.76" *) 8'h83;
  assign \copy1._id_ctrl_decoder_bit_T_253  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200621.38-200621.76" *) 9'h103;
  assign \copy1._id_ctrl_decoder_bit_T_255  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200622.38-200622.76" *) 10'h203;
  assign \copy1._id_ctrl_decoder_bit_T_257  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200623.38-200623.76" *) 10'h283;
  assign \copy1._id_ctrl_decoder_bit_T_259  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200624.38-200624.74" *) 6'h23;
  assign \copy1._id_ctrl_decoder_bit_T_261  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200625.38-200625.76" *) 8'ha3;
  assign \copy1._id_ctrl_decoder_bit_T_263  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200626.38-200626.76" *) 9'h123;
  assign \copy1._id_ctrl_decoder_bit_T_265  = \copy1.csr_io_decode_0_inst [6:0] == (* src = "verilog/rocket_clean.sv:200627.38-200627.74" *) 6'h37;
  assign \copy1._id_ctrl_decoder_bit_T_267  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200628.38-200628.74" *) 5'h13;
  assign \copy1._id_ctrl_decoder_bit_T_269  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200629.38-200629.76" *) 9'h113;
  assign \copy1._id_ctrl_decoder_bit_T_271  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200630.38-200630.76" *) 9'h193;
  assign \copy1._id_ctrl_decoder_bit_T_273  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200631.38-200631.76" *) 10'h393;
  assign \copy1._id_ctrl_decoder_bit_T_275  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200632.38-200632.76" *) 10'h313;
  assign \copy1._id_ctrl_decoder_bit_T_277  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200633.38-200633.76" *) 10'h213;
  assign \copy1._id_ctrl_decoder_bit_T_279  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200634.38-200634.70" *) 6'h33;
  assign \copy1._id_ctrl_decoder_bit_T_281  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200635.38-200635.76" *) 16'h8033;
  assign \copy1._id_ctrl_decoder_bit_T_283  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200636.38-200636.72" *) 9'h133;
  assign \copy1._id_ctrl_decoder_bit_T_285  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200637.38-200637.72" *) 9'h1b3;
  assign \copy1._id_ctrl_decoder_bit_T_287  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200638.38-200638.72" *) 10'h3b3;
  assign \copy1._id_ctrl_decoder_bit_T_289  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200639.38-200639.72" *) 10'h333;
  assign \copy1._id_ctrl_decoder_bit_T_291  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200640.38-200640.72" *) 10'h233;
  assign \copy1._id_ctrl_decoder_bit_T_293  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200641.38-200641.72" *) 8'hb3;
  assign \copy1._id_ctrl_decoder_bit_T_295  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200642.38-200642.72" *) 10'h2b3;
  assign \copy1._id_ctrl_decoder_bit_T_297  = { \copy1.csr_io_decode_0_inst [31:25], \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200643.38-200643.76" *) 16'h82b3;
  assign \copy1._id_ctrl_decoder_bit_T_299  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200644.38-200644.73" *) 4'hf;
  assign \copy1._id_ctrl_decoder_bit_T_300  = \copy1.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200645.38-200645.77" *) 7'h73;
  assign \copy1._id_ctrl_decoder_bit_T_301  = \copy1.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200646.38-200646.81" *) 21'h100073;
  assign \copy1._id_ctrl_decoder_bit_T_302  = \copy1.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200647.38-200647.83" *) 30'h30200073;
  assign \copy1._id_ctrl_decoder_bit_T_303  = \copy1.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200648.38-200648.83" *) 29'h10500073;
  assign \copy1._id_ctrl_decoder_bit_T_304  = \copy1.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200649.38-200649.83" *) 30'h30500073;
  assign \copy1._id_ctrl_decoder_bit_T_306  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200650.38-200650.76" *) 8'hf3;
  assign \copy1._id_ctrl_decoder_bit_T_308  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200651.38-200651.76" *) 9'h173;
  assign \copy1._id_ctrl_decoder_bit_T_310  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200652.38-200652.76" *) 9'h1f3;
  assign \copy1._id_ctrl_decoder_bit_T_312  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200653.38-200653.76" *) 10'h2f3;
  assign \copy1._id_ctrl_decoder_bit_T_314  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200654.38-200654.76" *) 10'h373;
  assign \copy1._id_ctrl_decoder_bit_T_316  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200655.38-200655.76" *) 10'h3f3;
  assign \copy1._id_ctrl_decoder_T_1  = { \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4:2] } == (* src = "verilog/rocket_clean.sv:200704.32-200704.59" *) 1'h1;
  assign \copy1._id_ctrl_decoder_T_3  = \copy1.csr_io_decode_0_inst [6:5] == (* src = "verilog/rocket_clean.sv:200706.32-200706.62" *) 2'h2;
  assign \copy1.id_ctrl_decoder_3  = { \copy1.csr_io_decode_0_inst [6:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200709.29-200709.59" *) 4'hc;
  assign \copy1.id_ctrl_decoder_4  = { \copy1.csr_io_decode_0_inst [6:5], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200711.29-200711.59" *) 3'h7;
  assign \copy1.id_ctrl_decoder_5  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [5:2] } == (* src = "verilog/rocket_clean.sv:200713.29-200713.59" *) 4'h9;
  assign \copy1._id_ctrl_decoder_T_12  = { \copy1.csr_io_decode_0_inst [6:5], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200715.33-200715.64" *) 2'h2;
  assign \copy1._id_ctrl_decoder_T_14  = { \copy1.csr_io_decode_0_inst [5:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200717.33-200717.64" *) 3'h4;
  assign \copy1._id_ctrl_decoder_T_16  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200719.33-200719.66" *) 3'h5;
  assign \copy1._id_ctrl_decoder_T_18  = { \copy1.csr_io_decode_0_inst [30], \copy1.csr_io_decode_0_inst [25], \copy1.csr_io_decode_0_inst [13:12], \copy1.csr_io_decode_0_inst [5], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200721.33-200721.69" *) 5'h12;
  assign \copy1._id_ctrl_decoder_T_23  = ! (* src = "verilog/rocket_clean.sv:200725.33-200725.63" *) { 25'h0000000, \copy1.csr_io_decode_0_inst [6], 3'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_25  = { \copy1.csr_io_decode_0_inst [14], \copy1.csr_io_decode_0_inst [5], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200727.33-200727.64" *) 2'h2;
  assign \copy1._id_ctrl_decoder_T_27  = \copy1.csr_io_decode_0_inst [5:3] == (* src = "verilog/rocket_clean.sv:200729.33-200729.64" *) 3'h4;
  assign \copy1._id_ctrl_decoder_T_29  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4] } == (* src = "verilog/rocket_clean.sv:200731.33-200731.66" *) 3'h4;
  assign \copy1._id_ctrl_decoder_T_31  = { \copy1.csr_io_decode_0_inst [31], \copy1.csr_io_decode_0_inst [28], \copy1.csr_io_decode_0_inst [5:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200733.33-200733.70" *) 5'h1a;
  assign \copy1._id_ctrl_decoder_T_37  = ! (* src = "verilog/rocket_clean.sv:200737.33-200737.63" *) { 25'h0000000, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_39  = ! (* src = "verilog/rocket_clean.sv:200739.33-200739.63" *) { 26'h0000000, \copy1.csr_io_decode_0_inst [5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_41  = \copy1.csr_io_decode_0_inst [3:2] == (* src = "verilog/rocket_clean.sv:200741.33-200741.63" *) 1'h1;
  assign \copy1._id_ctrl_decoder_T_43  = { \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200743.33-200743.64" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_45  = { \copy1.csr_io_decode_0_inst [14], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4] } == (* src = "verilog/rocket_clean.sv:200745.33-200745.66" *) 3'h7;
  assign \copy1._id_ctrl_decoder_T_52  = ! (* src = "verilog/rocket_clean.sv:200748.33-200748.63" *) { 25'h0000000, \copy1.csr_io_decode_0_inst [6], 2'h0, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_54  = ! (* src = "verilog/rocket_clean.sv:200750.33-200750.63" *) { 27'h0000000, \copy1.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_56  = { \copy1.csr_io_decode_0_inst [14], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200752.33-200752.66" *) 2'h2;
  assign \copy1._id_ctrl_decoder_T_62  = ! (* src = "verilog/rocket_clean.sv:200757.33-200757.63" *) { 17'h00000, \copy1.csr_io_decode_0_inst [14], 11'h000, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_64  = ! (* src = "verilog/rocket_clean.sv:200759.33-200759.63" *) { 25'h0000000, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_66  = ! (* src = "verilog/rocket_clean.sv:200761.33-200761.63" *) { 26'h0000000, \copy1.csr_io_decode_0_inst [5], 2'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_73  = { \copy1.csr_io_decode_0_inst [5:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200764.33-200764.64" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_77  = \copy1.csr_io_decode_0_inst [4:3] == (* src = "verilog/rocket_clean.sv:200767.33-200767.63" *) 1'h1;
  assign \copy1._id_ctrl_decoder_T_79  = { \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200768.33-200768.64" *) 2'h2;
  assign \copy1._id_ctrl_decoder_T_83  = { \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200771.33-200771.64" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_87  = ! (* src = "verilog/rocket_clean.sv:200774.33-200774.63" *) { 26'h0000000, \copy1.csr_io_decode_0_inst [5:4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_89  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [4:2] } == (* src = "verilog/rocket_clean.sv:200776.33-200776.63" *) 1'h1;
  assign \copy1._id_ctrl_decoder_T_91  = { \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200777.33-200777.64" *) 2'h2;
  assign \copy1._id_ctrl_decoder_T_96  = ! (* src = "verilog/rocket_clean.sv:200781.33-200781.63" *) { 27'h0000000, \copy1.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_98  = ! (* src = "verilog/rocket_clean.sv:200783.33-200783.63" *) { 28'h0000000, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_101  = { \copy1.csr_io_decode_0_inst [13:12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200786.34-200786.68" *) 4'ha;
  assign \copy1._id_ctrl_decoder_T_103  = { \copy1.csr_io_decode_0_inst [12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200788.34-200788.68" *) 4'hc;
  assign \copy1._id_ctrl_decoder_T_105  = { \copy1.csr_io_decode_0_inst [14:12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200790.34-200790.68" *) 5'h1c;
  assign \copy1._id_ctrl_decoder_T_107  = { \copy1.csr_io_decode_0_inst [25], \copy1.csr_io_decode_0_inst [12], \copy1.csr_io_decode_0_inst [6:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200792.34-200792.71" *) 6'h36;
  assign \copy1._id_ctrl_decoder_T_113  = { \copy1.csr_io_decode_0_inst [14], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200796.34-200796.66" *) 3'h4;
  assign \copy1._id_ctrl_decoder_T_115  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200798.34-200798.68" *) 4'hc;
  assign \copy1._id_ctrl_decoder_T_117  = { \copy1.csr_io_decode_0_inst [13:12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200799.34-200799.68" *) 5'h1a;
  assign \copy1._id_ctrl_decoder_T_119  = { \copy1.csr_io_decode_0_inst [14:13], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200801.34-200801.68" *) 5'h1a;
  assign \copy1._id_ctrl_decoder_T_121  = { \copy1.csr_io_decode_0_inst [25], \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [6:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200803.34-200803.71" *) 6'h36;
  assign \copy1._id_ctrl_decoder_T_123  = { \copy1.csr_io_decode_0_inst [30], \copy1.csr_io_decode_0_inst [13:12], \copy1.csr_io_decode_0_inst [5:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200805.34-200805.72" *) 6'h26;
  assign \copy1._id_ctrl_decoder_T_125  = { \copy1.csr_io_decode_0_inst [30], \copy1.csr_io_decode_0_inst [12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200807.34-200807.72" *) 5'h1a;
  assign \copy1._id_ctrl_decoder_T_134  = { \copy1.csr_io_decode_0_inst [25], \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200811.34-200811.68" *) 4'ha;
  assign \copy1._id_ctrl_decoder_T_136  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [5:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200813.34-200813.68" *) 4'ha;
  assign \copy1._id_ctrl_decoder_T_138  = { \copy1.csr_io_decode_0_inst [30], \copy1.csr_io_decode_0_inst [14], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200815.34-200815.68" *) 4'ha;
  assign \copy1._id_ctrl_decoder_T_140  = { \copy1.csr_io_decode_0_inst [14], \copy1.csr_io_decode_0_inst [12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200817.34-200817.68" *) 5'h12;
  assign \copy1._id_ctrl_decoder_T_142  = { \copy1.csr_io_decode_0_inst [14], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200819.34-200819.68" *) 4'hc;
  assign \copy1._id_ctrl_decoder_T_149  = { \copy1.csr_io_decode_0_inst [25], \copy1.csr_io_decode_0_inst [14:13], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200823.34-200823.68" *) 4'ha;
  assign \copy1._id_ctrl_decoder_T_151  = { \copy1.csr_io_decode_0_inst [14:13], \copy1.csr_io_decode_0_inst [5:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200825.34-200825.68" *) 4'ha;
  assign \copy1._id_ctrl_decoder_T_153  = { \copy1.csr_io_decode_0_inst [30], \copy1.csr_io_decode_0_inst [13:12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200827.34-200827.72" *) 6'h2a;
  assign \copy1._id_ctrl_decoder_T_160  = { \copy1.csr_io_decode_0_inst [6:5], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200843.34-200843.64" *) 2'h2;
  assign \copy1._id_ctrl_decoder_T_162  = { \copy1.csr_io_decode_0_inst [28:27], \copy1.csr_io_decode_0_inst [5] } == (* src = "verilog/rocket_clean.sv:200845.34-200845.72" *) 3'h7;
  assign \copy1._id_ctrl_decoder_T_164  = { \copy1.csr_io_decode_0_inst [29], \copy1.csr_io_decode_0_inst [5] } == (* src = "verilog/rocket_clean.sv:200847.34-200847.72" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_169  = { \copy1.csr_io_decode_0_inst [28], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200850.34-200850.72" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_171  = { \copy1.csr_io_decode_0_inst [30], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200852.34-200852.72" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_177  = { \copy1.csr_io_decode_0_inst [27], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200857.34-200857.71" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_179  = { \copy1.csr_io_decode_0_inst [31], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200859.34-200859.72" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_185  = { \copy1.csr_io_decode_0_inst [28:27], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200863.34-200863.65" *) 1'h1;
  assign \copy1._id_ctrl_decoder_T_189  = { \copy1.csr_io_decode_0_inst [31], \copy1.csr_io_decode_0_inst [6:5] } == (* src = "verilog/rocket_clean.sv:200867.34-200867.66" *) 2'h2;
  assign \copy1.id_ctrl_decoder_18  = \copy1.csr_io_decode_0_inst [6:4] == (* src = "verilog/rocket_clean.sv:200871.30-200871.62" *) 3'h4;
  assign \copy1._id_ctrl_decoder_T_206  = \copy1.csr_io_decode_0_inst [5:2] == (* src = "verilog/rocket_clean.sv:200882.34-200882.65" *) 1'h1;
  assign \copy1._id_ctrl_decoder_T_208  = { \copy1.csr_io_decode_0_inst [28], \copy1.csr_io_decode_0_inst [6:5] } == (* src = "verilog/rocket_clean.sv:200883.34-200883.72" *) 3'h6;
  assign \copy1.id_ctrl_decoder_21  = { \copy1.csr_io_decode_0_inst [25], \copy1.csr_io_decode_0_inst [6:4], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200887.30-200887.67" *) 5'h16;
  assign \copy1._id_ctrl_decoder_T_215  = ! (* src = "verilog/rocket_clean.sv:200888.34-200888.64" *) { 25'h0000000, \copy1.csr_io_decode_0_inst [6:5], 2'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_217  = { \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4] } == (* src = "verilog/rocket_clean.sv:200889.34-200889.65" *) 1'h1;
  assign \copy1._id_ctrl_decoder_T_219  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [5], \copy1.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200891.34-200891.66" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_221  = { \copy1.csr_io_decode_0_inst [5], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200893.34-200893.66" *) 2'h3;
  assign \copy1._id_ctrl_decoder_T_223  = { \copy1.csr_io_decode_0_inst [12], \copy1.csr_io_decode_0_inst [5:4] } == (* src = "verilog/rocket_clean.sv:200895.34-200895.68" *) 3'h7;
  assign \copy1._id_ctrl_decoder_T_225  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [5:4] } == (* src = "verilog/rocket_clean.sv:200897.34-200897.68" *) 3'h7;
  assign \copy1._id_ctrl_decoder_T_227  = { \copy1.csr_io_decode_0_inst [31], \copy1.csr_io_decode_0_inst [28], \copy1.csr_io_decode_0_inst [4] } == (* src = "verilog/rocket_clean.sv:200899.34-200899.72" *) 3'h5;
  assign \copy1._id_ctrl_decoder_T_235  = { \copy1.csr_io_decode_0_inst [12], \copy1.csr_io_decode_0_inst [6:4] } == (* src = "verilog/rocket_clean.sv:200903.34-200903.68" *) 4'hf;
  assign \copy1._id_ctrl_decoder_T_238  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [6:4] } == (* src = "verilog/rocket_clean.sv:200905.34-200905.68" *) 4'hf;
  assign \copy1._id_ctrl_decoder_T_241  = \copy1.csr_io_decode_0_inst [6:4] == (* src = "verilog/rocket_clean.sv:200906.34-200906.66" *) 3'h7;
  assign \copy1.id_ctrl_decoder_24  = { \copy1.csr_io_decode_0_inst [13:12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200909.30-200909.64" *) 4'h9;
  assign \copy1.id_ctrl_decoder_25  = { \copy1.csr_io_decode_0_inst [13], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200910.30-200910.61" *) 1'h1;
  assign \copy1.id_ctrl_decoder_26  = { \copy1.csr_io_decode_0_inst [14:13], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200912.30-200912.64" *) 3'h5;
  assign \copy1._id_ctrl_decoder_T_250  = { \copy1.csr_io_decode_0_inst [12], \copy1.csr_io_decode_0_inst [6], \copy1.csr_io_decode_0_inst [4:2] } == (* src = "verilog/rocket_clean.sv:200914.34-200914.68" *) 5'h11;
  assign \copy1._id_ctrl_decoder_T_252  = { \copy1.csr_io_decode_0_inst [25], \copy1.csr_io_decode_0_inst [6:5] } == (* src = "verilog/rocket_clean.sv:200916.34-200916.71" *) 3'h6;
  assign \copy1._id_ctrl_decoder_T_254  = { \copy1.csr_io_decode_0_inst [31:30], \copy1.csr_io_decode_0_inst [28], \copy1.csr_io_decode_0_inst [6:4] } == (* src = "verilog/rocket_clean.sv:200918.34-200918.72" *) 5'h15;
  assign \copy1._id_csr_en_T  = { \copy1._id_ctrl_decoder_T_241 , \copy1._id_ctrl_decoder_T_238 , \copy1._id_ctrl_decoder_T_235  } == (* src = "verilog/rocket_clean.sv:200927.24-200927.50" *) 3'h6;
  assign \copy1._id_csr_en_T_1  = { \copy1._id_ctrl_decoder_T_241 , \copy1._id_ctrl_decoder_T_238 , \copy1._id_ctrl_decoder_T_235  } == (* src = "verilog/rocket_clean.sv:200928.26-200928.52" *) 3'h7;
  assign \copy1._id_csr_en_T_2  = { \copy1._id_ctrl_decoder_T_241 , \copy1._id_ctrl_decoder_T_238 , \copy1._id_ctrl_decoder_T_235  } == (* src = "verilog/rocket_clean.sv:200929.26-200929.52" *) 3'h5;
  assign \copy1.id_system_insn  = { \copy1._id_ctrl_decoder_T_241 , \copy1._id_ctrl_decoder_T_238 , \copy1._id_ctrl_decoder_T_235  } == (* src = "verilog/rocket_clean.sv:200932.26-200932.52" *) 3'h4;
  assign \copy1.id_bypass_src_0_0  = ! (* src = "verilog/rocket_clean.sv:200933.39-200933.75" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign _0161_ = \copy1.ex_reg_inst [11:7] == (* src = "verilog/rocket_clean.sv:200971.37-200971.58" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign _0162_ = \copy1.mem_reg_inst [11:7] == (* src = "verilog/rocket_clean.sv:200972.37-200972.59" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy1.id_bypass_src_1_0  = ! (* src = "verilog/rocket_clean.sv:200974.29-200974.46" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _0163_ = \copy1.ex_reg_inst [11:7] == (* src = "verilog/rocket_clean.sv:200975.37-200975.58" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _0164_ = \copy1.mem_reg_inst [11:7] == (* src = "verilog/rocket_clean.sv:200976.37-200976.59" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _0165_ = \copy1.ex_reg_rs_lsb_0  == (* src = "verilog/rocket_clean.sv:200984.28-200984.51" *) 1'h1;
  assign _0166_ = \copy1.ex_reg_rs_lsb_0  == (* src = "verilog/rocket_clean.sv:200985.28-200985.51" *) 2'h2;
  assign _0167_ = \copy1.ex_reg_rs_lsb_0  == (* src = "verilog/rocket_clean.sv:200986.28-200986.51" *) 2'h3;
  assign _0168_ = \copy1.ex_reg_rs_lsb_1  == (* src = "verilog/rocket_clean.sv:200988.28-200988.51" *) 1'h1;
  assign _0169_ = \copy1.ex_reg_rs_lsb_1  == (* src = "verilog/rocket_clean.sv:200989.29-200989.52" *) 2'h2;
  assign _0170_ = \copy1.ex_reg_rs_lsb_1  == (* src = "verilog/rocket_clean.sv:200990.29-200990.52" *) 2'h3;
  assign \copy1._ex_imm_sign_T  = \copy1.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:200993.26-200993.49" *) 3'h5;
  assign \copy1._ex_imm_b30_20_T  = \copy1.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:200996.28-200996.51" *) 2'h2;
  assign \copy1._ex_imm_b11_T_6  = \copy1.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:201001.27-201001.50" *) 1'h1;
  assign _0171_ = \copy1.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:201004.28-201004.51" *) 2'h3;
  assign \copy1._ex_imm_b4_1_T_1  = ! (* src = "verilog/rocket_clean.sv:201006.28-201006.51" *) \copy1.ex_ctrl_sel_imm ;
  assign _0172_ = \copy1.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:201011.26-201011.49" *) 3'h4;
  assign _0173_ = 1'h1 == (* src = "verilog/rocket_clean.sv:201022.29-201022.53" *) \copy1.ex_ctrl_sel_alu1 ;
  assign _0174_ = 2'h2 == (* src = "verilog/rocket_clean.sv:201024.29-201024.53" *) \copy1.ex_ctrl_sel_alu2 ;
  assign _0175_ = 2'h3 == (* src = "verilog/rocket_clean.sv:201025.29-201025.53" *) \copy1.ex_ctrl_sel_alu2 ;
  assign \copy1._data_hazard_ex_T  = \copy1.ibuf_io_inst_0_bits_inst_rs1  == (* src = "verilog/rocket_clean.sv:201028.29-201028.50" *) \copy1.ex_reg_inst [11:7];
  assign \copy1._data_hazard_ex_T_2  = \copy1.ibuf_io_inst_0_bits_inst_rs2  == (* src = "verilog/rocket_clean.sv:201031.31-201031.52" *) \copy1.ex_reg_inst [11:7];
  assign \copy1._data_hazard_ex_T_4  = \copy1.ibuf_io_inst_0_bits_inst_rd  == (* src = "verilog/rocket_clean.sv:201033.31-201033.51" *) \copy1.ex_reg_inst [11:7];
  assign \copy1._fp_data_hazard_ex_T_4  = \copy1.ibuf_io_inst_0_bits_inst_rs3  == (* src = "verilog/rocket_clean.sv:201037.34-201037.55" *) \copy1.ex_reg_inst [11:7];
  assign \copy1._data_hazard_mem_T  = \copy1.ibuf_io_inst_0_bits_inst_rs1  == (* src = "verilog/rocket_clean.sv:201042.30-201042.52" *) \copy1.mem_reg_inst [11:7];
  assign \copy1._data_hazard_mem_T_2  = \copy1.ibuf_io_inst_0_bits_inst_rs2  == (* src = "verilog/rocket_clean.sv:201043.32-201043.54" *) \copy1.mem_reg_inst [11:7];
  assign \copy1._data_hazard_mem_T_4  = \copy1.ibuf_io_inst_0_bits_inst_rd  == (* src = "verilog/rocket_clean.sv:201044.32-201044.53" *) \copy1.mem_reg_inst [11:7];
  assign \copy1._fp_data_hazard_mem_T_4  = \copy1.ibuf_io_inst_0_bits_inst_rs3  == (* src = "verilog/rocket_clean.sv:201049.35-201049.57" *) \copy1.mem_reg_inst [11:7];
  assign \copy1._data_hazard_wb_T  = \copy1.ibuf_io_inst_0_bits_inst_rs1  == (* src = "verilog/rocket_clean.sv:201054.29-201054.50" *) \copy1.wb_reg_inst [11:7];
  assign \copy1._data_hazard_wb_T_2  = \copy1.ibuf_io_inst_0_bits_inst_rs2  == (* src = "verilog/rocket_clean.sv:201055.31-201055.52" *) \copy1.wb_reg_inst [11:7];
  assign \copy1._data_hazard_wb_T_4  = \copy1.ibuf_io_inst_0_bits_inst_rd  == (* src = "verilog/rocket_clean.sv:201056.31-201056.51" *) \copy1.wb_reg_inst [11:7];
  assign \copy1._fp_data_hazard_wb_T_4  = \copy1.ibuf_io_inst_0_bits_inst_rs3  == (* src = "verilog/rocket_clean.sv:201061.34-201061.55" *) \copy1.wb_reg_inst [11:7];
  assign _0176_ = \copy1.ll_waddr  == (* src = "verilog/rocket_clean.sv:201076.42-201076.63" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign _0177_ = \copy1.ll_waddr  == (* src = "verilog/rocket_clean.sv:201079.43-201079.64" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _0178_ = \copy1.ll_waddr  == (* src = "verilog/rocket_clean.sv:201082.43-201082.63" *) \copy1.ibuf_io_inst_0_bits_inst_rd ;
  assign _0179_ = ! (* src = "verilog/rocket_clean.sv:201116.39-201116.60" *) \copy1.csr_io_decode_0_inst [23:20];
  assign \copy1._T_42  = { \copy1.csr_io_decode_0_inst [6], \copy1._id_ctrl_decoder_T_185 , \copy1._id_ctrl_decoder_T_183 , \copy1._id_ctrl_decoder_T_173 , \copy1._id_ctrl_decoder_T_167  } == (* src = "verilog/rocket_clean.sv:201120.17-201120.44" *) 5'h14;
  assign \copy1._T_43  = { \copy1.csr_io_decode_0_inst [6], \copy1._id_ctrl_decoder_T_185 , \copy1._id_ctrl_decoder_T_183 , \copy1._id_ctrl_decoder_T_173 , \copy1._id_ctrl_decoder_T_167  } == (* src = "verilog/rocket_clean.sv:201121.17-201121.44" *) 5'h15;
  assign \copy1._T_44  = { \copy1.csr_io_decode_0_inst [6], \copy1._id_ctrl_decoder_T_185 , \copy1._id_ctrl_decoder_T_183 , \copy1._id_ctrl_decoder_T_173 , \copy1._id_ctrl_decoder_T_167  } == (* src = "verilog/rocket_clean.sv:201122.17-201122.44" *) 5'h16;
  assign \copy1._T_45  = { \copy1.csr_io_decode_0_inst [6], \copy1._id_ctrl_decoder_T_185 , \copy1._id_ctrl_decoder_T_183 , \copy1._id_ctrl_decoder_T_173 , \copy1._id_ctrl_decoder_T_167  } == (* src = "verilog/rocket_clean.sv:201123.17-201123.43" *) 3'h5;
  assign _0180_ = \copy1.rf_waddr  == (* src = "verilog/rocket_clean.sv:201139.26-201139.47" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign _0181_ = \copy1.rf_waddr  == (* src = "verilog/rocket_clean.sv:201144.26-201144.47" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign \copy1._ex_slow_bypass_T  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201155.29-201155.52" *) 3'h7;
  assign _0182_ = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201157.36-201157.60" *) 5'h14;
  assign _0183_ = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201157.63-201157.87" *) 5'h15;
  assign _0184_ = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201157.90-201157.114" *) 5'h16;
  assign \copy1._mem_reg_load_T  = ! (* src = "verilog/rocket_clean.sv:201166.27-201166.50" *) \copy1.ex_ctrl_mem_cmd ;
  assign \copy1._mem_reg_load_T_1  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201167.29-201167.53" *) 5'h10;
  assign \copy1._mem_reg_load_T_2  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201168.29-201168.52" *) 3'h6;
  assign \copy1._mem_reg_load_T_7  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201170.29-201170.52" *) 3'h4;
  assign \copy1._mem_reg_load_T_8  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201171.29-201171.52" *) 4'h9;
  assign \copy1._mem_reg_load_T_9  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201172.29-201172.52" *) 4'ha;
  assign \copy1._mem_reg_load_T_10  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201173.30-201173.53" *) 4'hb;
  assign \copy1._mem_reg_load_T_14  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201175.30-201175.53" *) 4'h8;
  assign \copy1._mem_reg_load_T_15  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201176.30-201176.53" *) 4'hc;
  assign \copy1._mem_reg_load_T_16  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201177.30-201177.53" *) 4'hd;
  assign \copy1._mem_reg_load_T_17  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201178.30-201178.53" *) 4'he;
  assign \copy1._mem_reg_load_T_18  = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201179.30-201179.53" *) 4'hf;
  assign _0185_ = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201184.31-201184.54" *) 1'h1;
  assign _0186_ = \copy1.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201184.57-201184.81" *) 5'h11;
  assign _0187_ = \copy1.ex_reg_mem_size  == (* src = "verilog/rocket_clean.sv:201191.35-201191.58" *) 2'h2;
  assign _0188_ = \copy1.ex_reg_mem_size  == (* src = "verilog/rocket_clean.sv:201192.35-201192.58" *) 1'h1;
  assign \copy1._tval_any_addr_T  = \copy1.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201219.28-201219.49" *) 2'h3;
  assign \copy1._tval_any_addr_T_1  = \copy1.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201220.30-201220.51" *) 1'h1;
  assign \copy1._tval_any_addr_T_2  = \copy1.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201221.30-201221.51" *) 4'hc;
  assign \copy1._tval_any_addr_T_3  = \copy1.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201222.30-201222.52" *) 5'h14;
  assign \copy1.tval_inst  = \copy1.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201225.21-201225.42" *) 2'h2;
  assign _0189_ = ! (* src = "verilog/rocket_clean.sv:201229.17-201229.39" *) $signed(\copy1.wb_reg_wdata [63:39]);
  assign _0190_ = $signed(\copy1.wb_reg_wdata [63:39]) == (* src = "verilog/rocket_clean.sv:201229.42-201229.65" *) $signed(1'h1);
  assign _0191_ = 1'h1 == (* src = "verilog/rocket_clean.sv:201261.70-201261.114" *) { \copy1.mem_reg_inst [19:18], \copy1.mem_reg_inst [16:15] };
  assign _0192_ = ! (* src = "verilog/rocket_clean.sv:201267.17-201267.39" *) $signed(\copy1._ex_op1_T [63:39]);
  assign _0193_ = $signed(\copy1._ex_op1_T [63:39]) == (* src = "verilog/rocket_clean.sv:201267.42-201267.65" *) $signed(1'h1);
  assign _0194_ = ! (* src = "verilog/rocket_clean.sv:201268.19-201268.43" *) \copy1.csr_io_time [4:0];
  assign _0195_ = ! (* src = "verilog/rocket_clean.sv:201517.32-201517.56" *) \copy1.rf_id_rs_MPORT_addr ;
  assign _0196_ = ! (* src = "verilog/rocket_clean.sv:201525.35-201525.61" *) \copy1.rf_id_rs_MPORT_1_addr ;
  assign _0197_ = 1'h1 == (* src = "verilog/rocket_clean.sv:201690.23-201690.47" *) \copy1.ex_ctrl_sel_alu2 ;
  assign _0198_ = 2'h2 == (* src = "verilog/rocket_clean.sv:201691.23-201691.47" *) \copy1.ex_ctrl_sel_alu1 ;
  assign _0199_ = ! (* src = "verilog/rocket_clean.sv:202005.15-202005.38" *) \copy1.ex_reg_mem_size ;
  assign _0200_ = \copy1.ex_reg_mem_size  < (* src = "verilog/rocket_clean.sv:201156.52-201156.74" *) 2'h2;
  assign _0201_ = { \copy1._mem_npc_T_4 [39:1], 1'h0 } != (* src = "verilog/rocket_clean.sv:200479.74-200479.95" *) \copy1.ibuf_io_pc ;
  assign _0202_ = { \copy1._mem_npc_T_4 [39:1], 1'h0 } != (* src = "verilog/rocket_clean.sv:200480.39-200480.59" *) \copy1.ex_reg_pc ;
  assign _0203_ = \copy1.ex_ctrl_sel_imm  != (* src = "verilog/rocket_clean.sv:201014.32-201014.55" *) 2'h2;
  assign _0204_ = \copy1.ex_ctrl_sel_imm  != (* src = "verilog/rocket_clean.sv:201014.58-201014.81" *) 2'h3;
  assign \copy1._T_144  = | (* src = "verilog/rocket_clean.sv:201026.18-201026.35" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy1._T_146  = | (* src = "verilog/rocket_clean.sv:201029.18-201029.35" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _0205_ = | (* src = "verilog/rocket_clean.sv:201032.39-201032.55" *) \copy1.ibuf_io_inst_0_bits_inst_rd ;
  assign _0206_ = | (* src = "verilog/rocket_clean.sv:201036.28-201036.47" *) \copy1.ex_ctrl_csr ;
  assign _0207_ = | (* src = "verilog/rocket_clean.sv:201048.29-201048.49" *) \copy1.mem_ctrl_csr ;
  assign _0208_ = | (* src = "verilog/rocket_clean.sv:201136.31-201136.50" *) \copy1.wb_ctrl_csr ;
  assign _0209_ = | (* src = "verilog/rocket_clean.sv:201140.26-201140.42" *) \copy1.rf_waddr ;
  assign \copy1._take_pc_mem_T  = ~ (* src = "verilog/rocket_clean.sv:200452.26-200452.39" *) \copy1.mem_reg_xcpt ;
  assign _0210_ = ~ (* src = "verilog/rocket_clean.sv:200456.82-200456.100" *) \copy1.mem_reg_wdata [38];
  assign \copy1._id_csr_flush_T  = ~ (* src = "verilog/rocket_clean.sv:200934.27-200934.38" *) \copy1.id_csr_ren ;
  assign _0211_ = ~ (* src = "verilog/rocket_clean.sv:200936.53-200936.75" *) \copy1.csr_io_status_isa [12];
  assign _0212_ = ~ (* src = "verilog/rocket_clean.sv:200937.32-200937.50" *) \copy1.id_ctrl_decoder_0 ;
  assign _0213_ = ~ (* src = "verilog/rocket_clean.sv:200938.53-200938.74" *) \copy1.csr_io_status_isa [0];
  assign _0214_ = ~ (* src = "verilog/rocket_clean.sv:200942.54-200942.75" *) \copy1.csr_io_status_isa [3];
  assign \copy1._id_illegal_insn_T_18  = ~ (* src = "verilog/rocket_clean.sv:200944.33-200944.54" *) \copy1.csr_io_status_isa [2];
  assign _0215_ = ~ (* src = "verilog/rocket_clean.sv:200954.23-200954.39" *) \copy1.io_dmem_ordered ;
  assign _0216_ = ~ (* src = "verilog/rocket_clean.sv:200969.48-200969.61" *) \copy1.mem_ctrl_mem ;
  assign _0217_ = ~ (* src = "verilog/rocket_clean.sv:201059.40-201059.59" *) \copy1.io_dmem_resp_valid ;
  assign \copy1.dmem_resp_xpu  = ~ (* src = "verilog/rocket_clean.sv:201071.25-201071.50" *) \copy1.io_dmem_resp_bits_tag [0];
  assign _0218_ = ~ (* src = "verilog/rocket_clean.sv:201077.58-201077.80" *) \copy1._id_sboard_hazard_T_3 ;
  assign _0219_ = ~ (* src = "verilog/rocket_clean.sv:201080.61-201080.84" *) \copy1._id_sboard_hazard_T_10 ;
  assign _0220_ = ~ (* src = "verilog/rocket_clean.sv:201083.62-201083.85" *) \copy1._id_sboard_hazard_T_17 ;
  assign _0221_ = ~ (* src = "verilog/rocket_clean.sv:201088.65-201088.81" *) \copy1.io_fpu_fcsr_rdy ;
  assign \copy1._dcache_blocked_T  = ~ (* src = "verilog/rocket_clean.sv:201100.29-201100.48" *) \copy1.io_dmem_perf_grant ;
  assign \copy1._ctrl_stalld_T_17  = ~ (* src = "verilog/rocket_clean.sv:201105.29-201105.36" *) \copy1.wb_wxd ;
  assign _0222_ = ~ (* src = "verilog/rocket_clean.sv:201106.51-201106.100" *) _0510_;
  assign _0223_ = ~ (* src = "verilog/rocket_clean.sv:201111.22-201111.43" *) \copy1.ibuf_io_inst_0_valid ;
  assign \copy1._ex_reg_valid_T  = ~ (* src = "verilog/rocket_clean.sv:201113.27-201113.38" *) \copy1.ctrl_killd ;
  assign \copy1._ex_reg_replay_T  = ~ (* src = "verilog/rocket_clean.sv:201114.28-201114.43" *) \copy1.take_pc_mem_wb ;
  assign _0224_ = ~ (* src = "verilog/rocket_clean.sv:201129.35-201129.52" *) \copy1.replay_wb_common ;
  assign _0225_ = ~ (* src = "verilog/rocket_clean.sv:201129.55-201129.63" *) \copy1.csr_io_exception ;
  assign \copy1._replay_ex_structural_T  = ~ (* src = "verilog/rocket_clean.sv:201149.35-201149.53" *) \copy1.io_dmem_req_ready ;
  assign _0226_ = ~ (* src = "verilog/rocket_clean.sv:201150.51-201150.68" *) \copy1.div_io_req_ready ;
  assign _0227_ = ~ (* src = "verilog/rocket_clean.sv:201154.51-201154.64" *) \copy1.ex_reg_valid ;
  assign _0228_ = ~ (* src = "verilog/rocket_clean.sv:201160.67-201160.82" *) \copy1.mem_reg_sfence ;
  assign \copy1._mem_reg_valid_T  = ~ (* src = "verilog/rocket_clean.sv:201165.28-201165.39" *) \copy1.ctrl_killx ;
  assign _0229_ = ~ (* src = "verilog/rocket_clean.sv:201207.70-201207.84" *) \copy1.mem_reg_valid ;
  assign \copy1._wb_reg_valid_T  = ~ (* src = "verilog/rocket_clean.sv:201210.27-201210.38" *) \copy1.ctrl_killm ;
  assign \copy1._wb_reg_replay_T  = ~ (* src = "verilog/rocket_clean.sv:201211.28-201211.39" *) \copy1.take_pc_wb ;
  assign \copy1.tval_dmem_addr  = ~ (* src = "verilog/rocket_clean.sv:201218.26-201218.38" *) \copy1.wb_reg_xcpt ;
  assign _0230_ = ~ (* src = "verilog/rocket_clean.sv:201229.87-201229.104" *) \copy1.wb_reg_wdata [38];
  assign \copy1._csr_io_rw_cmd_T_1  = ~ (* src = "verilog/rocket_clean.sv:201234.35-201234.52" *) \copy1._csr_io_rw_cmd_T ;
  assign \copy1._T_152  = ~ (* src = "verilog/rocket_clean.sv:201237.24-201237.31" *) \copy1._T_151 ;
  assign \copy1._id_stall_fpu_T_10  = ~ (* src = "verilog/rocket_clean.sv:201250.36-201250.54" *) \copy1._id_stall_fpu_T_9 ;
  assign \copy1._id_stall_fpu_T_15  = ~ (* src = "verilog/rocket_clean.sv:201255.36-201255.55" *) \copy1._id_stall_fpu_T_14 ;
  assign \copy1._io_imem_btb_update_bits_pc_T  = ~ (* src = "verilog/rocket_clean.sv:201263.47-201263.77" *) \copy1.mem_reg_pc [38:0];
  assign _0231_ = ~ (* src = "verilog/rocket_clean.sv:201267.91-201267.112" *) \copy1.alu_io_adder_out [38];
  assign \copy1.rf_id_rs_MPORT_addr  = ~ (* src = "verilog/rocket_clean.sv:201514.32-201514.42" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy1.rf_id_rs_MPORT_1_addr  = ~ (* src = "verilog/rocket_clean.sv:201522.34-201522.44" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _0232_ = ~ (* src = "verilog/rocket_clean.sv:201542.89-201542.97" *) \copy1.mem_cfi ;
  assign \copy1.io_imem_bht_update_bits_pc  = ~ (* src = "verilog/rocket_clean.sv:201544.39-201544.71" *) { \copy1._io_imem_btb_update_bits_pc_T [38:2], 2'h3 };
  assign _0233_ = ~ (* src = "verilog/rocket_clean.sv:201555.66-201555.82" *) \copy1.io_dmem_s2_nack ;
  assign \copy1.io_dmem_req_bits_signed  = ~ (* src = "verilog/rocket_clean.sv:201561.36-201561.52" *) \copy1.ex_reg_inst [14];
  assign \copy1.ibuf_io_inst_0_ready  = ~ (* src = "verilog/rocket_clean.sv:201652.33-201652.45" *) \copy1.ctrl_stalld ;
  assign _0234_ = ~ (* src = "verilog/rocket_clean.sv:202071.40-202071.50" *) \copy1.do_bypass ;
  assign _0235_ = ~ (* src = "verilog/rocket_clean.sv:202080.31-202080.43" *) \copy1.do_bypass_1 ;
  assign \copy1.replay_wb_common  = \copy1.io_dmem_s2_nack  | (* src = "verilog/rocket_clean.sv:200442.28-200442.59" *) \copy1.wb_reg_replay ;
  assign _0236_ = \copy1.wb_reg_xcpt  | (* src = "verilog/rocket_clean.sv:200450.19-200450.38" *) \copy1._T_97 ;
  assign _0237_ = _0236_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.46" *) \copy1._T_99 ;
  assign _0238_ = _0237_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.55" *) \copy1._T_105 ;
  assign _0239_ = _0238_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.64" *) \copy1._T_107 ;
  assign _0240_ = _0239_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.73" *) \copy1._T_109 ;
  assign \copy1.csr_io_exception  = _0240_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.82" *) \copy1._T_111 ;
  assign _0241_ = \copy1.replay_wb_common  | (* src = "verilog/rocket_clean.sv:200451.22-200451.48" *) \copy1.csr_io_exception ;
  assign _0242_ = _0241_ | (* src = "verilog/rocket_clean.sv:200451.22-200451.62" *) \copy1.csr_io_eret ;
  assign \copy1.take_pc_wb  = _0242_ | (* src = "verilog/rocket_clean.sv:200451.22-200451.82" *) \copy1.wb_reg_flush_pipe ;
  assign _0243_ = \copy1.ex_reg_valid  | (* src = "verilog/rocket_clean.sv:200453.23-200453.51" *) \copy1.ex_reg_replay ;
  assign \copy1.ex_pc_valid  = _0243_ | (* src = "verilog/rocket_clean.sv:200453.23-200453.75" *) \copy1.ex_reg_xcpt_interrupt ;
  assign _0244_ = _0159_ | (* src = "verilog/rocket_clean.sv:200456.15-200456.59" *) _0160_;
  assign _0245_ = \copy1.mem_ctrl_jalr  | (* src = "verilog/rocket_clean.sv:200477.30-200477.60" *) \copy1.mem_reg_sfence ;
  assign _0246_ = \copy1.ibuf_io_inst_0_valid  | (* src = "verilog/rocket_clean.sv:200479.30-200479.71" *) \copy1.io_imem_resp_valid ;
  assign _0247_ = \copy1.mem_wrong_npc  | (* src = "verilog/rocket_clean.sv:200481.56-200481.86" *) \copy1.mem_reg_sfence ;
  assign \copy1.take_pc_mem_wb  = \copy1.take_pc_wb  | (* src = "verilog/rocket_clean.sv:200482.26-200482.50" *) \copy1.take_pc_mem ;
  assign _0248_ = \copy1._id_ctrl_decoder_bit_T_1  | (* src = "verilog/rocket_clean.sv:200656.38-200656.89" *) \copy1._id_ctrl_decoder_bit_T_3 ;
  assign _0249_ = _0248_ | (* src = "verilog/rocket_clean.sv:200656.38-200656.116" *) \copy1._id_ctrl_decoder_bit_T_5 ;
  assign _0250_ = _0249_ | (* src = "verilog/rocket_clean.sv:200656.38-200657.29" *) \copy1._id_ctrl_decoder_bit_T_7 ;
  assign _0251_ = _0250_ | (* src = "verilog/rocket_clean.sv:200656.38-200657.56" *) \copy1._id_ctrl_decoder_bit_T_9 ;
  assign _0252_ = _0251_ | (* src = "verilog/rocket_clean.sv:200656.38-200657.84" *) \copy1._id_ctrl_decoder_bit_T_11 ;
  assign _0253_ = _0252_ | (* src = "verilog/rocket_clean.sv:200656.38-200657.112" *) \copy1._id_ctrl_decoder_bit_T_13 ;
  assign _0254_ = _0253_ | (* src = "verilog/rocket_clean.sv:200656.38-200658.30" *) \copy1._id_ctrl_decoder_bit_T_15 ;
  assign _0255_ = _0254_ | (* src = "verilog/rocket_clean.sv:200656.38-200658.58" *) \copy1._id_ctrl_decoder_bit_T_17 ;
  assign _0256_ = _0255_ | (* src = "verilog/rocket_clean.sv:200656.38-200658.86" *) \copy1._id_ctrl_decoder_bit_T_19 ;
  assign _0257_ = _0256_ | (* src = "verilog/rocket_clean.sv:200656.38-200658.114" *) \copy1._id_ctrl_decoder_bit_T_21 ;
  assign _0258_ = _0257_ | (* src = "verilog/rocket_clean.sv:200656.38-200659.30" *) \copy1._id_ctrl_decoder_bit_T_23 ;
  assign _0259_ = _0258_ | (* src = "verilog/rocket_clean.sv:200656.38-200659.58" *) \copy1._id_ctrl_decoder_bit_T_25 ;
  assign _0260_ = _0259_ | (* src = "verilog/rocket_clean.sv:200656.38-200659.86" *) \copy1._id_ctrl_decoder_bit_T_27 ;
  assign _0261_ = _0260_ | (* src = "verilog/rocket_clean.sv:200656.38-200659.114" *) \copy1._id_ctrl_decoder_bit_T_29 ;
  assign _0262_ = _0261_ | (* src = "verilog/rocket_clean.sv:200656.38-200660.30" *) \copy1._id_ctrl_decoder_bit_T_31 ;
  assign _0263_ = _0262_ | (* src = "verilog/rocket_clean.sv:200656.38-200660.58" *) \copy1._id_ctrl_decoder_bit_T_33 ;
  assign _0264_ = _0263_ | (* src = "verilog/rocket_clean.sv:200656.38-200660.86" *) \copy1._id_ctrl_decoder_bit_T_35 ;
  assign _0265_ = _0264_ | (* src = "verilog/rocket_clean.sv:200656.38-200660.114" *) \copy1._id_ctrl_decoder_bit_T_37 ;
  assign _0266_ = _0265_ | (* src = "verilog/rocket_clean.sv:200656.38-200661.30" *) \copy1._id_ctrl_decoder_bit_T_39 ;
  assign _0267_ = _0266_ | (* src = "verilog/rocket_clean.sv:200656.38-200661.58" *) \copy1._id_ctrl_decoder_bit_T_41 ;
  assign _0268_ = _0267_ | (* src = "verilog/rocket_clean.sv:200656.38-200661.86" *) \copy1._id_ctrl_decoder_bit_T_43 ;
  assign _0269_ = _0268_ | (* src = "verilog/rocket_clean.sv:200656.38-200661.114" *) \copy1._id_ctrl_decoder_bit_T_45 ;
  assign _0270_ = _0269_ | (* src = "verilog/rocket_clean.sv:200656.38-200662.30" *) \copy1._id_ctrl_decoder_bit_T_47 ;
  assign _0271_ = _0270_ | (* src = "verilog/rocket_clean.sv:200656.38-200662.58" *) \copy1._id_ctrl_decoder_bit_T_49 ;
  assign _0272_ = _0271_ | (* src = "verilog/rocket_clean.sv:200656.38-200662.86" *) \copy1._id_ctrl_decoder_bit_T_51 ;
  assign _0273_ = _0272_ | (* src = "verilog/rocket_clean.sv:200656.38-200662.114" *) \copy1._id_ctrl_decoder_bit_T_53 ;
  assign _0274_ = _0273_ | (* src = "verilog/rocket_clean.sv:200656.38-200663.30" *) \copy1._id_ctrl_decoder_bit_T_55 ;
  assign _0275_ = _0274_ | (* src = "verilog/rocket_clean.sv:200656.38-200663.58" *) \copy1._id_ctrl_decoder_bit_T_57 ;
  assign _0276_ = _0275_ | (* src = "verilog/rocket_clean.sv:200656.38-200663.86" *) \copy1._id_ctrl_decoder_bit_T_59 ;
  assign \copy1._id_ctrl_decoder_bit_T_347  = _0276_ | (* src = "verilog/rocket_clean.sv:200656.38-200663.114" *) \copy1._id_ctrl_decoder_bit_T_61 ;
  assign _0277_ = \copy1._id_ctrl_decoder_bit_T_347  | (* src = "verilog/rocket_clean.sv:200664.38-200664.92" *) \copy1._id_ctrl_decoder_bit_T_63 ;
  assign _0278_ = _0277_ | (* src = "verilog/rocket_clean.sv:200664.38-200664.120" *) \copy1._id_ctrl_decoder_bit_T_65 ;
  assign _0279_ = _0278_ | (* src = "verilog/rocket_clean.sv:200664.38-200665.33" *) \copy1._id_ctrl_decoder_bit_T_67 ;
  assign _0280_ = _0279_ | (* src = "verilog/rocket_clean.sv:200664.38-200665.61" *) \copy1._id_ctrl_decoder_bit_T_69 ;
  assign _0281_ = _0280_ | (* src = "verilog/rocket_clean.sv:200664.38-200665.89" *) \copy1._id_ctrl_decoder_bit_T_71 ;
  assign _0282_ = _0281_ | (* src = "verilog/rocket_clean.sv:200664.38-200665.117" *) \copy1._id_ctrl_decoder_bit_T_73 ;
  assign _0283_ = _0282_ | (* src = "verilog/rocket_clean.sv:200664.38-200666.30" *) \copy1._id_ctrl_decoder_bit_T_75 ;
  assign _0284_ = _0283_ | (* src = "verilog/rocket_clean.sv:200664.38-200666.58" *) \copy1._id_ctrl_decoder_bit_T_77 ;
  assign _0285_ = _0284_ | (* src = "verilog/rocket_clean.sv:200664.38-200666.86" *) \copy1._id_ctrl_decoder_bit_T_79 ;
  assign _0286_ = _0285_ | (* src = "verilog/rocket_clean.sv:200664.38-200666.114" *) \copy1._id_ctrl_decoder_bit_T_81 ;
  assign _0287_ = _0286_ | (* src = "verilog/rocket_clean.sv:200664.38-200667.30" *) \copy1._id_ctrl_decoder_bit_T_83 ;
  assign _0288_ = _0287_ | (* src = "verilog/rocket_clean.sv:200664.38-200667.58" *) \copy1._id_ctrl_decoder_bit_T_85 ;
  assign _0289_ = _0288_ | (* src = "verilog/rocket_clean.sv:200664.38-200667.86" *) \copy1._id_ctrl_decoder_bit_T_87 ;
  assign _0290_ = _0289_ | (* src = "verilog/rocket_clean.sv:200664.38-200667.114" *) \copy1._id_ctrl_decoder_bit_T_89 ;
  assign _0291_ = _0290_ | (* src = "verilog/rocket_clean.sv:200664.38-200668.30" *) \copy1._id_ctrl_decoder_bit_T_91 ;
  assign _0292_ = _0291_ | (* src = "verilog/rocket_clean.sv:200664.38-200668.58" *) \copy1._id_ctrl_decoder_bit_T_93 ;
  assign _0293_ = _0292_ | (* src = "verilog/rocket_clean.sv:200664.38-200668.86" *) \copy1._id_ctrl_decoder_bit_T_95 ;
  assign _0294_ = _0293_ | (* src = "verilog/rocket_clean.sv:200664.38-200668.114" *) \copy1._id_ctrl_decoder_bit_T_97 ;
  assign _0295_ = _0294_ | (* src = "verilog/rocket_clean.sv:200664.38-200669.30" *) \copy1._id_ctrl_decoder_bit_T_99 ;
  assign _0296_ = _0295_ | (* src = "verilog/rocket_clean.sv:200664.38-200669.59" *) \copy1._id_ctrl_decoder_bit_T_101 ;
  assign _0297_ = _0296_ | (* src = "verilog/rocket_clean.sv:200664.38-200669.88" *) \copy1._id_ctrl_decoder_bit_T_103 ;
  assign _0298_ = _0297_ | (* src = "verilog/rocket_clean.sv:200664.38-200669.117" *) \copy1._id_ctrl_decoder_bit_T_105 ;
  assign _0299_ = _0298_ | (* src = "verilog/rocket_clean.sv:200664.38-200670.31" *) \copy1._id_ctrl_decoder_bit_T_107 ;
  assign _0300_ = _0299_ | (* src = "verilog/rocket_clean.sv:200664.38-200670.60" *) \copy1._id_ctrl_decoder_bit_T_109 ;
  assign _0301_ = _0300_ | (* src = "verilog/rocket_clean.sv:200664.38-200670.89" *) \copy1._id_ctrl_decoder_bit_T_111 ;
  assign _0302_ = _0301_ | (* src = "verilog/rocket_clean.sv:200664.38-200670.118" *) \copy1._id_ctrl_decoder_bit_T_113 ;
  assign _0303_ = _0302_ | (* src = "verilog/rocket_clean.sv:200664.38-200671.31" *) \copy1._id_ctrl_decoder_bit_T_115 ;
  assign _0304_ = _0303_ | (* src = "verilog/rocket_clean.sv:200664.38-200671.60" *) \copy1._id_ctrl_decoder_bit_T_117 ;
  assign _0305_ = _0304_ | (* src = "verilog/rocket_clean.sv:200664.38-200671.89" *) \copy1._id_ctrl_decoder_bit_T_119 ;
  assign \copy1._id_ctrl_decoder_bit_T_377  = _0305_ | (* src = "verilog/rocket_clean.sv:200664.38-200671.118" *) \copy1._id_ctrl_decoder_bit_T_121 ;
  assign _0306_ = \copy1._id_ctrl_decoder_bit_T_377  | (* src = "verilog/rocket_clean.sv:200672.38-200672.93" *) \copy1._id_ctrl_decoder_bit_T_123 ;
  assign _0307_ = _0306_ | (* src = "verilog/rocket_clean.sv:200672.38-200673.31" *) \copy1._id_ctrl_decoder_bit_T_125 ;
  assign _0308_ = _0307_ | (* src = "verilog/rocket_clean.sv:200672.38-200673.60" *) \copy1._id_ctrl_decoder_bit_T_127 ;
  assign _0309_ = _0308_ | (* src = "verilog/rocket_clean.sv:200672.38-200673.89" *) \copy1._id_ctrl_decoder_bit_T_129 ;
  assign _0310_ = _0309_ | (* src = "verilog/rocket_clean.sv:200672.38-200673.118" *) \copy1._id_ctrl_decoder_bit_T_131 ;
  assign _0311_ = _0310_ | (* src = "verilog/rocket_clean.sv:200672.38-200674.31" *) \copy1._id_ctrl_decoder_bit_T_133 ;
  assign _0312_ = _0311_ | (* src = "verilog/rocket_clean.sv:200672.38-200674.60" *) \copy1._id_ctrl_decoder_bit_T_135 ;
  assign _0313_ = _0312_ | (* src = "verilog/rocket_clean.sv:200672.38-200674.89" *) \copy1._id_ctrl_decoder_bit_T_137 ;
  assign _0314_ = _0313_ | (* src = "verilog/rocket_clean.sv:200672.38-200674.118" *) \copy1._id_ctrl_decoder_bit_T_139 ;
  assign _0315_ = _0314_ | (* src = "verilog/rocket_clean.sv:200672.38-200675.31" *) \copy1._id_ctrl_decoder_bit_T_141 ;
  assign _0316_ = _0315_ | (* src = "verilog/rocket_clean.sv:200672.38-200675.60" *) \copy1._id_ctrl_decoder_bit_T_143 ;
  assign _0317_ = _0316_ | (* src = "verilog/rocket_clean.sv:200672.38-200675.89" *) \copy1._id_ctrl_decoder_bit_T_145 ;
  assign _0318_ = _0317_ | (* src = "verilog/rocket_clean.sv:200672.38-200675.118" *) \copy1._id_ctrl_decoder_bit_T_147 ;
  assign _0319_ = _0318_ | (* src = "verilog/rocket_clean.sv:200672.38-200676.31" *) \copy1._id_ctrl_decoder_bit_T_149 ;
  assign _0320_ = _0319_ | (* src = "verilog/rocket_clean.sv:200672.38-200676.60" *) \copy1._id_ctrl_decoder_bit_T_151 ;
  assign _0321_ = _0320_ | (* src = "verilog/rocket_clean.sv:200672.38-200676.89" *) \copy1._id_ctrl_decoder_bit_T_153 ;
  assign _0322_ = _0321_ | (* src = "verilog/rocket_clean.sv:200672.38-200676.118" *) \copy1._id_ctrl_decoder_bit_T_155 ;
  assign _0323_ = _0322_ | (* src = "verilog/rocket_clean.sv:200672.38-200677.31" *) \copy1._id_ctrl_decoder_bit_T_157 ;
  assign _0324_ = _0323_ | (* src = "verilog/rocket_clean.sv:200672.38-200677.60" *) \copy1._id_ctrl_decoder_bit_T_159 ;
  assign _0325_ = _0324_ | (* src = "verilog/rocket_clean.sv:200672.38-200677.89" *) \copy1._id_ctrl_decoder_bit_T_161 ;
  assign _0326_ = _0325_ | (* src = "verilog/rocket_clean.sv:200672.38-200677.118" *) \copy1._id_ctrl_decoder_bit_T_163 ;
  assign _0327_ = _0326_ | (* src = "verilog/rocket_clean.sv:200672.38-200678.31" *) \copy1._id_ctrl_decoder_bit_T_165 ;
  assign _0328_ = _0327_ | (* src = "verilog/rocket_clean.sv:200672.38-200678.60" *) \copy1._id_ctrl_decoder_bit_T_167 ;
  assign _0329_ = _0328_ | (* src = "verilog/rocket_clean.sv:200672.38-200678.89" *) \copy1._id_ctrl_decoder_bit_T_169 ;
  assign _0330_ = _0329_ | (* src = "verilog/rocket_clean.sv:200672.38-200678.118" *) \copy1._id_ctrl_decoder_bit_T_171 ;
  assign _0331_ = _0330_ | (* src = "verilog/rocket_clean.sv:200672.38-200679.31" *) \copy1._id_ctrl_decoder_bit_T_173 ;
  assign _0332_ = _0331_ | (* src = "verilog/rocket_clean.sv:200672.38-200679.60" *) \copy1._id_ctrl_decoder_bit_T_175 ;
  assign _0333_ = _0332_ | (* src = "verilog/rocket_clean.sv:200672.38-200679.89" *) \copy1._id_ctrl_decoder_bit_T_177 ;
  assign _0334_ = _0333_ | (* src = "verilog/rocket_clean.sv:200672.38-200679.118" *) \copy1._id_ctrl_decoder_bit_T_179 ;
  assign \copy1._id_ctrl_decoder_bit_T_407  = _0334_ | (* src = "verilog/rocket_clean.sv:200672.38-200680.31" *) \copy1._id_ctrl_decoder_bit_T_181 ;
  assign _0335_ = \copy1._id_ctrl_decoder_bit_T_407  | (* src = "verilog/rocket_clean.sv:200681.38-200681.93" *) \copy1._id_ctrl_decoder_bit_T_183 ;
  assign _0336_ = _0335_ | (* src = "verilog/rocket_clean.sv:200681.38-200682.31" *) \copy1._id_ctrl_decoder_bit_T_185 ;
  assign _0337_ = _0336_ | (* src = "verilog/rocket_clean.sv:200681.38-200682.60" *) \copy1._id_ctrl_decoder_bit_T_187 ;
  assign _0338_ = _0337_ | (* src = "verilog/rocket_clean.sv:200681.38-200682.89" *) \copy1._id_ctrl_decoder_bit_T_189 ;
  assign _0339_ = _0338_ | (* src = "verilog/rocket_clean.sv:200681.38-200682.118" *) \copy1._id_ctrl_decoder_bit_T_191 ;
  assign _0340_ = _0339_ | (* src = "verilog/rocket_clean.sv:200681.38-200683.31" *) \copy1._id_ctrl_decoder_bit_T_193 ;
  assign _0341_ = _0340_ | (* src = "verilog/rocket_clean.sv:200681.38-200683.60" *) \copy1._id_ctrl_decoder_bit_T_195 ;
  assign _0342_ = _0341_ | (* src = "verilog/rocket_clean.sv:200681.38-200683.89" *) \copy1._id_ctrl_decoder_bit_T_197 ;
  assign _0343_ = _0342_ | (* src = "verilog/rocket_clean.sv:200681.38-200683.118" *) \copy1._id_ctrl_decoder_bit_T_199 ;
  assign _0344_ = _0343_ | (* src = "verilog/rocket_clean.sv:200681.38-200684.31" *) \copy1._id_ctrl_decoder_bit_T_201 ;
  assign _0345_ = _0344_ | (* src = "verilog/rocket_clean.sv:200681.38-200684.60" *) \copy1._id_ctrl_decoder_bit_T_203 ;
  assign _0346_ = _0345_ | (* src = "verilog/rocket_clean.sv:200681.38-200684.89" *) \copy1._id_ctrl_decoder_bit_T_205 ;
  assign _0347_ = _0346_ | (* src = "verilog/rocket_clean.sv:200681.38-200684.118" *) \copy1._id_ctrl_decoder_bit_T_207 ;
  assign _0348_ = _0347_ | (* src = "verilog/rocket_clean.sv:200681.38-200685.31" *) \copy1._id_ctrl_decoder_bit_T_209 ;
  assign _0349_ = _0348_ | (* src = "verilog/rocket_clean.sv:200681.38-200685.60" *) \copy1._id_ctrl_decoder_bit_T_211 ;
  assign _0350_ = _0349_ | (* src = "verilog/rocket_clean.sv:200681.38-200685.89" *) \copy1._id_ctrl_decoder_bit_T_213 ;
  assign _0351_ = _0350_ | (* src = "verilog/rocket_clean.sv:200681.38-200685.118" *) \copy1._id_ctrl_decoder_bit_T_215 ;
  assign _0352_ = _0351_ | (* src = "verilog/rocket_clean.sv:200681.38-200686.31" *) \copy1._id_ctrl_decoder_bit_T_217 ;
  assign _0353_ = _0352_ | (* src = "verilog/rocket_clean.sv:200681.38-200686.60" *) \copy1._id_ctrl_decoder_bit_T_219 ;
  assign _0354_ = _0353_ | (* src = "verilog/rocket_clean.sv:200681.38-200686.89" *) \copy1._id_ctrl_decoder_bit_T_221 ;
  assign _0355_ = _0354_ | (* src = "verilog/rocket_clean.sv:200681.38-200686.118" *) \copy1._id_ctrl_decoder_bit_T_223 ;
  assign _0356_ = _0355_ | (* src = "verilog/rocket_clean.sv:200681.38-200687.31" *) \copy1._id_ctrl_decoder_bit_T_225 ;
  assign _0357_ = _0356_ | (* src = "verilog/rocket_clean.sv:200681.38-200687.60" *) \copy1._id_ctrl_decoder_bit_T_226 ;
  assign _0358_ = _0357_ | (* src = "verilog/rocket_clean.sv:200681.38-200687.89" *) \copy1._id_ctrl_decoder_bit_T_227 ;
  assign _0359_ = _0358_ | (* src = "verilog/rocket_clean.sv:200681.38-200687.118" *) \copy1._id_ctrl_decoder_bit_T_229 ;
  assign _0360_ = _0359_ | (* src = "verilog/rocket_clean.sv:200681.38-200688.31" *) \copy1._id_ctrl_decoder_bit_T_231 ;
  assign _0361_ = _0360_ | (* src = "verilog/rocket_clean.sv:200681.38-200688.60" *) \copy1._id_ctrl_decoder_bit_T_233 ;
  assign _0362_ = _0361_ | (* src = "verilog/rocket_clean.sv:200681.38-200688.89" *) \copy1._id_ctrl_decoder_bit_T_235 ;
  assign _0363_ = _0362_ | (* src = "verilog/rocket_clean.sv:200681.38-200688.118" *) \copy1._id_ctrl_decoder_bit_T_237 ;
  assign \copy1._id_ctrl_decoder_bit_T_437  = _0363_ | (* src = "verilog/rocket_clean.sv:200681.38-200689.31" *) \copy1._id_ctrl_decoder_bit_T_239 ;
  assign _0364_ = \copy1._id_ctrl_decoder_bit_T_437  | (* src = "verilog/rocket_clean.sv:200690.38-200690.93" *) \copy1._id_ctrl_decoder_bit_T_241 ;
  assign _0365_ = _0364_ | (* src = "verilog/rocket_clean.sv:200690.38-200691.31" *) \copy1._id_ctrl_decoder_bit_T_243 ;
  assign _0366_ = _0365_ | (* src = "verilog/rocket_clean.sv:200690.38-200691.60" *) \copy1._id_ctrl_decoder_bit_T_245 ;
  assign _0367_ = _0366_ | (* src = "verilog/rocket_clean.sv:200690.38-200691.89" *) \copy1._id_ctrl_decoder_bit_T_247 ;
  assign _0368_ = _0367_ | (* src = "verilog/rocket_clean.sv:200690.38-200691.118" *) \copy1._id_ctrl_decoder_bit_T_249 ;
  assign _0369_ = _0368_ | (* src = "verilog/rocket_clean.sv:200690.38-200692.31" *) \copy1._id_ctrl_decoder_bit_T_251 ;
  assign _0370_ = _0369_ | (* src = "verilog/rocket_clean.sv:200690.38-200692.60" *) \copy1._id_ctrl_decoder_bit_T_253 ;
  assign _0371_ = _0370_ | (* src = "verilog/rocket_clean.sv:200690.38-200692.89" *) \copy1._id_ctrl_decoder_bit_T_255 ;
  assign _0372_ = _0371_ | (* src = "verilog/rocket_clean.sv:200690.38-200692.118" *) \copy1._id_ctrl_decoder_bit_T_257 ;
  assign _0373_ = _0372_ | (* src = "verilog/rocket_clean.sv:200690.38-200693.31" *) \copy1._id_ctrl_decoder_bit_T_259 ;
  assign _0374_ = _0373_ | (* src = "verilog/rocket_clean.sv:200690.38-200693.60" *) \copy1._id_ctrl_decoder_bit_T_261 ;
  assign _0375_ = _0374_ | (* src = "verilog/rocket_clean.sv:200690.38-200693.89" *) \copy1._id_ctrl_decoder_bit_T_263 ;
  assign _0376_ = _0375_ | (* src = "verilog/rocket_clean.sv:200690.38-200693.118" *) \copy1._id_ctrl_decoder_bit_T_265 ;
  assign _0377_ = _0376_ | (* src = "verilog/rocket_clean.sv:200690.38-200694.31" *) \copy1._id_ctrl_decoder_bit_T_267 ;
  assign _0378_ = _0377_ | (* src = "verilog/rocket_clean.sv:200690.38-200694.60" *) \copy1._id_ctrl_decoder_bit_T_269 ;
  assign _0379_ = _0378_ | (* src = "verilog/rocket_clean.sv:200690.38-200694.89" *) \copy1._id_ctrl_decoder_bit_T_271 ;
  assign _0380_ = _0379_ | (* src = "verilog/rocket_clean.sv:200690.38-200694.118" *) \copy1._id_ctrl_decoder_bit_T_273 ;
  assign _0381_ = _0380_ | (* src = "verilog/rocket_clean.sv:200690.38-200695.31" *) \copy1._id_ctrl_decoder_bit_T_275 ;
  assign _0382_ = _0381_ | (* src = "verilog/rocket_clean.sv:200690.38-200695.60" *) \copy1._id_ctrl_decoder_bit_T_277 ;
  assign _0383_ = _0382_ | (* src = "verilog/rocket_clean.sv:200690.38-200695.89" *) \copy1._id_ctrl_decoder_bit_T_279 ;
  assign _0384_ = _0383_ | (* src = "verilog/rocket_clean.sv:200690.38-200695.118" *) \copy1._id_ctrl_decoder_bit_T_281 ;
  assign _0385_ = _0384_ | (* src = "verilog/rocket_clean.sv:200690.38-200696.31" *) \copy1._id_ctrl_decoder_bit_T_283 ;
  assign _0386_ = _0385_ | (* src = "verilog/rocket_clean.sv:200690.38-200696.60" *) \copy1._id_ctrl_decoder_bit_T_285 ;
  assign _0387_ = _0386_ | (* src = "verilog/rocket_clean.sv:200690.38-200696.89" *) \copy1._id_ctrl_decoder_bit_T_287 ;
  assign _0388_ = _0387_ | (* src = "verilog/rocket_clean.sv:200690.38-200696.118" *) \copy1._id_ctrl_decoder_bit_T_289 ;
  assign _0389_ = _0388_ | (* src = "verilog/rocket_clean.sv:200690.38-200697.31" *) \copy1._id_ctrl_decoder_bit_T_291 ;
  assign _0390_ = _0389_ | (* src = "verilog/rocket_clean.sv:200690.38-200697.60" *) \copy1._id_ctrl_decoder_bit_T_293 ;
  assign _0391_ = _0390_ | (* src = "verilog/rocket_clean.sv:200690.38-200697.89" *) \copy1._id_ctrl_decoder_bit_T_295 ;
  assign _0392_ = _0391_ | (* src = "verilog/rocket_clean.sv:200690.38-200697.118" *) \copy1._id_ctrl_decoder_bit_T_297 ;
  assign \copy1._id_ctrl_decoder_bit_T_467  = _0392_ | (* src = "verilog/rocket_clean.sv:200690.38-200698.31" *) \copy1._id_ctrl_decoder_bit_T_299 ;
  assign _0393_ = \copy1._id_ctrl_decoder_bit_T_467  | (* src = "verilog/rocket_clean.sv:200699.29-200699.84" *) \copy1._id_ctrl_decoder_bit_T_300 ;
  assign _0394_ = _0393_ | (* src = "verilog/rocket_clean.sv:200699.29-200699.113" *) \copy1._id_ctrl_decoder_bit_T_301 ;
  assign _0395_ = _0394_ | (* src = "verilog/rocket_clean.sv:200699.29-200700.31" *) \copy1._id_ctrl_decoder_bit_T_302 ;
  assign _0396_ = _0395_ | (* src = "verilog/rocket_clean.sv:200699.29-200700.60" *) \copy1._id_ctrl_decoder_bit_T_303 ;
  assign _0397_ = _0396_ | (* src = "verilog/rocket_clean.sv:200699.29-200700.89" *) \copy1._id_ctrl_decoder_bit_T_304 ;
  assign _0398_ = _0397_ | (* src = "verilog/rocket_clean.sv:200699.29-200700.118" *) \copy1._id_ctrl_decoder_bit_T_306 ;
  assign _0399_ = _0398_ | (* src = "verilog/rocket_clean.sv:200699.29-200701.31" *) \copy1._id_ctrl_decoder_bit_T_308 ;
  assign _0400_ = _0399_ | (* src = "verilog/rocket_clean.sv:200699.29-200701.60" *) \copy1._id_ctrl_decoder_bit_T_310 ;
  assign _0401_ = _0400_ | (* src = "verilog/rocket_clean.sv:200699.29-200701.89" *) \copy1._id_ctrl_decoder_bit_T_312 ;
  assign _0402_ = _0401_ | (* src = "verilog/rocket_clean.sv:200699.29-200701.118" *) \copy1._id_ctrl_decoder_bit_T_314 ;
  assign \copy1.id_ctrl_decoder_0  = _0402_ | (* src = "verilog/rocket_clean.sv:200699.29-200702.31" *) \copy1._id_ctrl_decoder_bit_T_316 ;
  assign \copy1.id_ctrl_decoder_1  = \copy1._id_ctrl_decoder_T_1  | (* src = "verilog/rocket_clean.sv:200707.29-200707.72" *) \copy1._id_ctrl_decoder_T_3 ;
  assign _0403_ = \copy1._id_ctrl_decoder_T_12  | (* src = "verilog/rocket_clean.sv:200722.29-200722.74" *) \copy1._id_ctrl_decoder_T_14 ;
  assign _0404_ = _0403_ | (* src = "verilog/rocket_clean.sv:200722.29-200722.98" *) \copy1._id_ctrl_decoder_T_16 ;
  assign \copy1.id_ctrl_decoder_6  = _0404_ | (* src = "verilog/rocket_clean.sv:200722.29-200723.26" *) \copy1._id_ctrl_decoder_T_18 ;
  assign _0405_ = \copy1._id_ctrl_decoder_T_23  | (* src = "verilog/rocket_clean.sv:200734.29-200734.74" *) \copy1._id_ctrl_decoder_T_25 ;
  assign _0406_ = _0405_ | (* src = "verilog/rocket_clean.sv:200734.29-200734.98" *) \copy1._id_ctrl_decoder_T_27 ;
  assign _0407_ = _0406_ | (* src = "verilog/rocket_clean.sv:200734.29-200735.26" *) \copy1._id_ctrl_decoder_T_29 ;
  assign \copy1.id_ctrl_decoder_7  = _0407_ | (* src = "verilog/rocket_clean.sv:200734.29-200735.50" *) \copy1._id_ctrl_decoder_T_31 ;
  assign _0408_ = \copy1._id_ctrl_decoder_T_37  | (* src = "verilog/rocket_clean.sv:200746.33-200746.78" *) \copy1._id_ctrl_decoder_T_39 ;
  assign _0409_ = _0408_ | (* src = "verilog/rocket_clean.sv:200746.33-200746.102" *) \copy1._id_ctrl_decoder_T_41 ;
  assign _0410_ = _0409_ | (* src = "verilog/rocket_clean.sv:200746.33-200747.26" *) \copy1._id_ctrl_decoder_T_43 ;
  assign \copy1._id_ctrl_decoder_T_50  = _0410_ | (* src = "verilog/rocket_clean.sv:200746.33-200747.50" *) \copy1._id_ctrl_decoder_T_45 ;
  assign _0411_ = \copy1._id_ctrl_decoder_T_52  | (* src = "verilog/rocket_clean.sv:200753.33-200753.78" *) \copy1._id_ctrl_decoder_T_23 ;
  assign _0412_ = _0411_ | (* src = "verilog/rocket_clean.sv:200753.33-200753.102" *) \copy1._id_ctrl_decoder_T_54 ;
  assign \copy1._id_ctrl_decoder_T_60  = _0412_ | (* src = "verilog/rocket_clean.sv:200753.33-200754.26" *) \copy1._id_ctrl_decoder_T_56 ;
  assign _0413_ = \copy1._id_ctrl_decoder_T_62  | (* src = "verilog/rocket_clean.sv:200762.33-200762.78" *) \copy1._id_ctrl_decoder_T_64 ;
  assign _0414_ = _0413_ | (* src = "verilog/rocket_clean.sv:200762.33-200762.102" *) \copy1._id_ctrl_decoder_T_23 ;
  assign _0415_ = _0414_ | (* src = "verilog/rocket_clean.sv:200762.33-200763.26" *) \copy1._id_ctrl_decoder_T_66 ;
  assign \copy1._id_ctrl_decoder_T_71  = _0415_ | (* src = "verilog/rocket_clean.sv:200762.33-200763.50" *) \copy1._id_ctrl_decoder_T_54 ;
  assign \copy1._id_ctrl_decoder_T_75  = \copy1._id_ctrl_decoder_T_73  | (* src = "verilog/rocket_clean.sv:200765.33-200765.78" *) \copy1._id_ctrl_decoder_T_43 ;
  assign \copy1._id_ctrl_decoder_T_81  = \copy1._id_ctrl_decoder_T_77  | (* src = "verilog/rocket_clean.sv:200769.33-200769.78" *) \copy1._id_ctrl_decoder_T_79 ;
  assign \copy1._id_ctrl_decoder_T_85  = \copy1._id_ctrl_decoder_T_77  | (* src = "verilog/rocket_clean.sv:200772.33-200772.78" *) \copy1._id_ctrl_decoder_T_83 ;
  assign _0416_ = \copy1._id_ctrl_decoder_T_87  | (* src = "verilog/rocket_clean.sv:200778.33-200778.78" *) \copy1._id_ctrl_decoder_T_89 ;
  assign \copy1._id_ctrl_decoder_T_94  = _0416_ | (* src = "verilog/rocket_clean.sv:200778.33-200778.102" *) \copy1._id_ctrl_decoder_T_91 ;
  assign \copy1.id_ctrl_decoder_12  = \copy1._id_ctrl_decoder_T_96  | (* src = "verilog/rocket_clean.sv:200784.30-200784.75" *) \copy1._id_ctrl_decoder_T_98 ;
  assign _0417_ = \copy1._id_ctrl_decoder_T_101  | (* src = "verilog/rocket_clean.sv:200793.34-200793.81" *) \copy1._id_ctrl_decoder_T_103 ;
  assign _0418_ = _0417_ | (* src = "verilog/rocket_clean.sv:200793.34-200793.106" *) \copy1._id_ctrl_decoder_T_105 ;
  assign \copy1._id_ctrl_decoder_T_111  = _0418_ | (* src = "verilog/rocket_clean.sv:200793.34-200794.27" *) \copy1._id_ctrl_decoder_T_107 ;
  assign _0419_ = \copy1._id_ctrl_decoder_T_113  | (* src = "verilog/rocket_clean.sv:200808.34-200808.81" *) \copy1._id_ctrl_decoder_T_115 ;
  assign _0420_ = _0419_ | (* src = "verilog/rocket_clean.sv:200808.34-200808.106" *) \copy1._id_ctrl_decoder_T_117 ;
  assign _0421_ = _0420_ | (* src = "verilog/rocket_clean.sv:200808.34-200809.27" *) \copy1._id_ctrl_decoder_T_119 ;
  assign _0422_ = _0421_ | (* src = "verilog/rocket_clean.sv:200808.34-200809.52" *) \copy1._id_ctrl_decoder_T_121 ;
  assign _0423_ = _0422_ | (* src = "verilog/rocket_clean.sv:200808.34-200809.77" *) \copy1._id_ctrl_decoder_T_123 ;
  assign \copy1._id_ctrl_decoder_T_132  = _0423_ | (* src = "verilog/rocket_clean.sv:200808.34-200809.102" *) \copy1._id_ctrl_decoder_T_125 ;
  assign _0424_ = \copy1._id_ctrl_decoder_T_134  | (* src = "verilog/rocket_clean.sv:200820.34-200820.81" *) \copy1._id_ctrl_decoder_T_136 ;
  assign _0425_ = _0424_ | (* src = "verilog/rocket_clean.sv:200820.34-200820.106" *) \copy1._id_ctrl_decoder_T_138 ;
  assign _0426_ = _0425_ | (* src = "verilog/rocket_clean.sv:200820.34-200821.27" *) \copy1._id_ctrl_decoder_T_140 ;
  assign \copy1._id_ctrl_decoder_T_147  = _0426_ | (* src = "verilog/rocket_clean.sv:200820.34-200821.52" *) \copy1._id_ctrl_decoder_T_142 ;
  assign _0427_ = \copy1._id_ctrl_decoder_T_149  | (* src = "verilog/rocket_clean.sv:200828.34-200828.81" *) \copy1._id_ctrl_decoder_T_151 ;
  assign _0428_ = _0427_ | (* src = "verilog/rocket_clean.sv:200828.34-200828.106" *) \copy1._id_ctrl_decoder_T_142 ;
  assign _0429_ = _0428_ | (* src = "verilog/rocket_clean.sv:200828.34-200829.27" *) \copy1._id_ctrl_decoder_T_123 ;
  assign \copy1._id_ctrl_decoder_T_158  = _0429_ | (* src = "verilog/rocket_clean.sv:200828.34-200829.52" *) \copy1._id_ctrl_decoder_T_153 ;
  assign _0430_ = \copy1._id_ctrl_decoder_bit_T_27  | (* src = "verilog/rocket_clean.sv:200832.38-200832.91" *) \copy1._id_ctrl_decoder_bit_T_29 ;
  assign _0431_ = _0430_ | (* src = "verilog/rocket_clean.sv:200832.38-200832.119" *) \copy1._id_ctrl_decoder_bit_T_31 ;
  assign _0432_ = _0431_ | (* src = "verilog/rocket_clean.sv:200832.38-200833.33" *) \copy1._id_ctrl_decoder_bit_T_33 ;
  assign _0433_ = _0432_ | (* src = "verilog/rocket_clean.sv:200832.38-200833.61" *) \copy1._id_ctrl_decoder_bit_T_35 ;
  assign _0434_ = _0433_ | (* src = "verilog/rocket_clean.sv:200832.38-200833.89" *) \copy1._id_ctrl_decoder_bit_T_37 ;
  assign _0435_ = _0434_ | (* src = "verilog/rocket_clean.sv:200832.38-200833.117" *) \copy1._id_ctrl_decoder_bit_T_39 ;
  assign _0436_ = _0435_ | (* src = "verilog/rocket_clean.sv:200832.38-200834.30" *) \copy1._id_ctrl_decoder_bit_T_41 ;
  assign _0437_ = _0436_ | (* src = "verilog/rocket_clean.sv:200832.38-200834.58" *) \copy1._id_ctrl_decoder_bit_T_43 ;
  assign _0438_ = _0437_ | (* src = "verilog/rocket_clean.sv:200832.38-200834.86" *) \copy1._id_ctrl_decoder_bit_T_45 ;
  assign _0439_ = _0438_ | (* src = "verilog/rocket_clean.sv:200832.38-200834.114" *) \copy1._id_ctrl_decoder_bit_T_47 ;
  assign _0440_ = _0439_ | (* src = "verilog/rocket_clean.sv:200832.38-200835.30" *) \copy1._id_ctrl_decoder_bit_T_49 ;
  assign _0441_ = _0440_ | (* src = "verilog/rocket_clean.sv:200832.38-200835.58" *) \copy1._id_ctrl_decoder_bit_T_51 ;
  assign _0442_ = _0441_ | (* src = "verilog/rocket_clean.sv:200832.38-200835.86" *) \copy1._id_ctrl_decoder_bit_T_53 ;
  assign _0443_ = _0442_ | (* src = "verilog/rocket_clean.sv:200832.38-200835.114" *) \copy1._id_ctrl_decoder_bit_T_55 ;
  assign _0444_ = _0443_ | (* src = "verilog/rocket_clean.sv:200832.38-200836.30" *) \copy1._id_ctrl_decoder_bit_T_57 ;
  assign _0445_ = _0444_ | (* src = "verilog/rocket_clean.sv:200832.38-200836.58" *) \copy1._id_ctrl_decoder_bit_T_59 ;
  assign _0446_ = _0445_ | (* src = "verilog/rocket_clean.sv:200832.38-200836.86" *) \copy1._id_ctrl_decoder_bit_T_61 ;
  assign _0447_ = _0446_ | (* src = "verilog/rocket_clean.sv:200832.38-200836.114" *) \copy1._id_ctrl_decoder_bit_T_63 ;
  assign _0448_ = _0447_ | (* src = "verilog/rocket_clean.sv:200832.38-200837.30" *) \copy1._id_ctrl_decoder_bit_T_65 ;
  assign _0449_ = _0448_ | (* src = "verilog/rocket_clean.sv:200832.38-200837.58" *) \copy1._id_ctrl_decoder_bit_T_67 ;
  assign _0450_ = _0449_ | (* src = "verilog/rocket_clean.sv:200832.38-200837.86" *) \copy1._id_ctrl_decoder_bit_T_69 ;
  assign _0451_ = _0450_ | (* src = "verilog/rocket_clean.sv:200832.38-200837.115" *) \copy1._id_ctrl_decoder_bit_T_115 ;
  assign _0452_ = _0451_ | (* src = "verilog/rocket_clean.sv:200832.38-200838.31" *) \copy1._id_ctrl_decoder_bit_T_117 ;
  assign _0453_ = _0452_ | (* src = "verilog/rocket_clean.sv:200832.38-200838.60" *) \copy1._id_ctrl_decoder_bit_T_175 ;
  assign _0454_ = _0453_ | (* src = "verilog/rocket_clean.sv:200832.38-200838.89" *) \copy1._id_ctrl_decoder_bit_T_177 ;
  assign _0455_ = _0454_ | (* src = "verilog/rocket_clean.sv:200832.38-200838.118" *) \copy1._id_ctrl_decoder_bit_T_195 ;
  assign _0456_ = _0455_ | (* src = "verilog/rocket_clean.sv:200832.38-200839.31" *) \copy1._id_ctrl_decoder_bit_T_197 ;
  assign _0457_ = _0456_ | (* src = "verilog/rocket_clean.sv:200832.38-200839.60" *) \copy1._id_ctrl_decoder_bit_T_199 ;
  assign _0458_ = _0457_ | (* src = "verilog/rocket_clean.sv:200832.38-200839.89" *) \copy1._id_ctrl_decoder_bit_T_225 ;
  assign \copy1._id_ctrl_decoder_bit_T_508  = _0458_ | (* src = "verilog/rocket_clean.sv:200832.38-200839.118" *) \copy1._id_ctrl_decoder_bit_T_249 ;
  assign _0459_ = \copy1._id_ctrl_decoder_bit_T_508  | (* src = "verilog/rocket_clean.sv:200840.30-200840.85" *) \copy1._id_ctrl_decoder_bit_T_251 ;
  assign _0460_ = _0459_ | (* src = "verilog/rocket_clean.sv:200840.30-200840.114" *) \copy1._id_ctrl_decoder_bit_T_253 ;
  assign _0461_ = _0460_ | (* src = "verilog/rocket_clean.sv:200840.30-200841.31" *) \copy1._id_ctrl_decoder_bit_T_255 ;
  assign _0462_ = _0461_ | (* src = "verilog/rocket_clean.sv:200840.30-200841.60" *) \copy1._id_ctrl_decoder_bit_T_257 ;
  assign _0463_ = _0462_ | (* src = "verilog/rocket_clean.sv:200840.30-200841.89" *) \copy1._id_ctrl_decoder_bit_T_259 ;
  assign _0464_ = _0463_ | (* src = "verilog/rocket_clean.sv:200840.30-200841.118" *) \copy1._id_ctrl_decoder_bit_T_261 ;
  assign \copy1.id_ctrl_decoder_14  = _0464_ | (* src = "verilog/rocket_clean.sv:200840.30-200842.31" *) \copy1._id_ctrl_decoder_bit_T_263 ;
  assign _0465_ = \copy1._id_ctrl_decoder_T_160  | (* src = "verilog/rocket_clean.sv:200848.34-200848.81" *) \copy1._id_ctrl_decoder_T_162 ;
  assign \copy1._id_ctrl_decoder_T_167  = _0465_ | (* src = "verilog/rocket_clean.sv:200848.34-200848.106" *) \copy1._id_ctrl_decoder_T_164 ;
  assign \copy1._id_ctrl_decoder_T_173  = \copy1._id_ctrl_decoder_T_169  | (* src = "verilog/rocket_clean.sv:200853.34-200853.81" *) \copy1._id_ctrl_decoder_T_171 ;
  assign _0466_ = \copy1.csr_io_decode_0_inst [6] | (* src = "verilog/rocket_clean.sv:200860.34-200860.81" *) \copy1._id_ctrl_decoder_T_177 ;
  assign _0467_ = _0466_ | (* src = "verilog/rocket_clean.sv:200860.34-200860.106" *) \copy1._id_ctrl_decoder_T_169 ;
  assign \copy1._id_ctrl_decoder_T_183  = _0467_ | (* src = "verilog/rocket_clean.sv:200860.34-200861.27" *) \copy1._id_ctrl_decoder_T_179 ;
  assign _0468_ = \copy1._id_ctrl_decoder_T_206  | (* src = "verilog/rocket_clean.sv:200884.30-200884.77" *) \copy1._id_ctrl_decoder_T_189 ;
  assign _0469_ = _0468_ | (* src = "verilog/rocket_clean.sv:200884.30-200884.98" *) \copy1.id_ctrl_decoder_18 ;
  assign \copy1.id_ctrl_decoder_19  = _0469_ | (* src = "verilog/rocket_clean.sv:200884.30-200885.27" *) \copy1._id_ctrl_decoder_T_208 ;
  assign _0470_ = \copy1._id_ctrl_decoder_T_215  | (* src = "verilog/rocket_clean.sv:200900.30-200900.77" *) \copy1._id_ctrl_decoder_T_217 ;
  assign _0471_ = _0470_ | (* src = "verilog/rocket_clean.sv:200900.30-200900.102" *) \copy1._id_ctrl_decoder_T_219 ;
  assign _0472_ = _0471_ | (* src = "verilog/rocket_clean.sv:200900.30-200901.27" *) \copy1._id_ctrl_decoder_T_221 ;
  assign _0473_ = _0472_ | (* src = "verilog/rocket_clean.sv:200900.30-200901.52" *) \copy1._id_ctrl_decoder_T_223 ;
  assign _0474_ = _0473_ | (* src = "verilog/rocket_clean.sv:200900.30-200901.77" *) \copy1._id_ctrl_decoder_T_225 ;
  assign \copy1.id_ctrl_decoder_22  = _0474_ | (* src = "verilog/rocket_clean.sv:200900.30-200901.102" *) \copy1._id_ctrl_decoder_T_227 ;
  assign _0475_ = \copy1._id_ctrl_decoder_T_250  | (* src = "verilog/rocket_clean.sv:200919.30-200919.77" *) \copy1._id_ctrl_decoder_T_252 ;
  assign \copy1.id_ctrl_decoder_27  = _0475_ | (* src = "verilog/rocket_clean.sv:200919.30-200919.102" *) \copy1._id_ctrl_decoder_T_254 ;
  assign \copy1._id_csr_en_T_3  = \copy1._id_csr_en_T  | (* src = "verilog/rocket_clean.sv:200930.26-200930.55" *) \copy1._id_csr_en_T_1 ;
  assign \copy1.id_csr_en  = \copy1._id_csr_en_T_3  | (* src = "verilog/rocket_clean.sv:200931.21-200931.67" *) \copy1._id_csr_en_T_2 ;
  assign \copy1.id_csr_flush  = \copy1.id_system_insn  | (* src = "verilog/rocket_clean.sv:200935.24-200935.94" *) _0088_;
  assign \copy1._id_illegal_insn_T_5  = _0212_ | (* src = "verilog/rocket_clean.sv:200937.32-200937.73" *) \copy1._id_illegal_insn_T_4 ;
  assign \copy1._id_illegal_insn_T_9  = \copy1._id_illegal_insn_T_5  | (* src = "verilog/rocket_clean.sv:200939.32-200939.75" *) \copy1._id_illegal_insn_T_8 ;
  assign _0476_ = \copy1.csr_io_decode_0_fp_illegal  | (* src = "verilog/rocket_clean.sv:200940.54-200940.100" *) \copy1.io_fpu_illegal_rm ;
  assign \copy1._id_illegal_insn_T_12  = \copy1._id_illegal_insn_T_9  | (* src = "verilog/rocket_clean.sv:200941.33-200941.77" *) \copy1._id_illegal_insn_T_11 ;
  assign \copy1._id_illegal_insn_T_16  = \copy1._id_illegal_insn_T_12  | (* src = "verilog/rocket_clean.sv:200943.33-200943.78" *) \copy1._id_illegal_insn_T_15 ;
  assign _0477_ = \copy1.csr_io_decode_0_read_illegal  | (* src = "verilog/rocket_clean.sv:200945.46-200946.34" *) _0089_;
  assign \copy1._id_illegal_insn_T_43  = \copy1._id_illegal_insn_T_16  | (* src = "verilog/rocket_clean.sv:200947.33-200947.78" *) \copy1._id_illegal_insn_T_42 ;
  assign \copy1.id_illegal_insn  = \copy1._id_illegal_insn_T_43  | (* src = "verilog/rocket_clean.sv:200949.27-200949.72" *) \copy1._id_illegal_insn_T_45 ;
  assign \copy1.id_fence_next  = \copy1.id_ctrl_decoder_25  | (* src = "verilog/rocket_clean.sv:200953.25-200953.76" *) _0090_;
  assign \copy1.id_mem_busy  = _0215_ | (* src = "verilog/rocket_clean.sv:200954.23-200954.59" *) \copy1.io_dmem_req_valid ;
  assign _0478_ = _0091_ | (* src = "verilog/rocket_clean.sv:200956.41-200956.92" *) \copy1.id_ctrl_decoder_24 ;
  assign _0479_ = _0478_ | (* src = "verilog/rocket_clean.sv:200956.41-200957.23" *) _0092_;
  assign _0480_ = \copy1.csr_io_interrupt  | (* src = "verilog/rocket_clean.sv:200958.19-200958.53" *) \copy1.bpu_io_debug_if ;
  assign _0481_ = _0480_ | (* src = "verilog/rocket_clean.sv:200958.19-200958.70" *) \copy1.bpu_io_xcpt_if ;
  assign _0482_ = _0481_ | (* src = "verilog/rocket_clean.sv:200958.19-200958.106" *) \copy1.ibuf_io_inst_0_bits_xcpt0_pf_inst ;
  assign _0483_ = _0482_ | (* src = "verilog/rocket_clean.sv:200958.19-200959.38" *) \copy1.ibuf_io_inst_0_bits_xcpt0_ae_inst ;
  assign \copy1.id_xcpt  = _0483_ | (* src = "verilog/rocket_clean.sv:200958.19-200959.56" *) \copy1.id_illegal_insn ;
  assign \copy1._ex_imm_b11_T_2  = \copy1._ex_imm_b30_20_T  | (* src = "verilog/rocket_clean.sv:200999.27-200999.60" *) \copy1._ex_imm_sign_T ;
  assign _0484_ = \copy1._ex_imm_b4_1_T_1  | (* src = "verilog/rocket_clean.sv:201008.33-201008.74" *) \copy1._ex_imm_b11_T_6 ;
  assign _0485_ = _0094_ | (* src = "verilog/rocket_clean.sv:201034.31-201034.88" *) _0095_;
  assign \copy1._data_hazard_ex_T_7  = _0485_ | (* src = "verilog/rocket_clean.sv:201034.31-201034.119" *) _0096_;
  assign _0486_ = _0206_ | (* src = "verilog/rocket_clean.sv:201036.28-201036.62" *) \copy1.ex_ctrl_jalr ;
  assign _0487_ = _0486_ | (* src = "verilog/rocket_clean.sv:201036.28-201036.76" *) \copy1.ex_ctrl_mem ;
  assign _0488_ = _0487_ | (* src = "verilog/rocket_clean.sv:201036.28-201036.90" *) \copy1.ex_ctrl_div ;
  assign \copy1.ex_cannot_bypass  = _0488_ | (* src = "verilog/rocket_clean.sv:201036.28-201036.103" *) \copy1.ex_ctrl_fp ;
  assign _0489_ = _0097_ | (* src = "verilog/rocket_clean.sv:201038.35-201038.110" *) _0098_;
  assign _0490_ = _0489_ | (* src = "verilog/rocket_clean.sv:201038.35-201039.45" *) _0099_;
  assign \copy1._fp_data_hazard_ex_T_10  = _0490_ | (* src = "verilog/rocket_clean.sv:201038.35-201039.84" *) _0100_;
  assign _0491_ = _0101_ | (* src = "verilog/rocket_clean.sv:201041.40-201041.93" *) \copy1.fp_data_hazard_ex ;
  assign _0492_ = _0102_ | (* src = "verilog/rocket_clean.sv:201045.32-201045.91" *) _0103_;
  assign \copy1._data_hazard_mem_T_7  = _0492_ | (* src = "verilog/rocket_clean.sv:201045.32-201046.25" *) _0104_;
  assign _0493_ = _0207_ | (* src = "verilog/rocket_clean.sv:201048.29-201048.86" *) _0105_;
  assign _0494_ = _0493_ | (* src = "verilog/rocket_clean.sv:201048.29-201048.101" *) \copy1.mem_ctrl_div ;
  assign \copy1.mem_cannot_bypass  = _0494_ | (* src = "verilog/rocket_clean.sv:201048.29-201048.115" *) \copy1.mem_ctrl_fp ;
  assign _0495_ = _0106_ | (* src = "verilog/rocket_clean.sv:201050.36-201050.113" *) _0107_;
  assign _0496_ = _0495_ | (* src = "verilog/rocket_clean.sv:201050.36-201051.46" *) _0108_;
  assign \copy1._fp_data_hazard_mem_T_10  = _0496_ | (* src = "verilog/rocket_clean.sv:201050.36-201051.86" *) _0109_;
  assign _0497_ = _0110_ | (* src = "verilog/rocket_clean.sv:201053.42-201053.98" *) \copy1.fp_data_hazard_mem ;
  assign _0498_ = _0111_ | (* src = "verilog/rocket_clean.sv:201057.31-201057.88" *) _0112_;
  assign \copy1._data_hazard_wb_T_7  = _0498_ | (* src = "verilog/rocket_clean.sv:201057.31-201057.119" *) _0113_;
  assign \copy1.wb_set_sboard  = \copy1.wb_ctrl_div  | (* src = "verilog/rocket_clean.sv:201060.25-201060.53" *) \copy1.wb_dcache_miss ;
  assign _0499_ = _0114_ | (* src = "verilog/rocket_clean.sv:201062.35-201062.110" *) _0115_;
  assign _0500_ = _0499_ | (* src = "verilog/rocket_clean.sv:201062.35-201063.45" *) _0116_;
  assign \copy1._fp_data_hazard_wb_T_10  = _0500_ | (* src = "verilog/rocket_clean.sv:201062.35-201063.84" *) _0117_;
  assign _0501_ = _0118_ | (* src = "verilog/rocket_clean.sv:201065.40-201065.90" *) \copy1.fp_data_hazard_wb ;
  assign \copy1.ll_wen  = _0119_ | (* src = "verilog/rocket_clean.sv:201073.18-201073.62" *) \copy1.ll_wen_x2 ;
  assign _0502_ = _0120_ | (* src = "verilog/rocket_clean.sv:201084.28-201084.92" *) _0121_;
  assign \copy1.id_sboard_hazard  = _0502_ | (* src = "verilog/rocket_clean.sv:201084.28-201085.27" *) _0122_;
  assign _0503_ = \copy1.ex_reg_valid  | (* src = "verilog/rocket_clean.sv:201086.49-201086.77" *) \copy1.mem_reg_valid ;
  assign _0504_ = _0503_ | (* src = "verilog/rocket_clean.sv:201086.49-201086.92" *) \copy1.wb_reg_valid ;
  assign _0505_ = \copy1.id_ex_hazard  | (* src = "verilog/rocket_clean.sv:201087.28-201087.56" *) \copy1.id_mem_hazard ;
  assign _0506_ = _0505_ | (* src = "verilog/rocket_clean.sv:201087.28-201087.71" *) \copy1.id_wb_hazard ;
  assign _0507_ = _0506_ | (* src = "verilog/rocket_clean.sv:201087.28-201087.90" *) \copy1.id_sboard_hazard ;
  assign \copy1._ctrl_stalld_T_6  = _0507_ | (* src = "verilog/rocket_clean.sv:201087.28-201087.109" *) \copy1._ctrl_stalld_T_5 ;
  assign \copy1._ctrl_stalld_T_10  = \copy1._ctrl_stalld_T_6  | (* src = "verilog/rocket_clean.sv:201089.29-201089.64" *) \copy1._ctrl_stalld_T_9 ;
  assign _0508_ = _0124_ | (* src = "verilog/rocket_clean.sv:201095.24-201095.105" *) _0125_;
  assign _0509_ = _0508_ | (* src = "verilog/rocket_clean.sv:201095.24-201096.44" *) _0126_;
  assign \copy1.id_stall_fpu  = _0509_ | (* src = "verilog/rocket_clean.sv:201095.24-201096.85" *) _0127_;
  assign \copy1._ctrl_stalld_T_12  = \copy1._ctrl_stalld_T_10  | (* src = "verilog/rocket_clean.sv:201098.29-201098.66" *) \copy1._ctrl_stalld_T_11 ;
  assign \copy1._ctrl_stalld_T_14  = \copy1._ctrl_stalld_T_12  | (* src = "verilog/rocket_clean.sv:201103.29-201103.66" *) \copy1._ctrl_stalld_T_13 ;
  assign _0510_ = \copy1.div_io_req_ready  | (* src = "verilog/rocket_clean.sv:201106.53-201106.99" *) _0128_;
  assign _0511_ = _0222_ | (* src = "verilog/rocket_clean.sv:201106.51-201106.119" *) \copy1.div_io_req_valid ;
  assign \copy1._ctrl_stalld_T_23  = \copy1._ctrl_stalld_T_14  | (* src = "verilog/rocket_clean.sv:201107.29-201107.66" *) \copy1._ctrl_stalld_T_22 ;
  assign \copy1._ctrl_stalld_T_26  = \copy1._ctrl_stalld_T_23  | (* src = "verilog/rocket_clean.sv:201108.29-201108.63" *) \copy1.id_do_fence_x9 ;
  assign \copy1._ctrl_stalld_T_27  = \copy1._ctrl_stalld_T_26  | (* src = "verilog/rocket_clean.sv:201109.29-201109.65" *) \copy1.csr_io_csr_stall ;
  assign \copy1.ctrl_stalld  = \copy1._ctrl_stalld_T_27  | (* src = "verilog/rocket_clean.sv:201110.23-201110.55" *) \copy1.id_reg_pause ;
  assign _0512_ = _0223_ | (* src = "verilog/rocket_clean.sv:201111.22-201111.72" *) \copy1.ibuf_io_inst_0_bits_replay ;
  assign _0513_ = _0512_ | (* src = "verilog/rocket_clean.sv:201111.22-201111.89" *) \copy1.take_pc_mem_wb ;
  assign _0514_ = _0513_ | (* src = "verilog/rocket_clean.sv:201111.22-201111.103" *) \copy1.ctrl_stalld ;
  assign \copy1.ctrl_killd  = _0514_ | (* src = "verilog/rocket_clean.sv:201111.22-201112.21" *) \copy1.csr_io_interrupt ;
  assign \copy1._GEN_1  = _0129_ | (* src = "verilog/rocket_clean.sv:201116.18-201116.75" *) \copy1.id_reg_pause ;
  assign \copy1._GEN_2  = \copy1.id_fence_next  | (* src = "verilog/rocket_clean.sv:201117.18-201117.40" *) \copy1._GEN_0 ;
  assign \copy1._GEN_9  = \copy1.id_xcpt  | (* src = "verilog/rocket_clean.sv:201119.18-201119.46" *) \copy1.id_ctrl_decoder_12 ;
  assign _0515_ = \copy1._T_42  | (* src = "verilog/rocket_clean.sv:201124.17-201124.30" *) \copy1._T_43 ;
  assign _0516_ = _0515_ | (* src = "verilog/rocket_clean.sv:201124.17-201124.38" *) \copy1._T_44 ;
  assign \copy1._T_48  = _0516_ | (* src = "verilog/rocket_clean.sv:201124.17-201124.46" *) \copy1._T_45 ;
  assign _0517_ = \copy1.id_bypass_src_0_0  | (* src = "verilog/rocket_clean.sv:201126.21-201126.58" *) \copy1.id_bypass_src_0_1 ;
  assign _0518_ = _0517_ | (* src = "verilog/rocket_clean.sv:201126.21-201126.78" *) \copy1.id_bypass_src_0_2 ;
  assign \copy1.do_bypass  = _0518_ | (* src = "verilog/rocket_clean.sv:201126.21-201126.98" *) \copy1.id_bypass_src_0_3 ;
  assign \copy1.rf_wen  = \copy1.wb_wen  | (* src = "verilog/rocket_clean.sv:201131.18-201131.33" *) \copy1.ll_wen ;
  assign _0519_ = \copy1.id_bypass_src_1_0  | (* src = "verilog/rocket_clean.sv:201142.23-201142.60" *) \copy1.id_bypass_src_1_1 ;
  assign _0520_ = _0519_ | (* src = "verilog/rocket_clean.sv:201142.23-201142.80" *) \copy1.id_bypass_src_1_2 ;
  assign \copy1.do_bypass_1  = _0520_ | (* src = "verilog/rocket_clean.sv:201142.23-201142.100" *) \copy1.id_bypass_src_1_3 ;
  assign \copy1.replay_ex_structural  = _0133_ | (* src = "verilog/rocket_clean.sv:201151.32-201151.92" *) \copy1._replay_ex_structural_T_3 ;
  assign _0521_ = \copy1.replay_ex_structural  | (* src = "verilog/rocket_clean.sv:201153.53-201153.94" *) \copy1.replay_ex_load_use ;
  assign \copy1.replay_ex  = \copy1.ex_reg_replay  | (* src = "verilog/rocket_clean.sv:201153.21-201153.95" *) _0134_;
  assign _0522_ = \copy1.take_pc_mem_wb  | (* src = "verilog/rocket_clean.sv:201154.22-201154.48" *) \copy1.replay_ex ;
  assign \copy1.ctrl_killx  = _0522_ | (* src = "verilog/rocket_clean.sv:201154.22-201154.64" *) _0227_;
  assign \copy1.ex_slow_bypass  = \copy1._ex_slow_bypass_T  | (* src = "verilog/rocket_clean.sv:201156.26-201156.74" *) _0200_;
  assign _0523_ = _0182_ | (* src = "verilog/rocket_clean.sv:201157.36-201157.87" *) _0183_;
  assign _0524_ = _0523_ | (* src = "verilog/rocket_clean.sv:201157.36-201157.114" *) _0184_;
  assign \copy1.ex_xcpt  = \copy1.ex_reg_xcpt_interrupt  | (* src = "verilog/rocket_clean.sv:201158.19-201158.54" *) \copy1.ex_reg_xcpt ;
  assign _0525_ = \copy1.mem_reg_valid  | (* src = "verilog/rocket_clean.sv:201159.24-201159.54" *) \copy1.mem_reg_replay ;
  assign \copy1.mem_pc_valid  = _0525_ | (* src = "verilog/rocket_clean.sv:201159.24-201159.79" *) \copy1.mem_reg_xcpt_interrupt ;
  assign _0526_ = \copy1.mem_ctrl_branch  | (* src = "verilog/rocket_clean.sv:201163.19-201163.50" *) \copy1.mem_ctrl_jalr ;
  assign \copy1.mem_cfi  = _0526_ | (* src = "verilog/rocket_clean.sv:201163.19-201163.65" *) \copy1.mem_ctrl_jal ;
  assign _0527_ = \copy1._mem_br_target_T_1  | (* src = "verilog/rocket_clean.sv:201164.25-201164.59" *) \copy1.mem_ctrl_jalr ;
  assign \copy1.mem_cfi_taken  = _0527_ | (* src = "verilog/rocket_clean.sv:201164.25-201164.74" *) \copy1.mem_ctrl_jal ;
  assign _0528_ = \copy1._mem_reg_load_T  | (* src = "verilog/rocket_clean.sv:201169.29-201169.64" *) \copy1._mem_reg_load_T_1 ;
  assign _0529_ = _0528_ | (* src = "verilog/rocket_clean.sv:201169.29-201169.84" *) \copy1._mem_reg_load_T_2 ;
  assign \copy1._mem_reg_load_T_6  = _0529_ | (* src = "verilog/rocket_clean.sv:201169.29-201169.104" *) \copy1._ex_slow_bypass_T ;
  assign _0530_ = \copy1._mem_reg_load_T_7  | (* src = "verilog/rocket_clean.sv:201174.30-201174.67" *) \copy1._mem_reg_load_T_8 ;
  assign _0531_ = _0530_ | (* src = "verilog/rocket_clean.sv:201174.30-201174.87" *) \copy1._mem_reg_load_T_9 ;
  assign \copy1._mem_reg_load_T_13  = _0531_ | (* src = "verilog/rocket_clean.sv:201174.30-201174.108" *) \copy1._mem_reg_load_T_10 ;
  assign _0532_ = \copy1._mem_reg_load_T_14  | (* src = "verilog/rocket_clean.sv:201180.30-201180.69" *) \copy1._mem_reg_load_T_15 ;
  assign _0533_ = _0532_ | (* src = "verilog/rocket_clean.sv:201180.30-201180.90" *) \copy1._mem_reg_load_T_16 ;
  assign _0534_ = _0533_ | (* src = "verilog/rocket_clean.sv:201180.30-201180.111" *) \copy1._mem_reg_load_T_17 ;
  assign \copy1._mem_reg_load_T_22  = _0534_ | (* src = "verilog/rocket_clean.sv:201180.30-201181.23" *) \copy1._mem_reg_load_T_18 ;
  assign \copy1._mem_reg_load_T_23  = \copy1._mem_reg_load_T_13  | (* src = "verilog/rocket_clean.sv:201182.30-201182.69" *) \copy1._mem_reg_load_T_22 ;
  assign \copy1._mem_reg_load_T_24  = \copy1._mem_reg_load_T_6  | (* src = "verilog/rocket_clean.sv:201183.30-201183.68" *) \copy1._mem_reg_load_T_23 ;
  assign _0535_ = _0185_ | (* src = "verilog/rocket_clean.sv:201184.31-201184.81" *) _0186_;
  assign _0536_ = _0535_ | (* src = "verilog/rocket_clean.sv:201184.31-201184.101" *) \copy1._ex_slow_bypass_T ;
  assign \copy1._mem_reg_store_T_22  = _0536_ | (* src = "verilog/rocket_clean.sv:201184.31-201185.23" *) \copy1._mem_reg_load_T_23 ;
  assign \copy1._GEN_79  = _0137_ | (* src = "verilog/rocket_clean.sv:201193.19-201193.71" *) \copy1.ex_ctrl_fence_i ;
  assign \copy1._GEN_80  = _0137_ | (* src = "verilog/rocket_clean.sv:201194.19-201194.73" *) \copy1.ex_reg_flush_pipe ;
  assign \copy1.mem_breakpoint  = _0138_ | (* src = "verilog/rocket_clean.sv:201195.26-201195.88" *) _0139_;
  assign \copy1.mem_debug_breakpoint  = _0140_ | (* src = "verilog/rocket_clean.sv:201196.32-201196.96" *) _0141_;
  assign \copy1.mem_ldst_xcpt  = \copy1.mem_debug_breakpoint  | (* src = "verilog/rocket_clean.sv:201197.25-201197.62" *) \copy1.mem_breakpoint ;
  assign \copy1._T_74  = \copy1.mem_reg_xcpt_interrupt  | (* src = "verilog/rocket_clean.sv:201199.17-201199.54" *) \copy1.mem_reg_xcpt ;
  assign _0537_ = \copy1._T_74  | (* src = "verilog/rocket_clean.sv:201202.20-201202.33" *) \copy1._T_75 ;
  assign \copy1.mem_xcpt  = _0537_ | (* src = "verilog/rocket_clean.sv:201202.20-201202.41" *) \copy1._T_76 ;
  assign _0538_ = \copy1.dcache_kill_mem  | (* src = "verilog/rocket_clean.sv:201206.22-201206.54" *) \copy1.mem_reg_replay ;
  assign \copy1.replay_mem  = _0538_ | (* src = "verilog/rocket_clean.sv:201206.22-201206.69" *) \copy1.fpu_kill_mem ;
  assign _0539_ = \copy1.dcache_kill_mem  | (* src = "verilog/rocket_clean.sv:201207.24-201207.52" *) \copy1.take_pc_wb ;
  assign _0540_ = _0539_ | (* src = "verilog/rocket_clean.sv:201207.24-201207.67" *) \copy1.mem_reg_xcpt ;
  assign \copy1.killm_common  = _0540_ | (* src = "verilog/rocket_clean.sv:201207.24-201207.84" *) _0229_;
  assign _0541_ = \copy1.killm_common  | (* src = "verilog/rocket_clean.sv:201209.22-201209.45" *) \copy1.mem_xcpt ;
  assign \copy1.ctrl_killm  = _0541_ | (* src = "verilog/rocket_clean.sv:201209.22-201209.60" *) \copy1.fpu_kill_mem ;
  assign _0542_ = \copy1._tval_any_addr_T  | (* src = "verilog/rocket_clean.sv:201223.30-201223.67" *) \copy1._tval_any_addr_T_1 ;
  assign _0543_ = _0542_ | (* src = "verilog/rocket_clean.sv:201223.30-201223.88" *) \copy1._tval_any_addr_T_2 ;
  assign \copy1._tval_any_addr_T_6  = _0543_ | (* src = "verilog/rocket_clean.sv:201223.30-201223.109" *) \copy1._tval_any_addr_T_3 ;
  assign \copy1.tval_any_addr  = \copy1.tval_dmem_addr  | (* src = "verilog/rocket_clean.sv:201224.25-201224.60" *) \copy1._tval_any_addr_T_6 ;
  assign _0544_ = \copy1.tval_any_addr  | (* src = "verilog/rocket_clean.sv:201226.33-201226.58" *) \copy1.tval_inst ;
  assign _0545_ = _0189_ | (* src = "verilog/rocket_clean.sv:201229.17-201229.65" *) _0190_;
  assign \copy1._T_158  = \copy1._T_153  | (* src = "verilog/rocket_clean.sv:201242.24-201242.39" *) \copy1._T_157 ;
  assign \copy1._T_159  = \copy1.ll_wen  | (* src = "verilog/rocket_clean.sv:201243.18-201243.33" *) \copy1._T_155 ;
  assign _0546_ = _0143_ | (* src = "verilog/rocket_clean.sv:201244.30-201244.78" *) \copy1.io_fpu_sboard_set ;
  assign \copy1._id_stall_fpu_T_5  = \copy1.id_stall_fpu__r  | (* src = "verilog/rocket_clean.sv:201246.35-201246.70" *) \copy1._id_stall_fpu_T_4 ;
  assign \copy1._id_stall_fpu_T_12  = \copy1._id_stall_fpu_T_2  | (* src = "verilog/rocket_clean.sv:201252.30-201252.67" *) \copy1._id_stall_fpu_T_7 ;
  assign \copy1._id_stall_fpu_T_17  = \copy1._id_stall_fpu_T_12  | (* src = "verilog/rocket_clean.sv:201257.30-201257.87" *) \copy1.io_fpu_sboard_clr ;
  assign \copy1._io_imem_btb_update_bits_cfiType_T  = \copy1.mem_ctrl_jal  | (* src = "verilog/rocket_clean.sv:201259.46-201259.74" *) \copy1.mem_ctrl_jalr ;
  assign _0547_ = _0192_ | (* src = "verilog/rocket_clean.sv:201267.17-201267.65" *) _0193_;
  assign _0548_ = _0194_ | (* src = "verilog/rocket_clean.sv:201268.19-201268.66" *) \copy1.csr_io_inhibit_cycle ;
  assign _0549_ = _0548_ | (* src = "verilog/rocket_clean.sv:201268.19-201268.89" *) \copy1.io_dmem_perf_release ;
  assign \copy1.unpause  = _0549_ | (* src = "verilog/rocket_clean.sv:201268.19-201268.106" *) \copy1.take_pc_mem_wb ;
  assign _0550_ = \copy1.csr_io_exception  | (* src = "verilog/rocket_clean.sv:201535.32-201535.53" *) \copy1.csr_io_eret ;
  assign _0551_ = _0232_ | (* src = "verilog/rocket_clean.sv:201542.89-201542.113" *) \copy1.mem_cfi_taken ;
  assign _0552_ = \copy1.killm_common  | (* src = "verilog/rocket_clean.sv:201564.28-201564.56" *) \copy1.mem_ldst_xcpt ;
  assign \copy1.io_dmem_s1_kill  = _0552_ | (* src = "verilog/rocket_clean.sv:201564.28-201564.71" *) \copy1.fpu_kill_mem ;
  assign _0553_ = \copy1.ex_pc_valid  | (* src = "verilog/rocket_clean.sv:201714.31-201714.57" *) \copy1.mem_pc_valid ;
  assign _0041_ = _0553_ | (* src = "verilog/rocket_clean.sv:201714.31-201714.93" *) \copy1.io_ptw_customCSRs_csrs_0_value [1];
  assign _0554_ = \copy1.bpu_io_xcpt_if  | (* src = "verilog/rocket_clean.sv:201742.13-201742.36" *) _0615_;
  assign _0555_ = \copy1._ex_reg_valid_T  | (* src = "verilog/rocket_clean.sv:201899.9-201899.43" *) \copy1.csr_io_interrupt ;
  assign _0556_ = _0555_ | (* src = "verilog/rocket_clean.sv:201899.9-201899.72" *) \copy1.ibuf_io_inst_0_bits_replay ;
  assign _0557_ = \copy1.id_ctrl_decoder_24  | (* src = "verilog/rocket_clean.sv:201907.28-201907.61" *) \copy1.id_csr_flush ;
  assign _0558_ = \copy1.ex_ctrl_mem  | (* src = "verilog/rocket_clean.sv:202004.29-202004.52" *) \copy1.ex_sfence ;
  assign _0559_ = \copy1.blocked  | (* src = "verilog/rocket_clean.sv:202118.63-202118.90" *) \copy1.io_dmem_req_valid ;
  assign _0560_ = _0559_ | (* src = "verilog/rocket_clean.sv:202118.63-202118.108" *) \copy1.io_dmem_s2_nack ;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_valid  <= \copy1._ex_reg_valid_T ;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_inst  <= _0025_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_valid  <= \copy1._mem_reg_valid_T ;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_inst  <= _0058_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_valid  <= \copy1._wb_reg_valid_T ;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_div  <= _0045_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.id_reg_pause  <= _0039_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.imem_might_request_reg  <= _0041_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_fp  <= _0010_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_branch  <= _0006_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_jal  <= _0011_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_jalr  <= _0012_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_rxs2  <= _0015_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_sel_alu2  <= _0017_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_sel_alu1  <= _0016_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_sel_imm  <= _0018_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_alu_dw  <= _0004_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_alu_fn  <= _0005_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_mem  <= _0013_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_mem_cmd  <= _0014_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_wfd  <= _0019_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_div  <= _0008_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_wxd  <= _0020_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_csr  <= _0007_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_ctrl_fence_i  <= _0009_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_fp  <= _0047_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_branch  <= _0043_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_jal  <= _0048_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_jalr  <= _0049_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_mem  <= _0050_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_wfd  <= _0051_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_wxd  <= _0052_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_csr  <= _0044_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_ctrl_fence_i  <= _0046_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_ctrl_mem  <= _0073_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_ctrl_wfd  <= _0074_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_ctrl_div  <= _0071_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_ctrl_wxd  <= _0075_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_ctrl_csr  <= _0070_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_ctrl_fence_i  <= _0072_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_xcpt_interrupt  <= _0037_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_btb_resp_entry  <= _0022_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_btb_resp_bht_history  <= _0021_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_xcpt  <= _0036_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_flush_pipe  <= _0024_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_load_use  <= _0026_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_cause  <= _0023_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_replay  <= _0029_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_pc  <= _0028_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_mem_size  <= _0027_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_xcpt_interrupt  <= _0069_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_btb_resp_entry  <= _0054_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_btb_resp_bht_history  <= _0053_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_xcpt  <= _0068_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_replay  <= _0062_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_flush_pipe  <= _0056_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_cause  <= _0055_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_slow_bypass  <= _0065_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_load  <= _0059_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_store  <= _0066_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_sfence  <= _0064_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_pc  <= _0061_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_mem_size  <= _0060_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_hls_or_dv  <= _0057_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_wdata  <= _0067_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_reg_rs2  <= _0063_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.mem_br_taken  <= _0042_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_xcpt  <= _0085_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_replay  <= _0082_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_flush_pipe  <= _0077_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_cause  <= _0076_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_sfence  <= _0083_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_pc  <= _0081_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_mem_size  <= _0080_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_hls_or_dv  <= _0078_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_inst  <= _0079_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.wb_reg_wdata  <= _0084_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.id_reg_fence  <= _0038_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_rs_bypass_0  <= _0030_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_rs_bypass_1  <= _0031_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_rs_lsb_0  <= _0032_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_rs_lsb_1  <= _0033_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_rs_msb_0  <= _0034_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.ex_reg_rs_msb_1  <= _0035_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1._r  <= _0001_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.id_stall_fpu__r  <= _0040_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.blocked  <= _0002_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy1.clock )
    \copy1.div_io_kill_REG  <= _0003_;
  assign _0561_ = \copy1._id_stall_fpu_T_2  ? (* src = "verilog/rocket_clean.sv:202115.18-202115.35|verilog/rocket_clean.sv:202115.14-202117.8" *) \copy1._id_stall_fpu_T_5  : \copy1.id_stall_fpu__r ;
  assign _0562_ = \copy1._id_stall_fpu_T_12  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202113.18-202113.36|verilog/rocket_clean.sv:202113.14-202117.8" *) \copy1._id_stall_fpu_T_11  : _0561_;
  assign _0563_ = \copy1._id_stall_fpu_T_17  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202111.18-202111.36|verilog/rocket_clean.sv:202111.14-202117.8" *) \copy1._id_stall_fpu_T_16  : _0562_;
  assign _0040_ = \copy1.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202109.9-202109.14|verilog/rocket_clean.sv:202109.5-202117.8" *) 32'd0 : _0563_;
  assign _0564_ = \copy1.ll_wen  ? (* src = "verilog/rocket_clean.sv:202106.18-202106.24|verilog/rocket_clean.sv:202106.14-202108.8" *) \copy1._T_153  : \copy1._r ;
  assign _0565_ = \copy1._T_159  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202104.18-202104.24|verilog/rocket_clean.sv:202104.14-202108.8" *) \copy1._T_158  : _0564_;
  assign _0001_ = \copy1.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202102.9-202102.14|verilog/rocket_clean.sv:202102.5-202108.8" *) 32'd0 : _0565_;
  assign _0566_ = _0157_ ? (* src = "verilog/rocket_clean.sv:202098.11-202098.43|verilog/rocket_clean.sv:202098.7-202100.10" *) \copy1.id_rs_1 [63:2] : \copy1.ex_reg_rs_msb_1 ;
  assign _0035_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202097.9-202097.24|verilog/rocket_clean.sv:202097.5-202101.8" *) \copy1.ex_reg_rs_msb_1  : _0566_;
  assign _0567_ = _0156_ ? (* src = "verilog/rocket_clean.sv:202093.20-202093.50|verilog/rocket_clean.sv:202093.16-202095.10" *) \copy1.id_rs_0 [63:2] : \copy1.ex_reg_rs_msb_0 ;
  assign _0568_ = \copy1.id_illegal_insn  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202091.11-202091.26|verilog/rocket_clean.sv:202091.7-202095.10" *) { 32'h00000000, \copy1.ibuf_io_inst_0_bits_raw [31:2] } : _0567_;
  assign _0034_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202090.9-202090.24|verilog/rocket_clean.sv:202090.5-202096.8" *) \copy1.ex_reg_rs_msb_0  : _0568_;
  assign _0569_ = \copy1.id_bypass_src_1_1  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202084.20-202084.37|verilog/rocket_clean.sv:202084.16-202088.10" *) 2'h1 : { 1'h1, \copy1._bypass_src_T_2  };
  assign _0570_ = \copy1.id_bypass_src_1_0  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202082.20-202082.37|verilog/rocket_clean.sv:202082.16-202088.10" *) 2'h0 : _0569_;
  assign _0571_ = _0157_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202080.11-202080.43|verilog/rocket_clean.sv:202080.7-202088.10" *) \copy1.id_rs_1 [1:0] : _0570_;
  assign _0033_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202079.9-202079.24|verilog/rocket_clean.sv:202079.5-202089.8" *) \copy1.ex_reg_rs_lsb_1  : _0571_;
  assign _0572_ = \copy1.id_bypass_src_0_0  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202073.20-202073.37|verilog/rocket_clean.sv:202073.16-202077.10" *) 2'h0 : \copy1._bypass_src_T_1 ;
  assign _0573_ = _0156_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202071.20-202071.50|verilog/rocket_clean.sv:202071.16-202077.10" *) \copy1.id_rs_0 [1:0] : _0572_;
  assign _0574_ = \copy1.id_illegal_insn  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202069.11-202069.26|verilog/rocket_clean.sv:202069.7-202077.10" *) \copy1.ibuf_io_inst_0_bits_raw [1:0] : _0573_;
  assign _0032_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202068.9-202068.24|verilog/rocket_clean.sv:202068.5-202078.8" *) \copy1.ex_reg_rs_lsb_0  : _0574_;
  assign _0031_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202065.9-202065.24|verilog/rocket_clean.sv:202065.5-202067.8" *) \copy1.ex_reg_rs_bypass_1  : \copy1.do_bypass_1 ;
  assign _0575_ = \copy1.id_illegal_insn  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202059.11-202059.26|verilog/rocket_clean.sv:202059.7-202063.10" *) 1'h0 : \copy1.do_bypass ;
  assign _0030_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202058.9-202058.24|verilog/rocket_clean.sv:202058.5-202064.8" *) \copy1.ex_reg_rs_bypass_0  : _0575_;
  assign \copy1._GEN_0  = \copy1.id_mem_busy  ? (* src = "verilog/rocket_clean.sv:202055.18-202055.30|verilog/rocket_clean.sv:202055.14-202057.8" *) \copy1.id_reg_fence  : 1'h0;
  assign _0576_ = \copy1.ctrl_killd  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202053.18-202053.33|verilog/rocket_clean.sv:202053.14-202057.8" *) \copy1._GEN_0  : \copy1._GEN_2 ;
  assign _0038_ = \copy1.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202051.9-202051.14|verilog/rocket_clean.sv:202051.5-202057.8" *) 1'h0 : _0576_;
  assign _0577_ = _0155_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202045.11-202045.54|verilog/rocket_clean.sv:202045.7-202049.10" *) \copy1.io_fpu_toint_data  : \copy1.mem_int_wdata ;
  assign _0084_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202044.9-202044.21|verilog/rocket_clean.sv:202044.5-202050.8" *) _0577_ : \copy1.wb_reg_wdata ;
  assign _0079_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202041.9-202041.21|verilog/rocket_clean.sv:202041.5-202043.8" *) \copy1.mem_reg_inst  : \copy1.wb_reg_inst ;
  assign _0078_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202038.9-202038.21|verilog/rocket_clean.sv:202038.5-202040.8" *) \copy1.mem_reg_hls_or_dv  : \copy1.wb_reg_hls_or_dv ;
  assign _0080_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202035.9-202035.21|verilog/rocket_clean.sv:202035.5-202037.8" *) \copy1.mem_reg_mem_size  : \copy1.wb_reg_mem_size ;
  assign _0081_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202032.9-202032.21|verilog/rocket_clean.sv:202032.5-202034.8" *) \copy1.mem_reg_pc  : \copy1.wb_reg_pc ;
  assign _0083_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202029.9-202029.21|verilog/rocket_clean.sv:202029.5-202031.8" *) \copy1.mem_reg_sfence  : \copy1.wb_reg_sfence ;
  assign _0578_ = \copy1._T_74  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202023.11-202023.16|verilog/rocket_clean.sv:202023.7-202027.10" *) \copy1.mem_reg_cause  : { 60'h000000000000000, \copy1._T_78  };
  assign _0076_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202022.9-202022.21|verilog/rocket_clean.sv:202022.5-202028.8" *) _0578_ : \copy1.wb_reg_cause ;
  assign _0579_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:202014.11-202014.22|verilog/rocket_clean.sv:202014.7-202016.10" *) \copy1.alu_io_cmp_out  : \copy1.mem_br_taken ;
  assign _0042_ = _0150_ ? (* src = "verilog/rocket_clean.sv:202013.9-202013.46|verilog/rocket_clean.sv:202013.5-202017.8" *) \copy1.mem_br_taken  : _0579_;
  assign _0580_ = _0199_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202005.15-202005.38|verilog/rocket_clean.sv:202005.11-202009.14" *) { \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0] } : \copy1._mem_reg_rs2_T_13 ;
  assign _0581_ = _0153_ ? (* src = "verilog/rocket_clean.sv:202004.13-202004.53|verilog/rocket_clean.sv:202004.9-202010.12" *) _0580_ : \copy1.mem_reg_rs2 ;
  assign _0582_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:202003.11-202003.22|verilog/rocket_clean.sv:202003.7-202011.10" *) _0581_ : \copy1.mem_reg_rs2 ;
  assign _0063_ = _0150_ ? (* src = "verilog/rocket_clean.sv:202002.9-202002.46|verilog/rocket_clean.sv:202002.5-202012.8" *) \copy1.mem_reg_rs2  : _0582_;
  assign _0583_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201998.11-201998.22|verilog/rocket_clean.sv:201998.7-202000.10" *) \copy1.alu_io_out  : \copy1.mem_reg_wdata ;
  assign _0067_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201997.9-201997.46|verilog/rocket_clean.sv:201997.5-202001.8" *) \copy1.mem_reg_wdata  : _0583_;
  assign _0584_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201993.11-201993.22|verilog/rocket_clean.sv:201993.7-201995.10" *) 1'h0 : \copy1.mem_reg_hls_or_dv ;
  assign _0057_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201992.9-201992.46|verilog/rocket_clean.sv:201992.5-201996.8" *) \copy1.mem_reg_hls_or_dv  : _0584_;
  assign _0585_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201988.11-201988.22|verilog/rocket_clean.sv:201988.7-201990.10" *) \copy1.ex_reg_mem_size  : \copy1.mem_reg_mem_size ;
  assign _0060_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201987.9-201987.46|verilog/rocket_clean.sv:201987.5-201991.8" *) \copy1.mem_reg_mem_size  : _0585_;
  assign _0586_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201978.11-201978.22|verilog/rocket_clean.sv:201978.7-201980.10" *) \copy1.ex_reg_pc  : \copy1.mem_reg_pc ;
  assign _0061_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201977.9-201977.46|verilog/rocket_clean.sv:201977.5-201981.8" *) \copy1.mem_reg_pc  : _0586_;
  assign _0587_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201974.18-201974.29|verilog/rocket_clean.sv:201974.14-201976.8" *) \copy1.ex_sfence  : \copy1.mem_reg_sfence ;
  assign _0064_ = _0150_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201972.9-201972.43|verilog/rocket_clean.sv:201972.5-201976.8" *) 1'h0 : _0587_;
  assign _0588_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201968.11-201968.22|verilog/rocket_clean.sv:201968.7-201970.10" *) _0152_ : \copy1.mem_reg_store ;
  assign _0066_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201967.9-201967.46|verilog/rocket_clean.sv:201967.5-201971.8" *) \copy1.mem_reg_store  : _0588_;
  assign _0589_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201963.11-201963.22|verilog/rocket_clean.sv:201963.7-201965.10" *) _0151_ : \copy1.mem_reg_load ;
  assign _0059_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201962.9-201962.46|verilog/rocket_clean.sv:201962.5-201966.8" *) \copy1.mem_reg_load  : _0589_;
  assign _0590_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201958.11-201958.22|verilog/rocket_clean.sv:201958.7-201960.10" *) \copy1.ex_slow_bypass  : \copy1.mem_reg_slow_bypass ;
  assign _0065_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201957.9-201957.46|verilog/rocket_clean.sv:201957.5-201961.8" *) \copy1.mem_reg_slow_bypass  : _0590_;
  assign _0591_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201953.11-201953.22|verilog/rocket_clean.sv:201953.7-201955.10" *) \copy1.ex_reg_cause  : \copy1.mem_reg_cause ;
  assign _0055_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201952.9-201952.46|verilog/rocket_clean.sv:201952.5-201956.8" *) \copy1.mem_reg_cause  : _0591_;
  assign _0592_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201948.11-201948.22|verilog/rocket_clean.sv:201948.7-201950.10" *) \copy1._GEN_80  : \copy1.mem_reg_flush_pipe ;
  assign _0056_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201947.9-201947.46|verilog/rocket_clean.sv:201947.5-201951.8" *) \copy1.mem_reg_flush_pipe  : _0592_;
  assign _0593_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201941.11-201941.22|verilog/rocket_clean.sv:201941.7-201943.10" *) \copy1.ex_reg_btb_resp_bht_history  : \copy1.mem_reg_btb_resp_bht_history ;
  assign _0053_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201940.9-201940.46|verilog/rocket_clean.sv:201940.5-201944.8" *) \copy1.mem_reg_btb_resp_bht_history  : _0593_;
  assign _0594_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201936.11-201936.22|verilog/rocket_clean.sv:201936.7-201938.10" *) \copy1.ex_reg_btb_resp_entry  : \copy1.mem_reg_btb_resp_entry ;
  assign _0054_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201935.9-201935.46|verilog/rocket_clean.sv:201935.5-201939.8" *) \copy1.mem_reg_btb_resp_entry  : _0594_;
  assign _0595_ = \copy1._T_48  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201924.11-201924.16|verilog/rocket_clean.sv:201924.7-201928.10" *) { \copy1._T_146 , \copy1._T_144  } : \copy1.csr_io_decode_0_inst [13:12];
  assign _0027_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201923.9-201923.24|verilog/rocket_clean.sv:201923.5-201929.8" *) \copy1.ex_reg_mem_size  : _0595_;
  assign _0028_ = _0556_ ? (* src = "verilog/rocket_clean.sv:201920.9-201920.72|verilog/rocket_clean.sv:201920.5-201922.8" *) \copy1.ibuf_io_pc  : \copy1.ex_reg_pc ;
  assign _0596_ = \copy1.csr_io_interrupt  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201913.11-201913.27|verilog/rocket_clean.sv:201913.7-201917.10" *) \copy1.csr_io_interrupt_cause  : { 60'h000000000000000, \copy1._T_18  };
  assign _0023_ = _0556_ ? (* src = "verilog/rocket_clean.sv:201912.9-201912.72|verilog/rocket_clean.sv:201912.5-201918.8" *) _0596_ : \copy1.ex_reg_cause ;
  assign _0026_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201909.9-201909.24|verilog/rocket_clean.sv:201909.5-201911.8" *) \copy1.ex_reg_load_use  : \copy1.id_load_use ;
  assign _0024_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201906.9-201906.24|verilog/rocket_clean.sv:201906.5-201908.8" *) \copy1.ex_reg_flush_pipe  : _0557_;
  assign _0021_ = _0556_ ? (* src = "verilog/rocket_clean.sv:201902.9-201902.72|verilog/rocket_clean.sv:201902.5-201904.8" *) \copy1.ibuf_io_btb_resp_bht_history  : \copy1.ex_reg_btb_resp_bht_history ;
  assign _0022_ = _0556_ ? (* src = "verilog/rocket_clean.sv:201899.9-201899.72|verilog/rocket_clean.sv:201899.5-201901.8" *) \copy1.ibuf_io_btb_resp_entry  : \copy1.ex_reg_btb_resp_entry ;
  assign _0072_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201894.9-201894.21|verilog/rocket_clean.sv:201894.5-201896.8" *) \copy1.mem_ctrl_fence_i  : \copy1.wb_ctrl_fence_i ;
  assign _0070_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201891.9-201891.21|verilog/rocket_clean.sv:201891.5-201893.8" *) \copy1.mem_ctrl_csr  : \copy1.wb_ctrl_csr ;
  assign _0075_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201888.9-201888.21|verilog/rocket_clean.sv:201888.5-201890.8" *) \copy1.mem_ctrl_wxd  : \copy1.wb_ctrl_wxd ;
  assign _0071_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201885.9-201885.21|verilog/rocket_clean.sv:201885.5-201887.8" *) \copy1.mem_ctrl_div  : \copy1.wb_ctrl_div ;
  assign _0074_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201882.9-201882.21|verilog/rocket_clean.sv:201882.5-201884.8" *) \copy1.mem_ctrl_wfd  : \copy1.wb_ctrl_wfd ;
  assign _0073_ = \copy1.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201873.9-201873.21|verilog/rocket_clean.sv:201873.5-201875.8" *) \copy1.mem_ctrl_mem  : \copy1.wb_ctrl_mem ;
  assign _0597_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201863.11-201863.22|verilog/rocket_clean.sv:201863.7-201865.10" *) \copy1._GEN_79  : \copy1.mem_ctrl_fence_i ;
  assign _0046_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201862.9-201862.46|verilog/rocket_clean.sv:201862.5-201866.8" *) \copy1.mem_ctrl_fence_i  : _0597_;
  assign _0598_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201858.11-201858.22|verilog/rocket_clean.sv:201858.7-201860.10" *) \copy1.ex_ctrl_csr  : \copy1.mem_ctrl_csr ;
  assign _0044_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201857.9-201857.46|verilog/rocket_clean.sv:201857.5-201861.8" *) \copy1.mem_ctrl_csr  : _0598_;
  assign _0599_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201853.11-201853.22|verilog/rocket_clean.sv:201853.7-201855.10" *) \copy1.ex_ctrl_wxd  : \copy1.mem_ctrl_wxd ;
  assign _0052_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201852.9-201852.46|verilog/rocket_clean.sv:201852.5-201856.8" *) \copy1.mem_ctrl_wxd  : _0599_;
  assign _0600_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201843.11-201843.22|verilog/rocket_clean.sv:201843.7-201845.10" *) \copy1.ex_ctrl_wfd  : \copy1.mem_ctrl_wfd ;
  assign _0051_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201842.9-201842.46|verilog/rocket_clean.sv:201842.5-201846.8" *) \copy1.mem_ctrl_wfd  : _0600_;
  assign _0601_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201828.11-201828.22|verilog/rocket_clean.sv:201828.7-201830.10" *) \copy1.ex_ctrl_mem  : \copy1.mem_ctrl_mem ;
  assign _0050_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201827.9-201827.46|verilog/rocket_clean.sv:201827.5-201831.8" *) \copy1.mem_ctrl_mem  : _0601_;
  assign _0602_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201813.11-201813.22|verilog/rocket_clean.sv:201813.7-201815.10" *) \copy1.ex_ctrl_jalr  : \copy1.mem_ctrl_jalr ;
  assign _0049_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201812.9-201812.46|verilog/rocket_clean.sv:201812.5-201816.8" *) \copy1.mem_ctrl_jalr  : _0602_;
  assign _0603_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201808.11-201808.22|verilog/rocket_clean.sv:201808.7-201810.10" *) \copy1.ex_ctrl_jal  : \copy1.mem_ctrl_jal ;
  assign _0048_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201807.9-201807.46|verilog/rocket_clean.sv:201807.5-201811.8" *) \copy1.mem_ctrl_jal  : _0603_;
  assign _0604_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201803.11-201803.22|verilog/rocket_clean.sv:201803.7-201805.10" *) \copy1.ex_ctrl_branch  : \copy1.mem_ctrl_branch ;
  assign _0043_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201802.9-201802.46|verilog/rocket_clean.sv:201802.5-201806.8" *) \copy1.mem_ctrl_branch  : _0604_;
  assign _0605_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201798.11-201798.22|verilog/rocket_clean.sv:201798.7-201800.10" *) \copy1.ex_ctrl_fp  : \copy1.mem_ctrl_fp ;
  assign _0047_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201797.9-201797.46|verilog/rocket_clean.sv:201797.5-201801.8" *) \copy1.mem_ctrl_fp  : _0605_;
  assign _0009_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201794.9-201794.24|verilog/rocket_clean.sv:201794.5-201796.8" *) \copy1.ex_ctrl_fence_i  : \copy1.id_ctrl_decoder_24 ;
  assign _0606_ = \copy1.id_csr_ren  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201788.20-201788.30|verilog/rocket_clean.sv:201788.16-201792.10" *) 3'h2 : { \copy1._id_ctrl_decoder_T_241 , \copy1._id_ctrl_decoder_T_238 , \copy1._id_ctrl_decoder_T_235  };
  assign _0607_ = _0149_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201786.11-201786.46|verilog/rocket_clean.sv:201786.7-201792.10" *) 3'h0 : _0606_;
  assign _0007_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201785.9-201785.24|verilog/rocket_clean.sv:201785.5-201793.8" *) \copy1.ex_ctrl_csr  : _0607_;
  assign _0020_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201782.9-201782.24|verilog/rocket_clean.sv:201782.5-201784.8" *) \copy1.ex_ctrl_wxd  : \copy1.id_ctrl_decoder_22 ;
  assign _0008_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201779.9-201779.24|verilog/rocket_clean.sv:201779.5-201781.8" *) \copy1.ex_ctrl_div  : \copy1.id_ctrl_decoder_21 ;
  assign _0019_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201776.9-201776.24|verilog/rocket_clean.sv:201776.5-201778.8" *) \copy1.ex_ctrl_wfd  : \copy1.id_ctrl_decoder_19 ;
  assign _0014_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201767.9-201767.24|verilog/rocket_clean.sv:201767.5-201769.8" *) \copy1.ex_ctrl_mem_cmd  : { \copy1.csr_io_decode_0_inst [6], \copy1._id_ctrl_decoder_T_185 , \copy1._id_ctrl_decoder_T_183 , \copy1._id_ctrl_decoder_T_173 , \copy1._id_ctrl_decoder_T_167  };
  assign _0013_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201764.9-201764.24|verilog/rocket_clean.sv:201764.5-201766.8" *) \copy1.ex_ctrl_mem  : \copy1.id_ctrl_decoder_14 ;
  assign _0608_ = \copy1.id_xcpt  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201758.11-201758.18|verilog/rocket_clean.sv:201758.7-201762.10" *) 4'h0 : { \copy1._id_ctrl_decoder_T_158 , \copy1._id_ctrl_decoder_T_147 , \copy1._id_ctrl_decoder_T_132 , \copy1._id_ctrl_decoder_T_111  };
  assign _0005_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201757.9-201757.24|verilog/rocket_clean.sv:201757.5-201763.8" *) \copy1.ex_ctrl_alu_fn  : _0608_;
  assign _0004_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201754.9-201754.24|verilog/rocket_clean.sv:201754.5-201756.8" *) \copy1.ex_ctrl_alu_dw  : \copy1._GEN_9 ;
  assign _0018_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201751.9-201751.24|verilog/rocket_clean.sv:201751.5-201753.8" *) \copy1.ex_ctrl_sel_imm  : { \copy1._id_ctrl_decoder_T_94 , \copy1._id_ctrl_decoder_T_85 , \copy1._id_ctrl_decoder_T_81  };
  assign _0609_ = _0554_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201742.13-201742.36|verilog/rocket_clean.sv:201742.9-201746.12" *) 2'h2 : 2'h1;
  assign _0610_ = \copy1.id_xcpt  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201741.11-201741.18|verilog/rocket_clean.sv:201741.7-201749.10" *) _0609_ : { \copy1._id_ctrl_decoder_T_75 , \copy1._id_ctrl_decoder_T_71  };
  assign _0016_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201740.9-201740.24|verilog/rocket_clean.sv:201740.5-201750.8" *) \copy1.ex_ctrl_sel_alu1  : _0610_;
  assign _0611_ = \copy1.id_xcpt  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201734.11-201734.18|verilog/rocket_clean.sv:201734.7-201738.10" *) 2'h0 : { \copy1._id_ctrl_decoder_T_60 , \copy1._id_ctrl_decoder_T_50  };
  assign _0017_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201733.9-201733.24|verilog/rocket_clean.sv:201733.5-201739.8" *) \copy1.ex_ctrl_sel_alu2  : _0611_;
  assign _0015_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201727.9-201727.24|verilog/rocket_clean.sv:201727.5-201729.8" *) \copy1.ex_ctrl_rxs2  : \copy1.id_ctrl_decoder_6 ;
  assign _0012_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201724.9-201724.24|verilog/rocket_clean.sv:201724.5-201726.8" *) \copy1.ex_ctrl_jalr  : \copy1.id_ctrl_decoder_5 ;
  assign _0011_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201721.9-201721.24|verilog/rocket_clean.sv:201721.5-201723.8" *) \copy1.ex_ctrl_jal  : \copy1.id_ctrl_decoder_4 ;
  assign _0006_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201718.9-201718.24|verilog/rocket_clean.sv:201718.5-201720.8" *) \copy1.ex_ctrl_branch  : \copy1.id_ctrl_decoder_3 ;
  assign _0010_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201715.9-201715.24|verilog/rocket_clean.sv:201715.5-201717.8" *) \copy1.ex_ctrl_fp  : \copy1.id_ctrl_decoder_1 ;
  assign _0612_ = \copy1.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201711.18-201711.33|verilog/rocket_clean.sv:201711.14-201713.8" *) \copy1.id_reg_pause  : \copy1._GEN_1 ;
  assign _0039_ = \copy1.unpause  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201709.9-201709.16|verilog/rocket_clean.sv:201709.5-201713.8" *) 1'h0 : _0612_;
  assign _0613_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201848.11-201848.22|verilog/rocket_clean.sv:201848.7-201850.10" *) \copy1.ex_ctrl_div  : \copy1.mem_ctrl_div ;
  assign _0045_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201847.9-201847.46|verilog/rocket_clean.sv:201847.5-201851.8" *) \copy1.mem_ctrl_div  : _0613_;
  assign _0614_ = \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201983.11-201983.22|verilog/rocket_clean.sv:201983.7-201985.10" *) \copy1.ex_reg_inst  : \copy1.mem_reg_inst ;
  assign _0058_ = _0150_ ? (* src = "verilog/rocket_clean.sv:201982.9-201982.46|verilog/rocket_clean.sv:201982.5-201986.8" *) \copy1.mem_reg_inst  : _0614_;
  assign _0025_ = _0556_ ? (* src = "verilog/rocket_clean.sv:201930.9-201930.72|verilog/rocket_clean.sv:201930.5-201932.8" *) \copy1.csr_io_decode_0_inst  : \copy1.ex_reg_inst ;
  assign _0615_ = | (* src = "verilog/rocket_clean.sv:201742.30-201742.36" *) { \copy1.ibuf_io_inst_0_bits_xcpt0_ae_inst , \copy1.ibuf_io_inst_0_bits_xcpt0_pf_inst  };
  assign \copy1._T_150  = 1'h1 << (* src = "verilog/rocket_clean.sv:201235.24-201235.41" *) \copy1.ll_waddr ;
  assign \copy1._T_156  = 1'h1 << (* src = "verilog/rocket_clean.sv:201240.24-201240.41" *) \copy1.wb_reg_inst [11:7];
  assign \copy1._id_stall_fpu_T_8  = 1'h1 << (* src = "verilog/rocket_clean.sv:201248.35-201248.59" *) \copy1.io_dmem_resp_bits_tag [5:1];
  assign \copy1._id_stall_fpu_T_13  = 1'h1 << (* src = "verilog/rocket_clean.sv:201253.36-201253.63" *) \copy1.io_fpu_sboard_clra ;
  assign \copy1._id_sboard_hazard_T  = { \copy1._r [31:1], 1'h0 } >> (* src = "verilog/rocket_clean.sv:201068.37-201068.51" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy1._id_sboard_hazard_T_7  = { \copy1._r [31:1], 1'h0 } >> (* src = "verilog/rocket_clean.sv:201078.39-201078.53" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign \copy1._id_sboard_hazard_T_14  = { \copy1._r [31:1], 1'h0 } >> (* src = "verilog/rocket_clean.sv:201081.40-201081.53" *) \copy1.ibuf_io_inst_0_bits_inst_rd ;
  assign \copy1._id_stall_fpu_T_18  = \copy1.id_stall_fpu__r  >> (* src = "verilog/rocket_clean.sv:201091.36-201091.64" *) \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy1._id_stall_fpu_T_21  = \copy1.id_stall_fpu__r  >> (* src = "verilog/rocket_clean.sv:201092.36-201092.64" *) \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign \copy1._id_stall_fpu_T_24  = \copy1.id_stall_fpu__r  >> (* src = "verilog/rocket_clean.sv:201093.36-201093.64" *) \copy1.ibuf_io_inst_0_bits_inst_rs3 ;
  assign \copy1._id_stall_fpu_T_27  = \copy1.id_stall_fpu__r  >> (* src = "verilog/rocket_clean.sv:201094.36-201094.63" *) \copy1.ibuf_io_inst_0_bits_inst_rd ;
  assign \copy1.msb  = _0244_ ? (* src = "verilog/rocket_clean.sv:200456.15-200456.100" *) \copy1.mem_reg_wdata [39] : _0210_;
  assign \copy1._mem_br_target_T_7  = \copy1.mem_ctrl_jal  ? (* src = "verilog/rocket_clean.sv:200472.36-200472.96" *) { \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [19:12], \copy1.mem_reg_inst [20], \copy1.mem_reg_inst [30:21], 1'h0 } : 32'd4;
  assign \copy1._mem_br_target_T_8  = \copy1._mem_br_target_T_1  ? (* src = "verilog/rocket_clean.sv:200473.36-200474.24" *) { \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [7], \copy1.mem_reg_inst [30:25], \copy1.mem_reg_inst [11:8], 1'h0 } : \copy1._mem_br_target_T_7 ;
  assign \copy1._mem_npc_T_4  = _0245_ ? (* src = "verilog/rocket_clean.sv:200477.30-200477.109" *) { \copy1.msb , \copy1.mem_reg_wdata [38:0] } : \copy1.mem_br_target ;
  assign \copy1._mem_wrong_npc_T_3 = _0246_ ? (* src = "verilog/rocket_clean.sv:200479.30-200479.102" *) _0201_ : 1'h1;
  assign \copy1.mem_wrong_npc  = 0;// \copy1.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:200480.25-200480.80" *) _0202_ : \copy1._mem_wrong_npc_T_3 ;
  assign \copy1._T_14  = \copy1.ibuf_io_inst_0_bits_xcpt0_ae_inst  ? (* src = "verilog/rocket_clean.sv:200960.22-200960.69" *) 2'h1 : 2'h2;
  assign \copy1._T_16  = \copy1.ibuf_io_inst_0_bits_xcpt0_pf_inst  ? (* src = "verilog/rocket_clean.sv:200961.22-200961.70" *) 4'hc : { 2'h0, \copy1._T_14  };
  assign \copy1._T_17  = \copy1.bpu_io_xcpt_if  ? (* src = "verilog/rocket_clean.sv:200962.22-200962.51" *) 4'h3 : \copy1._T_16 ;
  assign \copy1._T_18  = \copy1.bpu_io_debug_if  ? (* src = "verilog/rocket_clean.sv:200963.22-200963.52" *) 4'he : \copy1._T_17 ;
  assign \copy1._ex_rs_T_1  = _0165_ ? (* src = "verilog/rocket_clean.sv:200984.28-200984.75" *) \copy1.mem_reg_wdata  : 64'h0000000000000000;
  assign \copy1._ex_rs_T_3  = _0166_ ? (* src = "verilog/rocket_clean.sv:200985.28-200985.79" *) \copy1.wb_reg_wdata  : \copy1._ex_rs_T_1 ;
  assign \copy1._ex_rs_T_5  = _0167_ ? (* src = "verilog/rocket_clean.sv:200986.28-200986.101" *) \copy1.io_dmem_resp_bits_data_word_bypass  : \copy1._ex_rs_T_3 ;
  assign \copy1._ex_rs_T_8  = _0168_ ? (* src = "verilog/rocket_clean.sv:200988.28-200988.75" *) \copy1.mem_reg_wdata  : 64'h0000000000000000;
  assign \copy1._ex_rs_T_10  = _0169_ ? (* src = "verilog/rocket_clean.sv:200989.29-200989.80" *) \copy1.wb_reg_wdata  : \copy1._ex_rs_T_8 ;
  assign \copy1._ex_rs_T_12  = _0170_ ? (* src = "verilog/rocket_clean.sv:200990.29-200990.103" *) \copy1.io_dmem_resp_bits_data_word_bypass  : \copy1._ex_rs_T_10 ;
  assign \copy1._ex_op2_T  = \copy1.ex_reg_rs_bypass_1  ? (* src = "verilog/rocket_clean.sv:200992.25-200992.71" *) \copy1._ex_rs_T_12  : { \copy1.ex_reg_rs_msb_1 , \copy1.ex_reg_rs_lsb_1  };
  assign \copy1.ex_imm_hi_hi_hi  = \copy1._ex_imm_sign_T  ? (* src = "verilog/rocket_clean.sv:200995.23-200995.91" *) 1'h0 : \copy1.ex_reg_inst [31];
  assign \copy1._ex_imm_b11_T_9  = \copy1._ex_imm_b11_T_6  ? (* src = "verilog/rocket_clean.sv:201003.27-201003.100" *) \copy1.ex_reg_inst [7] : \copy1.ex_imm_hi_hi_hi ;
  assign \copy1._ex_imm_b11_T_10  = _0171_ ? (* src = "verilog/rocket_clean.sv:201004.28-201004.105" *) \copy1.ex_reg_inst [20] : \copy1._ex_imm_b11_T_9 ;
  assign \copy1.ex_imm_b10_5  = \copy1._ex_imm_b11_T_2  ? (* src = "verilog/rocket_clean.sv:201005.29-201005.72" *) 6'h00 : \copy1.ex_reg_inst [30:25];
  assign \copy1._ex_imm_b4_1_T_8  = \copy1._ex_imm_sign_T  ? (* src = "verilog/rocket_clean.sv:201007.33-201007.89" *) \copy1.ex_reg_inst [19:16] : \copy1.ex_reg_inst [24:21];
  assign \copy1._ex_imm_b4_1_T_9  = _0484_ ? (* src = "verilog/rocket_clean.sv:201008.33-201008.113" *) \copy1.ex_reg_inst [11:8] : \copy1._ex_imm_b4_1_T_8 ;
  assign \copy1.ex_imm_b4_1  = \copy1._ex_imm_b30_20_T  ? (* src = "verilog/rocket_clean.sv:201009.28-201009.70" *) 4'h0 : \copy1._ex_imm_b4_1_T_9 ;
  assign \copy1._ex_imm_b0_T_7  = _0172_ ? (* src = "verilog/rocket_clean.sv:201011.26-201011.84" *) \copy1.ex_reg_inst [20] : \copy1._ex_imm_b0_T_6 ;
  assign \copy1.ex_imm_b0  = \copy1._ex_imm_b4_1_T_1  ? (* src = "verilog/rocket_clean.sv:201012.21-201012.71" *) \copy1.ex_reg_inst [7] : \copy1._ex_imm_b0_T_7 ;
  assign \copy1.ex_imm_hi_lo_lo  = \copy1._ex_imm_b11_T_2  ? (* src = "verilog/rocket_clean.sv:201013.27-201013.105" *) 1'h0 : \copy1._ex_imm_b11_T_10 ;
  assign \copy1.ex_imm_hi_lo_hi  = _0093_ ? (* src = "verilog/rocket_clean.sv:201014.32-201015.24" *) { \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi  } : \copy1.ex_reg_inst [19:12];
  assign \copy1.ex_imm_hi_hi_lo  = \copy1._ex_imm_b30_20_T  ? (* src = "verilog/rocket_clean.sv:201016.33-201016.115" *) \copy1.ex_reg_inst [30:20] : { \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi  };
  assign \copy1._ex_op1_T  = \copy1.ex_reg_rs_bypass_0  ? (* src = "verilog/rocket_clean.sv:201020.27-201020.71" *) \copy1._ex_rs_T_5  : { \copy1.ex_reg_rs_msb_0 , \copy1.ex_reg_rs_lsb_0  };
  assign \copy1._ex_op1_T_3  = _0173_ ? (* src = "verilog/rocket_clean.sv:201022.29-201022.92" *) \copy1._ex_op1_T  : 64'h0000000000000000;
  assign \copy1._ex_op2_T_3  = _0174_ ? (* src = "verilog/rocket_clean.sv:201024.29-201024.92" *) \copy1._ex_op2_T  : 64'h0000000000000000;
  assign \copy1._ex_op2_T_5  = _0175_ ? (* src = "verilog/rocket_clean.sv:201025.29-201025.113" *) { \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_lo , \copy1.ex_imm_hi_lo_hi , \copy1.ex_imm_hi_lo_lo , \copy1.ex_imm_b10_5 , \copy1.ex_imm_b4_1 , \copy1.ex_imm_b0  } : \copy1._ex_op2_T_3 ;
  assign \copy1.ll_waddr  = _0119_ ? (* src = "verilog/rocket_clean.sv:201075.25-201075.98" *) \copy1.io_dmem_resp_bits_tag [5:1] : \copy1.div_io_resp_bits_tag ;
  assign \copy1._bypass_src_T  = \copy1.id_bypass_src_0_2  ? (* src = "verilog/rocket_clean.sv:201127.30-201127.61" *) 1'h0 : 1'h1;
  assign \copy1._bypass_src_T_1  = \copy1.id_bypass_src_0_1  ? (* src = "verilog/rocket_clean.sv:201128.32-201128.72" *) 2'h1 : { 1'h1, \copy1._bypass_src_T  };
  assign \copy1.rf_waddr  = \copy1.ll_wen  ? (* src = "verilog/rocket_clean.sv:201132.25-201132.53" *) \copy1.ll_waddr  : \copy1.wb_reg_inst [11:7];
  assign \copy1._rf_wdata_T_4  = _0208_ ? (* src = "verilog/rocket_clean.sv:201136.31-201136.83" *) \copy1.csr_io_rw_rdata  : \copy1.wb_reg_wdata ;
  assign \copy1._rf_wdata_T_5  = \copy1.ll_wen  ? (* src = "verilog/rocket_clean.sv:201137.31-201137.64" *) \copy1.div_io_resp_bits_data  : \copy1._rf_wdata_T_4 ;
  assign \copy1.rf_wdata  = _0131_ ? (* src = "verilog/rocket_clean.sv:201138.26-201138.98" *) \copy1.io_dmem_resp_bits_data  : \copy1._rf_wdata_T_5 ;
  assign \copy1._GEN_233  = _0180_ ? (* src = "verilog/rocket_clean.sv:201139.26-201139.71" *) \copy1.rf_wdata  : \copy1._id_rs_T_4 ;
  assign \copy1._GEN_240  = _0209_ ? (* src = "verilog/rocket_clean.sv:201140.26-201140.66" *) \copy1._GEN_233  : \copy1._id_rs_T_4 ;
  assign \copy1.id_rs_0  = \copy1.rf_wen  ? (* src = "verilog/rocket_clean.sv:201141.25-201141.55" *) \copy1._GEN_240  : \copy1._id_rs_T_4 ;
  assign \copy1._bypass_src_T_2  = \copy1.id_bypass_src_1_2  ? (* src = "verilog/rocket_clean.sv:201143.32-201143.63" *) 1'h0 : 1'h1;
  assign \copy1._GEN_234  = _0181_ ? (* src = "verilog/rocket_clean.sv:201144.26-201144.71" *) \copy1.rf_wdata  : \copy1._id_rs_T_9 ;
  assign \copy1._GEN_241  = _0209_ ? (* src = "verilog/rocket_clean.sv:201145.26-201145.66" *) \copy1._GEN_234  : \copy1._id_rs_T_9 ;
  assign \copy1.id_rs_1  = \copy1.rf_wen  ? (* src = "verilog/rocket_clean.sv:201146.25-201146.55" *) \copy1._GEN_241  : \copy1._id_rs_T_9 ;
  assign \copy1.mem_int_wdata  = _0136_ ? (* src = "verilog/rocket_clean.sv:201161.31-201162.45" *) { \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target [39], \copy1.mem_br_target  } : \copy1.mem_reg_wdata ;
  assign \copy1._mem_reg_rs2_T_12  = _0187_ ? (* src = "verilog/rocket_clean.sv:201191.35-201191.88" *) { \copy1._ex_op2_T [31:0], \copy1._ex_op2_T [31:0] } : \copy1._ex_op2_T ;
  assign \copy1._mem_reg_rs2_T_13  = _0188_ ? (* src = "verilog/rocket_clean.sv:201192.35-201192.97" *) { \copy1._ex_op2_T [15:0], \copy1._ex_op2_T [15:0], \copy1._ex_op2_T [15:0], \copy1._ex_op2_T [15:0] } : \copy1._mem_reg_rs2_T_12 ;
  assign \copy1.mem_ldst_cause  = \copy1.mem_debug_breakpoint  ? (* src = "verilog/rocket_clean.sv:201198.31-201198.65" *) 4'he : 4'h3;
  assign \copy1._T_78  = \copy1._T_75  ? (* src = "verilog/rocket_clean.sv:201203.22-201203.51" *) 4'h0 : \copy1.mem_ldst_cause ;
  assign \copy1._T_119  = \copy1._T_109  ? (* src = "verilog/rocket_clean.sv:201212.23-201212.43" *) 2'h2 : 2'h0;
  assign \copy1._T_120  = \copy1._T_107  ? (* src = "verilog/rocket_clean.sv:201213.23-201213.45" *) 2'h1 : \copy1._T_119 ;
  assign \copy1._T_121  = \copy1._T_105  ? (* src = "verilog/rocket_clean.sv:201214.23-201214.45" *) 2'h3 : \copy1._T_120 ;
  assign \copy1._T_124  = \copy1._T_99  ? (* src = "verilog/rocket_clean.sv:201216.23-201216.44" *) 4'hd : { 2'h1, \copy1._T_121  };
  assign \copy1._T_125  = \copy1._T_97  ? (* src = "verilog/rocket_clean.sv:201217.23-201217.44" *) 4'hf : \copy1._T_124 ;
  assign \copy1.msb_1  = _0545_ ? (* src = "verilog/rocket_clean.sv:201229.17-201229.104" *) \copy1.wb_reg_wdata [39] : _0230_;
  assign \copy1._csr_io_rw_cmd_T  = \copy1.wb_reg_valid  ? (* src = "verilog/rocket_clean.sv:201233.33-201233.59" *) 3'h0 : 3'h4;
  assign \copy1._T_151  = \copy1.ll_wen  ? (* src = "verilog/rocket_clean.sv:201236.24-201236.47" *) \copy1._T_150  : 32'd0;
  assign \copy1._T_157  = \copy1._T_155  ? (* src = "verilog/rocket_clean.sv:201241.24-201241.47" *) \copy1._T_156  : 32'd0;
  assign \copy1._id_stall_fpu_T_4  = \copy1._id_stall_fpu_T_2  ? (* src = "verilog/rocket_clean.sv:201245.35-201245.69" *) \copy1._T_156  : 32'd0;
  assign \copy1._id_stall_fpu_T_9  = \copy1._id_stall_fpu_T_7  ? (* src = "verilog/rocket_clean.sv:201249.35-201249.80" *) \copy1._id_stall_fpu_T_8  : 32'd0;
  assign \copy1._id_stall_fpu_T_14  = \copy1.io_fpu_sboard_clr  ? (* src = "verilog/rocket_clean.sv:201254.36-201254.82" *) \copy1._id_stall_fpu_T_13  : 32'd0;
  assign \copy1._io_imem_req_bits_pc_T_1  = \copy1.replay_wb_common  ? (* src = "verilog/rocket_clean.sv:201258.42-201258.80" *) \copy1.wb_reg_pc  : { \copy1._mem_npc_T_4 [39:1], 1'h0 };
  assign \copy1._io_imem_btb_update_bits_cfiType_T_10  = _0144_ ? (* src = "verilog/rocket_clean.sv:201261.54-201262.52" *) 2'h3 : { 1'h0, \copy1._io_imem_btb_update_bits_cfiType_T  };
  assign \copy1.msb_2  = _0547_ ? (* src = "verilog/rocket_clean.sv:201267.17-201267.112" *) \copy1.alu_io_adder_out [39] : _0231_;
  assign \copy1._id_rs_T_4  = _0195_ ? (* src = "verilog/rocket_clean.sv:201517.32-201517.76" *) 64'h0000000000000000 : \copy1.io_rs1_secret ;
  assign \copy1._id_rs_T_9  = _0196_ ? (* src = "verilog/rocket_clean.sv:201525.35-201525.81" *) 64'h0000000000000000 : \copy1.io_rs2_secret ;
  assign \copy1.io_imem_req_bits_pc  = _0550_ ? (* src = "verilog/rocket_clean.sv:201535.32-201535.94" *) \copy1.csr_io_evec  : \copy1._io_imem_req_bits_pc_T_1 ;
  assign \copy1.io_imem_btb_update_bits_cfiType  = _0146_ ? (* src = "verilog/rocket_clean.sv:201547.44-201548.42" *) 2'h2 : \copy1._io_imem_btb_update_bits_cfiType_T_10 ;
  assign \copy1.io_dmem_s1_data_data  = \copy1.mem_ctrl_fp  ? (* src = "verilog/rocket_clean.sv:201565.33-201565.78" *) \copy1.io_fpu_store_data  : \copy1.mem_reg_rs2 ;
  assign \copy1.csr_io_cause  = \copy1.wb_reg_xcpt  ? (* src = "verilog/rocket_clean.sv:201668.25-201668.71" *) \copy1.wb_reg_cause  : { 60'h000000000000000, \copy1._T_125  };
  assign \copy1.csr_io_tval  = \copy1.tval_valid  ? (* src = "verilog/rocket_clean.sv:201670.24-201670.61" *) { \copy1.msb_1 , \copy1.wb_reg_wdata [38:0] } : 40'h0000000000;
  assign \copy1.alu_io_in2  = _0197_ ? (* src = "verilog/rocket_clean.sv:201690.23-201690.88" *) 64'h0000000000000004 : \copy1._ex_op2_T_5 ;
  assign \copy1.alu_io_in1  = _0198_ ? (* src = "verilog/rocket_clean.sv:201691.23-201691.117" *) { \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc [39], \copy1.ex_reg_pc  } : \copy1._ex_op1_T_3 ;
  assign \copy1.div_io_resp_ready  = _0119_ ? (* src = "verilog/rocket_clean.sv:201701.30-201701.89" *) 1'h0 : \copy1._ctrl_stalld_T_17 ;
  assign _0616_ = \copy1.mem_ctrl_jalr  ^ (* src = "verilog/rocket_clean.sv:201161.49-201161.83" *) \copy1.mem_npc_misaligned ;
  assign \copy1.alu._io_adder_out_T_1  = \copy1.alu.io_in1  + (* src = "verilog/rocket_clean.sv:199242.35-199242.51" *) \copy1.alu.in2_inv ;
  assign \copy1.alu.io_adder_out  = \copy1.alu._io_adder_out_T_1  + (* src = "verilog/rocket_clean.sv:199337.25-199337.51" *) \copy1.alu.io_fn [3];
  assign \copy1.alu._T_2  = \copy1.alu.io_fn [3] & (* src = "verilog/rocket_clean.sv:199248.16-199248.37" *) \copy1.alu.io_in1 [31];
  assign \copy1.alu._T_10  = \copy1.alu.io_in2 [5] & (* src = "verilog/rocket_clean.sv:199251.17-199251.34" *) \copy1.alu.io_dw ;
  assign \copy1.alu._shout_r_T_2  = \copy1.alu.io_fn [3] & (* src = "verilog/rocket_clean.sv:199286.24-199286.43" *) \copy1.alu.shin [63];
  assign \copy1.alu._logic_T_7  = \copy1.alu.io_in1  & (* src = "verilog/rocket_clean.sv:199325.28-199325.43" *) \copy1.alu.io_in2 ;
  assign \copy1.alu._shift_logic_T_1  = \copy1.alu._shift_logic_T  & (* src = "verilog/rocket_clean.sv:199329.28-199329.48" *) \copy1.alu.slt ;
  assign _0617_ = \copy1.alu.io_in1 [63] == (* src = "verilog/rocket_clean.sv:199245.15-199245.39" *) \copy1.alu.io_in2 [63];
  assign _0618_ = ! (* src = "verilog/rocket_clean.sv:199247.45-199247.65" *) \copy1.alu.in1_xor_in2 ;
  assign _0619_ = \copy1.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199254.21-199254.34" *) 3'h5;
  assign _0620_ = \copy1.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199254.37-199254.50" *) 4'hb;
  assign _0621_ = \copy1.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199321.28-199321.41" *) 1'h1;
  assign \copy1.alu._logic_T_1  = \copy1.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199323.22-199323.35" *) 3'h6;
  assign _0622_ = \copy1.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199324.28-199324.41" *) 3'h4;
  assign _0623_ = \copy1.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199326.41-199326.54" *) 3'h7;
  assign _0624_ = ! (* src = "verilog/rocket_clean.sv:199333.21-199333.34" *) \copy1.alu.io_fn ;
  assign _0625_ = \copy1.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199333.37-199333.50" *) 4'ha;
  assign \copy1.alu._shift_logic_T  = \copy1.alu.io_fn  >= (* src = "verilog/rocket_clean.sv:199328.26-199328.39" *) 4'hc;
  assign \copy1.alu._in2_inv_T_1  = ~ (* src = "verilog/rocket_clean.sv:199239.30-199239.37" *) \copy1.alu.io_in2 ;
  assign \copy1.alu._shin_T_2  = _0619_ | (* src = "verilog/rocket_clean.sv:199254.21-199254.50" *) _0620_;
  assign \copy1.alu._shin_T_11  = \copy1.alu._T_7  | (* src = "verilog/rocket_clean.sv:199259.28-199259.50" *) { \copy1.alu.io_in1 [31:0], 32'h00000000 };
  assign \copy1.alu._shin_T_21  = { \copy1.alu._shin_T_11 [63:48], 16'h0000, \copy1.alu._shin_T_11 [31:16] } | (* src = "verilog/rocket_clean.sv:199264.28-199264.51" *) { \copy1.alu._shin_T_11 [47:32], 16'h0000, \copy1.alu._shin_T_11 [15:0], 16'h0000 };
  assign \copy1.alu._shin_T_31  = { \copy1.alu._shin_T_21 [63:56], 8'h00, \copy1.alu._shin_T_21 [47:40], 8'h00, \copy1.alu._shin_T_21 [31:24], 8'h00, \copy1.alu._shin_T_21 [15:8] } | (* src = "verilog/rocket_clean.sv:199269.28-199269.51" *) { \copy1.alu._shin_T_21 [55:48], 8'h00, \copy1.alu._shin_T_21 [39:32], 8'h00, \copy1.alu._shin_T_21 [23:16], 8'h00, \copy1.alu._shin_T_21 [7:0], 8'h00 };
  assign \copy1.alu._shin_T_41  = { \copy1.alu._shin_T_31 [63:60], 4'h0, \copy1.alu._shin_T_31 [55:52], 4'h0, \copy1.alu._shin_T_31 [47:44], 4'h0, \copy1.alu._shin_T_31 [39:36], 4'h0, \copy1.alu._shin_T_31 [31:28], 4'h0, \copy1.alu._shin_T_31 [23:20], 4'h0, \copy1.alu._shin_T_31 [15:12], 4'h0, \copy1.alu._shin_T_31 [7:4] } | (* src = "verilog/rocket_clean.sv:199274.28-199274.51" *) { \copy1.alu._shin_T_31 [59:56], 4'h0, \copy1.alu._shin_T_31 [51:48], 4'h0, \copy1.alu._shin_T_31 [43:40], 4'h0, \copy1.alu._shin_T_31 [35:32], 4'h0, \copy1.alu._shin_T_31 [27:24], 4'h0, \copy1.alu._shin_T_31 [19:16], 4'h0, \copy1.alu._shin_T_31 [11:8], 4'h0, \copy1.alu._shin_T_31 [3:0], 4'h0 };
  assign \copy1.alu._shin_T_51  = { \copy1.alu._shin_T_41 [63:62], 2'h0, \copy1.alu._shin_T_41 [59:58], 2'h0, \copy1.alu._shin_T_41 [55:54], 2'h0, \copy1.alu._shin_T_41 [51:50], 2'h0, \copy1.alu._shin_T_41 [47:46], 2'h0, \copy1.alu._shin_T_41 [43:42], 2'h0, \copy1.alu._shin_T_41 [39:38], 2'h0, \copy1.alu._shin_T_41 [35:34], 2'h0, \copy1.alu._shin_T_41 [31:30], 2'h0, \copy1.alu._shin_T_41 [27:26], 2'h0, \copy1.alu._shin_T_41 [23:22], 2'h0, \copy1.alu._shin_T_41 [19:18], 2'h0, \copy1.alu._shin_T_41 [15:14], 2'h0, \copy1.alu._shin_T_41 [11:10], 2'h0, \copy1.alu._shin_T_41 [7:6], 2'h0, \copy1.alu._shin_T_41 [3:2] } | (* src = "verilog/rocket_clean.sv:199279.28-199279.51" *) { \copy1.alu._shin_T_41 [61:60], 2'h0, \copy1.alu._shin_T_41 [57:56], 2'h0, \copy1.alu._shin_T_41 [53:52], 2'h0, \copy1.alu._shin_T_41 [49:48], 2'h0, \copy1.alu._shin_T_41 [45:44], 2'h0, \copy1.alu._shin_T_41 [41:40], 2'h0, \copy1.alu._shin_T_41 [37:36], 2'h0, \copy1.alu._shin_T_41 [33:32], 2'h0, \copy1.alu._shin_T_41 [29:28], 2'h0, \copy1.alu._shin_T_41 [25:24], 2'h0, \copy1.alu._shin_T_41 [21:20], 2'h0, \copy1.alu._shin_T_41 [17:16], 2'h0, \copy1.alu._shin_T_41 [13:12], 2'h0, \copy1.alu._shin_T_41 [9:8], 2'h0, \copy1.alu._shin_T_41 [5:4], 2'h0, \copy1.alu._shin_T_41 [1:0], 2'h0 };
  assign \copy1.alu._shin_T_61  = { \copy1.alu._shin_T_51 [63], 1'h0, \copy1.alu._shin_T_51 [61], 1'h0, \copy1.alu._shin_T_51 [59], 1'h0, \copy1.alu._shin_T_51 [57], 1'h0, \copy1.alu._shin_T_51 [55], 1'h0, \copy1.alu._shin_T_51 [53], 1'h0, \copy1.alu._shin_T_51 [51], 1'h0, \copy1.alu._shin_T_51 [49], 1'h0, \copy1.alu._shin_T_51 [47], 1'h0, \copy1.alu._shin_T_51 [45], 1'h0, \copy1.alu._shin_T_51 [43], 1'h0, \copy1.alu._shin_T_51 [41], 1'h0, \copy1.alu._shin_T_51 [39], 1'h0, \copy1.alu._shin_T_51 [37], 1'h0, \copy1.alu._shin_T_51 [35], 1'h0, \copy1.alu._shin_T_51 [33], 1'h0, \copy1.alu._shin_T_51 [31], 1'h0, \copy1.alu._shin_T_51 [29], 1'h0, \copy1.alu._shin_T_51 [27], 1'h0, \copy1.alu._shin_T_51 [25], 1'h0, \copy1.alu._shin_T_51 [23], 1'h0, \copy1.alu._shin_T_51 [21], 1'h0, \copy1.alu._shin_T_51 [19], 1'h0, \copy1.alu._shin_T_51 [17], 1'h0, \copy1.alu._shin_T_51 [15], 1'h0, \copy1.alu._shin_T_51 [13], 1'h0, \copy1.alu._shin_T_51 [11], 1'h0, \copy1.alu._shin_T_51 [9], 1'h0, \copy1.alu._shin_T_51 [7], 1'h0, \copy1.alu._shin_T_51 [5], 1'h0, \copy1.alu._shin_T_51 [3], 1'h0, \copy1.alu._shin_T_51 [1] } | (* src = "verilog/rocket_clean.sv:199284.28-199284.51" *) { \copy1.alu._shin_T_51 [62], 1'h0, \copy1.alu._shin_T_51 [60], 1'h0, \copy1.alu._shin_T_51 [58], 1'h0, \copy1.alu._shin_T_51 [56], 1'h0, \copy1.alu._shin_T_51 [54], 1'h0, \copy1.alu._shin_T_51 [52], 1'h0, \copy1.alu._shin_T_51 [50], 1'h0, \copy1.alu._shin_T_51 [48], 1'h0, \copy1.alu._shin_T_51 [46], 1'h0, \copy1.alu._shin_T_51 [44], 1'h0, \copy1.alu._shin_T_51 [42], 1'h0, \copy1.alu._shin_T_51 [40], 1'h0, \copy1.alu._shin_T_51 [38], 1'h0, \copy1.alu._shin_T_51 [36], 1'h0, \copy1.alu._shin_T_51 [34], 1'h0, \copy1.alu._shin_T_51 [32], 1'h0, \copy1.alu._shin_T_51 [30], 1'h0, \copy1.alu._shin_T_51 [28], 1'h0, \copy1.alu._shin_T_51 [26], 1'h0, \copy1.alu._shin_T_51 [24], 1'h0, \copy1.alu._shin_T_51 [22], 1'h0, \copy1.alu._shin_T_51 [20], 1'h0, \copy1.alu._shin_T_51 [18], 1'h0, \copy1.alu._shin_T_51 [16], 1'h0, \copy1.alu._shin_T_51 [14], 1'h0, \copy1.alu._shin_T_51 [12], 1'h0, \copy1.alu._shin_T_51 [10], 1'h0, \copy1.alu._shin_T_51 [8], 1'h0, \copy1.alu._shin_T_51 [6], 1'h0, \copy1.alu._shin_T_51 [4], 1'h0, \copy1.alu._shin_T_51 [2], 1'h0, \copy1.alu._shin_T_51 [0], 1'h0 };
  assign \copy1.alu._shout_l_T_8  = \copy1.alu.shout_r [63:32] | (* src = "verilog/rocket_clean.sv:199294.30-199294.57" *) { \copy1.alu.shout_r [31:0], 32'h00000000 };
  assign \copy1.alu._shout_l_T_18  = { \copy1.alu._shout_l_T_8 [63:48], 16'h0000, \copy1.alu._shout_l_T_8 [31:16] } | (* src = "verilog/rocket_clean.sv:199299.31-199299.60" *) { \copy1.alu._shout_l_T_8 [47:32], 16'h0000, \copy1.alu._shout_l_T_8 [15:0], 16'h0000 };
  assign \copy1.alu._shout_l_T_28  = { \copy1.alu._shout_l_T_18 [63:56], 8'h00, \copy1.alu._shout_l_T_18 [47:40], 8'h00, \copy1.alu._shout_l_T_18 [31:24], 8'h00, \copy1.alu._shout_l_T_18 [15:8] } | (* src = "verilog/rocket_clean.sv:199304.31-199304.60" *) { \copy1.alu._shout_l_T_18 [55:48], 8'h00, \copy1.alu._shout_l_T_18 [39:32], 8'h00, \copy1.alu._shout_l_T_18 [23:16], 8'h00, \copy1.alu._shout_l_T_18 [7:0], 8'h00 };
  assign \copy1.alu._shout_l_T_38  = { \copy1.alu._shout_l_T_28 [63:60], 4'h0, \copy1.alu._shout_l_T_28 [55:52], 4'h0, \copy1.alu._shout_l_T_28 [47:44], 4'h0, \copy1.alu._shout_l_T_28 [39:36], 4'h0, \copy1.alu._shout_l_T_28 [31:28], 4'h0, \copy1.alu._shout_l_T_28 [23:20], 4'h0, \copy1.alu._shout_l_T_28 [15:12], 4'h0, \copy1.alu._shout_l_T_28 [7:4] } | (* src = "verilog/rocket_clean.sv:199309.31-199309.60" *) { \copy1.alu._shout_l_T_28 [59:56], 4'h0, \copy1.alu._shout_l_T_28 [51:48], 4'h0, \copy1.alu._shout_l_T_28 [43:40], 4'h0, \copy1.alu._shout_l_T_28 [35:32], 4'h0, \copy1.alu._shout_l_T_28 [27:24], 4'h0, \copy1.alu._shout_l_T_28 [19:16], 4'h0, \copy1.alu._shout_l_T_28 [11:8], 4'h0, \copy1.alu._shout_l_T_28 [3:0], 4'h0 };
  assign \copy1.alu._shout_l_T_48  = { \copy1.alu._shout_l_T_38 [63:62], 2'h0, \copy1.alu._shout_l_T_38 [59:58], 2'h0, \copy1.alu._shout_l_T_38 [55:54], 2'h0, \copy1.alu._shout_l_T_38 [51:50], 2'h0, \copy1.alu._shout_l_T_38 [47:46], 2'h0, \copy1.alu._shout_l_T_38 [43:42], 2'h0, \copy1.alu._shout_l_T_38 [39:38], 2'h0, \copy1.alu._shout_l_T_38 [35:34], 2'h0, \copy1.alu._shout_l_T_38 [31:30], 2'h0, \copy1.alu._shout_l_T_38 [27:26], 2'h0, \copy1.alu._shout_l_T_38 [23:22], 2'h0, \copy1.alu._shout_l_T_38 [19:18], 2'h0, \copy1.alu._shout_l_T_38 [15:14], 2'h0, \copy1.alu._shout_l_T_38 [11:10], 2'h0, \copy1.alu._shout_l_T_38 [7:6], 2'h0, \copy1.alu._shout_l_T_38 [3:2] } | (* src = "verilog/rocket_clean.sv:199314.31-199314.60" *) { \copy1.alu._shout_l_T_38 [61:60], 2'h0, \copy1.alu._shout_l_T_38 [57:56], 2'h0, \copy1.alu._shout_l_T_38 [53:52], 2'h0, \copy1.alu._shout_l_T_38 [49:48], 2'h0, \copy1.alu._shout_l_T_38 [45:44], 2'h0, \copy1.alu._shout_l_T_38 [41:40], 2'h0, \copy1.alu._shout_l_T_38 [37:36], 2'h0, \copy1.alu._shout_l_T_38 [33:32], 2'h0, \copy1.alu._shout_l_T_38 [29:28], 2'h0, \copy1.alu._shout_l_T_38 [25:24], 2'h0, \copy1.alu._shout_l_T_38 [21:20], 2'h0, \copy1.alu._shout_l_T_38 [17:16], 2'h0, \copy1.alu._shout_l_T_38 [13:12], 2'h0, \copy1.alu._shout_l_T_38 [9:8], 2'h0, \copy1.alu._shout_l_T_38 [5:4], 2'h0, \copy1.alu._shout_l_T_38 [1:0], 2'h0 };
  assign \copy1.alu.shout_l  = { \copy1.alu._shout_l_T_48 [63], 1'h0, \copy1.alu._shout_l_T_48 [61], 1'h0, \copy1.alu._shout_l_T_48 [59], 1'h0, \copy1.alu._shout_l_T_48 [57], 1'h0, \copy1.alu._shout_l_T_48 [55], 1'h0, \copy1.alu._shout_l_T_48 [53], 1'h0, \copy1.alu._shout_l_T_48 [51], 1'h0, \copy1.alu._shout_l_T_48 [49], 1'h0, \copy1.alu._shout_l_T_48 [47], 1'h0, \copy1.alu._shout_l_T_48 [45], 1'h0, \copy1.alu._shout_l_T_48 [43], 1'h0, \copy1.alu._shout_l_T_48 [41], 1'h0, \copy1.alu._shout_l_T_48 [39], 1'h0, \copy1.alu._shout_l_T_48 [37], 1'h0, \copy1.alu._shout_l_T_48 [35], 1'h0, \copy1.alu._shout_l_T_48 [33], 1'h0, \copy1.alu._shout_l_T_48 [31], 1'h0, \copy1.alu._shout_l_T_48 [29], 1'h0, \copy1.alu._shout_l_T_48 [27], 1'h0, \copy1.alu._shout_l_T_48 [25], 1'h0, \copy1.alu._shout_l_T_48 [23], 1'h0, \copy1.alu._shout_l_T_48 [21], 1'h0, \copy1.alu._shout_l_T_48 [19], 1'h0, \copy1.alu._shout_l_T_48 [17], 1'h0, \copy1.alu._shout_l_T_48 [15], 1'h0, \copy1.alu._shout_l_T_48 [13], 1'h0, \copy1.alu._shout_l_T_48 [11], 1'h0, \copy1.alu._shout_l_T_48 [9], 1'h0, \copy1.alu._shout_l_T_48 [7], 1'h0, \copy1.alu._shout_l_T_48 [5], 1'h0, \copy1.alu._shout_l_T_48 [3], 1'h0, \copy1.alu._shout_l_T_48 [1] } | (* src = "verilog/rocket_clean.sv:199319.25-199319.54" *) { \copy1.alu._shout_l_T_48 [62], 1'h0, \copy1.alu._shout_l_T_48 [60], 1'h0, \copy1.alu._shout_l_T_48 [58], 1'h0, \copy1.alu._shout_l_T_48 [56], 1'h0, \copy1.alu._shout_l_T_48 [54], 1'h0, \copy1.alu._shout_l_T_48 [52], 1'h0, \copy1.alu._shout_l_T_48 [50], 1'h0, \copy1.alu._shout_l_T_48 [48], 1'h0, \copy1.alu._shout_l_T_48 [46], 1'h0, \copy1.alu._shout_l_T_48 [44], 1'h0, \copy1.alu._shout_l_T_48 [42], 1'h0, \copy1.alu._shout_l_T_48 [40], 1'h0, \copy1.alu._shout_l_T_48 [38], 1'h0, \copy1.alu._shout_l_T_48 [36], 1'h0, \copy1.alu._shout_l_T_48 [34], 1'h0, \copy1.alu._shout_l_T_48 [32], 1'h0, \copy1.alu._shout_l_T_48 [30], 1'h0, \copy1.alu._shout_l_T_48 [28], 1'h0, \copy1.alu._shout_l_T_48 [26], 1'h0, \copy1.alu._shout_l_T_48 [24], 1'h0, \copy1.alu._shout_l_T_48 [22], 1'h0, \copy1.alu._shout_l_T_48 [20], 1'h0, \copy1.alu._shout_l_T_48 [18], 1'h0, \copy1.alu._shout_l_T_48 [16], 1'h0, \copy1.alu._shout_l_T_48 [14], 1'h0, \copy1.alu._shout_l_T_48 [12], 1'h0, \copy1.alu._shout_l_T_48 [10], 1'h0, \copy1.alu._shout_l_T_48 [8], 1'h0, \copy1.alu._shout_l_T_48 [6], 1'h0, \copy1.alu._shout_l_T_48 [4], 1'h0, \copy1.alu._shout_l_T_48 [2], 1'h0, \copy1.alu._shout_l_T_48 [0], 1'h0 };
  assign \copy1.alu.shout  = \copy1.alu._shout_T_3  | (* src = "verilog/rocket_clean.sv:199322.23-199322.46" *) \copy1.alu._shout_T_5 ;
  assign _0626_ = _0622_ | (* src = "verilog/rocket_clean.sv:199324.28-199324.57" *) \copy1.alu._logic_T_1 ;
  assign _0627_ = \copy1.alu._logic_T_1  | (* src = "verilog/rocket_clean.sv:199326.28-199326.54" *) _0623_;
  assign \copy1.alu.logic_  = \copy1.alu._logic_T_3  | (* src = "verilog/rocket_clean.sv:199327.24-199327.47" *) \copy1.alu._logic_T_8 ;
  assign \copy1.alu._shift_logic_T_2  = \copy1.alu._shift_logic_T_1  | (* src = "verilog/rocket_clean.sv:199331.34-199331.50" *) \copy1.alu.logic_ ;
  assign \copy1.alu.shift_logic  = \copy1.alu._shift_logic_T_2  | (* src = "verilog/rocket_clean.sv:199332.29-199332.53" *) \copy1.alu.shout ;
  assign _0628_ = _0624_ | (* src = "verilog/rocket_clean.sv:199333.21-199333.50" *) _0625_;
  assign \copy1.alu.shout_r  = $signed({ \copy1.alu._shout_r_T_2 , \copy1.alu.shin  }) >>> (* src = "verilog/rocket_clean.sv:199288.30-199288.61" *) { \copy1.alu._T_10 , \copy1.alu.io_in2 [4:0] };
  assign \copy1.alu.in2_inv  = \copy1.alu.io_fn [3] ? (* src = "verilog/rocket_clean.sv:199240.25-199240.57" *) \copy1.alu._in2_inv_T_1  : \copy1.alu.io_in2 ;
  assign \copy1.alu._slt_T_7  = \copy1.alu.io_fn [1] ? (* src = "verilog/rocket_clean.sv:199244.20-199244.54" *) \copy1.alu.io_in2 [63] : \copy1.alu.io_in1 [63];
  assign \copy1.alu.slt  = _0617_ ? (* src = "verilog/rocket_clean.sv:199245.15-199245.69" *) \copy1.alu.io_adder_out [63] : \copy1.alu._slt_T_7 ;
  assign \copy1.alu._io_cmp_out_T_4  = \copy1.alu.io_fn [3] ? (* src = "verilog/rocket_clean.sv:199247.27-199247.71" *) \copy1.alu.slt  : _0618_;
  assign \copy1.alu._T_4  = \copy1.alu._T_2  ? (* src = "verilog/rocket_clean.sv:199249.22-199249.49" *) 32'd4294967295 : 32'd0;
  assign \copy1.alu._T_7  = \copy1.alu.io_dw  ? (* src = "verilog/rocket_clean.sv:199250.22-199250.50" *) \copy1.alu.io_in1 [63:32] : \copy1.alu._T_4 ;
  assign \copy1.alu.shin  = \copy1.alu._shin_T_2  ? (* src = "verilog/rocket_clean.sv:199285.22-199285.73" *) { \copy1.alu._T_7 , \copy1.alu.io_in1 [31:0] } : \copy1.alu._shin_T_61 ;
  assign \copy1.alu._shout_T_3  = \copy1.alu._shin_T_2  ? (* src = "verilog/rocket_clean.sv:199320.28-199320.55" *) \copy1.alu.shout_r  : 64'h0000000000000000;
  assign \copy1.alu._shout_T_5  = _0621_ ? (* src = "verilog/rocket_clean.sv:199321.28-199321.59" *) \copy1.alu.shout_l  : 64'h0000000000000000;
  assign \copy1.alu._logic_T_3  = _0626_ ? (* src = "verilog/rocket_clean.sv:199324.28-199324.79" *) \copy1.alu.in1_xor_in2  : 64'h0000000000000000;
  assign \copy1.alu._logic_T_8  = _0627_ ? (* src = "verilog/rocket_clean.sv:199326.28-199326.75" *) \copy1.alu._logic_T_7  : 64'h0000000000000000;
  assign \copy1.alu.out  = _0628_ ? (* src = "verilog/rocket_clean.sv:199333.21-199333.79" *) \copy1.alu.io_adder_out  : \copy1.alu.shift_logic ;
  assign \copy1.alu._io_out_T_2  = \copy1.alu.out [31] ? (* src = "verilog/rocket_clean.sv:199334.29-199334.59" *) 32'd4294967295 : 32'd0;
  assign \copy1.alu.io_out  = \copy1.alu.io_dw  ? (* src = "verilog/rocket_clean.sv:199336.19-199336.45" *) \copy1.alu.out  : { \copy1.alu._io_out_T_2 , \copy1.alu.out [31:0] };
  assign \copy1.alu.in1_xor_in2  = \copy1.alu.io_in1  ^ (* src = "verilog/rocket_clean.sv:199241.29-199241.45" *) \copy1.alu.in2_inv ;
  assign \copy1.alu.io_cmp_out  = \copy1.alu.io_fn [0] ^ (* src = "verilog/rocket_clean.sv:199338.23-199338.49" *) \copy1.alu._io_cmp_out_T_4 ;
  assign \copy1.bpu.en  = _0634_ & (* src = "verilog/rocket_clean.sv:199201.14-199201.43" *) \copy1.bpu._en_T_2 ;
  assign \copy1.bpu._r_T_8  = \copy1.bpu.io_bp_0_control_tmatch [0] & (* src = "verilog/rocket_clean.sv:199204.18-199204.64" *) \copy1.bpu.io_bp_0_address [0];
  assign \copy1.bpu._r_T_10  = \copy1.bpu._r_T_8  & (* src = "verilog/rocket_clean.sv:199205.19-199205.86" *) \copy1.bpu.io_bp_0_address [1];
  assign \copy1.bpu._r_T_12  = \copy1.bpu._r_T_10  & (* src = "verilog/rocket_clean.sv:199206.19-199206.107" *) \copy1.bpu.io_bp_0_address [2];
  assign _0629_ = \copy1.bpu.en  & (* src = "verilog/rocket_clean.sv:199214.13-199214.35" *) \copy1.bpu.io_bp_0_control_r ;
  assign \copy1.bpu.r  = _0629_ & (* src = "verilog/rocket_clean.sv:199214.13-199214.45" *) \copy1.bpu._r_T_26 ;
  assign _0630_ = \copy1.bpu.en  & (* src = "verilog/rocket_clean.sv:199215.13-199215.35" *) \copy1.bpu.io_bp_0_control_w ;
  assign \copy1.bpu.w  = _0630_ & (* src = "verilog/rocket_clean.sv:199215.13-199215.45" *) \copy1.bpu._r_T_26 ;
  assign _0631_ = \copy1.bpu.en  & (* src = "verilog/rocket_clean.sv:199221.13-199221.35" *) \copy1.bpu.io_bp_0_control_x ;
  assign \copy1.bpu.x  = _0631_ & (* src = "verilog/rocket_clean.sv:199221.13-199221.45" *) \copy1.bpu._x_T_26 ;
  assign \copy1.bpu.io_xcpt_if  = \copy1.bpu.x  & (* src = "verilog/rocket_clean.sv:199223.23-199223.40" *) \copy1.bpu._io_xcpt_ld_T ;
  assign \copy1.bpu.io_xcpt_ld  = \copy1.bpu.r  & (* src = "verilog/rocket_clean.sv:199224.23-199224.50" *) \copy1.bpu._io_xcpt_ld_T ;
  assign \copy1.bpu.io_xcpt_st  = \copy1.bpu.w  & (* src = "verilog/rocket_clean.sv:199225.23-199225.40" *) \copy1.bpu._io_xcpt_ld_T ;
  assign \copy1.bpu.io_debug_if  = \copy1.bpu.x  & (* src = "verilog/rocket_clean.sv:199226.24-199226.50" *) \copy1.bpu.io_bp_0_control_action ;
  assign \copy1.bpu.io_debug_ld  = \copy1.bpu.r  & (* src = "verilog/rocket_clean.sv:199227.24-199227.50" *) \copy1.bpu.io_bp_0_control_action ;
  assign \copy1.bpu.io_debug_st  = \copy1.bpu.w  & (* src = "verilog/rocket_clean.sv:199228.24-199228.50" *) \copy1.bpu.io_bp_0_control_action ;
  assign \copy1.bpu._r_T_25  = \copy1.bpu._r_T_14  == (* src = "verilog/rocket_clean.sv:199212.19-199212.37" *) \copy1.bpu._r_T_24 ;
  assign \copy1.bpu._x_T_25  = \copy1.bpu._x_T_14  == (* src = "verilog/rocket_clean.sv:199219.19-199219.37" *) \copy1.bpu._r_T_24 ;
  assign _0632_ = \copy1.bpu.io_ea  >= (* src = "verilog/rocket_clean.sv:199202.18-199202.42" *) \copy1.bpu.io_bp_0_address ;
  assign _0633_ = \copy1.bpu.io_pc  >= (* src = "verilog/rocket_clean.sv:199216.18-199216.42" *) \copy1.bpu.io_bp_0_address ;
  assign _0634_ = ~ (* src = "verilog/rocket_clean.sv:199201.14-199201.30" *) \copy1.bpu.io_status_debug ;
  assign \copy1.bpu._r_T_5  = ~ (* src = "verilog/rocket_clean.sv:199203.24-199203.30" *) \copy1.bpu.io_ea ;
  assign \copy1.bpu._r_T_15  = ~ (* src = "verilog/rocket_clean.sv:199210.25-199210.41" *) \copy1.bpu.io_bp_0_address ;
  assign \copy1.bpu._x_T_5  = ~ (* src = "verilog/rocket_clean.sv:199217.24-199217.30" *) \copy1.bpu.io_pc ;
  assign \copy1.bpu._io_xcpt_ld_T  = ~ (* src = "verilog/rocket_clean.sv:199222.25-199222.48" *) \copy1.bpu.io_bp_0_control_action ;
  assign \copy1.bpu._r_T_14  = \copy1.bpu._r_T_5  | (* src = "verilog/rocket_clean.sv:199209.25-199209.41" *) { \copy1.bpu._r_T_12 , \copy1.bpu._r_T_10 , \copy1.bpu._r_T_8 , \copy1.bpu.io_bp_0_control_tmatch [0] };
  assign \copy1.bpu._r_T_24  = \copy1.bpu._r_T_15  | (* src = "verilog/rocket_clean.sv:199211.25-199211.42" *) { \copy1.bpu._r_T_12 , \copy1.bpu._r_T_10 , \copy1.bpu._r_T_8 , \copy1.bpu.io_bp_0_control_tmatch [0] };
  assign \copy1.bpu._x_T_14  = \copy1.bpu._x_T_5  | (* src = "verilog/rocket_clean.sv:199218.25-199218.41" *) { \copy1.bpu._r_T_12 , \copy1.bpu._r_T_10 , \copy1.bpu._r_T_8 , \copy1.bpu.io_bp_0_control_tmatch [0] };
  assign \copy1.bpu._en_T_2  = { \copy1.bpu.io_bp_0_control_m , 1'h0, \copy1.bpu.io_bp_0_control_s , \copy1.bpu.io_bp_0_control_u  } >> (* src = "verilog/rocket_clean.sv:199200.24-199200.48" *) \copy1.bpu.io_status_prv ;
  assign \copy1.bpu._r_T_26  = \copy1.bpu.io_bp_0_control_tmatch [1] ? (* src = "verilog/rocket_clean.sv:199213.19-199213.63" *) \copy1.bpu._r_T_4  : \copy1.bpu._r_T_25 ;
  assign \copy1.bpu._x_T_26  = \copy1.bpu.io_bp_0_control_tmatch [1] ? (* src = "verilog/rocket_clean.sv:199220.19-199220.63" *) \copy1.bpu._x_T_4  : \copy1.bpu._x_T_25 ;
  assign \copy1.bpu._r_T_4  = _0632_ ^ (* src = "verilog/rocket_clean.sv:199202.18-199202.70" *) \copy1.bpu.io_bp_0_control_tmatch [0];
  assign \copy1.bpu._x_T_4  = _0633_ ^ (* src = "verilog/rocket_clean.sv:199216.18-199216.70" *) \copy1.bpu.io_bp_0_control_tmatch [0];
  assign \copy1.csr._cause_T_4  = 4'h8 + (* src = "verilog/rocket_clean.sv:197163.27-197163.41" *) \copy1.csr.reg_mstatus_prv ;
  assign \copy1.csr.nextSmall  = \copy1.csr.small_  + (* src = "verilog/rocket_clean.sv:197284.26-197284.42" *) \copy1.csr.io_retire ;
  assign \copy1.csr._large_r_T_1  = \copy1.csr.large_  + (* src = "verilog/rocket_clean.sv:197288.30-197288.44" *) 1'h1;
  assign \copy1.csr.nextSmall_1  = \copy1.csr.small_1  + (* src = "verilog/rocket_clean.sv:197294.28-197294.45" *) \copy1.csr.x86 ;
  assign \copy1.csr._large_r_T_3  = \copy1.csr.large_1  + (* src = "verilog/rocket_clean.sv:197298.30-197298.45" *) 1'h1;
  assign \copy1.csr._pmp_mask_T_1  = { \copy1.csr.reg_pmp_0_addr [28:0], \copy1.csr.reg_pmp_0_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197374.31-197374.52" *) 1'h1;
  assign \copy1.csr._pmp_mask_T_6 [29:0] = { \copy1.csr.reg_pmp_1_addr [28:0], \copy1.csr.reg_pmp_1_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197379.31-197379.54" *) 1'h1;
  assign \copy1.csr._pmp_mask_T_11 [29:0] = { \copy1.csr.reg_pmp_2_addr [28:0], \copy1.csr.reg_pmp_2_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197384.32-197384.55" *) 1'h1;
  assign \copy1.csr._pmp_mask_T_16 [29:0] = { \copy1.csr.reg_pmp_3_addr [28:0], \copy1.csr.reg_pmp_3_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197389.32-197389.55" *) 1'h1;
  assign \copy1.csr._pmp_mask_T_21 [29:0] = { \copy1.csr.reg_pmp_4_addr [28:0], \copy1.csr.reg_pmp_4_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197394.32-197394.55" *) 1'h1;
  assign \copy1.csr._pmp_mask_T_26 [29:0] = { \copy1.csr.reg_pmp_5_addr [28:0], \copy1.csr.reg_pmp_5_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197399.32-197399.55" *) 1'h1;
  assign \copy1.csr._pmp_mask_T_31 [29:0] = { \copy1.csr.reg_pmp_6_addr [28:0], \copy1.csr.reg_pmp_6_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197404.32-197404.55" *) 1'h1;
  assign \copy1.csr._pmp_mask_T_36 [29:0] = { \copy1.csr.reg_pmp_7_addr [28:0], \copy1.csr.reg_pmp_7_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197409.32-197409.55" *) 1'h1;
  assign \copy1.csr.io_interrupt_cause  = 64'h8000000000000000 + (* src = "verilog/rocket_clean.sv:198090.31-198090.62" *) \copy1.csr.whichInterrupt ;
  assign \copy1.csr.insn_ret  = \copy1.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197150.20-197150.40" *) \copy1.csr._T_242 ;
  assign _0730_ = \copy1.csr.io_rw_addr [10] & (* src = "verilog/rocket_clean.sv:197152.25-197152.55" *) \copy1.csr.io_rw_addr [7];
  assign \copy1.csr.insn_call  = \copy1.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197156.21-197156.41" *) \copy1.csr._T_232 ;
  assign \copy1.csr.insn_break  = \copy1.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197158.22-197158.42" *) \copy1.csr._T_235 ;
  assign \copy1.csr.causeIsDebugInt  = \copy1.csr.cause [63] & (* src = "verilog/rocket_clean.sv:197168.27-197168.57" *) \copy1.csr._causeIsDebugInt_T_1 ;
  assign \copy1.csr.causeIsDebugTrigger  = \copy1.csr._causeIsDebugTrigger_T_1  & (* src = "verilog/rocket_clean.sv:197170.31-197170.64" *) \copy1.csr._causeIsDebugInt_T_1 ;
  assign _0731_ = \copy1.csr._causeIsDebugTrigger_T_1  & (* src = "verilog/rocket_clean.sv:197176.29-197176.66" *) \copy1.csr.insn_break ;
  assign \copy1.csr.causeIsDebugBreak  = _0731_ & (* src = "verilog/rocket_clean.sv:197176.29-197176.94" *) \copy1.csr._causeIsDebugBreak_T_4 [0];
  assign \copy1.csr.delegate  = \copy1.csr._delegate_T  & (* src = "verilog/rocket_clean.sv:197189.20-197189.59" *) \copy1.csr._delegate_T_7 ;
  assign _0732_ = \copy1.csr.nextSmall [6] & (* src = "verilog/rocket_clean.sv:197289.24-197289.44" *) \copy1.csr._T_18 ;
  assign _0733_ = \copy1.csr.nextSmall_1 [6] & (* src = "verilog/rocket_clean.sv:197299.24-197299.46" *) \copy1.csr._T_19 ;
  assign \copy1.csr.pending_interrupts  = { \copy1.csr.io_interrupts_meip , 1'h0, \copy1.csr.mip_seip , 1'h0, \copy1.csr.io_interrupts_mtip , 1'h0, \copy1.csr.reg_mip_stip , 1'h0, \copy1.csr.io_interrupts_msip , 1'h0, \copy1.csr.reg_mip_ssip , 1'h0 } & (* src = "verilog/rocket_clean.sv:197306.36-197306.53" *) \copy1.csr.reg_mie ;
  assign \copy1.csr._s_interrupts_T_6  = \copy1.csr.pending_interrupts [15:0] & (* src = "verilog/rocket_clean.sv:197312.35-197312.68" *) { \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 };
  assign _0734_ = _0774_ & (* src = "verilog/rocket_clean.sv:197313.55-197313.96" *) \copy1.csr.reg_mstatus_sie ;
  assign \copy1.csr._pmp_mask_T_3 [29:0] = { \copy1.csr.reg_pmp_0_addr [28:0], \copy1.csr.reg_pmp_0_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197376.31-197376.60" *) \copy1.csr._pmp_mask_T_2 [29:0];
  assign \copy1.csr._pmp_mask_T_8 [29:0] = { \copy1.csr.reg_pmp_1_addr [28:0], \copy1.csr.reg_pmp_1_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197381.31-197381.62" *) \copy1.csr._pmp_mask_T_7 [29:0];
  assign \copy1.csr._pmp_mask_T_13 [29:0] = { \copy1.csr.reg_pmp_2_addr [28:0], \copy1.csr.reg_pmp_2_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197386.32-197386.64" *) \copy1.csr._pmp_mask_T_12 [29:0];
  assign \copy1.csr._pmp_mask_T_18 [29:0] = { \copy1.csr.reg_pmp_3_addr [28:0], \copy1.csr.reg_pmp_3_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197391.32-197391.64" *) \copy1.csr._pmp_mask_T_17 [29:0];
  assign \copy1.csr._pmp_mask_T_23  = { \copy1.csr.reg_pmp_4_addr [28:0], \copy1.csr.reg_pmp_4_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197396.32-197396.64" *) \copy1.csr._pmp_mask_T_22 [29:0];
  assign \copy1.csr._pmp_mask_T_28 [29:0] = { \copy1.csr.reg_pmp_5_addr [28:0], \copy1.csr.reg_pmp_5_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197401.32-197401.64" *) \copy1.csr._pmp_mask_T_27 [29:0];
  assign \copy1.csr._pmp_mask_T_33 [29:0] = { \copy1.csr.reg_pmp_6_addr [28:0], \copy1.csr.reg_pmp_6_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197406.32-197406.64" *) \copy1.csr._pmp_mask_T_32 [29:0];
  assign \copy1.csr._pmp_mask_T_38 [29:0] = { \copy1.csr.reg_pmp_7_addr [28:0], \copy1.csr.reg_pmp_7_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197411.32-197411.64" *) \copy1.csr._pmp_mask_T_37 [29:0];
  assign \copy1.csr._read_mtvec_T_5  = \copy1.csr.reg_mtvec  & (* src = "verilog/rocket_clean.sv:197427.33-197427.60" *) \copy1.csr._read_mtvec_T_4 ;
  assign \copy1.csr._read_stvec_T_5  = \copy1.csr.reg_stvec  & (* src = "verilog/rocket_clean.sv:197432.33-197432.60" *) \copy1.csr._read_stvec_T_4 ;
  assign \copy1.csr.read_sie  = \copy1.csr.reg_mie  & (* src = "verilog/rocket_clean.sv:197459.26-197459.44" *) { \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 };
  assign \copy1.csr.read_sip [11:0] = { \copy1.csr.io_interrupts_meip , 1'h0, \copy1.csr.mip_seip , 1'h0, \copy1.csr.io_interrupts_mtip , 1'h0, \copy1.csr.reg_mip_stip , 1'h0, \copy1.csr.io_interrupts_msip , 1'h0, \copy1.csr.reg_mip_ssip , 1'h0 } & (* src = "verilog/rocket_clean.sv:197460.26-197460.44" *) { \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 };
  assign \copy1.csr.wdata  = \copy1.csr._wdata_T_2  & (* src = "verilog/rocket_clean.sv:197570.23-197570.46" *) \copy1.csr._wdata_T_6 ;
  assign \copy1.csr.insn_cease  = \copy1.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197575.22-197575.42" *) \copy1.csr._T_244 ;
  assign \copy1.csr.insn_wfi  = \copy1.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197576.20-197576.40" *) \copy1.csr._T_247 ;
  assign \copy1.csr._is_counter_T_2  = _0926_ & (* src = "verilog/rocket_clean.sv:197587.27-197587.63" *) _0933_;
  assign \copy1.csr._is_counter_T_5  = _0927_ & (* src = "verilog/rocket_clean.sv:197588.27-197588.63" *) _0934_;
  assign \copy1.csr.allow_counter  = _1001_ & (* src = "verilog/rocket_clean.sv:197599.25-197599.84" *) \copy1.csr._allow_counter_T_8 ;
  assign \copy1.csr._io_decode_0_read_illegal_T_7  = _1138_ & (* src = "verilog/rocket_clean.sv:197638.41-197638.100" *) \copy1.csr._io_decode_0_read_illegal_T_6 ;
  assign \copy1.csr._io_decode_0_read_illegal_T_10  = \copy1.csr.is_counter  & (* src = "verilog/rocket_clean.sv:197640.42-197640.69" *) _0938_;
  assign \copy1.csr._io_decode_0_read_illegal_T_17  = \copy1.csr._io_decode_0_read_illegal_T_13  & (* src = "verilog/rocket_clean.sv:197644.42-197644.81" *) \copy1.csr._T_317 ;
  assign \copy1.csr._io_decode_0_read_illegal_T_21  = \copy1.csr.io_decode_0_fp_csr  & (* src = "verilog/rocket_clean.sv:197646.42-197646.85" *) \copy1.csr.io_decode_0_fp_illegal ;
  assign \copy1.csr._io_decode_0_system_illegal_T_4  = \copy1.csr.is_wfi  & (* src = "verilog/rocket_clean.sv:197648.43-197648.62" *) _0939_;
  assign \copy1.csr._io_decode_0_system_illegal_T_7  = \copy1.csr.is_ret  & (* src = "verilog/rocket_clean.sv:197650.43-197650.63" *) _0940_;
  assign _0735_ = \copy1.csr.is_ret  & (* src = "verilog/rocket_clean.sv:197652.44-197652.63" *) \copy1.csr.io_decode_0_inst [30];
  assign _0736_ = _0735_ & (* src = "verilog/rocket_clean.sv:197652.44-197652.75" *) \copy1.csr.io_decode_0_inst [27];
  assign \copy1.csr._io_decode_0_system_illegal_T_14  = _0736_ & (* src = "verilog/rocket_clean.sv:197652.44-197652.84" *) \copy1.csr._T_317 ;
  assign \copy1.csr._io_decode_0_system_illegal_T_18  = \copy1.csr.is_sfence  & (* src = "verilog/rocket_clean.sv:197654.44-197654.85" *) \copy1.csr._io_decode_0_read_illegal_T_6 ;
  assign _0737_ = \copy1.csr.notDebugTVec_base [0] & (* src = "verilog/rocket_clean.sv:197660.33-197660.65" *) \copy1.csr.cause [63];
  assign \copy1.csr.notDebugTVec_doVector  = _0737_ & (* src = "verilog/rocket_clean.sv:197660.33-197660.91" *) _0921_;
  assign _0738_ = \copy1.csr.insn_wfi  & (* src = "verilog/rocket_clean.sv:197668.19-197668.45" *) \copy1.csr._io_interrupt_T ;
  assign _0739_ = _0738_ & (* src = "verilog/rocket_clean.sv:197668.19-197668.54" *) \copy1.csr._T_317 ;
  assign \copy1.csr._GEN_86  = \copy1.csr.delegate  & (* src = "verilog/rocket_clean.sv:197690.19-197690.45" *) \copy1.csr.reg_mstatus_mie ;
  assign \copy1.csr._io_rw_rdata_T_13  = \copy1.csr.decoded_13  & (* src = "verilog/rocket_clean.sv:197754.29-197754.51" *) \copy1.csr.io_hartid ;
  assign \copy1.csr._new_mip_T_8 [9:0] = \copy1.csr._new_mip_T_3  & (* src = "verilog/rocket_clean.sv:197890.30-197890.55" *) \copy1.csr._wdata_T_6 [9:0];
  assign \copy1.csr._new_sip_T_1 [1:0] = { \copy1.csr.reg_mip_ssip , 1'h0 } & (* src = "verilog/rocket_clean.sv:197917.30-197917.50" *) \copy1.csr._new_sip_T [1:0];
  assign \copy1.csr._new_sip_T_2  = \copy1.csr.wdata  & (* src = "verilog/rocket_clean.sv:197918.30-197918.50" *) { \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 };
  assign \copy1.csr._reg_mie_T_2  = \copy1.csr.reg_mie  & (* src = "verilog/rocket_clean.sv:197928.30-197928.52" *) \copy1.csr._new_sip_T ;
  assign \copy1.csr._newBPC_T_8 [59:0] = \copy1.csr._newBPC_T_3  & (* src = "verilog/rocket_clean.sv:197940.29-197940.53" *) \copy1.csr._wdata_T_6 [59:0];
  assign \copy1.csr.dMode  = \copy1.csr._newBPC_T_8 [59] & (* src = "verilog/rocket_clean.sv:197943.17-197943.41" *) \copy1.csr.reg_debug ;
  assign \copy1.csr._GEN_352  = \copy1.csr.dMode  & (* src = "verilog/rocket_clean.sv:197944.20-197944.41" *) \copy1.csr._newBPC_T_8 [12];
  assign \copy1.csr._T_1898  = _0943_ & (* src = "verilog/rocket_clean.sv:197951.19-197951.59" *) \copy1.csr.reg_pmp_1_cfg_a [0];
  assign _0740_ = \copy1.csr.reg_pmp_1_cfg_l  & (* src = "verilog/rocket_clean.sv:197952.37-197952.62" *) \copy1.csr._T_1898 ;
  assign _0741_ = \copy1.csr.decoded_127  & (* src = "verilog/rocket_clean.sv:197953.26-197953.48" *) _0944_;
  assign \copy1.csr._T_1908  = _0945_ & (* src = "verilog/rocket_clean.sv:197959.19-197959.59" *) \copy1.csr.reg_pmp_2_cfg_a [0];
  assign _0742_ = \copy1.csr.reg_pmp_2_cfg_l  & (* src = "verilog/rocket_clean.sv:197960.37-197960.62" *) \copy1.csr._T_1908 ;
  assign _0743_ = \copy1.csr.decoded_128  & (* src = "verilog/rocket_clean.sv:197961.26-197961.48" *) _0946_;
  assign \copy1.csr._T_1918  = _0947_ & (* src = "verilog/rocket_clean.sv:197967.19-197967.59" *) \copy1.csr.reg_pmp_3_cfg_a [0];
  assign _0744_ = \copy1.csr.reg_pmp_3_cfg_l  & (* src = "verilog/rocket_clean.sv:197968.37-197968.62" *) \copy1.csr._T_1918 ;
  assign _0745_ = \copy1.csr.decoded_129  & (* src = "verilog/rocket_clean.sv:197969.26-197969.48" *) _0948_;
  assign \copy1.csr._T_1928  = _0949_ & (* src = "verilog/rocket_clean.sv:197975.19-197975.59" *) \copy1.csr.reg_pmp_4_cfg_a [0];
  assign _0746_ = \copy1.csr.reg_pmp_4_cfg_l  & (* src = "verilog/rocket_clean.sv:197976.37-197976.62" *) \copy1.csr._T_1928 ;
  assign _0747_ = \copy1.csr.decoded_130  & (* src = "verilog/rocket_clean.sv:197977.26-197977.48" *) _0950_;
  assign \copy1.csr._T_1938  = _0951_ & (* src = "verilog/rocket_clean.sv:197983.19-197983.59" *) \copy1.csr.reg_pmp_5_cfg_a [0];
  assign _0748_ = \copy1.csr.reg_pmp_5_cfg_l  & (* src = "verilog/rocket_clean.sv:197984.37-197984.62" *) \copy1.csr._T_1938 ;
  assign _0749_ = \copy1.csr.decoded_131  & (* src = "verilog/rocket_clean.sv:197985.26-197985.48" *) _0952_;
  assign \copy1.csr._T_1948  = _0953_ & (* src = "verilog/rocket_clean.sv:197991.19-197991.59" *) \copy1.csr.reg_pmp_6_cfg_a [0];
  assign _0750_ = \copy1.csr.reg_pmp_6_cfg_l  & (* src = "verilog/rocket_clean.sv:197992.37-197992.62" *) \copy1.csr._T_1948 ;
  assign _0751_ = \copy1.csr.decoded_132  & (* src = "verilog/rocket_clean.sv:197993.26-197993.48" *) _0954_;
  assign \copy1.csr._T_1958  = _0955_ & (* src = "verilog/rocket_clean.sv:197999.19-197999.59" *) \copy1.csr.reg_pmp_7_cfg_a [0];
  assign _0752_ = \copy1.csr.reg_pmp_7_cfg_l  & (* src = "verilog/rocket_clean.sv:198000.37-198000.62" *) \copy1.csr._T_1958 ;
  assign _0753_ = \copy1.csr.decoded_133  & (* src = "verilog/rocket_clean.sv:198001.26-198001.48" *) _0956_;
  assign _0754_ = \copy1.csr.decoded_134  & (* src = "verilog/rocket_clean.sv:198008.26-198008.48" *) _0957_;
  assign _0755_ = _0928_ & (* src = "verilog/rocket_clean.sv:198041.38-198041.123" *) _0931_;
  assign \copy1.csr.io_singleStep  = \copy1.csr.reg_dcsr_step  & (* src = "verilog/rocket_clean.sv:198046.26-198046.48" *) \copy1.csr._T_317 ;
  assign _0756_ = \copy1.csr.reg_mstatus_mprv  & (* src = "verilog/rocket_clean.sv:198051.27-198051.52" *) \copy1.csr._T_317 ;
  assign _0757_ = \copy1.csr.anyInterrupt  & (* src = "verilog/rocket_clean.sv:198089.26-198089.55" *) \copy1.csr._io_interrupt_T ;
  assign \copy1.csr.io_interrupt  = _1142_ & (* src = "verilog/rocket_clean.sv:198089.25-198089.109" *) _0959_;
  assign _0758_ = \copy1.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198475.11-198475.41" *) _0960_;
  assign _0759_ = \copy1.csr.wdata [1] & (* src = "verilog/rocket_clean.sv:198493.28-198493.47" *) \copy1.csr.wdata [0];
  assign _0760_ = \copy1.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198505.11-198505.41" *) _0961_;
  assign _0761_ = \copy1.csr.wdata [9] & (* src = "verilog/rocket_clean.sv:198523.28-198523.51" *) \copy1.csr.wdata [8];
  assign _0762_ = \copy1.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198535.11-198535.41" *) _0962_;
  assign _0763_ = \copy1.csr.wdata [17] & (* src = "verilog/rocket_clean.sv:198553.28-198553.51" *) \copy1.csr.wdata [16];
  assign _0764_ = \copy1.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198565.11-198565.41" *) _0963_;
  assign _0765_ = \copy1.csr.wdata [25] & (* src = "verilog/rocket_clean.sv:198583.28-198583.51" *) \copy1.csr.wdata [24];
  assign _0766_ = \copy1.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198595.11-198595.41" *) _0964_;
  assign _0767_ = \copy1.csr.wdata [33] & (* src = "verilog/rocket_clean.sv:198613.28-198613.51" *) \copy1.csr.wdata [32];
  assign _0768_ = \copy1.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198625.11-198625.41" *) _0965_;
  assign _0769_ = \copy1.csr.wdata [41] & (* src = "verilog/rocket_clean.sv:198643.28-198643.51" *) \copy1.csr.wdata [40];
  assign _0770_ = \copy1.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198655.11-198655.41" *) _0966_;
  assign _0771_ = \copy1.csr.wdata [49] & (* src = "verilog/rocket_clean.sv:198673.28-198673.51" *) \copy1.csr.wdata [48];
  assign _0772_ = \copy1.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198685.11-198685.41" *) _0967_;
  assign _0773_ = \copy1.csr.wdata [57] & (* src = "verilog/rocket_clean.sv:198703.28-198703.51" *) \copy1.csr.wdata [56];
  assign \copy1.csr.system_insn  = \copy1.csr.io_rw_cmd  == (* src = "verilog/rocket_clean.sv:197143.23-197143.40" *) 3'h4;
  assign \copy1.csr._T_238  = { \copy1.csr.io_rw_addr [8], \copy1.csr.io_rw_addr [5], \copy1.csr.io_rw_addr [2] } == (* src = "verilog/rocket_clean.sv:197146.18-197146.40" *) 3'h4;
  assign \copy1.csr._T_232  = ! (* src = "verilog/rocket_clean.sv:197155.18-197155.33" *) { 3'h0, \copy1.csr.io_rw_addr [8], 7'h00, \copy1.csr.io_rw_addr [0], 20'h00000 };
  assign \copy1.csr._T_235  = { \copy1.csr.io_rw_addr [8], \copy1.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197157.18-197157.38" *) 1'h1;
  assign \copy1.csr._causeIsDebugInt_T_1  = \copy1.csr.cause [7:0] == (* src = "verilog/rocket_clean.sv:197167.32-197167.50" *) 4'he;
  assign _0774_ = \copy1.csr.reg_mstatus_prv  == (* src = "verilog/rocket_clean.sv:197313.55-197313.78" *) 1'h1;
  assign \copy1.csr.decoded_1  = { \copy1.csr.io_rw_addr [11:10], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [4], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197486.21-197486.44" *) 5'h11;
  assign \copy1.csr.decoded_2  = { \copy1.csr.io_rw_addr [11:10], \copy1.csr.io_rw_addr [4], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197487.21-197487.42" *) 4'ha;
  assign \copy1.csr.decoded_4  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6:5], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197489.21-197489.44" *) 6'h21;
  assign \copy1.csr.decoded_5  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6:5], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197490.21-197490.44" *) 6'h20;
  assign \copy1.csr.decoded_6  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [5], \copy1.csr.io_rw_addr [2], \copy1.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197492.21-197492.45" *) 4'hb;
  assign \copy1.csr.decoded_7  = { \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [2] } == (* src = "verilog/rocket_clean.sv:197494.21-197494.45" *) 3'h7;
  assign \copy1.csr.decoded_8  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6:5], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197495.21-197495.44" *) 6'h24;
  assign \copy1.csr.decoded_9  = { \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197497.21-197497.45" *) 5'h18;
  assign \copy1.csr.decoded_10  = { \copy1.csr.io_rw_addr [10:9], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197499.22-197499.46" *) 4'hd;
  assign \copy1.csr.decoded_11  = { \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197501.22-197501.46" *) 4'hf;
  assign \copy1.csr.decoded_12  = { \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197502.22-197502.46" *) 4'he;
  assign \copy1.csr.decoded_13  = { \copy1.csr.io_rw_addr [10:9], \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197504.22-197504.46" *) 5'h18;
  assign \copy1.csr.decoded_14  = { \copy1.csr.io_rw_addr [11:10], \copy1.csr.io_rw_addr [4], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197505.22-197505.43" *) 4'hc;
  assign \copy1.csr.decoded_15  = { \copy1.csr.io_rw_addr [11:10], \copy1.csr.io_rw_addr [4], \copy1.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197507.22-197507.46" *) 3'h7;
  assign \copy1.csr.decoded_16  = { \copy1.csr.io_rw_addr [11:10], \copy1.csr.io_rw_addr [4], \copy1.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197509.22-197509.46" *) 3'h7;
  assign \copy1.csr.decoded_17  = ! (* src = "verilog/rocket_clean.sv:197511.22-197511.44" *) { 1'h0, \copy1.csr.io_rw_addr [11], 2'h0, \copy1.csr.io_rw_addr [8], 6'h00, \copy1.csr.io_rw_addr [1], 1'h0 };
  assign \copy1.csr.decoded_18  = ! (* src = "verilog/rocket_clean.sv:197513.22-197513.44" *) { 1'h0, \copy1.csr.io_rw_addr [11], 2'h0, \copy1.csr.io_rw_addr [8], 7'h00, \copy1.csr.io_rw_addr [0] };
  assign \copy1.csr.decoded_19  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [8], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197515.22-197515.44" *) 2'h3;
  assign \copy1.csr.decoded_20  = { \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [5:1] } == (* src = "verilog/rocket_clean.sv:197517.22-197517.45" *) 5'h10;
  assign \copy1.csr.decoded_21  = { \copy1.csr.io_rw_addr [11:10], \copy1.csr.io_rw_addr [4:1] } == (* src = "verilog/rocket_clean.sv:197519.22-197519.46" *) 6'h20;
  assign \copy1.csr.decoded_22  = { \copy1.csr.io_rw_addr [11:10], \copy1.csr.io_rw_addr [4:0] } == (* src = "verilog/rocket_clean.sv:197521.22-197521.46" *) 7'h42;
  assign \copy1.csr.decoded_110  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [5], \copy1.csr.io_rw_addr [2:1] } == (* src = "verilog/rocket_clean.sv:197524.23-197524.48" *) 4'hb;
  assign \copy1.csr.decoded_111  = ! (* src = "verilog/rocket_clean.sv:197525.23-197525.45" *) { 4'h0, \copy1.csr.io_rw_addr [8], 3'h0, \copy1.csr.io_rw_addr [4:0] };
  assign \copy1.csr.decoded_112  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [4:0] } == (* src = "verilog/rocket_clean.sv:197527.23-197527.48" *) 7'h42;
  assign \copy1.csr.decoded_113  = ! (* src = "verilog/rocket_clean.sv:197529.23-197529.46" *) { 1'h0, \copy1.csr.io_rw_addr [11], 1'h0, \copy1.csr.io_rw_addr [9], 1'h0, \copy1.csr.io_rw_addr [7:6], 3'h0, \copy1.csr.io_rw_addr [2:0] };
  assign \copy1.csr.decoded_114  = { \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [2] } == (* src = "verilog/rocket_clean.sv:197530.23-197530.46" *) 2'h3;
  assign \copy1.csr.decoded_115  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197532.23-197532.46" *) 3'h4;
  assign \copy1.csr.decoded_116  = { \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197533.23-197533.46" *) 4'h8;
  assign \copy1.csr.decoded_117  = { \copy1.csr.io_rw_addr [9:8], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197535.23-197535.48" *) 4'ha;
  assign \copy1.csr.decoded_118  = { \copy1.csr.io_rw_addr [9:8], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197537.23-197537.48" *) 3'h7;
  assign \copy1.csr.decoded_119  = { \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [7] } == (* src = "verilog/rocket_clean.sv:197539.23-197539.47" *) 1'h1;
  assign \copy1.csr.decoded_120  = { \copy1.csr.io_rw_addr [9:8], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197540.23-197540.48" *) 4'h9;
  assign \copy1.csr.decoded_121  = { \copy1.csr.io_rw_addr [9:8], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197542.23-197542.48" *) 3'h5;
  assign \copy1.csr.decoded_122  = { \copy1.csr.io_rw_addr [9:8], \copy1.csr.io_rw_addr [6], \copy1.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197544.23-197544.48" *) 3'h5;
  assign \copy1.csr.decoded_123  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6:5], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197546.23-197546.48" *) 5'h13;
  assign \copy1.csr.decoded_124  = { \copy1.csr.io_rw_addr [11], \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [6:5], \copy1.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197547.23-197547.46" *) 6'h22;
  assign \copy1.csr.decoded_125  = { \copy1.csr.io_rw_addr [10:9], \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [4], \copy1.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197549.23-197549.48" *) 4'hc;
  assign \copy1.csr.decoded_127  = { \copy1.csr.io_rw_addr [10], \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [4:0] } == (* src = "verilog/rocket_clean.sv:197551.23-197551.47" *) 6'h30;
  assign \copy1.csr.decoded_128  = { \copy1.csr.io_rw_addr [10], \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197553.23-197553.47" *) 5'h11;
  assign \copy1.csr.decoded_129  = { \copy1.csr.io_rw_addr [10], \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [4:0] } == (* src = "verilog/rocket_clean.sv:197554.23-197554.47" *) 6'h32;
  assign \copy1.csr.decoded_130  = { \copy1.csr.io_rw_addr [10], \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197555.23-197555.47" *) 5'h13;
  assign \copy1.csr.decoded_131  = { \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197557.23-197557.47" *) 5'h14;
  assign \copy1.csr.decoded_132  = { \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197558.23-197558.47" *) 5'h15;
  assign \copy1.csr.decoded_133  = { \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197559.23-197559.47" *) 5'h16;
  assign \copy1.csr.decoded_134  = { \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197560.23-197560.47" *) 5'h17;
  assign \copy1.csr.decoded_143  = { \copy1.csr.io_rw_addr [11:10], \copy1.csr.io_rw_addr [5] } == (* src = "verilog/rocket_clean.sv:197562.23-197562.48" *) 2'h2;
  assign \copy1.csr.decoded_144  = { \copy1.csr.io_rw_addr [10:9], \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [2], \copy1.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197564.23-197564.48" *) 5'h18;
  assign \copy1.csr.decoded_146  = { \copy1.csr.io_rw_addr [10:9], \copy1.csr.io_rw_addr [7], \copy1.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197565.23-197565.47" *) 5'h1b;
  assign \copy1.csr._T_244  = { \copy1.csr.io_rw_addr [9], \copy1.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197572.18-197572.40" *) 2'h2;
  assign \copy1.csr._T_247  = { \copy1.csr.io_rw_addr [9:8], \copy1.csr.io_rw_addr [5], \copy1.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197574.18-197574.40" *) 3'h4;
  assign \copy1.csr._T_269  = { \copy1.csr.io_decode_0_inst [28], \copy1.csr.io_decode_0_inst [25], \copy1.csr.io_decode_0_inst [22] } == (* src = "verilog/rocket_clean.sv:197579.18-197579.40" *) 3'h4;
  assign \copy1.csr.is_wfi  = { \copy1.csr.io_decode_0_inst [29:28], \copy1.csr.io_decode_0_inst [25], \copy1.csr.io_decode_0_inst [21] } == (* src = "verilog/rocket_clean.sv:197584.18-197584.40" *) 3'h4;
  assign \copy1.csr.is_sfence  = { \copy1.csr.io_decode_0_inst [30], \copy1.csr.io_decode_0_inst [25] } == (* src = "verilog/rocket_clean.sv:197586.21-197586.42" *) 1'h1;
  assign \copy1.csr._csr_exists_T_15  = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197602.28-197602.45" *) 11'h7b1;
  assign \copy1.csr._csr_exists_T_119  = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197603.29-197603.46" *) 9'h180;
  assign _0775_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.29-197604.46" *) 11'h7a0;
  assign _0776_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.49-197604.66" *) 11'h7a1;
  assign _0777_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.69-197604.86" *) 11'h7a2;
  assign _0778_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.89-197604.106" *) 11'h7a3;
  assign _0779_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.109-197604.126" *) 10'h301;
  assign _0780_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.8-197605.25" *) 10'h300;
  assign _0781_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.28-197605.45" *) 10'h305;
  assign _0782_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.48-197605.65" *) 10'h344;
  assign _0783_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.68-197605.85" *) 10'h304;
  assign _0784_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.88-197605.105" *) 10'h340;
  assign _0785_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.108-197605.125" *) 10'h341;
  assign _0786_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197606.8-197606.25" *) 10'h343;
  assign _0787_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197606.28-197606.45" *) 10'h342;
  assign _0788_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197606.48-197606.65" *) 12'hf14;
  assign _0789_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197606.68-197606.85" *) 11'h7b0;
  assign _0790_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197607.49-197607.66" *) 11'h7b2;
  assign _0791_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197607.69-197607.84" *) 1'h1;
  assign _0792_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197607.87-197607.102" *) 2'h2;
  assign _0793_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197607.105-197607.120" *) 2'h3;
  assign _0794_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.8-197608.25" *) 10'h320;
  assign _0795_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.28-197608.45" *) 12'hb00;
  assign _0796_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.48-197608.65" *) 12'hb02;
  assign _0797_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.68-197608.85" *) 10'h323;
  assign _0798_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.88-197608.105" *) 12'hb03;
  assign _0799_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.108-197608.125" *) 12'hc03;
  assign _0800_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.8-197609.25" *) 10'h324;
  assign _0801_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.28-197609.45" *) 12'hb04;
  assign _0802_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.48-197609.65" *) 12'hc04;
  assign _0803_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.68-197609.85" *) 10'h325;
  assign _0804_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.88-197609.105" *) 12'hb05;
  assign _0805_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197610.49-197610.66" *) 12'hc05;
  assign _0806_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197610.69-197610.86" *) 10'h326;
  assign _0807_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197610.89-197610.106" *) 12'hb06;
  assign _0808_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197610.109-197610.126" *) 12'hc06;
  assign _0809_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.8-197611.25" *) 10'h327;
  assign _0810_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.28-197611.45" *) 12'hb07;
  assign _0811_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.48-197611.65" *) 12'hc07;
  assign _0812_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.68-197611.85" *) 10'h328;
  assign _0813_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.88-197611.105" *) 12'hb08;
  assign _0814_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.108-197611.125" *) 12'hc08;
  assign _0815_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.8-197612.25" *) 10'h329;
  assign _0816_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.28-197612.45" *) 12'hb09;
  assign _0817_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.48-197612.65" *) 12'hc09;
  assign _0818_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.68-197612.85" *) 10'h32a;
  assign _0819_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.88-197612.105" *) 12'hb0a;
  assign _0820_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197613.49-197613.66" *) 12'hc0a;
  assign _0821_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197613.69-197613.86" *) 10'h32b;
  assign _0822_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197613.89-197613.106" *) 12'hb0b;
  assign _0823_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197613.109-197613.126" *) 12'hc0b;
  assign _0824_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.8-197614.25" *) 10'h32c;
  assign _0825_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.28-197614.45" *) 12'hb0c;
  assign _0826_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.48-197614.65" *) 12'hc0c;
  assign _0827_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.68-197614.85" *) 10'h32d;
  assign _0828_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.88-197614.105" *) 12'hb0d;
  assign _0829_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.108-197614.125" *) 12'hc0d;
  assign _0830_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.8-197615.25" *) 10'h32e;
  assign _0831_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.28-197615.45" *) 12'hb0e;
  assign _0832_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.48-197615.65" *) 12'hc0e;
  assign _0833_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.68-197615.85" *) 10'h32f;
  assign _0834_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.88-197615.105" *) 12'hb0f;
  assign _0835_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197616.49-197616.66" *) 12'hc0f;
  assign _0836_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197616.69-197616.86" *) 10'h330;
  assign _0837_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197616.89-197616.106" *) 12'hb10;
  assign _0838_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197616.109-197616.126" *) 12'hc10;
  assign _0839_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.8-197617.25" *) 10'h331;
  assign _0840_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.28-197617.45" *) 12'hb11;
  assign _0841_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.48-197617.65" *) 12'hc11;
  assign _0842_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.68-197617.85" *) 10'h332;
  assign _0843_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.88-197617.105" *) 12'hb12;
  assign _0844_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.108-197617.125" *) 12'hc12;
  assign _0845_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.8-197618.25" *) 10'h333;
  assign _0846_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.28-197618.45" *) 12'hb13;
  assign _0847_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.48-197618.65" *) 12'hc13;
  assign _0848_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.68-197618.85" *) 10'h334;
  assign _0849_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.88-197618.105" *) 12'hb14;
  assign _0850_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197619.49-197619.66" *) 12'hc14;
  assign _0851_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197619.69-197619.86" *) 10'h335;
  assign _0852_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197619.89-197619.106" *) 12'hb15;
  assign _0853_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197619.109-197619.126" *) 12'hc15;
  assign _0854_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.8-197620.25" *) 10'h336;
  assign _0855_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.28-197620.45" *) 12'hb16;
  assign _0856_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.48-197620.65" *) 12'hc16;
  assign _0857_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.68-197620.85" *) 10'h337;
  assign _0858_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.88-197620.105" *) 12'hb17;
  assign _0859_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.108-197620.125" *) 12'hc17;
  assign _0860_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.8-197621.25" *) 10'h338;
  assign _0861_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.28-197621.45" *) 12'hb18;
  assign _0862_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.48-197621.65" *) 12'hc18;
  assign _0863_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.68-197621.85" *) 10'h339;
  assign _0864_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.88-197621.105" *) 12'hb19;
  assign _0865_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197622.49-197622.66" *) 12'hc19;
  assign _0866_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197622.69-197622.86" *) 10'h33a;
  assign _0867_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197622.89-197622.106" *) 12'hb1a;
  assign _0868_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197622.109-197622.126" *) 12'hc1a;
  assign _0869_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.8-197623.25" *) 10'h33b;
  assign _0870_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.28-197623.45" *) 12'hb1b;
  assign _0871_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.48-197623.65" *) 12'hc1b;
  assign _0872_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.68-197623.85" *) 10'h33c;
  assign _0873_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.88-197623.105" *) 12'hb1c;
  assign _0874_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.108-197623.125" *) 12'hc1c;
  assign _0875_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.8-197624.25" *) 10'h33d;
  assign _0876_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.28-197624.45" *) 12'hb1d;
  assign _0877_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.48-197624.65" *) 12'hc1d;
  assign _0878_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.68-197624.85" *) 10'h33e;
  assign _0879_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.88-197624.105" *) 12'hb1e;
  assign _0880_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197625.49-197625.66" *) 12'hc1e;
  assign _0881_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197625.69-197625.86" *) 10'h33f;
  assign _0882_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197625.89-197625.106" *) 12'hb1f;
  assign _0883_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197625.109-197625.126" *) 12'hc1f;
  assign _0884_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.8-197626.25" *) 10'h306;
  assign _0885_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.28-197626.45" *) 12'hc00;
  assign _0886_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.48-197626.65" *) 12'hc02;
  assign _0887_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.68-197626.85" *) 9'h100;
  assign _0888_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.88-197626.105" *) 9'h144;
  assign _0889_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.108-197626.125" *) 9'h104;
  assign _0890_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197627.8-197627.25" *) 9'h140;
  assign _0891_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197627.28-197627.45" *) 9'h142;
  assign _0892_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197627.48-197627.65" *) 9'h143;
  assign _0893_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197627.88-197627.105" *) 9'h141;
  assign _0894_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197628.49-197628.66" *) 9'h105;
  assign _0895_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197628.69-197628.86" *) 9'h106;
  assign _0896_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197628.89-197628.106" *) 10'h303;
  assign _0897_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197628.109-197628.126" *) 10'h302;
  assign _0898_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.8-197629.25" *) 10'h3a0;
  assign _0899_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.28-197629.45" *) 10'h3a2;
  assign _0900_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.48-197629.65" *) 10'h3b0;
  assign _0901_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.68-197629.85" *) 10'h3b1;
  assign _0902_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.88-197629.105" *) 10'h3b2;
  assign _0903_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.108-197629.125" *) 10'h3b3;
  assign _0904_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.8-197630.25" *) 10'h3b4;
  assign _0905_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.28-197630.45" *) 10'h3b5;
  assign _0906_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.48-197630.65" *) 10'h3b6;
  assign _0907_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.68-197630.85" *) 10'h3b7;
  assign _0908_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.88-197630.105" *) 10'h3b8;
  assign _0909_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197631.42-197631.59" *) 10'h3b9;
  assign _0910_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197631.62-197631.79" *) 10'h3ba;
  assign _0911_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197631.82-197631.99" *) 10'h3bb;
  assign _0912_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197631.102-197631.119" *) 10'h3bc;
  assign _0913_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.8-197632.25" *) 10'h3bd;
  assign _0914_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.28-197632.45" *) 10'h3be;
  assign _0915_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.48-197632.65" *) 10'h3bf;
  assign _0916_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.68-197632.85" *) 11'h7c1;
  assign _0917_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.88-197632.105" *) 12'hf12;
  assign _0918_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.108-197632.125" *) 12'hf11;
  assign _0919_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197633.8-197633.25" *) 12'hf13;
  assign _0920_ = \copy1.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197638.62-197638.79" *) 11'h680;
  assign \copy1.csr._io_decode_0_read_illegal_T_13  = { \copy1.csr.io_decode_0_inst [31:30], \copy1.csr.io_decode_0_inst [24] } == (* src = "verilog/rocket_clean.sv:197643.42-197643.83" *) 2'h3;
  assign _0921_ = ! (* src = "verilog/rocket_clean.sv:197660.68-197660.91" *) \copy1.csr.cause [7:6];
  assign \copy1.csr._T_457  = \copy1.csr.io_rw_cmd  == (* src = "verilog/rocket_clean.sv:197854.18-197854.35" *) 3'h5;
  assign \copy1.csr._T_458  = \copy1.csr.io_rw_cmd  == (* src = "verilog/rocket_clean.sv:197855.18-197855.35" *) 3'h6;
  assign \copy1.csr._T_459  = \copy1.csr.io_rw_cmd  == (* src = "verilog/rocket_clean.sv:197856.18-197856.35" *) 3'h7;
  assign \copy1.csr._T_1878  = ! (* src = "verilog/rocket_clean.sv:197923.19-197923.40" *) \copy1.csr.wdata [63:60];
  assign \copy1.csr._T_1879  = \copy1.csr.wdata [63:60] == (* src = "verilog/rocket_clean.sv:197924.19-197924.40" *) 4'h8;
  assign _0922_ = ! (* src = "verilog/rocket_clean.sv:198037.35-198037.55" *) \copy1.csr.reg_mstatus_fs ;
  assign \copy1.csr.io_decode_0_fp_csr  = ! (* src = "verilog/rocket_clean.sv:198038.31-198038.61" *) { \copy1.csr.io_decode_0_inst [31], 2'h0, \copy1.csr.io_decode_0_inst [28], 8'h00 };
  assign _0923_ = \copy1.csr.new_prv  == (* src = "verilog/rocket_clean.sv:198165.18-198165.33" *) 2'h2;
  assign _0924_ = \copy1.csr.wdata [12:11] == (* src = "verilog/rocket_clean.sv:198248.13-198248.36" *) 2'h2;
  assign _0925_ = \copy1.csr.wdata [1:0] == (* src = "verilog/rocket_clean.sv:198316.13-198316.33" *) 2'h2;
  assign _0926_ = \copy1.csr.io_decode_0_inst [31:20] >= (* src = "verilog/rocket_clean.sv:197587.27-197587.44" *) 12'hc00;
  assign _0927_ = \copy1.csr.io_decode_0_inst [31:20] >= (* src = "verilog/rocket_clean.sv:197588.27-197588.44" *) 12'hc80;
  assign \copy1.csr._allow_hfence_vvma_T_1  = \copy1.csr.reg_mstatus_prv  >= (* src = "verilog/rocket_clean.sv:197593.34-197593.57" *) 1'h1;
  assign \copy1.csr.csr_addr_legal  = \copy1.csr.reg_mstatus_prv  >= (* src = "verilog/rocket_clean.sv:197601.26-197601.56" *) \copy1.csr.io_decode_0_inst [29:28];
  assign _0928_ = { \copy1.csr.io_decode_0_inst [31:30], 2'h3, \copy1.csr.io_decode_0_inst [27:20] } >= (* src = "verilog/rocket_clean.sv:198041.38-198041.79" *) 10'h340;
  assign \copy1.csr._allow_wfi_T  = \copy1.csr.reg_mstatus_prv  > (* src = "verilog/rocket_clean.sv:197590.24-197590.46" *) 1'h1;
  assign _0929_ = \copy1.csr.io_retire  > (* src = "verilog/rocket_clean.sv:198157.29-198157.45" *) 1'h0;
  assign \copy1.csr._delegate_T  = \copy1.csr.reg_mstatus_prv  <= (* src = "verilog/rocket_clean.sv:197181.23-197181.46" *) 1'h1;
  assign _0930_ = \copy1.csr.ret_prv  <= (* src = "verilog/rocket_clean.sv:197732.20-197732.35" *) 1'h1;
  assign _0931_ = { \copy1.csr.io_decode_0_inst [31:30], 2'h3, \copy1.csr.io_decode_0_inst [27:20] } <= (* src = "verilog/rocket_clean.sv:198041.82-198041.123" *) 10'h343;
  assign _0932_ = \copy1.csr.reg_mstatus_prv  < (* src = "verilog/rocket_clean.sv:197313.30-197313.52" *) 1'h1;
  assign _0933_ = \copy1.csr.io_decode_0_inst [31:20] < (* src = "verilog/rocket_clean.sv:197587.47-197587.63" *) 12'hc20;
  assign _0934_ = \copy1.csr.io_decode_0_inst [31:20] < (* src = "verilog/rocket_clean.sv:197588.47-197588.63" *) 12'hca0;
  assign \copy1.csr._causeIsDebugTrigger_T_1  = ~ (* src = "verilog/rocket_clean.sv:197169.36-197169.46" *) \copy1.csr.cause [63];
  assign \copy1.csr._T_317  = ~ (* src = "verilog/rocket_clean.sv:197179.18-197179.28" *) \copy1.csr.reg_debug ;
  assign \copy1.csr._T_18  = ~ (* src = "verilog/rocket_clean.sv:197285.17-197285.21" *) \copy1.csr.reg_mcountinhibit [2];
  assign \copy1.csr.x86  = ~ (* src = "verilog/rocket_clean.sv:197291.15-197291.28" *) \copy1.csr.io_csr_stall ;
  assign \copy1.csr._T_19  = ~ (* src = "verilog/rocket_clean.sv:197295.17-197295.38" *) \copy1.csr.reg_mcountinhibit [0];
  assign \copy1.csr._m_interrupts_T_3  = ~ (* src = "verilog/rocket_clean.sv:197308.35-197308.54" *) \copy1.csr.pending_interrupts [15:0];
  assign \copy1.csr._m_interrupts_T_5 [15:0] = ~ (* src = "verilog/rocket_clean.sv:197310.35-197310.53" *) \copy1.csr._m_interrupts_T_4 [15:0];
  assign \copy1.csr._io_interrupt_T  = ~ (* src = "verilog/rocket_clean.sv:197372.27-197372.41" *) \copy1.csr.io_singleStep ;
  assign \copy1.csr._pmp_mask_T_2 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197375.31-197375.45" *) \copy1.csr._pmp_mask_T_1 ;
  assign \copy1.csr._pmp_mask_T_7 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197380.31-197380.45" *) \copy1.csr._pmp_mask_T_6 [29:0];
  assign \copy1.csr._pmp_mask_T_12 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197385.32-197385.47" *) \copy1.csr._pmp_mask_T_11 [29:0];
  assign \copy1.csr._pmp_mask_T_17 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197390.32-197390.47" *) \copy1.csr._pmp_mask_T_16 [29:0];
  assign \copy1.csr._pmp_mask_T_22 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197395.32-197395.47" *) \copy1.csr._pmp_mask_T_21 [29:0];
  assign \copy1.csr._pmp_mask_T_27 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197400.32-197400.47" *) \copy1.csr._pmp_mask_T_26 [29:0];
  assign \copy1.csr._pmp_mask_T_32 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197405.32-197405.47" *) \copy1.csr._pmp_mask_T_31 [29:0];
  assign \copy1.csr._pmp_mask_T_37 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197410.32-197410.47" *) \copy1.csr._pmp_mask_T_36 [29:0];
  assign \copy1.csr._read_mtvec_T_4  = ~ (* src = "verilog/rocket_clean.sv:197426.33-197426.49" *) \copy1.csr._read_mtvec_T_1 ;
  assign \copy1.csr._read_stvec_T_4  = ~ (* src = "verilog/rocket_clean.sv:197431.33-197431.49" *) \copy1.csr._read_stvec_T_1 ;
  assign \copy1.csr._T_26  = ~ (* src = "verilog/rocket_clean.sv:197441.23-197441.32" *) \copy1.csr.reg_mepc ;
  assign \copy1.csr._T_30  = ~ (* src = "verilog/rocket_clean.sv:197445.23-197445.29" *) \copy1.csr._T_29 ;
  assign \copy1.csr._T_40  = ~ (* src = "verilog/rocket_clean.sv:197452.23-197452.31" *) \copy1.csr.reg_dpc ;
  assign \copy1.csr._T_44  = ~ (* src = "verilog/rocket_clean.sv:197454.23-197454.29" *) \copy1.csr._T_43 ;
  assign \copy1.csr._T_56  = ~ (* src = "verilog/rocket_clean.sv:197467.23-197467.32" *) \copy1.csr.reg_sepc ;
  assign \copy1.csr._T_60  = ~ (* src = "verilog/rocket_clean.sv:197469.23-197469.29" *) \copy1.csr._T_59 ;
  assign \copy1.csr._wdata_T_6  = ~ (* src = "verilog/rocket_clean.sv:197569.28-197569.39" *) \copy1.csr._wdata_T_5 ;
  assign _0935_ = ~ (* src = "verilog/rocket_clean.sv:197591.46-197591.61" *) \copy1.csr.reg_mstatus_tw ;
  assign _0936_ = ~ (* src = "verilog/rocket_clean.sv:197592.43-197592.59" *) \copy1.csr.reg_mstatus_tvm ;
  assign _0937_ = ~ (* src = "verilog/rocket_clean.sv:197594.37-197594.53" *) \copy1.csr.reg_mstatus_tsr ;
  assign \copy1.csr._io_decode_0_read_illegal_T  = ~ (* src = "verilog/rocket_clean.sv:197634.39-197634.54" *) \copy1.csr.csr_addr_legal ;
  assign \copy1.csr._io_decode_0_read_illegal_T_1  = ~ (* src = "verilog/rocket_clean.sv:197635.41-197635.52" *) \copy1.csr.csr_exists ;
  assign \copy1.csr._io_decode_0_read_illegal_T_6  = ~ (* src = "verilog/rocket_clean.sv:197637.41-197637.58" *) \copy1.csr.allow_sfence_vma ;
  assign _0938_ = ~ (* src = "verilog/rocket_clean.sv:197640.55-197640.69" *) \copy1.csr.allow_counter ;
  assign _0939_ = ~ (* src = "verilog/rocket_clean.sv:197648.52-197648.62" *) \copy1.csr.allow_wfi ;
  assign _0940_ = ~ (* src = "verilog/rocket_clean.sv:197650.52-197650.63" *) \copy1.csr.allow_sret ;
  assign \copy1.csr._epc_T  = ~ (* src = "verilog/rocket_clean.sv:197670.24-197670.30" *) \copy1.csr.io_pc ;
  assign \copy1.csr.epc  = ~ (* src = "verilog/rocket_clean.sv:197672.21-197672.30" *) { \copy1.csr._epc_T [39:2], 2'h3 };
  assign _0941_ = ~ (* src = "verilog/rocket_clean.sv:197726.20-197726.34" *) \copy1.csr.io_rw_addr [9];
  assign \copy1.csr._reg_misa_T  = ~ (* src = "verilog/rocket_clean.sv:197878.29-197878.35" *) \copy1.csr.wdata [39:0];
  assign \copy1.csr._reg_misa_T_1  = ~ (* src = "verilog/rocket_clean.sv:197879.25-197879.27" *) \copy1.csr.wdata [5];
  assign \copy1.csr._reg_misa_T_4 [12:0] = ~ (* src = "verilog/rocket_clean.sv:197883.31-197883.45" *) \copy1.csr._reg_misa_T_3 [12:0];
  assign \copy1.csr._reg_mepc_T_2 [39:0] = ~ (* src = "verilog/rocket_clean.sv:197896.31-197896.45" *) { \copy1.csr._reg_misa_T [39:2], 2'h3 };
  assign \copy1.csr._new_sip_T  = ~ (* src = "verilog/rocket_clean.sv:197916.28-197916.41" *) { \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 };
  assign _0942_ = ~ (* src = "verilog/rocket_clean.sv:197945.26-197945.49" *) \copy1.csr.reg_bp_0_control_dmode ;
  assign _0943_ = ~ (* src = "verilog/rocket_clean.sv:197951.19-197951.38" *) \copy1.csr.reg_pmp_1_cfg_a [1];
  assign _0944_ = ~ (* src = "verilog/rocket_clean.sv:197953.40-197953.48" *) \copy1.csr._T_1900 ;
  assign _0945_ = ~ (* src = "verilog/rocket_clean.sv:197959.19-197959.38" *) \copy1.csr.reg_pmp_2_cfg_a [1];
  assign _0946_ = ~ (* src = "verilog/rocket_clean.sv:197961.40-197961.48" *) \copy1.csr._T_1910 ;
  assign _0947_ = ~ (* src = "verilog/rocket_clean.sv:197967.19-197967.38" *) \copy1.csr.reg_pmp_3_cfg_a [1];
  assign _0948_ = ~ (* src = "verilog/rocket_clean.sv:197969.40-197969.48" *) \copy1.csr._T_1920 ;
  assign _0949_ = ~ (* src = "verilog/rocket_clean.sv:197975.19-197975.38" *) \copy1.csr.reg_pmp_4_cfg_a [1];
  assign _0950_ = ~ (* src = "verilog/rocket_clean.sv:197977.40-197977.48" *) \copy1.csr._T_1930 ;
  assign _0951_ = ~ (* src = "verilog/rocket_clean.sv:197983.19-197983.38" *) \copy1.csr.reg_pmp_5_cfg_a [1];
  assign _0952_ = ~ (* src = "verilog/rocket_clean.sv:197985.40-197985.48" *) \copy1.csr._T_1940 ;
  assign _0953_ = ~ (* src = "verilog/rocket_clean.sv:197991.19-197991.38" *) \copy1.csr.reg_pmp_6_cfg_a [1];
  assign _0954_ = ~ (* src = "verilog/rocket_clean.sv:197993.40-197993.48" *) \copy1.csr._T_1950 ;
  assign _0955_ = ~ (* src = "verilog/rocket_clean.sv:197999.19-197999.38" *) \copy1.csr.reg_pmp_7_cfg_a [1];
  assign _0956_ = ~ (* src = "verilog/rocket_clean.sv:198001.40-198001.48" *) \copy1.csr._T_1960 ;
  assign _0957_ = ~ (* src = "verilog/rocket_clean.sv:198008.40-198008.48" *) \copy1.csr._T_1970 ;
  assign _0958_ = ~ (* src = "verilog/rocket_clean.sv:198037.58-198037.70" *) \copy1.csr.reg_misa [5];
  assign \copy1.csr.io_decode_0_write_flush  = ~ (* src = "verilog/rocket_clean.sv:198041.36-198042.6" *) _0755_;
  assign _0959_ = ~ (* src = "verilog/rocket_clean.sv:198089.79-198089.109" *) _1143_;
  assign _0960_ = ~ (* src = "verilog/rocket_clean.sv:198475.25-198475.41" *) \copy1.csr.reg_pmp_0_cfg_l ;
  assign _0961_ = ~ (* src = "verilog/rocket_clean.sv:198505.25-198505.41" *) \copy1.csr.reg_pmp_1_cfg_l ;
  assign _0962_ = ~ (* src = "verilog/rocket_clean.sv:198535.25-198535.41" *) \copy1.csr.reg_pmp_2_cfg_l ;
  assign _0963_ = ~ (* src = "verilog/rocket_clean.sv:198565.25-198565.41" *) \copy1.csr.reg_pmp_3_cfg_l ;
  assign _0964_ = ~ (* src = "verilog/rocket_clean.sv:198595.25-198595.41" *) \copy1.csr.reg_pmp_4_cfg_l ;
  assign _0965_ = ~ (* src = "verilog/rocket_clean.sv:198625.25-198625.41" *) \copy1.csr.reg_pmp_5_cfg_l ;
  assign _0966_ = ~ (* src = "verilog/rocket_clean.sv:198655.25-198655.41" *) \copy1.csr.reg_pmp_6_cfg_l ;
  assign _0967_ = ~ (* src = "verilog/rocket_clean.sv:198685.25-198685.41" *) \copy1.csr.reg_pmp_7_cfg_l ;
  assign \copy1.csr._T_242  = \copy1.csr._T_238  | (* src = "verilog/rocket_clean.sv:197149.18-197149.33" *) \copy1.csr.io_rw_addr [10];
  assign \copy1.csr._exception_T  = \copy1.csr.insn_call  | (* src = "verilog/rocket_clean.sv:197159.24-197159.46" *) \copy1.csr.insn_break ;
  assign \copy1.csr.io_trace_0_exception  = \copy1.csr._exception_T  | (* src = "verilog/rocket_clean.sv:197160.21-197160.58" *) \copy1.csr.io_exception ;
  assign _0968_ = \copy1.csr.reg_singleStepped  | (* src = "verilog/rocket_clean.sv:197178.23-197178.58" *) \copy1.csr.causeIsDebugInt ;
  assign _0969_ = _0968_ | (* src = "verilog/rocket_clean.sv:197178.23-197178.80" *) \copy1.csr.causeIsDebugTrigger ;
  assign _0970_ = _0969_ | (* src = "verilog/rocket_clean.sv:197178.23-197178.100" *) \copy1.csr.causeIsDebugBreak ;
  assign \copy1.csr.trapToDebug  = _0970_ | (* src = "verilog/rocket_clean.sv:197178.23-197178.112" *) \copy1.csr.reg_debug ;
  assign \copy1.csr.mip_seip  = \copy1.csr.reg_mip_seip  | (* src = "verilog/rocket_clean.sv:197301.20-197301.53" *) \copy1.csr.io_interrupts_seip ;
  assign \copy1.csr._m_interrupts_T_4 [15:0] = \copy1.csr._m_interrupts_T_3  | (* src = "verilog/rocket_clean.sv:197309.35-197309.67" *) { \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 };
  assign _0971_ = \copy1.csr._delegate_T  | (* src = "verilog/rocket_clean.sv:197311.30-197311.59" *) \copy1.csr.reg_mstatus_mie ;
  assign _0972_ = _0932_ | (* src = "verilog/rocket_clean.sv:197313.30-197313.96" *) _0734_;
  assign \copy1.csr._any_T_78  = \copy1.csr.io_interrupts_debug  | (* src = "verilog/rocket_clean.sv:197315.21-197317.93" *) \copy1.csr.m_interrupts [15];
  assign _0973_ = \copy1.csr._any_T_78  | (* src = "verilog/rocket_clean.sv:197318.21-197318.49" *) \copy1.csr.m_interrupts [14];
  assign _0974_ = _0973_ | (* src = "verilog/rocket_clean.sv:197318.21-197318.68" *) \copy1.csr.m_interrupts [13];
  assign _0975_ = _0974_ | (* src = "verilog/rocket_clean.sv:197318.21-197318.87" *) \copy1.csr.m_interrupts [12];
  assign _0976_ = _0975_ | (* src = "verilog/rocket_clean.sv:197318.21-197318.106" *) \copy1.csr.m_interrupts [11];
  assign _0977_ = _0976_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.8" *) \copy1.csr.m_interrupts [3];
  assign _0978_ = _0977_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.26" *) \copy1.csr.m_interrupts [7];
  assign _0979_ = _0978_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.44" *) \copy1.csr.m_interrupts [9];
  assign _0980_ = _0979_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.62" *) \copy1.csr.m_interrupts [1];
  assign _0981_ = _0980_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.80" *) \copy1.csr.m_interrupts [5];
  assign _0982_ = _0981_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.99" *) \copy1.csr.m_interrupts [10];
  assign _0983_ = _0982_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.117" *) \copy1.csr.m_interrupts [2];
  assign _0984_ = _0983_ | (* src = "verilog/rocket_clean.sv:197318.21-197320.20" *) \copy1.csr.m_interrupts [6];
  assign _0985_ = _0984_ | (* src = "verilog/rocket_clean.sv:197318.21-197320.38" *) \copy1.csr.m_interrupts [8];
  assign _0986_ = _0985_ | (* src = "verilog/rocket_clean.sv:197318.21-197320.56" *) \copy1.csr.m_interrupts [0];
  assign \copy1.csr._any_T_93  = _0986_ | (* src = "verilog/rocket_clean.sv:197318.21-197320.74" *) \copy1.csr.m_interrupts [4];
  assign _0987_ = \copy1.csr._any_T_93  | (* src = "verilog/rocket_clean.sv:197321.22-197321.50" *) \copy1.csr.s_interrupts [15];
  assign _0988_ = _0987_ | (* src = "verilog/rocket_clean.sv:197321.22-197321.69" *) \copy1.csr.s_interrupts [14];
  assign _0989_ = _0988_ | (* src = "verilog/rocket_clean.sv:197321.22-197321.88" *) \copy1.csr.s_interrupts [13];
  assign _0990_ = _0989_ | (* src = "verilog/rocket_clean.sv:197321.22-197321.107" *) \copy1.csr.s_interrupts [12];
  assign _0991_ = _0990_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.21" *) \copy1.csr.s_interrupts [11];
  assign _0992_ = _0991_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.39" *) \copy1.csr.s_interrupts [3];
  assign _0993_ = _0992_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.57" *) \copy1.csr.s_interrupts [7];
  assign _0994_ = _0993_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.75" *) \copy1.csr.s_interrupts [9];
  assign _0995_ = _0994_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.93" *) \copy1.csr.s_interrupts [1];
  assign _0996_ = _0995_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.111" *) \copy1.csr.s_interrupts [5];
  assign _0997_ = _0996_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.21" *) \copy1.csr.s_interrupts [10];
  assign _0998_ = _0997_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.39" *) \copy1.csr.s_interrupts [2];
  assign _0999_ = _0998_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.57" *) \copy1.csr.s_interrupts [6];
  assign _1000_ = _0999_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.75" *) \copy1.csr.s_interrupts [8];
  assign \copy1.csr._any_T_108  = _1000_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.93" *) \copy1.csr.s_interrupts [0];
  assign \copy1.csr.anyInterrupt  = \copy1.csr._any_T_108  | (* src = "verilog/rocket_clean.sv:197324.24-197324.52" *) \copy1.csr.s_interrupts [4];
  assign \copy1.csr._T_29  = \copy1.csr._T_26  | (* src = "verilog/rocket_clean.sv:197444.23-197444.39" *) \copy1.csr._T_28 ;
  assign \copy1.csr._T_43  = \copy1.csr._T_40  | (* src = "verilog/rocket_clean.sv:197453.23-197453.39" *) \copy1.csr._T_28 ;
  assign \copy1.csr._T_59  = \copy1.csr._T_56  | (* src = "verilog/rocket_clean.sv:197468.23-197468.39" *) \copy1.csr._T_28 ;
  assign \copy1.csr._wdata_T_2  = \copy1.csr._wdata_T_1  | (* src = "verilog/rocket_clean.sv:197567.28-197567.52" *) \copy1.csr.io_rw_wdata ;
  assign \copy1.csr.is_ret  = \copy1.csr._T_269  | (* src = "verilog/rocket_clean.sv:197582.18-197582.33" *) \copy1.csr.io_decode_0_inst [30];
  assign \copy1.csr.is_counter  = \copy1.csr._is_counter_T_2  | (* src = "verilog/rocket_clean.sv:197589.22-197589.55" *) \copy1.csr._is_counter_T_5 ;
  assign \copy1.csr.allow_wfi  = \copy1.csr._allow_wfi_T  | (* src = "verilog/rocket_clean.sv:197591.21-197591.61" *) _0935_;
  assign \copy1.csr.allow_sfence_vma  = \copy1.csr._allow_wfi_T  | (* src = "verilog/rocket_clean.sv:197592.28-197592.59" *) _0936_;
  assign \copy1.csr.allow_sret  = \copy1.csr._allow_wfi_T  | (* src = "verilog/rocket_clean.sv:197594.22-197594.53" *) _0937_;
  assign \copy1.csr._allow_counter_T_8  = \copy1.csr._allow_hfence_vvma_T_1  | (* src = "verilog/rocket_clean.sv:197598.30-197598.76" *) \copy1.csr._allow_counter_T_6 [0];
  assign _1001_ = \copy1.csr._allow_wfi_T  | (* src = "verilog/rocket_clean.sv:197599.26-197599.62" *) \copy1.csr._allow_counter_T_1 ;
  assign _1002_ = _0775_ | (* src = "verilog/rocket_clean.sv:197604.29-197604.66" *) _0776_;
  assign _1003_ = _1002_ | (* src = "verilog/rocket_clean.sv:197604.29-197604.86" *) _0777_;
  assign _1004_ = _1003_ | (* src = "verilog/rocket_clean.sv:197604.29-197604.106" *) _0778_;
  assign _1005_ = _1004_ | (* src = "verilog/rocket_clean.sv:197604.29-197604.126" *) _0779_;
  assign _1006_ = _1005_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.25" *) _0780_;
  assign _1007_ = _1006_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.45" *) _0781_;
  assign _1008_ = _1007_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.65" *) _0782_;
  assign _1009_ = _1008_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.85" *) _0783_;
  assign _1010_ = _1009_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.105" *) _0784_;
  assign _1011_ = _1010_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.125" *) _0785_;
  assign _1012_ = _1011_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.25" *) _0786_;
  assign _1013_ = _1012_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.45" *) _0787_;
  assign _1014_ = _1013_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.65" *) _0788_;
  assign _1015_ = _1014_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.85" *) _0789_;
  assign \copy1.csr._csr_exists_T_161  = _1015_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.104" *) \copy1.csr._csr_exists_T_15 ;
  assign _1016_ = \copy1.csr._csr_exists_T_161  | (* src = "verilog/rocket_clean.sv:197607.29-197607.66" *) _0790_;
  assign _1017_ = _1016_ | (* src = "verilog/rocket_clean.sv:197607.29-197607.84" *) _0791_;
  assign _1018_ = _1017_ | (* src = "verilog/rocket_clean.sv:197607.29-197607.102" *) _0792_;
  assign _1019_ = _1018_ | (* src = "verilog/rocket_clean.sv:197607.29-197607.120" *) _0793_;
  assign _1020_ = _1019_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.25" *) _0794_;
  assign _1021_ = _1020_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.45" *) _0795_;
  assign _1022_ = _1021_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.65" *) _0796_;
  assign _1023_ = _1022_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.85" *) _0797_;
  assign _1024_ = _1023_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.105" *) _0798_;
  assign _1025_ = _1024_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.125" *) _0799_;
  assign _1026_ = _1025_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.25" *) _0800_;
  assign _1027_ = _1026_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.45" *) _0801_;
  assign _1028_ = _1027_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.65" *) _0802_;
  assign _1029_ = _1028_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.85" *) _0803_;
  assign \copy1.csr._csr_exists_T_176  = _1029_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.105" *) _0804_;
  assign _1030_ = \copy1.csr._csr_exists_T_176  | (* src = "verilog/rocket_clean.sv:197610.29-197610.66" *) _0805_;
  assign _1031_ = _1030_ | (* src = "verilog/rocket_clean.sv:197610.29-197610.86" *) _0806_;
  assign _1032_ = _1031_ | (* src = "verilog/rocket_clean.sv:197610.29-197610.106" *) _0807_;
  assign _1033_ = _1032_ | (* src = "verilog/rocket_clean.sv:197610.29-197610.126" *) _0808_;
  assign _1034_ = _1033_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.25" *) _0809_;
  assign _1035_ = _1034_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.45" *) _0810_;
  assign _1036_ = _1035_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.65" *) _0811_;
  assign _1037_ = _1036_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.85" *) _0812_;
  assign _1038_ = _1037_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.105" *) _0813_;
  assign _1039_ = _1038_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.125" *) _0814_;
  assign _1040_ = _1039_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.25" *) _0815_;
  assign _1041_ = _1040_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.45" *) _0816_;
  assign _1042_ = _1041_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.65" *) _0817_;
  assign _1043_ = _1042_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.85" *) _0818_;
  assign \copy1.csr._csr_exists_T_191  = _1043_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.105" *) _0819_;
  assign _1044_ = \copy1.csr._csr_exists_T_191  | (* src = "verilog/rocket_clean.sv:197613.29-197613.66" *) _0820_;
  assign _1045_ = _1044_ | (* src = "verilog/rocket_clean.sv:197613.29-197613.86" *) _0821_;
  assign _1046_ = _1045_ | (* src = "verilog/rocket_clean.sv:197613.29-197613.106" *) _0822_;
  assign _1047_ = _1046_ | (* src = "verilog/rocket_clean.sv:197613.29-197613.126" *) _0823_;
  assign _1048_ = _1047_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.25" *) _0824_;
  assign _1049_ = _1048_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.45" *) _0825_;
  assign _1050_ = _1049_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.65" *) _0826_;
  assign _1051_ = _1050_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.85" *) _0827_;
  assign _1052_ = _1051_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.105" *) _0828_;
  assign _1053_ = _1052_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.125" *) _0829_;
  assign _1054_ = _1053_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.25" *) _0830_;
  assign _1055_ = _1054_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.45" *) _0831_;
  assign _1056_ = _1055_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.65" *) _0832_;
  assign _1057_ = _1056_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.85" *) _0833_;
  assign \copy1.csr._csr_exists_T_206  = _1057_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.105" *) _0834_;
  assign _1058_ = \copy1.csr._csr_exists_T_206  | (* src = "verilog/rocket_clean.sv:197616.29-197616.66" *) _0835_;
  assign _1059_ = _1058_ | (* src = "verilog/rocket_clean.sv:197616.29-197616.86" *) _0836_;
  assign _1060_ = _1059_ | (* src = "verilog/rocket_clean.sv:197616.29-197616.106" *) _0837_;
  assign _1061_ = _1060_ | (* src = "verilog/rocket_clean.sv:197616.29-197616.126" *) _0838_;
  assign _1062_ = _1061_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.25" *) _0839_;
  assign _1063_ = _1062_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.45" *) _0840_;
  assign _1064_ = _1063_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.65" *) _0841_;
  assign _1065_ = _1064_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.85" *) _0842_;
  assign _1066_ = _1065_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.105" *) _0843_;
  assign _1067_ = _1066_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.125" *) _0844_;
  assign _1068_ = _1067_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.25" *) _0845_;
  assign _1069_ = _1068_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.45" *) _0846_;
  assign _1070_ = _1069_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.65" *) _0847_;
  assign _1071_ = _1070_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.85" *) _0848_;
  assign \copy1.csr._csr_exists_T_221  = _1071_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.105" *) _0849_;
  assign _1072_ = \copy1.csr._csr_exists_T_221  | (* src = "verilog/rocket_clean.sv:197619.29-197619.66" *) _0850_;
  assign _1073_ = _1072_ | (* src = "verilog/rocket_clean.sv:197619.29-197619.86" *) _0851_;
  assign _1074_ = _1073_ | (* src = "verilog/rocket_clean.sv:197619.29-197619.106" *) _0852_;
  assign _1075_ = _1074_ | (* src = "verilog/rocket_clean.sv:197619.29-197619.126" *) _0853_;
  assign _1076_ = _1075_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.25" *) _0854_;
  assign _1077_ = _1076_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.45" *) _0855_;
  assign _1078_ = _1077_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.65" *) _0856_;
  assign _1079_ = _1078_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.85" *) _0857_;
  assign _1080_ = _1079_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.105" *) _0858_;
  assign _1081_ = _1080_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.125" *) _0859_;
  assign _1082_ = _1081_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.25" *) _0860_;
  assign _1083_ = _1082_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.45" *) _0861_;
  assign _1084_ = _1083_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.65" *) _0862_;
  assign _1085_ = _1084_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.85" *) _0863_;
  assign \copy1.csr._csr_exists_T_236  = _1085_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.105" *) _0864_;
  assign _1086_ = \copy1.csr._csr_exists_T_236  | (* src = "verilog/rocket_clean.sv:197622.29-197622.66" *) _0865_;
  assign _1087_ = _1086_ | (* src = "verilog/rocket_clean.sv:197622.29-197622.86" *) _0866_;
  assign _1088_ = _1087_ | (* src = "verilog/rocket_clean.sv:197622.29-197622.106" *) _0867_;
  assign _1089_ = _1088_ | (* src = "verilog/rocket_clean.sv:197622.29-197622.126" *) _0868_;
  assign _1090_ = _1089_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.25" *) _0869_;
  assign _1091_ = _1090_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.45" *) _0870_;
  assign _1092_ = _1091_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.65" *) _0871_;
  assign _1093_ = _1092_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.85" *) _0872_;
  assign _1094_ = _1093_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.105" *) _0873_;
  assign _1095_ = _1094_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.125" *) _0874_;
  assign _1096_ = _1095_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.25" *) _0875_;
  assign _1097_ = _1096_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.45" *) _0876_;
  assign _1098_ = _1097_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.65" *) _0877_;
  assign _1099_ = _1098_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.85" *) _0878_;
  assign \copy1.csr._csr_exists_T_251  = _1099_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.105" *) _0879_;
  assign _1100_ = \copy1.csr._csr_exists_T_251  | (* src = "verilog/rocket_clean.sv:197625.29-197625.66" *) _0880_;
  assign _1101_ = _1100_ | (* src = "verilog/rocket_clean.sv:197625.29-197625.86" *) _0881_;
  assign _1102_ = _1101_ | (* src = "verilog/rocket_clean.sv:197625.29-197625.106" *) _0882_;
  assign _1103_ = _1102_ | (* src = "verilog/rocket_clean.sv:197625.29-197625.126" *) _0883_;
  assign _1104_ = _1103_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.25" *) _0884_;
  assign _1105_ = _1104_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.45" *) _0885_;
  assign _1106_ = _1105_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.65" *) _0886_;
  assign _1107_ = _1106_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.85" *) _0887_;
  assign _1108_ = _1107_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.105" *) _0888_;
  assign _1109_ = _1108_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.125" *) _0889_;
  assign _1110_ = _1109_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.25" *) _0890_;
  assign _1111_ = _1110_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.45" *) _0891_;
  assign _1112_ = _1111_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.65" *) _0892_;
  assign _1113_ = _1112_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.85" *) \copy1.csr._csr_exists_T_119 ;
  assign \copy1.csr._csr_exists_T_266  = _1113_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.105" *) _0893_;
  assign _1114_ = \copy1.csr._csr_exists_T_266  | (* src = "verilog/rocket_clean.sv:197628.29-197628.66" *) _0894_;
  assign _1115_ = _1114_ | (* src = "verilog/rocket_clean.sv:197628.29-197628.86" *) _0895_;
  assign _1116_ = _1115_ | (* src = "verilog/rocket_clean.sv:197628.29-197628.106" *) _0896_;
  assign _1117_ = _1116_ | (* src = "verilog/rocket_clean.sv:197628.29-197628.126" *) _0897_;
  assign _1118_ = _1117_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.25" *) _0898_;
  assign _1119_ = _1118_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.45" *) _0899_;
  assign _1120_ = _1119_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.65" *) _0900_;
  assign _1121_ = _1120_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.85" *) _0901_;
  assign _1122_ = _1121_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.105" *) _0902_;
  assign _1123_ = _1122_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.125" *) _0903_;
  assign _1124_ = _1123_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.25" *) _0904_;
  assign _1125_ = _1124_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.45" *) _0905_;
  assign _1126_ = _1125_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.65" *) _0906_;
  assign _1127_ = _1126_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.85" *) _0907_;
  assign \copy1.csr._csr_exists_T_281  = _1127_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.105" *) _0908_;
  assign _1128_ = \copy1.csr._csr_exists_T_281  | (* src = "verilog/rocket_clean.sv:197631.22-197631.59" *) _0909_;
  assign _1129_ = _1128_ | (* src = "verilog/rocket_clean.sv:197631.22-197631.79" *) _0910_;
  assign _1130_ = _1129_ | (* src = "verilog/rocket_clean.sv:197631.22-197631.99" *) _0911_;
  assign _1131_ = _1130_ | (* src = "verilog/rocket_clean.sv:197631.22-197631.119" *) _0912_;
  assign _1132_ = _1131_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.25" *) _0913_;
  assign _1133_ = _1132_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.45" *) _0914_;
  assign _1134_ = _1133_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.65" *) _0915_;
  assign _1135_ = _1134_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.85" *) _0916_;
  assign _1136_ = _1135_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.105" *) _0917_;
  assign _1137_ = _1136_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.125" *) _0918_;
  assign \copy1.csr.csr_exists  = _1137_ | (* src = "verilog/rocket_clean.sv:197631.22-197633.25" *) _0919_;
  assign \copy1.csr._io_decode_0_read_illegal_T_2  = \copy1.csr._io_decode_0_read_illegal_T  | (* src = "verilog/rocket_clean.sv:197636.41-197636.88" *) \copy1.csr._io_decode_0_read_illegal_T_1 ;
  assign _1138_ = \copy1.csr._csr_exists_T_119  | (* src = "verilog/rocket_clean.sv:197638.42-197638.79" *) _0920_;
  assign \copy1.csr._io_decode_0_read_illegal_T_8  = \copy1.csr._io_decode_0_read_illegal_T_2  | (* src = "verilog/rocket_clean.sv:197639.41-197639.102" *) \copy1.csr._io_decode_0_read_illegal_T_7 ;
  assign \copy1.csr._io_decode_0_read_illegal_T_11  = \copy1.csr._io_decode_0_read_illegal_T_8  | (* src = "verilog/rocket_clean.sv:197641.42-197641.104" *) \copy1.csr._io_decode_0_read_illegal_T_10 ;
  assign \copy1.csr._io_decode_0_read_illegal_T_18  = \copy1.csr._io_decode_0_read_illegal_T_11  | (* src = "verilog/rocket_clean.sv:197645.42-197645.105" *) \copy1.csr._io_decode_0_read_illegal_T_17 ;
  assign \copy1.csr._io_decode_0_system_illegal_T_5  = \copy1.csr._io_decode_0_read_illegal_T  | (* src = "verilog/rocket_clean.sv:197649.43-197649.104" *) \copy1.csr._io_decode_0_system_illegal_T_4 ;
  assign \copy1.csr._io_decode_0_system_illegal_T_8  = \copy1.csr._io_decode_0_system_illegal_T_5  | (* src = "verilog/rocket_clean.sv:197651.43-197651.108" *) \copy1.csr._io_decode_0_system_illegal_T_7 ;
  assign \copy1.csr._io_decode_0_system_illegal_T_15  = \copy1.csr._io_decode_0_system_illegal_T_8  | (* src = "verilog/rocket_clean.sv:197653.44-197653.110" *) \copy1.csr._io_decode_0_system_illegal_T_14 ;
  assign \copy1.csr._GEN_48  = _0739_ | (* src = "verilog/rocket_clean.sv:197668.19-197668.64" *) \copy1.csr.reg_wfi ;
  assign _1139_ = \copy1.csr.io_retire  | (* src = "verilog/rocket_clean.sv:197669.19-197669.40" *) \copy1.csr.io_trace_0_exception ;
  assign \copy1.csr._GEN_50  = _1139_ | (* src = "verilog/rocket_clean.sv:197669.19-197669.60" *) \copy1.csr.reg_singleStepped ;
  assign \copy1.csr._GEN_248  = _0941_ | (* src = "verilog/rocket_clean.sv:197726.20-197726.45" *) \copy1.csr._GEN_208 ;
  assign \copy1.csr._GEN_281  = \copy1.csr.insn_cease  | (* src = "verilog/rocket_clean.sv:197742.20-197742.50" *) \copy1.csr.io_status_cease_r ;
  assign \copy1.csr._io_rw_rdata_T_148  = \copy1.csr._io_rw_rdata_T_1  | (* src = "verilog/rocket_clean.sv:197791.36-197791.71" *) \copy1.csr._io_rw_rdata_T_2 ;
  assign \copy1.csr._io_rw_rdata_T_150  = \copy1.csr._io_rw_rdata_T_148  | (* src = "verilog/rocket_clean.sv:197792.36-197792.73" *) \copy1.csr._io_rw_rdata_T_4 ;
  assign \copy1.csr._io_rw_rdata_T_151  = \copy1.csr._io_rw_rdata_T_150  | (* src = "verilog/rocket_clean.sv:197793.36-197793.73" *) \copy1.csr._io_rw_rdata_T_5 ;
  assign \copy1.csr._io_rw_rdata_T_152  = \copy1.csr._io_rw_rdata_T_151  | (* src = "verilog/rocket_clean.sv:197794.36-197794.73" *) \copy1.csr._io_rw_rdata_T_6 ;
  assign \copy1.csr._io_rw_rdata_T_153  = \copy1.csr._io_rw_rdata_T_152  | (* src = "verilog/rocket_clean.sv:197796.36-197796.65" *) \copy1.csr._GEN_668 ;
  assign \copy1.csr._io_rw_rdata_T_154  = \copy1.csr._io_rw_rdata_T_153  | (* src = "verilog/rocket_clean.sv:197797.36-197797.73" *) \copy1.csr._io_rw_rdata_T_8 ;
  assign \copy1.csr._io_rw_rdata_T_155  = \copy1.csr._io_rw_rdata_T_154  | (* src = "verilog/rocket_clean.sv:197798.36-197798.73" *) \copy1.csr._io_rw_rdata_T_9 ;
  assign \copy1.csr._io_rw_rdata_T_156  = \copy1.csr._io_rw_rdata_T_155  | (* src = "verilog/rocket_clean.sv:197799.36-197799.74" *) \copy1.csr._io_rw_rdata_T_10 ;
  assign \copy1.csr._io_rw_rdata_T_157  = \copy1.csr._io_rw_rdata_T_156  | (* src = "verilog/rocket_clean.sv:197800.36-197800.74" *) \copy1.csr._io_rw_rdata_T_11 ;
  assign \copy1.csr._io_rw_rdata_T_158  = \copy1.csr._io_rw_rdata_T_157  | (* src = "verilog/rocket_clean.sv:197801.36-197801.74" *) \copy1.csr._io_rw_rdata_T_12 ;
  assign \copy1.csr._io_rw_rdata_T_159  = \copy1.csr._io_rw_rdata_T_158  | (* src = "verilog/rocket_clean.sv:197803.36-197803.65" *) \copy1.csr._io_rw_rdata_T_13 ;
  assign \copy1.csr._io_rw_rdata_T_160  = \copy1.csr._io_rw_rdata_T_159  | (* src = "verilog/rocket_clean.sv:197805.36-197805.65" *) \copy1.csr._GEN_670 ;
  assign \copy1.csr._io_rw_rdata_T_161  = \copy1.csr._io_rw_rdata_T_160  | (* src = "verilog/rocket_clean.sv:197806.36-197806.74" *) \copy1.csr._io_rw_rdata_T_15 ;
  assign \copy1.csr._io_rw_rdata_T_162  = \copy1.csr._io_rw_rdata_T_161  | (* src = "verilog/rocket_clean.sv:197807.36-197807.74" *) \copy1.csr._io_rw_rdata_T_16 ;
  assign \copy1.csr._io_rw_rdata_T_163  = \copy1.csr._io_rw_rdata_T_162  | (* src = "verilog/rocket_clean.sv:197809.36-197809.65" *) \copy1.csr._io_rw_rdata_T_17 ;
  assign \copy1.csr._io_rw_rdata_T_164  = \copy1.csr._io_rw_rdata_T_163  | (* src = "verilog/rocket_clean.sv:197811.36-197811.65" *) \copy1.csr._io_rw_rdata_T_18 ;
  assign \copy1.csr._io_rw_rdata_T_165  = \copy1.csr._io_rw_rdata_T_164  | (* src = "verilog/rocket_clean.sv:197813.36-197813.65" *) \copy1.csr._io_rw_rdata_T_19 ;
  assign \copy1.csr._io_rw_rdata_T_166  = \copy1.csr._io_rw_rdata_T_165  | (* src = "verilog/rocket_clean.sv:197815.36-197815.65" *) \copy1.csr._io_rw_rdata_T_20 ;
  assign \copy1.csr._io_rw_rdata_T_167  = \copy1.csr._io_rw_rdata_T_166  | (* src = "verilog/rocket_clean.sv:197816.36-197816.74" *) \copy1.csr._io_rw_rdata_T_21 ;
  assign \copy1.csr._io_rw_rdata_T_168  = \copy1.csr._io_rw_rdata_T_167  | (* src = "verilog/rocket_clean.sv:197817.36-197817.74" *) \copy1.csr._io_rw_rdata_T_22 ;
  assign \copy1.csr._io_rw_rdata_T_256  = \copy1.csr._io_rw_rdata_T_168  | (* src = "verilog/rocket_clean.sv:197819.36-197819.65" *) \copy1.csr._GEN_675 ;
  assign \copy1.csr._io_rw_rdata_T_257  = \copy1.csr._io_rw_rdata_T_256  | (* src = "verilog/rocket_clean.sv:197820.36-197820.75" *) \copy1.csr._io_rw_rdata_T_111 ;
  assign \copy1.csr._io_rw_rdata_T_258  = \copy1.csr._io_rw_rdata_T_257  | (* src = "verilog/rocket_clean.sv:197821.36-197821.75" *) \copy1.csr._io_rw_rdata_T_112 ;
  assign \copy1.csr._io_rw_rdata_T_259  = \copy1.csr._io_rw_rdata_T_258  | (* src = "verilog/rocket_clean.sv:197822.36-197822.75" *) \copy1.csr._io_rw_rdata_T_113 ;
  assign \copy1.csr._io_rw_rdata_T_260  = \copy1.csr._io_rw_rdata_T_259  | (* src = "verilog/rocket_clean.sv:197823.36-197823.75" *) \copy1.csr._io_rw_rdata_T_114 ;
  assign \copy1.csr._io_rw_rdata_T_261  = \copy1.csr._io_rw_rdata_T_260  | (* src = "verilog/rocket_clean.sv:197824.36-197824.75" *) \copy1.csr._io_rw_rdata_T_115 ;
  assign \copy1.csr._io_rw_rdata_T_262  = \copy1.csr._io_rw_rdata_T_261  | (* src = "verilog/rocket_clean.sv:197825.36-197825.75" *) \copy1.csr._io_rw_rdata_T_116 ;
  assign \copy1.csr._io_rw_rdata_T_263  = \copy1.csr._io_rw_rdata_T_262  | (* src = "verilog/rocket_clean.sv:197826.36-197826.75" *) \copy1.csr._io_rw_rdata_T_117 ;
  assign \copy1.csr._io_rw_rdata_T_264  = \copy1.csr._io_rw_rdata_T_263  | (* src = "verilog/rocket_clean.sv:197827.36-197827.75" *) \copy1.csr._io_rw_rdata_T_118 ;
  assign \copy1.csr._io_rw_rdata_T_265  = \copy1.csr._io_rw_rdata_T_264  | (* src = "verilog/rocket_clean.sv:197828.36-197828.75" *) \copy1.csr._io_rw_rdata_T_119 ;
  assign \copy1.csr._io_rw_rdata_T_266  = \copy1.csr._io_rw_rdata_T_265  | (* src = "verilog/rocket_clean.sv:197829.36-197829.75" *) \copy1.csr._io_rw_rdata_T_120 ;
  assign \copy1.csr._io_rw_rdata_T_267  = \copy1.csr._io_rw_rdata_T_266  | (* src = "verilog/rocket_clean.sv:197830.36-197830.75" *) \copy1.csr._io_rw_rdata_T_121 ;
  assign \copy1.csr._io_rw_rdata_T_268  = \copy1.csr._io_rw_rdata_T_267  | (* src = "verilog/rocket_clean.sv:197832.36-197832.65" *) \copy1.csr._GEN_676 ;
  assign \copy1.csr._io_rw_rdata_T_269  = \copy1.csr._io_rw_rdata_T_268  | (* src = "verilog/rocket_clean.sv:197833.36-197833.75" *) \copy1.csr._io_rw_rdata_T_123 ;
  assign \copy1.csr._io_rw_rdata_T_270  = \copy1.csr._io_rw_rdata_T_269  | (* src = "verilog/rocket_clean.sv:197834.36-197834.75" *) \copy1.csr._io_rw_rdata_T_124 ;
  assign \copy1.csr._io_rw_rdata_T_271  = \copy1.csr._io_rw_rdata_T_270  | (* src = "verilog/rocket_clean.sv:197835.36-197835.75" *) \copy1.csr._io_rw_rdata_T_125 ;
  assign \copy1.csr._io_rw_rdata_T_273  = \copy1.csr._io_rw_rdata_T_271  | (* src = "verilog/rocket_clean.sv:197837.36-197837.65" *) \copy1.csr._io_rw_rdata_T_127 ;
  assign \copy1.csr._io_rw_rdata_T_274  = \copy1.csr._io_rw_rdata_T_273  | (* src = "verilog/rocket_clean.sv:197839.36-197839.65" *) \copy1.csr._io_rw_rdata_T_128 ;
  assign \copy1.csr._io_rw_rdata_T_275  = \copy1.csr._io_rw_rdata_T_274  | (* src = "verilog/rocket_clean.sv:197841.36-197841.65" *) \copy1.csr._io_rw_rdata_T_129 ;
  assign \copy1.csr._io_rw_rdata_T_276  = \copy1.csr._io_rw_rdata_T_275  | (* src = "verilog/rocket_clean.sv:197843.36-197843.65" *) \copy1.csr._io_rw_rdata_T_130 ;
  assign \copy1.csr._io_rw_rdata_T_277  = \copy1.csr._io_rw_rdata_T_276  | (* src = "verilog/rocket_clean.sv:197845.36-197845.65" *) \copy1.csr._io_rw_rdata_T_131 ;
  assign \copy1.csr._io_rw_rdata_T_278  = \copy1.csr._io_rw_rdata_T_277  | (* src = "verilog/rocket_clean.sv:197847.36-197847.65" *) \copy1.csr._io_rw_rdata_T_132 ;
  assign \copy1.csr._io_rw_rdata_T_279  = \copy1.csr._io_rw_rdata_T_278  | (* src = "verilog/rocket_clean.sv:197849.36-197849.65" *) \copy1.csr._io_rw_rdata_T_133 ;
  assign \copy1.csr._io_rw_rdata_T_280  = \copy1.csr._io_rw_rdata_T_279  | (* src = "verilog/rocket_clean.sv:197851.36-197851.65" *) \copy1.csr._io_rw_rdata_T_134 ;
  assign \copy1.csr._io_rw_rdata_T_289  = \copy1.csr._io_rw_rdata_T_280  | (* src = "verilog/rocket_clean.sv:197852.36-197852.75" *) \copy1.csr._io_rw_rdata_T_143 ;
  assign \copy1.csr._io_rw_rdata_T_290  = \copy1.csr._io_rw_rdata_T_289  | (* src = "verilog/rocket_clean.sv:197853.36-197853.75" *) \copy1.csr._io_rw_rdata_T_144 [0];
  assign \copy1.csr._reg_fflags_T  = \copy1.csr.reg_fflags  | (* src = "verilog/rocket_clean.sv:197857.30-197857.61" *) \copy1.csr.io_fcsr_flags_bits ;
  assign _1140_ = \copy1.csr._T_458  | (* src = "verilog/rocket_clean.sv:197859.19-197859.34" *) \copy1.csr._T_459 ;
  assign \copy1.csr.csr_wen  = _1140_ | (* src = "verilog/rocket_clean.sv:197859.19-197859.43" *) \copy1.csr._T_457 ;
  assign \copy1.csr._reg_misa_T_3 [12:0] = \copy1.csr._reg_misa_T [12:0] | (* src = "verilog/rocket_clean.sv:197882.31-197882.53" *) { \copy1.csr._reg_misa_T_1 , 3'h0 };
  assign \copy1.csr._reg_misa_T_8  = { \copy1.csr._reg_misa_T_4 [12], 6'h00, \copy1.csr._reg_misa_T_4 [5], 1'h0, \copy1.csr._reg_misa_T_4 [3], 2'h0, \copy1.csr._reg_misa_T_4 [0] } | (* src = "verilog/rocket_clean.sv:197886.31-197886.60" *) { \copy1.csr.reg_misa [63:13], 1'h0, \copy1.csr.reg_misa [11:6], 1'h0, \copy1.csr.reg_misa [4], 1'h0, \copy1.csr.reg_misa [2:1], 1'h0 };
  assign \copy1.csr._new_mip_T_3  = \copy1.csr._GEN_686  | (* src = "verilog/rocket_clean.sv:197889.30-197889.52" *) \copy1.csr.io_rw_wdata [9:0];
  assign \copy1.csr._new_sip_T_3 [1:0] = \copy1.csr._new_sip_T_1 [1:0] | (* src = "verilog/rocket_clean.sv:197919.30-197919.57" *) \copy1.csr._new_sip_T_2 [1:0];
  assign \copy1.csr._T_1880  = \copy1.csr._T_1878  | (* src = "verilog/rocket_clean.sv:197925.19-197925.36" *) \copy1.csr._T_1879 ;
  assign \copy1.csr._reg_mie_T_4  = \copy1.csr._reg_mie_T_2  | (* src = "verilog/rocket_clean.sv:197930.30-197930.57" *) \copy1.csr._new_sip_T_2 ;
  assign \copy1.csr._newBPC_T_3  = \copy1.csr._newBPC_T_2  | (* src = "verilog/rocket_clean.sv:197939.29-197939.54" *) \copy1.csr.io_rw_wdata [59:0];
  assign _1141_ = _0942_ | (* src = "verilog/rocket_clean.sv:197945.26-197945.61" *) \copy1.csr.reg_debug ;
  assign \copy1.csr._T_1900  = \copy1.csr.reg_pmp_0_cfg_l  | (* src = "verilog/rocket_clean.sv:197952.19-197952.62" *) _0740_;
  assign \copy1.csr._T_1910  = \copy1.csr.reg_pmp_1_cfg_l  | (* src = "verilog/rocket_clean.sv:197960.19-197960.62" *) _0742_;
  assign \copy1.csr._T_1920  = \copy1.csr.reg_pmp_2_cfg_l  | (* src = "verilog/rocket_clean.sv:197968.19-197968.62" *) _0744_;
  assign \copy1.csr._T_1930  = \copy1.csr.reg_pmp_3_cfg_l  | (* src = "verilog/rocket_clean.sv:197976.19-197976.62" *) _0746_;
  assign \copy1.csr._T_1940  = \copy1.csr.reg_pmp_4_cfg_l  | (* src = "verilog/rocket_clean.sv:197984.19-197984.62" *) _0748_;
  assign \copy1.csr._T_1950  = \copy1.csr.reg_pmp_5_cfg_l  | (* src = "verilog/rocket_clean.sv:197992.19-197992.62" *) _0750_;
  assign \copy1.csr._T_1960  = \copy1.csr.reg_pmp_6_cfg_l  | (* src = "verilog/rocket_clean.sv:198000.19-198000.62" *) _0752_;
  assign \copy1.csr._T_1970  = \copy1.csr.reg_pmp_7_cfg_l  | (* src = "verilog/rocket_clean.sv:198007.19-198007.62" *) _0752_;
  assign \copy1.csr._reg_custom_0_T_3  = { \copy1.csr.wdata [9], 5'h00, \copy1.csr.wdata [3], 3'h0 } | (* src = "verilog/rocket_clean.sv:198011.35-198011.70" *) { \copy1.csr.reg_custom_0 [63:10], 1'h0, \copy1.csr.reg_custom_0 [8:4], 1'h0, \copy1.csr.reg_custom_0 [2:0] };
  assign \copy1.csr.io_rw_rdata  = \copy1.csr._io_rw_rdata_T_290  | (* src = "verilog/rocket_clean.sv:198036.24-198036.63" *) \copy1.csr._io_rw_rdata_T_146 [29:0];
  assign \copy1.csr.io_decode_0_fp_illegal  = _0922_ | (* src = "verilog/rocket_clean.sv:198037.35-198037.70" *) _0958_;
  assign \copy1.csr.io_decode_0_read_illegal  = \copy1.csr._io_decode_0_read_illegal_T_18  | (* src = "verilog/rocket_clean.sv:198039.37-198039.100" *) \copy1.csr._io_decode_0_read_illegal_T_21 ;
  assign \copy1.csr.io_decode_0_system_illegal  = \copy1.csr._io_decode_0_system_illegal_T_15  | (* src = "verilog/rocket_clean.sv:198043.39-198043.106" *) \copy1.csr._io_decode_0_system_illegal_T_18 ;
  assign \copy1.csr.io_csr_stall  = \copy1.csr.reg_wfi  | (* src = "verilog/rocket_clean.sv:198044.25-198044.50" *) \copy1.csr.io_status_cease_r ;
  assign \copy1.csr.io_eret  = \copy1.csr._exception_T  | (* src = "verilog/rocket_clean.sv:198045.20-198045.43" *) \copy1.csr.insn_ret ;
  assign _1142_ = _0757_ | (* src = "verilog/rocket_clean.sv:198089.26-198089.75" *) \copy1.csr.reg_singleStepped ;
  assign _1143_ = \copy1.csr.reg_debug  | (* src = "verilog/rocket_clean.sv:198089.81-198089.108" *) \copy1.csr.io_status_cease_r ;
  assign \copy1.csr.io_trace_0_valid  = _0929_ | (* src = "verilog/rocket_clean.sv:198157.29-198157.68" *) \copy1.csr.io_trace_0_exception ;
  assign _1144_ = _1305_ | (* src = "verilog/rocket_clean.sv:198884.18-198884.59" *) \copy1.csr.io_interrupts_debug ;
  assign _1145_ = _1144_ | (* src = "verilog/rocket_clean.sv:198884.18-198884.71" *) \copy1.csr.io_trace_0_exception ;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  always @(posedge \copy1.csr.io_ungated_clock )
    \copy1.csr.reg_wfi  <= _0727_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  always @(posedge \copy1.csr.io_ungated_clock )
    \copy1.csr.small_1  <= _0728_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  always @(posedge \copy1.csr.io_ungated_clock )
    \copy1.csr.large_1  <= _0636_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_prv  <= _0673_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_gva  <= _0667_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_tsr  <= _0678_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_tw  <= _0680_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_tvm  <= _0679_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_mxr  <= _0672_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_sum  <= _0677_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_mprv  <= _0671_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_fs  <= _0666_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_mpp  <= _0670_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_spp  <= _0676_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_mpie  <= _0669_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_spie  <= _0675_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_mie  <= _0668_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mstatus_sie  <= _0674_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_dcsr_prv  <= _0652_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_singleStepped  <= _0725_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_dcsr_ebreakm  <= _0649_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_dcsr_ebreaks  <= _0650_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_dcsr_ebreaku  <= _0651_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_debug  <= _0654_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mideleg  <= _0659_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_medeleg  <= _0658_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_dcsr_cause  <= _0648_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_dcsr_step  <= _0653_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_dpc  <= \copy1.csr._GEN_518 ;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_dscratch  <= _0655_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_dmode  <= _0639_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_action  <= _0638_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_tmatch  <= _0643_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_m  <= _0640_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_s  <= _0642_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_u  <= _0644_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_x  <= _0646_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_w  <= _0645_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_control_r  <= _0641_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_bp_0_address  <= \copy1.csr._GEN_532 [38:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_0_cfg_l  <= _0683_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_0_cfg_a  <= _0682_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_0_cfg_x  <= _0686_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_0_cfg_w  <= _0685_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_0_cfg_r  <= _0684_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_0_addr  <= \copy1.csr._GEN_570 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_1_cfg_l  <= _0688_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_1_cfg_a  <= _0687_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_1_cfg_x  <= _0691_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_1_cfg_w  <= _0690_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_1_cfg_r  <= _0689_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_1_addr  <= \copy1.csr._GEN_577 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_2_cfg_l  <= _0693_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_2_cfg_a  <= _0692_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_2_cfg_x  <= _0696_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_2_cfg_w  <= _0695_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_2_cfg_r  <= _0694_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_2_addr  <= \copy1.csr._GEN_584 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_3_cfg_l  <= _0698_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_3_cfg_a  <= _0697_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_3_cfg_x  <= _0701_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_3_cfg_w  <= _0700_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_3_cfg_r  <= _0699_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_3_addr  <= \copy1.csr._GEN_591 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_4_cfg_l  <= _0703_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_4_cfg_a  <= _0702_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_4_cfg_x  <= _0706_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_4_cfg_w  <= _0705_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_4_cfg_r  <= _0704_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_4_addr  <= \copy1.csr._GEN_598 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_5_cfg_l  <= _0708_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_5_cfg_a  <= _0707_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_5_cfg_x  <= _0711_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_5_cfg_w  <= _0710_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_5_cfg_r  <= _0709_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_5_addr  <= \copy1.csr._GEN_605 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_6_cfg_l  <= _0713_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_6_cfg_a  <= _0712_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_6_cfg_x  <= _0716_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_6_cfg_w  <= _0715_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_6_cfg_r  <= _0714_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_6_addr  <= \copy1.csr._GEN_612 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_7_cfg_l  <= _0718_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_7_cfg_a  <= _0717_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_7_cfg_x  <= _0721_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_7_cfg_w  <= _0720_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_7_cfg_r  <= _0719_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_pmp_7_addr  <= \copy1.csr._GEN_619 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mie  <= _0660_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mip_seip  <= _0661_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mip_stip  <= _0663_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mip_ssip  <= _0662_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mepc  <= \copy1.csr._GEN_500 ;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mcause  <= _0656_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mtval  <= \copy1.csr._GEN_504 [39:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mscratch  <= _0665_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mtvec  <= _0681_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mcounteren  <= \copy1.csr._GEN_530 [31:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_scounteren  <= \copy1.csr._GEN_529 [31:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_sepc  <= \copy1.csr._GEN_523 ;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_scause  <= _0724_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_stval  <= \copy1.csr._GEN_526 [39:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_sscratch  <= _0726_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_stvec  <= \copy1.csr._GEN_524 [38:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_satp_mode  <= _0722_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_satp_ppn  <= _0723_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_fflags  <= \copy1.csr._GEN_511 [4:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_frm  <= \copy1.csr._GEN_512 [2:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_mcountinhibit  <= _0657_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.small_  <= _0729_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.large_  <= _0637_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_misa  <= _0664_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.reg_custom_0  <= _0647_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy1.csr.clock )
    \copy1.csr.io_status_cease_r  <= _0635_;
  assign _1146_ = \copy1.csr.decoded_21  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198897.11-198897.21|verilog/rocket_clean.sv:198897.7-198901.10" *) \copy1.csr.wdata [63:6] : \copy1.csr._GEN_3 ;
  assign _1147_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198896.18-198896.25|verilog/rocket_clean.sv:198896.14-198904.8" *) _1146_ : \copy1.csr._GEN_3 ;
  assign _0636_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198894.9-198894.14|verilog/rocket_clean.sv:198894.5-198904.8" *) 58'h000000000000000 : _1147_;
  assign _0728_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198889.9-198889.14|verilog/rocket_clean.sv:198889.5-198893.8" *) 6'h00 : \copy1.csr._GEN_506 [5:0];
  assign _1148_ = _1145_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198884.18-198884.71|verilog/rocket_clean.sv:198884.14-198888.8" *) 1'h0 : \copy1.csr._GEN_48 ;
  assign _0727_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198882.9-198882.14|verilog/rocket_clean.sv:198882.5-198888.8" *) 1'h0 : _1148_;
  assign _0635_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198831.9-198831.14|verilog/rocket_clean.sv:198831.5-198835.8" *) 1'h0 : \copy1.csr._GEN_281 ;
  assign _1149_ = \copy1.csr.decoded_22  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198809.11-198809.21|verilog/rocket_clean.sv:198809.7-198813.10" *) \copy1.csr.wdata [63:6] : \copy1.csr._GEN_1 ;
  assign _1150_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198808.18-198808.25|verilog/rocket_clean.sv:198808.14-198816.8" *) _1149_ : \copy1.csr._GEN_1 ;
  assign _0637_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198806.9-198806.14|verilog/rocket_clean.sv:198806.5-198816.8" *) 58'h000000000000000 : _1150_;
  assign _0729_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198801.9-198801.14|verilog/rocket_clean.sv:198801.5-198805.8" *) 6'h00 : \copy1.csr._GEN_508 [5:0];
  assign _0657_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198796.9-198796.14|verilog/rocket_clean.sv:198796.5-198800.8" *) 3'h0 : \copy1.csr._GEN_505 [2:0];
  assign _1151_ = \copy1.csr.decoded_117  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198763.11-198763.22|verilog/rocket_clean.sv:198763.7-198767.10" *) { \copy1.csr.wdata [63], 58'h000000000000000, \copy1.csr.wdata [4:0] } : \copy1.csr._GEN_205 ;
  assign _0724_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198762.9-198762.16|verilog/rocket_clean.sv:198762.5-198770.8" *) _1151_ : \copy1.csr._GEN_205 ;
  assign _0681_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198754.9-198754.14|verilog/rocket_clean.sv:198754.5-198758.8" *) 32'd0 : \copy1.csr._GEN_502 ;
  assign _1152_ = \copy1.csr.decoded_12  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198740.11-198740.21|verilog/rocket_clean.sv:198740.7-198744.10" *) { \copy1.csr.wdata [63], 59'h000000000000000, \copy1.csr.wdata [3:0] } : \copy1.csr._GEN_214 ;
  assign _1153_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198739.18-198739.25|verilog/rocket_clean.sv:198739.14-198747.8" *) _1152_ : \copy1.csr._GEN_214 ;
  assign _0656_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198737.9-198737.14|verilog/rocket_clean.sv:198737.5-198747.8" *) 64'h0000000000000000 : _1153_;
  assign _1154_ = _0730_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198358.20-198358.50|verilog/rocket_clean.sv:198358.16-198362.10" *) 1'h0 : \copy1.csr._GEN_184 ;
  assign _1155_ = \copy1.csr.io_rw_addr [9] ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198356.11-198356.25|verilog/rocket_clean.sv:198356.7-198362.10" *) _1154_ : \copy1.csr._GEN_184 ;
  assign _1156_ = \copy1.csr.insn_ret  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198355.18-198355.26|verilog/rocket_clean.sv:198355.14-198365.8" *) _1155_ : \copy1.csr._GEN_184 ;
  assign _0654_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198353.9-198353.14|verilog/rocket_clean.sv:198353.5-198365.8" *) 1'h0 : _1156_;
  assign _0725_ = \copy1.csr.io_singleStep  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198327.9-198327.24|verilog/rocket_clean.sv:198327.5-198331.8" *) \copy1.csr._GEN_50  : 1'h0;
  assign _1157_ = _0925_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198316.13-198316.33|verilog/rocket_clean.sv:198316.9-198320.12" *) 2'h0 : \copy1.csr.wdata [1:0];
  assign _1158_ = \copy1.csr.decoded_14  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198315.11-198315.21|verilog/rocket_clean.sv:198315.7-198323.10" *) _1157_ : \copy1.csr._GEN_187 ;
  assign _1159_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198314.18-198314.25|verilog/rocket_clean.sv:198314.14-198326.8" *) _1158_ : \copy1.csr._GEN_187 ;
  assign _0652_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198312.9-198312.14|verilog/rocket_clean.sv:198312.5-198326.8" *) 2'h3 : _1159_;
  assign _1160_ = \copy1.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198304.20-198304.29|verilog/rocket_clean.sv:198304.16-198308.10" *) \copy1.csr.wdata [1] : \copy1.csr._GEN_264 ;
  assign _1161_ = \copy1.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198302.11-198302.22|verilog/rocket_clean.sv:198302.7-198308.10" *) \copy1.csr.wdata [1] : _1160_;
  assign _1162_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198301.18-198301.25|verilog/rocket_clean.sv:198301.14-198311.8" *) _1161_ : \copy1.csr._GEN_264 ;
  assign _0674_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198299.9-198299.14|verilog/rocket_clean.sv:198299.5-198311.8" *) 1'h0 : _1162_;
  assign _1163_ = \copy1.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198291.11-198291.20|verilog/rocket_clean.sv:198291.7-198295.10" *) \copy1.csr.wdata [3] : \copy1.csr._GEN_275 ;
  assign _1164_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198290.18-198290.25|verilog/rocket_clean.sv:198290.14-198298.8" *) _1163_ : \copy1.csr._GEN_275 ;
  assign _0668_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198288.9-198288.14|verilog/rocket_clean.sv:198288.5-198298.8" *) 1'h0 : _1164_;
  assign _1165_ = \copy1.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198280.20-198280.29|verilog/rocket_clean.sv:198280.16-198284.10" *) \copy1.csr.wdata [5] : \copy1.csr._GEN_265 ;
  assign _1166_ = \copy1.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198278.11-198278.22|verilog/rocket_clean.sv:198278.7-198284.10" *) \copy1.csr.wdata [5] : _1165_;
  assign _1167_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198277.18-198277.25|verilog/rocket_clean.sv:198277.14-198287.8" *) _1166_ : \copy1.csr._GEN_265 ;
  assign _0675_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198275.9-198275.14|verilog/rocket_clean.sv:198275.5-198287.8" *) 1'h0 : _1167_;
  assign _1168_ = \copy1.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198267.11-198267.20|verilog/rocket_clean.sv:198267.7-198271.10" *) \copy1.csr.wdata [7] : \copy1.csr._GEN_276 ;
  assign _1169_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198266.18-198266.25|verilog/rocket_clean.sv:198266.14-198274.8" *) _1168_ : \copy1.csr._GEN_276 ;
  assign _0669_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198264.9-198264.14|verilog/rocket_clean.sv:198264.5-198274.8" *) 1'h0 : _1169_;
  assign _0676_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198259.9-198259.14|verilog/rocket_clean.sv:198259.5-198263.8" *) 1'h0 : \copy1.csr._GEN_485 [0];
  assign _1170_ = _0924_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198248.13-198248.36|verilog/rocket_clean.sv:198248.9-198252.12" *) 2'h0 : \copy1.csr.wdata [12:11];
  assign _1171_ = \copy1.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198247.11-198247.20|verilog/rocket_clean.sv:198247.7-198255.10" *) _1170_ : \copy1.csr._GEN_277 ;
  assign _1172_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198246.18-198246.25|verilog/rocket_clean.sv:198246.14-198258.8" *) _1171_ : \copy1.csr._GEN_277 ;
  assign _0670_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198244.9-198244.14|verilog/rocket_clean.sv:198244.5-198258.8" *) 2'h3 : _1172_;
  assign _1173_ = \copy1.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198227.11-198227.20|verilog/rocket_clean.sv:198227.7-198231.10" *) \copy1.csr.wdata [17] : \copy1.csr._GEN_280 ;
  assign _1174_ = \copy1.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198226.18-198226.25|verilog/rocket_clean.sv:198226.14-198234.8" *) _1173_ : \copy1.csr._GEN_280 ;
  assign _0671_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198224.9-198224.14|verilog/rocket_clean.sv:198224.5-198234.8" *) 1'h0 : _1174_;
  assign _1175_ = \copy1.csr.decoded_143  ? (* src = "verilog/rocket_clean.sv:198827.11-198827.22|verilog/rocket_clean.sv:198827.7-198829.10" *) \copy1.csr._reg_custom_0_T_3  : \copy1.csr.reg_custom_0 ;
  assign _1176_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198826.18-198826.25|verilog/rocket_clean.sv:198826.14-198830.8" *) _1175_ : \copy1.csr.reg_custom_0 ;
  assign _0647_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198824.9-198824.14|verilog/rocket_clean.sv:198824.5-198830.8" *) 64'h0000000000000208 : _1176_;
  assign _1177_ = \copy1.csr.decoded_4  ? (* src = "verilog/rocket_clean.sv:198820.11-198820.20|verilog/rocket_clean.sv:198820.7-198822.10" *) \copy1.csr._reg_misa_T_8  : \copy1.csr.reg_misa ;
  assign _1178_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198819.18-198819.25|verilog/rocket_clean.sv:198819.14-198823.8" *) _1177_ : \copy1.csr.reg_misa ;
  assign _0664_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198817.9-198817.14|verilog/rocket_clean.sv:198817.5-198823.8" *) 64'h8000000000941129 : _1178_;
  assign _1179_ = \copy1.csr._T_1880  ? (* src = "verilog/rocket_clean.sv:198789.13-198789.20|verilog/rocket_clean.sv:198789.9-198791.12" *) { 24'h000000, \copy1.csr.wdata [19:0] } : \copy1.csr.reg_satp_ppn ;
  assign _1180_ = \copy1.csr.decoded_119  ? (* src = "verilog/rocket_clean.sv:198788.11-198788.22|verilog/rocket_clean.sv:198788.7-198792.10" *) _1179_ : \copy1.csr.reg_satp_ppn ;
  assign _0723_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198787.9-198787.16|verilog/rocket_clean.sv:198787.5-198793.8" *) _1180_ : \copy1.csr.reg_satp_ppn ;
  assign _1181_ = \copy1.csr._T_1880  ? (* src = "verilog/rocket_clean.sv:198782.13-198782.20|verilog/rocket_clean.sv:198782.9-198784.12" *) { \copy1.csr.wdata [63], 3'h0 } : \copy1.csr.reg_satp_mode ;
  assign _1182_ = \copy1.csr.decoded_119  ? (* src = "verilog/rocket_clean.sv:198781.11-198781.22|verilog/rocket_clean.sv:198781.7-198785.10" *) _1181_ : \copy1.csr.reg_satp_mode ;
  assign _1183_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198780.18-198780.25|verilog/rocket_clean.sv:198780.14-198786.8" *) _1182_ : \copy1.csr.reg_satp_mode ;
  assign _0722_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198778.9-198778.14|verilog/rocket_clean.sv:198778.5-198786.8" *) 4'h0 : _1183_;
  assign _1184_ = \copy1.csr.decoded_116  ? (* src = "verilog/rocket_clean.sv:198773.11-198773.22|verilog/rocket_clean.sv:198773.7-198775.10" *) \copy1.csr.wdata  : \copy1.csr.reg_sscratch ;
  assign _0726_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198772.9-198772.16|verilog/rocket_clean.sv:198772.5-198776.8" *) _1184_ : \copy1.csr.reg_sscratch ;
  assign _1185_ = \copy1.csr.decoded_9  ? (* src = "verilog/rocket_clean.sv:198750.11-198750.20|verilog/rocket_clean.sv:198750.7-198752.10" *) \copy1.csr.wdata  : \copy1.csr.reg_mscratch ;
  assign _0665_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198749.9-198749.16|verilog/rocket_clean.sv:198749.5-198753.8" *) _1185_ : \copy1.csr.reg_mscratch ;
  assign _1186_ = \copy1.csr.decoded_7  ? (* src = "verilog/rocket_clean.sv:198732.20-198732.29|verilog/rocket_clean.sv:198732.16-198734.10" *) \copy1.csr._new_mip_T_8 [1] : \copy1.csr.reg_mip_ssip ;
  assign _1187_ = \copy1.csr.decoded_114  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198730.11-198730.22|verilog/rocket_clean.sv:198730.7-198734.10" *) \copy1.csr._new_sip_T_3 [1] : _1186_;
  assign _0662_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198729.9-198729.16|verilog/rocket_clean.sv:198729.5-198735.8" *) _1187_ : \copy1.csr.reg_mip_ssip ;
  assign _1188_ = \copy1.csr.decoded_7  ? (* src = "verilog/rocket_clean.sv:198725.11-198725.20|verilog/rocket_clean.sv:198725.7-198727.10" *) \copy1.csr._new_mip_T_8 [5] : \copy1.csr.reg_mip_stip ;
  assign _0663_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198724.9-198724.16|verilog/rocket_clean.sv:198724.5-198728.8" *) _1188_ : \copy1.csr.reg_mip_stip ;
  assign _1189_ = \copy1.csr.decoded_7  ? (* src = "verilog/rocket_clean.sv:198720.11-198720.20|verilog/rocket_clean.sv:198720.7-198722.10" *) \copy1.csr._new_mip_T_8 [9] : \copy1.csr.reg_mip_seip ;
  assign _0661_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198719.9-198719.16|verilog/rocket_clean.sv:198719.5-198723.8" *) _1189_ : \copy1.csr.reg_mip_seip ;
  assign _1190_ = \copy1.csr.decoded_8  ? (* src = "verilog/rocket_clean.sv:198715.20-198715.29|verilog/rocket_clean.sv:198715.16-198717.10" *) { 52'h0000000000000, \copy1.csr.wdata [11], 1'h0, \copy1.csr.wdata [9], 1'h0, \copy1.csr.wdata [7], 1'h0, \copy1.csr.wdata [5], 1'h0, \copy1.csr.wdata [3], 1'h0, \copy1.csr.wdata [1], 1'h0 } : \copy1.csr.reg_mie ;
  assign _1191_ = \copy1.csr.decoded_115  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198713.11-198713.22|verilog/rocket_clean.sv:198713.7-198717.10" *) \copy1.csr._reg_mie_T_4  : _1190_;
  assign _0660_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198712.9-198712.16|verilog/rocket_clean.sv:198712.5-198718.8" *) _1191_ : \copy1.csr.reg_mie ;
  assign _1192_ = _0772_ ? (* src = "verilog/rocket_clean.sv:198707.11-198707.41|verilog/rocket_clean.sv:198707.7-198709.10" *) \copy1.csr.wdata [56] : \copy1.csr.reg_pmp_7_cfg_r ;
  assign _0719_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198706.9-198706.16|verilog/rocket_clean.sv:198706.5-198710.8" *) _1192_ : \copy1.csr.reg_pmp_7_cfg_r ;
  assign _1193_ = _0772_ ? (* src = "verilog/rocket_clean.sv:198702.11-198702.41|verilog/rocket_clean.sv:198702.7-198704.10" *) _0773_ : \copy1.csr.reg_pmp_7_cfg_w ;
  assign _0720_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198701.9-198701.16|verilog/rocket_clean.sv:198701.5-198705.8" *) _1193_ : \copy1.csr.reg_pmp_7_cfg_w ;
  assign _1194_ = _0772_ ? (* src = "verilog/rocket_clean.sv:198697.11-198697.41|verilog/rocket_clean.sv:198697.7-198699.10" *) \copy1.csr.wdata [58] : \copy1.csr.reg_pmp_7_cfg_x ;
  assign _0721_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198696.9-198696.16|verilog/rocket_clean.sv:198696.5-198700.8" *) _1194_ : \copy1.csr.reg_pmp_7_cfg_x ;
  assign _1195_ = _0772_ ? (* src = "verilog/rocket_clean.sv:198692.11-198692.41|verilog/rocket_clean.sv:198692.7-198694.10" *) \copy1.csr.wdata [60:59] : \copy1.csr.reg_pmp_7_cfg_a ;
  assign _1196_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198691.18-198691.25|verilog/rocket_clean.sv:198691.14-198695.8" *) _1195_ : \copy1.csr.reg_pmp_7_cfg_a ;
  assign _0717_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198689.9-198689.14|verilog/rocket_clean.sv:198689.5-198695.8" *) 2'h0 : _1196_;
  assign _1197_ = _0772_ ? (* src = "verilog/rocket_clean.sv:198685.11-198685.41|verilog/rocket_clean.sv:198685.7-198687.10" *) \copy1.csr.wdata [63] : \copy1.csr.reg_pmp_7_cfg_l ;
  assign _1198_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198684.18-198684.25|verilog/rocket_clean.sv:198684.14-198688.8" *) _1197_ : \copy1.csr.reg_pmp_7_cfg_l ;
  assign _0718_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198682.9-198682.14|verilog/rocket_clean.sv:198682.5-198688.8" *) 1'h0 : _1198_;
  assign _1199_ = _0770_ ? (* src = "verilog/rocket_clean.sv:198677.11-198677.41|verilog/rocket_clean.sv:198677.7-198679.10" *) \copy1.csr.wdata [48] : \copy1.csr.reg_pmp_6_cfg_r ;
  assign _0714_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198676.9-198676.16|verilog/rocket_clean.sv:198676.5-198680.8" *) _1199_ : \copy1.csr.reg_pmp_6_cfg_r ;
  assign _1200_ = _0770_ ? (* src = "verilog/rocket_clean.sv:198672.11-198672.41|verilog/rocket_clean.sv:198672.7-198674.10" *) _0771_ : \copy1.csr.reg_pmp_6_cfg_w ;
  assign _0715_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198671.9-198671.16|verilog/rocket_clean.sv:198671.5-198675.8" *) _1200_ : \copy1.csr.reg_pmp_6_cfg_w ;
  assign _1201_ = _0770_ ? (* src = "verilog/rocket_clean.sv:198667.11-198667.41|verilog/rocket_clean.sv:198667.7-198669.10" *) \copy1.csr.wdata [50] : \copy1.csr.reg_pmp_6_cfg_x ;
  assign _0716_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198666.9-198666.16|verilog/rocket_clean.sv:198666.5-198670.8" *) _1201_ : \copy1.csr.reg_pmp_6_cfg_x ;
  assign _1202_ = _0770_ ? (* src = "verilog/rocket_clean.sv:198662.11-198662.41|verilog/rocket_clean.sv:198662.7-198664.10" *) \copy1.csr.wdata [52:51] : \copy1.csr.reg_pmp_6_cfg_a ;
  assign _1203_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198661.18-198661.25|verilog/rocket_clean.sv:198661.14-198665.8" *) _1202_ : \copy1.csr.reg_pmp_6_cfg_a ;
  assign _0712_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198659.9-198659.14|verilog/rocket_clean.sv:198659.5-198665.8" *) 2'h0 : _1203_;
  assign _1204_ = _0770_ ? (* src = "verilog/rocket_clean.sv:198655.11-198655.41|verilog/rocket_clean.sv:198655.7-198657.10" *) \copy1.csr.wdata [55] : \copy1.csr.reg_pmp_6_cfg_l ;
  assign _1205_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198654.18-198654.25|verilog/rocket_clean.sv:198654.14-198658.8" *) _1204_ : \copy1.csr.reg_pmp_6_cfg_l ;
  assign _0713_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198652.9-198652.14|verilog/rocket_clean.sv:198652.5-198658.8" *) 1'h0 : _1205_;
  assign _1206_ = _0768_ ? (* src = "verilog/rocket_clean.sv:198647.11-198647.41|verilog/rocket_clean.sv:198647.7-198649.10" *) \copy1.csr.wdata [40] : \copy1.csr.reg_pmp_5_cfg_r ;
  assign _0709_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198646.9-198646.16|verilog/rocket_clean.sv:198646.5-198650.8" *) _1206_ : \copy1.csr.reg_pmp_5_cfg_r ;
  assign _1207_ = _0768_ ? (* src = "verilog/rocket_clean.sv:198642.11-198642.41|verilog/rocket_clean.sv:198642.7-198644.10" *) _0769_ : \copy1.csr.reg_pmp_5_cfg_w ;
  assign _0710_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198641.9-198641.16|verilog/rocket_clean.sv:198641.5-198645.8" *) _1207_ : \copy1.csr.reg_pmp_5_cfg_w ;
  assign _1208_ = _0768_ ? (* src = "verilog/rocket_clean.sv:198637.11-198637.41|verilog/rocket_clean.sv:198637.7-198639.10" *) \copy1.csr.wdata [42] : \copy1.csr.reg_pmp_5_cfg_x ;
  assign _0711_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198636.9-198636.16|verilog/rocket_clean.sv:198636.5-198640.8" *) _1208_ : \copy1.csr.reg_pmp_5_cfg_x ;
  assign _1209_ = _0768_ ? (* src = "verilog/rocket_clean.sv:198632.11-198632.41|verilog/rocket_clean.sv:198632.7-198634.10" *) \copy1.csr.wdata [44:43] : \copy1.csr.reg_pmp_5_cfg_a ;
  assign _1210_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198631.18-198631.25|verilog/rocket_clean.sv:198631.14-198635.8" *) _1209_ : \copy1.csr.reg_pmp_5_cfg_a ;
  assign _0707_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198629.9-198629.14|verilog/rocket_clean.sv:198629.5-198635.8" *) 2'h0 : _1210_;
  assign _1211_ = _0768_ ? (* src = "verilog/rocket_clean.sv:198625.11-198625.41|verilog/rocket_clean.sv:198625.7-198627.10" *) \copy1.csr.wdata [47] : \copy1.csr.reg_pmp_5_cfg_l ;
  assign _1212_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198624.18-198624.25|verilog/rocket_clean.sv:198624.14-198628.8" *) _1211_ : \copy1.csr.reg_pmp_5_cfg_l ;
  assign _0708_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198622.9-198622.14|verilog/rocket_clean.sv:198622.5-198628.8" *) 1'h0 : _1212_;
  assign _1213_ = _0766_ ? (* src = "verilog/rocket_clean.sv:198617.11-198617.41|verilog/rocket_clean.sv:198617.7-198619.10" *) \copy1.csr.wdata [32] : \copy1.csr.reg_pmp_4_cfg_r ;
  assign _0704_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198616.9-198616.16|verilog/rocket_clean.sv:198616.5-198620.8" *) _1213_ : \copy1.csr.reg_pmp_4_cfg_r ;
  assign _1214_ = _0766_ ? (* src = "verilog/rocket_clean.sv:198612.11-198612.41|verilog/rocket_clean.sv:198612.7-198614.10" *) _0767_ : \copy1.csr.reg_pmp_4_cfg_w ;
  assign _0705_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198611.9-198611.16|verilog/rocket_clean.sv:198611.5-198615.8" *) _1214_ : \copy1.csr.reg_pmp_4_cfg_w ;
  assign _1215_ = _0766_ ? (* src = "verilog/rocket_clean.sv:198607.11-198607.41|verilog/rocket_clean.sv:198607.7-198609.10" *) \copy1.csr.wdata [34] : \copy1.csr.reg_pmp_4_cfg_x ;
  assign _0706_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198606.9-198606.16|verilog/rocket_clean.sv:198606.5-198610.8" *) _1215_ : \copy1.csr.reg_pmp_4_cfg_x ;
  assign _1216_ = _0766_ ? (* src = "verilog/rocket_clean.sv:198602.11-198602.41|verilog/rocket_clean.sv:198602.7-198604.10" *) \copy1.csr.wdata [36:35] : \copy1.csr.reg_pmp_4_cfg_a ;
  assign _1217_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198601.18-198601.25|verilog/rocket_clean.sv:198601.14-198605.8" *) _1216_ : \copy1.csr.reg_pmp_4_cfg_a ;
  assign _0702_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198599.9-198599.14|verilog/rocket_clean.sv:198599.5-198605.8" *) 2'h0 : _1217_;
  assign _1218_ = _0766_ ? (* src = "verilog/rocket_clean.sv:198595.11-198595.41|verilog/rocket_clean.sv:198595.7-198597.10" *) \copy1.csr.wdata [39] : \copy1.csr.reg_pmp_4_cfg_l ;
  assign _1219_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198594.18-198594.25|verilog/rocket_clean.sv:198594.14-198598.8" *) _1218_ : \copy1.csr.reg_pmp_4_cfg_l ;
  assign _0703_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198592.9-198592.14|verilog/rocket_clean.sv:198592.5-198598.8" *) 1'h0 : _1219_;
  assign _1220_ = _0764_ ? (* src = "verilog/rocket_clean.sv:198587.11-198587.41|verilog/rocket_clean.sv:198587.7-198589.10" *) \copy1.csr.wdata [24] : \copy1.csr.reg_pmp_3_cfg_r ;
  assign _0699_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198586.9-198586.16|verilog/rocket_clean.sv:198586.5-198590.8" *) _1220_ : \copy1.csr.reg_pmp_3_cfg_r ;
  assign _1221_ = _0764_ ? (* src = "verilog/rocket_clean.sv:198582.11-198582.41|verilog/rocket_clean.sv:198582.7-198584.10" *) _0765_ : \copy1.csr.reg_pmp_3_cfg_w ;
  assign _0700_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198581.9-198581.16|verilog/rocket_clean.sv:198581.5-198585.8" *) _1221_ : \copy1.csr.reg_pmp_3_cfg_w ;
  assign _1222_ = _0764_ ? (* src = "verilog/rocket_clean.sv:198577.11-198577.41|verilog/rocket_clean.sv:198577.7-198579.10" *) \copy1.csr.wdata [26] : \copy1.csr.reg_pmp_3_cfg_x ;
  assign _0701_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198576.9-198576.16|verilog/rocket_clean.sv:198576.5-198580.8" *) _1222_ : \copy1.csr.reg_pmp_3_cfg_x ;
  assign _1223_ = _0764_ ? (* src = "verilog/rocket_clean.sv:198572.11-198572.41|verilog/rocket_clean.sv:198572.7-198574.10" *) \copy1.csr.wdata [28:27] : \copy1.csr.reg_pmp_3_cfg_a ;
  assign _1224_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198571.18-198571.25|verilog/rocket_clean.sv:198571.14-198575.8" *) _1223_ : \copy1.csr.reg_pmp_3_cfg_a ;
  assign _0697_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198569.9-198569.14|verilog/rocket_clean.sv:198569.5-198575.8" *) 2'h0 : _1224_;
  assign _1225_ = _0764_ ? (* src = "verilog/rocket_clean.sv:198565.11-198565.41|verilog/rocket_clean.sv:198565.7-198567.10" *) \copy1.csr.wdata [31] : \copy1.csr.reg_pmp_3_cfg_l ;
  assign _1226_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198564.18-198564.25|verilog/rocket_clean.sv:198564.14-198568.8" *) _1225_ : \copy1.csr.reg_pmp_3_cfg_l ;
  assign _0698_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198562.9-198562.14|verilog/rocket_clean.sv:198562.5-198568.8" *) 1'h0 : _1226_;
  assign _1227_ = _0762_ ? (* src = "verilog/rocket_clean.sv:198557.11-198557.41|verilog/rocket_clean.sv:198557.7-198559.10" *) \copy1.csr.wdata [16] : \copy1.csr.reg_pmp_2_cfg_r ;
  assign _0694_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198556.9-198556.16|verilog/rocket_clean.sv:198556.5-198560.8" *) _1227_ : \copy1.csr.reg_pmp_2_cfg_r ;
  assign _1228_ = _0762_ ? (* src = "verilog/rocket_clean.sv:198552.11-198552.41|verilog/rocket_clean.sv:198552.7-198554.10" *) _0763_ : \copy1.csr.reg_pmp_2_cfg_w ;
  assign _0695_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198551.9-198551.16|verilog/rocket_clean.sv:198551.5-198555.8" *) _1228_ : \copy1.csr.reg_pmp_2_cfg_w ;
  assign _1229_ = _0762_ ? (* src = "verilog/rocket_clean.sv:198547.11-198547.41|verilog/rocket_clean.sv:198547.7-198549.10" *) \copy1.csr.wdata [18] : \copy1.csr.reg_pmp_2_cfg_x ;
  assign _0696_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198546.9-198546.16|verilog/rocket_clean.sv:198546.5-198550.8" *) _1229_ : \copy1.csr.reg_pmp_2_cfg_x ;
  assign _1230_ = _0762_ ? (* src = "verilog/rocket_clean.sv:198542.11-198542.41|verilog/rocket_clean.sv:198542.7-198544.10" *) \copy1.csr.wdata [20:19] : \copy1.csr.reg_pmp_2_cfg_a ;
  assign _1231_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198541.18-198541.25|verilog/rocket_clean.sv:198541.14-198545.8" *) _1230_ : \copy1.csr.reg_pmp_2_cfg_a ;
  assign _0692_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198539.9-198539.14|verilog/rocket_clean.sv:198539.5-198545.8" *) 2'h0 : _1231_;
  assign _1232_ = _0762_ ? (* src = "verilog/rocket_clean.sv:198535.11-198535.41|verilog/rocket_clean.sv:198535.7-198537.10" *) \copy1.csr.wdata [23] : \copy1.csr.reg_pmp_2_cfg_l ;
  assign _1233_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198534.18-198534.25|verilog/rocket_clean.sv:198534.14-198538.8" *) _1232_ : \copy1.csr.reg_pmp_2_cfg_l ;
  assign _0693_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198532.9-198532.14|verilog/rocket_clean.sv:198532.5-198538.8" *) 1'h0 : _1233_;
  assign _1234_ = _0760_ ? (* src = "verilog/rocket_clean.sv:198527.11-198527.41|verilog/rocket_clean.sv:198527.7-198529.10" *) \copy1.csr.wdata [8] : \copy1.csr.reg_pmp_1_cfg_r ;
  assign _0689_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198526.9-198526.16|verilog/rocket_clean.sv:198526.5-198530.8" *) _1234_ : \copy1.csr.reg_pmp_1_cfg_r ;
  assign _1235_ = _0760_ ? (* src = "verilog/rocket_clean.sv:198522.11-198522.41|verilog/rocket_clean.sv:198522.7-198524.10" *) _0761_ : \copy1.csr.reg_pmp_1_cfg_w ;
  assign _0690_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198521.9-198521.16|verilog/rocket_clean.sv:198521.5-198525.8" *) _1235_ : \copy1.csr.reg_pmp_1_cfg_w ;
  assign _1236_ = _0760_ ? (* src = "verilog/rocket_clean.sv:198517.11-198517.41|verilog/rocket_clean.sv:198517.7-198519.10" *) \copy1.csr.wdata [10] : \copy1.csr.reg_pmp_1_cfg_x ;
  assign _0691_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198516.9-198516.16|verilog/rocket_clean.sv:198516.5-198520.8" *) _1236_ : \copy1.csr.reg_pmp_1_cfg_x ;
  assign _1237_ = _0760_ ? (* src = "verilog/rocket_clean.sv:198512.11-198512.41|verilog/rocket_clean.sv:198512.7-198514.10" *) \copy1.csr.wdata [12:11] : \copy1.csr.reg_pmp_1_cfg_a ;
  assign _1238_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198511.18-198511.25|verilog/rocket_clean.sv:198511.14-198515.8" *) _1237_ : \copy1.csr.reg_pmp_1_cfg_a ;
  assign _0687_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198509.9-198509.14|verilog/rocket_clean.sv:198509.5-198515.8" *) 2'h0 : _1238_;
  assign _1239_ = _0760_ ? (* src = "verilog/rocket_clean.sv:198505.11-198505.41|verilog/rocket_clean.sv:198505.7-198507.10" *) \copy1.csr.wdata [15] : \copy1.csr.reg_pmp_1_cfg_l ;
  assign _1240_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198504.18-198504.25|verilog/rocket_clean.sv:198504.14-198508.8" *) _1239_ : \copy1.csr.reg_pmp_1_cfg_l ;
  assign _0688_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198502.9-198502.14|verilog/rocket_clean.sv:198502.5-198508.8" *) 1'h0 : _1240_;
  assign _1241_ = _0758_ ? (* src = "verilog/rocket_clean.sv:198497.11-198497.41|verilog/rocket_clean.sv:198497.7-198499.10" *) \copy1.csr.wdata [0] : \copy1.csr.reg_pmp_0_cfg_r ;
  assign _0684_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198496.9-198496.16|verilog/rocket_clean.sv:198496.5-198500.8" *) _1241_ : \copy1.csr.reg_pmp_0_cfg_r ;
  assign _1242_ = _0758_ ? (* src = "verilog/rocket_clean.sv:198492.11-198492.41|verilog/rocket_clean.sv:198492.7-198494.10" *) _0759_ : \copy1.csr.reg_pmp_0_cfg_w ;
  assign _0685_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198491.9-198491.16|verilog/rocket_clean.sv:198491.5-198495.8" *) _1242_ : \copy1.csr.reg_pmp_0_cfg_w ;
  assign _1243_ = _0758_ ? (* src = "verilog/rocket_clean.sv:198487.11-198487.41|verilog/rocket_clean.sv:198487.7-198489.10" *) \copy1.csr.wdata [2] : \copy1.csr.reg_pmp_0_cfg_x ;
  assign _0686_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198486.9-198486.16|verilog/rocket_clean.sv:198486.5-198490.8" *) _1243_ : \copy1.csr.reg_pmp_0_cfg_x ;
  assign _1244_ = _0758_ ? (* src = "verilog/rocket_clean.sv:198482.11-198482.41|verilog/rocket_clean.sv:198482.7-198484.10" *) \copy1.csr.wdata [4:3] : \copy1.csr.reg_pmp_0_cfg_a ;
  assign _1245_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198481.18-198481.25|verilog/rocket_clean.sv:198481.14-198485.8" *) _1244_ : \copy1.csr.reg_pmp_0_cfg_a ;
  assign _0682_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198479.9-198479.14|verilog/rocket_clean.sv:198479.5-198485.8" *) 2'h0 : _1245_;
  assign _1246_ = _0758_ ? (* src = "verilog/rocket_clean.sv:198475.11-198475.41|verilog/rocket_clean.sv:198475.7-198477.10" *) \copy1.csr.wdata [7] : \copy1.csr.reg_pmp_0_cfg_l ;
  assign _1247_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198474.18-198474.25|verilog/rocket_clean.sv:198474.14-198478.8" *) _1246_ : \copy1.csr.reg_pmp_0_cfg_l ;
  assign _0683_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198472.9-198472.14|verilog/rocket_clean.sv:198472.5-198478.8" *) 1'h0 : _1247_;
  assign _1248_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198466.13-198466.22|verilog/rocket_clean.sv:198466.9-198468.12" *) \copy1.csr.wdata [0] : \copy1.csr.reg_bp_0_control_r ;
  assign _1249_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198465.11-198465.46|verilog/rocket_clean.sv:198465.7-198469.10" *) _1248_ : \copy1.csr.reg_bp_0_control_r ;
  assign _1250_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198464.18-198464.25|verilog/rocket_clean.sv:198464.14-198470.8" *) _1249_ : \copy1.csr.reg_bp_0_control_r ;
  assign _0641_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198462.9-198462.14|verilog/rocket_clean.sv:198462.5-198470.8" *) 1'h0 : _1250_;
  assign _1251_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198457.13-198457.22|verilog/rocket_clean.sv:198457.9-198459.12" *) \copy1.csr.wdata [1] : \copy1.csr.reg_bp_0_control_w ;
  assign _1252_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198456.11-198456.46|verilog/rocket_clean.sv:198456.7-198460.10" *) _1251_ : \copy1.csr.reg_bp_0_control_w ;
  assign _1253_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198455.18-198455.25|verilog/rocket_clean.sv:198455.14-198461.8" *) _1252_ : \copy1.csr.reg_bp_0_control_w ;
  assign _0645_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198453.9-198453.14|verilog/rocket_clean.sv:198453.5-198461.8" *) 1'h0 : _1253_;
  assign _1254_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198448.13-198448.22|verilog/rocket_clean.sv:198448.9-198450.12" *) \copy1.csr.wdata [2] : \copy1.csr.reg_bp_0_control_x ;
  assign _1255_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198447.11-198447.46|verilog/rocket_clean.sv:198447.7-198451.10" *) _1254_ : \copy1.csr.reg_bp_0_control_x ;
  assign _1256_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198446.18-198446.25|verilog/rocket_clean.sv:198446.14-198452.8" *) _1255_ : \copy1.csr.reg_bp_0_control_x ;
  assign _0646_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198444.9-198444.14|verilog/rocket_clean.sv:198444.5-198452.8" *) 1'h0 : _1256_;
  assign _1257_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198439.13-198439.22|verilog/rocket_clean.sv:198439.9-198441.12" *) \copy1.csr.wdata [3] : \copy1.csr.reg_bp_0_control_u ;
  assign _1258_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198438.11-198438.46|verilog/rocket_clean.sv:198438.7-198442.10" *) _1257_ : \copy1.csr.reg_bp_0_control_u ;
  assign _0644_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198437.9-198437.16|verilog/rocket_clean.sv:198437.5-198443.8" *) _1258_ : \copy1.csr.reg_bp_0_control_u ;
  assign _1259_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198432.13-198432.22|verilog/rocket_clean.sv:198432.9-198434.12" *) \copy1.csr.wdata [4] : \copy1.csr.reg_bp_0_control_s ;
  assign _1260_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198431.11-198431.46|verilog/rocket_clean.sv:198431.7-198435.10" *) _1259_ : \copy1.csr.reg_bp_0_control_s ;
  assign _0642_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198430.9-198430.16|verilog/rocket_clean.sv:198430.5-198436.8" *) _1260_ : \copy1.csr.reg_bp_0_control_s ;
  assign _1261_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198425.13-198425.22|verilog/rocket_clean.sv:198425.9-198427.12" *) \copy1.csr.wdata [6] : \copy1.csr.reg_bp_0_control_m ;
  assign _1262_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198424.11-198424.46|verilog/rocket_clean.sv:198424.7-198428.10" *) _1261_ : \copy1.csr.reg_bp_0_control_m ;
  assign _0640_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198423.9-198423.16|verilog/rocket_clean.sv:198423.5-198429.8" *) _1262_ : \copy1.csr.reg_bp_0_control_m ;
  assign _1263_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198418.13-198418.22|verilog/rocket_clean.sv:198418.9-198420.12" *) \copy1.csr.wdata [8:7] : \copy1.csr.reg_bp_0_control_tmatch ;
  assign _1264_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198417.11-198417.46|verilog/rocket_clean.sv:198417.7-198421.10" *) _1263_ : \copy1.csr.reg_bp_0_control_tmatch ;
  assign _0643_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198416.9-198416.16|verilog/rocket_clean.sv:198416.5-198422.8" *) _1264_ : \copy1.csr.reg_bp_0_control_tmatch ;
  assign _1265_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198411.13-198411.22|verilog/rocket_clean.sv:198411.9-198413.12" *) \copy1.csr._GEN_352  : \copy1.csr.reg_bp_0_control_action ;
  assign _1266_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198410.11-198410.46|verilog/rocket_clean.sv:198410.7-198414.10" *) _1265_ : \copy1.csr.reg_bp_0_control_action ;
  assign _1267_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198409.18-198409.25|verilog/rocket_clean.sv:198409.14-198415.8" *) _1266_ : \copy1.csr.reg_bp_0_control_action ;
  assign _0638_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198407.9-198407.14|verilog/rocket_clean.sv:198407.5-198415.8" *) 1'h0 : _1267_;
  assign _1268_ = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198402.13-198402.22|verilog/rocket_clean.sv:198402.9-198404.12" *) \copy1.csr.dMode  : \copy1.csr.reg_bp_0_control_dmode ;
  assign _1269_ = _1141_ ? (* src = "verilog/rocket_clean.sv:198401.11-198401.46|verilog/rocket_clean.sv:198401.7-198405.10" *) _1268_ : \copy1.csr.reg_bp_0_control_dmode ;
  assign _1270_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198400.18-198400.25|verilog/rocket_clean.sv:198400.14-198406.8" *) _1269_ : \copy1.csr.reg_bp_0_control_dmode ;
  assign _0639_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198398.9-198398.14|verilog/rocket_clean.sv:198398.5-198406.8" *) 1'h0 : _1270_;
  assign _1271_ = \copy1.csr.decoded_16  ? (* src = "verilog/rocket_clean.sv:198394.11-198394.21|verilog/rocket_clean.sv:198394.7-198396.10" *) \copy1.csr.wdata  : \copy1.csr.reg_dscratch ;
  assign _0655_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198393.9-198393.16|verilog/rocket_clean.sv:198393.5-198397.8" *) _1271_ : \copy1.csr.reg_dscratch ;
  assign _1272_ = \copy1.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:198388.11-198388.21|verilog/rocket_clean.sv:198388.7-198390.10" *) \copy1.csr.wdata [2] : \copy1.csr.reg_dcsr_step ;
  assign _1273_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198387.18-198387.25|verilog/rocket_clean.sv:198387.14-198391.8" *) _1272_ : \copy1.csr.reg_dcsr_step ;
  assign _0653_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198385.9-198385.14|verilog/rocket_clean.sv:198385.5-198391.8" *) 1'h0 : _1273_;
  assign _1274_ = \copy1.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:198380.13-198380.23|verilog/rocket_clean.sv:198380.9-198382.12" *) \copy1.csr.reg_dcsr_cause  : \copy1.csr._reg_dcsr_cause_T_2 ;
  assign _1275_ = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:198379.11-198379.22|verilog/rocket_clean.sv:198379.7-198383.10" *) _1274_ : \copy1.csr.reg_dcsr_cause ;
  assign _1276_ = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:198378.18-198378.27|verilog/rocket_clean.sv:198378.14-198384.8" *) _1275_ : \copy1.csr.reg_dcsr_cause ;
  assign _0648_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198376.9-198376.14|verilog/rocket_clean.sv:198376.5-198384.8" *) 3'h0 : _1276_;
  assign _1277_ = \copy1.csr.decoded_124  ? (* src = "verilog/rocket_clean.sv:198372.11-198372.22|verilog/rocket_clean.sv:198372.7-198374.10" *) \copy1.csr.wdata  : \copy1.csr.reg_medeleg ;
  assign _0658_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198371.9-198371.16|verilog/rocket_clean.sv:198371.5-198375.8" *) _1277_ : \copy1.csr.reg_medeleg ;
  assign _1278_ = \copy1.csr.decoded_123  ? (* src = "verilog/rocket_clean.sv:198367.11-198367.22|verilog/rocket_clean.sv:198367.7-198369.10" *) \copy1.csr.wdata  : \copy1.csr.reg_mideleg ;
  assign _0659_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198366.9-198366.16|verilog/rocket_clean.sv:198366.5-198370.8" *) _1278_ : \copy1.csr.reg_mideleg ;
  assign _1279_ = \copy1.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:198349.11-198349.21|verilog/rocket_clean.sv:198349.7-198351.10" *) \copy1.csr.wdata [12] : \copy1.csr.reg_dcsr_ebreaku ;
  assign _1280_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198348.18-198348.25|verilog/rocket_clean.sv:198348.14-198352.8" *) _1279_ : \copy1.csr.reg_dcsr_ebreaku ;
  assign _0651_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198346.9-198346.14|verilog/rocket_clean.sv:198346.5-198352.8" *) 1'h0 : _1280_;
  assign _1281_ = \copy1.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:198342.11-198342.21|verilog/rocket_clean.sv:198342.7-198344.10" *) \copy1.csr.wdata [13] : \copy1.csr.reg_dcsr_ebreaks ;
  assign _1282_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198341.18-198341.25|verilog/rocket_clean.sv:198341.14-198345.8" *) _1281_ : \copy1.csr.reg_dcsr_ebreaks ;
  assign _0650_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198339.9-198339.14|verilog/rocket_clean.sv:198339.5-198345.8" *) 1'h0 : _1282_;
  assign _1283_ = \copy1.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:198335.11-198335.21|verilog/rocket_clean.sv:198335.7-198337.10" *) \copy1.csr.wdata [15] : \copy1.csr.reg_dcsr_ebreakm ;
  assign _1284_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198334.18-198334.25|verilog/rocket_clean.sv:198334.14-198338.8" *) _1283_ : \copy1.csr.reg_dcsr_ebreakm ;
  assign _0649_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198332.9-198332.14|verilog/rocket_clean.sv:198332.5-198338.8" *) 1'h0 : _1284_;
  assign _1285_ = \copy1.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198240.20-198240.29|verilog/rocket_clean.sv:198240.16-198242.10" *) \copy1.csr._reg_mstatus_fs_T_2  : \copy1.csr.reg_mstatus_fs ;
  assign _1286_ = \copy1.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198238.11-198238.22|verilog/rocket_clean.sv:198238.7-198242.10" *) \copy1.csr._reg_mstatus_fs_T_2  : _1285_;
  assign _1287_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198237.18-198237.25|verilog/rocket_clean.sv:198237.14-198243.8" *) _1286_ : \copy1.csr.reg_mstatus_fs ;
  assign _0666_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198235.9-198235.14|verilog/rocket_clean.sv:198235.5-198243.8" *) 2'h0 : _1287_;
  assign _1288_ = \copy1.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198220.20-198220.29|verilog/rocket_clean.sv:198220.16-198222.10" *) \copy1.csr.wdata [18] : \copy1.csr.reg_mstatus_sum ;
  assign _1289_ = \copy1.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198218.11-198218.22|verilog/rocket_clean.sv:198218.7-198222.10" *) \copy1.csr.wdata [18] : _1288_;
  assign _1290_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198217.18-198217.25|verilog/rocket_clean.sv:198217.14-198223.8" *) _1289_ : \copy1.csr.reg_mstatus_sum ;
  assign _0677_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198215.9-198215.14|verilog/rocket_clean.sv:198215.5-198223.8" *) 1'h0 : _1290_;
  assign _1291_ = \copy1.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198211.20-198211.29|verilog/rocket_clean.sv:198211.16-198213.10" *) \copy1.csr.wdata [19] : \copy1.csr.reg_mstatus_mxr ;
  assign _1292_ = \copy1.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198209.11-198209.22|verilog/rocket_clean.sv:198209.7-198213.10" *) \copy1.csr.wdata [19] : _1291_;
  assign _1293_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198208.18-198208.25|verilog/rocket_clean.sv:198208.14-198214.8" *) _1292_ : \copy1.csr.reg_mstatus_mxr ;
  assign _0672_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198206.9-198206.14|verilog/rocket_clean.sv:198206.5-198214.8" *) 1'h0 : _1293_;
  assign _1294_ = \copy1.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198202.11-198202.20|verilog/rocket_clean.sv:198202.7-198204.10" *) \copy1.csr.wdata [20] : \copy1.csr.reg_mstatus_tvm ;
  assign _1295_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198201.18-198201.25|verilog/rocket_clean.sv:198201.14-198205.8" *) _1294_ : \copy1.csr.reg_mstatus_tvm ;
  assign _0679_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198199.9-198199.14|verilog/rocket_clean.sv:198199.5-198205.8" *) 1'h0 : _1295_;
  assign _1296_ = \copy1.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198195.11-198195.20|verilog/rocket_clean.sv:198195.7-198197.10" *) \copy1.csr.wdata [21] : \copy1.csr.reg_mstatus_tw ;
  assign _1297_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198194.18-198194.25|verilog/rocket_clean.sv:198194.14-198198.8" *) _1296_ : \copy1.csr.reg_mstatus_tw ;
  assign _0680_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198192.9-198192.14|verilog/rocket_clean.sv:198192.5-198198.8" *) 1'h0 : _1297_;
  assign _1298_ = \copy1.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198188.11-198188.20|verilog/rocket_clean.sv:198188.7-198190.10" *) \copy1.csr.wdata [22] : \copy1.csr.reg_mstatus_tsr ;
  assign _1299_ = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198187.18-198187.25|verilog/rocket_clean.sv:198187.14-198191.8" *) _1298_ : \copy1.csr.reg_mstatus_tsr ;
  assign _0678_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198185.9-198185.14|verilog/rocket_clean.sv:198185.5-198191.8" *) 1'h0 : _1299_;
  assign _1300_ = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:198180.13-198180.24|verilog/rocket_clean.sv:198180.9-198182.12" *) \copy1.csr.reg_mstatus_gva  : \copy1.csr.io_gva ;
  assign _1301_ = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:198179.11-198179.25|verilog/rocket_clean.sv:198179.7-198183.10" *) \copy1.csr.reg_mstatus_gva  : _1300_;
  assign _1302_ = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:198178.18-198178.27|verilog/rocket_clean.sv:198178.14-198184.8" *) _1301_ : \copy1.csr.reg_mstatus_gva ;
  assign _0667_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198176.9-198176.14|verilog/rocket_clean.sv:198176.5-198184.8" *) 1'h0 : _1302_;
  assign \copy1.csr._GEN_189  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:198173.18-198173.27|verilog/rocket_clean.sv:198173.14-198175.8" *) \copy1.csr._GEN_152  : \copy1.csr.reg_mstatus_prv ;
  assign \copy1.csr.ret_prv  = \copy1.csr.io_rw_addr [9] ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198168.11-198168.25|verilog/rocket_clean.sv:198168.7-198172.10" *) \copy1.csr._GEN_238  : { 1'h0, \copy1.csr.reg_mstatus_spp  };
  assign \copy1.csr.new_prv  = \copy1.csr.insn_ret  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198167.18-198167.26|verilog/rocket_clean.sv:198167.14-198175.8" *) \copy1.csr.ret_prv  : \copy1.csr._GEN_189 ;
  assign _1303_ = _0923_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198165.18-198165.33|verilog/rocket_clean.sv:198165.14-198175.8" *) 2'h0 : \copy1.csr.new_prv ;
  assign _0673_ = \copy1.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198163.9-198163.14|verilog/rocket_clean.sv:198163.5-198175.8" *) 2'h3 : _1303_;
  assign _1304_ = & (* src = "verilog/rocket_clean.sv:197568.28-197568.43" *) \copy1.csr.io_rw_cmd [1:0];
  assign \copy1.csr.io_decode_0_write_illegal  = & (* src = "verilog/rocket_clean.sv:198040.38-198040.52" *) \copy1.csr.io_decode_0_inst [31:30];
  assign \copy1.csr.io_status_sd  = & (* src = "verilog/rocket_clean.sv:198055.25-198055.38" *) \copy1.csr.reg_mstatus_fs ;
  assign \copy1.csr._reg_mstatus_fs_T  = | (* src = "verilog/rocket_clean.sv:197874.29-197874.44" *) \copy1.csr.wdata [14:13];
  assign _1305_ = | (* src = "verilog/rocket_clean.sv:198884.18-198884.37" *) \copy1.csr.pending_interrupts ;
  assign \copy1.csr._causeIsDebugBreak_T_4 [0] = { \copy1.csr.reg_dcsr_ebreakm , 1'h0, \copy1.csr.reg_dcsr_ebreaks , \copy1.csr.reg_dcsr_ebreaku  } >> (* src = "verilog/rocket_clean.sv:197175.39-197175.80" *) \copy1.csr.reg_mstatus_prv ;
  assign \copy1.csr._delegate_T_3 [0] = { \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 } >> (* src = "verilog/rocket_clean.sv:197184.31-197184.57" *) \copy1.csr.cause [7:0];
  assign \copy1.csr._delegate_T_5 [0] = { \copy1.csr.reg_medeleg [23:20], 4'h0, \copy1.csr.reg_medeleg [15], 1'h0, \copy1.csr.reg_medeleg [13:12], 1'h0, \copy1.csr.reg_medeleg [10], 1'h0, \copy1.csr.reg_medeleg [8], 1'h0, \copy1.csr.reg_medeleg [6], 1'h0, \copy1.csr.reg_medeleg [4:2], 1'h0, \copy1.csr.reg_medeleg [0] } >> (* src = "verilog/rocket_clean.sv:197187.31-197187.57" *) \copy1.csr.cause [7:0];
  assign \copy1.csr._allow_counter_T_1  = \copy1.csr.reg_mcounteren [2:0] >> (* src = "verilog/rocket_clean.sv:197596.36-197596.67" *) \copy1.csr.io_decode_0_inst [24:20];
  assign \copy1.csr._allow_counter_T_6 [0] = \copy1.csr.reg_scounteren [2:0] >> (* src = "verilog/rocket_clean.sv:197597.36-197597.67" *) \copy1.csr.io_decode_0_inst [24:20];
  assign \copy1.csr._GEN_238  = _0730_ ? (* src = "verilog/rocket_clean.sv:197152.25-197152.88" *) \copy1.csr.reg_dcsr_prv  : \copy1.csr.reg_mstatus_mpp ;
  assign \copy1.csr._cause_T_5  = \copy1.csr.insn_break  ? (* src = "verilog/rocket_clean.sv:197164.28-197164.57" *) 64'h0000000000000003 : \copy1.csr.io_cause ;
  assign \copy1.csr.cause  = \copy1.csr.insn_call  ? (* src = "verilog/rocket_clean.sv:197165.23-197165.69" *) { 60'h000000000000000, \copy1.csr._cause_T_4  } : \copy1.csr._cause_T_5 ;
  assign \copy1.csr._GEN_58  = \copy1.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:197180.24-197180.59" *) \copy1.csr.reg_mstatus_prv  : 2'h3;
  assign \copy1.csr._delegate_T_7  = \copy1.csr.cause [63] ? (* src = "verilog/rocket_clean.sv:197188.25-197188.72" *) \copy1.csr._delegate_T_3 [0] : \copy1.csr._delegate_T_5 [0];
  assign \copy1.csr._GEN_77  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197190.24-197190.46" *) 2'h1 : 2'h3;
  assign \copy1.csr._GEN_152  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197191.25-197191.56" *) \copy1.csr._GEN_58  : \copy1.csr._GEN_77 ;
  assign \copy1.csr._GEN_0  = \copy1.csr.reg_mcountinhibit [2] ? (* src = "verilog/rocket_clean.sv:197286.23-197286.58" *) \copy1.csr.small_  : \copy1.csr.nextSmall [5:0];
  assign \copy1.csr._GEN_1  = _0732_ ? (* src = "verilog/rocket_clean.sv:197289.24-197289.68" *) \copy1.csr._large_r_T_1  : \copy1.csr.large_ ;
  assign \copy1.csr._GEN_2  = \copy1.csr.reg_mcountinhibit [0] ? (* src = "verilog/rocket_clean.sv:197296.23-197296.78" *) \copy1.csr.small_1  : \copy1.csr.nextSmall_1 [5:0];
  assign \copy1.csr._GEN_3  = _0733_ ? (* src = "verilog/rocket_clean.sv:197299.24-197299.71" *) \copy1.csr._large_r_T_3  : \copy1.csr.large_1 ;
  assign \copy1.csr.m_interrupts  = _0971_ ? (* src = "verilog/rocket_clean.sv:197311.30-197311.87" *) \copy1.csr._m_interrupts_T_5 [15:0] : 16'h0000;
  assign \copy1.csr.s_interrupts [15:0] = _0972_ ? (* src = "verilog/rocket_clean.sv:197313.30-197313.124" *) \copy1.csr._s_interrupts_T_6  : 16'h0000;
  assign \copy1.csr._which_T_79 [2:0] = \copy1.csr.s_interrupts [0] ? (* src = "verilog/rocket_clean.sv:197325.28-197325.57" *) 3'h0 : 3'h4;
  assign \copy1.csr._which_T_80  = \copy1.csr.s_interrupts [8] ? (* src = "verilog/rocket_clean.sv:197326.28-197326.64" *) 4'h8 : { 1'h0, \copy1.csr._which_T_79 [2:0] };
  assign \copy1.csr._which_T_81  = \copy1.csr.s_interrupts [6] ? (* src = "verilog/rocket_clean.sv:197327.28-197327.64" *) 4'h6 : \copy1.csr._which_T_80 ;
  assign \copy1.csr._which_T_82  = \copy1.csr.s_interrupts [2] ? (* src = "verilog/rocket_clean.sv:197328.28-197328.64" *) 4'h2 : \copy1.csr._which_T_81 ;
  assign \copy1.csr._which_T_83  = \copy1.csr.s_interrupts [10] ? (* src = "verilog/rocket_clean.sv:197329.28-197329.65" *) 4'ha : \copy1.csr._which_T_82 ;
  assign \copy1.csr._which_T_84  = \copy1.csr.s_interrupts [5] ? (* src = "verilog/rocket_clean.sv:197330.28-197330.64" *) 4'h5 : \copy1.csr._which_T_83 ;
  assign \copy1.csr._which_T_85  = \copy1.csr.s_interrupts [1] ? (* src = "verilog/rocket_clean.sv:197331.28-197331.64" *) 4'h1 : \copy1.csr._which_T_84 ;
  assign \copy1.csr._which_T_86  = \copy1.csr.s_interrupts [9] ? (* src = "verilog/rocket_clean.sv:197332.28-197332.64" *) 4'h9 : \copy1.csr._which_T_85 ;
  assign \copy1.csr._which_T_87  = \copy1.csr.s_interrupts [7] ? (* src = "verilog/rocket_clean.sv:197333.28-197333.64" *) 4'h7 : \copy1.csr._which_T_86 ;
  assign \copy1.csr._which_T_88  = \copy1.csr.s_interrupts [3] ? (* src = "verilog/rocket_clean.sv:197334.28-197334.64" *) 4'h3 : \copy1.csr._which_T_87 ;
  assign \copy1.csr._which_T_89  = \copy1.csr.s_interrupts [11] ? (* src = "verilog/rocket_clean.sv:197335.28-197335.65" *) 4'hb : \copy1.csr._which_T_88 ;
  assign \copy1.csr._which_T_90  = \copy1.csr.s_interrupts [12] ? (* src = "verilog/rocket_clean.sv:197336.28-197336.65" *) 4'hc : \copy1.csr._which_T_89 ;
  assign \copy1.csr._which_T_91  = \copy1.csr.s_interrupts [13] ? (* src = "verilog/rocket_clean.sv:197337.28-197337.65" *) 4'hd : \copy1.csr._which_T_90 ;
  assign \copy1.csr._which_T_92  = \copy1.csr.s_interrupts [14] ? (* src = "verilog/rocket_clean.sv:197338.28-197338.65" *) 4'he : \copy1.csr._which_T_91 ;
  assign \copy1.csr._which_T_93  = \copy1.csr.s_interrupts [15] ? (* src = "verilog/rocket_clean.sv:197339.28-197339.65" *) 4'hf : \copy1.csr._which_T_92 ;
  assign \copy1.csr._which_T_94  = \copy1.csr.m_interrupts [4] ? (* src = "verilog/rocket_clean.sv:197340.28-197340.64" *) 4'h4 : \copy1.csr._which_T_93 ;
  assign \copy1.csr._which_T_95  = \copy1.csr.m_interrupts [0] ? (* src = "verilog/rocket_clean.sv:197341.28-197341.64" *) 4'h0 : \copy1.csr._which_T_94 ;
  assign \copy1.csr._which_T_96  = \copy1.csr.m_interrupts [8] ? (* src = "verilog/rocket_clean.sv:197342.28-197342.64" *) 4'h8 : \copy1.csr._which_T_95 ;
  assign \copy1.csr._which_T_97  = \copy1.csr.m_interrupts [6] ? (* src = "verilog/rocket_clean.sv:197343.28-197343.64" *) 4'h6 : \copy1.csr._which_T_96 ;
  assign \copy1.csr._which_T_98  = \copy1.csr.m_interrupts [2] ? (* src = "verilog/rocket_clean.sv:197344.28-197344.64" *) 4'h2 : \copy1.csr._which_T_97 ;
  assign \copy1.csr._which_T_99  = \copy1.csr.m_interrupts [10] ? (* src = "verilog/rocket_clean.sv:197345.28-197345.65" *) 4'ha : \copy1.csr._which_T_98 ;
  assign \copy1.csr._which_T_100  = \copy1.csr.m_interrupts [5] ? (* src = "verilog/rocket_clean.sv:197346.29-197346.65" *) 4'h5 : \copy1.csr._which_T_99 ;
  assign \copy1.csr._which_T_101  = \copy1.csr.m_interrupts [1] ? (* src = "verilog/rocket_clean.sv:197347.29-197347.66" *) 4'h1 : \copy1.csr._which_T_100 ;
  assign \copy1.csr._which_T_102  = \copy1.csr.m_interrupts [9] ? (* src = "verilog/rocket_clean.sv:197348.29-197348.66" *) 4'h9 : \copy1.csr._which_T_101 ;
  assign \copy1.csr._which_T_103  = \copy1.csr.m_interrupts [7] ? (* src = "verilog/rocket_clean.sv:197349.29-197349.66" *) 4'h7 : \copy1.csr._which_T_102 ;
  assign \copy1.csr._which_T_104  = \copy1.csr.m_interrupts [3] ? (* src = "verilog/rocket_clean.sv:197350.29-197350.66" *) 4'h3 : \copy1.csr._which_T_103 ;
  assign \copy1.csr._which_T_105  = \copy1.csr.m_interrupts [11] ? (* src = "verilog/rocket_clean.sv:197351.29-197351.67" *) 4'hb : \copy1.csr._which_T_104 ;
  assign \copy1.csr._which_T_106  = \copy1.csr.m_interrupts [12] ? (* src = "verilog/rocket_clean.sv:197352.29-197352.67" *) 4'hc : \copy1.csr._which_T_105 ;
  assign \copy1.csr._which_T_107  = \copy1.csr.m_interrupts [13] ? (* src = "verilog/rocket_clean.sv:197353.29-197353.67" *) 4'hd : \copy1.csr._which_T_106 ;
  assign \copy1.csr._which_T_108  = \copy1.csr.m_interrupts [14] ? (* src = "verilog/rocket_clean.sv:197354.29-197354.67" *) 4'he : \copy1.csr._which_T_107 ;
  assign \copy1.csr._which_T_124  = \copy1.csr.m_interrupts [15] ? (* src = "verilog/rocket_clean.sv:197355.29-197355.67" *) 4'hf : \copy1.csr._which_T_108 ;
  assign \copy1.csr.whichInterrupt  = \copy1.csr.io_interrupts_debug  ? (* src = "verilog/rocket_clean.sv:197370.31-197370.69" *) 4'he : \copy1.csr._which_T_124 ;
  assign \copy1.csr._read_mtvec_T_1  = \copy1.csr.reg_mtvec [0] ? (* src = "verilog/rocket_clean.sv:197424.32-197424.59" *) 8'hfe : 8'h02;
  assign \copy1.csr._read_stvec_T_1  = \copy1.csr.reg_stvec [0] ? (* src = "verilog/rocket_clean.sv:197429.32-197429.59" *) 8'hfe : 8'h02;
  assign \copy1.csr._read_stvec_T_8  = \copy1.csr._read_stvec_T_5 [38] ? (* src = "verilog/rocket_clean.sv:197433.33-197433.74" *) 25'h1ffffff : 25'h0000000;
  assign \copy1.csr._T_23  = \copy1.csr.reg_bp_0_address [38] ? (* src = "verilog/rocket_clean.sv:197439.23-197439.65" *) 25'h1ffffff : 25'h0000000;
  assign \copy1.csr._T_28  = \copy1.csr.reg_misa [2] ? (* src = "verilog/rocket_clean.sv:197442.22-197442.47" *) 2'h1 : 2'h3;
  assign \copy1.csr._T_33  = \copy1.csr._T_30 [39] ? (* src = "verilog/rocket_clean.sv:197446.23-197446.53" *) 24'hffffff : 24'h000000;
  assign \copy1.csr._T_37  = \copy1.csr.reg_mtval [39] ? (* src = "verilog/rocket_clean.sv:197448.23-197448.57" *) 24'hffffff : 24'h000000;
  assign \copy1.csr._T_47  = \copy1.csr._T_44 [39] ? (* src = "verilog/rocket_clean.sv:197455.23-197455.53" *) 24'hffffff : 24'h000000;
  assign \copy1.csr._T_53  = \copy1.csr.reg_stval [39] ? (* src = "verilog/rocket_clean.sv:197464.23-197464.57" *) 24'hffffff : 24'h000000;
  assign \copy1.csr._T_63  = \copy1.csr._T_60 [39] ? (* src = "verilog/rocket_clean.sv:197470.23-197470.53" *) 24'hffffff : 24'h000000;
  assign \copy1.csr._wdata_T_1  = \copy1.csr.io_rw_cmd [1] ? (* src = "verilog/rocket_clean.sv:197566.28-197566.62" *) \copy1.csr.io_rw_rdata  : 64'h0000000000000000;
  assign \copy1.csr._wdata_T_5  = _1304_ ? (* src = "verilog/rocket_clean.sv:197568.28-197568.65" *) \copy1.csr.io_rw_wdata  : 64'h0000000000000000;
  assign \copy1.csr._debugTVec_T  = \copy1.csr.insn_break  ? (* src = "verilog/rocket_clean.sv:197655.30-197655.60" *) 4'h0 : 4'h8;
  assign \copy1.csr.debugTVec [3:0] = \copy1.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:197656.27-197656.61" *) \copy1.csr._debugTVec_T  : 4'h0;
  assign \copy1.csr.notDebugTVec_base [39:0] = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197657.35-197657.69" *) { \copy1.csr._read_stvec_T_8 [0], \copy1.csr._read_stvec_T_5  } : { 8'h00, \copy1.csr._read_mtvec_T_5  };
  assign \copy1.csr.notDebugTVec [7:0] = \copy1.csr.notDebugTVec_doVector  ? (* src = "verilog/rocket_clean.sv:197662.30-197662.99" *) { \copy1.csr.cause [5:0], 2'h0 } : { \copy1.csr.notDebugTVec_base [7:2], 2'h0 };
  assign \copy1.csr.tvec [39:0] = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197663.22-197663.71" *) { 36'h000000080, \copy1.csr.debugTVec [3:0] } : { \copy1.csr.notDebugTVec_base [39:8], \copy1.csr.notDebugTVec [7:0] };
  assign \copy1.csr._reg_dcsr_cause_T  = \copy1.csr.causeIsDebugTrigger  ? (* src = "verilog/rocket_clean.sv:197673.34-197673.67" *) 2'h2 : 2'h1;
  assign \copy1.csr._reg_dcsr_cause_T_1  = \copy1.csr.causeIsDebugInt  ? (* src = "verilog/rocket_clean.sv:197674.36-197674.78" *) 2'h3 : \copy1.csr._reg_dcsr_cause_T ;
  assign \copy1.csr._reg_dcsr_cause_T_2  = \copy1.csr.reg_singleStepped  ? (* src = "verilog/rocket_clean.sv:197675.36-197675.92" *) 3'h4 : { 1'h0, \copy1.csr._reg_dcsr_cause_T_1  };
  assign \copy1.csr._GEN_54  = \copy1.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:197677.25-197677.51" *) \copy1.csr.reg_dpc  : \copy1.csr.epc ;
  assign \copy1.csr._GEN_56  = \copy1.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:197678.24-197678.67" *) \copy1.csr.reg_dcsr_prv  : \copy1.csr.reg_mstatus_prv ;
  assign \copy1.csr._GEN_70  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197679.25-197679.50" *) \copy1.csr.epc  : \copy1.csr.reg_sepc ;
  assign \copy1.csr._GEN_71  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197680.25-197680.54" *) \copy1.csr.cause  : \copy1.csr.reg_scause ;
  assign \copy1.csr._GEN_72  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197681.25-197681.55" *) \copy1.csr.io_tval  : \copy1.csr.reg_stval ;
  assign \copy1.csr._GEN_74  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197682.19-197682.64" *) \copy1.csr.reg_mstatus_sie  : \copy1.csr.reg_mstatus_spie ;
  assign \copy1.csr._GEN_75  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197683.24-197683.78" *) \copy1.csr.reg_mstatus_prv [0] : \copy1.csr.reg_mstatus_spp ;
  assign \copy1.csr._GEN_76  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197684.19-197684.52" *) 1'h0 : \copy1.csr.reg_mstatus_sie ;
  assign \copy1.csr._GEN_80  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197685.25-197685.50" *) \copy1.csr.reg_mepc  : \copy1.csr.epc ;
  assign \copy1.csr._GEN_81  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197686.25-197686.54" *) \copy1.csr.reg_mcause  : \copy1.csr.cause ;
  assign \copy1.csr._GEN_82  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197687.25-197687.55" *) \copy1.csr.reg_mtval  : \copy1.csr.io_tval ;
  assign \copy1.csr._GEN_84  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197688.19-197688.64" *) \copy1.csr.reg_mstatus_mpie  : \copy1.csr.reg_mstatus_mie ;
  assign \copy1.csr._GEN_85  = \copy1.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197689.24-197689.68" *) \copy1.csr.reg_mstatus_mpp  : \copy1.csr.reg_mstatus_prv ;
  assign \copy1.csr._GEN_147  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197691.20-197691.53" *) 1'h1 : \copy1.csr.reg_debug ;
  assign \copy1.csr._GEN_148  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197692.26-197692.57" *) \copy1.csr._GEN_54  : \copy1.csr.reg_dpc ;
  assign \copy1.csr._GEN_150  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197693.25-197693.61" *) \copy1.csr._GEN_56  : \copy1.csr.reg_dcsr_prv ;
  assign \copy1.csr._GEN_167  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197694.26-197694.58" *) \copy1.csr.reg_sepc  : \copy1.csr._GEN_70 ;
  assign \copy1.csr._GEN_168  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197695.26-197695.60" *) \copy1.csr.reg_scause  : \copy1.csr._GEN_71 ;
  assign \copy1.csr._GEN_169  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197696.26-197696.59" *) \copy1.csr.reg_stval  : \copy1.csr._GEN_72 ;
  assign \copy1.csr._GEN_171  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197697.20-197697.60" *) \copy1.csr.reg_mstatus_spie  : \copy1.csr._GEN_74 ;
  assign \copy1.csr._GEN_172  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197698.25-197698.74" *) \copy1.csr.reg_mstatus_spp  : \copy1.csr._GEN_75 ;
  assign \copy1.csr._GEN_173  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197699.20-197699.59" *) \copy1.csr.reg_mstatus_sie  : \copy1.csr._GEN_76 ;
  assign \copy1.csr._GEN_176  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197700.26-197700.58" *) \copy1.csr.reg_mepc  : \copy1.csr._GEN_80 ;
  assign \copy1.csr._GEN_177  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197701.26-197701.60" *) \copy1.csr.reg_mcause  : \copy1.csr._GEN_81 ;
  assign \copy1.csr._GEN_178  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197702.26-197702.59" *) \copy1.csr.reg_mtval  : \copy1.csr._GEN_82 ;
  assign \copy1.csr._GEN_180  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197703.20-197703.60" *) \copy1.csr.reg_mstatus_mpie  : \copy1.csr._GEN_84 ;
  assign \copy1.csr._GEN_181  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197704.25-197704.64" *) \copy1.csr.reg_mstatus_mpp  : \copy1.csr._GEN_85 ;
  assign \copy1.csr._GEN_182  = \copy1.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197705.20-197705.59" *) \copy1.csr.reg_mstatus_mie  : \copy1.csr._GEN_86 ;
  assign \copy1.csr._GEN_184  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197706.20-197706.52" *) \copy1.csr._GEN_147  : \copy1.csr.reg_debug ;
  assign \copy1.csr._GEN_185  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197707.26-197707.56" *) \copy1.csr._GEN_148  : \copy1.csr.reg_dpc ;
  assign \copy1.csr._GEN_187  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197708.25-197708.60" *) \copy1.csr._GEN_150  : \copy1.csr.reg_dcsr_prv ;
  assign \copy1.csr._GEN_204  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197709.26-197709.57" *) \copy1.csr._GEN_167  : \copy1.csr.reg_sepc ;
  assign \copy1.csr._GEN_205  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197710.26-197710.59" *) \copy1.csr._GEN_168  : \copy1.csr.reg_scause ;
  assign \copy1.csr._GEN_206  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197711.26-197711.58" *) \copy1.csr._GEN_169  : \copy1.csr.reg_stval ;
  assign \copy1.csr._GEN_208  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197712.20-197712.59" *) \copy1.csr._GEN_171  : \copy1.csr.reg_mstatus_spie ;
  assign \copy1.csr._GEN_209  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197713.25-197713.73" *) \copy1.csr._GEN_172  : \copy1.csr.reg_mstatus_spp ;
  assign \copy1.csr._GEN_210  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197714.20-197714.58" *) \copy1.csr._GEN_173  : \copy1.csr.reg_mstatus_sie ;
  assign \copy1.csr._GEN_213  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197715.26-197715.57" *) \copy1.csr._GEN_176  : \copy1.csr.reg_mepc ;
  assign \copy1.csr._GEN_214  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197716.26-197716.59" *) \copy1.csr._GEN_177  : \copy1.csr.reg_mcause ;
  assign \copy1.csr._GEN_215  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197717.26-197717.58" *) \copy1.csr._GEN_178  : \copy1.csr.reg_mtval ;
  assign \copy1.csr._GEN_217  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197718.20-197718.59" *) \copy1.csr._GEN_180  : \copy1.csr.reg_mstatus_mpie ;
  assign \copy1.csr._GEN_218  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197719.25-197719.63" *) \copy1.csr._GEN_181  : \copy1.csr.reg_mstatus_mpp ;
  assign \copy1.csr._GEN_219  = \copy1.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197720.20-197720.58" *) \copy1.csr._GEN_182  : \copy1.csr.reg_mstatus_mie ;
  assign \copy1.csr._GEN_241  = _0730_ ? (* src = "verilog/rocket_clean.sv:197721.26-197721.72" *) \copy1.csr._T_44  : \copy1.csr._T_30 ;
  assign \copy1.csr._GEN_243  = _0730_ ? (* src = "verilog/rocket_clean.sv:197722.20-197722.80" *) \copy1.csr._GEN_219  : \copy1.csr.reg_mstatus_mpie ;
  assign \copy1.csr._GEN_244  = _0730_ ? (* src = "verilog/rocket_clean.sv:197723.20-197723.68" *) \copy1.csr._GEN_217  : 1'h1;
  assign \copy1.csr._GEN_245  = _0730_ ? (* src = "verilog/rocket_clean.sv:197724.25-197724.73" *) \copy1.csr._GEN_218  : 2'h0;
  assign \copy1.csr._GEN_247  = \copy1.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197725.20-197725.64" *) \copy1.csr._GEN_210  : \copy1.csr.reg_mstatus_spie ;
  assign \copy1.csr._GEN_249  = \copy1.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197727.25-197727.57" *) \copy1.csr._GEN_209  : 1'h0;
  assign \copy1.csr._GEN_252  = \copy1.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197728.26-197728.59" *) \copy1.csr._GEN_241  : \copy1.csr._T_60 ;
  assign \copy1.csr._GEN_259  = \copy1.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197729.20-197729.56" *) \copy1.csr._GEN_243  : \copy1.csr._GEN_219 ;
  assign \copy1.csr._GEN_260  = \copy1.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197730.20-197730.56" *) \copy1.csr._GEN_244  : \copy1.csr._GEN_217 ;
  assign \copy1.csr._GEN_261  = \copy1.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197731.25-197731.61" *) \copy1.csr._GEN_245  : \copy1.csr._GEN_218 ;
  assign \copy1.csr._GEN_263  = _0930_ ? (* src = "verilog/rocket_clean.sv:197732.20-197732.61" *) 1'h0 : \copy1.csr.reg_mstatus_mprv ;
  assign \copy1.csr._GEN_264  = \copy1.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197733.20-197733.50" *) \copy1.csr._GEN_247  : \copy1.csr._GEN_210 ;
  assign \copy1.csr._GEN_265  = \copy1.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197734.20-197734.50" *) \copy1.csr._GEN_248  : \copy1.csr._GEN_208 ;
  assign \copy1.csr._GEN_266  = \copy1.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197735.25-197735.55" *) \copy1.csr._GEN_249  : \copy1.csr._GEN_209 ;
  assign \copy1.csr.io_evec  = \copy1.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197736.26-197736.63" *) \copy1.csr._GEN_252  : \copy1.csr.tvec [39:0];
  assign \copy1.csr._GEN_275  = \copy1.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197737.20-197737.50" *) \copy1.csr._GEN_259  : \copy1.csr._GEN_219 ;
  assign \copy1.csr._GEN_276  = \copy1.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197738.20-197738.50" *) \copy1.csr._GEN_260  : \copy1.csr._GEN_217 ;
  assign \copy1.csr._GEN_277  = \copy1.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197739.25-197739.55" *) \copy1.csr._GEN_261  : \copy1.csr._GEN_218 ;
  assign \copy1.csr._GEN_280  = \copy1.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197740.20-197740.58" *) \copy1.csr._GEN_263  : \copy1.csr.reg_mstatus_mprv ;
  assign \copy1.csr._io_rw_rdata_T_1  = \copy1.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:197743.34-197743.59" *) { 2'h2, \copy1.csr.reg_bp_0_control_dmode , 46'h040000000000, \copy1.csr.reg_bp_0_control_action , 3'h0, \copy1.csr.reg_bp_0_control_tmatch , \copy1.csr.reg_bp_0_control_m , 1'h0, \copy1.csr.reg_bp_0_control_s , \copy1.csr.reg_bp_0_control_u , \copy1.csr.reg_bp_0_control_x , \copy1.csr.reg_bp_0_control_w , \copy1.csr.reg_bp_0_control_r  } : 62'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_2  = \copy1.csr.decoded_2  ? (* src = "verilog/rocket_clean.sv:197744.34-197744.59" *) { \copy1.csr._T_23 , \copy1.csr.reg_bp_0_address  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_4  = \copy1.csr.decoded_4  ? (* src = "verilog/rocket_clean.sv:197745.34-197745.62" *) \copy1.csr.reg_misa  : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_5  = \copy1.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:197746.34-197746.66" *) { \copy1.csr.io_status_sd , 24'h000000, \copy1.csr.reg_mstatus_gva , 15'h1400, \copy1.csr.reg_mstatus_tsr , \copy1.csr.reg_mstatus_tw , \copy1.csr.reg_mstatus_tvm , \copy1.csr.reg_mstatus_mxr , \copy1.csr.reg_mstatus_sum , \copy1.csr.reg_mstatus_mprv , 2'h0, \copy1.csr.reg_mstatus_fs , \copy1.csr.reg_mstatus_mpp , 2'h0, \copy1.csr.reg_mstatus_spp , \copy1.csr.reg_mstatus_mpie , 1'h0, \copy1.csr.reg_mstatus_spie , 1'h0, \copy1.csr.reg_mstatus_mie , 1'h0, \copy1.csr.reg_mstatus_sie , 1'h0 } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_6  = \copy1.csr.decoded_6  ? (* src = "verilog/rocket_clean.sv:197747.34-197747.64" *) \copy1.csr._read_mtvec_T_5  : 32'd0;
  assign \copy1.csr._GEN_668  = \copy1.csr.decoded_7  ? (* src = "verilog/rocket_clean.sv:197748.34-197748.62" *) { \copy1.csr.io_interrupts_meip , 1'h0, \copy1.csr.mip_seip , 1'h0, \copy1.csr.io_interrupts_mtip , 1'h0, \copy1.csr.reg_mip_stip , 1'h0, \copy1.csr.io_interrupts_msip , 1'h0, \copy1.csr.reg_mip_ssip , 1'h0 } : 12'h000;
  assign \copy1.csr._io_rw_rdata_T_8  = \copy1.csr.decoded_8  ? (* src = "verilog/rocket_clean.sv:197749.34-197749.61" *) \copy1.csr.reg_mie  : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_9  = \copy1.csr.decoded_9  ? (* src = "verilog/rocket_clean.sv:197750.34-197750.66" *) \copy1.csr.reg_mscratch  : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_10  = \copy1.csr.decoded_10  ? (* src = "verilog/rocket_clean.sv:197751.35-197751.61" *) { \copy1.csr._T_33 , \copy1.csr._T_30  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_11  = \copy1.csr.decoded_11  ? (* src = "verilog/rocket_clean.sv:197752.35-197752.61" *) { \copy1.csr._T_37 , \copy1.csr.reg_mtval  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_12  = \copy1.csr.decoded_12  ? (* src = "verilog/rocket_clean.sv:197753.35-197753.66" *) \copy1.csr.reg_mcause  : 64'h0000000000000000;
  assign \copy1.csr._GEN_670  = \copy1.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:197755.35-197755.61" *) { 15'h4000, \copy1.csr.reg_dcsr_ebreakm , 1'h0, \copy1.csr.reg_dcsr_ebreaks , \copy1.csr.reg_dcsr_ebreaku , 3'h0, \copy1.csr.reg_dcsr_cause , 3'h0, \copy1.csr.reg_dcsr_step , \copy1.csr.reg_dcsr_prv  } : 31'h00000000;
  assign \copy1.csr._io_rw_rdata_T_15  = \copy1.csr.decoded_15  ? (* src = "verilog/rocket_clean.sv:197756.35-197756.61" *) { \copy1.csr._T_47 , \copy1.csr._T_44  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_16  = \copy1.csr.decoded_16  ? (* src = "verilog/rocket_clean.sv:197757.35-197757.68" *) \copy1.csr.reg_dscratch  : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_17  = \copy1.csr.decoded_17  ? (* src = "verilog/rocket_clean.sv:197758.34-197758.64" *) \copy1.csr.reg_fflags  : 5'h00;
  assign \copy1.csr._io_rw_rdata_T_18  = \copy1.csr.decoded_18  ? (* src = "verilog/rocket_clean.sv:197759.34-197759.61" *) \copy1.csr.reg_frm  : 3'h0;
  assign \copy1.csr._io_rw_rdata_T_19  = \copy1.csr.decoded_19  ? (* src = "verilog/rocket_clean.sv:197760.34-197760.63" *) { \copy1.csr.reg_frm , \copy1.csr.reg_fflags  } : 8'h00;
  assign \copy1.csr._io_rw_rdata_T_20  = \copy1.csr.decoded_20  ? (* src = "verilog/rocket_clean.sv:197761.34-197761.71" *) \copy1.csr.reg_mcountinhibit  : 3'h0;
  assign \copy1.csr._io_rw_rdata_T_21  = \copy1.csr.decoded_21  ? (* src = "verilog/rocket_clean.sv:197762.35-197762.63" *) { \copy1.csr.large_1 , \copy1.csr.small_1  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_22  = \copy1.csr.decoded_22  ? (* src = "verilog/rocket_clean.sv:197763.35-197763.61" *) { \copy1.csr.large_ , \copy1.csr.small_  } : 64'h0000000000000000;
  assign \copy1.csr._GEN_675  = \copy1.csr.decoded_110  ? (* src = "verilog/rocket_clean.sv:197764.36-197764.73" *) \copy1.csr.reg_mcounteren [2:0] : 3'h0;
  assign \copy1.csr._io_rw_rdata_T_111  = \copy1.csr.decoded_111  ? (* src = "verilog/rocket_clean.sv:197765.36-197765.65" *) { \copy1.csr.large_1 , \copy1.csr.small_1  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_112  = \copy1.csr.decoded_112  ? (* src = "verilog/rocket_clean.sv:197766.36-197766.63" *) { \copy1.csr.large_ , \copy1.csr.small_  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_113  = \copy1.csr.decoded_113  ? (* src = "verilog/rocket_clean.sv:197767.36-197767.69" *) { \copy1.csr.io_status_sd , 43'h00000002000, \copy1.csr.reg_mstatus_mxr , \copy1.csr.reg_mstatus_sum , 3'h0, \copy1.csr.reg_mstatus_fs , 4'h0, \copy1.csr.reg_mstatus_spp , 2'h0, \copy1.csr.reg_mstatus_spie , 3'h0, \copy1.csr.reg_mstatus_sie , 1'h0 } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_114  = \copy1.csr.decoded_114  ? (* src = "verilog/rocket_clean.sv:197768.36-197768.66" *) \copy1.csr.read_sip [11:0] : 12'h000;
  assign \copy1.csr._io_rw_rdata_T_115  = \copy1.csr.decoded_115  ? (* src = "verilog/rocket_clean.sv:197769.36-197769.66" *) \copy1.csr.read_sie  : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_116  = \copy1.csr.decoded_116  ? (* src = "verilog/rocket_clean.sv:197770.36-197770.70" *) \copy1.csr.reg_sscratch  : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_117  = \copy1.csr.decoded_117  ? (* src = "verilog/rocket_clean.sv:197771.36-197771.68" *) \copy1.csr.reg_scause  : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_118  = \copy1.csr.decoded_118  ? (* src = "verilog/rocket_clean.sv:197772.36-197772.63" *) { \copy1.csr._T_53 , \copy1.csr.reg_stval  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_119  = \copy1.csr.decoded_119  ? (* src = "verilog/rocket_clean.sv:197773.36-197773.63" *) { \copy1.csr.reg_satp_mode , 16'h0000, \copy1.csr.reg_satp_ppn  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_120  = \copy1.csr.decoded_120  ? (* src = "verilog/rocket_clean.sv:197774.36-197774.63" *) { \copy1.csr._T_63 , \copy1.csr._T_60  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_121  = \copy1.csr.decoded_121  ? (* src = "verilog/rocket_clean.sv:197775.36-197775.68" *) { \copy1.csr._read_stvec_T_8 , \copy1.csr._read_stvec_T_5  } : 64'h0000000000000000;
  assign \copy1.csr._GEN_676  = \copy1.csr.decoded_122  ? (* src = "verilog/rocket_clean.sv:197776.36-197776.73" *) \copy1.csr.reg_scounteren [2:0] : 3'h0;
  assign \copy1.csr._io_rw_rdata_T_123  = \copy1.csr.decoded_123  ? (* src = "verilog/rocket_clean.sv:197777.36-197777.70" *) { \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 } : 10'h000;
  assign \copy1.csr._io_rw_rdata_T_124  = \copy1.csr.decoded_124  ? (* src = "verilog/rocket_clean.sv:197778.36-197778.70" *) { \copy1.csr.reg_medeleg [23:20], 4'h0, \copy1.csr.reg_medeleg [15], 1'h0, \copy1.csr.reg_medeleg [13:12], 1'h0, \copy1.csr.reg_medeleg [10], 1'h0, \copy1.csr.reg_medeleg [8], 1'h0, \copy1.csr.reg_medeleg [6], 1'h0, \copy1.csr.reg_medeleg [4:2], 1'h0, \copy1.csr.reg_medeleg [0] } : 24'h000000;
  assign \copy1.csr._io_rw_rdata_T_125  = \copy1.csr.decoded_125  ? (* src = "verilog/rocket_clean.sv:197779.36-197779.63" *) { \copy1.csr.reg_pmp_7_cfg_l , 2'h0, \copy1.csr.reg_pmp_7_cfg_a , \copy1.csr.reg_pmp_7_cfg_x , \copy1.csr.reg_pmp_7_cfg_w , \copy1.csr.reg_pmp_7_cfg_r , \copy1.csr.reg_pmp_6_cfg_l , 2'h0, \copy1.csr.reg_pmp_6_cfg_a , \copy1.csr.reg_pmp_6_cfg_x , \copy1.csr.reg_pmp_6_cfg_w , \copy1.csr.reg_pmp_6_cfg_r , \copy1.csr.reg_pmp_5_cfg_l , 2'h0, \copy1.csr.reg_pmp_5_cfg_a , \copy1.csr.reg_pmp_5_cfg_x , \copy1.csr.reg_pmp_5_cfg_w , \copy1.csr.reg_pmp_5_cfg_r , \copy1.csr.reg_pmp_4_cfg_l , 2'h0, \copy1.csr.reg_pmp_4_cfg_a , \copy1.csr.reg_pmp_4_cfg_x , \copy1.csr.reg_pmp_4_cfg_w , \copy1.csr.reg_pmp_4_cfg_r , \copy1.csr.reg_pmp_3_cfg_l , 2'h0, \copy1.csr.reg_pmp_3_cfg_a , \copy1.csr.reg_pmp_3_cfg_x , \copy1.csr.reg_pmp_3_cfg_w , \copy1.csr.reg_pmp_3_cfg_r , \copy1.csr.reg_pmp_2_cfg_l , 2'h0, \copy1.csr.reg_pmp_2_cfg_a , \copy1.csr.reg_pmp_2_cfg_x , \copy1.csr.reg_pmp_2_cfg_w , \copy1.csr.reg_pmp_2_cfg_r , \copy1.csr.reg_pmp_1_cfg_l , 2'h0, \copy1.csr.reg_pmp_1_cfg_a , \copy1.csr.reg_pmp_1_cfg_x , \copy1.csr.reg_pmp_1_cfg_w , \copy1.csr.reg_pmp_1_cfg_r , \copy1.csr.reg_pmp_0_cfg_l , 2'h0, \copy1.csr.reg_pmp_0_cfg_a , \copy1.csr.reg_pmp_0_cfg_x , \copy1.csr.reg_pmp_0_cfg_w , \copy1.csr.reg_pmp_0_cfg_r  } : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_127  = \copy1.csr.decoded_127  ? (* src = "verilog/rocket_clean.sv:197780.36-197780.72" *) \copy1.csr.reg_pmp_0_addr  : 30'h00000000;
  assign \copy1.csr._io_rw_rdata_T_128  = \copy1.csr.decoded_128  ? (* src = "verilog/rocket_clean.sv:197781.36-197781.72" *) \copy1.csr.reg_pmp_1_addr  : 30'h00000000;
  assign \copy1.csr._io_rw_rdata_T_129  = \copy1.csr.decoded_129  ? (* src = "verilog/rocket_clean.sv:197782.36-197782.72" *) \copy1.csr.reg_pmp_2_addr  : 30'h00000000;
  assign \copy1.csr._io_rw_rdata_T_130  = \copy1.csr.decoded_130  ? (* src = "verilog/rocket_clean.sv:197783.36-197783.72" *) \copy1.csr.reg_pmp_3_addr  : 30'h00000000;
  assign \copy1.csr._io_rw_rdata_T_131  = \copy1.csr.decoded_131  ? (* src = "verilog/rocket_clean.sv:197784.36-197784.72" *) \copy1.csr.reg_pmp_4_addr  : 30'h00000000;
  assign \copy1.csr._io_rw_rdata_T_132  = \copy1.csr.decoded_132  ? (* src = "verilog/rocket_clean.sv:197785.36-197785.72" *) \copy1.csr.reg_pmp_5_addr  : 30'h00000000;
  assign \copy1.csr._io_rw_rdata_T_133  = \copy1.csr.decoded_133  ? (* src = "verilog/rocket_clean.sv:197786.36-197786.72" *) \copy1.csr.reg_pmp_6_addr  : 30'h00000000;
  assign \copy1.csr._io_rw_rdata_T_134  = \copy1.csr.decoded_134  ? (* src = "verilog/rocket_clean.sv:197787.36-197787.72" *) \copy1.csr.reg_pmp_7_addr  : 30'h00000000;
  assign \copy1.csr._io_rw_rdata_T_143  = \copy1.csr.decoded_143  ? (* src = "verilog/rocket_clean.sv:197788.36-197788.70" *) \copy1.csr.reg_custom_0  : 64'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_144 [0] = \copy1.csr.decoded_144  ? (* src = "verilog/rocket_clean.sv:197789.36-197789.63" *) 1'h1 : 1'h0;
  assign \copy1.csr._io_rw_rdata_T_146 [29:0] = \copy1.csr.decoded_146  ? (* src = "verilog/rocket_clean.sv:197790.36-197790.70" *) 30'h20181004 : 30'h00000000;
  assign \copy1.csr._GEN_282  = \copy1.csr.io_fcsr_flags_valid  ? (* src = "verilog/rocket_clean.sv:197858.25-197858.73" *) \copy1.csr._reg_fflags_T  : \copy1.csr.reg_fflags ;
  assign \copy1.csr._reg_mstatus_fs_T_2  = \copy1.csr._reg_mstatus_fs_T  ? (* src = "verilog/rocket_clean.sv:197875.36-197875.67" *) 2'h3 : 2'h0;
  assign \copy1.csr._GEN_288  = \copy1.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:197876.25-197876.73" *) \copy1.csr.wdata [8] : \copy1.csr._GEN_266 ;
  assign \copy1.csr._GEN_686  = \copy1.csr.io_rw_cmd [1] ? (* src = "verilog/rocket_clean.sv:197887.30-197887.65" *) { \copy1.csr.reg_mip_seip , 3'h0, \copy1.csr.reg_mip_stip , 3'h0, \copy1.csr.reg_mip_ssip , 1'h0 } : 10'h000;
  assign \copy1.csr._GEN_304  = \copy1.csr.decoded_10  ? (* src = "verilog/rocket_clean.sv:197897.26-197897.74" *) \copy1.csr._reg_mepc_T_2 [39:0] : \copy1.csr._GEN_213 ;
  assign \copy1.csr._GEN_306  = \copy1.csr.decoded_6  ? (* src = "verilog/rocket_clean.sv:197898.26-197898.66" *) \copy1.csr.wdata [31:0] : \copy1.csr.reg_mtvec ;
  assign \copy1.csr._GEN_308  = \copy1.csr.decoded_11  ? (* src = "verilog/rocket_clean.sv:197900.26-197900.66" *) \copy1.csr.wdata [39:0] : \copy1.csr._GEN_215 ;
  assign \copy1.csr._GEN_309 [2:0] = \copy1.csr.decoded_20  ? (* src = "verilog/rocket_clean.sv:197902.26-197902.92" *) { \copy1.csr.wdata [2], 1'h0, \copy1.csr.wdata [0] } : \copy1.csr.reg_mcountinhibit ;
  assign \copy1.csr._GEN_310  = \copy1.csr.decoded_21  ? (* src = "verilog/rocket_clean.sv:197903.26-197903.64" *) \copy1.csr.wdata [5:0] : \copy1.csr._GEN_2 ;
  assign \copy1.csr._GEN_312  = \copy1.csr.decoded_22  ? (* src = "verilog/rocket_clean.sv:197904.26-197904.64" *) \copy1.csr.wdata [5:0] : \copy1.csr._GEN_0 ;
  assign \copy1.csr._GEN_315 [4:0] = \copy1.csr.decoded_17  ? (* src = "verilog/rocket_clean.sv:197905.26-197905.66" *) \copy1.csr.wdata [4:0] : \copy1.csr._GEN_282 ;
  assign \copy1.csr._GEN_317  = \copy1.csr.decoded_18  ? (* src = "verilog/rocket_clean.sv:197906.26-197906.65" *) \copy1.csr.wdata [2:0] : \copy1.csr.reg_frm ;
  assign \copy1.csr._GEN_319  = \copy1.csr.decoded_19  ? (* src = "verilog/rocket_clean.sv:197907.26-197907.55" *) \copy1.csr.wdata [4:0] : \copy1.csr._GEN_315 [4:0];
  assign \copy1.csr._GEN_320 [2:0] = \copy1.csr.decoded_19  ? (* src = "verilog/rocket_clean.sv:197908.26-197908.71" *) \copy1.csr.wdata [7:5] : \copy1.csr._GEN_317 ;
  assign \copy1.csr._GEN_326  = \copy1.csr.decoded_15  ? (* src = "verilog/rocket_clean.sv:197914.26-197914.74" *) \copy1.csr._reg_mepc_T_2 [39:0] : \copy1.csr._GEN_185 ;
  assign \copy1.csr._GEN_330 [0] = \copy1.csr.decoded_113  ? (* src = "verilog/rocket_clean.sv:197915.25-197915.75" *) \copy1.csr.wdata [8] : \copy1.csr._GEN_288 ;
  assign \copy1.csr._GEN_342  = \copy1.csr.decoded_120  ? (* src = "verilog/rocket_clean.sv:197931.26-197931.75" *) \copy1.csr._reg_mepc_T_2 [39:0] : \copy1.csr._GEN_204 ;
  assign \copy1.csr._GEN_343 [38:0] = \copy1.csr.decoded_121  ? (* src = "verilog/rocket_clean.sv:197932.26-197932.68" *) \copy1.csr.wdata [38:0] : \copy1.csr.reg_stvec ;
  assign \copy1.csr._GEN_345 [39:0] = \copy1.csr.decoded_118  ? (* src = "verilog/rocket_clean.sv:197934.26-197934.67" *) \copy1.csr.wdata [39:0] : \copy1.csr._GEN_206 ;
  assign \copy1.csr._GEN_348  = \copy1.csr.decoded_122  ? (* src = "verilog/rocket_clean.sv:197935.26-197935.73" *) \copy1.csr.wdata [31:0] : \copy1.csr.reg_scounteren ;
  assign \copy1.csr._GEN_349  = \copy1.csr.decoded_110  ? (* src = "verilog/rocket_clean.sv:197936.26-197936.73" *) \copy1.csr.wdata [31:0] : \copy1.csr.reg_mcounteren ;
  assign \copy1.csr._GEN_351  = \copy1.csr.decoded_2  ? (* src = "verilog/rocket_clean.sv:197937.26-197937.73" *) \copy1.csr.wdata [38:0] : \copy1.csr.reg_bp_0_address ;
  assign \copy1.csr._newBPC_T_2  = \copy1.csr.io_rw_cmd [1] ? (* src = "verilog/rocket_clean.sv:197938.29-197938.57" *) { \copy1.csr.reg_bp_0_control_dmode , 46'h040000000000, \copy1.csr.reg_bp_0_control_action , 3'h0, \copy1.csr.reg_bp_0_control_tmatch , \copy1.csr.reg_bp_0_control_m , 1'h0, \copy1.csr.reg_bp_0_control_s , \copy1.csr.reg_bp_0_control_u , \copy1.csr.reg_bp_0_control_x , \copy1.csr.reg_bp_0_control_w , \copy1.csr.reg_bp_0_control_r  } : 60'h000000000000000;
  assign \copy1.csr._GEN_368  = _1141_ ? (* src = "verilog/rocket_clean.sv:197945.26-197945.102" *) \copy1.csr._GEN_351  : \copy1.csr.reg_bp_0_address ;
  assign \copy1.csr._GEN_423 [29:0] = _0741_ ? (* src = "verilog/rocket_clean.sv:197953.26-197953.84" *) \copy1.csr.wdata [29:0] : \copy1.csr.reg_pmp_0_addr ;
  assign \copy1.csr._GEN_430  = _0743_ ? (* src = "verilog/rocket_clean.sv:197961.26-197961.84" *) \copy1.csr.wdata [29:0] : \copy1.csr.reg_pmp_1_addr ;
  assign \copy1.csr._GEN_437  = _0745_ ? (* src = "verilog/rocket_clean.sv:197969.26-197969.84" *) \copy1.csr.wdata [29:0] : \copy1.csr.reg_pmp_2_addr ;
  assign \copy1.csr._GEN_444 [29:0] = _0747_ ? (* src = "verilog/rocket_clean.sv:197977.26-197977.84" *) \copy1.csr.wdata [29:0] : \copy1.csr.reg_pmp_3_addr ;
  assign \copy1.csr._GEN_451  = _0749_ ? (* src = "verilog/rocket_clean.sv:197985.26-197985.84" *) \copy1.csr.wdata [29:0] : \copy1.csr.reg_pmp_4_addr ;
  assign \copy1.csr._GEN_458  = _0751_ ? (* src = "verilog/rocket_clean.sv:197993.26-197993.84" *) \copy1.csr.wdata [29:0] : \copy1.csr.reg_pmp_5_addr ;
  assign \copy1.csr._GEN_465 [29:0] = _0753_ ? (* src = "verilog/rocket_clean.sv:198001.26-198001.84" *) \copy1.csr.wdata [29:0] : \copy1.csr.reg_pmp_6_addr ;
  assign \copy1.csr._GEN_472  = _0754_ ? (* src = "verilog/rocket_clean.sv:198008.26-198008.84" *) \copy1.csr.wdata [29:0] : \copy1.csr.reg_pmp_7_addr ;
  assign \copy1.csr._GEN_485 [0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198012.25-198012.54" *) \copy1.csr._GEN_330 [0] : \copy1.csr._GEN_266 ;
  assign \copy1.csr._GEN_500  = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198013.26-198013.66" *) \copy1.csr._GEN_304  : \copy1.csr._GEN_213 ;
  assign \copy1.csr._GEN_502  = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198014.26-198014.67" *) \copy1.csr._GEN_306  : \copy1.csr.reg_mtvec ;
  assign \copy1.csr._GEN_504 [39:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198015.26-198015.66" *) \copy1.csr._GEN_308  : \copy1.csr._GEN_215 ;
  assign \copy1.csr._GEN_505 [2:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198016.26-198016.75" *) \copy1.csr._GEN_309 [2:0] : \copy1.csr.reg_mcountinhibit ;
  assign \copy1.csr._GEN_506 [5:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198017.26-198017.64" *) \copy1.csr._GEN_310  : \copy1.csr._GEN_2 ;
  assign \copy1.csr._GEN_508 [5:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198018.26-198018.64" *) \copy1.csr._GEN_312  : \copy1.csr._GEN_0 ;
  assign \copy1.csr._GEN_511 [4:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198019.26-198019.66" *) \copy1.csr._GEN_319  : \copy1.csr._GEN_282 ;
  assign \copy1.csr._GEN_512 [2:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198020.26-198020.65" *) \copy1.csr._GEN_320 [2:0] : \copy1.csr.reg_frm ;
  assign \copy1.csr._GEN_518  = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198021.26-198021.66" *) \copy1.csr._GEN_326  : \copy1.csr._GEN_185 ;
  assign \copy1.csr._GEN_523  = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198022.26-198022.66" *) \copy1.csr._GEN_342  : \copy1.csr._GEN_204 ;
  assign \copy1.csr._GEN_524 [38:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198023.26-198023.67" *) \copy1.csr._GEN_343 [38:0] : \copy1.csr.reg_stvec ;
  assign \copy1.csr._GEN_526 [39:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198024.26-198024.66" *) \copy1.csr._GEN_345 [39:0] : \copy1.csr._GEN_206 ;
  assign \copy1.csr._GEN_529 [31:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198025.26-198025.72" *) \copy1.csr._GEN_348  : \copy1.csr.reg_scounteren ;
  assign \copy1.csr._GEN_530 [31:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198026.26-198026.72" *) \copy1.csr._GEN_349  : \copy1.csr.reg_mcounteren ;
  assign \copy1.csr._GEN_532 [38:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198027.26-198027.74" *) \copy1.csr._GEN_368  : \copy1.csr.reg_bp_0_address ;
  assign \copy1.csr._GEN_570 [29:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198028.26-198028.72" *) \copy1.csr._GEN_423 [29:0] : \copy1.csr.reg_pmp_0_addr ;
  assign \copy1.csr._GEN_577 [29:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198029.26-198029.72" *) \copy1.csr._GEN_430  : \copy1.csr.reg_pmp_1_addr ;
  assign \copy1.csr._GEN_584 [29:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198030.26-198030.72" *) \copy1.csr._GEN_437  : \copy1.csr.reg_pmp_2_addr ;
  assign \copy1.csr._GEN_591 [29:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198031.26-198031.72" *) \copy1.csr._GEN_444 [29:0] : \copy1.csr.reg_pmp_3_addr ;
  assign \copy1.csr._GEN_598 [29:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198032.26-198032.72" *) \copy1.csr._GEN_451  : \copy1.csr.reg_pmp_4_addr ;
  assign \copy1.csr._GEN_605 [29:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198033.26-198033.72" *) \copy1.csr._GEN_458  : \copy1.csr.reg_pmp_5_addr ;
  assign \copy1.csr._GEN_612 [29:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198034.26-198034.72" *) \copy1.csr._GEN_465 [29:0] : \copy1.csr.reg_pmp_6_addr ;
  assign \copy1.csr._GEN_619 [29:0] = \copy1.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198035.26-198035.72" *) \copy1.csr._GEN_472  : \copy1.csr.reg_pmp_7_addr ;
  assign \copy1.csr.io_status_dprv  = _0756_ ? (* src = "verilog/rocket_clean.sv:198051.27-198051.88" *) \copy1.csr.reg_mstatus_mpp  : \copy1.csr.reg_mstatus_prv ;
  assign \copy1.div.nextMulReg_hi  = $signed(\copy1.div._prod_T_3 ) + (* src = "verilog/rocket_clean.sv:199415.31-199415.68" *) $signed(\copy1.div.remainder [129:65]);
  assign \copy1.div._count_T_1  = \copy1.div.count  + (* src = "verilog/rocket_clean.sv:199431.27-199431.39" *) 1'h1;
  assign \copy1.div.lhs_sign  = \copy1.div.lhsSigned  & (* src = "verilog/rocket_clean.sv:199392.20-199392.41" *) \copy1.div._sign_T_2 ;
  assign \copy1.div.rhs_sign  = \copy1.div.rhsSigned  & (* src = "verilog/rocket_clean.sv:199397.20-199397.41" *) \copy1.div._sign_T_5 ;
  assign \copy1.div.nextMplierSign  = _1326_ & (* src = "verilog/rocket_clean.sv:199417.26-199417.49" *) \copy1.div.neg_out ;
  assign _1315_ = _1335_ & (* src = "verilog/rocket_clean.sv:199422.21-199422.50" *) _1336_;
  assign \copy1.div._eOut_T_5  = _1315_ & (* src = "verilog/rocket_clean.sv:199422.21-199422.62" *) \copy1.div._eOut_T_4 ;
  assign { _1322_[63:61], \copy1.div._eOut_T_7  } = \copy1.div.remainder [63:0] & (* src = "verilog/rocket_clean.sv:199424.27-199424.45" *) \copy1.div._eOut_T_6 ;
  assign \copy1.div.eOut  = \copy1.div._eOut_T_5  & (* src = "verilog/rocket_clean.sv:199425.16-199425.46" *) _1327_;
  assign \copy1.div.divby0  = \copy1.div._divby0_T  & (* src = "verilog/rocket_clean.sv:199443.18-199443.46" *) \copy1.div._unrolls_T_4 ;
  assign _1316_ = \copy1.div._divby0_T  & (* src = "verilog/rocket_clean.sv:199660.18-199660.37" *) _1338_;
  assign \copy1.div.eOut_1  = _1316_ & (* src = "verilog/rocket_clean.sv:199660.18-199660.55" *) _1334_;
  assign \copy1.div._T_36  = \copy1.div.io_resp_ready  & (* src = "verilog/rocket_clean.sv:199664.17-199664.46" *) \copy1.div.io_resp_valid ;
  assign \copy1.div._T_38  = \copy1.div.io_req_ready  & (* src = "verilog/rocket_clean.sv:199665.17-199665.44" *) \copy1.div.io_req_valid ;
  assign _1317_ = \copy1.div.cmdMul  & (* src = "verilog/rocket_clean.sv:199666.27-199666.41" *) \copy1.div._T_19 ;
  assign _1318_ = \copy1.div._loOut_T  & (* src = "verilog/rocket_clean.sv:199671.23-199671.40" *) \copy1.div.outMul ;
  assign _1319_ = \copy1.div.divby0  & (* src = "verilog/rocket_clean.sv:199720.11-199720.29" *) \copy1.div._eOut_T_4 ;
  assign \copy1.div.cmdMul  = ! (* src = "verilog/rocket_clean.sv:199377.18-199377.28" *) { 1'h0, \copy1.div.io_req_bits_fn [2], 2'h0 };
  assign \copy1.div._T_4  = { \copy1.div.io_req_bits_fn [2], \copy1.div.io_req_bits_fn [0] } == (* src = "verilog/rocket_clean.sv:199379.16-199379.28" *) 1'h1;
  assign \copy1.div._T_10  = ! (* src = "verilog/rocket_clean.sv:199384.17-199384.29" *) { 1'h0, \copy1.div.io_req_bits_fn [2:1], 1'h0 };
  assign \copy1.div._T_12  = ! (* src = "verilog/rocket_clean.sv:199386.17-199386.30" *) { 3'h0, \copy1.div.io_req_bits_fn [0] };
  assign \copy1.div._T_16  = { \copy1.div.io_req_bits_fn [2], \copy1.div.io_req_bits_fn [0] } == (* src = "verilog/rocket_clean.sv:199388.17-199388.29" *) 2'h2;
  assign _1324_ = \copy1.div.state  == (* src = "verilog/rocket_clean.sv:199404.25-199404.38" *) 1'h1;
  assign _1325_ = \copy1.div.state  == (* src = "verilog/rocket_clean.sv:199406.23-199406.36" *) 3'h5;
  assign _1326_ = \copy1.div.count  == (* src = "verilog/rocket_clean.sv:199417.26-199417.39" *) 3'h6;
  assign _1327_ = ! (* src = "verilog/rocket_clean.sv:199425.28-199425.46" *) { _1322_[63:61], \copy1.div._eOut_T_7  };
  assign _1328_ = \copy1.div.count  == (* src = "verilog/rocket_clean.sv:199432.30-199432.43" *) 3'h7;
  assign _1329_ = \copy1.div.state  == (* src = "verilog/rocket_clean.sv:199434.24-199434.37" *) 2'h2;
  assign _1330_ = \copy1.div.count  == (* src = "verilog/rocket_clean.sv:199441.24-199441.38" *) 7'h40;
  assign \copy1.div._divby0_T  = ! (* src = "verilog/rocket_clean.sv:199442.21-199442.34" *) \copy1.div.count ;
  assign \copy1.div.outMul  = ! (* src = "verilog/rocket_clean.sv:199669.18-199669.37" *) { 2'h0, \copy1.div.state [0] };
  assign \copy1.div.io_req_ready  = ! (* src = "verilog/rocket_clean.sv:199674.25-199674.38" *) \copy1.div.state ;
  assign _1331_ = \copy1.div.state  == (* src = "verilog/rocket_clean.sv:199675.26-199675.39" *) 3'h6;
  assign _1332_ = \copy1.div.state  == (* src = "verilog/rocket_clean.sv:199675.42-199675.55" *) 3'h7;
  assign _1333_ = \copy1.div.state  == (* src = "verilog/rocket_clean.sv:199691.18-199691.31" *) 2'h3;
  assign _1334_ = \copy1.div.eOutPos  >= (* src = "verilog/rocket_clean.sv:199660.40-199660.55" *) 1'h1;
  assign \copy1.div._prod_T_3  = $signed({ \copy1.div.remainder [64], \copy1.div.remainder [7:0] }) * (* src = "verilog/rocket_clean.sv:199413.27-199413.64" *) $signed(\copy1.div.divisor );
  assign \copy1.div._eOutMask_T  = \copy1.div.count  * (* src = "verilog/rocket_clean.sv:199418.29-199418.41" *) 4'h8;
  assign _1335_ = \copy1.div.count  != (* src = "verilog/rocket_clean.sv:199422.21-199422.34" *) 3'h7;
  assign _1336_ = | (* src = "verilog/rocket_clean.sv:199422.37-199422.50" *) \copy1.div.count ;
  assign _1337_ = \copy1.div.lhs_sign  != (* src = "verilog/rocket_clean.sv:199717.20-199717.40" *) \copy1.div.rhs_sign ;
  assign \copy1.div._T_19  = ~ (* src = "verilog/rocket_clean.sv:199390.17-199390.32" *) \copy1.div.io_req_bits_dw ;
  assign \copy1.div._eOut_T_4  = ~ (* src = "verilog/rocket_clean.sv:199421.21-199421.26" *) \copy1.div.isHi ;
  assign \copy1.div._eOut_T_6  = ~ (* src = "verilog/rocket_clean.sv:199423.27-199423.36" *) \copy1.div.eOutMask ;
  assign \copy1.div._unrolls_T_4  = ~ (* src = "verilog/rocket_clean.sv:199438.24-199438.37" *) \copy1.div.subtractor [64];
  assign \copy1.div.eOutPos  = ~ (* src = "verilog/rocket_clean.sv:199659.24-199659.37" *) \copy1.div._eOutPos_T_1 ;
  assign _1338_ = ~ (* src = "verilog/rocket_clean.sv:199660.30-199660.37" *) \copy1.div.divby0 ;
  assign \copy1.div._loOut_T  = ~ (* src = "verilog/rocket_clean.sv:199670.20-199670.27" *) \copy1.div.req_dw ;
  assign \copy1.div.cmdHi  = \copy1.div._T_4  | (* src = "verilog/rocket_clean.sv:199382.17-199382.28" *) \copy1.div.io_req_bits_fn [1];
  assign \copy1.div.lhsSigned  = \copy1.div._T_10  | (* src = "verilog/rocket_clean.sv:199387.21-199387.34" *) \copy1.div._T_12 ;
  assign \copy1.div.rhsSigned  = \copy1.div._T_10  | (* src = "verilog/rocket_clean.sv:199389.21-199389.34" *) \copy1.div._T_16 ;
  assign _1339_ = \copy1.div.eOut  | (* src = "verilog/rocket_clean.sv:199432.23-199432.43" *) _1328_;
  assign \copy1.div.io_resp_valid  = _1331_ | (* src = "verilog/rocket_clean.sv:199675.26-199675.55" *) _1332_;
  assign _1340_ = \copy1.div.lhs_sign  | (* src = "verilog/rocket_clean.sv:199684.20-199684.39" *) \copy1.div.rhs_sign ;
  assign _1341_ = \copy1.div._T_36  | (* src = "verilog/rocket_clean.sv:199689.18-199689.33" *) \copy1.div.io_kill ;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.state  <= _1314_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.count  <= _1306_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.req_dw  <= _1311_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.req_tag  <= _1312_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.neg_out  <= _1309_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.isHi  <= _1308_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.resHi  <= _1313_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.divisor  <= _1307_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy1.div.clock )
    \copy1.div.remainder  <= _1310_;
  assign _1342_ = _1325_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199751.18-199751.31|verilog/rocket_clean.sv:199751.14-199755.8" *) { 66'h00000000000000000, _1323_[63:45], \copy1.div.negated_remainder  } : \copy1.div._GEN_2 ;
  assign _1343_ = _1329_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199749.18-199749.31|verilog/rocket_clean.sv:199749.14-199755.8" *) { \copy1.div.nextMulReg_hi [72:8], \copy1.div.nextMplierSign , \copy1.div._nextMulReg1_T_1  } : _1342_;
  assign _1344_ = _1333_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199747.18-199747.31|verilog/rocket_clean.sv:199747.14-199755.8" *) { 1'h0, \copy1.div._GEN_16  } : _1343_;
  assign _1310_ = \copy1.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199745.9-199745.14|verilog/rocket_clean.sv:199745.5-199755.8" *) { 66'h00000000000000000, \copy1.div.hi , \copy1.div.io_req_bits_in1 [31:0] } : _1344_;
  assign _1345_ = _1330_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199730.11-199730.25|verilog/rocket_clean.sv:199730.7-199734.10" *) \copy1.div.isHi  : \copy1.div._GEN_13 ;
  assign _1346_ = _1333_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199729.18-199729.31|verilog/rocket_clean.sv:199729.14-199737.8" *) _1345_ : \copy1.div._GEN_13 ;
  assign _1313_ = \copy1.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199727.9-199727.14|verilog/rocket_clean.sv:199727.5-199737.8" *) 1'h0 : _1346_;
  assign _1347_ = _1333_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199691.18-199691.31|verilog/rocket_clean.sv:199691.14-199695.8" *) \copy1.div._GEN_14  : \copy1.div._GEN_12 ;
  assign _1348_ = _1341_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199689.18-199689.33|verilog/rocket_clean.sv:199689.14-199695.8" *) 3'h0 : _1347_;
  assign _1320_[1:0] = _1340_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199684.20-199684.39|verilog/rocket_clean.sv:199684.16-199688.10" *) 2'h1 : 2'h3;
  assign _1321_[1:0] = \copy1.div.cmdMul  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199682.11-199682.17|verilog/rocket_clean.sv:199682.7-199688.10" *) 2'h2 : _1320_[1:0];
  assign _1349_ = \copy1.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199681.18-199681.23|verilog/rocket_clean.sv:199681.14-199695.8" *) { 1'h0, _1321_[1:0] } : _1348_;
  assign _1314_ = \copy1.div.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199679.9-199679.14|verilog/rocket_clean.sv:199679.5-199695.8" *) 3'h0 : _1349_;
  assign _1350_ = \copy1.div.divisor [63] ? (* src = "verilog/rocket_clean.sv:199741.11-199741.22|verilog/rocket_clean.sv:199741.7-199743.10" *) \copy1.div.subtractor  : { \copy1.div.divisor [64], 1'h0, \copy1.div.divisor [62:0] };
  assign _1351_ = _1324_ ? (* src = "verilog/rocket_clean.sv:199740.18-199740.31|verilog/rocket_clean.sv:199740.14-199744.8" *) _1350_ : \copy1.div.divisor ;
  assign _1307_ = \copy1.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199738.9-199738.14|verilog/rocket_clean.sv:199738.5-199744.8" *) { \copy1.div.rhs_sign , \copy1.div.hi_1 , \copy1.div.io_req_bits_in2 [31:0] } : _1351_;
  assign _1308_ = \copy1.div._T_38  ? (* src = "verilog/rocket_clean.sv:199724.9-199724.14|verilog/rocket_clean.sv:199724.5-199726.8" *) \copy1.div.cmdHi  : \copy1.div.isHi ;
  assign _1352_ = _1319_ ? (* src = "verilog/rocket_clean.sv:199720.11-199720.29|verilog/rocket_clean.sv:199720.7-199722.10" *) 1'h0 : \copy1.div.neg_out ;
  assign _1353_ = _1333_ ? (* src = "verilog/rocket_clean.sv:199719.18-199719.31|verilog/rocket_clean.sv:199719.14-199723.8" *) _1352_ : \copy1.div.neg_out ;
  assign _1354_ = \copy1.div.cmdHi  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199714.11-199714.16|verilog/rocket_clean.sv:199714.7-199718.10" *) \copy1.div.lhs_sign  : _1337_;
  assign _1309_ = \copy1.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199713.9-199713.14|verilog/rocket_clean.sv:199713.5-199723.8" *) _1354_ : _1353_;
  assign _1312_ = \copy1.div._T_38  ? (* src = "verilog/rocket_clean.sv:199699.9-199699.14|verilog/rocket_clean.sv:199699.5-199701.8" *) \copy1.div.io_req_bits_tag  : \copy1.div.req_tag ;
  assign _1311_ = \copy1.div._T_38  ? (* src = "verilog/rocket_clean.sv:199696.9-199696.14|verilog/rocket_clean.sv:199696.5-199698.8" *) \copy1.div.io_req_bits_dw  : \copy1.div.req_dw ;
  assign _1355_ = _1329_ ? (* src = "verilog/rocket_clean.sv:199710.18-199710.31|verilog/rocket_clean.sv:199710.14-199712.8" *) \copy1.div._count_T_1  : \copy1.div.count ;
  assign _1356_ = \copy1.div.eOut_1  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199705.11-199705.17|verilog/rocket_clean.sv:199705.7-199709.10" *) { 1'h0, \copy1.div.eOutPos  } : \copy1.div._count_T_1 ;
  assign _1357_ = _1333_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199704.18-199704.31|verilog/rocket_clean.sv:199704.14-199712.8" *) _1356_ : _1355_;
  assign _1306_ = \copy1.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199702.9-199702.14|verilog/rocket_clean.sv:199702.5-199712.8" *) { 4'h0, \copy1.div._count_T_8  } : _1357_;
  assign \copy1.div.divisorMSB_useHi  = | (* src = "verilog/rocket_clean.sv:199446.28-199446.42" *) \copy1.div.divisor [63:32];
  assign \copy1.div.divisorMSB_useHi_1  = | (* src = "verilog/rocket_clean.sv:199449.30-199449.46" *) \copy1.div.divisor [63:48];
  assign \copy1.div.divisorMSB_useHi_2  = | (* src = "verilog/rocket_clean.sv:199452.30-199452.46" *) \copy1.div.divisor [63:56];
  assign \copy1.div.divisorMSB_useHi_3  = | (* src = "verilog/rocket_clean.sv:199455.30-199455.46" *) \copy1.div.divisor [63:60];
  assign \copy1.div.divisorMSB_useHi_4  = | (* src = "verilog/rocket_clean.sv:199464.30-199464.46" *) \copy1.div.divisor [55:52];
  assign \copy1.div.divisorMSB_useHi_5  = | (* src = "verilog/rocket_clean.sv:199475.30-199475.46" *) \copy1.div.divisor [47:40];
  assign \copy1.div.divisorMSB_useHi_6  = | (* src = "verilog/rocket_clean.sv:199478.30-199478.46" *) \copy1.div.divisor [47:44];
  assign \copy1.div.divisorMSB_useHi_7  = | (* src = "verilog/rocket_clean.sv:199487.30-199487.46" *) \copy1.div.divisor [39:36];
  assign \copy1.div.divisorMSB_useHi_8  = | (* src = "verilog/rocket_clean.sv:199500.30-199500.46" *) \copy1.div.divisor [31:16];
  assign \copy1.div.divisorMSB_useHi_9  = | (* src = "verilog/rocket_clean.sv:199503.30-199503.46" *) \copy1.div.divisor [31:24];
  assign \copy1.div.divisorMSB_useHi_10  = | (* src = "verilog/rocket_clean.sv:199506.31-199506.48" *) \copy1.div.divisor [31:28];
  assign \copy1.div.divisorMSB_useHi_11  = | (* src = "verilog/rocket_clean.sv:199515.31-199515.48" *) \copy1.div.divisor [23:20];
  assign \copy1.div.divisorMSB_useHi_12  = | (* src = "verilog/rocket_clean.sv:199526.31-199526.48" *) \copy1.div.divisor [15:8];
  assign \copy1.div.divisorMSB_useHi_13  = | (* src = "verilog/rocket_clean.sv:199529.31-199529.48" *) \copy1.div.divisor [15:12];
  assign \copy1.div.divisorMSB_useHi_14  = | (* src = "verilog/rocket_clean.sv:199538.31-199538.48" *) \copy1.div.divisor [7:4];
  assign \copy1.div.dividendMSB_useHi  = | (* src = "verilog/rocket_clean.sv:199553.29-199553.44" *) \copy1.div.remainder [63:32];
  assign \copy1.div.dividendMSB_useHi_1  = | (* src = "verilog/rocket_clean.sv:199556.31-199556.48" *) \copy1.div.remainder [63:48];
  assign \copy1.div.dividendMSB_useHi_2  = | (* src = "verilog/rocket_clean.sv:199559.31-199559.48" *) \copy1.div.remainder [63:56];
  assign \copy1.div.dividendMSB_useHi_3  = | (* src = "verilog/rocket_clean.sv:199562.31-199562.48" *) \copy1.div.remainder [63:60];
  assign \copy1.div.dividendMSB_useHi_4  = | (* src = "verilog/rocket_clean.sv:199571.31-199571.48" *) \copy1.div.remainder [55:52];
  assign \copy1.div.dividendMSB_useHi_5  = | (* src = "verilog/rocket_clean.sv:199582.31-199582.48" *) \copy1.div.remainder [47:40];
  assign \copy1.div.dividendMSB_useHi_6  = | (* src = "verilog/rocket_clean.sv:199585.31-199585.48" *) \copy1.div.remainder [47:44];
  assign \copy1.div.dividendMSB_useHi_7  = | (* src = "verilog/rocket_clean.sv:199594.31-199594.48" *) \copy1.div.remainder [39:36];
  assign \copy1.div.dividendMSB_useHi_8  = | (* src = "verilog/rocket_clean.sv:199607.31-199607.48" *) \copy1.div.remainder [31:16];
  assign \copy1.div.dividendMSB_useHi_9  = | (* src = "verilog/rocket_clean.sv:199610.31-199610.48" *) \copy1.div.remainder [31:24];
  assign \copy1.div.dividendMSB_useHi_10  = | (* src = "verilog/rocket_clean.sv:199613.32-199613.50" *) \copy1.div.remainder [31:28];
  assign \copy1.div.dividendMSB_useHi_11  = | (* src = "verilog/rocket_clean.sv:199622.32-199622.50" *) \copy1.div.remainder [23:20];
  assign \copy1.div.dividendMSB_useHi_12  = | (* src = "verilog/rocket_clean.sv:199633.32-199633.50" *) \copy1.div.remainder [15:8];
  assign \copy1.div.dividendMSB_useHi_13  = | (* src = "verilog/rocket_clean.sv:199636.32-199636.50" *) \copy1.div.remainder [15:12];
  assign \copy1.div.dividendMSB_useHi_14  = | (* src = "verilog/rocket_clean.sv:199645.32-199645.50" *) \copy1.div.remainder [7:4];
  assign \copy1.div._remainder_T_4  = \copy1.div.remainder [63:0] << (* src = "verilog/rocket_clean.sv:199662.33-199662.51" *) \copy1.div.eOutPos ;
  assign \copy1.div.eOutRes  = { \copy1.div.remainder [129:65], \copy1.div.remainder [63:0] } >> (* src = "verilog/rocket_clean.sv:199427.26-199427.53" *) \copy1.div._eOutRes_T_2 ;
  assign \copy1.div.eOutMask  = $signed(65'h10000000000000000) >>> (* src = "verilog/rocket_clean.sv:199419.31-199419.74" *) \copy1.div._eOutMask_T ;
  assign \copy1.div.subtractor  = \copy1.div.remainder [128:64] - (* src = "verilog/rocket_clean.sv:199400.28-199400.55" *) \copy1.div.divisor ;
  assign { _1323_[63:45], \copy1.div.negated_remainder  } = 1'h0 - (* src = "verilog/rocket_clean.sv:199402.35-199402.49" *) \copy1.div.result ;
  assign \copy1.div._eOutRes_T_2  = 1'h0 - (* src = "verilog/rocket_clean.sv:199426.30-199426.50" *) \copy1.div._eOutMask_T ;
  assign \copy1.div._eOutPos_T_1  = { \copy1.div.dividendMSB_useHi , \copy1.div._dividendMSB_T_109  } - (* src = "verilog/rocket_clean.sv:199658.29-199658.53" *) { \copy1.div.divisorMSB_useHi , \copy1.div._divisorMSB_T_109  };
  assign \copy1.div._sign_T_2  = \copy1.div.io_req_bits_dw  ? (* src = "verilog/rocket_clean.sv:199391.21-199391.70" *) \copy1.div.io_req_bits_in1 [63] : \copy1.div.io_req_bits_in1 [31];
  assign \copy1.div._hi_T_1  = \copy1.div.lhs_sign  ? (* src = "verilog/rocket_clean.sv:199393.25-199393.56" *) 32'd4294967295 : 32'd0;
  assign \copy1.div.hi  = \copy1.div.io_req_bits_dw  ? (* src = "verilog/rocket_clean.sv:199394.20-199394.60" *) \copy1.div.io_req_bits_in1 [63:32] : \copy1.div._hi_T_1 ;
  assign \copy1.div._sign_T_5  = \copy1.div.io_req_bits_dw  ? (* src = "verilog/rocket_clean.sv:199396.21-199396.70" *) \copy1.div.io_req_bits_in2 [63] : \copy1.div.io_req_bits_in2 [31];
  assign \copy1.div._hi_T_4  = \copy1.div.rhs_sign  ? (* src = "verilog/rocket_clean.sv:199398.25-199398.56" *) 32'd4294967295 : 32'd0;
  assign \copy1.div.hi_1  = \copy1.div.io_req_bits_dw  ? (* src = "verilog/rocket_clean.sv:199399.22-199399.62" *) \copy1.div.io_req_bits_in2 [63:32] : \copy1.div._hi_T_4 ;
  assign \copy1.div.result  = \copy1.div.resHi  ? (* src = "verilog/rocket_clean.sv:199401.24-199401.67" *) \copy1.div.remainder [128:65] : \copy1.div.remainder [63:0];
  assign \copy1.div._GEN_0  = \copy1.div.remainder [63] ? (* src = "verilog/rocket_clean.sv:199403.25-199403.81" *) { 66'h00000000000000000, _1323_[63:45], \copy1.div.negated_remainder  } : { \copy1.div.remainder [129:64], 1'h0, \copy1.div.remainder [62:0] };
  assign \copy1.div._GEN_2  = _1324_ ? (* src = "verilog/rocket_clean.sv:199404.25-199404.59" *) \copy1.div._GEN_0  : \copy1.div.remainder ;
  assign \copy1.div._GEN_4  = _1324_ ? (* src = "verilog/rocket_clean.sv:199405.23-199405.51" *) 3'h3 : \copy1.div.state ;
  assign \copy1.div._GEN_6  = _1325_ ? (* src = "verilog/rocket_clean.sv:199406.23-199406.52" *) 3'h7 : \copy1.div._GEN_4 ;
  assign \copy1.div._GEN_7  = _1325_ ? (* src = "verilog/rocket_clean.sv:199407.18-199407.46" *) 1'h0 : \copy1.div.resHi ;
  assign \copy1.div._nextMulReg1_T_1  = \copy1.div.eOut  ? (* src = "verilog/rocket_clean.sv:199428.35-199428.72" *) \copy1.div.eOutRes  : { \copy1.div.nextMulReg_hi [7:0], \copy1.div.remainder [63:8] };
  assign \copy1.div._GEN_8  = _1339_ ? (* src = "verilog/rocket_clean.sv:199432.23-199432.59" *) 3'h6 : \copy1.div._GEN_6 ;
  assign \copy1.div._GEN_9  = _1339_ ? (* src = "verilog/rocket_clean.sv:199433.18-199433.54" *) \copy1.div.isHi  : \copy1.div._GEN_7 ;
  assign \copy1.div._GEN_12  = _1329_ ? (* src = "verilog/rocket_clean.sv:199434.24-199434.55" *) \copy1.div._GEN_8  : \copy1.div._GEN_6 ;
  assign \copy1.div._GEN_13  = _1329_ ? (* src = "verilog/rocket_clean.sv:199435.19-199435.50" *) \copy1.div._GEN_9  : \copy1.div._GEN_7 ;
  assign \copy1.div._unrolls_T_2  = \copy1.div.subtractor [64] ? (* src = "verilog/rocket_clean.sv:199437.30-199437.81" *) \copy1.div.remainder [127:64] : \copy1.div.subtractor [63:0];
  assign \copy1.div._state_T  = \copy1.div.neg_out  ? (* src = "verilog/rocket_clean.sv:199440.25-199440.46" *) 2'h1 : 2'h3;
  assign \copy1.div._GEN_14  = _1330_ ? (* src = "verilog/rocket_clean.sv:199441.24-199441.59" *) { 1'h1, \copy1.div._state_T  } : \copy1.div._GEN_12 ;
  assign \copy1.div._divisorMSB_T_4  = \copy1.div.divisor [62] ? (* src = "verilog/rocket_clean.sv:199456.32-199456.88" *) 2'h2 : { 1'h0, \copy1.div.divisor [61] };
  assign \copy1.div._divisorMSB_T_5  = \copy1.div.divisor [63] ? (* src = "verilog/rocket_clean.sv:199457.32-199457.75" *) 2'h3 : \copy1.div._divisorMSB_T_4 ;
  assign \copy1.div._divisorMSB_T_9  = \copy1.div.divisor [58] ? (* src = "verilog/rocket_clean.sv:199458.32-199458.88" *) 2'h2 : { 1'h0, \copy1.div.divisor [57] };
  assign \copy1.div._divisorMSB_T_10  = \copy1.div.divisor [59] ? (* src = "verilog/rocket_clean.sv:199459.33-199459.76" *) 2'h3 : \copy1.div._divisorMSB_T_9 ;
  assign \copy1.div._divisorMSB_T_11  = \copy1.div.divisorMSB_useHi_3  ? (* src = "verilog/rocket_clean.sv:199460.33-199460.88" *) \copy1.div._divisorMSB_T_5  : \copy1.div._divisorMSB_T_10 ;
  assign \copy1.div._divisorMSB_T_16  = \copy1.div.divisor [54] ? (* src = "verilog/rocket_clean.sv:199465.33-199465.89" *) 2'h2 : { 1'h0, \copy1.div.divisor [53] };
  assign \copy1.div._divisorMSB_T_17  = \copy1.div.divisor [55] ? (* src = "verilog/rocket_clean.sv:199466.33-199466.77" *) 2'h3 : \copy1.div._divisorMSB_T_16 ;
  assign \copy1.div._divisorMSB_T_21  = \copy1.div.divisor [50] ? (* src = "verilog/rocket_clean.sv:199467.33-199467.89" *) 2'h2 : { 1'h0, \copy1.div.divisor [49] };
  assign \copy1.div._divisorMSB_T_22  = \copy1.div.divisor [51] ? (* src = "verilog/rocket_clean.sv:199468.33-199468.77" *) 2'h3 : \copy1.div._divisorMSB_T_21 ;
  assign \copy1.div._divisorMSB_T_23  = \copy1.div.divisorMSB_useHi_4  ? (* src = "verilog/rocket_clean.sv:199469.33-199469.89" *) \copy1.div._divisorMSB_T_17  : \copy1.div._divisorMSB_T_22 ;
  assign \copy1.div._divisorMSB_T_25  = \copy1.div.divisorMSB_useHi_2  ? (* src = "verilog/rocket_clean.sv:199471.33-199471.89" *) { \copy1.div.divisorMSB_useHi_3 , \copy1.div._divisorMSB_T_11  } : { \copy1.div.divisorMSB_useHi_4 , \copy1.div._divisorMSB_T_23  };
  assign \copy1.div._divisorMSB_T_30  = \copy1.div.divisor [46] ? (* src = "verilog/rocket_clean.sv:199479.33-199479.89" *) 2'h2 : { 1'h0, \copy1.div.divisor [45] };
  assign \copy1.div._divisorMSB_T_31  = \copy1.div.divisor [47] ? (* src = "verilog/rocket_clean.sv:199480.33-199480.77" *) 2'h3 : \copy1.div._divisorMSB_T_30 ;
  assign \copy1.div._divisorMSB_T_35  = \copy1.div.divisor [42] ? (* src = "verilog/rocket_clean.sv:199481.33-199481.89" *) 2'h2 : { 1'h0, \copy1.div.divisor [41] };
  assign \copy1.div._divisorMSB_T_36  = \copy1.div.divisor [43] ? (* src = "verilog/rocket_clean.sv:199482.33-199482.77" *) 2'h3 : \copy1.div._divisorMSB_T_35 ;
  assign \copy1.div._divisorMSB_T_37  = \copy1.div.divisorMSB_useHi_6  ? (* src = "verilog/rocket_clean.sv:199483.33-199483.89" *) \copy1.div._divisorMSB_T_31  : \copy1.div._divisorMSB_T_36 ;
  assign \copy1.div._divisorMSB_T_42  = \copy1.div.divisor [38] ? (* src = "verilog/rocket_clean.sv:199488.33-199488.89" *) 2'h2 : { 1'h0, \copy1.div.divisor [37] };
  assign \copy1.div._divisorMSB_T_43  = \copy1.div.divisor [39] ? (* src = "verilog/rocket_clean.sv:199489.33-199489.77" *) 2'h3 : \copy1.div._divisorMSB_T_42 ;
  assign \copy1.div._divisorMSB_T_47  = \copy1.div.divisor [34] ? (* src = "verilog/rocket_clean.sv:199490.33-199490.89" *) 2'h2 : { 1'h0, \copy1.div.divisor [33] };
  assign \copy1.div._divisorMSB_T_48  = \copy1.div.divisor [35] ? (* src = "verilog/rocket_clean.sv:199491.33-199491.77" *) 2'h3 : \copy1.div._divisorMSB_T_47 ;
  assign \copy1.div._divisorMSB_T_49  = \copy1.div.divisorMSB_useHi_7  ? (* src = "verilog/rocket_clean.sv:199492.33-199492.89" *) \copy1.div._divisorMSB_T_43  : \copy1.div._divisorMSB_T_48 ;
  assign \copy1.div._divisorMSB_T_51  = \copy1.div.divisorMSB_useHi_5  ? (* src = "verilog/rocket_clean.sv:199494.33-199494.89" *) { \copy1.div.divisorMSB_useHi_6 , \copy1.div._divisorMSB_T_37  } : { \copy1.div.divisorMSB_useHi_7 , \copy1.div._divisorMSB_T_49  };
  assign \copy1.div._divisorMSB_T_53  = \copy1.div.divisorMSB_useHi_1  ? (* src = "verilog/rocket_clean.sv:199496.33-199496.89" *) { \copy1.div.divisorMSB_useHi_2 , \copy1.div._divisorMSB_T_25  } : { \copy1.div.divisorMSB_useHi_5 , \copy1.div._divisorMSB_T_51  };
  assign \copy1.div._divisorMSB_T_58  = \copy1.div.divisor [30] ? (* src = "verilog/rocket_clean.sv:199507.33-199507.91" *) 2'h2 : { 1'h0, \copy1.div.divisor [29] };
  assign \copy1.div._divisorMSB_T_59  = \copy1.div.divisor [31] ? (* src = "verilog/rocket_clean.sv:199508.33-199508.78" *) 2'h3 : \copy1.div._divisorMSB_T_58 ;
  assign \copy1.div._divisorMSB_T_63  = \copy1.div.divisor [26] ? (* src = "verilog/rocket_clean.sv:199509.33-199509.91" *) 2'h2 : { 1'h0, \copy1.div.divisor [25] };
  assign \copy1.div._divisorMSB_T_64  = \copy1.div.divisor [27] ? (* src = "verilog/rocket_clean.sv:199510.33-199510.78" *) 2'h3 : \copy1.div._divisorMSB_T_63 ;
  assign \copy1.div._divisorMSB_T_65  = \copy1.div.divisorMSB_useHi_10  ? (* src = "verilog/rocket_clean.sv:199511.33-199511.90" *) \copy1.div._divisorMSB_T_59  : \copy1.div._divisorMSB_T_64 ;
  assign \copy1.div._divisorMSB_T_70  = \copy1.div.divisor [22] ? (* src = "verilog/rocket_clean.sv:199516.33-199516.91" *) 2'h2 : { 1'h0, \copy1.div.divisor [21] };
  assign \copy1.div._divisorMSB_T_71  = \copy1.div.divisor [23] ? (* src = "verilog/rocket_clean.sv:199517.33-199517.78" *) 2'h3 : \copy1.div._divisorMSB_T_70 ;
  assign \copy1.div._divisorMSB_T_75  = \copy1.div.divisor [18] ? (* src = "verilog/rocket_clean.sv:199518.33-199518.91" *) 2'h2 : { 1'h0, \copy1.div.divisor [17] };
  assign \copy1.div._divisorMSB_T_76  = \copy1.div.divisor [19] ? (* src = "verilog/rocket_clean.sv:199519.33-199519.78" *) 2'h3 : \copy1.div._divisorMSB_T_75 ;
  assign \copy1.div._divisorMSB_T_77  = \copy1.div.divisorMSB_useHi_11  ? (* src = "verilog/rocket_clean.sv:199520.33-199520.90" *) \copy1.div._divisorMSB_T_71  : \copy1.div._divisorMSB_T_76 ;
  assign \copy1.div._divisorMSB_T_79  = \copy1.div.divisorMSB_useHi_9  ? (* src = "verilog/rocket_clean.sv:199522.33-199522.89" *) { \copy1.div.divisorMSB_useHi_10 , \copy1.div._divisorMSB_T_65  } : { \copy1.div.divisorMSB_useHi_11 , \copy1.div._divisorMSB_T_77  };
  assign \copy1.div._divisorMSB_T_84  = \copy1.div.divisor [14] ? (* src = "verilog/rocket_clean.sv:199530.33-199530.91" *) 2'h2 : { 1'h0, \copy1.div.divisor [13] };
  assign \copy1.div._divisorMSB_T_85  = \copy1.div.divisor [15] ? (* src = "verilog/rocket_clean.sv:199531.33-199531.78" *) 2'h3 : \copy1.div._divisorMSB_T_84 ;
  assign \copy1.div._divisorMSB_T_89  = \copy1.div.divisor [10] ? (* src = "verilog/rocket_clean.sv:199532.33-199532.91" *) 2'h2 : { 1'h0, \copy1.div.divisor [9] };
  assign \copy1.div._divisorMSB_T_90  = \copy1.div.divisor [11] ? (* src = "verilog/rocket_clean.sv:199533.33-199533.78" *) 2'h3 : \copy1.div._divisorMSB_T_89 ;
  assign \copy1.div._divisorMSB_T_91  = \copy1.div.divisorMSB_useHi_13  ? (* src = "verilog/rocket_clean.sv:199534.33-199534.90" *) \copy1.div._divisorMSB_T_85  : \copy1.div._divisorMSB_T_90 ;
  assign \copy1.div._divisorMSB_T_96  = \copy1.div.divisor [6] ? (* src = "verilog/rocket_clean.sv:199539.33-199539.91" *) 2'h2 : { 1'h0, \copy1.div.divisor [5] };
  assign \copy1.div._divisorMSB_T_97  = \copy1.div.divisor [7] ? (* src = "verilog/rocket_clean.sv:199540.33-199540.78" *) 2'h3 : \copy1.div._divisorMSB_T_96 ;
  assign \copy1.div._divisorMSB_T_101  = \copy1.div.divisor [2] ? (* src = "verilog/rocket_clean.sv:199541.34-199541.92" *) 2'h2 : { 1'h0, \copy1.div.divisor [1] };
  assign \copy1.div._divisorMSB_T_102  = \copy1.div.divisor [3] ? (* src = "verilog/rocket_clean.sv:199542.34-199542.80" *) 2'h3 : \copy1.div._divisorMSB_T_101 ;
  assign \copy1.div._divisorMSB_T_103  = \copy1.div.divisorMSB_useHi_14  ? (* src = "verilog/rocket_clean.sv:199543.34-199543.92" *) \copy1.div._divisorMSB_T_97  : \copy1.div._divisorMSB_T_102 ;
  assign \copy1.div._divisorMSB_T_105  = \copy1.div.divisorMSB_useHi_12  ? (* src = "verilog/rocket_clean.sv:199545.34-199545.92" *) { \copy1.div.divisorMSB_useHi_13 , \copy1.div._divisorMSB_T_91  } : { \copy1.div.divisorMSB_useHi_14 , \copy1.div._divisorMSB_T_103  };
  assign \copy1.div._divisorMSB_T_107  = \copy1.div.divisorMSB_useHi_8  ? (* src = "verilog/rocket_clean.sv:199547.34-199547.91" *) { \copy1.div.divisorMSB_useHi_9 , \copy1.div._divisorMSB_T_79  } : { \copy1.div.divisorMSB_useHi_12 , \copy1.div._divisorMSB_T_105  };
  assign \copy1.div._divisorMSB_T_109  = \copy1.div.divisorMSB_useHi  ? (* src = "verilog/rocket_clean.sv:199549.34-199549.89" *) { \copy1.div.divisorMSB_useHi_1 , \copy1.div._divisorMSB_T_53  } : { \copy1.div.divisorMSB_useHi_8 , \copy1.div._divisorMSB_T_107  };
  assign \copy1.div._dividendMSB_T_4  = \copy1.div.remainder [62] ? (* src = "verilog/rocket_clean.sv:199563.33-199563.91" *) 2'h2 : { 1'h0, \copy1.div.remainder [61] };
  assign \copy1.div._dividendMSB_T_5  = \copy1.div.remainder [63] ? (* src = "verilog/rocket_clean.sv:199564.33-199564.78" *) 2'h3 : \copy1.div._dividendMSB_T_4 ;
  assign \copy1.div._dividendMSB_T_9  = \copy1.div.remainder [58] ? (* src = "verilog/rocket_clean.sv:199565.33-199565.91" *) 2'h2 : { 1'h0, \copy1.div.remainder [57] };
  assign \copy1.div._dividendMSB_T_10  = \copy1.div.remainder [59] ? (* src = "verilog/rocket_clean.sv:199566.34-199566.79" *) 2'h3 : \copy1.div._dividendMSB_T_9 ;
  assign \copy1.div._dividendMSB_T_11  = \copy1.div.dividendMSB_useHi_3  ? (* src = "verilog/rocket_clean.sv:199567.34-199567.92" *) \copy1.div._dividendMSB_T_5  : \copy1.div._dividendMSB_T_10 ;
  assign \copy1.div._dividendMSB_T_16  = \copy1.div.remainder [54] ? (* src = "verilog/rocket_clean.sv:199572.34-199572.92" *) 2'h2 : { 1'h0, \copy1.div.remainder [53] };
  assign \copy1.div._dividendMSB_T_17  = \copy1.div.remainder [55] ? (* src = "verilog/rocket_clean.sv:199573.34-199573.80" *) 2'h3 : \copy1.div._dividendMSB_T_16 ;
  assign \copy1.div._dividendMSB_T_21  = \copy1.div.remainder [50] ? (* src = "verilog/rocket_clean.sv:199574.34-199574.92" *) 2'h2 : { 1'h0, \copy1.div.remainder [49] };
  assign \copy1.div._dividendMSB_T_22  = \copy1.div.remainder [51] ? (* src = "verilog/rocket_clean.sv:199575.34-199575.80" *) 2'h3 : \copy1.div._dividendMSB_T_21 ;
  assign \copy1.div._dividendMSB_T_23  = \copy1.div.dividendMSB_useHi_4  ? (* src = "verilog/rocket_clean.sv:199576.34-199576.93" *) \copy1.div._dividendMSB_T_17  : \copy1.div._dividendMSB_T_22 ;
  assign \copy1.div._dividendMSB_T_25  = \copy1.div.dividendMSB_useHi_2  ? (* src = "verilog/rocket_clean.sv:199578.34-199578.93" *) { \copy1.div.dividendMSB_useHi_3 , \copy1.div._dividendMSB_T_11  } : { \copy1.div.dividendMSB_useHi_4 , \copy1.div._dividendMSB_T_23  };
  assign \copy1.div._dividendMSB_T_30  = \copy1.div.remainder [46] ? (* src = "verilog/rocket_clean.sv:199586.34-199586.92" *) 2'h2 : { 1'h0, \copy1.div.remainder [45] };
  assign \copy1.div._dividendMSB_T_31  = \copy1.div.remainder [47] ? (* src = "verilog/rocket_clean.sv:199587.34-199587.80" *) 2'h3 : \copy1.div._dividendMSB_T_30 ;
  assign \copy1.div._dividendMSB_T_35  = \copy1.div.remainder [42] ? (* src = "verilog/rocket_clean.sv:199588.34-199588.92" *) 2'h2 : { 1'h0, \copy1.div.remainder [41] };
  assign \copy1.div._dividendMSB_T_36  = \copy1.div.remainder [43] ? (* src = "verilog/rocket_clean.sv:199589.34-199589.80" *) 2'h3 : \copy1.div._dividendMSB_T_35 ;
  assign \copy1.div._dividendMSB_T_37  = \copy1.div.dividendMSB_useHi_6  ? (* src = "verilog/rocket_clean.sv:199590.34-199590.93" *) \copy1.div._dividendMSB_T_31  : \copy1.div._dividendMSB_T_36 ;
  assign \copy1.div._dividendMSB_T_42  = \copy1.div.remainder [38] ? (* src = "verilog/rocket_clean.sv:199595.34-199595.92" *) 2'h2 : { 1'h0, \copy1.div.remainder [37] };
  assign \copy1.div._dividendMSB_T_43  = \copy1.div.remainder [39] ? (* src = "verilog/rocket_clean.sv:199596.34-199596.80" *) 2'h3 : \copy1.div._dividendMSB_T_42 ;
  assign \copy1.div._dividendMSB_T_47  = \copy1.div.remainder [34] ? (* src = "verilog/rocket_clean.sv:199597.34-199597.92" *) 2'h2 : { 1'h0, \copy1.div.remainder [33] };
  assign \copy1.div._dividendMSB_T_48  = \copy1.div.remainder [35] ? (* src = "verilog/rocket_clean.sv:199598.34-199598.80" *) 2'h3 : \copy1.div._dividendMSB_T_47 ;
  assign \copy1.div._dividendMSB_T_49  = \copy1.div.dividendMSB_useHi_7  ? (* src = "verilog/rocket_clean.sv:199599.34-199599.93" *) \copy1.div._dividendMSB_T_43  : \copy1.div._dividendMSB_T_48 ;
  assign \copy1.div._dividendMSB_T_51  = \copy1.div.dividendMSB_useHi_5  ? (* src = "verilog/rocket_clean.sv:199601.34-199601.93" *) { \copy1.div.dividendMSB_useHi_6 , \copy1.div._dividendMSB_T_37  } : { \copy1.div.dividendMSB_useHi_7 , \copy1.div._dividendMSB_T_49  };
  assign \copy1.div._dividendMSB_T_53  = \copy1.div.dividendMSB_useHi_1  ? (* src = "verilog/rocket_clean.sv:199603.34-199603.93" *) { \copy1.div.dividendMSB_useHi_2 , \copy1.div._dividendMSB_T_25  } : { \copy1.div.dividendMSB_useHi_5 , \copy1.div._dividendMSB_T_51  };
  assign \copy1.div._dividendMSB_T_58  = \copy1.div.remainder [30] ? (* src = "verilog/rocket_clean.sv:199614.34-199614.94" *) 2'h2 : { 1'h0, \copy1.div.remainder [29] };
  assign \copy1.div._dividendMSB_T_59  = \copy1.div.remainder [31] ? (* src = "verilog/rocket_clean.sv:199615.34-199615.81" *) 2'h3 : \copy1.div._dividendMSB_T_58 ;
  assign \copy1.div._dividendMSB_T_63  = \copy1.div.remainder [26] ? (* src = "verilog/rocket_clean.sv:199616.34-199616.94" *) 2'h2 : { 1'h0, \copy1.div.remainder [25] };
  assign \copy1.div._dividendMSB_T_64  = \copy1.div.remainder [27] ? (* src = "verilog/rocket_clean.sv:199617.34-199617.81" *) 2'h3 : \copy1.div._dividendMSB_T_63 ;
  assign \copy1.div._dividendMSB_T_65  = \copy1.div.dividendMSB_useHi_10  ? (* src = "verilog/rocket_clean.sv:199618.34-199618.94" *) \copy1.div._dividendMSB_T_59  : \copy1.div._dividendMSB_T_64 ;
  assign \copy1.div._dividendMSB_T_70  = \copy1.div.remainder [22] ? (* src = "verilog/rocket_clean.sv:199623.34-199623.94" *) 2'h2 : { 1'h0, \copy1.div.remainder [21] };
  assign \copy1.div._dividendMSB_T_71  = \copy1.div.remainder [23] ? (* src = "verilog/rocket_clean.sv:199624.34-199624.81" *) 2'h3 : \copy1.div._dividendMSB_T_70 ;
  assign \copy1.div._dividendMSB_T_75  = \copy1.div.remainder [18] ? (* src = "verilog/rocket_clean.sv:199625.34-199625.94" *) 2'h2 : { 1'h0, \copy1.div.remainder [17] };
  assign \copy1.div._dividendMSB_T_76  = \copy1.div.remainder [19] ? (* src = "verilog/rocket_clean.sv:199626.34-199626.81" *) 2'h3 : \copy1.div._dividendMSB_T_75 ;
  assign \copy1.div._dividendMSB_T_77  = \copy1.div.dividendMSB_useHi_11  ? (* src = "verilog/rocket_clean.sv:199627.34-199627.94" *) \copy1.div._dividendMSB_T_71  : \copy1.div._dividendMSB_T_76 ;
  assign \copy1.div._dividendMSB_T_79  = \copy1.div.dividendMSB_useHi_9  ? (* src = "verilog/rocket_clean.sv:199629.34-199629.93" *) { \copy1.div.dividendMSB_useHi_10 , \copy1.div._dividendMSB_T_65  } : { \copy1.div.dividendMSB_useHi_11 , \copy1.div._dividendMSB_T_77  };
  assign \copy1.div._dividendMSB_T_84  = \copy1.div.remainder [14] ? (* src = "verilog/rocket_clean.sv:199637.34-199637.94" *) 2'h2 : { 1'h0, \copy1.div.remainder [13] };
  assign \copy1.div._dividendMSB_T_85  = \copy1.div.remainder [15] ? (* src = "verilog/rocket_clean.sv:199638.34-199638.81" *) 2'h3 : \copy1.div._dividendMSB_T_84 ;
  assign \copy1.div._dividendMSB_T_89  = \copy1.div.remainder [10] ? (* src = "verilog/rocket_clean.sv:199639.34-199639.94" *) 2'h2 : { 1'h0, \copy1.div.remainder [9] };
  assign \copy1.div._dividendMSB_T_90  = \copy1.div.remainder [11] ? (* src = "verilog/rocket_clean.sv:199640.34-199640.81" *) 2'h3 : \copy1.div._dividendMSB_T_89 ;
  assign \copy1.div._dividendMSB_T_91  = \copy1.div.dividendMSB_useHi_13  ? (* src = "verilog/rocket_clean.sv:199641.34-199641.94" *) \copy1.div._dividendMSB_T_85  : \copy1.div._dividendMSB_T_90 ;
  assign \copy1.div._dividendMSB_T_96  = \copy1.div.remainder [6] ? (* src = "verilog/rocket_clean.sv:199646.34-199646.94" *) 2'h2 : { 1'h0, \copy1.div.remainder [5] };
  assign \copy1.div._dividendMSB_T_97  = \copy1.div.remainder [7] ? (* src = "verilog/rocket_clean.sv:199647.34-199647.81" *) 2'h3 : \copy1.div._dividendMSB_T_96 ;
  assign \copy1.div._dividendMSB_T_101  = \copy1.div.remainder [2] ? (* src = "verilog/rocket_clean.sv:199648.35-199648.95" *) 2'h2 : { 1'h0, \copy1.div.remainder [1] };
  assign \copy1.div._dividendMSB_T_102  = \copy1.div.remainder [3] ? (* src = "verilog/rocket_clean.sv:199649.35-199649.83" *) 2'h3 : \copy1.div._dividendMSB_T_101 ;
  assign \copy1.div._dividendMSB_T_103  = \copy1.div.dividendMSB_useHi_14  ? (* src = "verilog/rocket_clean.sv:199650.35-199650.96" *) \copy1.div._dividendMSB_T_97  : \copy1.div._dividendMSB_T_102 ;
  assign \copy1.div._dividendMSB_T_105  = \copy1.div.dividendMSB_useHi_12  ? (* src = "verilog/rocket_clean.sv:199652.35-199652.96" *) { \copy1.div.dividendMSB_useHi_13 , \copy1.div._dividendMSB_T_91  } : { \copy1.div.dividendMSB_useHi_14 , \copy1.div._dividendMSB_T_103  };
  assign \copy1.div._dividendMSB_T_107  = \copy1.div.dividendMSB_useHi_8  ? (* src = "verilog/rocket_clean.sv:199654.35-199654.95" *) { \copy1.div.dividendMSB_useHi_9 , \copy1.div._dividendMSB_T_79  } : { \copy1.div.dividendMSB_useHi_12 , \copy1.div._dividendMSB_T_105  };
  assign \copy1.div._dividendMSB_T_109  = \copy1.div.dividendMSB_useHi  ? (* src = "verilog/rocket_clean.sv:199656.35-199656.93" *) { \copy1.div.dividendMSB_useHi_1 , \copy1.div._dividendMSB_T_53  } : { \copy1.div.dividendMSB_useHi_8 , \copy1.div._dividendMSB_T_107  };
  assign \copy1.div._GEN_16  = \copy1.div.eOut_1  ? (* src = "verilog/rocket_clean.sv:199663.26-199663.71" *) { 2'h0, \copy1.div._remainder_T_4  } : { \copy1.div._unrolls_T_2 , \copy1.div.remainder [63:0], \copy1.div._unrolls_T_4  };
  assign \copy1.div._count_T_8  = _1317_ ? (* src = "verilog/rocket_clean.sv:199666.27-199666.55" *) 3'h4 : 3'h0;
  assign \copy1.div.loOut  = _1318_ ? (* src = "verilog/rocket_clean.sv:199671.23-199671.71" *) \copy1.div.result [63:32] : \copy1.div.result [31:0];
  assign \copy1.div._hiOut_T_4  = \copy1.div.loOut [31] ? (* src = "verilog/rocket_clean.sv:199672.28-199672.60" *) 32'd4294967295 : 32'd0;
  assign \copy1.div.hiOut  = \copy1.div.req_dw  ? (* src = "verilog/rocket_clean.sv:199673.23-199673.60" *) \copy1.div.result [63:32] : \copy1.div._hiOut_T_4 ;
  assign \copy1.ibuf._valid_T  = 1'h1 << (* src = "verilog/rocket_clean.sv:196834.25-196834.39" *) \copy1.ibuf._nValid_T ;
  assign \copy1.ibuf.io_inst_0_valid  = \copy1.ibuf._valid_T  - (* src = "verilog/rocket_clean.sv:196835.27-196835.42" *) 1'h1;
  assign \copy1.ibuf._nValid_T  = \copy1.ibuf.io_imem_valid  ? (* src = "verilog/rocket_clean.sv:196824.26-196824.52" *) 1'h1 : 1'h0;
  assign \copy1.ibuf.io_inst_0_bits_replay  = \copy1.ibuf.io_imem_bits_replay  ? (* src = "verilog/rocket_clean.sv:196838.26-196838.69" *) \copy1.ibuf.io_inst_0_valid  : 1'h0;
  assign \copy2.mem_br_target  = $signed(\copy2.mem_reg_pc ) + (* src = "verilog/rocket_clean.sv:200476.31-200476.70" *) $signed(\copy2._mem_br_target_T_8 );
  assign \copy2._T_96  = \copy2.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:200443.17-200443.43" *) \copy2.wb_ctrl_mem ;
  assign \copy2._T_97  = \copy2._T_96  & (* src = "verilog/rocket_clean.sv:200444.17-200444.67" *) \copy2.io_dmem_s2_xcpt_pf_st ;
  assign \copy2._T_99  = \copy2._T_96  & (* src = "verilog/rocket_clean.sv:200445.17-200445.46" *) \copy2.io_dmem_s2_xcpt_pf_ld ;
  assign \copy2._T_105  = \copy2._T_96  & (* src = "verilog/rocket_clean.sv:200446.18-200446.47" *) \copy2.io_dmem_s2_xcpt_ae_st ;
  assign \copy2._T_107  = \copy2._T_96  & (* src = "verilog/rocket_clean.sv:200447.18-200447.47" *) \copy2.io_dmem_s2_xcpt_ae_ld ;
  assign \copy2._T_109  = \copy2._T_96  & (* src = "verilog/rocket_clean.sv:200448.18-200448.47" *) \copy2.io_dmem_s2_xcpt_ma_st ;
  assign \copy2._T_111  = \copy2._T_96  & (* src = "verilog/rocket_clean.sv:200449.18-200449.47" *) \copy2.io_dmem_s2_xcpt_ma_ld ;
  assign \copy2._mem_br_target_T_1  = \copy2.mem_ctrl_branch  & (* src = "verilog/rocket_clean.sv:200458.30-200458.60" *) \copy2.mem_br_taken ;
  assign _1443_ = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:200481.23-200481.52" *) \copy2._take_pc_mem_T ;
  assign \copy2.take_pc_mem  = _1443_ & (* src = "verilog/rocket_clean.sv:200481.23-200481.87" *) _1604_;
  assign \copy2.id_csr_ren  = \copy2._id_csr_en_T_3  & (* src = "verilog/rocket_clean.sv:200933.22-200933.75" *) \copy2.id_bypass_src_0_0 ;
  assign _1444_ = \copy2.id_csr_en  & (* src = "verilog/rocket_clean.sv:200935.41-200935.64" *) \copy2._id_csr_flush_T ;
  assign _1445_ = _1444_ & (* src = "verilog/rocket_clean.sv:200935.41-200935.94" *) \copy2.csr_io_decode_0_write_flush ;
  assign \copy2._id_illegal_insn_T_4  = \copy2.id_ctrl_decoder_21  & (* src = "verilog/rocket_clean.sv:200936.32-200936.75" *) _1568_;
  assign \copy2._id_illegal_insn_T_8  = \copy2.id_ctrl_decoder_26  & (* src = "verilog/rocket_clean.sv:200938.32-200938.74" *) _1570_;
  assign \copy2._id_illegal_insn_T_11  = \copy2.id_ctrl_decoder_1  & (* src = "verilog/rocket_clean.sv:200940.33-200940.101" *) _1833_;
  assign \copy2._id_illegal_insn_T_15  = \copy2.id_ctrl_decoder_27  & (* src = "verilog/rocket_clean.sv:200942.33-200942.75" *) _1571_;
  assign _1446_ = \copy2._id_csr_flush_T  & (* src = "verilog/rocket_clean.sv:200945.77-200946.34" *) \copy2.csr_io_decode_0_write_illegal ;
  assign \copy2._id_illegal_insn_T_42  = \copy2.id_csr_en  & (* src = "verilog/rocket_clean.sv:200945.33-200946.35" *) _1834_;
  assign \copy2._id_illegal_insn_T_45  = \copy2.id_system_insn  & (* src = "verilog/rocket_clean.sv:200948.33-200948.80" *) \copy2.csr_io_decode_0_system_illegal ;
  assign _1447_ = \copy2.id_ctrl_decoder_26  & (* src = "verilog/rocket_clean.sv:200953.46-200953.76" *) \copy2.csr_io_decode_0_inst [26];
  assign _1448_ = \copy2.id_ctrl_decoder_26  & (* src = "verilog/rocket_clean.sv:200956.41-200956.71" *) \copy2.csr_io_decode_0_inst [25];
  assign _1449_ = \copy2.id_reg_fence  & (* src = "verilog/rocket_clean.sv:200956.95-200957.23" *) \copy2.id_ctrl_decoder_14 ;
  assign \copy2.id_do_fence_x9  = \copy2.id_mem_busy  & (* src = "verilog/rocket_clean.sv:200956.26-200957.24" *) _1836_;
  assign \copy2._T_29  = \copy2.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:200967.17-200967.43" *) \copy2.ex_ctrl_wxd ;
  assign \copy2._T_30  = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:200968.17-200968.45" *) \copy2.mem_ctrl_wxd ;
  assign \copy2._T_32  = \copy2._T_30  & (* src = "verilog/rocket_clean.sv:200969.17-200969.61" *) _1573_;
  assign \copy2.id_bypass_src_0_1  = \copy2._T_29  & (* src = "verilog/rocket_clean.sv:200971.29-200971.58" *) _1518_;
  assign \copy2.id_bypass_src_0_2  = \copy2._T_32  & (* src = "verilog/rocket_clean.sv:200972.29-200972.59" *) _1519_;
  assign \copy2.id_bypass_src_0_3  = \copy2._T_30  & (* src = "verilog/rocket_clean.sv:200973.29-200973.59" *) _1519_;
  assign \copy2.id_bypass_src_1_1  = \copy2._T_29  & (* src = "verilog/rocket_clean.sv:200975.29-200975.58" *) _1520_;
  assign \copy2.id_bypass_src_1_2  = \copy2._T_32  & (* src = "verilog/rocket_clean.sv:200976.29-200976.59" *) _1521_;
  assign \copy2.id_bypass_src_1_3  = \copy2._T_30  & (* src = "verilog/rocket_clean.sv:200977.29-200977.59" *) _1521_;
  assign \copy2._ex_imm_b0_T_6  = \copy2._ex_imm_sign_T  & (* src = "verilog/rocket_clean.sv:201010.26-201010.58" *) \copy2.ex_reg_inst [15];
  assign _1450_ = _1560_ & (* src = "verilog/rocket_clean.sv:201014.32-201014.81" *) _1561_;
  assign \copy2._T_145  = \copy2.id_ctrl_decoder_7  & (* src = "verilog/rocket_clean.sv:201027.18-201027.55" *) \copy2._T_144 ;
  assign \copy2._T_147  = \copy2.id_ctrl_decoder_6  & (* src = "verilog/rocket_clean.sv:201030.18-201030.55" *) \copy2._T_146 ;
  assign \copy2._T_149  = \copy2.id_ctrl_decoder_22  & (* src = "verilog/rocket_clean.sv:201032.18-201032.55" *) _1562_;
  assign _1451_ = \copy2._T_145  & (* src = "verilog/rocket_clean.sv:201034.31-201034.57" *) \copy2._data_hazard_ex_T ;
  assign _1452_ = \copy2._T_147  & (* src = "verilog/rocket_clean.sv:201034.60-201034.88" *) \copy2._data_hazard_ex_T_2 ;
  assign _1453_ = \copy2._T_149  & (* src = "verilog/rocket_clean.sv:201034.91-201034.119" *) \copy2._data_hazard_ex_T_4 ;
  assign \copy2.data_hazard_ex  = \copy2.ex_ctrl_wxd  & (* src = "verilog/rocket_clean.sv:201035.26-201035.59" *) \copy2._data_hazard_ex_T_7 ;
  assign _1454_ = \copy2.io_fpu_dec_ren1  & (* src = "verilog/rocket_clean.sv:201038.35-201038.70" *) \copy2._data_hazard_ex_T ;
  assign _1455_ = \copy2.io_fpu_dec_ren2  & (* src = "verilog/rocket_clean.sv:201038.73-201038.110" *) \copy2._data_hazard_ex_T_2 ;
  assign _1456_ = \copy2.io_fpu_dec_ren3  & (* src = "verilog/rocket_clean.sv:201039.5-201039.45" *) \copy2._fp_data_hazard_ex_T_4 ;
  assign _1457_ = \copy2.io_fpu_dec_wen  & (* src = "verilog/rocket_clean.sv:201039.48-201039.84" *) \copy2._data_hazard_ex_T_4 ;
  assign \copy2.fp_data_hazard_ex  = \copy2.ex_ctrl_wfd  & (* src = "verilog/rocket_clean.sv:201040.29-201040.66" *) \copy2._fp_data_hazard_ex_T_10 ;
  assign _1458_ = \copy2.data_hazard_ex  & (* src = "verilog/rocket_clean.sv:201041.40-201041.73" *) \copy2.ex_cannot_bypass ;
  assign \copy2.id_ex_hazard  = \copy2.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:201041.24-201041.94" *) _1848_;
  assign _1459_ = \copy2._T_145  & (* src = "verilog/rocket_clean.sv:201045.32-201045.59" *) \copy2._data_hazard_mem_T ;
  assign _1460_ = \copy2._T_147  & (* src = "verilog/rocket_clean.sv:201045.62-201045.91" *) \copy2._data_hazard_mem_T_2 ;
  assign _1461_ = \copy2._T_149  & (* src = "verilog/rocket_clean.sv:201045.94-201046.25" *) \copy2._data_hazard_mem_T_4 ;
  assign \copy2.data_hazard_mem  = \copy2.mem_ctrl_wxd  & (* src = "verilog/rocket_clean.sv:201047.27-201047.62" *) \copy2._data_hazard_mem_T_7 ;
  assign _1462_ = \copy2.mem_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201048.52-201048.86" *) \copy2.mem_reg_slow_bypass ;
  assign _1463_ = \copy2.io_fpu_dec_ren1  & (* src = "verilog/rocket_clean.sv:201050.36-201050.72" *) \copy2._data_hazard_mem_T ;
  assign _1464_ = \copy2.io_fpu_dec_ren2  & (* src = "verilog/rocket_clean.sv:201050.75-201050.113" *) \copy2._data_hazard_mem_T_2 ;
  assign _1465_ = \copy2.io_fpu_dec_ren3  & (* src = "verilog/rocket_clean.sv:201051.5-201051.46" *) \copy2._fp_data_hazard_mem_T_4 ;
  assign _1466_ = \copy2.io_fpu_dec_wen  & (* src = "verilog/rocket_clean.sv:201051.49-201051.86" *) \copy2._data_hazard_mem_T_4 ;
  assign \copy2.fp_data_hazard_mem  = \copy2.mem_ctrl_wfd  & (* src = "verilog/rocket_clean.sv:201052.30-201052.69" *) \copy2._fp_data_hazard_mem_T_10 ;
  assign _1467_ = \copy2.data_hazard_mem  & (* src = "verilog/rocket_clean.sv:201053.42-201053.77" *) \copy2.mem_cannot_bypass ;
  assign \copy2.id_mem_hazard  = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201053.25-201053.99" *) _1854_;
  assign _1468_ = \copy2._T_145  & (* src = "verilog/rocket_clean.sv:201057.31-201057.57" *) \copy2._data_hazard_wb_T ;
  assign _1469_ = \copy2._T_147  & (* src = "verilog/rocket_clean.sv:201057.60-201057.88" *) \copy2._data_hazard_wb_T_2 ;
  assign _1470_ = \copy2._T_149  & (* src = "verilog/rocket_clean.sv:201057.91-201057.119" *) \copy2._data_hazard_wb_T_4 ;
  assign \copy2.data_hazard_wb  = \copy2.wb_ctrl_wxd  & (* src = "verilog/rocket_clean.sv:201058.26-201058.59" *) \copy2._data_hazard_wb_T_7 ;
  assign \copy2.wb_dcache_miss  = \copy2.wb_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201059.26-201059.59" *) _1574_;
  assign _1471_ = \copy2.io_fpu_dec_ren1  & (* src = "verilog/rocket_clean.sv:201062.35-201062.70" *) \copy2._data_hazard_wb_T ;
  assign _1472_ = \copy2.io_fpu_dec_ren2  & (* src = "verilog/rocket_clean.sv:201062.73-201062.110" *) \copy2._data_hazard_wb_T_2 ;
  assign _1473_ = \copy2.io_fpu_dec_ren3  & (* src = "verilog/rocket_clean.sv:201063.5-201063.45" *) \copy2._fp_data_hazard_wb_T_4 ;
  assign _1474_ = \copy2.io_fpu_dec_wen  & (* src = "verilog/rocket_clean.sv:201063.48-201063.84" *) \copy2._data_hazard_wb_T_4 ;
  assign \copy2.fp_data_hazard_wb  = \copy2.wb_ctrl_wfd  & (* src = "verilog/rocket_clean.sv:201064.29-201064.66" *) \copy2._fp_data_hazard_wb_T_10 ;
  assign _1475_ = \copy2.data_hazard_wb  & (* src = "verilog/rocket_clean.sv:201065.40-201065.70" *) \copy2.wb_set_sboard ;
  assign \copy2.id_wb_hazard  = \copy2.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201065.24-201065.91" *) _1858_;
  assign \copy2.dmem_resp_valid  = \copy2.io_dmem_resp_valid  & (* src = "verilog/rocket_clean.sv:201069.27-201069.74" *) \copy2.io_dmem_resp_bits_has_data ;
  assign \copy2.dmem_resp_replay  = \copy2.dmem_resp_valid  & (* src = "verilog/rocket_clean.sv:201070.28-201070.70" *) \copy2.io_dmem_resp_bits_replay ;
  assign \copy2.ll_wen_x2  = \copy2.div_io_resp_ready  & (* src = "verilog/rocket_clean.sv:201072.21-201072.58" *) \copy2.div_io_resp_valid ;
  assign _1476_ = \copy2.dmem_resp_replay  & (* src = "verilog/rocket_clean.sv:201073.18-201073.50" *) \copy2.dmem_resp_xpu ;
  assign \copy2._id_sboard_hazard_T_3  = \copy2.ll_wen  & (* src = "verilog/rocket_clean.sv:201076.33-201076.63" *) _1533_;
  assign \copy2._id_sboard_hazard_T_5  = \copy2._id_sboard_hazard_T  & (* src = "verilog/rocket_clean.sv:201077.33-201077.80" *) _1575_;
  assign \copy2._id_sboard_hazard_T_10  = \copy2.ll_wen  & (* src = "verilog/rocket_clean.sv:201079.34-201079.64" *) _1534_;
  assign \copy2._id_sboard_hazard_T_12  = \copy2._id_sboard_hazard_T_7  & (* src = "verilog/rocket_clean.sv:201080.34-201080.84" *) _1576_;
  assign \copy2._id_sboard_hazard_T_17  = \copy2.ll_wen  & (* src = "verilog/rocket_clean.sv:201082.34-201082.63" *) _1535_;
  assign \copy2._id_sboard_hazard_T_19  = \copy2._id_sboard_hazard_T_14  & (* src = "verilog/rocket_clean.sv:201083.34-201083.85" *) _1577_;
  assign _1477_ = \copy2._T_145  & (* src = "verilog/rocket_clean.sv:201084.28-201084.58" *) \copy2._id_sboard_hazard_T_5 ;
  assign _1478_ = \copy2._T_147  & (* src = "verilog/rocket_clean.sv:201084.61-201084.92" *) \copy2._id_sboard_hazard_T_12 ;
  assign _1479_ = \copy2._T_149  & (* src = "verilog/rocket_clean.sv:201084.95-201085.27" *) \copy2._id_sboard_hazard_T_19 ;
  assign \copy2._ctrl_stalld_T_5  = \copy2.csr_io_singleStep  & (* src = "verilog/rocket_clean.sv:201086.28-201086.93" *) _1861_;
  assign _1480_ = \copy2.id_csr_en  & (* src = "verilog/rocket_clean.sv:201088.28-201088.62" *) \copy2.csr_io_decode_0_fp_csr ;
  assign \copy2._ctrl_stalld_T_9  = _1480_ & (* src = "verilog/rocket_clean.sv:201088.28-201088.81" *) _1578_;
  assign _1481_ = \copy2.io_fpu_dec_ren1  & (* src = "verilog/rocket_clean.sv:201095.24-201095.63" *) \copy2._id_stall_fpu_T_18 ;
  assign _1482_ = \copy2.io_fpu_dec_ren2  & (* src = "verilog/rocket_clean.sv:201095.66-201095.105" *) \copy2._id_stall_fpu_T_21 ;
  assign _1483_ = \copy2.io_fpu_dec_ren3  & (* src = "verilog/rocket_clean.sv:201096.5-201096.44" *) \copy2._id_stall_fpu_T_24 ;
  assign _1484_ = \copy2.io_fpu_dec_wen  & (* src = "verilog/rocket_clean.sv:201096.47-201096.85" *) \copy2._id_stall_fpu_T_27 ;
  assign \copy2._ctrl_stalld_T_11  = \copy2.id_ctrl_decoder_1  & (* src = "verilog/rocket_clean.sv:201097.29-201097.61" *) \copy2.id_stall_fpu ;
  assign \copy2.dcache_blocked  = \copy2.blocked  & (* src = "verilog/rocket_clean.sv:201101.26-201101.55" *) \copy2._dcache_blocked_T ;
  assign \copy2._ctrl_stalld_T_13  = \copy2.id_ctrl_decoder_14  & (* src = "verilog/rocket_clean.sv:201102.29-201102.64" *) \copy2.dcache_blocked ;
  assign \copy2.wb_wxd  = \copy2.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201104.18-201104.44" *) \copy2.wb_ctrl_wxd ;
  assign _1485_ = \copy2.div_io_resp_valid  & (* src = "verilog/rocket_clean.sv:201106.72-201106.99" *) \copy2._ctrl_stalld_T_17 ;
  assign \copy2._ctrl_stalld_T_22  = \copy2.id_ctrl_decoder_21  & (* src = "verilog/rocket_clean.sv:201106.29-201106.120" *) _1868_;
  assign \copy2._ex_reg_replay_T_1  = \copy2._ex_reg_replay_T  & (* src = "verilog/rocket_clean.sv:201115.30-201115.68" *) \copy2.ibuf_io_inst_0_valid ;
  assign _1486_ = \copy2.id_ctrl_decoder_25  & (* src = "verilog/rocket_clean.sv:201116.18-201116.60" *) _1536_;
  assign _1487_ = \copy2.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201129.20-201129.52" *) _1581_;
  assign \copy2.csr_io_retire  = _1487_ & (* src = "verilog/rocket_clean.sv:201129.20-201129.63" *) _1582_;
  assign \copy2.wb_wen  = \copy2.csr_io_retire  & (* src = "verilog/rocket_clean.sv:201130.18-201130.40" *) \copy2.wb_ctrl_wxd ;
  assign _1488_ = \copy2.dmem_resp_valid  & (* src = "verilog/rocket_clean.sv:201138.26-201138.57" *) \copy2.dmem_resp_xpu ;
  assign _1489_ = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201148.23-201148.54" *) \copy2.data_hazard_mem ;
  assign \copy2.id_load_use  = _1489_ & (* src = "verilog/rocket_clean.sv:201148.23-201148.69" *) \copy2.mem_ctrl_mem ;
  assign \copy2._replay_ex_structural_T_3  = \copy2.ex_ctrl_div  & (* src = "verilog/rocket_clean.sv:201150.37-201150.68" *) _1583_;
  assign _1490_ = \copy2.ex_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201151.32-201151.64" *) \copy2._replay_ex_structural_T ;
  assign \copy2.replay_ex_load_use  = \copy2.wb_dcache_miss  & (* src = "verilog/rocket_clean.sv:201152.30-201152.62" *) \copy2.ex_reg_load_use ;
  assign _1491_ = \copy2.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:201153.37-201153.95" *) _1878_;
  assign \copy2.ex_sfence  = \copy2.ex_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201157.21-201157.115" *) _1881_;
  assign _1492_ = \copy2._id_illegal_insn_T_18  & (* src = "verilog/rocket_clean.sv:201160.30-201160.64" *) \copy2._mem_npc_T_4 [1];
  assign \copy2.mem_npc_misaligned  = _1492_ & (* src = "verilog/rocket_clean.sv:201160.30-201160.82" *) _1585_;
  assign _1493_ = \copy2._take_pc_mem_T  & (* src = "verilog/rocket_clean.sv:201161.31-201161.84" *) _1973_;
  assign _1494_ = \copy2.ex_ctrl_jalr  & (* src = "verilog/rocket_clean.sv:201193.19-201193.53" *) \copy2.bpu_io_status_debug ;
  assign _1495_ = \copy2.mem_reg_load  & (* src = "verilog/rocket_clean.sv:201195.26-201195.55" *) \copy2.bpu_io_xcpt_ld ;
  assign _1496_ = \copy2.mem_reg_store  & (* src = "verilog/rocket_clean.sv:201195.58-201195.88" *) \copy2.bpu_io_xcpt_st ;
  assign _1497_ = \copy2.mem_reg_load  & (* src = "verilog/rocket_clean.sv:201196.32-201196.62" *) \copy2.bpu_io_debug_ld ;
  assign _1498_ = \copy2.mem_reg_store  & (* src = "verilog/rocket_clean.sv:201196.65-201196.96" *) \copy2.bpu_io_debug_st ;
  assign \copy2._T_75  = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201200.17-201200.51" *) \copy2.mem_npc_misaligned ;
  assign \copy2._T_76  = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201201.17-201201.46" *) \copy2.mem_ldst_xcpt ;
  assign \copy2.dcache_kill_mem  = \copy2._T_30  & (* src = "verilog/rocket_clean.sv:201204.27-201204.54" *) \copy2.io_dmem_replay_next ;
  assign _1499_ = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201205.24-201205.51" *) \copy2.mem_ctrl_fp ;
  assign \copy2.fpu_kill_mem  = _1499_ & (* src = "verilog/rocket_clean.sv:201205.24-201205.69" *) \copy2.io_fpu_nack_mem ;
  assign \copy2.tval_valid  = \copy2.csr_io_exception  & (* src = "verilog/rocket_clean.sv:201226.22-201226.59" *) _1901_;
  assign \copy2._T_153  = { \copy2._r [31:1], 1'h0 } & (* src = "verilog/rocket_clean.sv:201238.24-201238.34" *) \copy2._T_152 ;
  assign \copy2._T_155  = \copy2.wb_set_sboard  & (* src = "verilog/rocket_clean.sv:201239.18-201239.40" *) \copy2.wb_wen ;
  assign _1500_ = \copy2.wb_dcache_miss  & (* src = "verilog/rocket_clean.sv:201244.30-201244.58" *) \copy2.wb_ctrl_wfd ;
  assign \copy2._id_stall_fpu_T_2  = _1903_ & (* src = "verilog/rocket_clean.sv:201244.29-201244.90" *) \copy2.csr_io_retire ;
  assign \copy2._id_stall_fpu_T_7  = \copy2.dmem_resp_replay  & (* src = "verilog/rocket_clean.sv:201247.29-201247.72" *) \copy2.io_dmem_resp_bits_tag [0];
  assign \copy2._id_stall_fpu_T_11  = \copy2._id_stall_fpu_T_5  & (* src = "verilog/rocket_clean.sv:201251.36-201251.74" *) \copy2._id_stall_fpu_T_10 ;
  assign \copy2._id_stall_fpu_T_16  = \copy2._id_stall_fpu_T_11  & (* src = "verilog/rocket_clean.sv:201256.36-201256.75" *) \copy2._id_stall_fpu_T_15 ;
  assign _1501_ = \copy2.mem_ctrl_jalr  & (* src = "verilog/rocket_clean.sv:201261.54-201261.114" *) _1548_;
  assign \copy2.io_imem_sfence_valid  = \copy2.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201537.33-201537.61" *) \copy2.wb_reg_sfence ;
  assign \copy2.io_imem_bht_update_valid  = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201542.37-201542.69" *) \copy2._wb_reg_replay_T ;
  assign _1502_ = \copy2.io_imem_bht_update_valid  & (* src = "verilog/rocket_clean.sv:201542.37-201542.85" *) \copy2.mem_wrong_npc ;
  assign \copy2.io_imem_btb_update_valid  = _1502_ & (* src = "verilog/rocket_clean.sv:201542.37-201542.114" *) _1908_;
  assign _1503_ = \copy2._io_imem_btb_update_bits_cfiType_T  & (* src = "verilog/rocket_clean.sv:201547.44-201547.89" *) \copy2.mem_reg_inst [7];
  assign _1504_ = \copy2.wb_reg_valid  & (* src = "verilog/rocket_clean.sv:201555.33-201555.63" *) \copy2.wb_ctrl_fence_i ;
  assign \copy2.io_imem_flush_icache  = _1504_ & (* src = "verilog/rocket_clean.sv:201555.33-201555.82" *) _1590_;
  assign \copy2.io_dmem_req_valid  = \copy2.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:201556.30-201556.56" *) \copy2.ex_ctrl_mem ;
  assign \copy2.io_fpu_dmem_resp_val  = \copy2.dmem_resp_valid  & (* src = "verilog/rocket_clean.sv:201636.33-201636.75" *) \copy2.io_dmem_resp_bits_tag [0];
  assign \copy2.io_fpu_valid  = \copy2._ex_reg_valid_T  & (* src = "verilog/rocket_clean.sv:201640.25-201640.60" *) \copy2.id_ctrl_decoder_1 ;
  assign \copy2.csr_io_rw_cmd  = \copy2.wb_ctrl_csr  & (* src = "verilog/rocket_clean.sv:201663.26-201663.58" *) \copy2._csr_io_rw_cmd_T_1 ;
  assign _1505_ = \copy2.tval_dmem_addr  & (* src = "verilog/rocket_clean.sv:201671.34-201671.67" *) \copy2.wb_reg_hls_or_dv ;
  assign \copy2.csr_io_gva  = \copy2.csr_io_exception  & (* src = "verilog/rocket_clean.sv:201671.23-201671.68" *) _1505_;
  assign \copy2.div_io_req_valid  = \copy2.ex_reg_valid  & (* src = "verilog/rocket_clean.sv:201694.29-201694.55" *) \copy2.ex_ctrl_div ;
  assign \copy2.div_io_kill  = \copy2.killm_common  & (* src = "verilog/rocket_clean.sv:201700.24-201700.54" *) \copy2.div_io_kill_REG ;
  assign _1506_ = \copy2.id_system_insn  & (* src = "verilog/rocket_clean.sv:201786.11-201786.46" *) \copy2.id_ctrl_decoder_14 ;
  assign _1507_ = \copy2.mem_reg_valid  & (* src = "verilog/rocket_clean.sv:201797.11-201797.45" *) \copy2.mem_reg_flush_pipe ;
  assign _1394_ = \copy2._ex_reg_replay_T_1  & (* src = "verilog/rocket_clean.sv:201897.30-201897.67" *) \copy2.csr_io_interrupt ;
  assign _1393_ = \copy2._ex_reg_valid_T  & (* src = "verilog/rocket_clean.sv:201905.20-201905.45" *) \copy2.id_xcpt ;
  assign _1386_ = \copy2._ex_reg_replay_T_1  & (* src = "verilog/rocket_clean.sv:201919.22-201919.89" *) \copy2.ibuf_io_inst_0_bits_replay ;
  assign _1426_ = \copy2._ex_reg_replay_T  & (* src = "verilog/rocket_clean.sv:201933.31-201933.71" *) \copy2.ex_reg_xcpt_interrupt ;
  assign _1425_ = \copy2._mem_reg_valid_T  & (* src = "verilog/rocket_clean.sv:201945.21-201945.47" *) \copy2.ex_xcpt ;
  assign _1419_ = \copy2._ex_reg_replay_T  & (* src = "verilog/rocket_clean.sv:201946.23-201946.51" *) \copy2.replay_ex ;
  assign _1508_ = \copy2.ex_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201964.25-201964.57" *) \copy2._mem_reg_load_T_24 ;
  assign _1509_ = \copy2.ex_ctrl_mem  & (* src = "verilog/rocket_clean.sv:201969.26-201969.59" *) \copy2._mem_reg_store_T_22 ;
  assign _1510_ = \copy2.ex_ctrl_rxs2  & (* src = "verilog/rocket_clean.sv:202004.13-202004.53" *) _1915_;
  assign _1442_ = \copy2.mem_xcpt  & (* src = "verilog/rocket_clean.sv:202019.20-202019.47" *) \copy2._wb_reg_replay_T ;
  assign _1439_ = \copy2.replay_mem  & (* src = "verilog/rocket_clean.sv:202020.22-202020.46" *) \copy2._wb_reg_replay_T ;
  assign _1434_ = \copy2._wb_reg_valid_T  & (* src = "verilog/rocket_clean.sv:202021.26-202021.62" *) \copy2.mem_reg_flush_pipe ;
  assign _1511_ = \copy2._take_pc_mem_T  & (* src = "verilog/rocket_clean.sv:202045.11-202045.39" *) \copy2.mem_ctrl_fp ;
  assign _1512_ = _1511_ & (* src = "verilog/rocket_clean.sv:202045.11-202045.54" *) \copy2.mem_ctrl_wxd ;
  assign _1513_ = \copy2.id_ctrl_decoder_7  & (* src = "verilog/rocket_clean.sv:202071.20-202071.50" *) _1591_;
  assign _1514_ = \copy2.id_ctrl_decoder_6  & (* src = "verilog/rocket_clean.sv:202080.11-202080.43" *) _1592_;
  assign _1515_ = \copy2._replay_ex_structural_T  & (* src = "verilog/rocket_clean.sv:202118.16-202118.59" *) \copy2._dcache_blocked_T ;
  assign _1359_ = _1515_ & (* src = "verilog/rocket_clean.sv:202118.16-202118.109" *) _1917_;
  assign _1360_ = \copy2.div_io_req_ready  & (* src = "verilog/rocket_clean.sv:202119.24-202119.59" *) \copy2.div_io_req_valid ;
  assign _1516_ = ! (* src = "verilog/rocket_clean.sv:200456.15-200456.35" *) $signed(\copy2.mem_reg_wdata [63:39]);
  assign _1517_ = $signed(\copy2.mem_reg_wdata [63:39]) == (* src = "verilog/rocket_clean.sv:200456.38-200456.59" *) $signed(1'h1);
  assign \copy2._id_ctrl_decoder_bit_T_1  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200484.36-200484.73" *) 11'h433;
  assign \copy2._id_ctrl_decoder_bit_T_3  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200485.36-200485.73" *) 11'h4b3;
  assign \copy2._id_ctrl_decoder_bit_T_5  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200486.36-200486.73" *) 11'h5b3;
  assign \copy2._id_ctrl_decoder_bit_T_7  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200487.36-200487.73" *) 11'h533;
  assign \copy2._id_ctrl_decoder_bit_T_9  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200488.36-200488.73" *) 11'h633;
  assign \copy2._id_ctrl_decoder_bit_T_11  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200489.37-200489.74" *) 11'h6b3;
  assign \copy2._id_ctrl_decoder_bit_T_13  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200490.37-200490.74" *) 11'h733;
  assign \copy2._id_ctrl_decoder_bit_T_15  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200491.37-200491.74" *) 11'h7b3;
  assign \copy2._id_ctrl_decoder_bit_T_17  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200492.37-200492.74" *) 11'h43b;
  assign \copy2._id_ctrl_decoder_bit_T_19  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200493.37-200493.74" *) 11'h63b;
  assign \copy2._id_ctrl_decoder_bit_T_21  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200494.37-200494.74" *) 11'h6bb;
  assign \copy2._id_ctrl_decoder_bit_T_23  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200495.37-200495.74" *) 11'h73b;
  assign \copy2._id_ctrl_decoder_bit_T_25  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200496.37-200496.74" *) 11'h7bb;
  assign \copy2._id_ctrl_decoder_bit_T_27  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200498.37-200498.74" *) 9'h12f;
  assign \copy2._id_ctrl_decoder_bit_T_29  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200499.37-200499.78" *) 13'h112f;
  assign \copy2._id_ctrl_decoder_bit_T_31  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200500.37-200500.77" *) 11'h52f;
  assign \copy2._id_ctrl_decoder_bit_T_33  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200501.37-200501.78" *) 14'h312f;
  assign \copy2._id_ctrl_decoder_bit_T_35  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200502.37-200502.78" *) 14'h212f;
  assign \copy2._id_ctrl_decoder_bit_T_37  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200503.37-200503.78" *) 15'h412f;
  assign \copy2._id_ctrl_decoder_bit_T_39  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200504.37-200504.78" *) 15'h612f;
  assign \copy2._id_ctrl_decoder_bit_T_41  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200505.37-200505.78" *) 15'h512f;
  assign \copy2._id_ctrl_decoder_bit_T_43  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200506.37-200506.78" *) 15'h712f;
  assign \copy2._id_ctrl_decoder_bit_T_45  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [24:20], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200508.37-200508.78" *) 17'h1012f;
  assign \copy2._id_ctrl_decoder_bit_T_47  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200509.37-200509.78" *) 12'hd2f;
  assign \copy2._id_ctrl_decoder_bit_T_49  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200510.37-200510.74" *) 9'h1af;
  assign \copy2._id_ctrl_decoder_bit_T_51  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200511.37-200511.77" *) 11'h5af;
  assign \copy2._id_ctrl_decoder_bit_T_53  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200512.37-200512.78" *) 13'h11af;
  assign \copy2._id_ctrl_decoder_bit_T_55  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200513.37-200513.78" *) 14'h31af;
  assign \copy2._id_ctrl_decoder_bit_T_57  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200514.37-200514.78" *) 14'h21af;
  assign \copy2._id_ctrl_decoder_bit_T_59  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200515.37-200515.78" *) 15'h41af;
  assign \copy2._id_ctrl_decoder_bit_T_61  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200516.37-200516.78" *) 15'h61af;
  assign \copy2._id_ctrl_decoder_bit_T_63  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200517.37-200517.78" *) 15'h51af;
  assign \copy2._id_ctrl_decoder_bit_T_65  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200518.37-200518.78" *) 15'h71af;
  assign \copy2._id_ctrl_decoder_bit_T_67  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [24:20], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200519.37-200519.78" *) 17'h101af;
  assign \copy2._id_ctrl_decoder_bit_T_69  = { \copy2.csr_io_decode_0_inst [31:27], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200520.37-200520.78" *) 12'hdaf;
  assign \copy2._id_ctrl_decoder_bit_T_71  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200521.37-200521.75" *) 15'h4053;
  assign \copy2._id_ctrl_decoder_bit_T_73  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200522.37-200522.75" *) 15'h4153;
  assign \copy2._id_ctrl_decoder_bit_T_75  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200523.37-200523.75" *) 15'h40d3;
  assign \copy2._id_ctrl_decoder_bit_T_77  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200524.37-200524.75" *) 15'h5053;
  assign \copy2._id_ctrl_decoder_bit_T_79  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200525.37-200525.75" *) 15'h50d3;
  assign \copy2._id_ctrl_decoder_bit_T_81  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200527.37-200527.72" *) 7'h53;
  assign \copy2._id_ctrl_decoder_bit_T_83  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200528.37-200528.77" *) 10'h253;
  assign \copy2._id_ctrl_decoder_bit_T_85  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200529.37-200529.78" *) 11'h453;
  assign \copy2._id_ctrl_decoder_bit_T_87  = { \copy2.csr_io_decode_0_inst [26:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200531.37-200531.72" *) 7'h43;
  assign \copy2._id_ctrl_decoder_bit_T_89  = { \copy2.csr_io_decode_0_inst [26:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200532.37-200532.72" *) 7'h47;
  assign \copy2._id_ctrl_decoder_bit_T_91  = { \copy2.csr_io_decode_0_inst [26:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200533.37-200533.72" *) 7'h4f;
  assign \copy2._id_ctrl_decoder_bit_T_93  = { \copy2.csr_io_decode_0_inst [26:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200534.37-200534.72" *) 7'h4b;
  assign \copy2._id_ctrl_decoder_bit_T_95  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200536.37-200536.78" *) 22'h3800d3;
  assign \copy2._id_ctrl_decoder_bit_T_97  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200537.37-200537.78" *) 22'h380053;
  assign \copy2._id_ctrl_decoder_bit_T_99  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200539.37-200539.78" *) 19'h60053;
  assign \copy2._id_ctrl_decoder_bit_T_101  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200540.38-200540.79" *) 19'h600d3;
  assign \copy2._id_ctrl_decoder_bit_T_103  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200541.38-200541.76" *) 17'h14153;
  assign \copy2._id_ctrl_decoder_bit_T_105  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200542.38-200542.76" *) 17'h140d3;
  assign \copy2._id_ctrl_decoder_bit_T_107  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200543.38-200543.76" *) 17'h14053;
  assign \copy2._id_ctrl_decoder_bit_T_109  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200544.38-200544.79" *) 22'h3c0053;
  assign \copy2._id_ctrl_decoder_bit_T_111  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200545.38-200545.79" *) 19'h68053;
  assign \copy2._id_ctrl_decoder_bit_T_113  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200546.38-200546.79" *) 19'h680d3;
  assign \copy2._id_ctrl_decoder_bit_T_115  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200548.38-200548.76" *) 9'h107;
  assign \copy2._id_ctrl_decoder_bit_T_117  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200549.38-200549.76" *) 9'h127;
  assign \copy2._id_ctrl_decoder_bit_T_119  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200550.38-200550.79" *) 11'h653;
  assign \copy2._id_ctrl_decoder_bit_T_121  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200551.38-200551.79" *) 18'h2c053;
  assign \copy2._id_ctrl_decoder_bit_T_123  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200552.38-200552.79" *) 19'h60153;
  assign \copy2._id_ctrl_decoder_bit_T_125  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200553.38-200553.79" *) 19'h601d3;
  assign \copy2._id_ctrl_decoder_bit_T_127  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200554.38-200554.79" *) 19'h68153;
  assign \copy2._id_ctrl_decoder_bit_T_129  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200555.38-200555.79" *) 19'h681d3;
  assign \copy2._id_ctrl_decoder_bit_T_131  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200556.38-200556.79" *) 18'h200d3;
  assign \copy2._id_ctrl_decoder_bit_T_133  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200557.38-200557.79" *) 18'h21053;
  assign \copy2._id_ctrl_decoder_bit_T_135  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200558.38-200558.76" *) 15'h4453;
  assign \copy2._id_ctrl_decoder_bit_T_137  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200559.38-200559.76" *) 15'h4553;
  assign \copy2._id_ctrl_decoder_bit_T_139  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200560.38-200560.76" *) 15'h44d3;
  assign \copy2._id_ctrl_decoder_bit_T_141  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200561.38-200561.76" *) 15'h5453;
  assign \copy2._id_ctrl_decoder_bit_T_143  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200562.38-200562.76" *) 15'h54d3;
  assign \copy2._id_ctrl_decoder_bit_T_145  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200563.38-200563.78" *) 8'hd3;
  assign \copy2._id_ctrl_decoder_bit_T_147  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200564.38-200564.78" *) 10'h2d3;
  assign \copy2._id_ctrl_decoder_bit_T_149  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200565.38-200565.79" *) 11'h4d3;
  assign \copy2._id_ctrl_decoder_bit_T_151  = { \copy2.csr_io_decode_0_inst [26:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200566.38-200566.78" *) 8'hc3;
  assign \copy2._id_ctrl_decoder_bit_T_153  = { \copy2.csr_io_decode_0_inst [26:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200567.38-200567.78" *) 8'hc7;
  assign \copy2._id_ctrl_decoder_bit_T_155  = { \copy2.csr_io_decode_0_inst [26:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200568.38-200568.78" *) 8'hcf;
  assign \copy2._id_ctrl_decoder_bit_T_157  = { \copy2.csr_io_decode_0_inst [26:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200569.38-200569.78" *) 8'hcb;
  assign \copy2._id_ctrl_decoder_bit_T_159  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200570.38-200570.79" *) 22'h3880d3;
  assign \copy2._id_ctrl_decoder_bit_T_161  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200571.38-200571.79" *) 19'h61053;
  assign \copy2._id_ctrl_decoder_bit_T_163  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200572.38-200572.79" *) 19'h610d3;
  assign \copy2._id_ctrl_decoder_bit_T_165  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200573.38-200573.76" *) 17'h14553;
  assign \copy2._id_ctrl_decoder_bit_T_167  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200574.38-200574.76" *) 17'h144d3;
  assign \copy2._id_ctrl_decoder_bit_T_169  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200575.38-200575.76" *) 17'h14453;
  assign \copy2._id_ctrl_decoder_bit_T_171  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200576.38-200576.79" *) 19'h69053;
  assign \copy2._id_ctrl_decoder_bit_T_173  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200577.38-200577.79" *) 19'h690d3;
  assign \copy2._id_ctrl_decoder_bit_T_175  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200578.38-200578.76" *) 9'h187;
  assign \copy2._id_ctrl_decoder_bit_T_177  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200579.38-200579.76" *) 9'h1a7;
  assign \copy2._id_ctrl_decoder_bit_T_179  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200580.38-200580.79" *) 11'h6d3;
  assign \copy2._id_ctrl_decoder_bit_T_181  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200581.38-200581.79" *) 18'h2d053;
  assign \copy2._id_ctrl_decoder_bit_T_183  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200582.38-200582.79" *) 22'h388053;
  assign \copy2._id_ctrl_decoder_bit_T_185  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200583.38-200583.79" *) 19'h61153;
  assign \copy2._id_ctrl_decoder_bit_T_187  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200584.38-200584.79" *) 19'h611d3;
  assign \copy2._id_ctrl_decoder_bit_T_189  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200585.38-200585.79" *) 22'h3c8053;
  assign \copy2._id_ctrl_decoder_bit_T_191  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200586.38-200586.79" *) 19'h69153;
  assign \copy2._id_ctrl_decoder_bit_T_193  = { \copy2.csr_io_decode_0_inst [31:20], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200587.38-200587.79" *) 19'h691d3;
  assign \copy2._id_ctrl_decoder_bit_T_195  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200588.38-200588.76" *) 9'h183;
  assign \copy2._id_ctrl_decoder_bit_T_197  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200589.38-200589.76" *) 10'h303;
  assign \copy2._id_ctrl_decoder_bit_T_199  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200590.38-200590.76" *) 9'h1a3;
  assign \copy2._id_ctrl_decoder_bit_T_201  = { \copy2.csr_io_decode_0_inst [31:26], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200592.38-200592.76" *) 8'h93;
  assign \copy2._id_ctrl_decoder_bit_T_203  = { \copy2.csr_io_decode_0_inst [31:26], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200593.38-200593.76" *) 10'h293;
  assign \copy2._id_ctrl_decoder_bit_T_205  = { \copy2.csr_io_decode_0_inst [31:26], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200594.38-200594.80" *) 15'h4293;
  assign \copy2._id_ctrl_decoder_bit_T_207  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200595.38-200595.74" *) 5'h1b;
  assign \copy2._id_ctrl_decoder_bit_T_209  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200596.38-200596.72" *) 8'h9b;
  assign \copy2._id_ctrl_decoder_bit_T_211  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200597.38-200597.72" *) 10'h29b;
  assign \copy2._id_ctrl_decoder_bit_T_213  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200598.38-200598.76" *) 16'h829b;
  assign \copy2._id_ctrl_decoder_bit_T_215  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200599.38-200599.70" *) 6'h3b;
  assign \copy2._id_ctrl_decoder_bit_T_217  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200600.38-200600.76" *) 16'h803b;
  assign \copy2._id_ctrl_decoder_bit_T_219  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200601.38-200601.72" *) 8'hbb;
  assign \copy2._id_ctrl_decoder_bit_T_221  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200602.38-200602.72" *) 10'h2bb;
  assign \copy2._id_ctrl_decoder_bit_T_223  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200603.38-200603.76" *) 16'h82bb;
  assign \copy2._id_ctrl_decoder_bit_T_225  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:0] } == (* src = "verilog/rocket_clean.sv:200605.38-200605.80" *) 19'h48073;
  assign \copy2._id_ctrl_decoder_bit_T_226  = \copy2.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200606.38-200606.83" *) 29'h10200073;
  assign \copy2._id_ctrl_decoder_bit_T_227  = \copy2.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200607.38-200607.83" *) 31'h7b200073;
  assign \copy2._id_ctrl_decoder_bit_T_229  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200608.38-200608.76" *) 8'h8f;
  assign \copy2._id_ctrl_decoder_bit_T_231  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200609.38-200609.76" *) 8'he3;
  assign \copy2._id_ctrl_decoder_bit_T_233  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200610.38-200610.74" *) 7'h63;
  assign \copy2._id_ctrl_decoder_bit_T_235  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200611.38-200611.76" *) 10'h263;
  assign \copy2._id_ctrl_decoder_bit_T_237  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200612.38-200612.76" *) 10'h363;
  assign \copy2._id_ctrl_decoder_bit_T_239  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200613.38-200613.76" *) 10'h2e3;
  assign \copy2._id_ctrl_decoder_bit_T_241  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200614.38-200614.76" *) 10'h3e3;
  assign \copy2._id_ctrl_decoder_bit_T_243  = \copy2.csr_io_decode_0_inst [6:0] == (* src = "verilog/rocket_clean.sv:200616.38-200616.74" *) 7'h6f;
  assign \copy2._id_ctrl_decoder_bit_T_245  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200617.38-200617.74" *) 7'h67;
  assign \copy2._id_ctrl_decoder_bit_T_247  = \copy2.csr_io_decode_0_inst [6:0] == (* src = "verilog/rocket_clean.sv:200618.38-200618.74" *) 5'h17;
  assign \copy2._id_ctrl_decoder_bit_T_249  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200619.38-200619.73" *) 2'h3;
  assign \copy2._id_ctrl_decoder_bit_T_251  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200620.38-200620.76" *) 8'h83;
  assign \copy2._id_ctrl_decoder_bit_T_253  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200621.38-200621.76" *) 9'h103;
  assign \copy2._id_ctrl_decoder_bit_T_255  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200622.38-200622.76" *) 10'h203;
  assign \copy2._id_ctrl_decoder_bit_T_257  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200623.38-200623.76" *) 10'h283;
  assign \copy2._id_ctrl_decoder_bit_T_259  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200624.38-200624.74" *) 6'h23;
  assign \copy2._id_ctrl_decoder_bit_T_261  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200625.38-200625.76" *) 8'ha3;
  assign \copy2._id_ctrl_decoder_bit_T_263  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200626.38-200626.76" *) 9'h123;
  assign \copy2._id_ctrl_decoder_bit_T_265  = \copy2.csr_io_decode_0_inst [6:0] == (* src = "verilog/rocket_clean.sv:200627.38-200627.74" *) 6'h37;
  assign \copy2._id_ctrl_decoder_bit_T_267  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200628.38-200628.74" *) 5'h13;
  assign \copy2._id_ctrl_decoder_bit_T_269  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200629.38-200629.76" *) 9'h113;
  assign \copy2._id_ctrl_decoder_bit_T_271  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200630.38-200630.76" *) 9'h193;
  assign \copy2._id_ctrl_decoder_bit_T_273  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200631.38-200631.76" *) 10'h393;
  assign \copy2._id_ctrl_decoder_bit_T_275  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200632.38-200632.76" *) 10'h313;
  assign \copy2._id_ctrl_decoder_bit_T_277  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200633.38-200633.76" *) 10'h213;
  assign \copy2._id_ctrl_decoder_bit_T_279  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200634.38-200634.70" *) 6'h33;
  assign \copy2._id_ctrl_decoder_bit_T_281  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200635.38-200635.76" *) 16'h8033;
  assign \copy2._id_ctrl_decoder_bit_T_283  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200636.38-200636.72" *) 9'h133;
  assign \copy2._id_ctrl_decoder_bit_T_285  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200637.38-200637.72" *) 9'h1b3;
  assign \copy2._id_ctrl_decoder_bit_T_287  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200638.38-200638.72" *) 10'h3b3;
  assign \copy2._id_ctrl_decoder_bit_T_289  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200639.38-200639.72" *) 10'h333;
  assign \copy2._id_ctrl_decoder_bit_T_291  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200640.38-200640.72" *) 10'h233;
  assign \copy2._id_ctrl_decoder_bit_T_293  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200641.38-200641.72" *) 8'hb3;
  assign \copy2._id_ctrl_decoder_bit_T_295  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200642.38-200642.72" *) 10'h2b3;
  assign \copy2._id_ctrl_decoder_bit_T_297  = { \copy2.csr_io_decode_0_inst [31:25], \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200643.38-200643.76" *) 16'h82b3;
  assign \copy2._id_ctrl_decoder_bit_T_299  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200644.38-200644.73" *) 4'hf;
  assign \copy2._id_ctrl_decoder_bit_T_300  = \copy2.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200645.38-200645.77" *) 7'h73;
  assign \copy2._id_ctrl_decoder_bit_T_301  = \copy2.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200646.38-200646.81" *) 21'h100073;
  assign \copy2._id_ctrl_decoder_bit_T_302  = \copy2.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200647.38-200647.83" *) 30'h30200073;
  assign \copy2._id_ctrl_decoder_bit_T_303  = \copy2.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200648.38-200648.83" *) 29'h10500073;
  assign \copy2._id_ctrl_decoder_bit_T_304  = \copy2.csr_io_decode_0_inst  == (* src = "verilog/rocket_clean.sv:200649.38-200649.83" *) 30'h30500073;
  assign \copy2._id_ctrl_decoder_bit_T_306  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200650.38-200650.76" *) 8'hf3;
  assign \copy2._id_ctrl_decoder_bit_T_308  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200651.38-200651.76" *) 9'h173;
  assign \copy2._id_ctrl_decoder_bit_T_310  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200652.38-200652.76" *) 9'h1f3;
  assign \copy2._id_ctrl_decoder_bit_T_312  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200653.38-200653.76" *) 10'h2f3;
  assign \copy2._id_ctrl_decoder_bit_T_314  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200654.38-200654.76" *) 10'h373;
  assign \copy2._id_ctrl_decoder_bit_T_316  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6:0] } == (* src = "verilog/rocket_clean.sv:200655.38-200655.76" *) 10'h3f3;
  assign \copy2._id_ctrl_decoder_T_1  = { \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4:2] } == (* src = "verilog/rocket_clean.sv:200704.32-200704.59" *) 1'h1;
  assign \copy2._id_ctrl_decoder_T_3  = \copy2.csr_io_decode_0_inst [6:5] == (* src = "verilog/rocket_clean.sv:200706.32-200706.62" *) 2'h2;
  assign \copy2.id_ctrl_decoder_3  = { \copy2.csr_io_decode_0_inst [6:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200709.29-200709.59" *) 4'hc;
  assign \copy2.id_ctrl_decoder_4  = { \copy2.csr_io_decode_0_inst [6:5], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200711.29-200711.59" *) 3'h7;
  assign \copy2.id_ctrl_decoder_5  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [5:2] } == (* src = "verilog/rocket_clean.sv:200713.29-200713.59" *) 4'h9;
  assign \copy2._id_ctrl_decoder_T_12  = { \copy2.csr_io_decode_0_inst [6:5], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200715.33-200715.64" *) 2'h2;
  assign \copy2._id_ctrl_decoder_T_14  = { \copy2.csr_io_decode_0_inst [5:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200717.33-200717.64" *) 3'h4;
  assign \copy2._id_ctrl_decoder_T_16  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200719.33-200719.66" *) 3'h5;
  assign \copy2._id_ctrl_decoder_T_18  = { \copy2.csr_io_decode_0_inst [30], \copy2.csr_io_decode_0_inst [25], \copy2.csr_io_decode_0_inst [13:12], \copy2.csr_io_decode_0_inst [5], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200721.33-200721.69" *) 5'h12;
  assign \copy2._id_ctrl_decoder_T_23  = ! (* src = "verilog/rocket_clean.sv:200725.33-200725.63" *) { 25'h0000000, \copy2.csr_io_decode_0_inst [6], 3'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_25  = { \copy2.csr_io_decode_0_inst [14], \copy2.csr_io_decode_0_inst [5], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200727.33-200727.64" *) 2'h2;
  assign \copy2._id_ctrl_decoder_T_27  = \copy2.csr_io_decode_0_inst [5:3] == (* src = "verilog/rocket_clean.sv:200729.33-200729.64" *) 3'h4;
  assign \copy2._id_ctrl_decoder_T_29  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4] } == (* src = "verilog/rocket_clean.sv:200731.33-200731.66" *) 3'h4;
  assign \copy2._id_ctrl_decoder_T_31  = { \copy2.csr_io_decode_0_inst [31], \copy2.csr_io_decode_0_inst [28], \copy2.csr_io_decode_0_inst [5:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200733.33-200733.70" *) 5'h1a;
  assign \copy2._id_ctrl_decoder_T_37  = ! (* src = "verilog/rocket_clean.sv:200737.33-200737.63" *) { 25'h0000000, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_39  = ! (* src = "verilog/rocket_clean.sv:200739.33-200739.63" *) { 26'h0000000, \copy2.csr_io_decode_0_inst [5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_41  = \copy2.csr_io_decode_0_inst [3:2] == (* src = "verilog/rocket_clean.sv:200741.33-200741.63" *) 1'h1;
  assign \copy2._id_ctrl_decoder_T_43  = { \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200743.33-200743.64" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_45  = { \copy2.csr_io_decode_0_inst [14], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4] } == (* src = "verilog/rocket_clean.sv:200745.33-200745.66" *) 3'h7;
  assign \copy2._id_ctrl_decoder_T_52  = ! (* src = "verilog/rocket_clean.sv:200748.33-200748.63" *) { 25'h0000000, \copy2.csr_io_decode_0_inst [6], 2'h0, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_54  = ! (* src = "verilog/rocket_clean.sv:200750.33-200750.63" *) { 27'h0000000, \copy2.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_56  = { \copy2.csr_io_decode_0_inst [14], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200752.33-200752.66" *) 2'h2;
  assign \copy2._id_ctrl_decoder_T_62  = ! (* src = "verilog/rocket_clean.sv:200757.33-200757.63" *) { 17'h00000, \copy2.csr_io_decode_0_inst [14], 11'h000, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_64  = ! (* src = "verilog/rocket_clean.sv:200759.33-200759.63" *) { 25'h0000000, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_66  = ! (* src = "verilog/rocket_clean.sv:200761.33-200761.63" *) { 26'h0000000, \copy2.csr_io_decode_0_inst [5], 2'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_73  = { \copy2.csr_io_decode_0_inst [5:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200764.33-200764.64" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_77  = \copy2.csr_io_decode_0_inst [4:3] == (* src = "verilog/rocket_clean.sv:200767.33-200767.63" *) 1'h1;
  assign \copy2._id_ctrl_decoder_T_79  = { \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200768.33-200768.64" *) 2'h2;
  assign \copy2._id_ctrl_decoder_T_83  = { \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200771.33-200771.64" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_87  = ! (* src = "verilog/rocket_clean.sv:200774.33-200774.63" *) { 26'h0000000, \copy2.csr_io_decode_0_inst [5:4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_89  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [4:2] } == (* src = "verilog/rocket_clean.sv:200776.33-200776.63" *) 1'h1;
  assign \copy2._id_ctrl_decoder_T_91  = { \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200777.33-200777.64" *) 2'h2;
  assign \copy2._id_ctrl_decoder_T_96  = ! (* src = "verilog/rocket_clean.sv:200781.33-200781.63" *) { 27'h0000000, \copy2.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_98  = ! (* src = "verilog/rocket_clean.sv:200783.33-200783.63" *) { 28'h0000000, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_101  = { \copy2.csr_io_decode_0_inst [13:12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200786.34-200786.68" *) 4'ha;
  assign \copy2._id_ctrl_decoder_T_103  = { \copy2.csr_io_decode_0_inst [12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200788.34-200788.68" *) 4'hc;
  assign \copy2._id_ctrl_decoder_T_105  = { \copy2.csr_io_decode_0_inst [14:12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200790.34-200790.68" *) 5'h1c;
  assign \copy2._id_ctrl_decoder_T_107  = { \copy2.csr_io_decode_0_inst [25], \copy2.csr_io_decode_0_inst [12], \copy2.csr_io_decode_0_inst [6:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200792.34-200792.71" *) 6'h36;
  assign \copy2._id_ctrl_decoder_T_113  = { \copy2.csr_io_decode_0_inst [14], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200796.34-200796.66" *) 3'h4;
  assign \copy2._id_ctrl_decoder_T_115  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200798.34-200798.68" *) 4'hc;
  assign \copy2._id_ctrl_decoder_T_117  = { \copy2.csr_io_decode_0_inst [13:12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200799.34-200799.68" *) 5'h1a;
  assign \copy2._id_ctrl_decoder_T_119  = { \copy2.csr_io_decode_0_inst [14:13], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200801.34-200801.68" *) 5'h1a;
  assign \copy2._id_ctrl_decoder_T_121  = { \copy2.csr_io_decode_0_inst [25], \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [6:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200803.34-200803.71" *) 6'h36;
  assign \copy2._id_ctrl_decoder_T_123  = { \copy2.csr_io_decode_0_inst [30], \copy2.csr_io_decode_0_inst [13:12], \copy2.csr_io_decode_0_inst [5:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200805.34-200805.72" *) 6'h26;
  assign \copy2._id_ctrl_decoder_T_125  = { \copy2.csr_io_decode_0_inst [30], \copy2.csr_io_decode_0_inst [12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200807.34-200807.72" *) 5'h1a;
  assign \copy2._id_ctrl_decoder_T_134  = { \copy2.csr_io_decode_0_inst [25], \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200811.34-200811.68" *) 4'ha;
  assign \copy2._id_ctrl_decoder_T_136  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [5:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200813.34-200813.68" *) 4'ha;
  assign \copy2._id_ctrl_decoder_T_138  = { \copy2.csr_io_decode_0_inst [30], \copy2.csr_io_decode_0_inst [14], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200815.34-200815.68" *) 4'ha;
  assign \copy2._id_ctrl_decoder_T_140  = { \copy2.csr_io_decode_0_inst [14], \copy2.csr_io_decode_0_inst [12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200817.34-200817.68" *) 5'h12;
  assign \copy2._id_ctrl_decoder_T_142  = { \copy2.csr_io_decode_0_inst [14], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200819.34-200819.68" *) 4'hc;
  assign \copy2._id_ctrl_decoder_T_149  = { \copy2.csr_io_decode_0_inst [25], \copy2.csr_io_decode_0_inst [14:13], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200823.34-200823.68" *) 4'ha;
  assign \copy2._id_ctrl_decoder_T_151  = { \copy2.csr_io_decode_0_inst [14:13], \copy2.csr_io_decode_0_inst [5:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200825.34-200825.68" *) 4'ha;
  assign \copy2._id_ctrl_decoder_T_153  = { \copy2.csr_io_decode_0_inst [30], \copy2.csr_io_decode_0_inst [13:12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200827.34-200827.72" *) 6'h2a;
  assign \copy2._id_ctrl_decoder_T_160  = { \copy2.csr_io_decode_0_inst [6:5], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200843.34-200843.64" *) 2'h2;
  assign \copy2._id_ctrl_decoder_T_162  = { \copy2.csr_io_decode_0_inst [28:27], \copy2.csr_io_decode_0_inst [5] } == (* src = "verilog/rocket_clean.sv:200845.34-200845.72" *) 3'h7;
  assign \copy2._id_ctrl_decoder_T_164  = { \copy2.csr_io_decode_0_inst [29], \copy2.csr_io_decode_0_inst [5] } == (* src = "verilog/rocket_clean.sv:200847.34-200847.72" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_169  = { \copy2.csr_io_decode_0_inst [28], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200850.34-200850.72" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_171  = { \copy2.csr_io_decode_0_inst [30], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200852.34-200852.72" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_177  = { \copy2.csr_io_decode_0_inst [27], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200857.34-200857.71" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_179  = { \copy2.csr_io_decode_0_inst [31], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200859.34-200859.72" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_185  = { \copy2.csr_io_decode_0_inst [28:27], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200863.34-200863.65" *) 1'h1;
  assign \copy2._id_ctrl_decoder_T_189  = { \copy2.csr_io_decode_0_inst [31], \copy2.csr_io_decode_0_inst [6:5] } == (* src = "verilog/rocket_clean.sv:200867.34-200867.66" *) 2'h2;
  assign \copy2.id_ctrl_decoder_18  = \copy2.csr_io_decode_0_inst [6:4] == (* src = "verilog/rocket_clean.sv:200871.30-200871.62" *) 3'h4;
  assign \copy2._id_ctrl_decoder_T_206  = \copy2.csr_io_decode_0_inst [5:2] == (* src = "verilog/rocket_clean.sv:200882.34-200882.65" *) 1'h1;
  assign \copy2._id_ctrl_decoder_T_208  = { \copy2.csr_io_decode_0_inst [28], \copy2.csr_io_decode_0_inst [6:5] } == (* src = "verilog/rocket_clean.sv:200883.34-200883.72" *) 3'h6;
  assign \copy2.id_ctrl_decoder_21  = { \copy2.csr_io_decode_0_inst [25], \copy2.csr_io_decode_0_inst [6:4], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200887.30-200887.67" *) 5'h16;
  assign \copy2._id_ctrl_decoder_T_215  = ! (* src = "verilog/rocket_clean.sv:200888.34-200888.64" *) { 25'h0000000, \copy2.csr_io_decode_0_inst [6:5], 2'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_217  = { \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4] } == (* src = "verilog/rocket_clean.sv:200889.34-200889.65" *) 1'h1;
  assign \copy2._id_ctrl_decoder_T_219  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [5], \copy2.csr_io_decode_0_inst [2] } == (* src = "verilog/rocket_clean.sv:200891.34-200891.66" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_221  = { \copy2.csr_io_decode_0_inst [5], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200893.34-200893.66" *) 2'h3;
  assign \copy2._id_ctrl_decoder_T_223  = { \copy2.csr_io_decode_0_inst [12], \copy2.csr_io_decode_0_inst [5:4] } == (* src = "verilog/rocket_clean.sv:200895.34-200895.68" *) 3'h7;
  assign \copy2._id_ctrl_decoder_T_225  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [5:4] } == (* src = "verilog/rocket_clean.sv:200897.34-200897.68" *) 3'h7;
  assign \copy2._id_ctrl_decoder_T_227  = { \copy2.csr_io_decode_0_inst [31], \copy2.csr_io_decode_0_inst [28], \copy2.csr_io_decode_0_inst [4] } == (* src = "verilog/rocket_clean.sv:200899.34-200899.72" *) 3'h5;
  assign \copy2._id_ctrl_decoder_T_235  = { \copy2.csr_io_decode_0_inst [12], \copy2.csr_io_decode_0_inst [6:4] } == (* src = "verilog/rocket_clean.sv:200903.34-200903.68" *) 4'hf;
  assign \copy2._id_ctrl_decoder_T_238  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [6:4] } == (* src = "verilog/rocket_clean.sv:200905.34-200905.68" *) 4'hf;
  assign \copy2._id_ctrl_decoder_T_241  = \copy2.csr_io_decode_0_inst [6:4] == (* src = "verilog/rocket_clean.sv:200906.34-200906.66" *) 3'h7;
  assign \copy2.id_ctrl_decoder_24  = { \copy2.csr_io_decode_0_inst [13:12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200909.30-200909.64" *) 4'h9;
  assign \copy2.id_ctrl_decoder_25  = { \copy2.csr_io_decode_0_inst [13], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4:3] } == (* src = "verilog/rocket_clean.sv:200910.30-200910.61" *) 1'h1;
  assign \copy2.id_ctrl_decoder_26  = { \copy2.csr_io_decode_0_inst [14:13], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [3] } == (* src = "verilog/rocket_clean.sv:200912.30-200912.64" *) 3'h5;
  assign \copy2._id_ctrl_decoder_T_250  = { \copy2.csr_io_decode_0_inst [12], \copy2.csr_io_decode_0_inst [6], \copy2.csr_io_decode_0_inst [4:2] } == (* src = "verilog/rocket_clean.sv:200914.34-200914.68" *) 5'h11;
  assign \copy2._id_ctrl_decoder_T_252  = { \copy2.csr_io_decode_0_inst [25], \copy2.csr_io_decode_0_inst [6:5] } == (* src = "verilog/rocket_clean.sv:200916.34-200916.71" *) 3'h6;
  assign \copy2._id_ctrl_decoder_T_254  = { \copy2.csr_io_decode_0_inst [31:30], \copy2.csr_io_decode_0_inst [28], \copy2.csr_io_decode_0_inst [6:4] } == (* src = "verilog/rocket_clean.sv:200918.34-200918.72" *) 5'h15;
  assign \copy2._id_csr_en_T  = { \copy2._id_ctrl_decoder_T_241 , \copy2._id_ctrl_decoder_T_238 , \copy2._id_ctrl_decoder_T_235  } == (* src = "verilog/rocket_clean.sv:200927.24-200927.50" *) 3'h6;
  assign \copy2._id_csr_en_T_1  = { \copy2._id_ctrl_decoder_T_241 , \copy2._id_ctrl_decoder_T_238 , \copy2._id_ctrl_decoder_T_235  } == (* src = "verilog/rocket_clean.sv:200928.26-200928.52" *) 3'h7;
  assign \copy2._id_csr_en_T_2  = { \copy2._id_ctrl_decoder_T_241 , \copy2._id_ctrl_decoder_T_238 , \copy2._id_ctrl_decoder_T_235  } == (* src = "verilog/rocket_clean.sv:200929.26-200929.52" *) 3'h5;
  assign \copy2.id_system_insn  = { \copy2._id_ctrl_decoder_T_241 , \copy2._id_ctrl_decoder_T_238 , \copy2._id_ctrl_decoder_T_235  } == (* src = "verilog/rocket_clean.sv:200932.26-200932.52" *) 3'h4;
  assign \copy2.id_bypass_src_0_0  = ! (* src = "verilog/rocket_clean.sv:200933.39-200933.75" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign _1518_ = \copy2.ex_reg_inst [11:7] == (* src = "verilog/rocket_clean.sv:200971.37-200971.58" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign _1519_ = \copy2.mem_reg_inst [11:7] == (* src = "verilog/rocket_clean.sv:200972.37-200972.59" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy2.id_bypass_src_1_0  = ! (* src = "verilog/rocket_clean.sv:200974.29-200974.46" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _1520_ = \copy2.ex_reg_inst [11:7] == (* src = "verilog/rocket_clean.sv:200975.37-200975.58" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _1521_ = \copy2.mem_reg_inst [11:7] == (* src = "verilog/rocket_clean.sv:200976.37-200976.59" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _1522_ = \copy2.ex_reg_rs_lsb_0  == (* src = "verilog/rocket_clean.sv:200984.28-200984.51" *) 1'h1;
  assign _1523_ = \copy2.ex_reg_rs_lsb_0  == (* src = "verilog/rocket_clean.sv:200985.28-200985.51" *) 2'h2;
  assign _1524_ = \copy2.ex_reg_rs_lsb_0  == (* src = "verilog/rocket_clean.sv:200986.28-200986.51" *) 2'h3;
  assign _1525_ = \copy2.ex_reg_rs_lsb_1  == (* src = "verilog/rocket_clean.sv:200988.28-200988.51" *) 1'h1;
  assign _1526_ = \copy2.ex_reg_rs_lsb_1  == (* src = "verilog/rocket_clean.sv:200989.29-200989.52" *) 2'h2;
  assign _1527_ = \copy2.ex_reg_rs_lsb_1  == (* src = "verilog/rocket_clean.sv:200990.29-200990.52" *) 2'h3;
  assign \copy2._ex_imm_sign_T  = \copy2.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:200993.26-200993.49" *) 3'h5;
  assign \copy2._ex_imm_b30_20_T  = \copy2.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:200996.28-200996.51" *) 2'h2;
  assign \copy2._ex_imm_b11_T_6  = \copy2.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:201001.27-201001.50" *) 1'h1;
  assign _1528_ = \copy2.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:201004.28-201004.51" *) 2'h3;
  assign \copy2._ex_imm_b4_1_T_1  = ! (* src = "verilog/rocket_clean.sv:201006.28-201006.51" *) \copy2.ex_ctrl_sel_imm ;
  assign _1529_ = \copy2.ex_ctrl_sel_imm  == (* src = "verilog/rocket_clean.sv:201011.26-201011.49" *) 3'h4;
  assign _1530_ = 1'h1 == (* src = "verilog/rocket_clean.sv:201022.29-201022.53" *) \copy2.ex_ctrl_sel_alu1 ;
  assign _1531_ = 2'h2 == (* src = "verilog/rocket_clean.sv:201024.29-201024.53" *) \copy2.ex_ctrl_sel_alu2 ;
  assign _1532_ = 2'h3 == (* src = "verilog/rocket_clean.sv:201025.29-201025.53" *) \copy2.ex_ctrl_sel_alu2 ;
  assign \copy2._data_hazard_ex_T  = \copy2.ibuf_io_inst_0_bits_inst_rs1  == (* src = "verilog/rocket_clean.sv:201028.29-201028.50" *) \copy2.ex_reg_inst [11:7];
  assign \copy2._data_hazard_ex_T_2  = \copy2.ibuf_io_inst_0_bits_inst_rs2  == (* src = "verilog/rocket_clean.sv:201031.31-201031.52" *) \copy2.ex_reg_inst [11:7];
  assign \copy2._data_hazard_ex_T_4  = \copy2.ibuf_io_inst_0_bits_inst_rd  == (* src = "verilog/rocket_clean.sv:201033.31-201033.51" *) \copy2.ex_reg_inst [11:7];
  assign \copy2._fp_data_hazard_ex_T_4  = \copy2.ibuf_io_inst_0_bits_inst_rs3  == (* src = "verilog/rocket_clean.sv:201037.34-201037.55" *) \copy2.ex_reg_inst [11:7];
  assign \copy2._data_hazard_mem_T  = \copy2.ibuf_io_inst_0_bits_inst_rs1  == (* src = "verilog/rocket_clean.sv:201042.30-201042.52" *) \copy2.mem_reg_inst [11:7];
  assign \copy2._data_hazard_mem_T_2  = \copy2.ibuf_io_inst_0_bits_inst_rs2  == (* src = "verilog/rocket_clean.sv:201043.32-201043.54" *) \copy2.mem_reg_inst [11:7];
  assign \copy2._data_hazard_mem_T_4  = \copy2.ibuf_io_inst_0_bits_inst_rd  == (* src = "verilog/rocket_clean.sv:201044.32-201044.53" *) \copy2.mem_reg_inst [11:7];
  assign \copy2._fp_data_hazard_mem_T_4  = \copy2.ibuf_io_inst_0_bits_inst_rs3  == (* src = "verilog/rocket_clean.sv:201049.35-201049.57" *) \copy2.mem_reg_inst [11:7];
  assign \copy2._data_hazard_wb_T  = \copy2.ibuf_io_inst_0_bits_inst_rs1  == (* src = "verilog/rocket_clean.sv:201054.29-201054.50" *) \copy2.wb_reg_inst [11:7];
  assign \copy2._data_hazard_wb_T_2  = \copy2.ibuf_io_inst_0_bits_inst_rs2  == (* src = "verilog/rocket_clean.sv:201055.31-201055.52" *) \copy2.wb_reg_inst [11:7];
  assign \copy2._data_hazard_wb_T_4  = \copy2.ibuf_io_inst_0_bits_inst_rd  == (* src = "verilog/rocket_clean.sv:201056.31-201056.51" *) \copy2.wb_reg_inst [11:7];
  assign \copy2._fp_data_hazard_wb_T_4  = \copy2.ibuf_io_inst_0_bits_inst_rs3  == (* src = "verilog/rocket_clean.sv:201061.34-201061.55" *) \copy2.wb_reg_inst [11:7];
  assign _1533_ = \copy2.ll_waddr  == (* src = "verilog/rocket_clean.sv:201076.42-201076.63" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign _1534_ = \copy2.ll_waddr  == (* src = "verilog/rocket_clean.sv:201079.43-201079.64" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _1535_ = \copy2.ll_waddr  == (* src = "verilog/rocket_clean.sv:201082.43-201082.63" *) \copy2.ibuf_io_inst_0_bits_inst_rd ;
  assign _1536_ = ! (* src = "verilog/rocket_clean.sv:201116.39-201116.60" *) \copy2.csr_io_decode_0_inst [23:20];
  assign \copy2._T_42  = { \copy2.csr_io_decode_0_inst [6], \copy2._id_ctrl_decoder_T_185 , \copy2._id_ctrl_decoder_T_183 , \copy2._id_ctrl_decoder_T_173 , \copy2._id_ctrl_decoder_T_167  } == (* src = "verilog/rocket_clean.sv:201120.17-201120.44" *) 5'h14;
  assign \copy2._T_43  = { \copy2.csr_io_decode_0_inst [6], \copy2._id_ctrl_decoder_T_185 , \copy2._id_ctrl_decoder_T_183 , \copy2._id_ctrl_decoder_T_173 , \copy2._id_ctrl_decoder_T_167  } == (* src = "verilog/rocket_clean.sv:201121.17-201121.44" *) 5'h15;
  assign \copy2._T_44  = { \copy2.csr_io_decode_0_inst [6], \copy2._id_ctrl_decoder_T_185 , \copy2._id_ctrl_decoder_T_183 , \copy2._id_ctrl_decoder_T_173 , \copy2._id_ctrl_decoder_T_167  } == (* src = "verilog/rocket_clean.sv:201122.17-201122.44" *) 5'h16;
  assign \copy2._T_45  = { \copy2.csr_io_decode_0_inst [6], \copy2._id_ctrl_decoder_T_185 , \copy2._id_ctrl_decoder_T_183 , \copy2._id_ctrl_decoder_T_173 , \copy2._id_ctrl_decoder_T_167  } == (* src = "verilog/rocket_clean.sv:201123.17-201123.43" *) 3'h5;
  assign _1537_ = \copy2.rf_waddr  == (* src = "verilog/rocket_clean.sv:201139.26-201139.47" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign _1538_ = \copy2.rf_waddr  == (* src = "verilog/rocket_clean.sv:201144.26-201144.47" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign \copy2._ex_slow_bypass_T  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201155.29-201155.52" *) 3'h7;
  assign _1539_ = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201157.36-201157.60" *) 5'h14;
  assign _1540_ = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201157.63-201157.87" *) 5'h15;
  assign _1541_ = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201157.90-201157.114" *) 5'h16;
  assign \copy2._mem_reg_load_T  = ! (* src = "verilog/rocket_clean.sv:201166.27-201166.50" *) \copy2.ex_ctrl_mem_cmd ;
  assign \copy2._mem_reg_load_T_1  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201167.29-201167.53" *) 5'h10;
  assign \copy2._mem_reg_load_T_2  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201168.29-201168.52" *) 3'h6;
  assign \copy2._mem_reg_load_T_7  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201170.29-201170.52" *) 3'h4;
  assign \copy2._mem_reg_load_T_8  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201171.29-201171.52" *) 4'h9;
  assign \copy2._mem_reg_load_T_9  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201172.29-201172.52" *) 4'ha;
  assign \copy2._mem_reg_load_T_10  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201173.30-201173.53" *) 4'hb;
  assign \copy2._mem_reg_load_T_14  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201175.30-201175.53" *) 4'h8;
  assign \copy2._mem_reg_load_T_15  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201176.30-201176.53" *) 4'hc;
  assign \copy2._mem_reg_load_T_16  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201177.30-201177.53" *) 4'hd;
  assign \copy2._mem_reg_load_T_17  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201178.30-201178.53" *) 4'he;
  assign \copy2._mem_reg_load_T_18  = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201179.30-201179.53" *) 4'hf;
  assign _1542_ = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201184.31-201184.54" *) 1'h1;
  assign _1543_ = \copy2.ex_ctrl_mem_cmd  == (* src = "verilog/rocket_clean.sv:201184.57-201184.81" *) 5'h11;
  assign _1544_ = \copy2.ex_reg_mem_size  == (* src = "verilog/rocket_clean.sv:201191.35-201191.58" *) 2'h2;
  assign _1545_ = \copy2.ex_reg_mem_size  == (* src = "verilog/rocket_clean.sv:201192.35-201192.58" *) 1'h1;
  assign \copy2._tval_any_addr_T  = \copy2.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201219.28-201219.49" *) 2'h3;
  assign \copy2._tval_any_addr_T_1  = \copy2.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201220.30-201220.51" *) 1'h1;
  assign \copy2._tval_any_addr_T_2  = \copy2.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201221.30-201221.51" *) 4'hc;
  assign \copy2._tval_any_addr_T_3  = \copy2.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201222.30-201222.52" *) 5'h14;
  assign \copy2.tval_inst  = \copy2.wb_reg_cause  == (* src = "verilog/rocket_clean.sv:201225.21-201225.42" *) 2'h2;
  assign _1546_ = ! (* src = "verilog/rocket_clean.sv:201229.17-201229.39" *) $signed(\copy2.wb_reg_wdata [63:39]);
  assign _1547_ = $signed(\copy2.wb_reg_wdata [63:39]) == (* src = "verilog/rocket_clean.sv:201229.42-201229.65" *) $signed(1'h1);
  assign _1548_ = 1'h1 == (* src = "verilog/rocket_clean.sv:201261.70-201261.114" *) { \copy2.mem_reg_inst [19:18], \copy2.mem_reg_inst [16:15] };
  assign _1549_ = ! (* src = "verilog/rocket_clean.sv:201267.17-201267.39" *) $signed(\copy2._ex_op1_T [63:39]);
  assign _1550_ = $signed(\copy2._ex_op1_T [63:39]) == (* src = "verilog/rocket_clean.sv:201267.42-201267.65" *) $signed(1'h1);
  assign _1551_ = ! (* src = "verilog/rocket_clean.sv:201268.19-201268.43" *) \copy2.csr_io_time [4:0];
  assign _1552_ = ! (* src = "verilog/rocket_clean.sv:201517.32-201517.56" *) \copy2.rf_id_rs_MPORT_addr ;
  assign _1553_ = ! (* src = "verilog/rocket_clean.sv:201525.35-201525.61" *) \copy2.rf_id_rs_MPORT_1_addr ;
  assign _1554_ = 1'h1 == (* src = "verilog/rocket_clean.sv:201690.23-201690.47" *) \copy2.ex_ctrl_sel_alu2 ;
  assign _1555_ = 2'h2 == (* src = "verilog/rocket_clean.sv:201691.23-201691.47" *) \copy2.ex_ctrl_sel_alu1 ;
  assign _1556_ = ! (* src = "verilog/rocket_clean.sv:202005.15-202005.38" *) \copy2.ex_reg_mem_size ;
  assign _1557_ = \copy2.ex_reg_mem_size  < (* src = "verilog/rocket_clean.sv:201156.52-201156.74" *) 2'h2;
  assign _1558_ = { \copy2._mem_npc_T_4 [39:1], 1'h0 } != (* src = "verilog/rocket_clean.sv:200479.74-200479.95" *) \copy2.ibuf_io_pc ;
  assign _1559_ = { \copy2._mem_npc_T_4 [39:1], 1'h0 } != (* src = "verilog/rocket_clean.sv:200480.39-200480.59" *) \copy2.ex_reg_pc ;
  assign _1560_ = \copy2.ex_ctrl_sel_imm  != (* src = "verilog/rocket_clean.sv:201014.32-201014.55" *) 2'h2;
  assign _1561_ = \copy2.ex_ctrl_sel_imm  != (* src = "verilog/rocket_clean.sv:201014.58-201014.81" *) 2'h3;
  assign \copy2._T_144  = | (* src = "verilog/rocket_clean.sv:201026.18-201026.35" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy2._T_146  = | (* src = "verilog/rocket_clean.sv:201029.18-201029.35" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _1562_ = | (* src = "verilog/rocket_clean.sv:201032.39-201032.55" *) \copy2.ibuf_io_inst_0_bits_inst_rd ;
  assign _1563_ = | (* src = "verilog/rocket_clean.sv:201036.28-201036.47" *) \copy2.ex_ctrl_csr ;
  assign _1564_ = | (* src = "verilog/rocket_clean.sv:201048.29-201048.49" *) \copy2.mem_ctrl_csr ;
  assign _1565_ = | (* src = "verilog/rocket_clean.sv:201136.31-201136.50" *) \copy2.wb_ctrl_csr ;
  assign _1566_ = | (* src = "verilog/rocket_clean.sv:201140.26-201140.42" *) \copy2.rf_waddr ;
  assign \copy2._take_pc_mem_T  = ~ (* src = "verilog/rocket_clean.sv:200452.26-200452.39" *) \copy2.mem_reg_xcpt ;
  assign _1567_ = ~ (* src = "verilog/rocket_clean.sv:200456.82-200456.100" *) \copy2.mem_reg_wdata [38];
  assign \copy2._id_csr_flush_T  = ~ (* src = "verilog/rocket_clean.sv:200934.27-200934.38" *) \copy2.id_csr_ren ;
  assign _1568_ = ~ (* src = "verilog/rocket_clean.sv:200936.53-200936.75" *) \copy2.csr_io_status_isa [12];
  assign _1569_ = ~ (* src = "verilog/rocket_clean.sv:200937.32-200937.50" *) \copy2.id_ctrl_decoder_0 ;
  assign _1570_ = ~ (* src = "verilog/rocket_clean.sv:200938.53-200938.74" *) \copy2.csr_io_status_isa [0];
  assign _1571_ = ~ (* src = "verilog/rocket_clean.sv:200942.54-200942.75" *) \copy2.csr_io_status_isa [3];
  assign \copy2._id_illegal_insn_T_18  = ~ (* src = "verilog/rocket_clean.sv:200944.33-200944.54" *) \copy2.csr_io_status_isa [2];
  assign _1572_ = ~ (* src = "verilog/rocket_clean.sv:200954.23-200954.39" *) \copy2.io_dmem_ordered ;
  assign _1573_ = ~ (* src = "verilog/rocket_clean.sv:200969.48-200969.61" *) \copy2.mem_ctrl_mem ;
  assign _1574_ = ~ (* src = "verilog/rocket_clean.sv:201059.40-201059.59" *) \copy2.io_dmem_resp_valid ;
  assign \copy2.dmem_resp_xpu  = ~ (* src = "verilog/rocket_clean.sv:201071.25-201071.50" *) \copy2.io_dmem_resp_bits_tag [0];
  assign _1575_ = ~ (* src = "verilog/rocket_clean.sv:201077.58-201077.80" *) \copy2._id_sboard_hazard_T_3 ;
  assign _1576_ = ~ (* src = "verilog/rocket_clean.sv:201080.61-201080.84" *) \copy2._id_sboard_hazard_T_10 ;
  assign _1577_ = ~ (* src = "verilog/rocket_clean.sv:201083.62-201083.85" *) \copy2._id_sboard_hazard_T_17 ;
  assign _1578_ = ~ (* src = "verilog/rocket_clean.sv:201088.65-201088.81" *) \copy2.io_fpu_fcsr_rdy ;
  assign \copy2._dcache_blocked_T  = ~ (* src = "verilog/rocket_clean.sv:201100.29-201100.48" *) \copy2.io_dmem_perf_grant ;
  assign \copy2._ctrl_stalld_T_17  = ~ (* src = "verilog/rocket_clean.sv:201105.29-201105.36" *) \copy2.wb_wxd ;
  assign _1579_ = ~ (* src = "verilog/rocket_clean.sv:201106.51-201106.100" *) _1867_;
  assign _1580_ = ~ (* src = "verilog/rocket_clean.sv:201111.22-201111.43" *) \copy2.ibuf_io_inst_0_valid ;
  assign \copy2._ex_reg_valid_T  = ~ (* src = "verilog/rocket_clean.sv:201113.27-201113.38" *) \copy2.ctrl_killd ;
  assign \copy2._ex_reg_replay_T  = ~ (* src = "verilog/rocket_clean.sv:201114.28-201114.43" *) \copy2.take_pc_mem_wb ;
  assign _1581_ = ~ (* src = "verilog/rocket_clean.sv:201129.35-201129.52" *) \copy2.replay_wb_common ;
  assign _1582_ = ~ (* src = "verilog/rocket_clean.sv:201129.55-201129.63" *) \copy2.csr_io_exception ;
  assign \copy2._replay_ex_structural_T  = ~ (* src = "verilog/rocket_clean.sv:201149.35-201149.53" *) \copy2.io_dmem_req_ready ;
  assign _1583_ = ~ (* src = "verilog/rocket_clean.sv:201150.51-201150.68" *) \copy2.div_io_req_ready ;
  assign _1584_ = ~ (* src = "verilog/rocket_clean.sv:201154.51-201154.64" *) \copy2.ex_reg_valid ;
  assign _1585_ = ~ (* src = "verilog/rocket_clean.sv:201160.67-201160.82" *) \copy2.mem_reg_sfence ;
  assign \copy2._mem_reg_valid_T  = ~ (* src = "verilog/rocket_clean.sv:201165.28-201165.39" *) \copy2.ctrl_killx ;
  assign _1586_ = ~ (* src = "verilog/rocket_clean.sv:201207.70-201207.84" *) \copy2.mem_reg_valid ;
  assign \copy2._wb_reg_valid_T  = ~ (* src = "verilog/rocket_clean.sv:201210.27-201210.38" *) \copy2.ctrl_killm ;
  assign \copy2._wb_reg_replay_T  = ~ (* src = "verilog/rocket_clean.sv:201211.28-201211.39" *) \copy2.take_pc_wb ;
  assign \copy2.tval_dmem_addr  = ~ (* src = "verilog/rocket_clean.sv:201218.26-201218.38" *) \copy2.wb_reg_xcpt ;
  assign _1587_ = ~ (* src = "verilog/rocket_clean.sv:201229.87-201229.104" *) \copy2.wb_reg_wdata [38];
  assign \copy2._csr_io_rw_cmd_T_1  = ~ (* src = "verilog/rocket_clean.sv:201234.35-201234.52" *) \copy2._csr_io_rw_cmd_T ;
  assign \copy2._T_152  = ~ (* src = "verilog/rocket_clean.sv:201237.24-201237.31" *) \copy2._T_151 ;
  assign \copy2._id_stall_fpu_T_10  = ~ (* src = "verilog/rocket_clean.sv:201250.36-201250.54" *) \copy2._id_stall_fpu_T_9 ;
  assign \copy2._id_stall_fpu_T_15  = ~ (* src = "verilog/rocket_clean.sv:201255.36-201255.55" *) \copy2._id_stall_fpu_T_14 ;
  assign \copy2._io_imem_btb_update_bits_pc_T  = ~ (* src = "verilog/rocket_clean.sv:201263.47-201263.77" *) \copy2.mem_reg_pc [38:0];
  assign _1588_ = ~ (* src = "verilog/rocket_clean.sv:201267.91-201267.112" *) \copy2.alu_io_adder_out [38];
  assign \copy2.rf_id_rs_MPORT_addr  = ~ (* src = "verilog/rocket_clean.sv:201514.32-201514.42" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy2.rf_id_rs_MPORT_1_addr  = ~ (* src = "verilog/rocket_clean.sv:201522.34-201522.44" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign _1589_ = ~ (* src = "verilog/rocket_clean.sv:201542.89-201542.97" *) \copy2.mem_cfi ;
  assign \copy2.io_imem_bht_update_bits_pc  = ~ (* src = "verilog/rocket_clean.sv:201544.39-201544.71" *) { \copy2._io_imem_btb_update_bits_pc_T [38:2], 2'h3 };
  assign _1590_ = ~ (* src = "verilog/rocket_clean.sv:201555.66-201555.82" *) \copy2.io_dmem_s2_nack ;
  assign \copy2.io_dmem_req_bits_signed  = ~ (* src = "verilog/rocket_clean.sv:201561.36-201561.52" *) \copy2.ex_reg_inst [14];
  assign \copy2.ibuf_io_inst_0_ready  = ~ (* src = "verilog/rocket_clean.sv:201652.33-201652.45" *) \copy2.ctrl_stalld ;
  assign _1591_ = ~ (* src = "verilog/rocket_clean.sv:202071.40-202071.50" *) \copy2.do_bypass ;
  assign _1592_ = ~ (* src = "verilog/rocket_clean.sv:202080.31-202080.43" *) \copy2.do_bypass_1 ;
  assign \copy2.replay_wb_common  = \copy2.io_dmem_s2_nack  | (* src = "verilog/rocket_clean.sv:200442.28-200442.59" *) \copy2.wb_reg_replay ;
  assign _1593_ = \copy2.wb_reg_xcpt  | (* src = "verilog/rocket_clean.sv:200450.19-200450.38" *) \copy2._T_97 ;
  assign _1594_ = _1593_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.46" *) \copy2._T_99 ;
  assign _1595_ = _1594_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.55" *) \copy2._T_105 ;
  assign _1596_ = _1595_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.64" *) \copy2._T_107 ;
  assign _1597_ = _1596_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.73" *) \copy2._T_109 ;
  assign \copy2.csr_io_exception  = _1597_ | (* src = "verilog/rocket_clean.sv:200450.19-200450.82" *) \copy2._T_111 ;
  assign _1598_ = \copy2.replay_wb_common  | (* src = "verilog/rocket_clean.sv:200451.22-200451.48" *) \copy2.csr_io_exception ;
  assign _1599_ = _1598_ | (* src = "verilog/rocket_clean.sv:200451.22-200451.62" *) \copy2.csr_io_eret ;
  assign \copy2.take_pc_wb  = _1599_ | (* src = "verilog/rocket_clean.sv:200451.22-200451.82" *) \copy2.wb_reg_flush_pipe ;
  assign _1600_ = \copy2.ex_reg_valid  | (* src = "verilog/rocket_clean.sv:200453.23-200453.51" *) \copy2.ex_reg_replay ;
  assign \copy2.ex_pc_valid  = _1600_ | (* src = "verilog/rocket_clean.sv:200453.23-200453.75" *) \copy2.ex_reg_xcpt_interrupt ;
  assign _1601_ = _1516_ | (* src = "verilog/rocket_clean.sv:200456.15-200456.59" *) _1517_;
  assign _1602_ = \copy2.mem_ctrl_jalr  | (* src = "verilog/rocket_clean.sv:200477.30-200477.60" *) \copy2.mem_reg_sfence ;
  assign _1603_ = \copy2.ibuf_io_inst_0_valid  | (* src = "verilog/rocket_clean.sv:200479.30-200479.71" *) \copy2.io_imem_resp_valid ;
  assign _1604_ = \copy2.mem_wrong_npc  | (* src = "verilog/rocket_clean.sv:200481.56-200481.86" *) \copy2.mem_reg_sfence ;
  assign \copy2.take_pc_mem_wb  = \copy2.take_pc_wb  | (* src = "verilog/rocket_clean.sv:200482.26-200482.50" *) \copy2.take_pc_mem ;
  assign _1605_ = \copy2._id_ctrl_decoder_bit_T_1  | (* src = "verilog/rocket_clean.sv:200656.38-200656.89" *) \copy2._id_ctrl_decoder_bit_T_3 ;
  assign _1606_ = _1605_ | (* src = "verilog/rocket_clean.sv:200656.38-200656.116" *) \copy2._id_ctrl_decoder_bit_T_5 ;
  assign _1607_ = _1606_ | (* src = "verilog/rocket_clean.sv:200656.38-200657.29" *) \copy2._id_ctrl_decoder_bit_T_7 ;
  assign _1608_ = _1607_ | (* src = "verilog/rocket_clean.sv:200656.38-200657.56" *) \copy2._id_ctrl_decoder_bit_T_9 ;
  assign _1609_ = _1608_ | (* src = "verilog/rocket_clean.sv:200656.38-200657.84" *) \copy2._id_ctrl_decoder_bit_T_11 ;
  assign _1610_ = _1609_ | (* src = "verilog/rocket_clean.sv:200656.38-200657.112" *) \copy2._id_ctrl_decoder_bit_T_13 ;
  assign _1611_ = _1610_ | (* src = "verilog/rocket_clean.sv:200656.38-200658.30" *) \copy2._id_ctrl_decoder_bit_T_15 ;
  assign _1612_ = _1611_ | (* src = "verilog/rocket_clean.sv:200656.38-200658.58" *) \copy2._id_ctrl_decoder_bit_T_17 ;
  assign _1613_ = _1612_ | (* src = "verilog/rocket_clean.sv:200656.38-200658.86" *) \copy2._id_ctrl_decoder_bit_T_19 ;
  assign _1614_ = _1613_ | (* src = "verilog/rocket_clean.sv:200656.38-200658.114" *) \copy2._id_ctrl_decoder_bit_T_21 ;
  assign _1615_ = _1614_ | (* src = "verilog/rocket_clean.sv:200656.38-200659.30" *) \copy2._id_ctrl_decoder_bit_T_23 ;
  assign _1616_ = _1615_ | (* src = "verilog/rocket_clean.sv:200656.38-200659.58" *) \copy2._id_ctrl_decoder_bit_T_25 ;
  assign _1617_ = _1616_ | (* src = "verilog/rocket_clean.sv:200656.38-200659.86" *) \copy2._id_ctrl_decoder_bit_T_27 ;
  assign _1618_ = _1617_ | (* src = "verilog/rocket_clean.sv:200656.38-200659.114" *) \copy2._id_ctrl_decoder_bit_T_29 ;
  assign _1619_ = _1618_ | (* src = "verilog/rocket_clean.sv:200656.38-200660.30" *) \copy2._id_ctrl_decoder_bit_T_31 ;
  assign _1620_ = _1619_ | (* src = "verilog/rocket_clean.sv:200656.38-200660.58" *) \copy2._id_ctrl_decoder_bit_T_33 ;
  assign _1621_ = _1620_ | (* src = "verilog/rocket_clean.sv:200656.38-200660.86" *) \copy2._id_ctrl_decoder_bit_T_35 ;
  assign _1622_ = _1621_ | (* src = "verilog/rocket_clean.sv:200656.38-200660.114" *) \copy2._id_ctrl_decoder_bit_T_37 ;
  assign _1623_ = _1622_ | (* src = "verilog/rocket_clean.sv:200656.38-200661.30" *) \copy2._id_ctrl_decoder_bit_T_39 ;
  assign _1624_ = _1623_ | (* src = "verilog/rocket_clean.sv:200656.38-200661.58" *) \copy2._id_ctrl_decoder_bit_T_41 ;
  assign _1625_ = _1624_ | (* src = "verilog/rocket_clean.sv:200656.38-200661.86" *) \copy2._id_ctrl_decoder_bit_T_43 ;
  assign _1626_ = _1625_ | (* src = "verilog/rocket_clean.sv:200656.38-200661.114" *) \copy2._id_ctrl_decoder_bit_T_45 ;
  assign _1627_ = _1626_ | (* src = "verilog/rocket_clean.sv:200656.38-200662.30" *) \copy2._id_ctrl_decoder_bit_T_47 ;
  assign _1628_ = _1627_ | (* src = "verilog/rocket_clean.sv:200656.38-200662.58" *) \copy2._id_ctrl_decoder_bit_T_49 ;
  assign _1629_ = _1628_ | (* src = "verilog/rocket_clean.sv:200656.38-200662.86" *) \copy2._id_ctrl_decoder_bit_T_51 ;
  assign _1630_ = _1629_ | (* src = "verilog/rocket_clean.sv:200656.38-200662.114" *) \copy2._id_ctrl_decoder_bit_T_53 ;
  assign _1631_ = _1630_ | (* src = "verilog/rocket_clean.sv:200656.38-200663.30" *) \copy2._id_ctrl_decoder_bit_T_55 ;
  assign _1632_ = _1631_ | (* src = "verilog/rocket_clean.sv:200656.38-200663.58" *) \copy2._id_ctrl_decoder_bit_T_57 ;
  assign _1633_ = _1632_ | (* src = "verilog/rocket_clean.sv:200656.38-200663.86" *) \copy2._id_ctrl_decoder_bit_T_59 ;
  assign \copy2._id_ctrl_decoder_bit_T_347  = _1633_ | (* src = "verilog/rocket_clean.sv:200656.38-200663.114" *) \copy2._id_ctrl_decoder_bit_T_61 ;
  assign _1634_ = \copy2._id_ctrl_decoder_bit_T_347  | (* src = "verilog/rocket_clean.sv:200664.38-200664.92" *) \copy2._id_ctrl_decoder_bit_T_63 ;
  assign _1635_ = _1634_ | (* src = "verilog/rocket_clean.sv:200664.38-200664.120" *) \copy2._id_ctrl_decoder_bit_T_65 ;
  assign _1636_ = _1635_ | (* src = "verilog/rocket_clean.sv:200664.38-200665.33" *) \copy2._id_ctrl_decoder_bit_T_67 ;
  assign _1637_ = _1636_ | (* src = "verilog/rocket_clean.sv:200664.38-200665.61" *) \copy2._id_ctrl_decoder_bit_T_69 ;
  assign _1638_ = _1637_ | (* src = "verilog/rocket_clean.sv:200664.38-200665.89" *) \copy2._id_ctrl_decoder_bit_T_71 ;
  assign _1639_ = _1638_ | (* src = "verilog/rocket_clean.sv:200664.38-200665.117" *) \copy2._id_ctrl_decoder_bit_T_73 ;
  assign _1640_ = _1639_ | (* src = "verilog/rocket_clean.sv:200664.38-200666.30" *) \copy2._id_ctrl_decoder_bit_T_75 ;
  assign _1641_ = _1640_ | (* src = "verilog/rocket_clean.sv:200664.38-200666.58" *) \copy2._id_ctrl_decoder_bit_T_77 ;
  assign _1642_ = _1641_ | (* src = "verilog/rocket_clean.sv:200664.38-200666.86" *) \copy2._id_ctrl_decoder_bit_T_79 ;
  assign _1643_ = _1642_ | (* src = "verilog/rocket_clean.sv:200664.38-200666.114" *) \copy2._id_ctrl_decoder_bit_T_81 ;
  assign _1644_ = _1643_ | (* src = "verilog/rocket_clean.sv:200664.38-200667.30" *) \copy2._id_ctrl_decoder_bit_T_83 ;
  assign _1645_ = _1644_ | (* src = "verilog/rocket_clean.sv:200664.38-200667.58" *) \copy2._id_ctrl_decoder_bit_T_85 ;
  assign _1646_ = _1645_ | (* src = "verilog/rocket_clean.sv:200664.38-200667.86" *) \copy2._id_ctrl_decoder_bit_T_87 ;
  assign _1647_ = _1646_ | (* src = "verilog/rocket_clean.sv:200664.38-200667.114" *) \copy2._id_ctrl_decoder_bit_T_89 ;
  assign _1648_ = _1647_ | (* src = "verilog/rocket_clean.sv:200664.38-200668.30" *) \copy2._id_ctrl_decoder_bit_T_91 ;
  assign _1649_ = _1648_ | (* src = "verilog/rocket_clean.sv:200664.38-200668.58" *) \copy2._id_ctrl_decoder_bit_T_93 ;
  assign _1650_ = _1649_ | (* src = "verilog/rocket_clean.sv:200664.38-200668.86" *) \copy2._id_ctrl_decoder_bit_T_95 ;
  assign _1651_ = _1650_ | (* src = "verilog/rocket_clean.sv:200664.38-200668.114" *) \copy2._id_ctrl_decoder_bit_T_97 ;
  assign _1652_ = _1651_ | (* src = "verilog/rocket_clean.sv:200664.38-200669.30" *) \copy2._id_ctrl_decoder_bit_T_99 ;
  assign _1653_ = _1652_ | (* src = "verilog/rocket_clean.sv:200664.38-200669.59" *) \copy2._id_ctrl_decoder_bit_T_101 ;
  assign _1654_ = _1653_ | (* src = "verilog/rocket_clean.sv:200664.38-200669.88" *) \copy2._id_ctrl_decoder_bit_T_103 ;
  assign _1655_ = _1654_ | (* src = "verilog/rocket_clean.sv:200664.38-200669.117" *) \copy2._id_ctrl_decoder_bit_T_105 ;
  assign _1656_ = _1655_ | (* src = "verilog/rocket_clean.sv:200664.38-200670.31" *) \copy2._id_ctrl_decoder_bit_T_107 ;
  assign _1657_ = _1656_ | (* src = "verilog/rocket_clean.sv:200664.38-200670.60" *) \copy2._id_ctrl_decoder_bit_T_109 ;
  assign _1658_ = _1657_ | (* src = "verilog/rocket_clean.sv:200664.38-200670.89" *) \copy2._id_ctrl_decoder_bit_T_111 ;
  assign _1659_ = _1658_ | (* src = "verilog/rocket_clean.sv:200664.38-200670.118" *) \copy2._id_ctrl_decoder_bit_T_113 ;
  assign _1660_ = _1659_ | (* src = "verilog/rocket_clean.sv:200664.38-200671.31" *) \copy2._id_ctrl_decoder_bit_T_115 ;
  assign _1661_ = _1660_ | (* src = "verilog/rocket_clean.sv:200664.38-200671.60" *) \copy2._id_ctrl_decoder_bit_T_117 ;
  assign _1662_ = _1661_ | (* src = "verilog/rocket_clean.sv:200664.38-200671.89" *) \copy2._id_ctrl_decoder_bit_T_119 ;
  assign \copy2._id_ctrl_decoder_bit_T_377  = _1662_ | (* src = "verilog/rocket_clean.sv:200664.38-200671.118" *) \copy2._id_ctrl_decoder_bit_T_121 ;
  assign _1663_ = \copy2._id_ctrl_decoder_bit_T_377  | (* src = "verilog/rocket_clean.sv:200672.38-200672.93" *) \copy2._id_ctrl_decoder_bit_T_123 ;
  assign _1664_ = _1663_ | (* src = "verilog/rocket_clean.sv:200672.38-200673.31" *) \copy2._id_ctrl_decoder_bit_T_125 ;
  assign _1665_ = _1664_ | (* src = "verilog/rocket_clean.sv:200672.38-200673.60" *) \copy2._id_ctrl_decoder_bit_T_127 ;
  assign _1666_ = _1665_ | (* src = "verilog/rocket_clean.sv:200672.38-200673.89" *) \copy2._id_ctrl_decoder_bit_T_129 ;
  assign _1667_ = _1666_ | (* src = "verilog/rocket_clean.sv:200672.38-200673.118" *) \copy2._id_ctrl_decoder_bit_T_131 ;
  assign _1668_ = _1667_ | (* src = "verilog/rocket_clean.sv:200672.38-200674.31" *) \copy2._id_ctrl_decoder_bit_T_133 ;
  assign _1669_ = _1668_ | (* src = "verilog/rocket_clean.sv:200672.38-200674.60" *) \copy2._id_ctrl_decoder_bit_T_135 ;
  assign _1670_ = _1669_ | (* src = "verilog/rocket_clean.sv:200672.38-200674.89" *) \copy2._id_ctrl_decoder_bit_T_137 ;
  assign _1671_ = _1670_ | (* src = "verilog/rocket_clean.sv:200672.38-200674.118" *) \copy2._id_ctrl_decoder_bit_T_139 ;
  assign _1672_ = _1671_ | (* src = "verilog/rocket_clean.sv:200672.38-200675.31" *) \copy2._id_ctrl_decoder_bit_T_141 ;
  assign _1673_ = _1672_ | (* src = "verilog/rocket_clean.sv:200672.38-200675.60" *) \copy2._id_ctrl_decoder_bit_T_143 ;
  assign _1674_ = _1673_ | (* src = "verilog/rocket_clean.sv:200672.38-200675.89" *) \copy2._id_ctrl_decoder_bit_T_145 ;
  assign _1675_ = _1674_ | (* src = "verilog/rocket_clean.sv:200672.38-200675.118" *) \copy2._id_ctrl_decoder_bit_T_147 ;
  assign _1676_ = _1675_ | (* src = "verilog/rocket_clean.sv:200672.38-200676.31" *) \copy2._id_ctrl_decoder_bit_T_149 ;
  assign _1677_ = _1676_ | (* src = "verilog/rocket_clean.sv:200672.38-200676.60" *) \copy2._id_ctrl_decoder_bit_T_151 ;
  assign _1678_ = _1677_ | (* src = "verilog/rocket_clean.sv:200672.38-200676.89" *) \copy2._id_ctrl_decoder_bit_T_153 ;
  assign _1679_ = _1678_ | (* src = "verilog/rocket_clean.sv:200672.38-200676.118" *) \copy2._id_ctrl_decoder_bit_T_155 ;
  assign _1680_ = _1679_ | (* src = "verilog/rocket_clean.sv:200672.38-200677.31" *) \copy2._id_ctrl_decoder_bit_T_157 ;
  assign _1681_ = _1680_ | (* src = "verilog/rocket_clean.sv:200672.38-200677.60" *) \copy2._id_ctrl_decoder_bit_T_159 ;
  assign _1682_ = _1681_ | (* src = "verilog/rocket_clean.sv:200672.38-200677.89" *) \copy2._id_ctrl_decoder_bit_T_161 ;
  assign _1683_ = _1682_ | (* src = "verilog/rocket_clean.sv:200672.38-200677.118" *) \copy2._id_ctrl_decoder_bit_T_163 ;
  assign _1684_ = _1683_ | (* src = "verilog/rocket_clean.sv:200672.38-200678.31" *) \copy2._id_ctrl_decoder_bit_T_165 ;
  assign _1685_ = _1684_ | (* src = "verilog/rocket_clean.sv:200672.38-200678.60" *) \copy2._id_ctrl_decoder_bit_T_167 ;
  assign _1686_ = _1685_ | (* src = "verilog/rocket_clean.sv:200672.38-200678.89" *) \copy2._id_ctrl_decoder_bit_T_169 ;
  assign _1687_ = _1686_ | (* src = "verilog/rocket_clean.sv:200672.38-200678.118" *) \copy2._id_ctrl_decoder_bit_T_171 ;
  assign _1688_ = _1687_ | (* src = "verilog/rocket_clean.sv:200672.38-200679.31" *) \copy2._id_ctrl_decoder_bit_T_173 ;
  assign _1689_ = _1688_ | (* src = "verilog/rocket_clean.sv:200672.38-200679.60" *) \copy2._id_ctrl_decoder_bit_T_175 ;
  assign _1690_ = _1689_ | (* src = "verilog/rocket_clean.sv:200672.38-200679.89" *) \copy2._id_ctrl_decoder_bit_T_177 ;
  assign _1691_ = _1690_ | (* src = "verilog/rocket_clean.sv:200672.38-200679.118" *) \copy2._id_ctrl_decoder_bit_T_179 ;
  assign \copy2._id_ctrl_decoder_bit_T_407  = _1691_ | (* src = "verilog/rocket_clean.sv:200672.38-200680.31" *) \copy2._id_ctrl_decoder_bit_T_181 ;
  assign _1692_ = \copy2._id_ctrl_decoder_bit_T_407  | (* src = "verilog/rocket_clean.sv:200681.38-200681.93" *) \copy2._id_ctrl_decoder_bit_T_183 ;
  assign _1693_ = _1692_ | (* src = "verilog/rocket_clean.sv:200681.38-200682.31" *) \copy2._id_ctrl_decoder_bit_T_185 ;
  assign _1694_ = _1693_ | (* src = "verilog/rocket_clean.sv:200681.38-200682.60" *) \copy2._id_ctrl_decoder_bit_T_187 ;
  assign _1695_ = _1694_ | (* src = "verilog/rocket_clean.sv:200681.38-200682.89" *) \copy2._id_ctrl_decoder_bit_T_189 ;
  assign _1696_ = _1695_ | (* src = "verilog/rocket_clean.sv:200681.38-200682.118" *) \copy2._id_ctrl_decoder_bit_T_191 ;
  assign _1697_ = _1696_ | (* src = "verilog/rocket_clean.sv:200681.38-200683.31" *) \copy2._id_ctrl_decoder_bit_T_193 ;
  assign _1698_ = _1697_ | (* src = "verilog/rocket_clean.sv:200681.38-200683.60" *) \copy2._id_ctrl_decoder_bit_T_195 ;
  assign _1699_ = _1698_ | (* src = "verilog/rocket_clean.sv:200681.38-200683.89" *) \copy2._id_ctrl_decoder_bit_T_197 ;
  assign _1700_ = _1699_ | (* src = "verilog/rocket_clean.sv:200681.38-200683.118" *) \copy2._id_ctrl_decoder_bit_T_199 ;
  assign _1701_ = _1700_ | (* src = "verilog/rocket_clean.sv:200681.38-200684.31" *) \copy2._id_ctrl_decoder_bit_T_201 ;
  assign _1702_ = _1701_ | (* src = "verilog/rocket_clean.sv:200681.38-200684.60" *) \copy2._id_ctrl_decoder_bit_T_203 ;
  assign _1703_ = _1702_ | (* src = "verilog/rocket_clean.sv:200681.38-200684.89" *) \copy2._id_ctrl_decoder_bit_T_205 ;
  assign _1704_ = _1703_ | (* src = "verilog/rocket_clean.sv:200681.38-200684.118" *) \copy2._id_ctrl_decoder_bit_T_207 ;
  assign _1705_ = _1704_ | (* src = "verilog/rocket_clean.sv:200681.38-200685.31" *) \copy2._id_ctrl_decoder_bit_T_209 ;
  assign _1706_ = _1705_ | (* src = "verilog/rocket_clean.sv:200681.38-200685.60" *) \copy2._id_ctrl_decoder_bit_T_211 ;
  assign _1707_ = _1706_ | (* src = "verilog/rocket_clean.sv:200681.38-200685.89" *) \copy2._id_ctrl_decoder_bit_T_213 ;
  assign _1708_ = _1707_ | (* src = "verilog/rocket_clean.sv:200681.38-200685.118" *) \copy2._id_ctrl_decoder_bit_T_215 ;
  assign _1709_ = _1708_ | (* src = "verilog/rocket_clean.sv:200681.38-200686.31" *) \copy2._id_ctrl_decoder_bit_T_217 ;
  assign _1710_ = _1709_ | (* src = "verilog/rocket_clean.sv:200681.38-200686.60" *) \copy2._id_ctrl_decoder_bit_T_219 ;
  assign _1711_ = _1710_ | (* src = "verilog/rocket_clean.sv:200681.38-200686.89" *) \copy2._id_ctrl_decoder_bit_T_221 ;
  assign _1712_ = _1711_ | (* src = "verilog/rocket_clean.sv:200681.38-200686.118" *) \copy2._id_ctrl_decoder_bit_T_223 ;
  assign _1713_ = _1712_ | (* src = "verilog/rocket_clean.sv:200681.38-200687.31" *) \copy2._id_ctrl_decoder_bit_T_225 ;
  assign _1714_ = _1713_ | (* src = "verilog/rocket_clean.sv:200681.38-200687.60" *) \copy2._id_ctrl_decoder_bit_T_226 ;
  assign _1715_ = _1714_ | (* src = "verilog/rocket_clean.sv:200681.38-200687.89" *) \copy2._id_ctrl_decoder_bit_T_227 ;
  assign _1716_ = _1715_ | (* src = "verilog/rocket_clean.sv:200681.38-200687.118" *) \copy2._id_ctrl_decoder_bit_T_229 ;
  assign _1717_ = _1716_ | (* src = "verilog/rocket_clean.sv:200681.38-200688.31" *) \copy2._id_ctrl_decoder_bit_T_231 ;
  assign _1718_ = _1717_ | (* src = "verilog/rocket_clean.sv:200681.38-200688.60" *) \copy2._id_ctrl_decoder_bit_T_233 ;
  assign _1719_ = _1718_ | (* src = "verilog/rocket_clean.sv:200681.38-200688.89" *) \copy2._id_ctrl_decoder_bit_T_235 ;
  assign _1720_ = _1719_ | (* src = "verilog/rocket_clean.sv:200681.38-200688.118" *) \copy2._id_ctrl_decoder_bit_T_237 ;
  assign \copy2._id_ctrl_decoder_bit_T_437  = _1720_ | (* src = "verilog/rocket_clean.sv:200681.38-200689.31" *) \copy2._id_ctrl_decoder_bit_T_239 ;
  assign _1721_ = \copy2._id_ctrl_decoder_bit_T_437  | (* src = "verilog/rocket_clean.sv:200690.38-200690.93" *) \copy2._id_ctrl_decoder_bit_T_241 ;
  assign _1722_ = _1721_ | (* src = "verilog/rocket_clean.sv:200690.38-200691.31" *) \copy2._id_ctrl_decoder_bit_T_243 ;
  assign _1723_ = _1722_ | (* src = "verilog/rocket_clean.sv:200690.38-200691.60" *) \copy2._id_ctrl_decoder_bit_T_245 ;
  assign _1724_ = _1723_ | (* src = "verilog/rocket_clean.sv:200690.38-200691.89" *) \copy2._id_ctrl_decoder_bit_T_247 ;
  assign _1725_ = _1724_ | (* src = "verilog/rocket_clean.sv:200690.38-200691.118" *) \copy2._id_ctrl_decoder_bit_T_249 ;
  assign _1726_ = _1725_ | (* src = "verilog/rocket_clean.sv:200690.38-200692.31" *) \copy2._id_ctrl_decoder_bit_T_251 ;
  assign _1727_ = _1726_ | (* src = "verilog/rocket_clean.sv:200690.38-200692.60" *) \copy2._id_ctrl_decoder_bit_T_253 ;
  assign _1728_ = _1727_ | (* src = "verilog/rocket_clean.sv:200690.38-200692.89" *) \copy2._id_ctrl_decoder_bit_T_255 ;
  assign _1729_ = _1728_ | (* src = "verilog/rocket_clean.sv:200690.38-200692.118" *) \copy2._id_ctrl_decoder_bit_T_257 ;
  assign _1730_ = _1729_ | (* src = "verilog/rocket_clean.sv:200690.38-200693.31" *) \copy2._id_ctrl_decoder_bit_T_259 ;
  assign _1731_ = _1730_ | (* src = "verilog/rocket_clean.sv:200690.38-200693.60" *) \copy2._id_ctrl_decoder_bit_T_261 ;
  assign _1732_ = _1731_ | (* src = "verilog/rocket_clean.sv:200690.38-200693.89" *) \copy2._id_ctrl_decoder_bit_T_263 ;
  assign _1733_ = _1732_ | (* src = "verilog/rocket_clean.sv:200690.38-200693.118" *) \copy2._id_ctrl_decoder_bit_T_265 ;
  assign _1734_ = _1733_ | (* src = "verilog/rocket_clean.sv:200690.38-200694.31" *) \copy2._id_ctrl_decoder_bit_T_267 ;
  assign _1735_ = _1734_ | (* src = "verilog/rocket_clean.sv:200690.38-200694.60" *) \copy2._id_ctrl_decoder_bit_T_269 ;
  assign _1736_ = _1735_ | (* src = "verilog/rocket_clean.sv:200690.38-200694.89" *) \copy2._id_ctrl_decoder_bit_T_271 ;
  assign _1737_ = _1736_ | (* src = "verilog/rocket_clean.sv:200690.38-200694.118" *) \copy2._id_ctrl_decoder_bit_T_273 ;
  assign _1738_ = _1737_ | (* src = "verilog/rocket_clean.sv:200690.38-200695.31" *) \copy2._id_ctrl_decoder_bit_T_275 ;
  assign _1739_ = _1738_ | (* src = "verilog/rocket_clean.sv:200690.38-200695.60" *) \copy2._id_ctrl_decoder_bit_T_277 ;
  assign _1740_ = _1739_ | (* src = "verilog/rocket_clean.sv:200690.38-200695.89" *) \copy2._id_ctrl_decoder_bit_T_279 ;
  assign _1741_ = _1740_ | (* src = "verilog/rocket_clean.sv:200690.38-200695.118" *) \copy2._id_ctrl_decoder_bit_T_281 ;
  assign _1742_ = _1741_ | (* src = "verilog/rocket_clean.sv:200690.38-200696.31" *) \copy2._id_ctrl_decoder_bit_T_283 ;
  assign _1743_ = _1742_ | (* src = "verilog/rocket_clean.sv:200690.38-200696.60" *) \copy2._id_ctrl_decoder_bit_T_285 ;
  assign _1744_ = _1743_ | (* src = "verilog/rocket_clean.sv:200690.38-200696.89" *) \copy2._id_ctrl_decoder_bit_T_287 ;
  assign _1745_ = _1744_ | (* src = "verilog/rocket_clean.sv:200690.38-200696.118" *) \copy2._id_ctrl_decoder_bit_T_289 ;
  assign _1746_ = _1745_ | (* src = "verilog/rocket_clean.sv:200690.38-200697.31" *) \copy2._id_ctrl_decoder_bit_T_291 ;
  assign _1747_ = _1746_ | (* src = "verilog/rocket_clean.sv:200690.38-200697.60" *) \copy2._id_ctrl_decoder_bit_T_293 ;
  assign _1748_ = _1747_ | (* src = "verilog/rocket_clean.sv:200690.38-200697.89" *) \copy2._id_ctrl_decoder_bit_T_295 ;
  assign _1749_ = _1748_ | (* src = "verilog/rocket_clean.sv:200690.38-200697.118" *) \copy2._id_ctrl_decoder_bit_T_297 ;
  assign \copy2._id_ctrl_decoder_bit_T_467  = _1749_ | (* src = "verilog/rocket_clean.sv:200690.38-200698.31" *) \copy2._id_ctrl_decoder_bit_T_299 ;
  assign _1750_ = \copy2._id_ctrl_decoder_bit_T_467  | (* src = "verilog/rocket_clean.sv:200699.29-200699.84" *) \copy2._id_ctrl_decoder_bit_T_300 ;
  assign _1751_ = _1750_ | (* src = "verilog/rocket_clean.sv:200699.29-200699.113" *) \copy2._id_ctrl_decoder_bit_T_301 ;
  assign _1752_ = _1751_ | (* src = "verilog/rocket_clean.sv:200699.29-200700.31" *) \copy2._id_ctrl_decoder_bit_T_302 ;
  assign _1753_ = _1752_ | (* src = "verilog/rocket_clean.sv:200699.29-200700.60" *) \copy2._id_ctrl_decoder_bit_T_303 ;
  assign _1754_ = _1753_ | (* src = "verilog/rocket_clean.sv:200699.29-200700.89" *) \copy2._id_ctrl_decoder_bit_T_304 ;
  assign _1755_ = _1754_ | (* src = "verilog/rocket_clean.sv:200699.29-200700.118" *) \copy2._id_ctrl_decoder_bit_T_306 ;
  assign _1756_ = _1755_ | (* src = "verilog/rocket_clean.sv:200699.29-200701.31" *) \copy2._id_ctrl_decoder_bit_T_308 ;
  assign _1757_ = _1756_ | (* src = "verilog/rocket_clean.sv:200699.29-200701.60" *) \copy2._id_ctrl_decoder_bit_T_310 ;
  assign _1758_ = _1757_ | (* src = "verilog/rocket_clean.sv:200699.29-200701.89" *) \copy2._id_ctrl_decoder_bit_T_312 ;
  assign _1759_ = _1758_ | (* src = "verilog/rocket_clean.sv:200699.29-200701.118" *) \copy2._id_ctrl_decoder_bit_T_314 ;
  assign \copy2.id_ctrl_decoder_0  = _1759_ | (* src = "verilog/rocket_clean.sv:200699.29-200702.31" *) \copy2._id_ctrl_decoder_bit_T_316 ;
  assign \copy2.id_ctrl_decoder_1  = \copy2._id_ctrl_decoder_T_1  | (* src = "verilog/rocket_clean.sv:200707.29-200707.72" *) \copy2._id_ctrl_decoder_T_3 ;
  assign _1760_ = \copy2._id_ctrl_decoder_T_12  | (* src = "verilog/rocket_clean.sv:200722.29-200722.74" *) \copy2._id_ctrl_decoder_T_14 ;
  assign _1761_ = _1760_ | (* src = "verilog/rocket_clean.sv:200722.29-200722.98" *) \copy2._id_ctrl_decoder_T_16 ;
  assign \copy2.id_ctrl_decoder_6  = _1761_ | (* src = "verilog/rocket_clean.sv:200722.29-200723.26" *) \copy2._id_ctrl_decoder_T_18 ;
  assign _1762_ = \copy2._id_ctrl_decoder_T_23  | (* src = "verilog/rocket_clean.sv:200734.29-200734.74" *) \copy2._id_ctrl_decoder_T_25 ;
  assign _1763_ = _1762_ | (* src = "verilog/rocket_clean.sv:200734.29-200734.98" *) \copy2._id_ctrl_decoder_T_27 ;
  assign _1764_ = _1763_ | (* src = "verilog/rocket_clean.sv:200734.29-200735.26" *) \copy2._id_ctrl_decoder_T_29 ;
  assign \copy2.id_ctrl_decoder_7  = _1764_ | (* src = "verilog/rocket_clean.sv:200734.29-200735.50" *) \copy2._id_ctrl_decoder_T_31 ;
  assign _1765_ = \copy2._id_ctrl_decoder_T_37  | (* src = "verilog/rocket_clean.sv:200746.33-200746.78" *) \copy2._id_ctrl_decoder_T_39 ;
  assign _1766_ = _1765_ | (* src = "verilog/rocket_clean.sv:200746.33-200746.102" *) \copy2._id_ctrl_decoder_T_41 ;
  assign _1767_ = _1766_ | (* src = "verilog/rocket_clean.sv:200746.33-200747.26" *) \copy2._id_ctrl_decoder_T_43 ;
  assign \copy2._id_ctrl_decoder_T_50  = _1767_ | (* src = "verilog/rocket_clean.sv:200746.33-200747.50" *) \copy2._id_ctrl_decoder_T_45 ;
  assign _1768_ = \copy2._id_ctrl_decoder_T_52  | (* src = "verilog/rocket_clean.sv:200753.33-200753.78" *) \copy2._id_ctrl_decoder_T_23 ;
  assign _1769_ = _1768_ | (* src = "verilog/rocket_clean.sv:200753.33-200753.102" *) \copy2._id_ctrl_decoder_T_54 ;
  assign \copy2._id_ctrl_decoder_T_60  = _1769_ | (* src = "verilog/rocket_clean.sv:200753.33-200754.26" *) \copy2._id_ctrl_decoder_T_56 ;
  assign _1770_ = \copy2._id_ctrl_decoder_T_62  | (* src = "verilog/rocket_clean.sv:200762.33-200762.78" *) \copy2._id_ctrl_decoder_T_64 ;
  assign _1771_ = _1770_ | (* src = "verilog/rocket_clean.sv:200762.33-200762.102" *) \copy2._id_ctrl_decoder_T_23 ;
  assign _1772_ = _1771_ | (* src = "verilog/rocket_clean.sv:200762.33-200763.26" *) \copy2._id_ctrl_decoder_T_66 ;
  assign \copy2._id_ctrl_decoder_T_71  = _1772_ | (* src = "verilog/rocket_clean.sv:200762.33-200763.50" *) \copy2._id_ctrl_decoder_T_54 ;
  assign \copy2._id_ctrl_decoder_T_75  = \copy2._id_ctrl_decoder_T_73  | (* src = "verilog/rocket_clean.sv:200765.33-200765.78" *) \copy2._id_ctrl_decoder_T_43 ;
  assign \copy2._id_ctrl_decoder_T_81  = \copy2._id_ctrl_decoder_T_77  | (* src = "verilog/rocket_clean.sv:200769.33-200769.78" *) \copy2._id_ctrl_decoder_T_79 ;
  assign \copy2._id_ctrl_decoder_T_85  = \copy2._id_ctrl_decoder_T_77  | (* src = "verilog/rocket_clean.sv:200772.33-200772.78" *) \copy2._id_ctrl_decoder_T_83 ;
  assign _1773_ = \copy2._id_ctrl_decoder_T_87  | (* src = "verilog/rocket_clean.sv:200778.33-200778.78" *) \copy2._id_ctrl_decoder_T_89 ;
  assign \copy2._id_ctrl_decoder_T_94  = _1773_ | (* src = "verilog/rocket_clean.sv:200778.33-200778.102" *) \copy2._id_ctrl_decoder_T_91 ;
  assign \copy2.id_ctrl_decoder_12  = \copy2._id_ctrl_decoder_T_96  | (* src = "verilog/rocket_clean.sv:200784.30-200784.75" *) \copy2._id_ctrl_decoder_T_98 ;
  assign _1774_ = \copy2._id_ctrl_decoder_T_101  | (* src = "verilog/rocket_clean.sv:200793.34-200793.81" *) \copy2._id_ctrl_decoder_T_103 ;
  assign _1775_ = _1774_ | (* src = "verilog/rocket_clean.sv:200793.34-200793.106" *) \copy2._id_ctrl_decoder_T_105 ;
  assign \copy2._id_ctrl_decoder_T_111  = _1775_ | (* src = "verilog/rocket_clean.sv:200793.34-200794.27" *) \copy2._id_ctrl_decoder_T_107 ;
  assign _1776_ = \copy2._id_ctrl_decoder_T_113  | (* src = "verilog/rocket_clean.sv:200808.34-200808.81" *) \copy2._id_ctrl_decoder_T_115 ;
  assign _1777_ = _1776_ | (* src = "verilog/rocket_clean.sv:200808.34-200808.106" *) \copy2._id_ctrl_decoder_T_117 ;
  assign _1778_ = _1777_ | (* src = "verilog/rocket_clean.sv:200808.34-200809.27" *) \copy2._id_ctrl_decoder_T_119 ;
  assign _1779_ = _1778_ | (* src = "verilog/rocket_clean.sv:200808.34-200809.52" *) \copy2._id_ctrl_decoder_T_121 ;
  assign _1780_ = _1779_ | (* src = "verilog/rocket_clean.sv:200808.34-200809.77" *) \copy2._id_ctrl_decoder_T_123 ;
  assign \copy2._id_ctrl_decoder_T_132  = _1780_ | (* src = "verilog/rocket_clean.sv:200808.34-200809.102" *) \copy2._id_ctrl_decoder_T_125 ;
  assign _1781_ = \copy2._id_ctrl_decoder_T_134  | (* src = "verilog/rocket_clean.sv:200820.34-200820.81" *) \copy2._id_ctrl_decoder_T_136 ;
  assign _1782_ = _1781_ | (* src = "verilog/rocket_clean.sv:200820.34-200820.106" *) \copy2._id_ctrl_decoder_T_138 ;
  assign _1783_ = _1782_ | (* src = "verilog/rocket_clean.sv:200820.34-200821.27" *) \copy2._id_ctrl_decoder_T_140 ;
  assign \copy2._id_ctrl_decoder_T_147  = _1783_ | (* src = "verilog/rocket_clean.sv:200820.34-200821.52" *) \copy2._id_ctrl_decoder_T_142 ;
  assign _1784_ = \copy2._id_ctrl_decoder_T_149  | (* src = "verilog/rocket_clean.sv:200828.34-200828.81" *) \copy2._id_ctrl_decoder_T_151 ;
  assign _1785_ = _1784_ | (* src = "verilog/rocket_clean.sv:200828.34-200828.106" *) \copy2._id_ctrl_decoder_T_142 ;
  assign _1786_ = _1785_ | (* src = "verilog/rocket_clean.sv:200828.34-200829.27" *) \copy2._id_ctrl_decoder_T_123 ;
  assign \copy2._id_ctrl_decoder_T_158  = _1786_ | (* src = "verilog/rocket_clean.sv:200828.34-200829.52" *) \copy2._id_ctrl_decoder_T_153 ;
  assign _1787_ = \copy2._id_ctrl_decoder_bit_T_27  | (* src = "verilog/rocket_clean.sv:200832.38-200832.91" *) \copy2._id_ctrl_decoder_bit_T_29 ;
  assign _1788_ = _1787_ | (* src = "verilog/rocket_clean.sv:200832.38-200832.119" *) \copy2._id_ctrl_decoder_bit_T_31 ;
  assign _1789_ = _1788_ | (* src = "verilog/rocket_clean.sv:200832.38-200833.33" *) \copy2._id_ctrl_decoder_bit_T_33 ;
  assign _1790_ = _1789_ | (* src = "verilog/rocket_clean.sv:200832.38-200833.61" *) \copy2._id_ctrl_decoder_bit_T_35 ;
  assign _1791_ = _1790_ | (* src = "verilog/rocket_clean.sv:200832.38-200833.89" *) \copy2._id_ctrl_decoder_bit_T_37 ;
  assign _1792_ = _1791_ | (* src = "verilog/rocket_clean.sv:200832.38-200833.117" *) \copy2._id_ctrl_decoder_bit_T_39 ;
  assign _1793_ = _1792_ | (* src = "verilog/rocket_clean.sv:200832.38-200834.30" *) \copy2._id_ctrl_decoder_bit_T_41 ;
  assign _1794_ = _1793_ | (* src = "verilog/rocket_clean.sv:200832.38-200834.58" *) \copy2._id_ctrl_decoder_bit_T_43 ;
  assign _1795_ = _1794_ | (* src = "verilog/rocket_clean.sv:200832.38-200834.86" *) \copy2._id_ctrl_decoder_bit_T_45 ;
  assign _1796_ = _1795_ | (* src = "verilog/rocket_clean.sv:200832.38-200834.114" *) \copy2._id_ctrl_decoder_bit_T_47 ;
  assign _1797_ = _1796_ | (* src = "verilog/rocket_clean.sv:200832.38-200835.30" *) \copy2._id_ctrl_decoder_bit_T_49 ;
  assign _1798_ = _1797_ | (* src = "verilog/rocket_clean.sv:200832.38-200835.58" *) \copy2._id_ctrl_decoder_bit_T_51 ;
  assign _1799_ = _1798_ | (* src = "verilog/rocket_clean.sv:200832.38-200835.86" *) \copy2._id_ctrl_decoder_bit_T_53 ;
  assign _1800_ = _1799_ | (* src = "verilog/rocket_clean.sv:200832.38-200835.114" *) \copy2._id_ctrl_decoder_bit_T_55 ;
  assign _1801_ = _1800_ | (* src = "verilog/rocket_clean.sv:200832.38-200836.30" *) \copy2._id_ctrl_decoder_bit_T_57 ;
  assign _1802_ = _1801_ | (* src = "verilog/rocket_clean.sv:200832.38-200836.58" *) \copy2._id_ctrl_decoder_bit_T_59 ;
  assign _1803_ = _1802_ | (* src = "verilog/rocket_clean.sv:200832.38-200836.86" *) \copy2._id_ctrl_decoder_bit_T_61 ;
  assign _1804_ = _1803_ | (* src = "verilog/rocket_clean.sv:200832.38-200836.114" *) \copy2._id_ctrl_decoder_bit_T_63 ;
  assign _1805_ = _1804_ | (* src = "verilog/rocket_clean.sv:200832.38-200837.30" *) \copy2._id_ctrl_decoder_bit_T_65 ;
  assign _1806_ = _1805_ | (* src = "verilog/rocket_clean.sv:200832.38-200837.58" *) \copy2._id_ctrl_decoder_bit_T_67 ;
  assign _1807_ = _1806_ | (* src = "verilog/rocket_clean.sv:200832.38-200837.86" *) \copy2._id_ctrl_decoder_bit_T_69 ;
  assign _1808_ = _1807_ | (* src = "verilog/rocket_clean.sv:200832.38-200837.115" *) \copy2._id_ctrl_decoder_bit_T_115 ;
  assign _1809_ = _1808_ | (* src = "verilog/rocket_clean.sv:200832.38-200838.31" *) \copy2._id_ctrl_decoder_bit_T_117 ;
  assign _1810_ = _1809_ | (* src = "verilog/rocket_clean.sv:200832.38-200838.60" *) \copy2._id_ctrl_decoder_bit_T_175 ;
  assign _1811_ = _1810_ | (* src = "verilog/rocket_clean.sv:200832.38-200838.89" *) \copy2._id_ctrl_decoder_bit_T_177 ;
  assign _1812_ = _1811_ | (* src = "verilog/rocket_clean.sv:200832.38-200838.118" *) \copy2._id_ctrl_decoder_bit_T_195 ;
  assign _1813_ = _1812_ | (* src = "verilog/rocket_clean.sv:200832.38-200839.31" *) \copy2._id_ctrl_decoder_bit_T_197 ;
  assign _1814_ = _1813_ | (* src = "verilog/rocket_clean.sv:200832.38-200839.60" *) \copy2._id_ctrl_decoder_bit_T_199 ;
  assign _1815_ = _1814_ | (* src = "verilog/rocket_clean.sv:200832.38-200839.89" *) \copy2._id_ctrl_decoder_bit_T_225 ;
  assign \copy2._id_ctrl_decoder_bit_T_508  = _1815_ | (* src = "verilog/rocket_clean.sv:200832.38-200839.118" *) \copy2._id_ctrl_decoder_bit_T_249 ;
  assign _1816_ = \copy2._id_ctrl_decoder_bit_T_508  | (* src = "verilog/rocket_clean.sv:200840.30-200840.85" *) \copy2._id_ctrl_decoder_bit_T_251 ;
  assign _1817_ = _1816_ | (* src = "verilog/rocket_clean.sv:200840.30-200840.114" *) \copy2._id_ctrl_decoder_bit_T_253 ;
  assign _1818_ = _1817_ | (* src = "verilog/rocket_clean.sv:200840.30-200841.31" *) \copy2._id_ctrl_decoder_bit_T_255 ;
  assign _1819_ = _1818_ | (* src = "verilog/rocket_clean.sv:200840.30-200841.60" *) \copy2._id_ctrl_decoder_bit_T_257 ;
  assign _1820_ = _1819_ | (* src = "verilog/rocket_clean.sv:200840.30-200841.89" *) \copy2._id_ctrl_decoder_bit_T_259 ;
  assign _1821_ = _1820_ | (* src = "verilog/rocket_clean.sv:200840.30-200841.118" *) \copy2._id_ctrl_decoder_bit_T_261 ;
  assign \copy2.id_ctrl_decoder_14  = _1821_ | (* src = "verilog/rocket_clean.sv:200840.30-200842.31" *) \copy2._id_ctrl_decoder_bit_T_263 ;
  assign _1822_ = \copy2._id_ctrl_decoder_T_160  | (* src = "verilog/rocket_clean.sv:200848.34-200848.81" *) \copy2._id_ctrl_decoder_T_162 ;
  assign \copy2._id_ctrl_decoder_T_167  = _1822_ | (* src = "verilog/rocket_clean.sv:200848.34-200848.106" *) \copy2._id_ctrl_decoder_T_164 ;
  assign \copy2._id_ctrl_decoder_T_173  = \copy2._id_ctrl_decoder_T_169  | (* src = "verilog/rocket_clean.sv:200853.34-200853.81" *) \copy2._id_ctrl_decoder_T_171 ;
  assign _1823_ = \copy2.csr_io_decode_0_inst [6] | (* src = "verilog/rocket_clean.sv:200860.34-200860.81" *) \copy2._id_ctrl_decoder_T_177 ;
  assign _1824_ = _1823_ | (* src = "verilog/rocket_clean.sv:200860.34-200860.106" *) \copy2._id_ctrl_decoder_T_169 ;
  assign \copy2._id_ctrl_decoder_T_183  = _1824_ | (* src = "verilog/rocket_clean.sv:200860.34-200861.27" *) \copy2._id_ctrl_decoder_T_179 ;
  assign _1825_ = \copy2._id_ctrl_decoder_T_206  | (* src = "verilog/rocket_clean.sv:200884.30-200884.77" *) \copy2._id_ctrl_decoder_T_189 ;
  assign _1826_ = _1825_ | (* src = "verilog/rocket_clean.sv:200884.30-200884.98" *) \copy2.id_ctrl_decoder_18 ;
  assign \copy2.id_ctrl_decoder_19  = _1826_ | (* src = "verilog/rocket_clean.sv:200884.30-200885.27" *) \copy2._id_ctrl_decoder_T_208 ;
  assign _1827_ = \copy2._id_ctrl_decoder_T_215  | (* src = "verilog/rocket_clean.sv:200900.30-200900.77" *) \copy2._id_ctrl_decoder_T_217 ;
  assign _1828_ = _1827_ | (* src = "verilog/rocket_clean.sv:200900.30-200900.102" *) \copy2._id_ctrl_decoder_T_219 ;
  assign _1829_ = _1828_ | (* src = "verilog/rocket_clean.sv:200900.30-200901.27" *) \copy2._id_ctrl_decoder_T_221 ;
  assign _1830_ = _1829_ | (* src = "verilog/rocket_clean.sv:200900.30-200901.52" *) \copy2._id_ctrl_decoder_T_223 ;
  assign _1831_ = _1830_ | (* src = "verilog/rocket_clean.sv:200900.30-200901.77" *) \copy2._id_ctrl_decoder_T_225 ;
  assign \copy2.id_ctrl_decoder_22  = _1831_ | (* src = "verilog/rocket_clean.sv:200900.30-200901.102" *) \copy2._id_ctrl_decoder_T_227 ;
  assign _1832_ = \copy2._id_ctrl_decoder_T_250  | (* src = "verilog/rocket_clean.sv:200919.30-200919.77" *) \copy2._id_ctrl_decoder_T_252 ;
  assign \copy2.id_ctrl_decoder_27  = _1832_ | (* src = "verilog/rocket_clean.sv:200919.30-200919.102" *) \copy2._id_ctrl_decoder_T_254 ;
  assign \copy2._id_csr_en_T_3  = \copy2._id_csr_en_T  | (* src = "verilog/rocket_clean.sv:200930.26-200930.55" *) \copy2._id_csr_en_T_1 ;
  assign \copy2.id_csr_en  = \copy2._id_csr_en_T_3  | (* src = "verilog/rocket_clean.sv:200931.21-200931.67" *) \copy2._id_csr_en_T_2 ;
  assign \copy2.id_csr_flush  = \copy2.id_system_insn  | (* src = "verilog/rocket_clean.sv:200935.24-200935.94" *) _1445_;
  assign \copy2._id_illegal_insn_T_5  = _1569_ | (* src = "verilog/rocket_clean.sv:200937.32-200937.73" *) \copy2._id_illegal_insn_T_4 ;
  assign \copy2._id_illegal_insn_T_9  = \copy2._id_illegal_insn_T_5  | (* src = "verilog/rocket_clean.sv:200939.32-200939.75" *) \copy2._id_illegal_insn_T_8 ;
  assign _1833_ = \copy2.csr_io_decode_0_fp_illegal  | (* src = "verilog/rocket_clean.sv:200940.54-200940.100" *) \copy2.io_fpu_illegal_rm ;
  assign \copy2._id_illegal_insn_T_12  = \copy2._id_illegal_insn_T_9  | (* src = "verilog/rocket_clean.sv:200941.33-200941.77" *) \copy2._id_illegal_insn_T_11 ;
  assign \copy2._id_illegal_insn_T_16  = \copy2._id_illegal_insn_T_12  | (* src = "verilog/rocket_clean.sv:200943.33-200943.78" *) \copy2._id_illegal_insn_T_15 ;
  assign _1834_ = \copy2.csr_io_decode_0_read_illegal  | (* src = "verilog/rocket_clean.sv:200945.46-200946.34" *) _1446_;
  assign \copy2._id_illegal_insn_T_43  = \copy2._id_illegal_insn_T_16  | (* src = "verilog/rocket_clean.sv:200947.33-200947.78" *) \copy2._id_illegal_insn_T_42 ;
  assign \copy2.id_illegal_insn  = \copy2._id_illegal_insn_T_43  | (* src = "verilog/rocket_clean.sv:200949.27-200949.72" *) \copy2._id_illegal_insn_T_45 ;
  assign \copy2.id_fence_next  = \copy2.id_ctrl_decoder_25  | (* src = "verilog/rocket_clean.sv:200953.25-200953.76" *) _1447_;
  assign \copy2.id_mem_busy  = _1572_ | (* src = "verilog/rocket_clean.sv:200954.23-200954.59" *) \copy2.io_dmem_req_valid ;
  assign _1835_ = _1448_ | (* src = "verilog/rocket_clean.sv:200956.41-200956.92" *) \copy2.id_ctrl_decoder_24 ;
  assign _1836_ = _1835_ | (* src = "verilog/rocket_clean.sv:200956.41-200957.23" *) _1449_;
  assign _1837_ = \copy2.csr_io_interrupt  | (* src = "verilog/rocket_clean.sv:200958.19-200958.53" *) \copy2.bpu_io_debug_if ;
  assign _1838_ = _1837_ | (* src = "verilog/rocket_clean.sv:200958.19-200958.70" *) \copy2.bpu_io_xcpt_if ;
  assign _1839_ = _1838_ | (* src = "verilog/rocket_clean.sv:200958.19-200958.106" *) \copy2.ibuf_io_inst_0_bits_xcpt0_pf_inst ;
  assign _1840_ = _1839_ | (* src = "verilog/rocket_clean.sv:200958.19-200959.38" *) \copy2.ibuf_io_inst_0_bits_xcpt0_ae_inst ;
  assign \copy2.id_xcpt  = _1840_ | (* src = "verilog/rocket_clean.sv:200958.19-200959.56" *) \copy2.id_illegal_insn ;
  assign \copy2._ex_imm_b11_T_2  = \copy2._ex_imm_b30_20_T  | (* src = "verilog/rocket_clean.sv:200999.27-200999.60" *) \copy2._ex_imm_sign_T ;
  assign _1841_ = \copy2._ex_imm_b4_1_T_1  | (* src = "verilog/rocket_clean.sv:201008.33-201008.74" *) \copy2._ex_imm_b11_T_6 ;
  assign _1842_ = _1451_ | (* src = "verilog/rocket_clean.sv:201034.31-201034.88" *) _1452_;
  assign \copy2._data_hazard_ex_T_7  = _1842_ | (* src = "verilog/rocket_clean.sv:201034.31-201034.119" *) _1453_;
  assign _1843_ = _1563_ | (* src = "verilog/rocket_clean.sv:201036.28-201036.62" *) \copy2.ex_ctrl_jalr ;
  assign _1844_ = _1843_ | (* src = "verilog/rocket_clean.sv:201036.28-201036.76" *) \copy2.ex_ctrl_mem ;
  assign _1845_ = _1844_ | (* src = "verilog/rocket_clean.sv:201036.28-201036.90" *) \copy2.ex_ctrl_div ;
  assign \copy2.ex_cannot_bypass  = _1845_ | (* src = "verilog/rocket_clean.sv:201036.28-201036.103" *) \copy2.ex_ctrl_fp ;
  assign _1846_ = _1454_ | (* src = "verilog/rocket_clean.sv:201038.35-201038.110" *) _1455_;
  assign _1847_ = _1846_ | (* src = "verilog/rocket_clean.sv:201038.35-201039.45" *) _1456_;
  assign \copy2._fp_data_hazard_ex_T_10  = _1847_ | (* src = "verilog/rocket_clean.sv:201038.35-201039.84" *) _1457_;
  assign _1848_ = _1458_ | (* src = "verilog/rocket_clean.sv:201041.40-201041.93" *) \copy2.fp_data_hazard_ex ;
  assign _1849_ = _1459_ | (* src = "verilog/rocket_clean.sv:201045.32-201045.91" *) _1460_;
  assign \copy2._data_hazard_mem_T_7  = _1849_ | (* src = "verilog/rocket_clean.sv:201045.32-201046.25" *) _1461_;
  assign _1850_ = _1564_ | (* src = "verilog/rocket_clean.sv:201048.29-201048.86" *) _1462_;
  assign _1851_ = _1850_ | (* src = "verilog/rocket_clean.sv:201048.29-201048.101" *) \copy2.mem_ctrl_div ;
  assign \copy2.mem_cannot_bypass  = _1851_ | (* src = "verilog/rocket_clean.sv:201048.29-201048.115" *) \copy2.mem_ctrl_fp ;
  assign _1852_ = _1463_ | (* src = "verilog/rocket_clean.sv:201050.36-201050.113" *) _1464_;
  assign _1853_ = _1852_ | (* src = "verilog/rocket_clean.sv:201050.36-201051.46" *) _1465_;
  assign \copy2._fp_data_hazard_mem_T_10  = _1853_ | (* src = "verilog/rocket_clean.sv:201050.36-201051.86" *) _1466_;
  assign _1854_ = _1467_ | (* src = "verilog/rocket_clean.sv:201053.42-201053.98" *) \copy2.fp_data_hazard_mem ;
  assign _1855_ = _1468_ | (* src = "verilog/rocket_clean.sv:201057.31-201057.88" *) _1469_;
  assign \copy2._data_hazard_wb_T_7  = _1855_ | (* src = "verilog/rocket_clean.sv:201057.31-201057.119" *) _1470_;
  assign \copy2.wb_set_sboard  = \copy2.wb_ctrl_div  | (* src = "verilog/rocket_clean.sv:201060.25-201060.53" *) \copy2.wb_dcache_miss ;
  assign _1856_ = _1471_ | (* src = "verilog/rocket_clean.sv:201062.35-201062.110" *) _1472_;
  assign _1857_ = _1856_ | (* src = "verilog/rocket_clean.sv:201062.35-201063.45" *) _1473_;
  assign \copy2._fp_data_hazard_wb_T_10  = _1857_ | (* src = "verilog/rocket_clean.sv:201062.35-201063.84" *) _1474_;
  assign _1858_ = _1475_ | (* src = "verilog/rocket_clean.sv:201065.40-201065.90" *) \copy2.fp_data_hazard_wb ;
  assign \copy2.ll_wen  = _1476_ | (* src = "verilog/rocket_clean.sv:201073.18-201073.62" *) \copy2.ll_wen_x2 ;
  assign _1859_ = _1477_ | (* src = "verilog/rocket_clean.sv:201084.28-201084.92" *) _1478_;
  assign \copy2.id_sboard_hazard  = _1859_ | (* src = "verilog/rocket_clean.sv:201084.28-201085.27" *) _1479_;
  assign _1860_ = \copy2.ex_reg_valid  | (* src = "verilog/rocket_clean.sv:201086.49-201086.77" *) \copy2.mem_reg_valid ;
  assign _1861_ = _1860_ | (* src = "verilog/rocket_clean.sv:201086.49-201086.92" *) \copy2.wb_reg_valid ;
  assign _1862_ = \copy2.id_ex_hazard  | (* src = "verilog/rocket_clean.sv:201087.28-201087.56" *) \copy2.id_mem_hazard ;
  assign _1863_ = _1862_ | (* src = "verilog/rocket_clean.sv:201087.28-201087.71" *) \copy2.id_wb_hazard ;
  assign _1864_ = _1863_ | (* src = "verilog/rocket_clean.sv:201087.28-201087.90" *) \copy2.id_sboard_hazard ;
  assign \copy2._ctrl_stalld_T_6  = _1864_ | (* src = "verilog/rocket_clean.sv:201087.28-201087.109" *) \copy2._ctrl_stalld_T_5 ;
  assign \copy2._ctrl_stalld_T_10  = \copy2._ctrl_stalld_T_6  | (* src = "verilog/rocket_clean.sv:201089.29-201089.64" *) \copy2._ctrl_stalld_T_9 ;
  assign _1865_ = _1481_ | (* src = "verilog/rocket_clean.sv:201095.24-201095.105" *) _1482_;
  assign _1866_ = _1865_ | (* src = "verilog/rocket_clean.sv:201095.24-201096.44" *) _1483_;
  assign \copy2.id_stall_fpu  = _1866_ | (* src = "verilog/rocket_clean.sv:201095.24-201096.85" *) _1484_;
  assign \copy2._ctrl_stalld_T_12  = \copy2._ctrl_stalld_T_10  | (* src = "verilog/rocket_clean.sv:201098.29-201098.66" *) \copy2._ctrl_stalld_T_11 ;
  assign \copy2._ctrl_stalld_T_14  = \copy2._ctrl_stalld_T_12  | (* src = "verilog/rocket_clean.sv:201103.29-201103.66" *) \copy2._ctrl_stalld_T_13 ;
  assign _1867_ = \copy2.div_io_req_ready  | (* src = "verilog/rocket_clean.sv:201106.53-201106.99" *) _1485_;
  assign _1868_ = _1579_ | (* src = "verilog/rocket_clean.sv:201106.51-201106.119" *) \copy2.div_io_req_valid ;
  assign \copy2._ctrl_stalld_T_23  = \copy2._ctrl_stalld_T_14  | (* src = "verilog/rocket_clean.sv:201107.29-201107.66" *) \copy2._ctrl_stalld_T_22 ;
  assign \copy2._ctrl_stalld_T_26  = \copy2._ctrl_stalld_T_23  | (* src = "verilog/rocket_clean.sv:201108.29-201108.63" *) \copy2.id_do_fence_x9 ;
  assign \copy2._ctrl_stalld_T_27  = \copy2._ctrl_stalld_T_26  | (* src = "verilog/rocket_clean.sv:201109.29-201109.65" *) \copy2.csr_io_csr_stall ;
  assign \copy2.ctrl_stalld  = \copy2._ctrl_stalld_T_27  | (* src = "verilog/rocket_clean.sv:201110.23-201110.55" *) \copy2.id_reg_pause ;
  assign _1869_ = _1580_ | (* src = "verilog/rocket_clean.sv:201111.22-201111.72" *) \copy2.ibuf_io_inst_0_bits_replay ;
  assign _1870_ = _1869_ | (* src = "verilog/rocket_clean.sv:201111.22-201111.89" *) \copy2.take_pc_mem_wb ;
  assign _1871_ = _1870_ | (* src = "verilog/rocket_clean.sv:201111.22-201111.103" *) \copy2.ctrl_stalld ;
  assign \copy2.ctrl_killd  = _1871_ | (* src = "verilog/rocket_clean.sv:201111.22-201112.21" *) \copy2.csr_io_interrupt ;
  assign \copy2._GEN_1  = _1486_ | (* src = "verilog/rocket_clean.sv:201116.18-201116.75" *) \copy2.id_reg_pause ;
  assign \copy2._GEN_2  = \copy2.id_fence_next  | (* src = "verilog/rocket_clean.sv:201117.18-201117.40" *) \copy2._GEN_0 ;
  assign \copy2._GEN_9  = \copy2.id_xcpt  | (* src = "verilog/rocket_clean.sv:201119.18-201119.46" *) \copy2.id_ctrl_decoder_12 ;
  assign _1872_ = \copy2._T_42  | (* src = "verilog/rocket_clean.sv:201124.17-201124.30" *) \copy2._T_43 ;
  assign _1873_ = _1872_ | (* src = "verilog/rocket_clean.sv:201124.17-201124.38" *) \copy2._T_44 ;
  assign \copy2._T_48  = _1873_ | (* src = "verilog/rocket_clean.sv:201124.17-201124.46" *) \copy2._T_45 ;
  assign _1874_ = \copy2.id_bypass_src_0_0  | (* src = "verilog/rocket_clean.sv:201126.21-201126.58" *) \copy2.id_bypass_src_0_1 ;
  assign _1875_ = _1874_ | (* src = "verilog/rocket_clean.sv:201126.21-201126.78" *) \copy2.id_bypass_src_0_2 ;
  assign \copy2.do_bypass  = _1875_ | (* src = "verilog/rocket_clean.sv:201126.21-201126.98" *) \copy2.id_bypass_src_0_3 ;
  assign \copy2.rf_wen  = \copy2.wb_wen  | (* src = "verilog/rocket_clean.sv:201131.18-201131.33" *) \copy2.ll_wen ;
  assign _1876_ = \copy2.id_bypass_src_1_0  | (* src = "verilog/rocket_clean.sv:201142.23-201142.60" *) \copy2.id_bypass_src_1_1 ;
  assign _1877_ = _1876_ | (* src = "verilog/rocket_clean.sv:201142.23-201142.80" *) \copy2.id_bypass_src_1_2 ;
  assign \copy2.do_bypass_1  = _1877_ | (* src = "verilog/rocket_clean.sv:201142.23-201142.100" *) \copy2.id_bypass_src_1_3 ;
  assign \copy2.replay_ex_structural  = _1490_ | (* src = "verilog/rocket_clean.sv:201151.32-201151.92" *) \copy2._replay_ex_structural_T_3 ;
  assign _1878_ = \copy2.replay_ex_structural  | (* src = "verilog/rocket_clean.sv:201153.53-201153.94" *) \copy2.replay_ex_load_use ;
  assign \copy2.replay_ex  = \copy2.ex_reg_replay  | (* src = "verilog/rocket_clean.sv:201153.21-201153.95" *) _1491_;
  assign _1879_ = \copy2.take_pc_mem_wb  | (* src = "verilog/rocket_clean.sv:201154.22-201154.48" *) \copy2.replay_ex ;
  assign \copy2.ctrl_killx  = _1879_ | (* src = "verilog/rocket_clean.sv:201154.22-201154.64" *) _1584_;
  assign \copy2.ex_slow_bypass  = \copy2._ex_slow_bypass_T  | (* src = "verilog/rocket_clean.sv:201156.26-201156.74" *) _1557_;
  assign _1880_ = _1539_ | (* src = "verilog/rocket_clean.sv:201157.36-201157.87" *) _1540_;
  assign _1881_ = _1880_ | (* src = "verilog/rocket_clean.sv:201157.36-201157.114" *) _1541_;
  assign \copy2.ex_xcpt  = \copy2.ex_reg_xcpt_interrupt  | (* src = "verilog/rocket_clean.sv:201158.19-201158.54" *) \copy2.ex_reg_xcpt ;
  assign _1882_ = \copy2.mem_reg_valid  | (* src = "verilog/rocket_clean.sv:201159.24-201159.54" *) \copy2.mem_reg_replay ;
  assign \copy2.mem_pc_valid  = _1882_ | (* src = "verilog/rocket_clean.sv:201159.24-201159.79" *) \copy2.mem_reg_xcpt_interrupt ;
  assign _1883_ = \copy2.mem_ctrl_branch  | (* src = "verilog/rocket_clean.sv:201163.19-201163.50" *) \copy2.mem_ctrl_jalr ;
  assign \copy2.mem_cfi  = _1883_ | (* src = "verilog/rocket_clean.sv:201163.19-201163.65" *) \copy2.mem_ctrl_jal ;
  assign _1884_ = \copy2._mem_br_target_T_1  | (* src = "verilog/rocket_clean.sv:201164.25-201164.59" *) \copy2.mem_ctrl_jalr ;
  assign \copy2.mem_cfi_taken  = _1884_ | (* src = "verilog/rocket_clean.sv:201164.25-201164.74" *) \copy2.mem_ctrl_jal ;
  assign _1885_ = \copy2._mem_reg_load_T  | (* src = "verilog/rocket_clean.sv:201169.29-201169.64" *) \copy2._mem_reg_load_T_1 ;
  assign _1886_ = _1885_ | (* src = "verilog/rocket_clean.sv:201169.29-201169.84" *) \copy2._mem_reg_load_T_2 ;
  assign \copy2._mem_reg_load_T_6  = _1886_ | (* src = "verilog/rocket_clean.sv:201169.29-201169.104" *) \copy2._ex_slow_bypass_T ;
  assign _1887_ = \copy2._mem_reg_load_T_7  | (* src = "verilog/rocket_clean.sv:201174.30-201174.67" *) \copy2._mem_reg_load_T_8 ;
  assign _1888_ = _1887_ | (* src = "verilog/rocket_clean.sv:201174.30-201174.87" *) \copy2._mem_reg_load_T_9 ;
  assign \copy2._mem_reg_load_T_13  = _1888_ | (* src = "verilog/rocket_clean.sv:201174.30-201174.108" *) \copy2._mem_reg_load_T_10 ;
  assign _1889_ = \copy2._mem_reg_load_T_14  | (* src = "verilog/rocket_clean.sv:201180.30-201180.69" *) \copy2._mem_reg_load_T_15 ;
  assign _1890_ = _1889_ | (* src = "verilog/rocket_clean.sv:201180.30-201180.90" *) \copy2._mem_reg_load_T_16 ;
  assign _1891_ = _1890_ | (* src = "verilog/rocket_clean.sv:201180.30-201180.111" *) \copy2._mem_reg_load_T_17 ;
  assign \copy2._mem_reg_load_T_22  = _1891_ | (* src = "verilog/rocket_clean.sv:201180.30-201181.23" *) \copy2._mem_reg_load_T_18 ;
  assign \copy2._mem_reg_load_T_23  = \copy2._mem_reg_load_T_13  | (* src = "verilog/rocket_clean.sv:201182.30-201182.69" *) \copy2._mem_reg_load_T_22 ;
  assign \copy2._mem_reg_load_T_24  = \copy2._mem_reg_load_T_6  | (* src = "verilog/rocket_clean.sv:201183.30-201183.68" *) \copy2._mem_reg_load_T_23 ;
  assign _1892_ = _1542_ | (* src = "verilog/rocket_clean.sv:201184.31-201184.81" *) _1543_;
  assign _1893_ = _1892_ | (* src = "verilog/rocket_clean.sv:201184.31-201184.101" *) \copy2._ex_slow_bypass_T ;
  assign \copy2._mem_reg_store_T_22  = _1893_ | (* src = "verilog/rocket_clean.sv:201184.31-201185.23" *) \copy2._mem_reg_load_T_23 ;
  assign \copy2._GEN_79  = _1494_ | (* src = "verilog/rocket_clean.sv:201193.19-201193.71" *) \copy2.ex_ctrl_fence_i ;
  assign \copy2._GEN_80  = _1494_ | (* src = "verilog/rocket_clean.sv:201194.19-201194.73" *) \copy2.ex_reg_flush_pipe ;
  assign \copy2.mem_breakpoint  = _1495_ | (* src = "verilog/rocket_clean.sv:201195.26-201195.88" *) _1496_;
  assign \copy2.mem_debug_breakpoint  = _1497_ | (* src = "verilog/rocket_clean.sv:201196.32-201196.96" *) _1498_;
  assign \copy2.mem_ldst_xcpt  = \copy2.mem_debug_breakpoint  | (* src = "verilog/rocket_clean.sv:201197.25-201197.62" *) \copy2.mem_breakpoint ;
  assign \copy2._T_74  = \copy2.mem_reg_xcpt_interrupt  | (* src = "verilog/rocket_clean.sv:201199.17-201199.54" *) \copy2.mem_reg_xcpt ;
  assign _1894_ = \copy2._T_74  | (* src = "verilog/rocket_clean.sv:201202.20-201202.33" *) \copy2._T_75 ;
  assign \copy2.mem_xcpt  = _1894_ | (* src = "verilog/rocket_clean.sv:201202.20-201202.41" *) \copy2._T_76 ;
  assign _1895_ = \copy2.dcache_kill_mem  | (* src = "verilog/rocket_clean.sv:201206.22-201206.54" *) \copy2.mem_reg_replay ;
  assign \copy2.replay_mem  = _1895_ | (* src = "verilog/rocket_clean.sv:201206.22-201206.69" *) \copy2.fpu_kill_mem ;
  assign _1896_ = \copy2.dcache_kill_mem  | (* src = "verilog/rocket_clean.sv:201207.24-201207.52" *) \copy2.take_pc_wb ;
  assign _1897_ = _1896_ | (* src = "verilog/rocket_clean.sv:201207.24-201207.67" *) \copy2.mem_reg_xcpt ;
  assign \copy2.killm_common  = _1897_ | (* src = "verilog/rocket_clean.sv:201207.24-201207.84" *) _1586_;
  assign _1898_ = \copy2.killm_common  | (* src = "verilog/rocket_clean.sv:201209.22-201209.45" *) \copy2.mem_xcpt ;
  assign \copy2.ctrl_killm  = _1898_ | (* src = "verilog/rocket_clean.sv:201209.22-201209.60" *) \copy2.fpu_kill_mem ;
  assign _1899_ = \copy2._tval_any_addr_T  | (* src = "verilog/rocket_clean.sv:201223.30-201223.67" *) \copy2._tval_any_addr_T_1 ;
  assign _1900_ = _1899_ | (* src = "verilog/rocket_clean.sv:201223.30-201223.88" *) \copy2._tval_any_addr_T_2 ;
  assign \copy2._tval_any_addr_T_6  = _1900_ | (* src = "verilog/rocket_clean.sv:201223.30-201223.109" *) \copy2._tval_any_addr_T_3 ;
  assign \copy2.tval_any_addr  = \copy2.tval_dmem_addr  | (* src = "verilog/rocket_clean.sv:201224.25-201224.60" *) \copy2._tval_any_addr_T_6 ;
  assign _1901_ = \copy2.tval_any_addr  | (* src = "verilog/rocket_clean.sv:201226.33-201226.58" *) \copy2.tval_inst ;
  assign _1902_ = _1546_ | (* src = "verilog/rocket_clean.sv:201229.17-201229.65" *) _1547_;
  assign \copy2._T_158  = \copy2._T_153  | (* src = "verilog/rocket_clean.sv:201242.24-201242.39" *) \copy2._T_157 ;
  assign \copy2._T_159  = \copy2.ll_wen  | (* src = "verilog/rocket_clean.sv:201243.18-201243.33" *) \copy2._T_155 ;
  assign _1903_ = _1500_ | (* src = "verilog/rocket_clean.sv:201244.30-201244.78" *) \copy2.io_fpu_sboard_set ;
  assign \copy2._id_stall_fpu_T_5  = \copy2.id_stall_fpu__r  | (* src = "verilog/rocket_clean.sv:201246.35-201246.70" *) \copy2._id_stall_fpu_T_4 ;
  assign \copy2._id_stall_fpu_T_12  = \copy2._id_stall_fpu_T_2  | (* src = "verilog/rocket_clean.sv:201252.30-201252.67" *) \copy2._id_stall_fpu_T_7 ;
  assign \copy2._id_stall_fpu_T_17  = \copy2._id_stall_fpu_T_12  | (* src = "verilog/rocket_clean.sv:201257.30-201257.87" *) \copy2.io_fpu_sboard_clr ;
  assign \copy2._io_imem_btb_update_bits_cfiType_T  = \copy2.mem_ctrl_jal  | (* src = "verilog/rocket_clean.sv:201259.46-201259.74" *) \copy2.mem_ctrl_jalr ;
  assign _1904_ = _1549_ | (* src = "verilog/rocket_clean.sv:201267.17-201267.65" *) _1550_;
  assign _1905_ = _1551_ | (* src = "verilog/rocket_clean.sv:201268.19-201268.66" *) \copy2.csr_io_inhibit_cycle ;
  assign _1906_ = _1905_ | (* src = "verilog/rocket_clean.sv:201268.19-201268.89" *) \copy2.io_dmem_perf_release ;
  assign \copy2.unpause  = _1906_ | (* src = "verilog/rocket_clean.sv:201268.19-201268.106" *) \copy2.take_pc_mem_wb ;
  assign _1907_ = \copy2.csr_io_exception  | (* src = "verilog/rocket_clean.sv:201535.32-201535.53" *) \copy2.csr_io_eret ;
  assign _1908_ = _1589_ | (* src = "verilog/rocket_clean.sv:201542.89-201542.113" *) \copy2.mem_cfi_taken ;
  assign _1909_ = \copy2.killm_common  | (* src = "verilog/rocket_clean.sv:201564.28-201564.56" *) \copy2.mem_ldst_xcpt ;
  assign \copy2.io_dmem_s1_kill  = _1909_ | (* src = "verilog/rocket_clean.sv:201564.28-201564.71" *) \copy2.fpu_kill_mem ;
  assign _1910_ = \copy2.ex_pc_valid  | (* src = "verilog/rocket_clean.sv:201714.31-201714.57" *) \copy2.mem_pc_valid ;
  assign _1398_ = _1910_ | (* src = "verilog/rocket_clean.sv:201714.31-201714.93" *) \copy2.io_ptw_customCSRs_csrs_0_value [1];
  assign _1911_ = \copy2.bpu_io_xcpt_if  | (* src = "verilog/rocket_clean.sv:201742.13-201742.36" *) _1972_;
  assign _1912_ = \copy2._ex_reg_valid_T  | (* src = "verilog/rocket_clean.sv:201899.9-201899.43" *) \copy2.csr_io_interrupt ;
  assign _1913_ = _1912_ | (* src = "verilog/rocket_clean.sv:201899.9-201899.72" *) \copy2.ibuf_io_inst_0_bits_replay ;
  assign _1914_ = \copy2.id_ctrl_decoder_24  | (* src = "verilog/rocket_clean.sv:201907.28-201907.61" *) \copy2.id_csr_flush ;
  assign _1915_ = \copy2.ex_ctrl_mem  | (* src = "verilog/rocket_clean.sv:202004.29-202004.52" *) \copy2.ex_sfence ;
  assign _1916_ = \copy2.blocked  | (* src = "verilog/rocket_clean.sv:202118.63-202118.90" *) \copy2.io_dmem_req_valid ;
  assign _1917_ = _1916_ | (* src = "verilog/rocket_clean.sv:202118.63-202118.108" *) \copy2.io_dmem_s2_nack ;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_valid  <= \copy2._ex_reg_valid_T ;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_inst  <= _1382_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_valid  <= \copy2._mem_reg_valid_T ;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_inst  <= _1415_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_valid  <= \copy2._wb_reg_valid_T ;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_div  <= _1402_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.id_reg_pause  <= _1396_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.imem_might_request_reg  <= _1398_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_fp  <= _1367_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_branch  <= _1363_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_jal  <= _1368_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_jalr  <= _1369_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_rxs2  <= _1372_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_sel_alu2  <= _1374_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_sel_alu1  <= _1373_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_sel_imm  <= _1375_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_alu_dw  <= _1361_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_alu_fn  <= _1362_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_mem  <= _1370_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_mem_cmd  <= _1371_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_wfd  <= _1376_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_div  <= _1365_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_wxd  <= _1377_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_csr  <= _1364_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_ctrl_fence_i  <= _1366_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_fp  <= _1404_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_branch  <= _1400_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_jal  <= _1405_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_jalr  <= _1406_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_mem  <= _1407_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_wfd  <= _1408_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_wxd  <= _1409_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_csr  <= _1401_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_ctrl_fence_i  <= _1403_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_ctrl_mem  <= _1430_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_ctrl_wfd  <= _1431_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_ctrl_div  <= _1428_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_ctrl_wxd  <= _1432_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_ctrl_csr  <= _1427_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_ctrl_fence_i  <= _1429_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_xcpt_interrupt  <= _1394_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_btb_resp_entry  <= _1379_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_btb_resp_bht_history  <= _1378_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_xcpt  <= _1393_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_flush_pipe  <= _1381_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_load_use  <= _1383_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_cause  <= _1380_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_replay  <= _1386_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_pc  <= _1385_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_mem_size  <= _1384_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_xcpt_interrupt  <= _1426_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_btb_resp_entry  <= _1411_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_btb_resp_bht_history  <= _1410_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_xcpt  <= _1425_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_replay  <= _1419_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_flush_pipe  <= _1413_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_cause  <= _1412_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_slow_bypass  <= _1422_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_load  <= _1416_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_store  <= _1423_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_sfence  <= _1421_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_pc  <= _1418_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_mem_size  <= _1417_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_hls_or_dv  <= _1414_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_wdata  <= _1424_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_reg_rs2  <= _1420_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.mem_br_taken  <= _1399_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_xcpt  <= _1442_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_replay  <= _1439_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_flush_pipe  <= _1434_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_cause  <= _1433_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_sfence  <= _1440_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_pc  <= _1438_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_mem_size  <= _1437_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_hls_or_dv  <= _1435_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_inst  <= _1436_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.wb_reg_wdata  <= _1441_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.id_reg_fence  <= _1395_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_rs_bypass_0  <= _1387_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_rs_bypass_1  <= _1388_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_rs_lsb_0  <= _1389_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_rs_lsb_1  <= _1390_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_rs_msb_0  <= _1391_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.ex_reg_rs_msb_1  <= _1392_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2._r  <= _1358_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.id_stall_fpu__r  <= _1397_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.blocked  <= _1359_;
  (* src = "verilog/rocket_clean.sv:201705.3-202181.6" *)
  always @(posedge \copy2.clock )
    \copy2.div_io_kill_REG  <= _1360_;
  assign _1918_ = \copy2._id_stall_fpu_T_2  ? (* src = "verilog/rocket_clean.sv:202115.18-202115.35|verilog/rocket_clean.sv:202115.14-202117.8" *) \copy2._id_stall_fpu_T_5  : \copy2.id_stall_fpu__r ;
  assign _1919_ = \copy2._id_stall_fpu_T_12  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202113.18-202113.36|verilog/rocket_clean.sv:202113.14-202117.8" *) \copy2._id_stall_fpu_T_11  : _1918_;
  assign _1920_ = \copy2._id_stall_fpu_T_17  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202111.18-202111.36|verilog/rocket_clean.sv:202111.14-202117.8" *) \copy2._id_stall_fpu_T_16  : _1919_;
  assign _1397_ = \copy2.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202109.9-202109.14|verilog/rocket_clean.sv:202109.5-202117.8" *) 32'd0 : _1920_;
  assign _1921_ = \copy2.ll_wen  ? (* src = "verilog/rocket_clean.sv:202106.18-202106.24|verilog/rocket_clean.sv:202106.14-202108.8" *) \copy2._T_153  : \copy2._r ;
  assign _1922_ = \copy2._T_159  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202104.18-202104.24|verilog/rocket_clean.sv:202104.14-202108.8" *) \copy2._T_158  : _1921_;
  assign _1358_ = \copy2.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202102.9-202102.14|verilog/rocket_clean.sv:202102.5-202108.8" *) 32'd0 : _1922_;
  assign _1923_ = _1514_ ? (* src = "verilog/rocket_clean.sv:202098.11-202098.43|verilog/rocket_clean.sv:202098.7-202100.10" *) \copy2.id_rs_1 [63:2] : \copy2.ex_reg_rs_msb_1 ;
  assign _1392_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202097.9-202097.24|verilog/rocket_clean.sv:202097.5-202101.8" *) \copy2.ex_reg_rs_msb_1  : _1923_;
  assign _1924_ = _1513_ ? (* src = "verilog/rocket_clean.sv:202093.20-202093.50|verilog/rocket_clean.sv:202093.16-202095.10" *) \copy2.id_rs_0 [63:2] : \copy2.ex_reg_rs_msb_0 ;
  assign _1925_ = \copy2.id_illegal_insn  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202091.11-202091.26|verilog/rocket_clean.sv:202091.7-202095.10" *) { 32'h00000000, \copy2.ibuf_io_inst_0_bits_raw [31:2] } : _1924_;
  assign _1391_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202090.9-202090.24|verilog/rocket_clean.sv:202090.5-202096.8" *) \copy2.ex_reg_rs_msb_0  : _1925_;
  assign _1926_ = \copy2.id_bypass_src_1_1  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202084.20-202084.37|verilog/rocket_clean.sv:202084.16-202088.10" *) 2'h1 : { 1'h1, \copy2._bypass_src_T_2  };
  assign _1927_ = \copy2.id_bypass_src_1_0  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202082.20-202082.37|verilog/rocket_clean.sv:202082.16-202088.10" *) 2'h0 : _1926_;
  assign _1928_ = _1514_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202080.11-202080.43|verilog/rocket_clean.sv:202080.7-202088.10" *) \copy2.id_rs_1 [1:0] : _1927_;
  assign _1390_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202079.9-202079.24|verilog/rocket_clean.sv:202079.5-202089.8" *) \copy2.ex_reg_rs_lsb_1  : _1928_;
  assign _1929_ = \copy2.id_bypass_src_0_0  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202073.20-202073.37|verilog/rocket_clean.sv:202073.16-202077.10" *) 2'h0 : \copy2._bypass_src_T_1 ;
  assign _1930_ = _1513_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202071.20-202071.50|verilog/rocket_clean.sv:202071.16-202077.10" *) \copy2.id_rs_0 [1:0] : _1929_;
  assign _1931_ = \copy2.id_illegal_insn  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202069.11-202069.26|verilog/rocket_clean.sv:202069.7-202077.10" *) \copy2.ibuf_io_inst_0_bits_raw [1:0] : _1930_;
  assign _1389_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202068.9-202068.24|verilog/rocket_clean.sv:202068.5-202078.8" *) \copy2.ex_reg_rs_lsb_0  : _1931_;
  assign _1388_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202065.9-202065.24|verilog/rocket_clean.sv:202065.5-202067.8" *) \copy2.ex_reg_rs_bypass_1  : \copy2.do_bypass_1 ;
  assign _1932_ = \copy2.id_illegal_insn  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202059.11-202059.26|verilog/rocket_clean.sv:202059.7-202063.10" *) 1'h0 : \copy2.do_bypass ;
  assign _1387_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:202058.9-202058.24|verilog/rocket_clean.sv:202058.5-202064.8" *) \copy2.ex_reg_rs_bypass_0  : _1932_;
  assign \copy2._GEN_0  = \copy2.id_mem_busy  ? (* src = "verilog/rocket_clean.sv:202055.18-202055.30|verilog/rocket_clean.sv:202055.14-202057.8" *) \copy2.id_reg_fence  : 1'h0;
  assign _1933_ = \copy2.ctrl_killd  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202053.18-202053.33|verilog/rocket_clean.sv:202053.14-202057.8" *) \copy2._GEN_0  : \copy2._GEN_2 ;
  assign _1395_ = \copy2.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202051.9-202051.14|verilog/rocket_clean.sv:202051.5-202057.8" *) 1'h0 : _1933_;
  assign _1934_ = _1512_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202045.11-202045.54|verilog/rocket_clean.sv:202045.7-202049.10" *) \copy2.io_fpu_toint_data  : \copy2.mem_int_wdata ;
  assign _1441_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202044.9-202044.21|verilog/rocket_clean.sv:202044.5-202050.8" *) _1934_ : \copy2.wb_reg_wdata ;
  assign _1436_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202041.9-202041.21|verilog/rocket_clean.sv:202041.5-202043.8" *) \copy2.mem_reg_inst  : \copy2.wb_reg_inst ;
  assign _1435_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202038.9-202038.21|verilog/rocket_clean.sv:202038.5-202040.8" *) \copy2.mem_reg_hls_or_dv  : \copy2.wb_reg_hls_or_dv ;
  assign _1437_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202035.9-202035.21|verilog/rocket_clean.sv:202035.5-202037.8" *) \copy2.mem_reg_mem_size  : \copy2.wb_reg_mem_size ;
  assign _1438_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202032.9-202032.21|verilog/rocket_clean.sv:202032.5-202034.8" *) \copy2.mem_reg_pc  : \copy2.wb_reg_pc ;
  assign _1440_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202029.9-202029.21|verilog/rocket_clean.sv:202029.5-202031.8" *) \copy2.mem_reg_sfence  : \copy2.wb_reg_sfence ;
  assign _1935_ = \copy2._T_74  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202023.11-202023.16|verilog/rocket_clean.sv:202023.7-202027.10" *) \copy2.mem_reg_cause  : { 60'h000000000000000, \copy2._T_78  };
  assign _1433_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:202022.9-202022.21|verilog/rocket_clean.sv:202022.5-202028.8" *) _1935_ : \copy2.wb_reg_cause ;
  assign _1936_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:202014.11-202014.22|verilog/rocket_clean.sv:202014.7-202016.10" *) \copy2.alu_io_cmp_out  : \copy2.mem_br_taken ;
  assign _1399_ = _1507_ ? (* src = "verilog/rocket_clean.sv:202013.9-202013.46|verilog/rocket_clean.sv:202013.5-202017.8" *) \copy2.mem_br_taken  : _1936_;
  assign _1937_ = _1556_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:202005.15-202005.38|verilog/rocket_clean.sv:202005.11-202009.14" *) { \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0] } : \copy2._mem_reg_rs2_T_13 ;
  assign _1938_ = _1510_ ? (* src = "verilog/rocket_clean.sv:202004.13-202004.53|verilog/rocket_clean.sv:202004.9-202010.12" *) _1937_ : \copy2.mem_reg_rs2 ;
  assign _1939_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:202003.11-202003.22|verilog/rocket_clean.sv:202003.7-202011.10" *) _1938_ : \copy2.mem_reg_rs2 ;
  assign _1420_ = _1507_ ? (* src = "verilog/rocket_clean.sv:202002.9-202002.46|verilog/rocket_clean.sv:202002.5-202012.8" *) \copy2.mem_reg_rs2  : _1939_;
  assign _1940_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201998.11-201998.22|verilog/rocket_clean.sv:201998.7-202000.10" *) \copy2.alu_io_out  : \copy2.mem_reg_wdata ;
  assign _1424_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201997.9-201997.46|verilog/rocket_clean.sv:201997.5-202001.8" *) \copy2.mem_reg_wdata  : _1940_;
  assign _1941_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201993.11-201993.22|verilog/rocket_clean.sv:201993.7-201995.10" *) 1'h0 : \copy2.mem_reg_hls_or_dv ;
  assign _1414_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201992.9-201992.46|verilog/rocket_clean.sv:201992.5-201996.8" *) \copy2.mem_reg_hls_or_dv  : _1941_;
  assign _1942_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201988.11-201988.22|verilog/rocket_clean.sv:201988.7-201990.10" *) \copy2.ex_reg_mem_size  : \copy2.mem_reg_mem_size ;
  assign _1417_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201987.9-201987.46|verilog/rocket_clean.sv:201987.5-201991.8" *) \copy2.mem_reg_mem_size  : _1942_;
  assign _1943_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201978.11-201978.22|verilog/rocket_clean.sv:201978.7-201980.10" *) \copy2.ex_reg_pc  : \copy2.mem_reg_pc ;
  assign _1418_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201977.9-201977.46|verilog/rocket_clean.sv:201977.5-201981.8" *) \copy2.mem_reg_pc  : _1943_;
  assign _1944_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201974.18-201974.29|verilog/rocket_clean.sv:201974.14-201976.8" *) \copy2.ex_sfence  : \copy2.mem_reg_sfence ;
  assign _1421_ = _1507_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201972.9-201972.43|verilog/rocket_clean.sv:201972.5-201976.8" *) 1'h0 : _1944_;
  assign _1945_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201968.11-201968.22|verilog/rocket_clean.sv:201968.7-201970.10" *) _1509_ : \copy2.mem_reg_store ;
  assign _1423_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201967.9-201967.46|verilog/rocket_clean.sv:201967.5-201971.8" *) \copy2.mem_reg_store  : _1945_;
  assign _1946_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201963.11-201963.22|verilog/rocket_clean.sv:201963.7-201965.10" *) _1508_ : \copy2.mem_reg_load ;
  assign _1416_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201962.9-201962.46|verilog/rocket_clean.sv:201962.5-201966.8" *) \copy2.mem_reg_load  : _1946_;
  assign _1947_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201958.11-201958.22|verilog/rocket_clean.sv:201958.7-201960.10" *) \copy2.ex_slow_bypass  : \copy2.mem_reg_slow_bypass ;
  assign _1422_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201957.9-201957.46|verilog/rocket_clean.sv:201957.5-201961.8" *) \copy2.mem_reg_slow_bypass  : _1947_;
  assign _1948_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201953.11-201953.22|verilog/rocket_clean.sv:201953.7-201955.10" *) \copy2.ex_reg_cause  : \copy2.mem_reg_cause ;
  assign _1412_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201952.9-201952.46|verilog/rocket_clean.sv:201952.5-201956.8" *) \copy2.mem_reg_cause  : _1948_;
  assign _1949_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201948.11-201948.22|verilog/rocket_clean.sv:201948.7-201950.10" *) \copy2._GEN_80  : \copy2.mem_reg_flush_pipe ;
  assign _1413_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201947.9-201947.46|verilog/rocket_clean.sv:201947.5-201951.8" *) \copy2.mem_reg_flush_pipe  : _1949_;
  assign _1950_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201941.11-201941.22|verilog/rocket_clean.sv:201941.7-201943.10" *) \copy2.ex_reg_btb_resp_bht_history  : \copy2.mem_reg_btb_resp_bht_history ;
  assign _1410_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201940.9-201940.46|verilog/rocket_clean.sv:201940.5-201944.8" *) \copy2.mem_reg_btb_resp_bht_history  : _1950_;
  assign _1951_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201936.11-201936.22|verilog/rocket_clean.sv:201936.7-201938.10" *) \copy2.ex_reg_btb_resp_entry  : \copy2.mem_reg_btb_resp_entry ;
  assign _1411_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201935.9-201935.46|verilog/rocket_clean.sv:201935.5-201939.8" *) \copy2.mem_reg_btb_resp_entry  : _1951_;
  assign _1952_ = \copy2._T_48  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201924.11-201924.16|verilog/rocket_clean.sv:201924.7-201928.10" *) { \copy2._T_146 , \copy2._T_144  } : \copy2.csr_io_decode_0_inst [13:12];
  assign _1384_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201923.9-201923.24|verilog/rocket_clean.sv:201923.5-201929.8" *) \copy2.ex_reg_mem_size  : _1952_;
  assign _1385_ = _1913_ ? (* src = "verilog/rocket_clean.sv:201920.9-201920.72|verilog/rocket_clean.sv:201920.5-201922.8" *) \copy2.ibuf_io_pc  : \copy2.ex_reg_pc ;
  assign _1953_ = \copy2.csr_io_interrupt  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201913.11-201913.27|verilog/rocket_clean.sv:201913.7-201917.10" *) \copy2.csr_io_interrupt_cause  : { 60'h000000000000000, \copy2._T_18  };
  assign _1380_ = _1913_ ? (* src = "verilog/rocket_clean.sv:201912.9-201912.72|verilog/rocket_clean.sv:201912.5-201918.8" *) _1953_ : \copy2.ex_reg_cause ;
  assign _1383_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201909.9-201909.24|verilog/rocket_clean.sv:201909.5-201911.8" *) \copy2.ex_reg_load_use  : \copy2.id_load_use ;
  assign _1381_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201906.9-201906.24|verilog/rocket_clean.sv:201906.5-201908.8" *) \copy2.ex_reg_flush_pipe  : _1914_;
  assign _1378_ = _1913_ ? (* src = "verilog/rocket_clean.sv:201902.9-201902.72|verilog/rocket_clean.sv:201902.5-201904.8" *) \copy2.ibuf_io_btb_resp_bht_history  : \copy2.ex_reg_btb_resp_bht_history ;
  assign _1379_ = _1913_ ? (* src = "verilog/rocket_clean.sv:201899.9-201899.72|verilog/rocket_clean.sv:201899.5-201901.8" *) \copy2.ibuf_io_btb_resp_entry  : \copy2.ex_reg_btb_resp_entry ;
  assign _1429_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201894.9-201894.21|verilog/rocket_clean.sv:201894.5-201896.8" *) \copy2.mem_ctrl_fence_i  : \copy2.wb_ctrl_fence_i ;
  assign _1427_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201891.9-201891.21|verilog/rocket_clean.sv:201891.5-201893.8" *) \copy2.mem_ctrl_csr  : \copy2.wb_ctrl_csr ;
  assign _1432_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201888.9-201888.21|verilog/rocket_clean.sv:201888.5-201890.8" *) \copy2.mem_ctrl_wxd  : \copy2.wb_ctrl_wxd ;
  assign _1428_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201885.9-201885.21|verilog/rocket_clean.sv:201885.5-201887.8" *) \copy2.mem_ctrl_div  : \copy2.wb_ctrl_div ;
  assign _1431_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201882.9-201882.21|verilog/rocket_clean.sv:201882.5-201884.8" *) \copy2.mem_ctrl_wfd  : \copy2.wb_ctrl_wfd ;
  assign _1430_ = \copy2.mem_pc_valid  ? (* src = "verilog/rocket_clean.sv:201873.9-201873.21|verilog/rocket_clean.sv:201873.5-201875.8" *) \copy2.mem_ctrl_mem  : \copy2.wb_ctrl_mem ;
  assign _1954_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201863.11-201863.22|verilog/rocket_clean.sv:201863.7-201865.10" *) \copy2._GEN_79  : \copy2.mem_ctrl_fence_i ;
  assign _1403_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201862.9-201862.46|verilog/rocket_clean.sv:201862.5-201866.8" *) \copy2.mem_ctrl_fence_i  : _1954_;
  assign _1955_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201858.11-201858.22|verilog/rocket_clean.sv:201858.7-201860.10" *) \copy2.ex_ctrl_csr  : \copy2.mem_ctrl_csr ;
  assign _1401_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201857.9-201857.46|verilog/rocket_clean.sv:201857.5-201861.8" *) \copy2.mem_ctrl_csr  : _1955_;
  assign _1956_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201853.11-201853.22|verilog/rocket_clean.sv:201853.7-201855.10" *) \copy2.ex_ctrl_wxd  : \copy2.mem_ctrl_wxd ;
  assign _1409_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201852.9-201852.46|verilog/rocket_clean.sv:201852.5-201856.8" *) \copy2.mem_ctrl_wxd  : _1956_;
  assign _1957_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201843.11-201843.22|verilog/rocket_clean.sv:201843.7-201845.10" *) \copy2.ex_ctrl_wfd  : \copy2.mem_ctrl_wfd ;
  assign _1408_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201842.9-201842.46|verilog/rocket_clean.sv:201842.5-201846.8" *) \copy2.mem_ctrl_wfd  : _1957_;
  assign _1958_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201828.11-201828.22|verilog/rocket_clean.sv:201828.7-201830.10" *) \copy2.ex_ctrl_mem  : \copy2.mem_ctrl_mem ;
  assign _1407_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201827.9-201827.46|verilog/rocket_clean.sv:201827.5-201831.8" *) \copy2.mem_ctrl_mem  : _1958_;
  assign _1959_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201813.11-201813.22|verilog/rocket_clean.sv:201813.7-201815.10" *) \copy2.ex_ctrl_jalr  : \copy2.mem_ctrl_jalr ;
  assign _1406_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201812.9-201812.46|verilog/rocket_clean.sv:201812.5-201816.8" *) \copy2.mem_ctrl_jalr  : _1959_;
  assign _1960_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201808.11-201808.22|verilog/rocket_clean.sv:201808.7-201810.10" *) \copy2.ex_ctrl_jal  : \copy2.mem_ctrl_jal ;
  assign _1405_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201807.9-201807.46|verilog/rocket_clean.sv:201807.5-201811.8" *) \copy2.mem_ctrl_jal  : _1960_;
  assign _1961_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201803.11-201803.22|verilog/rocket_clean.sv:201803.7-201805.10" *) \copy2.ex_ctrl_branch  : \copy2.mem_ctrl_branch ;
  assign _1400_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201802.9-201802.46|verilog/rocket_clean.sv:201802.5-201806.8" *) \copy2.mem_ctrl_branch  : _1961_;
  assign _1962_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201798.11-201798.22|verilog/rocket_clean.sv:201798.7-201800.10" *) \copy2.ex_ctrl_fp  : \copy2.mem_ctrl_fp ;
  assign _1404_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201797.9-201797.46|verilog/rocket_clean.sv:201797.5-201801.8" *) \copy2.mem_ctrl_fp  : _1962_;
  assign _1366_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201794.9-201794.24|verilog/rocket_clean.sv:201794.5-201796.8" *) \copy2.ex_ctrl_fence_i  : \copy2.id_ctrl_decoder_24 ;
  assign _1963_ = \copy2.id_csr_ren  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201788.20-201788.30|verilog/rocket_clean.sv:201788.16-201792.10" *) 3'h2 : { \copy2._id_ctrl_decoder_T_241 , \copy2._id_ctrl_decoder_T_238 , \copy2._id_ctrl_decoder_T_235  };
  assign _1964_ = _1506_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201786.11-201786.46|verilog/rocket_clean.sv:201786.7-201792.10" *) 3'h0 : _1963_;
  assign _1364_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201785.9-201785.24|verilog/rocket_clean.sv:201785.5-201793.8" *) \copy2.ex_ctrl_csr  : _1964_;
  assign _1377_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201782.9-201782.24|verilog/rocket_clean.sv:201782.5-201784.8" *) \copy2.ex_ctrl_wxd  : \copy2.id_ctrl_decoder_22 ;
  assign _1365_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201779.9-201779.24|verilog/rocket_clean.sv:201779.5-201781.8" *) \copy2.ex_ctrl_div  : \copy2.id_ctrl_decoder_21 ;
  assign _1376_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201776.9-201776.24|verilog/rocket_clean.sv:201776.5-201778.8" *) \copy2.ex_ctrl_wfd  : \copy2.id_ctrl_decoder_19 ;
  assign _1371_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201767.9-201767.24|verilog/rocket_clean.sv:201767.5-201769.8" *) \copy2.ex_ctrl_mem_cmd  : { \copy2.csr_io_decode_0_inst [6], \copy2._id_ctrl_decoder_T_185 , \copy2._id_ctrl_decoder_T_183 , \copy2._id_ctrl_decoder_T_173 , \copy2._id_ctrl_decoder_T_167  };
  assign _1370_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201764.9-201764.24|verilog/rocket_clean.sv:201764.5-201766.8" *) \copy2.ex_ctrl_mem  : \copy2.id_ctrl_decoder_14 ;
  assign _1965_ = \copy2.id_xcpt  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201758.11-201758.18|verilog/rocket_clean.sv:201758.7-201762.10" *) 4'h0 : { \copy2._id_ctrl_decoder_T_158 , \copy2._id_ctrl_decoder_T_147 , \copy2._id_ctrl_decoder_T_132 , \copy2._id_ctrl_decoder_T_111  };
  assign _1362_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201757.9-201757.24|verilog/rocket_clean.sv:201757.5-201763.8" *) \copy2.ex_ctrl_alu_fn  : _1965_;
  assign _1361_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201754.9-201754.24|verilog/rocket_clean.sv:201754.5-201756.8" *) \copy2.ex_ctrl_alu_dw  : \copy2._GEN_9 ;
  assign _1375_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201751.9-201751.24|verilog/rocket_clean.sv:201751.5-201753.8" *) \copy2.ex_ctrl_sel_imm  : { \copy2._id_ctrl_decoder_T_94 , \copy2._id_ctrl_decoder_T_85 , \copy2._id_ctrl_decoder_T_81  };
  assign _1966_ = _1911_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201742.13-201742.36|verilog/rocket_clean.sv:201742.9-201746.12" *) 2'h2 : 2'h1;
  assign _1967_ = \copy2.id_xcpt  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201741.11-201741.18|verilog/rocket_clean.sv:201741.7-201749.10" *) _1966_ : { \copy2._id_ctrl_decoder_T_75 , \copy2._id_ctrl_decoder_T_71  };
  assign _1373_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201740.9-201740.24|verilog/rocket_clean.sv:201740.5-201750.8" *) \copy2.ex_ctrl_sel_alu1  : _1967_;
  assign _1968_ = \copy2.id_xcpt  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201734.11-201734.18|verilog/rocket_clean.sv:201734.7-201738.10" *) 2'h0 : { \copy2._id_ctrl_decoder_T_60 , \copy2._id_ctrl_decoder_T_50  };
  assign _1374_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201733.9-201733.24|verilog/rocket_clean.sv:201733.5-201739.8" *) \copy2.ex_ctrl_sel_alu2  : _1968_;
  assign _1372_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201727.9-201727.24|verilog/rocket_clean.sv:201727.5-201729.8" *) \copy2.ex_ctrl_rxs2  : \copy2.id_ctrl_decoder_6 ;
  assign _1369_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201724.9-201724.24|verilog/rocket_clean.sv:201724.5-201726.8" *) \copy2.ex_ctrl_jalr  : \copy2.id_ctrl_decoder_5 ;
  assign _1368_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201721.9-201721.24|verilog/rocket_clean.sv:201721.5-201723.8" *) \copy2.ex_ctrl_jal  : \copy2.id_ctrl_decoder_4 ;
  assign _1363_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201718.9-201718.24|verilog/rocket_clean.sv:201718.5-201720.8" *) \copy2.ex_ctrl_branch  : \copy2.id_ctrl_decoder_3 ;
  assign _1367_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201715.9-201715.24|verilog/rocket_clean.sv:201715.5-201717.8" *) \copy2.ex_ctrl_fp  : \copy2.id_ctrl_decoder_1 ;
  assign _1969_ = \copy2.ctrl_killd  ? (* src = "verilog/rocket_clean.sv:201711.18-201711.33|verilog/rocket_clean.sv:201711.14-201713.8" *) \copy2.id_reg_pause  : \copy2._GEN_1 ;
  assign _1396_ = \copy2.unpause  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:201709.9-201709.16|verilog/rocket_clean.sv:201709.5-201713.8" *) 1'h0 : _1969_;
  assign _1970_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201848.11-201848.22|verilog/rocket_clean.sv:201848.7-201850.10" *) \copy2.ex_ctrl_div  : \copy2.mem_ctrl_div ;
  assign _1402_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201847.9-201847.46|verilog/rocket_clean.sv:201847.5-201851.8" *) \copy2.mem_ctrl_div  : _1970_;
  assign _1971_ = \copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:201983.11-201983.22|verilog/rocket_clean.sv:201983.7-201985.10" *) \copy2.ex_reg_inst  : \copy2.mem_reg_inst ;
  assign _1415_ = _1507_ ? (* src = "verilog/rocket_clean.sv:201982.9-201982.46|verilog/rocket_clean.sv:201982.5-201986.8" *) \copy2.mem_reg_inst  : _1971_;
  assign _1382_ = _1913_ ? (* src = "verilog/rocket_clean.sv:201930.9-201930.72|verilog/rocket_clean.sv:201930.5-201932.8" *) \copy2.csr_io_decode_0_inst  : \copy2.ex_reg_inst ;
  assign _1972_ = | (* src = "verilog/rocket_clean.sv:201742.30-201742.36" *) { \copy2.ibuf_io_inst_0_bits_xcpt0_ae_inst , \copy2.ibuf_io_inst_0_bits_xcpt0_pf_inst  };
  assign \copy2._T_150  = 1'h1 << (* src = "verilog/rocket_clean.sv:201235.24-201235.41" *) \copy2.ll_waddr ;
  assign \copy2._T_156  = 1'h1 << (* src = "verilog/rocket_clean.sv:201240.24-201240.41" *) \copy2.wb_reg_inst [11:7];
  assign \copy2._id_stall_fpu_T_8  = 1'h1 << (* src = "verilog/rocket_clean.sv:201248.35-201248.59" *) \copy2.io_dmem_resp_bits_tag [5:1];
  assign \copy2._id_stall_fpu_T_13  = 1'h1 << (* src = "verilog/rocket_clean.sv:201253.36-201253.63" *) \copy2.io_fpu_sboard_clra ;
  assign \copy2._id_sboard_hazard_T  = { \copy2._r [31:1], 1'h0 } >> (* src = "verilog/rocket_clean.sv:201068.37-201068.51" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy2._id_sboard_hazard_T_7  = { \copy2._r [31:1], 1'h0 } >> (* src = "verilog/rocket_clean.sv:201078.39-201078.53" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign \copy2._id_sboard_hazard_T_14  = { \copy2._r [31:1], 1'h0 } >> (* src = "verilog/rocket_clean.sv:201081.40-201081.53" *) \copy2.ibuf_io_inst_0_bits_inst_rd ;
  assign \copy2._id_stall_fpu_T_18  = \copy2.id_stall_fpu__r  >> (* src = "verilog/rocket_clean.sv:201091.36-201091.64" *) \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy2._id_stall_fpu_T_21  = \copy2.id_stall_fpu__r  >> (* src = "verilog/rocket_clean.sv:201092.36-201092.64" *) \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign \copy2._id_stall_fpu_T_24  = \copy2.id_stall_fpu__r  >> (* src = "verilog/rocket_clean.sv:201093.36-201093.64" *) \copy2.ibuf_io_inst_0_bits_inst_rs3 ;
  assign \copy2._id_stall_fpu_T_27  = \copy2.id_stall_fpu__r  >> (* src = "verilog/rocket_clean.sv:201094.36-201094.63" *) \copy2.ibuf_io_inst_0_bits_inst_rd ;
  assign \copy2.msb  = _1601_ ? (* src = "verilog/rocket_clean.sv:200456.15-200456.100" *) \copy2.mem_reg_wdata [39] : _1567_;
  assign \copy2._mem_br_target_T_7  = \copy2.mem_ctrl_jal  ? (* src = "verilog/rocket_clean.sv:200472.36-200472.96" *) { \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [19:12], \copy2.mem_reg_inst [20], \copy2.mem_reg_inst [30:21], 1'h0 } : 32'd4;
  assign \copy2._mem_br_target_T_8  = \copy2._mem_br_target_T_1  ? (* src = "verilog/rocket_clean.sv:200473.36-200474.24" *) { \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [7], \copy2.mem_reg_inst [30:25], \copy2.mem_reg_inst [11:8], 1'h0 } : \copy2._mem_br_target_T_7 ;
  assign \copy2._mem_npc_T_4  = _1602_ ? (* src = "verilog/rocket_clean.sv:200477.30-200477.109" *) { \copy2.msb , \copy2.mem_reg_wdata [38:0] } : \copy2.mem_br_target ;
  assign \copy2._mem_wrong_npc_T_3  = _1603_ ? (* src = "verilog/rocket_clean.sv:200479.30-200479.102" *) _1558_ : 1'h1;
  assign \copy2.mem_wrong_npc  = 0;//\copy2.ex_pc_valid  ? (* src = "verilog/rocket_clean.sv:200480.25-200480.80" *) _1559_ : \copy2._mem_wrong_npc_T_3 ;
  assign \copy2._T_14  = \copy2.ibuf_io_inst_0_bits_xcpt0_ae_inst  ? (* src = "verilog/rocket_clean.sv:200960.22-200960.69" *) 2'h1 : 2'h2;
  assign \copy2._T_16  = \copy2.ibuf_io_inst_0_bits_xcpt0_pf_inst  ? (* src = "verilog/rocket_clean.sv:200961.22-200961.70" *) 4'hc : { 2'h0, \copy2._T_14  };
  assign \copy2._T_17  = \copy2.bpu_io_xcpt_if  ? (* src = "verilog/rocket_clean.sv:200962.22-200962.51" *) 4'h3 : \copy2._T_16 ;
  assign \copy2._T_18  = \copy2.bpu_io_debug_if  ? (* src = "verilog/rocket_clean.sv:200963.22-200963.52" *) 4'he : \copy2._T_17 ;
  assign \copy2._ex_rs_T_1  = _1522_ ? (* src = "verilog/rocket_clean.sv:200984.28-200984.75" *) \copy2.mem_reg_wdata  : 64'h0000000000000000;
  assign \copy2._ex_rs_T_3  = _1523_ ? (* src = "verilog/rocket_clean.sv:200985.28-200985.79" *) \copy2.wb_reg_wdata  : \copy2._ex_rs_T_1 ;
  assign \copy2._ex_rs_T_5  = _1524_ ? (* src = "verilog/rocket_clean.sv:200986.28-200986.101" *) \copy2.io_dmem_resp_bits_data_word_bypass  : \copy2._ex_rs_T_3 ;
  assign \copy2._ex_rs_T_8  = _1525_ ? (* src = "verilog/rocket_clean.sv:200988.28-200988.75" *) \copy2.mem_reg_wdata  : 64'h0000000000000000;
  assign \copy2._ex_rs_T_10  = _1526_ ? (* src = "verilog/rocket_clean.sv:200989.29-200989.80" *) \copy2.wb_reg_wdata  : \copy2._ex_rs_T_8 ;
  assign \copy2._ex_rs_T_12  = _1527_ ? (* src = "verilog/rocket_clean.sv:200990.29-200990.103" *) \copy2.io_dmem_resp_bits_data_word_bypass  : \copy2._ex_rs_T_10 ;
  assign \copy2._ex_op2_T  = \copy2.ex_reg_rs_bypass_1  ? (* src = "verilog/rocket_clean.sv:200992.25-200992.71" *) \copy2._ex_rs_T_12  : { \copy2.ex_reg_rs_msb_1 , \copy2.ex_reg_rs_lsb_1  };
  assign \copy2.ex_imm_hi_hi_hi  = \copy2._ex_imm_sign_T  ? (* src = "verilog/rocket_clean.sv:200995.23-200995.91" *) 1'h0 : \copy2.ex_reg_inst [31];
  assign \copy2._ex_imm_b11_T_9  = \copy2._ex_imm_b11_T_6  ? (* src = "verilog/rocket_clean.sv:201003.27-201003.100" *) \copy2.ex_reg_inst [7] : \copy2.ex_imm_hi_hi_hi ;
  assign \copy2._ex_imm_b11_T_10  = _1528_ ? (* src = "verilog/rocket_clean.sv:201004.28-201004.105" *) \copy2.ex_reg_inst [20] : \copy2._ex_imm_b11_T_9 ;
  assign \copy2.ex_imm_b10_5  = \copy2._ex_imm_b11_T_2  ? (* src = "verilog/rocket_clean.sv:201005.29-201005.72" *) 6'h00 : \copy2.ex_reg_inst [30:25];
  assign \copy2._ex_imm_b4_1_T_8  = \copy2._ex_imm_sign_T  ? (* src = "verilog/rocket_clean.sv:201007.33-201007.89" *) \copy2.ex_reg_inst [19:16] : \copy2.ex_reg_inst [24:21];
  assign \copy2._ex_imm_b4_1_T_9  = _1841_ ? (* src = "verilog/rocket_clean.sv:201008.33-201008.113" *) \copy2.ex_reg_inst [11:8] : \copy2._ex_imm_b4_1_T_8 ;
  assign \copy2.ex_imm_b4_1  = \copy2._ex_imm_b30_20_T  ? (* src = "verilog/rocket_clean.sv:201009.28-201009.70" *) 4'h0 : \copy2._ex_imm_b4_1_T_9 ;
  assign \copy2._ex_imm_b0_T_7  = _1529_ ? (* src = "verilog/rocket_clean.sv:201011.26-201011.84" *) \copy2.ex_reg_inst [20] : \copy2._ex_imm_b0_T_6 ;
  assign \copy2.ex_imm_b0  = \copy2._ex_imm_b4_1_T_1  ? (* src = "verilog/rocket_clean.sv:201012.21-201012.71" *) \copy2.ex_reg_inst [7] : \copy2._ex_imm_b0_T_7 ;
  assign \copy2.ex_imm_hi_lo_lo  = \copy2._ex_imm_b11_T_2  ? (* src = "verilog/rocket_clean.sv:201013.27-201013.105" *) 1'h0 : \copy2._ex_imm_b11_T_10 ;
  assign \copy2.ex_imm_hi_lo_hi  = _1450_ ? (* src = "verilog/rocket_clean.sv:201014.32-201015.24" *) { \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi  } : \copy2.ex_reg_inst [19:12];
  assign \copy2.ex_imm_hi_hi_lo  = \copy2._ex_imm_b30_20_T  ? (* src = "verilog/rocket_clean.sv:201016.33-201016.115" *) \copy2.ex_reg_inst [30:20] : { \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi  };
  assign \copy2._ex_op1_T  = \copy2.ex_reg_rs_bypass_0  ? (* src = "verilog/rocket_clean.sv:201020.27-201020.71" *) \copy2._ex_rs_T_5  : { \copy2.ex_reg_rs_msb_0 , \copy2.ex_reg_rs_lsb_0  };
  assign \copy2._ex_op1_T_3  = _1530_ ? (* src = "verilog/rocket_clean.sv:201022.29-201022.92" *) \copy2._ex_op1_T  : 64'h0000000000000000;
  assign \copy2._ex_op2_T_3  = _1531_ ? (* src = "verilog/rocket_clean.sv:201024.29-201024.92" *) \copy2._ex_op2_T  : 64'h0000000000000000;
  assign \copy2._ex_op2_T_5  = _1532_ ? (* src = "verilog/rocket_clean.sv:201025.29-201025.113" *) { \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_lo , \copy2.ex_imm_hi_lo_hi , \copy2.ex_imm_hi_lo_lo , \copy2.ex_imm_b10_5 , \copy2.ex_imm_b4_1 , \copy2.ex_imm_b0  } : \copy2._ex_op2_T_3 ;
  assign \copy2.ll_waddr  = _1476_ ? (* src = "verilog/rocket_clean.sv:201075.25-201075.98" *) \copy2.io_dmem_resp_bits_tag [5:1] : \copy2.div_io_resp_bits_tag ;
  assign \copy2._bypass_src_T  = \copy2.id_bypass_src_0_2  ? (* src = "verilog/rocket_clean.sv:201127.30-201127.61" *) 1'h0 : 1'h1;
  assign \copy2._bypass_src_T_1  = \copy2.id_bypass_src_0_1  ? (* src = "verilog/rocket_clean.sv:201128.32-201128.72" *) 2'h1 : { 1'h1, \copy2._bypass_src_T  };
  assign \copy2.rf_waddr  = \copy2.ll_wen  ? (* src = "verilog/rocket_clean.sv:201132.25-201132.53" *) \copy2.ll_waddr  : \copy2.wb_reg_inst [11:7];
  assign \copy2._rf_wdata_T_4  = _1565_ ? (* src = "verilog/rocket_clean.sv:201136.31-201136.83" *) \copy2.csr_io_rw_rdata  : \copy2.wb_reg_wdata ;
  assign \copy2._rf_wdata_T_5  = \copy2.ll_wen  ? (* src = "verilog/rocket_clean.sv:201137.31-201137.64" *) \copy2.div_io_resp_bits_data  : \copy2._rf_wdata_T_4 ;
  assign \copy2.rf_wdata  = _1488_ ? (* src = "verilog/rocket_clean.sv:201138.26-201138.98" *) \copy2.io_dmem_resp_bits_data  : \copy2._rf_wdata_T_5 ;
  assign \copy2._GEN_233  = _1537_ ? (* src = "verilog/rocket_clean.sv:201139.26-201139.71" *) \copy2.rf_wdata  : \copy2._id_rs_T_4 ;
  assign \copy2._GEN_240  = _1566_ ? (* src = "verilog/rocket_clean.sv:201140.26-201140.66" *) \copy2._GEN_233  : \copy2._id_rs_T_4 ;
  assign \copy2.id_rs_0  = \copy2.rf_wen  ? (* src = "verilog/rocket_clean.sv:201141.25-201141.55" *) \copy2._GEN_240  : \copy2._id_rs_T_4 ;
  assign \copy2._bypass_src_T_2  = \copy2.id_bypass_src_1_2  ? (* src = "verilog/rocket_clean.sv:201143.32-201143.63" *) 1'h0 : 1'h1;
  assign \copy2._GEN_234  = _1538_ ? (* src = "verilog/rocket_clean.sv:201144.26-201144.71" *) \copy2.rf_wdata  : \copy2._id_rs_T_9 ;
  assign \copy2._GEN_241  = _1566_ ? (* src = "verilog/rocket_clean.sv:201145.26-201145.66" *) \copy2._GEN_234  : \copy2._id_rs_T_9 ;
  assign \copy2.id_rs_1  = \copy2.rf_wen  ? (* src = "verilog/rocket_clean.sv:201146.25-201146.55" *) \copy2._GEN_241  : \copy2._id_rs_T_9 ;
  assign \copy2.mem_int_wdata  = _1493_ ? (* src = "verilog/rocket_clean.sv:201161.31-201162.45" *) { \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target [39], \copy2.mem_br_target  } : \copy2.mem_reg_wdata ;
  assign \copy2._mem_reg_rs2_T_12  = _1544_ ? (* src = "verilog/rocket_clean.sv:201191.35-201191.88" *) { \copy2._ex_op2_T [31:0], \copy2._ex_op2_T [31:0] } : \copy2._ex_op2_T ;
  assign \copy2._mem_reg_rs2_T_13  = _1545_ ? (* src = "verilog/rocket_clean.sv:201192.35-201192.97" *) { \copy2._ex_op2_T [15:0], \copy2._ex_op2_T [15:0], \copy2._ex_op2_T [15:0], \copy2._ex_op2_T [15:0] } : \copy2._mem_reg_rs2_T_12 ;
  assign \copy2.mem_ldst_cause  = \copy2.mem_debug_breakpoint  ? (* src = "verilog/rocket_clean.sv:201198.31-201198.65" *) 4'he : 4'h3;
  assign \copy2._T_78  = \copy2._T_75  ? (* src = "verilog/rocket_clean.sv:201203.22-201203.51" *) 4'h0 : \copy2.mem_ldst_cause ;
  assign \copy2._T_119  = \copy2._T_109  ? (* src = "verilog/rocket_clean.sv:201212.23-201212.43" *) 2'h2 : 2'h0;
  assign \copy2._T_120  = \copy2._T_107  ? (* src = "verilog/rocket_clean.sv:201213.23-201213.45" *) 2'h1 : \copy2._T_119 ;
  assign \copy2._T_121  = \copy2._T_105  ? (* src = "verilog/rocket_clean.sv:201214.23-201214.45" *) 2'h3 : \copy2._T_120 ;
  assign \copy2._T_124  = \copy2._T_99  ? (* src = "verilog/rocket_clean.sv:201216.23-201216.44" *) 4'hd : { 2'h1, \copy2._T_121  };
  assign \copy2._T_125  = \copy2._T_97  ? (* src = "verilog/rocket_clean.sv:201217.23-201217.44" *) 4'hf : \copy2._T_124 ;
  assign \copy2.msb_1  = _1902_ ? (* src = "verilog/rocket_clean.sv:201229.17-201229.104" *) \copy2.wb_reg_wdata [39] : _1587_;
  assign \copy2._csr_io_rw_cmd_T  = \copy2.wb_reg_valid  ? (* src = "verilog/rocket_clean.sv:201233.33-201233.59" *) 3'h0 : 3'h4;
  assign \copy2._T_151  = \copy2.ll_wen  ? (* src = "verilog/rocket_clean.sv:201236.24-201236.47" *) \copy2._T_150  : 32'd0;
  assign \copy2._T_157  = \copy2._T_155  ? (* src = "verilog/rocket_clean.sv:201241.24-201241.47" *) \copy2._T_156  : 32'd0;
  assign \copy2._id_stall_fpu_T_4  = \copy2._id_stall_fpu_T_2  ? (* src = "verilog/rocket_clean.sv:201245.35-201245.69" *) \copy2._T_156  : 32'd0;
  assign \copy2._id_stall_fpu_T_9  = \copy2._id_stall_fpu_T_7  ? (* src = "verilog/rocket_clean.sv:201249.35-201249.80" *) \copy2._id_stall_fpu_T_8  : 32'd0;
  assign \copy2._id_stall_fpu_T_14  = \copy2.io_fpu_sboard_clr  ? (* src = "verilog/rocket_clean.sv:201254.36-201254.82" *) \copy2._id_stall_fpu_T_13  : 32'd0;
  assign \copy2._io_imem_req_bits_pc_T_1  = \copy2.replay_wb_common  ? (* src = "verilog/rocket_clean.sv:201258.42-201258.80" *) \copy2.wb_reg_pc  : { \copy2._mem_npc_T_4 [39:1], 1'h0 };
  assign \copy2._io_imem_btb_update_bits_cfiType_T_10  = _1501_ ? (* src = "verilog/rocket_clean.sv:201261.54-201262.52" *) 2'h3 : { 1'h0, \copy2._io_imem_btb_update_bits_cfiType_T  };
  assign \copy2.msb_2  = _1904_ ? (* src = "verilog/rocket_clean.sv:201267.17-201267.112" *) \copy2.alu_io_adder_out [39] : _1588_;
  assign \copy2._id_rs_T_4  = _1552_ ? (* src = "verilog/rocket_clean.sv:201517.32-201517.76" *) 64'h0000000000000000 : \copy2.io_rs1_secret ;
  assign \copy2._id_rs_T_9  = _1553_ ? (* src = "verilog/rocket_clean.sv:201525.35-201525.81" *) 64'h0000000000000000 : \copy2.io_rs2_secret ;
  assign \copy2.io_imem_req_bits_pc  = _1907_ ? (* src = "verilog/rocket_clean.sv:201535.32-201535.94" *) \copy2.csr_io_evec  : \copy2._io_imem_req_bits_pc_T_1 ;
  assign \copy2.io_imem_btb_update_bits_cfiType  = _1503_ ? (* src = "verilog/rocket_clean.sv:201547.44-201548.42" *) 2'h2 : \copy2._io_imem_btb_update_bits_cfiType_T_10 ;
  assign \copy2.io_dmem_s1_data_data  = \copy2.mem_ctrl_fp  ? (* src = "verilog/rocket_clean.sv:201565.33-201565.78" *) \copy2.io_fpu_store_data  : \copy2.mem_reg_rs2 ;
  assign \copy2.csr_io_cause  = \copy2.wb_reg_xcpt  ? (* src = "verilog/rocket_clean.sv:201668.25-201668.71" *) \copy2.wb_reg_cause  : { 60'h000000000000000, \copy2._T_125  };
  assign \copy2.csr_io_tval  = \copy2.tval_valid  ? (* src = "verilog/rocket_clean.sv:201670.24-201670.61" *) { \copy2.msb_1 , \copy2.wb_reg_wdata [38:0] } : 40'h0000000000;
  assign \copy2.alu_io_in2  = _1554_ ? (* src = "verilog/rocket_clean.sv:201690.23-201690.88" *) 64'h0000000000000004 : \copy2._ex_op2_T_5 ;
  assign \copy2.alu_io_in1  = _1555_ ? (* src = "verilog/rocket_clean.sv:201691.23-201691.117" *) { \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc [39], \copy2.ex_reg_pc  } : \copy2._ex_op1_T_3 ;
  assign \copy2.div_io_resp_ready  = _1476_ ? (* src = "verilog/rocket_clean.sv:201701.30-201701.89" *) 1'h0 : \copy2._ctrl_stalld_T_17 ;
  assign _1973_ = \copy2.mem_ctrl_jalr  ^ (* src = "verilog/rocket_clean.sv:201161.49-201161.83" *) \copy2.mem_npc_misaligned ;
  assign \copy2.alu._io_adder_out_T_1  = \copy2.alu.io_in1  + (* src = "verilog/rocket_clean.sv:199242.35-199242.51" *) \copy2.alu.in2_inv ;
  assign \copy2.alu.io_adder_out  = \copy2.alu._io_adder_out_T_1  + (* src = "verilog/rocket_clean.sv:199337.25-199337.51" *) \copy2.alu.io_fn [3];
  assign \copy2.alu._T_2  = \copy2.alu.io_fn [3] & (* src = "verilog/rocket_clean.sv:199248.16-199248.37" *) \copy2.alu.io_in1 [31];
  assign \copy2.alu._T_10  = \copy2.alu.io_in2 [5] & (* src = "verilog/rocket_clean.sv:199251.17-199251.34" *) \copy2.alu.io_dw ;
  assign \copy2.alu._shout_r_T_2  = \copy2.alu.io_fn [3] & (* src = "verilog/rocket_clean.sv:199286.24-199286.43" *) \copy2.alu.shin [63];
  assign \copy2.alu._logic_T_7  = \copy2.alu.io_in1  & (* src = "verilog/rocket_clean.sv:199325.28-199325.43" *) \copy2.alu.io_in2 ;
  assign \copy2.alu._shift_logic_T_1  = \copy2.alu._shift_logic_T  & (* src = "verilog/rocket_clean.sv:199329.28-199329.48" *) \copy2.alu.slt ;
  assign _1974_ = \copy2.alu.io_in1 [63] == (* src = "verilog/rocket_clean.sv:199245.15-199245.39" *) \copy2.alu.io_in2 [63];
  assign _1975_ = ! (* src = "verilog/rocket_clean.sv:199247.45-199247.65" *) \copy2.alu.in1_xor_in2 ;
  assign _1976_ = \copy2.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199254.21-199254.34" *) 3'h5;
  assign _1977_ = \copy2.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199254.37-199254.50" *) 4'hb;
  assign _1978_ = \copy2.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199321.28-199321.41" *) 1'h1;
  assign \copy2.alu._logic_T_1  = \copy2.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199323.22-199323.35" *) 3'h6;
  assign _1979_ = \copy2.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199324.28-199324.41" *) 3'h4;
  assign _1980_ = \copy2.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199326.41-199326.54" *) 3'h7;
  assign _1981_ = ! (* src = "verilog/rocket_clean.sv:199333.21-199333.34" *) \copy2.alu.io_fn ;
  assign _1982_ = \copy2.alu.io_fn  == (* src = "verilog/rocket_clean.sv:199333.37-199333.50" *) 4'ha;
  assign \copy2.alu._shift_logic_T  = \copy2.alu.io_fn  >= (* src = "verilog/rocket_clean.sv:199328.26-199328.39" *) 4'hc;
  assign \copy2.alu._in2_inv_T_1  = ~ (* src = "verilog/rocket_clean.sv:199239.30-199239.37" *) \copy2.alu.io_in2 ;
  assign \copy2.alu._shin_T_2  = _1976_ | (* src = "verilog/rocket_clean.sv:199254.21-199254.50" *) _1977_;
  assign \copy2.alu._shin_T_11  = \copy2.alu._T_7  | (* src = "verilog/rocket_clean.sv:199259.28-199259.50" *) { \copy2.alu.io_in1 [31:0], 32'h00000000 };
  assign \copy2.alu._shin_T_21  = { \copy2.alu._shin_T_11 [63:48], 16'h0000, \copy2.alu._shin_T_11 [31:16] } | (* src = "verilog/rocket_clean.sv:199264.28-199264.51" *) { \copy2.alu._shin_T_11 [47:32], 16'h0000, \copy2.alu._shin_T_11 [15:0], 16'h0000 };
  assign \copy2.alu._shin_T_31  = { \copy2.alu._shin_T_21 [63:56], 8'h00, \copy2.alu._shin_T_21 [47:40], 8'h00, \copy2.alu._shin_T_21 [31:24], 8'h00, \copy2.alu._shin_T_21 [15:8] } | (* src = "verilog/rocket_clean.sv:199269.28-199269.51" *) { \copy2.alu._shin_T_21 [55:48], 8'h00, \copy2.alu._shin_T_21 [39:32], 8'h00, \copy2.alu._shin_T_21 [23:16], 8'h00, \copy2.alu._shin_T_21 [7:0], 8'h00 };
  assign \copy2.alu._shin_T_41  = { \copy2.alu._shin_T_31 [63:60], 4'h0, \copy2.alu._shin_T_31 [55:52], 4'h0, \copy2.alu._shin_T_31 [47:44], 4'h0, \copy2.alu._shin_T_31 [39:36], 4'h0, \copy2.alu._shin_T_31 [31:28], 4'h0, \copy2.alu._shin_T_31 [23:20], 4'h0, \copy2.alu._shin_T_31 [15:12], 4'h0, \copy2.alu._shin_T_31 [7:4] } | (* src = "verilog/rocket_clean.sv:199274.28-199274.51" *) { \copy2.alu._shin_T_31 [59:56], 4'h0, \copy2.alu._shin_T_31 [51:48], 4'h0, \copy2.alu._shin_T_31 [43:40], 4'h0, \copy2.alu._shin_T_31 [35:32], 4'h0, \copy2.alu._shin_T_31 [27:24], 4'h0, \copy2.alu._shin_T_31 [19:16], 4'h0, \copy2.alu._shin_T_31 [11:8], 4'h0, \copy2.alu._shin_T_31 [3:0], 4'h0 };
  assign \copy2.alu._shin_T_51  = { \copy2.alu._shin_T_41 [63:62], 2'h0, \copy2.alu._shin_T_41 [59:58], 2'h0, \copy2.alu._shin_T_41 [55:54], 2'h0, \copy2.alu._shin_T_41 [51:50], 2'h0, \copy2.alu._shin_T_41 [47:46], 2'h0, \copy2.alu._shin_T_41 [43:42], 2'h0, \copy2.alu._shin_T_41 [39:38], 2'h0, \copy2.alu._shin_T_41 [35:34], 2'h0, \copy2.alu._shin_T_41 [31:30], 2'h0, \copy2.alu._shin_T_41 [27:26], 2'h0, \copy2.alu._shin_T_41 [23:22], 2'h0, \copy2.alu._shin_T_41 [19:18], 2'h0, \copy2.alu._shin_T_41 [15:14], 2'h0, \copy2.alu._shin_T_41 [11:10], 2'h0, \copy2.alu._shin_T_41 [7:6], 2'h0, \copy2.alu._shin_T_41 [3:2] } | (* src = "verilog/rocket_clean.sv:199279.28-199279.51" *) { \copy2.alu._shin_T_41 [61:60], 2'h0, \copy2.alu._shin_T_41 [57:56], 2'h0, \copy2.alu._shin_T_41 [53:52], 2'h0, \copy2.alu._shin_T_41 [49:48], 2'h0, \copy2.alu._shin_T_41 [45:44], 2'h0, \copy2.alu._shin_T_41 [41:40], 2'h0, \copy2.alu._shin_T_41 [37:36], 2'h0, \copy2.alu._shin_T_41 [33:32], 2'h0, \copy2.alu._shin_T_41 [29:28], 2'h0, \copy2.alu._shin_T_41 [25:24], 2'h0, \copy2.alu._shin_T_41 [21:20], 2'h0, \copy2.alu._shin_T_41 [17:16], 2'h0, \copy2.alu._shin_T_41 [13:12], 2'h0, \copy2.alu._shin_T_41 [9:8], 2'h0, \copy2.alu._shin_T_41 [5:4], 2'h0, \copy2.alu._shin_T_41 [1:0], 2'h0 };
  assign \copy2.alu._shin_T_61  = { \copy2.alu._shin_T_51 [63], 1'h0, \copy2.alu._shin_T_51 [61], 1'h0, \copy2.alu._shin_T_51 [59], 1'h0, \copy2.alu._shin_T_51 [57], 1'h0, \copy2.alu._shin_T_51 [55], 1'h0, \copy2.alu._shin_T_51 [53], 1'h0, \copy2.alu._shin_T_51 [51], 1'h0, \copy2.alu._shin_T_51 [49], 1'h0, \copy2.alu._shin_T_51 [47], 1'h0, \copy2.alu._shin_T_51 [45], 1'h0, \copy2.alu._shin_T_51 [43], 1'h0, \copy2.alu._shin_T_51 [41], 1'h0, \copy2.alu._shin_T_51 [39], 1'h0, \copy2.alu._shin_T_51 [37], 1'h0, \copy2.alu._shin_T_51 [35], 1'h0, \copy2.alu._shin_T_51 [33], 1'h0, \copy2.alu._shin_T_51 [31], 1'h0, \copy2.alu._shin_T_51 [29], 1'h0, \copy2.alu._shin_T_51 [27], 1'h0, \copy2.alu._shin_T_51 [25], 1'h0, \copy2.alu._shin_T_51 [23], 1'h0, \copy2.alu._shin_T_51 [21], 1'h0, \copy2.alu._shin_T_51 [19], 1'h0, \copy2.alu._shin_T_51 [17], 1'h0, \copy2.alu._shin_T_51 [15], 1'h0, \copy2.alu._shin_T_51 [13], 1'h0, \copy2.alu._shin_T_51 [11], 1'h0, \copy2.alu._shin_T_51 [9], 1'h0, \copy2.alu._shin_T_51 [7], 1'h0, \copy2.alu._shin_T_51 [5], 1'h0, \copy2.alu._shin_T_51 [3], 1'h0, \copy2.alu._shin_T_51 [1] } | (* src = "verilog/rocket_clean.sv:199284.28-199284.51" *) { \copy2.alu._shin_T_51 [62], 1'h0, \copy2.alu._shin_T_51 [60], 1'h0, \copy2.alu._shin_T_51 [58], 1'h0, \copy2.alu._shin_T_51 [56], 1'h0, \copy2.alu._shin_T_51 [54], 1'h0, \copy2.alu._shin_T_51 [52], 1'h0, \copy2.alu._shin_T_51 [50], 1'h0, \copy2.alu._shin_T_51 [48], 1'h0, \copy2.alu._shin_T_51 [46], 1'h0, \copy2.alu._shin_T_51 [44], 1'h0, \copy2.alu._shin_T_51 [42], 1'h0, \copy2.alu._shin_T_51 [40], 1'h0, \copy2.alu._shin_T_51 [38], 1'h0, \copy2.alu._shin_T_51 [36], 1'h0, \copy2.alu._shin_T_51 [34], 1'h0, \copy2.alu._shin_T_51 [32], 1'h0, \copy2.alu._shin_T_51 [30], 1'h0, \copy2.alu._shin_T_51 [28], 1'h0, \copy2.alu._shin_T_51 [26], 1'h0, \copy2.alu._shin_T_51 [24], 1'h0, \copy2.alu._shin_T_51 [22], 1'h0, \copy2.alu._shin_T_51 [20], 1'h0, \copy2.alu._shin_T_51 [18], 1'h0, \copy2.alu._shin_T_51 [16], 1'h0, \copy2.alu._shin_T_51 [14], 1'h0, \copy2.alu._shin_T_51 [12], 1'h0, \copy2.alu._shin_T_51 [10], 1'h0, \copy2.alu._shin_T_51 [8], 1'h0, \copy2.alu._shin_T_51 [6], 1'h0, \copy2.alu._shin_T_51 [4], 1'h0, \copy2.alu._shin_T_51 [2], 1'h0, \copy2.alu._shin_T_51 [0], 1'h0 };
  assign \copy2.alu._shout_l_T_8  = \copy2.alu.shout_r [63:32] | (* src = "verilog/rocket_clean.sv:199294.30-199294.57" *) { \copy2.alu.shout_r [31:0], 32'h00000000 };
  assign \copy2.alu._shout_l_T_18  = { \copy2.alu._shout_l_T_8 [63:48], 16'h0000, \copy2.alu._shout_l_T_8 [31:16] } | (* src = "verilog/rocket_clean.sv:199299.31-199299.60" *) { \copy2.alu._shout_l_T_8 [47:32], 16'h0000, \copy2.alu._shout_l_T_8 [15:0], 16'h0000 };
  assign \copy2.alu._shout_l_T_28  = { \copy2.alu._shout_l_T_18 [63:56], 8'h00, \copy2.alu._shout_l_T_18 [47:40], 8'h00, \copy2.alu._shout_l_T_18 [31:24], 8'h00, \copy2.alu._shout_l_T_18 [15:8] } | (* src = "verilog/rocket_clean.sv:199304.31-199304.60" *) { \copy2.alu._shout_l_T_18 [55:48], 8'h00, \copy2.alu._shout_l_T_18 [39:32], 8'h00, \copy2.alu._shout_l_T_18 [23:16], 8'h00, \copy2.alu._shout_l_T_18 [7:0], 8'h00 };
  assign \copy2.alu._shout_l_T_38  = { \copy2.alu._shout_l_T_28 [63:60], 4'h0, \copy2.alu._shout_l_T_28 [55:52], 4'h0, \copy2.alu._shout_l_T_28 [47:44], 4'h0, \copy2.alu._shout_l_T_28 [39:36], 4'h0, \copy2.alu._shout_l_T_28 [31:28], 4'h0, \copy2.alu._shout_l_T_28 [23:20], 4'h0, \copy2.alu._shout_l_T_28 [15:12], 4'h0, \copy2.alu._shout_l_T_28 [7:4] } | (* src = "verilog/rocket_clean.sv:199309.31-199309.60" *) { \copy2.alu._shout_l_T_28 [59:56], 4'h0, \copy2.alu._shout_l_T_28 [51:48], 4'h0, \copy2.alu._shout_l_T_28 [43:40], 4'h0, \copy2.alu._shout_l_T_28 [35:32], 4'h0, \copy2.alu._shout_l_T_28 [27:24], 4'h0, \copy2.alu._shout_l_T_28 [19:16], 4'h0, \copy2.alu._shout_l_T_28 [11:8], 4'h0, \copy2.alu._shout_l_T_28 [3:0], 4'h0 };
  assign \copy2.alu._shout_l_T_48  = { \copy2.alu._shout_l_T_38 [63:62], 2'h0, \copy2.alu._shout_l_T_38 [59:58], 2'h0, \copy2.alu._shout_l_T_38 [55:54], 2'h0, \copy2.alu._shout_l_T_38 [51:50], 2'h0, \copy2.alu._shout_l_T_38 [47:46], 2'h0, \copy2.alu._shout_l_T_38 [43:42], 2'h0, \copy2.alu._shout_l_T_38 [39:38], 2'h0, \copy2.alu._shout_l_T_38 [35:34], 2'h0, \copy2.alu._shout_l_T_38 [31:30], 2'h0, \copy2.alu._shout_l_T_38 [27:26], 2'h0, \copy2.alu._shout_l_T_38 [23:22], 2'h0, \copy2.alu._shout_l_T_38 [19:18], 2'h0, \copy2.alu._shout_l_T_38 [15:14], 2'h0, \copy2.alu._shout_l_T_38 [11:10], 2'h0, \copy2.alu._shout_l_T_38 [7:6], 2'h0, \copy2.alu._shout_l_T_38 [3:2] } | (* src = "verilog/rocket_clean.sv:199314.31-199314.60" *) { \copy2.alu._shout_l_T_38 [61:60], 2'h0, \copy2.alu._shout_l_T_38 [57:56], 2'h0, \copy2.alu._shout_l_T_38 [53:52], 2'h0, \copy2.alu._shout_l_T_38 [49:48], 2'h0, \copy2.alu._shout_l_T_38 [45:44], 2'h0, \copy2.alu._shout_l_T_38 [41:40], 2'h0, \copy2.alu._shout_l_T_38 [37:36], 2'h0, \copy2.alu._shout_l_T_38 [33:32], 2'h0, \copy2.alu._shout_l_T_38 [29:28], 2'h0, \copy2.alu._shout_l_T_38 [25:24], 2'h0, \copy2.alu._shout_l_T_38 [21:20], 2'h0, \copy2.alu._shout_l_T_38 [17:16], 2'h0, \copy2.alu._shout_l_T_38 [13:12], 2'h0, \copy2.alu._shout_l_T_38 [9:8], 2'h0, \copy2.alu._shout_l_T_38 [5:4], 2'h0, \copy2.alu._shout_l_T_38 [1:0], 2'h0 };
  assign \copy2.alu.shout_l  = { \copy2.alu._shout_l_T_48 [63], 1'h0, \copy2.alu._shout_l_T_48 [61], 1'h0, \copy2.alu._shout_l_T_48 [59], 1'h0, \copy2.alu._shout_l_T_48 [57], 1'h0, \copy2.alu._shout_l_T_48 [55], 1'h0, \copy2.alu._shout_l_T_48 [53], 1'h0, \copy2.alu._shout_l_T_48 [51], 1'h0, \copy2.alu._shout_l_T_48 [49], 1'h0, \copy2.alu._shout_l_T_48 [47], 1'h0, \copy2.alu._shout_l_T_48 [45], 1'h0, \copy2.alu._shout_l_T_48 [43], 1'h0, \copy2.alu._shout_l_T_48 [41], 1'h0, \copy2.alu._shout_l_T_48 [39], 1'h0, \copy2.alu._shout_l_T_48 [37], 1'h0, \copy2.alu._shout_l_T_48 [35], 1'h0, \copy2.alu._shout_l_T_48 [33], 1'h0, \copy2.alu._shout_l_T_48 [31], 1'h0, \copy2.alu._shout_l_T_48 [29], 1'h0, \copy2.alu._shout_l_T_48 [27], 1'h0, \copy2.alu._shout_l_T_48 [25], 1'h0, \copy2.alu._shout_l_T_48 [23], 1'h0, \copy2.alu._shout_l_T_48 [21], 1'h0, \copy2.alu._shout_l_T_48 [19], 1'h0, \copy2.alu._shout_l_T_48 [17], 1'h0, \copy2.alu._shout_l_T_48 [15], 1'h0, \copy2.alu._shout_l_T_48 [13], 1'h0, \copy2.alu._shout_l_T_48 [11], 1'h0, \copy2.alu._shout_l_T_48 [9], 1'h0, \copy2.alu._shout_l_T_48 [7], 1'h0, \copy2.alu._shout_l_T_48 [5], 1'h0, \copy2.alu._shout_l_T_48 [3], 1'h0, \copy2.alu._shout_l_T_48 [1] } | (* src = "verilog/rocket_clean.sv:199319.25-199319.54" *) { \copy2.alu._shout_l_T_48 [62], 1'h0, \copy2.alu._shout_l_T_48 [60], 1'h0, \copy2.alu._shout_l_T_48 [58], 1'h0, \copy2.alu._shout_l_T_48 [56], 1'h0, \copy2.alu._shout_l_T_48 [54], 1'h0, \copy2.alu._shout_l_T_48 [52], 1'h0, \copy2.alu._shout_l_T_48 [50], 1'h0, \copy2.alu._shout_l_T_48 [48], 1'h0, \copy2.alu._shout_l_T_48 [46], 1'h0, \copy2.alu._shout_l_T_48 [44], 1'h0, \copy2.alu._shout_l_T_48 [42], 1'h0, \copy2.alu._shout_l_T_48 [40], 1'h0, \copy2.alu._shout_l_T_48 [38], 1'h0, \copy2.alu._shout_l_T_48 [36], 1'h0, \copy2.alu._shout_l_T_48 [34], 1'h0, \copy2.alu._shout_l_T_48 [32], 1'h0, \copy2.alu._shout_l_T_48 [30], 1'h0, \copy2.alu._shout_l_T_48 [28], 1'h0, \copy2.alu._shout_l_T_48 [26], 1'h0, \copy2.alu._shout_l_T_48 [24], 1'h0, \copy2.alu._shout_l_T_48 [22], 1'h0, \copy2.alu._shout_l_T_48 [20], 1'h0, \copy2.alu._shout_l_T_48 [18], 1'h0, \copy2.alu._shout_l_T_48 [16], 1'h0, \copy2.alu._shout_l_T_48 [14], 1'h0, \copy2.alu._shout_l_T_48 [12], 1'h0, \copy2.alu._shout_l_T_48 [10], 1'h0, \copy2.alu._shout_l_T_48 [8], 1'h0, \copy2.alu._shout_l_T_48 [6], 1'h0, \copy2.alu._shout_l_T_48 [4], 1'h0, \copy2.alu._shout_l_T_48 [2], 1'h0, \copy2.alu._shout_l_T_48 [0], 1'h0 };
  assign \copy2.alu.shout  = \copy2.alu._shout_T_3  | (* src = "verilog/rocket_clean.sv:199322.23-199322.46" *) \copy2.alu._shout_T_5 ;
  assign _1983_ = _1979_ | (* src = "verilog/rocket_clean.sv:199324.28-199324.57" *) \copy2.alu._logic_T_1 ;
  assign _1984_ = \copy2.alu._logic_T_1  | (* src = "verilog/rocket_clean.sv:199326.28-199326.54" *) _1980_;
  assign \copy2.alu.logic_  = \copy2.alu._logic_T_3  | (* src = "verilog/rocket_clean.sv:199327.24-199327.47" *) \copy2.alu._logic_T_8 ;
  assign \copy2.alu._shift_logic_T_2  = \copy2.alu._shift_logic_T_1  | (* src = "verilog/rocket_clean.sv:199331.34-199331.50" *) \copy2.alu.logic_ ;
  assign \copy2.alu.shift_logic  = \copy2.alu._shift_logic_T_2  | (* src = "verilog/rocket_clean.sv:199332.29-199332.53" *) \copy2.alu.shout ;
  assign _1985_ = _1981_ | (* src = "verilog/rocket_clean.sv:199333.21-199333.50" *) _1982_;
  assign \copy2.alu.shout_r  = $signed({ \copy2.alu._shout_r_T_2 , \copy2.alu.shin  }) >>> (* src = "verilog/rocket_clean.sv:199288.30-199288.61" *) { \copy2.alu._T_10 , \copy2.alu.io_in2 [4:0] };
  assign \copy2.alu.in2_inv  = \copy2.alu.io_fn [3] ? (* src = "verilog/rocket_clean.sv:199240.25-199240.57" *) \copy2.alu._in2_inv_T_1  : \copy2.alu.io_in2 ;
  assign \copy2.alu._slt_T_7  = \copy2.alu.io_fn [1] ? (* src = "verilog/rocket_clean.sv:199244.20-199244.54" *) \copy2.alu.io_in2 [63] : \copy2.alu.io_in1 [63];
  assign \copy2.alu.slt  = _1974_ ? (* src = "verilog/rocket_clean.sv:199245.15-199245.69" *) \copy2.alu.io_adder_out [63] : \copy2.alu._slt_T_7 ;
  assign \copy2.alu._io_cmp_out_T_4  = \copy2.alu.io_fn [3] ? (* src = "verilog/rocket_clean.sv:199247.27-199247.71" *) \copy2.alu.slt  : _1975_;
  assign \copy2.alu._T_4  = \copy2.alu._T_2  ? (* src = "verilog/rocket_clean.sv:199249.22-199249.49" *) 32'd4294967295 : 32'd0;
  assign \copy2.alu._T_7  = \copy2.alu.io_dw  ? (* src = "verilog/rocket_clean.sv:199250.22-199250.50" *) \copy2.alu.io_in1 [63:32] : \copy2.alu._T_4 ;
  assign \copy2.alu.shin  = \copy2.alu._shin_T_2  ? (* src = "verilog/rocket_clean.sv:199285.22-199285.73" *) { \copy2.alu._T_7 , \copy2.alu.io_in1 [31:0] } : \copy2.alu._shin_T_61 ;
  assign \copy2.alu._shout_T_3  = \copy2.alu._shin_T_2  ? (* src = "verilog/rocket_clean.sv:199320.28-199320.55" *) \copy2.alu.shout_r  : 64'h0000000000000000;
  assign \copy2.alu._shout_T_5  = _1978_ ? (* src = "verilog/rocket_clean.sv:199321.28-199321.59" *) \copy2.alu.shout_l  : 64'h0000000000000000;
  assign \copy2.alu._logic_T_3  = _1983_ ? (* src = "verilog/rocket_clean.sv:199324.28-199324.79" *) \copy2.alu.in1_xor_in2  : 64'h0000000000000000;
  assign \copy2.alu._logic_T_8  = _1984_ ? (* src = "verilog/rocket_clean.sv:199326.28-199326.75" *) \copy2.alu._logic_T_7  : 64'h0000000000000000;
  assign \copy2.alu.out  = _1985_ ? (* src = "verilog/rocket_clean.sv:199333.21-199333.79" *) \copy2.alu.io_adder_out  : \copy2.alu.shift_logic ;
  assign \copy2.alu._io_out_T_2  = \copy2.alu.out [31] ? (* src = "verilog/rocket_clean.sv:199334.29-199334.59" *) 32'd4294967295 : 32'd0;
  assign \copy2.alu.io_out  = \copy2.alu.io_dw  ? (* src = "verilog/rocket_clean.sv:199336.19-199336.45" *) \copy2.alu.out  : { \copy2.alu._io_out_T_2 , \copy2.alu.out [31:0] };
  assign \copy2.alu.in1_xor_in2  = \copy2.alu.io_in1  ^ (* src = "verilog/rocket_clean.sv:199241.29-199241.45" *) \copy2.alu.in2_inv ;
  assign \copy2.alu.io_cmp_out  = \copy2.alu.io_fn [0] ^ (* src = "verilog/rocket_clean.sv:199338.23-199338.49" *) \copy2.alu._io_cmp_out_T_4 ;
  assign \copy2.bpu.en  = _1991_ & (* src = "verilog/rocket_clean.sv:199201.14-199201.43" *) \copy2.bpu._en_T_2 ;
  assign \copy2.bpu._r_T_8  = \copy2.bpu.io_bp_0_control_tmatch [0] & (* src = "verilog/rocket_clean.sv:199204.18-199204.64" *) \copy2.bpu.io_bp_0_address [0];
  assign \copy2.bpu._r_T_10  = \copy2.bpu._r_T_8  & (* src = "verilog/rocket_clean.sv:199205.19-199205.86" *) \copy2.bpu.io_bp_0_address [1];
  assign \copy2.bpu._r_T_12  = \copy2.bpu._r_T_10  & (* src = "verilog/rocket_clean.sv:199206.19-199206.107" *) \copy2.bpu.io_bp_0_address [2];
  assign _1986_ = \copy2.bpu.en  & (* src = "verilog/rocket_clean.sv:199214.13-199214.35" *) \copy2.bpu.io_bp_0_control_r ;
  assign \copy2.bpu.r  = _1986_ & (* src = "verilog/rocket_clean.sv:199214.13-199214.45" *) \copy2.bpu._r_T_26 ;
  assign _1987_ = \copy2.bpu.en  & (* src = "verilog/rocket_clean.sv:199215.13-199215.35" *) \copy2.bpu.io_bp_0_control_w ;
  assign \copy2.bpu.w  = _1987_ & (* src = "verilog/rocket_clean.sv:199215.13-199215.45" *) \copy2.bpu._r_T_26 ;
  assign _1988_ = \copy2.bpu.en  & (* src = "verilog/rocket_clean.sv:199221.13-199221.35" *) \copy2.bpu.io_bp_0_control_x ;
  assign \copy2.bpu.x  = _1988_ & (* src = "verilog/rocket_clean.sv:199221.13-199221.45" *) \copy2.bpu._x_T_26 ;
  assign \copy2.bpu.io_xcpt_if  = \copy2.bpu.x  & (* src = "verilog/rocket_clean.sv:199223.23-199223.40" *) \copy2.bpu._io_xcpt_ld_T ;
  assign \copy2.bpu.io_xcpt_ld  = \copy2.bpu.r  & (* src = "verilog/rocket_clean.sv:199224.23-199224.50" *) \copy2.bpu._io_xcpt_ld_T ;
  assign \copy2.bpu.io_xcpt_st  = \copy2.bpu.w  & (* src = "verilog/rocket_clean.sv:199225.23-199225.40" *) \copy2.bpu._io_xcpt_ld_T ;
  assign \copy2.bpu.io_debug_if  = \copy2.bpu.x  & (* src = "verilog/rocket_clean.sv:199226.24-199226.50" *) \copy2.bpu.io_bp_0_control_action ;
  assign \copy2.bpu.io_debug_ld  = \copy2.bpu.r  & (* src = "verilog/rocket_clean.sv:199227.24-199227.50" *) \copy2.bpu.io_bp_0_control_action ;
  assign \copy2.bpu.io_debug_st  = \copy2.bpu.w  & (* src = "verilog/rocket_clean.sv:199228.24-199228.50" *) \copy2.bpu.io_bp_0_control_action ;
  assign \copy2.bpu._r_T_25  = \copy2.bpu._r_T_14  == (* src = "verilog/rocket_clean.sv:199212.19-199212.37" *) \copy2.bpu._r_T_24 ;
  assign \copy2.bpu._x_T_25  = \copy2.bpu._x_T_14  == (* src = "verilog/rocket_clean.sv:199219.19-199219.37" *) \copy2.bpu._r_T_24 ;
  assign _1989_ = \copy2.bpu.io_ea  >= (* src = "verilog/rocket_clean.sv:199202.18-199202.42" *) \copy2.bpu.io_bp_0_address ;
  assign _1990_ = \copy2.bpu.io_pc  >= (* src = "verilog/rocket_clean.sv:199216.18-199216.42" *) \copy2.bpu.io_bp_0_address ;
  assign _1991_ = ~ (* src = "verilog/rocket_clean.sv:199201.14-199201.30" *) \copy2.bpu.io_status_debug ;
  assign \copy2.bpu._r_T_5  = ~ (* src = "verilog/rocket_clean.sv:199203.24-199203.30" *) \copy2.bpu.io_ea ;
  assign \copy2.bpu._r_T_15  = ~ (* src = "verilog/rocket_clean.sv:199210.25-199210.41" *) \copy2.bpu.io_bp_0_address ;
  assign \copy2.bpu._x_T_5  = ~ (* src = "verilog/rocket_clean.sv:199217.24-199217.30" *) \copy2.bpu.io_pc ;
  assign \copy2.bpu._io_xcpt_ld_T  = ~ (* src = "verilog/rocket_clean.sv:199222.25-199222.48" *) \copy2.bpu.io_bp_0_control_action ;
  assign \copy2.bpu._r_T_14  = \copy2.bpu._r_T_5  | (* src = "verilog/rocket_clean.sv:199209.25-199209.41" *) { \copy2.bpu._r_T_12 , \copy2.bpu._r_T_10 , \copy2.bpu._r_T_8 , \copy2.bpu.io_bp_0_control_tmatch [0] };
  assign \copy2.bpu._r_T_24  = \copy2.bpu._r_T_15  | (* src = "verilog/rocket_clean.sv:199211.25-199211.42" *) { \copy2.bpu._r_T_12 , \copy2.bpu._r_T_10 , \copy2.bpu._r_T_8 , \copy2.bpu.io_bp_0_control_tmatch [0] };
  assign \copy2.bpu._x_T_14  = \copy2.bpu._x_T_5  | (* src = "verilog/rocket_clean.sv:199218.25-199218.41" *) { \copy2.bpu._r_T_12 , \copy2.bpu._r_T_10 , \copy2.bpu._r_T_8 , \copy2.bpu.io_bp_0_control_tmatch [0] };
  assign \copy2.bpu._en_T_2  = { \copy2.bpu.io_bp_0_control_m , 1'h0, \copy2.bpu.io_bp_0_control_s , \copy2.bpu.io_bp_0_control_u  } >> (* src = "verilog/rocket_clean.sv:199200.24-199200.48" *) \copy2.bpu.io_status_prv ;
  assign \copy2.bpu._r_T_26  = \copy2.bpu.io_bp_0_control_tmatch [1] ? (* src = "verilog/rocket_clean.sv:199213.19-199213.63" *) \copy2.bpu._r_T_4  : \copy2.bpu._r_T_25 ;
  assign \copy2.bpu._x_T_26  = \copy2.bpu.io_bp_0_control_tmatch [1] ? (* src = "verilog/rocket_clean.sv:199220.19-199220.63" *) \copy2.bpu._x_T_4  : \copy2.bpu._x_T_25 ;
  assign \copy2.bpu._r_T_4  = _1989_ ^ (* src = "verilog/rocket_clean.sv:199202.18-199202.70" *) \copy2.bpu.io_bp_0_control_tmatch [0];
  assign \copy2.bpu._x_T_4  = _1990_ ^ (* src = "verilog/rocket_clean.sv:199216.18-199216.70" *) \copy2.bpu.io_bp_0_control_tmatch [0];
  assign \copy2.csr._cause_T_4  = 4'h8 + (* src = "verilog/rocket_clean.sv:197163.27-197163.41" *) \copy2.csr.reg_mstatus_prv ;
  assign \copy2.csr.nextSmall  = \copy2.csr.small_  + (* src = "verilog/rocket_clean.sv:197284.26-197284.42" *) \copy2.csr.io_retire ;
  assign \copy2.csr._large_r_T_1  = \copy2.csr.large_  + (* src = "verilog/rocket_clean.sv:197288.30-197288.44" *) 1'h1;
  assign \copy2.csr.nextSmall_1  = \copy2.csr.small_1  + (* src = "verilog/rocket_clean.sv:197294.28-197294.45" *) \copy2.csr.x86 ;
  assign \copy2.csr._large_r_T_3  = \copy2.csr.large_1  + (* src = "verilog/rocket_clean.sv:197298.30-197298.45" *) 1'h1;
  assign \copy2.csr._pmp_mask_T_1  = { \copy2.csr.reg_pmp_0_addr [28:0], \copy2.csr.reg_pmp_0_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197374.31-197374.52" *) 1'h1;
  assign \copy2.csr._pmp_mask_T_6 [29:0] = { \copy2.csr.reg_pmp_1_addr [28:0], \copy2.csr.reg_pmp_1_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197379.31-197379.54" *) 1'h1;
  assign \copy2.csr._pmp_mask_T_11 [29:0] = { \copy2.csr.reg_pmp_2_addr [28:0], \copy2.csr.reg_pmp_2_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197384.32-197384.55" *) 1'h1;
  assign \copy2.csr._pmp_mask_T_16 [29:0] = { \copy2.csr.reg_pmp_3_addr [28:0], \copy2.csr.reg_pmp_3_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197389.32-197389.55" *) 1'h1;
  assign \copy2.csr._pmp_mask_T_21 [29:0] = { \copy2.csr.reg_pmp_4_addr [28:0], \copy2.csr.reg_pmp_4_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197394.32-197394.55" *) 1'h1;
  assign \copy2.csr._pmp_mask_T_26 [29:0] = { \copy2.csr.reg_pmp_5_addr [28:0], \copy2.csr.reg_pmp_5_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197399.32-197399.55" *) 1'h1;
  assign \copy2.csr._pmp_mask_T_31 [29:0] = { \copy2.csr.reg_pmp_6_addr [28:0], \copy2.csr.reg_pmp_6_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197404.32-197404.55" *) 1'h1;
  assign \copy2.csr._pmp_mask_T_36 [29:0] = { \copy2.csr.reg_pmp_7_addr [28:0], \copy2.csr.reg_pmp_7_cfg_a [0] } + (* src = "verilog/rocket_clean.sv:197409.32-197409.55" *) 1'h1;
  assign \copy2.csr.io_interrupt_cause  = 64'h8000000000000000 + (* src = "verilog/rocket_clean.sv:198090.31-198090.62" *) \copy2.csr.whichInterrupt ;
  assign \copy2.csr.insn_ret  = \copy2.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197150.20-197150.40" *) \copy2.csr._T_242 ;
  assign _2087_ = \copy2.csr.io_rw_addr [10] & (* src = "verilog/rocket_clean.sv:197152.25-197152.55" *) \copy2.csr.io_rw_addr [7];
  assign \copy2.csr.insn_call  = \copy2.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197156.21-197156.41" *) \copy2.csr._T_232 ;
  assign \copy2.csr.insn_break  = \copy2.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197158.22-197158.42" *) \copy2.csr._T_235 ;
  assign \copy2.csr.causeIsDebugInt  = \copy2.csr.cause [63] & (* src = "verilog/rocket_clean.sv:197168.27-197168.57" *) \copy2.csr._causeIsDebugInt_T_1 ;
  assign \copy2.csr.causeIsDebugTrigger  = \copy2.csr._causeIsDebugTrigger_T_1  & (* src = "verilog/rocket_clean.sv:197170.31-197170.64" *) \copy2.csr._causeIsDebugInt_T_1 ;
  assign _2088_ = \copy2.csr._causeIsDebugTrigger_T_1  & (* src = "verilog/rocket_clean.sv:197176.29-197176.66" *) \copy2.csr.insn_break ;
  assign \copy2.csr.causeIsDebugBreak  = _2088_ & (* src = "verilog/rocket_clean.sv:197176.29-197176.94" *) \copy2.csr._causeIsDebugBreak_T_4 [0];
  assign \copy2.csr.delegate  = \copy2.csr._delegate_T  & (* src = "verilog/rocket_clean.sv:197189.20-197189.59" *) \copy2.csr._delegate_T_7 ;
  assign _2089_ = \copy2.csr.nextSmall [6] & (* src = "verilog/rocket_clean.sv:197289.24-197289.44" *) \copy2.csr._T_18 ;
  assign _2090_ = \copy2.csr.nextSmall_1 [6] & (* src = "verilog/rocket_clean.sv:197299.24-197299.46" *) \copy2.csr._T_19 ;
  assign \copy2.csr.pending_interrupts  = { \copy2.csr.io_interrupts_meip , 1'h0, \copy2.csr.mip_seip , 1'h0, \copy2.csr.io_interrupts_mtip , 1'h0, \copy2.csr.reg_mip_stip , 1'h0, \copy2.csr.io_interrupts_msip , 1'h0, \copy2.csr.reg_mip_ssip , 1'h0 } & (* src = "verilog/rocket_clean.sv:197306.36-197306.53" *) \copy2.csr.reg_mie ;
  assign \copy2.csr._s_interrupts_T_6  = \copy2.csr.pending_interrupts [15:0] & (* src = "verilog/rocket_clean.sv:197312.35-197312.68" *) { \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 };
  assign _2091_ = _2131_ & (* src = "verilog/rocket_clean.sv:197313.55-197313.96" *) \copy2.csr.reg_mstatus_sie ;
  assign \copy2.csr._pmp_mask_T_3 [29:0] = { \copy2.csr.reg_pmp_0_addr [28:0], \copy2.csr.reg_pmp_0_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197376.31-197376.60" *) \copy2.csr._pmp_mask_T_2 [29:0];
  assign \copy2.csr._pmp_mask_T_8 [29:0] = { \copy2.csr.reg_pmp_1_addr [28:0], \copy2.csr.reg_pmp_1_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197381.31-197381.62" *) \copy2.csr._pmp_mask_T_7 [29:0];
  assign \copy2.csr._pmp_mask_T_13 [29:0] = { \copy2.csr.reg_pmp_2_addr [28:0], \copy2.csr.reg_pmp_2_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197386.32-197386.64" *) \copy2.csr._pmp_mask_T_12 [29:0];
  assign \copy2.csr._pmp_mask_T_18 [29:0] = { \copy2.csr.reg_pmp_3_addr [28:0], \copy2.csr.reg_pmp_3_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197391.32-197391.64" *) \copy2.csr._pmp_mask_T_17 [29:0];
  assign \copy2.csr._pmp_mask_T_23  = { \copy2.csr.reg_pmp_4_addr [28:0], \copy2.csr.reg_pmp_4_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197396.32-197396.64" *) \copy2.csr._pmp_mask_T_22 [29:0];
  assign \copy2.csr._pmp_mask_T_28 [29:0] = { \copy2.csr.reg_pmp_5_addr [28:0], \copy2.csr.reg_pmp_5_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197401.32-197401.64" *) \copy2.csr._pmp_mask_T_27 [29:0];
  assign \copy2.csr._pmp_mask_T_33 [29:0] = { \copy2.csr.reg_pmp_6_addr [28:0], \copy2.csr.reg_pmp_6_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197406.32-197406.64" *) \copy2.csr._pmp_mask_T_32 [29:0];
  assign \copy2.csr._pmp_mask_T_38 [29:0] = { \copy2.csr.reg_pmp_7_addr [28:0], \copy2.csr.reg_pmp_7_cfg_a [0] } & (* src = "verilog/rocket_clean.sv:197411.32-197411.64" *) \copy2.csr._pmp_mask_T_37 [29:0];
  assign \copy2.csr._read_mtvec_T_5  = \copy2.csr.reg_mtvec  & (* src = "verilog/rocket_clean.sv:197427.33-197427.60" *) \copy2.csr._read_mtvec_T_4 ;
  assign \copy2.csr._read_stvec_T_5  = \copy2.csr.reg_stvec  & (* src = "verilog/rocket_clean.sv:197432.33-197432.60" *) \copy2.csr._read_stvec_T_4 ;
  assign \copy2.csr.read_sie  = \copy2.csr.reg_mie  & (* src = "verilog/rocket_clean.sv:197459.26-197459.44" *) { \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 };
  assign \copy2.csr.read_sip [11:0] = { \copy2.csr.io_interrupts_meip , 1'h0, \copy2.csr.mip_seip , 1'h0, \copy2.csr.io_interrupts_mtip , 1'h0, \copy2.csr.reg_mip_stip , 1'h0, \copy2.csr.io_interrupts_msip , 1'h0, \copy2.csr.reg_mip_ssip , 1'h0 } & (* src = "verilog/rocket_clean.sv:197460.26-197460.44" *) { \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 };
  assign \copy2.csr.wdata  = \copy2.csr._wdata_T_2  & (* src = "verilog/rocket_clean.sv:197570.23-197570.46" *) \copy2.csr._wdata_T_6 ;
  assign \copy2.csr.insn_cease  = \copy2.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197575.22-197575.42" *) \copy2.csr._T_244 ;
  assign \copy2.csr.insn_wfi  = \copy2.csr.system_insn  & (* src = "verilog/rocket_clean.sv:197576.20-197576.40" *) \copy2.csr._T_247 ;
  assign \copy2.csr._is_counter_T_2  = _2283_ & (* src = "verilog/rocket_clean.sv:197587.27-197587.63" *) _2290_;
  assign \copy2.csr._is_counter_T_5  = _2284_ & (* src = "verilog/rocket_clean.sv:197588.27-197588.63" *) _2291_;
  assign \copy2.csr.allow_counter  = _2358_ & (* src = "verilog/rocket_clean.sv:197599.25-197599.84" *) \copy2.csr._allow_counter_T_8 ;
  assign \copy2.csr._io_decode_0_read_illegal_T_7  = _2495_ & (* src = "verilog/rocket_clean.sv:197638.41-197638.100" *) \copy2.csr._io_decode_0_read_illegal_T_6 ;
  assign \copy2.csr._io_decode_0_read_illegal_T_10  = \copy2.csr.is_counter  & (* src = "verilog/rocket_clean.sv:197640.42-197640.69" *) _2295_;
  assign \copy2.csr._io_decode_0_read_illegal_T_17  = \copy2.csr._io_decode_0_read_illegal_T_13  & (* src = "verilog/rocket_clean.sv:197644.42-197644.81" *) \copy2.csr._T_317 ;
  assign \copy2.csr._io_decode_0_read_illegal_T_21  = \copy2.csr.io_decode_0_fp_csr  & (* src = "verilog/rocket_clean.sv:197646.42-197646.85" *) \copy2.csr.io_decode_0_fp_illegal ;
  assign \copy2.csr._io_decode_0_system_illegal_T_4  = \copy2.csr.is_wfi  & (* src = "verilog/rocket_clean.sv:197648.43-197648.62" *) _2296_;
  assign \copy2.csr._io_decode_0_system_illegal_T_7  = \copy2.csr.is_ret  & (* src = "verilog/rocket_clean.sv:197650.43-197650.63" *) _2297_;
  assign _2092_ = \copy2.csr.is_ret  & (* src = "verilog/rocket_clean.sv:197652.44-197652.63" *) \copy2.csr.io_decode_0_inst [30];
  assign _2093_ = _2092_ & (* src = "verilog/rocket_clean.sv:197652.44-197652.75" *) \copy2.csr.io_decode_0_inst [27];
  assign \copy2.csr._io_decode_0_system_illegal_T_14  = _2093_ & (* src = "verilog/rocket_clean.sv:197652.44-197652.84" *) \copy2.csr._T_317 ;
  assign \copy2.csr._io_decode_0_system_illegal_T_18  = \copy2.csr.is_sfence  & (* src = "verilog/rocket_clean.sv:197654.44-197654.85" *) \copy2.csr._io_decode_0_read_illegal_T_6 ;
  assign _2094_ = \copy2.csr.notDebugTVec_base [0] & (* src = "verilog/rocket_clean.sv:197660.33-197660.65" *) \copy2.csr.cause [63];
  assign \copy2.csr.notDebugTVec_doVector  = _2094_ & (* src = "verilog/rocket_clean.sv:197660.33-197660.91" *) _2278_;
  assign _2095_ = \copy2.csr.insn_wfi  & (* src = "verilog/rocket_clean.sv:197668.19-197668.45" *) \copy2.csr._io_interrupt_T ;
  assign _2096_ = _2095_ & (* src = "verilog/rocket_clean.sv:197668.19-197668.54" *) \copy2.csr._T_317 ;
  assign \copy2.csr._GEN_86  = \copy2.csr.delegate  & (* src = "verilog/rocket_clean.sv:197690.19-197690.45" *) \copy2.csr.reg_mstatus_mie ;
  assign \copy2.csr._io_rw_rdata_T_13  = \copy2.csr.decoded_13  & (* src = "verilog/rocket_clean.sv:197754.29-197754.51" *) \copy2.csr.io_hartid ;
  assign \copy2.csr._new_mip_T_8 [9:0] = \copy2.csr._new_mip_T_3  & (* src = "verilog/rocket_clean.sv:197890.30-197890.55" *) \copy2.csr._wdata_T_6 [9:0];
  assign \copy2.csr._new_sip_T_1 [1:0] = { \copy2.csr.reg_mip_ssip , 1'h0 } & (* src = "verilog/rocket_clean.sv:197917.30-197917.50" *) \copy2.csr._new_sip_T [1:0];
  assign \copy2.csr._new_sip_T_2  = \copy2.csr.wdata  & (* src = "verilog/rocket_clean.sv:197918.30-197918.50" *) { \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 };
  assign \copy2.csr._reg_mie_T_2  = \copy2.csr.reg_mie  & (* src = "verilog/rocket_clean.sv:197928.30-197928.52" *) \copy2.csr._new_sip_T ;
  assign \copy2.csr._newBPC_T_8 [59:0] = \copy2.csr._newBPC_T_3  & (* src = "verilog/rocket_clean.sv:197940.29-197940.53" *) \copy2.csr._wdata_T_6 [59:0];
  assign \copy2.csr.dMode  = \copy2.csr._newBPC_T_8 [59] & (* src = "verilog/rocket_clean.sv:197943.17-197943.41" *) \copy2.csr.reg_debug ;
  assign \copy2.csr._GEN_352  = \copy2.csr.dMode  & (* src = "verilog/rocket_clean.sv:197944.20-197944.41" *) \copy2.csr._newBPC_T_8 [12];
  assign \copy2.csr._T_1898  = _2300_ & (* src = "verilog/rocket_clean.sv:197951.19-197951.59" *) \copy2.csr.reg_pmp_1_cfg_a [0];
  assign _2097_ = \copy2.csr.reg_pmp_1_cfg_l  & (* src = "verilog/rocket_clean.sv:197952.37-197952.62" *) \copy2.csr._T_1898 ;
  assign _2098_ = \copy2.csr.decoded_127  & (* src = "verilog/rocket_clean.sv:197953.26-197953.48" *) _2301_;
  assign \copy2.csr._T_1908  = _2302_ & (* src = "verilog/rocket_clean.sv:197959.19-197959.59" *) \copy2.csr.reg_pmp_2_cfg_a [0];
  assign _2099_ = \copy2.csr.reg_pmp_2_cfg_l  & (* src = "verilog/rocket_clean.sv:197960.37-197960.62" *) \copy2.csr._T_1908 ;
  assign _2100_ = \copy2.csr.decoded_128  & (* src = "verilog/rocket_clean.sv:197961.26-197961.48" *) _2303_;
  assign \copy2.csr._T_1918  = _2304_ & (* src = "verilog/rocket_clean.sv:197967.19-197967.59" *) \copy2.csr.reg_pmp_3_cfg_a [0];
  assign _2101_ = \copy2.csr.reg_pmp_3_cfg_l  & (* src = "verilog/rocket_clean.sv:197968.37-197968.62" *) \copy2.csr._T_1918 ;
  assign _2102_ = \copy2.csr.decoded_129  & (* src = "verilog/rocket_clean.sv:197969.26-197969.48" *) _2305_;
  assign \copy2.csr._T_1928  = _2306_ & (* src = "verilog/rocket_clean.sv:197975.19-197975.59" *) \copy2.csr.reg_pmp_4_cfg_a [0];
  assign _2103_ = \copy2.csr.reg_pmp_4_cfg_l  & (* src = "verilog/rocket_clean.sv:197976.37-197976.62" *) \copy2.csr._T_1928 ;
  assign _2104_ = \copy2.csr.decoded_130  & (* src = "verilog/rocket_clean.sv:197977.26-197977.48" *) _2307_;
  assign \copy2.csr._T_1938  = _2308_ & (* src = "verilog/rocket_clean.sv:197983.19-197983.59" *) \copy2.csr.reg_pmp_5_cfg_a [0];
  assign _2105_ = \copy2.csr.reg_pmp_5_cfg_l  & (* src = "verilog/rocket_clean.sv:197984.37-197984.62" *) \copy2.csr._T_1938 ;
  assign _2106_ = \copy2.csr.decoded_131  & (* src = "verilog/rocket_clean.sv:197985.26-197985.48" *) _2309_;
  assign \copy2.csr._T_1948  = _2310_ & (* src = "verilog/rocket_clean.sv:197991.19-197991.59" *) \copy2.csr.reg_pmp_6_cfg_a [0];
  assign _2107_ = \copy2.csr.reg_pmp_6_cfg_l  & (* src = "verilog/rocket_clean.sv:197992.37-197992.62" *) \copy2.csr._T_1948 ;
  assign _2108_ = \copy2.csr.decoded_132  & (* src = "verilog/rocket_clean.sv:197993.26-197993.48" *) _2311_;
  assign \copy2.csr._T_1958  = _2312_ & (* src = "verilog/rocket_clean.sv:197999.19-197999.59" *) \copy2.csr.reg_pmp_7_cfg_a [0];
  assign _2109_ = \copy2.csr.reg_pmp_7_cfg_l  & (* src = "verilog/rocket_clean.sv:198000.37-198000.62" *) \copy2.csr._T_1958 ;
  assign _2110_ = \copy2.csr.decoded_133  & (* src = "verilog/rocket_clean.sv:198001.26-198001.48" *) _2313_;
  assign _2111_ = \copy2.csr.decoded_134  & (* src = "verilog/rocket_clean.sv:198008.26-198008.48" *) _2314_;
  assign _2112_ = _2285_ & (* src = "verilog/rocket_clean.sv:198041.38-198041.123" *) _2288_;
  assign \copy2.csr.io_singleStep  = \copy2.csr.reg_dcsr_step  & (* src = "verilog/rocket_clean.sv:198046.26-198046.48" *) \copy2.csr._T_317 ;
  assign _2113_ = \copy2.csr.reg_mstatus_mprv  & (* src = "verilog/rocket_clean.sv:198051.27-198051.52" *) \copy2.csr._T_317 ;
  assign _2114_ = \copy2.csr.anyInterrupt  & (* src = "verilog/rocket_clean.sv:198089.26-198089.55" *) \copy2.csr._io_interrupt_T ;
  assign \copy2.csr.io_interrupt  = _2499_ & (* src = "verilog/rocket_clean.sv:198089.25-198089.109" *) _2316_;
  assign _2115_ = \copy2.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198475.11-198475.41" *) _2317_;
  assign _2116_ = \copy2.csr.wdata [1] & (* src = "verilog/rocket_clean.sv:198493.28-198493.47" *) \copy2.csr.wdata [0];
  assign _2117_ = \copy2.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198505.11-198505.41" *) _2318_;
  assign _2118_ = \copy2.csr.wdata [9] & (* src = "verilog/rocket_clean.sv:198523.28-198523.51" *) \copy2.csr.wdata [8];
  assign _2119_ = \copy2.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198535.11-198535.41" *) _2319_;
  assign _2120_ = \copy2.csr.wdata [17] & (* src = "verilog/rocket_clean.sv:198553.28-198553.51" *) \copy2.csr.wdata [16];
  assign _2121_ = \copy2.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198565.11-198565.41" *) _2320_;
  assign _2122_ = \copy2.csr.wdata [25] & (* src = "verilog/rocket_clean.sv:198583.28-198583.51" *) \copy2.csr.wdata [24];
  assign _2123_ = \copy2.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198595.11-198595.41" *) _2321_;
  assign _2124_ = \copy2.csr.wdata [33] & (* src = "verilog/rocket_clean.sv:198613.28-198613.51" *) \copy2.csr.wdata [32];
  assign _2125_ = \copy2.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198625.11-198625.41" *) _2322_;
  assign _2126_ = \copy2.csr.wdata [41] & (* src = "verilog/rocket_clean.sv:198643.28-198643.51" *) \copy2.csr.wdata [40];
  assign _2127_ = \copy2.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198655.11-198655.41" *) _2323_;
  assign _2128_ = \copy2.csr.wdata [49] & (* src = "verilog/rocket_clean.sv:198673.28-198673.51" *) \copy2.csr.wdata [48];
  assign _2129_ = \copy2.csr.decoded_125  & (* src = "verilog/rocket_clean.sv:198685.11-198685.41" *) _2324_;
  assign _2130_ = \copy2.csr.wdata [57] & (* src = "verilog/rocket_clean.sv:198703.28-198703.51" *) \copy2.csr.wdata [56];
  assign \copy2.csr.system_insn  = \copy2.csr.io_rw_cmd  == (* src = "verilog/rocket_clean.sv:197143.23-197143.40" *) 3'h4;
  assign \copy2.csr._T_238  = { \copy2.csr.io_rw_addr [8], \copy2.csr.io_rw_addr [5], \copy2.csr.io_rw_addr [2] } == (* src = "verilog/rocket_clean.sv:197146.18-197146.40" *) 3'h4;
  assign \copy2.csr._T_232  = ! (* src = "verilog/rocket_clean.sv:197155.18-197155.33" *) { 3'h0, \copy2.csr.io_rw_addr [8], 7'h00, \copy2.csr.io_rw_addr [0], 20'h00000 };
  assign \copy2.csr._T_235  = { \copy2.csr.io_rw_addr [8], \copy2.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197157.18-197157.38" *) 1'h1;
  assign \copy2.csr._causeIsDebugInt_T_1  = \copy2.csr.cause [7:0] == (* src = "verilog/rocket_clean.sv:197167.32-197167.50" *) 4'he;
  assign _2131_ = \copy2.csr.reg_mstatus_prv  == (* src = "verilog/rocket_clean.sv:197313.55-197313.78" *) 1'h1;
  assign \copy2.csr.decoded_1  = { \copy2.csr.io_rw_addr [11:10], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [4], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197486.21-197486.44" *) 5'h11;
  assign \copy2.csr.decoded_2  = { \copy2.csr.io_rw_addr [11:10], \copy2.csr.io_rw_addr [4], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197487.21-197487.42" *) 4'ha;
  assign \copy2.csr.decoded_4  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6:5], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197489.21-197489.44" *) 6'h21;
  assign \copy2.csr.decoded_5  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6:5], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197490.21-197490.44" *) 6'h20;
  assign \copy2.csr.decoded_6  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [5], \copy2.csr.io_rw_addr [2], \copy2.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197492.21-197492.45" *) 4'hb;
  assign \copy2.csr.decoded_7  = { \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [2] } == (* src = "verilog/rocket_clean.sv:197494.21-197494.45" *) 3'h7;
  assign \copy2.csr.decoded_8  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6:5], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197495.21-197495.44" *) 6'h24;
  assign \copy2.csr.decoded_9  = { \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197497.21-197497.45" *) 5'h18;
  assign \copy2.csr.decoded_10  = { \copy2.csr.io_rw_addr [10:9], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197499.22-197499.46" *) 4'hd;
  assign \copy2.csr.decoded_11  = { \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197501.22-197501.46" *) 4'hf;
  assign \copy2.csr.decoded_12  = { \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197502.22-197502.46" *) 4'he;
  assign \copy2.csr.decoded_13  = { \copy2.csr.io_rw_addr [10:9], \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197504.22-197504.46" *) 5'h18;
  assign \copy2.csr.decoded_14  = { \copy2.csr.io_rw_addr [11:10], \copy2.csr.io_rw_addr [4], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197505.22-197505.43" *) 4'hc;
  assign \copy2.csr.decoded_15  = { \copy2.csr.io_rw_addr [11:10], \copy2.csr.io_rw_addr [4], \copy2.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197507.22-197507.46" *) 3'h7;
  assign \copy2.csr.decoded_16  = { \copy2.csr.io_rw_addr [11:10], \copy2.csr.io_rw_addr [4], \copy2.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197509.22-197509.46" *) 3'h7;
  assign \copy2.csr.decoded_17  = ! (* src = "verilog/rocket_clean.sv:197511.22-197511.44" *) { 1'h0, \copy2.csr.io_rw_addr [11], 2'h0, \copy2.csr.io_rw_addr [8], 6'h00, \copy2.csr.io_rw_addr [1], 1'h0 };
  assign \copy2.csr.decoded_18  = ! (* src = "verilog/rocket_clean.sv:197513.22-197513.44" *) { 1'h0, \copy2.csr.io_rw_addr [11], 2'h0, \copy2.csr.io_rw_addr [8], 7'h00, \copy2.csr.io_rw_addr [0] };
  assign \copy2.csr.decoded_19  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [8], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197515.22-197515.44" *) 2'h3;
  assign \copy2.csr.decoded_20  = { \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [5:1] } == (* src = "verilog/rocket_clean.sv:197517.22-197517.45" *) 5'h10;
  assign \copy2.csr.decoded_21  = { \copy2.csr.io_rw_addr [11:10], \copy2.csr.io_rw_addr [4:1] } == (* src = "verilog/rocket_clean.sv:197519.22-197519.46" *) 6'h20;
  assign \copy2.csr.decoded_22  = { \copy2.csr.io_rw_addr [11:10], \copy2.csr.io_rw_addr [4:0] } == (* src = "verilog/rocket_clean.sv:197521.22-197521.46" *) 7'h42;
  assign \copy2.csr.decoded_110  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [5], \copy2.csr.io_rw_addr [2:1] } == (* src = "verilog/rocket_clean.sv:197524.23-197524.48" *) 4'hb;
  assign \copy2.csr.decoded_111  = ! (* src = "verilog/rocket_clean.sv:197525.23-197525.45" *) { 4'h0, \copy2.csr.io_rw_addr [8], 3'h0, \copy2.csr.io_rw_addr [4:0] };
  assign \copy2.csr.decoded_112  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [4:0] } == (* src = "verilog/rocket_clean.sv:197527.23-197527.48" *) 7'h42;
  assign \copy2.csr.decoded_113  = ! (* src = "verilog/rocket_clean.sv:197529.23-197529.46" *) { 1'h0, \copy2.csr.io_rw_addr [11], 1'h0, \copy2.csr.io_rw_addr [9], 1'h0, \copy2.csr.io_rw_addr [7:6], 3'h0, \copy2.csr.io_rw_addr [2:0] };
  assign \copy2.csr.decoded_114  = { \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [2] } == (* src = "verilog/rocket_clean.sv:197530.23-197530.46" *) 2'h3;
  assign \copy2.csr.decoded_115  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197532.23-197532.46" *) 3'h4;
  assign \copy2.csr.decoded_116  = { \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197533.23-197533.46" *) 4'h8;
  assign \copy2.csr.decoded_117  = { \copy2.csr.io_rw_addr [9:8], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197535.23-197535.48" *) 4'ha;
  assign \copy2.csr.decoded_118  = { \copy2.csr.io_rw_addr [9:8], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197537.23-197537.48" *) 3'h7;
  assign \copy2.csr.decoded_119  = { \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [7] } == (* src = "verilog/rocket_clean.sv:197539.23-197539.47" *) 1'h1;
  assign \copy2.csr.decoded_120  = { \copy2.csr.io_rw_addr [9:8], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197540.23-197540.48" *) 4'h9;
  assign \copy2.csr.decoded_121  = { \copy2.csr.io_rw_addr [9:8], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197542.23-197542.48" *) 3'h5;
  assign \copy2.csr.decoded_122  = { \copy2.csr.io_rw_addr [9:8], \copy2.csr.io_rw_addr [6], \copy2.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197544.23-197544.48" *) 3'h5;
  assign \copy2.csr.decoded_123  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6:5], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197546.23-197546.48" *) 5'h13;
  assign \copy2.csr.decoded_124  = { \copy2.csr.io_rw_addr [11], \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [6:5], \copy2.csr.io_rw_addr [2:0] } == (* src = "verilog/rocket_clean.sv:197547.23-197547.46" *) 6'h22;
  assign \copy2.csr.decoded_125  = { \copy2.csr.io_rw_addr [10:9], \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [4], \copy2.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197549.23-197549.48" *) 4'hc;
  assign \copy2.csr.decoded_127  = { \copy2.csr.io_rw_addr [10], \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [4:0] } == (* src = "verilog/rocket_clean.sv:197551.23-197551.47" *) 6'h30;
  assign \copy2.csr.decoded_128  = { \copy2.csr.io_rw_addr [10], \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197553.23-197553.47" *) 5'h11;
  assign \copy2.csr.decoded_129  = { \copy2.csr.io_rw_addr [10], \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [4:0] } == (* src = "verilog/rocket_clean.sv:197554.23-197554.47" *) 6'h32;
  assign \copy2.csr.decoded_130  = { \copy2.csr.io_rw_addr [10], \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197555.23-197555.47" *) 5'h13;
  assign \copy2.csr.decoded_131  = { \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197557.23-197557.47" *) 5'h14;
  assign \copy2.csr.decoded_132  = { \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197558.23-197558.47" *) 5'h15;
  assign \copy2.csr.decoded_133  = { \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197559.23-197559.47" *) 5'h16;
  assign \copy2.csr.decoded_134  = { \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [3:0] } == (* src = "verilog/rocket_clean.sv:197560.23-197560.47" *) 5'h17;
  assign \copy2.csr.decoded_143  = { \copy2.csr.io_rw_addr [11:10], \copy2.csr.io_rw_addr [5] } == (* src = "verilog/rocket_clean.sv:197562.23-197562.48" *) 2'h2;
  assign \copy2.csr.decoded_144  = { \copy2.csr.io_rw_addr [10:9], \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [2], \copy2.csr.io_rw_addr [0] } == (* src = "verilog/rocket_clean.sv:197564.23-197564.48" *) 5'h18;
  assign \copy2.csr.decoded_146  = { \copy2.csr.io_rw_addr [10:9], \copy2.csr.io_rw_addr [7], \copy2.csr.io_rw_addr [1:0] } == (* src = "verilog/rocket_clean.sv:197565.23-197565.47" *) 5'h1b;
  assign \copy2.csr._T_244  = { \copy2.csr.io_rw_addr [9], \copy2.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197572.18-197572.40" *) 2'h2;
  assign \copy2.csr._T_247  = { \copy2.csr.io_rw_addr [9:8], \copy2.csr.io_rw_addr [5], \copy2.csr.io_rw_addr [1] } == (* src = "verilog/rocket_clean.sv:197574.18-197574.40" *) 3'h4;
  assign \copy2.csr._T_269  = { \copy2.csr.io_decode_0_inst [28], \copy2.csr.io_decode_0_inst [25], \copy2.csr.io_decode_0_inst [22] } == (* src = "verilog/rocket_clean.sv:197579.18-197579.40" *) 3'h4;
  assign \copy2.csr.is_wfi  = { \copy2.csr.io_decode_0_inst [29:28], \copy2.csr.io_decode_0_inst [25], \copy2.csr.io_decode_0_inst [21] } == (* src = "verilog/rocket_clean.sv:197584.18-197584.40" *) 3'h4;
  assign \copy2.csr.is_sfence  = { \copy2.csr.io_decode_0_inst [30], \copy2.csr.io_decode_0_inst [25] } == (* src = "verilog/rocket_clean.sv:197586.21-197586.42" *) 1'h1;
  assign \copy2.csr._csr_exists_T_15  = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197602.28-197602.45" *) 11'h7b1;
  assign \copy2.csr._csr_exists_T_119  = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197603.29-197603.46" *) 9'h180;
  assign _2132_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.29-197604.46" *) 11'h7a0;
  assign _2133_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.49-197604.66" *) 11'h7a1;
  assign _2134_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.69-197604.86" *) 11'h7a2;
  assign _2135_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.89-197604.106" *) 11'h7a3;
  assign _2136_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197604.109-197604.126" *) 10'h301;
  assign _2137_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.8-197605.25" *) 10'h300;
  assign _2138_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.28-197605.45" *) 10'h305;
  assign _2139_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.48-197605.65" *) 10'h344;
  assign _2140_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.68-197605.85" *) 10'h304;
  assign _2141_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.88-197605.105" *) 10'h340;
  assign _2142_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197605.108-197605.125" *) 10'h341;
  assign _2143_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197606.8-197606.25" *) 10'h343;
  assign _2144_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197606.28-197606.45" *) 10'h342;
  assign _2145_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197606.48-197606.65" *) 12'hf14;
  assign _2146_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197606.68-197606.85" *) 11'h7b0;
  assign _2147_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197607.49-197607.66" *) 11'h7b2;
  assign _2148_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197607.69-197607.84" *) 1'h1;
  assign _2149_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197607.87-197607.102" *) 2'h2;
  assign _2150_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197607.105-197607.120" *) 2'h3;
  assign _2151_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.8-197608.25" *) 10'h320;
  assign _2152_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.28-197608.45" *) 12'hb00;
  assign _2153_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.48-197608.65" *) 12'hb02;
  assign _2154_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.68-197608.85" *) 10'h323;
  assign _2155_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.88-197608.105" *) 12'hb03;
  assign _2156_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197608.108-197608.125" *) 12'hc03;
  assign _2157_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.8-197609.25" *) 10'h324;
  assign _2158_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.28-197609.45" *) 12'hb04;
  assign _2159_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.48-197609.65" *) 12'hc04;
  assign _2160_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.68-197609.85" *) 10'h325;
  assign _2161_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197609.88-197609.105" *) 12'hb05;
  assign _2162_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197610.49-197610.66" *) 12'hc05;
  assign _2163_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197610.69-197610.86" *) 10'h326;
  assign _2164_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197610.89-197610.106" *) 12'hb06;
  assign _2165_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197610.109-197610.126" *) 12'hc06;
  assign _2166_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.8-197611.25" *) 10'h327;
  assign _2167_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.28-197611.45" *) 12'hb07;
  assign _2168_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.48-197611.65" *) 12'hc07;
  assign _2169_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.68-197611.85" *) 10'h328;
  assign _2170_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.88-197611.105" *) 12'hb08;
  assign _2171_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197611.108-197611.125" *) 12'hc08;
  assign _2172_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.8-197612.25" *) 10'h329;
  assign _2173_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.28-197612.45" *) 12'hb09;
  assign _2174_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.48-197612.65" *) 12'hc09;
  assign _2175_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.68-197612.85" *) 10'h32a;
  assign _2176_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197612.88-197612.105" *) 12'hb0a;
  assign _2177_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197613.49-197613.66" *) 12'hc0a;
  assign _2178_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197613.69-197613.86" *) 10'h32b;
  assign _2179_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197613.89-197613.106" *) 12'hb0b;
  assign _2180_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197613.109-197613.126" *) 12'hc0b;
  assign _2181_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.8-197614.25" *) 10'h32c;
  assign _2182_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.28-197614.45" *) 12'hb0c;
  assign _2183_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.48-197614.65" *) 12'hc0c;
  assign _2184_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.68-197614.85" *) 10'h32d;
  assign _2185_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.88-197614.105" *) 12'hb0d;
  assign _2186_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197614.108-197614.125" *) 12'hc0d;
  assign _2187_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.8-197615.25" *) 10'h32e;
  assign _2188_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.28-197615.45" *) 12'hb0e;
  assign _2189_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.48-197615.65" *) 12'hc0e;
  assign _2190_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.68-197615.85" *) 10'h32f;
  assign _2191_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197615.88-197615.105" *) 12'hb0f;
  assign _2192_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197616.49-197616.66" *) 12'hc0f;
  assign _2193_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197616.69-197616.86" *) 10'h330;
  assign _2194_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197616.89-197616.106" *) 12'hb10;
  assign _2195_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197616.109-197616.126" *) 12'hc10;
  assign _2196_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.8-197617.25" *) 10'h331;
  assign _2197_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.28-197617.45" *) 12'hb11;
  assign _2198_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.48-197617.65" *) 12'hc11;
  assign _2199_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.68-197617.85" *) 10'h332;
  assign _2200_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.88-197617.105" *) 12'hb12;
  assign _2201_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197617.108-197617.125" *) 12'hc12;
  assign _2202_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.8-197618.25" *) 10'h333;
  assign _2203_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.28-197618.45" *) 12'hb13;
  assign _2204_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.48-197618.65" *) 12'hc13;
  assign _2205_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.68-197618.85" *) 10'h334;
  assign _2206_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197618.88-197618.105" *) 12'hb14;
  assign _2207_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197619.49-197619.66" *) 12'hc14;
  assign _2208_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197619.69-197619.86" *) 10'h335;
  assign _2209_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197619.89-197619.106" *) 12'hb15;
  assign _2210_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197619.109-197619.126" *) 12'hc15;
  assign _2211_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.8-197620.25" *) 10'h336;
  assign _2212_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.28-197620.45" *) 12'hb16;
  assign _2213_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.48-197620.65" *) 12'hc16;
  assign _2214_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.68-197620.85" *) 10'h337;
  assign _2215_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.88-197620.105" *) 12'hb17;
  assign _2216_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197620.108-197620.125" *) 12'hc17;
  assign _2217_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.8-197621.25" *) 10'h338;
  assign _2218_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.28-197621.45" *) 12'hb18;
  assign _2219_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.48-197621.65" *) 12'hc18;
  assign _2220_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.68-197621.85" *) 10'h339;
  assign _2221_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197621.88-197621.105" *) 12'hb19;
  assign _2222_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197622.49-197622.66" *) 12'hc19;
  assign _2223_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197622.69-197622.86" *) 10'h33a;
  assign _2224_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197622.89-197622.106" *) 12'hb1a;
  assign _2225_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197622.109-197622.126" *) 12'hc1a;
  assign _2226_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.8-197623.25" *) 10'h33b;
  assign _2227_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.28-197623.45" *) 12'hb1b;
  assign _2228_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.48-197623.65" *) 12'hc1b;
  assign _2229_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.68-197623.85" *) 10'h33c;
  assign _2230_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.88-197623.105" *) 12'hb1c;
  assign _2231_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197623.108-197623.125" *) 12'hc1c;
  assign _2232_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.8-197624.25" *) 10'h33d;
  assign _2233_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.28-197624.45" *) 12'hb1d;
  assign _2234_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.48-197624.65" *) 12'hc1d;
  assign _2235_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.68-197624.85" *) 10'h33e;
  assign _2236_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197624.88-197624.105" *) 12'hb1e;
  assign _2237_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197625.49-197625.66" *) 12'hc1e;
  assign _2238_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197625.69-197625.86" *) 10'h33f;
  assign _2239_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197625.89-197625.106" *) 12'hb1f;
  assign _2240_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197625.109-197625.126" *) 12'hc1f;
  assign _2241_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.8-197626.25" *) 10'h306;
  assign _2242_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.28-197626.45" *) 12'hc00;
  assign _2243_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.48-197626.65" *) 12'hc02;
  assign _2244_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.68-197626.85" *) 9'h100;
  assign _2245_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.88-197626.105" *) 9'h144;
  assign _2246_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197626.108-197626.125" *) 9'h104;
  assign _2247_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197627.8-197627.25" *) 9'h140;
  assign _2248_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197627.28-197627.45" *) 9'h142;
  assign _2249_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197627.48-197627.65" *) 9'h143;
  assign _2250_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197627.88-197627.105" *) 9'h141;
  assign _2251_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197628.49-197628.66" *) 9'h105;
  assign _2252_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197628.69-197628.86" *) 9'h106;
  assign _2253_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197628.89-197628.106" *) 10'h303;
  assign _2254_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197628.109-197628.126" *) 10'h302;
  assign _2255_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.8-197629.25" *) 10'h3a0;
  assign _2256_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.28-197629.45" *) 10'h3a2;
  assign _2257_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.48-197629.65" *) 10'h3b0;
  assign _2258_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.68-197629.85" *) 10'h3b1;
  assign _2259_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.88-197629.105" *) 10'h3b2;
  assign _2260_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197629.108-197629.125" *) 10'h3b3;
  assign _2261_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.8-197630.25" *) 10'h3b4;
  assign _2262_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.28-197630.45" *) 10'h3b5;
  assign _2263_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.48-197630.65" *) 10'h3b6;
  assign _2264_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.68-197630.85" *) 10'h3b7;
  assign _2265_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197630.88-197630.105" *) 10'h3b8;
  assign _2266_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197631.42-197631.59" *) 10'h3b9;
  assign _2267_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197631.62-197631.79" *) 10'h3ba;
  assign _2268_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197631.82-197631.99" *) 10'h3bb;
  assign _2269_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197631.102-197631.119" *) 10'h3bc;
  assign _2270_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.8-197632.25" *) 10'h3bd;
  assign _2271_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.28-197632.45" *) 10'h3be;
  assign _2272_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.48-197632.65" *) 10'h3bf;
  assign _2273_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.68-197632.85" *) 11'h7c1;
  assign _2274_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.88-197632.105" *) 12'hf12;
  assign _2275_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197632.108-197632.125" *) 12'hf11;
  assign _2276_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197633.8-197633.25" *) 12'hf13;
  assign _2277_ = \copy2.csr.io_decode_0_inst [31:20] == (* src = "verilog/rocket_clean.sv:197638.62-197638.79" *) 11'h680;
  assign \copy2.csr._io_decode_0_read_illegal_T_13  = { \copy2.csr.io_decode_0_inst [31:30], \copy2.csr.io_decode_0_inst [24] } == (* src = "verilog/rocket_clean.sv:197643.42-197643.83" *) 2'h3;
  assign _2278_ = ! (* src = "verilog/rocket_clean.sv:197660.68-197660.91" *) \copy2.csr.cause [7:6];
  assign \copy2.csr._T_457  = \copy2.csr.io_rw_cmd  == (* src = "verilog/rocket_clean.sv:197854.18-197854.35" *) 3'h5;
  assign \copy2.csr._T_458  = \copy2.csr.io_rw_cmd  == (* src = "verilog/rocket_clean.sv:197855.18-197855.35" *) 3'h6;
  assign \copy2.csr._T_459  = \copy2.csr.io_rw_cmd  == (* src = "verilog/rocket_clean.sv:197856.18-197856.35" *) 3'h7;
  assign \copy2.csr._T_1878  = ! (* src = "verilog/rocket_clean.sv:197923.19-197923.40" *) \copy2.csr.wdata [63:60];
  assign \copy2.csr._T_1879  = \copy2.csr.wdata [63:60] == (* src = "verilog/rocket_clean.sv:197924.19-197924.40" *) 4'h8;
  assign _2279_ = ! (* src = "verilog/rocket_clean.sv:198037.35-198037.55" *) \copy2.csr.reg_mstatus_fs ;
  assign \copy2.csr.io_decode_0_fp_csr  = ! (* src = "verilog/rocket_clean.sv:198038.31-198038.61" *) { \copy2.csr.io_decode_0_inst [31], 2'h0, \copy2.csr.io_decode_0_inst [28], 8'h00 };
  assign _2280_ = \copy2.csr.new_prv  == (* src = "verilog/rocket_clean.sv:198165.18-198165.33" *) 2'h2;
  assign _2281_ = \copy2.csr.wdata [12:11] == (* src = "verilog/rocket_clean.sv:198248.13-198248.36" *) 2'h2;
  assign _2282_ = \copy2.csr.wdata [1:0] == (* src = "verilog/rocket_clean.sv:198316.13-198316.33" *) 2'h2;
  assign _2283_ = \copy2.csr.io_decode_0_inst [31:20] >= (* src = "verilog/rocket_clean.sv:197587.27-197587.44" *) 12'hc00;
  assign _2284_ = \copy2.csr.io_decode_0_inst [31:20] >= (* src = "verilog/rocket_clean.sv:197588.27-197588.44" *) 12'hc80;
  assign \copy2.csr._allow_hfence_vvma_T_1  = \copy2.csr.reg_mstatus_prv  >= (* src = "verilog/rocket_clean.sv:197593.34-197593.57" *) 1'h1;
  assign \copy2.csr.csr_addr_legal  = \copy2.csr.reg_mstatus_prv  >= (* src = "verilog/rocket_clean.sv:197601.26-197601.56" *) \copy2.csr.io_decode_0_inst [29:28];
  assign _2285_ = { \copy2.csr.io_decode_0_inst [31:30], 2'h3, \copy2.csr.io_decode_0_inst [27:20] } >= (* src = "verilog/rocket_clean.sv:198041.38-198041.79" *) 10'h340;
  assign \copy2.csr._allow_wfi_T  = \copy2.csr.reg_mstatus_prv  > (* src = "verilog/rocket_clean.sv:197590.24-197590.46" *) 1'h1;
  assign _2286_ = \copy2.csr.io_retire  > (* src = "verilog/rocket_clean.sv:198157.29-198157.45" *) 1'h0;
  assign \copy2.csr._delegate_T  = \copy2.csr.reg_mstatus_prv  <= (* src = "verilog/rocket_clean.sv:197181.23-197181.46" *) 1'h1;
  assign _2287_ = \copy2.csr.ret_prv  <= (* src = "verilog/rocket_clean.sv:197732.20-197732.35" *) 1'h1;
  assign _2288_ = { \copy2.csr.io_decode_0_inst [31:30], 2'h3, \copy2.csr.io_decode_0_inst [27:20] } <= (* src = "verilog/rocket_clean.sv:198041.82-198041.123" *) 10'h343;
  assign _2289_ = \copy2.csr.reg_mstatus_prv  < (* src = "verilog/rocket_clean.sv:197313.30-197313.52" *) 1'h1;
  assign _2290_ = \copy2.csr.io_decode_0_inst [31:20] < (* src = "verilog/rocket_clean.sv:197587.47-197587.63" *) 12'hc20;
  assign _2291_ = \copy2.csr.io_decode_0_inst [31:20] < (* src = "verilog/rocket_clean.sv:197588.47-197588.63" *) 12'hca0;
  assign \copy2.csr._causeIsDebugTrigger_T_1  = ~ (* src = "verilog/rocket_clean.sv:197169.36-197169.46" *) \copy2.csr.cause [63];
  assign \copy2.csr._T_317  = ~ (* src = "verilog/rocket_clean.sv:197179.18-197179.28" *) \copy2.csr.reg_debug ;
  assign \copy2.csr._T_18  = ~ (* src = "verilog/rocket_clean.sv:197285.17-197285.21" *) \copy2.csr.reg_mcountinhibit [2];
  assign \copy2.csr.x86  = ~ (* src = "verilog/rocket_clean.sv:197291.15-197291.28" *) \copy2.csr.io_csr_stall ;
  assign \copy2.csr._T_19  = ~ (* src = "verilog/rocket_clean.sv:197295.17-197295.38" *) \copy2.csr.reg_mcountinhibit [0];
  assign \copy2.csr._m_interrupts_T_3  = ~ (* src = "verilog/rocket_clean.sv:197308.35-197308.54" *) \copy2.csr.pending_interrupts [15:0];
  assign \copy2.csr._m_interrupts_T_5 [15:0] = ~ (* src = "verilog/rocket_clean.sv:197310.35-197310.53" *) \copy2.csr._m_interrupts_T_4 [15:0];
  assign \copy2.csr._io_interrupt_T  = ~ (* src = "verilog/rocket_clean.sv:197372.27-197372.41" *) \copy2.csr.io_singleStep ;
  assign \copy2.csr._pmp_mask_T_2 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197375.31-197375.45" *) \copy2.csr._pmp_mask_T_1 ;
  assign \copy2.csr._pmp_mask_T_7 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197380.31-197380.45" *) \copy2.csr._pmp_mask_T_6 [29:0];
  assign \copy2.csr._pmp_mask_T_12 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197385.32-197385.47" *) \copy2.csr._pmp_mask_T_11 [29:0];
  assign \copy2.csr._pmp_mask_T_17 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197390.32-197390.47" *) \copy2.csr._pmp_mask_T_16 [29:0];
  assign \copy2.csr._pmp_mask_T_22 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197395.32-197395.47" *) \copy2.csr._pmp_mask_T_21 [29:0];
  assign \copy2.csr._pmp_mask_T_27 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197400.32-197400.47" *) \copy2.csr._pmp_mask_T_26 [29:0];
  assign \copy2.csr._pmp_mask_T_32 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197405.32-197405.47" *) \copy2.csr._pmp_mask_T_31 [29:0];
  assign \copy2.csr._pmp_mask_T_37 [29:0] = ~ (* src = "verilog/rocket_clean.sv:197410.32-197410.47" *) \copy2.csr._pmp_mask_T_36 [29:0];
  assign \copy2.csr._read_mtvec_T_4  = ~ (* src = "verilog/rocket_clean.sv:197426.33-197426.49" *) \copy2.csr._read_mtvec_T_1 ;
  assign \copy2.csr._read_stvec_T_4  = ~ (* src = "verilog/rocket_clean.sv:197431.33-197431.49" *) \copy2.csr._read_stvec_T_1 ;
  assign \copy2.csr._T_26  = ~ (* src = "verilog/rocket_clean.sv:197441.23-197441.32" *) \copy2.csr.reg_mepc ;
  assign \copy2.csr._T_30  = ~ (* src = "verilog/rocket_clean.sv:197445.23-197445.29" *) \copy2.csr._T_29 ;
  assign \copy2.csr._T_40  = ~ (* src = "verilog/rocket_clean.sv:197452.23-197452.31" *) \copy2.csr.reg_dpc ;
  assign \copy2.csr._T_44  = ~ (* src = "verilog/rocket_clean.sv:197454.23-197454.29" *) \copy2.csr._T_43 ;
  assign \copy2.csr._T_56  = ~ (* src = "verilog/rocket_clean.sv:197467.23-197467.32" *) \copy2.csr.reg_sepc ;
  assign \copy2.csr._T_60  = ~ (* src = "verilog/rocket_clean.sv:197469.23-197469.29" *) \copy2.csr._T_59 ;
  assign \copy2.csr._wdata_T_6  = ~ (* src = "verilog/rocket_clean.sv:197569.28-197569.39" *) \copy2.csr._wdata_T_5 ;
  assign _2292_ = ~ (* src = "verilog/rocket_clean.sv:197591.46-197591.61" *) \copy2.csr.reg_mstatus_tw ;
  assign _2293_ = ~ (* src = "verilog/rocket_clean.sv:197592.43-197592.59" *) \copy2.csr.reg_mstatus_tvm ;
  assign _2294_ = ~ (* src = "verilog/rocket_clean.sv:197594.37-197594.53" *) \copy2.csr.reg_mstatus_tsr ;
  assign \copy2.csr._io_decode_0_read_illegal_T  = ~ (* src = "verilog/rocket_clean.sv:197634.39-197634.54" *) \copy2.csr.csr_addr_legal ;
  assign \copy2.csr._io_decode_0_read_illegal_T_1  = ~ (* src = "verilog/rocket_clean.sv:197635.41-197635.52" *) \copy2.csr.csr_exists ;
  assign \copy2.csr._io_decode_0_read_illegal_T_6  = ~ (* src = "verilog/rocket_clean.sv:197637.41-197637.58" *) \copy2.csr.allow_sfence_vma ;
  assign _2295_ = ~ (* src = "verilog/rocket_clean.sv:197640.55-197640.69" *) \copy2.csr.allow_counter ;
  assign _2296_ = ~ (* src = "verilog/rocket_clean.sv:197648.52-197648.62" *) \copy2.csr.allow_wfi ;
  assign _2297_ = ~ (* src = "verilog/rocket_clean.sv:197650.52-197650.63" *) \copy2.csr.allow_sret ;
  assign \copy2.csr._epc_T  = ~ (* src = "verilog/rocket_clean.sv:197670.24-197670.30" *) \copy2.csr.io_pc ;
  assign \copy2.csr.epc  = ~ (* src = "verilog/rocket_clean.sv:197672.21-197672.30" *) { \copy2.csr._epc_T [39:2], 2'h3 };
  assign _2298_ = ~ (* src = "verilog/rocket_clean.sv:197726.20-197726.34" *) \copy2.csr.io_rw_addr [9];
  assign \copy2.csr._reg_misa_T  = ~ (* src = "verilog/rocket_clean.sv:197878.29-197878.35" *) \copy2.csr.wdata [39:0];
  assign \copy2.csr._reg_misa_T_1  = ~ (* src = "verilog/rocket_clean.sv:197879.25-197879.27" *) \copy2.csr.wdata [5];
  assign \copy2.csr._reg_misa_T_4 [12:0] = ~ (* src = "verilog/rocket_clean.sv:197883.31-197883.45" *) \copy2.csr._reg_misa_T_3 [12:0];
  assign \copy2.csr._reg_mepc_T_2 [39:0] = ~ (* src = "verilog/rocket_clean.sv:197896.31-197896.45" *) { \copy2.csr._reg_misa_T [39:2], 2'h3 };
  assign \copy2.csr._new_sip_T  = ~ (* src = "verilog/rocket_clean.sv:197916.28-197916.41" *) { \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 };
  assign _2299_ = ~ (* src = "verilog/rocket_clean.sv:197945.26-197945.49" *) \copy2.csr.reg_bp_0_control_dmode ;
  assign _2300_ = ~ (* src = "verilog/rocket_clean.sv:197951.19-197951.38" *) \copy2.csr.reg_pmp_1_cfg_a [1];
  assign _2301_ = ~ (* src = "verilog/rocket_clean.sv:197953.40-197953.48" *) \copy2.csr._T_1900 ;
  assign _2302_ = ~ (* src = "verilog/rocket_clean.sv:197959.19-197959.38" *) \copy2.csr.reg_pmp_2_cfg_a [1];
  assign _2303_ = ~ (* src = "verilog/rocket_clean.sv:197961.40-197961.48" *) \copy2.csr._T_1910 ;
  assign _2304_ = ~ (* src = "verilog/rocket_clean.sv:197967.19-197967.38" *) \copy2.csr.reg_pmp_3_cfg_a [1];
  assign _2305_ = ~ (* src = "verilog/rocket_clean.sv:197969.40-197969.48" *) \copy2.csr._T_1920 ;
  assign _2306_ = ~ (* src = "verilog/rocket_clean.sv:197975.19-197975.38" *) \copy2.csr.reg_pmp_4_cfg_a [1];
  assign _2307_ = ~ (* src = "verilog/rocket_clean.sv:197977.40-197977.48" *) \copy2.csr._T_1930 ;
  assign _2308_ = ~ (* src = "verilog/rocket_clean.sv:197983.19-197983.38" *) \copy2.csr.reg_pmp_5_cfg_a [1];
  assign _2309_ = ~ (* src = "verilog/rocket_clean.sv:197985.40-197985.48" *) \copy2.csr._T_1940 ;
  assign _2310_ = ~ (* src = "verilog/rocket_clean.sv:197991.19-197991.38" *) \copy2.csr.reg_pmp_6_cfg_a [1];
  assign _2311_ = ~ (* src = "verilog/rocket_clean.sv:197993.40-197993.48" *) \copy2.csr._T_1950 ;
  assign _2312_ = ~ (* src = "verilog/rocket_clean.sv:197999.19-197999.38" *) \copy2.csr.reg_pmp_7_cfg_a [1];
  assign _2313_ = ~ (* src = "verilog/rocket_clean.sv:198001.40-198001.48" *) \copy2.csr._T_1960 ;
  assign _2314_ = ~ (* src = "verilog/rocket_clean.sv:198008.40-198008.48" *) \copy2.csr._T_1970 ;
  assign _2315_ = ~ (* src = "verilog/rocket_clean.sv:198037.58-198037.70" *) \copy2.csr.reg_misa [5];
  assign \copy2.csr.io_decode_0_write_flush  = ~ (* src = "verilog/rocket_clean.sv:198041.36-198042.6" *) _2112_;
  assign _2316_ = ~ (* src = "verilog/rocket_clean.sv:198089.79-198089.109" *) _2500_;
  assign _2317_ = ~ (* src = "verilog/rocket_clean.sv:198475.25-198475.41" *) \copy2.csr.reg_pmp_0_cfg_l ;
  assign _2318_ = ~ (* src = "verilog/rocket_clean.sv:198505.25-198505.41" *) \copy2.csr.reg_pmp_1_cfg_l ;
  assign _2319_ = ~ (* src = "verilog/rocket_clean.sv:198535.25-198535.41" *) \copy2.csr.reg_pmp_2_cfg_l ;
  assign _2320_ = ~ (* src = "verilog/rocket_clean.sv:198565.25-198565.41" *) \copy2.csr.reg_pmp_3_cfg_l ;
  assign _2321_ = ~ (* src = "verilog/rocket_clean.sv:198595.25-198595.41" *) \copy2.csr.reg_pmp_4_cfg_l ;
  assign _2322_ = ~ (* src = "verilog/rocket_clean.sv:198625.25-198625.41" *) \copy2.csr.reg_pmp_5_cfg_l ;
  assign _2323_ = ~ (* src = "verilog/rocket_clean.sv:198655.25-198655.41" *) \copy2.csr.reg_pmp_6_cfg_l ;
  assign _2324_ = ~ (* src = "verilog/rocket_clean.sv:198685.25-198685.41" *) \copy2.csr.reg_pmp_7_cfg_l ;
  assign \copy2.csr._T_242  = \copy2.csr._T_238  | (* src = "verilog/rocket_clean.sv:197149.18-197149.33" *) \copy2.csr.io_rw_addr [10];
  assign \copy2.csr._exception_T  = \copy2.csr.insn_call  | (* src = "verilog/rocket_clean.sv:197159.24-197159.46" *) \copy2.csr.insn_break ;
  assign \copy2.csr.io_trace_0_exception  = \copy2.csr._exception_T  | (* src = "verilog/rocket_clean.sv:197160.21-197160.58" *) \copy2.csr.io_exception ;
  assign _2325_ = \copy2.csr.reg_singleStepped  | (* src = "verilog/rocket_clean.sv:197178.23-197178.58" *) \copy2.csr.causeIsDebugInt ;
  assign _2326_ = _2325_ | (* src = "verilog/rocket_clean.sv:197178.23-197178.80" *) \copy2.csr.causeIsDebugTrigger ;
  assign _2327_ = _2326_ | (* src = "verilog/rocket_clean.sv:197178.23-197178.100" *) \copy2.csr.causeIsDebugBreak ;
  assign \copy2.csr.trapToDebug  = _2327_ | (* src = "verilog/rocket_clean.sv:197178.23-197178.112" *) \copy2.csr.reg_debug ;
  assign \copy2.csr.mip_seip  = \copy2.csr.reg_mip_seip  | (* src = "verilog/rocket_clean.sv:197301.20-197301.53" *) \copy2.csr.io_interrupts_seip ;
  assign \copy2.csr._m_interrupts_T_4 [15:0] = \copy2.csr._m_interrupts_T_3  | (* src = "verilog/rocket_clean.sv:197309.35-197309.67" *) { \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 };
  assign _2328_ = \copy2.csr._delegate_T  | (* src = "verilog/rocket_clean.sv:197311.30-197311.59" *) \copy2.csr.reg_mstatus_mie ;
  assign _2329_ = _2289_ | (* src = "verilog/rocket_clean.sv:197313.30-197313.96" *) _2091_;
  assign \copy2.csr._any_T_78  = \copy2.csr.io_interrupts_debug  | (* src = "verilog/rocket_clean.sv:197315.21-197317.93" *) \copy2.csr.m_interrupts [15];
  assign _2330_ = \copy2.csr._any_T_78  | (* src = "verilog/rocket_clean.sv:197318.21-197318.49" *) \copy2.csr.m_interrupts [14];
  assign _2331_ = _2330_ | (* src = "verilog/rocket_clean.sv:197318.21-197318.68" *) \copy2.csr.m_interrupts [13];
  assign _2332_ = _2331_ | (* src = "verilog/rocket_clean.sv:197318.21-197318.87" *) \copy2.csr.m_interrupts [12];
  assign _2333_ = _2332_ | (* src = "verilog/rocket_clean.sv:197318.21-197318.106" *) \copy2.csr.m_interrupts [11];
  assign _2334_ = _2333_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.8" *) \copy2.csr.m_interrupts [3];
  assign _2335_ = _2334_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.26" *) \copy2.csr.m_interrupts [7];
  assign _2336_ = _2335_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.44" *) \copy2.csr.m_interrupts [9];
  assign _2337_ = _2336_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.62" *) \copy2.csr.m_interrupts [1];
  assign _2338_ = _2337_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.80" *) \copy2.csr.m_interrupts [5];
  assign _2339_ = _2338_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.99" *) \copy2.csr.m_interrupts [10];
  assign _2340_ = _2339_ | (* src = "verilog/rocket_clean.sv:197318.21-197319.117" *) \copy2.csr.m_interrupts [2];
  assign _2341_ = _2340_ | (* src = "verilog/rocket_clean.sv:197318.21-197320.20" *) \copy2.csr.m_interrupts [6];
  assign _2342_ = _2341_ | (* src = "verilog/rocket_clean.sv:197318.21-197320.38" *) \copy2.csr.m_interrupts [8];
  assign _2343_ = _2342_ | (* src = "verilog/rocket_clean.sv:197318.21-197320.56" *) \copy2.csr.m_interrupts [0];
  assign \copy2.csr._any_T_93  = _2343_ | (* src = "verilog/rocket_clean.sv:197318.21-197320.74" *) \copy2.csr.m_interrupts [4];
  assign _2344_ = \copy2.csr._any_T_93  | (* src = "verilog/rocket_clean.sv:197321.22-197321.50" *) \copy2.csr.s_interrupts [15];
  assign _2345_ = _2344_ | (* src = "verilog/rocket_clean.sv:197321.22-197321.69" *) \copy2.csr.s_interrupts [14];
  assign _2346_ = _2345_ | (* src = "verilog/rocket_clean.sv:197321.22-197321.88" *) \copy2.csr.s_interrupts [13];
  assign _2347_ = _2346_ | (* src = "verilog/rocket_clean.sv:197321.22-197321.107" *) \copy2.csr.s_interrupts [12];
  assign _2348_ = _2347_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.21" *) \copy2.csr.s_interrupts [11];
  assign _2349_ = _2348_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.39" *) \copy2.csr.s_interrupts [3];
  assign _2350_ = _2349_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.57" *) \copy2.csr.s_interrupts [7];
  assign _2351_ = _2350_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.75" *) \copy2.csr.s_interrupts [9];
  assign _2352_ = _2351_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.93" *) \copy2.csr.s_interrupts [1];
  assign _2353_ = _2352_ | (* src = "verilog/rocket_clean.sv:197321.22-197322.111" *) \copy2.csr.s_interrupts [5];
  assign _2354_ = _2353_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.21" *) \copy2.csr.s_interrupts [10];
  assign _2355_ = _2354_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.39" *) \copy2.csr.s_interrupts [2];
  assign _2356_ = _2355_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.57" *) \copy2.csr.s_interrupts [6];
  assign _2357_ = _2356_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.75" *) \copy2.csr.s_interrupts [8];
  assign \copy2.csr._any_T_108  = _2357_ | (* src = "verilog/rocket_clean.sv:197321.22-197323.93" *) \copy2.csr.s_interrupts [0];
  assign \copy2.csr.anyInterrupt  = \copy2.csr._any_T_108  | (* src = "verilog/rocket_clean.sv:197324.24-197324.52" *) \copy2.csr.s_interrupts [4];
  assign \copy2.csr._T_29  = \copy2.csr._T_26  | (* src = "verilog/rocket_clean.sv:197444.23-197444.39" *) \copy2.csr._T_28 ;
  assign \copy2.csr._T_43  = \copy2.csr._T_40  | (* src = "verilog/rocket_clean.sv:197453.23-197453.39" *) \copy2.csr._T_28 ;
  assign \copy2.csr._T_59  = \copy2.csr._T_56  | (* src = "verilog/rocket_clean.sv:197468.23-197468.39" *) \copy2.csr._T_28 ;
  assign \copy2.csr._wdata_T_2  = \copy2.csr._wdata_T_1  | (* src = "verilog/rocket_clean.sv:197567.28-197567.52" *) \copy2.csr.io_rw_wdata ;
  assign \copy2.csr.is_ret  = \copy2.csr._T_269  | (* src = "verilog/rocket_clean.sv:197582.18-197582.33" *) \copy2.csr.io_decode_0_inst [30];
  assign \copy2.csr.is_counter  = \copy2.csr._is_counter_T_2  | (* src = "verilog/rocket_clean.sv:197589.22-197589.55" *) \copy2.csr._is_counter_T_5 ;
  assign \copy2.csr.allow_wfi  = \copy2.csr._allow_wfi_T  | (* src = "verilog/rocket_clean.sv:197591.21-197591.61" *) _2292_;
  assign \copy2.csr.allow_sfence_vma  = \copy2.csr._allow_wfi_T  | (* src = "verilog/rocket_clean.sv:197592.28-197592.59" *) _2293_;
  assign \copy2.csr.allow_sret  = \copy2.csr._allow_wfi_T  | (* src = "verilog/rocket_clean.sv:197594.22-197594.53" *) _2294_;
  assign \copy2.csr._allow_counter_T_8  = \copy2.csr._allow_hfence_vvma_T_1  | (* src = "verilog/rocket_clean.sv:197598.30-197598.76" *) \copy2.csr._allow_counter_T_6 [0];
  assign _2358_ = \copy2.csr._allow_wfi_T  | (* src = "verilog/rocket_clean.sv:197599.26-197599.62" *) \copy2.csr._allow_counter_T_1 ;
  assign _2359_ = _2132_ | (* src = "verilog/rocket_clean.sv:197604.29-197604.66" *) _2133_;
  assign _2360_ = _2359_ | (* src = "verilog/rocket_clean.sv:197604.29-197604.86" *) _2134_;
  assign _2361_ = _2360_ | (* src = "verilog/rocket_clean.sv:197604.29-197604.106" *) _2135_;
  assign _2362_ = _2361_ | (* src = "verilog/rocket_clean.sv:197604.29-197604.126" *) _2136_;
  assign _2363_ = _2362_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.25" *) _2137_;
  assign _2364_ = _2363_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.45" *) _2138_;
  assign _2365_ = _2364_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.65" *) _2139_;
  assign _2366_ = _2365_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.85" *) _2140_;
  assign _2367_ = _2366_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.105" *) _2141_;
  assign _2368_ = _2367_ | (* src = "verilog/rocket_clean.sv:197604.29-197605.125" *) _2142_;
  assign _2369_ = _2368_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.25" *) _2143_;
  assign _2370_ = _2369_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.45" *) _2144_;
  assign _2371_ = _2370_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.65" *) _2145_;
  assign _2372_ = _2371_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.85" *) _2146_;
  assign \copy2.csr._csr_exists_T_161  = _2372_ | (* src = "verilog/rocket_clean.sv:197604.29-197606.104" *) \copy2.csr._csr_exists_T_15 ;
  assign _2373_ = \copy2.csr._csr_exists_T_161  | (* src = "verilog/rocket_clean.sv:197607.29-197607.66" *) _2147_;
  assign _2374_ = _2373_ | (* src = "verilog/rocket_clean.sv:197607.29-197607.84" *) _2148_;
  assign _2375_ = _2374_ | (* src = "verilog/rocket_clean.sv:197607.29-197607.102" *) _2149_;
  assign _2376_ = _2375_ | (* src = "verilog/rocket_clean.sv:197607.29-197607.120" *) _2150_;
  assign _2377_ = _2376_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.25" *) _2151_;
  assign _2378_ = _2377_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.45" *) _2152_;
  assign _2379_ = _2378_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.65" *) _2153_;
  assign _2380_ = _2379_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.85" *) _2154_;
  assign _2381_ = _2380_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.105" *) _2155_;
  assign _2382_ = _2381_ | (* src = "verilog/rocket_clean.sv:197607.29-197608.125" *) _2156_;
  assign _2383_ = _2382_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.25" *) _2157_;
  assign _2384_ = _2383_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.45" *) _2158_;
  assign _2385_ = _2384_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.65" *) _2159_;
  assign _2386_ = _2385_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.85" *) _2160_;
  assign \copy2.csr._csr_exists_T_176  = _2386_ | (* src = "verilog/rocket_clean.sv:197607.29-197609.105" *) _2161_;
  assign _2387_ = \copy2.csr._csr_exists_T_176  | (* src = "verilog/rocket_clean.sv:197610.29-197610.66" *) _2162_;
  assign _2388_ = _2387_ | (* src = "verilog/rocket_clean.sv:197610.29-197610.86" *) _2163_;
  assign _2389_ = _2388_ | (* src = "verilog/rocket_clean.sv:197610.29-197610.106" *) _2164_;
  assign _2390_ = _2389_ | (* src = "verilog/rocket_clean.sv:197610.29-197610.126" *) _2165_;
  assign _2391_ = _2390_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.25" *) _2166_;
  assign _2392_ = _2391_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.45" *) _2167_;
  assign _2393_ = _2392_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.65" *) _2168_;
  assign _2394_ = _2393_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.85" *) _2169_;
  assign _2395_ = _2394_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.105" *) _2170_;
  assign _2396_ = _2395_ | (* src = "verilog/rocket_clean.sv:197610.29-197611.125" *) _2171_;
  assign _2397_ = _2396_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.25" *) _2172_;
  assign _2398_ = _2397_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.45" *) _2173_;
  assign _2399_ = _2398_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.65" *) _2174_;
  assign _2400_ = _2399_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.85" *) _2175_;
  assign \copy2.csr._csr_exists_T_191  = _2400_ | (* src = "verilog/rocket_clean.sv:197610.29-197612.105" *) _2176_;
  assign _2401_ = \copy2.csr._csr_exists_T_191  | (* src = "verilog/rocket_clean.sv:197613.29-197613.66" *) _2177_;
  assign _2402_ = _2401_ | (* src = "verilog/rocket_clean.sv:197613.29-197613.86" *) _2178_;
  assign _2403_ = _2402_ | (* src = "verilog/rocket_clean.sv:197613.29-197613.106" *) _2179_;
  assign _2404_ = _2403_ | (* src = "verilog/rocket_clean.sv:197613.29-197613.126" *) _2180_;
  assign _2405_ = _2404_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.25" *) _2181_;
  assign _2406_ = _2405_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.45" *) _2182_;
  assign _2407_ = _2406_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.65" *) _2183_;
  assign _2408_ = _2407_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.85" *) _2184_;
  assign _2409_ = _2408_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.105" *) _2185_;
  assign _2410_ = _2409_ | (* src = "verilog/rocket_clean.sv:197613.29-197614.125" *) _2186_;
  assign _2411_ = _2410_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.25" *) _2187_;
  assign _2412_ = _2411_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.45" *) _2188_;
  assign _2413_ = _2412_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.65" *) _2189_;
  assign _2414_ = _2413_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.85" *) _2190_;
  assign \copy2.csr._csr_exists_T_206  = _2414_ | (* src = "verilog/rocket_clean.sv:197613.29-197615.105" *) _2191_;
  assign _2415_ = \copy2.csr._csr_exists_T_206  | (* src = "verilog/rocket_clean.sv:197616.29-197616.66" *) _2192_;
  assign _2416_ = _2415_ | (* src = "verilog/rocket_clean.sv:197616.29-197616.86" *) _2193_;
  assign _2417_ = _2416_ | (* src = "verilog/rocket_clean.sv:197616.29-197616.106" *) _2194_;
  assign _2418_ = _2417_ | (* src = "verilog/rocket_clean.sv:197616.29-197616.126" *) _2195_;
  assign _2419_ = _2418_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.25" *) _2196_;
  assign _2420_ = _2419_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.45" *) _2197_;
  assign _2421_ = _2420_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.65" *) _2198_;
  assign _2422_ = _2421_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.85" *) _2199_;
  assign _2423_ = _2422_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.105" *) _2200_;
  assign _2424_ = _2423_ | (* src = "verilog/rocket_clean.sv:197616.29-197617.125" *) _2201_;
  assign _2425_ = _2424_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.25" *) _2202_;
  assign _2426_ = _2425_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.45" *) _2203_;
  assign _2427_ = _2426_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.65" *) _2204_;
  assign _2428_ = _2427_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.85" *) _2205_;
  assign \copy2.csr._csr_exists_T_221  = _2428_ | (* src = "verilog/rocket_clean.sv:197616.29-197618.105" *) _2206_;
  assign _2429_ = \copy2.csr._csr_exists_T_221  | (* src = "verilog/rocket_clean.sv:197619.29-197619.66" *) _2207_;
  assign _2430_ = _2429_ | (* src = "verilog/rocket_clean.sv:197619.29-197619.86" *) _2208_;
  assign _2431_ = _2430_ | (* src = "verilog/rocket_clean.sv:197619.29-197619.106" *) _2209_;
  assign _2432_ = _2431_ | (* src = "verilog/rocket_clean.sv:197619.29-197619.126" *) _2210_;
  assign _2433_ = _2432_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.25" *) _2211_;
  assign _2434_ = _2433_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.45" *) _2212_;
  assign _2435_ = _2434_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.65" *) _2213_;
  assign _2436_ = _2435_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.85" *) _2214_;
  assign _2437_ = _2436_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.105" *) _2215_;
  assign _2438_ = _2437_ | (* src = "verilog/rocket_clean.sv:197619.29-197620.125" *) _2216_;
  assign _2439_ = _2438_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.25" *) _2217_;
  assign _2440_ = _2439_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.45" *) _2218_;
  assign _2441_ = _2440_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.65" *) _2219_;
  assign _2442_ = _2441_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.85" *) _2220_;
  assign \copy2.csr._csr_exists_T_236  = _2442_ | (* src = "verilog/rocket_clean.sv:197619.29-197621.105" *) _2221_;
  assign _2443_ = \copy2.csr._csr_exists_T_236  | (* src = "verilog/rocket_clean.sv:197622.29-197622.66" *) _2222_;
  assign _2444_ = _2443_ | (* src = "verilog/rocket_clean.sv:197622.29-197622.86" *) _2223_;
  assign _2445_ = _2444_ | (* src = "verilog/rocket_clean.sv:197622.29-197622.106" *) _2224_;
  assign _2446_ = _2445_ | (* src = "verilog/rocket_clean.sv:197622.29-197622.126" *) _2225_;
  assign _2447_ = _2446_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.25" *) _2226_;
  assign _2448_ = _2447_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.45" *) _2227_;
  assign _2449_ = _2448_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.65" *) _2228_;
  assign _2450_ = _2449_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.85" *) _2229_;
  assign _2451_ = _2450_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.105" *) _2230_;
  assign _2452_ = _2451_ | (* src = "verilog/rocket_clean.sv:197622.29-197623.125" *) _2231_;
  assign _2453_ = _2452_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.25" *) _2232_;
  assign _2454_ = _2453_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.45" *) _2233_;
  assign _2455_ = _2454_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.65" *) _2234_;
  assign _2456_ = _2455_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.85" *) _2235_;
  assign \copy2.csr._csr_exists_T_251  = _2456_ | (* src = "verilog/rocket_clean.sv:197622.29-197624.105" *) _2236_;
  assign _2457_ = \copy2.csr._csr_exists_T_251  | (* src = "verilog/rocket_clean.sv:197625.29-197625.66" *) _2237_;
  assign _2458_ = _2457_ | (* src = "verilog/rocket_clean.sv:197625.29-197625.86" *) _2238_;
  assign _2459_ = _2458_ | (* src = "verilog/rocket_clean.sv:197625.29-197625.106" *) _2239_;
  assign _2460_ = _2459_ | (* src = "verilog/rocket_clean.sv:197625.29-197625.126" *) _2240_;
  assign _2461_ = _2460_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.25" *) _2241_;
  assign _2462_ = _2461_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.45" *) _2242_;
  assign _2463_ = _2462_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.65" *) _2243_;
  assign _2464_ = _2463_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.85" *) _2244_;
  assign _2465_ = _2464_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.105" *) _2245_;
  assign _2466_ = _2465_ | (* src = "verilog/rocket_clean.sv:197625.29-197626.125" *) _2246_;
  assign _2467_ = _2466_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.25" *) _2247_;
  assign _2468_ = _2467_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.45" *) _2248_;
  assign _2469_ = _2468_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.65" *) _2249_;
  assign _2470_ = _2469_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.85" *) \copy2.csr._csr_exists_T_119 ;
  assign \copy2.csr._csr_exists_T_266  = _2470_ | (* src = "verilog/rocket_clean.sv:197625.29-197627.105" *) _2250_;
  assign _2471_ = \copy2.csr._csr_exists_T_266  | (* src = "verilog/rocket_clean.sv:197628.29-197628.66" *) _2251_;
  assign _2472_ = _2471_ | (* src = "verilog/rocket_clean.sv:197628.29-197628.86" *) _2252_;
  assign _2473_ = _2472_ | (* src = "verilog/rocket_clean.sv:197628.29-197628.106" *) _2253_;
  assign _2474_ = _2473_ | (* src = "verilog/rocket_clean.sv:197628.29-197628.126" *) _2254_;
  assign _2475_ = _2474_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.25" *) _2255_;
  assign _2476_ = _2475_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.45" *) _2256_;
  assign _2477_ = _2476_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.65" *) _2257_;
  assign _2478_ = _2477_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.85" *) _2258_;
  assign _2479_ = _2478_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.105" *) _2259_;
  assign _2480_ = _2479_ | (* src = "verilog/rocket_clean.sv:197628.29-197629.125" *) _2260_;
  assign _2481_ = _2480_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.25" *) _2261_;
  assign _2482_ = _2481_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.45" *) _2262_;
  assign _2483_ = _2482_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.65" *) _2263_;
  assign _2484_ = _2483_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.85" *) _2264_;
  assign \copy2.csr._csr_exists_T_281  = _2484_ | (* src = "verilog/rocket_clean.sv:197628.29-197630.105" *) _2265_;
  assign _2485_ = \copy2.csr._csr_exists_T_281  | (* src = "verilog/rocket_clean.sv:197631.22-197631.59" *) _2266_;
  assign _2486_ = _2485_ | (* src = "verilog/rocket_clean.sv:197631.22-197631.79" *) _2267_;
  assign _2487_ = _2486_ | (* src = "verilog/rocket_clean.sv:197631.22-197631.99" *) _2268_;
  assign _2488_ = _2487_ | (* src = "verilog/rocket_clean.sv:197631.22-197631.119" *) _2269_;
  assign _2489_ = _2488_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.25" *) _2270_;
  assign _2490_ = _2489_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.45" *) _2271_;
  assign _2491_ = _2490_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.65" *) _2272_;
  assign _2492_ = _2491_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.85" *) _2273_;
  assign _2493_ = _2492_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.105" *) _2274_;
  assign _2494_ = _2493_ | (* src = "verilog/rocket_clean.sv:197631.22-197632.125" *) _2275_;
  assign \copy2.csr.csr_exists  = _2494_ | (* src = "verilog/rocket_clean.sv:197631.22-197633.25" *) _2276_;
  assign \copy2.csr._io_decode_0_read_illegal_T_2  = \copy2.csr._io_decode_0_read_illegal_T  | (* src = "verilog/rocket_clean.sv:197636.41-197636.88" *) \copy2.csr._io_decode_0_read_illegal_T_1 ;
  assign _2495_ = \copy2.csr._csr_exists_T_119  | (* src = "verilog/rocket_clean.sv:197638.42-197638.79" *) _2277_;
  assign \copy2.csr._io_decode_0_read_illegal_T_8  = \copy2.csr._io_decode_0_read_illegal_T_2  | (* src = "verilog/rocket_clean.sv:197639.41-197639.102" *) \copy2.csr._io_decode_0_read_illegal_T_7 ;
  assign \copy2.csr._io_decode_0_read_illegal_T_11  = \copy2.csr._io_decode_0_read_illegal_T_8  | (* src = "verilog/rocket_clean.sv:197641.42-197641.104" *) \copy2.csr._io_decode_0_read_illegal_T_10 ;
  assign \copy2.csr._io_decode_0_read_illegal_T_18  = \copy2.csr._io_decode_0_read_illegal_T_11  | (* src = "verilog/rocket_clean.sv:197645.42-197645.105" *) \copy2.csr._io_decode_0_read_illegal_T_17 ;
  assign \copy2.csr._io_decode_0_system_illegal_T_5  = \copy2.csr._io_decode_0_read_illegal_T  | (* src = "verilog/rocket_clean.sv:197649.43-197649.104" *) \copy2.csr._io_decode_0_system_illegal_T_4 ;
  assign \copy2.csr._io_decode_0_system_illegal_T_8  = \copy2.csr._io_decode_0_system_illegal_T_5  | (* src = "verilog/rocket_clean.sv:197651.43-197651.108" *) \copy2.csr._io_decode_0_system_illegal_T_7 ;
  assign \copy2.csr._io_decode_0_system_illegal_T_15  = \copy2.csr._io_decode_0_system_illegal_T_8  | (* src = "verilog/rocket_clean.sv:197653.44-197653.110" *) \copy2.csr._io_decode_0_system_illegal_T_14 ;
  assign \copy2.csr._GEN_48  = _2096_ | (* src = "verilog/rocket_clean.sv:197668.19-197668.64" *) \copy2.csr.reg_wfi ;
  assign _2496_ = \copy2.csr.io_retire  | (* src = "verilog/rocket_clean.sv:197669.19-197669.40" *) \copy2.csr.io_trace_0_exception ;
  assign \copy2.csr._GEN_50  = _2496_ | (* src = "verilog/rocket_clean.sv:197669.19-197669.60" *) \copy2.csr.reg_singleStepped ;
  assign \copy2.csr._GEN_248  = _2298_ | (* src = "verilog/rocket_clean.sv:197726.20-197726.45" *) \copy2.csr._GEN_208 ;
  assign \copy2.csr._GEN_281  = \copy2.csr.insn_cease  | (* src = "verilog/rocket_clean.sv:197742.20-197742.50" *) \copy2.csr.io_status_cease_r ;
  assign \copy2.csr._io_rw_rdata_T_148  = \copy2.csr._io_rw_rdata_T_1  | (* src = "verilog/rocket_clean.sv:197791.36-197791.71" *) \copy2.csr._io_rw_rdata_T_2 ;
  assign \copy2.csr._io_rw_rdata_T_150  = \copy2.csr._io_rw_rdata_T_148  | (* src = "verilog/rocket_clean.sv:197792.36-197792.73" *) \copy2.csr._io_rw_rdata_T_4 ;
  assign \copy2.csr._io_rw_rdata_T_151  = \copy2.csr._io_rw_rdata_T_150  | (* src = "verilog/rocket_clean.sv:197793.36-197793.73" *) \copy2.csr._io_rw_rdata_T_5 ;
  assign \copy2.csr._io_rw_rdata_T_152  = \copy2.csr._io_rw_rdata_T_151  | (* src = "verilog/rocket_clean.sv:197794.36-197794.73" *) \copy2.csr._io_rw_rdata_T_6 ;
  assign \copy2.csr._io_rw_rdata_T_153  = \copy2.csr._io_rw_rdata_T_152  | (* src = "verilog/rocket_clean.sv:197796.36-197796.65" *) \copy2.csr._GEN_668 ;
  assign \copy2.csr._io_rw_rdata_T_154  = \copy2.csr._io_rw_rdata_T_153  | (* src = "verilog/rocket_clean.sv:197797.36-197797.73" *) \copy2.csr._io_rw_rdata_T_8 ;
  assign \copy2.csr._io_rw_rdata_T_155  = \copy2.csr._io_rw_rdata_T_154  | (* src = "verilog/rocket_clean.sv:197798.36-197798.73" *) \copy2.csr._io_rw_rdata_T_9 ;
  assign \copy2.csr._io_rw_rdata_T_156  = \copy2.csr._io_rw_rdata_T_155  | (* src = "verilog/rocket_clean.sv:197799.36-197799.74" *) \copy2.csr._io_rw_rdata_T_10 ;
  assign \copy2.csr._io_rw_rdata_T_157  = \copy2.csr._io_rw_rdata_T_156  | (* src = "verilog/rocket_clean.sv:197800.36-197800.74" *) \copy2.csr._io_rw_rdata_T_11 ;
  assign \copy2.csr._io_rw_rdata_T_158  = \copy2.csr._io_rw_rdata_T_157  | (* src = "verilog/rocket_clean.sv:197801.36-197801.74" *) \copy2.csr._io_rw_rdata_T_12 ;
  assign \copy2.csr._io_rw_rdata_T_159  = \copy2.csr._io_rw_rdata_T_158  | (* src = "verilog/rocket_clean.sv:197803.36-197803.65" *) \copy2.csr._io_rw_rdata_T_13 ;
  assign \copy2.csr._io_rw_rdata_T_160  = \copy2.csr._io_rw_rdata_T_159  | (* src = "verilog/rocket_clean.sv:197805.36-197805.65" *) \copy2.csr._GEN_670 ;
  assign \copy2.csr._io_rw_rdata_T_161  = \copy2.csr._io_rw_rdata_T_160  | (* src = "verilog/rocket_clean.sv:197806.36-197806.74" *) \copy2.csr._io_rw_rdata_T_15 ;
  assign \copy2.csr._io_rw_rdata_T_162  = \copy2.csr._io_rw_rdata_T_161  | (* src = "verilog/rocket_clean.sv:197807.36-197807.74" *) \copy2.csr._io_rw_rdata_T_16 ;
  assign \copy2.csr._io_rw_rdata_T_163  = \copy2.csr._io_rw_rdata_T_162  | (* src = "verilog/rocket_clean.sv:197809.36-197809.65" *) \copy2.csr._io_rw_rdata_T_17 ;
  assign \copy2.csr._io_rw_rdata_T_164  = \copy2.csr._io_rw_rdata_T_163  | (* src = "verilog/rocket_clean.sv:197811.36-197811.65" *) \copy2.csr._io_rw_rdata_T_18 ;
  assign \copy2.csr._io_rw_rdata_T_165  = \copy2.csr._io_rw_rdata_T_164  | (* src = "verilog/rocket_clean.sv:197813.36-197813.65" *) \copy2.csr._io_rw_rdata_T_19 ;
  assign \copy2.csr._io_rw_rdata_T_166  = \copy2.csr._io_rw_rdata_T_165  | (* src = "verilog/rocket_clean.sv:197815.36-197815.65" *) \copy2.csr._io_rw_rdata_T_20 ;
  assign \copy2.csr._io_rw_rdata_T_167  = \copy2.csr._io_rw_rdata_T_166  | (* src = "verilog/rocket_clean.sv:197816.36-197816.74" *) \copy2.csr._io_rw_rdata_T_21 ;
  assign \copy2.csr._io_rw_rdata_T_168  = \copy2.csr._io_rw_rdata_T_167  | (* src = "verilog/rocket_clean.sv:197817.36-197817.74" *) \copy2.csr._io_rw_rdata_T_22 ;
  assign \copy2.csr._io_rw_rdata_T_256  = \copy2.csr._io_rw_rdata_T_168  | (* src = "verilog/rocket_clean.sv:197819.36-197819.65" *) \copy2.csr._GEN_675 ;
  assign \copy2.csr._io_rw_rdata_T_257  = \copy2.csr._io_rw_rdata_T_256  | (* src = "verilog/rocket_clean.sv:197820.36-197820.75" *) \copy2.csr._io_rw_rdata_T_111 ;
  assign \copy2.csr._io_rw_rdata_T_258  = \copy2.csr._io_rw_rdata_T_257  | (* src = "verilog/rocket_clean.sv:197821.36-197821.75" *) \copy2.csr._io_rw_rdata_T_112 ;
  assign \copy2.csr._io_rw_rdata_T_259  = \copy2.csr._io_rw_rdata_T_258  | (* src = "verilog/rocket_clean.sv:197822.36-197822.75" *) \copy2.csr._io_rw_rdata_T_113 ;
  assign \copy2.csr._io_rw_rdata_T_260  = \copy2.csr._io_rw_rdata_T_259  | (* src = "verilog/rocket_clean.sv:197823.36-197823.75" *) \copy2.csr._io_rw_rdata_T_114 ;
  assign \copy2.csr._io_rw_rdata_T_261  = \copy2.csr._io_rw_rdata_T_260  | (* src = "verilog/rocket_clean.sv:197824.36-197824.75" *) \copy2.csr._io_rw_rdata_T_115 ;
  assign \copy2.csr._io_rw_rdata_T_262  = \copy2.csr._io_rw_rdata_T_261  | (* src = "verilog/rocket_clean.sv:197825.36-197825.75" *) \copy2.csr._io_rw_rdata_T_116 ;
  assign \copy2.csr._io_rw_rdata_T_263  = \copy2.csr._io_rw_rdata_T_262  | (* src = "verilog/rocket_clean.sv:197826.36-197826.75" *) \copy2.csr._io_rw_rdata_T_117 ;
  assign \copy2.csr._io_rw_rdata_T_264  = \copy2.csr._io_rw_rdata_T_263  | (* src = "verilog/rocket_clean.sv:197827.36-197827.75" *) \copy2.csr._io_rw_rdata_T_118 ;
  assign \copy2.csr._io_rw_rdata_T_265  = \copy2.csr._io_rw_rdata_T_264  | (* src = "verilog/rocket_clean.sv:197828.36-197828.75" *) \copy2.csr._io_rw_rdata_T_119 ;
  assign \copy2.csr._io_rw_rdata_T_266  = \copy2.csr._io_rw_rdata_T_265  | (* src = "verilog/rocket_clean.sv:197829.36-197829.75" *) \copy2.csr._io_rw_rdata_T_120 ;
  assign \copy2.csr._io_rw_rdata_T_267  = \copy2.csr._io_rw_rdata_T_266  | (* src = "verilog/rocket_clean.sv:197830.36-197830.75" *) \copy2.csr._io_rw_rdata_T_121 ;
  assign \copy2.csr._io_rw_rdata_T_268  = \copy2.csr._io_rw_rdata_T_267  | (* src = "verilog/rocket_clean.sv:197832.36-197832.65" *) \copy2.csr._GEN_676 ;
  assign \copy2.csr._io_rw_rdata_T_269  = \copy2.csr._io_rw_rdata_T_268  | (* src = "verilog/rocket_clean.sv:197833.36-197833.75" *) \copy2.csr._io_rw_rdata_T_123 ;
  assign \copy2.csr._io_rw_rdata_T_270  = \copy2.csr._io_rw_rdata_T_269  | (* src = "verilog/rocket_clean.sv:197834.36-197834.75" *) \copy2.csr._io_rw_rdata_T_124 ;
  assign \copy2.csr._io_rw_rdata_T_271  = \copy2.csr._io_rw_rdata_T_270  | (* src = "verilog/rocket_clean.sv:197835.36-197835.75" *) \copy2.csr._io_rw_rdata_T_125 ;
  assign \copy2.csr._io_rw_rdata_T_273  = \copy2.csr._io_rw_rdata_T_271  | (* src = "verilog/rocket_clean.sv:197837.36-197837.65" *) \copy2.csr._io_rw_rdata_T_127 ;
  assign \copy2.csr._io_rw_rdata_T_274  = \copy2.csr._io_rw_rdata_T_273  | (* src = "verilog/rocket_clean.sv:197839.36-197839.65" *) \copy2.csr._io_rw_rdata_T_128 ;
  assign \copy2.csr._io_rw_rdata_T_275  = \copy2.csr._io_rw_rdata_T_274  | (* src = "verilog/rocket_clean.sv:197841.36-197841.65" *) \copy2.csr._io_rw_rdata_T_129 ;
  assign \copy2.csr._io_rw_rdata_T_276  = \copy2.csr._io_rw_rdata_T_275  | (* src = "verilog/rocket_clean.sv:197843.36-197843.65" *) \copy2.csr._io_rw_rdata_T_130 ;
  assign \copy2.csr._io_rw_rdata_T_277  = \copy2.csr._io_rw_rdata_T_276  | (* src = "verilog/rocket_clean.sv:197845.36-197845.65" *) \copy2.csr._io_rw_rdata_T_131 ;
  assign \copy2.csr._io_rw_rdata_T_278  = \copy2.csr._io_rw_rdata_T_277  | (* src = "verilog/rocket_clean.sv:197847.36-197847.65" *) \copy2.csr._io_rw_rdata_T_132 ;
  assign \copy2.csr._io_rw_rdata_T_279  = \copy2.csr._io_rw_rdata_T_278  | (* src = "verilog/rocket_clean.sv:197849.36-197849.65" *) \copy2.csr._io_rw_rdata_T_133 ;
  assign \copy2.csr._io_rw_rdata_T_280  = \copy2.csr._io_rw_rdata_T_279  | (* src = "verilog/rocket_clean.sv:197851.36-197851.65" *) \copy2.csr._io_rw_rdata_T_134 ;
  assign \copy2.csr._io_rw_rdata_T_289  = \copy2.csr._io_rw_rdata_T_280  | (* src = "verilog/rocket_clean.sv:197852.36-197852.75" *) \copy2.csr._io_rw_rdata_T_143 ;
  assign \copy2.csr._io_rw_rdata_T_290  = \copy2.csr._io_rw_rdata_T_289  | (* src = "verilog/rocket_clean.sv:197853.36-197853.75" *) \copy2.csr._io_rw_rdata_T_144 [0];
  assign \copy2.csr._reg_fflags_T  = \copy2.csr.reg_fflags  | (* src = "verilog/rocket_clean.sv:197857.30-197857.61" *) \copy2.csr.io_fcsr_flags_bits ;
  assign _2497_ = \copy2.csr._T_458  | (* src = "verilog/rocket_clean.sv:197859.19-197859.34" *) \copy2.csr._T_459 ;
  assign \copy2.csr.csr_wen  = _2497_ | (* src = "verilog/rocket_clean.sv:197859.19-197859.43" *) \copy2.csr._T_457 ;
  assign \copy2.csr._reg_misa_T_3 [12:0] = \copy2.csr._reg_misa_T [12:0] | (* src = "verilog/rocket_clean.sv:197882.31-197882.53" *) { \copy2.csr._reg_misa_T_1 , 3'h0 };
  assign \copy2.csr._reg_misa_T_8  = { \copy2.csr._reg_misa_T_4 [12], 6'h00, \copy2.csr._reg_misa_T_4 [5], 1'h0, \copy2.csr._reg_misa_T_4 [3], 2'h0, \copy2.csr._reg_misa_T_4 [0] } | (* src = "verilog/rocket_clean.sv:197886.31-197886.60" *) { \copy2.csr.reg_misa [63:13], 1'h0, \copy2.csr.reg_misa [11:6], 1'h0, \copy2.csr.reg_misa [4], 1'h0, \copy2.csr.reg_misa [2:1], 1'h0 };
  assign \copy2.csr._new_mip_T_3  = \copy2.csr._GEN_686  | (* src = "verilog/rocket_clean.sv:197889.30-197889.52" *) \copy2.csr.io_rw_wdata [9:0];
  assign \copy2.csr._new_sip_T_3 [1:0] = \copy2.csr._new_sip_T_1 [1:0] | (* src = "verilog/rocket_clean.sv:197919.30-197919.57" *) \copy2.csr._new_sip_T_2 [1:0];
  assign \copy2.csr._T_1880  = \copy2.csr._T_1878  | (* src = "verilog/rocket_clean.sv:197925.19-197925.36" *) \copy2.csr._T_1879 ;
  assign \copy2.csr._reg_mie_T_4  = \copy2.csr._reg_mie_T_2  | (* src = "verilog/rocket_clean.sv:197930.30-197930.57" *) \copy2.csr._new_sip_T_2 ;
  assign \copy2.csr._newBPC_T_3  = \copy2.csr._newBPC_T_2  | (* src = "verilog/rocket_clean.sv:197939.29-197939.54" *) \copy2.csr.io_rw_wdata [59:0];
  assign _2498_ = _2299_ | (* src = "verilog/rocket_clean.sv:197945.26-197945.61" *) \copy2.csr.reg_debug ;
  assign \copy2.csr._T_1900  = \copy2.csr.reg_pmp_0_cfg_l  | (* src = "verilog/rocket_clean.sv:197952.19-197952.62" *) _2097_;
  assign \copy2.csr._T_1910  = \copy2.csr.reg_pmp_1_cfg_l  | (* src = "verilog/rocket_clean.sv:197960.19-197960.62" *) _2099_;
  assign \copy2.csr._T_1920  = \copy2.csr.reg_pmp_2_cfg_l  | (* src = "verilog/rocket_clean.sv:197968.19-197968.62" *) _2101_;
  assign \copy2.csr._T_1930  = \copy2.csr.reg_pmp_3_cfg_l  | (* src = "verilog/rocket_clean.sv:197976.19-197976.62" *) _2103_;
  assign \copy2.csr._T_1940  = \copy2.csr.reg_pmp_4_cfg_l  | (* src = "verilog/rocket_clean.sv:197984.19-197984.62" *) _2105_;
  assign \copy2.csr._T_1950  = \copy2.csr.reg_pmp_5_cfg_l  | (* src = "verilog/rocket_clean.sv:197992.19-197992.62" *) _2107_;
  assign \copy2.csr._T_1960  = \copy2.csr.reg_pmp_6_cfg_l  | (* src = "verilog/rocket_clean.sv:198000.19-198000.62" *) _2109_;
  assign \copy2.csr._T_1970  = \copy2.csr.reg_pmp_7_cfg_l  | (* src = "verilog/rocket_clean.sv:198007.19-198007.62" *) _2109_;
  assign \copy2.csr._reg_custom_0_T_3  = { \copy2.csr.wdata [9], 5'h00, \copy2.csr.wdata [3], 3'h0 } | (* src = "verilog/rocket_clean.sv:198011.35-198011.70" *) { \copy2.csr.reg_custom_0 [63:10], 1'h0, \copy2.csr.reg_custom_0 [8:4], 1'h0, \copy2.csr.reg_custom_0 [2:0] };
  assign \copy2.csr.io_rw_rdata  = \copy2.csr._io_rw_rdata_T_290  | (* src = "verilog/rocket_clean.sv:198036.24-198036.63" *) \copy2.csr._io_rw_rdata_T_146 [29:0];
  assign \copy2.csr.io_decode_0_fp_illegal  = _2279_ | (* src = "verilog/rocket_clean.sv:198037.35-198037.70" *) _2315_;
  assign \copy2.csr.io_decode_0_read_illegal  = \copy2.csr._io_decode_0_read_illegal_T_18  | (* src = "verilog/rocket_clean.sv:198039.37-198039.100" *) \copy2.csr._io_decode_0_read_illegal_T_21 ;
  assign \copy2.csr.io_decode_0_system_illegal  = \copy2.csr._io_decode_0_system_illegal_T_15  | (* src = "verilog/rocket_clean.sv:198043.39-198043.106" *) \copy2.csr._io_decode_0_system_illegal_T_18 ;
  assign \copy2.csr.io_csr_stall  = \copy2.csr.reg_wfi  | (* src = "verilog/rocket_clean.sv:198044.25-198044.50" *) \copy2.csr.io_status_cease_r ;
  assign \copy2.csr.io_eret  = \copy2.csr._exception_T  | (* src = "verilog/rocket_clean.sv:198045.20-198045.43" *) \copy2.csr.insn_ret ;
  assign _2499_ = _2114_ | (* src = "verilog/rocket_clean.sv:198089.26-198089.75" *) \copy2.csr.reg_singleStepped ;
  assign _2500_ = \copy2.csr.reg_debug  | (* src = "verilog/rocket_clean.sv:198089.81-198089.108" *) \copy2.csr.io_status_cease_r ;
  assign \copy2.csr.io_trace_0_valid  = _2286_ | (* src = "verilog/rocket_clean.sv:198157.29-198157.68" *) \copy2.csr.io_trace_0_exception ;
  assign _2501_ = _2662_ | (* src = "verilog/rocket_clean.sv:198884.18-198884.59" *) \copy2.csr.io_interrupts_debug ;
  assign _2502_ = _2501_ | (* src = "verilog/rocket_clean.sv:198884.18-198884.71" *) \copy2.csr.io_trace_0_exception ;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  always @(posedge \copy2.csr.io_ungated_clock )
    \copy2.csr.reg_wfi  <= _2084_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  always @(posedge \copy2.csr.io_ungated_clock )
    \copy2.csr.small_1  <= _2085_;
  (* src = "verilog/rocket_clean.sv:198881.3-198905.6" *)
  always @(posedge \copy2.csr.io_ungated_clock )
    \copy2.csr.large_1  <= _1993_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_prv  <= _2030_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_gva  <= _2024_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_tsr  <= _2035_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_tw  <= _2037_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_tvm  <= _2036_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_mxr  <= _2029_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_sum  <= _2034_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_mprv  <= _2028_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_fs  <= _2023_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_mpp  <= _2027_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_spp  <= _2033_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_mpie  <= _2026_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_spie  <= _2032_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_mie  <= _2025_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mstatus_sie  <= _2031_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_dcsr_prv  <= _2009_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_singleStepped  <= _2082_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_dcsr_ebreakm  <= _2006_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_dcsr_ebreaks  <= _2007_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_dcsr_ebreaku  <= _2008_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_debug  <= _2011_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mideleg  <= _2016_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_medeleg  <= _2015_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_dcsr_cause  <= _2005_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_dcsr_step  <= _2010_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_dpc  <= \copy2.csr._GEN_518 ;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_dscratch  <= _2012_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_dmode  <= _1996_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_action  <= _1995_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_tmatch  <= _2000_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_m  <= _1997_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_s  <= _1999_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_u  <= _2001_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_x  <= _2003_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_w  <= _2002_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_control_r  <= _1998_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_bp_0_address  <= \copy2.csr._GEN_532 [38:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_0_cfg_l  <= _2040_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_0_cfg_a  <= _2039_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_0_cfg_x  <= _2043_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_0_cfg_w  <= _2042_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_0_cfg_r  <= _2041_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_0_addr  <= \copy2.csr._GEN_570 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_1_cfg_l  <= _2045_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_1_cfg_a  <= _2044_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_1_cfg_x  <= _2048_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_1_cfg_w  <= _2047_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_1_cfg_r  <= _2046_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_1_addr  <= \copy2.csr._GEN_577 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_2_cfg_l  <= _2050_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_2_cfg_a  <= _2049_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_2_cfg_x  <= _2053_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_2_cfg_w  <= _2052_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_2_cfg_r  <= _2051_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_2_addr  <= \copy2.csr._GEN_584 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_3_cfg_l  <= _2055_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_3_cfg_a  <= _2054_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_3_cfg_x  <= _2058_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_3_cfg_w  <= _2057_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_3_cfg_r  <= _2056_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_3_addr  <= \copy2.csr._GEN_591 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_4_cfg_l  <= _2060_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_4_cfg_a  <= _2059_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_4_cfg_x  <= _2063_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_4_cfg_w  <= _2062_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_4_cfg_r  <= _2061_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_4_addr  <= \copy2.csr._GEN_598 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_5_cfg_l  <= _2065_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_5_cfg_a  <= _2064_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_5_cfg_x  <= _2068_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_5_cfg_w  <= _2067_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_5_cfg_r  <= _2066_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_5_addr  <= \copy2.csr._GEN_605 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_6_cfg_l  <= _2070_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_6_cfg_a  <= _2069_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_6_cfg_x  <= _2073_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_6_cfg_w  <= _2072_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_6_cfg_r  <= _2071_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_6_addr  <= \copy2.csr._GEN_612 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_7_cfg_l  <= _2075_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_7_cfg_a  <= _2074_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_7_cfg_x  <= _2078_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_7_cfg_w  <= _2077_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_7_cfg_r  <= _2076_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_pmp_7_addr  <= \copy2.csr._GEN_619 [29:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mie  <= _2017_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mip_seip  <= _2018_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mip_stip  <= _2020_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mip_ssip  <= _2019_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mepc  <= \copy2.csr._GEN_500 ;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mcause  <= _2013_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mtval  <= \copy2.csr._GEN_504 [39:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mscratch  <= _2022_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mtvec  <= _2038_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mcounteren  <= \copy2.csr._GEN_530 [31:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_scounteren  <= \copy2.csr._GEN_529 [31:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_sepc  <= \copy2.csr._GEN_523 ;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_scause  <= _2081_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_stval  <= \copy2.csr._GEN_526 [39:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_sscratch  <= _2083_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_stvec  <= \copy2.csr._GEN_524 [38:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_satp_mode  <= _2079_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_satp_ppn  <= _2080_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_fflags  <= \copy2.csr._GEN_511 [4:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_frm  <= \copy2.csr._GEN_512 [2:0];
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_mcountinhibit  <= _2014_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.small_  <= _2086_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.large_  <= _1994_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_misa  <= _2021_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.reg_custom_0  <= _2004_;
  (* src = "verilog/rocket_clean.sv:198162.3-198880.6" *)
  always @(posedge \copy2.csr.clock )
    \copy2.csr.io_status_cease_r  <= _1992_;
  assign _2503_ = \copy2.csr.decoded_21  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198897.11-198897.21|verilog/rocket_clean.sv:198897.7-198901.10" *) \copy2.csr.wdata [63:6] : \copy2.csr._GEN_3 ;
  assign _2504_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198896.18-198896.25|verilog/rocket_clean.sv:198896.14-198904.8" *) _2503_ : \copy2.csr._GEN_3 ;
  assign _1993_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198894.9-198894.14|verilog/rocket_clean.sv:198894.5-198904.8" *) 58'h000000000000000 : _2504_;
  assign _2085_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198889.9-198889.14|verilog/rocket_clean.sv:198889.5-198893.8" *) 6'h00 : \copy2.csr._GEN_506 [5:0];
  assign _2505_ = _2502_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198884.18-198884.71|verilog/rocket_clean.sv:198884.14-198888.8" *) 1'h0 : \copy2.csr._GEN_48 ;
  assign _2084_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198882.9-198882.14|verilog/rocket_clean.sv:198882.5-198888.8" *) 1'h0 : _2505_;
  assign _1992_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198831.9-198831.14|verilog/rocket_clean.sv:198831.5-198835.8" *) 1'h0 : \copy2.csr._GEN_281 ;
  assign _2506_ = \copy2.csr.decoded_22  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198809.11-198809.21|verilog/rocket_clean.sv:198809.7-198813.10" *) \copy2.csr.wdata [63:6] : \copy2.csr._GEN_1 ;
  assign _2507_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198808.18-198808.25|verilog/rocket_clean.sv:198808.14-198816.8" *) _2506_ : \copy2.csr._GEN_1 ;
  assign _1994_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198806.9-198806.14|verilog/rocket_clean.sv:198806.5-198816.8" *) 58'h000000000000000 : _2507_;
  assign _2086_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198801.9-198801.14|verilog/rocket_clean.sv:198801.5-198805.8" *) 6'h00 : \copy2.csr._GEN_508 [5:0];
  assign _2014_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198796.9-198796.14|verilog/rocket_clean.sv:198796.5-198800.8" *) 3'h0 : \copy2.csr._GEN_505 [2:0];
  assign _2508_ = \copy2.csr.decoded_117  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198763.11-198763.22|verilog/rocket_clean.sv:198763.7-198767.10" *) { \copy2.csr.wdata [63], 58'h000000000000000, \copy2.csr.wdata [4:0] } : \copy2.csr._GEN_205 ;
  assign _2081_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198762.9-198762.16|verilog/rocket_clean.sv:198762.5-198770.8" *) _2508_ : \copy2.csr._GEN_205 ;
  assign _2038_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198754.9-198754.14|verilog/rocket_clean.sv:198754.5-198758.8" *) 32'd0 : \copy2.csr._GEN_502 ;
  assign _2509_ = \copy2.csr.decoded_12  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198740.11-198740.21|verilog/rocket_clean.sv:198740.7-198744.10" *) { \copy2.csr.wdata [63], 59'h000000000000000, \copy2.csr.wdata [3:0] } : \copy2.csr._GEN_214 ;
  assign _2510_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198739.18-198739.25|verilog/rocket_clean.sv:198739.14-198747.8" *) _2509_ : \copy2.csr._GEN_214 ;
  assign _2013_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198737.9-198737.14|verilog/rocket_clean.sv:198737.5-198747.8" *) 64'h0000000000000000 : _2510_;
  assign _2511_ = _2087_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198358.20-198358.50|verilog/rocket_clean.sv:198358.16-198362.10" *) 1'h0 : \copy2.csr._GEN_184 ;
  assign _2512_ = \copy2.csr.io_rw_addr [9] ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198356.11-198356.25|verilog/rocket_clean.sv:198356.7-198362.10" *) _2511_ : \copy2.csr._GEN_184 ;
  assign _2513_ = \copy2.csr.insn_ret  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198355.18-198355.26|verilog/rocket_clean.sv:198355.14-198365.8" *) _2512_ : \copy2.csr._GEN_184 ;
  assign _2011_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198353.9-198353.14|verilog/rocket_clean.sv:198353.5-198365.8" *) 1'h0 : _2513_;
  assign _2082_ = \copy2.csr.io_singleStep  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198327.9-198327.24|verilog/rocket_clean.sv:198327.5-198331.8" *) \copy2.csr._GEN_50  : 1'h0;
  assign _2514_ = _2282_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198316.13-198316.33|verilog/rocket_clean.sv:198316.9-198320.12" *) 2'h0 : \copy2.csr.wdata [1:0];
  assign _2515_ = \copy2.csr.decoded_14  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198315.11-198315.21|verilog/rocket_clean.sv:198315.7-198323.10" *) _2514_ : \copy2.csr._GEN_187 ;
  assign _2516_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198314.18-198314.25|verilog/rocket_clean.sv:198314.14-198326.8" *) _2515_ : \copy2.csr._GEN_187 ;
  assign _2009_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198312.9-198312.14|verilog/rocket_clean.sv:198312.5-198326.8" *) 2'h3 : _2516_;
  assign _2517_ = \copy2.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198304.20-198304.29|verilog/rocket_clean.sv:198304.16-198308.10" *) \copy2.csr.wdata [1] : \copy2.csr._GEN_264 ;
  assign _2518_ = \copy2.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198302.11-198302.22|verilog/rocket_clean.sv:198302.7-198308.10" *) \copy2.csr.wdata [1] : _2517_;
  assign _2519_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198301.18-198301.25|verilog/rocket_clean.sv:198301.14-198311.8" *) _2518_ : \copy2.csr._GEN_264 ;
  assign _2031_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198299.9-198299.14|verilog/rocket_clean.sv:198299.5-198311.8" *) 1'h0 : _2519_;
  assign _2520_ = \copy2.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198291.11-198291.20|verilog/rocket_clean.sv:198291.7-198295.10" *) \copy2.csr.wdata [3] : \copy2.csr._GEN_275 ;
  assign _2521_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198290.18-198290.25|verilog/rocket_clean.sv:198290.14-198298.8" *) _2520_ : \copy2.csr._GEN_275 ;
  assign _2025_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198288.9-198288.14|verilog/rocket_clean.sv:198288.5-198298.8" *) 1'h0 : _2521_;
  assign _2522_ = \copy2.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198280.20-198280.29|verilog/rocket_clean.sv:198280.16-198284.10" *) \copy2.csr.wdata [5] : \copy2.csr._GEN_265 ;
  assign _2523_ = \copy2.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198278.11-198278.22|verilog/rocket_clean.sv:198278.7-198284.10" *) \copy2.csr.wdata [5] : _2522_;
  assign _2524_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198277.18-198277.25|verilog/rocket_clean.sv:198277.14-198287.8" *) _2523_ : \copy2.csr._GEN_265 ;
  assign _2032_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198275.9-198275.14|verilog/rocket_clean.sv:198275.5-198287.8" *) 1'h0 : _2524_;
  assign _2525_ = \copy2.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198267.11-198267.20|verilog/rocket_clean.sv:198267.7-198271.10" *) \copy2.csr.wdata [7] : \copy2.csr._GEN_276 ;
  assign _2526_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198266.18-198266.25|verilog/rocket_clean.sv:198266.14-198274.8" *) _2525_ : \copy2.csr._GEN_276 ;
  assign _2026_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198264.9-198264.14|verilog/rocket_clean.sv:198264.5-198274.8" *) 1'h0 : _2526_;
  assign _2033_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198259.9-198259.14|verilog/rocket_clean.sv:198259.5-198263.8" *) 1'h0 : \copy2.csr._GEN_485 [0];
  assign _2527_ = _2281_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198248.13-198248.36|verilog/rocket_clean.sv:198248.9-198252.12" *) 2'h0 : \copy2.csr.wdata [12:11];
  assign _2528_ = \copy2.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198247.11-198247.20|verilog/rocket_clean.sv:198247.7-198255.10" *) _2527_ : \copy2.csr._GEN_277 ;
  assign _2529_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198246.18-198246.25|verilog/rocket_clean.sv:198246.14-198258.8" *) _2528_ : \copy2.csr._GEN_277 ;
  assign _2027_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198244.9-198244.14|verilog/rocket_clean.sv:198244.5-198258.8" *) 2'h3 : _2529_;
  assign _2530_ = \copy2.csr.decoded_5  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198227.11-198227.20|verilog/rocket_clean.sv:198227.7-198231.10" *) \copy2.csr.wdata [17] : \copy2.csr._GEN_280 ;
  assign _2531_ = \copy2.csr.csr_wen  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198226.18-198226.25|verilog/rocket_clean.sv:198226.14-198234.8" *) _2530_ : \copy2.csr._GEN_280 ;
  assign _2028_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198224.9-198224.14|verilog/rocket_clean.sv:198224.5-198234.8" *) 1'h0 : _2531_;
  assign _2532_ = \copy2.csr.decoded_143  ? (* src = "verilog/rocket_clean.sv:198827.11-198827.22|verilog/rocket_clean.sv:198827.7-198829.10" *) \copy2.csr._reg_custom_0_T_3  : \copy2.csr.reg_custom_0 ;
  assign _2533_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198826.18-198826.25|verilog/rocket_clean.sv:198826.14-198830.8" *) _2532_ : \copy2.csr.reg_custom_0 ;
  assign _2004_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198824.9-198824.14|verilog/rocket_clean.sv:198824.5-198830.8" *) 64'h0000000000000208 : _2533_;
  assign _2534_ = \copy2.csr.decoded_4  ? (* src = "verilog/rocket_clean.sv:198820.11-198820.20|verilog/rocket_clean.sv:198820.7-198822.10" *) \copy2.csr._reg_misa_T_8  : \copy2.csr.reg_misa ;
  assign _2535_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198819.18-198819.25|verilog/rocket_clean.sv:198819.14-198823.8" *) _2534_ : \copy2.csr.reg_misa ;
  assign _2021_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198817.9-198817.14|verilog/rocket_clean.sv:198817.5-198823.8" *) 64'h8000000000941129 : _2535_;
  assign _2536_ = \copy2.csr._T_1880  ? (* src = "verilog/rocket_clean.sv:198789.13-198789.20|verilog/rocket_clean.sv:198789.9-198791.12" *) { 24'h000000, \copy2.csr.wdata [19:0] } : \copy2.csr.reg_satp_ppn ;
  assign _2537_ = \copy2.csr.decoded_119  ? (* src = "verilog/rocket_clean.sv:198788.11-198788.22|verilog/rocket_clean.sv:198788.7-198792.10" *) _2536_ : \copy2.csr.reg_satp_ppn ;
  assign _2080_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198787.9-198787.16|verilog/rocket_clean.sv:198787.5-198793.8" *) _2537_ : \copy2.csr.reg_satp_ppn ;
  assign _2538_ = \copy2.csr._T_1880  ? (* src = "verilog/rocket_clean.sv:198782.13-198782.20|verilog/rocket_clean.sv:198782.9-198784.12" *) { \copy2.csr.wdata [63], 3'h0 } : \copy2.csr.reg_satp_mode ;
  assign _2539_ = \copy2.csr.decoded_119  ? (* src = "verilog/rocket_clean.sv:198781.11-198781.22|verilog/rocket_clean.sv:198781.7-198785.10" *) _2538_ : \copy2.csr.reg_satp_mode ;
  assign _2540_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198780.18-198780.25|verilog/rocket_clean.sv:198780.14-198786.8" *) _2539_ : \copy2.csr.reg_satp_mode ;
  assign _2079_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198778.9-198778.14|verilog/rocket_clean.sv:198778.5-198786.8" *) 4'h0 : _2540_;
  assign _2541_ = \copy2.csr.decoded_116  ? (* src = "verilog/rocket_clean.sv:198773.11-198773.22|verilog/rocket_clean.sv:198773.7-198775.10" *) \copy2.csr.wdata  : \copy2.csr.reg_sscratch ;
  assign _2083_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198772.9-198772.16|verilog/rocket_clean.sv:198772.5-198776.8" *) _2541_ : \copy2.csr.reg_sscratch ;
  assign _2542_ = \copy2.csr.decoded_9  ? (* src = "verilog/rocket_clean.sv:198750.11-198750.20|verilog/rocket_clean.sv:198750.7-198752.10" *) \copy2.csr.wdata  : \copy2.csr.reg_mscratch ;
  assign _2022_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198749.9-198749.16|verilog/rocket_clean.sv:198749.5-198753.8" *) _2542_ : \copy2.csr.reg_mscratch ;
  assign _2543_ = \copy2.csr.decoded_7  ? (* src = "verilog/rocket_clean.sv:198732.20-198732.29|verilog/rocket_clean.sv:198732.16-198734.10" *) \copy2.csr._new_mip_T_8 [1] : \copy2.csr.reg_mip_ssip ;
  assign _2544_ = \copy2.csr.decoded_114  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198730.11-198730.22|verilog/rocket_clean.sv:198730.7-198734.10" *) \copy2.csr._new_sip_T_3 [1] : _2543_;
  assign _2019_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198729.9-198729.16|verilog/rocket_clean.sv:198729.5-198735.8" *) _2544_ : \copy2.csr.reg_mip_ssip ;
  assign _2545_ = \copy2.csr.decoded_7  ? (* src = "verilog/rocket_clean.sv:198725.11-198725.20|verilog/rocket_clean.sv:198725.7-198727.10" *) \copy2.csr._new_mip_T_8 [5] : \copy2.csr.reg_mip_stip ;
  assign _2020_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198724.9-198724.16|verilog/rocket_clean.sv:198724.5-198728.8" *) _2545_ : \copy2.csr.reg_mip_stip ;
  assign _2546_ = \copy2.csr.decoded_7  ? (* src = "verilog/rocket_clean.sv:198720.11-198720.20|verilog/rocket_clean.sv:198720.7-198722.10" *) \copy2.csr._new_mip_T_8 [9] : \copy2.csr.reg_mip_seip ;
  assign _2018_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198719.9-198719.16|verilog/rocket_clean.sv:198719.5-198723.8" *) _2546_ : \copy2.csr.reg_mip_seip ;
  assign _2547_ = \copy2.csr.decoded_8  ? (* src = "verilog/rocket_clean.sv:198715.20-198715.29|verilog/rocket_clean.sv:198715.16-198717.10" *) { 52'h0000000000000, \copy2.csr.wdata [11], 1'h0, \copy2.csr.wdata [9], 1'h0, \copy2.csr.wdata [7], 1'h0, \copy2.csr.wdata [5], 1'h0, \copy2.csr.wdata [3], 1'h0, \copy2.csr.wdata [1], 1'h0 } : \copy2.csr.reg_mie ;
  assign _2548_ = \copy2.csr.decoded_115  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198713.11-198713.22|verilog/rocket_clean.sv:198713.7-198717.10" *) \copy2.csr._reg_mie_T_4  : _2547_;
  assign _2017_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198712.9-198712.16|verilog/rocket_clean.sv:198712.5-198718.8" *) _2548_ : \copy2.csr.reg_mie ;
  assign _2549_ = _2129_ ? (* src = "verilog/rocket_clean.sv:198707.11-198707.41|verilog/rocket_clean.sv:198707.7-198709.10" *) \copy2.csr.wdata [56] : \copy2.csr.reg_pmp_7_cfg_r ;
  assign _2076_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198706.9-198706.16|verilog/rocket_clean.sv:198706.5-198710.8" *) _2549_ : \copy2.csr.reg_pmp_7_cfg_r ;
  assign _2550_ = _2129_ ? (* src = "verilog/rocket_clean.sv:198702.11-198702.41|verilog/rocket_clean.sv:198702.7-198704.10" *) _2130_ : \copy2.csr.reg_pmp_7_cfg_w ;
  assign _2077_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198701.9-198701.16|verilog/rocket_clean.sv:198701.5-198705.8" *) _2550_ : \copy2.csr.reg_pmp_7_cfg_w ;
  assign _2551_ = _2129_ ? (* src = "verilog/rocket_clean.sv:198697.11-198697.41|verilog/rocket_clean.sv:198697.7-198699.10" *) \copy2.csr.wdata [58] : \copy2.csr.reg_pmp_7_cfg_x ;
  assign _2078_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198696.9-198696.16|verilog/rocket_clean.sv:198696.5-198700.8" *) _2551_ : \copy2.csr.reg_pmp_7_cfg_x ;
  assign _2552_ = _2129_ ? (* src = "verilog/rocket_clean.sv:198692.11-198692.41|verilog/rocket_clean.sv:198692.7-198694.10" *) \copy2.csr.wdata [60:59] : \copy2.csr.reg_pmp_7_cfg_a ;
  assign _2553_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198691.18-198691.25|verilog/rocket_clean.sv:198691.14-198695.8" *) _2552_ : \copy2.csr.reg_pmp_7_cfg_a ;
  assign _2074_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198689.9-198689.14|verilog/rocket_clean.sv:198689.5-198695.8" *) 2'h0 : _2553_;
  assign _2554_ = _2129_ ? (* src = "verilog/rocket_clean.sv:198685.11-198685.41|verilog/rocket_clean.sv:198685.7-198687.10" *) \copy2.csr.wdata [63] : \copy2.csr.reg_pmp_7_cfg_l ;
  assign _2555_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198684.18-198684.25|verilog/rocket_clean.sv:198684.14-198688.8" *) _2554_ : \copy2.csr.reg_pmp_7_cfg_l ;
  assign _2075_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198682.9-198682.14|verilog/rocket_clean.sv:198682.5-198688.8" *) 1'h0 : _2555_;
  assign _2556_ = _2127_ ? (* src = "verilog/rocket_clean.sv:198677.11-198677.41|verilog/rocket_clean.sv:198677.7-198679.10" *) \copy2.csr.wdata [48] : \copy2.csr.reg_pmp_6_cfg_r ;
  assign _2071_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198676.9-198676.16|verilog/rocket_clean.sv:198676.5-198680.8" *) _2556_ : \copy2.csr.reg_pmp_6_cfg_r ;
  assign _2557_ = _2127_ ? (* src = "verilog/rocket_clean.sv:198672.11-198672.41|verilog/rocket_clean.sv:198672.7-198674.10" *) _2128_ : \copy2.csr.reg_pmp_6_cfg_w ;
  assign _2072_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198671.9-198671.16|verilog/rocket_clean.sv:198671.5-198675.8" *) _2557_ : \copy2.csr.reg_pmp_6_cfg_w ;
  assign _2558_ = _2127_ ? (* src = "verilog/rocket_clean.sv:198667.11-198667.41|verilog/rocket_clean.sv:198667.7-198669.10" *) \copy2.csr.wdata [50] : \copy2.csr.reg_pmp_6_cfg_x ;
  assign _2073_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198666.9-198666.16|verilog/rocket_clean.sv:198666.5-198670.8" *) _2558_ : \copy2.csr.reg_pmp_6_cfg_x ;
  assign _2559_ = _2127_ ? (* src = "verilog/rocket_clean.sv:198662.11-198662.41|verilog/rocket_clean.sv:198662.7-198664.10" *) \copy2.csr.wdata [52:51] : \copy2.csr.reg_pmp_6_cfg_a ;
  assign _2560_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198661.18-198661.25|verilog/rocket_clean.sv:198661.14-198665.8" *) _2559_ : \copy2.csr.reg_pmp_6_cfg_a ;
  assign _2069_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198659.9-198659.14|verilog/rocket_clean.sv:198659.5-198665.8" *) 2'h0 : _2560_;
  assign _2561_ = _2127_ ? (* src = "verilog/rocket_clean.sv:198655.11-198655.41|verilog/rocket_clean.sv:198655.7-198657.10" *) \copy2.csr.wdata [55] : \copy2.csr.reg_pmp_6_cfg_l ;
  assign _2562_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198654.18-198654.25|verilog/rocket_clean.sv:198654.14-198658.8" *) _2561_ : \copy2.csr.reg_pmp_6_cfg_l ;
  assign _2070_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198652.9-198652.14|verilog/rocket_clean.sv:198652.5-198658.8" *) 1'h0 : _2562_;
  assign _2563_ = _2125_ ? (* src = "verilog/rocket_clean.sv:198647.11-198647.41|verilog/rocket_clean.sv:198647.7-198649.10" *) \copy2.csr.wdata [40] : \copy2.csr.reg_pmp_5_cfg_r ;
  assign _2066_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198646.9-198646.16|verilog/rocket_clean.sv:198646.5-198650.8" *) _2563_ : \copy2.csr.reg_pmp_5_cfg_r ;
  assign _2564_ = _2125_ ? (* src = "verilog/rocket_clean.sv:198642.11-198642.41|verilog/rocket_clean.sv:198642.7-198644.10" *) _2126_ : \copy2.csr.reg_pmp_5_cfg_w ;
  assign _2067_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198641.9-198641.16|verilog/rocket_clean.sv:198641.5-198645.8" *) _2564_ : \copy2.csr.reg_pmp_5_cfg_w ;
  assign _2565_ = _2125_ ? (* src = "verilog/rocket_clean.sv:198637.11-198637.41|verilog/rocket_clean.sv:198637.7-198639.10" *) \copy2.csr.wdata [42] : \copy2.csr.reg_pmp_5_cfg_x ;
  assign _2068_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198636.9-198636.16|verilog/rocket_clean.sv:198636.5-198640.8" *) _2565_ : \copy2.csr.reg_pmp_5_cfg_x ;
  assign _2566_ = _2125_ ? (* src = "verilog/rocket_clean.sv:198632.11-198632.41|verilog/rocket_clean.sv:198632.7-198634.10" *) \copy2.csr.wdata [44:43] : \copy2.csr.reg_pmp_5_cfg_a ;
  assign _2567_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198631.18-198631.25|verilog/rocket_clean.sv:198631.14-198635.8" *) _2566_ : \copy2.csr.reg_pmp_5_cfg_a ;
  assign _2064_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198629.9-198629.14|verilog/rocket_clean.sv:198629.5-198635.8" *) 2'h0 : _2567_;
  assign _2568_ = _2125_ ? (* src = "verilog/rocket_clean.sv:198625.11-198625.41|verilog/rocket_clean.sv:198625.7-198627.10" *) \copy2.csr.wdata [47] : \copy2.csr.reg_pmp_5_cfg_l ;
  assign _2569_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198624.18-198624.25|verilog/rocket_clean.sv:198624.14-198628.8" *) _2568_ : \copy2.csr.reg_pmp_5_cfg_l ;
  assign _2065_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198622.9-198622.14|verilog/rocket_clean.sv:198622.5-198628.8" *) 1'h0 : _2569_;
  assign _2570_ = _2123_ ? (* src = "verilog/rocket_clean.sv:198617.11-198617.41|verilog/rocket_clean.sv:198617.7-198619.10" *) \copy2.csr.wdata [32] : \copy2.csr.reg_pmp_4_cfg_r ;
  assign _2061_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198616.9-198616.16|verilog/rocket_clean.sv:198616.5-198620.8" *) _2570_ : \copy2.csr.reg_pmp_4_cfg_r ;
  assign _2571_ = _2123_ ? (* src = "verilog/rocket_clean.sv:198612.11-198612.41|verilog/rocket_clean.sv:198612.7-198614.10" *) _2124_ : \copy2.csr.reg_pmp_4_cfg_w ;
  assign _2062_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198611.9-198611.16|verilog/rocket_clean.sv:198611.5-198615.8" *) _2571_ : \copy2.csr.reg_pmp_4_cfg_w ;
  assign _2572_ = _2123_ ? (* src = "verilog/rocket_clean.sv:198607.11-198607.41|verilog/rocket_clean.sv:198607.7-198609.10" *) \copy2.csr.wdata [34] : \copy2.csr.reg_pmp_4_cfg_x ;
  assign _2063_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198606.9-198606.16|verilog/rocket_clean.sv:198606.5-198610.8" *) _2572_ : \copy2.csr.reg_pmp_4_cfg_x ;
  assign _2573_ = _2123_ ? (* src = "verilog/rocket_clean.sv:198602.11-198602.41|verilog/rocket_clean.sv:198602.7-198604.10" *) \copy2.csr.wdata [36:35] : \copy2.csr.reg_pmp_4_cfg_a ;
  assign _2574_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198601.18-198601.25|verilog/rocket_clean.sv:198601.14-198605.8" *) _2573_ : \copy2.csr.reg_pmp_4_cfg_a ;
  assign _2059_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198599.9-198599.14|verilog/rocket_clean.sv:198599.5-198605.8" *) 2'h0 : _2574_;
  assign _2575_ = _2123_ ? (* src = "verilog/rocket_clean.sv:198595.11-198595.41|verilog/rocket_clean.sv:198595.7-198597.10" *) \copy2.csr.wdata [39] : \copy2.csr.reg_pmp_4_cfg_l ;
  assign _2576_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198594.18-198594.25|verilog/rocket_clean.sv:198594.14-198598.8" *) _2575_ : \copy2.csr.reg_pmp_4_cfg_l ;
  assign _2060_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198592.9-198592.14|verilog/rocket_clean.sv:198592.5-198598.8" *) 1'h0 : _2576_;
  assign _2577_ = _2121_ ? (* src = "verilog/rocket_clean.sv:198587.11-198587.41|verilog/rocket_clean.sv:198587.7-198589.10" *) \copy2.csr.wdata [24] : \copy2.csr.reg_pmp_3_cfg_r ;
  assign _2056_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198586.9-198586.16|verilog/rocket_clean.sv:198586.5-198590.8" *) _2577_ : \copy2.csr.reg_pmp_3_cfg_r ;
  assign _2578_ = _2121_ ? (* src = "verilog/rocket_clean.sv:198582.11-198582.41|verilog/rocket_clean.sv:198582.7-198584.10" *) _2122_ : \copy2.csr.reg_pmp_3_cfg_w ;
  assign _2057_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198581.9-198581.16|verilog/rocket_clean.sv:198581.5-198585.8" *) _2578_ : \copy2.csr.reg_pmp_3_cfg_w ;
  assign _2579_ = _2121_ ? (* src = "verilog/rocket_clean.sv:198577.11-198577.41|verilog/rocket_clean.sv:198577.7-198579.10" *) \copy2.csr.wdata [26] : \copy2.csr.reg_pmp_3_cfg_x ;
  assign _2058_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198576.9-198576.16|verilog/rocket_clean.sv:198576.5-198580.8" *) _2579_ : \copy2.csr.reg_pmp_3_cfg_x ;
  assign _2580_ = _2121_ ? (* src = "verilog/rocket_clean.sv:198572.11-198572.41|verilog/rocket_clean.sv:198572.7-198574.10" *) \copy2.csr.wdata [28:27] : \copy2.csr.reg_pmp_3_cfg_a ;
  assign _2581_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198571.18-198571.25|verilog/rocket_clean.sv:198571.14-198575.8" *) _2580_ : \copy2.csr.reg_pmp_3_cfg_a ;
  assign _2054_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198569.9-198569.14|verilog/rocket_clean.sv:198569.5-198575.8" *) 2'h0 : _2581_;
  assign _2582_ = _2121_ ? (* src = "verilog/rocket_clean.sv:198565.11-198565.41|verilog/rocket_clean.sv:198565.7-198567.10" *) \copy2.csr.wdata [31] : \copy2.csr.reg_pmp_3_cfg_l ;
  assign _2583_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198564.18-198564.25|verilog/rocket_clean.sv:198564.14-198568.8" *) _2582_ : \copy2.csr.reg_pmp_3_cfg_l ;
  assign _2055_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198562.9-198562.14|verilog/rocket_clean.sv:198562.5-198568.8" *) 1'h0 : _2583_;
  assign _2584_ = _2119_ ? (* src = "verilog/rocket_clean.sv:198557.11-198557.41|verilog/rocket_clean.sv:198557.7-198559.10" *) \copy2.csr.wdata [16] : \copy2.csr.reg_pmp_2_cfg_r ;
  assign _2051_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198556.9-198556.16|verilog/rocket_clean.sv:198556.5-198560.8" *) _2584_ : \copy2.csr.reg_pmp_2_cfg_r ;
  assign _2585_ = _2119_ ? (* src = "verilog/rocket_clean.sv:198552.11-198552.41|verilog/rocket_clean.sv:198552.7-198554.10" *) _2120_ : \copy2.csr.reg_pmp_2_cfg_w ;
  assign _2052_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198551.9-198551.16|verilog/rocket_clean.sv:198551.5-198555.8" *) _2585_ : \copy2.csr.reg_pmp_2_cfg_w ;
  assign _2586_ = _2119_ ? (* src = "verilog/rocket_clean.sv:198547.11-198547.41|verilog/rocket_clean.sv:198547.7-198549.10" *) \copy2.csr.wdata [18] : \copy2.csr.reg_pmp_2_cfg_x ;
  assign _2053_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198546.9-198546.16|verilog/rocket_clean.sv:198546.5-198550.8" *) _2586_ : \copy2.csr.reg_pmp_2_cfg_x ;
  assign _2587_ = _2119_ ? (* src = "verilog/rocket_clean.sv:198542.11-198542.41|verilog/rocket_clean.sv:198542.7-198544.10" *) \copy2.csr.wdata [20:19] : \copy2.csr.reg_pmp_2_cfg_a ;
  assign _2588_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198541.18-198541.25|verilog/rocket_clean.sv:198541.14-198545.8" *) _2587_ : \copy2.csr.reg_pmp_2_cfg_a ;
  assign _2049_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198539.9-198539.14|verilog/rocket_clean.sv:198539.5-198545.8" *) 2'h0 : _2588_;
  assign _2589_ = _2119_ ? (* src = "verilog/rocket_clean.sv:198535.11-198535.41|verilog/rocket_clean.sv:198535.7-198537.10" *) \copy2.csr.wdata [23] : \copy2.csr.reg_pmp_2_cfg_l ;
  assign _2590_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198534.18-198534.25|verilog/rocket_clean.sv:198534.14-198538.8" *) _2589_ : \copy2.csr.reg_pmp_2_cfg_l ;
  assign _2050_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198532.9-198532.14|verilog/rocket_clean.sv:198532.5-198538.8" *) 1'h0 : _2590_;
  assign _2591_ = _2117_ ? (* src = "verilog/rocket_clean.sv:198527.11-198527.41|verilog/rocket_clean.sv:198527.7-198529.10" *) \copy2.csr.wdata [8] : \copy2.csr.reg_pmp_1_cfg_r ;
  assign _2046_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198526.9-198526.16|verilog/rocket_clean.sv:198526.5-198530.8" *) _2591_ : \copy2.csr.reg_pmp_1_cfg_r ;
  assign _2592_ = _2117_ ? (* src = "verilog/rocket_clean.sv:198522.11-198522.41|verilog/rocket_clean.sv:198522.7-198524.10" *) _2118_ : \copy2.csr.reg_pmp_1_cfg_w ;
  assign _2047_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198521.9-198521.16|verilog/rocket_clean.sv:198521.5-198525.8" *) _2592_ : \copy2.csr.reg_pmp_1_cfg_w ;
  assign _2593_ = _2117_ ? (* src = "verilog/rocket_clean.sv:198517.11-198517.41|verilog/rocket_clean.sv:198517.7-198519.10" *) \copy2.csr.wdata [10] : \copy2.csr.reg_pmp_1_cfg_x ;
  assign _2048_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198516.9-198516.16|verilog/rocket_clean.sv:198516.5-198520.8" *) _2593_ : \copy2.csr.reg_pmp_1_cfg_x ;
  assign _2594_ = _2117_ ? (* src = "verilog/rocket_clean.sv:198512.11-198512.41|verilog/rocket_clean.sv:198512.7-198514.10" *) \copy2.csr.wdata [12:11] : \copy2.csr.reg_pmp_1_cfg_a ;
  assign _2595_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198511.18-198511.25|verilog/rocket_clean.sv:198511.14-198515.8" *) _2594_ : \copy2.csr.reg_pmp_1_cfg_a ;
  assign _2044_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198509.9-198509.14|verilog/rocket_clean.sv:198509.5-198515.8" *) 2'h0 : _2595_;
  assign _2596_ = _2117_ ? (* src = "verilog/rocket_clean.sv:198505.11-198505.41|verilog/rocket_clean.sv:198505.7-198507.10" *) \copy2.csr.wdata [15] : \copy2.csr.reg_pmp_1_cfg_l ;
  assign _2597_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198504.18-198504.25|verilog/rocket_clean.sv:198504.14-198508.8" *) _2596_ : \copy2.csr.reg_pmp_1_cfg_l ;
  assign _2045_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198502.9-198502.14|verilog/rocket_clean.sv:198502.5-198508.8" *) 1'h0 : _2597_;
  assign _2598_ = _2115_ ? (* src = "verilog/rocket_clean.sv:198497.11-198497.41|verilog/rocket_clean.sv:198497.7-198499.10" *) \copy2.csr.wdata [0] : \copy2.csr.reg_pmp_0_cfg_r ;
  assign _2041_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198496.9-198496.16|verilog/rocket_clean.sv:198496.5-198500.8" *) _2598_ : \copy2.csr.reg_pmp_0_cfg_r ;
  assign _2599_ = _2115_ ? (* src = "verilog/rocket_clean.sv:198492.11-198492.41|verilog/rocket_clean.sv:198492.7-198494.10" *) _2116_ : \copy2.csr.reg_pmp_0_cfg_w ;
  assign _2042_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198491.9-198491.16|verilog/rocket_clean.sv:198491.5-198495.8" *) _2599_ : \copy2.csr.reg_pmp_0_cfg_w ;
  assign _2600_ = _2115_ ? (* src = "verilog/rocket_clean.sv:198487.11-198487.41|verilog/rocket_clean.sv:198487.7-198489.10" *) \copy2.csr.wdata [2] : \copy2.csr.reg_pmp_0_cfg_x ;
  assign _2043_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198486.9-198486.16|verilog/rocket_clean.sv:198486.5-198490.8" *) _2600_ : \copy2.csr.reg_pmp_0_cfg_x ;
  assign _2601_ = _2115_ ? (* src = "verilog/rocket_clean.sv:198482.11-198482.41|verilog/rocket_clean.sv:198482.7-198484.10" *) \copy2.csr.wdata [4:3] : \copy2.csr.reg_pmp_0_cfg_a ;
  assign _2602_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198481.18-198481.25|verilog/rocket_clean.sv:198481.14-198485.8" *) _2601_ : \copy2.csr.reg_pmp_0_cfg_a ;
  assign _2039_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198479.9-198479.14|verilog/rocket_clean.sv:198479.5-198485.8" *) 2'h0 : _2602_;
  assign _2603_ = _2115_ ? (* src = "verilog/rocket_clean.sv:198475.11-198475.41|verilog/rocket_clean.sv:198475.7-198477.10" *) \copy2.csr.wdata [7] : \copy2.csr.reg_pmp_0_cfg_l ;
  assign _2604_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198474.18-198474.25|verilog/rocket_clean.sv:198474.14-198478.8" *) _2603_ : \copy2.csr.reg_pmp_0_cfg_l ;
  assign _2040_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198472.9-198472.14|verilog/rocket_clean.sv:198472.5-198478.8" *) 1'h0 : _2604_;
  assign _2605_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198466.13-198466.22|verilog/rocket_clean.sv:198466.9-198468.12" *) \copy2.csr.wdata [0] : \copy2.csr.reg_bp_0_control_r ;
  assign _2606_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198465.11-198465.46|verilog/rocket_clean.sv:198465.7-198469.10" *) _2605_ : \copy2.csr.reg_bp_0_control_r ;
  assign _2607_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198464.18-198464.25|verilog/rocket_clean.sv:198464.14-198470.8" *) _2606_ : \copy2.csr.reg_bp_0_control_r ;
  assign _1998_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198462.9-198462.14|verilog/rocket_clean.sv:198462.5-198470.8" *) 1'h0 : _2607_;
  assign _2608_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198457.13-198457.22|verilog/rocket_clean.sv:198457.9-198459.12" *) \copy2.csr.wdata [1] : \copy2.csr.reg_bp_0_control_w ;
  assign _2609_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198456.11-198456.46|verilog/rocket_clean.sv:198456.7-198460.10" *) _2608_ : \copy2.csr.reg_bp_0_control_w ;
  assign _2610_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198455.18-198455.25|verilog/rocket_clean.sv:198455.14-198461.8" *) _2609_ : \copy2.csr.reg_bp_0_control_w ;
  assign _2002_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198453.9-198453.14|verilog/rocket_clean.sv:198453.5-198461.8" *) 1'h0 : _2610_;
  assign _2611_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198448.13-198448.22|verilog/rocket_clean.sv:198448.9-198450.12" *) \copy2.csr.wdata [2] : \copy2.csr.reg_bp_0_control_x ;
  assign _2612_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198447.11-198447.46|verilog/rocket_clean.sv:198447.7-198451.10" *) _2611_ : \copy2.csr.reg_bp_0_control_x ;
  assign _2613_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198446.18-198446.25|verilog/rocket_clean.sv:198446.14-198452.8" *) _2612_ : \copy2.csr.reg_bp_0_control_x ;
  assign _2003_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198444.9-198444.14|verilog/rocket_clean.sv:198444.5-198452.8" *) 1'h0 : _2613_;
  assign _2614_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198439.13-198439.22|verilog/rocket_clean.sv:198439.9-198441.12" *) \copy2.csr.wdata [3] : \copy2.csr.reg_bp_0_control_u ;
  assign _2615_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198438.11-198438.46|verilog/rocket_clean.sv:198438.7-198442.10" *) _2614_ : \copy2.csr.reg_bp_0_control_u ;
  assign _2001_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198437.9-198437.16|verilog/rocket_clean.sv:198437.5-198443.8" *) _2615_ : \copy2.csr.reg_bp_0_control_u ;
  assign _2616_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198432.13-198432.22|verilog/rocket_clean.sv:198432.9-198434.12" *) \copy2.csr.wdata [4] : \copy2.csr.reg_bp_0_control_s ;
  assign _2617_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198431.11-198431.46|verilog/rocket_clean.sv:198431.7-198435.10" *) _2616_ : \copy2.csr.reg_bp_0_control_s ;
  assign _1999_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198430.9-198430.16|verilog/rocket_clean.sv:198430.5-198436.8" *) _2617_ : \copy2.csr.reg_bp_0_control_s ;
  assign _2618_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198425.13-198425.22|verilog/rocket_clean.sv:198425.9-198427.12" *) \copy2.csr.wdata [6] : \copy2.csr.reg_bp_0_control_m ;
  assign _2619_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198424.11-198424.46|verilog/rocket_clean.sv:198424.7-198428.10" *) _2618_ : \copy2.csr.reg_bp_0_control_m ;
  assign _1997_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198423.9-198423.16|verilog/rocket_clean.sv:198423.5-198429.8" *) _2619_ : \copy2.csr.reg_bp_0_control_m ;
  assign _2620_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198418.13-198418.22|verilog/rocket_clean.sv:198418.9-198420.12" *) \copy2.csr.wdata [8:7] : \copy2.csr.reg_bp_0_control_tmatch ;
  assign _2621_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198417.11-198417.46|verilog/rocket_clean.sv:198417.7-198421.10" *) _2620_ : \copy2.csr.reg_bp_0_control_tmatch ;
  assign _2000_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198416.9-198416.16|verilog/rocket_clean.sv:198416.5-198422.8" *) _2621_ : \copy2.csr.reg_bp_0_control_tmatch ;
  assign _2622_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198411.13-198411.22|verilog/rocket_clean.sv:198411.9-198413.12" *) \copy2.csr._GEN_352  : \copy2.csr.reg_bp_0_control_action ;
  assign _2623_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198410.11-198410.46|verilog/rocket_clean.sv:198410.7-198414.10" *) _2622_ : \copy2.csr.reg_bp_0_control_action ;
  assign _2624_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198409.18-198409.25|verilog/rocket_clean.sv:198409.14-198415.8" *) _2623_ : \copy2.csr.reg_bp_0_control_action ;
  assign _1995_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198407.9-198407.14|verilog/rocket_clean.sv:198407.5-198415.8" *) 1'h0 : _2624_;
  assign _2625_ = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:198402.13-198402.22|verilog/rocket_clean.sv:198402.9-198404.12" *) \copy2.csr.dMode  : \copy2.csr.reg_bp_0_control_dmode ;
  assign _2626_ = _2498_ ? (* src = "verilog/rocket_clean.sv:198401.11-198401.46|verilog/rocket_clean.sv:198401.7-198405.10" *) _2625_ : \copy2.csr.reg_bp_0_control_dmode ;
  assign _2627_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198400.18-198400.25|verilog/rocket_clean.sv:198400.14-198406.8" *) _2626_ : \copy2.csr.reg_bp_0_control_dmode ;
  assign _1996_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198398.9-198398.14|verilog/rocket_clean.sv:198398.5-198406.8" *) 1'h0 : _2627_;
  assign _2628_ = \copy2.csr.decoded_16  ? (* src = "verilog/rocket_clean.sv:198394.11-198394.21|verilog/rocket_clean.sv:198394.7-198396.10" *) \copy2.csr.wdata  : \copy2.csr.reg_dscratch ;
  assign _2012_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198393.9-198393.16|verilog/rocket_clean.sv:198393.5-198397.8" *) _2628_ : \copy2.csr.reg_dscratch ;
  assign _2629_ = \copy2.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:198388.11-198388.21|verilog/rocket_clean.sv:198388.7-198390.10" *) \copy2.csr.wdata [2] : \copy2.csr.reg_dcsr_step ;
  assign _2630_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198387.18-198387.25|verilog/rocket_clean.sv:198387.14-198391.8" *) _2629_ : \copy2.csr.reg_dcsr_step ;
  assign _2010_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198385.9-198385.14|verilog/rocket_clean.sv:198385.5-198391.8" *) 1'h0 : _2630_;
  assign _2631_ = \copy2.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:198380.13-198380.23|verilog/rocket_clean.sv:198380.9-198382.12" *) \copy2.csr.reg_dcsr_cause  : \copy2.csr._reg_dcsr_cause_T_2 ;
  assign _2632_ = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:198379.11-198379.22|verilog/rocket_clean.sv:198379.7-198383.10" *) _2631_ : \copy2.csr.reg_dcsr_cause ;
  assign _2633_ = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:198378.18-198378.27|verilog/rocket_clean.sv:198378.14-198384.8" *) _2632_ : \copy2.csr.reg_dcsr_cause ;
  assign _2005_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198376.9-198376.14|verilog/rocket_clean.sv:198376.5-198384.8" *) 3'h0 : _2633_;
  assign _2634_ = \copy2.csr.decoded_124  ? (* src = "verilog/rocket_clean.sv:198372.11-198372.22|verilog/rocket_clean.sv:198372.7-198374.10" *) \copy2.csr.wdata  : \copy2.csr.reg_medeleg ;
  assign _2015_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198371.9-198371.16|verilog/rocket_clean.sv:198371.5-198375.8" *) _2634_ : \copy2.csr.reg_medeleg ;
  assign _2635_ = \copy2.csr.decoded_123  ? (* src = "verilog/rocket_clean.sv:198367.11-198367.22|verilog/rocket_clean.sv:198367.7-198369.10" *) \copy2.csr.wdata  : \copy2.csr.reg_mideleg ;
  assign _2016_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198366.9-198366.16|verilog/rocket_clean.sv:198366.5-198370.8" *) _2635_ : \copy2.csr.reg_mideleg ;
  assign _2636_ = \copy2.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:198349.11-198349.21|verilog/rocket_clean.sv:198349.7-198351.10" *) \copy2.csr.wdata [12] : \copy2.csr.reg_dcsr_ebreaku ;
  assign _2637_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198348.18-198348.25|verilog/rocket_clean.sv:198348.14-198352.8" *) _2636_ : \copy2.csr.reg_dcsr_ebreaku ;
  assign _2008_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198346.9-198346.14|verilog/rocket_clean.sv:198346.5-198352.8" *) 1'h0 : _2637_;
  assign _2638_ = \copy2.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:198342.11-198342.21|verilog/rocket_clean.sv:198342.7-198344.10" *) \copy2.csr.wdata [13] : \copy2.csr.reg_dcsr_ebreaks ;
  assign _2639_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198341.18-198341.25|verilog/rocket_clean.sv:198341.14-198345.8" *) _2638_ : \copy2.csr.reg_dcsr_ebreaks ;
  assign _2007_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198339.9-198339.14|verilog/rocket_clean.sv:198339.5-198345.8" *) 1'h0 : _2639_;
  assign _2640_ = \copy2.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:198335.11-198335.21|verilog/rocket_clean.sv:198335.7-198337.10" *) \copy2.csr.wdata [15] : \copy2.csr.reg_dcsr_ebreakm ;
  assign _2641_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198334.18-198334.25|verilog/rocket_clean.sv:198334.14-198338.8" *) _2640_ : \copy2.csr.reg_dcsr_ebreakm ;
  assign _2006_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198332.9-198332.14|verilog/rocket_clean.sv:198332.5-198338.8" *) 1'h0 : _2641_;
  assign _2642_ = \copy2.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198240.20-198240.29|verilog/rocket_clean.sv:198240.16-198242.10" *) \copy2.csr._reg_mstatus_fs_T_2  : \copy2.csr.reg_mstatus_fs ;
  assign _2643_ = \copy2.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198238.11-198238.22|verilog/rocket_clean.sv:198238.7-198242.10" *) \copy2.csr._reg_mstatus_fs_T_2  : _2642_;
  assign _2644_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198237.18-198237.25|verilog/rocket_clean.sv:198237.14-198243.8" *) _2643_ : \copy2.csr.reg_mstatus_fs ;
  assign _2023_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198235.9-198235.14|verilog/rocket_clean.sv:198235.5-198243.8" *) 2'h0 : _2644_;
  assign _2645_ = \copy2.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198220.20-198220.29|verilog/rocket_clean.sv:198220.16-198222.10" *) \copy2.csr.wdata [18] : \copy2.csr.reg_mstatus_sum ;
  assign _2646_ = \copy2.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198218.11-198218.22|verilog/rocket_clean.sv:198218.7-198222.10" *) \copy2.csr.wdata [18] : _2645_;
  assign _2647_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198217.18-198217.25|verilog/rocket_clean.sv:198217.14-198223.8" *) _2646_ : \copy2.csr.reg_mstatus_sum ;
  assign _2034_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198215.9-198215.14|verilog/rocket_clean.sv:198215.5-198223.8" *) 1'h0 : _2647_;
  assign _2648_ = \copy2.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198211.20-198211.29|verilog/rocket_clean.sv:198211.16-198213.10" *) \copy2.csr.wdata [19] : \copy2.csr.reg_mstatus_mxr ;
  assign _2649_ = \copy2.csr.decoded_113  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198209.11-198209.22|verilog/rocket_clean.sv:198209.7-198213.10" *) \copy2.csr.wdata [19] : _2648_;
  assign _2650_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198208.18-198208.25|verilog/rocket_clean.sv:198208.14-198214.8" *) _2649_ : \copy2.csr.reg_mstatus_mxr ;
  assign _2029_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198206.9-198206.14|verilog/rocket_clean.sv:198206.5-198214.8" *) 1'h0 : _2650_;
  assign _2651_ = \copy2.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198202.11-198202.20|verilog/rocket_clean.sv:198202.7-198204.10" *) \copy2.csr.wdata [20] : \copy2.csr.reg_mstatus_tvm ;
  assign _2652_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198201.18-198201.25|verilog/rocket_clean.sv:198201.14-198205.8" *) _2651_ : \copy2.csr.reg_mstatus_tvm ;
  assign _2036_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198199.9-198199.14|verilog/rocket_clean.sv:198199.5-198205.8" *) 1'h0 : _2652_;
  assign _2653_ = \copy2.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198195.11-198195.20|verilog/rocket_clean.sv:198195.7-198197.10" *) \copy2.csr.wdata [21] : \copy2.csr.reg_mstatus_tw ;
  assign _2654_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198194.18-198194.25|verilog/rocket_clean.sv:198194.14-198198.8" *) _2653_ : \copy2.csr.reg_mstatus_tw ;
  assign _2037_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198192.9-198192.14|verilog/rocket_clean.sv:198192.5-198198.8" *) 1'h0 : _2654_;
  assign _2655_ = \copy2.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:198188.11-198188.20|verilog/rocket_clean.sv:198188.7-198190.10" *) \copy2.csr.wdata [22] : \copy2.csr.reg_mstatus_tsr ;
  assign _2656_ = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198187.18-198187.25|verilog/rocket_clean.sv:198187.14-198191.8" *) _2655_ : \copy2.csr.reg_mstatus_tsr ;
  assign _2035_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198185.9-198185.14|verilog/rocket_clean.sv:198185.5-198191.8" *) 1'h0 : _2656_;
  assign _2657_ = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:198180.13-198180.24|verilog/rocket_clean.sv:198180.9-198182.12" *) \copy2.csr.reg_mstatus_gva  : \copy2.csr.io_gva ;
  assign _2658_ = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:198179.11-198179.25|verilog/rocket_clean.sv:198179.7-198183.10" *) \copy2.csr.reg_mstatus_gva  : _2657_;
  assign _2659_ = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:198178.18-198178.27|verilog/rocket_clean.sv:198178.14-198184.8" *) _2658_ : \copy2.csr.reg_mstatus_gva ;
  assign _2024_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198176.9-198176.14|verilog/rocket_clean.sv:198176.5-198184.8" *) 1'h0 : _2659_;
  assign \copy2.csr._GEN_189  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:198173.18-198173.27|verilog/rocket_clean.sv:198173.14-198175.8" *) \copy2.csr._GEN_152  : \copy2.csr.reg_mstatus_prv ;
  assign \copy2.csr.ret_prv  = \copy2.csr.io_rw_addr [9] ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198168.11-198168.25|verilog/rocket_clean.sv:198168.7-198172.10" *) \copy2.csr._GEN_238  : { 1'h0, \copy2.csr.reg_mstatus_spp  };
  assign \copy2.csr.new_prv  = \copy2.csr.insn_ret  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198167.18-198167.26|verilog/rocket_clean.sv:198167.14-198175.8" *) \copy2.csr.ret_prv  : \copy2.csr._GEN_189 ;
  assign _2660_ = _2280_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198165.18-198165.33|verilog/rocket_clean.sv:198165.14-198175.8" *) 2'h0 : \copy2.csr.new_prv ;
  assign _2030_ = \copy2.csr.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:198163.9-198163.14|verilog/rocket_clean.sv:198163.5-198175.8" *) 2'h3 : _2660_;
  assign _2661_ = & (* src = "verilog/rocket_clean.sv:197568.28-197568.43" *) \copy2.csr.io_rw_cmd [1:0];
  assign \copy2.csr.io_decode_0_write_illegal  = & (* src = "verilog/rocket_clean.sv:198040.38-198040.52" *) \copy2.csr.io_decode_0_inst [31:30];
  assign \copy2.csr.io_status_sd  = & (* src = "verilog/rocket_clean.sv:198055.25-198055.38" *) \copy2.csr.reg_mstatus_fs ;
  assign \copy2.csr._reg_mstatus_fs_T  = | (* src = "verilog/rocket_clean.sv:197874.29-197874.44" *) \copy2.csr.wdata [14:13];
  assign _2662_ = | (* src = "verilog/rocket_clean.sv:198884.18-198884.37" *) \copy2.csr.pending_interrupts ;
  assign \copy2.csr._causeIsDebugBreak_T_4 [0] = { \copy2.csr.reg_dcsr_ebreakm , 1'h0, \copy2.csr.reg_dcsr_ebreaks , \copy2.csr.reg_dcsr_ebreaku  } >> (* src = "verilog/rocket_clean.sv:197175.39-197175.80" *) \copy2.csr.reg_mstatus_prv ;
  assign \copy2.csr._delegate_T_3 [0] = { \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 } >> (* src = "verilog/rocket_clean.sv:197184.31-197184.57" *) \copy2.csr.cause [7:0];
  assign \copy2.csr._delegate_T_5 [0] = { \copy2.csr.reg_medeleg [23:20], 4'h0, \copy2.csr.reg_medeleg [15], 1'h0, \copy2.csr.reg_medeleg [13:12], 1'h0, \copy2.csr.reg_medeleg [10], 1'h0, \copy2.csr.reg_medeleg [8], 1'h0, \copy2.csr.reg_medeleg [6], 1'h0, \copy2.csr.reg_medeleg [4:2], 1'h0, \copy2.csr.reg_medeleg [0] } >> (* src = "verilog/rocket_clean.sv:197187.31-197187.57" *) \copy2.csr.cause [7:0];
  assign \copy2.csr._allow_counter_T_1  = \copy2.csr.reg_mcounteren [2:0] >> (* src = "verilog/rocket_clean.sv:197596.36-197596.67" *) \copy2.csr.io_decode_0_inst [24:20];
  assign \copy2.csr._allow_counter_T_6 [0] = \copy2.csr.reg_scounteren [2:0] >> (* src = "verilog/rocket_clean.sv:197597.36-197597.67" *) \copy2.csr.io_decode_0_inst [24:20];
  assign \copy2.csr._GEN_238  = _2087_ ? (* src = "verilog/rocket_clean.sv:197152.25-197152.88" *) \copy2.csr.reg_dcsr_prv  : \copy2.csr.reg_mstatus_mpp ;
  assign \copy2.csr._cause_T_5  = \copy2.csr.insn_break  ? (* src = "verilog/rocket_clean.sv:197164.28-197164.57" *) 64'h0000000000000003 : \copy2.csr.io_cause ;
  assign \copy2.csr.cause  = \copy2.csr.insn_call  ? (* src = "verilog/rocket_clean.sv:197165.23-197165.69" *) { 60'h000000000000000, \copy2.csr._cause_T_4  } : \copy2.csr._cause_T_5 ;
  assign \copy2.csr._GEN_58  = \copy2.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:197180.24-197180.59" *) \copy2.csr.reg_mstatus_prv  : 2'h3;
  assign \copy2.csr._delegate_T_7  = \copy2.csr.cause [63] ? (* src = "verilog/rocket_clean.sv:197188.25-197188.72" *) \copy2.csr._delegate_T_3 [0] : \copy2.csr._delegate_T_5 [0];
  assign \copy2.csr._GEN_77  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197190.24-197190.46" *) 2'h1 : 2'h3;
  assign \copy2.csr._GEN_152  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197191.25-197191.56" *) \copy2.csr._GEN_58  : \copy2.csr._GEN_77 ;
  assign \copy2.csr._GEN_0  = \copy2.csr.reg_mcountinhibit [2] ? (* src = "verilog/rocket_clean.sv:197286.23-197286.58" *) \copy2.csr.small_  : \copy2.csr.nextSmall [5:0];
  assign \copy2.csr._GEN_1  = _2089_ ? (* src = "verilog/rocket_clean.sv:197289.24-197289.68" *) \copy2.csr._large_r_T_1  : \copy2.csr.large_ ;
  assign \copy2.csr._GEN_2  = \copy2.csr.reg_mcountinhibit [0] ? (* src = "verilog/rocket_clean.sv:197296.23-197296.78" *) \copy2.csr.small_1  : \copy2.csr.nextSmall_1 [5:0];
  assign \copy2.csr._GEN_3  = _2090_ ? (* src = "verilog/rocket_clean.sv:197299.24-197299.71" *) \copy2.csr._large_r_T_3  : \copy2.csr.large_1 ;
  assign \copy2.csr.m_interrupts  = _2328_ ? (* src = "verilog/rocket_clean.sv:197311.30-197311.87" *) \copy2.csr._m_interrupts_T_5 [15:0] : 16'h0000;
  assign \copy2.csr.s_interrupts [15:0] = _2329_ ? (* src = "verilog/rocket_clean.sv:197313.30-197313.124" *) \copy2.csr._s_interrupts_T_6  : 16'h0000;
  assign \copy2.csr._which_T_79 [2:0] = \copy2.csr.s_interrupts [0] ? (* src = "verilog/rocket_clean.sv:197325.28-197325.57" *) 3'h0 : 3'h4;
  assign \copy2.csr._which_T_80  = \copy2.csr.s_interrupts [8] ? (* src = "verilog/rocket_clean.sv:197326.28-197326.64" *) 4'h8 : { 1'h0, \copy2.csr._which_T_79 [2:0] };
  assign \copy2.csr._which_T_81  = \copy2.csr.s_interrupts [6] ? (* src = "verilog/rocket_clean.sv:197327.28-197327.64" *) 4'h6 : \copy2.csr._which_T_80 ;
  assign \copy2.csr._which_T_82  = \copy2.csr.s_interrupts [2] ? (* src = "verilog/rocket_clean.sv:197328.28-197328.64" *) 4'h2 : \copy2.csr._which_T_81 ;
  assign \copy2.csr._which_T_83  = \copy2.csr.s_interrupts [10] ? (* src = "verilog/rocket_clean.sv:197329.28-197329.65" *) 4'ha : \copy2.csr._which_T_82 ;
  assign \copy2.csr._which_T_84  = \copy2.csr.s_interrupts [5] ? (* src = "verilog/rocket_clean.sv:197330.28-197330.64" *) 4'h5 : \copy2.csr._which_T_83 ;
  assign \copy2.csr._which_T_85  = \copy2.csr.s_interrupts [1] ? (* src = "verilog/rocket_clean.sv:197331.28-197331.64" *) 4'h1 : \copy2.csr._which_T_84 ;
  assign \copy2.csr._which_T_86  = \copy2.csr.s_interrupts [9] ? (* src = "verilog/rocket_clean.sv:197332.28-197332.64" *) 4'h9 : \copy2.csr._which_T_85 ;
  assign \copy2.csr._which_T_87  = \copy2.csr.s_interrupts [7] ? (* src = "verilog/rocket_clean.sv:197333.28-197333.64" *) 4'h7 : \copy2.csr._which_T_86 ;
  assign \copy2.csr._which_T_88  = \copy2.csr.s_interrupts [3] ? (* src = "verilog/rocket_clean.sv:197334.28-197334.64" *) 4'h3 : \copy2.csr._which_T_87 ;
  assign \copy2.csr._which_T_89  = \copy2.csr.s_interrupts [11] ? (* src = "verilog/rocket_clean.sv:197335.28-197335.65" *) 4'hb : \copy2.csr._which_T_88 ;
  assign \copy2.csr._which_T_90  = \copy2.csr.s_interrupts [12] ? (* src = "verilog/rocket_clean.sv:197336.28-197336.65" *) 4'hc : \copy2.csr._which_T_89 ;
  assign \copy2.csr._which_T_91  = \copy2.csr.s_interrupts [13] ? (* src = "verilog/rocket_clean.sv:197337.28-197337.65" *) 4'hd : \copy2.csr._which_T_90 ;
  assign \copy2.csr._which_T_92  = \copy2.csr.s_interrupts [14] ? (* src = "verilog/rocket_clean.sv:197338.28-197338.65" *) 4'he : \copy2.csr._which_T_91 ;
  assign \copy2.csr._which_T_93  = \copy2.csr.s_interrupts [15] ? (* src = "verilog/rocket_clean.sv:197339.28-197339.65" *) 4'hf : \copy2.csr._which_T_92 ;
  assign \copy2.csr._which_T_94  = \copy2.csr.m_interrupts [4] ? (* src = "verilog/rocket_clean.sv:197340.28-197340.64" *) 4'h4 : \copy2.csr._which_T_93 ;
  assign \copy2.csr._which_T_95  = \copy2.csr.m_interrupts [0] ? (* src = "verilog/rocket_clean.sv:197341.28-197341.64" *) 4'h0 : \copy2.csr._which_T_94 ;
  assign \copy2.csr._which_T_96  = \copy2.csr.m_interrupts [8] ? (* src = "verilog/rocket_clean.sv:197342.28-197342.64" *) 4'h8 : \copy2.csr._which_T_95 ;
  assign \copy2.csr._which_T_97  = \copy2.csr.m_interrupts [6] ? (* src = "verilog/rocket_clean.sv:197343.28-197343.64" *) 4'h6 : \copy2.csr._which_T_96 ;
  assign \copy2.csr._which_T_98  = \copy2.csr.m_interrupts [2] ? (* src = "verilog/rocket_clean.sv:197344.28-197344.64" *) 4'h2 : \copy2.csr._which_T_97 ;
  assign \copy2.csr._which_T_99  = \copy2.csr.m_interrupts [10] ? (* src = "verilog/rocket_clean.sv:197345.28-197345.65" *) 4'ha : \copy2.csr._which_T_98 ;
  assign \copy2.csr._which_T_100  = \copy2.csr.m_interrupts [5] ? (* src = "verilog/rocket_clean.sv:197346.29-197346.65" *) 4'h5 : \copy2.csr._which_T_99 ;
  assign \copy2.csr._which_T_101  = \copy2.csr.m_interrupts [1] ? (* src = "verilog/rocket_clean.sv:197347.29-197347.66" *) 4'h1 : \copy2.csr._which_T_100 ;
  assign \copy2.csr._which_T_102  = \copy2.csr.m_interrupts [9] ? (* src = "verilog/rocket_clean.sv:197348.29-197348.66" *) 4'h9 : \copy2.csr._which_T_101 ;
  assign \copy2.csr._which_T_103  = \copy2.csr.m_interrupts [7] ? (* src = "verilog/rocket_clean.sv:197349.29-197349.66" *) 4'h7 : \copy2.csr._which_T_102 ;
  assign \copy2.csr._which_T_104  = \copy2.csr.m_interrupts [3] ? (* src = "verilog/rocket_clean.sv:197350.29-197350.66" *) 4'h3 : \copy2.csr._which_T_103 ;
  assign \copy2.csr._which_T_105  = \copy2.csr.m_interrupts [11] ? (* src = "verilog/rocket_clean.sv:197351.29-197351.67" *) 4'hb : \copy2.csr._which_T_104 ;
  assign \copy2.csr._which_T_106  = \copy2.csr.m_interrupts [12] ? (* src = "verilog/rocket_clean.sv:197352.29-197352.67" *) 4'hc : \copy2.csr._which_T_105 ;
  assign \copy2.csr._which_T_107  = \copy2.csr.m_interrupts [13] ? (* src = "verilog/rocket_clean.sv:197353.29-197353.67" *) 4'hd : \copy2.csr._which_T_106 ;
  assign \copy2.csr._which_T_108  = \copy2.csr.m_interrupts [14] ? (* src = "verilog/rocket_clean.sv:197354.29-197354.67" *) 4'he : \copy2.csr._which_T_107 ;
  assign \copy2.csr._which_T_124  = \copy2.csr.m_interrupts [15] ? (* src = "verilog/rocket_clean.sv:197355.29-197355.67" *) 4'hf : \copy2.csr._which_T_108 ;
  assign \copy2.csr.whichInterrupt  = \copy2.csr.io_interrupts_debug  ? (* src = "verilog/rocket_clean.sv:197370.31-197370.69" *) 4'he : \copy2.csr._which_T_124 ;
  assign \copy2.csr._read_mtvec_T_1  = \copy2.csr.reg_mtvec [0] ? (* src = "verilog/rocket_clean.sv:197424.32-197424.59" *) 8'hfe : 8'h02;
  assign \copy2.csr._read_stvec_T_1  = \copy2.csr.reg_stvec [0] ? (* src = "verilog/rocket_clean.sv:197429.32-197429.59" *) 8'hfe : 8'h02;
  assign \copy2.csr._read_stvec_T_8  = \copy2.csr._read_stvec_T_5 [38] ? (* src = "verilog/rocket_clean.sv:197433.33-197433.74" *) 25'h1ffffff : 25'h0000000;
  assign \copy2.csr._T_23  = \copy2.csr.reg_bp_0_address [38] ? (* src = "verilog/rocket_clean.sv:197439.23-197439.65" *) 25'h1ffffff : 25'h0000000;
  assign \copy2.csr._T_28  = \copy2.csr.reg_misa [2] ? (* src = "verilog/rocket_clean.sv:197442.22-197442.47" *) 2'h1 : 2'h3;
  assign \copy2.csr._T_33  = \copy2.csr._T_30 [39] ? (* src = "verilog/rocket_clean.sv:197446.23-197446.53" *) 24'hffffff : 24'h000000;
  assign \copy2.csr._T_37  = \copy2.csr.reg_mtval [39] ? (* src = "verilog/rocket_clean.sv:197448.23-197448.57" *) 24'hffffff : 24'h000000;
  assign \copy2.csr._T_47  = \copy2.csr._T_44 [39] ? (* src = "verilog/rocket_clean.sv:197455.23-197455.53" *) 24'hffffff : 24'h000000;
  assign \copy2.csr._T_53  = \copy2.csr.reg_stval [39] ? (* src = "verilog/rocket_clean.sv:197464.23-197464.57" *) 24'hffffff : 24'h000000;
  assign \copy2.csr._T_63  = \copy2.csr._T_60 [39] ? (* src = "verilog/rocket_clean.sv:197470.23-197470.53" *) 24'hffffff : 24'h000000;
  assign \copy2.csr._wdata_T_1  = \copy2.csr.io_rw_cmd [1] ? (* src = "verilog/rocket_clean.sv:197566.28-197566.62" *) \copy2.csr.io_rw_rdata  : 64'h0000000000000000;
  assign \copy2.csr._wdata_T_5  = _2661_ ? (* src = "verilog/rocket_clean.sv:197568.28-197568.65" *) \copy2.csr.io_rw_wdata  : 64'h0000000000000000;
  assign \copy2.csr._debugTVec_T  = \copy2.csr.insn_break  ? (* src = "verilog/rocket_clean.sv:197655.30-197655.60" *) 4'h0 : 4'h8;
  assign \copy2.csr.debugTVec [3:0] = \copy2.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:197656.27-197656.61" *) \copy2.csr._debugTVec_T  : 4'h0;
  assign \copy2.csr.notDebugTVec_base [39:0] = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197657.35-197657.69" *) { \copy2.csr._read_stvec_T_8 [0], \copy2.csr._read_stvec_T_5  } : { 8'h00, \copy2.csr._read_mtvec_T_5  };
  assign \copy2.csr.notDebugTVec [7:0] = \copy2.csr.notDebugTVec_doVector  ? (* src = "verilog/rocket_clean.sv:197662.30-197662.99" *) { \copy2.csr.cause [5:0], 2'h0 } : { \copy2.csr.notDebugTVec_base [7:2], 2'h0 };
  assign \copy2.csr.tvec [39:0] = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197663.22-197663.71" *) { 36'h000000080, \copy2.csr.debugTVec [3:0] } : { \copy2.csr.notDebugTVec_base [39:8], \copy2.csr.notDebugTVec [7:0] };
  assign \copy2.csr._reg_dcsr_cause_T  = \copy2.csr.causeIsDebugTrigger  ? (* src = "verilog/rocket_clean.sv:197673.34-197673.67" *) 2'h2 : 2'h1;
  assign \copy2.csr._reg_dcsr_cause_T_1  = \copy2.csr.causeIsDebugInt  ? (* src = "verilog/rocket_clean.sv:197674.36-197674.78" *) 2'h3 : \copy2.csr._reg_dcsr_cause_T ;
  assign \copy2.csr._reg_dcsr_cause_T_2  = \copy2.csr.reg_singleStepped  ? (* src = "verilog/rocket_clean.sv:197675.36-197675.92" *) 3'h4 : { 1'h0, \copy2.csr._reg_dcsr_cause_T_1  };
  assign \copy2.csr._GEN_54  = \copy2.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:197677.25-197677.51" *) \copy2.csr.reg_dpc  : \copy2.csr.epc ;
  assign \copy2.csr._GEN_56  = \copy2.csr.reg_debug  ? (* src = "verilog/rocket_clean.sv:197678.24-197678.67" *) \copy2.csr.reg_dcsr_prv  : \copy2.csr.reg_mstatus_prv ;
  assign \copy2.csr._GEN_70  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197679.25-197679.50" *) \copy2.csr.epc  : \copy2.csr.reg_sepc ;
  assign \copy2.csr._GEN_71  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197680.25-197680.54" *) \copy2.csr.cause  : \copy2.csr.reg_scause ;
  assign \copy2.csr._GEN_72  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197681.25-197681.55" *) \copy2.csr.io_tval  : \copy2.csr.reg_stval ;
  assign \copy2.csr._GEN_74  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197682.19-197682.64" *) \copy2.csr.reg_mstatus_sie  : \copy2.csr.reg_mstatus_spie ;
  assign \copy2.csr._GEN_75  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197683.24-197683.78" *) \copy2.csr.reg_mstatus_prv [0] : \copy2.csr.reg_mstatus_spp ;
  assign \copy2.csr._GEN_76  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197684.19-197684.52" *) 1'h0 : \copy2.csr.reg_mstatus_sie ;
  assign \copy2.csr._GEN_80  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197685.25-197685.50" *) \copy2.csr.reg_mepc  : \copy2.csr.epc ;
  assign \copy2.csr._GEN_81  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197686.25-197686.54" *) \copy2.csr.reg_mcause  : \copy2.csr.cause ;
  assign \copy2.csr._GEN_82  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197687.25-197687.55" *) \copy2.csr.reg_mtval  : \copy2.csr.io_tval ;
  assign \copy2.csr._GEN_84  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197688.19-197688.64" *) \copy2.csr.reg_mstatus_mpie  : \copy2.csr.reg_mstatus_mie ;
  assign \copy2.csr._GEN_85  = \copy2.csr.delegate  ? (* src = "verilog/rocket_clean.sv:197689.24-197689.68" *) \copy2.csr.reg_mstatus_mpp  : \copy2.csr.reg_mstatus_prv ;
  assign \copy2.csr._GEN_147  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197691.20-197691.53" *) 1'h1 : \copy2.csr.reg_debug ;
  assign \copy2.csr._GEN_148  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197692.26-197692.57" *) \copy2.csr._GEN_54  : \copy2.csr.reg_dpc ;
  assign \copy2.csr._GEN_150  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197693.25-197693.61" *) \copy2.csr._GEN_56  : \copy2.csr.reg_dcsr_prv ;
  assign \copy2.csr._GEN_167  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197694.26-197694.58" *) \copy2.csr.reg_sepc  : \copy2.csr._GEN_70 ;
  assign \copy2.csr._GEN_168  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197695.26-197695.60" *) \copy2.csr.reg_scause  : \copy2.csr._GEN_71 ;
  assign \copy2.csr._GEN_169  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197696.26-197696.59" *) \copy2.csr.reg_stval  : \copy2.csr._GEN_72 ;
  assign \copy2.csr._GEN_171  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197697.20-197697.60" *) \copy2.csr.reg_mstatus_spie  : \copy2.csr._GEN_74 ;
  assign \copy2.csr._GEN_172  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197698.25-197698.74" *) \copy2.csr.reg_mstatus_spp  : \copy2.csr._GEN_75 ;
  assign \copy2.csr._GEN_173  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197699.20-197699.59" *) \copy2.csr.reg_mstatus_sie  : \copy2.csr._GEN_76 ;
  assign \copy2.csr._GEN_176  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197700.26-197700.58" *) \copy2.csr.reg_mepc  : \copy2.csr._GEN_80 ;
  assign \copy2.csr._GEN_177  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197701.26-197701.60" *) \copy2.csr.reg_mcause  : \copy2.csr._GEN_81 ;
  assign \copy2.csr._GEN_178  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197702.26-197702.59" *) \copy2.csr.reg_mtval  : \copy2.csr._GEN_82 ;
  assign \copy2.csr._GEN_180  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197703.20-197703.60" *) \copy2.csr.reg_mstatus_mpie  : \copy2.csr._GEN_84 ;
  assign \copy2.csr._GEN_181  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197704.25-197704.64" *) \copy2.csr.reg_mstatus_mpp  : \copy2.csr._GEN_85 ;
  assign \copy2.csr._GEN_182  = \copy2.csr.trapToDebug  ? (* src = "verilog/rocket_clean.sv:197705.20-197705.59" *) \copy2.csr.reg_mstatus_mie  : \copy2.csr._GEN_86 ;
  assign \copy2.csr._GEN_184  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197706.20-197706.52" *) \copy2.csr._GEN_147  : \copy2.csr.reg_debug ;
  assign \copy2.csr._GEN_185  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197707.26-197707.56" *) \copy2.csr._GEN_148  : \copy2.csr.reg_dpc ;
  assign \copy2.csr._GEN_187  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197708.25-197708.60" *) \copy2.csr._GEN_150  : \copy2.csr.reg_dcsr_prv ;
  assign \copy2.csr._GEN_204  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197709.26-197709.57" *) \copy2.csr._GEN_167  : \copy2.csr.reg_sepc ;
  assign \copy2.csr._GEN_205  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197710.26-197710.59" *) \copy2.csr._GEN_168  : \copy2.csr.reg_scause ;
  assign \copy2.csr._GEN_206  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197711.26-197711.58" *) \copy2.csr._GEN_169  : \copy2.csr.reg_stval ;
  assign \copy2.csr._GEN_208  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197712.20-197712.59" *) \copy2.csr._GEN_171  : \copy2.csr.reg_mstatus_spie ;
  assign \copy2.csr._GEN_209  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197713.25-197713.73" *) \copy2.csr._GEN_172  : \copy2.csr.reg_mstatus_spp ;
  assign \copy2.csr._GEN_210  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197714.20-197714.58" *) \copy2.csr._GEN_173  : \copy2.csr.reg_mstatus_sie ;
  assign \copy2.csr._GEN_213  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197715.26-197715.57" *) \copy2.csr._GEN_176  : \copy2.csr.reg_mepc ;
  assign \copy2.csr._GEN_214  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197716.26-197716.59" *) \copy2.csr._GEN_177  : \copy2.csr.reg_mcause ;
  assign \copy2.csr._GEN_215  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197717.26-197717.58" *) \copy2.csr._GEN_178  : \copy2.csr.reg_mtval ;
  assign \copy2.csr._GEN_217  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197718.20-197718.59" *) \copy2.csr._GEN_180  : \copy2.csr.reg_mstatus_mpie ;
  assign \copy2.csr._GEN_218  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197719.25-197719.63" *) \copy2.csr._GEN_181  : \copy2.csr.reg_mstatus_mpp ;
  assign \copy2.csr._GEN_219  = \copy2.csr.io_trace_0_exception  ? (* src = "verilog/rocket_clean.sv:197720.20-197720.58" *) \copy2.csr._GEN_182  : \copy2.csr.reg_mstatus_mie ;
  assign \copy2.csr._GEN_241  = _2087_ ? (* src = "verilog/rocket_clean.sv:197721.26-197721.72" *) \copy2.csr._T_44  : \copy2.csr._T_30 ;
  assign \copy2.csr._GEN_243  = _2087_ ? (* src = "verilog/rocket_clean.sv:197722.20-197722.80" *) \copy2.csr._GEN_219  : \copy2.csr.reg_mstatus_mpie ;
  assign \copy2.csr._GEN_244  = _2087_ ? (* src = "verilog/rocket_clean.sv:197723.20-197723.68" *) \copy2.csr._GEN_217  : 1'h1;
  assign \copy2.csr._GEN_245  = _2087_ ? (* src = "verilog/rocket_clean.sv:197724.25-197724.73" *) \copy2.csr._GEN_218  : 2'h0;
  assign \copy2.csr._GEN_247  = \copy2.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197725.20-197725.64" *) \copy2.csr._GEN_210  : \copy2.csr.reg_mstatus_spie ;
  assign \copy2.csr._GEN_249  = \copy2.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197727.25-197727.57" *) \copy2.csr._GEN_209  : 1'h0;
  assign \copy2.csr._GEN_252  = \copy2.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197728.26-197728.59" *) \copy2.csr._GEN_241  : \copy2.csr._T_60 ;
  assign \copy2.csr._GEN_259  = \copy2.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197729.20-197729.56" *) \copy2.csr._GEN_243  : \copy2.csr._GEN_219 ;
  assign \copy2.csr._GEN_260  = \copy2.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197730.20-197730.56" *) \copy2.csr._GEN_244  : \copy2.csr._GEN_217 ;
  assign \copy2.csr._GEN_261  = \copy2.csr.io_rw_addr [9] ? (* src = "verilog/rocket_clean.sv:197731.25-197731.61" *) \copy2.csr._GEN_245  : \copy2.csr._GEN_218 ;
  assign \copy2.csr._GEN_263  = _2287_ ? (* src = "verilog/rocket_clean.sv:197732.20-197732.61" *) 1'h0 : \copy2.csr.reg_mstatus_mprv ;
  assign \copy2.csr._GEN_264  = \copy2.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197733.20-197733.50" *) \copy2.csr._GEN_247  : \copy2.csr._GEN_210 ;
  assign \copy2.csr._GEN_265  = \copy2.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197734.20-197734.50" *) \copy2.csr._GEN_248  : \copy2.csr._GEN_208 ;
  assign \copy2.csr._GEN_266  = \copy2.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197735.25-197735.55" *) \copy2.csr._GEN_249  : \copy2.csr._GEN_209 ;
  assign \copy2.csr.io_evec  = \copy2.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197736.26-197736.63" *) \copy2.csr._GEN_252  : \copy2.csr.tvec [39:0];
  assign \copy2.csr._GEN_275  = \copy2.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197737.20-197737.50" *) \copy2.csr._GEN_259  : \copy2.csr._GEN_219 ;
  assign \copy2.csr._GEN_276  = \copy2.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197738.20-197738.50" *) \copy2.csr._GEN_260  : \copy2.csr._GEN_217 ;
  assign \copy2.csr._GEN_277  = \copy2.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197739.25-197739.55" *) \copy2.csr._GEN_261  : \copy2.csr._GEN_218 ;
  assign \copy2.csr._GEN_280  = \copy2.csr.insn_ret  ? (* src = "verilog/rocket_clean.sv:197740.20-197740.58" *) \copy2.csr._GEN_263  : \copy2.csr.reg_mstatus_mprv ;
  assign \copy2.csr._io_rw_rdata_T_1  = \copy2.csr.decoded_1  ? (* src = "verilog/rocket_clean.sv:197743.34-197743.59" *) { 2'h2, \copy2.csr.reg_bp_0_control_dmode , 46'h040000000000, \copy2.csr.reg_bp_0_control_action , 3'h0, \copy2.csr.reg_bp_0_control_tmatch , \copy2.csr.reg_bp_0_control_m , 1'h0, \copy2.csr.reg_bp_0_control_s , \copy2.csr.reg_bp_0_control_u , \copy2.csr.reg_bp_0_control_x , \copy2.csr.reg_bp_0_control_w , \copy2.csr.reg_bp_0_control_r  } : 62'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_2  = \copy2.csr.decoded_2  ? (* src = "verilog/rocket_clean.sv:197744.34-197744.59" *) { \copy2.csr._T_23 , \copy2.csr.reg_bp_0_address  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_4  = \copy2.csr.decoded_4  ? (* src = "verilog/rocket_clean.sv:197745.34-197745.62" *) \copy2.csr.reg_misa  : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_5  = \copy2.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:197746.34-197746.66" *) { \copy2.csr.io_status_sd , 24'h000000, \copy2.csr.reg_mstatus_gva , 15'h1400, \copy2.csr.reg_mstatus_tsr , \copy2.csr.reg_mstatus_tw , \copy2.csr.reg_mstatus_tvm , \copy2.csr.reg_mstatus_mxr , \copy2.csr.reg_mstatus_sum , \copy2.csr.reg_mstatus_mprv , 2'h0, \copy2.csr.reg_mstatus_fs , \copy2.csr.reg_mstatus_mpp , 2'h0, \copy2.csr.reg_mstatus_spp , \copy2.csr.reg_mstatus_mpie , 1'h0, \copy2.csr.reg_mstatus_spie , 1'h0, \copy2.csr.reg_mstatus_mie , 1'h0, \copy2.csr.reg_mstatus_sie , 1'h0 } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_6  = \copy2.csr.decoded_6  ? (* src = "verilog/rocket_clean.sv:197747.34-197747.64" *) \copy2.csr._read_mtvec_T_5  : 32'd0;
  assign \copy2.csr._GEN_668  = \copy2.csr.decoded_7  ? (* src = "verilog/rocket_clean.sv:197748.34-197748.62" *) { \copy2.csr.io_interrupts_meip , 1'h0, \copy2.csr.mip_seip , 1'h0, \copy2.csr.io_interrupts_mtip , 1'h0, \copy2.csr.reg_mip_stip , 1'h0, \copy2.csr.io_interrupts_msip , 1'h0, \copy2.csr.reg_mip_ssip , 1'h0 } : 12'h000;
  assign \copy2.csr._io_rw_rdata_T_8  = \copy2.csr.decoded_8  ? (* src = "verilog/rocket_clean.sv:197749.34-197749.61" *) \copy2.csr.reg_mie  : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_9  = \copy2.csr.decoded_9  ? (* src = "verilog/rocket_clean.sv:197750.34-197750.66" *) \copy2.csr.reg_mscratch  : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_10  = \copy2.csr.decoded_10  ? (* src = "verilog/rocket_clean.sv:197751.35-197751.61" *) { \copy2.csr._T_33 , \copy2.csr._T_30  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_11  = \copy2.csr.decoded_11  ? (* src = "verilog/rocket_clean.sv:197752.35-197752.61" *) { \copy2.csr._T_37 , \copy2.csr.reg_mtval  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_12  = \copy2.csr.decoded_12  ? (* src = "verilog/rocket_clean.sv:197753.35-197753.66" *) \copy2.csr.reg_mcause  : 64'h0000000000000000;
  assign \copy2.csr._GEN_670  = \copy2.csr.decoded_14  ? (* src = "verilog/rocket_clean.sv:197755.35-197755.61" *) { 15'h4000, \copy2.csr.reg_dcsr_ebreakm , 1'h0, \copy2.csr.reg_dcsr_ebreaks , \copy2.csr.reg_dcsr_ebreaku , 3'h0, \copy2.csr.reg_dcsr_cause , 3'h0, \copy2.csr.reg_dcsr_step , \copy2.csr.reg_dcsr_prv  } : 31'h00000000;
  assign \copy2.csr._io_rw_rdata_T_15  = \copy2.csr.decoded_15  ? (* src = "verilog/rocket_clean.sv:197756.35-197756.61" *) { \copy2.csr._T_47 , \copy2.csr._T_44  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_16  = \copy2.csr.decoded_16  ? (* src = "verilog/rocket_clean.sv:197757.35-197757.68" *) \copy2.csr.reg_dscratch  : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_17  = \copy2.csr.decoded_17  ? (* src = "verilog/rocket_clean.sv:197758.34-197758.64" *) \copy2.csr.reg_fflags  : 5'h00;
  assign \copy2.csr._io_rw_rdata_T_18  = \copy2.csr.decoded_18  ? (* src = "verilog/rocket_clean.sv:197759.34-197759.61" *) \copy2.csr.reg_frm  : 3'h0;
  assign \copy2.csr._io_rw_rdata_T_19  = \copy2.csr.decoded_19  ? (* src = "verilog/rocket_clean.sv:197760.34-197760.63" *) { \copy2.csr.reg_frm , \copy2.csr.reg_fflags  } : 8'h00;
  assign \copy2.csr._io_rw_rdata_T_20  = \copy2.csr.decoded_20  ? (* src = "verilog/rocket_clean.sv:197761.34-197761.71" *) \copy2.csr.reg_mcountinhibit  : 3'h0;
  assign \copy2.csr._io_rw_rdata_T_21  = \copy2.csr.decoded_21  ? (* src = "verilog/rocket_clean.sv:197762.35-197762.63" *) { \copy2.csr.large_1 , \copy2.csr.small_1  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_22  = \copy2.csr.decoded_22  ? (* src = "verilog/rocket_clean.sv:197763.35-197763.61" *) { \copy2.csr.large_ , \copy2.csr.small_  } : 64'h0000000000000000;
  assign \copy2.csr._GEN_675  = \copy2.csr.decoded_110  ? (* src = "verilog/rocket_clean.sv:197764.36-197764.73" *) \copy2.csr.reg_mcounteren [2:0] : 3'h0;
  assign \copy2.csr._io_rw_rdata_T_111  = \copy2.csr.decoded_111  ? (* src = "verilog/rocket_clean.sv:197765.36-197765.65" *) { \copy2.csr.large_1 , \copy2.csr.small_1  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_112  = \copy2.csr.decoded_112  ? (* src = "verilog/rocket_clean.sv:197766.36-197766.63" *) { \copy2.csr.large_ , \copy2.csr.small_  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_113  = \copy2.csr.decoded_113  ? (* src = "verilog/rocket_clean.sv:197767.36-197767.69" *) { \copy2.csr.io_status_sd , 43'h00000002000, \copy2.csr.reg_mstatus_mxr , \copy2.csr.reg_mstatus_sum , 3'h0, \copy2.csr.reg_mstatus_fs , 4'h0, \copy2.csr.reg_mstatus_spp , 2'h0, \copy2.csr.reg_mstatus_spie , 3'h0, \copy2.csr.reg_mstatus_sie , 1'h0 } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_114  = \copy2.csr.decoded_114  ? (* src = "verilog/rocket_clean.sv:197768.36-197768.66" *) \copy2.csr.read_sip [11:0] : 12'h000;
  assign \copy2.csr._io_rw_rdata_T_115  = \copy2.csr.decoded_115  ? (* src = "verilog/rocket_clean.sv:197769.36-197769.66" *) \copy2.csr.read_sie  : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_116  = \copy2.csr.decoded_116  ? (* src = "verilog/rocket_clean.sv:197770.36-197770.70" *) \copy2.csr.reg_sscratch  : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_117  = \copy2.csr.decoded_117  ? (* src = "verilog/rocket_clean.sv:197771.36-197771.68" *) \copy2.csr.reg_scause  : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_118  = \copy2.csr.decoded_118  ? (* src = "verilog/rocket_clean.sv:197772.36-197772.63" *) { \copy2.csr._T_53 , \copy2.csr.reg_stval  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_119  = \copy2.csr.decoded_119  ? (* src = "verilog/rocket_clean.sv:197773.36-197773.63" *) { \copy2.csr.reg_satp_mode , 16'h0000, \copy2.csr.reg_satp_ppn  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_120  = \copy2.csr.decoded_120  ? (* src = "verilog/rocket_clean.sv:197774.36-197774.63" *) { \copy2.csr._T_63 , \copy2.csr._T_60  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_121  = \copy2.csr.decoded_121  ? (* src = "verilog/rocket_clean.sv:197775.36-197775.68" *) { \copy2.csr._read_stvec_T_8 , \copy2.csr._read_stvec_T_5  } : 64'h0000000000000000;
  assign \copy2.csr._GEN_676  = \copy2.csr.decoded_122  ? (* src = "verilog/rocket_clean.sv:197776.36-197776.73" *) \copy2.csr.reg_scounteren [2:0] : 3'h0;
  assign \copy2.csr._io_rw_rdata_T_123  = \copy2.csr.decoded_123  ? (* src = "verilog/rocket_clean.sv:197777.36-197777.70" *) { \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 } : 10'h000;
  assign \copy2.csr._io_rw_rdata_T_124  = \copy2.csr.decoded_124  ? (* src = "verilog/rocket_clean.sv:197778.36-197778.70" *) { \copy2.csr.reg_medeleg [23:20], 4'h0, \copy2.csr.reg_medeleg [15], 1'h0, \copy2.csr.reg_medeleg [13:12], 1'h0, \copy2.csr.reg_medeleg [10], 1'h0, \copy2.csr.reg_medeleg [8], 1'h0, \copy2.csr.reg_medeleg [6], 1'h0, \copy2.csr.reg_medeleg [4:2], 1'h0, \copy2.csr.reg_medeleg [0] } : 24'h000000;
  assign \copy2.csr._io_rw_rdata_T_125  = \copy2.csr.decoded_125  ? (* src = "verilog/rocket_clean.sv:197779.36-197779.63" *) { \copy2.csr.reg_pmp_7_cfg_l , 2'h0, \copy2.csr.reg_pmp_7_cfg_a , \copy2.csr.reg_pmp_7_cfg_x , \copy2.csr.reg_pmp_7_cfg_w , \copy2.csr.reg_pmp_7_cfg_r , \copy2.csr.reg_pmp_6_cfg_l , 2'h0, \copy2.csr.reg_pmp_6_cfg_a , \copy2.csr.reg_pmp_6_cfg_x , \copy2.csr.reg_pmp_6_cfg_w , \copy2.csr.reg_pmp_6_cfg_r , \copy2.csr.reg_pmp_5_cfg_l , 2'h0, \copy2.csr.reg_pmp_5_cfg_a , \copy2.csr.reg_pmp_5_cfg_x , \copy2.csr.reg_pmp_5_cfg_w , \copy2.csr.reg_pmp_5_cfg_r , \copy2.csr.reg_pmp_4_cfg_l , 2'h0, \copy2.csr.reg_pmp_4_cfg_a , \copy2.csr.reg_pmp_4_cfg_x , \copy2.csr.reg_pmp_4_cfg_w , \copy2.csr.reg_pmp_4_cfg_r , \copy2.csr.reg_pmp_3_cfg_l , 2'h0, \copy2.csr.reg_pmp_3_cfg_a , \copy2.csr.reg_pmp_3_cfg_x , \copy2.csr.reg_pmp_3_cfg_w , \copy2.csr.reg_pmp_3_cfg_r , \copy2.csr.reg_pmp_2_cfg_l , 2'h0, \copy2.csr.reg_pmp_2_cfg_a , \copy2.csr.reg_pmp_2_cfg_x , \copy2.csr.reg_pmp_2_cfg_w , \copy2.csr.reg_pmp_2_cfg_r , \copy2.csr.reg_pmp_1_cfg_l , 2'h0, \copy2.csr.reg_pmp_1_cfg_a , \copy2.csr.reg_pmp_1_cfg_x , \copy2.csr.reg_pmp_1_cfg_w , \copy2.csr.reg_pmp_1_cfg_r , \copy2.csr.reg_pmp_0_cfg_l , 2'h0, \copy2.csr.reg_pmp_0_cfg_a , \copy2.csr.reg_pmp_0_cfg_x , \copy2.csr.reg_pmp_0_cfg_w , \copy2.csr.reg_pmp_0_cfg_r  } : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_127  = \copy2.csr.decoded_127  ? (* src = "verilog/rocket_clean.sv:197780.36-197780.72" *) \copy2.csr.reg_pmp_0_addr  : 30'h00000000;
  assign \copy2.csr._io_rw_rdata_T_128  = \copy2.csr.decoded_128  ? (* src = "verilog/rocket_clean.sv:197781.36-197781.72" *) \copy2.csr.reg_pmp_1_addr  : 30'h00000000;
  assign \copy2.csr._io_rw_rdata_T_129  = \copy2.csr.decoded_129  ? (* src = "verilog/rocket_clean.sv:197782.36-197782.72" *) \copy2.csr.reg_pmp_2_addr  : 30'h00000000;
  assign \copy2.csr._io_rw_rdata_T_130  = \copy2.csr.decoded_130  ? (* src = "verilog/rocket_clean.sv:197783.36-197783.72" *) \copy2.csr.reg_pmp_3_addr  : 30'h00000000;
  assign \copy2.csr._io_rw_rdata_T_131  = \copy2.csr.decoded_131  ? (* src = "verilog/rocket_clean.sv:197784.36-197784.72" *) \copy2.csr.reg_pmp_4_addr  : 30'h00000000;
  assign \copy2.csr._io_rw_rdata_T_132  = \copy2.csr.decoded_132  ? (* src = "verilog/rocket_clean.sv:197785.36-197785.72" *) \copy2.csr.reg_pmp_5_addr  : 30'h00000000;
  assign \copy2.csr._io_rw_rdata_T_133  = \copy2.csr.decoded_133  ? (* src = "verilog/rocket_clean.sv:197786.36-197786.72" *) \copy2.csr.reg_pmp_6_addr  : 30'h00000000;
  assign \copy2.csr._io_rw_rdata_T_134  = \copy2.csr.decoded_134  ? (* src = "verilog/rocket_clean.sv:197787.36-197787.72" *) \copy2.csr.reg_pmp_7_addr  : 30'h00000000;
  assign \copy2.csr._io_rw_rdata_T_143  = \copy2.csr.decoded_143  ? (* src = "verilog/rocket_clean.sv:197788.36-197788.70" *) \copy2.csr.reg_custom_0  : 64'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_144 [0] = \copy2.csr.decoded_144  ? (* src = "verilog/rocket_clean.sv:197789.36-197789.63" *) 1'h1 : 1'h0;
  assign \copy2.csr._io_rw_rdata_T_146 [29:0] = \copy2.csr.decoded_146  ? (* src = "verilog/rocket_clean.sv:197790.36-197790.70" *) 30'h20181004 : 30'h00000000;
  assign \copy2.csr._GEN_282  = \copy2.csr.io_fcsr_flags_valid  ? (* src = "verilog/rocket_clean.sv:197858.25-197858.73" *) \copy2.csr._reg_fflags_T  : \copy2.csr.reg_fflags ;
  assign \copy2.csr._reg_mstatus_fs_T_2  = \copy2.csr._reg_mstatus_fs_T  ? (* src = "verilog/rocket_clean.sv:197875.36-197875.67" *) 2'h3 : 2'h0;
  assign \copy2.csr._GEN_288  = \copy2.csr.decoded_5  ? (* src = "verilog/rocket_clean.sv:197876.25-197876.73" *) \copy2.csr.wdata [8] : \copy2.csr._GEN_266 ;
  assign \copy2.csr._GEN_686  = \copy2.csr.io_rw_cmd [1] ? (* src = "verilog/rocket_clean.sv:197887.30-197887.65" *) { \copy2.csr.reg_mip_seip , 3'h0, \copy2.csr.reg_mip_stip , 3'h0, \copy2.csr.reg_mip_ssip , 1'h0 } : 10'h000;
  assign \copy2.csr._GEN_304  = \copy2.csr.decoded_10  ? (* src = "verilog/rocket_clean.sv:197897.26-197897.74" *) \copy2.csr._reg_mepc_T_2 [39:0] : \copy2.csr._GEN_213 ;
  assign \copy2.csr._GEN_306  = \copy2.csr.decoded_6  ? (* src = "verilog/rocket_clean.sv:197898.26-197898.66" *) \copy2.csr.wdata [31:0] : \copy2.csr.reg_mtvec ;
  assign \copy2.csr._GEN_308  = \copy2.csr.decoded_11  ? (* src = "verilog/rocket_clean.sv:197900.26-197900.66" *) \copy2.csr.wdata [39:0] : \copy2.csr._GEN_215 ;
  assign \copy2.csr._GEN_309 [2:0] = \copy2.csr.decoded_20  ? (* src = "verilog/rocket_clean.sv:197902.26-197902.92" *) { \copy2.csr.wdata [2], 1'h0, \copy2.csr.wdata [0] } : \copy2.csr.reg_mcountinhibit ;
  assign \copy2.csr._GEN_310  = \copy2.csr.decoded_21  ? (* src = "verilog/rocket_clean.sv:197903.26-197903.64" *) \copy2.csr.wdata [5:0] : \copy2.csr._GEN_2 ;
  assign \copy2.csr._GEN_312  = \copy2.csr.decoded_22  ? (* src = "verilog/rocket_clean.sv:197904.26-197904.64" *) \copy2.csr.wdata [5:0] : \copy2.csr._GEN_0 ;
  assign \copy2.csr._GEN_315 [4:0] = \copy2.csr.decoded_17  ? (* src = "verilog/rocket_clean.sv:197905.26-197905.66" *) \copy2.csr.wdata [4:0] : \copy2.csr._GEN_282 ;
  assign \copy2.csr._GEN_317  = \copy2.csr.decoded_18  ? (* src = "verilog/rocket_clean.sv:197906.26-197906.65" *) \copy2.csr.wdata [2:0] : \copy2.csr.reg_frm ;
  assign \copy2.csr._GEN_319  = \copy2.csr.decoded_19  ? (* src = "verilog/rocket_clean.sv:197907.26-197907.55" *) \copy2.csr.wdata [4:0] : \copy2.csr._GEN_315 [4:0];
  assign \copy2.csr._GEN_320 [2:0] = \copy2.csr.decoded_19  ? (* src = "verilog/rocket_clean.sv:197908.26-197908.71" *) \copy2.csr.wdata [7:5] : \copy2.csr._GEN_317 ;
  assign \copy2.csr._GEN_326  = \copy2.csr.decoded_15  ? (* src = "verilog/rocket_clean.sv:197914.26-197914.74" *) \copy2.csr._reg_mepc_T_2 [39:0] : \copy2.csr._GEN_185 ;
  assign \copy2.csr._GEN_330 [0] = \copy2.csr.decoded_113  ? (* src = "verilog/rocket_clean.sv:197915.25-197915.75" *) \copy2.csr.wdata [8] : \copy2.csr._GEN_288 ;
  assign \copy2.csr._GEN_342  = \copy2.csr.decoded_120  ? (* src = "verilog/rocket_clean.sv:197931.26-197931.75" *) \copy2.csr._reg_mepc_T_2 [39:0] : \copy2.csr._GEN_204 ;
  assign \copy2.csr._GEN_343 [38:0] = \copy2.csr.decoded_121  ? (* src = "verilog/rocket_clean.sv:197932.26-197932.68" *) \copy2.csr.wdata [38:0] : \copy2.csr.reg_stvec ;
  assign \copy2.csr._GEN_345 [39:0] = \copy2.csr.decoded_118  ? (* src = "verilog/rocket_clean.sv:197934.26-197934.67" *) \copy2.csr.wdata [39:0] : \copy2.csr._GEN_206 ;
  assign \copy2.csr._GEN_348  = \copy2.csr.decoded_122  ? (* src = "verilog/rocket_clean.sv:197935.26-197935.73" *) \copy2.csr.wdata [31:0] : \copy2.csr.reg_scounteren ;
  assign \copy2.csr._GEN_349  = \copy2.csr.decoded_110  ? (* src = "verilog/rocket_clean.sv:197936.26-197936.73" *) \copy2.csr.wdata [31:0] : \copy2.csr.reg_mcounteren ;
  assign \copy2.csr._GEN_351  = \copy2.csr.decoded_2  ? (* src = "verilog/rocket_clean.sv:197937.26-197937.73" *) \copy2.csr.wdata [38:0] : \copy2.csr.reg_bp_0_address ;
  assign \copy2.csr._newBPC_T_2  = \copy2.csr.io_rw_cmd [1] ? (* src = "verilog/rocket_clean.sv:197938.29-197938.57" *) { \copy2.csr.reg_bp_0_control_dmode , 46'h040000000000, \copy2.csr.reg_bp_0_control_action , 3'h0, \copy2.csr.reg_bp_0_control_tmatch , \copy2.csr.reg_bp_0_control_m , 1'h0, \copy2.csr.reg_bp_0_control_s , \copy2.csr.reg_bp_0_control_u , \copy2.csr.reg_bp_0_control_x , \copy2.csr.reg_bp_0_control_w , \copy2.csr.reg_bp_0_control_r  } : 60'h000000000000000;
  assign \copy2.csr._GEN_368  = _2498_ ? (* src = "verilog/rocket_clean.sv:197945.26-197945.102" *) \copy2.csr._GEN_351  : \copy2.csr.reg_bp_0_address ;
  assign \copy2.csr._GEN_423 [29:0] = _2098_ ? (* src = "verilog/rocket_clean.sv:197953.26-197953.84" *) \copy2.csr.wdata [29:0] : \copy2.csr.reg_pmp_0_addr ;
  assign \copy2.csr._GEN_430  = _2100_ ? (* src = "verilog/rocket_clean.sv:197961.26-197961.84" *) \copy2.csr.wdata [29:0] : \copy2.csr.reg_pmp_1_addr ;
  assign \copy2.csr._GEN_437  = _2102_ ? (* src = "verilog/rocket_clean.sv:197969.26-197969.84" *) \copy2.csr.wdata [29:0] : \copy2.csr.reg_pmp_2_addr ;
  assign \copy2.csr._GEN_444 [29:0] = _2104_ ? (* src = "verilog/rocket_clean.sv:197977.26-197977.84" *) \copy2.csr.wdata [29:0] : \copy2.csr.reg_pmp_3_addr ;
  assign \copy2.csr._GEN_451  = _2106_ ? (* src = "verilog/rocket_clean.sv:197985.26-197985.84" *) \copy2.csr.wdata [29:0] : \copy2.csr.reg_pmp_4_addr ;
  assign \copy2.csr._GEN_458  = _2108_ ? (* src = "verilog/rocket_clean.sv:197993.26-197993.84" *) \copy2.csr.wdata [29:0] : \copy2.csr.reg_pmp_5_addr ;
  assign \copy2.csr._GEN_465 [29:0] = _2110_ ? (* src = "verilog/rocket_clean.sv:198001.26-198001.84" *) \copy2.csr.wdata [29:0] : \copy2.csr.reg_pmp_6_addr ;
  assign \copy2.csr._GEN_472  = _2111_ ? (* src = "verilog/rocket_clean.sv:198008.26-198008.84" *) \copy2.csr.wdata [29:0] : \copy2.csr.reg_pmp_7_addr ;
  assign \copy2.csr._GEN_485 [0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198012.25-198012.54" *) \copy2.csr._GEN_330 [0] : \copy2.csr._GEN_266 ;
  assign \copy2.csr._GEN_500  = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198013.26-198013.66" *) \copy2.csr._GEN_304  : \copy2.csr._GEN_213 ;
  assign \copy2.csr._GEN_502  = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198014.26-198014.67" *) \copy2.csr._GEN_306  : \copy2.csr.reg_mtvec ;
  assign \copy2.csr._GEN_504 [39:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198015.26-198015.66" *) \copy2.csr._GEN_308  : \copy2.csr._GEN_215 ;
  assign \copy2.csr._GEN_505 [2:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198016.26-198016.75" *) \copy2.csr._GEN_309 [2:0] : \copy2.csr.reg_mcountinhibit ;
  assign \copy2.csr._GEN_506 [5:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198017.26-198017.64" *) \copy2.csr._GEN_310  : \copy2.csr._GEN_2 ;
  assign \copy2.csr._GEN_508 [5:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198018.26-198018.64" *) \copy2.csr._GEN_312  : \copy2.csr._GEN_0 ;
  assign \copy2.csr._GEN_511 [4:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198019.26-198019.66" *) \copy2.csr._GEN_319  : \copy2.csr._GEN_282 ;
  assign \copy2.csr._GEN_512 [2:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198020.26-198020.65" *) \copy2.csr._GEN_320 [2:0] : \copy2.csr.reg_frm ;
  assign \copy2.csr._GEN_518  = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198021.26-198021.66" *) \copy2.csr._GEN_326  : \copy2.csr._GEN_185 ;
  assign \copy2.csr._GEN_523  = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198022.26-198022.66" *) \copy2.csr._GEN_342  : \copy2.csr._GEN_204 ;
  assign \copy2.csr._GEN_524 [38:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198023.26-198023.67" *) \copy2.csr._GEN_343 [38:0] : \copy2.csr.reg_stvec ;
  assign \copy2.csr._GEN_526 [39:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198024.26-198024.66" *) \copy2.csr._GEN_345 [39:0] : \copy2.csr._GEN_206 ;
  assign \copy2.csr._GEN_529 [31:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198025.26-198025.72" *) \copy2.csr._GEN_348  : \copy2.csr.reg_scounteren ;
  assign \copy2.csr._GEN_530 [31:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198026.26-198026.72" *) \copy2.csr._GEN_349  : \copy2.csr.reg_mcounteren ;
  assign \copy2.csr._GEN_532 [38:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198027.26-198027.74" *) \copy2.csr._GEN_368  : \copy2.csr.reg_bp_0_address ;
  assign \copy2.csr._GEN_570 [29:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198028.26-198028.72" *) \copy2.csr._GEN_423 [29:0] : \copy2.csr.reg_pmp_0_addr ;
  assign \copy2.csr._GEN_577 [29:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198029.26-198029.72" *) \copy2.csr._GEN_430  : \copy2.csr.reg_pmp_1_addr ;
  assign \copy2.csr._GEN_584 [29:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198030.26-198030.72" *) \copy2.csr._GEN_437  : \copy2.csr.reg_pmp_2_addr ;
  assign \copy2.csr._GEN_591 [29:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198031.26-198031.72" *) \copy2.csr._GEN_444 [29:0] : \copy2.csr.reg_pmp_3_addr ;
  assign \copy2.csr._GEN_598 [29:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198032.26-198032.72" *) \copy2.csr._GEN_451  : \copy2.csr.reg_pmp_4_addr ;
  assign \copy2.csr._GEN_605 [29:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198033.26-198033.72" *) \copy2.csr._GEN_458  : \copy2.csr.reg_pmp_5_addr ;
  assign \copy2.csr._GEN_612 [29:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198034.26-198034.72" *) \copy2.csr._GEN_465 [29:0] : \copy2.csr.reg_pmp_6_addr ;
  assign \copy2.csr._GEN_619 [29:0] = \copy2.csr.csr_wen  ? (* src = "verilog/rocket_clean.sv:198035.26-198035.72" *) \copy2.csr._GEN_472  : \copy2.csr.reg_pmp_7_addr ;
  assign \copy2.csr.io_status_dprv  = _2113_ ? (* src = "verilog/rocket_clean.sv:198051.27-198051.88" *) \copy2.csr.reg_mstatus_mpp  : \copy2.csr.reg_mstatus_prv ;
  assign \copy2.div.nextMulReg_hi  = $signed(\copy2.div._prod_T_3 ) + (* src = "verilog/rocket_clean.sv:199415.31-199415.68" *) $signed(\copy2.div.remainder [129:65]);
  assign \copy2.div._count_T_1  = \copy2.div.count  + (* src = "verilog/rocket_clean.sv:199431.27-199431.39" *) 1'h1;
  assign \copy2.div.lhs_sign  = \copy2.div.lhsSigned  & (* src = "verilog/rocket_clean.sv:199392.20-199392.41" *) \copy2.div._sign_T_2 ;
  assign \copy2.div.rhs_sign  = \copy2.div.rhsSigned  & (* src = "verilog/rocket_clean.sv:199397.20-199397.41" *) \copy2.div._sign_T_5 ;
  assign \copy2.div.nextMplierSign  = _2683_ & (* src = "verilog/rocket_clean.sv:199417.26-199417.49" *) \copy2.div.neg_out ;
  assign _2672_ = _2692_ & (* src = "verilog/rocket_clean.sv:199422.21-199422.50" *) _2693_;
  assign \copy2.div._eOut_T_5  = _2672_ & (* src = "verilog/rocket_clean.sv:199422.21-199422.62" *) \copy2.div._eOut_T_4 ;
  assign { _2679_[63:61], \copy2.div._eOut_T_7  } = \copy2.div.remainder [63:0] & (* src = "verilog/rocket_clean.sv:199424.27-199424.45" *) \copy2.div._eOut_T_6 ;
  assign \copy2.div.eOut  = \copy2.div._eOut_T_5  & (* src = "verilog/rocket_clean.sv:199425.16-199425.46" *) _2684_;
  assign \copy2.div.divby0  = \copy2.div._divby0_T  & (* src = "verilog/rocket_clean.sv:199443.18-199443.46" *) \copy2.div._unrolls_T_4 ;
  assign _2673_ = \copy2.div._divby0_T  & (* src = "verilog/rocket_clean.sv:199660.18-199660.37" *) _2695_;
  assign \copy2.div.eOut_1  = _2673_ & (* src = "verilog/rocket_clean.sv:199660.18-199660.55" *) _2691_;
  assign \copy2.div._T_36  = \copy2.div.io_resp_ready  & (* src = "verilog/rocket_clean.sv:199664.17-199664.46" *) \copy2.div.io_resp_valid ;
  assign \copy2.div._T_38  = \copy2.div.io_req_ready  & (* src = "verilog/rocket_clean.sv:199665.17-199665.44" *) \copy2.div.io_req_valid ;
  assign _2674_ = \copy2.div.cmdMul  & (* src = "verilog/rocket_clean.sv:199666.27-199666.41" *) \copy2.div._T_19 ;
  assign _2675_ = \copy2.div._loOut_T  & (* src = "verilog/rocket_clean.sv:199671.23-199671.40" *) \copy2.div.outMul ;
  assign _2676_ = \copy2.div.divby0  & (* src = "verilog/rocket_clean.sv:199720.11-199720.29" *) \copy2.div._eOut_T_4 ;
  assign \copy2.div.cmdMul  = ! (* src = "verilog/rocket_clean.sv:199377.18-199377.28" *) { 1'h0, \copy2.div.io_req_bits_fn [2], 2'h0 };
  assign \copy2.div._T_4  = { \copy2.div.io_req_bits_fn [2], \copy2.div.io_req_bits_fn [0] } == (* src = "verilog/rocket_clean.sv:199379.16-199379.28" *) 1'h1;
  assign \copy2.div._T_10  = ! (* src = "verilog/rocket_clean.sv:199384.17-199384.29" *) { 1'h0, \copy2.div.io_req_bits_fn [2:1], 1'h0 };
  assign \copy2.div._T_12  = ! (* src = "verilog/rocket_clean.sv:199386.17-199386.30" *) { 3'h0, \copy2.div.io_req_bits_fn [0] };
  assign \copy2.div._T_16  = { \copy2.div.io_req_bits_fn [2], \copy2.div.io_req_bits_fn [0] } == (* src = "verilog/rocket_clean.sv:199388.17-199388.29" *) 2'h2;
  assign _2681_ = \copy2.div.state  == (* src = "verilog/rocket_clean.sv:199404.25-199404.38" *) 1'h1;
  assign _2682_ = \copy2.div.state  == (* src = "verilog/rocket_clean.sv:199406.23-199406.36" *) 3'h5;
  assign _2683_ = \copy2.div.count  == (* src = "verilog/rocket_clean.sv:199417.26-199417.39" *) 3'h6;
  assign _2684_ = ! (* src = "verilog/rocket_clean.sv:199425.28-199425.46" *) { _2679_[63:61], \copy2.div._eOut_T_7  };
  assign _2685_ = \copy2.div.count  == (* src = "verilog/rocket_clean.sv:199432.30-199432.43" *) 3'h7;
  assign _2686_ = \copy2.div.state  == (* src = "verilog/rocket_clean.sv:199434.24-199434.37" *) 2'h2;
  assign _2687_ = \copy2.div.count  == (* src = "verilog/rocket_clean.sv:199441.24-199441.38" *) 7'h40;
  assign \copy2.div._divby0_T  = ! (* src = "verilog/rocket_clean.sv:199442.21-199442.34" *) \copy2.div.count ;
  assign \copy2.div.outMul  = ! (* src = "verilog/rocket_clean.sv:199669.18-199669.37" *) { 2'h0, \copy2.div.state [0] };
  assign \copy2.div.io_req_ready  = ! (* src = "verilog/rocket_clean.sv:199674.25-199674.38" *) \copy2.div.state ;
  assign _2688_ = \copy2.div.state  == (* src = "verilog/rocket_clean.sv:199675.26-199675.39" *) 3'h6;
  assign _2689_ = \copy2.div.state  == (* src = "verilog/rocket_clean.sv:199675.42-199675.55" *) 3'h7;
  assign _2690_ = \copy2.div.state  == (* src = "verilog/rocket_clean.sv:199691.18-199691.31" *) 2'h3;
  assign _2691_ = \copy2.div.eOutPos  >= (* src = "verilog/rocket_clean.sv:199660.40-199660.55" *) 1'h1;
  assign \copy2.div._prod_T_3  = $signed({ \copy2.div.remainder [64], \copy2.div.remainder [7:0] }) * (* src = "verilog/rocket_clean.sv:199413.27-199413.64" *) $signed(\copy2.div.divisor );
  assign \copy2.div._eOutMask_T  = \copy2.div.count  * (* src = "verilog/rocket_clean.sv:199418.29-199418.41" *) 4'h8;
  assign _2692_ = \copy2.div.count  != (* src = "verilog/rocket_clean.sv:199422.21-199422.34" *) 3'h7;
  assign _2693_ = | (* src = "verilog/rocket_clean.sv:199422.37-199422.50" *) \copy2.div.count ;
  assign _2694_ = \copy2.div.lhs_sign  != (* src = "verilog/rocket_clean.sv:199717.20-199717.40" *) \copy2.div.rhs_sign ;
  assign \copy2.div._T_19  = ~ (* src = "verilog/rocket_clean.sv:199390.17-199390.32" *) \copy2.div.io_req_bits_dw ;
  assign \copy2.div._eOut_T_4  = ~ (* src = "verilog/rocket_clean.sv:199421.21-199421.26" *) \copy2.div.isHi ;
  assign \copy2.div._eOut_T_6  = ~ (* src = "verilog/rocket_clean.sv:199423.27-199423.36" *) \copy2.div.eOutMask ;
  assign \copy2.div._unrolls_T_4  = ~ (* src = "verilog/rocket_clean.sv:199438.24-199438.37" *) \copy2.div.subtractor [64];
  assign \copy2.div.eOutPos  = ~ (* src = "verilog/rocket_clean.sv:199659.24-199659.37" *) \copy2.div._eOutPos_T_1 ;
  assign _2695_ = ~ (* src = "verilog/rocket_clean.sv:199660.30-199660.37" *) \copy2.div.divby0 ;
  assign \copy2.div._loOut_T  = ~ (* src = "verilog/rocket_clean.sv:199670.20-199670.27" *) \copy2.div.req_dw ;
  assign \copy2.div.cmdHi  = \copy2.div._T_4  | (* src = "verilog/rocket_clean.sv:199382.17-199382.28" *) \copy2.div.io_req_bits_fn [1];
  assign \copy2.div.lhsSigned  = \copy2.div._T_10  | (* src = "verilog/rocket_clean.sv:199387.21-199387.34" *) \copy2.div._T_12 ;
  assign \copy2.div.rhsSigned  = \copy2.div._T_10  | (* src = "verilog/rocket_clean.sv:199389.21-199389.34" *) \copy2.div._T_16 ;
  assign _2696_ = \copy2.div.eOut  | (* src = "verilog/rocket_clean.sv:199432.23-199432.43" *) _2685_;
  assign \copy2.div.io_resp_valid  = _2688_ | (* src = "verilog/rocket_clean.sv:199675.26-199675.55" *) _2689_;
  assign _2697_ = \copy2.div.lhs_sign  | (* src = "verilog/rocket_clean.sv:199684.20-199684.39" *) \copy2.div.rhs_sign ;
  assign _2698_ = \copy2.div._T_36  | (* src = "verilog/rocket_clean.sv:199689.18-199689.33" *) \copy2.div.io_kill ;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.state  <= _2671_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.count  <= _2663_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.req_dw  <= _2668_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.req_tag  <= _2669_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.neg_out  <= _2666_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.isHi  <= _2665_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.resHi  <= _2670_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.divisor  <= _2664_;
  (* src = "verilog/rocket_clean.sv:199678.3-199756.6" *)
  always @(posedge \copy2.div.clock )
    \copy2.div.remainder  <= _2667_;
  assign _2699_ = _2682_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199751.18-199751.31|verilog/rocket_clean.sv:199751.14-199755.8" *) { 66'h00000000000000000, _2680_[63:45], \copy2.div.negated_remainder  } : \copy2.div._GEN_2 ;
  assign _2700_ = _2686_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199749.18-199749.31|verilog/rocket_clean.sv:199749.14-199755.8" *) { \copy2.div.nextMulReg_hi [72:8], \copy2.div.nextMplierSign , \copy2.div._nextMulReg1_T_1  } : _2699_;
  assign _2701_ = _2690_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199747.18-199747.31|verilog/rocket_clean.sv:199747.14-199755.8" *) { 1'h0, \copy2.div._GEN_16  } : _2700_;
  assign _2667_ = \copy2.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199745.9-199745.14|verilog/rocket_clean.sv:199745.5-199755.8" *) { 66'h00000000000000000, \copy2.div.hi , \copy2.div.io_req_bits_in1 [31:0] } : _2701_;
  assign _2702_ = _2687_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199730.11-199730.25|verilog/rocket_clean.sv:199730.7-199734.10" *) \copy2.div.isHi  : \copy2.div._GEN_13 ;
  assign _2703_ = _2690_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199729.18-199729.31|verilog/rocket_clean.sv:199729.14-199737.8" *) _2702_ : \copy2.div._GEN_13 ;
  assign _2670_ = \copy2.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199727.9-199727.14|verilog/rocket_clean.sv:199727.5-199737.8" *) 1'h0 : _2703_;
  assign _2704_ = _2690_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199691.18-199691.31|verilog/rocket_clean.sv:199691.14-199695.8" *) \copy2.div._GEN_14  : \copy2.div._GEN_12 ;
  assign _2705_ = _2698_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199689.18-199689.33|verilog/rocket_clean.sv:199689.14-199695.8" *) 3'h0 : _2704_;
  assign _2677_[1:0] = _2697_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199684.20-199684.39|verilog/rocket_clean.sv:199684.16-199688.10" *) 2'h1 : 2'h3;
  assign _2678_[1:0] = \copy2.div.cmdMul  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199682.11-199682.17|verilog/rocket_clean.sv:199682.7-199688.10" *) 2'h2 : _2677_[1:0];
  assign _2706_ = \copy2.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199681.18-199681.23|verilog/rocket_clean.sv:199681.14-199695.8" *) { 1'h0, _2678_[1:0] } : _2705_;
  assign _2671_ = \copy2.div.reset  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199679.9-199679.14|verilog/rocket_clean.sv:199679.5-199695.8" *) 3'h0 : _2706_;
  assign _2707_ = \copy2.div.divisor [63] ? (* src = "verilog/rocket_clean.sv:199741.11-199741.22|verilog/rocket_clean.sv:199741.7-199743.10" *) \copy2.div.subtractor  : { \copy2.div.divisor [64], 1'h0, \copy2.div.divisor [62:0] };
  assign _2708_ = _2681_ ? (* src = "verilog/rocket_clean.sv:199740.18-199740.31|verilog/rocket_clean.sv:199740.14-199744.8" *) _2707_ : \copy2.div.divisor ;
  assign _2664_ = \copy2.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199738.9-199738.14|verilog/rocket_clean.sv:199738.5-199744.8" *) { \copy2.div.rhs_sign , \copy2.div.hi_1 , \copy2.div.io_req_bits_in2 [31:0] } : _2708_;
  assign _2665_ = \copy2.div._T_38  ? (* src = "verilog/rocket_clean.sv:199724.9-199724.14|verilog/rocket_clean.sv:199724.5-199726.8" *) \copy2.div.cmdHi  : \copy2.div.isHi ;
  assign _2709_ = _2676_ ? (* src = "verilog/rocket_clean.sv:199720.11-199720.29|verilog/rocket_clean.sv:199720.7-199722.10" *) 1'h0 : \copy2.div.neg_out ;
  assign _2710_ = _2690_ ? (* src = "verilog/rocket_clean.sv:199719.18-199719.31|verilog/rocket_clean.sv:199719.14-199723.8" *) _2709_ : \copy2.div.neg_out ;
  assign _2711_ = \copy2.div.cmdHi  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199714.11-199714.16|verilog/rocket_clean.sv:199714.7-199718.10" *) \copy2.div.lhs_sign  : _2694_;
  assign _2666_ = \copy2.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199713.9-199713.14|verilog/rocket_clean.sv:199713.5-199723.8" *) _2711_ : _2710_;
  assign _2669_ = \copy2.div._T_38  ? (* src = "verilog/rocket_clean.sv:199699.9-199699.14|verilog/rocket_clean.sv:199699.5-199701.8" *) \copy2.div.io_req_bits_tag  : \copy2.div.req_tag ;
  assign _2668_ = \copy2.div._T_38  ? (* src = "verilog/rocket_clean.sv:199696.9-199696.14|verilog/rocket_clean.sv:199696.5-199698.8" *) \copy2.div.io_req_bits_dw  : \copy2.div.req_dw ;
  assign _2712_ = _2686_ ? (* src = "verilog/rocket_clean.sv:199710.18-199710.31|verilog/rocket_clean.sv:199710.14-199712.8" *) \copy2.div._count_T_1  : \copy2.div.count ;
  assign _2713_ = \copy2.div.eOut_1  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199705.11-199705.17|verilog/rocket_clean.sv:199705.7-199709.10" *) { 1'h0, \copy2.div.eOutPos  } : \copy2.div._count_T_1 ;
  assign _2714_ = _2690_ ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199704.18-199704.31|verilog/rocket_clean.sv:199704.14-199712.8" *) _2713_ : _2712_;
  assign _2663_ = \copy2.div._T_38  ? (* full_case = 32'd1 *) (* src = "verilog/rocket_clean.sv:199702.9-199702.14|verilog/rocket_clean.sv:199702.5-199712.8" *) { 4'h0, \copy2.div._count_T_8  } : _2714_;
  assign \copy2.div.divisorMSB_useHi  = | (* src = "verilog/rocket_clean.sv:199446.28-199446.42" *) \copy2.div.divisor [63:32];
  assign \copy2.div.divisorMSB_useHi_1  = | (* src = "verilog/rocket_clean.sv:199449.30-199449.46" *) \copy2.div.divisor [63:48];
  assign \copy2.div.divisorMSB_useHi_2  = | (* src = "verilog/rocket_clean.sv:199452.30-199452.46" *) \copy2.div.divisor [63:56];
  assign \copy2.div.divisorMSB_useHi_3  = | (* src = "verilog/rocket_clean.sv:199455.30-199455.46" *) \copy2.div.divisor [63:60];
  assign \copy2.div.divisorMSB_useHi_4  = | (* src = "verilog/rocket_clean.sv:199464.30-199464.46" *) \copy2.div.divisor [55:52];
  assign \copy2.div.divisorMSB_useHi_5  = | (* src = "verilog/rocket_clean.sv:199475.30-199475.46" *) \copy2.div.divisor [47:40];
  assign \copy2.div.divisorMSB_useHi_6  = | (* src = "verilog/rocket_clean.sv:199478.30-199478.46" *) \copy2.div.divisor [47:44];
  assign \copy2.div.divisorMSB_useHi_7  = | (* src = "verilog/rocket_clean.sv:199487.30-199487.46" *) \copy2.div.divisor [39:36];
  assign \copy2.div.divisorMSB_useHi_8  = | (* src = "verilog/rocket_clean.sv:199500.30-199500.46" *) \copy2.div.divisor [31:16];
  assign \copy2.div.divisorMSB_useHi_9  = | (* src = "verilog/rocket_clean.sv:199503.30-199503.46" *) \copy2.div.divisor [31:24];
  assign \copy2.div.divisorMSB_useHi_10  = | (* src = "verilog/rocket_clean.sv:199506.31-199506.48" *) \copy2.div.divisor [31:28];
  assign \copy2.div.divisorMSB_useHi_11  = | (* src = "verilog/rocket_clean.sv:199515.31-199515.48" *) \copy2.div.divisor [23:20];
  assign \copy2.div.divisorMSB_useHi_12  = | (* src = "verilog/rocket_clean.sv:199526.31-199526.48" *) \copy2.div.divisor [15:8];
  assign \copy2.div.divisorMSB_useHi_13  = | (* src = "verilog/rocket_clean.sv:199529.31-199529.48" *) \copy2.div.divisor [15:12];
  assign \copy2.div.divisorMSB_useHi_14  = | (* src = "verilog/rocket_clean.sv:199538.31-199538.48" *) \copy2.div.divisor [7:4];
  assign \copy2.div.dividendMSB_useHi  = | (* src = "verilog/rocket_clean.sv:199553.29-199553.44" *) \copy2.div.remainder [63:32];
  assign \copy2.div.dividendMSB_useHi_1  = | (* src = "verilog/rocket_clean.sv:199556.31-199556.48" *) \copy2.div.remainder [63:48];
  assign \copy2.div.dividendMSB_useHi_2  = | (* src = "verilog/rocket_clean.sv:199559.31-199559.48" *) \copy2.div.remainder [63:56];
  assign \copy2.div.dividendMSB_useHi_3  = | (* src = "verilog/rocket_clean.sv:199562.31-199562.48" *) \copy2.div.remainder [63:60];
  assign \copy2.div.dividendMSB_useHi_4  = | (* src = "verilog/rocket_clean.sv:199571.31-199571.48" *) \copy2.div.remainder [55:52];
  assign \copy2.div.dividendMSB_useHi_5  = | (* src = "verilog/rocket_clean.sv:199582.31-199582.48" *) \copy2.div.remainder [47:40];
  assign \copy2.div.dividendMSB_useHi_6  = | (* src = "verilog/rocket_clean.sv:199585.31-199585.48" *) \copy2.div.remainder [47:44];
  assign \copy2.div.dividendMSB_useHi_7  = | (* src = "verilog/rocket_clean.sv:199594.31-199594.48" *) \copy2.div.remainder [39:36];
  assign \copy2.div.dividendMSB_useHi_8  = | (* src = "verilog/rocket_clean.sv:199607.31-199607.48" *) \copy2.div.remainder [31:16];
  assign \copy2.div.dividendMSB_useHi_9  = | (* src = "verilog/rocket_clean.sv:199610.31-199610.48" *) \copy2.div.remainder [31:24];
  assign \copy2.div.dividendMSB_useHi_10  = | (* src = "verilog/rocket_clean.sv:199613.32-199613.50" *) \copy2.div.remainder [31:28];
  assign \copy2.div.dividendMSB_useHi_11  = | (* src = "verilog/rocket_clean.sv:199622.32-199622.50" *) \copy2.div.remainder [23:20];
  assign \copy2.div.dividendMSB_useHi_12  = | (* src = "verilog/rocket_clean.sv:199633.32-199633.50" *) \copy2.div.remainder [15:8];
  assign \copy2.div.dividendMSB_useHi_13  = | (* src = "verilog/rocket_clean.sv:199636.32-199636.50" *) \copy2.div.remainder [15:12];
  assign \copy2.div.dividendMSB_useHi_14  = | (* src = "verilog/rocket_clean.sv:199645.32-199645.50" *) \copy2.div.remainder [7:4];
  assign \copy2.div._remainder_T_4  = \copy2.div.remainder [63:0] << (* src = "verilog/rocket_clean.sv:199662.33-199662.51" *) \copy2.div.eOutPos ;
  assign \copy2.div.eOutRes  = { \copy2.div.remainder [129:65], \copy2.div.remainder [63:0] } >> (* src = "verilog/rocket_clean.sv:199427.26-199427.53" *) \copy2.div._eOutRes_T_2 ;
  assign \copy2.div.eOutMask  = $signed(65'h10000000000000000) >>> (* src = "verilog/rocket_clean.sv:199419.31-199419.74" *) \copy2.div._eOutMask_T ;
  assign \copy2.div.subtractor  = \copy2.div.remainder [128:64] - (* src = "verilog/rocket_clean.sv:199400.28-199400.55" *) \copy2.div.divisor ;
  assign { _2680_[63:45], \copy2.div.negated_remainder  } = 1'h0 - (* src = "verilog/rocket_clean.sv:199402.35-199402.49" *) \copy2.div.result ;
  assign \copy2.div._eOutRes_T_2  = 1'h0 - (* src = "verilog/rocket_clean.sv:199426.30-199426.50" *) \copy2.div._eOutMask_T ;
  assign \copy2.div._eOutPos_T_1  = { \copy2.div.dividendMSB_useHi , \copy2.div._dividendMSB_T_109  } - (* src = "verilog/rocket_clean.sv:199658.29-199658.53" *) { \copy2.div.divisorMSB_useHi , \copy2.div._divisorMSB_T_109  };
  assign \copy2.div._sign_T_2  = \copy2.div.io_req_bits_dw  ? (* src = "verilog/rocket_clean.sv:199391.21-199391.70" *) \copy2.div.io_req_bits_in1 [63] : \copy2.div.io_req_bits_in1 [31];
  assign \copy2.div._hi_T_1  = \copy2.div.lhs_sign  ? (* src = "verilog/rocket_clean.sv:199393.25-199393.56" *) 32'd4294967295 : 32'd0;
  assign \copy2.div.hi  = \copy2.div.io_req_bits_dw  ? (* src = "verilog/rocket_clean.sv:199394.20-199394.60" *) \copy2.div.io_req_bits_in1 [63:32] : \copy2.div._hi_T_1 ;
  assign \copy2.div._sign_T_5  = \copy2.div.io_req_bits_dw  ? (* src = "verilog/rocket_clean.sv:199396.21-199396.70" *) \copy2.div.io_req_bits_in2 [63] : \copy2.div.io_req_bits_in2 [31];
  assign \copy2.div._hi_T_4  = \copy2.div.rhs_sign  ? (* src = "verilog/rocket_clean.sv:199398.25-199398.56" *) 32'd4294967295 : 32'd0;
  assign \copy2.div.hi_1  = \copy2.div.io_req_bits_dw  ? (* src = "verilog/rocket_clean.sv:199399.22-199399.62" *) \copy2.div.io_req_bits_in2 [63:32] : \copy2.div._hi_T_4 ;
  assign \copy2.div.result  = \copy2.div.resHi  ? (* src = "verilog/rocket_clean.sv:199401.24-199401.67" *) \copy2.div.remainder [128:65] : \copy2.div.remainder [63:0];
  assign \copy2.div._GEN_0  = \copy2.div.remainder [63] ? (* src = "verilog/rocket_clean.sv:199403.25-199403.81" *) { 66'h00000000000000000, _2680_[63:45], \copy2.div.negated_remainder  } : { \copy2.div.remainder [129:64], 1'h0, \copy2.div.remainder [62:0] };
  assign \copy2.div._GEN_2  = _2681_ ? (* src = "verilog/rocket_clean.sv:199404.25-199404.59" *) \copy2.div._GEN_0  : \copy2.div.remainder ;
  assign \copy2.div._GEN_4  = _2681_ ? (* src = "verilog/rocket_clean.sv:199405.23-199405.51" *) 3'h3 : \copy2.div.state ;
  assign \copy2.div._GEN_6  = _2682_ ? (* src = "verilog/rocket_clean.sv:199406.23-199406.52" *) 3'h7 : \copy2.div._GEN_4 ;
  assign \copy2.div._GEN_7  = _2682_ ? (* src = "verilog/rocket_clean.sv:199407.18-199407.46" *) 1'h0 : \copy2.div.resHi ;
  assign \copy2.div._nextMulReg1_T_1  = \copy2.div.eOut  ? (* src = "verilog/rocket_clean.sv:199428.35-199428.72" *) \copy2.div.eOutRes  : { \copy2.div.nextMulReg_hi [7:0], \copy2.div.remainder [63:8] };
  assign \copy2.div._GEN_8  = _2696_ ? (* src = "verilog/rocket_clean.sv:199432.23-199432.59" *) 3'h6 : \copy2.div._GEN_6 ;
  assign \copy2.div._GEN_9  = _2696_ ? (* src = "verilog/rocket_clean.sv:199433.18-199433.54" *) \copy2.div.isHi  : \copy2.div._GEN_7 ;
  assign \copy2.div._GEN_12  = _2686_ ? (* src = "verilog/rocket_clean.sv:199434.24-199434.55" *) \copy2.div._GEN_8  : \copy2.div._GEN_6 ;
  assign \copy2.div._GEN_13  = _2686_ ? (* src = "verilog/rocket_clean.sv:199435.19-199435.50" *) \copy2.div._GEN_9  : \copy2.div._GEN_7 ;
  assign \copy2.div._unrolls_T_2  = \copy2.div.subtractor [64] ? (* src = "verilog/rocket_clean.sv:199437.30-199437.81" *) \copy2.div.remainder [127:64] : \copy2.div.subtractor [63:0];
  assign \copy2.div._state_T  = \copy2.div.neg_out  ? (* src = "verilog/rocket_clean.sv:199440.25-199440.46" *) 2'h1 : 2'h3;
  assign \copy2.div._GEN_14  = _2687_ ? (* src = "verilog/rocket_clean.sv:199441.24-199441.59" *) { 1'h1, \copy2.div._state_T  } : \copy2.div._GEN_12 ;
  assign \copy2.div._divisorMSB_T_4  = \copy2.div.divisor [62] ? (* src = "verilog/rocket_clean.sv:199456.32-199456.88" *) 2'h2 : { 1'h0, \copy2.div.divisor [61] };
  assign \copy2.div._divisorMSB_T_5  = \copy2.div.divisor [63] ? (* src = "verilog/rocket_clean.sv:199457.32-199457.75" *) 2'h3 : \copy2.div._divisorMSB_T_4 ;
  assign \copy2.div._divisorMSB_T_9  = \copy2.div.divisor [58] ? (* src = "verilog/rocket_clean.sv:199458.32-199458.88" *) 2'h2 : { 1'h0, \copy2.div.divisor [57] };
  assign \copy2.div._divisorMSB_T_10  = \copy2.div.divisor [59] ? (* src = "verilog/rocket_clean.sv:199459.33-199459.76" *) 2'h3 : \copy2.div._divisorMSB_T_9 ;
  assign \copy2.div._divisorMSB_T_11  = \copy2.div.divisorMSB_useHi_3  ? (* src = "verilog/rocket_clean.sv:199460.33-199460.88" *) \copy2.div._divisorMSB_T_5  : \copy2.div._divisorMSB_T_10 ;
  assign \copy2.div._divisorMSB_T_16  = \copy2.div.divisor [54] ? (* src = "verilog/rocket_clean.sv:199465.33-199465.89" *) 2'h2 : { 1'h0, \copy2.div.divisor [53] };
  assign \copy2.div._divisorMSB_T_17  = \copy2.div.divisor [55] ? (* src = "verilog/rocket_clean.sv:199466.33-199466.77" *) 2'h3 : \copy2.div._divisorMSB_T_16 ;
  assign \copy2.div._divisorMSB_T_21  = \copy2.div.divisor [50] ? (* src = "verilog/rocket_clean.sv:199467.33-199467.89" *) 2'h2 : { 1'h0, \copy2.div.divisor [49] };
  assign \copy2.div._divisorMSB_T_22  = \copy2.div.divisor [51] ? (* src = "verilog/rocket_clean.sv:199468.33-199468.77" *) 2'h3 : \copy2.div._divisorMSB_T_21 ;
  assign \copy2.div._divisorMSB_T_23  = \copy2.div.divisorMSB_useHi_4  ? (* src = "verilog/rocket_clean.sv:199469.33-199469.89" *) \copy2.div._divisorMSB_T_17  : \copy2.div._divisorMSB_T_22 ;
  assign \copy2.div._divisorMSB_T_25  = \copy2.div.divisorMSB_useHi_2  ? (* src = "verilog/rocket_clean.sv:199471.33-199471.89" *) { \copy2.div.divisorMSB_useHi_3 , \copy2.div._divisorMSB_T_11  } : { \copy2.div.divisorMSB_useHi_4 , \copy2.div._divisorMSB_T_23  };
  assign \copy2.div._divisorMSB_T_30  = \copy2.div.divisor [46] ? (* src = "verilog/rocket_clean.sv:199479.33-199479.89" *) 2'h2 : { 1'h0, \copy2.div.divisor [45] };
  assign \copy2.div._divisorMSB_T_31  = \copy2.div.divisor [47] ? (* src = "verilog/rocket_clean.sv:199480.33-199480.77" *) 2'h3 : \copy2.div._divisorMSB_T_30 ;
  assign \copy2.div._divisorMSB_T_35  = \copy2.div.divisor [42] ? (* src = "verilog/rocket_clean.sv:199481.33-199481.89" *) 2'h2 : { 1'h0, \copy2.div.divisor [41] };
  assign \copy2.div._divisorMSB_T_36  = \copy2.div.divisor [43] ? (* src = "verilog/rocket_clean.sv:199482.33-199482.77" *) 2'h3 : \copy2.div._divisorMSB_T_35 ;
  assign \copy2.div._divisorMSB_T_37  = \copy2.div.divisorMSB_useHi_6  ? (* src = "verilog/rocket_clean.sv:199483.33-199483.89" *) \copy2.div._divisorMSB_T_31  : \copy2.div._divisorMSB_T_36 ;
  assign \copy2.div._divisorMSB_T_42  = \copy2.div.divisor [38] ? (* src = "verilog/rocket_clean.sv:199488.33-199488.89" *) 2'h2 : { 1'h0, \copy2.div.divisor [37] };
  assign \copy2.div._divisorMSB_T_43  = \copy2.div.divisor [39] ? (* src = "verilog/rocket_clean.sv:199489.33-199489.77" *) 2'h3 : \copy2.div._divisorMSB_T_42 ;
  assign \copy2.div._divisorMSB_T_47  = \copy2.div.divisor [34] ? (* src = "verilog/rocket_clean.sv:199490.33-199490.89" *) 2'h2 : { 1'h0, \copy2.div.divisor [33] };
  assign \copy2.div._divisorMSB_T_48  = \copy2.div.divisor [35] ? (* src = "verilog/rocket_clean.sv:199491.33-199491.77" *) 2'h3 : \copy2.div._divisorMSB_T_47 ;
  assign \copy2.div._divisorMSB_T_49  = \copy2.div.divisorMSB_useHi_7  ? (* src = "verilog/rocket_clean.sv:199492.33-199492.89" *) \copy2.div._divisorMSB_T_43  : \copy2.div._divisorMSB_T_48 ;
  assign \copy2.div._divisorMSB_T_51  = \copy2.div.divisorMSB_useHi_5  ? (* src = "verilog/rocket_clean.sv:199494.33-199494.89" *) { \copy2.div.divisorMSB_useHi_6 , \copy2.div._divisorMSB_T_37  } : { \copy2.div.divisorMSB_useHi_7 , \copy2.div._divisorMSB_T_49  };
  assign \copy2.div._divisorMSB_T_53  = \copy2.div.divisorMSB_useHi_1  ? (* src = "verilog/rocket_clean.sv:199496.33-199496.89" *) { \copy2.div.divisorMSB_useHi_2 , \copy2.div._divisorMSB_T_25  } : { \copy2.div.divisorMSB_useHi_5 , \copy2.div._divisorMSB_T_51  };
  assign \copy2.div._divisorMSB_T_58  = \copy2.div.divisor [30] ? (* src = "verilog/rocket_clean.sv:199507.33-199507.91" *) 2'h2 : { 1'h0, \copy2.div.divisor [29] };
  assign \copy2.div._divisorMSB_T_59  = \copy2.div.divisor [31] ? (* src = "verilog/rocket_clean.sv:199508.33-199508.78" *) 2'h3 : \copy2.div._divisorMSB_T_58 ;
  assign \copy2.div._divisorMSB_T_63  = \copy2.div.divisor [26] ? (* src = "verilog/rocket_clean.sv:199509.33-199509.91" *) 2'h2 : { 1'h0, \copy2.div.divisor [25] };
  assign \copy2.div._divisorMSB_T_64  = \copy2.div.divisor [27] ? (* src = "verilog/rocket_clean.sv:199510.33-199510.78" *) 2'h3 : \copy2.div._divisorMSB_T_63 ;
  assign \copy2.div._divisorMSB_T_65  = \copy2.div.divisorMSB_useHi_10  ? (* src = "verilog/rocket_clean.sv:199511.33-199511.90" *) \copy2.div._divisorMSB_T_59  : \copy2.div._divisorMSB_T_64 ;
  assign \copy2.div._divisorMSB_T_70  = \copy2.div.divisor [22] ? (* src = "verilog/rocket_clean.sv:199516.33-199516.91" *) 2'h2 : { 1'h0, \copy2.div.divisor [21] };
  assign \copy2.div._divisorMSB_T_71  = \copy2.div.divisor [23] ? (* src = "verilog/rocket_clean.sv:199517.33-199517.78" *) 2'h3 : \copy2.div._divisorMSB_T_70 ;
  assign \copy2.div._divisorMSB_T_75  = \copy2.div.divisor [18] ? (* src = "verilog/rocket_clean.sv:199518.33-199518.91" *) 2'h2 : { 1'h0, \copy2.div.divisor [17] };
  assign \copy2.div._divisorMSB_T_76  = \copy2.div.divisor [19] ? (* src = "verilog/rocket_clean.sv:199519.33-199519.78" *) 2'h3 : \copy2.div._divisorMSB_T_75 ;
  assign \copy2.div._divisorMSB_T_77  = \copy2.div.divisorMSB_useHi_11  ? (* src = "verilog/rocket_clean.sv:199520.33-199520.90" *) \copy2.div._divisorMSB_T_71  : \copy2.div._divisorMSB_T_76 ;
  assign \copy2.div._divisorMSB_T_79  = \copy2.div.divisorMSB_useHi_9  ? (* src = "verilog/rocket_clean.sv:199522.33-199522.89" *) { \copy2.div.divisorMSB_useHi_10 , \copy2.div._divisorMSB_T_65  } : { \copy2.div.divisorMSB_useHi_11 , \copy2.div._divisorMSB_T_77  };
  assign \copy2.div._divisorMSB_T_84  = \copy2.div.divisor [14] ? (* src = "verilog/rocket_clean.sv:199530.33-199530.91" *) 2'h2 : { 1'h0, \copy2.div.divisor [13] };
  assign \copy2.div._divisorMSB_T_85  = \copy2.div.divisor [15] ? (* src = "verilog/rocket_clean.sv:199531.33-199531.78" *) 2'h3 : \copy2.div._divisorMSB_T_84 ;
  assign \copy2.div._divisorMSB_T_89  = \copy2.div.divisor [10] ? (* src = "verilog/rocket_clean.sv:199532.33-199532.91" *) 2'h2 : { 1'h0, \copy2.div.divisor [9] };
  assign \copy2.div._divisorMSB_T_90  = \copy2.div.divisor [11] ? (* src = "verilog/rocket_clean.sv:199533.33-199533.78" *) 2'h3 : \copy2.div._divisorMSB_T_89 ;
  assign \copy2.div._divisorMSB_T_91  = \copy2.div.divisorMSB_useHi_13  ? (* src = "verilog/rocket_clean.sv:199534.33-199534.90" *) \copy2.div._divisorMSB_T_85  : \copy2.div._divisorMSB_T_90 ;
  assign \copy2.div._divisorMSB_T_96  = \copy2.div.divisor [6] ? (* src = "verilog/rocket_clean.sv:199539.33-199539.91" *) 2'h2 : { 1'h0, \copy2.div.divisor [5] };
  assign \copy2.div._divisorMSB_T_97  = \copy2.div.divisor [7] ? (* src = "verilog/rocket_clean.sv:199540.33-199540.78" *) 2'h3 : \copy2.div._divisorMSB_T_96 ;
  assign \copy2.div._divisorMSB_T_101  = \copy2.div.divisor [2] ? (* src = "verilog/rocket_clean.sv:199541.34-199541.92" *) 2'h2 : { 1'h0, \copy2.div.divisor [1] };
  assign \copy2.div._divisorMSB_T_102  = \copy2.div.divisor [3] ? (* src = "verilog/rocket_clean.sv:199542.34-199542.80" *) 2'h3 : \copy2.div._divisorMSB_T_101 ;
  assign \copy2.div._divisorMSB_T_103  = \copy2.div.divisorMSB_useHi_14  ? (* src = "verilog/rocket_clean.sv:199543.34-199543.92" *) \copy2.div._divisorMSB_T_97  : \copy2.div._divisorMSB_T_102 ;
  assign \copy2.div._divisorMSB_T_105  = \copy2.div.divisorMSB_useHi_12  ? (* src = "verilog/rocket_clean.sv:199545.34-199545.92" *) { \copy2.div.divisorMSB_useHi_13 , \copy2.div._divisorMSB_T_91  } : { \copy2.div.divisorMSB_useHi_14 , \copy2.div._divisorMSB_T_103  };
  assign \copy2.div._divisorMSB_T_107  = \copy2.div.divisorMSB_useHi_8  ? (* src = "verilog/rocket_clean.sv:199547.34-199547.91" *) { \copy2.div.divisorMSB_useHi_9 , \copy2.div._divisorMSB_T_79  } : { \copy2.div.divisorMSB_useHi_12 , \copy2.div._divisorMSB_T_105  };
  assign \copy2.div._divisorMSB_T_109  = \copy2.div.divisorMSB_useHi  ? (* src = "verilog/rocket_clean.sv:199549.34-199549.89" *) { \copy2.div.divisorMSB_useHi_1 , \copy2.div._divisorMSB_T_53  } : { \copy2.div.divisorMSB_useHi_8 , \copy2.div._divisorMSB_T_107  };
  assign \copy2.div._dividendMSB_T_4  = \copy2.div.remainder [62] ? (* src = "verilog/rocket_clean.sv:199563.33-199563.91" *) 2'h2 : { 1'h0, \copy2.div.remainder [61] };
  assign \copy2.div._dividendMSB_T_5  = \copy2.div.remainder [63] ? (* src = "verilog/rocket_clean.sv:199564.33-199564.78" *) 2'h3 : \copy2.div._dividendMSB_T_4 ;
  assign \copy2.div._dividendMSB_T_9  = \copy2.div.remainder [58] ? (* src = "verilog/rocket_clean.sv:199565.33-199565.91" *) 2'h2 : { 1'h0, \copy2.div.remainder [57] };
  assign \copy2.div._dividendMSB_T_10  = \copy2.div.remainder [59] ? (* src = "verilog/rocket_clean.sv:199566.34-199566.79" *) 2'h3 : \copy2.div._dividendMSB_T_9 ;
  assign \copy2.div._dividendMSB_T_11  = \copy2.div.dividendMSB_useHi_3  ? (* src = "verilog/rocket_clean.sv:199567.34-199567.92" *) \copy2.div._dividendMSB_T_5  : \copy2.div._dividendMSB_T_10 ;
  assign \copy2.div._dividendMSB_T_16  = \copy2.div.remainder [54] ? (* src = "verilog/rocket_clean.sv:199572.34-199572.92" *) 2'h2 : { 1'h0, \copy2.div.remainder [53] };
  assign \copy2.div._dividendMSB_T_17  = \copy2.div.remainder [55] ? (* src = "verilog/rocket_clean.sv:199573.34-199573.80" *) 2'h3 : \copy2.div._dividendMSB_T_16 ;
  assign \copy2.div._dividendMSB_T_21  = \copy2.div.remainder [50] ? (* src = "verilog/rocket_clean.sv:199574.34-199574.92" *) 2'h2 : { 1'h0, \copy2.div.remainder [49] };
  assign \copy2.div._dividendMSB_T_22  = \copy2.div.remainder [51] ? (* src = "verilog/rocket_clean.sv:199575.34-199575.80" *) 2'h3 : \copy2.div._dividendMSB_T_21 ;
  assign \copy2.div._dividendMSB_T_23  = \copy2.div.dividendMSB_useHi_4  ? (* src = "verilog/rocket_clean.sv:199576.34-199576.93" *) \copy2.div._dividendMSB_T_17  : \copy2.div._dividendMSB_T_22 ;
  assign \copy2.div._dividendMSB_T_25  = \copy2.div.dividendMSB_useHi_2  ? (* src = "verilog/rocket_clean.sv:199578.34-199578.93" *) { \copy2.div.dividendMSB_useHi_3 , \copy2.div._dividendMSB_T_11  } : { \copy2.div.dividendMSB_useHi_4 , \copy2.div._dividendMSB_T_23  };
  assign \copy2.div._dividendMSB_T_30  = \copy2.div.remainder [46] ? (* src = "verilog/rocket_clean.sv:199586.34-199586.92" *) 2'h2 : { 1'h0, \copy2.div.remainder [45] };
  assign \copy2.div._dividendMSB_T_31  = \copy2.div.remainder [47] ? (* src = "verilog/rocket_clean.sv:199587.34-199587.80" *) 2'h3 : \copy2.div._dividendMSB_T_30 ;
  assign \copy2.div._dividendMSB_T_35  = \copy2.div.remainder [42] ? (* src = "verilog/rocket_clean.sv:199588.34-199588.92" *) 2'h2 : { 1'h0, \copy2.div.remainder [41] };
  assign \copy2.div._dividendMSB_T_36  = \copy2.div.remainder [43] ? (* src = "verilog/rocket_clean.sv:199589.34-199589.80" *) 2'h3 : \copy2.div._dividendMSB_T_35 ;
  assign \copy2.div._dividendMSB_T_37  = \copy2.div.dividendMSB_useHi_6  ? (* src = "verilog/rocket_clean.sv:199590.34-199590.93" *) \copy2.div._dividendMSB_T_31  : \copy2.div._dividendMSB_T_36 ;
  assign \copy2.div._dividendMSB_T_42  = \copy2.div.remainder [38] ? (* src = "verilog/rocket_clean.sv:199595.34-199595.92" *) 2'h2 : { 1'h0, \copy2.div.remainder [37] };
  assign \copy2.div._dividendMSB_T_43  = \copy2.div.remainder [39] ? (* src = "verilog/rocket_clean.sv:199596.34-199596.80" *) 2'h3 : \copy2.div._dividendMSB_T_42 ;
  assign \copy2.div._dividendMSB_T_47  = \copy2.div.remainder [34] ? (* src = "verilog/rocket_clean.sv:199597.34-199597.92" *) 2'h2 : { 1'h0, \copy2.div.remainder [33] };
  assign \copy2.div._dividendMSB_T_48  = \copy2.div.remainder [35] ? (* src = "verilog/rocket_clean.sv:199598.34-199598.80" *) 2'h3 : \copy2.div._dividendMSB_T_47 ;
  assign \copy2.div._dividendMSB_T_49  = \copy2.div.dividendMSB_useHi_7  ? (* src = "verilog/rocket_clean.sv:199599.34-199599.93" *) \copy2.div._dividendMSB_T_43  : \copy2.div._dividendMSB_T_48 ;
  assign \copy2.div._dividendMSB_T_51  = \copy2.div.dividendMSB_useHi_5  ? (* src = "verilog/rocket_clean.sv:199601.34-199601.93" *) { \copy2.div.dividendMSB_useHi_6 , \copy2.div._dividendMSB_T_37  } : { \copy2.div.dividendMSB_useHi_7 , \copy2.div._dividendMSB_T_49  };
  assign \copy2.div._dividendMSB_T_53  = \copy2.div.dividendMSB_useHi_1  ? (* src = "verilog/rocket_clean.sv:199603.34-199603.93" *) { \copy2.div.dividendMSB_useHi_2 , \copy2.div._dividendMSB_T_25  } : { \copy2.div.dividendMSB_useHi_5 , \copy2.div._dividendMSB_T_51  };
  assign \copy2.div._dividendMSB_T_58  = \copy2.div.remainder [30] ? (* src = "verilog/rocket_clean.sv:199614.34-199614.94" *) 2'h2 : { 1'h0, \copy2.div.remainder [29] };
  assign \copy2.div._dividendMSB_T_59  = \copy2.div.remainder [31] ? (* src = "verilog/rocket_clean.sv:199615.34-199615.81" *) 2'h3 : \copy2.div._dividendMSB_T_58 ;
  assign \copy2.div._dividendMSB_T_63  = \copy2.div.remainder [26] ? (* src = "verilog/rocket_clean.sv:199616.34-199616.94" *) 2'h2 : { 1'h0, \copy2.div.remainder [25] };
  assign \copy2.div._dividendMSB_T_64  = \copy2.div.remainder [27] ? (* src = "verilog/rocket_clean.sv:199617.34-199617.81" *) 2'h3 : \copy2.div._dividendMSB_T_63 ;
  assign \copy2.div._dividendMSB_T_65  = \copy2.div.dividendMSB_useHi_10  ? (* src = "verilog/rocket_clean.sv:199618.34-199618.94" *) \copy2.div._dividendMSB_T_59  : \copy2.div._dividendMSB_T_64 ;
  assign \copy2.div._dividendMSB_T_70  = \copy2.div.remainder [22] ? (* src = "verilog/rocket_clean.sv:199623.34-199623.94" *) 2'h2 : { 1'h0, \copy2.div.remainder [21] };
  assign \copy2.div._dividendMSB_T_71  = \copy2.div.remainder [23] ? (* src = "verilog/rocket_clean.sv:199624.34-199624.81" *) 2'h3 : \copy2.div._dividendMSB_T_70 ;
  assign \copy2.div._dividendMSB_T_75  = \copy2.div.remainder [18] ? (* src = "verilog/rocket_clean.sv:199625.34-199625.94" *) 2'h2 : { 1'h0, \copy2.div.remainder [17] };
  assign \copy2.div._dividendMSB_T_76  = \copy2.div.remainder [19] ? (* src = "verilog/rocket_clean.sv:199626.34-199626.81" *) 2'h3 : \copy2.div._dividendMSB_T_75 ;
  assign \copy2.div._dividendMSB_T_77  = \copy2.div.dividendMSB_useHi_11  ? (* src = "verilog/rocket_clean.sv:199627.34-199627.94" *) \copy2.div._dividendMSB_T_71  : \copy2.div._dividendMSB_T_76 ;
  assign \copy2.div._dividendMSB_T_79  = \copy2.div.dividendMSB_useHi_9  ? (* src = "verilog/rocket_clean.sv:199629.34-199629.93" *) { \copy2.div.dividendMSB_useHi_10 , \copy2.div._dividendMSB_T_65  } : { \copy2.div.dividendMSB_useHi_11 , \copy2.div._dividendMSB_T_77  };
  assign \copy2.div._dividendMSB_T_84  = \copy2.div.remainder [14] ? (* src = "verilog/rocket_clean.sv:199637.34-199637.94" *) 2'h2 : { 1'h0, \copy2.div.remainder [13] };
  assign \copy2.div._dividendMSB_T_85  = \copy2.div.remainder [15] ? (* src = "verilog/rocket_clean.sv:199638.34-199638.81" *) 2'h3 : \copy2.div._dividendMSB_T_84 ;
  assign \copy2.div._dividendMSB_T_89  = \copy2.div.remainder [10] ? (* src = "verilog/rocket_clean.sv:199639.34-199639.94" *) 2'h2 : { 1'h0, \copy2.div.remainder [9] };
  assign \copy2.div._dividendMSB_T_90  = \copy2.div.remainder [11] ? (* src = "verilog/rocket_clean.sv:199640.34-199640.81" *) 2'h3 : \copy2.div._dividendMSB_T_89 ;
  assign \copy2.div._dividendMSB_T_91  = \copy2.div.dividendMSB_useHi_13  ? (* src = "verilog/rocket_clean.sv:199641.34-199641.94" *) \copy2.div._dividendMSB_T_85  : \copy2.div._dividendMSB_T_90 ;
  assign \copy2.div._dividendMSB_T_96  = \copy2.div.remainder [6] ? (* src = "verilog/rocket_clean.sv:199646.34-199646.94" *) 2'h2 : { 1'h0, \copy2.div.remainder [5] };
  assign \copy2.div._dividendMSB_T_97  = \copy2.div.remainder [7] ? (* src = "verilog/rocket_clean.sv:199647.34-199647.81" *) 2'h3 : \copy2.div._dividendMSB_T_96 ;
  assign \copy2.div._dividendMSB_T_101  = \copy2.div.remainder [2] ? (* src = "verilog/rocket_clean.sv:199648.35-199648.95" *) 2'h2 : { 1'h0, \copy2.div.remainder [1] };
  assign \copy2.div._dividendMSB_T_102  = \copy2.div.remainder [3] ? (* src = "verilog/rocket_clean.sv:199649.35-199649.83" *) 2'h3 : \copy2.div._dividendMSB_T_101 ;
  assign \copy2.div._dividendMSB_T_103  = \copy2.div.dividendMSB_useHi_14  ? (* src = "verilog/rocket_clean.sv:199650.35-199650.96" *) \copy2.div._dividendMSB_T_97  : \copy2.div._dividendMSB_T_102 ;
  assign \copy2.div._dividendMSB_T_105  = \copy2.div.dividendMSB_useHi_12  ? (* src = "verilog/rocket_clean.sv:199652.35-199652.96" *) { \copy2.div.dividendMSB_useHi_13 , \copy2.div._dividendMSB_T_91  } : { \copy2.div.dividendMSB_useHi_14 , \copy2.div._dividendMSB_T_103  };
  assign \copy2.div._dividendMSB_T_107  = \copy2.div.dividendMSB_useHi_8  ? (* src = "verilog/rocket_clean.sv:199654.35-199654.95" *) { \copy2.div.dividendMSB_useHi_9 , \copy2.div._dividendMSB_T_79  } : { \copy2.div.dividendMSB_useHi_12 , \copy2.div._dividendMSB_T_105  };
  assign \copy2.div._dividendMSB_T_109  = \copy2.div.dividendMSB_useHi  ? (* src = "verilog/rocket_clean.sv:199656.35-199656.93" *) { \copy2.div.dividendMSB_useHi_1 , \copy2.div._dividendMSB_T_53  } : { \copy2.div.dividendMSB_useHi_8 , \copy2.div._dividendMSB_T_107  };
  assign \copy2.div._GEN_16  = \copy2.div.eOut_1  ? (* src = "verilog/rocket_clean.sv:199663.26-199663.71" *) { 2'h0, \copy2.div._remainder_T_4  } : { \copy2.div._unrolls_T_2 , \copy2.div.remainder [63:0], \copy2.div._unrolls_T_4  };
  assign \copy2.div._count_T_8  = _2674_ ? (* src = "verilog/rocket_clean.sv:199666.27-199666.55" *) 3'h4 : 3'h0;
  assign \copy2.div.loOut  = _2675_ ? (* src = "verilog/rocket_clean.sv:199671.23-199671.71" *) \copy2.div.result [63:32] : \copy2.div.result [31:0];
  assign \copy2.div._hiOut_T_4  = \copy2.div.loOut [31] ? (* src = "verilog/rocket_clean.sv:199672.28-199672.60" *) 32'd4294967295 : 32'd0;
  assign \copy2.div.hiOut  = \copy2.div.req_dw  ? (* src = "verilog/rocket_clean.sv:199673.23-199673.60" *) \copy2.div.result [63:32] : \copy2.div._hiOut_T_4 ;
  assign \copy2.ibuf._valid_T  = 1'h1 << (* src = "verilog/rocket_clean.sv:196834.25-196834.39" *) \copy2.ibuf._nValid_T ;
  assign \copy2.ibuf.io_inst_0_valid  = \copy2.ibuf._valid_T  - (* src = "verilog/rocket_clean.sv:196835.27-196835.42" *) 1'h1;
  assign \copy2.ibuf._nValid_T  = \copy2.ibuf.io_imem_valid  ? (* src = "verilog/rocket_clean.sv:196824.26-196824.52" *) 1'h1 : 1'h0;
  assign \copy2.ibuf.io_inst_0_bits_replay  = \copy2.ibuf.io_imem_bits_replay  ? (* src = "verilog/rocket_clean.sv:196838.26-196838.69" *) \copy2.ibuf.io_inst_0_valid  : 1'h0;
  assign _2715_ = assume_1_violate || (* src = "verilog/rocket_clean.sv:264449.30-264449.90" *) _2718_;
  assign _2716_ = _2715_ || (* src = "verilog/rocket_clean.sv:264449.30-264449.137" *) _2719_;
  assign assume_violate = _2716_ || (* src = "verilog/rocket_clean.sv:264449.30-264449.177" *) _2720_;
  assign _2717_ = _0000_ || (* src = "verilog/rocket_clean.sv:264458.18-264458.64" *) assume_violate;
  assign _2718_ = | (* src = "verilog/rocket_clean.sv:264449.51-264449.89" *) io_imem_resp_bits_data[26:25];
  assign _2719_ = io_imem_resp_bits_data[6:0] != (* src = "verilog/rocket_clean.sv:264449.95-264449.136" *) 6'h33;
  assign _2720_ = | (* src = "verilog/rocket_clean.sv:264449.142-264449.176" *) io_imem_resp_bits_pc[1:0];
  (* src = "verilog/rocket_clean.sv:264451.1-264453.4" *)
  always @(posedge clock)
    assume_1_violate <= assume_violate;
  assign assume_1_violate_in = assume_violate;
  assign \copy2.PlusArgTimeout_clock  = \copy2.clock ;
  assign \copy2.PlusArgTimeout_io_count  = \copy2.csr_io_time [31:0];
  assign \copy2.PlusArgTimeout_reset  = \copy2.reset ;
  assign \copy2._GEN_255  = { \copy2._mem_br_target_T_8 [31], \copy2._mem_br_target_T_8 [31], \copy2._mem_br_target_T_8 [31], \copy2._mem_br_target_T_8 [31], \copy2._mem_br_target_T_8 [31], \copy2._mem_br_target_T_8 [31], \copy2._mem_br_target_T_8 [31], \copy2._mem_br_target_T_8 [31], \copy2._mem_br_target_T_8  };
  assign \copy2._T_122  = { 3'h1, \copy2._T_121  };
  assign \copy2._T_39  = { \copy2.ibuf_io_inst_0_bits_xcpt0_pf_inst , 1'h0, \copy2.ibuf_io_inst_0_bits_xcpt0_ae_inst  };
  assign \copy2._coreMonitorBundle_pc_T  = \copy2.csr_io_trace_0_iaddr ;
  assign \copy2._csr_io_tval_T_1  = { \copy2.msb_1 , \copy2.wb_reg_wdata [38:0] };
  assign \copy2._csr_io_tval_a_T  = \copy2.wb_reg_wdata ;
  assign \copy2._ex_imm_b11_T_5  = \copy2.ex_reg_inst [20];
  assign \copy2._ex_imm_b11_T_8  = \copy2.ex_reg_inst [7];
  assign \copy2._ex_imm_b19_12_T_4  = \copy2.ex_reg_inst [19:12];
  assign \copy2._ex_imm_b30_20_T_2  = \copy2.ex_reg_inst [30:20];
  assign \copy2._ex_imm_sign_T_2  = \copy2.ex_reg_inst [31];
  assign \copy2._ex_op1_T_1  = \copy2.ex_reg_pc ;
  assign \copy2._ex_reg_mem_size_T_6  = { \copy2._T_146 , \copy2._T_144  };
  assign \copy2._ex_rs_T_13  = { \copy2.ex_reg_rs_msb_1 , \copy2.ex_reg_rs_lsb_1  };
  assign \copy2._ex_rs_T_6  = { \copy2.ex_reg_rs_msb_0 , \copy2.ex_reg_rs_lsb_0  };
  assign \copy2._id_ctrl_decoder_T  = { \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4:2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_100  = { \copy2.csr_io_decode_0_inst [13:12], 5'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_102  = { \copy2.csr_io_decode_0_inst [12], 5'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_104  = { \copy2.csr_io_decode_0_inst [14:12], 5'h00, \copy2.csr_io_decode_0_inst [6], 3'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_106  = { \copy2.csr_io_decode_0_inst [25], 12'h000, \copy2.csr_io_decode_0_inst [12], 5'h00, \copy2.csr_io_decode_0_inst [6:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_11  = { \copy2.csr_io_decode_0_inst [6:5], 2'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_112  = { \copy2.csr_io_decode_0_inst [14], 7'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_114  = { \copy2.csr_io_decode_0_inst [13], 6'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_118  = { \copy2.csr_io_decode_0_inst [14:13], 6'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_120  = { \copy2.csr_io_decode_0_inst [25], 11'h000, \copy2.csr_io_decode_0_inst [13], 6'h00, \copy2.csr_io_decode_0_inst [6:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_122  = { \copy2.csr_io_decode_0_inst [30], 16'h0000, \copy2.csr_io_decode_0_inst [13:12], 6'h00, \copy2.csr_io_decode_0_inst [5:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_124  = { \copy2.csr_io_decode_0_inst [30], 17'h00000, \copy2.csr_io_decode_0_inst [12], 5'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_13  = { \copy2.csr_io_decode_0_inst [5:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_133  = { \copy2.csr_io_decode_0_inst [25], 11'h000, \copy2.csr_io_decode_0_inst [13], 6'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_135  = { \copy2.csr_io_decode_0_inst [13], 7'h00, \copy2.csr_io_decode_0_inst [5:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_137  = { \copy2.csr_io_decode_0_inst [30], 15'h0000, \copy2.csr_io_decode_0_inst [14], 7'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_139  = { \copy2.csr_io_decode_0_inst [14], 1'h0, \copy2.csr_io_decode_0_inst [12], 5'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_141  = { \copy2.csr_io_decode_0_inst [14], 7'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_148  = { \copy2.csr_io_decode_0_inst [25], 10'h000, \copy2.csr_io_decode_0_inst [14:13], 6'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_15  = { \copy2.csr_io_decode_0_inst [13], 6'h00, \copy2.csr_io_decode_0_inst [6], 2'h0, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_150  = { \copy2.csr_io_decode_0_inst [14:13], 7'h00, \copy2.csr_io_decode_0_inst [5:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_152  = { \copy2.csr_io_decode_0_inst [30], 16'h0000, \copy2.csr_io_decode_0_inst [13:12], 5'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_161  = { \copy2.csr_io_decode_0_inst [28:27], 21'h000000, \copy2.csr_io_decode_0_inst [5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_163  = { \copy2.csr_io_decode_0_inst [29], 23'h000000, \copy2.csr_io_decode_0_inst [5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_168  = { \copy2.csr_io_decode_0_inst [28], 24'h000000, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_17  = { \copy2.csr_io_decode_0_inst [30], 4'h0, \copy2.csr_io_decode_0_inst [25], 11'h000, \copy2.csr_io_decode_0_inst [13:12], 6'h00, \copy2.csr_io_decode_0_inst [5], 2'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_170  = { \copy2.csr_io_decode_0_inst [30], 26'h0000000, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_174  = { \copy2.csr_io_decode_0_inst [6], 6'h00 };
  assign \copy2._id_ctrl_decoder_T_175  = \copy2.csr_io_decode_0_inst [6];
  assign \copy2._id_ctrl_decoder_T_176  = { \copy2.csr_io_decode_0_inst [27], 23'h000000, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_178  = { \copy2.csr_io_decode_0_inst [31], 27'h0000000, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_184  = { \copy2.csr_io_decode_0_inst [28:27], 23'h000000, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_188  = { \copy2.csr_io_decode_0_inst [31], 24'h000000, \copy2.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_190  = { \copy2.csr_io_decode_0_inst [28], 21'h000000, \copy2.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_192  = { \copy2.csr_io_decode_0_inst [6:4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_196  = { \copy2.csr_io_decode_0_inst [6:2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_198  = { \copy2.csr_io_decode_0_inst [30], 23'h000000, \copy2.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_2  = { \copy2.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_200  = { \copy2.csr_io_decode_0_inst [31], 2'h0, \copy2.csr_io_decode_0_inst [28], 21'h000000, \copy2.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_205  = { \copy2.csr_io_decode_0_inst [5:2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_212  = { \copy2.csr_io_decode_0_inst [25], 18'h00000, \copy2.csr_io_decode_0_inst [6:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_218  = { \copy2.csr_io_decode_0_inst [13], 7'h00, \copy2.csr_io_decode_0_inst [5], 2'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_22  = { \copy2.csr_io_decode_0_inst [6], 3'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_220  = { \copy2.csr_io_decode_0_inst [5], 1'h0, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_222  = { \copy2.csr_io_decode_0_inst [12], 6'h00, \copy2.csr_io_decode_0_inst [5:4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_224  = { \copy2.csr_io_decode_0_inst [13], 7'h00, \copy2.csr_io_decode_0_inst [5:4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_226  = { \copy2.csr_io_decode_0_inst [31], 2'h0, \copy2.csr_io_decode_0_inst [28], 23'h000000, \copy2.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_234  = { \copy2.csr_io_decode_0_inst [12], 5'h00, \copy2.csr_io_decode_0_inst [6:4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_237  = { \copy2.csr_io_decode_0_inst [13], 6'h00, \copy2.csr_io_decode_0_inst [6:4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_24  = { \copy2.csr_io_decode_0_inst [14], 8'h00, \copy2.csr_io_decode_0_inst [5], 2'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_243  = { \copy2.csr_io_decode_0_inst [13:12], 5'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_247  = { \copy2.csr_io_decode_0_inst [14:13], 6'h00, \copy2.csr_io_decode_0_inst [6], 2'h0, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_249  = { \copy2.csr_io_decode_0_inst [12], 5'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4:2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_251  = { \copy2.csr_io_decode_0_inst [25], 18'h00000, \copy2.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_253  = { \copy2.csr_io_decode_0_inst [31:30], 1'h0, \copy2.csr_io_decode_0_inst [28], 21'h000000, \copy2.csr_io_decode_0_inst [6:4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_26  = { \copy2.csr_io_decode_0_inst [5:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_28  = { \copy2.csr_io_decode_0_inst [13], 6'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_30  = { \copy2.csr_io_decode_0_inst [31], 2'h0, \copy2.csr_io_decode_0_inst [28], 22'h000000, \copy2.csr_io_decode_0_inst [5:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_36  = { \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_38  = { \copy2.csr_io_decode_0_inst [5], 5'h00 };
  assign \copy2._id_ctrl_decoder_T_40  = { \copy2.csr_io_decode_0_inst [3:2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_42  = { \copy2.csr_io_decode_0_inst [6], 2'h0, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_44  = { \copy2.csr_io_decode_0_inst [14], 7'h00, \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_5  = { \copy2.csr_io_decode_0_inst [6:4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_53  = { \copy2.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_55  = { \copy2.csr_io_decode_0_inst [14], 10'h000, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_61  = { \copy2.csr_io_decode_0_inst [14], 11'h000, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_63  = { \copy2.csr_io_decode_0_inst [6], 1'h0, \copy2.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_65  = { \copy2.csr_io_decode_0_inst [5], 2'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_7  = { \copy2.csr_io_decode_0_inst [6:5], 1'h0, \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_T_82  = { \copy2.csr_io_decode_0_inst [4], 1'h0, \copy2.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_86  = { \copy2.csr_io_decode_0_inst [5:4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_88  = { \copy2.csr_io_decode_0_inst [13], 8'h00, \copy2.csr_io_decode_0_inst [4:2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_9  = { \copy2.csr_io_decode_0_inst [13], 7'h00, \copy2.csr_io_decode_0_inst [5:2], 2'h0 };
  assign \copy2._id_ctrl_decoder_T_95  = { \copy2.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy2._id_ctrl_decoder_T_97  = { \copy2.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy2._id_ctrl_decoder_bit_T  = { \copy2.csr_io_decode_0_inst [31:25], 10'h000, \copy2.csr_io_decode_0_inst [14:12], 5'h00, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._id_ctrl_decoder_bit_T_114  = { \copy2.csr_io_decode_0_inst [14:12], 5'h00, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._id_ctrl_decoder_bit_T_200  = { \copy2.csr_io_decode_0_inst [31:26], 11'h000, \copy2.csr_io_decode_0_inst [14:12], 5'h00, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._id_ctrl_decoder_bit_T_224  = { \copy2.csr_io_decode_0_inst [31:25], 10'h000, \copy2.csr_io_decode_0_inst [14:0] };
  assign \copy2._id_ctrl_decoder_bit_T_242  = \copy2.csr_io_decode_0_inst [6:0];
  assign \copy2._id_ctrl_decoder_bit_T_26  = { \copy2.csr_io_decode_0_inst [31:27], 12'h000, \copy2.csr_io_decode_0_inst [14:12], 5'h00, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._id_ctrl_decoder_bit_T_44  = { \copy2.csr_io_decode_0_inst [31:27], 2'h0, \copy2.csr_io_decode_0_inst [24:20], 5'h00, \copy2.csr_io_decode_0_inst [14:12], 5'h00, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._id_ctrl_decoder_bit_T_80  = { \copy2.csr_io_decode_0_inst [31:25], 18'h00000, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._id_ctrl_decoder_bit_T_86  = { \copy2.csr_io_decode_0_inst [26:25], 18'h00000, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._id_ctrl_decoder_bit_T_94  = { \copy2.csr_io_decode_0_inst [31:20], 5'h00, \copy2.csr_io_decode_0_inst [14:12], 5'h00, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._id_ctrl_decoder_bit_T_98  = { \copy2.csr_io_decode_0_inst [31:20], 13'h0000, \copy2.csr_io_decode_0_inst [6:0] };
  assign \copy2._io_imem_btb_update_bits_cfiType_T_5  = { \copy2.mem_reg_inst [19:18], 1'h0, \copy2.mem_reg_inst [16:15] };
  assign \copy2._io_imem_btb_update_bits_pc_T_1  = { \copy2._io_imem_btb_update_bits_pc_T [38:2], 2'h3 };
  assign \copy2._mem_br_target_T_3  = { \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [7], \copy2.mem_reg_inst [30:25], \copy2.mem_reg_inst [11:8], 1'h0 };
  assign \copy2._mem_br_target_T_5  = { \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [19:12], \copy2.mem_reg_inst [20], \copy2.mem_reg_inst [30:21], 1'h0 };
  assign \copy2._mem_npc_T_3  = { \copy2.msb , \copy2.mem_reg_wdata [38:0] };
  assign \copy2._mem_npc_a_T  = \copy2.mem_reg_wdata ;
  assign \copy2._mem_reg_rs2_T_11  = { \copy2._ex_op2_T [31:0], \copy2._ex_op2_T [31:0] };
  assign \copy2._mem_reg_rs2_T_4  = { \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0], \copy2._ex_op2_T [7:0] };
  assign \copy2._mem_reg_rs2_T_8  = { \copy2._ex_op2_T [15:0], \copy2._ex_op2_T [15:0], \copy2._ex_op2_T [15:0], \copy2._ex_op2_T [15:0] };
  assign \copy2._mem_reg_wdata_T  = \copy2.alu_io_out ;
  assign \copy2.a  = \copy2.mem_reg_wdata [63:39];
  assign \copy2.a_1  = \copy2.wb_reg_wdata [63:39];
  assign \copy2.a_2  = \copy2._ex_op1_T [63:39];
  assign \copy2.alu_io_dw  = \copy2.ex_ctrl_alu_dw ;
  assign \copy2.alu_io_fn  = \copy2.ex_ctrl_alu_fn ;
  assign \copy2.bpu_io_ea  = \copy2.mem_reg_wdata [38:0];
  assign \copy2.bpu_io_pc  = \copy2.ibuf_io_pc [38:0];
  assign \copy2.coreMonitorBundle_inst  = \copy2.csr_io_trace_0_insn ;
  assign \copy2.coreMonitorBundle_pc [39:0] = \copy2.csr_io_trace_0_iaddr ;
  assign \copy2.csr_clock  = \copy2.clock ;
  assign \copy2.csr_io_bp_0_address  = \copy2.bpu_io_bp_0_address ;
  assign \copy2.csr_io_bp_0_control_action  = \copy2.bpu_io_bp_0_control_action ;
  assign \copy2.csr_io_bp_0_control_m  = \copy2.bpu_io_bp_0_control_m ;
  assign \copy2.csr_io_bp_0_control_r  = \copy2.bpu_io_bp_0_control_r ;
  assign \copy2.csr_io_bp_0_control_s  = \copy2.bpu_io_bp_0_control_s ;
  assign \copy2.csr_io_bp_0_control_tmatch  = \copy2.bpu_io_bp_0_control_tmatch ;
  assign \copy2.csr_io_bp_0_control_u  = \copy2.bpu_io_bp_0_control_u ;
  assign \copy2.csr_io_bp_0_control_w  = \copy2.bpu_io_bp_0_control_w ;
  assign \copy2.csr_io_bp_0_control_x  = \copy2.bpu_io_bp_0_control_x ;
  assign \copy2.csr_io_customCSRs_0_value [1] = \copy2.io_ptw_customCSRs_csrs_0_value [1];
  assign \copy2.csr_io_fcsr_flags_bits  = \copy2.io_fpu_fcsr_flags_bits ;
  assign \copy2.csr_io_fcsr_flags_valid  = \copy2.io_fpu_fcsr_flags_valid ;
  assign \copy2.csr_io_hartid  = \copy2.io_hartid ;
  assign \copy2.csr_io_inst_0  = \copy2.wb_reg_inst ;
  assign \copy2.csr_io_interrupts_debug  = \copy2.io_interrupts_debug ;
  assign \copy2.csr_io_interrupts_meip  = \copy2.io_interrupts_meip ;
  assign \copy2.csr_io_interrupts_msip  = \copy2.io_interrupts_msip ;
  assign \copy2.csr_io_interrupts_mtip  = \copy2.io_interrupts_mtip ;
  assign \copy2.csr_io_interrupts_seip  = \copy2.io_interrupts_seip ;
  assign \copy2.csr_io_pc  = \copy2.wb_reg_pc ;
  assign \copy2.csr_io_rw_addr  = \copy2.wb_reg_inst [31:20];
  assign \copy2.csr_io_rw_wdata  = \copy2.wb_reg_wdata ;
  assign \copy2.csr_io_status_debug  = \copy2.bpu_io_status_debug ;
  assign \copy2.csr_io_status_prv  = \copy2.bpu_io_status_prv ;
  assign \copy2.csr_io_ungated_clock  = \copy2.clock ;
  assign \copy2.csr_reset  = \copy2.reset ;
  assign \copy2.div_clock  = \copy2.clock ;
  assign \copy2.div_io_req_bits_dw  = \copy2.ex_ctrl_alu_dw ;
  assign \copy2.div_io_req_bits_fn  = \copy2.ex_ctrl_alu_fn ;
  assign \copy2.div_io_req_bits_in1  = \copy2._ex_op1_T ;
  assign \copy2.div_io_req_bits_in2  = \copy2._ex_op2_T ;
  assign \copy2.div_io_req_bits_tag  = \copy2.ex_reg_inst [11:7];
  assign \copy2.div_reset  = \copy2.reset ;
  assign \copy2.dmem_resp_waddr  = \copy2.io_dmem_resp_bits_tag [5:1];
  assign \copy2.ex_dcache_tag  = { \copy2.ex_reg_inst [11:7], \copy2.ex_ctrl_fp  };
  assign \copy2.ex_imm  = { \copy2.ex_imm_hi_hi_hi , \copy2.ex_imm_hi_hi_lo , \copy2.ex_imm_hi_lo_hi , \copy2.ex_imm_hi_lo_lo , \copy2.ex_imm_b10_5 , \copy2.ex_imm_b4_1 , \copy2.ex_imm_b0  };
  assign \copy2.ex_imm_sign  = \copy2.ex_imm_hi_hi_hi ;
  assign \copy2.ex_rs_1  = \copy2._ex_op2_T ;
  assign \copy2.ex_waddr  = \copy2.ex_reg_inst [11:7];
  assign \copy2.ibuf_io_imem_bits_btb_bht_history  = \copy2.io_imem_resp_bits_btb_bht_history ;
  assign \copy2.ibuf_io_imem_bits_btb_entry  = \copy2.io_imem_resp_bits_btb_entry ;
  assign \copy2.ibuf_io_imem_bits_data  = \copy2.io_imem_resp_bits_data ;
  assign \copy2.ibuf_io_imem_bits_pc  = \copy2.io_imem_resp_bits_pc ;
  assign \copy2.ibuf_io_imem_bits_replay  = \copy2.io_imem_resp_bits_replay ;
  assign \copy2.ibuf_io_imem_bits_xcpt_ae_inst  = \copy2.io_imem_resp_bits_xcpt_ae_inst ;
  assign \copy2.ibuf_io_imem_bits_xcpt_pf_inst  = \copy2.io_imem_resp_bits_xcpt_pf_inst ;
  assign \copy2.ibuf_io_imem_valid  = \copy2.io_imem_resp_valid ;
  assign \copy2.ibuf_io_inst_0_bits_inst_bits  = \copy2.csr_io_decode_0_inst ;
  assign \copy2.id_amo_aq  = \copy2.csr_io_decode_0_inst [26];
  assign \copy2.id_amo_rl  = \copy2.csr_io_decode_0_inst [25];
  assign \copy2.id_ctrl_decoder_10  = { \copy2._id_ctrl_decoder_T_75 , \copy2._id_ctrl_decoder_T_71  };
  assign \copy2.id_ctrl_decoder_11  = { \copy2._id_ctrl_decoder_T_94 , \copy2._id_ctrl_decoder_T_85 , \copy2._id_ctrl_decoder_T_81  };
  assign \copy2.id_ctrl_decoder_13  = { \copy2._id_ctrl_decoder_T_158 , \copy2._id_ctrl_decoder_T_147 , \copy2._id_ctrl_decoder_T_132 , \copy2._id_ctrl_decoder_T_111  };
  assign \copy2.id_ctrl_decoder_15  = { \copy2.csr_io_decode_0_inst [6], \copy2._id_ctrl_decoder_T_185 , \copy2._id_ctrl_decoder_T_183 , \copy2._id_ctrl_decoder_T_173 , \copy2._id_ctrl_decoder_T_167  };
  assign \copy2.id_ctrl_decoder_23  = { \copy2._id_ctrl_decoder_T_241 , \copy2._id_ctrl_decoder_T_238 , \copy2._id_ctrl_decoder_T_235  };
  assign \copy2.id_ctrl_decoder_9  = { \copy2._id_ctrl_decoder_T_60 , \copy2._id_ctrl_decoder_T_50  };
  assign \copy2.id_fence_succ  = \copy2.csr_io_decode_0_inst [23:20];
  assign \copy2.id_raddr1  = \copy2.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy2.id_raddr2  = \copy2.ibuf_io_inst_0_bits_inst_rs2 ;
  assign \copy2.id_raddr3  = \copy2.ibuf_io_inst_0_bits_inst_rs3 ;
  assign \copy2.id_waddr  = \copy2.ibuf_io_inst_0_bits_inst_rd ;
  assign \copy2.inst  = \copy2.ibuf_io_inst_0_bits_raw ;
  assign \copy2.io_dmem_req_bits_addr  = { \copy2.msb_2 , \copy2.alu_io_adder_out [38:0] };
  assign \copy2.io_dmem_req_bits_cmd  = \copy2.ex_ctrl_mem_cmd ;
  assign \copy2.io_dmem_req_bits_dprv  = \copy2.csr_io_status_dprv ;
  assign \copy2.io_dmem_req_bits_dv  = 1'h0;
  assign \copy2.io_dmem_req_bits_size  = \copy2.ex_reg_mem_size ;
  assign \copy2.io_dmem_req_bits_tag  = { 1'h0, \copy2.ex_reg_inst [11:7], \copy2.ex_ctrl_fp  };
  assign \copy2.io_fpu_dmem_resp_data  = \copy2.io_dmem_resp_bits_data_word_bypass ;
  assign \copy2.io_fpu_dmem_resp_tag  = \copy2.io_dmem_resp_bits_tag [5:1];
  assign \copy2.io_fpu_dmem_resp_type  = { 1'h0, \copy2.io_dmem_resp_bits_size  };
  assign \copy2.io_fpu_fcsr_rm  = \copy2.csr_io_fcsr_rm ;
  assign \copy2.io_fpu_fromint_data  = \copy2._ex_op1_T ;
  assign \copy2.io_fpu_inst  = \copy2.csr_io_decode_0_inst ;
  assign \copy2.io_fpu_killm  = \copy2.killm_common ;
  assign \copy2.io_fpu_killx  = \copy2.ctrl_killx ;
  assign \copy2.io_imem_bht_update_bits_branch  = \copy2.mem_ctrl_branch ;
  assign \copy2.io_imem_bht_update_bits_mispredict  = \copy2.mem_wrong_npc ;
  assign \copy2.io_imem_bht_update_bits_prediction_history  = \copy2.mem_reg_btb_resp_bht_history ;
  assign \copy2.io_imem_bht_update_bits_taken  = \copy2.mem_br_taken ;
  assign \copy2.io_imem_btb_update_bits_br_pc  = \copy2.mem_reg_pc [38:0];
  assign \copy2.io_imem_btb_update_bits_isValid  = \copy2.mem_cfi ;
  assign \copy2.io_imem_btb_update_bits_pc  = \copy2.io_imem_bht_update_bits_pc ;
  assign \copy2.io_imem_btb_update_bits_prediction_entry  = \copy2.mem_reg_btb_resp_entry ;
  assign \copy2.io_imem_might_request  = \copy2.imem_might_request_reg ;
  assign \copy2.io_imem_req_bits_speculative  = \copy2._wb_reg_replay_T ;
  assign \copy2.io_imem_req_valid  = \copy2.take_pc_mem_wb ;
  assign \copy2.io_imem_resp_ready  = \copy2.ibuf_io_imem_ready ;
  assign \copy2.io_imem_sfence_bits_addr  = \copy2.wb_reg_wdata [38:0];
  assign \copy2.io_imem_sfence_bits_rs1  = \copy2.wb_reg_mem_size [0];
  assign \copy2.io_imem_sfence_bits_rs2  = \copy2.wb_reg_mem_size [1];
  assign { \copy2.io_ptw_customCSRs_csrs_0_value [63:2], \copy2.io_ptw_customCSRs_csrs_0_value [0] } = { \copy2.csr_io_customCSRs_0_value [63:2], \copy2.csr_io_customCSRs_0_value [0] };
  assign \copy2.io_ptw_pmp_0_addr  = \copy2.csr_io_pmp_0_addr ;
  assign \copy2.io_ptw_pmp_0_cfg_a  = \copy2.csr_io_pmp_0_cfg_a ;
  assign \copy2.io_ptw_pmp_0_cfg_l  = \copy2.csr_io_pmp_0_cfg_l ;
  assign \copy2.io_ptw_pmp_0_cfg_r  = \copy2.csr_io_pmp_0_cfg_r ;
  assign \copy2.io_ptw_pmp_0_cfg_w  = \copy2.csr_io_pmp_0_cfg_w ;
  assign \copy2.io_ptw_pmp_0_cfg_x  = \copy2.csr_io_pmp_0_cfg_x ;
  assign \copy2.io_ptw_pmp_0_mask  = \copy2.csr_io_pmp_0_mask ;
  assign \copy2.io_ptw_pmp_1_addr  = \copy2.csr_io_pmp_1_addr ;
  assign \copy2.io_ptw_pmp_1_cfg_a  = \copy2.csr_io_pmp_1_cfg_a ;
  assign \copy2.io_ptw_pmp_1_cfg_l  = \copy2.csr_io_pmp_1_cfg_l ;
  assign \copy2.io_ptw_pmp_1_cfg_r  = \copy2.csr_io_pmp_1_cfg_r ;
  assign \copy2.io_ptw_pmp_1_cfg_w  = \copy2.csr_io_pmp_1_cfg_w ;
  assign \copy2.io_ptw_pmp_1_cfg_x  = \copy2.csr_io_pmp_1_cfg_x ;
  assign \copy2.io_ptw_pmp_1_mask  = \copy2.csr_io_pmp_1_mask ;
  assign \copy2.io_ptw_pmp_2_addr  = \copy2.csr_io_pmp_2_addr ;
  assign \copy2.io_ptw_pmp_2_cfg_a  = \copy2.csr_io_pmp_2_cfg_a ;
  assign \copy2.io_ptw_pmp_2_cfg_l  = \copy2.csr_io_pmp_2_cfg_l ;
  assign \copy2.io_ptw_pmp_2_cfg_r  = \copy2.csr_io_pmp_2_cfg_r ;
  assign \copy2.io_ptw_pmp_2_cfg_w  = \copy2.csr_io_pmp_2_cfg_w ;
  assign \copy2.io_ptw_pmp_2_cfg_x  = \copy2.csr_io_pmp_2_cfg_x ;
  assign \copy2.io_ptw_pmp_2_mask  = \copy2.csr_io_pmp_2_mask ;
  assign \copy2.io_ptw_pmp_3_addr  = \copy2.csr_io_pmp_3_addr ;
  assign \copy2.io_ptw_pmp_3_cfg_a  = \copy2.csr_io_pmp_3_cfg_a ;
  assign \copy2.io_ptw_pmp_3_cfg_l  = \copy2.csr_io_pmp_3_cfg_l ;
  assign \copy2.io_ptw_pmp_3_cfg_r  = \copy2.csr_io_pmp_3_cfg_r ;
  assign \copy2.io_ptw_pmp_3_cfg_w  = \copy2.csr_io_pmp_3_cfg_w ;
  assign \copy2.io_ptw_pmp_3_cfg_x  = \copy2.csr_io_pmp_3_cfg_x ;
  assign \copy2.io_ptw_pmp_3_mask  = \copy2.csr_io_pmp_3_mask ;
  assign \copy2.io_ptw_pmp_4_addr  = \copy2.csr_io_pmp_4_addr ;
  assign \copy2.io_ptw_pmp_4_cfg_a  = \copy2.csr_io_pmp_4_cfg_a ;
  assign \copy2.io_ptw_pmp_4_cfg_l  = \copy2.csr_io_pmp_4_cfg_l ;
  assign \copy2.io_ptw_pmp_4_cfg_r  = \copy2.csr_io_pmp_4_cfg_r ;
  assign \copy2.io_ptw_pmp_4_cfg_w  = \copy2.csr_io_pmp_4_cfg_w ;
  assign \copy2.io_ptw_pmp_4_cfg_x  = \copy2.csr_io_pmp_4_cfg_x ;
  assign \copy2.io_ptw_pmp_4_mask  = \copy2.csr_io_pmp_4_mask ;
  assign \copy2.io_ptw_pmp_5_addr  = \copy2.csr_io_pmp_5_addr ;
  assign \copy2.io_ptw_pmp_5_cfg_a  = \copy2.csr_io_pmp_5_cfg_a ;
  assign \copy2.io_ptw_pmp_5_cfg_l  = \copy2.csr_io_pmp_5_cfg_l ;
  assign \copy2.io_ptw_pmp_5_cfg_r  = \copy2.csr_io_pmp_5_cfg_r ;
  assign \copy2.io_ptw_pmp_5_cfg_w  = \copy2.csr_io_pmp_5_cfg_w ;
  assign \copy2.io_ptw_pmp_5_cfg_x  = \copy2.csr_io_pmp_5_cfg_x ;
  assign \copy2.io_ptw_pmp_5_mask  = \copy2.csr_io_pmp_5_mask ;
  assign \copy2.io_ptw_pmp_6_addr  = \copy2.csr_io_pmp_6_addr ;
  assign \copy2.io_ptw_pmp_6_cfg_a  = \copy2.csr_io_pmp_6_cfg_a ;
  assign \copy2.io_ptw_pmp_6_cfg_l  = \copy2.csr_io_pmp_6_cfg_l ;
  assign \copy2.io_ptw_pmp_6_cfg_r  = \copy2.csr_io_pmp_6_cfg_r ;
  assign \copy2.io_ptw_pmp_6_cfg_w  = \copy2.csr_io_pmp_6_cfg_w ;
  assign \copy2.io_ptw_pmp_6_cfg_x  = \copy2.csr_io_pmp_6_cfg_x ;
  assign \copy2.io_ptw_pmp_6_mask  = \copy2.csr_io_pmp_6_mask ;
  assign \copy2.io_ptw_pmp_7_addr  = \copy2.csr_io_pmp_7_addr ;
  assign \copy2.io_ptw_pmp_7_cfg_a  = \copy2.csr_io_pmp_7_cfg_a ;
  assign \copy2.io_ptw_pmp_7_cfg_l  = \copy2.csr_io_pmp_7_cfg_l ;
  assign \copy2.io_ptw_pmp_7_cfg_r  = \copy2.csr_io_pmp_7_cfg_r ;
  assign \copy2.io_ptw_pmp_7_cfg_w  = \copy2.csr_io_pmp_7_cfg_w ;
  assign \copy2.io_ptw_pmp_7_cfg_x  = \copy2.csr_io_pmp_7_cfg_x ;
  assign \copy2.io_ptw_pmp_7_mask  = \copy2.csr_io_pmp_7_mask ;
  assign \copy2.io_ptw_ptbr_mode  = \copy2.csr_io_ptbr_mode ;
  assign \copy2.io_ptw_ptbr_ppn  = \copy2.csr_io_ptbr_ppn ;
  assign \copy2.io_ptw_sfence_bits_addr  = \copy2.wb_reg_wdata [38:0];
  assign \copy2.io_ptw_sfence_bits_rs1  = \copy2.wb_reg_mem_size [0];
  assign \copy2.io_ptw_sfence_bits_rs2  = \copy2.wb_reg_mem_size [1];
  assign \copy2.io_ptw_sfence_valid  = \copy2.io_imem_sfence_valid ;
  assign \copy2.io_ptw_status_debug  = \copy2.bpu_io_status_debug ;
  assign \copy2.io_ptw_status_mxr  = \copy2.csr_io_status_mxr ;
  assign \copy2.io_ptw_status_prv  = \copy2.bpu_io_status_prv ;
  assign \copy2.io_ptw_status_sum  = \copy2.csr_io_status_sum ;
  assign \copy2.io_retire  = \copy2.csr_io_retire ;
  assign \copy2.io_wfi  = \copy2.csr_io_status_wfi ;
  assign \copy2.ll_wdata  = \copy2.div_io_resp_bits_data ;
  assign \copy2.mem_br_target_b10_5  = \copy2.mem_reg_inst [30:25];
  assign \copy2.mem_br_target_b4_1  = \copy2.mem_reg_inst [11:8];
  assign \copy2.mem_br_target_hi_hi_hi  = \copy2.mem_reg_inst [31];
  assign \copy2.mem_br_target_hi_hi_lo  = { \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31] };
  assign \copy2.mem_br_target_hi_lo_hi  = { \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31], \copy2.mem_reg_inst [31] };
  assign \copy2.mem_br_target_hi_lo_hi_1  = \copy2.mem_reg_inst [19:12];
  assign \copy2.mem_br_target_hi_lo_lo  = \copy2.mem_reg_inst [7];
  assign \copy2.mem_br_target_hi_lo_lo_1  = \copy2.mem_reg_inst [20];
  assign \copy2.mem_br_target_sign  = \copy2.mem_reg_inst [31];
  assign \copy2.mem_npc  = { \copy2._mem_npc_T_4 [39:1], 1'h0 };
  assign \copy2.mem_waddr  = \copy2.mem_reg_inst [11:7];
  assign \copy2.r  = { \copy2._r [31:1], 1'h0 };
  assign \copy2.rf_MPORT_mask  = 1'h1;
  assign \copy2.rf_id_rs_MPORT_1_data  = \copy2._id_rs_T_9 ;
  assign \copy2.rf_id_rs_MPORT_1_en  = 1'h1;
  assign \copy2.rf_id_rs_MPORT_data  = \copy2._id_rs_T_4 ;
  assign \copy2.rf_id_rs_MPORT_en  = 1'h1;
  assign \copy2.wb_valid  = \copy2.csr_io_retire ;
  assign \copy2.wb_waddr  = \copy2.wb_reg_inst [11:7];
  assign \copy2.wb_xcpt  = \copy2.csr_io_exception ;
  assign \copy2.ibuf._GEN_0  = { 63'h0000000000000000, \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data  };
  assign \copy2.ibuf._GEN_1  = 2'h1;
  assign \copy2.ibuf._icData_T_1  = { \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data  };
  assign \copy2.ibuf._icData_T_2  = 6'h20;
  assign \copy2.ibuf._icData_T_3  = { \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data , 32'h00000000 };
  assign \copy2.ibuf._ic_replay_T_1  = { 1'h0, \copy2.ibuf.io_inst_0_valid  };
  assign \copy2.ibuf._io_imem_ready_T_4  = 2'h0;
  assign \copy2.ibuf._nValid_T_1  = \copy2.ibuf._nValid_T ;
  assign \copy2.ibuf._valid_T_2 [0] = \copy2.ibuf.io_inst_0_valid ;
  assign \copy2.ibuf.exp_io_in  = \copy2.ibuf.io_imem_bits_data ;
  assign \copy2.ibuf.icData_data  = { \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data , \copy2.ibuf.io_imem_bits_data  };
  assign \copy2.ibuf.ic_replay  = { 1'hx, \copy2.ibuf.io_inst_0_bits_replay  };
  assign \copy2.ibuf.io_btb_resp_bht_history  = \copy2.ibuf.io_imem_bits_btb_bht_history ;
  assign \copy2.ibuf.io_btb_resp_entry  = \copy2.ibuf.io_imem_bits_btb_entry ;
  assign \copy2.ibuf.io_imem_ready  = \copy2.ibuf.io_inst_0_ready ;
  assign \copy2.ibuf.io_inst_0_bits_inst_bits  = \copy2.ibuf.exp_io_out_bits ;
  assign \copy2.ibuf.io_inst_0_bits_inst_rd  = \copy2.ibuf.exp_io_out_rd ;
  assign \copy2.ibuf.io_inst_0_bits_inst_rs1  = \copy2.ibuf.exp_io_out_rs1 ;
  assign \copy2.ibuf.io_inst_0_bits_inst_rs2  = \copy2.ibuf.exp_io_out_rs2 ;
  assign \copy2.ibuf.io_inst_0_bits_inst_rs3  = \copy2.ibuf.exp_io_out_rs3 ;
  assign \copy2.ibuf.io_inst_0_bits_raw  = \copy2.ibuf.io_imem_bits_data ;
  assign \copy2.ibuf.io_inst_0_bits_xcpt0_ae_inst  = \copy2.ibuf.io_imem_bits_xcpt_ae_inst ;
  assign \copy2.ibuf.io_inst_0_bits_xcpt0_pf_inst  = \copy2.ibuf.io_imem_bits_xcpt_pf_inst ;
  assign \copy2.ibuf.io_pc  = \copy2.ibuf.io_imem_bits_pc ;
  assign \copy2.ibuf.nIC  = 2'h1;
  assign \copy2.ibuf.nICReady  = 1'h1;
  assign \copy2.ibuf.nValid  = \copy2.ibuf._nValid_T ;
  assign \copy2.ibuf.valid  = \copy2.ibuf.io_inst_0_valid ;
  assign \copy2.ibuf.exp.io_out_bits  = \copy2.ibuf.exp.io_in ;
  assign \copy2.ibuf.exp.io_out_rd  = \copy2.ibuf.exp.io_in [11:7];
  assign \copy2.ibuf.exp.io_out_rs1  = \copy2.ibuf.exp.io_in [19:15];
  assign \copy2.ibuf.exp.io_out_rs2  = \copy2.ibuf.exp.io_in [24:20];
  assign \copy2.ibuf.exp.io_out_rs3  = \copy2.ibuf.exp.io_in [31:27];
  assign \copy2.ibuf.exp.io_in  = \copy2.ibuf.io_imem_bits_data ;
  assign \copy2.ibuf.exp_io_out_bits  = \copy2.ibuf.exp.io_out_bits ;
  assign \copy2.ibuf.exp_io_out_rd  = \copy2.ibuf.exp.io_out_rd ;
  assign \copy2.ibuf.exp_io_out_rs1  = \copy2.ibuf.exp.io_out_rs1 ;
  assign \copy2.ibuf.exp_io_out_rs2  = \copy2.ibuf.exp.io_out_rs2 ;
  assign \copy2.ibuf.exp_io_out_rs3  = \copy2.ibuf.exp.io_out_rs3 ;
  assign \copy2.ibuf_io_btb_resp_bht_history  = \copy2.ibuf.io_btb_resp_bht_history ;
  assign \copy2.ibuf_io_btb_resp_entry  = \copy2.ibuf.io_btb_resp_entry ;
  assign \copy2.ibuf.io_imem_bits_btb_bht_history  = \copy2.io_imem_resp_bits_btb_bht_history ;
  assign \copy2.ibuf.io_imem_bits_btb_entry  = \copy2.io_imem_resp_bits_btb_entry ;
  assign \copy2.ibuf.io_imem_bits_data  = \copy2.io_imem_resp_bits_data ;
  assign \copy2.ibuf.io_imem_bits_pc  = \copy2.io_imem_resp_bits_pc ;
  assign \copy2.ibuf.io_imem_bits_replay  = \copy2.io_imem_resp_bits_replay ;
  assign \copy2.ibuf.io_imem_bits_xcpt_ae_inst  = \copy2.io_imem_resp_bits_xcpt_ae_inst ;
  assign \copy2.ibuf.io_imem_bits_xcpt_pf_inst  = \copy2.io_imem_resp_bits_xcpt_pf_inst ;
  assign \copy2.ibuf_io_imem_ready  = \copy2.ibuf.io_imem_ready ;
  assign \copy2.ibuf.io_imem_valid  = \copy2.io_imem_resp_valid ;
  assign \copy2.csr_io_decode_0_inst  = \copy2.ibuf.io_inst_0_bits_inst_bits ;
  assign \copy2.ibuf_io_inst_0_bits_inst_rd  = \copy2.ibuf.io_inst_0_bits_inst_rd ;
  assign \copy2.ibuf_io_inst_0_bits_inst_rs1  = \copy2.ibuf.io_inst_0_bits_inst_rs1 ;
  assign \copy2.ibuf_io_inst_0_bits_inst_rs2  = \copy2.ibuf.io_inst_0_bits_inst_rs2 ;
  assign \copy2.ibuf_io_inst_0_bits_inst_rs3  = \copy2.ibuf.io_inst_0_bits_inst_rs3 ;
  assign \copy2.ibuf_io_inst_0_bits_raw  = \copy2.ibuf.io_inst_0_bits_raw ;
  assign \copy2.ibuf_io_inst_0_bits_replay  = \copy2.ibuf.io_inst_0_bits_replay ;
  assign \copy2.ibuf_io_inst_0_bits_xcpt0_ae_inst  = \copy2.ibuf.io_inst_0_bits_xcpt0_ae_inst ;
  assign \copy2.ibuf_io_inst_0_bits_xcpt0_pf_inst  = \copy2.ibuf.io_inst_0_bits_xcpt0_pf_inst ;
  assign \copy2.ibuf.io_inst_0_ready  = \copy2.ibuf_io_inst_0_ready ;
  assign \copy2.ibuf_io_inst_0_valid  = \copy2.ibuf.io_inst_0_valid ;
  assign \copy2.ibuf_io_pc  = \copy2.ibuf.io_pc ;
  assign _2677_[2] = 1'h0;
  assign _2678_[2] = 1'h0;
  assign _2679_[60:0] = \copy2.div._eOut_T_7 ;
  assign _2680_[44:0] = \copy2.div.negated_remainder ;
  assign \copy2.div._GEN_26  = { 63'h0000000000000000, \copy2.div.remainder [63:0] };
  assign \copy2.div._GEN_37  = { \copy2.div.remainder [129], \copy2.div.remainder [129], \copy2.div.remainder [129], \copy2.div.remainder [129], \copy2.div.remainder [129], \copy2.div.remainder [129], \copy2.div.remainder [129], \copy2.div.remainder [129], \copy2.div.remainder [129], \copy2.div.remainder [129:65] };
  assign \copy2.div._T  = { \copy2.div.io_req_bits_fn [2], 2'h0 };
  assign \copy2.div._T_11  = \copy2.div.io_req_bits_fn [0];
  assign \copy2.div._T_3  = { \copy2.div.io_req_bits_fn [2], 1'h0, \copy2.div.io_req_bits_fn [0] };
  assign \copy2.div._T_5  = { \copy2.div.io_req_bits_fn [1], 1'h0 };
  assign \copy2.div._T_6  = \copy2.div.io_req_bits_fn [1];
  assign \copy2.div._T_9  = { \copy2.div.io_req_bits_fn [2:1], 1'h0 };
  assign \copy2.div._dividendMSB_T_104  = { \copy2.div.dividendMSB_useHi_14 , \copy2.div._dividendMSB_T_103  };
  assign \copy2.div._dividendMSB_T_106  = { \copy2.div.dividendMSB_useHi_12 , \copy2.div._dividendMSB_T_105  };
  assign \copy2.div._dividendMSB_T_108  = { \copy2.div.dividendMSB_useHi_8 , \copy2.div._dividendMSB_T_107  };
  assign \copy2.div._dividendMSB_T_12  = { \copy2.div.dividendMSB_useHi_3 , \copy2.div._dividendMSB_T_11  };
  assign \copy2.div._dividendMSB_T_24  = { \copy2.div.dividendMSB_useHi_4 , \copy2.div._dividendMSB_T_23  };
  assign \copy2.div._dividendMSB_T_26  = { \copy2.div.dividendMSB_useHi_2 , \copy2.div._dividendMSB_T_25  };
  assign \copy2.div._dividendMSB_T_38  = { \copy2.div.dividendMSB_useHi_6 , \copy2.div._dividendMSB_T_37  };
  assign \copy2.div._dividendMSB_T_50  = { \copy2.div.dividendMSB_useHi_7 , \copy2.div._dividendMSB_T_49  };
  assign \copy2.div._dividendMSB_T_52  = { \copy2.div.dividendMSB_useHi_5 , \copy2.div._dividendMSB_T_51  };
  assign \copy2.div._dividendMSB_T_54  = { \copy2.div.dividendMSB_useHi_1 , \copy2.div._dividendMSB_T_53  };
  assign \copy2.div._dividendMSB_T_66  = { \copy2.div.dividendMSB_useHi_10 , \copy2.div._dividendMSB_T_65  };
  assign \copy2.div._dividendMSB_T_78  = { \copy2.div.dividendMSB_useHi_11 , \copy2.div._dividendMSB_T_77  };
  assign \copy2.div._dividendMSB_T_80  = { \copy2.div.dividendMSB_useHi_9 , \copy2.div._dividendMSB_T_79  };
  assign \copy2.div._dividendMSB_T_92  = { \copy2.div.dividendMSB_useHi_13 , \copy2.div._dividendMSB_T_91  };
  assign \copy2.div._divisorMSB_T_104  = { \copy2.div.divisorMSB_useHi_14 , \copy2.div._divisorMSB_T_103  };
  assign \copy2.div._divisorMSB_T_106  = { \copy2.div.divisorMSB_useHi_12 , \copy2.div._divisorMSB_T_105  };
  assign \copy2.div._divisorMSB_T_108  = { \copy2.div.divisorMSB_useHi_8 , \copy2.div._divisorMSB_T_107  };
  assign \copy2.div._divisorMSB_T_12  = { \copy2.div.divisorMSB_useHi_3 , \copy2.div._divisorMSB_T_11  };
  assign \copy2.div._divisorMSB_T_24  = { \copy2.div.divisorMSB_useHi_4 , \copy2.div._divisorMSB_T_23  };
  assign \copy2.div._divisorMSB_T_26  = { \copy2.div.divisorMSB_useHi_2 , \copy2.div._divisorMSB_T_25  };
  assign \copy2.div._divisorMSB_T_38  = { \copy2.div.divisorMSB_useHi_6 , \copy2.div._divisorMSB_T_37  };
  assign \copy2.div._divisorMSB_T_50  = { \copy2.div.divisorMSB_useHi_7 , \copy2.div._divisorMSB_T_49  };
  assign \copy2.div._divisorMSB_T_52  = { \copy2.div.divisorMSB_useHi_5 , \copy2.div._divisorMSB_T_51  };
  assign \copy2.div._divisorMSB_T_54  = { \copy2.div.divisorMSB_useHi_1 , \copy2.div._divisorMSB_T_53  };
  assign \copy2.div._divisorMSB_T_66  = { \copy2.div.divisorMSB_useHi_10 , \copy2.div._divisorMSB_T_65  };
  assign \copy2.div._divisorMSB_T_78  = { \copy2.div.divisorMSB_useHi_11 , \copy2.div._divisorMSB_T_77  };
  assign \copy2.div._divisorMSB_T_80  = { \copy2.div.divisorMSB_useHi_9 , \copy2.div._divisorMSB_T_79  };
  assign \copy2.div._divisorMSB_T_92  = { \copy2.div.divisorMSB_useHi_13 , \copy2.div._divisorMSB_T_91  };
  assign \copy2.div._divisor_T  = { \copy2.div.rhs_sign , \copy2.div.hi_1 , \copy2.div.io_req_bits_in2 [31:0] };
  assign \copy2.div._eOutMask_T_2 [63:0] = \copy2.div.eOutMask ;
  assign \copy2.div._outMul_T_1  = \copy2.div.state [0];
  assign \copy2.div._prod_T_2  = { \copy2.div.remainder [64], \copy2.div.remainder [7:0] };
  assign \copy2.div._remainder_T_2  = { \copy2.div.nextMulReg_hi [72:8], \copy2.div.nextMplierSign , \copy2.div._nextMulReg1_T_1  };
  assign \copy2.div.accum  = \copy2.div.remainder [129:65];
  assign \copy2.div.dividendMSB  = { \copy2.div.dividendMSB_useHi , \copy2.div._dividendMSB_T_109  };
  assign \copy2.div.dividendMSB_hi  = \copy2.div.remainder [63:32];
  assign \copy2.div.dividendMSB_hi_1  = \copy2.div.remainder [63:48];
  assign \copy2.div.dividendMSB_hi_10  = \copy2.div.remainder [31:28];
  assign \copy2.div.dividendMSB_hi_11  = \copy2.div.remainder [23:20];
  assign \copy2.div.dividendMSB_hi_12  = \copy2.div.remainder [15:8];
  assign \copy2.div.dividendMSB_hi_13  = \copy2.div.remainder [15:12];
  assign \copy2.div.dividendMSB_hi_14  = \copy2.div.remainder [7:4];
  assign \copy2.div.dividendMSB_hi_2  = \copy2.div.remainder [63:56];
  assign \copy2.div.dividendMSB_hi_3  = \copy2.div.remainder [63:60];
  assign \copy2.div.dividendMSB_hi_4  = \copy2.div.remainder [55:52];
  assign \copy2.div.dividendMSB_hi_5  = \copy2.div.remainder [47:40];
  assign \copy2.div.dividendMSB_hi_6  = \copy2.div.remainder [47:44];
  assign \copy2.div.dividendMSB_hi_7  = \copy2.div.remainder [39:36];
  assign \copy2.div.dividendMSB_hi_8  = \copy2.div.remainder [31:16];
  assign \copy2.div.dividendMSB_hi_9  = \copy2.div.remainder [31:24];
  assign \copy2.div.dividendMSB_lo  = \copy2.div.remainder [31:0];
  assign \copy2.div.dividendMSB_lo_1  = \copy2.div.remainder [47:32];
  assign \copy2.div.dividendMSB_lo_10  = \copy2.div.remainder [27:24];
  assign \copy2.div.dividendMSB_lo_11  = \copy2.div.remainder [19:16];
  assign \copy2.div.dividendMSB_lo_12  = \copy2.div.remainder [7:0];
  assign \copy2.div.dividendMSB_lo_13  = \copy2.div.remainder [11:8];
  assign \copy2.div.dividendMSB_lo_14  = \copy2.div.remainder [3:0];
  assign \copy2.div.dividendMSB_lo_2  = \copy2.div.remainder [55:48];
  assign \copy2.div.dividendMSB_lo_3  = \copy2.div.remainder [59:56];
  assign \copy2.div.dividendMSB_lo_4  = \copy2.div.remainder [51:48];
  assign \copy2.div.dividendMSB_lo_5  = \copy2.div.remainder [39:32];
  assign \copy2.div.dividendMSB_lo_6  = \copy2.div.remainder [43:40];
  assign \copy2.div.dividendMSB_lo_7  = \copy2.div.remainder [35:32];
  assign \copy2.div.dividendMSB_lo_8  = \copy2.div.remainder [15:0];
  assign \copy2.div.dividendMSB_lo_9  = \copy2.div.remainder [23:16];
  assign \copy2.div.divisorMSB  = { \copy2.div.divisorMSB_useHi , \copy2.div._divisorMSB_T_109  };
  assign \copy2.div.divisorMSB_hi  = \copy2.div.divisor [63:32];
  assign \copy2.div.divisorMSB_hi_1  = \copy2.div.divisor [63:48];
  assign \copy2.div.divisorMSB_hi_10  = \copy2.div.divisor [31:28];
  assign \copy2.div.divisorMSB_hi_11  = \copy2.div.divisor [23:20];
  assign \copy2.div.divisorMSB_hi_12  = \copy2.div.divisor [15:8];
  assign \copy2.div.divisorMSB_hi_13  = \copy2.div.divisor [15:12];
  assign \copy2.div.divisorMSB_hi_14  = \copy2.div.divisor [7:4];
  assign \copy2.div.divisorMSB_hi_2  = \copy2.div.divisor [63:56];
  assign \copy2.div.divisorMSB_hi_3  = \copy2.div.divisor [63:60];
  assign \copy2.div.divisorMSB_hi_4  = \copy2.div.divisor [55:52];
  assign \copy2.div.divisorMSB_hi_5  = \copy2.div.divisor [47:40];
  assign \copy2.div.divisorMSB_hi_6  = \copy2.div.divisor [47:44];
  assign \copy2.div.divisorMSB_hi_7  = \copy2.div.divisor [39:36];
  assign \copy2.div.divisorMSB_hi_8  = \copy2.div.divisor [31:16];
  assign \copy2.div.divisorMSB_hi_9  = \copy2.div.divisor [31:24];
  assign \copy2.div.divisorMSB_lo  = \copy2.div.divisor [31:0];
  assign \copy2.div.divisorMSB_lo_1  = \copy2.div.divisor [47:32];
  assign \copy2.div.divisorMSB_lo_10  = \copy2.div.divisor [27:24];
  assign \copy2.div.divisorMSB_lo_11  = \copy2.div.divisor [19:16];
  assign \copy2.div.divisorMSB_lo_12  = \copy2.div.divisor [7:0];
  assign \copy2.div.divisorMSB_lo_13  = \copy2.div.divisor [11:8];
  assign \copy2.div.divisorMSB_lo_14  = \copy2.div.divisor [3:0];
  assign \copy2.div.divisorMSB_lo_2  = \copy2.div.divisor [55:48];
  assign \copy2.div.divisorMSB_lo_3  = \copy2.div.divisor [59:56];
  assign \copy2.div.divisorMSB_lo_4  = \copy2.div.divisor [51:48];
  assign \copy2.div.divisorMSB_lo_5  = \copy2.div.divisor [39:32];
  assign \copy2.div.divisorMSB_lo_6  = \copy2.div.divisor [43:40];
  assign \copy2.div.divisorMSB_lo_7  = \copy2.div.divisor [35:32];
  assign \copy2.div.divisorMSB_lo_8  = \copy2.div.divisor [15:0];
  assign \copy2.div.divisorMSB_lo_9  = \copy2.div.divisor [23:16];
  assign \copy2.div.io_resp_bits_data  = { \copy2.div.hiOut , \copy2.div.loOut  };
  assign \copy2.div.io_resp_bits_tag  = \copy2.div.req_tag ;
  assign \copy2.div.lhs_in  = { \copy2.div.hi , \copy2.div.io_req_bits_in1 [31:0] };
  assign \copy2.div.mplier  = \copy2.div.remainder [63:0];
  assign \copy2.div.mplierSign  = \copy2.div.remainder [64];
  assign \copy2.div.mulReg  = { \copy2.div.remainder [129:65], \copy2.div.remainder [63:0] };
  assign \copy2.div.nextMulReg  = { \copy2.div.nextMulReg_hi , \copy2.div.remainder [63:8] };
  assign \copy2.div.nextMulReg1  = { \copy2.div.nextMulReg_hi [72:8], \copy2.div._nextMulReg1_T_1  };
  assign \copy2.div.unrolls_0  = { \copy2.div._unrolls_T_2 , \copy2.div.remainder [63:0], \copy2.div._unrolls_T_4  };
  assign \copy2.div.unrolls_less  = \copy2.div.subtractor [64];
  assign \copy2.div.clock  = \copy2.clock ;
  assign \copy2.div.io_kill  = \copy2.div_io_kill ;
  assign \copy2.div.io_req_bits_dw  = \copy2.ex_ctrl_alu_dw ;
  assign \copy2.div.io_req_bits_fn  = \copy2.ex_ctrl_alu_fn ;
  assign \copy2.div.io_req_bits_in1  = \copy2._ex_op1_T ;
  assign \copy2.div.io_req_bits_in2  = \copy2._ex_op2_T ;
  assign \copy2.div.io_req_bits_tag  = \copy2.ex_reg_inst [11:7];
  assign \copy2.div_io_req_ready  = \copy2.div.io_req_ready ;
  assign \copy2.div.io_req_valid  = \copy2.div_io_req_valid ;
  assign \copy2.div_io_resp_bits_data  = \copy2.div.io_resp_bits_data ;
  assign \copy2.div_io_resp_bits_tag  = \copy2.div.io_resp_bits_tag ;
  assign \copy2.div.io_resp_ready  = \copy2.div_io_resp_ready ;
  assign \copy2.div_io_resp_valid  = \copy2.div.io_resp_valid ;
  assign \copy2.div.reset  = \copy2.reset ;
  assign \copy2.csr._GEN_268  = { 24'hxxxxxx, \copy2.csr.io_evec  };
  assign \copy2.csr._GEN_309 [63:3] = 61'hxxxxxxxxxxxxxxxx;
  assign \copy2.csr._GEN_315 [63:5] = 59'hxxxxxxxxxxxxxxx;
  assign \copy2.csr._GEN_320 [63:3] = 61'hxxxxxxxxxxxxxxxx;
  assign \copy2.csr._GEN_330 [1] = 1'hx;
  assign \copy2.csr._GEN_343 [63:39] = 25'hxxxxxxx;
  assign \copy2.csr._GEN_345 [63:40] = 24'hxxxxxx;
  assign \copy2.csr._GEN_36  = { 2'h0, \copy2.csr.reg_mstatus_prv  };
  assign \copy2.csr._GEN_37  = { 5'h00, \copy2.csr.io_retire  };
  assign \copy2.csr._GEN_42  = { 5'h00, \copy2.csr.x86  };
  assign \copy2.csr._GEN_423 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_43  = { \copy2.csr.io_interrupts_meip , 1'h0, \copy2.csr.mip_seip , 1'h0, \copy2.csr.io_interrupts_mtip , 1'h0, \copy2.csr.reg_mip_stip , 1'h0, \copy2.csr.io_interrupts_msip , 1'h0, \copy2.csr.reg_mip_ssip , 1'h0 };
  assign \copy2.csr._GEN_444 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_465 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_485 [1] = 1'hx;
  assign \copy2.csr._GEN_504 [63:40] = 24'hxxxxxx;
  assign \copy2.csr._GEN_505 [63:3] = 61'hxxxxxxxxxxxxxxxx;
  assign \copy2.csr._GEN_506 [63:6] = 58'hxxxxxxxxxxxxxxx;
  assign \copy2.csr._GEN_508 [63:6] = 58'hxxxxxxxxxxxxxxx;
  assign \copy2.csr._GEN_511 [63:5] = 59'hxxxxxxxxxxxxxxx;
  assign \copy2.csr._GEN_512 [63:3] = 61'hxxxxxxxxxxxxxxxx;
  assign \copy2.csr._GEN_524 [63:39] = 25'hxxxxxxx;
  assign \copy2.csr._GEN_526 [63:40] = 24'hxxxxxx;
  assign \copy2.csr._GEN_529 [63:32] = 32'hxxxxxxxx;
  assign \copy2.csr._GEN_53  = 1'h1;
  assign \copy2.csr._GEN_530 [63:32] = 32'hxxxxxxxx;
  assign \copy2.csr._GEN_532 [63:39] = 25'hxxxxxxx;
  assign \copy2.csr._GEN_570 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_577 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_584 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_591 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_598 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_605 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_612 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_619 [63:30] = 34'hxxxxxxxxx;
  assign \copy2.csr._GEN_659  = { 60'h000000000000000, \copy2.csr.whichInterrupt  };
  assign \copy2.csr._GEN_660  = { 38'h0000000000, \copy2.csr._T_28  };
  assign \copy2.csr._GEN_669  = { 63'h0000000000000000, \copy2.csr._io_rw_rdata_T_13  };
  assign \copy2.csr._GEN_671  = { 59'h000000000000000, \copy2.csr._io_rw_rdata_T_17  };
  assign \copy2.csr._GEN_672  = { 61'h0000000000000000, \copy2.csr._io_rw_rdata_T_18  };
  assign \copy2.csr._GEN_673  = { 56'h00000000000000, \copy2.csr._io_rw_rdata_T_19  };
  assign \copy2.csr._GEN_674  = { 61'h0000000000000000, \copy2.csr._io_rw_rdata_T_20  };
  assign \copy2.csr._GEN_677  = { 34'h000000000, \copy2.csr._io_rw_rdata_T_127  };
  assign \copy2.csr._GEN_678  = { 34'h000000000, \copy2.csr._io_rw_rdata_T_128  };
  assign \copy2.csr._GEN_679  = { 34'h000000000, \copy2.csr._io_rw_rdata_T_129  };
  assign \copy2.csr._GEN_680  = { 34'h000000000, \copy2.csr._io_rw_rdata_T_130  };
  assign \copy2.csr._GEN_681  = { 34'h000000000, \copy2.csr._io_rw_rdata_T_131  };
  assign \copy2.csr._GEN_682  = { 34'h000000000, \copy2.csr._io_rw_rdata_T_132  };
  assign \copy2.csr._GEN_683  = { 34'h000000000, \copy2.csr._io_rw_rdata_T_133  };
  assign \copy2.csr._GEN_684  = { 34'h000000000, \copy2.csr._io_rw_rdata_T_134  };
  assign \copy2.csr._GEN_685  = { 60'h000000000000000, \copy2.csr._reg_misa_T_1 , 3'h0 };
  assign \copy2.csr._T_20  = { 4'h2, \copy2.csr.reg_bp_0_control_dmode , 46'h040000000000, \copy2.csr.reg_bp_0_control_action , 3'h0, \copy2.csr.reg_bp_0_control_tmatch , \copy2.csr.reg_bp_0_control_m , 1'h0, \copy2.csr.reg_bp_0_control_s , \copy2.csr.reg_bp_0_control_u , \copy2.csr.reg_bp_0_control_x , \copy2.csr.reg_bp_0_control_w , \copy2.csr.reg_bp_0_control_r  };
  assign \copy2.csr._T_230  = { \copy2.csr.io_rw_addr , 20'h00000 };
  assign \copy2.csr._T_231  = { 3'h0, \copy2.csr.io_rw_addr [8], 7'h00, \copy2.csr.io_rw_addr [0], 20'h00000 };
  assign \copy2.csr._T_237  = { 3'h0, \copy2.csr.io_rw_addr [8], 2'h0, \copy2.csr.io_rw_addr [5], 2'h0, \copy2.csr.io_rw_addr [2], 22'h000000 };
  assign \copy2.csr._T_239  = { 1'h0, \copy2.csr.io_rw_addr [10], 30'h00000000 };
  assign \copy2.csr._T_24  = { \copy2.csr._T_23 , \copy2.csr.reg_bp_0_address  };
  assign \copy2.csr._T_240  = \copy2.csr.io_rw_addr [10];
  assign \copy2.csr._T_243  = { 2'h0, \copy2.csr.io_rw_addr [9], 7'h00, \copy2.csr.io_rw_addr [1], 21'h000000 };
  assign \copy2.csr._T_246  = { 2'h0, \copy2.csr.io_rw_addr [9:8], 2'h0, \copy2.csr.io_rw_addr [5], 3'h0, \copy2.csr.io_rw_addr [1], 21'h000000 };
  assign \copy2.csr._T_268  = { 3'h0, \copy2.csr.io_decode_0_inst [28], 2'h0, \copy2.csr.io_decode_0_inst [25], 2'h0, \copy2.csr.io_decode_0_inst [22], 22'h000000 };
  assign \copy2.csr._T_270  = { 1'h0, \copy2.csr.io_decode_0_inst [30], 30'h00000000 };
  assign \copy2.csr._T_271  = \copy2.csr.io_decode_0_inst [30];
  assign \copy2.csr._T_277  = { 2'h0, \copy2.csr.io_decode_0_inst [29:28], 2'h0, \copy2.csr.io_decode_0_inst [25], 3'h0, \copy2.csr.io_decode_0_inst [21], 21'h000000 };
  assign \copy2.csr._T_280  = { 1'h0, \copy2.csr.io_decode_0_inst [30], 4'h0, \copy2.csr.io_decode_0_inst [25], 25'h0000000 };
  assign \copy2.csr._T_34  = { \copy2.csr._T_33 , \copy2.csr._T_30  };
  assign \copy2.csr._T_38  = { \copy2.csr._T_37 , \copy2.csr.reg_mtval  };
  assign \copy2.csr._T_39  = { 16'h4000, \copy2.csr.reg_dcsr_ebreakm , 1'h0, \copy2.csr.reg_dcsr_ebreaks , \copy2.csr.reg_dcsr_ebreaku , 3'h0, \copy2.csr.reg_dcsr_cause , 3'h0, \copy2.csr.reg_dcsr_step , \copy2.csr.reg_dcsr_prv  };
  assign \copy2.csr._T_48  = { \copy2.csr._T_47 , \copy2.csr._T_44  };
  assign \copy2.csr._T_49  = { 41'h00000000000, \copy2.csr.io_status_sd , 43'h00000002000, \copy2.csr.reg_mstatus_mxr , \copy2.csr.reg_mstatus_sum , 3'h0, \copy2.csr.reg_mstatus_fs , 4'h0, \copy2.csr.reg_mstatus_spp , 2'h0, \copy2.csr.reg_mstatus_spie , 3'h0, \copy2.csr.reg_mstatus_sie , 1'h0 };
  assign \copy2.csr._T_54  = { \copy2.csr._T_53 , \copy2.csr.reg_stval  };
  assign \copy2.csr._T_55  = { \copy2.csr.reg_satp_mode , 16'h0000, \copy2.csr.reg_satp_ppn  };
  assign \copy2.csr._T_64  = { \copy2.csr._T_63 , \copy2.csr._T_60  };
  assign \copy2.csr._T_65  = { \copy2.csr.reg_pmp_0_cfg_l , 2'h0, \copy2.csr.reg_pmp_0_cfg_a , \copy2.csr.reg_pmp_0_cfg_x , \copy2.csr.reg_pmp_0_cfg_w , \copy2.csr.reg_pmp_0_cfg_r  };
  assign \copy2.csr._T_67  = { \copy2.csr.reg_pmp_2_cfg_l , 2'h0, \copy2.csr.reg_pmp_2_cfg_a , \copy2.csr.reg_pmp_2_cfg_x , \copy2.csr.reg_pmp_2_cfg_w , \copy2.csr.reg_pmp_2_cfg_r  };
  assign \copy2.csr._T_69  = { \copy2.csr.reg_pmp_4_cfg_l , 2'h0, \copy2.csr.reg_pmp_4_cfg_a , \copy2.csr.reg_pmp_4_cfg_x , \copy2.csr.reg_pmp_4_cfg_w , \copy2.csr.reg_pmp_4_cfg_r  };
  assign \copy2.csr._T_71  = { \copy2.csr.reg_pmp_6_cfg_l , 2'h0, \copy2.csr.reg_pmp_6_cfg_a , \copy2.csr.reg_pmp_6_cfg_x , \copy2.csr.reg_pmp_6_cfg_w , \copy2.csr.reg_pmp_6_cfg_r  };
  assign \copy2.csr._T_73  = { \copy2.csr.reg_pmp_7_cfg_l , 2'h0, \copy2.csr.reg_pmp_7_cfg_a , \copy2.csr.reg_pmp_7_cfg_x , \copy2.csr.reg_pmp_7_cfg_w , \copy2.csr.reg_pmp_7_cfg_r , \copy2.csr.reg_pmp_6_cfg_l , 2'h0, \copy2.csr.reg_pmp_6_cfg_a , \copy2.csr.reg_pmp_6_cfg_x , \copy2.csr.reg_pmp_6_cfg_w , \copy2.csr.reg_pmp_6_cfg_r , \copy2.csr.reg_pmp_5_cfg_l , 2'h0, \copy2.csr.reg_pmp_5_cfg_a , \copy2.csr.reg_pmp_5_cfg_x , \copy2.csr.reg_pmp_5_cfg_w , \copy2.csr.reg_pmp_5_cfg_r , \copy2.csr.reg_pmp_4_cfg_l , 2'h0, \copy2.csr.reg_pmp_4_cfg_a , \copy2.csr.reg_pmp_4_cfg_x , \copy2.csr.reg_pmp_4_cfg_w , \copy2.csr.reg_pmp_4_cfg_r , \copy2.csr.reg_pmp_3_cfg_l , 2'h0, \copy2.csr.reg_pmp_3_cfg_a , \copy2.csr.reg_pmp_3_cfg_x , \copy2.csr.reg_pmp_3_cfg_w , \copy2.csr.reg_pmp_3_cfg_r , \copy2.csr.reg_pmp_2_cfg_l , 2'h0, \copy2.csr.reg_pmp_2_cfg_a , \copy2.csr.reg_pmp_2_cfg_x , \copy2.csr.reg_pmp_2_cfg_w , \copy2.csr.reg_pmp_2_cfg_r , \copy2.csr.reg_pmp_1_cfg_l , 2'h0, \copy2.csr.reg_pmp_1_cfg_a , \copy2.csr.reg_pmp_1_cfg_x , \copy2.csr.reg_pmp_1_cfg_w , \copy2.csr.reg_pmp_1_cfg_r , \copy2.csr.reg_pmp_0_cfg_l , 2'h0, \copy2.csr.reg_pmp_0_cfg_a , \copy2.csr.reg_pmp_0_cfg_x , \copy2.csr.reg_pmp_0_cfg_w , \copy2.csr.reg_pmp_0_cfg_r  };
  assign \copy2.csr._causeIsDebugBreak_T_3  = { \copy2.csr.reg_dcsr_ebreakm , 1'h0, \copy2.csr.reg_dcsr_ebreaks , \copy2.csr.reg_dcsr_ebreaku  };
  assign \copy2.csr._decoded_T  = { 1'h0, \copy2.csr.io_rw_addr [11:10], 5'h00, \copy2.csr.io_rw_addr [4], 2'h0, \copy2.csr.io_rw_addr [1:0] };
  assign \copy2.csr._decoded_T_12  = { 1'h0, \copy2.csr.io_rw_addr [11], 1'h0, \copy2.csr.io_rw_addr [9], 3'h0, \copy2.csr.io_rw_addr [5], 2'h0, \copy2.csr.io_rw_addr [2], 1'h0, \copy2.csr.io_rw_addr [0] };
  assign \copy2.csr._decoded_T_14  = { 3'h0, \copy2.csr.io_rw_addr [9], 2'h0, \copy2.csr.io_rw_addr [6], 3'h0, \copy2.csr.io_rw_addr [2], 2'h0 };
  assign \copy2.csr._decoded_T_18  = { 3'h0, \copy2.csr.io_rw_addr [9], 2'h0, \copy2.csr.io_rw_addr [6], 3'h0, \copy2.csr.io_rw_addr [2:0] };
  assign \copy2.csr._decoded_T_2  = { 1'h0, \copy2.csr.io_rw_addr [11:10], 3'h0, \copy2.csr.io_rw_addr [6], 1'h0, \copy2.csr.io_rw_addr [4], 2'h0, \copy2.csr.io_rw_addr [1:0] };
  assign \copy2.csr._decoded_T_20  = { 2'h0, \copy2.csr.io_rw_addr [10:9], 2'h0, \copy2.csr.io_rw_addr [6], 4'h0, \copy2.csr.io_rw_addr [1:0] };
  assign \copy2.csr._decoded_T_22  = { 3'h0, \copy2.csr.io_rw_addr [9], 2'h0, \copy2.csr.io_rw_addr [6], 4'h0, \copy2.csr.io_rw_addr [1:0] };
  assign \copy2.csr._decoded_T_220  = { 1'h0, \copy2.csr.io_rw_addr [11], 1'h0, \copy2.csr.io_rw_addr [9], 3'h0, \copy2.csr.io_rw_addr [5], 2'h0, \copy2.csr.io_rw_addr [2:1], 1'h0 };
  assign \copy2.csr._decoded_T_224  = { 1'h0, \copy2.csr.io_rw_addr [11], 1'h0, \copy2.csr.io_rw_addr [9], 4'h0, \copy2.csr.io_rw_addr [4:0] };
  assign \copy2.csr._decoded_T_226  = { 1'h0, \copy2.csr.io_rw_addr [11], 1'h0, \copy2.csr.io_rw_addr [9], 1'h0, \copy2.csr.io_rw_addr [7:6], 3'h0, \copy2.csr.io_rw_addr [2:0] };
  assign \copy2.csr._decoded_T_230  = { 1'h0, \copy2.csr.io_rw_addr [11], 1'h0, \copy2.csr.io_rw_addr [9], 2'h0, \copy2.csr.io_rw_addr [6], 3'h0, \copy2.csr.io_rw_addr [2:0] };
  assign \copy2.csr._decoded_T_234  = { 3'h0, \copy2.csr.io_rw_addr [9:8], 5'h00, \copy2.csr.io_rw_addr [2:0] };
  assign \copy2.csr._decoded_T_236  = { 3'h0, \copy2.csr.io_rw_addr [9:8], 6'h00, \copy2.csr.io_rw_addr [1:0] };
  assign \copy2.csr._decoded_T_238  = { 3'h0, \copy2.csr.io_rw_addr [9], 1'h0, \copy2.csr.io_rw_addr [7], 7'h00 };
  assign \copy2.csr._decoded_T_242  = { 3'h0, \copy2.csr.io_rw_addr [9:8], 1'h0, \copy2.csr.io_rw_addr [6], 5'h00, \copy2.csr.io_rw_addr [0] };
  assign \copy2.csr._decoded_T_244  = { 3'h0, \copy2.csr.io_rw_addr [9:8], 1'h0, \copy2.csr.io_rw_addr [6], 4'h0, \copy2.csr.io_rw_addr [1], 1'h0 };
  assign \copy2.csr._decoded_T_246  = { 1'h0, \copy2.csr.io_rw_addr [11], 1'h0, \copy2.csr.io_rw_addr [9], 2'h0, \copy2.csr.io_rw_addr [6:5], 3'h0, \copy2.csr.io_rw_addr [1:0] };
  assign \copy2.csr._decoded_T_250  = { 2'h0, \copy2.csr.io_rw_addr [10:9], 1'h0, \copy2.csr.io_rw_addr [7], 2'h0, \copy2.csr.io_rw_addr [4], 2'h0, \copy2.csr.io_rw_addr [1], 1'h0 };
  assign \copy2.csr._decoded_T_254  = { 2'h0, \copy2.csr.io_rw_addr [10], 2'h0, \copy2.csr.io_rw_addr [7], 2'h0, \copy2.csr.io_rw_addr [4:0] };
  assign \copy2.csr._decoded_T_256  = { 2'h0, \copy2.csr.io_rw_addr [10], 2'h0, \copy2.csr.io_rw_addr [7], 3'h0, \copy2.csr.io_rw_addr [3:0] };
  assign \copy2.csr._decoded_T_26  = { 2'h0, \copy2.csr.io_rw_addr [10:9], 1'h0, \copy2.csr.io_rw_addr [7], 5'h00, \copy2.csr.io_rw_addr [1:0] };
  assign \copy2.csr._decoded_T_262  = { 5'h00, \copy2.csr.io_rw_addr [7], 3'h0, \copy2.csr.io_rw_addr [3:0] };
  assign \copy2.csr._decoded_T_286  = { 1'h0, \copy2.csr.io_rw_addr [11:10], 4'h0, \copy2.csr.io_rw_addr [5], 5'h00 };
  assign \copy2.csr._decoded_T_288  = { 2'h0, \copy2.csr.io_rw_addr [10:9], 1'h0, \copy2.csr.io_rw_addr [7], 4'h0, \copy2.csr.io_rw_addr [2], 1'h0, \copy2.csr.io_rw_addr [0] };
  assign \copy2.csr._decoded_T_30  = { 1'h0, \copy2.csr.io_rw_addr [11:10], 5'h00, \copy2.csr.io_rw_addr [4], 3'h0, \copy2.csr.io_rw_addr [0] };
  assign \copy2.csr._decoded_T_32  = { 1'h0, \copy2.csr.io_rw_addr [11:10], 5'h00, \copy2.csr.io_rw_addr [4], 2'h0, \copy2.csr.io_rw_addr [1], 1'h0 };
  assign \copy2.csr._decoded_T_34  = { 1'h0, \copy2.csr.io_rw_addr [11], 2'h0, \copy2.csr.io_rw_addr [8], 6'h00, \copy2.csr.io_rw_addr [1], 1'h0 };
  assign \copy2.csr._decoded_T_36  = { 1'h0, \copy2.csr.io_rw_addr [11], 2'h0, \copy2.csr.io_rw_addr [8], 7'h00, \copy2.csr.io_rw_addr [0] };
  assign \copy2.csr._decoded_T_38  = { 1'h0, \copy2.csr.io_rw_addr [11], 2'h0, \copy2.csr.io_rw_addr [8], 6'h00, \copy2.csr.io_rw_addr [1:0] };
  assign \copy2.csr._decoded_T_40  = { 5'h00, \copy2.csr.io_rw_addr [7], 1'h0, \copy2.csr.io_rw_addr [5:1], 1'h0 };
  assign \copy2.csr._decoded_T_42  = { 1'h0, \copy2.csr.io_rw_addr [11:10], 5'h00, \copy2.csr.io_rw_addr [4:1], 1'h0 };
  assign \copy2.csr._decoded_T_44  = { 1'h0, \copy2.csr.io_rw_addr [11:10], 5'h00, \copy2.csr.io_rw_addr [4:0] };
  assign \copy2.csr._decoded_T_56  = { 4'h0, \copy2.csr.io_rw_addr [8], 3'h0, \copy2.csr.io_rw_addr [4:0] };
  assign \copy2.csr._decoded_T_8  = { 1'h0, \copy2.csr.io_rw_addr [11], 1'h0, \copy2.csr.io_rw_addr [9], 2'h0, \copy2.csr.io_rw_addr [6:5], 2'h0, \copy2.csr.io_rw_addr [2:0] };
  assign \copy2.csr._epc_T_1  = { \copy2.csr._epc_T [39:2], 2'h3 };
  assign \copy2.csr._io_decode_0_fp_csr_T  = { \copy2.csr.io_decode_0_inst [31], 2'h0, \copy2.csr.io_decode_0_inst [28], 8'h00 };
  assign \copy2.csr._io_decode_0_read_illegal_T_12  = { \copy2.csr.io_decode_0_inst [31:30], 5'h00, \copy2.csr.io_decode_0_inst [24], 4'h0 };
  assign \copy2.csr._io_rw_rdata_T_110  = \copy2.csr._GEN_675 ;
  assign \copy2.csr._io_rw_rdata_T_122  = \copy2.csr._GEN_676 ;
  assign \copy2.csr._io_rw_rdata_T_14  = \copy2.csr._GEN_670 ;
  assign \copy2.csr._io_rw_rdata_T_144 [63:1] = 63'h0000000000000000;
  assign \copy2.csr._io_rw_rdata_T_146 [63:30] = 34'h000000000;
  assign \copy2.csr._io_rw_rdata_T_7  = \copy2.csr._GEN_668 ;
  assign \copy2.csr._new_mip_T_2  = \copy2.csr._GEN_686 ;
  assign \copy2.csr._new_mstatus_WIRE  = { 41'h00000000000, \copy2.csr.wdata  };
  assign \copy2.csr._notDebugTVec_T_1  = { \copy2.csr.notDebugTVec_base [39:2], 2'h0 };
  assign \copy2.csr._pmp_mask_T_14  = { \copy2.csr._pmp_mask_T_13 , 2'h3 };
  assign \copy2.csr._pmp_mask_T_19  = { \copy2.csr._pmp_mask_T_18 , 2'h3 };
  assign \copy2.csr._pmp_mask_T_24 [31:0] = { \copy2.csr._pmp_mask_T_23 , 2'h3 };
  assign \copy2.csr._pmp_mask_T_29  = { \copy2.csr._pmp_mask_T_28 , 2'h3 };
  assign \copy2.csr._pmp_mask_T_34  = { \copy2.csr._pmp_mask_T_33 , 2'h3 };
  assign \copy2.csr._pmp_mask_T_39  = { \copy2.csr._pmp_mask_T_38 , 2'h3 };
  assign \copy2.csr._pmp_mask_T_4  = { \copy2.csr._pmp_mask_T_3 , 2'h3 };
  assign \copy2.csr._pmp_mask_T_9  = { \copy2.csr._pmp_mask_T_8 , 2'h3 };
  assign \copy2.csr._read_hvip_T  = { \copy2.csr.reg_mip_seip , 3'h0, \copy2.csr.reg_mip_stip , 3'h0, \copy2.csr.reg_mip_ssip , 1'h0 };
  assign \copy2.csr._read_mip_T  = { \copy2.csr.mip_seip , 1'h0, \copy2.csr.io_interrupts_mtip , 1'h0, \copy2.csr.reg_mip_stip , 1'h0, \copy2.csr.io_interrupts_msip , 1'h0, \copy2.csr.reg_mip_ssip , 1'h0 };
  assign \copy2.csr._read_mstatus_T  = { \copy2.csr.io_status_cease_r , \copy2.csr.reg_wfi , \copy2.csr.reg_misa [31:0], \copy2.csr.io_status_dprv , 1'h0, \copy2.csr.reg_mstatus_prv , 1'h0, \copy2.csr.io_status_sd , 24'h000000, \copy2.csr.reg_mstatus_gva , 15'h1400, \copy2.csr.reg_mstatus_tsr , \copy2.csr.reg_mstatus_tw , \copy2.csr.reg_mstatus_tvm , \copy2.csr.reg_mstatus_mxr , \copy2.csr.reg_mstatus_sum , \copy2.csr.reg_mstatus_mprv , 2'h0, \copy2.csr.reg_mstatus_fs , \copy2.csr.reg_mstatus_mpp , 2'h0, \copy2.csr.reg_mstatus_spp , \copy2.csr.reg_mstatus_mpie , 1'h0, \copy2.csr.reg_mstatus_spie , 1'h0, \copy2.csr.reg_mstatus_mie , 1'h0, \copy2.csr.reg_mstatus_sie , 1'h0 };
  assign \copy2.csr._read_mtvec_T_3  = { 24'h000000, \copy2.csr._read_mtvec_T_1  };
  assign \copy2.csr._read_stvec_T_3  = { 31'h00000000, \copy2.csr._read_stvec_T_1  };
  assign \copy2.csr._reg_custom_0_T  = { 54'h00000000000000, \copy2.csr.wdata [9], 5'h00, \copy2.csr.wdata [3], 3'h0 };
  assign \copy2.csr._reg_custom_0_T_2  = { \copy2.csr.reg_custom_0 [63:10], 1'h0, \copy2.csr.reg_custom_0 [8:4], 1'h0, \copy2.csr.reg_custom_0 [2:0] };
  assign \copy2.csr._reg_mcause_T  = { \copy2.csr.wdata [63], 59'h000000000000000, \copy2.csr.wdata [3:0] };
  assign \copy2.csr._reg_mcountinhibit_T_1  = { \copy2.csr.wdata [63:2], 1'h0, \copy2.csr.wdata [0] };
  assign \copy2.csr._reg_mepc_T_1  = { \copy2.csr._reg_misa_T [39:2], 2'h3 };
  assign \copy2.csr._reg_mie_T  = { 52'h0000000000000, \copy2.csr.wdata [11], 1'h0, \copy2.csr.wdata [9], 1'h0, \copy2.csr.wdata [7], 1'h0, \copy2.csr.wdata [5], 1'h0, \copy2.csr.wdata [3], 1'h0, \copy2.csr.wdata [1], 1'h0 };
  assign \copy2.csr._reg_mie_T_1  = \copy2.csr._new_sip_T ;
  assign \copy2.csr._reg_mie_T_3  = \copy2.csr._new_sip_T_2 ;
  assign \copy2.csr._reg_misa_T_2  = { \copy2.csr._reg_misa_T_1 , 3'h0 };
  assign \copy2.csr._reg_misa_T_5  = { 51'h0000000000000, \copy2.csr._reg_misa_T_4 [12], 6'h00, \copy2.csr._reg_misa_T_4 [5], 1'h0, \copy2.csr._reg_misa_T_4 [3], 2'h0, \copy2.csr._reg_misa_T_4 [0] };
  assign \copy2.csr._reg_misa_T_7  = { \copy2.csr.reg_misa [63:13], 1'h0, \copy2.csr.reg_misa [11:6], 1'h0, \copy2.csr.reg_misa [4], 1'h0, \copy2.csr.reg_misa [2:1], 1'h0 };
  assign \copy2.csr._reg_satp_mode_T  = { \copy2.csr.wdata [63], 3'h0 };
  assign \copy2.csr._reg_scause_T  = { \copy2.csr.wdata [63], 58'h000000000000000, \copy2.csr.wdata [4:0] };
  assign \copy2.csr._which_T_109  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_111  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_112  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_113  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_114  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_115  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_116  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_117  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_118  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_119  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_120  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_121  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_122  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_123  = \copy2.csr._which_T_124 ;
  assign \copy2.csr._which_T_79 [3] = 1'h0;
  assign \copy2.csr.addr  = { 1'h0, \copy2.csr.io_rw_addr  };
  assign \copy2.csr.addr_1  = \copy2.csr.io_decode_0_inst [31:20];
  assign \copy2.csr.cause_lsbs  = \copy2.csr.cause [7:0];
  assign \copy2.csr.counter_addr  = \copy2.csr.io_decode_0_inst [24:20];
  assign \copy2.csr.d_interrupts  = { \copy2.csr.io_interrupts_debug , 14'h0000 };
  assign \copy2.csr.debugTVec [11:4] = 8'h80;
  assign \copy2.csr.exception  = \copy2.csr.io_trace_0_exception ;
  assign \copy2.csr.f  = \copy2.csr.wdata [5];
  assign \copy2.csr.hi_lo_7  = { \copy2.csr.reg_pmp_5_cfg_l , 2'h0, \copy2.csr.reg_pmp_5_cfg_a , \copy2.csr.reg_pmp_5_cfg_x , \copy2.csr.reg_pmp_5_cfg_w , \copy2.csr.reg_pmp_5_cfg_r , \copy2.csr.reg_pmp_4_cfg_l , 2'h0, \copy2.csr.reg_pmp_4_cfg_a , \copy2.csr.reg_pmp_4_cfg_x , \copy2.csr.reg_pmp_4_cfg_w , \copy2.csr.reg_pmp_4_cfg_r  };
  assign \copy2.csr.io_bp_0_address  = \copy2.csr.reg_bp_0_address ;
  assign \copy2.csr.io_bp_0_control_action  = \copy2.csr.reg_bp_0_control_action ;
  assign \copy2.csr.io_bp_0_control_m  = \copy2.csr.reg_bp_0_control_m ;
  assign \copy2.csr.io_bp_0_control_r  = \copy2.csr.reg_bp_0_control_r ;
  assign \copy2.csr.io_bp_0_control_s  = \copy2.csr.reg_bp_0_control_s ;
  assign \copy2.csr.io_bp_0_control_tmatch  = \copy2.csr.reg_bp_0_control_tmatch ;
  assign \copy2.csr.io_bp_0_control_u  = \copy2.csr.reg_bp_0_control_u ;
  assign \copy2.csr.io_bp_0_control_w  = \copy2.csr.reg_bp_0_control_w ;
  assign \copy2.csr.io_bp_0_control_x  = \copy2.csr.reg_bp_0_control_x ;
  assign \copy2.csr.io_customCSRs_0_value  = \copy2.csr.reg_custom_0 ;
  assign \copy2.csr.io_decode_0_write_flush_addr_m  = { \copy2.csr.io_decode_0_inst [31:30], 2'h3, \copy2.csr.io_decode_0_inst [27:20] };
  assign \copy2.csr.io_fcsr_rm  = \copy2.csr.reg_frm ;
  assign \copy2.csr.io_inhibit_cycle  = \copy2.csr.reg_mcountinhibit [0];
  assign \copy2.csr.io_pmp_0_addr  = \copy2.csr.reg_pmp_0_addr ;
  assign \copy2.csr.io_pmp_0_cfg_a  = \copy2.csr.reg_pmp_0_cfg_a ;
  assign \copy2.csr.io_pmp_0_cfg_l  = \copy2.csr.reg_pmp_0_cfg_l ;
  assign \copy2.csr.io_pmp_0_cfg_r  = \copy2.csr.reg_pmp_0_cfg_r ;
  assign \copy2.csr.io_pmp_0_cfg_w  = \copy2.csr.reg_pmp_0_cfg_w ;
  assign \copy2.csr.io_pmp_0_cfg_x  = \copy2.csr.reg_pmp_0_cfg_x ;
  assign \copy2.csr.io_pmp_0_mask  = { \copy2.csr._pmp_mask_T_3 [29:0], 2'h3 };
  assign \copy2.csr.io_pmp_1_addr  = \copy2.csr.reg_pmp_1_addr ;
  assign \copy2.csr.io_pmp_1_cfg_a  = \copy2.csr.reg_pmp_1_cfg_a ;
  assign \copy2.csr.io_pmp_1_cfg_l  = \copy2.csr.reg_pmp_1_cfg_l ;
  assign \copy2.csr.io_pmp_1_cfg_r  = \copy2.csr.reg_pmp_1_cfg_r ;
  assign \copy2.csr.io_pmp_1_cfg_w  = \copy2.csr.reg_pmp_1_cfg_w ;
  assign \copy2.csr.io_pmp_1_cfg_x  = \copy2.csr.reg_pmp_1_cfg_x ;
  assign \copy2.csr.io_pmp_1_mask  = { \copy2.csr._pmp_mask_T_8 [29:0], 2'h3 };
  assign \copy2.csr.io_pmp_2_addr  = \copy2.csr.reg_pmp_2_addr ;
  assign \copy2.csr.io_pmp_2_cfg_a  = \copy2.csr.reg_pmp_2_cfg_a ;
  assign \copy2.csr.io_pmp_2_cfg_l  = \copy2.csr.reg_pmp_2_cfg_l ;
  assign \copy2.csr.io_pmp_2_cfg_r  = \copy2.csr.reg_pmp_2_cfg_r ;
  assign \copy2.csr.io_pmp_2_cfg_w  = \copy2.csr.reg_pmp_2_cfg_w ;
  assign \copy2.csr.io_pmp_2_cfg_x  = \copy2.csr.reg_pmp_2_cfg_x ;
  assign \copy2.csr.io_pmp_2_mask  = { \copy2.csr._pmp_mask_T_13 [29:0], 2'h3 };
  assign \copy2.csr.io_pmp_3_addr  = \copy2.csr.reg_pmp_3_addr ;
  assign \copy2.csr.io_pmp_3_cfg_a  = \copy2.csr.reg_pmp_3_cfg_a ;
  assign \copy2.csr.io_pmp_3_cfg_l  = \copy2.csr.reg_pmp_3_cfg_l ;
  assign \copy2.csr.io_pmp_3_cfg_r  = \copy2.csr.reg_pmp_3_cfg_r ;
  assign \copy2.csr.io_pmp_3_cfg_w  = \copy2.csr.reg_pmp_3_cfg_w ;
  assign \copy2.csr.io_pmp_3_cfg_x  = \copy2.csr.reg_pmp_3_cfg_x ;
  assign \copy2.csr.io_pmp_3_mask  = { \copy2.csr._pmp_mask_T_18 [29:0], 2'h3 };
  assign \copy2.csr.io_pmp_4_addr  = \copy2.csr.reg_pmp_4_addr ;
  assign \copy2.csr.io_pmp_4_cfg_a  = \copy2.csr.reg_pmp_4_cfg_a ;
  assign \copy2.csr.io_pmp_4_cfg_l  = \copy2.csr.reg_pmp_4_cfg_l ;
  assign \copy2.csr.io_pmp_4_cfg_r  = \copy2.csr.reg_pmp_4_cfg_r ;
  assign \copy2.csr.io_pmp_4_cfg_w  = \copy2.csr.reg_pmp_4_cfg_w ;
  assign \copy2.csr.io_pmp_4_cfg_x  = \copy2.csr.reg_pmp_4_cfg_x ;
  assign \copy2.csr.io_pmp_4_mask  = { \copy2.csr._pmp_mask_T_23 , 2'h3 };
  assign \copy2.csr.io_pmp_5_addr  = \copy2.csr.reg_pmp_5_addr ;
  assign \copy2.csr.io_pmp_5_cfg_a  = \copy2.csr.reg_pmp_5_cfg_a ;
  assign \copy2.csr.io_pmp_5_cfg_l  = \copy2.csr.reg_pmp_5_cfg_l ;
  assign \copy2.csr.io_pmp_5_cfg_r  = \copy2.csr.reg_pmp_5_cfg_r ;
  assign \copy2.csr.io_pmp_5_cfg_w  = \copy2.csr.reg_pmp_5_cfg_w ;
  assign \copy2.csr.io_pmp_5_cfg_x  = \copy2.csr.reg_pmp_5_cfg_x ;
  assign \copy2.csr.io_pmp_5_mask  = { \copy2.csr._pmp_mask_T_28 [29:0], 2'h3 };
  assign \copy2.csr.io_pmp_6_addr  = \copy2.csr.reg_pmp_6_addr ;
  assign \copy2.csr.io_pmp_6_cfg_a  = \copy2.csr.reg_pmp_6_cfg_a ;
  assign \copy2.csr.io_pmp_6_cfg_l  = \copy2.csr.reg_pmp_6_cfg_l ;
  assign \copy2.csr.io_pmp_6_cfg_r  = \copy2.csr.reg_pmp_6_cfg_r ;
  assign \copy2.csr.io_pmp_6_cfg_w  = \copy2.csr.reg_pmp_6_cfg_w ;
  assign \copy2.csr.io_pmp_6_cfg_x  = \copy2.csr.reg_pmp_6_cfg_x ;
  assign \copy2.csr.io_pmp_6_mask  = { \copy2.csr._pmp_mask_T_33 [29:0], 2'h3 };
  assign \copy2.csr.io_pmp_7_addr  = \copy2.csr.reg_pmp_7_addr ;
  assign \copy2.csr.io_pmp_7_cfg_a  = \copy2.csr.reg_pmp_7_cfg_a ;
  assign \copy2.csr.io_pmp_7_cfg_l  = \copy2.csr.reg_pmp_7_cfg_l ;
  assign \copy2.csr.io_pmp_7_cfg_r  = \copy2.csr.reg_pmp_7_cfg_r ;
  assign \copy2.csr.io_pmp_7_cfg_w  = \copy2.csr.reg_pmp_7_cfg_w ;
  assign \copy2.csr.io_pmp_7_cfg_x  = \copy2.csr.reg_pmp_7_cfg_x ;
  assign \copy2.csr.io_pmp_7_mask  = { \copy2.csr._pmp_mask_T_38 [29:0], 2'h3 };
  assign \copy2.csr.io_ptbr_mode  = \copy2.csr.reg_satp_mode ;
  assign \copy2.csr.io_ptbr_ppn  = \copy2.csr.reg_satp_ppn ;
  assign \copy2.csr.io_status_cease  = \copy2.csr.io_status_cease_r ;
  assign \copy2.csr.io_status_debug  = \copy2.csr.reg_debug ;
  assign \copy2.csr.io_status_dv  = 1'h0;
  assign \copy2.csr.io_status_fs  = \copy2.csr.reg_mstatus_fs ;
  assign \copy2.csr.io_status_gva  = \copy2.csr.reg_mstatus_gva ;
  assign \copy2.csr.io_status_hie  = 1'h0;
  assign \copy2.csr.io_status_isa  = \copy2.csr.reg_misa [31:0];
  assign \copy2.csr.io_status_mbe  = 1'h0;
  assign \copy2.csr.io_status_mie  = \copy2.csr.reg_mstatus_mie ;
  assign \copy2.csr.io_status_mpie  = \copy2.csr.reg_mstatus_mpie ;
  assign \copy2.csr.io_status_mpp  = \copy2.csr.reg_mstatus_mpp ;
  assign \copy2.csr.io_status_mprv  = \copy2.csr.reg_mstatus_mprv ;
  assign \copy2.csr.io_status_mpv  = 1'h0;
  assign \copy2.csr.io_status_mxr  = \copy2.csr.reg_mstatus_mxr ;
  assign \copy2.csr.io_status_prv  = \copy2.csr.reg_mstatus_prv ;
  assign \copy2.csr.io_status_sbe  = 1'h0;
  assign \copy2.csr.io_status_sd_rv32  = 1'h0;
  assign \copy2.csr.io_status_sie  = \copy2.csr.reg_mstatus_sie ;
  assign \copy2.csr.io_status_spie  = \copy2.csr.reg_mstatus_spie ;
  assign \copy2.csr.io_status_spp  = \copy2.csr.reg_mstatus_spp ;
  assign \copy2.csr.io_status_sum  = \copy2.csr.reg_mstatus_sum ;
  assign \copy2.csr.io_status_sxl  = 2'h2;
  assign \copy2.csr.io_status_tsr  = \copy2.csr.reg_mstatus_tsr ;
  assign \copy2.csr.io_status_tvm  = \copy2.csr.reg_mstatus_tvm ;
  assign \copy2.csr.io_status_tw  = \copy2.csr.reg_mstatus_tw ;
  assign \copy2.csr.io_status_ube  = 1'h0;
  assign \copy2.csr.io_status_uie  = 1'h0;
  assign \copy2.csr.io_status_upie  = 1'h0;
  assign \copy2.csr.io_status_uxl  = 2'h2;
  assign \copy2.csr.io_status_v  = 1'h0;
  assign \copy2.csr.io_status_vs  = 2'h0;
  assign \copy2.csr.io_status_wfi  = \copy2.csr.reg_wfi ;
  assign \copy2.csr.io_status_xs  = 2'h0;
  assign \copy2.csr.io_status_zero1  = 8'h00;
  assign \copy2.csr.io_status_zero2  = 23'h000000;
  assign \copy2.csr.io_time  = { \copy2.csr.large_1 , \copy2.csr.small_1  };
  assign \copy2.csr.io_trace_0_iaddr  = \copy2.csr.io_pc ;
  assign \copy2.csr.io_trace_0_insn  = \copy2.csr.io_inst_0 ;
  assign \copy2.csr.lo_16  = { \copy2.csr.reg_pmp_3_cfg_l , 2'h0, \copy2.csr.reg_pmp_3_cfg_a , \copy2.csr.reg_pmp_3_cfg_x , \copy2.csr.reg_pmp_3_cfg_w , \copy2.csr.reg_pmp_3_cfg_r , \copy2.csr.reg_pmp_2_cfg_l , 2'h0, \copy2.csr.reg_pmp_2_cfg_a , \copy2.csr.reg_pmp_2_cfg_x , \copy2.csr.reg_pmp_2_cfg_w , \copy2.csr.reg_pmp_2_cfg_r , \copy2.csr.reg_pmp_1_cfg_l , 2'h0, \copy2.csr.reg_pmp_1_cfg_a , \copy2.csr.reg_pmp_1_cfg_x , \copy2.csr.reg_pmp_1_cfg_w , \copy2.csr.reg_pmp_1_cfg_r , \copy2.csr.reg_pmp_0_cfg_l , 2'h0, \copy2.csr.reg_pmp_0_cfg_a , \copy2.csr.reg_pmp_0_cfg_x , \copy2.csr.reg_pmp_0_cfg_w , \copy2.csr.reg_pmp_0_cfg_r  };
  assign \copy2.csr.lo_4  = { \copy2.csr.reg_bp_0_control_m , 1'h0, \copy2.csr.reg_bp_0_control_s , \copy2.csr.reg_bp_0_control_u , \copy2.csr.reg_bp_0_control_x , \copy2.csr.reg_bp_0_control_w , \copy2.csr.reg_bp_0_control_r  };
  assign \copy2.csr.lo_6  = { 2'h0, \copy2.csr.reg_dcsr_cause , 3'h0, \copy2.csr.reg_dcsr_step , \copy2.csr.reg_dcsr_prv  };
  assign \copy2.csr.lo_7  = { 2'h0, \copy2.csr.reg_mstatus_mxr , \copy2.csr.reg_mstatus_sum , 3'h0, \copy2.csr.reg_mstatus_fs , 4'h0, \copy2.csr.reg_mstatus_spp , 2'h0, \copy2.csr.reg_mstatus_spie , 3'h0, \copy2.csr.reg_mstatus_sie , 1'h0 };
  assign \copy2.csr.lo_lo_6  = { \copy2.csr.reg_mstatus_spp , 2'h0, \copy2.csr.reg_mstatus_spie , 3'h0, \copy2.csr.reg_mstatus_sie , 1'h0 };
  assign \copy2.csr.lo_lo_7  = { \copy2.csr.reg_pmp_1_cfg_l , 2'h0, \copy2.csr.reg_pmp_1_cfg_a , \copy2.csr.reg_pmp_1_cfg_x , \copy2.csr.reg_pmp_1_cfg_w , \copy2.csr.reg_pmp_1_cfg_r , \copy2.csr.reg_pmp_0_cfg_l , 2'h0, \copy2.csr.reg_pmp_0_cfg_a , \copy2.csr.reg_pmp_0_cfg_x , \copy2.csr.reg_pmp_0_cfg_w , \copy2.csr.reg_pmp_0_cfg_r  };
  assign \copy2.csr.newBPC_action  = \copy2.csr._newBPC_T_8 [12];
  assign \copy2.csr.newBPC_dmode  = \copy2.csr._newBPC_T_8 [59];
  assign \copy2.csr.newCfg_1_a  = \copy2.csr.wdata [12:11];
  assign \copy2.csr.newCfg_1_l  = \copy2.csr.wdata [15];
  assign \copy2.csr.newCfg_1_r  = \copy2.csr.wdata [8];
  assign \copy2.csr.newCfg_1_w  = \copy2.csr.wdata [9];
  assign \copy2.csr.newCfg_1_x  = \copy2.csr.wdata [10];
  assign \copy2.csr.newCfg_2_a  = \copy2.csr.wdata [20:19];
  assign \copy2.csr.newCfg_2_l  = \copy2.csr.wdata [23];
  assign \copy2.csr.newCfg_2_r  = \copy2.csr.wdata [16];
  assign \copy2.csr.newCfg_2_w  = \copy2.csr.wdata [17];
  assign \copy2.csr.newCfg_2_x  = \copy2.csr.wdata [18];
  assign \copy2.csr.newCfg_3_a  = \copy2.csr.wdata [28:27];
  assign \copy2.csr.newCfg_3_l  = \copy2.csr.wdata [31];
  assign \copy2.csr.newCfg_3_r  = \copy2.csr.wdata [24];
  assign \copy2.csr.newCfg_3_w  = \copy2.csr.wdata [25];
  assign \copy2.csr.newCfg_3_x  = \copy2.csr.wdata [26];
  assign \copy2.csr.newCfg_4_a  = \copy2.csr.wdata [36:35];
  assign \copy2.csr.newCfg_4_l  = \copy2.csr.wdata [39];
  assign \copy2.csr.newCfg_4_r  = \copy2.csr.wdata [32];
  assign \copy2.csr.newCfg_4_w  = \copy2.csr.wdata [33];
  assign \copy2.csr.newCfg_4_x  = \copy2.csr.wdata [34];
  assign \copy2.csr.newCfg_5_a  = \copy2.csr.wdata [44:43];
  assign \copy2.csr.newCfg_5_l  = \copy2.csr.wdata [47];
  assign \copy2.csr.newCfg_5_r  = \copy2.csr.wdata [40];
  assign \copy2.csr.newCfg_5_w  = \copy2.csr.wdata [41];
  assign \copy2.csr.newCfg_5_x  = \copy2.csr.wdata [42];
  assign \copy2.csr.newCfg_6_a  = \copy2.csr.wdata [52:51];
  assign \copy2.csr.newCfg_6_l  = \copy2.csr.wdata [55];
  assign \copy2.csr.newCfg_6_r  = \copy2.csr.wdata [48];
  assign \copy2.csr.newCfg_6_w  = \copy2.csr.wdata [49];
  assign \copy2.csr.newCfg_6_x  = \copy2.csr.wdata [50];
  assign \copy2.csr.newCfg_7_a  = \copy2.csr.wdata [60:59];
  assign \copy2.csr.newCfg_7_l  = \copy2.csr.wdata [63];
  assign \copy2.csr.newCfg_7_r  = \copy2.csr.wdata [56];
  assign \copy2.csr.newCfg_7_w  = \copy2.csr.wdata [57];
  assign \copy2.csr.newCfg_7_x  = \copy2.csr.wdata [58];
  assign \copy2.csr.newCfg_a  = \copy2.csr.wdata [4:3];
  assign \copy2.csr.newCfg_l  = \copy2.csr.wdata [7];
  assign \copy2.csr.newCfg_r  = \copy2.csr.wdata [0];
  assign \copy2.csr.newCfg_w  = \copy2.csr.wdata [1];
  assign \copy2.csr.newCfg_x  = \copy2.csr.wdata [2];
  assign \copy2.csr.new_dcsr_ebreakm  = \copy2.csr.wdata [15];
  assign \copy2.csr.new_dcsr_ebreaks  = \copy2.csr.wdata [13];
  assign \copy2.csr.new_dcsr_ebreaku  = \copy2.csr.wdata [12];
  assign \copy2.csr.new_dcsr_prv  = \copy2.csr.wdata [1:0];
  assign \copy2.csr.new_dcsr_step  = \copy2.csr.wdata [2];
  assign \copy2.csr.new_mip_seip  = \copy2.csr._new_mip_T_8 [9];
  assign \copy2.csr.new_mip_ssip  = \copy2.csr._new_mip_T_8 [1];
  assign \copy2.csr.new_mip_stip  = \copy2.csr._new_mip_T_8 [5];
  assign \copy2.csr.new_mstatus_fs  = \copy2.csr.wdata [14:13];
  assign \copy2.csr.new_mstatus_mie  = \copy2.csr.wdata [3];
  assign \copy2.csr.new_mstatus_mpie  = \copy2.csr.wdata [7];
  assign \copy2.csr.new_mstatus_mpp  = \copy2.csr.wdata [12:11];
  assign \copy2.csr.new_mstatus_mprv  = \copy2.csr.wdata [17];
  assign \copy2.csr.new_mstatus_mxr  = \copy2.csr.wdata [19];
  assign \copy2.csr.new_mstatus_sie  = \copy2.csr.wdata [1];
  assign \copy2.csr.new_mstatus_spie  = \copy2.csr.wdata [5];
  assign \copy2.csr.new_mstatus_spp  = \copy2.csr.wdata [8];
  assign \copy2.csr.new_mstatus_sum  = \copy2.csr.wdata [18];
  assign \copy2.csr.new_mstatus_tsr  = \copy2.csr.wdata [22];
  assign \copy2.csr.new_mstatus_tvm  = \copy2.csr.wdata [20];
  assign \copy2.csr.new_mstatus_tw  = \copy2.csr.wdata [21];
  assign \copy2.csr.new_satp_mode  = \copy2.csr.wdata [63:60];
  assign \copy2.csr.new_satp_ppn  = \copy2.csr.wdata [43:0];
  assign \copy2.csr.new_sip_ssip  = \copy2.csr._new_sip_T_3 [1];
  assign \copy2.csr.notDebugTVec [63:8] = { 24'hxxxxxx, \copy2.csr.notDebugTVec_base [39:8] };
  assign \copy2.csr.notDebugTVec_base [63:40] = 24'hxxxxxx;
  assign \copy2.csr.notDebugTVec_interruptOffset  = { \copy2.csr.cause [5:0], 2'h0 };
  assign \copy2.csr.notDebugTVec_interruptVec  = { 24'hxxxxxx, \copy2.csr.notDebugTVec_base [39:8], \copy2.csr.cause [5:0], 2'h0 };
  assign \copy2.csr.pmp_mask_base  = { \copy2.csr.reg_pmp_0_addr , \copy2.csr.reg_pmp_0_cfg_a [0] };
  assign \copy2.csr.pmp_mask_base_1  = { \copy2.csr.reg_pmp_1_addr , \copy2.csr.reg_pmp_1_cfg_a [0] };
  assign \copy2.csr.pmp_mask_base_2  = { \copy2.csr.reg_pmp_2_addr , \copy2.csr.reg_pmp_2_cfg_a [0] };
  assign \copy2.csr.pmp_mask_base_3  = { \copy2.csr.reg_pmp_3_addr , \copy2.csr.reg_pmp_3_cfg_a [0] };
  assign \copy2.csr.pmp_mask_base_4  = { \copy2.csr.reg_pmp_4_addr , \copy2.csr.reg_pmp_4_cfg_a [0] };
  assign \copy2.csr.pmp_mask_base_5  = { \copy2.csr.reg_pmp_5_addr , \copy2.csr.reg_pmp_5_cfg_a [0] };
  assign \copy2.csr.pmp_mask_base_6  = { \copy2.csr.reg_pmp_6_addr , \copy2.csr.reg_pmp_6_cfg_a [0] };
  assign \copy2.csr.pmp_mask_base_7  = { \copy2.csr.reg_pmp_7_addr , \copy2.csr.reg_pmp_7_cfg_a [0] };
  assign \copy2.csr.read_fcsr  = { \copy2.csr.reg_frm , \copy2.csr.reg_fflags  };
  assign \copy2.csr.read_mcounteren  = \copy2.csr.reg_mcounteren [2:0];
  assign \copy2.csr.read_medeleg  = { 40'h0000000000, \copy2.csr.reg_medeleg [23:20], 4'h0, \copy2.csr.reg_medeleg [15], 1'h0, \copy2.csr.reg_medeleg [13:12], 1'h0, \copy2.csr.reg_medeleg [10], 1'h0, \copy2.csr.reg_medeleg [8], 1'h0, \copy2.csr.reg_medeleg [6], 1'h0, \copy2.csr.reg_medeleg [4:2], 1'h0, \copy2.csr.reg_medeleg [0] };
  assign \copy2.csr.read_mideleg  = { 54'h00000000000000, \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 };
  assign \copy2.csr.read_mip  = { \copy2.csr.mip_seip , 1'h0, \copy2.csr.io_interrupts_mtip , 1'h0, \copy2.csr.reg_mip_stip , 1'h0, \copy2.csr.io_interrupts_msip , 1'h0, \copy2.csr.reg_mip_ssip , 1'h0 };
  assign \copy2.csr.read_mip_lo  = { \copy2.csr.reg_mip_stip , 1'h0, \copy2.csr.io_interrupts_msip , 1'h0, \copy2.csr.reg_mip_ssip , 1'h0 };
  assign \copy2.csr.read_mstatus  = { \copy2.csr.io_status_sd , 24'h000000, \copy2.csr.reg_mstatus_gva , 15'h1400, \copy2.csr.reg_mstatus_tsr , \copy2.csr.reg_mstatus_tw , \copy2.csr.reg_mstatus_tvm , \copy2.csr.reg_mstatus_mxr , \copy2.csr.reg_mstatus_sum , \copy2.csr.reg_mstatus_mprv , 2'h0, \copy2.csr.reg_mstatus_fs , \copy2.csr.reg_mstatus_mpp , 2'h0, \copy2.csr.reg_mstatus_spp , \copy2.csr.reg_mstatus_mpie , 1'h0, \copy2.csr.reg_mstatus_spie , 1'h0, \copy2.csr.reg_mstatus_mie , 1'h0, \copy2.csr.reg_mstatus_sie , 1'h0 };
  assign \copy2.csr.read_mstatus_hi  = { \copy2.csr.io_status_cease_r , \copy2.csr.reg_wfi , \copy2.csr.reg_misa [31:0], \copy2.csr.io_status_dprv , 1'h0, \copy2.csr.reg_mstatus_prv , 1'h0, \copy2.csr.io_status_sd , 24'h000000, \copy2.csr.reg_mstatus_gva , 15'h1400, \copy2.csr.reg_mstatus_tsr  };
  assign \copy2.csr.read_mstatus_hi_hi  = { \copy2.csr.io_status_cease_r , \copy2.csr.reg_wfi , \copy2.csr.reg_misa [31:0], \copy2.csr.io_status_dprv , 1'h0, \copy2.csr.reg_mstatus_prv , 1'h0, \copy2.csr.io_status_sd , 23'h000000 };
  assign \copy2.csr.read_mstatus_lo  = { \copy2.csr.reg_mstatus_tw , \copy2.csr.reg_mstatus_tvm , \copy2.csr.reg_mstatus_mxr , \copy2.csr.reg_mstatus_sum , \copy2.csr.reg_mstatus_mprv , 2'h0, \copy2.csr.reg_mstatus_fs , \copy2.csr.reg_mstatus_mpp , 2'h0, \copy2.csr.reg_mstatus_spp , \copy2.csr.reg_mstatus_mpie , 1'h0, \copy2.csr.reg_mstatus_spie , 1'h0, \copy2.csr.reg_mstatus_mie , 1'h0, \copy2.csr.reg_mstatus_sie , 1'h0 };
  assign \copy2.csr.read_mstatus_lo_lo  = { \copy2.csr.reg_mstatus_spp , \copy2.csr.reg_mstatus_mpie , 1'h0, \copy2.csr.reg_mstatus_spie , 1'h0, \copy2.csr.reg_mstatus_mie , 1'h0, \copy2.csr.reg_mstatus_sie , 1'h0 };
  assign \copy2.csr.read_mtvec  = { 32'h00000000, \copy2.csr._read_mtvec_T_5  };
  assign \copy2.csr.read_scounteren  = \copy2.csr.reg_scounteren [2:0];
  assign \copy2.csr.read_sip [63:12] = 52'h0000000000000;
  assign \copy2.csr.read_stvec  = { \copy2.csr._read_stvec_T_8 , \copy2.csr._read_stvec_T_5  };
  assign \copy2.csr.s_interrupts [63:16] = 48'hxxxxxxxxxxxx;
  assign \copy2.csr.sie_mask  = { 54'h00000000000000, \copy2.csr.reg_mideleg [9], 3'h0, \copy2.csr.reg_mideleg [5], 3'h0, \copy2.csr.reg_mideleg [1], 1'h0 };
  assign \copy2.csr.tvec [63:40] = 24'hxxxxxx;
  assign \copy2.csr.value  = { \copy2.csr.large_ , \copy2.csr.small_  };
  assign \copy2.csr.value_1  = { \copy2.csr.large_1 , \copy2.csr.small_1  };
  assign \copy2.csr.x79  = \copy2.csr.reg_mcountinhibit [2];
  assign \copy2.csr.clock  = \copy2.clock ;
  assign \copy2.bpu_io_bp_0_address  = \copy2.csr.io_bp_0_address ;
  assign \copy2.bpu_io_bp_0_control_action  = \copy2.csr.io_bp_0_control_action ;
  assign \copy2.bpu_io_bp_0_control_m  = \copy2.csr.io_bp_0_control_m ;
  assign \copy2.bpu_io_bp_0_control_r  = \copy2.csr.io_bp_0_control_r ;
  assign \copy2.bpu_io_bp_0_control_s  = \copy2.csr.io_bp_0_control_s ;
  assign \copy2.bpu_io_bp_0_control_tmatch  = \copy2.csr.io_bp_0_control_tmatch ;
  assign \copy2.bpu_io_bp_0_control_u  = \copy2.csr.io_bp_0_control_u ;
  assign \copy2.bpu_io_bp_0_control_w  = \copy2.csr.io_bp_0_control_w ;
  assign \copy2.bpu_io_bp_0_control_x  = \copy2.csr.io_bp_0_control_x ;
  assign \copy2.csr.io_cause  = \copy2.csr_io_cause ;
  assign \copy2.csr_io_csr_stall  = \copy2.csr.io_csr_stall ;
  assign { \copy2.csr_io_customCSRs_0_value [63:2], \copy2.io_ptw_customCSRs_csrs_0_value [1], \copy2.csr_io_customCSRs_0_value [0] } = \copy2.csr.io_customCSRs_0_value ;
  assign \copy2.csr_io_decode_0_fp_csr  = \copy2.csr.io_decode_0_fp_csr ;
  assign \copy2.csr_io_decode_0_fp_illegal  = \copy2.csr.io_decode_0_fp_illegal ;
  assign \copy2.csr.io_decode_0_inst  = \copy2.csr_io_decode_0_inst ;
  assign \copy2.csr_io_decode_0_read_illegal  = \copy2.csr.io_decode_0_read_illegal ;
  assign \copy2.csr_io_decode_0_system_illegal  = \copy2.csr.io_decode_0_system_illegal ;
  assign \copy2.csr_io_decode_0_write_flush  = \copy2.csr.io_decode_0_write_flush ;
  assign \copy2.csr_io_decode_0_write_illegal  = \copy2.csr.io_decode_0_write_illegal ;
  assign \copy2.csr_io_eret  = \copy2.csr.io_eret ;
  assign \copy2.csr_io_evec  = \copy2.csr.io_evec ;
  assign \copy2.csr.io_exception  = \copy2.csr_io_exception ;
  assign \copy2.csr.io_fcsr_flags_bits  = \copy2.io_fpu_fcsr_flags_bits ;
  assign \copy2.csr.io_fcsr_flags_valid  = \copy2.io_fpu_fcsr_flags_valid ;
  assign \copy2.csr_io_fcsr_rm  = \copy2.csr.io_fcsr_rm ;
  assign \copy2.csr.io_gva  = \copy2.csr_io_gva ;
  assign \copy2.csr.io_hartid  = \copy2.io_hartid ;
  assign \copy2.csr_io_inhibit_cycle  = \copy2.csr.io_inhibit_cycle ;
  assign \copy2.csr.io_inst_0  = \copy2.wb_reg_inst ;
  assign \copy2.csr_io_interrupt  = \copy2.csr.io_interrupt ;
  assign \copy2.csr_io_interrupt_cause  = \copy2.csr.io_interrupt_cause ;
  assign \copy2.csr.io_interrupts_debug  = \copy2.io_interrupts_debug ;
  assign \copy2.csr.io_interrupts_meip  = \copy2.io_interrupts_meip ;
  assign \copy2.csr.io_interrupts_msip  = \copy2.io_interrupts_msip ;
  assign \copy2.csr.io_interrupts_mtip  = \copy2.io_interrupts_mtip ;
  assign \copy2.csr.io_interrupts_seip  = \copy2.io_interrupts_seip ;
  assign \copy2.csr.io_pc  = \copy2.wb_reg_pc ;
  assign \copy2.csr_io_pmp_0_addr  = \copy2.csr.io_pmp_0_addr ;
  assign \copy2.csr_io_pmp_0_cfg_a  = \copy2.csr.io_pmp_0_cfg_a ;
  assign \copy2.csr_io_pmp_0_cfg_l  = \copy2.csr.io_pmp_0_cfg_l ;
  assign \copy2.csr_io_pmp_0_cfg_r  = \copy2.csr.io_pmp_0_cfg_r ;
  assign \copy2.csr_io_pmp_0_cfg_w  = \copy2.csr.io_pmp_0_cfg_w ;
  assign \copy2.csr_io_pmp_0_cfg_x  = \copy2.csr.io_pmp_0_cfg_x ;
  assign \copy2.csr_io_pmp_0_mask  = \copy2.csr.io_pmp_0_mask ;
  assign \copy2.csr_io_pmp_1_addr  = \copy2.csr.io_pmp_1_addr ;
  assign \copy2.csr_io_pmp_1_cfg_a  = \copy2.csr.io_pmp_1_cfg_a ;
  assign \copy2.csr_io_pmp_1_cfg_l  = \copy2.csr.io_pmp_1_cfg_l ;
  assign \copy2.csr_io_pmp_1_cfg_r  = \copy2.csr.io_pmp_1_cfg_r ;
  assign \copy2.csr_io_pmp_1_cfg_w  = \copy2.csr.io_pmp_1_cfg_w ;
  assign \copy2.csr_io_pmp_1_cfg_x  = \copy2.csr.io_pmp_1_cfg_x ;
  assign \copy2.csr_io_pmp_1_mask  = \copy2.csr.io_pmp_1_mask ;
  assign \copy2.csr_io_pmp_2_addr  = \copy2.csr.io_pmp_2_addr ;
  assign \copy2.csr_io_pmp_2_cfg_a  = \copy2.csr.io_pmp_2_cfg_a ;
  assign \copy2.csr_io_pmp_2_cfg_l  = \copy2.csr.io_pmp_2_cfg_l ;
  assign \copy2.csr_io_pmp_2_cfg_r  = \copy2.csr.io_pmp_2_cfg_r ;
  assign \copy2.csr_io_pmp_2_cfg_w  = \copy2.csr.io_pmp_2_cfg_w ;
  assign \copy2.csr_io_pmp_2_cfg_x  = \copy2.csr.io_pmp_2_cfg_x ;
  assign \copy2.csr_io_pmp_2_mask  = \copy2.csr.io_pmp_2_mask ;
  assign \copy2.csr_io_pmp_3_addr  = \copy2.csr.io_pmp_3_addr ;
  assign \copy2.csr_io_pmp_3_cfg_a  = \copy2.csr.io_pmp_3_cfg_a ;
  assign \copy2.csr_io_pmp_3_cfg_l  = \copy2.csr.io_pmp_3_cfg_l ;
  assign \copy2.csr_io_pmp_3_cfg_r  = \copy2.csr.io_pmp_3_cfg_r ;
  assign \copy2.csr_io_pmp_3_cfg_w  = \copy2.csr.io_pmp_3_cfg_w ;
  assign \copy2.csr_io_pmp_3_cfg_x  = \copy2.csr.io_pmp_3_cfg_x ;
  assign \copy2.csr_io_pmp_3_mask  = \copy2.csr.io_pmp_3_mask ;
  assign \copy2.csr_io_pmp_4_addr  = \copy2.csr.io_pmp_4_addr ;
  assign \copy2.csr_io_pmp_4_cfg_a  = \copy2.csr.io_pmp_4_cfg_a ;
  assign \copy2.csr_io_pmp_4_cfg_l  = \copy2.csr.io_pmp_4_cfg_l ;
  assign \copy2.csr_io_pmp_4_cfg_r  = \copy2.csr.io_pmp_4_cfg_r ;
  assign \copy2.csr_io_pmp_4_cfg_w  = \copy2.csr.io_pmp_4_cfg_w ;
  assign \copy2.csr_io_pmp_4_cfg_x  = \copy2.csr.io_pmp_4_cfg_x ;
  assign \copy2.csr_io_pmp_4_mask  = \copy2.csr.io_pmp_4_mask ;
  assign \copy2.csr_io_pmp_5_addr  = \copy2.csr.io_pmp_5_addr ;
  assign \copy2.csr_io_pmp_5_cfg_a  = \copy2.csr.io_pmp_5_cfg_a ;
  assign \copy2.csr_io_pmp_5_cfg_l  = \copy2.csr.io_pmp_5_cfg_l ;
  assign \copy2.csr_io_pmp_5_cfg_r  = \copy2.csr.io_pmp_5_cfg_r ;
  assign \copy2.csr_io_pmp_5_cfg_w  = \copy2.csr.io_pmp_5_cfg_w ;
  assign \copy2.csr_io_pmp_5_cfg_x  = \copy2.csr.io_pmp_5_cfg_x ;
  assign \copy2.csr_io_pmp_5_mask  = \copy2.csr.io_pmp_5_mask ;
  assign \copy2.csr_io_pmp_6_addr  = \copy2.csr.io_pmp_6_addr ;
  assign \copy2.csr_io_pmp_6_cfg_a  = \copy2.csr.io_pmp_6_cfg_a ;
  assign \copy2.csr_io_pmp_6_cfg_l  = \copy2.csr.io_pmp_6_cfg_l ;
  assign \copy2.csr_io_pmp_6_cfg_r  = \copy2.csr.io_pmp_6_cfg_r ;
  assign \copy2.csr_io_pmp_6_cfg_w  = \copy2.csr.io_pmp_6_cfg_w ;
  assign \copy2.csr_io_pmp_6_cfg_x  = \copy2.csr.io_pmp_6_cfg_x ;
  assign \copy2.csr_io_pmp_6_mask  = \copy2.csr.io_pmp_6_mask ;
  assign \copy2.csr_io_pmp_7_addr  = \copy2.csr.io_pmp_7_addr ;
  assign \copy2.csr_io_pmp_7_cfg_a  = \copy2.csr.io_pmp_7_cfg_a ;
  assign \copy2.csr_io_pmp_7_cfg_l  = \copy2.csr.io_pmp_7_cfg_l ;
  assign \copy2.csr_io_pmp_7_cfg_r  = \copy2.csr.io_pmp_7_cfg_r ;
  assign \copy2.csr_io_pmp_7_cfg_w  = \copy2.csr.io_pmp_7_cfg_w ;
  assign \copy2.csr_io_pmp_7_cfg_x  = \copy2.csr.io_pmp_7_cfg_x ;
  assign \copy2.csr_io_pmp_7_mask  = \copy2.csr.io_pmp_7_mask ;
  assign \copy2.csr_io_ptbr_mode  = \copy2.csr.io_ptbr_mode ;
  assign \copy2.csr_io_ptbr_ppn  = \copy2.csr.io_ptbr_ppn ;
  assign \copy2.csr.io_retire  = \copy2.csr_io_retire ;
  assign \copy2.csr.io_rw_addr  = \copy2.wb_reg_inst [31:20];
  assign \copy2.csr.io_rw_cmd  = \copy2.csr_io_rw_cmd ;
  assign \copy2.csr_io_rw_rdata  = \copy2.csr.io_rw_rdata ;
  assign \copy2.csr.io_rw_wdata  = \copy2.wb_reg_wdata ;
  assign \copy2.csr_io_singleStep  = \copy2.csr.io_singleStep ;
  assign \copy2.csr_io_status_cease  = \copy2.csr.io_status_cease ;
  assign \copy2.bpu_io_status_debug  = \copy2.csr.io_status_debug ;
  assign \copy2.csr_io_status_dprv  = \copy2.csr.io_status_dprv ;
  assign \copy2.csr_io_status_dv  = \copy2.csr.io_status_dv ;
  assign \copy2.csr_io_status_fs  = \copy2.csr.io_status_fs ;
  assign \copy2.csr_io_status_gva  = \copy2.csr.io_status_gva ;
  assign \copy2.csr_io_status_hie  = \copy2.csr.io_status_hie ;
  assign \copy2.csr_io_status_isa  = \copy2.csr.io_status_isa ;
  assign \copy2.csr_io_status_mbe  = \copy2.csr.io_status_mbe ;
  assign \copy2.csr_io_status_mie  = \copy2.csr.io_status_mie ;
  assign \copy2.csr_io_status_mpie  = \copy2.csr.io_status_mpie ;
  assign \copy2.csr_io_status_mpp  = \copy2.csr.io_status_mpp ;
  assign \copy2.csr_io_status_mprv  = \copy2.csr.io_status_mprv ;
  assign \copy2.csr_io_status_mpv  = \copy2.csr.io_status_mpv ;
  assign \copy2.csr_io_status_mxr  = \copy2.csr.io_status_mxr ;
  assign \copy2.bpu_io_status_prv  = \copy2.csr.io_status_prv ;
  assign \copy2.csr_io_status_sbe  = \copy2.csr.io_status_sbe ;
  assign \copy2.csr_io_status_sd  = \copy2.csr.io_status_sd ;
  assign \copy2.csr_io_status_sd_rv32  = \copy2.csr.io_status_sd_rv32 ;
  assign \copy2.csr_io_status_sie  = \copy2.csr.io_status_sie ;
  assign \copy2.csr_io_status_spie  = \copy2.csr.io_status_spie ;
  assign \copy2.csr_io_status_spp  = \copy2.csr.io_status_spp ;
  assign \copy2.csr_io_status_sum  = \copy2.csr.io_status_sum ;
  assign \copy2.csr_io_status_sxl  = \copy2.csr.io_status_sxl ;
  assign \copy2.csr_io_status_tsr  = \copy2.csr.io_status_tsr ;
  assign \copy2.csr_io_status_tvm  = \copy2.csr.io_status_tvm ;
  assign \copy2.csr_io_status_tw  = \copy2.csr.io_status_tw ;
  assign \copy2.csr_io_status_ube  = \copy2.csr.io_status_ube ;
  assign \copy2.csr_io_status_uie  = \copy2.csr.io_status_uie ;
  assign \copy2.csr_io_status_upie  = \copy2.csr.io_status_upie ;
  assign \copy2.csr_io_status_uxl  = \copy2.csr.io_status_uxl ;
  assign \copy2.csr_io_status_v  = \copy2.csr.io_status_v ;
  assign \copy2.csr_io_status_vs  = \copy2.csr.io_status_vs ;
  assign \copy2.csr_io_status_wfi  = \copy2.csr.io_status_wfi ;
  assign \copy2.csr_io_status_xs  = \copy2.csr.io_status_xs ;
  assign \copy2.csr_io_status_zero1  = \copy2.csr.io_status_zero1 ;
  assign \copy2.csr_io_status_zero2  = \copy2.csr.io_status_zero2 ;
  assign \copy2.csr_io_time  = \copy2.csr.io_time ;
  assign \copy2.csr_io_trace_0_exception  = \copy2.csr.io_trace_0_exception ;
  assign \copy2.csr_io_trace_0_iaddr  = \copy2.csr.io_trace_0_iaddr ;
  assign \copy2.csr_io_trace_0_insn  = \copy2.csr.io_trace_0_insn ;
  assign \copy2.csr_io_trace_0_valid  = \copy2.csr.io_trace_0_valid ;
  assign \copy2.csr.io_tval  = \copy2.csr_io_tval ;
  assign \copy2.csr.io_ungated_clock  = \copy2.clock ;
  assign \copy2.csr.reset  = \copy2.reset ;
  assign \copy2.bpu._GEN_11  = { 35'h000000000, \copy2.bpu._r_T_12 , \copy2.bpu._r_T_10 , \copy2.bpu._r_T_8 , \copy2.bpu.io_bp_0_control_tmatch [0] };
  assign \copy2.bpu._en_T_1  = { \copy2.bpu.io_bp_0_control_m , 1'h0, \copy2.bpu.io_bp_0_control_s , \copy2.bpu.io_bp_0_control_u  };
  assign \copy2.bpu._r_T_13  = { \copy2.bpu._r_T_12 , \copy2.bpu._r_T_10 , \copy2.bpu._r_T_8 , \copy2.bpu.io_bp_0_control_tmatch [0] };
  assign \copy2.bpu.io_bp_0_address  = \copy2.bpu_io_bp_0_address ;
  assign \copy2.bpu.io_bp_0_control_action  = \copy2.bpu_io_bp_0_control_action ;
  assign \copy2.bpu.io_bp_0_control_m  = \copy2.bpu_io_bp_0_control_m ;
  assign \copy2.bpu.io_bp_0_control_r  = \copy2.bpu_io_bp_0_control_r ;
  assign \copy2.bpu.io_bp_0_control_s  = \copy2.bpu_io_bp_0_control_s ;
  assign \copy2.bpu.io_bp_0_control_tmatch  = \copy2.bpu_io_bp_0_control_tmatch ;
  assign \copy2.bpu.io_bp_0_control_u  = \copy2.bpu_io_bp_0_control_u ;
  assign \copy2.bpu.io_bp_0_control_w  = \copy2.bpu_io_bp_0_control_w ;
  assign \copy2.bpu.io_bp_0_control_x  = \copy2.bpu_io_bp_0_control_x ;
  assign \copy2.bpu_io_debug_if  = \copy2.bpu.io_debug_if ;
  assign \copy2.bpu_io_debug_ld  = \copy2.bpu.io_debug_ld ;
  assign \copy2.bpu_io_debug_st  = \copy2.bpu.io_debug_st ;
  assign \copy2.bpu.io_ea  = \copy2.mem_reg_wdata [38:0];
  assign \copy2.bpu.io_pc  = \copy2.ibuf_io_pc [38:0];
  assign \copy2.bpu.io_status_debug  = \copy2.bpu_io_status_debug ;
  assign \copy2.bpu.io_status_prv  = \copy2.bpu_io_status_prv ;
  assign \copy2.bpu_io_xcpt_if  = \copy2.bpu.io_xcpt_if ;
  assign \copy2.bpu_io_xcpt_ld  = \copy2.bpu.io_xcpt_ld ;
  assign \copy2.bpu_io_xcpt_st  = \copy2.bpu.io_xcpt_st ;
  assign \copy2.alu._GEN_1  = \copy2.alu.io_fn [3];
  assign \copy2.alu._GEN_10  = \copy2.alu._shout_l_T_18 [63:8];
  assign \copy2.alu._GEN_11  = \copy2.alu._shout_l_T_28 [63:4];
  assign \copy2.alu._GEN_12  = \copy2.alu._shout_l_T_38 [63:2];
  assign \copy2.alu._GEN_13  = \copy2.alu._shout_l_T_48 [63:1];
  assign \copy2.alu._GEN_14  = { 63'h0000000000000000, \copy2.alu._shift_logic_T_1  };
  assign \copy2.alu._GEN_2  = { 32'h00000000, \copy2.alu._T_7  };
  assign \copy2.alu._GEN_3  = \copy2.alu._shin_T_11 [63:16];
  assign \copy2.alu._GEN_4  = \copy2.alu._shin_T_21 [63:8];
  assign \copy2.alu._GEN_5  = \copy2.alu._shin_T_31 [63:4];
  assign \copy2.alu._GEN_6  = \copy2.alu._shin_T_41 [63:2];
  assign \copy2.alu._GEN_7  = \copy2.alu._shin_T_51 [63:1];
  assign \copy2.alu._GEN_8  = \copy2.alu.shout_r [63:32];
  assign \copy2.alu._GEN_9  = \copy2.alu._shout_l_T_8 [63:16];
  assign \copy2.alu._io_out_T_4  = { \copy2.alu._io_out_T_2 , \copy2.alu.out [31:0] };
  assign \copy2.alu._shin_T_10  = { \copy2.alu.io_in1 [31:0], 32'h00000000 };
  assign \copy2.alu._shin_T_16  = { \copy2.alu._shin_T_11 [63:48], 16'h0000, \copy2.alu._shin_T_11 [31:16] };
  assign \copy2.alu._shin_T_18  = { \copy2.alu._shin_T_11 [47:0], 16'h0000 };
  assign \copy2.alu._shin_T_20  = { \copy2.alu._shin_T_11 [47:32], 16'h0000, \copy2.alu._shin_T_11 [15:0], 16'h0000 };
  assign \copy2.alu._shin_T_26  = { \copy2.alu._shin_T_21 [63:56], 8'h00, \copy2.alu._shin_T_21 [47:40], 8'h00, \copy2.alu._shin_T_21 [31:24], 8'h00, \copy2.alu._shin_T_21 [15:8] };
  assign \copy2.alu._shin_T_28  = { \copy2.alu._shin_T_21 [55:0], 8'h00 };
  assign \copy2.alu._shin_T_30  = { \copy2.alu._shin_T_21 [55:48], 8'h00, \copy2.alu._shin_T_21 [39:32], 8'h00, \copy2.alu._shin_T_21 [23:16], 8'h00, \copy2.alu._shin_T_21 [7:0], 8'h00 };
  assign \copy2.alu._shin_T_36  = { \copy2.alu._shin_T_31 [63:60], 4'h0, \copy2.alu._shin_T_31 [55:52], 4'h0, \copy2.alu._shin_T_31 [47:44], 4'h0, \copy2.alu._shin_T_31 [39:36], 4'h0, \copy2.alu._shin_T_31 [31:28], 4'h0, \copy2.alu._shin_T_31 [23:20], 4'h0, \copy2.alu._shin_T_31 [15:12], 4'h0, \copy2.alu._shin_T_31 [7:4] };
  assign \copy2.alu._shin_T_38  = { \copy2.alu._shin_T_31 [59:0], 4'h0 };
  assign \copy2.alu._shin_T_40  = { \copy2.alu._shin_T_31 [59:56], 4'h0, \copy2.alu._shin_T_31 [51:48], 4'h0, \copy2.alu._shin_T_31 [43:40], 4'h0, \copy2.alu._shin_T_31 [35:32], 4'h0, \copy2.alu._shin_T_31 [27:24], 4'h0, \copy2.alu._shin_T_31 [19:16], 4'h0, \copy2.alu._shin_T_31 [11:8], 4'h0, \copy2.alu._shin_T_31 [3:0], 4'h0 };
  assign \copy2.alu._shin_T_46  = { \copy2.alu._shin_T_41 [63:62], 2'h0, \copy2.alu._shin_T_41 [59:58], 2'h0, \copy2.alu._shin_T_41 [55:54], 2'h0, \copy2.alu._shin_T_41 [51:50], 2'h0, \copy2.alu._shin_T_41 [47:46], 2'h0, \copy2.alu._shin_T_41 [43:42], 2'h0, \copy2.alu._shin_T_41 [39:38], 2'h0, \copy2.alu._shin_T_41 [35:34], 2'h0, \copy2.alu._shin_T_41 [31:30], 2'h0, \copy2.alu._shin_T_41 [27:26], 2'h0, \copy2.alu._shin_T_41 [23:22], 2'h0, \copy2.alu._shin_T_41 [19:18], 2'h0, \copy2.alu._shin_T_41 [15:14], 2'h0, \copy2.alu._shin_T_41 [11:10], 2'h0, \copy2.alu._shin_T_41 [7:6], 2'h0, \copy2.alu._shin_T_41 [3:2] };
  assign \copy2.alu._shin_T_48  = { \copy2.alu._shin_T_41 [61:0], 2'h0 };
  assign \copy2.alu._shin_T_50  = { \copy2.alu._shin_T_41 [61:60], 2'h0, \copy2.alu._shin_T_41 [57:56], 2'h0, \copy2.alu._shin_T_41 [53:52], 2'h0, \copy2.alu._shin_T_41 [49:48], 2'h0, \copy2.alu._shin_T_41 [45:44], 2'h0, \copy2.alu._shin_T_41 [41:40], 2'h0, \copy2.alu._shin_T_41 [37:36], 2'h0, \copy2.alu._shin_T_41 [33:32], 2'h0, \copy2.alu._shin_T_41 [29:28], 2'h0, \copy2.alu._shin_T_41 [25:24], 2'h0, \copy2.alu._shin_T_41 [21:20], 2'h0, \copy2.alu._shin_T_41 [17:16], 2'h0, \copy2.alu._shin_T_41 [13:12], 2'h0, \copy2.alu._shin_T_41 [9:8], 2'h0, \copy2.alu._shin_T_41 [5:4], 2'h0, \copy2.alu._shin_T_41 [1:0], 2'h0 };
  assign \copy2.alu._shin_T_56  = { \copy2.alu._shin_T_51 [63], 1'h0, \copy2.alu._shin_T_51 [61], 1'h0, \copy2.alu._shin_T_51 [59], 1'h0, \copy2.alu._shin_T_51 [57], 1'h0, \copy2.alu._shin_T_51 [55], 1'h0, \copy2.alu._shin_T_51 [53], 1'h0, \copy2.alu._shin_T_51 [51], 1'h0, \copy2.alu._shin_T_51 [49], 1'h0, \copy2.alu._shin_T_51 [47], 1'h0, \copy2.alu._shin_T_51 [45], 1'h0, \copy2.alu._shin_T_51 [43], 1'h0, \copy2.alu._shin_T_51 [41], 1'h0, \copy2.alu._shin_T_51 [39], 1'h0, \copy2.alu._shin_T_51 [37], 1'h0, \copy2.alu._shin_T_51 [35], 1'h0, \copy2.alu._shin_T_51 [33], 1'h0, \copy2.alu._shin_T_51 [31], 1'h0, \copy2.alu._shin_T_51 [29], 1'h0, \copy2.alu._shin_T_51 [27], 1'h0, \copy2.alu._shin_T_51 [25], 1'h0, \copy2.alu._shin_T_51 [23], 1'h0, \copy2.alu._shin_T_51 [21], 1'h0, \copy2.alu._shin_T_51 [19], 1'h0, \copy2.alu._shin_T_51 [17], 1'h0, \copy2.alu._shin_T_51 [15], 1'h0, \copy2.alu._shin_T_51 [13], 1'h0, \copy2.alu._shin_T_51 [11], 1'h0, \copy2.alu._shin_T_51 [9], 1'h0, \copy2.alu._shin_T_51 [7], 1'h0, \copy2.alu._shin_T_51 [5], 1'h0, \copy2.alu._shin_T_51 [3], 1'h0, \copy2.alu._shin_T_51 [1] };
  assign \copy2.alu._shin_T_58  = { \copy2.alu._shin_T_51 [62:0], 1'h0 };
  assign \copy2.alu._shin_T_6  = { 32'h00000000, \copy2.alu._T_7  };
  assign \copy2.alu._shin_T_60  = { \copy2.alu._shin_T_51 [62], 1'h0, \copy2.alu._shin_T_51 [60], 1'h0, \copy2.alu._shin_T_51 [58], 1'h0, \copy2.alu._shin_T_51 [56], 1'h0, \copy2.alu._shin_T_51 [54], 1'h0, \copy2.alu._shin_T_51 [52], 1'h0, \copy2.alu._shin_T_51 [50], 1'h0, \copy2.alu._shin_T_51 [48], 1'h0, \copy2.alu._shin_T_51 [46], 1'h0, \copy2.alu._shin_T_51 [44], 1'h0, \copy2.alu._shin_T_51 [42], 1'h0, \copy2.alu._shin_T_51 [40], 1'h0, \copy2.alu._shin_T_51 [38], 1'h0, \copy2.alu._shin_T_51 [36], 1'h0, \copy2.alu._shin_T_51 [34], 1'h0, \copy2.alu._shin_T_51 [32], 1'h0, \copy2.alu._shin_T_51 [30], 1'h0, \copy2.alu._shin_T_51 [28], 1'h0, \copy2.alu._shin_T_51 [26], 1'h0, \copy2.alu._shin_T_51 [24], 1'h0, \copy2.alu._shin_T_51 [22], 1'h0, \copy2.alu._shin_T_51 [20], 1'h0, \copy2.alu._shin_T_51 [18], 1'h0, \copy2.alu._shin_T_51 [16], 1'h0, \copy2.alu._shin_T_51 [14], 1'h0, \copy2.alu._shin_T_51 [12], 1'h0, \copy2.alu._shin_T_51 [10], 1'h0, \copy2.alu._shin_T_51 [8], 1'h0, \copy2.alu._shin_T_51 [6], 1'h0, \copy2.alu._shin_T_51 [4], 1'h0, \copy2.alu._shin_T_51 [2], 1'h0, \copy2.alu._shin_T_51 [0], 1'h0 };
  assign \copy2.alu._shin_T_8  = { \copy2.alu.io_in1 [31:0], 32'h00000000 };
  assign \copy2.alu._shout_l_T_13  = { \copy2.alu._shout_l_T_8 [63:48], 16'h0000, \copy2.alu._shout_l_T_8 [31:16] };
  assign \copy2.alu._shout_l_T_15  = { \copy2.alu._shout_l_T_8 [47:0], 16'h0000 };
  assign \copy2.alu._shout_l_T_17  = { \copy2.alu._shout_l_T_8 [47:32], 16'h0000, \copy2.alu._shout_l_T_8 [15:0], 16'h0000 };
  assign \copy2.alu._shout_l_T_23  = { \copy2.alu._shout_l_T_18 [63:56], 8'h00, \copy2.alu._shout_l_T_18 [47:40], 8'h00, \copy2.alu._shout_l_T_18 [31:24], 8'h00, \copy2.alu._shout_l_T_18 [15:8] };
  assign \copy2.alu._shout_l_T_25  = { \copy2.alu._shout_l_T_18 [55:0], 8'h00 };
  assign \copy2.alu._shout_l_T_27  = { \copy2.alu._shout_l_T_18 [55:48], 8'h00, \copy2.alu._shout_l_T_18 [39:32], 8'h00, \copy2.alu._shout_l_T_18 [23:16], 8'h00, \copy2.alu._shout_l_T_18 [7:0], 8'h00 };
  assign \copy2.alu._shout_l_T_3  = \copy2.alu.shout_r [63:32];
  assign \copy2.alu._shout_l_T_33  = { \copy2.alu._shout_l_T_28 [63:60], 4'h0, \copy2.alu._shout_l_T_28 [55:52], 4'h0, \copy2.alu._shout_l_T_28 [47:44], 4'h0, \copy2.alu._shout_l_T_28 [39:36], 4'h0, \copy2.alu._shout_l_T_28 [31:28], 4'h0, \copy2.alu._shout_l_T_28 [23:20], 4'h0, \copy2.alu._shout_l_T_28 [15:12], 4'h0, \copy2.alu._shout_l_T_28 [7:4] };
  assign \copy2.alu._shout_l_T_35  = { \copy2.alu._shout_l_T_28 [59:0], 4'h0 };
  assign \copy2.alu._shout_l_T_37  = { \copy2.alu._shout_l_T_28 [59:56], 4'h0, \copy2.alu._shout_l_T_28 [51:48], 4'h0, \copy2.alu._shout_l_T_28 [43:40], 4'h0, \copy2.alu._shout_l_T_28 [35:32], 4'h0, \copy2.alu._shout_l_T_28 [27:24], 4'h0, \copy2.alu._shout_l_T_28 [19:16], 4'h0, \copy2.alu._shout_l_T_28 [11:8], 4'h0, \copy2.alu._shout_l_T_28 [3:0], 4'h0 };
  assign \copy2.alu._shout_l_T_43  = { \copy2.alu._shout_l_T_38 [63:62], 2'h0, \copy2.alu._shout_l_T_38 [59:58], 2'h0, \copy2.alu._shout_l_T_38 [55:54], 2'h0, \copy2.alu._shout_l_T_38 [51:50], 2'h0, \copy2.alu._shout_l_T_38 [47:46], 2'h0, \copy2.alu._shout_l_T_38 [43:42], 2'h0, \copy2.alu._shout_l_T_38 [39:38], 2'h0, \copy2.alu._shout_l_T_38 [35:34], 2'h0, \copy2.alu._shout_l_T_38 [31:30], 2'h0, \copy2.alu._shout_l_T_38 [27:26], 2'h0, \copy2.alu._shout_l_T_38 [23:22], 2'h0, \copy2.alu._shout_l_T_38 [19:18], 2'h0, \copy2.alu._shout_l_T_38 [15:14], 2'h0, \copy2.alu._shout_l_T_38 [11:10], 2'h0, \copy2.alu._shout_l_T_38 [7:6], 2'h0, \copy2.alu._shout_l_T_38 [3:2] };
  assign \copy2.alu._shout_l_T_45  = { \copy2.alu._shout_l_T_38 [61:0], 2'h0 };
  assign \copy2.alu._shout_l_T_47  = { \copy2.alu._shout_l_T_38 [61:60], 2'h0, \copy2.alu._shout_l_T_38 [57:56], 2'h0, \copy2.alu._shout_l_T_38 [53:52], 2'h0, \copy2.alu._shout_l_T_38 [49:48], 2'h0, \copy2.alu._shout_l_T_38 [45:44], 2'h0, \copy2.alu._shout_l_T_38 [41:40], 2'h0, \copy2.alu._shout_l_T_38 [37:36], 2'h0, \copy2.alu._shout_l_T_38 [33:32], 2'h0, \copy2.alu._shout_l_T_38 [29:28], 2'h0, \copy2.alu._shout_l_T_38 [25:24], 2'h0, \copy2.alu._shout_l_T_38 [21:20], 2'h0, \copy2.alu._shout_l_T_38 [17:16], 2'h0, \copy2.alu._shout_l_T_38 [13:12], 2'h0, \copy2.alu._shout_l_T_38 [9:8], 2'h0, \copy2.alu._shout_l_T_38 [5:4], 2'h0, \copy2.alu._shout_l_T_38 [1:0], 2'h0 };
  assign \copy2.alu._shout_l_T_5  = { \copy2.alu.shout_r [31:0], 32'h00000000 };
  assign \copy2.alu._shout_l_T_53  = { \copy2.alu._shout_l_T_48 [63], 1'h0, \copy2.alu._shout_l_T_48 [61], 1'h0, \copy2.alu._shout_l_T_48 [59], 1'h0, \copy2.alu._shout_l_T_48 [57], 1'h0, \copy2.alu._shout_l_T_48 [55], 1'h0, \copy2.alu._shout_l_T_48 [53], 1'h0, \copy2.alu._shout_l_T_48 [51], 1'h0, \copy2.alu._shout_l_T_48 [49], 1'h0, \copy2.alu._shout_l_T_48 [47], 1'h0, \copy2.alu._shout_l_T_48 [45], 1'h0, \copy2.alu._shout_l_T_48 [43], 1'h0, \copy2.alu._shout_l_T_48 [41], 1'h0, \copy2.alu._shout_l_T_48 [39], 1'h0, \copy2.alu._shout_l_T_48 [37], 1'h0, \copy2.alu._shout_l_T_48 [35], 1'h0, \copy2.alu._shout_l_T_48 [33], 1'h0, \copy2.alu._shout_l_T_48 [31], 1'h0, \copy2.alu._shout_l_T_48 [29], 1'h0, \copy2.alu._shout_l_T_48 [27], 1'h0, \copy2.alu._shout_l_T_48 [25], 1'h0, \copy2.alu._shout_l_T_48 [23], 1'h0, \copy2.alu._shout_l_T_48 [21], 1'h0, \copy2.alu._shout_l_T_48 [19], 1'h0, \copy2.alu._shout_l_T_48 [17], 1'h0, \copy2.alu._shout_l_T_48 [15], 1'h0, \copy2.alu._shout_l_T_48 [13], 1'h0, \copy2.alu._shout_l_T_48 [11], 1'h0, \copy2.alu._shout_l_T_48 [9], 1'h0, \copy2.alu._shout_l_T_48 [7], 1'h0, \copy2.alu._shout_l_T_48 [5], 1'h0, \copy2.alu._shout_l_T_48 [3], 1'h0, \copy2.alu._shout_l_T_48 [1] };
  assign \copy2.alu._shout_l_T_55  = { \copy2.alu._shout_l_T_48 [62:0], 1'h0 };
  assign \copy2.alu._shout_l_T_57  = { \copy2.alu._shout_l_T_48 [62], 1'h0, \copy2.alu._shout_l_T_48 [60], 1'h0, \copy2.alu._shout_l_T_48 [58], 1'h0, \copy2.alu._shout_l_T_48 [56], 1'h0, \copy2.alu._shout_l_T_48 [54], 1'h0, \copy2.alu._shout_l_T_48 [52], 1'h0, \copy2.alu._shout_l_T_48 [50], 1'h0, \copy2.alu._shout_l_T_48 [48], 1'h0, \copy2.alu._shout_l_T_48 [46], 1'h0, \copy2.alu._shout_l_T_48 [44], 1'h0, \copy2.alu._shout_l_T_48 [42], 1'h0, \copy2.alu._shout_l_T_48 [40], 1'h0, \copy2.alu._shout_l_T_48 [38], 1'h0, \copy2.alu._shout_l_T_48 [36], 1'h0, \copy2.alu._shout_l_T_48 [34], 1'h0, \copy2.alu._shout_l_T_48 [32], 1'h0, \copy2.alu._shout_l_T_48 [30], 1'h0, \copy2.alu._shout_l_T_48 [28], 1'h0, \copy2.alu._shout_l_T_48 [26], 1'h0, \copy2.alu._shout_l_T_48 [24], 1'h0, \copy2.alu._shout_l_T_48 [22], 1'h0, \copy2.alu._shout_l_T_48 [20], 1'h0, \copy2.alu._shout_l_T_48 [18], 1'h0, \copy2.alu._shout_l_T_48 [16], 1'h0, \copy2.alu._shout_l_T_48 [14], 1'h0, \copy2.alu._shout_l_T_48 [12], 1'h0, \copy2.alu._shout_l_T_48 [10], 1'h0, \copy2.alu._shout_l_T_48 [8], 1'h0, \copy2.alu._shout_l_T_48 [6], 1'h0, \copy2.alu._shout_l_T_48 [4], 1'h0, \copy2.alu._shout_l_T_48 [2], 1'h0, \copy2.alu._shout_l_T_48 [0], 1'h0 };
  assign \copy2.alu._shout_l_T_7  = { \copy2.alu.shout_r [31:0], 32'h00000000 };
  assign \copy2.alu._shout_r_T_4  = { \copy2.alu._shout_r_T_2 , \copy2.alu.shin  };
  assign \copy2.alu._shout_r_T_5 [63:0] = \copy2.alu.shout_r ;
  assign \copy2.alu.shamt  = { \copy2.alu._T_10 , \copy2.alu.io_in2 [4:0] };
  assign \copy2.alu.shin_r  = { \copy2.alu._T_7 , \copy2.alu.io_in1 [31:0] };
  assign \copy2.alu_io_adder_out  = \copy2.alu.io_adder_out ;
  assign \copy2.alu_io_cmp_out  = \copy2.alu.io_cmp_out ;
  assign \copy2.alu.io_dw  = \copy2.ex_ctrl_alu_dw ;
  assign \copy2.alu.io_fn  = \copy2.ex_ctrl_alu_fn ;
  assign \copy2.alu.io_in1  = \copy2.alu_io_in1 ;
  assign \copy2.alu.io_in2  = \copy2.alu_io_in2 ;
  assign \copy2.alu_io_out  = \copy2.alu.io_out ;
  assign \copy2.clock  = clock;
  assign \copy2.io_dmem_ordered  = io_dmem_ordered;
  assign \copy2.io_dmem_perf_grant  = io_dmem_perf_grant;
  assign \copy2.io_dmem_perf_release  = io_dmem_perf_release;
  assign \copy2.io_dmem_replay_next  = io_dmem_replay_next;
  assign \copy2.io_dmem_req_ready  = io_dmem_req_ready;
  assign \copy2.io_dmem_resp_bits_data  = io_dmem_resp_bits_data;
  assign \copy2.io_dmem_resp_bits_data_word_bypass  = io_dmem_resp_bits_data_word_bypass;
  assign \copy2.io_dmem_resp_bits_has_data  = io_dmem_resp_bits_has_data;
  assign \copy2.io_dmem_resp_bits_replay  = io_dmem_resp_bits_replay;
  assign \copy2.io_dmem_resp_bits_size  = io_dmem_resp_bits_size;
  assign \copy2.io_dmem_resp_bits_tag  = io_dmem_resp_bits_tag;
  assign \copy2.io_dmem_resp_valid  = io_dmem_resp_valid;
  assign \copy2.io_dmem_s2_nack  = io_dmem_s2_nack;
  assign \copy2.io_dmem_s2_xcpt_ae_ld  = io_dmem_s2_xcpt_ae_ld;
  assign \copy2.io_dmem_s2_xcpt_ae_st  = io_dmem_s2_xcpt_ae_st;
  assign \copy2.io_dmem_s2_xcpt_ma_ld  = io_dmem_s2_xcpt_ma_ld;
  assign \copy2.io_dmem_s2_xcpt_ma_st  = io_dmem_s2_xcpt_ma_st;
  assign \copy2.io_dmem_s2_xcpt_pf_ld  = io_dmem_s2_xcpt_pf_ld;
  assign \copy2.io_dmem_s2_xcpt_pf_st  = io_dmem_s2_xcpt_pf_st;
  assign \copy2.io_fpu_dec_ren1  = io_fpu_dec_ren1;
  assign \copy2.io_fpu_dec_ren2  = io_fpu_dec_ren2;
  assign \copy2.io_fpu_dec_ren3  = io_fpu_dec_ren3;
  assign \copy2.io_fpu_dec_wen  = io_fpu_dec_wen;
  assign \copy2.io_fpu_fcsr_flags_bits  = io_fpu_fcsr_flags_bits;
  assign \copy2.io_fpu_fcsr_flags_valid  = io_fpu_fcsr_flags_valid;
  assign \copy2.io_fpu_fcsr_rdy  = io_fpu_fcsr_rdy;
  assign \copy2.io_fpu_illegal_rm  = io_fpu_illegal_rm;
  assign \copy2.io_fpu_nack_mem  = io_fpu_nack_mem;
  assign \copy2.io_fpu_sboard_clr  = io_fpu_sboard_clr;
  assign \copy2.io_fpu_sboard_clra  = io_fpu_sboard_clra;
  assign \copy2.io_fpu_sboard_set  = io_fpu_sboard_set;
  assign \copy2.io_fpu_store_data  = io_fpu_store_data;
  assign \copy2.io_fpu_toint_data  = io_fpu_toint_data;
  assign \copy2.io_hartid  = 1'h0;
  assign \copy2.io_imem_resp_bits_btb_bht_history  = io_imem_resp_bits_btb_bht_history;
  assign \copy2.io_imem_resp_bits_btb_entry  = io_imem_resp_bits_btb_entry;
  assign \copy2.io_imem_resp_bits_data  = io_imem_resp_bits_data;
  assign \copy2.io_imem_resp_bits_pc  = io_imem_resp_bits_pc;
  assign \copy2.io_imem_resp_bits_replay  = io_imem_resp_bits_replay;
  assign \copy2.io_imem_resp_bits_xcpt_ae_inst  = io_imem_resp_bits_xcpt_ae_inst;
  assign \copy2.io_imem_resp_bits_xcpt_pf_inst  = io_imem_resp_bits_xcpt_pf_inst;
  assign \copy2.io_imem_resp_valid  = io_imem_resp_valid;
  assign \copy2.io_interrupts_debug  = 1'h0;
  assign \copy2.io_interrupts_meip  = 1'h0;
  assign \copy2.io_interrupts_msip  = 1'h0;
  assign \copy2.io_interrupts_mtip  = 1'h0;
  assign \copy2.io_interrupts_seip  = 1'h0;
  assign copy2_retire = \copy2.io_retire ;
  assign \copy2.io_rs1_secret  = rs1_secret_2;
  assign \copy2.io_rs2_secret  = rs2_secret_2;
  assign \copy2.reset  = reset;
  assign \copy1.PlusArgTimeout_clock  = \copy1.clock ;
  assign \copy1.PlusArgTimeout_io_count  = \copy1.csr_io_time [31:0];
  assign \copy1.PlusArgTimeout_reset  = \copy1.reset ;
  assign \copy1._GEN_255  = { \copy1._mem_br_target_T_8 [31], \copy1._mem_br_target_T_8 [31], \copy1._mem_br_target_T_8 [31], \copy1._mem_br_target_T_8 [31], \copy1._mem_br_target_T_8 [31], \copy1._mem_br_target_T_8 [31], \copy1._mem_br_target_T_8 [31], \copy1._mem_br_target_T_8 [31], \copy1._mem_br_target_T_8  };
  assign \copy1._T_122  = { 3'h1, \copy1._T_121  };
  assign \copy1._T_39  = { \copy1.ibuf_io_inst_0_bits_xcpt0_pf_inst , 1'h0, \copy1.ibuf_io_inst_0_bits_xcpt0_ae_inst  };
  assign \copy1._coreMonitorBundle_pc_T  = \copy1.csr_io_trace_0_iaddr ;
  assign \copy1._csr_io_tval_T_1  = { \copy1.msb_1 , \copy1.wb_reg_wdata [38:0] };
  assign \copy1._csr_io_tval_a_T  = \copy1.wb_reg_wdata ;
  assign \copy1._ex_imm_b11_T_5  = \copy1.ex_reg_inst [20];
  assign \copy1._ex_imm_b11_T_8  = \copy1.ex_reg_inst [7];
  assign \copy1._ex_imm_b19_12_T_4  = \copy1.ex_reg_inst [19:12];
  assign \copy1._ex_imm_b30_20_T_2  = \copy1.ex_reg_inst [30:20];
  assign \copy1._ex_imm_sign_T_2  = \copy1.ex_reg_inst [31];
  assign \copy1._ex_op1_T_1  = \copy1.ex_reg_pc ;
  assign \copy1._ex_reg_mem_size_T_6  = { \copy1._T_146 , \copy1._T_144  };
  assign \copy1._ex_rs_T_13  = { \copy1.ex_reg_rs_msb_1 , \copy1.ex_reg_rs_lsb_1  };
  assign \copy1._ex_rs_T_6  = { \copy1.ex_reg_rs_msb_0 , \copy1.ex_reg_rs_lsb_0  };
  assign \copy1._id_ctrl_decoder_T  = { \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4:2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_100  = { \copy1.csr_io_decode_0_inst [13:12], 5'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_102  = { \copy1.csr_io_decode_0_inst [12], 5'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_104  = { \copy1.csr_io_decode_0_inst [14:12], 5'h00, \copy1.csr_io_decode_0_inst [6], 3'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_106  = { \copy1.csr_io_decode_0_inst [25], 12'h000, \copy1.csr_io_decode_0_inst [12], 5'h00, \copy1.csr_io_decode_0_inst [6:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_11  = { \copy1.csr_io_decode_0_inst [6:5], 2'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_112  = { \copy1.csr_io_decode_0_inst [14], 7'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_114  = { \copy1.csr_io_decode_0_inst [13], 6'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_118  = { \copy1.csr_io_decode_0_inst [14:13], 6'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_120  = { \copy1.csr_io_decode_0_inst [25], 11'h000, \copy1.csr_io_decode_0_inst [13], 6'h00, \copy1.csr_io_decode_0_inst [6:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_122  = { \copy1.csr_io_decode_0_inst [30], 16'h0000, \copy1.csr_io_decode_0_inst [13:12], 6'h00, \copy1.csr_io_decode_0_inst [5:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_124  = { \copy1.csr_io_decode_0_inst [30], 17'h00000, \copy1.csr_io_decode_0_inst [12], 5'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_13  = { \copy1.csr_io_decode_0_inst [5:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_133  = { \copy1.csr_io_decode_0_inst [25], 11'h000, \copy1.csr_io_decode_0_inst [13], 6'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_135  = { \copy1.csr_io_decode_0_inst [13], 7'h00, \copy1.csr_io_decode_0_inst [5:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_137  = { \copy1.csr_io_decode_0_inst [30], 15'h0000, \copy1.csr_io_decode_0_inst [14], 7'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_139  = { \copy1.csr_io_decode_0_inst [14], 1'h0, \copy1.csr_io_decode_0_inst [12], 5'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_141  = { \copy1.csr_io_decode_0_inst [14], 7'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_148  = { \copy1.csr_io_decode_0_inst [25], 10'h000, \copy1.csr_io_decode_0_inst [14:13], 6'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_15  = { \copy1.csr_io_decode_0_inst [13], 6'h00, \copy1.csr_io_decode_0_inst [6], 2'h0, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_150  = { \copy1.csr_io_decode_0_inst [14:13], 7'h00, \copy1.csr_io_decode_0_inst [5:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_152  = { \copy1.csr_io_decode_0_inst [30], 16'h0000, \copy1.csr_io_decode_0_inst [13:12], 5'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_161  = { \copy1.csr_io_decode_0_inst [28:27], 21'h000000, \copy1.csr_io_decode_0_inst [5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_163  = { \copy1.csr_io_decode_0_inst [29], 23'h000000, \copy1.csr_io_decode_0_inst [5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_168  = { \copy1.csr_io_decode_0_inst [28], 24'h000000, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_17  = { \copy1.csr_io_decode_0_inst [30], 4'h0, \copy1.csr_io_decode_0_inst [25], 11'h000, \copy1.csr_io_decode_0_inst [13:12], 6'h00, \copy1.csr_io_decode_0_inst [5], 2'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_170  = { \copy1.csr_io_decode_0_inst [30], 26'h0000000, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_174  = { \copy1.csr_io_decode_0_inst [6], 6'h00 };
  assign \copy1._id_ctrl_decoder_T_175  = \copy1.csr_io_decode_0_inst [6];
  assign \copy1._id_ctrl_decoder_T_176  = { \copy1.csr_io_decode_0_inst [27], 23'h000000, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_178  = { \copy1.csr_io_decode_0_inst [31], 27'h0000000, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_184  = { \copy1.csr_io_decode_0_inst [28:27], 23'h000000, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_188  = { \copy1.csr_io_decode_0_inst [31], 24'h000000, \copy1.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_190  = { \copy1.csr_io_decode_0_inst [28], 21'h000000, \copy1.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_192  = { \copy1.csr_io_decode_0_inst [6:4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_196  = { \copy1.csr_io_decode_0_inst [6:2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_198  = { \copy1.csr_io_decode_0_inst [30], 23'h000000, \copy1.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_2  = { \copy1.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_200  = { \copy1.csr_io_decode_0_inst [31], 2'h0, \copy1.csr_io_decode_0_inst [28], 21'h000000, \copy1.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_205  = { \copy1.csr_io_decode_0_inst [5:2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_212  = { \copy1.csr_io_decode_0_inst [25], 18'h00000, \copy1.csr_io_decode_0_inst [6:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_218  = { \copy1.csr_io_decode_0_inst [13], 7'h00, \copy1.csr_io_decode_0_inst [5], 2'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_22  = { \copy1.csr_io_decode_0_inst [6], 3'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_220  = { \copy1.csr_io_decode_0_inst [5], 1'h0, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_222  = { \copy1.csr_io_decode_0_inst [12], 6'h00, \copy1.csr_io_decode_0_inst [5:4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_224  = { \copy1.csr_io_decode_0_inst [13], 7'h00, \copy1.csr_io_decode_0_inst [5:4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_226  = { \copy1.csr_io_decode_0_inst [31], 2'h0, \copy1.csr_io_decode_0_inst [28], 23'h000000, \copy1.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_234  = { \copy1.csr_io_decode_0_inst [12], 5'h00, \copy1.csr_io_decode_0_inst [6:4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_237  = { \copy1.csr_io_decode_0_inst [13], 6'h00, \copy1.csr_io_decode_0_inst [6:4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_24  = { \copy1.csr_io_decode_0_inst [14], 8'h00, \copy1.csr_io_decode_0_inst [5], 2'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_243  = { \copy1.csr_io_decode_0_inst [13:12], 5'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_247  = { \copy1.csr_io_decode_0_inst [14:13], 6'h00, \copy1.csr_io_decode_0_inst [6], 2'h0, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_249  = { \copy1.csr_io_decode_0_inst [12], 5'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4:2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_251  = { \copy1.csr_io_decode_0_inst [25], 18'h00000, \copy1.csr_io_decode_0_inst [6:5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_253  = { \copy1.csr_io_decode_0_inst [31:30], 1'h0, \copy1.csr_io_decode_0_inst [28], 21'h000000, \copy1.csr_io_decode_0_inst [6:4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_26  = { \copy1.csr_io_decode_0_inst [5:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_28  = { \copy1.csr_io_decode_0_inst [13], 6'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_30  = { \copy1.csr_io_decode_0_inst [31], 2'h0, \copy1.csr_io_decode_0_inst [28], 22'h000000, \copy1.csr_io_decode_0_inst [5:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_36  = { \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_38  = { \copy1.csr_io_decode_0_inst [5], 5'h00 };
  assign \copy1._id_ctrl_decoder_T_40  = { \copy1.csr_io_decode_0_inst [3:2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_42  = { \copy1.csr_io_decode_0_inst [6], 2'h0, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_44  = { \copy1.csr_io_decode_0_inst [14], 7'h00, \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_5  = { \copy1.csr_io_decode_0_inst [6:4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_53  = { \copy1.csr_io_decode_0_inst [4:3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_55  = { \copy1.csr_io_decode_0_inst [14], 10'h000, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_61  = { \copy1.csr_io_decode_0_inst [14], 11'h000, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_63  = { \copy1.csr_io_decode_0_inst [6], 1'h0, \copy1.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_65  = { \copy1.csr_io_decode_0_inst [5], 2'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_7  = { \copy1.csr_io_decode_0_inst [6:5], 1'h0, \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_T_82  = { \copy1.csr_io_decode_0_inst [4], 1'h0, \copy1.csr_io_decode_0_inst [2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_86  = { \copy1.csr_io_decode_0_inst [5:4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_88  = { \copy1.csr_io_decode_0_inst [13], 8'h00, \copy1.csr_io_decode_0_inst [4:2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_9  = { \copy1.csr_io_decode_0_inst [13], 7'h00, \copy1.csr_io_decode_0_inst [5:2], 2'h0 };
  assign \copy1._id_ctrl_decoder_T_95  = { \copy1.csr_io_decode_0_inst [4], 4'h0 };
  assign \copy1._id_ctrl_decoder_T_97  = { \copy1.csr_io_decode_0_inst [3], 3'h0 };
  assign \copy1._id_ctrl_decoder_bit_T  = { \copy1.csr_io_decode_0_inst [31:25], 10'h000, \copy1.csr_io_decode_0_inst [14:12], 5'h00, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._id_ctrl_decoder_bit_T_114  = { \copy1.csr_io_decode_0_inst [14:12], 5'h00, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._id_ctrl_decoder_bit_T_200  = { \copy1.csr_io_decode_0_inst [31:26], 11'h000, \copy1.csr_io_decode_0_inst [14:12], 5'h00, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._id_ctrl_decoder_bit_T_224  = { \copy1.csr_io_decode_0_inst [31:25], 10'h000, \copy1.csr_io_decode_0_inst [14:0] };
  assign \copy1._id_ctrl_decoder_bit_T_242  = \copy1.csr_io_decode_0_inst [6:0];
  assign \copy1._id_ctrl_decoder_bit_T_26  = { \copy1.csr_io_decode_0_inst [31:27], 12'h000, \copy1.csr_io_decode_0_inst [14:12], 5'h00, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._id_ctrl_decoder_bit_T_44  = { \copy1.csr_io_decode_0_inst [31:27], 2'h0, \copy1.csr_io_decode_0_inst [24:20], 5'h00, \copy1.csr_io_decode_0_inst [14:12], 5'h00, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._id_ctrl_decoder_bit_T_80  = { \copy1.csr_io_decode_0_inst [31:25], 18'h00000, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._id_ctrl_decoder_bit_T_86  = { \copy1.csr_io_decode_0_inst [26:25], 18'h00000, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._id_ctrl_decoder_bit_T_94  = { \copy1.csr_io_decode_0_inst [31:20], 5'h00, \copy1.csr_io_decode_0_inst [14:12], 5'h00, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._id_ctrl_decoder_bit_T_98  = { \copy1.csr_io_decode_0_inst [31:20], 13'h0000, \copy1.csr_io_decode_0_inst [6:0] };
  assign \copy1._io_imem_btb_update_bits_cfiType_T_5  = { \copy1.mem_reg_inst [19:18], 1'h0, \copy1.mem_reg_inst [16:15] };
  assign \copy1._io_imem_btb_update_bits_pc_T_1  = { \copy1._io_imem_btb_update_bits_pc_T [38:2], 2'h3 };
  assign \copy1._mem_br_target_T_3  = { \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [7], \copy1.mem_reg_inst [30:25], \copy1.mem_reg_inst [11:8], 1'h0 };
  assign \copy1._mem_br_target_T_5  = { \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [19:12], \copy1.mem_reg_inst [20], \copy1.mem_reg_inst [30:21], 1'h0 };
  assign \copy1._mem_npc_T_3  = { \copy1.msb , \copy1.mem_reg_wdata [38:0] };
  assign \copy1._mem_npc_a_T  = \copy1.mem_reg_wdata ;
  assign \copy1._mem_reg_rs2_T_11  = { \copy1._ex_op2_T [31:0], \copy1._ex_op2_T [31:0] };
  assign \copy1._mem_reg_rs2_T_4  = { \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0], \copy1._ex_op2_T [7:0] };
  assign \copy1._mem_reg_rs2_T_8  = { \copy1._ex_op2_T [15:0], \copy1._ex_op2_T [15:0], \copy1._ex_op2_T [15:0], \copy1._ex_op2_T [15:0] };
  assign \copy1._mem_reg_wdata_T  = \copy1.alu_io_out ;
  assign \copy1.a  = \copy1.mem_reg_wdata [63:39];
  assign \copy1.a_1  = \copy1.wb_reg_wdata [63:39];
  assign \copy1.a_2  = \copy1._ex_op1_T [63:39];
  assign \copy1.alu_io_dw  = \copy1.ex_ctrl_alu_dw ;
  assign \copy1.alu_io_fn  = \copy1.ex_ctrl_alu_fn ;
  assign \copy1.bpu_io_ea  = \copy1.mem_reg_wdata [38:0];
  assign \copy1.bpu_io_pc  = \copy1.ibuf_io_pc [38:0];
  assign \copy1.coreMonitorBundle_inst  = \copy1.csr_io_trace_0_insn ;
  assign \copy1.coreMonitorBundle_pc [39:0] = \copy1.csr_io_trace_0_iaddr ;
  assign \copy1.csr_clock  = \copy1.clock ;
  assign \copy1.csr_io_bp_0_address  = \copy1.bpu_io_bp_0_address ;
  assign \copy1.csr_io_bp_0_control_action  = \copy1.bpu_io_bp_0_control_action ;
  assign \copy1.csr_io_bp_0_control_m  = \copy1.bpu_io_bp_0_control_m ;
  assign \copy1.csr_io_bp_0_control_r  = \copy1.bpu_io_bp_0_control_r ;
  assign \copy1.csr_io_bp_0_control_s  = \copy1.bpu_io_bp_0_control_s ;
  assign \copy1.csr_io_bp_0_control_tmatch  = \copy1.bpu_io_bp_0_control_tmatch ;
  assign \copy1.csr_io_bp_0_control_u  = \copy1.bpu_io_bp_0_control_u ;
  assign \copy1.csr_io_bp_0_control_w  = \copy1.bpu_io_bp_0_control_w ;
  assign \copy1.csr_io_bp_0_control_x  = \copy1.bpu_io_bp_0_control_x ;
  assign \copy1.csr_io_customCSRs_0_value [1] = \copy1.io_ptw_customCSRs_csrs_0_value [1];
  assign \copy1.csr_io_fcsr_flags_bits  = \copy1.io_fpu_fcsr_flags_bits ;
  assign \copy1.csr_io_fcsr_flags_valid  = \copy1.io_fpu_fcsr_flags_valid ;
  assign \copy1.csr_io_hartid  = \copy1.io_hartid ;
  assign \copy1.csr_io_inst_0  = \copy1.wb_reg_inst ;
  assign \copy1.csr_io_interrupts_debug  = \copy1.io_interrupts_debug ;
  assign \copy1.csr_io_interrupts_meip  = \copy1.io_interrupts_meip ;
  assign \copy1.csr_io_interrupts_msip  = \copy1.io_interrupts_msip ;
  assign \copy1.csr_io_interrupts_mtip  = \copy1.io_interrupts_mtip ;
  assign \copy1.csr_io_interrupts_seip  = \copy1.io_interrupts_seip ;
  assign \copy1.csr_io_pc  = \copy1.wb_reg_pc ;
  assign \copy1.csr_io_rw_addr  = \copy1.wb_reg_inst [31:20];
  assign \copy1.csr_io_rw_wdata  = \copy1.wb_reg_wdata ;
  assign \copy1.csr_io_status_debug  = \copy1.bpu_io_status_debug ;
  assign \copy1.csr_io_status_prv  = \copy1.bpu_io_status_prv ;
  assign \copy1.csr_io_ungated_clock  = \copy1.clock ;
  assign \copy1.csr_reset  = \copy1.reset ;
  assign \copy1.div_clock  = \copy1.clock ;
  assign \copy1.div_io_req_bits_dw  = \copy1.ex_ctrl_alu_dw ;
  assign \copy1.div_io_req_bits_fn  = \copy1.ex_ctrl_alu_fn ;
  assign \copy1.div_io_req_bits_in1  = \copy1._ex_op1_T ;
  assign \copy1.div_io_req_bits_in2  = \copy1._ex_op2_T ;
  assign \copy1.div_io_req_bits_tag  = \copy1.ex_reg_inst [11:7];
  assign \copy1.div_reset  = \copy1.reset ;
  assign \copy1.dmem_resp_waddr  = \copy1.io_dmem_resp_bits_tag [5:1];
  assign \copy1.ex_dcache_tag  = { \copy1.ex_reg_inst [11:7], \copy1.ex_ctrl_fp  };
  assign \copy1.ex_imm  = { \copy1.ex_imm_hi_hi_hi , \copy1.ex_imm_hi_hi_lo , \copy1.ex_imm_hi_lo_hi , \copy1.ex_imm_hi_lo_lo , \copy1.ex_imm_b10_5 , \copy1.ex_imm_b4_1 , \copy1.ex_imm_b0  };
  assign \copy1.ex_imm_sign  = \copy1.ex_imm_hi_hi_hi ;
  assign \copy1.ex_rs_1  = \copy1._ex_op2_T ;
  assign \copy1.ex_waddr  = \copy1.ex_reg_inst [11:7];
  assign \copy1.ibuf_io_imem_bits_btb_bht_history  = \copy1.io_imem_resp_bits_btb_bht_history ;
  assign \copy1.ibuf_io_imem_bits_btb_entry  = \copy1.io_imem_resp_bits_btb_entry ;
  assign \copy1.ibuf_io_imem_bits_data  = \copy1.io_imem_resp_bits_data ;
  assign \copy1.ibuf_io_imem_bits_pc  = \copy1.io_imem_resp_bits_pc ;
  assign \copy1.ibuf_io_imem_bits_replay  = \copy1.io_imem_resp_bits_replay ;
  assign \copy1.ibuf_io_imem_bits_xcpt_ae_inst  = \copy1.io_imem_resp_bits_xcpt_ae_inst ;
  assign \copy1.ibuf_io_imem_bits_xcpt_pf_inst  = \copy1.io_imem_resp_bits_xcpt_pf_inst ;
  assign \copy1.ibuf_io_imem_valid  = \copy1.io_imem_resp_valid ;
  assign \copy1.ibuf_io_inst_0_bits_inst_bits  = \copy1.csr_io_decode_0_inst ;
  assign \copy1.id_amo_aq  = \copy1.csr_io_decode_0_inst [26];
  assign \copy1.id_amo_rl  = \copy1.csr_io_decode_0_inst [25];
  assign \copy1.id_ctrl_decoder_10  = { \copy1._id_ctrl_decoder_T_75 , \copy1._id_ctrl_decoder_T_71  };
  assign \copy1.id_ctrl_decoder_11  = { \copy1._id_ctrl_decoder_T_94 , \copy1._id_ctrl_decoder_T_85 , \copy1._id_ctrl_decoder_T_81  };
  assign \copy1.id_ctrl_decoder_13  = { \copy1._id_ctrl_decoder_T_158 , \copy1._id_ctrl_decoder_T_147 , \copy1._id_ctrl_decoder_T_132 , \copy1._id_ctrl_decoder_T_111  };
  assign \copy1.id_ctrl_decoder_15  = { \copy1.csr_io_decode_0_inst [6], \copy1._id_ctrl_decoder_T_185 , \copy1._id_ctrl_decoder_T_183 , \copy1._id_ctrl_decoder_T_173 , \copy1._id_ctrl_decoder_T_167  };
  assign \copy1.id_ctrl_decoder_23  = { \copy1._id_ctrl_decoder_T_241 , \copy1._id_ctrl_decoder_T_238 , \copy1._id_ctrl_decoder_T_235  };
  assign \copy1.id_ctrl_decoder_9  = { \copy1._id_ctrl_decoder_T_60 , \copy1._id_ctrl_decoder_T_50  };
  assign \copy1.id_fence_succ  = \copy1.csr_io_decode_0_inst [23:20];
  assign \copy1.id_raddr1  = \copy1.ibuf_io_inst_0_bits_inst_rs1 ;
  assign \copy1.id_raddr2  = \copy1.ibuf_io_inst_0_bits_inst_rs2 ;
  assign \copy1.id_raddr3  = \copy1.ibuf_io_inst_0_bits_inst_rs3 ;
  assign \copy1.id_waddr  = \copy1.ibuf_io_inst_0_bits_inst_rd ;
  assign \copy1.inst  = \copy1.ibuf_io_inst_0_bits_raw ;
  assign \copy1.io_dmem_req_bits_addr  = { \copy1.msb_2 , \copy1.alu_io_adder_out [38:0] };
  assign \copy1.io_dmem_req_bits_cmd  = \copy1.ex_ctrl_mem_cmd ;
  assign \copy1.io_dmem_req_bits_dprv  = \copy1.csr_io_status_dprv ;
  assign \copy1.io_dmem_req_bits_dv  = 1'h0;
  assign \copy1.io_dmem_req_bits_size  = \copy1.ex_reg_mem_size ;
  assign \copy1.io_dmem_req_bits_tag  = { 1'h0, \copy1.ex_reg_inst [11:7], \copy1.ex_ctrl_fp  };
  assign \copy1.io_fpu_dmem_resp_data  = \copy1.io_dmem_resp_bits_data_word_bypass ;
  assign \copy1.io_fpu_dmem_resp_tag  = \copy1.io_dmem_resp_bits_tag [5:1];
  assign \copy1.io_fpu_dmem_resp_type  = { 1'h0, \copy1.io_dmem_resp_bits_size  };
  assign \copy1.io_fpu_fcsr_rm  = \copy1.csr_io_fcsr_rm ;
  assign \copy1.io_fpu_fromint_data  = \copy1._ex_op1_T ;
  assign \copy1.io_fpu_inst  = \copy1.csr_io_decode_0_inst ;
  assign \copy1.io_fpu_killm  = \copy1.killm_common ;
  assign \copy1.io_fpu_killx  = \copy1.ctrl_killx ;
  assign \copy1.io_imem_bht_update_bits_branch  = \copy1.mem_ctrl_branch ;
  assign \copy1.io_imem_bht_update_bits_mispredict  = \copy1.mem_wrong_npc ;
  assign \copy1.io_imem_bht_update_bits_prediction_history  = \copy1.mem_reg_btb_resp_bht_history ;
  assign \copy1.io_imem_bht_update_bits_taken  = \copy1.mem_br_taken ;
  assign \copy1.io_imem_btb_update_bits_br_pc  = \copy1.mem_reg_pc [38:0];
  assign \copy1.io_imem_btb_update_bits_isValid  = \copy1.mem_cfi ;
  assign \copy1.io_imem_btb_update_bits_pc  = \copy1.io_imem_bht_update_bits_pc ;
  assign \copy1.io_imem_btb_update_bits_prediction_entry  = \copy1.mem_reg_btb_resp_entry ;
  assign \copy1.io_imem_might_request  = \copy1.imem_might_request_reg ;
  assign \copy1.io_imem_req_bits_speculative  = \copy1._wb_reg_replay_T ;
  assign \copy1.io_imem_req_valid  = \copy1.take_pc_mem_wb ;
  assign \copy1.io_imem_resp_ready  = \copy1.ibuf_io_imem_ready ;
  assign \copy1.io_imem_sfence_bits_addr  = \copy1.wb_reg_wdata [38:0];
  assign \copy1.io_imem_sfence_bits_rs1  = \copy1.wb_reg_mem_size [0];
  assign \copy1.io_imem_sfence_bits_rs2  = \copy1.wb_reg_mem_size [1];
  assign { \copy1.io_ptw_customCSRs_csrs_0_value [63:2], \copy1.io_ptw_customCSRs_csrs_0_value [0] } = { \copy1.csr_io_customCSRs_0_value [63:2], \copy1.csr_io_customCSRs_0_value [0] };
  assign \copy1.io_ptw_pmp_0_addr  = \copy1.csr_io_pmp_0_addr ;
  assign \copy1.io_ptw_pmp_0_cfg_a  = \copy1.csr_io_pmp_0_cfg_a ;
  assign \copy1.io_ptw_pmp_0_cfg_l  = \copy1.csr_io_pmp_0_cfg_l ;
  assign \copy1.io_ptw_pmp_0_cfg_r  = \copy1.csr_io_pmp_0_cfg_r ;
  assign \copy1.io_ptw_pmp_0_cfg_w  = \copy1.csr_io_pmp_0_cfg_w ;
  assign \copy1.io_ptw_pmp_0_cfg_x  = \copy1.csr_io_pmp_0_cfg_x ;
  assign \copy1.io_ptw_pmp_0_mask  = \copy1.csr_io_pmp_0_mask ;
  assign \copy1.io_ptw_pmp_1_addr  = \copy1.csr_io_pmp_1_addr ;
  assign \copy1.io_ptw_pmp_1_cfg_a  = \copy1.csr_io_pmp_1_cfg_a ;
  assign \copy1.io_ptw_pmp_1_cfg_l  = \copy1.csr_io_pmp_1_cfg_l ;
  assign \copy1.io_ptw_pmp_1_cfg_r  = \copy1.csr_io_pmp_1_cfg_r ;
  assign \copy1.io_ptw_pmp_1_cfg_w  = \copy1.csr_io_pmp_1_cfg_w ;
  assign \copy1.io_ptw_pmp_1_cfg_x  = \copy1.csr_io_pmp_1_cfg_x ;
  assign \copy1.io_ptw_pmp_1_mask  = \copy1.csr_io_pmp_1_mask ;
  assign \copy1.io_ptw_pmp_2_addr  = \copy1.csr_io_pmp_2_addr ;
  assign \copy1.io_ptw_pmp_2_cfg_a  = \copy1.csr_io_pmp_2_cfg_a ;
  assign \copy1.io_ptw_pmp_2_cfg_l  = \copy1.csr_io_pmp_2_cfg_l ;
  assign \copy1.io_ptw_pmp_2_cfg_r  = \copy1.csr_io_pmp_2_cfg_r ;
  assign \copy1.io_ptw_pmp_2_cfg_w  = \copy1.csr_io_pmp_2_cfg_w ;
  assign \copy1.io_ptw_pmp_2_cfg_x  = \copy1.csr_io_pmp_2_cfg_x ;
  assign \copy1.io_ptw_pmp_2_mask  = \copy1.csr_io_pmp_2_mask ;
  assign \copy1.io_ptw_pmp_3_addr  = \copy1.csr_io_pmp_3_addr ;
  assign \copy1.io_ptw_pmp_3_cfg_a  = \copy1.csr_io_pmp_3_cfg_a ;
  assign \copy1.io_ptw_pmp_3_cfg_l  = \copy1.csr_io_pmp_3_cfg_l ;
  assign \copy1.io_ptw_pmp_3_cfg_r  = \copy1.csr_io_pmp_3_cfg_r ;
  assign \copy1.io_ptw_pmp_3_cfg_w  = \copy1.csr_io_pmp_3_cfg_w ;
  assign \copy1.io_ptw_pmp_3_cfg_x  = \copy1.csr_io_pmp_3_cfg_x ;
  assign \copy1.io_ptw_pmp_3_mask  = \copy1.csr_io_pmp_3_mask ;
  assign \copy1.io_ptw_pmp_4_addr  = \copy1.csr_io_pmp_4_addr ;
  assign \copy1.io_ptw_pmp_4_cfg_a  = \copy1.csr_io_pmp_4_cfg_a ;
  assign \copy1.io_ptw_pmp_4_cfg_l  = \copy1.csr_io_pmp_4_cfg_l ;
  assign \copy1.io_ptw_pmp_4_cfg_r  = \copy1.csr_io_pmp_4_cfg_r ;
  assign \copy1.io_ptw_pmp_4_cfg_w  = \copy1.csr_io_pmp_4_cfg_w ;
  assign \copy1.io_ptw_pmp_4_cfg_x  = \copy1.csr_io_pmp_4_cfg_x ;
  assign \copy1.io_ptw_pmp_4_mask  = \copy1.csr_io_pmp_4_mask ;
  assign \copy1.io_ptw_pmp_5_addr  = \copy1.csr_io_pmp_5_addr ;
  assign \copy1.io_ptw_pmp_5_cfg_a  = \copy1.csr_io_pmp_5_cfg_a ;
  assign \copy1.io_ptw_pmp_5_cfg_l  = \copy1.csr_io_pmp_5_cfg_l ;
  assign \copy1.io_ptw_pmp_5_cfg_r  = \copy1.csr_io_pmp_5_cfg_r ;
  assign \copy1.io_ptw_pmp_5_cfg_w  = \copy1.csr_io_pmp_5_cfg_w ;
  assign \copy1.io_ptw_pmp_5_cfg_x  = \copy1.csr_io_pmp_5_cfg_x ;
  assign \copy1.io_ptw_pmp_5_mask  = \copy1.csr_io_pmp_5_mask ;
  assign \copy1.io_ptw_pmp_6_addr  = \copy1.csr_io_pmp_6_addr ;
  assign \copy1.io_ptw_pmp_6_cfg_a  = \copy1.csr_io_pmp_6_cfg_a ;
  assign \copy1.io_ptw_pmp_6_cfg_l  = \copy1.csr_io_pmp_6_cfg_l ;
  assign \copy1.io_ptw_pmp_6_cfg_r  = \copy1.csr_io_pmp_6_cfg_r ;
  assign \copy1.io_ptw_pmp_6_cfg_w  = \copy1.csr_io_pmp_6_cfg_w ;
  assign \copy1.io_ptw_pmp_6_cfg_x  = \copy1.csr_io_pmp_6_cfg_x ;
  assign \copy1.io_ptw_pmp_6_mask  = \copy1.csr_io_pmp_6_mask ;
  assign \copy1.io_ptw_pmp_7_addr  = \copy1.csr_io_pmp_7_addr ;
  assign \copy1.io_ptw_pmp_7_cfg_a  = \copy1.csr_io_pmp_7_cfg_a ;
  assign \copy1.io_ptw_pmp_7_cfg_l  = \copy1.csr_io_pmp_7_cfg_l ;
  assign \copy1.io_ptw_pmp_7_cfg_r  = \copy1.csr_io_pmp_7_cfg_r ;
  assign \copy1.io_ptw_pmp_7_cfg_w  = \copy1.csr_io_pmp_7_cfg_w ;
  assign \copy1.io_ptw_pmp_7_cfg_x  = \copy1.csr_io_pmp_7_cfg_x ;
  assign \copy1.io_ptw_pmp_7_mask  = \copy1.csr_io_pmp_7_mask ;
  assign \copy1.io_ptw_ptbr_mode  = \copy1.csr_io_ptbr_mode ;
  assign \copy1.io_ptw_ptbr_ppn  = \copy1.csr_io_ptbr_ppn ;
  assign \copy1.io_ptw_sfence_bits_addr  = \copy1.wb_reg_wdata [38:0];
  assign \copy1.io_ptw_sfence_bits_rs1  = \copy1.wb_reg_mem_size [0];
  assign \copy1.io_ptw_sfence_bits_rs2  = \copy1.wb_reg_mem_size [1];
  assign \copy1.io_ptw_sfence_valid  = \copy1.io_imem_sfence_valid ;
  assign \copy1.io_ptw_status_debug  = \copy1.bpu_io_status_debug ;
  assign \copy1.io_ptw_status_mxr  = \copy1.csr_io_status_mxr ;
  assign \copy1.io_ptw_status_prv  = \copy1.bpu_io_status_prv ;
  assign \copy1.io_ptw_status_sum  = \copy1.csr_io_status_sum ;
  assign \copy1.io_retire  = \copy1.csr_io_retire ;
  assign \copy1.io_wfi  = \copy1.csr_io_status_wfi ;
  assign \copy1.ll_wdata  = \copy1.div_io_resp_bits_data ;
  assign \copy1.mem_br_target_b10_5  = \copy1.mem_reg_inst [30:25];
  assign \copy1.mem_br_target_b4_1  = \copy1.mem_reg_inst [11:8];
  assign \copy1.mem_br_target_hi_hi_hi  = \copy1.mem_reg_inst [31];
  assign \copy1.mem_br_target_hi_hi_lo  = { \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31] };
  assign \copy1.mem_br_target_hi_lo_hi  = { \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31], \copy1.mem_reg_inst [31] };
  assign \copy1.mem_br_target_hi_lo_hi_1  = \copy1.mem_reg_inst [19:12];
  assign \copy1.mem_br_target_hi_lo_lo  = \copy1.mem_reg_inst [7];
  assign \copy1.mem_br_target_hi_lo_lo_1  = \copy1.mem_reg_inst [20];
  assign \copy1.mem_br_target_sign  = \copy1.mem_reg_inst [31];
  assign \copy1.mem_npc  = { \copy1._mem_npc_T_4 [39:1], 1'h0 };
  assign \copy1.mem_waddr  = \copy1.mem_reg_inst [11:7];
  assign \copy1.r  = { \copy1._r [31:1], 1'h0 };
  assign \copy1.rf_MPORT_mask  = 1'h1;
  assign \copy1.rf_id_rs_MPORT_1_data  = \copy1._id_rs_T_9 ;
  assign \copy1.rf_id_rs_MPORT_1_en  = 1'h1;
  assign \copy1.rf_id_rs_MPORT_data  = \copy1._id_rs_T_4 ;
  assign \copy1.rf_id_rs_MPORT_en  = 1'h1;
  assign \copy1.wb_valid  = \copy1.csr_io_retire ;
  assign \copy1.wb_waddr  = \copy1.wb_reg_inst [11:7];
  assign \copy1.wb_xcpt  = \copy1.csr_io_exception ;
  assign \copy1.ibuf._GEN_0  = { 63'h0000000000000000, \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data  };
  assign \copy1.ibuf._GEN_1  = 2'h1;
  assign \copy1.ibuf._icData_T_1  = { \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data  };
  assign \copy1.ibuf._icData_T_2  = 6'h20;
  assign \copy1.ibuf._icData_T_3  = { \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data , 32'h00000000 };
  assign \copy1.ibuf._ic_replay_T_1  = { 1'h0, \copy1.ibuf.io_inst_0_valid  };
  assign \copy1.ibuf._io_imem_ready_T_4  = 2'h0;
  assign \copy1.ibuf._nValid_T_1  = \copy1.ibuf._nValid_T ;
  assign \copy1.ibuf._valid_T_2 [0] = \copy1.ibuf.io_inst_0_valid ;
  assign \copy1.ibuf.exp_io_in  = \copy1.ibuf.io_imem_bits_data ;
  assign \copy1.ibuf.icData_data  = { \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data , \copy1.ibuf.io_imem_bits_data  };
  assign \copy1.ibuf.ic_replay  = { 1'hx, \copy1.ibuf.io_inst_0_bits_replay  };
  assign \copy1.ibuf.io_btb_resp_bht_history  = \copy1.ibuf.io_imem_bits_btb_bht_history ;
  assign \copy1.ibuf.io_btb_resp_entry  = \copy1.ibuf.io_imem_bits_btb_entry ;
  assign \copy1.ibuf.io_imem_ready  = \copy1.ibuf.io_inst_0_ready ;
  assign \copy1.ibuf.io_inst_0_bits_inst_bits  = \copy1.ibuf.exp_io_out_bits ;
  assign \copy1.ibuf.io_inst_0_bits_inst_rd  = \copy1.ibuf.exp_io_out_rd ;
  assign \copy1.ibuf.io_inst_0_bits_inst_rs1  = \copy1.ibuf.exp_io_out_rs1 ;
  assign \copy1.ibuf.io_inst_0_bits_inst_rs2  = \copy1.ibuf.exp_io_out_rs2 ;
  assign \copy1.ibuf.io_inst_0_bits_inst_rs3  = \copy1.ibuf.exp_io_out_rs3 ;
  assign \copy1.ibuf.io_inst_0_bits_raw  = \copy1.ibuf.io_imem_bits_data ;
  assign \copy1.ibuf.io_inst_0_bits_xcpt0_ae_inst  = \copy1.ibuf.io_imem_bits_xcpt_ae_inst ;
  assign \copy1.ibuf.io_inst_0_bits_xcpt0_pf_inst  = \copy1.ibuf.io_imem_bits_xcpt_pf_inst ;
  assign \copy1.ibuf.io_pc  = \copy1.ibuf.io_imem_bits_pc ;
  assign \copy1.ibuf.nIC  = 2'h1;
  assign \copy1.ibuf.nICReady  = 1'h1;
  assign \copy1.ibuf.nValid  = \copy1.ibuf._nValid_T ;
  assign \copy1.ibuf.valid  = \copy1.ibuf.io_inst_0_valid ;
  assign \copy1.ibuf.exp.io_out_bits  = \copy1.ibuf.exp.io_in ;
  assign \copy1.ibuf.exp.io_out_rd  = \copy1.ibuf.exp.io_in [11:7];
  assign \copy1.ibuf.exp.io_out_rs1  = \copy1.ibuf.exp.io_in [19:15];
  assign \copy1.ibuf.exp.io_out_rs2  = \copy1.ibuf.exp.io_in [24:20];
  assign \copy1.ibuf.exp.io_out_rs3  = \copy1.ibuf.exp.io_in [31:27];
  assign \copy1.ibuf.exp.io_in  = \copy1.ibuf.io_imem_bits_data ;
  assign \copy1.ibuf.exp_io_out_bits  = \copy1.ibuf.exp.io_out_bits ;
  assign \copy1.ibuf.exp_io_out_rd  = \copy1.ibuf.exp.io_out_rd ;
  assign \copy1.ibuf.exp_io_out_rs1  = \copy1.ibuf.exp.io_out_rs1 ;
  assign \copy1.ibuf.exp_io_out_rs2  = \copy1.ibuf.exp.io_out_rs2 ;
  assign \copy1.ibuf.exp_io_out_rs3  = \copy1.ibuf.exp.io_out_rs3 ;
  assign \copy1.ibuf_io_btb_resp_bht_history  = \copy1.ibuf.io_btb_resp_bht_history ;
  assign \copy1.ibuf_io_btb_resp_entry  = \copy1.ibuf.io_btb_resp_entry ;
  assign \copy1.ibuf.io_imem_bits_btb_bht_history  = \copy1.io_imem_resp_bits_btb_bht_history ;
  assign \copy1.ibuf.io_imem_bits_btb_entry  = \copy1.io_imem_resp_bits_btb_entry ;
  assign \copy1.ibuf.io_imem_bits_data  = \copy1.io_imem_resp_bits_data ;
  assign \copy1.ibuf.io_imem_bits_pc  = \copy1.io_imem_resp_bits_pc ;
  assign \copy1.ibuf.io_imem_bits_replay  = \copy1.io_imem_resp_bits_replay ;
  assign \copy1.ibuf.io_imem_bits_xcpt_ae_inst  = \copy1.io_imem_resp_bits_xcpt_ae_inst ;
  assign \copy1.ibuf.io_imem_bits_xcpt_pf_inst  = \copy1.io_imem_resp_bits_xcpt_pf_inst ;
  assign \copy1.ibuf_io_imem_ready  = \copy1.ibuf.io_imem_ready ;
  assign \copy1.ibuf.io_imem_valid  = \copy1.io_imem_resp_valid ;
  assign \copy1.csr_io_decode_0_inst  = \copy1.ibuf.io_inst_0_bits_inst_bits ;
  assign \copy1.ibuf_io_inst_0_bits_inst_rd  = \copy1.ibuf.io_inst_0_bits_inst_rd ;
  assign \copy1.ibuf_io_inst_0_bits_inst_rs1  = \copy1.ibuf.io_inst_0_bits_inst_rs1 ;
  assign \copy1.ibuf_io_inst_0_bits_inst_rs2  = \copy1.ibuf.io_inst_0_bits_inst_rs2 ;
  assign \copy1.ibuf_io_inst_0_bits_inst_rs3  = \copy1.ibuf.io_inst_0_bits_inst_rs3 ;
  assign \copy1.ibuf_io_inst_0_bits_raw  = \copy1.ibuf.io_inst_0_bits_raw ;
  assign \copy1.ibuf_io_inst_0_bits_replay  = \copy1.ibuf.io_inst_0_bits_replay ;
  assign \copy1.ibuf_io_inst_0_bits_xcpt0_ae_inst  = \copy1.ibuf.io_inst_0_bits_xcpt0_ae_inst ;
  assign \copy1.ibuf_io_inst_0_bits_xcpt0_pf_inst  = \copy1.ibuf.io_inst_0_bits_xcpt0_pf_inst ;
  assign \copy1.ibuf.io_inst_0_ready  = \copy1.ibuf_io_inst_0_ready ;
  assign \copy1.ibuf_io_inst_0_valid  = \copy1.ibuf.io_inst_0_valid ;
  assign \copy1.ibuf_io_pc  = \copy1.ibuf.io_pc ;
  assign _1320_[2] = 1'h0;
  assign _1321_[2] = 1'h0;
  assign _1322_[60:0] = \copy1.div._eOut_T_7 ;
  assign _1323_[44:0] = \copy1.div.negated_remainder ;
  assign \copy1.div._GEN_26  = { 63'h0000000000000000, \copy1.div.remainder [63:0] };
  assign \copy1.div._GEN_37  = { \copy1.div.remainder [129], \copy1.div.remainder [129], \copy1.div.remainder [129], \copy1.div.remainder [129], \copy1.div.remainder [129], \copy1.div.remainder [129], \copy1.div.remainder [129], \copy1.div.remainder [129], \copy1.div.remainder [129], \copy1.div.remainder [129:65] };
  assign \copy1.div._T  = { \copy1.div.io_req_bits_fn [2], 2'h0 };
  assign \copy1.div._T_11  = \copy1.div.io_req_bits_fn [0];
  assign \copy1.div._T_3  = { \copy1.div.io_req_bits_fn [2], 1'h0, \copy1.div.io_req_bits_fn [0] };
  assign \copy1.div._T_5  = { \copy1.div.io_req_bits_fn [1], 1'h0 };
  assign \copy1.div._T_6  = \copy1.div.io_req_bits_fn [1];
  assign \copy1.div._T_9  = { \copy1.div.io_req_bits_fn [2:1], 1'h0 };
  assign \copy1.div._dividendMSB_T_104  = { \copy1.div.dividendMSB_useHi_14 , \copy1.div._dividendMSB_T_103  };
  assign \copy1.div._dividendMSB_T_106  = { \copy1.div.dividendMSB_useHi_12 , \copy1.div._dividendMSB_T_105  };
  assign \copy1.div._dividendMSB_T_108  = { \copy1.div.dividendMSB_useHi_8 , \copy1.div._dividendMSB_T_107  };
  assign \copy1.div._dividendMSB_T_12  = { \copy1.div.dividendMSB_useHi_3 , \copy1.div._dividendMSB_T_11  };
  assign \copy1.div._dividendMSB_T_24  = { \copy1.div.dividendMSB_useHi_4 , \copy1.div._dividendMSB_T_23  };
  assign \copy1.div._dividendMSB_T_26  = { \copy1.div.dividendMSB_useHi_2 , \copy1.div._dividendMSB_T_25  };
  assign \copy1.div._dividendMSB_T_38  = { \copy1.div.dividendMSB_useHi_6 , \copy1.div._dividendMSB_T_37  };
  assign \copy1.div._dividendMSB_T_50  = { \copy1.div.dividendMSB_useHi_7 , \copy1.div._dividendMSB_T_49  };
  assign \copy1.div._dividendMSB_T_52  = { \copy1.div.dividendMSB_useHi_5 , \copy1.div._dividendMSB_T_51  };
  assign \copy1.div._dividendMSB_T_54  = { \copy1.div.dividendMSB_useHi_1 , \copy1.div._dividendMSB_T_53  };
  assign \copy1.div._dividendMSB_T_66  = { \copy1.div.dividendMSB_useHi_10 , \copy1.div._dividendMSB_T_65  };
  assign \copy1.div._dividendMSB_T_78  = { \copy1.div.dividendMSB_useHi_11 , \copy1.div._dividendMSB_T_77  };
  assign \copy1.div._dividendMSB_T_80  = { \copy1.div.dividendMSB_useHi_9 , \copy1.div._dividendMSB_T_79  };
  assign \copy1.div._dividendMSB_T_92  = { \copy1.div.dividendMSB_useHi_13 , \copy1.div._dividendMSB_T_91  };
  assign \copy1.div._divisorMSB_T_104  = { \copy1.div.divisorMSB_useHi_14 , \copy1.div._divisorMSB_T_103  };
  assign \copy1.div._divisorMSB_T_106  = { \copy1.div.divisorMSB_useHi_12 , \copy1.div._divisorMSB_T_105  };
  assign \copy1.div._divisorMSB_T_108  = { \copy1.div.divisorMSB_useHi_8 , \copy1.div._divisorMSB_T_107  };
  assign \copy1.div._divisorMSB_T_12  = { \copy1.div.divisorMSB_useHi_3 , \copy1.div._divisorMSB_T_11  };
  assign \copy1.div._divisorMSB_T_24  = { \copy1.div.divisorMSB_useHi_4 , \copy1.div._divisorMSB_T_23  };
  assign \copy1.div._divisorMSB_T_26  = { \copy1.div.divisorMSB_useHi_2 , \copy1.div._divisorMSB_T_25  };
  assign \copy1.div._divisorMSB_T_38  = { \copy1.div.divisorMSB_useHi_6 , \copy1.div._divisorMSB_T_37  };
  assign \copy1.div._divisorMSB_T_50  = { \copy1.div.divisorMSB_useHi_7 , \copy1.div._divisorMSB_T_49  };
  assign \copy1.div._divisorMSB_T_52  = { \copy1.div.divisorMSB_useHi_5 , \copy1.div._divisorMSB_T_51  };
  assign \copy1.div._divisorMSB_T_54  = { \copy1.div.divisorMSB_useHi_1 , \copy1.div._divisorMSB_T_53  };
  assign \copy1.div._divisorMSB_T_66  = { \copy1.div.divisorMSB_useHi_10 , \copy1.div._divisorMSB_T_65  };
  assign \copy1.div._divisorMSB_T_78  = { \copy1.div.divisorMSB_useHi_11 , \copy1.div._divisorMSB_T_77  };
  assign \copy1.div._divisorMSB_T_80  = { \copy1.div.divisorMSB_useHi_9 , \copy1.div._divisorMSB_T_79  };
  assign \copy1.div._divisorMSB_T_92  = { \copy1.div.divisorMSB_useHi_13 , \copy1.div._divisorMSB_T_91  };
  assign \copy1.div._divisor_T  = { \copy1.div.rhs_sign , \copy1.div.hi_1 , \copy1.div.io_req_bits_in2 [31:0] };
  assign \copy1.div._eOutMask_T_2 [63:0] = \copy1.div.eOutMask ;
  assign \copy1.div._outMul_T_1  = \copy1.div.state [0];
  assign \copy1.div._prod_T_2  = { \copy1.div.remainder [64], \copy1.div.remainder [7:0] };
  assign \copy1.div._remainder_T_2  = { \copy1.div.nextMulReg_hi [72:8], \copy1.div.nextMplierSign , \copy1.div._nextMulReg1_T_1  };
  assign \copy1.div.accum  = \copy1.div.remainder [129:65];
  assign \copy1.div.dividendMSB  = { \copy1.div.dividendMSB_useHi , \copy1.div._dividendMSB_T_109  };
  assign \copy1.div.dividendMSB_hi  = \copy1.div.remainder [63:32];
  assign \copy1.div.dividendMSB_hi_1  = \copy1.div.remainder [63:48];
  assign \copy1.div.dividendMSB_hi_10  = \copy1.div.remainder [31:28];
  assign \copy1.div.dividendMSB_hi_11  = \copy1.div.remainder [23:20];
  assign \copy1.div.dividendMSB_hi_12  = \copy1.div.remainder [15:8];
  assign \copy1.div.dividendMSB_hi_13  = \copy1.div.remainder [15:12];
  assign \copy1.div.dividendMSB_hi_14  = \copy1.div.remainder [7:4];
  assign \copy1.div.dividendMSB_hi_2  = \copy1.div.remainder [63:56];
  assign \copy1.div.dividendMSB_hi_3  = \copy1.div.remainder [63:60];
  assign \copy1.div.dividendMSB_hi_4  = \copy1.div.remainder [55:52];
  assign \copy1.div.dividendMSB_hi_5  = \copy1.div.remainder [47:40];
  assign \copy1.div.dividendMSB_hi_6  = \copy1.div.remainder [47:44];
  assign \copy1.div.dividendMSB_hi_7  = \copy1.div.remainder [39:36];
  assign \copy1.div.dividendMSB_hi_8  = \copy1.div.remainder [31:16];
  assign \copy1.div.dividendMSB_hi_9  = \copy1.div.remainder [31:24];
  assign \copy1.div.dividendMSB_lo  = \copy1.div.remainder [31:0];
  assign \copy1.div.dividendMSB_lo_1  = \copy1.div.remainder [47:32];
  assign \copy1.div.dividendMSB_lo_10  = \copy1.div.remainder [27:24];
  assign \copy1.div.dividendMSB_lo_11  = \copy1.div.remainder [19:16];
  assign \copy1.div.dividendMSB_lo_12  = \copy1.div.remainder [7:0];
  assign \copy1.div.dividendMSB_lo_13  = \copy1.div.remainder [11:8];
  assign \copy1.div.dividendMSB_lo_14  = \copy1.div.remainder [3:0];
  assign \copy1.div.dividendMSB_lo_2  = \copy1.div.remainder [55:48];
  assign \copy1.div.dividendMSB_lo_3  = \copy1.div.remainder [59:56];
  assign \copy1.div.dividendMSB_lo_4  = \copy1.div.remainder [51:48];
  assign \copy1.div.dividendMSB_lo_5  = \copy1.div.remainder [39:32];
  assign \copy1.div.dividendMSB_lo_6  = \copy1.div.remainder [43:40];
  assign \copy1.div.dividendMSB_lo_7  = \copy1.div.remainder [35:32];
  assign \copy1.div.dividendMSB_lo_8  = \copy1.div.remainder [15:0];
  assign \copy1.div.dividendMSB_lo_9  = \copy1.div.remainder [23:16];
  assign \copy1.div.divisorMSB  = { \copy1.div.divisorMSB_useHi , \copy1.div._divisorMSB_T_109  };
  assign \copy1.div.divisorMSB_hi  = \copy1.div.divisor [63:32];
  assign \copy1.div.divisorMSB_hi_1  = \copy1.div.divisor [63:48];
  assign \copy1.div.divisorMSB_hi_10  = \copy1.div.divisor [31:28];
  assign \copy1.div.divisorMSB_hi_11  = \copy1.div.divisor [23:20];
  assign \copy1.div.divisorMSB_hi_12  = \copy1.div.divisor [15:8];
  assign \copy1.div.divisorMSB_hi_13  = \copy1.div.divisor [15:12];
  assign \copy1.div.divisorMSB_hi_14  = \copy1.div.divisor [7:4];
  assign \copy1.div.divisorMSB_hi_2  = \copy1.div.divisor [63:56];
  assign \copy1.div.divisorMSB_hi_3  = \copy1.div.divisor [63:60];
  assign \copy1.div.divisorMSB_hi_4  = \copy1.div.divisor [55:52];
  assign \copy1.div.divisorMSB_hi_5  = \copy1.div.divisor [47:40];
  assign \copy1.div.divisorMSB_hi_6  = \copy1.div.divisor [47:44];
  assign \copy1.div.divisorMSB_hi_7  = \copy1.div.divisor [39:36];
  assign \copy1.div.divisorMSB_hi_8  = \copy1.div.divisor [31:16];
  assign \copy1.div.divisorMSB_hi_9  = \copy1.div.divisor [31:24];
  assign \copy1.div.divisorMSB_lo  = \copy1.div.divisor [31:0];
  assign \copy1.div.divisorMSB_lo_1  = \copy1.div.divisor [47:32];
  assign \copy1.div.divisorMSB_lo_10  = \copy1.div.divisor [27:24];
  assign \copy1.div.divisorMSB_lo_11  = \copy1.div.divisor [19:16];
  assign \copy1.div.divisorMSB_lo_12  = \copy1.div.divisor [7:0];
  assign \copy1.div.divisorMSB_lo_13  = \copy1.div.divisor [11:8];
  assign \copy1.div.divisorMSB_lo_14  = \copy1.div.divisor [3:0];
  assign \copy1.div.divisorMSB_lo_2  = \copy1.div.divisor [55:48];
  assign \copy1.div.divisorMSB_lo_3  = \copy1.div.divisor [59:56];
  assign \copy1.div.divisorMSB_lo_4  = \copy1.div.divisor [51:48];
  assign \copy1.div.divisorMSB_lo_5  = \copy1.div.divisor [39:32];
  assign \copy1.div.divisorMSB_lo_6  = \copy1.div.divisor [43:40];
  assign \copy1.div.divisorMSB_lo_7  = \copy1.div.divisor [35:32];
  assign \copy1.div.divisorMSB_lo_8  = \copy1.div.divisor [15:0];
  assign \copy1.div.divisorMSB_lo_9  = \copy1.div.divisor [23:16];
  assign \copy1.div.io_resp_bits_data  = { \copy1.div.hiOut , \copy1.div.loOut  };
  assign \copy1.div.io_resp_bits_tag  = \copy1.div.req_tag ;
  assign \copy1.div.lhs_in  = { \copy1.div.hi , \copy1.div.io_req_bits_in1 [31:0] };
  assign \copy1.div.mplier  = \copy1.div.remainder [63:0];
  assign \copy1.div.mplierSign  = \copy1.div.remainder [64];
  assign \copy1.div.mulReg  = { \copy1.div.remainder [129:65], \copy1.div.remainder [63:0] };
  assign \copy1.div.nextMulReg  = { \copy1.div.nextMulReg_hi , \copy1.div.remainder [63:8] };
  assign \copy1.div.nextMulReg1  = { \copy1.div.nextMulReg_hi [72:8], \copy1.div._nextMulReg1_T_1  };
  assign \copy1.div.unrolls_0  = { \copy1.div._unrolls_T_2 , \copy1.div.remainder [63:0], \copy1.div._unrolls_T_4  };
  assign \copy1.div.unrolls_less  = \copy1.div.subtractor [64];
  assign \copy1.div.clock  = \copy1.clock ;
  assign \copy1.div.io_kill  = \copy1.div_io_kill ;
  assign \copy1.div.io_req_bits_dw  = \copy1.ex_ctrl_alu_dw ;
  assign \copy1.div.io_req_bits_fn  = \copy1.ex_ctrl_alu_fn ;
  assign \copy1.div.io_req_bits_in1  = \copy1._ex_op1_T ;
  assign \copy1.div.io_req_bits_in2  = \copy1._ex_op2_T ;
  assign \copy1.div.io_req_bits_tag  = \copy1.ex_reg_inst [11:7];
  assign \copy1.div_io_req_ready  = \copy1.div.io_req_ready ;
  assign \copy1.div.io_req_valid  = \copy1.div_io_req_valid ;
  assign \copy1.div_io_resp_bits_data  = \copy1.div.io_resp_bits_data ;
  assign \copy1.div_io_resp_bits_tag  = \copy1.div.io_resp_bits_tag ;
  assign \copy1.div.io_resp_ready  = \copy1.div_io_resp_ready ;
  assign \copy1.div_io_resp_valid  = \copy1.div.io_resp_valid ;
  assign \copy1.div.reset  = \copy1.reset ;
  assign \copy1.csr._GEN_268  = { 24'hxxxxxx, \copy1.csr.io_evec  };
  assign \copy1.csr._GEN_309 [63:3] = 61'hxxxxxxxxxxxxxxxx;
  assign \copy1.csr._GEN_315 [63:5] = 59'hxxxxxxxxxxxxxxx;
  assign \copy1.csr._GEN_320 [63:3] = 61'hxxxxxxxxxxxxxxxx;
  assign \copy1.csr._GEN_330 [1] = 1'hx;
  assign \copy1.csr._GEN_343 [63:39] = 25'hxxxxxxx;
  assign \copy1.csr._GEN_345 [63:40] = 24'hxxxxxx;
  assign \copy1.csr._GEN_36  = { 2'h0, \copy1.csr.reg_mstatus_prv  };
  assign \copy1.csr._GEN_37  = { 5'h00, \copy1.csr.io_retire  };
  assign \copy1.csr._GEN_42  = { 5'h00, \copy1.csr.x86  };
  assign \copy1.csr._GEN_423 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_43  = { \copy1.csr.io_interrupts_meip , 1'h0, \copy1.csr.mip_seip , 1'h0, \copy1.csr.io_interrupts_mtip , 1'h0, \copy1.csr.reg_mip_stip , 1'h0, \copy1.csr.io_interrupts_msip , 1'h0, \copy1.csr.reg_mip_ssip , 1'h0 };
  assign \copy1.csr._GEN_444 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_465 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_485 [1] = 1'hx;
  assign \copy1.csr._GEN_504 [63:40] = 24'hxxxxxx;
  assign \copy1.csr._GEN_505 [63:3] = 61'hxxxxxxxxxxxxxxxx;
  assign \copy1.csr._GEN_506 [63:6] = 58'hxxxxxxxxxxxxxxx;
  assign \copy1.csr._GEN_508 [63:6] = 58'hxxxxxxxxxxxxxxx;
  assign \copy1.csr._GEN_511 [63:5] = 59'hxxxxxxxxxxxxxxx;
  assign \copy1.csr._GEN_512 [63:3] = 61'hxxxxxxxxxxxxxxxx;
  assign \copy1.csr._GEN_524 [63:39] = 25'hxxxxxxx;
  assign \copy1.csr._GEN_526 [63:40] = 24'hxxxxxx;
  assign \copy1.csr._GEN_529 [63:32] = 32'hxxxxxxxx;
  assign \copy1.csr._GEN_53  = 1'h1;
  assign \copy1.csr._GEN_530 [63:32] = 32'hxxxxxxxx;
  assign \copy1.csr._GEN_532 [63:39] = 25'hxxxxxxx;
  assign \copy1.csr._GEN_570 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_577 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_584 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_591 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_598 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_605 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_612 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_619 [63:30] = 34'hxxxxxxxxx;
  assign \copy1.csr._GEN_659  = { 60'h000000000000000, \copy1.csr.whichInterrupt  };
  assign \copy1.csr._GEN_660  = { 38'h0000000000, \copy1.csr._T_28  };
  assign \copy1.csr._GEN_669  = { 63'h0000000000000000, \copy1.csr._io_rw_rdata_T_13  };
  assign \copy1.csr._GEN_671  = { 59'h000000000000000, \copy1.csr._io_rw_rdata_T_17  };
  assign \copy1.csr._GEN_672  = { 61'h0000000000000000, \copy1.csr._io_rw_rdata_T_18  };
  assign \copy1.csr._GEN_673  = { 56'h00000000000000, \copy1.csr._io_rw_rdata_T_19  };
  assign \copy1.csr._GEN_674  = { 61'h0000000000000000, \copy1.csr._io_rw_rdata_T_20  };
  assign \copy1.csr._GEN_677  = { 34'h000000000, \copy1.csr._io_rw_rdata_T_127  };
  assign \copy1.csr._GEN_678  = { 34'h000000000, \copy1.csr._io_rw_rdata_T_128  };
  assign \copy1.csr._GEN_679  = { 34'h000000000, \copy1.csr._io_rw_rdata_T_129  };
  assign \copy1.csr._GEN_680  = { 34'h000000000, \copy1.csr._io_rw_rdata_T_130  };
  assign \copy1.csr._GEN_681  = { 34'h000000000, \copy1.csr._io_rw_rdata_T_131  };
  assign \copy1.csr._GEN_682  = { 34'h000000000, \copy1.csr._io_rw_rdata_T_132  };
  assign \copy1.csr._GEN_683  = { 34'h000000000, \copy1.csr._io_rw_rdata_T_133  };
  assign \copy1.csr._GEN_684  = { 34'h000000000, \copy1.csr._io_rw_rdata_T_134  };
  assign \copy1.csr._GEN_685  = { 60'h000000000000000, \copy1.csr._reg_misa_T_1 , 3'h0 };
  assign \copy1.csr._T_20  = { 4'h2, \copy1.csr.reg_bp_0_control_dmode , 46'h040000000000, \copy1.csr.reg_bp_0_control_action , 3'h0, \copy1.csr.reg_bp_0_control_tmatch , \copy1.csr.reg_bp_0_control_m , 1'h0, \copy1.csr.reg_bp_0_control_s , \copy1.csr.reg_bp_0_control_u , \copy1.csr.reg_bp_0_control_x , \copy1.csr.reg_bp_0_control_w , \copy1.csr.reg_bp_0_control_r  };
  assign \copy1.csr._T_230  = { \copy1.csr.io_rw_addr , 20'h00000 };
  assign \copy1.csr._T_231  = { 3'h0, \copy1.csr.io_rw_addr [8], 7'h00, \copy1.csr.io_rw_addr [0], 20'h00000 };
  assign \copy1.csr._T_237  = { 3'h0, \copy1.csr.io_rw_addr [8], 2'h0, \copy1.csr.io_rw_addr [5], 2'h0, \copy1.csr.io_rw_addr [2], 22'h000000 };
  assign \copy1.csr._T_239  = { 1'h0, \copy1.csr.io_rw_addr [10], 30'h00000000 };
  assign \copy1.csr._T_24  = { \copy1.csr._T_23 , \copy1.csr.reg_bp_0_address  };
  assign \copy1.csr._T_240  = \copy1.csr.io_rw_addr [10];
  assign \copy1.csr._T_243  = { 2'h0, \copy1.csr.io_rw_addr [9], 7'h00, \copy1.csr.io_rw_addr [1], 21'h000000 };
  assign \copy1.csr._T_246  = { 2'h0, \copy1.csr.io_rw_addr [9:8], 2'h0, \copy1.csr.io_rw_addr [5], 3'h0, \copy1.csr.io_rw_addr [1], 21'h000000 };
  assign \copy1.csr._T_268  = { 3'h0, \copy1.csr.io_decode_0_inst [28], 2'h0, \copy1.csr.io_decode_0_inst [25], 2'h0, \copy1.csr.io_decode_0_inst [22], 22'h000000 };
  assign \copy1.csr._T_270  = { 1'h0, \copy1.csr.io_decode_0_inst [30], 30'h00000000 };
  assign \copy1.csr._T_271  = \copy1.csr.io_decode_0_inst [30];
  assign \copy1.csr._T_277  = { 2'h0, \copy1.csr.io_decode_0_inst [29:28], 2'h0, \copy1.csr.io_decode_0_inst [25], 3'h0, \copy1.csr.io_decode_0_inst [21], 21'h000000 };
  assign \copy1.csr._T_280  = { 1'h0, \copy1.csr.io_decode_0_inst [30], 4'h0, \copy1.csr.io_decode_0_inst [25], 25'h0000000 };
  assign \copy1.csr._T_34  = { \copy1.csr._T_33 , \copy1.csr._T_30  };
  assign \copy1.csr._T_38  = { \copy1.csr._T_37 , \copy1.csr.reg_mtval  };
  assign \copy1.csr._T_39  = { 16'h4000, \copy1.csr.reg_dcsr_ebreakm , 1'h0, \copy1.csr.reg_dcsr_ebreaks , \copy1.csr.reg_dcsr_ebreaku , 3'h0, \copy1.csr.reg_dcsr_cause , 3'h0, \copy1.csr.reg_dcsr_step , \copy1.csr.reg_dcsr_prv  };
  assign \copy1.csr._T_48  = { \copy1.csr._T_47 , \copy1.csr._T_44  };
  assign \copy1.csr._T_49  = { 41'h00000000000, \copy1.csr.io_status_sd , 43'h00000002000, \copy1.csr.reg_mstatus_mxr , \copy1.csr.reg_mstatus_sum , 3'h0, \copy1.csr.reg_mstatus_fs , 4'h0, \copy1.csr.reg_mstatus_spp , 2'h0, \copy1.csr.reg_mstatus_spie , 3'h0, \copy1.csr.reg_mstatus_sie , 1'h0 };
  assign \copy1.csr._T_54  = { \copy1.csr._T_53 , \copy1.csr.reg_stval  };
  assign \copy1.csr._T_55  = { \copy1.csr.reg_satp_mode , 16'h0000, \copy1.csr.reg_satp_ppn  };
  assign \copy1.csr._T_64  = { \copy1.csr._T_63 , \copy1.csr._T_60  };
  assign \copy1.csr._T_65  = { \copy1.csr.reg_pmp_0_cfg_l , 2'h0, \copy1.csr.reg_pmp_0_cfg_a , \copy1.csr.reg_pmp_0_cfg_x , \copy1.csr.reg_pmp_0_cfg_w , \copy1.csr.reg_pmp_0_cfg_r  };
  assign \copy1.csr._T_67  = { \copy1.csr.reg_pmp_2_cfg_l , 2'h0, \copy1.csr.reg_pmp_2_cfg_a , \copy1.csr.reg_pmp_2_cfg_x , \copy1.csr.reg_pmp_2_cfg_w , \copy1.csr.reg_pmp_2_cfg_r  };
  assign \copy1.csr._T_69  = { \copy1.csr.reg_pmp_4_cfg_l , 2'h0, \copy1.csr.reg_pmp_4_cfg_a , \copy1.csr.reg_pmp_4_cfg_x , \copy1.csr.reg_pmp_4_cfg_w , \copy1.csr.reg_pmp_4_cfg_r  };
  assign \copy1.csr._T_71  = { \copy1.csr.reg_pmp_6_cfg_l , 2'h0, \copy1.csr.reg_pmp_6_cfg_a , \copy1.csr.reg_pmp_6_cfg_x , \copy1.csr.reg_pmp_6_cfg_w , \copy1.csr.reg_pmp_6_cfg_r  };
  assign \copy1.csr._T_73  = { \copy1.csr.reg_pmp_7_cfg_l , 2'h0, \copy1.csr.reg_pmp_7_cfg_a , \copy1.csr.reg_pmp_7_cfg_x , \copy1.csr.reg_pmp_7_cfg_w , \copy1.csr.reg_pmp_7_cfg_r , \copy1.csr.reg_pmp_6_cfg_l , 2'h0, \copy1.csr.reg_pmp_6_cfg_a , \copy1.csr.reg_pmp_6_cfg_x , \copy1.csr.reg_pmp_6_cfg_w , \copy1.csr.reg_pmp_6_cfg_r , \copy1.csr.reg_pmp_5_cfg_l , 2'h0, \copy1.csr.reg_pmp_5_cfg_a , \copy1.csr.reg_pmp_5_cfg_x , \copy1.csr.reg_pmp_5_cfg_w , \copy1.csr.reg_pmp_5_cfg_r , \copy1.csr.reg_pmp_4_cfg_l , 2'h0, \copy1.csr.reg_pmp_4_cfg_a , \copy1.csr.reg_pmp_4_cfg_x , \copy1.csr.reg_pmp_4_cfg_w , \copy1.csr.reg_pmp_4_cfg_r , \copy1.csr.reg_pmp_3_cfg_l , 2'h0, \copy1.csr.reg_pmp_3_cfg_a , \copy1.csr.reg_pmp_3_cfg_x , \copy1.csr.reg_pmp_3_cfg_w , \copy1.csr.reg_pmp_3_cfg_r , \copy1.csr.reg_pmp_2_cfg_l , 2'h0, \copy1.csr.reg_pmp_2_cfg_a , \copy1.csr.reg_pmp_2_cfg_x , \copy1.csr.reg_pmp_2_cfg_w , \copy1.csr.reg_pmp_2_cfg_r , \copy1.csr.reg_pmp_1_cfg_l , 2'h0, \copy1.csr.reg_pmp_1_cfg_a , \copy1.csr.reg_pmp_1_cfg_x , \copy1.csr.reg_pmp_1_cfg_w , \copy1.csr.reg_pmp_1_cfg_r , \copy1.csr.reg_pmp_0_cfg_l , 2'h0, \copy1.csr.reg_pmp_0_cfg_a , \copy1.csr.reg_pmp_0_cfg_x , \copy1.csr.reg_pmp_0_cfg_w , \copy1.csr.reg_pmp_0_cfg_r  };
  assign \copy1.csr._causeIsDebugBreak_T_3  = { \copy1.csr.reg_dcsr_ebreakm , 1'h0, \copy1.csr.reg_dcsr_ebreaks , \copy1.csr.reg_dcsr_ebreaku  };
  assign \copy1.csr._decoded_T  = { 1'h0, \copy1.csr.io_rw_addr [11:10], 5'h00, \copy1.csr.io_rw_addr [4], 2'h0, \copy1.csr.io_rw_addr [1:0] };
  assign \copy1.csr._decoded_T_12  = { 1'h0, \copy1.csr.io_rw_addr [11], 1'h0, \copy1.csr.io_rw_addr [9], 3'h0, \copy1.csr.io_rw_addr [5], 2'h0, \copy1.csr.io_rw_addr [2], 1'h0, \copy1.csr.io_rw_addr [0] };
  assign \copy1.csr._decoded_T_14  = { 3'h0, \copy1.csr.io_rw_addr [9], 2'h0, \copy1.csr.io_rw_addr [6], 3'h0, \copy1.csr.io_rw_addr [2], 2'h0 };
  assign \copy1.csr._decoded_T_18  = { 3'h0, \copy1.csr.io_rw_addr [9], 2'h0, \copy1.csr.io_rw_addr [6], 3'h0, \copy1.csr.io_rw_addr [2:0] };
  assign \copy1.csr._decoded_T_2  = { 1'h0, \copy1.csr.io_rw_addr [11:10], 3'h0, \copy1.csr.io_rw_addr [6], 1'h0, \copy1.csr.io_rw_addr [4], 2'h0, \copy1.csr.io_rw_addr [1:0] };
  assign \copy1.csr._decoded_T_20  = { 2'h0, \copy1.csr.io_rw_addr [10:9], 2'h0, \copy1.csr.io_rw_addr [6], 4'h0, \copy1.csr.io_rw_addr [1:0] };
  assign \copy1.csr._decoded_T_22  = { 3'h0, \copy1.csr.io_rw_addr [9], 2'h0, \copy1.csr.io_rw_addr [6], 4'h0, \copy1.csr.io_rw_addr [1:0] };
  assign \copy1.csr._decoded_T_220  = { 1'h0, \copy1.csr.io_rw_addr [11], 1'h0, \copy1.csr.io_rw_addr [9], 3'h0, \copy1.csr.io_rw_addr [5], 2'h0, \copy1.csr.io_rw_addr [2:1], 1'h0 };
  assign \copy1.csr._decoded_T_224  = { 1'h0, \copy1.csr.io_rw_addr [11], 1'h0, \copy1.csr.io_rw_addr [9], 4'h0, \copy1.csr.io_rw_addr [4:0] };
  assign \copy1.csr._decoded_T_226  = { 1'h0, \copy1.csr.io_rw_addr [11], 1'h0, \copy1.csr.io_rw_addr [9], 1'h0, \copy1.csr.io_rw_addr [7:6], 3'h0, \copy1.csr.io_rw_addr [2:0] };
  assign \copy1.csr._decoded_T_230  = { 1'h0, \copy1.csr.io_rw_addr [11], 1'h0, \copy1.csr.io_rw_addr [9], 2'h0, \copy1.csr.io_rw_addr [6], 3'h0, \copy1.csr.io_rw_addr [2:0] };
  assign \copy1.csr._decoded_T_234  = { 3'h0, \copy1.csr.io_rw_addr [9:8], 5'h00, \copy1.csr.io_rw_addr [2:0] };
  assign \copy1.csr._decoded_T_236  = { 3'h0, \copy1.csr.io_rw_addr [9:8], 6'h00, \copy1.csr.io_rw_addr [1:0] };
  assign \copy1.csr._decoded_T_238  = { 3'h0, \copy1.csr.io_rw_addr [9], 1'h0, \copy1.csr.io_rw_addr [7], 7'h00 };
  assign \copy1.csr._decoded_T_242  = { 3'h0, \copy1.csr.io_rw_addr [9:8], 1'h0, \copy1.csr.io_rw_addr [6], 5'h00, \copy1.csr.io_rw_addr [0] };
  assign \copy1.csr._decoded_T_244  = { 3'h0, \copy1.csr.io_rw_addr [9:8], 1'h0, \copy1.csr.io_rw_addr [6], 4'h0, \copy1.csr.io_rw_addr [1], 1'h0 };
  assign \copy1.csr._decoded_T_246  = { 1'h0, \copy1.csr.io_rw_addr [11], 1'h0, \copy1.csr.io_rw_addr [9], 2'h0, \copy1.csr.io_rw_addr [6:5], 3'h0, \copy1.csr.io_rw_addr [1:0] };
  assign \copy1.csr._decoded_T_250  = { 2'h0, \copy1.csr.io_rw_addr [10:9], 1'h0, \copy1.csr.io_rw_addr [7], 2'h0, \copy1.csr.io_rw_addr [4], 2'h0, \copy1.csr.io_rw_addr [1], 1'h0 };
  assign \copy1.csr._decoded_T_254  = { 2'h0, \copy1.csr.io_rw_addr [10], 2'h0, \copy1.csr.io_rw_addr [7], 2'h0, \copy1.csr.io_rw_addr [4:0] };
  assign \copy1.csr._decoded_T_256  = { 2'h0, \copy1.csr.io_rw_addr [10], 2'h0, \copy1.csr.io_rw_addr [7], 3'h0, \copy1.csr.io_rw_addr [3:0] };
  assign \copy1.csr._decoded_T_26  = { 2'h0, \copy1.csr.io_rw_addr [10:9], 1'h0, \copy1.csr.io_rw_addr [7], 5'h00, \copy1.csr.io_rw_addr [1:0] };
  assign \copy1.csr._decoded_T_262  = { 5'h00, \copy1.csr.io_rw_addr [7], 3'h0, \copy1.csr.io_rw_addr [3:0] };
  assign \copy1.csr._decoded_T_286  = { 1'h0, \copy1.csr.io_rw_addr [11:10], 4'h0, \copy1.csr.io_rw_addr [5], 5'h00 };
  assign \copy1.csr._decoded_T_288  = { 2'h0, \copy1.csr.io_rw_addr [10:9], 1'h0, \copy1.csr.io_rw_addr [7], 4'h0, \copy1.csr.io_rw_addr [2], 1'h0, \copy1.csr.io_rw_addr [0] };
  assign \copy1.csr._decoded_T_30  = { 1'h0, \copy1.csr.io_rw_addr [11:10], 5'h00, \copy1.csr.io_rw_addr [4], 3'h0, \copy1.csr.io_rw_addr [0] };
  assign \copy1.csr._decoded_T_32  = { 1'h0, \copy1.csr.io_rw_addr [11:10], 5'h00, \copy1.csr.io_rw_addr [4], 2'h0, \copy1.csr.io_rw_addr [1], 1'h0 };
  assign \copy1.csr._decoded_T_34  = { 1'h0, \copy1.csr.io_rw_addr [11], 2'h0, \copy1.csr.io_rw_addr [8], 6'h00, \copy1.csr.io_rw_addr [1], 1'h0 };
  assign \copy1.csr._decoded_T_36  = { 1'h0, \copy1.csr.io_rw_addr [11], 2'h0, \copy1.csr.io_rw_addr [8], 7'h00, \copy1.csr.io_rw_addr [0] };
  assign \copy1.csr._decoded_T_38  = { 1'h0, \copy1.csr.io_rw_addr [11], 2'h0, \copy1.csr.io_rw_addr [8], 6'h00, \copy1.csr.io_rw_addr [1:0] };
  assign \copy1.csr._decoded_T_40  = { 5'h00, \copy1.csr.io_rw_addr [7], 1'h0, \copy1.csr.io_rw_addr [5:1], 1'h0 };
  assign \copy1.csr._decoded_T_42  = { 1'h0, \copy1.csr.io_rw_addr [11:10], 5'h00, \copy1.csr.io_rw_addr [4:1], 1'h0 };
  assign \copy1.csr._decoded_T_44  = { 1'h0, \copy1.csr.io_rw_addr [11:10], 5'h00, \copy1.csr.io_rw_addr [4:0] };
  assign \copy1.csr._decoded_T_56  = { 4'h0, \copy1.csr.io_rw_addr [8], 3'h0, \copy1.csr.io_rw_addr [4:0] };
  assign \copy1.csr._decoded_T_8  = { 1'h0, \copy1.csr.io_rw_addr [11], 1'h0, \copy1.csr.io_rw_addr [9], 2'h0, \copy1.csr.io_rw_addr [6:5], 2'h0, \copy1.csr.io_rw_addr [2:0] };
  assign \copy1.csr._epc_T_1  = { \copy1.csr._epc_T [39:2], 2'h3 };
  assign \copy1.csr._io_decode_0_fp_csr_T  = { \copy1.csr.io_decode_0_inst [31], 2'h0, \copy1.csr.io_decode_0_inst [28], 8'h00 };
  assign \copy1.csr._io_decode_0_read_illegal_T_12  = { \copy1.csr.io_decode_0_inst [31:30], 5'h00, \copy1.csr.io_decode_0_inst [24], 4'h0 };
  assign \copy1.csr._io_rw_rdata_T_110  = \copy1.csr._GEN_675 ;
  assign \copy1.csr._io_rw_rdata_T_122  = \copy1.csr._GEN_676 ;
  assign \copy1.csr._io_rw_rdata_T_14  = \copy1.csr._GEN_670 ;
  assign \copy1.csr._io_rw_rdata_T_144 [63:1] = 63'h0000000000000000;
  assign \copy1.csr._io_rw_rdata_T_146 [63:30] = 34'h000000000;
  assign \copy1.csr._io_rw_rdata_T_7  = \copy1.csr._GEN_668 ;
  assign \copy1.csr._new_mip_T_2  = \copy1.csr._GEN_686 ;
  assign \copy1.csr._new_mstatus_WIRE  = { 41'h00000000000, \copy1.csr.wdata  };
  assign \copy1.csr._notDebugTVec_T_1  = { \copy1.csr.notDebugTVec_base [39:2], 2'h0 };
  assign \copy1.csr._pmp_mask_T_14  = { \copy1.csr._pmp_mask_T_13 , 2'h3 };
  assign \copy1.csr._pmp_mask_T_19  = { \copy1.csr._pmp_mask_T_18 , 2'h3 };
  assign \copy1.csr._pmp_mask_T_24 [31:0] = { \copy1.csr._pmp_mask_T_23 , 2'h3 };
  assign \copy1.csr._pmp_mask_T_29  = { \copy1.csr._pmp_mask_T_28 , 2'h3 };
  assign \copy1.csr._pmp_mask_T_34  = { \copy1.csr._pmp_mask_T_33 , 2'h3 };
  assign \copy1.csr._pmp_mask_T_39  = { \copy1.csr._pmp_mask_T_38 , 2'h3 };
  assign \copy1.csr._pmp_mask_T_4  = { \copy1.csr._pmp_mask_T_3 , 2'h3 };
  assign \copy1.csr._pmp_mask_T_9  = { \copy1.csr._pmp_mask_T_8 , 2'h3 };
  assign \copy1.csr._read_hvip_T  = { \copy1.csr.reg_mip_seip , 3'h0, \copy1.csr.reg_mip_stip , 3'h0, \copy1.csr.reg_mip_ssip , 1'h0 };
  assign \copy1.csr._read_mip_T  = { \copy1.csr.mip_seip , 1'h0, \copy1.csr.io_interrupts_mtip , 1'h0, \copy1.csr.reg_mip_stip , 1'h0, \copy1.csr.io_interrupts_msip , 1'h0, \copy1.csr.reg_mip_ssip , 1'h0 };
  assign \copy1.csr._read_mstatus_T  = { \copy1.csr.io_status_cease_r , \copy1.csr.reg_wfi , \copy1.csr.reg_misa [31:0], \copy1.csr.io_status_dprv , 1'h0, \copy1.csr.reg_mstatus_prv , 1'h0, \copy1.csr.io_status_sd , 24'h000000, \copy1.csr.reg_mstatus_gva , 15'h1400, \copy1.csr.reg_mstatus_tsr , \copy1.csr.reg_mstatus_tw , \copy1.csr.reg_mstatus_tvm , \copy1.csr.reg_mstatus_mxr , \copy1.csr.reg_mstatus_sum , \copy1.csr.reg_mstatus_mprv , 2'h0, \copy1.csr.reg_mstatus_fs , \copy1.csr.reg_mstatus_mpp , 2'h0, \copy1.csr.reg_mstatus_spp , \copy1.csr.reg_mstatus_mpie , 1'h0, \copy1.csr.reg_mstatus_spie , 1'h0, \copy1.csr.reg_mstatus_mie , 1'h0, \copy1.csr.reg_mstatus_sie , 1'h0 };
  assign \copy1.csr._read_mtvec_T_3  = { 24'h000000, \copy1.csr._read_mtvec_T_1  };
  assign \copy1.csr._read_stvec_T_3  = { 31'h00000000, \copy1.csr._read_stvec_T_1  };
  assign \copy1.csr._reg_custom_0_T  = { 54'h00000000000000, \copy1.csr.wdata [9], 5'h00, \copy1.csr.wdata [3], 3'h0 };
  assign \copy1.csr._reg_custom_0_T_2  = { \copy1.csr.reg_custom_0 [63:10], 1'h0, \copy1.csr.reg_custom_0 [8:4], 1'h0, \copy1.csr.reg_custom_0 [2:0] };
  assign \copy1.csr._reg_mcause_T  = { \copy1.csr.wdata [63], 59'h000000000000000, \copy1.csr.wdata [3:0] };
  assign \copy1.csr._reg_mcountinhibit_T_1  = { \copy1.csr.wdata [63:2], 1'h0, \copy1.csr.wdata [0] };
  assign \copy1.csr._reg_mepc_T_1  = { \copy1.csr._reg_misa_T [39:2], 2'h3 };
  assign \copy1.csr._reg_mie_T  = { 52'h0000000000000, \copy1.csr.wdata [11], 1'h0, \copy1.csr.wdata [9], 1'h0, \copy1.csr.wdata [7], 1'h0, \copy1.csr.wdata [5], 1'h0, \copy1.csr.wdata [3], 1'h0, \copy1.csr.wdata [1], 1'h0 };
  assign \copy1.csr._reg_mie_T_1  = \copy1.csr._new_sip_T ;
  assign \copy1.csr._reg_mie_T_3  = \copy1.csr._new_sip_T_2 ;
  assign \copy1.csr._reg_misa_T_2  = { \copy1.csr._reg_misa_T_1 , 3'h0 };
  assign \copy1.csr._reg_misa_T_5  = { 51'h0000000000000, \copy1.csr._reg_misa_T_4 [12], 6'h00, \copy1.csr._reg_misa_T_4 [5], 1'h0, \copy1.csr._reg_misa_T_4 [3], 2'h0, \copy1.csr._reg_misa_T_4 [0] };
  assign \copy1.csr._reg_misa_T_7  = { \copy1.csr.reg_misa [63:13], 1'h0, \copy1.csr.reg_misa [11:6], 1'h0, \copy1.csr.reg_misa [4], 1'h0, \copy1.csr.reg_misa [2:1], 1'h0 };
  assign \copy1.csr._reg_satp_mode_T  = { \copy1.csr.wdata [63], 3'h0 };
  assign \copy1.csr._reg_scause_T  = { \copy1.csr.wdata [63], 58'h000000000000000, \copy1.csr.wdata [4:0] };
  assign \copy1.csr._which_T_109  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_111  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_112  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_113  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_114  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_115  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_116  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_117  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_118  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_119  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_120  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_121  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_122  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_123  = \copy1.csr._which_T_124 ;
  assign \copy1.csr._which_T_79 [3] = 1'h0;
  assign \copy1.csr.addr  = { 1'h0, \copy1.csr.io_rw_addr  };
  assign \copy1.csr.addr_1  = \copy1.csr.io_decode_0_inst [31:20];
  assign \copy1.csr.cause_lsbs  = \copy1.csr.cause [7:0];
  assign \copy1.csr.counter_addr  = \copy1.csr.io_decode_0_inst [24:20];
  assign \copy1.csr.d_interrupts  = { \copy1.csr.io_interrupts_debug , 14'h0000 };
  assign \copy1.csr.debugTVec [11:4] = 8'h80;
  assign \copy1.csr.exception  = \copy1.csr.io_trace_0_exception ;
  assign \copy1.csr.f  = \copy1.csr.wdata [5];
  assign \copy1.csr.hi_lo_7  = { \copy1.csr.reg_pmp_5_cfg_l , 2'h0, \copy1.csr.reg_pmp_5_cfg_a , \copy1.csr.reg_pmp_5_cfg_x , \copy1.csr.reg_pmp_5_cfg_w , \copy1.csr.reg_pmp_5_cfg_r , \copy1.csr.reg_pmp_4_cfg_l , 2'h0, \copy1.csr.reg_pmp_4_cfg_a , \copy1.csr.reg_pmp_4_cfg_x , \copy1.csr.reg_pmp_4_cfg_w , \copy1.csr.reg_pmp_4_cfg_r  };
  assign \copy1.csr.io_bp_0_address  = \copy1.csr.reg_bp_0_address ;
  assign \copy1.csr.io_bp_0_control_action  = \copy1.csr.reg_bp_0_control_action ;
  assign \copy1.csr.io_bp_0_control_m  = \copy1.csr.reg_bp_0_control_m ;
  assign \copy1.csr.io_bp_0_control_r  = \copy1.csr.reg_bp_0_control_r ;
  assign \copy1.csr.io_bp_0_control_s  = \copy1.csr.reg_bp_0_control_s ;
  assign \copy1.csr.io_bp_0_control_tmatch  = \copy1.csr.reg_bp_0_control_tmatch ;
  assign \copy1.csr.io_bp_0_control_u  = \copy1.csr.reg_bp_0_control_u ;
  assign \copy1.csr.io_bp_0_control_w  = \copy1.csr.reg_bp_0_control_w ;
  assign \copy1.csr.io_bp_0_control_x  = \copy1.csr.reg_bp_0_control_x ;
  assign \copy1.csr.io_customCSRs_0_value  = \copy1.csr.reg_custom_0 ;
  assign \copy1.csr.io_decode_0_write_flush_addr_m  = { \copy1.csr.io_decode_0_inst [31:30], 2'h3, \copy1.csr.io_decode_0_inst [27:20] };
  assign \copy1.csr.io_fcsr_rm  = \copy1.csr.reg_frm ;
  assign \copy1.csr.io_inhibit_cycle  = \copy1.csr.reg_mcountinhibit [0];
  assign \copy1.csr.io_pmp_0_addr  = \copy1.csr.reg_pmp_0_addr ;
  assign \copy1.csr.io_pmp_0_cfg_a  = \copy1.csr.reg_pmp_0_cfg_a ;
  assign \copy1.csr.io_pmp_0_cfg_l  = \copy1.csr.reg_pmp_0_cfg_l ;
  assign \copy1.csr.io_pmp_0_cfg_r  = \copy1.csr.reg_pmp_0_cfg_r ;
  assign \copy1.csr.io_pmp_0_cfg_w  = \copy1.csr.reg_pmp_0_cfg_w ;
  assign \copy1.csr.io_pmp_0_cfg_x  = \copy1.csr.reg_pmp_0_cfg_x ;
  assign \copy1.csr.io_pmp_0_mask  = { \copy1.csr._pmp_mask_T_3 [29:0], 2'h3 };
  assign \copy1.csr.io_pmp_1_addr  = \copy1.csr.reg_pmp_1_addr ;
  assign \copy1.csr.io_pmp_1_cfg_a  = \copy1.csr.reg_pmp_1_cfg_a ;
  assign \copy1.csr.io_pmp_1_cfg_l  = \copy1.csr.reg_pmp_1_cfg_l ;
  assign \copy1.csr.io_pmp_1_cfg_r  = \copy1.csr.reg_pmp_1_cfg_r ;
  assign \copy1.csr.io_pmp_1_cfg_w  = \copy1.csr.reg_pmp_1_cfg_w ;
  assign \copy1.csr.io_pmp_1_cfg_x  = \copy1.csr.reg_pmp_1_cfg_x ;
  assign \copy1.csr.io_pmp_1_mask  = { \copy1.csr._pmp_mask_T_8 [29:0], 2'h3 };
  assign \copy1.csr.io_pmp_2_addr  = \copy1.csr.reg_pmp_2_addr ;
  assign \copy1.csr.io_pmp_2_cfg_a  = \copy1.csr.reg_pmp_2_cfg_a ;
  assign \copy1.csr.io_pmp_2_cfg_l  = \copy1.csr.reg_pmp_2_cfg_l ;
  assign \copy1.csr.io_pmp_2_cfg_r  = \copy1.csr.reg_pmp_2_cfg_r ;
  assign \copy1.csr.io_pmp_2_cfg_w  = \copy1.csr.reg_pmp_2_cfg_w ;
  assign \copy1.csr.io_pmp_2_cfg_x  = \copy1.csr.reg_pmp_2_cfg_x ;
  assign \copy1.csr.io_pmp_2_mask  = { \copy1.csr._pmp_mask_T_13 [29:0], 2'h3 };
  assign \copy1.csr.io_pmp_3_addr  = \copy1.csr.reg_pmp_3_addr ;
  assign \copy1.csr.io_pmp_3_cfg_a  = \copy1.csr.reg_pmp_3_cfg_a ;
  assign \copy1.csr.io_pmp_3_cfg_l  = \copy1.csr.reg_pmp_3_cfg_l ;
  assign \copy1.csr.io_pmp_3_cfg_r  = \copy1.csr.reg_pmp_3_cfg_r ;
  assign \copy1.csr.io_pmp_3_cfg_w  = \copy1.csr.reg_pmp_3_cfg_w ;
  assign \copy1.csr.io_pmp_3_cfg_x  = \copy1.csr.reg_pmp_3_cfg_x ;
  assign \copy1.csr.io_pmp_3_mask  = { \copy1.csr._pmp_mask_T_18 [29:0], 2'h3 };
  assign \copy1.csr.io_pmp_4_addr  = \copy1.csr.reg_pmp_4_addr ;
  assign \copy1.csr.io_pmp_4_cfg_a  = \copy1.csr.reg_pmp_4_cfg_a ;
  assign \copy1.csr.io_pmp_4_cfg_l  = \copy1.csr.reg_pmp_4_cfg_l ;
  assign \copy1.csr.io_pmp_4_cfg_r  = \copy1.csr.reg_pmp_4_cfg_r ;
  assign \copy1.csr.io_pmp_4_cfg_w  = \copy1.csr.reg_pmp_4_cfg_w ;
  assign \copy1.csr.io_pmp_4_cfg_x  = \copy1.csr.reg_pmp_4_cfg_x ;
  assign \copy1.csr.io_pmp_4_mask  = { \copy1.csr._pmp_mask_T_23 , 2'h3 };
  assign \copy1.csr.io_pmp_5_addr  = \copy1.csr.reg_pmp_5_addr ;
  assign \copy1.csr.io_pmp_5_cfg_a  = \copy1.csr.reg_pmp_5_cfg_a ;
  assign \copy1.csr.io_pmp_5_cfg_l  = \copy1.csr.reg_pmp_5_cfg_l ;
  assign \copy1.csr.io_pmp_5_cfg_r  = \copy1.csr.reg_pmp_5_cfg_r ;
  assign \copy1.csr.io_pmp_5_cfg_w  = \copy1.csr.reg_pmp_5_cfg_w ;
  assign \copy1.csr.io_pmp_5_cfg_x  = \copy1.csr.reg_pmp_5_cfg_x ;
  assign \copy1.csr.io_pmp_5_mask  = { \copy1.csr._pmp_mask_T_28 [29:0], 2'h3 };
  assign \copy1.csr.io_pmp_6_addr  = \copy1.csr.reg_pmp_6_addr ;
  assign \copy1.csr.io_pmp_6_cfg_a  = \copy1.csr.reg_pmp_6_cfg_a ;
  assign \copy1.csr.io_pmp_6_cfg_l  = \copy1.csr.reg_pmp_6_cfg_l ;
  assign \copy1.csr.io_pmp_6_cfg_r  = \copy1.csr.reg_pmp_6_cfg_r ;
  assign \copy1.csr.io_pmp_6_cfg_w  = \copy1.csr.reg_pmp_6_cfg_w ;
  assign \copy1.csr.io_pmp_6_cfg_x  = \copy1.csr.reg_pmp_6_cfg_x ;
  assign \copy1.csr.io_pmp_6_mask  = { \copy1.csr._pmp_mask_T_33 [29:0], 2'h3 };
  assign \copy1.csr.io_pmp_7_addr  = \copy1.csr.reg_pmp_7_addr ;
  assign \copy1.csr.io_pmp_7_cfg_a  = \copy1.csr.reg_pmp_7_cfg_a ;
  assign \copy1.csr.io_pmp_7_cfg_l  = \copy1.csr.reg_pmp_7_cfg_l ;
  assign \copy1.csr.io_pmp_7_cfg_r  = \copy1.csr.reg_pmp_7_cfg_r ;
  assign \copy1.csr.io_pmp_7_cfg_w  = \copy1.csr.reg_pmp_7_cfg_w ;
  assign \copy1.csr.io_pmp_7_cfg_x  = \copy1.csr.reg_pmp_7_cfg_x ;
  assign \copy1.csr.io_pmp_7_mask  = { \copy1.csr._pmp_mask_T_38 [29:0], 2'h3 };
  assign \copy1.csr.io_ptbr_mode  = \copy1.csr.reg_satp_mode ;
  assign \copy1.csr.io_ptbr_ppn  = \copy1.csr.reg_satp_ppn ;
  assign \copy1.csr.io_status_cease  = \copy1.csr.io_status_cease_r ;
  assign \copy1.csr.io_status_debug  = \copy1.csr.reg_debug ;
  assign \copy1.csr.io_status_dv  = 1'h0;
  assign \copy1.csr.io_status_fs  = \copy1.csr.reg_mstatus_fs ;
  assign \copy1.csr.io_status_gva  = \copy1.csr.reg_mstatus_gva ;
  assign \copy1.csr.io_status_hie  = 1'h0;
  assign \copy1.csr.io_status_isa  = \copy1.csr.reg_misa [31:0];
  assign \copy1.csr.io_status_mbe  = 1'h0;
  assign \copy1.csr.io_status_mie  = \copy1.csr.reg_mstatus_mie ;
  assign \copy1.csr.io_status_mpie  = \copy1.csr.reg_mstatus_mpie ;
  assign \copy1.csr.io_status_mpp  = \copy1.csr.reg_mstatus_mpp ;
  assign \copy1.csr.io_status_mprv  = \copy1.csr.reg_mstatus_mprv ;
  assign \copy1.csr.io_status_mpv  = 1'h0;
  assign \copy1.csr.io_status_mxr  = \copy1.csr.reg_mstatus_mxr ;
  assign \copy1.csr.io_status_prv  = \copy1.csr.reg_mstatus_prv ;
  assign \copy1.csr.io_status_sbe  = 1'h0;
  assign \copy1.csr.io_status_sd_rv32  = 1'h0;
  assign \copy1.csr.io_status_sie  = \copy1.csr.reg_mstatus_sie ;
  assign \copy1.csr.io_status_spie  = \copy1.csr.reg_mstatus_spie ;
  assign \copy1.csr.io_status_spp  = \copy1.csr.reg_mstatus_spp ;
  assign \copy1.csr.io_status_sum  = \copy1.csr.reg_mstatus_sum ;
  assign \copy1.csr.io_status_sxl  = 2'h2;
  assign \copy1.csr.io_status_tsr  = \copy1.csr.reg_mstatus_tsr ;
  assign \copy1.csr.io_status_tvm  = \copy1.csr.reg_mstatus_tvm ;
  assign \copy1.csr.io_status_tw  = \copy1.csr.reg_mstatus_tw ;
  assign \copy1.csr.io_status_ube  = 1'h0;
  assign \copy1.csr.io_status_uie  = 1'h0;
  assign \copy1.csr.io_status_upie  = 1'h0;
  assign \copy1.csr.io_status_uxl  = 2'h2;
  assign \copy1.csr.io_status_v  = 1'h0;
  assign \copy1.csr.io_status_vs  = 2'h0;
  assign \copy1.csr.io_status_wfi  = \copy1.csr.reg_wfi ;
  assign \copy1.csr.io_status_xs  = 2'h0;
  assign \copy1.csr.io_status_zero1  = 8'h00;
  assign \copy1.csr.io_status_zero2  = 23'h000000;
  assign \copy1.csr.io_time  = { \copy1.csr.large_1 , \copy1.csr.small_1  };
  assign \copy1.csr.io_trace_0_iaddr  = \copy1.csr.io_pc ;
  assign \copy1.csr.io_trace_0_insn  = \copy1.csr.io_inst_0 ;
  assign \copy1.csr.lo_16  = { \copy1.csr.reg_pmp_3_cfg_l , 2'h0, \copy1.csr.reg_pmp_3_cfg_a , \copy1.csr.reg_pmp_3_cfg_x , \copy1.csr.reg_pmp_3_cfg_w , \copy1.csr.reg_pmp_3_cfg_r , \copy1.csr.reg_pmp_2_cfg_l , 2'h0, \copy1.csr.reg_pmp_2_cfg_a , \copy1.csr.reg_pmp_2_cfg_x , \copy1.csr.reg_pmp_2_cfg_w , \copy1.csr.reg_pmp_2_cfg_r , \copy1.csr.reg_pmp_1_cfg_l , 2'h0, \copy1.csr.reg_pmp_1_cfg_a , \copy1.csr.reg_pmp_1_cfg_x , \copy1.csr.reg_pmp_1_cfg_w , \copy1.csr.reg_pmp_1_cfg_r , \copy1.csr.reg_pmp_0_cfg_l , 2'h0, \copy1.csr.reg_pmp_0_cfg_a , \copy1.csr.reg_pmp_0_cfg_x , \copy1.csr.reg_pmp_0_cfg_w , \copy1.csr.reg_pmp_0_cfg_r  };
  assign \copy1.csr.lo_4  = { \copy1.csr.reg_bp_0_control_m , 1'h0, \copy1.csr.reg_bp_0_control_s , \copy1.csr.reg_bp_0_control_u , \copy1.csr.reg_bp_0_control_x , \copy1.csr.reg_bp_0_control_w , \copy1.csr.reg_bp_0_control_r  };
  assign \copy1.csr.lo_6  = { 2'h0, \copy1.csr.reg_dcsr_cause , 3'h0, \copy1.csr.reg_dcsr_step , \copy1.csr.reg_dcsr_prv  };
  assign \copy1.csr.lo_7  = { 2'h0, \copy1.csr.reg_mstatus_mxr , \copy1.csr.reg_mstatus_sum , 3'h0, \copy1.csr.reg_mstatus_fs , 4'h0, \copy1.csr.reg_mstatus_spp , 2'h0, \copy1.csr.reg_mstatus_spie , 3'h0, \copy1.csr.reg_mstatus_sie , 1'h0 };
  assign \copy1.csr.lo_lo_6  = { \copy1.csr.reg_mstatus_spp , 2'h0, \copy1.csr.reg_mstatus_spie , 3'h0, \copy1.csr.reg_mstatus_sie , 1'h0 };
  assign \copy1.csr.lo_lo_7  = { \copy1.csr.reg_pmp_1_cfg_l , 2'h0, \copy1.csr.reg_pmp_1_cfg_a , \copy1.csr.reg_pmp_1_cfg_x , \copy1.csr.reg_pmp_1_cfg_w , \copy1.csr.reg_pmp_1_cfg_r , \copy1.csr.reg_pmp_0_cfg_l , 2'h0, \copy1.csr.reg_pmp_0_cfg_a , \copy1.csr.reg_pmp_0_cfg_x , \copy1.csr.reg_pmp_0_cfg_w , \copy1.csr.reg_pmp_0_cfg_r  };
  assign \copy1.csr.newBPC_action  = \copy1.csr._newBPC_T_8 [12];
  assign \copy1.csr.newBPC_dmode  = \copy1.csr._newBPC_T_8 [59];
  assign \copy1.csr.newCfg_1_a  = \copy1.csr.wdata [12:11];
  assign \copy1.csr.newCfg_1_l  = \copy1.csr.wdata [15];
  assign \copy1.csr.newCfg_1_r  = \copy1.csr.wdata [8];
  assign \copy1.csr.newCfg_1_w  = \copy1.csr.wdata [9];
  assign \copy1.csr.newCfg_1_x  = \copy1.csr.wdata [10];
  assign \copy1.csr.newCfg_2_a  = \copy1.csr.wdata [20:19];
  assign \copy1.csr.newCfg_2_l  = \copy1.csr.wdata [23];
  assign \copy1.csr.newCfg_2_r  = \copy1.csr.wdata [16];
  assign \copy1.csr.newCfg_2_w  = \copy1.csr.wdata [17];
  assign \copy1.csr.newCfg_2_x  = \copy1.csr.wdata [18];
  assign \copy1.csr.newCfg_3_a  = \copy1.csr.wdata [28:27];
  assign \copy1.csr.newCfg_3_l  = \copy1.csr.wdata [31];
  assign \copy1.csr.newCfg_3_r  = \copy1.csr.wdata [24];
  assign \copy1.csr.newCfg_3_w  = \copy1.csr.wdata [25];
  assign \copy1.csr.newCfg_3_x  = \copy1.csr.wdata [26];
  assign \copy1.csr.newCfg_4_a  = \copy1.csr.wdata [36:35];
  assign \copy1.csr.newCfg_4_l  = \copy1.csr.wdata [39];
  assign \copy1.csr.newCfg_4_r  = \copy1.csr.wdata [32];
  assign \copy1.csr.newCfg_4_w  = \copy1.csr.wdata [33];
  assign \copy1.csr.newCfg_4_x  = \copy1.csr.wdata [34];
  assign \copy1.csr.newCfg_5_a  = \copy1.csr.wdata [44:43];
  assign \copy1.csr.newCfg_5_l  = \copy1.csr.wdata [47];
  assign \copy1.csr.newCfg_5_r  = \copy1.csr.wdata [40];
  assign \copy1.csr.newCfg_5_w  = \copy1.csr.wdata [41];
  assign \copy1.csr.newCfg_5_x  = \copy1.csr.wdata [42];
  assign \copy1.csr.newCfg_6_a  = \copy1.csr.wdata [52:51];
  assign \copy1.csr.newCfg_6_l  = \copy1.csr.wdata [55];
  assign \copy1.csr.newCfg_6_r  = \copy1.csr.wdata [48];
  assign \copy1.csr.newCfg_6_w  = \copy1.csr.wdata [49];
  assign \copy1.csr.newCfg_6_x  = \copy1.csr.wdata [50];
  assign \copy1.csr.newCfg_7_a  = \copy1.csr.wdata [60:59];
  assign \copy1.csr.newCfg_7_l  = \copy1.csr.wdata [63];
  assign \copy1.csr.newCfg_7_r  = \copy1.csr.wdata [56];
  assign \copy1.csr.newCfg_7_w  = \copy1.csr.wdata [57];
  assign \copy1.csr.newCfg_7_x  = \copy1.csr.wdata [58];
  assign \copy1.csr.newCfg_a  = \copy1.csr.wdata [4:3];
  assign \copy1.csr.newCfg_l  = \copy1.csr.wdata [7];
  assign \copy1.csr.newCfg_r  = \copy1.csr.wdata [0];
  assign \copy1.csr.newCfg_w  = \copy1.csr.wdata [1];
  assign \copy1.csr.newCfg_x  = \copy1.csr.wdata [2];
  assign \copy1.csr.new_dcsr_ebreakm  = \copy1.csr.wdata [15];
  assign \copy1.csr.new_dcsr_ebreaks  = \copy1.csr.wdata [13];
  assign \copy1.csr.new_dcsr_ebreaku  = \copy1.csr.wdata [12];
  assign \copy1.csr.new_dcsr_prv  = \copy1.csr.wdata [1:0];
  assign \copy1.csr.new_dcsr_step  = \copy1.csr.wdata [2];
  assign \copy1.csr.new_mip_seip  = \copy1.csr._new_mip_T_8 [9];
  assign \copy1.csr.new_mip_ssip  = \copy1.csr._new_mip_T_8 [1];
  assign \copy1.csr.new_mip_stip  = \copy1.csr._new_mip_T_8 [5];
  assign \copy1.csr.new_mstatus_fs  = \copy1.csr.wdata [14:13];
  assign \copy1.csr.new_mstatus_mie  = \copy1.csr.wdata [3];
  assign \copy1.csr.new_mstatus_mpie  = \copy1.csr.wdata [7];
  assign \copy1.csr.new_mstatus_mpp  = \copy1.csr.wdata [12:11];
  assign \copy1.csr.new_mstatus_mprv  = \copy1.csr.wdata [17];
  assign \copy1.csr.new_mstatus_mxr  = \copy1.csr.wdata [19];
  assign \copy1.csr.new_mstatus_sie  = \copy1.csr.wdata [1];
  assign \copy1.csr.new_mstatus_spie  = \copy1.csr.wdata [5];
  assign \copy1.csr.new_mstatus_spp  = \copy1.csr.wdata [8];
  assign \copy1.csr.new_mstatus_sum  = \copy1.csr.wdata [18];
  assign \copy1.csr.new_mstatus_tsr  = \copy1.csr.wdata [22];
  assign \copy1.csr.new_mstatus_tvm  = \copy1.csr.wdata [20];
  assign \copy1.csr.new_mstatus_tw  = \copy1.csr.wdata [21];
  assign \copy1.csr.new_satp_mode  = \copy1.csr.wdata [63:60];
  assign \copy1.csr.new_satp_ppn  = \copy1.csr.wdata [43:0];
  assign \copy1.csr.new_sip_ssip  = \copy1.csr._new_sip_T_3 [1];
  assign \copy1.csr.notDebugTVec [63:8] = { 24'hxxxxxx, \copy1.csr.notDebugTVec_base [39:8] };
  assign \copy1.csr.notDebugTVec_base [63:40] = 24'hxxxxxx;
  assign \copy1.csr.notDebugTVec_interruptOffset  = { \copy1.csr.cause [5:0], 2'h0 };
  assign \copy1.csr.notDebugTVec_interruptVec  = { 24'hxxxxxx, \copy1.csr.notDebugTVec_base [39:8], \copy1.csr.cause [5:0], 2'h0 };
  assign \copy1.csr.pmp_mask_base  = { \copy1.csr.reg_pmp_0_addr , \copy1.csr.reg_pmp_0_cfg_a [0] };
  assign \copy1.csr.pmp_mask_base_1  = { \copy1.csr.reg_pmp_1_addr , \copy1.csr.reg_pmp_1_cfg_a [0] };
  assign \copy1.csr.pmp_mask_base_2  = { \copy1.csr.reg_pmp_2_addr , \copy1.csr.reg_pmp_2_cfg_a [0] };
  assign \copy1.csr.pmp_mask_base_3  = { \copy1.csr.reg_pmp_3_addr , \copy1.csr.reg_pmp_3_cfg_a [0] };
  assign \copy1.csr.pmp_mask_base_4  = { \copy1.csr.reg_pmp_4_addr , \copy1.csr.reg_pmp_4_cfg_a [0] };
  assign \copy1.csr.pmp_mask_base_5  = { \copy1.csr.reg_pmp_5_addr , \copy1.csr.reg_pmp_5_cfg_a [0] };
  assign \copy1.csr.pmp_mask_base_6  = { \copy1.csr.reg_pmp_6_addr , \copy1.csr.reg_pmp_6_cfg_a [0] };
  assign \copy1.csr.pmp_mask_base_7  = { \copy1.csr.reg_pmp_7_addr , \copy1.csr.reg_pmp_7_cfg_a [0] };
  assign \copy1.csr.read_fcsr  = { \copy1.csr.reg_frm , \copy1.csr.reg_fflags  };
  assign \copy1.csr.read_mcounteren  = \copy1.csr.reg_mcounteren [2:0];
  assign \copy1.csr.read_medeleg  = { 40'h0000000000, \copy1.csr.reg_medeleg [23:20], 4'h0, \copy1.csr.reg_medeleg [15], 1'h0, \copy1.csr.reg_medeleg [13:12], 1'h0, \copy1.csr.reg_medeleg [10], 1'h0, \copy1.csr.reg_medeleg [8], 1'h0, \copy1.csr.reg_medeleg [6], 1'h0, \copy1.csr.reg_medeleg [4:2], 1'h0, \copy1.csr.reg_medeleg [0] };
  assign \copy1.csr.read_mideleg  = { 54'h00000000000000, \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 };
  assign \copy1.csr.read_mip  = { \copy1.csr.mip_seip , 1'h0, \copy1.csr.io_interrupts_mtip , 1'h0, \copy1.csr.reg_mip_stip , 1'h0, \copy1.csr.io_interrupts_msip , 1'h0, \copy1.csr.reg_mip_ssip , 1'h0 };
  assign \copy1.csr.read_mip_lo  = { \copy1.csr.reg_mip_stip , 1'h0, \copy1.csr.io_interrupts_msip , 1'h0, \copy1.csr.reg_mip_ssip , 1'h0 };
  assign \copy1.csr.read_mstatus  = { \copy1.csr.io_status_sd , 24'h000000, \copy1.csr.reg_mstatus_gva , 15'h1400, \copy1.csr.reg_mstatus_tsr , \copy1.csr.reg_mstatus_tw , \copy1.csr.reg_mstatus_tvm , \copy1.csr.reg_mstatus_mxr , \copy1.csr.reg_mstatus_sum , \copy1.csr.reg_mstatus_mprv , 2'h0, \copy1.csr.reg_mstatus_fs , \copy1.csr.reg_mstatus_mpp , 2'h0, \copy1.csr.reg_mstatus_spp , \copy1.csr.reg_mstatus_mpie , 1'h0, \copy1.csr.reg_mstatus_spie , 1'h0, \copy1.csr.reg_mstatus_mie , 1'h0, \copy1.csr.reg_mstatus_sie , 1'h0 };
  assign \copy1.csr.read_mstatus_hi  = { \copy1.csr.io_status_cease_r , \copy1.csr.reg_wfi , \copy1.csr.reg_misa [31:0], \copy1.csr.io_status_dprv , 1'h0, \copy1.csr.reg_mstatus_prv , 1'h0, \copy1.csr.io_status_sd , 24'h000000, \copy1.csr.reg_mstatus_gva , 15'h1400, \copy1.csr.reg_mstatus_tsr  };
  assign \copy1.csr.read_mstatus_hi_hi  = { \copy1.csr.io_status_cease_r , \copy1.csr.reg_wfi , \copy1.csr.reg_misa [31:0], \copy1.csr.io_status_dprv , 1'h0, \copy1.csr.reg_mstatus_prv , 1'h0, \copy1.csr.io_status_sd , 23'h000000 };
  assign \copy1.csr.read_mstatus_lo  = { \copy1.csr.reg_mstatus_tw , \copy1.csr.reg_mstatus_tvm , \copy1.csr.reg_mstatus_mxr , \copy1.csr.reg_mstatus_sum , \copy1.csr.reg_mstatus_mprv , 2'h0, \copy1.csr.reg_mstatus_fs , \copy1.csr.reg_mstatus_mpp , 2'h0, \copy1.csr.reg_mstatus_spp , \copy1.csr.reg_mstatus_mpie , 1'h0, \copy1.csr.reg_mstatus_spie , 1'h0, \copy1.csr.reg_mstatus_mie , 1'h0, \copy1.csr.reg_mstatus_sie , 1'h0 };
  assign \copy1.csr.read_mstatus_lo_lo  = { \copy1.csr.reg_mstatus_spp , \copy1.csr.reg_mstatus_mpie , 1'h0, \copy1.csr.reg_mstatus_spie , 1'h0, \copy1.csr.reg_mstatus_mie , 1'h0, \copy1.csr.reg_mstatus_sie , 1'h0 };
  assign \copy1.csr.read_mtvec  = { 32'h00000000, \copy1.csr._read_mtvec_T_5  };
  assign \copy1.csr.read_scounteren  = \copy1.csr.reg_scounteren [2:0];
  assign \copy1.csr.read_sip [63:12] = 52'h0000000000000;
  assign \copy1.csr.read_stvec  = { \copy1.csr._read_stvec_T_8 , \copy1.csr._read_stvec_T_5  };
  assign \copy1.csr.s_interrupts [63:16] = 48'hxxxxxxxxxxxx;
  assign \copy1.csr.sie_mask  = { 54'h00000000000000, \copy1.csr.reg_mideleg [9], 3'h0, \copy1.csr.reg_mideleg [5], 3'h0, \copy1.csr.reg_mideleg [1], 1'h0 };
  assign \copy1.csr.tvec [63:40] = 24'hxxxxxx;
  assign \copy1.csr.value  = { \copy1.csr.large_ , \copy1.csr.small_  };
  assign \copy1.csr.value_1  = { \copy1.csr.large_1 , \copy1.csr.small_1  };
  assign \copy1.csr.x79  = \copy1.csr.reg_mcountinhibit [2];
  assign \copy1.csr.clock  = \copy1.clock ;
  assign \copy1.bpu_io_bp_0_address  = \copy1.csr.io_bp_0_address ;
  assign \copy1.bpu_io_bp_0_control_action  = \copy1.csr.io_bp_0_control_action ;
  assign \copy1.bpu_io_bp_0_control_m  = \copy1.csr.io_bp_0_control_m ;
  assign \copy1.bpu_io_bp_0_control_r  = \copy1.csr.io_bp_0_control_r ;
  assign \copy1.bpu_io_bp_0_control_s  = \copy1.csr.io_bp_0_control_s ;
  assign \copy1.bpu_io_bp_0_control_tmatch  = \copy1.csr.io_bp_0_control_tmatch ;
  assign \copy1.bpu_io_bp_0_control_u  = \copy1.csr.io_bp_0_control_u ;
  assign \copy1.bpu_io_bp_0_control_w  = \copy1.csr.io_bp_0_control_w ;
  assign \copy1.bpu_io_bp_0_control_x  = \copy1.csr.io_bp_0_control_x ;
  assign \copy1.csr.io_cause  = \copy1.csr_io_cause ;
  assign \copy1.csr_io_csr_stall  = \copy1.csr.io_csr_stall ;
  assign { \copy1.csr_io_customCSRs_0_value [63:2], \copy1.io_ptw_customCSRs_csrs_0_value [1], \copy1.csr_io_customCSRs_0_value [0] } = \copy1.csr.io_customCSRs_0_value ;
  assign \copy1.csr_io_decode_0_fp_csr  = \copy1.csr.io_decode_0_fp_csr ;
  assign \copy1.csr_io_decode_0_fp_illegal  = \copy1.csr.io_decode_0_fp_illegal ;
  assign \copy1.csr.io_decode_0_inst  = \copy1.csr_io_decode_0_inst ;
  assign \copy1.csr_io_decode_0_read_illegal  = \copy1.csr.io_decode_0_read_illegal ;
  assign \copy1.csr_io_decode_0_system_illegal  = \copy1.csr.io_decode_0_system_illegal ;
  assign \copy1.csr_io_decode_0_write_flush  = \copy1.csr.io_decode_0_write_flush ;
  assign \copy1.csr_io_decode_0_write_illegal  = \copy1.csr.io_decode_0_write_illegal ;
  assign \copy1.csr_io_eret  = \copy1.csr.io_eret ;
  assign \copy1.csr_io_evec  = \copy1.csr.io_evec ;
  assign \copy1.csr.io_exception  = \copy1.csr_io_exception ;
  assign \copy1.csr.io_fcsr_flags_bits  = \copy1.io_fpu_fcsr_flags_bits ;
  assign \copy1.csr.io_fcsr_flags_valid  = \copy1.io_fpu_fcsr_flags_valid ;
  assign \copy1.csr_io_fcsr_rm  = \copy1.csr.io_fcsr_rm ;
  assign \copy1.csr.io_gva  = \copy1.csr_io_gva ;
  assign \copy1.csr.io_hartid  = \copy1.io_hartid ;
  assign \copy1.csr_io_inhibit_cycle  = \copy1.csr.io_inhibit_cycle ;
  assign \copy1.csr.io_inst_0  = \copy1.wb_reg_inst ;
  assign \copy1.csr_io_interrupt  = \copy1.csr.io_interrupt ;
  assign \copy1.csr_io_interrupt_cause  = \copy1.csr.io_interrupt_cause ;
  assign \copy1.csr.io_interrupts_debug  = \copy1.io_interrupts_debug ;
  assign \copy1.csr.io_interrupts_meip  = \copy1.io_interrupts_meip ;
  assign \copy1.csr.io_interrupts_msip  = \copy1.io_interrupts_msip ;
  assign \copy1.csr.io_interrupts_mtip  = \copy1.io_interrupts_mtip ;
  assign \copy1.csr.io_interrupts_seip  = \copy1.io_interrupts_seip ;
  assign \copy1.csr.io_pc  = \copy1.wb_reg_pc ;
  assign \copy1.csr_io_pmp_0_addr  = \copy1.csr.io_pmp_0_addr ;
  assign \copy1.csr_io_pmp_0_cfg_a  = \copy1.csr.io_pmp_0_cfg_a ;
  assign \copy1.csr_io_pmp_0_cfg_l  = \copy1.csr.io_pmp_0_cfg_l ;
  assign \copy1.csr_io_pmp_0_cfg_r  = \copy1.csr.io_pmp_0_cfg_r ;
  assign \copy1.csr_io_pmp_0_cfg_w  = \copy1.csr.io_pmp_0_cfg_w ;
  assign \copy1.csr_io_pmp_0_cfg_x  = \copy1.csr.io_pmp_0_cfg_x ;
  assign \copy1.csr_io_pmp_0_mask  = \copy1.csr.io_pmp_0_mask ;
  assign \copy1.csr_io_pmp_1_addr  = \copy1.csr.io_pmp_1_addr ;
  assign \copy1.csr_io_pmp_1_cfg_a  = \copy1.csr.io_pmp_1_cfg_a ;
  assign \copy1.csr_io_pmp_1_cfg_l  = \copy1.csr.io_pmp_1_cfg_l ;
  assign \copy1.csr_io_pmp_1_cfg_r  = \copy1.csr.io_pmp_1_cfg_r ;
  assign \copy1.csr_io_pmp_1_cfg_w  = \copy1.csr.io_pmp_1_cfg_w ;
  assign \copy1.csr_io_pmp_1_cfg_x  = \copy1.csr.io_pmp_1_cfg_x ;
  assign \copy1.csr_io_pmp_1_mask  = \copy1.csr.io_pmp_1_mask ;
  assign \copy1.csr_io_pmp_2_addr  = \copy1.csr.io_pmp_2_addr ;
  assign \copy1.csr_io_pmp_2_cfg_a  = \copy1.csr.io_pmp_2_cfg_a ;
  assign \copy1.csr_io_pmp_2_cfg_l  = \copy1.csr.io_pmp_2_cfg_l ;
  assign \copy1.csr_io_pmp_2_cfg_r  = \copy1.csr.io_pmp_2_cfg_r ;
  assign \copy1.csr_io_pmp_2_cfg_w  = \copy1.csr.io_pmp_2_cfg_w ;
  assign \copy1.csr_io_pmp_2_cfg_x  = \copy1.csr.io_pmp_2_cfg_x ;
  assign \copy1.csr_io_pmp_2_mask  = \copy1.csr.io_pmp_2_mask ;
  assign \copy1.csr_io_pmp_3_addr  = \copy1.csr.io_pmp_3_addr ;
  assign \copy1.csr_io_pmp_3_cfg_a  = \copy1.csr.io_pmp_3_cfg_a ;
  assign \copy1.csr_io_pmp_3_cfg_l  = \copy1.csr.io_pmp_3_cfg_l ;
  assign \copy1.csr_io_pmp_3_cfg_r  = \copy1.csr.io_pmp_3_cfg_r ;
  assign \copy1.csr_io_pmp_3_cfg_w  = \copy1.csr.io_pmp_3_cfg_w ;
  assign \copy1.csr_io_pmp_3_cfg_x  = \copy1.csr.io_pmp_3_cfg_x ;
  assign \copy1.csr_io_pmp_3_mask  = \copy1.csr.io_pmp_3_mask ;
  assign \copy1.csr_io_pmp_4_addr  = \copy1.csr.io_pmp_4_addr ;
  assign \copy1.csr_io_pmp_4_cfg_a  = \copy1.csr.io_pmp_4_cfg_a ;
  assign \copy1.csr_io_pmp_4_cfg_l  = \copy1.csr.io_pmp_4_cfg_l ;
  assign \copy1.csr_io_pmp_4_cfg_r  = \copy1.csr.io_pmp_4_cfg_r ;
  assign \copy1.csr_io_pmp_4_cfg_w  = \copy1.csr.io_pmp_4_cfg_w ;
  assign \copy1.csr_io_pmp_4_cfg_x  = \copy1.csr.io_pmp_4_cfg_x ;
  assign \copy1.csr_io_pmp_4_mask  = \copy1.csr.io_pmp_4_mask ;
  assign \copy1.csr_io_pmp_5_addr  = \copy1.csr.io_pmp_5_addr ;
  assign \copy1.csr_io_pmp_5_cfg_a  = \copy1.csr.io_pmp_5_cfg_a ;
  assign \copy1.csr_io_pmp_5_cfg_l  = \copy1.csr.io_pmp_5_cfg_l ;
  assign \copy1.csr_io_pmp_5_cfg_r  = \copy1.csr.io_pmp_5_cfg_r ;
  assign \copy1.csr_io_pmp_5_cfg_w  = \copy1.csr.io_pmp_5_cfg_w ;
  assign \copy1.csr_io_pmp_5_cfg_x  = \copy1.csr.io_pmp_5_cfg_x ;
  assign \copy1.csr_io_pmp_5_mask  = \copy1.csr.io_pmp_5_mask ;
  assign \copy1.csr_io_pmp_6_addr  = \copy1.csr.io_pmp_6_addr ;
  assign \copy1.csr_io_pmp_6_cfg_a  = \copy1.csr.io_pmp_6_cfg_a ;
  assign \copy1.csr_io_pmp_6_cfg_l  = \copy1.csr.io_pmp_6_cfg_l ;
  assign \copy1.csr_io_pmp_6_cfg_r  = \copy1.csr.io_pmp_6_cfg_r ;
  assign \copy1.csr_io_pmp_6_cfg_w  = \copy1.csr.io_pmp_6_cfg_w ;
  assign \copy1.csr_io_pmp_6_cfg_x  = \copy1.csr.io_pmp_6_cfg_x ;
  assign \copy1.csr_io_pmp_6_mask  = \copy1.csr.io_pmp_6_mask ;
  assign \copy1.csr_io_pmp_7_addr  = \copy1.csr.io_pmp_7_addr ;
  assign \copy1.csr_io_pmp_7_cfg_a  = \copy1.csr.io_pmp_7_cfg_a ;
  assign \copy1.csr_io_pmp_7_cfg_l  = \copy1.csr.io_pmp_7_cfg_l ;
  assign \copy1.csr_io_pmp_7_cfg_r  = \copy1.csr.io_pmp_7_cfg_r ;
  assign \copy1.csr_io_pmp_7_cfg_w  = \copy1.csr.io_pmp_7_cfg_w ;
  assign \copy1.csr_io_pmp_7_cfg_x  = \copy1.csr.io_pmp_7_cfg_x ;
  assign \copy1.csr_io_pmp_7_mask  = \copy1.csr.io_pmp_7_mask ;
  assign \copy1.csr_io_ptbr_mode  = \copy1.csr.io_ptbr_mode ;
  assign \copy1.csr_io_ptbr_ppn  = \copy1.csr.io_ptbr_ppn ;
  assign \copy1.csr.io_retire  = \copy1.csr_io_retire ;
  assign \copy1.csr.io_rw_addr  = \copy1.wb_reg_inst [31:20];
  assign \copy1.csr.io_rw_cmd  = \copy1.csr_io_rw_cmd ;
  assign \copy1.csr_io_rw_rdata  = \copy1.csr.io_rw_rdata ;
  assign \copy1.csr.io_rw_wdata  = \copy1.wb_reg_wdata ;
  assign \copy1.csr_io_singleStep  = \copy1.csr.io_singleStep ;
  assign \copy1.csr_io_status_cease  = \copy1.csr.io_status_cease ;
  assign \copy1.bpu_io_status_debug  = \copy1.csr.io_status_debug ;
  assign \copy1.csr_io_status_dprv  = \copy1.csr.io_status_dprv ;
  assign \copy1.csr_io_status_dv  = \copy1.csr.io_status_dv ;
  assign \copy1.csr_io_status_fs  = \copy1.csr.io_status_fs ;
  assign \copy1.csr_io_status_gva  = \copy1.csr.io_status_gva ;
  assign \copy1.csr_io_status_hie  = \copy1.csr.io_status_hie ;
  assign \copy1.csr_io_status_isa  = \copy1.csr.io_status_isa ;
  assign \copy1.csr_io_status_mbe  = \copy1.csr.io_status_mbe ;
  assign \copy1.csr_io_status_mie  = \copy1.csr.io_status_mie ;
  assign \copy1.csr_io_status_mpie  = \copy1.csr.io_status_mpie ;
  assign \copy1.csr_io_status_mpp  = \copy1.csr.io_status_mpp ;
  assign \copy1.csr_io_status_mprv  = \copy1.csr.io_status_mprv ;
  assign \copy1.csr_io_status_mpv  = \copy1.csr.io_status_mpv ;
  assign \copy1.csr_io_status_mxr  = \copy1.csr.io_status_mxr ;
  assign \copy1.bpu_io_status_prv  = \copy1.csr.io_status_prv ;
  assign \copy1.csr_io_status_sbe  = \copy1.csr.io_status_sbe ;
  assign \copy1.csr_io_status_sd  = \copy1.csr.io_status_sd ;
  assign \copy1.csr_io_status_sd_rv32  = \copy1.csr.io_status_sd_rv32 ;
  assign \copy1.csr_io_status_sie  = \copy1.csr.io_status_sie ;
  assign \copy1.csr_io_status_spie  = \copy1.csr.io_status_spie ;
  assign \copy1.csr_io_status_spp  = \copy1.csr.io_status_spp ;
  assign \copy1.csr_io_status_sum  = \copy1.csr.io_status_sum ;
  assign \copy1.csr_io_status_sxl  = \copy1.csr.io_status_sxl ;
  assign \copy1.csr_io_status_tsr  = \copy1.csr.io_status_tsr ;
  assign \copy1.csr_io_status_tvm  = \copy1.csr.io_status_tvm ;
  assign \copy1.csr_io_status_tw  = \copy1.csr.io_status_tw ;
  assign \copy1.csr_io_status_ube  = \copy1.csr.io_status_ube ;
  assign \copy1.csr_io_status_uie  = \copy1.csr.io_status_uie ;
  assign \copy1.csr_io_status_upie  = \copy1.csr.io_status_upie ;
  assign \copy1.csr_io_status_uxl  = \copy1.csr.io_status_uxl ;
  assign \copy1.csr_io_status_v  = \copy1.csr.io_status_v ;
  assign \copy1.csr_io_status_vs  = \copy1.csr.io_status_vs ;
  assign \copy1.csr_io_status_wfi  = \copy1.csr.io_status_wfi ;
  assign \copy1.csr_io_status_xs  = \copy1.csr.io_status_xs ;
  assign \copy1.csr_io_status_zero1  = \copy1.csr.io_status_zero1 ;
  assign \copy1.csr_io_status_zero2  = \copy1.csr.io_status_zero2 ;
  assign \copy1.csr_io_time  = \copy1.csr.io_time ;
  assign \copy1.csr_io_trace_0_exception  = \copy1.csr.io_trace_0_exception ;
  assign \copy1.csr_io_trace_0_iaddr  = \copy1.csr.io_trace_0_iaddr ;
  assign \copy1.csr_io_trace_0_insn  = \copy1.csr.io_trace_0_insn ;
  assign \copy1.csr_io_trace_0_valid  = \copy1.csr.io_trace_0_valid ;
  assign \copy1.csr.io_tval  = \copy1.csr_io_tval ;
  assign \copy1.csr.io_ungated_clock  = \copy1.clock ;
  assign \copy1.csr.reset  = \copy1.reset ;
  assign \copy1.bpu._GEN_11  = { 35'h000000000, \copy1.bpu._r_T_12 , \copy1.bpu._r_T_10 , \copy1.bpu._r_T_8 , \copy1.bpu.io_bp_0_control_tmatch [0] };
  assign \copy1.bpu._en_T_1  = { \copy1.bpu.io_bp_0_control_m , 1'h0, \copy1.bpu.io_bp_0_control_s , \copy1.bpu.io_bp_0_control_u  };
  assign \copy1.bpu._r_T_13  = { \copy1.bpu._r_T_12 , \copy1.bpu._r_T_10 , \copy1.bpu._r_T_8 , \copy1.bpu.io_bp_0_control_tmatch [0] };
  assign \copy1.bpu.io_bp_0_address  = \copy1.bpu_io_bp_0_address ;
  assign \copy1.bpu.io_bp_0_control_action  = \copy1.bpu_io_bp_0_control_action ;
  assign \copy1.bpu.io_bp_0_control_m  = \copy1.bpu_io_bp_0_control_m ;
  assign \copy1.bpu.io_bp_0_control_r  = \copy1.bpu_io_bp_0_control_r ;
  assign \copy1.bpu.io_bp_0_control_s  = \copy1.bpu_io_bp_0_control_s ;
  assign \copy1.bpu.io_bp_0_control_tmatch  = \copy1.bpu_io_bp_0_control_tmatch ;
  assign \copy1.bpu.io_bp_0_control_u  = \copy1.bpu_io_bp_0_control_u ;
  assign \copy1.bpu.io_bp_0_control_w  = \copy1.bpu_io_bp_0_control_w ;
  assign \copy1.bpu.io_bp_0_control_x  = \copy1.bpu_io_bp_0_control_x ;
  assign \copy1.bpu_io_debug_if  = \copy1.bpu.io_debug_if ;
  assign \copy1.bpu_io_debug_ld  = \copy1.bpu.io_debug_ld ;
  assign \copy1.bpu_io_debug_st  = \copy1.bpu.io_debug_st ;
  assign \copy1.bpu.io_ea  = \copy1.mem_reg_wdata [38:0];
  assign \copy1.bpu.io_pc  = \copy1.ibuf_io_pc [38:0];
  assign \copy1.bpu.io_status_debug  = \copy1.bpu_io_status_debug ;
  assign \copy1.bpu.io_status_prv  = \copy1.bpu_io_status_prv ;
  assign \copy1.bpu_io_xcpt_if  = \copy1.bpu.io_xcpt_if ;
  assign \copy1.bpu_io_xcpt_ld  = \copy1.bpu.io_xcpt_ld ;
  assign \copy1.bpu_io_xcpt_st  = \copy1.bpu.io_xcpt_st ;
  assign \copy1.alu._GEN_1  = \copy1.alu.io_fn [3];
  assign \copy1.alu._GEN_10  = \copy1.alu._shout_l_T_18 [63:8];
  assign \copy1.alu._GEN_11  = \copy1.alu._shout_l_T_28 [63:4];
  assign \copy1.alu._GEN_12  = \copy1.alu._shout_l_T_38 [63:2];
  assign \copy1.alu._GEN_13  = \copy1.alu._shout_l_T_48 [63:1];
  assign \copy1.alu._GEN_14  = { 63'h0000000000000000, \copy1.alu._shift_logic_T_1  };
  assign \copy1.alu._GEN_2  = { 32'h00000000, \copy1.alu._T_7  };
  assign \copy1.alu._GEN_3  = \copy1.alu._shin_T_11 [63:16];
  assign \copy1.alu._GEN_4  = \copy1.alu._shin_T_21 [63:8];
  assign \copy1.alu._GEN_5  = \copy1.alu._shin_T_31 [63:4];
  assign \copy1.alu._GEN_6  = \copy1.alu._shin_T_41 [63:2];
  assign \copy1.alu._GEN_7  = \copy1.alu._shin_T_51 [63:1];
  assign \copy1.alu._GEN_8  = \copy1.alu.shout_r [63:32];
  assign \copy1.alu._GEN_9  = \copy1.alu._shout_l_T_8 [63:16];
  assign \copy1.alu._io_out_T_4  = { \copy1.alu._io_out_T_2 , \copy1.alu.out [31:0] };
  assign \copy1.alu._shin_T_10  = { \copy1.alu.io_in1 [31:0], 32'h00000000 };
  assign \copy1.alu._shin_T_16  = { \copy1.alu._shin_T_11 [63:48], 16'h0000, \copy1.alu._shin_T_11 [31:16] };
  assign \copy1.alu._shin_T_18  = { \copy1.alu._shin_T_11 [47:0], 16'h0000 };
  assign \copy1.alu._shin_T_20  = { \copy1.alu._shin_T_11 [47:32], 16'h0000, \copy1.alu._shin_T_11 [15:0], 16'h0000 };
  assign \copy1.alu._shin_T_26  = { \copy1.alu._shin_T_21 [63:56], 8'h00, \copy1.alu._shin_T_21 [47:40], 8'h00, \copy1.alu._shin_T_21 [31:24], 8'h00, \copy1.alu._shin_T_21 [15:8] };
  assign \copy1.alu._shin_T_28  = { \copy1.alu._shin_T_21 [55:0], 8'h00 };
  assign \copy1.alu._shin_T_30  = { \copy1.alu._shin_T_21 [55:48], 8'h00, \copy1.alu._shin_T_21 [39:32], 8'h00, \copy1.alu._shin_T_21 [23:16], 8'h00, \copy1.alu._shin_T_21 [7:0], 8'h00 };
  assign \copy1.alu._shin_T_36  = { \copy1.alu._shin_T_31 [63:60], 4'h0, \copy1.alu._shin_T_31 [55:52], 4'h0, \copy1.alu._shin_T_31 [47:44], 4'h0, \copy1.alu._shin_T_31 [39:36], 4'h0, \copy1.alu._shin_T_31 [31:28], 4'h0, \copy1.alu._shin_T_31 [23:20], 4'h0, \copy1.alu._shin_T_31 [15:12], 4'h0, \copy1.alu._shin_T_31 [7:4] };
  assign \copy1.alu._shin_T_38  = { \copy1.alu._shin_T_31 [59:0], 4'h0 };
  assign \copy1.alu._shin_T_40  = { \copy1.alu._shin_T_31 [59:56], 4'h0, \copy1.alu._shin_T_31 [51:48], 4'h0, \copy1.alu._shin_T_31 [43:40], 4'h0, \copy1.alu._shin_T_31 [35:32], 4'h0, \copy1.alu._shin_T_31 [27:24], 4'h0, \copy1.alu._shin_T_31 [19:16], 4'h0, \copy1.alu._shin_T_31 [11:8], 4'h0, \copy1.alu._shin_T_31 [3:0], 4'h0 };
  assign \copy1.alu._shin_T_46  = { \copy1.alu._shin_T_41 [63:62], 2'h0, \copy1.alu._shin_T_41 [59:58], 2'h0, \copy1.alu._shin_T_41 [55:54], 2'h0, \copy1.alu._shin_T_41 [51:50], 2'h0, \copy1.alu._shin_T_41 [47:46], 2'h0, \copy1.alu._shin_T_41 [43:42], 2'h0, \copy1.alu._shin_T_41 [39:38], 2'h0, \copy1.alu._shin_T_41 [35:34], 2'h0, \copy1.alu._shin_T_41 [31:30], 2'h0, \copy1.alu._shin_T_41 [27:26], 2'h0, \copy1.alu._shin_T_41 [23:22], 2'h0, \copy1.alu._shin_T_41 [19:18], 2'h0, \copy1.alu._shin_T_41 [15:14], 2'h0, \copy1.alu._shin_T_41 [11:10], 2'h0, \copy1.alu._shin_T_41 [7:6], 2'h0, \copy1.alu._shin_T_41 [3:2] };
  assign \copy1.alu._shin_T_48  = { \copy1.alu._shin_T_41 [61:0], 2'h0 };
  assign \copy1.alu._shin_T_50  = { \copy1.alu._shin_T_41 [61:60], 2'h0, \copy1.alu._shin_T_41 [57:56], 2'h0, \copy1.alu._shin_T_41 [53:52], 2'h0, \copy1.alu._shin_T_41 [49:48], 2'h0, \copy1.alu._shin_T_41 [45:44], 2'h0, \copy1.alu._shin_T_41 [41:40], 2'h0, \copy1.alu._shin_T_41 [37:36], 2'h0, \copy1.alu._shin_T_41 [33:32], 2'h0, \copy1.alu._shin_T_41 [29:28], 2'h0, \copy1.alu._shin_T_41 [25:24], 2'h0, \copy1.alu._shin_T_41 [21:20], 2'h0, \copy1.alu._shin_T_41 [17:16], 2'h0, \copy1.alu._shin_T_41 [13:12], 2'h0, \copy1.alu._shin_T_41 [9:8], 2'h0, \copy1.alu._shin_T_41 [5:4], 2'h0, \copy1.alu._shin_T_41 [1:0], 2'h0 };
  assign \copy1.alu._shin_T_56  = { \copy1.alu._shin_T_51 [63], 1'h0, \copy1.alu._shin_T_51 [61], 1'h0, \copy1.alu._shin_T_51 [59], 1'h0, \copy1.alu._shin_T_51 [57], 1'h0, \copy1.alu._shin_T_51 [55], 1'h0, \copy1.alu._shin_T_51 [53], 1'h0, \copy1.alu._shin_T_51 [51], 1'h0, \copy1.alu._shin_T_51 [49], 1'h0, \copy1.alu._shin_T_51 [47], 1'h0, \copy1.alu._shin_T_51 [45], 1'h0, \copy1.alu._shin_T_51 [43], 1'h0, \copy1.alu._shin_T_51 [41], 1'h0, \copy1.alu._shin_T_51 [39], 1'h0, \copy1.alu._shin_T_51 [37], 1'h0, \copy1.alu._shin_T_51 [35], 1'h0, \copy1.alu._shin_T_51 [33], 1'h0, \copy1.alu._shin_T_51 [31], 1'h0, \copy1.alu._shin_T_51 [29], 1'h0, \copy1.alu._shin_T_51 [27], 1'h0, \copy1.alu._shin_T_51 [25], 1'h0, \copy1.alu._shin_T_51 [23], 1'h0, \copy1.alu._shin_T_51 [21], 1'h0, \copy1.alu._shin_T_51 [19], 1'h0, \copy1.alu._shin_T_51 [17], 1'h0, \copy1.alu._shin_T_51 [15], 1'h0, \copy1.alu._shin_T_51 [13], 1'h0, \copy1.alu._shin_T_51 [11], 1'h0, \copy1.alu._shin_T_51 [9], 1'h0, \copy1.alu._shin_T_51 [7], 1'h0, \copy1.alu._shin_T_51 [5], 1'h0, \copy1.alu._shin_T_51 [3], 1'h0, \copy1.alu._shin_T_51 [1] };
  assign \copy1.alu._shin_T_58  = { \copy1.alu._shin_T_51 [62:0], 1'h0 };
  assign \copy1.alu._shin_T_6  = { 32'h00000000, \copy1.alu._T_7  };
  assign \copy1.alu._shin_T_60  = { \copy1.alu._shin_T_51 [62], 1'h0, \copy1.alu._shin_T_51 [60], 1'h0, \copy1.alu._shin_T_51 [58], 1'h0, \copy1.alu._shin_T_51 [56], 1'h0, \copy1.alu._shin_T_51 [54], 1'h0, \copy1.alu._shin_T_51 [52], 1'h0, \copy1.alu._shin_T_51 [50], 1'h0, \copy1.alu._shin_T_51 [48], 1'h0, \copy1.alu._shin_T_51 [46], 1'h0, \copy1.alu._shin_T_51 [44], 1'h0, \copy1.alu._shin_T_51 [42], 1'h0, \copy1.alu._shin_T_51 [40], 1'h0, \copy1.alu._shin_T_51 [38], 1'h0, \copy1.alu._shin_T_51 [36], 1'h0, \copy1.alu._shin_T_51 [34], 1'h0, \copy1.alu._shin_T_51 [32], 1'h0, \copy1.alu._shin_T_51 [30], 1'h0, \copy1.alu._shin_T_51 [28], 1'h0, \copy1.alu._shin_T_51 [26], 1'h0, \copy1.alu._shin_T_51 [24], 1'h0, \copy1.alu._shin_T_51 [22], 1'h0, \copy1.alu._shin_T_51 [20], 1'h0, \copy1.alu._shin_T_51 [18], 1'h0, \copy1.alu._shin_T_51 [16], 1'h0, \copy1.alu._shin_T_51 [14], 1'h0, \copy1.alu._shin_T_51 [12], 1'h0, \copy1.alu._shin_T_51 [10], 1'h0, \copy1.alu._shin_T_51 [8], 1'h0, \copy1.alu._shin_T_51 [6], 1'h0, \copy1.alu._shin_T_51 [4], 1'h0, \copy1.alu._shin_T_51 [2], 1'h0, \copy1.alu._shin_T_51 [0], 1'h0 };
  assign \copy1.alu._shin_T_8  = { \copy1.alu.io_in1 [31:0], 32'h00000000 };
  assign \copy1.alu._shout_l_T_13  = { \copy1.alu._shout_l_T_8 [63:48], 16'h0000, \copy1.alu._shout_l_T_8 [31:16] };
  assign \copy1.alu._shout_l_T_15  = { \copy1.alu._shout_l_T_8 [47:0], 16'h0000 };
  assign \copy1.alu._shout_l_T_17  = { \copy1.alu._shout_l_T_8 [47:32], 16'h0000, \copy1.alu._shout_l_T_8 [15:0], 16'h0000 };
  assign \copy1.alu._shout_l_T_23  = { \copy1.alu._shout_l_T_18 [63:56], 8'h00, \copy1.alu._shout_l_T_18 [47:40], 8'h00, \copy1.alu._shout_l_T_18 [31:24], 8'h00, \copy1.alu._shout_l_T_18 [15:8] };
  assign \copy1.alu._shout_l_T_25  = { \copy1.alu._shout_l_T_18 [55:0], 8'h00 };
  assign \copy1.alu._shout_l_T_27  = { \copy1.alu._shout_l_T_18 [55:48], 8'h00, \copy1.alu._shout_l_T_18 [39:32], 8'h00, \copy1.alu._shout_l_T_18 [23:16], 8'h00, \copy1.alu._shout_l_T_18 [7:0], 8'h00 };
  assign \copy1.alu._shout_l_T_3  = \copy1.alu.shout_r [63:32];
  assign \copy1.alu._shout_l_T_33  = { \copy1.alu._shout_l_T_28 [63:60], 4'h0, \copy1.alu._shout_l_T_28 [55:52], 4'h0, \copy1.alu._shout_l_T_28 [47:44], 4'h0, \copy1.alu._shout_l_T_28 [39:36], 4'h0, \copy1.alu._shout_l_T_28 [31:28], 4'h0, \copy1.alu._shout_l_T_28 [23:20], 4'h0, \copy1.alu._shout_l_T_28 [15:12], 4'h0, \copy1.alu._shout_l_T_28 [7:4] };
  assign \copy1.alu._shout_l_T_35  = { \copy1.alu._shout_l_T_28 [59:0], 4'h0 };
  assign \copy1.alu._shout_l_T_37  = { \copy1.alu._shout_l_T_28 [59:56], 4'h0, \copy1.alu._shout_l_T_28 [51:48], 4'h0, \copy1.alu._shout_l_T_28 [43:40], 4'h0, \copy1.alu._shout_l_T_28 [35:32], 4'h0, \copy1.alu._shout_l_T_28 [27:24], 4'h0, \copy1.alu._shout_l_T_28 [19:16], 4'h0, \copy1.alu._shout_l_T_28 [11:8], 4'h0, \copy1.alu._shout_l_T_28 [3:0], 4'h0 };
  assign \copy1.alu._shout_l_T_43  = { \copy1.alu._shout_l_T_38 [63:62], 2'h0, \copy1.alu._shout_l_T_38 [59:58], 2'h0, \copy1.alu._shout_l_T_38 [55:54], 2'h0, \copy1.alu._shout_l_T_38 [51:50], 2'h0, \copy1.alu._shout_l_T_38 [47:46], 2'h0, \copy1.alu._shout_l_T_38 [43:42], 2'h0, \copy1.alu._shout_l_T_38 [39:38], 2'h0, \copy1.alu._shout_l_T_38 [35:34], 2'h0, \copy1.alu._shout_l_T_38 [31:30], 2'h0, \copy1.alu._shout_l_T_38 [27:26], 2'h0, \copy1.alu._shout_l_T_38 [23:22], 2'h0, \copy1.alu._shout_l_T_38 [19:18], 2'h0, \copy1.alu._shout_l_T_38 [15:14], 2'h0, \copy1.alu._shout_l_T_38 [11:10], 2'h0, \copy1.alu._shout_l_T_38 [7:6], 2'h0, \copy1.alu._shout_l_T_38 [3:2] };
  assign \copy1.alu._shout_l_T_45  = { \copy1.alu._shout_l_T_38 [61:0], 2'h0 };
  assign \copy1.alu._shout_l_T_47  = { \copy1.alu._shout_l_T_38 [61:60], 2'h0, \copy1.alu._shout_l_T_38 [57:56], 2'h0, \copy1.alu._shout_l_T_38 [53:52], 2'h0, \copy1.alu._shout_l_T_38 [49:48], 2'h0, \copy1.alu._shout_l_T_38 [45:44], 2'h0, \copy1.alu._shout_l_T_38 [41:40], 2'h0, \copy1.alu._shout_l_T_38 [37:36], 2'h0, \copy1.alu._shout_l_T_38 [33:32], 2'h0, \copy1.alu._shout_l_T_38 [29:28], 2'h0, \copy1.alu._shout_l_T_38 [25:24], 2'h0, \copy1.alu._shout_l_T_38 [21:20], 2'h0, \copy1.alu._shout_l_T_38 [17:16], 2'h0, \copy1.alu._shout_l_T_38 [13:12], 2'h0, \copy1.alu._shout_l_T_38 [9:8], 2'h0, \copy1.alu._shout_l_T_38 [5:4], 2'h0, \copy1.alu._shout_l_T_38 [1:0], 2'h0 };
  assign \copy1.alu._shout_l_T_5  = { \copy1.alu.shout_r [31:0], 32'h00000000 };
  assign \copy1.alu._shout_l_T_53  = { \copy1.alu._shout_l_T_48 [63], 1'h0, \copy1.alu._shout_l_T_48 [61], 1'h0, \copy1.alu._shout_l_T_48 [59], 1'h0, \copy1.alu._shout_l_T_48 [57], 1'h0, \copy1.alu._shout_l_T_48 [55], 1'h0, \copy1.alu._shout_l_T_48 [53], 1'h0, \copy1.alu._shout_l_T_48 [51], 1'h0, \copy1.alu._shout_l_T_48 [49], 1'h0, \copy1.alu._shout_l_T_48 [47], 1'h0, \copy1.alu._shout_l_T_48 [45], 1'h0, \copy1.alu._shout_l_T_48 [43], 1'h0, \copy1.alu._shout_l_T_48 [41], 1'h0, \copy1.alu._shout_l_T_48 [39], 1'h0, \copy1.alu._shout_l_T_48 [37], 1'h0, \copy1.alu._shout_l_T_48 [35], 1'h0, \copy1.alu._shout_l_T_48 [33], 1'h0, \copy1.alu._shout_l_T_48 [31], 1'h0, \copy1.alu._shout_l_T_48 [29], 1'h0, \copy1.alu._shout_l_T_48 [27], 1'h0, \copy1.alu._shout_l_T_48 [25], 1'h0, \copy1.alu._shout_l_T_48 [23], 1'h0, \copy1.alu._shout_l_T_48 [21], 1'h0, \copy1.alu._shout_l_T_48 [19], 1'h0, \copy1.alu._shout_l_T_48 [17], 1'h0, \copy1.alu._shout_l_T_48 [15], 1'h0, \copy1.alu._shout_l_T_48 [13], 1'h0, \copy1.alu._shout_l_T_48 [11], 1'h0, \copy1.alu._shout_l_T_48 [9], 1'h0, \copy1.alu._shout_l_T_48 [7], 1'h0, \copy1.alu._shout_l_T_48 [5], 1'h0, \copy1.alu._shout_l_T_48 [3], 1'h0, \copy1.alu._shout_l_T_48 [1] };
  assign \copy1.alu._shout_l_T_55  = { \copy1.alu._shout_l_T_48 [62:0], 1'h0 };
  assign \copy1.alu._shout_l_T_57  = { \copy1.alu._shout_l_T_48 [62], 1'h0, \copy1.alu._shout_l_T_48 [60], 1'h0, \copy1.alu._shout_l_T_48 [58], 1'h0, \copy1.alu._shout_l_T_48 [56], 1'h0, \copy1.alu._shout_l_T_48 [54], 1'h0, \copy1.alu._shout_l_T_48 [52], 1'h0, \copy1.alu._shout_l_T_48 [50], 1'h0, \copy1.alu._shout_l_T_48 [48], 1'h0, \copy1.alu._shout_l_T_48 [46], 1'h0, \copy1.alu._shout_l_T_48 [44], 1'h0, \copy1.alu._shout_l_T_48 [42], 1'h0, \copy1.alu._shout_l_T_48 [40], 1'h0, \copy1.alu._shout_l_T_48 [38], 1'h0, \copy1.alu._shout_l_T_48 [36], 1'h0, \copy1.alu._shout_l_T_48 [34], 1'h0, \copy1.alu._shout_l_T_48 [32], 1'h0, \copy1.alu._shout_l_T_48 [30], 1'h0, \copy1.alu._shout_l_T_48 [28], 1'h0, \copy1.alu._shout_l_T_48 [26], 1'h0, \copy1.alu._shout_l_T_48 [24], 1'h0, \copy1.alu._shout_l_T_48 [22], 1'h0, \copy1.alu._shout_l_T_48 [20], 1'h0, \copy1.alu._shout_l_T_48 [18], 1'h0, \copy1.alu._shout_l_T_48 [16], 1'h0, \copy1.alu._shout_l_T_48 [14], 1'h0, \copy1.alu._shout_l_T_48 [12], 1'h0, \copy1.alu._shout_l_T_48 [10], 1'h0, \copy1.alu._shout_l_T_48 [8], 1'h0, \copy1.alu._shout_l_T_48 [6], 1'h0, \copy1.alu._shout_l_T_48 [4], 1'h0, \copy1.alu._shout_l_T_48 [2], 1'h0, \copy1.alu._shout_l_T_48 [0], 1'h0 };
  assign \copy1.alu._shout_l_T_7  = { \copy1.alu.shout_r [31:0], 32'h00000000 };
  assign \copy1.alu._shout_r_T_4  = { \copy1.alu._shout_r_T_2 , \copy1.alu.shin  };
  assign \copy1.alu._shout_r_T_5 [63:0] = \copy1.alu.shout_r ;
  assign \copy1.alu.shamt  = { \copy1.alu._T_10 , \copy1.alu.io_in2 [4:0] };
  assign \copy1.alu.shin_r  = { \copy1.alu._T_7 , \copy1.alu.io_in1 [31:0] };
  assign \copy1.alu_io_adder_out  = \copy1.alu.io_adder_out ;
  assign \copy1.alu_io_cmp_out  = \copy1.alu.io_cmp_out ;
  assign \copy1.alu.io_dw  = \copy1.ex_ctrl_alu_dw ;
  assign \copy1.alu.io_fn  = \copy1.ex_ctrl_alu_fn ;
  assign \copy1.alu.io_in1  = \copy1.alu_io_in1 ;
  assign \copy1.alu.io_in2  = \copy1.alu_io_in2 ;
  assign \copy1.alu_io_out  = \copy1.alu.io_out ;
  assign \copy1.clock  = clock;
  assign \copy1.io_dmem_ordered  = io_dmem_ordered;
  assign \copy1.io_dmem_perf_grant  = io_dmem_perf_grant;
  assign \copy1.io_dmem_perf_release  = io_dmem_perf_release;
  assign \copy1.io_dmem_replay_next  = io_dmem_replay_next;
  assign \copy1.io_dmem_req_ready  = io_dmem_req_ready;
  assign \copy1.io_dmem_resp_bits_data  = io_dmem_resp_bits_data;
  assign \copy1.io_dmem_resp_bits_data_word_bypass  = io_dmem_resp_bits_data_word_bypass;
  assign \copy1.io_dmem_resp_bits_has_data  = io_dmem_resp_bits_has_data;
  assign \copy1.io_dmem_resp_bits_replay  = io_dmem_resp_bits_replay;
  assign \copy1.io_dmem_resp_bits_size  = io_dmem_resp_bits_size;
  assign \copy1.io_dmem_resp_bits_tag  = io_dmem_resp_bits_tag;
  assign \copy1.io_dmem_resp_valid  = io_dmem_resp_valid;
  assign \copy1.io_dmem_s2_nack  = io_dmem_s2_nack;
  assign \copy1.io_dmem_s2_xcpt_ae_ld  = io_dmem_s2_xcpt_ae_ld;
  assign \copy1.io_dmem_s2_xcpt_ae_st  = io_dmem_s2_xcpt_ae_st;
  assign \copy1.io_dmem_s2_xcpt_ma_ld  = io_dmem_s2_xcpt_ma_ld;
  assign \copy1.io_dmem_s2_xcpt_ma_st  = io_dmem_s2_xcpt_ma_st;
  assign \copy1.io_dmem_s2_xcpt_pf_ld  = io_dmem_s2_xcpt_pf_ld;
  assign \copy1.io_dmem_s2_xcpt_pf_st  = io_dmem_s2_xcpt_pf_st;
  assign \copy1.io_fpu_dec_ren1  = io_fpu_dec_ren1;
  assign \copy1.io_fpu_dec_ren2  = io_fpu_dec_ren2;
  assign \copy1.io_fpu_dec_ren3  = io_fpu_dec_ren3;
  assign \copy1.io_fpu_dec_wen  = io_fpu_dec_wen;
  assign \copy1.io_fpu_fcsr_flags_bits  = io_fpu_fcsr_flags_bits;
  assign \copy1.io_fpu_fcsr_flags_valid  = io_fpu_fcsr_flags_valid;
  assign \copy1.io_fpu_fcsr_rdy  = io_fpu_fcsr_rdy;
  assign \copy1.io_fpu_illegal_rm  = io_fpu_illegal_rm;
  assign \copy1.io_fpu_nack_mem  = io_fpu_nack_mem;
  assign \copy1.io_fpu_sboard_clr  = io_fpu_sboard_clr;
  assign \copy1.io_fpu_sboard_clra  = io_fpu_sboard_clra;
  assign \copy1.io_fpu_sboard_set  = io_fpu_sboard_set;
  assign \copy1.io_fpu_store_data  = io_fpu_store_data;
  assign \copy1.io_fpu_toint_data  = io_fpu_toint_data;
  assign \copy1.io_hartid  = 1'h0;
  assign \copy1.io_imem_resp_bits_btb_bht_history  = io_imem_resp_bits_btb_bht_history;
  assign \copy1.io_imem_resp_bits_btb_entry  = io_imem_resp_bits_btb_entry;
  assign \copy1.io_imem_resp_bits_data  = io_imem_resp_bits_data;
  assign \copy1.io_imem_resp_bits_pc  = io_imem_resp_bits_pc;
  assign \copy1.io_imem_resp_bits_replay  = io_imem_resp_bits_replay;
  assign \copy1.io_imem_resp_bits_xcpt_ae_inst  = io_imem_resp_bits_xcpt_ae_inst;
  assign \copy1.io_imem_resp_bits_xcpt_pf_inst  = io_imem_resp_bits_xcpt_pf_inst;
  assign \copy1.io_imem_resp_valid  = io_imem_resp_valid;
  assign \copy1.io_interrupts_debug  = 1'h0;
  assign \copy1.io_interrupts_meip  = 1'h0;
  assign \copy1.io_interrupts_msip  = 1'h0;
  assign \copy1.io_interrupts_mtip  = 1'h0;
  assign \copy1.io_interrupts_seip  = 1'h0;
  assign copy1_retire = \copy1.io_retire ;
  assign \copy1.io_rs1_secret  = rs1_secret_1;
  assign \copy1.io_rs2_secret  = rs2_secret_1;
  assign \copy1.reset  = reset;
endmodule


module tb(clk, rst);
output reg clk, rst;
reg io_imem_resp_valid, io_imem_resp_bits_btb_taken, io_imem_resp_bits_btb_bridx;
reg [4:0] io_imem_resp_bits_btb_entry;
reg [7:0] io_imem_resp_bits_btb_bht_history;
reg [39:0] io_imem_resp_bits_pc;
reg [31:0] io_imem_resp_bits_data;
reg io_imem_resp_bits_xcpt_pf_inst, io_imem_resp_bits_xcpt_ae_inst, io_imem_resp_bits_replay, io_dmem_req_ready, io_dmem_s2_nack, io_dmem_resp_valid;
reg [6:0] io_dmem_resp_bits_tag;
reg [1:0] io_dmem_resp_bits_size;
reg [63:0] io_dmem_resp_bits_data;
reg io_dmem_resp_bits_replay, io_dmem_resp_bits_has_data;
reg [63:0] io_dmem_resp_bits_data_word_bypass;
reg io_dmem_replay_next, io_dmem_s2_xcpt_ma_ld, io_dmem_s2_xcpt_ma_st, io_dmem_s2_xcpt_pf_ld, io_dmem_s2_xcpt_pf_st, io_dmem_s2_xcpt_ae_ld, io_dmem_s2_xcpt_ae_st;
reg io_dmem_ordered, io_dmem_perf_release, io_dmem_perf_grant, io_fpu_fcsr_flags_valid;
reg [4:0] io_fpu_fcsr_flags_bits;
reg [63:0] io_fpu_store_data, io_fpu_toint_data;
reg io_fpu_fcsr_rdy, io_fpu_nack_mem, io_fpu_illegal_rm, io_fpu_dec_wen, io_fpu_dec_ren1, io_fpu_dec_ren2, io_fpu_dec_ren3, io_fpu_sboard_set, io_fpu_sboard_clr;
reg [4:0] io_fpu_sboard_clra;
reg [63:0] rs1_secret_1, rs1_secret_2, rs2_secret_1, rs2_secret_2;

reg [39:0] io_imem_resp_bits_pc_unconstrained;
reg [31:0] io_imem_resp_bits_data_unconstrained;

top dut_inst(
  .clock(clk),
  .reset(rst),
  .io_imem_resp_valid(1),
  .io_imem_resp_bits_btb_taken(0),
  .io_imem_resp_bits_btb_bridx(0),
  .io_imem_resp_bits_btb_entry(0),
  .io_imem_resp_bits_btb_bht_history(0),
  .io_imem_resp_bits_pc(0),
  .io_imem_resp_bits_data(io_imem_resp_bits_data),
  .io_imem_resp_bits_xcpt_pf_inst(0),
  .io_imem_resp_bits_xcpt_ae_inst(0),
  .io_imem_resp_bits_replay(0),
  .io_dmem_req_ready(0),
  .io_dmem_s2_nack(0),
  .io_dmem_resp_valid(0),
  .io_dmem_resp_bits_tag(0),
  .io_dmem_resp_bits_size(0),
  .io_dmem_resp_bits_data(0),
  .io_dmem_resp_bits_replay(0),
  .io_dmem_resp_bits_has_data(0),
  .io_dmem_resp_bits_data_word_bypass(0),
  .io_dmem_replay_next(0),
  .io_dmem_s2_xcpt_ma_ld(0),
  .io_dmem_s2_xcpt_ma_st(0),
  .io_dmem_s2_xcpt_pf_ld(0),
  .io_dmem_s2_xcpt_pf_st(0),
  .io_dmem_s2_xcpt_ae_ld(0),
  .io_dmem_s2_xcpt_ae_st(0),
  .io_dmem_ordered(0),
  .io_dmem_perf_release(0),
  .io_dmem_perf_grant(0),
  .io_fpu_fcsr_flags_valid(0),
  .io_fpu_fcsr_flags_bits(0),
  .io_fpu_store_data(0),
  .io_fpu_toint_data(0),
  .io_fpu_fcsr_rdy(0),
  .io_fpu_nack_mem(0),
  .io_fpu_illegal_rm(0),
  .io_fpu_dec_wen(0),
  .io_fpu_dec_ren1(0),
  .io_fpu_dec_ren2(0),
  .io_fpu_dec_ren3(0),
  .io_fpu_sboard_set(0),
  .io_fpu_sboard_clr(0),
  .io_fpu_sboard_clra(0),
  .rs1_secret_1(rs1_secret_1),
  .rs1_secret_2(rs1_secret_2),
  .rs2_secret_1(rs2_secret_1),
  .rs2_secret_2(rs2_secret_2)
);

integer counter;
initial begin
  // clk = 0;
  // counter = 0;
  // #5 rst = 1;
  // #5 rst = 0;

  while (counter < 100) begin
  @(posedge clk);
  counter = counter + 1;
  io_imem_resp_valid = $urandom % 2;
  io_imem_resp_bits_btb_taken = $urandom % 2;
  io_imem_resp_bits_btb_bridx = $urandom % 2;
  io_imem_resp_bits_btb_entry = $urandom % 32;
  io_imem_resp_bits_btb_bht_history = $urandom % 256;
  io_imem_resp_bits_pc_unconstrained = {$urandom, $urandom};
  io_imem_resp_bits_pc = {io_imem_resp_bits_pc_unconstrained[39:2],2'b00}; // Encode input assumption
  io_imem_resp_bits_data_unconstrained = $urandom;
  // io_imem_resp_bits_data = {1'b0, io_imem_resp_bits_data_unconstrained[30], 3'b000,io_imem_resp_bits_data_unconstrained[26:7],7'b0110011}; // Encode input assumption
  io_imem_resp_bits_data = {1'b0, io_imem_resp_bits_data_unconstrained[30], 5'b00000,io_imem_resp_bits_data_unconstrained[24:7],7'b0110011}; // Encode input assumption
  io_imem_resp_bits_xcpt_pf_inst = $urandom % 2;
  io_imem_resp_bits_xcpt_ae_inst = $urandom % 2;
  io_imem_resp_bits_replay = $urandom % 2;
  io_dmem_req_ready = $urandom % 2;
  io_dmem_s2_nack = $urandom % 2;
  io_dmem_resp_valid = $urandom % 2;
  io_dmem_resp_bits_tag = $urandom % 128;
  io_dmem_resp_bits_size = $urandom % 4;
  io_dmem_resp_bits_data = {$urandom, $urandom};
  io_dmem_resp_bits_replay = $urandom % 2;
  io_dmem_resp_bits_has_data = $urandom % 2;
  io_dmem_resp_bits_data_word_bypass = {$urandom, $urandom};
  io_dmem_replay_next = $urandom % 2;
  io_dmem_s2_xcpt_ma_ld = $urandom % 2;
  io_dmem_s2_xcpt_ma_st = $urandom % 2;
  io_dmem_s2_xcpt_pf_ld = $urandom % 2;
  io_dmem_s2_xcpt_pf_st = $urandom % 2;
  io_dmem_s2_xcpt_ae_ld = $urandom % 2;
  io_dmem_s2_xcpt_ae_st = $urandom % 2;
  io_dmem_ordered = $urandom % 2;
  io_dmem_perf_release = $urandom % 2;
  io_dmem_perf_grant = $urandom % 2;
  io_fpu_fcsr_flags_valid = $urandom % 2;
  io_fpu_fcsr_flags_bits = $urandom % 32;
  io_fpu_store_data = {$urandom, $urandom};
  io_fpu_toint_data = {$urandom, $urandom};
  io_fpu_fcsr_rdy = $urandom % 2;
  io_fpu_nack_mem = $urandom % 2;
  io_fpu_illegal_rm = $urandom % 2;
  io_fpu_dec_wen = $urandom % 2;
  io_fpu_dec_ren1 = $urandom % 2;
  io_fpu_dec_ren2 = $urandom % 2;
  io_fpu_dec_ren3 = $urandom % 2;
  io_fpu_sboard_set = $urandom % 2;
  io_fpu_sboard_clr = $urandom % 2;
  io_fpu_sboard_clra = $urandom % 32;
  rs1_secret_1 = {$urandom, $urandom};
  rs1_secret_2 = {$urandom, $urandom};
  rs2_secret_1 = {$urandom, $urandom};
  rs2_secret_2 = {$urandom, $urandom};
  end

  // $display("Simulation ends after %0d cycles", counter);
  // $finish;
end

// initial begin
//    $dumpfile("verilog/simulation/rocket.vcd"); // Output VCD file
//     $dumpvars(0, tb);          // Dump all signals in "tb"
// end

// always #5 clk = ~clk;

endmodule


// module top(
//   input clock,
//   input reset,
//   input io_imem_resp_valid,
//   input io_imem_resp_bits_btb_taken,
//   input io_imem_resp_bits_btb_bridx,
//   input [4:0]  io_imem_resp_bits_btb_entry,
//   input [7:0]  io_imem_resp_bits_btb_bht_history,
//   input [39:0] io_imem_resp_bits_pc,
//   input [31:0] io_imem_resp_bits_data,
//   input io_imem_resp_bits_xcpt_pf_inst,
//   input io_imem_resp_bits_xcpt_ae_inst,
//   input io_imem_resp_bits_replay,
//   input io_dmem_req_ready,
//   input io_dmem_s2_nack,
//   input io_dmem_resp_valid,
//   input [6:0]  io_dmem_resp_bits_tag,
//   input [1:0]  io_dmem_resp_bits_size,
//   input [63:0] io_dmem_resp_bits_data,
//   input io_dmem_resp_bits_replay,
//   input io_dmem_resp_bits_has_data,
//   input [63:0] io_dmem_resp_bits_data_word_bypass,
//   input io_dmem_replay_next,
//   input io_dmem_s2_xcpt_ma_ld,
//   input io_dmem_s2_xcpt_ma_st,
//   input io_dmem_s2_xcpt_pf_ld,
//   input io_dmem_s2_xcpt_pf_st,
//   input io_dmem_s2_xcpt_ae_ld,
//   input io_dmem_s2_xcpt_ae_st,
//   input io_dmem_ordered,
//   input io_dmem_perf_release,
//   input io_dmem_perf_grant,
//   input io_fpu_fcsr_flags_valid,
//   input [4:0]  io_fpu_fcsr_flags_bits,
//   input [63:0] io_fpu_store_data,
//   input [63:0] io_fpu_toint_data,
//   input io_fpu_fcsr_rdy,
//   input io_fpu_nack_mem,
//   input io_fpu_illegal_rm,
//   input io_fpu_dec_wen,
//   input io_fpu_dec_ren1,
//   input io_fpu_dec_ren2,
//   input io_fpu_dec_ren3,
//   input io_fpu_sboard_set,
//   input io_fpu_sboard_clr,
//   input [4:0]  io_fpu_sboard_clra,
//   input [63:0] rs1_secret_1,
//   input [63:0] rs1_secret_2,
//   input [63:0] rs2_secret_1,
//   input [63:0] rs2_secret_2
// );

// wire copy1_retire, copy2_retire;

// Rocket copy1(
//     .clock(clock),
//     .reset(reset),
//     .io_hartid(0),
//     .io_interrupts_debug(0),
//     .io_interrupts_mtip(0),
//     .io_interrupts_msip(0),
//     .io_interrupts_meip(0),
//     .io_interrupts_seip(0),
//     .io_imem_resp_valid(io_imem_resp_valid),
//     .io_imem_resp_bits_btb_entry(io_imem_resp_bits_btb_entry),
//     .io_imem_resp_bits_btb_bht_history(io_imem_resp_bits_btb_bht_history),
//     .io_imem_resp_bits_pc(io_imem_resp_bits_pc),
//     .io_imem_resp_bits_data(io_imem_resp_bits_data),
//     .io_imem_resp_bits_xcpt_pf_inst(io_imem_resp_bits_xcpt_pf_inst),
//     .io_imem_resp_bits_xcpt_ae_inst(io_imem_resp_bits_xcpt_ae_inst),
//     .io_imem_resp_bits_replay(io_imem_resp_bits_replay),
//     .io_dmem_req_ready(io_dmem_req_ready),
//     .io_dmem_s2_nack(io_dmem_s2_nack),
//     .io_dmem_resp_valid(io_dmem_resp_valid),
//     .io_dmem_resp_bits_tag(io_dmem_resp_bits_tag),
//     .io_dmem_resp_bits_size(io_dmem_resp_bits_size),
//     .io_dmem_resp_bits_data(io_dmem_resp_bits_data),
//     .io_dmem_resp_bits_replay(io_dmem_resp_bits_replay),
//     .io_dmem_resp_bits_has_data(io_dmem_resp_bits_has_data),
//     .io_dmem_resp_bits_data_word_bypass(io_dmem_resp_bits_data_word_bypass),
//     .io_dmem_replay_next(io_dmem_replay_next),
//     .io_dmem_s2_xcpt_ma_ld(io_dmem_s2_xcpt_ma_ld),
//     .io_dmem_s2_xcpt_ma_st(io_dmem_s2_xcpt_ma_st),
//     .io_dmem_s2_xcpt_pf_ld(io_dmem_s2_xcpt_pf_ld),
//     .io_dmem_s2_xcpt_pf_st(io_dmem_s2_xcpt_pf_st),
//     .io_dmem_s2_xcpt_ae_ld(io_dmem_s2_xcpt_ae_ld),
//     .io_dmem_s2_xcpt_ae_st(io_dmem_s2_xcpt_ae_st),
//     .io_dmem_ordered(io_dmem_ordered),
//     .io_dmem_perf_release(io_dmem_perf_release),
//     .io_dmem_perf_grant(io_dmem_perf_grant),
//     .io_fpu_fcsr_flags_valid(io_fpu_fcsr_flags_valid),
//     .io_fpu_fcsr_flags_bits(io_fpu_fcsr_flags_bits),
//     .io_fpu_store_data(io_fpu_store_data),
//     .io_fpu_toint_data(io_fpu_toint_data),
//     .io_fpu_fcsr_rdy(io_fpu_fcsr_rdy),
//     .io_fpu_nack_mem(io_fpu_nack_mem),
//     .io_fpu_illegal_rm(io_fpu_illegal_rm),
//     .io_fpu_dec_wen(io_fpu_dec_wen),
//     .io_fpu_dec_ren1(io_fpu_dec_ren1),
//     .io_fpu_dec_ren2(io_fpu_dec_ren2),
//     .io_fpu_dec_ren3(io_fpu_dec_ren3),
//     .io_fpu_sboard_set(io_fpu_sboard_set),
//     .io_fpu_sboard_clr(io_fpu_sboard_clr),
//     .io_fpu_sboard_clra(io_fpu_sboard_clra),
//     .io_retire(copy1_retire),
//     .io_rs1_secret(rs1_secret_1),
//     .io_rs2_secret(rs2_secret_1)
// );

// Rocket copy2(
//     .clock(clock),
//     .reset(reset),
//     .io_hartid(0),
//     .io_interrupts_debug(0),
//     .io_interrupts_mtip(0),
//     .io_interrupts_msip(0),
//     .io_interrupts_meip(0),
//     .io_interrupts_seip(0),
//     .io_imem_resp_valid(io_imem_resp_valid),
//     .io_imem_resp_bits_btb_entry(io_imem_resp_bits_btb_entry),
//     .io_imem_resp_bits_btb_bht_history(io_imem_resp_bits_btb_bht_history),
//     .io_imem_resp_bits_pc(io_imem_resp_bits_pc),
//     .io_imem_resp_bits_data(io_imem_resp_bits_data),
//     .io_imem_resp_bits_xcpt_pf_inst(io_imem_resp_bits_xcpt_pf_inst),
//     .io_imem_resp_bits_xcpt_ae_inst(io_imem_resp_bits_xcpt_ae_inst),
//     .io_imem_resp_bits_replay(io_imem_resp_bits_replay),
//     .io_dmem_req_ready(io_dmem_req_ready),
//     .io_dmem_s2_nack(io_dmem_s2_nack),
//     .io_dmem_resp_valid(io_dmem_resp_valid),
//     .io_dmem_resp_bits_tag(io_dmem_resp_bits_tag),
//     .io_dmem_resp_bits_size(io_dmem_resp_bits_size),
//     .io_dmem_resp_bits_data(io_dmem_resp_bits_data),
//     .io_dmem_resp_bits_replay(io_dmem_resp_bits_replay),
//     .io_dmem_resp_bits_has_data(io_dmem_resp_bits_has_data),
//     .io_dmem_resp_bits_data_word_bypass(io_dmem_resp_bits_data_word_bypass),
//     .io_dmem_replay_next(io_dmem_replay_next),
//     .io_dmem_s2_xcpt_ma_ld(io_dmem_s2_xcpt_ma_ld),
//     .io_dmem_s2_xcpt_ma_st(io_dmem_s2_xcpt_ma_st),
//     .io_dmem_s2_xcpt_pf_ld(io_dmem_s2_xcpt_pf_ld),
//     .io_dmem_s2_xcpt_pf_st(io_dmem_s2_xcpt_pf_st),
//     .io_dmem_s2_xcpt_ae_ld(io_dmem_s2_xcpt_ae_ld),
//     .io_dmem_s2_xcpt_ae_st(io_dmem_s2_xcpt_ae_st),
//     .io_dmem_ordered(io_dmem_ordered),
//     .io_dmem_perf_release(io_dmem_perf_release),
//     .io_dmem_perf_grant(io_dmem_perf_grant),
//     .io_fpu_fcsr_flags_valid(io_fpu_fcsr_flags_valid),
//     .io_fpu_fcsr_flags_bits(io_fpu_fcsr_flags_bits),
//     .io_fpu_store_data(io_fpu_store_data),
//     .io_fpu_toint_data(io_fpu_toint_data),
//     .io_fpu_fcsr_rdy(io_fpu_fcsr_rdy),
//     .io_fpu_nack_mem(io_fpu_nack_mem),
//     .io_fpu_illegal_rm(io_fpu_illegal_rm),
//     .io_fpu_dec_wen(io_fpu_dec_wen),
//     .io_fpu_dec_ren1(io_fpu_dec_ren1),
//     .io_fpu_dec_ren2(io_fpu_dec_ren2),
//     .io_fpu_dec_ren3(io_fpu_dec_ren3),
//     .io_fpu_sboard_set(io_fpu_sboard_set),
//     .io_fpu_sboard_clr(io_fpu_sboard_clr),
//     .io_fpu_sboard_clra(io_fpu_sboard_clra),
//     .io_retire(copy2_retire),
//     .io_rs1_secret(rs1_secret_2),
//     .io_rs2_secret(rs2_secret_2)
// );



// reg assume_1_violate;
// wire assume_1_violate_in;

// // Assume // Assume the instructions can only be add, sub, sub, sll, slt, sltu, xor, srl, sra, or, and there's no compress instruction
// assign assume_1_violate_in = assume_1_violate || (io_imem_resp_bits_data[26:25] != 2'b00) || (io_imem_resp_bits_data[6:0] != 7'b0110011) || (io_imem_resp_bits_pc[1:0] != 2'b00);

// always @(posedge clock) begin
//     assume_1_violate <= assume_1_violate_in;
// end

// wire assume_violate;
// assign assume_violate = assume_1_violate_in;

// // assert property (copy1_retire == copy2_retire || assume_violate);


// endmodule