$date
	Sat Oct 22 23:24:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#185734
b110 &
b110 %
1$
b110 !
1"
#185735
0"
#185738
b11 &
b11 %
#185742
b1010 &
b1010 %
#185746
b101 &
b101 %
#185750
b10000 &
b10000 %
#185754
b1000 &
b1000 %
#185758
b100 &
b100 %
#185762
b10 &
b10 %
#185766
b1 &
1#
b1 %
#185770
b0 &
b0 %
0#
0$
#1215059
b10001 !
1"
#1215062
b10001 &
b10001 %
1$
#1215063
0"
#1215066
b110100 &
b110100 %
#1215070
b11010 &
b11010 %
#1215074
b1101 &
b1101 %
#1215078
b101000 &
b101000 %
#1215082
b10100 &
b10100 %
#1215086
b1010 &
b1010 %
#1215090
b101 &
b101 %
#1215094
b10000 &
b10000 %
#1215098
b1000 &
b1000 %
#1215102
b100 &
b100 %
#1215106
b10 &
b10 %
#1215110
b1 &
1#
b1 %
#1215114
b0 &
b0 %
0#
0$
#2166964
b10111 !
1"
#2166966
b10111 &
b10111 %
1$
#2166967
0"
#2166970
b1000110 &
b1000110 %
#2166974
b100011 &
b100011 %
#2166978
b1101010 &
b1101010 %
#2166982
b110101 &
b110101 %
#2166986
b10100000 &
b10100000 %
#2166990
b1010000 &
b1010000 %
#2166994
b101000 &
b101000 %
#2166998
b10100 &
b10100 %
#2167002
b1010 &
b1010 %
#2167006
b101 &
b101 %
#2167010
b10000 &
b10000 %
#2167014
b1000 &
b1000 %
#2167018
b100 &
b100 %
#2167022
b10 &
b10 %
#2167026
b1 &
b1 %
1#
#2167030
b0 &
0#
b0 %
0$
#4500012
