# riscv
Computer architecture class repo

Designing a simple FPGA processor using verilog code
