
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ece385sp24/labs/final_project/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ece385sp24/Vivado/2022.2/data/ip'.
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1 -flatten_hierarchy none -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3912
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/ece385sp24/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.285 ; gain = 406.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_2' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_2' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_3' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_3' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_1' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_1/synth/mb_block_xlconcat_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_1' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_1/synth/mb_block_xlconcat_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:100]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:100]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/.Xil/Vivado-15152-LAPTOP-U1IB34FN/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'tetris_display' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_display.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_display.sv:89]
INFO: [Synth 8-6157] synthesizing module 'tetris_game' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_game.sv:23]
	Parameter KEY_MOVE_LEFT bound to: 8'b00000100 
	Parameter KEY_MOVE_RIGHT bound to: 8'b00000111 
	Parameter KEY_MOVE_ROTATE bound to: 8'b00011010 
	Parameter KEY_MOVE_DOWN bound to: 8'b00010110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_game.sv:192]
INFO: [Synth 8-6157] synthesizing module 'generate_blocks' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/generate_blocks.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'generate_blocks' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/generate_blocks.sv:23]
INFO: [Synth 8-6157] synthesizing module 'wait_clock' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/wait_clock.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/wait_clock.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'wait_clock' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/wait_clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'check_move' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/check_move.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/check_move.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'check_move' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/check_move.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tetris_game' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_game.sv:23]
INFO: [Synth 8-6157] synthesizing module 'draw_playfield' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/draw_playfield.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_playfield' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/draw_playfield.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tetris_game__parameterized0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_game.sv:23]
	Parameter KEY_MOVE_LEFT bound to: 8'b01010000 
	Parameter KEY_MOVE_RIGHT bound to: 8'b01001111 
	Parameter KEY_MOVE_ROTATE bound to: 8'b01010010 
	Parameter KEY_MOVE_DOWN bound to: 8'b01010001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_game.sv:192]
INFO: [Synth 8-6155] done synthesizing module 'tetris_game__parameterized0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_game.sv:23]
INFO: [Synth 8-6157] synthesizing module 'draw_playfield__parameterized0' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/draw_playfield.sv:23]
	Parameter PLAYFIELD_X_ bound to: 10'b0110010000 
	Parameter PLAYFIELD_Y_ bound to: 10'b0001111000 
INFO: [Synth 8-6155] done synthesizing module 'draw_playfield__parameterized0' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/draw_playfield.sv:23]
INFO: [Synth 8-6157] synthesizing module 'draw_mode_switch' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/draw_mode_switch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_mode_switch' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/draw_mode_switch.sv:23]
INFO: [Synth 8-6157] synthesizing module 'draw_game_over' [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/draw_game_over.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_game_over' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/draw_game_over.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_display.sv:273]
INFO: [Synth 8-6155] done synthesizing module 'tetris_display' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/tetris_display.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-6014] Unused sequential element new_block_info_reg[data][2][0] was removed.  [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/generate_blocks.sv:183]
WARNING: [Synth 8-6014] Unused sequential element new_block_info_reg[data][2][3] was removed.  [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/generate_blocks.sv:183]
WARNING: [Synth 8-7137] Register wait_clock_en_reg in module wait_clock has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/sources_1/new/wait_clock.sv:45]
WARNING: [Synth 8-7129] Port generated_block[x][4] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][3] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][2] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][1] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][0] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][5] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][4] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][3] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][2] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][1] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][0] in module draw_playfield__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_block[color][2] in module check_move is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_block[color][1] in module check_move is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_block[color][0] in module check_move is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][4] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][3] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][2] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][1] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[x][0] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][5] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][4] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][3] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][2] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][1] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port generated_block[y][0] in module draw_playfield is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2252.238 ; gain = 1443.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2252.238 ; gain = 1443.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2252.238 ; gain = 1443.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2252.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [d:/ece385sp24/Tetris/tetris_hardware/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ece385sp24/Tetris/tetris_hardware/Tetris.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2391.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 2391.527 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/ece385sp24/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 2391.887 ; gain = 1583.270
INFO: [Synth 8-802] inferred FSM for state register 'wait_state_reg' in module 'wait_clock'
INFO: [Synth 8-802] inferred FSM for state register 'check_state_reg' in module 'check_move'
INFO: [Synth 8-802] inferred FSM for state register 'game_state_reg' in module 'tetris_game'
INFO: [Synth 8-802] inferred FSM for state register 'game_state_reg' in module 'tetris_game__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'display_state_reg' in module 'tetris_display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WAIT_IDLE |                              001 |                               00
              WAIT_COUNT |                              010 |                               01
                WAIT_END |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wait_state_reg' using encoding 'one-hot' in module 'wait_clock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              CHECK_IDLE |                              001 |                               00
                CHECKING |                              010 |                               01
              CHECK_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'check_state_reg' using encoding 'one-hot' in module 'check_move'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_S |                        000100000 |                             0000
         GEN_NEW_BLOCK_S |                        000010000 |                             0010
           ADD_GARBAGE_S |                        000000010 |                             0001
            CHECK_MOVE_S |                        000000100 |                             0100
             MAKE_MOVE_S |                        000001000 |                             0101
          APPEND_BLOCK_S |                        001000000 |                             0111
            CLEAN_LINE_S |                        010000000 |                             1000
             GAME_OVER_S |                        100000000 |                             0110
            WAIT_INPUT_S |                        000000001 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_state_reg' using encoding 'one-hot' in module 'tetris_game'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_S |                        000100000 |                             0000
         GEN_NEW_BLOCK_S |                        000010000 |                             0010
           ADD_GARBAGE_S |                        000000010 |                             0001
            CHECK_MOVE_S |                        000000100 |                             0100
             MAKE_MOVE_S |                        000001000 |                             0101
          APPEND_BLOCK_S |                        001000000 |                             0111
            CLEAN_LINE_S |                        010000000 |                             1000
             GAME_OVER_S |                        100000000 |                             0110
            WAIT_INPUT_S |                        000000001 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_state_reg' using encoding 'one-hot' in module 'tetris_game__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MODE_SWITCH_S |                           000001 |                              000
            TWO_PLAYER_S |                           000010 |                              010
         SINGLE_PLAYER_S |                           000100 |                              001
         WAITING_START_S |                           001000 |                              011
                  GAME_S |                           010000 |                              100
             GAME_OVER_S |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'display_state_reg' using encoding 'one-hot' in module 'tetris_display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:30 ; elapsed = 00:03:38 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 10    
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 10    
	   3 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 20    
	   3 Input    5 Bit       Adders := 16    
	  19 Input    5 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 8     
	   4 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 418   
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   9 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 10    
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 24    
	  11 Input    5 Bit        Muxes := 36    
	   7 Input    4 Bit        Muxes := 14    
	   4 Input    4 Bit        Muxes := 27    
	   2 Input    4 Bit        Muxes := 47    
	   9 Input    4 Bit        Muxes := 10    
	   6 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 432   
	   2 Input    3 Bit        Muxes := 21206 
	   8 Input    3 Bit        Muxes := 100   
	   3 Input    3 Bit        Muxes := 35    
	   5 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 44    
	   4 Input    2 Bit        Muxes := 22    
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 943   
	   3 Input    1 Bit        Muxes := 58    
	   4 Input    1 Bit        Muxes := 29    
	   5 Input    1 Bit        Muxes := 38    
	   6 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 20    
	  20 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "background_playfield" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (check_move_inst/\move_y_reg[1] )
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][0][0]' (FDE) to 'curr_block_reg[data][1][1][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][0][0]' (FDE) to 'curr_block_reg[data][2][3][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][0][1]' (FDE) to 'curr_block_reg[data][2][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][0][2]' (FDE) to 'curr_block_reg[data][2][3][2]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][0][3]' (FDE) to 'curr_block_reg[data][2][3][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][1][0]' (FDE) to 'curr_block_reg[data][1][2][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][2][0]' (FDE) to 'curr_block_reg[data][1][2][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][2][0]' (FDE) to 'curr_block_reg[data][1][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][3][0]' (FDE) to 'curr_block_reg[data][2][3][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][3][0]' (FDE) to 'curr_block_reg[data][1][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][3][3][0]' (FDE) to 'curr_block_reg[data][1][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][3][1]' (FDE) to 'curr_block_reg[data][2][3][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\curr_block_reg[data][1][3][1] )
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][3][2]' (FDE) to 'curr_block_reg[data][2][3][2]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][3][3]' (FDE) to 'curr_block_reg[data][2][3][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][1]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][4]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][5]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[x][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (generate_blocks_inst/\new_block_info_reg[x][1] )
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[x][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[x][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[x][4]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[point][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[point][1]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][3][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][3][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][2][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][0][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][1][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][0][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][0][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][2][1][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][2][1][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][1][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][1][3][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][1][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][1][2][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][1][0][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][1][1][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][1][0][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][1][0][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][0][3][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][0][3][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][0][3][1]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][0][3][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][0][2][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][0][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][0][2][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][2][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generate_blocks_inst/\new_block_info_reg[data][0][0][3] )
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][0][3]' (FDE) to 'curr_block_reg[data][1][0][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][3][1]' (FDE) to 'curr_block_reg[data][1][0][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][0][3]' (FDE) to 'curr_block_reg[data][3][0][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][3][0][3]' (FDE) to 'curr_block_reg[data][1][1][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][1][3]' (FDE) to 'curr_block_reg[data][3][1][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][1][3]' (FDE) to 'curr_block_reg[data][3][1][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][3][1][3]' (FDE) to 'curr_block_reg[data][1][2][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][2][1]' (FDE) to 'curr_block_reg[data][0][2][2]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][2][3]' (FDE) to 'curr_block_reg[data][1][2][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][2][3]' (FDE) to 'curr_block_reg[data][3][2][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][3][2][3]' (FDE) to 'curr_block_reg[data][1][3][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][3][0]' (FDE) to 'curr_block_reg[data][1][3][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][3][1]' (FDE) to 'curr_block_reg[data][1][3][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][3][2]' (FDE) to 'curr_block_reg[data][1][3][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][3][3][2]' (FDE) to 'curr_block_reg[data][1][3][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][3][3]' (FDE) to 'curr_block_reg[data][3][3][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][3][3]' (FDE) to 'curr_block_reg[data][3][3][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\curr_block_reg[data][3][3][3] )
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][3][1]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][2][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][2][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][1][2]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][2][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][0][0]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][3][1][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][0][1]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][2][2][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][1][3][2]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][2][2][1]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][1][1][2]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][2][1][1]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][1][1][1]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[data][1][3][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][0][1][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][0][0]' (FDE) to 'curr_block_reg[data][3][2][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][0][1]' (FDE) to 'curr_block_reg[data][3][1][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][1][1]' (FDE) to 'curr_block_reg[data][2][1][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][1][2]' (FDE) to 'curr_block_reg[data][2][2][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][3][1][2]' (FDE) to 'curr_block_reg[data][3][2][2]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][1][3]' (FDE) to 'curr_block_reg[data][3][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][2][3]' (FDE) to 'curr_block_reg[data][3][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][3][3][1]' (FDE) to 'curr_block_reg[data][1][3][2]'
INFO: [Synth 8-5546] ROM "background_playfield" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (check_move_inst/\move_y_reg[1] )
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][0][0]' (FDE) to 'curr_block_reg[data][1][1][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][0][0]' (FDE) to 'curr_block_reg[data][2][3][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][0][1]' (FDE) to 'curr_block_reg[data][2][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][0][2]' (FDE) to 'curr_block_reg[data][2][3][2]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][2][0][3]' (FDE) to 'curr_block_reg[data][2][3][3]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][1][0]' (FDE) to 'curr_block_reg[data][1][2][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][2][0]' (FDE) to 'curr_block_reg[data][1][2][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][2][0]' (FDE) to 'curr_block_reg[data][1][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][3][0]' (FDE) to 'curr_block_reg[data][2][3][0]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][1][3][0]' (FDE) to 'curr_block_reg[data][1][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][3][3][0]' (FDE) to 'curr_block_reg[data][1][3][1]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][3][1]' (FDE) to 'curr_block_reg[data][2][3][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\curr_block_reg[data][1][3][1] )
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][3][2]' (FDE) to 'curr_block_reg[data][2][3][2]'
INFO: [Synth 8-3886] merging instance 'curr_block_reg[data][0][3][3]' (FDE) to 'curr_block_reg[data][2][3][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][1]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][4]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[y][5]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[x][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (generate_blocks_inst/\new_block_info_reg[x][1] )
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[x][2]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[x][3]' (FD) to 'generate_blocks_inst/new_block_info_reg[x][4]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[x][4]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][2][3]'
INFO: [Synth 8-3886] merging instance 'generate_blocks_inst/new_block_info_reg[point][0]' (FD) to 'generate_blocks_inst/new_block_info_reg[data][3][2][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generate_blocks_inst/\new_block_info_reg[data][0][0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\curr_block_reg[data][3][3][3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:13 ; elapsed = 00:21:16 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:15:19 ; elapsed = 00:21:26 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:23 ; elapsed = 00:21:33 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:36 ; elapsed = 00:21:55 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:43 ; elapsed = 00:22:04 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:43 ; elapsed = 00:22:04 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:47 ; elapsed = 00:22:10 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|generate_blocks | prbs_15_reg[13] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+----------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |mb_block_xbar_0                  |         1|
|2     |mb_block_dlmb_bram_if_cntlr_0    |         1|
|3     |mb_block_dlmb_v10_0              |         1|
|4     |mb_block_ilmb_bram_if_cntlr_0    |         1|
|5     |mb_block_ilmb_v10_0              |         1|
|6     |mb_block_lmb_bram_0              |         1|
|7     |mb_block_axi_uartlite_0_0        |         1|
|8     |mb_block_clk_wiz_1_0             |         1|
|9     |mb_block_axi_gpio_0_2            |         1|
|10    |mb_block_axi_gpio_0_3            |         1|
|11    |mb_block_axi_gpio_0_1            |         1|
|12    |mb_block_mdm_1_0                 |         1|
|13    |mb_block_microblaze_0_0          |         1|
|14    |mb_block_microblaze_0_axi_intc_0 |         1|
|15    |mb_block_rst_clk_wiz_1_100M_0    |         1|
|16    |mb_block_axi_quad_spi_0_0        |         1|
|17    |mb_block_axi_timer_0_0           |         1|
|18    |clk_wiz_0                        |         1|
|19    |hdmi_tx_0                        |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_wiz                        |     1|
|2     |hdmi_tx                        |     1|
|3     |mb_block_axi_gpio_0            |     3|
|6     |mb_block_axi_quad_spi_0        |     1|
|7     |mb_block_axi_timer_0           |     1|
|8     |mb_block_axi_uartlite_0        |     1|
|9     |mb_block_clk_wiz_1             |     1|
|10    |mb_block_dlmb_bram_if_cntlr    |     1|
|11    |mb_block_dlmb_v10              |     1|
|12    |mb_block_ilmb_bram_if_cntlr    |     1|
|13    |mb_block_ilmb_v10              |     1|
|14    |mb_block_lmb_bram              |     1|
|15    |mb_block_mdm_1                 |     1|
|16    |mb_block_microblaze_0          |     1|
|17    |mb_block_microblaze_0_axi_intc |     1|
|18    |mb_block_rst_clk_wiz_1_100M    |     1|
|19    |mb_block_xbar                  |     1|
|20    |CARRY4                         |    58|
|21    |LUT1                           |   334|
|22    |LUT2                           |  1796|
|23    |LUT3                           |  4164|
|24    |LUT4                           |  1720|
|25    |LUT5                           |  4858|
|26    |LUT6                           | 15141|
|27    |MUXF7                          |   587|
|28    |MUXF8                          |    68|
|29    |SRL16E                         |     2|
|30    |FDCE                           |   136|
|31    |FDPE                           |     7|
|32    |FDRE                           |  1469|
|33    |FDSE                           |     6|
|34    |IBUF                           |     4|
|35    |OBUF                           |    29|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:47 ; elapsed = 00:22:10 . Memory (MB): peak = 2391.887 ; gain = 1583.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:00 ; elapsed = 00:21:54 . Memory (MB): peak = 2391.887 ; gain = 1443.621
Synthesis Optimization Complete : Time (s): cpu = 00:15:47 ; elapsed = 00:22:11 . Memory (MB): peak = 2391.887 ; gain = 1583.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.498 . Memory (MB): peak = 2391.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 713 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2391.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d80fc80e
INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 134 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:55 ; elapsed = 00:22:21 . Memory (MB): peak = 2391.887 ; gain = 1958.836
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/ece385sp24/Tetris/tetris_hardware/Tetris.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  3 00:14:31 2024...
