// Seed: 2639301431
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input wor id_7,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wand module_0,
    input uwire id_13,
    input uwire id_14,
    output wire id_15,
    input wand id_16,
    output tri id_17,
    input tri0 id_18,
    input wand id_19,
    input supply0 id_20,
    input uwire id_21,
    output wire id_22,
    input wire id_23,
    input supply0 id_24,
    input supply1 id_25,
    output tri0 id_26,
    output wor id_27,
    input supply0 id_28,
    input tri id_29,
    output tri id_30,
    input tri0 id_31,
    output uwire id_32
);
  tri1 id_34 = 1;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1
);
  wire id_3;
  tri1 id_4 = 1, id_5;
  assign id_0 = id_1;
  module_0(
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
