
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009352                       # Number of seconds simulated
sim_ticks                                  9352019500                       # Number of ticks simulated
final_tick                                 9352019500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  25260                       # Simulator instruction rate (inst/s)
host_op_rate                                    40166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54066461                       # Simulator tick rate (ticks/s)
host_mem_usage                                4313176                       # Number of bytes of host memory used
host_seconds                                   172.97                       # Real time elapsed on the host
sim_insts                                     4369254                       # Number of instructions simulated
sim_ops                                       6947640                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           42496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5153728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5196224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4980736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            80527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77824                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            4544045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          551081828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             555625873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       4544045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4544045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       532584005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            532584005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       532584005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           4544045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         551081828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1088209878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       81191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77824                       # Number of write requests accepted
system.mem_ctrls.readBursts                     81191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 215488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4980736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5196224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4980736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  77824                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 77823                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9351935000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77824                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    470.371681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   298.639435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.472694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           76     16.81%     16.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          141     31.19%     48.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47     10.40%     58.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      4.42%     62.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.21%     65.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      1.55%     66.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.55%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.33%     69.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          138     30.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          452                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     52642250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               115773500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15634.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34384.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        23.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    555.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    532.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2906                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58811.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1820700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   960135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12973380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             30339390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1433280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       209333640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        10632960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2111351940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2423099505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            259.099065                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9281735250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1013500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18726000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8794999000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     27686750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      50496500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    459097750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1470840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   755205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11067000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24824070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1525440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       183045240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        13920480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2126530680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2403090555                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            256.959532                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           9293340750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1545000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16912000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8855942500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     36252000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      39910000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    401458000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1096433                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1096433                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1134                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               862387                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  233942                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                153                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          862387                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             623552                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           238835                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          912                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1560608                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      858956                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           197                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1640286                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           313                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         18704040                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1661884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       10701724                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1096433                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             857494                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      16832427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  314158                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1551                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1640025                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 78476                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           18653206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.950948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.392879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15759309     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   158466      0.85%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      521      0.00%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   390881      2.10%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   392201      2.10%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    77141      0.41%     89.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      376      0.00%     89.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   545184      2.92%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1329127      7.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             18653206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.058620                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.572161                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1100343                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15130444                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1950763                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                314577                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 157079                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               15165025                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 157079                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1338033                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                13721772                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1594                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1948531                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1486197                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               14538671                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1098271                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 306321                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            17348678                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              32836185                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24991962                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1697                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8973544                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  8375134                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 55                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             55                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2067280                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2418906                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1404698                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1718280                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           778304                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   14220227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              233598                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9932028                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               306                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7506184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     12176896                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         155761                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      18653206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.532457                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.281298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14808103     79.39%     79.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1203868      6.45%     85.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1079251      5.79%     91.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              700621      3.76%     95.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              309039      1.66%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              161831      0.87%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              312642      1.68%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               76176      0.41%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1675      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        18653206                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     460      0.58%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    12      0.02%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1256      1.58%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 77843     97.81%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 6      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               10      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            234731      2.36%      2.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7198587     72.48%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                77860      0.78%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    36      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 610      0.01%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1560872     15.72%     91.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              858657      8.65%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             142      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            533      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9932028                       # Type of FU issued
system.cpu.iq.rate                           0.531010                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       79587                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008013                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38594255                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          21958286                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9694668                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                2900                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1748                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1352                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9775420                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1464                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   9932334                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           467159                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1171668                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       780097                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 157079                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                12922054                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 79185                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            14453825                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               137                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2418906                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1404698                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  77861                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1297                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            245                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1538                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1783                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9775175                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1482673                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             78921                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2341626                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   627301                       # Number of branches executed
system.cpu.iew.exec_stores                     858953                       # Number of stores executed
system.cpu.iew.exec_rate                     0.522624                       # Inst execution rate
system.cpu.iew.wb_sent                        9774548                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9773869                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7025314                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11707593                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.522554                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.600065                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         7506187                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           77837                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1358                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations             155720                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts          139                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples     17558133                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.395694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.314957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14662226     83.51%     83.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1790882     10.20%     93.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       320806      1.83%     95.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       238368      1.36%     96.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        82252      0.47%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        78188      0.45%     97.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          275      0.00%     97.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2644      0.02%     97.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       382492      2.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17558133                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4369254                       # Number of instructions committed
system.cpu.commit.committedOps                6947640                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1871839                       # Number of memory references committed
system.cpu.commit.loads                       1247238                       # Number of loads committed
system.cpu.commit.membars                       77824                       # Number of memory barriers committed
system.cpu.commit.branches                     391391                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1264                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6713314                       # Number of committed integer instructions.
system.cpu.commit.function_calls                78007                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        78161      1.13%      1.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4919206     70.80%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           77857      1.12%     73.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     73.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            542      0.01%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247160     17.95%     91.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         624106      8.98%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           78      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          495      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6947640                       # Class of committed instruction
system.cpu.commit.bw_lim_events                382492                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     31629468                       # The number of ROB reads
system.cpu.rob.rob_writes                    30080637                       # The number of ROB writes
system.cpu.timesIdled                             387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           50834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4369254                       # Number of Instructions Simulated
system.cpu.committedOps                       6947640                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.280831                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.280831                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.233599                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.233599                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 15310899                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7897243                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1536                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      785                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1889545                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3517214                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3676229                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2941                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1012.390935                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              195795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2941                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.574294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            182500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1012.390935                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          808                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3517407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3517407                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       780349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780349                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       544210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         544210                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1324559                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1324559                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1324559                       # number of overall hits
system.cpu.dcache.overall_hits::total         1324559                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       312856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        312856                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2570                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       315426                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         315426                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       315426                       # number of overall misses
system.cpu.dcache.overall_misses::total        315426                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  13658628000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13658628000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    224641999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    224641999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13883269999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13883269999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13883269999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13883269999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1093205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1093205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       546780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       546780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1639985                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1639985                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1639985                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1639985                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.286182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.286182                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004700                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.192335                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.192335                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.192335                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.192335                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43657.874549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43657.874549                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87409.338132                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87409.338132                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44014.348846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44014.348846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44014.348846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44014.348846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          528                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2854                       # number of writebacks
system.cpu.dcache.writebacks::total              2854                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       233635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       233635                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       233637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       233637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       233637                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       233637                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        79221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79221                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2568                       # number of WriteReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::cpu.data        77824                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        77824                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        81789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        81789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        81789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        81789                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3296488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3296488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    221929499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    221929499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::cpu.data   2762140500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2762140500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3518417499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3518417499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3518417499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3518417499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.072467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.049872                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049872                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.049872                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049872                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41611.289936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41611.289936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86421.144470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86421.144470                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::cpu.data 35492.142527                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 35492.142527                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43018.223710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43018.223710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43018.223710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43018.223710                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               270                       # number of replacements
system.cpu.icache.tags.tagsinuse           366.358715                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1014040                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3755.703704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   366.358715                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.715544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.715544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3280746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3280746                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1639141                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1639141                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1639141                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1639141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1639141                       # number of overall hits
system.cpu.icache.overall_hits::total         1639141                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          884                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           884                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          884                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            884                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          884                       # number of overall misses
system.cpu.icache.overall_misses::total           884                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     71664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71664000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     71664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     71664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71664000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1640025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1640025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1640025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1640025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1640025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1640025                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000539                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000539                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000539                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000539                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000539                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000539                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81067.873303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81067.873303                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81067.873303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81067.873303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81067.873303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81067.873303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          270                       # number of writebacks
system.cpu.icache.writebacks::total               270                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          187                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          187                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          187                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          697                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          697                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          697                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          697                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          697                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     58468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     58468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     58468000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58468000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000425                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000425                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000425                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000425                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83885.222382                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83885.222382                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83885.222382                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83885.222382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83885.222382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83885.222382                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3061.867361                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        478.051832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2583.815529                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.014589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.078852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.093441                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.102753                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2011943                       # Number of tag accesses
system.l2.tags.data_accesses                  2011943                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2854                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2854                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          270                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              270                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks           77824                       # number of WriteClean hits
system.l2.WriteClean_hits::total                77824                       # number of WriteClean hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           1255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1255                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1262                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1294                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   32                       # number of overall hits
system.l2.overall_hits::cpu.data                 1262                       # number of overall hits
system.l2.overall_hits::total                    1294                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2561                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        77966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           77966                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 665                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               80527                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81192                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                665                       # number of overall misses
system.l2.overall_misses::cpu.data              80527                       # number of overall misses
system.l2.overall_misses::total                 81192                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    218000500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     218000500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     57079500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57079500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3164460000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3164460000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      57079500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    3382460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3439540000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     57079500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   3382460500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3439540000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          270                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks        77824                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            77824                       # number of WriteClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        79221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         79221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             81789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                82486                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            81789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               82486                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.997274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997274                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.954089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954089                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.984158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984158                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.954089                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.984570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984312                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.954089                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.984570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984312                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85123.194065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85123.194065                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85833.834586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85833.834586                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 40587.692071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 40587.692071                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85833.834586                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 42004.054541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 42363.040694                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85833.834586                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 42004.054541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 42363.040694                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data         2561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2561                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        77966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        77966                       # number of ReadSharedReq MSHR misses
system.l2.CleanInvalidReq_mshr_misses::cpu.data        77824                       # number of CleanInvalidReq MSHR misses
system.l2.CleanInvalidReq_mshr_misses::total        77824                       # number of CleanInvalidReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          80527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             81192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         80527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            81192                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    192390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    192390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50439500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50439500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2384800000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2384800000                       # number of ReadSharedReq MSHR miss cycles
system.l2.CleanInvalidReq_mshr_miss_latency::cpu.data   1867164500                       # number of CleanInvalidReq MSHR miss cycles
system.l2.CleanInvalidReq_mshr_miss_latency::total   1867164500                       # number of CleanInvalidReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50439500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2577190500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2627630000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50439500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2577190500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2627630000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.997274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.954089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.984158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.984158                       # mshr miss rate for ReadSharedReq accesses
system.l2.CleanInvalidReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.l2.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.954089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.984570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984312                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.954089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.984570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984312                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75123.194065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75123.194065                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75848.872180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75848.872180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 30587.692071                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 30587.692071                       # average ReadSharedReq mshr miss latency
system.l2.CleanInvalidReq_avg_mshr_miss_latency::cpu.data 23992.142527                       # average CleanInvalidReq mshr miss latency
system.l2.CleanInvalidReq_avg_mshr_miss_latency::total 23992.142527                       # average CleanInvalidReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75848.872180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 32004.054541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 32363.163859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75848.872180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 32004.054541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 32363.163859                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        159015                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        77824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              78630                       # Transaction distribution
system.membus.trans_dist::WriteClean            77824                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2561                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         78630                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        77824                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       318030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       318030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 318030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10176960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10176960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10176960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159015                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159015    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              159015                       # Request fanout histogram
system.membus.reqLayer2.occupancy           587253000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          406895000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       163521                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        81038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   9352019500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             79917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          270                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           77824                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2568                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2568                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           697                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        79221                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        77824                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        77824                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       399991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                401654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10397888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10459712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           160310                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000025                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004995                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 160306    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             160310                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          201620500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1044499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         161595500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
