#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12c717aa0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x12c729a20_0 .var "a", 3 0;
v0x12c729af0_0 .var "b", 3 0;
v0x12c729b80_0 .var "c_in", 0 0;
v0x12c729c70_0 .net "c_out", 0 0, L_0x12c72b710;  1 drivers
v0x12c729d40_0 .net "sum", 3 0, L_0x12c72baf0;  1 drivers
S_0x12c7183c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 16, 2 16 0, S_0x12c717aa0;
 .timescale 0 0;
v0x12c709120_0 .var/i "i", 31 0;
S_0x12c7272f0 .scope module, "adder0" "adder4" 2 7, 3 1 0, S_0x12c717aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x12c7295b0_0 .net/s "a", 3 0, v0x12c729a20_0;  1 drivers
v0x12c729650_0 .net/s "b", 3 0, v0x12c729af0_0;  1 drivers
v0x12c7296f0_0 .net "c", 2 0, L_0x12c72b2c0;  1 drivers
v0x12c729790_0 .net "c_in", 0 0, v0x12c729b80_0;  1 drivers
v0x12c729840_0 .net "c_out", 0 0, L_0x12c72b710;  alias, 1 drivers
v0x12c729910_0 .net/s "sum", 3 0, L_0x12c72baf0;  alias, 1 drivers
L_0x12c72a2d0 .part v0x12c729a20_0, 0, 1;
L_0x12c72a3b0 .part v0x12c729af0_0, 0, 1;
L_0x12c72a910 .part v0x12c729a20_0, 1, 1;
L_0x12c72a9b0 .part v0x12c729af0_0, 1, 1;
L_0x12c72aa50 .part L_0x12c72b2c0, 0, 1;
L_0x12c72afe0 .part v0x12c729a20_0, 2, 1;
L_0x12c72b100 .part v0x12c729af0_0, 2, 1;
L_0x12c72b220 .part L_0x12c72b2c0, 1, 1;
L_0x12c72b2c0 .concat8 [ 1 1 1 0], L_0x12c72a1b0, L_0x12c72a7d0, L_0x12c72aea0;
L_0x12c72b830 .part v0x12c729a20_0, 3, 1;
L_0x12c72b8d0 .part v0x12c729af0_0, 3, 1;
L_0x12c72b9d0 .part L_0x12c72b2c0, 2, 1;
L_0x12c72baf0 .concat8 [ 1 1 1 1], L_0x12c729ec0, L_0x12c72a500, L_0x12c72abd0, L_0x12c72b4e0;
S_0x12c727570 .scope module, "fa1" "fulladder" 3 5, 3 12 0, S_0x12c7272f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x12c729e10 .functor XOR 1, L_0x12c72a2d0, L_0x12c72a3b0, C4<0>, C4<0>;
L_0x12c729ec0 .functor XOR 1, L_0x12c729e10, v0x12c729b80_0, C4<0>, C4<0>;
L_0x12c729fb0 .functor AND 1, L_0x12c72a2d0, L_0x12c72a3b0, C4<1>, C4<1>;
L_0x12c72a0c0 .functor AND 1, L_0x12c729e10, v0x12c729b80_0, C4<1>, C4<1>;
L_0x12c72a1b0 .functor XOR 1, L_0x12c72a0c0, L_0x12c729fb0, C4<0>, C4<0>;
v0x12c7277e0_0 .net "a", 0 0, L_0x12c72a2d0;  1 drivers
v0x12c727870_0 .net "b", 0 0, L_0x12c72a3b0;  1 drivers
v0x12c727910_0 .net "c1", 0 0, L_0x12c729fb0;  1 drivers
v0x12c7279c0_0 .net "c2", 0 0, L_0x12c72a0c0;  1 drivers
v0x12c727a60_0 .net "c_in", 0 0, v0x12c729b80_0;  alias, 1 drivers
v0x12c727b40_0 .net "c_out", 0 0, L_0x12c72a1b0;  1 drivers
v0x12c727be0_0 .net "s1", 0 0, L_0x12c729e10;  1 drivers
v0x12c727c80_0 .net "sum", 0 0, L_0x12c729ec0;  1 drivers
S_0x12c727da0 .scope module, "fa2" "fulladder" 3 6, 3 12 0, S_0x12c7272f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x12c72a490 .functor XOR 1, L_0x12c72a910, L_0x12c72a9b0, C4<0>, C4<0>;
L_0x12c72a500 .functor XOR 1, L_0x12c72a490, L_0x12c72aa50, C4<0>, C4<0>;
L_0x12c72a5d0 .functor AND 1, L_0x12c72a910, L_0x12c72a9b0, C4<1>, C4<1>;
L_0x12c72a700 .functor AND 1, L_0x12c72a490, L_0x12c72aa50, C4<1>, C4<1>;
L_0x12c72a7d0 .functor XOR 1, L_0x12c72a700, L_0x12c72a5d0, C4<0>, C4<0>;
v0x12c727fe0_0 .net "a", 0 0, L_0x12c72a910;  1 drivers
v0x12c728070_0 .net "b", 0 0, L_0x12c72a9b0;  1 drivers
v0x12c728110_0 .net "c1", 0 0, L_0x12c72a5d0;  1 drivers
v0x12c7281c0_0 .net "c2", 0 0, L_0x12c72a700;  1 drivers
v0x12c728260_0 .net "c_in", 0 0, L_0x12c72aa50;  1 drivers
v0x12c728340_0 .net "c_out", 0 0, L_0x12c72a7d0;  1 drivers
v0x12c7283e0_0 .net "s1", 0 0, L_0x12c72a490;  1 drivers
v0x12c728480_0 .net "sum", 0 0, L_0x12c72a500;  1 drivers
S_0x12c7285a0 .scope module, "fa3" "fulladder" 3 7, 3 12 0, S_0x12c7272f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x12c72ab20 .functor XOR 1, L_0x12c72afe0, L_0x12c72b100, C4<0>, C4<0>;
L_0x12c72abd0 .functor XOR 1, L_0x12c72ab20, L_0x12c72b220, C4<0>, C4<0>;
L_0x12c72acc0 .functor AND 1, L_0x12c72afe0, L_0x12c72b100, C4<1>, C4<1>;
L_0x12c72adf0 .functor AND 1, L_0x12c72ab20, L_0x12c72b220, C4<1>, C4<1>;
L_0x12c72aea0 .functor XOR 1, L_0x12c72adf0, L_0x12c72acc0, C4<0>, C4<0>;
v0x12c7287e0_0 .net "a", 0 0, L_0x12c72afe0;  1 drivers
v0x12c728880_0 .net "b", 0 0, L_0x12c72b100;  1 drivers
v0x12c728920_0 .net "c1", 0 0, L_0x12c72acc0;  1 drivers
v0x12c7289d0_0 .net "c2", 0 0, L_0x12c72adf0;  1 drivers
v0x12c728a70_0 .net "c_in", 0 0, L_0x12c72b220;  1 drivers
v0x12c728b50_0 .net "c_out", 0 0, L_0x12c72aea0;  1 drivers
v0x12c728bf0_0 .net "s1", 0 0, L_0x12c72ab20;  1 drivers
v0x12c728c90_0 .net "sum", 0 0, L_0x12c72abd0;  1 drivers
S_0x12c728db0 .scope module, "fa4" "fulladder" 3 8, 3 12 0, S_0x12c7272f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x12c72b470 .functor XOR 1, L_0x12c72b830, L_0x12c72b8d0, C4<0>, C4<0>;
L_0x12c72b4e0 .functor XOR 1, L_0x12c72b470, L_0x12c72b9d0, C4<0>, C4<0>;
L_0x12c72b550 .functor AND 1, L_0x12c72b830, L_0x12c72b8d0, C4<1>, C4<1>;
L_0x12c72b660 .functor AND 1, L_0x12c72b470, L_0x12c72b9d0, C4<1>, C4<1>;
L_0x12c72b710 .functor XOR 1, L_0x12c72b660, L_0x12c72b550, C4<0>, C4<0>;
v0x12c728ff0_0 .net "a", 0 0, L_0x12c72b830;  1 drivers
v0x12c729080_0 .net "b", 0 0, L_0x12c72b8d0;  1 drivers
v0x12c729120_0 .net "c1", 0 0, L_0x12c72b550;  1 drivers
v0x12c7291d0_0 .net "c2", 0 0, L_0x12c72b660;  1 drivers
v0x12c729270_0 .net "c_in", 0 0, L_0x12c72b9d0;  1 drivers
v0x12c729350_0 .net "c_out", 0 0, L_0x12c72b710;  alias, 1 drivers
v0x12c7293f0_0 .net "s1", 0 0, L_0x12c72b470;  1 drivers
v0x12c729490_0 .net "sum", 0 0, L_0x12c72b4e0;  1 drivers
    .scope S_0x12c717aa0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12c729a20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12c729af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c729b80_0, 0;
    %vpi_call 2 14 "$monitor", "a = 0x%0h b = 0x%0h c_in = 0x%0h sum = 0x%0h c_out = 0x%0h", v0x12c729a20_0, v0x12c729af0_0, v0x12c729b80_0, v0x12c729d40_0, v0x12c729c70_0 {0 0 0};
    %fork t_1, S_0x12c7183c0;
    %jmp t_0;
    .scope S_0x12c7183c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c709120_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12c709120_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 5, 0;
    %vpi_func 2 18 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x12c729a20_0, 0;
    %vpi_func 2 19 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x12c729af0_0, 0;
    %vpi_func 2 20 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x12c729b80_0, 0;
    %load/vec4 v0x12c709120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c709120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x12c717aa0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x12c717aa0;
T_1 ;
    %vpi_call 2 24 "$dumpfile", "adder4.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12c717aa0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "adder4.v";
