(S (NP (JJ Irreversible) (NN logic) (NNS circuits)) (VP (VB dissipate) (NP (NN heat)) (PP (IN for) (NP (NP (DT every) (NN bit)) (PP (IN of) (NP (NP (NN information)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (VP (VBN lost)))))))))) (. .))
(S (NP (NN Information)) (VP (VBZ is) (VP (VBN lost) (SBAR (WHADVP (WRB when)) (S (NP (DT the) (NN input) (NN vector)) (VP (MD can) (RB not) (VP (VB be) (VP (VBN recovered) (PP (IN from) (NP (PRP$ its) (JJ corresponding) (NN output) (NN vector)))))))))) (. .))
(S (NP (JJ Reversible) (NN logic) (NN circuit)) (ADVP (RB naturally)) (VP (VBZ takes) (NP (NP (NN care)) (PP (IN of) (NP (NN heating)))) (SBAR (IN because) (S (NP (PRP it)) (VP (VBZ implements) (NP (NP (RB only) (DT the) (NNS functions)) (SBAR (WHNP (WDT that)) (S (VP (VBP have) (NP (NP (NML (QP (CD one) (HYPH -) (IN to) (HYPH -) (CD one))) (NN mapping)) (PP (IN between) (NP (PRP$ its) (NML (NN input) (CC and) (NN output)) (NNS vectors)))))))))))) (. .))
(S (ADVP (RB Therefore)) (NP (JJ reversible) (NN logic) (NN design)) (VP (VP (VBZ becomes) (NP (NP (NN one)) (PP (IN of) (NP (NP (DT the) (JJ promising) (NN research) (NNS directions)) (PP (IN in) (NP (JJ low) (NN power)))))) (S (VP (VBG dissipating) (NP (NN circuit) (NN design)) (PP (IN in) (NP (DT the) (JJ past) (JJ few) (NNS years)))))) (CC and) (VP (VBZ has) (VP (VBN found) (NP (PRP$ its) (NN application)) (PP (IN in) (NP (NP (NML (JJ low) (NN power)) (NN CMOS) (NN design)) (, ,) (NP (JJ digital) (NN signal) (NN processing)) (CC and) (NP (NN nanotechnology))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (DT the) (JJ efficient) (NNS approaches)) (PP (IN for) (S (VP (VBG designing) (NP (NP (JJ reversible) (JJ fast) (NNS adders)) (SBAR (WHNP (WDT that)) (S (VP (VBP implement) (SBAR (S (VP (VP (VBP carry) (NP (NN look) (HYPH -) (NN ahead))) (CC and) (VP (VB carry) (HYPH -) (VB skip) (NP (NN logic)))))))))))))) (. .))
(S (NP (NP (DT The) (VBN proposed) (NML (CD 16) (HYPH -) (NN bit)) (JJ high) (NN speed)) (NP (JJ reversible) (NN adder))) (VP (MD will) (VP (VB include) (NP (NNP IG) (NNS gates)) (PP (IN for) (NP (NP (DT the) (NN realization)) (PP (IN of) (NP (PRP$ its) (JJ basic) (NN building) (NN block))))))) (. .))
(S (NP (DT The) (NNP IG) (NN gate)) (VP (VBZ is) (NP (NP (JJ universal)) (PP (IN in) (NP (DT the) (NN sense)))) (SBAR (IN that) (S (NP (PRP it)) (VP (MD can) (VP (VB be) (VP (VBN used) (S (VP (TO to) (VP (VB synthesize) (NP (DT any) (JJ arbitrary) (NML (NML (NNP Boolean)) (HYPH -) (NML (NNS functions))))))))))))) (. .))
(S (S (NP (DT The) (NNP IG) (NN gate)) (VP (VBZ is) (NP (NP (NN parity)) (VP (VBG preserving))))) (, ,) (NP (DT that)) (VP (VBZ is) (, ,) (SBAR (S (NP (NP (DT the) (NN parity)) (PP (IN of) (NP (DT the) (NNS inputs)))) (VP (VBZ matches) (NP (NP (DT the) (NN parity)) (PP (IN of) (NP (DT the) (NNS outputs)))))))) (. .))
(S (NP (PRP It)) (VP (VBZ allows) (NP (NP (DT any) (NN fault)) (SBAR (WHNP (WDT that)) (S (VP (VBZ affects) (NP (NP (QP (DT no) (JJR more) (IN than) (DT a)) (JJ single) (NN signal)) (ADJP (RB readily) (JJ detectable))) (PP (IN at) (NP (NP (DT the) (NN circuit) (POS 's)) (JJ primary) (NNS outputs)))))))) (. .))
(S (ADVP (RB Therefore)) (, ,) (NP (DT the) (VBN proposed) (NML (JJ high) (NN speed)) (NNS adders)) (VP (MD will) (VP (VB have) (NP (NP (DT the) (JJ inherent) (NN opportunity)) (PP (IN of) (S (VP (VBG detecting) (NP (NNS errors)) (PP (IN in) (NP (PRP$ its) (NN output) (NN side))))))))) (. .))
(S (NP (PRP It)) (VP (VBZ has) (ADVP (RB also)) (VP (VBN been) (VP (VBN demonstrated) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN design)) (VP (VP (VBZ offers) (NP (JJR less) (NN hardware) (NN complexity))) (CC and) (VP (VBZ is) (ADJP (JJ efficient) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NP (NN gate) (NN count)) (, ,) (NP (NN garbage) (NNS outputs)) (CC and) (NP (JJ constant) (NNS inputs))))))) (PP (IN than) (NP (DT the) (VBG existing) (NNS counterparts)))))))))) (. .))
