# 
# Synthesis run script generated by Vivado
# 

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/AXIvideo2Mat.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate349.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode_k_buf_0_val_3.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dcwdI.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_ddmb6.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dejbC.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dslbW.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fancg.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fcsc4.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fdqcK.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fmpcA.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fpfYi.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fpkbM.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fsocq.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_macud.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_madEe.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_maeOg.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_mubkb.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_muudo.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_muxdS.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sircU.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sitde.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_uiibs.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Split.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Block.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Block_2.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_1.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_s.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/erode_dilate.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A_x.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w64_d1_A.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x_x.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Dilate_U0.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaCeG.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaFfa.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_MinMaxLDeQ.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Split_U0.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GBew.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GHfu.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GIfE.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_erode_dJfO.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_normaliEe0.v
  C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_otsu_thGfk.v
}
read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/ImgProcess_Top_ap_dcmp_0_no_dsp_64.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fpext_0_no_dsp_32/ImgProcess_Top_ap_fpext_0_no_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_sitodp_4_no_dsp_32/ImgProcess_Top_ap_sitodp_4_no_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_ddiv_29_no_dsp_64/ImgProcess_Top_ap_ddiv_29_no_dsp_64.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fcmp_0_no_dsp_32/ImgProcess_Top_ap_fcmp_0_no_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_sitofp_4_no_dsp_32/ImgProcess_Top_ap_sitofp_4_no_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fdiv_14_no_dsp_32/ImgProcess_Top_ap_fdiv_14_no_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fmul_2_max_dsp_32/ImgProcess_Top_ap_fmul_2_max_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fsub_3_full_dsp_32/ImgProcess_Top_ap_fsub_3_full_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_faddfsub_3_full_dsp_32/ImgProcess_Top_ap_faddfsub_3_full_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dmul_4_max_dsp_64/ImgProcess_Top_ap_dmul_4_max_dsp_64.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dsub_3_full_dsp_64/ImgProcess_Top_ap_dsub_3_full_dsp_64.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fptrunc_0_no_dsp_64/ImgProcess_Top_ap_fptrunc_0_no_dsp_64.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dexp_16_full_dsp_64/ImgProcess_Top_ap_dexp_16_full_dsp_64.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_uitodp_4_no_dsp_32/ImgProcess_Top_ap_uitodp_4_no_dsp_32.xci

read_ip -quiet c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dadd_3_full_dsp_64/ImgProcess_Top_ap_dadd_3_full_dsp_64.xci

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.xdc
set_property used_in_implementation false [get_files C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top ImgProcess_Top -part xc7z020clg484-1 -no_iobuf -mode out_of_context


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef ImgProcess_Top.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file ImgProcess_Top_utilization_synth.rpt -pb ImgProcess_Top_utilization_synth.pb"
