

Microchip Technology PIC18 Macro Assembler V1.40 build -251452761 
                                                                                                           Sat Dec 31 01:34:00 2016


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.40
     3                           	; Copyright (C) 1984-2016 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=18F4620 -G \
    11                           	; -mdist/Default/production/Lab2-Solution.X.production.map --double=32 \
    12                           	; --float=32 --emi=wordwrite --opt=+asm,-asmfile,+speed,-space,-debug \
    13                           	; --addrqual=ignore --mode=free -P -N255 --warn=0 --asmlist \
    14                           	; -DXPRJ_Default=Default \
    15                           	; --summary=default,-psect,-class,+mem,-hex,-file \
    16                           	; --output=default,-inhx032 \
    17                           	; --runtime=default,+clear,+init,+keep,-no_startup,-download,+config,+clib,+plib \
    18                           	; --output=-mcof,+elf:multilocs --stack=compiled:auto:auto:auto \
    19                           	; --errformat=%f:%l: error: (%n) %s \
    20                           	; --warnformat=%f:%l: warning: (%n) %s \
    21                           	; --msgformat=%f:%l: advisory: (%n) %s --summary=+xml \
    22                           	; --summarydir=dist/Default/production/memoryfile.xml \
    23                           	; -odist/Default/production/Lab2-Solution.X.production.elf \
    24                           	; build/Default/production/SRC/Lab2-Solution.p1 \
    25                           	; build/Default/production/SRC/ConfigBits.p1 --ccmode=cci
    26                           	;
    27                           
    28                           
    29                           	processor	18F4620
    30                           
    31                           	GLOBAL	_main,start
    32                           	FNROOT	_main
    33                           
    34  0000                     
    35                           	psect	config,class=CONFIG,delta=1,noexec
    36                           	psect	idloc,class=IDLOC,delta=1,noexec
    37                           	psect	const,class=CONST,delta=1,reloc=2,noexec
    38                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    39                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    40                           	psect	rbss,class=COMRAM,space=1,noexec
    41                           	psect	bss,class=RAM,space=1,noexec
    42                           	psect	rdata,class=COMRAM,space=1,noexec
    43                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    44                           	psect	bss,class=RAM,space=1,noexec
    45                           	psect	data,class=RAM,space=1,noexec
    46                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    47                           	psect	nvrram,class=COMRAM,space=1,noexec
    48                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    49                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    50                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    51                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    52                           	psect	bigbss,class=BIGRAM,space=1,noexec
    53                           	psect	bigdata,class=BIGRAM,space=1,noexec
    54                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    55                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    56                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    57                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    58                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    59                           
    60                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    61                           	psect	powerup,class=CODE,delta=1,reloc=2
    62                           	psect	init,class=CODE,delta=1,reloc=2
    63                           	psect	text,class=CODE,delta=1,reloc=2
    64                           GLOBAL	intlevel0,intlevel1,intlevel2
    65                           intlevel0:
    66  000000                     intlevel1:
    67  000000                     intlevel2:
    68  000000                     GLOBAL	intlevel3
    69                           intlevel3:
    70  000000                     	psect	clrtext,class=CODE,delta=1,reloc=2
    71                           
    72                           	psect	intcode,class=CODE,delta=1,reloc=2
    73                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    74                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    75                           	psect	intret,class=CODE,delta=1,reloc=2
    76                           	psect	intentry,class=CODE,delta=1,reloc=2
    77                           	psect	intsave_regs,class=BIGRAM,space=1
    78                           
    79                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    80                           	psect	smallconst
    81                           	GLOBAL	__smallconst
    82                           __smallconst:
    83  000000                     	psect	mediumconst
    84                           	GLOBAL	__mediumconst
    85                           __mediumconst:
    86  000000                     wreg	EQU	0FE8h
    87  0000                     fsr0l	EQU	0FE9h
    88  0000                     fsr0h	EQU	0FEAh
    89  0000                     fsr1l	EQU	0FE1h
    90  0000                     fsr1h	EQU	0FE2h
    91  0000                     fsr2l	EQU	0FD9h
    92  0000                     fsr2h	EQU	0FDAh
    93  0000                     postinc0	EQU	0FEEh
    94  0000                     postdec0	EQU	0FEDh
    95  0000                     postinc1	EQU	0FE6h
    96  0000                     postdec1	EQU	0FE5h
    97  0000                     postinc2	EQU	0FDEh
    98  0000                     postdec2	EQU	0FDDh
    99  0000                     tblptrl	EQU	0FF6h
   100  0000                     tblptrh	EQU	0FF7h
   101  0000                     tblptru	EQU	0FF8h
   102  0000                     tablat		EQU	0FF5h
   103  0000                     
   104                           	PSECT	ramtop,class=RAM,noexec
   105                           	GLOBAL	__S1			; top of RAM usage
   106                           	GLOBAL	__ramtop
   107                           	GLOBAL	__LRAM,__HRAM
   108                           __ramtop:
   109  001000                     
   110                           	psect	reset_vec
   111                           reset_vec:
   112  000000                     	; No powerup routine
   113                           	; No interrupt routine
   114                           	GLOBAL __accesstop
   115                           __accesstop EQU 128
   116  0000                     
   117                           ;Initialize the stack pointer (FSR1)
   118                           	global stacklo, stackhi
   119                           	stacklo	equ	080h
   120  0000                     	stackhi	equ	0F7Fh
   121  0000                     
   122                           
   123                           	psect	stack,class=STACK,space=2,noexec
   124                           	global ___sp,___inthi_sp,___intlo_sp
   125                           ___sp:
   126  000000                     ___inthi_sp:
   127  000000                     ___intlo_sp:
   128  000000                     
   129                           
   130                           
   131                           	psect	init
   132                           start:
   133  000000                     	global start_initialization
   134                           	goto start_initialization	;jump to C runtime clear & initialization
   135  000000  EFD4  F07F         
   136                           ; Config register IDLOC0 @ 0x200000
   137                           ;	unspecified using default value
   138                           
   139                           	psect	idloc,class=IDLOC,delta=1,noexec
   140                           		org 0x0
   141  200000                     		db 0xFF
   142  200000  FF                 
   143                           ; Config register IDLOC1 @ 0x200001
   144                           ;	unspecified using default value
   145                           
   146                           	psect	idloc,class=IDLOC,delta=1,noexec
   147                           		org 0x1
   148  200001                     		db 0xFF
   149  200001  FF                 
   150                           ; Config register IDLOC2 @ 0x200002
   151                           ;	unspecified using default value
   152                           
   153                           	psect	idloc,class=IDLOC,delta=1,noexec
   154                           		org 0x2
   155  200002                     		db 0xFF
   156  200002  FF                 
   157                           ; Config register IDLOC3 @ 0x200003
   158                           ;	unspecified using default value
   159                           
   160                           	psect	idloc,class=IDLOC,delta=1,noexec
   161                           		org 0x3
   162  200003                     		db 0xFF
   163  200003  FF                 
   164                           ; Config register IDLOC4 @ 0x200004
   165                           ;	unspecified using default value
   166                           
   167                           	psect	idloc,class=IDLOC,delta=1,noexec
   168                           		org 0x4
   169  200004                     		db 0xFF
   170  200004  FF                 
   171                           ; Config register IDLOC5 @ 0x200005
   172                           ;	unspecified using default value
   173                           
   174                           	psect	idloc,class=IDLOC,delta=1,noexec
   175                           		org 0x5
   176  200005                     		db 0xFF
   177  200005  FF                 
   178                           ; Config register IDLOC6 @ 0x200006
   179                           ;	unspecified using default value
   180                           
   181                           	psect	idloc,class=IDLOC,delta=1,noexec
   182                           		org 0x6
   183  200006                     		db 0xFF
   184  200006  FF                 
   185                           ; Config register IDLOC7 @ 0x200007
   186                           ;	unspecified using default value
   187                           
   188                           	psect	idloc,class=IDLOC,delta=1,noexec
   189                           		org 0x7
   190  200007                     		db 0xFF
   191  200007  FF                 
   192                           ; Padding undefined space
   193                           	psect	config,class=CONFIG,delta=1,noexec
   194                           		org 0x0
   195  300000                     		db 0xFF
   196  300000  FF                 
   197                           ; Config register CONFIG1H @ 0x300001
   198                           ;	Oscillator Selection bits
   199                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   200                           ;	Fail-Safe Clock Monitor Enable bit
   201                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   202                           ;	Internal/External Oscillator Switchover bit
   203                           ;	IESO = OFF, Oscillator Switchover mode disabled
   204                           
   205                           	psect	config,class=CONFIG,delta=1,noexec
   206                           		org 0x1
   207  300001                     		db 0x8
   208  300001  08                 
   209                           ; Config register CONFIG2L @ 0x300002
   210                           ;	Power-up Timer Enable bit
   211                           ;	PWRT = OFF, PWRT disabled
   212                           ;	Brown-out Reset Enable bits
   213                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   214                           ;	Brown Out Reset Voltage bits
   215                           ;	BORV = 3, Minimum setting
   216                           
   217                           	psect	config,class=CONFIG,delta=1,noexec
   218                           		org 0x2
   219  300002                     		db 0x1F
   220  300002  1F                 
   221                           ; Config register CONFIG2H @ 0x300003
   222                           ;	Watchdog Timer Enable bit
   223                           ;	WDT = ON, WDT enabled
   224                           ;	Watchdog Timer Postscale Select bits
   225                           ;	WDTPS = 32768, 1:32768
   226                           
   227                           	psect	config,class=CONFIG,delta=1,noexec
   228                           		org 0x3
   229  300003                     		db 0x1F
   230  300003  1F                 
   231                           ; Padding undefined space
   232                           	psect	config,class=CONFIG,delta=1,noexec
   233                           		org 0x4
   234  300004                     		db 0xFF
   235  300004  FF                 
   236                           ; Config register CONFIG3H @ 0x300005
   237                           ;	CCP2 MUX bit
   238                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   239                           ;	PORTB A/D Enable bit
   240                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   241                           ;	Low-Power Timer1 Oscillator Enable bit
   242                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   243                           ;	MCLR Pin Enable bit
   244                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   245                           
   246                           	psect	config,class=CONFIG,delta=1,noexec
   247                           		org 0x5
   248  300005                     		db 0x83
   249  300005  83                 
   250                           ; Config register CONFIG4L @ 0x300006
   251                           ;	Stack Full/Underflow Reset Enable bit
   252                           ;	STVREN = ON, Stack full/underflow will cause Reset
   253                           ;	Single-Supply ICSP Enable bit
   254                           ;	LVP = OFF, Single-Supply ICSP disabled
   255                           ;	Extended Instruction Set Enable bit
   256                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   257                           ;	Background Debugger Enable bit
   258                           ;	DEBUG = 0x1, unprogrammed default
   259                           
   260                           	psect	config,class=CONFIG,delta=1,noexec
   261                           		org 0x6
   262  300006                     		db 0x81
   263  300006  81                 
   264                           ; Padding undefined space
   265                           	psect	config,class=CONFIG,delta=1,noexec
   266                           		org 0x7
   267  300007                     		db 0xFF
   268  300007  FF                 
   269                           ; Config register CONFIG5L @ 0x300008
   270                           ;	Code Protection bit
   271                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   272                           ;	Code Protection bit
   273                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   274                           ;	Code Protection bit
   275                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   276                           ;	Code Protection bit
   277                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   278                           
   279                           	psect	config,class=CONFIG,delta=1,noexec
   280                           		org 0x8
   281  300008                     		db 0xF
   282  300008  0F                 
   283                           ; Config register CONFIG5H @ 0x300009
   284                           ;	Boot Block Code Protection bit
   285                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   286                           ;	Data EEPROM Code Protection bit
   287                           ;	CPD = OFF, Data EEPROM not code-protected
   288                           
   289                           	psect	config,class=CONFIG,delta=1,noexec
   290                           		org 0x9
   291  300009                     		db 0xC0
   292  300009  C0                 
   293                           ; Config register CONFIG6L @ 0x30000A
   294                           ;	Write Protection bit
   295                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   296                           ;	Write Protection bit
   297                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   298                           ;	Write Protection bit
   299                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   300                           ;	Write Protection bit
   301                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   302                           
   303                           	psect	config,class=CONFIG,delta=1,noexec
   304                           		org 0xA
   305  30000A                     		db 0xF
   306  30000A  0F                 
   307                           ; Config register CONFIG6H @ 0x30000B
   308                           ;	Configuration Register Write Protection bit
   309                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   310                           ;	Boot Block Write Protection bit
   311                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   312                           ;	Data EEPROM Write Protection bit
   313                           ;	WRTD = OFF, Data EEPROM not write-protected
   314                           
   315                           	psect	config,class=CONFIG,delta=1,noexec
   316                           		org 0xB
   317  30000B                     		db 0xE0
   318  30000B  E0                 
   319                           ; Config register CONFIG7L @ 0x30000C
   320                           ;	Table Read Protection bit
   321                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   322                           ;	Table Read Protection bit
   323                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   324                           ;	Table Read Protection bit
   325                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   326                           ;	Table Read Protection bit
   327                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   328                           
   329                           	psect	config,class=CONFIG,delta=1,noexec
   330                           		org 0xC
   331  30000C                     		db 0xF
   332  30000C  0F                 
   333                           ; Config register CONFIG7H @ 0x30000D
   334                           ;	Boot Block Table Read Protection bit
   335                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   336                           
   337                           	psect	config,class=CONFIG,delta=1,noexec
   338                           		org 0xD
   339  30000D                     		db 0x40
   340  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.40 build -251452761 
Symbol Table                                                                                               Sat Dec 31 01:34:00 2016

                __S1 0003                 ___sp 0000                 _main FFB8                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 000F7F  
             stacklo 000080           __accesstop 000080           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 1000  start_initialization FFA8          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
