// Seed: 2389182594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output tri0 id_7;
  output supply0 id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = -1;
  assign module_1.id_14 = 0;
  assign id_6 = (-1 && id_5);
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_27 = 32'd59
) (
    output tri1 id_0,
    input supply0 id_1
    , id_34,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input wire id_7,
    input wand id_8,
    output supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    input wand id_12,
    input wor id_13,
    output tri0 id_14,
    input tri0 id_15,
    output wand id_16,
    output wand id_17,
    input tri id_18,
    input tri0 id_19,
    input wire id_20,
    input supply0 id_21,
    output uwire id_22,
    output wand id_23
    , id_35,
    output supply0 id_24,
    input tri1 id_25,
    input tri id_26,
    input wor _id_27,
    output tri1 id_28,
    output supply1 id_29,
    input tri1 id_30,
    output uwire id_31,
    input supply1 id_32
);
  tri1 [-1 : id_27] id_36 = -1;
  logic id_37;
  module_0 modCall_1 (
      id_36,
      id_37,
      id_37,
      id_35,
      id_37,
      id_34,
      id_37
  );
endmodule
