#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec  3 14:48:01 2019
# Process ID: 144936
# Current directory: C:/Users/22270/Documents/GitHub/Verilog_game/TTE_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent142852 C:\Users\22270\Documents\GitHub\Verilog_game\TTE_1\project_1\project_1.xpr
# Log file: C:/Users/22270/Documents/GitHub/Verilog_game/TTE_1/project_1/vivado.log
# Journal file: C:/Users/22270/Documents/GitHub/Verilog_game/TTE_1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/22270/Documents/GitHub/Verilog_game/TTE_1/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'H:/Documents/TTE_1/TTE_1/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_2' is locked:
* IP definition 'AccelerometerCtl2 (4.0)' for IP 'AccelerometerCtl2_2' (customized with software release 2016.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_0' is locked:
* IP definition 'AccelerometerCtl2 (3.0)' for IP 'AccelerometerCtl2_0' (customized with software release 2016.2) was not found in the IP Catalog.
* IP 'AccelerometerCtl2_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/22270/Documents/GitHub/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/PWM.v C:/Users/22270/Documents/GitHub/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/song1.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 17:23:43 2019...
