

================================================================
== Vitis HLS Report for 'hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1'
================================================================
* Date:           Thu Mar  7 19:18:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        proj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  25.945 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.680 us|  0.680 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- synapses_layer_updates_VITIS_LOOP_22_1  |       15|       15|         5|          1|          1|    12|       yes|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.28>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%xl = alloca i32 1"   --->   Operation 9 'alloca' 'xl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 10 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 11 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %l"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %x_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %xl"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %x"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i.i.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%icmp_ln22 = icmp_eq  i4 %indvar_flatten_load, i4 12" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 20 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln22_4 = add i4 %indvar_flatten_load, i4 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 21 'add' 'add_ln22_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc31.i.i.i, void %_Z20hls_snn_process_stepPjRN3hls6streamINS0_4axisI6ap_intILi64EELm0ELm0ELm0EEELi0EEES7_S7_S7_.exit.exitStub" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 22 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%xl_load = load i3 %xl" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 23 'load' 'xl_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%l_load = load i2 %l" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 24 'load' 'l_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln22 = add i2 %l_load, i2 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 25 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%icmp_ln22_1 = icmp_eq  i3 %xl_load, i3 6" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 26 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln22 = select i1 %icmp_ln22_1, i3 0, i3 %xl_load" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 27 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln22_2 = select i1 %icmp_ln22_1, i2 %add_ln22, i2 %l_load" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 28 'select' 'select_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %select_ln22_2" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 29 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln25, i3 0" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln22_2, i1 0" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %tmp_1" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 32 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln25 = sub i4 %tmp_s, i4 %zext_ln25" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 33 'sub' 'sub_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (1.56ns)   --->   "%cmp6_i_i_i_mid1 = icmp_eq  i2 %add_ln22, i2 0" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 34 'icmp' 'cmp6_i_i_i_mid1' <Predicate = (!icmp_ln22)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i3 %select_ln22" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 35 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln25 = add i4 %sub_ln25, i4 %zext_ln25_1" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 36 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i4 %add_ln25" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 37 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%synapse_s_mem_addr = getelementptr i32 %synapse_s_mem, i64 0, i64 %zext_ln25_2" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 38 'getelementptr' 'synapse_s_mem_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%synapse_value = load i4 %synapse_s_mem_addr" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 39 'load' 'synapse_value' <Predicate = (!icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln22_2 = add i3 %select_ln22, i3 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 40 'add' 'add_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln22 = store i4 %add_ln22_4, i4 %indvar_flatten" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 41 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln22 = store i2 %select_ln22_2, i2 %l" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 42 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln22 = store i3 %add_ln22_2, i3 %xl" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 43 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%synapse_value = load i4 %synapse_s_mem_addr" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 44 'load' 'synapse_value' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : [1/1] (3.10ns)   --->   Input mux for Operation 45 '%new_synapse = fmul i32 %synapse_value, i32 0.9'
ST_2 : Operation 45 [2/2] (9.27ns)   --->   "%new_synapse = fmul i32 %synapse_value, i32 0.9" [src/snn_izhikevich.h:26->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 45 'fmul' 'new_synapse' <Predicate = true> <Delay = 9.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%x_load = load i4 %x" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 46 'load' 'x_load' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%x_1_load = load i4 %x_1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 47 'load' 'x_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln22_1 = add i4 %x_1_load, i4 6" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 48 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.02ns)   --->   "%select_ln22_1 = select i1 %icmp_ln22_1, i4 %add_ln22_1, i4 %x_load" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 49 'select' 'select_ln22_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.02ns)   --->   "%select_ln22_5 = select i1 %icmp_ln22_1, i4 %add_ln22_1, i4 %x_1_load" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 50 'select' 'select_ln22_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %select_ln22_1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 51 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i4 %select_ln22_1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 52 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (12.3ns)   --->   "%new_synapse = fmul i32 %synapse_value, i32 0.9" [src/snn_izhikevich.h:26->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 53 'fmul' 'new_synapse' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%v_mem_addr = getelementptr i32 %v_mem, i64 0, i64 %zext_ln22" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 54 'getelementptr' 'v_mem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.32ns)   --->   "%v_mem_load = load i4 %v_mem_addr" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 55 'load' 'v_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln22_3 = add i4 %select_ln22_1, i4 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 56 'add' 'add_ln22_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln22 = store i4 %select_ln22_5, i4 %x_1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 57 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln22 = store i4 %add_ln22_3, i4 %x" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 58 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 25.9>
ST_4 : Operation 59 [1/1] (1.56ns)   --->   "%cmp6_i_i_i5 = icmp_eq  i2 %l_load, i2 0" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 59 'icmp' 'cmp6_i_i_i5' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%select_ln22_3 = select i1 %icmp_ln22_1, i1 %cmp6_i_i_i_mid1, i1 %cmp6_i_i_i5" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 60 'select' 'select_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.56ns)   --->   "%cmp14_i_i_i3 = icmp_eq  i2 %l_load, i2 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 61 'icmp' 'cmp14_i_i_i3' <Predicate = (!icmp_ln22_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%v_mem_load = load i4 %v_mem_addr" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 62 'load' 'v_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %v_mem_load" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 63 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 64 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 65 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.91ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp_8, i8 255" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 66 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (2.28ns)   --->   "%icmp_ln28_1 = icmp_eq  i23 %trunc_ln28, i23 0" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 67 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 68 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.94ns)   --->   Input mux for Operation 69 '%tmp_9 = fcmp_oge  i32 %v_mem_load, i32 35'
ST_4 : Operation 69 [1/1] (20.6ns)   --->   "%tmp_9 = fcmp_oge  i32 %v_mem_load, i32 35" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 69 'fcmp' 'tmp_9' <Predicate = true> <Delay = 20.6> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 22.6> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_9" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 70 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (3.20ns)   --->   Input mux for Operation 71 '%add_i_i_i = fadd i32 %new_synapse, i32 1'
ST_4 : Operation 71 [2/2] (19.3ns)   --->   "%add_i_i_i = fadd i32 %new_synapse, i32 1" [src/snn_izhikevich.h:29->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 71 'fadd' 'add_i_i_i' <Predicate = true> <Delay = 19.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.65ns)   --->   "%add_ln30 = add i3 %trunc_ln22, i3 2" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 72 'add' 'add_ln30' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %add_ln30" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 73 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_mem_addr = getelementptr i1 %p_mem, i64 0, i64 %zext_ln30" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 74 'getelementptr' 'p_mem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.32ns)   --->   "%p_mem_load = load i3 %p_mem_addr" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 75 'load' 'p_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_4 : Operation 76 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %select_ln22_3, i1 %and_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 76 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 25.5>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @synapses_layer_updates_VITIS_LOOP_22_1_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%select_ln22_4 = select i1 %icmp_ln22_1, i1 %cmp6_i_i_i5, i1 %cmp14_i_i_i3" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 79 'select' 'select_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [src/snn_izhikevich.h:23->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 80 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 81 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (22.5ns)   --->   "%add_i_i_i = fadd i32 %new_synapse, i32 1" [src/snn_izhikevich.h:29->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 82 'fadd' 'add_i_i_i' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (2.32ns)   --->   "%p_mem_load = load i3 %p_mem_addr" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 83 'load' 'p_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%select_ln28 = select i1 %and_ln28_1, i32 %add_i_i_i, i32 %new_synapse" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 84 'select' 'select_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%xor_ln28 = xor i1 %and_ln28_1, i1 1" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 85 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %select_ln22_4, i1 %xor_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 86 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, i1 %p_mem_load" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 87 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, i32 %add_i_i_i, i32 %select_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 88 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %select_ln28_1, i4 %synapse_s_mem_addr" [src/snn_izhikevich.h:29->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 89 'store' 'store_ln29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body3.i.i.i" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 90 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40.000ns, clock uncertainty: 10.800ns.

 <State 1>: 8.281ns
The critical path consists of the following:
	'alloca' operation ('xl') [5]  (0.000 ns)
	'load' operation ('xl_load', src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) on local variable 'xl' [22]  (0.000 ns)
	'icmp' operation ('icmp_ln22_1', src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [29]  (1.650 ns)
	'select' operation ('select_ln22_2', src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [32]  (0.993 ns)
	'sub' operation ('sub_ln25', src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [37]  (0.000 ns)
	'add' operation ('add_ln25', src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [46]  (3.316 ns)
	'getelementptr' operation ('synapse_s_mem_addr', src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [48]  (0.000 ns)
	'load' operation ('synapse_value', src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) on array 'synapse_s_mem' [52]  (2.322 ns)

 <State 2>: 14.705ns
The critical path consists of the following:
	'load' operation ('synapse_value', src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) on array 'synapse_s_mem' [52]  (2.322 ns)
	multiplexor before operation 'fmul' with delay (3.110 ns)
'fmul' operation ('new_synapse', src/snn_izhikevich.h:26->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [53]  (9.273 ns)

 <State 3>: 12.383ns
The critical path consists of the following:
	'fmul' operation ('new_synapse', src/snn_izhikevich.h:26->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [53]  (12.383 ns)

 <State 4>: 25.945ns
The critical path consists of the following:
	'load' operation ('v_mem_load', src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) on array 'v_mem' [55]  (2.322 ns)
	multiplexor before operation 'fcmp' with delay (1.946 ns)
'fcmp' operation ('tmp_9', src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [62]  (20.684 ns)
	'and' operation ('and_ln28', src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [63]  (0.000 ns)
	'and' operation ('and_ln28_1', src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [69]  (0.993 ns)

 <State 5>: 25.598ns
The critical path consists of the following:
	'fadd' operation ('add_i_i_i', src/snn_izhikevich.h:29->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [64]  (22.578 ns)
	'select' operation ('select_ln28_1', src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) [74]  (0.698 ns)
	'store' operation ('store_ln29', src/snn_izhikevich.h:29->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89) of variable 'select_ln28_1', src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89 on array 'synapse_s_mem' [75]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
