// Seed: 1763044750
module module_0 (
    input tri0 id_0
    , id_2#(
        .id_3(-1), .id_4(1)
    )
);
  wire  id_5;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd8,
    parameter id_3  = 32'd87
) (
    input tri1  id_0,
    input uwire id_1,
    input tri1  id_2,
    input uwire _id_3,
    input tri   id_4
);
  wire id_6;
  uwire id_7, id_8, id_9, id_10, _id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 (id_0);
  logic [id_11 : id_3] id_18;
  ;
  logic id_19;
  assign id_8 = -1;
endmodule
