# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_3.srcs/sources_1/new/freq_div.vhd" \
"../../../../VGA_3.srcs/sources_1/new/timing_clk.vhd" \
"../../../../VGA_3.srcs/sim_1/new/tb_timing_clk.vhd" \

# Do not sort compile order
nosort
