Search.setIndex({"docnames": ["class/staff", "index", "labs/Lab 0", "labs/Lab 1", "labs/Lab 2", "labs/Lab 3", "labs/Lab 4", "labs/Lab 5"], "filenames": ["class/staff.rst", "index.rst", "labs/Lab 0.rst", "labs/Lab 1.rst", "labs/Lab 2.rst", "labs/Lab 3.rst", "labs/Lab 4.rst", "labs/Lab 5.rst"], "titles": ["Staff", "Welcome to Computer Organization, Spring 2024!", "Lab 0 : Environment Setup &amp; simple verilog practice", "Lab 1 : Single Cycle CPU", "Lab 2 : Single Cycle CPU", "Lab 3 Simple Pipeline CPU", "Lab 4 : Advance Pipeline CPU", "Lab 5 : Implement Cache Manager"], "terms": {"tsung": 0, "tai": 0, "yeh": 0, "email": 0, "ttyeh": 0, "c": [0, 2, 3], "nycu": 0, "edu": 0, "tw": 0, "locat": [0, 1, 2], "ec707": 0, "thi": [1, 3, 4, 5, 7], "cours": 1, "aim": 1, "introduc": 1, "design": [1, 3, 4, 6, 7], "implement": [1, 2, 3, 4, 5], "simpl": [1, 3, 4], "cpu": 1, "you": [1, 2, 3, 4, 6, 7], "ll": [1, 7], "learn": [1, 2], "both": [1, 7], "concept": 1, "from": 1, "seri": 1, "lab": 1, "titl": 1, "time": [1, 2], "13": 1, "20": [1, 3], "15": 1, "10": [1, 3], "pm": 1, "thur": 1, "ec": 1, "016": 1, "5": [1, 2], "00": 1, "6": 1, "mon": 1, "707": 1, "websit": 1, "tinyurl": 1, "com": [1, 2, 3], "5bc8uew": 1, "check": [1, 2, 3], "schedul": 1, "slide": 1, "document": 1, "i": [1, 2, 3, 4, 6, 7], "self": 1, "contain": [1, 2], "can": [1, 2, 3, 4, 7], "get": [1, 2, 7], "more": 1, "inform": 1, "extern": 1, "refer": 1, "an": 2, "open": 2, "sourc": 2, "simul": [2, 7], "us": [2, 3, 6, 7], "rtl": 2, "function": [2, 3, 4], "valid": 2, "code": [2, 3, 4], "have": 2, "written": 2, "how": [2, 7], "http": [2, 3], "org": 2, "guid": 2, "latest": 2, "html": 2, "recommend": 2, "ubuntu": 2, "prerequisit": 2, "sudo": 2, "apt": 2, "git": 2, "perl": 2, "python3": 2, "make": [2, 3, 4, 7], "autoconf": 2, "g": 2, "flex": 2, "bison": 2, "ccach": 2, "libgoogl": 2, "perftool": 2, "dev": 2, "numactl": 2, "doc": 2, "libfl2": 2, "onli": 2, "ignor": 2, "give": 2, "error": 2, "libfl": 2, "zlibc": 2, "zlib1g": 2, "clone": 2, "github": 2, "first": [2, 3, 4], "everi": 2, "need": [2, 5, 7], "build": 2, "unsetenv": 2, "verilator_root": 2, "For": 2, "csh": 2, "bash": 2, "unset": 2, "cd": 2, "pull": 2, "sure": [2, 7], "repositori": 2, "up": 2, "date": 2, "tag": [2, 7], "see": [2, 7], "what": 2, "version": 2, "exist": 2, "checkout": 2, "v5": 2, "008": 2, "switch": 2, "specifi": [2, 7], "releas": 2, "creat": 2, "configur": [2, 7], "script": 2, "makefil": 2, "j": 2, "nproc": 2, "itself": 2, "try": [2, 3, 4], "just": 2, "after": [2, 3, 6], "success": 2, "run": [2, 3, 4], "follow": [2, 3, 4, 6], "command": 2, "wa": 2, "correct": [2, 3, 7], "The": [2, 7], "manual": 2, "exampl": [2, 3, 6], "step": 2, "report": 2, "1": 2, "base": [2, 7], "circuit": 2, "complet": 2, "testbench": 2, "verifi": [2, 3, 4, 7], "tabl": [2, 3, 4, 7], "below": [2, 3, 4], "file": [2, 3, 7], "name": 2, "v": [2, 3, 4, 7], "shouldn": 2, "t": [2, 5], "chang": 2, "interfac": 2, "otherwis": 2, "your": [2, 3, 4, 6, 7], "lab0": 2, "receiv": 2, "point": 2, "modul": 2, "input": 2, "sign": [2, 3, 4], "3": 2, "b": 2, "": [2, 3, 4], "output": 2, "reg": 2, "y": 2, "here": 2, "endmodul": 2, "add": [2, 3, 5, 6], "sub": [2, 3, 5, 6], "oper": [2, 3, 7], "must": [2, 3, 4, 6, 7], "all": [2, 3, 4], "ar": [2, 3, 4, 7], "arithmet": 2, "sourceforg": 2, "net": 2, "support": 2, "waveform": [2, 3, 4], "trace": 2, "enabl": 2, "through": [2, 3], "cpp": [2, 7], "compil": 2, "flag": 2, "vcd": 2, "ui": 2, "directli": 2, "xxx": 2, "verilator\u7528\u6cd5": 2, "graph": [3, 4], "realiz": [3, 4], "rv32i": [3, 4], "isa": [3, 4], "layout": [3, 4], "provid": [3, 4, 6, 7], "x": 3, "addi": [3, 5, 6], "andi": [3, 5, 6], "ori": [3, 5, 6], "slt": [3, 5, 6], "slti": [3, 5, 6], "lw": [3, 5, 6], "sw": [3, 5, 6], "beq": [3, 6], "machin": [3, 4, 7], "ass": 3, "s0": 3, "zero": 3, "163": 3, "sp": [3, 6], "4": [3, 7], "0": [3, 6], "t0": 3, "loop": 3, "t1": 3, "7": 3, "exit": 3, "we": [3, 5, 7], "convert": 3, "assembli": [3, 4], "some": 3, "softwar": 3, "ripe": [3, 4], "00001010001100000000010000010011": 3, "11111111110000010000000100010011": 3, "8": 3, "00000000100000010010000000100011": 3, "00000000000000000000010000110011": 3, "00000000000000000000001010010011": 3, "00000014": 3, "14": 3, "00000000011100101010001100010011": 3, "18": 3, "00000000000000110000011001100011": 3, "1c": 3, "00000000000100101000001010010011": 3, "11111110000000000000101011100011": 3, "00000024": 3, "24": 3, "00000000101000110110001100010011": 3, "28": 3, "00000000000000010010010000000011": 3, "2c": 3, "00000000010000010000000100010011": 3, "abov": [3, 6], "binari": 3, "like": 3, "00001010": 3, "00110000": 3, "00000001": 3, "00010011": 3, "now": [3, 5], "load": [3, 6], "data": [3, 5, 6, 7], "memori": [3, 7], "readmeh": 3, "test_instruct": 3, "txt": 3, "inst_mem": 3, "verilog": 3, "valu": [3, 7], "regist": [3, 5, 6], "warn": 3, "download": 3, "drive": 3, "googl": 3, "d": 3, "1zjeutuonkgfei29mwk4n1dpltn3itind": 3, "view": 3, "usp": 3, "share": 3, "read": [3, 4, 7], "textbook": [3, 4], "understand": [3, 4], "each": [3, 4], "submodul": [3, 4], "debug": [3, 4], "life": [3, 4], "easier": [3, 4], "gener": [3, 4, 7], "own": [3, 4], "risc": [3, 4, 7], "write": [3, 4, 6, 7], "expect": [3, 4], "comput": [3, 4, 7], "organ": [3, 4, 7], "edit": [3, 4, 7], "ch4": [3, 4], "reader": [3, 4], "instruct": 4, "jal": [4, 6], "jalr": [4, 6], "bne": [4, 6], "blt": [4, 6], "bge": 4, "satisfi": 4, "lab1": 4, "requir": [4, 7], "In": 5, "lab3": 5, "don": 5, "consid": 5, "hazard": 5, "control": 5, "store": 5, "previou": 5, "stage": [5, 6], "bgt": 6, "deal": 6, "should": 6, "handl": 6, "case": 6, "x1": 6, "x2": 6, "x3": 6, "x4": 6, "insert": 6, "nop": 6, "when": [6, 7], "happen": 6, "ld": 6, "also": [6, 7], "flush": 6, "branch": 6, "onc": 6, "taken": 6, "If": 6, "determin": 6, "take": 6, "id": 6, "empti": 7, "finish": 7, "method": 7, "ha": 7, "restrict": 7, "block": 7, "size": 7, "As": 7, "long": 7, "correctli": 7, "direct": 7, "map": 7, "set": 7, "associ": 7, "accept": 7, "addition": 7, "free": 7, "replac": 7, "polici": 7, "updat": 7, "fit": 7, "class": 7, "privat": 7, "std": 7, "vector": 7, "const": 7, "unsign": 7, "int": 7, "len": 7, "public": 7, "get_siz": 7, "get_len": 7, "set_block_s": 7, "block_siz": 7, "get_machine_address_bit": 7, "index": 7, "number": 7, "yourself": 7, "relat": 7, "line": 7, "address": 7, "record": 7, "mani": 7, "word": 7, "byte": 7, "cachemanag": 7, "tag_bit": 7, "addr": 7, "void": 7, "config": 7, "metadata": 7, "constructor": 7, "ex": 7, "wai": 7, "pattern": 7, "call": 7, "cachemang": 7, "commun": 7, "so": 7, "part": 7, "properli": 7, "api": 7, "w": 7, "bf880c18": 7, "83831c0a": 7, "bf880c08": 7, "4a0c2c0": 7, "bf880c04": 7, "7446feef": 7, "r": 7, "80c9578": 7, "e79be23": 7, "python": 7, "program": 7, "ch5": 7}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"staff": 0, "instructor": 0, "teach": 0, "assist": 0, "welcom": 1, "comput": 1, "organ": 1, "spring": 1, "2024": 1, "lectur": 1, "offic": 1, "hour": 1, "lab": [2, 3, 4, 5, 6, 7], "0": 2, "environ": 2, "setup": 2, "simpl": [2, 5, 7], "verilog": 2, "practic": 2, "veril": 2, "instal": 2, "full": 2, "adder": 2, "alu": 2, "2": [2, 4], "4": [2, 6], "bit": 2, "debug": 2, "tool": 2, "gtkwave": 2, "refer": [2, 3, 4, 7], "1": 3, "singl": [3, 4], "cycl": [3, 4], "cpu": [3, 4, 5, 6], "architectur": [3, 4, 5, 6], "instruct": [3, 5, 6], "hint": [3, 4], "oper": 4, "3": 5, "pipelin": [5, 6], "requir": [5, 6], "advanc": 6, "forward": 6, "unit": 6, "hazard": 6, "dectect": 6, "5": 7, "implement": 7, "cach": 7, "manag": 7, "introduct": 7, "explain": 7, "code": 7, "test": 7, "case": 7}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 60}, "alltitles": {"Staff": [[0, "staff"]], "Instructor": [[0, "instructor"]], "Teaching assistants": [[0, "teaching-assistants"]], "Welcome to Computer Organization, Spring 2024!": [[1, "welcome-to-computer-organization-spring-2024"]], "Lecture and Office Hours": [[1, "lecture-and-office-hours"]], "Lab 0 : Environment Setup & simple verilog practice": [[2, "lab-0-environment-setup-simple-verilog-practice"]], "Verilator": [[2, "verilator"]], "Installation": [[2, "installation"]], "Full Adder & ALU": [[2, "full-adder-alu"]], "2. 4-bits ALU": [[2, "bits-alu"]], "Debug tool": [[2, "debug-tool"]], "GTKwave": [[2, "gtkwave"]], "Reference": [[2, "reference"], [3, "reference"], [4, "reference"], [7, "reference"]], "Lab 1 : Single Cycle CPU": [[3, "lab-1-single-cycle-cpu"]], "Architecture": [[3, "architecture"], [4, "architecture"], [5, "architecture"], [6, "architecture"]], "Instruction": [[3, "instruction"], [5, "instruction"], [6, "instruction"]], "Hint": [[3, "hint"], [4, "hint"]], "Lab 2 : Single Cycle CPU": [[4, "lab-2-single-cycle-cpu"]], "Operation": [[4, "operation"]], "Lab 3 Simple Pipeline CPU": [[5, "lab-3-simple-pipeline-cpu"]], "Requirement": [[5, "requirement"], [6, "requirement"]], "Lab 4 : Advance Pipeline CPU": [[6, "lab-4-advance-pipeline-cpu"]], "Forwarding Unit": [[6, "forwarding-unit"]], "Hazard Dectection Unit": [[6, "hazard-dectection-unit"]], "Lab 5 : Implement Cache Manager": [[7, "lab-5-implement-cache-manager"]], "Introduction": [[7, "introduction"]], "Explain the code": [[7, "explain-the-code"]], "simple test case": [[7, "simple-test-case"]]}, "indexentries": {}})