-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crc24a_crc24a_Pipeline_VITIS_LOOP_27_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    crc_V_39_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_38_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_37_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_36_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_35_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_34_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_33_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_32_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_31_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_30_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_29_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_28_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_27_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_26_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_25_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_24_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_23_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_22_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_21_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_20_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_19_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_18_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_17_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_8_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_7_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_6_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_5_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_4_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_3_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_2_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    last : IN STD_LOGIC_VECTOR (0 downto 0);
    crc_V_96_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_96_out_ap_vld : OUT STD_LOGIC;
    crc_V_147_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_147_out_ap_vld : OUT STD_LOGIC;
    crc_V_146_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_146_out_ap_vld : OUT STD_LOGIC;
    crc_V_93_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_93_out_ap_vld : OUT STD_LOGIC;
    crc_V_145_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_145_out_ap_vld : OUT STD_LOGIC;
    crc_V_144_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_144_out_ap_vld : OUT STD_LOGIC;
    crc_V_143_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_143_out_ap_vld : OUT STD_LOGIC;
    crc_V_142_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_142_out_ap_vld : OUT STD_LOGIC;
    crc_V_141_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_141_out_ap_vld : OUT STD_LOGIC;
    crc_V_87_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_87_out_ap_vld : OUT STD_LOGIC;
    crc_V_86_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_86_out_ap_vld : OUT STD_LOGIC;
    crc_V_140_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_140_out_ap_vld : OUT STD_LOGIC;
    crc_V_139_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_139_out_ap_vld : OUT STD_LOGIC;
    crc_V_83_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_83_out_ap_vld : OUT STD_LOGIC;
    crc_V_82_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_82_out_ap_vld : OUT STD_LOGIC;
    crc_V_138_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_138_out_ap_vld : OUT STD_LOGIC;
    crc_V_80_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_80_out_ap_vld : OUT STD_LOGIC;
    crc_V_79_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_79_out_ap_vld : OUT STD_LOGIC;
    crc_V_137_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_137_out_ap_vld : OUT STD_LOGIC;
    crc_V_136_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_136_out_ap_vld : OUT STD_LOGIC;
    crc_V_76_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_76_out_ap_vld : OUT STD_LOGIC;
    crc_V_75_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_75_out_ap_vld : OUT STD_LOGIC;
    crc_V_74_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_74_out_ap_vld : OUT STD_LOGIC;
    crc_V_73_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_73_out_ap_vld : OUT STD_LOGIC;
    crc_V_135_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_135_out_ap_vld : OUT STD_LOGIC;
    crc_V_71_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_71_out_ap_vld : OUT STD_LOGIC;
    crc_V_70_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_70_out_ap_vld : OUT STD_LOGIC;
    crc_V_69_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_69_out_ap_vld : OUT STD_LOGIC;
    crc_V_68_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_68_out_ap_vld : OUT STD_LOGIC;
    crc_V_67_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_67_out_ap_vld : OUT STD_LOGIC;
    crc_V_66_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_66_out_ap_vld : OUT STD_LOGIC;
    crc_V_65_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    crc_V_65_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of crc24a_crc24a_Pipeline_VITIS_LOOP_27_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln27_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal crc_V_31_reg_600 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_82_reg_611 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_81_reg_622 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_28_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_80_reg_644 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_79_reg_655 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_78_reg_666 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_77_reg_677 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_76_reg_688 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_22_reg_699 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_21_reg_710 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_75_reg_721 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_74_reg_732 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_18_reg_743 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_17_reg_754 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_73_reg_765 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_15_reg_776 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_14_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_72_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_71_reg_809 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_11_reg_820 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_10_reg_831 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_9_reg_842 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_8_reg_853 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_70_reg_864 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_6_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_5_reg_886 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_4_reg_897 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_3_reg_908 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_2_reg_919 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_1_reg_930 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_reg_941 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_69_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_38_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_68_fu_1252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_67_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_66_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_65_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_64_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_63_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_62_fu_1466_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_61_fu_1500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_60_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_59_fu_1604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_58_fu_1624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_57_fu_1638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_56_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_55_fu_1708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_54_fu_1724_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_53_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_52_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_51_fu_1812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_50_fu_1834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_49_fu_1850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_48_fu_1866_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_47_fu_1904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_46_fu_1930_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_45_fu_1960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_44_fu_1978_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_43_fu_1998_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_42_fu_2018_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_41_fu_2038_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_40_fu_2058_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_39_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_31_phi_fu_603_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_phi_mux_crc_V_82_phi_fu_614_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_81_phi_fu_625_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_28_phi_fu_636_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_80_phi_fu_647_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_79_phi_fu_658_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_78_phi_fu_669_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_77_phi_fu_680_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_76_phi_fu_691_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_22_phi_fu_702_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_21_phi_fu_713_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_75_phi_fu_724_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_74_phi_fu_735_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_18_phi_fu_746_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_17_phi_fu_757_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_73_phi_fu_768_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_15_phi_fu_779_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_14_phi_fu_790_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_72_phi_fu_801_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_71_phi_fu_812_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_11_phi_fu_823_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_10_phi_fu_834_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_9_phi_fu_845_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_8_phi_fu_856_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_70_phi_fu_867_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_6_phi_fu_878_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_5_phi_fu_889_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_4_phi_fu_900_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_3_phi_fu_911_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_2_phi_fu_922_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_1_phi_fu_933_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_crc_V_phi_fu_944_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_174 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln27_fu_966_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1019_fu_972_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal lhs_V_fu_976_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_1_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_1_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_2_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_2_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_3_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_4_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_5_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_4_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_3_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_5_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_6_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_6_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_2_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_7_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_1_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_5_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_fu_1244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_8_fu_1260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_4_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_9_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_2_fu_1290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_6_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_3_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_11_fu_1308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_10_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_12_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_13_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_8_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_4_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_15_fu_1350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_14_fu_1344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_16_fu_1356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_17_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_10_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_5_fu_1380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_19_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_18_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_20_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_7_fu_1410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_6_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_7_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_21_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_22_fu_1440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_23_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_4_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_24_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_2_fu_1458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_10_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_25_fu_1474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_26_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_27_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_4_fu_1486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_28_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_29_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_13_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_30_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_32_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_33_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_31_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_34_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_35_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_36_fu_1568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_15_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_37_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_39_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_38_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_40_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_41_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_6_fu_1610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_42_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_4_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_43_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_45_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_44_fu_1652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_46_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_17_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_48_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_47_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_49_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_2_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_9_fu_1700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_9_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_11_fu_1716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_50_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_51_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_52_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_19_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_53_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_54_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_55_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_21_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_56_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_57_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_13_fu_1804_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_8_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_58_fu_1820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_15_fu_1826_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_3_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_17_fu_1842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_12_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_19_fu_1858_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_59_fu_1874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_60_fu_1880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_23_fu_1886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_61_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_62_fu_1898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_63_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_8_fu_1916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_21_fu_1922_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_1_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_23_fu_1938_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_24_fu_1946_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_25_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_26_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_16_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_10_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_27_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_15_fu_1094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_11_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_28_fu_2006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_11_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_12_fu_2012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_29_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_7_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_13_fu_2032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_30_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1499_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_14_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_31_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component crc24a_mux_83_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_83_1_1_1_U34 : component crc24a_mux_83_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 3,
        dout_WIDTH => 1)
    port map (
        din0 => ap_phi_mux_crc_V_phi_fu_944_p4,
        din1 => ap_phi_mux_crc_V_1_phi_fu_933_p4,
        din2 => ap_phi_mux_crc_V_2_phi_fu_922_p4,
        din3 => ap_phi_mux_crc_V_3_phi_fu_911_p4,
        din4 => ap_phi_mux_crc_V_4_phi_fu_900_p4,
        din5 => ap_phi_mux_crc_V_5_phi_fu_889_p4,
        din6 => ap_phi_mux_crc_V_6_phi_fu_878_p4,
        din7 => ap_phi_mux_crc_V_70_phi_fu_867_p4,
        din8 => trunc_ln1019_fu_972_p1,
        dout => lhs_V_fu_976_p10);

    flow_control_loop_pipe_sequential_init_U : component crc24a_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then
                if ((icmp_ln27_fu_960_p2 = ap_const_lv1_0)) then 
                    i_1_fu_174 <= add_ln27_fu_966_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_1_fu_174 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_960_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then
                crc_V_10_reg_831 <= crc_V_49_fu_1850_p3;
                crc_V_11_reg_820 <= crc_V_50_fu_1834_p3;
                crc_V_14_reg_787 <= crc_V_53_fu_1768_p2;
                crc_V_15_reg_776 <= crc_V_54_fu_1724_p3;
                crc_V_17_reg_754 <= crc_V_56_fu_1694_p2;
                crc_V_18_reg_743 <= crc_V_57_fu_1638_p3;
                crc_V_1_reg_930 <= crc_V_40_fu_2058_p3;
                crc_V_21_reg_710 <= crc_V_60_fu_1556_p2;
                crc_V_22_reg_699 <= crc_V_61_fu_1500_p3;
                crc_V_28_reg_633 <= crc_V_67_fu_1272_p2;
                crc_V_2_reg_919 <= crc_V_41_fu_2038_p3;
                crc_V_31_reg_600 <= crc_V_69_fu_1208_p2;
                crc_V_3_reg_908 <= crc_V_42_fu_2018_p3;
                crc_V_4_reg_897 <= crc_V_43_fu_1998_p3;
                crc_V_5_reg_886 <= crc_V_44_fu_1978_p3;
                crc_V_6_reg_875 <= crc_V_45_fu_1960_p2;
                crc_V_70_reg_864 <= crc_V_46_fu_1930_p3;
                crc_V_71_reg_809 <= crc_V_51_fu_1812_p3;
                crc_V_72_reg_798 <= crc_V_52_fu_1798_p2;
                crc_V_73_reg_765 <= crc_V_55_fu_1708_p3;
                crc_V_74_reg_732 <= crc_V_58_fu_1624_p3;
                crc_V_75_reg_721 <= crc_V_59_fu_1604_p2;
                crc_V_76_reg_688 <= crc_V_62_fu_1466_p3;
                crc_V_77_reg_677 <= crc_V_63_fu_1422_p2;
                crc_V_78_reg_666 <= crc_V_64_fu_1404_p2;
                crc_V_79_reg_655 <= crc_V_65_fu_1362_p2;
                crc_V_80_reg_644 <= crc_V_66_fu_1320_p2;
                crc_V_81_reg_622 <= crc_V_68_fu_1252_p3;
                crc_V_82_reg_611 <= crc_V_38_fu_1232_p2;
                crc_V_8_reg_853 <= crc_V_47_fu_1904_p2;
                crc_V_9_reg_842 <= crc_V_48_fu_1866_p3;
                crc_V_reg_941 <= crc_V_39_fu_2072_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln27_fu_966_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv4_1));
    and_ln29_fu_998_p2 <= (lhs_V_fu_976_p10 and last);
    and_ln32_10_fu_1972_p2 <= (xor_ln32_26_fu_1966_p2 and ap_phi_mux_crc_V_5_phi_fu_889_p4);
    and_ln32_11_fu_1992_p2 <= (xor_ln32_27_fu_1986_p2 and ap_phi_mux_crc_V_4_phi_fu_900_p4);
    and_ln32_12_fu_2012_p2 <= (xor_ln32_28_fu_2006_p2 and ap_phi_mux_crc_V_3_phi_fu_911_p4);
    and_ln32_13_fu_2032_p2 <= (xor_ln32_29_fu_2026_p2 and ap_phi_mux_crc_V_2_phi_fu_922_p4);
    and_ln32_14_fu_2052_p2 <= (xor_ln32_30_fu_2046_p2 and ap_phi_mux_crc_V_1_phi_fu_933_p4);
    and_ln32_1_fu_1238_p2 <= (icmp_ln32_5_fu_1142_p2 and and_ln29_fu_998_p2);
    and_ln32_2_fu_1290_p2 <= (icmp_ln32_4_fu_1136_p2 and and_ln29_fu_998_p2);
    and_ln32_3_fu_1296_p2 <= (icmp_ln32_3_fu_1130_p2 and and_ln29_fu_998_p2);
    and_ln32_4_fu_1338_p2 <= (icmp_ln32_2_fu_1124_p2 and and_ln29_fu_998_p2);
    and_ln32_5_fu_1380_p2 <= (icmp_ln32_1_fu_1118_p2 and and_ln29_fu_998_p2);
    and_ln32_6_fu_1416_p2 <= (icmp_ln32_7_fu_1410_p2 and and_ln29_fu_998_p2);
    and_ln32_7_fu_1428_p2 <= (icmp_ln32_fu_1112_p2 and and_ln29_fu_998_p2);
    and_ln32_8_fu_1916_p2 <= (or_ln32_63_fu_1910_p2 and ap_phi_mux_crc_V_70_phi_fu_867_p4);
    and_ln32_fu_1220_p2 <= (icmp_ln32_6_fu_1148_p2 and and_ln29_fu_998_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_crc_V_10_phi_fu_834_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_18_reload, crc_V_10_reg_831, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_10_phi_fu_834_p4 <= crc_V_18_reload;
        else 
            ap_phi_mux_crc_V_10_phi_fu_834_p4 <= crc_V_10_reg_831;
        end if; 
    end process;


    ap_phi_mux_crc_V_11_phi_fu_823_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_19_reload, crc_V_11_reg_820, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_11_phi_fu_823_p4 <= crc_V_19_reload;
        else 
            ap_phi_mux_crc_V_11_phi_fu_823_p4 <= crc_V_11_reg_820;
        end if; 
    end process;


    ap_phi_mux_crc_V_14_phi_fu_790_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_22_reload, crc_V_14_reg_787, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_14_phi_fu_790_p4 <= crc_V_22_reload;
        else 
            ap_phi_mux_crc_V_14_phi_fu_790_p4 <= crc_V_14_reg_787;
        end if; 
    end process;


    ap_phi_mux_crc_V_15_phi_fu_779_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_23_reload, crc_V_15_reg_776, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_15_phi_fu_779_p4 <= crc_V_23_reload;
        else 
            ap_phi_mux_crc_V_15_phi_fu_779_p4 <= crc_V_15_reg_776;
        end if; 
    end process;


    ap_phi_mux_crc_V_17_phi_fu_757_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_25_reload, crc_V_17_reg_754, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_17_phi_fu_757_p4 <= crc_V_25_reload;
        else 
            ap_phi_mux_crc_V_17_phi_fu_757_p4 <= crc_V_17_reg_754;
        end if; 
    end process;


    ap_phi_mux_crc_V_18_phi_fu_746_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_26_reload, crc_V_18_reg_743, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_18_phi_fu_746_p4 <= crc_V_26_reload;
        else 
            ap_phi_mux_crc_V_18_phi_fu_746_p4 <= crc_V_18_reg_743;
        end if; 
    end process;


    ap_phi_mux_crc_V_1_phi_fu_933_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_1_reload, crc_V_1_reg_930, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_1_phi_fu_933_p4 <= crc_V_1_reload;
        else 
            ap_phi_mux_crc_V_1_phi_fu_933_p4 <= crc_V_1_reg_930;
        end if; 
    end process;


    ap_phi_mux_crc_V_21_phi_fu_713_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_29_reload, crc_V_21_reg_710, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_21_phi_fu_713_p4 <= crc_V_29_reload;
        else 
            ap_phi_mux_crc_V_21_phi_fu_713_p4 <= crc_V_21_reg_710;
        end if; 
    end process;


    ap_phi_mux_crc_V_22_phi_fu_702_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_30_reload, crc_V_22_reg_699, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_22_phi_fu_702_p4 <= crc_V_30_reload;
        else 
            ap_phi_mux_crc_V_22_phi_fu_702_p4 <= crc_V_22_reg_699;
        end if; 
    end process;


    ap_phi_mux_crc_V_28_phi_fu_636_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_36_reload, crc_V_28_reg_633, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_28_phi_fu_636_p4 <= crc_V_36_reload;
        else 
            ap_phi_mux_crc_V_28_phi_fu_636_p4 <= crc_V_28_reg_633;
        end if; 
    end process;


    ap_phi_mux_crc_V_2_phi_fu_922_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_2_reload, crc_V_2_reg_919, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_2_phi_fu_922_p4 <= crc_V_2_reload;
        else 
            ap_phi_mux_crc_V_2_phi_fu_922_p4 <= crc_V_2_reg_919;
        end if; 
    end process;


    ap_phi_mux_crc_V_31_phi_fu_603_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_39_reload, crc_V_31_reg_600, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_31_phi_fu_603_p4 <= crc_V_39_reload;
        else 
            ap_phi_mux_crc_V_31_phi_fu_603_p4 <= crc_V_31_reg_600;
        end if; 
    end process;


    ap_phi_mux_crc_V_3_phi_fu_911_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_3_reload, crc_V_3_reg_908, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_3_phi_fu_911_p4 <= crc_V_3_reload;
        else 
            ap_phi_mux_crc_V_3_phi_fu_911_p4 <= crc_V_3_reg_908;
        end if; 
    end process;


    ap_phi_mux_crc_V_4_phi_fu_900_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_4_reload, crc_V_4_reg_897, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_4_phi_fu_900_p4 <= crc_V_4_reload;
        else 
            ap_phi_mux_crc_V_4_phi_fu_900_p4 <= crc_V_4_reg_897;
        end if; 
    end process;


    ap_phi_mux_crc_V_5_phi_fu_889_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_5_reload, crc_V_5_reg_886, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_5_phi_fu_889_p4 <= crc_V_5_reload;
        else 
            ap_phi_mux_crc_V_5_phi_fu_889_p4 <= crc_V_5_reg_886;
        end if; 
    end process;


    ap_phi_mux_crc_V_6_phi_fu_878_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_6_reload, crc_V_6_reg_875, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_6_phi_fu_878_p4 <= crc_V_6_reload;
        else 
            ap_phi_mux_crc_V_6_phi_fu_878_p4 <= crc_V_6_reg_875;
        end if; 
    end process;


    ap_phi_mux_crc_V_70_phi_fu_867_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_7_reload, crc_V_70_reg_864, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_70_phi_fu_867_p4 <= crc_V_7_reload;
        else 
            ap_phi_mux_crc_V_70_phi_fu_867_p4 <= crc_V_70_reg_864;
        end if; 
    end process;


    ap_phi_mux_crc_V_71_phi_fu_812_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_20_reload, crc_V_71_reg_809, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_71_phi_fu_812_p4 <= crc_V_20_reload;
        else 
            ap_phi_mux_crc_V_71_phi_fu_812_p4 <= crc_V_71_reg_809;
        end if; 
    end process;


    ap_phi_mux_crc_V_72_phi_fu_801_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_21_reload, crc_V_72_reg_798, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_72_phi_fu_801_p4 <= crc_V_21_reload;
        else 
            ap_phi_mux_crc_V_72_phi_fu_801_p4 <= crc_V_72_reg_798;
        end if; 
    end process;


    ap_phi_mux_crc_V_73_phi_fu_768_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_24_reload, crc_V_73_reg_765, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_73_phi_fu_768_p4 <= crc_V_24_reload;
        else 
            ap_phi_mux_crc_V_73_phi_fu_768_p4 <= crc_V_73_reg_765;
        end if; 
    end process;


    ap_phi_mux_crc_V_74_phi_fu_735_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_27_reload, crc_V_74_reg_732, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_74_phi_fu_735_p4 <= crc_V_27_reload;
        else 
            ap_phi_mux_crc_V_74_phi_fu_735_p4 <= crc_V_74_reg_732;
        end if; 
    end process;


    ap_phi_mux_crc_V_75_phi_fu_724_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_28_reload, crc_V_75_reg_721, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_75_phi_fu_724_p4 <= crc_V_28_reload;
        else 
            ap_phi_mux_crc_V_75_phi_fu_724_p4 <= crc_V_75_reg_721;
        end if; 
    end process;


    ap_phi_mux_crc_V_76_phi_fu_691_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_31_reload, crc_V_76_reg_688, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_76_phi_fu_691_p4 <= crc_V_31_reload;
        else 
            ap_phi_mux_crc_V_76_phi_fu_691_p4 <= crc_V_76_reg_688;
        end if; 
    end process;


    ap_phi_mux_crc_V_77_phi_fu_680_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_32_reload, crc_V_77_reg_677, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_77_phi_fu_680_p4 <= crc_V_32_reload;
        else 
            ap_phi_mux_crc_V_77_phi_fu_680_p4 <= crc_V_77_reg_677;
        end if; 
    end process;


    ap_phi_mux_crc_V_78_phi_fu_669_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_33_reload, crc_V_78_reg_666, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_78_phi_fu_669_p4 <= crc_V_33_reload;
        else 
            ap_phi_mux_crc_V_78_phi_fu_669_p4 <= crc_V_78_reg_666;
        end if; 
    end process;


    ap_phi_mux_crc_V_79_phi_fu_658_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_34_reload, crc_V_79_reg_655, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_79_phi_fu_658_p4 <= crc_V_34_reload;
        else 
            ap_phi_mux_crc_V_79_phi_fu_658_p4 <= crc_V_79_reg_655;
        end if; 
    end process;


    ap_phi_mux_crc_V_80_phi_fu_647_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_35_reload, crc_V_80_reg_644, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_80_phi_fu_647_p4 <= crc_V_35_reload;
        else 
            ap_phi_mux_crc_V_80_phi_fu_647_p4 <= crc_V_80_reg_644;
        end if; 
    end process;


    ap_phi_mux_crc_V_81_phi_fu_625_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_37_reload, crc_V_81_reg_622, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_81_phi_fu_625_p4 <= crc_V_37_reload;
        else 
            ap_phi_mux_crc_V_81_phi_fu_625_p4 <= crc_V_81_reg_622;
        end if; 
    end process;


    ap_phi_mux_crc_V_82_phi_fu_614_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_38_reload, crc_V_82_reg_611, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_82_phi_fu_614_p4 <= crc_V_38_reload;
        else 
            ap_phi_mux_crc_V_82_phi_fu_614_p4 <= crc_V_82_reg_611;
        end if; 
    end process;


    ap_phi_mux_crc_V_8_phi_fu_856_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_8_reload, crc_V_8_reg_853, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_8_phi_fu_856_p4 <= crc_V_8_reload;
        else 
            ap_phi_mux_crc_V_8_phi_fu_856_p4 <= crc_V_8_reg_853;
        end if; 
    end process;


    ap_phi_mux_crc_V_9_phi_fu_845_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_17_reload, crc_V_9_reg_842, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_9_phi_fu_845_p4 <= crc_V_17_reload;
        else 
            ap_phi_mux_crc_V_9_phi_fu_845_p4 <= crc_V_9_reg_842;
        end if; 
    end process;


    ap_phi_mux_crc_V_phi_fu_944_p4_assign_proc : process(ap_CS_fsm_state1, crc_V_reload, crc_V_reg_941, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_crc_V_phi_fu_944_p4 <= crc_V_reload;
        else 
            ap_phi_mux_crc_V_phi_fu_944_p4 <= crc_V_reg_941;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, i_1_fu_174)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_i <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i <= i_1_fu_174;
        end if; 
    end process;

    crc_V_135_out <= ap_phi_mux_crc_V_70_phi_fu_867_p4;

    crc_V_135_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_135_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_135_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_136_out <= ap_phi_mux_crc_V_71_phi_fu_812_p4;

    crc_V_136_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_136_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_136_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_137_out <= ap_phi_mux_crc_V_72_phi_fu_801_p4;

    crc_V_137_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_137_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_137_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_138_out <= ap_phi_mux_crc_V_73_phi_fu_768_p4;

    crc_V_138_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_138_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_138_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_139_out <= ap_phi_mux_crc_V_74_phi_fu_735_p4;

    crc_V_139_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_139_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_139_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_140_out <= ap_phi_mux_crc_V_75_phi_fu_724_p4;

    crc_V_140_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_140_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_140_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_141_out <= ap_phi_mux_crc_V_76_phi_fu_691_p4;

    crc_V_141_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_141_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_141_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_142_out <= ap_phi_mux_crc_V_77_phi_fu_680_p4;

    crc_V_142_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_142_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_142_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_143_out <= ap_phi_mux_crc_V_78_phi_fu_669_p4;

    crc_V_143_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_143_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_143_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_144_out <= ap_phi_mux_crc_V_79_phi_fu_658_p4;

    crc_V_144_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_144_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_144_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_145_out <= ap_phi_mux_crc_V_80_phi_fu_647_p4;

    crc_V_145_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_145_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_145_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_146_out <= ap_phi_mux_crc_V_81_phi_fu_625_p4;

    crc_V_146_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_146_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_146_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_147_out <= ap_phi_mux_crc_V_82_phi_fu_614_p4;

    crc_V_147_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_147_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_147_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_38_fu_1232_p2 <= (or_ln32_7_fu_1226_p2 xor ap_phi_mux_crc_V_82_phi_fu_614_p4);
    crc_V_39_fu_2072_p2 <= (xor_ln32_31_fu_2066_p2 and ap_phi_mux_crc_V_phi_fu_944_p4);
    crc_V_40_fu_2058_p3 <= 
        xor_ln1499_fu_1004_p2 when (and_ln32_7_fu_1428_p2(0) = '1') else 
        and_ln32_14_fu_2052_p2;
    crc_V_41_fu_2038_p3 <= 
        xor_ln1499_7_fu_1046_p2 when (and_ln32_5_fu_1380_p2(0) = '1') else 
        and_ln32_13_fu_2032_p2;
    crc_V_42_fu_2018_p3 <= 
        xor_ln1499_11_fu_1070_p2 when (and_ln32_4_fu_1338_p2(0) = '1') else 
        and_ln32_12_fu_2012_p2;
    crc_V_43_fu_1998_p3 <= 
        xor_ln1499_15_fu_1094_p2 when (and_ln32_3_fu_1296_p2(0) = '1') else 
        and_ln32_11_fu_1992_p2;
    crc_V_44_fu_1978_p3 <= 
        xor_ln1499_16_fu_1100_p2 when (and_ln32_2_fu_1290_p2(0) = '1') else 
        and_ln32_10_fu_1972_p2;
    crc_V_45_fu_1960_p2 <= (xor_ln32_25_fu_1954_p2 and select_ln32_24_fu_1946_p3);
    crc_V_46_fu_1930_p3 <= 
        ret_V_fu_1016_p2 when (or_ln32_21_fu_1434_p2(0) = '1') else 
        select_ln32_21_fu_1922_p3;
    crc_V_47_fu_1904_p2 <= (or_ln32_62_fu_1898_p2 xor ap_phi_mux_crc_V_8_phi_fu_856_p4);
    crc_V_48_fu_1866_p3 <= 
        xor_ln1499_12_fu_1076_p2 when (and_ln32_4_fu_1338_p2(0) = '1') else 
        select_ln32_19_fu_1858_p3;
    crc_V_49_fu_1850_p3 <= 
        xor_ln1499_3_fu_1022_p2 when (or_ln32_48_fu_1682_p2(0) = '1') else 
        select_ln32_17_fu_1842_p3;
    crc_V_50_fu_1834_p3 <= 
        xor_ln1499_8_fu_1052_p2 when (or_ln32_58_fu_1820_p2(0) = '1') else 
        select_ln32_15_fu_1826_p3;
    crc_V_51_fu_1812_p3 <= 
        ret_V_1_fu_1082_p2 when (or_ln32_15_fu_1350_p2(0) = '1') else 
        select_ln32_13_fu_1804_p3;
    crc_V_52_fu_1798_p2 <= (or_ln32_57_fu_1792_p2 xor ap_phi_mux_crc_V_72_phi_fu_801_p4);
    crc_V_53_fu_1768_p2 <= (or_ln32_54_fu_1762_p2 xor ap_phi_mux_crc_V_14_phi_fu_790_p4);
    crc_V_54_fu_1724_p3 <= 
        xor_ln1499_9_fu_1058_p2 when (or_ln32_25_fu_1474_p2(0) = '1') else 
        select_ln32_11_fu_1716_p3;
    crc_V_55_fu_1708_p3 <= 
        ret_V_2_fu_1088_p2 when (or_ln32_15_fu_1350_p2(0) = '1') else 
        select_ln32_9_fu_1700_p3;
    crc_V_56_fu_1694_p2 <= (or_ln32_49_fu_1688_p2 xor ap_phi_mux_crc_V_17_phi_fu_757_p4);
    crc_V_57_fu_1638_p3 <= 
        xor_ln1499_4_fu_1028_p2 when (or_ln32_42_fu_1632_p2(0) = '1') else 
        ap_phi_mux_crc_V_18_phi_fu_746_p4;
    crc_V_58_fu_1624_p3 <= 
        ret_V_3_fu_1034_p2 when (or_ln32_41_fu_1618_p2(0) = '1') else 
        select_ln32_6_fu_1610_p3;
    crc_V_59_fu_1604_p2 <= (or_ln32_40_fu_1598_p2 xor ap_phi_mux_crc_V_75_phi_fu_724_p4);
    crc_V_60_fu_1556_p2 <= (or_ln32_34_fu_1550_p2 xor ap_phi_mux_crc_V_21_phi_fu_713_p4);
    crc_V_61_fu_1500_p3 <= 
        xor_ln1499_10_fu_1064_p2 when (or_ln32_27_fu_1494_p2(0) = '1') else 
        select_ln32_4_fu_1486_p3;
    crc_V_62_fu_1466_p3 <= 
        ret_V_4_fu_1040_p2 when (or_ln32_24_fu_1452_p2(0) = '1') else 
        select_ln32_2_fu_1458_p3;
    crc_V_63_fu_1422_p2 <= (ap_phi_mux_crc_V_77_phi_fu_680_p4 xor and_ln32_6_fu_1416_p2);
    crc_V_64_fu_1404_p2 <= (or_ln32_20_fu_1398_p2 xor ap_phi_mux_crc_V_78_phi_fu_669_p4);
    crc_V_65_fu_1362_p2 <= (or_ln32_16_fu_1356_p2 xor ap_phi_mux_crc_V_79_phi_fu_658_p4);
    crc_V_65_out <= ap_phi_mux_crc_V_phi_fu_944_p4;

    crc_V_65_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_65_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_65_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_66_fu_1320_p2 <= (or_ln32_12_fu_1314_p2 xor ap_phi_mux_crc_V_80_phi_fu_647_p4);
    crc_V_66_out <= ap_phi_mux_crc_V_1_phi_fu_933_p4;

    crc_V_66_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_66_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_66_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_67_fu_1272_p2 <= (xor_ln32_4_fu_1266_p2 xor ap_phi_mux_crc_V_28_phi_fu_636_p4);
    crc_V_67_out <= ap_phi_mux_crc_V_2_phi_fu_922_p4;

    crc_V_67_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_67_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_67_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_68_fu_1252_p3 <= 
        ret_V_5_fu_1106_p2 when (and_ln32_fu_1220_p2(0) = '1') else 
        select_ln32_fu_1244_p3;
    crc_V_68_out <= ap_phi_mux_crc_V_3_phi_fu_911_p4;

    crc_V_68_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_68_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_68_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_69_fu_1208_p2 <= (xor_ln32_fu_1202_p2 xor ap_phi_mux_crc_V_31_phi_fu_603_p4);
    crc_V_69_out <= ap_phi_mux_crc_V_4_phi_fu_900_p4;

    crc_V_69_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_69_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_69_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_70_out <= ap_phi_mux_crc_V_5_phi_fu_889_p4;

    crc_V_70_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_70_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_70_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_71_out <= ap_phi_mux_crc_V_6_phi_fu_878_p4;

    crc_V_71_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_71_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_71_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_73_out <= ap_phi_mux_crc_V_8_phi_fu_856_p4;

    crc_V_73_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_73_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_73_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_74_out <= ap_phi_mux_crc_V_9_phi_fu_845_p4;

    crc_V_74_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_74_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_74_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_75_out <= ap_phi_mux_crc_V_10_phi_fu_834_p4;

    crc_V_75_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_75_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_75_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_76_out <= ap_phi_mux_crc_V_11_phi_fu_823_p4;

    crc_V_76_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_76_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_76_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_79_out <= ap_phi_mux_crc_V_14_phi_fu_790_p4;

    crc_V_79_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_79_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_79_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_80_out <= ap_phi_mux_crc_V_15_phi_fu_779_p4;

    crc_V_80_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_80_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_80_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_82_out <= ap_phi_mux_crc_V_17_phi_fu_757_p4;

    crc_V_82_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_82_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_82_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_83_out <= ap_phi_mux_crc_V_18_phi_fu_746_p4;

    crc_V_83_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_83_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_83_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_86_out <= ap_phi_mux_crc_V_21_phi_fu_713_p4;

    crc_V_86_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_86_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_86_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_87_out <= ap_phi_mux_crc_V_22_phi_fu_702_p4;

    crc_V_87_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_87_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_87_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_93_out <= ap_phi_mux_crc_V_28_phi_fu_636_p4;

    crc_V_93_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_93_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_93_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    crc_V_96_out <= ap_phi_mux_crc_V_31_phi_fu_603_p4;

    crc_V_96_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln27_fu_960_p2, ap_start_int)
    begin
        if (((icmp_ln27_fu_960_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            crc_V_96_out_ap_vld <= ap_const_logic_1;
        else 
            crc_V_96_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln27_fu_960_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv4_8) else "0";
    icmp_ln32_1_fu_1118_p2 <= "1" when (trunc_ln1019_fu_972_p1 = ap_const_lv3_1) else "0";
    icmp_ln32_2_fu_1124_p2 <= "1" when (trunc_ln1019_fu_972_p1 = ap_const_lv3_2) else "0";
    icmp_ln32_3_fu_1130_p2 <= "1" when (trunc_ln1019_fu_972_p1 = ap_const_lv3_3) else "0";
    icmp_ln32_4_fu_1136_p2 <= "1" when (trunc_ln1019_fu_972_p1 = ap_const_lv3_4) else "0";
    icmp_ln32_5_fu_1142_p2 <= "1" when (trunc_ln1019_fu_972_p1 = ap_const_lv3_5) else "0";
    icmp_ln32_6_fu_1148_p2 <= "1" when (trunc_ln1019_fu_972_p1 = ap_const_lv3_6) else "0";
    icmp_ln32_7_fu_1410_p2 <= "0" when (trunc_ln1019_fu_972_p1 = ap_const_lv3_2) else "1";
    icmp_ln32_fu_1112_p2 <= "1" when (trunc_ln1019_fu_972_p1 = ap_const_lv3_0) else "0";
    or_ln32_10_fu_1302_p2 <= (xor_ln32_6_fu_1284_p2 or and_ln32_2_fu_1290_p2);
    or_ln32_11_fu_1308_p2 <= (and_ln32_fu_1220_p2 or and_ln32_3_fu_1296_p2);
    or_ln32_12_fu_1314_p2 <= (or_ln32_11_fu_1308_p2 or or_ln32_10_fu_1302_p2);
    or_ln32_13_fu_1326_p2 <= (or_ln32_1_fu_1166_p2 or icmp_ln32_4_fu_1136_p2);
    or_ln32_14_fu_1344_p2 <= (xor_ln32_8_fu_1332_p2 or and_ln32_3_fu_1296_p2);
    or_ln32_15_fu_1350_p2 <= (and_ln32_fu_1220_p2 or and_ln32_4_fu_1338_p2);
    or_ln32_16_fu_1356_p2 <= (or_ln32_15_fu_1350_p2 or or_ln32_14_fu_1344_p2);
    or_ln32_17_fu_1368_p2 <= (or_ln32_fu_1160_p2 or icmp_ln32_3_fu_1130_p2);
    or_ln32_18_fu_1386_p2 <= (xor_ln32_10_fu_1374_p2 or and_ln32_4_fu_1338_p2);
    or_ln32_19_fu_1392_p2 <= (and_ln32_fu_1220_p2 or and_ln32_5_fu_1380_p2);
    or_ln32_1_fu_1166_p2 <= (or_ln32_fu_1160_p2 or icmp_ln32_1_fu_1118_p2);
    or_ln32_20_fu_1398_p2 <= (or_ln32_19_fu_1392_p2 or or_ln32_18_fu_1386_p2);
    or_ln32_21_fu_1434_p2 <= (and_ln32_fu_1220_p2 or and_ln32_7_fu_1428_p2);
    or_ln32_22_fu_1440_p2 <= (and_ln32_4_fu_1338_p2 or and_ln32_3_fu_1296_p2);
    or_ln32_23_fu_1446_p2 <= (and_ln32_2_fu_1290_p2 or and_ln32_1_fu_1238_p2);
    or_ln32_24_fu_1452_p2 <= (or_ln32_22_fu_1440_p2 or or_ln32_21_fu_1434_p2);
    or_ln32_25_fu_1474_p2 <= (and_ln32_5_fu_1380_p2 or and_ln32_4_fu_1338_p2);
    or_ln32_26_fu_1480_p2 <= (and_ln32_3_fu_1296_p2 or and_ln32_2_fu_1290_p2);
    or_ln32_27_fu_1494_p2 <= (or_ln32_26_fu_1480_p2 or or_ln32_25_fu_1474_p2);
    or_ln32_28_fu_1508_p2 <= (xor_ln29_fu_1154_p2 or icmp_ln32_6_fu_1148_p2);
    or_ln32_29_fu_1514_p2 <= (or_ln32_28_fu_1508_p2 or icmp_ln32_5_fu_1142_p2);
    or_ln32_2_fu_1172_p2 <= (or_ln32_1_fu_1166_p2 or icmp_ln32_2_fu_1124_p2);
    or_ln32_30_fu_1526_p2 <= (xor_ln32_13_fu_1520_p2 or and_ln32_3_fu_1296_p2);
    or_ln32_31_fu_1532_p2 <= (or_ln32_30_fu_1526_p2 or and_ln32_2_fu_1290_p2);
    or_ln32_32_fu_1538_p2 <= (and_ln32_7_fu_1428_p2 or and_ln32_5_fu_1380_p2);
    or_ln32_33_fu_1544_p2 <= (or_ln32_32_fu_1538_p2 or and_ln32_4_fu_1338_p2);
    or_ln32_34_fu_1550_p2 <= (or_ln32_33_fu_1544_p2 or or_ln32_31_fu_1532_p2);
    or_ln32_35_fu_1562_p2 <= (xor_ln29_fu_1154_p2 or icmp_ln32_5_fu_1142_p2);
    or_ln32_36_fu_1568_p2 <= (or_ln32_35_fu_1562_p2 or icmp_ln32_4_fu_1136_p2);
    or_ln32_37_fu_1580_p2 <= (xor_ln32_15_fu_1574_p2 or and_ln32_4_fu_1338_p2);
    or_ln32_38_fu_1586_p2 <= (or_ln32_37_fu_1580_p2 or and_ln32_3_fu_1296_p2);
    or_ln32_39_fu_1592_p2 <= (or_ln32_21_fu_1434_p2 or and_ln32_5_fu_1380_p2);
    or_ln32_3_fu_1178_p2 <= (or_ln32_2_fu_1172_p2 or icmp_ln32_3_fu_1130_p2);
    or_ln32_40_fu_1598_p2 <= (or_ln32_39_fu_1592_p2 or or_ln32_38_fu_1586_p2);
    or_ln32_41_fu_1618_p2 <= (or_ln32_25_fu_1474_p2 or or_ln32_21_fu_1434_p2);
    or_ln32_42_fu_1632_p2 <= (or_ln32_32_fu_1538_p2 or or_ln32_23_fu_1446_p2);
    or_ln32_43_fu_1646_p2 <= (xor_ln29_fu_1154_p2 or icmp_ln32_2_fu_1124_p2);
    or_ln32_44_fu_1652_p2 <= (or_ln32_43_fu_1646_p2 or icmp_ln32_1_fu_1118_p2);
    or_ln32_45_fu_1658_p2 <= (icmp_ln32_6_fu_1148_p2 or icmp_ln32_5_fu_1142_p2);
    or_ln32_46_fu_1664_p2 <= (or_ln32_45_fu_1658_p2 or or_ln32_44_fu_1652_p2);
    or_ln32_47_fu_1676_p2 <= (xor_ln32_17_fu_1670_p2 or and_ln32_2_fu_1290_p2);
    or_ln32_48_fu_1682_p2 <= (and_ln32_7_fu_1428_p2 or and_ln32_3_fu_1296_p2);
    or_ln32_49_fu_1688_p2 <= (or_ln32_48_fu_1682_p2 or or_ln32_47_fu_1676_p2);
    or_ln32_4_fu_1184_p2 <= (icmp_ln32_5_fu_1142_p2 or icmp_ln32_4_fu_1136_p2);
    or_ln32_50_fu_1732_p2 <= (icmp_ln32_3_fu_1130_p2 or icmp_ln32_2_fu_1124_p2);
    or_ln32_51_fu_1738_p2 <= (xor_ln29_fu_1154_p2 or or_ln32_50_fu_1732_p2);
    or_ln32_52_fu_1744_p2 <= (or_ln32_51_fu_1738_p2 or or_ln32_45_fu_1658_p2);
    or_ln32_53_fu_1756_p2 <= (xor_ln32_19_fu_1750_p2 or and_ln32_2_fu_1290_p2);
    or_ln32_54_fu_1762_p2 <= (or_ln32_53_fu_1756_p2 or or_ln32_32_fu_1538_p2);
    or_ln32_55_fu_1774_p2 <= (or_ln32_4_fu_1184_p2 or or_ln32_44_fu_1652_p2);
    or_ln32_56_fu_1786_p2 <= (xor_ln32_21_fu_1780_p2 or and_ln32_3_fu_1296_p2);
    or_ln32_57_fu_1792_p2 <= (or_ln32_56_fu_1786_p2 or or_ln32_21_fu_1434_p2);
    or_ln32_58_fu_1820_p2 <= (and_ln32_5_fu_1380_p2 or and_ln32_2_fu_1290_p2);
    or_ln32_59_fu_1874_p2 <= (or_ln32_17_fu_1368_p2 or icmp_ln32_4_fu_1136_p2);
    or_ln32_5_fu_1190_p2 <= (or_ln32_4_fu_1184_p2 or or_ln32_3_fu_1178_p2);
    or_ln32_60_fu_1880_p2 <= (or_ln32_59_fu_1874_p2 or or_ln32_45_fu_1658_p2);
    or_ln32_61_fu_1892_p2 <= (xor_ln32_23_fu_1886_p2 or and_ln32_5_fu_1380_p2);
    or_ln32_62_fu_1898_p2 <= (or_ln32_61_fu_1892_p2 or and_ln32_4_fu_1338_p2);
    or_ln32_63_fu_1910_p2 <= (or_ln32_51_fu_1738_p2 or or_ln32_4_fu_1184_p2);
    or_ln32_6_fu_1196_p2 <= (or_ln32_5_fu_1190_p2 or icmp_ln32_6_fu_1148_p2);
    or_ln32_7_fu_1226_p2 <= (xor_ln32_2_fu_1214_p2 or and_ln32_fu_1220_p2);
    or_ln32_8_fu_1260_p2 <= (or_ln32_3_fu_1178_p2 or icmp_ln32_6_fu_1148_p2);
    or_ln32_9_fu_1278_p2 <= (or_ln32_2_fu_1172_p2 or icmp_ln32_5_fu_1142_p2);
    or_ln32_fu_1160_p2 <= (xor_ln29_fu_1154_p2 or icmp_ln32_fu_1112_p2);
    ret_V_1_fu_1082_p2 <= (ap_phi_mux_crc_V_71_phi_fu_812_p4 xor ap_const_lv1_1);
    ret_V_2_fu_1088_p2 <= (ap_phi_mux_crc_V_73_phi_fu_768_p4 xor ap_const_lv1_1);
    ret_V_3_fu_1034_p2 <= (ap_phi_mux_crc_V_74_phi_fu_735_p4 xor ap_const_lv1_1);
    ret_V_4_fu_1040_p2 <= (ap_phi_mux_crc_V_76_phi_fu_691_p4 xor ap_const_lv1_1);
    ret_V_5_fu_1106_p2 <= (ap_phi_mux_crc_V_81_phi_fu_625_p4 xor ap_const_lv1_1);
    ret_V_fu_1016_p2 <= (ap_phi_mux_crc_V_70_phi_fu_867_p4 xor ap_const_lv1_1);
    select_ln32_11_fu_1716_p3 <= 
        xor_ln1499_9_fu_1058_p2 when (and_ln32_1_fu_1238_p2(0) = '1') else 
        ap_phi_mux_crc_V_15_phi_fu_779_p4;
    select_ln32_13_fu_1804_p3 <= 
        ret_V_1_fu_1082_p2 when (and_ln32_1_fu_1238_p2(0) = '1') else 
        ap_phi_mux_crc_V_71_phi_fu_812_p4;
    select_ln32_15_fu_1826_p3 <= 
        xor_ln1499_8_fu_1052_p2 when (and_ln32_1_fu_1238_p2(0) = '1') else 
        ap_phi_mux_crc_V_11_phi_fu_823_p4;
    select_ln32_17_fu_1842_p3 <= 
        xor_ln1499_3_fu_1022_p2 when (and_ln32_2_fu_1290_p2(0) = '1') else 
        ap_phi_mux_crc_V_10_phi_fu_834_p4;
    select_ln32_19_fu_1858_p3 <= 
        xor_ln1499_12_fu_1076_p2 when (and_ln32_3_fu_1296_p2(0) = '1') else 
        ap_phi_mux_crc_V_9_phi_fu_845_p4;
    select_ln32_21_fu_1922_p3 <= 
        ret_V_fu_1016_p2 when (and_ln32_5_fu_1380_p2(0) = '1') else 
        and_ln32_8_fu_1916_p2;
    select_ln32_23_fu_1938_p3 <= 
        xor_ln1499_1_fu_1010_p2 when (and_ln32_1_fu_1238_p2(0) = '1') else 
        ap_phi_mux_crc_V_6_phi_fu_878_p4;
    select_ln32_24_fu_1946_p3 <= 
        xor_ln1499_1_fu_1010_p2 when (and_ln32_7_fu_1428_p2(0) = '1') else 
        select_ln32_23_fu_1938_p3;
    select_ln32_2_fu_1458_p3 <= 
        ret_V_4_fu_1040_p2 when (or_ln32_23_fu_1446_p2(0) = '1') else 
        ap_phi_mux_crc_V_76_phi_fu_691_p4;
    select_ln32_4_fu_1486_p3 <= 
        xor_ln1499_10_fu_1064_p2 when (and_ln32_1_fu_1238_p2(0) = '1') else 
        ap_phi_mux_crc_V_22_phi_fu_702_p4;
    select_ln32_6_fu_1610_p3 <= 
        ret_V_3_fu_1034_p2 when (and_ln32_1_fu_1238_p2(0) = '1') else 
        ap_phi_mux_crc_V_74_phi_fu_735_p4;
    select_ln32_9_fu_1700_p3 <= 
        ret_V_2_fu_1088_p2 when (and_ln32_3_fu_1296_p2(0) = '1') else 
        ap_phi_mux_crc_V_73_phi_fu_768_p4;
    select_ln32_fu_1244_p3 <= 
        ret_V_5_fu_1106_p2 when (and_ln32_1_fu_1238_p2(0) = '1') else 
        ap_phi_mux_crc_V_81_phi_fu_625_p4;
    trunc_ln1019_fu_972_p1 <= ap_sig_allocacmp_i(3 - 1 downto 0);
    xor_ln1499_10_fu_1064_p2 <= (ap_phi_mux_crc_V_22_phi_fu_702_p4 xor ap_const_lv1_1);
    xor_ln1499_11_fu_1070_p2 <= (ap_phi_mux_crc_V_3_phi_fu_911_p4 xor ap_const_lv1_1);
    xor_ln1499_12_fu_1076_p2 <= (ap_phi_mux_crc_V_9_phi_fu_845_p4 xor ap_const_lv1_1);
    xor_ln1499_15_fu_1094_p2 <= (ap_phi_mux_crc_V_4_phi_fu_900_p4 xor ap_const_lv1_1);
    xor_ln1499_16_fu_1100_p2 <= (ap_phi_mux_crc_V_5_phi_fu_889_p4 xor ap_const_lv1_1);
    xor_ln1499_1_fu_1010_p2 <= (ap_phi_mux_crc_V_6_phi_fu_878_p4 xor ap_const_lv1_1);
    xor_ln1499_3_fu_1022_p2 <= (ap_phi_mux_crc_V_10_phi_fu_834_p4 xor ap_const_lv1_1);
    xor_ln1499_4_fu_1028_p2 <= (ap_phi_mux_crc_V_18_phi_fu_746_p4 xor ap_const_lv1_1);
    xor_ln1499_7_fu_1046_p2 <= (ap_phi_mux_crc_V_2_phi_fu_922_p4 xor ap_const_lv1_1);
    xor_ln1499_8_fu_1052_p2 <= (ap_phi_mux_crc_V_11_phi_fu_823_p4 xor ap_const_lv1_1);
    xor_ln1499_9_fu_1058_p2 <= (ap_phi_mux_crc_V_15_phi_fu_779_p4 xor ap_const_lv1_1);
    xor_ln1499_fu_1004_p2 <= (ap_phi_mux_crc_V_1_phi_fu_933_p4 xor ap_const_lv1_1);
    xor_ln29_fu_1154_p2 <= (ap_const_lv1_1 xor and_ln29_fu_998_p2);
    xor_ln32_10_fu_1374_p2 <= (or_ln32_17_fu_1368_p2 xor ap_const_lv1_1);
    xor_ln32_13_fu_1520_p2 <= (or_ln32_29_fu_1514_p2 xor ap_const_lv1_1);
    xor_ln32_15_fu_1574_p2 <= (or_ln32_36_fu_1568_p2 xor ap_const_lv1_1);
    xor_ln32_17_fu_1670_p2 <= (or_ln32_46_fu_1664_p2 xor ap_const_lv1_1);
    xor_ln32_19_fu_1750_p2 <= (or_ln32_52_fu_1744_p2 xor ap_const_lv1_1);
    xor_ln32_21_fu_1780_p2 <= (or_ln32_55_fu_1774_p2 xor ap_const_lv1_1);
    xor_ln32_23_fu_1886_p2 <= (or_ln32_60_fu_1880_p2 xor ap_const_lv1_1);
    xor_ln32_25_fu_1954_p2 <= (ap_const_lv1_1 xor and_ln32_fu_1220_p2);
    xor_ln32_26_fu_1966_p2 <= (ap_const_lv1_1 xor and_ln32_1_fu_1238_p2);
    xor_ln32_27_fu_1986_p2 <= (ap_const_lv1_1 xor and_ln32_2_fu_1290_p2);
    xor_ln32_28_fu_2006_p2 <= (ap_const_lv1_1 xor and_ln32_3_fu_1296_p2);
    xor_ln32_29_fu_2026_p2 <= (ap_const_lv1_1 xor and_ln32_4_fu_1338_p2);
    xor_ln32_2_fu_1214_p2 <= (or_ln32_5_fu_1190_p2 xor ap_const_lv1_1);
    xor_ln32_30_fu_2046_p2 <= (ap_const_lv1_1 xor and_ln32_5_fu_1380_p2);
    xor_ln32_31_fu_2066_p2 <= (ap_const_lv1_1 xor and_ln32_7_fu_1428_p2);
    xor_ln32_4_fu_1266_p2 <= (or_ln32_8_fu_1260_p2 xor ap_const_lv1_1);
    xor_ln32_6_fu_1284_p2 <= (or_ln32_9_fu_1278_p2 xor ap_const_lv1_1);
    xor_ln32_8_fu_1332_p2 <= (or_ln32_13_fu_1326_p2 xor ap_const_lv1_1);
    xor_ln32_fu_1202_p2 <= (or_ln32_6_fu_1196_p2 xor ap_const_lv1_1);
end behav;
