//----------------------------------------------------------------------
// TCLs
#set_property verilog_define TEST_DESIGN [current_fileset]

//----------------------------------------------------------------------
// Sources
../library/FiFo_Async.v
../library/FiFo.v
../library/SyncPipe.v
../library/SRAM_Dual_Distributed.v

../template/axi_slave_wrapper.v
../template/axi_master_wrapper.v

processor_axi_wrapper/*.v

//----------------------------------------------------------------------
// XDCs
processor_axi_wrapper/synthesis.xdc
