Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Feb 28 08:24:47 2017
| Host         : gregbox running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file full_system_wrapper_timing_summary_routed.rpt -rpx full_system_wrapper_timing_summary_routed.rpx
| Design       : full_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.320        0.000                      0                19874        0.019        0.000                      0                19874        3.750        0.000                       0                  8684  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.320        0.000                      0                19874        0.019        0.000                      0                19874        3.750        0.000                       0                  8684  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.574ns (16.803%)  route 7.793ns (83.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=66, routed)          7.793    12.274    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[1]
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.398 r  full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_length[1]_i_1/O
                         net (fo=1, routed)           0.000    12.398    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_length0[1]
    SLICE_X59Y90         FDRE                                         r  full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.535    12.714    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X59Y90         FDRE                                         r  full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[1]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.029    12.718    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_length_reg[1]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_1/U0/USER_LOGIC_I/intr_status_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.324ns  (logic 1.450ns (15.552%)  route 7.874ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=44, routed)          7.874    12.354    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_WDATA[28]
    SLICE_X29Y78         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/intr_status_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.513    12.692    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X29Y78         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/intr_status_reg_reg[28]/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)       -0.067    12.700    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/intr_status_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_flip_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 1.602ns (17.098%)  route 7.767ns (82.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=66, routed)          7.767    12.248    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[1]
    SLICE_X60Y90         LUT3 (Prop_lut3_I2_O)        0.152    12.400 r  full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_flip[1]_i_1/O
                         net (fo=1, routed)           0.000    12.400    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_flip0[1]
    SLICE_X60Y90         FDRE                                         r  full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_flip_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.538    12.717    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X60Y90         FDRE                                         r  full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_flip_reg[1]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)        0.075    12.767    full_system_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_v_flip_reg[1]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_1/U0/USER_LOGIC_I/clk_divider_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 1.450ns (15.565%)  route 7.866ns (84.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=42, routed)          7.866    12.347    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_WDATA[21]
    SLICE_X30Y75         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/clk_divider_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.508    12.687    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X30Y75         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/clk_divider_reg_reg[21]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X30Y75         FDRE (Setup_fdre_C_D)       -0.045    12.717    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/clk_divider_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_1/U0/USER_LOGIC_I/intr_enable_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 1.450ns (15.780%)  route 7.739ns (84.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=42, routed)          7.739    12.220    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_WDATA[21]
    SLICE_X33Y75         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/intr_enable_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.462    12.641    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X33Y75         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/intr_enable_reg_reg[21]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y75         FDRE (Setup_fdre_C_D)       -0.093    12.623    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/intr_enable_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_3/U0/USER_LOGIC_I/intr_status_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 1.450ns (15.815%)  route 7.719ns (84.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=42, routed)          7.719    12.199    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/S_AXI_WDATA[21]
    SLICE_X44Y83         FDRE                                         r  full_system_i/axi_max11100_3/U0/USER_LOGIC_I/intr_status_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.471    12.650    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X44Y83         FDRE                                         r  full_system_i/axi_max11100_3/U0/USER_LOGIC_I/intr_status_reg_reg[21]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)       -0.093    12.632    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/intr_status_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_start_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 1.450ns (15.936%)  route 7.649ns (84.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=42, routed)          7.649    12.130    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_WDATA[21]
    SLICE_X33Y77         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_start_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.465    12.644    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X33Y77         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_start_reg_reg[21]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X33Y77         FDRE (Setup_fdre_C_D)       -0.109    12.610    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/adc_start_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 1.574ns (16.906%)  route 7.736ns (83.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=43, routed)          7.736    12.217    full_system_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[25]
    SLICE_X39Y110        LUT3 (Prop_lut3_I2_O)        0.124    12.341 r  full_system_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh[25]_i_1/O
                         net (fo=1, routed)           0.000    12.341    full_system_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh0[25]
    SLICE_X39Y110        FDRE                                         r  full_system_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.651    12.830    full_system_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X39Y110        FDRE                                         r  full_system_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[25]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X39Y110        FDRE (Setup_fdre_C_D)        0.029    12.834    full_system_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[25]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_3/U0/USER_LOGIC_I/delay_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 1.450ns (15.888%)  route 7.677ns (84.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=42, routed)          7.677    12.157    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/S_AXI_WDATA[21]
    SLICE_X38Y84         FDRE                                         r  full_system_i/axi_max11100_3/U0/USER_LOGIC_I/delay_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.473    12.652    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X38Y84         FDRE                                         r  full_system_i/axi_max11100_3/U0/USER_LOGIC_I/delay_reg_reg[21]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X38Y84         FDRE (Setup_fdre_C_D)       -0.043    12.684    full_system_i/axi_max11100_3/U0/USER_LOGIC_I/delay_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/axi_max11100_1/U0/USER_LOGIC_I/clk_divider_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 1.450ns (15.899%)  route 7.670ns (84.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.737     3.031    full_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  full_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=44, routed)          7.670    12.151    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_WDATA[28]
    SLICE_X29Y77         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/clk_divider_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        1.511    12.690    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X29Y77         FDRE                                         r  full_system_i/axi_max11100_1/U0/USER_LOGIC_I/clk_divider_reg_reg[28]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)       -0.081    12.684    full_system_i/axi_max11100_1/U0/USER_LOGIC_I/clk_divider_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 full_system_i/Decision_0/inst/data_read_reg_1478_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.343%)  route 0.155ns (48.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.641     0.977    full_system_i/Decision_0/inst/ap_clk
    SLICE_X34Y101        FDRE                                         r  full_system_i/Decision_0/inst/data_read_reg_1478_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  full_system_i/Decision_0/inst/data_read_reg_1478_reg[8]/Q
                         net (fo=3, routed)           0.155     1.296    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__15/D
    SLICE_X34Y99         RAMS32                                       r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.826     1.192    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__15/WCLK
    SLICE_X34Y99         RAMS32                                       r  full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__15/SP/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.278    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__15/SP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 full_system_i/Decision_2/inst/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.760%)  route 0.239ns (56.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.559     0.895    full_system_i/Decision_2/inst/ap_clk
    SLICE_X52Y48         FDRE                                         r  full_system_i/Decision_2/inst/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  full_system_i/Decision_2/inst/ap_CS_fsm_reg[10]/Q
                         net (fo=10, routed)          0.239     1.275    full_system_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/Q[3]
    SLICE_X50Y51         LUT5 (Prop_lut5_I2_O)        0.045     1.320 r  full_system_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/q0[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.320    full_system_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/q0[0]_i_1__1_n_14
    SLICE_X50Y51         FDRE                                         r  full_system_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.821     1.187    full_system_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ap_clk
    SLICE_X50Y51         FDRE                                         r  full_system_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/q0_reg[0]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.120     1.277    full_system_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/a_thresh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.932%)  route 0.193ns (60.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.548     0.884    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y63         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[9]/Q
                         net (fo=3, routed)           0.193     1.204    full_system_i/Decision_2/inst/athresh[9]
    SLICE_X46Y63         FDRE                                         r  full_system_i/Decision_2/inst/a_thresh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.819     1.185    full_system_i/Decision_2/inst/ap_clk
    SLICE_X46Y63         FDRE                                         r  full_system_i/Decision_2/inst/a_thresh_reg[9]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y63         FDRE (Hold_fdre_C_D)         0.009     1.159    full_system_i/Decision_2/inst/a_thresh_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 full_system_i/Decision_0/inst/recentdatapoints_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/recentdatapoints_len_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.197%)  route 0.116ns (22.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.557     0.893    full_system_i/Decision_0/inst/ap_clk
    SLICE_X39Y99         FDRE                                         r  full_system_i/Decision_0/inst/recentdatapoints_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  full_system_i/Decision_0/inst/recentdatapoints_len_reg[4]/Q
                         net (fo=3, routed)           0.115     1.149    full_system_i/Decision_0/inst/recentdatapoints_len_reg[4]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.346 r  full_system_i/Decision_0/inst/recentdatapoints_len_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.346    full_system_i/Decision_0/inst/recentdatapoints_len_reg[4]_i_1_n_14
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.400 r  full_system_i/Decision_0/inst/recentdatapoints_len_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.400    full_system_i/Decision_0/inst/recentdatapoints_len_reg[8]_i_1_n_21
    SLICE_X39Y100        FDRE                                         r  full_system_i/Decision_0/inst/recentdatapoints_len_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.911     1.277    full_system_i/Decision_0/inst/ap_clk
    SLICE_X39Y100        FDRE                                         r  full_system_i/Decision_0/inst/recentdatapoints_len_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    full_system_i/Decision_0/inst/recentdatapoints_len_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 full_system_i/Decision_1/inst/recentdatapoints_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_1/inst/recentdatapoints_len_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.580     0.916    full_system_i/Decision_1/inst/ap_clk
    SLICE_X61Y99         FDRE                                         r  full_system_i/Decision_1/inst/recentdatapoints_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  full_system_i/Decision_1/inst/recentdatapoints_len_reg[16]/Q
                         net (fo=2, routed)           0.117     1.174    full_system_i/Decision_1/inst/recentdatapoints_len_reg[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.371 r  full_system_i/Decision_1/inst/recentdatapoints_len_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.372    full_system_i/Decision_1/inst/recentdatapoints_len_reg[16]_i_1_n_14
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.426 r  full_system_i/Decision_1/inst/recentdatapoints_len_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.426    full_system_i/Decision_1/inst/recentdatapoints_len_reg[20]_i_1_n_21
    SLICE_X61Y100        FDRE                                         r  full_system_i/Decision_1/inst/recentdatapoints_len_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.935     1.301    full_system_i/Decision_1/inst/ap_clk
    SLICE_X61Y100        FDRE                                         r  full_system_i/Decision_1/inst/recentdatapoints_len_reg[20]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    full_system_i/Decision_1/inst/recentdatapoints_len_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/v_thresh_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.545     0.881    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y68         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[24]/Q
                         net (fo=3, routed)           0.253     1.275    full_system_i/Decision_2/inst/vthresh[24]
    SLICE_X45Y68         FDRE                                         r  full_system_i/Decision_2/inst/v_thresh_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.815     1.181    full_system_i/Decision_2/inst/ap_clk
    SLICE_X45Y68         FDRE                                         r  full_system_i/Decision_2/inst/v_thresh_reg[24]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.070     1.216    full_system_i/Decision_2/inst/v_thresh_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/v_thresh_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.882%)  route 0.210ns (62.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.545     0.881    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y68         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[23]/Q
                         net (fo=3, routed)           0.210     1.218    full_system_i/Decision_2/inst/vthresh[23]
    SLICE_X45Y67         FDRE                                         r  full_system_i/Decision_2/inst/v_thresh_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.816     1.182    full_system_i/Decision_2/inst/ap_clk
    SLICE_X45Y67         FDRE                                         r  full_system_i/Decision_2/inst/v_thresh_reg[23]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.012     1.159    full_system_i/Decision_2/inst/v_thresh_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_reset_V_V_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.052%)  route 0.209ns (49.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.543     0.879    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y70         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/waddr_reg[5]/Q
                         net (fo=14, routed)          0.209     1.251    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/waddr_reg_n_14_[5]
    SLICE_X47Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.296 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_reset_V_V[0]_i_1/O
                         net (fo=1, routed)           0.000     1.296    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_reset_V_V[0]_i_1_n_14
    SLICE_X47Y69         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_reset_V_V_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.814     1.180    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X47Y69         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_reset_V_V_reg[0]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.091     1.236    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_reset_V_V_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.371ns (68.040%)  route 0.174ns (31.960%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.557     0.893    full_system_i/Decision_0/inst/ap_clk
    SLICE_X36Y99         FDRE                                         r  full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[15]/Q
                         net (fo=4, routed)           0.174     1.230    full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg__0[15]
    SLICE_X36Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.275 r  full_system_i/Decision_0/inst/p_tmp_i_reg_1537[12]_i_2/O
                         net (fo=1, routed)           0.000     1.275    full_system_i/Decision_0/inst/p_tmp_i_reg_1537[12]_i_2_n_14
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.384 r  full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.385    full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[12]_i_1_n_14
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.438 r  full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.438    full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[16]_i_1_n_21
    SLICE_X36Y100        FDRE                                         r  full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.911     1.277    full_system_i/Decision_0/inst/ap_clk
    SLICE_X36Y100        FDRE                                         r  full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    full_system_i/Decision_0/inst/p_tmp_i_reg_1537_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_system_i/Decision_2/inst/v_thresh_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.385%)  route 0.214ns (62.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.545     0.881    full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y68         FDRE                                         r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  full_system_i/Decision_2/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[31]/Q
                         net (fo=3, routed)           0.214     1.223    full_system_i/Decision_2/inst/vthresh[31]
    SLICE_X45Y68         FDRE                                         r  full_system_i/Decision_2/inst/v_thresh_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8684, routed)        0.815     1.181    full_system_i/Decision_2/inst/ap_clk
    SLICE_X45Y68         FDRE                                         r  full_system_i/Decision_2/inst/v_thresh_reg[31]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.013     1.159    full_system_i/Decision_2/inst/v_thresh_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { full_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  full_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y106   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y108   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y112   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y107   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y107   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y108   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y112   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y111   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y111   full_system_i/Decision_0/inst/ACaptureThresh_loc_reg_286_reg[17]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    full_system_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    full_system_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    full_system_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    full_system_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    full_system_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    full_system_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    full_system_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    full_system_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__28/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   full_system_i/Decision_3/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   full_system_i/Decision_3/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y95    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y95    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y95    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y95    full_system_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y93    full_system_i/Decision_1/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y92    full_system_i/Decision_1/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y93    full_system_i/Decision_1/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y92    full_system_i/Decision_1/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y93    full_system_i/Decision_1/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y92    full_system_i/Decision_1/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__12/SP/CLK



