// Seed: 2374408667
module module_0;
  assign id_1 = 1;
  id_2(
      .id_0(id_3), .id_1(id_1), .id_2(1), .id_3(id_1), .id_4(1'h0)
  ); id_4 :
  assert property (@(!1) id_3)
  else;
endmodule
module module_1 #(
    parameter id_17 = 32'd22,
    parameter id_18 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  defparam id_17.id_18 = id_14;
  wire id_19;
  assign id_10 = id_12;
  wire id_20;
  module_0();
  wire id_21, id_22, id_23;
  wire id_24;
  wire id_25 = id_8;
  wire id_26;
endmodule
