
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.05

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.29    0.00    0.43 ^ wr_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: mem[6][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[6][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.34    0.34 ^ mem[6][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         mem[6][1] (net)
                  0.07    0.00    0.34 ^ _461_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    0.50 ^ _461_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _100_ (net)
                  0.06    0.00    0.50 ^ mem[6][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[6][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.29    0.00    0.43 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.22    0.45    0.74    0.74 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[1] (net)
                  0.45    0.00    0.74 ^ _322_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.21    0.27    0.22    0.96 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _273_ (net)
                  0.27    0.00    0.96 v _588_/A (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.03    0.15    0.43    1.39 v _588_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _275_ (net)
                  0.15    0.00    1.39 v _304_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     4    0.18    0.36    0.64    2.03 ^ _304_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _148_ (net)
                  0.36    0.00    2.03 ^ _314_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.05    0.22    0.29    2.32 ^ _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _156_ (net)
                  0.22    0.00    2.32 ^ _318_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     5    0.07    0.33    0.18    2.50 v _318_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _159_ (net)
                  0.33    0.00    2.50 v _319_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.28    2.78 v _319_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net29 (net)
                  0.16    0.00    2.78 v _587_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.13    0.16    0.24    3.02 v _587_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net28 (net)
                  0.16    0.00    3.02 v output27/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.73    3.75 v output27/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[7] (net)
                  0.15    0.00    3.75 v rd_data[7] (out)
                                  3.75   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                  6.05   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.15    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.29    0.00    0.43 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.22    0.45    0.74    0.74 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[1] (net)
                  0.45    0.00    0.74 ^ _322_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.21    0.27    0.22    0.96 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _273_ (net)
                  0.27    0.00    0.96 v _588_/A (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.03    0.15    0.43    1.39 v _588_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _275_ (net)
                  0.15    0.00    1.39 v _304_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     4    0.18    0.36    0.64    2.03 ^ _304_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _148_ (net)
                  0.36    0.00    2.03 ^ _314_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.05    0.22    0.29    2.32 ^ _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _156_ (net)
                  0.22    0.00    2.32 ^ _318_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     5    0.07    0.33    0.18    2.50 v _318_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _159_ (net)
                  0.33    0.00    2.50 v _319_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.28    2.78 v _319_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net29 (net)
                  0.16    0.00    2.78 v _587_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.13    0.16    0.24    3.02 v _587_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net28 (net)
                  0.16    0.00    3.02 v output27/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.73    3.75 v output27/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[7] (net)
                  0.15    0.00    3.75 v rd_data[7] (out)
                                  3.75   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                  6.05   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.088707447052002

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7460

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.35179418325424194

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.3765999972820282

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9341

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.74    0.74 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.22    0.96 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.95    1.91 ^ _588_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.16    2.08 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    2.36 v _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.19    2.54 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.20    2.75 ^ _369_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    3.01 ^ _400_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.21    3.22 ^ _401_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    3.47 v _518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    3.47 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.47   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.11    9.89   library setup time
           9.89   data required time
---------------------------------------------------------
           9.89   data required time
          -3.47   data arrival time
---------------------------------------------------------
           6.41   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[6][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[6][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    0.34 ^ mem[6][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.50 ^ _461_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.50 ^ mem[6][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[6][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.7473

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
6.0527

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
161.521629

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.42e-02   4.11e-03   8.14e-08   2.83e-02  30.5%
Combinational          4.25e-02   2.20e-02   1.03e-07   6.45e-02  69.5%
Clock                  0.00e+00   0.00e+00   3.27e-07   3.27e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.67e-02   2.61e-02   5.12e-07   9.28e-02 100.0%
                          71.8%      28.2%       0.0%
