// Seed: 2107107015
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2#(.id_3(1 == ~id_3(-1))) = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  time id_14 = 1, id_15;
  assign id_14 = -1'b0;
  assign id_10 = -1;
  assign id_2  = id_10;
  logic [7:0] id_16, id_17, id_18, id_19;
  id_20(
      .id_0(id_4[-1]),
      .id_1(id_8),
      .id_2(1),
      .id_3(id_7),
      .id_4(id_17),
      .id_5(1),
      .id_6(1),
      .id_7(id_11[-1]),
      .id_8(-1),
      .id_9(1),
      .id_10(id_19[-1][-1]),
      .id_11(1),
      .id_12(id_11)
  );
  module_0 modCall_1 (
      id_5,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
