Analysis & Synthesis report for neorv32_top
Mon Mar 11 18:13:48 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|arbiter.state
 10. State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|state
 11. State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state
 12. State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev
 13. State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_8nt1:auto_generated
 21. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_cad1:auto_generated
 22. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_cad1:auto_generated
 23. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_cad1:auto_generated
 24. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_cad1:auto_generated
 25. Parameter Settings for User Entity Instance: Top-level Entity: |neorv32_test_setup_approm
 26. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst
 27. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst
 28. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
 29. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer
 30. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
 31. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
 32. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
 33. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
 34. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst
 35. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst
 36. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst
 37. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
 38. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst
 39. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0
 40. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0
 41. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0
 42. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0
 43. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst"
 46. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst"
 47. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer"
 48. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"
 49. Port Connectivity Checks: "neorv32_top:neorv32_top_inst"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 11 18:13:48 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; neorv32_top                                 ;
; Top-level Entity Name              ; neorv32_test_setup_approm                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,638                                       ;
;     Total combinational functions  ; 5,253                                       ;
;     Dedicated logic registers      ; 1,395                                       ;
; Total registers                    ; 1395                                        ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 66,560                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                     ;
+------------------------------------------------------------------+---------------------------+--------------------+
; Option                                                           ; Setting                   ; Default Value      ;
+------------------------------------------------------------------+---------------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G            ;                    ;
; Top-level entity name                                            ; neorv32_test_setup_approm ; neorv32_top        ;
; Family name                                                      ; MAX 10                    ; Cyclone V          ;
; Use smart compilation                                            ; Off                       ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                        ; On                 ;
; Enable compact report table                                      ; Off                       ; Off                ;
; Restructure Multiplexers                                         ; Auto                      ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                       ; Off                ;
; Preserve fewer node names                                        ; On                        ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                    ; Enable             ;
; Verilog Version                                                  ; Verilog_2001              ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                 ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                      ; Auto               ;
; Safe State Machine                                               ; Off                       ; Off                ;
; Extract Verilog State Machines                                   ; On                        ; On                 ;
; Extract VHDL State Machines                                      ; On                        ; On                 ;
; Ignore Verilog initial constructs                                ; Off                       ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                      ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                       ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                        ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                        ; On                 ;
; Parallel Synthesis                                               ; On                        ; On                 ;
; DSP Block Balancing                                              ; Auto                      ; Auto               ;
; NOT Gate Push-Back                                               ; On                        ; On                 ;
; Power-Up Don't Care                                              ; On                        ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                       ; Off                ;
; Remove Duplicate Registers                                       ; On                        ; On                 ;
; Ignore CARRY Buffers                                             ; Off                       ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                       ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                       ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                       ; Off                ;
; Ignore LCELL Buffers                                             ; Off                       ; Off                ;
; Ignore SOFT Buffers                                              ; On                        ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                       ; Off                ;
; Optimization Technique                                           ; Balanced                  ; Balanced           ;
; Carry Chain Length                                               ; 70                        ; 70                 ;
; Auto Carry Chains                                                ; On                        ; On                 ;
; Auto Open-Drain Pins                                             ; On                        ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                       ; Off                ;
; Auto ROM Replacement                                             ; On                        ; On                 ;
; Auto RAM Replacement                                             ; On                        ; On                 ;
; Auto DSP Block Replacement                                       ; On                        ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                      ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                      ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                        ; On                 ;
; Strict RAM Replacement                                           ; Off                       ; Off                ;
; Allow Synchronous Control Signals                                ; On                        ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                       ; Off                ;
; Auto RAM Block Balancing                                         ; On                        ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                       ; Off                ;
; Auto Resource Sharing                                            ; Off                       ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                       ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                       ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                       ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                        ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                       ; Off                ;
; Timing-Driven Synthesis                                          ; On                        ; On                 ;
; Report Parameter Settings                                        ; On                        ; On                 ;
; Report Source Assignments                                        ; On                        ; On                 ;
; Report Connectivity Checks                                       ; On                        ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                       ; Off                ;
; Synchronization Register Chain Length                            ; 2                         ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation        ; Normal compilation ;
; HDL message level                                                ; Level2                    ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                       ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                      ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                      ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                       ; 100                ;
; Clock MUX Protection                                             ; On                        ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                       ; Off                ;
; Block Design Naming                                              ; Auto                      ; Auto               ;
; SDC constraint protection                                        ; Off                       ; Off                ;
; Synthesis Effort                                                 ; Auto                      ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                        ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                       ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                    ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                      ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                        ; On                 ;
+------------------------------------------------------------------+---------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                      ; Library ;
+-------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../RTL/neorv32/mem/neorv32_imem.default.vhd                 ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_imem.default.vhd      ;         ;
; ../RTL/neorv32/mem/neorv32_dmem.default.vhd                 ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_dmem.default.vhd      ;         ;
; ../../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd ;         ;
; ../RTL/neorv32/neorv32_sysinfo.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_sysinfo.vhd               ;         ;
; ../RTL/neorv32/neorv32_mtime.vhd                            ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_mtime.vhd                 ;         ;
; ../RTL/neorv32/neorv32_imem.entity.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_imem.entity.vhd           ;         ;
; ../RTL/neorv32/neorv32_gpio.vhd                             ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gpio.vhd                  ;         ;
; ../RTL/neorv32/neorv32_fifo.vhd                             ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_fifo.vhd                  ;         ;
; ../RTL/neorv32/neorv32_dmem.entity.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_dmem.entity.vhd           ;         ;
; ../RTL/neorv32/neorv32_cpu_regfile.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_regfile.vhd           ;         ;
; ../RTL/neorv32/neorv32_cpu_decompressor.vhd                 ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_decompressor.vhd      ;         ;
; ../RTL/neorv32/neorv32_cpu_cp_shifter.vhd                   ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_shifter.vhd        ;         ;
; ../RTL/neorv32/neorv32_cpu_cp_muldiv.vhd                    ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_muldiv.vhd         ;         ;
; ../RTL/neorv32/neorv32_cpu_control.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd           ;         ;
; ../RTL/neorv32/neorv32_cpu_bus.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd               ;         ;
; ../RTL/neorv32/neorv32_cpu_alu.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd               ;         ;
; ../RTL/neorv32/neorv32_cpu.vhd                              ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd                   ;         ;
; ../RTL/neorv32/neorv32_busswitch.vhd                        ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_busswitch.vhd             ;         ;
; ../RTL/neorv32/neorv32_bus_keeper.vhd                       ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_bus_keeper.vhd            ;         ;
; ../RTL/neorv32/neorv32_application_image.vhd                ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_application_image.vhd     ;         ;
; ../RTL/neorv32/neorv32_package.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd               ;         ;
; ../RTL/neorv32/neorv32_top.vhd                              ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd                   ;         ;
; altsyncram.tdf                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;         ;
; stratix_ram_block.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;         ;
; lpm_mux.inc                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;         ;
; lpm_decode.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;         ;
; aglobal201.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                             ;         ;
; a_rdenreg.inc                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;         ;
; altrom.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;         ;
; altram.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;         ;
; altdpram.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;         ;
; db/altsyncram_8nt1.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/NEORV32/db/altsyncram_8nt1.tdf                ;         ;
; db/altsyncram_cad1.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/NEORV32/db/altsyncram_cad1.tdf                ;         ;
+-------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 5,638       ;
;                                             ;             ;
; Total combinational functions               ; 5253        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3620        ;
;     -- 3 input functions                    ; 1128        ;
;     -- <=2 input functions                  ; 505         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 4708        ;
;     -- arithmetic mode                      ; 545         ;
;                                             ;             ;
; Total registers                             ; 1395        ;
;     -- Dedicated logic registers            ; 1395        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 10          ;
; Total memory bits                           ; 66560       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_i~input ;
; Maximum fan-out                             ; 1459        ;
; Total fan-out                               ; 24362       ;
; Average fan-out                             ; 3.62        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                          ; Entity Name               ; Library Name ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |neorv32_test_setup_approm                                                                               ; 5253 (1)            ; 1395 (0)                  ; 66560       ; 0          ; 0            ; 0       ; 0         ; 10   ; 0            ; 0          ; |neorv32_test_setup_approm                                                                                                                                                                                                   ; neorv32_test_setup_approm ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 5252 (82)           ; 1395 (9)                  ; 66560       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst                                                                                                                                                                      ; neorv32_top               ; work         ;
;       |neorv32_bus_keeper:neorv32_bus_keeper_inst|                                                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst                                                                                                                           ; neorv32_bus_keeper        ; work         ;
;       |neorv32_busswitch:neorv32_busswitch_inst|                                                         ; 58 (58)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst                                                                                                                             ; neorv32_busswitch         ; work         ;
;       |neorv32_cpu:neorv32_cpu_inst|                                                                     ; 2329 (0)            ; 1058 (0)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst                                                                                                                                         ; neorv32_cpu               ; work         ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 786 (213)           ; 281 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                    ; neorv32_cpu_alu           ; work         ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 530 (530)           ; 241 (241)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                  ; neorv32_cpu_cp_muldiv     ; work         ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 43 (43)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                 ; neorv32_cpu_cp_shifter    ; work         ;
;          |neorv32_cpu_bus:neorv32_cpu_bus_inst|                                                          ; 38 (38)             ; 102 (102)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst                                                                                                    ; neorv32_cpu_bus           ; work         ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1281 (1119)         ; 675 (605)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                            ; neorv32_cpu_control       ; work         ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 122 (122)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst ; neorv32_cpu_decompressor  ; work         ;
;             |neorv32_fifo:instr_prefetch_buffer|                                                         ; 40 (40)             ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer                                                         ; neorv32_fifo              ; work         ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 224 (224)           ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                            ; neorv32_cpu_regfile       ; work         ;
;             |altsyncram:reg_file_rtl_0|                                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0                                                                  ; altsyncram                ; work         ;
;                |altsyncram_8nt1:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_8nt1:auto_generated                                   ; altsyncram_8nt1           ; work         ;
;       |neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                                   ; 19 (19)             ; 2 (2)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                       ; neorv32_dmem              ; work         ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram                ; work         ;
;             |altsyncram_cad1:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_cad1:auto_generated                                            ; altsyncram_cad1           ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram                ; work         ;
;             |altsyncram_cad1:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_cad1:auto_generated                                            ; altsyncram_cad1           ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram                ; work         ;
;             |altsyncram_cad1:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_cad1:auto_generated                                            ; altsyncram_cad1           ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram                ; work         ;
;             |altsyncram_cad1:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_cad1:auto_generated                                            ; altsyncram_cad1           ; work         ;
;       |neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|                                           ; 39 (39)             ; 97 (97)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                               ; neorv32_gpio              ; work         ;
;       |neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|                                   ; 2407 (2407)         ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                       ; neorv32_imem              ; work         ;
;       |neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|                                        ; 291 (291)           ; 166 (166)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                            ; neorv32_mtime             ; work         ;
;       |neorv32_sysinfo:neorv32_sysinfo_inst|                                                             ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst                                                                                                                                 ; neorv32_sysinfo           ; work         ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_8nt1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_cad1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_cad1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_cad1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_cad1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|arbiter.state                               ;
+-------------------------------+-------------------------------+-----------------------------+----------------------+--------------------+--------------------+
; Name                          ; arbiter.state.RETIRE_SWITCHED ; arbiter.state.BUSY_SWITCHED ; arbiter.state.RETIRE ; arbiter.state.BUSY ; arbiter.state.IDLE ;
+-------------------------------+-------------------------------+-----------------------------+----------------------+--------------------+--------------------+
; arbiter.state.IDLE            ; 0                             ; 0                           ; 0                    ; 0                  ; 0                  ;
; arbiter.state.BUSY            ; 0                             ; 0                           ; 0                    ; 1                  ; 1                  ;
; arbiter.state.RETIRE          ; 0                             ; 0                           ; 1                    ; 0                  ; 1                  ;
; arbiter.state.BUSY_SWITCHED   ; 0                             ; 1                           ; 0                    ; 0                  ; 1                  ;
; arbiter.state.RETIRE_SWITCHED ; 1                             ; 0                           ; 0                    ; 0                  ; 1                  ;
+-------------------------------+-------------------------------+-----------------------------+----------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|state ;
+----------------------+-----------------+----------------+------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; state.COMPLETED ; state.FINALIZE ; state.PROCESSING ; state.DIV_PREPROCESS ; state.IDLE                                                                                                                    ;
+----------------------+-----------------+----------------+------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE           ; 0               ; 0              ; 0                ; 0                    ; 0                                                                                                                             ;
; state.DIV_PREPROCESS ; 0               ; 0              ; 0                ; 1                    ; 1                                                                                                                             ;
; state.PROCESSING     ; 0               ; 0              ; 1                ; 0                    ; 1                                                                                                                             ;
; state.FINALIZE       ; 0               ; 1              ; 0                ; 0                    ; 1                                                                                                                             ;
; state.COMPLETED      ; 1               ; 0              ; 0                ; 0                    ; 1                                                                                                                             ;
+----------------------+-----------------+----------------+------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state ;
+--------------------------------+-----------------------------+-------------------------------+--------------------------------+------------------------------------+
; Name                           ; debug_ctrl.state.DEBUG_EXIT ; debug_ctrl.state.DEBUG_ONLINE ; debug_ctrl.state.DEBUG_PENDING ; debug_ctrl.state.DEBUG_OFFLINE     ;
+--------------------------------+-----------------------------+-------------------------------+--------------------------------+------------------------------------+
; debug_ctrl.state.DEBUG_OFFLINE ; 0                           ; 0                             ; 0                              ; 0                                  ;
; debug_ctrl.state.DEBUG_PENDING ; 0                           ; 0                             ; 1                              ; 1                                  ;
; debug_ctrl.state.DEBUG_ONLINE  ; 0                           ; 1                             ; 0                              ; 1                                  ;
; debug_ctrl.state.DEBUG_EXIT    ; 1                           ; 0                             ; 0                              ; 1                                  ;
+--------------------------------+-----------------------------+-------------------------------+--------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------+--------------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+----------------------------------+------------------------------------+-----------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+------------------------------------+
; Name                                   ; execute_engine.state_prev.CSR_ACCESS ; execute_engine.state_prev.SYS_ENV ; execute_engine.state_prev.LOADSTORE_2 ; execute_engine.state_prev.LOADSTORE_1 ; execute_engine.state_prev.LOADSTORE_0 ; execute_engine.state_prev.BRANCH ; execute_engine.state_prev.ALU_WAIT ; execute_engine.state_prev.EXECUTE ; execute_engine.state_prev.TRAP_EXECUTE ; execute_engine.state_prev.TRAP_EXIT ; execute_engine.state_prev.TRAP_ENTER ; execute_engine.state_prev.DISPATCH ; execute_engine.state_prev.SYS_WAIT ;
+----------------------------------------+--------------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+----------------------------------+------------------------------------+-----------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+------------------------------------+
; execute_engine.state_prev.SYS_WAIT     ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 0                                  ;
; execute_engine.state_prev.DISPATCH     ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 1                                  ; 1                                  ;
; execute_engine.state_prev.TRAP_ENTER   ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 1                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.TRAP_EXIT    ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 1                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.TRAP_EXECUTE ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 1                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.EXECUTE      ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 1                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.ALU_WAIT     ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 1                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.BRANCH       ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 1                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.LOADSTORE_0  ; 0                                    ; 0                                 ; 0                                     ; 0                                     ; 1                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.LOADSTORE_1  ; 0                                    ; 0                                 ; 0                                     ; 1                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.LOADSTORE_2  ; 0                                    ; 0                                 ; 1                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.SYS_ENV      ; 0                                    ; 1                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
; execute_engine.state_prev.CSR_ACCESS   ; 1                                    ; 0                                 ; 0                                     ; 0                                     ; 0                                     ; 0                                ; 0                                  ; 0                                 ; 0                                      ; 0                                   ; 0                                    ; 0                                  ; 1                                  ;
+----------------------------------------+--------------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+----------------------------------+------------------------------------+-----------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------+---------------------------------+------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+-------------------------------+
; Name                              ; execute_engine.state.CSR_ACCESS ; execute_engine.state.SYS_ENV ; execute_engine.state.LOADSTORE_2 ; execute_engine.state.LOADSTORE_1 ; execute_engine.state.LOADSTORE_0 ; execute_engine.state.BRANCH ; execute_engine.state.ALU_WAIT ; execute_engine.state.EXECUTE ; execute_engine.state.TRAP_EXECUTE ; execute_engine.state.TRAP_EXIT ; execute_engine.state.TRAP_ENTER ; execute_engine.state.DISPATCH ; execute_engine.state.SYS_WAIT ;
+-----------------------------------+---------------------------------+------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+-------------------------------+
; execute_engine.state.SYS_WAIT     ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 0                             ;
; execute_engine.state.DISPATCH     ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 1                             ; 1                             ;
; execute_engine.state.TRAP_ENTER   ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 1                               ; 0                             ; 1                             ;
; execute_engine.state.TRAP_EXIT    ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 1                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.TRAP_EXECUTE ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 1                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.EXECUTE      ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 1                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.ALU_WAIT     ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 1                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.BRANCH       ; 0                               ; 0                            ; 0                                ; 0                                ; 0                                ; 1                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.LOADSTORE_0  ; 0                               ; 0                            ; 0                                ; 0                                ; 1                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.LOADSTORE_1  ; 0                               ; 0                            ; 0                                ; 1                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.LOADSTORE_2  ; 0                               ; 0                            ; 1                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.SYS_ENV      ; 0                               ; 1                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
; execute_engine.state.CSR_ACCESS   ; 1                               ; 0                            ; 0                                ; 0                                ; 0                                ; 0                           ; 0                             ; 0                            ; 0                                 ; 0                              ; 0                               ; 0                             ; 1                             ;
+-----------------------------------+---------------------------------+------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[1,4..6,8..11,18,24,26..30]                                           ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|data_o[1..30]                                                         ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[10]                  ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[0,2,19,20]           ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege[1]                       ; Stuck at VCC due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[0]                   ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl[46]                               ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcounteren_cy                      ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcounteren_tm                      ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcounteren_ir                      ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege[0]                       ; Stuck at VCC due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[5]                     ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[1]                           ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[12,15,19..23]                                                        ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[25]                                                ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[2,3]                                                                 ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|data_o[16]                                                ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|ack_o                                             ; Merged with neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|rden                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[2]                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[4] ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.env_start                    ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_ack    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpp[1]                     ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpp[0]   ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|cb_wr_req_buf                                                           ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|i_arbiter.err_align                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[4]                   ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[3..18]               ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[4]                     ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[0..18]                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_hi[0..31]                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[19..31]                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state.DEBUG_OFFLINE         ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state.DEBUG_PENDING         ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state.DEBUG_ONLINE          ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state.DEBUG_EXIT            ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SYS_WAIT     ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.DISPATCH     ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_ENTER   ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXIT    ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXECUTE ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.EXECUTE      ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.ALU_WAIT     ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCH       ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.LOADSTORE_0  ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.LOADSTORE_1  ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.LOADSTORE_2  ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SYS_ENV      ; Lost fanout                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.CSR_ACCESS   ; Lost fanout                                                                                                                             ;
; Total Number of Removed Registers = 173                                                                                                       ;                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[2] ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[5], ;
;                                                                                                                             ; due to stuck port data_in ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[4]  ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1395  ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 316   ;
; Number of registers using Asynchronous Clear ; 154   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 988   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart    ; 43      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.branched ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[28]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[27]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[24]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[23]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[19]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[10]        ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[9]         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[8]         ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[2]         ; 1       ;
; Total number of inverted registers = 11                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                     ; Megafunction                                                                                                          ; Type ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rs1[0..31] ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rs2[0..31] ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rd[0..7]   ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rd[0..7]   ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rd[0..7]   ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rd[0..7]   ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0          ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.w_pnt[0]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer|fifo.r_pnt[1]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|ca_wr_req_buf                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[1]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|d_arbiter.wr_req                                                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[7]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcause[3]                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstret[20]                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|quotient[31]    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul_product[10] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl[18]                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcycle[29]                                                                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[24]                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[1]                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[17]                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|data_o[27]                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul_product[56] ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[8]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|remainder[29]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|cnt[3]          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[14]                                                                ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[2]                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[2]                                                                        ;
; 10:1               ; 32 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|res_o[1]        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[13]                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[6]                                                                        ;
; 18:1               ; 31 bits   ; 372 LEs       ; 93 LEs               ; 279 LEs                ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtval[26]                                                                             ;
; 11:1               ; 6 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[9]                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[10]                                                                  ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[20]                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[30]                                                                             ;
; 14:1               ; 3 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[24]                                                                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[16]                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|Mux21                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux81                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|Mux5                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.break_point                                                                     ;
; 14:1               ; 16 bits   ; 144 LEs       ; 112 LEs              ; 32 LEs                 ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_wdata[30]                                                                              ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_wdata[8]                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|Selector1                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|Selector2                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector33                                                                                ;
; 17:1               ; 6 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_wdata[6]                                                                               ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector37                                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector43                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_8nt1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_cad1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_cad1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_cad1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_cad1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |neorv32_test_setup_approm ;
+-------------------+----------+------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                       ;
+-------------------+----------+------------------------------------------------------------+
; CLOCK_FREQUENCY   ; 50000000 ; Signed Integer                                             ;
; MEM_INT_IMEM_SIZE ; 16384    ; Signed Integer                                             ;
; MEM_INT_DMEM_SIZE ; 8192     ; Signed Integer                                             ;
+-------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst         ;
+------------------------------+----------------------------------+-----------------+
; Parameter Name               ; Value                            ; Type            ;
+------------------------------+----------------------------------+-----------------+
; clock_frequency              ; 50000000                         ; Signed Integer  ;
; hw_thread_id                 ; 0                                ; Signed Integer  ;
; int_bootloader_en            ; false                            ; Enumerated      ;
; on_chip_debugger_en          ; false                            ; Enumerated      ;
; cpu_extension_riscv_a        ; false                            ; Enumerated      ;
; cpu_extension_riscv_b        ; false                            ; Enumerated      ;
; cpu_extension_riscv_c        ; true                             ; Enumerated      ;
; cpu_extension_riscv_e        ; false                            ; Enumerated      ;
; cpu_extension_riscv_m        ; true                             ; Enumerated      ;
; cpu_extension_riscv_u        ; false                            ; Enumerated      ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zicsr    ; true                             ; Enumerated      ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated      ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zifencei ; false                            ; Enumerated      ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated      ;
; fast_mul_en                  ; false                            ; Enumerated      ;
; fast_shift_en                ; false                            ; Enumerated      ;
; cpu_cnt_width                ; 64                               ; Signed Integer  ;
; cpu_ipb_entries              ; 2                                ; Signed Integer  ;
; pmp_num_regions              ; 0                                ; Signed Integer  ;
; pmp_min_granularity          ; 65536                            ; Signed Integer  ;
; hpm_num_cnts                 ; 0                                ; Signed Integer  ;
; hpm_cnt_width                ; 40                               ; Signed Integer  ;
; mem_int_imem_en              ; true                             ; Enumerated      ;
; mem_int_imem_size            ; 16384                            ; Signed Integer  ;
; mem_int_dmem_en              ; true                             ; Enumerated      ;
; mem_int_dmem_size            ; 8192                             ; Signed Integer  ;
; icache_en                    ; false                            ; Enumerated      ;
; icache_num_blocks            ; 4                                ; Signed Integer  ;
; icache_block_size            ; 64                               ; Signed Integer  ;
; icache_associativity         ; 1                                ; Signed Integer  ;
; mem_ext_en                   ; false                            ; Enumerated      ;
; mem_ext_timeout              ; 255                              ; Signed Integer  ;
; mem_ext_pipe_mode            ; false                            ; Enumerated      ;
; mem_ext_big_endian           ; false                            ; Enumerated      ;
; mem_ext_async_rx             ; false                            ; Enumerated      ;
; slink_num_tx                 ; 0                                ; Signed Integer  ;
; slink_num_rx                 ; 0                                ; Signed Integer  ;
; slink_tx_fifo                ; 1                                ; Signed Integer  ;
; slink_rx_fifo                ; 1                                ; Signed Integer  ;
; xirq_num_ch                  ; 0                                ; Signed Integer  ;
; xirq_trigger_type            ; 11111111111111111111111111111111 ; Unsigned Binary ;
; xirq_trigger_polarity        ; 11111111111111111111111111111111 ; Unsigned Binary ;
; io_gpio_en                   ; true                             ; Enumerated      ;
; io_mtime_en                  ; true                             ; Enumerated      ;
; io_uart0_en                  ; false                            ; Enumerated      ;
; io_uart0_rx_fifo             ; 1                                ; Signed Integer  ;
; io_uart0_tx_fifo             ; 1                                ; Signed Integer  ;
; io_uart1_en                  ; false                            ; Enumerated      ;
; io_uart1_rx_fifo             ; 1                                ; Signed Integer  ;
; io_uart1_tx_fifo             ; 1                                ; Signed Integer  ;
; io_spi_en                    ; false                            ; Enumerated      ;
; io_twi_en                    ; false                            ; Enumerated      ;
; io_pwm_num_ch                ; 0                                ; Signed Integer  ;
; io_wdt_en                    ; false                            ; Enumerated      ;
; io_trng_en                   ; false                            ; Enumerated      ;
; io_cfs_en                    ; false                            ; Enumerated      ;
; io_cfs_config                ; 00000000000000000000000000000000 ; Unsigned Binary ;
; io_cfs_in_size               ; 32                               ; Signed Integer  ;
; io_cfs_out_size              ; 32                               ; Signed Integer  ;
; io_neoled_en                 ; false                            ; Enumerated      ;
; io_neoled_tx_fifo            ; 1                                ; Signed Integer  ;
; io_gptmr_en                  ; false                            ; Enumerated      ;
+------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst ;
+------------------------------+----------------------------------+--------------------------------------+
; Parameter Name               ; Value                            ; Type                                 ;
+------------------------------+----------------------------------+--------------------------------------+
; hw_thread_id                 ; 0                                ; Signed Integer                       ;
; cpu_boot_addr                ; 00000000000000000000000000000000 ; Unsigned Binary                      ;
; cpu_debug_addr               ; 11111111111111111111100000000000 ; Unsigned Binary                      ;
; cpu_extension_riscv_a        ; false                            ; Enumerated                           ;
; cpu_extension_riscv_b        ; false                            ; Enumerated                           ;
; cpu_extension_riscv_c        ; true                             ; Enumerated                           ;
; cpu_extension_riscv_e        ; false                            ; Enumerated                           ;
; cpu_extension_riscv_m        ; true                             ; Enumerated                           ;
; cpu_extension_riscv_u        ; false                            ; Enumerated                           ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated                           ;
; cpu_extension_riscv_zicsr    ; true                             ; Enumerated                           ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated                           ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated                           ;
; cpu_extension_riscv_zifencei ; false                            ; Enumerated                           ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated                           ;
; cpu_extension_riscv_debug    ; false                            ; Enumerated                           ;
; fast_mul_en                  ; false                            ; Enumerated                           ;
; fast_shift_en                ; false                            ; Enumerated                           ;
; cpu_cnt_width                ; 64                               ; Signed Integer                       ;
; cpu_ipb_entries              ; 2                                ; Signed Integer                       ;
; pmp_num_regions              ; 0                                ; Signed Integer                       ;
; pmp_min_granularity          ; 65536                            ; Signed Integer                       ;
; hpm_num_cnts                 ; 0                                ; Signed Integer                       ;
; hpm_cnt_width                ; 40                               ; Signed Integer                       ;
+------------------------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst ;
+------------------------------+----------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name               ; Value                            ; Type                                                                              ;
+------------------------------+----------------------------------+-----------------------------------------------------------------------------------+
; hw_thread_id                 ; 0                                ; Signed Integer                                                                    ;
; cpu_boot_addr                ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; cpu_debug_addr               ; 11111111111111111111100000000000 ; Unsigned Binary                                                                   ;
; cpu_extension_riscv_a        ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_b        ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_c        ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_e        ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_m        ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_u        ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_zicsr    ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated                                                                        ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_zifencei ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated                                                                        ;
; cpu_extension_riscv_debug    ; false                            ; Enumerated                                                                        ;
; cpu_cnt_width                ; 64                               ; Signed Integer                                                                    ;
; cpu_ipb_entries              ; 2                                ; Signed Integer                                                                    ;
; pmp_num_regions              ; 0                                ; Signed Integer                                                                    ;
; pmp_min_granularity          ; 65536                            ; Signed Integer                                                                    ;
; hpm_num_cnts                 ; 0                                ; Signed Integer                                                                    ;
; hpm_cnt_width                ; 40                               ; Signed Integer                                                                    ;
+------------------------------+----------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                ;
; fifo_width     ; 34    ; Signed Integer                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_e ; false ; Enumerated                                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_b     ; false ; Enumerated                                                                                              ;
; cpu_extension_riscv_m     ; true  ; Enumerated                                                                                              ;
; cpu_extension_riscv_zmmul ; false ; Enumerated                                                                                              ;
; cpu_extension_riscv_zfinx ; false ; Enumerated                                                                                              ;
; fast_mul_en               ; false ; Enumerated                                                                                              ;
; fast_shift_en             ; false ; Enumerated                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; false ; Enumerated                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_mul_en    ; false ; Enumerated                                                                                                                                                                                           ;
; division_en    ; true  ; Enumerated                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_a ; false ; Enumerated                                                                                                  ;
; cpu_extension_riscv_c ; true  ; Enumerated                                                                                                  ;
; pmp_num_regions       ; 0     ; Signed Integer                                                                                              ;
; pmp_min_granularity   ; 65536 ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------+
; port_ca_read_only ; false ; Enumerated                                                                             ;
; port_cb_read_only ; true  ; Enumerated                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
; imem_base      ; 00000000000000000000000000000000 ; Unsigned Binary                                                                      ;
; imem_size      ; 16384                            ; Signed Integer                                                                       ;
; imem_as_irom   ; true                             ; Enumerated                                                                           ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                 ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
; dmem_base      ; 10000000000000000000000000000000 ; Unsigned Binary                                                                      ;
; dmem_size      ; 8192                             ; Signed Integer                                                                       ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst ;
+------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name               ; Value    ; Type                                                                 ;
+------------------------------+----------+----------------------------------------------------------------------+
; clock_frequency              ; 50000000 ; Signed Integer                                                       ;
; int_bootloader_en            ; false    ; Enumerated                                                           ;
; cpu_extension_riscv_zfinx    ; false    ; Enumerated                                                           ;
; cpu_extension_riscv_zicsr    ; true     ; Enumerated                                                           ;
; cpu_extension_riscv_zicntr   ; true     ; Enumerated                                                           ;
; cpu_extension_riscv_zihpm    ; false    ; Enumerated                                                           ;
; cpu_extension_riscv_zifencei ; false    ; Enumerated                                                           ;
; cpu_extension_riscv_zmmul    ; false    ; Enumerated                                                           ;
; cpu_extension_riscv_debug    ; false    ; Enumerated                                                           ;
; fast_mul_en                  ; false    ; Enumerated                                                           ;
; fast_shift_en                ; false    ; Enumerated                                                           ;
; cpu_cnt_width                ; 64       ; Signed Integer                                                       ;
; pmp_num_regions              ; 0        ; Signed Integer                                                       ;
; mem_int_imem_en              ; true     ; Enumerated                                                           ;
; mem_int_imem_size            ; 16384    ; Signed Integer                                                       ;
; mem_int_dmem_en              ; true     ; Enumerated                                                           ;
; mem_int_dmem_size            ; 8192     ; Signed Integer                                                       ;
; icache_en                    ; false    ; Enumerated                                                           ;
; icache_num_blocks            ; 4        ; Signed Integer                                                       ;
; icache_block_size            ; 64       ; Signed Integer                                                       ;
; icache_associativity         ; 1        ; Signed Integer                                                       ;
; mem_ext_en                   ; false    ; Enumerated                                                           ;
; mem_ext_big_endian           ; false    ; Enumerated                                                           ;
; on_chip_debugger_en          ; false    ; Enumerated                                                           ;
; io_gpio_en                   ; true     ; Enumerated                                                           ;
; io_mtime_en                  ; true     ; Enumerated                                                           ;
; io_uart0_en                  ; false    ; Enumerated                                                           ;
; io_uart1_en                  ; false    ; Enumerated                                                           ;
; io_spi_en                    ; false    ; Enumerated                                                           ;
; io_twi_en                    ; false    ; Enumerated                                                           ;
; io_pwm_num_ch                ; 0        ; Signed Integer                                                       ;
; io_wdt_en                    ; false    ; Enumerated                                                           ;
; io_trng_en                   ; false    ; Enumerated                                                           ;
; io_cfs_en                    ; false    ; Enumerated                                                           ;
; io_slink_en                  ; false    ; Enumerated                                                           ;
; io_neoled_en                 ; false    ; Enumerated                                                           ;
; io_xirq_num_ch               ; 0        ; Signed Integer                                                       ;
; io_gptmr_en                  ; false    ; Enumerated                                                           ;
+------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_8nt1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_cad1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_cad1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_cad1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_cad1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                         ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; bus_err_i ; Input ; Info     ; Stuck at GND                                                         ;
; bus_tmo_i ; Input ; Info     ; Stuck at GND                                                         ;
; bus_ext_i ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst"                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; cb_bus_lock_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; p_bus_lock_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; rstn_i      ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; level_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; half_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; rdata_o[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sleep_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_bus_lock_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_bus_priv_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_bus_priv_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; firq_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; db_halt_req_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_tdo_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_tag_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_adr_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_dat_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_we_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_sel_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_stb_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_cyc_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_lock_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_ack_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_err_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; fence_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fencei_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_val_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_rdy_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_val_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_rdy_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_o[63..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_txd_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart1_txd_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_sck_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_sdo_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_sda_io     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_scl_io     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm_o          ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; cfs_out_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; neoled_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mtime_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xirq_i         ; Input  ; Info     ; Connecting port with null range to expression with null range                       ;
; mtime_irq_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; msw_irq_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; mext_irq_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 1395                        ;
;     CLR               ; 58                          ;
;     CLR SCLR          ; 8                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 681                         ;
;     ENA CLR           ; 87                          ;
;     ENA SCLR          ; 33                          ;
;     ENA SLD           ; 187                         ;
;     SCLR              ; 37                          ;
;     SLD               ; 128                         ;
;     plain             ; 175                         ;
; cycloneiii_lcell_comb ; 5253                        ;
;     arith             ; 545                         ;
;         2 data inputs ; 287                         ;
;         3 data inputs ; 258                         ;
;     normal            ; 4708                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 194                         ;
;         3 data inputs ; 870                         ;
;         4 data inputs ; 3620                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 6.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Mar 11 18:13:10 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neorv32_top -c neorv32_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/mem/neorv32_imem.default.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_imem.default.vhd Line: 46
Info (12021): Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/mem/neorv32_dmem.default.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_dmem.default.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd
    Info (12022): Found design unit 1: neorv32_test_setup_approm-neorv32_test_setup_approm_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd Line: 58
    Info (12023): Found entity 1: neorv32_test_setup_approm File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_xirq.vhd
    Info (12022): Found design unit 1: neorv32_xirq-neorv32_xirq_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_xirq.vhd Line: 71
    Info (12023): Found entity 1: neorv32_xirq File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_xirq.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_wishbone.vhd
    Info (12022): Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_wishbone.vhd Line: 97
    Info (12023): Found entity 1: neorv32_wishbone File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_wishbone.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_wdt.vhd Line: 70
    Info (12023): Found entity 1: neorv32_wdt File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_wdt.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_uart.vhd Line: 98
    Info (12023): Found entity 1: neorv32_uart File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_uart.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_twi.vhd Line: 67
    Info (12023): Found entity 1: neorv32_twi File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_twi.vhd Line: 46
Info (12021): Found 6 design units, including 3 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd Line: 58
    Info (12022): Found design unit 2: neoTRNG-neoTRNG_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd Line: 249
    Info (12022): Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd Line: 473
    Info (12023): Found entity 1: neorv32_trng File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd Line: 45
    Info (12023): Found entity 2: neoTRNG File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd Line: 234
    Info (12023): Found entity 3: neoTRNG_cell File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_trng.vhd Line: 459
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_sysinfo.vhd Line: 106
    Info (12023): Found entity 1: neorv32_sysinfo File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_sysinfo.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_spi.vhd Line: 69
    Info (12023): Found entity 1: neorv32_spi File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_spi.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_slink.vhd Line: 77
    Info (12023): Found entity 1: neorv32_slink File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_slink.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_pwm.vhd Line: 66
    Info (12023): Found entity 1: neorv32_pwm File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_pwm.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_neoled.vhd Line: 79
    Info (12023): Found entity 1: neorv32_neoled File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_neoled.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_mtime.vhd
    Info (12022): Found design unit 1: neorv32_mtime-neorv32_mtime_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_mtime.vhd Line: 62
    Info (12023): Found entity 1: neorv32_mtime File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_mtime.vhd Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_imem.entity.vhd
    Info (12023): Found entity 1: neorv32_imem File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_imem.entity.vhd Line: 42
Info (12021): Found 4 design units, including 2 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_icache.vhd
    Info (12022): Found design unit 1: neorv32_icache-neorv32_icache_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_icache.vhd Line: 77
    Info (12022): Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_icache.vhd Line: 411
    Info (12023): Found entity 1: neorv32_icache File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_icache.vhd Line: 45
    Info (12023): Found entity 2: neorv32_icache_memory File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_icache.vhd Line: 384
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gptmr.vhd Line: 65
    Info (12023): Found entity 1: neorv32_gptmr File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gptmr.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gpio.vhd Line: 60
    Info (12023): Found entity 1: neorv32_gpio File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_gpio.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_fifo.vhd
    Info (12022): Found design unit 1: neorv32_fifo-neorv32_fifo_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_fifo.vhd Line: 67
    Info (12023): Found entity 1: neorv32_fifo File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_fifo.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_dmem.entity.vhd
    Info (12023): Found entity 1: neorv32_dmem File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_dmem.entity.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_debug_dtm.vhd Line: 71
    Info (12023): Found entity 1: neorv32_debug_dtm File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_debug_dtm.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_debug_dm.vhd Line: 87
    Info (12023): Found entity 1: neorv32_debug_dm File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_debug_dm.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_regfile.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_regfile File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_regfile.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_decompressor.vhd Line: 52
    Info (12023): Found entity 1: neorv32_cpu_decompressor File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_decompressor.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_shifter.vhd Line: 65
    Info (12023): Found entity 1: neorv32_cpu_cp_shifter File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_shifter.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_muldiv.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_cp_muldiv File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_muldiv.vhd Line: 49
Info (12021): Found 6 design units, including 3 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd Line: 76
    Info (12022): Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd Line: 1233
    Info (12022): Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd Line: 1614
    Info (12023): Found entity 1: neorv32_cpu_cp_fpu File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd Line: 58
    Info (12023): Found entity 2: neorv32_cpu_cp_fpu_normalizer File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd Line: 1211
    Info (12023): Found entity 3: neorv32_cpu_cp_fpu_f2i File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_fpu.vhd Line: 1594
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_cp_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_bitmanip.vhd Line: 72
    Info (12023): Found entity 1: neorv32_cpu_cp_bitmanip File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_cp_bitmanip.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 125
    Info (12023): Found entity 1: neorv32_cpu_control File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_bus.vhd
    Info (12022): Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 104
    Info (12023): Found entity 1: neorv32_cpu_bus File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd Line: 77
    Info (12023): Found entity 1: neorv32_cpu_alu File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd Line: 134
    Info (12023): Found entity 1: neorv32_cpu File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cfs.vhd Line: 74
    Info (12023): Found entity 1: neorv32_cfs File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cfs.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_busswitch.vhd
    Info (12022): Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_busswitch.vhd Line: 88
    Info (12023): Found entity 1: neorv32_busswitch File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_busswitch.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_bus_keeper.vhd
    Info (12022): Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_bus_keeper.vhd Line: 68
    Info (12023): Found entity 1: neorv32_bus_keeper File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_bus_keeper.vhd Line: 46
Info (12021): Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_bootloader_image.vhd
    Info (12022): Found design unit 1: neorv32_bootloader_image File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_bootloader_image.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_boot_rom.vhd
    Info (12022): Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_boot_rom.vhd Line: 56
    Info (12023): Found entity 1: neorv32_boot_rom File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_boot_rom.vhd Line: 43
Info (12021): Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_application_image.vhd
    Info (12022): Found design unit 1: neorv32_application_image File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_application_image.vhd Line: 11
Info (12021): Found 2 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd Line: 39
    Info (12022): Found design unit 2: neorv32_package-body File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd Line: 2105
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/lab_aoc/rtl/neorv32/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 228
    Info (12023): Found entity 1: neorv32_top File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 47
Info (12127): Elaborating entity "neorv32_test_setup_approm" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_package.vhd(1049): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd Line: 1049
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_package.vhd(1059): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_package.vhd Line: 1059
Info (12128): Elaborating entity "neorv32_top" for hierarchy "neorv32_top:neorv32_top_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd Line: 66
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_top.vhd(205): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 205
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_top.vhd(219): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 219
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(249): object "clk_gen" assigned a value but never read File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 249
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(299): object "dmi" assigned a value but never read File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 299
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(348): assertion is false - report "NEORV32 PROCESSOR IO Configuration: GPIO MTIME " (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 348
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(372): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Direct boot from memory (processor-internal IMEM)." (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 372
Warning (10296): VHDL warning at neorv32_top.vhd(1216): ignored assignment of value to null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 1216
Info (12128): Elaborating entity "neorv32_cpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 458
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(170): assertion is false - report "NEORV32 CPU ISA Configuration (MARCH): RV32IMC_Zicsr_Zicntr" (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd Line: 170
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(192): assertion is false - report "NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default, might reduce area). Set package constant <dedicated_reset_c> = TRUE to configure a DEFINED reset value for all CPU registers." (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd Line: 192
Info (12128): Elaborating entity "neorv32_cpu_control" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd Line: 240
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(266): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 266
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(267): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 267
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(269): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 269
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(270): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 270
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(271): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 271
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(272): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 272
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(298): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 298
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(368): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 368
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2371): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 2371
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2333): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 2333
Warning (10296): VHDL warning at neorv32_cpu_control.vhd(2399): ignored assignment of value to null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 2399
Warning (10296): VHDL warning at neorv32_cpu_control.vhd(2403): ignored assignment of value to null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 2403
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:instr_prefetch_buffer" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 465
Info (12128): Elaborating entity "neorv32_cpu_decompressor" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 597
Info (12128): Elaborating entity "neorv32_cpu_regfile" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd Line: 322
Info (12128): Elaborating entity "neorv32_cpu_alu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd Line: 341
Info (12128): Elaborating entity "neorv32_cpu_cp_shifter" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd Line: 237
Info (12128): Elaborating entity "neorv32_cpu_cp_muldiv" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_alu.vhd Line: 260
Info (12128): Elaborating entity "neorv32_cpu_bus" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu.vhd Line: 376
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(150): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 150
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(156): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 156
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(157): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 157
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(158): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 158
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(159): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 159
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(160): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 160
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(474): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 474
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(462): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 462
Warning (10445): VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(487): subtype or type has null range File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_bus.vhd Line: 487
Info (12128): Elaborating entity "neorv32_busswitch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 614
Info (12128): Elaborating entity "neorv32_bus_keeper" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 684
Info (12128): Elaborating entity "neorv32_imem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 713
Info (10544): VHDL Assertion Statement at neorv32_imem.default.vhd(89): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM." (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_imem.default.vhd Line: 89
Info (10544): VHDL Assertion Statement at neorv32_imem.default.vhd(90): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as ROM (16384 bytes), pre-initialized with application (3468 bytes)." (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_imem.default.vhd Line: 90
Info (12128): Elaborating entity "neorv32_dmem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 742
Info (10544): VHDL Assertion Statement at neorv32_dmem.default.vhd(72): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM." (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_dmem.default.vhd Line: 72
Info (10544): VHDL Assertion Statement at neorv32_dmem.default.vhd(73): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 8192 bytes)." (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/mem/neorv32_dmem.default.vhd Line: 73
Info (12128): Elaborating entity "neorv32_gpio" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 911
Info (12128): Elaborating entity "neorv32_mtime" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 973
Info (12128): Elaborating entity "neorv32_sysinfo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_top.vhd Line: 1394
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nt1.tdf
    Info (12023): Found entity 1: altsyncram_8nt1 File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/NEORV32/db/altsyncram_8nt1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cad1.tdf
    Info (12023): Found entity 1: altsyncram_cad1 File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/NEORV32/db/altsyncram_cad1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/RTL/neorv32/neorv32_cpu_control.vhd Line: 389
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5857 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 5783 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4877 megabytes
    Info: Processing ended: Mon Mar 11 18:13:48 2024
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:32


