#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Sep 29 13:58:22 2018
# Process ID: 22363
# Current directory: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1
# Command line: vivado -log xilinx_pcie_2_1_ep_7x.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pcie_2_1_ep_7x.tcl -notrace
# Log file: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.vdi
# Journal file: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pcie_2_1_ep_7x.tcl -notrace
Command: link_design -top xilinx_pcie_2_1_ep_7x -part xc7a25tcsg325-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_7x_0_support_i/pcie_7x_0_i'
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a25tcsg325-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'pcie_7x_0_jtag'. The XDC file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/ip_0/constraints/jtag_axi.xdc will not be read for any cell of this module.
Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0'
Finished Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0'
Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:127]
INFO: [Timing 38-2] Deriving generated clocks [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:127]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.289 ; gain = 513.531 ; free physical = 4828 ; free virtual = 19251
Finished Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_phy_lnk_up_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2019.289 ; gain = 837.328 ; free physical = 4829 ; free virtual = 19251
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a25t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a25t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.320 ; gain = 64.031 ; free physical = 4809 ; free virtual = 19237
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13a267e0d

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2083.320 ; gain = 0.000 ; free physical = 4806 ; free virtual = 19234
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16960fc6c

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2083.320 ; gain = 0.000 ; free physical = 4805 ; free virtual = 19233
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a9b74c1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2083.320 ; gain = 0.000 ; free physical = 4799 ; free virtual = 19222
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 638 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a9b74c1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2083.320 ; gain = 0.000 ; free physical = 4799 ; free virtual = 19222
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a9b74c1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.320 ; gain = 0.000 ; free physical = 4798 ; free virtual = 19222
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a9b74c1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.320 ; gain = 0.000 ; free physical = 4797 ; free virtual = 19221
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.320 ; gain = 0.000 ; free physical = 4797 ; free virtual = 19221
Ending Logic Optimization Task | Checksum: 1a9b74c1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.320 ; gain = 0.000 ; free physical = 4797 ; free virtual = 19221

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.670 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1a24548b0

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4773 ; free virtual = 19201
Ending Power Optimization Task | Checksum: 1a24548b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2381.531 ; gain = 298.211 ; free physical = 4779 ; free virtual = 19207

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 1a017669f

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4777 ; free virtual = 19205
INFO: [Opt 31-389] Phase Remap created 4 cells and removed 16 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 18ee569d3

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4778 ; free virtual = 19205
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 18ee569d3

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4778 ; free virtual = 19205
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.531 ; gain = 362.242 ; free physical = 4778 ; free virtual = 19205
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4772 ; free virtual = 19200
INFO: [Common 17-1381] The checkpoint '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file xilinx_pcie_2_1_ep_7x_drc_opted.rpt -pb xilinx_pcie_2_1_ep_7x_drc_opted.pb -rpx xilinx_pcie_2_1_ep_7x_drc_opted.rpx
Command: report_drc -file xilinx_pcie_2_1_ep_7x_drc_opted.rpt -pb xilinx_pcie_2_1_ep_7x_drc_opted.pb -rpx xilinx_pcie_2_1_ep_7x_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a25t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a25t'
Parsing XDC File [/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/ip_0/constraints/pcie_7x_0_jtag_impl.xdc] from IP /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/ip_0/pcie_7x_0_jtag.xci
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'pcie_7x_0_jtag'. The XDC file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/ip_0/constraints/pcie_7x_0_jtag_impl.xdc will not be read for any cell of this module.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4773 ; free virtual = 19203
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb6235a3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4773 ; free virtual = 19203
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4774 ; free virtual = 19205

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c95fbb77

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4749 ; free virtual = 19193

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15dc192f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4730 ; free virtual = 19176

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15dc192f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4728 ; free virtual = 19174
Phase 1 Placer Initialization | Checksum: 15dc192f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2381.531 ; gain = 0.000 ; free physical = 4727 ; free virtual = 19173

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 132c41077

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4666 ; free virtual = 19115

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 132c41077

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4666 ; free virtual = 19114

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104a7d204

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4664 ; free virtual = 19113

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161c85199

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4664 ; free virtual = 19113

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 161c85199

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4664 ; free virtual = 19113

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10a4a34a4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4688 ; free virtual = 19126

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f17cd343

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4688 ; free virtual = 19126

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f17cd343

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4688 ; free virtual = 19126
Phase 3 Detail Placement | Checksum: f17cd343

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4688 ; free virtual = 19126

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10c9edaae

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10c9edaae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4684 ; free virtual = 19126
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.537. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a485dfce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4684 ; free virtual = 19126
Phase 4.1 Post Commit Optimization | Checksum: a485dfce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4684 ; free virtual = 19126

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a485dfce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4683 ; free virtual = 19125

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a485dfce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4683 ; free virtual = 19125

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 4c902d79

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4683 ; free virtual = 19125
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 4c902d79

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4682 ; free virtual = 19124
Ending Placer Task | Checksum: 4280ab93

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4684 ; free virtual = 19127
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2389.535 ; gain = 8.004 ; free physical = 4684 ; free virtual = 19127
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4678 ; free virtual = 19124
INFO: [Common 17-1381] The checkpoint '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file xilinx_pcie_2_1_ep_7x_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4701 ; free virtual = 19140
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pcie_2_1_ep_7x_utilization_placed.rpt -pb xilinx_pcie_2_1_ep_7x_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4708 ; free virtual = 19147
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4707 ; free virtual = 19146
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a25t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a25t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3693bb55 ConstDB: 0 ShapeSum: becf03e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 116834727

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4667 ; free virtual = 19111
Post Restoration Checksum: NetGraph: 844171f8 NumContArr: 9241d52f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 116834727

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4666 ; free virtual = 19111

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 116834727

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4637 ; free virtual = 19082

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 116834727

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4637 ; free virtual = 19082
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23bc0eabd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4638 ; free virtual = 19083
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.482  | TNS=0.000  | WHS=-0.480 | THS=-109.879|

Phase 2 Router Initialization | Checksum: 219cb28a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4636 ; free virtual = 19077

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c053e9e3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4647 ; free virtual = 19090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.337  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1566fb4ec

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4648 ; free virtual = 19088

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.337  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11fc1ca41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4648 ; free virtual = 19088
Phase 4 Rip-up And Reroute | Checksum: 11fc1ca41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4648 ; free virtual = 19088

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11fc1ca41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4648 ; free virtual = 19088

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11fc1ca41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4648 ; free virtual = 19088
Phase 5 Delay and Skew Optimization | Checksum: 11fc1ca41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4648 ; free virtual = 19088

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11a951a95

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4643 ; free virtual = 19084
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.417  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15df01648

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4643 ; free virtual = 19084
Phase 6 Post Hold Fix | Checksum: 15df01648

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4643 ; free virtual = 19084

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.85917 %
  Global Horizontal Routing Utilization  = 2.20743 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 132476dd9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4643 ; free virtual = 19084

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 132476dd9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4643 ; free virtual = 19084

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eecaada9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4645 ; free virtual = 19085

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.417  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: eecaada9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4645 ; free virtual = 19085
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4675 ; free virtual = 19116

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4675 ; free virtual = 19116
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2389.535 ; gain = 0.000 ; free physical = 4664 ; free virtual = 19109
INFO: [Common 17-1381] The checkpoint '/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file xilinx_pcie_2_1_ep_7x_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_drc_routed.rpx
Command: report_drc -file xilinx_pcie_2_1_ep_7x_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_methodology_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_methodology_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
Command: report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
87 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file xilinx_pcie_2_1_ep_7x_route_status.rpt -pb xilinx_pcie_2_1_ep_7x_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -pb xilinx_pcie_2_1_ep_7x_timing_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_pcie_2_1_ep_7x_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_pcie_2_1_ep_7x_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Sep 29 14:00:42 2018...
