
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_a17f97a8e6f64bd08d5589001e182abc + Bth1C1G1T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_a17f97a8e6f64bd08d5589001e182abc
verilog: temp_a17f97a8e6f64bd08d5589001e182abc.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_a17f97a8e6f64bd08d5589001e182abc.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_a17f97a8e6f64bd08d5589001e182abc



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////



∫ *** DEBUG *** ∫ Failed to use NOR/NOT gates, got N instead.



∫ *** DEBUG *** ∫ Failed to use NOR/NOT gates, got N instead.

Cello object deleted...

Archivo Verilog temporal eliminado: temp_a17f97a8e6f64bd08d5589001e182abc.v
Archivo Verilog temporal creado: temp_2c3277a89745434a8bb2d8c7067088f7.v
