-------------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenSwFlatFile module.
-------------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-------------------------------------------------------------------

----------------------------------------------------------------------------------------
-- BASE PM8110.REVID_BASE (level 1)
----------------------------------------------------------------------------------------
REVID_BASE BASE 0x00000100 revidaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.REVID_BASE.REVID (level 2)
----------------------------------------------------------------------------------------
revid MODULE OFFSET=REVID_BASE+0x00000000 MAX=REVID_BASE+0x000000FF APRE=REVID_ SPRE=REVID_ BPRE=REVID_ ABPRE=REVID_ FPRE=REVID_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.BUS_BASE (level 1)
----------------------------------------------------------------------------------------
BUS_BASE BASE 0x00000400 busaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.BUS_BASE.BUS (level 2)
----------------------------------------------------------------------------------------
bus MODULE OFFSET=BUS_BASE+0x00000000 MAX=BUS_BASE+0x000000FF APRE=BUS_ SPRE=BUS_ BPRE=BUS_ ABPRE=BUS_ FPRE=BUS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x0X
	INTBUS_ARB_GNT BIT[3:0]

TIMEOUT ADDRESS 0x0044 RW
TIMEOUT RESET_VALUE 0x00
	TIMEOUT_MANT BIT[7:4]
	TIMEOUT_EXP BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.INT_BASE (level 1)
----------------------------------------------------------------------------------------
INT_BASE BASE 0x00000500 intaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.INT_BASE.INT (level 2)
----------------------------------------------------------------------------------------
int MODULE OFFSET=INT_BASE+0x00000000 MAX=INT_BASE+0x000000FF APRE=INT_ SPRE=INT_ BPRE=INT_ ABPRE=INT_ FPRE=INT_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0A
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_REQ BIT[1]
	SEND_REQ BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	LAST_WINNER BIT[7:0]

INT_RESEND_ALL ADDRESS 0x0040 W
INT_RESEND_ALL RESET_VALUE 0x00
	INT_RESEND_ALL BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x80
	INTR_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.SPMI_BASE (level 1)
----------------------------------------------------------------------------------------
SPMI_BASE BASE 0x00000600 spmiaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SPMI_BASE.SPMI (level 2)
----------------------------------------------------------------------------------------
spmi MODULE OFFSET=SPMI_BASE+0x00000000 MAX=SPMI_BASE+0x000000FF APRE=SPMI_ SPRE=SPMI_ BPRE=SPMI_ ABPRE=SPMI_ FPRE=SPMI_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x03
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

ERROR_SYNDROME ADDRESS 0x0008 R
ERROR_SYNDROME RESET_VALUE 0x00
	ERROR_SYNDROME BIT[7:0]

ERROR_DATA ADDRESS 0x000B R
ERROR_DATA RESET_VALUE 0x00
	ERROR_DATA BIT[7:0]

ERROR_ADDR_LO ADDRESS 0x000C R
ERROR_ADDR_LO RESET_VALUE 0x00
	ERROR_ADDR_LO BIT[7:0]

ERROR_ADDR_MD ADDRESS 0x000D R
ERROR_ADDR_MD RESET_VALUE 0x00
	ERROR_ADDR_MD BIT[7:0]

ERROR_ADDR_HI ADDRESS 0x000E R
ERROR_ADDR_HI RESET_VALUE 0x00
	ERROR_ADDR_HI BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SPMI_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SPMI_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SPMI_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SPMI_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SPMI_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SPMI_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SPMI_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SPMI_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SPMI_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

SPMI_BUF_CFG ADDRESS 0x0040 RW
SPMI_BUF_CFG RESET_VALUE 0x01
	BUFFER_STRENGTH BIT[1:0]
		LOW10PF VALUE 0x0
		MID20PF VALUE 0x1
		HIGH40PF VALUE 0x2
		VERYHIGH50PF VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PM8110.PON_BASE (level 1)
----------------------------------------------------------------------------------------
PON_BASE BASE 0x00000800 ponaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PON_BASE.PON (level 2)
----------------------------------------------------------------------------------------
pon MODULE OFFSET=PON_BASE+0x00000000 MAX=PON_BASE+0x000000FF APRE=PON_ SPRE=PON_ BPRE=PON_ ABPRE=PON_ FPRE=PON_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x01
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

PON_PBL_STATUS ADDRESS 0x0007 R
PON_PBL_STATUS RESET_VALUE 0xXX
	DVDD_RB_OCCURRED BIT[7]
		NO_RESET VALUE 0x0
		RESET_OCCURRED VALUE 0x1
	XVDD_RB_OCCURRED BIT[6]
		NO_RESET VALUE 0x0
		RESET_OCCURRED VALUE 0x1
	REG_WRITE_ERROR BIT[5]
		NO_ERROR VALUE 0x0
		ERROR_OCCURRED VALUE 0x1
	REG_RESET_ERROR BIT[4]
		NO_ERROR VALUE 0x0
		ERROR_OCCURRED VALUE 0x1
	REG_SYNC_ERROR BIT[3]

PON_REASON1 ADDRESS 0x0008 R
PON_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	CBLPWR_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	PON1 BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	USB_CHG BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	DC_CHG BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	RTC BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	SMPL BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	HARD_RESET BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON1 ADDRESS 0x000A R
WARM_RESET_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON2 ADDRESS 0x000B R
WARM_RESET_REASON2 RESET_VALUE 0xX0
	TFT BIT[4]
		TRIGGER_RECEIVED VALUE 0x1

POFF_REASON1 ADDRESS 0x000C R
POFF_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

POFF_REASON2 ADDRESS 0x000D R
POFF_REASON2 RESET_VALUE 0xXX
	STAGE3 BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	OTST3 BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	UVLO BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	TFT BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	CHARGER BIT[3]
		TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON1 ADDRESS 0x000E R
SOFT_RESET_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON2 ADDRESS 0x000F R
SOFT_RESET_REASON2 RESET_VALUE 0xX0
	TFT BIT[4]
		TRIGGER_RECEIVED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	K_R_BARK BIT[5]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	RESIN_BARK BIT[4]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	RESIN_ON BIT[1]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	PMIC_WD_BARK BIT[6]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	K_R_BARK BIT[5]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	RESIN_BARK BIT[4]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	KPDPWR_BARK BIT[3]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	CBLPWR_ON BIT[2]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	RESIN_ON BIT[1]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	KPDPWR_ON BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	K_R_BARK BIT[5]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	RESIN_BARK BIT[4]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	KPDPWR_BARK BIT[3]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	CBLPWR_ON BIT[2]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	RESIN_ON BIT[1]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	KPDPWR_ON BIT[0]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	PMIC_WD_BARK BIT[6]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	K_R_BARK BIT[5]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	RESIN_BARK BIT[4]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	KPDPWR_BARK BIT[3]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	CBLPWR_ON BIT[2]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	RESIN_ON BIT[1]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	KPDPWR_ON BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

KPDPWR_N_RESET_S1_TIMER ADDRESS 0x0040 RW
KPDPWR_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

KPDPWR_N_RESET_S2_TIMER ADDRESS 0x0041 RW
KPDPWR_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

KPDPWR_N_RESET_S2_CTL ADDRESS 0x0042 RW
KPDPWR_N_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

KPDPWR_N_RESET_S2_CTL2 ADDRESS 0x0043 RW
KPDPWR_N_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RESIN_N_RESET_S1_TIMER ADDRESS 0x0044 RW
RESIN_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

RESIN_N_RESET_S2_TIMER ADDRESS 0x0045 RW
RESIN_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

RESIN_N_RESET_S2_CTL ADDRESS 0x0046 RW
RESIN_N_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_N_RESET_S2_CTL2 ADDRESS 0x0047 RW
RESIN_N_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RESIN_AND_KPDPWR_RESET_S1_TIMER ADDRESS 0x0048 RW
RESIN_AND_KPDPWR_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_TIMER ADDRESS 0x0049 RW
RESIN_AND_KPDPWR_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

RESIN_AND_KPDPWR_RESET_S2_CTL ADDRESS 0x004A RW
RESIN_AND_KPDPWR_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		WARM_RESET VALUE 0x1
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_CTL2 ADDRESS 0x004B RW
RESIN_AND_KPDPWR_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP2_RESET_S1_TIMER ADDRESS 0x004C RW
GP2_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

GP2_RESET_S2_TIMER ADDRESS 0x004D RW
GP2_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

GP2_RESET_S2_CTL ADDRESS 0x004E RW
GP2_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP2_RESET_S2_CTL2 ADDRESS 0x004F RW
GP2_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP1_RESET_S1_TIMER ADDRESS 0x0050 RW
GP1_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

GP1_RESET_S2_TIMER ADDRESS 0x0051 RW
GP1_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

GP1_RESET_S2_CTL ADDRESS 0x0052 RW
GP1_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP1_RESET_S2_CTL2 ADDRESS 0x0053 RW
GP1_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PMIC_WD_RESET_S1_TIMER ADDRESS 0x0054 RW
PMIC_WD_RESET_S1_TIMER RESET_VALUE 0x1F
	S1_TIMER BIT[6:0]
		SEC_0 VALUE 0x00
		SEC_1 VALUE 0x01
		SEC_2 VALUE 0x02
		SEC_3 VALUE 0x03
		SEC_4 VALUE 0x04
		SEC_5 VALUE 0x05
		SEC_6 VALUE 0x06
		SEC_7 VALUE 0x07
		SEC_8 VALUE 0x08
		SEC_9 VALUE 0x09
		SEC_10 VALUE 0x0A
		SEC_11 VALUE 0x0B
		SEC_12 VALUE 0x0C
		SEC_13 VALUE 0x0D
		SEC_14 VALUE 0x0E
		SEC_15 VALUE 0x0F
		SEC_16 VALUE 0x10
		SEC_17 VALUE 0x11
		SEC_18 VALUE 0x12
		SEC_19 VALUE 0x13
		SEC_20 VALUE 0x14
		SEC_21 VALUE 0x15
		SEC_22 VALUE 0x16
		SEC_23 VALUE 0x17
		SEC_24 VALUE 0x18
		SEC_25 VALUE 0x19
		SEC_26 VALUE 0x1A
		SEC_27 VALUE 0x1B
		SEC_28 VALUE 0x1C
		SEC_29 VALUE 0x1D
		SEC_30 VALUE 0x1E
		SEC_31 VALUE 0x1F
		SEC_32 VALUE 0x20
		SEC_33 VALUE 0x21
		SEC_34 VALUE 0x22
		SEC_35 VALUE 0x23
		SEC_36 VALUE 0x24
		SEC_37 VALUE 0x25
		SEC_38 VALUE 0x26
		SEC_39 VALUE 0x27
		SEC_40 VALUE 0x28
		SEC_41 VALUE 0x29
		SEC_42 VALUE 0x2A
		SEC_43 VALUE 0x2B
		SEC_44 VALUE 0x2C
		SEC_45 VALUE 0x2D
		SEC_46 VALUE 0x2E
		SEC_47 VALUE 0x2F
		SEC_48 VALUE 0x30
		SEC_49 VALUE 0x31
		SEC_50 VALUE 0x32
		SEC_51 VALUE 0x33
		SEC_52 VALUE 0x34
		SEC_53 VALUE 0x35
		SEC_54 VALUE 0x36
		SEC_55 VALUE 0x37
		SEC_56 VALUE 0x38
		SEC_57 VALUE 0x39
		SEC_58 VALUE 0x3A
		SEC_59 VALUE 0x3B
		SEC_60 VALUE 0x3C
		SEC_61 VALUE 0x3D
		SEC_62 VALUE 0x3E
		SEC_63 VALUE 0x3F
		SEC_64 VALUE 0x40
		SEC_65 VALUE 0x41
		SEC_66 VALUE 0x42
		SEC_67 VALUE 0x43
		SEC_68 VALUE 0x44
		SEC_69 VALUE 0x45
		SEC_70 VALUE 0x46
		SEC_71 VALUE 0x47
		SEC_72 VALUE 0x48
		SEC_73 VALUE 0x49
		SEC_74 VALUE 0x4A
		SEC_75 VALUE 0x4B
		SEC_76 VALUE 0x4C
		SEC_77 VALUE 0x4D
		SEC_78 VALUE 0x4E
		SEC_79 VALUE 0x4F
		SEC_80 VALUE 0x50
		SEC_81 VALUE 0x51
		SEC_82 VALUE 0x52
		SEC_83 VALUE 0x53
		SEC_84 VALUE 0x54
		SEC_85 VALUE 0x55
		SEC_86 VALUE 0x56
		SEC_87 VALUE 0x57
		SEC_88 VALUE 0x58
		SEC_89 VALUE 0x59
		SEC_90 VALUE 0x5A
		SEC_91 VALUE 0x5B
		SEC_92 VALUE 0x5C
		SEC_93 VALUE 0x5D
		SEC_94 VALUE 0x5E
		SEC_95 VALUE 0x5F
		SEC_96 VALUE 0x60
		SEC_97 VALUE 0x61
		SEC_98 VALUE 0x62
		SEC_99 VALUE 0x63
		SEC_100 VALUE 0x64
		SEC_101 VALUE 0x65
		SEC_102 VALUE 0x66
		SEC_103 VALUE 0x67
		SEC_104 VALUE 0x68
		SEC_105 VALUE 0x69
		SEC_106 VALUE 0x6A
		SEC_107 VALUE 0x6B
		SEC_108 VALUE 0x6C
		SEC_109 VALUE 0x6D
		SEC_110 VALUE 0x6E
		SEC_111 VALUE 0x6F
		SEC_112 VALUE 0x70
		SEC_113 VALUE 0x71
		SEC_114 VALUE 0x72
		SEC_115 VALUE 0x73
		SEC_116 VALUE 0x74
		SEC_117 VALUE 0x75
		SEC_118 VALUE 0x76
		SEC_119 VALUE 0x77
		SEC_120 VALUE 0x78
		SEC_121 VALUE 0x79
		SEC_122 VALUE 0x7A
		SEC_123 VALUE 0x7B
		SEC_124 VALUE 0x7C
		SEC_125 VALUE 0x7D
		SEC_126 VALUE 0x7E
		SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_TIMER ADDRESS 0x0055 RW
PMIC_WD_RESET_S2_TIMER RESET_VALUE 0x01
	S2_TIMER BIT[6:0]
		SEC_0 VALUE 0x00
		SEC_1 VALUE 0x01
		SEC_2 VALUE 0x02
		SEC_3 VALUE 0x03
		SEC_4 VALUE 0x04
		SEC_5 VALUE 0x05
		SEC_6 VALUE 0x06
		SEC_7 VALUE 0x07
		SEC_8 VALUE 0x08
		SEC_9 VALUE 0x09
		SEC_10 VALUE 0x0A
		SEC_11 VALUE 0x0B
		SEC_12 VALUE 0x0C
		SEC_13 VALUE 0x0D
		SEC_14 VALUE 0x0E
		SEC_15 VALUE 0x0F
		SEC_16 VALUE 0x10
		SEC_17 VALUE 0x11
		SEC_18 VALUE 0x12
		SEC_19 VALUE 0x13
		SEC_20 VALUE 0x14
		SEC_21 VALUE 0x15
		SEC_22 VALUE 0x16
		SEC_23 VALUE 0x17
		SEC_24 VALUE 0x18
		SEC_25 VALUE 0x19
		SEC_26 VALUE 0x1A
		SEC_27 VALUE 0x1B
		SEC_28 VALUE 0x1C
		SEC_29 VALUE 0x1D
		SEC_30 VALUE 0x1E
		SEC_31 VALUE 0x1F
		SEC_32 VALUE 0x20
		SEC_33 VALUE 0x21
		SEC_34 VALUE 0x22
		SEC_35 VALUE 0x23
		SEC_36 VALUE 0x24
		SEC_37 VALUE 0x25
		SEC_38 VALUE 0x26
		SEC_39 VALUE 0x27
		SEC_40 VALUE 0x28
		SEC_41 VALUE 0x29
		SEC_42 VALUE 0x2A
		SEC_43 VALUE 0x2B
		SEC_44 VALUE 0x2C
		SEC_45 VALUE 0x2D
		SEC_46 VALUE 0x2E
		SEC_47 VALUE 0x2F
		SEC_48 VALUE 0x30
		SEC_49 VALUE 0x31
		SEC_50 VALUE 0x32
		SEC_51 VALUE 0x33
		SEC_52 VALUE 0x34
		SEC_53 VALUE 0x35
		SEC_54 VALUE 0x36
		SEC_55 VALUE 0x37
		SEC_56 VALUE 0x38
		SEC_57 VALUE 0x39
		SEC_58 VALUE 0x3A
		SEC_59 VALUE 0x3B
		SEC_60 VALUE 0x3C
		SEC_61 VALUE 0x3D
		SEC_62 VALUE 0x3E
		SEC_63 VALUE 0x3F
		SEC_64 VALUE 0x40
		SEC_65 VALUE 0x41
		SEC_66 VALUE 0x42
		SEC_67 VALUE 0x43
		SEC_68 VALUE 0x44
		SEC_69 VALUE 0x45
		SEC_70 VALUE 0x46
		SEC_71 VALUE 0x47
		SEC_72 VALUE 0x48
		SEC_73 VALUE 0x49
		SEC_74 VALUE 0x4A
		SEC_75 VALUE 0x4B
		SEC_76 VALUE 0x4C
		SEC_77 VALUE 0x4D
		SEC_78 VALUE 0x4E
		SEC_79 VALUE 0x4F
		SEC_80 VALUE 0x50
		SEC_81 VALUE 0x51
		SEC_82 VALUE 0x52
		SEC_83 VALUE 0x53
		SEC_84 VALUE 0x54
		SEC_85 VALUE 0x55
		SEC_86 VALUE 0x56
		SEC_87 VALUE 0x57
		SEC_88 VALUE 0x58
		SEC_89 VALUE 0x59
		SEC_90 VALUE 0x5A
		SEC_91 VALUE 0x5B
		SEC_92 VALUE 0x5C
		SEC_93 VALUE 0x5D
		SEC_94 VALUE 0x5E
		SEC_95 VALUE 0x5F
		SEC_96 VALUE 0x60
		SEC_97 VALUE 0x61
		SEC_98 VALUE 0x62
		SEC_99 VALUE 0x63
		SEC_100 VALUE 0x64
		SEC_101 VALUE 0x65
		SEC_102 VALUE 0x66
		SEC_103 VALUE 0x67
		SEC_104 VALUE 0x68
		SEC_105 VALUE 0x69
		SEC_106 VALUE 0x6A
		SEC_107 VALUE 0x6B
		SEC_108 VALUE 0x6C
		SEC_109 VALUE 0x6D
		SEC_110 VALUE 0x6E
		SEC_111 VALUE 0x6F
		SEC_112 VALUE 0x70
		SEC_113 VALUE 0x71
		SEC_114 VALUE 0x72
		SEC_115 VALUE 0x73
		SEC_116 VALUE 0x74
		SEC_117 VALUE 0x75
		SEC_118 VALUE 0x76
		SEC_119 VALUE 0x77
		SEC_120 VALUE 0x78
		SEC_121 VALUE 0x79
		SEC_122 VALUE 0x7A
		SEC_123 VALUE 0x7B
		SEC_124 VALUE 0x7C
		SEC_125 VALUE 0x7D
		SEC_126 VALUE 0x7E
		SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_CTL ADDRESS 0x0056 RW
PMIC_WD_RESET_S2_CTL RESET_VALUE 0x06
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

PMIC_WD_RESET_S2_CTL2 ADDRESS 0x0057 RW
PMIC_WD_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PMIC_WD_RESET_PET ADDRESS 0x0058 W
PMIC_WD_RESET_PET RESET_VALUE 0x00
	WATCHDOG_PET BIT[0]
		PET_WD VALUE 0x1

PS_HOLD_RESET_CTL ADDRESS 0x005A RW
PS_HOLD_RESET_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

PS_HOLD_RESET_CTL2 ADDRESS 0x005B RW
PS_HOLD_RESET_CTL2 RESET_VALUE 0x80
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

SW_RESET_S2_CTL ADDRESS 0x0062 RW
SW_RESET_S2_CTL RESET_VALUE 0x00
	RESET_TYPE BIT[3:0]
		SOFT_RESET VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

SW_RESET_S2_CTL2 ADDRESS 0x0063 RW
SW_RESET_S2_CTL2 RESET_VALUE 0x00
	SW_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

SW_RESET_GO ADDRESS 0x0064 W
SW_RESET_GO RESET_VALUE 0x00
	SW_RESET_GO BIT[7:0]

OVERTEMP_RESET_CTL ADDRESS 0x0066 RW
OVERTEMP_RESET_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9

OVERTEMP_RESET_CTL2 ADDRESS 0x0067 RW
OVERTEMP_RESET_CTL2 RESET_VALUE 0x80
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TFT_RESET_CTL ADDRESS 0x006A RW
TFT_RESET_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED VALUE 0x0
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9

TFT_RESET_CTL2 ADDRESS 0x006B RW
TFT_RESET_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PULL_CTL ADDRESS 0x0070 RW
PULL_CTL RESET_VALUE 0x0F
	PON1_PD_EN BIT[3]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1
	CBLPWR_N_PU_EN BIT[2]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1
	KPDPWR_N_PU_EN BIT[1]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1
	RESIN_N_PU_EN BIT[0]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1

DEBOUNCE_CTL ADDRESS 0x0071 RW
DEBOUNCE_CTL RESET_VALUE 0x00
	DEBOUNCE BIT[2:0]
		MS_15P6 VALUE 0x0
		MS_31P2 VALUE 0x1
		MS_62P5 VALUE 0x2
		MS_125 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		MS_1000 VALUE 0x6
		MS_2000 VALUE 0x7

RESET_S3_TIMER ADDRESS 0x0075 RW
RESET_S3_TIMER RESET_VALUE 0x06
	S3_TIMER BIT[2:0]
		IMMEDIATE VALUE 0x0
		SEC_2 VALUE 0x1
		SEC_4 VALUE 0x2
		SEC_8 VALUE 0x3
		SEC_16 VALUE 0x4
		SEC_32 VALUE 0x5
		SEC_64 VALUE 0x6
		SEC_128 VALUE 0x7

PON_TRIGGER_EN ADDRESS 0x0080 RW
PON_TRIGGER_EN RESET_VALUE 0xFE
	KPDPWR_N BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CBLPWR_N BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PON1 BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	USB_CHG BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DC_CHG BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RTC BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SMPL BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

WATCHDOG_LOCK ADDRESS 0x0083 RW
WATCHDOG_LOCK RESET_VALUE 0x00
	PMIC_WD_LOCK BIT[7]
		WD_UNLOCKED VALUE 0x0
		WD_LOCKED VALUE 0x1

UVLO ADDRESS 0x0088 RW
UVLO RESET_VALUE 0x05
	UVLO_DLY BIT[2:0]
		IMMEDIATE VALUE 0x0
		MSEC_0P98 VALUE 0x1
		MSEC_1P95 VALUE 0x2
		MSEC_3P91 VALUE 0x3
		MSEC_7P81 VALUE 0x4
		MSEC_15P63 VALUE 0x5
		MSEC_31P25 VALUE 0x6
		MSEC_62P5 VALUE 0x7

AVDD_VPH ADDRESS 0x008A RW
AVDD_VPH RESET_VALUE 0x30
	AVDD_HPM_EN BIT[5]
		LPM VALUE 0x0
		HPM VALUE 0x1
	AVDD_REF_OVR BIT[4]
		AUTO VALUE 0x0
		FORCE_MINI_BG VALUE 0x1

PERPH_RB_SPARE ADDRESS 0x008C RW
PERPH_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

DVDD_RB_SPARE ADDRESS 0x008D RW
DVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

XVDD_RB_SPARE ADDRESS 0x008E RW
XVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

SOFT_RB_SPARE ADDRESS 0x008F RW
SOFT_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

PON1_INTERFACE ADDRESS 0x0090 RW
PON1_INTERFACE RESET_VALUE 0x00
	PON_OUT BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1

PBS_INTERFACE ADDRESS 0x0091 RW
PBS_INTERFACE RESET_VALUE 0x00
	ACK_NACK BIT[6]
		NACK VALUE 0x0
		ACK VALUE 0x1

FSM_CTL ADDRESS 0x0094 RW
FSM_CTL RESET_VALUE 0x00
	SEL_FSM BIT[3:0]

FSM_STATUS ADDRESS 0x0095 R
FSM_STATUS RESET_VALUE 0x0X
	FSM_STATE BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.MISC_BASE (level 1)
----------------------------------------------------------------------------------------
MISC_BASE BASE 0x00000900 miscaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.MISC_BASE.MISC (level 2)
----------------------------------------------------------------------------------------
misc MODULE OFFSET=MISC_BASE+0x00000000 MAX=MISC_BASE+0x000000FF APRE=MISC_ SPRE=MISC_ BPRE=MISC_ ABPRE=MISC_ FPRE=MISC_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

XVDD_DVDD_SRC_CTL ADDRESS 0x0042 RW
XVDD_DVDD_SRC_CTL RESET_VALUE 0x00
	XVDD_DVDD_SRC_CTRL BIT[1:0]

BUCK_CMN_CTL1 ADDRESS 0x0045 RW
BUCK_CMN_CTL1 RESET_VALUE 0x08
	BYPASS_IBG_DLY BIT[3]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

TEST_ACCESS ADDRESS 0x00E0 RW
TEST_ACCESS RESET_VALUE 0x00
	TEST_ACCESS_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.VREFLPDDR_BASE (level 1)
----------------------------------------------------------------------------------------
VREFLPDDR_BASE BASE 0x00000A00 vreflpddraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.VREFLPDDR_BASE.VREFLPDDR (level 2)
----------------------------------------------------------------------------------------
vreflpddr MODULE OFFSET=VREFLPDDR_BASE+0x00000000 MAX=VREFLPDDR_BASE+0x000000FF APRE=VREFLPDDR_ SPRE=VREFLPDDR_ BPRE=VREFLPDDR_ ABPRE=VREFLPDDR_ FPRE=VREFLPDDR_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREF_OK BIT[7]
	VREF_LPDDR_OK BIT[6]

VREF_LPDDR2_EN ADDRESS 0x0044 RW
VREF_LPDDR2_EN RESET_VALUE 0x80
	REF_EN BIT[7]
	FOLLOW_HW_EN2 BIT[1]
	FOLLOW_HW_EN1 BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	PERPH_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0D
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.SMBCL_CHGR_BASE (level 1)
----------------------------------------------------------------------------------------
SMBCL_CHGR_BASE BASE 0x00001000 smbcl_chgraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SMBCL_CHGR_BASE.SMBCL_CHGR (level 2)
----------------------------------------------------------------------------------------
smbcl_chgr MODULE OFFSET=SMBCL_CHGR_BASE+0x00000000 MAX=SMBCL_CHGR_BASE+0x000000FF APRE=SMBCL_CHGR_ SPRE=SMBCL_CHGR_ BPRE=SMBCL_CHGR_ ABPRE=SMBCL_CHGR_ FPRE=SMBCL_CHGR_

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x41
	SUBTYPE BIT[7:0]

CHG_OPTION ADDRESS 0x0008 R
CHG_OPTION RESET_VALUE 0xX0
	PIN BIT[7]

ATC_STATUS ADDRESS 0x000A R
ATC_STATUS RESET_VALUE 0x00
	ATC_DONE BIT[7]
	ATC_FAILED BIT[4]

VBAT_STATUS ADDRESS 0x000B R
VBAT_STATUS RESET_VALUE 0xXX
	ABOVE_VBATDET_HI BIT[7]
	ABOVE_VBATDET_LO BIT[6]
	ABOVE_VFAULT BIT[3]
	ABOVE_VBAT_WEAK BIT[1]
	ABOVE_VBAT_TRKL BIT[0]

IBAT_BMS ADDRESS 0x000C R
IBAT_BMS RESET_VALUE 0x00
	STS BIT[7:0]

IBAT_STS ADDRESS 0x000D R
IBAT_STS RESET_VALUE 0x00
	BMS_SIGN BIT[7]
	IBAT_TERM_COMP BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	CHG_DONE_RT_STS BIT[7]
	CHG_FAILED_RT_STS BIT[6]
	FAST_CHG_ON_RT_STS BIT[5]
	TRKL_CHG_ON_RT_STS BIT[4]
	STATE_CHANGE_RT_STS BIT[3]
	CHGWDOG_RT_STS BIT[2]
	VBAT_DET_HI_RT_STS BIT[1]
	VBAT_DET_LO_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	CHG_DONE_SET_TYPE BIT[7]
	CHG_FAILED_SET_TYPE BIT[6]
	FAST_CHG_ON_SET_TYPE BIT[5]
	TRKL_CHG_ON_SET_TYPE BIT[4]
	STATE_CHANGE_SET_TYPE BIT[3]
	CHGWDOG_SET_TYPE BIT[2]
	VBAT_DET_HI_SET_TYPE BIT[1]
	VBAT_DET_LO_SET_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	CHG_DONE_POLARITY_HIGH BIT[7]
	CHG_FAILED_POLARITY_HIGH BIT[6]
	FAST_CHG_ON_POLARITY_HIGH BIT[5]
	TRKL_CHG_ON_POLARITY_HIGH BIT[4]
	STATE_CHANGE_POLARITY_HIGH BIT[3]
	CHGWDOG_POLARITY_HIGH BIT[2]
	VBAT_DET_HI_POLARITY_HIGH BIT[1]
	VBAT_DET_LO_POLARITY_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	CHG_DONE_POLARITY_LOW BIT[7]
	CHG_FAILED_POLARITY_LOW BIT[6]
	FAST_CHG_ON_POLARITY_LOW BIT[5]
	TRKL_CHG_ON_POLARITY_LOW BIT[4]
	STATE_CHANGE_POLARITY_LOW BIT[3]
	CHGWDOG_POLARITY_LOW BIT[2]
	VBAT_DET_HI_POLARITY_LOW BIT[1]
	VBAT_DET_LO_POLARITY_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	CHG_DONE_LATCHED_CLR BIT[7]
	CHG_FAILED_LATCHED_CLR BIT[6]
	FAST_CHG_ON_LATCHED_CLR BIT[5]
	TRKL_CHG_ON_LATCHED_CLR BIT[4]
	STATE_CHANGE_LATCHED_CLR BIT[3]
	CHGWDOG_LATCHED_CLR BIT[2]
	VBAT_DET_HI_LATCHED_CLR BIT[1]
	VBAT_DET_LO_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	CHG_DONE_EN_SET BIT[7]
	CHG_FAILED_EN_SET BIT[6]
	FAST_CHG_ON_EN_SET BIT[5]
	TRKL_CHG_ON_EN_SET BIT[4]
	STATE_CHANGE_EN_SET BIT[3]
	CHGWDOG_EN_SET BIT[2]
	VBAT_DET_HI_EN_SET BIT[1]
	VBAT_DET_LO_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	CHG_DONE_EN_CLR BIT[7]
	CHG_FAILED_EN_CLR BIT[6]
	FAST_CHG_ON_EN_CLR BIT[5]
	TRKL_CHG_ON_EN_CLR BIT[4]
	STATE_CHANGE_EN_CLR BIT[3]
	CHGWDOG_EN_CLR BIT[2]
	VBAT_DET_HI_EN_CLR BIT[1]
	VBAT_DET_LO_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	CHG_DONE_LATCHED_STS BIT[7]
	CHG_FAILED_LATCHED_STS BIT[6]
	FAST_CHG_ON_LATCHED_STS BIT[5]
	TRKL_CHG_ON_LATCHED_STS BIT[4]
	STATE_CHANGE_LATCHED_STS BIT[3]
	CHGWDOG_LATCHED_STS BIT[2]
	VBAT_DET_HI_LATCHED_STS BIT[1]
	VBAT_DET_LO_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	CHG_DONE_PENDING_STS BIT[7]
	CHG_FAILED_PENDING_STS BIT[6]
	FAST_CHG_ON_PENDING_STS BIT[5]
	TRKL_CHG_ON_PENDING_STS BIT[4]
	STATE_CHANGE_PENDING_STS BIT[3]
	CHGWDOG_PENDING_STS BIT[2]
	VBAT_DET_HI_PENDING_STS BIT[1]
	VBAT_DET_LO_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VDD_MAX ADDRESS 0x0040 RW
VDD_MAX RESET_VALUE 0x60
	SEL BIT[7:0]

VDD_SAFE ADDRESS 0x0041 RW
VDD_SAFE RESET_VALUE 0x60
	SEL BIT[7:0]

VDD_MAX_STEP ADDRESS 0x0042 RW
VDD_MAX_STEP RESET_VALUE 0x00
	BYP BIT[7]
	STEP_SEL BIT[6:5]
	DLY_SEL BIT[4:2]

VDDMAX_GSM_ADJ ADDRESS 0x0043 RW
VDDMAX_GSM_ADJ RESET_VALUE 0x8A
	EN BIT[7]
	MUX_SEL BIT[6]
	SEL BIT[3:0]

IBAT_MAX ADDRESS 0x0044 RW
IBAT_MAX RESET_VALUE 0x14
	SEL BIT[5:0]

IBAT_SAFE ADDRESS 0x0045 RW
IBAT_SAFE RESET_VALUE 0x14
	SEL BIT[5:0]

IBAT_MAX_STEP ADDRESS 0x0046 RW
IBAT_MAX_STEP RESET_VALUE 0x00
	BYP BIT[7]
	STEP_SEL BIT[6:5]
	DLY_SEL BIT[4:2]

VIN_MIN ADDRESS 0x0047 RW
VIN_MIN RESET_VALUE 0x12
	SEL BIT[5:0]

VIN_MIN_STEP ADDRESS 0x0048 RW
VIN_MIN_STEP RESET_VALUE 0x00
	BYP BIT[7]
	STEP_SEL BIT[6:5]
	DLY_SEL BIT[4:2]

CHG_CTRL ADDRESS 0x0049 RW
CHG_CTRL RESET_VALUE 0x00
	CHG_EN BIT[7]
	CHG_PAUSE BIT[6]
	ON_BAT_FORCE BIT[0]

CHG_FAILED ADDRESS 0x004A W
CHG_FAILED RESET_VALUE 0x00
	CLR BIT[7]

ATC_CTRL ADDRESS 0x004B RW
ATC_CTRL RESET_VALUE 0x00
	ATC_FORCE BIT[7]

ATC_FAILED ADDRESS 0x004C W
ATC_FAILED RESET_VALUE 0x00
	CLR BIT[7]

LED ADDRESS 0x004D RW
LED RESET_VALUE 0x00
	CTRL BIT[1:0]

VBAT_TRKL ADDRESS 0x0050 RW
VBAT_TRKL RESET_VALUE 0x0F
	SEL BIT[3:0]

VBAT_WEAK ADDRESS 0x0052 RW
VBAT_WEAK RESET_VALUE 0x0B
	SEL BIT[3:0]

IBAT_ATC_A ADDRESS 0x0054 RW
IBAT_ATC_A RESET_VALUE 0x00
	SEL BIT[3:0]

IBAT_ATC_B ADDRESS 0x0055 RW
IBAT_ATC_B RESET_VALUE 0x12
	SEL BIT[5:0]

IBAT_TERM_CHGR ADDRESS 0x005B RW
IBAT_TERM_CHGR RESET_VALUE 0x88
	IEOC_SEL BIT[7]
	COMP_EN BIT[3]
	THR_SEL BIT[1:0]

IBAT_TERM_BMS ADDRESS 0x005C RW
IBAT_TERM_BMS RESET_VALUE 0x0B
	THR BIT[7:0]

VBAT_DET ADDRESS 0x005D RW
VBAT_DET RESET_VALUE 0x2B
	LO_THR BIT[6:0]

TTRKL_MAX_EN ADDRESS 0x005E RW
TTRKL_MAX_EN RESET_VALUE 0x80
	EN BIT[7]

TTRKL_MAX ADDRESS 0x005F RW
TTRKL_MAX RESET_VALUE 0x0E
	SEL BIT[6:0]

TCHG_MAX_EN ADDRESS 0x0060 RW
TCHG_MAX_EN RESET_VALUE 0x80
	EN BIT[7]

TCHG_MAX ADDRESS 0x0061 RW
TCHG_MAX RESET_VALUE 0x1D
	SEL BIT[6:0]

CHG_WDOG_TIME ADDRESS 0x0062 RW
CHG_WDOG_TIME RESET_VALUE 0x09
	SEL BIT[6:0]

CHG_WDOG_DLY ADDRESS 0x0063 RW
CHG_WDOG_DLY RESET_VALUE 0x50
	SEL BIT[6:4]

CHG_WDOG_PET ADDRESS 0x0064 W
CHG_WDOG_PET RESET_VALUE 0x00
	PET BIT[7]

CHG_WDOG_EN ADDRESS 0x0065 RW
CHG_WDOG_EN RESET_VALUE 0x00
	EN BIT[7]

CHG_TEMP_THRESH ADDRESS 0x0066 RW
CHG_TEMP_THRESH RESET_VALUE 0x94
	CHG_TEMP_STOP BIT[7:4]
	CHG_TEMP_RESUME BIT[3:0]

IR_DROP_COMPEN ADDRESS 0x0067 RW
IR_DROP_COMPEN RESET_VALUE 0x00
	EN BIT[7]
	RES BIT[3:0]

VDD_MAX_COMPEN ADDRESS 0x0068 R
VDD_MAX_COMPEN RESET_VALUE 0xXX
	STS BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

PERPH_RESET_CTL5 ADDRESS 0x00DC RW
PERPH_RESET_CTL5 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL6 ADDRESS 0x00DD RW
PERPH_RESET_CTL6 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

CHGR_SPARE ADDRESS 0x00DF RW
CHGR_SPARE RESET_VALUE 0x00
	RFU BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.SMBCL_BUCK_BASE (level 1)
----------------------------------------------------------------------------------------
SMBCL_BUCK_BASE BASE 0x00001100 smbcl_buckaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SMBCL_BUCK_BASE.SMBCL_BUCK (level 2)
----------------------------------------------------------------------------------------
smbcl_buck MODULE OFFSET=SMBCL_BUCK_BASE+0x00000000 MAX=SMBCL_BUCK_BASE+0x000000FF APRE=SMBCL_BUCK_ SPRE=SMBCL_BUCK_ BPRE=SMBCL_BUCK_ ABPRE=SMBCL_BUCK_ FPRE=SMBCL_BUCK_

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x42
	SUBTYPE BIT[7:0]

BUCK_OK ADDRESS 0x0008 R
BUCK_OK RESET_VALUE 0x00
	STS BIT[7]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VDD_LOOP_RT_STS BIT[6]
	IBAT_LOOP_RT_STS BIT[5]
	ICHG_LOOP_RT_STS BIT[4]
	VCHG_LOOP_RT_STS BIT[3]
	OVERTEMP_RT_STS BIT[2]
	VREG_OV_RT_STS BIT[1]
	VBAT_OV_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VDD_LOOP_POLARITY_SET_TYPE BIT[6]
	IBAT_LOOP_POLARITY_SET_TYPE BIT[5]
	ICHG_LOOP_POLARITY_SET_TYPE BIT[4]
	VCHG_LOOP_POLARITY_SET_TYPE BIT[3]
	OVERTEMP_POLARITY_SET_TYPE BIT[2]
	VREG_OV_POLARITY_SET_TYPE BIT[1]
	VBAT_OV_POLARITY_SET_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VDD_LOOP_POLARITY_HIGH BIT[6]
	IBAT_LOOP_POLARITY_HIGH BIT[5]
	ICHG_LOOP_POLARITY_HIGH BIT[4]
	VCHG_LOOP_POLARITY_HIGH BIT[3]
	OVERTEMP_POLARITY_HIGH BIT[2]
	VREG_OV_POLARITY_HIGH BIT[1]
	VBAT_OV_POLARITY_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VDD_LOOP_POLARITY_LOW BIT[6]
	IBAT_LOOP_POLARITY_LOW BIT[5]
	ICHG_LOOP_POLARITY_LOW BIT[4]
	VCHG_LOOP_POLARITY_LOW BIT[3]
	OVERTEMP_POLARITY_LOW BIT[2]
	VREG_OV_POLARITY_LOW BIT[1]
	VBAT_OV_POLARITY_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 RW
INT_LATCHED_CLR RESET_VALUE 0x00
	VDD_LOOP_LATCHED_CLR BIT[6]
	IBAT_LOOP_LATCHED_CLR BIT[5]
	ICHG_LOOP_LATCHED_CLR BIT[4]
	VCHG_LOOP_LATCHED_CLR BIT[3]
	OVERTEMP_LATCHED_CLR BIT[2]
	VREG_OV_LATCHED_CLR BIT[1]
	VBAT_OV_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VDD_LOOP_EN_SET BIT[6]
	IBAT_LOOP_EN_SET BIT[5]
	ICHG_LOOP_EN_SET BIT[4]
	VCHG_LOOP_EN_SET BIT[3]
	OVERTEMP_EN_SET BIT[2]
	VREG_OV_EN_SET BIT[1]
	VBAT_OV_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VDD_LOOP_EN_CLR BIT[6]
	IBAT_LOOP_EN_CLR BIT[5]
	ICHG_LOOP_EN_CLR BIT[4]
	VCHG_LOOP_EN_CLR BIT[3]
	OVERTEMP_EN_CLR BIT[2]
	VREG_OV_EN_CLR BIT[1]
	VBAT_OV_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VDD_LOOP_LATCHED_STS BIT[6]
	IBAT_LOOP_LATCHED_STS BIT[5]
	ICHG_LOOP_LATCHED_STS BIT[4]
	VCHG_LOOP_LATCHED_STS BIT[3]
	OVERTEMP_LATCHED_STS BIT[2]
	VREG_OV_LATCHED_STS BIT[1]
	VBAT_OV_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VDD_LOOP_STS BIT[6]
	IBAT_LOOP_STS BIT[5]
	ICHG_LOOP_STS BIT[4]
	VCHG_LOOP_STS BIT[3]
	OVERTEMP_STS BIT[2]
	VREG_OV_STS BIT[1]
	VBAT_OV_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x01
	BUCK_EN BIT[7]
	FOLLOW_HW_EN BIT[0]

VDD_LOOP_GM_CTRL ADDRESS 0x0060 RW
VDD_LOOP_GM_CTRL RESET_VALUE 0x01
	VDD_LOOP_GM_CTRL BIT[3:0]

VCHG_LOOP_GM_CTRL ADDRESS 0x0061 RW
VCHG_LOOP_GM_CTRL RESET_VALUE 0x01
	VCHG_LOOP_GM_CTRL BIT[3:0]

IBAT_LOOP_GM_CTRL ADDRESS 0x0062 RW
IBAT_LOOP_GM_CTRL RESET_VALUE 0x04
	IBAT_LOOP_GM_CTRL BIT[3:0]

ICHG_LOOP_GM_CTRL ADDRESS 0x0063 RW
ICHG_LOOP_GM_CTRL RESET_VALUE 0x02
	ICHG_LOOP_GM_CTRL BIT[3:0]

VDD_LOOP_COMP_RES ADDRESS 0x0064 RW
VDD_LOOP_COMP_RES RESET_VALUE 0x09
	VDD_LOOP_COMP_RES BIT[3:0]

VCHG_LOOP_COMP_RES ADDRESS 0x0065 RW
VCHG_LOOP_COMP_RES RESET_VALUE 0x00
	VCHG_LOOP_COMP_RES BIT[3:0]

SAWTOOH_SLOPE_GAIN ADDRESS 0x0068 RW
SAWTOOH_SLOPE_GAIN RESET_VALUE 0x03
	SAWTOOH_SLOPE_GAIN BIT[1:0]

PULSE_SKIPPING_COMP_EN ADDRESS 0x006A RW
PULSE_SKIPPING_COMP_EN RESET_VALUE 0x01
	PULSE_SKIPPING_COMP_EN BIT[0]

ZERO_COMPCAP_CTRL ADDRESS 0x006B RW
ZERO_COMPCAP_CTRL RESET_VALUE 0x33
	ZERO_COMP_CAP_VCHG BIT[5:4]
	ZERO_COMP_CAP_VDD BIT[1:0]

HIGH_POLE_COMPCAP_CTRL ADDRESS 0x006C RW
HIGH_POLE_COMPCAP_CTRL RESET_VALUE 0x03
	HIGH_POLE_COMPCAP_VCHG BIT[5:4]
	HIGH_POLE_COMPCAP_VDD BIT[1:0]

ILIMIT_CTRL ADDRESS 0x006E RW
ILIMIT_CTRL RESET_VALUE 0x90
	IPLIMIT_EN BIT[7]
	IPLIMIT_SEL BIT[6:4]

MIN_PON ADDRESS 0x0071 RW
MIN_PON RESET_VALUE 0x02
	SEL BIT[1:0]

SLEW_RATE_CONTROL ADDRESS 0x0072 RW
SLEW_RATE_CONTROL RESET_VALUE 0x0F
	PDRV BIT[3:2]
	NDRV BIT[1:0]

PSTG_CONTROL ADDRESS 0x0073 RW
PSTG_CONTROL RESET_VALUE 0x0F
	SEL BIT[3:0]

BCK_VBAT_REG_MODE ADDRESS 0x0074 RW
BCK_VBAT_REG_MODE RESET_VALUE 0x00
	SEL BIT[0]

VCHG_DISCHG ADDRESS 0x0076 RW
VCHG_DISCHG RESET_VALUE 0x00
	EN BIT[0]

VCHG_OV ADDRESS 0x0077 RW
VCHG_OV RESET_VALUE 0x02
	SEL BIT[3:0]

SWITCHOVER ADDRESS 0x0078 RW
SWITCHOVER RESET_VALUE 0xA0
	TD1_SEL BIT[7:6]
	TD2_SEL BIT[5:4]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

BUCK_SPARE ADDRESS 0x00DF RW
BUCK_SPARE RESET_VALUE 0x00
	RFU BIT[7:0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	VDD_LOOP_INT_VAL BIT[6]
	IBAT_LOOP_INT_VAL BIT[5]
	ICHG_LOOP_INT_VAL BIT[4]
	VCHG_LOOP_INT_VAL BIT[3]
	OVERTEMP_INT_VAL BIT[2]
	VREG_OV_INT_VAL BIT[1]
	VBAT_OV_INT_VAL BIT[0]

VPH_OK_THR_TST ADDRESS 0x00E9 RW
VPH_OK_THR_TST RESET_VALUE 0x00
	VPH_OK_THR BIT[1:0]

COMPARATOR_OVRIDE_1 ADDRESS 0x00EB RW
COMPARATOR_OVRIDE_1 RESET_VALUE 0x00
	ICHG_END_CMP_OVRD BIT[7:6]
	BUCK_TEMP2HI_CMP_OVRD BIT[5:4]
	BUCK_IUSB_LOOP_CMP_OVRD BIT[3:2]
	BUCK_IBAT_LOOP_CMP_OVRD BIT[1:0]

COMPARATOR_OVRIDE_2 ADDRESS 0x00EC RW
COMPARATOR_OVRIDE_2 RESET_VALUE 0x00
	VREG_OV_CMP_OVRD BIT[7:6]
	BUCK_VIN_LOOP_CMP_OVRD BIT[5:4]
	BUCK_VDD_LOOP_CMP_OVRD BIT[3:2]
	BUCK_VREG_OK_CMP_OVRD BIT[1:0]

COMPARATOR_OVRIDE_3 ADDRESS 0x00ED RW
COMPARATOR_OVRIDE_3 RESET_VALUE 0x00
	IOVP_LO_CMP_OVRD BIT[5:4]
	ICHG_END_VCP_CMP_OVRD BIT[3:2]
	VPH_OK_CMP_OVRD BIT[1:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.SMBCL_BAT_IF_BASE (level 1)
----------------------------------------------------------------------------------------
SMBCL_BAT_IF_BASE BASE 0x00001200 smbcl_bat_ifaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SMBCL_BAT_IF_BASE.SMBCL_BAT_IF (level 2)
----------------------------------------------------------------------------------------
smbcl_bat_if MODULE OFFSET=SMBCL_BAT_IF_BASE+0x00000000 MAX=SMBCL_BAT_IF_BASE+0x000000FF APRE=SMBCL_BAT_IF_ SPRE=SMBCL_BAT_IF_ BPRE=SMBCL_BAT_IF_ ABPRE=SMBCL_BAT_IF_ FPRE=SMBCL_BAT_IF_

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x43
	SUBTYPE BIT[7:0]

BAT_PRES_STATUS ADDRESS 0x0008 R
BAT_PRES_STATUS RESET_VALUE 0xXX
	BAT_PRES BIT[7]
	BAT_REMOVED_OFFMODE BIT[6]
	BAT_THM_PRES BIT[1]
	BAT_ID_PRES BIT[0]

BAT_TEMP_STATUS ADDRESS 0x0009 R
BAT_TEMP_STATUS RESET_VALUE 0xX0
	BAT_TEMP BIT[7:6]

VREF_BAT_THM_STATUS ADDRESS 0x000A R
VREF_BAT_THM_STATUS RESET_VALUE 0xX0
	VREF_BAT_THM_ON BIT[7]
	SOURCE_AVDD BIT[5]
	SOURCE_VADC BIT[4]

BAT_FET_STATUS ADDRESS 0x000B R
BAT_FET_STATUS RESET_VALUE 0xXX
	BAT_FET_ON BIT[7]
	BAT_FET_CP_MODE BIT[1:0]

VCP_STATUS ADDRESS 0x000C R
VCP_STATUS RESET_VALUE 0xX0
	VCP_ON BIT[7]
	VCP_DET_COMP BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
	VCP_ON_RT_STS BIT[3]
	BAT_FET_ON_RT_STS BIT[2]
	BAT_TEMP_OK_RT_STS BIT[1]
	BAT_PRES_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VCP_ON_SET_TYPE BIT[3]
	BAT_FET_ON_SET_TYPE BIT[2]
	BAT_TEMP_OK_SET_TYPE BIT[1]
	BAT_PRES_SET_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VCP_ON_POLARITY_HIGH BIT[3]
	BAT_FET_ON_POLARITY_HIGH BIT[2]
	BAT_TEMP_OK_POLARITY_HIGH BIT[1]
	BAT_PRES_POLARITY_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VCP_ON_POLARITY_LOW BIT[3]
	BAT_FET_ON_POLARITY_LOW BIT[2]
	BAT_TEMP_OK_POLARITY_LOW BIT[1]
	BAT_PRES_POLARITY_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VCP_ON_LATCHED_CLR BIT[3]
	BAT_FET_ON_LATCHED_CLR BIT[2]
	BAT_TEMP_OK_LATCHED_CLR BIT[1]
	BAT_PRES_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VCP_ON_EN_SET BIT[3]
	BAT_FET_ON_EN_SET BIT[2]
	BAT_TEMP_OK_EN_SET BIT[1]
	BAT_PRES_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VCP_ON_EN_CLR BIT[3]
	BAT_FET_ON_EN_CLR BIT[2]
	BAT_TEMP_OK_EN_CLR BIT[1]
	BAT_PRES_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VCP_ON_LATCHED_STS BIT[3]
	BAT_FET_ON_LATCHED_STS BIT[2]
	BAT_TEMP_OK_LATCHED_STS BIT[1]
	BAT_PRES_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VCP_ON_PENDING_STS BIT[3]
	BAT_FET_ON_PENDING_STS BIT[2]
	BAT_TEMP_OK_PENDING_STS BIT[1]
	BAT_PRES_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VCP ADDRESS 0x0047 RW
VCP RESET_VALUE 0x01
	EN BIT[0]

BPD_CTRL ADDRESS 0x0048 RW
BPD_CTRL RESET_VALUE 0x0A
	BPD_OFFMODE_EN BIT[3]
	BATID_BATTHM_B_SEL BIT[2]
	BAT_THM_EN BIT[1]
	BAT_ID_EN BIT[0]

BTC_CTRL ADDRESS 0x0049 RW
BTC_CTRL RESET_VALUE 0x81
	BAT_TEMP_COMP_EN BIT[7]
	BAT_TEMP_COLD_THD BIT[1]
	BAT_TEMP_HOT_THD BIT[0]

VREF_BAT_THM_CTRL ADDRESS 0x004A RW
VREF_BAT_THM_CTRL RESET_VALUE 0x80
	EN BIT[7:6]

VBAT_DISCHG ADDRESS 0x004E RW
VBAT_DISCHG RESET_VALUE 0x00
	EN BIT[7]

BAT_REMOVED_OFFMODE ADDRESS 0x004F W
BAT_REMOVED_OFFMODE RESET_VALUE 0x00
	CLR BIT[6]

BATFET_CTRL1 ADDRESS 0x0090 RW
BATFET_CTRL1 RESET_VALUE 0xF2
	CNST_RDS_EN BIT[7]
	INTEG_COMP_EN BIT[6]
	RDS_BIAS_CTRL BIT[5:4]
	CP_BIAS BIT[1:0]

BATFET_CTRL2 ADDRESS 0x0091 RW
BATFET_CTRL2 RESET_VALUE 0xA0
	TEMP_COMP_EN BIT[7]
	TEMP_CTRL BIT[5:4]

BATFET_CTRL3 ADDRESS 0x0092 RW
BATFET_CTRL3 RESET_VALUE 0x23
	BF_PDRV BIT[5]
	VG_DISCHG_LNG_DLY BIT[4]
	CP_VGS_SEL BIT[1:0]

BFCP_CLK_CTRL1 ADDRESS 0x0094 RW
BFCP_CLK_CTRL1 RESET_VALUE 0x81
	HP_CLK_SEL BIT[7]
	HP_CP_CTRL BIT[5:4]
	NP_CLK_SEL BIT[3]
	NP_CP_CTRL BIT[1:0]

BFCP_CLK_CTRL2 ADDRESS 0x0095 RW
BFCP_CLK_CTRL2 RESET_VALUE 0x00
	LP_CLK_SEL BIT[7]
	INTEG_CLK_CTRL BIT[1:0]

NFC_OFFMODE ADDRESS 0x0096 RW
NFC_OFFMODE RESET_VALUE 0x00
	EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

PERPH_RESET_CTL5 ADDRESS 0x00DC RW
PERPH_RESET_CTL5 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL6 ADDRESS 0x00DD RW
PERPH_RESET_CTL6 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

BAT_IF_SPARE ADDRESS 0x00DF RW
BAT_IF_SPARE RESET_VALUE 0x00
	RFU BIT[7:0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	VCP_ON_INT_VAL BIT[3]
	BAT_FET_ON_INT_VAL BIT[2]
	BAT_TEMP_OK_INT_VAL BIT[1]
	BATT_PRES_INT_VAL BIT[0]

BAT_IF_TEST2 ADDRESS 0x00E3 RW
BAT_IF_TEST2 RESET_VALUE 0x00
	FORCE_BAT_FET BIT[7:6]
	FORCE_PW_EN BIT[5:4]
	FORCE_CP_PM BIT[3:2]
	FORCE_CP_EN BIT[1:0]

BAT_IF_TEST3 ADDRESS 0x00E4 RW
BAT_IF_TEST3 RESET_VALUE 0x0A
	FORCE_VCP_EN BIT[7:6]
	FORCE_VCP_DET BIT[5:4]
	VCP_DET_EN_MASK BIT[3]
	VPH_PWR_OK_FORCE BIT[2]
	BMS_SIGN_VCP_TERM_EN BIT[1]

BF_TRIM_NUM ADDRESS 0x00F0 R
BF_TRIM_NUM RESET_VALUE 0x01
	TRIM_NUM BIT[7:0]

TRIM_CNST_RDS ADDRESS 0x00F1 RW
TRIM_CNST_RDS RESET_VALUE 0x03
	CNST_RDS_TRIM BIT[7:3]
	SEG_CTRL_TRIM BIT[2:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.SMBCL_USB_CHGPTH_BASE (level 1)
----------------------------------------------------------------------------------------
SMBCL_USB_CHGPTH_BASE BASE 0x00001300 smbcl_usb_chgpthaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SMBCL_USB_CHGPTH_BASE.SMBCL_USB_CHGPTH (level 2)
----------------------------------------------------------------------------------------
smbcl_usb_chgpth MODULE OFFSET=SMBCL_USB_CHGPTH_BASE+0x00000000 MAX=SMBCL_USB_CHGPTH_BASE+0x000000FF APRE=SMBCL_USB_CHGPTH_ SPRE=SMBCL_USB_CHGPTH_ BPRE=SMBCL_USB_CHGPTH_ ABPRE=SMBCL_USB_CHGPTH_ FPRE=SMBCL_USB_CHGPTH_

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x44
	SUBTYPE BIT[7:0]

PWR_PTH_STS ADDRESS 0x0008 R
PWR_PTH_STS RESET_VALUE 0x0X
	POWER_PATH BIT[1:0]

USB_CHG_PTH_STS ADDRESS 0x0009 R
USB_CHG_PTH_STS RESET_VALUE 0xXX
	USB_VALID BIT[7:6]
	USB_COARSE_DET BIT[4]
	OTG_OVP_FET_ON BIT[2]
	TOP_OVP_FET_ON BIT[1]
	BOTTOM_B2B_FETS_ON BIT[0]

CHG_GONE_INT ADDRESS 0x000A R
CHG_GONE_INT RESET_VALUE 0x0X
	STS BIT[0]

AICL_STS ADDRESS 0x000C R
AICL_STS RESET_VALUE 0xXX
	AICL_FSM BIT[6:4]
	I_AUTO_EQ_I_TGT BIT[3]
	I_TGT_EQ_I_MAX BIT[2]
	T_DLY_IDLE_EXP BIT[1]
	VCHG_UV BIT[0]

AICL_I_AUTO ADDRESS 0x000D R
AICL_I_AUTO RESET_VALUE 0xXX
	STS BIT[4:0]

AICL_I_TGT ADDRESS 0x000E R
AICL_I_TGT RESET_VALUE 0xXX
	STS BIT[4:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	USB_OCP_RT_STS BIT[3]
	CHG_GONE_RT_STS BIT[2]
	USBIN_VALID_RT_STS BIT[1]
	COARSE_DET_USB_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	USB_OCP_TYPE BIT[3]
	CHG_GONE_TYPE BIT[2]
	USBIN_VALID_TYPE BIT[1]
	COARSE_DET_USB_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	USB_OCP_HIGH BIT[3]
	CHG_GONE_HIGH BIT[2]
	USBIN_VALID_HIGH BIT[1]
	COARSE_DET_USB_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	USB_OCP_LOW BIT[3]
	CHG_GONE_LOW BIT[2]
	USBIN_VALID_LOW BIT[1]
	COARSE_DET_USB_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	USB_OCP_CLR BIT[3]
	CHG_GONE_LATCHED_CLR BIT[2]
	USBIN_VALID_LATCHED_CLR BIT[1]
	COARSE_DET_USB_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	USB_OCP_EN_SET BIT[3]
	CHG_GONE_EN_SET BIT[2]
	USBIN_VALID_EN_SET BIT[1]
	COARSE_DET_USB_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	USB_OCP_EN_CLR BIT[3]
	CHG_GONE_EN_CLR BIT[2]
	USBIN_VALID_EN_CLR BIT[1]
	COARSE_DET_USB_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	USB_OCP_LATCHED_STS BIT[3]
	CHG_GONE_LATCHED_STS BIT[2]
	USBIN_VALID_LATCHED_STS BIT[1]
	COARSE_DET_USB_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	USB_OCP_STS BIT[3]
	CHG_GONE_STS BIT[2]
	USBIN_VALID_STS BIT[1]
	COARSE_DET_USB_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

CHG_PTH_CTL ADDRESS 0x0040 RW
CHG_PTH_CTL RESET_VALUE 0x80
	CHG_PTH_PRIORITY_SEL BIT[7]
	CHG_PTH_SWITCH_TIME BIT[1:0]

USB_OVP_CTL ADDRESS 0x0042 RW
USB_OVP_CTL RESET_VALUE 0x21
	USB_OVP_THR BIT[6:4]
	USB_UVD_THR BIT[3:2]
	USB_VALID_DEB BIT[1:0]

IUSB_MAX_EN ADDRESS 0x0043 RW
IUSB_MAX_EN RESET_VALUE 0x80
	EN BIT[7]

IUSB_MAX ADDRESS 0x0044 RW
IUSB_MAX RESET_VALUE 0x00
	IUSB_MAX BIT[4:0]

USB_SUSP ADDRESS 0x0047 RW
USB_SUSP RESET_VALUE 0x00
	USB_SUSPEND BIT[0]

USB_OTG_CTL ADDRESS 0x0048 RW
USB_OTG_CTL RESET_VALUE 0x00
	USB_OTG_EN BIT[0]

ENUM_TIMER_STOP ADDRESS 0x004E RW
ENUM_TIMER_STOP RESET_VALUE 0x00
	STOP BIT[0]

ENUM_TIMER ADDRESS 0x004F RW
ENUM_TIMER RESET_VALUE 0x03
	SEL BIT[1:0]

USB_OVP_FORCE ADDRESS 0x0050 RW
USB_OVP_FORCE RESET_VALUE 0x00
	USB_OVP_FORCE BIT[1:0]

FLCB_IUSB_MAX_LIM ADDRESS 0x0051 RW
FLCB_IUSB_MAX_LIM RESET_VALUE 0x80
	EN BIT[7]

OCP_THR ADDRESS 0x0052 RW
OCP_THR RESET_VALUE 0x00
	SEL BIT[1:0]

OCP_CLR ADDRESS 0x0053 W
OCP_CLR RESET_VALUE 0x00
	PULSE BIT[7]

OCP_SW ADDRESS 0x0054 RW
OCP_SW RESET_VALUE 0x00
	CTRL BIT[7]

AICL_CTL ADDRESS 0x0060 RW
AICL_CTL RESET_VALUE 0x00
	AICL_EN BIT[7]

AICL_DLY ADDRESS 0x0061 RW
AICL_DLY RESET_VALUE 0x03
	T_DLY_IDLE BIT[1:0]

AICL_DEB ADDRESS 0x0062 RW
AICL_DEB RESET_VALUE 0x22
	VCHG_UV_RISING_DEB BIT[5:4]
	VCHG_UV_FALLING_DEB BIT[1:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

PERPH_RESET_CTL5 ADDRESS 0x00DC RW
PERPH_RESET_CTL5 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL6 ADDRESS 0x00DD RW
PERPH_RESET_CTL6 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.SMBCL_MISC_BASE (level 1)
----------------------------------------------------------------------------------------
SMBCL_MISC_BASE BASE 0x00001600 smbcl_miscaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SMBCL_MISC_BASE.SMBCL_MISC (level 2)
----------------------------------------------------------------------------------------
smbcl_misc MODULE OFFSET=SMBCL_MISC_BASE+0x00000000 MAX=SMBCL_MISC_BASE+0x000000FF APRE=SMBCL_MISC_ SPRE=SMBCL_MISC_ BPRE=SMBCL_MISC_ ABPRE=SMBCL_MISC_ FPRE=SMBCL_MISC_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x47
	SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	TFTWDOG_INT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	TFTWDOG_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	TFTWDOG_INT_POLARITY_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	TFTWDOG_INT_POLARITY_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	TFTWDOG_INT_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	TFTWDOG_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	TFTWDOG_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	TFTWDOG_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	TFTWDOG_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	TFTWDOG_INT_PRIORITY BIT[0]

LOW_POWER_MODE ADDRESS 0x0040 RW
LOW_POWER_MODE RESET_VALUE 0x00
	EN BIT[0]

BOOT ADDRESS 0x0041 RW
BOOT RESET_VALUE 0x03
	BOOT_TIMER_EN BIT[7]
	ADAPTIVE_BOOT_DIS BIT[3]
	ADAPTIVE_BOOT_TYPE BIT[2]
	BOOT_TIMER BIT[1:0]

BOOT_DONE ADDRESS 0x0042 RW
BOOT_DONE RESET_VALUE 0x00
	DONE BIT[7]

VBAT_BOOT_THRES ADDRESS 0x0043 R
VBAT_BOOT_THRES RESET_VALUE 0x00
	STS BIT[3:0]

TFT_WDOG ADDRESS 0x0044 W
TFT_WDOG RESET_VALUE 0x00
	PET BIT[0]

TFT ADDRESS 0x0045 RW
TFT RESET_VALUE 0x0F
	WDOG_EN BIT[7]
	WDOG_DLY BIT[3:2]
	WDOG_TIME BIT[1:0]

TFT_MODE_TYPE ADDRESS 0x0046 RW
TFT_MODE_TYPE RESET_VALUE 0x00
	SEL BIT[6]

TFT_MODE ADDRESS 0x0047 W
TFT_MODE RESET_VALUE 0x00
	CMD BIT[4]

VPH_DISCHG_LD ADDRESS 0x0048 RW
VPH_DISCHG_LD RESET_VALUE 0x03
	EN_TFT_MODE BIT[7]
	EN_NORMAL_PWROFF BIT[5]
	TIME_SEL BIT[2:0]

RAW_XVDD_RB_SCRATCH ADDRESS 0x00CD RW
RAW_XVDD_RB_SCRATCH RESET_VALUE 0x00
	REG BIT[7:0]

RAW_DVDD_RB_SCRATCH ADDRESS 0x00CE RW
RAW_DVDD_RB_SCRATCH RESET_VALUE 0x00
	REG BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

SMBB_MISC_SPARE ADDRESS 0x00D7 RW
SMBB_MISC_SPARE RESET_VALUE 0x00
	RFU BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

PERPH_RESET_CTL5 ADDRESS 0x00DC RW
PERPH_RESET_CTL5 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL6 ADDRESS 0x00DD RW
PERPH_RESET_CTL6 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

PERPH_RESET_CTL7 ADDRESS 0x00DE RW
PERPH_RESET_CTL7 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL8 ADDRESS 0x00DF RW
PERPH_RESET_CTL8 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	TFTWDOG_INT_VAL BIT[0]

CLOCK_TEST_SLEEP ADDRESS 0x00E2 RW
CLOCK_TEST_SLEEP RESET_VALUE 0x00
	LPM_GLOBAL_TIMESCALE_EN BIT[3]
	CLK_MODE BIT[2]
	REQ_19P2M BIT[1]
	REQ_32K BIT[0]

VPH_DISCHG_LD_TST ADDRESS 0x00E4 RW
VPH_DISCHG_LD_TST RESET_VALUE 0x00
	FORCE_ON BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.SMBCL_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
SMBCL_FREQ_BASE BASE 0x00001700 smbcl_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SMBCL_FREQ_BASE.SMBCL_FREQ (level 2)
----------------------------------------------------------------------------------------
smbcl_freq MODULE OFFSET=SMBCL_FREQ_BASE+0x00000000 MAX=SMBCL_FREQ_BASE+0x000000FF APRE=SMBCL_FREQ_ SPRE=SMBCL_FREQ_ BPRE=SMBCL_FREQ_ ABPRE=SMBCL_FREQ_ FPRE=SMBCL_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
	FOLLOW_CLK_SX_REQ BIT[0]

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x02
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.BUA_BASE (level 1)
----------------------------------------------------------------------------------------
BUA_BASE BASE 0x00001C00 buaaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.BUA_BASE.BUA (level 2)
----------------------------------------------------------------------------------------
bua MODULE OFFSET=BUA_BASE+0x00000000 MAX=BUA_BASE+0x000000FF APRE=BUA_ SPRE=BUA_ BPRE=BUA_ ABPRE=BUA_ FPRE=BUA_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1E
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
	BUA_OK BIT[7]
	BATT_GONE_DETECTED BIT[6]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	UICC4_ALARM_DETECTED BIT[3]
	UICC3_ALARM_DETECTED BIT[2]
	UICC2_ALARM_DETECTED BIT[1]
	UICC1_ALARM_DETECTED BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
	UICC4_ALARM_STS BIT[4]
	UICC3_ALARM_STS BIT[3]
	UICC2_ALARM_STS BIT[2]
	UICC1_ALARM_STS BIT[1]
	BATT_ALARM_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	UICC4_ALARM_TYPE BIT[4]
	UICC3_ALARM_TYPE BIT[3]
	UICC2_ALARM_TYPE BIT[2]
	UICC1_ALARM_TYPE BIT[1]
	BATT_ALARM_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	UICC4_ALARM_HIGH BIT[4]
	UICC3_ALARM_HIGH BIT[3]
	UICC2_ALARM_HIGH BIT[2]
	UICC1_ALARM_HIGH BIT[1]
	BATT_ALARM_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	UICC4_ALARM_LOW BIT[4]
	UICC3_ALARM_LOW BIT[3]
	UICC2_ALARM_LOW BIT[2]
	UICC1_ALARM_LOW BIT[1]
	BATT_ALARM_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	UICC4_ALARM_LATCHED_CLR BIT[4]
	UICC3_ALARM_LATCHED_CLR BIT[3]
	UICC2_ALARM_LATCHED_CLR BIT[2]
	UICC1_ALARM_LATCHED_CLR BIT[1]
	BATT_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	UICC4_ALARM_EN_SET BIT[4]
	UICC3_ALARM_EN_SET BIT[3]
	UICC2_ALARM_EN_SET BIT[2]
	UICC1_ALARM_EN_SET BIT[1]
	BATT_ALARM_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	UICC4_ALARM_EN_CLR BIT[4]
	UICC3_ALARM_EN_CLR BIT[3]
	UICC2_ALARM_EN_CLR BIT[2]
	UICC1_ALARM_EN_CLR BIT[1]
	BATT_ALARM_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	UICC4_ALARM_LATCHED_STS BIT[4]
	UICC3_ALARM_LATCHED_STS BIT[3]
	UICC2_ALARM_LATCHED_STS BIT[2]
	UICC1_ALARM_LATCHED_STS BIT[1]
	BATT_ALARM_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	UICC4_ALARM_PENDING_STS BIT[4]
	UICC3_ALARM_PENDING_STS BIT[3]
	UICC2_ALARM_PENDING_STS BIT[2]
	UICC1_ALARM_PENDING_STS BIT[1]
	BATT_ALARMPENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

BUA_CTL1 ADDRESS 0x0040 RW
BUA_CTL1 RESET_VALUE 0x16
	BATT_RMV_DEB BIT[6:4]
	LDO_SHUTDOWN_DELAY BIT[2:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	BUA_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	UICC4_ALARM_TEST_VAL BIT[4]
	UICC3_ALARM_TEST_VAL BIT[3]
	UICC2_ALARM_TEST_VAL BIT[2]
	UICC1_ALARM_TEST_VAL BIT[1]
	BATT_ALARM_TEST_VAL BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.TEMP_ALARM_BASE (level 1)
----------------------------------------------------------------------------------------
TEMP_ALARM_BASE BASE 0x00002400 temp_alarmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.TEMP_ALARM_BASE.TEMP_ALARM (level 2)
----------------------------------------------------------------------------------------
temp_alarm MODULE OFFSET=TEMP_ALARM_BASE+0x00000000 MAX=TEMP_ALARM_BASE+0x000000FF APRE=TEMP_ALARM_ SPRE=TEMP_ALARM_ BPRE=TEMP_ALARM_ ABPRE=TEMP_ALARM_ FPRE=TEMP_ALARM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	TEMP_ALARM_OK BIT[7]
	ST3_SHUTDOWN_STS BIT[3]
	ST2_SHUTDOWN_STS BIT[2]
	TEMP_ALARM_FSM_STATE BIT[1:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	TEMP_ALARM_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	TEMP_ALARM_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	TEMP_ALARM_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	TEMP_ALARM_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	TEMP_ALARM_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	TEMP_ALARM_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	TEMP_ALARM_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

SHUTDOWN_CTL1 ADDRESS 0x0040 RW
SHUTDOWN_CTL1 RESET_VALUE 0x01
	OVRD_ST3_EN BIT[7]
	OVRD_ST2_EN BIT[6]
	TEMP_THRESH_CNTRL BIT[1:0]

SHUTDOWN_CTL2 ADDRESS 0x0042 W
SHUTDOWN_CTL2 RESET_VALUE 0x00
	ST3_SHUTDOWN_CLR BIT[7]
	ST2_SHUTDOWN_CLR BIT[6]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x01
	TEMP_ALARM_EN BIT[7]
	FOLLOW_TEMP_ALARM_HW_EN BIT[0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.COIN_BASE (level 1)
----------------------------------------------------------------------------------------
COIN_BASE BASE 0x00002800 coinaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.COIN_BASE.COIN (level 2)
----------------------------------------------------------------------------------------
coin MODULE OFFSET=COIN_BASE+0x00000000 MAX=COIN_BASE+0x000000FF APRE=COIN_ SPRE=COIN_ BPRE=COIN_ ABPRE=COIN_ FPRE=COIN_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x20
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	COINCELL_OK BIT[7]

COIN_CHG_RSET ADDRESS 0x0044 RW
COIN_CHG_RSET RESET_VALUE 0x00
	COIN_CHG_RSET BIT[1:0]

COIN_CHG_VSET ADDRESS 0x0045 RW
COIN_CHG_VSET RESET_VALUE 0x00
	COIN_CHG_VSET BIT[1:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	COINCELL_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x02
	FOLLOW_SHUTDOWN1_RB BIT[1]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

TEST_CTRL ADDRESS 0x00E0 RW
TEST_CTRL RESET_VALUE 0x00
	TEST_VCOIN BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.MBG1_BASE (level 1)
----------------------------------------------------------------------------------------
MBG1_BASE BASE 0x00002C00 mbg1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.MBG1_BASE.MBG1 (level 2)
----------------------------------------------------------------------------------------
mbg1 MODULE OFFSET=MBG1_BASE+0x00000000 MAX=MBG1_BASE+0x000000FF APRE=MBG1_ SPRE=MBG1_ BPRE=MBG1_ ABPRE=MBG1_ FPRE=MBG1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0E
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MBG_OK BIT[7]
	NPM_TRUE BIT[1]

MODE_CTRL ADDRESS 0x0044 RW
MODE_CTRL RESET_VALUE 0x91
	FORCE_NPM BIT[7]
	NPM_FOLLOW_SLEEPB BIT[4]
	FORCE_FASTVBG BIT[3]
	FORCE_MBGCC_EN BIT[2]
	FORCE_IPTAT_EN BIT[1]
	FORCE_IREF_EN BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	MBG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.VADC1_LC_USR_BASE (level 1)
----------------------------------------------------------------------------------------
VADC1_LC_USR_BASE BASE 0x00003100 vadc1_lc_usraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.VADC1_LC_USR_BASE.VADC1_LC_USR (level 2)
----------------------------------------------------------------------------------------
vadc1_lc_usr MODULE OFFSET=VADC1_LC_USR_BASE+0x00000000 MAX=VADC1_LC_USR_BASE+0x000000FF APRE=VADC1_LC_USR_ SPRE=VADC1_LC_USR_ BPRE=VADC1_LC_USR_ ABPRE=VADC1_LC_USR_ FPRE=VADC1_LC_USR_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VREF_XO_THM_FORCE BIT[2]
	AMUX_TRIM_EN BIT[1]
	ADC_TRIM_EN BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
	ADC_CH_SEL BIT[7:0]
		MUX1_USBIN VALUE 0x00
		MUX2_DCIN VALUE 0x01
		MUX3_VCHG_SNS VALUE 0x02
		MUX4_SPARE1_X03 VALUE 0x03
		MUX5_SPARE2_X03 VALUE 0x04
		MUX6_VCOIN VALUE 0x05
		MUX7_VBAT_SNS VALUE 0x06
		MUX8_VSYS VALUE 0x07
		MUX9_DIE_TEMP VALUE 0x08
		MUX10_0P625VREF VALUE 0x09
		MUX11_1P25VREF VALUE 0x0A
		MUX12_CHG_TEMP VALUE 0x0B
		MUX13_SPARE1 VALUE 0x0C
		MUX14_SPARE2 VALUE 0x0D
		MUX15_GND_REF VALUE 0x0E
		MUX16_VDD_VADC VALUE 0x0F
		P_MUX1_DIV1_MPP1 VALUE 0x10
		P_MUX2_DIV1_MPP2 VALUE 0x11
		P_MUX3_DIV1_MPP3 VALUE 0x12
		P_MUX4_DIV1_MPP4 VALUE 0x13
		P_MUX5_DIV1_MPP5 VALUE 0x14
		P_MUX6_DIV1_MPP6 VALUE 0x15
		P_MUX7_DIV1_MPP7 VALUE 0x16
		P_MUX8_DIV1_MPP8 VALUE 0x17
		P_MUX9_DIV1_ATEST1 VALUE 0x18
		P_MUX10_DIV1_ATEST2 VALUE 0x19
		P_MUX11_DIV1_ATEST3 VALUE 0x1A
		P_MUX12_DIV1_ATEST4 VALUE 0x1B
		P_MUX13_DIV1_ATEST5 VALUE 0x1C
		P_MUX14_DIV1_ATEST6 VALUE 0x1D
		P_MUX15_DIV1_ATEST7 VALUE 0x1E
		P_MUX16_DIV1_ATEST8 VALUE 0x1F
		P_MUX1_DIV3_MPP1 VALUE 0x20
		P_MUX2_DIV3_MPP2 VALUE 0x21
		P_MUX3_DIV3_MPP3 VALUE 0x22
		P_MUX4_DIV3_MPP4 VALUE 0x23
		P_MUX5_DIV3_MPP5 VALUE 0x24
		P_MUX6_DIV3_MPP6 VALUE 0x25
		P_MUX7_DIV3_MPP7 VALUE 0x26
		P_MUX8_DIV3_MPP8 VALUE 0x27
		P_MUX9_DIV3_ATEST1 VALUE 0x28
		P_MUX10_DIV3_ATEST2 VALUE 0x29
		P_MUX11_DIV3_ATEST3 VALUE 0x2A
		P_MUX12_DIV3_ATEST4 VALUE 0x2B
		P_MUX13_DIV3_ATEST5 VALUE 0x2C
		P_MUX14_DIV3_ATEST6 VALUE 0x2D
		P_MUX15_DIV3_ATEST7 VALUE 0x2E
		P_MUX16_DIV3_ATEST8 VALUE 0x2F
		LR_MUX_1_BAT_THERM VALUE 0x30
		LR_MUX_2_BAT_ID VALUE 0x31
		LR_MUX_3_XO_THERM VALUE 0x32
		LR_MUX_4_AMUX_THM1 VALUE 0x33
		LR_MUX_5_AMUX_THM2 VALUE 0x34
		LR_MUX_6_AMUX_THM3 VALUE 0x35
		LR_MUX_7_HW_ID VALUE 0x36
		LR_MUX_8_AMUX_THM4 VALUE 0x37
		LR_MUX_9_AMUX_THM5 VALUE 0x38
		LR_MUX_10_USB_ID VALUE 0x39
		AMUX_PU1 VALUE 0x3A
		AMUX_PU2 VALUE 0x3B
		LR_MUX_3_BUF_XO_THERM_BUF VALUE 0x3C
		LR_MUX_1_PU1_BAT_THERM VALUE 0x70
		LR_MUX_2_PU1_BAT_ID VALUE 0x71
		LR_MUX_3_PU1_XO_THERM VALUE 0x72
		LR_MUX_4_PU1_AMUX_THM1 VALUE 0x73
		LR_MUX_5_PU1_AMUX_THM2 VALUE 0x74
		LR_MUX_6_PU1_AMUX_THM3 VALUE 0x75
		LR_MUX_7_PU1_HW_ID VALUE 0x76
		LR_MUX_8_PU1_AMUX_THM4 VALUE 0x77
		LR_MUX_9_PU1_AMUX_THM5 VALUE 0x78
		LR_MUX_10_PU1_USB_ID VALUE 0x79
		LR_MUX_3_BUF_PU1_XO_THERM_BUF VALUE 0x7C
		LR_MUX_1_PU2_BAT_THERM VALUE 0xB0
		LR_MUX_2_PU2_BAT_ID VALUE 0xB1
		LR_MUX_3_PU2_XO_THERM VALUE 0xB2
		LR_MUX_4_PU2_AMUX_THM1 VALUE 0xB3
		LR_MUX_5_PU2_AMUX_THM2 VALUE 0xB4
		LR_MUX_6_PU2_AMUX_THM3 VALUE 0xB5
		LR_MUX_7_PU2_HW_ID VALUE 0xB6
		LR_MUX_8_PU2_AMUX_THM4 VALUE 0xB7
		LR_MUX_9_PU2_AMUX_THM5 VALUE 0xB8
		LR_MUX_10_PU2_USB_ID VALUE 0xB9
		LR_MUX_3_BUF_PU2_XO_THERM_BUF VALUE 0xBC
		LR_MUX_1_PU1_AND_2_BAT_THERM VALUE 0xF0
		LR_MUX_2_PU1_AND_2_BAT_ID VALUE 0xF1
		LR_MUX_3_PU1_AND_2_XO_THERM VALUE 0xF2
		LR_MUX_4_PU1_AND_2_AMUX_THM1 VALUE 0xF3
		LR_MUX_5_PU1_AND_2_AMUX_THM2 VALUE 0xF4
		LR_MUX_6_PU1_AND_2_AMUX_THM3 VALUE 0xF5
		LR_MUX_7_PU1_AND_2_HW_ID VALUE 0xF6
		LR_MUX_8_PU1_AND_2_AMUX_THM4 VALUE 0xF7
		LR_MUX_9_PU1_AND_2_AMUX_THM5 VALUE 0xF8
		LR_MUX_10_PU1_AND_2_USB_ID VALUE 0xF9
		LR_MUX_3_BUF_PU1_AND_2_XO_THERM_BUF VALUE 0xFC
		ALL_OFF VALUE 0xFF

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
		DECI_512 VALUE 0x0
		DECI_1K VALUE 0x1
		DECI_2K VALUE 0x2
		DECI_4K VALUE 0x3
	CLK_SEL BIT[1:0]
		CLK_SEL_2P4MHZ VALUE 0x0
		CLK_SEL_4P8MHZ VALUE 0x1
		CLK_SEL_9P6MHZ VALUE 0x2
		CLK_SEL_19P2MHZ VALUE 0x3

HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
		SEQ_HOLD_25US VALUE 0x0
		SEQ_HOLD_50US VALUE 0x1
		SEQ_HOLD_75US VALUE 0x2
		SEQ_HOLD_100US VALUE 0x3
		SEQ_HOLD_125US VALUE 0x4
		SEQ_HOLD_150US VALUE 0x5
		SEQ_HOLD_175US VALUE 0x6
		SEQ_HOLD_200US VALUE 0x7
		SEQ_HOLD_225US VALUE 0x8
		SEQ_HOLD_250US VALUE 0x9
		SEQ_HOLD_275US VALUE 0xA
		SEQ_HOLD_300US VALUE 0xB
		SEQ_HOLD_325US VALUE 0xC
		SEQ_HOLD_350US VALUE 0xD
		SEQ_HOLD_375US VALUE 0xE
		SEQ_HOLD_400US VALUE 0xF
	CONV_SEQ_TIMEOUT BIT[3:0]
		SEQ_TIMEOUT_0MS VALUE 0x0
		SEQ_TIMEOUT_1MS VALUE 0x1
		SEQ_TIMEOUT_2MS VALUE 0x2
		SEQ_TIMEOUT_3MS VALUE 0x3
		SEQ_TIMEOUT_4MS VALUE 0x4
		SEQ_TIMEOUT_5MS VALUE 0x5
		SEQ_TIMEOUT_6MS VALUE 0x6
		SEQ_TIMEOUT_7MS VALUE 0x7
		SEQ_TIMEOUT_8MS VALUE 0x8
		SEQ_TIMEOUT_9MS VALUE 0x9
		SEQ_TIMEOUT_10MS VALUE 0xA
		SEQ_TIMEOUT_11MS VALUE 0xB
		SEQ_TIMEOUT_12MS VALUE 0xC
		SEQ_TIMEOUT_13MS VALUE 0xD
		SEQ_TIMEOUT_14MS VALUE 0xE
		SEQ_TIMEOUT_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME BIT[3:0]
		MEAS_INTERVAL_0MS VALUE 0x0
		MEAS_INTERVAL_1P0MS VALUE 0x1
		MEAS_INTERVAL_2P0MS VALUE 0x2
		MEAS_INTERVAL_3P9MS VALUE 0x3
		MEAS_INTERVAL_7P8MS VALUE 0x4
		MEAS_INTERVAL_15P6MS VALUE 0x5
		MEAS_INTERVAL_31P3MS VALUE 0x6
		MEAS_INTERVAL_62P5MS VALUE 0x7
		MEAS_INTERVAL_125MS VALUE 0x8
		MEAS_INTERVAL_250MS VALUE 0x9
		MEAS_INTERVAL_500MS VALUE 0xA
		MEAS_INTERVAL_1S VALUE 0xB
		MEAS_INTERVAL_2S VALUE 0xC
		MEAS_INTERVAL_4S VALUE 0xD
		MEAS_INTERVAL_8S VALUE 0xE
		MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.VADC3_LC_MDM_BASE (level 1)
----------------------------------------------------------------------------------------
VADC3_LC_MDM_BASE BASE 0x00003200 vadc3_lc_mdmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.VADC3_LC_MDM_BASE.VADC3_LC_MDM (level 2)
----------------------------------------------------------------------------------------
vadc3_lc_mdm MODULE OFFSET=VADC3_LC_MDM_BASE+0x00000000 MAX=VADC3_LC_MDM_BASE+0x000000FF APRE=VADC3_LC_MDM_ SPRE=VADC3_LC_MDM_ BPRE=VADC3_LC_MDM_ ABPRE=VADC3_LC_MDM_ FPRE=VADC3_LC_MDM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VREF_XO_THM_FORCE BIT[2]
	AMUX_TRIM_EN BIT[1]
	ADC_TRIM_EN BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
	ADC_CH_SEL BIT[7:0]
		MUX1_USBIN VALUE 0x00
		MUX2_DCIN VALUE 0x01
		MUX3_VCHG_SNS VALUE 0x02
		MUX4_SPARE1_X03 VALUE 0x03
		MUX5_SPARE2_X03 VALUE 0x04
		MUX6_VCOIN VALUE 0x05
		MUX7_VBAT_SNS VALUE 0x06
		MUX8_VSYS VALUE 0x07
		MUX9_DIE_TEMP VALUE 0x08
		MUX10_0P625VREF VALUE 0x09
		MUX11_1P25VREF VALUE 0x0A
		MUX12_CHG_TEMP VALUE 0x0B
		MUX13_SPARE1 VALUE 0x0C
		MUX14_SPARE2 VALUE 0x0D
		MUX15_GND_REF VALUE 0x0E
		MUX16_VDD_VADC VALUE 0x0F
		P_MUX1_DIV1_MPP1 VALUE 0x10
		P_MUX2_DIV1_MPP2 VALUE 0x11
		P_MUX3_DIV1_MPP3 VALUE 0x12
		P_MUX4_DIV1_MPP4 VALUE 0x13
		P_MUX5_DIV1_MPP5 VALUE 0x14
		P_MUX6_DIV1_MPP6 VALUE 0x15
		P_MUX7_DIV1_MPP7 VALUE 0x16
		P_MUX8_DIV1_MPP8 VALUE 0x17
		P_MUX9_DIV1_ATEST1 VALUE 0x18
		P_MUX10_DIV1_ATEST2 VALUE 0x19
		P_MUX11_DIV1_ATEST3 VALUE 0x1A
		P_MUX12_DIV1_ATEST4 VALUE 0x1B
		P_MUX13_DIV1_ATEST5 VALUE 0x1C
		P_MUX14_DIV1_ATEST6 VALUE 0x1D
		P_MUX15_DIV1_ATEST7 VALUE 0x1E
		P_MUX16_DIV1_ATEST8 VALUE 0x1F
		P_MUX1_DIV3_MPP1 VALUE 0x20
		P_MUX2_DIV3_MPP2 VALUE 0x21
		P_MUX3_DIV3_MPP3 VALUE 0x22
		P_MUX4_DIV3_MPP4 VALUE 0x23
		P_MUX5_DIV3_MPP5 VALUE 0x24
		P_MUX6_DIV3_MPP6 VALUE 0x25
		P_MUX7_DIV3_MPP7 VALUE 0x26
		P_MUX8_DIV3_MPP8 VALUE 0x27
		P_MUX9_DIV3_ATEST1 VALUE 0x28
		P_MUX10_DIV3_ATEST2 VALUE 0x29
		P_MUX11_DIV3_ATEST3 VALUE 0x2A
		P_MUX12_DIV3_ATEST4 VALUE 0x2B
		P_MUX13_DIV3_ATEST5 VALUE 0x2C
		P_MUX14_DIV3_ATEST6 VALUE 0x2D
		P_MUX15_DIV3_ATEST7 VALUE 0x2E
		P_MUX16_DIV3_ATEST8 VALUE 0x2F
		LR_MUX_1_BAT_THERM VALUE 0x30
		LR_MUX_2_BAT_ID VALUE 0x31
		LR_MUX_3_XO_THERM VALUE 0x32
		LR_MUX_4_AMUX_THM1 VALUE 0x33
		LR_MUX_5_AMUX_THM2 VALUE 0x34
		LR_MUX_6_AMUX_THM3 VALUE 0x35
		LR_MUX_7_HW_ID VALUE 0x36
		LR_MUX_8_AMUX_THM4 VALUE 0x37
		LR_MUX_9_AMUX_THM5 VALUE 0x38
		LR_MUX_10_USB_ID VALUE 0x39
		AMUX_PU1 VALUE 0x3A
		AMUX_PU2 VALUE 0x3B
		LR_MUX_3_BUF_XO_THERM_BUF VALUE 0x3C
		LR_MUX_1_PU1_BAT_THERM VALUE 0x70
		LR_MUX_2_PU1_BAT_ID VALUE 0x71
		LR_MUX_3_PU1_XO_THERM VALUE 0x72
		LR_MUX_4_PU1_AMUX_THM1 VALUE 0x73
		LR_MUX_5_PU1_AMUX_THM2 VALUE 0x74
		LR_MUX_6_PU1_AMUX_THM3 VALUE 0x75
		LR_MUX_7_PU1_HW_ID VALUE 0x76
		LR_MUX_8_PU1_AMUX_THM4 VALUE 0x77
		LR_MUX_9_PU1_AMUX_THM5 VALUE 0x78
		LR_MUX_10_PU1_USB_ID VALUE 0x79
		LR_MUX_3_BUF_PU1_XO_THERM_BUF VALUE 0x7C
		LR_MUX_1_PU2_BAT_THERM VALUE 0xB0
		LR_MUX_2_PU2_BAT_ID VALUE 0xB1
		LR_MUX_3_PU2_XO_THERM VALUE 0xB2
		LR_MUX_4_PU2_AMUX_THM1 VALUE 0xB3
		LR_MUX_5_PU2_AMUX_THM2 VALUE 0xB4
		LR_MUX_6_PU2_AMUX_THM3 VALUE 0xB5
		LR_MUX_7_PU2_HW_ID VALUE 0xB6
		LR_MUX_8_PU2_AMUX_THM4 VALUE 0xB7
		LR_MUX_9_PU2_AMUX_THM5 VALUE 0xB8
		LR_MUX_10_PU2_USB_ID VALUE 0xB9
		LR_MUX_3_BUF_PU2_XO_THERM_BUF VALUE 0xBC
		LR_MUX_1_PU1_AND_2_BAT_THERM VALUE 0xF0
		LR_MUX_2_PU1_AND_2_BAT_ID VALUE 0xF1
		LR_MUX_3_PU1_AND_2_XO_THERM VALUE 0xF2
		LR_MUX_4_PU1_AND_2_AMUX_THM1 VALUE 0xF3
		LR_MUX_5_PU1_AND_2_AMUX_THM2 VALUE 0xF4
		LR_MUX_6_PU1_AND_2_AMUX_THM3 VALUE 0xF5
		LR_MUX_7_PU1_AND_2_HW_ID VALUE 0xF6
		LR_MUX_8_PU1_AND_2_AMUX_THM4 VALUE 0xF7
		LR_MUX_9_PU1_AND_2_AMUX_THM5 VALUE 0xF8
		LR_MUX_10_PU1_AND_2_USB_ID VALUE 0xF9
		LR_MUX_3_BUF_PU1_AND_2_XO_THERM_BUF VALUE 0xFC
		ALL_OFF VALUE 0xFF

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
		DECI_512 VALUE 0x0
		DECI_1K VALUE 0x1
		DECI_2K VALUE 0x2
		DECI_4K VALUE 0x3
	CLK_SEL BIT[1:0]
		CLK_SEL_2P4MHZ VALUE 0x0
		CLK_SEL_4P8MHZ VALUE 0x1
		CLK_SEL_9P6MHZ VALUE 0x2
		CLK_SEL_19P2MHZ VALUE 0x3

HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
		SEQ_HOLD_25US VALUE 0x0
		SEQ_HOLD_50US VALUE 0x1
		SEQ_HOLD_75US VALUE 0x2
		SEQ_HOLD_100US VALUE 0x3
		SEQ_HOLD_125US VALUE 0x4
		SEQ_HOLD_150US VALUE 0x5
		SEQ_HOLD_175US VALUE 0x6
		SEQ_HOLD_200US VALUE 0x7
		SEQ_HOLD_225US VALUE 0x8
		SEQ_HOLD_250US VALUE 0x9
		SEQ_HOLD_275US VALUE 0xA
		SEQ_HOLD_300US VALUE 0xB
		SEQ_HOLD_325US VALUE 0xC
		SEQ_HOLD_350US VALUE 0xD
		SEQ_HOLD_375US VALUE 0xE
		SEQ_HOLD_400US VALUE 0xF
	CONV_SEQ_TIMEOUT BIT[3:0]
		SEQ_TIMEOUT_0MS VALUE 0x0
		SEQ_TIMEOUT_1MS VALUE 0x1
		SEQ_TIMEOUT_2MS VALUE 0x2
		SEQ_TIMEOUT_3MS VALUE 0x3
		SEQ_TIMEOUT_4MS VALUE 0x4
		SEQ_TIMEOUT_5MS VALUE 0x5
		SEQ_TIMEOUT_6MS VALUE 0x6
		SEQ_TIMEOUT_7MS VALUE 0x7
		SEQ_TIMEOUT_8MS VALUE 0x8
		SEQ_TIMEOUT_9MS VALUE 0x9
		SEQ_TIMEOUT_10MS VALUE 0xA
		SEQ_TIMEOUT_11MS VALUE 0xB
		SEQ_TIMEOUT_12MS VALUE 0xC
		SEQ_TIMEOUT_13MS VALUE 0xD
		SEQ_TIMEOUT_14MS VALUE 0xE
		SEQ_TIMEOUT_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME BIT[3:0]
		MEAS_INTERVAL_0MS VALUE 0x0
		MEAS_INTERVAL_1P0MS VALUE 0x1
		MEAS_INTERVAL_2P0MS VALUE 0x2
		MEAS_INTERVAL_3P9MS VALUE 0x3
		MEAS_INTERVAL_7P8MS VALUE 0x4
		MEAS_INTERVAL_15P6MS VALUE 0x5
		MEAS_INTERVAL_31P3MS VALUE 0x6
		MEAS_INTERVAL_62P5MS VALUE 0x7
		MEAS_INTERVAL_125MS VALUE 0x8
		MEAS_INTERVAL_250MS VALUE 0x9
		MEAS_INTERVAL_500MS VALUE 0xA
		MEAS_INTERVAL_1S VALUE 0xB
		MEAS_INTERVAL_2S VALUE 0xC
		MEAS_INTERVAL_4S VALUE 0xD
		MEAS_INTERVAL_8S VALUE 0xE
		MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.VADC3_LC_BMS_BASE (level 1)
----------------------------------------------------------------------------------------
VADC3_LC_BMS_BASE BASE 0x00003300 vadc3_lc_bmsaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.VADC3_LC_BMS_BASE.VADC3_LC_BMS (level 2)
----------------------------------------------------------------------------------------
vadc3_lc_bms MODULE OFFSET=VADC3_LC_BMS_BASE+0x00000000 MAX=VADC3_LC_BMS_BASE+0x000000FF APRE=VADC3_LC_BMS_ SPRE=VADC3_LC_BMS_ BPRE=VADC3_LC_BMS_ ABPRE=VADC3_LC_BMS_ FPRE=VADC3_LC_BMS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VREF_XO_THM_FORCE BIT[2]
	AMUX_TRIM_EN BIT[1]
	ADC_TRIM_EN BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
	ADC_CH_SEL BIT[7:0]
		MUX1_USBIN VALUE 0x00
		MUX2_DCIN VALUE 0x01
		MUX3_VCHG_SNS VALUE 0x02
		MUX4_SPARE1_X03 VALUE 0x03
		MUX5_SPARE2_X03 VALUE 0x04
		MUX6_VCOIN VALUE 0x05
		MUX7_VBAT_SNS VALUE 0x06
		MUX8_VSYS VALUE 0x07
		MUX9_DIE_TEMP VALUE 0x08
		MUX10_0P625VREF VALUE 0x09
		MUX11_1P25VREF VALUE 0x0A
		MUX12_CHG_TEMP VALUE 0x0B
		MUX13_SPARE1 VALUE 0x0C
		MUX14_SPARE2 VALUE 0x0D
		MUX15_GND_REF VALUE 0x0E
		MUX16_VDD_VADC VALUE 0x0F
		P_MUX1_DIV1_MPP1 VALUE 0x10
		P_MUX2_DIV1_MPP2 VALUE 0x11
		P_MUX3_DIV1_MPP3 VALUE 0x12
		P_MUX4_DIV1_MPP4 VALUE 0x13
		P_MUX5_DIV1_MPP5 VALUE 0x14
		P_MUX6_DIV1_MPP6 VALUE 0x15
		P_MUX7_DIV1_MPP7 VALUE 0x16
		P_MUX8_DIV1_MPP8 VALUE 0x17
		P_MUX9_DIV1_ATEST1 VALUE 0x18
		P_MUX10_DIV1_ATEST2 VALUE 0x19
		P_MUX11_DIV1_ATEST3 VALUE 0x1A
		P_MUX12_DIV1_ATEST4 VALUE 0x1B
		P_MUX13_DIV1_ATEST5 VALUE 0x1C
		P_MUX14_DIV1_ATEST6 VALUE 0x1D
		P_MUX15_DIV1_ATEST7 VALUE 0x1E
		P_MUX16_DIV1_ATEST8 VALUE 0x1F
		P_MUX1_DIV3_MPP1 VALUE 0x20
		P_MUX2_DIV3_MPP2 VALUE 0x21
		P_MUX3_DIV3_MPP3 VALUE 0x22
		P_MUX4_DIV3_MPP4 VALUE 0x23
		P_MUX5_DIV3_MPP5 VALUE 0x24
		P_MUX6_DIV3_MPP6 VALUE 0x25
		P_MUX7_DIV3_MPP7 VALUE 0x26
		P_MUX8_DIV3_MPP8 VALUE 0x27
		P_MUX9_DIV3_ATEST1 VALUE 0x28
		P_MUX10_DIV3_ATEST2 VALUE 0x29
		P_MUX11_DIV3_ATEST3 VALUE 0x2A
		P_MUX12_DIV3_ATEST4 VALUE 0x2B
		P_MUX13_DIV3_ATEST5 VALUE 0x2C
		P_MUX14_DIV3_ATEST6 VALUE 0x2D
		P_MUX15_DIV3_ATEST7 VALUE 0x2E
		P_MUX16_DIV3_ATEST8 VALUE 0x2F
		LR_MUX_1_BAT_THERM VALUE 0x30
		LR_MUX_2_BAT_ID VALUE 0x31
		LR_MUX_3_XO_THERM VALUE 0x32
		LR_MUX_4_AMUX_THM1 VALUE 0x33
		LR_MUX_5_AMUX_THM2 VALUE 0x34
		LR_MUX_6_AMUX_THM3 VALUE 0x35
		LR_MUX_7_HW_ID VALUE 0x36
		LR_MUX_8_AMUX_THM4 VALUE 0x37
		LR_MUX_9_AMUX_THM5 VALUE 0x38
		LR_MUX_10_USB_ID VALUE 0x39
		AMUX_PU1 VALUE 0x3A
		AMUX_PU2 VALUE 0x3B
		LR_MUX_3_BUF_XO_THERM_BUF VALUE 0x3C
		LR_MUX_1_PU1_BAT_THERM VALUE 0x70
		LR_MUX_2_PU1_BAT_ID VALUE 0x71
		LR_MUX_3_PU1_XO_THERM VALUE 0x72
		LR_MUX_4_PU1_AMUX_THM1 VALUE 0x73
		LR_MUX_5_PU1_AMUX_THM2 VALUE 0x74
		LR_MUX_6_PU1_AMUX_THM3 VALUE 0x75
		LR_MUX_7_PU1_HW_ID VALUE 0x76
		LR_MUX_8_PU1_AMUX_THM4 VALUE 0x77
		LR_MUX_9_PU1_AMUX_THM5 VALUE 0x78
		LR_MUX_10_PU1_USB_ID VALUE 0x79
		LR_MUX_3_BUF_PU1_XO_THERM_BUF VALUE 0x7C
		LR_MUX_1_PU2_BAT_THERM VALUE 0xB0
		LR_MUX_2_PU2_BAT_ID VALUE 0xB1
		LR_MUX_3_PU2_XO_THERM VALUE 0xB2
		LR_MUX_4_PU2_AMUX_THM1 VALUE 0xB3
		LR_MUX_5_PU2_AMUX_THM2 VALUE 0xB4
		LR_MUX_6_PU2_AMUX_THM3 VALUE 0xB5
		LR_MUX_7_PU2_HW_ID VALUE 0xB6
		LR_MUX_8_PU2_AMUX_THM4 VALUE 0xB7
		LR_MUX_9_PU2_AMUX_THM5 VALUE 0xB8
		LR_MUX_10_PU2_USB_ID VALUE 0xB9
		LR_MUX_3_BUF_PU2_XO_THERM_BUF VALUE 0xBC
		LR_MUX_1_PU1_AND_2_BAT_THERM VALUE 0xF0
		LR_MUX_2_PU1_AND_2_BAT_ID VALUE 0xF1
		LR_MUX_3_PU1_AND_2_XO_THERM VALUE 0xF2
		LR_MUX_4_PU1_AND_2_AMUX_THM1 VALUE 0xF3
		LR_MUX_5_PU1_AND_2_AMUX_THM2 VALUE 0xF4
		LR_MUX_6_PU1_AND_2_AMUX_THM3 VALUE 0xF5
		LR_MUX_7_PU1_AND_2_HW_ID VALUE 0xF6
		LR_MUX_8_PU1_AND_2_AMUX_THM4 VALUE 0xF7
		LR_MUX_9_PU1_AND_2_AMUX_THM5 VALUE 0xF8
		LR_MUX_10_PU1_AND_2_USB_ID VALUE 0xF9
		LR_MUX_3_BUF_PU1_AND_2_XO_THERM_BUF VALUE 0xFC
		ALL_OFF VALUE 0xFF

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
		DECI_512 VALUE 0x0
		DECI_1K VALUE 0x1
		DECI_2K VALUE 0x2
		DECI_4K VALUE 0x3
	CLK_SEL BIT[1:0]
		CLK_SEL_2P4MHZ VALUE 0x0
		CLK_SEL_4P8MHZ VALUE 0x1
		CLK_SEL_9P6MHZ VALUE 0x2
		CLK_SEL_19P2MHZ VALUE 0x3

HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
		SEQ_HOLD_25US VALUE 0x0
		SEQ_HOLD_50US VALUE 0x1
		SEQ_HOLD_75US VALUE 0x2
		SEQ_HOLD_100US VALUE 0x3
		SEQ_HOLD_125US VALUE 0x4
		SEQ_HOLD_150US VALUE 0x5
		SEQ_HOLD_175US VALUE 0x6
		SEQ_HOLD_200US VALUE 0x7
		SEQ_HOLD_225US VALUE 0x8
		SEQ_HOLD_250US VALUE 0x9
		SEQ_HOLD_275US VALUE 0xA
		SEQ_HOLD_300US VALUE 0xB
		SEQ_HOLD_325US VALUE 0xC
		SEQ_HOLD_350US VALUE 0xD
		SEQ_HOLD_375US VALUE 0xE
		SEQ_HOLD_400US VALUE 0xF
	CONV_SEQ_TIMEOUT BIT[3:0]
		SEQ_TIMEOUT_0MS VALUE 0x0
		SEQ_TIMEOUT_1MS VALUE 0x1
		SEQ_TIMEOUT_2MS VALUE 0x2
		SEQ_TIMEOUT_3MS VALUE 0x3
		SEQ_TIMEOUT_4MS VALUE 0x4
		SEQ_TIMEOUT_5MS VALUE 0x5
		SEQ_TIMEOUT_6MS VALUE 0x6
		SEQ_TIMEOUT_7MS VALUE 0x7
		SEQ_TIMEOUT_8MS VALUE 0x8
		SEQ_TIMEOUT_9MS VALUE 0x9
		SEQ_TIMEOUT_10MS VALUE 0xA
		SEQ_TIMEOUT_11MS VALUE 0xB
		SEQ_TIMEOUT_12MS VALUE 0xC
		SEQ_TIMEOUT_13MS VALUE 0xD
		SEQ_TIMEOUT_14MS VALUE 0xE
		SEQ_TIMEOUT_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME BIT[3:0]
		MEAS_INTERVAL_0MS VALUE 0x0
		MEAS_INTERVAL_1P0MS VALUE 0x1
		MEAS_INTERVAL_2P0MS VALUE 0x2
		MEAS_INTERVAL_3P9MS VALUE 0x3
		MEAS_INTERVAL_7P8MS VALUE 0x4
		MEAS_INTERVAL_15P6MS VALUE 0x5
		MEAS_INTERVAL_31P3MS VALUE 0x6
		MEAS_INTERVAL_62P5MS VALUE 0x7
		MEAS_INTERVAL_125MS VALUE 0x8
		MEAS_INTERVAL_250MS VALUE 0x9
		MEAS_INTERVAL_500MS VALUE 0xA
		MEAS_INTERVAL_1S VALUE 0xB
		MEAS_INTERVAL_2S VALUE 0xC
		MEAS_INTERVAL_4S VALUE 0xD
		MEAS_INTERVAL_8S VALUE 0xE
		MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.VADC2_LC_BTM_BASE (level 1)
----------------------------------------------------------------------------------------
VADC2_LC_BTM_BASE BASE 0x00003400 vadc2_lc_btmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.VADC2_LC_BTM_BASE.VADC2_LC_BTM (level 2)
----------------------------------------------------------------------------------------
vadc2_lc_btm MODULE OFFSET=VADC2_LC_BTM_BASE+0x00000000 MAX=VADC2_LC_BTM_BASE+0x000000FF APRE=VADC2_LC_BTM_ SPRE=VADC2_LC_BTM_ BPRE=VADC2_LC_BTM_ ABPRE=VADC2_LC_BTM_ FPRE=VADC2_LC_BTM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]

STATUS_LOW ADDRESS 0x000A R
STATUS_LOW RESET_VALUE 0x00
	M7_LOW BIT[7]
	M6_LOW BIT[6]
	M5_LOW BIT[5]
	M4_LOW BIT[4]
	M3_LOW BIT[3]
	M2_LOW BIT[2]
	M1_LOW BIT[1]
	M0_LOW BIT[0]

STATUS_HIGH ADDRESS 0x000B R
STATUS_HIGH RESET_VALUE 0x00
	M7_HIGH BIT[7]
	M6_HIGH BIT[6]
	M5_HIGH BIT[5]
	M4_HIGH BIT[4]
	M3_HIGH BIT[3]
	M2_HIGH BIT[2]
	M1_HIGH BIT[1]
	M0_HIGH BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VREF_XO_THM_FORCE BIT[2]
	AMUX_TRIM_EN BIT[1]
	ADC_TRIM_EN BIT[0]

MULTI_MEAS_EN ADDRESS 0x0041 RW
MULTI_MEAS_EN RESET_VALUE 0x01
	M7_MEAS_EN BIT[7]
	M6_MEAS_EN BIT[6]
	M5_MEAS_EN BIT[5]
	M4_MEAS_EN BIT[4]
	M3_MEAS_EN BIT[3]
	M2_MEAS_EN BIT[2]
	M1_MEAS_EN BIT[1]
	M0_MEAS_EN BIT[0]

LOW_THR_INT_EN ADDRESS 0x0042 RW
LOW_THR_INT_EN RESET_VALUE 0x01
	M7_LOW_THR_INT_EN BIT[7]
	M6_LOW_THR_INT_EN BIT[6]
	M5_LOW_THR_INT_EN BIT[5]
	M4_LOW_THR_INT_EN BIT[4]
	M3_LOW_THR_INT_EN BIT[3]
	M2_LOW_THR_INT_EN BIT[2]
	M1_LOW_THR_INT_EN BIT[1]
	M0_LOW_THR_INT_EN BIT[0]

HIGH_THR_INT_EN ADDRESS 0x0043 RW
HIGH_THR_INT_EN RESET_VALUE 0x01
	M7_HIGH_THR_INT_EN BIT[7]
	M6_HIGH_THR_INT_EN BIT[6]
	M5_HIGH_THR_INT_EN BIT[5]
	M4_HIGH_THR_INT_EN BIT[4]
	M3_HIGH_THR_INT_EN BIT[3]
	M2_HIGH_THR_INT_EN BIT[2]
	M1_HIGH_THR_INT_EN BIT[1]
	M0_HIGH_THR_INT_EN BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]

M0_ADC_CH_SEL_CTL ADDRESS 0x0048 RW
M0_ADC_CH_SEL_CTL RESET_VALUE 0xFF
	ADC_CH_SEL BIT[7:0]

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
	CLK_SEL BIT[1:0]

HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
	CONV_SEQ_TIMEOUT BIT[3:0]

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME1 BIT[3:0]

MEAS_INTERVAL_CTL2 ADDRESS 0x0058 RW
MEAS_INTERVAL_CTL2 RESET_VALUE 0x00
	MEAS_INTERVAL_TIME2 BIT[7:4]
	MEAS_INTERVAL_TIME3 BIT[3:0]

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]
	M0_MEAS_INTERVAL_TIME BIT[1:0]

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]

M0_LOW_THR0 ADDRESS 0x005C RW
M0_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M0_LOW_THR1 ADDRESS 0x005D RW
M0_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M0_HIGH_THR0 ADDRESS 0x005E RW
M0_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M0_HIGH_THR1 ADDRESS 0x005F RW
M0_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M0_DATA0 ADDRESS 0x0060 R
M0_DATA0 RESET_VALUE 0x00
	DATA_7_0 BIT[7:0]

M0_DATA1 ADDRESS 0x0061 R
M0_DATA1 RESET_VALUE 0x00
	DATA_15_8 BIT[7:0]

M1_ADC_CH_SEL_CTL ADDRESS 0x0068 RW
M1_ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[7:0]

M1_LOW_THR0 ADDRESS 0x0069 RW
M1_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M1_LOW_THR1 ADDRESS 0x006A RW
M1_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M1_HIGH_THR0 ADDRESS 0x006B RW
M1_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M1_HIGH_THR1 ADDRESS 0x006C RW
M1_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M1_MEAS_INTERVAL_CTL ADDRESS 0x006D RW
M1_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M1_MEAS_INTERVAL_TIME BIT[1:0]

M2_ADC_CH_SEL_CTL ADDRESS 0x0070 RW
M2_ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[7:0]

M2_LOW_THR0 ADDRESS 0x0071 RW
M2_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M2_LOW_THR1 ADDRESS 0x0072 RW
M2_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M2_HIGH_THR0 ADDRESS 0x0073 RW
M2_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M2_HIGH_THR1 ADDRESS 0x0074 RW
M2_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M2_MEAS_INTERVAL_CTL ADDRESS 0x0075 RW
M2_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M2_MEAS_INTERVAL_TIME BIT[1:0]

M3_ADC_CH_SEL_CTL ADDRESS 0x0078 RW
M3_ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[7:0]

M3_LOW_THR0 ADDRESS 0x0079 RW
M3_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M3_LOW_THR1 ADDRESS 0x007A RW
M3_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M3_HIGH_THR0 ADDRESS 0x007B RW
M3_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M3_HIGH_THR1 ADDRESS 0x007C RW
M3_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M3_MEAS_INTERVAL_CTL ADDRESS 0x007D RW
M3_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M3_MEAS_INTERVAL_TIME BIT[1:0]

M4_ADC_CH_SEL_CTL ADDRESS 0x0080 RW
M4_ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[7:0]

M4_LOW_THR0 ADDRESS 0x0081 RW
M4_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M4_LOW_THR1 ADDRESS 0x0082 RW
M4_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M4_HIGH_THR0 ADDRESS 0x0083 RW
M4_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M4_HIGH_THR1 ADDRESS 0x0084 RW
M4_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M4_MEAS_INTERVAL_CTL ADDRESS 0x0085 RW
M4_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M4_MEAS_INTERVAL_TIME BIT[1:0]

M5_ADC_CH_SEL_CTL ADDRESS 0x0088 RW
M5_ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[7:0]

M5_LOW_THR0 ADDRESS 0x0089 RW
M5_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M5_LOW_THR1 ADDRESS 0x008A RW
M5_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M5_HIGH_THR0 ADDRESS 0x008B RW
M5_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M5_HIGH_THR1 ADDRESS 0x008C RW
M5_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M5_MEAS_INTERVAL_CTL ADDRESS 0x008D RW
M5_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M5_MEAS_INTERVAL_TIME BIT[1:0]

M6_ADC_CH_SEL_CTL ADDRESS 0x0090 RW
M6_ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[7:0]

M6_LOW_THR0 ADDRESS 0x0091 RW
M6_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M6_LOW_THR1 ADDRESS 0x0092 RW
M6_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M6_HIGH_THR0 ADDRESS 0x0093 RW
M6_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M6_HIGH_THR1 ADDRESS 0x0094 RW
M6_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M6_MEAS_INTERVAL_CTL ADDRESS 0x0095 RW
M6_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M6_MEAS_INTERVAL_TIME BIT[1:0]

M7_ADC_CH_SEL_CTL ADDRESS 0x0098 RW
M7_ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[7:0]

M7_LOW_THR0 ADDRESS 0x0099 RW
M7_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M7_LOW_THR1 ADDRESS 0x009A RW
M7_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M7_HIGH_THR0 ADDRESS 0x009B RW
M7_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M7_HIGH_THR1 ADDRESS 0x009C RW
M7_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M7_MEAS_INTERVAL_CTL ADDRESS 0x009D RW
M7_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M7_MEAS_INTERVAL_TIME BIT[1:0]

M1_DATA0 ADDRESS 0x00A0 R
M1_DATA0 RESET_VALUE 0x00
	DATA_7_0 BIT[7:0]

M1_DATA1 ADDRESS 0x00A1 R
M1_DATA1 RESET_VALUE 0x00
	DATA_15_8 BIT[7:0]

M2_DATA0 ADDRESS 0x00A2 R
M2_DATA0 RESET_VALUE 0x00
	DATA_7_0 BIT[7:0]

M2_DATA1 ADDRESS 0x00A3 R
M2_DATA1 RESET_VALUE 0x00
	DATA_15_8 BIT[7:0]

M3_DATA0 ADDRESS 0x00A4 R
M3_DATA0 RESET_VALUE 0x00
	DATA_7_0 BIT[7:0]

M3_DATA1 ADDRESS 0x00A5 R
M3_DATA1 RESET_VALUE 0x00
	DATA_15_8 BIT[7:0]

M4_DATA0 ADDRESS 0x00A6 R
M4_DATA0 RESET_VALUE 0x00
	DATA_7_0 BIT[7:0]

M4_DATA1 ADDRESS 0x00A7 R
M4_DATA1 RESET_VALUE 0x00
	DATA_15_8 BIT[7:0]

M5_DATA0 ADDRESS 0x00A8 R
M5_DATA0 RESET_VALUE 0x00
	DATA_7_0 BIT[7:0]

M5_DATA1 ADDRESS 0x00A9 R
M5_DATA1 RESET_VALUE 0x00
	DATA_15_8 BIT[7:0]

M6_DATA0 ADDRESS 0x00AA R
M6_DATA0 RESET_VALUE 0x00
	DATA_7_0 BIT[7:0]

M6_DATA1 ADDRESS 0x00AB R
M6_DATA1 RESET_VALUE 0x00
	DATA_15_8 BIT[7:0]

M7_DATA0 ADDRESS 0x00AC R
M7_DATA0 RESET_VALUE 0x00
	DATA_7_0 BIT[7:0]

M7_DATA1 ADDRESS 0x00AD R
M7_DATA1 RESET_VALUE 0x00
	DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.IADC1_USR_BASE (level 1)
----------------------------------------------------------------------------------------
IADC1_USR_BASE BASE 0x00003600 iadc1_usraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.IADC1_USR_BASE.IADC1_USR (level 2)
----------------------------------------------------------------------------------------
iadc1_usr MODULE OFFSET=IADC1_USR_BASE+0x00000000 MAX=IADC1_USR_BASE+0x000000FF APRE=IADC1_USR_ SPRE=IADC1_USR_ BPRE=IADC1_USR_ ABPRE=IADC1_USR_ FPRE=IADC1_USR_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_LOW BIT[4]
	HIGH_THR_INT_LOW BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	USE_BMS_DATA BIT[5]
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VADC_SYNCH_EN BIT[2]
	OFFSET_RMV_EN BIT[1]
	ADC_TRIM_EN BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[2:0]
		INTRSNS VALUE 0x0
		EXTRSNS VALUE 0x1
		CSP2_CSN2 VALUE 0x2
		GAIN VALUE 0x3
		INTRSNS_OFFSET VALUE 0x4
		EXTRSNS_OFFSET VALUE 0x5
		CSP2_CSN2_OFFSET VALUE 0x6
		GAIN2 VALUE 0x7

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
		DECI_512 VALUE 0x0
		DECI_1K VALUE 0x1
		DECI_2K VALUE 0x2
		DECI_4K VALUE 0x3
	CLK_SEL BIT[1:0]
		CLK_SEL_2M4 VALUE 0x0
		CLK_SEL_4M8 VALUE 0x1
		CLK_SEL_9M6 VALUE 0x2
		CLK_SEL_19M2 VALUE 0x3

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
		SEQ_HOLD_25US VALUE 0x0
		SEQ_HOLD_50US VALUE 0x1
		SEQ_HOLD_75US VALUE 0x2
		SEQ_HOLD_100US VALUE 0x3
		SEQ_HOLD_125US VALUE 0x4
		SEQ_HOLD_150US VALUE 0x5
		SEQ_HOLD_175US VALUE 0x6
		SEQ_HOLD_200US VALUE 0x7
		SEQ_HOLD_225US VALUE 0x8
		SEQ_HOLD_250US VALUE 0x9
		SEQ_HOLD_275US VALUE 0xA
		SEQ_HOLD_300US VALUE 0xB
		SEQ_HOLD_325US VALUE 0xC
		SEQ_HOLD_350US VALUE 0xD
		SEQ_HOLD_375US VALUE 0xE
		SEQ_HOLD_400US VALUE 0xF
	CONV_SEQ_TIMEOUT BIT[3:0]
		SEQ_TIMEOUT_0MS VALUE 0x0
		SEQ_TIMEOUT_1MS VALUE 0x1
		SEQ_TIMEOUT_2MS VALUE 0x2
		SEQ_TIMEOUT_3MS VALUE 0x3
		SEQ_HOLD_4MS VALUE 0x4
		SEQ_HOLD_5MS VALUE 0x5
		SEQ_HOLD_6MS VALUE 0x6
		SEQ_HOLD_7MS VALUE 0x7
		SEQ_HOLD_8MS VALUE 0x8
		SEQ_HOLD_9MS VALUE 0x9
		SEQ_HOLD_10MS VALUE 0xA
		SEQ_HOLD_11MS VALUE 0xB
		SEQ_HOLD_12MS VALUE 0xC
		SEQ_HOLD_13MS VALUE 0xD
		SEQ_HOLD_14MS VALUE 0xE
		SEQ_HOLD_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME BIT[3:0]
		MEAS_INTERVAL_0MS VALUE 0x0
		MEAS_INTERVAL_1P0MS VALUE 0x1
		MEAS_INTERVAL_2P0MS VALUE 0x2
		MEAS_INTERVAL_3P9MS VALUE 0x3
		MEAS_INTERVAL_7P8MS VALUE 0x4
		MEAS_INTERVAL_15P6MS VALUE 0x5
		MEAS_INTERVAL_31P3MS VALUE 0x6
		MEAS_INTERVAL_62P5MS VALUE 0x7
		MEAS_INTERVAL_125MS VALUE 0x8
		MEAS_INTERVAL_250MS VALUE 0x9
		MEAS_INTERVAL_500MS VALUE 0xA
		MEAS_INTERVAL_1S VALUE 0xB
		MEAS_INTERVAL_2S VALUE 0xC
		MEAS_INTERVAL_4S VALUE 0xD
		MEAS_INTERVAL_8S VALUE 0xE
		MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]

TEST6_CADC_LDO_VOUT ADDRESS 0x00E7 RW
TEST6_CADC_LDO_VOUT RESET_VALUE 0x1C
	CADC_LDO_VSET BIT[4:0]

TEST6_CADC_LDO_CTL ADDRESS 0x00E8 RW
TEST6_CADC_LDO_CTL RESET_VALUE 0x00
	CADC_LDO_EN BIT[7]
	CADC_LDO_TRIM_CTL BIT[1:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.IADC2_MDM_BASE (level 1)
----------------------------------------------------------------------------------------
IADC2_MDM_BASE BASE 0x00003700 iadc2_mdmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.IADC2_MDM_BASE.IADC2_MDM (level 2)
----------------------------------------------------------------------------------------
iadc2_mdm MODULE OFFSET=IADC2_MDM_BASE+0x00000000 MAX=IADC2_MDM_BASE+0x000000FF APRE=IADC2_MDM_ SPRE=IADC2_MDM_ BPRE=IADC2_MDM_ ABPRE=IADC2_MDM_ FPRE=IADC2_MDM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_LOW BIT[4]
	HIGH_THR_INT_LOW BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	USE_BMS_DATA BIT[5]
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VADC_SYNCH_EN BIT[2]
	OFFSET_RMV_EN BIT[1]
	ADC_TRIM_EN BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[2:0]
		INTRSNS VALUE 0x0
		EXTRSNS VALUE 0x1
		CSP2_CSN2 VALUE 0x2
		GAIN VALUE 0x3
		INTRSNS_OFFSET VALUE 0x4
		EXTRSNS_OFFSET VALUE 0x5
		CSP2_CSN2_OFFSET VALUE 0x6
		GAIN2 VALUE 0x7

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
		DECI_512 VALUE 0x0
		DECI_1K VALUE 0x1
		DECI_2K VALUE 0x2
		DECI_4K VALUE 0x3
	CLK_SEL BIT[1:0]
		CLK_SEL_2M4 VALUE 0x0
		CLK_SEL_4M8 VALUE 0x1
		CLK_SEL_9M6 VALUE 0x2
		CLK_SEL_19M2 VALUE 0x3

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
		SEQ_HOLD_25US VALUE 0x0
		SEQ_HOLD_50US VALUE 0x1
		SEQ_HOLD_75US VALUE 0x2
		SEQ_HOLD_100US VALUE 0x3
		SEQ_HOLD_125US VALUE 0x4
		SEQ_HOLD_150US VALUE 0x5
		SEQ_HOLD_175US VALUE 0x6
		SEQ_HOLD_200US VALUE 0x7
		SEQ_HOLD_225US VALUE 0x8
		SEQ_HOLD_250US VALUE 0x9
		SEQ_HOLD_275US VALUE 0xA
		SEQ_HOLD_300US VALUE 0xB
		SEQ_HOLD_325US VALUE 0xC
		SEQ_HOLD_350US VALUE 0xD
		SEQ_HOLD_375US VALUE 0xE
		SEQ_HOLD_400US VALUE 0xF
	CONV_SEQ_TIMEOUT BIT[3:0]
		SEQ_TIMEOUT_0MS VALUE 0x0
		SEQ_TIMEOUT_1MS VALUE 0x1
		SEQ_TIMEOUT_2MS VALUE 0x2
		SEQ_TIMEOUT_3MS VALUE 0x3
		SEQ_HOLD_4MS VALUE 0x4
		SEQ_HOLD_5MS VALUE 0x5
		SEQ_HOLD_6MS VALUE 0x6
		SEQ_HOLD_7MS VALUE 0x7
		SEQ_HOLD_8MS VALUE 0x8
		SEQ_HOLD_9MS VALUE 0x9
		SEQ_HOLD_10MS VALUE 0xA
		SEQ_HOLD_11MS VALUE 0xB
		SEQ_HOLD_12MS VALUE 0xC
		SEQ_HOLD_13MS VALUE 0xD
		SEQ_HOLD_14MS VALUE 0xE
		SEQ_HOLD_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME BIT[3:0]
		MEAS_INTERVAL_0MS VALUE 0x0
		MEAS_INTERVAL_1P0MS VALUE 0x1
		MEAS_INTERVAL_2P0MS VALUE 0x2
		MEAS_INTERVAL_3P9MS VALUE 0x3
		MEAS_INTERVAL_7P8MS VALUE 0x4
		MEAS_INTERVAL_15P6MS VALUE 0x5
		MEAS_INTERVAL_31P3MS VALUE 0x6
		MEAS_INTERVAL_62P5MS VALUE 0x7
		MEAS_INTERVAL_125MS VALUE 0x8
		MEAS_INTERVAL_250MS VALUE 0x9
		MEAS_INTERVAL_500MS VALUE 0xA
		MEAS_INTERVAL_1S VALUE 0xB
		MEAS_INTERVAL_2S VALUE 0xC
		MEAS_INTERVAL_4S VALUE 0xD
		MEAS_INTERVAL_8S VALUE 0xE
		MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]

TRIM2_ADC_OFFSET1 ADDRESS 0x00F2 R
TRIM2_ADC_OFFSET1 RESET_VALUE 0xC0
	CADC_OFFSET1 BIT[7:0]

TRIM3_ADC_OFFSET0 ADDRESS 0x00F3 R
TRIM3_ADC_OFFSET0 RESET_VALUE 0x00
	CADC_OFFSET0 BIT[7:0]

TRIM2_ADC_FULLSCALE1 ADDRESS 0x00F4 R
TRIM2_ADC_FULLSCALE1 RESET_VALUE 0x00
	CADC_FULLSCALE1 BIT[7:0]

TRIM3_ADC_FULLSCALE0 ADDRESS 0x00F5 R
TRIM3_ADC_FULLSCALE0 RESET_VALUE 0x00
	CADC_FULSCALE0 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.IADC2_BMS_BASE (level 1)
----------------------------------------------------------------------------------------
IADC2_BMS_BASE BASE 0x00003800 iadc2_bmsaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.IADC2_BMS_BASE.IADC2_BMS (level 2)
----------------------------------------------------------------------------------------
iadc2_bms MODULE OFFSET=IADC2_BMS_BASE+0x00000000 MAX=IADC2_BMS_BASE+0x000000FF APRE=IADC2_BMS_ SPRE=IADC2_BMS_ BPRE=IADC2_BMS_ ABPRE=IADC2_BMS_ FPRE=IADC2_BMS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	MEAS_INTERVAL_EN_STS BIT[2]
	REQ_STS BIT[1]
	EOC BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	CONV_SEQ_STATE BIT[7:3]
	FIFO_NOT_EMPTY_FLAG BIT[1]
	CONV_SEQ_TIMEOUT_STS BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LOW_THR_INT_RT_STS BIT[4]
	HIGH_THR_INT_RT_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
	FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
	EOC_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LOW_THR_INT_SET_TYPE BIT[4]
	HIGH_THR_INT_SET_TYPE BIT[3]
	CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
	FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
	EOC_SET_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LOW_THR_INT_HIGH BIT[4]
	HIGH_THR_INT_HIGH BIT[3]
	CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
	FIFO_NOT_EMPTY_INT_HIGH BIT[1]
	EOC_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LOW_THR_INT_LOW BIT[4]
	HIGH_THR_INT_LOW BIT[3]
	CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
	FIFO_NOT_EMPTY_INT_LOW BIT[1]
	EOC_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_CLR BIT[4]
	HIGH_THR_INT_LATCHED_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LOW_THR_INT_EN_SET BIT[4]
	HIGH_THR_INT_EN_SET BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
	FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
	EOC_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LOW_THR_INT_EN_CLR BIT[4]
	HIGH_THR_INT_EN_CLR BIT[3]
	CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
	FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
	EOC_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LOW_THR_INT_LATCHED_STS BIT[4]
	HIGH_THR_INT_LATCHED_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
	FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
	EOC_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LOW_THR_INT_PENDING_STS BIT[4]
	HIGH_THR_INT_PENDING_STS BIT[3]
	CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
	FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
	EOC_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
	USE_BMS_DATA BIT[5]
	OP_MODE BIT[4:3]
		NORM_MODE VALUE 0x0
		CONV_SEQ_MODE VALUE 0x1
		MEAS_INT_MODE VALUE 0x2
	VADC_SYNCH_EN BIT[2]
	OFFSET_RMV_EN BIT[1]
	ADC_TRIM_EN BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[2:0]
		INTRSNS VALUE 0x0
		EXTRSNS VALUE 0x1
		CSP2_CSN2 VALUE 0x2
		GAIN VALUE 0x3
		INTRSNS_OFFSET VALUE 0x4
		EXTRSNS_OFFSET VALUE 0x5
		CSP2_CSN2_OFFSET VALUE 0x6
		GAIN2 VALUE 0x7

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
	DEC_RATIO_SEL BIT[3:2]
		DECI_512 VALUE 0x0
		DECI_1K VALUE 0x1
		DECI_2K VALUE 0x2
		DECI_4K VALUE 0x3
	CLK_SEL BIT[1:0]
		CLK_SEL_2M4 VALUE 0x0
		CLK_SEL_4M8 VALUE 0x1
		CLK_SEL_9M6 VALUE 0x2
		CLK_SEL_19M2 VALUE 0x3

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
	CONV_SEQ_HOLDOFF BIT[7:4]
		SEQ_HOLD_25US VALUE 0x0
		SEQ_HOLD_50US VALUE 0x1
		SEQ_HOLD_75US VALUE 0x2
		SEQ_HOLD_100US VALUE 0x3
		SEQ_HOLD_125US VALUE 0x4
		SEQ_HOLD_150US VALUE 0x5
		SEQ_HOLD_175US VALUE 0x6
		SEQ_HOLD_200US VALUE 0x7
		SEQ_HOLD_225US VALUE 0x8
		SEQ_HOLD_250US VALUE 0x9
		SEQ_HOLD_275US VALUE 0xA
		SEQ_HOLD_300US VALUE 0xB
		SEQ_HOLD_325US VALUE 0xC
		SEQ_HOLD_350US VALUE 0xD
		SEQ_HOLD_375US VALUE 0xE
		SEQ_HOLD_400US VALUE 0xF
	CONV_SEQ_TIMEOUT BIT[3:0]
		SEQ_TIMEOUT_0MS VALUE 0x0
		SEQ_TIMEOUT_1MS VALUE 0x1
		SEQ_TIMEOUT_2MS VALUE 0x2
		SEQ_TIMEOUT_3MS VALUE 0x3
		SEQ_HOLD_4MS VALUE 0x4
		SEQ_HOLD_5MS VALUE 0x5
		SEQ_HOLD_6MS VALUE 0x6
		SEQ_HOLD_7MS VALUE 0x7
		SEQ_HOLD_8MS VALUE 0x8
		SEQ_HOLD_9MS VALUE 0x9
		SEQ_HOLD_10MS VALUE 0xA
		SEQ_HOLD_11MS VALUE 0xB
		SEQ_HOLD_12MS VALUE 0xC
		SEQ_HOLD_13MS VALUE 0xD
		SEQ_HOLD_14MS VALUE 0xE
		SEQ_HOLD_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
	CONV_SEQ_TRIG_COND BIT[7]
	CONV_SEQ_TRIG_SEL BIT[1:0]

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME BIT[3:0]
		MEAS_INTERVAL_0MS VALUE 0x0
		MEAS_INTERVAL_1P0MS VALUE 0x1
		MEAS_INTERVAL_2P0MS VALUE 0x2
		MEAS_INTERVAL_3P9MS VALUE 0x3
		MEAS_INTERVAL_7P8MS VALUE 0x4
		MEAS_INTERVAL_15P6MS VALUE 0x5
		MEAS_INTERVAL_31P3MS VALUE 0x6
		MEAS_INTERVAL_62P5MS VALUE 0x7
		MEAS_INTERVAL_125MS VALUE 0x8
		MEAS_INTERVAL_250MS VALUE 0x9
		MEAS_INTERVAL_500MS VALUE 0xA
		MEAS_INTERVAL_1S VALUE 0xB
		MEAS_INTERVAL_2S VALUE 0xC
		MEAS_INTERVAL_4S VALUE 0xD
		MEAS_INTERVAL_8S VALUE 0xE
		MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_OP BIT[7]

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
	FAST_AVG_SAMPLES BIT[3:0]

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
	FAST_AVG_EN BIT[7]

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	LOW_THR_INT_TEST_VAL BIT[4]
	HIGH_THR_INT_TEST_VAL BIT[3]
	CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
	FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
	EOC_INT_TEST_VAL BIT[0]

TRIM2_ADC_OFFSET1 ADDRESS 0x00F2 R
TRIM2_ADC_OFFSET1 RESET_VALUE 0xC0
	CADC_OFFSET1 BIT[7:0]

TRIM3_ADC_OFFSET0 ADDRESS 0x00F3 R
TRIM3_ADC_OFFSET0 RESET_VALUE 0x00
	CADC_OFFSET0 BIT[7:0]

TRIM2_ADC_FULLSCALE1 ADDRESS 0x00F4 R
TRIM2_ADC_FULLSCALE1 RESET_VALUE 0x00
	CADC_FULLSCALE1 BIT[7:0]

TRIM3_ADC_FULLSCALE0 ADDRESS 0x00F5 R
TRIM3_ADC_FULLSCALE0 RESET_VALUE 0x00
	CADC_FULSCALE0 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.BMS1_BASE (level 1)
----------------------------------------------------------------------------------------
BMS1_BASE BASE 0x00004000 bms1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.BMS1_BASE.BMS1 (level 2)
----------------------------------------------------------------------------------------
bms1 MODULE OFFSET=BMS1_BASE+0x00000000 MAX=BMS1_BASE+0x000000FF APRE=BMS1_ SPRE=BMS1_ BPRE=BMS1_ ABPRE=BMS1_ FPRE=BMS1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	BMS_OK BIT[7]
	OCV_FSM_STATE BIT[5:3]
	VSENSE_FSM_STATE BIT[2:0]
		S4 VALUE 0x0
		S1 VALUE 0x1
		S2 VALUE 0x2
		S3 VALUE 0x3
		S6 VALUE 0x6
		S7 VALUE 0x7

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VSENSE_FOR_R_INT_RT_STS BIT[7]
	VSENSE_AVG_INT_RT_STS BIT[6]
	SW_CC_THR_INT_RT_STS BIT[5]
	OCV_THR_INT_RT_STS BIT[4]
	CHARGE_BEGIN_INT_RT_STS BIT[3]
	GOOD_OCV_INT_RT_STS BIT[2]
	OCV_FOR_R_INT_RT_STS BIT[1]
	CC_THR_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VSENSE_FOR_R_INT_TYPE BIT[7]
	VSENSE_AVG_INT_TYPE BIT[6]
	SW_CC_THR_INT_TYPE BIT[5]
	OCV_THR_INT_TYPE BIT[4]
	CHARGE_BEGIN_INT_TYPE BIT[3]
	GOOD_OCV_INT_TYPE BIT[2]
	OCV_FOR_R_INT_TYPE BIT[1]
	CC_THR_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VSENSE_FOR_R_INT_HIGH BIT[7]
	VSENSE_AVG_INT_HIGH BIT[6]
	SW_CC_THR_INT_HIGH BIT[5]
	OCV_THR_INT_HIGH BIT[4]
	CHARGE_BEGIN_INT_HIGH BIT[3]
	GOOD_OCV_INT_HIGH BIT[2]
	OCV_FOR_R_INT_HIGH BIT[1]
	CC_THR_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VSENSE_FOR_R_INT_LOW BIT[7]
	VSENSE_AVG_INT_LOW BIT[6]
	SW_CC_THR_INT_LOW BIT[5]
	OCV_THR_INT_LOW BIT[4]
	CHARGE_BEGIN_INT_LOW BIT[3]
	GOOD_OCV_INT_LOW BIT[2]
	OCV_FOR_R_INT_LOW BIT[1]
	CC_THR_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VSENSE_FOR_R_INT_CLR BIT[7]
	VSENSE_AVG_INT_CLR BIT[6]
	SW_CC_THR_INT_CLR BIT[5]
	OCV_THR_INT_CLR BIT[4]
	CHARGE_BEGIN_INT_CLR BIT[3]
	GOOD_OCV_INT_CLR BIT[2]
	OCV_FOR_R_INT_CLR BIT[1]
	CC_THR_INT_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VSENSE_FOR_R_INT_EN_SET BIT[7]
	VSENSE_AVG_INT_EN_SET BIT[6]
	SW_CC_THR_INT_EN_SET BIT[5]
	OCV_THR_INT_EN_SET BIT[4]
	CHARGE_BEGIN_INT_EN_SET BIT[3]
	GOOD_OCV_INT_EN_SET BIT[2]
	OCV_FOR_R_INT_EN_SET BIT[1]
	CC_THR_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VSENSE_FOR_R_INT_EN_CLR BIT[7]
	VSENSE_AVG_INT_EN_CLR BIT[6]
	SW_CC_THR_INT_EN_CLR BIT[5]
	OCV_THR_INT_EN_CLR BIT[4]
	CHARGE_BEGIN_INT_EN_CLR BIT[3]
	GOOD_OCV_INT_EN_CLR BIT[2]
	OCV_FOR_R_INT_EN_CLR BIT[1]
	CC_THR_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VSENSE_FOR_R_INT_LATCHED_STS BIT[7]
	VSENSE_AVG_INT_LATCHED_STS BIT[6]
	SW_CC_THR_INT_LATCHED_STS BIT[5]
	OCV_THR_INT_LATCHED_STS BIT[4]
	CHARGE_BEGIN_INT_LATCHED_STS BIT[3]
	GOOD_OCV_INT_LATCHED_STS BIT[2]
	OCV_FOR_R_INT_LATCHED_STS BIT[1]
	CC_THR_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VSENSE_FOR_R_INT_PENDING_STS BIT[7]
	VSENSE_AVG_INT_PENDING_STS BIT[6]
	SW_CC_THR_INT_PENDING_STS BIT[5]
	OCV_THR_INT_PENDING_STS BIT[4]
	CHARGE_BEGIN_INT_PENDING_STS BIT[3]
	GOOD_OCV_INT_PENDING_STS BIT[2]
	OCV_FOR_R_INT_PENDING_STS BIT[1]
	CC_THR_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	RFU BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x40
	BMS_OVERRIDE_MODE_EN BIT[7]
	EN_VCP_OVERRIDE BIT[6]
	EN_VBAT BIT[0]

CC_DATA_CTL ADDRESS 0x0042 RW
CC_DATA_CTL RESET_VALUE 0x00
	CC_MANUAL_RESET BIT[1]
	HOLD_OREG_DATA BIT[0]

CC_CLEAR_CTL ADDRESS 0x0043 W
CC_CLEAR_CTL RESET_VALUE 0x00
	CLEAR_CC BIT[7]
	CLEAR_SW_CC BIT[6]

TOL_CTL ADDRESS 0x0044 RW
TOL_CTL RESET_VALUE 0x23
	OCV_TOL BIT[7:4]
	IBAT_TOL BIT[3:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	BMS_EN BIT[7]

OCV_USE_LOW_LIMIT_THR0 ADDRESS 0x0048 RW
OCV_USE_LOW_LIMIT_THR0 RESET_VALUE 0x00
	OCV_USE_LOW_LIMIT_THR_7_0 BIT[7:0]

OCV_USE_LOW_LIMIT_THR1 ADDRESS 0x0049 RW
OCV_USE_LOW_LIMIT_THR1 RESET_VALUE 0x00
	OCV_USE_LOW_LIMIT_THR_15_8 BIT[7:0]

OCV_USE_HIGH_LIMIT_THR0 ADDRESS 0x004A RW
OCV_USE_HIGH_LIMIT_THR0 RESET_VALUE 0x00
	OCV_USE_HIGH_LIMIT_THR_7_0 BIT[7:0]

OCV_USE_HIGH_LIMIT_THR1 ADDRESS 0x004B RW
OCV_USE_HIGH_LIMIT_THR1 RESET_VALUE 0x00
	OCV_USE_HIGH_LIMIT_THR_15_8 BIT[7:0]

OCV_USE_LIMIT_CTL ADDRESS 0x004C RW
OCV_USE_LIMIT_CTL RESET_VALUE 0x00
	OCV_USE_LIMIT_EN BIT[7]

OCV_THR0 ADDRESS 0x0050 RW
OCV_THR0 RESET_VALUE 0x00
	OCV_THR_7_0 BIT[7:0]

OCV_THR1 ADDRESS 0x0051 RW
OCV_THR1 RESET_VALUE 0x00
	OCV_THR_15_8 BIT[7:0]

OCV_THR_CTL ADDRESS 0x0053 RW
OCV_THR_CTL RESET_VALUE 0x00
	OCV_THR_EN BIT[7]

S1_DELAY_CTL ADDRESS 0x005A RW
S1_DELAY_CTL RESET_VALUE 0x0B
	SAMPLE_DELAY_LOW_LOAD BIT[3:0]

S2_DELAY_CTL ADDRESS 0x005B RW
S2_DELAY_CTL RESET_VALUE 0x00
	SAMPLE_DELAY_HIGH_LOAD BIT[3:0]

S6_DELAY_CTL ADDRESS 0x005C RW
S6_DELAY_CTL RESET_VALUE 0x00
	SAMPLE_DELAY_OVERRIDE BIT[3:0]

S7_DELAY_CTL ADDRESS 0x005D RW
S7_DELAY_CTL RESET_VALUE 0x07
	SAMPLE_DELAY_PON_OCV BIT[3:0]

S1_SAMP_AVG_CTL ADDRESS 0x0060 RW
S1_SAMP_AVG_CTL RESET_VALUE 0x02
	SAMP_AVG_LOW_LOAD BIT[2:0]

S2_SAMP_AVG_CTL ADDRESS 0x0061 RW
S2_SAMP_AVG_CTL RESET_VALUE 0x01
	SAMP_AVG_HIGH_LOAD BIT[2:0]

S3_SAMP_AVG_CTL ADDRESS 0x0062 RW
S3_SAMP_AVG_CTL RESET_VALUE 0x04
	SAMP_AVG_MEAS_OCV BIT[2:0]

S4_SAMP_AVG_CTL ADDRESS 0x0063 RW
S4_SAMP_AVG_CTL RESET_VALUE 0x04
	SAMP_AVG_MEAS_RBAT BIT[2:0]

S6_SAMP_AVG_CTL ADDRESS 0x0064 RW
S6_SAMP_AVG_CTL RESET_VALUE 0x00
	SAMP_AVG_OVERRIDE BIT[3:0]

S7_SAMP_AVG_CTL ADDRESS 0x0065 RW
S7_SAMP_AVG_CTL RESET_VALUE 0x04
	SAMP_AVG_PON_OCV BIT[2:0]

S1_CNT_CTL ADDRESS 0x006A RW
S1_CNT_CTL RESET_VALUE 0x36
	HIGH_CNT_THR_LOW_LOAD BIT[6:4]
	LOW_CNT_THR_LOW_LOAD BIT[2:0]

S2_CNT_CTL1 ADDRESS 0x006C RW
S2_CNT_CTL1 RESET_VALUE 0x65
	HIGH_CNT_THR_HIGH_LOAD BIT[6:4]
	LOW_CNT_THR_HIGH_LOAD BIT[2:0]

S2_CNT_CTL2 ADDRESS 0x006D RW
S2_CNT_CTL2 RESET_VALUE 0x07
	META_CNT_THR_HIGH_LOAD BIT[2:0]

S3_CNT_CTL ADDRESS 0x006F RW
S3_CNT_CTL RESET_VALUE 0x02
	META_CNT_THR_MEAS_OCV BIT[2:0]

S4_CNT_CTL ADDRESS 0x0071 RW
S4_CNT_CTL RESET_VALUE 0x02
	META_CNT_THR_MEAS_RBAT BIT[2:0]

S1_VSENSE_THR_CTL ADDRESS 0x0073 RW
S1_VSENSE_THR_CTL RESET_VALUE 0x2E
	VSENSE_THR_LOW_LOAD BIT[7:0]

S2_VSENSE_THR_CTL ADDRESS 0x0075 RW
S2_VSENSE_THR_CTL RESET_VALUE 0x29
	VSENSE_THR_HIGH_LOAD BIT[7:0]

S3_VSENSE_THR_CTL ADDRESS 0x0077 RW
S3_VSENSE_THR_CTL RESET_VALUE 0x08
	VSENSE_THR_MEAS_OCV BIT[7:0]

S4_VSENSE_THR_CTL ADDRESS 0x0079 RW
S4_VSENSE_THR_CTL RESET_VALUE 0x8B
	VSENSE_THR_MEAS_RBAT BIT[7:0]

CC_THR0 ADDRESS 0x007A RW
CC_THR0 RESET_VALUE 0xFF
	CC_THR_7_0 BIT[7:0]

CC_THR1 ADDRESS 0x007B RW
CC_THR1 RESET_VALUE 0xFF
	CC_THR_15_8 BIT[7:0]

CC_THR2 ADDRESS 0x007C RW
CC_THR2 RESET_VALUE 0xFF
	CC_THR_23_16 BIT[7:0]

CC_THR3 ADDRESS 0x007D RW
CC_THR3 RESET_VALUE 0xFF
	CC_THR_31_24 BIT[7:0]

CC_THR4 ADDRESS 0x007E RW
CC_THR4 RESET_VALUE 0x07
	CC_THR_35_32 BIT[3:0]

OCV_FOR_R_DATA0 ADDRESS 0x0080 R
OCV_FOR_R_DATA0 RESET_VALUE 0xXX
	OCV_FOR_R_7_0 BIT[7:0]

OCV_FOR_R_DATA1 ADDRESS 0x0081 R
OCV_FOR_R_DATA1 RESET_VALUE 0xXX
	OCV_FOR_R_15_8 BIT[7:0]

VSENSE_FOR_R_DATA0 ADDRESS 0x0082 R
VSENSE_FOR_R_DATA0 RESET_VALUE 0xXX
	VSENSE_FOR_R_7_0 BIT[7:0]

VSENSE_FOR_R_DATA1 ADDRESS 0x0083 R
VSENSE_FOR_R_DATA1 RESET_VALUE 0xXX
	VSENSE_FOR_R_15_8 BIT[7:0]

VBAT_FOR_R_DATA0 ADDRESS 0x0084 R
VBAT_FOR_R_DATA0 RESET_VALUE 0xXX
	VBAT_FOR_R_7_0 BIT[7:0]

VBAT_FOR_R_DATA1 ADDRESS 0x0085 R
VBAT_FOR_R_DATA1 RESET_VALUE 0xXX
	VBAT_FOR_R_15_8 BIT[7:0]

CC_DATA0 ADDRESS 0x008A R
CC_DATA0 RESET_VALUE 0xXX
	CC_DATA_7_0 BIT[7:0]

CC_DATA1 ADDRESS 0x008B R
CC_DATA1 RESET_VALUE 0xXX
	CC_DATA_15_8 BIT[7:0]

CC_DATA2 ADDRESS 0x008C R
CC_DATA2 RESET_VALUE 0xXX
	CC_DATA_23_16 BIT[7:0]

CC_DATA3 ADDRESS 0x008D R
CC_DATA3 RESET_VALUE 0xXX
	CC_DATA_31_24 BIT[7:0]

CC_DATA4 ADDRESS 0x008E R
CC_DATA4 RESET_VALUE 0x0X
	CC_DATA_35_32 BIT[3:0]

OCV_FOR_SOC_DATA0 ADDRESS 0x0090 R
OCV_FOR_SOC_DATA0 RESET_VALUE 0xXX
	OCV_FOR_SOC_7_0 BIT[7:0]

OCV_FOR_SOC_DATA1 ADDRESS 0x0091 R
OCV_FOR_SOC_DATA1 RESET_VALUE 0xXX
	OCV_FOR_SOC_15_8 BIT[7:0]

VSENSE_PON_DATA0 ADDRESS 0x0094 R
VSENSE_PON_DATA0 RESET_VALUE 0xXX
	VSENSE_PON_7_0 BIT[7:0]

VSENSE_PON_DATA1 ADDRESS 0x0095 R
VSENSE_PON_DATA1 RESET_VALUE 0xXX
	VSENSE_PON_15_8 BIT[7:0]

VSENSE_AVG_DATA0 ADDRESS 0x0098 R
VSENSE_AVG_DATA0 RESET_VALUE 0xXX
	VSENSE_AVG_7_0 BIT[7:0]

VSENSE_AVG_DATA1 ADDRESS 0x0099 R
VSENSE_AVG_DATA1 RESET_VALUE 0xXX
	VSENSE_AVG_15_8 BIT[7:0]

VBAT_AVG_DATA0 ADDRESS 0x009E R
VBAT_AVG_DATA0 RESET_VALUE 0xXX
	VBAT_AVG_7_0 BIT[7:0]

VBAT_AVG_DATA1 ADDRESS 0x009F R
VBAT_AVG_DATA1 RESET_VALUE 0xXX
	VBAT_AVG_15_8 BIT[7:0]

SW_CC_THR0 ADDRESS 0x00A0 RW
SW_CC_THR0 RESET_VALUE 0xFF
	SW_CC_THR_7_0 BIT[7:0]

SW_CC_THR1 ADDRESS 0x00A1 RW
SW_CC_THR1 RESET_VALUE 0xFF
	SW_CC_THR_15_8 BIT[7:0]

SW_CC_THR2 ADDRESS 0x00A2 RW
SW_CC_THR2 RESET_VALUE 0xFF
	SW_CC_THR_23_16 BIT[7:0]

SW_CC_THR3 ADDRESS 0x00A3 RW
SW_CC_THR3 RESET_VALUE 0xFF
	SW_CC_THR_31_24 BIT[7:0]

SW_CC_THR4 ADDRESS 0x00A4 RW
SW_CC_THR4 RESET_VALUE 0x07
	SW_CC_THR_35_32 BIT[3:0]

SW_CC_DATA0 ADDRESS 0x00A8 R
SW_CC_DATA0 RESET_VALUE 0xXX
	SW_CC_DATA_7_0 BIT[7:0]

SW_CC_DATA1 ADDRESS 0x00A9 R
SW_CC_DATA1 RESET_VALUE 0xXX
	SW_CC_DATA_15_8 BIT[7:0]

SW_CC_DATA2 ADDRESS 0x00AA R
SW_CC_DATA2 RESET_VALUE 0xXX
	SW_CC_DATA_23_16 BIT[7:0]

SW_CC_DATA3 ADDRESS 0x00AB R
SW_CC_DATA3 RESET_VALUE 0xXX
	SW_CC_DATA_31_24 BIT[7:0]

SW_CC_DATA4 ADDRESS 0x00AC R
SW_CC_DATA4 RESET_VALUE 0x0X
	SW_CC_DATA_35_32 BIT[3:0]

BMS_DATA_REG_0 ADDRESS 0x00B0 RW
BMS_DATA_REG_0 RESET_VALUE 0xFF
	BMS_DATA_REG_0 BIT[7:0]

BMS_DATA_REG_1 ADDRESS 0x00B1 RW
BMS_DATA_REG_1 RESET_VALUE 0xFF
	BMS_DATA_REG_1 BIT[7:0]

BMS_DATA_REG_2 ADDRESS 0x00B2 RW
BMS_DATA_REG_2 RESET_VALUE 0xFF
	BMS_DATA_REG_2 BIT[7:0]

BMS_DATA_REG_3 ADDRESS 0x00B3 RW
BMS_DATA_REG_3 RESET_VALUE 0xFF
	BMS_DATA_REG_3 BIT[7:0]

BMS_DATA_REG_4 ADDRESS 0x00B4 RW
BMS_DATA_REG_4 RESET_VALUE 0xFF
	BMS_DATA_REG_4 BIT[7:0]

BMS_DATA_REG_5 ADDRESS 0x00B5 RW
BMS_DATA_REG_5 RESET_VALUE 0xFF
	BMS_DATA_REG_5 BIT[7:0]

BMS_DATA_REG_6 ADDRESS 0x00B6 RW
BMS_DATA_REG_6 RESET_VALUE 0xFF
	BMS_DATA_REG_6 BIT[7:0]

BMS_DATA_REG_7 ADDRESS 0x00B7 RW
BMS_DATA_REG_7 RESET_VALUE 0xFF
	BMS_DATA_REG_7 BIT[7:0]

BMS_DATA_REG_8 ADDRESS 0x00B8 RW
BMS_DATA_REG_8 RESET_VALUE 0xFF
	BMS_DATA_REG_8 BIT[7:0]

BMS_DATA_REG_9 ADDRESS 0x00B9 RW
BMS_DATA_REG_9 RESET_VALUE 0xFF
	BMS_DATA_REG_9 BIT[7:0]

BMS_DATA_REG_A ADDRESS 0x00BA RW
BMS_DATA_REG_A RESET_VALUE 0xFF
	BMS_DATA_REG_A BIT[7:0]

BMS_DATA_REG_B ADDRESS 0x00BB RW
BMS_DATA_REG_B RESET_VALUE 0xFF
	BMS_DATA_REG_B BIT[7:0]

BMS_DATA_REG_C ADDRESS 0x00BC RW
BMS_DATA_REG_C RESET_VALUE 0xFF
	BMS_DATA_REG_C BIT[7:0]

BMS_DATA_REG_D ADDRESS 0x00BD RW
BMS_DATA_REG_D RESET_VALUE 0xFF
	BMS_DATA_REG_D BIT[7:0]

BMS_DATA_REG_E ADDRESS 0x00BE RW
BMS_DATA_REG_E RESET_VALUE 0xFF
	BMS_DATA_REG_E BIT[7:0]

BMS_DATA_REG_F ADDRESS 0x00BF RW
BMS_DATA_REG_F RESET_VALUE 0xFF
	BMS_DATA_REG_F BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
	ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
	INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
	VSENSE_FOR_R_INT_TEST_VAL BIT[7]
	VSENSE_AVG_INT_TEST_VAL BIT[6]
	SW_CC_THR_INT_TEST_VAL BIT[5]
	OCV_THR_INT_TEST_VAL BIT[4]
	CHARGE_BEGIN_INT_TEST_VAL BIT[3]
	GOOD_OCV_INT_TEST_VAL BIT[2]
	OCV_FOR_R_INT_TEST_VAL BIT[1]
	CC_THR_INT_TEST_VAL BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.XO_BASE (level 1)
----------------------------------------------------------------------------------------
XO_BASE BASE 0x00005000 xoaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.XO_BASE.XO (level 2)
----------------------------------------------------------------------------------------
xo MODULE OFFSET=XO_BASE+0x00000000 MAX=XO_BASE+0x000000FF APRE=XO_ SPRE=XO_ BPRE=XO_ ABPRE=XO_ FPRE=XO_

----------------------------------------------------------------------------------------
-- BASE PM8110.BB_CLK1_BASE (level 1)
----------------------------------------------------------------------------------------
BB_CLK1_BASE BASE 0x00005100 bb_clk1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.BB_CLK1_BASE.BB_CLK1 (level 2)
----------------------------------------------------------------------------------------
bb_clk1 MODULE OFFSET=BB_CLK1_BASE+0x00000000 MAX=BB_CLK1_BASE+0x000000FF APRE=BB_CLK1_ SPRE=BB_CLK1_ BPRE=BB_CLK1_ ABPRE=BB_CLK1_ FPRE=BB_CLK1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
	PC_POLARITY BIT[1]
	FOLLOW_PC_EN BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.RF_CLK1_BASE (level 1)
----------------------------------------------------------------------------------------
RF_CLK1_BASE BASE 0x00005400 rf_clk1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.RF_CLK1_BASE.RF_CLK1 (level 2)
----------------------------------------------------------------------------------------
rf_clk1 MODULE OFFSET=RF_CLK1_BASE+0x00000000 MAX=RF_CLK1_BASE+0x000000FF APRE=RF_CLK1_ SPRE=RF_CLK1_ BPRE=RF_CLK1_ ABPRE=RF_CLK1_ FPRE=RF_CLK1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
	PC_POLARITY BIT[1]
	FOLLOW_PC_EN BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.RF_CLK2_BASE (level 1)
----------------------------------------------------------------------------------------
RF_CLK2_BASE BASE 0x00005500 rf_clk2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.RF_CLK2_BASE.RF_CLK2 (level 2)
----------------------------------------------------------------------------------------
rf_clk2 MODULE OFFSET=RF_CLK2_BASE+0x00000000 MAX=RF_CLK2_BASE+0x000000FF APRE=RF_CLK2_ SPRE=RF_CLK2_ BPRE=RF_CLK2_ ABPRE=RF_CLK2_ FPRE=RF_CLK2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
	PC_POLARITY BIT[1]
	FOLLOW_PC_EN BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.CLK_DIST_BASE (level 1)
----------------------------------------------------------------------------------------
CLK_DIST_BASE BASE 0x00005900 clk_distaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.CLK_DIST_BASE.CLK_DIST (level 2)
----------------------------------------------------------------------------------------
clk_dist MODULE OFFSET=CLK_DIST_BASE+0x00000000 MAX=CLK_DIST_BASE+0x000000FF APRE=CLK_DIST_ SPRE=CLK_DIST_ BPRE=CLK_DIST_ ABPRE=CLK_DIST_ FPRE=CLK_DIST_

----------------------------------------------------------------------------------------
-- BASE PM8110.SLEEP_CLK1_BASE (level 1)
----------------------------------------------------------------------------------------
SLEEP_CLK1_BASE BASE 0x00005A00 sleep_clk1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SLEEP_CLK1_BASE.SLEEP_CLK1 (level 2)
----------------------------------------------------------------------------------------
sleep_clk1 MODULE OFFSET=SLEEP_CLK1_BASE+0x00000000 MAX=SLEEP_CLK1_BASE+0x000000FF APRE=SLEEP_CLK1_ SPRE=SLEEP_CLK1_ BPRE=SLEEP_CLK1_ ABPRE=SLEEP_CLK1_ FPRE=SLEEP_CLK1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0C
	SUBTYPE BIT[7:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	SLP_CLK_PAD_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.RTC_WR_BASE (level 1)
----------------------------------------------------------------------------------------
RTC_WR_BASE BASE 0x00006000 rtc_wraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.RTC_WR_BASE.RTC_WR (level 2)
----------------------------------------------------------------------------------------
rtc_wr MODULE OFFSET=RTC_WR_BASE+0x00000000 MAX=RTC_WR_BASE+0x000000FF APRE=RTC_WR_ SPRE=RTC_WR_ BPRE=RTC_WR_ ABPRE=RTC_WR_ FPRE=RTC_WR_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	RTC_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.RTC_ALARM_BASE (level 1)
----------------------------------------------------------------------------------------
RTC_ALARM_BASE BASE 0x00006100 rtc_alarmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.RTC_ALARM_BASE.RTC_ALARM (level 2)
----------------------------------------------------------------------------------------
rtc_alarm MODULE OFFSET=RTC_ALARM_BASE+0x00000000 MAX=RTC_ALARM_BASE+0x000000FF APRE=RTC_ALARM_ SPRE=RTC_ALARM_ BPRE=RTC_ALARM_ ABPRE=RTC_ALARM_ FPRE=RTC_ALARM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ALARM_EN BIT[7]
	ABORT_EN BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.RTC_TIMER_BASE (level 1)
----------------------------------------------------------------------------------------
RTC_TIMER_BASE BASE 0x00006200 rtc_timeraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.RTC_TIMER_BASE.RTC_TIMER (level 2)
----------------------------------------------------------------------------------------
rtc_timer MODULE OFFSET=RTC_TIMER_BASE+0x00000000 MAX=RTC_TIMER_BASE+0x000000FF APRE=RTC_TIMER_ SPRE=RTC_TIMER_ BPRE=RTC_TIMER_ ABPRE=RTC_TIMER_ FPRE=RTC_TIMER_

----------------------------------------------------------------------------------------
-- BASE PM8110.PBS_CORE_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CORE_BASE BASE 0x00007000 pbs_coreaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PBS_CORE_BASE.PBS_CORE (level 2)
----------------------------------------------------------------------------------------
pbs_core MODULE OFFSET=PBS_CORE_BASE+0x00000000 MAX=PBS_CORE_BASE+0x000000FF APRE=PBS_CORE_ SPRE=PBS_CORE_ BPRE=PBS_CORE_ ABPRE=PBS_CORE_ FPRE=PBS_CORE_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

SEQ_STATUS0 ADDRESS 0x0008 R
SEQ_STATUS0 RESET_VALUE 0x00
	LAST_SEQ_COMP_STATUS BIT[5:4]
	LAST_SEQ_COMP BIT[3:0]

SEQ_STATUS3 ADDRESS 0x0009 R
SEQ_STATUS3 RESET_VALUE 0x00
	PBS_MODE_STATUS BIT[0]

SEQ_PC_STATUS0 ADDRESS 0x000A R
SEQ_PC_STATUS0 RESET_VALUE 0xXX
	PC_LSB BIT[7:0]

SEQ_PC_STATUS1 ADDRESS 0x000B R
SEQ_PC_STATUS1 RESET_VALUE 0xXX
	PC_MSB BIT[7:0]

SEQ_IR_STATUS0 ADDRESS 0x000C R
SEQ_IR_STATUS0 RESET_VALUE 0xXX
	IR_BYTE0 BIT[7:0]

SEQ_IR_STATUS1 ADDRESS 0x000D R
SEQ_IR_STATUS1 RESET_VALUE 0xXX
	IR_BYTE1 BIT[7:0]

SEQ_IR_STATUS2 ADDRESS 0x000E R
SEQ_IR_STATUS2 RESET_VALUE 0xXX
	IR_BYTE2 BIT[7:0]

SEQ_IR_STATUS3 ADDRESS 0x000F R
SEQ_IR_STATUS3 RESET_VALUE 0xXX
	IR_BYTE3 BIT[7:0]

MEM_INTF_CFG ADDRESS 0x0040 RW
MEM_INTF_CFG RESET_VALUE 0x00
	RIF_MEM_ACCESS_EN BIT[7]

MEM_INTF_CTL ADDRESS 0x0041 RW
MEM_INTF_CTL RESET_VALUE 0x00
	BURST BIT[7]
	WR_EN BIT[6]

MEM_INTF_ADDR_LSB ADDRESS 0x0042 RW
MEM_INTF_ADDR_LSB RESET_VALUE 0x00
	MEM_INTF_ADDR_LSB BIT[7:0]

MEM_INTF_ADDR_MSB ADDRESS 0x0043 RW
MEM_INTF_ADDR_MSB RESET_VALUE 0x00
	MEM_INTF_ADDR_MSB BIT[7:0]

MEM_INTF_WR_DATA0 ADDRESS 0x0048 RW
MEM_INTF_WR_DATA0 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_0 BIT[7:0]

MEM_INTF_WR_DATA1 ADDRESS 0x0049 RW
MEM_INTF_WR_DATA1 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_1 BIT[7:0]

MEM_INTF_WR_DATA2 ADDRESS 0x004A RW
MEM_INTF_WR_DATA2 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_2 BIT[7:0]

MEM_INTF_WR_DATA3 ADDRESS 0x004B RW
MEM_INTF_WR_DATA3 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_3 BIT[7:0]

MEM_INTF_RD_DATA0 ADDRESS 0x004C R
MEM_INTF_RD_DATA0 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_0 BIT[7:0]

MEM_INTF_RD_DATA1 ADDRESS 0x004D R
MEM_INTF_RD_DATA1 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_1 BIT[7:0]

MEM_INTF_RD_DATA2 ADDRESS 0x004E R
MEM_INTF_RD_DATA2 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_2 BIT[7:0]

MEM_INTF_RD_DATA3 ADDRESS 0x004F R
MEM_INTF_RD_DATA3 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_3 BIT[7:0]

TRIG_START_ADDR_LSB_n(n):(0)-(15) ARRAY 0x00000050+0x4*n
TRIG_START_ADDR_LSB_0 ADDRESS 0x0050 RW
TRIG_START_ADDR_LSB_0 RESET_VALUE 0x00
	SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_MSB_n(n):(0)-(15) ARRAY 0x00000051+0x4*n
TRIG_START_ADDR_MSB_0 ADDRESS 0x0051 RW
TRIG_START_ADDR_MSB_0 RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]

SEQ_STATUS1 ADDRESS 0x0090 R
SEQ_STATUS1 RESET_VALUE 0x00
	SEQ_IN_SERVICE BIT[7:4]
	LAST_SEQ_NORMAL BIT[3:0]

SEQ_STATUS2 ADDRESS 0x0091 R
SEQ_STATUS2 RESET_VALUE 0x00
	LAST_SEQ_ABORTED BIT[7:4]
	LAST_SEQ_ERROR BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.PBS_CLIENT0_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT0_BASE BASE 0x00007100 pbs_client0addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PBS_CLIENT0_BASE.PBS_CLIENT0 (level 2)
----------------------------------------------------------------------------------------
pbs_client0 MODULE OFFSET=PBS_CLIENT0_BASE+0x00000000 MAX=PBS_CLIENT0_BASE+0x000000FF APRE=PBS_CLIENT0_ SPRE=PBS_CLIENT0_ BPRE=PBS_CLIENT0_ ABPRE=PBS_CLIENT0_ FPRE=PBS_CLIENT0_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.PBS_CLIENT1_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT1_BASE BASE 0x00007200 pbs_client1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PBS_CLIENT1_BASE.PBS_CLIENT1 (level 2)
----------------------------------------------------------------------------------------
pbs_client1 MODULE OFFSET=PBS_CLIENT1_BASE+0x00000000 MAX=PBS_CLIENT1_BASE+0x000000FF APRE=PBS_CLIENT1_ SPRE=PBS_CLIENT1_ BPRE=PBS_CLIENT1_ ABPRE=PBS_CLIENT1_ FPRE=PBS_CLIENT1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.PBS_CLIENT2_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT2_BASE BASE 0x00007300 pbs_client2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PBS_CLIENT2_BASE.PBS_CLIENT2 (level 2)
----------------------------------------------------------------------------------------
pbs_client2 MODULE OFFSET=PBS_CLIENT2_BASE+0x00000000 MAX=PBS_CLIENT2_BASE+0x000000FF APRE=PBS_CLIENT2_ SPRE=PBS_CLIENT2_ BPRE=PBS_CLIENT2_ ABPRE=PBS_CLIENT2_ FPRE=PBS_CLIENT2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.PBS_CLIENT3_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT3_BASE BASE 0x00007400 pbs_client3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PBS_CLIENT3_BASE.PBS_CLIENT3 (level 2)
----------------------------------------------------------------------------------------
pbs_client3 MODULE OFFSET=PBS_CLIENT3_BASE+0x00000000 MAX=PBS_CLIENT3_BASE+0x000000FF APRE=PBS_CLIENT3_ SPRE=PBS_CLIENT3_ BPRE=PBS_CLIENT3_ ABPRE=PBS_CLIENT3_ FPRE=PBS_CLIENT3_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.PBS_CLIENT4_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT4_BASE BASE 0x00007500 pbs_client4addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PBS_CLIENT4_BASE.PBS_CLIENT4 (level 2)
----------------------------------------------------------------------------------------
pbs_client4 MODULE OFFSET=PBS_CLIENT4_BASE+0x00000000 MAX=PBS_CLIENT4_BASE+0x000000FF APRE=PBS_CLIENT4_ SPRE=PBS_CLIENT4_ BPRE=PBS_CLIENT4_ ABPRE=PBS_CLIENT4_ FPRE=PBS_CLIENT4_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.PBS_CLIENT5_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT5_BASE BASE 0x00007600 pbs_client5addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PBS_CLIENT5_BASE.PBS_CLIENT5 (level 2)
----------------------------------------------------------------------------------------
pbs_client5 MODULE OFFSET=PBS_CLIENT5_BASE+0x00000000 MAX=PBS_CLIENT5_BASE+0x000000FF APRE=PBS_CLIENT5_ SPRE=PBS_CLIENT5_ BPRE=PBS_CLIENT5_ ABPRE=PBS_CLIENT5_ FPRE=PBS_CLIENT5_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.MPP1_BASE (level 1)
----------------------------------------------------------------------------------------
MPP1_BASE BASE 0x0000A000 mpp1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.MPP1_BASE.MPP1 (level 2)
----------------------------------------------------------------------------------------
mpp1 MODULE OFFSET=MPP1_BASE+0x00000000 MAX=MPP1_BASE+0x000000FF APRE=MPP1_ SPRE=MPP1_ BPRE=MPP1_ ABPRE=MPP1_ FPRE=MPP1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1
	MPP_VAL BIT[0]
		MPP_INPUT_LOW VALUE 0x0
		MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		BIDIRECTIONAL VALUE 0x3
		ANALOG_INPUT VALUE 0x4
		ANALOG_OUTPUT VALUE 0x5
		CURRENT_SINK VALUE 0x6
		RESERVED VALUE 0x7
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_MPP VALUE 0x2
		NOT_PAIRED_MPP VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
		R600OHM VALUE 0x0
		OPEN VALUE 0x1
		R10KOHM VALUE 0x2
		R30KOHM VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
		VREF_1V25 VALUE 0x0
		VREF_0V625 VALUE 0x1
		VREF_0V3125 VALUE 0x2
		PAIRED_MPP VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
		HKADC5 VALUE 0x0
		HKADC6 VALUE 0x1
		HKADC7 VALUE 0x2
		HKADC8 VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
		CURRENT_5MA VALUE 0x0
		CURRENT_10MA VALUE 0x1
		CURRENT_15MA VALUE 0x2
		CURRENT_20MA VALUE 0x3
		CURRENT_25MA VALUE 0x4
		CURRENT_30MA VALUE 0x5
		CURRENT_35MA VALUE 0x6
		CURRENT_40MA VALUE 0x7

----------------------------------------------------------------------------------------
-- BASE PM8110.MPP2_BASE (level 1)
----------------------------------------------------------------------------------------
MPP2_BASE BASE 0x0000A100 mpp2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.MPP2_BASE.MPP2 (level 2)
----------------------------------------------------------------------------------------
mpp2 MODULE OFFSET=MPP2_BASE+0x00000000 MAX=MPP2_BASE+0x000000FF APRE=MPP2_ SPRE=MPP2_ BPRE=MPP2_ ABPRE=MPP2_ FPRE=MPP2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1
	MPP_VAL BIT[0]
		MPP_INPUT_LOW VALUE 0x0
		MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		BIDIRECTIONAL VALUE 0x3
		ANALOG_INPUT VALUE 0x4
		ANALOG_OUTPUT VALUE 0x5
		CURRENT_SINK VALUE 0x6
		RESERVED VALUE 0x7
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_MPP VALUE 0x2
		NOT_PAIRED_MPP VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
		R600OHM VALUE 0x0
		OPEN VALUE 0x1
		R10KOHM VALUE 0x2
		R30KOHM VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
		VREF_1V25 VALUE 0x0
		VREF_0V625 VALUE 0x1
		VREF_0V3125 VALUE 0x2
		PAIRED_MPP VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
		HKADC5 VALUE 0x0
		HKADC6 VALUE 0x1
		HKADC7 VALUE 0x2
		HKADC8 VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
		CURRENT_5MA VALUE 0x0
		CURRENT_10MA VALUE 0x1
		CURRENT_15MA VALUE 0x2
		CURRENT_20MA VALUE 0x3
		CURRENT_25MA VALUE 0x4
		CURRENT_30MA VALUE 0x5
		CURRENT_35MA VALUE 0x6
		CURRENT_40MA VALUE 0x7

----------------------------------------------------------------------------------------
-- BASE PM8110.MPP3_BASE (level 1)
----------------------------------------------------------------------------------------
MPP3_BASE BASE 0x0000A200 mpp3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.MPP3_BASE.MPP3 (level 2)
----------------------------------------------------------------------------------------
mpp3 MODULE OFFSET=MPP3_BASE+0x00000000 MAX=MPP3_BASE+0x000000FF APRE=MPP3_ SPRE=MPP3_ BPRE=MPP3_ ABPRE=MPP3_ FPRE=MPP3_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1
	MPP_VAL BIT[0]
		MPP_INPUT_LOW VALUE 0x0
		MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		BIDIRECTIONAL VALUE 0x3
		ANALOG_INPUT VALUE 0x4
		ANALOG_OUTPUT VALUE 0x5
		CURRENT_SINK VALUE 0x6
		RESERVED VALUE 0x7
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_MPP VALUE 0x2
		NOT_PAIRED_MPP VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
		R600OHM VALUE 0x0
		OPEN VALUE 0x1
		R10KOHM VALUE 0x2
		R30KOHM VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
		VREF_1V25 VALUE 0x0
		VREF_0V625 VALUE 0x1
		VREF_0V3125 VALUE 0x2
		PAIRED_MPP VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
		HKADC5 VALUE 0x0
		HKADC6 VALUE 0x1
		HKADC7 VALUE 0x2
		HKADC8 VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
		CURRENT_5MA VALUE 0x0
		CURRENT_10MA VALUE 0x1
		CURRENT_15MA VALUE 0x2
		CURRENT_20MA VALUE 0x3
		CURRENT_25MA VALUE 0x4
		CURRENT_30MA VALUE 0x5
		CURRENT_35MA VALUE 0x6
		CURRENT_40MA VALUE 0x7

----------------------------------------------------------------------------------------
-- BASE PM8110.MPP4_BASE (level 1)
----------------------------------------------------------------------------------------
MPP4_BASE BASE 0x0000A300 mpp4addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.MPP4_BASE.MPP4 (level 2)
----------------------------------------------------------------------------------------
mpp4 MODULE OFFSET=MPP4_BASE+0x00000000 MAX=MPP4_BASE+0x000000FF APRE=MPP4_ SPRE=MPP4_ BPRE=MPP4_ ABPRE=MPP4_ FPRE=MPP4_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1
	MPP_VAL BIT[0]
		MPP_INPUT_LOW VALUE 0x0
		MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		BIDIRECTIONAL VALUE 0x3
		ANALOG_INPUT VALUE 0x4
		ANALOG_OUTPUT VALUE 0x5
		CURRENT_SINK VALUE 0x6
		RESERVED VALUE 0x7
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_MPP VALUE 0x2
		NOT_PAIRED_MPP VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
		R600OHM VALUE 0x0
		OPEN VALUE 0x1
		R10KOHM VALUE 0x2
		R30KOHM VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
		VREF_1V25 VALUE 0x0
		VREF_0V625 VALUE 0x1
		VREF_0V3125 VALUE 0x2
		PAIRED_MPP VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
		HKADC5 VALUE 0x0
		HKADC6 VALUE 0x1
		HKADC7 VALUE 0x2
		HKADC8 VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
		CURRENT_5MA VALUE 0x0
		CURRENT_10MA VALUE 0x1
		CURRENT_15MA VALUE 0x2
		CURRENT_20MA VALUE 0x3
		CURRENT_25MA VALUE 0x4
		CURRENT_30MA VALUE 0x5
		CURRENT_35MA VALUE 0x6
		CURRENT_40MA VALUE 0x7

----------------------------------------------------------------------------------------
-- BASE PM8110.GPIO1_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO1_BASE BASE 0x0000C000 gpio1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.GPIO1_BASE.GPIO1 (level 2)
----------------------------------------------------------------------------------------
gpio1 MODULE OFFSET=GPIO1_BASE+0x00000000 MAX=GPIO1_BASE+0x000000FF APRE=GPIO1_ SPRE=GPIO1_ BPRE=GPIO1_ ABPRE=GPIO1_ FPRE=GPIO1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		RESERVED VALUE 0x3
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_GPIO VALUE 0x2
		NOT_PAIRED_GPIO VALUE 0x3
		SPECIAL_FUNCTION1 VALUE 0x4
		NOT_SPECIAL_FUNCTION1 VALUE 0x5
		SPECIAL_FUNCTION2 VALUE 0x6
		NOT_SPECIAL_FUNCTION2 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3
		VIN4 VALUE 0x4
		VIN5 VALUE 0x5
		VIN6 VALUE 0x6
		VIN7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_HIGH VALUE 0x1
		OPEN_LOW VALUE 0x2
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW VALUE 0x1
		MED VALUE 0x2
		HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8110.GPIO2_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO2_BASE BASE 0x0000C100 gpio2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.GPIO2_BASE.GPIO2 (level 2)
----------------------------------------------------------------------------------------
gpio2 MODULE OFFSET=GPIO2_BASE+0x00000000 MAX=GPIO2_BASE+0x000000FF APRE=GPIO2_ SPRE=GPIO2_ BPRE=GPIO2_ ABPRE=GPIO2_ FPRE=GPIO2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		RESERVED VALUE 0x3
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_GPIO VALUE 0x2
		NOT_PAIRED_GPIO VALUE 0x3
		SPECIAL_FUNCTION1 VALUE 0x4
		NOT_SPECIAL_FUNCTION1 VALUE 0x5
		SPECIAL_FUNCTION2 VALUE 0x6
		NOT_SPECIAL_FUNCTION2 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3
		VIN4 VALUE 0x4
		VIN5 VALUE 0x5
		VIN6 VALUE 0x6
		VIN7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_HIGH VALUE 0x1
		OPEN_LOW VALUE 0x2
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW VALUE 0x1
		MED VALUE 0x2
		HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8110.GPIO3_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO3_BASE BASE 0x0000C200 gpio3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.GPIO3_BASE.GPIO3 (level 2)
----------------------------------------------------------------------------------------
gpio3 MODULE OFFSET=GPIO3_BASE+0x00000000 MAX=GPIO3_BASE+0x000000FF APRE=GPIO3_ SPRE=GPIO3_ BPRE=GPIO3_ ABPRE=GPIO3_ FPRE=GPIO3_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		RESERVED VALUE 0x3
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_GPIO VALUE 0x2
		NOT_PAIRED_GPIO VALUE 0x3
		SPECIAL_FUNCTION1 VALUE 0x4
		NOT_SPECIAL_FUNCTION1 VALUE 0x5
		SPECIAL_FUNCTION2 VALUE 0x6
		NOT_SPECIAL_FUNCTION2 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3
		VIN4 VALUE 0x4
		VIN5 VALUE 0x5
		VIN6 VALUE 0x6
		VIN7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_HIGH VALUE 0x1
		OPEN_LOW VALUE 0x2
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW VALUE 0x1
		MED VALUE 0x2
		HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8110.GPIO4_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO4_BASE BASE 0x0000C300 gpio4addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.GPIO4_BASE.GPIO4 (level 2)
----------------------------------------------------------------------------------------
gpio4 MODULE OFFSET=GPIO4_BASE+0x00000000 MAX=GPIO4_BASE+0x000000FF APRE=GPIO4_ SPRE=GPIO4_ BPRE=GPIO4_ ABPRE=GPIO4_ FPRE=GPIO4_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		RESERVED VALUE 0x3
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_GPIO VALUE 0x2
		NOT_PAIRED_GPIO VALUE 0x3
		SPECIAL_FUNCTION1 VALUE 0x4
		NOT_SPECIAL_FUNCTION1 VALUE 0x5
		SPECIAL_FUNCTION2 VALUE 0x6
		NOT_SPECIAL_FUNCTION2 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3
		VIN4 VALUE 0x4
		VIN5 VALUE 0x5
		VIN6 VALUE 0x6
		VIN7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_HIGH VALUE 0x1
		OPEN_LOW VALUE 0x2
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW VALUE 0x1
		MED VALUE 0x2
		HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8110.TRIM_BASE (level 1)
----------------------------------------------------------------------------------------
TRIM_BASE BASE 0x0000FE00 trimaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.TRIM_BASE.TRIM (level 2)
----------------------------------------------------------------------------------------
trim MODULE OFFSET=TRIM_BASE+0x00000000 MAX=TRIM_BASE+0x000000FF APRE=TRIM_ SPRE=TRIM_ BPRE=TRIM_ ABPRE=TRIM_ FPRE=TRIM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

TRIM_REG_INIT_STATUS ADDRESS 0x0008 R
TRIM_REG_INIT_STATUS RESET_VALUE 0xXX
	TRIM_OTP_NOT_PROG BIT[4]
	SW_TRIM_REG_INIT_EXEC BIT[3]
	SW_TRIM_REG_INIT_ON BIT[2]
	HW_TRIM_REG_INIT_EXEC BIT[1]
	HW_TRIM_REG_INIT_ON BIT[0]

OTP_PROG_STATUS ADDRESS 0x0009 R
OTP_PROG_STATUS RESET_VALUE 0x0X
	TRIM_OTP_ALREADY_PROG BIT[2]
	OTP_PROG_EXEC BIT[1]
	TRIM_OTP_PROG_ON BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.BCLK_GEN_MAIN_BASE (level 1)
----------------------------------------------------------------------------------------
BCLK_GEN_MAIN_BASE BASE 0x00011000 bclk_gen_mainaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.BCLK_GEN_MAIN_BASE.BCLK_GEN_MAIN (level 2)
----------------------------------------------------------------------------------------
bclk_gen_main MODULE OFFSET=BCLK_GEN_MAIN_BASE+0x00000000 MAX=BCLK_GEN_MAIN_BASE+0x000000FF APRE=BCLK_GEN_MAIN_ SPRE=BCLK_GEN_MAIN_ BPRE=BCLK_GEN_MAIN_ ABPRE=BCLK_GEN_MAIN_ FPRE=BCLK_GEN_MAIN_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

BCLK_GEN_ENABLE ADDRESS 0x0046 RW
BCLK_GEN_ENABLE RESET_VALUE 0x01
	EN_BCLK_GEN BIT[7]
	FOLLOW_CLK_REQ BIT[0]

QM_MODE ADDRESS 0x0051 RW
QM_MODE RESET_VALUE 0x00
	QM_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.S1_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S1_CTRL_BASE BASE 0x00011400 s1_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S1_CTRL_BASE.S1_CTRL (level 2)
----------------------------------------------------------------------------------------
s1_ctrl MODULE OFFSET=S1_CTRL_BASE+0x00000000 MAX=S1_CTRL_BASE+0x000000FF APRE=S1_CTRL_ SPRE=S1_CTRL_ BPRE=S1_CTRL_ ABPRE=S1_CTRL_ FPRE=S1_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS BIT[5]
	UL_VOLTAGE BIT[4]
	LL_VOLTAGE BIT[3]
	PS_TRUE BIT[2]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	RANGE BIT[0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3E
	V_SET BIT[6:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
	PFM_VOLT_CTL BIT[7]
	PFM_IBOOST BIT[6]
	PFM_TYPE_I BIT[5]
	PFM_COMP_HYST BIT[4]
	PFM_COMP_PLS_FLTR BIT[3]
	PFM_IPLIM_CTRL BIT[2]
	PFM_IPLIM_DLY BIT[1:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	PWM BIT[7]
	AUTO_MODE BIT[6]
	FOLLOW_PMIC_AWAKE BIT[4]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]

COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
	POLE2_CTRL BIT[2]
	CZ_CTRL BIT[1:0]

GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
	GM_CTL BIT[3:0]

RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
	RZ_CTL BIT[3:0]

ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
	SA_COMP_CAP BIT[1]
	ISNS_RES_IOS BIT[0]

SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
	CURRENT_CTRL BIT[3]
	NSAW_CTRL BIT[2:0]

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
	DMAX_EN BIT[7]
	DMAX_TIME_SEL BIT[0]

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
	PS_EN BIT[7]
	PS_TIME_HYST BIT[3:2]
	PSKIP_EXIT_SEL BIT[1]
	PS_METHOD BIT[0]

PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
	PS_VRST BIT[6:3]
	PS_VSET BIT[2:0]

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
	PWM_PFM_SEL BIT[4]
	PFM_PWM_SEL BIT[3:2]
	MODE_SEL_DLY BIT[1:0]

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]

PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
	VGA_GAIN BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x85
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x85
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]

FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
	FT_EN BIT[7]
	GM_BOOST BIT[6]
	NL_DEAD_ZONE BIT[5:3]
	NL_CUR_CTL BIT[2:0]

QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
	FOLLOW_QM BIT[5]
	QMODE_PS_METHOD BIT[4]
	QMODE_PS_VRST BIT[3:0]

UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
	UL_INT_EN BIT[7]
	LL_INT_EN BIT[6]

UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
	V_SET BIT[6:0]

LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
	V_SET BIT[6:0]

CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	SPARE_0 BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.S1_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S1_PS_BASE BASE 0x00011500 s1_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S1_PS_BASE.S1_PS (level 2)
----------------------------------------------------------------------------------------
s1_ps MODULE OFFSET=S1_PS_BASE+0x00000000 MAX=S1_PS_BASE+0x000000FF APRE=S1_PS_ SPRE=S1_PS_ BPRE=S1_PS_ ABPRE=S1_PS_ FPRE=S1_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_AUTOINT_SEL BIT[5:3]
	CURRENT_LIM_PWM_SEL BIT[2:0]

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_SEL BIT[2:0]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
	SOFT_START_ILIM_STEP_EN BIT[7]
	SOFT_START_MODE_SEL BIT[4]
	SOFT_START_ILIM_SEL BIT[2:1]
	SOFT_START_ILIM_STEP_DLY BIT[0]

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
	P_SWITCH_SIZE BIT[7:6]
	N_SWITCH_SIZE BIT[5:4]
	P_OFF_DRIVER_SIZE BIT[3]
	P_ON_DRIVER_SIZE BIT[2]
	N_ON_DRIVER_SIZE BIT[1]
	N_OFF_DRIVER_SIZE BIT[0]

DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
	DIG_DEADTIME_CTRL BIT[2:1]
	ANA_DEADTIME_CTRL BIT[0]

DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
	EN_PSW_DEAD_TIME BIT[5]
	EN_NSW_DEAD_TIME BIT[4]
	NSW_DEAD_TIME BIT[3:2]
	PSW_DEAD_TIME BIT[1:0]

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
	MIN_PON BIT[2:1]
	ISNS_BLNK_TIME BIT[0]

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
	INZERO_EN BIT[7]
	INZERO_OFFSET BIT[3:2]
	INZERO_FORCE BIT[1]

DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
	FSM_SEL BIT[4]
	FSM_CTL4 BIT[3]
	FSM_CTL3 BIT[2]
	FSM_CTL2 BIT[1]
	FSM_CTL1 BIT[0]

PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	ISNS_RATIO BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.S1_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S1_FREQ_BASE BASE 0x00011600 s1_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S1_FREQ_BASE.S1_FREQ (level 2)
----------------------------------------------------------------------------------------
s1_freq MODULE OFFSET=S1_FREQ_BASE+0x00000000 MAX=S1_FREQ_BASE+0x000000FF APRE=S1_FREQ_ SPRE=S1_FREQ_ BPRE=S1_FREQ_ ABPRE=S1_FREQ_ FPRE=S1_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
	FOLLOW_CLK_SX_REQ BIT[0]

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x03
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.S2_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S2_CTRL_BASE BASE 0x00011700 s2_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S2_CTRL_BASE.S2_CTRL (level 2)
----------------------------------------------------------------------------------------
s2_ctrl MODULE OFFSET=S2_CTRL_BASE+0x00000000 MAX=S2_CTRL_BASE+0x000000FF APRE=S2_CTRL_ SPRE=S2_CTRL_ BPRE=S2_CTRL_ ABPRE=S2_CTRL_ FPRE=S2_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0xXX
	VREG_OK_FLAG BIT[7]
	VREG_FAULT_FLAG BIT[6]
	NPM_FLAG BIT[1]
	STEPPER_DONE_FLAG BIT[0]

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0xXX
	ILS_FLAG BIT[4]
	ULS_FLAG BIT[3]
	LLS_FLAG BIT[2]
	GPL_HI_FLAG BIT[1]
	GPL_LO_FLAG BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MV_RANGE BIT[0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xE6
	VSET BIT[7:0]

VSET_VALID ADDRESS 0x0042 R
VSET_VALID RESET_VALUE 0xXX
	VSET_VALID BIT[7:0]

VOLTAGE_CTL3 ADDRESS 0x0044 RW
VOLTAGE_CTL3 RESET_VALUE 0x00
	PFM_VOFFSET_EN BIT[7]
	PFM_VOFFSET BIT[1:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	NPM BIT[7]
	AUTO_MODE BIT[6]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x88
	PD_EN BIT[7]
	WEAK_PD_EN BIT[6]
	WEAK_PD_PFM BIT[5]
	WEAK_PD_PWM BIT[4]
	LEAK_PD_EN BIT[3]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x02
	FREQ_CTL BIT[3:0]

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
	MULTIPHASE_EN BIT[7]

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
	PHASE_BALANCE_EN BIT[7]
	PHASE_STANDBY_MODE BIT[0]

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[1:0]

PHASE_CNT ADDRESS 0x0054 RW
PHASE_CNT RESET_VALUE 0x00
	PHASE_CNT BIT[1:0]

SS_CTL ADDRESS 0x0060 RW
SS_CTL RESET_VALUE 0x08
	SS_STEP BIT[4:3]
	SS_DELAY BIT[2:0]

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
	VS_STEP BIT[4:3]
	VS_DELAY BIT[2:0]

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x21
	CORR_MAG_CFG BIT[6:4]
	CORR_FILT_CFG BIT[3:0]

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x15
	RAMP_COMPENS_CFG BIT[5:3]
	RAMP_CFG BIT[2:0]

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0x03
	BPHP_CFG BIT[4:3]
	BPLP_CFG BIT[2:0]

CFG_VREG_OK ADDRESS 0x0065 RW
CFG_VREG_OK RESET_VALUE 0x02
	CFG_VREG_OK BIT[1:0]

CFG_VREG_FAULT ADDRESS 0x0066 RW
CFG_VREG_FAULT RESET_VALUE 0x02
	CFG_VREG_FAULT BIT[1:0]

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x01
	PFM_HYS BIT[1:0]

UL_LL_CTL ADDRESS 0x0068 RW
UL_LL_CTL RESET_VALUE 0x00
	UL_EN BIT[7]
	LL_EN BIT[6]

VSET_ULS ADDRESS 0x0069 RW
VSET_ULS RESET_VALUE 0xFF
	VSET_ULS BIT[7:0]

ULS_VALID ADDRESS 0x006A R
ULS_VALID RESET_VALUE 0xXX
	ULS_VALID BIT[7:0]

VSET_LLS ADDRESS 0x006B RW
VSET_LLS RESET_VALUE 0x00
	VSET_LLS BIT[7:0]

LLS_VALID ADDRESS 0x006C R
LLS_VALID RESET_VALUE 0xXX
	LLS_VALID BIT[7:0]

GPL_HI ADDRESS 0x006D RW
GPL_HI RESET_VALUE 0xFF
	VSET_GPL_HI BIT[7:0]

GPL_LO ADDRESS 0x006E RW
GPL_LO RESET_VALUE 0x00
	VSET_GPL_LO BIT[7:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x03
	FB_FILT_SERIES BIT[2]
	FB_FILT_CFG BIT[1:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.S2_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S2_PS_BASE BASE 0x00011800 s2_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S2_PS_BASE.S2_PS (level 2)
----------------------------------------------------------------------------------------
s2_ps MODULE OFFSET=S2_PS_BASE+0x00000000 MAX=S2_PS_BASE+0x000000FF APRE=S2_PS_ SPRE=S2_PS_ BPRE=S2_PS_ ABPRE=S2_PS_ FPRE=S2_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MV_RANGE BIT[0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xE6
	VSET BIT[7:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x02
	FREQ_CTL BIT[3:0]

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
	MULTIPHASE_EN BIT[7]

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
	PHASE_BALANCE_EN BIT[7]
	PHASE_STANDBY_MODE BIT[0]

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[1:0]

PHASE_CNT ADDRESS 0x0054 RW
PHASE_CNT RESET_VALUE 0x00
	PHASE_CNT BIT[1:0]

PWM_CL_CTL ADDRESS 0x0060 RW
PWM_CL_CTL RESET_VALUE 0x03
	PWM_CL BIT[2:0]

LPM_CL_CTL ADDRESS 0x0061 RW
LPM_CL_CTL RESET_VALUE 0x00
	LPM_CL_FINE BIT[5:3]
	LPM_CL BIT[2:0]

AUTO_CTL ADDRESS 0x0062 RW
AUTO_CTL RESET_VALUE 0x12
	LPM_EXIT_CYCLES BIT[5:3]
	LPM_ENTRY_CYCLES BIT[2:0]

ZX_ADAPT_CTL ADDRESS 0x0063 RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
	ZX_SAMPLE_CTL BIT[5:4]
	ZX_UP_CYCLES BIT[3:2]
	ZX_DOWN_CYCLES BIT[1:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.S2_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S2_FREQ_BASE BASE 0x00011900 s2_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S2_FREQ_BASE.S2_FREQ (level 2)
----------------------------------------------------------------------------------------
s2_freq MODULE OFFSET=S2_FREQ_BASE+0x00000000 MAX=S2_FREQ_BASE+0x000000FF APRE=S2_FREQ_ SPRE=S2_FREQ_ BPRE=S2_FREQ_ ABPRE=S2_FREQ_ FPRE=S2_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
	FOLLOW_CLK_SX_REQ BIT[0]

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x02
	CLK_DIV BIT[3:0]

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x08
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.S3_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S3_CTRL_BASE BASE 0x00011A00 s3_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S3_CTRL_BASE.S3_CTRL (level 2)
----------------------------------------------------------------------------------------
s3_ctrl MODULE OFFSET=S3_CTRL_BASE+0x00000000 MAX=S3_CTRL_BASE+0x000000FF APRE=S3_CTRL_ SPRE=S3_CTRL_ BPRE=S3_CTRL_ ABPRE=S3_CTRL_ FPRE=S3_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS BIT[5]
	UL_VOLTAGE BIT[4]
	LL_VOLTAGE BIT[3]
	PS_TRUE BIT[2]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	RANGE BIT[0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x4E
	V_SET BIT[6:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
	PFM_VOLT_CTL BIT[7]
	PFM_IBOOST BIT[6]
	PFM_TYPE_I BIT[5]
	PFM_COMP_HYST BIT[4]
	PFM_COMP_PLS_FLTR BIT[3]
	PFM_IPLIM_CTRL BIT[2]
	PFM_IPLIM_DLY BIT[1:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	PWM BIT[7]
	AUTO_MODE BIT[6]
	FOLLOW_PMIC_AWAKE BIT[4]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]

COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
	POLE2_CTRL BIT[2]
	CZ_CTRL BIT[1:0]

GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
	GM_CTL BIT[3:0]

RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
	RZ_CTL BIT[3:0]

ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
	SA_COMP_CAP BIT[1]
	ISNS_RES_IOS BIT[0]

SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
	CURRENT_CTRL BIT[3]
	NSAW_CTRL BIT[2:0]

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
	DMAX_EN BIT[7]
	DMAX_TIME_SEL BIT[0]

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
	PS_EN BIT[7]
	PS_TIME_HYST BIT[3:2]
	PSKIP_EXIT_SEL BIT[1]
	PS_METHOD BIT[0]

PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
	PS_VRST BIT[6:3]
	PS_VSET BIT[2:0]

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
	PWM_PFM_SEL BIT[4]
	PFM_PWM_SEL BIT[3:2]
	MODE_SEL_DLY BIT[1:0]

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]

PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
	VGA_GAIN BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x85
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x85
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]

FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
	FT_EN BIT[7]
	GM_BOOST BIT[6]
	NL_DEAD_ZONE BIT[5:3]
	NL_CUR_CTL BIT[2:0]

QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
	FOLLOW_QM BIT[5]
	QMODE_PS_METHOD BIT[4]
	QMODE_PS_VRST BIT[3:0]

UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
	UL_INT_EN BIT[7]
	LL_INT_EN BIT[6]

UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
	V_SET BIT[6:0]

LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
	V_SET BIT[6:0]

CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	SPARE_0 BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.S3_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S3_PS_BASE BASE 0x00011B00 s3_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S3_PS_BASE.S3_PS (level 2)
----------------------------------------------------------------------------------------
s3_ps MODULE OFFSET=S3_PS_BASE+0x00000000 MAX=S3_PS_BASE+0x000000FF APRE=S3_PS_ SPRE=S3_PS_ BPRE=S3_PS_ ABPRE=S3_PS_ FPRE=S3_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_AUTOINT_SEL BIT[5:3]
	CURRENT_LIM_PWM_SEL BIT[2:0]

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_SEL BIT[2:0]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
	SOFT_START_ILIM_STEP_EN BIT[7]
	SOFT_START_MODE_SEL BIT[4]
	SOFT_START_ILIM_SEL BIT[2:1]
	SOFT_START_ILIM_STEP_DLY BIT[0]

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
	P_SWITCH_SIZE BIT[7:6]
	N_SWITCH_SIZE BIT[5:4]
	P_OFF_DRIVER_SIZE BIT[3]
	P_ON_DRIVER_SIZE BIT[2]
	N_ON_DRIVER_SIZE BIT[1]
	N_OFF_DRIVER_SIZE BIT[0]

DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
	DIG_DEADTIME_CTRL BIT[2:1]
	ANA_DEADTIME_CTRL BIT[0]

DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
	EN_PSW_DEAD_TIME BIT[5]
	EN_NSW_DEAD_TIME BIT[4]
	NSW_DEAD_TIME BIT[3:2]
	PSW_DEAD_TIME BIT[1:0]

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
	MIN_PON BIT[2:1]
	ISNS_BLNK_TIME BIT[0]

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
	INZERO_EN BIT[7]
	INZERO_OFFSET BIT[3:2]
	INZERO_FORCE BIT[1]

DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
	FSM_SEL BIT[4]
	FSM_CTL4 BIT[3]
	FSM_CTL3 BIT[2]
	FSM_CTL2 BIT[1]
	FSM_CTL1 BIT[0]

PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	ISNS_RATIO BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.S3_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S3_FREQ_BASE BASE 0x00011C00 s3_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S3_FREQ_BASE.S3_FREQ (level 2)
----------------------------------------------------------------------------------------
s3_freq MODULE OFFSET=S3_FREQ_BASE+0x00000000 MAX=S3_FREQ_BASE+0x000000FF APRE=S3_FREQ_ SPRE=S3_FREQ_ BPRE=S3_FREQ_ ABPRE=S3_FREQ_ FPRE=S3_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
	FOLLOW_CLK_SX_REQ BIT[0]

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0B
	CLK_DIV BIT[3:0]

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x08
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.S4_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S4_CTRL_BASE BASE 0x00011D00 s4_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S4_CTRL_BASE.S4_CTRL (level 2)
----------------------------------------------------------------------------------------
s4_ctrl MODULE OFFSET=S4_CTRL_BASE+0x00000000 MAX=S4_CTRL_BASE+0x000000FF APRE=S4_CTRL_ SPRE=S4_CTRL_ BPRE=S4_CTRL_ ABPRE=S4_CTRL_ FPRE=S4_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS BIT[5]
	UL_VOLTAGE BIT[4]
	LL_VOLTAGE BIT[3]
	PS_TRUE BIT[2]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
	VREG_OK_INT BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x01
	RANGE BIT[0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x18
	V_SET BIT[6:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
	PFM_VOLT_CTL BIT[7]
	PFM_IBOOST BIT[6]
	PFM_TYPE_I BIT[5]
	PFM_COMP_HYST BIT[4]
	PFM_COMP_PLS_FLTR BIT[3]
	PFM_IPLIM_CTRL BIT[2]
	PFM_IPLIM_DLY BIT[1:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	PWM BIT[7]
	AUTO_MODE BIT[6]
	FOLLOW_PMIC_AWAKE BIT[4]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
	FOLLOW_HWEN3 BIT[3]
	FOLLOW_HWEN2 BIT[2]
	FOLLOW_HWEN1 BIT[1]
	FOLLOW_HWEN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]

COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
	POLE2_CTRL BIT[2]
	CZ_CTRL BIT[1:0]

GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
	GM_CTL BIT[3:0]

RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
	RZ_CTL BIT[3:0]

ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
	SA_COMP_CAP BIT[1]
	ISNS_RES_IOS BIT[0]

SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
	CURRENT_CTRL BIT[3]
	NSAW_CTRL BIT[2:0]

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
	DMAX_EN BIT[7]
	DMAX_TIME_SEL BIT[0]

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
	PS_EN BIT[7]
	PS_TIME_HYST BIT[3:2]
	PSKIP_EXIT_SEL BIT[1]
	PS_METHOD BIT[0]

PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
	PS_VRST BIT[6:3]
	PS_VSET BIT[2:0]

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
	PWM_PFM_SEL BIT[4]
	PFM_PWM_SEL BIT[3:2]
	MODE_SEL_DLY BIT[1:0]

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
	THRESHOLD BIT[4:0]

PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
	VGA_GAIN BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x85
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x85
	STEPPER_EN BIT[7]
	STEP BIT[4:3]
	DELAY BIT[2:0]

FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
	FT_EN BIT[7]
	GM_BOOST BIT[6]
	NL_DEAD_ZONE BIT[5:3]
	NL_CUR_CTL BIT[2:0]

QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
	FOLLOW_QM BIT[5]
	QMODE_PS_METHOD BIT[4]
	QMODE_PS_VRST BIT[3:0]

UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
	UL_INT_EN BIT[7]
	LL_INT_EN BIT[6]

UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
	V_SET BIT[6:0]

LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
	V_SET BIT[6:0]

CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	SPARE_0 BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.S4_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S4_PS_BASE BASE 0x00011E00 s4_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S4_PS_BASE.S4_PS (level 2)
----------------------------------------------------------------------------------------
s4_ps MODULE OFFSET=S4_PS_BASE+0x00000000 MAX=S4_PS_BASE+0x000000FF APRE=S4_PS_ SPRE=S4_PS_ BPRE=S4_PS_ ABPRE=S4_PS_ FPRE=S4_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_AUTOINT_SEL BIT[5:3]
	CURRENT_LIM_PWM_SEL BIT[2:0]

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_SEL BIT[2:0]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
	SOFT_START_ILIM_STEP_EN BIT[7]
	SOFT_START_MODE_SEL BIT[4]
	SOFT_START_ILIM_SEL BIT[2:1]
	SOFT_START_ILIM_STEP_DLY BIT[0]

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
	P_SWITCH_SIZE BIT[7:6]
	N_SWITCH_SIZE BIT[5:4]
	P_OFF_DRIVER_SIZE BIT[3]
	P_ON_DRIVER_SIZE BIT[2]
	N_ON_DRIVER_SIZE BIT[1]
	N_OFF_DRIVER_SIZE BIT[0]

DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
	DIG_DEADTIME_CTRL BIT[2:1]
	ANA_DEADTIME_CTRL BIT[0]

DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
	EN_PSW_DEAD_TIME BIT[5]
	EN_NSW_DEAD_TIME BIT[4]
	NSW_DEAD_TIME BIT[3:2]
	PSW_DEAD_TIME BIT[1:0]

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
	MIN_PON BIT[2:1]
	ISNS_BLNK_TIME BIT[0]

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
	INZERO_EN BIT[7]
	INZERO_OFFSET BIT[3:2]
	INZERO_FORCE BIT[1]

DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
	FSM_SEL BIT[4]
	FSM_CTL4 BIT[3]
	FSM_CTL3 BIT[2]
	FSM_CTL2 BIT[1]
	FSM_CTL1 BIT[0]

PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	ISNS_RATIO BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.S4_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S4_FREQ_BASE BASE 0x00011F00 s4_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.S4_FREQ_BASE.S4_FREQ (level 2)
----------------------------------------------------------------------------------------
s4_freq MODULE OFFSET=S4_FREQ_BASE+0x00000000 MAX=S4_FREQ_BASE+0x000000FF APRE=S4_FREQ_ SPRE=S4_FREQ_ BPRE=S4_FREQ_ ABPRE=S4_FREQ_ FPRE=S4_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
	FOLLOW_CLK_SX_REQ BIT[0]

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0B
	CLK_DIV BIT[3:0]

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0C
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO1_BASE (level 1)
----------------------------------------------------------------------------------------
LDO1_BASE BASE 0x00014000 ldo1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO1_BASE.LDO1 (level 2)
----------------------------------------------------------------------------------------
ldo1 MODULE OFFSET=LDO1_BASE+0x00000000 MAX=LDO1_BASE+0x000000FF APRE=LDO1_ SPRE=LDO1_ BPRE=LDO1_ ABPRE=LDO1_ FPRE=LDO1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x26
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
	VS_DELAY BIT[2:0]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO2_BASE (level 1)
----------------------------------------------------------------------------------------
LDO2_BASE BASE 0x00014100 ldo2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO2_BASE.LDO2 (level 2)
----------------------------------------------------------------------------------------
ldo2 MODULE OFFSET=LDO2_BASE+0x00000000 MAX=LDO2_BASE+0x000000FF APRE=LDO2_ SPRE=LDO2_ BPRE=LDO2_ ABPRE=LDO2_ FPRE=LDO2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x24
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
	VS_DELAY BIT[2:0]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO3_BASE (level 1)
----------------------------------------------------------------------------------------
LDO3_BASE BASE 0x00014200 ldo3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO3_BASE.LDO3 (level 2)
----------------------------------------------------------------------------------------
ldo3 MODULE OFFSET=LDO3_BASE+0x00000000 MAX=LDO3_BASE+0x000000FF APRE=LDO3_ SPRE=LDO3_ BPRE=LDO3_ ABPRE=LDO3_ FPRE=LDO3_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x01
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3E
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
	VS_DELAY BIT[2:0]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO4_BASE (level 1)
----------------------------------------------------------------------------------------
LDO4_BASE BASE 0x00014300 ldo4addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO4_BASE.LDO4 (level 2)
----------------------------------------------------------------------------------------
ldo4 MODULE OFFSET=LDO4_BASE+0x00000000 MAX=LDO4_BASE+0x000000FF APRE=LDO4_ SPRE=LDO4_ BPRE=LDO4_ ABPRE=LDO4_ FPRE=LDO4_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x24
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO5_BASE (level 1)
----------------------------------------------------------------------------------------
LDO5_BASE BASE 0x00014400 ldo5addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO5_BASE.LDO5 (level 2)
----------------------------------------------------------------------------------------
ldo5 MODULE OFFSET=LDO5_BASE+0x00000000 MAX=LDO5_BASE+0x000000FF APRE=LDO5_ SPRE=LDO5_ BPRE=LDO5_ ABPRE=LDO5_ FPRE=LDO5_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]
	STEPPER_DONE BIT[0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x2C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
	VS_DELAY BIT[2:0]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO6_BASE (level 1)
----------------------------------------------------------------------------------------
LDO6_BASE BASE 0x00014500 ldo6addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO6_BASE.LDO6 (level 2)
----------------------------------------------------------------------------------------
ldo6 MODULE OFFSET=LDO6_BASE+0x00000000 MAX=LDO6_BASE+0x000000FF APRE=LDO6_ SPRE=LDO6_ BPRE=LDO6_ ABPRE=LDO6_ FPRE=LDO6_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x2A
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO7_BASE (level 1)
----------------------------------------------------------------------------------------
LDO7_BASE BASE 0x00014600 ldo7addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO7_BASE.LDO7 (level 2)
----------------------------------------------------------------------------------------
ldo7 MODULE OFFSET=LDO7_BASE+0x00000000 MAX=LDO7_BASE+0x000000FF APRE=LDO7_ SPRE=LDO7_ BPRE=LDO7_ ABPRE=LDO7_ FPRE=LDO7_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x16
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO8_BASE (level 1)
----------------------------------------------------------------------------------------
LDO8_BASE BASE 0x00014700 ldo8addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO8_BASE.LDO8 (level 2)
----------------------------------------------------------------------------------------
ldo8 MODULE OFFSET=LDO8_BASE+0x00000000 MAX=LDO8_BASE+0x000000FF APRE=LDO8_ SPRE=LDO8_ BPRE=LDO8_ ABPRE=LDO8_ FPRE=LDO8_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x28
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO9_BASE (level 1)
----------------------------------------------------------------------------------------
LDO9_BASE BASE 0x00014800 ldo9addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO9_BASE.LDO9 (level 2)
----------------------------------------------------------------------------------------
ldo9 MODULE OFFSET=LDO9_BASE+0x00000000 MAX=LDO9_BASE+0x000000FF APRE=LDO9_ SPRE=LDO9_ BPRE=LDO9_ ABPRE=LDO9_ FPRE=LDO9_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x16
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO10_BASE (level 1)
----------------------------------------------------------------------------------------
LDO10_BASE BASE 0x00014900 ldo10addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO10_BASE.LDO10 (level 2)
----------------------------------------------------------------------------------------
ldo10 MODULE OFFSET=LDO10_BASE+0x00000000 MAX=LDO10_BASE+0x000000FF APRE=LDO10_ SPRE=LDO10_ BPRE=LDO10_ ABPRE=LDO10_ FPRE=LDO10_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x29
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO11_BASE (level 1)
----------------------------------------------------------------------------------------
LDO11_BASE BASE 0x00014A00 ldo11addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO11_BASE.LDO11 (level 2)
----------------------------------------------------------------------------------------
ldo11 MODULE OFFSET=LDO11_BASE+0x00000000 MAX=LDO11_BASE+0x000000FF APRE=LDO11_ SPRE=LDO11_ BPRE=LDO11_ ABPRE=LDO11_ FPRE=LDO11_

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO12_BASE (level 1)
----------------------------------------------------------------------------------------
LDO12_BASE BASE 0x00014B00 ldo12addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO12_BASE.LDO12 (level 2)
----------------------------------------------------------------------------------------
ldo12 MODULE OFFSET=LDO12_BASE+0x00000000 MAX=LDO12_BASE+0x000000FF APRE=LDO12_ SPRE=LDO12_ BPRE=LDO12_ ABPRE=LDO12_ FPRE=LDO12_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO13_BASE (level 1)
----------------------------------------------------------------------------------------
LDO13_BASE BASE 0x00014C00 ldo13addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO13_BASE.LDO13 (level 2)
----------------------------------------------------------------------------------------
ldo13 MODULE OFFSET=LDO13_BASE+0x00000000 MAX=LDO13_BASE+0x000000FF APRE=LDO13_ SPRE=LDO13_ BPRE=LDO13_ ABPRE=LDO13_ FPRE=LDO13_

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO14_BASE (level 1)
----------------------------------------------------------------------------------------
LDO14_BASE BASE 0x00014D00 ldo14addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO14_BASE.LDO14 (level 2)
----------------------------------------------------------------------------------------
ldo14 MODULE OFFSET=LDO14_BASE+0x00000000 MAX=LDO14_BASE+0x000000FF APRE=LDO14_ SPRE=LDO14_ BPRE=LDO14_ ABPRE=LDO14_ FPRE=LDO14_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO15_BASE (level 1)
----------------------------------------------------------------------------------------
LDO15_BASE BASE 0x00014E00 ldo15addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO15_BASE.LDO15 (level 2)
----------------------------------------------------------------------------------------
ldo15 MODULE OFFSET=LDO15_BASE+0x00000000 MAX=LDO15_BASE+0x000000FF APRE=LDO15_ SPRE=LDO15_ BPRE=LDO15_ ABPRE=LDO15_ FPRE=LDO15_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO16_BASE (level 1)
----------------------------------------------------------------------------------------
LDO16_BASE BASE 0x00014F00 ldo16addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO16_BASE.LDO16 (level 2)
----------------------------------------------------------------------------------------
ldo16 MODULE OFFSET=LDO16_BASE+0x00000000 MAX=LDO16_BASE+0x000000FF APRE=LDO16_ SPRE=LDO16_ BPRE=LDO16_ ABPRE=LDO16_ FPRE=LDO16_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO17_BASE (level 1)
----------------------------------------------------------------------------------------
LDO17_BASE BASE 0x00015000 ldo17addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO17_BASE.LDO17 (level 2)
----------------------------------------------------------------------------------------
ldo17 MODULE OFFSET=LDO17_BASE+0x00000000 MAX=LDO17_BASE+0x000000FF APRE=LDO17_ SPRE=LDO17_ BPRE=LDO17_ ABPRE=LDO17_ FPRE=LDO17_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3A
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO18_BASE (level 1)
----------------------------------------------------------------------------------------
LDO18_BASE BASE 0x00015100 ldo18addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO18_BASE.LDO18 (level 2)
----------------------------------------------------------------------------------------
ldo18 MODULE OFFSET=LDO18_BASE+0x00000000 MAX=LDO18_BASE+0x000000FF APRE=LDO18_ SPRE=LDO18_ BPRE=LDO18_ ABPRE=LDO18_ FPRE=LDO18_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3A
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO19_BASE (level 1)
----------------------------------------------------------------------------------------
LDO19_BASE BASE 0x00015200 ldo19addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO19_BASE.LDO19 (level 2)
----------------------------------------------------------------------------------------
ldo19 MODULE OFFSET=LDO19_BASE+0x00000000 MAX=LDO19_BASE+0x000000FF APRE=LDO19_ SPRE=LDO19_ BPRE=LDO19_ ABPRE=LDO19_ FPRE=LDO19_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x36
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO20_BASE (level 1)
----------------------------------------------------------------------------------------
LDO20_BASE BASE 0x00015300 ldo20addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO20_BASE.LDO20 (level 2)
----------------------------------------------------------------------------------------
ldo20 MODULE OFFSET=LDO20_BASE+0x00000000 MAX=LDO20_BASE+0x000000FF APRE=LDO20_ SPRE=LDO20_ BPRE=LDO20_ ABPRE=LDO20_ FPRE=LDO20_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3F
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO21_BASE (level 1)
----------------------------------------------------------------------------------------
LDO21_BASE BASE 0x00015400 ldo21addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO21_BASE.LDO21 (level 2)
----------------------------------------------------------------------------------------
ldo21 MODULE OFFSET=LDO21_BASE+0x00000000 MAX=LDO21_BASE+0x000000FF APRE=LDO21_ SPRE=LDO21_ BPRE=LDO21_ ABPRE=LDO21_ FPRE=LDO21_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x3A
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.LDO22_BASE (level 1)
----------------------------------------------------------------------------------------
LDO22_BASE BASE 0x00015500 ldo22addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.LDO22_BASE.LDO22 (level 2)
----------------------------------------------------------------------------------------
ldo22 MODULE OFFSET=LDO22_BASE+0x00000000 MAX=LDO22_BASE+0x000000FF APRE=LDO22_ SPRE=LDO22_ BPRE=LDO22_ ABPRE=LDO22_ FPRE=LDO22_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
	ILS_DETECTED BIT[5]
	UL_VOLTAGE_DETECTED BIT[4]
	LL_VOLTAGE_DETECTED BIT[3]
	NPM_TRUE BIT[1]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
	OVER_CURRENT_DETECTED BIT[6]
	VREG_ON BIT[5]
	LDO_RANGE_EXT BIT[0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
	LDO_VSET BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
	VREG_OK_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
	VREG_OK_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
	VREG_OK_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
	VREG_OK_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
	VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
	VREG_OK_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
	VREG_OK_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
	VREG_OK_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
	VREG_OK_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x03
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x0C
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
	BYPASS_ACT BIT[6]
	BYPASS_EN BIT[5]
	FOLLOW_PMIC_AWAKE BIT[4]
	NPM_FOLLOW_HW_EN3 BIT[3]
	NPM_FOLLOW_HW_EN2 BIT[2]
	NPM_FOLLOW_HW_EN1 BIT[1]
	NPM_FOLLOW_HW_EN0 BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
	FOLLOW_HW_EN3 BIT[3]
	FOLLOW_HW_EN2 BIT[2]
	FOLLOW_HW_EN1 BIT[1]
	FOLLOW_HW_EN0 BIT[0]

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
	CURRENT_LIM_TESTMODE_EN BIT[5]

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
	CASCADE BIT[4]
	ACT_BYPASS_BUFF_EN BIT[3]

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8110.PWM_BASE (level 1)
----------------------------------------------------------------------------------------
PWM_BASE BASE 0x0001BC00 pwmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.PWM_BASE.PWM (level 2)
----------------------------------------------------------------------------------------
pwm MODULE OFFSET=PWM_BASE+0x00000000 MAX=PWM_BASE+0x000000FF APRE=PWM_ SPRE=PWM_ BPRE=PWM_ ABPRE=PWM_ FPRE=PWM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

PWM_SIZE_CLK ADDRESS 0x0041 RW
PWM_SIZE_CLK RESET_VALUE 0x04
	PWM_SIZE BIT[2]
	PWM_FREQ_CLK_SELECT BIT[1:0]

PWM_FREQ_PREDIV_CLK ADDRESS 0x0042 RW
PWM_FREQ_PREDIV_CLK RESET_VALUE 0x00
	PWM_FREQ_PRE_DIVIDE BIT[6:5]
	PWM_FREQ_EXPONENT BIT[2:0]

PWM_TYPE_CONFIG ADDRESS 0x0043 RW
PWM_TYPE_CONFIG RESET_VALUE 0x00
	EN_GLITCH_REMOVAL BIT[5]

PWM_VALUE_LSB ADDRESS 0x0044 RW
PWM_VALUE_LSB RESET_VALUE 0x00
	PWM_VALUE_LSB BIT[7:0]

PWM_VALUE_MSB ADDRESS 0x0045 RW
PWM_VALUE_MSB RESET_VALUE 0x00
	PWM_VALUE_MSB BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x80
	EN_MODULE BIT[7]

PWM_SYNC ADDRESS 0x0047 W
PWM_SYNC RESET_VALUE 0x00
	SYNC_PWM BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.VIB1_BASE (level 1)
----------------------------------------------------------------------------------------
VIB1_BASE BASE 0x0001C000 vib1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.VIB1_BASE.VIB1 (level 2)
----------------------------------------------------------------------------------------
vib1 MODULE OFFSET=VIB1_BASE+0x00000000 MAX=VIB1_BASE+0x000000FF APRE=VIB1_ SPRE=VIB1_ BPRE=VIB1_ ABPRE=VIB1_ FPRE=VIB1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x15
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
	VIB_OK BIT[7]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x00
	V_SET BIT[4:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
	INV_DTEST BIT[4]
	FOLLOW_DTEST3 BIT[2]
	FOLLOW_DTEST2 BIT[1]
	FOLLOW_DTEST1 BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8110.SPMI_OPTIONS_BASE (level 1)
----------------------------------------------------------------------------------------
SPMI_OPTIONS_BASE BASE 0x00020600 spmi_optionsaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8110.SPMI_OPTIONS_BASE.SPMI_OPTIONS (level 2)
----------------------------------------------------------------------------------------
spmi_options MODULE OFFSET=SPMI_OPTIONS_BASE+0x00000000 MAX=SPMI_OPTIONS_BASE+0x000000FF APRE=SPMI_OPTIONS_ SPRE=SPMI_OPTIONS_ BPRE=SPMI_OPTIONS_ ABPRE=SPMI_OPTIONS_ FPRE=SPMI_OPTIONS_

