INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.ip_user_files/bd/myip_bfm_1/ipshared/df43/hdl/myip_slave_lite_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_slave_lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.ip_user_files/bd/myip_bfm_1/ipshared/df43/hdl/myip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.ip_user_files/bd/myip_bfm_1/ip/myip_bfm_1_myip_0_0/sim/myip_bfm_1_myip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_bfm_1_myip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.ip_user_files/bd/myip_bfm_1/ip/myip_bfm_1_master_0_0/sim/myip_bfm_1_master_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.ip_user_files/bd/myip_bfm_1/ip/myip_bfm_1_master_0_0/sim/myip_bfm_1_master_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_bfm_1_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.ip_user_files/bd/myip_bfm_1/sim/myip_bfm_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_bfm_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.srcs/sources_1/imports/hdl/myip_bfm_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_bfm_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.srcs/sim_1/imports/bfm_design/myip_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/axi_dip2led/axi_dip2led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
