vendor_name = ModelSim
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/BANCO_REGISTRADORES.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/BRANCH_HELPER.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CONTADOR_SINCRONO.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/DIV_INSTRUCAO.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/EXTENSOR_2X8.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/EXTENSOR_4X8.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/MUX_2X1.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/PC.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/RAM.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ROM.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/SOMADOR_8BITS.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/SUBTRATOR_8BITS.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/UNIDADE_DE_CONTROLE.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/Waveform.vwf
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/Waveform1.vwf
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/Waveform2.vwf
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/Waveform3.vwf
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/Waveform4.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/db/altsyncram_sus1.tdf
source_file = 1, C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/db/cpu_lm.ram0_ram_15119.hdl.mif
design_name = CPU_LM
instance = comp, \PC_OUT[0]~output\, PC_OUT[0]~output, CPU_LM, 1
instance = comp, \PC_OUT[1]~output\, PC_OUT[1]~output, CPU_LM, 1
instance = comp, \PC_OUT[2]~output\, PC_OUT[2]~output, CPU_LM, 1
instance = comp, \PC_OUT[3]~output\, PC_OUT[3]~output, CPU_LM, 1
instance = comp, \PC_OUT[4]~output\, PC_OUT[4]~output, CPU_LM, 1
instance = comp, \PC_OUT[5]~output\, PC_OUT[5]~output, CPU_LM, 1
instance = comp, \PC_OUT[6]~output\, PC_OUT[6]~output, CPU_LM, 1
instance = comp, \PC_OUT[7]~output\, PC_OUT[7]~output, CPU_LM, 1
instance = comp, \ROM_OUT[0]~output\, ROM_OUT[0]~output, CPU_LM, 1
instance = comp, \ROM_OUT[1]~output\, ROM_OUT[1]~output, CPU_LM, 1
instance = comp, \ROM_OUT[2]~output\, ROM_OUT[2]~output, CPU_LM, 1
instance = comp, \ROM_OUT[3]~output\, ROM_OUT[3]~output, CPU_LM, 1
instance = comp, \ROM_OUT[4]~output\, ROM_OUT[4]~output, CPU_LM, 1
instance = comp, \ROM_OUT[5]~output\, ROM_OUT[5]~output, CPU_LM, 1
instance = comp, \ROM_OUT[6]~output\, ROM_OUT[6]~output, CPU_LM, 1
instance = comp, \ROM_OUT[7]~output\, ROM_OUT[7]~output, CPU_LM, 1
instance = comp, \OPCODE_OUT[0]~output\, OPCODE_OUT[0]~output, CPU_LM, 1
instance = comp, \OPCODE_OUT[1]~output\, OPCODE_OUT[1]~output, CPU_LM, 1
instance = comp, \OPCODE_OUT[2]~output\, OPCODE_OUT[2]~output, CPU_LM, 1
instance = comp, \OPCODE_OUT[3]~output\, OPCODE_OUT[3]~output, CPU_LM, 1
instance = comp, \RS_OUT[0]~output\, RS_OUT[0]~output, CPU_LM, 1
instance = comp, \RS_OUT[1]~output\, RS_OUT[1]~output, CPU_LM, 1
instance = comp, \RT_OUT[0]~output\, RT_OUT[0]~output, CPU_LM, 1
instance = comp, \RT_OUT[1]~output\, RT_OUT[1]~output, CPU_LM, 1
instance = comp, \ADDRESS_OUT[0]~output\, ADDRESS_OUT[0]~output, CPU_LM, 1
instance = comp, \ADDRESS_OUT[1]~output\, ADDRESS_OUT[1]~output, CPU_LM, 1
instance = comp, \ADDRESS_OUT[2]~output\, ADDRESS_OUT[2]~output, CPU_LM, 1
instance = comp, \ADDRESS_OUT[3]~output\, ADDRESS_OUT[3]~output, CPU_LM, 1
instance = comp, \R_A_OUT[0]~output\, R_A_OUT[0]~output, CPU_LM, 1
instance = comp, \R_A_OUT[1]~output\, R_A_OUT[1]~output, CPU_LM, 1
instance = comp, \R_A_OUT[2]~output\, R_A_OUT[2]~output, CPU_LM, 1
instance = comp, \R_A_OUT[3]~output\, R_A_OUT[3]~output, CPU_LM, 1
instance = comp, \R_A_OUT[4]~output\, R_A_OUT[4]~output, CPU_LM, 1
instance = comp, \R_A_OUT[5]~output\, R_A_OUT[5]~output, CPU_LM, 1
instance = comp, \R_A_OUT[6]~output\, R_A_OUT[6]~output, CPU_LM, 1
instance = comp, \R_A_OUT[7]~output\, R_A_OUT[7]~output, CPU_LM, 1
instance = comp, \R_B_OUT[0]~output\, R_B_OUT[0]~output, CPU_LM, 1
instance = comp, \R_B_OUT[1]~output\, R_B_OUT[1]~output, CPU_LM, 1
instance = comp, \R_B_OUT[2]~output\, R_B_OUT[2]~output, CPU_LM, 1
instance = comp, \R_B_OUT[3]~output\, R_B_OUT[3]~output, CPU_LM, 1
instance = comp, \R_B_OUT[4]~output\, R_B_OUT[4]~output, CPU_LM, 1
instance = comp, \R_B_OUT[5]~output\, R_B_OUT[5]~output, CPU_LM, 1
instance = comp, \R_B_OUT[6]~output\, R_B_OUT[6]~output, CPU_LM, 1
instance = comp, \R_B_OUT[7]~output\, R_B_OUT[7]~output, CPU_LM, 1
instance = comp, \ALU_RESULT_OUT[0]~output\, ALU_RESULT_OUT[0]~output, CPU_LM, 1
instance = comp, \ALU_RESULT_OUT[1]~output\, ALU_RESULT_OUT[1]~output, CPU_LM, 1
instance = comp, \ALU_RESULT_OUT[2]~output\, ALU_RESULT_OUT[2]~output, CPU_LM, 1
instance = comp, \ALU_RESULT_OUT[3]~output\, ALU_RESULT_OUT[3]~output, CPU_LM, 1
instance = comp, \ALU_RESULT_OUT[4]~output\, ALU_RESULT_OUT[4]~output, CPU_LM, 1
instance = comp, \ALU_RESULT_OUT[5]~output\, ALU_RESULT_OUT[5]~output, CPU_LM, 1
instance = comp, \ALU_RESULT_OUT[6]~output\, ALU_RESULT_OUT[6]~output, CPU_LM, 1
instance = comp, \ALU_RESULT_OUT[7]~output\, ALU_RESULT_OUT[7]~output, CPU_LM, 1
instance = comp, \ALU_OVERFLOW_OUT~output\, ALU_OVERFLOW_OUT~output, CPU_LM, 1
instance = comp, \RAM_OUT[0]~output\, RAM_OUT[0]~output, CPU_LM, 1
instance = comp, \RAM_OUT[1]~output\, RAM_OUT[1]~output, CPU_LM, 1
instance = comp, \RAM_OUT[2]~output\, RAM_OUT[2]~output, CPU_LM, 1
instance = comp, \RAM_OUT[3]~output\, RAM_OUT[3]~output, CPU_LM, 1
instance = comp, \RAM_OUT[4]~output\, RAM_OUT[4]~output, CPU_LM, 1
instance = comp, \RAM_OUT[5]~output\, RAM_OUT[5]~output, CPU_LM, 1
instance = comp, \RAM_OUT[6]~output\, RAM_OUT[6]~output, CPU_LM, 1
instance = comp, \RAM_OUT[7]~output\, RAM_OUT[7]~output, CPU_LM, 1
instance = comp, \MUX_2_OUT[0]~output\, MUX_2_OUT[0]~output, CPU_LM, 1
instance = comp, \MUX_2_OUT[1]~output\, MUX_2_OUT[1]~output, CPU_LM, 1
instance = comp, \MUX_2_OUT[2]~output\, MUX_2_OUT[2]~output, CPU_LM, 1
instance = comp, \MUX_2_OUT[3]~output\, MUX_2_OUT[3]~output, CPU_LM, 1
instance = comp, \MUX_2_OUT[4]~output\, MUX_2_OUT[4]~output, CPU_LM, 1
instance = comp, \MUX_2_OUT[5]~output\, MUX_2_OUT[5]~output, CPU_LM, 1
instance = comp, \MUX_2_OUT[6]~output\, MUX_2_OUT[6]~output, CPU_LM, 1
instance = comp, \MUX_2_OUT[7]~output\, MUX_2_OUT[7]~output, CPU_LM, 1
instance = comp, \CLOCK~input\, CLOCK~input, CPU_LM, 1
instance = comp, \COMP_CONTADOR_PC|Add0~1\, COMP_CONTADOR_PC|Add0~1, CPU_LM, 1
instance = comp, \COMP_PC|ADDRESS_OUT[0]\, COMP_PC|ADDRESS_OUT[0], CPU_LM, 1
instance = comp, \COMP_CONTADOR_PC|Add0~5\, COMP_CONTADOR_PC|Add0~5, CPU_LM, 1
instance = comp, \COMP_PC|ADDRESS_OUT[1]\, COMP_PC|ADDRESS_OUT[1], CPU_LM, 1
instance = comp, \COMP_CONTADOR_PC|Add0~9\, COMP_CONTADOR_PC|Add0~9, CPU_LM, 1
instance = comp, \COMP_PC|ADDRESS_OUT[2]\, COMP_PC|ADDRESS_OUT[2], CPU_LM, 1
instance = comp, \COMP_CONTADOR_PC|Add0~13\, COMP_CONTADOR_PC|Add0~13, CPU_LM, 1
instance = comp, \COMP_PC|ADDRESS_OUT[3]\, COMP_PC|ADDRESS_OUT[3], CPU_LM, 1
instance = comp, \COMP_CONTADOR_PC|Add0~17\, COMP_CONTADOR_PC|Add0~17, CPU_LM, 1
instance = comp, \COMP_PC|ADDRESS_OUT[4]\, COMP_PC|ADDRESS_OUT[4], CPU_LM, 1
instance = comp, \COMP_CONTADOR_PC|Add0~21\, COMP_CONTADOR_PC|Add0~21, CPU_LM, 1
instance = comp, \COMP_PC|ADDRESS_OUT[5]\, COMP_PC|ADDRESS_OUT[5], CPU_LM, 1
instance = comp, \COMP_CONTADOR_PC|Add0~25\, COMP_CONTADOR_PC|Add0~25, CPU_LM, 1
instance = comp, \COMP_PC|ADDRESS_OUT[6]\, COMP_PC|ADDRESS_OUT[6], CPU_LM, 1
instance = comp, \COMP_CONTADOR_PC|Add0~29\, COMP_CONTADOR_PC|Add0~29, CPU_LM, 1
instance = comp, \COMP_PC|ADDRESS_OUT[7]\, COMP_PC|ADDRESS_OUT[7], CPU_LM, 1
instance = comp, \COMP_ROM|Mux6~0\, COMP_ROM|Mux6~0, CPU_LM, 1
instance = comp, \COMP_ROM|Mux2~0\, COMP_ROM|Mux2~0, CPU_LM, 1
instance = comp, \COMP_ROM|Mux6~1\, COMP_ROM|Mux6~1, CPU_LM, 1
instance = comp, \COMP_ROM|Mux5~0\, COMP_ROM|Mux5~0, CPU_LM, 1
instance = comp, \COMP_ROM|Mux5~1\, COMP_ROM|Mux5~1, CPU_LM, 1
instance = comp, \COMP_ROM|Mux2~1\, COMP_ROM|Mux2~1, CPU_LM, 1
instance = comp, \COMP_ROM|Mux3~0\, COMP_ROM|Mux3~0, CPU_LM, 1
instance = comp, \COMP_ROM|Mux2~2\, COMP_ROM|Mux2~2, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~60\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~60, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~19\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~19, CPU_LM, 1
instance = comp, \COMP_MUX_1|RESULT[0]~0\, COMP_MUX_1|RESULT[0]~0, CPU_LM, 1
instance = comp, \COMP_ALU|Mux10~0\, COMP_ALU|Mux10~0, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~59\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~59, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~11\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~11, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~43\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~43, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~20\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~20, CPU_LM, 1
instance = comp, \COMP_MUX_1|RESULT[1]~1\, COMP_MUX_1|RESULT[1]~1, CPU_LM, 1
instance = comp, \COMP_ALU|Mux9~0\, COMP_ALU|Mux9~0, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~12\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~12, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~44\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~44, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~21\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~21, CPU_LM, 1
instance = comp, \COMP_MUX_1|RESULT[2]~2\, COMP_MUX_1|RESULT[2]~2, CPU_LM, 1
instance = comp, \COMP_ALU|Mux8~0\, COMP_ALU|Mux8~0, CPU_LM, 1
instance = comp, \COMP_ALU|Mux8~1\, COMP_ALU|Mux8~1, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~13\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~13, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~45\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~45, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~22\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~22, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~54\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~54, CPU_LM, 1
instance = comp, \COMP_ALU|OP2|RESULTADO|C~0\, COMP_ALU|OP2|RESULTADO|C~0, CPU_LM, 1
instance = comp, \COMP_ALU|OP1|C~0\, COMP_ALU|OP1|C~0, CPU_LM, 1
instance = comp, \COMP_ALU|Mux7~0\, COMP_ALU|Mux7~0, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~14\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~14, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~46\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~46, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~23\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~23, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~55\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~55, CPU_LM, 1
instance = comp, \COMP_UNIDADE_DE_CONTROLE|Mux9~0\, COMP_UNIDADE_DE_CONTROLE|Mux9~0, CPU_LM, 1
instance = comp, \COMP_ALU|Mux6~0\, COMP_ALU|Mux6~0, CPU_LM, 1
instance = comp, \COMP_ALU|Mux6~1\, COMP_ALU|Mux6~1, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~15\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~15, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~47\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~47, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~24\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~24, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~56\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~56, CPU_LM, 1
instance = comp, \COMP_ALU|OP2|RESULTADO|C~1\, COMP_ALU|OP2|RESULTADO|C~1, CPU_LM, 1
instance = comp, \COMP_ALU|OP1|C~1\, COMP_ALU|OP1|C~1, CPU_LM, 1
instance = comp, \COMP_ALU|OP2|RESULTADO|C~2\, COMP_ALU|OP2|RESULTADO|C~2, CPU_LM, 1
instance = comp, \COMP_ALU|Mux5~0\, COMP_ALU|Mux5~0, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~16\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~16, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~48\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~48, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~25\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~25, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~57\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~57, CPU_LM, 1
instance = comp, \COMP_ALU|OP2|RESULTADO|C~3\, COMP_ALU|OP2|RESULTADO|C~3, CPU_LM, 1
instance = comp, \COMP_ALU|Mux4~0\, COMP_ALU|Mux4~0, CPU_LM, 1
instance = comp, \COMP_ALU|Mux4~1\, COMP_ALU|Mux4~1, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~17\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~17, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~49\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~49, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~26\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~26, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~58\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~58, CPU_LM, 1
instance = comp, \COMP_ALU|OP2|RESULTADO|C~4\, COMP_ALU|OP2|RESULTADO|C~4, CPU_LM, 1
instance = comp, \COMP_ALU|OP2|RESULTADO|C~5\, COMP_ALU|OP2|RESULTADO|C~5, CPU_LM, 1
instance = comp, \COMP_ALU|Mux4~2\, COMP_ALU|Mux4~2, CPU_LM, 1
instance = comp, \COMP_ALU|OP1|C~2\, COMP_ALU|OP1|C~2, CPU_LM, 1
instance = comp, \COMP_ALU|Mux3~0\, COMP_ALU|Mux3~0, CPU_LM, 1
instance = comp, \COMP_ALU|Mux3~1\, COMP_ALU|Mux3~1, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~18\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~18, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~50\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~50, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~51\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~51, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~52\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~52, CPU_LM, 1
instance = comp, \COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~53\, COMP_BANCO_REGISTRADORES|MEM_BANCO_REG~53, CPU_LM, 1
instance = comp, \COMP_ALU|Mux11~0\, COMP_ALU|Mux11~0, CPU_LM, 1
instance = comp, \COMP_ALU|Mux11~1\, COMP_ALU|Mux11~1, CPU_LM, 1
instance = comp, \COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a0\, COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a0, CPU_LM, 1
instance = comp, \COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a1\, COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a1, CPU_LM, 1
instance = comp, \COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a2\, COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a2, CPU_LM, 1
instance = comp, \COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a3\, COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a3, CPU_LM, 1
instance = comp, \COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a4\, COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a4, CPU_LM, 1
instance = comp, \COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a5\, COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a5, CPU_LM, 1
instance = comp, \COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a6\, COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a6, CPU_LM, 1
instance = comp, \COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a7\, COMP_RAM|MEM_rtl_0|auto_generated|ram_block1a7, CPU_LM, 1
