#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Sep 11 19:18:05 2018
# Process ID: 10924
# Current directory: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent892 C:\College\Thesis\AES_2018\AES_After 9_10_2018\aes256_pipeline\aes256_pipeline.xpr
# Log file: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/vivado.log
# Journal file: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 765.570 ; gain = 111.480
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Sep 11 19:20:29 2018] Launched synth_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/sim/data_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/sim/key_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/aescore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounndlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port keyAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:49]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port dataAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:59]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:67]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyAddrCounter
Compiling module xil_defaultlib.dataAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module xil_defaultlib.dataBuffer
Compiling module xil_defaultlib.keyBuffer
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.aescore
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_After -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/College/Thesis/AES_2018/AES_After" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 11 19:23:00 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav.wcfg} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav.wcfg'.
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav1.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.K0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.D0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 815.094 ; gain = 31.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Sep 11 19:23:56 2018] Launched synth_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/sim/data_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/sim/key_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/aescore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounndlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port keyAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:49]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port dataAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:59]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:67]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyAddrCounter
Compiling module xil_defaultlib.dataAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module xil_defaultlib.dataBuffer
Compiling module xil_defaultlib.keyBuffer
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.aescore
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_After -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/College/Thesis/AES_2018/AES_After" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 11 19:29:29 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav.wcfg} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav.wcfg'.
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav1.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.K0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.D0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 826.473 ; gain = 10.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Sep 11 19:31:38 2018] Launched synth_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/sim/data_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/sim/key_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/aescore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounndlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port keyAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:49]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port dataAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:59]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:67]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyAddrCounter
Compiling module xil_defaultlib.dataAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module xil_defaultlib.dataBuffer
Compiling module xil_defaultlib.keyBuffer
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.aescore
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_After -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/College/Thesis/AES_2018/AES_After" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 11 19:34:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav.wcfg} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav.wcfg'.
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav1.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.K0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.D0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 834.586 ; gain = 2.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/sim/data_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/sim/key_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/aescore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounndlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port keyAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:49]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port dataAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:59]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:67]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyAddrCounter
Compiling module xil_defaultlib.dataAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module xil_defaultlib.dataBuffer
Compiling module xil_defaultlib.keyBuffer
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.aescore
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_After -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/College/Thesis/AES_2018/AES_After" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 11 19:36:07 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav.wcfg} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav.wcfg'.
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav1.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.K0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.D0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 839.875 ; gain = 3.379
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/sbox.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/sim/data_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/sim/key_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/aescore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/dataBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/keyBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/rounndlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port keyAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:49]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port dataAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:59]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:67]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyAddrCounter
Compiling module xil_defaultlib.dataAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module xil_defaultlib.dataBuffer
Compiling module xil_defaultlib.keyBuffer
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.aescore
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_After -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/College/Thesis/AES_2018/AES_After" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 11 19:36:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav.wcfg} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav.wcfg'.
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline/tb_behav1.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.K0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.D0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 844.727 ; gain = 4.570
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Runs 36-115] Could not delete directory 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/.Xil/Vivado-10924-DESKTOP-GJPCRJL/dcp15'.
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 959.469 ; gain = 113.156
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs impl_1 -jobs 2
[Tue Sep 11 19:37:50 2018] Launched impl_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.266 ; gain = 24.359
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.266 ; gain = 24.359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1350.137 ; gain = 385.941
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 1568.832 ; gain = 216.168
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1975.504 ; gain = 406.672
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/sbox.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-311] analyzing module mixcolumn_100
INFO: [VRFC 10-311] analyzing module mixcolumn_118
INFO: [VRFC 10-311] analyzing module mixcolumn_136
INFO: [VRFC 10-311] analyzing module mixcolumn_171
INFO: [VRFC 10-311] analyzing module mixcolumn_189
INFO: [VRFC 10-311] analyzing module mixcolumn_207
INFO: [VRFC 10-311] analyzing module mixcolumn_225
INFO: [VRFC 10-311] analyzing module mixcolumn_243
INFO: [VRFC 10-311] analyzing module mixcolumn_28
INFO: [VRFC 10-311] analyzing module mixcolumn_46
INFO: [VRFC 10-311] analyzing module mixcolumn_64
INFO: [VRFC 10-311] analyzing module mixcolumn_82
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-311] analyzing module rounds_0
INFO: [VRFC 10-311] analyzing module rounds_1
INFO: [VRFC 10-311] analyzing module rounds_10
INFO: [VRFC 10-311] analyzing module rounds_11
INFO: [VRFC 10-311] analyzing module rounds_2
INFO: [VRFC 10-311] analyzing module rounds_3
INFO: [VRFC 10-311] analyzing module rounds_4
INFO: [VRFC 10-311] analyzing module rounds_5
INFO: [VRFC 10-311] analyzing module rounds_6
INFO: [VRFC 10-311] analyzing module rounds_7
INFO: [VRFC 10-311] analyzing module rounds_8
INFO: [VRFC 10-311] analyzing module rounds_9
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sbox_101
INFO: [VRFC 10-311] analyzing module sbox_102
INFO: [VRFC 10-311] analyzing module sbox_103
INFO: [VRFC 10-311] analyzing module sbox_104
INFO: [VRFC 10-311] analyzing module sbox_105
INFO: [VRFC 10-311] analyzing module sbox_106
INFO: [VRFC 10-311] analyzing module sbox_107
INFO: [VRFC 10-311] analyzing module sbox_108
INFO: [VRFC 10-311] analyzing module sbox_109
INFO: [VRFC 10-311] analyzing module sbox_110
INFO: [VRFC 10-311] analyzing module sbox_111
INFO: [VRFC 10-311] analyzing module sbox_112
INFO: [VRFC 10-311] analyzing module sbox_113
INFO: [VRFC 10-311] analyzing module sbox_114
INFO: [VRFC 10-311] analyzing module sbox_115
INFO: [VRFC 10-311] analyzing module sbox_116
INFO: [VRFC 10-311] analyzing module sbox_119
INFO: [VRFC 10-311] analyzing module sbox_12
INFO: [VRFC 10-311] analyzing module sbox_120
INFO: [VRFC 10-311] analyzing module sbox_121
INFO: [VRFC 10-311] analyzing module sbox_122
INFO: [VRFC 10-311] analyzing module sbox_123
INFO: [VRFC 10-311] analyzing module sbox_124
INFO: [VRFC 10-311] analyzing module sbox_125
INFO: [VRFC 10-311] analyzing module sbox_126
INFO: [VRFC 10-311] analyzing module sbox_127
INFO: [VRFC 10-311] analyzing module sbox_128
INFO: [VRFC 10-311] analyzing module sbox_129
INFO: [VRFC 10-311] analyzing module sbox_13
INFO: [VRFC 10-311] analyzing module sbox_130
INFO: [VRFC 10-311] analyzing module sbox_131
INFO: [VRFC 10-311] analyzing module sbox_132
INFO: [VRFC 10-311] analyzing module sbox_133
INFO: [VRFC 10-311] analyzing module sbox_134
INFO: [VRFC 10-311] analyzing module sbox_137
INFO: [VRFC 10-311] analyzing module sbox_138
INFO: [VRFC 10-311] analyzing module sbox_139
INFO: [VRFC 10-311] analyzing module sbox_14
INFO: [VRFC 10-311] analyzing module sbox_140
INFO: [VRFC 10-311] analyzing module sbox_141
INFO: [VRFC 10-311] analyzing module sbox_142
INFO: [VRFC 10-311] analyzing module sbox_143
INFO: [VRFC 10-311] analyzing module sbox_144
INFO: [VRFC 10-311] analyzing module sbox_145
INFO: [VRFC 10-311] analyzing module sbox_146
INFO: [VRFC 10-311] analyzing module sbox_147
INFO: [VRFC 10-311] analyzing module sbox_148
INFO: [VRFC 10-311] analyzing module sbox_149
INFO: [VRFC 10-311] analyzing module sbox_15
INFO: [VRFC 10-311] analyzing module sbox_150
INFO: [VRFC 10-311] analyzing module sbox_151
INFO: [VRFC 10-311] analyzing module sbox_152
INFO: [VRFC 10-311] analyzing module sbox_154
INFO: [VRFC 10-311] analyzing module sbox_155
INFO: [VRFC 10-311] analyzing module sbox_156
INFO: [VRFC 10-311] analyzing module sbox_157
INFO: [VRFC 10-311] analyzing module sbox_158
INFO: [VRFC 10-311] analyzing module sbox_159
INFO: [VRFC 10-311] analyzing module sbox_16
INFO: [VRFC 10-311] analyzing module sbox_160
INFO: [VRFC 10-311] analyzing module sbox_161
INFO: [VRFC 10-311] analyzing module sbox_162
INFO: [VRFC 10-311] analyzing module sbox_163
INFO: [VRFC 10-311] analyzing module sbox_164
INFO: [VRFC 10-311] analyzing module sbox_165
INFO: [VRFC 10-311] analyzing module sbox_166
INFO: [VRFC 10-311] analyzing module sbox_167
INFO: [VRFC 10-311] analyzing module sbox_168
INFO: [VRFC 10-311] analyzing module sbox_169
INFO: [VRFC 10-311] analyzing module sbox_17
INFO: [VRFC 10-311] analyzing module sbox_172
INFO: [VRFC 10-311] analyzing module sbox_173
INFO: [VRFC 10-311] analyzing module sbox_174
INFO: [VRFC 10-311] analyzing module sbox_175
INFO: [VRFC 10-311] analyzing module sbox_176
INFO: [VRFC 10-311] analyzing module sbox_177
INFO: [VRFC 10-311] analyzing module sbox_178
INFO: [VRFC 10-311] analyzing module sbox_179
INFO: [VRFC 10-311] analyzing module sbox_18
INFO: [VRFC 10-311] analyzing module sbox_180
INFO: [VRFC 10-311] analyzing module sbox_181
INFO: [VRFC 10-311] analyzing module sbox_182
INFO: [VRFC 10-311] analyzing module sbox_183
INFO: [VRFC 10-311] analyzing module sbox_184
INFO: [VRFC 10-311] analyzing module sbox_185
INFO: [VRFC 10-311] analyzing module sbox_186
INFO: [VRFC 10-311] analyzing module sbox_187
INFO: [VRFC 10-311] analyzing module sbox_19
INFO: [VRFC 10-311] analyzing module sbox_190
INFO: [VRFC 10-311] analyzing module sbox_191
INFO: [VRFC 10-311] analyzing module sbox_192
INFO: [VRFC 10-311] analyzing module sbox_193
INFO: [VRFC 10-311] analyzing module sbox_194
INFO: [VRFC 10-311] analyzing module sbox_195
INFO: [VRFC 10-311] analyzing module sbox_196
INFO: [VRFC 10-311] analyzing module sbox_197
INFO: [VRFC 10-311] analyzing module sbox_198
INFO: [VRFC 10-311] analyzing module sbox_199
INFO: [VRFC 10-311] analyzing module sbox_20
INFO: [VRFC 10-311] analyzing module sbox_200
INFO: [VRFC 10-311] analyzing module sbox_201
INFO: [VRFC 10-311] analyzing module sbox_202
INFO: [VRFC 10-311] analyzing module sbox_203
INFO: [VRFC 10-311] analyzing module sbox_204
INFO: [VRFC 10-311] analyzing module sbox_205
INFO: [VRFC 10-311] analyzing module sbox_208
INFO: [VRFC 10-311] analyzing module sbox_209
INFO: [VRFC 10-311] analyzing module sbox_21
INFO: [VRFC 10-311] analyzing module sbox_210
INFO: [VRFC 10-311] analyzing module sbox_211
INFO: [VRFC 10-311] analyzing module sbox_212
INFO: [VRFC 10-311] analyzing module sbox_213
INFO: [VRFC 10-311] analyzing module sbox_214
INFO: [VRFC 10-311] analyzing module sbox_215
INFO: [VRFC 10-311] analyzing module sbox_216
INFO: [VRFC 10-311] analyzing module sbox_217
INFO: [VRFC 10-311] analyzing module sbox_218
INFO: [VRFC 10-311] analyzing module sbox_219
INFO: [VRFC 10-311] analyzing module sbox_22
INFO: [VRFC 10-311] analyzing module sbox_220
INFO: [VRFC 10-311] analyzing module sbox_221
INFO: [VRFC 10-311] analyzing module sbox_222
INFO: [VRFC 10-311] analyzing module sbox_223
INFO: [VRFC 10-311] analyzing module sbox_226
INFO: [VRFC 10-311] analyzing module sbox_227
INFO: [VRFC 10-311] analyzing module sbox_228
INFO: [VRFC 10-311] analyzing module sbox_229
INFO: [VRFC 10-311] analyzing module sbox_23
INFO: [VRFC 10-311] analyzing module sbox_230
INFO: [VRFC 10-311] analyzing module sbox_231
INFO: [VRFC 10-311] analyzing module sbox_232
INFO: [VRFC 10-311] analyzing module sbox_233
INFO: [VRFC 10-311] analyzing module sbox_234
INFO: [VRFC 10-311] analyzing module sbox_235
INFO: [VRFC 10-311] analyzing module sbox_236
INFO: [VRFC 10-311] analyzing module sbox_237
INFO: [VRFC 10-311] analyzing module sbox_238
INFO: [VRFC 10-311] analyzing module sbox_239
INFO: [VRFC 10-311] analyzing module sbox_24
INFO: [VRFC 10-311] analyzing module sbox_240
INFO: [VRFC 10-311] analyzing module sbox_241
INFO: [VRFC 10-311] analyzing module sbox_244
INFO: [VRFC 10-311] analyzing module sbox_245
INFO: [VRFC 10-311] analyzing module sbox_246
INFO: [VRFC 10-311] analyzing module sbox_247
INFO: [VRFC 10-311] analyzing module sbox_248
INFO: [VRFC 10-311] analyzing module sbox_249
INFO: [VRFC 10-311] analyzing module sbox_25
INFO: [VRFC 10-311] analyzing module sbox_250
INFO: [VRFC 10-311] analyzing module sbox_251
INFO: [VRFC 10-311] analyzing module sbox_252
INFO: [VRFC 10-311] analyzing module sbox_253
INFO: [VRFC 10-311] analyzing module sbox_254
INFO: [VRFC 10-311] analyzing module sbox_255
INFO: [VRFC 10-311] analyzing module sbox_256
INFO: [VRFC 10-311] analyzing module sbox_257
INFO: [VRFC 10-311] analyzing module sbox_258
INFO: [VRFC 10-311] analyzing module sbox_259
INFO: [VRFC 10-311] analyzing module sbox_26
INFO: [VRFC 10-311] analyzing module sbox_29
INFO: [VRFC 10-311] analyzing module sbox_30
INFO: [VRFC 10-311] analyzing module sbox_31
INFO: [VRFC 10-311] analyzing module sbox_32
INFO: [VRFC 10-311] analyzing module sbox_33
INFO: [VRFC 10-311] analyzing module sbox_34
INFO: [VRFC 10-311] analyzing module sbox_35
INFO: [VRFC 10-311] analyzing module sbox_36
INFO: [VRFC 10-311] analyzing module sbox_37
INFO: [VRFC 10-311] analyzing module sbox_38
INFO: [VRFC 10-311] analyzing module sbox_39
INFO: [VRFC 10-311] analyzing module sbox_40
INFO: [VRFC 10-311] analyzing module sbox_41
INFO: [VRFC 10-311] analyzing module sbox_42
INFO: [VRFC 10-311] analyzing module sbox_43
INFO: [VRFC 10-311] analyzing module sbox_44
INFO: [VRFC 10-311] analyzing module sbox_47
INFO: [VRFC 10-311] analyzing module sbox_48
INFO: [VRFC 10-311] analyzing module sbox_49
INFO: [VRFC 10-311] analyzing module sbox_50
INFO: [VRFC 10-311] analyzing module sbox_51
INFO: [VRFC 10-311] analyzing module sbox_52
INFO: [VRFC 10-311] analyzing module sbox_53
INFO: [VRFC 10-311] analyzing module sbox_54
INFO: [VRFC 10-311] analyzing module sbox_55
INFO: [VRFC 10-311] analyzing module sbox_56
INFO: [VRFC 10-311] analyzing module sbox_57
INFO: [VRFC 10-311] analyzing module sbox_58
INFO: [VRFC 10-311] analyzing module sbox_59
INFO: [VRFC 10-311] analyzing module sbox_60
INFO: [VRFC 10-311] analyzing module sbox_61
INFO: [VRFC 10-311] analyzing module sbox_62
INFO: [VRFC 10-311] analyzing module sbox_65
INFO: [VRFC 10-311] analyzing module sbox_66
INFO: [VRFC 10-311] analyzing module sbox_67
INFO: [VRFC 10-311] analyzing module sbox_68
INFO: [VRFC 10-311] analyzing module sbox_69
INFO: [VRFC 10-311] analyzing module sbox_70
INFO: [VRFC 10-311] analyzing module sbox_71
INFO: [VRFC 10-311] analyzing module sbox_72
INFO: [VRFC 10-311] analyzing module sbox_73
INFO: [VRFC 10-311] analyzing module sbox_74
INFO: [VRFC 10-311] analyzing module sbox_75
INFO: [VRFC 10-311] analyzing module sbox_76
INFO: [VRFC 10-311] analyzing module sbox_77
INFO: [VRFC 10-311] analyzing module sbox_78
INFO: [VRFC 10-311] analyzing module sbox_79
INFO: [VRFC 10-311] analyzing module sbox_80
INFO: [VRFC 10-311] analyzing module sbox_83
INFO: [VRFC 10-311] analyzing module sbox_84
INFO: [VRFC 10-311] analyzing module sbox_85
INFO: [VRFC 10-311] analyzing module sbox_86
INFO: [VRFC 10-311] analyzing module sbox_87
INFO: [VRFC 10-311] analyzing module sbox_88
INFO: [VRFC 10-311] analyzing module sbox_89
INFO: [VRFC 10-311] analyzing module sbox_90
INFO: [VRFC 10-311] analyzing module sbox_91
INFO: [VRFC 10-311] analyzing module sbox_92
INFO: [VRFC 10-311] analyzing module sbox_93
INFO: [VRFC 10-311] analyzing module sbox_94
INFO: [VRFC 10-311] analyzing module sbox_95
INFO: [VRFC 10-311] analyzing module sbox_96
INFO: [VRFC 10-311] analyzing module sbox_97
INFO: [VRFC 10-311] analyzing module sbox_98
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-311] analyzing module subbytes_117
INFO: [VRFC 10-311] analyzing module subbytes_135
INFO: [VRFC 10-311] analyzing module subbytes_153
INFO: [VRFC 10-311] analyzing module subbytes_170
INFO: [VRFC 10-311] analyzing module subbytes_188
INFO: [VRFC 10-311] analyzing module subbytes_206
INFO: [VRFC 10-311] analyzing module subbytes_224
INFO: [VRFC 10-311] analyzing module subbytes_242
INFO: [VRFC 10-311] analyzing module subbytes_27
INFO: [VRFC 10-311] analyzing module subbytes_45
INFO: [VRFC 10-311] analyzing module subbytes_63
INFO: [VRFC 10-311] analyzing module subbytes_81
INFO: [VRFC 10-311] analyzing module subbytes_99
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1975.504 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_time_impl.sdf", for root module "tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_time_impl.sdf", for root module "tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.sbox_244
Compiling module xil_defaultlib.sbox_245
Compiling module xil_defaultlib.sbox_246
Compiling module xil_defaultlib.sbox_247
Compiling module xil_defaultlib.sbox_248
Compiling module xil_defaultlib.sbox_249
Compiling module xil_defaultlib.sbox_250
Compiling module xil_defaultlib.sbox_251
Compiling module xil_defaultlib.sbox_252
Compiling module xil_defaultlib.sbox_253
Compiling module xil_defaultlib.sbox_254
Compiling module xil_defaultlib.sbox_255
Compiling module xil_defaultlib.sbox_256
Compiling module xil_defaultlib.sbox_257
Compiling module xil_defaultlib.sbox_258
Compiling module xil_defaultlib.sbox_259
Compiling module xil_defaultlib.subbytes_242
Compiling module xil_defaultlib.mixcolumn_243
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.sbox_226
Compiling module xil_defaultlib.sbox_227
Compiling module xil_defaultlib.sbox_228
Compiling module xil_defaultlib.sbox_229
Compiling module xil_defaultlib.sbox_230
Compiling module xil_defaultlib.sbox_231
Compiling module xil_defaultlib.sbox_232
Compiling module xil_defaultlib.sbox_233
Compiling module xil_defaultlib.sbox_234
Compiling module xil_defaultlib.sbox_235
Compiling module xil_defaultlib.sbox_236
Compiling module xil_defaultlib.sbox_237
Compiling module xil_defaultlib.sbox_238
Compiling module xil_defaultlib.sbox_239
Compiling module xil_defaultlib.sbox_240
Compiling module xil_defaultlib.sbox_241
Compiling module xil_defaultlib.subbytes_224
Compiling module xil_defaultlib.mixcolumn_225
Compiling module xil_defaultlib.rounds_0
Compiling module xil_defaultlib.sbox_208
Compiling module xil_defaultlib.sbox_209
Compiling module xil_defaultlib.sbox_210
Compiling module xil_defaultlib.sbox_211
Compiling module xil_defaultlib.sbox_212
Compiling module xil_defaultlib.sbox_213
Compiling module xil_defaultlib.sbox_214
Compiling module xil_defaultlib.sbox_215
Compiling module xil_defaultlib.sbox_216
Compiling module xil_defaultlib.sbox_217
Compiling module xil_defaultlib.sbox_218
Compiling module xil_defaultlib.sbox_219
Compiling module xil_defaultlib.sbox_220
Compiling module xil_defaultlib.sbox_221
Compiling module xil_defaultlib.sbox_222
Compiling module xil_defaultlib.sbox_223
Compiling module xil_defaultlib.subbytes_206
Compiling module xil_defaultlib.mixcolumn_207
Compiling module xil_defaultlib.rounds_1
Compiling module xil_defaultlib.sbox_190
Compiling module xil_defaultlib.sbox_191
Compiling module xil_defaultlib.sbox_192
Compiling module xil_defaultlib.sbox_193
Compiling module xil_defaultlib.sbox_194
Compiling module xil_defaultlib.sbox_195
Compiling module xil_defaultlib.sbox_196
Compiling module xil_defaultlib.sbox_197
Compiling module xil_defaultlib.sbox_198
Compiling module xil_defaultlib.sbox_199
Compiling module xil_defaultlib.sbox_200
Compiling module xil_defaultlib.sbox_201
Compiling module xil_defaultlib.sbox_202
Compiling module xil_defaultlib.sbox_203
Compiling module xil_defaultlib.sbox_204
Compiling module xil_defaultlib.sbox_205
Compiling module xil_defaultlib.subbytes_188
Compiling module xil_defaultlib.mixcolumn_189
Compiling module xil_defaultlib.rounds_2
Compiling module xil_defaultlib.sbox_172
Compiling module xil_defaultlib.sbox_173
Compiling module xil_defaultlib.sbox_174
Compiling module xil_defaultlib.sbox_175
Compiling module xil_defaultlib.sbox_176
Compiling module xil_defaultlib.sbox_177
Compiling module xil_defaultlib.sbox_178
Compiling module xil_defaultlib.sbox_179
Compiling module xil_defaultlib.sbox_180
Compiling module xil_defaultlib.sbox_181
Compiling module xil_defaultlib.sbox_182
Compiling module xil_defaultlib.sbox_183
Compiling module xil_defaultlib.sbox_184
Compiling module xil_defaultlib.sbox_185
Compiling module xil_defaultlib.sbox_186
Compiling module xil_defaultlib.sbox_187
Compiling module xil_defaultlib.subbytes_170
Compiling module xil_defaultlib.mixcolumn_171
Compiling module xil_defaultlib.rounds_3
Compiling module xil_defaultlib.sbox_154
Compiling module xil_defaultlib.sbox_155
Compiling module xil_defaultlib.sbox_156
Compiling module xil_defaultlib.sbox_157
Compiling module xil_defaultlib.sbox_158
Compiling module xil_defaultlib.sbox_159
Compiling module xil_defaultlib.sbox_160
Compiling module xil_defaultlib.sbox_161
Compiling module xil_defaultlib.sbox_162
Compiling module xil_defaultlib.sbox_163
Compiling module xil_defaultlib.sbox_164
Compiling module xil_defaultlib.sbox_165
Compiling module xil_defaultlib.sbox_166
Compiling module xil_defaultlib.sbox_167
Compiling module xil_defaultlib.sbox_168
Compiling module xil_defaultlib.sbox_169
Compiling module xil_defaultlib.subbytes_153
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.sbox_137
Compiling module xil_defaultlib.sbox_138
Compiling module xil_defaultlib.sbox_139
Compiling module xil_defaultlib.sbox_140
Compiling module xil_defaultlib.sbox_141
Compiling module xil_defaultlib.sbox_142
Compiling module xil_defaultlib.sbox_143
Compiling module xil_defaultlib.sbox_144
Compiling module xil_defaultlib.sbox_145
Compiling module xil_defaultlib.sbox_146
Compiling module xil_defaultlib.sbox_147
Compiling module xil_defaultlib.sbox_148
Compiling module xil_defaultlib.sbox_149
Compiling module xil_defaultlib.sbox_150
Compiling module xil_defaultlib.sbox_151
Compiling module xil_defaultlib.sbox_152
Compiling module xil_defaultlib.subbytes_135
Compiling module xil_defaultlib.mixcolumn_136
Compiling module xil_defaultlib.rounds_4
Compiling module xil_defaultlib.sbox_119
Compiling module xil_defaultlib.sbox_120
Compiling module xil_defaultlib.sbox_121
Compiling module xil_defaultlib.sbox_122
Compiling module xil_defaultlib.sbox_123
Compiling module xil_defaultlib.sbox_124
Compiling module xil_defaultlib.sbox_125
Compiling module xil_defaultlib.sbox_126
Compiling module xil_defaultlib.sbox_127
Compiling module xil_defaultlib.sbox_128
Compiling module xil_defaultlib.sbox_129
Compiling module xil_defaultlib.sbox_130
Compiling module xil_defaultlib.sbox_131
Compiling module xil_defaultlib.sbox_132
Compiling module xil_defaultlib.sbox_133
Compiling module xil_defaultlib.sbox_134
Compiling module xil_defaultlib.subbytes_117
Compiling module xil_defaultlib.mixcolumn_118
Compiling module xil_defaultlib.rounds_5
Compiling module xil_defaultlib.sbox_101
Compiling module xil_defaultlib.sbox_102
Compiling module xil_defaultlib.sbox_103
Compiling module xil_defaultlib.sbox_104
Compiling module xil_defaultlib.sbox_105
Compiling module xil_defaultlib.sbox_106
Compiling module xil_defaultlib.sbox_107
Compiling module xil_defaultlib.sbox_108
Compiling module xil_defaultlib.sbox_109
Compiling module xil_defaultlib.sbox_110
Compiling module xil_defaultlib.sbox_111
Compiling module xil_defaultlib.sbox_112
Compiling module xil_defaultlib.sbox_113
Compiling module xil_defaultlib.sbox_114
Compiling module xil_defaultlib.sbox_115
Compiling module xil_defaultlib.sbox_116
Compiling module xil_defaultlib.subbytes_99
Compiling module xil_defaultlib.mixcolumn_100
Compiling module xil_defaultlib.rounds_6
Compiling module xil_defaultlib.sbox_83
Compiling module xil_defaultlib.sbox_84
Compiling module xil_defaultlib.sbox_85
Compiling module xil_defaultlib.sbox_86
Compiling module xil_defaultlib.sbox_87
Compiling module xil_defaultlib.sbox_88
Compiling module xil_defaultlib.sbox_89
Compiling module xil_defaultlib.sbox_90
Compiling module xil_defaultlib.sbox_91
Compiling module xil_defaultlib.sbox_92
Compiling module xil_defaultlib.sbox_93
Compiling module xil_defaultlib.sbox_94
Compiling module xil_defaultlib.sbox_95
Compiling module xil_defaultlib.sbox_96
Compiling module xil_defaultlib.sbox_97
Compiling module xil_defaultlib.sbox_98
Compiling module xil_defaultlib.subbytes_81
Compiling module xil_defaultlib.mixcolumn_82
Compiling module xil_defaultlib.rounds_7
Compiling module xil_defaultlib.sbox_65
Compiling module xil_defaultlib.sbox_66
Compiling module xil_defaultlib.sbox_67
Compiling module xil_defaultlib.sbox_68
Compiling module xil_defaultlib.sbox_69
Compiling module xil_defaultlib.sbox_70
Compiling module xil_defaultlib.sbox_71
Compiling module xil_defaultlib.sbox_72
Compiling module xil_defaultlib.sbox_73
Compiling module xil_defaultlib.sbox_74
Compiling module xil_defaultlib.sbox_75
Compiling module xil_defaultlib.sbox_76
Compiling module xil_defaultlib.sbox_77
Compiling module xil_defaultlib.sbox_78
Compiling module xil_defaultlib.sbox_79
Compiling module xil_defaultlib.sbox_80
Compiling module xil_defaultlib.subbytes_63
Compiling module xil_defaultlib.mixcolumn_64
Compiling module xil_defaultlib.rounds_8
Compiling module xil_defaultlib.sbox_47
Compiling module xil_defaultlib.sbox_48
Compiling module xil_defaultlib.sbox_49
Compiling module xil_defaultlib.sbox_50
Compiling module xil_defaultlib.sbox_51
Compiling module xil_defaultlib.sbox_52
Compiling module xil_defaultlib.sbox_53
Compiling module xil_defaultlib.sbox_54
Compiling module xil_defaultlib.sbox_55
Compiling module xil_defaultlib.sbox_56
Compiling module xil_defaultlib.sbox_57
Compiling module xil_defaultlib.sbox_58
Compiling module xil_defaultlib.sbox_59
Compiling module xil_defaultlib.sbox_60
Compiling module xil_defaultlib.sbox_61
Compiling module xil_defaultlib.sbox_62
Compiling module xil_defaultlib.subbytes_45
Compiling module xil_defaultlib.mixcolumn_46
Compiling module xil_defaultlib.rounds_9
Compiling module xil_defaultlib.sbox_29
Compiling module xil_defaultlib.sbox_30
Compiling module xil_defaultlib.sbox_31
Compiling module xil_defaultlib.sbox_32
Compiling module xil_defaultlib.sbox_33
Compiling module xil_defaultlib.sbox_34
Compiling module xil_defaultlib.sbox_35
Compiling module xil_defaultlib.sbox_36
Compiling module xil_defaultlib.sbox_37
Compiling module xil_defaultlib.sbox_38
Compiling module xil_defaultlib.sbox_39
Compiling module xil_defaultlib.sbox_40
Compiling module xil_defaultlib.sbox_41
Compiling module xil_defaultlib.sbox_42
Compiling module xil_defaultlib.sbox_43
Compiling module xil_defaultlib.sbox_44
Compiling module xil_defaultlib.subbytes_27
Compiling module xil_defaultlib.mixcolumn_28
Compiling module xil_defaultlib.rounds_10
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.sbox_12
Compiling module xil_defaultlib.sbox_13
Compiling module xil_defaultlib.sbox_14
Compiling module xil_defaultlib.sbox_15
Compiling module xil_defaultlib.sbox_16
Compiling module xil_defaultlib.sbox_17
Compiling module xil_defaultlib.sbox_18
Compiling module xil_defaultlib.sbox_19
Compiling module xil_defaultlib.sbox_20
Compiling module xil_defaultlib.sbox_21
Compiling module xil_defaultlib.sbox_22
Compiling module xil_defaultlib.sbox_23
Compiling module xil_defaultlib.sbox_24
Compiling module xil_defaultlib.sbox_25
Compiling module xil_defaultlib.sbox_26
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds_11
Compiling module xil_defaultlib.aescore
Compiling module simprims_ver.FDCE(INIT=1'b1)
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110011001...
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_gener...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.dataBuffer
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.dataAddrCounter
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.key_mem_gen_0_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module xil_defaultlib.keyBuffer
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.keyAddrCounter
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_impl

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_After -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/College/Thesis/AES_2018/AES_After" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 11 20:12:09 2018...
run_program: Time (s): cpu = 00:00:40 ; elapsed = 00:30:26 . Memory (MB): peak = 1975.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '1826' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_time_impl -key {Post-Implementation:sim_1:Timing:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav.wcfg} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/9_10_2018/aes256_pipeline/tb_behav.wcfg'.
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline/tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/impl/timing/9_10_2018/aes256_pipeline/tb_behav1.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[977]/TChk161_51280 at time 710144 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[135]/TChk161_51280 at time 710175 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[1118]/TChk161_51280 at time 710184 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[1302]/TChk161_51280 at time 710184 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[1305]/TChk161_51280 at time 710184 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[364]/TChk161_51280 at time 710219 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[76]/TChk161_51280 at time 710256 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[88]/TChk161_51280 at time 710256 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[56]/TChk161_51280 at time 710290 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[1761]/TChk161_51280 at time 710369 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/FDCE.v" Line 161: Timing violation in scope /tb/T/KB0/keyOut_reg[1788]/TChk161_51280 at time 710369 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/RAMB18E1.v" Line 974: Timing violation in scope /tb/T/D0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk974_219885 at time 900256 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2017.1\data/verilog/src/unisims/RAMB18E1.v" Line 995: Timing violation in scope /tb/T/D0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/TChk995_219905 at time 900257 ps $setuphold (posedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,ENBWREN_delay) 
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1991.199 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1991.199 ; gain = 15.695
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:31 ; elapsed = 00:31:44 . Memory (MB): peak = 1991.199 ; gain = 1027.004
current_sim simulation_5
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/data_mem_gen_0.dcp' for cell 'D0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/key_mem_gen_0.dcp' for cell 'K0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2207.082 ; gain = 215.883
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2221.289 ; gain = 3.000
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/sbox.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-311] analyzing module mixcolumn_100
INFO: [VRFC 10-311] analyzing module mixcolumn_118
INFO: [VRFC 10-311] analyzing module mixcolumn_136
INFO: [VRFC 10-311] analyzing module mixcolumn_171
INFO: [VRFC 10-311] analyzing module mixcolumn_189
INFO: [VRFC 10-311] analyzing module mixcolumn_207
INFO: [VRFC 10-311] analyzing module mixcolumn_225
INFO: [VRFC 10-311] analyzing module mixcolumn_243
INFO: [VRFC 10-311] analyzing module mixcolumn_28
INFO: [VRFC 10-311] analyzing module mixcolumn_46
INFO: [VRFC 10-311] analyzing module mixcolumn_64
INFO: [VRFC 10-311] analyzing module mixcolumn_82
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-311] analyzing module rounds_0
INFO: [VRFC 10-311] analyzing module rounds_1
INFO: [VRFC 10-311] analyzing module rounds_10
INFO: [VRFC 10-311] analyzing module rounds_11
INFO: [VRFC 10-311] analyzing module rounds_2
INFO: [VRFC 10-311] analyzing module rounds_3
INFO: [VRFC 10-311] analyzing module rounds_4
INFO: [VRFC 10-311] analyzing module rounds_5
INFO: [VRFC 10-311] analyzing module rounds_6
INFO: [VRFC 10-311] analyzing module rounds_7
INFO: [VRFC 10-311] analyzing module rounds_8
INFO: [VRFC 10-311] analyzing module rounds_9
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sbox_101
INFO: [VRFC 10-311] analyzing module sbox_102
INFO: [VRFC 10-311] analyzing module sbox_103
INFO: [VRFC 10-311] analyzing module sbox_104
INFO: [VRFC 10-311] analyzing module sbox_105
INFO: [VRFC 10-311] analyzing module sbox_106
INFO: [VRFC 10-311] analyzing module sbox_107
INFO: [VRFC 10-311] analyzing module sbox_108
INFO: [VRFC 10-311] analyzing module sbox_109
INFO: [VRFC 10-311] analyzing module sbox_110
INFO: [VRFC 10-311] analyzing module sbox_111
INFO: [VRFC 10-311] analyzing module sbox_112
INFO: [VRFC 10-311] analyzing module sbox_113
INFO: [VRFC 10-311] analyzing module sbox_114
INFO: [VRFC 10-311] analyzing module sbox_115
INFO: [VRFC 10-311] analyzing module sbox_116
INFO: [VRFC 10-311] analyzing module sbox_119
INFO: [VRFC 10-311] analyzing module sbox_12
INFO: [VRFC 10-311] analyzing module sbox_120
INFO: [VRFC 10-311] analyzing module sbox_121
INFO: [VRFC 10-311] analyzing module sbox_122
INFO: [VRFC 10-311] analyzing module sbox_123
INFO: [VRFC 10-311] analyzing module sbox_124
INFO: [VRFC 10-311] analyzing module sbox_125
INFO: [VRFC 10-311] analyzing module sbox_126
INFO: [VRFC 10-311] analyzing module sbox_127
INFO: [VRFC 10-311] analyzing module sbox_128
INFO: [VRFC 10-311] analyzing module sbox_129
INFO: [VRFC 10-311] analyzing module sbox_13
INFO: [VRFC 10-311] analyzing module sbox_130
INFO: [VRFC 10-311] analyzing module sbox_131
INFO: [VRFC 10-311] analyzing module sbox_132
INFO: [VRFC 10-311] analyzing module sbox_133
INFO: [VRFC 10-311] analyzing module sbox_134
INFO: [VRFC 10-311] analyzing module sbox_137
INFO: [VRFC 10-311] analyzing module sbox_138
INFO: [VRFC 10-311] analyzing module sbox_139
INFO: [VRFC 10-311] analyzing module sbox_14
INFO: [VRFC 10-311] analyzing module sbox_140
INFO: [VRFC 10-311] analyzing module sbox_141
INFO: [VRFC 10-311] analyzing module sbox_142
INFO: [VRFC 10-311] analyzing module sbox_143
INFO: [VRFC 10-311] analyzing module sbox_144
INFO: [VRFC 10-311] analyzing module sbox_145
INFO: [VRFC 10-311] analyzing module sbox_146
INFO: [VRFC 10-311] analyzing module sbox_147
INFO: [VRFC 10-311] analyzing module sbox_148
INFO: [VRFC 10-311] analyzing module sbox_149
INFO: [VRFC 10-311] analyzing module sbox_15
INFO: [VRFC 10-311] analyzing module sbox_150
INFO: [VRFC 10-311] analyzing module sbox_151
INFO: [VRFC 10-311] analyzing module sbox_152
INFO: [VRFC 10-311] analyzing module sbox_154
INFO: [VRFC 10-311] analyzing module sbox_155
INFO: [VRFC 10-311] analyzing module sbox_156
INFO: [VRFC 10-311] analyzing module sbox_157
INFO: [VRFC 10-311] analyzing module sbox_158
INFO: [VRFC 10-311] analyzing module sbox_159
INFO: [VRFC 10-311] analyzing module sbox_16
INFO: [VRFC 10-311] analyzing module sbox_160
INFO: [VRFC 10-311] analyzing module sbox_161
INFO: [VRFC 10-311] analyzing module sbox_162
INFO: [VRFC 10-311] analyzing module sbox_163
INFO: [VRFC 10-311] analyzing module sbox_164
INFO: [VRFC 10-311] analyzing module sbox_165
INFO: [VRFC 10-311] analyzing module sbox_166
INFO: [VRFC 10-311] analyzing module sbox_167
INFO: [VRFC 10-311] analyzing module sbox_168
INFO: [VRFC 10-311] analyzing module sbox_169
INFO: [VRFC 10-311] analyzing module sbox_17
INFO: [VRFC 10-311] analyzing module sbox_172
INFO: [VRFC 10-311] analyzing module sbox_173
INFO: [VRFC 10-311] analyzing module sbox_174
INFO: [VRFC 10-311] analyzing module sbox_175
INFO: [VRFC 10-311] analyzing module sbox_176
INFO: [VRFC 10-311] analyzing module sbox_177
INFO: [VRFC 10-311] analyzing module sbox_178
INFO: [VRFC 10-311] analyzing module sbox_179
INFO: [VRFC 10-311] analyzing module sbox_18
INFO: [VRFC 10-311] analyzing module sbox_180
INFO: [VRFC 10-311] analyzing module sbox_181
INFO: [VRFC 10-311] analyzing module sbox_182
INFO: [VRFC 10-311] analyzing module sbox_183
INFO: [VRFC 10-311] analyzing module sbox_184
INFO: [VRFC 10-311] analyzing module sbox_185
INFO: [VRFC 10-311] analyzing module sbox_186
INFO: [VRFC 10-311] analyzing module sbox_187
INFO: [VRFC 10-311] analyzing module sbox_19
INFO: [VRFC 10-311] analyzing module sbox_190
INFO: [VRFC 10-311] analyzing module sbox_191
INFO: [VRFC 10-311] analyzing module sbox_192
INFO: [VRFC 10-311] analyzing module sbox_193
INFO: [VRFC 10-311] analyzing module sbox_194
INFO: [VRFC 10-311] analyzing module sbox_195
INFO: [VRFC 10-311] analyzing module sbox_196
INFO: [VRFC 10-311] analyzing module sbox_197
INFO: [VRFC 10-311] analyzing module sbox_198
INFO: [VRFC 10-311] analyzing module sbox_199
INFO: [VRFC 10-311] analyzing module sbox_20
INFO: [VRFC 10-311] analyzing module sbox_200
INFO: [VRFC 10-311] analyzing module sbox_201
INFO: [VRFC 10-311] analyzing module sbox_202
INFO: [VRFC 10-311] analyzing module sbox_203
INFO: [VRFC 10-311] analyzing module sbox_204
INFO: [VRFC 10-311] analyzing module sbox_205
INFO: [VRFC 10-311] analyzing module sbox_208
INFO: [VRFC 10-311] analyzing module sbox_209
INFO: [VRFC 10-311] analyzing module sbox_21
INFO: [VRFC 10-311] analyzing module sbox_210
INFO: [VRFC 10-311] analyzing module sbox_211
INFO: [VRFC 10-311] analyzing module sbox_212
INFO: [VRFC 10-311] analyzing module sbox_213
INFO: [VRFC 10-311] analyzing module sbox_214
INFO: [VRFC 10-311] analyzing module sbox_215
INFO: [VRFC 10-311] analyzing module sbox_216
INFO: [VRFC 10-311] analyzing module sbox_217
INFO: [VRFC 10-311] analyzing module sbox_218
INFO: [VRFC 10-311] analyzing module sbox_219
INFO: [VRFC 10-311] analyzing module sbox_22
INFO: [VRFC 10-311] analyzing module sbox_220
INFO: [VRFC 10-311] analyzing module sbox_221
INFO: [VRFC 10-311] analyzing module sbox_222
INFO: [VRFC 10-311] analyzing module sbox_223
INFO: [VRFC 10-311] analyzing module sbox_226
INFO: [VRFC 10-311] analyzing module sbox_227
INFO: [VRFC 10-311] analyzing module sbox_228
INFO: [VRFC 10-311] analyzing module sbox_229
INFO: [VRFC 10-311] analyzing module sbox_23
INFO: [VRFC 10-311] analyzing module sbox_230
INFO: [VRFC 10-311] analyzing module sbox_231
INFO: [VRFC 10-311] analyzing module sbox_232
INFO: [VRFC 10-311] analyzing module sbox_233
INFO: [VRFC 10-311] analyzing module sbox_234
INFO: [VRFC 10-311] analyzing module sbox_235
INFO: [VRFC 10-311] analyzing module sbox_236
INFO: [VRFC 10-311] analyzing module sbox_237
INFO: [VRFC 10-311] analyzing module sbox_238
INFO: [VRFC 10-311] analyzing module sbox_239
INFO: [VRFC 10-311] analyzing module sbox_24
INFO: [VRFC 10-311] analyzing module sbox_240
INFO: [VRFC 10-311] analyzing module sbox_241
INFO: [VRFC 10-311] analyzing module sbox_244
INFO: [VRFC 10-311] analyzing module sbox_245
INFO: [VRFC 10-311] analyzing module sbox_246
INFO: [VRFC 10-311] analyzing module sbox_247
INFO: [VRFC 10-311] analyzing module sbox_248
INFO: [VRFC 10-311] analyzing module sbox_249
INFO: [VRFC 10-311] analyzing module sbox_25
INFO: [VRFC 10-311] analyzing module sbox_250
INFO: [VRFC 10-311] analyzing module sbox_251
INFO: [VRFC 10-311] analyzing module sbox_252
INFO: [VRFC 10-311] analyzing module sbox_253
INFO: [VRFC 10-311] analyzing module sbox_254
INFO: [VRFC 10-311] analyzing module sbox_255
INFO: [VRFC 10-311] analyzing module sbox_256
INFO: [VRFC 10-311] analyzing module sbox_257
INFO: [VRFC 10-311] analyzing module sbox_258
INFO: [VRFC 10-311] analyzing module sbox_259
INFO: [VRFC 10-311] analyzing module sbox_26
INFO: [VRFC 10-311] analyzing module sbox_29
INFO: [VRFC 10-311] analyzing module sbox_30
INFO: [VRFC 10-311] analyzing module sbox_31
INFO: [VRFC 10-311] analyzing module sbox_32
INFO: [VRFC 10-311] analyzing module sbox_33
INFO: [VRFC 10-311] analyzing module sbox_34
INFO: [VRFC 10-311] analyzing module sbox_35
INFO: [VRFC 10-311] analyzing module sbox_36
INFO: [VRFC 10-311] analyzing module sbox_37
INFO: [VRFC 10-311] analyzing module sbox_38
INFO: [VRFC 10-311] analyzing module sbox_39
INFO: [VRFC 10-311] analyzing module sbox_40
INFO: [VRFC 10-311] analyzing module sbox_41
INFO: [VRFC 10-311] analyzing module sbox_42
INFO: [VRFC 10-311] analyzing module sbox_43
INFO: [VRFC 10-311] analyzing module sbox_44
INFO: [VRFC 10-311] analyzing module sbox_47
INFO: [VRFC 10-311] analyzing module sbox_48
INFO: [VRFC 10-311] analyzing module sbox_49
INFO: [VRFC 10-311] analyzing module sbox_50
INFO: [VRFC 10-311] analyzing module sbox_51
INFO: [VRFC 10-311] analyzing module sbox_52
INFO: [VRFC 10-311] analyzing module sbox_53
INFO: [VRFC 10-311] analyzing module sbox_54
INFO: [VRFC 10-311] analyzing module sbox_55
INFO: [VRFC 10-311] analyzing module sbox_56
INFO: [VRFC 10-311] analyzing module sbox_57
INFO: [VRFC 10-311] analyzing module sbox_58
INFO: [VRFC 10-311] analyzing module sbox_59
INFO: [VRFC 10-311] analyzing module sbox_60
INFO: [VRFC 10-311] analyzing module sbox_61
INFO: [VRFC 10-311] analyzing module sbox_62
INFO: [VRFC 10-311] analyzing module sbox_65
INFO: [VRFC 10-311] analyzing module sbox_66
INFO: [VRFC 10-311] analyzing module sbox_67
INFO: [VRFC 10-311] analyzing module sbox_68
INFO: [VRFC 10-311] analyzing module sbox_69
INFO: [VRFC 10-311] analyzing module sbox_70
INFO: [VRFC 10-311] analyzing module sbox_71
INFO: [VRFC 10-311] analyzing module sbox_72
INFO: [VRFC 10-311] analyzing module sbox_73
INFO: [VRFC 10-311] analyzing module sbox_74
INFO: [VRFC 10-311] analyzing module sbox_75
INFO: [VRFC 10-311] analyzing module sbox_76
INFO: [VRFC 10-311] analyzing module sbox_77
INFO: [VRFC 10-311] analyzing module sbox_78
INFO: [VRFC 10-311] analyzing module sbox_79
INFO: [VRFC 10-311] analyzing module sbox_80
INFO: [VRFC 10-311] analyzing module sbox_83
INFO: [VRFC 10-311] analyzing module sbox_84
INFO: [VRFC 10-311] analyzing module sbox_85
INFO: [VRFC 10-311] analyzing module sbox_86
INFO: [VRFC 10-311] analyzing module sbox_87
INFO: [VRFC 10-311] analyzing module sbox_88
INFO: [VRFC 10-311] analyzing module sbox_89
INFO: [VRFC 10-311] analyzing module sbox_90
INFO: [VRFC 10-311] analyzing module sbox_91
INFO: [VRFC 10-311] analyzing module sbox_92
INFO: [VRFC 10-311] analyzing module sbox_93
INFO: [VRFC 10-311] analyzing module sbox_94
INFO: [VRFC 10-311] analyzing module sbox_95
INFO: [VRFC 10-311] analyzing module sbox_96
INFO: [VRFC 10-311] analyzing module sbox_97
INFO: [VRFC 10-311] analyzing module sbox_98
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-311] analyzing module subbytes_117
INFO: [VRFC 10-311] analyzing module subbytes_135
INFO: [VRFC 10-311] analyzing module subbytes_153
INFO: [VRFC 10-311] analyzing module subbytes_170
INFO: [VRFC 10-311] analyzing module subbytes_188
INFO: [VRFC 10-311] analyzing module subbytes_206
INFO: [VRFC 10-311] analyzing module subbytes_224
INFO: [VRFC 10-311] analyzing module subbytes_242
INFO: [VRFC 10-311] analyzing module subbytes_27
INFO: [VRFC 10-311] analyzing module subbytes_45
INFO: [VRFC 10-311] analyzing module subbytes_63
INFO: [VRFC 10-311] analyzing module subbytes_81
INFO: [VRFC 10-311] analyzing module subbytes_99
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2221.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.sim/sim_1/synth/timing'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
