Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Oct 18 11:32:32 2022

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 3.95 sec.

Routing started.
Building routing graph takes 0.48 sec.
Processing design graph takes 0.09 sec.
Total nets for routing : 1129.
Global routing takes 0.64 sec.
Detailed routing takes 0.64 sec.
Hold Violation Fix in router takes 0.31 sec.
Finish routing takes 0.11 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 2.45 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_25m            | output        | E12     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| clk_50m            | output        | E11     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| locked             | output        | B14     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[0]     | output        | F18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[1]     | output        | G16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[2]     | output        | F16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[3]     | output        | G14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[4]     | output        | E18     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[0]     | output        | J15     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[1]     | output        | H18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[2]     | output        | H16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[3]     | output        | L18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[4]     | output        | K17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[5]     | output        | L17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[6]     | output        | K14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[7]     | output        | K15     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_en          | output        | F17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[0]     | output        | F14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[1]     | output        | G13     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[2]     | output        | H13     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[3]     | output        | F13     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[4]     | output        | G18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[0]     | output        | J14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[1]     | output        | K18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[2]     | output        | J18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[3]     | output        | J17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[4]     | output        | H17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[5]     | output        | M16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[6]     | output        | J16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[7]     | output        | H14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_en          | output        | G17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| sys_clk            | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_rst_n          | input         | G5      | BANKL1     | 1.5       | LVCMOS15       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 214      | 3274          | 7                  
|   FF                     | 520      | 19644         | 3                  
|   LUT                    | 524      | 13096         | 5                  
|   LUT-FF pairs           | 320      | 13096         | 3                  
| Use of CLMS              | 64       | 1110          | 6                  
|   FF                     | 157      | 6660          | 3                  
|   LUT                    | 171      | 4440          | 4                  
|   LUT-FF pairs           | 103      | 4440          | 3                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 7.5      | 48            | 16                 
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 33       | 240           | 14                 
|   IOBD                   | 17       | 120           | 15                 
|   IOBR                   | 1        | 6             | 17                 
|   IOBS                   | 15       | 114           | 14                 
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 33       | 240           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 1        | 4             | 25                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 7        | 20            | 35                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                              | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_74_104           | ntclkbufg_0         | 448             | 0                   | sys_clk_ibuf/opit_1                      | INCK           | IOL_7_298               
| clkbufg_4/gopclkbufg     | USCM_74_107           | ntclkbufg_1         | 192             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK_USER       | SCANCHAIN_48_328        
| clkbufg_5/gopclkbufg     | USCM_74_105           | ntclkbufg_2         | 15              | 0                   | u_pll_clk/u_pll_e1/goppll                | CLKOUT0        | PLL_82_319              
| clkbufg_6/gopclkbufg     | USCM_74_106           | ntclkbufg_3         | 10              | 0                   | u_pll_clk/u_pll_e1/goppll                | CLKOUT1        | PLL_82_319              
| clkbufg_7/gopclkbufg     | USCM_74_108           | ntclkbufg_4         | 11              | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | CAPDR          | SCANCHAIN_48_328        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                      | Site Of Pll Inst     | Pin         | Net Of Pin                     | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst             | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319           | CLKFB       | u_pll_clk/u_pll_e1/ntCLKFB     |  -              |  -                  | u_pll_clk/u_pll_e1/goppll     | CLK_INT_FB           | PLL_82_319                    
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319           | CLKIN1      | _N0                            |  -              |  -                  | sys_clk_ibuf/opit_1           | INCK                 | IOL_7_298                     
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319           | CLKIN2      | ntR99                          |  -              |  -                  | GND_9                         | Z                    | CLMA_78_304                   
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319           | CLKOUT0     | nt_clk_50m                     | 15              | 1                   |  ...                          |  ...                 |  ...                          
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319           | CLKOUT1     | nt_clk_25m                     | 10              | 1                   |  ...                          |  ...                 |  ...                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_2port_ram                    | 669     | 677     | 0                   | 0       | 7.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 33     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 1             | 0         | 0        | 7        
| + ram_2port_inst                | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_sdpram_ram_2port     | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                     | 0       | 0       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rd                      | 12      | 11      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_wr                      | 22      | 19      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                       | 634     | 647     | 0                   | 0       | 7       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                            
+----------------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/device_map/ip_2port_ram_map.adf          
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/device_map/ip_2port_ram.pcf              
| Output     | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.adf         
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/place_route/clock_utilization.txt        
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/place_route/ip_2port_ram_plc.adf         
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/place_route/ip_2port_ram.prr             
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/place_route/ip_2port_ram_prr.prt         
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.netlist     
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/place_route/prr.db                       
+----------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 632 MB
Total CPU  time to pnr completion : 0h:0m:11s
Process Total CPU  time to pnr completion : 0h:0m:11s
Total real time to pnr completion : 0h:0m:12s
