Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pipeline_behav xil_defaultlib.tb_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/DSP_Pipeline/DSP_Pipeline.srcs/sim_1/new/tb_pipeline.v" Line 1. Module tb_pipeline doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/DSP_Pipeline/DSP_Pipeline.srcs/sources_1/new/pipeline_top.v" Line 1. Module pipeline_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/DSP_Pipeline/DSP_Pipeline.srcs/sources_1/new/fir_filter.v" Line 1. Module fir_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/DSP_Pipeline/DSP_Pipeline.srcs/sources_1/new/iir_filter.v" Line 1. Module iir_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/DSP_Pipeline/DSP_Pipeline.srcs/sources_1/new/fft_radix.v" Line 1. Module fft_radix2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_filter
Compiling module xil_defaultlib.iir_filter
Compiling module xil_defaultlib.fft_radix2
Compiling module xil_defaultlib.pipeline_top
Compiling module xil_defaultlib.tb_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipeline_behav
