Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: FlashI2C.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FlashI2C.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FlashI2C"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : FlashI2C
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ShiftReg.v" in library work
Compiling verilog file "DeviceId.v" in library work
Module <ShiftReg> compiled
Compiling verilog file "DataIO.v" in library work
Module <DeviceId> compiled
Compiling verilog file "Controller.v" in library work
Module <DataIO> compiled
Compiling verilog file "Address.v" in library work
Module <Controller> compiled
Compiling verilog file "FlashI2C.v" in library work
Module <Address> compiled
Module <FlashI2C> compiled
No errors in compilation
Analysis of file <"FlashI2C.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FlashI2C> in library <work>.

Analyzing hierarchy for module <Address> in library <work>.

Analyzing hierarchy for module <DeviceId> in library <work>.

Analyzing hierarchy for module <Controller> in library <work>.

Analyzing hierarchy for module <DataIO> in library <work>.

Analyzing hierarchy for module <ShiftReg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FlashI2C>.
Module <FlashI2C> is correct for synthesis.
 
Analyzing module <Address> in library <work>.
Module <Address> is correct for synthesis.
 
Analyzing module <DeviceId> in library <work>.
Module <DeviceId> is correct for synthesis.
 
Analyzing module <Controller> in library <work>.
Module <Controller> is correct for synthesis.
 
Analyzing module <DataIO> in library <work>.
Module <DataIO> is correct for synthesis.
 
Analyzing module <ShiftReg> in library <work>.
Module <ShiftReg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <DataIO> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ShiftRegIn> in unit <DataIO> has a constant value of 10100101 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Address>.
    Related source file is "Address.v".
WARNING:Xst:646 - Signal <adtemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <Addr>.
    Found 1-bit adder for signal <$add0000> created at line 93.
    Found 1-bit adder for signal <$add0001> created at line 93.
    Found 1-bit adder for signal <$add0002> created at line 93.
    Found 1-bit adder for signal <$add0003> created at line 93.
    Found 1-bit adder for signal <$add0004> created at line 93.
    Found 1-bit adder for signal <$add0005> created at line 93.
    Found 1-bit adder for signal <$add0006> created at line 93.
    Found 1-bit adder for signal <$add0007> created at line 93.
    Found 1-bit adder for signal <$add0008> created at line 93.
    Found 1-bit adder for signal <$add0009> created at line 93.
    Found 1-bit adder for signal <$add0010> created at line 93.
    Found 1-bit adder for signal <$add0011> created at line 93.
    Found 1-bit adder for signal <$add0012> created at line 93.
    Found 1-bit adder for signal <$add0013> created at line 93.
    Found 1-bit adder for signal <$add0014> created at line 93.
    Found 1-bit adder for signal <$add0015> created at line 93.
    Found 16-bit register for signal <temp>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
Unit <Address> synthesized.


Synthesizing Unit <DeviceId>.
    Related source file is "DeviceId.v".
WARNING:Xst:646 - Signal <devid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <WR>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DeviceId> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "Controller.v".
WARNING:Xst:647 - Input <STOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <LoadShift> equivalent to <EnDataIn> has been removed
    Register <SelAAAA> equivalent to <Sel55> has been removed
    Found 1-bit register for signal <SelXXXX>.
    Found 1-bit register for signal <WEbar>.
    Found 1-bit register for signal <SDAOut>.
    Found 1-bit register for signal <SelHOLD>.
    Found 1-bit register for signal <EnDataIn>.
    Found 1-bit register for signal <IncrAddr>.
    Found 1-bit register for signal <SelB0>.
    Found 1-bit register for signal <ShiftIn>.
    Found 1-bit register for signal <SelC0>.
    Found 1-bit register for signal <LoadAddrLSB>.
    Found 1-bit register for signal <SelD0>.
    Found 1-bit register for signal <SelAA>.
    Found 1-bit register for signal <SelE0>.
    Found 1-bit register for signal <LoadAddrMSB>.
    Found 1-bit register for signal <LoadDevId>.
    Found 1-bit register for signal <SDAIn>.
    Found 1-bit register for signal <EnSDAOut>.
    Found 6-bit up counter for signal <count>.
    Found 1-bit register for signal <ENbar>.
    Found 1-bit register for signal <SelAux>.
    Found 1-bit register for signal <Sel5555>.
    Found 1-bit register for signal <ShiftOut>.
    Found 1-bit register for signal <Sel00>.
    Found 1-bit register for signal <SelData>.
    Found 1-bit register for signal <REbar>.
    Found 1-bit register for signal <EnDataOut>.
    Found 1-bit register for signal <Sel55>.
    Found 1-bit register for signal <SelAddr>.
    Summary:
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Controller> synthesized.


Synthesizing Unit <DataIO>.
    Related source file is "DataIO.v".
    Found 8-bit register for signal <IO>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <DataIO> synthesized.


Synthesizing Unit <ShiftReg>.
    Related source file is "ShiftReg.v".
    Found 8-bit register for signal <ShiftRegOut>.
    Found 1-bit tristate buffer for signal <SDA>.
    Found 1-bit register for signal <hold>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <FlashI2C>.
    Related source file is "FlashI2C.v".
WARNING:Xst:1780 - Signal <w> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <FlashI2C> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 1-bit adder                                           : 16
 6-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 77
 1-bit register                                        : 77
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch SelE0 hinder the constant cleaning in the block cntrlr.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 1-bit adder                                           : 16
 6-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch SelE0 hinder the constant cleaning in the block Controller.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2039 - Unit FlashI2C: 1 multi-source signal is replaced by logic (pull-up yes): SDA_MLTSRCEDGE.

Optimizing unit <FlashI2C> ...

Optimizing unit <Address> ...

Optimizing unit <Controller> ...

Optimizing unit <DataIO> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FlashI2C, actual ratio is 24.
FlipFlop cntrlr/count_0 has been replicated 1 time(s)
FlipFlop cntrlr/count_1 has been replicated 2 time(s)
FlipFlop cntrlr/count_2 has been replicated 2 time(s)
FlipFlop cntrlr/count_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FlashI2C.ngr
Top Level Output File Name         : FlashI2C
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 74

Cell Usage :
# BELS                             : 406
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 30
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 59
#      LUT3_D                      : 13
#      LUT3_L                      : 9
#      LUT4                        : 196
#      LUT4_D                      : 22
#      LUT4_L                      : 40
#      MUXF5                       : 27
#      VCC                         : 1
# FlipFlops/Latches                : 89
#      FD_1                        : 17
#      FDE                         : 12
#      FDE_1                       : 30
#      FDR_1                       : 3
#      FDRSE_1                     : 16
#      FDS_1                       : 3
#      FDSE_1                      : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 72
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 69
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                      196  out of    768    25%  
 Number of Slice Flip Flops:             89  out of   1536     5%  
 Number of 4 input LUTs:                377  out of   1536    24%  
 Number of IOs:                          74
 Number of bonded IOBs:                  73  out of    124    58%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SCL                                | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.887ns (Maximum Frequency: 91.855MHz)
   Minimum input arrival time before clock: 5.158ns
   Maximum output required time after clock: 11.129ns
   Maximum combinational path delay: 8.686ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCL'
  Clock period: 10.887ns (frequency: 91.855MHz)
  Total number of paths / destination ports: 3301 / 174
-------------------------------------------------------------------------
Delay:               10.887ns (Levels of Logic = 6)
  Source:            cntrlr/count_3 (FF)
  Destination:       cntrlr/ENbar (FF)
  Source Clock:      SCL falling
  Destination Clock: SCL falling

  Data Path: cntrlr/count_3 to cntrlr/ENbar
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             47   0.720   2.278  cntrlr/count_3 (cntrlr/count_3)
     LUT4:I0->O           26   0.551   1.845  cntrlr/Result<3>1 (cntrlr/Result<3>)
     LUT4:I3->O            1   0.551   0.996  cntrlr/WEbar_mux0000238 (cntrlr/WEbar_mux0000238)
     LUT4:I1->O            2   0.551   0.903  cntrlr/WEbar_mux0000259 (cntrlr/WEbar_mux0000259)
     LUT4:I3->O            1   0.551   0.000  cntrlr/ENbar_mux00002_SW1_F (N258)
     MUXF5:I0->O           1   0.360   0.827  cntrlr/ENbar_mux00002_SW1 (N147)
     LUT4:I3->O            1   0.551   0.000  cntrlr/ENbar_mux0000195 (cntrlr/ENbar_mux0000)
     FDE_1:D                   0.203          cntrlr/ENbar
    ----------------------------------------
    Total                     10.887ns (4.038ns logic, 6.849ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCL'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              5.158ns (Levels of Logic = 2)
  Source:            START (PAD)
  Destination:       cntrlr/SelD0 (FF)
  Destination Clock: SCL falling

  Data Path: START to cntrlr/SelD0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   0.821   2.181  START_IBUF (START_IBUF)
     LUT2:I0->O            6   0.551   1.003  cntrlr/SelB0_not00011 (cntrlr/SelB0_not0001)
     FDE_1:CE                  0.602          cntrlr/SelC0
    ----------------------------------------
    Total                      5.158ns (1.974ns logic, 3.184ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCL'
  Total number of paths / destination ports: 70 / 62
-------------------------------------------------------------------------
Offset:              11.129ns (Levels of Logic = 3)
  Source:            cntrlr/ShiftOut (FF)
  Destination:       SDA (PAD)
  Source Clock:      SCL falling

  Data Path: cntrlr/ShiftOut to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           12   0.720   1.457  cntrlr/ShiftOut (cntrlr/ShiftOut)
     LUT2:I0->O            7   0.551   1.405  sreg/hold_and00001 (sreg/hold_and0000)
     LUT4:I0->O            1   0.551   0.801  SDA_MLTSRCEDGELogicTrst1 (SDA_MLTSRCEDGE)
     IOBUF:I->IO               5.644          SDA_IOBUF (SDA)
    ----------------------------------------
    Total                     11.129ns (7.466ns logic, 3.663ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               8.686ns (Levels of Logic = 3)
  Source:            din (PAD)
  Destination:       SDA (PAD)

  Data Path: din to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.869  din_IBUF (din_IBUF)
     LUT4:I2->O            1   0.551   0.801  SDA_MLTSRCEDGELogicTrst1 (SDA_MLTSRCEDGE)
     IOBUF:I->IO               5.644          SDA_IOBUF (SDA)
    ----------------------------------------
    Total                      8.686ns (7.016ns logic, 1.670ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.86 secs
 
--> 

Total memory usage is 309992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

