

================================================================
== Vivado HLS Report for 'conv2d_fix16'
================================================================
* Date:           Wed Oct 23 14:52:51 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|        47|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1      |   45|   45|        15|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      4|       0|    770|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    179|
|Register         |        -|      -|     688|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     688|    949|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_13s_29_1_1_U106  |network_mul_mul_16s_13s_29_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    +----------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Conv2D_4_w_0_U  |conv2d_fix16_Conv2D_4_w_0  |        1|  0|   0|   144|   13|     1|         1872|
    +----------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                           |        1|  0|   0|   144|   13|     1|         1872|
    +----------------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_304_p2          |     *    |      2|  0|  20|          32|          16|
    |tmp3_fu_428_p2          |     *    |      2|  0|  20|          16|          32|
    |in_d_1_fu_347_p2        |     +    |      0|  0|  23|          16|           1|
    |k_h_1_fu_381_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_1_fu_438_p2         |     +    |      0|  0|  10|           2|           1|
    |next_mul3_fu_263_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul6_fu_258_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_337_p2      |     +    |      0|  0|  39|          32|          32|
    |out_d_3_fu_273_p2       |     +    |      0|  0|  23|          16|           1|
    |out_h_3_fu_284_p2       |     +    |      0|  0|  23|          16|           1|
    |out_w_3_fu_313_p2       |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_400_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_391_p2          |     +    |      0|  0|  24|          17|          17|
    |tmp5_fu_452_p2          |     +    |      0|  0|  24|          17|          17|
    |tmp6_fu_369_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp7_fu_471_p2          |     +    |      0|  0|  15|           5|           5|
    |tmp_111_fu_327_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_113_cast_fu_525_p2  |     +    |      0|  0|  21|          12|          15|
    |tmp_113_fu_519_p2       |     +    |      0|  0|  23|          12|          16|
    |tmp_117_fu_357_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_124_fu_461_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_128_fu_480_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_134_fu_508_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_294_p2           |     +    |      0|  0|  39|          32|          32|
    |tmp_120_fu_422_p2       |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_375_p2     |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_342_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_308_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_279_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond5_fu_268_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_432_p2      |   icmp   |      0|  0|   8|           2|           2|
    |p_tmp_s_fu_539_p3       |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      4|  0| 770|         589|         534|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  62|         15|    1|         15|
    |in_d_reg_192       |   9|          2|   16|         32|
    |k_h_reg_215        |   9|          2|    2|          4|
    |k_w_reg_227        |   9|          2|    2|          4|
    |out_d_reg_134      |   9|          2|   16|         32|
    |out_h_reg_169      |   9|          2|   16|         32|
    |out_w_reg_181      |   9|          2|   16|         32|
    |output_r_address0  |  15|          3|   10|         30|
    |output_r_d0        |  21|          4|   16|         64|
    |phi_mul2_reg_145   |   9|          2|   32|         64|
    |phi_mul5_reg_157   |   9|          2|   32|         64|
    |phi_mul_reg_203    |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 179|         40|  191|        437|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Conv2D_4_w_0_load_reg_726     |  13|   0|   13|          0|
    |Padding2D_4_array_lo_reg_721  |  16|   0|   16|          0|
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |in_d_1_reg_670                |  16|   0|   16|          0|
    |in_d_reg_192                  |  16|   0|   16|          0|
    |k_h_1_reg_683                 |   2|   0|    2|          0|
    |k_h_reg_215                   |   2|   0|    2|          0|
    |k_w_1_reg_706                 |   2|   0|    2|          0|
    |k_w_reg_227                   |   2|   0|    2|          0|
    |next_mul3_reg_608             |  32|   0|   32|          0|
    |next_mul6_reg_603             |  32|   0|   32|          0|
    |next_mul_reg_662              |  32|   0|   32|          0|
    |out_d_3_reg_616               |  16|   0|   16|          0|
    |out_d_reg_134                 |  16|   0|   16|          0|
    |out_h_3_reg_624               |  16|   0|   16|          0|
    |out_h_reg_169                 |  16|   0|   16|          0|
    |out_w_3_reg_647               |  16|   0|   16|          0|
    |out_w_reg_181                 |  16|   0|   16|          0|
    |output_addr11_reg_657         |  10|   0|   10|          0|
    |p_tmp_s_reg_736               |  15|   0|   15|          0|
    |phi_mul2_reg_145              |  32|   0|   32|          0|
    |phi_mul5_reg_157              |  32|   0|   32|          0|
    |phi_mul_reg_203               |  32|   0|   32|          0|
    |tmp1_reg_639                  |  32|   0|   32|          0|
    |tmp2_reg_688                  |  32|   0|   32|          0|
    |tmp3_reg_698                  |  32|   0|   32|          0|
    |tmp6_reg_675                  |  32|   0|   32|          0|
    |tmp_101_reg_583               |  16|   0|   32|         16|
    |tmp_102_reg_588               |  16|   0|   32|         16|
    |tmp_103_reg_593               |  16|   0|   32|         16|
    |tmp_104_reg_598               |  16|   0|   32|         16|
    |tmp_109_cast_reg_634          |  16|   0|   17|          1|
    |tmp_110_cast_reg_652          |  16|   0|   17|          1|
    |tmp_120_reg_693               |   5|   0|    5|          0|
    |tmp_40_reg_731                |  15|   0|   15|          0|
    |tmp_reg_629                   |  32|   0|   32|          0|
    |tmp_s_reg_578                 |  16|   0|   32|         16|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 688|   0|  770|         82|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|input_depth                 |  in |   16|   ap_none  |    input_depth    |    scalar    |
|input_height                |  in |   16|   ap_none  |    input_height   |    scalar    |
|input_width                 |  in |   16|   ap_none  |    input_width    |    scalar    |
|output_depth                |  in |   16|   ap_none  |    output_depth   |    scalar    |
|output_height               |  in |   16|   ap_none  |   output_height   |    scalar    |
|output_width                |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0           | out |   10|  ap_memory |      output_r     |     array    |
|output_r_ce0                | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0                | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0                 | out |   16|  ap_memory |      output_r     |     array    |
|output_r_q0                 |  in |   16|  ap_memory |      output_r     |     array    |
|Padding2D_4_array_address0  | out |   14|  ap_memory | Padding2D_4_array |     array    |
|Padding2D_4_array_ce0       | out |    1|  ap_memory | Padding2D_4_array |     array    |
|Padding2D_4_array_q0        |  in |   16|  ap_memory | Padding2D_4_array |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

