# TCL File Generated by Component Editor 18.1
# Wed Mar 11 16:41:52 ICT 2020
# DO NOT MODIFY


# 
# SPI_Cores "SPI_Cores" v1.0
#  2020.03.11.16:41:52
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module SPI_Cores
# 
set_module_property DESCRIPTION ""
set_module_property NAME SPI_Cores
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME SPI_Cores
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL spi_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file oc_spi_test.c OTHER PATH ip/spi_opencores/oc_spi_test.c
add_fileset_file spi_clgen.v VERILOG PATH ip/spi_opencores/spi_clgen.v
add_fileset_file spi_defines.v VERILOG PATH ip/spi_opencores/spi_defines.v
add_fileset_file spi_shift.v VERILOG PATH ip/spi_opencores/spi_shift.v
add_fileset_file spi_top.v VERILOG PATH ip/spi_opencores/spi_top.v TOP_LEVEL_FILE
add_fileset_file timescale.v VERILOG PATH ip/spi_opencores/timescale.v


# 
# parameters
# 
add_parameter Tp INTEGER 1
set_parameter_property Tp DEFAULT_VALUE 1
set_parameter_property Tp DISPLAY_NAME Tp
set_parameter_property Tp TYPE INTEGER
set_parameter_property Tp UNITS None
set_parameter_property Tp ALLOWED_RANGES -2147483648:2147483647
set_parameter_property Tp HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock_sink
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 wb_adr_i address Input 5
add_interface_port avalon_slave_0 wb_dat_i writedata Input 32
add_interface_port avalon_slave_0 wb_dat_o readdata Output 32
add_interface_port avalon_slave_0 wb_sel_i byteenable Input 4
add_interface_port avalon_slave_0 wb_we_i write Input 1
add_interface_port avalon_slave_0 wb_stb_i chipselect Input 1
add_interface_port avalon_slave_0 wb_ack_o waitrequest Output 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink wb_clk_i clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink wb_rst_i reset Input 1


# 
# connection point interrupt_sender
# 
add_interface interrupt_sender interrupt end
set_interface_property interrupt_sender associatedAddressablePoint ""
set_interface_property interrupt_sender bridgedReceiverOffset ""
set_interface_property interrupt_sender bridgesToReceiver ""
set_interface_property interrupt_sender ENABLED true
set_interface_property interrupt_sender EXPORT_OF ""
set_interface_property interrupt_sender PORT_NAME_MAP ""
set_interface_property interrupt_sender CMSIS_SVD_VARIABLES ""
set_interface_property interrupt_sender SVD_ADDRESS_GROUP ""

add_interface_port interrupt_sender wb_int_o irq Output 1


# 
# connection point spi_ss
# 
add_interface spi_ss conduit end
set_interface_property spi_ss associatedClock ""
set_interface_property spi_ss associatedReset ""
set_interface_property spi_ss ENABLED true
set_interface_property spi_ss EXPORT_OF ""
set_interface_property spi_ss PORT_NAME_MAP ""
set_interface_property spi_ss CMSIS_SVD_VARIABLES ""
set_interface_property spi_ss SVD_ADDRESS_GROUP ""

add_interface_port spi_ss ss_pad_o export Output 8


# 
# connection point spi_sck
# 
add_interface spi_sck conduit end
set_interface_property spi_sck associatedClock ""
set_interface_property spi_sck associatedReset ""
set_interface_property spi_sck ENABLED true
set_interface_property spi_sck EXPORT_OF ""
set_interface_property spi_sck PORT_NAME_MAP ""
set_interface_property spi_sck CMSIS_SVD_VARIABLES ""
set_interface_property spi_sck SVD_ADDRESS_GROUP ""

add_interface_port spi_sck sclk_pad_o export Output 1


# 
# connection point spi_mosi
# 
add_interface spi_mosi conduit end
set_interface_property spi_mosi associatedClock ""
set_interface_property spi_mosi associatedReset ""
set_interface_property spi_mosi ENABLED true
set_interface_property spi_mosi EXPORT_OF ""
set_interface_property spi_mosi PORT_NAME_MAP ""
set_interface_property spi_mosi CMSIS_SVD_VARIABLES ""
set_interface_property spi_mosi SVD_ADDRESS_GROUP ""

add_interface_port spi_mosi mosi_pad_o export Output 1


# 
# connection point spi_miso
# 
add_interface spi_miso conduit end
set_interface_property spi_miso associatedClock clock_sink
set_interface_property spi_miso associatedReset reset_sink
set_interface_property spi_miso ENABLED true
set_interface_property spi_miso EXPORT_OF ""
set_interface_property spi_miso PORT_NAME_MAP ""
set_interface_property spi_miso CMSIS_SVD_VARIABLES ""
set_interface_property spi_miso SVD_ADDRESS_GROUP ""

add_interface_port spi_miso miso_pad_i export Input 1

