## @file
# This file is used to provide board specific image information.
#
#  Copyright (c) 2022 - 2024, Intel Corporation. All rights reserved.<BR>
#
#  SPDX-License-Identifier: BSD-2-Clause-Patent
#

##
# Import Modules
#
import os
import sys
tool_dir = os.path.realpath(os.path.join(os.path.dirname (os.path.realpath(__file__)), '..', 'AlderlakeBoardPkg'))
sys.path.append (tool_dir)

import BoardConfig as AlderlakeBoardConfig

class Board(AlderlakeBoardConfig.Board):
    def __init__(self, *args, **kwargs):
        super(Board, self).__init__(*args, **kwargs)

        self.VERINFO_IMAGE_ID     = 'SB_ADLPS'
        self.BOARD_NAME           = 'adlps'
        self.VERINFO_PROJ_MAJOR_VER = 1
        self.VERINFO_PROJ_MINOR_VER = 3
        self._EXTRA_INC_PATH      = ['Silicon/AlderlakePkg/Adlps/Include']
        self._FSP_PATH_NAME       = 'Silicon/AlderlakePkg/Adlps/FspBin'
        self.MICROCODE_INF_FILE   = 'Silicon/AlderlakePkg/Microcode/Microcode.inf'
        self.ENABLE_TCC           = 0
        self._generated_cfg_file_prefix = ''
        self._CFGDATA_DEF_FILE    = 'CfgDataDefAdlp.yaml'
        self._CFGDATA_EXT_FILE    = ['CfgDataInt_Adlps_Crb_Ddr5.dlt', 'CfgDataInt_Adlps_Rvp_Ddr5.dlt']
        self._MULTI_VBT_FILE      = {1:'VbtAdlPsRvp.dat', 2:'VbtAdlPsCrb.dat'}
        self._LP_SUPPORT          = True

        # 0 - PCH UART0, 1 - PCH UART1, 2 - PCH UART2, 0xFF - EC UART 0x3F8
        self.DEBUG_PORT_NUMBER = 0x0

        self.OS_LOADER_FD_SIZE = 0x0005A000
        self.OS_LOADER_FD_NUMBLK = self.OS_LOADER_FD_SIZE // self.FLASH_BLOCK_SIZE
