// Seed: 2712864277
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    input uwire id_8,
    output tri0 id_9
);
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5,
    input logic id_6
);
  logic id_8;
  assign id_0 = id_4;
  always
    if (1 | 1) id_0 -= id_4;
    else id_8 <= id_2 !=? 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0,
      id_0,
      id_5,
      id_3,
      id_0
  );
  assign modCall_1.type_11 = 0;
  assign id_8 = id_6;
  wire id_9;
endmodule
