C:\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results  -flow prepass  -gcc_prepass  -osrd  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\synwork\Module_Pll27MHz_prem.srd   -part LFE5UM5G_25F  -package MG285C  -grade -8    -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "Module_Pll27MHz.vm" -ovhdl "Module_Pll27MHz.vhm" -summaryfile C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\synlog\report\Module_Pll27MHz_premap.xml -merge_inferred_clocks 0  -top_level_module  Module_Pll27MHz  -implementation  syn_results  -oedif  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.edn  -conchk_prepass  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz_cck.rpt   -freq 100.000   -tcl  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\Module_Pll27MHz.fdc  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\synwork\Module_Pll27MHz_mult.srs  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\ecp5um5g.v  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\syntmp\Module_Pll27MHz.plg  -osyn  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\synwork\Module_Pll27MHz_prem.srd  -prjdir  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\  -prjname  Module_Pll27MHz  -log  C:\Project\2024\Refael\Lightning\Vhdl\LastVer\Winner2\Clarity\Pll27MHz\Module_Pll27MHz\syn_results\synlog\Module_Pll27MHz_premap.srr  -sn  2023.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\syn_results -flow prepass -gcc_prepass -osrd ..\synwork\Module_Pll27MHz_prem.srd -part LFE5UM5G_25F -package MG285C -grade -8 -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "Module_Pll27MHz.vm" -ovhdl "Module_Pll27MHz.vhm" -summaryfile ..\synlog\report\Module_Pll27MHz_premap.xml -merge_inferred_clocks 0 -top_level_module Module_Pll27MHz -implementation syn_results -oedif ..\Module_Pll27MHz.edn -conchk_prepass ..\Module_Pll27MHz_cck.rpt -freq 100.000 -tcl ..\..\Module_Pll27MHz.fdc ..\synwork\Module_Pll27MHz_mult.srs -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\ecp5um5g.v -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v -ologparam Module_Pll27MHz.plg -osyn ..\synwork\Module_Pll27MHz_prem.srd -prjdir ..\ -prjname Module_Pll27MHz -log ..\synlog\Module_Pll27MHz_premap.srr -sn 2023.03 -jobname "premap"
rc:0 success:1 runtime:2
file:..\synwork\module_pll27mhz_prem.srd|io:o|time:1743490188|size:5238|exec:0|csum:
file:..\module_pll27mhz.edn|io:o|time:1624811453|size:8762|exec:0|csum:
file:..\module_pll27mhz_cck.rpt|io:o|time:1743490189|size:2294|exec:0|csum:
file:..\..\module_pll27mhz.fdc|io:i|time:1743490184|size:31|exec:0|csum:2F2341A2DB93159234560DAEA3680AAC
file:..\synwork\module_pll27mhz_mult.srs|io:i|time:1743490187|size:4983|exec:0|csum:F6A1FEC6EFFB89732EF41B41DF3A94C2
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\ecp5um5g.v|io:i|time:1691661400|size:89971|exec:0|csum:960D298011FBC8C19CD387FCAA9B362C
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691661402|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:module_pll27mhz.plg|io:o|time:1743490188|size:0|exec:0|csum:
file:..\synwork\module_pll27mhz_prem.srd|io:o|time:1743490188|size:5238|exec:0|csum:
file:..\synlog\module_pll27mhz_premap.srr|io:o|time:1743490189|size:5957|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe|io:i|time:1693474890|size:46102016|exec:1|csum:39C6CE25C68DC18FC7D36829B768C215
