// Seed: 2895962831
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  ;
  assign id_3 = id_1;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    output supply1 id_4
    , id_9,
    output uwire id_5
    , id_10,
    input wire id_6,
    output supply0 id_7
);
  assign id_9[-1'b0] = id_2;
  parameter id_11 = 1;
  assign id_4 = id_10;
  always @(id_2 or posedge "") id_0 <= id_6;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
