Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_(AR71898_AR71948) (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 20 01:23:43 2024
| Host         : TELOPS336 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/xro3503A/fir_00251_proc_325_xro3503A_utilization_placed.rpt
| Design       : fir_00251_proc_xro3503A
| Device       : 7k325tfbg676-1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| Slice LUTs                 |  94693 |     0 |    203800 | 46.46 |
|   LUT as Logic             |  86167 |     0 |    203800 | 42.28 |
|   LUT as Memory            |   8526 |     0 |     64000 | 13.32 |
|     LUT as Distributed RAM |   2424 |     0 |           |       |
|     LUT as Shift Register  |   6102 |     0 |           |       |
| Slice Registers            | 151665 |     0 |    407600 | 37.21 |
|   Register as Flip Flop    | 151661 |     0 |    407600 | 37.21 |
|   Register as Latch        |      0 |     0 |    407600 |  0.00 |
|   Register as AND/OR       |      4 |     0 |    407600 | <0.01 |
| F7 Muxes                   |    491 |     0 |    101900 |  0.48 |
| F8 Muxes                   |     22 |     0 |     50950 |  0.04 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 984    |          Yes |           - |          Set |
| 1141   |          Yes |           - |        Reset |
| 4698   |          Yes |         Set |            - |
| 144864 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| Slice                                      |  40093 |     0 |     50950 | 78.69 |
|   SLICEL                                   |  27254 |     0 |           |       |
|   SLICEM                                   |  12839 |     0 |           |       |
| LUT as Logic                               |  86167 |     0 |    203800 | 42.28 |
|   using O5 output only                     |      4 |       |           |       |
|   using O6 output only                     |  66774 |       |           |       |
|   using O5 and O6                          |  19389 |       |           |       |
| LUT as Memory                              |   8526 |     0 |     64000 | 13.32 |
|   LUT as Distributed RAM                   |   2424 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |      0 |       |           |       |
|     using O5 and O6                        |   2424 |       |           |       |
|   LUT as Shift Register                    |   6102 |     0 |           |       |
|     using O5 output only                   |    510 |       |           |       |
|     using O6 output only                   |   2229 |       |           |       |
|     using O5 and O6                        |   3363 |       |           |       |
| Slice Registers                            | 151665 |     0 |    407600 | 37.21 |
|   Register driven from within the Slice    |  77034 |       |           |       |
|   Register driven from outside the Slice   |  74631 |       |           |       |
|     LUT in front of the register is unused |  52161 |       |           |       |
|     LUT in front of the register is used   |  22470 |       |           |       |
| Unique Control Sets                        |   4840 |       |     50950 |  9.50 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  269 |     0 |       445 | 60.45 |
|   RAMB36/FIFO*    |  233 |     0 |       445 | 52.36 |
|     FIFO36E1 only |    4 |       |           |       |
|     RAMB36E1 only |  229 |       |           |       |
|   RAMB18          |   72 |     0 |       890 |  8.09 |
|     RAMB18E1 only |   72 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  175 |     0 |       840 | 20.83 |
|   DSP48E1 only |  175 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  333 |   333 |       400 |  83.25 |
|   IOB Master Pads           |  162 |       |           |        |
|   IOB Slave Pads            |  158 |       |           |        |
|   IOB Flip Flops            |   26 |    26 |           |        |
| Bonded IPADs                |   12 |    12 |        26 |  46.15 |
| Bonded OPADs                |    8 |     8 |        16 |  50.00 |
| PHY_CONTROL                 |    3 |     3 |        10 |  30.00 |
| PHASER_REF                  |    3 |     3 |        10 |  30.00 |
| OUT_FIFO                    |   11 |    11 |        40 |  27.50 |
| IN_FIFO                     |    6 |     6 |        40 |  15.00 |
| IDELAYCTRL                  |    4 |     0 |        10 |  40.00 |
| IBUFDS                      |   20 |    20 |       384 |   5.21 |
| GTXE2_COMMON                |    2 |     0 |         2 | 100.00 |
| GTXE2_CHANNEL               |    4 |     4 |         8 |  50.00 |
| PHASER_OUT/PHASER_OUT_PHY   |   11 |    11 |        40 |  27.50 |
|   PHASER_OUT_PHY only       |   11 |    11 |           |        |
| PHASER_IN/PHASER_IN_PHY     |    6 |     6 |        40 |  15.00 |
|   PHASER_IN_PHY only        |    6 |     6 |           |        |
| IDELAYE2/IDELAYE2_FINEDELAY |   64 |    64 |       500 |  12.80 |
|   IDELAYE2 only             |   64 |    64 |           |        |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |   0.00 |
| IBUFDS_GTE2                 |    1 |     1 |         4 |  25.00 |
| ILOGIC                      |   86 |    86 |       400 |  21.50 |
|   IFF_Register              |    6 |     6 |           |        |
|   ISERDES                   |   80 |    80 |           |        |
| OLOGIC                      |  134 |   134 |       400 |  33.50 |
|   OUTFF_Register            |   20 |    20 |           |        |
|   OUTFF_ODDR_Register       |    8 |     8 |           |        |
|   TFF_ODDR_Register         |    6 |     6 |           |        |
|   OSERDES                   |  106 |   106 |           |        |
+-----------------------------+------+-------+-----------+--------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |   28 |     0 |        32 | 87.50 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    8 |     2 |        10 | 80.00 |
| PLLE2_ADV  |    2 |     2 |        10 | 20.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    2 |     0 |       168 |  1.19 |
| BUFR       |    1 |     0 |        40 |  2.50 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| PCIE_2_1    |    0 |     0 |         1 |   0.00 |
| STARTUPE2   |    1 |     0 |         1 | 100.00 |
| XADC        |    1 |     1 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+--------------------------+--------+---------------------+
|         Ref Name         |  Used  | Functional Category |
+--------------------------+--------+---------------------+
| FDRE                     | 144864 |        Flop & Latch |
| LUT3                     |  34672 |                 LUT |
| LUT6                     |  22718 |                 LUT |
| LUT4                     |  16322 |                 LUT |
| LUT2                     |  14944 |                 LUT |
| LUT5                     |  13308 |                 LUT |
| SRL16E                   |   8121 |  Distributed Memory |
| CARRY4                   |   6691 |          CarryLogic |
| FDSE                     |   4698 |        Flop & Latch |
| RAMD32                   |   3668 |  Distributed Memory |
| LUT1                     |   3592 |                 LUT |
| SRLC32E                  |   1300 |  Distributed Memory |
| RAMS32                   |   1180 |  Distributed Memory |
| FDCE                     |   1141 |        Flop & Latch |
| FDPE                     |    984 |        Flop & Latch |
| MUXF7                    |    491 |               MuxFx |
| RAMB36E1                 |    229 |        Block Memory |
| DSP48E1                  |    175 |    Block Arithmetic |
| OBUF                     |    144 |                  IO |
| OSERDESE2                |    106 |                  IO |
| IBUF                     |     89 |                  IO |
| ISERDESE2                |     80 |                  IO |
| RAMB18E1                 |     72 |        Block Memory |
| OBUFT                    |     67 |                  IO |
| IDELAYE2                 |     64 |                  IO |
| SRLC16E                  |     44 |  Distributed Memory |
| OBUFT_DCIEN              |     32 |                  IO |
| IBUF_IBUFDISABLE         |     32 |                  IO |
| BUFG                     |     25 |               Clock |
| MUXF8                    |     22 |               MuxFx |
| IBUFDS                   |     20 |                  IO |
| OBUFTDS_DCIEN            |     16 |                  IO |
| IBUF_INTERMDISABLE       |     16 |                  IO |
| IBUFDS_IBUFDISABLE_INT   |     16 |                  IO |
| ODDR                     |     14 |                  IO |
| INV                      |     12 |                 LUT |
| PHASER_OUT_PHY           |     11 |                  IO |
| OUT_FIFO                 |     11 |                  IO |
| MMCME2_ADV               |      8 |               Clock |
| PHASER_IN_PHY            |      6 |                  IO |
| IN_FIFO                  |      6 |                  IO |
| OBUFTDS                  |      4 |                  IO |
| OBUFDS                   |      4 |                  IO |
| IDELAYCTRL               |      4 |                  IO |
| IBUFDS_INTERMDISABLE_INT |      4 |                  IO |
| GTXE2_CHANNEL            |      4 |                  IO |
| FIFO36E1                 |      4 |        Block Memory |
| AND2B1L                  |      4 |              Others |
| PHY_CONTROL              |      3 |                  IO |
| PHASER_REF               |      3 |                  IO |
| BUFGCTRL                 |      3 |               Clock |
| PLLE2_ADV                |      2 |               Clock |
| GTXE2_COMMON             |      2 |                  IO |
| BUFH                     |      2 |               Clock |
| XADC                     |      1 |              Others |
| STARTUPE2                |      1 |              Others |
| IBUFDS_GTE2              |      1 |                  IO |
| BUFR                     |      1 |               Clock |
| BSCANE2                  |      1 |              Others |
+--------------------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| ip_fp32_axis_mult                |   40 |
| ip_axis_fi32tofp32               |   36 |
| ip_axis32_reg                    |   26 |
| ip_axis32_fanout2                |   26 |
| t_axi4_stream32_sfifo_d16        |   20 |
| ip_fp32_axis_subtract            |   18 |
| ip_fp32_axis_add                 |   14 |
| ip_axis_fp32tofi32               |   14 |
| t_axi4_stream32_sfifo_d1024      |   12 |
| t_axi4_stream32_sfifo_d64        |   10 |
| t_axi4_stream32_sfifo_d256       |    8 |
| ip_fp32_axis_divide              |    8 |
| fwft_sfifo_w32_d256              |    8 |
| t_axi4_lite32_w_afifo_d16        |    7 |
| fwft_sfifo_w3_d16                |    7 |
| ip_axis16_reg                    |    6 |
| fwft_sfifo_w76_d256              |    6 |
| fwft_sfifo_w8_d16                |    5 |
| var_shift_reg_w16_d32            |    4 |
| ip_fp32_axis_greaterThan         |    4 |
| fwft_sfifo_w72_d16               |    4 |
| fwft_sfifo_w16_d256              |    4 |
| fwft_afifo_w96_d128              |    4 |
| afifo_w72_d16                    |    4 |
| fwft_sfifo_wr66_rd66_d512        |    3 |
| t_axi4_stream8_sfifo_d2048       |    2 |
| t_axi4_stream32_afifo_d512       |    2 |
| serdes_clkin_27_0_MHz_mmcm       |    2 |
| ip_fp32_axis_sqroot              |    2 |
| ip_axis64_fanout2                |    2 |
| ip_axis16_combine_axis32         |    2 |
| fwft_afifo_wr66_rd66_d512        |    2 |
| fwft_afifo_wr34_rd68_d1024       |    2 |
| xro3503A_27MHz_mmcm              |    1 |
| video_mgt                        |    1 |
| usart_mmcm                       |    1 |
| tdp_ram_w32_d32768               |    1 |
| tdp_ram_w32_d16384               |    1 |
| t_axi4_stream64_sfifo_d16384_lim |    1 |
| t_axi4_stream64_afifo_d16        |    1 |
| t_axi4_stream128_afifo_d512      |    1 |
| t_axi4_stream128_afifo_d16       |    1 |
| t_axi4_stream128_afifo_d128      |    1 |
| t_axi4_stream128_afifo_d1024     |    1 |
| sdp_ram_w32_d128                 |    1 |
| ip_blk_mem_gen_w32_d8192         |    1 |
| ip_axis32_split_axis16           |    1 |
| ip_axis128_split_axis64          |    1 |
| ip_axi_bram_ctrl                 |    1 |
| histogram_axis_tmi_4pix_0        |    1 |
| fwft_sfifo_wr66_rd132_d32        |    1 |
| fwft_sfifo_wr132_rd66_d32        |    1 |
| fwft_sfifo_w72_d512              |    1 |
| fwft_sfifo_w4_d1024              |    1 |
| fwft_sfifo_w1_d16                |    1 |
| fwft_afifo_wr68_rd34_d16         |    1 |
| fwft_afifo_wr66_rd132_d32        |    1 |
| fwft_afifo_wr132_rd66_d16        |    1 |
| fwft_afifo_wr130_rd130_d512      |    1 |
| fwft_afifo_w8_d256               |    1 |
| exp_mgt                          |    1 |
| ehdri_index_mem                  |    1 |
| dp_ram_byte_w32_d64              |    1 |
| data_mgt                         |    1 |
| core_xbar_5                      |    1 |
| core_xbar_4                      |    1 |
| core_xbar_3                      |    1 |
| core_xbar_2                      |    1 |
| core_xbar_1                      |    1 |
| core_xbar_0                      |    1 |
| core_xadc_wiz_1_0                |    1 |
| core_proc_sys_reset_1_0          |    1 |
| core_power_management_0          |    1 |
| core_pleora_uart_0               |    1 |
| core_oem_uart_0                  |    1 |
| core_mig_7series_0_0             |    1 |
| core_microblaze_1_axi_intc_0     |    1 |
| core_microblaze_1_0              |    1 |
| core_mdm_1_0                     |    1 |
| core_lmb_bram_0                  |    1 |
| core_ilmb_v10_0                  |    1 |
| core_ilmb_bram_if_cntlr_0        |    1 |
| core_fw_uart_0                   |    1 |
| core_fpga_output_uart_0          |    1 |
| core_dlmb_v10_0                  |    1 |
| core_dlmb_bram_if_cntlr_0        |    1 |
| core_clk_wiz_1_0                 |    1 |
| core_clink_uart_0                |    1 |
| core_axis_dwidth_converter_0_0   |    1 |
| core_axis_clock_converter_4_0    |    1 |
| core_axis_clock_converter_3_0    |    1 |
| core_axis_clock_converter_2_0    |    1 |
| core_axis_clock_converter_1_0    |    1 |
| core_axis_clock_converter_0_0    |    1 |
| core_axi_usb_uart_0              |    1 |
| core_axi_timer_0_0               |    1 |
| core_axi_quad_spi_0_0            |    1 |
| core_axi_ndf_uart_0              |    1 |
| core_axi_lens_uart_0             |    1 |
| core_axi_gps_uart_0              |    1 |
| core_axi_gpio_0_0                |    1 |
| core_axi_dm_buffer_0             |    1 |
| core_axi_datamover_ddrcal_0      |    1 |
| core_auto_us_3                   |    1 |
| core_auto_us_2                   |    1 |
| core_auto_us_1                   |    1 |
| core_auto_us_0                   |    1 |
| core_auto_pc_2                   |    1 |
| core_auto_pc_1                   |    1 |
| core_auto_pc_0                   |    1 |
| core_auto_ds_9                   |    1 |
| core_auto_ds_8                   |    1 |
| core_auto_ds_7                   |    1 |
| core_auto_ds_6                   |    1 |
| core_auto_ds_5                   |    1 |
| core_auto_ds_4                   |    1 |
| core_auto_ds_3                   |    1 |
| core_auto_ds_2                   |    1 |
| core_auto_ds_13                  |    1 |
| core_auto_ds_12                  |    1 |
| core_auto_ds_11                  |    1 |
| core_auto_ds_10                  |    1 |
| core_auto_ds_1                   |    1 |
| core_auto_ds_0                   |    1 |
| core_auto_cc_2                   |    1 |
| core_auto_cc_1                   |    1 |
| core_auto_cc_0                   |    1 |
| core_FlashReset_0_0              |    1 |
| core_CAL_DDR_MIG_0               |    1 |
| calib_param_ram                  |    1 |
| buffer_table_ram                 |    1 |
+----------------------------------+------+


