library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity t_ff_tb is
end t_ff_tb;

architecture Behavioral of t_ff_tb is
component t_ff is
port(
    T,clk:in std_logic;
    Q,QN:out std_logic
);
end component;

signal T_tb,clk_tb:std_logic:='0';
signal Q_tb,QN_tb:std_logic;

begin
uut: t_ff port map(T=>T_tb,clk=>clk_tb,Q=>Q_tb,QN=>QN_tb);

clk_tb<=not clk_tb after 3ns;
T_tb<=not T_tb after 14ns;

end Behavioral;
