[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Tile|Tile>io_AXI_s_axi_wlast",
    "sources":[
      "~Tile|Tile>io_AXI_s_axi_wready"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|MemFifo",
    "duplicate":"~Tile|Tile/dfc_table:DFC_Table/cpu1_wbuf:MemFifo",
    "index":0.08108108108108109
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|MemFifo_1",
    "duplicate":"~Tile|Tile/dfc_table:DFC_Table/cpu2_wbuf:MemFifo",
    "index":0.10810810810810811
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|MemFifo_2",
    "duplicate":"~Tile|Tile/dfc_table:DFC_Table/cpu1_lbuf:MemFifo_2",
    "index":0.13513513513513514
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|MemFifo_3",
    "duplicate":"~Tile|Tile/dfc_table:DFC_Table/cpu2_lbuf:MemFifo_2",
    "index":0.16216216216216217
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|Cache",
    "duplicate":"~Tile|Tile/icache:Cache",
    "index":0.4594594594594595
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|Cache_1",
    "duplicate":"~Tile|Tile/dcache:Cache",
    "index":0.4864864864864865
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|Buffer",
    "duplicate":"~Tile|Tile/uart:Uart/tx:BufferedTx/buf:Buffer",
    "index":0.7297297297297297
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|Buffer_1",
    "duplicate":"~Tile|Tile/uart:Uart/rx:BufferedRx/buf:Buffer",
    "index":0.8108108108108109
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Tile|UartController>io__rxChannel_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Tile|MMU_1>pageFault"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Tile|MMU>pageFault"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Tile|CSR>clearPageFault"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Tile|CSR>io__in"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Tile|CSR>io__vmSwitch"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Tile|CSR>io__stall"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Tile|CSR>satp"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"H:/riscv-df/generated-src"
  }
]