
<html><head><title>Glossary</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="sarita" />
<meta name="CreateDate" content="2023-09-14" />
<meta name="CreateTime" content="1694753425" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Dracula offers a complete set of integrated applications for IC layout designs. It contains information about the Dracula standalone verification product." />
<meta name="DocTitle" content="Dracula Reference" />
<meta name="DocType" content="Reference" />
<meta name="FileTitle" content="Glossary" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="dracularef" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-14" />
<meta name="ModifiedTime" content="1694753425" />
<meta name="NextFile" content="dracularefIX.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Physical Verification  Analysis" />
<meta name="PrevFile" content="appC.html" />
<meta name="c_product" content="Dracula" />
<meta name="Product" content="Dracula" />
<meta name="ProductFamily" content="Dracula" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Dracula Reference -- Glossary" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="dracularefIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="dracularefTOC.html">Contents</a></li><li><a class="prev" href="appC.html" title="Running Dracula">Running Dracula</a></li><li style="float: right;"><a class="viewPrint" href="dracularef.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="dracularefIX.html" title="Index">Index</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Dracula Reference<br />Product Version IC23.1, September 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>
<a id="pgfId-1015324"></a><hr />
Glossary<hr />
</h1>

<p>
<a id="pgfId-1018211"></a>The below glossary defines the terms and concepts that you should understand to use Dracula effectively.</p>

<p><strong>
<a id="pgfId-1016565"></a>Backannotation</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1016712"></a><a id="marker-1016711"></a>The process of replacing the net and device name information in the layout netlist with the corresponding net and device name information from the schematic netlist.</p>

<p><strong>
<a id="pgfId-1016716"></a>Blackbox </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1016726"></a><a id="marker-1016741"></a>A pin geometry-only entity that represents layout data that does not exist or can be ignored.</p>

<p><strong>
<a id="pgfId-1016691"></a>Breakpoint</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1016671"></a><a id="marker-1016670"></a>Labels you can specify in a Dracula rules file via the *BREAK command. When PDRACULA processes a file containing these labels, it generates a <em>jxrun.com</em> script file that allows you to submit a run with a starting as well as an optional stopping point in the script file, based on these labels.</p>

<p><strong>
<a id="pgfId-1016672"></a>CDL</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1018333"></a><a id="marker-1018332"></a>An acronym that stands for <em>Circuit Description Language</em>, which is a subset of the SPICE format that describes the device and block level connectivity.</p>

<p><strong>
<a id="pgfId-1018279"></a>Cell</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015551"></a><a id="marker-1015550"></a>A schematic or layout entity that contains leaf (device) or block (instances) data as well as interconnect data.</p>

<p><strong>
<a id="pgfId-1015552"></a>Cellbox</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015554"></a><a id="marker-1015553"></a>Boundary generated by Dracula that encompasses the data inside an Hcell.</p>

<p><strong>
<a id="pgfId-1015555"></a>Cell Layers</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015557"></a><a id="marker-1015556"></a>Layout layer data used to create the canonical devices, such as nwell, pplus, nplus, poly, contact, metal1, and so on.</p>

<p><strong>
<a id="pgfId-1015558"></a>Cell Mode</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015560"></a><a id="marker-1015559"></a>Hierarchical Dracula mode that verifies cells declared as HCELLs individually.</p>

<p><strong>
<a id="pgfId-1015566"></a>Composite Error</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015568"></a><a id="marker-1015567"></a>Errors reported from a Composite Mode Hierarchical Dracula run.</p>

<p><strong>
<a id="pgfId-1016869"></a>Composite Mode</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1016880"></a><a id="marker-1018348"></a>Hierarchical Dracula mode that verifies the rest of the flattened design not designated as HCELLs.</p>

<p><strong>
<a id="pgfId-1015569"></a>Concatenate</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015571"></a><a id="marker-1015570"></a>The process of combining two inputs together but do not merge them.</p>

<p><strong>
<a id="pgfId-1015578"></a>.DAT</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015580"></a><a id="marker-1015579"></a>The file extension of the Dracula binary-generated data files.</p>

<p><strong>
<a id="pgfId-1015587"></a>Description Block</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015588"></a><a id="marker-1016970"></a>Refers to the section of the Dracula rules file that specifies the administrative commands, which the tool uses for run, such as the layout format and names of input files.</p>

<p><strong>
<a id="pgfId-1015589"></a>Discrepancy Number</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015591"></a><a id="marker-1015590"></a>Number of errors found during a Dracula LVS run.</p>

<p><strong>
<a id="pgfId-1015592"></a>Discrepancy Point</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015593"></a><a id="marker-1016993"></a>A mismatch found during an LVS run, based on an unmatched net or device.</p>

<p><strong>
<a id="pgfId-1015594"></a>DRC</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015595"></a><a id="marker-1017060"></a>An acronym that stands for <em>Design Rules Checker</em>, which analyzes the layout data and flags any physical violations, such as spacing or enclosure, based on the commands in the DRC rules files. </p>

<p><strong>
<a id="pgfId-1018655"></a>Edtext File</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1018658"></a><a id="marker-1018657"></a>An ASCII text file lists text strings and its (X,Y) coordinates with respect to the flattened layout on each line. Also, you can optionally specify which conductive layer the text attaches to. If you omit this information, Dracula attaches the text to the conductive layer in the layout, defined in the rules file that&#39;s underneath the specified coordinates. You can use this file to supplement layout texts or to supersede the existing layout text that exists at the specified coordinates. </p>

<p><strong>
<a id="pgfId-1018507"></a><a id="marker-1018506"></a>ERC</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015609"></a><a id="marker-1017065"></a>An acronym that stands for <em>Electrical Rules Checker</em>, which performs electrical connectivity checks on a layout and flags any violations, based on the commands in the ERC rules file.</p>

<p><strong>
<a id="pgfId-1017072"></a>Error Cell</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1017074"></a><a id="marker-1017073"></a>Graphic structure that contains Dracula generated error flags that are used to display a detected violation, which you can overlay on top of the layout to help locate and resolve these errors.</p>

<p><strong>
<a id="pgfId-1015613"></a>Error Flag</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015615"></a><a id="marker-1015614"></a>Data generated by Dracula representing a violation based on the commands in a Dracula rules file.</p>

<p><strong>
<a id="pgfId-1015616"></a>Extraction</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015618"></a><a id="marker-1015617"></a>Process of generating a representation of a layout that contains the layout&#8217;s electrical functions rather than its physical description. </p>

<p><strong>
<a id="pgfId-1015619"></a>Flatten</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015621"></a><a id="marker-1015620"></a>Expands the hierarchical layout or schematic data to one common plane.</p>

<p><strong>
<a id="pgfId-1015637"></a>HCELL</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015639"></a><a id="marker-1015638"></a>A cell you either define or let the software automatically define for you based on certain criteria for a hierarchical run. Dracula verifies a cell defined as an HCELL only once during the run. An HCELL may contain devices only, instances of other cells, or a combination of both.</p>

<p><strong>
<a id="pgfId-1015640"></a>Hedtext File</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015642"></a><a id="marker-1015641"></a>Is similar in structure to the <em>edtext</em> file, but used for supplementing or superseding the layout texts in HCELLs. </p>

<p><strong>
<a id="pgfId-1015643"></a>Heuristics</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015645"></a><a id="marker-1015644"></a>An exploratory problem-solving technique that utilizes the self-educating techniques to improve performance.</p>

<p><strong>
<a id="pgfId-1015648"></a>Hierarchical Mode</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015650"></a><a id="marker-1015649"></a>Verification that uses the nested structure of a layout database to perform designated operations on Hcells, the composite plane of the layout, as well as the Hcell-to-Hcell and Hcell-to-Composite interactions. </p>

<p><strong>
<a id="pgfId-1015651"></a>Initial Correspondence Node Pair</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015653"></a><a id="marker-1015652"></a>Corresponding texted nets with same names in the layout, and schematic used by Dracula LVS for device matching during the verification process.</p>

<p><strong>
<a id="pgfId-1015654"></a>Input-Layer Block</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015655"></a>Refers to the section of the Dracula rules file that specifies the layout layers, which you want Dracula to read in for the run. </p>

<p><strong>
<a id="pgfId-1015656"></a>Interconnect Wiring</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1017285"></a><a id="marker-1017284"></a>Electrical net connections between the canonical devices. </p>

<p><strong>
<a id="pgfId-1017286"></a>jxrun.com</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1017287"></a><a id="marker-1017290"></a>Is the name of the PDRACULA-generated script file listing all modules called during a run, based on the commands in the rules file.</p>

<p><strong>
<a id="pgfId-1017276"></a>Keyword</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015663"></a><a id="marker-1015662"></a>Words reserved by a program for special meanings, for example, commands, functions, or options.</p>

<p><strong>
<a id="pgfId-1015664"></a>Layout</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015666"></a><a id="marker-1015665"></a>Is a representation of a circuit in a geometric topological form; instead in a logical or an electrical form.</p>

<p><strong>
<a id="pgfId-1015669"></a>Logical Operation</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015671"></a><a id="marker-1015670"></a>An operation that analyzes one or more inputs and generates an output based on a set of rules. Boolean (AND, OR, NOT, XOR).</p>

<p><strong>
<a id="pgfId-1015672"></a>LOGLVS</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015673"></a><a id="marker-1017373"></a>Compiler that converts network descriptions or ASCII netlists into a binary file, LVSLOGIC.DAT, used as schematic input for LVS. </p>

<p><strong>
<a id="pgfId-1015674"></a>LPE</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1017399"></a><a id="marker-1017403"></a>An acronym that stands for <em>Layout Parameter Extraction</em>, which extracts and computes the canonical and/or parasitic parameter values from the layout, and creates a CDL or SPICE compatible netlist.</p>

<p><strong>
<a id="pgfId-1015680"></a>LVL</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015681"></a><a id="marker-1017431"></a>An acronym that stands for <em>Layout Versus Layout</em>, which compares two layouts and reports only the electrical differences between the two. Note that LVL does not report graphical differences.</p>

<p><strong>
<a id="pgfId-1015682"></a>LVS</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015683"></a><a id="marker-1017456"></a>An acronym that stands for <em>Layout Versus Schematic</em>, which compares the devices and connectivity in the layout to the devices and connectivity in the corresponding schematic and reports discrepancies found in the layout.</p>

<p><strong>
<a id="pgfId-1015684"></a>Macro</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015686"></a><a id="marker-1015685"></a>A file that contains a series of commands, which the tool can run during the job.</p>

<p><strong>
<a id="pgfId-1015687"></a>Mask</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015689"></a><a id="marker-1015688"></a>Glass plate containing photographically produced images corresponding to patterns from layout data during fabrication.</p>

<p><strong>
<a id="pgfId-1015693"></a>Matched Devices</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015695"></a><a id="marker-1015694"></a>Devices that correspond between the layout and schematic. </p>

<p><strong>
<a id="pgfId-1015696"></a>Micron</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015698"></a><a id="marker-1015697"></a>Unit of measurement equal to 1/1000 of a millimeter. </p>

<p><strong>
<a id="pgfId-1015699"></a>Mil</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015701"></a><a id="marker-1015700"></a>Unit of measurement equal to 1/1000 of an inch. </p>

<p><strong>
<a id="pgfId-1015702"></a>Model</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015704"></a><a id="marker-1015703"></a>Representation of a specific device in the schematic or layout.</p>

<p><strong>
<a id="pgfId-1015711"></a>Net</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015713"></a><a id="marker-1015712"></a>A wire in the schematic or shape in the layout that carries an electrical information.</p>

<p><strong>
<a id="pgfId-1015714"></a>Netlist</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015716"></a><a id="marker-1015715"></a>An ASCII file that lists the components and the connections to them. </p>

<p><strong>
<a id="pgfId-1015720"></a>Notch</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015722"></a><a id="marker-1015721"></a>A set of non-adjacent facing edges or adjacent edges that create an external angle of less than 90 degrees.</p>

<p><strong>
<a id="pgfId-1015726"></a>Open Circuit</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015728"></a><a id="marker-1015727"></a>A design that has an incomplete connection.</p>

<p><strong>
<a id="pgfId-1015729"></a>Operation Block</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015730"></a><a id="marker-1018556"></a>Refers to the section of the Dracula rules file that specifies the commands, which drives the tool to perform the desired DRC, ERC, or LVS functionality.</p>

<p><strong>
<a id="pgfId-1015731"></a>Orthogonal</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015733"></a><a id="marker-1015732"></a>Shapes whose edges form internal right angles and are parallel to the X and Y axis, also known as &quot;<em>Manhattan Geometry</em>&quot;.</p>

<p><strong>
<a id="pgfId-1015734"></a>Output Cell</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015735"></a><a id="marker-1018565"></a>Graphic structure that contains Dracula generated error flags that are used to display a detected violation, which you can overlay on top of the layout to help locate and resolve these errors.</p>

<p><strong>
<a id="pgfId-1015736"></a>Pad</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015738"></a><a id="marker-1015737"></a>Refers to a relatively large metallic area on the periphery of a chip to which I/O wires are attached. These are also called as &#8220;<em>bonding pads</em>&#8221;.</p>

<p><strong>
<a id="pgfId-1015739"></a>Parameter</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1017691"></a><a id="marker-1017697"></a>A value associated with a device, such as the width and length of a MOS gate.</p>

<p><strong>
<a id="pgfId-1017692"></a>Parameter Extraction</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1017694"></a><a id="marker-1017693"></a>The process of measuring and calculating parameter values associated with a device and adding them to an appropriate netlist for comparison during LVS.</p>

<p><strong>
<a id="pgfId-1015744"></a>Parasitic</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015746"></a><a id="marker-1015745"></a>Electrical properties (not elements) that add circuit characteristics to the layout not included in the schematic.</p>

<p><strong>
<a id="pgfId-1015747"></a>Parasitic Devices</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015749"></a><a id="marker-1015748"></a>Phantom layout devices (such as capacitors or diodes) that are not part of the schematic but act like a canonical device, based on the topological relationship of conductive layers in the layout.</p>

<p><strong>
<a id="pgfId-1015753"></a>PDRACULA</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015754"></a><a id="marker-1018570"></a>Dracula preprocessor that compiles and verifies the Dracula rules file, and creates the UNIX script files to perform the requested job.</p>

<p><strong>
<a id="pgfId-1015755"></a>PDW</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015757"></a><a id="marker-1015756"></a>Parallel pull-down structure.</p>

<p><strong>
<a id="pgfId-1015760"></a>Pin</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015762"></a><a id="marker-1015761"></a>Point on a device or cell in the layout or schematic where you can make an electrical connection.</p>

<p><strong>
<a id="pgfId-1017810"></a>PRE</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1017811"></a><a id="marker-1017887"></a>An acronym that stands for <em>Parasitic Resistors Extraction</em>, which extracts the parasitic resistors formed by conductor layers, such as poly, metal, and so on, and computes their parameter values.</p>

<p><strong>
<a id="pgfId-1015779"></a>Primary Cell</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015781"></a><a id="marker-1015780"></a>Top-level cell in the design&#8217;s layout.</p>

<p><strong>
<a id="pgfId-1015782"></a>Primitive Device</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015784"></a><a id="marker-1015783"></a>Canonical device, for example, transistor, resistor, capacitor, diode, and so on in a schematic or layout. </p>

<p><strong>
<a id="pgfId-1017882"></a>Pseudo Contact Layer</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1017883"></a><a id="marker-1017892"></a>Derived layer used as a contact by Dracula, but not digitized as a contact in the layout.</p>

<p><strong>
<a id="pgfId-1017884"></a>Pseudo Gate</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015789"></a><a id="marker-1015788"></a>See definitions for &quot;PDW&quot;, &quot;PUP&quot;, &quot;SDW&quot;, or &quot;SUP&quot;.</p>

<p><strong>
<a id="pgfId-1015790"></a>PUP</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015792"></a><a id="marker-1015791"></a>Parallel pull-up structure.</p>

<p><strong>
<a id="pgfId-1015795"></a>Rules File</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015797"></a><a id="marker-1015796"></a>An ASCII file that defines the commands used by Dracula to perform the requested functionality. A Dracula rules files includes three main parts: the Description block, the Input-Layer block, and the Operation block.</p>

<p><strong>
<a id="pgfId-1015798"></a>Scale</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015800"></a><a id="marker-1015799"></a>Proportion used in determining the relationship of a representation to that which it represents. </p>

<p><strong>
<a id="pgfId-1015801"></a>Schematic</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015803"></a><a id="marker-1015802"></a>Is the drawing of the logical representation of an electronic design. The drawing includes symbols, pins, connecting lines, and paths to indicate connectivity. The drawing can also contain other graphics or text, such as sheet borders or notes that are not part of the connectivity data.</p>

<p><strong>
<a id="pgfId-1015806"></a>SDW</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015808"></a><a id="marker-1015807"></a>Series pull-down structure.</p>

<p><strong>
<a id="pgfId-1015812"></a>Sheet Resistance</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015814"></a><a id="marker-1015813"></a>Is the factor of resistance for one square of a canonical or parasitic resistor device.</p>

<p><strong>
<a id="pgfId-1015815"></a>Smash</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015816"></a><a id="marker-1017984"></a>Is the process of reducing parallel or series devices to a single device.</p>

<p><strong>
<a id="pgfId-1015819"></a>SPICE</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1018420"></a><a id="marker-1018575"></a>Stands for <em>Simulation Program with Integrated Circuit Emphasis</em>; it is a general-purpose simulation netlist format used for IC checking.</p>

<p><strong>
<a id="pgfId-1015821"></a>Stamping</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015822"></a><a id="marker-1018009"></a>The process of passing electrical information from one conductive layer to another by virtue of the fact that they touch without the use of a contact or via opening.</p>

<p><strong>
<a id="pgfId-1015825"></a>Substrate</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015827"></a><a id="marker-1015826"></a>Is a material beneath the layout that encompasses all the layer data.</p>

<p><strong>
<a id="pgfId-1015828"></a>.sum file</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015829"></a>Default extension of the Dracula summary file.</p>

<p><strong>
<a id="pgfId-1015830"></a>SUP</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1018063"></a><a id="marker-1018062"></a>Series pull-up structure. </p>

<p><strong>
<a id="pgfId-1018064"></a>SUPI</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1018066"></a><a id="marker-1018065"></a>Serial-up incomplete structure.</p>

<p><strong>
<a id="pgfId-1015836"></a>SDWI</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015838"></a><a id="marker-1015837"></a>Serial-down incomplete structure. </p>

<p><strong>
<a id="pgfId-1015841"></a>Terminals</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015843"></a><a id="marker-1015842"></a>Conductor layers used as connections to a device.</p>

<p><strong>
<a id="pgfId-1018092"></a>Toggle</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1018094"></a><a id="marker-1018093"></a>A switch that allows you to change between two states, for example, on or off. </p>

<p><strong>
<a id="pgfId-1015852"></a>Trapezoid</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015854"></a><a id="marker-1015853"></a>A four-sided polygon constructed with two parallel sides.</p>

<p><strong>
<a id="pgfId-1015857"></a>Treefile</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015859"></a><a id="marker-1015858"></a>Dracula file containing system and hierarchical information from your layout.</p>

<p><strong>
<a id="pgfId-1015860"></a>Unmatched</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015861"></a><a id="marker-1018580"></a>Any device or I/O, which does not match schematic to layout or vice-versa.</p>

<p><strong>
<a id="pgfId-1015862"></a>Virtual Wire</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015863"></a><a id="marker-1018585"></a>Simulated net connection in the layout. </p>

<p><strong>
<a id="pgfId-1015864"></a>Wire</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015866"></a><a id="marker-1015865"></a>See definition for <em>&#8220;Net&#8221;</em>.</p>

<p><strong>
<a id="pgfId-1015869"></a>Working Window</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1015871"></a><a id="marker-1015870"></a>The bounding box coordinates of the layout, which Dracula processes.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appC.html" id="prev" title="Running Dracula">Running Dracula</a></em></b><b><em><a href="dracularefIX.html" id="nex" title="Index">Index</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>