// Seed: 2333894029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  output tri1 id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = -1;
  logic [1 : 1  ==  id_6] id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_3,
      id_7
  );
endmodule
