


pub const WWDG_IRQn                   : u32 = 0 ;
pub const PVD_IRQn                    : u32 = 1 ;
pub const TAMP_STAMP_IRQn             : u32 = 2 ;
pub const RTC_WKUP_IRQn               : u32 = 3 ;
pub const FLASH_IRQn                  : u32 = 4 ;
pub const RCC_IRQn                    : u32 = 5 ;
pub const EXTI0_IRQn                  : u32 = 6 ;
pub const EXTI1_IRQn                  : u32 = 7 ;
pub const EXTI2_IRQn                  : u32 = 8 ;
pub const EXTI3_IRQn                  : u32 = 9 ;
pub const EXTI4_IRQn                  : u32 = 10;
pub const DMA1_Stream0_IRQn           : u32 = 11;
pub const DMA1_Stream1_IRQn           : u32 = 12;
pub const DMA1_Stream2_IRQn           : u32 = 13;
pub const DMA1_Stream3_IRQn           : u32 = 14;
pub const DMA1_Stream4_IRQn           : u32 = 15;
pub const DMA1_Stream5_IRQn           : u32 = 16;
pub const DMA1_Stream6_IRQn           : u32 = 17;
pub const ADC_IRQn                    : u32 = 18;
pub const CAN1_TX_IRQn                : u32 = 19;
pub const CAN1_RX0_IRQn               : u32 = 20;
pub const CAN1_RX1_IRQn               : u32 = 21;
pub const CAN1_SCE_IRQn               : u32 = 22;
pub const EXTI9_5_IRQn                : u32 = 23;
pub const TIM1_BRK_TIM9_IRQn          : u32 = 24;
pub const TIM1_UP_TIM10_IRQn          : u32 = 25;
pub const TIM1_TRG_COM_TIM11_IRQn     : u32 = 26;
pub const TIM1_CC_IRQn                : u32 = 27;
pub const TIM2_IRQn                   : u32 = 28;
pub const TIM3_IRQn                   : u32 = 29;
pub const TIM4_IRQn                   : u32 = 30;
pub const I2C1_EV_IRQn                : u32 = 31;
pub const I2C1_ER_IRQn                : u32 = 32;
pub const I2C2_EV_IRQn                : u32 = 33;
pub const I2C2_ER_IRQn                : u32 = 34;
pub const SPI1_IRQn                   : u32 = 35;
pub const SPI2_IRQn                   : u32 = 36;
pub const USART1_IRQn                 : u32 = 37;
pub const USART2_IRQn                 : u32 = 38;
pub const USART3_IRQn                 : u32 = 39;
pub const EXTI15_10_IRQn              : u32 = 40;
pub const RTC_Alarm_IRQn              : u32 = 41;
pub const OTG_FS_WKUP_IRQn            : u32 = 42;
pub const TIM8_BRK_TIM12_IRQn         : u32 = 43;
pub const TIM8_UP_TIM13_IRQn          : u32 = 44;
pub const TIM8_TRG_COM_TIM14_IRQn     : u32 = 45;
pub const TIM8_CC_IRQn                : u32 = 46;
pub const DMA1_Stream7_IRQn           : u32 = 47;
pub const FMC_IRQn                    : u32 = 48;
pub const SDIO_IRQn                   : u32 = 49;
pub const TIM5_IRQn                   : u32 = 50;
pub const SPI3_IRQn                   : u32 = 51;
pub const UART4_IRQn                  : u32 = 52;
pub const UART5_IRQn                  : u32 = 53;
pub const TIM6_DAC_IRQn               : u32 = 54;
pub const TIM7_IRQn                   : u32 = 55;
pub const DMA2_Stream0_IRQn           : u32 = 56;
pub const DMA2_Stream1_IRQn           : u32 = 57;
pub const DMA2_Stream2_IRQn           : u32 = 58;
pub const DMA2_Stream3_IRQn           : u32 = 59;
pub const DMA2_Stream4_IRQn           : u32 = 60;
pub const ETH_IRQn                    : u32 = 61;
pub const ETH_WKUP_IRQn               : u32 = 62;
pub const CAN2_TX_IRQn                : u32 = 63;
pub const CAN2_RX0_IRQn               : u32 = 64;
pub const CAN2_RX1_IRQn               : u32 = 65;
pub const CAN2_SCE_IRQn               : u32 = 66;
pub const OTG_FS_IRQn                 : u32 = 67;
pub const DMA2_Stream5_IRQn           : u32 = 68;
pub const DMA2_Stream6_IRQn           : u32 = 69;
pub const DMA2_Stream7_IRQn           : u32 = 70;
pub const USART6_IRQn                 : u32 = 71;
pub const I2C3_EV_IRQn                : u32 = 72;
pub const I2C3_ER_IRQn                : u32 = 73;
pub const OTG_HS_EP1_OUT_IRQn         : u32 = 74;
pub const OTG_HS_EP1_IN_IRQn          : u32 = 75;
pub const OTG_HS_WKUP_IRQn            : u32 = 76;
pub const OTG_HS_IRQn                 : u32 = 77;
pub const DCMI_IRQn                   : u32 = 78;
pub const HASH_RNG_IRQn               : u32 = 80;
pub const FPU_IRQn                    : u32 = 81;
pub const UART7_IRQn                  : u32 = 82;
pub const UART8_IRQn                  : u32 = 83;
pub const SPI4_IRQn                   : u32 = 84;
pub const SPI5_IRQn                   : u32 = 85;
pub const SPI6_IRQn                   : u32 = 86;
pub const SAI1_IRQn                   : u32 = 87;
pub const LTDC_IRQn                   : u32 = 88;
pub const LTDC_ER_IRQn                : u32 = 89;
pub const DMA2D_IRQn                  : u32 = 90;