# Round-Robin-Arbiter-Design-using-Verilog
Developed a Verilog HDL arbiter for four requesters, implementing priority-based resource allocation.
