NEWPROJECT x:\xw\sdhd_module_v2_timing
SETPROJECT x:\xw\sdhd_module_v2_timing
SET BusFormat = BusFormatAngleBracketNotRipped
SET devicefamily = Virtex2P
SET device = xc2vp20
SET package = ff896
SET speedgrade = -6
SET FlowVendor = Foundation_iSE
SET OutputOption = OutputProducts
SET OutputProducts = ImpNetlist;ASYSymbol;VHDLSim;VerilogSim
SET SimulationOutputProducts = Verilog VHDL
SET LockProjectProps = false
