/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [21:0] _01_;
  wire [5:0] _02_;
  wire [52:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_1z;
  assign celloutsig_0_24z = celloutsig_0_18z ? celloutsig_0_15z : _00_;
  assign celloutsig_1_15z = ~((celloutsig_1_6z | 1'h1) & in_data[151]);
  assign celloutsig_0_20z = ~((celloutsig_0_12z | celloutsig_0_0z[0]) & celloutsig_0_0z[19]);
  assign celloutsig_0_23z = ~((celloutsig_0_15z | in_data[37]) & celloutsig_0_15z);
  assign celloutsig_1_3z = celloutsig_1_0z[0] | celloutsig_1_2z[1];
  assign celloutsig_0_19z = celloutsig_0_14z | celloutsig_0_13z;
  assign celloutsig_0_6z = ~(celloutsig_0_1z ^ celloutsig_0_0z[16]);
  assign celloutsig_0_12z = ~(in_data[0] ^ celloutsig_0_10z[12]);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[6] ^ celloutsig_0_12z);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 22'h000000;
    else _01_ <= { celloutsig_1_10z[15:1], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z };
  reg [5:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 6'h00;
    else _14_ <= celloutsig_0_0z[11:6];
  assign { _02_[5:2], _00_, _02_[0] } = _14_;
  assign celloutsig_1_18z = { celloutsig_1_10z[17:8], 1'h1 } == { celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_3z, 1'h1, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_1_11z = celloutsig_1_10z[15:11] === { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[18:15] === in_data[34:31];
  assign celloutsig_0_15z = celloutsig_0_0z[27:19] === { celloutsig_0_5z[7:2], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_0z[29:22], 1'h1, celloutsig_0_2z } === celloutsig_0_10z[14:0];
  assign celloutsig_0_14z = { in_data[47:35], celloutsig_0_12z } >= { in_data[90:78], celloutsig_0_9z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } > { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_0z[11:2], celloutsig_0_6z } > in_data[13:3];
  assign celloutsig_0_26z = { celloutsig_0_5z[7:4], celloutsig_0_24z } > celloutsig_0_2z[4:0];
  assign celloutsig_1_1z = { in_data[114:98], celloutsig_1_0z } > in_data[160:141];
  assign celloutsig_1_12z = celloutsig_1_11z & ~(celloutsig_1_1z);
  assign celloutsig_0_2z = in_data[61:56] % { 1'h1, celloutsig_0_0z[36:33], celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_4z ? { in_data[179:171], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z } : { in_data[146:131], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[73] ? { celloutsig_0_0z[37:30], celloutsig_0_2z[4], celloutsig_0_2z, celloutsig_0_1z } : { celloutsig_0_2z[5:1], celloutsig_0_9z, celloutsig_0_5z, 1'h1 };
  assign celloutsig_1_5z = { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_2z } != { celloutsig_1_0z[2:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, 1'h1, celloutsig_1_12z } != _01_[9:2];
  assign celloutsig_1_19z = { celloutsig_1_10z[6], celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_3z } != { celloutsig_1_10z[11:9], celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_0z = ~ in_data[67:15];
  assign celloutsig_1_8z = | { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_9z = | in_data[8:4];
  assign celloutsig_0_31z = | celloutsig_0_5z[7:3];
  assign celloutsig_1_6z = ~^ in_data[176:170];
  assign celloutsig_1_13z = ~^ in_data[162:159];
  assign celloutsig_0_28z = ~^ { celloutsig_0_10z[15:11], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_5z[8:1], celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_5z = celloutsig_0_0z[51:43] >> celloutsig_0_0z[36:28];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } - celloutsig_1_0z;
  assign celloutsig_0_30z = { celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_19z } - { celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_29z };
  assign celloutsig_1_0z = in_data[121:119] - in_data[174:172];
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
