Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 00:41:55 2025
| Host         : JC-ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.519        0.000                      0                  982        0.103        0.000                      0                  982        3.750        0.000                       0                   347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.519        0.000                      0                  982        0.103        0.000                      0                  982        3.750        0.000                       0                   347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 2.356ns (25.516%)  route 6.877ns (74.483%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.518    11.958    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.082 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_7/O
                         net (fo=1, routed)           0.669    12.751    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_7_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    12.875 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_3/O
                         net (fo=2, routed)           0.303    13.178    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][23]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.124    13.302 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][23]_i_2/O
                         net (fo=1, routed)           0.463    13.765    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[23]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.889 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][23]_i_1/O
                         net (fo=3, routed)           0.496    14.385    beta_manual/motherboard/beta/regfile_system/regfile/D[23]
    SLICE_X39Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.436    14.840    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X39Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][23]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)       -0.081    14.903    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][23]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 2.356ns (25.503%)  route 6.882ns (74.497%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.518    11.958    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.082 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_7/O
                         net (fo=1, routed)           0.669    12.751    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_7_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    12.875 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_3/O
                         net (fo=2, routed)           0.303    13.178    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][23]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.124    13.302 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][23]_i_2/O
                         net (fo=1, routed)           0.463    13.765    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[23]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.889 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][23]_i_1/O
                         net (fo=3, routed)           0.501    14.390    beta_manual/motherboard/beta/regfile_system/regfile/D[23]
    SLICE_X39Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.436    14.840    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X39Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][23]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.067    14.917    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][23]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -14.390    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 2.356ns (25.516%)  route 6.877ns (74.483%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.518    11.958    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.082 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_7/O
                         net (fo=1, routed)           0.669    12.751    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_7_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    12.875 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][23]_i_3/O
                         net (fo=2, routed)           0.303    13.178    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][23]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.124    13.302 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][23]_i_2/O
                         net (fo=1, routed)           0.463    13.765    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[23]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.889 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][23]_i_1/O
                         net (fo=3, routed)           0.496    14.385    beta_manual/motherboard/beta/regfile_system/regfile/D[23]
    SLICE_X38Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.436    14.840    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X38Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][23]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.045    14.939    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][23]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 2.356ns (25.876%)  route 6.749ns (74.124%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.484    11.924    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.048 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][26]_i_6/O
                         net (fo=2, routed)           0.445    12.493    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][26]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.617 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][27]_i_3/O
                         net (fo=1, routed)           0.453    13.070    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][27]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124    13.194 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_2/O
                         net (fo=2, routed)           0.300    13.494    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_8[6]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.124    13.618 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_1/O
                         net (fo=3, routed)           0.638    14.256    beta_manual/motherboard/beta/regfile_system/regfile/D[27]
    SLICE_X40Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X40Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)       -0.040    14.946    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 2.356ns (26.175%)  route 6.645ns (73.825%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.505    10.620    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_13/O
                         net (fo=1, routed)           0.551    11.295    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_13_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.419 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_10/O
                         net (fo=2, routed)           0.430    11.848    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_10_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.972 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_8/O
                         net (fo=1, routed)           0.556    12.529    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_8_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.653 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_4/O
                         net (fo=1, routed)           0.451    13.103    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][31]
    SLICE_X44Y51         LUT4 (Prop_lut4_I0_O)        0.124    13.227 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_3/O
                         net (fo=2, routed)           0.171    13.398    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_8[9]
    SLICE_X44Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.522 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=3, routed)           0.630    14.153    beta_manual/motherboard/beta/regfile_system/regfile/D[31]
    SLICE_X42Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X42Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][31]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)       -0.028    14.958    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][31]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.356ns (26.255%)  route 6.618ns (73.745%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.484    11.924    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.048 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][26]_i_6/O
                         net (fo=2, routed)           0.445    12.493    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][26]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.617 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][27]_i_3/O
                         net (fo=1, routed)           0.453    13.070    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][27]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124    13.194 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_2/O
                         net (fo=2, routed)           0.300    13.494    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_8[6]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.124    13.618 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_1/O
                         net (fo=3, routed)           0.507    14.125    beta_manual/motherboard/beta/regfile_system/regfile/D[27]
    SLICE_X42Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X42Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][27]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)       -0.031    14.955    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][27]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.356ns (26.357%)  route 6.583ns (73.643%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.505    10.620    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_13/O
                         net (fo=1, routed)           0.551    11.295    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_13_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.419 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_10/O
                         net (fo=2, routed)           0.430    11.848    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_10_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.972 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_8/O
                         net (fo=1, routed)           0.556    12.529    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_8_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.653 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][31]_i_4/O
                         net (fo=1, routed)           0.451    13.103    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][31]
    SLICE_X44Y51         LUT4 (Prop_lut4_I0_O)        0.124    13.227 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_3/O
                         net (fo=2, routed)           0.171    13.398    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_8[9]
    SLICE_X44Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.522 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=3, routed)           0.568    14.090    beta_manual/motherboard/beta/regfile_system/regfile/D[31]
    SLICE_X43Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X43Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)       -0.058    14.928    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 2.356ns (26.652%)  route 6.484ns (73.348%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.484    11.924    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.048 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][26]_i_6/O
                         net (fo=2, routed)           0.445    12.493    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][26]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.617 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][27]_i_3/O
                         net (fo=1, routed)           0.453    13.070    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][27]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124    13.194 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_2/O
                         net (fo=2, routed)           0.300    13.494    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_8[6]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.124    13.618 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_1/O
                         net (fo=3, routed)           0.373    13.991    beta_manual/motherboard/beta/regfile_system/regfile/D[27]
    SLICE_X41Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X41Y51         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][27]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)       -0.067    14.919    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][27]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 2.356ns (26.579%)  route 6.508ns (73.421%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.347    11.787    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.911 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][29]_i_6/O
                         net (fo=2, routed)           0.295    12.206    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][29]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][30]_i_4/O
                         net (fo=2, routed)           0.161    12.491    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][30]_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.615 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_2/O
                         net (fo=1, routed)           0.737    13.352    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_2_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.476 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_1/O
                         net (fo=3, routed)           0.540    14.015    beta_manual/motherboard/beta/regfile_system/regfile/D[30]
    SLICE_X40Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.447    14.852    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X40Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][30]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)       -0.081    14.995    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][30]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 2.356ns (26.579%)  route 6.508ns (73.421%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.347    11.787    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.911 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][29]_i_6/O
                         net (fo=2, routed)           0.295    12.206    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][29]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][30]_i_4/O
                         net (fo=2, routed)           0.161    12.491    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][30]_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.615 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_2/O
                         net (fo=1, routed)           0.737    13.352    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_2_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.476 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_1/O
                         net (fo=3, routed)           0.540    14.015    beta_manual/motherboard/beta/regfile_system/regfile/D[30]
    SLICE_X41Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.447    14.852    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X41Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.081    14.995    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.596     1.540    beta_manual/frequency_divider/CLK
    SLICE_X62Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/frequency_divider/D_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.802    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.017 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.017    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_7
    SLICE_X62Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.864     2.054    beta_manual/frequency_divider/CLK
    SLICE_X62Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/frequency_divider/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.596     1.540    beta_manual/frequency_divider/CLK
    SLICE_X62Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/frequency_divider/D_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.802    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.028 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.028    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_5
    SLICE_X62Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.864     2.054    beta_manual/frequency_divider/CLK
    SLICE_X62Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/frequency_divider/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.596     1.540    beta_manual/frequency_divider/CLK
    SLICE_X62Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/frequency_divider/D_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.802    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.053 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.053    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_6
    SLICE_X62Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.864     2.054    beta_manual/frequency_divider/CLK
    SLICE_X62Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/frequency_divider/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.596     1.540    beta_manual/frequency_divider/CLK
    SLICE_X62Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/frequency_divider/D_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.802    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.053 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.053    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_4
    SLICE_X62Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.864     2.054    beta_manual/frequency_divider/CLK
    SLICE_X62Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/frequency_divider/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.596     1.540    beta_manual/frequency_divider/CLK
    SLICE_X62Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/frequency_divider/D_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.802    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.002    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.056 r  beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.056    beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.864     2.054    beta_manual/frequency_divider/CLK
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/frequency_divider/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.596     1.540    beta_manual/frequency_divider/CLK
    SLICE_X62Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/frequency_divider/D_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.802    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.002    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.067 r  beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.067    beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.864     2.054    beta_manual/frequency_divider/CLK
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/frequency_divider/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/D_system_input_buffer_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/memory_unit/data_memory/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.817%)  route 0.428ns (67.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.565     1.509    beta_manual/motherboard/CLK
    SLICE_X52Y51         FDRE                                         r  beta_manual/motherboard/D_system_input_buffer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  beta_manual/motherboard/D_system_input_buffer_q_reg[1]/Q
                         net (fo=4, routed)           0.216     1.889    beta_manual/motherboard/beta/regfile_system/regfile/mem_reg_3
    SLICE_X52Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.934 r  beta_manual/motherboard/beta/regfile_system/regfile/mem_reg_i_27/O
                         net (fo=1, routed)           0.211     2.146    beta_manual/motherboard/memory_unit/data_memory/wd[1]
    RAMB18_X1Y18         RAMB18E1                                     r  beta_manual/motherboard/memory_unit/data_memory/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.878     2.068    beta_manual/motherboard/memory_unit/data_memory/CLK
    RAMB18_X1Y18         RAMB18E1                                     r  beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.246     1.822    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.977    beta_manual/motherboard/memory_unit/data_memory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.998%)  route 0.092ns (33.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.508    beta_manual/motherboard/lcd/CLK
    SLICE_X49Y38         FDRE                                         r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.092     1.740    beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.785 r  beta_manual/motherboard/lcd/D_bit_ptr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    beta_manual/motherboard/lcd/D_bit_ptr_q[0]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.834     2.024    beta_manual/motherboard/lcd/CLK
    SLICE_X48Y38         FDRE                                         r  beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     1.613    beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.596     1.540    beta_manual/frequency_divider/CLK
    SLICE_X62Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/frequency_divider/D_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.802    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.002    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.092 r  beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.092    beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3_n_4
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.864     2.054    beta_manual/frequency_divider/CLK
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/frequency_divider/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.596     1.540    beta_manual/frequency_divider/CLK
    SLICE_X62Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/frequency_divider/D_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.802    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.002    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.092 r  beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.092    beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3_n_6
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.864     2.054    beta_manual/frequency_divider/CLK
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/frequency_divider/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18   beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18   beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y54   beta_manual/fastclock_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y51   beta_manual/forLoop_idx_0_1147879320[0].interrupt_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y51   beta_manual/forLoop_idx_0_1147879320[1].interrupt_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y51   beta_manual/forLoop_idx_0_1147879320[2].interrupt_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y50   beta_manual/forLoop_idx_0_1655657595[0].interrupt_button_conditioner/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y52   beta_manual/forLoop_idx_0_1655657595[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y52   beta_manual/forLoop_idx_0_1655657595[0].interrupt_button_conditioner/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_15_15/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y45   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_30_30/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y45   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_30_30/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y44   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y45   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_30_30/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y45   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_63_30_30/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.295ns  (logic 7.110ns (31.891%)  route 15.185ns (68.109%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566     7.534    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504     8.038 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029     9.066    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298     9.364 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    10.706    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.830 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    11.827    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    12.823    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.947 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.982    13.929    beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[4]_inst_i_1_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.053 r  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.647    14.700    beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[4]_inst_i_2_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.893    18.717    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    22.295 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.295    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.584ns  (logic 7.182ns (33.277%)  route 14.401ns (66.723%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566     7.534    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504     8.038 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029     9.066    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298     9.364 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    10.706    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.830 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    11.827    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    12.823    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.947 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.826    13.773    beta_manual/motherboard/beta/pc_system/D_ctr_q_reg[16]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.118    13.891 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.912    17.803    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.781    21.584 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.584    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.355ns  (logic 6.972ns (32.647%)  route 14.384ns (67.353%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566     7.534    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504     8.038 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029     9.066    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298     9.364 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    10.706    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    11.827    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.951 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    12.823    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.947 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.800    13.747    beta_manual/motherboard/beta/pc_system/D_ctr_q_reg[16]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.871 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.920    17.791    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    21.355 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.355    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.215ns  (logic 6.975ns (32.879%)  route 14.240ns (67.121%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566     7.534    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504     8.038 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029     9.066    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298     9.364 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    10.706    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.830 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    11.827    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    12.823    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.947 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.826    13.773    beta_manual/motherboard/beta/pc_system/D_ctr_q_reg[16]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.897 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.750    17.647    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    21.215 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.215    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.825ns  (logic 7.210ns (34.623%)  route 13.615ns (65.377%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566     7.534    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504     8.038 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029     9.066    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298     9.364 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    10.706    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.830 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    11.827    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    12.823    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.947 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.800    13.747    beta_manual/motherboard/beta/pc_system/D_ctr_q_reg[16]
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.150    13.897 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.151    17.049    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.777    20.825 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.825    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.070ns  (logic 6.509ns (32.430%)  route 13.561ns (67.570%))
  Logic Levels:           12  (IBUF=1 LUT2=1 LUT3=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.651     7.620    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][1]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.332     7.952 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][1]_i_1/O
                         net (fo=5, routed)           1.335     9.286    beta_manual/motherboard/beta/pc_system/D[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.410 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.155    10.566    beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[6]_inst_i_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.690 f  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.482    11.172    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_1_1
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.296 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.386    12.681    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I3_O)        0.124    12.805 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.694    16.499    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    20.070 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.070    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.033ns  (logic 6.971ns (34.796%)  route 13.062ns (65.204%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.842     7.810    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X46Y41         MUXF7 (Prop_muxf7_S_O)       0.500     8.310 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][4]_i_1/O
                         net (fo=6, routed)           0.637     8.947    beta_manual/motherboard/beta/pc_system/D[4]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.297     9.244 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           0.591     9.835    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_6_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.959 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.949    10.908    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_9_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.032 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.694    11.726    beta_manual/motherboard/memory_unit/instruction_memory/D_ctr_q_reg[16]_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.168    13.019    beta_manual/motherboard/beta/regfile_system/regfile/io_segment[2]_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.143 r  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.322    16.465    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    20.033 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.033    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.968ns  (logic 6.235ns (34.704%)  route 11.732ns (65.296%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 f  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 f  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.651     7.620    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][1]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.332     7.952 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][1]_i_1/O
                         net (fo=5, routed)           1.326     9.277    beta_manual/motherboard/beta/pc_system/D[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  beta_manual/motherboard/beta/pc_system/io_led[0][1]_INST_0_i_4/O
                         net (fo=1, routed)           1.054    10.455    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][1]_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.579 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.843    14.422    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    17.968 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    17.968    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.627ns  (logic 6.239ns (35.396%)  route 11.387ns (64.604%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.653     7.621    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.332     7.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][3]_i_1/O
                         net (fo=5, routed)           0.806     8.758    beta_manual/motherboard/beta/pc_system/D[3]
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.882 r  beta_manual/motherboard/beta/pc_system/io_led[0][3]_INST_0_i_4/O
                         net (fo=1, routed)           1.150    10.033    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][3]_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.157 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.920    14.077    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    17.627 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    17.627    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.540ns  (logic 6.581ns (37.519%)  route 10.959ns (62.481%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.842     7.810    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X46Y41         MUXF7 (Prop_muxf7_S_O)       0.500     8.310 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][4]_i_1/O
                         net (fo=6, routed)           1.091     9.401    beta_manual/motherboard/beta/pc_system/D[4]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.297     9.698 r  beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.499    10.196    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_2
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.320 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.670    13.990    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    17.540 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    17.540    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.451ns (79.282%)  route 0.379ns (20.718%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.379     0.600    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.830 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     1.830    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.464ns (79.429%)  route 0.379ns (20.571%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.379     0.611    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.843 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     1.843    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.559ns (71.121%)  route 0.633ns (28.879%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=2, routed)           0.633     0.929    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     2.192 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.192    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.463ns (43.762%)  route 1.880ns (56.238%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           1.880     2.137    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.344 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.344    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.461ns  (logic 1.500ns (43.340%)  route 1.961ns (56.660%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[1][7]_INST_0_i_5/O
                         net (fo=54, routed)          1.239     1.493    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][7]_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.538 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.722     2.259    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.461 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.461    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.530ns  (logic 1.474ns (41.748%)  route 2.057ns (58.252%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.057     2.316    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.530 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.530    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.583ns  (logic 1.575ns (43.958%)  route 2.008ns (56.042%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_13/O
                         net (fo=1, routed)           0.322     0.558    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][5]_INST_0_i_1
    SLICE_X65Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.603 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][7]_INST_0_i_7/O
                         net (fo=26, routed)          0.639     1.242    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_1
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.287 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.046     2.334    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.583 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     3.583    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.605ns  (logic 1.541ns (42.735%)  route 2.065ns (57.265%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[1][7]_INST_0_i_5/O
                         net (fo=54, routed)          1.118     1.372    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][7]_1
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.417 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.946     2.363    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.605 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.605    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.647ns  (logic 1.507ns (41.316%)  route 2.140ns (58.684%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           2.140     2.409    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.647 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.647    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.908ns  (logic 6.227ns (29.782%)  route 14.681ns (70.218%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.626     5.210    beta_manual/next_button_conditioner/CLK
    SLICE_X62Y56         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.489    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.613 r  beta_manual/next_button_conditioner/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.433     7.046    beta_manual/next_button_conditioner/D_last_q_i_2__2_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.170 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.555     7.725    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X63Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.849 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     8.844    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     8.968 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     9.417    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.541 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100    10.640    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150    10.790 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566    11.356    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504    11.860 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029    12.888    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298    13.186 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    14.528    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.652 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    15.649    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.773 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    16.645    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.982    17.751    beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[4]_inst_i_1_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.875 r  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.647    18.522    beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[4]_inst_i_2_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.646 r  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.893    22.539    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    26.118 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.118    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.196ns  (logic 6.299ns (31.189%)  route 13.897ns (68.811%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.626     5.210    beta_manual/next_button_conditioner/CLK
    SLICE_X62Y56         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.489    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.613 r  beta_manual/next_button_conditioner/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.433     7.046    beta_manual/next_button_conditioner/D_last_q_i_2__2_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.170 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.555     7.725    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X63Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.849 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     8.844    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     8.968 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     9.417    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.541 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100    10.640    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150    10.790 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566    11.356    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504    11.860 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029    12.888    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298    13.186 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    14.528    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.652 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    15.649    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.773 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    16.645    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.826    17.595    beta_manual/motherboard/beta/pc_system/D_ctr_q_reg[16]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.118    17.713 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.912    21.625    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.781    25.406 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.406    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.967ns  (logic 6.088ns (30.490%)  route 13.879ns (69.510%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.626     5.210    beta_manual/next_button_conditioner/CLK
    SLICE_X62Y56         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.489    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.613 r  beta_manual/next_button_conditioner/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.433     7.046    beta_manual/next_button_conditioner/D_last_q_i_2__2_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.170 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.555     7.725    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X63Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.849 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     8.844    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     8.968 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     9.417    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.541 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100    10.640    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150    10.790 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566    11.356    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504    11.860 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029    12.888    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298    13.186 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    14.528    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.652 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    15.649    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    16.645    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.769 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.800    17.569    beta_manual/motherboard/beta/pc_system/D_ctr_q_reg[16]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    17.693 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.920    21.613    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    25.177 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.177    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.827ns  (logic 6.092ns (30.724%)  route 13.735ns (69.276%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.626     5.210    beta_manual/next_button_conditioner/CLK
    SLICE_X62Y56         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.489    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.613 r  beta_manual/next_button_conditioner/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.433     7.046    beta_manual/next_button_conditioner/D_last_q_i_2__2_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.170 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.555     7.725    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X63Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.849 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     8.844    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     8.968 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     9.417    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.541 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100    10.640    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150    10.790 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566    11.356    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504    11.860 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029    12.888    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298    13.186 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    14.528    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.652 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    15.649    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.773 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    16.645    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.826    17.595    beta_manual/motherboard/beta/pc_system/D_ctr_q_reg[16]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    17.719 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.750    21.469    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    25.037 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.037    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.437ns  (logic 6.327ns (32.548%)  route 13.111ns (67.452%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.626     5.210    beta_manual/next_button_conditioner/CLK
    SLICE_X62Y56         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.489    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.613 r  beta_manual/next_button_conditioner/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.433     7.046    beta_manual/next_button_conditioner/D_last_q_i_2__2_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.170 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.555     7.725    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X63Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.849 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     8.844    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     8.968 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     9.417    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.541 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100    10.640    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150    10.790 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566    11.356    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504    11.860 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.029    12.888    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.298    13.186 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           1.341    14.528    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.652 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.997    15.649    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.773 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.872    16.645    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_2
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.800    17.569    beta_manual/motherboard/beta/pc_system/D_ctr_q_reg[16]
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.150    17.719 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.151    20.871    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.777    24.647 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.647    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.490ns  (logic 6.175ns (31.682%)  route 13.315ns (68.318%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.627    11.469    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.593 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][19]_i_8/O
                         net (fo=2, routed)           0.583    12.176    beta_manual/motherboard/beta/regfile_system/regfile/read_data_reg[31]_2
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.300 f  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][1]_INST_0_i_10/O
                         net (fo=1, routed)           0.797    13.097    beta_manual/motherboard/memory_unit/data_memory/io_led[0][1]_INST_0_i_2_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.124    13.221 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][1]_INST_0_i_6/O
                         net (fo=1, routed)           0.991    14.212    beta_manual/motherboard/memory_unit/data_memory/io_led[0][1]_INST_0_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.336 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][1]_INST_0_i_2/O
                         net (fo=2, routed)           0.801    15.137    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.261 f  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.482    15.743    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_1_1
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    15.867 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.386    17.253    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I3_O)        0.124    17.377 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.694    21.071    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    24.642 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.642    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.249ns  (logic 6.172ns (32.064%)  route 13.077ns (67.936%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.472    11.912    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][20]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    12.036 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][20]_i_2/O
                         net (fo=2, routed)           1.247    13.283    beta_manual/motherboard/memory_unit/data_memory/M_motherboard_ma[3]
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.407 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=2, routed)           0.795    14.202    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I3_O)        0.124    14.326 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.949    15.275    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_9_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.399 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.694    16.094    beta_manual/motherboard/memory_unit/instruction_memory/D_ctr_q_reg[16]_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124    16.218 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.168    17.386    beta_manual/motherboard/beta/regfile_system/regfile/io_segment[2]_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.510 r  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.322    20.832    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    24.400 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.400    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.548ns  (logic 5.859ns (33.388%)  route 11.689ns (66.612%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.636    11.478    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.602 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_2/O
                         net (fo=2, routed)           0.957    12.559    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][14]
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.683 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][6]_INST_0_i_9/O
                         net (fo=1, routed)           0.291    12.974    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[14]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.098 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.873    13.971    beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q_reg[14]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.124    14.095 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.970    15.065    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][6]
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.189 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           4.007    19.196    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    22.699 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    22.699    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.342ns  (logic 6.426ns (37.053%)  route 10.916ns (62.947%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.474    11.316    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.440 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][20]_i_4/O
                         net (fo=7, routed)           0.484    11.924    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][24]_i_5_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.048 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][26]_i_6/O
                         net (fo=2, routed)           0.445    12.493    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][26]_i_6_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.617 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][27]_i_3/O
                         net (fo=1, routed)           0.453    13.070    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][27]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124    13.194 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_2/O
                         net (fo=2, routed)           0.817    14.012    beta_manual/motherboard/memory_unit/data_memory/M_motherboard_ma[6]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.136 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    14.136    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][3]_INST_0_i_1
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    14.350 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][3]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    15.047    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.297    15.344 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.591    18.935    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    22.493 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    22.493    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.182ns  (logic 6.297ns (36.651%)  route 10.885ns (63.349%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.567     5.151    beta_manual/motherboard/memory_unit/instruction_memory/CLK
    SLICE_X45Y44         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[30]/Q
                         net (fo=116, routed)         0.758     6.365    beta_manual/motherboard/memory_unit/instruction_memory/Q[6]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.150     6.515 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_10/O
                         net (fo=27, routed)          0.742     7.257    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_10
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.320     7.577 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8/O
                         net (fo=4, routed)           1.002     8.580    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_8_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.354     8.934 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17/O
                         net (fo=1, routed)           0.849     9.782    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_17_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.332    10.114 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][14]_i_11/O
                         net (fo=3, routed)           0.603    10.718    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][12]_i_2
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.842 f  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_7/O
                         net (fo=7, routed)           0.627    11.469    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][14]_i_14_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.593 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[19][19]_i_8/O
                         net (fo=2, routed)           0.459    12.052    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][19]_i_2_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.176 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][19]_i_3/O
                         net (fo=1, routed)           0.433    12.609    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][19]_i_3_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.733 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][19]_i_2/O
                         net (fo=2, routed)           1.036    13.769    beta_manual/motherboard/memory_unit/data_memory/M_motherboard_ma[2]
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.893 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    13.893    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_1
    SLICE_X44Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    14.110 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_2/O
                         net (fo=2, routed)           0.455    14.565    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][3]
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.299    14.864 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.920    18.784    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    22.334 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    22.334    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.370ns (74.720%)  route 0.464ns (25.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.593     1.537    beta_manual/frequency_divider/CLK
    SLICE_X62Y55         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  beta_manual/frequency_divider/D_ctr_q_reg[27]/Q
                         net (fo=4, routed)           0.464     2.141    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.371 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.371    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.376ns (74.057%)  route 0.482ns (25.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.594     1.538    beta_manual/frequency_divider/CLK
    SLICE_X62Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  beta_manual/frequency_divider/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.482     2.161    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.395 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.395    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/lcd/D_clock_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.462ns (58.411%)  route 1.041ns (41.589%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.508    beta_manual/motherboard/lcd/CLK
    SLICE_X49Y38         FDRE                                         r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[3]/Q
                         net (fo=7, routed)           0.171     1.819    beta_manual/motherboard/lcd/D_clock_ctr_q_reg[3]
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  beta_manual/motherboard/lcd/lcd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.870     2.735    lcd_OBUF[0]
    P13                  OBUF (Prop_obuf_I_O)         1.276     4.011 r  lcd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.011    lcd[0]
    P13                                                               r  lcd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.433ns (55.509%)  route 1.148ns (44.491%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.563     1.507    beta_manual/motherboard/beta/pc_system/CLK
    SLICE_X47Y50         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[23]/Q
                         net (fo=3, routed)           0.207     1.854    beta_manual/motherboard/beta/pc_system/M_motherboard_ia[23]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.899 r  beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.220     2.119    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][7]_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.164 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.722     2.886    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.088 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     4.088    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.496ns (55.532%)  route 1.198ns (44.468%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.563     1.507    beta_manual/motherboard/beta/pc_system/CLK
    SLICE_X46Y51         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[30]/Q
                         net (fo=3, routed)           0.215     1.885    beta_manual/motherboard/beta/pc_system/M_motherboard_ia[30]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.045     1.930 r  beta_manual/motherboard/beta/pc_system/io_led[0][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.050     1.981    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.026 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.933     2.959    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.200 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     4.200    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.496ns (53.921%)  route 1.279ns (46.079%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.565     1.509    beta_manual/motherboard/CLK
    SLICE_X46Y49         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  beta_manual/motherboard/D_system_output_buffer_q_reg[7]/Q
                         net (fo=2, routed)           0.174     1.847    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[7]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  beta_manual/motherboard/beta/pc_system/io_led[0][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.158     2.050    beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][7]_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.095 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.946     3.041    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.284 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     4.284    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/lcd/D_bit_ptr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.455ns (51.447%)  route 1.373ns (48.553%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.508    beta_manual/motherboard/lcd/CLK
    SLICE_X48Y38         FDRE                                         r  beta_manual/motherboard/lcd/D_bit_ptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  beta_manual/motherboard/lcd/D_bit_ptr_q_reg[1]/Q
                         net (fo=5, routed)           0.181     1.830    beta_manual/motherboard/lcd/D_bit_ptr_q[1]
    SLICE_X48Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.875 r  beta_manual/motherboard/lcd/lcd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.192     3.067    lcd_OBUF[2]
    R11                  OBUF (Prop_obuf_I_O)         1.269     4.335 r  lcd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.335    lcd[2]
    R11                                                               r  lcd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/lcd/D_mosi_enable_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 1.520ns (52.323%)  route 1.385ns (47.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.508    beta_manual/motherboard/lcd/CLK
    SLICE_X48Y39         FDRE                                         r  beta_manual/motherboard/lcd/D_mosi_enable_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  beta_manual/motherboard/lcd/D_mosi_enable_q_reg/Q
                         net (fo=2, routed)           0.234     1.883    beta_manual/motherboard/lcd/D_mosi_enable_q
    SLICE_X48Y39         LUT3 (Prop_lut3_I0_O)        0.042     1.925 r  beta_manual/motherboard/lcd/lcd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.151     3.075    lcd_OBUF[1]
    N13                  OBUF (Prop_obuf_I_O)         1.337     4.412 r  lcd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.412    lcd[1]
    N13                                                               r  lcd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.485ns (50.737%)  route 1.442ns (49.263%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.563     1.507    beta_manual/motherboard/CLK
    SLICE_X45Y50         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  beta_manual/motherboard/D_system_output_buffer_q_reg[13]/Q
                         net (fo=2, routed)           0.170     1.818    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[13]
    SLICE_X45Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.863 r  beta_manual/motherboard/beta/pc_system/io_led[1][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.141     2.004    beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][5]_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.049 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.131     3.180    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.434 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     4.434    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.481ns (49.887%)  route 1.488ns (50.113%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.508    beta_manual/motherboard/beta/pc_system/CLK
    SLICE_X44Y46         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[9]/Q
                         net (fo=3, routed)           0.314     1.963    beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[6]_inst_i_8_0[3]
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.045     2.008 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][1]_INST_0_i_3/O
                         net (fo=3, routed)           0.181     2.189    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[9]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.234 r  beta_manual/motherboard/beta/regfile_system/regfile/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.992     3.226    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.476 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     4.476    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           270 Endpoints
Min Delay           270 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.437ns  (logic 2.610ns (27.654%)  route 6.827ns (72.346%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.842     7.810    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X46Y41         MUXF7 (Prop_muxf7_S_O)       0.500     8.310 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][4]_i_1/O
                         net (fo=6, routed)           1.127     9.437    beta_manual/motherboard/beta/regfile_system/regfile/D[4]
    SLICE_X50Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.452     4.857    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X50Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][4]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.273ns  (logic 2.610ns (28.142%)  route 6.664ns (71.858%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.842     7.810    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X46Y41         MUXF7 (Prop_muxf7_S_O)       0.500     8.310 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][4]_i_1/O
                         net (fo=6, routed)           0.964     9.273    beta_manual/motherboard/beta/regfile_system/regfile/D[4]
    SLICE_X48Y45         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.451     4.856    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X48Y45         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][4]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.259ns  (logic 2.610ns (28.187%)  route 6.649ns (71.813%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.842     7.810    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X46Y41         MUXF7 (Prop_muxf7_S_O)       0.500     8.310 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][4]_i_1/O
                         net (fo=6, routed)           0.949     9.259    beta_manual/motherboard/beta/regfile_system/regfile/D[4]
    SLICE_X49Y45         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.451     4.856    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X49Y45         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][4]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.077ns  (logic 2.614ns (28.793%)  route 6.464ns (71.207%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566     7.534    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504     8.038 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           1.040     9.077    beta_manual/motherboard/beta/regfile_system/regfile/D[2]
    SLICE_X42Y45         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.447     4.852    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X42Y45         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][2]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.030ns  (logic 2.610ns (28.900%)  route 6.420ns (71.100%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.842     7.810    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X46Y41         MUXF7 (Prop_muxf7_S_O)       0.500     8.310 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][4]_i_1/O
                         net (fo=6, routed)           0.720     9.030    beta_manual/motherboard/beta/regfile_system/regfile/D[4]
    SLICE_X49Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.451     4.856    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X49Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][4]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.959ns  (logic 2.614ns (29.175%)  route 6.345ns (70.825%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.566     7.534    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_S_O)       0.504     8.038 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[30][2]_i_1/O
                         net (fo=6, routed)           0.921     8.959    beta_manual/motherboard/beta/regfile_system/regfile/D[2]
    SLICE_X43Y44         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.447     4.852    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X43Y44         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][2]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.539ns  (logic 2.442ns (28.595%)  route 6.097ns (71.405%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.653     7.621    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.332     7.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][3]_i_1/O
                         net (fo=5, routed)           0.586     8.539    beta_manual/motherboard/beta/regfile_system/regfile/D[3]
    SLICE_X44Y43         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.448     4.853    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X44Y43         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][3]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.531ns  (logic 2.442ns (28.623%)  route 6.089ns (71.377%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 r  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.653     7.621    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.332     7.953 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][3]_i_1/O
                         net (fo=5, routed)           0.578     8.531    beta_manual/motherboard/beta/regfile_system/regfile/D[3]
    SLICE_X44Y44         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.448     4.853    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X44Y44         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][3]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 2.442ns (28.792%)  route 6.039ns (71.208%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 f  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 f  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.651     7.620    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][1]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.332     7.952 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][1]_i_1/O
                         net (fo=5, routed)           0.529     8.481    beta_manual/motherboard/beta/regfile_system/regfile/D[1]
    SLICE_X46Y43         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.448     4.853    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X46Y43         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.432ns  (logic 2.442ns (28.957%)  route 5.990ns (71.043%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.672     3.136    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.260 f  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.643     3.903    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.027 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.994     5.022    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.146 f  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.449     5.595    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[0][31]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.719 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][6]_i_6/O
                         net (fo=63, routed)          1.100     6.818    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_4
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.150     6.968 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][4]_i_2/O
                         net (fo=4, routed)           0.651     7.620    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][1]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.332     7.952 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][1]_i_1/O
                         net (fo=5, routed)           0.481     8.432    beta_manual/motherboard/beta/regfile_system/regfile/D[1]
    SLICE_X47Y44         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.448     4.853    beta_manual/motherboard/beta/regfile_system/regfile/CLK
    SLICE_X47Y44         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1655657595[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.257ns (26.763%)  route 0.702ns (73.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           0.702     0.959    beta_manual/forLoop_idx_0_1655657595[1].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X63Y57         FDRE                                         r  beta_manual/forLoop_idx_0_1655657595[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.862     2.052    beta_manual/forLoop_idx_0_1655657595[1].interrupt_button_conditioner/sync/CLK
    SLICE_X63Y57         FDRE                                         r  beta_manual/forLoop_idx_0_1655657595[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1655657595[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.260ns (26.631%)  route 0.716ns (73.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           0.716     0.976    beta_manual/forLoop_idx_0_1655657595[0].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X63Y54         FDRE                                         r  beta_manual/forLoop_idx_0_1655657595[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.863     2.053    beta_manual/forLoop_idx_0_1655657595[0].interrupt_button_conditioner/sync/CLK
    SLICE_X63Y54         FDRE                                         r  beta_manual/forLoop_idx_0_1655657595[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1655657595[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.268ns (21.681%)  route 0.969ns (78.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           0.969     1.238    beta_manual/forLoop_idx_0_1655657595[2].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X54Y55         FDRE                                         r  beta_manual/forLoop_idx_0_1655657595[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.834     2.024    beta_manual/forLoop_idx_0_1655657595[2].interrupt_button_conditioner/sync/CLK
    SLICE_X54Y55         FDRE                                         r  beta_manual/forLoop_idx_0_1655657595[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.401ns (21.752%)  route 1.441ns (78.248%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.626     0.846    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.891 f  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.213     1.105    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.150 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.438     1.588    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.633 f  beta_manual/motherboard/beta/control_system/D_registers_q[30][6]_i_5/O
                         net (fo=33, routed)          0.164     1.797    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1/O
                         net (fo=1, routed)           0.000     1.842    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1_n_0
    SLICE_X52Y51         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.835     2.025    beta_manual/motherboard/beta/control_system/CLK
    SLICE_X52Y51         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.356ns (19.224%)  route 1.495ns (80.776%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.626     0.846    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.891 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.213     1.105    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.150 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.511     1.661    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.706 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=34, routed)          0.145     1.850    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[15]_0
    SLICE_X50Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.838     2.028    beta_manual/motherboard/beta/pc_system/CLK
    SLICE_X50Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[19]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.356ns (19.224%)  route 1.495ns (80.776%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.626     0.846    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.891 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.213     1.105    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.150 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.511     1.661    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.706 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=34, routed)          0.145     1.850    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[15]_0
    SLICE_X50Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.838     2.028    beta_manual/motherboard/beta/pc_system/CLK
    SLICE_X50Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[21]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.356ns (19.224%)  route 1.495ns (80.776%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.626     0.846    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.891 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.213     1.105    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.150 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.511     1.661    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.706 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=34, routed)          0.145     1.850    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[15]_0
    SLICE_X50Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.838     2.028    beta_manual/motherboard/beta/pc_system/CLK
    SLICE_X50Y49         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.356ns (19.147%)  route 1.502ns (80.853%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.626     0.846    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.891 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.213     1.105    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.150 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.511     1.661    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.706 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=34, routed)          0.152     1.858    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[15]_0
    SLICE_X51Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.838     2.028    beta_manual/motherboard/beta/pc_system/CLK
    SLICE_X51Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.356ns (19.147%)  route 1.502ns (80.853%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.626     0.846    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.891 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.213     1.105    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.150 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.511     1.661    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.706 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=34, routed)          0.152     1.858    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[15]_0
    SLICE_X51Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.838     2.028    beta_manual/motherboard/beta/pc_system/CLK
    SLICE_X51Y48         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[20]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.356ns (18.992%)  route 1.517ns (81.008%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.626     0.846    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.891 r  beta_manual/frequency_divider/D_pc_q[30]_i_7/O
                         net (fo=1, routed)           0.213     1.105    beta_manual/frequency_divider/D_pc_q[30]_i_7_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.150 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=4, routed)           0.678     1.828    beta_manual/motherboard/M_motherboard_slowclk
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.873 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1_n_0
    SLICE_X52Y47         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.838     2.028    beta_manual/motherboard/CLK
    SLICE_X52Y47         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C





