{"vcs1":{"timestamp_begin":1695195056.380529887, "rt":0.58, "ut":0.27, "st":0.22}}
{"vcselab":{"timestamp_begin":1695195057.051273169, "rt":0.67, "ut":0.42, "st":0.09}}
{"link":{"timestamp_begin":1695195057.774328993, "rt":0.64, "ut":0.26, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695195055.539241726}
{"VCS_COMP_START_TIME": 1695195055.539241726}
{"VCS_COMP_END_TIME": 1695195059.272808893}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -R hw3prob12.sv"}
{"vcs1": {"peak_mem": 337332}}
{"stitch_vcselab": {"peak_mem": 222576}}
