////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : problem_2_1.vf
// /___/   /\     Timestamp : 05/05/2016 12:23:36
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan3e -verilog "J:/EE 220 retake/Lab 03 Cad downloading and testing/problem_2_1.vf" -w "J:/EE 220 retake/Lab 03 Cad downloading and testing/problem_2_1.sch"
//Design Name: problem_2_1
//Device: spartan3e
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module problem_2_1(a, 
                   b, 
                   c, 
                   d, 
                   f1, 
                   f1_simple);

    input a;
    input b;
    input c;
    input d;
   output f1;
   output f1_simple;
   
   wire XLXN_1;
   wire XLXN_2;
   wire XLXN_3;
   wire XLXN_5;
   wire XLXN_6;
   wire XLXN_7;
   wire XLXN_14;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_26;
   
   AND2  XLXI_1 (.I0(b), 
                .I1(a), 
                .O(XLXN_2));
   AND2  XLXI_2 (.I0(a), 
                .I1(b), 
                .O(XLXN_1));
   AND2  XLXI_3 (.I0(d), 
                .I1(XLXN_6), 
                .O(XLXN_7));
   AND2  XLXI_4 (.I0(XLXN_14), 
                .I1(XLXN_7), 
                .O(f1));
   OR2  XLXI_5 (.I0(XLXN_1), 
               .I1(c), 
               .O(XLXN_3));
   OR2  XLXI_6 (.I0(c), 
               .I1(XLXN_2), 
               .O(XLXN_5));
   OR2  XLXI_7 (.I0(XLXN_3), 
               .I1(d), 
               .O(XLXN_14));
   INV  XLXI_8 (.I(XLXN_5), 
               .O(XLXN_6));
   INV  XLXI_18 (.I(a), 
                .O(XLXN_23));
   INV  XLXI_19 (.I(b), 
                .O(XLXN_24));
   INV  XLXI_20 (.I(c), 
                .O(XLXN_26));
   AND3  XLXI_21 (.I0(XLXN_26), 
                 .I1(d), 
                 .I2(XLXN_22), 
                 .O(f1_simple));
   OR2  XLXI_22 (.I0(XLXN_24), 
                .I1(XLXN_23), 
                .O(XLXN_22));
endmodule
