<stg><name>HLS_CISR_spmv_accel</name>


<trans_list>

<trans id="226" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start

]]></Node>
<StgValue><ssdm name="cmd_start_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %store_ln23 = store i32 0, i32 %max_row_id

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %slot_id = phi i2 %add_ln25, void %.split4613, i2 0, void

]]></Node>
<StgValue><ssdm name="slot_id"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln25 = add i2 %slot_id, i2 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln25 = icmp_eq  i2 %slot_id, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln25 = br i1 %icmp_ln25, void %.split4, void %initialize.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split4:0 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %slot_id, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
.split4:1 %zext_ln36 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split4:3 %or_ln36 = or i4 %tmp, i4 1

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split4:4 %tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln36

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split4:6 %or_ln36_1 = or i4 %tmp, i4 2

]]></Node>
<StgValue><ssdm name="or_ln36_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split4:7 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:8 %row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split4:9 %or_ln36_2 = or i4 %tmp, i4 3

]]></Node>
<StgValue><ssdm name="or_ln36_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split4:10 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln36_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:11 %row_len_slot_arr_addr_6 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:12 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="2">
<![CDATA[
.split4:13 %trunc_ln28 = trunc i2 %slot_id

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:14 %br_ln28 = br i1 %trunc_ln28, void %branch18, void %branch19

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18:0 %store_ln28 = store i32 0, i32 %slot_res_arr_0

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln28 = br void %.split430

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19:0 %store_ln28 = store i32 0, i32 %slot_res_arr_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln28 = br void %.split430

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split430:0 %br_ln29 = br i1 %trunc_ln28, void %branch20, void %branch21

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20:0 %store_ln29 = store i32 0, i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln29 = br void %.split43034

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:0 %store_ln29 = store i32 0, i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln29 = br void %.split43034

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split43034:0 %br_ln30 = br i1 %trunc_ln28, void %branch14, void %branch15

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0 %store_ln30 = store i32 0, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln30 = br void %.split423

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0 %store_ln30 = store i32 0, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln30 = br void %.split423

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split423:0 %br_ln31 = br i1 %trunc_ln28, void %branch4, void %branch5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0 %store_ln31 = store i32 0, i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln31 = br void %.split46

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0 %store_ln31 = store i32 0, i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln31 = br void %.split46

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split46:0 %br_ln32 = br i1 %trunc_ln28, void %branch8, void %branch9

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:0 %store_ln32 = store i3 0, i3 %slot_row_id_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln32 = br void %.split4613

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch9:0 %store_ln32 = store i3 0, i3 %slot_row_id_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln32 = br void %.split4613

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split4613:0 %store_ln36 = store i32 0, i3 %row_len_slot_arr_addr_3

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split4613:1 %store_ln36 = store i32 0, i3 %row_len_slot_arr_addr_4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split4613:2 %store_ln36 = store i32 0, i3 %row_len_slot_arr_addr_5

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split4613:3 %store_ln36 = store i32 0, i3 %row_len_slot_arr_addr_6

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.split4613:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
initialize.exit.loopexit:0 %br_ln0 = br void %initialize.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize.exit:1 %slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_addr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1">
<![CDATA[
initialize.exit:2 %slot_arr_row_len_load = load i1 %slot_arr_row_len_addr

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
initialize.exit:0 %slot_row_count = load i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="slot_row_count"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1">
<![CDATA[
initialize.exit:2 %slot_arr_row_len_load = load i1 %slot_arr_row_len_addr

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
initialize.exit:3 %icmp_ln54 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
initialize.exit:4 %br_ln54 = br i1 %icmp_ln54, void, void %initialize.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
:0 %zext_ln57 = zext i32 %slot_row_count

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2 %store_ln57 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln58 = add i32 %slot_row_count, i32 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4 %store_ln58 = store i32 %add_ln58, i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln59 = br void %initialize.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize.exit._crit_edge:1 %slot_arr_row_len_addr_1 = getelementptr i32 %slot_arr_row_len, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1">
<![CDATA[
initialize.exit._crit_edge:2 %slot_arr_row_len_load_1 = load i1 %slot_arr_row_len_addr_1

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
initialize.exit._crit_edge:0 %slot_row_count_1 = load i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="slot_row_count_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1">
<![CDATA[
initialize.exit._crit_edge:2 %slot_arr_row_len_load_1 = load i1 %slot_arr_row_len_addr_1

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
initialize.exit._crit_edge:3 %icmp_ln54_1 = icmp_eq  i32 %slot_arr_row_len_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
initialize.exit._crit_edge:4 %br_ln54 = br i1 %icmp_ln54_1, void, void %store_row_len_arr.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="32">
<![CDATA[
:0 %trunc_ln57 = trunc i32 %slot_row_count_1

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %xor_ln57 = xor i3 %trunc_ln57, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln57"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln57_1 = zext i3 %xor_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4 %store_ln57 = store i32 %slot_arr_row_len_load_1, i3 %row_len_slot_arr_addr_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln58_1 = add i32 %slot_row_count_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:6 %store_ln58 = store i32 %add_ln58_1, i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln59 = br void %store_row_len_arr.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
store_row_len_arr.exit:0 %br_ln67 = br void

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %slot_id2 = phi i2 %add_ln67, void %.split._crit_edge, i2 0, void %store_row_len_arr.exit

]]></Node>
<StgValue><ssdm name="slot_id2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln67 = add i2 %slot_id2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln67 = icmp_eq  i2 %slot_id2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln67 = br i1 %icmp_ln67, void %.split, void %CISR_decoder.exit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="2">
<![CDATA[
.split:0 %trunc_ln85 = trunc i2 %slot_id2

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
.split:1 %tmp_4_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln85, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
.split:3 %slot_row_counter_0_load_1 = load i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="slot_row_counter_0_load_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
.split:4 %slot_row_counter_1_load_1 = load i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="slot_row_counter_1_load_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:5 %select_ln79 = select i1 %trunc_ln85, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %icmp_ln79 = icmp_eq  i32 %select_ln79, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:7 %br_ln79 = br i1 %icmp_ln79, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln82 = br i1 %trunc_ln85, void %branch16, void %branch17

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:0 %store_ln82 = store i32 0, i32 %slot_res_arr_0

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:0 %store_ln82 = store i32 0, i32 %slot_res_arr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
:0 %slot_row_len_id_0_load = load i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="slot_row_len_id_0_load"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
:1 %slot_row_len_id_1_load = load i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="slot_row_len_id_1_load"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %select_ln85 = select i1 %trunc_ln85, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_0_load

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="32">
<![CDATA[
:3 %trunc_ln85_1 = trunc i32 %select_ln85

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln85 = add i3 %tmp_4_cast, i3 %trunc_ln85_1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="3">
<![CDATA[
:5 %zext_ln85 = zext i3 %add_ln85

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="3">
<![CDATA[
:7 %row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_2

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_load"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln85 = br i1 %trunc_ln85, void %branch10, void %branch11

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln86 = add i32 %select_ln85, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln86 = br i1 %trunc_ln85, void %branch0, void %branch1

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln86 = store i32 %add_ln86, i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln86 = store i32 %add_ln86, i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %max_row_id_load = load i32 %max_row_id

]]></Node>
<StgValue><ssdm name="max_row_id_load"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="32">
<![CDATA[
:1 %trunc_ln90 = trunc i32 %max_row_id_load

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln90 = br i1 %trunc_ln85, void %branch6, void %branch7

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch6:0 %store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_0

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln90 = br void

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch7:0 %store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln90 = br void

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln91 = add i32 %max_row_id_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln91 = store i32 %add_ln91, i32 %max_row_id

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln93 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="3">
<![CDATA[
:7 %row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_2

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_load"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln85 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln85 = br void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln85 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
<literal name="trunc_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln85 = br void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:0 %slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="slot_data_arr_addr"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="1">
<![CDATA[
CISR_decoder.exit:1 %slot_data_arr_load = load i1 %slot_data_arr_addr

]]></Node>
<StgValue><ssdm name="slot_data_arr_load"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:13 %slot_row_counter_0_load = load i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="slot_row_counter_0_load"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:14 %add_ln114 = add i32 %slot_row_counter_0_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:15 %store_ln114 = store i32 %add_ln114, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:29 %slot_row_counter_1_load = load i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="slot_row_counter_1_load"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:30 %add_ln114_1 = add i32 %slot_row_counter_1_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:31 %store_ln114 = store i32 %add_ln114_1, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="1">
<![CDATA[
CISR_decoder.exit:1 %slot_data_arr_load = load i1 %slot_data_arr_addr

]]></Node>
<StgValue><ssdm name="slot_data_arr_load"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="64">
<![CDATA[
CISR_decoder.exit:2 %trunc_ln106 = trunc i64 %slot_data_arr_load

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CISR_decoder.exit:4 %col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="col_index"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:5 %zext_ln110 = zext i3 %col_index

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:6 %inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="inp_vec_addr"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:7 %inp_vec_load = load i3 %inp_vec_addr

]]></Node>
<StgValue><ssdm name="inp_vec_load"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:16 %slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="slot_data_arr_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="1">
<![CDATA[
CISR_decoder.exit:17 %slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1

]]></Node>
<StgValue><ssdm name="slot_data_arr_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:3 %matrix_val = bitcast i32 %trunc_ln106

]]></Node>
<StgValue><ssdm name="matrix_val"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:7 %inp_vec_load = load i3 %inp_vec_addr

]]></Node>
<StgValue><ssdm name="inp_vec_load"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:8 %bitcast_ln110 = bitcast i32 %inp_vec_load

]]></Node>
<StgValue><ssdm name="bitcast_ln110"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:9 %mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="1">
<![CDATA[
CISR_decoder.exit:17 %slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1

]]></Node>
<StgValue><ssdm name="slot_data_arr_load_1"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="64">
<![CDATA[
CISR_decoder.exit:18 %trunc_ln106_1 = trunc i64 %slot_data_arr_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CISR_decoder.exit:20 %col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="col_index_1"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:21 %zext_ln110_1 = zext i3 %col_index_1

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:22 %inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="inp_vec_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:23 %inp_vec_load_1 = load i3 %inp_vec_addr_1

]]></Node>
<StgValue><ssdm name="inp_vec_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="191" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:9 %mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:19 %matrix_val_1 = bitcast i32 %trunc_ln106_1

]]></Node>
<StgValue><ssdm name="matrix_val_1"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:23 %inp_vec_load_1 = load i3 %inp_vec_addr_1

]]></Node>
<StgValue><ssdm name="inp_vec_load_1"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:24 %bitcast_ln110_1 = bitcast i32 %inp_vec_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln110_1"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:25 %mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="196" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:9 %mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:25 %mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="198" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:9 %mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:25 %mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:10 %slot_res_arr_0_load = load i32 %slot_res_arr_0

]]></Node>
<StgValue><ssdm name="slot_res_arr_0_load"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:25 %mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="203" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:26 %slot_res_arr_1_load = load i32 %slot_res_arr_1

]]></Node>
<StgValue><ssdm name="slot_res_arr_1_load"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="206" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="208" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="210" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:12 %store_ln110 = store i32 %add_i, i32 %slot_res_arr_0

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:32 %row_index = load i3 %slot_row_id_0

]]></Node>
<StgValue><ssdm name="row_index"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:33 %zext_ln130 = zext i3 %row_index

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:34 %bitcast_ln130 = bitcast i32 %add_i

]]></Node>
<StgValue><ssdm name="bitcast_ln130"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:35 %output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="output_vec_addr"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
CISR_decoder.exit:36 %store_ln130 = store i32 %bitcast_ln130, i3 %output_vec_addr

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:28 %store_ln110 = store i32 %add_1_i, i32 %slot_res_arr_1

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:37 %row_index_1 = load i3 %slot_row_id_1

]]></Node>
<StgValue><ssdm name="row_index_1"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:38 %zext_ln130_1 = zext i3 %row_index_1

]]></Node>
<StgValue><ssdm name="zext_ln130_1"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:39 %bitcast_ln130_1 = bitcast i32 %add_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln130_1"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:40 %output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln130_1

]]></Node>
<StgValue><ssdm name="output_vec_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:41 %store_ln130 = store i32 %bitcast_ln130_1, i3 %output_vec_addr_1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0">
<![CDATA[
CISR_decoder.exit:42 %ret_ln199 = ret

]]></Node>
<StgValue><ssdm name="ret_ln199"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="264" name="cmd_start" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cmd_start"/></StgValue>
</port>
<port id="265" name="inp_vec" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inp_vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="266" name="slot_data_arr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="slot_data_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="267" name="slot_arr_row_len" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="slot_arr_row_len"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="268" name="output_vec" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="269" name="max_row_id" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="max_row_id"/></StgValue>
</port>
<port id="270" name="row_len_slot_arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_len_slot_arr"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
<port id="271" name="slot_counter_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_counter_0"/></StgValue>
</port>
<port id="272" name="slot_counter_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_counter_1"/></StgValue>
</port>
<port id="273" name="slot_row_counter_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_counter_0"/></StgValue>
</port>
<port id="274" name="slot_row_counter_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_counter_1"/></StgValue>
</port>
<port id="275" name="slot_row_len_id_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_len_id_0"/></StgValue>
</port>
<port id="276" name="slot_row_len_id_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_len_id_1"/></StgValue>
</port>
<port id="277" name="slot_res_arr_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_res_arr_0"/></StgValue>
</port>
<port id="278" name="slot_res_arr_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_res_arr_1"/></StgValue>
</port>
<port id="279" name="slot_row_id_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_id_0"/></StgValue>
</port>
<port id="280" name="slot_row_id_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="slot_row_id_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="282" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="281" toId="22">
</dataflow>
<dataflow id="284" from="empty_1" to="spectopmodule_ln0" fromId="283" toId="22">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="285" toId="23">
</dataflow>
<dataflow id="287" from="cmd_start" to="specbitsmap_ln0" fromId="264" toId="23">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="288" toId="24">
</dataflow>
<dataflow id="290" from="cmd_start" to="specinterface_ln0" fromId="264" toId="24">
</dataflow>
<dataflow id="292" from="empty_3" to="specinterface_ln0" fromId="291" toId="24">
</dataflow>
<dataflow id="294" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="295" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="297" from="empty_4" to="specinterface_ln0" fromId="296" toId="24">
</dataflow>
<dataflow id="298" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="299" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="300" from="empty_4" to="specinterface_ln0" fromId="296" toId="24">
</dataflow>
<dataflow id="301" from="empty_4" to="specinterface_ln0" fromId="296" toId="24">
</dataflow>
<dataflow id="302" from="empty_4" to="specinterface_ln0" fromId="296" toId="24">
</dataflow>
<dataflow id="303" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="304" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="305" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="306" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="24">
</dataflow>
<dataflow id="307" from="empty_4" to="specinterface_ln0" fromId="296" toId="24">
</dataflow>
<dataflow id="308" from="empty_4" to="specinterface_ln0" fromId="296" toId="24">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="288" toId="25">
</dataflow>
<dataflow id="310" from="inp_vec" to="specinterface_ln0" fromId="265" toId="25">
</dataflow>
<dataflow id="312" from="empty_2" to="specinterface_ln0" fromId="311" toId="25">
</dataflow>
<dataflow id="313" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="25">
</dataflow>
<dataflow id="314" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="25">
</dataflow>
<dataflow id="315" from="empty_4" to="specinterface_ln0" fromId="296" toId="25">
</dataflow>
<dataflow id="317" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="25">
</dataflow>
<dataflow id="318" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="25">
</dataflow>
<dataflow id="319" from="empty_4" to="specinterface_ln0" fromId="296" toId="25">
</dataflow>
<dataflow id="320" from="empty_4" to="specinterface_ln0" fromId="296" toId="25">
</dataflow>
<dataflow id="321" from="empty_4" to="specinterface_ln0" fromId="296" toId="25">
</dataflow>
<dataflow id="322" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="25">
</dataflow>
<dataflow id="323" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="25">
</dataflow>
<dataflow id="324" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="25">
</dataflow>
<dataflow id="325" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="25">
</dataflow>
<dataflow id="326" from="empty_4" to="specinterface_ln0" fromId="296" toId="25">
</dataflow>
<dataflow id="327" from="empty_4" to="specinterface_ln0" fromId="296" toId="25">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="285" toId="26">
</dataflow>
<dataflow id="329" from="inp_vec" to="specbitsmap_ln0" fromId="265" toId="26">
</dataflow>
<dataflow id="330" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="288" toId="27">
</dataflow>
<dataflow id="331" from="slot_data_arr" to="specinterface_ln0" fromId="266" toId="27">
</dataflow>
<dataflow id="332" from="empty_2" to="specinterface_ln0" fromId="311" toId="27">
</dataflow>
<dataflow id="333" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="27">
</dataflow>
<dataflow id="334" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="27">
</dataflow>
<dataflow id="335" from="empty_4" to="specinterface_ln0" fromId="296" toId="27">
</dataflow>
<dataflow id="336" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="27">
</dataflow>
<dataflow id="337" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="27">
</dataflow>
<dataflow id="338" from="empty_4" to="specinterface_ln0" fromId="296" toId="27">
</dataflow>
<dataflow id="339" from="empty_4" to="specinterface_ln0" fromId="296" toId="27">
</dataflow>
<dataflow id="340" from="empty_4" to="specinterface_ln0" fromId="296" toId="27">
</dataflow>
<dataflow id="341" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="27">
</dataflow>
<dataflow id="342" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="27">
</dataflow>
<dataflow id="343" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="27">
</dataflow>
<dataflow id="344" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="27">
</dataflow>
<dataflow id="345" from="empty_4" to="specinterface_ln0" fromId="296" toId="27">
</dataflow>
<dataflow id="346" from="empty_4" to="specinterface_ln0" fromId="296" toId="27">
</dataflow>
<dataflow id="347" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="285" toId="28">
</dataflow>
<dataflow id="348" from="slot_data_arr" to="specbitsmap_ln0" fromId="266" toId="28">
</dataflow>
<dataflow id="349" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="288" toId="29">
</dataflow>
<dataflow id="350" from="slot_arr_row_len" to="specinterface_ln0" fromId="267" toId="29">
</dataflow>
<dataflow id="351" from="empty_2" to="specinterface_ln0" fromId="311" toId="29">
</dataflow>
<dataflow id="352" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="353" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="354" from="empty_4" to="specinterface_ln0" fromId="296" toId="29">
</dataflow>
<dataflow id="355" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="29">
</dataflow>
<dataflow id="356" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="357" from="empty_4" to="specinterface_ln0" fromId="296" toId="29">
</dataflow>
<dataflow id="358" from="empty_4" to="specinterface_ln0" fromId="296" toId="29">
</dataflow>
<dataflow id="359" from="empty_4" to="specinterface_ln0" fromId="296" toId="29">
</dataflow>
<dataflow id="360" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="361" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="362" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="363" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="364" from="empty_4" to="specinterface_ln0" fromId="296" toId="29">
</dataflow>
<dataflow id="365" from="empty_4" to="specinterface_ln0" fromId="296" toId="29">
</dataflow>
<dataflow id="366" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="285" toId="30">
</dataflow>
<dataflow id="367" from="slot_arr_row_len" to="specbitsmap_ln0" fromId="267" toId="30">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="288" toId="31">
</dataflow>
<dataflow id="369" from="output_vec" to="specinterface_ln0" fromId="268" toId="31">
</dataflow>
<dataflow id="370" from="empty_2" to="specinterface_ln0" fromId="311" toId="31">
</dataflow>
<dataflow id="371" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="31">
</dataflow>
<dataflow id="372" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="31">
</dataflow>
<dataflow id="373" from="empty_4" to="specinterface_ln0" fromId="296" toId="31">
</dataflow>
<dataflow id="374" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="31">
</dataflow>
<dataflow id="375" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="31">
</dataflow>
<dataflow id="376" from="empty_4" to="specinterface_ln0" fromId="296" toId="31">
</dataflow>
<dataflow id="377" from="empty_4" to="specinterface_ln0" fromId="296" toId="31">
</dataflow>
<dataflow id="378" from="empty_4" to="specinterface_ln0" fromId="296" toId="31">
</dataflow>
<dataflow id="379" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="31">
</dataflow>
<dataflow id="380" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="31">
</dataflow>
<dataflow id="381" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="31">
</dataflow>
<dataflow id="382" from="StgValue_293" to="specinterface_ln0" fromId="293" toId="31">
</dataflow>
<dataflow id="383" from="empty_4" to="specinterface_ln0" fromId="296" toId="31">
</dataflow>
<dataflow id="384" from="empty_4" to="specinterface_ln0" fromId="296" toId="31">
</dataflow>
<dataflow id="385" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="285" toId="32">
</dataflow>
<dataflow id="386" from="output_vec" to="specbitsmap_ln0" fromId="268" toId="32">
</dataflow>
<dataflow id="388" from="_ssdm_op_Read.ap_auto.i1" to="cmd_start_read" fromId="387" toId="33">
</dataflow>
<dataflow id="389" from="cmd_start" to="cmd_start_read" fromId="264" toId="33">
</dataflow>
<dataflow id="390" from="cmd_start_read" to="br_ln21" fromId="33" toId="34">
</dataflow>
<dataflow id="391" from="StgValue_293" to="store_ln23" fromId="293" toId="35">
</dataflow>
<dataflow id="392" from="max_row_id" to="store_ln23" fromId="269" toId="35">
</dataflow>
<dataflow id="393" from="add_ln25" to="slot_id" fromId="38" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="394" from="br_ln0" to="slot_id" fromId="86" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="396" from="StgValue_395" to="slot_id" fromId="395" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="397" from="br_ln25" to="slot_id" fromId="36" toId="37">
</dataflow>
<dataflow id="398" from="slot_id" to="add_ln25" fromId="37" toId="38">
</dataflow>
<dataflow id="400" from="StgValue_399" to="add_ln25" fromId="399" toId="38">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="401" toId="39">
</dataflow>
<dataflow id="403" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="39">
</dataflow>
<dataflow id="404" from="StgValue_293" to="specpipeline_ln0" fromId="293" toId="39">
</dataflow>
<dataflow id="406" from="StgValue_405" to="specpipeline_ln0" fromId="405" toId="39">
</dataflow>
<dataflow id="407" from="StgValue_293" to="specpipeline_ln0" fromId="293" toId="39">
</dataflow>
<dataflow id="409" from="p_str" to="specpipeline_ln0" fromId="408" toId="39">
</dataflow>
<dataflow id="410" from="slot_id" to="icmp_ln25" fromId="37" toId="40">
</dataflow>
<dataflow id="412" from="StgValue_411" to="icmp_ln25" fromId="411" toId="40">
</dataflow>
<dataflow id="414" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="413" toId="41">
</dataflow>
<dataflow id="416" from="StgValue_415" to="empty" fromId="415" toId="41">
</dataflow>
<dataflow id="417" from="StgValue_415" to="empty" fromId="415" toId="41">
</dataflow>
<dataflow id="418" from="StgValue_415" to="empty" fromId="415" toId="41">
</dataflow>
<dataflow id="419" from="icmp_ln25" to="br_ln25" fromId="40" toId="42">
</dataflow>
<dataflow id="421" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp" fromId="420" toId="43">
</dataflow>
<dataflow id="422" from="slot_id" to="tmp" fromId="37" toId="43">
</dataflow>
<dataflow id="423" from="StgValue_395" to="tmp" fromId="395" toId="43">
</dataflow>
<dataflow id="424" from="tmp" to="zext_ln36" fromId="43" toId="44">
</dataflow>
<dataflow id="425" from="row_len_slot_arr" to="row_len_slot_arr_addr_3" fromId="270" toId="45">
</dataflow>
<dataflow id="427" from="StgValue_426" to="row_len_slot_arr_addr_3" fromId="426" toId="45">
</dataflow>
<dataflow id="428" from="zext_ln36" to="row_len_slot_arr_addr_3" fromId="44" toId="45">
</dataflow>
<dataflow id="429" from="tmp" to="or_ln36" fromId="43" toId="46">
</dataflow>
<dataflow id="431" from="StgValue_430" to="or_ln36" fromId="430" toId="46">
</dataflow>
<dataflow id="433" from="_ssdm_op_BitConcatenate.i64.i60.i4" to="tmp_1" fromId="432" toId="47">
</dataflow>
<dataflow id="435" from="StgValue_434" to="tmp_1" fromId="434" toId="47">
</dataflow>
<dataflow id="436" from="or_ln36" to="tmp_1" fromId="46" toId="47">
</dataflow>
<dataflow id="437" from="row_len_slot_arr" to="row_len_slot_arr_addr_4" fromId="270" toId="48">
</dataflow>
<dataflow id="438" from="StgValue_426" to="row_len_slot_arr_addr_4" fromId="426" toId="48">
</dataflow>
<dataflow id="439" from="tmp_1" to="row_len_slot_arr_addr_4" fromId="47" toId="48">
</dataflow>
<dataflow id="440" from="tmp" to="or_ln36_1" fromId="43" toId="49">
</dataflow>
<dataflow id="442" from="StgValue_441" to="or_ln36_1" fromId="441" toId="49">
</dataflow>
<dataflow id="443" from="_ssdm_op_BitConcatenate.i64.i60.i4" to="tmp_2" fromId="432" toId="50">
</dataflow>
<dataflow id="444" from="StgValue_434" to="tmp_2" fromId="434" toId="50">
</dataflow>
<dataflow id="445" from="or_ln36_1" to="tmp_2" fromId="49" toId="50">
</dataflow>
<dataflow id="446" from="row_len_slot_arr" to="row_len_slot_arr_addr_5" fromId="270" toId="51">
</dataflow>
<dataflow id="447" from="StgValue_426" to="row_len_slot_arr_addr_5" fromId="426" toId="51">
</dataflow>
<dataflow id="448" from="tmp_2" to="row_len_slot_arr_addr_5" fromId="50" toId="51">
</dataflow>
<dataflow id="449" from="tmp" to="or_ln36_2" fromId="43" toId="52">
</dataflow>
<dataflow id="451" from="StgValue_450" to="or_ln36_2" fromId="450" toId="52">
</dataflow>
<dataflow id="452" from="_ssdm_op_BitConcatenate.i64.i60.i4" to="tmp_3" fromId="432" toId="53">
</dataflow>
<dataflow id="453" from="StgValue_434" to="tmp_3" fromId="434" toId="53">
</dataflow>
<dataflow id="454" from="or_ln36_2" to="tmp_3" fromId="52" toId="53">
</dataflow>
<dataflow id="455" from="row_len_slot_arr" to="row_len_slot_arr_addr_6" fromId="270" toId="54">
</dataflow>
<dataflow id="456" from="StgValue_426" to="row_len_slot_arr_addr_6" fromId="426" toId="54">
</dataflow>
<dataflow id="457" from="tmp_3" to="row_len_slot_arr_addr_6" fromId="53" toId="54">
</dataflow>
<dataflow id="459" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="458" toId="55">
</dataflow>
<dataflow id="461" from="empty" to="specloopname_ln25" fromId="460" toId="55">
</dataflow>
<dataflow id="462" from="slot_id" to="trunc_ln28" fromId="37" toId="56">
</dataflow>
<dataflow id="463" from="trunc_ln28" to="br_ln28" fromId="56" toId="57">
</dataflow>
<dataflow id="465" from="StgValue_464" to="store_ln28" fromId="464" toId="58">
</dataflow>
<dataflow id="466" from="slot_res_arr_0" to="store_ln28" fromId="277" toId="58">
</dataflow>
<dataflow id="467" from="StgValue_464" to="store_ln28" fromId="464" toId="60">
</dataflow>
<dataflow id="468" from="slot_res_arr_1" to="store_ln28" fromId="278" toId="60">
</dataflow>
<dataflow id="469" from="trunc_ln28" to="br_ln29" fromId="56" toId="62">
</dataflow>
<dataflow id="470" from="StgValue_293" to="store_ln29" fromId="293" toId="63">
</dataflow>
<dataflow id="471" from="slot_counter_0" to="store_ln29" fromId="271" toId="63">
</dataflow>
<dataflow id="472" from="StgValue_293" to="store_ln29" fromId="293" toId="65">
</dataflow>
<dataflow id="473" from="slot_counter_1" to="store_ln29" fromId="272" toId="65">
</dataflow>
<dataflow id="474" from="trunc_ln28" to="br_ln30" fromId="56" toId="67">
</dataflow>
<dataflow id="475" from="StgValue_293" to="store_ln30" fromId="293" toId="68">
</dataflow>
<dataflow id="476" from="slot_row_counter_0" to="store_ln30" fromId="273" toId="68">
</dataflow>
<dataflow id="477" from="StgValue_293" to="store_ln30" fromId="293" toId="70">
</dataflow>
<dataflow id="478" from="slot_row_counter_1" to="store_ln30" fromId="274" toId="70">
</dataflow>
<dataflow id="479" from="trunc_ln28" to="br_ln31" fromId="56" toId="72">
</dataflow>
<dataflow id="480" from="StgValue_293" to="store_ln31" fromId="293" toId="73">
</dataflow>
<dataflow id="481" from="slot_row_len_id_0" to="store_ln31" fromId="275" toId="73">
</dataflow>
<dataflow id="482" from="StgValue_293" to="store_ln31" fromId="293" toId="75">
</dataflow>
<dataflow id="483" from="slot_row_len_id_1" to="store_ln31" fromId="276" toId="75">
</dataflow>
<dataflow id="484" from="trunc_ln28" to="br_ln32" fromId="56" toId="77">
</dataflow>
<dataflow id="486" from="StgValue_485" to="store_ln32" fromId="485" toId="78">
</dataflow>
<dataflow id="487" from="slot_row_id_0" to="store_ln32" fromId="279" toId="78">
</dataflow>
<dataflow id="488" from="StgValue_485" to="store_ln32" fromId="485" toId="80">
</dataflow>
<dataflow id="489" from="slot_row_id_1" to="store_ln32" fromId="280" toId="80">
</dataflow>
<dataflow id="490" from="StgValue_293" to="store_ln36" fromId="293" toId="82">
</dataflow>
<dataflow id="491" from="row_len_slot_arr_addr_3" to="store_ln36" fromId="45" toId="82">
</dataflow>
<dataflow id="492" from="StgValue_293" to="store_ln36" fromId="293" toId="83">
</dataflow>
<dataflow id="493" from="row_len_slot_arr_addr_4" to="store_ln36" fromId="48" toId="83">
</dataflow>
<dataflow id="494" from="StgValue_293" to="store_ln36" fromId="293" toId="84">
</dataflow>
<dataflow id="495" from="row_len_slot_arr_addr_5" to="store_ln36" fromId="51" toId="84">
</dataflow>
<dataflow id="496" from="StgValue_293" to="store_ln36" fromId="293" toId="85">
</dataflow>
<dataflow id="497" from="row_len_slot_arr_addr_6" to="store_ln36" fromId="54" toId="85">
</dataflow>
<dataflow id="498" from="slot_arr_row_len" to="slot_arr_row_len_addr" fromId="267" toId="88">
</dataflow>
<dataflow id="499" from="StgValue_426" to="slot_arr_row_len_addr" fromId="426" toId="88">
</dataflow>
<dataflow id="500" from="StgValue_426" to="slot_arr_row_len_addr" fromId="426" toId="88">
</dataflow>
<dataflow id="501" from="slot_arr_row_len_addr" to="slot_arr_row_len_load" fromId="88" toId="89">
</dataflow>
<dataflow id="502" from="slot_counter_0" to="slot_row_count" fromId="271" toId="90">
</dataflow>
<dataflow id="503" from="slot_arr_row_len_addr" to="slot_arr_row_len_load" fromId="88" toId="91">
</dataflow>
<dataflow id="504" from="slot_arr_row_len_load" to="icmp_ln54" fromId="91" toId="92">
</dataflow>
<dataflow id="505" from="StgValue_316" to="icmp_ln54" fromId="316" toId="92">
</dataflow>
<dataflow id="506" from="icmp_ln54" to="br_ln54" fromId="92" toId="93">
</dataflow>
<dataflow id="507" from="slot_row_count" to="zext_ln57" fromId="90" toId="94">
</dataflow>
<dataflow id="508" from="row_len_slot_arr" to="row_len_slot_arr_addr" fromId="270" toId="95">
</dataflow>
<dataflow id="509" from="StgValue_426" to="row_len_slot_arr_addr" fromId="426" toId="95">
</dataflow>
<dataflow id="510" from="zext_ln57" to="row_len_slot_arr_addr" fromId="94" toId="95">
</dataflow>
<dataflow id="511" from="slot_arr_row_len_load" to="store_ln57" fromId="91" toId="96">
</dataflow>
<dataflow id="512" from="row_len_slot_arr_addr" to="store_ln57" fromId="95" toId="96">
</dataflow>
<dataflow id="513" from="slot_row_count" to="add_ln58" fromId="90" toId="97">
</dataflow>
<dataflow id="514" from="StgValue_405" to="add_ln58" fromId="405" toId="97">
</dataflow>
<dataflow id="515" from="add_ln58" to="store_ln58" fromId="97" toId="98">
</dataflow>
<dataflow id="516" from="slot_counter_0" to="store_ln58" fromId="271" toId="98">
</dataflow>
<dataflow id="517" from="slot_arr_row_len" to="slot_arr_row_len_addr_1" fromId="267" toId="100">
</dataflow>
<dataflow id="518" from="StgValue_426" to="slot_arr_row_len_addr_1" fromId="426" toId="100">
</dataflow>
<dataflow id="520" from="StgValue_519" to="slot_arr_row_len_addr_1" fromId="519" toId="100">
</dataflow>
<dataflow id="521" from="slot_arr_row_len_addr_1" to="slot_arr_row_len_load_1" fromId="100" toId="101">
</dataflow>
<dataflow id="522" from="slot_counter_1" to="slot_row_count_1" fromId="272" toId="102">
</dataflow>
<dataflow id="523" from="slot_arr_row_len_addr_1" to="slot_arr_row_len_load_1" fromId="100" toId="103">
</dataflow>
<dataflow id="524" from="slot_arr_row_len_load_1" to="icmp_ln54_1" fromId="103" toId="104">
</dataflow>
<dataflow id="525" from="StgValue_316" to="icmp_ln54_1" fromId="316" toId="104">
</dataflow>
<dataflow id="526" from="icmp_ln54_1" to="br_ln54" fromId="104" toId="105">
</dataflow>
<dataflow id="527" from="slot_row_count_1" to="trunc_ln57" fromId="102" toId="106">
</dataflow>
<dataflow id="528" from="trunc_ln57" to="xor_ln57" fromId="106" toId="107">
</dataflow>
<dataflow id="530" from="StgValue_529" to="xor_ln57" fromId="529" toId="107">
</dataflow>
<dataflow id="531" from="xor_ln57" to="zext_ln57_1" fromId="107" toId="108">
</dataflow>
<dataflow id="532" from="row_len_slot_arr" to="row_len_slot_arr_addr_1" fromId="270" toId="109">
</dataflow>
<dataflow id="533" from="StgValue_426" to="row_len_slot_arr_addr_1" fromId="426" toId="109">
</dataflow>
<dataflow id="534" from="zext_ln57_1" to="row_len_slot_arr_addr_1" fromId="108" toId="109">
</dataflow>
<dataflow id="535" from="slot_arr_row_len_load_1" to="store_ln57" fromId="103" toId="110">
</dataflow>
<dataflow id="536" from="row_len_slot_arr_addr_1" to="store_ln57" fromId="109" toId="110">
</dataflow>
<dataflow id="537" from="slot_row_count_1" to="add_ln58_1" fromId="102" toId="111">
</dataflow>
<dataflow id="538" from="StgValue_405" to="add_ln58_1" fromId="405" toId="111">
</dataflow>
<dataflow id="539" from="add_ln58_1" to="store_ln58" fromId="111" toId="112">
</dataflow>
<dataflow id="540" from="slot_counter_1" to="store_ln58" fromId="272" toId="112">
</dataflow>
<dataflow id="541" from="add_ln67" to="slot_id2" fromId="116" toId="115">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="542" from="br_ln0" to="slot_id2" fromId="159" toId="115">
<BackEdge/>
</dataflow>
<dataflow id="543" from="StgValue_395" to="slot_id2" fromId="395" toId="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="544" from="br_ln67" to="slot_id2" fromId="114" toId="115">
</dataflow>
<dataflow id="545" from="slot_id2" to="add_ln67" fromId="115" toId="116">
</dataflow>
<dataflow id="546" from="StgValue_399" to="add_ln67" fromId="399" toId="116">
</dataflow>
<dataflow id="547" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="401" toId="117">
</dataflow>
<dataflow id="548" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="117">
</dataflow>
<dataflow id="549" from="StgValue_293" to="specpipeline_ln0" fromId="293" toId="117">
</dataflow>
<dataflow id="550" from="StgValue_405" to="specpipeline_ln0" fromId="405" toId="117">
</dataflow>
<dataflow id="551" from="StgValue_293" to="specpipeline_ln0" fromId="293" toId="117">
</dataflow>
<dataflow id="552" from="p_str" to="specpipeline_ln0" fromId="408" toId="117">
</dataflow>
<dataflow id="553" from="slot_id2" to="icmp_ln67" fromId="115" toId="118">
</dataflow>
<dataflow id="554" from="StgValue_411" to="icmp_ln67" fromId="411" toId="118">
</dataflow>
<dataflow id="555" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="413" toId="119">
</dataflow>
<dataflow id="556" from="StgValue_415" to="empty_19" fromId="415" toId="119">
</dataflow>
<dataflow id="557" from="StgValue_415" to="empty_19" fromId="415" toId="119">
</dataflow>
<dataflow id="558" from="StgValue_415" to="empty_19" fromId="415" toId="119">
</dataflow>
<dataflow id="559" from="icmp_ln67" to="br_ln67" fromId="118" toId="120">
</dataflow>
<dataflow id="560" from="slot_id2" to="trunc_ln85" fromId="115" toId="121">
</dataflow>
<dataflow id="562" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_4_cast" fromId="561" toId="122">
</dataflow>
<dataflow id="563" from="trunc_ln85" to="tmp_4_cast" fromId="121" toId="122">
</dataflow>
<dataflow id="564" from="StgValue_395" to="tmp_4_cast" fromId="395" toId="122">
</dataflow>
<dataflow id="565" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="458" toId="123">
</dataflow>
<dataflow id="567" from="empty_0" to="specloopname_ln67" fromId="566" toId="123">
</dataflow>
<dataflow id="568" from="slot_row_counter_0" to="slot_row_counter_0_load_1" fromId="273" toId="124">
</dataflow>
<dataflow id="569" from="slot_row_counter_1" to="slot_row_counter_1_load_1" fromId="274" toId="125">
</dataflow>
<dataflow id="570" from="trunc_ln85" to="select_ln79" fromId="121" toId="126">
</dataflow>
<dataflow id="571" from="slot_row_counter_1_load_1" to="select_ln79" fromId="125" toId="126">
</dataflow>
<dataflow id="572" from="slot_row_counter_0_load_1" to="select_ln79" fromId="124" toId="126">
</dataflow>
<dataflow id="573" from="select_ln79" to="icmp_ln79" fromId="126" toId="127">
</dataflow>
<dataflow id="574" from="StgValue_293" to="icmp_ln79" fromId="293" toId="127">
</dataflow>
<dataflow id="575" from="icmp_ln79" to="br_ln79" fromId="127" toId="128">
</dataflow>
<dataflow id="576" from="trunc_ln85" to="br_ln82" fromId="121" toId="129">
</dataflow>
<dataflow id="577" from="StgValue_464" to="store_ln82" fromId="464" toId="130">
</dataflow>
<dataflow id="578" from="slot_res_arr_0" to="store_ln82" fromId="277" toId="130">
</dataflow>
<dataflow id="579" from="StgValue_464" to="store_ln82" fromId="464" toId="132">
</dataflow>
<dataflow id="580" from="slot_res_arr_1" to="store_ln82" fromId="278" toId="132">
</dataflow>
<dataflow id="581" from="slot_row_len_id_0" to="slot_row_len_id_0_load" fromId="275" toId="134">
</dataflow>
<dataflow id="582" from="slot_row_len_id_1" to="slot_row_len_id_1_load" fromId="276" toId="135">
</dataflow>
<dataflow id="583" from="trunc_ln85" to="select_ln85" fromId="121" toId="136">
</dataflow>
<dataflow id="584" from="slot_row_len_id_1_load" to="select_ln85" fromId="135" toId="136">
</dataflow>
<dataflow id="585" from="slot_row_len_id_0_load" to="select_ln85" fromId="134" toId="136">
</dataflow>
<dataflow id="586" from="select_ln85" to="trunc_ln85_1" fromId="136" toId="137">
</dataflow>
<dataflow id="587" from="tmp_4_cast" to="add_ln85" fromId="122" toId="138">
</dataflow>
<dataflow id="588" from="trunc_ln85_1" to="add_ln85" fromId="137" toId="138">
</dataflow>
<dataflow id="589" from="add_ln85" to="zext_ln85" fromId="138" toId="139">
</dataflow>
<dataflow id="590" from="row_len_slot_arr" to="row_len_slot_arr_addr_2" fromId="270" toId="140">
</dataflow>
<dataflow id="591" from="StgValue_426" to="row_len_slot_arr_addr_2" fromId="426" toId="140">
</dataflow>
<dataflow id="592" from="zext_ln85" to="row_len_slot_arr_addr_2" fromId="139" toId="140">
</dataflow>
<dataflow id="593" from="row_len_slot_arr_addr_2" to="row_len_slot_arr_load" fromId="140" toId="141">
</dataflow>
<dataflow id="594" from="trunc_ln85" to="br_ln85" fromId="121" toId="142">
</dataflow>
<dataflow id="595" from="select_ln85" to="add_ln86" fromId="136" toId="143">
</dataflow>
<dataflow id="596" from="StgValue_405" to="add_ln86" fromId="405" toId="143">
</dataflow>
<dataflow id="597" from="trunc_ln85" to="br_ln86" fromId="121" toId="144">
</dataflow>
<dataflow id="598" from="add_ln86" to="store_ln86" fromId="143" toId="145">
</dataflow>
<dataflow id="599" from="slot_row_len_id_0" to="store_ln86" fromId="275" toId="145">
</dataflow>
<dataflow id="600" from="add_ln86" to="store_ln86" fromId="143" toId="147">
</dataflow>
<dataflow id="601" from="slot_row_len_id_1" to="store_ln86" fromId="276" toId="147">
</dataflow>
<dataflow id="602" from="max_row_id" to="max_row_id_load" fromId="269" toId="149">
</dataflow>
<dataflow id="603" from="max_row_id_load" to="trunc_ln90" fromId="149" toId="150">
</dataflow>
<dataflow id="604" from="trunc_ln85" to="br_ln90" fromId="121" toId="151">
</dataflow>
<dataflow id="605" from="trunc_ln90" to="store_ln90" fromId="150" toId="152">
</dataflow>
<dataflow id="606" from="slot_row_id_0" to="store_ln90" fromId="279" toId="152">
</dataflow>
<dataflow id="607" from="trunc_ln90" to="store_ln90" fromId="150" toId="154">
</dataflow>
<dataflow id="608" from="slot_row_id_1" to="store_ln90" fromId="280" toId="154">
</dataflow>
<dataflow id="609" from="max_row_id_load" to="add_ln91" fromId="149" toId="156">
</dataflow>
<dataflow id="610" from="StgValue_405" to="add_ln91" fromId="405" toId="156">
</dataflow>
<dataflow id="611" from="add_ln91" to="store_ln91" fromId="156" toId="157">
</dataflow>
<dataflow id="612" from="max_row_id" to="store_ln91" fromId="269" toId="157">
</dataflow>
<dataflow id="613" from="row_len_slot_arr_addr_2" to="row_len_slot_arr_load" fromId="140" toId="160">
</dataflow>
<dataflow id="614" from="row_len_slot_arr_load" to="store_ln85" fromId="160" toId="161">
</dataflow>
<dataflow id="615" from="slot_row_counter_0" to="store_ln85" fromId="273" toId="161">
</dataflow>
<dataflow id="616" from="row_len_slot_arr_load" to="store_ln85" fromId="160" toId="163">
</dataflow>
<dataflow id="617" from="slot_row_counter_1" to="store_ln85" fromId="274" toId="163">
</dataflow>
<dataflow id="618" from="slot_data_arr" to="slot_data_arr_addr" fromId="266" toId="165">
</dataflow>
<dataflow id="619" from="StgValue_426" to="slot_data_arr_addr" fromId="426" toId="165">
</dataflow>
<dataflow id="620" from="StgValue_426" to="slot_data_arr_addr" fromId="426" toId="165">
</dataflow>
<dataflow id="621" from="slot_data_arr_addr" to="slot_data_arr_load" fromId="165" toId="166">
</dataflow>
<dataflow id="622" from="slot_row_counter_0" to="slot_row_counter_0_load" fromId="273" toId="167">
</dataflow>
<dataflow id="623" from="slot_row_counter_0_load" to="add_ln114" fromId="167" toId="168">
</dataflow>
<dataflow id="624" from="StgValue_316" to="add_ln114" fromId="316" toId="168">
</dataflow>
<dataflow id="625" from="add_ln114" to="store_ln114" fromId="168" toId="169">
</dataflow>
<dataflow id="626" from="slot_row_counter_0" to="store_ln114" fromId="273" toId="169">
</dataflow>
<dataflow id="627" from="slot_row_counter_1" to="slot_row_counter_1_load" fromId="274" toId="170">
</dataflow>
<dataflow id="628" from="slot_row_counter_1_load" to="add_ln114_1" fromId="170" toId="171">
</dataflow>
<dataflow id="629" from="StgValue_316" to="add_ln114_1" fromId="316" toId="171">
</dataflow>
<dataflow id="630" from="add_ln114_1" to="store_ln114" fromId="171" toId="172">
</dataflow>
<dataflow id="631" from="slot_row_counter_1" to="store_ln114" fromId="274" toId="172">
</dataflow>
<dataflow id="632" from="slot_data_arr_addr" to="slot_data_arr_load" fromId="165" toId="173">
</dataflow>
<dataflow id="633" from="slot_data_arr_load" to="trunc_ln106" fromId="173" toId="174">
</dataflow>
<dataflow id="635" from="_ssdm_op_PartSelect.i3.i64.i32.i32" to="col_index" fromId="634" toId="175">
</dataflow>
<dataflow id="636" from="slot_data_arr_load" to="col_index" fromId="173" toId="175">
</dataflow>
<dataflow id="638" from="StgValue_637" to="col_index" fromId="637" toId="175">
</dataflow>
<dataflow id="640" from="StgValue_639" to="col_index" fromId="639" toId="175">
</dataflow>
<dataflow id="641" from="col_index" to="zext_ln110" fromId="175" toId="176">
</dataflow>
<dataflow id="642" from="inp_vec" to="inp_vec_addr" fromId="265" toId="177">
</dataflow>
<dataflow id="643" from="StgValue_426" to="inp_vec_addr" fromId="426" toId="177">
</dataflow>
<dataflow id="644" from="zext_ln110" to="inp_vec_addr" fromId="176" toId="177">
</dataflow>
<dataflow id="645" from="inp_vec_addr" to="inp_vec_load" fromId="177" toId="178">
</dataflow>
<dataflow id="646" from="slot_data_arr" to="slot_data_arr_addr_1" fromId="266" toId="179">
</dataflow>
<dataflow id="647" from="StgValue_426" to="slot_data_arr_addr_1" fromId="426" toId="179">
</dataflow>
<dataflow id="648" from="StgValue_519" to="slot_data_arr_addr_1" fromId="519" toId="179">
</dataflow>
<dataflow id="649" from="slot_data_arr_addr_1" to="slot_data_arr_load_1" fromId="179" toId="180">
</dataflow>
<dataflow id="650" from="trunc_ln106" to="matrix_val" fromId="174" toId="181">
</dataflow>
<dataflow id="651" from="inp_vec_addr" to="inp_vec_load" fromId="177" toId="182">
</dataflow>
<dataflow id="652" from="inp_vec_load" to="bitcast_ln110" fromId="182" toId="183">
</dataflow>
<dataflow id="653" from="matrix_val" to="mul_i" fromId="181" toId="184">
</dataflow>
<dataflow id="654" from="bitcast_ln110" to="mul_i" fromId="183" toId="184">
</dataflow>
<dataflow id="655" from="slot_data_arr_addr_1" to="slot_data_arr_load_1" fromId="179" toId="185">
</dataflow>
<dataflow id="656" from="slot_data_arr_load_1" to="trunc_ln106_1" fromId="185" toId="186">
</dataflow>
<dataflow id="657" from="_ssdm_op_PartSelect.i3.i64.i32.i32" to="col_index_1" fromId="634" toId="187">
</dataflow>
<dataflow id="658" from="slot_data_arr_load_1" to="col_index_1" fromId="185" toId="187">
</dataflow>
<dataflow id="659" from="StgValue_637" to="col_index_1" fromId="637" toId="187">
</dataflow>
<dataflow id="660" from="StgValue_639" to="col_index_1" fromId="639" toId="187">
</dataflow>
<dataflow id="661" from="col_index_1" to="zext_ln110_1" fromId="187" toId="188">
</dataflow>
<dataflow id="662" from="inp_vec" to="inp_vec_addr_1" fromId="265" toId="189">
</dataflow>
<dataflow id="663" from="StgValue_426" to="inp_vec_addr_1" fromId="426" toId="189">
</dataflow>
<dataflow id="664" from="zext_ln110_1" to="inp_vec_addr_1" fromId="188" toId="189">
</dataflow>
<dataflow id="665" from="inp_vec_addr_1" to="inp_vec_load_1" fromId="189" toId="190">
</dataflow>
<dataflow id="666" from="matrix_val" to="mul_i" fromId="181" toId="191">
</dataflow>
<dataflow id="667" from="bitcast_ln110" to="mul_i" fromId="183" toId="191">
</dataflow>
<dataflow id="668" from="trunc_ln106_1" to="matrix_val_1" fromId="186" toId="192">
</dataflow>
<dataflow id="669" from="inp_vec_addr_1" to="inp_vec_load_1" fromId="189" toId="193">
</dataflow>
<dataflow id="670" from="inp_vec_load_1" to="bitcast_ln110_1" fromId="193" toId="194">
</dataflow>
<dataflow id="671" from="matrix_val_1" to="mul_1_i" fromId="192" toId="195">
</dataflow>
<dataflow id="672" from="bitcast_ln110_1" to="mul_1_i" fromId="194" toId="195">
</dataflow>
<dataflow id="673" from="matrix_val" to="mul_i" fromId="181" toId="196">
</dataflow>
<dataflow id="674" from="bitcast_ln110" to="mul_i" fromId="183" toId="196">
</dataflow>
<dataflow id="675" from="matrix_val_1" to="mul_1_i" fromId="192" toId="197">
</dataflow>
<dataflow id="676" from="bitcast_ln110_1" to="mul_1_i" fromId="194" toId="197">
</dataflow>
<dataflow id="677" from="matrix_val" to="mul_i" fromId="181" toId="198">
</dataflow>
<dataflow id="678" from="bitcast_ln110" to="mul_i" fromId="183" toId="198">
</dataflow>
<dataflow id="679" from="matrix_val_1" to="mul_1_i" fromId="192" toId="199">
</dataflow>
<dataflow id="680" from="bitcast_ln110_1" to="mul_1_i" fromId="194" toId="199">
</dataflow>
<dataflow id="681" from="slot_res_arr_0" to="slot_res_arr_0_load" fromId="277" toId="200">
</dataflow>
<dataflow id="682" from="slot_res_arr_0_load" to="add_i" fromId="200" toId="201">
</dataflow>
<dataflow id="683" from="mul_i" to="add_i" fromId="198" toId="201">
</dataflow>
<dataflow id="684" from="matrix_val_1" to="mul_1_i" fromId="192" toId="202">
</dataflow>
<dataflow id="685" from="bitcast_ln110_1" to="mul_1_i" fromId="194" toId="202">
</dataflow>
<dataflow id="686" from="slot_res_arr_0_load" to="add_i" fromId="200" toId="203">
</dataflow>
<dataflow id="687" from="mul_i" to="add_i" fromId="198" toId="203">
</dataflow>
<dataflow id="688" from="slot_res_arr_1" to="slot_res_arr_1_load" fromId="278" toId="204">
</dataflow>
<dataflow id="689" from="slot_res_arr_1_load" to="add_1_i" fromId="204" toId="205">
</dataflow>
<dataflow id="690" from="mul_1_i" to="add_1_i" fromId="202" toId="205">
</dataflow>
<dataflow id="691" from="slot_res_arr_0_load" to="add_i" fromId="200" toId="206">
</dataflow>
<dataflow id="692" from="mul_i" to="add_i" fromId="198" toId="206">
</dataflow>
<dataflow id="693" from="slot_res_arr_1_load" to="add_1_i" fromId="204" toId="207">
</dataflow>
<dataflow id="694" from="mul_1_i" to="add_1_i" fromId="202" toId="207">
</dataflow>
<dataflow id="695" from="slot_res_arr_0_load" to="add_i" fromId="200" toId="208">
</dataflow>
<dataflow id="696" from="mul_i" to="add_i" fromId="198" toId="208">
</dataflow>
<dataflow id="697" from="slot_res_arr_1_load" to="add_1_i" fromId="204" toId="209">
</dataflow>
<dataflow id="698" from="mul_1_i" to="add_1_i" fromId="202" toId="209">
</dataflow>
<dataflow id="699" from="slot_res_arr_0_load" to="add_i" fromId="200" toId="210">
</dataflow>
<dataflow id="700" from="mul_i" to="add_i" fromId="198" toId="210">
</dataflow>
<dataflow id="701" from="slot_res_arr_1_load" to="add_1_i" fromId="204" toId="211">
</dataflow>
<dataflow id="702" from="mul_1_i" to="add_1_i" fromId="202" toId="211">
</dataflow>
<dataflow id="703" from="add_i" to="store_ln110" fromId="210" toId="212">
</dataflow>
<dataflow id="704" from="slot_res_arr_0" to="store_ln110" fromId="277" toId="212">
</dataflow>
<dataflow id="705" from="slot_res_arr_1_load" to="add_1_i" fromId="204" toId="213">
</dataflow>
<dataflow id="706" from="mul_1_i" to="add_1_i" fromId="202" toId="213">
</dataflow>
<dataflow id="707" from="slot_row_id_0" to="row_index" fromId="279" toId="214">
</dataflow>
<dataflow id="708" from="row_index" to="zext_ln130" fromId="214" toId="215">
</dataflow>
<dataflow id="709" from="add_i" to="bitcast_ln130" fromId="210" toId="216">
</dataflow>
<dataflow id="710" from="output_vec" to="output_vec_addr" fromId="268" toId="217">
</dataflow>
<dataflow id="711" from="StgValue_426" to="output_vec_addr" fromId="426" toId="217">
</dataflow>
<dataflow id="712" from="zext_ln130" to="output_vec_addr" fromId="215" toId="217">
</dataflow>
<dataflow id="713" from="bitcast_ln130" to="store_ln130" fromId="216" toId="218">
</dataflow>
<dataflow id="714" from="output_vec_addr" to="store_ln130" fromId="217" toId="218">
</dataflow>
<dataflow id="715" from="add_1_i" to="store_ln110" fromId="213" toId="219">
</dataflow>
<dataflow id="716" from="slot_res_arr_1" to="store_ln110" fromId="278" toId="219">
</dataflow>
<dataflow id="717" from="slot_row_id_1" to="row_index_1" fromId="280" toId="220">
</dataflow>
<dataflow id="718" from="row_index_1" to="zext_ln130_1" fromId="220" toId="221">
</dataflow>
<dataflow id="719" from="add_1_i" to="bitcast_ln130_1" fromId="213" toId="222">
</dataflow>
<dataflow id="720" from="output_vec" to="output_vec_addr_1" fromId="268" toId="223">
</dataflow>
<dataflow id="721" from="StgValue_426" to="output_vec_addr_1" fromId="426" toId="223">
</dataflow>
<dataflow id="722" from="zext_ln130_1" to="output_vec_addr_1" fromId="221" toId="223">
</dataflow>
<dataflow id="723" from="bitcast_ln130_1" to="store_ln130" fromId="222" toId="224">
</dataflow>
<dataflow id="724" from="output_vec_addr_1" to="store_ln130" fromId="223" toId="224">
</dataflow>
<dataflow id="725" from="cmd_start_read" to="StgValue_1" fromId="33" toId="1">
</dataflow>
<dataflow id="726" from="icmp_ln25" to="StgValue_2" fromId="40" toId="2">
</dataflow>
<dataflow id="727" from="trunc_ln28" to="StgValue_2" fromId="56" toId="2">
</dataflow>
<dataflow id="728" from="cmd_start_read" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="729" from="icmp_ln54" to="StgValue_5" fromId="92" toId="5">
</dataflow>
<dataflow id="730" from="icmp_ln54_1" to="StgValue_6" fromId="104" toId="6">
</dataflow>
<dataflow id="731" from="icmp_ln67" to="StgValue_7" fromId="118" toId="7">
</dataflow>
<dataflow id="732" from="icmp_ln79" to="StgValue_7" fromId="127" toId="7">
</dataflow>
<dataflow id="733" from="trunc_ln85" to="StgValue_7" fromId="121" toId="7">
</dataflow>
<dataflow id="734" from="icmp_ln79" to="StgValue_8" fromId="127" toId="8">
</dataflow>
<dataflow id="735" from="trunc_ln85" to="StgValue_8" fromId="121" toId="8">
</dataflow>
<dataflow id="736" from="cmd_start_read" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="737" from="cmd_start_read" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="738" from="icmp_ln67" to="StgValue_8" fromId="118" toId="8">
</dataflow>
</dataflows>


</stg>
