{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@123:133@HdlIdDef", "   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n   assign exec_rd_wfid = issue_wfid;\n\n//////////////CHANGE\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@124:134", "   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n   assign exec_rd_wfid = issue_wfid;\n\n//////////////CHANGE\n   // added write enable controlled by freez signal\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@124:134", "   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n   assign exec_rd_wfid = issue_wfid;\n\n//////////////CHANGE\n   // added write enable controlled by freez signal\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@121:131", "   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n   assign exec_rd_wfid = issue_wfid;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@122:132", "   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n   assign exec_rd_wfid = issue_wfid;\n\n"]], "Diff Content": {"Delete": [[128, "   wire [31:0] rd_instr_pc;\n"]], "Add": []}}