tdp11_reg_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_reg_0_0/sim/tdp11_reg_0_0.vhd,
tdp11_reg_0_1.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_reg_0_1/sim/tdp11_reg_0_1.vhd,
tdp11_reg_0_2.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_reg_0_2/sim/tdp11_reg_0_2.vhd,
tdp11_reg_0_3.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_reg_0_3/sim/tdp11_reg_0_3.vhd,
tdp11_reg_0_4.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_reg_0_4/sim/tdp11_reg_0_4.vhd,
tdp11_reg_0_5.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_reg_0_5/sim/tdp11_reg_0_5.vhd,
tdp11_reg_0_6.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_reg_0_6/sim/tdp11_reg_0_6.vhd,
tdp11_reg_0_7.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_reg_0_7/sim/tdp11_reg_0_7.vhd,
tdp11_alu_bus_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_alu_bus_0_0/sim/tdp11_alu_bus_0_0.vhd,
tdp11_alu_bus_1_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_alu_bus_1_0/sim/tdp11_alu_bus_1_0.vhd,
tdp11_sp_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_sp_0_0/sim/tdp11_sp_0_0.vhd,
tdp11_memory_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_memory_0_0/sim/tdp11_memory_0_0.vhd,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../tdp11.gen/sources_1/bd/tdp11/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
tdp11_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/tdp11/ip/tdp11_xlslice_0_0/sim/tdp11_xlslice_0_0.v,
tdp11_main_bus_0_1.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_main_bus_0_1/sim/tdp11_main_bus_0_1.vhd,
tdp11_alu_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_alu_0_0/sim/tdp11_alu_0_0.vhd,
tdp11_address_bus_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_address_bus_0_0/sim/tdp11_address_bus_0_0.vhd,
tdp11_we_registers_0_1.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_we_registers_0_1/sim/tdp11_we_registers_0_1.vhd,
tdp11_control_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_control_0_0/sim/tdp11_control_0_0.vhd,
tdp11_pc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/ip/tdp11_pc_0_0/sim/tdp11_pc_0_0.vhd,
tdp11.vhd,vhdl,xil_defaultlib,../../../bd/tdp11/sim/tdp11.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
