#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  8 13:23:28 2019
# Process ID: 18452
# Current directory: G:/DTL/Samsung_MP/FPGA/Projects/PCIe_example/AR65544/project_1/project_1.runs/design_1_util_vector_logic_0_0_synth_1
# Command line: vivado.exe -log design_1_util_vector_logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_util_vector_logic_0_0.tcl
# Log file: G:/DTL/Samsung_MP/FPGA/Projects/PCIe_example/AR65544/project_1/project_1.runs/design_1_util_vector_logic_0_0_synth_1/design_1_util_vector_logic_0_0.vds
# Journal file: G:/DTL/Samsung_MP/FPGA/Projects/PCIe_example/AR65544/project_1/project_1.runs/design_1_util_vector_logic_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_util_vector_logic_0_0.tcl -notrace
