// Seed: 2958818381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output supply1 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  assign id_5 = 1 ? -1'b0 : -1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd6
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  assign id_3 = id_2;
  logic [7:0][1 : -1  >>  id_2] id_5;
  logic id_6;
  ;
  assign id_5[-1] = id_6;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_6,
      id_6,
      id_6,
      id_4
  );
  assign id_3 = id_5;
endmodule
