// Seed: 2077523925
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4 = 1;
  reg   id_5;
  ;
  always @(negedge 1 or posedge -1) begin : LABEL_0
    id_5 = id_3;
  end
  logic id_6;
  wire id_7;
  wire [-1 'b0 : -1] id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd92,
    parameter id_3 = 32'd5,
    parameter id_4 = 32'd21,
    parameter id_6 = 32'd35
) (
    _id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  output wire id_5;
  inout wire _id_4;
  output wire _id_3;
  input wire id_2;
  inout wire _id_1;
  logic [-1 : {  id_3  {  -1  }  }  |  -1] id_7;
  final $signed(36);
  ;
  logic [7:0] id_8;
  logic [id_6 : 1] id_9 = id_6;
  wire id_10;
  assign id_7 = -1;
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_9
  );
  logic id_12;
  ;
  assign id_7 = 1;
  wire [-1 : id_4] id_13;
  logic [-1 'h0 : -1] id_14;
  wire [id_6  ==  1 'h0 : 1] id_15;
endmodule
