--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf LCD.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 409 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.669ns.
--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_12 (SLICE_X34Y83.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.022 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.YQ      Tcko                  0.676   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X32Y76.G1      net (fanout=2)        0.499   my_clkdiv/cnt<0>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y83.G1      net (fanout=17)       1.485   my_clkdiv/comp
    SLICE_X34Y83.CLK     Tgck                  0.817   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (2.892ns logic, 2.750ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_3 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.022 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_3 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.XQ      Tcko                  0.631   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_3
    SLICE_X32Y76.G2      net (fanout=2)        0.489   my_clkdiv/cnt<3>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y83.G1      net (fanout=17)       1.485   my_clkdiv/comp
    SLICE_X34Y83.CLK     Tgck                  0.817   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (2.847ns logic, 2.740ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_2 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.573ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.022 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_2 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.676   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_2
    SLICE_X32Y76.G4      net (fanout=2)        0.430   my_clkdiv/cnt<2>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y83.G1      net (fanout=17)       1.485   my_clkdiv/comp
    SLICE_X34Y83.CLK     Tgck                  0.817   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.573ns (2.892ns logic, 2.681ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_14 (SLICE_X34Y82.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.022 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.YQ      Tcko                  0.676   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X32Y76.G1      net (fanout=2)        0.499   my_clkdiv/cnt<0>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y82.G1      net (fanout=17)       1.485   my_clkdiv/comp
    SLICE_X34Y82.CLK     Tgck                  0.817   my_clkdiv/cnt<15>
                                                       my_clkdiv/Mcount_cnt_eqn_141
                                                       my_clkdiv/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (2.892ns logic, 2.750ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_3 (FF)
  Destination:          my_clkdiv/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.022 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_3 to my_clkdiv/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.XQ      Tcko                  0.631   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_3
    SLICE_X32Y76.G2      net (fanout=2)        0.489   my_clkdiv/cnt<3>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y82.G1      net (fanout=17)       1.485   my_clkdiv/comp
    SLICE_X34Y82.CLK     Tgck                  0.817   my_clkdiv/cnt<15>
                                                       my_clkdiv/Mcount_cnt_eqn_141
                                                       my_clkdiv/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (2.847ns logic, 2.740ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_2 (FF)
  Destination:          my_clkdiv/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.573ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.022 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_2 to my_clkdiv/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.676   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_2
    SLICE_X32Y76.G4      net (fanout=2)        0.430   my_clkdiv/cnt<2>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y82.G1      net (fanout=17)       1.485   my_clkdiv/comp
    SLICE_X34Y82.CLK     Tgck                  0.817   my_clkdiv/cnt<15>
                                                       my_clkdiv/Mcount_cnt_eqn_141
                                                       my_clkdiv/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      5.573ns (2.892ns logic, 2.681ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_8 (SLICE_X34Y80.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.448ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.031 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.YQ      Tcko                  0.676   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X32Y76.G1      net (fanout=2)        0.499   my_clkdiv/cnt<0>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y80.G1      net (fanout=17)       1.291   my_clkdiv/comp
    SLICE_X34Y80.CLK     Tgck                  0.817   my_clkdiv/cnt<9>
                                                       my_clkdiv/Mcount_cnt_eqn_81
                                                       my_clkdiv/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (2.892ns logic, 2.556ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_3 (FF)
  Destination:          my_clkdiv/cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.031 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_3 to my_clkdiv/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.XQ      Tcko                  0.631   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_3
    SLICE_X32Y76.G2      net (fanout=2)        0.489   my_clkdiv/cnt<3>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y80.G1      net (fanout=17)       1.291   my_clkdiv/comp
    SLICE_X34Y80.CLK     Tgck                  0.817   my_clkdiv/cnt<9>
                                                       my_clkdiv/Mcount_cnt_eqn_81
                                                       my_clkdiv/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (2.847ns logic, 2.546ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_2 (FF)
  Destination:          my_clkdiv/cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.031 - 0.049)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_2 to my_clkdiv/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.676   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_2
    SLICE_X32Y76.G4      net (fanout=2)        0.430   my_clkdiv/cnt<2>
    SLICE_X32Y76.Y       Tilo                  0.707   my_clkdiv/comp
                                                       my_clkdiv/comp4
    SLICE_X32Y76.F1      net (fanout=1)        0.766   my_clkdiv/comp4/O
    SLICE_X32Y76.X       Tilo                  0.692   my_clkdiv/comp
                                                       my_clkdiv/comp55
    SLICE_X34Y80.G1      net (fanout=17)       1.291   my_clkdiv/comp
    SLICE_X34Y80.CLK     Tgck                  0.817   my_clkdiv/cnt<9>
                                                       my_clkdiv/Mcount_cnt_eqn_81
                                                       my_clkdiv/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.379ns (2.892ns logic, 2.487ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_clkdiv/clk_slow (SLICE_X31Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/clk_slow (FF)
  Destination:          my_clkdiv/clk_slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/clk_slow to my_clkdiv/clk_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.YQ      Tcko                  0.464   my_clkdiv/clk_slow1
                                                       my_clkdiv/clk_slow
    SLICE_X31Y87.BY      net (fanout=2)        0.619   my_clkdiv/clk_slow1
    SLICE_X31Y87.CLK     Tckdi       (-Th)    -0.140   my_clkdiv/clk_slow1
                                                       my_clkdiv/clk_slow
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.604ns logic, 0.619ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_4 (SLICE_X34Y78.G3), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_4 (FF)
  Destination:          my_clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.317ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_4 to my_clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.YQ      Tcko                  0.541   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_4
    SLICE_X35Y78.F3      net (fanout=2)        0.329   my_clkdiv/cnt<4>
    SLICE_X35Y78.X       Topx                  0.895   Result<4>
                                                       my_clkdiv/cnt<4>_rt
                                                       my_clkdiv/Mcount_cnt_xor<4>
    SLICE_X34Y78.G3      net (fanout=1)        0.035   Result<4>
    SLICE_X34Y78.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_41
                                                       my_clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (1.953ns logic, 0.364ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_3 (FF)
  Destination:          my_clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.045 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_3 to my_clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.XQ      Tcko                  0.505   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_3
    SLICE_X35Y77.G3      net (fanout=2)        0.355   my_clkdiv/cnt<3>
    SLICE_X35Y77.COUT    Topcyg                0.942   Result<2>
                                                       my_clkdiv/cnt<3>_rt
                                                       my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y78.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y78.X       Tcinx                 0.483   Result<4>
                                                       my_clkdiv/Mcount_cnt_xor<4>
    SLICE_X34Y78.G3      net (fanout=1)        0.035   Result<4>
    SLICE_X34Y78.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_41
                                                       my_clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (2.447ns logic, 0.390ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_2 (FF)
  Destination:          my_clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.045 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_2 to my_clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.541   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_2
    SLICE_X35Y77.F4      net (fanout=2)        0.306   my_clkdiv/cnt<2>
    SLICE_X35Y77.COUT    Topcyf                0.956   Result<2>
                                                       my_clkdiv/cnt<2>_rt
                                                       my_clkdiv/Mcount_cnt_cy<2>
                                                       my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y78.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y78.X       Tcinx                 0.483   Result<4>
                                                       my_clkdiv/Mcount_cnt_xor<4>
    SLICE_X34Y78.G3      net (fanout=1)        0.035   Result<4>
    SLICE_X34Y78.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_41
                                                       my_clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (2.497ns logic, 0.341ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_2 (SLICE_X34Y76.G4), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_2 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_2 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.541   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_2
    SLICE_X35Y77.F4      net (fanout=2)        0.306   my_clkdiv/cnt<2>
    SLICE_X35Y77.X       Topx                  0.895   Result<2>
                                                       my_clkdiv/cnt<2>_rt
                                                       my_clkdiv/Mcount_cnt_xor<2>
    SLICE_X34Y76.G4      net (fanout=1)        0.085   Result<2>
    SLICE_X34Y76.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_21
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (1.953ns logic, 0.391ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_1 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.049 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_1 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.XQ      Tcko                  0.505   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_1
    SLICE_X35Y76.G2      net (fanout=2)        0.379   my_clkdiv/cnt<1>
    SLICE_X35Y76.COUT    Topcyg                0.942   Result<0>
                                                       my_clkdiv/cnt<1>_rt
                                                       my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y77.X       Tcinx                 0.483   Result<2>
                                                       my_clkdiv/Mcount_cnt_xor<2>
    SLICE_X34Y76.G4      net (fanout=1)        0.085   Result<2>
    SLICE_X34Y76.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_21
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (2.447ns logic, 0.464ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.983ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.049 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.YQ      Tcko                  0.541   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X35Y76.F1      net (fanout=2)        0.409   my_clkdiv/cnt<0>
    SLICE_X35Y76.COUT    Topcyf                0.956   Result<0>
                                                       my_clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       my_clkdiv/Mcount_cnt_cy<0>
                                                       my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y77.X       Tcinx                 0.483   Result<2>
                                                       my_clkdiv/Mcount_cnt_xor<2>
    SLICE_X34Y76.G4      net (fanout=1)        0.085   Result<2>
    SLICE_X34Y76.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_21
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (2.497ns logic, 0.494ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.669|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 409 paths, 0 nets, and 87 connections

Design statistics:
   Minimum period:   5.669ns{1}   (Maximum frequency: 176.398MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 14 18:49:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



