// Seed: 1546690453
module module_0 (
    output supply0 id_0
);
  assign id_0 = id_2 != id_2;
  assign id_0 = id_2;
  assign id_0 = id_2;
  wire id_3;
  assign id_2 = -1 - "";
  uwire id_4 = id_4 - id_2;
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    output wor  id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  tri0 id_5 = id_5 / -1;
  wand id_6;
  logic [7:0] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  id_15(
      .id_0(1)
  ); id_16(
      id_9[-1], 1, id_6, -1, id_5
  );
  wire id_17, id_18, id_19, id_20, id_21;
  wire id_22, id_23;
endmodule
