;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-128
	MOV -1, <-20
	MOV -67, <-20
	DJN -1, @-20
	ADD 84, @61
	ADD 84, @61
	SUB 100, 80
	SUB 0, 805
	SUB #0, 0
	SUB -7, <-129
	MOV 0, -0
	MOV -67, <-20
	ADD 1, 0
	MOV 100, 80
	SLT -1, <-20
	MOV 100, 80
	SUB 100, 80
	MOV 100, 80
	JMP @0
	SLT @74, <442
	JMP @0
	ADD #82, @11
	SLT -67, <-20
	MOV 100, 80
	SLT -67, <-20
	ADD #0, -33
	SUB @6, @2
	SLT -67, <-20
	SLT -67, <-20
	ADD 30, 9
	SLT -67, <-20
	CMP 0, 10
	SUB 0, @20
	ADD 30, 9
	ADD @401, @2
	ADD -0, @12
	ADD @127, 106
	SUB @127, 106
	DAT #71, #22
	SUB #648, -820
	ADD @6, @2
	SUB @10, 0
	CMP @127, 106
	MOV @127, 106
	DJN 300, 90
	ADD @108, @16
	MOV -67, <-20
	ADD 276, 60
	MOV -67, <-20
	MOV -67, <-20
	DJN -1, @-20
	ADD -847, 610
