INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.sim/sim_1/impl/timing/Sim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Divider
INFO: [VRFC 10-311] analyzing module Clk_Divider_0
INFO: [VRFC 10-311] analyzing module Fourier_Func_Gen
INFO: [VRFC 10-311] analyzing module Fourier_Register
INFO: [VRFC 10-311] analyzing module Sev_Seg_Driver
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
