// Seed: 2743999103
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    output supply0 id_10
);
  wire id_12;
  wire [-1  *  1 'h0 : 1] id_13, id_14, id_15;
  assign module_1.id_5 = 0;
  wire id_16;
  generate
    wire id_17;
  endgenerate
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    input wand id_6,
    output uwire id_7
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_3,
      id_4,
      id_1,
      id_5,
      id_6,
      id_0,
      id_3
  );
endmodule
