Cadence Genus(TM) Synthesis Solution.
Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:36:56.304594] Configured Lic search path (23.02-s006): /run/media/exotic/Cadence/Installed/license/license_x.dat:/run/media/exotic/Cadence/Installed/license/license_mentors.dat

Version: 23.14-s090_1, built Thu Feb 27 07:49:50 PST 2025
Options: -files synthesis.tcl 
Date:    Wed Jun 25 15:36:56 2025
Host:    exotic-rhel (x86_64 w/Linux 4.18.0-553.56.1.el8_10.x86_64) (1core*2cpus*3physical cpus*Intel(R) Core(TM) i5-5300U CPU @ 2.30GHz 3072KB) (3720800KB)
PID:     20722
OS:      Red Hat Enterprise Linux 8.10 (Ootpa)

Checking out license: Genus_Synthesis
[15:37:00.280280] Periodic Lic check successful
[15:37:00.804581] Feature usage summary:
[15:37:00.804581] Genus_Synthesis
 (4 seconds elapsed).


***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (27 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (113 seconds elapsed).

#@ Processing -files option
@genus:root: 1> source synthesis.tcl
#@ Begin verbose source ./synthesis.tcl
@file(synthesis.tcl) 2: read_libs /LIB/sg13g2_stdcell_typ_1p20V_25C.lib
Error   : File error. [FILE-100] [::legacy::set_attribute]
        : Cannot open file '/LIB/sg13g2_stdcell_typ_1p20V_25C.lib'. File not found.
        : Make sure that the file is a readable regular file and has the specified name.
Error   : A library file does not exist. [LBR-68] [::legacy::set_attribute]
        : File '/LIB/sg13g2_stdcell_typ_1p20V_25C.lib' could not be found. File '<none>' was the last file that was successfully read in.
        : Make sure that the library file exists or check for a typo in the file name.
Error   : The data value for this attribute is invalid. [TUI-24] [::legacy::set_attribute]
        : The value '  { /LIB/sg13g2_stdcell_typ_1p20V_25C.lib } ' cannot be set for attribute 'library'.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
#@ End verbose source ./synthesis.tcl
1
Encountered problems processing file: synthesis.tcl
@genus:root: 2> source synthesis.tcl
Sourcing './synthesis.tcl' (Wed Jun 25 15:40:33 EDT 2025)...
#@ Begin verbose source ./synthesis.tcl
@file(synthesis.tcl) 2: read_libs LIB/sg13g2_stdcell_typ_1p20V_25C.lib

  Message Summary for Library sg13g2_stdcell_typ_1p20V_25C.lib:
  *************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 6
  *************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'sg13g2_stdcell_typ_1p20V_25C.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_antennanp' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_antennanp' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sg13g2_fill_8' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'sg13g2_lgcp_1'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'sg13g2_slgcp_1'
@file(synthesis.tcl) 6: read_hdl mult_36x36.v
@file(synthesis.tcl) 9: elaborate mult
  Library has 58 usable logic and 8 usable sequential lib-cells.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'mult'.
        : This error may happen if you read a set of files, and you try to elaborate a design which description is not part of the files read. To fix this, check the name of the design you want to elaborate, or check if you have read all the expected RTL files.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
#@ End verbose source ./synthesis.tcl
1
@genus:root: 3> elaborate mult_36x36
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mult_36x36' from file 'mult_36x36.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mult_36x36'.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.11 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.05 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: mult_36x36, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mult_36x36, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mult_36x36, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: mult_36x36, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
design:mult_36x36
@genus:root: 4> set_db syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
1 medium
@genus:root: 5> set_db syn_map_effort medium
  Setting attribute of root '/': 'syn_map_effort' = medium
1 medium
@genus:root: 6> set_db syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
1 medium
@genus:root: 7> 
@genus:root: 7> syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in mult_36x36
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info: typical gate delay  182.0 ps   std_slew:   13.0 ps   std_load:  4.9 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mult_36x36, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist mult_36x36)...
Running DP early redundancy removal
Completed DP early redundancy removal on mult_36x36 (runtime = 0.1s)
Multi-threaded constant propagation [4|0] ...
...done running DP early constant propagation (1 seconds CPU time, 2 seconds wall time, netlist mult_36x36).
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mult_36x36' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 3.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mult_36x36, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.007s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.01 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mult_36x36, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside mult_36x36 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside mult_36x36 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.443s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.049s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.038s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.041s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Info    : Setting up the version of high level Redundancy Removal Optimizations. [HLO_RR-1]
        : hlo_rr=1: Enables RRv1, on by default.
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.089s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: mult_36x36, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.44 | 
| hlo_recase_casebox          |       0 |       0 |        0.05 | 
| hlo_infer_macro             |       0 |       0 |        0.04 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.04 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.09 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mult_36x36'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mult_36x36'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
        : For best results, ensure this command is issued after syn_map, when all datapath optimizations have finished.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Inferred datapath logic has changed and cannot be considered for datapath optimizations. [RTLOPT-55]
        : Module 'CDN_DP_region_0_0_c7' has been invalidated for datapath optimizations.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'RTLOPT-55'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in mult_36x36':
	  (MULT_TC_OP_6, MULT_TC_OP_4, MULT_TC_OP_3)
	  (MULT_TC_OP_2, MULT_TC_OP_1)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in mult_36x36':
	  (mul_29_23, mul_26_35, mul_24_37)
	  (mul_27_37, mul_22_36)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in mult_36x36':
	  (mul_29_23, mul_26_35, mul_24_37)
	  (mul_27_37, mul_22_36)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in mult_36x36':
	  (mul_29_23, mul_26_35, mul_24_37)
	  (mul_27_37, mul_22_36)


[15:52:15.003240] periodic Lic check successful
[15:52:15.016536] Feature usage summary:
[15:52:15.101087]   Genus_Synthesis  
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in mult_36x36':
	  (mul_29_23, mul_26_35, mul_24_37)
	  (mul_27_37, mul_22_36)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in mult_36x36':
	  (mul_29_23, mul_26_35, mul_24_37)
	  (mul_27_37, mul_22_36)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in mult_36x36':
	  (mul_27_37, mul_21_34, mul_29_23)
	  (mul_23_37, mul_26_35)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in mult_36x36: area: 168640921349 , DP = 7  Decode = 1  Mux = 1  sg = slow     
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00
 skipped
CDN_DP_region_0_0_c1 in mult_36x36: area: 133723246449 , DP = 4  Decode = 1  Mux = 5  other = 1  sg = fast     
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c2 in mult_36x36: area: 133723246449 , DP = 4  Decode = 1  Mux = 5  other = 1  sg = very_slow
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c3 in mult_36x36: area: 133723246449 , DP = 4  Decode = 1  Mux = 5  other = 1  sg = very_fast
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c4 in mult_36x36: area: 133723246449 , DP = 4  Decode = 1  Mux = 5  other = 1  sg = very_fast
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c5 in mult_36x36: area: 133723246449 , DP = 4  Decode = 1  Mux = 5  other = 1  sg = very_fast
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c6 in mult_36x36: area: 133723246449 , DP = 4  Decode = 1  Mux = 5  other = 1  sg = very_fast
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c7 in mult_36x36: area: 135062711355 , DP = 4  Decode = 1  Mux = 5  other = 1  sg = very_fast
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00

Best config: CDN_DP_region_0_0_c6 in mult_36x36: area: 133723246449 , DP = 4  Decode = 1  Mux = 5  other = 1  sg = very_fast
    wns: 0  norm_wns:  -1.0000 
    tns:  0
Combined costing for score 0.00 is 0.00
  Smallest config area : 133723246449.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     168640921349       133723246449       133723246449       133723246449       133723246449       133723246449       133723246449       135062711355  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                110                123                108                138                146                133                183  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           168640921349 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START           168640921349 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           168640921349 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           168640921349 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           168640921349 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           168640921349 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           168640921349 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           168640921349 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 ( -20.70)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)         132  
##> csa_opto                       START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           133734694867 ( -20.70)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)         132  
##>canonicalize_by_names           START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           133734694867 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  -0.01)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           133723246449 (  -0.01)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           133723246449 (  -0.01)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           133723246449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mult_36x36'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: mult_36x36, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.110s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: mult_36x36, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mult_36x36, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: mult_36x36, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.387s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.11 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.39 | 
----------------------------------------------------------------
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mult_36x36, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.621s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: mult_36x36, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.794s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.62 | 
| hlo_timing_reorder |       0 |       0 |        0.79 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------
|   Id    |  Sev  |Count|                            Message Text                             |
-----------------------------------------------------------------------------------------------
|CDFG-210 |Error  |    1|Could not find an HDL design.                                        |
|         |       |     |This error may happen if you read a set of files, and you try to     |
|         |       |     | elaborate a design which description is not part of the files read. |
|         |       |     | To fix this, check the name of the design you want to elaborate, or |
|         |       |     | check if you have read all the expected RTL files.                  |
|CDFG-372 |Info   |    7|Bitwidth mismatch in assignment.                                     |
|         |       |     |Review and make sure the mismatch is intentional. Genus can possibly |
|         |       |     | issue bitwidth mismatch warning for explicit assignments present in |
|         |       |     | RTL as-well-as for implicit assignments inferred by the tool. For   |
|         |       |     | example, in case of enum declaration without value, the tool will   |
|         |       |     | implicitly assign value to the enum variables. It also issues the   |
|         |       |     | warning for any bitwidth mismatch that appears in this implicit     |
|         |       |     | assignment.                                                         |
|CWD-19   |Info   | 1645|An implementation was inferred.                                      |
|DPOPT-1  |Info   |    1|Optimizing datapath logic.                                           |
|DPOPT-2  |Info   |    1|Done optimizing datapath logic.                                      |
|DPOPT-3  |Info   |    1|Implementing datapath configurations.                                |
|DPOPT-4  |Info   |    1|Done implementing datapath configurations.                           |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                                        |
|ELAB-1   |Info   |    1|Elaborating Design.                                                  |
|ELAB-3   |Info   |    1|Done Elaborating Design.                                             |
|FILE-100 |Error  |    1|File error.                                                          |
|         |       |     |Make sure that the file is a readable regular file and has the       |
|         |       |     | specified name.                                                     |
|HLO_RR-1 |Info   |    1|Setting up the version of high level Redundancy Removal              |
|         |       |     | Optimizations.                                                      |
|LBR-9    |Warning|   14|Library cell has no output pins defined.                             |
|         |       |     |Add the missing output pin(s)                                        |
|         |       |     | , then reload the library. Else the library cell will be marked as  |
|         |       |     | timing model i.e. unusable. Timing_model means that the cell does   |
|         |       |     | not have any defined function. If there is no output pin, Genus will|
|         |       |     | mark library cell as unusable i.e. the attribute 'usable' will be   |
|         |       |     | marked to 'false' on the libcell. Therefore, the cell is not used   |
|         |       |     | for mapping and it will not be picked up from the library for       |
|         |       |     | synthesis. If you query the attribute 'unusable_reason' on the      |
|         |       |     | libcell; result will be: 'Library cell has no output pins.'Note: The|
|         |       |     | message LBR-9 is only for the logical pins and not for the          |
|         |       |     | power_ground pins. Genus will depend upon the output function       |
|         |       |     | defined in the pin group (output pin)                               |
|         |       |     | of the cell, to use it for mapping. The pg_pin will not have any    |
|         |       |     | function defined.                                                   |
|LBR-40   |Info   |    6|An unsupported construct was detected in this library.               |
|         |       |     |Check to see if this construct is really needed for synthesis. Many  |
|         |       |     | liberty constructs are not actually required.                       |
|LBR-41   |Info   |    1|An output library pin lacks a function attribute.                    |
|         |       |     |If the remainder of this library cell's semantic checks are          |
|         |       |     | successful, it will be considered as a timing-model                 |
|         |       |     | (because one of its outputs does not have a valid function.         |
|LBR-68   |Error  |    1|A library file does not exist.                                       |
|         |       |     |Make sure that the library file exists or check for a typo in the    |
|         |       |     | file name.                                                          |
|LBR-101  |Warning|    2|Unusable clock gating integrated cell found at the time of loading   |
|         |       |     | libraries. This warning happens because a particular library cell is|
|         |       |     | defined as 'clock_gating_integrated_cell', but 'dont_use' attribute |
|         |       |     | is defined as true in the liberty library. To make Genus use this   |
|         |       |     | cell for clock gating insertion, 'dont_use' attribute should be set |
|         |       |     | to false.                                                           |
|         |       |     |To make the cell usable, change the value of 'dont_use' attribute to |
|         |       |     | false.                                                              |
|LBR-155  |Info   |    8|Mismatch in unateness between 'timing_sense' attribute and the       |
|         |       |     | function.                                                           |
|         |       |     |The 'timing_sense' attribute will be respected.                      |
|LBR-162  |Info   |    8|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been         |
|         |       |     | processed.                                                          |
|         |       |     |Setting the 'timing_sense' to non_unate.                             |
|LBR-412  |Info   |    1|Created nominal operating condition.                                 |
|         |       |     |The nominal operating condition is represented, either by the nominal|
|         |       |     | PVT values specified in the library source                          |
|         |       |     | (via nom_process,nom_voltage and nom_temperature respectively)      |
|         |       |     | , or by the default PVT values (1.0,1.0,1.0).                       |
|LBR-518  |Info   |    1|Missing a function attribute in the output pin definition.           |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.                         |
|RTLOPT-30|Info   |    7|Accepted resource sharing opportunity.                               |
|RTLOPT-55|Warning| 1624|Inferred datapath logic has changed and cannot be considered for     |
|         |       |     | datapath optimizations.                                             |
|         |       |     |For best results, ensure this command is issued after syn_map, when  |
|         |       |     | all datapath optimizations have finished.                           |
|SYNTH-1  |Info   |    1|Synthesizing.                                                        |
|TUI-24   |Error  |    1|The data value for this attribute is invalid.                        |
|         |       |     |To see the usage/description for this attribute, type                |
|         |       |     | '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode)      |
|         |       |     | or 'help * <attr_name> -detail' (in CUI mode).                      |
-----------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 58 combo usable cells and 8 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------
|  Id  |  Sev  |Count|                       Message Text                       |
---------------------------------------------------------------------------------
|ST-136|Warning|    1|Not obtained requested number of super thread servers.    |
|      |       |     |The requested number of cpus are not available on machine.|
---------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/mult/.st_launch_exotic-rhel_20722
PBS_Generic_Opt-Post - Elapsed_Time 1108, CPU_Time 1021.507271
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) | 100.0(100.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) | 100.0(100.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (1.00 cpu seconds) (1.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mult_36x36' to generic gates.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@genus:root: 8> syn_map
#----------------------------------------------------------------------------------------
# Root attributes for category: opt
#----------------------------------------------------------------------------------------
# Feature                           | Attribute                    | Value            
#----------------------------------------------------------------------------------------
# Avoid tied inputs                 | avoid_tied_inputs            | false (default)  
# Allow floating outputs            | opt_allow_floating_outputs   | false (default)  
# Power optimization effort         | design_power_effort          | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins       | false (default)  
#----------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay  182.0 ps   std_slew:   13.0 ps   std_load:  4.9 fF  for library domain _default_
Mapping ChipWare ICG instances in mult_36x36
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Info    : Mapping. [SYNTH-4]
        : Mapping 'mult_36x36' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 58 combo usable cells and 8 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) |  99.7( 99.7) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:05(00:22:47) |  00:00:03(00:00:03) |   0.3(  0.3) |   16:00:11 (Jun25) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) |  99.6( 99.6) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:05(00:22:47) |  00:00:03(00:00:03) |   0.3(  0.3) |   16:00:11 (Jun25) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:06(00:22:48) |  00:00:01(00:00:01) |   0.1(  0.1) |   16:00:12 (Jun25) |   1.08 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 58 combo usable cells and 8 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                       Message Text                       |
-----------------------------------------------------------------------------------
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.              |
|ST-136  |Warning|    1|Not obtained requested number of super thread servers.    |
|        |       |     |The requested number of cpus are not available on machine.|
|SYNTH-2 |Info   |    1|Done synthesizing.                                        |
|SYNTH-4 |Info   |    1|Mapping.                                                  |
-----------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map               210056        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------
| Id |Sev |Count|                 Message Text                 |
----------------------------------------------------------------
|PA-7|Info|   12|Resetting power analysis results.             |
|    |    |     |All computed switching activities are removed.|
----------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr              210890        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/mult/.st_launch_exotic-rhel_20722
INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 281, CPU_Time 272.9671450000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) |  78.7( 79.6) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:05(00:22:47) |  00:00:03(00:00:03) |   0.2(  0.2) |   16:00:11 (Jun25) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:06(00:22:48) |  00:00:01(00:00:01) |   0.1(  0.1) |   16:00:12 (Jun25) |   1.08 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:39(00:27:29) |  00:04:32(00:04:41) |  21.0( 20.1) |   16:04:53 (Jun25) |   1.07 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mult_36x36/fv_map.fv.json' for netlist 'fv/mult_36x36/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/mult_36x36/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 7, CPU_Time 5.954633999999942
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) |  78.4( 79.2) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:05(00:22:47) |  00:00:03(00:00:03) |   0.2(  0.2) |   16:00:11 (Jun25) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:06(00:22:48) |  00:00:01(00:00:01) |   0.1(  0.1) |   16:00:12 (Jun25) |   1.08 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:39(00:27:29) |  00:04:32(00:04:41) |  20.9( 20.0) |   16:04:53 (Jun25) |   1.07 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:05(00:00:07) |   0.5(  0.5) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.027417000000014013
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) |  78.4( 79.2) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:05(00:22:47) |  00:00:03(00:00:03) |   0.2(  0.2) |   16:00:11 (Jun25) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:06(00:22:48) |  00:00:01(00:00:01) |   0.1(  0.1) |   16:00:12 (Jun25) |   1.08 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:39(00:27:29) |  00:04:32(00:04:41) |  20.9( 20.0) |   16:04:53 (Jun25) |   1.07 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:05(00:00:07) |   0.5(  0.5) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mult_36x36 ... 

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) |  78.2( 79.1) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:05(00:22:47) |  00:00:03(00:00:03) |   0.2(  0.2) |   16:00:11 (Jun25) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:06(00:22:48) |  00:00:01(00:00:01) |   0.1(  0.1) |   16:00:12 (Jun25) |   1.08 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:39(00:27:29) |  00:04:32(00:04:41) |  20.8( 20.0) |   16:04:53 (Jun25) |   1.07 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:05(00:00:07) |   0.5(  0.5) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:47(00:27:38) |  00:00:02(00:00:02) |   0.2(  0.1) |   16:05:02 (Jun25) |   1.06 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                210732        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_delay               210732        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_tns                 210732        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.045028999999885855
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) |  78.2( 79.1) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:05(00:22:47) |  00:00:03(00:00:03) |   0.2(  0.2) |   16:00:11 (Jun25) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:06(00:22:48) |  00:00:01(00:00:01) |   0.1(  0.1) |   16:00:12 (Jun25) |   1.08 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:39(00:27:29) |  00:04:32(00:04:41) |  20.8( 20.0) |   16:04:53 (Jun25) |   1.07 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:05(00:00:07) |   0.5(  0.5) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:47(00:27:38) |  00:00:02(00:00:02) |   0.2(  0.1) |   16:05:02 (Jun25) |   1.06 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:47(00:27:38) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:05:02 (Jun25) |   1.06 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:58(00:04:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:41:37 (Jun25) |  576.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:17:04(00:18:31) |  78.2( 79.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:02(00:22:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:00:08 (Jun25) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:05(00:22:47) |  00:00:03(00:00:03) |   0.2(  0.2) |   16:00:11 (Jun25) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:06(00:22:48) |  00:00:01(00:00:01) |   0.1(  0.1) |   16:00:12 (Jun25) |   1.08 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:39(00:27:29) |  00:04:32(00:04:41) |  20.8( 20.0) |   16:04:53 (Jun25) |   1.07 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:05(00:00:07) |   0.5(  0.5) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:45(00:27:36) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:05:00 (Jun25) |   1.06 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:47(00:27:38) |  00:00:02(00:00:02) |   0.2(  0.1) |   16:05:02 (Jun25) |   1.06 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:47(00:27:38) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:05:02 (Jun25) |   1.06 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:48(00:27:39) |  00:00:01(00:00:01) |   0.1(  0.1) |   16:05:03 (Jun25) |   1.06 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     15748    180266      1143
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -     15748    180266      1143
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      7         -         -      7519     77296      1063
##>M:Const Prop                         0         -         0      7519     77296      1063
##>M:Cleanup                            0         -         0      7518     77244      1063
##>M:MBCI                               0         -         -      7518     77244      1063
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                             285
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      292
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mult_36x36'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:root: 9> syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mult_36x36' using 'medium' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_iopt                210732        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop               210732        0         0         0        0        0
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_delay               210732        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 210732        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 210732        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                210732        0         0         0        0        0
 rem_buf                  210462        0         0         0        0        0
 rem_inv                  209866        0         0         0        0        0
 merge_bi                 209671        0         0         0        0        0
 io_phase                 209478        0         0         0        0        0
 rem_inv                  209448        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf        22  (       22 /       22 )  0.57
         rem_inv       220  (       53 /       53 )  2.62
        merge_bi        64  (       20 /       20 )  0.97
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        15  (       15 /       15 )  0.35
       gate_comp         0  (        0 /        0 )  0.79
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        50  (        0 /       50 )  0.03
       area_down         0  (        0 /        0 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv       128  (        3 /        3 )  0.70
        merge_bi        48  (        0 /        0 )  0.30
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_delay               209448        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 209448        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                209448        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.03
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv       125  (        0 /        0 )  0.76
        merge_bi        48  (        0 /        0 )  0.26
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.01
       gate_comp         0  (        0 /        0 )  0.81
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        50  (        0 /       50 )  0.03
       area_down         0  (        0 /        0 )  0.03
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                         Message Text                         |
---------------------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                                 |
|CFM-5   |Info   |    1|Wrote formal verification information.                        |
|PA-7    |Info   |    4|Resetting power analysis results.                             |
|        |       |     |All computed switching activities are removed.                |
|SYNTH-5 |Info   |    1|Done mapping.                                                 |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                                     |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a future release.|
|        |       |     |Contact Cadence support to understand current flows.          |
---------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mult_36x36'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 10> 
@genus:root: 10> #reports
@genus:root: 11> report_timing > reports/report_timing.rpt
@genus:root: 12> report_power  > reports/report_power.rpt
Warning: Library 'sg13g2_stdcell_typ_1p20V_25C' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sg13g2_stdcell_typ_1p20V_25C' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mult_36x36
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/report_power.rpt
@genus:root: 13> report_area   > reports/report_area.rpt
@genus:root: 14> report_qor    > reports/report_qor.rpt
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
@genus:root: 15> 
@genus:root: 15> 
@genus:root: 15> #Outputs
@genus:root: 16> write_hdl > mult_netlist.v
@genus:root: 17> write_sdc > mult_post_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:02).
@genus:root: 18> write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > delays.sdf
@genus:root: 19> exit

Lic Summary:
[16:16:58.001256] cdslmd servers: /run/media/exotic/Cadence/Installed/license/license_x.dat /run/media/exotic/Cadence/Installed/license/license_mentors.dat
[16:16:58.016600] Feature usage summary:
[16:16:58.220479]   Genus_Synthesis  

Normal exit.