// Seed: 1545642815
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input supply1 id_2,
    output uwire id_3
);
  wire id_5;
  wand  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    inout tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input logic id_6,
    input wand id_7,
    input wor id_8,
    input tri id_9,
    output logic id_10,
    input wand id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input wand id_16,
    output tri1 id_17
);
  reg
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25 = id_24,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_15,
      id_3,
      id_17
  );
  initial begin : LABEL_0
    id_10 <= #1 1 == 1;
    id_23 <= id_6;
  end
endmodule
