============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:27:29 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin                  Type             Fanout Load Slew Delay Arrival   
                         (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)       launch                                                0 R 
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                            0    +0       0 R 
  wfull_reg/Q     DFCNQD0BWP16P90(timing)       4  3.7   48  +120     120 F 
  g225__2398/B1                                                +0     120   
  g225__2398/ZN   INR2D0BWP16P90(timing)        2  3.0   74   +66     186 R 
  g224__5477/B                                                 +0     186   
  g224__5477/CO   HA1D0BWP16P90(timing)         1  2.2   36   +74     260 R 
  g223__6417/B                                                 +0     260   
  g223__6417/CO   HA1D0BWP16P90(timing)         1  2.2   36   +62     321 R 
  g220__1666/B                                                 +0     321   
  g220__1666/CO   HA1D0BWP16P90(timing)         1  1.7   30   +58     379 R 
  g219__2346/A1                                                +0     379   
  g219__2346/Z    XOR2D0BWP16P90(timing)        3  3.5   49   +74     453 F 
  g216__9945/A1                                                +0     453   
  g216__9945/Z    XOR2D0BWP16P90(timing)        2  2.2   33   +70     523 R 
  g227__6260/A2                                                +0     523   
  g227__6260/ZN   XNR2D0BWP16P90(timing)        1  1.2   24   +70     592 F 
  g226__5107/A1                                                +0     592   
  g226__5107/ZN   NR4D0BWP16P90(timing)         1  1.3   75   +59     651 R 
  wfull_reg/D     DFCNQD0BWP16P90(timing)                      +0     651   
  wfull_reg/CP    setup                                   0   +69     720 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                            2000 R 
----------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1280ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

