	component wpa2 is
		port (
			address_export                  : out   std_logic_vector(7 downto 0);                     -- export
			altpll_areset_conduit_export    : in    std_logic                     := 'X';             -- export
			altpll_locked_conduit_export    : out   std_logic;                                        -- export
			altpll_phasedone_conduit_export : out   std_logic;                                        -- export
			clk_clk                         : in    std_logic                     := 'X';             -- clk
			control_export                  : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			ram_wire_addr                   : out   std_logic_vector(11 downto 0);                    -- addr
			ram_wire_ba                     : out   std_logic_vector(1 downto 0);                     -- ba
			ram_wire_cas_n                  : out   std_logic;                                        -- cas_n
			ram_wire_cke                    : out   std_logic;                                        -- cke
			ram_wire_cs_n                   : out   std_logic;                                        -- cs_n
			ram_wire_dq                     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			ram_wire_dqm                    : out   std_logic_vector(1 downto 0);                     -- dqm
			ram_wire_ras_n                  : out   std_logic;                                        -- ras_n
			ram_wire_we_n                   : out   std_logic;                                        -- we_n
			read_export                     : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reset_reset_n                   : in    std_logic                     := 'X';             -- reset_n
			write_export                    : out   std_logic_vector(31 downto 0)                     -- export
		);
	end component wpa2;

