Information: Updating design information... (UID-85)
Warning: Design 'RV32I' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RV32I
Version: O-2018.06-SP4
Date   : Thu Feb 10 02:23:56 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: RV32I_control_1/decode_stage_control_1/opcode_execute_reg[5]
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: execute_stage_1/alu_result_mem_reg[29]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RV32I              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RV32I_control_1/decode_stage_control_1/opcode_execute_reg[5]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  RV32I_control_1/decode_stage_control_1/opcode_execute_reg[5]/Q (DFFR_X1)
                                                          0.10       0.10 r
  U4689/ZN (NAND3_X1)                                     0.03       0.13 f
  U4690/ZN (OAI211_X1)                                    0.04       0.17 r
  U3654/ZN (AND2_X1)                                      0.05       0.23 r
  U4693/ZN (NAND2_X1)                                     0.03       0.26 f
  U3705/ZN (XNOR2_X1)                                     0.06       0.32 f
  U4145/ZN (AND3_X1)                                      0.04       0.36 f
  U3652/ZN (AND3_X1)                                      0.04       0.40 f
  U3700/ZN (AND2_X1)                                      0.04       0.44 f
  U7694/ZN (AOI22_X1)                                     0.04       0.48 r
  U7695/ZN (OAI221_X1)                                    0.05       0.53 f
  U7702/ZN (INV_X1)                                       0.03       0.57 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/A[1] (RV32I_DW01_inc_0)
                                                          0.00       0.57 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U15/ZN (AND2_X1)
                                                          0.05       0.61 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_2/CO (HA_X1)
                                                          0.06       0.67 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_3/CO (HA_X1)
                                                          0.06       0.73 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_4/CO (HA_X1)
                                                          0.06       0.79 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_5/CO (HA_X1)
                                                          0.06       0.84 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_6/CO (HA_X1)
                                                          0.06       0.90 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_7/CO (HA_X1)
                                                          0.06       0.96 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_8/CO (HA_X1)
                                                          0.06       1.02 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_9/CO (HA_X1)
                                                          0.06       1.08 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_10/CO (HA_X1)
                                                          0.06       1.13 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_11/CO (HA_X1)
                                                          0.06       1.19 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_12/CO (HA_X1)
                                                          0.06       1.25 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_13/CO (HA_X1)
                                                          0.06       1.31 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_14/CO (HA_X1)
                                                          0.06       1.36 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_15/CO (HA_X1)
                                                          0.06       1.42 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_16/CO (HA_X1)
                                                          0.06       1.48 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_17/CO (HA_X1)
                                                          0.06       1.54 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_18/CO (HA_X1)
                                                          0.06       1.60 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_19/CO (HA_X1)
                                                          0.06       1.65 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_20/CO (HA_X1)
                                                          0.06       1.71 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_21/CO (HA_X1)
                                                          0.06       1.77 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_22/CO (HA_X1)
                                                          0.06       1.83 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_23/CO (HA_X1)
                                                          0.06       1.89 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U11/ZN (AND2_X1)
                                                          0.04       1.93 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_27/CO (HA_X1)
                                                          0.06       1.99 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U1_1_28/CO (HA_X1)
                                                          0.06       2.05 r
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/U10/ZN (XNOR2_X1)
                                                          0.03       2.08 f
  add_0_root_execute_stage_1/absolute_value_1/add_52_ni/SUM[29] (RV32I_DW01_inc_0)
                                                          0.00       2.08 f
  U3605/ZN (AOI22_X1)                                     0.05       2.13 r
  U5012/ZN (OAI211_X1)                                    0.05       2.18 f
  execute_stage_1/alu_result_mem_reg[29]/D (DFFR_X1)      0.01       2.19 f
  data arrival time                                                  2.19

  clock MY_CLK (rise edge)                                1.94       1.94
  clock network delay (ideal)                             0.00       1.94
  clock uncertainty                                      -0.07       1.87
  execute_stage_1/alu_result_mem_reg[29]/CK (DFFR_X1)     0.00       1.87 r
  library setup time                                     -0.04       1.83
  data required time                                                 1.83
  --------------------------------------------------------------------------
  data required time                                                 1.83
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


1
