#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  3 18:00:13 2025
# Process ID: 34544
# Current directory: F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Vivado/Cyber.runs/synth_1
# Command line: vivado.exe -log Cyber.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cyber.tcl
# Log file: F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Vivado/Cyber.runs/synth_1/Cyber.vds
# Journal file: F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Vivado/Cyber.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Cyber.tcl -notrace
Command: synth_design -top Cyber -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13648 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 345.281 ; gain = 73.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cyber' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:4]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_RST' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1019]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1025]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1026]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_RST' (1#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1019]
INFO: [Synth 8-6157] synthesizing module 'JtagBridge' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1180]
	Parameter JtagState_RESET bound to: 4'b0000 
	Parameter JtagState_IDLE bound to: 4'b0001 
	Parameter JtagState_IR_SELECT bound to: 4'b0010 
	Parameter JtagState_IR_CAPTURE bound to: 4'b0011 
	Parameter JtagState_IR_SHIFT bound to: 4'b0100 
	Parameter JtagState_IR_EXIT1 bound to: 4'b0101 
	Parameter JtagState_IR_PAUSE bound to: 4'b0110 
	Parameter JtagState_IR_EXIT2 bound to: 4'b0111 
	Parameter JtagState_IR_UPDATE bound to: 4'b1000 
	Parameter JtagState_DR_SELECT bound to: 4'b1001 
	Parameter JtagState_DR_CAPTURE bound to: 4'b1010 
	Parameter JtagState_DR_SHIFT bound to: 4'b1011 
	Parameter JtagState_DR_EXIT1 bound to: 4'b1100 
	Parameter JtagState_DR_PAUSE bound to: 4'b1101 
	Parameter JtagState_DR_EXIT2 bound to: 4'b1110 
	Parameter JtagState_DR_UPDATE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1225]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1226]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1227]
INFO: [Synth 8-6157] synthesizing module 'FlowCCUnsafeByToggle' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1997]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:2019]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:2020]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_JTAG' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:2069]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:2076]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:2077]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_JTAG' (2#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'FlowCCUnsafeByToggle' (3#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1997]
INFO: [Synth 8-226] default block is never used [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1717]
INFO: [Synth 8-6155] done synthesizing module 'JtagBridge' (4#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1180]
INFO: [Synth 8-6157] synthesizing module 'Debugger' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'Debugger' (5#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1910]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:1]
	Parameter ShiftCtrlEnum_DISABLE_1 bound to: 2'b00 
	Parameter ShiftCtrlEnum_SLL_1 bound to: 2'b01 
	Parameter ShiftCtrlEnum_SRL_1 bound to: 2'b10 
	Parameter ShiftCtrlEnum_SRA_1 bound to: 2'b11 
	Parameter BranchCtrlEnum_INC bound to: 2'b00 
	Parameter BranchCtrlEnum_B bound to: 2'b01 
	Parameter BranchCtrlEnum_JAL bound to: 2'b10 
	Parameter BranchCtrlEnum_JALR bound to: 2'b11 
	Parameter AluBitwiseCtrlEnum_XOR_1 bound to: 2'b00 
	Parameter AluBitwiseCtrlEnum_OR_1 bound to: 2'b01 
	Parameter AluBitwiseCtrlEnum_AND_1 bound to: 2'b10 
	Parameter AluCtrlEnum_ADD_SUB bound to: 2'b00 
	Parameter AluCtrlEnum_SLT_SLTU bound to: 2'b01 
	Parameter AluCtrlEnum_BITWISE bound to: 2'b10 
	Parameter EnvCtrlEnum_NONE bound to: 2'b00 
	Parameter EnvCtrlEnum_XRET bound to: 2'b01 
	Parameter EnvCtrlEnum_ECALL bound to: 2'b10 
	Parameter Src2CtrlEnum_RS bound to: 2'b00 
	Parameter Src2CtrlEnum_IMI bound to: 2'b01 
	Parameter Src2CtrlEnum_IMS bound to: 2'b10 
	Parameter Src2CtrlEnum_PC bound to: 2'b11 
	Parameter Src1CtrlEnum_RS bound to: 2'b00 
	Parameter Src1CtrlEnum_IMU bound to: 2'b01 
	Parameter Src1CtrlEnum_PC_INCREMENT bound to: 2'b10 
	Parameter Src1CtrlEnum_URS1 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1037]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_VexRisv' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_VexRisv' (6#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency' (7#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1037]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_fetchPc_correctionReg_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2493]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_0_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:3868]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_1_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:3869]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_2_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2583]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_3_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2584]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_4_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2585]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_nextPcCalc_valids_5_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2586]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:3883]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:3884]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:3893]
WARNING: [Synth 8-6014] Unused sequential element _zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_error_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2573]
WARNING: [Synth 8-6014] Unused sequential element _zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2575]
WARNING: [Synth 8-6014] Unused sequential element IBusSimplePlugin_injector_formal_rawInDecode_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:4154]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2030]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2029]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2028]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2180]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:4433]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:4437]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2224]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (8#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:1]
INFO: [Synth 8-6157] synthesizing module 'MasterArbiter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:2095]
INFO: [Synth 8-6155] done synthesizing module 'MasterArbiter' (9#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:2095]
INFO: [Synth 8-6157] synthesizing module 'AhbBridge' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:1]
WARNING: [Synth 8-6014] Unused sequential element io_pipelinedMemoryBus_cmd_rData_mask_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:53]
INFO: [Synth 8-6155] done synthesizing module 'AhbBridge' (10#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'AhbPRouter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:123]
INFO: [Synth 8-6155] done synthesizing module 'AhbPRouter' (11#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:123]
INFO: [Synth 8-6157] synthesizing module 'AhbRCC' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:1]
WARNING: [Synth 8-3848] Net cmos_clk in module/entity AhbRCC does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:15]
WARNING: [Synth 8-3848] Net serial_clk in module/entity AhbRCC does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:16]
WARNING: [Synth 8-3848] Net video_clk in module/entity AhbRCC does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:17]
WARNING: [Synth 8-3848] Net memory_clk in module/entity AhbRCC does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:18]
WARNING: [Synth 8-3848] Net clk_vp in module/entity AhbRCC does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:19]
WARNING: [Synth 8-3848] Net DDR_pll_lock in module/entity AhbRCC does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:20]
WARNING: [Synth 8-3848] Net TMDS_DDR_pll_lock in module/entity AhbRCC does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'AhbRCC' (12#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'io_ahb_PADDR' does not match port width (4) of module 'AhbRCC' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:510]
INFO: [Synth 8-6157] synthesizing module 'Apb3Bridge' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:1]
WARNING: [Synth 8-6014] Unused sequential element io_pipelinedMemoryBus_cmd_rData_mask_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Apb3Bridge' (13#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3RAM' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3RAM.v:1]
	Parameter ADDR_DEPTH bound to: 16384 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Apb3RAM' (14#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3RAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3PRouter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:123]
INFO: [Synth 8-6155] done synthesizing module 'Apb3PRouter' (15#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:123]
INFO: [Synth 8-6157] synthesizing module 'Apb3GPIORouter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3GPIO' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:109]
INFO: [Synth 8-6155] done synthesizing module 'Apb3GPIO' (16#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:109]
INFO: [Synth 8-6155] done synthesizing module 'Apb3GPIORouter' (17#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3USARTRouter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3USART' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:112]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_UART' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:321]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:431]
WARNING: [Synth 8-6014] Unused sequential element logic_pop_addressGen_rData_reg was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:413]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_UART' (18#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:321]
INFO: [Synth 8-6157] synthesizing module 'UartCtrl' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:475]
	Parameter UartStopType_ONE bound to: 1'b0 
	Parameter UartStopType_TWO bound to: 1'b1 
	Parameter UartParityType_NONE bound to: 2'b00 
	Parameter UartParityType_EVEN bound to: 2'b10 
	Parameter UartParityType_ODD bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'UartCtrlTx' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:606]
	Parameter UartStopType_ONE bound to: 1'b0 
	Parameter UartStopType_TWO bound to: 1'b1 
	Parameter UartParityType_NONE bound to: 2'b00 
	Parameter UartParityType_EVEN bound to: 2'b01 
	Parameter UartParityType_ODD bound to: 2'b10 
	Parameter UartCtrlTxState_IDLE bound to: 3'b000 
	Parameter UartCtrlTxState_START bound to: 3'b001 
	Parameter UartCtrlTxState_DATA bound to: 3'b010 
	Parameter UartCtrlTxState_PARITY bound to: 3'b011 
	Parameter UartCtrlTxState_STOP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UartCtrlTx' (19#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:606]
INFO: [Synth 8-6157] synthesizing module 'UartCtrlRx' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:850]
	Parameter UartStopType_ONE bound to: 1'b0 
	Parameter UartStopType_TWO bound to: 1'b1 
	Parameter UartParityType_NONE bound to: 2'b00 
	Parameter UartParityType_EVEN bound to: 2'b01 
	Parameter UartParityType_ODD bound to: 2'b10 
	Parameter UartCtrlRxState_IDLE bound to: 3'b000 
	Parameter UartCtrlRxState_START bound to: 3'b001 
	Parameter UartCtrlRxState_DATA bound to: 3'b010 
	Parameter UartCtrlRxState_PARITY bound to: 3'b011 
	Parameter UartCtrlRxState_STOP bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'BufferCC_UART' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:1123]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:1130]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:1131]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_UART' (20#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:1123]
INFO: [Synth 8-6155] done synthesizing module 'UartCtrlRx' (21#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:850]
INFO: [Synth 8-6155] done synthesizing module 'UartCtrl' (22#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:475]
INFO: [Synth 8-6155] done synthesizing module 'Apb3USART' (23#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:112]
INFO: [Synth 8-6155] done synthesizing module 'Apb3USARTRouter' (24#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3I2CRouter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3I2C' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:113]
INFO: [Synth 8-6155] done synthesizing module 'Apb3I2C' (25#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:113]
WARNING: [Synth 8-3848] Net I2C2_interrupt in module/entity Apb3I2CRouter does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Apb3I2CRouter' (26#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3SPIRouter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3SPI' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:121]
INFO: [Synth 8-6157] synthesizing module 'SPICtrl' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:263]
WARNING: [Synth 8-5788] Register r_SPI_clk_reg in module SPICtrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:332]
WARNING: [Synth 8-5788] Register r_TX_Bit_Count_reg in module SPICtrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:377]
WARNING: [Synth 8-5788] Register r_RX_Bit_Count_reg in module SPICtrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:399]
WARNING: [Synth 8-5788] Register o_SPI_SCK_reg in module SPICtrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:417]
INFO: [Synth 8-6155] done synthesizing module 'SPICtrl' (27#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:263]
WARNING: [Synth 8-3848] Net interrupt in module/entity Apb3SPI does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:137]
INFO: [Synth 8-6155] done synthesizing module 'Apb3SPI' (28#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:121]
INFO: [Synth 8-6155] done synthesizing module 'Apb3SPIRouter' (29#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3TIMRouter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3TIM' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:232]
INFO: [Synth 8-6155] done synthesizing module 'Apb3TIM' (30#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:109]
INFO: [Synth 8-6155] done synthesizing module 'Apb3TIMRouter' (31#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Apb3WDGRouter' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:1]
INFO: [Synth 8-6157] synthesizing module 'IWDG' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:105]
INFO: [Synth 8-226] default block is never used [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:153]
INFO: [Synth 8-6155] done synthesizing module 'IWDG' (32#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:105]
INFO: [Synth 8-6157] synthesizing module 'WWDG' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:205]
INFO: [Synth 8-6155] done synthesizing module 'WWDG' (33#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:205]
INFO: [Synth 8-6155] done synthesizing module 'Apb3WDGRouter' (34#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:1]
WARNING: [Synth 8-3848] Net I2C1_SDA in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:73]
WARNING: [Synth 8-3848] Net I2C2_SDA in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:75]
WARNING: [Synth 8-3848] Net pll_stop in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:100]
WARNING: [Synth 8-3848] Net system_dmaCtrl_io_ahb_PREADY in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:141]
WARNING: [Synth 8-3848] Net system_dmaCtrl_io_ahb_PRDATA in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:142]
WARNING: [Synth 8-3848] Net system_dmaCtrl_io_ahb_PSLVERROR in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:143]
WARNING: [Synth 8-3848] Net system_dvpCtrl_io_ahb_PREADY in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:144]
WARNING: [Synth 8-3848] Net system_dvpCtrl_io_ahb_PRDATA in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:145]
WARNING: [Synth 8-3848] Net system_dvpCtrl_io_ahb_PSLVERROR in module/entity Cyber does not have driver. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:146]
INFO: [Synth 8-6155] done synthesizing module 'Cyber' (35#1) [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:4]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[31]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[30]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[29]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[28]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[27]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[26]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[25]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[24]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[23]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[22]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[21]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[20]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[19]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[18]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[17]
WARNING: [Synth 8-3331] design WWDG has unconnected port io_apb_PWDATA[16]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[31]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[30]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[29]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[28]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[27]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[26]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[25]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[24]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[23]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[22]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[21]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[20]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[19]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[18]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[17]
WARNING: [Synth 8-3331] design IWDG has unconnected port io_apb_PWDATA[16]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[11]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[10]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[9]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[8]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[7]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[6]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[5]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[4]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[1]
WARNING: [Synth 8-3331] design Apb3WDGRouter has unconnected port io_apb_PADDR[0]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[31]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[30]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[29]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[28]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[27]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[26]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[25]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[24]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[23]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[22]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[21]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[20]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[19]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[18]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[17]
WARNING: [Synth 8-3331] design Apb3TIM has unconnected port io_apb_PWDATA[16]
WARNING: [Synth 8-3331] design Apb3TIMRouter has unconnected port io_apb_PADDR[11]
WARNING: [Synth 8-3331] design Apb3TIMRouter has unconnected port io_apb_PADDR[10]
WARNING: [Synth 8-3331] design Apb3TIMRouter has unconnected port io_apb_PADDR[9]
WARNING: [Synth 8-3331] design Apb3TIMRouter has unconnected port io_apb_PADDR[8]
WARNING: [Synth 8-3331] design Apb3TIMRouter has unconnected port io_apb_PADDR[7]
WARNING: [Synth 8-3331] design Apb3TIMRouter has unconnected port io_apb_PADDR[1]
WARNING: [Synth 8-3331] design Apb3TIMRouter has unconnected port io_apb_PADDR[0]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port interrupt
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[31]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[30]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[29]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[28]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[27]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[26]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[25]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[24]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[23]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[22]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[21]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[20]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[19]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[18]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[17]
WARNING: [Synth 8-3331] design Apb3SPI has unconnected port io_apb_PWDATA[16]
WARNING: [Synth 8-3331] design Apb3SPIRouter has unconnected port io_apb_PADDR[11]
WARNING: [Synth 8-3331] design Apb3SPIRouter has unconnected port io_apb_PADDR[10]
WARNING: [Synth 8-3331] design Apb3SPIRouter has unconnected port io_apb_PADDR[9]
WARNING: [Synth 8-3331] design Apb3SPIRouter has unconnected port io_apb_PADDR[8]
WARNING: [Synth 8-3331] design Apb3SPIRouter has unconnected port io_apb_PADDR[7]
WARNING: [Synth 8-3331] design Apb3SPIRouter has unconnected port io_apb_PADDR[6]
WARNING: [Synth 8-3331] design Apb3SPIRouter has unconnected port io_apb_PADDR[1]
WARNING: [Synth 8-3331] design Apb3SPIRouter has unconnected port io_apb_PADDR[0]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port I2C_SCL
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[31]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[30]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[29]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[28]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[27]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[26]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[25]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[24]
WARNING: [Synth 8-3331] design Apb3I2C has unconnected port io_apb_PWDATA[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 436.094 ; gain = 164.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 436.094 ; gain = 164.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 436.094 ; gain = 164.758
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'jtag_writeArea_data_reg' into 'jtag_tap_bypass_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/Cyber.v:1830]
INFO: [Synth 8-802] inferred FSM for state register 'jtag_tap_fsm_state_reg' in module 'JtagBridge'
INFO: [Synth 8-5544] ROM "jtag_tap_instruction" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtag_tap_instructionShift0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtag_tap_instructionShift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_7" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_9" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_10" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_10" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_12" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_13" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_14" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_jtag_tap_fsm_stateNext_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2077]
INFO: [Synth 8-5544] ROM "decode_arbitration_haltItself" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DebugPlugin_injectionPort_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_arbitration_haltItself" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DebugPlugin_injectionPort_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_execute_DBusSimplePlugin_formalMask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_execute_SrcPlugin_addSub_4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionContext_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_exceptionPortCtrl_exceptionContext_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_interrupt_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_bSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_aSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_to_memory_BRANCH_CALC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'IBusSimplePlugin_injector_port_state_reg' in module 'VexRiscv'
WARNING: [Synth 8-3936] Found unconnected internal register 'io_pipelinedMemoryBus_cmd_rData_address_reg' and it is trimmed from '32' to '28' bits. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:51]
INFO: [Synth 8-5546] ROM "_zz_io_input_PREADY" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'io_pipelinedMemoryBus_cmd_rData_address_reg' and it is trimmed from '32' to '20' bits. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:51]
INFO: [Synth 8-5546] ROM "_zz_io_input_PREADY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gpio_dir_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_11" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_12" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_13" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_14" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_dir_15" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_zz_io_apb_PREADY" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_pop_reg_rep was removed.  [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:392]
INFO: [Synth 8-802] inferred FSM for state register 'stateMachine_state_reg' in module 'UartCtrlTx'
INFO: [Synth 8-5544] ROM "stateMachine_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_stateMachine_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stateMachine_state_reg' in module 'UartCtrlRx'
INFO: [Synth 8-5544] ROM "stateMachine_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateMachine_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateMachine_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_zz_io_apb_PREADY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CR1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CR2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OAR1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OAR2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CCR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TRISE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_zz_io_apb_PREADY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:409]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:386]
INFO: [Synth 8-5544] ROM "CR1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CR2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRCPR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2SCFGR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2SPR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_zz_io_apb_PREADY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_zz_io_apb_PREADY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_zz_io_apb_PREADY" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         JtagState_RESET |                 0000000001000000 |                             0000
          JtagState_IDLE |                 0000100000000000 |                             0001
     JtagState_DR_SELECT |                 0001000000000000 |                             1001
     JtagState_IR_SELECT |                 0000000000100000 |                             0010
    JtagState_IR_CAPTURE |                 0000000000000001 |                             0011
      JtagState_IR_SHIFT |                 0000000000000100 |                             0100
      JtagState_IR_EXIT1 |                 0000000000000010 |                             0101
      JtagState_IR_PAUSE |                 1000000000000000 |                             0110
      JtagState_IR_EXIT2 |                 0010000000000000 |                             0111
     JtagState_IR_UPDATE |                 0100000000000000 |                             1000
    JtagState_DR_CAPTURE |                 0000010000000000 |                             1010
      JtagState_DR_SHIFT |                 0000001000000000 |                             1011
      JtagState_DR_EXIT1 |                 0000000010000000 |                             1100
      JtagState_DR_PAUSE |                 0000000000001000 |                             1101
      JtagState_DR_EXIT2 |                 0000000000010000 |                             1110
     JtagState_DR_UPDATE |                 0000000100000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtag_tap_fsm_state_reg' using encoding 'one-hot' in module 'JtagBridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IBusSimplePlugin_injector_port_state_reg' using encoding 'sequential' in module 'VexRiscv'
WARNING: [Synth 8-327] inferring latch for variable 'Ahb3PSEL_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:174]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_input_PREADY_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:203]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_input_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:189]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_input_PSLVERROR_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBBUS.v:205]
WARNING: [Synth 8-327] inferring latch for variable 'io_ahb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/AHBRCC.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'Apb3PSEL_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:201]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_input_PREADY_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:233]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_input_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:219]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_input_PSLVERROR_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3BUS.v:235]
WARNING: [Synth 8-327] inferring latch for variable 'io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:160]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PREADY_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:43]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:44]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PSLVERROR_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'Apb3PSEL_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:71]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    UartCtrlTxState_IDLE |                              000 |                              000
   UartCtrlTxState_START |                              001 |                              001
    UartCtrlTxState_DATA |                              010 |                              010
  UartCtrlTxState_PARITY |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateMachine_state_reg' using encoding 'sequential' in module 'UartCtrlTx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    UartCtrlRxState_IDLE |                              000 |                              000
   UartCtrlRxState_START |                              001 |                              001
    UartCtrlRxState_DATA |                              010 |                              010
  UartCtrlRxState_PARITY |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateMachine_state_reg' using encoding 'sequential' in module 'UartCtrlRx'
WARNING: [Synth 8-327] inferring latch for variable 'io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:227]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PREADY_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:45]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:46]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PSLVERROR_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Apb3PSEL_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3USART.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:223]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PREADY_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:45]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:46]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PSLVERROR_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Apb3PSEL_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3I2C.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:214]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PREADY_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:49]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:50]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PSLVERROR_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'Apb3PSEL_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3SPI.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:257]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PREADY_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:43]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:44]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PSLVERROR_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'Apb3PSEL_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3TIM.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:151]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PREADY_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:41]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PRDATA_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:42]
WARNING: [Synth 8-327] inferring latch for variable '_zz_io_apb_PSLVERROR_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'Apb3PSEL_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3WDG.v:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 554.855 ; gain = 283.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 11    
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 9     
	   3 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               67 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 50    
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 98    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 170   
+---RAMs : 
	             128K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
	              128 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 89    
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 9     
	   2 Input     25 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 254   
	   6 Input     16 Bit        Muxes := 4     
	   9 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 2     
	  21 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 30    
	   5 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 17    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 473   
	   3 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 25    
	   6 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 14    
	  21 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Cyber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BufferCC_RST 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BufferCC_JTAG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FlowCCUnsafeByToggle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module JtagBridge 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Debugger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module StreamFifo_VexRisv 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	               30 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 71    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 77    
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 99    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module MasterArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AhbBridge 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AhbPRouter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module AhbRCC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
Module Apb3Bridge 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Apb3RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 4     
Module Apb3PRouter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module Apb3GPIO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 103   
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 87    
Module Apb3GPIORouter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module StreamFifo_UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input      5 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module UartCtrlTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 6     
Module BufferCC_UART 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module UartCtrlRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module UartCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Apb3USART 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
Module Apb3USARTRouter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Apb3I2C 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Apb3I2CRouter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module SPICtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module Apb3SPI 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Apb3SPIRouter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Apb3TIM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 20    
	                2 Bit    Registers := 1     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
Module Apb3TIMRouter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module IWDG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
Module WWDG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module Apb3WDGRouter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "Apb3I2C1/CR2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3I2C1/OAR1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3I2C1/OAR2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3I2C1/DR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3I2C1/CCR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3I2C1/TRISE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3SPI1/CR1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3SPI1/CR2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3SPI1/DR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3SPI1/CRCPR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3SPI1/I2SCFGR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Apb3SPI1/I2SPR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2042]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/VexRiscv.v:2047]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-5544] ROM "gpio_dir_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IWDG/write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal RegFilePlugin_regFile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3WDGRouter/\IWDG/SR_reg[1] )
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[29]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[29]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[29]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[29]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[29]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[29]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[29]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[29]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[29]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[31]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[31]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[31]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[31]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[31]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[31]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[31]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[31]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[31]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[27]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[27]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[27]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[27]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[27]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[27]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[27]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[27]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[27]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[26]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[26]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[26]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[26]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[26]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[26]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[26]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[26]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[26]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[30]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[30]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[30]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[30]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[30]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[30]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[30]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[30]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[30]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[25]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[25]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[25]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[25]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[25]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[25]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[25]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[25]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[25]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[28]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[28]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[28]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[28]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[28]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[28]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[28]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[28]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[28]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[18]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[18]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[18]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[18]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[18]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[18]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[18]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[18]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[18]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[19]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[19]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[19]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[19]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[19]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[19]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[19]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[19]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[19]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[16]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[16]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[16]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[16]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[16]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[16]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[16]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[16]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[16]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[17]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[17]' (LDC) to 'Apb3USARTRouter/Apb3USART1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[17]' (LD) to 'Apb3I2CRouter/Apb3I2C2/io_apb_PRDATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[17]' (LD) to 'Apb3I2CRouter/Apb3I2C1/io_apb_PRDATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[17]' (LD) to 'Apb3SPIRouter/Apb3SPI2/io_apb_PRDATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[17]' (LD) to 'Apb3SPIRouter/Apb3SPI1/io_apb_PRDATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[17]' (LDC) to 'Apb3TIMRouter/Apb3TIM2/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[17]' (LDC) to 'Apb3TIMRouter/Apb3TIM1/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[17]' (LDC) to 'Apb3WDGRouter/IWDG/io_apb_PRDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[23]' (LDC) to 'Apb3USARTRouter/Apb3USART2/io_apb_PRDATA_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3USARTRouter/\Apb3USART2/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3USARTRouter/\Apb3USART1/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3I2CRouter/\Apb3I2C2/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3I2CRouter/\Apb3I2C1/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3SPIRouter/\Apb3SPI2/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3SPIRouter/\Apb3SPI1/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3TIMRouter/\Apb3TIM2/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3TIMRouter/\Apb3TIM1/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3WDGRouter/\IWDG/io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3GPIORouter/\Apb3PSEL_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3USARTRouter/\Apb3PSEL_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3I2CRouter/\Apb3PSEL_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3SPIRouter/\Apb3PSEL_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3TIMRouter/\Apb3PSEL_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3WDGRouter/\Apb3PSEL_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AhbRCC/\APBENR_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AhbRCC/\APBENR_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusSimplePlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Apb3GPIORouter/_zz_io_apb_PREADY_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Apb3USARTRouter/_zz_io_apb_PREADY_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Apb3I2CRouter/_zz_io_apb_PREADY_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Apb3SPIRouter/_zz_io_apb_PREADY_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Apb3TIMRouter/_zz_io_apb_PREADY_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Apb3WDGRouter/_zz_io_apb_PREADY_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3PRouter/\Apb3PSEL_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AhbRCC/\APBENR_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AhbRCC/\APBENR_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AhbRCC/\APBENR_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AhbRCC/\APBENR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3GPIORouter/\Apb3GPIOA/genblk1[4].IDR_tristate_oe_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3GPIORouter/\selIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3USARTRouter/\selIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3I2CRouter/\selIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3SPIRouter/\selIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3TIMRouter/\selIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3WDGRouter/\selIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_IBusSimplePlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3USARTRouter/\_zz_io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3I2CRouter/\_zz_io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3SPIRouter/\_zz_io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3TIMRouter/\_zz_io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3WDGRouter/\_zz_io_apb_PRDATA_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_mcause_exceptionCode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Apb3PRouter/\selIndex_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_IBusSimplePlugin_injector_decodeInput_payload_pc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\memory_to_writeBack_PC_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[15]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[14]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[13]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[12]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[11]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[10]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[9]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[8]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[7]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[6]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[5]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[4]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[3]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[2]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[1]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (Ahb3PSEL_reg[0]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PREADY_reg) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[31]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[30]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[29]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[28]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[27]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[26]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[25]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[24]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[23]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[22]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[21]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[20]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[19]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[18]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[17]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[16]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[15]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[14]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[13]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[12]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[11]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[10]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[9]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[8]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[7]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[6]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[5]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[4]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[3]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[2]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[1]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PRDATA_reg[0]) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PSLVERROR_reg) is unused and will be removed from module AhbPRouter.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[31]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[30]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[29]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[28]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[27]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[26]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[25]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[24]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[23]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[22]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[21]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[20]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[19]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[18]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[17]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[16]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[15]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[14]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[13]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[12]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[11]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[10]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[9]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[8]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[7]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[6]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[5]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[4]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[3]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[2]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[1]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (io_ahb_PRDATA_reg[0]) is unused and will be removed from module AhbRCC.
WARNING: [Synth 8-3332] Sequential element (Apb3PSEL_reg[6]) is unused and will be removed from module Apb3PRouter.
WARNING: [Synth 8-3332] Sequential element (Apb3PSEL_reg[5]) is unused and will be removed from module Apb3PRouter.
WARNING: [Synth 8-3332] Sequential element (Apb3PSEL_reg[4]) is unused and will be removed from module Apb3PRouter.
WARNING: [Synth 8-3332] Sequential element (Apb3PSEL_reg[3]) is unused and will be removed from module Apb3PRouter.
WARNING: [Synth 8-3332] Sequential element (Apb3PSEL_reg[2]) is unused and will be removed from module Apb3PRouter.
WARNING: [Synth 8-3332] Sequential element (Apb3PSEL_reg[1]) is unused and will be removed from module Apb3PRouter.
WARNING: [Synth 8-3332] Sequential element (Apb3PSEL_reg[0]) is unused and will be removed from module Apb3PRouter.
WARNING: [Synth 8-3332] Sequential element (_zz_io_input_PSLVERROR_reg) is unused and will be removed from module Apb3PRouter.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[14]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[13]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[12]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[11]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[10]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[9]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[8]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[7]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[6]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[5]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[4]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[3]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[2]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[15].ODR_tristate_oe_reg[1]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
WARNING: [Synth 8-3332] Sequential element (genblk1[15].ODR_reg__0i_0) is unused and will be removed from module Apb3GPIORouter.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[14].ODR_tristate_oe_reg[15]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
WARNING: [Synth 8-3332] Sequential element (genblk1[14].ODR_reg__0i_39) is unused and will be removed from module Apb3GPIORouter.
WARNING: [Synth 8-3332] Sequential element (genblk1[13].ODR_reg__0i_74) is unused and will be removed from module Apb3GPIORouter.
WARNING: [Synth 8-3332] Sequential element (genblk1[12].ODR_reg__0i_109) is unused and will be removed from module Apb3GPIORouter.
WARNING: [Synth 8-3332] Sequential element (genblk1[11].ODR_reg__0i_144) is unused and will be removed from module Apb3GPIORouter.
WARNING: [Synth 8-3332] Sequential element (genblk1[10].ODR_reg__0i_179) is unused and will be removed from module Apb3GPIORouter.
WARNING: [Synth 8-3332] Sequential element (genblk1[9].ODR_reg__0i_214) is unused and will be removed from module Apb3GPIORouter.
WARNING: [Synth 8-3332] Sequential element (genblk1[8].ODR_reg__0i_249) is unused and will be removed from module Apb3GPIORouter.
WARNING: [Synth 8-3332] Sequential element (genblk1[7].ODR_reg__0i_284) is unused and will be removed from module Apb3GPIORouter.
WARNING: [Synth 8-3332] Sequential element (genblk1[6].ODR_reg__0i_319) is unused and will be removed from module Apb3GPIORouter.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOA/genblk1[1].ODR_tristate_oe_reg[0]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[14]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[13]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[12]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[11]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[10]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[9]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[8]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[7]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[6]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[5]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[4]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[3]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[2]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[15].ODR_tristate_oe_reg[1]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[14].ODR_tristate_oe_reg[15]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Apb3GPIORouter/Apb3GPIOB/genblk1[1].ODR_tristate_oe_reg[0]/Q' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Tang_Primer/src/RISCV/APB3GPIO.v:184]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Cyber       | Apb3RAM/ram_symbol0_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Cyber       | Apb3RAM/ram_symbol1_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Cyber       | Apb3RAM/ram_symbol2_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Cyber       | Apb3RAM/ram_symbol3_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name     | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+----------------+---------------------------------------------+-----------+----------------------+--------------+
|Apb3USARTRouter | Apb3USART1/StreamFifo_UART_RX/logic_ram_reg | Implied   | 16 x 8               | RAM32M x 2   | 
|Apb3USARTRouter | Apb3USART2/StreamFifo_UART_RX/logic_ram_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+----------------+---------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_0/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_0/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Apb3RAM/ram_symbol0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Apb3RAM/ram_symbol0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Apb3RAM/ram_symbol0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/Apb3RAM/ram_symbol0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/Apb3RAM/ram_symbol1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/Apb3RAM/ram_symbol1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/Apb3RAM/ram_symbol1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/Apb3RAM/ram_symbol1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/Apb3RAM/ram_symbol2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/Apb3RAM/ram_symbol2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/Apb3RAM/ram_symbol2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/Apb3RAM/ram_symbol2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/Apb3RAM/ram_symbol3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/Apb3RAM/ram_symbol3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/Apb3RAM/ram_symbol3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/Apb3RAM/ram_symbol3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Cyber       | Apb3RAM/ram_symbol0_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Cyber       | Apb3RAM/ram_symbol1_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Cyber       | Apb3RAM/ram_symbol2_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Cyber       | Apb3RAM/ram_symbol3_reg | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name     | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+----------------+---------------------------------------------+-----------+----------------------+--------------+
|Apb3USARTRouter | Apb3USART1/StreamFifo_UART_RX/logic_ram_reg | Implied   | 16 x 8               | RAM32M x 2   | 
|Apb3USARTRouter | Apb3USART2/StreamFifo_UART_RX/logic_ram_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+----------------+---------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Apb3RAM/ram_symbol3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1581 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1580 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1579 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1578 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1568 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1569 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1570 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1571 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1572 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1573 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1574 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1575 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1576 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net io_masterBus_cmd_payload_address_inferredn_0_1577 is driving 26 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net system_mainBusArbiter_io_masterBus_cmd_payload_write is driving 64 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Cyber       | Debugger/dispatcher_dataShifter_reg[64] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Cyber       | Debugger/dispatcher_dataShifter_reg[7]  | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   138|
|3     |DSP48E1  |     4|
|4     |LUT1     |    71|
|5     |LUT2     |   426|
|6     |LUT3     |   629|
|7     |LUT4     |   307|
|8     |LUT5     |   503|
|9     |LUT6     |  1413|
|10    |MUXF7    |    78|
|11    |RAM32M   |     4|
|12    |RAMB18E1 |     2|
|13    |RAMB36E1 |    16|
|14    |SRL16E   |     1|
|15    |SRLC32E  |     1|
|16    |FDCE     |  1761|
|17    |FDPE     |    69|
|18    |FDRE     |  1403|
|19    |FDSE     |    16|
|20    |LD       |    64|
|21    |LDC      |   288|
|22    |LDP      |     1|
|23    |IBUF     |     5|
|24    |OBUF     |    33|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------+------+
|      |Instance                                 |Module               |Cells |
+------+-----------------------------------------+---------------------+------+
|1     |top                                      |                     |  7236|
|2     |  BufferCC_RST                           |BufferCC_RST         |     2|
|3     |  Apb3Bridge                             |Apb3Bridge           |   556|
|4     |  Apb3GPIORouter                         |Apb3GPIORouter       |   355|
|5     |    Apb3GPIOA                            |Apb3GPIO             |   144|
|6     |    Apb3GPIOB                            |Apb3GPIO_10          |   176|
|7     |  Apb3I2CRouter                          |Apb3I2CRouter        |   325|
|8     |    Apb3I2C1                             |Apb3I2C              |   145|
|9     |    Apb3I2C2                             |Apb3I2C_9            |   161|
|10    |  Apb3PRouter                            |Apb3PRouter          |   106|
|11    |  Apb3RAM                                |Apb3RAM              |    31|
|12    |  Apb3SPIRouter                          |Apb3SPIRouter        |   293|
|13    |    Apb3SPI1                             |Apb3SPI              |   129|
|14    |    Apb3SPI2                             |Apb3SPI_8            |   145|
|15    |  Apb3TIMRouter                          |Apb3TIMRouter        |  1130|
|16    |    Apb3TIM1                             |Apb3TIM              |   548|
|17    |    Apb3TIM2                             |Apb3TIM_7            |   563|
|18    |  Apb3USARTRouter                        |Apb3USARTRouter      |   800|
|19    |    Apb3USART1                           |Apb3USART            |   384|
|20    |      StreamFifo_UART_RX                 |StreamFifo_UART_2    |    60|
|21    |      StreamFifo_UART_TX                 |StreamFifo_UART_3    |    33|
|22    |      UartCtrl                           |UartCtrl_4           |   169|
|23    |        rx                               |UartCtrlRx_5         |    78|
|24    |          BufferCC_UART                  |BufferCC_UART__1     |     2|
|25    |        tx                               |UartCtrlTx_6         |    28|
|26    |    Apb3USART2                           |Apb3USART_0          |   397|
|27    |      StreamFifo_UART_RX                 |StreamFifo_UART      |    59|
|28    |      StreamFifo_UART_TX                 |StreamFifo_UART_1    |    32|
|29    |      UartCtrl                           |UartCtrl             |   169|
|30    |        rx                               |UartCtrlRx           |    78|
|31    |          BufferCC_UART                  |BufferCC_UART        |     2|
|32    |        tx                               |UartCtrlTx           |    28|
|33    |  Apb3WDGRouter                          |Apb3WDGRouter        |   406|
|34    |    IWDG                                 |IWDG                 |   276|
|35    |    WWDG                                 |WWDG                 |   111|
|36    |  Debugger                               |Debugger             |    71|
|37    |  JtagBridge                             |JtagBridge           |   202|
|38    |    FlowCCUnsafeByToggle                 |FlowCCUnsafeByToggle |    17|
|39    |      BufferCC_JTAG                      |BufferCC_JTAG        |     2|
|40    |  MasterArbiter                          |MasterArbiter        |     2|
|41    |  VexRiscv                               |VexRiscv             |  2792|
|42    |    IBusSimplePlugin_rspJoin_rspBuffer_c |StreamFifoLowLatency |   140|
|43    |      StreamFifo_VexRisv                 |StreamFifo_VexRisv   |   140|
+------+-----------------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 848.625 ; gain = 577.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 676 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 848.625 ; gain = 577.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 848.625 ; gain = 577.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 595 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 848.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 357 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 288 instances
  LDP => LDPE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
404 Infos, 291 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 848.625 ; gain = 577.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 848.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Project/Sipeed/Tang_Primer/Riscv-SoC/Project/Vivado/Cyber.runs/synth_1/Cyber.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Cyber_utilization_synth.rpt -pb Cyber_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  3 18:01:11 2025...
