{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532749116030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532749116030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 27 23:38:35 2018 " "Processing started: Fri Jul 27 23:38:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532749116030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532749116030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3556-L3 -c CEG3556-L3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3556-L3 -c CEG3556-L3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532749116030 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532749117076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER1BIT-structural " "Found design unit 1: ADDER1BIT-structural" {  } { { "ADDER1BIT.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER1BIT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118822 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER1BIT " "Found entity 1: ADDER1BIT" {  } { { "ADDER1BIT.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER1BIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocomp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerocomp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerocomp32-structural " "Found design unit 1: zerocomp32-structural" {  } { { "zerocomp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118837 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerocomp32 " "Found entity 1: zerocomp32" {  } { { "zerocomp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sltextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sltextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sltextend-structural " "Found design unit 1: sltextend-structural" {  } { { "sltextend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/sltextend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118855 ""} { "Info" "ISGN_ENTITY_NAME" "1 sltextend " "Found entity 1: sltextend" {  } { { "sltextend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/sltextend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-structural " "Found design unit 1: signextend-structural" {  } { { "signextend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/signextend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118863 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/signextend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl2extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl2extend-structural " "Found design unit 1: shl2extend-structural" {  } { { "shl2extend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/shl2extend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118875 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl2extend " "Found entity 1: shl2extend" {  } { { "shl2extend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/shl2extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl2-structural " "Found design unit 1: shl2-structural" {  } { { "shl2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/shl2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118884 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl2 " "Found entity 1: shl2" {  } { { "shl2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/shl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom256x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom256x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom256x32-SYN " "Found design unit 1: rom256x32-SYN" {  } { { "ROM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ROM256x32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118894 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM256x32 " "Found entity 1: ROM256x32" {  } { { "ROM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ROM256x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/REGISTER_FILE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_component1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile_component1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile_component1-SYN " "Found design unit 1: regfile_component1-SYN" {  } { { "REGFILE_COMPONENT1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/REGFILE_COMPONENT1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118913 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGFILE_COMPONENT1 " "Found entity 1: REGFILE_COMPONENT1" {  } { { "REGFILE_COMPONENT1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/REGFILE_COMPONENT1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-behavioural " "Found design unit 1: reg32-behavioural" {  } { { "reg32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/reg32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118923 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/reg32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram256x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x32-SYN " "Found design unit 1: ram256x32-SYN" {  } { { "RAM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/RAM256x32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118933 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM256x32 " "Found entity 1: RAM256x32" {  } { { "RAM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/RAM256x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2_32bit-structural " "Found design unit 1: or2_32bit-structural" {  } { { "or2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/or2_32bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118941 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2_32bit " "Found entity 1: or2_32bit" {  } { { "or2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/or2_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_32bit-structural " "Found design unit 1: not_32bit-structural" {  } { { "not_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/not_32bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118949 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "not_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/not_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_8bit-structural " "Found design unit 1: mux8x1_8bit-structural" {  } { { "mux8x1_8bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118957 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_8bit " "Found entity 1: mux8x1_8bit" {  } { { "mux8x1_8bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_1bit-structural " "Found design unit 1: mux8x1_1bit-structural" {  } { { "mux8x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118964 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_1bit " "Found entity 1: mux8x1_1bit" {  } { { "mux8x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_32bit-structural " "Found design unit 1: mux4x1_32bit-structural" {  } { { "mux4x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118973 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_32bit " "Found entity 1: mux4x1_32bit" {  } { { "mux4x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_1bit-structural " "Found design unit 1: mux4x1_1bit-structural" {  } { { "mux4x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118980 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_1bit " "Found entity 1: mux4x1_1bit" {  } { { "mux4x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32bit-structural " "Found design unit 1: mux2x1_32bit-structural" {  } { { "mux2x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32bit " "Found entity 1: mux2x1_32bit" {  } { { "mux2x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5bit-structural " "Found design unit 1: mux2x1_5bit-structural" {  } { { "mux2x1_5bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118995 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bit " "Found entity 1: mux2x1_5bit" {  } { { "mux2x1_5bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749118995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749118995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_1bit-structural " "Found design unit 1: mux2x1_1bit-structural" {  } { { "mux2x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119003 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_1bit " "Found entity 1: mux2x1_1bit" {  } { { "mux2x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips-alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips-alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS-ALU " "Found entity 1: MIPS-ALU" {  } { { "MIPS-ALU.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS-ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_PROCESSOR " "Found entity 1: MIPS_PROCESSOR" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_ALU_B-behavioural " "Found design unit 1: MIPS_ALU_B-behavioural" {  } { { "MIPS_ALU_B.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU_B.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119025 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU_B " "Found entity 1: MIPS_ALU_B" {  } { { "MIPS_ALU_B.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_ALU-structural " "Found design unit 1: MIPS_ALU-structural" {  } { { "MIPS_ALU.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119033 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU " "Found entity 1: MIPS_ALU" {  } { { "MIPS_ALU.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119043 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_s09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_s09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119055 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119055 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_s09 " "Found entity 1: lpm_constant0_lpm_constant_s09" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119055 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-structural " "Found design unit 1: controller-structural" {  } { { "controller.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119067 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2_32bit-structural " "Found design unit 1: and2_32bit-structural" {  } { { "and2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/and2_32bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119078 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2_32bit " "Found entity 1: and2_32bit" {  } { { "and2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/and2_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-structural " "Found design unit 1: alu_controller-structural" {  } { { "alu_controller.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/alu_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119090 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "alu_controller.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/alu_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bits_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32bits_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER32BITS_B-behv " "Found design unit 1: ADDER32BITS_B-behv" {  } { { "ADDER32BITS_B.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER32BITS_B.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119099 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER32BITS_B " "Found entity 1: ADDER32BITS_B" {  } { { "ADDER32BITS_B.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER32BITS_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER32BITS-rtl " "Found design unit 1: ADDER32BITS-rtl" {  } { { "ADDER32BITS.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER32BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119114 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER32BITS " "Found entity 1: ADDER32BITS" {  } { { "ADDER32BITS.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER32BITS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER8BITS-rtl " "Found design unit 1: ADDER8BITS-rtl" {  } { { "ADDER8BITS.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER8BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119128 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER8BITS " "Found entity 1: ADDER8BITS" {  } { { "ADDER8BITS.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER8BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-structural " "Found design unit 1: IFID-structural" {  } { { "IFID.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119137 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEX-behavioural " "Found design unit 1: IDEX-behavioural" {  } { { "IDEX.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IDEX.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119146 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXM-behavioural " "Found design unit 1: EXM-behavioural" {  } { { "EXM.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/EXM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119154 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXM " "Found entity 1: EXM" {  } { { "EXM.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/EXM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWB-behavioural " "Found design unit 1: MWB-behavioural" {  } { { "MWB.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MWB.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119162 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWB " "Found entity 1: MWB" {  } { { "MWB.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nxor2_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nxor2_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nxor2_5bit-structural " "Found design unit 1: nxor2_5bit-structural" {  } { { "nxor2_5bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/nxor2_5bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119170 ""} { "Info" "ISGN_ENTITY_NAME" "1 nxor2_5bit " "Found entity 1: nxor2_5bit" {  } { { "nxor2_5bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/nxor2_5bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocomp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerocomp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerocomp5-structural " "Found design unit 1: zerocomp5-structural" {  } { { "zerocomp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119177 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerocomp5 " "Found entity 1: zerocomp5" {  } { { "zerocomp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_2bit-structural " "Found design unit 1: mux4x1_2bit-structural" {  } { { "mux4x1_2bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119187 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_2bit " "Found entity 1: mux4x1_2bit" {  } { { "mux4x1_2bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-structural " "Found design unit 1: ForwardingUnit-structural" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp5-structural " "Found design unit 1: comp5-structural" {  } { { "comp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/comp5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119210 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp5 " "Found entity 1: comp5" {  } { { "comp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/comp5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp32-structural " "Found design unit 1: comp32-structural" {  } { { "comp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/comp32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119222 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp32 " "Found entity 1: comp32" {  } { { "comp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/comp32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nxor2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nxor2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nxor2_32bit-structural " "Found design unit 1: nxor2_32bit-structural" {  } { { "nxor2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/nxor2_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119233 ""} { "Info" "ISGN_ENTITY_NAME" "1 nxor2_32bit " "Found entity 1: nxor2_32bit" {  } { { "nxor2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/nxor2_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2_lpm_constant_r09-RTL " "Found design unit 1: lpm_constant2_lpm_constant_r09-RTL" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119243 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant2-RTL " "Found design unit 2: lpm_constant2-RTL" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119243 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2_lpm_constant_r09 " "Found entity 1: lpm_constant2_lpm_constant_r09" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119243 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant2 " "Found entity 2: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_6bit-structural " "Found design unit 1: mux2x1_6bit-structural" {  } { { "mux2x1_6bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_6bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119253 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_6bit " "Found entity 1: mux2x1_6bit" {  } { { "mux2x1_6bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_6bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-structural " "Found design unit 1: HazardDetectionUnit-structural" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119262 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_32bit-structural " "Found design unit 1: mux8x1_32bit-structural" {  } { { "mux8x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119273 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_32bit " "Found entity 1: mux8x1_32bit" {  } { { "mux8x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749119273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749119273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532749119507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_PROCESSOR MIPS_PROCESSOR:inst " "Elaborating entity \"MIPS_PROCESSOR\" for hierarchy \"MIPS_PROCESSOR:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "C:/Users/Ivor/Documents/mips32/TOP.bdf" { { 120 272 536 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119519 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction5\[31..0\] Instruction " "Bus \"Instruction5\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3224 3416 3144 "Instruction5\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532749119562 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction4\[31..0\] Instruction " "Bus \"Instruction4\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3112 3216 3416 3128 "Instruction4\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532749119563 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction3\[31..0\] Instruction " "Bus \"Instruction3\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3096 3224 3416 3112 "Instruction3\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532749119563 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction2\[31..0\] Instruction " "Bus \"Instruction2\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3080 3160 3416 3096 "Instruction2\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532749119564 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction1\[31..0\] Instruction " "Bus \"Instruction1\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3064 3232 3416 3080 "Instruction1\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532749119564 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "DestinationRegister " "Found inconsistent dimensions for element \"DestinationRegister\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1904 2000 2139 1920 "DestinationRegister\[4..0\]" "" } { 2072 2728 2866 2088 "DestinationRegister\[4..0\]" "" } { 2192 3832 3949 2208 "DestinationRegister" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532749119593 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pld_rs " "Found inconsistent dimensions for element \"pld_rs\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2088 2792 2855 2104 "pld_rs\[4..0\]" "" } { 2168 2688 2787 2184 "pld_rs" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532749119594 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "zero32 " "Found inconsistent dimensions for element \"zero32\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } { 1352 1984 2052 1368 "zero32\[5..0\]" "" } { 3144 3216 3400 3160 "zero32\[31..0\]" "" } { 2272 2320 2384 2288 "zero32" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532749119594 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DestinationRegister " "Converted elements in bus name \"DestinationRegister\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DestinationRegister\[4..0\] DestinationRegister4..0 " "Converted element name(s) from \"DestinationRegister\[4..0\]\" to \"DestinationRegister4..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1904 2000 2139 1920 "DestinationRegister\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119595 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DestinationRegister\[4..0\] DestinationRegister4..0 " "Converted element name(s) from \"DestinationRegister\[4..0\]\" to \"DestinationRegister4..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2072 2728 2866 2088 "DestinationRegister\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119595 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1904 2000 2139 1920 "DestinationRegister\[4..0\]" "" } { 2072 2728 2866 2088 "DestinationRegister\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119595 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction " "Converted elements in bus name \"Instruction\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[25..0\] Instruction25..0 " "Converted element name(s) from \"Instruction\[25..0\]\" to \"Instruction25..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 704 1872 1955 720 "Instruction\[25..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[20..16\] Instruction20..16 " "Converted element name(s) from \"Instruction\[20..16\]\" to \"Instruction20..16\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2216 2507 2608 2240 "Instruction\[20..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[15..11\] Instruction15..11 " "Converted element name(s) from \"Instruction\[15..11\]\" to \"Instruction15..11\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2288 2488 2592 2312 "Instruction\[15..11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[25..21\] Instruction25..21 " "Converted element name(s) from \"Instruction\[25..21\]\" to \"Instruction25..21\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1776 1936 2129 1792 "Instruction\[25..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[25..21\] Instruction25..21 " "Converted element name(s) from \"Instruction\[25..21\]\" to \"Instruction25..21\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[31..26\] Instruction31..26 " "Converted element name(s) from \"Instruction\[31..26\]\" to \"Instruction31..26\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1312 1936 2049 1328 "Instruction\[31..26\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[20..16\] Instruction20..16 " "Converted element name(s) from \"Instruction\[20..16\]\" to \"Instruction20..16\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1504 2008 2120 1520 "Instruction\[20..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[25..21\] Instruction25..21 " "Converted element name(s) from \"Instruction\[25..21\]\" to \"Instruction25..21\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1536 2008 2120 1552 "Instruction\[25..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[15..0\] Instruction15..0 " "Converted element name(s) from \"Instruction\[15..0\]\" to \"Instruction15..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2104 1936 2352 2120 "Instruction\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[31..0\] Instruction31..0 " "Converted element name(s) from \"Instruction\[31..0\]\" to \"Instruction31..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1832 1864 1936 1842 "Instruction\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[20..16\] Instruction20..16 " "Converted element name(s) from \"Instruction\[20..16\]\" to \"Instruction20..16\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1816 1944 2131 1832 "Instruction\[20..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[31..0\] Instruction31..0 " "Converted element name(s) from \"Instruction\[31..0\]\" to \"Instruction31..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3528 3643 3144 "Instruction\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119597 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 704 1872 1955 720 "Instruction\[25..0\]" "" } { 2216 2507 2608 2240 "Instruction\[20..16\]" "" } { 2288 2488 2592 2312 "Instruction\[15..11\]" "" } { 1776 1936 2129 1792 "Instruction\[25..21\]" "" } { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } { 1312 1936 2049 1328 "Instruction\[31..26\]" "" } { 1504 2008 2120 1520 "Instruction\[20..16\]" "" } { 1536 2008 2120 1552 "Instruction\[25..21\]" "" } { 2104 1936 2352 2120 "Instruction\[15..0\]" "" } { 1832 1864 1936 1842 "Instruction\[31..0\]" "" } { 1816 1944 2131 1832 "Instruction\[20..16\]" "" } { 3128 3528 3643 3144 "Instruction\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119597 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction1 " "Converted elements in bus name \"Instruction1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction1\[31..0\] Instruction131..0 " "Converted element name(s) from \"Instruction1\[31..0\]\" to \"Instruction131..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3064 3232 3416 3080 "Instruction1\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119602 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3064 3232 3416 3080 "Instruction1\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119602 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction2 " "Converted elements in bus name \"Instruction2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction2\[31..0\] Instruction231..0 " "Converted element name(s) from \"Instruction2\[31..0\]\" to \"Instruction231..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3080 3160 3416 3096 "Instruction2\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119603 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3080 3160 3416 3096 "Instruction2\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119603 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction3 " "Converted elements in bus name \"Instruction3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction3\[31..0\] Instruction331..0 " "Converted element name(s) from \"Instruction3\[31..0\]\" to \"Instruction331..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3096 3224 3416 3112 "Instruction3\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119603 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3096 3224 3416 3112 "Instruction3\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119603 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction4 " "Converted elements in bus name \"Instruction4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction4\[31..0\] Instruction431..0 " "Converted element name(s) from \"Instruction4\[31..0\]\" to \"Instruction431..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3112 3216 3416 3128 "Instruction4\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119604 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3112 3216 3416 3128 "Instruction4\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119604 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction5 " "Converted elements in bus name \"Instruction5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction5\[31..0\] Instruction531..0 " "Converted element name(s) from \"Instruction5\[31..0\]\" to \"Instruction531..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3224 3416 3144 "Instruction5\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119604 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3224 3416 3144 "Instruction5\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119604 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pld_rs " "Converted elements in bus name \"pld_rs\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pld_rs\[4..0\] pld_rs4..0 " "Converted element name(s) from \"pld_rs\[4..0\]\" to \"pld_rs4..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2088 2792 2855 2104 "pld_rs\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119605 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2088 2792 2855 2104 "pld_rs\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119605 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zero32 " "Converted elements in bus name \"zero32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero32\[26..0\] zero3226..0 " "Converted element name(s) from \"zero32\[26..0\]\" to \"zero3226..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119606 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero32\[5..0\] zero325..0 " "Converted element name(s) from \"zero32\[5..0\]\" to \"zero325..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1352 1984 2052 1368 "zero32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119606 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero32\[31..0\] zero3231..0 " "Converted element name(s) from \"zero32\[31..0\]\" to \"zero3231..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3144 3216 3400 3160 "zero32\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119606 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } { 1352 1984 2052 1368 "zero32\[5..0\]" "" } { 3144 3216 3400 3160 "zero32\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532749119606 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GReset " "Pin \"GReset\" not connected" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1984 904 1080 2000 "GReset" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1532749119642 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC VccSignal " "Primitive \"VCC\" of instance \"VccSignal\" not used" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1808 888 920 1824 "VccSignal" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1532749119642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWB MIPS_PROCESSOR:inst\|MWB:inst19 " "Elaborating entity \"MWB\" for hierarchy \"MIPS_PROCESSOR:inst\|MWB:inst19\"" {  } { { "MIPS_PROCESSOR.bdf" "inst19" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1528 3728 3832 2464 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXM MIPS_PROCESSOR:inst\|EXM:EX/M " "Elaborating entity \"EXM\" for hierarchy \"MIPS_PROCESSOR:inst\|EXM:EX/M\"" {  } { { "MIPS_PROCESSOR.bdf" "EX/M" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1320 3216 3320 2256 "EX/M" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX MIPS_PROCESSOR:inst\|IDEX:inst11 " "Elaborating entity \"IDEX\" for hierarchy \"MIPS_PROCESSOR:inst\|IDEX:inst11\"" {  } { { "MIPS_PROCESSOR.bdf" "inst11" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1088 2592 2688 2424 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller MIPS_PROCESSOR:inst\|controller:inst7 " "Elaborating entity \"controller\" for hierarchy \"MIPS_PROCESSOR:inst\|controller:inst7\"" {  } { { "MIPS_PROCESSOR.bdf" "inst7" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 944 2128 2304 1184 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_6bit MIPS_PROCESSOR:inst\|mux2x1_6bit:inst17 " "Elaborating entity \"mux2x1_6bit\" for hierarchy \"MIPS_PROCESSOR:inst\|mux2x1_6bit:inst17\"" {  } { { "MIPS_PROCESSOR.bdf" "inst17" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1296 2048 2136 1408 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_1bit MIPS_PROCESSOR:inst\|mux2x1_6bit:inst17\|mux2x1_1bit:mux5 " "Elaborating entity \"mux2x1_1bit\" for hierarchy \"MIPS_PROCESSOR:inst\|mux2x1_6bit:inst17\|mux2x1_1bit:mux5\"" {  } { { "mux2x1_6bit.vhd" "mux5" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_6bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24 " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\"" {  } { { "MIPS_PROCESSOR.bdf" "inst24" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1488 2120 2328 1600 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp5 MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1 " "Elaborating entity \"comp5\" for hierarchy \"MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1\"" {  } { { "HazardDetectionUnit.vhd" "comparator1" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nxor2_5bit MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1\|nxor2_5bit:xor_gate " "Elaborating entity \"nxor2_5bit\" for hierarchy \"MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1\|nxor2_5bit:xor_gate\"" {  } { { "comp5.vhd" "xor_gate" { Text "C:/Users/Ivor/Documents/mips32/comp5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749119970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerocomp5 MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|zerocomp5:nonzero1 " "Elaborating entity \"zerocomp5\" for hierarchy \"MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|zerocomp5:nonzero1\"" {  } { { "HazardDetectionUnit.vhd" "nonzero1" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd zerocomp5.vhd(12) " "Verilog HDL or VHDL warning at zerocomp5.vhd(12): object \"gnd\" assigned a value but never read" {  } { { "zerocomp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp5.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532749120032 "|TOP|MIPS_PROCESSOR:inst|HazardDetectionUnit:inst10|zerocomp5:nonzero1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_32bit MIPS_PROCESSOR:inst\|mux8x1_32bit:InstructionOutputMux " "Elaborating entity \"mux8x1_32bit\" for hierarchy \"MIPS_PROCESSOR:inst\|mux8x1_32bit:InstructionOutputMux\"" {  } { { "MIPS_PROCESSOR.bdf" "InstructionOutputMux" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3040 3416 3528 3248 "InstructionOutputMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_1bit MIPS_PROCESSOR:inst\|mux8x1_32bit:InstructionOutputMux\|mux8x1_1bit:mux31 " "Elaborating entity \"mux8x1_1bit\" for hierarchy \"MIPS_PROCESSOR:inst\|mux8x1_32bit:InstructionOutputMux\|mux8x1_1bit:mux31\"" {  } { { "mux8x1_32bit.vhd" "mux31" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_32bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID MIPS_PROCESSOR:inst\|IFID:IF/ID " "Elaborating entity \"IFID\" for hierarchy \"MIPS_PROCESSOR:inst\|IFID:IF/ID\"" {  } { { "MIPS_PROCESSOR.bdf" "IF/ID" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1176 1776 1864 2032 "IF/ID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120398 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_ins IFID.vhd(13) " "VHDL Signal Declaration warning at IFID.vhd(13): used implicit default value for signal \"o_ins\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IFID.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IFID.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1532749120426 "|TOP|MIPS_PROCESSOR:inst|IFID:IF/ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 MIPS_PROCESSOR:inst\|IFID:IF/ID\|reg32:pcreg " "Elaborating entity \"reg32\" for hierarchy \"MIPS_PROCESSOR:inst\|IFID:IF/ID\|reg32:pcreg\"" {  } { { "IFID.vhd" "pcreg" { Text "C:/Users/Ivor/Documents/mips32/IFID.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM256x32 MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY " "Elaborating entity \"ROM256x32\" for hierarchy \"MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\"" {  } { { "MIPS_PROCESSOR.bdf" "INSTRUCTION_MEMORY" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1800 1504 1720 1936 "INSTRUCTION_MEMORY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "ROM256x32.vhd" "altsyncram_component" { Text "C:/Users/Ivor/Documents/mips32/ROM256x32.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "ROM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ROM256x32.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532749120658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_CONTENTS -TEST PROGRAM.mif " "Parameter \"init_file\" = \"ROM_CONTENTS -TEST PROGRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120660 ""}  } { { "ROM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ROM256x32.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532749120660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7b1 " "Found entity 1: altsyncram_d7b1" {  } { { "db/altsyncram_d7b1.tdf" "" { Text "C:/Users/Ivor/Documents/mips32/db/altsyncram_d7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749120975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749120975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7b1 MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\|altsyncram:altsyncram_component\|altsyncram_d7b1:auto_generated " "Elaborating entity \"altsyncram_d7b1\" for hierarchy \"MIPS_PROCESSOR:inst\|ROM256x32:INSTRUCTION_MEMORY\|altsyncram:altsyncram_component\|altsyncram_d7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749120979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 MIPS_PROCESSOR:inst\|reg32:PCRegister " "Elaborating entity \"reg32\" for hierarchy \"MIPS_PROCESSOR:inst\|reg32:PCRegister\"" {  } { { "MIPS_PROCESSOR.bdf" "PCRegister" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1784 1136 1256 1904 "PCRegister" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32bit MIPS_PROCESSOR:inst\|mux2x1_32bit:JumpOrNot " "Elaborating entity \"mux2x1_32bit\" for hierarchy \"MIPS_PROCESSOR:inst\|mux2x1_32bit:JumpOrNot\"" {  } { { "MIPS_PROCESSOR.bdf" "JumpOrNot" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 856 3288 3400 984 "JumpOrNot" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp32 MIPS_PROCESSOR:inst\|comp32:inst15 " "Elaborating entity \"comp32\" for hierarchy \"MIPS_PROCESSOR:inst\|comp32:inst15\"" {  } { { "MIPS_PROCESSOR.bdf" "inst15" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1840 2424 2544 1920 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nxor2_32bit MIPS_PROCESSOR:inst\|comp32:inst15\|nxor2_32bit:xor_gate " "Elaborating entity \"nxor2_32bit\" for hierarchy \"MIPS_PROCESSOR:inst\|comp32:inst15\|nxor2_32bit:xor_gate\"" {  } { { "comp32.vhd" "xor_gate" { Text "C:/Users/Ivor/Documents/mips32/comp32.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8 " "Elaborating entity \"REGISTER_FILE\" for hierarchy \"MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\"" {  } { { "MIPS_PROCESSOR.bdf" "inst8" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1744 2120 2408 2016 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE_COMPONENT1 MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst " "Elaborating entity \"REGFILE_COMPONENT1\" for hierarchy \"MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\"" {  } { { "REGISTER_FILE.bdf" "inst" { Schematic "C:/Users/Ivor/Documents/mips32/REGISTER_FILE.bdf" { { 272 296 488 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\|altsyncram:altsyncram_component\"" {  } { { "REGFILE_COMPONENT1.vhd" "altsyncram_component" { Text "C:/Users/Ivor/Documents/mips32/REGFILE_COMPONENT1.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\|altsyncram:altsyncram_component\"" {  } { { "REGFILE_COMPONENT1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/REGFILE_COMPONENT1.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121432 ""}  } { { "REGFILE_COMPONENT1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/REGFILE_COMPONENT1.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532749121432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fn1 " "Found entity 1: altsyncram_2fn1" {  } { { "db/altsyncram_2fn1.tdf" "" { Text "C:/Users/Ivor/Documents/mips32/db/altsyncram_2fn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749121797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749121797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2fn1 MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\|altsyncram:altsyncram_component\|altsyncram_2fn1:auto_generated " "Elaborating entity \"altsyncram_2fn1\" for hierarchy \"MIPS_PROCESSOR:inst\|REGISTER_FILE:inst8\|REGFILE_COMPONENT1:inst\|altsyncram:altsyncram_component\|altsyncram_2fn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749121802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER32BITS_B MIPS_PROCESSOR:inst\|ADDER32BITS_B:inst9 " "Elaborating entity \"ADDER32BITS_B\" for hierarchy \"MIPS_PROCESSOR:inst\|ADDER32BITS_B:inst9\"" {  } { { "MIPS_PROCESSOR.bdf" "inst9" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1624 1568 1688 1704 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 MIPS_PROCESSOR:inst\|lpm_constant0:inst2 " "Elaborating entity \"lpm_constant0\" for hierarchy \"MIPS_PROCESSOR:inst\|lpm_constant0:inst2\"" {  } { { "MIPS_PROCESSOR.bdf" "inst2" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1688 1432 1544 1736 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_s09 MIPS_PROCESSOR:inst\|lpm_constant0:inst2\|lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component " "Elaborating entity \"lpm_constant0_lpm_constant_s09\" for hierarchy \"MIPS_PROCESSOR:inst\|lpm_constant0:inst2\|lpm_constant0_lpm_constant_s09:lpm_constant0_lpm_constant_s09_component\"" {  } { { "lpm_constant0.vhd" "lpm_constant0_lpm_constant_s09_component" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl2 MIPS_PROCESSOR:inst\|shl2:ShiftLeft2 " "Elaborating entity \"shl2\" for hierarchy \"MIPS_PROCESSOR:inst\|shl2:ShiftLeft2\"" {  } { { "MIPS_PROCESSOR.bdf" "ShiftLeft2" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 984 2984 3112 1064 "ShiftLeft2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl2extend MIPS_PROCESSOR:inst\|shl2extend:ShiftLeftAndExtend2 " "Elaborating entity \"shl2extend\" for hierarchy \"MIPS_PROCESSOR:inst\|shl2extend:ShiftLeftAndExtend2\"" {  } { { "MIPS_PROCESSOR.bdf" "ShiftLeftAndExtend2" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 688 1952 2112 768 "ShiftLeftAndExtend2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend MIPS_PROCESSOR:inst\|signextend:inst1 " "Elaborating entity \"signextend\" for hierarchy \"MIPS_PROCESSOR:inst\|signextend:inst1\"" {  } { { "MIPS_PROCESSOR.bdf" "inst1" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2032 2352 2480 2216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_ALU MIPS_PROCESSOR:inst\|MIPS_ALU:inst " "Elaborating entity \"MIPS_ALU\" for hierarchy \"MIPS_PROCESSOR:inst\|MIPS_ALU:inst\"" {  } { { "MIPS_PROCESSOR.bdf" "inst" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1736 3064 3176 1912 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122203 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_slt MIPS_ALU.vhd(16) " "VHDL Signal Declaration warning at MIPS_ALU.vhd(16): used implicit default value for signal \"mux_slt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_ALU.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1532749122224 "|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2_32bit MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|and2_32bit:and_unit " "Elaborating entity \"and2_32bit\" for hierarchy \"MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|and2_32bit:and_unit\"" {  } { { "MIPS_ALU.vhd" "and_unit" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2_32bit MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|or2_32bit:or_unit " "Elaborating entity \"or2_32bit\" for hierarchy \"MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|or2_32bit:or_unit\"" {  } { { "MIPS_ALU.vhd" "or_unit" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bit MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|not_32bit:not_unit " "Elaborating entity \"not_32bit\" for hierarchy \"MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|not_32bit:not_unit\"" {  } { { "MIPS_ALU.vhd" "not_unit" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerocomp32 MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|zerocomp32:zerocomp " "Elaborating entity \"zerocomp32\" for hierarchy \"MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|zerocomp32:zerocomp\"" {  } { { "MIPS_ALU.vhd" "zerocomp" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd zerocomp32.vhd(12) " "Verilog HDL or VHDL warning at zerocomp32.vhd(12): object \"gnd\" assigned a value but never read" {  } { { "zerocomp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp32.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532749122616 "|TOP|MIPS_PROCESSOR:inst|MIPS_ALU:inst|zerocomp32:zerocomp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_32bit MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|mux4x1_32bit:mux " "Elaborating entity \"mux4x1_32bit\" for hierarchy \"MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|mux4x1_32bit:mux\"" {  } { { "MIPS_ALU.vhd" "mux" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_1bit MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|mux4x1_32bit:mux\|mux4x1_1bit:mux31 " "Elaborating entity \"mux4x1_1bit\" for hierarchy \"MIPS_PROCESSOR:inst\|MIPS_ALU:inst\|mux4x1_32bit:mux\|mux4x1_1bit:mux31\"" {  } { { "mux4x1_32bit.vhd" "mux31" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_32bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_32bit MIPS_PROCESSOR:inst\|mux4x1_32bit:ALU_AMux " "Elaborating entity \"mux4x1_32bit\" for hierarchy \"MIPS_PROCESSOR:inst\|mux4x1_32bit:ALU_AMux\"" {  } { { "MIPS_PROCESSOR.bdf" "ALU_AMux" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1344 2872 2992 1560 "ALU_AMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit MIPS_PROCESSOR:inst\|ForwardingUnit:inst20 " "Elaborating entity \"ForwardingUnit\" for hierarchy \"MIPS_PROCESSOR:inst\|ForwardingUnit:inst20\"" {  } { { "MIPS_PROCESSOR.bdf" "inst20" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2040 2848 3024 2184 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749122953 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C1 ForwardingUnit.vhd(25) " "VHDL Signal Declaration warning at ForwardingUnit.vhd(25): used implicit default value for signal \"C1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1532749122968 "|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C2 ForwardingUnit.vhd(25) " "VHDL Signal Declaration warning at ForwardingUnit.vhd(25): used implicit default value for signal \"C2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1532749122969 "|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C3 ForwardingUnit.vhd(25) " "VHDL Signal Declaration warning at ForwardingUnit.vhd(25): used implicit default value for signal \"C3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1532749122969 "|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C4 ForwardingUnit.vhd(25) " "VHDL Signal Declaration warning at ForwardingUnit.vhd(25): used implicit default value for signal \"C4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1532749122969 "|TOP|MIPS_PROCESSOR:inst|ForwardingUnit:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_2bit MIPS_PROCESSOR:inst\|ForwardingUnit:inst20\|mux4x1_2bit:fwdAmux " "Elaborating entity \"mux4x1_2bit\" for hierarchy \"MIPS_PROCESSOR:inst\|ForwardingUnit:inst20\|mux4x1_2bit:fwdAmux\"" {  } { { "ForwardingUnit.vhd" "fwdAmux" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller MIPS_PROCESSOR:inst\|alu_controller:inst13 " "Elaborating entity \"alu_controller\" for hierarchy \"MIPS_PROCESSOR:inst\|alu_controller:inst13\"" {  } { { "MIPS_PROCESSOR.bdf" "inst13" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2360 2856 3008 2528 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5bit MIPS_PROCESSOR:inst\|mux2x1_5bit:inst14 " "Elaborating entity \"mux2x1_5bit\" for hierarchy \"MIPS_PROCESSOR:inst\|mux2x1_5bit:inst14\"" {  } { { "MIPS_PROCESSOR.bdf" "inst14" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2208 2864 2992 2336 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM256x32 MIPS_PROCESSOR:inst\|RAM256x32:inst5 " "Elaborating entity \"RAM256x32\" for hierarchy \"MIPS_PROCESSOR:inst\|RAM256x32:inst5\"" {  } { { "MIPS_PROCESSOR.bdf" "inst5" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1792 3504 3688 1904 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPS_PROCESSOR:inst\|RAM256x32:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MIPS_PROCESSOR:inst\|RAM256x32:inst5\|altsyncram:altsyncram_component\"" {  } { { "RAM256x32.vhd" "altsyncram_component" { Text "C:/Users/Ivor/Documents/mips32/RAM256x32.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_PROCESSOR:inst\|RAM256x32:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MIPS_PROCESSOR:inst\|RAM256x32:inst5\|altsyncram:altsyncram_component\"" {  } { { "RAM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/RAM256x32.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_PROCESSOR:inst\|RAM256x32:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"MIPS_PROCESSOR:inst\|RAM256x32:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_CONTENTS.mif " "Parameter \"init_file\" = \"RAM_CONTENTS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123498 ""}  } { { "RAM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/RAM256x32.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532749123498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6i1 " "Found entity 1: altsyncram_a6i1" {  } { { "db/altsyncram_a6i1.tdf" "" { Text "C:/Users/Ivor/Documents/mips32/db/altsyncram_a6i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532749123800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532749123800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6i1 MIPS_PROCESSOR:inst\|RAM256x32:inst5\|altsyncram:altsyncram_component\|altsyncram_a6i1:auto_generated " "Elaborating entity \"altsyncram_a6i1\" for hierarchy \"MIPS_PROCESSOR:inst\|RAM256x32:inst5\|altsyncram:altsyncram_component\|altsyncram_a6i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_8bit MIPS_PROCESSOR:inst\|mux8x1_8bit:OutputMultiplexor " "Elaborating entity \"mux8x1_8bit\" for hierarchy \"MIPS_PROCESSOR:inst\|mux8x1_8bit:OutputMultiplexor\"" {  } { { "MIPS_PROCESSOR.bdf" "OutputMultiplexor" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2688 3408 3544 2904 "OutputMultiplexor" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2 MIPS_PROCESSOR:inst\|lpm_constant2:inst16 " "Elaborating entity \"lpm_constant2\" for hierarchy \"MIPS_PROCESSOR:inst\|lpm_constant2:inst16\"" {  } { { "MIPS_PROCESSOR.bdf" "inst16" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2264 2208 2320 2312 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2_lpm_constant_r09 MIPS_PROCESSOR:inst\|lpm_constant2:inst16\|lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component " "Elaborating entity \"lpm_constant2_lpm_constant_r09\" for hierarchy \"MIPS_PROCESSOR:inst\|lpm_constant2:inst16\|lpm_constant2_lpm_constant_r09:lpm_constant2_lpm_constant_r09_component\"" {  } { { "lpm_constant2.vhd" "lpm_constant2_lpm_constant_r09_component" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532749123951 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1 comp_output Input Output " "Port direction mismatch for entity \"MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1\" at port \"comp_output\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "HazardDetectionUnit.vhd" "MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 43 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1532749124433 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1 comp_output Input Output " "Port direction mismatch for entity \"MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1\" at port \"comp_output\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "HazardDetectionUnit.vhd" "MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 43 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1532749124434 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1 comp_output Input Output " "Port direction mismatch for entity \"MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1\" at port \"comp_output\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "HazardDetectionUnit.vhd" "MIPS_PROCESSOR:inst\|HazardDetectionUnit:inst24\|comp5:comparator1" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 43 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Quartus II" 0 -1 1532749124435 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1532749124695 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 52 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532749126896 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 27 23:38:46 2018 " "Processing ended: Fri Jul 27 23:38:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532749126896 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532749126896 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532749126896 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532749126896 ""}
