============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  01:55:01 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           4    9.386    gscl45nm 
AOI21X1          8   22.526    gscl45nm 
BUFX2           41   96.206    gscl45nm 
DFFSR           34  351.036    gscl45nm 
HAX1            42  197.106    gscl45nm 
INVX1           63   88.698    gscl45nm 
MUX2X1          30  112.632    gscl45nm 
OAI21X1          6   16.895    gscl45nm 
XOR2X1           4   18.772    gscl45nm 
----------------------------------------
total          232  913.258             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        34 351.036   38.4 
inverter          63  88.698    9.7 
buffer            41  96.206   10.5 
logic             94 377.317   41.3 
------------------------------------
total            232 913.258  100.0 

