
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)

Loaded SDC plugin
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/nguyenviet/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/nguyenviet/Downloads/des/des_core.v
Parsing SystemVerilog input from `/home/nguyenviet/Downloads/des/des_core.v' to AST representation.
Generating RTLIL representation for module `\des_core'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \des_core

3.2. Analyzing design hierarchy..
Top module:  \des_core
Removed 0 unused modules.

4. Generating Graphviz representation of design.
Writing dot description to `/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/06-yosys-synthesis/hierarchy.dot'.
Dumping module des_core to page 1.
Renaming module des_core to des_core.

5. Executing TRIBUF pass.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \des_core

6.2. Analyzing design hierarchy..
Top module:  \des_core
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:885$57 in module des_core.
Marked 2 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:878$54 in module des_core.
Marked 1 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:874$52 in module des_core.
Marked 1 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:866$43 in module des_core.
Marked 2 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:859$40 in module des_core.
Marked 1 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:848$23 in module des_core.
Marked 3 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:813$22 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:688$14 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:603$13 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:518$12 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:433$11 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:348$10 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:263$9 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:178$8 in module des_core.
Marked 5 switch rules as full_case in process $proc$/home/nguyenviet/Downloads/des/des_core.v:93$7 in module des_core.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 8 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).

11. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:885$57'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:878$54'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:874$52'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:866$43'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:859$40'.
Found async reset \rst_n in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:848$23'.

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 32 switches.
<suppressed ~20 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:885$57'.
     1/1: $0\decipher_process[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:878$54'.
     1/1: $0\encipher_process[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:874$52'.
     1/1: $0\encipher_en_sync[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:866$43'.
     1/1: $0\k16_calculation[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:859$40'.
     1/1: $0\key_process[0:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:848$23'.
     1/1: $0\rcounter[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:813$22'.
     1/2: $0\dn[27:0]
     2/2: $0\cn[27:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:783$15'.
     1/2: $0\rn[31:0]
     2/2: $0\ln[31:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:688$14'.
     1/5: $5\s8_out[3:0]
     2/5: $4\s8_out[3:0]
     3/5: $3\s8_out[3:0]
     4/5: $2\s8_out[3:0]
     5/5: $1\s8_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:603$13'.
     1/5: $5\s7_out[3:0]
     2/5: $4\s7_out[3:0]
     3/5: $3\s7_out[3:0]
     4/5: $2\s7_out[3:0]
     5/5: $1\s7_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:518$12'.
     1/5: $5\s6_out[3:0]
     2/5: $4\s6_out[3:0]
     3/5: $3\s6_out[3:0]
     4/5: $2\s6_out[3:0]
     5/5: $1\s6_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:433$11'.
     1/5: $5\s5_out[3:0]
     2/5: $4\s5_out[3:0]
     3/5: $3\s5_out[3:0]
     4/5: $2\s5_out[3:0]
     5/5: $1\s5_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:348$10'.
     1/5: $5\s4_out[3:0]
     2/5: $4\s4_out[3:0]
     3/5: $3\s4_out[3:0]
     4/5: $2\s4_out[3:0]
     5/5: $1\s4_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:263$9'.
     1/5: $5\s3_out[3:0]
     2/5: $4\s3_out[3:0]
     3/5: $3\s3_out[3:0]
     4/5: $2\s3_out[3:0]
     5/5: $1\s3_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:178$8'.
     1/5: $5\s2_out[3:0]
     2/5: $4\s2_out[3:0]
     3/5: $3\s2_out[3:0]
     4/5: $2\s2_out[3:0]
     5/5: $1\s2_out[3:0]
Creating decoders for process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:93$7'.
     1/5: $5\s1_out[3:0]
     2/5: $4\s1_out[3:0]
     3/5: $3\s1_out[3:0]
     4/5: $2\s1_out[3:0]
     5/5: $1\s1_out[3:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\des_core.\s8_out' from process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:688$14'.
No latch inferred for signal `\des_core.\s7_out' from process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:603$13'.
No latch inferred for signal `\des_core.\s6_out' from process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:518$12'.
No latch inferred for signal `\des_core.\s5_out' from process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:433$11'.
No latch inferred for signal `\des_core.\s4_out' from process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:348$10'.
No latch inferred for signal `\des_core.\s3_out' from process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:263$9'.
No latch inferred for signal `\des_core.\s2_out' from process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:178$8'.
No latch inferred for signal `\des_core.\s1_out' from process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:93$7'.

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\des_core.\decipher_process' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:885$57'.
  created $adff cell `$procdff$440' with positive edge clock and negative level reset.
Creating register for signal `\des_core.\encipher_process' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:878$54'.
  created $adff cell `$procdff$441' with positive edge clock and negative level reset.
Creating register for signal `\des_core.\encipher_en_sync' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:874$52'.
  created $adff cell `$procdff$442' with positive edge clock and negative level reset.
Creating register for signal `\des_core.\k16_calculation' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:866$43'.
  created $adff cell `$procdff$443' with positive edge clock and negative level reset.
Creating register for signal `\des_core.\key_process' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:859$40'.
  created $adff cell `$procdff$444' with positive edge clock and negative level reset.
Creating register for signal `\des_core.\rcounter' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:848$23'.
  created $adff cell `$procdff$445' with positive edge clock and negative level reset.
Creating register for signal `\des_core.\cn' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:813$22'.
  created $dff cell `$procdff$446' with positive edge clock.
Creating register for signal `\des_core.\dn' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:813$22'.
  created $dff cell `$procdff$447' with positive edge clock.
Creating register for signal `\des_core.\ln' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:783$15'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `\des_core.\rn' using process `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:783$15'.
  created $dff cell `$procdff$449' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:885$57'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:885$57'.
Found and cleaned up 2 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:878$54'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:878$54'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:874$52'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:866$43'.
Found and cleaned up 2 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:859$40'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:859$40'.
Found and cleaned up 1 empty switch in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:848$23'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:848$23'.
Found and cleaned up 4 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:813$22'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:813$22'.
Found and cleaned up 1 empty switch in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:783$15'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:783$15'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:688$14'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:688$14'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:603$13'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:603$13'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:518$12'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:518$12'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:433$11'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:433$11'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:348$10'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:348$10'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:263$9'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:263$9'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:178$8'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:178$8'.
Found and cleaned up 5 empty switches in `\des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:93$7'.
Removing empty process `des_core.$proc$/home/nguyenviet/Downloads/des/des_core.v:93$7'.
Cleaned up 52 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module des_core...
Found and reported 0 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~25 debug messages>

20. Executing FLATTEN pass (flatten design).

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 7 unused cells and 103 unused wires.
<suppressed ~8 debug messages>

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/4 on $pmux $procmux$234.
    dead port 2/4 on $pmux $procmux$234.
    dead port 3/4 on $pmux $procmux$234.
    dead port 2/2 on $mux $procmux$240.
    dead port 2/2 on $mux $procmux$245.
    dead port 2/2 on $mux $procmux$251.
    dead port 1/4 on $pmux $procmux$260.
    dead port 2/4 on $pmux $procmux$260.
    dead port 3/4 on $pmux $procmux$260.
    dead port 2/2 on $mux $procmux$266.
    dead port 2/2 on $mux $procmux$271.
    dead port 2/2 on $mux $procmux$277.
    dead port 1/4 on $pmux $procmux$286.
    dead port 2/4 on $pmux $procmux$286.
    dead port 3/4 on $pmux $procmux$286.
    dead port 2/2 on $mux $procmux$292.
    dead port 2/2 on $mux $procmux$297.
    dead port 2/2 on $mux $procmux$303.
    dead port 1/4 on $pmux $procmux$312.
    dead port 2/4 on $pmux $procmux$312.
    dead port 3/4 on $pmux $procmux$312.
    dead port 2/2 on $mux $procmux$318.
    dead port 2/2 on $mux $procmux$323.
    dead port 2/2 on $mux $procmux$329.
    dead port 1/4 on $pmux $procmux$338.
    dead port 2/4 on $pmux $procmux$338.
    dead port 3/4 on $pmux $procmux$338.
    dead port 2/2 on $mux $procmux$344.
    dead port 2/2 on $mux $procmux$349.
    dead port 2/2 on $mux $procmux$355.
    dead port 1/4 on $pmux $procmux$364.
    dead port 2/4 on $pmux $procmux$364.
    dead port 3/4 on $pmux $procmux$364.
    dead port 2/2 on $mux $procmux$370.
    dead port 2/2 on $mux $procmux$375.
    dead port 2/2 on $mux $procmux$381.
    dead port 1/4 on $pmux $procmux$390.
    dead port 2/4 on $pmux $procmux$390.
    dead port 3/4 on $pmux $procmux$390.
    dead port 2/2 on $mux $procmux$396.
    dead port 2/2 on $mux $procmux$401.
    dead port 2/2 on $mux $procmux$407.
    dead port 1/4 on $pmux $procmux$416.
    dead port 2/4 on $pmux $procmux$416.
    dead port 3/4 on $pmux $procmux$416.
    dead port 2/2 on $mux $procmux$422.
    dead port 2/2 on $mux $procmux$427.
    dead port 2/2 on $mux $procmux$433.
Removed 48 multiplexer ports.
<suppressed ~21 debug messages>

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

23.6. Executing OPT_DFF pass (perform DFF optimizations).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

23.9. Rerunning OPT passes. (Maybe there is more to do..)

23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

23.13. Executing OPT_DFF pass (perform DFF optimizations).

23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

23.16. Finished OPT passes. (There is nothing left to do.)

24. Executing FSM pass (extract and optimize FSM).

24.1. Executing FSM_DETECT pass (finding FSMs in design).

24.2. Executing FSM_EXTRACT pass (extracting FSM from design).

24.3. Executing FSM_OPT pass (simple optimizations of FSMs).

24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

24.5. Executing FSM_OPT pass (simple optimizations of FSMs).

24.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

24.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

24.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25. Executing OPT pass (performing simple optimizations).

25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

25.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$449 ($dff) from module des_core (D = $xor$/home/nguyenviet/Downloads/des/des_core.v:786$17_Y, Q = \rn).
Adding EN signal on $procdff$448 ($dff) from module des_core (D = \r_input, Q = \ln).
Adding EN signal on $procdff$447 ($dff) from module des_core (D = $0\dn[27:0], Q = \dn).
Adding EN signal on $procdff$446 ($dff) from module des_core (D = $0\cn[27:0], Q = \cn).
Adding EN signal on $procdff$445 ($adff) from module des_core (D = $add$/home/nguyenviet/Downloads/des/des_core.v:851$25_Y, Q = \rcounter).
Adding EN signal on $procdff$444 ($adff) from module des_core (D = $0\key_process[0:0], Q = \key_process).
Adding EN signal on $procdff$441 ($adff) from module des_core (D = $0\encipher_process[0:0], Q = \encipher_process).
Adding EN signal on $procdff$440 ($adff) from module des_core (D = $procmux$190_Y, Q = \decipher_process).

25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~3 debug messages>

25.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

25.13. Executing OPT_DFF pass (perform DFF optimizations).

25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

25.16. Rerunning OPT passes. (Maybe there is more to do..)

25.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

25.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

25.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

25.20. Executing OPT_DFF pass (perform DFF optimizations).

25.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

25.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

25.23. Finished OPT passes. (There is nothing left to do.)

26. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$100 ($auto$proc_rom.cc:150:do_switch$98).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$104 ($auto$proc_rom.cc:150:do_switch$102).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$108 ($auto$proc_rom.cc:150:do_switch$106).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$112 ($auto$proc_rom.cc:150:do_switch$110).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$116 ($auto$proc_rom.cc:150:do_switch$114).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$120 ($auto$proc_rom.cc:150:do_switch$118).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$124 ($auto$proc_rom.cc:150:do_switch$122).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$128 ($auto$proc_rom.cc:150:do_switch$126).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$132 ($auto$proc_rom.cc:150:do_switch$130).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$136 ($auto$proc_rom.cc:150:do_switch$134).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$140 ($auto$proc_rom.cc:150:do_switch$138).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$144 ($auto$proc_rom.cc:150:do_switch$142).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$148 ($auto$proc_rom.cc:150:do_switch$146).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$152 ($auto$proc_rom.cc:150:do_switch$150).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$156 ($auto$proc_rom.cc:150:do_switch$154).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$160 ($auto$proc_rom.cc:150:do_switch$158).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$164 ($auto$proc_rom.cc:150:do_switch$162).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$168 ($auto$proc_rom.cc:150:do_switch$166).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$172 ($auto$proc_rom.cc:150:do_switch$170).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$176 ($auto$proc_rom.cc:150:do_switch$174).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$180 ($auto$proc_rom.cc:150:do_switch$178).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$184 ($auto$proc_rom.cc:150:do_switch$182).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$188 ($auto$proc_rom.cc:150:do_switch$186).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$64 ($auto$proc_rom.cc:150:do_switch$62).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$68 ($auto$proc_rom.cc:150:do_switch$66).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$72 ($auto$proc_rom.cc:150:do_switch$70).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$76 ($auto$proc_rom.cc:150:do_switch$74).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$80 ($auto$proc_rom.cc:150:do_switch$78).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$84 ($auto$proc_rom.cc:150:do_switch$82).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$88 ($auto$proc_rom.cc:150:do_switch$86).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$92 ($auto$proc_rom.cc:150:do_switch$90).
Removed top 28 address bits (of 32) from memory init port des_core.$auto$mem.cc:328:emit$96 ($auto$proc_rom.cc:150:do_switch$94).
Removed top 3 bits (of 4) from port B of cell des_core.$eq$/home/nguyenviet/Downloads/des/des_core.v:69$1 ($eq).
Removed top 3 bits (of 4) from port B of cell des_core.$add$/home/nguyenviet/Downloads/des/des_core.v:851$25 ($add).
Removed top 1 bits (of 4) from port B of cell des_core.$eq$/home/nguyenviet/Downloads/des/des_core.v:857$34 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$auto$opt_dff.cc:195:make_patterns_logic$464 ($ne).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$236_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$262_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$288_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$314_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$366_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$392_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell des_core.$procmux$418_CMP0 ($eq).

27. Executing PEEPOPT pass (run peephole optimizers).

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

29. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module des_core:
  creating $macc model for $add$/home/nguyenviet/Downloads/des/des_core.v:851$25 ($add).
  creating $alu model for $macc $add$/home/nguyenviet/Downloads/des/des_core.v:851$25.
  creating $alu cell for $add$/home/nguyenviet/Downloads/des/des_core.v:851$25: $auto$alumacc.cc:485:replace_alu$466
  created 1 $alu and 0 $macc cells.

30. Executing SHARE pass (SAT-based resource sharing).
Found 32 cells in module des_core that may be considered for resource sharing.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$99 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$288_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$95 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$289_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$91 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$263_CMP $procmux$262_CMP $procmux$261_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$87 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$261_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$83 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$262_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$79 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$263_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$75 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$237_CMP $procmux$236_CMP $procmux$235_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$71 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$235_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$67 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$236_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$63 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$237_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$187 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$419_CMP $procmux$418_CMP $procmux$417_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$183 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$417_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$179 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$418_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$175 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$419_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$171 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$393_CMP $procmux$392_CMP $procmux$391_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$167 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$391_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$163 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$392_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$159 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$393_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$155 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$367_CMP $procmux$366_CMP $procmux$365_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$151 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$365_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$147 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$366_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$143 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$367_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$139 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$341_CMP $procmux$340_CMP $procmux$339_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$135 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$339_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$131 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$340_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$127 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$341_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$123 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$315_CMP $procmux$314_CMP $procmux$313_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$119 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$313_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$115 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$314_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$111 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$315_CMP.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$107 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $procmux$289_CMP $procmux$288_CMP $procmux$287_CMP }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:282:emit$103 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $procmux$287_CMP.
    No candidates found.

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

31.6. Executing OPT_DFF pass (perform DFF optimizations).

31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

31.9. Finished OPT passes. (There is nothing left to do.)

32. Executing MEMORY pass.

32.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

32.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

32.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

32.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

32.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$102'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$106'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$110'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$114'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$118'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$122'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$126'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$130'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$134'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$138'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$142'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$146'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$150'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$154'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$158'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$162'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$166'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$170'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$174'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$178'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$182'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$186'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$62'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$66'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$70'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$74'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$78'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$82'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$86'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$90'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$94'[0] in module `\des_core': no output FF found.
Checking read port `$auto$proc_rom.cc:150:do_switch$98'[0] in module `\des_core': no output FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$102'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$106'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$110'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$114'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$118'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$122'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$126'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$130'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$134'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$138'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$142'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$146'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$150'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$154'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$158'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$162'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$166'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$170'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$174'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$178'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$182'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$186'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$62'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$66'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$70'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$74'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$78'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$82'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$86'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$90'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$94'[0] in module `\des_core': no address FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$98'[0] in module `\des_core': no address FF found.

32.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

32.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

32.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

32.10. Executing MEMORY_COLLECT pass (generating $mem cells).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~9 debug messages>

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

34.3. Executing OPT_DFF pass (perform DFF optimizations).

34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

34.5. Finished fast OPT passes.

35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$102 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$106 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$110 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$114 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$118 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$122 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$126 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$130 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$134 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$138 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$142 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$146 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$150 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$154 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$158 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$162 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$166 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$170 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$174 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$178 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$182 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$186 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$62 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$66 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$70 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$74 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$78 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$82 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$86 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$90 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$94 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$98 in module \des_core:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][3][6]$1967:
      Old ports: A=4'0000, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$a$1947
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$a$1947 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$a$1947 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$a$1947 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$a$1947 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][3][5]$1964:
      Old ports: A=4'1101, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][2]$b$1945
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][2]$b$1945 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][2]$b$1945 [3:2] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][3][4]$1961:
      Old ports: A=4'0110, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][2]$a$1944
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][2]$a$1944 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][2]$a$1944 [3:2] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][2]$a$1944 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][3][3]$1958:
      Old ports: A=4'1001, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][1]$b$1942
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][1]$b$1942 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][1]$b$1942 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][3][2]$1955:
      Old ports: A=4'0111, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][1]$a$1941
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][1]$a$1941 [3] $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][1]$a$1941 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][1]$a$1941 [2:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][1]$a$1941 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][3][1]$1952:
      Old ports: A=4'0100, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][0]$b$1939
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][0]$b$1939 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][0]$b$1939 [3] $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][0]$b$1939 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][3][0]$1949:
      Old ports: A=4'1010, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][0]$a$1938
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][0]$a$1938 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][0]$a$1938 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][0]$a$1938 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][3][6]$1922:
      Old ports: A=4'1110, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$a$1902
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$a$1902 [3] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$a$1902 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$a$1902 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][3][5]$1919:
      Old ports: A=4'0011, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$b$1900
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$b$1900 [2] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$b$1900 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$b$1900 [3] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$b$1900 [1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$b$1900 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][3][4]$1916:
      Old ports: A=4'0000, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$a$1899
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$a$1899 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$a$1899 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$a$1899 [0] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$a$1899 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][3][3]$1913:
      Old ports: A=4'0110, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$b$1897
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$b$1897 [3] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$b$1897 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$b$1897 [2] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$b$1897 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$b$1897 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][3][2]$1910:
      Old ports: A=4'1001, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$a$1896
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$a$1896 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$a$1896 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][1]$a$1896 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][3][1]$1907:
      Old ports: A=4'1010, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$b$1894
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$b$1894 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$b$1894 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$b$1894 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][3][0]$1904:
      Old ports: A=4'1100, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$a$1893
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$a$1893 [2] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$a$1893 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$a$1893 [3] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$a$1893 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$a$1893 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][3][6]$1877:
      Old ports: A=4'1110, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$a$1857
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$a$1857 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$a$1857 [3] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$a$1857 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$a$1857 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][3][5]$1874:
      Old ports: A=4'0000, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$b$1855
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$b$1855 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$b$1855 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$b$1855 [0] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$b$1855 [0] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$b$1855 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][3][4]$1871:
      Old ports: A=4'1001, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$a$1854
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$a$1854 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][2]$a$1854 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][3][3]$1868:
      Old ports: A=4'1010, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$b$1852
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$b$1852 [3] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$b$1852 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$b$1852 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$b$1852 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][3][2]$1865:
      Old ports: A=4'0001, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$a$1851
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$a$1851 [2] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$a$1851 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$a$1851 [3] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][1]$a$1851 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][3][1]$1862:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$b$1849
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$b$1849 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$b$1849 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$b$1849 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][3][0]$1859:
      Old ports: A=4'0110, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$a$1848
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$a$1848 [2] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$a$1848 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$a$1848 [3] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$a$1848 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][0]$a$1848 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][3][6]$1832:
      Old ports: A=4'0000, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][3]$a$1812
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][3]$a$1812 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][3]$a$1812 [3:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][3]$a$1812 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][3][5]$1829:
      Old ports: A=4'0110, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$b$1810
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$b$1810 [3] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$b$1810 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$b$1810 [2] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$b$1810 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$b$1810 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][3][4]$1826:
      Old ports: A=4'1010, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$a$1809
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$a$1809 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$a$1809 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][2]$a$1809 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][3][3]$1823:
      Old ports: A=4'0111, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$b$1807
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$b$1807 [3] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$b$1807 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$b$1807 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][3][2]$1820:
      Old ports: A=4'1100, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$a$1806
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$a$1806 [2] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$a$1806 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$a$1806 [3] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$a$1806 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$a$1806 [2] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][1]$a$1806 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][3][1]$1817:
      Old ports: A=4'1011, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$b$1804
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$b$1804 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$b$1804 [3] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$b$1804 [0] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][3][0]$1814:
      Old ports: A=4'0001, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$a$1803
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$a$1803 [2] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$a$1803 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$a$1803 [3] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$a$1803 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][3][6]$1787:
      Old ports: A=4'0010, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$a$1767
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$a$1767 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$a$1767 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$a$1767 [0] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$a$1767 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][3][5]$1784:
      Old ports: A=4'0101, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$b$1765
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$b$1765 [3] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$b$1765 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$b$1765 [2:1] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][3][4]$1781:
      Old ports: A=4'1110, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$a$1764
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$a$1764 [2] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$a$1764 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$a$1764 [3] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$a$1764 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][2]$a$1764 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][3][3]$1778:
      Old ports: A=4'0001, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$b$1762
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$b$1762 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$b$1762 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$b$1762 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][3][2]$1775:
      Old ports: A=4'0100, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$a$1761
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$a$1761 [2] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$a$1761 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$a$1761 [3] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$a$1761 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][1]$a$1761 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][3][1]$1772:
      Old ports: A=4'1011, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][0]$b$1759
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][0]$b$1759 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][0]$b$1759 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][3][0]$1769:
      Old ports: A=4'1101, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][0]$a$1758
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][0]$a$1758 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][0]$a$1758 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][0]$a$1758 [0] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][0]$a$1758 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][3][6]$1742:
      Old ports: A=4'0101, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][3]$a$1722
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][3]$a$1722 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][3]$a$1722 [3:2] = $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][3]$a$1722 [1:0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][3][5]$1739:
      Old ports: A=4'1001, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$b$1720
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$b$1720 [3] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$b$1720 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$b$1720 [2] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$b$1720 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$b$1720 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][3][4]$1736:
      Old ports: A=4'0011, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [2] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [3] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [2] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][3][3]$1733:
      Old ports: A=4'1000, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$b$1717
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$b$1717 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$b$1717 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$b$1717 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][3][2]$1730:
      Old ports: A=4'1111, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716 [0] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716 [0] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][3][1]$1727:
      Old ports: A=4'0010, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$b$1714
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$b$1714 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$b$1714 [3] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$b$1714 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$b$1714 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][3][0]$1724:
      Old ports: A=4'0100, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$a$1713
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$a$1713 [2] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$a$1713 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$a$1713 [3] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$a$1713 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$a$1713 [0] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][0]$a$1713 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][3][6]$1697:
      Old ports: A=4'0011, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$a$1677
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$a$1677 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$a$1677 [3] $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$a$1677 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][3][5]$1694:
      Old ports: A=4'1001, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$b$1675
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$b$1675 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$b$1675 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$b$1675 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][3][4]$1691:
      Old ports: A=4'1111, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$a$1674
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$a$1674 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$a$1674 [3:1] = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$a$1674 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][3][3]$1688:
      Old ports: A=4'1000, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$b$1672
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$b$1672 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$b$1672 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$b$1672 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][3][2]$1685:
      Old ports: A=4'0100, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$a$1671
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$a$1671 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$a$1671 [3] $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$a$1671 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][1]$a$1671 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][3][1]$1682:
      Old ports: A=4'1110, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][0]$b$1669
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][0]$b$1669 [3] $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][0]$b$1669 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][0]$b$1669 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][3][0]$1679:
      Old ports: A=4'0010, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][0]$a$1668
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][0]$a$1668 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][0]$a$1668 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][3][6]$1652:
      Old ports: A=4'1111, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$a$1632
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$a$1632 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$a$1632 [3] $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$a$1632 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$a$1632 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][3][5]$1649:
      Old ports: A=4'1010, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$b$1630
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$b$1630 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$b$1630 [3:2] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$b$1630 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][3][4]$1646:
      Old ports: A=4'0000, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$a$1629
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$a$1629 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$a$1629 [3:2] $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$a$1629 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][2]$a$1629 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][3][3]$1643:
      Old ports: A=4'1110, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$b$1627
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$b$1627 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$b$1627 [3] $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$b$1627 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$b$1627 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][3][2]$1640:
      Old ports: A=4'1001, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$a$1626
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$a$1626 [2] $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$a$1626 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$a$1626 [3] $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][1]$a$1626 [1] } = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][3][1]$1637:
      Old ports: A=4'0100, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][0]$b$1624
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][0]$b$1624 [2] $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][0]$b$1624 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][0]$b$1624 [3] $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][0]$b$1624 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][3][0]$1634:
      Old ports: A=4'0111, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][0]$a$1623
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][0]$a$1623 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][0]$a$1623 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][3][6]$1607:
      Old ports: A=4'0000, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$a$1587
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$a$1587 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$a$1587 [3:2] $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$a$1587 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$a$1587 [1] $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$a$1587 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][3][5]$1604:
      Old ports: A=4'0110, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$b$1585
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$b$1585 [2] $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$b$1585 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$b$1585 [3] $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$b$1585 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$b$1585 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][3][4]$1601:
      Old ports: A=4'1100, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$a$1584
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$a$1584 [3] $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$a$1584 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$a$1584 [2:1] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][3][3]$1598:
      Old ports: A=4'0111, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][1]$b$1582
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][1]$b$1582 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][1]$b$1582 [3:1] = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][1]$b$1582 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][3][2]$1595:
      Old ports: A=4'1010, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][1]$a$1581
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][1]$a$1581 [3] $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][1]$a$1581 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][1]$a$1581 [2:1] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][3][1]$1592:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$b$1579
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$b$1579 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$b$1579 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$b$1579 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][3][0]$1589:
      Old ports: A=4'0001, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$a$1578
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$a$1578 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$a$1578 [3:2] $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$a$1578 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$a$1578 [1] $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][0]$a$1578 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][3][6]$1562:
      Old ports: A=4'0101, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$a$1542
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$a$1542 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$a$1542 [3:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$a$1542 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][3][5]$1559:
      Old ports: A=4'0011, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$b$1540
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$b$1540 [2] $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$b$1540 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$b$1540 [3] $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$b$1540 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$b$1540 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][3][4]$1556:
      Old ports: A=4'1010, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$a$1539
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$a$1539 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][2]$a$1539 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][3][3]$1553:
      Old ports: A=4'1011, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [3:2] $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][3][2]$1550:
      Old ports: A=4'0110, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$a$1536
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$a$1536 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$a$1536 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$a$1536 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][3][1]$1547:
      Old ports: A=4'1000, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][3][0]$1544:
      Old ports: A=4'1101, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$a$1533
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$a$1533 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$a$1533 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$a$1533 [0] $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$a$1533 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][3][6]$1517:
      Old ports: A=4'1010, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$a$1497
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$a$1497 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$a$1497 [3:2] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$a$1497 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$a$1497 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][3][5]$1514:
      Old ports: A=4'0011, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$b$1495
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$b$1495 [2] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$b$1495 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$b$1495 [3] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$b$1495 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$b$1495 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][3][4]$1511:
      Old ports: A=4'0101, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$a$1494
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$a$1494 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$a$1494 [3] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$a$1494 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][2]$a$1494 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][3][3]$1508:
      Old ports: A=4'0001, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$b$1492
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$b$1492 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$b$1492 [3:2] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$b$1492 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$b$1492 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][3][2]$1505:
      Old ports: A=4'0100, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$a$1491
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$a$1491 [2] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$a$1491 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$a$1491 [3] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$a$1491 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][1]$a$1491 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][3][1]$1502:
      Old ports: A=4'1000, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$b$1489
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$b$1489 [3] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$b$1489 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$b$1489 [2] $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$b$1489 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][3][0]$1499:
      Old ports: A=4'1111, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$a$1488
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$a$1488 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$a$1488 [3:1] = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][0]$a$1488 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][6]$1472:
      Old ports: A=4'0011, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][3]$a$1452
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][3]$a$1452 [3] $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][3]$a$1452 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][3]$a$1452 [2:1] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][5]$1469:
      Old ports: A=4'1001, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$b$1450
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$b$1450 [3] $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$b$1450 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$b$1450 [2] $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$b$1450 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$b$1450 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][4]$1466:
      Old ports: A=4'1111, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1449
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1449 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1449 [3:1] = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1449 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][3]$1463:
      Old ports: A=4'0010, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1447
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1447 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1447 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1447 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][2]$1460:
      Old ports: A=4'1101, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1446
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1446 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1446 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1446 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][1]$1457:
      Old ports: A=4'1110, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1444
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1444 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1444 [3:2] $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1444 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1444 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][0]$1454:
      Old ports: A=4'0100, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1443
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1443 [2] $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1443 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1443 [3] $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1443 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][3][6]$1427:
      Old ports: A=4'1001, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][3]$a$1407
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][3]$a$1407 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][3]$a$1407 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][3][5]$1424:
      Old ports: A=4'1100, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$b$1405
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$b$1405 [2] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$b$1405 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$b$1405 [3] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$b$1405 [1] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$b$1405 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][3][4]$1421:
      Old ports: A=4'1010, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$a$1404
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$a$1404 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][2]$a$1404 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][3][3]$1418:
      Old ports: A=4'1101, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$b$1402
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$b$1402 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$b$1402 [3] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$b$1402 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$b$1402 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][3][2]$1415:
      Old ports: A=4'1110, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$a$1401
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$a$1401 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$a$1401 [3] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$a$1401 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$a$1401 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][3][1]$1412:
      Old ports: A=4'0111, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$b$1399
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$b$1399 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$b$1399 [3:1] = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$b$1399 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][3][0]$1409:
      Old ports: A=4'0000, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398 [0] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398 [0] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][3][6]$1382:
      Old ports: A=4'0101, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][3]$a$1362
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][3]$a$1362 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][3]$a$1362 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][3][5]$1379:
      Old ports: A=4'0110, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$b$1360
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$b$1360 [3] $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$b$1360 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$b$1360 [2] $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$b$1360 [0] } = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][3][4]$1376:
      Old ports: A=4'0011, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [3] $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [2:1] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][3][3]$1373:
      Old ports: A=4'1011, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$b$1357
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$b$1357 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$b$1357 [3:1] = { 2'10 $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$b$1357 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][3][2]$1370:
      Old ports: A=4'0010, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$a$1356
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$a$1356 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$a$1356 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$a$1356 [0] $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][1]$a$1356 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][3][1]$1367:
      Old ports: A=4'1101, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$b$1354
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$b$1354 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$b$1354 [3] $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$b$1354 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$b$1354 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][3][0]$1364:
      Old ports: A=4'1110, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3:2] $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [1] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][3][6]$1337:
      Old ports: A=4'0000, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][3]$a$1317
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][3]$a$1317 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][3]$a$1317 [3:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][3]$a$1317 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][3][5]$1334:
      Old ports: A=4'0111, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$b$1315
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$b$1315 [3] $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$b$1315 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$b$1315 [2:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$b$1315 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][3][4]$1331:
      Old ports: A=4'1011, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$a$1314
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$a$1314 [2] $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$a$1314 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$a$1314 [3] $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$a$1314 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$a$1314 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][3][3]$1328:
      Old ports: A=4'0100, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$b$1312
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$b$1312 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$b$1312 [3] $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$b$1312 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][3][2]$1325:
      Old ports: A=4'0011, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$a$1311
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$a$1311 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$a$1311 [3] $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$a$1311 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][1]$a$1311 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][3][1]$1322:
      Old ports: A=4'1010, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][0]$b$1309
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][0]$b$1309 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][0]$b$1309 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][0]$b$1309 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][3][0]$1319:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][0]$a$1308
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][0]$a$1308 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][0]$a$1308 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][0]$a$1308 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][3][6]$1292:
      Old ports: A=4'1001, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$a$1272
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$a$1272 [3] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$a$1272 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$a$1272 [2] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$a$1272 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][3][5]$1289:
      Old ports: A=4'1100, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$b$1270
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$b$1270 [3] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$b$1270 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$b$1270 [2] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$b$1270 [0] } = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][3][4]$1286:
      Old ports: A=4'0101, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$a$1269
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$a$1269 [3] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$a$1269 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$a$1269 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][2]$a$1269 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][3][3]$1283:
      Old ports: A=4'1101, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$b$1267
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$b$1267 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$b$1267 [3] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$b$1267 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$b$1267 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][3][2]$1280:
      Old ports: A=4'1010, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$a$1266
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$a$1266 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$a$1266 [3] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$a$1266 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][1]$a$1266 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][3][1]$1277:
      Old ports: A=4'0111, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$b$1264
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$b$1264 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$b$1264 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][3][0]$1274:
      Old ports: A=4'0000, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$a$1263
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$a$1263 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$a$1263 [3:2] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$a$1263 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$a$1263 [1] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][0]$a$1263 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][3][6]$1247:
      Old ports: A=4'0110, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$a$1227
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$a$1227 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$a$1227 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$a$1227 [0] $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$a$1227 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][3][5]$1244:
      Old ports: A=4'0001, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$b$1225
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$b$1225 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$b$1225 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$b$1225 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][3][4]$1241:
      Old ports: A=4'1100, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$a$1224
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$a$1224 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$a$1224 [3] $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$a$1224 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][2]$a$1224 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][3][3]$1238:
      Old ports: A=4'1000, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$b$1222
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$b$1222 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$b$1222 [3:2] $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$b$1222 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$b$1222 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][3][2]$1235:
      Old ports: A=4'1111, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$a$1221
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$a$1221 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$a$1221 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$a$1221 [0] $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][1]$a$1221 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][3][1]$1232:
      Old ports: A=4'0100, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$b$1219
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$b$1219 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$b$1219 [3:1] = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$b$1219 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][3][0]$1229:
      Old ports: A=4'0011, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$a$1218
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$a$1218 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$a$1218 [3] $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$a$1218 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][0]$a$1218 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][3][6]$1202:
      Old ports: A=4'1100, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$a$1182
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$a$1182 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$a$1182 [3] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$a$1182 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$a$1182 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][3][5]$1199:
      Old ports: A=4'0010, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$b$1180
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$b$1180 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$b$1180 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$b$1180 [0] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$b$1180 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][3][4]$1196:
      Old ports: A=4'1001, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$a$1179
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$a$1179 [3] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$a$1179 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$a$1179 [2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$a$1179 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$a$1179 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][3][3]$1193:
      Old ports: A=4'0011, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [3] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][3][2]$1190:
      Old ports: A=4'0110, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][3][1]$1187:
      Old ports: A=4'1000, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$b$1174
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$b$1174 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$b$1174 [3:2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$b$1174 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$b$1174 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][3][0]$1184:
      Old ports: A=4'1111, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173 [3:2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173 [1] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][3][6]$1157:
      Old ports: A=4'1011, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$a$1137
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$a$1137 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$a$1137 [3] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$a$1137 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$a$1137 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][3][5]$1154:
      Old ports: A=4'1110, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$b$1135
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$b$1135 [2] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$b$1135 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$b$1135 [3] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$b$1135 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$b$1135 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][3][4]$1151:
      Old ports: A=4'0100, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$a$1134
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$a$1134 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$a$1134 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$a$1134 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][2]$a$1134 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][3][3]$1148:
      Old ports: A=4'1000, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132 [3] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132 [0] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][3][2]$1145:
      Old ports: A=4'0110, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$a$1131
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$a$1131 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$a$1131 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$a$1131 [0] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$a$1131 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][3][1]$1142:
      Old ports: A=4'1101, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$b$1129
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$b$1129 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$b$1129 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$b$1129 [0] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$b$1129 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][3][0]$1139:
      Old ports: A=4'0001, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$a$1128
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$a$1128 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$a$1128 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][0]$a$1128 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][3][6]$1112:
      Old ports: A=4'0101, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][3]$a$1092
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][3]$a$1092 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][3]$a$1092 [3:2] = $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][3]$a$1092 [1:0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][3][5]$1109:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$b$1090
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$b$1090 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$b$1090 [3] $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$b$1090 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$b$1090 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][3][4]$1106:
      Old ports: A=4'1011, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$a$1089
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$a$1089 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$a$1089 [3:2] $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$a$1089 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][2]$a$1089 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][3][3]$1103:
      Old ports: A=4'0011, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$b$1087
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$b$1087 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$b$1087 [3:1] = { 2'00 $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$b$1087 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][3][2]$1100:
      Old ports: A=4'1000, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$a$1086
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$a$1086 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$a$1086 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$a$1086 [0] $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$a$1086 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][3][1]$1097:
      Old ports: A=4'0100, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084 [2] $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084 [3] $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][3][0]$1094:
      Old ports: A=4'1101, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$a$1083
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$a$1083 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$a$1083 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$a$1083 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][3][6]$1067:
      Old ports: A=4'1100, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$a$1047
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$a$1047 [2] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$a$1047 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$a$1047 [3] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$a$1047 [1] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$a$1047 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][3][5]$1064:
      Old ports: A=4'0101, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$b$1045
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$b$1045 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$b$1045 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$b$1045 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][3][4]$1061:
      Old ports: A=4'0010, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$a$1044
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$a$1044 [3] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$a$1044 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$a$1044 [2] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$a$1044 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][3][3]$1058:
      Old ports: A=4'0110, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$b$1042
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$b$1042 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$b$1042 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][3][2]$1055:
      Old ports: A=4'0011, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$a$1041
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$a$1041 [2] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$a$1041 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$a$1041 [3] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$a$1041 [1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][1]$a$1041 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][3][1]$1052:
      Old ports: A=4'0000, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$b$1039
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$b$1039 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$b$1039 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$b$1039 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][3][0]$1049:
      Old ports: A=4'1101, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$a$1038
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$a$1038 [3] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$a$1038 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$a$1038 [2] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][0]$a$1038 [0] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][3][6]$1022:
      Old ports: A=4'1011, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$a$1002
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$a$1002 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$a$1002 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$a$1002 [3] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$a$1002 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$a$1002 [0] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$a$1002 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][3][5]$1019:
      Old ports: A=4'1100, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$b$1000
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$b$1000 [3] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$b$1000 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$b$1000 [2:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$b$1000 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][3][4]$1016:
      Old ports: A=4'0001, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$a$999
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$a$999 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$a$999 [3] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$a$999 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][2]$a$999 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][3][3]$1013:
      Old ports: A=4'1111, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$b$997
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$b$997 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$b$997 [3:2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$b$997 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$b$997 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][3][2]$1010:
      Old ports: A=4'0110, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [3] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [1] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][3][1]$1007:
      Old ports: A=4'1001, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [3:2] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][3][0]$1004:
      Old ports: A=4'1010, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$a$993
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$a$993 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$a$993 [3:2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$a$993 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$a$993 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][3][6]$977:
      Old ports: A=4'1100, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$a$957
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$a$957 [3] $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$a$957 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$a$957 [2:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$a$957 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][3][5]$974:
      Old ports: A=4'0101, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$b$955
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$b$955 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$b$955 [3] $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$b$955 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$b$955 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][3][4]$971:
      Old ports: A=4'1001, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$a$954
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$a$954 [2] $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$a$954 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$a$954 [3] $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$a$954 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][2]$a$954 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][3][3]$968:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][1]$b$952
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][1]$b$952 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][1]$b$952 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][1]$b$952 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][3][2]$965:
      Old ports: A=4'1010, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][1]$a$951
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][1]$a$951 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][1]$a$951 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][1]$a$951 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][3][1]$962:
      Old ports: A=4'0000, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$b$949
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$b$949 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$b$949 [3:2] $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$b$949 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$b$949 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][3][0]$959:
      Old ports: A=4'0011, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$a$948
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$a$948 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$a$948 [3] $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$a$948 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$a$948 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][3][6]$932:
      Old ports: A=4'0101, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][3]$a$912
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][3]$a$912 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][3]$a$912 [3:2] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][3]$a$912 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][3][5]$929:
      Old ports: A=4'0011, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910 [2] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910 [3] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][3][4]$926:
      Old ports: A=4'1111, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909 [3:2] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909 [1] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][3][3]$923:
      Old ports: A=4'0111, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$b$907
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$b$907 [3] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$b$907 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$b$907 [2] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$b$907 [0] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][3][2]$920:
      Old ports: A=4'1100, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$a$906
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$a$906 [2] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$a$906 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$a$906 [3] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$a$906 [1] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][1]$a$906 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][3][1]$917:
      Old ports: A=4'1001, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][0]$b$904
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][0]$b$904 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][0]$b$904 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][0]$b$904 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][3][0]$914:
      Old ports: A=4'1010, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][0]$a$903
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][0]$a$903 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][0]$a$903 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][3][6]$887:
      Old ports: A=4'0001, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][3]$a$867
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][3]$a$867 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][3]$a$867 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][3]$a$867 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][3][5]$884:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$b$865
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$b$865 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$b$865 [3] $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$b$865 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$b$865 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][3][4]$881:
      Old ports: A=4'0100, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$a$864
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$a$864 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$a$864 [3:1] = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][2]$a$864 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][3][3]$878:
      Old ports: A=4'0000, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$b$862
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$b$862 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$b$862 [3:1] = { 2'00 $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$b$862 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][3][2]$875:
      Old ports: A=4'0110, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$a$861
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$a$861 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$a$861 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$a$861 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][3][1]$872:
      Old ports: A=4'1011, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$b$859
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$b$859 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$b$859 [3] $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$b$859 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$b$859 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][3][0]$869:
      Old ports: A=4'1101, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$a$858
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$a$858 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$a$858 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][0]$a$858 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][3][6]$842:
      Old ports: A=4'1011, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822 [2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822 [3] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822 [1] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][3][5]$839:
      Old ports: A=4'1000, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][2]$b$820
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][2]$b$820 [3] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][2]$b$820 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][2]$b$820 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][2]$b$820 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][3][4]$836:
      Old ports: A=4'0001, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][2]$a$819
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][2]$a$819 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][2]$a$819 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][3][3]$833:
      Old ports: A=4'1001, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$b$817
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$b$817 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$b$817 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][3][2]$830:
      Old ports: A=4'0000, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [3:2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][3][1]$827:
      Old ports: A=4'1110, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$b$814
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$b$814 [2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$b$814 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$b$814 [3] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$b$814 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$b$814 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][3][0]$824:
      Old ports: A=4'0111, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$a$813
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$a$813 [3] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$a$813 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$a$813 [2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][0]$a$813 [0] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][3][6]$797:
      Old ports: A=4'1010, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$a$777
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$a$777 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$a$777 [3] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$a$777 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$a$777 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][3][5]$794:
      Old ports: A=4'0000, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$b$775
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$b$775 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$b$775 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$b$775 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][3][4]$791:
      Old ports: A=4'0110, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$a$774
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$a$774 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$a$774 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$a$774 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][3][3]$788:
      Old ports: A=4'0010, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$b$772
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$b$772 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$b$772 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$b$772 [0] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$b$772 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][3][2]$785:
      Old ports: A=4'0001, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$a$771
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$a$771 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$a$771 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$a$771 [1] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$a$771 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][3][1]$782:
      Old ports: A=4'1100, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$b$769
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$b$769 [3] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$b$769 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$b$769 [2:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$b$769 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][3][0]$779:
      Old ports: A=4'1011, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$a$768
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$a$768 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$a$768 [3:1] = { 2'10 $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$a$768 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][3][6]$752:
      Old ports: A=4'0110, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$a$732
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$a$732 [2] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$a$732 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$a$732 [3] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$a$732 [1] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][3][5]$749:
      Old ports: A=4'1100, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$b$730
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$b$730 [3] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$b$730 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$b$730 [2:1] = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][3][4]$746:
      Old ports: A=4'1111, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$a$729
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$a$729 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$a$729 [3:2] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$a$729 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][2]$a$729 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][3][3]$743:
      Old ports: A=4'0111, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727 [3] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727 [0] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][3][2]$740:
      Old ports: A=4'1010, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$a$726
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$a$726 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$a$726 [3:2] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$a$726 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][3][1]$737:
      Old ports: A=4'0001, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$b$724
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$b$724 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$b$724 [3:2] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$b$724 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$b$724 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][3][0]$734:
      Old ports: A=4'0100, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$a$723
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$a$723 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$a$723 [3] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][0]$a$723 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][3][6]$707:
      Old ports: A=4'0011, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$a$687
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$a$687 [3] $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$a$687 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$a$687 [2] $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$a$687 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][3][5]$704:
      Old ports: A=4'1111, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$b$685
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$b$685 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$b$685 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$b$685 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][3][4]$701:
      Old ports: A=4'0101, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$a$684
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$a$684 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$a$684 [3:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$a$684 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][3][3]$698:
      Old ports: A=4'1101, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$b$682
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$b$682 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$b$682 [3] $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$b$682 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$b$682 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][3][2]$695:
      Old ports: A=4'0100, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$a$681
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$a$681 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$a$681 [3:1] = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][1]$a$681 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][3][1]$692:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$b$679
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$b$679 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$b$679 [3] $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$b$679 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$b$679 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][3][0]$689:
      Old ports: A=4'1110, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$a$678
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$a$678 [2] $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$a$678 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$a$678 [3] $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][0]$a$678 [1] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][3][6]$662:
      Old ports: A=4'1101, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$a$642
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$a$642 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$a$642 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$a$642 [0] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$a$642 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][3][5]$659:
      Old ports: A=4'0011, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$b$640
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$b$640 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$b$640 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$b$640 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$b$640 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][3][4]$656:
      Old ports: A=4'1000, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$a$639
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$a$639 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$a$639 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$a$639 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$a$639 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][3][3]$653:
      Old ports: A=4'1011, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637 [2] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][3][2]$650:
      Old ports: A=4'0111, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][3][1]$647:
      Old ports: A=4'0100, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$b$634
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$b$634 [2] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$b$634 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$b$634 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$b$634 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][3][0]$644:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][3][6]$617:
      Old ports: A=4'0110, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$a$597
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$a$597 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$a$597 [3:2] $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$a$597 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$a$597 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][3][5]$614:
      Old ports: A=4'0001, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$b$595
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$b$595 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$b$595 [3:2] $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$b$595 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$b$595 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][3][4]$611:
      Old ports: A=4'1011, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$a$594
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$a$594 [2] $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$a$594 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$a$594 [3] $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][2]$a$594 [1] } = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][3][3]$608:
      Old ports: A=4'1111, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][1]$b$592
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][1]$b$592 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][1]$b$592 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][1]$b$592 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][3][2]$605:
      Old ports: A=4'1001, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][1]$a$591
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][1]$a$591 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][1]$a$591 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][3][1]$602:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$b$589
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$b$589 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$b$589 [3] $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$b$589 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$b$589 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][3][0]$599:
      Old ports: A=4'0100, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$a$588
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$a$588 [2] $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$a$588 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$a$588 [3] $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$a$588 [1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][0]$a$588 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][3][6]$572:
      Old ports: A=4'0001, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$a$552
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$a$552 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$a$552 [3] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$a$552 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$a$552 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][3][5]$569:
      Old ports: A=4'0100, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$b$550
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$b$550 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$b$550 [3] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$b$550 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$b$550 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][3][4]$566:
      Old ports: A=4'0111, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$a$549
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$a$549 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$a$549 [3:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$a$549 [0] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][2]$a$549 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][3][3]$563:
      Old ports: A=4'1100, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$b$547
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$b$547 [2] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$b$547 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$b$547 [3] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$b$547 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$b$547 [2] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$b$547 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][3][2]$560:
      Old ports: A=4'0010, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$a$546
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$a$546 [3] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$a$546 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$a$546 [2] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][1]$a$546 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][3][1]$557:
      Old ports: A=4'1111, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$b$544
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$b$544 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$b$544 [3:2] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$b$544 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$b$544 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][3][0]$554:
      Old ports: A=4'1001, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$a$543
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$a$543 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$a$543 [3:2] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][0]$a$543 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][3][7]$575:
      Old ports: A=4'1011, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$b$553
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$b$553 [2] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$b$553 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$b$553 [3] $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$b$553 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$102$rdmux[0][2][3]$b$553 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][3][7]$620:
      Old ports: A=4'1000, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$b$598
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$b$598 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$b$598 [3:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$106$rdmux[0][2][3]$b$598 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][3][7]$665:
      Old ports: A=4'1110, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$b$643
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$b$643 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$b$643 [3:2] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$b$643 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][3][7]$710:
      Old ports: A=4'1000, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$b$688
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$b$688 [3] $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$b$688 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$b$688 [2] $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$b$688 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][3]$b$688 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][3][7]$755:
      Old ports: A=4'0000, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$b$733
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$b$733 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$b$733 [3:2] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$b$733 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$b$733 [1] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][3]$b$733 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][3][7]$800:
      Old ports: A=4'0101, B=4'0011, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$b$778
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$b$778 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$b$778 [3] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][3]$b$778 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][3][7]$845:
      Old ports: A=4'0100, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$b$823
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$b$823 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$b$823 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$b$823 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$b$823 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][3][7]$890:
      Old ports: A=4'1110, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][3]$b$868
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][3]$b$868 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][3]$b$868 [3:2] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][3]$b$868 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][3][7]$935:
      Old ports: A=4'1000, B=4'0100, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][3]$b$913
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][3]$b$913 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][3]$b$913 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][3][7]$980:
      Old ports: A=4'0010, B=4'1110, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$b$958
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$b$958 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$b$958 [3] $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$b$958 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][3]$b$958 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][3][7]$1025:
      Old ports: A=4'0010, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$b$1003
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$b$1003 [3] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$b$1003 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$b$1003 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$b$1003 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][3][7]$1070:
      Old ports: A=4'1111, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$b$1048
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$b$1048 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$b$1048 [3:2] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$b$1048 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$b$1048 [1] $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][3]$b$1048 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][3][7]$1115:
      Old ports: A=4'1110, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][3]$b$1093
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][3]$b$1093 [3] $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][3]$b$1093 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][3]$b$1093 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][3][7]$1160:
      Old ports: A=4'0010, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$b$1138
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$b$1138 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$b$1138 [3] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$b$1138 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$b$1138 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][3][7]$1205:
      Old ports: A=4'0101, B=4'1010, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$b$1183
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$b$1183 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$b$1183 [3:2] = $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][3]$b$1183 [1:0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][3][7]$1250:
      Old ports: A=4'1011, B=4'0101, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$b$1228
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$b$1228 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$b$1228 [3] $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$b$1228 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$162$rdmux[0][2][3]$b$1228 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][3][7]$1295:
      Old ports: A=4'0010, B=4'1111, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$b$1273
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$b$1273 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$b$1273 [3:1] = { $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$b$1273 [0] $memory$auto$proc_rom.cc:150:do_switch$166$rdmux[0][2][3]$b$1273 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][3][7]$1340:
      Old ports: A=4'1110, B=4'1001, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][3]$b$1318
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][3]$b$1318 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][3]$b$1318 [3:2] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][3]$b$1318 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][3][7]$1385:
      Old ports: A=4'0000, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][3]$b$1363
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][3]$b$1363 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][3]$b$1363 [3:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][3]$b$1363 [0] $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][3]$b$1363 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][3][7]$1430:
      Old ports: A=4'0011, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][3]$b$1408
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][3]$b$1408 [3] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][3]$b$1408 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][3]$b$1408 [2:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][3]$b$1408 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][7]$1475:
      Old ports: A=4'0101, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][3]$b$1453
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][3]$b$1453 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][3]$b$1453 [3:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][3]$b$1453 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][3][7]$1520:
      Old ports: A=4'0110, B=4'1101, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$b$1498
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$b$1498 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$b$1498 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$186$rdmux[0][2][3]$b$1498 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][3][7]$1565:
      Old ports: A=4'1100, B=4'0111, Y=$memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$b$1543
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$b$1543 [3] $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$b$1543 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$b$1543 [2:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][3]$b$1543 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][3][7]$1610:
      Old ports: A=4'1001, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$b$1588
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$b$1588 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$b$1588 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][3]$b$1588 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][3][7]$1655:
      Old ports: A=4'0101, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$b$1633
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$b$1633 [3] $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$b$1633 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$b$1633 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$70$rdmux[0][2][3]$b$1633 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][3][7]$1700:
      Old ports: A=4'0110, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$b$1678
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$b$1678 [2] $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$b$1678 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$b$1678 [3] $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$b$1678 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][3]$b$1678 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][3][7]$1745:
      Old ports: A=4'0110, B=4'0001, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][3]$b$1723
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][3]$b$1723 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][3]$b$1723 [3:2] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][3]$b$1723 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][3][7]$1790:
      Old ports: A=4'1000, B=4'0110, Y=$memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$b$1768
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$b$1768 [3] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$b$1768 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$b$1768 [2] $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$b$1768 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$82$rdmux[0][2][3]$b$1768 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][3][7]$1835:
      Old ports: A=4'1001, B=4'0010, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][3]$b$1813
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][3]$b$1813 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][3]$b$1813 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][3]$b$1813 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][3][7]$1880:
      Old ports: A=4'0011, B=4'1100, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [2] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [3] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [2] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][3][7]$1925:
      Old ports: A=4'0101, B=4'1011, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$b$1903
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$b$1903 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$b$1903 [3] $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$b$1903 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][3]$b$1903 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][3][7]$1970:
      Old ports: A=4'0011, B=4'1000, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$b$1948
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$b$1948 [3] $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$b$1948 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$b$1948 [2:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$b$1948 [0] }
  Optimizing cells in module \des_core.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$1946:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$a$1947, B=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$b$1948, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][1][1]$b$1936
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$a$1947 [0] $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$a$1947 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$b$1948 [3] $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][2][3]$b$1948 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][1][1]$b$1936 [3] $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][1][1]$b$1936 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][1][1]$b$1936 [2:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][1][1]$b$1936 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$1856:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$a$1857, B=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][1][1]$b$1846
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$a$1857 [2] 2'10 }, B={ $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [2] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [0] $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][2][3]$b$1858 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][1][1]$b$1846 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][1][1]$b$1846 [3] = $memory$auto$proc_rom.cc:150:do_switch$90$rdmux[0][1][1]$b$1846 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$1715:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716, B=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$b$1717, Y=$memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][1][0]$b$1708
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716 [0] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716 [0] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$a$1716 [0] }, B={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][1]$b$1717 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][1][0]$b$1708 [3] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][1][0]$b$1708 [1:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][1][0]$b$1708 [2] = $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][1][0]$b$1708 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$1445:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1446, B=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1447, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1438
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1446 [1:0] }, B={ 2'01 $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1447 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1438 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1438 [3] = $memory$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1438 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$1400:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$a$1401, B=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$b$1402, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$b$1393
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$a$1401 [2] 2'10 }, B={ $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$b$1402 [2] 2'01 }, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$b$1393 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$b$1393 [3] = $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$b$1393 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$1397:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398, B=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$b$1399, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$a$1392
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398 [0] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398 [0] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$a$1398 [0] }, B={ 2'01 $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][0]$b$1399 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$a$1392 [3:2] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$a$1392 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$a$1392 [1] = $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$a$1392 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$1172:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173, B=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$b$1174, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][0]$a$1167
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173 [1] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$a$1173 [1] 1'1 }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][0]$b$1174 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][0]$a$1167 [3] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][0]$a$1167 [1:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][0]$a$1167 [2] = $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][0]$a$1167 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$1130:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$a$1131, B=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$a$1131 [0] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$a$1131 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132 [3] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132 [0] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$b$1132 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123 [3] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123 [1:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123 [2] = $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$1085:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$a$1086, B=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$b$1087, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$b$1078
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$a$1086 [0] $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$a$1086 [0] }, B={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][1]$b$1087 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$b$1078 [3:2] $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$b$1078 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$b$1078 [1] = $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$b$1078 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$1082:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$a$1083, B=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$a$1077
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$a$1083 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084 [2] 1'0 $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][2][0]$b$1084 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$a$1077 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$a$1077 [3] = $memory$auto$proc_rom.cc:150:do_switch$150$rdmux[0][1][0]$a$1077 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$908:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909, B=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][1][1]$a$900
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909 [1] $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$a$909 [1] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][2][2]$b$910 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][1][1]$a$900 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][1][1]$a$900 [3] = $memory$auto$proc_rom.cc:150:do_switch$134$rdmux[0][1][1]$a$900 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$821:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822, B=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$b$823, Y=$memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][1][1]$b$811
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822 [2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$a$822 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$b$823 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][3]$b$823 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][1][1]$b$811 [3:2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][1][1]$b$811 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][1][1]$b$811 [1] = $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][1][1]$b$811 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$773:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$a$774, B=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$b$775, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$a$774 [0] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$b$775 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765 [3:2] = { $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765 [0] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$770:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$a$771, B=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$b$772, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$b$763
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$a$771 [1] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$a$771 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$b$772 [0] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][1]$b$772 [1:0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$b$763 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$b$763 [3] = $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$b$763 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$767:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$a$768, B=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$b$769, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$a$762
      New ports: A={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$a$768 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$b$769 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][0]$b$769 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$a$762 [3:2] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$a$762 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$a$762 [1] = $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][0]$a$762 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$725:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$a$726, B=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727, Y=$memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][1][0]$b$718
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$a$726 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727 [3] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727 [0] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][2][1]$b$727 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][1][0]$b$718 [3] $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][1][0]$b$718 [1:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][1][0]$b$718 [2] = $memory$auto$proc_rom.cc:150:do_switch$118$rdmux[0][1][0]$b$718 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$683:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$a$684, B=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$b$685, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][1][1]$a$675
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$a$684 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$b$685 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][1][1]$a$675 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][1][1]$a$675 [3:2] = $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][1][1]$a$675 [1:0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$635:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636, B=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][1][0]$b$628
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636 [0] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$a$636 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637 [0] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637 [2] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$b$637 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][1][0]$b$628 [3:2] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][1][0]$b$628 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][1][0]$b$628 [1] = 1'1
  Optimizing cells in module \des_core.
Performed a total of 274 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~672 debug messages>
Removed a total of 224 cells.

36.6. Executing OPT_SHARE pass.

36.7. Executing OPT_DFF pass (perform DFF optimizations).

36.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 736 unused wires.
<suppressed ~1 debug messages>

36.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~16 debug messages>

36.10. Rerunning OPT passes. (Maybe there is more to do..)

36.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

36.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][1]$635:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [1] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [1] }, B={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [1] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [1] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][1][0]$b$628 [3:2] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][1][0]$b$628 [0] }
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [3] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [1] }, B={ $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [1] $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [3] }, Y=$memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][1][0]$b$628 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][1][0]$b$628 [0] = $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][0]$a$633 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][2][2]$683:
      Old ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$a$642 [3] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$a$642 [3] }, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][1][1]$a$675 [3:2]
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][1][1]$a$675 [3]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$114$rdmux[0][1][1]$a$675 [2] = $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][3]$a$642 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][2][2]$773:
      Old ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$b$640 [3] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$110$rdmux[0][2][2]$b$640 [3] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765 [2] $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765 [3] }
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765 [2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$122$rdmux[0][1][1]$a$765 [3] = \re_xor_key [19]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][2][1]$860:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [2] 2'11 $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [2] }, B={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [2] }, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][1][0]$b$853
      New ports: A={ \re_xor_key [25] 2'11 }, B={ 2'00 \re_xor_key [25] }, Y=$memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][1][0]$b$853 [3:1]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$130$rdmux[0][1][0]$b$853 [0] = \re_xor_key [25]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][2][0]$947:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [2] 2'11 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [2] $memory$auto$proc_rom.cc:150:do_switch$126$rdmux[0][2][1]$a$816 [2] 1'0 }, Y=$memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][1][0]$a$942
      New ports: A={ \re_xor_key [25] 2'11 }, B={ 1'0 \re_xor_key [25] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][1][0]$a$942 [3] $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][1][0]$a$942 [1:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$138$rdmux[0][1][0]$a$942 [2] = \re_xor_key [25]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][3]$1001:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] 1'0 $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] 1'0 }, Y=$memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][1][1]$b$991
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] 2'00 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][1][1]$b$991 [3:2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][1][1]$b$991 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][1][1]$b$991 [1] = $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][2][2]$1043:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] 1'0 $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][1][1]$a$1035
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] 1'0 }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][1][1]$a$1035 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$146$rdmux[0][1][1]$a$1035 [3] = $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][1]$1130:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [0] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [0] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123 [3:2] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123 [0] }
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [0] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [2] }, B={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][0]$b$1123 [0] = $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][1]$a$996 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][2][3]$1136:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] 1'0 }, Y=$memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][1]$b$1126
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][1]$b$1126 [3] $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][1]$b$1126 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$154$rdmux[0][1][1]$b$1126 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [2] $memory$auto$proc_rom.cc:150:do_switch$142$rdmux[0][2][0]$b$994 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][2]$1178:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3:2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3] }, Y=$memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][1]$a$1170
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3:2] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][1]$a$1170 [3] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][1]$a$1170 [1:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][1][1]$a$1170 [2] = $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$a$1176 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][2][2]$1313:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [1] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [1] }, B={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [1] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [1] }, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][1][1]$a$1305
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [1] $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [2] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [1] }, Y=$memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][1][1]$a$1305 [3:1]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$170$rdmux[0][1][1]$a$1305 [0] = $memory$auto$proc_rom.cc:150:do_switch$158$rdmux[0][2][1]$b$1177 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$1352:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3] $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3] 2'01 }, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][1][0]$a$1347
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3] 2'01 }, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][1][0]$a$1347 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][1][0]$a$1347 [3] = $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$1358:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [3] 2'01 $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [0] 1'0 }, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][1][1]$a$1350
      New ports: A={ 2'01 $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [0] 1'0 }, Y=$memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][1][1]$a$1350 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][1][1]$a$1350 [3] = $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][2]$a$1359 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][2][1]$1400:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3] 2'10 }, B={ $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3] 2'01 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$b$1393 [3] $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$b$1393 [1:0] }
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$b$1393 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$178$rdmux[0][1][0]$b$1393 [3] = $memory$auto$proc_rom.cc:150:do_switch$174$rdmux[0][2][0]$a$1353 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][2][2]$1583:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3] 2'10 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [2] }, B={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [2] $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [2] }, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][1][1]$a$1575
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3] 2'10 }, B={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [2] $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3] 1'1 }, Y=$memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][1][1]$a$1575 [3:1]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$66$rdmux[0][1][1]$a$1575 [0] = $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][0]$1667:
      Old ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3:2] }, B={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3] 2'11 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [2] }, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][1][0]$a$1662
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3] }, B={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [3] 2'11 }, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][1][0]$a$1662 [3:1]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][1][0]$a$1662 [0] = $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][0]$b$1534 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][2][2]$1673:
      Old ports: A={ 2'11 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [3] $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [3] }, B={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [3] 2'00 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [3] }, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][1][1]$a$1665
      New ports: A={ 2'11 $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [3] }, B={ $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [3] 2'00 }, Y=$memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][1][1]$a$1665 [3:1]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$74$rdmux[0][1][1]$a$1665 [0] = $memory$auto$proc_rom.cc:150:do_switch$62$rdmux[0][2][1]$b$1537 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][2][0]$1802:
      Old ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [1] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [3] $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [1] 1'1 }, Y=$memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][1][0]$a$1797
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [1] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][1][0]$a$1797 [3] $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][1][0]$a$1797 [1:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$86$rdmux[0][1][0]$a$1797 [2] = $memory$auto$proc_rom.cc:150:do_switch$78$rdmux[0][2][2]$a$1719 [3]
  Optimizing cells in module \des_core.
Performed a total of 18 changes.

36.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

36.14. Executing OPT_SHARE pass.

36.15. Executing OPT_DFF pass (perform DFF optimizations).

36.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

36.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~2 debug messages>

36.18. Rerunning OPT passes. (Maybe there is more to do..)

36.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

36.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

36.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

36.22. Executing OPT_SHARE pass.

36.23. Executing OPT_DFF pass (perform DFF optimizations).

36.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

36.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

36.26. Rerunning OPT passes. (Maybe there is more to do..)

36.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

36.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

36.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

36.30. Executing OPT_SHARE pass.

36.31. Executing OPT_DFF pass (perform DFF optimizations).

36.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

36.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

36.34. Finished OPT passes. (There is nothing left to do.)

37. Executing TECHMAP pass (map to technology primitives).

37.1. Executing Verilog-2005 frontend: /nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

37.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~634 debug messages>

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~136 debug messages>

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~1215 debug messages>
Removed a total of 405 cells.

38.3. Executing OPT_DFF pass (perform DFF optimizations).

38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 380 unused wires.
<suppressed ~1 debug messages>

38.5. Finished fast OPT passes.

39. Executing ABC pass (technology mapping using ABC).

39.1. Extracting gate netlist of module `\des_core' to `<abc-temp-dir>/input.blif'..
Extracted 1129 gates and 1381 wires to a netlist network with 250 inputs and 132 outputs.

39.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

39.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:      104
ABC RESULTS:                OR cells:       54
ABC RESULTS:               MUX cells:      643
ABC RESULTS:              XNOR cells:       73
ABC RESULTS:             ORNOT cells:       25
ABC RESULTS:               NOR cells:       11
ABC RESULTS:            ANDNOT cells:      169
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               AND cells:       22
ABC RESULTS:               XOR cells:       62
ABC RESULTS:        internal signals:      999
ABC RESULTS:           input signals:      250
ABC RESULTS:          output signals:      132
Removing temp directory.

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.
<suppressed ~57 debug messages>

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 668 unused wires.
<suppressed ~30 debug messages>

40.5. Finished fast OPT passes.

41. Executing HIERARCHY pass (managing design hierarchy).

41.1. Analyzing design hierarchy..
Top module:  \des_core

41.2. Analyzing design hierarchy..
Top module:  \des_core
Removed 0 unused modules.

42. Printing statistics.

=== des_core ===

   Number of wires:               1099
   Number of wire bits:           1889
   Number of public wires:          28
   Number of public wire bits:     758
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1289
     $_ANDNOT_                     169
     $_AND_                         22
     $_DFFE_PN0P_                    7
     $_DFFE_PP_                    120
     $_DFF_PN0_                      2
     $_MUX_                        642
     $_NAND_                         8
     $_NOR_                         11
     $_NOT_                        104
     $_ORNOT_                       25
     $_OR_                          54
     $_XNOR_                        69
     $_XOR_                         56

43. Executing CHECK pass (checking for obvious problems).
Checking module des_core...
Found and reported 0 problems.

44. Generating Graphviz representation of design.
Writing dot description to `/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module des_core to page 1.

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des_core.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des_core'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des_core.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 11 unused wires.
<suppressed ~11 debug messages>
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/tmp/46ac9c5e09604a1c8fa98b5cc0fc6e58.lib ",
   "modules": {
      "\\des_core": {
         "num_wires":         1088,
         "num_wire_bits":     1453,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 322,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1289,
         "num_cells_by_type": {
            "$_ANDNOT_": 169,
            "$_AND_": 22,
            "$_DFFE_PN0P_": 7,
            "$_DFFE_PP_": 120,
            "$_DFF_PN0_": 2,
            "$_MUX_": 642,
            "$_NAND_": 8,
            "$_NOR_": 11,
            "$_NOT_": 104,
            "$_ORNOT_": 25,
            "$_OR_": 54,
            "$_XNOR_": 69,
            "$_XOR_": 56
         }
      }
   },
      "design": {
         "num_wires":         1088,
         "num_wire_bits":     1453,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 322,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1289,
         "num_cells_by_type": {
            "$_ANDNOT_": 169,
            "$_AND_": 22,
            "$_DFFE_PN0P_": 7,
            "$_DFFE_PP_": 120,
            "$_DFF_PN0_": 2,
            "$_MUX_": 642,
            "$_NAND_": 8,
            "$_NOR_": 11,
            "$_NOT_": 104,
            "$_ORNOT_": 25,
            "$_OR_": 54,
            "$_XNOR_": 69,
            "$_XOR_": 56
         }
      }
}

47. Printing statistics.

=== des_core ===

   Number of wires:               1088
   Number of wire bits:           1453
   Number of public wires:          17
   Number of public wire bits:     322
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1289
     $_ANDNOT_                     169
     $_AND_                         22
     $_DFFE_PN0P_                    7
     $_DFFE_PP_                    120
     $_DFF_PN0_                      2
     $_MUX_                        642
     $_NAND_                         8
     $_NOR_                         11
     $_NOT_                        104
     $_ORNOT_                       25
     $_OR_                          54
     $_XNOR_                        69
     $_XOR_                         56

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!

mapping tbuf
[INFO] Applying tri-state buffer mapping from '/home/nguyenviet/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'...

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/nguyenviet/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/nguyenviet/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/nguyenviet/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'...

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/nguyenviet/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/nguyenviet/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\des_core':
  mapped 9 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 120 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/tmp/46ac9c5e09604a1c8fa98b5cc0fc6e58.lib ",
   "modules": {
      "\\des_core": {
         "num_wires":         1215,
         "num_wire_bits":     1580,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 322,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1416,
         "area":              2788.924800,
         "num_cells_by_type": {
            "$_ANDNOT_": 169,
            "$_AND_": 22,
            "$_MUX_": 769,
            "$_NAND_": 8,
            "$_NOR_": 11,
            "$_NOT_": 104,
            "$_ORNOT_": 25,
            "$_OR_": 54,
            "$_XNOR_": 69,
            "$_XOR_": 56,
            "sky130_fd_sc_hd__dfrtp_2": 9,
            "sky130_fd_sc_hd__dfxtp_2": 120
         }
      }
   },
      "design": {
         "num_wires":         1215,
         "num_wire_bits":     1580,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 322,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1416,
         "area":              2788.924800,
         "num_cells_by_type": {
            "$_ANDNOT_": 169,
            "$_AND_": 22,
            "$_MUX_": 769,
            "$_NAND_": 8,
            "$_NOR_": 11,
            "$_NOT_": 104,
            "$_ORNOT_": 25,
            "$_OR_": 54,
            "$_XNOR_": 69,
            "$_XOR_": 56,
            "sky130_fd_sc_hd__dfrtp_2": 9,
            "sky130_fd_sc_hd__dfxtp_2": 120
         }
      }
}

53. Printing statistics.

=== des_core ===

   Number of wires:               1215
   Number of wire bits:           1580
   Number of public wires:          17
   Number of public wire bits:     322
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1416
     $_ANDNOT_                     169
     $_AND_                         22
     $_MUX_                        769
     $_NAND_                         8
     $_NOR_                         11
     $_NOT_                        104
     $_ORNOT_                       25
     $_OR_                          54
     $_XNOR_                        69
     $_XOR_                         56
     sky130_fd_sc_hd__dfrtp_2        9
     sky130_fd_sc_hd__dfxtp_2      120

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\des_core': 2788.924800

[INFO] Using strategy "AREA 0"...

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\des_core' to `/tmp/yosys-abc-bdK1Wb/input.blif'..
Extracted 1287 gates and 1538 wires to a netlist network with 251 inputs and 129 outputs.

54.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-bdK1Wb/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-bdK1Wb/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-bdK1Wb/input.blif 
ABC: + read_lib -w /home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/tmp/46ac9c5e09604a1c8fa98b5cc0fc6e58.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__ss_100C_1v60" from "/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/tmp/46ac9c5e09604a1c8fa98b5cc0fc6e58.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    9.54 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/06-yosys-synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/06-yosys-synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 25000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 25000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + 
ABC: + stime -p 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =   1103 (  1.6 %)   Cap = 10.4 ff (  0.3 %)   Area =    11277.07 ( 98.2 %)   Delay =  9501.60 ps  (  6.1 %)               
ABC: Path  0 --       7 : 0    5 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  17.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     395 : 3   11 sky130_fd_sc_hd__or3_2   A =   7.51  Df =1244.6 -986.4 ps  S = 267.0 ps  Cin =  1.5 ff  Cout =  20.7 ff  Cmax = 195.0 ff  G = 1360  
ABC: Path  2 --     398 : 2   47 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =3380.1-2362.9 ps  S =2660.6 ps  Cin =  4.4 ff  Cout = 157.7 ff  Cmax =  86.1 ff  G = 3469  
ABC: Path  3 --     507 : 3    4 sky130_fd_sc_hd__mux2_1  A =  11.26  Df =4821.9-2658.1 ps  S = 413.0 ps  Cin =  2.2 ff  Cout =  27.4 ff  Cmax = 108.0 ff  G = 1219  
ABC: Path  4 --     508 : 2   13 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =5645.2-2974.3 ps  S = 810.5 ps  Cin =  8.7 ff  Cout =  41.8 ff  Cmax =  80.6 ff  G =  466  
ABC: Path  5 --     554 : 4    2 sky130_fd_sc_hd__o211a_2 A =  10.01  Df =6293.1-1944.2 ps  S = 111.8 ps  Cin =  2.4 ff  Cout =   6.0 ff  Cmax = 172.1 ff  G =  241  
ABC: Path  6 --     558 : 3    1 sky130_fd_sc_hd__and3b_2 A =  10.01  Df =6711.1-1916.3 ps  S =  71.2 ps  Cin =  1.4 ff  Cout =   1.5 ff  Cmax = 194.1 ff  G =  102  
ABC: Path  7 --     565 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df =8235.4-1479.7 ps  S = 263.4 ps  Cin =  1.4 ff  Cout =   8.5 ff  Cmax = 195.0 ff  G =  574  
ABC: Path  8 --     566 : 2    1 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =8555.8-1596.0 ps  S = 124.9 ps  Cin =  8.7 ff  Cout =   1.9 ff  Cmax =  80.6 ff  G =   21  
ABC: Path  9 --     567 : 3    1 sky130_fd_sc_hd__mux2_1  A =  11.26  Df =9501.6-1977.5 ps  S = 486.7 ps  Cin =  2.2 ff  Cout =  33.4 ff  Cmax = 108.0 ff  G = 1520  
ABC: Start-point = pi6 (\rcounter [2]).  End-point = po4 ($auto$rtlil.cc:2684:MuxGate$5304).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  251/  129  lat =    0  nd =  1103  edge =   3221  area =11278.19  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-bdK1Wb/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      384
ABC RESULTS:        internal signals:     1158
ABC RESULTS:           input signals:      251
ABC RESULTS:          output signals:      129
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).
Warning: Selection "sky130_fd_sc_hd__conb_1" did not match any module.
Warning: Selection "LO" did not match any object.

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des_core..
Removed 0 unused cells and 1570 unused wires.
<suppressed ~61 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module des_core...
Found and reported 0 problems.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/tmp/46ac9c5e09604a1c8fa98b5cc0fc6e58.lib ",
   "modules": {
      "\\des_core": {
         "num_wires":         1175,
         "num_wire_bits":     1364,
         "num_pub_wires":     73,
         "num_pub_wire_bits": 262,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1232,
         "area":              14065.990400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 1,
            "sky130_fd_sc_hd__a211o_2": 17,
            "sky130_fd_sc_hd__a211oi_2": 5,
            "sky130_fd_sc_hd__a21bo_2": 7,
            "sky130_fd_sc_hd__a21boi_2": 12,
            "sky130_fd_sc_hd__a21o_2": 29,
            "sky130_fd_sc_hd__a21oi_2": 43,
            "sky130_fd_sc_hd__a221o_2": 4,
            "sky130_fd_sc_hd__a22o_2": 10,
            "sky130_fd_sc_hd__a2bb2o_2": 4,
            "sky130_fd_sc_hd__a311o_2": 10,
            "sky130_fd_sc_hd__a311oi_2": 2,
            "sky130_fd_sc_hd__a31o_2": 30,
            "sky130_fd_sc_hd__a31oi_2": 3,
            "sky130_fd_sc_hd__a32o_2": 8,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 18,
            "sky130_fd_sc_hd__and2b_2": 2,
            "sky130_fd_sc_hd__and3_2": 19,
            "sky130_fd_sc_hd__and3b_2": 17,
            "sky130_fd_sc_hd__dfrtp_2": 9,
            "sky130_fd_sc_hd__dfxtp_2": 120,
            "sky130_fd_sc_hd__inv_2": 18,
            "sky130_fd_sc_hd__mux2_1": 384,
            "sky130_fd_sc_hd__nand2_2": 65,
            "sky130_fd_sc_hd__nand2b_2": 2,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nor2_2": 67,
            "sky130_fd_sc_hd__nor3_2": 7,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 25,
            "sky130_fd_sc_hd__o211ai_2": 5,
            "sky130_fd_sc_hd__o21a_2": 18,
            "sky130_fd_sc_hd__o21ai_2": 21,
            "sky130_fd_sc_hd__o21ba_2": 3,
            "sky130_fd_sc_hd__o21bai_2": 5,
            "sky130_fd_sc_hd__o221a_2": 8,
            "sky130_fd_sc_hd__o22a_2": 8,
            "sky130_fd_sc_hd__o22ai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 4,
            "sky130_fd_sc_hd__o311a_2": 9,
            "sky130_fd_sc_hd__o311ai_2": 1,
            "sky130_fd_sc_hd__o31a_2": 9,
            "sky130_fd_sc_hd__o31ai_2": 4,
            "sky130_fd_sc_hd__o32a_2": 7,
            "sky130_fd_sc_hd__or2_2": 28,
            "sky130_fd_sc_hd__or3_2": 32,
            "sky130_fd_sc_hd__or3b_2": 8,
            "sky130_fd_sc_hd__or4_2": 5,
            "sky130_fd_sc_hd__or4b_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 64,
            "sky130_fd_sc_hd__xor2_2": 44
         }
      }
   },
      "design": {
         "num_wires":         1175,
         "num_wire_bits":     1364,
         "num_pub_wires":     73,
         "num_pub_wire_bits": 262,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1232,
         "area":              14065.990400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 1,
            "sky130_fd_sc_hd__a211o_2": 17,
            "sky130_fd_sc_hd__a211oi_2": 5,
            "sky130_fd_sc_hd__a21bo_2": 7,
            "sky130_fd_sc_hd__a21boi_2": 12,
            "sky130_fd_sc_hd__a21o_2": 29,
            "sky130_fd_sc_hd__a21oi_2": 43,
            "sky130_fd_sc_hd__a221o_2": 4,
            "sky130_fd_sc_hd__a22o_2": 10,
            "sky130_fd_sc_hd__a2bb2o_2": 4,
            "sky130_fd_sc_hd__a311o_2": 10,
            "sky130_fd_sc_hd__a311oi_2": 2,
            "sky130_fd_sc_hd__a31o_2": 30,
            "sky130_fd_sc_hd__a31oi_2": 3,
            "sky130_fd_sc_hd__a32o_2": 8,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 18,
            "sky130_fd_sc_hd__and2b_2": 2,
            "sky130_fd_sc_hd__and3_2": 19,
            "sky130_fd_sc_hd__and3b_2": 17,
            "sky130_fd_sc_hd__dfrtp_2": 9,
            "sky130_fd_sc_hd__dfxtp_2": 120,
            "sky130_fd_sc_hd__inv_2": 18,
            "sky130_fd_sc_hd__mux2_1": 384,
            "sky130_fd_sc_hd__nand2_2": 65,
            "sky130_fd_sc_hd__nand2b_2": 2,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nor2_2": 67,
            "sky130_fd_sc_hd__nor3_2": 7,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 25,
            "sky130_fd_sc_hd__o211ai_2": 5,
            "sky130_fd_sc_hd__o21a_2": 18,
            "sky130_fd_sc_hd__o21ai_2": 21,
            "sky130_fd_sc_hd__o21ba_2": 3,
            "sky130_fd_sc_hd__o21bai_2": 5,
            "sky130_fd_sc_hd__o221a_2": 8,
            "sky130_fd_sc_hd__o22a_2": 8,
            "sky130_fd_sc_hd__o22ai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 4,
            "sky130_fd_sc_hd__o311a_2": 9,
            "sky130_fd_sc_hd__o311ai_2": 1,
            "sky130_fd_sc_hd__o31a_2": 9,
            "sky130_fd_sc_hd__o31ai_2": 4,
            "sky130_fd_sc_hd__o32a_2": 7,
            "sky130_fd_sc_hd__or2_2": 28,
            "sky130_fd_sc_hd__or3_2": 32,
            "sky130_fd_sc_hd__or3b_2": 8,
            "sky130_fd_sc_hd__or4_2": 5,
            "sky130_fd_sc_hd__or4b_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 64,
            "sky130_fd_sc_hd__xor2_2": 44
         }
      }
}

61. Printing statistics.

=== des_core ===

   Number of wires:               1175
   Number of wire bits:           1364
   Number of public wires:          73
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1232
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2       17
     sky130_fd_sc_hd__a211oi_2       5
     sky130_fd_sc_hd__a21bo_2        7
     sky130_fd_sc_hd__a21boi_2      12
     sky130_fd_sc_hd__a21o_2        29
     sky130_fd_sc_hd__a21oi_2       43
     sky130_fd_sc_hd__a221o_2        4
     sky130_fd_sc_hd__a22o_2        10
     sky130_fd_sc_hd__a2bb2o_2       4
     sky130_fd_sc_hd__a311o_2       10
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2        30
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         8
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        18
     sky130_fd_sc_hd__and2b_2        2
     sky130_fd_sc_hd__and3_2        19
     sky130_fd_sc_hd__and3b_2       17
     sky130_fd_sc_hd__dfrtp_2        9
     sky130_fd_sc_hd__dfxtp_2      120
     sky130_fd_sc_hd__inv_2         18
     sky130_fd_sc_hd__mux2_1       384
     sky130_fd_sc_hd__nand2_2       65
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        67
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2       25
     sky130_fd_sc_hd__o211ai_2       5
     sky130_fd_sc_hd__o21a_2        18
     sky130_fd_sc_hd__o21ai_2       21
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       5
     sky130_fd_sc_hd__o221a_2        8
     sky130_fd_sc_hd__o22a_2         8
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       4
     sky130_fd_sc_hd__o311a_2        9
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2         9
     sky130_fd_sc_hd__o31ai_2        4
     sky130_fd_sc_hd__o32a_2         7
     sky130_fd_sc_hd__or2_2         28
     sky130_fd_sc_hd__or3_2         32
     sky130_fd_sc_hd__or3b_2         8
     sky130_fd_sc_hd__or4_2          5
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__xnor2_2       64
     sky130_fd_sc_hd__xor2_2        44

   Chip area for module '\des_core': 14065.990400

62. Executing Verilog backend.
Dumping module `\des_core'.

63. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 5d0e253b91, CPU: user 1.52s system 0.03s, MEM: 55.12 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)
Time spent: 67% 2x abc (2 sec), 11% 7x stat (0 sec), ...
