/**
 * \file IfxHsphy_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: 
 * Specification: HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Hsphy_Registers_Cfg Hsphy address
 * \ingroup IfxSfr_Hsphy_Registers
 * 
 * \defgroup IfxSfr_Hsphy_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Hsphy_Registers_Cfg
 *
 * \defgroup IfxSfr_Hsphy_Registers_Cfg_Hsphy 2-HSPHY
 * \ingroup IfxSfr_Hsphy_Registers_Cfg
 *
 *
 */
#ifndef IFXHSPHY_REG_H
#define IFXHSPHY_REG_H 1
/******************************************************************************/
#include "IfxHsphy_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Hsphy_Registers_Cfg_BaseAddress
 * \{  */

/** \brief HSPHY object */
#define MODULE_HSPHY /*lint --e(923, 9078)*/ ((*(Ifx_HSPHY*)0xF2000000u))
#define MODULE_HSPHY_CRPARA /*lint --e(923, 9078)*/ ((*(Ifx_HSPHY_CRPARA*)0x0u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Hsphy_Registers_Cfg_Hsphy
 * \{  */
/** \brief 0,  */
#define HSPHY_INITMEM0 ((void*)0xF2100000u)
#define HSPHY_INITMEM0_SIZE (0x8000u)

/** \brief 8000,  */
#define HSPHY_INITMEM1 ((void*)0xF2108000u)
#define HSPHY_INITMEM1_SIZE (0x8000u)

/** \brief 10000,  */
#define HSPHY_INITMEM2 ((void*)0xF2110000u)
#define HSPHY_INITMEM2_SIZE (0x8000u)

/** \brief 18000,  */
#define HSPHY_INITALLMEM ((void*)0xF2118000u)
#define HSPHY_INITALLMEM_SIZE (0x8000u)

/** \brief 0, Clock control register */
#define HSPHY_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_CLC*)0xF2000000u)

/** \brief 4, OCDS control and status register */
#define HSPHY_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_OCS*)0xF2000004u)

/** \brief 8, Module identification register */
#define HSPHY_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ID*)0xF2000008u)

/** \brief C, Reset control register A */
#define HSPHY_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_RST_CTRLA*)0xF200000Cu)

/** \brief 10, Reset control register B */
#define HSPHY_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_RST_CTRLB*)0xF2000010u)

/** \brief 14, Reset status register */
#define HSPHY_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_RST_STAT*)0xF2000014u)

/** \brief 20, PROT register endinit */
#define HSPHY_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PROT*)0xF2000020u)

/** \brief 24, PROT register safe endinit */
#define HSPHY_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PROT*)0xF2000024u)

/** \brief 40, Write access enable register A */
#define HSPHY_ACCENGLB_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_WRA*)0xF2000040u)

/** \brief 44, Write access enable register B */
#define HSPHY_ACCENGLB_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_WRB_FPI*)0xF2000044u)

/** \brief 48, Read access enable register A */
#define HSPHY_ACCENGLB_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_RDA*)0xF2000048u)

/** \brief 4C, Read access enable register B */
#define HSPHY_ACCENGLB_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_RDB_FPI*)0xF200004Cu)

/** \brief 50, VM access enable register */
#define HSPHY_ACCENGLB_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_VM*)0xF2000050u)

/** \brief 54, PRS access enable register */
#define HSPHY_ACCENGLB_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_PRS*)0xF2000054u)

/** \brief 60, CH0 Write access enable register A */
#define HSPHY_ACCENCH0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_WRA*)0xF2000060u)

/** \brief 64, CH0 Write access enable register B */
#define HSPHY_ACCENCH0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_WRB_FPI*)0xF2000064u)

/** \brief 68, CH0 Read access enable register A */
#define HSPHY_ACCENCH0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_RDA*)0xF2000068u)

/** \brief 6C, CH0 Read access enable register B */
#define HSPHY_ACCENCH0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_RDB_FPI*)0xF200006Cu)

/** \brief 70, CH0 VM access enable register */
#define HSPHY_ACCENCH0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_VM*)0xF2000070u)

/** \brief 74, CH0 PRS access enable register */
#define HSPHY_ACCENCH0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_PRS*)0xF2000074u)

/** \brief 80, CH1 Write access enable register A */
#define HSPHY_ACCENCH1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_WRA*)0xF2000080u)

/** \brief 84, CH1 Write access enable register B */
#define HSPHY_ACCENCH1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_WRB_FPI*)0xF2000084u)

/** \brief 88, CH1 Read access enable register A */
#define HSPHY_ACCENCH1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_RDA*)0xF2000088u)

/** \brief 8C, CH1 Read access enable register B */
#define HSPHY_ACCENCH1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_RDB_FPI*)0xF200008Cu)

/** \brief 90, CH1 VM access enable register */
#define HSPHY_ACCENCH1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_VM*)0xF2000090u)

/** \brief 94, CH1 PRS access enable register */
#define HSPHY_ACCENCH1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_PRS*)0xF2000094u)

/** \brief A0, CH2 Write access enable register A */
#define HSPHY_ACCENCH2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_WRA*)0xF20000A0u)

/** \brief A4, CH2 Write access enable register B */
#define HSPHY_ACCENCH2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_WRB_FPI*)0xF20000A4u)

/** \brief A8, CH2 Read access enable register A */
#define HSPHY_ACCENCH2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_RDA*)0xF20000A8u)

/** \brief AC, CH2 Read access enable register B */
#define HSPHY_ACCENCH2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_RDB_FPI*)0xF20000ACu)

/** \brief B0, CH2 VM access enable register */
#define HSPHY_ACCENCH2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_VM*)0xF20000B0u)

/** \brief B4, CH2 PRS access enable register */
#define HSPHY_ACCENCH2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ACCEN_PRS*)0xF20000B4u)

/** \brief 0, The common control  */
#define HSPHY_CMNCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_CMNCFG*)0xF2000200u)

/** \brief 10, Control 0 for the PHY0 */
#define HSPHY_PHY0_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_MP8GPHY_CTRL0*)0xF2000210u)

/** \brief 14, Control 1 for the PHY0 */
#define HSPHY_PHY0_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_MP8GPHY_CTRL1*)0xF2000214u)

/** \brief 18, Control 0 for the PHY1 */
#define HSPHY_PHY1_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_MP8GPHY_CTRL0*)0xF2000218u)

/** \brief 1C, Control 1 for the PHY1 */
#define HSPHY_PHY1_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_MP8GPHY_CTRL1*)0xF200021Cu)

/** \brief 20, Control 0 for the PHY2 */
#define HSPHY_PHY2_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_MP8GPHY_CTRL0*)0xF2000220u)

/** \brief 24, Control 1 for the PHY2 */
#define HSPHY_PHY2_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_MP8GPHY_CTRL1*)0xF2000224u)

/** \brief 30, PHY0 register control and address register. */
#define HSPHY_PHYREG0_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHYREG_CTRL*)0xF2000230u)

/** \brief 34, PHY0 data register. */
#define HSPHY_PHYREG0_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHYREG_DATA*)0xF2000234u)

/** \brief 38, PHY1 register control and address register. */
#define HSPHY_PHYREG1_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHYREG_CTRL*)0xF2000238u)

/** \brief 3C, PHY1 data register. */
#define HSPHY_PHYREG1_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHYREG_DATA*)0xF200023Cu)

/** \brief 40, PHY2 register control and address register. */
#define HSPHY_PHYREG2_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHYREG_CTRL*)0xF2000240u)

/** \brief 44, PHY2 data register. */
#define HSPHY_PHYREG2_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHYREG_DATA*)0xF2000244u)

/** \brief 50, PCIe calibration control */
#define HSPHY_PCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PCIE*)0xF2000250u)

/** \brief 0, Ethernet0 selection control */
#define HSPHY_ETH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ETH*)0xF2000600u)

/** \brief 4, Ethernet1 selection control */
#define HSPHY_ETH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_ETH*)0xF2000604u)

/** \brief 28, DLL configuration register */
#define HSPHY_DLL_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_DLL_CFG*)0xF2000628u)

/** \brief 40000, SR PMA0 MMD Control1 Register */
#define HSPHY_XPCS0_PMA_SR_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_SR_CTRL1*)0xF2840000u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_SR_CTRL1 */
#define HSPHY_XPCS0_SR_PMA_CTRL1 (HSPHY_XPCS0_PMA_SR_CTRL1)

/** \brief 40004, SR PMA0 MMD Status1 Register */
#define HSPHY_XPCS0_PMA_SR_STATUS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_SR_STATUS1*)0xF2840004u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_SR_STATUS1 */
#define HSPHY_XPCS0_SR_PMA_STATUS1 (HSPHY_XPCS0_PMA_SR_STATUS1)

/** \brief 600C4, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Tx General 1 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1*)0xF28600C4u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1 (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1)

/** \brief 600C8, VR XS or PMA0 Synopsys Multi-protocol 12G/16G PHY Tx General 2 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2*)0xF28600C8u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2 (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2)

/** \brief 600CC, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Tx Boost Control Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL*)0xF28600CCu)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL)

/** \brief 600D0, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Tx Rate Control Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL*)0xF28600D0u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL)

/** \brief 60100, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Tx Status Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS*)0xF2860100u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_STS */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_TX_STS (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_TX_STS)

/** \brief 60144, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Rx General Control 1 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1*)0xF2860144u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1 (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1)

/** \brief 60148, VR XS or PMA0 Synopsys Multi-protocol 12G/16G PHY Rx General Control 2 */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2*)0xF2860148u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2 (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2)

/** \brief 60150, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Rx Rate Control */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL*)0xF2860150u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL)

/** \brief 60158, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Rx CDR Control */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL*)0xF2860158u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL)

/** \brief 60174, VR XS or PMA Synopsys Multi-protocol 12G PHY AFE-DFE Enable Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL*)0xF2860174u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL (HSPHY_XPCS0_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL)

/** \brief 60180, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Rx Status */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS*)0xF2860180u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_STS */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_RX_STS (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_RX_STS)

/** \brief 601A0, VR XS or PMA0 Synopsys Multi-protocol 16G/25G PHY Rx General Control 4 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4*)0xF28601A0u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4 (HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4)

/** \brief 601A4, VR XS or PMA0 Synopsys Multi-protocol 16G/25G PHY RX Miscellaneous Control 0 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0*)0xF28601A4u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0 (HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0)

/** \brief 601C0, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY MPLL Common Control Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL*)0xF28601C0u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL)

/** \brief 601C4, VR XS or PMA0 Synopsys Multi-protocol 12G/16G PHY MPLLA Control 0 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0*)0xF28601C4u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0 (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0)

/** \brief 601C8, VR XS or PMA0 Synopsys Multi-protocol 16G PHY MPLLA Control 1 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_16G_MPLLA_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1*)0xF28601C8u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_16G_MPLLA_CTRL1 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_16G_MPLLA_CTRL1 (HSPHY_XPCS0_PMA_VR_XS_MP_16G_MPLLA_CTRL1)

/** \brief 601CC, VR XS or PMA0 Synopsys Multi-protocol 12G/16G PHY MPLLA Control 2 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2*)0xF28601CCu)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2 (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2)

/** \brief 601F4, VR XS or PMA0 Synopsys Multi-protocol 8G PHY MPLLA Control 6 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_8G_MPLLA_CTRL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6*)0xF28601F4u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_8G_MPLLA_CTRL6 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_8G_MPLLA_CTRL6 (HSPHY_XPCS0_PMA_VR_XS_MP_8G_MPLLA_CTRL6)

/** \brief 601FC, VR XS or PMA0 Synopsys Multi-protocol 8G PHY MPLLA Control 7 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_8G_MPLLA_CTRL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7*)0xF28601FCu)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_8G_MPLLA_CTRL7 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_8G_MPLLA_CTRL7 (HSPHY_XPCS0_PMA_VR_XS_MP_8G_MPLLA_CTRL7)

/** \brief 60244, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY Reference Control Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL*)0xF2860244u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL)

/** \brief 60248, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY VCO Calibration Load 0 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0*)0xF2860248u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0 (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0)

/** \brief 60258, VR XS or PMA0 Synopsys Multi-protocol 12G PHY VCO Calibration Reference 0 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_VCO_CAL_REF0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0*)0xF2860258u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_VCO_CAL_REF0 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_VCO_CAL_REF0 (HSPHY_XPCS0_PMA_VR_XS_MP_12G_VCO_CAL_REF0)

/** \brief 6026C, VR XS or PMA0 Synopsys Multi-protocol 12G/16G/25G PHY SRAM Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_SRAM /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM*)0xF286026Cu)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_SRAM */
#define HSPHY_XPCS0_VR_XS_PMA_MP_12G_16G_25G_SRAM (HSPHY_XPCS0_PMA_VR_XS_MP_12G_16G_25G_SRAM)

/** \brief 60270, VR XS or PMA0 Synopsys Multi-protocol 16G/25G PHY Miscellaneous Control 2 Register */
#define HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_MISC_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2*)0xF2860270u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_MISC_CTRL2 */
#define HSPHY_XPCS0_VR_XS_PMA_MP_16G_25G_MISC_CTRL2 (HSPHY_XPCS0_PMA_VR_XS_MP_16G_25G_MISC_CTRL2)

/** \brief C0000, SR XS or PCS0 MMD Control1 Register */
#define HSPHY_XPCS0_PCS_SR_XS_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1*)0xF28C0000u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PCS_SR_XS_CTRL1 */
#define HSPHY_XPCS0_SR_XS_PCS_CTRL1 (HSPHY_XPCS0_PCS_SR_XS_CTRL1)

/** \brief C0004, SR XS or PCS0 MMD Status1 Register */
#define HSPHY_XPCS0_PCS_SR_XS_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_SR_XS_STS1*)0xF28C0004u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PCS_SR_XS_STS1 */
#define HSPHY_XPCS0_SR_XS_PCS_STS1 (HSPHY_XPCS0_PCS_SR_XS_STS1)

/** \brief C001C, SR PCS0 Control2 Register */
#define HSPHY_XPCS0_PCS_SR_XS_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL2*)0xF28C001Cu)
/** Alias (User Manual Name) for HSPHY_XPCS0_PCS_SR_XS_CTRL2 */
#define HSPHY_XPCS0_SR_XS_PCS_CTRL2 (HSPHY_XPCS0_PCS_SR_XS_CTRL2)

/** \brief E0000, VR XS or PCS0 MMD Digital Control1 Register */
#define HSPHY_XPCS0_PCS_VR_XS_DIG_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1*)0xF28E0000u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PCS_VR_XS_DIG_CTRL1 */
#define HSPHY_XPCS0_VR_XS_PCS_DIG_CTRL1 (HSPHY_XPCS0_PCS_VR_XS_DIG_CTRL1)

/** \brief E001C, VR PCS0 10GBASE-R Control Register */
#define HSPHY_XPCS0_PCS_VR_XS_KR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL*)0xF28E001Cu)
/** Alias (User Manual Name) for HSPHY_XPCS0_PCS_VR_XS_KR_CTRL */
#define HSPHY_XPCS0_VR_XS_PCS_KR_CTRL (HSPHY_XPCS0_PCS_VR_XS_KR_CTRL)

/** \brief E0040, VR XS or PCS0 MMD Digital Status Register */
#define HSPHY_XPCS0_PCS_VR_XS_DIG_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS*)0xF28E0040u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PCS_VR_XS_DIG_STS */
#define HSPHY_XPCS0_VR_XS_PCS_DIG_STS (HSPHY_XPCS0_PCS_VR_XS_DIG_STS)

/** \brief E0060, VR XS or PCS0 MMD Comma-Detect Status Register */
#define HSPHY_XPCS0_PCS_VR_XS_PCS_CDT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS*)0xF28E0060u)

/** \brief E0064, VR XS or PCS0 MMD Miscellaneous Status Register */
#define HSPHY_XPCS0_PCS_VR_XS_PCS_MISC_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS*)0xF28E0064u)

/** \brief E03C0, VR XS or PCS MMD Uncorrectable Safety Error Interrupt Register */
#define HSPHY_XPCS0_PCS_VR_XS_SFTY_UE_INTR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0*)0xF28E03C0u)
/** Alias (User Manual Name) for HSPHY_XPCS0_PCS_VR_XS_SFTY_UE_INTR0 */
#define HSPHY_XPCS0_VR_XS_PCS_SFTY_UE_INTR0 (HSPHY_XPCS0_PCS_VR_XS_SFTY_UE_INTR0)

/** \brief 7C0000, 0 SR MII MMD Control Register */
#define HSPHY_XPCS0_MII_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_MII_CTRL*)0xF2FC0000u)
/** Alias (User Manual Name) for HSPHY_XPCS0_MII_CTRL */
#define HSPHY_XPCS0_SR_MII_CTRL (HSPHY_XPCS0_MII_CTRL)

/** \brief 7E0000, 0 VR MII MMD Digital Control1 Register */
#define HSPHY_XPCS0_MII_DIG_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_MII_DIG_CTRL1*)0xF2FE0000u)
/** Alias (User Manual Name) for HSPHY_XPCS0_MII_DIG_CTRL1 */
#define HSPHY_XPCS0_VR_MII_DIG_CTRL1 (HSPHY_XPCS0_MII_DIG_CTRL1)

/** \brief 7E0010, 0 VR MII MMD Digital Control 3 Register */
#define HSPHY_XPCS0_MII_VR_MII_DIG_CTRL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3*)0xF2FE0010u)

/** \brief 840000, SR PMA1 MMD Control1 Register */
#define HSPHY_XPCS1_PMA_SR_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_SR_CTRL1*)0xF3040000u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_SR_CTRL1 */
#define HSPHY_XPCS1_SR_PMA_CTRL1 (HSPHY_XPCS1_PMA_SR_CTRL1)

/** \brief 840004, SR PMA1 MMD Status1 Register */
#define HSPHY_XPCS1_PMA_SR_STATUS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_SR_STATUS1*)0xF3040004u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_SR_STATUS1 */
#define HSPHY_XPCS1_SR_PMA_STATUS1 (HSPHY_XPCS1_PMA_SR_STATUS1)

/** \brief 8600C4, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Tx General 1 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1*)0xF30600C4u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1 (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_GENCTRL1)

/** \brief 8600C8, VR XS or PMA1 Synopsys Multi-protocol 12G/16G PHY Tx General 2 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2*)0xF30600C8u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2 (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_TX_GENCTRL2)

/** \brief 8600CC, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Tx Boost Control Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL*)0xF30600CCu)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_BOOST_CTRL)

/** \brief 8600D0, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Tx Rate Control Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL*)0xF30600D0u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_RATE_CTRL)

/** \brief 860100, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Tx Status Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_TX_STS*)0xF3060100u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_STS */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_TX_STS (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_TX_STS)

/** \brief 860144, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Rx General Control 1 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1*)0xF3060144u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1 (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_GENCTRL1)

/** \brief 860148, VR XS or PMA1 Synopsys Multi-protocol 12G/16G PHY Rx General Control 2 */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2*)0xF3060148u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2 (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_RX_GENCTRL2)

/** \brief 860150, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Rx Rate Control */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL*)0xF3060150u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_RATE_CTRL)

/** \brief 860158, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Rx CDR Control */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL*)0xF3060158u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_CDR_CTRL)

/** \brief 860174, VR XS or PMA Synopsys Multi-protocol 12G PHY AFE-DFE Enable Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL*)0xF3060174u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL (HSPHY_XPCS1_PMA_VR_XS_MP_12G_AFE_DFE_EN_CTRL)

/** \brief 860180, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Rx Status */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_RX_STS*)0xF3060180u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_STS */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_RX_STS (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_RX_STS)

/** \brief 8601A0, VR XS or PMA1 Synopsys Multi-protocol 16G/25G PHY Rx General Control 4 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4*)0xF30601A0u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4 (HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_RX_GENCTRL4)

/** \brief 8601A4, VR XS or PMA1 Synopsys Multi-protocol 16G/25G PHY RX Miscellaneous Control 0 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0*)0xF30601A4u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0 (HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_RX_MISC_CTRL0)

/** \brief 8601C0, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY MPLL Common Control Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL*)0xF30601C0u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_MPLL_CMN_CTRL)

/** \brief 8601C4, VR XS or PMA1 Synopsys Multi-protocol 12G/16G PHY MPLLA Control 0 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0*)0xF30601C4u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0 (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL0)

/** \brief 8601C8, VR XS or PMA1 Synopsys Multi-protocol 16G PHY MPLLA Control 1 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_16G_MPLLA_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_MPLLA_CTRL1*)0xF30601C8u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_16G_MPLLA_CTRL1 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_16G_MPLLA_CTRL1 (HSPHY_XPCS1_PMA_VR_XS_MP_16G_MPLLA_CTRL1)

/** \brief 8601CC, VR XS or PMA1 Synopsys Multi-protocol 12G/16G PHY MPLLA Control 2 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2*)0xF30601CCu)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2 (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_MPLLA_CTRL2)

/** \brief 8601F4, VR XS or PMA1 Synopsys Multi-protocol 8G PHY MPLLA Control 6 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_8G_MPLLA_CTRL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL6*)0xF30601F4u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_8G_MPLLA_CTRL6 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_8G_MPLLA_CTRL6 (HSPHY_XPCS1_PMA_VR_XS_MP_8G_MPLLA_CTRL6)

/** \brief 8601FC, VR XS or PMA1 Synopsys Multi-protocol 8G PHY MPLLA Control 7 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_8G_MPLLA_CTRL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_8G_MPLLA_CTRL7*)0xF30601FCu)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_8G_MPLLA_CTRL7 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_8G_MPLLA_CTRL7 (HSPHY_XPCS1_PMA_VR_XS_MP_8G_MPLLA_CTRL7)

/** \brief 860244, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY Reference Control Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL*)0xF3060244u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_REF_CLK_CTRL)

/** \brief 860248, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY VCO Calibration Load 0 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0*)0xF3060248u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0 (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_VCO_CAL_LD0)

/** \brief 860258, VR XS or PMA1 Synopsys Multi-protocol 12G PHY VCO Calibration Reference 0 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_VCO_CAL_REF0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_VCO_CAL_REF0*)0xF3060258u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_VCO_CAL_REF0 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_VCO_CAL_REF0 (HSPHY_XPCS1_PMA_VR_XS_MP_12G_VCO_CAL_REF0)

/** \brief 86026C, VR XS or PMA1 Synopsys Multi-protocol 12G/16G/25G PHY SRAM Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_SRAM /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_12G_16G_25G_SRAM*)0xF306026Cu)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_SRAM */
#define HSPHY_XPCS1_VR_XS_PMA_MP_12G_16G_25G_SRAM (HSPHY_XPCS1_PMA_VR_XS_MP_12G_16G_25G_SRAM)

/** \brief 860270, VR XS or PMA1 Synopsys Multi-protocol 16G/25G PHY Miscellaneous Control 2 Register */
#define HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_MISC_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PMA_VR_XS_MP_16G_25G_MISC_CTRL2*)0xF3060270u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_MISC_CTRL2 */
#define HSPHY_XPCS1_VR_XS_PMA_MP_16G_25G_MISC_CTRL2 (HSPHY_XPCS1_PMA_VR_XS_MP_16G_25G_MISC_CTRL2)

/** \brief 8C0000, SR XS or PCS1 MMD Control1 Register */
#define HSPHY_XPCS1_PCS_SR_XS_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL1*)0xF30C0000u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PCS_SR_XS_CTRL1 */
#define HSPHY_XPCS1_SR_XS_PCS_CTRL1 (HSPHY_XPCS1_PCS_SR_XS_CTRL1)

/** \brief 8C0004, SR XS or PCS1 MMD Status1 Register */
#define HSPHY_XPCS1_PCS_SR_XS_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_SR_XS_STS1*)0xF30C0004u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PCS_SR_XS_STS1 */
#define HSPHY_XPCS1_SR_XS_PCS_STS1 (HSPHY_XPCS1_PCS_SR_XS_STS1)

/** \brief 8C001C, SR PCS1 Control2 Register */
#define HSPHY_XPCS1_PCS_SR_XS_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_SR_XS_CTRL2*)0xF30C001Cu)
/** Alias (User Manual Name) for HSPHY_XPCS1_PCS_SR_XS_CTRL2 */
#define HSPHY_XPCS1_SR_XS_PCS_CTRL2 (HSPHY_XPCS1_PCS_SR_XS_CTRL2)

/** \brief 8E0000, VR XS or PCS1 MMD Digital Control1 Register */
#define HSPHY_XPCS1_PCS_VR_XS_DIG_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_CTRL1*)0xF30E0000u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PCS_VR_XS_DIG_CTRL1 */
#define HSPHY_XPCS1_VR_XS_PCS_DIG_CTRL1 (HSPHY_XPCS1_PCS_VR_XS_DIG_CTRL1)

/** \brief 8E001C, VR PCS1 10GBASE-R Control Register */
#define HSPHY_XPCS1_PCS_VR_XS_KR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_KR_CTRL*)0xF30E001Cu)
/** Alias (User Manual Name) for HSPHY_XPCS1_PCS_VR_XS_KR_CTRL */
#define HSPHY_XPCS1_VR_XS_PCS_KR_CTRL (HSPHY_XPCS1_PCS_VR_XS_KR_CTRL)

/** \brief 8E0040, VR XS or PCS1 MMD Digital Status Register */
#define HSPHY_XPCS1_PCS_VR_XS_DIG_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_DIG_STS*)0xF30E0040u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PCS_VR_XS_DIG_STS */
#define HSPHY_XPCS1_VR_XS_PCS_DIG_STS (HSPHY_XPCS1_PCS_VR_XS_DIG_STS)

/** \brief 8E0060, VR XS or PCS1 MMD Comma-Detect Status Register */
#define HSPHY_XPCS1_PCS_VR_XS_PCS_CDT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_CDT_STS*)0xF30E0060u)

/** \brief 8E0064, VR XS or PCS1 MMD Miscellaneous Status Register */
#define HSPHY_XPCS1_PCS_VR_XS_PCS_MISC_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_PCS_MISC_STS*)0xF30E0064u)

/** \brief 8E03C0, VR XS or PCS MMD Uncorrectable Safety Error Interrupt Register */
#define HSPHY_XPCS1_PCS_VR_XS_SFTY_UE_INTR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_PCS_VR_XS_SFTY_UE_INTR0*)0xF30E03C0u)
/** Alias (User Manual Name) for HSPHY_XPCS1_PCS_VR_XS_SFTY_UE_INTR0 */
#define HSPHY_XPCS1_VR_XS_PCS_SFTY_UE_INTR0 (HSPHY_XPCS1_PCS_VR_XS_SFTY_UE_INTR0)

/** \brief FC0000, 1 SR MII MMD Control Register */
#define HSPHY_XPCS1_MII_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_MII_CTRL*)0xF37C0000u)
/** Alias (User Manual Name) for HSPHY_XPCS1_MII_CTRL */
#define HSPHY_XPCS1_SR_MII_CTRL (HSPHY_XPCS1_MII_CTRL)

/** \brief FE0000, 1 VR MII MMD Digital Control1 Register */
#define HSPHY_XPCS1_MII_DIG_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_MII_DIG_CTRL1*)0xF37E0000u)
/** Alias (User Manual Name) for HSPHY_XPCS1_MII_DIG_CTRL1 */
#define HSPHY_XPCS1_VR_MII_DIG_CTRL1 (HSPHY_XPCS1_MII_DIG_CTRL1)

/** \brief FE0010, 1 VR MII MMD Digital Control 3 Register */
#define HSPHY_XPCS1_MII_VR_MII_DIG_CTRL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_XPCS_MII_VR_MII_DIG_CTRL3*)0xF37E0010u)

/** \brief 780000, SR Control MMD PMA Device Identifier Register 1 */
#define HSPHY_TPCS_VSMMD_SR_PMA_ID1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID1*)0xF3F80000u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_PMA_ID1 */
#define HSPHY_SR_VSMMD_PMA_ID1 (HSPHY_TPCS_VSMMD_SR_PMA_ID1)

/** \brief 780004, SR Control MMD PMA Device Identifier Register 2 */
#define HSPHY_TPCS_VSMMD_SR_PMA_ID2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_PMA_ID2*)0xF3F80004u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_PMA_ID2 */
#define HSPHY_SR_VSMMD_PMA_ID2 (HSPHY_TPCS_VSMMD_SR_PMA_ID2)

/** \brief 780008, SR Control MMD Device Identifier Register 1 */
#define HSPHY_TPCS_VSMMD_SR_DEV_ID1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID1*)0xF3F80008u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_DEV_ID1 */
#define HSPHY_SR_VSMMD_DEV_ID1 (HSPHY_TPCS_VSMMD_SR_DEV_ID1)

/** \brief 78000C, SR Control MMD Device Identifier Register 2 */
#define HSPHY_TPCS_VSMMD_SR_DEV_ID2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_DEV_ID2*)0xF3F8000Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_DEV_ID2 */
#define HSPHY_SR_VSMMD_DEV_ID2 (HSPHY_TPCS_VSMMD_SR_DEV_ID2)

/** \brief 780010, SR Control MMD PCS Device Identifier Register 1 */
#define HSPHY_TPCS_VSMMD_SR_PCS_ID1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID1*)0xF3F80010u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_PCS_ID1 */
#define HSPHY_SR_VSMMD_PCS_ID1 (HSPHY_TPCS_VSMMD_SR_PCS_ID1)

/** \brief 780014, SR Control MMD PCS Device Identifier Register 2 */
#define HSPHY_TPCS_VSMMD_SR_PCS_ID2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_PCS_ID2*)0xF3F80014u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_PCS_ID2 */
#define HSPHY_SR_VSMMD_PCS_ID2 (HSPHY_TPCS_VSMMD_SR_PCS_ID2)

/** \brief 780018, SR Control MMD AN Device Identifier Register 1 */
#define HSPHY_TPCS_VSMMD_SR_AN_ID1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID1*)0xF3F80018u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_AN_ID1 */
#define HSPHY_SR_VSMMD_AN_ID1 (HSPHY_TPCS_VSMMD_SR_AN_ID1)

/** \brief 78001C, SR Control MMD AN Device Identifier Register 2 */
#define HSPHY_TPCS_VSMMD_SR_AN_ID2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_AN_ID2*)0xF3F8001Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_AN_ID2 */
#define HSPHY_SR_VSMMD_AN_ID2 (HSPHY_TPCS_VSMMD_SR_AN_ID2)

/** \brief 780020, SR Control MMD Status Register */
#define HSPHY_TPCS_VSMMD_SR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_STS*)0xF3F80020u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_STS */
#define HSPHY_SR_VSMMD_STS (HSPHY_TPCS_VSMMD_SR_STS)

/** \brief 780024, SR Control MMD Control Register */
#define HSPHY_TPCS_VSMMD_SR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_CTRL*)0xF3F80024u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_CTRL */
#define HSPHY_SR_VSMMD_CTRL (HSPHY_TPCS_VSMMD_SR_CTRL)

/** \brief 780038, SR Control MMD Package Identifier Register 1 */
#define HSPHY_TPCS_VSMMD_SR_PKGID1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_PKGID1*)0xF3F80038u)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_PKGID1 */
#define HSPHY_SR_VSMMD_PKGID1 (HSPHY_TPCS_VSMMD_SR_PKGID1)

/** \brief 78003C, SR Control MMD Package Identifier Register 2 */
#define HSPHY_TPCS_VSMMD_SR_PKGID2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_VSMMD_SR_PKGID2*)0xF3F8003Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_VSMMD_SR_PKGID2 */
#define HSPHY_SR_VSMMD_PKGID2 (HSPHY_TPCS_VSMMD_SR_PKGID2)

/** \brief 7C0000, SR MII MMD Control Register */
#define HSPHY_TPCS_MII_SR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_CTRL*)0xF3FC0000u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_CTRL */
#define HSPHY_SR_MII_CTRL (HSPHY_TPCS_MII_SR_CTRL)

/** \brief 7C0004, SR MII MMD Status Register */
#define HSPHY_TPCS_MII_SR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_STS*)0xF3FC0004u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_STS */
#define HSPHY_SR_MII_STS (HSPHY_TPCS_MII_SR_STS)

/** \brief 7C0008, SR MII MMD Device Identifier Register 1 */
#define HSPHY_TPCS_MII_SR_DEV /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_DEV*)0xF3FC0008u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_DEV */
#define HSPHY_SR_MII_DEV_ID1 (HSPHY_TPCS_MII_SR_DEV)

/** \brief 7C000C, SR MII MMD Device Identifier Register 2 */
#define HSPHY_TPCS_MII_SR_DEV_ID2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_DEV_ID2*)0xF3FC000Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_DEV_ID2 */
#define HSPHY_SR_MII_DEV_ID2 (HSPHY_TPCS_MII_SR_DEV_ID2)

/** \brief 7C0010, SR MII MMD AN Advertisement Register */
#define HSPHY_TPCS_MII_SR_AN_ADV /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_AN_ADV*)0xF3FC0010u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_AN_ADV */
#define HSPHY_SR_MII_AN_ADV (HSPHY_TPCS_MII_SR_AN_ADV)

/** \brief 7C0014, SR MII MMD AN Link Partner Base Ability Register */
#define HSPHY_TPCS_MII_SR_LP_BABL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_LP_BABL*)0xF3FC0014u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_LP_BABL */
#define HSPHY_SR_MII_LP_BABL (HSPHY_TPCS_MII_SR_LP_BABL)

/** \brief 7C0018, SR MII MMD AN Expansion Register */
#define HSPHY_TPCS_MII_SR_AN_EXPN /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_AN_EXPN*)0xF3FC0018u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_AN_EXPN */
#define HSPHY_SR_MII_AN_EXPN (HSPHY_TPCS_MII_SR_AN_EXPN)

/** \brief 7C003C, SR MII MMD Extended Status Register */
#define HSPHY_TPCS_MII_SR_EXT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_EXT_STS*)0xF3FC003Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_EXT_STS */
#define HSPHY_SR_MII_EXT_STS (HSPHY_TPCS_MII_SR_EXT_STS)

/** \brief 7C1C20, SR MII MMD Time Sync Capability Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_ABL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_ABL*)0xF3FC1C20u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_ABL */
#define HSPHY_SR_MII_TIME_SYNC_ABL (HSPHY_TPCS_MII_SR_TIMESYNC_ABL)

/** \brief 7C1C24, SR MII MMD Time Sync Tx Max Delay Lower Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR*)0xF3FC1C24u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR */
#define HSPHY_SR_MII_TIME_SYNC_TX_MAX_DLY_LWR (HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_LWR)

/** \brief 7C1C28, SR MII MMD Time Sync Tx Max Delay Upper Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR*)0xF3FC1C28u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR */
#define HSPHY_SR_MII_TIME_SYNC_TX_MAX_DLY_UPR (HSPHY_TPCS_MII_SR_TIMESYNC_TX_MAX_DLY_UPR)

/** \brief 7C1C2C, SR MII MMD Time Sync Tx Min Delay Lower Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR*)0xF3FC1C2Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR */
#define HSPHY_SR_MII_TIME_SYNC_TX_MIN_DLY_LWR (HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_LWR)

/** \brief 7C1C30, SR MII MMD Time Sync Tx Min Delay Upper Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR*)0xF3FC1C30u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR */
#define HSPHY_SR_MII_TIME_SYNC_TX_MIN_DLY_UPR (HSPHY_TPCS_MII_SR_TIMESYNC_TX_MIN_DLY_UPR)

/** \brief 7C1C34, SR MII MMD Time Sync Rx Max Delay Lower Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR*)0xF3FC1C34u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR */
#define HSPHY_SR_MII_TIME_SYNC_RX_MAX_DLY_LWR (HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_LWR)

/** \brief 7C1C38, SR MII MMD Time Sync Rx Max Delay Upper Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR*)0xF3FC1C38u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR */
#define HSPHY_SR_MII_TIME_SYNC_RX_MAX_DLY_UPR (HSPHY_TPCS_MII_SR_TIMESYNC_RX_MAX_DLY_UPR)

/** \brief 7C1C3C, SR MII MMD Time Sync Rx Min Delay Lower Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR*)0xF3FC1C3Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR */
#define HSPHY_SR_MII_TIME_SYNC_RX_MIN_DLY_LWR (HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_LWR)

/** \brief 7C1C40, SR MII MMD Time Sync Rx Min Delay Upper Register */
#define HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR*)0xF3FC1C40u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR */
#define HSPHY_SR_MII_TIME_SYNC_RX_MIN_DLY_UPR (HSPHY_TPCS_MII_SR_TIMESYNC_RX_MIN_DLY_UPR)

/** \brief 7E0000, VR MII MMD Digital Control1 Register */
#define HSPHY_TPCS_MII_VR_DIG_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL1*)0xF3FE0000u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_DIG_CTRL1 */
#define HSPHY_VR_MII_DIG_CTRL1 (HSPHY_TPCS_MII_VR_DIG_CTRL1)

/** \brief 7E0004, VR MII MMD AN Control Register */
#define HSPHY_TPCS_MII_VR_AN_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_AN_CTRL*)0xF3FE0004u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_AN_CTRL */
#define HSPHY_VR_MII_AN_CTRL (HSPHY_TPCS_MII_VR_AN_CTRL)

/** \brief 7E0008, VR MII MMD AN Interrupt and Status Register */
#define HSPHY_TPCS_MII_VR_AN_INTR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_AN_INTR_STS*)0xF3FE0008u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_AN_INTR_STS */
#define HSPHY_VR_MII_AN_INTR_STS (HSPHY_TPCS_MII_VR_AN_INTR_STS)

/** \brief 7E000C, VR MII MMD Test Control Register */
#define HSPHY_TPCS_MII_VR_TC /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_TC*)0xF3FE000Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_TC */
#define HSPHY_VR_MII_TC (HSPHY_TPCS_MII_VR_TC)

/** \brief 7E0014, VR MII MMD Debug Control Register */
#define HSPHY_TPCS_MII_VR_DBG_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_DBG_CTRL*)0xF3FE0014u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_DBG_CTRL */
#define HSPHY_VR_MII_DBG_CTRL (HSPHY_TPCS_MII_VR_DBG_CTRL)

/** \brief 7E0028, VR MII MMD Link Timer Control Register */
#define HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL*)0xF3FE0028u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL */
#define HSPHY_VR_MII_LINK_TIMER_CTRL (HSPHY_TPCS_MII_VR_LINK_TIMER_CTRL)

/** \brief 7E0040, VR MII MMD Digital Status Register */
#define HSPHY_TPCS_MII_VR_DIG_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_DIG_STS*)0xF3FE0040u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_DIG_STS */
#define HSPHY_VR_MII_DIG_STS (HSPHY_TPCS_MII_VR_DIG_STS)

/** \brief 7E0044, VR MII MMD Invalid Code Group Error Count1 Register */
#define HSPHY_TPCS_MII_VR_ICG_ERRCNT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_ICG_ERRCNT1*)0xF3FE0044u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_ICG_ERRCNT1 */
#define HSPHY_VR_MII_ICG_ERRCNT1 (HSPHY_TPCS_MII_VR_ICG_ERRCNT1)

/** \brief 7E0060, VR MII MMD Miscellaneous Status Register */
#define HSPHY_TPCS_MII_VR_MISC_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MISC_STS*)0xF3FE0060u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MISC_STS */
#define HSPHY_VR_MII_MISC_STS (HSPHY_TPCS_MII_VR_MISC_STS)

/** \brief 7E0080, VR MII PHY Rx Lane Status Register */
#define HSPHY_TPCS_MII_VR_RX_LSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_RX_LSTS*)0xF3FE0080u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_RX_LSTS */
#define HSPHY_VR_MII_RX_LSTS (HSPHY_TPCS_MII_VR_RX_LSTS)

/** \brief 7E00C0, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Tx General Register 0 */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0*)0xF3FE00C0u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0 */
#define HSPHY_VR_MII_MP_12G_16G_25G_TX_GENCTRL0 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL0)

/** \brief 7E00C4, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Tx General Register 1 */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1*)0xF3FE00C4u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1 */
#define HSPHY_VR_MII_MP_12G_16G_25G_TX_GENCTRL1 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_GENCTRL1)

/** \brief 7E00C8, VR MII Synopsys Multi-protocol 12G/16G PHY Tx General Register 2 */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2*)0xF3FE00C8u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2 */
#define HSPHY_VR_MII_MP_12G_16G_TX_GENCTRL2 (HSPHY_TPCS_MII_VR_MP_12G_16G_TX_GENCTRL2)

/** \brief 7E00CC, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Tx Boost Control Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL*)0xF3FE00CCu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_TX_BOOST_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_BOOST_CTRL)

/** \brief 7E00D0, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Tx Rate Control Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL*)0xF3FE00D0u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_TX_RATE_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_RATE_CTRL)

/** \brief 7E00D4, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Tx Power State Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL*)0xF3FE00D4u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_TX_POWER_STATE_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_POWER_STATE_CTRL)

/** \brief 7E00D8, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Tx Equalization Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0*)0xF3FE00D8u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0 */
#define HSPHY_VR_MII_MP_12G_16G_25G_TX_EQ_CTRL0 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL0)

/** \brief 7E00DC, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Tx Equalization Control 1 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1*)0xF3FE00DCu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1 */
#define HSPHY_VR_MII_MP_12G_16G_25G_TX_EQ_CTRL1 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_EQ_CTRL1)

/** \brief 7E00F0, VR MII Synopsys Multi-protocol 16G/25G PHY TX General Control 3 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3*)0xF3FE00F0u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3 */
#define HSPHY_VR_MII_MP_16G_25G_TX_GENCTRL3 (HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL3)

/** \brief 7E00F4, VR MII Synopsys Multi-protocol 16G/25G PHY TX General Control 4 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4*)0xF3FE00F4u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4 */
#define HSPHY_VR_MII_MP_16G_25G_TX_GENCTRL4 (HSPHY_TPCS_MII_VR_MP_16G_25G_TX_GENCTRL4)

/** \brief 7E00F8, VR MII Synopsys Multi-protocol 16G/25G PHY TX Miscellaneous Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0*)0xF3FE00F8u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0 */
#define HSPHY_VR_MII_MP_16G_25G_TX_MISC_CTRL0 (HSPHY_TPCS_MII_VR_MP_16G_25G_TX_MISC_CTRL0)

/** \brief 7E0100, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Tx Status Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS*)0xF3FE0100u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS */
#define HSPHY_VR_MII_MP_12G_16G_25G_TX_STS (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_TX_STS)

/** \brief 7E0140, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Rx General Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0*)0xF3FE0140u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0 */
#define HSPHY_VR_MII_MP_12G_16G_25G_RX_GENCTRL0 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL0)

/** \brief 7E0144, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Rx General Control 1 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1*)0xF3FE0144u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1 */
#define HSPHY_VR_MII_MP_12G_16G_25G_RX_GENCTRL1 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_GENCTRL1)

/** \brief 7E0148, VR MII Synopsys Multi-protocol 12G/16G PHY Rx General Control 2 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2*)0xF3FE0148u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2 */
#define HSPHY_VR_MII_MP_12G_16G_RX_GENCTRL2 (HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL2)

/** \brief 7E014C, VR MII Synopsys Multi-protocol 12G/16G PHY Rx General Control 3 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3*)0xF3FE014Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3 */
#define HSPHY_VR_MII_MP_12G_16G_RX_GENCTRL3 (HSPHY_TPCS_MII_VR_MP_12G_16G_RX_GENCTRL3)

/** \brief 7E0150, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Rx Rate Control Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL*)0xF3FE0150u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_RX_RATE_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_RATE_CTRL)

/** \brief 7E0154, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Rx Power State Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL*)0xF3FE0154u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_RX_POWER_STATE_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_POWER_STATE_CTRL)

/** \brief 7E0158, VR MII Synopsys Multi-protocol 12G/16G PHY/25G Rx CDR Control Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL*)0xF3FE0158u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_RX_CDR_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_CDR_CTRL)

/** \brief 7E015C, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Rx Attenuation Control Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL*)0xF3FE015Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_RX_ATTN_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_ATTN_CTRL)

/** \brief 7E0160, VR MII Synopsys Multi-protocol 12G PHY Rx Equalization Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0*)0xF3FE0160u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0 */
#define HSPHY_VR_MII_MP_12G_RX_EQ_CTRL0 (HSPHY_TPCS_MII_VR_MP_12G_RX_EQ_CTRL0)

/** \brief 7E0170, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Rx Equalization Control 4 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4*)0xF3FE0170u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4 */
#define HSPHY_VR_MII_MP_12G_16G_25G_RX_EQ_CTRL4 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_EQ_CTRL4)

/** \brief 7E0174, VR MII Synopsys Multi-protocol 12G PHY AFE-DFE Enable Register */
#define HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL*)0xF3FE0174u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL */
#define HSPHY_VR_MII_MP_12G_AFE_DFE_EN_CTRL (HSPHY_TPCS_MII_VR_MP_12G_AFE_DFE_EN_CTRL)

/** \brief 7E0178, VR MII Synopsys Multi-protocol 12G/16G/25G PHY DFE Tap Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0*)0xF3FE0178u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0 */
#define HSPHY_VR_MII_MP_12G_16G_25G_DFE_TAP_CTRL0 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_DFE_TAP_CTRL0)

/** \brief 7E0180, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Rx Status Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS*)0xF3FE0180u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS */
#define HSPHY_VR_MII_MP_12G_16G_25G_RX_STS (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_RX_STS)

/** \brief 7E0184, VR MII Synopsys Multi-protocol 16G/25G PHY Rx PPM Status 0 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0*)0xF3FE0184u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0 */
#define HSPHY_VR_MII_MP_16G_25G_RX_PPM_STS0 (HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_STS0)

/** \brief 7E0190, VR MII Synopsys Multi-protocol 16G PHY Rx CDR Control1 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1*)0xF3FE0190u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1 */
#define HSPHY_VR_MII_MP_16G_RX_CDR_CTRL1 (HSPHY_TPCS_MII_VR_MP_16G_RX_CDR_CTRL1)

/** \brief 7E0194, VR MII Synopsys Multi-protocol 16G/25G PHY Rx PPM Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0*)0xF3FE0194u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0 */
#define HSPHY_VR_MII_MP_16G_25G_RX_PPM_CTRL0 (HSPHY_TPCS_MII_VR_MP_16G_25G_RX_PPM_CTRL0)

/** \brief 7E01A0, VR MII Synopsys Multi-protocol 16G/25G PHY Rx General Control 4 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4*)0xF3FE01A0u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4 */
#define HSPHY_VR_MII_MP_16G_25G_RX_GENCTRL4 (HSPHY_TPCS_MII_VR_MP_16G_25G_RX_GENCTRL4)

/** \brief 7E01A4, VR MII Synopsys Multi-protocol 16G/25G PHY RX Miscellaneous Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0*)0xF3FE01A4u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0 */
#define HSPHY_VR_MII_MP_16G_25G_RX_MISC_CTRL0 (HSPHY_TPCS_MII_VR_MP_16G_25G_RX_MISC_CTRL0)

/** \brief 7E01AC, VR MII Synopsys Multi-protocol 16G/25G PHY RX IQ Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0*)0xF3FE01ACu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0 */
#define HSPHY_VR_MII_MP_16G_25G_RX_IQ_CTRL0 (HSPHY_TPCS_MII_VR_MP_16G_25G_RX_IQ_CTRL0)

/** \brief 7E01C0, VR MII Synopsys Multi-protocol 12G/16G/25G PHY MPLL Common Control Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL*)0xF3FE01C0u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_MPLL_CMN_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MPLL_CMN_CTRL)

/** \brief 7E01C4, VR MII Synopsys Multi-protocol 12G/16G PHY MPLLA Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0*)0xF3FE01C4u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0 */
#define HSPHY_VR_MII_MP_12G_16G_MPLLA_CTRL0 (HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL0)

/** \brief 7E01C8, VR MII Synopsys Multi-protocol 16G PHY MPLLA Control 1 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1*)0xF3FE01C8u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1 */
#define HSPHY_VR_MII_MP_16G_MPLLA_CTRL1 (HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL1)

/** \brief 7E01CC, VR MII Synopsys Multi-protocol 12G/16G PHY MPLLA Control 2 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2*)0xF3FE01CCu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2 */
#define HSPHY_VR_MII_MP_12G_16G_MPLLA_CTRL2 (HSPHY_TPCS_MII_VR_MP_12G_16G_MPLLA_CTRL2)

/** \brief 7E01E4, VR MII Synopsys Multi-protocol 16G PHY MPLLA Control 4 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4*)0xF3FE01E4u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4 */
#define HSPHY_VR_MII_MP_16G_MPLLA_CTRL4 (HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL4)

/** \brief 7E01E8, VR MII Synopsys Multi-protocol 16G PHY MPLLA Control 5 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5*)0xF3FE01E8u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5 */
#define HSPHY_VR_MII_MP_16G_MPLLA_CTRL5 (HSPHY_TPCS_MII_VR_MP_16G_MPLLA_CTRL5)

/** \brief 7E01F4, VR MII Synopsys Multi-protocol 8G PHY MPLLA Control 6 Register */
#define HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6*)0xF3FE01F4u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6 */
#define HSPHY_VR_MII_MP_8G_MPLLA_CTRL6 (HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL6)

/** \brief 7E01FC, VR MII Synopsys Multi-protocol 8G PHY MPLLA Control 7 Register */
#define HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7*)0xF3FE01FCu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7 */
#define HSPHY_VR_MII_MP_8G_MPLLA_CTRL7 (HSPHY_TPCS_MII_VR_MP_8G_MPLLA_CTRL7)

/** \brief 7E0240, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Miscellaneous Control 0 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0*)0xF3FE0240u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0 */
#define HSPHY_VR_MII_MP_12G_16G_25G_MISC_CTRL0 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL0)

/** \brief 7E0244, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Reference Control Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL*)0xF3FE0244u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL */
#define HSPHY_VR_MII_MP_12G_16G_25G_REF_CLK_CTRL (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_REF_CLK_CTRL)

/** \brief 7E0248, VR MII Synopsys Multi-protocol 12G/16G/25G PHY VCO Calibration Load 0 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0*)0xF3FE0248u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0 */
#define HSPHY_VR_MII_MP_12G_16G_25G_VCO_CAL_LD0 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_VCO_CAL_LD0)

/** \brief 7E0258, VR MII Synopsys Multi-protocol 12G PHY VCO Calibration Reference Register 0 */
#define HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0*)0xF3FE0258u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0 */
#define HSPHY_VR_MII_MP_12G_VCO_CAL_REF0 (HSPHY_TPCS_MII_VR_MP_12G_VCO_CAL_REF0)

/** \brief 7E0260, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Miscellaneous Status Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS*)0xF3FE0260u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS */
#define HSPHY_VR_MII_MP_12G_16G_25G_MISC_STS (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_STS)

/** \brief 7E0264, VR MII Synopsys Multi-protocol 12G/16G/25G PHY Miscellaneous Control 1 Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1*)0xF3FE0264u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1 */
#define HSPHY_VR_MII_MP_12G_16G_25G_MISC_CTRL1 (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_MISC_CTRL1)

/** \brief 7E026C, VR MII Synopsys Multi-protocol 12G/16G/25G PHY SRAM Register */
#define HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM*)0xF3FE026Cu)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM */
#define HSPHY_VR_MII_MP_12G_16G_25G_SRAM (HSPHY_TPCS_MII_VR_MP_12G_16G_25G_SRAM)

/** \brief 7E0270, VR MII Synopsys Multi-protocol 16G/25G PHY Miscellaneous Control 2 Register */
#define HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2*)0xF3FE0270u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2 */
#define HSPHY_VR_MII_MP_16G_25G_MISC_CTRL2 (HSPHY_TPCS_MII_VR_MP_16G_25G_MISC_CTRL2)

/** \brief 7E0384, VR MII MMD Digital Control2 Register */
#define HSPHY_TPCS_MII_VR_DIG_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_DIG_CTRL2*)0xF3FE0384u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_DIG_CTRL2 */
#define HSPHY_VR_MII_DIG_CTRL2 (HSPHY_TPCS_MII_VR_DIG_CTRL2)

/** \brief 7E0388, VR MII MMD Digital Error Count Select Register */
#define HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL*)0xF3FE0388u)
/** Alias (User Manual Name) for HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL */
#define HSPHY_VR_MII_DIG_ERRCNT_SEL (HSPHY_TPCS_MII_VR_DIG_ERRCNT_SEL)

/** \brief 44, Current values (pre-override) for incoming level controls from ASIC */
#define HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN*)0x44u)
/** Alias (User Manual Name) for HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN */
#define HSPHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN (HSPHY_PHY_SUP_DIG_RX_TXUP_TERM_OFFSET_ASIC_IN)

/** \brief 46, Current values (pre-override) for incoming level controls from ASIC */
#define HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN*)0x46u)
/** Alias (User Manual Name) for HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN */
#define HSPHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN (HSPHY_PHY_SUP_DIG_TXDN_TERM_OFFSET_ASIC_IN)

/** \brief A2, mplla testmodes register */
#define HSPHY_PHY_SUP_ANA_MPLLA_TEST1 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_SUP_ANA_MPLLA_TEST1*)0xA2u)
/** Alias (User Manual Name) for HSPHY_PHY_SUP_ANA_MPLLA_TEST1 */
#define HSPHY_SUP_ANA_MPLLA_TEST1 (HSPHY_PHY_SUP_ANA_MPLLA_TEST1)

/** \brief 100, Resistor tuning debug controls */
#define HSPHY_PHY_SUP_DIG_RTUNE_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_SUP_DIG_RTUNE_DEBUG*)0x100u)
/** Alias (User Manual Name) for HSPHY_PHY_SUP_DIG_RTUNE_DEBUG */
#define HSPHY_SUP_DIG_RTUNE_DEBUG (HSPHY_PHY_SUP_DIG_RTUNE_DEBUG)

/** \brief 2006, Override values for incoming TX drive controls from ASIC, register #2 */
#define HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2*)0x2006u)
/** Alias (User Manual Name) for HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2 */
#define HSPHY_LANE0_DIG_ASIC_TX_OVRD_IN_2 (HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_2)

/** \brief 2008, Override values for incoming TX drive controls from ASIC, register #3 */
#define HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3*)0x2008u)
/** Alias (User Manual Name) for HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3 */
#define HSPHY_LANE0_DIG_ASIC_TX_OVRD_IN_3 (HSPHY_PHY_LANE0_DIG_ASIC_TX_OVRD_IN_3)

/** \brief 4050, Common Calibration Status */
#define HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS*)0x4050u)
/** Alias (User Manual Name) for HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS */
#define HSPHY_RAWCMN_DIG_AON_CMNCAL_STATUS (HSPHY_PHY_RAWCMN_DIG_AON_CMNCAL_STATUS)

/** \brief 6008, Current values for outgoing TX status controls from Raw PCS (Monitor on the pre-override output signals) */
#define HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT*)0x6008u)
/** Alias (User Manual Name) for HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT */
#define HSPHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT (HSPHY_PHY_RAWLANE0_DIG_PCS_XF_TX_PCS_OUT)

/** \brief 601E, Current values for outgoing RX status controls from Raw PCS (Monitor on the pre-override output signals) */
#define HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT*)0x601Eu)
/** Alias (User Manual Name) for HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT */
#define HSPHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT (HSPHY_PHY_RAWLANE0_DIG_PCS_XF_RX_PCS_OUT)

/** \brief 60BE, Fast flags for calibration only */
#define HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS*)0x60BEu)
/** Alias (User Manual Name) for HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS */
#define HSPHY_RAWLANE0_DIG_AON_FAST_FLAGS (HSPHY_PHY_RAWLANE0_DIG_AON_FAST_FLAGS)

/** \brief 12006, Override values for incoming TX drive controls from ASIC, register #2 */
#define HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2*)0x12006u)
/** Alias (User Manual Name) for HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2 */
#define HSPHY_LANEX_DIG_ASIC_TX_OVRD_IN_2 (HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_2)

/** \brief 12008, Override values for incoming TX drive controls from ASIC, register #3 */
#define HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3 /*lint --e(923, 9078)*/ (*(volatile Ifx_HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3*)0x12008u)
/** Alias (User Manual Name) for HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3 */
#define HSPHY_LANEX_DIG_ASIC_TX_OVRD_IN_3 (HSPHY_PHY_LANEX_DIG_ASIC_TX_OVRD_IN_3)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXHSPHY_REG_H */
