Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1490
design__instance__area,17753.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002745770150795579
power__switching__total,0.0024168097879737616
power__leakage__total,8.265677138297178E-7
power__total,0.005163406487554312
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2698813748869099
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2697627753089501
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11438730841852167
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.044689253562623
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114387
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29698752631089864
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29686995368926566
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6316746193794541
timing__setup__ws__corner:nom_slow_1p08V_125C,9.282687770082575
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.631675
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28023953395500645
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28012140622184545
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30378356245931726
timing__setup__ws__corner:nom_typ_1p20V_25C,11.65673723873537
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.303784
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2698813748869099
clock__skew__worst_setup,0.2697627753089501
timing__hold__ws,0.11438730841852167
timing__setup__ws,9.282687770082575
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114387
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1490
design__instance__area__stdcell,17753.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.613441
design__instance__utilization__stdcell,0.613441
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,24
design__instance__area__class:inverter,130.637
design__instance__count__class:sequential_cell,49
design__instance__area__class:sequential_cell,2311.55
design__instance__count__class:multi_input_combinational_cell,1248
design__instance__area__class:multi_input_combinational_cell,13285
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,152
design__instance__area__class:timing_repair_buffer,1899.68
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28722.4
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,63
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1551
route__net__special,2
route__drc_errors__iter:0,706
route__wirelength__iter:0,31389
route__drc_errors__iter:1,331
route__wirelength__iter:1,31038
route__drc_errors__iter:2,322
route__wirelength__iter:2,31026
route__drc_errors__iter:3,55
route__wirelength__iter:3,30885
route__drc_errors__iter:4,4
route__wirelength__iter:4,30858
route__drc_errors__iter:5,0
route__wirelength__iter:5,30867
route__drc_errors,0
route__wirelength,30867
route__vias,8904
route__vias__singlecut,8904
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,277.975
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,42
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,42
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,42
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,42
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19982
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000179307
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000188264
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000621955
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000188264
design_powergrid__voltage__worst,0.000188264
design_powergrid__voltage__worst__net:VPWR,1.19982
design_powergrid__drop__worst,0.000188264
design_powergrid__drop__worst__net:VPWR,0.000179307
design_powergrid__voltage__worst__net:VGND,0.000188264
design_powergrid__drop__worst__net:VGND,0.000188264
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000066299999999999998799744826971647171376389451324939727783203125
ir__drop__worst,0.00017899999999999998702947257012141335508204065263271331787109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
