
EGUHA_MAIN_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08010000  08010000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009be4  080100bc  080100bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fb4  08019ca0  08019ca0  00019ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ac54  0801ac54  0002091c  2**0
                  CONTENTS
  4 .ARM          00000000  0801ac54  0801ac54  0002091c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801ac54  0801ac54  0002091c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ac54  0801ac54  0001ac54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ac58  0801ac58  0001ac58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000085c  200000c0  0801ac5c  000200c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b20  20000920  0801b4b8  00020920  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001440  0801b4b8  00021440  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002091c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00038896  00000000  00000000  00020944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007349  00000000  00000000  000591da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00013fdb  00000000  00000000  00060523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001498  00000000  00000000  00074500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002420  00000000  00000000  00075998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001998d  00000000  00000000  00077db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c8d3  00000000  00000000  00091745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00078242  00000000  00000000  000be018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013625a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b34  00000000  00000000  001362b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000084  00000000  00000000  0013ade4  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      00000183  00000000  00000000  0013ae68  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080100bc <__do_global_dtors_aux>:
 80100bc:	b510      	push	{r4, lr}
 80100be:	4c06      	ldr	r4, [pc, #24]	; (80100d8 <__do_global_dtors_aux+0x1c>)
 80100c0:	7823      	ldrb	r3, [r4, #0]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d107      	bne.n	80100d6 <__do_global_dtors_aux+0x1a>
 80100c6:	4b05      	ldr	r3, [pc, #20]	; (80100dc <__do_global_dtors_aux+0x20>)
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d002      	beq.n	80100d2 <__do_global_dtors_aux+0x16>
 80100cc:	4804      	ldr	r0, [pc, #16]	; (80100e0 <__do_global_dtors_aux+0x24>)
 80100ce:	e000      	b.n	80100d2 <__do_global_dtors_aux+0x16>
 80100d0:	bf00      	nop
 80100d2:	2301      	movs	r3, #1
 80100d4:	7023      	strb	r3, [r4, #0]
 80100d6:	bd10      	pop	{r4, pc}
 80100d8:	20000920 	.word	0x20000920
 80100dc:	00000000 	.word	0x00000000
 80100e0:	08019c88 	.word	0x08019c88

080100e4 <frame_dummy>:
 80100e4:	4b04      	ldr	r3, [pc, #16]	; (80100f8 <frame_dummy+0x14>)
 80100e6:	b510      	push	{r4, lr}
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d003      	beq.n	80100f4 <frame_dummy+0x10>
 80100ec:	4903      	ldr	r1, [pc, #12]	; (80100fc <frame_dummy+0x18>)
 80100ee:	4804      	ldr	r0, [pc, #16]	; (8010100 <frame_dummy+0x1c>)
 80100f0:	e000      	b.n	80100f4 <frame_dummy+0x10>
 80100f2:	bf00      	nop
 80100f4:	bd10      	pop	{r4, pc}
 80100f6:	46c0      	nop			; (mov r8, r8)
 80100f8:	00000000 	.word	0x00000000
 80100fc:	20000924 	.word	0x20000924
 8010100:	08019c88 	.word	0x08019c88

08010104 <strlen>:
 8010104:	2300      	movs	r3, #0
 8010106:	5cc2      	ldrb	r2, [r0, r3]
 8010108:	3301      	adds	r3, #1
 801010a:	2a00      	cmp	r2, #0
 801010c:	d1fb      	bne.n	8010106 <strlen+0x2>
 801010e:	1e58      	subs	r0, r3, #1
 8010110:	4770      	bx	lr
	...

08010114 <__gnu_thumb1_case_shi>:
 8010114:	b403      	push	{r0, r1}
 8010116:	4671      	mov	r1, lr
 8010118:	0849      	lsrs	r1, r1, #1
 801011a:	0040      	lsls	r0, r0, #1
 801011c:	0049      	lsls	r1, r1, #1
 801011e:	5e09      	ldrsh	r1, [r1, r0]
 8010120:	0049      	lsls	r1, r1, #1
 8010122:	448e      	add	lr, r1
 8010124:	bc03      	pop	{r0, r1}
 8010126:	4770      	bx	lr

08010128 <__udivsi3>:
 8010128:	2200      	movs	r2, #0
 801012a:	0843      	lsrs	r3, r0, #1
 801012c:	428b      	cmp	r3, r1
 801012e:	d374      	bcc.n	801021a <__udivsi3+0xf2>
 8010130:	0903      	lsrs	r3, r0, #4
 8010132:	428b      	cmp	r3, r1
 8010134:	d35f      	bcc.n	80101f6 <__udivsi3+0xce>
 8010136:	0a03      	lsrs	r3, r0, #8
 8010138:	428b      	cmp	r3, r1
 801013a:	d344      	bcc.n	80101c6 <__udivsi3+0x9e>
 801013c:	0b03      	lsrs	r3, r0, #12
 801013e:	428b      	cmp	r3, r1
 8010140:	d328      	bcc.n	8010194 <__udivsi3+0x6c>
 8010142:	0c03      	lsrs	r3, r0, #16
 8010144:	428b      	cmp	r3, r1
 8010146:	d30d      	bcc.n	8010164 <__udivsi3+0x3c>
 8010148:	22ff      	movs	r2, #255	; 0xff
 801014a:	0209      	lsls	r1, r1, #8
 801014c:	ba12      	rev	r2, r2
 801014e:	0c03      	lsrs	r3, r0, #16
 8010150:	428b      	cmp	r3, r1
 8010152:	d302      	bcc.n	801015a <__udivsi3+0x32>
 8010154:	1212      	asrs	r2, r2, #8
 8010156:	0209      	lsls	r1, r1, #8
 8010158:	d065      	beq.n	8010226 <__udivsi3+0xfe>
 801015a:	0b03      	lsrs	r3, r0, #12
 801015c:	428b      	cmp	r3, r1
 801015e:	d319      	bcc.n	8010194 <__udivsi3+0x6c>
 8010160:	e000      	b.n	8010164 <__udivsi3+0x3c>
 8010162:	0a09      	lsrs	r1, r1, #8
 8010164:	0bc3      	lsrs	r3, r0, #15
 8010166:	428b      	cmp	r3, r1
 8010168:	d301      	bcc.n	801016e <__udivsi3+0x46>
 801016a:	03cb      	lsls	r3, r1, #15
 801016c:	1ac0      	subs	r0, r0, r3
 801016e:	4152      	adcs	r2, r2
 8010170:	0b83      	lsrs	r3, r0, #14
 8010172:	428b      	cmp	r3, r1
 8010174:	d301      	bcc.n	801017a <__udivsi3+0x52>
 8010176:	038b      	lsls	r3, r1, #14
 8010178:	1ac0      	subs	r0, r0, r3
 801017a:	4152      	adcs	r2, r2
 801017c:	0b43      	lsrs	r3, r0, #13
 801017e:	428b      	cmp	r3, r1
 8010180:	d301      	bcc.n	8010186 <__udivsi3+0x5e>
 8010182:	034b      	lsls	r3, r1, #13
 8010184:	1ac0      	subs	r0, r0, r3
 8010186:	4152      	adcs	r2, r2
 8010188:	0b03      	lsrs	r3, r0, #12
 801018a:	428b      	cmp	r3, r1
 801018c:	d301      	bcc.n	8010192 <__udivsi3+0x6a>
 801018e:	030b      	lsls	r3, r1, #12
 8010190:	1ac0      	subs	r0, r0, r3
 8010192:	4152      	adcs	r2, r2
 8010194:	0ac3      	lsrs	r3, r0, #11
 8010196:	428b      	cmp	r3, r1
 8010198:	d301      	bcc.n	801019e <__udivsi3+0x76>
 801019a:	02cb      	lsls	r3, r1, #11
 801019c:	1ac0      	subs	r0, r0, r3
 801019e:	4152      	adcs	r2, r2
 80101a0:	0a83      	lsrs	r3, r0, #10
 80101a2:	428b      	cmp	r3, r1
 80101a4:	d301      	bcc.n	80101aa <__udivsi3+0x82>
 80101a6:	028b      	lsls	r3, r1, #10
 80101a8:	1ac0      	subs	r0, r0, r3
 80101aa:	4152      	adcs	r2, r2
 80101ac:	0a43      	lsrs	r3, r0, #9
 80101ae:	428b      	cmp	r3, r1
 80101b0:	d301      	bcc.n	80101b6 <__udivsi3+0x8e>
 80101b2:	024b      	lsls	r3, r1, #9
 80101b4:	1ac0      	subs	r0, r0, r3
 80101b6:	4152      	adcs	r2, r2
 80101b8:	0a03      	lsrs	r3, r0, #8
 80101ba:	428b      	cmp	r3, r1
 80101bc:	d301      	bcc.n	80101c2 <__udivsi3+0x9a>
 80101be:	020b      	lsls	r3, r1, #8
 80101c0:	1ac0      	subs	r0, r0, r3
 80101c2:	4152      	adcs	r2, r2
 80101c4:	d2cd      	bcs.n	8010162 <__udivsi3+0x3a>
 80101c6:	09c3      	lsrs	r3, r0, #7
 80101c8:	428b      	cmp	r3, r1
 80101ca:	d301      	bcc.n	80101d0 <__udivsi3+0xa8>
 80101cc:	01cb      	lsls	r3, r1, #7
 80101ce:	1ac0      	subs	r0, r0, r3
 80101d0:	4152      	adcs	r2, r2
 80101d2:	0983      	lsrs	r3, r0, #6
 80101d4:	428b      	cmp	r3, r1
 80101d6:	d301      	bcc.n	80101dc <__udivsi3+0xb4>
 80101d8:	018b      	lsls	r3, r1, #6
 80101da:	1ac0      	subs	r0, r0, r3
 80101dc:	4152      	adcs	r2, r2
 80101de:	0943      	lsrs	r3, r0, #5
 80101e0:	428b      	cmp	r3, r1
 80101e2:	d301      	bcc.n	80101e8 <__udivsi3+0xc0>
 80101e4:	014b      	lsls	r3, r1, #5
 80101e6:	1ac0      	subs	r0, r0, r3
 80101e8:	4152      	adcs	r2, r2
 80101ea:	0903      	lsrs	r3, r0, #4
 80101ec:	428b      	cmp	r3, r1
 80101ee:	d301      	bcc.n	80101f4 <__udivsi3+0xcc>
 80101f0:	010b      	lsls	r3, r1, #4
 80101f2:	1ac0      	subs	r0, r0, r3
 80101f4:	4152      	adcs	r2, r2
 80101f6:	08c3      	lsrs	r3, r0, #3
 80101f8:	428b      	cmp	r3, r1
 80101fa:	d301      	bcc.n	8010200 <__udivsi3+0xd8>
 80101fc:	00cb      	lsls	r3, r1, #3
 80101fe:	1ac0      	subs	r0, r0, r3
 8010200:	4152      	adcs	r2, r2
 8010202:	0883      	lsrs	r3, r0, #2
 8010204:	428b      	cmp	r3, r1
 8010206:	d301      	bcc.n	801020c <__udivsi3+0xe4>
 8010208:	008b      	lsls	r3, r1, #2
 801020a:	1ac0      	subs	r0, r0, r3
 801020c:	4152      	adcs	r2, r2
 801020e:	0843      	lsrs	r3, r0, #1
 8010210:	428b      	cmp	r3, r1
 8010212:	d301      	bcc.n	8010218 <__udivsi3+0xf0>
 8010214:	004b      	lsls	r3, r1, #1
 8010216:	1ac0      	subs	r0, r0, r3
 8010218:	4152      	adcs	r2, r2
 801021a:	1a41      	subs	r1, r0, r1
 801021c:	d200      	bcs.n	8010220 <__udivsi3+0xf8>
 801021e:	4601      	mov	r1, r0
 8010220:	4152      	adcs	r2, r2
 8010222:	4610      	mov	r0, r2
 8010224:	4770      	bx	lr
 8010226:	e7ff      	b.n	8010228 <__udivsi3+0x100>
 8010228:	b501      	push	{r0, lr}
 801022a:	2000      	movs	r0, #0
 801022c:	f000 f806 	bl	801023c <__aeabi_idiv0>
 8010230:	bd02      	pop	{r1, pc}
 8010232:	46c0      	nop			; (mov r8, r8)

08010234 <__aeabi_uidivmod>:
 8010234:	2900      	cmp	r1, #0
 8010236:	d0f7      	beq.n	8010228 <__udivsi3+0x100>
 8010238:	e776      	b.n	8010128 <__udivsi3>
 801023a:	4770      	bx	lr

0801023c <__aeabi_idiv0>:
 801023c:	4770      	bx	lr
 801023e:	46c0      	nop			; (mov r8, r8)

08010240 <__aeabi_cdrcmple>:
 8010240:	4684      	mov	ip, r0
 8010242:	1c10      	adds	r0, r2, #0
 8010244:	4662      	mov	r2, ip
 8010246:	468c      	mov	ip, r1
 8010248:	1c19      	adds	r1, r3, #0
 801024a:	4663      	mov	r3, ip
 801024c:	e000      	b.n	8010250 <__aeabi_cdcmpeq>
 801024e:	46c0      	nop			; (mov r8, r8)

08010250 <__aeabi_cdcmpeq>:
 8010250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010252:	f001 fd8d 	bl	8011d70 <__ledf2>
 8010256:	2800      	cmp	r0, #0
 8010258:	d401      	bmi.n	801025e <__aeabi_cdcmpeq+0xe>
 801025a:	2100      	movs	r1, #0
 801025c:	42c8      	cmn	r0, r1
 801025e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08010260 <__aeabi_dcmpeq>:
 8010260:	b510      	push	{r4, lr}
 8010262:	f001 fcd7 	bl	8011c14 <__eqdf2>
 8010266:	4240      	negs	r0, r0
 8010268:	3001      	adds	r0, #1
 801026a:	bd10      	pop	{r4, pc}

0801026c <__aeabi_dcmplt>:
 801026c:	b510      	push	{r4, lr}
 801026e:	f001 fd7f 	bl	8011d70 <__ledf2>
 8010272:	2800      	cmp	r0, #0
 8010274:	db01      	blt.n	801027a <__aeabi_dcmplt+0xe>
 8010276:	2000      	movs	r0, #0
 8010278:	bd10      	pop	{r4, pc}
 801027a:	2001      	movs	r0, #1
 801027c:	bd10      	pop	{r4, pc}
 801027e:	46c0      	nop			; (mov r8, r8)

08010280 <__aeabi_dcmple>:
 8010280:	b510      	push	{r4, lr}
 8010282:	f001 fd75 	bl	8011d70 <__ledf2>
 8010286:	2800      	cmp	r0, #0
 8010288:	dd01      	ble.n	801028e <__aeabi_dcmple+0xe>
 801028a:	2000      	movs	r0, #0
 801028c:	bd10      	pop	{r4, pc}
 801028e:	2001      	movs	r0, #1
 8010290:	bd10      	pop	{r4, pc}
 8010292:	46c0      	nop			; (mov r8, r8)

08010294 <__aeabi_dcmpgt>:
 8010294:	b510      	push	{r4, lr}
 8010296:	f001 fcf9 	bl	8011c8c <__gedf2>
 801029a:	2800      	cmp	r0, #0
 801029c:	dc01      	bgt.n	80102a2 <__aeabi_dcmpgt+0xe>
 801029e:	2000      	movs	r0, #0
 80102a0:	bd10      	pop	{r4, pc}
 80102a2:	2001      	movs	r0, #1
 80102a4:	bd10      	pop	{r4, pc}
 80102a6:	46c0      	nop			; (mov r8, r8)

080102a8 <__aeabi_dcmpge>:
 80102a8:	b510      	push	{r4, lr}
 80102aa:	f001 fcef 	bl	8011c8c <__gedf2>
 80102ae:	2800      	cmp	r0, #0
 80102b0:	da01      	bge.n	80102b6 <__aeabi_dcmpge+0xe>
 80102b2:	2000      	movs	r0, #0
 80102b4:	bd10      	pop	{r4, pc}
 80102b6:	2001      	movs	r0, #1
 80102b8:	bd10      	pop	{r4, pc}
 80102ba:	46c0      	nop			; (mov r8, r8)

080102bc <__clzsi2>:
 80102bc:	211c      	movs	r1, #28
 80102be:	2301      	movs	r3, #1
 80102c0:	041b      	lsls	r3, r3, #16
 80102c2:	4298      	cmp	r0, r3
 80102c4:	d301      	bcc.n	80102ca <__clzsi2+0xe>
 80102c6:	0c00      	lsrs	r0, r0, #16
 80102c8:	3910      	subs	r1, #16
 80102ca:	0a1b      	lsrs	r3, r3, #8
 80102cc:	4298      	cmp	r0, r3
 80102ce:	d301      	bcc.n	80102d4 <__clzsi2+0x18>
 80102d0:	0a00      	lsrs	r0, r0, #8
 80102d2:	3908      	subs	r1, #8
 80102d4:	091b      	lsrs	r3, r3, #4
 80102d6:	4298      	cmp	r0, r3
 80102d8:	d301      	bcc.n	80102de <__clzsi2+0x22>
 80102da:	0900      	lsrs	r0, r0, #4
 80102dc:	3904      	subs	r1, #4
 80102de:	a202      	add	r2, pc, #8	; (adr r2, 80102e8 <__clzsi2+0x2c>)
 80102e0:	5c10      	ldrb	r0, [r2, r0]
 80102e2:	1840      	adds	r0, r0, r1
 80102e4:	4770      	bx	lr
 80102e6:	46c0      	nop			; (mov r8, r8)
 80102e8:	02020304 	.word	0x02020304
 80102ec:	01010101 	.word	0x01010101
	...

080102f8 <__aeabi_f2uiz>:
 80102f8:	219e      	movs	r1, #158	; 0x9e
 80102fa:	b510      	push	{r4, lr}
 80102fc:	05c9      	lsls	r1, r1, #23
 80102fe:	1c04      	adds	r4, r0, #0
 8010300:	f002 fc7e 	bl	8012c00 <__aeabi_fcmpge>
 8010304:	2800      	cmp	r0, #0
 8010306:	d103      	bne.n	8010310 <__aeabi_f2uiz+0x18>
 8010308:	1c20      	adds	r0, r4, #0
 801030a:	f000 fdcb 	bl	8010ea4 <__aeabi_f2iz>
 801030e:	bd10      	pop	{r4, pc}
 8010310:	219e      	movs	r1, #158	; 0x9e
 8010312:	1c20      	adds	r0, r4, #0
 8010314:	05c9      	lsls	r1, r1, #23
 8010316:	f000 fbfd 	bl	8010b14 <__aeabi_fsub>
 801031a:	f000 fdc3 	bl	8010ea4 <__aeabi_f2iz>
 801031e:	2380      	movs	r3, #128	; 0x80
 8010320:	061b      	lsls	r3, r3, #24
 8010322:	469c      	mov	ip, r3
 8010324:	4460      	add	r0, ip
 8010326:	e7f2      	b.n	801030e <__aeabi_f2uiz+0x16>

08010328 <__aeabi_d2uiz>:
 8010328:	b570      	push	{r4, r5, r6, lr}
 801032a:	2200      	movs	r2, #0
 801032c:	4b0c      	ldr	r3, [pc, #48]	; (8010360 <__aeabi_d2uiz+0x38>)
 801032e:	0004      	movs	r4, r0
 8010330:	000d      	movs	r5, r1
 8010332:	f7ff ffb9 	bl	80102a8 <__aeabi_dcmpge>
 8010336:	2800      	cmp	r0, #0
 8010338:	d104      	bne.n	8010344 <__aeabi_d2uiz+0x1c>
 801033a:	0020      	movs	r0, r4
 801033c:	0029      	movs	r1, r5
 801033e:	f002 fba3 	bl	8012a88 <__aeabi_d2iz>
 8010342:	bd70      	pop	{r4, r5, r6, pc}
 8010344:	4b06      	ldr	r3, [pc, #24]	; (8010360 <__aeabi_d2uiz+0x38>)
 8010346:	2200      	movs	r2, #0
 8010348:	0020      	movs	r0, r4
 801034a:	0029      	movs	r1, r5
 801034c:	f001 ffec 	bl	8012328 <__aeabi_dsub>
 8010350:	f002 fb9a 	bl	8012a88 <__aeabi_d2iz>
 8010354:	2380      	movs	r3, #128	; 0x80
 8010356:	061b      	lsls	r3, r3, #24
 8010358:	469c      	mov	ip, r3
 801035a:	4460      	add	r0, ip
 801035c:	e7f1      	b.n	8010342 <__aeabi_d2uiz+0x1a>
 801035e:	46c0      	nop			; (mov r8, r8)
 8010360:	41e00000 	.word	0x41e00000

08010364 <__aeabi_l2d>:
 8010364:	b570      	push	{r4, r5, r6, lr}
 8010366:	0006      	movs	r6, r0
 8010368:	0008      	movs	r0, r1
 801036a:	f002 fbc3 	bl	8012af4 <__aeabi_i2d>
 801036e:	2200      	movs	r2, #0
 8010370:	4b06      	ldr	r3, [pc, #24]	; (801038c <__aeabi_l2d+0x28>)
 8010372:	f001 fd6d 	bl	8011e50 <__aeabi_dmul>
 8010376:	000d      	movs	r5, r1
 8010378:	0004      	movs	r4, r0
 801037a:	0030      	movs	r0, r6
 801037c:	f002 fbea 	bl	8012b54 <__aeabi_ui2d>
 8010380:	002b      	movs	r3, r5
 8010382:	0022      	movs	r2, r4
 8010384:	f000 fdf4 	bl	8010f70 <__aeabi_dadd>
 8010388:	bd70      	pop	{r4, r5, r6, pc}
 801038a:	46c0      	nop			; (mov r8, r8)
 801038c:	41f00000 	.word	0x41f00000

08010390 <__aeabi_fadd>:
 8010390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010392:	4646      	mov	r6, r8
 8010394:	46d6      	mov	lr, sl
 8010396:	464f      	mov	r7, r9
 8010398:	024d      	lsls	r5, r1, #9
 801039a:	0242      	lsls	r2, r0, #9
 801039c:	b5c0      	push	{r6, r7, lr}
 801039e:	0a52      	lsrs	r2, r2, #9
 80103a0:	0a6e      	lsrs	r6, r5, #9
 80103a2:	0047      	lsls	r7, r0, #1
 80103a4:	46b0      	mov	r8, r6
 80103a6:	0e3f      	lsrs	r7, r7, #24
 80103a8:	004e      	lsls	r6, r1, #1
 80103aa:	0fc4      	lsrs	r4, r0, #31
 80103ac:	00d0      	lsls	r0, r2, #3
 80103ae:	4694      	mov	ip, r2
 80103b0:	003b      	movs	r3, r7
 80103b2:	4682      	mov	sl, r0
 80103b4:	0e36      	lsrs	r6, r6, #24
 80103b6:	0fc9      	lsrs	r1, r1, #31
 80103b8:	09ad      	lsrs	r5, r5, #6
 80103ba:	428c      	cmp	r4, r1
 80103bc:	d06d      	beq.n	801049a <__aeabi_fadd+0x10a>
 80103be:	1bb8      	subs	r0, r7, r6
 80103c0:	4681      	mov	r9, r0
 80103c2:	2800      	cmp	r0, #0
 80103c4:	dd4d      	ble.n	8010462 <__aeabi_fadd+0xd2>
 80103c6:	2e00      	cmp	r6, #0
 80103c8:	d100      	bne.n	80103cc <__aeabi_fadd+0x3c>
 80103ca:	e088      	b.n	80104de <__aeabi_fadd+0x14e>
 80103cc:	2fff      	cmp	r7, #255	; 0xff
 80103ce:	d05a      	beq.n	8010486 <__aeabi_fadd+0xf6>
 80103d0:	2380      	movs	r3, #128	; 0x80
 80103d2:	04db      	lsls	r3, r3, #19
 80103d4:	431d      	orrs	r5, r3
 80103d6:	464b      	mov	r3, r9
 80103d8:	2201      	movs	r2, #1
 80103da:	2b1b      	cmp	r3, #27
 80103dc:	dc0a      	bgt.n	80103f4 <__aeabi_fadd+0x64>
 80103de:	002b      	movs	r3, r5
 80103e0:	464a      	mov	r2, r9
 80103e2:	4649      	mov	r1, r9
 80103e4:	40d3      	lsrs	r3, r2
 80103e6:	2220      	movs	r2, #32
 80103e8:	1a52      	subs	r2, r2, r1
 80103ea:	4095      	lsls	r5, r2
 80103ec:	002a      	movs	r2, r5
 80103ee:	1e55      	subs	r5, r2, #1
 80103f0:	41aa      	sbcs	r2, r5
 80103f2:	431a      	orrs	r2, r3
 80103f4:	4653      	mov	r3, sl
 80103f6:	1a9a      	subs	r2, r3, r2
 80103f8:	0153      	lsls	r3, r2, #5
 80103fa:	d400      	bmi.n	80103fe <__aeabi_fadd+0x6e>
 80103fc:	e0b9      	b.n	8010572 <__aeabi_fadd+0x1e2>
 80103fe:	0192      	lsls	r2, r2, #6
 8010400:	0996      	lsrs	r6, r2, #6
 8010402:	0030      	movs	r0, r6
 8010404:	f7ff ff5a 	bl	80102bc <__clzsi2>
 8010408:	3805      	subs	r0, #5
 801040a:	4086      	lsls	r6, r0
 801040c:	4287      	cmp	r7, r0
 801040e:	dd00      	ble.n	8010412 <__aeabi_fadd+0x82>
 8010410:	e0d4      	b.n	80105bc <__aeabi_fadd+0x22c>
 8010412:	0033      	movs	r3, r6
 8010414:	1bc7      	subs	r7, r0, r7
 8010416:	2020      	movs	r0, #32
 8010418:	3701      	adds	r7, #1
 801041a:	40fb      	lsrs	r3, r7
 801041c:	1bc7      	subs	r7, r0, r7
 801041e:	40be      	lsls	r6, r7
 8010420:	0032      	movs	r2, r6
 8010422:	1e56      	subs	r6, r2, #1
 8010424:	41b2      	sbcs	r2, r6
 8010426:	2700      	movs	r7, #0
 8010428:	431a      	orrs	r2, r3
 801042a:	0753      	lsls	r3, r2, #29
 801042c:	d004      	beq.n	8010438 <__aeabi_fadd+0xa8>
 801042e:	230f      	movs	r3, #15
 8010430:	4013      	ands	r3, r2
 8010432:	2b04      	cmp	r3, #4
 8010434:	d000      	beq.n	8010438 <__aeabi_fadd+0xa8>
 8010436:	3204      	adds	r2, #4
 8010438:	0153      	lsls	r3, r2, #5
 801043a:	d400      	bmi.n	801043e <__aeabi_fadd+0xae>
 801043c:	e09c      	b.n	8010578 <__aeabi_fadd+0x1e8>
 801043e:	1c7b      	adds	r3, r7, #1
 8010440:	2ffe      	cmp	r7, #254	; 0xfe
 8010442:	d100      	bne.n	8010446 <__aeabi_fadd+0xb6>
 8010444:	e09a      	b.n	801057c <__aeabi_fadd+0x1ec>
 8010446:	0192      	lsls	r2, r2, #6
 8010448:	0a52      	lsrs	r2, r2, #9
 801044a:	4694      	mov	ip, r2
 801044c:	b2db      	uxtb	r3, r3
 801044e:	05d8      	lsls	r0, r3, #23
 8010450:	4663      	mov	r3, ip
 8010452:	07e4      	lsls	r4, r4, #31
 8010454:	4318      	orrs	r0, r3
 8010456:	4320      	orrs	r0, r4
 8010458:	bce0      	pop	{r5, r6, r7}
 801045a:	46ba      	mov	sl, r7
 801045c:	46b1      	mov	r9, r6
 801045e:	46a8      	mov	r8, r5
 8010460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010462:	2800      	cmp	r0, #0
 8010464:	d049      	beq.n	80104fa <__aeabi_fadd+0x16a>
 8010466:	1bf3      	subs	r3, r6, r7
 8010468:	2f00      	cmp	r7, #0
 801046a:	d000      	beq.n	801046e <__aeabi_fadd+0xde>
 801046c:	e0b6      	b.n	80105dc <__aeabi_fadd+0x24c>
 801046e:	4652      	mov	r2, sl
 8010470:	2a00      	cmp	r2, #0
 8010472:	d060      	beq.n	8010536 <__aeabi_fadd+0x1a6>
 8010474:	3b01      	subs	r3, #1
 8010476:	2b00      	cmp	r3, #0
 8010478:	d100      	bne.n	801047c <__aeabi_fadd+0xec>
 801047a:	e0fc      	b.n	8010676 <__aeabi_fadd+0x2e6>
 801047c:	2eff      	cmp	r6, #255	; 0xff
 801047e:	d000      	beq.n	8010482 <__aeabi_fadd+0xf2>
 8010480:	e0b4      	b.n	80105ec <__aeabi_fadd+0x25c>
 8010482:	000c      	movs	r4, r1
 8010484:	4642      	mov	r2, r8
 8010486:	2a00      	cmp	r2, #0
 8010488:	d078      	beq.n	801057c <__aeabi_fadd+0x1ec>
 801048a:	2080      	movs	r0, #128	; 0x80
 801048c:	03c0      	lsls	r0, r0, #15
 801048e:	4310      	orrs	r0, r2
 8010490:	0242      	lsls	r2, r0, #9
 8010492:	0a53      	lsrs	r3, r2, #9
 8010494:	469c      	mov	ip, r3
 8010496:	23ff      	movs	r3, #255	; 0xff
 8010498:	e7d9      	b.n	801044e <__aeabi_fadd+0xbe>
 801049a:	1bb9      	subs	r1, r7, r6
 801049c:	2900      	cmp	r1, #0
 801049e:	dd71      	ble.n	8010584 <__aeabi_fadd+0x1f4>
 80104a0:	2e00      	cmp	r6, #0
 80104a2:	d03f      	beq.n	8010524 <__aeabi_fadd+0x194>
 80104a4:	2fff      	cmp	r7, #255	; 0xff
 80104a6:	d0ee      	beq.n	8010486 <__aeabi_fadd+0xf6>
 80104a8:	2380      	movs	r3, #128	; 0x80
 80104aa:	04db      	lsls	r3, r3, #19
 80104ac:	431d      	orrs	r5, r3
 80104ae:	2201      	movs	r2, #1
 80104b0:	291b      	cmp	r1, #27
 80104b2:	dc07      	bgt.n	80104c4 <__aeabi_fadd+0x134>
 80104b4:	002a      	movs	r2, r5
 80104b6:	2320      	movs	r3, #32
 80104b8:	40ca      	lsrs	r2, r1
 80104ba:	1a59      	subs	r1, r3, r1
 80104bc:	408d      	lsls	r5, r1
 80104be:	1e6b      	subs	r3, r5, #1
 80104c0:	419d      	sbcs	r5, r3
 80104c2:	432a      	orrs	r2, r5
 80104c4:	4452      	add	r2, sl
 80104c6:	0153      	lsls	r3, r2, #5
 80104c8:	d553      	bpl.n	8010572 <__aeabi_fadd+0x1e2>
 80104ca:	3701      	adds	r7, #1
 80104cc:	2fff      	cmp	r7, #255	; 0xff
 80104ce:	d055      	beq.n	801057c <__aeabi_fadd+0x1ec>
 80104d0:	2301      	movs	r3, #1
 80104d2:	497b      	ldr	r1, [pc, #492]	; (80106c0 <__aeabi_fadd+0x330>)
 80104d4:	4013      	ands	r3, r2
 80104d6:	0852      	lsrs	r2, r2, #1
 80104d8:	400a      	ands	r2, r1
 80104da:	431a      	orrs	r2, r3
 80104dc:	e7a5      	b.n	801042a <__aeabi_fadd+0x9a>
 80104de:	2d00      	cmp	r5, #0
 80104e0:	d02c      	beq.n	801053c <__aeabi_fadd+0x1ac>
 80104e2:	2301      	movs	r3, #1
 80104e4:	425b      	negs	r3, r3
 80104e6:	469c      	mov	ip, r3
 80104e8:	44e1      	add	r9, ip
 80104ea:	464b      	mov	r3, r9
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d100      	bne.n	80104f2 <__aeabi_fadd+0x162>
 80104f0:	e0ad      	b.n	801064e <__aeabi_fadd+0x2be>
 80104f2:	2fff      	cmp	r7, #255	; 0xff
 80104f4:	d000      	beq.n	80104f8 <__aeabi_fadd+0x168>
 80104f6:	e76e      	b.n	80103d6 <__aeabi_fadd+0x46>
 80104f8:	e7c5      	b.n	8010486 <__aeabi_fadd+0xf6>
 80104fa:	20fe      	movs	r0, #254	; 0xfe
 80104fc:	1c7e      	adds	r6, r7, #1
 80104fe:	4230      	tst	r0, r6
 8010500:	d160      	bne.n	80105c4 <__aeabi_fadd+0x234>
 8010502:	2f00      	cmp	r7, #0
 8010504:	d000      	beq.n	8010508 <__aeabi_fadd+0x178>
 8010506:	e093      	b.n	8010630 <__aeabi_fadd+0x2a0>
 8010508:	4652      	mov	r2, sl
 801050a:	2a00      	cmp	r2, #0
 801050c:	d100      	bne.n	8010510 <__aeabi_fadd+0x180>
 801050e:	e0b6      	b.n	801067e <__aeabi_fadd+0x2ee>
 8010510:	2d00      	cmp	r5, #0
 8010512:	d09c      	beq.n	801044e <__aeabi_fadd+0xbe>
 8010514:	1b52      	subs	r2, r2, r5
 8010516:	0150      	lsls	r0, r2, #5
 8010518:	d400      	bmi.n	801051c <__aeabi_fadd+0x18c>
 801051a:	e0c3      	b.n	80106a4 <__aeabi_fadd+0x314>
 801051c:	4653      	mov	r3, sl
 801051e:	000c      	movs	r4, r1
 8010520:	1aea      	subs	r2, r5, r3
 8010522:	e782      	b.n	801042a <__aeabi_fadd+0x9a>
 8010524:	2d00      	cmp	r5, #0
 8010526:	d009      	beq.n	801053c <__aeabi_fadd+0x1ac>
 8010528:	3901      	subs	r1, #1
 801052a:	2900      	cmp	r1, #0
 801052c:	d100      	bne.n	8010530 <__aeabi_fadd+0x1a0>
 801052e:	e08b      	b.n	8010648 <__aeabi_fadd+0x2b8>
 8010530:	2fff      	cmp	r7, #255	; 0xff
 8010532:	d1bc      	bne.n	80104ae <__aeabi_fadd+0x11e>
 8010534:	e7a7      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010536:	000c      	movs	r4, r1
 8010538:	4642      	mov	r2, r8
 801053a:	0037      	movs	r7, r6
 801053c:	2fff      	cmp	r7, #255	; 0xff
 801053e:	d0a2      	beq.n	8010486 <__aeabi_fadd+0xf6>
 8010540:	0252      	lsls	r2, r2, #9
 8010542:	0a53      	lsrs	r3, r2, #9
 8010544:	469c      	mov	ip, r3
 8010546:	b2fb      	uxtb	r3, r7
 8010548:	e781      	b.n	801044e <__aeabi_fadd+0xbe>
 801054a:	21fe      	movs	r1, #254	; 0xfe
 801054c:	3701      	adds	r7, #1
 801054e:	4239      	tst	r1, r7
 8010550:	d165      	bne.n	801061e <__aeabi_fadd+0x28e>
 8010552:	2b00      	cmp	r3, #0
 8010554:	d17e      	bne.n	8010654 <__aeabi_fadd+0x2c4>
 8010556:	2800      	cmp	r0, #0
 8010558:	d100      	bne.n	801055c <__aeabi_fadd+0x1cc>
 801055a:	e0aa      	b.n	80106b2 <__aeabi_fadd+0x322>
 801055c:	2d00      	cmp	r5, #0
 801055e:	d100      	bne.n	8010562 <__aeabi_fadd+0x1d2>
 8010560:	e775      	b.n	801044e <__aeabi_fadd+0xbe>
 8010562:	002a      	movs	r2, r5
 8010564:	4452      	add	r2, sl
 8010566:	2700      	movs	r7, #0
 8010568:	0153      	lsls	r3, r2, #5
 801056a:	d502      	bpl.n	8010572 <__aeabi_fadd+0x1e2>
 801056c:	4b55      	ldr	r3, [pc, #340]	; (80106c4 <__aeabi_fadd+0x334>)
 801056e:	3701      	adds	r7, #1
 8010570:	401a      	ands	r2, r3
 8010572:	0753      	lsls	r3, r2, #29
 8010574:	d000      	beq.n	8010578 <__aeabi_fadd+0x1e8>
 8010576:	e75a      	b.n	801042e <__aeabi_fadd+0x9e>
 8010578:	08d2      	lsrs	r2, r2, #3
 801057a:	e7df      	b.n	801053c <__aeabi_fadd+0x1ac>
 801057c:	2200      	movs	r2, #0
 801057e:	23ff      	movs	r3, #255	; 0xff
 8010580:	4694      	mov	ip, r2
 8010582:	e764      	b.n	801044e <__aeabi_fadd+0xbe>
 8010584:	2900      	cmp	r1, #0
 8010586:	d0e0      	beq.n	801054a <__aeabi_fadd+0x1ba>
 8010588:	1bf3      	subs	r3, r6, r7
 801058a:	2f00      	cmp	r7, #0
 801058c:	d03e      	beq.n	801060c <__aeabi_fadd+0x27c>
 801058e:	2eff      	cmp	r6, #255	; 0xff
 8010590:	d100      	bne.n	8010594 <__aeabi_fadd+0x204>
 8010592:	e777      	b.n	8010484 <__aeabi_fadd+0xf4>
 8010594:	2280      	movs	r2, #128	; 0x80
 8010596:	0001      	movs	r1, r0
 8010598:	04d2      	lsls	r2, r2, #19
 801059a:	4311      	orrs	r1, r2
 801059c:	468a      	mov	sl, r1
 801059e:	2201      	movs	r2, #1
 80105a0:	2b1b      	cmp	r3, #27
 80105a2:	dc08      	bgt.n	80105b6 <__aeabi_fadd+0x226>
 80105a4:	4652      	mov	r2, sl
 80105a6:	2120      	movs	r1, #32
 80105a8:	4650      	mov	r0, sl
 80105aa:	40da      	lsrs	r2, r3
 80105ac:	1acb      	subs	r3, r1, r3
 80105ae:	4098      	lsls	r0, r3
 80105b0:	1e43      	subs	r3, r0, #1
 80105b2:	4198      	sbcs	r0, r3
 80105b4:	4302      	orrs	r2, r0
 80105b6:	0037      	movs	r7, r6
 80105b8:	1952      	adds	r2, r2, r5
 80105ba:	e784      	b.n	80104c6 <__aeabi_fadd+0x136>
 80105bc:	4a41      	ldr	r2, [pc, #260]	; (80106c4 <__aeabi_fadd+0x334>)
 80105be:	1a3f      	subs	r7, r7, r0
 80105c0:	4032      	ands	r2, r6
 80105c2:	e732      	b.n	801042a <__aeabi_fadd+0x9a>
 80105c4:	4653      	mov	r3, sl
 80105c6:	1b5e      	subs	r6, r3, r5
 80105c8:	0173      	lsls	r3, r6, #5
 80105ca:	d42d      	bmi.n	8010628 <__aeabi_fadd+0x298>
 80105cc:	2e00      	cmp	r6, #0
 80105ce:	d000      	beq.n	80105d2 <__aeabi_fadd+0x242>
 80105d0:	e717      	b.n	8010402 <__aeabi_fadd+0x72>
 80105d2:	2200      	movs	r2, #0
 80105d4:	2400      	movs	r4, #0
 80105d6:	2300      	movs	r3, #0
 80105d8:	4694      	mov	ip, r2
 80105da:	e738      	b.n	801044e <__aeabi_fadd+0xbe>
 80105dc:	2eff      	cmp	r6, #255	; 0xff
 80105de:	d100      	bne.n	80105e2 <__aeabi_fadd+0x252>
 80105e0:	e74f      	b.n	8010482 <__aeabi_fadd+0xf2>
 80105e2:	2280      	movs	r2, #128	; 0x80
 80105e4:	4650      	mov	r0, sl
 80105e6:	04d2      	lsls	r2, r2, #19
 80105e8:	4310      	orrs	r0, r2
 80105ea:	4682      	mov	sl, r0
 80105ec:	2201      	movs	r2, #1
 80105ee:	2b1b      	cmp	r3, #27
 80105f0:	dc08      	bgt.n	8010604 <__aeabi_fadd+0x274>
 80105f2:	4652      	mov	r2, sl
 80105f4:	2420      	movs	r4, #32
 80105f6:	4650      	mov	r0, sl
 80105f8:	40da      	lsrs	r2, r3
 80105fa:	1ae3      	subs	r3, r4, r3
 80105fc:	4098      	lsls	r0, r3
 80105fe:	1e43      	subs	r3, r0, #1
 8010600:	4198      	sbcs	r0, r3
 8010602:	4302      	orrs	r2, r0
 8010604:	000c      	movs	r4, r1
 8010606:	0037      	movs	r7, r6
 8010608:	1aaa      	subs	r2, r5, r2
 801060a:	e6f5      	b.n	80103f8 <__aeabi_fadd+0x68>
 801060c:	2800      	cmp	r0, #0
 801060e:	d093      	beq.n	8010538 <__aeabi_fadd+0x1a8>
 8010610:	3b01      	subs	r3, #1
 8010612:	2b00      	cmp	r3, #0
 8010614:	d04f      	beq.n	80106b6 <__aeabi_fadd+0x326>
 8010616:	2eff      	cmp	r6, #255	; 0xff
 8010618:	d1c1      	bne.n	801059e <__aeabi_fadd+0x20e>
 801061a:	4642      	mov	r2, r8
 801061c:	e733      	b.n	8010486 <__aeabi_fadd+0xf6>
 801061e:	2fff      	cmp	r7, #255	; 0xff
 8010620:	d0ac      	beq.n	801057c <__aeabi_fadd+0x1ec>
 8010622:	4455      	add	r5, sl
 8010624:	086a      	lsrs	r2, r5, #1
 8010626:	e7a4      	b.n	8010572 <__aeabi_fadd+0x1e2>
 8010628:	4653      	mov	r3, sl
 801062a:	000c      	movs	r4, r1
 801062c:	1aee      	subs	r6, r5, r3
 801062e:	e6e8      	b.n	8010402 <__aeabi_fadd+0x72>
 8010630:	4653      	mov	r3, sl
 8010632:	2b00      	cmp	r3, #0
 8010634:	d128      	bne.n	8010688 <__aeabi_fadd+0x2f8>
 8010636:	2d00      	cmp	r5, #0
 8010638:	d000      	beq.n	801063c <__aeabi_fadd+0x2ac>
 801063a:	e722      	b.n	8010482 <__aeabi_fadd+0xf2>
 801063c:	2380      	movs	r3, #128	; 0x80
 801063e:	03db      	lsls	r3, r3, #15
 8010640:	469c      	mov	ip, r3
 8010642:	2400      	movs	r4, #0
 8010644:	23ff      	movs	r3, #255	; 0xff
 8010646:	e702      	b.n	801044e <__aeabi_fadd+0xbe>
 8010648:	002a      	movs	r2, r5
 801064a:	4452      	add	r2, sl
 801064c:	e73b      	b.n	80104c6 <__aeabi_fadd+0x136>
 801064e:	4653      	mov	r3, sl
 8010650:	1b5a      	subs	r2, r3, r5
 8010652:	e6d1      	b.n	80103f8 <__aeabi_fadd+0x68>
 8010654:	2800      	cmp	r0, #0
 8010656:	d100      	bne.n	801065a <__aeabi_fadd+0x2ca>
 8010658:	e714      	b.n	8010484 <__aeabi_fadd+0xf4>
 801065a:	2d00      	cmp	r5, #0
 801065c:	d100      	bne.n	8010660 <__aeabi_fadd+0x2d0>
 801065e:	e712      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010660:	2380      	movs	r3, #128	; 0x80
 8010662:	03db      	lsls	r3, r3, #15
 8010664:	421a      	tst	r2, r3
 8010666:	d100      	bne.n	801066a <__aeabi_fadd+0x2da>
 8010668:	e70d      	b.n	8010486 <__aeabi_fadd+0xf6>
 801066a:	4641      	mov	r1, r8
 801066c:	4219      	tst	r1, r3
 801066e:	d000      	beq.n	8010672 <__aeabi_fadd+0x2e2>
 8010670:	e709      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010672:	4642      	mov	r2, r8
 8010674:	e707      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010676:	000c      	movs	r4, r1
 8010678:	0037      	movs	r7, r6
 801067a:	1aaa      	subs	r2, r5, r2
 801067c:	e6bc      	b.n	80103f8 <__aeabi_fadd+0x68>
 801067e:	2d00      	cmp	r5, #0
 8010680:	d013      	beq.n	80106aa <__aeabi_fadd+0x31a>
 8010682:	000c      	movs	r4, r1
 8010684:	46c4      	mov	ip, r8
 8010686:	e6e2      	b.n	801044e <__aeabi_fadd+0xbe>
 8010688:	2d00      	cmp	r5, #0
 801068a:	d100      	bne.n	801068e <__aeabi_fadd+0x2fe>
 801068c:	e6fb      	b.n	8010486 <__aeabi_fadd+0xf6>
 801068e:	2380      	movs	r3, #128	; 0x80
 8010690:	03db      	lsls	r3, r3, #15
 8010692:	421a      	tst	r2, r3
 8010694:	d100      	bne.n	8010698 <__aeabi_fadd+0x308>
 8010696:	e6f6      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010698:	4640      	mov	r0, r8
 801069a:	4218      	tst	r0, r3
 801069c:	d000      	beq.n	80106a0 <__aeabi_fadd+0x310>
 801069e:	e6f2      	b.n	8010486 <__aeabi_fadd+0xf6>
 80106a0:	000c      	movs	r4, r1
 80106a2:	e6ef      	b.n	8010484 <__aeabi_fadd+0xf4>
 80106a4:	2a00      	cmp	r2, #0
 80106a6:	d000      	beq.n	80106aa <__aeabi_fadd+0x31a>
 80106a8:	e763      	b.n	8010572 <__aeabi_fadd+0x1e2>
 80106aa:	2200      	movs	r2, #0
 80106ac:	2400      	movs	r4, #0
 80106ae:	4694      	mov	ip, r2
 80106b0:	e6cd      	b.n	801044e <__aeabi_fadd+0xbe>
 80106b2:	46c4      	mov	ip, r8
 80106b4:	e6cb      	b.n	801044e <__aeabi_fadd+0xbe>
 80106b6:	002a      	movs	r2, r5
 80106b8:	0037      	movs	r7, r6
 80106ba:	4452      	add	r2, sl
 80106bc:	e703      	b.n	80104c6 <__aeabi_fadd+0x136>
 80106be:	46c0      	nop			; (mov r8, r8)
 80106c0:	7dffffff 	.word	0x7dffffff
 80106c4:	fbffffff 	.word	0xfbffffff

080106c8 <__aeabi_fdiv>:
 80106c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80106ca:	464f      	mov	r7, r9
 80106cc:	4646      	mov	r6, r8
 80106ce:	46d6      	mov	lr, sl
 80106d0:	0245      	lsls	r5, r0, #9
 80106d2:	b5c0      	push	{r6, r7, lr}
 80106d4:	0047      	lsls	r7, r0, #1
 80106d6:	1c0c      	adds	r4, r1, #0
 80106d8:	0a6d      	lsrs	r5, r5, #9
 80106da:	0e3f      	lsrs	r7, r7, #24
 80106dc:	0fc6      	lsrs	r6, r0, #31
 80106de:	2f00      	cmp	r7, #0
 80106e0:	d066      	beq.n	80107b0 <__aeabi_fdiv+0xe8>
 80106e2:	2fff      	cmp	r7, #255	; 0xff
 80106e4:	d06c      	beq.n	80107c0 <__aeabi_fdiv+0xf8>
 80106e6:	2300      	movs	r3, #0
 80106e8:	00ea      	lsls	r2, r5, #3
 80106ea:	2580      	movs	r5, #128	; 0x80
 80106ec:	4699      	mov	r9, r3
 80106ee:	469a      	mov	sl, r3
 80106f0:	04ed      	lsls	r5, r5, #19
 80106f2:	4315      	orrs	r5, r2
 80106f4:	3f7f      	subs	r7, #127	; 0x7f
 80106f6:	0260      	lsls	r0, r4, #9
 80106f8:	0061      	lsls	r1, r4, #1
 80106fa:	0a43      	lsrs	r3, r0, #9
 80106fc:	4698      	mov	r8, r3
 80106fe:	0e09      	lsrs	r1, r1, #24
 8010700:	0fe4      	lsrs	r4, r4, #31
 8010702:	2900      	cmp	r1, #0
 8010704:	d048      	beq.n	8010798 <__aeabi_fdiv+0xd0>
 8010706:	29ff      	cmp	r1, #255	; 0xff
 8010708:	d010      	beq.n	801072c <__aeabi_fdiv+0x64>
 801070a:	2280      	movs	r2, #128	; 0x80
 801070c:	00d8      	lsls	r0, r3, #3
 801070e:	04d2      	lsls	r2, r2, #19
 8010710:	4302      	orrs	r2, r0
 8010712:	4690      	mov	r8, r2
 8010714:	2000      	movs	r0, #0
 8010716:	397f      	subs	r1, #127	; 0x7f
 8010718:	464a      	mov	r2, r9
 801071a:	0033      	movs	r3, r6
 801071c:	1a7f      	subs	r7, r7, r1
 801071e:	4302      	orrs	r2, r0
 8010720:	496c      	ldr	r1, [pc, #432]	; (80108d4 <__aeabi_fdiv+0x20c>)
 8010722:	0092      	lsls	r2, r2, #2
 8010724:	588a      	ldr	r2, [r1, r2]
 8010726:	4063      	eors	r3, r4
 8010728:	b2db      	uxtb	r3, r3
 801072a:	4697      	mov	pc, r2
 801072c:	2b00      	cmp	r3, #0
 801072e:	d16d      	bne.n	801080c <__aeabi_fdiv+0x144>
 8010730:	2002      	movs	r0, #2
 8010732:	3fff      	subs	r7, #255	; 0xff
 8010734:	e033      	b.n	801079e <__aeabi_fdiv+0xd6>
 8010736:	2300      	movs	r3, #0
 8010738:	4698      	mov	r8, r3
 801073a:	0026      	movs	r6, r4
 801073c:	4645      	mov	r5, r8
 801073e:	4682      	mov	sl, r0
 8010740:	4653      	mov	r3, sl
 8010742:	2b02      	cmp	r3, #2
 8010744:	d100      	bne.n	8010748 <__aeabi_fdiv+0x80>
 8010746:	e07f      	b.n	8010848 <__aeabi_fdiv+0x180>
 8010748:	2b03      	cmp	r3, #3
 801074a:	d100      	bne.n	801074e <__aeabi_fdiv+0x86>
 801074c:	e094      	b.n	8010878 <__aeabi_fdiv+0x1b0>
 801074e:	2b01      	cmp	r3, #1
 8010750:	d017      	beq.n	8010782 <__aeabi_fdiv+0xba>
 8010752:	0038      	movs	r0, r7
 8010754:	307f      	adds	r0, #127	; 0x7f
 8010756:	2800      	cmp	r0, #0
 8010758:	dd5f      	ble.n	801081a <__aeabi_fdiv+0x152>
 801075a:	076b      	lsls	r3, r5, #29
 801075c:	d004      	beq.n	8010768 <__aeabi_fdiv+0xa0>
 801075e:	230f      	movs	r3, #15
 8010760:	402b      	ands	r3, r5
 8010762:	2b04      	cmp	r3, #4
 8010764:	d000      	beq.n	8010768 <__aeabi_fdiv+0xa0>
 8010766:	3504      	adds	r5, #4
 8010768:	012b      	lsls	r3, r5, #4
 801076a:	d503      	bpl.n	8010774 <__aeabi_fdiv+0xac>
 801076c:	0038      	movs	r0, r7
 801076e:	4b5a      	ldr	r3, [pc, #360]	; (80108d8 <__aeabi_fdiv+0x210>)
 8010770:	3080      	adds	r0, #128	; 0x80
 8010772:	401d      	ands	r5, r3
 8010774:	28fe      	cmp	r0, #254	; 0xfe
 8010776:	dc67      	bgt.n	8010848 <__aeabi_fdiv+0x180>
 8010778:	01ad      	lsls	r5, r5, #6
 801077a:	0a6d      	lsrs	r5, r5, #9
 801077c:	b2c0      	uxtb	r0, r0
 801077e:	e002      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010780:	001e      	movs	r6, r3
 8010782:	2000      	movs	r0, #0
 8010784:	2500      	movs	r5, #0
 8010786:	05c0      	lsls	r0, r0, #23
 8010788:	4328      	orrs	r0, r5
 801078a:	07f6      	lsls	r6, r6, #31
 801078c:	4330      	orrs	r0, r6
 801078e:	bce0      	pop	{r5, r6, r7}
 8010790:	46ba      	mov	sl, r7
 8010792:	46b1      	mov	r9, r6
 8010794:	46a8      	mov	r8, r5
 8010796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010798:	2b00      	cmp	r3, #0
 801079a:	d12b      	bne.n	80107f4 <__aeabi_fdiv+0x12c>
 801079c:	2001      	movs	r0, #1
 801079e:	464a      	mov	r2, r9
 80107a0:	0033      	movs	r3, r6
 80107a2:	494e      	ldr	r1, [pc, #312]	; (80108dc <__aeabi_fdiv+0x214>)
 80107a4:	4302      	orrs	r2, r0
 80107a6:	0092      	lsls	r2, r2, #2
 80107a8:	588a      	ldr	r2, [r1, r2]
 80107aa:	4063      	eors	r3, r4
 80107ac:	b2db      	uxtb	r3, r3
 80107ae:	4697      	mov	pc, r2
 80107b0:	2d00      	cmp	r5, #0
 80107b2:	d113      	bne.n	80107dc <__aeabi_fdiv+0x114>
 80107b4:	2304      	movs	r3, #4
 80107b6:	4699      	mov	r9, r3
 80107b8:	3b03      	subs	r3, #3
 80107ba:	2700      	movs	r7, #0
 80107bc:	469a      	mov	sl, r3
 80107be:	e79a      	b.n	80106f6 <__aeabi_fdiv+0x2e>
 80107c0:	2d00      	cmp	r5, #0
 80107c2:	d105      	bne.n	80107d0 <__aeabi_fdiv+0x108>
 80107c4:	2308      	movs	r3, #8
 80107c6:	4699      	mov	r9, r3
 80107c8:	3b06      	subs	r3, #6
 80107ca:	27ff      	movs	r7, #255	; 0xff
 80107cc:	469a      	mov	sl, r3
 80107ce:	e792      	b.n	80106f6 <__aeabi_fdiv+0x2e>
 80107d0:	230c      	movs	r3, #12
 80107d2:	4699      	mov	r9, r3
 80107d4:	3b09      	subs	r3, #9
 80107d6:	27ff      	movs	r7, #255	; 0xff
 80107d8:	469a      	mov	sl, r3
 80107da:	e78c      	b.n	80106f6 <__aeabi_fdiv+0x2e>
 80107dc:	0028      	movs	r0, r5
 80107de:	f7ff fd6d 	bl	80102bc <__clzsi2>
 80107e2:	2776      	movs	r7, #118	; 0x76
 80107e4:	1f43      	subs	r3, r0, #5
 80107e6:	409d      	lsls	r5, r3
 80107e8:	2300      	movs	r3, #0
 80107ea:	427f      	negs	r7, r7
 80107ec:	4699      	mov	r9, r3
 80107ee:	469a      	mov	sl, r3
 80107f0:	1a3f      	subs	r7, r7, r0
 80107f2:	e780      	b.n	80106f6 <__aeabi_fdiv+0x2e>
 80107f4:	0018      	movs	r0, r3
 80107f6:	f7ff fd61 	bl	80102bc <__clzsi2>
 80107fa:	4642      	mov	r2, r8
 80107fc:	1f43      	subs	r3, r0, #5
 80107fe:	2176      	movs	r1, #118	; 0x76
 8010800:	409a      	lsls	r2, r3
 8010802:	4249      	negs	r1, r1
 8010804:	1a09      	subs	r1, r1, r0
 8010806:	4690      	mov	r8, r2
 8010808:	2000      	movs	r0, #0
 801080a:	e785      	b.n	8010718 <__aeabi_fdiv+0x50>
 801080c:	21ff      	movs	r1, #255	; 0xff
 801080e:	2003      	movs	r0, #3
 8010810:	e782      	b.n	8010718 <__aeabi_fdiv+0x50>
 8010812:	001e      	movs	r6, r3
 8010814:	20ff      	movs	r0, #255	; 0xff
 8010816:	2500      	movs	r5, #0
 8010818:	e7b5      	b.n	8010786 <__aeabi_fdiv+0xbe>
 801081a:	2301      	movs	r3, #1
 801081c:	1a1b      	subs	r3, r3, r0
 801081e:	2b1b      	cmp	r3, #27
 8010820:	dcaf      	bgt.n	8010782 <__aeabi_fdiv+0xba>
 8010822:	379e      	adds	r7, #158	; 0x9e
 8010824:	0029      	movs	r1, r5
 8010826:	40bd      	lsls	r5, r7
 8010828:	40d9      	lsrs	r1, r3
 801082a:	1e6a      	subs	r2, r5, #1
 801082c:	4195      	sbcs	r5, r2
 801082e:	430d      	orrs	r5, r1
 8010830:	076b      	lsls	r3, r5, #29
 8010832:	d004      	beq.n	801083e <__aeabi_fdiv+0x176>
 8010834:	230f      	movs	r3, #15
 8010836:	402b      	ands	r3, r5
 8010838:	2b04      	cmp	r3, #4
 801083a:	d000      	beq.n	801083e <__aeabi_fdiv+0x176>
 801083c:	3504      	adds	r5, #4
 801083e:	016b      	lsls	r3, r5, #5
 8010840:	d544      	bpl.n	80108cc <__aeabi_fdiv+0x204>
 8010842:	2001      	movs	r0, #1
 8010844:	2500      	movs	r5, #0
 8010846:	e79e      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010848:	20ff      	movs	r0, #255	; 0xff
 801084a:	2500      	movs	r5, #0
 801084c:	e79b      	b.n	8010786 <__aeabi_fdiv+0xbe>
 801084e:	2580      	movs	r5, #128	; 0x80
 8010850:	2600      	movs	r6, #0
 8010852:	20ff      	movs	r0, #255	; 0xff
 8010854:	03ed      	lsls	r5, r5, #15
 8010856:	e796      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010858:	2300      	movs	r3, #0
 801085a:	4698      	mov	r8, r3
 801085c:	2080      	movs	r0, #128	; 0x80
 801085e:	03c0      	lsls	r0, r0, #15
 8010860:	4205      	tst	r5, r0
 8010862:	d009      	beq.n	8010878 <__aeabi_fdiv+0x1b0>
 8010864:	4643      	mov	r3, r8
 8010866:	4203      	tst	r3, r0
 8010868:	d106      	bne.n	8010878 <__aeabi_fdiv+0x1b0>
 801086a:	4645      	mov	r5, r8
 801086c:	4305      	orrs	r5, r0
 801086e:	026d      	lsls	r5, r5, #9
 8010870:	0026      	movs	r6, r4
 8010872:	20ff      	movs	r0, #255	; 0xff
 8010874:	0a6d      	lsrs	r5, r5, #9
 8010876:	e786      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010878:	2080      	movs	r0, #128	; 0x80
 801087a:	03c0      	lsls	r0, r0, #15
 801087c:	4305      	orrs	r5, r0
 801087e:	026d      	lsls	r5, r5, #9
 8010880:	20ff      	movs	r0, #255	; 0xff
 8010882:	0a6d      	lsrs	r5, r5, #9
 8010884:	e77f      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010886:	4641      	mov	r1, r8
 8010888:	016a      	lsls	r2, r5, #5
 801088a:	0148      	lsls	r0, r1, #5
 801088c:	4282      	cmp	r2, r0
 801088e:	d219      	bcs.n	80108c4 <__aeabi_fdiv+0x1fc>
 8010890:	211b      	movs	r1, #27
 8010892:	2500      	movs	r5, #0
 8010894:	3f01      	subs	r7, #1
 8010896:	2601      	movs	r6, #1
 8010898:	0014      	movs	r4, r2
 801089a:	006d      	lsls	r5, r5, #1
 801089c:	0052      	lsls	r2, r2, #1
 801089e:	2c00      	cmp	r4, #0
 80108a0:	db01      	blt.n	80108a6 <__aeabi_fdiv+0x1de>
 80108a2:	4290      	cmp	r0, r2
 80108a4:	d801      	bhi.n	80108aa <__aeabi_fdiv+0x1e2>
 80108a6:	1a12      	subs	r2, r2, r0
 80108a8:	4335      	orrs	r5, r6
 80108aa:	3901      	subs	r1, #1
 80108ac:	2900      	cmp	r1, #0
 80108ae:	d1f3      	bne.n	8010898 <__aeabi_fdiv+0x1d0>
 80108b0:	1e50      	subs	r0, r2, #1
 80108b2:	4182      	sbcs	r2, r0
 80108b4:	0038      	movs	r0, r7
 80108b6:	307f      	adds	r0, #127	; 0x7f
 80108b8:	001e      	movs	r6, r3
 80108ba:	4315      	orrs	r5, r2
 80108bc:	2800      	cmp	r0, #0
 80108be:	dd00      	ble.n	80108c2 <__aeabi_fdiv+0x1fa>
 80108c0:	e74b      	b.n	801075a <__aeabi_fdiv+0x92>
 80108c2:	e7aa      	b.n	801081a <__aeabi_fdiv+0x152>
 80108c4:	211a      	movs	r1, #26
 80108c6:	2501      	movs	r5, #1
 80108c8:	1a12      	subs	r2, r2, r0
 80108ca:	e7e4      	b.n	8010896 <__aeabi_fdiv+0x1ce>
 80108cc:	01ad      	lsls	r5, r5, #6
 80108ce:	2000      	movs	r0, #0
 80108d0:	0a6d      	lsrs	r5, r5, #9
 80108d2:	e758      	b.n	8010786 <__aeabi_fdiv+0xbe>
 80108d4:	08019ca0 	.word	0x08019ca0
 80108d8:	f7ffffff 	.word	0xf7ffffff
 80108dc:	08019ce0 	.word	0x08019ce0

080108e0 <__aeabi_fmul>:
 80108e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108e2:	4657      	mov	r7, sl
 80108e4:	464e      	mov	r6, r9
 80108e6:	4645      	mov	r5, r8
 80108e8:	46de      	mov	lr, fp
 80108ea:	0244      	lsls	r4, r0, #9
 80108ec:	b5e0      	push	{r5, r6, r7, lr}
 80108ee:	0045      	lsls	r5, r0, #1
 80108f0:	1c0f      	adds	r7, r1, #0
 80108f2:	0a64      	lsrs	r4, r4, #9
 80108f4:	0e2d      	lsrs	r5, r5, #24
 80108f6:	0fc6      	lsrs	r6, r0, #31
 80108f8:	2d00      	cmp	r5, #0
 80108fa:	d047      	beq.n	801098c <__aeabi_fmul+0xac>
 80108fc:	2dff      	cmp	r5, #255	; 0xff
 80108fe:	d04d      	beq.n	801099c <__aeabi_fmul+0xbc>
 8010900:	2300      	movs	r3, #0
 8010902:	2080      	movs	r0, #128	; 0x80
 8010904:	469a      	mov	sl, r3
 8010906:	469b      	mov	fp, r3
 8010908:	00e4      	lsls	r4, r4, #3
 801090a:	04c0      	lsls	r0, r0, #19
 801090c:	4304      	orrs	r4, r0
 801090e:	3d7f      	subs	r5, #127	; 0x7f
 8010910:	0278      	lsls	r0, r7, #9
 8010912:	0a43      	lsrs	r3, r0, #9
 8010914:	4699      	mov	r9, r3
 8010916:	007a      	lsls	r2, r7, #1
 8010918:	0ffb      	lsrs	r3, r7, #31
 801091a:	4698      	mov	r8, r3
 801091c:	0e12      	lsrs	r2, r2, #24
 801091e:	464b      	mov	r3, r9
 8010920:	d044      	beq.n	80109ac <__aeabi_fmul+0xcc>
 8010922:	2aff      	cmp	r2, #255	; 0xff
 8010924:	d011      	beq.n	801094a <__aeabi_fmul+0x6a>
 8010926:	00d8      	lsls	r0, r3, #3
 8010928:	2380      	movs	r3, #128	; 0x80
 801092a:	04db      	lsls	r3, r3, #19
 801092c:	4303      	orrs	r3, r0
 801092e:	4699      	mov	r9, r3
 8010930:	2000      	movs	r0, #0
 8010932:	3a7f      	subs	r2, #127	; 0x7f
 8010934:	18ad      	adds	r5, r5, r2
 8010936:	4647      	mov	r7, r8
 8010938:	4653      	mov	r3, sl
 801093a:	4077      	eors	r7, r6
 801093c:	1c69      	adds	r1, r5, #1
 801093e:	2b0f      	cmp	r3, #15
 8010940:	d83f      	bhi.n	80109c2 <__aeabi_fmul+0xe2>
 8010942:	4a72      	ldr	r2, [pc, #456]	; (8010b0c <__aeabi_fmul+0x22c>)
 8010944:	009b      	lsls	r3, r3, #2
 8010946:	58d3      	ldr	r3, [r2, r3]
 8010948:	469f      	mov	pc, r3
 801094a:	35ff      	adds	r5, #255	; 0xff
 801094c:	2b00      	cmp	r3, #0
 801094e:	d000      	beq.n	8010952 <__aeabi_fmul+0x72>
 8010950:	e079      	b.n	8010a46 <__aeabi_fmul+0x166>
 8010952:	4652      	mov	r2, sl
 8010954:	2302      	movs	r3, #2
 8010956:	431a      	orrs	r2, r3
 8010958:	4692      	mov	sl, r2
 801095a:	2002      	movs	r0, #2
 801095c:	e7eb      	b.n	8010936 <__aeabi_fmul+0x56>
 801095e:	4647      	mov	r7, r8
 8010960:	464c      	mov	r4, r9
 8010962:	4683      	mov	fp, r0
 8010964:	465b      	mov	r3, fp
 8010966:	2b02      	cmp	r3, #2
 8010968:	d028      	beq.n	80109bc <__aeabi_fmul+0xdc>
 801096a:	2b03      	cmp	r3, #3
 801096c:	d100      	bne.n	8010970 <__aeabi_fmul+0x90>
 801096e:	e0c6      	b.n	8010afe <__aeabi_fmul+0x21e>
 8010970:	2b01      	cmp	r3, #1
 8010972:	d14f      	bne.n	8010a14 <__aeabi_fmul+0x134>
 8010974:	2000      	movs	r0, #0
 8010976:	2400      	movs	r4, #0
 8010978:	05c0      	lsls	r0, r0, #23
 801097a:	07ff      	lsls	r7, r7, #31
 801097c:	4320      	orrs	r0, r4
 801097e:	4338      	orrs	r0, r7
 8010980:	bcf0      	pop	{r4, r5, r6, r7}
 8010982:	46bb      	mov	fp, r7
 8010984:	46b2      	mov	sl, r6
 8010986:	46a9      	mov	r9, r5
 8010988:	46a0      	mov	r8, r4
 801098a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801098c:	2c00      	cmp	r4, #0
 801098e:	d171      	bne.n	8010a74 <__aeabi_fmul+0x194>
 8010990:	2304      	movs	r3, #4
 8010992:	469a      	mov	sl, r3
 8010994:	3b03      	subs	r3, #3
 8010996:	2500      	movs	r5, #0
 8010998:	469b      	mov	fp, r3
 801099a:	e7b9      	b.n	8010910 <__aeabi_fmul+0x30>
 801099c:	2c00      	cmp	r4, #0
 801099e:	d163      	bne.n	8010a68 <__aeabi_fmul+0x188>
 80109a0:	2308      	movs	r3, #8
 80109a2:	469a      	mov	sl, r3
 80109a4:	3b06      	subs	r3, #6
 80109a6:	25ff      	movs	r5, #255	; 0xff
 80109a8:	469b      	mov	fp, r3
 80109aa:	e7b1      	b.n	8010910 <__aeabi_fmul+0x30>
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d150      	bne.n	8010a52 <__aeabi_fmul+0x172>
 80109b0:	4652      	mov	r2, sl
 80109b2:	3301      	adds	r3, #1
 80109b4:	431a      	orrs	r2, r3
 80109b6:	4692      	mov	sl, r2
 80109b8:	2001      	movs	r0, #1
 80109ba:	e7bc      	b.n	8010936 <__aeabi_fmul+0x56>
 80109bc:	20ff      	movs	r0, #255	; 0xff
 80109be:	2400      	movs	r4, #0
 80109c0:	e7da      	b.n	8010978 <__aeabi_fmul+0x98>
 80109c2:	4648      	mov	r0, r9
 80109c4:	0c26      	lsrs	r6, r4, #16
 80109c6:	0424      	lsls	r4, r4, #16
 80109c8:	0c22      	lsrs	r2, r4, #16
 80109ca:	0404      	lsls	r4, r0, #16
 80109cc:	0c24      	lsrs	r4, r4, #16
 80109ce:	464b      	mov	r3, r9
 80109d0:	0020      	movs	r0, r4
 80109d2:	0c1b      	lsrs	r3, r3, #16
 80109d4:	4350      	muls	r0, r2
 80109d6:	4374      	muls	r4, r6
 80109d8:	435a      	muls	r2, r3
 80109da:	435e      	muls	r6, r3
 80109dc:	1912      	adds	r2, r2, r4
 80109de:	0c03      	lsrs	r3, r0, #16
 80109e0:	189b      	adds	r3, r3, r2
 80109e2:	429c      	cmp	r4, r3
 80109e4:	d903      	bls.n	80109ee <__aeabi_fmul+0x10e>
 80109e6:	2280      	movs	r2, #128	; 0x80
 80109e8:	0252      	lsls	r2, r2, #9
 80109ea:	4694      	mov	ip, r2
 80109ec:	4466      	add	r6, ip
 80109ee:	0400      	lsls	r0, r0, #16
 80109f0:	041a      	lsls	r2, r3, #16
 80109f2:	0c00      	lsrs	r0, r0, #16
 80109f4:	1812      	adds	r2, r2, r0
 80109f6:	0194      	lsls	r4, r2, #6
 80109f8:	1e60      	subs	r0, r4, #1
 80109fa:	4184      	sbcs	r4, r0
 80109fc:	0c1b      	lsrs	r3, r3, #16
 80109fe:	0e92      	lsrs	r2, r2, #26
 8010a00:	199b      	adds	r3, r3, r6
 8010a02:	4314      	orrs	r4, r2
 8010a04:	019b      	lsls	r3, r3, #6
 8010a06:	431c      	orrs	r4, r3
 8010a08:	011b      	lsls	r3, r3, #4
 8010a0a:	d572      	bpl.n	8010af2 <__aeabi_fmul+0x212>
 8010a0c:	2001      	movs	r0, #1
 8010a0e:	0863      	lsrs	r3, r4, #1
 8010a10:	4004      	ands	r4, r0
 8010a12:	431c      	orrs	r4, r3
 8010a14:	0008      	movs	r0, r1
 8010a16:	307f      	adds	r0, #127	; 0x7f
 8010a18:	2800      	cmp	r0, #0
 8010a1a:	dd3c      	ble.n	8010a96 <__aeabi_fmul+0x1b6>
 8010a1c:	0763      	lsls	r3, r4, #29
 8010a1e:	d004      	beq.n	8010a2a <__aeabi_fmul+0x14a>
 8010a20:	230f      	movs	r3, #15
 8010a22:	4023      	ands	r3, r4
 8010a24:	2b04      	cmp	r3, #4
 8010a26:	d000      	beq.n	8010a2a <__aeabi_fmul+0x14a>
 8010a28:	3404      	adds	r4, #4
 8010a2a:	0123      	lsls	r3, r4, #4
 8010a2c:	d503      	bpl.n	8010a36 <__aeabi_fmul+0x156>
 8010a2e:	3180      	adds	r1, #128	; 0x80
 8010a30:	0008      	movs	r0, r1
 8010a32:	4b37      	ldr	r3, [pc, #220]	; (8010b10 <__aeabi_fmul+0x230>)
 8010a34:	401c      	ands	r4, r3
 8010a36:	28fe      	cmp	r0, #254	; 0xfe
 8010a38:	dcc0      	bgt.n	80109bc <__aeabi_fmul+0xdc>
 8010a3a:	01a4      	lsls	r4, r4, #6
 8010a3c:	0a64      	lsrs	r4, r4, #9
 8010a3e:	b2c0      	uxtb	r0, r0
 8010a40:	e79a      	b.n	8010978 <__aeabi_fmul+0x98>
 8010a42:	0037      	movs	r7, r6
 8010a44:	e78e      	b.n	8010964 <__aeabi_fmul+0x84>
 8010a46:	4652      	mov	r2, sl
 8010a48:	2303      	movs	r3, #3
 8010a4a:	431a      	orrs	r2, r3
 8010a4c:	4692      	mov	sl, r2
 8010a4e:	2003      	movs	r0, #3
 8010a50:	e771      	b.n	8010936 <__aeabi_fmul+0x56>
 8010a52:	4648      	mov	r0, r9
 8010a54:	f7ff fc32 	bl	80102bc <__clzsi2>
 8010a58:	464a      	mov	r2, r9
 8010a5a:	1f43      	subs	r3, r0, #5
 8010a5c:	409a      	lsls	r2, r3
 8010a5e:	1a2d      	subs	r5, r5, r0
 8010a60:	4691      	mov	r9, r2
 8010a62:	2000      	movs	r0, #0
 8010a64:	3d76      	subs	r5, #118	; 0x76
 8010a66:	e766      	b.n	8010936 <__aeabi_fmul+0x56>
 8010a68:	230c      	movs	r3, #12
 8010a6a:	469a      	mov	sl, r3
 8010a6c:	3b09      	subs	r3, #9
 8010a6e:	25ff      	movs	r5, #255	; 0xff
 8010a70:	469b      	mov	fp, r3
 8010a72:	e74d      	b.n	8010910 <__aeabi_fmul+0x30>
 8010a74:	0020      	movs	r0, r4
 8010a76:	f7ff fc21 	bl	80102bc <__clzsi2>
 8010a7a:	2576      	movs	r5, #118	; 0x76
 8010a7c:	1f43      	subs	r3, r0, #5
 8010a7e:	409c      	lsls	r4, r3
 8010a80:	2300      	movs	r3, #0
 8010a82:	426d      	negs	r5, r5
 8010a84:	469a      	mov	sl, r3
 8010a86:	469b      	mov	fp, r3
 8010a88:	1a2d      	subs	r5, r5, r0
 8010a8a:	e741      	b.n	8010910 <__aeabi_fmul+0x30>
 8010a8c:	2480      	movs	r4, #128	; 0x80
 8010a8e:	2700      	movs	r7, #0
 8010a90:	20ff      	movs	r0, #255	; 0xff
 8010a92:	03e4      	lsls	r4, r4, #15
 8010a94:	e770      	b.n	8010978 <__aeabi_fmul+0x98>
 8010a96:	2301      	movs	r3, #1
 8010a98:	1a1b      	subs	r3, r3, r0
 8010a9a:	2b1b      	cmp	r3, #27
 8010a9c:	dd00      	ble.n	8010aa0 <__aeabi_fmul+0x1c0>
 8010a9e:	e769      	b.n	8010974 <__aeabi_fmul+0x94>
 8010aa0:	319e      	adds	r1, #158	; 0x9e
 8010aa2:	0020      	movs	r0, r4
 8010aa4:	408c      	lsls	r4, r1
 8010aa6:	40d8      	lsrs	r0, r3
 8010aa8:	1e63      	subs	r3, r4, #1
 8010aaa:	419c      	sbcs	r4, r3
 8010aac:	4304      	orrs	r4, r0
 8010aae:	0763      	lsls	r3, r4, #29
 8010ab0:	d004      	beq.n	8010abc <__aeabi_fmul+0x1dc>
 8010ab2:	230f      	movs	r3, #15
 8010ab4:	4023      	ands	r3, r4
 8010ab6:	2b04      	cmp	r3, #4
 8010ab8:	d000      	beq.n	8010abc <__aeabi_fmul+0x1dc>
 8010aba:	3404      	adds	r4, #4
 8010abc:	0163      	lsls	r3, r4, #5
 8010abe:	d51a      	bpl.n	8010af6 <__aeabi_fmul+0x216>
 8010ac0:	2001      	movs	r0, #1
 8010ac2:	2400      	movs	r4, #0
 8010ac4:	e758      	b.n	8010978 <__aeabi_fmul+0x98>
 8010ac6:	2080      	movs	r0, #128	; 0x80
 8010ac8:	03c0      	lsls	r0, r0, #15
 8010aca:	4204      	tst	r4, r0
 8010acc:	d009      	beq.n	8010ae2 <__aeabi_fmul+0x202>
 8010ace:	464b      	mov	r3, r9
 8010ad0:	4203      	tst	r3, r0
 8010ad2:	d106      	bne.n	8010ae2 <__aeabi_fmul+0x202>
 8010ad4:	464c      	mov	r4, r9
 8010ad6:	4304      	orrs	r4, r0
 8010ad8:	0264      	lsls	r4, r4, #9
 8010ada:	4647      	mov	r7, r8
 8010adc:	20ff      	movs	r0, #255	; 0xff
 8010ade:	0a64      	lsrs	r4, r4, #9
 8010ae0:	e74a      	b.n	8010978 <__aeabi_fmul+0x98>
 8010ae2:	2080      	movs	r0, #128	; 0x80
 8010ae4:	03c0      	lsls	r0, r0, #15
 8010ae6:	4304      	orrs	r4, r0
 8010ae8:	0264      	lsls	r4, r4, #9
 8010aea:	0037      	movs	r7, r6
 8010aec:	20ff      	movs	r0, #255	; 0xff
 8010aee:	0a64      	lsrs	r4, r4, #9
 8010af0:	e742      	b.n	8010978 <__aeabi_fmul+0x98>
 8010af2:	0029      	movs	r1, r5
 8010af4:	e78e      	b.n	8010a14 <__aeabi_fmul+0x134>
 8010af6:	01a4      	lsls	r4, r4, #6
 8010af8:	2000      	movs	r0, #0
 8010afa:	0a64      	lsrs	r4, r4, #9
 8010afc:	e73c      	b.n	8010978 <__aeabi_fmul+0x98>
 8010afe:	2080      	movs	r0, #128	; 0x80
 8010b00:	03c0      	lsls	r0, r0, #15
 8010b02:	4304      	orrs	r4, r0
 8010b04:	0264      	lsls	r4, r4, #9
 8010b06:	20ff      	movs	r0, #255	; 0xff
 8010b08:	0a64      	lsrs	r4, r4, #9
 8010b0a:	e735      	b.n	8010978 <__aeabi_fmul+0x98>
 8010b0c:	08019d20 	.word	0x08019d20
 8010b10:	f7ffffff 	.word	0xf7ffffff

08010b14 <__aeabi_fsub>:
 8010b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b16:	4646      	mov	r6, r8
 8010b18:	46d6      	mov	lr, sl
 8010b1a:	464f      	mov	r7, r9
 8010b1c:	0243      	lsls	r3, r0, #9
 8010b1e:	0a5b      	lsrs	r3, r3, #9
 8010b20:	00da      	lsls	r2, r3, #3
 8010b22:	4694      	mov	ip, r2
 8010b24:	024a      	lsls	r2, r1, #9
 8010b26:	b5c0      	push	{r6, r7, lr}
 8010b28:	0044      	lsls	r4, r0, #1
 8010b2a:	0a56      	lsrs	r6, r2, #9
 8010b2c:	1c05      	adds	r5, r0, #0
 8010b2e:	46b0      	mov	r8, r6
 8010b30:	0e24      	lsrs	r4, r4, #24
 8010b32:	004e      	lsls	r6, r1, #1
 8010b34:	0992      	lsrs	r2, r2, #6
 8010b36:	001f      	movs	r7, r3
 8010b38:	0020      	movs	r0, r4
 8010b3a:	4692      	mov	sl, r2
 8010b3c:	0fed      	lsrs	r5, r5, #31
 8010b3e:	0e36      	lsrs	r6, r6, #24
 8010b40:	0fc9      	lsrs	r1, r1, #31
 8010b42:	2eff      	cmp	r6, #255	; 0xff
 8010b44:	d100      	bne.n	8010b48 <__aeabi_fsub+0x34>
 8010b46:	e07f      	b.n	8010c48 <__aeabi_fsub+0x134>
 8010b48:	2201      	movs	r2, #1
 8010b4a:	4051      	eors	r1, r2
 8010b4c:	428d      	cmp	r5, r1
 8010b4e:	d051      	beq.n	8010bf4 <__aeabi_fsub+0xe0>
 8010b50:	1ba2      	subs	r2, r4, r6
 8010b52:	4691      	mov	r9, r2
 8010b54:	2a00      	cmp	r2, #0
 8010b56:	dc00      	bgt.n	8010b5a <__aeabi_fsub+0x46>
 8010b58:	e07e      	b.n	8010c58 <__aeabi_fsub+0x144>
 8010b5a:	2e00      	cmp	r6, #0
 8010b5c:	d100      	bne.n	8010b60 <__aeabi_fsub+0x4c>
 8010b5e:	e099      	b.n	8010c94 <__aeabi_fsub+0x180>
 8010b60:	2cff      	cmp	r4, #255	; 0xff
 8010b62:	d100      	bne.n	8010b66 <__aeabi_fsub+0x52>
 8010b64:	e08c      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010b66:	2380      	movs	r3, #128	; 0x80
 8010b68:	4652      	mov	r2, sl
 8010b6a:	04db      	lsls	r3, r3, #19
 8010b6c:	431a      	orrs	r2, r3
 8010b6e:	4692      	mov	sl, r2
 8010b70:	464a      	mov	r2, r9
 8010b72:	2301      	movs	r3, #1
 8010b74:	2a1b      	cmp	r2, #27
 8010b76:	dc08      	bgt.n	8010b8a <__aeabi_fsub+0x76>
 8010b78:	4653      	mov	r3, sl
 8010b7a:	2120      	movs	r1, #32
 8010b7c:	40d3      	lsrs	r3, r2
 8010b7e:	1a89      	subs	r1, r1, r2
 8010b80:	4652      	mov	r2, sl
 8010b82:	408a      	lsls	r2, r1
 8010b84:	1e51      	subs	r1, r2, #1
 8010b86:	418a      	sbcs	r2, r1
 8010b88:	4313      	orrs	r3, r2
 8010b8a:	4662      	mov	r2, ip
 8010b8c:	1ad3      	subs	r3, r2, r3
 8010b8e:	015a      	lsls	r2, r3, #5
 8010b90:	d400      	bmi.n	8010b94 <__aeabi_fsub+0x80>
 8010b92:	e0f3      	b.n	8010d7c <__aeabi_fsub+0x268>
 8010b94:	019b      	lsls	r3, r3, #6
 8010b96:	099e      	lsrs	r6, r3, #6
 8010b98:	0030      	movs	r0, r6
 8010b9a:	f7ff fb8f 	bl	80102bc <__clzsi2>
 8010b9e:	3805      	subs	r0, #5
 8010ba0:	4086      	lsls	r6, r0
 8010ba2:	4284      	cmp	r4, r0
 8010ba4:	dd00      	ble.n	8010ba8 <__aeabi_fsub+0x94>
 8010ba6:	e0f7      	b.n	8010d98 <__aeabi_fsub+0x284>
 8010ba8:	0032      	movs	r2, r6
 8010baa:	1b04      	subs	r4, r0, r4
 8010bac:	2020      	movs	r0, #32
 8010bae:	3401      	adds	r4, #1
 8010bb0:	40e2      	lsrs	r2, r4
 8010bb2:	1b04      	subs	r4, r0, r4
 8010bb4:	40a6      	lsls	r6, r4
 8010bb6:	0033      	movs	r3, r6
 8010bb8:	1e5e      	subs	r6, r3, #1
 8010bba:	41b3      	sbcs	r3, r6
 8010bbc:	2400      	movs	r4, #0
 8010bbe:	4313      	orrs	r3, r2
 8010bc0:	075a      	lsls	r2, r3, #29
 8010bc2:	d004      	beq.n	8010bce <__aeabi_fsub+0xba>
 8010bc4:	220f      	movs	r2, #15
 8010bc6:	401a      	ands	r2, r3
 8010bc8:	2a04      	cmp	r2, #4
 8010bca:	d000      	beq.n	8010bce <__aeabi_fsub+0xba>
 8010bcc:	3304      	adds	r3, #4
 8010bce:	015a      	lsls	r2, r3, #5
 8010bd0:	d400      	bmi.n	8010bd4 <__aeabi_fsub+0xc0>
 8010bd2:	e0d6      	b.n	8010d82 <__aeabi_fsub+0x26e>
 8010bd4:	1c62      	adds	r2, r4, #1
 8010bd6:	2cfe      	cmp	r4, #254	; 0xfe
 8010bd8:	d100      	bne.n	8010bdc <__aeabi_fsub+0xc8>
 8010bda:	e0da      	b.n	8010d92 <__aeabi_fsub+0x27e>
 8010bdc:	019b      	lsls	r3, r3, #6
 8010bde:	0a5f      	lsrs	r7, r3, #9
 8010be0:	b2d0      	uxtb	r0, r2
 8010be2:	05c0      	lsls	r0, r0, #23
 8010be4:	4338      	orrs	r0, r7
 8010be6:	07ed      	lsls	r5, r5, #31
 8010be8:	4328      	orrs	r0, r5
 8010bea:	bce0      	pop	{r5, r6, r7}
 8010bec:	46ba      	mov	sl, r7
 8010bee:	46b1      	mov	r9, r6
 8010bf0:	46a8      	mov	r8, r5
 8010bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bf4:	1ba2      	subs	r2, r4, r6
 8010bf6:	4691      	mov	r9, r2
 8010bf8:	2a00      	cmp	r2, #0
 8010bfa:	dd63      	ble.n	8010cc4 <__aeabi_fsub+0x1b0>
 8010bfc:	2e00      	cmp	r6, #0
 8010bfe:	d100      	bne.n	8010c02 <__aeabi_fsub+0xee>
 8010c00:	e099      	b.n	8010d36 <__aeabi_fsub+0x222>
 8010c02:	2cff      	cmp	r4, #255	; 0xff
 8010c04:	d03c      	beq.n	8010c80 <__aeabi_fsub+0x16c>
 8010c06:	2380      	movs	r3, #128	; 0x80
 8010c08:	4652      	mov	r2, sl
 8010c0a:	04db      	lsls	r3, r3, #19
 8010c0c:	431a      	orrs	r2, r3
 8010c0e:	4692      	mov	sl, r2
 8010c10:	464a      	mov	r2, r9
 8010c12:	2301      	movs	r3, #1
 8010c14:	2a1b      	cmp	r2, #27
 8010c16:	dc08      	bgt.n	8010c2a <__aeabi_fsub+0x116>
 8010c18:	4653      	mov	r3, sl
 8010c1a:	2120      	movs	r1, #32
 8010c1c:	40d3      	lsrs	r3, r2
 8010c1e:	1a89      	subs	r1, r1, r2
 8010c20:	4652      	mov	r2, sl
 8010c22:	408a      	lsls	r2, r1
 8010c24:	1e51      	subs	r1, r2, #1
 8010c26:	418a      	sbcs	r2, r1
 8010c28:	4313      	orrs	r3, r2
 8010c2a:	4463      	add	r3, ip
 8010c2c:	015a      	lsls	r2, r3, #5
 8010c2e:	d400      	bmi.n	8010c32 <__aeabi_fsub+0x11e>
 8010c30:	e0a4      	b.n	8010d7c <__aeabi_fsub+0x268>
 8010c32:	3401      	adds	r4, #1
 8010c34:	2cff      	cmp	r4, #255	; 0xff
 8010c36:	d100      	bne.n	8010c3a <__aeabi_fsub+0x126>
 8010c38:	e0ab      	b.n	8010d92 <__aeabi_fsub+0x27e>
 8010c3a:	2201      	movs	r2, #1
 8010c3c:	4997      	ldr	r1, [pc, #604]	; (8010e9c <__aeabi_fsub+0x388>)
 8010c3e:	401a      	ands	r2, r3
 8010c40:	085b      	lsrs	r3, r3, #1
 8010c42:	400b      	ands	r3, r1
 8010c44:	4313      	orrs	r3, r2
 8010c46:	e7bb      	b.n	8010bc0 <__aeabi_fsub+0xac>
 8010c48:	2a00      	cmp	r2, #0
 8010c4a:	d032      	beq.n	8010cb2 <__aeabi_fsub+0x19e>
 8010c4c:	428d      	cmp	r5, r1
 8010c4e:	d035      	beq.n	8010cbc <__aeabi_fsub+0x1a8>
 8010c50:	22ff      	movs	r2, #255	; 0xff
 8010c52:	4252      	negs	r2, r2
 8010c54:	4691      	mov	r9, r2
 8010c56:	44a1      	add	r9, r4
 8010c58:	464a      	mov	r2, r9
 8010c5a:	2a00      	cmp	r2, #0
 8010c5c:	d051      	beq.n	8010d02 <__aeabi_fsub+0x1ee>
 8010c5e:	1b30      	subs	r0, r6, r4
 8010c60:	2c00      	cmp	r4, #0
 8010c62:	d000      	beq.n	8010c66 <__aeabi_fsub+0x152>
 8010c64:	e09c      	b.n	8010da0 <__aeabi_fsub+0x28c>
 8010c66:	4663      	mov	r3, ip
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d100      	bne.n	8010c6e <__aeabi_fsub+0x15a>
 8010c6c:	e0df      	b.n	8010e2e <__aeabi_fsub+0x31a>
 8010c6e:	3801      	subs	r0, #1
 8010c70:	2800      	cmp	r0, #0
 8010c72:	d100      	bne.n	8010c76 <__aeabi_fsub+0x162>
 8010c74:	e0f7      	b.n	8010e66 <__aeabi_fsub+0x352>
 8010c76:	2eff      	cmp	r6, #255	; 0xff
 8010c78:	d000      	beq.n	8010c7c <__aeabi_fsub+0x168>
 8010c7a:	e099      	b.n	8010db0 <__aeabi_fsub+0x29c>
 8010c7c:	000d      	movs	r5, r1
 8010c7e:	4643      	mov	r3, r8
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d100      	bne.n	8010c86 <__aeabi_fsub+0x172>
 8010c84:	e085      	b.n	8010d92 <__aeabi_fsub+0x27e>
 8010c86:	2780      	movs	r7, #128	; 0x80
 8010c88:	03ff      	lsls	r7, r7, #15
 8010c8a:	431f      	orrs	r7, r3
 8010c8c:	027f      	lsls	r7, r7, #9
 8010c8e:	20ff      	movs	r0, #255	; 0xff
 8010c90:	0a7f      	lsrs	r7, r7, #9
 8010c92:	e7a6      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010c94:	4652      	mov	r2, sl
 8010c96:	2a00      	cmp	r2, #0
 8010c98:	d074      	beq.n	8010d84 <__aeabi_fsub+0x270>
 8010c9a:	2201      	movs	r2, #1
 8010c9c:	4252      	negs	r2, r2
 8010c9e:	4690      	mov	r8, r2
 8010ca0:	44c1      	add	r9, r8
 8010ca2:	464a      	mov	r2, r9
 8010ca4:	2a00      	cmp	r2, #0
 8010ca6:	d100      	bne.n	8010caa <__aeabi_fsub+0x196>
 8010ca8:	e0c8      	b.n	8010e3c <__aeabi_fsub+0x328>
 8010caa:	2cff      	cmp	r4, #255	; 0xff
 8010cac:	d000      	beq.n	8010cb0 <__aeabi_fsub+0x19c>
 8010cae:	e75f      	b.n	8010b70 <__aeabi_fsub+0x5c>
 8010cb0:	e7e6      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010cb2:	2201      	movs	r2, #1
 8010cb4:	4051      	eors	r1, r2
 8010cb6:	42a9      	cmp	r1, r5
 8010cb8:	d000      	beq.n	8010cbc <__aeabi_fsub+0x1a8>
 8010cba:	e749      	b.n	8010b50 <__aeabi_fsub+0x3c>
 8010cbc:	22ff      	movs	r2, #255	; 0xff
 8010cbe:	4252      	negs	r2, r2
 8010cc0:	4691      	mov	r9, r2
 8010cc2:	44a1      	add	r9, r4
 8010cc4:	464a      	mov	r2, r9
 8010cc6:	2a00      	cmp	r2, #0
 8010cc8:	d043      	beq.n	8010d52 <__aeabi_fsub+0x23e>
 8010cca:	1b31      	subs	r1, r6, r4
 8010ccc:	2c00      	cmp	r4, #0
 8010cce:	d100      	bne.n	8010cd2 <__aeabi_fsub+0x1be>
 8010cd0:	e08c      	b.n	8010dec <__aeabi_fsub+0x2d8>
 8010cd2:	2eff      	cmp	r6, #255	; 0xff
 8010cd4:	d100      	bne.n	8010cd8 <__aeabi_fsub+0x1c4>
 8010cd6:	e092      	b.n	8010dfe <__aeabi_fsub+0x2ea>
 8010cd8:	2380      	movs	r3, #128	; 0x80
 8010cda:	4662      	mov	r2, ip
 8010cdc:	04db      	lsls	r3, r3, #19
 8010cde:	431a      	orrs	r2, r3
 8010ce0:	4694      	mov	ip, r2
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	291b      	cmp	r1, #27
 8010ce6:	dc09      	bgt.n	8010cfc <__aeabi_fsub+0x1e8>
 8010ce8:	2020      	movs	r0, #32
 8010cea:	4663      	mov	r3, ip
 8010cec:	4662      	mov	r2, ip
 8010cee:	40cb      	lsrs	r3, r1
 8010cf0:	1a41      	subs	r1, r0, r1
 8010cf2:	408a      	lsls	r2, r1
 8010cf4:	0011      	movs	r1, r2
 8010cf6:	1e48      	subs	r0, r1, #1
 8010cf8:	4181      	sbcs	r1, r0
 8010cfa:	430b      	orrs	r3, r1
 8010cfc:	0034      	movs	r4, r6
 8010cfe:	4453      	add	r3, sl
 8010d00:	e794      	b.n	8010c2c <__aeabi_fsub+0x118>
 8010d02:	22fe      	movs	r2, #254	; 0xfe
 8010d04:	1c66      	adds	r6, r4, #1
 8010d06:	4232      	tst	r2, r6
 8010d08:	d164      	bne.n	8010dd4 <__aeabi_fsub+0x2c0>
 8010d0a:	2c00      	cmp	r4, #0
 8010d0c:	d000      	beq.n	8010d10 <__aeabi_fsub+0x1fc>
 8010d0e:	e082      	b.n	8010e16 <__aeabi_fsub+0x302>
 8010d10:	4663      	mov	r3, ip
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d100      	bne.n	8010d18 <__aeabi_fsub+0x204>
 8010d16:	e0ab      	b.n	8010e70 <__aeabi_fsub+0x35c>
 8010d18:	4653      	mov	r3, sl
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d100      	bne.n	8010d20 <__aeabi_fsub+0x20c>
 8010d1e:	e760      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010d20:	4663      	mov	r3, ip
 8010d22:	4652      	mov	r2, sl
 8010d24:	1a9b      	subs	r3, r3, r2
 8010d26:	015a      	lsls	r2, r3, #5
 8010d28:	d400      	bmi.n	8010d2c <__aeabi_fsub+0x218>
 8010d2a:	e0aa      	b.n	8010e82 <__aeabi_fsub+0x36e>
 8010d2c:	4663      	mov	r3, ip
 8010d2e:	4652      	mov	r2, sl
 8010d30:	000d      	movs	r5, r1
 8010d32:	1ad3      	subs	r3, r2, r3
 8010d34:	e744      	b.n	8010bc0 <__aeabi_fsub+0xac>
 8010d36:	4652      	mov	r2, sl
 8010d38:	2a00      	cmp	r2, #0
 8010d3a:	d023      	beq.n	8010d84 <__aeabi_fsub+0x270>
 8010d3c:	2201      	movs	r2, #1
 8010d3e:	4252      	negs	r2, r2
 8010d40:	4690      	mov	r8, r2
 8010d42:	44c1      	add	r9, r8
 8010d44:	464a      	mov	r2, r9
 8010d46:	2a00      	cmp	r2, #0
 8010d48:	d075      	beq.n	8010e36 <__aeabi_fsub+0x322>
 8010d4a:	2cff      	cmp	r4, #255	; 0xff
 8010d4c:	d000      	beq.n	8010d50 <__aeabi_fsub+0x23c>
 8010d4e:	e75f      	b.n	8010c10 <__aeabi_fsub+0xfc>
 8010d50:	e796      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010d52:	26fe      	movs	r6, #254	; 0xfe
 8010d54:	3401      	adds	r4, #1
 8010d56:	4226      	tst	r6, r4
 8010d58:	d153      	bne.n	8010e02 <__aeabi_fsub+0x2ee>
 8010d5a:	2800      	cmp	r0, #0
 8010d5c:	d172      	bne.n	8010e44 <__aeabi_fsub+0x330>
 8010d5e:	4663      	mov	r3, ip
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d100      	bne.n	8010d66 <__aeabi_fsub+0x252>
 8010d64:	e093      	b.n	8010e8e <__aeabi_fsub+0x37a>
 8010d66:	4653      	mov	r3, sl
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d100      	bne.n	8010d6e <__aeabi_fsub+0x25a>
 8010d6c:	e739      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010d6e:	4463      	add	r3, ip
 8010d70:	2400      	movs	r4, #0
 8010d72:	015a      	lsls	r2, r3, #5
 8010d74:	d502      	bpl.n	8010d7c <__aeabi_fsub+0x268>
 8010d76:	4a4a      	ldr	r2, [pc, #296]	; (8010ea0 <__aeabi_fsub+0x38c>)
 8010d78:	3401      	adds	r4, #1
 8010d7a:	4013      	ands	r3, r2
 8010d7c:	075a      	lsls	r2, r3, #29
 8010d7e:	d000      	beq.n	8010d82 <__aeabi_fsub+0x26e>
 8010d80:	e720      	b.n	8010bc4 <__aeabi_fsub+0xb0>
 8010d82:	08db      	lsrs	r3, r3, #3
 8010d84:	2cff      	cmp	r4, #255	; 0xff
 8010d86:	d100      	bne.n	8010d8a <__aeabi_fsub+0x276>
 8010d88:	e77a      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010d8a:	025b      	lsls	r3, r3, #9
 8010d8c:	0a5f      	lsrs	r7, r3, #9
 8010d8e:	b2e0      	uxtb	r0, r4
 8010d90:	e727      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010d92:	20ff      	movs	r0, #255	; 0xff
 8010d94:	2700      	movs	r7, #0
 8010d96:	e724      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010d98:	4b41      	ldr	r3, [pc, #260]	; (8010ea0 <__aeabi_fsub+0x38c>)
 8010d9a:	1a24      	subs	r4, r4, r0
 8010d9c:	4033      	ands	r3, r6
 8010d9e:	e70f      	b.n	8010bc0 <__aeabi_fsub+0xac>
 8010da0:	2eff      	cmp	r6, #255	; 0xff
 8010da2:	d100      	bne.n	8010da6 <__aeabi_fsub+0x292>
 8010da4:	e76a      	b.n	8010c7c <__aeabi_fsub+0x168>
 8010da6:	2380      	movs	r3, #128	; 0x80
 8010da8:	4662      	mov	r2, ip
 8010daa:	04db      	lsls	r3, r3, #19
 8010dac:	431a      	orrs	r2, r3
 8010dae:	4694      	mov	ip, r2
 8010db0:	2301      	movs	r3, #1
 8010db2:	281b      	cmp	r0, #27
 8010db4:	dc09      	bgt.n	8010dca <__aeabi_fsub+0x2b6>
 8010db6:	2420      	movs	r4, #32
 8010db8:	4663      	mov	r3, ip
 8010dba:	4662      	mov	r2, ip
 8010dbc:	40c3      	lsrs	r3, r0
 8010dbe:	1a20      	subs	r0, r4, r0
 8010dc0:	4082      	lsls	r2, r0
 8010dc2:	0010      	movs	r0, r2
 8010dc4:	1e44      	subs	r4, r0, #1
 8010dc6:	41a0      	sbcs	r0, r4
 8010dc8:	4303      	orrs	r3, r0
 8010dca:	4652      	mov	r2, sl
 8010dcc:	000d      	movs	r5, r1
 8010dce:	0034      	movs	r4, r6
 8010dd0:	1ad3      	subs	r3, r2, r3
 8010dd2:	e6dc      	b.n	8010b8e <__aeabi_fsub+0x7a>
 8010dd4:	4663      	mov	r3, ip
 8010dd6:	4652      	mov	r2, sl
 8010dd8:	1a9e      	subs	r6, r3, r2
 8010dda:	0173      	lsls	r3, r6, #5
 8010ddc:	d417      	bmi.n	8010e0e <__aeabi_fsub+0x2fa>
 8010dde:	2e00      	cmp	r6, #0
 8010de0:	d000      	beq.n	8010de4 <__aeabi_fsub+0x2d0>
 8010de2:	e6d9      	b.n	8010b98 <__aeabi_fsub+0x84>
 8010de4:	2500      	movs	r5, #0
 8010de6:	2000      	movs	r0, #0
 8010de8:	2700      	movs	r7, #0
 8010dea:	e6fa      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010dec:	4663      	mov	r3, ip
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d044      	beq.n	8010e7c <__aeabi_fsub+0x368>
 8010df2:	3901      	subs	r1, #1
 8010df4:	2900      	cmp	r1, #0
 8010df6:	d04c      	beq.n	8010e92 <__aeabi_fsub+0x37e>
 8010df8:	2eff      	cmp	r6, #255	; 0xff
 8010dfa:	d000      	beq.n	8010dfe <__aeabi_fsub+0x2ea>
 8010dfc:	e771      	b.n	8010ce2 <__aeabi_fsub+0x1ce>
 8010dfe:	4643      	mov	r3, r8
 8010e00:	e73e      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010e02:	2cff      	cmp	r4, #255	; 0xff
 8010e04:	d0c5      	beq.n	8010d92 <__aeabi_fsub+0x27e>
 8010e06:	4652      	mov	r2, sl
 8010e08:	4462      	add	r2, ip
 8010e0a:	0853      	lsrs	r3, r2, #1
 8010e0c:	e7b6      	b.n	8010d7c <__aeabi_fsub+0x268>
 8010e0e:	4663      	mov	r3, ip
 8010e10:	000d      	movs	r5, r1
 8010e12:	1ad6      	subs	r6, r2, r3
 8010e14:	e6c0      	b.n	8010b98 <__aeabi_fsub+0x84>
 8010e16:	4662      	mov	r2, ip
 8010e18:	2a00      	cmp	r2, #0
 8010e1a:	d116      	bne.n	8010e4a <__aeabi_fsub+0x336>
 8010e1c:	4653      	mov	r3, sl
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d000      	beq.n	8010e24 <__aeabi_fsub+0x310>
 8010e22:	e72b      	b.n	8010c7c <__aeabi_fsub+0x168>
 8010e24:	2780      	movs	r7, #128	; 0x80
 8010e26:	2500      	movs	r5, #0
 8010e28:	20ff      	movs	r0, #255	; 0xff
 8010e2a:	03ff      	lsls	r7, r7, #15
 8010e2c:	e6d9      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010e2e:	000d      	movs	r5, r1
 8010e30:	4643      	mov	r3, r8
 8010e32:	0034      	movs	r4, r6
 8010e34:	e7a6      	b.n	8010d84 <__aeabi_fsub+0x270>
 8010e36:	4653      	mov	r3, sl
 8010e38:	4463      	add	r3, ip
 8010e3a:	e6f7      	b.n	8010c2c <__aeabi_fsub+0x118>
 8010e3c:	4663      	mov	r3, ip
 8010e3e:	4652      	mov	r2, sl
 8010e40:	1a9b      	subs	r3, r3, r2
 8010e42:	e6a4      	b.n	8010b8e <__aeabi_fsub+0x7a>
 8010e44:	4662      	mov	r2, ip
 8010e46:	2a00      	cmp	r2, #0
 8010e48:	d0d9      	beq.n	8010dfe <__aeabi_fsub+0x2ea>
 8010e4a:	4652      	mov	r2, sl
 8010e4c:	2a00      	cmp	r2, #0
 8010e4e:	d100      	bne.n	8010e52 <__aeabi_fsub+0x33e>
 8010e50:	e716      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010e52:	2280      	movs	r2, #128	; 0x80
 8010e54:	03d2      	lsls	r2, r2, #15
 8010e56:	4213      	tst	r3, r2
 8010e58:	d100      	bne.n	8010e5c <__aeabi_fsub+0x348>
 8010e5a:	e711      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010e5c:	4640      	mov	r0, r8
 8010e5e:	4210      	tst	r0, r2
 8010e60:	d000      	beq.n	8010e64 <__aeabi_fsub+0x350>
 8010e62:	e70d      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010e64:	e70a      	b.n	8010c7c <__aeabi_fsub+0x168>
 8010e66:	4652      	mov	r2, sl
 8010e68:	000d      	movs	r5, r1
 8010e6a:	0034      	movs	r4, r6
 8010e6c:	1ad3      	subs	r3, r2, r3
 8010e6e:	e68e      	b.n	8010b8e <__aeabi_fsub+0x7a>
 8010e70:	4653      	mov	r3, sl
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d008      	beq.n	8010e88 <__aeabi_fsub+0x374>
 8010e76:	000d      	movs	r5, r1
 8010e78:	4647      	mov	r7, r8
 8010e7a:	e6b2      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010e7c:	4643      	mov	r3, r8
 8010e7e:	0034      	movs	r4, r6
 8010e80:	e780      	b.n	8010d84 <__aeabi_fsub+0x270>
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d000      	beq.n	8010e88 <__aeabi_fsub+0x374>
 8010e86:	e779      	b.n	8010d7c <__aeabi_fsub+0x268>
 8010e88:	2500      	movs	r5, #0
 8010e8a:	2700      	movs	r7, #0
 8010e8c:	e6a9      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010e8e:	4647      	mov	r7, r8
 8010e90:	e6a7      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010e92:	4653      	mov	r3, sl
 8010e94:	0034      	movs	r4, r6
 8010e96:	4463      	add	r3, ip
 8010e98:	e6c8      	b.n	8010c2c <__aeabi_fsub+0x118>
 8010e9a:	46c0      	nop			; (mov r8, r8)
 8010e9c:	7dffffff 	.word	0x7dffffff
 8010ea0:	fbffffff 	.word	0xfbffffff

08010ea4 <__aeabi_f2iz>:
 8010ea4:	0241      	lsls	r1, r0, #9
 8010ea6:	0042      	lsls	r2, r0, #1
 8010ea8:	0fc3      	lsrs	r3, r0, #31
 8010eaa:	0a49      	lsrs	r1, r1, #9
 8010eac:	2000      	movs	r0, #0
 8010eae:	0e12      	lsrs	r2, r2, #24
 8010eb0:	2a7e      	cmp	r2, #126	; 0x7e
 8010eb2:	d903      	bls.n	8010ebc <__aeabi_f2iz+0x18>
 8010eb4:	2a9d      	cmp	r2, #157	; 0x9d
 8010eb6:	d902      	bls.n	8010ebe <__aeabi_f2iz+0x1a>
 8010eb8:	4a09      	ldr	r2, [pc, #36]	; (8010ee0 <__aeabi_f2iz+0x3c>)
 8010eba:	1898      	adds	r0, r3, r2
 8010ebc:	4770      	bx	lr
 8010ebe:	2080      	movs	r0, #128	; 0x80
 8010ec0:	0400      	lsls	r0, r0, #16
 8010ec2:	4301      	orrs	r1, r0
 8010ec4:	2a95      	cmp	r2, #149	; 0x95
 8010ec6:	dc07      	bgt.n	8010ed8 <__aeabi_f2iz+0x34>
 8010ec8:	2096      	movs	r0, #150	; 0x96
 8010eca:	1a82      	subs	r2, r0, r2
 8010ecc:	40d1      	lsrs	r1, r2
 8010ece:	4248      	negs	r0, r1
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d1f3      	bne.n	8010ebc <__aeabi_f2iz+0x18>
 8010ed4:	0008      	movs	r0, r1
 8010ed6:	e7f1      	b.n	8010ebc <__aeabi_f2iz+0x18>
 8010ed8:	3a96      	subs	r2, #150	; 0x96
 8010eda:	4091      	lsls	r1, r2
 8010edc:	e7f7      	b.n	8010ece <__aeabi_f2iz+0x2a>
 8010ede:	46c0      	nop			; (mov r8, r8)
 8010ee0:	7fffffff 	.word	0x7fffffff

08010ee4 <__aeabi_i2f>:
 8010ee4:	b570      	push	{r4, r5, r6, lr}
 8010ee6:	2800      	cmp	r0, #0
 8010ee8:	d013      	beq.n	8010f12 <__aeabi_i2f+0x2e>
 8010eea:	17c3      	asrs	r3, r0, #31
 8010eec:	18c5      	adds	r5, r0, r3
 8010eee:	405d      	eors	r5, r3
 8010ef0:	0fc4      	lsrs	r4, r0, #31
 8010ef2:	0028      	movs	r0, r5
 8010ef4:	f7ff f9e2 	bl	80102bc <__clzsi2>
 8010ef8:	239e      	movs	r3, #158	; 0x9e
 8010efa:	0001      	movs	r1, r0
 8010efc:	1a1b      	subs	r3, r3, r0
 8010efe:	2b96      	cmp	r3, #150	; 0x96
 8010f00:	dc0f      	bgt.n	8010f22 <__aeabi_i2f+0x3e>
 8010f02:	2808      	cmp	r0, #8
 8010f04:	dd01      	ble.n	8010f0a <__aeabi_i2f+0x26>
 8010f06:	3908      	subs	r1, #8
 8010f08:	408d      	lsls	r5, r1
 8010f0a:	026d      	lsls	r5, r5, #9
 8010f0c:	0a6d      	lsrs	r5, r5, #9
 8010f0e:	b2d8      	uxtb	r0, r3
 8010f10:	e002      	b.n	8010f18 <__aeabi_i2f+0x34>
 8010f12:	2400      	movs	r4, #0
 8010f14:	2000      	movs	r0, #0
 8010f16:	2500      	movs	r5, #0
 8010f18:	05c0      	lsls	r0, r0, #23
 8010f1a:	4328      	orrs	r0, r5
 8010f1c:	07e4      	lsls	r4, r4, #31
 8010f1e:	4320      	orrs	r0, r4
 8010f20:	bd70      	pop	{r4, r5, r6, pc}
 8010f22:	2b99      	cmp	r3, #153	; 0x99
 8010f24:	dd0b      	ble.n	8010f3e <__aeabi_i2f+0x5a>
 8010f26:	2205      	movs	r2, #5
 8010f28:	002e      	movs	r6, r5
 8010f2a:	1a12      	subs	r2, r2, r0
 8010f2c:	40d6      	lsrs	r6, r2
 8010f2e:	0002      	movs	r2, r0
 8010f30:	321b      	adds	r2, #27
 8010f32:	4095      	lsls	r5, r2
 8010f34:	0028      	movs	r0, r5
 8010f36:	1e45      	subs	r5, r0, #1
 8010f38:	41a8      	sbcs	r0, r5
 8010f3a:	0035      	movs	r5, r6
 8010f3c:	4305      	orrs	r5, r0
 8010f3e:	2905      	cmp	r1, #5
 8010f40:	dd01      	ble.n	8010f46 <__aeabi_i2f+0x62>
 8010f42:	1f4a      	subs	r2, r1, #5
 8010f44:	4095      	lsls	r5, r2
 8010f46:	002a      	movs	r2, r5
 8010f48:	4e08      	ldr	r6, [pc, #32]	; (8010f6c <__aeabi_i2f+0x88>)
 8010f4a:	4032      	ands	r2, r6
 8010f4c:	0768      	lsls	r0, r5, #29
 8010f4e:	d009      	beq.n	8010f64 <__aeabi_i2f+0x80>
 8010f50:	200f      	movs	r0, #15
 8010f52:	4028      	ands	r0, r5
 8010f54:	2804      	cmp	r0, #4
 8010f56:	d005      	beq.n	8010f64 <__aeabi_i2f+0x80>
 8010f58:	3204      	adds	r2, #4
 8010f5a:	0150      	lsls	r0, r2, #5
 8010f5c:	d502      	bpl.n	8010f64 <__aeabi_i2f+0x80>
 8010f5e:	239f      	movs	r3, #159	; 0x9f
 8010f60:	4032      	ands	r2, r6
 8010f62:	1a5b      	subs	r3, r3, r1
 8010f64:	0192      	lsls	r2, r2, #6
 8010f66:	0a55      	lsrs	r5, r2, #9
 8010f68:	b2d8      	uxtb	r0, r3
 8010f6a:	e7d5      	b.n	8010f18 <__aeabi_i2f+0x34>
 8010f6c:	fbffffff 	.word	0xfbffffff

08010f70 <__aeabi_dadd>:
 8010f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f72:	464f      	mov	r7, r9
 8010f74:	46d6      	mov	lr, sl
 8010f76:	4646      	mov	r6, r8
 8010f78:	000d      	movs	r5, r1
 8010f7a:	0001      	movs	r1, r0
 8010f7c:	0018      	movs	r0, r3
 8010f7e:	b5c0      	push	{r6, r7, lr}
 8010f80:	0017      	movs	r7, r2
 8010f82:	032b      	lsls	r3, r5, #12
 8010f84:	0a5a      	lsrs	r2, r3, #9
 8010f86:	0f4b      	lsrs	r3, r1, #29
 8010f88:	4313      	orrs	r3, r2
 8010f8a:	00ca      	lsls	r2, r1, #3
 8010f8c:	4691      	mov	r9, r2
 8010f8e:	0302      	lsls	r2, r0, #12
 8010f90:	006e      	lsls	r6, r5, #1
 8010f92:	0041      	lsls	r1, r0, #1
 8010f94:	0a52      	lsrs	r2, r2, #9
 8010f96:	0fec      	lsrs	r4, r5, #31
 8010f98:	0f7d      	lsrs	r5, r7, #29
 8010f9a:	4315      	orrs	r5, r2
 8010f9c:	0d76      	lsrs	r6, r6, #21
 8010f9e:	0d49      	lsrs	r1, r1, #21
 8010fa0:	0fc0      	lsrs	r0, r0, #31
 8010fa2:	4682      	mov	sl, r0
 8010fa4:	46ac      	mov	ip, r5
 8010fa6:	00ff      	lsls	r7, r7, #3
 8010fa8:	1a72      	subs	r2, r6, r1
 8010faa:	4284      	cmp	r4, r0
 8010fac:	d100      	bne.n	8010fb0 <__aeabi_dadd+0x40>
 8010fae:	e098      	b.n	80110e2 <__aeabi_dadd+0x172>
 8010fb0:	2a00      	cmp	r2, #0
 8010fb2:	dc00      	bgt.n	8010fb6 <__aeabi_dadd+0x46>
 8010fb4:	e081      	b.n	80110ba <__aeabi_dadd+0x14a>
 8010fb6:	2900      	cmp	r1, #0
 8010fb8:	d100      	bne.n	8010fbc <__aeabi_dadd+0x4c>
 8010fba:	e0b6      	b.n	801112a <__aeabi_dadd+0x1ba>
 8010fbc:	49c9      	ldr	r1, [pc, #804]	; (80112e4 <__aeabi_dadd+0x374>)
 8010fbe:	428e      	cmp	r6, r1
 8010fc0:	d100      	bne.n	8010fc4 <__aeabi_dadd+0x54>
 8010fc2:	e172      	b.n	80112aa <__aeabi_dadd+0x33a>
 8010fc4:	2180      	movs	r1, #128	; 0x80
 8010fc6:	0028      	movs	r0, r5
 8010fc8:	0409      	lsls	r1, r1, #16
 8010fca:	4308      	orrs	r0, r1
 8010fcc:	4684      	mov	ip, r0
 8010fce:	2a38      	cmp	r2, #56	; 0x38
 8010fd0:	dd00      	ble.n	8010fd4 <__aeabi_dadd+0x64>
 8010fd2:	e15e      	b.n	8011292 <__aeabi_dadd+0x322>
 8010fd4:	2a1f      	cmp	r2, #31
 8010fd6:	dd00      	ble.n	8010fda <__aeabi_dadd+0x6a>
 8010fd8:	e1ee      	b.n	80113b8 <__aeabi_dadd+0x448>
 8010fda:	2020      	movs	r0, #32
 8010fdc:	0039      	movs	r1, r7
 8010fde:	4665      	mov	r5, ip
 8010fe0:	1a80      	subs	r0, r0, r2
 8010fe2:	4087      	lsls	r7, r0
 8010fe4:	40d1      	lsrs	r1, r2
 8010fe6:	4085      	lsls	r5, r0
 8010fe8:	430d      	orrs	r5, r1
 8010fea:	0039      	movs	r1, r7
 8010fec:	1e4f      	subs	r7, r1, #1
 8010fee:	41b9      	sbcs	r1, r7
 8010ff0:	4667      	mov	r7, ip
 8010ff2:	40d7      	lsrs	r7, r2
 8010ff4:	4329      	orrs	r1, r5
 8010ff6:	1bdb      	subs	r3, r3, r7
 8010ff8:	464a      	mov	r2, r9
 8010ffa:	1a55      	subs	r5, r2, r1
 8010ffc:	45a9      	cmp	r9, r5
 8010ffe:	4189      	sbcs	r1, r1
 8011000:	4249      	negs	r1, r1
 8011002:	1a5b      	subs	r3, r3, r1
 8011004:	4698      	mov	r8, r3
 8011006:	4643      	mov	r3, r8
 8011008:	021b      	lsls	r3, r3, #8
 801100a:	d400      	bmi.n	801100e <__aeabi_dadd+0x9e>
 801100c:	e0cc      	b.n	80111a8 <__aeabi_dadd+0x238>
 801100e:	4643      	mov	r3, r8
 8011010:	025b      	lsls	r3, r3, #9
 8011012:	0a5b      	lsrs	r3, r3, #9
 8011014:	4698      	mov	r8, r3
 8011016:	4643      	mov	r3, r8
 8011018:	2b00      	cmp	r3, #0
 801101a:	d100      	bne.n	801101e <__aeabi_dadd+0xae>
 801101c:	e12c      	b.n	8011278 <__aeabi_dadd+0x308>
 801101e:	4640      	mov	r0, r8
 8011020:	f7ff f94c 	bl	80102bc <__clzsi2>
 8011024:	0001      	movs	r1, r0
 8011026:	3908      	subs	r1, #8
 8011028:	2220      	movs	r2, #32
 801102a:	0028      	movs	r0, r5
 801102c:	4643      	mov	r3, r8
 801102e:	1a52      	subs	r2, r2, r1
 8011030:	408b      	lsls	r3, r1
 8011032:	40d0      	lsrs	r0, r2
 8011034:	408d      	lsls	r5, r1
 8011036:	4303      	orrs	r3, r0
 8011038:	428e      	cmp	r6, r1
 801103a:	dd00      	ble.n	801103e <__aeabi_dadd+0xce>
 801103c:	e117      	b.n	801126e <__aeabi_dadd+0x2fe>
 801103e:	1b8e      	subs	r6, r1, r6
 8011040:	1c72      	adds	r2, r6, #1
 8011042:	2a1f      	cmp	r2, #31
 8011044:	dd00      	ble.n	8011048 <__aeabi_dadd+0xd8>
 8011046:	e1a7      	b.n	8011398 <__aeabi_dadd+0x428>
 8011048:	2120      	movs	r1, #32
 801104a:	0018      	movs	r0, r3
 801104c:	002e      	movs	r6, r5
 801104e:	1a89      	subs	r1, r1, r2
 8011050:	408d      	lsls	r5, r1
 8011052:	4088      	lsls	r0, r1
 8011054:	40d6      	lsrs	r6, r2
 8011056:	40d3      	lsrs	r3, r2
 8011058:	1e69      	subs	r1, r5, #1
 801105a:	418d      	sbcs	r5, r1
 801105c:	4330      	orrs	r0, r6
 801105e:	4698      	mov	r8, r3
 8011060:	2600      	movs	r6, #0
 8011062:	4305      	orrs	r5, r0
 8011064:	076b      	lsls	r3, r5, #29
 8011066:	d009      	beq.n	801107c <__aeabi_dadd+0x10c>
 8011068:	230f      	movs	r3, #15
 801106a:	402b      	ands	r3, r5
 801106c:	2b04      	cmp	r3, #4
 801106e:	d005      	beq.n	801107c <__aeabi_dadd+0x10c>
 8011070:	1d2b      	adds	r3, r5, #4
 8011072:	42ab      	cmp	r3, r5
 8011074:	41ad      	sbcs	r5, r5
 8011076:	426d      	negs	r5, r5
 8011078:	44a8      	add	r8, r5
 801107a:	001d      	movs	r5, r3
 801107c:	4643      	mov	r3, r8
 801107e:	021b      	lsls	r3, r3, #8
 8011080:	d400      	bmi.n	8011084 <__aeabi_dadd+0x114>
 8011082:	e094      	b.n	80111ae <__aeabi_dadd+0x23e>
 8011084:	4b97      	ldr	r3, [pc, #604]	; (80112e4 <__aeabi_dadd+0x374>)
 8011086:	1c72      	adds	r2, r6, #1
 8011088:	429a      	cmp	r2, r3
 801108a:	d100      	bne.n	801108e <__aeabi_dadd+0x11e>
 801108c:	e09d      	b.n	80111ca <__aeabi_dadd+0x25a>
 801108e:	4641      	mov	r1, r8
 8011090:	4b95      	ldr	r3, [pc, #596]	; (80112e8 <__aeabi_dadd+0x378>)
 8011092:	08ed      	lsrs	r5, r5, #3
 8011094:	4019      	ands	r1, r3
 8011096:	000b      	movs	r3, r1
 8011098:	0552      	lsls	r2, r2, #21
 801109a:	0749      	lsls	r1, r1, #29
 801109c:	025b      	lsls	r3, r3, #9
 801109e:	4329      	orrs	r1, r5
 80110a0:	0b1b      	lsrs	r3, r3, #12
 80110a2:	0d52      	lsrs	r2, r2, #21
 80110a4:	0512      	lsls	r2, r2, #20
 80110a6:	4313      	orrs	r3, r2
 80110a8:	07e4      	lsls	r4, r4, #31
 80110aa:	4323      	orrs	r3, r4
 80110ac:	0008      	movs	r0, r1
 80110ae:	0019      	movs	r1, r3
 80110b0:	bce0      	pop	{r5, r6, r7}
 80110b2:	46ba      	mov	sl, r7
 80110b4:	46b1      	mov	r9, r6
 80110b6:	46a8      	mov	r8, r5
 80110b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110ba:	2a00      	cmp	r2, #0
 80110bc:	d043      	beq.n	8011146 <__aeabi_dadd+0x1d6>
 80110be:	1b8a      	subs	r2, r1, r6
 80110c0:	2e00      	cmp	r6, #0
 80110c2:	d000      	beq.n	80110c6 <__aeabi_dadd+0x156>
 80110c4:	e12a      	b.n	801131c <__aeabi_dadd+0x3ac>
 80110c6:	464c      	mov	r4, r9
 80110c8:	431c      	orrs	r4, r3
 80110ca:	d100      	bne.n	80110ce <__aeabi_dadd+0x15e>
 80110cc:	e1d1      	b.n	8011472 <__aeabi_dadd+0x502>
 80110ce:	1e54      	subs	r4, r2, #1
 80110d0:	2a01      	cmp	r2, #1
 80110d2:	d100      	bne.n	80110d6 <__aeabi_dadd+0x166>
 80110d4:	e21f      	b.n	8011516 <__aeabi_dadd+0x5a6>
 80110d6:	4d83      	ldr	r5, [pc, #524]	; (80112e4 <__aeabi_dadd+0x374>)
 80110d8:	42aa      	cmp	r2, r5
 80110da:	d100      	bne.n	80110de <__aeabi_dadd+0x16e>
 80110dc:	e272      	b.n	80115c4 <__aeabi_dadd+0x654>
 80110de:	0022      	movs	r2, r4
 80110e0:	e123      	b.n	801132a <__aeabi_dadd+0x3ba>
 80110e2:	2a00      	cmp	r2, #0
 80110e4:	dc00      	bgt.n	80110e8 <__aeabi_dadd+0x178>
 80110e6:	e098      	b.n	801121a <__aeabi_dadd+0x2aa>
 80110e8:	2900      	cmp	r1, #0
 80110ea:	d042      	beq.n	8011172 <__aeabi_dadd+0x202>
 80110ec:	497d      	ldr	r1, [pc, #500]	; (80112e4 <__aeabi_dadd+0x374>)
 80110ee:	428e      	cmp	r6, r1
 80110f0:	d100      	bne.n	80110f4 <__aeabi_dadd+0x184>
 80110f2:	e0da      	b.n	80112aa <__aeabi_dadd+0x33a>
 80110f4:	2180      	movs	r1, #128	; 0x80
 80110f6:	0028      	movs	r0, r5
 80110f8:	0409      	lsls	r1, r1, #16
 80110fa:	4308      	orrs	r0, r1
 80110fc:	4684      	mov	ip, r0
 80110fe:	2a38      	cmp	r2, #56	; 0x38
 8011100:	dd00      	ble.n	8011104 <__aeabi_dadd+0x194>
 8011102:	e129      	b.n	8011358 <__aeabi_dadd+0x3e8>
 8011104:	2a1f      	cmp	r2, #31
 8011106:	dc00      	bgt.n	801110a <__aeabi_dadd+0x19a>
 8011108:	e187      	b.n	801141a <__aeabi_dadd+0x4aa>
 801110a:	0011      	movs	r1, r2
 801110c:	4665      	mov	r5, ip
 801110e:	3920      	subs	r1, #32
 8011110:	40cd      	lsrs	r5, r1
 8011112:	2a20      	cmp	r2, #32
 8011114:	d004      	beq.n	8011120 <__aeabi_dadd+0x1b0>
 8011116:	2040      	movs	r0, #64	; 0x40
 8011118:	4661      	mov	r1, ip
 801111a:	1a82      	subs	r2, r0, r2
 801111c:	4091      	lsls	r1, r2
 801111e:	430f      	orrs	r7, r1
 8011120:	0039      	movs	r1, r7
 8011122:	1e4f      	subs	r7, r1, #1
 8011124:	41b9      	sbcs	r1, r7
 8011126:	430d      	orrs	r5, r1
 8011128:	e11b      	b.n	8011362 <__aeabi_dadd+0x3f2>
 801112a:	0029      	movs	r1, r5
 801112c:	4339      	orrs	r1, r7
 801112e:	d100      	bne.n	8011132 <__aeabi_dadd+0x1c2>
 8011130:	e0b5      	b.n	801129e <__aeabi_dadd+0x32e>
 8011132:	1e51      	subs	r1, r2, #1
 8011134:	2a01      	cmp	r2, #1
 8011136:	d100      	bne.n	801113a <__aeabi_dadd+0x1ca>
 8011138:	e1ab      	b.n	8011492 <__aeabi_dadd+0x522>
 801113a:	486a      	ldr	r0, [pc, #424]	; (80112e4 <__aeabi_dadd+0x374>)
 801113c:	4282      	cmp	r2, r0
 801113e:	d100      	bne.n	8011142 <__aeabi_dadd+0x1d2>
 8011140:	e1b2      	b.n	80114a8 <__aeabi_dadd+0x538>
 8011142:	000a      	movs	r2, r1
 8011144:	e743      	b.n	8010fce <__aeabi_dadd+0x5e>
 8011146:	4969      	ldr	r1, [pc, #420]	; (80112ec <__aeabi_dadd+0x37c>)
 8011148:	1c75      	adds	r5, r6, #1
 801114a:	420d      	tst	r5, r1
 801114c:	d000      	beq.n	8011150 <__aeabi_dadd+0x1e0>
 801114e:	e0cf      	b.n	80112f0 <__aeabi_dadd+0x380>
 8011150:	2e00      	cmp	r6, #0
 8011152:	d000      	beq.n	8011156 <__aeabi_dadd+0x1e6>
 8011154:	e193      	b.n	801147e <__aeabi_dadd+0x50e>
 8011156:	4649      	mov	r1, r9
 8011158:	4319      	orrs	r1, r3
 801115a:	d100      	bne.n	801115e <__aeabi_dadd+0x1ee>
 801115c:	e1d1      	b.n	8011502 <__aeabi_dadd+0x592>
 801115e:	4661      	mov	r1, ip
 8011160:	4339      	orrs	r1, r7
 8011162:	d000      	beq.n	8011166 <__aeabi_dadd+0x1f6>
 8011164:	e1e3      	b.n	801152e <__aeabi_dadd+0x5be>
 8011166:	4649      	mov	r1, r9
 8011168:	0758      	lsls	r0, r3, #29
 801116a:	08c9      	lsrs	r1, r1, #3
 801116c:	4301      	orrs	r1, r0
 801116e:	08db      	lsrs	r3, r3, #3
 8011170:	e026      	b.n	80111c0 <__aeabi_dadd+0x250>
 8011172:	0029      	movs	r1, r5
 8011174:	4339      	orrs	r1, r7
 8011176:	d100      	bne.n	801117a <__aeabi_dadd+0x20a>
 8011178:	e091      	b.n	801129e <__aeabi_dadd+0x32e>
 801117a:	1e51      	subs	r1, r2, #1
 801117c:	2a01      	cmp	r2, #1
 801117e:	d005      	beq.n	801118c <__aeabi_dadd+0x21c>
 8011180:	4858      	ldr	r0, [pc, #352]	; (80112e4 <__aeabi_dadd+0x374>)
 8011182:	4282      	cmp	r2, r0
 8011184:	d100      	bne.n	8011188 <__aeabi_dadd+0x218>
 8011186:	e18f      	b.n	80114a8 <__aeabi_dadd+0x538>
 8011188:	000a      	movs	r2, r1
 801118a:	e7b8      	b.n	80110fe <__aeabi_dadd+0x18e>
 801118c:	003d      	movs	r5, r7
 801118e:	444d      	add	r5, r9
 8011190:	454d      	cmp	r5, r9
 8011192:	4189      	sbcs	r1, r1
 8011194:	4463      	add	r3, ip
 8011196:	4698      	mov	r8, r3
 8011198:	4249      	negs	r1, r1
 801119a:	4488      	add	r8, r1
 801119c:	4643      	mov	r3, r8
 801119e:	2602      	movs	r6, #2
 80111a0:	021b      	lsls	r3, r3, #8
 80111a2:	d500      	bpl.n	80111a6 <__aeabi_dadd+0x236>
 80111a4:	e0eb      	b.n	801137e <__aeabi_dadd+0x40e>
 80111a6:	3e01      	subs	r6, #1
 80111a8:	076b      	lsls	r3, r5, #29
 80111aa:	d000      	beq.n	80111ae <__aeabi_dadd+0x23e>
 80111ac:	e75c      	b.n	8011068 <__aeabi_dadd+0xf8>
 80111ae:	4643      	mov	r3, r8
 80111b0:	08e9      	lsrs	r1, r5, #3
 80111b2:	075a      	lsls	r2, r3, #29
 80111b4:	4311      	orrs	r1, r2
 80111b6:	0032      	movs	r2, r6
 80111b8:	08db      	lsrs	r3, r3, #3
 80111ba:	484a      	ldr	r0, [pc, #296]	; (80112e4 <__aeabi_dadd+0x374>)
 80111bc:	4282      	cmp	r2, r0
 80111be:	d021      	beq.n	8011204 <__aeabi_dadd+0x294>
 80111c0:	031b      	lsls	r3, r3, #12
 80111c2:	0552      	lsls	r2, r2, #21
 80111c4:	0b1b      	lsrs	r3, r3, #12
 80111c6:	0d52      	lsrs	r2, r2, #21
 80111c8:	e76c      	b.n	80110a4 <__aeabi_dadd+0x134>
 80111ca:	2300      	movs	r3, #0
 80111cc:	2100      	movs	r1, #0
 80111ce:	e769      	b.n	80110a4 <__aeabi_dadd+0x134>
 80111d0:	002a      	movs	r2, r5
 80111d2:	433a      	orrs	r2, r7
 80111d4:	d069      	beq.n	80112aa <__aeabi_dadd+0x33a>
 80111d6:	464a      	mov	r2, r9
 80111d8:	0758      	lsls	r0, r3, #29
 80111da:	08d1      	lsrs	r1, r2, #3
 80111dc:	08da      	lsrs	r2, r3, #3
 80111de:	2380      	movs	r3, #128	; 0x80
 80111e0:	031b      	lsls	r3, r3, #12
 80111e2:	4308      	orrs	r0, r1
 80111e4:	421a      	tst	r2, r3
 80111e6:	d007      	beq.n	80111f8 <__aeabi_dadd+0x288>
 80111e8:	0029      	movs	r1, r5
 80111ea:	08ed      	lsrs	r5, r5, #3
 80111ec:	421d      	tst	r5, r3
 80111ee:	d103      	bne.n	80111f8 <__aeabi_dadd+0x288>
 80111f0:	002a      	movs	r2, r5
 80111f2:	08ff      	lsrs	r7, r7, #3
 80111f4:	0748      	lsls	r0, r1, #29
 80111f6:	4338      	orrs	r0, r7
 80111f8:	0f43      	lsrs	r3, r0, #29
 80111fa:	00c1      	lsls	r1, r0, #3
 80111fc:	075b      	lsls	r3, r3, #29
 80111fe:	08c9      	lsrs	r1, r1, #3
 8011200:	4319      	orrs	r1, r3
 8011202:	0013      	movs	r3, r2
 8011204:	000a      	movs	r2, r1
 8011206:	431a      	orrs	r2, r3
 8011208:	d100      	bne.n	801120c <__aeabi_dadd+0x29c>
 801120a:	e213      	b.n	8011634 <__aeabi_dadd+0x6c4>
 801120c:	2280      	movs	r2, #128	; 0x80
 801120e:	0312      	lsls	r2, r2, #12
 8011210:	4313      	orrs	r3, r2
 8011212:	031b      	lsls	r3, r3, #12
 8011214:	4a33      	ldr	r2, [pc, #204]	; (80112e4 <__aeabi_dadd+0x374>)
 8011216:	0b1b      	lsrs	r3, r3, #12
 8011218:	e744      	b.n	80110a4 <__aeabi_dadd+0x134>
 801121a:	2a00      	cmp	r2, #0
 801121c:	d04b      	beq.n	80112b6 <__aeabi_dadd+0x346>
 801121e:	1b8a      	subs	r2, r1, r6
 8011220:	2e00      	cmp	r6, #0
 8011222:	d100      	bne.n	8011226 <__aeabi_dadd+0x2b6>
 8011224:	e0e7      	b.n	80113f6 <__aeabi_dadd+0x486>
 8011226:	482f      	ldr	r0, [pc, #188]	; (80112e4 <__aeabi_dadd+0x374>)
 8011228:	4281      	cmp	r1, r0
 801122a:	d100      	bne.n	801122e <__aeabi_dadd+0x2be>
 801122c:	e195      	b.n	801155a <__aeabi_dadd+0x5ea>
 801122e:	2080      	movs	r0, #128	; 0x80
 8011230:	0400      	lsls	r0, r0, #16
 8011232:	4303      	orrs	r3, r0
 8011234:	2a38      	cmp	r2, #56	; 0x38
 8011236:	dd00      	ble.n	801123a <__aeabi_dadd+0x2ca>
 8011238:	e143      	b.n	80114c2 <__aeabi_dadd+0x552>
 801123a:	2a1f      	cmp	r2, #31
 801123c:	dd00      	ble.n	8011240 <__aeabi_dadd+0x2d0>
 801123e:	e1db      	b.n	80115f8 <__aeabi_dadd+0x688>
 8011240:	2020      	movs	r0, #32
 8011242:	001d      	movs	r5, r3
 8011244:	464e      	mov	r6, r9
 8011246:	1a80      	subs	r0, r0, r2
 8011248:	4085      	lsls	r5, r0
 801124a:	40d6      	lsrs	r6, r2
 801124c:	4335      	orrs	r5, r6
 801124e:	464e      	mov	r6, r9
 8011250:	4086      	lsls	r6, r0
 8011252:	0030      	movs	r0, r6
 8011254:	40d3      	lsrs	r3, r2
 8011256:	1e46      	subs	r6, r0, #1
 8011258:	41b0      	sbcs	r0, r6
 801125a:	449c      	add	ip, r3
 801125c:	4305      	orrs	r5, r0
 801125e:	19ed      	adds	r5, r5, r7
 8011260:	42bd      	cmp	r5, r7
 8011262:	419b      	sbcs	r3, r3
 8011264:	425b      	negs	r3, r3
 8011266:	4463      	add	r3, ip
 8011268:	4698      	mov	r8, r3
 801126a:	000e      	movs	r6, r1
 801126c:	e07f      	b.n	801136e <__aeabi_dadd+0x3fe>
 801126e:	4a1e      	ldr	r2, [pc, #120]	; (80112e8 <__aeabi_dadd+0x378>)
 8011270:	1a76      	subs	r6, r6, r1
 8011272:	4013      	ands	r3, r2
 8011274:	4698      	mov	r8, r3
 8011276:	e6f5      	b.n	8011064 <__aeabi_dadd+0xf4>
 8011278:	0028      	movs	r0, r5
 801127a:	f7ff f81f 	bl	80102bc <__clzsi2>
 801127e:	0001      	movs	r1, r0
 8011280:	3118      	adds	r1, #24
 8011282:	291f      	cmp	r1, #31
 8011284:	dc00      	bgt.n	8011288 <__aeabi_dadd+0x318>
 8011286:	e6cf      	b.n	8011028 <__aeabi_dadd+0xb8>
 8011288:	002b      	movs	r3, r5
 801128a:	3808      	subs	r0, #8
 801128c:	4083      	lsls	r3, r0
 801128e:	2500      	movs	r5, #0
 8011290:	e6d2      	b.n	8011038 <__aeabi_dadd+0xc8>
 8011292:	4662      	mov	r2, ip
 8011294:	433a      	orrs	r2, r7
 8011296:	0011      	movs	r1, r2
 8011298:	1e4f      	subs	r7, r1, #1
 801129a:	41b9      	sbcs	r1, r7
 801129c:	e6ac      	b.n	8010ff8 <__aeabi_dadd+0x88>
 801129e:	4649      	mov	r1, r9
 80112a0:	0758      	lsls	r0, r3, #29
 80112a2:	08c9      	lsrs	r1, r1, #3
 80112a4:	4301      	orrs	r1, r0
 80112a6:	08db      	lsrs	r3, r3, #3
 80112a8:	e787      	b.n	80111ba <__aeabi_dadd+0x24a>
 80112aa:	4649      	mov	r1, r9
 80112ac:	075a      	lsls	r2, r3, #29
 80112ae:	08c9      	lsrs	r1, r1, #3
 80112b0:	4311      	orrs	r1, r2
 80112b2:	08db      	lsrs	r3, r3, #3
 80112b4:	e7a6      	b.n	8011204 <__aeabi_dadd+0x294>
 80112b6:	490d      	ldr	r1, [pc, #52]	; (80112ec <__aeabi_dadd+0x37c>)
 80112b8:	1c70      	adds	r0, r6, #1
 80112ba:	4208      	tst	r0, r1
 80112bc:	d000      	beq.n	80112c0 <__aeabi_dadd+0x350>
 80112be:	e0bb      	b.n	8011438 <__aeabi_dadd+0x4c8>
 80112c0:	2e00      	cmp	r6, #0
 80112c2:	d000      	beq.n	80112c6 <__aeabi_dadd+0x356>
 80112c4:	e114      	b.n	80114f0 <__aeabi_dadd+0x580>
 80112c6:	4649      	mov	r1, r9
 80112c8:	4319      	orrs	r1, r3
 80112ca:	d100      	bne.n	80112ce <__aeabi_dadd+0x35e>
 80112cc:	e175      	b.n	80115ba <__aeabi_dadd+0x64a>
 80112ce:	0029      	movs	r1, r5
 80112d0:	4339      	orrs	r1, r7
 80112d2:	d000      	beq.n	80112d6 <__aeabi_dadd+0x366>
 80112d4:	e17e      	b.n	80115d4 <__aeabi_dadd+0x664>
 80112d6:	4649      	mov	r1, r9
 80112d8:	0758      	lsls	r0, r3, #29
 80112da:	08c9      	lsrs	r1, r1, #3
 80112dc:	4301      	orrs	r1, r0
 80112de:	08db      	lsrs	r3, r3, #3
 80112e0:	e76e      	b.n	80111c0 <__aeabi_dadd+0x250>
 80112e2:	46c0      	nop			; (mov r8, r8)
 80112e4:	000007ff 	.word	0x000007ff
 80112e8:	ff7fffff 	.word	0xff7fffff
 80112ec:	000007fe 	.word	0x000007fe
 80112f0:	4649      	mov	r1, r9
 80112f2:	1bcd      	subs	r5, r1, r7
 80112f4:	4661      	mov	r1, ip
 80112f6:	1a58      	subs	r0, r3, r1
 80112f8:	45a9      	cmp	r9, r5
 80112fa:	4189      	sbcs	r1, r1
 80112fc:	4249      	negs	r1, r1
 80112fe:	4688      	mov	r8, r1
 8011300:	0001      	movs	r1, r0
 8011302:	4640      	mov	r0, r8
 8011304:	1a09      	subs	r1, r1, r0
 8011306:	4688      	mov	r8, r1
 8011308:	0209      	lsls	r1, r1, #8
 801130a:	d500      	bpl.n	801130e <__aeabi_dadd+0x39e>
 801130c:	e0a6      	b.n	801145c <__aeabi_dadd+0x4ec>
 801130e:	4641      	mov	r1, r8
 8011310:	4329      	orrs	r1, r5
 8011312:	d000      	beq.n	8011316 <__aeabi_dadd+0x3a6>
 8011314:	e67f      	b.n	8011016 <__aeabi_dadd+0xa6>
 8011316:	2300      	movs	r3, #0
 8011318:	2400      	movs	r4, #0
 801131a:	e751      	b.n	80111c0 <__aeabi_dadd+0x250>
 801131c:	4cc7      	ldr	r4, [pc, #796]	; (801163c <__aeabi_dadd+0x6cc>)
 801131e:	42a1      	cmp	r1, r4
 8011320:	d100      	bne.n	8011324 <__aeabi_dadd+0x3b4>
 8011322:	e0c7      	b.n	80114b4 <__aeabi_dadd+0x544>
 8011324:	2480      	movs	r4, #128	; 0x80
 8011326:	0424      	lsls	r4, r4, #16
 8011328:	4323      	orrs	r3, r4
 801132a:	2a38      	cmp	r2, #56	; 0x38
 801132c:	dc54      	bgt.n	80113d8 <__aeabi_dadd+0x468>
 801132e:	2a1f      	cmp	r2, #31
 8011330:	dd00      	ble.n	8011334 <__aeabi_dadd+0x3c4>
 8011332:	e0cc      	b.n	80114ce <__aeabi_dadd+0x55e>
 8011334:	2420      	movs	r4, #32
 8011336:	4648      	mov	r0, r9
 8011338:	1aa4      	subs	r4, r4, r2
 801133a:	001d      	movs	r5, r3
 801133c:	464e      	mov	r6, r9
 801133e:	40a0      	lsls	r0, r4
 8011340:	40d6      	lsrs	r6, r2
 8011342:	40a5      	lsls	r5, r4
 8011344:	0004      	movs	r4, r0
 8011346:	40d3      	lsrs	r3, r2
 8011348:	4662      	mov	r2, ip
 801134a:	4335      	orrs	r5, r6
 801134c:	1e66      	subs	r6, r4, #1
 801134e:	41b4      	sbcs	r4, r6
 8011350:	1ad3      	subs	r3, r2, r3
 8011352:	469c      	mov	ip, r3
 8011354:	4325      	orrs	r5, r4
 8011356:	e044      	b.n	80113e2 <__aeabi_dadd+0x472>
 8011358:	4662      	mov	r2, ip
 801135a:	433a      	orrs	r2, r7
 801135c:	0015      	movs	r5, r2
 801135e:	1e6f      	subs	r7, r5, #1
 8011360:	41bd      	sbcs	r5, r7
 8011362:	444d      	add	r5, r9
 8011364:	454d      	cmp	r5, r9
 8011366:	4189      	sbcs	r1, r1
 8011368:	4249      	negs	r1, r1
 801136a:	4688      	mov	r8, r1
 801136c:	4498      	add	r8, r3
 801136e:	4643      	mov	r3, r8
 8011370:	021b      	lsls	r3, r3, #8
 8011372:	d400      	bmi.n	8011376 <__aeabi_dadd+0x406>
 8011374:	e718      	b.n	80111a8 <__aeabi_dadd+0x238>
 8011376:	4bb1      	ldr	r3, [pc, #708]	; (801163c <__aeabi_dadd+0x6cc>)
 8011378:	3601      	adds	r6, #1
 801137a:	429e      	cmp	r6, r3
 801137c:	d049      	beq.n	8011412 <__aeabi_dadd+0x4a2>
 801137e:	4642      	mov	r2, r8
 8011380:	4baf      	ldr	r3, [pc, #700]	; (8011640 <__aeabi_dadd+0x6d0>)
 8011382:	2101      	movs	r1, #1
 8011384:	401a      	ands	r2, r3
 8011386:	0013      	movs	r3, r2
 8011388:	086a      	lsrs	r2, r5, #1
 801138a:	400d      	ands	r5, r1
 801138c:	4315      	orrs	r5, r2
 801138e:	07d9      	lsls	r1, r3, #31
 8011390:	085b      	lsrs	r3, r3, #1
 8011392:	4698      	mov	r8, r3
 8011394:	430d      	orrs	r5, r1
 8011396:	e665      	b.n	8011064 <__aeabi_dadd+0xf4>
 8011398:	0018      	movs	r0, r3
 801139a:	3e1f      	subs	r6, #31
 801139c:	40f0      	lsrs	r0, r6
 801139e:	2a20      	cmp	r2, #32
 80113a0:	d003      	beq.n	80113aa <__aeabi_dadd+0x43a>
 80113a2:	2140      	movs	r1, #64	; 0x40
 80113a4:	1a8a      	subs	r2, r1, r2
 80113a6:	4093      	lsls	r3, r2
 80113a8:	431d      	orrs	r5, r3
 80113aa:	1e69      	subs	r1, r5, #1
 80113ac:	418d      	sbcs	r5, r1
 80113ae:	2300      	movs	r3, #0
 80113b0:	2600      	movs	r6, #0
 80113b2:	4698      	mov	r8, r3
 80113b4:	4305      	orrs	r5, r0
 80113b6:	e6f7      	b.n	80111a8 <__aeabi_dadd+0x238>
 80113b8:	0011      	movs	r1, r2
 80113ba:	4665      	mov	r5, ip
 80113bc:	3920      	subs	r1, #32
 80113be:	40cd      	lsrs	r5, r1
 80113c0:	2a20      	cmp	r2, #32
 80113c2:	d004      	beq.n	80113ce <__aeabi_dadd+0x45e>
 80113c4:	2040      	movs	r0, #64	; 0x40
 80113c6:	4661      	mov	r1, ip
 80113c8:	1a82      	subs	r2, r0, r2
 80113ca:	4091      	lsls	r1, r2
 80113cc:	430f      	orrs	r7, r1
 80113ce:	0039      	movs	r1, r7
 80113d0:	1e4f      	subs	r7, r1, #1
 80113d2:	41b9      	sbcs	r1, r7
 80113d4:	4329      	orrs	r1, r5
 80113d6:	e60f      	b.n	8010ff8 <__aeabi_dadd+0x88>
 80113d8:	464a      	mov	r2, r9
 80113da:	4313      	orrs	r3, r2
 80113dc:	001d      	movs	r5, r3
 80113de:	1e6b      	subs	r3, r5, #1
 80113e0:	419d      	sbcs	r5, r3
 80113e2:	1b7d      	subs	r5, r7, r5
 80113e4:	42af      	cmp	r7, r5
 80113e6:	419b      	sbcs	r3, r3
 80113e8:	4662      	mov	r2, ip
 80113ea:	425b      	negs	r3, r3
 80113ec:	1ad3      	subs	r3, r2, r3
 80113ee:	4698      	mov	r8, r3
 80113f0:	4654      	mov	r4, sl
 80113f2:	000e      	movs	r6, r1
 80113f4:	e607      	b.n	8011006 <__aeabi_dadd+0x96>
 80113f6:	4648      	mov	r0, r9
 80113f8:	4318      	orrs	r0, r3
 80113fa:	d100      	bne.n	80113fe <__aeabi_dadd+0x48e>
 80113fc:	e0b3      	b.n	8011566 <__aeabi_dadd+0x5f6>
 80113fe:	1e50      	subs	r0, r2, #1
 8011400:	2a01      	cmp	r2, #1
 8011402:	d100      	bne.n	8011406 <__aeabi_dadd+0x496>
 8011404:	e10d      	b.n	8011622 <__aeabi_dadd+0x6b2>
 8011406:	4d8d      	ldr	r5, [pc, #564]	; (801163c <__aeabi_dadd+0x6cc>)
 8011408:	42aa      	cmp	r2, r5
 801140a:	d100      	bne.n	801140e <__aeabi_dadd+0x49e>
 801140c:	e0a5      	b.n	801155a <__aeabi_dadd+0x5ea>
 801140e:	0002      	movs	r2, r0
 8011410:	e710      	b.n	8011234 <__aeabi_dadd+0x2c4>
 8011412:	0032      	movs	r2, r6
 8011414:	2300      	movs	r3, #0
 8011416:	2100      	movs	r1, #0
 8011418:	e644      	b.n	80110a4 <__aeabi_dadd+0x134>
 801141a:	2120      	movs	r1, #32
 801141c:	0038      	movs	r0, r7
 801141e:	1a89      	subs	r1, r1, r2
 8011420:	4665      	mov	r5, ip
 8011422:	408f      	lsls	r7, r1
 8011424:	408d      	lsls	r5, r1
 8011426:	40d0      	lsrs	r0, r2
 8011428:	1e79      	subs	r1, r7, #1
 801142a:	418f      	sbcs	r7, r1
 801142c:	4305      	orrs	r5, r0
 801142e:	433d      	orrs	r5, r7
 8011430:	4667      	mov	r7, ip
 8011432:	40d7      	lsrs	r7, r2
 8011434:	19db      	adds	r3, r3, r7
 8011436:	e794      	b.n	8011362 <__aeabi_dadd+0x3f2>
 8011438:	4a80      	ldr	r2, [pc, #512]	; (801163c <__aeabi_dadd+0x6cc>)
 801143a:	4290      	cmp	r0, r2
 801143c:	d100      	bne.n	8011440 <__aeabi_dadd+0x4d0>
 801143e:	e0ec      	b.n	801161a <__aeabi_dadd+0x6aa>
 8011440:	0039      	movs	r1, r7
 8011442:	4449      	add	r1, r9
 8011444:	4549      	cmp	r1, r9
 8011446:	4192      	sbcs	r2, r2
 8011448:	4463      	add	r3, ip
 801144a:	4252      	negs	r2, r2
 801144c:	189b      	adds	r3, r3, r2
 801144e:	07dd      	lsls	r5, r3, #31
 8011450:	0849      	lsrs	r1, r1, #1
 8011452:	085b      	lsrs	r3, r3, #1
 8011454:	4698      	mov	r8, r3
 8011456:	0006      	movs	r6, r0
 8011458:	430d      	orrs	r5, r1
 801145a:	e6a5      	b.n	80111a8 <__aeabi_dadd+0x238>
 801145c:	464a      	mov	r2, r9
 801145e:	1abd      	subs	r5, r7, r2
 8011460:	42af      	cmp	r7, r5
 8011462:	4189      	sbcs	r1, r1
 8011464:	4662      	mov	r2, ip
 8011466:	4249      	negs	r1, r1
 8011468:	1ad3      	subs	r3, r2, r3
 801146a:	1a5b      	subs	r3, r3, r1
 801146c:	4698      	mov	r8, r3
 801146e:	4654      	mov	r4, sl
 8011470:	e5d1      	b.n	8011016 <__aeabi_dadd+0xa6>
 8011472:	076c      	lsls	r4, r5, #29
 8011474:	08f9      	lsrs	r1, r7, #3
 8011476:	4321      	orrs	r1, r4
 8011478:	08eb      	lsrs	r3, r5, #3
 801147a:	0004      	movs	r4, r0
 801147c:	e69d      	b.n	80111ba <__aeabi_dadd+0x24a>
 801147e:	464a      	mov	r2, r9
 8011480:	431a      	orrs	r2, r3
 8011482:	d175      	bne.n	8011570 <__aeabi_dadd+0x600>
 8011484:	4661      	mov	r1, ip
 8011486:	4339      	orrs	r1, r7
 8011488:	d114      	bne.n	80114b4 <__aeabi_dadd+0x544>
 801148a:	2380      	movs	r3, #128	; 0x80
 801148c:	2400      	movs	r4, #0
 801148e:	031b      	lsls	r3, r3, #12
 8011490:	e6bc      	b.n	801120c <__aeabi_dadd+0x29c>
 8011492:	464a      	mov	r2, r9
 8011494:	1bd5      	subs	r5, r2, r7
 8011496:	45a9      	cmp	r9, r5
 8011498:	4189      	sbcs	r1, r1
 801149a:	4662      	mov	r2, ip
 801149c:	4249      	negs	r1, r1
 801149e:	1a9b      	subs	r3, r3, r2
 80114a0:	1a5b      	subs	r3, r3, r1
 80114a2:	4698      	mov	r8, r3
 80114a4:	2601      	movs	r6, #1
 80114a6:	e5ae      	b.n	8011006 <__aeabi_dadd+0x96>
 80114a8:	464a      	mov	r2, r9
 80114aa:	08d1      	lsrs	r1, r2, #3
 80114ac:	075a      	lsls	r2, r3, #29
 80114ae:	4311      	orrs	r1, r2
 80114b0:	08db      	lsrs	r3, r3, #3
 80114b2:	e6a7      	b.n	8011204 <__aeabi_dadd+0x294>
 80114b4:	4663      	mov	r3, ip
 80114b6:	08f9      	lsrs	r1, r7, #3
 80114b8:	075a      	lsls	r2, r3, #29
 80114ba:	4654      	mov	r4, sl
 80114bc:	4311      	orrs	r1, r2
 80114be:	08db      	lsrs	r3, r3, #3
 80114c0:	e6a0      	b.n	8011204 <__aeabi_dadd+0x294>
 80114c2:	464a      	mov	r2, r9
 80114c4:	4313      	orrs	r3, r2
 80114c6:	001d      	movs	r5, r3
 80114c8:	1e6b      	subs	r3, r5, #1
 80114ca:	419d      	sbcs	r5, r3
 80114cc:	e6c7      	b.n	801125e <__aeabi_dadd+0x2ee>
 80114ce:	0014      	movs	r4, r2
 80114d0:	001e      	movs	r6, r3
 80114d2:	3c20      	subs	r4, #32
 80114d4:	40e6      	lsrs	r6, r4
 80114d6:	2a20      	cmp	r2, #32
 80114d8:	d005      	beq.n	80114e6 <__aeabi_dadd+0x576>
 80114da:	2440      	movs	r4, #64	; 0x40
 80114dc:	1aa2      	subs	r2, r4, r2
 80114de:	4093      	lsls	r3, r2
 80114e0:	464a      	mov	r2, r9
 80114e2:	431a      	orrs	r2, r3
 80114e4:	4691      	mov	r9, r2
 80114e6:	464d      	mov	r5, r9
 80114e8:	1e6b      	subs	r3, r5, #1
 80114ea:	419d      	sbcs	r5, r3
 80114ec:	4335      	orrs	r5, r6
 80114ee:	e778      	b.n	80113e2 <__aeabi_dadd+0x472>
 80114f0:	464a      	mov	r2, r9
 80114f2:	431a      	orrs	r2, r3
 80114f4:	d000      	beq.n	80114f8 <__aeabi_dadd+0x588>
 80114f6:	e66b      	b.n	80111d0 <__aeabi_dadd+0x260>
 80114f8:	076b      	lsls	r3, r5, #29
 80114fa:	08f9      	lsrs	r1, r7, #3
 80114fc:	4319      	orrs	r1, r3
 80114fe:	08eb      	lsrs	r3, r5, #3
 8011500:	e680      	b.n	8011204 <__aeabi_dadd+0x294>
 8011502:	4661      	mov	r1, ip
 8011504:	4339      	orrs	r1, r7
 8011506:	d054      	beq.n	80115b2 <__aeabi_dadd+0x642>
 8011508:	4663      	mov	r3, ip
 801150a:	08f9      	lsrs	r1, r7, #3
 801150c:	075c      	lsls	r4, r3, #29
 801150e:	4321      	orrs	r1, r4
 8011510:	08db      	lsrs	r3, r3, #3
 8011512:	0004      	movs	r4, r0
 8011514:	e654      	b.n	80111c0 <__aeabi_dadd+0x250>
 8011516:	464a      	mov	r2, r9
 8011518:	1abd      	subs	r5, r7, r2
 801151a:	42af      	cmp	r7, r5
 801151c:	4189      	sbcs	r1, r1
 801151e:	4662      	mov	r2, ip
 8011520:	4249      	negs	r1, r1
 8011522:	1ad3      	subs	r3, r2, r3
 8011524:	1a5b      	subs	r3, r3, r1
 8011526:	4698      	mov	r8, r3
 8011528:	0004      	movs	r4, r0
 801152a:	2601      	movs	r6, #1
 801152c:	e56b      	b.n	8011006 <__aeabi_dadd+0x96>
 801152e:	464a      	mov	r2, r9
 8011530:	1bd5      	subs	r5, r2, r7
 8011532:	45a9      	cmp	r9, r5
 8011534:	4189      	sbcs	r1, r1
 8011536:	4662      	mov	r2, ip
 8011538:	4249      	negs	r1, r1
 801153a:	1a9a      	subs	r2, r3, r2
 801153c:	1a52      	subs	r2, r2, r1
 801153e:	4690      	mov	r8, r2
 8011540:	0212      	lsls	r2, r2, #8
 8011542:	d532      	bpl.n	80115aa <__aeabi_dadd+0x63a>
 8011544:	464a      	mov	r2, r9
 8011546:	1abd      	subs	r5, r7, r2
 8011548:	42af      	cmp	r7, r5
 801154a:	4189      	sbcs	r1, r1
 801154c:	4662      	mov	r2, ip
 801154e:	4249      	negs	r1, r1
 8011550:	1ad3      	subs	r3, r2, r3
 8011552:	1a5b      	subs	r3, r3, r1
 8011554:	4698      	mov	r8, r3
 8011556:	0004      	movs	r4, r0
 8011558:	e584      	b.n	8011064 <__aeabi_dadd+0xf4>
 801155a:	4663      	mov	r3, ip
 801155c:	08f9      	lsrs	r1, r7, #3
 801155e:	075a      	lsls	r2, r3, #29
 8011560:	4311      	orrs	r1, r2
 8011562:	08db      	lsrs	r3, r3, #3
 8011564:	e64e      	b.n	8011204 <__aeabi_dadd+0x294>
 8011566:	08f9      	lsrs	r1, r7, #3
 8011568:	0768      	lsls	r0, r5, #29
 801156a:	4301      	orrs	r1, r0
 801156c:	08eb      	lsrs	r3, r5, #3
 801156e:	e624      	b.n	80111ba <__aeabi_dadd+0x24a>
 8011570:	4662      	mov	r2, ip
 8011572:	433a      	orrs	r2, r7
 8011574:	d100      	bne.n	8011578 <__aeabi_dadd+0x608>
 8011576:	e698      	b.n	80112aa <__aeabi_dadd+0x33a>
 8011578:	464a      	mov	r2, r9
 801157a:	08d1      	lsrs	r1, r2, #3
 801157c:	075a      	lsls	r2, r3, #29
 801157e:	4311      	orrs	r1, r2
 8011580:	08da      	lsrs	r2, r3, #3
 8011582:	2380      	movs	r3, #128	; 0x80
 8011584:	031b      	lsls	r3, r3, #12
 8011586:	421a      	tst	r2, r3
 8011588:	d008      	beq.n	801159c <__aeabi_dadd+0x62c>
 801158a:	4660      	mov	r0, ip
 801158c:	08c5      	lsrs	r5, r0, #3
 801158e:	421d      	tst	r5, r3
 8011590:	d104      	bne.n	801159c <__aeabi_dadd+0x62c>
 8011592:	4654      	mov	r4, sl
 8011594:	002a      	movs	r2, r5
 8011596:	08f9      	lsrs	r1, r7, #3
 8011598:	0743      	lsls	r3, r0, #29
 801159a:	4319      	orrs	r1, r3
 801159c:	0f4b      	lsrs	r3, r1, #29
 801159e:	00c9      	lsls	r1, r1, #3
 80115a0:	075b      	lsls	r3, r3, #29
 80115a2:	08c9      	lsrs	r1, r1, #3
 80115a4:	4319      	orrs	r1, r3
 80115a6:	0013      	movs	r3, r2
 80115a8:	e62c      	b.n	8011204 <__aeabi_dadd+0x294>
 80115aa:	4641      	mov	r1, r8
 80115ac:	4329      	orrs	r1, r5
 80115ae:	d000      	beq.n	80115b2 <__aeabi_dadd+0x642>
 80115b0:	e5fa      	b.n	80111a8 <__aeabi_dadd+0x238>
 80115b2:	2300      	movs	r3, #0
 80115b4:	000a      	movs	r2, r1
 80115b6:	2400      	movs	r4, #0
 80115b8:	e602      	b.n	80111c0 <__aeabi_dadd+0x250>
 80115ba:	076b      	lsls	r3, r5, #29
 80115bc:	08f9      	lsrs	r1, r7, #3
 80115be:	4319      	orrs	r1, r3
 80115c0:	08eb      	lsrs	r3, r5, #3
 80115c2:	e5fd      	b.n	80111c0 <__aeabi_dadd+0x250>
 80115c4:	4663      	mov	r3, ip
 80115c6:	08f9      	lsrs	r1, r7, #3
 80115c8:	075b      	lsls	r3, r3, #29
 80115ca:	4319      	orrs	r1, r3
 80115cc:	4663      	mov	r3, ip
 80115ce:	0004      	movs	r4, r0
 80115d0:	08db      	lsrs	r3, r3, #3
 80115d2:	e617      	b.n	8011204 <__aeabi_dadd+0x294>
 80115d4:	003d      	movs	r5, r7
 80115d6:	444d      	add	r5, r9
 80115d8:	4463      	add	r3, ip
 80115da:	454d      	cmp	r5, r9
 80115dc:	4189      	sbcs	r1, r1
 80115de:	4698      	mov	r8, r3
 80115e0:	4249      	negs	r1, r1
 80115e2:	4488      	add	r8, r1
 80115e4:	4643      	mov	r3, r8
 80115e6:	021b      	lsls	r3, r3, #8
 80115e8:	d400      	bmi.n	80115ec <__aeabi_dadd+0x67c>
 80115ea:	e5dd      	b.n	80111a8 <__aeabi_dadd+0x238>
 80115ec:	4642      	mov	r2, r8
 80115ee:	4b14      	ldr	r3, [pc, #80]	; (8011640 <__aeabi_dadd+0x6d0>)
 80115f0:	2601      	movs	r6, #1
 80115f2:	401a      	ands	r2, r3
 80115f4:	4690      	mov	r8, r2
 80115f6:	e5d7      	b.n	80111a8 <__aeabi_dadd+0x238>
 80115f8:	0010      	movs	r0, r2
 80115fa:	001e      	movs	r6, r3
 80115fc:	3820      	subs	r0, #32
 80115fe:	40c6      	lsrs	r6, r0
 8011600:	2a20      	cmp	r2, #32
 8011602:	d005      	beq.n	8011610 <__aeabi_dadd+0x6a0>
 8011604:	2040      	movs	r0, #64	; 0x40
 8011606:	1a82      	subs	r2, r0, r2
 8011608:	4093      	lsls	r3, r2
 801160a:	464a      	mov	r2, r9
 801160c:	431a      	orrs	r2, r3
 801160e:	4691      	mov	r9, r2
 8011610:	464d      	mov	r5, r9
 8011612:	1e6b      	subs	r3, r5, #1
 8011614:	419d      	sbcs	r5, r3
 8011616:	4335      	orrs	r5, r6
 8011618:	e621      	b.n	801125e <__aeabi_dadd+0x2ee>
 801161a:	0002      	movs	r2, r0
 801161c:	2300      	movs	r3, #0
 801161e:	2100      	movs	r1, #0
 8011620:	e540      	b.n	80110a4 <__aeabi_dadd+0x134>
 8011622:	464a      	mov	r2, r9
 8011624:	19d5      	adds	r5, r2, r7
 8011626:	42bd      	cmp	r5, r7
 8011628:	4189      	sbcs	r1, r1
 801162a:	4463      	add	r3, ip
 801162c:	4698      	mov	r8, r3
 801162e:	4249      	negs	r1, r1
 8011630:	4488      	add	r8, r1
 8011632:	e5b3      	b.n	801119c <__aeabi_dadd+0x22c>
 8011634:	2100      	movs	r1, #0
 8011636:	4a01      	ldr	r2, [pc, #4]	; (801163c <__aeabi_dadd+0x6cc>)
 8011638:	000b      	movs	r3, r1
 801163a:	e533      	b.n	80110a4 <__aeabi_dadd+0x134>
 801163c:	000007ff 	.word	0x000007ff
 8011640:	ff7fffff 	.word	0xff7fffff

08011644 <__aeabi_ddiv>:
 8011644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011646:	4657      	mov	r7, sl
 8011648:	464e      	mov	r6, r9
 801164a:	4645      	mov	r5, r8
 801164c:	46de      	mov	lr, fp
 801164e:	b5e0      	push	{r5, r6, r7, lr}
 8011650:	4681      	mov	r9, r0
 8011652:	0005      	movs	r5, r0
 8011654:	030c      	lsls	r4, r1, #12
 8011656:	0048      	lsls	r0, r1, #1
 8011658:	4692      	mov	sl, r2
 801165a:	001f      	movs	r7, r3
 801165c:	b085      	sub	sp, #20
 801165e:	0b24      	lsrs	r4, r4, #12
 8011660:	0d40      	lsrs	r0, r0, #21
 8011662:	0fce      	lsrs	r6, r1, #31
 8011664:	2800      	cmp	r0, #0
 8011666:	d059      	beq.n	801171c <__aeabi_ddiv+0xd8>
 8011668:	4b87      	ldr	r3, [pc, #540]	; (8011888 <__aeabi_ddiv+0x244>)
 801166a:	4298      	cmp	r0, r3
 801166c:	d100      	bne.n	8011670 <__aeabi_ddiv+0x2c>
 801166e:	e098      	b.n	80117a2 <__aeabi_ddiv+0x15e>
 8011670:	0f6b      	lsrs	r3, r5, #29
 8011672:	00e4      	lsls	r4, r4, #3
 8011674:	431c      	orrs	r4, r3
 8011676:	2380      	movs	r3, #128	; 0x80
 8011678:	041b      	lsls	r3, r3, #16
 801167a:	4323      	orrs	r3, r4
 801167c:	4698      	mov	r8, r3
 801167e:	4b83      	ldr	r3, [pc, #524]	; (801188c <__aeabi_ddiv+0x248>)
 8011680:	00ed      	lsls	r5, r5, #3
 8011682:	469b      	mov	fp, r3
 8011684:	2300      	movs	r3, #0
 8011686:	4699      	mov	r9, r3
 8011688:	4483      	add	fp, r0
 801168a:	9300      	str	r3, [sp, #0]
 801168c:	033c      	lsls	r4, r7, #12
 801168e:	007b      	lsls	r3, r7, #1
 8011690:	4650      	mov	r0, sl
 8011692:	0b24      	lsrs	r4, r4, #12
 8011694:	0d5b      	lsrs	r3, r3, #21
 8011696:	0fff      	lsrs	r7, r7, #31
 8011698:	2b00      	cmp	r3, #0
 801169a:	d067      	beq.n	801176c <__aeabi_ddiv+0x128>
 801169c:	4a7a      	ldr	r2, [pc, #488]	; (8011888 <__aeabi_ddiv+0x244>)
 801169e:	4293      	cmp	r3, r2
 80116a0:	d018      	beq.n	80116d4 <__aeabi_ddiv+0x90>
 80116a2:	497a      	ldr	r1, [pc, #488]	; (801188c <__aeabi_ddiv+0x248>)
 80116a4:	0f42      	lsrs	r2, r0, #29
 80116a6:	468c      	mov	ip, r1
 80116a8:	00e4      	lsls	r4, r4, #3
 80116aa:	4659      	mov	r1, fp
 80116ac:	4314      	orrs	r4, r2
 80116ae:	2280      	movs	r2, #128	; 0x80
 80116b0:	4463      	add	r3, ip
 80116b2:	0412      	lsls	r2, r2, #16
 80116b4:	1acb      	subs	r3, r1, r3
 80116b6:	4314      	orrs	r4, r2
 80116b8:	469b      	mov	fp, r3
 80116ba:	00c2      	lsls	r2, r0, #3
 80116bc:	2000      	movs	r0, #0
 80116be:	0033      	movs	r3, r6
 80116c0:	407b      	eors	r3, r7
 80116c2:	469a      	mov	sl, r3
 80116c4:	464b      	mov	r3, r9
 80116c6:	2b0f      	cmp	r3, #15
 80116c8:	d900      	bls.n	80116cc <__aeabi_ddiv+0x88>
 80116ca:	e0ef      	b.n	80118ac <__aeabi_ddiv+0x268>
 80116cc:	4970      	ldr	r1, [pc, #448]	; (8011890 <__aeabi_ddiv+0x24c>)
 80116ce:	009b      	lsls	r3, r3, #2
 80116d0:	58cb      	ldr	r3, [r1, r3]
 80116d2:	469f      	mov	pc, r3
 80116d4:	4b6f      	ldr	r3, [pc, #444]	; (8011894 <__aeabi_ddiv+0x250>)
 80116d6:	4652      	mov	r2, sl
 80116d8:	469c      	mov	ip, r3
 80116da:	4322      	orrs	r2, r4
 80116dc:	44e3      	add	fp, ip
 80116de:	2a00      	cmp	r2, #0
 80116e0:	d000      	beq.n	80116e4 <__aeabi_ddiv+0xa0>
 80116e2:	e095      	b.n	8011810 <__aeabi_ddiv+0x1cc>
 80116e4:	4649      	mov	r1, r9
 80116e6:	2302      	movs	r3, #2
 80116e8:	4319      	orrs	r1, r3
 80116ea:	4689      	mov	r9, r1
 80116ec:	2400      	movs	r4, #0
 80116ee:	2002      	movs	r0, #2
 80116f0:	e7e5      	b.n	80116be <__aeabi_ddiv+0x7a>
 80116f2:	2300      	movs	r3, #0
 80116f4:	2400      	movs	r4, #0
 80116f6:	2500      	movs	r5, #0
 80116f8:	4652      	mov	r2, sl
 80116fa:	051b      	lsls	r3, r3, #20
 80116fc:	4323      	orrs	r3, r4
 80116fe:	07d2      	lsls	r2, r2, #31
 8011700:	4313      	orrs	r3, r2
 8011702:	0028      	movs	r0, r5
 8011704:	0019      	movs	r1, r3
 8011706:	b005      	add	sp, #20
 8011708:	bcf0      	pop	{r4, r5, r6, r7}
 801170a:	46bb      	mov	fp, r7
 801170c:	46b2      	mov	sl, r6
 801170e:	46a9      	mov	r9, r5
 8011710:	46a0      	mov	r8, r4
 8011712:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011714:	2400      	movs	r4, #0
 8011716:	2500      	movs	r5, #0
 8011718:	4b5b      	ldr	r3, [pc, #364]	; (8011888 <__aeabi_ddiv+0x244>)
 801171a:	e7ed      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 801171c:	464b      	mov	r3, r9
 801171e:	4323      	orrs	r3, r4
 8011720:	4698      	mov	r8, r3
 8011722:	d100      	bne.n	8011726 <__aeabi_ddiv+0xe2>
 8011724:	e089      	b.n	801183a <__aeabi_ddiv+0x1f6>
 8011726:	2c00      	cmp	r4, #0
 8011728:	d100      	bne.n	801172c <__aeabi_ddiv+0xe8>
 801172a:	e1e0      	b.n	8011aee <__aeabi_ddiv+0x4aa>
 801172c:	0020      	movs	r0, r4
 801172e:	f7fe fdc5 	bl	80102bc <__clzsi2>
 8011732:	0001      	movs	r1, r0
 8011734:	0002      	movs	r2, r0
 8011736:	390b      	subs	r1, #11
 8011738:	231d      	movs	r3, #29
 801173a:	1a5b      	subs	r3, r3, r1
 801173c:	4649      	mov	r1, r9
 801173e:	0010      	movs	r0, r2
 8011740:	40d9      	lsrs	r1, r3
 8011742:	3808      	subs	r0, #8
 8011744:	4084      	lsls	r4, r0
 8011746:	000b      	movs	r3, r1
 8011748:	464d      	mov	r5, r9
 801174a:	4323      	orrs	r3, r4
 801174c:	4698      	mov	r8, r3
 801174e:	4085      	lsls	r5, r0
 8011750:	4851      	ldr	r0, [pc, #324]	; (8011898 <__aeabi_ddiv+0x254>)
 8011752:	033c      	lsls	r4, r7, #12
 8011754:	1a83      	subs	r3, r0, r2
 8011756:	469b      	mov	fp, r3
 8011758:	2300      	movs	r3, #0
 801175a:	4699      	mov	r9, r3
 801175c:	9300      	str	r3, [sp, #0]
 801175e:	007b      	lsls	r3, r7, #1
 8011760:	4650      	mov	r0, sl
 8011762:	0b24      	lsrs	r4, r4, #12
 8011764:	0d5b      	lsrs	r3, r3, #21
 8011766:	0fff      	lsrs	r7, r7, #31
 8011768:	2b00      	cmp	r3, #0
 801176a:	d197      	bne.n	801169c <__aeabi_ddiv+0x58>
 801176c:	4652      	mov	r2, sl
 801176e:	4322      	orrs	r2, r4
 8011770:	d055      	beq.n	801181e <__aeabi_ddiv+0x1da>
 8011772:	2c00      	cmp	r4, #0
 8011774:	d100      	bne.n	8011778 <__aeabi_ddiv+0x134>
 8011776:	e1ca      	b.n	8011b0e <__aeabi_ddiv+0x4ca>
 8011778:	0020      	movs	r0, r4
 801177a:	f7fe fd9f 	bl	80102bc <__clzsi2>
 801177e:	0002      	movs	r2, r0
 8011780:	3a0b      	subs	r2, #11
 8011782:	231d      	movs	r3, #29
 8011784:	0001      	movs	r1, r0
 8011786:	1a9b      	subs	r3, r3, r2
 8011788:	4652      	mov	r2, sl
 801178a:	3908      	subs	r1, #8
 801178c:	40da      	lsrs	r2, r3
 801178e:	408c      	lsls	r4, r1
 8011790:	4314      	orrs	r4, r2
 8011792:	4652      	mov	r2, sl
 8011794:	408a      	lsls	r2, r1
 8011796:	4b41      	ldr	r3, [pc, #260]	; (801189c <__aeabi_ddiv+0x258>)
 8011798:	4458      	add	r0, fp
 801179a:	469b      	mov	fp, r3
 801179c:	4483      	add	fp, r0
 801179e:	2000      	movs	r0, #0
 80117a0:	e78d      	b.n	80116be <__aeabi_ddiv+0x7a>
 80117a2:	464b      	mov	r3, r9
 80117a4:	4323      	orrs	r3, r4
 80117a6:	4698      	mov	r8, r3
 80117a8:	d140      	bne.n	801182c <__aeabi_ddiv+0x1e8>
 80117aa:	2308      	movs	r3, #8
 80117ac:	4699      	mov	r9, r3
 80117ae:	3b06      	subs	r3, #6
 80117b0:	2500      	movs	r5, #0
 80117b2:	4683      	mov	fp, r0
 80117b4:	9300      	str	r3, [sp, #0]
 80117b6:	e769      	b.n	801168c <__aeabi_ddiv+0x48>
 80117b8:	46b2      	mov	sl, r6
 80117ba:	9b00      	ldr	r3, [sp, #0]
 80117bc:	2b02      	cmp	r3, #2
 80117be:	d0a9      	beq.n	8011714 <__aeabi_ddiv+0xd0>
 80117c0:	2b03      	cmp	r3, #3
 80117c2:	d100      	bne.n	80117c6 <__aeabi_ddiv+0x182>
 80117c4:	e211      	b.n	8011bea <__aeabi_ddiv+0x5a6>
 80117c6:	2b01      	cmp	r3, #1
 80117c8:	d093      	beq.n	80116f2 <__aeabi_ddiv+0xae>
 80117ca:	4a35      	ldr	r2, [pc, #212]	; (80118a0 <__aeabi_ddiv+0x25c>)
 80117cc:	445a      	add	r2, fp
 80117ce:	2a00      	cmp	r2, #0
 80117d0:	dc00      	bgt.n	80117d4 <__aeabi_ddiv+0x190>
 80117d2:	e13c      	b.n	8011a4e <__aeabi_ddiv+0x40a>
 80117d4:	076b      	lsls	r3, r5, #29
 80117d6:	d000      	beq.n	80117da <__aeabi_ddiv+0x196>
 80117d8:	e1a7      	b.n	8011b2a <__aeabi_ddiv+0x4e6>
 80117da:	08ed      	lsrs	r5, r5, #3
 80117dc:	4643      	mov	r3, r8
 80117de:	01db      	lsls	r3, r3, #7
 80117e0:	d506      	bpl.n	80117f0 <__aeabi_ddiv+0x1ac>
 80117e2:	4642      	mov	r2, r8
 80117e4:	4b2f      	ldr	r3, [pc, #188]	; (80118a4 <__aeabi_ddiv+0x260>)
 80117e6:	401a      	ands	r2, r3
 80117e8:	4690      	mov	r8, r2
 80117ea:	2280      	movs	r2, #128	; 0x80
 80117ec:	00d2      	lsls	r2, r2, #3
 80117ee:	445a      	add	r2, fp
 80117f0:	4b2d      	ldr	r3, [pc, #180]	; (80118a8 <__aeabi_ddiv+0x264>)
 80117f2:	429a      	cmp	r2, r3
 80117f4:	dc8e      	bgt.n	8011714 <__aeabi_ddiv+0xd0>
 80117f6:	4643      	mov	r3, r8
 80117f8:	0552      	lsls	r2, r2, #21
 80117fa:	0758      	lsls	r0, r3, #29
 80117fc:	025c      	lsls	r4, r3, #9
 80117fe:	4305      	orrs	r5, r0
 8011800:	0b24      	lsrs	r4, r4, #12
 8011802:	0d53      	lsrs	r3, r2, #21
 8011804:	e778      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011806:	46ba      	mov	sl, r7
 8011808:	46a0      	mov	r8, r4
 801180a:	0015      	movs	r5, r2
 801180c:	9000      	str	r0, [sp, #0]
 801180e:	e7d4      	b.n	80117ba <__aeabi_ddiv+0x176>
 8011810:	464a      	mov	r2, r9
 8011812:	2303      	movs	r3, #3
 8011814:	431a      	orrs	r2, r3
 8011816:	4691      	mov	r9, r2
 8011818:	2003      	movs	r0, #3
 801181a:	4652      	mov	r2, sl
 801181c:	e74f      	b.n	80116be <__aeabi_ddiv+0x7a>
 801181e:	4649      	mov	r1, r9
 8011820:	2301      	movs	r3, #1
 8011822:	4319      	orrs	r1, r3
 8011824:	4689      	mov	r9, r1
 8011826:	2400      	movs	r4, #0
 8011828:	2001      	movs	r0, #1
 801182a:	e748      	b.n	80116be <__aeabi_ddiv+0x7a>
 801182c:	230c      	movs	r3, #12
 801182e:	4699      	mov	r9, r3
 8011830:	3b09      	subs	r3, #9
 8011832:	46a0      	mov	r8, r4
 8011834:	4683      	mov	fp, r0
 8011836:	9300      	str	r3, [sp, #0]
 8011838:	e728      	b.n	801168c <__aeabi_ddiv+0x48>
 801183a:	2304      	movs	r3, #4
 801183c:	4699      	mov	r9, r3
 801183e:	2300      	movs	r3, #0
 8011840:	469b      	mov	fp, r3
 8011842:	3301      	adds	r3, #1
 8011844:	2500      	movs	r5, #0
 8011846:	9300      	str	r3, [sp, #0]
 8011848:	e720      	b.n	801168c <__aeabi_ddiv+0x48>
 801184a:	2300      	movs	r3, #0
 801184c:	2480      	movs	r4, #128	; 0x80
 801184e:	469a      	mov	sl, r3
 8011850:	2500      	movs	r5, #0
 8011852:	4b0d      	ldr	r3, [pc, #52]	; (8011888 <__aeabi_ddiv+0x244>)
 8011854:	0324      	lsls	r4, r4, #12
 8011856:	e74f      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011858:	2380      	movs	r3, #128	; 0x80
 801185a:	4641      	mov	r1, r8
 801185c:	031b      	lsls	r3, r3, #12
 801185e:	4219      	tst	r1, r3
 8011860:	d008      	beq.n	8011874 <__aeabi_ddiv+0x230>
 8011862:	421c      	tst	r4, r3
 8011864:	d106      	bne.n	8011874 <__aeabi_ddiv+0x230>
 8011866:	431c      	orrs	r4, r3
 8011868:	0324      	lsls	r4, r4, #12
 801186a:	46ba      	mov	sl, r7
 801186c:	0015      	movs	r5, r2
 801186e:	4b06      	ldr	r3, [pc, #24]	; (8011888 <__aeabi_ddiv+0x244>)
 8011870:	0b24      	lsrs	r4, r4, #12
 8011872:	e741      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011874:	2480      	movs	r4, #128	; 0x80
 8011876:	4643      	mov	r3, r8
 8011878:	0324      	lsls	r4, r4, #12
 801187a:	431c      	orrs	r4, r3
 801187c:	0324      	lsls	r4, r4, #12
 801187e:	46b2      	mov	sl, r6
 8011880:	4b01      	ldr	r3, [pc, #4]	; (8011888 <__aeabi_ddiv+0x244>)
 8011882:	0b24      	lsrs	r4, r4, #12
 8011884:	e738      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011886:	46c0      	nop			; (mov r8, r8)
 8011888:	000007ff 	.word	0x000007ff
 801188c:	fffffc01 	.word	0xfffffc01
 8011890:	08019d60 	.word	0x08019d60
 8011894:	fffff801 	.word	0xfffff801
 8011898:	fffffc0d 	.word	0xfffffc0d
 801189c:	000003f3 	.word	0x000003f3
 80118a0:	000003ff 	.word	0x000003ff
 80118a4:	feffffff 	.word	0xfeffffff
 80118a8:	000007fe 	.word	0x000007fe
 80118ac:	4544      	cmp	r4, r8
 80118ae:	d200      	bcs.n	80118b2 <__aeabi_ddiv+0x26e>
 80118b0:	e116      	b.n	8011ae0 <__aeabi_ddiv+0x49c>
 80118b2:	d100      	bne.n	80118b6 <__aeabi_ddiv+0x272>
 80118b4:	e111      	b.n	8011ada <__aeabi_ddiv+0x496>
 80118b6:	2301      	movs	r3, #1
 80118b8:	425b      	negs	r3, r3
 80118ba:	469c      	mov	ip, r3
 80118bc:	002e      	movs	r6, r5
 80118be:	4640      	mov	r0, r8
 80118c0:	2500      	movs	r5, #0
 80118c2:	44e3      	add	fp, ip
 80118c4:	0223      	lsls	r3, r4, #8
 80118c6:	0e14      	lsrs	r4, r2, #24
 80118c8:	431c      	orrs	r4, r3
 80118ca:	0c1b      	lsrs	r3, r3, #16
 80118cc:	4699      	mov	r9, r3
 80118ce:	0423      	lsls	r3, r4, #16
 80118d0:	0c1f      	lsrs	r7, r3, #16
 80118d2:	0212      	lsls	r2, r2, #8
 80118d4:	4649      	mov	r1, r9
 80118d6:	9200      	str	r2, [sp, #0]
 80118d8:	9701      	str	r7, [sp, #4]
 80118da:	f7fe fcab 	bl	8010234 <__aeabi_uidivmod>
 80118de:	0002      	movs	r2, r0
 80118e0:	437a      	muls	r2, r7
 80118e2:	040b      	lsls	r3, r1, #16
 80118e4:	0c31      	lsrs	r1, r6, #16
 80118e6:	4680      	mov	r8, r0
 80118e8:	4319      	orrs	r1, r3
 80118ea:	428a      	cmp	r2, r1
 80118ec:	d90b      	bls.n	8011906 <__aeabi_ddiv+0x2c2>
 80118ee:	2301      	movs	r3, #1
 80118f0:	425b      	negs	r3, r3
 80118f2:	469c      	mov	ip, r3
 80118f4:	1909      	adds	r1, r1, r4
 80118f6:	44e0      	add	r8, ip
 80118f8:	428c      	cmp	r4, r1
 80118fa:	d804      	bhi.n	8011906 <__aeabi_ddiv+0x2c2>
 80118fc:	428a      	cmp	r2, r1
 80118fe:	d902      	bls.n	8011906 <__aeabi_ddiv+0x2c2>
 8011900:	1e83      	subs	r3, r0, #2
 8011902:	4698      	mov	r8, r3
 8011904:	1909      	adds	r1, r1, r4
 8011906:	1a88      	subs	r0, r1, r2
 8011908:	4649      	mov	r1, r9
 801190a:	f7fe fc93 	bl	8010234 <__aeabi_uidivmod>
 801190e:	0409      	lsls	r1, r1, #16
 8011910:	468c      	mov	ip, r1
 8011912:	0431      	lsls	r1, r6, #16
 8011914:	4666      	mov	r6, ip
 8011916:	9a01      	ldr	r2, [sp, #4]
 8011918:	0c09      	lsrs	r1, r1, #16
 801191a:	4342      	muls	r2, r0
 801191c:	0003      	movs	r3, r0
 801191e:	4331      	orrs	r1, r6
 8011920:	428a      	cmp	r2, r1
 8011922:	d904      	bls.n	801192e <__aeabi_ddiv+0x2ea>
 8011924:	1909      	adds	r1, r1, r4
 8011926:	3b01      	subs	r3, #1
 8011928:	428c      	cmp	r4, r1
 801192a:	d800      	bhi.n	801192e <__aeabi_ddiv+0x2ea>
 801192c:	e111      	b.n	8011b52 <__aeabi_ddiv+0x50e>
 801192e:	1a89      	subs	r1, r1, r2
 8011930:	4642      	mov	r2, r8
 8011932:	9e00      	ldr	r6, [sp, #0]
 8011934:	0412      	lsls	r2, r2, #16
 8011936:	431a      	orrs	r2, r3
 8011938:	0c33      	lsrs	r3, r6, #16
 801193a:	001f      	movs	r7, r3
 801193c:	0c10      	lsrs	r0, r2, #16
 801193e:	4690      	mov	r8, r2
 8011940:	9302      	str	r3, [sp, #8]
 8011942:	0413      	lsls	r3, r2, #16
 8011944:	0432      	lsls	r2, r6, #16
 8011946:	0c16      	lsrs	r6, r2, #16
 8011948:	0032      	movs	r2, r6
 801194a:	0c1b      	lsrs	r3, r3, #16
 801194c:	435a      	muls	r2, r3
 801194e:	9603      	str	r6, [sp, #12]
 8011950:	437b      	muls	r3, r7
 8011952:	4346      	muls	r6, r0
 8011954:	4378      	muls	r0, r7
 8011956:	0c17      	lsrs	r7, r2, #16
 8011958:	46bc      	mov	ip, r7
 801195a:	199b      	adds	r3, r3, r6
 801195c:	4463      	add	r3, ip
 801195e:	429e      	cmp	r6, r3
 8011960:	d903      	bls.n	801196a <__aeabi_ddiv+0x326>
 8011962:	2680      	movs	r6, #128	; 0x80
 8011964:	0276      	lsls	r6, r6, #9
 8011966:	46b4      	mov	ip, r6
 8011968:	4460      	add	r0, ip
 801196a:	0c1e      	lsrs	r6, r3, #16
 801196c:	1830      	adds	r0, r6, r0
 801196e:	0416      	lsls	r6, r2, #16
 8011970:	041b      	lsls	r3, r3, #16
 8011972:	0c36      	lsrs	r6, r6, #16
 8011974:	199e      	adds	r6, r3, r6
 8011976:	4281      	cmp	r1, r0
 8011978:	d200      	bcs.n	801197c <__aeabi_ddiv+0x338>
 801197a:	e09c      	b.n	8011ab6 <__aeabi_ddiv+0x472>
 801197c:	d100      	bne.n	8011980 <__aeabi_ddiv+0x33c>
 801197e:	e097      	b.n	8011ab0 <__aeabi_ddiv+0x46c>
 8011980:	1bae      	subs	r6, r5, r6
 8011982:	1a09      	subs	r1, r1, r0
 8011984:	42b5      	cmp	r5, r6
 8011986:	4180      	sbcs	r0, r0
 8011988:	4240      	negs	r0, r0
 801198a:	1a08      	subs	r0, r1, r0
 801198c:	4284      	cmp	r4, r0
 801198e:	d100      	bne.n	8011992 <__aeabi_ddiv+0x34e>
 8011990:	e111      	b.n	8011bb6 <__aeabi_ddiv+0x572>
 8011992:	4649      	mov	r1, r9
 8011994:	f7fe fc4e 	bl	8010234 <__aeabi_uidivmod>
 8011998:	9a01      	ldr	r2, [sp, #4]
 801199a:	040b      	lsls	r3, r1, #16
 801199c:	4342      	muls	r2, r0
 801199e:	0c31      	lsrs	r1, r6, #16
 80119a0:	0005      	movs	r5, r0
 80119a2:	4319      	orrs	r1, r3
 80119a4:	428a      	cmp	r2, r1
 80119a6:	d907      	bls.n	80119b8 <__aeabi_ddiv+0x374>
 80119a8:	1909      	adds	r1, r1, r4
 80119aa:	3d01      	subs	r5, #1
 80119ac:	428c      	cmp	r4, r1
 80119ae:	d803      	bhi.n	80119b8 <__aeabi_ddiv+0x374>
 80119b0:	428a      	cmp	r2, r1
 80119b2:	d901      	bls.n	80119b8 <__aeabi_ddiv+0x374>
 80119b4:	1e85      	subs	r5, r0, #2
 80119b6:	1909      	adds	r1, r1, r4
 80119b8:	1a88      	subs	r0, r1, r2
 80119ba:	4649      	mov	r1, r9
 80119bc:	f7fe fc3a 	bl	8010234 <__aeabi_uidivmod>
 80119c0:	0409      	lsls	r1, r1, #16
 80119c2:	468c      	mov	ip, r1
 80119c4:	0431      	lsls	r1, r6, #16
 80119c6:	4666      	mov	r6, ip
 80119c8:	9a01      	ldr	r2, [sp, #4]
 80119ca:	0c09      	lsrs	r1, r1, #16
 80119cc:	4342      	muls	r2, r0
 80119ce:	0003      	movs	r3, r0
 80119d0:	4331      	orrs	r1, r6
 80119d2:	428a      	cmp	r2, r1
 80119d4:	d907      	bls.n	80119e6 <__aeabi_ddiv+0x3a2>
 80119d6:	1909      	adds	r1, r1, r4
 80119d8:	3b01      	subs	r3, #1
 80119da:	428c      	cmp	r4, r1
 80119dc:	d803      	bhi.n	80119e6 <__aeabi_ddiv+0x3a2>
 80119de:	428a      	cmp	r2, r1
 80119e0:	d901      	bls.n	80119e6 <__aeabi_ddiv+0x3a2>
 80119e2:	1e83      	subs	r3, r0, #2
 80119e4:	1909      	adds	r1, r1, r4
 80119e6:	9e03      	ldr	r6, [sp, #12]
 80119e8:	1a89      	subs	r1, r1, r2
 80119ea:	0032      	movs	r2, r6
 80119ec:	042d      	lsls	r5, r5, #16
 80119ee:	431d      	orrs	r5, r3
 80119f0:	9f02      	ldr	r7, [sp, #8]
 80119f2:	042b      	lsls	r3, r5, #16
 80119f4:	0c1b      	lsrs	r3, r3, #16
 80119f6:	435a      	muls	r2, r3
 80119f8:	437b      	muls	r3, r7
 80119fa:	469c      	mov	ip, r3
 80119fc:	0c28      	lsrs	r0, r5, #16
 80119fe:	4346      	muls	r6, r0
 8011a00:	0c13      	lsrs	r3, r2, #16
 8011a02:	44b4      	add	ip, r6
 8011a04:	4463      	add	r3, ip
 8011a06:	4378      	muls	r0, r7
 8011a08:	429e      	cmp	r6, r3
 8011a0a:	d903      	bls.n	8011a14 <__aeabi_ddiv+0x3d0>
 8011a0c:	2680      	movs	r6, #128	; 0x80
 8011a0e:	0276      	lsls	r6, r6, #9
 8011a10:	46b4      	mov	ip, r6
 8011a12:	4460      	add	r0, ip
 8011a14:	0c1e      	lsrs	r6, r3, #16
 8011a16:	0412      	lsls	r2, r2, #16
 8011a18:	041b      	lsls	r3, r3, #16
 8011a1a:	0c12      	lsrs	r2, r2, #16
 8011a1c:	1830      	adds	r0, r6, r0
 8011a1e:	189b      	adds	r3, r3, r2
 8011a20:	4281      	cmp	r1, r0
 8011a22:	d306      	bcc.n	8011a32 <__aeabi_ddiv+0x3ee>
 8011a24:	d002      	beq.n	8011a2c <__aeabi_ddiv+0x3e8>
 8011a26:	2301      	movs	r3, #1
 8011a28:	431d      	orrs	r5, r3
 8011a2a:	e6ce      	b.n	80117ca <__aeabi_ddiv+0x186>
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d100      	bne.n	8011a32 <__aeabi_ddiv+0x3ee>
 8011a30:	e6cb      	b.n	80117ca <__aeabi_ddiv+0x186>
 8011a32:	1861      	adds	r1, r4, r1
 8011a34:	1e6e      	subs	r6, r5, #1
 8011a36:	42a1      	cmp	r1, r4
 8011a38:	d200      	bcs.n	8011a3c <__aeabi_ddiv+0x3f8>
 8011a3a:	e0a4      	b.n	8011b86 <__aeabi_ddiv+0x542>
 8011a3c:	4281      	cmp	r1, r0
 8011a3e:	d200      	bcs.n	8011a42 <__aeabi_ddiv+0x3fe>
 8011a40:	e0c9      	b.n	8011bd6 <__aeabi_ddiv+0x592>
 8011a42:	d100      	bne.n	8011a46 <__aeabi_ddiv+0x402>
 8011a44:	e0d9      	b.n	8011bfa <__aeabi_ddiv+0x5b6>
 8011a46:	0035      	movs	r5, r6
 8011a48:	e7ed      	b.n	8011a26 <__aeabi_ddiv+0x3e2>
 8011a4a:	2501      	movs	r5, #1
 8011a4c:	426d      	negs	r5, r5
 8011a4e:	2101      	movs	r1, #1
 8011a50:	1a89      	subs	r1, r1, r2
 8011a52:	2938      	cmp	r1, #56	; 0x38
 8011a54:	dd00      	ble.n	8011a58 <__aeabi_ddiv+0x414>
 8011a56:	e64c      	b.n	80116f2 <__aeabi_ddiv+0xae>
 8011a58:	291f      	cmp	r1, #31
 8011a5a:	dc00      	bgt.n	8011a5e <__aeabi_ddiv+0x41a>
 8011a5c:	e07f      	b.n	8011b5e <__aeabi_ddiv+0x51a>
 8011a5e:	231f      	movs	r3, #31
 8011a60:	425b      	negs	r3, r3
 8011a62:	1a9a      	subs	r2, r3, r2
 8011a64:	4643      	mov	r3, r8
 8011a66:	40d3      	lsrs	r3, r2
 8011a68:	2920      	cmp	r1, #32
 8011a6a:	d004      	beq.n	8011a76 <__aeabi_ddiv+0x432>
 8011a6c:	4644      	mov	r4, r8
 8011a6e:	4a65      	ldr	r2, [pc, #404]	; (8011c04 <__aeabi_ddiv+0x5c0>)
 8011a70:	445a      	add	r2, fp
 8011a72:	4094      	lsls	r4, r2
 8011a74:	4325      	orrs	r5, r4
 8011a76:	1e6a      	subs	r2, r5, #1
 8011a78:	4195      	sbcs	r5, r2
 8011a7a:	2207      	movs	r2, #7
 8011a7c:	432b      	orrs	r3, r5
 8011a7e:	0015      	movs	r5, r2
 8011a80:	2400      	movs	r4, #0
 8011a82:	401d      	ands	r5, r3
 8011a84:	421a      	tst	r2, r3
 8011a86:	d100      	bne.n	8011a8a <__aeabi_ddiv+0x446>
 8011a88:	e0a1      	b.n	8011bce <__aeabi_ddiv+0x58a>
 8011a8a:	220f      	movs	r2, #15
 8011a8c:	2400      	movs	r4, #0
 8011a8e:	401a      	ands	r2, r3
 8011a90:	2a04      	cmp	r2, #4
 8011a92:	d100      	bne.n	8011a96 <__aeabi_ddiv+0x452>
 8011a94:	e098      	b.n	8011bc8 <__aeabi_ddiv+0x584>
 8011a96:	1d1a      	adds	r2, r3, #4
 8011a98:	429a      	cmp	r2, r3
 8011a9a:	419b      	sbcs	r3, r3
 8011a9c:	425b      	negs	r3, r3
 8011a9e:	18e4      	adds	r4, r4, r3
 8011aa0:	0013      	movs	r3, r2
 8011aa2:	0222      	lsls	r2, r4, #8
 8011aa4:	d400      	bmi.n	8011aa8 <__aeabi_ddiv+0x464>
 8011aa6:	e08f      	b.n	8011bc8 <__aeabi_ddiv+0x584>
 8011aa8:	2301      	movs	r3, #1
 8011aaa:	2400      	movs	r4, #0
 8011aac:	2500      	movs	r5, #0
 8011aae:	e623      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011ab0:	42b5      	cmp	r5, r6
 8011ab2:	d300      	bcc.n	8011ab6 <__aeabi_ddiv+0x472>
 8011ab4:	e764      	b.n	8011980 <__aeabi_ddiv+0x33c>
 8011ab6:	4643      	mov	r3, r8
 8011ab8:	1e5a      	subs	r2, r3, #1
 8011aba:	9b00      	ldr	r3, [sp, #0]
 8011abc:	469c      	mov	ip, r3
 8011abe:	4465      	add	r5, ip
 8011ac0:	001f      	movs	r7, r3
 8011ac2:	429d      	cmp	r5, r3
 8011ac4:	419b      	sbcs	r3, r3
 8011ac6:	425b      	negs	r3, r3
 8011ac8:	191b      	adds	r3, r3, r4
 8011aca:	18c9      	adds	r1, r1, r3
 8011acc:	428c      	cmp	r4, r1
 8011ace:	d23a      	bcs.n	8011b46 <__aeabi_ddiv+0x502>
 8011ad0:	4288      	cmp	r0, r1
 8011ad2:	d863      	bhi.n	8011b9c <__aeabi_ddiv+0x558>
 8011ad4:	d060      	beq.n	8011b98 <__aeabi_ddiv+0x554>
 8011ad6:	4690      	mov	r8, r2
 8011ad8:	e752      	b.n	8011980 <__aeabi_ddiv+0x33c>
 8011ada:	42aa      	cmp	r2, r5
 8011adc:	d900      	bls.n	8011ae0 <__aeabi_ddiv+0x49c>
 8011ade:	e6ea      	b.n	80118b6 <__aeabi_ddiv+0x272>
 8011ae0:	4643      	mov	r3, r8
 8011ae2:	07de      	lsls	r6, r3, #31
 8011ae4:	0858      	lsrs	r0, r3, #1
 8011ae6:	086b      	lsrs	r3, r5, #1
 8011ae8:	431e      	orrs	r6, r3
 8011aea:	07ed      	lsls	r5, r5, #31
 8011aec:	e6ea      	b.n	80118c4 <__aeabi_ddiv+0x280>
 8011aee:	4648      	mov	r0, r9
 8011af0:	f7fe fbe4 	bl	80102bc <__clzsi2>
 8011af4:	0001      	movs	r1, r0
 8011af6:	0002      	movs	r2, r0
 8011af8:	3115      	adds	r1, #21
 8011afa:	3220      	adds	r2, #32
 8011afc:	291c      	cmp	r1, #28
 8011afe:	dc00      	bgt.n	8011b02 <__aeabi_ddiv+0x4be>
 8011b00:	e61a      	b.n	8011738 <__aeabi_ddiv+0xf4>
 8011b02:	464b      	mov	r3, r9
 8011b04:	3808      	subs	r0, #8
 8011b06:	4083      	lsls	r3, r0
 8011b08:	2500      	movs	r5, #0
 8011b0a:	4698      	mov	r8, r3
 8011b0c:	e620      	b.n	8011750 <__aeabi_ddiv+0x10c>
 8011b0e:	f7fe fbd5 	bl	80102bc <__clzsi2>
 8011b12:	0003      	movs	r3, r0
 8011b14:	001a      	movs	r2, r3
 8011b16:	3215      	adds	r2, #21
 8011b18:	3020      	adds	r0, #32
 8011b1a:	2a1c      	cmp	r2, #28
 8011b1c:	dc00      	bgt.n	8011b20 <__aeabi_ddiv+0x4dc>
 8011b1e:	e630      	b.n	8011782 <__aeabi_ddiv+0x13e>
 8011b20:	4654      	mov	r4, sl
 8011b22:	3b08      	subs	r3, #8
 8011b24:	2200      	movs	r2, #0
 8011b26:	409c      	lsls	r4, r3
 8011b28:	e635      	b.n	8011796 <__aeabi_ddiv+0x152>
 8011b2a:	230f      	movs	r3, #15
 8011b2c:	402b      	ands	r3, r5
 8011b2e:	2b04      	cmp	r3, #4
 8011b30:	d100      	bne.n	8011b34 <__aeabi_ddiv+0x4f0>
 8011b32:	e652      	b.n	80117da <__aeabi_ddiv+0x196>
 8011b34:	2305      	movs	r3, #5
 8011b36:	425b      	negs	r3, r3
 8011b38:	42ab      	cmp	r3, r5
 8011b3a:	419b      	sbcs	r3, r3
 8011b3c:	3504      	adds	r5, #4
 8011b3e:	425b      	negs	r3, r3
 8011b40:	08ed      	lsrs	r5, r5, #3
 8011b42:	4498      	add	r8, r3
 8011b44:	e64a      	b.n	80117dc <__aeabi_ddiv+0x198>
 8011b46:	428c      	cmp	r4, r1
 8011b48:	d1c5      	bne.n	8011ad6 <__aeabi_ddiv+0x492>
 8011b4a:	42af      	cmp	r7, r5
 8011b4c:	d9c0      	bls.n	8011ad0 <__aeabi_ddiv+0x48c>
 8011b4e:	4690      	mov	r8, r2
 8011b50:	e716      	b.n	8011980 <__aeabi_ddiv+0x33c>
 8011b52:	428a      	cmp	r2, r1
 8011b54:	d800      	bhi.n	8011b58 <__aeabi_ddiv+0x514>
 8011b56:	e6ea      	b.n	801192e <__aeabi_ddiv+0x2ea>
 8011b58:	1e83      	subs	r3, r0, #2
 8011b5a:	1909      	adds	r1, r1, r4
 8011b5c:	e6e7      	b.n	801192e <__aeabi_ddiv+0x2ea>
 8011b5e:	4a2a      	ldr	r2, [pc, #168]	; (8011c08 <__aeabi_ddiv+0x5c4>)
 8011b60:	0028      	movs	r0, r5
 8011b62:	445a      	add	r2, fp
 8011b64:	4643      	mov	r3, r8
 8011b66:	4095      	lsls	r5, r2
 8011b68:	4093      	lsls	r3, r2
 8011b6a:	40c8      	lsrs	r0, r1
 8011b6c:	1e6a      	subs	r2, r5, #1
 8011b6e:	4195      	sbcs	r5, r2
 8011b70:	4644      	mov	r4, r8
 8011b72:	4303      	orrs	r3, r0
 8011b74:	432b      	orrs	r3, r5
 8011b76:	40cc      	lsrs	r4, r1
 8011b78:	075a      	lsls	r2, r3, #29
 8011b7a:	d092      	beq.n	8011aa2 <__aeabi_ddiv+0x45e>
 8011b7c:	220f      	movs	r2, #15
 8011b7e:	401a      	ands	r2, r3
 8011b80:	2a04      	cmp	r2, #4
 8011b82:	d188      	bne.n	8011a96 <__aeabi_ddiv+0x452>
 8011b84:	e78d      	b.n	8011aa2 <__aeabi_ddiv+0x45e>
 8011b86:	0035      	movs	r5, r6
 8011b88:	4281      	cmp	r1, r0
 8011b8a:	d000      	beq.n	8011b8e <__aeabi_ddiv+0x54a>
 8011b8c:	e74b      	b.n	8011a26 <__aeabi_ddiv+0x3e2>
 8011b8e:	9a00      	ldr	r2, [sp, #0]
 8011b90:	4293      	cmp	r3, r2
 8011b92:	d000      	beq.n	8011b96 <__aeabi_ddiv+0x552>
 8011b94:	e747      	b.n	8011a26 <__aeabi_ddiv+0x3e2>
 8011b96:	e618      	b.n	80117ca <__aeabi_ddiv+0x186>
 8011b98:	42ae      	cmp	r6, r5
 8011b9a:	d99c      	bls.n	8011ad6 <__aeabi_ddiv+0x492>
 8011b9c:	2302      	movs	r3, #2
 8011b9e:	425b      	negs	r3, r3
 8011ba0:	469c      	mov	ip, r3
 8011ba2:	9b00      	ldr	r3, [sp, #0]
 8011ba4:	44e0      	add	r8, ip
 8011ba6:	469c      	mov	ip, r3
 8011ba8:	4465      	add	r5, ip
 8011baa:	429d      	cmp	r5, r3
 8011bac:	419b      	sbcs	r3, r3
 8011bae:	425b      	negs	r3, r3
 8011bb0:	191b      	adds	r3, r3, r4
 8011bb2:	18c9      	adds	r1, r1, r3
 8011bb4:	e6e4      	b.n	8011980 <__aeabi_ddiv+0x33c>
 8011bb6:	4a15      	ldr	r2, [pc, #84]	; (8011c0c <__aeabi_ddiv+0x5c8>)
 8011bb8:	445a      	add	r2, fp
 8011bba:	2a00      	cmp	r2, #0
 8011bbc:	dc00      	bgt.n	8011bc0 <__aeabi_ddiv+0x57c>
 8011bbe:	e744      	b.n	8011a4a <__aeabi_ddiv+0x406>
 8011bc0:	2301      	movs	r3, #1
 8011bc2:	2500      	movs	r5, #0
 8011bc4:	4498      	add	r8, r3
 8011bc6:	e609      	b.n	80117dc <__aeabi_ddiv+0x198>
 8011bc8:	0765      	lsls	r5, r4, #29
 8011bca:	0264      	lsls	r4, r4, #9
 8011bcc:	0b24      	lsrs	r4, r4, #12
 8011bce:	08db      	lsrs	r3, r3, #3
 8011bd0:	431d      	orrs	r5, r3
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	e590      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011bd6:	9e00      	ldr	r6, [sp, #0]
 8011bd8:	3d02      	subs	r5, #2
 8011bda:	0072      	lsls	r2, r6, #1
 8011bdc:	42b2      	cmp	r2, r6
 8011bde:	41bf      	sbcs	r7, r7
 8011be0:	427f      	negs	r7, r7
 8011be2:	193c      	adds	r4, r7, r4
 8011be4:	1909      	adds	r1, r1, r4
 8011be6:	9200      	str	r2, [sp, #0]
 8011be8:	e7ce      	b.n	8011b88 <__aeabi_ddiv+0x544>
 8011bea:	2480      	movs	r4, #128	; 0x80
 8011bec:	4643      	mov	r3, r8
 8011bee:	0324      	lsls	r4, r4, #12
 8011bf0:	431c      	orrs	r4, r3
 8011bf2:	0324      	lsls	r4, r4, #12
 8011bf4:	4b06      	ldr	r3, [pc, #24]	; (8011c10 <__aeabi_ddiv+0x5cc>)
 8011bf6:	0b24      	lsrs	r4, r4, #12
 8011bf8:	e57e      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011bfa:	9a00      	ldr	r2, [sp, #0]
 8011bfc:	429a      	cmp	r2, r3
 8011bfe:	d3ea      	bcc.n	8011bd6 <__aeabi_ddiv+0x592>
 8011c00:	0035      	movs	r5, r6
 8011c02:	e7c4      	b.n	8011b8e <__aeabi_ddiv+0x54a>
 8011c04:	0000043e 	.word	0x0000043e
 8011c08:	0000041e 	.word	0x0000041e
 8011c0c:	000003ff 	.word	0x000003ff
 8011c10:	000007ff 	.word	0x000007ff

08011c14 <__eqdf2>:
 8011c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c16:	464f      	mov	r7, r9
 8011c18:	4646      	mov	r6, r8
 8011c1a:	46d6      	mov	lr, sl
 8011c1c:	4694      	mov	ip, r2
 8011c1e:	4691      	mov	r9, r2
 8011c20:	031a      	lsls	r2, r3, #12
 8011c22:	0b12      	lsrs	r2, r2, #12
 8011c24:	4d18      	ldr	r5, [pc, #96]	; (8011c88 <__eqdf2+0x74>)
 8011c26:	b5c0      	push	{r6, r7, lr}
 8011c28:	004c      	lsls	r4, r1, #1
 8011c2a:	030f      	lsls	r7, r1, #12
 8011c2c:	4692      	mov	sl, r2
 8011c2e:	005a      	lsls	r2, r3, #1
 8011c30:	0006      	movs	r6, r0
 8011c32:	4680      	mov	r8, r0
 8011c34:	0b3f      	lsrs	r7, r7, #12
 8011c36:	2001      	movs	r0, #1
 8011c38:	0d64      	lsrs	r4, r4, #21
 8011c3a:	0fc9      	lsrs	r1, r1, #31
 8011c3c:	0d52      	lsrs	r2, r2, #21
 8011c3e:	0fdb      	lsrs	r3, r3, #31
 8011c40:	42ac      	cmp	r4, r5
 8011c42:	d00a      	beq.n	8011c5a <__eqdf2+0x46>
 8011c44:	42aa      	cmp	r2, r5
 8011c46:	d003      	beq.n	8011c50 <__eqdf2+0x3c>
 8011c48:	4294      	cmp	r4, r2
 8011c4a:	d101      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c4c:	4557      	cmp	r7, sl
 8011c4e:	d00d      	beq.n	8011c6c <__eqdf2+0x58>
 8011c50:	bce0      	pop	{r5, r6, r7}
 8011c52:	46ba      	mov	sl, r7
 8011c54:	46b1      	mov	r9, r6
 8011c56:	46a8      	mov	r8, r5
 8011c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c5a:	003d      	movs	r5, r7
 8011c5c:	4335      	orrs	r5, r6
 8011c5e:	d1f7      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c60:	42a2      	cmp	r2, r4
 8011c62:	d1f5      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c64:	4652      	mov	r2, sl
 8011c66:	4665      	mov	r5, ip
 8011c68:	432a      	orrs	r2, r5
 8011c6a:	d1f1      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c6c:	2001      	movs	r0, #1
 8011c6e:	45c8      	cmp	r8, r9
 8011c70:	d1ee      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c72:	4299      	cmp	r1, r3
 8011c74:	d006      	beq.n	8011c84 <__eqdf2+0x70>
 8011c76:	2c00      	cmp	r4, #0
 8011c78:	d1ea      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c7a:	433e      	orrs	r6, r7
 8011c7c:	0030      	movs	r0, r6
 8011c7e:	1e46      	subs	r6, r0, #1
 8011c80:	41b0      	sbcs	r0, r6
 8011c82:	e7e5      	b.n	8011c50 <__eqdf2+0x3c>
 8011c84:	2000      	movs	r0, #0
 8011c86:	e7e3      	b.n	8011c50 <__eqdf2+0x3c>
 8011c88:	000007ff 	.word	0x000007ff

08011c8c <__gedf2>:
 8011c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c8e:	464e      	mov	r6, r9
 8011c90:	4645      	mov	r5, r8
 8011c92:	4657      	mov	r7, sl
 8011c94:	46de      	mov	lr, fp
 8011c96:	0004      	movs	r4, r0
 8011c98:	0018      	movs	r0, r3
 8011c9a:	b5e0      	push	{r5, r6, r7, lr}
 8011c9c:	0016      	movs	r6, r2
 8011c9e:	031b      	lsls	r3, r3, #12
 8011ca0:	0b1b      	lsrs	r3, r3, #12
 8011ca2:	4d32      	ldr	r5, [pc, #200]	; (8011d6c <__gedf2+0xe0>)
 8011ca4:	030f      	lsls	r7, r1, #12
 8011ca6:	004a      	lsls	r2, r1, #1
 8011ca8:	4699      	mov	r9, r3
 8011caa:	0043      	lsls	r3, r0, #1
 8011cac:	46a4      	mov	ip, r4
 8011cae:	46b0      	mov	r8, r6
 8011cb0:	0b3f      	lsrs	r7, r7, #12
 8011cb2:	0d52      	lsrs	r2, r2, #21
 8011cb4:	0fc9      	lsrs	r1, r1, #31
 8011cb6:	0d5b      	lsrs	r3, r3, #21
 8011cb8:	0fc0      	lsrs	r0, r0, #31
 8011cba:	42aa      	cmp	r2, r5
 8011cbc:	d029      	beq.n	8011d12 <__gedf2+0x86>
 8011cbe:	42ab      	cmp	r3, r5
 8011cc0:	d018      	beq.n	8011cf4 <__gedf2+0x68>
 8011cc2:	2a00      	cmp	r2, #0
 8011cc4:	d12a      	bne.n	8011d1c <__gedf2+0x90>
 8011cc6:	433c      	orrs	r4, r7
 8011cc8:	46a3      	mov	fp, r4
 8011cca:	4265      	negs	r5, r4
 8011ccc:	4165      	adcs	r5, r4
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d102      	bne.n	8011cd8 <__gedf2+0x4c>
 8011cd2:	464c      	mov	r4, r9
 8011cd4:	4326      	orrs	r6, r4
 8011cd6:	d027      	beq.n	8011d28 <__gedf2+0x9c>
 8011cd8:	2d00      	cmp	r5, #0
 8011cda:	d115      	bne.n	8011d08 <__gedf2+0x7c>
 8011cdc:	4281      	cmp	r1, r0
 8011cde:	d028      	beq.n	8011d32 <__gedf2+0xa6>
 8011ce0:	2002      	movs	r0, #2
 8011ce2:	3901      	subs	r1, #1
 8011ce4:	4008      	ands	r0, r1
 8011ce6:	3801      	subs	r0, #1
 8011ce8:	bcf0      	pop	{r4, r5, r6, r7}
 8011cea:	46bb      	mov	fp, r7
 8011cec:	46b2      	mov	sl, r6
 8011cee:	46a9      	mov	r9, r5
 8011cf0:	46a0      	mov	r8, r4
 8011cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cf4:	464d      	mov	r5, r9
 8011cf6:	432e      	orrs	r6, r5
 8011cf8:	d12f      	bne.n	8011d5a <__gedf2+0xce>
 8011cfa:	2a00      	cmp	r2, #0
 8011cfc:	d1ee      	bne.n	8011cdc <__gedf2+0x50>
 8011cfe:	433c      	orrs	r4, r7
 8011d00:	4265      	negs	r5, r4
 8011d02:	4165      	adcs	r5, r4
 8011d04:	2d00      	cmp	r5, #0
 8011d06:	d0e9      	beq.n	8011cdc <__gedf2+0x50>
 8011d08:	2800      	cmp	r0, #0
 8011d0a:	d1ed      	bne.n	8011ce8 <__gedf2+0x5c>
 8011d0c:	2001      	movs	r0, #1
 8011d0e:	4240      	negs	r0, r0
 8011d10:	e7ea      	b.n	8011ce8 <__gedf2+0x5c>
 8011d12:	003d      	movs	r5, r7
 8011d14:	4325      	orrs	r5, r4
 8011d16:	d120      	bne.n	8011d5a <__gedf2+0xce>
 8011d18:	4293      	cmp	r3, r2
 8011d1a:	d0eb      	beq.n	8011cf4 <__gedf2+0x68>
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d1dd      	bne.n	8011cdc <__gedf2+0x50>
 8011d20:	464c      	mov	r4, r9
 8011d22:	4326      	orrs	r6, r4
 8011d24:	d1da      	bne.n	8011cdc <__gedf2+0x50>
 8011d26:	e7db      	b.n	8011ce0 <__gedf2+0x54>
 8011d28:	465b      	mov	r3, fp
 8011d2a:	2000      	movs	r0, #0
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d0db      	beq.n	8011ce8 <__gedf2+0x5c>
 8011d30:	e7d6      	b.n	8011ce0 <__gedf2+0x54>
 8011d32:	429a      	cmp	r2, r3
 8011d34:	dc0a      	bgt.n	8011d4c <__gedf2+0xc0>
 8011d36:	dbe7      	blt.n	8011d08 <__gedf2+0x7c>
 8011d38:	454f      	cmp	r7, r9
 8011d3a:	d8d1      	bhi.n	8011ce0 <__gedf2+0x54>
 8011d3c:	d010      	beq.n	8011d60 <__gedf2+0xd4>
 8011d3e:	2000      	movs	r0, #0
 8011d40:	454f      	cmp	r7, r9
 8011d42:	d2d1      	bcs.n	8011ce8 <__gedf2+0x5c>
 8011d44:	2900      	cmp	r1, #0
 8011d46:	d0e1      	beq.n	8011d0c <__gedf2+0x80>
 8011d48:	0008      	movs	r0, r1
 8011d4a:	e7cd      	b.n	8011ce8 <__gedf2+0x5c>
 8011d4c:	4243      	negs	r3, r0
 8011d4e:	4158      	adcs	r0, r3
 8011d50:	2302      	movs	r3, #2
 8011d52:	4240      	negs	r0, r0
 8011d54:	4018      	ands	r0, r3
 8011d56:	3801      	subs	r0, #1
 8011d58:	e7c6      	b.n	8011ce8 <__gedf2+0x5c>
 8011d5a:	2002      	movs	r0, #2
 8011d5c:	4240      	negs	r0, r0
 8011d5e:	e7c3      	b.n	8011ce8 <__gedf2+0x5c>
 8011d60:	45c4      	cmp	ip, r8
 8011d62:	d8bd      	bhi.n	8011ce0 <__gedf2+0x54>
 8011d64:	2000      	movs	r0, #0
 8011d66:	45c4      	cmp	ip, r8
 8011d68:	d2be      	bcs.n	8011ce8 <__gedf2+0x5c>
 8011d6a:	e7eb      	b.n	8011d44 <__gedf2+0xb8>
 8011d6c:	000007ff 	.word	0x000007ff

08011d70 <__ledf2>:
 8011d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d72:	464e      	mov	r6, r9
 8011d74:	4645      	mov	r5, r8
 8011d76:	4657      	mov	r7, sl
 8011d78:	46de      	mov	lr, fp
 8011d7a:	0004      	movs	r4, r0
 8011d7c:	0018      	movs	r0, r3
 8011d7e:	b5e0      	push	{r5, r6, r7, lr}
 8011d80:	0016      	movs	r6, r2
 8011d82:	031b      	lsls	r3, r3, #12
 8011d84:	0b1b      	lsrs	r3, r3, #12
 8011d86:	4d31      	ldr	r5, [pc, #196]	; (8011e4c <__ledf2+0xdc>)
 8011d88:	030f      	lsls	r7, r1, #12
 8011d8a:	004a      	lsls	r2, r1, #1
 8011d8c:	4699      	mov	r9, r3
 8011d8e:	0043      	lsls	r3, r0, #1
 8011d90:	46a4      	mov	ip, r4
 8011d92:	46b0      	mov	r8, r6
 8011d94:	0b3f      	lsrs	r7, r7, #12
 8011d96:	0d52      	lsrs	r2, r2, #21
 8011d98:	0fc9      	lsrs	r1, r1, #31
 8011d9a:	0d5b      	lsrs	r3, r3, #21
 8011d9c:	0fc0      	lsrs	r0, r0, #31
 8011d9e:	42aa      	cmp	r2, r5
 8011da0:	d011      	beq.n	8011dc6 <__ledf2+0x56>
 8011da2:	42ab      	cmp	r3, r5
 8011da4:	d014      	beq.n	8011dd0 <__ledf2+0x60>
 8011da6:	2a00      	cmp	r2, #0
 8011da8:	d12f      	bne.n	8011e0a <__ledf2+0x9a>
 8011daa:	433c      	orrs	r4, r7
 8011dac:	46a3      	mov	fp, r4
 8011dae:	4265      	negs	r5, r4
 8011db0:	4165      	adcs	r5, r4
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d114      	bne.n	8011de0 <__ledf2+0x70>
 8011db6:	464c      	mov	r4, r9
 8011db8:	4326      	orrs	r6, r4
 8011dba:	d111      	bne.n	8011de0 <__ledf2+0x70>
 8011dbc:	465b      	mov	r3, fp
 8011dbe:	2000      	movs	r0, #0
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d017      	beq.n	8011df4 <__ledf2+0x84>
 8011dc4:	e010      	b.n	8011de8 <__ledf2+0x78>
 8011dc6:	003d      	movs	r5, r7
 8011dc8:	4325      	orrs	r5, r4
 8011dca:	d112      	bne.n	8011df2 <__ledf2+0x82>
 8011dcc:	4293      	cmp	r3, r2
 8011dce:	d11c      	bne.n	8011e0a <__ledf2+0x9a>
 8011dd0:	464d      	mov	r5, r9
 8011dd2:	432e      	orrs	r6, r5
 8011dd4:	d10d      	bne.n	8011df2 <__ledf2+0x82>
 8011dd6:	2a00      	cmp	r2, #0
 8011dd8:	d104      	bne.n	8011de4 <__ledf2+0x74>
 8011dda:	433c      	orrs	r4, r7
 8011ddc:	4265      	negs	r5, r4
 8011dde:	4165      	adcs	r5, r4
 8011de0:	2d00      	cmp	r5, #0
 8011de2:	d10d      	bne.n	8011e00 <__ledf2+0x90>
 8011de4:	4281      	cmp	r1, r0
 8011de6:	d016      	beq.n	8011e16 <__ledf2+0xa6>
 8011de8:	2002      	movs	r0, #2
 8011dea:	3901      	subs	r1, #1
 8011dec:	4008      	ands	r0, r1
 8011dee:	3801      	subs	r0, #1
 8011df0:	e000      	b.n	8011df4 <__ledf2+0x84>
 8011df2:	2002      	movs	r0, #2
 8011df4:	bcf0      	pop	{r4, r5, r6, r7}
 8011df6:	46bb      	mov	fp, r7
 8011df8:	46b2      	mov	sl, r6
 8011dfa:	46a9      	mov	r9, r5
 8011dfc:	46a0      	mov	r8, r4
 8011dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e00:	2800      	cmp	r0, #0
 8011e02:	d1f7      	bne.n	8011df4 <__ledf2+0x84>
 8011e04:	2001      	movs	r0, #1
 8011e06:	4240      	negs	r0, r0
 8011e08:	e7f4      	b.n	8011df4 <__ledf2+0x84>
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d1ea      	bne.n	8011de4 <__ledf2+0x74>
 8011e0e:	464c      	mov	r4, r9
 8011e10:	4326      	orrs	r6, r4
 8011e12:	d1e7      	bne.n	8011de4 <__ledf2+0x74>
 8011e14:	e7e8      	b.n	8011de8 <__ledf2+0x78>
 8011e16:	429a      	cmp	r2, r3
 8011e18:	dd06      	ble.n	8011e28 <__ledf2+0xb8>
 8011e1a:	4243      	negs	r3, r0
 8011e1c:	4158      	adcs	r0, r3
 8011e1e:	2302      	movs	r3, #2
 8011e20:	4240      	negs	r0, r0
 8011e22:	4018      	ands	r0, r3
 8011e24:	3801      	subs	r0, #1
 8011e26:	e7e5      	b.n	8011df4 <__ledf2+0x84>
 8011e28:	429a      	cmp	r2, r3
 8011e2a:	dbe9      	blt.n	8011e00 <__ledf2+0x90>
 8011e2c:	454f      	cmp	r7, r9
 8011e2e:	d8db      	bhi.n	8011de8 <__ledf2+0x78>
 8011e30:	d006      	beq.n	8011e40 <__ledf2+0xd0>
 8011e32:	2000      	movs	r0, #0
 8011e34:	454f      	cmp	r7, r9
 8011e36:	d2dd      	bcs.n	8011df4 <__ledf2+0x84>
 8011e38:	2900      	cmp	r1, #0
 8011e3a:	d0e3      	beq.n	8011e04 <__ledf2+0x94>
 8011e3c:	0008      	movs	r0, r1
 8011e3e:	e7d9      	b.n	8011df4 <__ledf2+0x84>
 8011e40:	45c4      	cmp	ip, r8
 8011e42:	d8d1      	bhi.n	8011de8 <__ledf2+0x78>
 8011e44:	2000      	movs	r0, #0
 8011e46:	45c4      	cmp	ip, r8
 8011e48:	d2d4      	bcs.n	8011df4 <__ledf2+0x84>
 8011e4a:	e7f5      	b.n	8011e38 <__ledf2+0xc8>
 8011e4c:	000007ff 	.word	0x000007ff

08011e50 <__aeabi_dmul>:
 8011e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e52:	4657      	mov	r7, sl
 8011e54:	464e      	mov	r6, r9
 8011e56:	4645      	mov	r5, r8
 8011e58:	46de      	mov	lr, fp
 8011e5a:	b5e0      	push	{r5, r6, r7, lr}
 8011e5c:	4698      	mov	r8, r3
 8011e5e:	030c      	lsls	r4, r1, #12
 8011e60:	004b      	lsls	r3, r1, #1
 8011e62:	0006      	movs	r6, r0
 8011e64:	4692      	mov	sl, r2
 8011e66:	b087      	sub	sp, #28
 8011e68:	0b24      	lsrs	r4, r4, #12
 8011e6a:	0d5b      	lsrs	r3, r3, #21
 8011e6c:	0fcf      	lsrs	r7, r1, #31
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d06c      	beq.n	8011f4c <__aeabi_dmul+0xfc>
 8011e72:	4add      	ldr	r2, [pc, #884]	; (80121e8 <__aeabi_dmul+0x398>)
 8011e74:	4293      	cmp	r3, r2
 8011e76:	d100      	bne.n	8011e7a <__aeabi_dmul+0x2a>
 8011e78:	e086      	b.n	8011f88 <__aeabi_dmul+0x138>
 8011e7a:	0f42      	lsrs	r2, r0, #29
 8011e7c:	00e4      	lsls	r4, r4, #3
 8011e7e:	4314      	orrs	r4, r2
 8011e80:	2280      	movs	r2, #128	; 0x80
 8011e82:	0412      	lsls	r2, r2, #16
 8011e84:	4314      	orrs	r4, r2
 8011e86:	4ad9      	ldr	r2, [pc, #868]	; (80121ec <__aeabi_dmul+0x39c>)
 8011e88:	00c5      	lsls	r5, r0, #3
 8011e8a:	4694      	mov	ip, r2
 8011e8c:	4463      	add	r3, ip
 8011e8e:	9300      	str	r3, [sp, #0]
 8011e90:	2300      	movs	r3, #0
 8011e92:	4699      	mov	r9, r3
 8011e94:	469b      	mov	fp, r3
 8011e96:	4643      	mov	r3, r8
 8011e98:	4642      	mov	r2, r8
 8011e9a:	031e      	lsls	r6, r3, #12
 8011e9c:	0fd2      	lsrs	r2, r2, #31
 8011e9e:	005b      	lsls	r3, r3, #1
 8011ea0:	4650      	mov	r0, sl
 8011ea2:	4690      	mov	r8, r2
 8011ea4:	0b36      	lsrs	r6, r6, #12
 8011ea6:	0d5b      	lsrs	r3, r3, #21
 8011ea8:	d100      	bne.n	8011eac <__aeabi_dmul+0x5c>
 8011eaa:	e078      	b.n	8011f9e <__aeabi_dmul+0x14e>
 8011eac:	4ace      	ldr	r2, [pc, #824]	; (80121e8 <__aeabi_dmul+0x398>)
 8011eae:	4293      	cmp	r3, r2
 8011eb0:	d01d      	beq.n	8011eee <__aeabi_dmul+0x9e>
 8011eb2:	49ce      	ldr	r1, [pc, #824]	; (80121ec <__aeabi_dmul+0x39c>)
 8011eb4:	0f42      	lsrs	r2, r0, #29
 8011eb6:	468c      	mov	ip, r1
 8011eb8:	9900      	ldr	r1, [sp, #0]
 8011eba:	4463      	add	r3, ip
 8011ebc:	00f6      	lsls	r6, r6, #3
 8011ebe:	468c      	mov	ip, r1
 8011ec0:	4316      	orrs	r6, r2
 8011ec2:	2280      	movs	r2, #128	; 0x80
 8011ec4:	449c      	add	ip, r3
 8011ec6:	0412      	lsls	r2, r2, #16
 8011ec8:	4663      	mov	r3, ip
 8011eca:	4316      	orrs	r6, r2
 8011ecc:	00c2      	lsls	r2, r0, #3
 8011ece:	2000      	movs	r0, #0
 8011ed0:	9300      	str	r3, [sp, #0]
 8011ed2:	9900      	ldr	r1, [sp, #0]
 8011ed4:	4643      	mov	r3, r8
 8011ed6:	3101      	adds	r1, #1
 8011ed8:	468c      	mov	ip, r1
 8011eda:	4649      	mov	r1, r9
 8011edc:	407b      	eors	r3, r7
 8011ede:	9301      	str	r3, [sp, #4]
 8011ee0:	290f      	cmp	r1, #15
 8011ee2:	d900      	bls.n	8011ee6 <__aeabi_dmul+0x96>
 8011ee4:	e07e      	b.n	8011fe4 <__aeabi_dmul+0x194>
 8011ee6:	4bc2      	ldr	r3, [pc, #776]	; (80121f0 <__aeabi_dmul+0x3a0>)
 8011ee8:	0089      	lsls	r1, r1, #2
 8011eea:	5859      	ldr	r1, [r3, r1]
 8011eec:	468f      	mov	pc, r1
 8011eee:	4652      	mov	r2, sl
 8011ef0:	9b00      	ldr	r3, [sp, #0]
 8011ef2:	4332      	orrs	r2, r6
 8011ef4:	d000      	beq.n	8011ef8 <__aeabi_dmul+0xa8>
 8011ef6:	e156      	b.n	80121a6 <__aeabi_dmul+0x356>
 8011ef8:	49bb      	ldr	r1, [pc, #748]	; (80121e8 <__aeabi_dmul+0x398>)
 8011efa:	2600      	movs	r6, #0
 8011efc:	468c      	mov	ip, r1
 8011efe:	4463      	add	r3, ip
 8011f00:	4649      	mov	r1, r9
 8011f02:	9300      	str	r3, [sp, #0]
 8011f04:	2302      	movs	r3, #2
 8011f06:	4319      	orrs	r1, r3
 8011f08:	4689      	mov	r9, r1
 8011f0a:	2002      	movs	r0, #2
 8011f0c:	e7e1      	b.n	8011ed2 <__aeabi_dmul+0x82>
 8011f0e:	4643      	mov	r3, r8
 8011f10:	9301      	str	r3, [sp, #4]
 8011f12:	0034      	movs	r4, r6
 8011f14:	0015      	movs	r5, r2
 8011f16:	4683      	mov	fp, r0
 8011f18:	465b      	mov	r3, fp
 8011f1a:	2b02      	cmp	r3, #2
 8011f1c:	d05e      	beq.n	8011fdc <__aeabi_dmul+0x18c>
 8011f1e:	2b03      	cmp	r3, #3
 8011f20:	d100      	bne.n	8011f24 <__aeabi_dmul+0xd4>
 8011f22:	e1f3      	b.n	801230c <__aeabi_dmul+0x4bc>
 8011f24:	2b01      	cmp	r3, #1
 8011f26:	d000      	beq.n	8011f2a <__aeabi_dmul+0xda>
 8011f28:	e118      	b.n	801215c <__aeabi_dmul+0x30c>
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	2400      	movs	r4, #0
 8011f2e:	2500      	movs	r5, #0
 8011f30:	9b01      	ldr	r3, [sp, #4]
 8011f32:	0512      	lsls	r2, r2, #20
 8011f34:	4322      	orrs	r2, r4
 8011f36:	07db      	lsls	r3, r3, #31
 8011f38:	431a      	orrs	r2, r3
 8011f3a:	0028      	movs	r0, r5
 8011f3c:	0011      	movs	r1, r2
 8011f3e:	b007      	add	sp, #28
 8011f40:	bcf0      	pop	{r4, r5, r6, r7}
 8011f42:	46bb      	mov	fp, r7
 8011f44:	46b2      	mov	sl, r6
 8011f46:	46a9      	mov	r9, r5
 8011f48:	46a0      	mov	r8, r4
 8011f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f4c:	0025      	movs	r5, r4
 8011f4e:	4305      	orrs	r5, r0
 8011f50:	d100      	bne.n	8011f54 <__aeabi_dmul+0x104>
 8011f52:	e141      	b.n	80121d8 <__aeabi_dmul+0x388>
 8011f54:	2c00      	cmp	r4, #0
 8011f56:	d100      	bne.n	8011f5a <__aeabi_dmul+0x10a>
 8011f58:	e1ad      	b.n	80122b6 <__aeabi_dmul+0x466>
 8011f5a:	0020      	movs	r0, r4
 8011f5c:	f7fe f9ae 	bl	80102bc <__clzsi2>
 8011f60:	0001      	movs	r1, r0
 8011f62:	0002      	movs	r2, r0
 8011f64:	390b      	subs	r1, #11
 8011f66:	231d      	movs	r3, #29
 8011f68:	0010      	movs	r0, r2
 8011f6a:	1a5b      	subs	r3, r3, r1
 8011f6c:	0031      	movs	r1, r6
 8011f6e:	0035      	movs	r5, r6
 8011f70:	3808      	subs	r0, #8
 8011f72:	4084      	lsls	r4, r0
 8011f74:	40d9      	lsrs	r1, r3
 8011f76:	4085      	lsls	r5, r0
 8011f78:	430c      	orrs	r4, r1
 8011f7a:	489e      	ldr	r0, [pc, #632]	; (80121f4 <__aeabi_dmul+0x3a4>)
 8011f7c:	1a83      	subs	r3, r0, r2
 8011f7e:	9300      	str	r3, [sp, #0]
 8011f80:	2300      	movs	r3, #0
 8011f82:	4699      	mov	r9, r3
 8011f84:	469b      	mov	fp, r3
 8011f86:	e786      	b.n	8011e96 <__aeabi_dmul+0x46>
 8011f88:	0005      	movs	r5, r0
 8011f8a:	4325      	orrs	r5, r4
 8011f8c:	d000      	beq.n	8011f90 <__aeabi_dmul+0x140>
 8011f8e:	e11c      	b.n	80121ca <__aeabi_dmul+0x37a>
 8011f90:	2208      	movs	r2, #8
 8011f92:	9300      	str	r3, [sp, #0]
 8011f94:	2302      	movs	r3, #2
 8011f96:	2400      	movs	r4, #0
 8011f98:	4691      	mov	r9, r2
 8011f9a:	469b      	mov	fp, r3
 8011f9c:	e77b      	b.n	8011e96 <__aeabi_dmul+0x46>
 8011f9e:	4652      	mov	r2, sl
 8011fa0:	4332      	orrs	r2, r6
 8011fa2:	d100      	bne.n	8011fa6 <__aeabi_dmul+0x156>
 8011fa4:	e10a      	b.n	80121bc <__aeabi_dmul+0x36c>
 8011fa6:	2e00      	cmp	r6, #0
 8011fa8:	d100      	bne.n	8011fac <__aeabi_dmul+0x15c>
 8011faa:	e176      	b.n	801229a <__aeabi_dmul+0x44a>
 8011fac:	0030      	movs	r0, r6
 8011fae:	f7fe f985 	bl	80102bc <__clzsi2>
 8011fb2:	0002      	movs	r2, r0
 8011fb4:	3a0b      	subs	r2, #11
 8011fb6:	231d      	movs	r3, #29
 8011fb8:	0001      	movs	r1, r0
 8011fba:	1a9b      	subs	r3, r3, r2
 8011fbc:	4652      	mov	r2, sl
 8011fbe:	3908      	subs	r1, #8
 8011fc0:	40da      	lsrs	r2, r3
 8011fc2:	408e      	lsls	r6, r1
 8011fc4:	4316      	orrs	r6, r2
 8011fc6:	4652      	mov	r2, sl
 8011fc8:	408a      	lsls	r2, r1
 8011fca:	9b00      	ldr	r3, [sp, #0]
 8011fcc:	4989      	ldr	r1, [pc, #548]	; (80121f4 <__aeabi_dmul+0x3a4>)
 8011fce:	1a18      	subs	r0, r3, r0
 8011fd0:	0003      	movs	r3, r0
 8011fd2:	468c      	mov	ip, r1
 8011fd4:	4463      	add	r3, ip
 8011fd6:	2000      	movs	r0, #0
 8011fd8:	9300      	str	r3, [sp, #0]
 8011fda:	e77a      	b.n	8011ed2 <__aeabi_dmul+0x82>
 8011fdc:	2400      	movs	r4, #0
 8011fde:	2500      	movs	r5, #0
 8011fe0:	4a81      	ldr	r2, [pc, #516]	; (80121e8 <__aeabi_dmul+0x398>)
 8011fe2:	e7a5      	b.n	8011f30 <__aeabi_dmul+0xe0>
 8011fe4:	0c2f      	lsrs	r7, r5, #16
 8011fe6:	042d      	lsls	r5, r5, #16
 8011fe8:	0c2d      	lsrs	r5, r5, #16
 8011fea:	002b      	movs	r3, r5
 8011fec:	0c11      	lsrs	r1, r2, #16
 8011fee:	0412      	lsls	r2, r2, #16
 8011ff0:	0c12      	lsrs	r2, r2, #16
 8011ff2:	4353      	muls	r3, r2
 8011ff4:	4698      	mov	r8, r3
 8011ff6:	0013      	movs	r3, r2
 8011ff8:	0028      	movs	r0, r5
 8011ffa:	437b      	muls	r3, r7
 8011ffc:	4699      	mov	r9, r3
 8011ffe:	4348      	muls	r0, r1
 8012000:	4448      	add	r0, r9
 8012002:	4683      	mov	fp, r0
 8012004:	4640      	mov	r0, r8
 8012006:	000b      	movs	r3, r1
 8012008:	0c00      	lsrs	r0, r0, #16
 801200a:	4682      	mov	sl, r0
 801200c:	4658      	mov	r0, fp
 801200e:	437b      	muls	r3, r7
 8012010:	4450      	add	r0, sl
 8012012:	9302      	str	r3, [sp, #8]
 8012014:	4581      	cmp	r9, r0
 8012016:	d906      	bls.n	8012026 <__aeabi_dmul+0x1d6>
 8012018:	469a      	mov	sl, r3
 801201a:	2380      	movs	r3, #128	; 0x80
 801201c:	025b      	lsls	r3, r3, #9
 801201e:	4699      	mov	r9, r3
 8012020:	44ca      	add	sl, r9
 8012022:	4653      	mov	r3, sl
 8012024:	9302      	str	r3, [sp, #8]
 8012026:	0c03      	lsrs	r3, r0, #16
 8012028:	469b      	mov	fp, r3
 801202a:	4643      	mov	r3, r8
 801202c:	041b      	lsls	r3, r3, #16
 801202e:	0400      	lsls	r0, r0, #16
 8012030:	0c1b      	lsrs	r3, r3, #16
 8012032:	4698      	mov	r8, r3
 8012034:	0003      	movs	r3, r0
 8012036:	4443      	add	r3, r8
 8012038:	9304      	str	r3, [sp, #16]
 801203a:	0c33      	lsrs	r3, r6, #16
 801203c:	4699      	mov	r9, r3
 801203e:	002b      	movs	r3, r5
 8012040:	0436      	lsls	r6, r6, #16
 8012042:	0c36      	lsrs	r6, r6, #16
 8012044:	4373      	muls	r3, r6
 8012046:	4698      	mov	r8, r3
 8012048:	0033      	movs	r3, r6
 801204a:	437b      	muls	r3, r7
 801204c:	469a      	mov	sl, r3
 801204e:	464b      	mov	r3, r9
 8012050:	435d      	muls	r5, r3
 8012052:	435f      	muls	r7, r3
 8012054:	4643      	mov	r3, r8
 8012056:	4455      	add	r5, sl
 8012058:	0c18      	lsrs	r0, r3, #16
 801205a:	1940      	adds	r0, r0, r5
 801205c:	4582      	cmp	sl, r0
 801205e:	d903      	bls.n	8012068 <__aeabi_dmul+0x218>
 8012060:	2380      	movs	r3, #128	; 0x80
 8012062:	025b      	lsls	r3, r3, #9
 8012064:	469a      	mov	sl, r3
 8012066:	4457      	add	r7, sl
 8012068:	0c05      	lsrs	r5, r0, #16
 801206a:	19eb      	adds	r3, r5, r7
 801206c:	9305      	str	r3, [sp, #20]
 801206e:	4643      	mov	r3, r8
 8012070:	041d      	lsls	r5, r3, #16
 8012072:	0c2d      	lsrs	r5, r5, #16
 8012074:	0400      	lsls	r0, r0, #16
 8012076:	1940      	adds	r0, r0, r5
 8012078:	0c25      	lsrs	r5, r4, #16
 801207a:	0424      	lsls	r4, r4, #16
 801207c:	0c24      	lsrs	r4, r4, #16
 801207e:	0027      	movs	r7, r4
 8012080:	4357      	muls	r7, r2
 8012082:	436a      	muls	r2, r5
 8012084:	4690      	mov	r8, r2
 8012086:	002a      	movs	r2, r5
 8012088:	0c3b      	lsrs	r3, r7, #16
 801208a:	469a      	mov	sl, r3
 801208c:	434a      	muls	r2, r1
 801208e:	4361      	muls	r1, r4
 8012090:	4441      	add	r1, r8
 8012092:	4451      	add	r1, sl
 8012094:	4483      	add	fp, r0
 8012096:	4588      	cmp	r8, r1
 8012098:	d903      	bls.n	80120a2 <__aeabi_dmul+0x252>
 801209a:	2380      	movs	r3, #128	; 0x80
 801209c:	025b      	lsls	r3, r3, #9
 801209e:	4698      	mov	r8, r3
 80120a0:	4442      	add	r2, r8
 80120a2:	043f      	lsls	r7, r7, #16
 80120a4:	0c0b      	lsrs	r3, r1, #16
 80120a6:	0c3f      	lsrs	r7, r7, #16
 80120a8:	0409      	lsls	r1, r1, #16
 80120aa:	19c9      	adds	r1, r1, r7
 80120ac:	0027      	movs	r7, r4
 80120ae:	4698      	mov	r8, r3
 80120b0:	464b      	mov	r3, r9
 80120b2:	4377      	muls	r7, r6
 80120b4:	435c      	muls	r4, r3
 80120b6:	436e      	muls	r6, r5
 80120b8:	435d      	muls	r5, r3
 80120ba:	0c3b      	lsrs	r3, r7, #16
 80120bc:	4699      	mov	r9, r3
 80120be:	19a4      	adds	r4, r4, r6
 80120c0:	444c      	add	r4, r9
 80120c2:	4442      	add	r2, r8
 80120c4:	9503      	str	r5, [sp, #12]
 80120c6:	42a6      	cmp	r6, r4
 80120c8:	d904      	bls.n	80120d4 <__aeabi_dmul+0x284>
 80120ca:	2380      	movs	r3, #128	; 0x80
 80120cc:	025b      	lsls	r3, r3, #9
 80120ce:	4698      	mov	r8, r3
 80120d0:	4445      	add	r5, r8
 80120d2:	9503      	str	r5, [sp, #12]
 80120d4:	9b02      	ldr	r3, [sp, #8]
 80120d6:	043f      	lsls	r7, r7, #16
 80120d8:	445b      	add	r3, fp
 80120da:	001e      	movs	r6, r3
 80120dc:	4283      	cmp	r3, r0
 80120de:	4180      	sbcs	r0, r0
 80120e0:	0423      	lsls	r3, r4, #16
 80120e2:	4698      	mov	r8, r3
 80120e4:	9b05      	ldr	r3, [sp, #20]
 80120e6:	0c3f      	lsrs	r7, r7, #16
 80120e8:	4447      	add	r7, r8
 80120ea:	4698      	mov	r8, r3
 80120ec:	1876      	adds	r6, r6, r1
 80120ee:	428e      	cmp	r6, r1
 80120f0:	4189      	sbcs	r1, r1
 80120f2:	4447      	add	r7, r8
 80120f4:	4240      	negs	r0, r0
 80120f6:	183d      	adds	r5, r7, r0
 80120f8:	46a8      	mov	r8, r5
 80120fa:	4693      	mov	fp, r2
 80120fc:	4249      	negs	r1, r1
 80120fe:	468a      	mov	sl, r1
 8012100:	44c3      	add	fp, r8
 8012102:	429f      	cmp	r7, r3
 8012104:	41bf      	sbcs	r7, r7
 8012106:	4580      	cmp	r8, r0
 8012108:	4180      	sbcs	r0, r0
 801210a:	9b03      	ldr	r3, [sp, #12]
 801210c:	44da      	add	sl, fp
 801210e:	4698      	mov	r8, r3
 8012110:	4653      	mov	r3, sl
 8012112:	4240      	negs	r0, r0
 8012114:	427f      	negs	r7, r7
 8012116:	4307      	orrs	r7, r0
 8012118:	0c24      	lsrs	r4, r4, #16
 801211a:	4593      	cmp	fp, r2
 801211c:	4192      	sbcs	r2, r2
 801211e:	458a      	cmp	sl, r1
 8012120:	4189      	sbcs	r1, r1
 8012122:	193f      	adds	r7, r7, r4
 8012124:	0ddc      	lsrs	r4, r3, #23
 8012126:	9b04      	ldr	r3, [sp, #16]
 8012128:	0275      	lsls	r5, r6, #9
 801212a:	431d      	orrs	r5, r3
 801212c:	1e68      	subs	r0, r5, #1
 801212e:	4185      	sbcs	r5, r0
 8012130:	4653      	mov	r3, sl
 8012132:	4252      	negs	r2, r2
 8012134:	4249      	negs	r1, r1
 8012136:	430a      	orrs	r2, r1
 8012138:	18bf      	adds	r7, r7, r2
 801213a:	4447      	add	r7, r8
 801213c:	0df6      	lsrs	r6, r6, #23
 801213e:	027f      	lsls	r7, r7, #9
 8012140:	4335      	orrs	r5, r6
 8012142:	025a      	lsls	r2, r3, #9
 8012144:	433c      	orrs	r4, r7
 8012146:	4315      	orrs	r5, r2
 8012148:	01fb      	lsls	r3, r7, #7
 801214a:	d400      	bmi.n	801214e <__aeabi_dmul+0x2fe>
 801214c:	e0c1      	b.n	80122d2 <__aeabi_dmul+0x482>
 801214e:	2101      	movs	r1, #1
 8012150:	086a      	lsrs	r2, r5, #1
 8012152:	400d      	ands	r5, r1
 8012154:	4315      	orrs	r5, r2
 8012156:	07e2      	lsls	r2, r4, #31
 8012158:	4315      	orrs	r5, r2
 801215a:	0864      	lsrs	r4, r4, #1
 801215c:	4926      	ldr	r1, [pc, #152]	; (80121f8 <__aeabi_dmul+0x3a8>)
 801215e:	4461      	add	r1, ip
 8012160:	2900      	cmp	r1, #0
 8012162:	dd56      	ble.n	8012212 <__aeabi_dmul+0x3c2>
 8012164:	076b      	lsls	r3, r5, #29
 8012166:	d009      	beq.n	801217c <__aeabi_dmul+0x32c>
 8012168:	220f      	movs	r2, #15
 801216a:	402a      	ands	r2, r5
 801216c:	2a04      	cmp	r2, #4
 801216e:	d005      	beq.n	801217c <__aeabi_dmul+0x32c>
 8012170:	1d2a      	adds	r2, r5, #4
 8012172:	42aa      	cmp	r2, r5
 8012174:	41ad      	sbcs	r5, r5
 8012176:	426d      	negs	r5, r5
 8012178:	1964      	adds	r4, r4, r5
 801217a:	0015      	movs	r5, r2
 801217c:	01e3      	lsls	r3, r4, #7
 801217e:	d504      	bpl.n	801218a <__aeabi_dmul+0x33a>
 8012180:	2180      	movs	r1, #128	; 0x80
 8012182:	4a1e      	ldr	r2, [pc, #120]	; (80121fc <__aeabi_dmul+0x3ac>)
 8012184:	00c9      	lsls	r1, r1, #3
 8012186:	4014      	ands	r4, r2
 8012188:	4461      	add	r1, ip
 801218a:	4a1d      	ldr	r2, [pc, #116]	; (8012200 <__aeabi_dmul+0x3b0>)
 801218c:	4291      	cmp	r1, r2
 801218e:	dd00      	ble.n	8012192 <__aeabi_dmul+0x342>
 8012190:	e724      	b.n	8011fdc <__aeabi_dmul+0x18c>
 8012192:	0762      	lsls	r2, r4, #29
 8012194:	08ed      	lsrs	r5, r5, #3
 8012196:	0264      	lsls	r4, r4, #9
 8012198:	0549      	lsls	r1, r1, #21
 801219a:	4315      	orrs	r5, r2
 801219c:	0b24      	lsrs	r4, r4, #12
 801219e:	0d4a      	lsrs	r2, r1, #21
 80121a0:	e6c6      	b.n	8011f30 <__aeabi_dmul+0xe0>
 80121a2:	9701      	str	r7, [sp, #4]
 80121a4:	e6b8      	b.n	8011f18 <__aeabi_dmul+0xc8>
 80121a6:	4a10      	ldr	r2, [pc, #64]	; (80121e8 <__aeabi_dmul+0x398>)
 80121a8:	2003      	movs	r0, #3
 80121aa:	4694      	mov	ip, r2
 80121ac:	4463      	add	r3, ip
 80121ae:	464a      	mov	r2, r9
 80121b0:	9300      	str	r3, [sp, #0]
 80121b2:	2303      	movs	r3, #3
 80121b4:	431a      	orrs	r2, r3
 80121b6:	4691      	mov	r9, r2
 80121b8:	4652      	mov	r2, sl
 80121ba:	e68a      	b.n	8011ed2 <__aeabi_dmul+0x82>
 80121bc:	4649      	mov	r1, r9
 80121be:	2301      	movs	r3, #1
 80121c0:	4319      	orrs	r1, r3
 80121c2:	4689      	mov	r9, r1
 80121c4:	2600      	movs	r6, #0
 80121c6:	2001      	movs	r0, #1
 80121c8:	e683      	b.n	8011ed2 <__aeabi_dmul+0x82>
 80121ca:	220c      	movs	r2, #12
 80121cc:	9300      	str	r3, [sp, #0]
 80121ce:	2303      	movs	r3, #3
 80121d0:	0005      	movs	r5, r0
 80121d2:	4691      	mov	r9, r2
 80121d4:	469b      	mov	fp, r3
 80121d6:	e65e      	b.n	8011e96 <__aeabi_dmul+0x46>
 80121d8:	2304      	movs	r3, #4
 80121da:	4699      	mov	r9, r3
 80121dc:	2300      	movs	r3, #0
 80121de:	9300      	str	r3, [sp, #0]
 80121e0:	3301      	adds	r3, #1
 80121e2:	2400      	movs	r4, #0
 80121e4:	469b      	mov	fp, r3
 80121e6:	e656      	b.n	8011e96 <__aeabi_dmul+0x46>
 80121e8:	000007ff 	.word	0x000007ff
 80121ec:	fffffc01 	.word	0xfffffc01
 80121f0:	08019da0 	.word	0x08019da0
 80121f4:	fffffc0d 	.word	0xfffffc0d
 80121f8:	000003ff 	.word	0x000003ff
 80121fc:	feffffff 	.word	0xfeffffff
 8012200:	000007fe 	.word	0x000007fe
 8012204:	2300      	movs	r3, #0
 8012206:	2480      	movs	r4, #128	; 0x80
 8012208:	2500      	movs	r5, #0
 801220a:	4a44      	ldr	r2, [pc, #272]	; (801231c <__aeabi_dmul+0x4cc>)
 801220c:	9301      	str	r3, [sp, #4]
 801220e:	0324      	lsls	r4, r4, #12
 8012210:	e68e      	b.n	8011f30 <__aeabi_dmul+0xe0>
 8012212:	2001      	movs	r0, #1
 8012214:	1a40      	subs	r0, r0, r1
 8012216:	2838      	cmp	r0, #56	; 0x38
 8012218:	dd00      	ble.n	801221c <__aeabi_dmul+0x3cc>
 801221a:	e686      	b.n	8011f2a <__aeabi_dmul+0xda>
 801221c:	281f      	cmp	r0, #31
 801221e:	dd5b      	ble.n	80122d8 <__aeabi_dmul+0x488>
 8012220:	221f      	movs	r2, #31
 8012222:	0023      	movs	r3, r4
 8012224:	4252      	negs	r2, r2
 8012226:	1a51      	subs	r1, r2, r1
 8012228:	40cb      	lsrs	r3, r1
 801222a:	0019      	movs	r1, r3
 801222c:	2820      	cmp	r0, #32
 801222e:	d003      	beq.n	8012238 <__aeabi_dmul+0x3e8>
 8012230:	4a3b      	ldr	r2, [pc, #236]	; (8012320 <__aeabi_dmul+0x4d0>)
 8012232:	4462      	add	r2, ip
 8012234:	4094      	lsls	r4, r2
 8012236:	4325      	orrs	r5, r4
 8012238:	1e6a      	subs	r2, r5, #1
 801223a:	4195      	sbcs	r5, r2
 801223c:	002a      	movs	r2, r5
 801223e:	430a      	orrs	r2, r1
 8012240:	2107      	movs	r1, #7
 8012242:	000d      	movs	r5, r1
 8012244:	2400      	movs	r4, #0
 8012246:	4015      	ands	r5, r2
 8012248:	4211      	tst	r1, r2
 801224a:	d05b      	beq.n	8012304 <__aeabi_dmul+0x4b4>
 801224c:	210f      	movs	r1, #15
 801224e:	2400      	movs	r4, #0
 8012250:	4011      	ands	r1, r2
 8012252:	2904      	cmp	r1, #4
 8012254:	d053      	beq.n	80122fe <__aeabi_dmul+0x4ae>
 8012256:	1d11      	adds	r1, r2, #4
 8012258:	4291      	cmp	r1, r2
 801225a:	4192      	sbcs	r2, r2
 801225c:	4252      	negs	r2, r2
 801225e:	18a4      	adds	r4, r4, r2
 8012260:	000a      	movs	r2, r1
 8012262:	0223      	lsls	r3, r4, #8
 8012264:	d54b      	bpl.n	80122fe <__aeabi_dmul+0x4ae>
 8012266:	2201      	movs	r2, #1
 8012268:	2400      	movs	r4, #0
 801226a:	2500      	movs	r5, #0
 801226c:	e660      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801226e:	2380      	movs	r3, #128	; 0x80
 8012270:	031b      	lsls	r3, r3, #12
 8012272:	421c      	tst	r4, r3
 8012274:	d009      	beq.n	801228a <__aeabi_dmul+0x43a>
 8012276:	421e      	tst	r6, r3
 8012278:	d107      	bne.n	801228a <__aeabi_dmul+0x43a>
 801227a:	4333      	orrs	r3, r6
 801227c:	031c      	lsls	r4, r3, #12
 801227e:	4643      	mov	r3, r8
 8012280:	0015      	movs	r5, r2
 8012282:	0b24      	lsrs	r4, r4, #12
 8012284:	4a25      	ldr	r2, [pc, #148]	; (801231c <__aeabi_dmul+0x4cc>)
 8012286:	9301      	str	r3, [sp, #4]
 8012288:	e652      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801228a:	2280      	movs	r2, #128	; 0x80
 801228c:	0312      	lsls	r2, r2, #12
 801228e:	4314      	orrs	r4, r2
 8012290:	0324      	lsls	r4, r4, #12
 8012292:	4a22      	ldr	r2, [pc, #136]	; (801231c <__aeabi_dmul+0x4cc>)
 8012294:	0b24      	lsrs	r4, r4, #12
 8012296:	9701      	str	r7, [sp, #4]
 8012298:	e64a      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801229a:	f7fe f80f 	bl	80102bc <__clzsi2>
 801229e:	0003      	movs	r3, r0
 80122a0:	001a      	movs	r2, r3
 80122a2:	3215      	adds	r2, #21
 80122a4:	3020      	adds	r0, #32
 80122a6:	2a1c      	cmp	r2, #28
 80122a8:	dc00      	bgt.n	80122ac <__aeabi_dmul+0x45c>
 80122aa:	e684      	b.n	8011fb6 <__aeabi_dmul+0x166>
 80122ac:	4656      	mov	r6, sl
 80122ae:	3b08      	subs	r3, #8
 80122b0:	2200      	movs	r2, #0
 80122b2:	409e      	lsls	r6, r3
 80122b4:	e689      	b.n	8011fca <__aeabi_dmul+0x17a>
 80122b6:	f7fe f801 	bl	80102bc <__clzsi2>
 80122ba:	0001      	movs	r1, r0
 80122bc:	0002      	movs	r2, r0
 80122be:	3115      	adds	r1, #21
 80122c0:	3220      	adds	r2, #32
 80122c2:	291c      	cmp	r1, #28
 80122c4:	dc00      	bgt.n	80122c8 <__aeabi_dmul+0x478>
 80122c6:	e64e      	b.n	8011f66 <__aeabi_dmul+0x116>
 80122c8:	0034      	movs	r4, r6
 80122ca:	3808      	subs	r0, #8
 80122cc:	2500      	movs	r5, #0
 80122ce:	4084      	lsls	r4, r0
 80122d0:	e653      	b.n	8011f7a <__aeabi_dmul+0x12a>
 80122d2:	9b00      	ldr	r3, [sp, #0]
 80122d4:	469c      	mov	ip, r3
 80122d6:	e741      	b.n	801215c <__aeabi_dmul+0x30c>
 80122d8:	4912      	ldr	r1, [pc, #72]	; (8012324 <__aeabi_dmul+0x4d4>)
 80122da:	0022      	movs	r2, r4
 80122dc:	4461      	add	r1, ip
 80122de:	002e      	movs	r6, r5
 80122e0:	408d      	lsls	r5, r1
 80122e2:	408a      	lsls	r2, r1
 80122e4:	40c6      	lsrs	r6, r0
 80122e6:	1e69      	subs	r1, r5, #1
 80122e8:	418d      	sbcs	r5, r1
 80122ea:	4332      	orrs	r2, r6
 80122ec:	432a      	orrs	r2, r5
 80122ee:	40c4      	lsrs	r4, r0
 80122f0:	0753      	lsls	r3, r2, #29
 80122f2:	d0b6      	beq.n	8012262 <__aeabi_dmul+0x412>
 80122f4:	210f      	movs	r1, #15
 80122f6:	4011      	ands	r1, r2
 80122f8:	2904      	cmp	r1, #4
 80122fa:	d1ac      	bne.n	8012256 <__aeabi_dmul+0x406>
 80122fc:	e7b1      	b.n	8012262 <__aeabi_dmul+0x412>
 80122fe:	0765      	lsls	r5, r4, #29
 8012300:	0264      	lsls	r4, r4, #9
 8012302:	0b24      	lsrs	r4, r4, #12
 8012304:	08d2      	lsrs	r2, r2, #3
 8012306:	4315      	orrs	r5, r2
 8012308:	2200      	movs	r2, #0
 801230a:	e611      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801230c:	2280      	movs	r2, #128	; 0x80
 801230e:	0312      	lsls	r2, r2, #12
 8012310:	4314      	orrs	r4, r2
 8012312:	0324      	lsls	r4, r4, #12
 8012314:	4a01      	ldr	r2, [pc, #4]	; (801231c <__aeabi_dmul+0x4cc>)
 8012316:	0b24      	lsrs	r4, r4, #12
 8012318:	e60a      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801231a:	46c0      	nop			; (mov r8, r8)
 801231c:	000007ff 	.word	0x000007ff
 8012320:	0000043e 	.word	0x0000043e
 8012324:	0000041e 	.word	0x0000041e

08012328 <__aeabi_dsub>:
 8012328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801232a:	4657      	mov	r7, sl
 801232c:	464e      	mov	r6, r9
 801232e:	4645      	mov	r5, r8
 8012330:	46de      	mov	lr, fp
 8012332:	0004      	movs	r4, r0
 8012334:	b5e0      	push	{r5, r6, r7, lr}
 8012336:	001f      	movs	r7, r3
 8012338:	0010      	movs	r0, r2
 801233a:	030b      	lsls	r3, r1, #12
 801233c:	0f62      	lsrs	r2, r4, #29
 801233e:	004e      	lsls	r6, r1, #1
 8012340:	0fcd      	lsrs	r5, r1, #31
 8012342:	0a5b      	lsrs	r3, r3, #9
 8012344:	0339      	lsls	r1, r7, #12
 8012346:	4313      	orrs	r3, r2
 8012348:	0a49      	lsrs	r1, r1, #9
 801234a:	00e2      	lsls	r2, r4, #3
 801234c:	0f44      	lsrs	r4, r0, #29
 801234e:	4321      	orrs	r1, r4
 8012350:	4cc2      	ldr	r4, [pc, #776]	; (801265c <__aeabi_dsub+0x334>)
 8012352:	4691      	mov	r9, r2
 8012354:	4692      	mov	sl, r2
 8012356:	00c0      	lsls	r0, r0, #3
 8012358:	007a      	lsls	r2, r7, #1
 801235a:	4680      	mov	r8, r0
 801235c:	0d76      	lsrs	r6, r6, #21
 801235e:	0d52      	lsrs	r2, r2, #21
 8012360:	0fff      	lsrs	r7, r7, #31
 8012362:	42a2      	cmp	r2, r4
 8012364:	d100      	bne.n	8012368 <__aeabi_dsub+0x40>
 8012366:	e0b4      	b.n	80124d2 <__aeabi_dsub+0x1aa>
 8012368:	2401      	movs	r4, #1
 801236a:	4067      	eors	r7, r4
 801236c:	46bb      	mov	fp, r7
 801236e:	42bd      	cmp	r5, r7
 8012370:	d100      	bne.n	8012374 <__aeabi_dsub+0x4c>
 8012372:	e088      	b.n	8012486 <__aeabi_dsub+0x15e>
 8012374:	1ab4      	subs	r4, r6, r2
 8012376:	46a4      	mov	ip, r4
 8012378:	2c00      	cmp	r4, #0
 801237a:	dc00      	bgt.n	801237e <__aeabi_dsub+0x56>
 801237c:	e0b2      	b.n	80124e4 <__aeabi_dsub+0x1bc>
 801237e:	2a00      	cmp	r2, #0
 8012380:	d100      	bne.n	8012384 <__aeabi_dsub+0x5c>
 8012382:	e0c5      	b.n	8012510 <__aeabi_dsub+0x1e8>
 8012384:	4ab5      	ldr	r2, [pc, #724]	; (801265c <__aeabi_dsub+0x334>)
 8012386:	4296      	cmp	r6, r2
 8012388:	d100      	bne.n	801238c <__aeabi_dsub+0x64>
 801238a:	e28b      	b.n	80128a4 <__aeabi_dsub+0x57c>
 801238c:	2280      	movs	r2, #128	; 0x80
 801238e:	0412      	lsls	r2, r2, #16
 8012390:	4311      	orrs	r1, r2
 8012392:	4662      	mov	r2, ip
 8012394:	2a38      	cmp	r2, #56	; 0x38
 8012396:	dd00      	ble.n	801239a <__aeabi_dsub+0x72>
 8012398:	e1a1      	b.n	80126de <__aeabi_dsub+0x3b6>
 801239a:	2a1f      	cmp	r2, #31
 801239c:	dd00      	ble.n	80123a0 <__aeabi_dsub+0x78>
 801239e:	e216      	b.n	80127ce <__aeabi_dsub+0x4a6>
 80123a0:	2720      	movs	r7, #32
 80123a2:	000c      	movs	r4, r1
 80123a4:	1abf      	subs	r7, r7, r2
 80123a6:	40bc      	lsls	r4, r7
 80123a8:	0002      	movs	r2, r0
 80123aa:	46a0      	mov	r8, r4
 80123ac:	4664      	mov	r4, ip
 80123ae:	40b8      	lsls	r0, r7
 80123b0:	40e2      	lsrs	r2, r4
 80123b2:	4644      	mov	r4, r8
 80123b4:	4314      	orrs	r4, r2
 80123b6:	0002      	movs	r2, r0
 80123b8:	1e50      	subs	r0, r2, #1
 80123ba:	4182      	sbcs	r2, r0
 80123bc:	4660      	mov	r0, ip
 80123be:	40c1      	lsrs	r1, r0
 80123c0:	4322      	orrs	r2, r4
 80123c2:	1a5b      	subs	r3, r3, r1
 80123c4:	4649      	mov	r1, r9
 80123c6:	1a8c      	subs	r4, r1, r2
 80123c8:	45a1      	cmp	r9, r4
 80123ca:	4192      	sbcs	r2, r2
 80123cc:	4252      	negs	r2, r2
 80123ce:	1a9b      	subs	r3, r3, r2
 80123d0:	4698      	mov	r8, r3
 80123d2:	4643      	mov	r3, r8
 80123d4:	021b      	lsls	r3, r3, #8
 80123d6:	d400      	bmi.n	80123da <__aeabi_dsub+0xb2>
 80123d8:	e117      	b.n	801260a <__aeabi_dsub+0x2e2>
 80123da:	4643      	mov	r3, r8
 80123dc:	025b      	lsls	r3, r3, #9
 80123de:	0a5b      	lsrs	r3, r3, #9
 80123e0:	4698      	mov	r8, r3
 80123e2:	4643      	mov	r3, r8
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d100      	bne.n	80123ea <__aeabi_dsub+0xc2>
 80123e8:	e16c      	b.n	80126c4 <__aeabi_dsub+0x39c>
 80123ea:	4640      	mov	r0, r8
 80123ec:	f7fd ff66 	bl	80102bc <__clzsi2>
 80123f0:	0002      	movs	r2, r0
 80123f2:	3a08      	subs	r2, #8
 80123f4:	2120      	movs	r1, #32
 80123f6:	0020      	movs	r0, r4
 80123f8:	4643      	mov	r3, r8
 80123fa:	1a89      	subs	r1, r1, r2
 80123fc:	4093      	lsls	r3, r2
 80123fe:	40c8      	lsrs	r0, r1
 8012400:	4094      	lsls	r4, r2
 8012402:	4303      	orrs	r3, r0
 8012404:	4296      	cmp	r6, r2
 8012406:	dd00      	ble.n	801240a <__aeabi_dsub+0xe2>
 8012408:	e157      	b.n	80126ba <__aeabi_dsub+0x392>
 801240a:	1b96      	subs	r6, r2, r6
 801240c:	1c71      	adds	r1, r6, #1
 801240e:	291f      	cmp	r1, #31
 8012410:	dd00      	ble.n	8012414 <__aeabi_dsub+0xec>
 8012412:	e1cb      	b.n	80127ac <__aeabi_dsub+0x484>
 8012414:	2220      	movs	r2, #32
 8012416:	0018      	movs	r0, r3
 8012418:	0026      	movs	r6, r4
 801241a:	1a52      	subs	r2, r2, r1
 801241c:	4094      	lsls	r4, r2
 801241e:	4090      	lsls	r0, r2
 8012420:	40ce      	lsrs	r6, r1
 8012422:	40cb      	lsrs	r3, r1
 8012424:	1e62      	subs	r2, r4, #1
 8012426:	4194      	sbcs	r4, r2
 8012428:	4330      	orrs	r0, r6
 801242a:	4698      	mov	r8, r3
 801242c:	2600      	movs	r6, #0
 801242e:	4304      	orrs	r4, r0
 8012430:	0763      	lsls	r3, r4, #29
 8012432:	d009      	beq.n	8012448 <__aeabi_dsub+0x120>
 8012434:	230f      	movs	r3, #15
 8012436:	4023      	ands	r3, r4
 8012438:	2b04      	cmp	r3, #4
 801243a:	d005      	beq.n	8012448 <__aeabi_dsub+0x120>
 801243c:	1d23      	adds	r3, r4, #4
 801243e:	42a3      	cmp	r3, r4
 8012440:	41a4      	sbcs	r4, r4
 8012442:	4264      	negs	r4, r4
 8012444:	44a0      	add	r8, r4
 8012446:	001c      	movs	r4, r3
 8012448:	4643      	mov	r3, r8
 801244a:	021b      	lsls	r3, r3, #8
 801244c:	d400      	bmi.n	8012450 <__aeabi_dsub+0x128>
 801244e:	e0df      	b.n	8012610 <__aeabi_dsub+0x2e8>
 8012450:	4b82      	ldr	r3, [pc, #520]	; (801265c <__aeabi_dsub+0x334>)
 8012452:	3601      	adds	r6, #1
 8012454:	429e      	cmp	r6, r3
 8012456:	d100      	bne.n	801245a <__aeabi_dsub+0x132>
 8012458:	e0fb      	b.n	8012652 <__aeabi_dsub+0x32a>
 801245a:	4642      	mov	r2, r8
 801245c:	4b80      	ldr	r3, [pc, #512]	; (8012660 <__aeabi_dsub+0x338>)
 801245e:	08e4      	lsrs	r4, r4, #3
 8012460:	401a      	ands	r2, r3
 8012462:	0013      	movs	r3, r2
 8012464:	0571      	lsls	r1, r6, #21
 8012466:	0752      	lsls	r2, r2, #29
 8012468:	025b      	lsls	r3, r3, #9
 801246a:	4322      	orrs	r2, r4
 801246c:	0b1b      	lsrs	r3, r3, #12
 801246e:	0d49      	lsrs	r1, r1, #21
 8012470:	0509      	lsls	r1, r1, #20
 8012472:	07ed      	lsls	r5, r5, #31
 8012474:	4319      	orrs	r1, r3
 8012476:	4329      	orrs	r1, r5
 8012478:	0010      	movs	r0, r2
 801247a:	bcf0      	pop	{r4, r5, r6, r7}
 801247c:	46bb      	mov	fp, r7
 801247e:	46b2      	mov	sl, r6
 8012480:	46a9      	mov	r9, r5
 8012482:	46a0      	mov	r8, r4
 8012484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012486:	1ab4      	subs	r4, r6, r2
 8012488:	46a4      	mov	ip, r4
 801248a:	2c00      	cmp	r4, #0
 801248c:	dd58      	ble.n	8012540 <__aeabi_dsub+0x218>
 801248e:	2a00      	cmp	r2, #0
 8012490:	d100      	bne.n	8012494 <__aeabi_dsub+0x16c>
 8012492:	e09e      	b.n	80125d2 <__aeabi_dsub+0x2aa>
 8012494:	4a71      	ldr	r2, [pc, #452]	; (801265c <__aeabi_dsub+0x334>)
 8012496:	4296      	cmp	r6, r2
 8012498:	d100      	bne.n	801249c <__aeabi_dsub+0x174>
 801249a:	e13b      	b.n	8012714 <__aeabi_dsub+0x3ec>
 801249c:	2280      	movs	r2, #128	; 0x80
 801249e:	0412      	lsls	r2, r2, #16
 80124a0:	4311      	orrs	r1, r2
 80124a2:	4662      	mov	r2, ip
 80124a4:	2a38      	cmp	r2, #56	; 0x38
 80124a6:	dd00      	ble.n	80124aa <__aeabi_dsub+0x182>
 80124a8:	e0c1      	b.n	801262e <__aeabi_dsub+0x306>
 80124aa:	2a1f      	cmp	r2, #31
 80124ac:	dc00      	bgt.n	80124b0 <__aeabi_dsub+0x188>
 80124ae:	e1bb      	b.n	8012828 <__aeabi_dsub+0x500>
 80124b0:	000c      	movs	r4, r1
 80124b2:	3a20      	subs	r2, #32
 80124b4:	40d4      	lsrs	r4, r2
 80124b6:	0022      	movs	r2, r4
 80124b8:	4664      	mov	r4, ip
 80124ba:	2c20      	cmp	r4, #32
 80124bc:	d004      	beq.n	80124c8 <__aeabi_dsub+0x1a0>
 80124be:	2740      	movs	r7, #64	; 0x40
 80124c0:	1b3f      	subs	r7, r7, r4
 80124c2:	40b9      	lsls	r1, r7
 80124c4:	4308      	orrs	r0, r1
 80124c6:	4680      	mov	r8, r0
 80124c8:	4644      	mov	r4, r8
 80124ca:	1e61      	subs	r1, r4, #1
 80124cc:	418c      	sbcs	r4, r1
 80124ce:	4314      	orrs	r4, r2
 80124d0:	e0b1      	b.n	8012636 <__aeabi_dsub+0x30e>
 80124d2:	000c      	movs	r4, r1
 80124d4:	4304      	orrs	r4, r0
 80124d6:	d02a      	beq.n	801252e <__aeabi_dsub+0x206>
 80124d8:	46bb      	mov	fp, r7
 80124da:	42bd      	cmp	r5, r7
 80124dc:	d02d      	beq.n	801253a <__aeabi_dsub+0x212>
 80124de:	4c61      	ldr	r4, [pc, #388]	; (8012664 <__aeabi_dsub+0x33c>)
 80124e0:	46a4      	mov	ip, r4
 80124e2:	44b4      	add	ip, r6
 80124e4:	4664      	mov	r4, ip
 80124e6:	2c00      	cmp	r4, #0
 80124e8:	d05c      	beq.n	80125a4 <__aeabi_dsub+0x27c>
 80124ea:	1b94      	subs	r4, r2, r6
 80124ec:	46a4      	mov	ip, r4
 80124ee:	2e00      	cmp	r6, #0
 80124f0:	d000      	beq.n	80124f4 <__aeabi_dsub+0x1cc>
 80124f2:	e115      	b.n	8012720 <__aeabi_dsub+0x3f8>
 80124f4:	464d      	mov	r5, r9
 80124f6:	431d      	orrs	r5, r3
 80124f8:	d100      	bne.n	80124fc <__aeabi_dsub+0x1d4>
 80124fa:	e1c3      	b.n	8012884 <__aeabi_dsub+0x55c>
 80124fc:	1e65      	subs	r5, r4, #1
 80124fe:	2c01      	cmp	r4, #1
 8012500:	d100      	bne.n	8012504 <__aeabi_dsub+0x1dc>
 8012502:	e20c      	b.n	801291e <__aeabi_dsub+0x5f6>
 8012504:	4e55      	ldr	r6, [pc, #340]	; (801265c <__aeabi_dsub+0x334>)
 8012506:	42b4      	cmp	r4, r6
 8012508:	d100      	bne.n	801250c <__aeabi_dsub+0x1e4>
 801250a:	e1f8      	b.n	80128fe <__aeabi_dsub+0x5d6>
 801250c:	46ac      	mov	ip, r5
 801250e:	e10e      	b.n	801272e <__aeabi_dsub+0x406>
 8012510:	000a      	movs	r2, r1
 8012512:	4302      	orrs	r2, r0
 8012514:	d100      	bne.n	8012518 <__aeabi_dsub+0x1f0>
 8012516:	e136      	b.n	8012786 <__aeabi_dsub+0x45e>
 8012518:	0022      	movs	r2, r4
 801251a:	3a01      	subs	r2, #1
 801251c:	2c01      	cmp	r4, #1
 801251e:	d100      	bne.n	8012522 <__aeabi_dsub+0x1fa>
 8012520:	e1c6      	b.n	80128b0 <__aeabi_dsub+0x588>
 8012522:	4c4e      	ldr	r4, [pc, #312]	; (801265c <__aeabi_dsub+0x334>)
 8012524:	45a4      	cmp	ip, r4
 8012526:	d100      	bne.n	801252a <__aeabi_dsub+0x202>
 8012528:	e0f4      	b.n	8012714 <__aeabi_dsub+0x3ec>
 801252a:	4694      	mov	ip, r2
 801252c:	e731      	b.n	8012392 <__aeabi_dsub+0x6a>
 801252e:	2401      	movs	r4, #1
 8012530:	4067      	eors	r7, r4
 8012532:	46bb      	mov	fp, r7
 8012534:	42bd      	cmp	r5, r7
 8012536:	d000      	beq.n	801253a <__aeabi_dsub+0x212>
 8012538:	e71c      	b.n	8012374 <__aeabi_dsub+0x4c>
 801253a:	4c4a      	ldr	r4, [pc, #296]	; (8012664 <__aeabi_dsub+0x33c>)
 801253c:	46a4      	mov	ip, r4
 801253e:	44b4      	add	ip, r6
 8012540:	4664      	mov	r4, ip
 8012542:	2c00      	cmp	r4, #0
 8012544:	d100      	bne.n	8012548 <__aeabi_dsub+0x220>
 8012546:	e0cf      	b.n	80126e8 <__aeabi_dsub+0x3c0>
 8012548:	1b94      	subs	r4, r2, r6
 801254a:	46a4      	mov	ip, r4
 801254c:	2e00      	cmp	r6, #0
 801254e:	d100      	bne.n	8012552 <__aeabi_dsub+0x22a>
 8012550:	e15c      	b.n	801280c <__aeabi_dsub+0x4e4>
 8012552:	4e42      	ldr	r6, [pc, #264]	; (801265c <__aeabi_dsub+0x334>)
 8012554:	42b2      	cmp	r2, r6
 8012556:	d100      	bne.n	801255a <__aeabi_dsub+0x232>
 8012558:	e1ec      	b.n	8012934 <__aeabi_dsub+0x60c>
 801255a:	2680      	movs	r6, #128	; 0x80
 801255c:	0436      	lsls	r6, r6, #16
 801255e:	4333      	orrs	r3, r6
 8012560:	4664      	mov	r4, ip
 8012562:	2c38      	cmp	r4, #56	; 0x38
 8012564:	dd00      	ble.n	8012568 <__aeabi_dsub+0x240>
 8012566:	e1b3      	b.n	80128d0 <__aeabi_dsub+0x5a8>
 8012568:	2c1f      	cmp	r4, #31
 801256a:	dd00      	ble.n	801256e <__aeabi_dsub+0x246>
 801256c:	e238      	b.n	80129e0 <__aeabi_dsub+0x6b8>
 801256e:	2620      	movs	r6, #32
 8012570:	1b36      	subs	r6, r6, r4
 8012572:	001c      	movs	r4, r3
 8012574:	40b4      	lsls	r4, r6
 8012576:	464f      	mov	r7, r9
 8012578:	46a0      	mov	r8, r4
 801257a:	4664      	mov	r4, ip
 801257c:	40e7      	lsrs	r7, r4
 801257e:	4644      	mov	r4, r8
 8012580:	433c      	orrs	r4, r7
 8012582:	464f      	mov	r7, r9
 8012584:	40b7      	lsls	r7, r6
 8012586:	003e      	movs	r6, r7
 8012588:	1e77      	subs	r7, r6, #1
 801258a:	41be      	sbcs	r6, r7
 801258c:	4334      	orrs	r4, r6
 801258e:	4666      	mov	r6, ip
 8012590:	40f3      	lsrs	r3, r6
 8012592:	18c9      	adds	r1, r1, r3
 8012594:	1824      	adds	r4, r4, r0
 8012596:	4284      	cmp	r4, r0
 8012598:	419b      	sbcs	r3, r3
 801259a:	425b      	negs	r3, r3
 801259c:	4698      	mov	r8, r3
 801259e:	0016      	movs	r6, r2
 80125a0:	4488      	add	r8, r1
 80125a2:	e04e      	b.n	8012642 <__aeabi_dsub+0x31a>
 80125a4:	4a30      	ldr	r2, [pc, #192]	; (8012668 <__aeabi_dsub+0x340>)
 80125a6:	1c74      	adds	r4, r6, #1
 80125a8:	4214      	tst	r4, r2
 80125aa:	d000      	beq.n	80125ae <__aeabi_dsub+0x286>
 80125ac:	e0d6      	b.n	801275c <__aeabi_dsub+0x434>
 80125ae:	464a      	mov	r2, r9
 80125b0:	431a      	orrs	r2, r3
 80125b2:	2e00      	cmp	r6, #0
 80125b4:	d000      	beq.n	80125b8 <__aeabi_dsub+0x290>
 80125b6:	e15b      	b.n	8012870 <__aeabi_dsub+0x548>
 80125b8:	2a00      	cmp	r2, #0
 80125ba:	d100      	bne.n	80125be <__aeabi_dsub+0x296>
 80125bc:	e1a5      	b.n	801290a <__aeabi_dsub+0x5e2>
 80125be:	000a      	movs	r2, r1
 80125c0:	4302      	orrs	r2, r0
 80125c2:	d000      	beq.n	80125c6 <__aeabi_dsub+0x29e>
 80125c4:	e1bb      	b.n	801293e <__aeabi_dsub+0x616>
 80125c6:	464a      	mov	r2, r9
 80125c8:	0759      	lsls	r1, r3, #29
 80125ca:	08d2      	lsrs	r2, r2, #3
 80125cc:	430a      	orrs	r2, r1
 80125ce:	08db      	lsrs	r3, r3, #3
 80125d0:	e027      	b.n	8012622 <__aeabi_dsub+0x2fa>
 80125d2:	000a      	movs	r2, r1
 80125d4:	4302      	orrs	r2, r0
 80125d6:	d100      	bne.n	80125da <__aeabi_dsub+0x2b2>
 80125d8:	e174      	b.n	80128c4 <__aeabi_dsub+0x59c>
 80125da:	0022      	movs	r2, r4
 80125dc:	3a01      	subs	r2, #1
 80125de:	2c01      	cmp	r4, #1
 80125e0:	d005      	beq.n	80125ee <__aeabi_dsub+0x2c6>
 80125e2:	4c1e      	ldr	r4, [pc, #120]	; (801265c <__aeabi_dsub+0x334>)
 80125e4:	45a4      	cmp	ip, r4
 80125e6:	d100      	bne.n	80125ea <__aeabi_dsub+0x2c2>
 80125e8:	e094      	b.n	8012714 <__aeabi_dsub+0x3ec>
 80125ea:	4694      	mov	ip, r2
 80125ec:	e759      	b.n	80124a2 <__aeabi_dsub+0x17a>
 80125ee:	4448      	add	r0, r9
 80125f0:	4548      	cmp	r0, r9
 80125f2:	4192      	sbcs	r2, r2
 80125f4:	185b      	adds	r3, r3, r1
 80125f6:	4698      	mov	r8, r3
 80125f8:	0004      	movs	r4, r0
 80125fa:	4252      	negs	r2, r2
 80125fc:	4490      	add	r8, r2
 80125fe:	4643      	mov	r3, r8
 8012600:	2602      	movs	r6, #2
 8012602:	021b      	lsls	r3, r3, #8
 8012604:	d500      	bpl.n	8012608 <__aeabi_dsub+0x2e0>
 8012606:	e0c4      	b.n	8012792 <__aeabi_dsub+0x46a>
 8012608:	3e01      	subs	r6, #1
 801260a:	0763      	lsls	r3, r4, #29
 801260c:	d000      	beq.n	8012610 <__aeabi_dsub+0x2e8>
 801260e:	e711      	b.n	8012434 <__aeabi_dsub+0x10c>
 8012610:	4643      	mov	r3, r8
 8012612:	46b4      	mov	ip, r6
 8012614:	0759      	lsls	r1, r3, #29
 8012616:	08e2      	lsrs	r2, r4, #3
 8012618:	430a      	orrs	r2, r1
 801261a:	08db      	lsrs	r3, r3, #3
 801261c:	490f      	ldr	r1, [pc, #60]	; (801265c <__aeabi_dsub+0x334>)
 801261e:	458c      	cmp	ip, r1
 8012620:	d040      	beq.n	80126a4 <__aeabi_dsub+0x37c>
 8012622:	4661      	mov	r1, ip
 8012624:	031b      	lsls	r3, r3, #12
 8012626:	0549      	lsls	r1, r1, #21
 8012628:	0b1b      	lsrs	r3, r3, #12
 801262a:	0d49      	lsrs	r1, r1, #21
 801262c:	e720      	b.n	8012470 <__aeabi_dsub+0x148>
 801262e:	4301      	orrs	r1, r0
 8012630:	000c      	movs	r4, r1
 8012632:	1e61      	subs	r1, r4, #1
 8012634:	418c      	sbcs	r4, r1
 8012636:	444c      	add	r4, r9
 8012638:	454c      	cmp	r4, r9
 801263a:	4192      	sbcs	r2, r2
 801263c:	4252      	negs	r2, r2
 801263e:	4690      	mov	r8, r2
 8012640:	4498      	add	r8, r3
 8012642:	4643      	mov	r3, r8
 8012644:	021b      	lsls	r3, r3, #8
 8012646:	d5e0      	bpl.n	801260a <__aeabi_dsub+0x2e2>
 8012648:	4b04      	ldr	r3, [pc, #16]	; (801265c <__aeabi_dsub+0x334>)
 801264a:	3601      	adds	r6, #1
 801264c:	429e      	cmp	r6, r3
 801264e:	d000      	beq.n	8012652 <__aeabi_dsub+0x32a>
 8012650:	e09f      	b.n	8012792 <__aeabi_dsub+0x46a>
 8012652:	0031      	movs	r1, r6
 8012654:	2300      	movs	r3, #0
 8012656:	2200      	movs	r2, #0
 8012658:	e70a      	b.n	8012470 <__aeabi_dsub+0x148>
 801265a:	46c0      	nop			; (mov r8, r8)
 801265c:	000007ff 	.word	0x000007ff
 8012660:	ff7fffff 	.word	0xff7fffff
 8012664:	fffff801 	.word	0xfffff801
 8012668:	000007fe 	.word	0x000007fe
 801266c:	2a00      	cmp	r2, #0
 801266e:	d100      	bne.n	8012672 <__aeabi_dsub+0x34a>
 8012670:	e160      	b.n	8012934 <__aeabi_dsub+0x60c>
 8012672:	000a      	movs	r2, r1
 8012674:	4302      	orrs	r2, r0
 8012676:	d04d      	beq.n	8012714 <__aeabi_dsub+0x3ec>
 8012678:	464a      	mov	r2, r9
 801267a:	075c      	lsls	r4, r3, #29
 801267c:	08d2      	lsrs	r2, r2, #3
 801267e:	4322      	orrs	r2, r4
 8012680:	2480      	movs	r4, #128	; 0x80
 8012682:	08db      	lsrs	r3, r3, #3
 8012684:	0324      	lsls	r4, r4, #12
 8012686:	4223      	tst	r3, r4
 8012688:	d007      	beq.n	801269a <__aeabi_dsub+0x372>
 801268a:	08ce      	lsrs	r6, r1, #3
 801268c:	4226      	tst	r6, r4
 801268e:	d104      	bne.n	801269a <__aeabi_dsub+0x372>
 8012690:	465d      	mov	r5, fp
 8012692:	0033      	movs	r3, r6
 8012694:	08c2      	lsrs	r2, r0, #3
 8012696:	0749      	lsls	r1, r1, #29
 8012698:	430a      	orrs	r2, r1
 801269a:	0f51      	lsrs	r1, r2, #29
 801269c:	00d2      	lsls	r2, r2, #3
 801269e:	08d2      	lsrs	r2, r2, #3
 80126a0:	0749      	lsls	r1, r1, #29
 80126a2:	430a      	orrs	r2, r1
 80126a4:	0011      	movs	r1, r2
 80126a6:	4319      	orrs	r1, r3
 80126a8:	d100      	bne.n	80126ac <__aeabi_dsub+0x384>
 80126aa:	e1c8      	b.n	8012a3e <__aeabi_dsub+0x716>
 80126ac:	2180      	movs	r1, #128	; 0x80
 80126ae:	0309      	lsls	r1, r1, #12
 80126b0:	430b      	orrs	r3, r1
 80126b2:	031b      	lsls	r3, r3, #12
 80126b4:	49d5      	ldr	r1, [pc, #852]	; (8012a0c <__aeabi_dsub+0x6e4>)
 80126b6:	0b1b      	lsrs	r3, r3, #12
 80126b8:	e6da      	b.n	8012470 <__aeabi_dsub+0x148>
 80126ba:	49d5      	ldr	r1, [pc, #852]	; (8012a10 <__aeabi_dsub+0x6e8>)
 80126bc:	1ab6      	subs	r6, r6, r2
 80126be:	400b      	ands	r3, r1
 80126c0:	4698      	mov	r8, r3
 80126c2:	e6b5      	b.n	8012430 <__aeabi_dsub+0x108>
 80126c4:	0020      	movs	r0, r4
 80126c6:	f7fd fdf9 	bl	80102bc <__clzsi2>
 80126ca:	0002      	movs	r2, r0
 80126cc:	3218      	adds	r2, #24
 80126ce:	2a1f      	cmp	r2, #31
 80126d0:	dc00      	bgt.n	80126d4 <__aeabi_dsub+0x3ac>
 80126d2:	e68f      	b.n	80123f4 <__aeabi_dsub+0xcc>
 80126d4:	0023      	movs	r3, r4
 80126d6:	3808      	subs	r0, #8
 80126d8:	4083      	lsls	r3, r0
 80126da:	2400      	movs	r4, #0
 80126dc:	e692      	b.n	8012404 <__aeabi_dsub+0xdc>
 80126de:	4308      	orrs	r0, r1
 80126e0:	0002      	movs	r2, r0
 80126e2:	1e50      	subs	r0, r2, #1
 80126e4:	4182      	sbcs	r2, r0
 80126e6:	e66d      	b.n	80123c4 <__aeabi_dsub+0x9c>
 80126e8:	4cca      	ldr	r4, [pc, #808]	; (8012a14 <__aeabi_dsub+0x6ec>)
 80126ea:	1c72      	adds	r2, r6, #1
 80126ec:	4222      	tst	r2, r4
 80126ee:	d000      	beq.n	80126f2 <__aeabi_dsub+0x3ca>
 80126f0:	e0ad      	b.n	801284e <__aeabi_dsub+0x526>
 80126f2:	464a      	mov	r2, r9
 80126f4:	431a      	orrs	r2, r3
 80126f6:	2e00      	cmp	r6, #0
 80126f8:	d1b8      	bne.n	801266c <__aeabi_dsub+0x344>
 80126fa:	2a00      	cmp	r2, #0
 80126fc:	d100      	bne.n	8012700 <__aeabi_dsub+0x3d8>
 80126fe:	e158      	b.n	80129b2 <__aeabi_dsub+0x68a>
 8012700:	000a      	movs	r2, r1
 8012702:	4302      	orrs	r2, r0
 8012704:	d000      	beq.n	8012708 <__aeabi_dsub+0x3e0>
 8012706:	e159      	b.n	80129bc <__aeabi_dsub+0x694>
 8012708:	464a      	mov	r2, r9
 801270a:	0759      	lsls	r1, r3, #29
 801270c:	08d2      	lsrs	r2, r2, #3
 801270e:	430a      	orrs	r2, r1
 8012710:	08db      	lsrs	r3, r3, #3
 8012712:	e786      	b.n	8012622 <__aeabi_dsub+0x2fa>
 8012714:	464a      	mov	r2, r9
 8012716:	0759      	lsls	r1, r3, #29
 8012718:	08d2      	lsrs	r2, r2, #3
 801271a:	430a      	orrs	r2, r1
 801271c:	08db      	lsrs	r3, r3, #3
 801271e:	e7c1      	b.n	80126a4 <__aeabi_dsub+0x37c>
 8012720:	4dba      	ldr	r5, [pc, #744]	; (8012a0c <__aeabi_dsub+0x6e4>)
 8012722:	42aa      	cmp	r2, r5
 8012724:	d100      	bne.n	8012728 <__aeabi_dsub+0x400>
 8012726:	e11e      	b.n	8012966 <__aeabi_dsub+0x63e>
 8012728:	2580      	movs	r5, #128	; 0x80
 801272a:	042d      	lsls	r5, r5, #16
 801272c:	432b      	orrs	r3, r5
 801272e:	4664      	mov	r4, ip
 8012730:	2c38      	cmp	r4, #56	; 0x38
 8012732:	dc5d      	bgt.n	80127f0 <__aeabi_dsub+0x4c8>
 8012734:	2c1f      	cmp	r4, #31
 8012736:	dd00      	ble.n	801273a <__aeabi_dsub+0x412>
 8012738:	e0d0      	b.n	80128dc <__aeabi_dsub+0x5b4>
 801273a:	2520      	movs	r5, #32
 801273c:	4667      	mov	r7, ip
 801273e:	1b2d      	subs	r5, r5, r4
 8012740:	464e      	mov	r6, r9
 8012742:	001c      	movs	r4, r3
 8012744:	40fe      	lsrs	r6, r7
 8012746:	40ac      	lsls	r4, r5
 8012748:	4334      	orrs	r4, r6
 801274a:	464e      	mov	r6, r9
 801274c:	40ae      	lsls	r6, r5
 801274e:	0035      	movs	r5, r6
 8012750:	40fb      	lsrs	r3, r7
 8012752:	1e6e      	subs	r6, r5, #1
 8012754:	41b5      	sbcs	r5, r6
 8012756:	1ac9      	subs	r1, r1, r3
 8012758:	432c      	orrs	r4, r5
 801275a:	e04e      	b.n	80127fa <__aeabi_dsub+0x4d2>
 801275c:	464a      	mov	r2, r9
 801275e:	1a14      	subs	r4, r2, r0
 8012760:	45a1      	cmp	r9, r4
 8012762:	4192      	sbcs	r2, r2
 8012764:	4252      	negs	r2, r2
 8012766:	4690      	mov	r8, r2
 8012768:	1a5f      	subs	r7, r3, r1
 801276a:	003a      	movs	r2, r7
 801276c:	4647      	mov	r7, r8
 801276e:	1bd2      	subs	r2, r2, r7
 8012770:	4690      	mov	r8, r2
 8012772:	0212      	lsls	r2, r2, #8
 8012774:	d500      	bpl.n	8012778 <__aeabi_dsub+0x450>
 8012776:	e08b      	b.n	8012890 <__aeabi_dsub+0x568>
 8012778:	4642      	mov	r2, r8
 801277a:	4322      	orrs	r2, r4
 801277c:	d000      	beq.n	8012780 <__aeabi_dsub+0x458>
 801277e:	e630      	b.n	80123e2 <__aeabi_dsub+0xba>
 8012780:	2300      	movs	r3, #0
 8012782:	2500      	movs	r5, #0
 8012784:	e74d      	b.n	8012622 <__aeabi_dsub+0x2fa>
 8012786:	464a      	mov	r2, r9
 8012788:	0759      	lsls	r1, r3, #29
 801278a:	08d2      	lsrs	r2, r2, #3
 801278c:	430a      	orrs	r2, r1
 801278e:	08db      	lsrs	r3, r3, #3
 8012790:	e744      	b.n	801261c <__aeabi_dsub+0x2f4>
 8012792:	4642      	mov	r2, r8
 8012794:	4b9e      	ldr	r3, [pc, #632]	; (8012a10 <__aeabi_dsub+0x6e8>)
 8012796:	0861      	lsrs	r1, r4, #1
 8012798:	401a      	ands	r2, r3
 801279a:	0013      	movs	r3, r2
 801279c:	2201      	movs	r2, #1
 801279e:	4014      	ands	r4, r2
 80127a0:	430c      	orrs	r4, r1
 80127a2:	07da      	lsls	r2, r3, #31
 80127a4:	085b      	lsrs	r3, r3, #1
 80127a6:	4698      	mov	r8, r3
 80127a8:	4314      	orrs	r4, r2
 80127aa:	e641      	b.n	8012430 <__aeabi_dsub+0x108>
 80127ac:	001a      	movs	r2, r3
 80127ae:	3e1f      	subs	r6, #31
 80127b0:	40f2      	lsrs	r2, r6
 80127b2:	0016      	movs	r6, r2
 80127b4:	2920      	cmp	r1, #32
 80127b6:	d003      	beq.n	80127c0 <__aeabi_dsub+0x498>
 80127b8:	2240      	movs	r2, #64	; 0x40
 80127ba:	1a51      	subs	r1, r2, r1
 80127bc:	408b      	lsls	r3, r1
 80127be:	431c      	orrs	r4, r3
 80127c0:	1e62      	subs	r2, r4, #1
 80127c2:	4194      	sbcs	r4, r2
 80127c4:	2300      	movs	r3, #0
 80127c6:	4334      	orrs	r4, r6
 80127c8:	4698      	mov	r8, r3
 80127ca:	2600      	movs	r6, #0
 80127cc:	e71d      	b.n	801260a <__aeabi_dsub+0x2e2>
 80127ce:	000c      	movs	r4, r1
 80127d0:	3a20      	subs	r2, #32
 80127d2:	40d4      	lsrs	r4, r2
 80127d4:	0022      	movs	r2, r4
 80127d6:	4664      	mov	r4, ip
 80127d8:	2c20      	cmp	r4, #32
 80127da:	d004      	beq.n	80127e6 <__aeabi_dsub+0x4be>
 80127dc:	2740      	movs	r7, #64	; 0x40
 80127de:	1b3f      	subs	r7, r7, r4
 80127e0:	40b9      	lsls	r1, r7
 80127e2:	4308      	orrs	r0, r1
 80127e4:	4680      	mov	r8, r0
 80127e6:	4644      	mov	r4, r8
 80127e8:	1e61      	subs	r1, r4, #1
 80127ea:	418c      	sbcs	r4, r1
 80127ec:	4322      	orrs	r2, r4
 80127ee:	e5e9      	b.n	80123c4 <__aeabi_dsub+0x9c>
 80127f0:	464c      	mov	r4, r9
 80127f2:	4323      	orrs	r3, r4
 80127f4:	001c      	movs	r4, r3
 80127f6:	1e63      	subs	r3, r4, #1
 80127f8:	419c      	sbcs	r4, r3
 80127fa:	1b04      	subs	r4, r0, r4
 80127fc:	42a0      	cmp	r0, r4
 80127fe:	419b      	sbcs	r3, r3
 8012800:	425b      	negs	r3, r3
 8012802:	1acb      	subs	r3, r1, r3
 8012804:	4698      	mov	r8, r3
 8012806:	465d      	mov	r5, fp
 8012808:	0016      	movs	r6, r2
 801280a:	e5e2      	b.n	80123d2 <__aeabi_dsub+0xaa>
 801280c:	464e      	mov	r6, r9
 801280e:	431e      	orrs	r6, r3
 8012810:	d100      	bne.n	8012814 <__aeabi_dsub+0x4ec>
 8012812:	e0ae      	b.n	8012972 <__aeabi_dsub+0x64a>
 8012814:	1e66      	subs	r6, r4, #1
 8012816:	2c01      	cmp	r4, #1
 8012818:	d100      	bne.n	801281c <__aeabi_dsub+0x4f4>
 801281a:	e0fd      	b.n	8012a18 <__aeabi_dsub+0x6f0>
 801281c:	4f7b      	ldr	r7, [pc, #492]	; (8012a0c <__aeabi_dsub+0x6e4>)
 801281e:	42bc      	cmp	r4, r7
 8012820:	d100      	bne.n	8012824 <__aeabi_dsub+0x4fc>
 8012822:	e107      	b.n	8012a34 <__aeabi_dsub+0x70c>
 8012824:	46b4      	mov	ip, r6
 8012826:	e69b      	b.n	8012560 <__aeabi_dsub+0x238>
 8012828:	4664      	mov	r4, ip
 801282a:	2220      	movs	r2, #32
 801282c:	1b12      	subs	r2, r2, r4
 801282e:	000c      	movs	r4, r1
 8012830:	4094      	lsls	r4, r2
 8012832:	0007      	movs	r7, r0
 8012834:	4090      	lsls	r0, r2
 8012836:	46a0      	mov	r8, r4
 8012838:	4664      	mov	r4, ip
 801283a:	1e42      	subs	r2, r0, #1
 801283c:	4190      	sbcs	r0, r2
 801283e:	4662      	mov	r2, ip
 8012840:	40e7      	lsrs	r7, r4
 8012842:	4644      	mov	r4, r8
 8012844:	40d1      	lsrs	r1, r2
 8012846:	433c      	orrs	r4, r7
 8012848:	4304      	orrs	r4, r0
 801284a:	185b      	adds	r3, r3, r1
 801284c:	e6f3      	b.n	8012636 <__aeabi_dsub+0x30e>
 801284e:	4c6f      	ldr	r4, [pc, #444]	; (8012a0c <__aeabi_dsub+0x6e4>)
 8012850:	42a2      	cmp	r2, r4
 8012852:	d100      	bne.n	8012856 <__aeabi_dsub+0x52e>
 8012854:	e0d5      	b.n	8012a02 <__aeabi_dsub+0x6da>
 8012856:	4448      	add	r0, r9
 8012858:	185b      	adds	r3, r3, r1
 801285a:	4548      	cmp	r0, r9
 801285c:	4189      	sbcs	r1, r1
 801285e:	4249      	negs	r1, r1
 8012860:	185b      	adds	r3, r3, r1
 8012862:	07dc      	lsls	r4, r3, #31
 8012864:	0840      	lsrs	r0, r0, #1
 8012866:	085b      	lsrs	r3, r3, #1
 8012868:	4698      	mov	r8, r3
 801286a:	0016      	movs	r6, r2
 801286c:	4304      	orrs	r4, r0
 801286e:	e6cc      	b.n	801260a <__aeabi_dsub+0x2e2>
 8012870:	2a00      	cmp	r2, #0
 8012872:	d000      	beq.n	8012876 <__aeabi_dsub+0x54e>
 8012874:	e082      	b.n	801297c <__aeabi_dsub+0x654>
 8012876:	000a      	movs	r2, r1
 8012878:	4302      	orrs	r2, r0
 801287a:	d140      	bne.n	80128fe <__aeabi_dsub+0x5d6>
 801287c:	2380      	movs	r3, #128	; 0x80
 801287e:	2500      	movs	r5, #0
 8012880:	031b      	lsls	r3, r3, #12
 8012882:	e713      	b.n	80126ac <__aeabi_dsub+0x384>
 8012884:	074b      	lsls	r3, r1, #29
 8012886:	08c2      	lsrs	r2, r0, #3
 8012888:	431a      	orrs	r2, r3
 801288a:	465d      	mov	r5, fp
 801288c:	08cb      	lsrs	r3, r1, #3
 801288e:	e6c5      	b.n	801261c <__aeabi_dsub+0x2f4>
 8012890:	464a      	mov	r2, r9
 8012892:	1a84      	subs	r4, r0, r2
 8012894:	42a0      	cmp	r0, r4
 8012896:	4192      	sbcs	r2, r2
 8012898:	1acb      	subs	r3, r1, r3
 801289a:	4252      	negs	r2, r2
 801289c:	1a9b      	subs	r3, r3, r2
 801289e:	4698      	mov	r8, r3
 80128a0:	465d      	mov	r5, fp
 80128a2:	e59e      	b.n	80123e2 <__aeabi_dsub+0xba>
 80128a4:	464a      	mov	r2, r9
 80128a6:	0759      	lsls	r1, r3, #29
 80128a8:	08d2      	lsrs	r2, r2, #3
 80128aa:	430a      	orrs	r2, r1
 80128ac:	08db      	lsrs	r3, r3, #3
 80128ae:	e6f9      	b.n	80126a4 <__aeabi_dsub+0x37c>
 80128b0:	464a      	mov	r2, r9
 80128b2:	1a14      	subs	r4, r2, r0
 80128b4:	45a1      	cmp	r9, r4
 80128b6:	4192      	sbcs	r2, r2
 80128b8:	1a5b      	subs	r3, r3, r1
 80128ba:	4252      	negs	r2, r2
 80128bc:	1a9b      	subs	r3, r3, r2
 80128be:	4698      	mov	r8, r3
 80128c0:	2601      	movs	r6, #1
 80128c2:	e586      	b.n	80123d2 <__aeabi_dsub+0xaa>
 80128c4:	464a      	mov	r2, r9
 80128c6:	0759      	lsls	r1, r3, #29
 80128c8:	08d2      	lsrs	r2, r2, #3
 80128ca:	430a      	orrs	r2, r1
 80128cc:	08db      	lsrs	r3, r3, #3
 80128ce:	e6a5      	b.n	801261c <__aeabi_dsub+0x2f4>
 80128d0:	464c      	mov	r4, r9
 80128d2:	4323      	orrs	r3, r4
 80128d4:	001c      	movs	r4, r3
 80128d6:	1e63      	subs	r3, r4, #1
 80128d8:	419c      	sbcs	r4, r3
 80128da:	e65b      	b.n	8012594 <__aeabi_dsub+0x26c>
 80128dc:	4665      	mov	r5, ip
 80128de:	001e      	movs	r6, r3
 80128e0:	3d20      	subs	r5, #32
 80128e2:	40ee      	lsrs	r6, r5
 80128e4:	2c20      	cmp	r4, #32
 80128e6:	d005      	beq.n	80128f4 <__aeabi_dsub+0x5cc>
 80128e8:	2540      	movs	r5, #64	; 0x40
 80128ea:	1b2d      	subs	r5, r5, r4
 80128ec:	40ab      	lsls	r3, r5
 80128ee:	464c      	mov	r4, r9
 80128f0:	431c      	orrs	r4, r3
 80128f2:	46a2      	mov	sl, r4
 80128f4:	4654      	mov	r4, sl
 80128f6:	1e63      	subs	r3, r4, #1
 80128f8:	419c      	sbcs	r4, r3
 80128fa:	4334      	orrs	r4, r6
 80128fc:	e77d      	b.n	80127fa <__aeabi_dsub+0x4d2>
 80128fe:	074b      	lsls	r3, r1, #29
 8012900:	08c2      	lsrs	r2, r0, #3
 8012902:	431a      	orrs	r2, r3
 8012904:	465d      	mov	r5, fp
 8012906:	08cb      	lsrs	r3, r1, #3
 8012908:	e6cc      	b.n	80126a4 <__aeabi_dsub+0x37c>
 801290a:	000a      	movs	r2, r1
 801290c:	4302      	orrs	r2, r0
 801290e:	d100      	bne.n	8012912 <__aeabi_dsub+0x5ea>
 8012910:	e736      	b.n	8012780 <__aeabi_dsub+0x458>
 8012912:	074b      	lsls	r3, r1, #29
 8012914:	08c2      	lsrs	r2, r0, #3
 8012916:	431a      	orrs	r2, r3
 8012918:	465d      	mov	r5, fp
 801291a:	08cb      	lsrs	r3, r1, #3
 801291c:	e681      	b.n	8012622 <__aeabi_dsub+0x2fa>
 801291e:	464a      	mov	r2, r9
 8012920:	1a84      	subs	r4, r0, r2
 8012922:	42a0      	cmp	r0, r4
 8012924:	4192      	sbcs	r2, r2
 8012926:	1acb      	subs	r3, r1, r3
 8012928:	4252      	negs	r2, r2
 801292a:	1a9b      	subs	r3, r3, r2
 801292c:	4698      	mov	r8, r3
 801292e:	465d      	mov	r5, fp
 8012930:	2601      	movs	r6, #1
 8012932:	e54e      	b.n	80123d2 <__aeabi_dsub+0xaa>
 8012934:	074b      	lsls	r3, r1, #29
 8012936:	08c2      	lsrs	r2, r0, #3
 8012938:	431a      	orrs	r2, r3
 801293a:	08cb      	lsrs	r3, r1, #3
 801293c:	e6b2      	b.n	80126a4 <__aeabi_dsub+0x37c>
 801293e:	464a      	mov	r2, r9
 8012940:	1a14      	subs	r4, r2, r0
 8012942:	45a1      	cmp	r9, r4
 8012944:	4192      	sbcs	r2, r2
 8012946:	1a5f      	subs	r7, r3, r1
 8012948:	4252      	negs	r2, r2
 801294a:	1aba      	subs	r2, r7, r2
 801294c:	4690      	mov	r8, r2
 801294e:	0212      	lsls	r2, r2, #8
 8012950:	d56b      	bpl.n	8012a2a <__aeabi_dsub+0x702>
 8012952:	464a      	mov	r2, r9
 8012954:	1a84      	subs	r4, r0, r2
 8012956:	42a0      	cmp	r0, r4
 8012958:	4192      	sbcs	r2, r2
 801295a:	1acb      	subs	r3, r1, r3
 801295c:	4252      	negs	r2, r2
 801295e:	1a9b      	subs	r3, r3, r2
 8012960:	4698      	mov	r8, r3
 8012962:	465d      	mov	r5, fp
 8012964:	e564      	b.n	8012430 <__aeabi_dsub+0x108>
 8012966:	074b      	lsls	r3, r1, #29
 8012968:	08c2      	lsrs	r2, r0, #3
 801296a:	431a      	orrs	r2, r3
 801296c:	465d      	mov	r5, fp
 801296e:	08cb      	lsrs	r3, r1, #3
 8012970:	e698      	b.n	80126a4 <__aeabi_dsub+0x37c>
 8012972:	074b      	lsls	r3, r1, #29
 8012974:	08c2      	lsrs	r2, r0, #3
 8012976:	431a      	orrs	r2, r3
 8012978:	08cb      	lsrs	r3, r1, #3
 801297a:	e64f      	b.n	801261c <__aeabi_dsub+0x2f4>
 801297c:	000a      	movs	r2, r1
 801297e:	4302      	orrs	r2, r0
 8012980:	d090      	beq.n	80128a4 <__aeabi_dsub+0x57c>
 8012982:	464a      	mov	r2, r9
 8012984:	075c      	lsls	r4, r3, #29
 8012986:	08d2      	lsrs	r2, r2, #3
 8012988:	4314      	orrs	r4, r2
 801298a:	2280      	movs	r2, #128	; 0x80
 801298c:	08db      	lsrs	r3, r3, #3
 801298e:	0312      	lsls	r2, r2, #12
 8012990:	4213      	tst	r3, r2
 8012992:	d008      	beq.n	80129a6 <__aeabi_dsub+0x67e>
 8012994:	08ce      	lsrs	r6, r1, #3
 8012996:	4216      	tst	r6, r2
 8012998:	d105      	bne.n	80129a6 <__aeabi_dsub+0x67e>
 801299a:	08c0      	lsrs	r0, r0, #3
 801299c:	0749      	lsls	r1, r1, #29
 801299e:	4308      	orrs	r0, r1
 80129a0:	0004      	movs	r4, r0
 80129a2:	465d      	mov	r5, fp
 80129a4:	0033      	movs	r3, r6
 80129a6:	0f61      	lsrs	r1, r4, #29
 80129a8:	00e2      	lsls	r2, r4, #3
 80129aa:	0749      	lsls	r1, r1, #29
 80129ac:	08d2      	lsrs	r2, r2, #3
 80129ae:	430a      	orrs	r2, r1
 80129b0:	e678      	b.n	80126a4 <__aeabi_dsub+0x37c>
 80129b2:	074b      	lsls	r3, r1, #29
 80129b4:	08c2      	lsrs	r2, r0, #3
 80129b6:	431a      	orrs	r2, r3
 80129b8:	08cb      	lsrs	r3, r1, #3
 80129ba:	e632      	b.n	8012622 <__aeabi_dsub+0x2fa>
 80129bc:	4448      	add	r0, r9
 80129be:	185b      	adds	r3, r3, r1
 80129c0:	4548      	cmp	r0, r9
 80129c2:	4192      	sbcs	r2, r2
 80129c4:	4698      	mov	r8, r3
 80129c6:	4252      	negs	r2, r2
 80129c8:	4490      	add	r8, r2
 80129ca:	4643      	mov	r3, r8
 80129cc:	0004      	movs	r4, r0
 80129ce:	021b      	lsls	r3, r3, #8
 80129d0:	d400      	bmi.n	80129d4 <__aeabi_dsub+0x6ac>
 80129d2:	e61a      	b.n	801260a <__aeabi_dsub+0x2e2>
 80129d4:	4642      	mov	r2, r8
 80129d6:	4b0e      	ldr	r3, [pc, #56]	; (8012a10 <__aeabi_dsub+0x6e8>)
 80129d8:	2601      	movs	r6, #1
 80129da:	401a      	ands	r2, r3
 80129dc:	4690      	mov	r8, r2
 80129de:	e614      	b.n	801260a <__aeabi_dsub+0x2e2>
 80129e0:	4666      	mov	r6, ip
 80129e2:	001f      	movs	r7, r3
 80129e4:	3e20      	subs	r6, #32
 80129e6:	40f7      	lsrs	r7, r6
 80129e8:	2c20      	cmp	r4, #32
 80129ea:	d005      	beq.n	80129f8 <__aeabi_dsub+0x6d0>
 80129ec:	2640      	movs	r6, #64	; 0x40
 80129ee:	1b36      	subs	r6, r6, r4
 80129f0:	40b3      	lsls	r3, r6
 80129f2:	464c      	mov	r4, r9
 80129f4:	431c      	orrs	r4, r3
 80129f6:	46a2      	mov	sl, r4
 80129f8:	4654      	mov	r4, sl
 80129fa:	1e63      	subs	r3, r4, #1
 80129fc:	419c      	sbcs	r4, r3
 80129fe:	433c      	orrs	r4, r7
 8012a00:	e5c8      	b.n	8012594 <__aeabi_dsub+0x26c>
 8012a02:	0011      	movs	r1, r2
 8012a04:	2300      	movs	r3, #0
 8012a06:	2200      	movs	r2, #0
 8012a08:	e532      	b.n	8012470 <__aeabi_dsub+0x148>
 8012a0a:	46c0      	nop			; (mov r8, r8)
 8012a0c:	000007ff 	.word	0x000007ff
 8012a10:	ff7fffff 	.word	0xff7fffff
 8012a14:	000007fe 	.word	0x000007fe
 8012a18:	464a      	mov	r2, r9
 8012a1a:	1814      	adds	r4, r2, r0
 8012a1c:	4284      	cmp	r4, r0
 8012a1e:	4192      	sbcs	r2, r2
 8012a20:	185b      	adds	r3, r3, r1
 8012a22:	4698      	mov	r8, r3
 8012a24:	4252      	negs	r2, r2
 8012a26:	4490      	add	r8, r2
 8012a28:	e5e9      	b.n	80125fe <__aeabi_dsub+0x2d6>
 8012a2a:	4642      	mov	r2, r8
 8012a2c:	4322      	orrs	r2, r4
 8012a2e:	d100      	bne.n	8012a32 <__aeabi_dsub+0x70a>
 8012a30:	e6a6      	b.n	8012780 <__aeabi_dsub+0x458>
 8012a32:	e5ea      	b.n	801260a <__aeabi_dsub+0x2e2>
 8012a34:	074b      	lsls	r3, r1, #29
 8012a36:	08c2      	lsrs	r2, r0, #3
 8012a38:	431a      	orrs	r2, r3
 8012a3a:	08cb      	lsrs	r3, r1, #3
 8012a3c:	e632      	b.n	80126a4 <__aeabi_dsub+0x37c>
 8012a3e:	2200      	movs	r2, #0
 8012a40:	4901      	ldr	r1, [pc, #4]	; (8012a48 <__aeabi_dsub+0x720>)
 8012a42:	0013      	movs	r3, r2
 8012a44:	e514      	b.n	8012470 <__aeabi_dsub+0x148>
 8012a46:	46c0      	nop			; (mov r8, r8)
 8012a48:	000007ff 	.word	0x000007ff

08012a4c <__aeabi_dcmpun>:
 8012a4c:	b570      	push	{r4, r5, r6, lr}
 8012a4e:	0005      	movs	r5, r0
 8012a50:	480c      	ldr	r0, [pc, #48]	; (8012a84 <__aeabi_dcmpun+0x38>)
 8012a52:	030c      	lsls	r4, r1, #12
 8012a54:	0016      	movs	r6, r2
 8012a56:	0049      	lsls	r1, r1, #1
 8012a58:	031a      	lsls	r2, r3, #12
 8012a5a:	005b      	lsls	r3, r3, #1
 8012a5c:	0b24      	lsrs	r4, r4, #12
 8012a5e:	0d49      	lsrs	r1, r1, #21
 8012a60:	0b12      	lsrs	r2, r2, #12
 8012a62:	0d5b      	lsrs	r3, r3, #21
 8012a64:	4281      	cmp	r1, r0
 8012a66:	d008      	beq.n	8012a7a <__aeabi_dcmpun+0x2e>
 8012a68:	4906      	ldr	r1, [pc, #24]	; (8012a84 <__aeabi_dcmpun+0x38>)
 8012a6a:	2000      	movs	r0, #0
 8012a6c:	428b      	cmp	r3, r1
 8012a6e:	d103      	bne.n	8012a78 <__aeabi_dcmpun+0x2c>
 8012a70:	4332      	orrs	r2, r6
 8012a72:	0010      	movs	r0, r2
 8012a74:	1e42      	subs	r2, r0, #1
 8012a76:	4190      	sbcs	r0, r2
 8012a78:	bd70      	pop	{r4, r5, r6, pc}
 8012a7a:	2001      	movs	r0, #1
 8012a7c:	432c      	orrs	r4, r5
 8012a7e:	d1fb      	bne.n	8012a78 <__aeabi_dcmpun+0x2c>
 8012a80:	e7f2      	b.n	8012a68 <__aeabi_dcmpun+0x1c>
 8012a82:	46c0      	nop			; (mov r8, r8)
 8012a84:	000007ff 	.word	0x000007ff

08012a88 <__aeabi_d2iz>:
 8012a88:	000a      	movs	r2, r1
 8012a8a:	b530      	push	{r4, r5, lr}
 8012a8c:	4c13      	ldr	r4, [pc, #76]	; (8012adc <__aeabi_d2iz+0x54>)
 8012a8e:	0053      	lsls	r3, r2, #1
 8012a90:	0309      	lsls	r1, r1, #12
 8012a92:	0005      	movs	r5, r0
 8012a94:	0b09      	lsrs	r1, r1, #12
 8012a96:	2000      	movs	r0, #0
 8012a98:	0d5b      	lsrs	r3, r3, #21
 8012a9a:	0fd2      	lsrs	r2, r2, #31
 8012a9c:	42a3      	cmp	r3, r4
 8012a9e:	dd04      	ble.n	8012aaa <__aeabi_d2iz+0x22>
 8012aa0:	480f      	ldr	r0, [pc, #60]	; (8012ae0 <__aeabi_d2iz+0x58>)
 8012aa2:	4283      	cmp	r3, r0
 8012aa4:	dd02      	ble.n	8012aac <__aeabi_d2iz+0x24>
 8012aa6:	4b0f      	ldr	r3, [pc, #60]	; (8012ae4 <__aeabi_d2iz+0x5c>)
 8012aa8:	18d0      	adds	r0, r2, r3
 8012aaa:	bd30      	pop	{r4, r5, pc}
 8012aac:	2080      	movs	r0, #128	; 0x80
 8012aae:	0340      	lsls	r0, r0, #13
 8012ab0:	4301      	orrs	r1, r0
 8012ab2:	480d      	ldr	r0, [pc, #52]	; (8012ae8 <__aeabi_d2iz+0x60>)
 8012ab4:	1ac0      	subs	r0, r0, r3
 8012ab6:	281f      	cmp	r0, #31
 8012ab8:	dd08      	ble.n	8012acc <__aeabi_d2iz+0x44>
 8012aba:	480c      	ldr	r0, [pc, #48]	; (8012aec <__aeabi_d2iz+0x64>)
 8012abc:	1ac3      	subs	r3, r0, r3
 8012abe:	40d9      	lsrs	r1, r3
 8012ac0:	000b      	movs	r3, r1
 8012ac2:	4258      	negs	r0, r3
 8012ac4:	2a00      	cmp	r2, #0
 8012ac6:	d1f0      	bne.n	8012aaa <__aeabi_d2iz+0x22>
 8012ac8:	0018      	movs	r0, r3
 8012aca:	e7ee      	b.n	8012aaa <__aeabi_d2iz+0x22>
 8012acc:	4c08      	ldr	r4, [pc, #32]	; (8012af0 <__aeabi_d2iz+0x68>)
 8012ace:	40c5      	lsrs	r5, r0
 8012ad0:	46a4      	mov	ip, r4
 8012ad2:	4463      	add	r3, ip
 8012ad4:	4099      	lsls	r1, r3
 8012ad6:	000b      	movs	r3, r1
 8012ad8:	432b      	orrs	r3, r5
 8012ada:	e7f2      	b.n	8012ac2 <__aeabi_d2iz+0x3a>
 8012adc:	000003fe 	.word	0x000003fe
 8012ae0:	0000041d 	.word	0x0000041d
 8012ae4:	7fffffff 	.word	0x7fffffff
 8012ae8:	00000433 	.word	0x00000433
 8012aec:	00000413 	.word	0x00000413
 8012af0:	fffffbed 	.word	0xfffffbed

08012af4 <__aeabi_i2d>:
 8012af4:	b570      	push	{r4, r5, r6, lr}
 8012af6:	2800      	cmp	r0, #0
 8012af8:	d016      	beq.n	8012b28 <__aeabi_i2d+0x34>
 8012afa:	17c3      	asrs	r3, r0, #31
 8012afc:	18c5      	adds	r5, r0, r3
 8012afe:	405d      	eors	r5, r3
 8012b00:	0fc4      	lsrs	r4, r0, #31
 8012b02:	0028      	movs	r0, r5
 8012b04:	f7fd fbda 	bl	80102bc <__clzsi2>
 8012b08:	4a11      	ldr	r2, [pc, #68]	; (8012b50 <__aeabi_i2d+0x5c>)
 8012b0a:	1a12      	subs	r2, r2, r0
 8012b0c:	280a      	cmp	r0, #10
 8012b0e:	dc16      	bgt.n	8012b3e <__aeabi_i2d+0x4a>
 8012b10:	0003      	movs	r3, r0
 8012b12:	002e      	movs	r6, r5
 8012b14:	3315      	adds	r3, #21
 8012b16:	409e      	lsls	r6, r3
 8012b18:	230b      	movs	r3, #11
 8012b1a:	1a18      	subs	r0, r3, r0
 8012b1c:	40c5      	lsrs	r5, r0
 8012b1e:	0553      	lsls	r3, r2, #21
 8012b20:	032d      	lsls	r5, r5, #12
 8012b22:	0b2d      	lsrs	r5, r5, #12
 8012b24:	0d5b      	lsrs	r3, r3, #21
 8012b26:	e003      	b.n	8012b30 <__aeabi_i2d+0x3c>
 8012b28:	2400      	movs	r4, #0
 8012b2a:	2300      	movs	r3, #0
 8012b2c:	2500      	movs	r5, #0
 8012b2e:	2600      	movs	r6, #0
 8012b30:	051b      	lsls	r3, r3, #20
 8012b32:	432b      	orrs	r3, r5
 8012b34:	07e4      	lsls	r4, r4, #31
 8012b36:	4323      	orrs	r3, r4
 8012b38:	0030      	movs	r0, r6
 8012b3a:	0019      	movs	r1, r3
 8012b3c:	bd70      	pop	{r4, r5, r6, pc}
 8012b3e:	380b      	subs	r0, #11
 8012b40:	4085      	lsls	r5, r0
 8012b42:	0553      	lsls	r3, r2, #21
 8012b44:	032d      	lsls	r5, r5, #12
 8012b46:	2600      	movs	r6, #0
 8012b48:	0b2d      	lsrs	r5, r5, #12
 8012b4a:	0d5b      	lsrs	r3, r3, #21
 8012b4c:	e7f0      	b.n	8012b30 <__aeabi_i2d+0x3c>
 8012b4e:	46c0      	nop			; (mov r8, r8)
 8012b50:	0000041e 	.word	0x0000041e

08012b54 <__aeabi_ui2d>:
 8012b54:	b510      	push	{r4, lr}
 8012b56:	1e04      	subs	r4, r0, #0
 8012b58:	d010      	beq.n	8012b7c <__aeabi_ui2d+0x28>
 8012b5a:	f7fd fbaf 	bl	80102bc <__clzsi2>
 8012b5e:	4b0f      	ldr	r3, [pc, #60]	; (8012b9c <__aeabi_ui2d+0x48>)
 8012b60:	1a1b      	subs	r3, r3, r0
 8012b62:	280a      	cmp	r0, #10
 8012b64:	dc11      	bgt.n	8012b8a <__aeabi_ui2d+0x36>
 8012b66:	220b      	movs	r2, #11
 8012b68:	0021      	movs	r1, r4
 8012b6a:	1a12      	subs	r2, r2, r0
 8012b6c:	40d1      	lsrs	r1, r2
 8012b6e:	3015      	adds	r0, #21
 8012b70:	030a      	lsls	r2, r1, #12
 8012b72:	055b      	lsls	r3, r3, #21
 8012b74:	4084      	lsls	r4, r0
 8012b76:	0b12      	lsrs	r2, r2, #12
 8012b78:	0d5b      	lsrs	r3, r3, #21
 8012b7a:	e001      	b.n	8012b80 <__aeabi_ui2d+0x2c>
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	2200      	movs	r2, #0
 8012b80:	051b      	lsls	r3, r3, #20
 8012b82:	4313      	orrs	r3, r2
 8012b84:	0020      	movs	r0, r4
 8012b86:	0019      	movs	r1, r3
 8012b88:	bd10      	pop	{r4, pc}
 8012b8a:	0022      	movs	r2, r4
 8012b8c:	380b      	subs	r0, #11
 8012b8e:	4082      	lsls	r2, r0
 8012b90:	055b      	lsls	r3, r3, #21
 8012b92:	0312      	lsls	r2, r2, #12
 8012b94:	2400      	movs	r4, #0
 8012b96:	0b12      	lsrs	r2, r2, #12
 8012b98:	0d5b      	lsrs	r3, r3, #21
 8012b9a:	e7f1      	b.n	8012b80 <__aeabi_ui2d+0x2c>
 8012b9c:	0000041e 	.word	0x0000041e

08012ba0 <__aeabi_cfrcmple>:
 8012ba0:	4684      	mov	ip, r0
 8012ba2:	1c08      	adds	r0, r1, #0
 8012ba4:	4661      	mov	r1, ip
 8012ba6:	e7ff      	b.n	8012ba8 <__aeabi_cfcmpeq>

08012ba8 <__aeabi_cfcmpeq>:
 8012ba8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012baa:	f000 f8a7 	bl	8012cfc <__lesf2>
 8012bae:	2800      	cmp	r0, #0
 8012bb0:	d401      	bmi.n	8012bb6 <__aeabi_cfcmpeq+0xe>
 8012bb2:	2100      	movs	r1, #0
 8012bb4:	42c8      	cmn	r0, r1
 8012bb6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08012bb8 <__aeabi_fcmpeq>:
 8012bb8:	b510      	push	{r4, lr}
 8012bba:	f000 f82b 	bl	8012c14 <__eqsf2>
 8012bbe:	4240      	negs	r0, r0
 8012bc0:	3001      	adds	r0, #1
 8012bc2:	bd10      	pop	{r4, pc}

08012bc4 <__aeabi_fcmplt>:
 8012bc4:	b510      	push	{r4, lr}
 8012bc6:	f000 f899 	bl	8012cfc <__lesf2>
 8012bca:	2800      	cmp	r0, #0
 8012bcc:	db01      	blt.n	8012bd2 <__aeabi_fcmplt+0xe>
 8012bce:	2000      	movs	r0, #0
 8012bd0:	bd10      	pop	{r4, pc}
 8012bd2:	2001      	movs	r0, #1
 8012bd4:	bd10      	pop	{r4, pc}
 8012bd6:	46c0      	nop			; (mov r8, r8)

08012bd8 <__aeabi_fcmple>:
 8012bd8:	b510      	push	{r4, lr}
 8012bda:	f000 f88f 	bl	8012cfc <__lesf2>
 8012bde:	2800      	cmp	r0, #0
 8012be0:	dd01      	ble.n	8012be6 <__aeabi_fcmple+0xe>
 8012be2:	2000      	movs	r0, #0
 8012be4:	bd10      	pop	{r4, pc}
 8012be6:	2001      	movs	r0, #1
 8012be8:	bd10      	pop	{r4, pc}
 8012bea:	46c0      	nop			; (mov r8, r8)

08012bec <__aeabi_fcmpgt>:
 8012bec:	b510      	push	{r4, lr}
 8012bee:	f000 f839 	bl	8012c64 <__gesf2>
 8012bf2:	2800      	cmp	r0, #0
 8012bf4:	dc01      	bgt.n	8012bfa <__aeabi_fcmpgt+0xe>
 8012bf6:	2000      	movs	r0, #0
 8012bf8:	bd10      	pop	{r4, pc}
 8012bfa:	2001      	movs	r0, #1
 8012bfc:	bd10      	pop	{r4, pc}
 8012bfe:	46c0      	nop			; (mov r8, r8)

08012c00 <__aeabi_fcmpge>:
 8012c00:	b510      	push	{r4, lr}
 8012c02:	f000 f82f 	bl	8012c64 <__gesf2>
 8012c06:	2800      	cmp	r0, #0
 8012c08:	da01      	bge.n	8012c0e <__aeabi_fcmpge+0xe>
 8012c0a:	2000      	movs	r0, #0
 8012c0c:	bd10      	pop	{r4, pc}
 8012c0e:	2001      	movs	r0, #1
 8012c10:	bd10      	pop	{r4, pc}
 8012c12:	46c0      	nop			; (mov r8, r8)

08012c14 <__eqsf2>:
 8012c14:	b570      	push	{r4, r5, r6, lr}
 8012c16:	0042      	lsls	r2, r0, #1
 8012c18:	024e      	lsls	r6, r1, #9
 8012c1a:	004c      	lsls	r4, r1, #1
 8012c1c:	0245      	lsls	r5, r0, #9
 8012c1e:	0a6d      	lsrs	r5, r5, #9
 8012c20:	0e12      	lsrs	r2, r2, #24
 8012c22:	0fc3      	lsrs	r3, r0, #31
 8012c24:	0a76      	lsrs	r6, r6, #9
 8012c26:	0e24      	lsrs	r4, r4, #24
 8012c28:	0fc9      	lsrs	r1, r1, #31
 8012c2a:	2aff      	cmp	r2, #255	; 0xff
 8012c2c:	d00f      	beq.n	8012c4e <__eqsf2+0x3a>
 8012c2e:	2cff      	cmp	r4, #255	; 0xff
 8012c30:	d011      	beq.n	8012c56 <__eqsf2+0x42>
 8012c32:	2001      	movs	r0, #1
 8012c34:	42a2      	cmp	r2, r4
 8012c36:	d000      	beq.n	8012c3a <__eqsf2+0x26>
 8012c38:	bd70      	pop	{r4, r5, r6, pc}
 8012c3a:	42b5      	cmp	r5, r6
 8012c3c:	d1fc      	bne.n	8012c38 <__eqsf2+0x24>
 8012c3e:	428b      	cmp	r3, r1
 8012c40:	d00d      	beq.n	8012c5e <__eqsf2+0x4a>
 8012c42:	2a00      	cmp	r2, #0
 8012c44:	d1f8      	bne.n	8012c38 <__eqsf2+0x24>
 8012c46:	0028      	movs	r0, r5
 8012c48:	1e45      	subs	r5, r0, #1
 8012c4a:	41a8      	sbcs	r0, r5
 8012c4c:	e7f4      	b.n	8012c38 <__eqsf2+0x24>
 8012c4e:	2001      	movs	r0, #1
 8012c50:	2d00      	cmp	r5, #0
 8012c52:	d1f1      	bne.n	8012c38 <__eqsf2+0x24>
 8012c54:	e7eb      	b.n	8012c2e <__eqsf2+0x1a>
 8012c56:	2001      	movs	r0, #1
 8012c58:	2e00      	cmp	r6, #0
 8012c5a:	d1ed      	bne.n	8012c38 <__eqsf2+0x24>
 8012c5c:	e7e9      	b.n	8012c32 <__eqsf2+0x1e>
 8012c5e:	2000      	movs	r0, #0
 8012c60:	e7ea      	b.n	8012c38 <__eqsf2+0x24>
 8012c62:	46c0      	nop			; (mov r8, r8)

08012c64 <__gesf2>:
 8012c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c66:	0042      	lsls	r2, r0, #1
 8012c68:	0246      	lsls	r6, r0, #9
 8012c6a:	024d      	lsls	r5, r1, #9
 8012c6c:	004c      	lsls	r4, r1, #1
 8012c6e:	0fc3      	lsrs	r3, r0, #31
 8012c70:	0a76      	lsrs	r6, r6, #9
 8012c72:	0e12      	lsrs	r2, r2, #24
 8012c74:	0a6d      	lsrs	r5, r5, #9
 8012c76:	0e24      	lsrs	r4, r4, #24
 8012c78:	0fc8      	lsrs	r0, r1, #31
 8012c7a:	2aff      	cmp	r2, #255	; 0xff
 8012c7c:	d01f      	beq.n	8012cbe <__gesf2+0x5a>
 8012c7e:	2cff      	cmp	r4, #255	; 0xff
 8012c80:	d010      	beq.n	8012ca4 <__gesf2+0x40>
 8012c82:	2a00      	cmp	r2, #0
 8012c84:	d11f      	bne.n	8012cc6 <__gesf2+0x62>
 8012c86:	4271      	negs	r1, r6
 8012c88:	4171      	adcs	r1, r6
 8012c8a:	2c00      	cmp	r4, #0
 8012c8c:	d101      	bne.n	8012c92 <__gesf2+0x2e>
 8012c8e:	2d00      	cmp	r5, #0
 8012c90:	d01e      	beq.n	8012cd0 <__gesf2+0x6c>
 8012c92:	2900      	cmp	r1, #0
 8012c94:	d10e      	bne.n	8012cb4 <__gesf2+0x50>
 8012c96:	4283      	cmp	r3, r0
 8012c98:	d01e      	beq.n	8012cd8 <__gesf2+0x74>
 8012c9a:	2102      	movs	r1, #2
 8012c9c:	1e58      	subs	r0, r3, #1
 8012c9e:	4008      	ands	r0, r1
 8012ca0:	3801      	subs	r0, #1
 8012ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012ca4:	2d00      	cmp	r5, #0
 8012ca6:	d126      	bne.n	8012cf6 <__gesf2+0x92>
 8012ca8:	2a00      	cmp	r2, #0
 8012caa:	d1f4      	bne.n	8012c96 <__gesf2+0x32>
 8012cac:	4271      	negs	r1, r6
 8012cae:	4171      	adcs	r1, r6
 8012cb0:	2900      	cmp	r1, #0
 8012cb2:	d0f0      	beq.n	8012c96 <__gesf2+0x32>
 8012cb4:	2800      	cmp	r0, #0
 8012cb6:	d1f4      	bne.n	8012ca2 <__gesf2+0x3e>
 8012cb8:	2001      	movs	r0, #1
 8012cba:	4240      	negs	r0, r0
 8012cbc:	e7f1      	b.n	8012ca2 <__gesf2+0x3e>
 8012cbe:	2e00      	cmp	r6, #0
 8012cc0:	d119      	bne.n	8012cf6 <__gesf2+0x92>
 8012cc2:	2cff      	cmp	r4, #255	; 0xff
 8012cc4:	d0ee      	beq.n	8012ca4 <__gesf2+0x40>
 8012cc6:	2c00      	cmp	r4, #0
 8012cc8:	d1e5      	bne.n	8012c96 <__gesf2+0x32>
 8012cca:	2d00      	cmp	r5, #0
 8012ccc:	d1e3      	bne.n	8012c96 <__gesf2+0x32>
 8012cce:	e7e4      	b.n	8012c9a <__gesf2+0x36>
 8012cd0:	2000      	movs	r0, #0
 8012cd2:	2e00      	cmp	r6, #0
 8012cd4:	d0e5      	beq.n	8012ca2 <__gesf2+0x3e>
 8012cd6:	e7e0      	b.n	8012c9a <__gesf2+0x36>
 8012cd8:	42a2      	cmp	r2, r4
 8012cda:	dc05      	bgt.n	8012ce8 <__gesf2+0x84>
 8012cdc:	dbea      	blt.n	8012cb4 <__gesf2+0x50>
 8012cde:	42ae      	cmp	r6, r5
 8012ce0:	d802      	bhi.n	8012ce8 <__gesf2+0x84>
 8012ce2:	d3e7      	bcc.n	8012cb4 <__gesf2+0x50>
 8012ce4:	2000      	movs	r0, #0
 8012ce6:	e7dc      	b.n	8012ca2 <__gesf2+0x3e>
 8012ce8:	4241      	negs	r1, r0
 8012cea:	4141      	adcs	r1, r0
 8012cec:	4248      	negs	r0, r1
 8012cee:	2102      	movs	r1, #2
 8012cf0:	4008      	ands	r0, r1
 8012cf2:	3801      	subs	r0, #1
 8012cf4:	e7d5      	b.n	8012ca2 <__gesf2+0x3e>
 8012cf6:	2002      	movs	r0, #2
 8012cf8:	4240      	negs	r0, r0
 8012cfa:	e7d2      	b.n	8012ca2 <__gesf2+0x3e>

08012cfc <__lesf2>:
 8012cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012cfe:	0042      	lsls	r2, r0, #1
 8012d00:	0246      	lsls	r6, r0, #9
 8012d02:	024d      	lsls	r5, r1, #9
 8012d04:	004c      	lsls	r4, r1, #1
 8012d06:	0fc3      	lsrs	r3, r0, #31
 8012d08:	0a76      	lsrs	r6, r6, #9
 8012d0a:	0e12      	lsrs	r2, r2, #24
 8012d0c:	0a6d      	lsrs	r5, r5, #9
 8012d0e:	0e24      	lsrs	r4, r4, #24
 8012d10:	0fc8      	lsrs	r0, r1, #31
 8012d12:	2aff      	cmp	r2, #255	; 0xff
 8012d14:	d00d      	beq.n	8012d32 <__lesf2+0x36>
 8012d16:	2cff      	cmp	r4, #255	; 0xff
 8012d18:	d00f      	beq.n	8012d3a <__lesf2+0x3e>
 8012d1a:	2a00      	cmp	r2, #0
 8012d1c:	d123      	bne.n	8012d66 <__lesf2+0x6a>
 8012d1e:	4271      	negs	r1, r6
 8012d20:	4171      	adcs	r1, r6
 8012d22:	2c00      	cmp	r4, #0
 8012d24:	d10f      	bne.n	8012d46 <__lesf2+0x4a>
 8012d26:	2d00      	cmp	r5, #0
 8012d28:	d10d      	bne.n	8012d46 <__lesf2+0x4a>
 8012d2a:	2000      	movs	r0, #0
 8012d2c:	2e00      	cmp	r6, #0
 8012d2e:	d014      	beq.n	8012d5a <__lesf2+0x5e>
 8012d30:	e00d      	b.n	8012d4e <__lesf2+0x52>
 8012d32:	2e00      	cmp	r6, #0
 8012d34:	d110      	bne.n	8012d58 <__lesf2+0x5c>
 8012d36:	2cff      	cmp	r4, #255	; 0xff
 8012d38:	d115      	bne.n	8012d66 <__lesf2+0x6a>
 8012d3a:	2d00      	cmp	r5, #0
 8012d3c:	d10c      	bne.n	8012d58 <__lesf2+0x5c>
 8012d3e:	2a00      	cmp	r2, #0
 8012d40:	d103      	bne.n	8012d4a <__lesf2+0x4e>
 8012d42:	4271      	negs	r1, r6
 8012d44:	4171      	adcs	r1, r6
 8012d46:	2900      	cmp	r1, #0
 8012d48:	d108      	bne.n	8012d5c <__lesf2+0x60>
 8012d4a:	4283      	cmp	r3, r0
 8012d4c:	d010      	beq.n	8012d70 <__lesf2+0x74>
 8012d4e:	2102      	movs	r1, #2
 8012d50:	1e58      	subs	r0, r3, #1
 8012d52:	4008      	ands	r0, r1
 8012d54:	3801      	subs	r0, #1
 8012d56:	e000      	b.n	8012d5a <__lesf2+0x5e>
 8012d58:	2002      	movs	r0, #2
 8012d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d5c:	2800      	cmp	r0, #0
 8012d5e:	d1fc      	bne.n	8012d5a <__lesf2+0x5e>
 8012d60:	2001      	movs	r0, #1
 8012d62:	4240      	negs	r0, r0
 8012d64:	e7f9      	b.n	8012d5a <__lesf2+0x5e>
 8012d66:	2c00      	cmp	r4, #0
 8012d68:	d1ef      	bne.n	8012d4a <__lesf2+0x4e>
 8012d6a:	2d00      	cmp	r5, #0
 8012d6c:	d1ed      	bne.n	8012d4a <__lesf2+0x4e>
 8012d6e:	e7ee      	b.n	8012d4e <__lesf2+0x52>
 8012d70:	42a2      	cmp	r2, r4
 8012d72:	dc05      	bgt.n	8012d80 <__lesf2+0x84>
 8012d74:	dbf2      	blt.n	8012d5c <__lesf2+0x60>
 8012d76:	42ae      	cmp	r6, r5
 8012d78:	d802      	bhi.n	8012d80 <__lesf2+0x84>
 8012d7a:	d3ef      	bcc.n	8012d5c <__lesf2+0x60>
 8012d7c:	2000      	movs	r0, #0
 8012d7e:	e7ec      	b.n	8012d5a <__lesf2+0x5e>
 8012d80:	4241      	negs	r1, r0
 8012d82:	4141      	adcs	r1, r0
 8012d84:	4248      	negs	r0, r1
 8012d86:	2102      	movs	r1, #2
 8012d88:	4008      	ands	r0, r1
 8012d8a:	3801      	subs	r0, #1
 8012d8c:	e7e5      	b.n	8012d5a <__lesf2+0x5e>
 8012d8e:	46c0      	nop			; (mov r8, r8)

08012d90 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8012d90:	b510      	push	{r4, lr}
 8012d92:	b084      	sub	sp, #16

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8012d94:	220c      	movs	r2, #12
 8012d96:	2100      	movs	r1, #0
 8012d98:	a801      	add	r0, sp, #4
 8012d9a:	f005 fc5d 	bl	8018658 <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8012d9e:	2104      	movs	r1, #4
  hadc.Instance = ADC1;
 8012da0:	4c3d      	ldr	r4, [pc, #244]	; (8012e98 <MX_ADC_Init+0x108>)
 8012da2:	4b3e      	ldr	r3, [pc, #248]	; (8012e9c <MX_ADC_Init+0x10c>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8012da4:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8012da6:	2180      	movs	r1, #128	; 0x80
 8012da8:	0249      	lsls	r1, r1, #9
  hadc.Instance = ADC1;
 8012daa:	6023      	str	r3, [r4, #0]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8012dac:	61a1      	str	r1, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8012dae:	2300      	movs	r3, #0
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8012db0:	21c2      	movs	r1, #194	; 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8012db2:	2201      	movs	r2, #1
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8012db4:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8012db6:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8012db8:	60e3      	str	r3, [r4, #12]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8012dba:	31ff      	adds	r1, #255	; 0xff
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8012dbc:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8012dbe:	0020      	movs	r0, r4
  hadc.Init.DMAContinuousRequests = ENABLE;
 8012dc0:	3324      	adds	r3, #36	; 0x24
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8012dc2:	6122      	str	r2, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8012dc4:	61e1      	str	r1, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8012dc6:	54e2      	strb	r2, [r4, r3]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8012dc8:	62a2      	str	r2, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8012dca:	f003 f8df 	bl	8015f8c <HAL_ADC_Init>
 8012dce:	2800      	cmp	r0, #0
 8012dd0:	d146      	bne.n	8012e60 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8012dd2:	2300      	movs	r3, #0
 8012dd4:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8012dd6:	2380      	movs	r3, #128	; 0x80
 8012dd8:	015b      	lsls	r3, r3, #5
 8012dda:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8012ddc:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012dde:	0020      	movs	r0, r4
 8012de0:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8012de2:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012de4:	f003 fa86 	bl	80162f4 <HAL_ADC_ConfigChannel>
 8012de8:	2800      	cmp	r0, #0
 8012dea:	d151      	bne.n	8012e90 <MX_ADC_Init+0x100>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8012dec:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012dee:	0020      	movs	r0, r4
 8012df0:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_2;
 8012df2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012df4:	f003 fa7e 	bl	80162f4 <HAL_ADC_ConfigChannel>
 8012df8:	2800      	cmp	r0, #0
 8012dfa:	d146      	bne.n	8012e8a <MX_ADC_Init+0xfa>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8012dfc:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012dfe:	0020      	movs	r0, r4
 8012e00:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_3;
 8012e02:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e04:	f003 fa76 	bl	80162f4 <HAL_ADC_ConfigChannel>
 8012e08:	2800      	cmp	r0, #0
 8012e0a:	d13b      	bne.n	8012e84 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8012e0c:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e0e:	0020      	movs	r0, r4
 8012e10:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_4;
 8012e12:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e14:	f003 fa6e 	bl	80162f4 <HAL_ADC_ConfigChannel>
 8012e18:	2800      	cmp	r0, #0
 8012e1a:	d130      	bne.n	8012e7e <MX_ADC_Init+0xee>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8012e1c:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e1e:	0020      	movs	r0, r4
 8012e20:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_5;
 8012e22:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e24:	f003 fa66 	bl	80162f4 <HAL_ADC_ConfigChannel>
 8012e28:	2800      	cmp	r0, #0
 8012e2a:	d125      	bne.n	8012e78 <MX_ADC_Init+0xe8>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8012e2c:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e2e:	0020      	movs	r0, r4
 8012e30:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_7;
 8012e32:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e34:	f003 fa5e 	bl	80162f4 <HAL_ADC_ConfigChannel>
 8012e38:	2800      	cmp	r0, #0
 8012e3a:	d11a      	bne.n	8012e72 <MX_ADC_Init+0xe2>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8012e3c:	230e      	movs	r3, #14
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e3e:	0020      	movs	r0, r4
 8012e40:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_14;
 8012e42:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e44:	f003 fa56 	bl	80162f4 <HAL_ADC_ConfigChannel>
 8012e48:	2800      	cmp	r0, #0
 8012e4a:	d10f      	bne.n	8012e6c <MX_ADC_Init+0xdc>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8012e4c:	230f      	movs	r3, #15
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e4e:	0020      	movs	r0, r4
 8012e50:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_15;
 8012e52:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e54:	f003 fa4e 	bl	80162f4 <HAL_ADC_ConfigChannel>
 8012e58:	2800      	cmp	r0, #0
 8012e5a:	d104      	bne.n	8012e66 <MX_ADC_Init+0xd6>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8012e5c:	b004      	add	sp, #16
 8012e5e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8012e60:	f000 f9a6 	bl	80131b0 <Error_Handler>
 8012e64:	e7b5      	b.n	8012dd2 <MX_ADC_Init+0x42>
    Error_Handler();
 8012e66:	f000 f9a3 	bl	80131b0 <Error_Handler>
}
 8012e6a:	e7f7      	b.n	8012e5c <MX_ADC_Init+0xcc>
    Error_Handler();
 8012e6c:	f000 f9a0 	bl	80131b0 <Error_Handler>
 8012e70:	e7ec      	b.n	8012e4c <MX_ADC_Init+0xbc>
    Error_Handler();
 8012e72:	f000 f99d 	bl	80131b0 <Error_Handler>
 8012e76:	e7e1      	b.n	8012e3c <MX_ADC_Init+0xac>
    Error_Handler();
 8012e78:	f000 f99a 	bl	80131b0 <Error_Handler>
 8012e7c:	e7d6      	b.n	8012e2c <MX_ADC_Init+0x9c>
    Error_Handler();
 8012e7e:	f000 f997 	bl	80131b0 <Error_Handler>
 8012e82:	e7cb      	b.n	8012e1c <MX_ADC_Init+0x8c>
    Error_Handler();
 8012e84:	f000 f994 	bl	80131b0 <Error_Handler>
 8012e88:	e7c0      	b.n	8012e0c <MX_ADC_Init+0x7c>
    Error_Handler();
 8012e8a:	f000 f991 	bl	80131b0 <Error_Handler>
 8012e8e:	e7b5      	b.n	8012dfc <MX_ADC_Init+0x6c>
    Error_Handler();
 8012e90:	f000 f98e 	bl	80131b0 <Error_Handler>
 8012e94:	e7aa      	b.n	8012dec <MX_ADC_Init+0x5c>
 8012e96:	46c0      	nop			; (mov r8, r8)
 8012e98:	200010b8 	.word	0x200010b8
 8012e9c:	40012400 	.word	0x40012400

08012ea0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8012ea0:	b570      	push	{r4, r5, r6, lr}
 8012ea2:	0004      	movs	r4, r0
 8012ea4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012ea6:	2214      	movs	r2, #20
 8012ea8:	2100      	movs	r1, #0
 8012eaa:	a803      	add	r0, sp, #12
 8012eac:	f005 fbd4 	bl	8018658 <memset>
  if(adcHandle->Instance==ADC1)
 8012eb0:	4b31      	ldr	r3, [pc, #196]	; (8012f78 <HAL_ADC_MspInit+0xd8>)
 8012eb2:	6822      	ldr	r2, [r4, #0]
 8012eb4:	429a      	cmp	r2, r3
 8012eb6:	d001      	beq.n	8012ebc <HAL_ADC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8012eb8:	b008      	add	sp, #32
 8012eba:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8012ebc:	2080      	movs	r0, #128	; 0x80
 8012ebe:	4b2f      	ldr	r3, [pc, #188]	; (8012f7c <HAL_ADC_MspInit+0xdc>)
 8012ec0:	0080      	lsls	r0, r0, #2
 8012ec2:	6999      	ldr	r1, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012ec4:	2600      	movs	r6, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8012ec6:	4301      	orrs	r1, r0
 8012ec8:	6199      	str	r1, [r3, #24]
 8012eca:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012ecc:	2503      	movs	r5, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8012ece:	4002      	ands	r2, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ed0:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8012ed2:	9200      	str	r2, [sp, #0]
 8012ed4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ed6:	6959      	ldr	r1, [r3, #20]
 8012ed8:	0280      	lsls	r0, r0, #10
 8012eda:	4301      	orrs	r1, r0
 8012edc:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012ede:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ee0:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012ee2:	0309      	lsls	r1, r1, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ee4:	4002      	ands	r2, r0
 8012ee6:	9201      	str	r2, [sp, #4]
 8012ee8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012eea:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012eec:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012eee:	430a      	orrs	r2, r1
 8012ef0:	615a      	str	r2, [r3, #20]
 8012ef2:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012ef4:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012ef6:	400b      	ands	r3, r1
 8012ef8:	9302      	str	r3, [sp, #8]
 8012efa:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8012efc:	23bd      	movs	r3, #189	; 0xbd
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012efe:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8012f00:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012f02:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012f04:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012f06:	f003 fbb3 	bl	8016670 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8012f0a:	2330      	movs	r3, #48	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012f0c:	481c      	ldr	r0, [pc, #112]	; (8012f80 <HAL_ADC_MspInit+0xe0>)
 8012f0e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8012f10:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012f12:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012f14:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012f16:	f003 fbab 	bl	8016670 <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 8012f1a:	4d1a      	ldr	r5, [pc, #104]	; (8012f84 <HAL_ADC_MspInit+0xe4>)
 8012f1c:	4b1a      	ldr	r3, [pc, #104]	; (8012f88 <HAL_ADC_MspInit+0xe8>)
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8012f1e:	0028      	movs	r0, r5
    hdma_adc.Instance = DMA1_Channel1;
 8012f20:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8012f22:	2380      	movs	r3, #128	; 0x80
 8012f24:	60eb      	str	r3, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8012f26:	3380      	adds	r3, #128	; 0x80
 8012f28:	612b      	str	r3, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8012f2a:	2380      	movs	r3, #128	; 0x80
 8012f2c:	00db      	lsls	r3, r3, #3
 8012f2e:	616b      	str	r3, [r5, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8012f30:	2320      	movs	r3, #32
 8012f32:	61ab      	str	r3, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8012f34:	2380      	movs	r3, #128	; 0x80
 8012f36:	019b      	lsls	r3, r3, #6
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8012f38:	606e      	str	r6, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8012f3a:	60ae      	str	r6, [r5, #8]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8012f3c:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8012f3e:	f003 fab1 	bl	80164a4 <HAL_DMA_Init>
 8012f42:	2800      	cmp	r0, #0
 8012f44:	d114      	bne.n	8012f70 <HAL_ADC_MspInit+0xd0>
    __HAL_DMA1_REMAP(HAL_DMA1_CH1_ADC);
 8012f46:	23a8      	movs	r3, #168	; 0xa8
 8012f48:	200f      	movs	r0, #15
 8012f4a:	4a10      	ldr	r2, [pc, #64]	; (8012f8c <HAL_ADC_MspInit+0xec>)
 8012f4c:	58d1      	ldr	r1, [r2, r3]
 8012f4e:	4381      	bics	r1, r0
 8012f50:	50d1      	str	r1, [r2, r3]
 8012f52:	58d1      	ldr	r1, [r2, r3]
 8012f54:	380e      	subs	r0, #14
 8012f56:	4301      	orrs	r1, r0
 8012f58:	50d1      	str	r1, [r2, r3]
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8012f5a:	300b      	adds	r0, #11
 8012f5c:	2200      	movs	r2, #0
 8012f5e:	2100      	movs	r1, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8012f60:	6325      	str	r5, [r4, #48]	; 0x30
 8012f62:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8012f64:	f003 fa46 	bl	80163f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8012f68:	200c      	movs	r0, #12
 8012f6a:	f003 fa75 	bl	8016458 <HAL_NVIC_EnableIRQ>
}
 8012f6e:	e7a3      	b.n	8012eb8 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8012f70:	f000 f91e 	bl	80131b0 <Error_Handler>
 8012f74:	e7e7      	b.n	8012f46 <HAL_ADC_MspInit+0xa6>
 8012f76:	46c0      	nop			; (mov r8, r8)
 8012f78:	40012400 	.word	0x40012400
 8012f7c:	40021000 	.word	0x40021000
 8012f80:	48000800 	.word	0x48000800
 8012f84:	20001074 	.word	0x20001074
 8012f88:	40020008 	.word	0x40020008
 8012f8c:	40020000 	.word	0x40020000

08012f90 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8012f90:	2301      	movs	r3, #1
 8012f92:	4a05      	ldr	r2, [pc, #20]	; (8012fa8 <MX_DMA_Init+0x18>)
{
 8012f94:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8012f96:	6951      	ldr	r1, [r2, #20]
 8012f98:	4319      	orrs	r1, r3
 8012f9a:	6151      	str	r1, [r2, #20]
 8012f9c:	6952      	ldr	r2, [r2, #20]
 8012f9e:	4013      	ands	r3, r2
 8012fa0:	9301      	str	r3, [sp, #4]
 8012fa2:	9b01      	ldr	r3, [sp, #4]

}
 8012fa4:	b002      	add	sp, #8
 8012fa6:	4770      	bx	lr
 8012fa8:	40021000 	.word	0x40021000

08012fac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8012fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012fae:	46d6      	mov	lr, sl
 8012fb0:	464f      	mov	r7, r9
 8012fb2:	4646      	mov	r6, r8
 8012fb4:	b5c0      	push	{r6, r7, lr}
 8012fb6:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012fb8:	2214      	movs	r2, #20
 8012fba:	2100      	movs	r1, #0
 8012fbc:	a805      	add	r0, sp, #20
 8012fbe:	f005 fb4b 	bl	8018658 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012fc2:	2080      	movs	r0, #128	; 0x80
 8012fc4:	4b38      	ldr	r3, [pc, #224]	; (80130a8 <MX_GPIO_Init+0xfc>)
 8012fc6:	0300      	lsls	r0, r0, #12
 8012fc8:	6959      	ldr	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLED_Pin|GLED_Pin|RLED_Pin, GPIO_PIN_RESET);
 8012fca:	24e0      	movs	r4, #224	; 0xe0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012fcc:	4301      	orrs	r1, r0
 8012fce:	6159      	str	r1, [r3, #20]
 8012fd0:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, BLED_Pin|GLED_Pin|RLED_Pin, GPIO_PIN_RESET);
 8012fd2:	0224      	lsls	r4, r4, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012fd4:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012fd6:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012fd8:	9200      	str	r2, [sp, #0]
 8012fda:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012fdc:	6959      	ldr	r1, [r3, #20]
 8012fde:	03c0      	lsls	r0, r0, #15
 8012fe0:	4301      	orrs	r1, r0
 8012fe2:	6159      	str	r1, [r3, #20]
 8012fe4:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GMI_ENABLE_Pin|CCID_SELF_ENABLE_Pin|STE_LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 8012fe6:	27e9      	movs	r7, #233	; 0xe9
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012fe8:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012fea:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012fec:	9201      	str	r2, [sp, #4]
 8012fee:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ff0:	6959      	ldr	r1, [r3, #20]
 8012ff2:	0280      	lsls	r0, r0, #10
 8012ff4:	4301      	orrs	r1, r0
 8012ff6:	6159      	str	r1, [r3, #20]
 8012ff8:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 8012ffa:	4d2c      	ldr	r5, [pc, #176]	; (80130ac <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ffc:	4002      	ands	r2, r0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8012ffe:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8013000:	9202      	str	r2, [sp, #8]
 8013002:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8013004:	6959      	ldr	r1, [r3, #20]
 8013006:	02c0      	lsls	r0, r0, #11
 8013008:	4301      	orrs	r1, r0
 801300a:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 801300c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801300e:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8013010:	0349      	lsls	r1, r1, #13
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8013012:	4002      	ands	r2, r0
 8013014:	9203      	str	r2, [sp, #12]
 8013016:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8013018:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 801301a:	017f      	lsls	r7, r7, #5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 801301c:	430a      	orrs	r2, r1
 801301e:	615a      	str	r2, [r3, #20]
 8013020:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, BLED_Pin|GLED_Pin|RLED_Pin, GPIO_PIN_RESET);
 8013022:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8013024:	400b      	ands	r3, r1
 8013026:	9304      	str	r3, [sp, #16]
 8013028:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, BLED_Pin|GLED_Pin|RLED_Pin, GPIO_PIN_RESET);
 801302a:	4b21      	ldr	r3, [pc, #132]	; (80130b0 <MX_GPIO_Init+0x104>)
 801302c:	0021      	movs	r1, r4
 801302e:	0018      	movs	r0, r3
 8013030:	469a      	mov	sl, r3
 8013032:	f003 fc17 	bl	8016864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GMI_ENABLE_Pin|CCID_SELF_ENABLE_Pin|STE_LED1_Pin, GPIO_PIN_RESET);
 8013036:	4b1f      	ldr	r3, [pc, #124]	; (80130b4 <MX_GPIO_Init+0x108>)
 8013038:	2200      	movs	r2, #0
 801303a:	4699      	mov	r9, r3
 801303c:	2390      	movs	r3, #144	; 0x90
 801303e:	05db      	lsls	r3, r3, #23
 8013040:	0018      	movs	r0, r3
 8013042:	4649      	mov	r1, r9
 8013044:	4698      	mov	r8, r3
 8013046:	f003 fc0d 	bl	8016864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 801304a:	2200      	movs	r2, #0
 801304c:	0039      	movs	r1, r7
 801304e:	0028      	movs	r0, r5
 8013050:	f003 fc08 	bl	8016864 <HAL_GPIO_WritePin>
                          |BLE_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = BLED_Pin|GLED_Pin|RLED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013054:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = BLED_Pin|GLED_Pin|RLED_Pin;
 8013056:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013058:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801305a:	4650      	mov	r0, sl
 801305c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801305e:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013060:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013062:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013064:	f003 fb04 	bl	8016670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = GMI_ENABLE_Pin|CCID_SELF_ENABLE_Pin|STE_LED1_Pin;
 8013068:	464b      	mov	r3, r9
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801306a:	4640      	mov	r0, r8
 801306c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GMI_ENABLE_Pin|CCID_SELF_ENABLE_Pin|STE_LED1_Pin;
 801306e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013070:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013072:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013074:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013076:	f003 fafb 	bl	8016670 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
                          |BLE_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801307a:	0028      	movs	r0, r5
 801307c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 801307e:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013080:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013082:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013084:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013086:	f003 faf3 	bl	8016670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BLE_NET_STATUS_Pin|BLE_WAKEUP_OUT_Pin|I_EMG_Pin;
 801308a:	2386      	movs	r3, #134	; 0x86
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801308c:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = BLE_NET_STATUS_Pin|BLE_WAKEUP_OUT_Pin|I_EMG_Pin;
 801308e:	009b      	lsls	r3, r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013090:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = BLE_NET_STATUS_Pin|BLE_WAKEUP_OUT_Pin|I_EMG_Pin;
 8013092:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013094:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013096:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013098:	f003 faea 	bl	8016670 <HAL_GPIO_Init>

}
 801309c:	b00a      	add	sp, #40	; 0x28
 801309e:	bce0      	pop	{r5, r6, r7}
 80130a0:	46ba      	mov	sl, r7
 80130a2:	46b1      	mov	r9, r6
 80130a4:	46a8      	mov	r8, r5
 80130a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130a8:	40021000 	.word	0x40021000
 80130ac:	48000400 	.word	0x48000400
 80130b0:	48000800 	.word	0x48000800
 80130b4:	00008042 	.word	0x00008042

080130b8 <MX_IWDG_Init>:
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80130b8:	4808      	ldr	r0, [pc, #32]	; (80130dc <MX_IWDG_Init+0x24>)
 80130ba:	4b09      	ldr	r3, [pc, #36]	; (80130e0 <MX_IWDG_Init+0x28>)
{
 80130bc:	b510      	push	{r4, lr}
  hiwdg.Instance = IWDG;
 80130be:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80130c0:	2306      	movs	r3, #6
 80130c2:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Window = 4095;
 80130c4:	4b07      	ldr	r3, [pc, #28]	; (80130e4 <MX_IWDG_Init+0x2c>)
 80130c6:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 4095;
 80130c8:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80130ca:	f003 fbd1 	bl	8016870 <HAL_IWDG_Init>
 80130ce:	2800      	cmp	r0, #0
 80130d0:	d100      	bne.n	80130d4 <MX_IWDG_Init+0x1c>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80130d2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80130d4:	f000 f86c 	bl	80131b0 <Error_Handler>
}
 80130d8:	e7fb      	b.n	80130d2 <MX_IWDG_Init+0x1a>
 80130da:	46c0      	nop			; (mov r8, r8)
 80130dc:	200010f8 	.word	0x200010f8
 80130e0:	40003000 	.word	0x40003000
 80130e4:	00000fff 	.word	0x00000fff

080130e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80130e8:	b530      	push	{r4, r5, lr}
 80130ea:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80130ec:	220c      	movs	r2, #12
 80130ee:	2100      	movs	r1, #0
 80130f0:	a80a      	add	r0, sp, #40	; 0x28
 80130f2:	f005 fab1 	bl	8018658 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80130f6:	2210      	movs	r2, #16
 80130f8:	2100      	movs	r1, #0
 80130fa:	4668      	mov	r0, sp
 80130fc:	f005 faac 	bl	8018658 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8013100:	2210      	movs	r2, #16
 8013102:	2100      	movs	r1, #0
 8013104:	a804      	add	r0, sp, #16
 8013106:	f005 faa7 	bl	8018658 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_LSI
 801310a:	2319      	movs	r3, #25
 801310c:	9308      	str	r3, [sp, #32]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 801310e:	3b09      	subs	r3, #9
 8013110:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8013112:	2380      	movs	r3, #128	; 0x80
 8013114:	025b      	lsls	r3, r3, #9
 8013116:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8013118:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801311a:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801311c:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 801311e:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8013120:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8013122:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8013124:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8013126:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8013128:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 801312a:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 801312c:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801312e:	f003 fbdd 	bl	80168ec <HAL_RCC_OscConfig>
 8013132:	2800      	cmp	r0, #0
 8013134:	d001      	beq.n	801313a <SystemClock_Config+0x52>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8013136:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8013138:	e7fe      	b.n	8013138 <SystemClock_Config+0x50>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 801313a:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 801313c:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 801313e:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8013140:	2101      	movs	r1, #1
 8013142:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8013144:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8013146:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8013148:	f003 fe56 	bl	8016df8 <HAL_RCC_ClockConfig>
 801314c:	2800      	cmp	r0, #0
 801314e:	d001      	beq.n	8013154 <SystemClock_Config+0x6c>
 8013150:	b672      	cpsid	i
  while (1)
 8013152:	e7fe      	b.n	8013152 <SystemClock_Config+0x6a>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8013154:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8013156:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8013158:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801315a:	f003 fee9 	bl	8016f30 <HAL_RCCEx_PeriphCLKConfig>
 801315e:	2800      	cmp	r0, #0
 8013160:	d001      	beq.n	8013166 <SystemClock_Config+0x7e>
 8013162:	b672      	cpsid	i
  while (1)
 8013164:	e7fe      	b.n	8013164 <SystemClock_Config+0x7c>
}
 8013166:	b015      	add	sp, #84	; 0x54
 8013168:	bd30      	pop	{r4, r5, pc}
 801316a:	46c0      	nop			; (mov r8, r8)

0801316c <main>:
{
 801316c:	b510      	push	{r4, lr}
	EGTN_JUMPTOAPP_relocate_vector_table_to_ram();
 801316e:	f001 f9bf 	bl	80144f0 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram>
  __ASM volatile ("cpsie i" : : : "memory");
 8013172:	b662      	cpsie	i
  HAL_Init();
 8013174:	f002 fe7c 	bl	8015e70 <HAL_Init>
  SystemClock_Config();
 8013178:	f7ff ffb6 	bl	80130e8 <SystemClock_Config>
  MX_GPIO_Init();
 801317c:	f7ff ff16 	bl	8012fac <MX_GPIO_Init>
  MX_DMA_Init();
 8013180:	f7ff ff06 	bl	8012f90 <MX_DMA_Init>
  MX_ADC_Init();
 8013184:	f7ff fe04 	bl	8012d90 <MX_ADC_Init>
  MX_IWDG_Init();
 8013188:	f7ff ff96 	bl	80130b8 <MX_IWDG_Init>
  MX_TIM3_Init();
 801318c:	f000 f99c 	bl	80134c8 <MX_TIM3_Init>
  MX_TIM6_Init();
 8013190:	f000 f8c0 	bl	8013314 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8013194:	f000 fa18 	bl	80135c8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8013198:	f000 fa34 	bl	8013604 <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 801319c:	f000 fa50 	bl	8013640 <MX_USART5_UART_Init>
  MX_SPI2_Init();
 80131a0:	f000 f808 	bl	80131b4 <MX_SPI2_Init>
  MX_TIM7_Init();
 80131a4:	f000 f8d0 	bl	8013348 <MX_TIM7_Init>
	  EGUHAsystem();
 80131a8:	f000 ffb4 	bl	8014114 <EGUHAsystem>
  while (1)
 80131ac:	e7fc      	b.n	80131a8 <main+0x3c>
 80131ae:	46c0      	nop			; (mov r8, r8)

080131b0 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80131b0:	b672      	cpsid	i
  while (1)
 80131b2:	e7fe      	b.n	80131b2 <Error_Handler+0x2>

080131b4 <MX_SPI2_Init>:
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80131b4:	4811      	ldr	r0, [pc, #68]	; (80131fc <MX_SPI2_Init+0x48>)
 80131b6:	4b12      	ldr	r3, [pc, #72]	; (8013200 <MX_SPI2_Init+0x4c>)
{
 80131b8:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 80131ba:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80131bc:	2382      	movs	r3, #130	; 0x82
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80131be:	22c0      	movs	r2, #192	; 0xc0
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80131c0:	005b      	lsls	r3, r3, #1
 80131c2:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80131c4:	2300      	movs	r3, #0
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80131c6:	0092      	lsls	r2, r2, #2
 80131c8:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80131ca:	3a01      	subs	r2, #1
 80131cc:	3aff      	subs	r2, #255	; 0xff
 80131ce:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80131d0:	3af1      	subs	r2, #241	; 0xf1
 80131d2:	3aff      	subs	r2, #255	; 0xff
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80131d4:	6083      	str	r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80131d6:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80131d8:	6143      	str	r3, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80131da:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80131dc:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80131de:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80131e0:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80131e2:	3a09      	subs	r2, #9
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80131e4:	6303      	str	r3, [r0, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80131e6:	3308      	adds	r3, #8
  hspi2.Init.CRCPolynomial = 7;
 80131e8:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80131ea:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80131ec:	f003 ff36 	bl	801705c <HAL_SPI_Init>
 80131f0:	2800      	cmp	r0, #0
 80131f2:	d100      	bne.n	80131f6 <MX_SPI2_Init+0x42>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80131f4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80131f6:	f7ff ffdb 	bl	80131b0 <Error_Handler>
}
 80131fa:	e7fb      	b.n	80131f4 <MX_SPI2_Init+0x40>
 80131fc:	20001108 	.word	0x20001108
 8013200:	40003800 	.word	0x40003800

08013204 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8013204:	b510      	push	{r4, lr}
 8013206:	0004      	movs	r4, r0
 8013208:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801320a:	2214      	movs	r2, #20
 801320c:	2100      	movs	r1, #0
 801320e:	a803      	add	r0, sp, #12
 8013210:	f005 fa22 	bl	8018658 <memset>
  if(spiHandle->Instance==SPI2)
 8013214:	4b13      	ldr	r3, [pc, #76]	; (8013264 <HAL_SPI_MspInit+0x60>)
 8013216:	6822      	ldr	r2, [r4, #0]
 8013218:	429a      	cmp	r2, r3
 801321a:	d001      	beq.n	8013220 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 801321c:	b008      	add	sp, #32
 801321e:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8013220:	2080      	movs	r0, #128	; 0x80
 8013222:	4b11      	ldr	r3, [pc, #68]	; (8013268 <HAL_SPI_MspInit+0x64>)
 8013224:	01c0      	lsls	r0, r0, #7
 8013226:	69d9      	ldr	r1, [r3, #28]
 8013228:	4301      	orrs	r1, r0
 801322a:	61d9      	str	r1, [r3, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801322c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_SPI2_CLK_ENABLE();
 801322e:	69da      	ldr	r2, [r3, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8013230:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_SPI2_CLK_ENABLE();
 8013232:	4002      	ands	r2, r0
 8013234:	9201      	str	r2, [sp, #4]
 8013236:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8013238:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801323a:	480c      	ldr	r0, [pc, #48]	; (801326c <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801323c:	430a      	orrs	r2, r1
 801323e:	615a      	str	r2, [r3, #20]
 8013240:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8013242:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8013244:	400b      	ands	r3, r1
 8013246:	9302      	str	r3, [sp, #8]
 8013248:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 801324a:	23e0      	movs	r3, #224	; 0xe0
 801324c:	021b      	lsls	r3, r3, #8
 801324e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013250:	2302      	movs	r3, #2
 8013252:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013254:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013256:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013258:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801325a:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 801325c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801325e:	f003 fa07 	bl	8016670 <HAL_GPIO_Init>
}
 8013262:	e7db      	b.n	801321c <HAL_SPI_MspInit+0x18>
 8013264:	40003800 	.word	0x40003800
 8013268:	40021000 	.word	0x40021000
 801326c:	48000400 	.word	0x48000400

08013270 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8013270:	2201      	movs	r2, #1
 8013272:	4b0a      	ldr	r3, [pc, #40]	; (801329c <HAL_MspInit+0x2c>)
{
 8013274:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8013276:	6999      	ldr	r1, [r3, #24]
 8013278:	4311      	orrs	r1, r2
 801327a:	6199      	str	r1, [r3, #24]
 801327c:	6999      	ldr	r1, [r3, #24]
 801327e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8013280:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8013282:	9200      	str	r2, [sp, #0]
 8013284:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8013286:	69da      	ldr	r2, [r3, #28]
 8013288:	0549      	lsls	r1, r1, #21
 801328a:	430a      	orrs	r2, r1
 801328c:	61da      	str	r2, [r3, #28]
 801328e:	69db      	ldr	r3, [r3, #28]
 8013290:	400b      	ands	r3, r1
 8013292:	9301      	str	r3, [sp, #4]
 8013294:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8013296:	b002      	add	sp, #8
 8013298:	4770      	bx	lr
 801329a:	46c0      	nop			; (mov r8, r8)
 801329c:	40021000 	.word	0x40021000

080132a0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80132a0:	e7fe      	b.n	80132a0 <NMI_Handler>
 80132a2:	46c0      	nop			; (mov r8, r8)

080132a4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80132a4:	e7fe      	b.n	80132a4 <HardFault_Handler>
 80132a6:	46c0      	nop			; (mov r8, r8)

080132a8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80132a8:	4770      	bx	lr
 80132aa:	46c0      	nop			; (mov r8, r8)

080132ac <PendSV_Handler>:
 80132ac:	4770      	bx	lr
 80132ae:	46c0      	nop			; (mov r8, r8)

080132b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80132b0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80132b2:	f002 fded 	bl	8015e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80132b6:	bd10      	pop	{r4, pc}

080132b8 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 80132b8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80132ba:	4802      	ldr	r0, [pc, #8]	; (80132c4 <ADC1_IRQHandler+0xc>)
 80132bc:	f002 ffb0 	bl	8016220 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80132c0:	bd10      	pop	{r4, pc}
 80132c2:	46c0      	nop			; (mov r8, r8)
 80132c4:	200010b8 	.word	0x200010b8

080132c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80132c8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80132ca:	4802      	ldr	r0, [pc, #8]	; (80132d4 <TIM3_IRQHandler+0xc>)
 80132cc:	f004 f9a8 	bl	8017620 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80132d0:	bd10      	pop	{r4, pc}
 80132d2:	46c0      	nop			; (mov r8, r8)
 80132d4:	200011b0 	.word	0x200011b0

080132d8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80132d8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80132da:	4802      	ldr	r0, [pc, #8]	; (80132e4 <TIM6_IRQHandler+0xc>)
 80132dc:	f004 f9a0 	bl	8017620 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80132e0:	bd10      	pop	{r4, pc}
 80132e2:	46c0      	nop			; (mov r8, r8)
 80132e4:	200011f8 	.word	0x200011f8

080132e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80132e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80132ea:	4802      	ldr	r0, [pc, #8]	; (80132f4 <USART1_IRQHandler+0xc>)
 80132ec:	f004 fc54 	bl	8017b98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80132f0:	bd10      	pop	{r4, pc}
 80132f2:	46c0      	nop			; (mov r8, r8)
 80132f4:	20001398 	.word	0x20001398

080132f8 <USART3_6_IRQHandler>:

/**
  * @brief This function handles USART3 to USART6 global interrupts.
  */
void USART3_6_IRQHandler(void)
{
 80132f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART3_6_IRQn 0 */

  /* USER CODE END USART3_6_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80132fa:	4803      	ldr	r0, [pc, #12]	; (8013308 <USART3_6_IRQHandler+0x10>)
 80132fc:	f004 fc4c 	bl	8017b98 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart5);
 8013300:	4802      	ldr	r0, [pc, #8]	; (801330c <USART3_6_IRQHandler+0x14>)
 8013302:	f004 fc49 	bl	8017b98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_6_IRQn 1 */

  /* USER CODE END USART3_6_IRQn 1 */
}
 8013306:	bd10      	pop	{r4, pc}
 8013308:	20001288 	.word	0x20001288
 801330c:	20001310 	.word	0x20001310

08013310 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8013310:	4770      	bx	lr
 8013312:	46c0      	nop			; (mov r8, r8)

08013314 <MX_TIM6_Init>:
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8013314:	4809      	ldr	r0, [pc, #36]	; (801333c <MX_TIM6_Init+0x28>)
 8013316:	4b0a      	ldr	r3, [pc, #40]	; (8013340 <MX_TIM6_Init+0x2c>)
{
 8013318:	b510      	push	{r4, lr}
  htim6.Instance = TIM6;
 801331a:	6003      	str	r3, [r0, #0]
  htim6.Init.Prescaler = 1;
 801331c:	2301      	movs	r3, #1
 801331e:	6043      	str	r3, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013320:	2300      	movs	r3, #0
  htim6.Init.Period = 2399;
 8013322:	4a08      	ldr	r2, [pc, #32]	; (8013344 <MX_TIM6_Init+0x30>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013324:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 2399;
 8013326:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013328:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 801332a:	f004 fa6d 	bl	8017808 <HAL_TIM_Base_Init>
 801332e:	2800      	cmp	r0, #0
 8013330:	d100      	bne.n	8013334 <MX_TIM6_Init+0x20>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8013332:	bd10      	pop	{r4, pc}
    Error_Handler();
 8013334:	f7ff ff3c 	bl	80131b0 <Error_Handler>
}
 8013338:	e7fb      	b.n	8013332 <MX_TIM6_Init+0x1e>
 801333a:	46c0      	nop			; (mov r8, r8)
 801333c:	200011f8 	.word	0x200011f8
 8013340:	40001000 	.word	0x40001000
 8013344:	0000095f 	.word	0x0000095f

08013348 <MX_TIM7_Init>:
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8013348:	4809      	ldr	r0, [pc, #36]	; (8013370 <MX_TIM7_Init+0x28>)
 801334a:	4b0a      	ldr	r3, [pc, #40]	; (8013374 <MX_TIM7_Init+0x2c>)
{
 801334c:	b510      	push	{r4, lr}
  htim7.Instance = TIM7;
 801334e:	6003      	str	r3, [r0, #0]
  htim7.Init.Prescaler = 1;
 8013350:	2301      	movs	r3, #1
 8013352:	6043      	str	r3, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013354:	2300      	movs	r3, #0
  htim7.Init.Period = 799;
 8013356:	4a08      	ldr	r2, [pc, #32]	; (8013378 <MX_TIM7_Init+0x30>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013358:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 799;
 801335a:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801335c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 801335e:	f004 fa53 	bl	8017808 <HAL_TIM_Base_Init>
 8013362:	2800      	cmp	r0, #0
 8013364:	d100      	bne.n	8013368 <MX_TIM7_Init+0x20>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8013366:	bd10      	pop	{r4, pc}
    Error_Handler();
 8013368:	f7ff ff22 	bl	80131b0 <Error_Handler>
}
 801336c:	e7fb      	b.n	8013366 <MX_TIM7_Init+0x1e>
 801336e:	46c0      	nop			; (mov r8, r8)
 8013370:	20001240 	.word	0x20001240
 8013374:	40001400 	.word	0x40001400
 8013378:	0000031f 	.word	0x0000031f

0801337c <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 801337c:	b500      	push	{lr}

  if(tim_ocHandle->Instance==TIM3)
 801337e:	4b0c      	ldr	r3, [pc, #48]	; (80133b0 <HAL_TIM_OC_MspInit+0x34>)
 8013380:	6802      	ldr	r2, [r0, #0]
{
 8013382:	b083      	sub	sp, #12
  if(tim_ocHandle->Instance==TIM3)
 8013384:	429a      	cmp	r2, r3
 8013386:	d001      	beq.n	801338c <HAL_TIM_OC_MspInit+0x10>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8013388:	b003      	add	sp, #12
 801338a:	bd00      	pop	{pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 801338c:	2302      	movs	r3, #2
 801338e:	4a09      	ldr	r2, [pc, #36]	; (80133b4 <HAL_TIM_OC_MspInit+0x38>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8013390:	2010      	movs	r0, #16
    __HAL_RCC_TIM3_CLK_ENABLE();
 8013392:	69d1      	ldr	r1, [r2, #28]
 8013394:	4319      	orrs	r1, r3
 8013396:	61d1      	str	r1, [r2, #28]
 8013398:	69d2      	ldr	r2, [r2, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 801339a:	2100      	movs	r1, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 801339c:	4013      	ands	r3, r2
 801339e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80133a0:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80133a2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80133a4:	f003 f826 	bl	80163f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80133a8:	2010      	movs	r0, #16
 80133aa:	f003 f855 	bl	8016458 <HAL_NVIC_EnableIRQ>
}
 80133ae:	e7eb      	b.n	8013388 <HAL_TIM_OC_MspInit+0xc>
 80133b0:	40000400 	.word	0x40000400
 80133b4:	40021000 	.word	0x40021000

080133b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80133b8:	b530      	push	{r4, r5, lr}

  if(tim_baseHandle->Instance==TIM6)
 80133ba:	6803      	ldr	r3, [r0, #0]
 80133bc:	4a25      	ldr	r2, [pc, #148]	; (8013454 <HAL_TIM_Base_MspInit+0x9c>)
{
 80133be:	0004      	movs	r4, r0
 80133c0:	b083      	sub	sp, #12
  if(tim_baseHandle->Instance==TIM6)
 80133c2:	4293      	cmp	r3, r2
 80133c4:	d004      	beq.n	80133d0 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM7)
 80133c6:	4a24      	ldr	r2, [pc, #144]	; (8013458 <HAL_TIM_Base_MspInit+0xa0>)
 80133c8:	4293      	cmp	r3, r2
 80133ca:	d013      	beq.n	80133f4 <HAL_TIM_Base_MspInit+0x3c>

  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80133cc:	b003      	add	sp, #12
 80133ce:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 80133d0:	2310      	movs	r3, #16
 80133d2:	4a22      	ldr	r2, [pc, #136]	; (801345c <HAL_TIM_Base_MspInit+0xa4>)
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80133d4:	2011      	movs	r0, #17
    __HAL_RCC_TIM6_CLK_ENABLE();
 80133d6:	69d1      	ldr	r1, [r2, #28]
 80133d8:	4319      	orrs	r1, r3
 80133da:	61d1      	str	r1, [r2, #28]
 80133dc:	69d2      	ldr	r2, [r2, #28]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80133de:	2100      	movs	r1, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80133e0:	4013      	ands	r3, r2
 80133e2:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80133e4:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80133e6:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80133e8:	f003 f804 	bl	80163f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80133ec:	2011      	movs	r0, #17
 80133ee:	f003 f833 	bl	8016458 <HAL_NVIC_EnableIRQ>
 80133f2:	e7eb      	b.n	80133cc <HAL_TIM_Base_MspInit+0x14>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80133f4:	2320      	movs	r3, #32
 80133f6:	4a19      	ldr	r2, [pc, #100]	; (801345c <HAL_TIM_Base_MspInit+0xa4>)
    hdma_tim7_up.Instance = DMA1_Channel4;
 80133f8:	4d19      	ldr	r5, [pc, #100]	; (8013460 <HAL_TIM_Base_MspInit+0xa8>)
    __HAL_RCC_TIM7_CLK_ENABLE();
 80133fa:	69d1      	ldr	r1, [r2, #28]
    if (HAL_DMA_Init(&hdma_tim7_up) != HAL_OK)
 80133fc:	0028      	movs	r0, r5
    __HAL_RCC_TIM7_CLK_ENABLE();
 80133fe:	4319      	orrs	r1, r3
 8013400:	61d1      	str	r1, [r2, #28]
 8013402:	69d2      	ldr	r2, [r2, #28]
    hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 8013404:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM7_CLK_ENABLE();
 8013406:	401a      	ands	r2, r3
 8013408:	9201      	str	r2, [sp, #4]
 801340a:	9a01      	ldr	r2, [sp, #4]
    hdma_tim7_up.Instance = DMA1_Channel4;
 801340c:	4a15      	ldr	r2, [pc, #84]	; (8013464 <HAL_TIM_Base_MspInit+0xac>)
    hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 801340e:	60e9      	str	r1, [r5, #12]
    hdma_tim7_up.Instance = DMA1_Channel4;
 8013410:	602a      	str	r2, [r5, #0]
    hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8013412:	2210      	movs	r2, #16
    hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8013414:	3181      	adds	r1, #129	; 0x81
 8013416:	31ff      	adds	r1, #255	; 0xff
 8013418:	6129      	str	r1, [r5, #16]
    hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801341a:	2180      	movs	r1, #128	; 0x80
    hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801341c:	606a      	str	r2, [r5, #4]
    hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 801341e:	2200      	movs	r2, #0
    hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8013420:	0109      	lsls	r1, r1, #4
    hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8013422:	60aa      	str	r2, [r5, #8]
    hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8013424:	6169      	str	r1, [r5, #20]
    hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 8013426:	61ab      	str	r3, [r5, #24]
    hdma_tim7_up.Init.Priority = DMA_PRIORITY_LOW;
 8013428:	61ea      	str	r2, [r5, #28]
    if (HAL_DMA_Init(&hdma_tim7_up) != HAL_OK)
 801342a:	f003 f83b 	bl	80164a4 <HAL_DMA_Init>
 801342e:	2800      	cmp	r0, #0
 8013430:	d10d      	bne.n	801344e <HAL_TIM_Base_MspInit+0x96>
    __HAL_DMA1_REMAP(HAL_DMA1_CH4_TIM7_UP);
 8013432:	23a8      	movs	r3, #168	; 0xa8
 8013434:	4a0c      	ldr	r2, [pc, #48]	; (8013468 <HAL_TIM_Base_MspInit+0xb0>)
 8013436:	480d      	ldr	r0, [pc, #52]	; (801346c <HAL_TIM_Base_MspInit+0xb4>)
 8013438:	58d1      	ldr	r1, [r2, r3]
 801343a:	4001      	ands	r1, r0
 801343c:	50d1      	str	r1, [r2, r3]
 801343e:	2180      	movs	r1, #128	; 0x80
 8013440:	58d0      	ldr	r0, [r2, r3]
 8013442:	0149      	lsls	r1, r1, #5
 8013444:	4301      	orrs	r1, r0
 8013446:	50d1      	str	r1, [r2, r3]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim7_up);
 8013448:	6225      	str	r5, [r4, #32]
 801344a:	626c      	str	r4, [r5, #36]	; 0x24
}
 801344c:	e7be      	b.n	80133cc <HAL_TIM_Base_MspInit+0x14>
      Error_Handler();
 801344e:	f7ff feaf 	bl	80131b0 <Error_Handler>
 8013452:	e7ee      	b.n	8013432 <HAL_TIM_Base_MspInit+0x7a>
 8013454:	40001000 	.word	0x40001000
 8013458:	40001400 	.word	0x40001400
 801345c:	40021000 	.word	0x40021000
 8013460:	2000116c 	.word	0x2000116c
 8013464:	40020044 	.word	0x40020044
 8013468:	40020000 	.word	0x40020000
 801346c:	ffff0fff 	.word	0xffff0fff

08013470 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8013470:	b510      	push	{r4, lr}
 8013472:	0004      	movs	r4, r0
 8013474:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013476:	2214      	movs	r2, #20
 8013478:	2100      	movs	r1, #0
 801347a:	a801      	add	r0, sp, #4
 801347c:	f005 f8ec 	bl	8018658 <memset>
  if(timHandle->Instance==TIM3)
 8013480:	4b0e      	ldr	r3, [pc, #56]	; (80134bc <HAL_TIM_MspPostInit+0x4c>)
 8013482:	6822      	ldr	r2, [r4, #0]
 8013484:	429a      	cmp	r2, r3
 8013486:	d001      	beq.n	801348c <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8013488:	b006      	add	sp, #24
 801348a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801348c:	2080      	movs	r0, #128	; 0x80
 801348e:	4a0c      	ldr	r2, [pc, #48]	; (80134c0 <HAL_TIM_MspPostInit+0x50>)
 8013490:	02c0      	lsls	r0, r0, #11
 8013492:	6951      	ldr	r1, [r2, #20]
 8013494:	4301      	orrs	r1, r0
 8013496:	6151      	str	r1, [r2, #20]
 8013498:	6953      	ldr	r3, [r2, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801349a:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801349c:	4003      	ands	r3, r0
 801349e:	9300      	str	r3, [sp, #0]
 80134a0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80134a2:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80134a4:	2301      	movs	r3, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80134a6:	2200      	movs	r2, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80134a8:	4806      	ldr	r0, [pc, #24]	; (80134c4 <HAL_TIM_MspPostInit+0x54>)
 80134aa:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80134ac:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80134ae:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80134b0:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80134b2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80134b4:	f003 f8dc 	bl	8016670 <HAL_GPIO_Init>
}
 80134b8:	e7e6      	b.n	8013488 <HAL_TIM_MspPostInit+0x18>
 80134ba:	46c0      	nop			; (mov r8, r8)
 80134bc:	40000400 	.word	0x40000400
 80134c0:	40021000 	.word	0x40021000
 80134c4:	48000400 	.word	0x48000400

080134c8 <MX_TIM3_Init>:
{
 80134c8:	b510      	push	{r4, lr}
 80134ca:	b08a      	sub	sp, #40	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80134cc:	2208      	movs	r2, #8
 80134ce:	2100      	movs	r1, #0
 80134d0:	a801      	add	r0, sp, #4
 80134d2:	f005 f8c1 	bl	8018658 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80134d6:	221c      	movs	r2, #28
 80134d8:	2100      	movs	r1, #0
 80134da:	a803      	add	r0, sp, #12
 80134dc:	f005 f8bc 	bl	8018658 <memset>
  htim3.Instance = TIM3;
 80134e0:	4c34      	ldr	r4, [pc, #208]	; (80135b4 <MX_TIM3_Init+0xec>)
 80134e2:	4b35      	ldr	r3, [pc, #212]	; (80135b8 <MX_TIM3_Init+0xf0>)
  htim3.Init.Period = 23999;
 80134e4:	4a35      	ldr	r2, [pc, #212]	; (80135bc <MX_TIM3_Init+0xf4>)
  htim3.Instance = TIM3;
 80134e6:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 1;
 80134e8:	2301      	movs	r3, #1
 80134ea:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80134ec:	2300      	movs	r3, #0
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80134ee:	0020      	movs	r0, r4
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80134f0:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 23999;
 80134f2:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80134f4:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80134f6:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80134f8:	f004 f9b2 	bl	8017860 <HAL_TIM_OC_Init>
 80134fc:	2800      	cmp	r0, #0
 80134fe:	d13f      	bne.n	8013580 <MX_TIM3_Init+0xb8>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8013500:	0020      	movs	r0, r4
 8013502:	f004 f9d9 	bl	80178b8 <HAL_TIM_PWM_Init>
 8013506:	2800      	cmp	r0, #0
 8013508:	d141      	bne.n	801358e <MX_TIM3_Init+0xc6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801350a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 801350c:	0020      	movs	r0, r4
 801350e:	a901      	add	r1, sp, #4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013510:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8013512:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8013514:	f004 fad0 	bl	8017ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8013518:	2800      	cmp	r0, #0
 801351a:	d147      	bne.n	80135ac <MX_TIM3_Init+0xe4>
  sConfigOC.Pulse = 1200;
 801351c:	2296      	movs	r2, #150	; 0x96
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 801351e:	2300      	movs	r3, #0
  sConfigOC.Pulse = 1200;
 8013520:	00d2      	lsls	r2, r2, #3
 8013522:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8013524:	0020      	movs	r0, r4
 8013526:	2200      	movs	r2, #0
 8013528:	a903      	add	r1, sp, #12
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 801352a:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801352c:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801352e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8013530:	f004 fa2e 	bl	8017990 <HAL_TIM_OC_ConfigChannel>
 8013534:	2800      	cmp	r0, #0
 8013536:	d136      	bne.n	80135a6 <MX_TIM3_Init+0xde>
  sConfigOC.Pulse = 22800;
 8013538:	4b21      	ldr	r3, [pc, #132]	; (80135c0 <MX_TIM3_Init+0xf8>)
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 801353a:	2204      	movs	r2, #4
 801353c:	0020      	movs	r0, r4
 801353e:	a903      	add	r1, sp, #12
  sConfigOC.Pulse = 22800;
 8013540:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8013542:	f004 fa25 	bl	8017990 <HAL_TIM_OC_ConfigChannel>
 8013546:	2800      	cmp	r0, #0
 8013548:	d12a      	bne.n	80135a0 <MX_TIM3_Init+0xd8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801354a:	2360      	movs	r3, #96	; 0x60
 801354c:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 23999;
 801354e:	4b1b      	ldr	r3, [pc, #108]	; (80135bc <MX_TIM3_Init+0xf4>)
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8013550:	2208      	movs	r2, #8
 8013552:	0020      	movs	r0, r4
 8013554:	a903      	add	r1, sp, #12
  sConfigOC.Pulse = 23999;
 8013556:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8013558:	f004 fa46 	bl	80179e8 <HAL_TIM_PWM_ConfigChannel>
 801355c:	2800      	cmp	r0, #0
 801355e:	d11c      	bne.n	801359a <MX_TIM3_Init+0xd2>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8013560:	2300      	movs	r3, #0
 8013562:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 12000;
 8013564:	4b17      	ldr	r3, [pc, #92]	; (80135c4 <MX_TIM3_Init+0xfc>)
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8013566:	220c      	movs	r2, #12
 8013568:	0020      	movs	r0, r4
 801356a:	a903      	add	r1, sp, #12
  sConfigOC.Pulse = 12000;
 801356c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 801356e:	f004 fa0f 	bl	8017990 <HAL_TIM_OC_ConfigChannel>
 8013572:	2800      	cmp	r0, #0
 8013574:	d10e      	bne.n	8013594 <MX_TIM3_Init+0xcc>
  HAL_TIM_MspPostInit(&htim3);
 8013576:	0020      	movs	r0, r4
 8013578:	f7ff ff7a 	bl	8013470 <HAL_TIM_MspPostInit>
}
 801357c:	b00a      	add	sp, #40	; 0x28
 801357e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8013580:	f7ff fe16 	bl	80131b0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8013584:	0020      	movs	r0, r4
 8013586:	f004 f997 	bl	80178b8 <HAL_TIM_PWM_Init>
 801358a:	2800      	cmp	r0, #0
 801358c:	d0bd      	beq.n	801350a <MX_TIM3_Init+0x42>
    Error_Handler();
 801358e:	f7ff fe0f 	bl	80131b0 <Error_Handler>
 8013592:	e7ba      	b.n	801350a <MX_TIM3_Init+0x42>
    Error_Handler();
 8013594:	f7ff fe0c 	bl	80131b0 <Error_Handler>
 8013598:	e7ed      	b.n	8013576 <MX_TIM3_Init+0xae>
    Error_Handler();
 801359a:	f7ff fe09 	bl	80131b0 <Error_Handler>
 801359e:	e7df      	b.n	8013560 <MX_TIM3_Init+0x98>
    Error_Handler();
 80135a0:	f7ff fe06 	bl	80131b0 <Error_Handler>
 80135a4:	e7d1      	b.n	801354a <MX_TIM3_Init+0x82>
    Error_Handler();
 80135a6:	f7ff fe03 	bl	80131b0 <Error_Handler>
 80135aa:	e7c5      	b.n	8013538 <MX_TIM3_Init+0x70>
    Error_Handler();
 80135ac:	f7ff fe00 	bl	80131b0 <Error_Handler>
 80135b0:	e7b4      	b.n	801351c <MX_TIM3_Init+0x54>
 80135b2:	46c0      	nop			; (mov r8, r8)
 80135b4:	200011b0 	.word	0x200011b0
 80135b8:	40000400 	.word	0x40000400
 80135bc:	00005dbf 	.word	0x00005dbf
 80135c0:	00005910 	.word	0x00005910
 80135c4:	00002ee0 	.word	0x00002ee0

080135c8 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80135c8:	480c      	ldr	r0, [pc, #48]	; (80135fc <MX_USART1_UART_Init+0x34>)
 80135ca:	4b0d      	ldr	r3, [pc, #52]	; (8013600 <MX_USART1_UART_Init+0x38>)
{
 80135cc:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 80135ce:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80135d0:	23e1      	movs	r3, #225	; 0xe1
 80135d2:	025b      	lsls	r3, r3, #9
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80135d4:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80135d6:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80135d8:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80135da:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80135dc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80135de:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80135e0:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80135e2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80135e4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80135e6:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80135e8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80135ea:	f004 ff1b 	bl	8018424 <HAL_UART_Init>
 80135ee:	2800      	cmp	r0, #0
 80135f0:	d100      	bne.n	80135f4 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80135f2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80135f4:	f7ff fddc 	bl	80131b0 <Error_Handler>
}
 80135f8:	e7fb      	b.n	80135f2 <MX_USART1_UART_Init+0x2a>
 80135fa:	46c0      	nop			; (mov r8, r8)
 80135fc:	20001398 	.word	0x20001398
 8013600:	40013800 	.word	0x40013800

08013604 <MX_USART3_UART_Init>:
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8013604:	480c      	ldr	r0, [pc, #48]	; (8013638 <MX_USART3_UART_Init+0x34>)
 8013606:	4b0d      	ldr	r3, [pc, #52]	; (801363c <MX_USART3_UART_Init+0x38>)
{
 8013608:	b510      	push	{r4, lr}
  huart3.Instance = USART3;
 801360a:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 801360c:	23e1      	movs	r3, #225	; 0xe1
 801360e:	025b      	lsls	r3, r3, #9
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8013610:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8013612:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8013614:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8013616:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8013618:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 801361a:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 801361c:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801361e:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8013620:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8013622:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8013624:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8013626:	f004 fefd 	bl	8018424 <HAL_UART_Init>
 801362a:	2800      	cmp	r0, #0
 801362c:	d100      	bne.n	8013630 <MX_USART3_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 801362e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8013630:	f7ff fdbe 	bl	80131b0 <Error_Handler>
}
 8013634:	e7fb      	b.n	801362e <MX_USART3_UART_Init+0x2a>
 8013636:	46c0      	nop			; (mov r8, r8)
 8013638:	20001288 	.word	0x20001288
 801363c:	40004800 	.word	0x40004800

08013640 <MX_USART5_UART_Init>:
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8013640:	480c      	ldr	r0, [pc, #48]	; (8013674 <MX_USART5_UART_Init+0x34>)
 8013642:	4b0d      	ldr	r3, [pc, #52]	; (8013678 <MX_USART5_UART_Init+0x38>)
{
 8013644:	b510      	push	{r4, lr}
  huart5.Instance = USART5;
 8013646:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 8013648:	23e1      	movs	r3, #225	; 0xe1
 801364a:	025b      	lsls	r3, r3, #9
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
  huart5.Init.StopBits = UART_STOPBITS_1;
  huart5.Init.Parity = UART_PARITY_NONE;
  huart5.Init.Mode = UART_MODE_TX_RX;
 801364c:	220c      	movs	r2, #12
  huart5.Init.BaudRate = 115200;
 801364e:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8013650:	2300      	movs	r3, #0
  huart5.Init.Mode = UART_MODE_TX_RX;
 8013652:	6142      	str	r2, [r0, #20]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8013654:	6083      	str	r3, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8013656:	60c3      	str	r3, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8013658:	6103      	str	r3, [r0, #16]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801365a:	6183      	str	r3, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 801365c:	61c3      	str	r3, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 801365e:	6203      	str	r3, [r0, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8013660:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8013662:	f004 fedf 	bl	8018424 <HAL_UART_Init>
 8013666:	2800      	cmp	r0, #0
 8013668:	d100      	bne.n	801366c <MX_USART5_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 801366a:	bd10      	pop	{r4, pc}
    Error_Handler();
 801366c:	f7ff fda0 	bl	80131b0 <Error_Handler>
}
 8013670:	e7fb      	b.n	801366a <MX_USART5_UART_Init+0x2a>
 8013672:	46c0      	nop			; (mov r8, r8)
 8013674:	20001310 	.word	0x20001310
 8013678:	40005000 	.word	0x40005000

0801367c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 801367c:	b570      	push	{r4, r5, r6, lr}
 801367e:	0004      	movs	r4, r0
 8013680:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013682:	2214      	movs	r2, #20
 8013684:	2100      	movs	r1, #0
 8013686:	a807      	add	r0, sp, #28
 8013688:	f004 ffe6 	bl	8018658 <memset>
  if(uartHandle->Instance==USART1)
 801368c:	6823      	ldr	r3, [r4, #0]
 801368e:	4a48      	ldr	r2, [pc, #288]	; (80137b0 <HAL_UART_MspInit+0x134>)
 8013690:	4293      	cmp	r3, r2
 8013692:	d007      	beq.n	80136a4 <HAL_UART_MspInit+0x28>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8013694:	4a47      	ldr	r2, [pc, #284]	; (80137b4 <HAL_UART_MspInit+0x138>)
 8013696:	4293      	cmp	r3, r2
 8013698:	d02d      	beq.n	80136f6 <HAL_UART_MspInit+0x7a>
    HAL_NVIC_EnableIRQ(USART3_6_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(uartHandle->Instance==USART5)
 801369a:	4a47      	ldr	r2, [pc, #284]	; (80137b8 <HAL_UART_MspInit+0x13c>)
 801369c:	4293      	cmp	r3, r2
 801369e:	d055      	beq.n	801374c <HAL_UART_MspInit+0xd0>
    HAL_NVIC_EnableIRQ(USART3_6_IRQn);
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }
}
 80136a0:	b00c      	add	sp, #48	; 0x30
 80136a2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80136a4:	2080      	movs	r0, #128	; 0x80
 80136a6:	4b45      	ldr	r3, [pc, #276]	; (80137bc <HAL_UART_MspInit+0x140>)
 80136a8:	01c0      	lsls	r0, r0, #7
 80136aa:	6999      	ldr	r1, [r3, #24]
 80136ac:	4301      	orrs	r1, r0
 80136ae:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136b0:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80136b2:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136b4:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_USART1_CLK_ENABLE();
 80136b6:	4002      	ands	r2, r0
 80136b8:	9200      	str	r2, [sp, #0]
 80136ba:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136bc:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80136be:	4840      	ldr	r0, [pc, #256]	; (80137c0 <HAL_UART_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136c0:	430a      	orrs	r2, r1
 80136c2:	615a      	str	r2, [r3, #20]
 80136c4:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80136c6:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136c8:	400b      	ands	r3, r1
 80136ca:	9301      	str	r3, [sp, #4]
 80136cc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80136ce:	23c0      	movs	r3, #192	; 0xc0
 80136d0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80136d2:	3bbe      	subs	r3, #190	; 0xbe
 80136d4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80136d6:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80136d8:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80136da:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80136dc:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80136de:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80136e0:	f002 ffc6 	bl	8016670 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80136e4:	2200      	movs	r2, #0
 80136e6:	2100      	movs	r1, #0
 80136e8:	201b      	movs	r0, #27
 80136ea:	f002 fe83 	bl	80163f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80136ee:	201b      	movs	r0, #27
 80136f0:	f002 feb2 	bl	8016458 <HAL_NVIC_EnableIRQ>
 80136f4:	e7d4      	b.n	80136a0 <HAL_UART_MspInit+0x24>
    __HAL_RCC_USART3_CLK_ENABLE();
 80136f6:	2080      	movs	r0, #128	; 0x80
 80136f8:	4b30      	ldr	r3, [pc, #192]	; (80137bc <HAL_UART_MspInit+0x140>)
 80136fa:	02c0      	lsls	r0, r0, #11
 80136fc:	69d9      	ldr	r1, [r3, #28]
 80136fe:	4301      	orrs	r1, r0
 8013700:	61d9      	str	r1, [r3, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013702:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART3_CLK_ENABLE();
 8013704:	69da      	ldr	r2, [r3, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013706:	0309      	lsls	r1, r1, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 8013708:	4002      	ands	r2, r0
 801370a:	9202      	str	r2, [sp, #8]
 801370c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801370e:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013710:	482c      	ldr	r0, [pc, #176]	; (80137c4 <HAL_UART_MspInit+0x148>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013712:	430a      	orrs	r2, r1
 8013714:	615a      	str	r2, [r3, #20]
 8013716:	695b      	ldr	r3, [r3, #20]
 8013718:	400b      	ands	r3, r1
 801371a:	9303      	str	r3, [sp, #12]
 801371c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 801371e:	23c0      	movs	r3, #192	; 0xc0
 8013720:	011b      	lsls	r3, r3, #4
 8013722:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013724:	2302      	movs	r3, #2
 8013726:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013728:	2300      	movs	r3, #0
 801372a:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801372c:	3303      	adds	r3, #3
 801372e:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_USART3;
 8013730:	3b02      	subs	r3, #2
 8013732:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013734:	a907      	add	r1, sp, #28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8013736:	f002 ff9b 	bl	8016670 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_6_IRQn, 0, 0);
 801373a:	2200      	movs	r2, #0
 801373c:	2100      	movs	r1, #0
 801373e:	201d      	movs	r0, #29
 8013740:	f002 fe58 	bl	80163f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_6_IRQn);
 8013744:	201d      	movs	r0, #29
 8013746:	f002 fe87 	bl	8016458 <HAL_NVIC_EnableIRQ>
}
 801374a:	e7a9      	b.n	80136a0 <HAL_UART_MspInit+0x24>
    __HAL_RCC_USART5_CLK_ENABLE();
 801374c:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801374e:	2480      	movs	r4, #128	; 0x80
    __HAL_RCC_USART5_CLK_ENABLE();
 8013750:	4b1a      	ldr	r3, [pc, #104]	; (80137bc <HAL_UART_MspInit+0x140>)
 8013752:	0352      	lsls	r2, r2, #13
 8013754:	69d9      	ldr	r1, [r3, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013756:	0324      	lsls	r4, r4, #12
    __HAL_RCC_USART5_CLK_ENABLE();
 8013758:	4311      	orrs	r1, r2
 801375a:	61d9      	str	r1, [r3, #28]
 801375c:	69d9      	ldr	r1, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801375e:	2600      	movs	r6, #0
    __HAL_RCC_USART5_CLK_ENABLE();
 8013760:	4011      	ands	r1, r2
 8013762:	9104      	str	r1, [sp, #16]
 8013764:	9904      	ldr	r1, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013766:	6958      	ldr	r0, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8013768:	2503      	movs	r5, #3
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801376a:	4320      	orrs	r0, r4
 801376c:	6158      	str	r0, [r3, #20]
 801376e:	6959      	ldr	r1, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013770:	4814      	ldr	r0, [pc, #80]	; (80137c4 <HAL_UART_MspInit+0x148>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013772:	4021      	ands	r1, r4
 8013774:	9105      	str	r1, [sp, #20]
 8013776:	9905      	ldr	r1, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8013778:	6959      	ldr	r1, [r3, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801377a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 801377c:	4311      	orrs	r1, r2
 801377e:	6159      	str	r1, [r3, #20]
 8013780:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013782:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8013784:	401a      	ands	r2, r3
 8013786:	9206      	str	r2, [sp, #24]
 8013788:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 801378a:	2380      	movs	r3, #128	; 0x80
 801378c:	015b      	lsls	r3, r3, #5
 801378e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013790:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013792:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8013794:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_USART5;
 8013796:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013798:	f002 ff6a 	bl	8016670 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 801379c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801379e:	480a      	ldr	r0, [pc, #40]	; (80137c8 <HAL_UART_MspInit+0x14c>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80137a0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80137a2:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80137a4:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80137a6:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_USART5;
 80137a8:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80137aa:	a907      	add	r1, sp, #28
 80137ac:	e7c3      	b.n	8013736 <HAL_UART_MspInit+0xba>
 80137ae:	46c0      	nop			; (mov r8, r8)
 80137b0:	40013800 	.word	0x40013800
 80137b4:	40004800 	.word	0x40004800
 80137b8:	40005000 	.word	0x40005000
 80137bc:	40021000 	.word	0x40021000
 80137c0:	48000400 	.word	0x48000400
 80137c4:	48000800 	.word	0x48000800
 80137c8:	48000c00 	.word	0x48000c00

080137cc <Reset_Handler>:
 80137cc:	480d      	ldr	r0, [pc, #52]	; (8013804 <LoopForever+0x2>)
 80137ce:	4685      	mov	sp, r0
 80137d0:	f7ff fd9e 	bl	8013310 <SystemInit>
 80137d4:	480c      	ldr	r0, [pc, #48]	; (8013808 <LoopForever+0x6>)
 80137d6:	490d      	ldr	r1, [pc, #52]	; (801380c <LoopForever+0xa>)
 80137d8:	4a0d      	ldr	r2, [pc, #52]	; (8013810 <LoopForever+0xe>)
 80137da:	2300      	movs	r3, #0
 80137dc:	e002      	b.n	80137e4 <LoopCopyDataInit>

080137de <CopyDataInit>:
 80137de:	58d4      	ldr	r4, [r2, r3]
 80137e0:	50c4      	str	r4, [r0, r3]
 80137e2:	3304      	adds	r3, #4

080137e4 <LoopCopyDataInit>:
 80137e4:	18c4      	adds	r4, r0, r3
 80137e6:	428c      	cmp	r4, r1
 80137e8:	d3f9      	bcc.n	80137de <CopyDataInit>
 80137ea:	4a0a      	ldr	r2, [pc, #40]	; (8013814 <LoopForever+0x12>)
 80137ec:	4c0a      	ldr	r4, [pc, #40]	; (8013818 <LoopForever+0x16>)
 80137ee:	2300      	movs	r3, #0
 80137f0:	e001      	b.n	80137f6 <LoopFillZerobss>

080137f2 <FillZerobss>:
 80137f2:	6013      	str	r3, [r2, #0]
 80137f4:	3204      	adds	r2, #4

080137f6 <LoopFillZerobss>:
 80137f6:	42a2      	cmp	r2, r4
 80137f8:	d3fb      	bcc.n	80137f2 <FillZerobss>
 80137fa:	f004 feeb 	bl	80185d4 <__libc_init_array>
 80137fe:	f7ff fcb5 	bl	801316c <main>

08013802 <LoopForever>:
 8013802:	e7fe      	b.n	8013802 <LoopForever>
 8013804:	20008000 	.word	0x20008000
 8013808:	200000c0 	.word	0x200000c0
 801380c:	2000091c 	.word	0x2000091c
 8013810:	0801ac5c 	.word	0x0801ac5c
 8013814:	20000920 	.word	0x20000920
 8013818:	20001440 	.word	0x20001440

0801381c <DMA1_Channel1_IRQHandler>:
 801381c:	e7fe      	b.n	801381c <DMA1_Channel1_IRQHandler>
	...

08013820 <EGTN_APP_BLE_peripheral_state_machine>:

	return ret;
}

void EGTN_APP_BLE_peripheral_state_machine()
{
 8013820:	b510      	push	{r4, lr}
	switch(ble_app.state)
 8013822:	4c08      	ldr	r4, [pc, #32]	; (8013844 <EGTN_APP_BLE_peripheral_state_machine+0x24>)
 8013824:	7823      	ldrb	r3, [r4, #0]
 8013826:	2b00      	cmp	r3, #0
 8013828:	d005      	beq.n	8013836 <EGTN_APP_BLE_peripheral_state_machine+0x16>
 801382a:	3b01      	subs	r3, #1
 801382c:	2b03      	cmp	r3, #3
 801382e:	d801      	bhi.n	8013834 <EGTN_APP_BLE_peripheral_state_machine+0x14>
	ble_app.is_state_change = 0;
 8013830:	2300      	movs	r3, #0
 8013832:	7063      	strb	r3, [r4, #1]
		break;
		default :

		break;
	}
}
 8013834:	bd10      	pop	{r4, pc}
			if(1 == EGTN_MW_FC41D_ble_peripheral_init_demo())
 8013836:	f001 fb7d 	bl	8014f34 <EGTN_MW_FC41D_ble_peripheral_init_demo>
 801383a:	2801      	cmp	r0, #1
 801383c:	d1fa      	bne.n	8013834 <EGTN_APP_BLE_peripheral_state_machine+0x14>
				ble_app.state = BLE_STAT_CONNECTED;
 801383e:	2304      	movs	r3, #4
 8013840:	7023      	strb	r3, [r4, #0]
 8013842:	e7f7      	b.n	8013834 <EGTN_APP_BLE_peripheral_state_machine+0x14>
 8013844:	2000093c 	.word	0x2000093c

08013848 <EGTN_APP_BLE_startup>:

uint8_t EGTN_APP_BLE_startup()
{
 8013848:	b510      	push	{r4, lr}
	uint8_t ret = 1;

	EGTN_MW_FC41D_startup();
 801384a:	f001 fb0b 	bl	8014e64 <EGTN_MW_FC41D_startup>

	EGTN_LIB_USERDELAY_set(&gDelay_blecomm_periodic_loop_time,50);
 801384e:	4803      	ldr	r0, [pc, #12]	; (801385c <EGTN_APP_BLE_startup+0x14>)
 8013850:	2132      	movs	r1, #50	; 0x32
 8013852:	f000 ff05 	bl	8014660 <EGTN_LIB_USERDELAY_set>

	return ret;
}
 8013856:	2001      	movs	r0, #1
 8013858:	bd10      	pop	{r4, pc}
 801385a:	46c0      	nop			; (mov r8, r8)
 801385c:	20000940 	.word	0x20000940

08013860 <EGTN_APP_BLE_init>:

uint8_t EGTN_APP_BLE_init()
{
	uint8_t ret = 1;

	ble_app.state = BLE_STAT_INIT;
 8013860:	2200      	movs	r2, #0
 8013862:	4b02      	ldr	r3, [pc, #8]	; (801386c <EGTN_APP_BLE_init+0xc>)
	ble_app.is_state_change = 0;

	return ret;
}
 8013864:	2001      	movs	r0, #1
	ble_app.state = BLE_STAT_INIT;
 8013866:	801a      	strh	r2, [r3, #0]
}
 8013868:	4770      	bx	lr
 801386a:	46c0      	nop			; (mov r8, r8)
 801386c:	2000093c 	.word	0x2000093c

08013870 <EGTN_APP_BLE_process>:

	EGTN_MW_FC41D_ble_peripheral_loop();
}

void EGTN_APP_BLE_process()
{
 8013870:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_blecomm_periodic_loop_time, DELAY_RENEW_OFF);
 8013872:	4c0a      	ldr	r4, [pc, #40]	; (801389c <EGTN_APP_BLE_process+0x2c>)
 8013874:	2100      	movs	r1, #0
 8013876:	0020      	movs	r0, r4
 8013878:	f000 fefc 	bl	8014674 <EGTN_LIB_USERDELAY_start>

    if(EGTN_LIB_USERDELAY_isfired(&gDelay_blecomm_periodic_loop_time))
 801387c:	0020      	movs	r0, r4
 801387e:	f000 ff0d 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 8013882:	2800      	cmp	r0, #0
 8013884:	d100      	bne.n	8013888 <EGTN_APP_BLE_process+0x18>
    {
    	EGTN_APP_BLE_main();

	  	EGTN_LIB_USERDELAY_start(&gDelay_blecomm_periodic_loop_time, DELAY_RENEW_ON);
    }
}
 8013886:	bd10      	pop	{r4, pc}
	EGTN_APP_BLE_peripheral_state_machine();
 8013888:	f7ff ffca 	bl	8013820 <EGTN_APP_BLE_peripheral_state_machine>
	EGTN_MW_FC41D_ble_peripheral_loop();
 801388c:	f001 fbca 	bl	8015024 <EGTN_MW_FC41D_ble_peripheral_loop>
	  	EGTN_LIB_USERDELAY_start(&gDelay_blecomm_periodic_loop_time, DELAY_RENEW_ON);
 8013890:	2101      	movs	r1, #1
 8013892:	0020      	movs	r0, r4
 8013894:	f000 feee 	bl	8014674 <EGTN_LIB_USERDELAY_start>
}
 8013898:	e7f5      	b.n	8013886 <EGTN_APP_BLE_process+0x16>
 801389a:	46c0      	nop			; (mov r8, r8)
 801389c:	20000940 	.word	0x20000940

080138a0 <ST_chrg_idle>:
STATE_DEFINE(chrg_idle,NoEventData)
{
	//SM_PRINTF("%s ST_CHRG_idle\r\n",self->name);


}
 80138a0:	4770      	bx	lr
 80138a2:	46c0      	nop			; (mov r8, r8)

080138a4 <EN_chrg_C2>:
		SM_InternalEvent(ST_CHRG_A1,NULL);
	}
}

ENTRY_DEFINE(chrg_C2,NoEventData)
{
 80138a4:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_C2\r\n",self->name);
 80138a6:	6801      	ldr	r1, [r0, #0]
 80138a8:	4804      	ldr	r0, [pc, #16]	; (80138bc <EN_chrg_C2+0x18>)
 80138aa:	f005 fa69 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 80138ae:	2001      	movs	r0, #1
 80138b0:	f002 f98c 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 80138b4:	2001      	movs	r0, #1
 80138b6:	f002 f9bd 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>

	chrg_set_relay_cp(EGTN_ON);
	chrg_set_relay_mc(EGTN_ON);
}
 80138ba:	bd10      	pop	{r4, pc}
 80138bc:	08019df8 	.word	0x08019df8

080138c0 <EN_chrg_C1>:
{
 80138c0:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_C1\r\n",self->name);
 80138c2:	6801      	ldr	r1, [r0, #0]
 80138c4:	4804      	ldr	r0, [pc, #16]	; (80138d8 <EN_chrg_C1+0x18>)
 80138c6:	f005 fa5b 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 80138ca:	2001      	movs	r0, #1
 80138cc:	f002 f97e 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 80138d0:	2000      	movs	r0, #0
 80138d2:	f002 f9af 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
}
 80138d6:	bd10      	pop	{r4, pc}
 80138d8:	08019e08 	.word	0x08019e08

080138dc <EN_chrg_B2>:
{
 80138dc:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_B2\r\n",self->name);
 80138de:	6801      	ldr	r1, [r0, #0]
 80138e0:	4804      	ldr	r0, [pc, #16]	; (80138f4 <EN_chrg_B2+0x18>)
 80138e2:	f005 fa4d 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 80138e6:	2001      	movs	r0, #1
 80138e8:	f002 f970 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 80138ec:	2000      	movs	r0, #0
 80138ee:	f002 f9a1 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
}
 80138f2:	bd10      	pop	{r4, pc}
 80138f4:	08019e18 	.word	0x08019e18

080138f8 <EN_chrg_B1>:
{
 80138f8:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_B1\r\n",self->name);
 80138fa:	6801      	ldr	r1, [r0, #0]
 80138fc:	4804      	ldr	r0, [pc, #16]	; (8013910 <EN_chrg_B1+0x18>)
 80138fe:	f005 fa3f 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 8013902:	2001      	movs	r0, #1
 8013904:	f002 f962 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013908:	2000      	movs	r0, #0
 801390a:	f002 f993 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
}
 801390e:	bd10      	pop	{r4, pc}
 8013910:	08019e28 	.word	0x08019e28

08013914 <EN_chrg_idle>:
{
 8013914:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_idle\r\n",self->name);
 8013916:	6801      	ldr	r1, [r0, #0]
 8013918:	4804      	ldr	r0, [pc, #16]	; (801392c <EN_chrg_idle+0x18>)
 801391a:	f005 fa31 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 801391e:	2000      	movs	r0, #0
 8013920:	f002 f954 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013924:	2000      	movs	r0, #0
 8013926:	f002 f985 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
}
 801392a:	bd10      	pop	{r4, pc}
 801392c:	08019e38 	.word	0x08019e38

08013930 <EN_chrg_E_F>:
		SM_InternalEvent(ST_CHRG_C1,NULL);
	}
}

ENTRY_DEFINE(chrg_E_F,NoEventData)
{
 8013930:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_E_F\r\n",self->name);
 8013932:	6801      	ldr	r1, [r0, #0]
 8013934:	4807      	ldr	r0, [pc, #28]	; (8013954 <EN_chrg_E_F+0x24>)
 8013936:	f005 fa23 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 801393a:	2001      	movs	r0, #1
 801393c:	f002 f946 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013940:	2000      	movs	r0, #0
 8013942:	f002 f977 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>

	chrg_app.supply_state = CHRG_SUPPLY_ACTIVE;
}
void EGTN_APP_CHRG_set_pause_charging()
{
	printf("CHRG_APP : ######## pause charging ######## \r\n");
 8013946:	4804      	ldr	r0, [pc, #16]	; (8013958 <EN_chrg_E_F+0x28>)
 8013948:	f005 faa6 	bl	8018e98 <puts>

	chrg_app.supply_state = CHRG_SUPPLY_INACTIVE;
 801394c:	2202      	movs	r2, #2
 801394e:	4b03      	ldr	r3, [pc, #12]	; (801395c <EN_chrg_E_F+0x2c>)
 8013950:	71da      	strb	r2, [r3, #7]
}
 8013952:	bd10      	pop	{r4, pc}
 8013954:	08019e4c 	.word	0x08019e4c
 8013958:	08019e60 	.word	0x08019e60
 801395c:	2000094c 	.word	0x2000094c

08013960 <EN_chrg_A2>:
{
 8013960:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_A2\r\n",self->name);
 8013962:	6801      	ldr	r1, [r0, #0]
 8013964:	4807      	ldr	r0, [pc, #28]	; (8013984 <EN_chrg_A2+0x24>)
 8013966:	f005 fa0b 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 801396a:	2001      	movs	r0, #1
 801396c:	f002 f92e 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013970:	2000      	movs	r0, #0
 8013972:	f002 f95f 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
}
void EGTN_APP_CHRG_set_finish_charging()
{
	printf("CHRG_APP : ######## finish charging ######## \r\n");
 8013976:	4804      	ldr	r0, [pc, #16]	; (8013988 <EN_chrg_A2+0x28>)
 8013978:	f005 fa8e 	bl	8018e98 <puts>

	chrg_app.supply_state = CHRG_SUPPLY_FINISHING;
 801397c:	2203      	movs	r2, #3
 801397e:	4b03      	ldr	r3, [pc, #12]	; (801398c <EN_chrg_A2+0x2c>)
 8013980:	71da      	strb	r2, [r3, #7]
}
 8013982:	bd10      	pop	{r4, pc}
 8013984:	08019e90 	.word	0x08019e90
 8013988:	08019ea0 	.word	0x08019ea0
 801398c:	2000094c 	.word	0x2000094c

08013990 <EN_chrg_A1>:
{
 8013990:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_A1\r\n",self->name);
 8013992:	6801      	ldr	r1, [r0, #0]
 8013994:	4807      	ldr	r0, [pc, #28]	; (80139b4 <EN_chrg_A1+0x24>)
 8013996:	f005 f9f3 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 801399a:	2001      	movs	r0, #1
 801399c:	f002 f916 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 80139a0:	2000      	movs	r0, #0
 80139a2:	f002 f947 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
}
void EGTN_APP_CHRG_set_standby_charging()
{
	printf("CHRG_APP : ######## standby charging ######## \r\n");
 80139a6:	4804      	ldr	r0, [pc, #16]	; (80139b8 <EN_chrg_A1+0x28>)
 80139a8:	f005 fa76 	bl	8018e98 <puts>

	chrg_app.supply_state = CHRG_SUPPLY_STANDBY;
 80139ac:	2200      	movs	r2, #0
 80139ae:	4b03      	ldr	r3, [pc, #12]	; (80139bc <EN_chrg_A1+0x2c>)
 80139b0:	71da      	strb	r2, [r3, #7]
}
 80139b2:	bd10      	pop	{r4, pc}
 80139b4:	08019ed0 	.word	0x08019ed0
 80139b8:	08019ee0 	.word	0x08019ee0
 80139bc:	2000094c 	.word	0x2000094c

080139c0 <ST_chrg_C2>:
{
 80139c0:	b570      	push	{r4, r5, r6, lr}
	if(CHRG_SUPPLY_ACTIVE == chrg_app.supply_state)
 80139c2:	4d4c      	ldr	r5, [pc, #304]	; (8013af4 <ST_chrg_C2+0x134>)
{
 80139c4:	0004      	movs	r4, r0
	if(CHRG_SUPPLY_ACTIVE == chrg_app.supply_state)
 80139c6:	79eb      	ldrb	r3, [r5, #7]
 80139c8:	2b01      	cmp	r3, #1
 80139ca:	d00b      	beq.n	80139e4 <ST_chrg_C2+0x24>
	if(PWM_12V == chrg_app.cp_state)
 80139cc:	786b      	ldrb	r3, [r5, #1]
 80139ce:	2b04      	cmp	r3, #4
 80139d0:	d050      	beq.n	8013a74 <ST_chrg_C2+0xb4>
	if(PWM_9V == chrg_app.cp_state)
 80139d2:	2b05      	cmp	r3, #5
 80139d4:	d043      	beq.n	8013a5e <ST_chrg_C2+0x9e>
	if(DC_6V == chrg_app.cp_state)
 80139d6:	2b03      	cmp	r3, #3
 80139d8:	d01a      	beq.n	8013a10 <ST_chrg_C2+0x50>
	if(DC_9V == chrg_app.cp_state)
 80139da:	2b02      	cmp	r3, #2
 80139dc:	d023      	beq.n	8013a26 <ST_chrg_C2+0x66>
	if(DC_12V == chrg_app.cp_state)
 80139de:	2b01      	cmp	r3, #1
 80139e0:	d030      	beq.n	8013a44 <ST_chrg_C2+0x84>
}
 80139e2:	bd70      	pop	{r4, r5, r6, pc}
		if((0 == is_diode_fail) && (CHRG_CP_L_V_LIMIT_UNDER <= chrg_app.cp_l_voltage))
 80139e4:	4944      	ldr	r1, [pc, #272]	; (8013af8 <ST_chrg_C2+0x138>)
 80139e6:	780a      	ldrb	r2, [r1, #0]
 80139e8:	2a00      	cmp	r2, #0
 80139ea:	d14e      	bne.n	8013a8a <ST_chrg_C2+0xca>
 80139ec:	2074      	movs	r0, #116	; 0x74
 80139ee:	4a43      	ldr	r2, [pc, #268]	; (8013afc <ST_chrg_C2+0x13c>)
 80139f0:	5e28      	ldrsh	r0, [r5, r0]
 80139f2:	4290      	cmp	r0, r2
 80139f4:	db52      	blt.n	8013a9c <ST_chrg_C2+0xdc>
			is_diode_fail = 1;
 80139f6:	700b      	strb	r3, [r1, #0]
	ret = EGTN_MW_RELAY_get_mc_ctl();
 80139f8:	f002 f922 	bl	8015c40 <EGTN_MW_RELAY_get_mc_ctl>
			if(EGTN_ON == chrg_get_relay_mc())
 80139fc:	2801      	cmp	r0, #1
 80139fe:	d1e5      	bne.n	80139cc <ST_chrg_C2+0xc>
				SM_PRINTF("%s ST_CHRG_C2 : ZE-READY R9. Diode is fail. mc off\r\n",self->name);
 8013a00:	6821      	ldr	r1, [r4, #0]
 8013a02:	483f      	ldr	r0, [pc, #252]	; (8013b00 <ST_chrg_C2+0x140>)
 8013a04:	f005 f9bc 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013a08:	2000      	movs	r0, #0
 8013a0a:	f002 f913 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
}
 8013a0e:	e7dd      	b.n	80139cc <ST_chrg_C2+0xc>
		if(CHRG_SUPPLY_INACTIVE == chrg_app.supply_state)
 8013a10:	79eb      	ldrb	r3, [r5, #7]
 8013a12:	2b02      	cmp	r3, #2
 8013a14:	d05f      	beq.n	8013ad6 <ST_chrg_C2+0x116>
		else if(CHRG_SUPPLY_FINISHING == chrg_app.supply_state)
 8013a16:	2b03      	cmp	r3, #3
 8013a18:	d04d      	beq.n	8013ab6 <ST_chrg_C2+0xf6>
			EGTN_LIB_USERDELAY_stop(&gDelay_chrg_evse_finish);
 8013a1a:	483a      	ldr	r0, [pc, #232]	; (8013b04 <ST_chrg_C2+0x144>)
 8013a1c:	f000 fe3a 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
 8013a20:	786b      	ldrb	r3, [r5, #1]
	if(DC_9V == chrg_app.cp_state)
 8013a22:	2b02      	cmp	r3, #2
 8013a24:	d1db      	bne.n	80139de <ST_chrg_C2+0x1e>
		EGTN_LIB_USERDELAY_stop(&gDelay_chrg_evse_finish);
 8013a26:	4837      	ldr	r0, [pc, #220]	; (8013b04 <ST_chrg_C2+0x144>)
 8013a28:	f000 fe34 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
		SM_PRINTF("%s ST_CHRG_C2 --> C1(charging finish by EV)\r\n",self->name);
 8013a2c:	6821      	ldr	r1, [r4, #0]
 8013a2e:	4836      	ldr	r0, [pc, #216]	; (8013b08 <ST_chrg_C2+0x148>)
 8013a30:	f005 f9a6 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_C1,NULL);
 8013a34:	2200      	movs	r2, #0
 8013a36:	2105      	movs	r1, #5
 8013a38:	0020      	movs	r0, r4
 8013a3a:	f000 fe3f 	bl	80146bc <_SM_InternalEvent>
 8013a3e:	786b      	ldrb	r3, [r5, #1]
	if(DC_12V == chrg_app.cp_state)
 8013a40:	2b01      	cmp	r3, #1
 8013a42:	d1ce      	bne.n	80139e2 <ST_chrg_C2+0x22>
		EGTN_LIB_USERDELAY_stop(&gDelay_chrg_evse_finish);
 8013a44:	482f      	ldr	r0, [pc, #188]	; (8013b04 <ST_chrg_C2+0x144>)
 8013a46:	f000 fe25 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
		SM_PRINTF("%s ST_CHRG_C2 --> C1(charging force finish by USER)\r\n",self->name);
 8013a4a:	6821      	ldr	r1, [r4, #0]
 8013a4c:	482f      	ldr	r0, [pc, #188]	; (8013b0c <ST_chrg_C2+0x14c>)
 8013a4e:	f005 f997 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_C1,NULL);
 8013a52:	2200      	movs	r2, #0
 8013a54:	2105      	movs	r1, #5
 8013a56:	0020      	movs	r0, r4
 8013a58:	f000 fe30 	bl	80146bc <_SM_InternalEvent>
}
 8013a5c:	e7c1      	b.n	80139e2 <ST_chrg_C2+0x22>
		SM_PRINTF("%s ST_CHRG_C2 --> B2\r\n",self->name);
 8013a5e:	6821      	ldr	r1, [r4, #0]
 8013a60:	482b      	ldr	r0, [pc, #172]	; (8013b10 <ST_chrg_C2+0x150>)
 8013a62:	f005 f98d 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_B2,NULL);
 8013a66:	2200      	movs	r2, #0
 8013a68:	2104      	movs	r1, #4
 8013a6a:	0020      	movs	r0, r4
 8013a6c:	f000 fe26 	bl	80146bc <_SM_InternalEvent>
 8013a70:	786b      	ldrb	r3, [r5, #1]
 8013a72:	e7b0      	b.n	80139d6 <ST_chrg_C2+0x16>
		SM_PRINTF("%s ST_CHRG_C2 --> A2\r\n",self->name);
 8013a74:	6821      	ldr	r1, [r4, #0]
 8013a76:	4827      	ldr	r0, [pc, #156]	; (8013b14 <ST_chrg_C2+0x154>)
 8013a78:	f005 f982 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_A2,NULL);
 8013a7c:	2200      	movs	r2, #0
 8013a7e:	2102      	movs	r1, #2
 8013a80:	0020      	movs	r0, r4
 8013a82:	f000 fe1b 	bl	80146bc <_SM_InternalEvent>
 8013a86:	786b      	ldrb	r3, [r5, #1]
 8013a88:	e7a3      	b.n	80139d2 <ST_chrg_C2+0x12>
		else if((1 == is_diode_fail) && (CHRG_CP_L_V_LIMIT_UPPER >= chrg_app.cp_l_voltage))
 8013a8a:	2a01      	cmp	r2, #1
 8013a8c:	d106      	bne.n	8013a9c <ST_chrg_C2+0xdc>
 8013a8e:	3273      	adds	r2, #115	; 0x73
 8013a90:	4b21      	ldr	r3, [pc, #132]	; (8013b18 <ST_chrg_C2+0x158>)
 8013a92:	5eaa      	ldrsh	r2, [r5, r2]
 8013a94:	429a      	cmp	r2, r3
 8013a96:	daaf      	bge.n	80139f8 <ST_chrg_C2+0x38>
			is_diode_fail = 0;
 8013a98:	2300      	movs	r3, #0
 8013a9a:	700b      	strb	r3, [r1, #0]
	ret = EGTN_MW_RELAY_get_mc_ctl();
 8013a9c:	f002 f8d0 	bl	8015c40 <EGTN_MW_RELAY_get_mc_ctl>
			if(EGTN_OFF == chrg_get_relay_mc())
 8013aa0:	2800      	cmp	r0, #0
 8013aa2:	d000      	beq.n	8013aa6 <ST_chrg_C2+0xe6>
 8013aa4:	e792      	b.n	80139cc <ST_chrg_C2+0xc>
				SM_PRINTF("%s ST_CHRG_C2 : ZE-READY R9. Diode is ok. mc on\r\n",self->name);
 8013aa6:	6821      	ldr	r1, [r4, #0]
 8013aa8:	481c      	ldr	r0, [pc, #112]	; (8013b1c <ST_chrg_C2+0x15c>)
 8013aaa:	f005 f969 	bl	8018d80 <iprintf>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013aae:	2001      	movs	r0, #1
 8013ab0:	f002 f8c0 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
}
 8013ab4:	e78a      	b.n	80139cc <ST_chrg_C2+0xc>
			EGTN_LIB_USERDELAY_start(&gDelay_chrg_evse_finish, DELAY_RENEW_OFF);
 8013ab6:	4e13      	ldr	r6, [pc, #76]	; (8013b04 <ST_chrg_C2+0x144>)
 8013ab8:	2100      	movs	r1, #0
 8013aba:	0030      	movs	r0, r6
 8013abc:	f000 fdda 	bl	8014674 <EGTN_LIB_USERDELAY_start>
			if(EGTN_LIB_USERDELAY_isfired(&gDelay_chrg_evse_finish))
 8013ac0:	0030      	movs	r0, r6
 8013ac2:	f000 fdeb 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 8013ac6:	2800      	cmp	r0, #0
 8013ac8:	d0aa      	beq.n	8013a20 <ST_chrg_C2+0x60>
				EGTN_LIB_USERDELAY_stop(&gDelay_chrg_evse_finish);
 8013aca:	0030      	movs	r0, r6
 8013acc:	f000 fde2 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
				SM_PRINTF("%s ST_CHRG_C2 --> C1(charging finish by EVSE)\r\n",self->name);
 8013ad0:	6821      	ldr	r1, [r4, #0]
 8013ad2:	4813      	ldr	r0, [pc, #76]	; (8013b20 <ST_chrg_C2+0x160>)
 8013ad4:	e004      	b.n	8013ae0 <ST_chrg_C2+0x120>
			EGTN_LIB_USERDELAY_stop(&gDelay_chrg_evse_finish);
 8013ad6:	480b      	ldr	r0, [pc, #44]	; (8013b04 <ST_chrg_C2+0x144>)
 8013ad8:	f000 fddc 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
			SM_PRINTF("%s ST_CHRG_C2 --> C1(charging pause by EVSE)\r\n",self->name);
 8013adc:	6821      	ldr	r1, [r4, #0]
 8013ade:	4811      	ldr	r0, [pc, #68]	; (8013b24 <ST_chrg_C2+0x164>)
				SM_PRINTF("%s ST_CHRG_C2 --> C1(charging finish by EVSE)\r\n",self->name);
 8013ae0:	f005 f94e 	bl	8018d80 <iprintf>
				SM_InternalEvent(ST_CHRG_C1,NULL);
 8013ae4:	2200      	movs	r2, #0
 8013ae6:	2105      	movs	r1, #5
 8013ae8:	0020      	movs	r0, r4
 8013aea:	f000 fde7 	bl	80146bc <_SM_InternalEvent>
 8013aee:	786b      	ldrb	r3, [r5, #1]
 8013af0:	e773      	b.n	80139da <ST_chrg_C2+0x1a>
 8013af2:	46c0      	nop			; (mov r8, r8)
 8013af4:	2000094c 	.word	0x2000094c
 8013af8:	200009e0 	.word	0x200009e0
 8013afc:	fffffc4a 	.word	0xfffffc4a
 8013b00:	08019f10 	.word	0x08019f10
 8013b04:	200009c8 	.word	0x200009c8
 8013b08:	0801a00c 	.word	0x0801a00c
 8013b0c:	0801a03c 	.word	0x0801a03c
 8013b10:	08019f94 	.word	0x08019f94
 8013b14:	08019f7c 	.word	0x08019f7c
 8013b18:	fffffbe7 	.word	0xfffffbe7
 8013b1c:	08019f48 	.word	0x08019f48
 8013b20:	08019fdc 	.word	0x08019fdc
 8013b24:	08019fac 	.word	0x08019fac

08013b28 <ST_chrg_E_F>:
{
 8013b28:	b510      	push	{r4, lr}
	if(DC_12V == chrg_app.cp_state)
 8013b2a:	4b08      	ldr	r3, [pc, #32]	; (8013b4c <ST_chrg_E_F+0x24>)
{
 8013b2c:	0004      	movs	r4, r0
	if(DC_12V == chrg_app.cp_state)
 8013b2e:	785b      	ldrb	r3, [r3, #1]
 8013b30:	2b01      	cmp	r3, #1
 8013b32:	d000      	beq.n	8013b36 <ST_chrg_E_F+0xe>
}
 8013b34:	bd10      	pop	{r4, pc}
		SM_PRINTF("%s ST_CHRG_E_F --> A1\r\n",self->name);
 8013b36:	6801      	ldr	r1, [r0, #0]
 8013b38:	4805      	ldr	r0, [pc, #20]	; (8013b50 <ST_chrg_E_F+0x28>)
 8013b3a:	f005 f921 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_A1,NULL);
 8013b3e:	2200      	movs	r2, #0
 8013b40:	2101      	movs	r1, #1
 8013b42:	0020      	movs	r0, r4
 8013b44:	f000 fdba 	bl	80146bc <_SM_InternalEvent>
}
 8013b48:	e7f4      	b.n	8013b34 <ST_chrg_E_F+0xc>
 8013b4a:	46c0      	nop			; (mov r8, r8)
 8013b4c:	2000094c 	.word	0x2000094c
 8013b50:	0801a074 	.word	0x0801a074

08013b54 <ST_chrg_C1>:
{
 8013b54:	b570      	push	{r4, r5, r6, lr}
	if((PWM_6V == chrg_app.cp_state) && (5 < chrg_app.cp_pwm_duty))
 8013b56:	4d18      	ldr	r5, [pc, #96]	; (8013bb8 <ST_chrg_C1+0x64>)
{
 8013b58:	0004      	movs	r4, r0
	if((PWM_6V == chrg_app.cp_state) && (5 < chrg_app.cp_pwm_duty))
 8013b5a:	786b      	ldrb	r3, [r5, #1]
 8013b5c:	2b06      	cmp	r3, #6
 8013b5e:	d004      	beq.n	8013b6a <ST_chrg_C1+0x16>
	if(DC_9V == chrg_app.cp_state)
 8013b60:	2b02      	cmp	r3, #2
 8013b62:	d012      	beq.n	8013b8a <ST_chrg_C1+0x36>
	if(DC_12V == chrg_app.cp_state)
 8013b64:	2b01      	cmp	r3, #1
 8013b66:	d01c      	beq.n	8013ba2 <ST_chrg_C1+0x4e>
}
 8013b68:	bd70      	pop	{r4, r5, r6, pc}
	if((PWM_6V == chrg_app.cp_state) && (5 < chrg_app.cp_pwm_duty))
 8013b6a:	3370      	adds	r3, #112	; 0x70
 8013b6c:	5aeb      	ldrh	r3, [r5, r3]
 8013b6e:	2b05      	cmp	r3, #5
 8013b70:	d9fa      	bls.n	8013b68 <ST_chrg_C1+0x14>
		SM_PRINTF("%s ST_CHRG_C1 --> C2\r\n",self->name);
 8013b72:	6801      	ldr	r1, [r0, #0]
 8013b74:	4811      	ldr	r0, [pc, #68]	; (8013bbc <ST_chrg_C1+0x68>)
 8013b76:	f005 f903 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_C2,NULL);
 8013b7a:	2200      	movs	r2, #0
 8013b7c:	2106      	movs	r1, #6
 8013b7e:	0020      	movs	r0, r4
 8013b80:	f000 fd9c 	bl	80146bc <_SM_InternalEvent>
 8013b84:	786b      	ldrb	r3, [r5, #1]
	if(DC_9V == chrg_app.cp_state)
 8013b86:	2b02      	cmp	r3, #2
 8013b88:	d1ec      	bne.n	8013b64 <ST_chrg_C1+0x10>
		SM_PRINTF("%s ST_CHRG_C1 --> B1\r\n",self->name);
 8013b8a:	6821      	ldr	r1, [r4, #0]
 8013b8c:	480c      	ldr	r0, [pc, #48]	; (8013bc0 <ST_chrg_C1+0x6c>)
 8013b8e:	f005 f8f7 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_B1,NULL);
 8013b92:	2200      	movs	r2, #0
 8013b94:	2103      	movs	r1, #3
 8013b96:	0020      	movs	r0, r4
 8013b98:	f000 fd90 	bl	80146bc <_SM_InternalEvent>
 8013b9c:	786b      	ldrb	r3, [r5, #1]
	if(DC_12V == chrg_app.cp_state)
 8013b9e:	2b01      	cmp	r3, #1
 8013ba0:	d1e2      	bne.n	8013b68 <ST_chrg_C1+0x14>
		SM_PRINTF("%s ST_CHRG_C1 --> A1\r\n",self->name);
 8013ba2:	6821      	ldr	r1, [r4, #0]
 8013ba4:	4807      	ldr	r0, [pc, #28]	; (8013bc4 <ST_chrg_C1+0x70>)
 8013ba6:	f005 f8eb 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_A1,NULL);
 8013baa:	2200      	movs	r2, #0
 8013bac:	2101      	movs	r1, #1
 8013bae:	0020      	movs	r0, r4
 8013bb0:	f000 fd84 	bl	80146bc <_SM_InternalEvent>
}
 8013bb4:	e7d8      	b.n	8013b68 <ST_chrg_C1+0x14>
 8013bb6:	46c0      	nop			; (mov r8, r8)
 8013bb8:	2000094c 	.word	0x2000094c
 8013bbc:	0801a08c 	.word	0x0801a08c
 8013bc0:	0801a0a4 	.word	0x0801a0a4
 8013bc4:	0801a0bc 	.word	0x0801a0bc

08013bc8 <ST_chrg_B2>:
{
 8013bc8:	b570      	push	{r4, r5, r6, lr}
	if(PWM_12V == chrg_app.cp_state)
 8013bca:	4d17      	ldr	r5, [pc, #92]	; (8013c28 <ST_chrg_B2+0x60>)
{
 8013bcc:	0004      	movs	r4, r0
	if(PWM_12V == chrg_app.cp_state)
 8013bce:	786b      	ldrb	r3, [r5, #1]
 8013bd0:	2b04      	cmp	r3, #4
 8013bd2:	d01e      	beq.n	8013c12 <ST_chrg_B2+0x4a>
	if((PWM_6V == chrg_app.cp_state) && (5 < chrg_app.cp_pwm_duty))
 8013bd4:	2b06      	cmp	r3, #6
 8013bd6:	d002      	beq.n	8013bde <ST_chrg_B2+0x16>
	if(DC_9V == chrg_app.cp_state)
 8013bd8:	2b02      	cmp	r3, #2
 8013bda:	d010      	beq.n	8013bfe <ST_chrg_B2+0x36>
}
 8013bdc:	bd70      	pop	{r4, r5, r6, pc}
	if((PWM_6V == chrg_app.cp_state) && (5 < chrg_app.cp_pwm_duty))
 8013bde:	3370      	adds	r3, #112	; 0x70
 8013be0:	5aeb      	ldrh	r3, [r5, r3]
 8013be2:	2b05      	cmp	r3, #5
 8013be4:	d9fa      	bls.n	8013bdc <ST_chrg_B2+0x14>
		SM_PRINTF("%s ST_CHRG_B2 --> C2\r\n",self->name);
 8013be6:	6821      	ldr	r1, [r4, #0]
 8013be8:	4810      	ldr	r0, [pc, #64]	; (8013c2c <ST_chrg_B2+0x64>)
 8013bea:	f005 f8c9 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_C2,NULL);
 8013bee:	2200      	movs	r2, #0
 8013bf0:	2106      	movs	r1, #6
 8013bf2:	0020      	movs	r0, r4
 8013bf4:	f000 fd62 	bl	80146bc <_SM_InternalEvent>
 8013bf8:	786b      	ldrb	r3, [r5, #1]
	if(DC_9V == chrg_app.cp_state)
 8013bfa:	2b02      	cmp	r3, #2
 8013bfc:	d1ee      	bne.n	8013bdc <ST_chrg_B2+0x14>
		SM_PRINTF("%s ST_CHRG_B2 --> B1\r\n",self->name);
 8013bfe:	6821      	ldr	r1, [r4, #0]
 8013c00:	480b      	ldr	r0, [pc, #44]	; (8013c30 <ST_chrg_B2+0x68>)
 8013c02:	f005 f8bd 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_B1,NULL);
 8013c06:	2200      	movs	r2, #0
 8013c08:	2103      	movs	r1, #3
 8013c0a:	0020      	movs	r0, r4
 8013c0c:	f000 fd56 	bl	80146bc <_SM_InternalEvent>
}
 8013c10:	e7e4      	b.n	8013bdc <ST_chrg_B2+0x14>
		SM_PRINTF("%s ST_CHRG_B2 --> A2\r\n",self->name);
 8013c12:	6801      	ldr	r1, [r0, #0]
 8013c14:	4807      	ldr	r0, [pc, #28]	; (8013c34 <ST_chrg_B2+0x6c>)
 8013c16:	f005 f8b3 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_A2,NULL);
 8013c1a:	2200      	movs	r2, #0
 8013c1c:	2102      	movs	r1, #2
 8013c1e:	0020      	movs	r0, r4
 8013c20:	f000 fd4c 	bl	80146bc <_SM_InternalEvent>
 8013c24:	786b      	ldrb	r3, [r5, #1]
 8013c26:	e7d5      	b.n	8013bd4 <ST_chrg_B2+0xc>
 8013c28:	2000094c 	.word	0x2000094c
 8013c2c:	0801a0ec 	.word	0x0801a0ec
 8013c30:	0801a104 	.word	0x0801a104
 8013c34:	0801a0d4 	.word	0x0801a0d4

08013c38 <ST_chrg_B1>:
{
 8013c38:	b570      	push	{r4, r5, r6, lr}
	if(DC_12V == chrg_app.cp_state)
 8013c3a:	4d0f      	ldr	r5, [pc, #60]	; (8013c78 <ST_chrg_B1+0x40>)
{
 8013c3c:	0004      	movs	r4, r0
	if(DC_12V == chrg_app.cp_state)
 8013c3e:	786b      	ldrb	r3, [r5, #1]
 8013c40:	2b01      	cmp	r3, #1
 8013c42:	d00d      	beq.n	8013c60 <ST_chrg_B1+0x28>
	if(((PWM_9V == chrg_app.cp_state) || (PWM_6V == chrg_app.cp_state)))
 8013c44:	3b05      	subs	r3, #5
 8013c46:	2b01      	cmp	r3, #1
 8013c48:	d900      	bls.n	8013c4c <ST_chrg_B1+0x14>
}
 8013c4a:	bd70      	pop	{r4, r5, r6, pc}
		SM_PRINTF("%s ST_CHRG_B1 --> B2\r\n",self->name);
 8013c4c:	6821      	ldr	r1, [r4, #0]
 8013c4e:	480b      	ldr	r0, [pc, #44]	; (8013c7c <ST_chrg_B1+0x44>)
 8013c50:	f005 f896 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_B2,NULL);
 8013c54:	2200      	movs	r2, #0
 8013c56:	2104      	movs	r1, #4
 8013c58:	0020      	movs	r0, r4
 8013c5a:	f000 fd2f 	bl	80146bc <_SM_InternalEvent>
}
 8013c5e:	e7f4      	b.n	8013c4a <ST_chrg_B1+0x12>
		SM_PRINTF("%s ST_CHRG_B1 --> A1\r\n",self->name);
 8013c60:	6801      	ldr	r1, [r0, #0]
 8013c62:	4807      	ldr	r0, [pc, #28]	; (8013c80 <ST_chrg_B1+0x48>)
 8013c64:	f005 f88c 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_A1,NULL);
 8013c68:	2200      	movs	r2, #0
 8013c6a:	2101      	movs	r1, #1
 8013c6c:	0020      	movs	r0, r4
 8013c6e:	f000 fd25 	bl	80146bc <_SM_InternalEvent>
 8013c72:	786b      	ldrb	r3, [r5, #1]
 8013c74:	e7e6      	b.n	8013c44 <ST_chrg_B1+0xc>
 8013c76:	46c0      	nop			; (mov r8, r8)
 8013c78:	2000094c 	.word	0x2000094c
 8013c7c:	0801a134 	.word	0x0801a134
 8013c80:	0801a11c 	.word	0x0801a11c

08013c84 <ST_chrg_A2>:
{
 8013c84:	b570      	push	{r4, r5, r6, lr}
	if(PWM_9V == chrg_app.cp_state)
 8013c86:	4d16      	ldr	r5, [pc, #88]	; (8013ce0 <ST_chrg_A2+0x5c>)
{
 8013c88:	0004      	movs	r4, r0
	if(PWM_9V == chrg_app.cp_state)
 8013c8a:	786b      	ldrb	r3, [r5, #1]
 8013c8c:	2b05      	cmp	r3, #5
 8013c8e:	d004      	beq.n	8013c9a <ST_chrg_A2+0x16>
	if(PWM_6V == chrg_app.cp_state)
 8013c90:	2b06      	cmp	r3, #6
 8013c92:	d00e      	beq.n	8013cb2 <ST_chrg_A2+0x2e>
	if(DC_12V == chrg_app.cp_state)
 8013c94:	2b01      	cmp	r3, #1
 8013c96:	d018      	beq.n	8013cca <ST_chrg_A2+0x46>
}
 8013c98:	bd70      	pop	{r4, r5, r6, pc}
		SM_PRINTF("%s ST_CHRG_A2 --> B2\r\n",self->name);
 8013c9a:	6801      	ldr	r1, [r0, #0]
 8013c9c:	4811      	ldr	r0, [pc, #68]	; (8013ce4 <ST_chrg_A2+0x60>)
 8013c9e:	f005 f86f 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_B2,NULL);
 8013ca2:	2200      	movs	r2, #0
 8013ca4:	2104      	movs	r1, #4
 8013ca6:	0020      	movs	r0, r4
 8013ca8:	f000 fd08 	bl	80146bc <_SM_InternalEvent>
 8013cac:	786b      	ldrb	r3, [r5, #1]
	if(PWM_6V == chrg_app.cp_state)
 8013cae:	2b06      	cmp	r3, #6
 8013cb0:	d1f0      	bne.n	8013c94 <ST_chrg_A2+0x10>
		SM_PRINTF("%s ST_CHRG_A2 --> C2\r\n",self->name);
 8013cb2:	6821      	ldr	r1, [r4, #0]
 8013cb4:	480c      	ldr	r0, [pc, #48]	; (8013ce8 <ST_chrg_A2+0x64>)
 8013cb6:	f005 f863 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_C2,NULL);
 8013cba:	2200      	movs	r2, #0
 8013cbc:	2106      	movs	r1, #6
 8013cbe:	0020      	movs	r0, r4
 8013cc0:	f000 fcfc 	bl	80146bc <_SM_InternalEvent>
 8013cc4:	786b      	ldrb	r3, [r5, #1]
	if(DC_12V == chrg_app.cp_state)
 8013cc6:	2b01      	cmp	r3, #1
 8013cc8:	d1e6      	bne.n	8013c98 <ST_chrg_A2+0x14>
		SM_PRINTF("%s ST_CHRG_A2 --> A1\r\n",self->name);
 8013cca:	6821      	ldr	r1, [r4, #0]
 8013ccc:	4807      	ldr	r0, [pc, #28]	; (8013cec <ST_chrg_A2+0x68>)
 8013cce:	f005 f857 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_A1,NULL);
 8013cd2:	2200      	movs	r2, #0
 8013cd4:	2101      	movs	r1, #1
 8013cd6:	0020      	movs	r0, r4
 8013cd8:	f000 fcf0 	bl	80146bc <_SM_InternalEvent>
}
 8013cdc:	e7dc      	b.n	8013c98 <ST_chrg_A2+0x14>
 8013cde:	46c0      	nop			; (mov r8, r8)
 8013ce0:	2000094c 	.word	0x2000094c
 8013ce4:	0801a14c 	.word	0x0801a14c
 8013ce8:	0801a164 	.word	0x0801a164
 8013cec:	0801a17c 	.word	0x0801a17c

08013cf0 <ST_chrg_A1>:
{
 8013cf0:	b570      	push	{r4, r5, r6, lr}
	if(DC_9V == chrg_app.cp_state)
 8013cf2:	4d0f      	ldr	r5, [pc, #60]	; (8013d30 <ST_chrg_A1+0x40>)
{
 8013cf4:	0004      	movs	r4, r0
	if(DC_9V == chrg_app.cp_state)
 8013cf6:	786b      	ldrb	r3, [r5, #1]
 8013cf8:	2b02      	cmp	r3, #2
 8013cfa:	d002      	beq.n	8013d02 <ST_chrg_A1+0x12>
	if(DC_6V == chrg_app.cp_state)
 8013cfc:	2b03      	cmp	r3, #3
 8013cfe:	d00c      	beq.n	8013d1a <ST_chrg_A1+0x2a>
}
 8013d00:	bd70      	pop	{r4, r5, r6, pc}
		SM_PRINTF("%s ST_CHRG_A1 --> B1\r\n",self->name);
 8013d02:	6801      	ldr	r1, [r0, #0]
 8013d04:	480b      	ldr	r0, [pc, #44]	; (8013d34 <ST_chrg_A1+0x44>)
 8013d06:	f005 f83b 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_B1,NULL);
 8013d0a:	2200      	movs	r2, #0
 8013d0c:	2103      	movs	r1, #3
 8013d0e:	0020      	movs	r0, r4
 8013d10:	f000 fcd4 	bl	80146bc <_SM_InternalEvent>
 8013d14:	786b      	ldrb	r3, [r5, #1]
	if(DC_6V == chrg_app.cp_state)
 8013d16:	2b03      	cmp	r3, #3
 8013d18:	d1f2      	bne.n	8013d00 <ST_chrg_A1+0x10>
		SM_PRINTF("%s ST_CHRG_A1 --> C1\r\n",self->name);
 8013d1a:	6821      	ldr	r1, [r4, #0]
 8013d1c:	4806      	ldr	r0, [pc, #24]	; (8013d38 <ST_chrg_A1+0x48>)
 8013d1e:	f005 f82f 	bl	8018d80 <iprintf>
		SM_InternalEvent(ST_CHRG_C1,NULL);
 8013d22:	2200      	movs	r2, #0
 8013d24:	2105      	movs	r1, #5
 8013d26:	0020      	movs	r0, r4
 8013d28:	f000 fcc8 	bl	80146bc <_SM_InternalEvent>
}
 8013d2c:	e7e8      	b.n	8013d00 <ST_chrg_A1+0x10>
 8013d2e:	46c0      	nop			; (mov r8, r8)
 8013d30:	2000094c 	.word	0x2000094c
 8013d34:	0801a194 	.word	0x0801a194
 8013d38:	0801a1ac 	.word	0x0801a1ac

08013d3c <chrg_indiled_display>:
{
 8013d3c:	b510      	push	{r4, lr}
	e_CHRG_STATE state = chrg_app.state;
 8013d3e:	4c15      	ldr	r4, [pc, #84]	; (8013d94 <chrg_indiled_display+0x58>)
 8013d40:	7823      	ldrb	r3, [r4, #0]
 8013d42:	2b07      	cmp	r3, #7
 8013d44:	d806      	bhi.n	8013d54 <chrg_indiled_display+0x18>
 8013d46:	4a14      	ldr	r2, [pc, #80]	; (8013d98 <chrg_indiled_display+0x5c>)
 8013d48:	009b      	lsls	r3, r3, #2
 8013d4a:	58d3      	ldr	r3, [r2, r3]
 8013d4c:	469f      	mov	pc, r3
			EGTN_MW_INDILED_sled_ctl(RED);
 8013d4e:	2001      	movs	r0, #1
 8013d50:	f001 fd9e 	bl	8015890 <EGTN_MW_INDILED_sled_ctl>
		break;
 8013d54:	79e3      	ldrb	r3, [r4, #7]
	if(CHRG_SUPPLY_FINISHING == chrg_app.supply_state)
 8013d56:	2b03      	cmp	r3, #3
 8013d58:	d000      	beq.n	8013d5c <chrg_indiled_display+0x20>
}
 8013d5a:	bd10      	pop	{r4, pc}
		EGTN_MW_INDILED_sled_ctl(SKY);
 8013d5c:	2005      	movs	r0, #5
 8013d5e:	f001 fd97 	bl	8015890 <EGTN_MW_INDILED_sled_ctl>
}
 8013d62:	e7fa      	b.n	8013d5a <chrg_indiled_display+0x1e>
				if(CHRG_SUPPLY_ACTIVE == chrg_app.supply_state)
 8013d64:	79e3      	ldrb	r3, [r4, #7]
 8013d66:	2b01      	cmp	r3, #1
 8013d68:	d1f5      	bne.n	8013d56 <chrg_indiled_display+0x1a>
					EGTN_MW_INDILED_sled_ctl(GREEN);
 8013d6a:	2002      	movs	r0, #2
 8013d6c:	f001 fd90 	bl	8015890 <EGTN_MW_INDILED_sled_ctl>
 8013d70:	79e3      	ldrb	r3, [r4, #7]
 8013d72:	e7f0      	b.n	8013d56 <chrg_indiled_display+0x1a>
			EGTN_MW_INDILED_sled_ctl(WHITE);
 8013d74:	2007      	movs	r0, #7
 8013d76:	f001 fd8b 	bl	8015890 <EGTN_MW_INDILED_sled_ctl>
		break;
 8013d7a:	79e3      	ldrb	r3, [r4, #7]
 8013d7c:	e7eb      	b.n	8013d56 <chrg_indiled_display+0x1a>
				EGTN_MW_INDILED_sled_ctl(BLUE);
 8013d7e:	2003      	movs	r0, #3
 8013d80:	f001 fd86 	bl	8015890 <EGTN_MW_INDILED_sled_ctl>
		break;
 8013d84:	79e3      	ldrb	r3, [r4, #7]
 8013d86:	e7e6      	b.n	8013d56 <chrg_indiled_display+0x1a>
			EGTN_MW_INDILED_sled_ctl(PURPLE);
 8013d88:	2006      	movs	r0, #6
 8013d8a:	f001 fd81 	bl	8015890 <EGTN_MW_INDILED_sled_ctl>
		break;
 8013d8e:	79e3      	ldrb	r3, [r4, #7]
 8013d90:	e7e1      	b.n	8013d56 <chrg_indiled_display+0x1a>
 8013d92:	46c0      	nop			; (mov r8, r8)
 8013d94:	2000094c 	.word	0x2000094c
 8013d98:	0801a1c4 	.word	0x0801a1c4

08013d9c <chrg_update_pwm_loop>:
{
 8013d9c:	b510      	push	{r4, lr}
	if(CHRG_SUPPLY_ACTIVE == chrg_app.supply_state)
 8013d9e:	4c0f      	ldr	r4, [pc, #60]	; (8013ddc <chrg_update_pwm_loop+0x40>)
 8013da0:	79e3      	ldrb	r3, [r4, #7]
 8013da2:	2b01      	cmp	r3, #1
 8013da4:	d007      	beq.n	8013db6 <chrg_update_pwm_loop+0x1a>
	chrg_app.cp_pwm_duty = 100;
 8013da6:	2376      	movs	r3, #118	; 0x76
 8013da8:	2264      	movs	r2, #100	; 0x64
}
 8013daa:	2000      	movs	r0, #0
 8013dac:	490c      	ldr	r1, [pc, #48]	; (8013de0 <chrg_update_pwm_loop+0x44>)
	chrg_app.cp_pwm_duty = 100;
 8013dae:	52e2      	strh	r2, [r4, r3]
	EGTN_MW_CP_set_duty(duty);
 8013db0:	f001 faca 	bl	8015348 <EGTN_MW_CP_set_duty>
}
 8013db4:	bd10      	pop	{r4, pc}
		if((ST_CHRG_A2 <= state) && (ST_CHRG_C2 >= state))
 8013db6:	7823      	ldrb	r3, [r4, #0]
 8013db8:	3b02      	subs	r3, #2
 8013dba:	2b04      	cmp	r3, #4
 8013dbc:	d904      	bls.n	8013dc8 <chrg_update_pwm_loop+0x2c>
 8013dbe:	2376      	movs	r3, #118	; 0x76
 8013dc0:	5ee0      	ldrsh	r0, [r4, r3]
 8013dc2:	f7fe fe97 	bl	8012af4 <__aeabi_i2d>
 8013dc6:	e7f3      	b.n	8013db0 <chrg_update_pwm_loop+0x14>
			chrg_set_active_ampe_to_pwm_duty(chrg_app.active_irms);
 8013dc8:	235c      	movs	r3, #92	; 0x5c
	chrg_app.cp_pwm_duty = EGTN_MW_CP_cal_ampe_to_duty(ampe);
 8013dca:	5ae0      	ldrh	r0, [r4, r3]
 8013dcc:	f001 faf2 	bl	80153b4 <EGTN_MW_CP_cal_ampe_to_duty>
 8013dd0:	2376      	movs	r3, #118	; 0x76
 8013dd2:	52e0      	strh	r0, [r4, r3]
 8013dd4:	b200      	sxth	r0, r0
 8013dd6:	f7fe fe8d 	bl	8012af4 <__aeabi_i2d>
}
 8013dda:	e7e9      	b.n	8013db0 <chrg_update_pwm_loop+0x14>
 8013ddc:	2000094c 	.word	0x2000094c
 8013de0:	40590000 	.word	0x40590000

08013de4 <EGTN_APP_CHRG_update_parameter_loop>:
{
 8013de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013de6:	46c6      	mov	lr, r8
 8013de8:	b500      	push	{lr}
	int temp_cp_h = (int)(100 * EGTN_MW_CP_get_h_final_voltage());
 8013dea:	f001 fad1 	bl	8015390 <EGTN_MW_CP_get_h_final_voltage>
 8013dee:	000d      	movs	r5, r1
 8013df0:	0004      	movs	r4, r0
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013df2:	f001 fad3 	bl	801539c <EGTN_MW_CP_get_l_final_voltage>
	chrg_app.state = SM_Get(EGUHA_CHRG_SM,EGTN_APP_CHRG_get_chrg_state);
 8013df6:	4b1a      	ldr	r3, [pc, #104]	; (8013e60 <EGTN_APP_CHRG_update_parameter_loop+0x7c>)
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013df8:	000f      	movs	r7, r1
	chrg_app.state = SM_Get(EGUHA_CHRG_SM,EGTN_APP_CHRG_get_chrg_state);
 8013dfa:	4698      	mov	r8, r3
 8013dfc:	4642      	mov	r2, r8
 8013dfe:	4b19      	ldr	r3, [pc, #100]	; (8013e64 <EGTN_APP_CHRG_update_parameter_loop+0x80>)
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013e00:	0006      	movs	r6, r0
	chrg_app.state = SM_Get(EGUHA_CHRG_SM,EGTN_APP_CHRG_get_chrg_state);
 8013e02:	7a5b      	ldrb	r3, [r3, #9]
 8013e04:	7013      	strb	r3, [r2, #0]
	chrg_app.instant_vrms = EGTN_APP_SYS_get_ac_vrms();
 8013e06:	f000 fb2b 	bl	8014460 <EGTN_APP_SYS_get_ac_vrms>
 8013e0a:	4643      	mov	r3, r8
 8013e0c:	6518      	str	r0, [r3, #80]	; 0x50
	chrg_app.instant_irms = EGTN_APP_SYS_get_ac_irms();
 8013e0e:	f000 fb2d 	bl	801446c <EGTN_APP_SYS_get_ac_irms>
 8013e12:	4643      	mov	r3, r8
 8013e14:	6558      	str	r0, [r3, #84]	; 0x54
	chrg_app.internal_temp = EGTN_MW_NTC_get_temp();
 8013e16:	f001 fdbf 	bl	8015998 <EGTN_MW_NTC_get_temp>
 8013e1a:	4642      	mov	r2, r8
 8013e1c:	2370      	movs	r3, #112	; 0x70
	int temp_cp_h = (int)(100 * EGTN_MW_CP_get_h_final_voltage());
 8013e1e:	0029      	movs	r1, r5
	chrg_app.internal_temp = EGTN_MW_NTC_get_temp();
 8013e20:	52d0      	strh	r0, [r2, r3]
	int temp_cp_h = (int)(100 * EGTN_MW_CP_get_h_final_voltage());
 8013e22:	2200      	movs	r2, #0
 8013e24:	4b10      	ldr	r3, [pc, #64]	; (8013e68 <EGTN_APP_CHRG_update_parameter_loop+0x84>)
 8013e26:	0020      	movs	r0, r4
 8013e28:	f7fe f812 	bl	8011e50 <__aeabi_dmul>
 8013e2c:	f7fe fe2c 	bl	8012a88 <__aeabi_d2iz>
	chrg_app.cp_h_voltage = temp_cp_h;
 8013e30:	4642      	mov	r2, r8
 8013e32:	2372      	movs	r3, #114	; 0x72
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013e34:	0039      	movs	r1, r7
	chrg_app.cp_h_voltage = temp_cp_h;
 8013e36:	52d0      	strh	r0, [r2, r3]
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013e38:	2200      	movs	r2, #0
 8013e3a:	0030      	movs	r0, r6
 8013e3c:	4b0a      	ldr	r3, [pc, #40]	; (8013e68 <EGTN_APP_CHRG_update_parameter_loop+0x84>)
 8013e3e:	f7fe f807 	bl	8011e50 <__aeabi_dmul>
 8013e42:	f7fe fe21 	bl	8012a88 <__aeabi_d2iz>
	chrg_app.cp_l_voltage = temp_cp_l;
 8013e46:	4642      	mov	r2, r8
 8013e48:	2374      	movs	r3, #116	; 0x74
 8013e4a:	52d0      	strh	r0, [r2, r3]
	chrg_app.cp_state = EGTN_MW_CP_get_cp_state();
 8013e4c:	f001 faac 	bl	80153a8 <EGTN_MW_CP_get_cp_state>
 8013e50:	4643      	mov	r3, r8
 8013e52:	7058      	strb	r0, [r3, #1]
	chrg_update_pwm_loop();
 8013e54:	f7ff ffa2 	bl	8013d9c <chrg_update_pwm_loop>
}
 8013e58:	bc80      	pop	{r7}
 8013e5a:	46b8      	mov	r8, r7
 8013e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013e5e:	46c0      	nop			; (mov r8, r8)
 8013e60:	2000094c 	.word	0x2000094c
 8013e64:	200000c4 	.word	0x200000c4
 8013e68:	40590000 	.word	0x40590000

08013e6c <EGTN_APP_CHRG_set_start_charging>:
{
 8013e6c:	b510      	push	{r4, lr}
	printf("CHRG_APP : ######## start charging ######## \r\n");
 8013e6e:	4803      	ldr	r0, [pc, #12]	; (8013e7c <EGTN_APP_CHRG_set_start_charging+0x10>)
 8013e70:	f005 f812 	bl	8018e98 <puts>
	chrg_app.supply_state = CHRG_SUPPLY_ACTIVE;
 8013e74:	2201      	movs	r2, #1
 8013e76:	4b02      	ldr	r3, [pc, #8]	; (8013e80 <EGTN_APP_CHRG_set_start_charging+0x14>)
 8013e78:	71da      	strb	r2, [r3, #7]
}
 8013e7a:	bd10      	pop	{r4, pc}
 8013e7c:	0801a1e4 	.word	0x0801a1e4
 8013e80:	2000094c 	.word	0x2000094c

08013e84 <EGTN_APP_CHRG_set_pause_charging>:
{
 8013e84:	b510      	push	{r4, lr}
	printf("CHRG_APP : ######## pause charging ######## \r\n");
 8013e86:	4803      	ldr	r0, [pc, #12]	; (8013e94 <EGTN_APP_CHRG_set_pause_charging+0x10>)
 8013e88:	f005 f806 	bl	8018e98 <puts>
	chrg_app.supply_state = CHRG_SUPPLY_INACTIVE;
 8013e8c:	2202      	movs	r2, #2
 8013e8e:	4b02      	ldr	r3, [pc, #8]	; (8013e98 <EGTN_APP_CHRG_set_pause_charging+0x14>)
 8013e90:	71da      	strb	r2, [r3, #7]
}
 8013e92:	bd10      	pop	{r4, pc}
 8013e94:	08019e60 	.word	0x08019e60
 8013e98:	2000094c 	.word	0x2000094c

08013e9c <EGTN_APP_CHRG_set_finish_charging>:
{
 8013e9c:	b510      	push	{r4, lr}
	printf("CHRG_APP : ######## finish charging ######## \r\n");
 8013e9e:	4803      	ldr	r0, [pc, #12]	; (8013eac <EGTN_APP_CHRG_set_finish_charging+0x10>)
 8013ea0:	f004 fffa 	bl	8018e98 <puts>
	chrg_app.supply_state = CHRG_SUPPLY_FINISHING;
 8013ea4:	2203      	movs	r2, #3
 8013ea6:	4b02      	ldr	r3, [pc, #8]	; (8013eb0 <EGTN_APP_CHRG_set_finish_charging+0x14>)
 8013ea8:	71da      	strb	r2, [r3, #7]
}
 8013eaa:	bd10      	pop	{r4, pc}
 8013eac:	08019ea0 	.word	0x08019ea0
 8013eb0:	2000094c 	.word	0x2000094c

08013eb4 <EGTN_APP_CHRG_startup>:
}
uint8_t EGTN_APP_CHRG_startup()
{
 8013eb4:	b510      	push	{r4, lr}
	uint8_t ret = 1;

	EGTN_LIB_USERDELAY_set(&gDelay_chrg_periodic_loop_time,5);
 8013eb6:	2105      	movs	r1, #5
 8013eb8:	4804      	ldr	r0, [pc, #16]	; (8013ecc <EGTN_APP_CHRG_startup+0x18>)
 8013eba:	f000 fbd1 	bl	8014660 <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_chrg_evse_finish,2500);
 8013ebe:	4804      	ldr	r0, [pc, #16]	; (8013ed0 <EGTN_APP_CHRG_startup+0x1c>)
 8013ec0:	4904      	ldr	r1, [pc, #16]	; (8013ed4 <EGTN_APP_CHRG_startup+0x20>)
 8013ec2:	f000 fbcd 	bl	8014660 <EGTN_LIB_USERDELAY_set>

	return ret;
}
 8013ec6:	2001      	movs	r0, #1
 8013ec8:	bd10      	pop	{r4, pc}
 8013eca:	46c0      	nop			; (mov r8, r8)
 8013ecc:	200009d4 	.word	0x200009d4
 8013ed0:	200009c8 	.word	0x200009c8
 8013ed4:	000009c4 	.word	0x000009c4

08013ed8 <EGTN_APP_CHRG_init>:

uint8_t EGTN_APP_CHRG_init()
{
 8013ed8:	b570      	push	{r4, r5, r6, lr}
	int i = 0;

	chrg_set_relay_cp(EGTN_OFF);
	chrg_set_relay_mc(EGTN_OFF);

	chrg_app.state = ST_CHRG_IDLE;
 8013eda:	2500      	movs	r5, #0
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 8013edc:	2000      	movs	r0, #0
 8013ede:	f001 fe75 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013ee2:	2000      	movs	r0, #0
 8013ee4:	f001 fea6 	bl	8015c34 <EGTN_MW_RELAY_set_mc_ctl>
	chrg_app.state = ST_CHRG_IDLE;
 8013ee8:	4c19      	ldr	r4, [pc, #100]	; (8013f50 <EGTN_APP_CHRG_init+0x78>)
	printf("CHRG_APP : ######## standby charging ######## \r\n");
 8013eea:	481a      	ldr	r0, [pc, #104]	; (8013f54 <EGTN_APP_CHRG_init+0x7c>)
	chrg_app.state = ST_CHRG_IDLE;
 8013eec:	7025      	strb	r5, [r4, #0]
	chrg_app.detection_state = CHRG_DETECTION_STANDBY;
 8013eee:	71a5      	strb	r5, [r4, #6]
	printf("CHRG_APP : ######## standby charging ######## \r\n");
 8013ef0:	f004 ffd2 	bl	8018e98 <puts>
	chrg_app.active_irms = ampe;
 8013ef4:	235c      	movs	r3, #92	; 0x5c
 8013ef6:	2230      	movs	r2, #48	; 0x30
 8013ef8:	52e2      	strh	r2, [r4, r3]
	chrg_app.endpoint_active_energy = 0;
	chrg_app.use_active_energy = 0;

	chrg_app.internal_temp = 0;
	chrg_app.cp_h_voltage = 0;
	chrg_app.cp_l_voltage = 0;
 8013efa:	23c8      	movs	r3, #200	; 0xc8
 8013efc:	03db      	lsls	r3, r3, #15
 8013efe:	6763      	str	r3, [r4, #116]	; 0x74
	for(i=0;i<CHRG_USERCHECK_TYPE_MAX;i++)
	{
		chrg_app.usercheck_info.step[i] = CHRG_USERCHECK_SEQ_NON;
		chrg_app.usercheck_info.certi_state[i] = CHRG_USERCHECK_CERTI_STANDBY;
	}
	memset(chrg_app.usercheck_info.auth_user_info,'\0',CHRG_USERCHECK_AUTH_INFO_MAX_LENGTH);
 8013f00:	0020      	movs	r0, r4
	chrg_app.usercheck_info.mask[CHRG_USERCHECK_MOBILE] = 1;
 8013f02:	2301      	movs	r3, #1
	chrg_app.internal_temp = 0;
 8013f04:	6725      	str	r5, [r4, #112]	; 0x70
	chrg_app.usercheck_info.mask[CHRG_USERCHECK_MOBILE] = 1;
 8013f06:	60a3      	str	r3, [r4, #8]
		chrg_app.usercheck_info.step[i] = CHRG_USERCHECK_SEQ_NON;
 8013f08:	60e5      	str	r5, [r4, #12]
	memset(chrg_app.usercheck_info.auth_user_info,'\0',CHRG_USERCHECK_AUTH_INFO_MAX_LENGTH);
 8013f0a:	2100      	movs	r1, #0
 8013f0c:	3a12      	subs	r2, #18
 8013f0e:	3011      	adds	r0, #17
	chrg_app.instant_vrms = 0;
 8013f10:	6525      	str	r5, [r4, #80]	; 0x50
	chrg_app.instant_irms = 0;
 8013f12:	6565      	str	r5, [r4, #84]	; 0x54
	chrg_app.instant_power = 0;
 8013f14:	65a5      	str	r5, [r4, #88]	; 0x58
	chrg_app.cp_state = default0;
 8013f16:	7065      	strb	r5, [r4, #1]
	chrg_app.active_energy = 0;
 8013f18:	6625      	str	r5, [r4, #96]	; 0x60
	chrg_app.startpoint_active_energy = 0;
 8013f1a:	6665      	str	r5, [r4, #100]	; 0x64
	chrg_app.endpoint_active_energy = 0;
 8013f1c:	66a5      	str	r5, [r4, #104]	; 0x68
	chrg_app.use_active_energy = 0;
 8013f1e:	66e5      	str	r5, [r4, #108]	; 0x6c
	chrg_app.supply_state = CHRG_SUPPLY_STANDBY;
 8013f20:	71e5      	strb	r5, [r4, #7]
		chrg_app.usercheck_info.certi_state[i] = CHRG_USERCHECK_CERTI_STANDBY;
 8013f22:	7425      	strb	r5, [r4, #16]
	memset(chrg_app.usercheck_info.auth_user_info,'\0',CHRG_USERCHECK_AUTH_INFO_MAX_LENGTH);
 8013f24:	f004 fb98 	bl	8018658 <memset>
	memset(chrg_app.usercheck_info.auth_req_data,'\0',CHRG_USERCHECK_AUTH_INFO_MAX_LENGTH);
 8013f28:	0020      	movs	r0, r4
 8013f2a:	221e      	movs	r2, #30
 8013f2c:	2100      	movs	r1, #0
 8013f2e:	302f      	adds	r0, #47	; 0x2f
 8013f30:	f004 fb92 	bl	8018658 <memset>

	printf("CHRG_APP : go to chrg_A1 \r\n");
 8013f34:	4808      	ldr	r0, [pc, #32]	; (8013f58 <EGTN_APP_CHRG_init+0x80>)
 8013f36:	f004 ffaf 	bl	8018e98 <puts>
	END_TRANSITION_MAP(s_EGUHA_CHRG_INFO,pEventData)
 8013f3a:	4808      	ldr	r0, [pc, #32]	; (8013f5c <EGTN_APP_CHRG_init+0x84>)
 8013f3c:	4a08      	ldr	r2, [pc, #32]	; (8013f60 <EGTN_APP_CHRG_init+0x88>)
 8013f3e:	7a43      	ldrb	r3, [r0, #9]
 8013f40:	4908      	ldr	r1, [pc, #32]	; (8013f64 <EGTN_APP_CHRG_init+0x8c>)
 8013f42:	5cd2      	ldrb	r2, [r2, r3]
 8013f44:	2300      	movs	r3, #0
 8013f46:	f000 fc23 	bl	8014790 <_SM_ExternalEvent>

	SM_Event(EGUHA_CHRG_SM,EGTN_APP_CHRG_start,NULL);

	return ret;
}
 8013f4a:	2001      	movs	r0, #1
 8013f4c:	bd70      	pop	{r4, r5, r6, pc}
 8013f4e:	46c0      	nop			; (mov r8, r8)
 8013f50:	2000094c 	.word	0x2000094c
 8013f54:	08019ee0 	.word	0x08019ee0
 8013f58:	0801a214 	.word	0x0801a214
 8013f5c:	200000c4 	.word	0x200000c4
 8013f60:	0801a25c 	.word	0x0801a25c
 8013f64:	0801a26c 	.word	0x0801a26c

08013f68 <EGTN_APP_CHRG_main>:

void EGTN_APP_CHRG_main()
{
 8013f68:	b510      	push	{r4, lr}
	EGTN_APP_CHRG_update_parameter_loop();
 8013f6a:	f7ff ff3b 	bl	8013de4 <EGTN_APP_CHRG_update_parameter_loop>

	if(0)
	{
		SM_Event(EGUHA_CHRG_SM,EGTN_APP_CHRG_stop,NULL);
	}
	else if((DC_N12V == chrg_app.cp_state)
 8013f6e:	4b0c      	ldr	r3, [pc, #48]	; (8013fa0 <EGTN_APP_CHRG_main+0x38>)
	END_TRANSITION_MAP(s_EGUHA_CHRG_INFO,pEventData)
 8013f70:	480c      	ldr	r0, [pc, #48]	; (8013fa4 <EGTN_APP_CHRG_main+0x3c>)
			|| (Err_PWMH == chrg_app.cp_state)
			|| (Err_PWML == chrg_app.cp_state)
			|| (Err_DC == chrg_app.cp_state))
 8013f72:	785b      	ldrb	r3, [r3, #1]
	else if((DC_N12V == chrg_app.cp_state)
 8013f74:	3b07      	subs	r3, #7
 8013f76:	2b03      	cmp	r3, #3
 8013f78:	d809      	bhi.n	8013f8e <EGTN_APP_CHRG_main+0x26>
	END_TRANSITION_MAP(s_EGUHA_CHRG_INFO,pEventData)
 8013f7a:	7a43      	ldrb	r3, [r0, #9]
 8013f7c:	4a0a      	ldr	r2, [pc, #40]	; (8013fa8 <EGTN_APP_CHRG_main+0x40>)
 8013f7e:	490b      	ldr	r1, [pc, #44]	; (8013fac <EGTN_APP_CHRG_main+0x44>)
 8013f80:	5cd2      	ldrb	r2, [r2, r3]
 8013f82:	2300      	movs	r3, #0
 8013f84:	f000 fc04 	bl	8014790 <_SM_ExternalEvent>
	chrg_indiled_display();
 8013f88:	f7ff fed8 	bl	8013d3c <chrg_indiled_display>
	}

	chrg_wake_up_seq_loop();

	EGTN_APP_CHRG_display_loop();
}
 8013f8c:	bd10      	pop	{r4, pc}
	END_TRANSITION_MAP(s_EGUHA_CHRG_INFO,pEventData)
 8013f8e:	7a43      	ldrb	r3, [r0, #9]
 8013f90:	4a07      	ldr	r2, [pc, #28]	; (8013fb0 <EGTN_APP_CHRG_main+0x48>)
 8013f92:	4906      	ldr	r1, [pc, #24]	; (8013fac <EGTN_APP_CHRG_main+0x44>)
 8013f94:	5cd2      	ldrb	r2, [r2, r3]
 8013f96:	2300      	movs	r3, #0
 8013f98:	f000 fbfa 	bl	8014790 <_SM_ExternalEvent>
}
 8013f9c:	e7f4      	b.n	8013f88 <EGTN_APP_CHRG_main+0x20>
 8013f9e:	46c0      	nop			; (mov r8, r8)
 8013fa0:	2000094c 	.word	0x2000094c
 8013fa4:	200000c4 	.word	0x200000c4
 8013fa8:	0801a264 	.word	0x0801a264
 8013fac:	0801a26c 	.word	0x0801a26c
 8013fb0:	0801a254 	.word	0x0801a254

08013fb4 <EGTN_APP_CHRG_process>:

void EGTN_APP_CHRG_process()
{
 8013fb4:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_chrg_periodic_loop_time, DELAY_RENEW_OFF);
 8013fb6:	4c09      	ldr	r4, [pc, #36]	; (8013fdc <EGTN_APP_CHRG_process+0x28>)
 8013fb8:	2100      	movs	r1, #0
 8013fba:	0020      	movs	r0, r4
 8013fbc:	f000 fb5a 	bl	8014674 <EGTN_LIB_USERDELAY_start>

    if(EGTN_LIB_USERDELAY_isfired(&gDelay_chrg_periodic_loop_time))
 8013fc0:	0020      	movs	r0, r4
 8013fc2:	f000 fb6b 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 8013fc6:	2800      	cmp	r0, #0
 8013fc8:	d100      	bne.n	8013fcc <EGTN_APP_CHRG_process+0x18>
    {
    	EGTN_APP_CHRG_main();

	  	EGTN_LIB_USERDELAY_start(&gDelay_chrg_periodic_loop_time, DELAY_RENEW_ON);
    }
}
 8013fca:	bd10      	pop	{r4, pc}
    	EGTN_APP_CHRG_main();
 8013fcc:	f7ff ffcc 	bl	8013f68 <EGTN_APP_CHRG_main>
	  	EGTN_LIB_USERDELAY_start(&gDelay_chrg_periodic_loop_time, DELAY_RENEW_ON);
 8013fd0:	2101      	movs	r1, #1
 8013fd2:	0020      	movs	r0, r4
 8013fd4:	f000 fb4e 	bl	8014674 <EGTN_LIB_USERDELAY_start>
}
 8013fd8:	e7f7      	b.n	8013fca <EGTN_APP_CHRG_process+0x16>
 8013fda:	46c0      	nop			; (mov r8, r8)
 8013fdc:	200009d4 	.word	0x200009d4

08013fe0 <EGUHAbooting>:
#include "egtn_app_nonos_loop.h"

static e_OPERATE_TYPE eguhaoperatetype = OPERATE_SYSTEM_STARTUP;

uint8_t EGUHAbooting(void)
{
 8013fe0:	b510      	push	{r4, lr}
	uint8_t ret = 0;
	static uint8_t is_startup = 0x00;
	uint8_t startup_complete = (1 << P_SYS_process) | (1 << P_SAFETY_FUNC_process) | (1 << P_CHARGING_process) | (1 << P_BLE_COMM_process);

	if(0x00 == (is_startup & (1 << P_SYS_process)))
 8013fe2:	4c21      	ldr	r4, [pc, #132]	; (8014068 <EGUHAbooting+0x88>)
 8013fe4:	7820      	ldrb	r0, [r4, #0]
 8013fe6:	07c3      	lsls	r3, r0, #31
 8013fe8:	d50a      	bpl.n	8014000 <EGUHAbooting+0x20>
		if(1 == EGTN_APP_SYS_startup())
		{
			is_startup |= (1 << P_SYS_process);
		}
	}
	if(0x00 == (is_startup & (1 << P_SAFETY_FUNC_process)))
 8013fea:	0783      	lsls	r3, r0, #30
 8013fec:	d50f      	bpl.n	801400e <EGUHAbooting+0x2e>
		if(1 == EGTN_APP_SFTF_startup())
		{
			is_startup |= (1 << P_SAFETY_FUNC_process);
		}
	}
	if(0x00 == (is_startup & (1 << P_CHARGING_process)))
 8013fee:	0743      	lsls	r3, r0, #29
 8013ff0:	d514      	bpl.n	801401c <EGUHAbooting+0x3c>
		if(1 == EGTN_APP_CHRG_startup())
		{
			is_startup |= (1 << P_CHARGING_process);
		}
	}
	if(0x00 == (is_startup & (1 << P_BLE_COMM_process)))
 8013ff2:	0703      	lsls	r3, r0, #28
 8013ff4:	d519      	bpl.n	801402a <EGUHAbooting+0x4a>
		{
			is_startup |= (1 << P_BLE_COMM_process);
		}
	}

	if(is_startup == startup_complete)
 8013ff6:	380f      	subs	r0, #15
 8013ff8:	4243      	negs	r3, r0
 8013ffa:	4158      	adcs	r0, r3
	{
		ret = 1;
	}

	return ret;
 8013ffc:	b2c0      	uxtb	r0, r0
}
 8013ffe:	bd10      	pop	{r4, pc}
		if(1 == EGTN_APP_SYS_startup())
 8014000:	f000 fa3a 	bl	8014478 <EGTN_APP_SYS_startup>
 8014004:	2801      	cmp	r0, #1
 8014006:	d016      	beq.n	8014036 <EGUHAbooting+0x56>
 8014008:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_startup & (1 << P_SAFETY_FUNC_process)))
 801400a:	0783      	lsls	r3, r0, #30
 801400c:	d4ef      	bmi.n	8013fee <EGUHAbooting+0xe>
		if(1 == EGTN_APP_SFTF_startup())
 801400e:	f000 f8db 	bl	80141c8 <EGTN_APP_SFTF_startup>
 8014012:	2801      	cmp	r0, #1
 8014014:	d015      	beq.n	8014042 <EGUHAbooting+0x62>
 8014016:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_startup & (1 << P_CHARGING_process)))
 8014018:	0743      	lsls	r3, r0, #29
 801401a:	d4ea      	bmi.n	8013ff2 <EGUHAbooting+0x12>
		if(1 == EGTN_APP_CHRG_startup())
 801401c:	f7ff ff4a 	bl	8013eb4 <EGTN_APP_CHRG_startup>
 8014020:	2801      	cmp	r0, #1
 8014022:	d014      	beq.n	801404e <EGUHAbooting+0x6e>
 8014024:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_startup & (1 << P_BLE_COMM_process)))
 8014026:	0703      	lsls	r3, r0, #28
 8014028:	d4e5      	bmi.n	8013ff6 <EGUHAbooting+0x16>
		if(1 == EGTN_APP_BLE_startup())
 801402a:	f7ff fc0d 	bl	8013848 <EGTN_APP_BLE_startup>
 801402e:	2801      	cmp	r0, #1
 8014030:	d013      	beq.n	801405a <EGUHAbooting+0x7a>
 8014032:	7820      	ldrb	r0, [r4, #0]
 8014034:	e7df      	b.n	8013ff6 <EGUHAbooting+0x16>
			is_startup |= (1 << P_SYS_process);
 8014036:	2301      	movs	r3, #1
 8014038:	7820      	ldrb	r0, [r4, #0]
 801403a:	4318      	orrs	r0, r3
 801403c:	b2c0      	uxtb	r0, r0
 801403e:	7020      	strb	r0, [r4, #0]
 8014040:	e7d3      	b.n	8013fea <EGUHAbooting+0xa>
			is_startup |= (1 << P_SAFETY_FUNC_process);
 8014042:	2302      	movs	r3, #2
 8014044:	7820      	ldrb	r0, [r4, #0]
 8014046:	4318      	orrs	r0, r3
 8014048:	b2c0      	uxtb	r0, r0
 801404a:	7020      	strb	r0, [r4, #0]
 801404c:	e7cf      	b.n	8013fee <EGUHAbooting+0xe>
			is_startup |= (1 << P_CHARGING_process);
 801404e:	2304      	movs	r3, #4
 8014050:	7820      	ldrb	r0, [r4, #0]
 8014052:	4318      	orrs	r0, r3
 8014054:	b2c0      	uxtb	r0, r0
 8014056:	7020      	strb	r0, [r4, #0]
 8014058:	e7cb      	b.n	8013ff2 <EGUHAbooting+0x12>
			is_startup |= (1 << P_BLE_COMM_process);
 801405a:	2308      	movs	r3, #8
 801405c:	7820      	ldrb	r0, [r4, #0]
 801405e:	4318      	orrs	r0, r3
 8014060:	b2c0      	uxtb	r0, r0
 8014062:	7020      	strb	r0, [r4, #0]
 8014064:	e7c7      	b.n	8013ff6 <EGUHAbooting+0x16>
 8014066:	46c0      	nop			; (mov r8, r8)
 8014068:	200009e3 	.word	0x200009e3

0801406c <EGUHAiniting>:

uint8_t EGUHAiniting(void)
{
 801406c:	b510      	push	{r4, lr}
	uint8_t ret = 0;
	static uint8_t is_init = 0x00;
	uint8_t init_complete = (1 << P_SYS_process) | (1 << P_SAFETY_FUNC_process) | (1 << P_CHARGING_process) | (1 << P_BLE_COMM_process);

	if(0x00 == (is_init & (1 << P_SYS_process)))
 801406e:	4c22      	ldr	r4, [pc, #136]	; (80140f8 <EGUHAiniting+0x8c>)
 8014070:	7820      	ldrb	r0, [r4, #0]
 8014072:	07c3      	lsls	r3, r0, #31
 8014074:	d50a      	bpl.n	801408c <EGUHAiniting+0x20>
		if(1 == EGTN_APP_SYS_init())
		{
			is_init |= (1 << P_SYS_process);
		}
	}
	if(0x00 == (is_init & (1 << P_SAFETY_FUNC_process)))
 8014076:	0783      	lsls	r3, r0, #30
 8014078:	d50f      	bpl.n	801409a <EGUHAiniting+0x2e>
		if(1 == EGTN_APP_SFTF_init())
		{
			is_init |= (1 << P_SAFETY_FUNC_process);
		}
	}
	if(0x00 == (is_init & (1 << P_CHARGING_process)))
 801407a:	0743      	lsls	r3, r0, #29
 801407c:	d514      	bpl.n	80140a8 <EGUHAiniting+0x3c>
		if(1 == EGTN_APP_CHRG_init())
		{
			is_init |= (1 << P_CHARGING_process);
		}
	}
	if(0x00 == (is_init & (1 << P_BLE_COMM_process)))
 801407e:	0703      	lsls	r3, r0, #28
 8014080:	d519      	bpl.n	80140b6 <EGUHAiniting+0x4a>
			printf("bleinitok\r\n");
			is_init |= (1 << P_BLE_COMM_process);
		}
	}

	if(is_init == init_complete)
 8014082:	380f      	subs	r0, #15
 8014084:	4243      	negs	r3, r0
 8014086:	4158      	adcs	r0, r3
	{
		ret = 1;
	}

	return ret;
 8014088:	b2c0      	uxtb	r0, r0
}
 801408a:	bd10      	pop	{r4, pc}
		if(1 == EGTN_APP_SYS_init())
 801408c:	f000 fa0e 	bl	80144ac <EGTN_APP_SYS_init>
 8014090:	2801      	cmp	r0, #1
 8014092:	d016      	beq.n	80140c2 <EGUHAiniting+0x56>
 8014094:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_init & (1 << P_SAFETY_FUNC_process)))
 8014096:	0783      	lsls	r3, r0, #30
 8014098:	d4ef      	bmi.n	801407a <EGUHAiniting+0xe>
		if(1 == EGTN_APP_SFTF_init())
 801409a:	f000 f89f 	bl	80141dc <EGTN_APP_SFTF_init>
 801409e:	2801      	cmp	r0, #1
 80140a0:	d015      	beq.n	80140ce <EGUHAiniting+0x62>
 80140a2:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_init & (1 << P_CHARGING_process)))
 80140a4:	0743      	lsls	r3, r0, #29
 80140a6:	d4ea      	bmi.n	801407e <EGUHAiniting+0x12>
		if(1 == EGTN_APP_CHRG_init())
 80140a8:	f7ff ff16 	bl	8013ed8 <EGTN_APP_CHRG_init>
 80140ac:	2801      	cmp	r0, #1
 80140ae:	d014      	beq.n	80140da <EGUHAiniting+0x6e>
 80140b0:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_init & (1 << P_BLE_COMM_process)))
 80140b2:	0703      	lsls	r3, r0, #28
 80140b4:	d4e5      	bmi.n	8014082 <EGUHAiniting+0x16>
		if(1 == EGTN_APP_BLE_init())
 80140b6:	f7ff fbd3 	bl	8013860 <EGTN_APP_BLE_init>
 80140ba:	2801      	cmp	r0, #1
 80140bc:	d013      	beq.n	80140e6 <EGUHAiniting+0x7a>
 80140be:	7820      	ldrb	r0, [r4, #0]
 80140c0:	e7df      	b.n	8014082 <EGUHAiniting+0x16>
			is_init |= (1 << P_SYS_process);
 80140c2:	2301      	movs	r3, #1
 80140c4:	7820      	ldrb	r0, [r4, #0]
 80140c6:	4318      	orrs	r0, r3
 80140c8:	b2c0      	uxtb	r0, r0
 80140ca:	7020      	strb	r0, [r4, #0]
 80140cc:	e7d3      	b.n	8014076 <EGUHAiniting+0xa>
			is_init |= (1 << P_SAFETY_FUNC_process);
 80140ce:	2302      	movs	r3, #2
 80140d0:	7820      	ldrb	r0, [r4, #0]
 80140d2:	4318      	orrs	r0, r3
 80140d4:	b2c0      	uxtb	r0, r0
 80140d6:	7020      	strb	r0, [r4, #0]
 80140d8:	e7cf      	b.n	801407a <EGUHAiniting+0xe>
			is_init |= (1 << P_CHARGING_process);
 80140da:	2304      	movs	r3, #4
 80140dc:	7820      	ldrb	r0, [r4, #0]
 80140de:	4318      	orrs	r0, r3
 80140e0:	b2c0      	uxtb	r0, r0
 80140e2:	7020      	strb	r0, [r4, #0]
 80140e4:	e7cb      	b.n	801407e <EGUHAiniting+0x12>
			printf("bleinitok\r\n");
 80140e6:	4805      	ldr	r0, [pc, #20]	; (80140fc <EGUHAiniting+0x90>)
 80140e8:	f004 fed6 	bl	8018e98 <puts>
			is_init |= (1 << P_BLE_COMM_process);
 80140ec:	2308      	movs	r3, #8
 80140ee:	7820      	ldrb	r0, [r4, #0]
 80140f0:	4318      	orrs	r0, r3
 80140f2:	b2c0      	uxtb	r0, r0
 80140f4:	7020      	strb	r0, [r4, #0]
 80140f6:	e7c4      	b.n	8014082 <EGUHAiniting+0x16>
 80140f8:	200009e2 	.word	0x200009e2
 80140fc:	0801a2fc 	.word	0x0801a2fc

08014100 <EGUHAmain>:

void EGUHAmain(void)
{
 8014100:	b510      	push	{r4, lr}
	EGTN_APP_SYS_process();
 8014102:	f000 f9df 	bl	80144c4 <EGTN_APP_SYS_process>

	EGTN_APP_SFTF_process();
 8014106:	f000 f86b 	bl	80141e0 <EGTN_APP_SFTF_process>

	EGTN_APP_CHRG_process();
 801410a:	f7ff ff53 	bl	8013fb4 <EGTN_APP_CHRG_process>

	EGTN_APP_BLE_process();
 801410e:	f7ff fbaf 	bl	8013870 <EGTN_APP_BLE_process>
}
 8014112:	bd10      	pop	{r4, pc}

08014114 <EGUHAsystem>:


void EGUHAsystem(void)
{
 8014114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014116:	46ce      	mov	lr, r9
 8014118:	4647      	mov	r7, r8
	printf("-----------------------------------\r\n");
 801411a:	481f      	ldr	r0, [pc, #124]	; (8014198 <EGUHAsystem+0x84>)
{
 801411c:	b580      	push	{r7, lr}
	printf("-----------------------------------\r\n");
 801411e:	f004 febb 	bl	8018e98 <puts>
	printf("----EGUHA_MAIN---------------------\r\n");
 8014122:	481e      	ldr	r0, [pc, #120]	; (801419c <EGUHAsystem+0x88>)
 8014124:	f004 feb8 	bl	8018e98 <puts>
	printf("----VER : %s --\r\n",EGUHA_MAIN_VERSION);
 8014128:	491d      	ldr	r1, [pc, #116]	; (80141a0 <EGUHAsystem+0x8c>)
 801412a:	481e      	ldr	r0, [pc, #120]	; (80141a4 <EGUHAsystem+0x90>)
 801412c:	f004 fe28 	bl	8018d80 <iprintf>
	EGTN_LIB_LOGGING_print_date_time("----COMPILE : ");
 8014130:	4b1d      	ldr	r3, [pc, #116]	; (80141a8 <EGUHAsystem+0x94>)
 8014132:	4a1e      	ldr	r2, [pc, #120]	; (80141ac <EGUHAsystem+0x98>)
 8014134:	491e      	ldr	r1, [pc, #120]	; (80141b0 <EGUHAsystem+0x9c>)
 8014136:	481f      	ldr	r0, [pc, #124]	; (80141b4 <EGUHAsystem+0xa0>)
 8014138:	f004 fe22 	bl	8018d80 <iprintf>
 801413c:	4b1e      	ldr	r3, [pc, #120]	; (80141b8 <EGUHAsystem+0xa4>)
 801413e:	4e1f      	ldr	r6, [pc, #124]	; (80141bc <EGUHAsystem+0xa8>)
 8014140:	4699      	mov	r9, r3
			break;
			case OPERATE_SYSTEM_INIT :
				if(1 == EGUHAiniting())
				{
					printf("go to main\r\n");
					eguhaoperatetype = OPERATE_SYSTEM_ACT;
 8014142:	2302      	movs	r3, #2
 8014144:	4698      	mov	r8, r3
 8014146:	4c1e      	ldr	r4, [pc, #120]	; (80141c0 <EGUHAsystem+0xac>)
 8014148:	4f1e      	ldr	r7, [pc, #120]	; (80141c4 <EGUHAsystem+0xb0>)
		HAL_IWDG_Refresh(&hiwdg);
 801414a:	0030      	movs	r0, r6
 801414c:	f002 fbc6 	bl	80168dc <HAL_IWDG_Refresh>
		switch(eguhaoperatetype)
 8014150:	7823      	ldrb	r3, [r4, #0]
 8014152:	2b01      	cmp	r3, #1
 8014154:	d012      	beq.n	801417c <EGUHAsystem+0x68>
 8014156:	2b02      	cmp	r3, #2
 8014158:	d01a      	beq.n	8014190 <EGUHAsystem+0x7c>
 801415a:	2b00      	cmp	r3, #0
 801415c:	d1f5      	bne.n	801414a <EGUHAsystem+0x36>
				if(1 == EGUHAbooting())
 801415e:	f7ff ff3f 	bl	8013fe0 <EGUHAbooting>
 8014162:	0005      	movs	r5, r0
 8014164:	2801      	cmp	r0, #1
 8014166:	d1f0      	bne.n	801414a <EGUHAsystem+0x36>
					printf("go to init\r\n");
 8014168:	0038      	movs	r0, r7
 801416a:	f004 fe95 	bl	8018e98 <puts>
		HAL_IWDG_Refresh(&hiwdg);
 801416e:	0030      	movs	r0, r6
					eguhaoperatetype = OPERATE_SYSTEM_INIT;
 8014170:	7025      	strb	r5, [r4, #0]
		HAL_IWDG_Refresh(&hiwdg);
 8014172:	f002 fbb3 	bl	80168dc <HAL_IWDG_Refresh>
		switch(eguhaoperatetype)
 8014176:	7823      	ldrb	r3, [r4, #0]
 8014178:	2b01      	cmp	r3, #1
 801417a:	d1ec      	bne.n	8014156 <EGUHAsystem+0x42>
				if(1 == EGUHAiniting())
 801417c:	f7ff ff76 	bl	801406c <EGUHAiniting>
 8014180:	2801      	cmp	r0, #1
 8014182:	d1e2      	bne.n	801414a <EGUHAsystem+0x36>
					printf("go to main\r\n");
 8014184:	4648      	mov	r0, r9
 8014186:	f004 fe87 	bl	8018e98 <puts>
					eguhaoperatetype = OPERATE_SYSTEM_ACT;
 801418a:	4643      	mov	r3, r8
 801418c:	7023      	strb	r3, [r4, #0]
 801418e:	e7dc      	b.n	801414a <EGUHAsystem+0x36>
				}
			break;
			case OPERATE_SYSTEM_ACT :
				EGUHAmain();
 8014190:	f7ff ffb6 	bl	8014100 <EGUHAmain>
			break;
 8014194:	e7d9      	b.n	801414a <EGUHAsystem+0x36>
 8014196:	46c0      	nop			; (mov r8, r8)
 8014198:	0801a308 	.word	0x0801a308
 801419c:	0801a330 	.word	0x0801a330
 80141a0:	0801a358 	.word	0x0801a358
 80141a4:	0801a360 	.word	0x0801a360
 80141a8:	0801a374 	.word	0x0801a374
 80141ac:	0801a380 	.word	0x0801a380
 80141b0:	0801a38c 	.word	0x0801a38c
 80141b4:	0801a39c 	.word	0x0801a39c
 80141b8:	0801a3b8 	.word	0x0801a3b8
 80141bc:	200010f8 	.word	0x200010f8
 80141c0:	200009e1 	.word	0x200009e1
 80141c4:	0801a3ac 	.word	0x0801a3ac

080141c8 <EGTN_APP_SFTF_startup>:
#include "egtn_app_safetyfunc.h"

static gUserDelay gDelay_sftf_periodic_loop_time;

uint8_t EGTN_APP_SFTF_startup()
{
 80141c8:	b510      	push	{r4, lr}
	uint8_t ret = 1;

	EGTN_LIB_USERDELAY_set(&gDelay_sftf_periodic_loop_time,5);
 80141ca:	4803      	ldr	r0, [pc, #12]	; (80141d8 <EGTN_APP_SFTF_startup+0x10>)
 80141cc:	2105      	movs	r1, #5
 80141ce:	f000 fa47 	bl	8014660 <EGTN_LIB_USERDELAY_set>

	return ret;
}
 80141d2:	2001      	movs	r0, #1
 80141d4:	bd10      	pop	{r4, pc}
 80141d6:	46c0      	nop			; (mov r8, r8)
 80141d8:	200009e4 	.word	0x200009e4

080141dc <EGTN_APP_SFTF_init>:
{
	uint8_t ret = 1;


	return ret;
}
 80141dc:	2001      	movs	r0, #1
 80141de:	4770      	bx	lr

080141e0 <EGTN_APP_SFTF_process>:
{

}

void EGTN_APP_SFTF_process()
{
 80141e0:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_sftf_periodic_loop_time, DELAY_RENEW_OFF);
 80141e2:	4c08      	ldr	r4, [pc, #32]	; (8014204 <EGTN_APP_SFTF_process+0x24>)
 80141e4:	2100      	movs	r1, #0
 80141e6:	0020      	movs	r0, r4
 80141e8:	f000 fa44 	bl	8014674 <EGTN_LIB_USERDELAY_start>

    if(EGTN_LIB_USERDELAY_isfired(&gDelay_sftf_periodic_loop_time))
 80141ec:	0020      	movs	r0, r4
 80141ee:	f000 fa55 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 80141f2:	2800      	cmp	r0, #0
 80141f4:	d100      	bne.n	80141f8 <EGTN_APP_SFTF_process+0x18>
    {
    	EGTN_APP_SFTF_main();

	  	EGTN_LIB_USERDELAY_start(&gDelay_sftf_periodic_loop_time, DELAY_RENEW_ON);
    }
}
 80141f6:	bd10      	pop	{r4, pc}
	  	EGTN_LIB_USERDELAY_start(&gDelay_sftf_periodic_loop_time, DELAY_RENEW_ON);
 80141f8:	2101      	movs	r1, #1
 80141fa:	0020      	movs	r0, r4
 80141fc:	f000 fa3a 	bl	8014674 <EGTN_LIB_USERDELAY_start>
}
 8014200:	e7f9      	b.n	80141f6 <EGTN_APP_SFTF_process+0x16>
 8014202:	46c0      	nop			; (mov r8, r8)
 8014204:	200009e4 	.word	0x200009e4

08014208 <app_sys_cal_rms_loop>:

	return ret;
}
#else
uint8_t app_sys_cal_rms_loop()
{
 8014208:	b5f0      	push	{r4, r5, r6, r7, lr}
 801420a:	46de      	mov	lr, fp
 801420c:	4657      	mov	r7, sl
 801420e:	464e      	mov	r6, r9
 8014210:	4645      	mov	r5, r8
 8014212:	b5e0      	push	{r5, r6, r7, lr}
	//uint32_t delta_t_inst = 0;
	static uint32_t delta_t_total = 17;


	//1. delta t calc & check limit over with 1 step
	if(0 == delta_t_bak)// init stat.
 8014214:	4b84      	ldr	r3, [pc, #528]	; (8014428 <app_sys_cal_rms_loop+0x220>)
{
 8014216:	b08d      	sub	sp, #52	; 0x34
	if(0 == delta_t_bak)// init stat.
 8014218:	930b      	str	r3, [sp, #44]	; 0x2c
 801421a:	681b      	ldr	r3, [r3, #0]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d100      	bne.n	8014222 <app_sys_cal_rms_loop+0x1a>
 8014220:	e0eb      	b.n	80143fa <app_sys_cal_rms_loop+0x1f2>
		integral_ac_zct_inst_square = 0;
		delta_t_bak = EGTN_LIB_USERDLEAY_gettick();
		return 0;
	}

	if(gADCData_ALL_buf_index >= AC_FREQ_HZ_100US)
 8014222:	4b82      	ldr	r3, [pc, #520]	; (801442c <app_sys_cal_rms_loop+0x224>)
	uint8_t ret = 0;
 8014224:	2000      	movs	r0, #0
	if(gADCData_ALL_buf_index >= AC_FREQ_HZ_100US)
 8014226:	881b      	ldrh	r3, [r3, #0]
 8014228:	2ba6      	cmp	r3, #166	; 0xa6
 801422a:	d800      	bhi.n	801422e <app_sys_cal_rms_loop+0x26>
 801422c:	e0de      	b.n	80143ec <app_sys_cal_rms_loop+0x1e4>
 801422e:	4b80      	ldr	r3, [pc, #512]	; (8014430 <app_sys_cal_rms_loop+0x228>)
 8014230:	685c      	ldr	r4, [r3, #4]
 8014232:	681b      	ldr	r3, [r3, #0]
 8014234:	9304      	str	r3, [sp, #16]
 8014236:	9405      	str	r4, [sp, #20]
 8014238:	4b7e      	ldr	r3, [pc, #504]	; (8014434 <app_sys_cal_rms_loop+0x22c>)
 801423a:	681e      	ldr	r6, [r3, #0]
 801423c:	685f      	ldr	r7, [r3, #4]
 801423e:	4b7e      	ldr	r3, [pc, #504]	; (8014438 <app_sys_cal_rms_loop+0x230>)
 8014240:	9606      	str	r6, [sp, #24]
 8014242:	9707      	str	r7, [sp, #28]
 8014244:	681c      	ldr	r4, [r3, #0]
 8014246:	685d      	ldr	r5, [r3, #4]
	{
		for(int i = 0;i<AC_FREQ_HZ_100US;i++)
 8014248:	2300      	movs	r3, #0
 801424a:	469c      	mov	ip, r3
 801424c:	4b7b      	ldr	r3, [pc, #492]	; (801443c <app_sys_cal_rms_loop+0x234>)
 801424e:	9408      	str	r4, [sp, #32]
 8014250:	9509      	str	r5, [sp, #36]	; 0x24
 8014252:	469a      	mov	sl, r3
 8014254:	4b7a      	ldr	r3, [pc, #488]	; (8014440 <app_sys_cal_rms_loop+0x238>)
 8014256:	4699      	mov	r9, r3
 8014258:	4b7a      	ldr	r3, [pc, #488]	; (8014444 <app_sys_cal_rms_loop+0x23c>)
 801425a:	4698      	mov	r8, r3
 801425c:	4663      	mov	r3, ip
		{
			//#0 get adc_value
			mcu_v_adc_value = gADCData_V_buf[i];
 801425e:	4654      	mov	r4, sl
			mcu_i_adc_value = gADCData_I_buf[i];
			mcu_zct_adc_value = gADCData_ZCT_buf[i];
 8014260:	4646      	mov	r6, r8
			mcu_i_adc_value = gADCData_I_buf[i];
 8014262:	464d      	mov	r5, r9
			mcu_v_adc_value = gADCData_V_buf[i];
 8014264:	005a      	lsls	r2, r3, #1
 8014266:	5aa4      	ldrh	r4, [r4, r2]
			mcu_i_adc_value = gADCData_I_buf[i];
 8014268:	5aad      	ldrh	r5, [r5, r2]
			mcu_zct_adc_value = gADCData_ZCT_buf[i];
 801426a:	5ab2      	ldrh	r2, [r6, r2]

			//#1 adc -> mcu_v
			//mcu_v = ADC_TO_ALPHA_INT * mcu_v_adc_value;
			//mcu_i = ADC_TO_ALPHA_INT * mcu_i_adc_value;
			//mcu_zct = ADC_TO_ALPHA_INT * mcu_zct_adc_value;
			mcu_v = (int)((330 * mcu_v_adc_value) / 4096);
 801426c:	00a6      	lsls	r6, r4, #2
 801426e:	46a3      	mov	fp, r4
 8014270:	46b4      	mov	ip, r6
 8014272:	44dc      	add	ip, fp
 8014274:	4664      	mov	r4, ip
 8014276:	0164      	lsls	r4, r4, #5
 8014278:	46a3      	mov	fp, r4
 801427a:	44dc      	add	ip, fp
 801427c:	4664      	mov	r4, ip
 801427e:	0ae4      	lsrs	r4, r4, #11
 8014280:	46a4      	mov	ip, r4
			mcu_i = (int)((330 * mcu_i_adc_value) / 4096);
			mcu_zct = (int)((330 * mcu_zct_adc_value) / 4096);
			//#2 mcu_v -> mcv_v_shift_abs(= mcv_v_s_a)
			mcv_v_s_a = abs(mcu_v - AC_V_MCU_V_SHIFT_INT);
 8014282:	24a5      	movs	r4, #165	; 0xa5
 8014284:	4264      	negs	r4, r4
 8014286:	46a3      	mov	fp, r4
 8014288:	44dc      	add	ip, fp
			mcv_i_s_a = abs(mcu_i - AC_I_MCU_V_SHIFT_INT);
			mcv_zct_s_a = abs(mcu_zct - ZCT_I_MCU_V_SHIFT_INT);
			//#3 mcv_v_s_a -> AC_V
			ac_v_inst = AC_V_TO_ALPHA_INT * mcv_v_s_a;
 801428a:	4664      	mov	r4, ip
 801428c:	4666      	mov	r6, ip
 801428e:	0164      	lsls	r4, r4, #5
 8014290:	1ba4      	subs	r4, r4, r6
			mcu_i = (int)((330 * mcu_i_adc_value) / 4096);
 8014292:	00ae      	lsls	r6, r5, #2
 8014294:	46ab      	mov	fp, r5
 8014296:	46b4      	mov	ip, r6
 8014298:	44dc      	add	ip, fp
 801429a:	4665      	mov	r5, ip
 801429c:	016d      	lsls	r5, r5, #5
 801429e:	46ab      	mov	fp, r5
 80142a0:	44dc      	add	ip, fp
 80142a2:	4665      	mov	r5, ip
 80142a4:	006d      	lsls	r5, r5, #1
 80142a6:	132d      	asrs	r5, r5, #12
 80142a8:	46ac      	mov	ip, r5
			mcv_i_s_a = abs(mcu_i - AC_I_MCU_V_SHIFT_INT);
 80142aa:	25a4      	movs	r5, #164	; 0xa4
 80142ac:	426d      	negs	r5, r5
 80142ae:	46ab      	mov	fp, r5
 80142b0:	44dc      	add	ip, fp
			ac_i_inst = AC_I_TO_ALPHA_INT * mcv_i_s_a;
 80142b2:	4665      	mov	r5, ip
 80142b4:	01ad      	lsls	r5, r5, #6
 80142b6:	4465      	add	r5, ip
 80142b8:	00ad      	lsls	r5, r5, #2
 80142ba:	4465      	add	r5, ip
 80142bc:	006d      	lsls	r5, r5, #1
 80142be:	46ab      	mov	fp, r5
			mcu_zct = (int)((330 * mcu_zct_adc_value) / 4096);
 80142c0:	0095      	lsls	r5, r2, #2
			ac_i_inst = AC_I_TO_ALPHA_INT * mcv_i_s_a;
 80142c2:	44dc      	add	ip, fp
			mcu_zct = (int)((330 * mcu_zct_adc_value) / 4096);
 80142c4:	46ab      	mov	fp, r5
 80142c6:	445a      	add	r2, fp
 80142c8:	0155      	lsls	r5, r2, #5
 80142ca:	46ab      	mov	fp, r5
 80142cc:	445a      	add	r2, fp
 80142ce:	0052      	lsls	r2, r2, #1
 80142d0:	1312      	asrs	r2, r2, #12
			mcv_zct_s_a = abs(mcu_zct - ZCT_I_MCU_V_SHIFT_INT);
 80142d2:	3ac6      	subs	r2, #198	; 0xc6
			ac_zct_inst = ZCT_I_TO_ALPHA_INT * mcv_zct_s_a;
 80142d4:	0155      	lsls	r5, r2, #5
 80142d6:	46ab      	mov	fp, r5
 80142d8:	4493      	add	fp, r2
 80142da:	465d      	mov	r5, fp
			ac_v_inst = AC_V_TO_ALPHA_INT * mcv_v_s_a;
 80142dc:	00e4      	lsls	r4, r4, #3
			//#4 AC_V -> AC_V(RMS)
			ac_v_inst_square = ac_v_inst * ac_v_inst;
 80142de:	4364      	muls	r4, r4
			ac_i_inst_square = ac_i_inst * ac_i_inst;
			ac_zct_inst_square = ac_zct_inst * ac_zct_inst;

			integral_ac_v_inst_square += ac_v_inst_square;
 80142e0:	9400      	str	r4, [sp, #0]
 80142e2:	17e4      	asrs	r4, r4, #31
			ac_zct_inst = ZCT_I_TO_ALPHA_INT * mcv_zct_s_a;
 80142e4:	00ad      	lsls	r5, r5, #2
			integral_ac_v_inst_square += ac_v_inst_square;
 80142e6:	9401      	str	r4, [sp, #4]
			ac_zct_inst = ZCT_I_TO_ALPHA_INT * mcv_zct_s_a;
 80142e8:	46ab      	mov	fp, r5
			integral_ac_v_inst_square += ac_v_inst_square;
 80142ea:	9e00      	ldr	r6, [sp, #0]
 80142ec:	9f01      	ldr	r7, [sp, #4]
 80142ee:	9c04      	ldr	r4, [sp, #16]
 80142f0:	9d05      	ldr	r5, [sp, #20]
 80142f2:	19a4      	adds	r4, r4, r6
 80142f4:	417d      	adcs	r5, r7
			integral_ac_i_inst_square += ac_i_inst_square;
			integral_ac_zct_inst_square += ac_zct_inst_square;
 80142f6:	9e08      	ldr	r6, [sp, #32]
 80142f8:	9f09      	ldr	r7, [sp, #36]	; 0x24
			integral_ac_v_inst_square += ac_v_inst_square;
 80142fa:	9404      	str	r4, [sp, #16]
 80142fc:	9505      	str	r5, [sp, #20]
			ac_i_inst_square = ac_i_inst * ac_i_inst;
 80142fe:	4664      	mov	r4, ip
 8014300:	4364      	muls	r4, r4
			integral_ac_i_inst_square += ac_i_inst_square;
 8014302:	0020      	movs	r0, r4
 8014304:	17e1      	asrs	r1, r4, #31
 8014306:	9c06      	ldr	r4, [sp, #24]
 8014308:	9d07      	ldr	r5, [sp, #28]
 801430a:	1824      	adds	r4, r4, r0
 801430c:	414d      	adcs	r5, r1
			ac_zct_inst = ZCT_I_TO_ALPHA_INT * mcv_zct_s_a;
 801430e:	445a      	add	r2, fp
 8014310:	0052      	lsls	r2, r2, #1
			ac_zct_inst_square = ac_zct_inst * ac_zct_inst;
 8014312:	4352      	muls	r2, r2
			integral_ac_zct_inst_square += ac_zct_inst_square;
 8014314:	9202      	str	r2, [sp, #8]
 8014316:	17d2      	asrs	r2, r2, #31
 8014318:	9203      	str	r2, [sp, #12]
			integral_ac_i_inst_square += ac_i_inst_square;
 801431a:	9406      	str	r4, [sp, #24]
 801431c:	9507      	str	r5, [sp, #28]
			integral_ac_zct_inst_square += ac_zct_inst_square;
 801431e:	9c02      	ldr	r4, [sp, #8]
 8014320:	9d03      	ldr	r5, [sp, #12]
 8014322:	1936      	adds	r6, r6, r4
 8014324:	416f      	adcs	r7, r5
		for(int i = 0;i<AC_FREQ_HZ_100US;i++)
 8014326:	3301      	adds	r3, #1
			integral_ac_zct_inst_square += ac_zct_inst_square;
 8014328:	9608      	str	r6, [sp, #32]
 801432a:	9709      	str	r7, [sp, #36]	; 0x24
		for(int i = 0;i<AC_FREQ_HZ_100US;i++)
 801432c:	2ba7      	cmp	r3, #167	; 0xa7
 801432e:	d196      	bne.n	801425e <app_sys_cal_rms_loop+0x56>
 8014330:	4b3f      	ldr	r3, [pc, #252]	; (8014430 <app_sys_cal_rms_loop+0x228>)
 8014332:	9804      	ldr	r0, [sp, #16]
 8014334:	9905      	ldr	r1, [sp, #20]
 8014336:	6018      	str	r0, [r3, #0]
 8014338:	6059      	str	r1, [r3, #4]
 801433a:	9e06      	ldr	r6, [sp, #24]
 801433c:	9f07      	ldr	r7, [sp, #28]
 801433e:	9c08      	ldr	r4, [sp, #32]
 8014340:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8014342:	4b3c      	ldr	r3, [pc, #240]	; (8014434 <app_sys_cal_rms_loop+0x22c>)
 8014344:	601e      	str	r6, [r3, #0]
 8014346:	605f      	str	r7, [r3, #4]
 8014348:	4b3b      	ldr	r3, [pc, #236]	; (8014438 <app_sys_cal_rms_loop+0x230>)
 801434a:	601c      	str	r4, [r3, #0]
 801434c:	605d      	str	r5, [r3, #4]
		}

		per_t_integral_ac_v_inst_square = ((double)integral_ac_v_inst_square / (double)(AC_FREQ_HZ_100US-1));
 801434e:	f7fc f809 	bl	8010364 <__aeabi_l2d>
 8014352:	2200      	movs	r2, #0
 8014354:	4b3c      	ldr	r3, [pc, #240]	; (8014448 <app_sys_cal_rms_loop+0x240>)
 8014356:	f7fd f975 	bl	8011644 <__aeabi_ddiv>
		ac_vrms = sqrt(per_t_integral_ac_v_inst_square);
 801435a:	f005 fb75 	bl	8019a48 <sqrt>
 801435e:	9000      	str	r0, [sp, #0]
 8014360:	9101      	str	r1, [sp, #4]
		per_t_integral_ac_i_inst_square = ((double)integral_ac_i_inst_square / (double)(AC_FREQ_HZ_100US));
 8014362:	0030      	movs	r0, r6
 8014364:	0039      	movs	r1, r7
 8014366:	f7fb fffd 	bl	8010364 <__aeabi_l2d>
 801436a:	2200      	movs	r2, #0
 801436c:	4b37      	ldr	r3, [pc, #220]	; (801444c <app_sys_cal_rms_loop+0x244>)
 801436e:	f7fd f969 	bl	8011644 <__aeabi_ddiv>
		ac_irms = sqrt(per_t_integral_ac_i_inst_square);
 8014372:	f005 fb69 	bl	8019a48 <sqrt>
 8014376:	0006      	movs	r6, r0
 8014378:	000f      	movs	r7, r1
		per_t_integral_ac_zct_inst_square = ((double)integral_ac_zct_inst_square / (double)(AC_FREQ_HZ_100US));
 801437a:	0020      	movs	r0, r4
 801437c:	0029      	movs	r1, r5
 801437e:	f7fb fff1 	bl	8010364 <__aeabi_l2d>
 8014382:	2200      	movs	r2, #0
 8014384:	4b31      	ldr	r3, [pc, #196]	; (801444c <app_sys_cal_rms_loop+0x244>)
 8014386:	f7fd f95d 	bl	8011644 <__aeabi_ddiv>
		ac_zct = sqrt(per_t_integral_ac_zct_inst_square);
 801438a:	f005 fb5d 	bl	8019a48 <sqrt>

		ac_vrms_u32 = (uint32_t)(ac_vrms);
		ac_irms_u32 = (uint32_t)(ac_irms);
		ac_zctrms_u32 = (uint32_t)(ac_zct);

		sys_app.ac_vrms = ac_vrms_u32;
 801438e:	4b30      	ldr	r3, [pc, #192]	; (8014450 <app_sys_cal_rms_loop+0x248>)
		ac_zct = sqrt(per_t_integral_ac_zct_inst_square);
 8014390:	0004      	movs	r4, r0
		sys_app.ac_vrms = ac_vrms_u32;
 8014392:	4698      	mov	r8, r3
		ac_zct = sqrt(per_t_integral_ac_zct_inst_square);
 8014394:	000d      	movs	r5, r1
		ac_vrms_u32 = (uint32_t)(ac_vrms);
 8014396:	9800      	ldr	r0, [sp, #0]
 8014398:	9901      	ldr	r1, [sp, #4]
 801439a:	f7fb ffc5 	bl	8010328 <__aeabi_d2uiz>
 801439e:	4643      	mov	r3, r8
		ac_irms_u32 = (uint32_t)(ac_irms);
 80143a0:	0039      	movs	r1, r7
		ac_vrms_u32 = (uint32_t)(ac_vrms);
 80143a2:	6018      	str	r0, [r3, #0]
		ac_irms_u32 = (uint32_t)(ac_irms);
 80143a4:	0030      	movs	r0, r6
 80143a6:	f7fb ffbf 	bl	8010328 <__aeabi_d2uiz>
 80143aa:	4643      	mov	r3, r8
		ac_zctrms_u32 = (uint32_t)(ac_zct);
 80143ac:	0029      	movs	r1, r5
		ac_irms_u32 = (uint32_t)(ac_irms);
 80143ae:	6058      	str	r0, [r3, #4]
		ac_zctrms_u32 = (uint32_t)(ac_zct);
 80143b0:	0020      	movs	r0, r4
 80143b2:	f7fb ffb9 	bl	8010328 <__aeabi_d2uiz>
 80143b6:	4643      	mov	r3, r8
		}
#endif


		// TODO : CCID20 Cut Will it run on 1ms ISR?
		if(ZCT_I_LIMIT < ac_zct) //@1 if, over 24.8mA, fast stop!
 80143b8:	22c0      	movs	r2, #192	; 0xc0
		ac_zctrms_u32 = (uint32_t)(ac_zct);
 80143ba:	6098      	str	r0, [r3, #8]
		if(ZCT_I_LIMIT < ac_zct) //@1 if, over 24.8mA, fast stop!
 80143bc:	0029      	movs	r1, r5
 80143be:	0020      	movs	r0, r4
 80143c0:	4b24      	ldr	r3, [pc, #144]	; (8014454 <app_sys_cal_rms_loop+0x24c>)
 80143c2:	0612      	lsls	r2, r2, #24
 80143c4:	f7fb ff66 	bl	8010294 <__aeabi_dcmpgt>
 80143c8:	1e06      	subs	r6, r0, #0
 80143ca:	d109      	bne.n	80143e0 <app_sys_cal_rms_loop+0x1d8>
		{
			//TODO : fast stop!!
		}
		else if(ZCT_I_MIN >= ac_zct) //@2 if, under 15mA, fibrillating_t_total reset, fibrillating_t_inst = 0;
 80143cc:	2200      	movs	r2, #0
 80143ce:	0020      	movs	r0, r4
 80143d0:	0029      	movs	r1, r5
 80143d2:	4b21      	ldr	r3, [pc, #132]	; (8014458 <app_sys_cal_rms_loop+0x250>)
 80143d4:	f7fb ff54 	bl	8010280 <__aeabi_dcmple>
 80143d8:	2800      	cmp	r0, #0
 80143da:	d01f      	beq.n	801441c <app_sys_cal_rms_loop+0x214>
		{
			fibrillating_t_total = 0;
 80143dc:	4b1f      	ldr	r3, [pc, #124]	; (801445c <app_sys_cal_rms_loop+0x254>)
 80143de:	601e      	str	r6, [r3, #0]
			{
				//TODO : fast stop!!
			}
		}

		gADCData_ALL_buf_index = 0;
 80143e0:	2300      	movs	r3, #0
		delta_t_bak = 0;
 80143e2:	2001      	movs	r0, #1
		gADCData_ALL_buf_index = 0;
 80143e4:	4a11      	ldr	r2, [pc, #68]	; (801442c <app_sys_cal_rms_loop+0x224>)
 80143e6:	8013      	strh	r3, [r2, #0]
		delta_t_bak = 0;
 80143e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80143ea:	6013      	str	r3, [r2, #0]
		ret = 1;
	}

	return ret;
}
 80143ec:	b00d      	add	sp, #52	; 0x34
 80143ee:	bcf0      	pop	{r4, r5, r6, r7}
 80143f0:	46bb      	mov	fp, r7
 80143f2:	46b2      	mov	sl, r6
 80143f4:	46a9      	mov	r9, r5
 80143f6:	46a0      	mov	r8, r4
 80143f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		integral_ac_v_inst_square = 0;
 80143fa:	2300      	movs	r3, #0
 80143fc:	2200      	movs	r2, #0
 80143fe:	490c      	ldr	r1, [pc, #48]	; (8014430 <app_sys_cal_rms_loop+0x228>)
 8014400:	600a      	str	r2, [r1, #0]
 8014402:	604b      	str	r3, [r1, #4]
		integral_ac_i_inst_square = 0;
 8014404:	490b      	ldr	r1, [pc, #44]	; (8014434 <app_sys_cal_rms_loop+0x22c>)
 8014406:	600a      	str	r2, [r1, #0]
 8014408:	604b      	str	r3, [r1, #4]
		integral_ac_zct_inst_square = 0;
 801440a:	490b      	ldr	r1, [pc, #44]	; (8014438 <app_sys_cal_rms_loop+0x230>)
 801440c:	600a      	str	r2, [r1, #0]
 801440e:	604b      	str	r3, [r1, #4]
		delta_t_bak = EGTN_LIB_USERDLEAY_gettick();
 8014410:	f000 f920 	bl	8014654 <EGTN_LIB_USERDLEAY_gettick>
 8014414:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014416:	6018      	str	r0, [r3, #0]
		return 0;
 8014418:	2000      	movs	r0, #0
 801441a:	e7e7      	b.n	80143ec <app_sys_cal_rms_loop+0x1e4>
			fibrillating_t_total += fibrillating_t_inst;
 801441c:	4a0f      	ldr	r2, [pc, #60]	; (801445c <app_sys_cal_rms_loop+0x254>)
 801441e:	6813      	ldr	r3, [r2, #0]
 8014420:	3311      	adds	r3, #17
 8014422:	6013      	str	r3, [r2, #0]
			if(interrupt_t_max <= ((double)fibrillating_t_total))
 8014424:	e7dc      	b.n	80143e0 <app_sys_cal_rms_loop+0x1d8>
 8014426:	46c0      	nop			; (mov r8, r8)
 8014428:	200009f0 	.word	0x200009f0
 801442c:	20000bbc 	.word	0x20000bbc
 8014430:	20000a10 	.word	0x20000a10
 8014434:	20000a08 	.word	0x20000a08
 8014438:	20000a18 	.word	0x20000a18
 801443c:	20000d10 	.word	0x20000d10
 8014440:	20000bc0 	.word	0x20000bc0
 8014444:	20000e60 	.word	0x20000e60
 8014448:	4064c000 	.word	0x4064c000
 801444c:	4064e000 	.word	0x4064e000
 8014450:	20000a20 	.word	0x20000a20
 8014454:	4038cccc 	.word	0x4038cccc
 8014458:	402e0000 	.word	0x402e0000
 801445c:	200009f4 	.word	0x200009f4

08014460 <EGTN_APP_SYS_get_ac_vrms>:

uint32_t EGTN_APP_SYS_get_ac_vrms()
{
	uint32_t ret = 0;

	ret = sys_app.ac_vrms;
 8014460:	4b01      	ldr	r3, [pc, #4]	; (8014468 <EGTN_APP_SYS_get_ac_vrms+0x8>)

	return ret;
 8014462:	6818      	ldr	r0, [r3, #0]
}
 8014464:	4770      	bx	lr
 8014466:	46c0      	nop			; (mov r8, r8)
 8014468:	20000a20 	.word	0x20000a20

0801446c <EGTN_APP_SYS_get_ac_irms>:
uint32_t EGTN_APP_SYS_get_ac_irms()
{
	uint32_t ret = 0;

	ret = sys_app.ac_irms;
 801446c:	4b01      	ldr	r3, [pc, #4]	; (8014474 <EGTN_APP_SYS_get_ac_irms+0x8>)

	return ret;
 801446e:	6858      	ldr	r0, [r3, #4]
}
 8014470:	4770      	bx	lr
 8014472:	46c0      	nop			; (mov r8, r8)
 8014474:	20000a20 	.word	0x20000a20

08014478 <EGTN_APP_SYS_startup>:

	return ret;
}

uint8_t EGTN_APP_SYS_startup()
{
 8014478:	b510      	push	{r4, lr}
	uint8_t ret = 1;

	EGTN_MW_IT_init();
 801447a:	f001 fa4f 	bl	801591c <EGTN_MW_IT_init>
	EGTN_MW_UART_init();
 801447e:	f001 fc6d 	bl	8015d5c <EGTN_MW_UART_init>
	EGTN_MW_GPIO_init();
 8014482:	f001 f981 	bl	8015788 <EGTN_MW_GPIO_init>
	EGTN_MW_INDILED_init();
 8014486:	f001 fa43 	bl	8015910 <EGTN_MW_INDILED_init>
	EGTN_MW_ADC_init();
 801448a:	f000 ff07 	bl	801529c <EGTN_MW_ADC_init>
	EGTN_MW_PWM_init();
 801448e:	f001 faf9 	bl	8015a84 <EGTN_MW_PWM_init>
	EGTN_MW_CP_init();
 8014492:	f000 ff2b 	bl	80152ec <EGTN_MW_CP_init>
	EGTN_MW_RELAY_init();
 8014496:	f001 fc2d 	bl	8015cf4 <EGTN_MW_RELAY_init>

	EGTN_LIB_USERDELAY_set(&gDelay_sys_periodic_loop_time,5);
 801449a:	4803      	ldr	r0, [pc, #12]	; (80144a8 <EGTN_APP_SYS_startup+0x30>)
 801449c:	2105      	movs	r1, #5
 801449e:	f000 f8df 	bl	8014660 <EGTN_LIB_USERDELAY_set>

	return ret;
}
 80144a2:	2001      	movs	r0, #1
 80144a4:	bd10      	pop	{r4, pc}
 80144a6:	46c0      	nop			; (mov r8, r8)
 80144a8:	200009f8 	.word	0x200009f8

080144ac <EGTN_APP_SYS_init>:
	// TODO : Little File System value -> init (mJSON)



	return ret;
}
 80144ac:	2001      	movs	r0, #1
 80144ae:	4770      	bx	lr

080144b0 <EGTN_APP_SYS_main>:

void EGTN_APP_SYS_main()
{
 80144b0:	b510      	push	{r4, lr}
	}

#endif

	//printf("s:%d\r\n",EGTN_LIB_USERDLEAY_gettick());
	EGTN_MW_CP_main();
 80144b2:	f001 f95f 	bl	8015774 <EGTN_MW_CP_main>
	EGTN_MW_NTC_loop();
 80144b6:	f001 fac5 	bl	8015a44 <EGTN_MW_NTC_loop>
	EGTN_MW_RELAY_main();
 80144ba:	f001 fc4b 	bl	8015d54 <EGTN_MW_RELAY_main>
	app_sys_cal_rms_loop();
 80144be:	f7ff fea3 	bl	8014208 <app_sys_cal_rms_loop>
	EGTN_APP_SYS_metering_loop();
	//printf("e:%d\r\n",EGTN_LIB_USERDLEAY_gettick());
}
 80144c2:	bd10      	pop	{r4, pc}

080144c4 <EGTN_APP_SYS_process>:

void EGTN_APP_SYS_process()
{
 80144c4:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_sys_periodic_loop_time, DELAY_RENEW_OFF);
 80144c6:	4c09      	ldr	r4, [pc, #36]	; (80144ec <EGTN_APP_SYS_process+0x28>)
 80144c8:	2100      	movs	r1, #0
 80144ca:	0020      	movs	r0, r4
 80144cc:	f000 f8d2 	bl	8014674 <EGTN_LIB_USERDELAY_start>

    if(EGTN_LIB_USERDELAY_isfired(&gDelay_sys_periodic_loop_time))
 80144d0:	0020      	movs	r0, r4
 80144d2:	f000 f8e3 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 80144d6:	2800      	cmp	r0, #0
 80144d8:	d100      	bne.n	80144dc <EGTN_APP_SYS_process+0x18>
    {
    	EGTN_APP_SYS_main();

	  	EGTN_LIB_USERDELAY_start(&gDelay_sys_periodic_loop_time, DELAY_RENEW_ON);
    }
}
 80144da:	bd10      	pop	{r4, pc}
    	EGTN_APP_SYS_main();
 80144dc:	f7ff ffe8 	bl	80144b0 <EGTN_APP_SYS_main>
	  	EGTN_LIB_USERDELAY_start(&gDelay_sys_periodic_loop_time, DELAY_RENEW_ON);
 80144e0:	2101      	movs	r1, #1
 80144e2:	0020      	movs	r0, r4
 80144e4:	f000 f8c6 	bl	8014674 <EGTN_LIB_USERDELAY_start>
}
 80144e8:	e7f7      	b.n	80144da <EGTN_APP_SYS_process+0x16>
 80144ea:	46c0      	nop			; (mov r8, r8)
 80144ec:	200009f8 	.word	0x200009f8

080144f0 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram>:
 */

#include "egtn_jumptoapp.h"

void EGTN_JUMPTOAPP_relocate_vector_table_to_ram(void)
{
 80144f0:	4b08      	ldr	r3, [pc, #32]	; (8014514 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x24>)
	for (uint32_t i = 0; i < VECTOR_TABLE_SIZE; i++) {
		RAM_VECTOR_TABLE[i] = APP_VECTOR_TABLE[i];
 80144f2:	4909      	ldr	r1, [pc, #36]	; (8014518 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x28>)
	for (uint32_t i = 0; i < VECTOR_TABLE_SIZE; i++) {
 80144f4:	4a09      	ldr	r2, [pc, #36]	; (801451c <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x2c>)
		RAM_VECTOR_TABLE[i] = APP_VECTOR_TABLE[i];
 80144f6:	6818      	ldr	r0, [r3, #0]
 80144f8:	5058      	str	r0, [r3, r1]
	for (uint32_t i = 0; i < VECTOR_TABLE_SIZE; i++) {
 80144fa:	3304      	adds	r3, #4
 80144fc:	4293      	cmp	r3, r2
 80144fe:	d1fa      	bne.n	80144f6 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x6>
	}
	__HAL_SYSCFG_REMAPMEMORY_SRAM();
 8014500:	2003      	movs	r0, #3
 8014502:	4b07      	ldr	r3, [pc, #28]	; (8014520 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x30>)
 8014504:	6819      	ldr	r1, [r3, #0]
 8014506:	4381      	bics	r1, r0
 8014508:	6019      	str	r1, [r3, #0]
 801450a:	681a      	ldr	r2, [r3, #0]
 801450c:	4302      	orrs	r2, r0
 801450e:	601a      	str	r2, [r3, #0]
}
 8014510:	4770      	bx	lr
 8014512:	46c0      	nop			; (mov r8, r8)
 8014514:	08010000 	.word	0x08010000
 8014518:	17ff0000 	.word	0x17ff0000
 801451c:	080100c0 	.word	0x080100c0
 8014520:	40010000 	.word	0x40010000

08014524 <EGTN_LIB_DEBOUNCECHECK_init>:
#include <egtn_lib_debouncecheck.h>

void EGTN_LIB_DEBOUNCECHECK_init(uint8_t* dbuf, uint16_t dbuflength)
{
	int i = 0;
	for(i=0 ; i<dbuflength ; i++)
 8014524:	2900      	cmp	r1, #0
 8014526:	d005      	beq.n	8014534 <EGTN_LIB_DEBOUNCECHECK_init+0x10>
 8014528:	2300      	movs	r3, #0
	{
		dbuf[i] = 0;
 801452a:	2200      	movs	r2, #0
 801452c:	54c2      	strb	r2, [r0, r3]
	for(i=0 ; i<dbuflength ; i++)
 801452e:	3301      	adds	r3, #1
 8014530:	428b      	cmp	r3, r1
 8014532:	dbfb      	blt.n	801452c <EGTN_LIB_DEBOUNCECHECK_init+0x8>
	}
}
 8014534:	4770      	bx	lr
 8014536:	46c0      	nop			; (mov r8, r8)

08014538 <EGTN_LIB_DEBOUNCECHECK_push>:

void EGTN_LIB_DEBOUNCECHECK_push(uint8_t* dbuf, int pdata)
{
	dbuf[0] = pdata;
 8014538:	7001      	strb	r1, [r0, #0]
}
 801453a:	4770      	bx	lr

0801453c <EGTN_LIB_DEBOUNCECHECK_shift>:

void EGTN_LIB_DEBOUNCECHECK_shift(uint8_t* dbuf, uint16_t dbuflength)
{
 801453c:	b530      	push	{r4, r5, lr}
	int i = 0;
	for(i=(dbuflength-2) ; i>0 ; i--)
 801453e:	2902      	cmp	r1, #2
 8014540:	d909      	bls.n	8014556 <EGTN_LIB_DEBOUNCECHECK_shift+0x1a>
 8014542:	1ecb      	subs	r3, r1, #3
 8014544:	18c3      	adds	r3, r0, r3
 8014546:	1c4d      	adds	r5, r1, #1
	{
		dbuf[i] = dbuf[i - 1];
 8014548:	781c      	ldrb	r4, [r3, #0]
 801454a:	1a5a      	subs	r2, r3, r1
 801454c:	5554      	strb	r4, [r2, r5]
	for(i=(dbuflength-2) ; i>0 ; i--)
 801454e:	001a      	movs	r2, r3
 8014550:	3b01      	subs	r3, #1
 8014552:	4290      	cmp	r0, r2
 8014554:	d1f8      	bne.n	8014548 <EGTN_LIB_DEBOUNCECHECK_shift+0xc>
	}
}
 8014556:	bd30      	pop	{r4, r5, pc}

08014558 <EGTN_LIB_DEBOUNCECHECK_compare>:

uint8_t EGTN_LIB_DEBOUNCECHECK_compare(uint8_t* dbuf, uint16_t dbuflength, uint8_t value)
{
	int i = 0;
	for(i=(dbuflength-2) ; i>0 ; i--)
 8014558:	1e8b      	subs	r3, r1, #2
{
 801455a:	b570      	push	{r4, r5, r6, lr}
	for(i=(dbuflength-2) ; i>0 ; i--)
 801455c:	2b00      	cmp	r3, #0
 801455e:	dd11      	ble.n	8014584 <EGTN_LIB_DEBOUNCECHECK_compare+0x2c>
 8014560:	18c3      	adds	r3, r0, r3
	{
		switch(value)
		{
			case 0 :
				if(dbuf[i] != dbuf[i - 1])
 8014562:	1e4e      	subs	r6, r1, #1
 8014564:	e007      	b.n	8014576 <EGTN_LIB_DEBOUNCECHECK_compare+0x1e>
 8014566:	1a5c      	subs	r4, r3, r1
 8014568:	781d      	ldrb	r5, [r3, #0]
 801456a:	5da4      	ldrb	r4, [r4, r6]
 801456c:	42a5      	cmp	r5, r4
 801456e:	d107      	bne.n	8014580 <EGTN_LIB_DEBOUNCECHECK_compare+0x28>
	for(i=(dbuflength-2) ; i>0 ; i--)
 8014570:	3b01      	subs	r3, #1
 8014572:	4298      	cmp	r0, r3
 8014574:	d006      	beq.n	8014584 <EGTN_LIB_DEBOUNCECHECK_compare+0x2c>
		switch(value)
 8014576:	2a00      	cmp	r2, #0
 8014578:	d0f5      	beq.n	8014566 <EGTN_LIB_DEBOUNCECHECK_compare+0xe>
				{
					return 0;
				}
			break;
			default :
				if(dbuf[i] != value)
 801457a:	781c      	ldrb	r4, [r3, #0]
 801457c:	4294      	cmp	r4, r2
 801457e:	d0f7      	beq.n	8014570 <EGTN_LIB_DEBOUNCECHECK_compare+0x18>
					return 0;
 8014580:	2000      	movs	r0, #0
 8014582:	e005      	b.n	8014590 <EGTN_LIB_DEBOUNCECHECK_compare+0x38>
				}
			break;
		}
	}

	dbuf[dbuflength-1] = dbuf[dbuflength-2];
 8014584:	1840      	adds	r0, r0, r1
 8014586:	1e83      	subs	r3, r0, #2
 8014588:	781b      	ldrb	r3, [r3, #0]
 801458a:	3801      	subs	r0, #1
 801458c:	7003      	strb	r3, [r0, #0]

	return 1;
 801458e:	2001      	movs	r0, #1
}
 8014590:	bd70      	pop	{r4, r5, r6, pc}
 8014592:	46c0      	nop			; (mov r8, r8)

08014594 <_write>:
  * 			The function prototype is in syscalls.c
  *
  * @retval     None
  */
int _write(int file, char *ptr, int len)
{
 8014594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014596:	000c      	movs	r4, r1
 8014598:	1e17      	subs	r7, r2, #0

#if ((__DEBUG_PRINTF__) == (_DEBUG__NON_))
	return len;
#endif

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 801459a:	dd0a      	ble.n	80145b2 <_write+0x1e>
 801459c:	4d06      	ldr	r5, [pc, #24]	; (80145b8 <_write+0x24>)
 801459e:	188e      	adds	r6, r1, r2
#if ((__DEBUG_PRINTF__) == (_DEBUG__ITM_))
		ITM_SendChar((*ptr++));
#elif ((__DEBUG_PRINTF__) == (_DEBUG__UART_))
		/* Write a function that transmits 1 byte using the corresponding Uart channel. */
		//HAL_UART_Transmit(&huart1, (uint8_t *)(ptr++), 1, 5);
		HAL_UART_Transmit(&huart3, (uint8_t *)(ptr++), 1, 5);
 80145a0:	0021      	movs	r1, r4
 80145a2:	2305      	movs	r3, #5
 80145a4:	3401      	adds	r4, #1
 80145a6:	2201      	movs	r2, #1
 80145a8:	0028      	movs	r0, r5
 80145aa:	f003 fe5f 	bl	801826c <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80145ae:	42a6      	cmp	r6, r4
 80145b0:	d1f6      	bne.n	80145a0 <_write+0xc>
#endif
	}

	return len;
}
 80145b2:	0038      	movs	r0, r7
 80145b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145b6:	46c0      	nop			; (mov r8, r8)
 80145b8:	20001288 	.word	0x20001288

080145bc <EGTN_LIB_U8QUEUE_comLen>:
}

uint16_t EGTN_LIB_U8QUEUE_comLen(s_EGTN_LIB_QUEUE* s_queue)
{
	uint16_t i;
	if(s_queue->save_pointer >= (s_queue->action_pointer))
 80145bc:	88c3      	ldrh	r3, [r0, #6]
 80145be:	8902      	ldrh	r2, [r0, #8]
 80145c0:	4293      	cmp	r3, r2
 80145c2:	d302      	bcc.n	80145ca <EGTN_LIB_U8QUEUE_comLen+0xe>
	{
		i = s_queue->save_pointer - s_queue->action_pointer;
 80145c4:	1a98      	subs	r0, r3, r2
 80145c6:	b280      	uxth	r0, r0
	{
		i = s_queue->ring_buffer_size - s_queue->action_pointer + s_queue->save_pointer;
	}

	return i;
}
 80145c8:	4770      	bx	lr
		i = s_queue->ring_buffer_size - s_queue->action_pointer + s_queue->save_pointer;
 80145ca:	8880      	ldrh	r0, [r0, #4]
 80145cc:	1818      	adds	r0, r3, r0
 80145ce:	1a80      	subs	r0, r0, r2
 80145d0:	b280      	uxth	r0, r0
 80145d2:	e7f9      	b.n	80145c8 <EGTN_LIB_U8QUEUE_comLen+0xc>

080145d4 <read_ringbuffer>:

uint8_t read_ringbuffer(s_EGTN_LIB_QUEUE* s_queue)
{
 80145d4:	b510      	push	{r4, lr}
	uint8_t ret_value = 0;
	//s_queue->action_pointer++;
	if(s_queue->action_pointer != s_queue->save_pointer)
 80145d6:	8902      	ldrh	r2, [r0, #8]
 80145d8:	88c1      	ldrh	r1, [r0, #6]
{
 80145da:	0003      	movs	r3, r0
	if(s_queue->action_pointer != s_queue->save_pointer)
 80145dc:	4291      	cmp	r1, r2
 80145de:	d00a      	beq.n	80145f6 <read_ringbuffer+0x22>
	{
		ret_value = s_queue->ring_buffer[s_queue->action_pointer];
 80145e0:	6801      	ldr	r1, [r0, #0]
 80145e2:	5c88      	ldrb	r0, [r1, r2]
		s_queue->action_pointer++;
 80145e4:	3201      	adds	r2, #1

		if(s_queue->action_pointer >= s_queue->ring_buffer_size)
 80145e6:	8899      	ldrh	r1, [r3, #4]
		s_queue->action_pointer++;
 80145e8:	b292      	uxth	r2, r2
 80145ea:	811a      	strh	r2, [r3, #8]
		if(s_queue->action_pointer >= s_queue->ring_buffer_size)
 80145ec:	4291      	cmp	r1, r2
 80145ee:	d801      	bhi.n	80145f4 <read_ringbuffer+0x20>
		{
			s_queue->action_pointer = 0;
 80145f0:	2200      	movs	r2, #0
 80145f2:	811a      	strh	r2, [r3, #8]
	{
		U8QUEUE_PRINTF("egtn_lib_u8queue__read__ERROR__action_pointer and save_pointer is same\r\n");
	}

	return ret_value;
}
 80145f4:	bd10      	pop	{r4, pc}
		U8QUEUE_PRINTF("egtn_lib_u8queue__read__ERROR__action_pointer and save_pointer is same\r\n");
 80145f6:	4802      	ldr	r0, [pc, #8]	; (8014600 <read_ringbuffer+0x2c>)
 80145f8:	f004 fc4e 	bl	8018e98 <puts>
	uint8_t ret_value = 0;
 80145fc:	2000      	movs	r0, #0
 80145fe:	e7f9      	b.n	80145f4 <read_ringbuffer+0x20>
 8014600:	0801a3c4 	.word	0x0801a3c4

08014604 <EGTN_LIB_U8QUEUE_get_byte>:
{

}

uint8_t EGTN_LIB_U8QUEUE_get_byte(s_EGTN_LIB_QUEUE* s_queue)
{
 8014604:	b510      	push	{r4, lr}
	return read_ringbuffer(s_queue);
 8014606:	f7ff ffe5 	bl	80145d4 <read_ringbuffer>
}
 801460a:	bd10      	pop	{r4, pc}

0801460c <EGTN_LIB_U8QUEUE_push_ring>:
{
	read_ringbuffer(s_queue);
}

void EGTN_LIB_U8QUEUE_push_ring(s_EGTN_LIB_QUEUE* s_queue, uint8_t comdt)
{
 801460c:	b570      	push	{r4, r5, r6, lr}
			s_queue->save_pointer = 0;
		}
	}
#endif

	if((s_queue->save_pointer - s_queue->action_pointer) == -1)
 801460e:	88c2      	ldrh	r2, [r0, #6]
 8014610:	8903      	ldrh	r3, [r0, #8]
{
 8014612:	0004      	movs	r4, r0
	if((s_queue->save_pointer - s_queue->action_pointer) == -1)
 8014614:	1ad3      	subs	r3, r2, r3
{
 8014616:	000d      	movs	r5, r1
	if((s_queue->save_pointer - s_queue->action_pointer) == -1)
 8014618:	3301      	adds	r3, #1
 801461a:	d00b      	beq.n	8014634 <EGTN_LIB_U8QUEUE_push_ring+0x28>
	{
		U8QUEUE_PRINTF("egtn_lib_u8queue__push__WARING__buf soon full\r\n");
	}

	s_queue->ring_buffer[s_queue->save_pointer] = comdt;
 801461c:	6823      	ldr	r3, [r4, #0]
 801461e:	549d      	strb	r5, [r3, r2]
	s_queue->save_pointer++;
 8014620:	88e3      	ldrh	r3, [r4, #6]
	if(s_queue->save_pointer >= s_queue->ring_buffer_size)
 8014622:	88a2      	ldrh	r2, [r4, #4]
	s_queue->save_pointer++;
 8014624:	3301      	adds	r3, #1
 8014626:	b29b      	uxth	r3, r3
 8014628:	80e3      	strh	r3, [r4, #6]
	if(s_queue->save_pointer >= s_queue->ring_buffer_size)
 801462a:	429a      	cmp	r2, r3
 801462c:	d801      	bhi.n	8014632 <EGTN_LIB_U8QUEUE_push_ring+0x26>
	{
		s_queue->save_pointer = 0;
 801462e:	2300      	movs	r3, #0
 8014630:	80e3      	strh	r3, [r4, #6]
	}
}
 8014632:	bd70      	pop	{r4, r5, r6, pc}
		U8QUEUE_PRINTF("egtn_lib_u8queue__push__WARING__buf soon full\r\n");
 8014634:	4802      	ldr	r0, [pc, #8]	; (8014640 <EGTN_LIB_U8QUEUE_push_ring+0x34>)
 8014636:	f004 fc2f 	bl	8018e98 <puts>
 801463a:	88e2      	ldrh	r2, [r4, #6]
 801463c:	e7ee      	b.n	801461c <EGTN_LIB_U8QUEUE_push_ring+0x10>
 801463e:	46c0      	nop			; (mov r8, r8)
 8014640:	0801a40c 	.word	0x0801a40c

08014644 <EGTN_LIB_USERDELAY_tickcount>:
static volatile uint32_t gUserDelayTick = 0;


void EGTN_LIB_USERDELAY_tickcount(void)
{
	gUserDelayTick++;
 8014644:	4a02      	ldr	r2, [pc, #8]	; (8014650 <EGTN_LIB_USERDELAY_tickcount+0xc>)
 8014646:	6813      	ldr	r3, [r2, #0]
 8014648:	3301      	adds	r3, #1
 801464a:	6013      	str	r3, [r2, #0]
}
 801464c:	4770      	bx	lr
 801464e:	46c0      	nop			; (mov r8, r8)
 8014650:	20000a2c 	.word	0x20000a2c

08014654 <EGTN_LIB_USERDLEAY_gettick>:

uint32_t EGTN_LIB_USERDLEAY_gettick(void)
{
	return gUserDelayTick;
 8014654:	4b01      	ldr	r3, [pc, #4]	; (801465c <EGTN_LIB_USERDLEAY_gettick+0x8>)
 8014656:	6818      	ldr	r0, [r3, #0]
}
 8014658:	4770      	bx	lr
 801465a:	46c0      	nop			; (mov r8, r8)
 801465c:	20000a2c 	.word	0x20000a2c

08014660 <EGTN_LIB_USERDELAY_set>:

void EGTN_LIB_USERDELAY_set(gUserDelay *Delay, unsigned long delayvalue)
{
	unsigned long delay_to_tick = delayvalue * GUSERDELAY_PERIOD;
 8014660:	008b      	lsls	r3, r1, #2
 8014662:	1859      	adds	r1, r3, r1
 8014664:	0049      	lsls	r1, r1, #1

	if(delay_to_tick == 0)
	{
		Delay->nDelay = 0;
 8014666:	6081      	str	r1, [r0, #8]
	if(delay_to_tick == 0)
 8014668:	d002      	beq.n	8014670 <EGTN_LIB_USERDELAY_set+0x10>
	{
		Delay->nDelay = delay_to_tick;
		//printf("delay : %ld\r\n", delay_to_tick);
	}

	Delay->state = DELAY_INACTIVE;
 801466a:	2300      	movs	r3, #0
	Delay->uStartTick = delay_to_tick;
 801466c:	6041      	str	r1, [r0, #4]
	Delay->state = DELAY_INACTIVE;
 801466e:	7003      	strb	r3, [r0, #0]
}
 8014670:	4770      	bx	lr
 8014672:	46c0      	nop			; (mov r8, r8)

08014674 <EGTN_LIB_USERDELAY_start>:

unsigned int EGTN_LIB_USERDELAY_start(gUserDelay *Delay, tUSERDELAYRENEWSTAT Renew)
{
	if(Renew == DELAY_RENEW_OFF)
 8014674:	2900      	cmp	r1, #0
 8014676:	d102      	bne.n	801467e <EGTN_LIB_USERDELAY_start+0xa>
	{
		if(Delay->state == DELAY_ACTIVE)		return 0;
 8014678:	7803      	ldrb	r3, [r0, #0]
 801467a:	2b01      	cmp	r3, #1
 801467c:	d006      	beq.n	801468c <EGTN_LIB_USERDELAY_start+0x18>
	}

	Delay->state = DELAY_ACTIVE;
 801467e:	2301      	movs	r3, #1
 8014680:	7003      	strb	r3, [r0, #0]
	Delay->uStartTick = gUserDelayTick;
 8014682:	4b03      	ldr	r3, [pc, #12]	; (8014690 <EGTN_LIB_USERDELAY_start+0x1c>)
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	6043      	str	r3, [r0, #4]
	//printf("StartTick = %ld\r\n", gUserDelayTick);
	return 1;
 8014688:	2001      	movs	r0, #1
}
 801468a:	4770      	bx	lr
		if(Delay->state == DELAY_ACTIVE)		return 0;
 801468c:	2000      	movs	r0, #0
 801468e:	e7fc      	b.n	801468a <EGTN_LIB_USERDELAY_start+0x16>
 8014690:	20000a2c 	.word	0x20000a2c

08014694 <EGTN_LIB_USERDELAY_stop>:

void EGTN_LIB_USERDELAY_stop(gUserDelay *Delay)
{
	Delay->state = DELAY_INACTIVE;
 8014694:	2300      	movs	r3, #0
 8014696:	7003      	strb	r3, [r0, #0]
}
 8014698:	4770      	bx	lr
 801469a:	46c0      	nop			; (mov r8, r8)

0801469c <EGTN_LIB_USERDELAY_isfired>:
	}
}

unsigned int EGTN_LIB_USERDELAY_isfired(gUserDelay *Delay)
{
	if(Delay->state == DELAY_INACTIVE)
 801469c:	7803      	ldrb	r3, [r0, #0]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d008      	beq.n	80146b4 <EGTN_LIB_USERDELAY_isfired+0x18>
	uCurrentTick = gUserDelayTick;
 80146a2:	4b05      	ldr	r3, [pc, #20]	; (80146b8 <EGTN_LIB_USERDELAY_isfired+0x1c>)
		return (0xFFFFFFFF - nStartTime + 1 + uCurrentTick);
 80146a4:	6842      	ldr	r2, [r0, #4]
	uCurrentTick = gUserDelayTick;
 80146a6:	681b      	ldr	r3, [r3, #0]
		return (0xFFFFFFFF - nStartTime + 1 + uCurrentTick);
 80146a8:	1a9b      	subs	r3, r3, r2
	{
		return 0;
	}
	if(CheckDelayValue(Delay->uStartTick) >= Delay->nDelay)
 80146aa:	6882      	ldr	r2, [r0, #8]
 80146ac:	2000      	movs	r0, #0
 80146ae:	4293      	cmp	r3, r2
 80146b0:	4140      	adcs	r0, r0
	}
	else
	{
		return 0;
	}
}
 80146b2:	4770      	bx	lr
		return 0;
 80146b4:	2000      	movs	r0, #0
 80146b6:	e7fc      	b.n	80146b2 <EGTN_LIB_USERDELAY_isfired+0x16>
 80146b8:	20000a2c 	.word	0x20000a2c

080146bc <_SM_InternalEvent>:
void _SM_InternalEvent(SM_StateMachine* self, unsigned char newState, void* pEventData)
{
	assert_param(self);

    self->pEventData = pEventData;
    self->eventGenerated = 1;
 80146bc:	2301      	movs	r3, #1
    self->pEventData = pEventData;
 80146be:	6102      	str	r2, [r0, #16]
    self->eventGenerated = 1;
 80146c0:	60c3      	str	r3, [r0, #12]
    self->newState = newState;
 80146c2:	7201      	strb	r1, [r0, #8]
}
 80146c4:	4770      	bx	lr
 80146c6:	46c0      	nop			; (mov r8, r8)

080146c8 <_SM_StateEngine>:

// The state engine executes the state machine states
void _SM_StateEngine(SM_StateMachine* self, const SM_StateMachineConst* selfConst)
{
 80146c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146ca:	0004      	movs	r4, r0
 80146cc:	000f      	movs	r7, r1

        // Copy of event data pointer
        pDataTemp = self->pEventData;

        // Event data used up, reset the pointer
        self->pEventData = NULL;
 80146ce:	2600      	movs	r6, #0
    while (self->eventGenerated)
 80146d0:	e00c      	b.n	80146ec <_SM_StateEngine+0x24>
        SM_StateFunc state = selfConst->stateMap[self->newState].pStateFunc;
 80146d2:	7a23      	ldrb	r3, [r4, #8]
 80146d4:	68b9      	ldr	r1, [r7, #8]
        pDataTemp = self->pEventData;
 80146d6:	6925      	ldr	r5, [r4, #16]
        SM_StateFunc state = selfConst->stateMap[self->newState].pStateFunc;
 80146d8:	009a      	lsls	r2, r3, #2
 80146da:	5852      	ldr	r2, [r2, r1]
        // Switch to the new current state
        self->currentState = self->newState;

        // Execute the state action passing in event data
        assert_param(state != NULL);
        state(self, pDataTemp);
 80146dc:	0020      	movs	r0, r4
 80146de:	0029      	movs	r1, r5
        self->pEventData = NULL;
 80146e0:	6126      	str	r6, [r4, #16]
        self->eventGenerated = 0;
 80146e2:	60e6      	str	r6, [r4, #12]
        self->currentState = self->newState;
 80146e4:	7263      	strb	r3, [r4, #9]
        state(self, pDataTemp);
 80146e6:	4790      	blx	r2

        // If event data was used, then delete it
        if (pDataTemp)
 80146e8:	2d00      	cmp	r5, #0
 80146ea:	d103      	bne.n	80146f4 <_SM_StateEngine+0x2c>
    while (self->eventGenerated)
 80146ec:	68e3      	ldr	r3, [r4, #12]
 80146ee:	2b00      	cmp	r3, #0
 80146f0:	d1ef      	bne.n	80146d2 <_SM_StateEngine+0xa>
        {
            SM_XFree(pDataTemp);
            pDataTemp = NULL;
        }
    }
}
 80146f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            SM_XFree(pDataTemp);
 80146f4:	0028      	movs	r0, r5
 80146f6:	f003 ff91 	bl	801861c <free>
            pDataTemp = NULL;
 80146fa:	e7f7      	b.n	80146ec <_SM_StateEngine+0x24>

080146fc <_SM_StateEngineEx>:

// The state engine executes the extended state machine states
void _SM_StateEngineEx(SM_StateMachine* self, const SM_StateMachineConst* selfConst)
{
 80146fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146fe:	464e      	mov	r6, r9
 8014700:	4657      	mov	r7, sl
 8014702:	46de      	mov	lr, fp
 8014704:	4645      	mov	r5, r8
 8014706:	0004      	movs	r4, r0
 8014708:	b5e0      	push	{r5, r6, r7, lr}
 801470a:	4689      	mov	r9, r1
    int guardResult = 1;
 801470c:	2601      	movs	r6, #1

        // Copy of event data pointer
        pDataTemp = self->pEventData;

        // Event data used up, reset the pointer
        self->pEventData = NULL;
 801470e:	2700      	movs	r7, #0
    while (self->eventGenerated)
 8014710:	68e3      	ldr	r3, [r4, #12]
 8014712:	2b00      	cmp	r3, #0
 8014714:	d021      	beq.n	801475a <_SM_StateEngineEx+0x5e>
        SM_StateFunc state = selfConst->stateMapEx[self->newState].pStateFunc;
 8014716:	464b      	mov	r3, r9
 8014718:	68d9      	ldr	r1, [r3, #12]
 801471a:	7a23      	ldrb	r3, [r4, #8]
        pDataTemp = self->pEventData;
 801471c:	6925      	ldr	r5, [r4, #16]
        SM_StateFunc state = selfConst->stateMapEx[self->newState].pStateFunc;
 801471e:	011b      	lsls	r3, r3, #4
 8014720:	18cb      	adds	r3, r1, r3
 8014722:	681a      	ldr	r2, [r3, #0]
 8014724:	4692      	mov	sl, r2
        SM_GuardFunc guard = selfConst->stateMapEx[self->newState].pGuardFunc;
 8014726:	685a      	ldr	r2, [r3, #4]
        SM_EntryFunc entry = selfConst->stateMapEx[self->newState].pEntryFunc;
 8014728:	689b      	ldr	r3, [r3, #8]
 801472a:	4698      	mov	r8, r3
        SM_ExitFunc exit = selfConst->stateMapEx[self->currentState].pExitFunc;
 801472c:	7a63      	ldrb	r3, [r4, #9]
 801472e:	011b      	lsls	r3, r3, #4
 8014730:	18c9      	adds	r1, r1, r3
 8014732:	68cb      	ldr	r3, [r1, #12]
        self->pEventData = NULL;
 8014734:	6127      	str	r7, [r4, #16]
        SM_ExitFunc exit = selfConst->stateMapEx[self->currentState].pExitFunc;
 8014736:	469b      	mov	fp, r3

        // Event used up, reset the flag
        self->eventGenerated = 0;
 8014738:	60e7      	str	r7, [r4, #12]

        // Execute the guard condition
        if (guard != NULL)
 801473a:	2a00      	cmp	r2, #0
 801473c:	d003      	beq.n	8014746 <_SM_StateEngineEx+0x4a>
            guardResult = guard(self, pDataTemp);
 801473e:	0029      	movs	r1, r5
 8014740:	0020      	movs	r0, r4
 8014742:	4790      	blx	r2
 8014744:	0006      	movs	r6, r0

        // If the guard condition succeeds
        if (guardResult == 1)
 8014746:	2e01      	cmp	r6, #1
 8014748:	d00d      	beq.n	8014766 <_SM_StateEngineEx+0x6a>
            assert_param(state != NULL);
            state(self, pDataTemp);
        }

        // If event data was used, then delete it
        if (pDataTemp)
 801474a:	2d00      	cmp	r5, #0
 801474c:	d0e0      	beq.n	8014710 <_SM_StateEngineEx+0x14>
        {
            SM_XFree(pDataTemp);
 801474e:	0028      	movs	r0, r5
 8014750:	f003 ff64 	bl	801861c <free>
    while (self->eventGenerated)
 8014754:	68e3      	ldr	r3, [r4, #12]
 8014756:	2b00      	cmp	r3, #0
 8014758:	d1dd      	bne.n	8014716 <_SM_StateEngineEx+0x1a>
            pDataTemp = NULL;
        }
    }
}
 801475a:	bcf0      	pop	{r4, r5, r6, r7}
 801475c:	46bb      	mov	fp, r7
 801475e:	46b2      	mov	sl, r6
 8014760:	46a9      	mov	r9, r5
 8014762:	46a0      	mov	r8, r4
 8014764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if (self->newState != self->currentState)
 8014766:	7a63      	ldrb	r3, [r4, #9]
 8014768:	7a22      	ldrb	r2, [r4, #8]
 801476a:	429a      	cmp	r2, r3
 801476c:	d00b      	beq.n	8014786 <_SM_StateEngineEx+0x8a>
                if (exit != NULL)
 801476e:	465b      	mov	r3, fp
 8014770:	2b00      	cmp	r3, #0
 8014772:	d001      	beq.n	8014778 <_SM_StateEngineEx+0x7c>
                    exit(self);
 8014774:	0020      	movs	r0, r4
 8014776:	47d8      	blx	fp
                if (entry != NULL)
 8014778:	4643      	mov	r3, r8
 801477a:	2b00      	cmp	r3, #0
 801477c:	d002      	beq.n	8014784 <_SM_StateEngineEx+0x88>
                    entry(self, pDataTemp);
 801477e:	0029      	movs	r1, r5
 8014780:	0020      	movs	r0, r4
 8014782:	47c0      	blx	r8
 8014784:	7a23      	ldrb	r3, [r4, #8]
            state(self, pDataTemp);
 8014786:	0029      	movs	r1, r5
 8014788:	0020      	movs	r0, r4
            self->currentState = self->newState;
 801478a:	7263      	strb	r3, [r4, #9]
            state(self, pDataTemp);
 801478c:	47d0      	blx	sl
 801478e:	e7dc      	b.n	801474a <_SM_StateEngineEx+0x4e>

08014790 <_SM_ExternalEvent>:
{
 8014790:	b510      	push	{r4, lr}
 8014792:	001c      	movs	r4, r3
    if (newState == EVENT_IGNORED) 
 8014794:	2afe      	cmp	r2, #254	; 0xfe
 8014796:	d00b      	beq.n	80147b0 <_SM_ExternalEvent+0x20>
    else if (newState == CANNOT_HAPPEN)
 8014798:	2aff      	cmp	r2, #255	; 0xff
 801479a:	d012      	beq.n	80147c2 <_SM_ExternalEvent+0x32>
    self->pEventData = pEventData;
 801479c:	6103      	str	r3, [r0, #16]
    self->eventGenerated = 1;
 801479e:	2301      	movs	r3, #1
    self->newState = newState;
 80147a0:	7202      	strb	r2, [r0, #8]
    self->eventGenerated = 1;
 80147a2:	60c3      	str	r3, [r0, #12]
        if (selfConst->stateMap)
 80147a4:	688b      	ldr	r3, [r1, #8]
 80147a6:	2b00      	cmp	r3, #0
 80147a8:	d008      	beq.n	80147bc <_SM_ExternalEvent+0x2c>
            _SM_StateEngine(self, selfConst);
 80147aa:	f7ff ff8d 	bl	80146c8 <_SM_StateEngine>
}
 80147ae:	bd10      	pop	{r4, pc}
        if (pEventData)
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d0fc      	beq.n	80147ae <_SM_ExternalEvent+0x1e>
            SM_XFree(pEventData);
 80147b4:	0020      	movs	r0, r4
 80147b6:	f003 ff31 	bl	801861c <free>
 80147ba:	e7f8      	b.n	80147ae <_SM_ExternalEvent+0x1e>
            _SM_StateEngineEx(self, selfConst);
 80147bc:	f7ff ff9e 	bl	80146fc <_SM_StateEngineEx>
}
 80147c0:	e7f5      	b.n	80147ae <_SM_ExternalEvent+0x1e>
    	SM_PRINTF("!!!StateMachine__CANNOT_HAPPEN__currentstate : 0x%04x \r\n",self->currentState);
 80147c2:	7a41      	ldrb	r1, [r0, #9]
 80147c4:	4802      	ldr	r0, [pc, #8]	; (80147d0 <_SM_ExternalEvent+0x40>)
 80147c6:	f004 fadb 	bl	8018d80 <iprintf>
        if (pEventData)
 80147ca:	2c00      	cmp	r4, #0
 80147cc:	d1f2      	bne.n	80147b4 <_SM_ExternalEvent+0x24>
 80147ce:	e7ee      	b.n	80147ae <_SM_ExternalEvent+0x1e>
 80147d0:	0801a43c 	.word	0x0801a43c

080147d4 <fc41d_resp_reset>:
uint8_t fc41d_resp_reset(uint8_t* value)
{
	uint8_t ret = 2;

	//TODO :
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 80147d4:	23ae      	movs	r3, #174	; 0xae
 80147d6:	4a06      	ldr	r2, [pc, #24]	; (80147f0 <fc41d_resp_reset+0x1c>)
 80147d8:	005b      	lsls	r3, r3, #1
 80147da:	5cd0      	ldrb	r0, [r2, r3]
 80147dc:	284f      	cmp	r0, #79	; 0x4f
 80147de:	d004      	beq.n	80147ea <fc41d_resp_reset+0x16>
		ret = 1;

	}
	else if(FC41D_AT_CMD_IS_ERROR == m_fc41d_ble.cmd_resp_final_buf[0])
	{
		ret = 0;
 80147e0:	3845      	subs	r0, #69	; 0x45
 80147e2:	1e43      	subs	r3, r0, #1
 80147e4:	4198      	sbcs	r0, r3
 80147e6:	0040      	lsls	r0, r0, #1
	}

	return ret;
}
 80147e8:	4770      	bx	lr
		ret = 1;
 80147ea:	2001      	movs	r0, #1
 80147ec:	e7fc      	b.n	80147e8 <fc41d_resp_reset+0x14>
 80147ee:	46c0      	nop			; (mov r8, r8)
 80147f0:	200000e4 	.word	0x200000e4

080147f4 <fc41d_cmd_able_echo>:
uint8_t fc41d_cmd_able_echo(uint8_t* value)
{
	uint8_t ret = 1;

	return ret;
}
 80147f4:	2001      	movs	r0, #1
 80147f6:	4770      	bx	lr

080147f8 <fc41d_resp_able_echo>:
	{
		ret = 1;
	}

	return ret;
}
 80147f8:	2002      	movs	r0, #2
 80147fa:	4770      	bx	lr

080147fc <fc41d_resp_able_urc>:
 80147fc:	b510      	push	{r4, lr}
 80147fe:	f7ff ffe9 	bl	80147d4 <fc41d_resp_reset>
 8014802:	bd10      	pop	{r4, pc}

08014804 <fc41d_resp_init_ble>:
 8014804:	b510      	push	{r4, lr}
 8014806:	f7ff ffe5 	bl	80147d4 <fc41d_resp_reset>
 801480a:	bd10      	pop	{r4, pc}

0801480c <fc41d_resp_set_ble_name>:
 801480c:	b510      	push	{r4, lr}
 801480e:	f7ff ffe1 	bl	80147d4 <fc41d_resp_reset>
 8014812:	bd10      	pop	{r4, pc}

08014814 <fc41d_resp_config_ble_advertising_parameter>:
 8014814:	b510      	push	{r4, lr}
 8014816:	f7ff ffdd 	bl	80147d4 <fc41d_resp_reset>
 801481a:	bd10      	pop	{r4, pc}

0801481c <fc41d_resp_establish_ble_service>:
 801481c:	b510      	push	{r4, lr}
 801481e:	f7ff ffd9 	bl	80147d4 <fc41d_resp_reset>
 8014822:	bd10      	pop	{r4, pc}

08014824 <fc41d_resp_set_ble_characteristic_uuid>:
 8014824:	b510      	push	{r4, lr}
 8014826:	f7ff ffd5 	bl	80147d4 <fc41d_resp_reset>
 801482a:	bd10      	pop	{r4, pc}

0801482c <fc41d_resp_start_ble_advertising>:
 801482c:	b510      	push	{r4, lr}
 801482e:	f7ff ffd1 	bl	80147d4 <fc41d_resp_reset>
 8014832:	bd10      	pop	{r4, pc}

08014834 <fc41d_cmd_delay>:
{
 8014834:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_fc41d_cmd_delay, DELAY_RENEW_OFF);
 8014836:	2100      	movs	r1, #0
 8014838:	4802      	ldr	r0, [pc, #8]	; (8014844 <fc41d_cmd_delay+0x10>)
 801483a:	f7ff ff1b 	bl	8014674 <EGTN_LIB_USERDELAY_start>
}
 801483e:	2001      	movs	r0, #1
 8014840:	bd10      	pop	{r4, pc}
 8014842:	46c0      	nop			; (mov r8, r8)
 8014844:	20000b60 	.word	0x20000b60

08014848 <fc41d_resp_delay>:
{
 8014848:	b510      	push	{r4, lr}
	if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_cmd_delay))
 801484a:	4c06      	ldr	r4, [pc, #24]	; (8014864 <fc41d_resp_delay+0x1c>)
 801484c:	0020      	movs	r0, r4
 801484e:	f7ff ff25 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
	uint8_t ret = 2;
 8014852:	2302      	movs	r3, #2
	if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_cmd_delay))
 8014854:	2800      	cmp	r0, #0
 8014856:	d003      	beq.n	8014860 <fc41d_resp_delay+0x18>
		EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_cmd_delay);
 8014858:	0020      	movs	r0, r4
 801485a:	f7ff ff1b 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
		ret = 1;
 801485e:	2301      	movs	r3, #1
}
 8014860:	0018      	movs	r0, r3
 8014862:	bd10      	pop	{r4, pc}
 8014864:	20000b60 	.word	0x20000b60

08014868 <fc41d_resp_send_gatt_data>:
	printf("FC41D_send : %s \r\n",temp);

	return ret;
}
uint8_t fc41d_resp_send_gatt_data(uint8_t* value)
{
 8014868:	b510      	push	{r4, lr}
	uint8_t ret = 2;

	memset(m_fc41d_ble.cmd_gatt_uuid,'\0',FC41D_AT_CMD_GATT_UUID_MAX_LENGTH);
 801486a:	4c0e      	ldr	r4, [pc, #56]	; (80148a4 <fc41d_resp_send_gatt_data+0x3c>)
 801486c:	2214      	movs	r2, #20
 801486e:	2100      	movs	r1, #0
 8014870:	0020      	movs	r0, r4
 8014872:	f003 fef1 	bl	8018658 <memset>
	memset(m_fc41d_ble.cmd_gatt_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
 8014876:	2296      	movs	r2, #150	; 0x96
 8014878:	4b0b      	ldr	r3, [pc, #44]	; (80148a8 <fc41d_resp_send_gatt_data+0x40>)
 801487a:	2100      	movs	r1, #0
 801487c:	18e0      	adds	r0, r4, r3
 801487e:	0092      	lsls	r2, r2, #2
 8014880:	f003 feea 	bl	8018658 <memset>

	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014884:	4b09      	ldr	r3, [pc, #36]	; (80148ac <fc41d_resp_send_gatt_data+0x44>)
 8014886:	469c      	mov	ip, r3
 8014888:	23ae      	movs	r3, #174	; 0xae
 801488a:	4464      	add	r4, ip
 801488c:	005b      	lsls	r3, r3, #1
 801488e:	5ce0      	ldrb	r0, [r4, r3]
 8014890:	284f      	cmp	r0, #79	; 0x4f
 8014892:	d004      	beq.n	801489e <fc41d_resp_send_gatt_data+0x36>
		ret = 1;

	}
	else if(FC41D_AT_CMD_IS_ERROR == m_fc41d_ble.cmd_resp_final_buf[0])
	{
		ret = 0;
 8014894:	3845      	subs	r0, #69	; 0x45
 8014896:	1e43      	subs	r3, r0, #1
 8014898:	4198      	sbcs	r0, r3
 801489a:	0040      	lsls	r0, r0, #1
	}

	return ret;
}
 801489c:	bd10      	pop	{r4, pc}
		ret = 1;
 801489e:	2001      	movs	r0, #1
 80148a0:	e7fc      	b.n	801489c <fc41d_resp_send_gatt_data+0x34>
 80148a2:	46c0      	nop			; (mov r8, r8)
 80148a4:	20000778 	.word	0x20000778
 80148a8:	fffffda8 	.word	0xfffffda8
 80148ac:	fffff96c 	.word	0xfffff96c

080148b0 <fc41d_cmd_reset>:
{
 80148b0:	b510      	push	{r4, lr}
 80148b2:	b088      	sub	sp, #32
	memset(temp,'\0',30);
 80148b4:	466c      	mov	r4, sp
 80148b6:	2100      	movs	r1, #0
 80148b8:	2216      	movs	r2, #22
 80148ba:	a802      	add	r0, sp, #8
 80148bc:	f003 fecc 	bl	8018658 <memset>
	sprintf(temp,"AT+QRST\r");
 80148c0:	0022      	movs	r2, r4
 80148c2:	4b08      	ldr	r3, [pc, #32]	; (80148e4 <fc41d_cmd_reset+0x34>)
 80148c4:	cb03      	ldmia	r3!, {r0, r1}
 80148c6:	c203      	stmia	r2!, {r0, r1}
 80148c8:	781b      	ldrb	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 80148ca:	0020      	movs	r0, r4
	sprintf(temp,"AT+QRST\r");
 80148cc:	7013      	strb	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 80148ce:	2108      	movs	r1, #8
 80148d0:	f001 fa62 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 80148d4:	0021      	movs	r1, r4
 80148d6:	4804      	ldr	r0, [pc, #16]	; (80148e8 <fc41d_cmd_reset+0x38>)
 80148d8:	f004 fa52 	bl	8018d80 <iprintf>
}
 80148dc:	2001      	movs	r0, #1
 80148de:	b008      	add	sp, #32
 80148e0:	bd10      	pop	{r4, pc}
 80148e2:	46c0      	nop			; (mov r8, r8)
 80148e4:	0801a478 	.word	0x0801a478
 80148e8:	0801a484 	.word	0x0801a484

080148ec <fc41d_cmd_get_firmware_version>:
{
 80148ec:	b530      	push	{r4, r5, lr}
 80148ee:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 80148f0:	466c      	mov	r4, sp
 80148f2:	2100      	movs	r1, #0
 80148f4:	2212      	movs	r2, #18
 80148f6:	a803      	add	r0, sp, #12
 80148f8:	f003 feae 	bl	8018658 <memset>
	sprintf(temp,"AT+QVERSION\r");
 80148fc:	0022      	movs	r2, r4
 80148fe:	4b08      	ldr	r3, [pc, #32]	; (8014920 <fc41d_cmd_get_firmware_version+0x34>)
 8014900:	cb23      	ldmia	r3!, {r0, r1, r5}
 8014902:	c223      	stmia	r2!, {r0, r1, r5}
 8014904:	781b      	ldrb	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 8014906:	0020      	movs	r0, r4
	sprintf(temp,"AT+QVERSION\r");
 8014908:	7013      	strb	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 801490a:	210c      	movs	r1, #12
 801490c:	f001 fa44 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014910:	0021      	movs	r1, r4
 8014912:	4804      	ldr	r0, [pc, #16]	; (8014924 <fc41d_cmd_get_firmware_version+0x38>)
 8014914:	f004 fa34 	bl	8018d80 <iprintf>
}
 8014918:	2001      	movs	r0, #1
 801491a:	b009      	add	sp, #36	; 0x24
 801491c:	bd30      	pop	{r4, r5, pc}
 801491e:	46c0      	nop			; (mov r8, r8)
 8014920:	0801a498 	.word	0x0801a498
 8014924:	0801a484 	.word	0x0801a484

08014928 <fc41d_cmd_able_urc>:
{
 8014928:	b530      	push	{r4, r5, lr}
 801492a:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 801492c:	466c      	mov	r4, sp
 801492e:	2100      	movs	r1, #0
 8014930:	2212      	movs	r2, #18
 8014932:	a803      	add	r0, sp, #12
 8014934:	f003 fe90 	bl	8018658 <memset>
	sprintf(temp,"AT+QURCCFG=1\r");
 8014938:	0022      	movs	r2, r4
 801493a:	4b08      	ldr	r3, [pc, #32]	; (801495c <fc41d_cmd_able_urc+0x34>)
 801493c:	cb23      	ldmia	r3!, {r0, r1, r5}
 801493e:	c223      	stmia	r2!, {r0, r1, r5}
 8014940:	881b      	ldrh	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 8014942:	0020      	movs	r0, r4
	sprintf(temp,"AT+QURCCFG=1\r");
 8014944:	8013      	strh	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 8014946:	210d      	movs	r1, #13
 8014948:	f001 fa26 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 801494c:	0021      	movs	r1, r4
 801494e:	4804      	ldr	r0, [pc, #16]	; (8014960 <fc41d_cmd_able_urc+0x38>)
 8014950:	f004 fa16 	bl	8018d80 <iprintf>
}
 8014954:	2001      	movs	r0, #1
 8014956:	b009      	add	sp, #36	; 0x24
 8014958:	bd30      	pop	{r4, r5, pc}
 801495a:	46c0      	nop			; (mov r8, r8)
 801495c:	0801a4a8 	.word	0x0801a4a8
 8014960:	0801a484 	.word	0x0801a484

08014964 <fc41d_cmd_init_ble>:
{
 8014964:	b530      	push	{r4, r5, lr}
 8014966:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 8014968:	466c      	mov	r4, sp
 801496a:	2100      	movs	r1, #0
 801496c:	2212      	movs	r2, #18
 801496e:	a803      	add	r0, sp, #12
 8014970:	f003 fe72 	bl	8018658 <memset>
	sprintf(temp,"AT+QBLEINIT=2\r");
 8014974:	0022      	movs	r2, r4
 8014976:	4b09      	ldr	r3, [pc, #36]	; (801499c <fc41d_cmd_init_ble+0x38>)
 8014978:	cb23      	ldmia	r3!, {r0, r1, r5}
 801497a:	c223      	stmia	r2!, {r0, r1, r5}
 801497c:	8819      	ldrh	r1, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 801497e:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEINIT=2\r");
 8014980:	8011      	strh	r1, [r2, #0]
 8014982:	789b      	ldrb	r3, [r3, #2]
	EGTN_MW_UART_tx01(data, len);
 8014984:	210e      	movs	r1, #14
	sprintf(temp,"AT+QBLEINIT=2\r");
 8014986:	7093      	strb	r3, [r2, #2]
	EGTN_MW_UART_tx01(data, len);
 8014988:	f001 fa06 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 801498c:	0021      	movs	r1, r4
 801498e:	4804      	ldr	r0, [pc, #16]	; (80149a0 <fc41d_cmd_init_ble+0x3c>)
 8014990:	f004 f9f6 	bl	8018d80 <iprintf>
}
 8014994:	2001      	movs	r0, #1
 8014996:	b009      	add	sp, #36	; 0x24
 8014998:	bd30      	pop	{r4, r5, pc}
 801499a:	46c0      	nop			; (mov r8, r8)
 801499c:	0801a4b8 	.word	0x0801a4b8
 80149a0:	0801a484 	.word	0x0801a484

080149a4 <fc41d_cmd_query_ble_device_addr>:
{
 80149a4:	b530      	push	{r4, r5, lr}
 80149a6:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 80149a8:	466c      	mov	r4, sp
 80149aa:	2100      	movs	r1, #0
 80149ac:	2212      	movs	r2, #18
 80149ae:	a803      	add	r0, sp, #12
 80149b0:	f003 fe52 	bl	8018658 <memset>
	sprintf(temp,"AT+QBLEADDR?\r\n");
 80149b4:	0022      	movs	r2, r4
 80149b6:	4b09      	ldr	r3, [pc, #36]	; (80149dc <fc41d_cmd_query_ble_device_addr+0x38>)
 80149b8:	cb23      	ldmia	r3!, {r0, r1, r5}
 80149ba:	c223      	stmia	r2!, {r0, r1, r5}
 80149bc:	8819      	ldrh	r1, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 80149be:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEADDR?\r\n");
 80149c0:	8011      	strh	r1, [r2, #0]
 80149c2:	789b      	ldrb	r3, [r3, #2]
	EGTN_MW_UART_tx01(data, len);
 80149c4:	210e      	movs	r1, #14
	sprintf(temp,"AT+QBLEADDR?\r\n");
 80149c6:	7093      	strb	r3, [r2, #2]
	EGTN_MW_UART_tx01(data, len);
 80149c8:	f001 f9e6 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 80149cc:	0021      	movs	r1, r4
 80149ce:	4804      	ldr	r0, [pc, #16]	; (80149e0 <fc41d_cmd_query_ble_device_addr+0x3c>)
 80149d0:	f004 f9d6 	bl	8018d80 <iprintf>
}
 80149d4:	2001      	movs	r0, #1
 80149d6:	b009      	add	sp, #36	; 0x24
 80149d8:	bd30      	pop	{r4, r5, pc}
 80149da:	46c0      	nop			; (mov r8, r8)
 80149dc:	0801a4c8 	.word	0x0801a4c8
 80149e0:	0801a484 	.word	0x0801a484

080149e4 <fc41d_cmd_set_ble_name>:
{
 80149e4:	b530      	push	{r4, r5, lr}
 80149e6:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 80149e8:	466c      	mov	r4, sp
 80149ea:	2100      	movs	r1, #0
 80149ec:	220a      	movs	r2, #10
 80149ee:	a805      	add	r0, sp, #20
 80149f0:	f003 fe32 	bl	8018658 <memset>
	sprintf(temp,"AT+QBLENAME=EGUHA48\r");
 80149f4:	0022      	movs	r2, r4
 80149f6:	4b09      	ldr	r3, [pc, #36]	; (8014a1c <fc41d_cmd_set_ble_name+0x38>)
 80149f8:	cb23      	ldmia	r3!, {r0, r1, r5}
 80149fa:	c223      	stmia	r2!, {r0, r1, r5}
 80149fc:	cb03      	ldmia	r3!, {r0, r1}
 80149fe:	c203      	stmia	r2!, {r0, r1}
 8014a00:	781b      	ldrb	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 8014a02:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLENAME=EGUHA48\r");
 8014a04:	7013      	strb	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 8014a06:	2114      	movs	r1, #20
 8014a08:	f001 f9c6 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014a0c:	0021      	movs	r1, r4
 8014a0e:	4804      	ldr	r0, [pc, #16]	; (8014a20 <fc41d_cmd_set_ble_name+0x3c>)
 8014a10:	f004 f9b6 	bl	8018d80 <iprintf>
}
 8014a14:	2001      	movs	r0, #1
 8014a16:	b009      	add	sp, #36	; 0x24
 8014a18:	bd30      	pop	{r4, r5, pc}
 8014a1a:	46c0      	nop			; (mov r8, r8)
 8014a1c:	0801a4d8 	.word	0x0801a4d8
 8014a20:	0801a484 	.word	0x0801a484

08014a24 <fc41d_cmd_config_ble_advertising_parameter>:
{
 8014a24:	b530      	push	{r4, r5, lr}
	memset(temp,'\0',30);
 8014a26:	2019      	movs	r0, #25
{
 8014a28:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 8014a2a:	466c      	mov	r4, sp
 8014a2c:	2100      	movs	r1, #0
 8014a2e:	2205      	movs	r2, #5
 8014a30:	4468      	add	r0, sp
 8014a32:	f003 fe11 	bl	8018658 <memset>
	sprintf(temp,"AT+QBLEADVPARAM=150,150\r");
 8014a36:	0022      	movs	r2, r4
 8014a38:	4b08      	ldr	r3, [pc, #32]	; (8014a5c <fc41d_cmd_config_ble_advertising_parameter+0x38>)
 8014a3a:	cb23      	ldmia	r3!, {r0, r1, r5}
 8014a3c:	c223      	stmia	r2!, {r0, r1, r5}
 8014a3e:	cb23      	ldmia	r3!, {r0, r1, r5}
 8014a40:	c223      	stmia	r2!, {r0, r1, r5}
 8014a42:	781b      	ldrb	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 8014a44:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEADVPARAM=150,150\r");
 8014a46:	7013      	strb	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 8014a48:	2118      	movs	r1, #24
 8014a4a:	f001 f9a5 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014a4e:	0021      	movs	r1, r4
 8014a50:	4803      	ldr	r0, [pc, #12]	; (8014a60 <fc41d_cmd_config_ble_advertising_parameter+0x3c>)
 8014a52:	f004 f995 	bl	8018d80 <iprintf>
}
 8014a56:	2001      	movs	r0, #1
 8014a58:	b009      	add	sp, #36	; 0x24
 8014a5a:	bd30      	pop	{r4, r5, pc}
 8014a5c:	0801a4f0 	.word	0x0801a4f0
 8014a60:	0801a484 	.word	0x0801a484

08014a64 <fc41d_cmd_establish_ble_service>:
{
 8014a64:	b530      	push	{r4, r5, lr}
 8014a66:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 8014a68:	466c      	mov	r4, sp
 8014a6a:	2100      	movs	r1, #0
 8014a6c:	220a      	movs	r2, #10
 8014a6e:	a805      	add	r0, sp, #20
 8014a70:	f003 fdf2 	bl	8018658 <memset>
	sprintf(temp,"AT+QBLEGATTSSRV=fff1\r");
 8014a74:	0022      	movs	r2, r4
 8014a76:	4b09      	ldr	r3, [pc, #36]	; (8014a9c <fc41d_cmd_establish_ble_service+0x38>)
 8014a78:	cb23      	ldmia	r3!, {r0, r1, r5}
 8014a7a:	c223      	stmia	r2!, {r0, r1, r5}
 8014a7c:	cb03      	ldmia	r3!, {r0, r1}
 8014a7e:	c203      	stmia	r2!, {r0, r1}
 8014a80:	881b      	ldrh	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 8014a82:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEGATTSSRV=fff1\r");
 8014a84:	8013      	strh	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 8014a86:	2115      	movs	r1, #21
 8014a88:	f001 f986 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014a8c:	0021      	movs	r1, r4
 8014a8e:	4804      	ldr	r0, [pc, #16]	; (8014aa0 <fc41d_cmd_establish_ble_service+0x3c>)
 8014a90:	f004 f976 	bl	8018d80 <iprintf>
}
 8014a94:	2001      	movs	r0, #1
 8014a96:	b009      	add	sp, #36	; 0x24
 8014a98:	bd30      	pop	{r4, r5, pc}
 8014a9a:	46c0      	nop			; (mov r8, r8)
 8014a9c:	0801a50c 	.word	0x0801a50c
 8014aa0:	0801a484 	.word	0x0801a484

08014aa4 <fc41d_cmd_set_ble_characteristic_uuid>:
{
 8014aa4:	b510      	push	{r4, lr}
 8014aa6:	0004      	movs	r4, r0
 8014aa8:	b09a      	sub	sp, #104	; 0x68
	memset(temp,'\0',100);
 8014aaa:	2264      	movs	r2, #100	; 0x64
 8014aac:	2100      	movs	r1, #0
 8014aae:	a801      	add	r0, sp, #4
 8014ab0:	f003 fdd2 	bl	8018658 <memset>
	sprintf(temp,"AT+QBLEGATTSCHAR=%s\r",&(m_fc41d_ble.gatt_uuid_map[*value][0]));
 8014ab4:	7823      	ldrb	r3, [r4, #0]
 8014ab6:	490d      	ldr	r1, [pc, #52]	; (8014aec <fc41d_cmd_set_ble_characteristic_uuid+0x48>)
 8014ab8:	009a      	lsls	r2, r3, #2
 8014aba:	18d2      	adds	r2, r2, r3
 8014abc:	23d5      	movs	r3, #213	; 0xd5
 8014abe:	00db      	lsls	r3, r3, #3
 8014ac0:	469c      	mov	ip, r3
 8014ac2:	0092      	lsls	r2, r2, #2
 8014ac4:	4b0a      	ldr	r3, [pc, #40]	; (8014af0 <fc41d_cmd_set_ble_characteristic_uuid+0x4c>)
 8014ac6:	4462      	add	r2, ip
 8014ac8:	18d2      	adds	r2, r2, r3
 8014aca:	a801      	add	r0, sp, #4
 8014acc:	f004 fa00 	bl	8018ed0 <siprintf>
	fc41d_send_data((uint8_t *)temp,strlen(temp));
 8014ad0:	a801      	add	r0, sp, #4
 8014ad2:	f7fb fb17 	bl	8010104 <strlen>
	EGTN_MW_UART_tx01(data, len);
 8014ad6:	b281      	uxth	r1, r0
 8014ad8:	a801      	add	r0, sp, #4
 8014ada:	f001 f95d 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014ade:	a901      	add	r1, sp, #4
 8014ae0:	4804      	ldr	r0, [pc, #16]	; (8014af4 <fc41d_cmd_set_ble_characteristic_uuid+0x50>)
 8014ae2:	f004 f94d 	bl	8018d80 <iprintf>
}
 8014ae6:	2001      	movs	r0, #1
 8014ae8:	b01a      	add	sp, #104	; 0x68
 8014aea:	bd10      	pop	{r4, pc}
 8014aec:	0801a524 	.word	0x0801a524
 8014af0:	200000e4 	.word	0x200000e4
 8014af4:	0801a484 	.word	0x0801a484

08014af8 <fc41d_cmd_start_ble_advertising>:
{
 8014af8:	b530      	push	{r4, r5, lr}
 8014afa:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 8014afc:	466c      	mov	r4, sp
 8014afe:	2100      	movs	r1, #0
 8014b00:	220e      	movs	r2, #14
 8014b02:	a804      	add	r0, sp, #16
 8014b04:	f003 fda8 	bl	8018658 <memset>
	sprintf(temp,"AT+QBLEADVSTART\r");
 8014b08:	0022      	movs	r2, r4
 8014b0a:	4b09      	ldr	r3, [pc, #36]	; (8014b30 <fc41d_cmd_start_ble_advertising+0x38>)
 8014b0c:	cb23      	ldmia	r3!, {r0, r1, r5}
 8014b0e:	c223      	stmia	r2!, {r0, r1, r5}
 8014b10:	6819      	ldr	r1, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 8014b12:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEADVSTART\r");
 8014b14:	6011      	str	r1, [r2, #0]
 8014b16:	791b      	ldrb	r3, [r3, #4]
	EGTN_MW_UART_tx01(data, len);
 8014b18:	2110      	movs	r1, #16
	sprintf(temp,"AT+QBLEADVSTART\r");
 8014b1a:	7113      	strb	r3, [r2, #4]
	EGTN_MW_UART_tx01(data, len);
 8014b1c:	f001 f93c 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014b20:	0021      	movs	r1, r4
 8014b22:	4804      	ldr	r0, [pc, #16]	; (8014b34 <fc41d_cmd_start_ble_advertising+0x3c>)
 8014b24:	f004 f92c 	bl	8018d80 <iprintf>
}
 8014b28:	2001      	movs	r0, #1
 8014b2a:	b009      	add	sp, #36	; 0x24
 8014b2c:	bd30      	pop	{r4, r5, pc}
 8014b2e:	46c0      	nop			; (mov r8, r8)
 8014b30:	0801a53c 	.word	0x0801a53c
 8014b34:	0801a484 	.word	0x0801a484

08014b38 <fc41d_cmd_send_gatt_data>:
{
 8014b38:	b510      	push	{r4, lr}
 8014b3a:	4c17      	ldr	r4, [pc, #92]	; (8014b98 <fc41d_cmd_send_gatt_data+0x60>)
 8014b3c:	44a5      	add	sp, r4
	int uuid_len = strlen(m_fc41d_ble.cmd_gatt_uuid);
 8014b3e:	4c17      	ldr	r4, [pc, #92]	; (8014b9c <fc41d_cmd_send_gatt_data+0x64>)
 8014b40:	0020      	movs	r0, r4
 8014b42:	f7fb fadf 	bl	8010104 <strlen>
	if((0 >= uuid_len) && (FC41D_AT_CMD_GATT_UUID_MAX_LENGTH < data_len))
 8014b46:	2800      	cmp	r0, #0
 8014b48:	d105      	bne.n	8014b56 <fc41d_cmd_send_gatt_data+0x1e>
	int data_len = strlen(m_fc41d_ble.cmd_gatt_data_buf);
 8014b4a:	4b15      	ldr	r3, [pc, #84]	; (8014ba0 <fc41d_cmd_send_gatt_data+0x68>)
 8014b4c:	18e0      	adds	r0, r4, r3
 8014b4e:	f7fb fad9 	bl	8010104 <strlen>
	if((0 >= uuid_len) && (FC41D_AT_CMD_GATT_UUID_MAX_LENGTH < data_len))
 8014b52:	2814      	cmp	r0, #20
 8014b54:	d81d      	bhi.n	8014b92 <fc41d_cmd_send_gatt_data+0x5a>
	memset(temp,'\0',(FC41D_AT_CMD_RAW_DATA_SIZE+100));
 8014b56:	22af      	movs	r2, #175	; 0xaf
 8014b58:	2100      	movs	r1, #0
 8014b5a:	0092      	lsls	r2, r2, #2
 8014b5c:	a801      	add	r0, sp, #4
 8014b5e:	f003 fd7b 	bl	8018658 <memset>
	sprintf(temp,"AT+QBLEGATTSNTFY=%s,%s\r", m_fc41d_ble.cmd_gatt_uuid, m_fc41d_ble.cmd_gatt_data_buf);
 8014b62:	2296      	movs	r2, #150	; 0x96
 8014b64:	4b0f      	ldr	r3, [pc, #60]	; (8014ba4 <fc41d_cmd_send_gatt_data+0x6c>)
 8014b66:	0092      	lsls	r2, r2, #2
 8014b68:	189a      	adds	r2, r3, r2
 8014b6a:	490f      	ldr	r1, [pc, #60]	; (8014ba8 <fc41d_cmd_send_gatt_data+0x70>)
 8014b6c:	a801      	add	r0, sp, #4
 8014b6e:	f004 f9af 	bl	8018ed0 <siprintf>
	fc41d_send_data((uint8_t *)temp,strlen(temp));
 8014b72:	a801      	add	r0, sp, #4
 8014b74:	f7fb fac6 	bl	8010104 <strlen>
	EGTN_MW_UART_tx01(data, len);
 8014b78:	b281      	uxth	r1, r0
 8014b7a:	a801      	add	r0, sp, #4
 8014b7c:	f001 f90c 	bl	8015d98 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014b80:	480a      	ldr	r0, [pc, #40]	; (8014bac <fc41d_cmd_send_gatt_data+0x74>)
 8014b82:	a901      	add	r1, sp, #4
 8014b84:	f004 f8fc 	bl	8018d80 <iprintf>
	return ret;
 8014b88:	2001      	movs	r0, #1
}
 8014b8a:	23b0      	movs	r3, #176	; 0xb0
 8014b8c:	009b      	lsls	r3, r3, #2
 8014b8e:	449d      	add	sp, r3
 8014b90:	bd10      	pop	{r4, pc}
		return 0;
 8014b92:	2000      	movs	r0, #0
 8014b94:	e7f9      	b.n	8014b8a <fc41d_cmd_send_gatt_data+0x52>
 8014b96:	46c0      	nop			; (mov r8, r8)
 8014b98:	fffffd40 	.word	0xfffffd40
 8014b9c:	20000778 	.word	0x20000778
 8014ba0:	fffffda8 	.word	0xfffffda8
 8014ba4:	20000520 	.word	0x20000520
 8014ba8:	0801a550 	.word	0x0801a550
 8014bac:	0801a484 	.word	0x0801a484

08014bb0 <fc41d_resp_urc_ble_state_change>:
uint8_t fc41d_resp_urc_ble_state_change(uint8_t* value)
{
	uint8_t ret = 2;
	char *inter;

	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLESTAT_STR);
 8014bb0:	4906      	ldr	r1, [pc, #24]	; (8014bcc <fc41d_resp_urc_ble_state_change+0x1c>)
{
 8014bb2:	b510      	push	{r4, lr}
	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLESTAT_STR);
 8014bb4:	4806      	ldr	r0, [pc, #24]	; (8014bd0 <fc41d_resp_urc_ble_state_change+0x20>)
 8014bb6:	f004 f9b3 	bl	8018f20 <strstr>
 8014bba:	1e01      	subs	r1, r0, #0

	if(NULL != inter)
 8014bbc:	d004      	beq.n	8014bc8 <fc41d_resp_urc_ble_state_change+0x18>
	{
		//TODO : save ble state

		printf("fc41d_URC_BLE STATE : %s",inter);
 8014bbe:	4805      	ldr	r0, [pc, #20]	; (8014bd4 <fc41d_resp_urc_ble_state_change+0x24>)
 8014bc0:	f004 f8de 	bl	8018d80 <iprintf>
		ret = 1;
 8014bc4:	2001      	movs	r0, #1
	}

	return ret;
}
 8014bc6:	bd10      	pop	{r4, pc}
	uint8_t ret = 2;
 8014bc8:	2002      	movs	r0, #2
 8014bca:	e7fc      	b.n	8014bc6 <fc41d_resp_urc_ble_state_change+0x16>
 8014bcc:	0801a568 	.word	0x0801a568
 8014bd0:	200004ba 	.word	0x200004ba
 8014bd4:	0801a574 	.word	0x0801a574

08014bd8 <fc41d_resp_urc_ble_mtu_change>:
uint8_t fc41d_resp_urc_ble_mtu_change(uint8_t* value)
{
	uint8_t ret = 2;
	char *inter;

	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLEMTU_STR);
 8014bd8:	4906      	ldr	r1, [pc, #24]	; (8014bf4 <fc41d_resp_urc_ble_mtu_change+0x1c>)
{
 8014bda:	b510      	push	{r4, lr}
	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLEMTU_STR);
 8014bdc:	4806      	ldr	r0, [pc, #24]	; (8014bf8 <fc41d_resp_urc_ble_mtu_change+0x20>)
 8014bde:	f004 f99f 	bl	8018f20 <strstr>
 8014be2:	1e01      	subs	r1, r0, #0

	if(NULL != inter)
 8014be4:	d004      	beq.n	8014bf0 <fc41d_resp_urc_ble_mtu_change+0x18>
	{
		//TODO : save ble state

		printf("fc41d_URC_BLE MTU : %s",inter);
 8014be6:	4805      	ldr	r0, [pc, #20]	; (8014bfc <fc41d_resp_urc_ble_mtu_change+0x24>)
 8014be8:	f004 f8ca 	bl	8018d80 <iprintf>
		ret = 1;
 8014bec:	2001      	movs	r0, #1
	}

	return ret;
}
 8014bee:	bd10      	pop	{r4, pc}
	uint8_t ret = 2;
 8014bf0:	2002      	movs	r0, #2
 8014bf2:	e7fc      	b.n	8014bee <fc41d_resp_urc_ble_mtu_change+0x16>
 8014bf4:	0801a590 	.word	0x0801a590
 8014bf8:	200004ba 	.word	0x200004ba
 8014bfc:	0801a59c 	.word	0x0801a59c

08014c00 <fc41d_resp_urc_ble_info>:
uint8_t fc41d_resp_urc_ble_info(uint8_t* value)
{
	uint8_t ret = 2;
	char *inter;

	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLEINFO_STR);
 8014c00:	4906      	ldr	r1, [pc, #24]	; (8014c1c <fc41d_resp_urc_ble_info+0x1c>)
{
 8014c02:	b510      	push	{r4, lr}
	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLEINFO_STR);
 8014c04:	4806      	ldr	r0, [pc, #24]	; (8014c20 <fc41d_resp_urc_ble_info+0x20>)
 8014c06:	f004 f98b 	bl	8018f20 <strstr>
 8014c0a:	1e01      	subs	r1, r0, #0

	if(NULL != inter)
 8014c0c:	d004      	beq.n	8014c18 <fc41d_resp_urc_ble_info+0x18>
	{
		//TODO : save ble state

		printf("fc41d_URC_BLE INFO : %s",inter);
 8014c0e:	4805      	ldr	r0, [pc, #20]	; (8014c24 <fc41d_resp_urc_ble_info+0x24>)
 8014c10:	f004 f8b6 	bl	8018d80 <iprintf>
		ret = 1;
 8014c14:	2001      	movs	r0, #1
	}

	return ret;
}
 8014c16:	bd10      	pop	{r4, pc}
	uint8_t ret = 2;
 8014c18:	2002      	movs	r0, #2
 8014c1a:	e7fc      	b.n	8014c16 <fc41d_resp_urc_ble_info+0x16>
 8014c1c:	0801a5b4 	.word	0x0801a5b4
 8014c20:	200004ba 	.word	0x200004ba
 8014c24:	0801a5c0 	.word	0x0801a5c0

08014c28 <fc41d_resp_get_firmware_version>:
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014c28:	23ae      	movs	r3, #174	; 0xae
{
 8014c2a:	b510      	push	{r4, lr}
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014c2c:	480c      	ldr	r0, [pc, #48]	; (8014c60 <fc41d_resp_get_firmware_version+0x38>)
 8014c2e:	005b      	lsls	r3, r3, #1
 8014c30:	5cc3      	ldrb	r3, [r0, r3]
 8014c32:	2b4f      	cmp	r3, #79	; 0x4f
 8014c34:	d005      	beq.n	8014c42 <fc41d_resp_get_firmware_version+0x1a>
		ret = 0;
 8014c36:	3b45      	subs	r3, #69	; 0x45
 8014c38:	0018      	movs	r0, r3
 8014c3a:	1e43      	subs	r3, r0, #1
 8014c3c:	4198      	sbcs	r0, r3
 8014c3e:	0040      	lsls	r0, r0, #1
}
 8014c40:	bd10      	pop	{r4, pc}
		inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_QVERSION_STR);
 8014c42:	4b08      	ldr	r3, [pc, #32]	; (8014c64 <fc41d_resp_get_firmware_version+0x3c>)
 8014c44:	4908      	ldr	r1, [pc, #32]	; (8014c68 <fc41d_resp_get_firmware_version+0x40>)
 8014c46:	469c      	mov	ip, r3
 8014c48:	4460      	add	r0, ip
 8014c4a:	f004 f969 	bl	8018f20 <strstr>
 8014c4e:	1e01      	subs	r1, r0, #0
		if(NULL != inter)
 8014c50:	d004      	beq.n	8014c5c <fc41d_resp_get_firmware_version+0x34>
			printf("fc41d_fwvr : %s",inter);
 8014c52:	4806      	ldr	r0, [pc, #24]	; (8014c6c <fc41d_resp_get_firmware_version+0x44>)
 8014c54:	f004 f894 	bl	8018d80 <iprintf>
			ret = 1;
 8014c58:	2001      	movs	r0, #1
 8014c5a:	e7f1      	b.n	8014c40 <fc41d_resp_get_firmware_version+0x18>
	uint8_t ret = 2;
 8014c5c:	2002      	movs	r0, #2
 8014c5e:	e7ef      	b.n	8014c40 <fc41d_resp_get_firmware_version+0x18>
 8014c60:	200000e4 	.word	0x200000e4
 8014c64:	000003d6 	.word	0x000003d6
 8014c68:	0801a5d8 	.word	0x0801a5d8
 8014c6c:	0801a5e4 	.word	0x0801a5e4

08014c70 <fc41d_resp_query_ble_device_addr>:
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014c70:	23ae      	movs	r3, #174	; 0xae
{
 8014c72:	b510      	push	{r4, lr}
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014c74:	480c      	ldr	r0, [pc, #48]	; (8014ca8 <fc41d_resp_query_ble_device_addr+0x38>)
 8014c76:	005b      	lsls	r3, r3, #1
 8014c78:	5cc3      	ldrb	r3, [r0, r3]
 8014c7a:	2b4f      	cmp	r3, #79	; 0x4f
 8014c7c:	d005      	beq.n	8014c8a <fc41d_resp_query_ble_device_addr+0x1a>
		ret = 0;
 8014c7e:	3b45      	subs	r3, #69	; 0x45
 8014c80:	0018      	movs	r0, r3
 8014c82:	1e43      	subs	r3, r0, #1
 8014c84:	4198      	sbcs	r0, r3
 8014c86:	0040      	lsls	r0, r0, #1
}
 8014c88:	bd10      	pop	{r4, pc}
		inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_QBLEADDR_STR);
 8014c8a:	4b08      	ldr	r3, [pc, #32]	; (8014cac <fc41d_resp_query_ble_device_addr+0x3c>)
 8014c8c:	4908      	ldr	r1, [pc, #32]	; (8014cb0 <fc41d_resp_query_ble_device_addr+0x40>)
 8014c8e:	469c      	mov	ip, r3
 8014c90:	4460      	add	r0, ip
 8014c92:	f004 f945 	bl	8018f20 <strstr>
 8014c96:	1e01      	subs	r1, r0, #0
		if(NULL != inter)
 8014c98:	d004      	beq.n	8014ca4 <fc41d_resp_query_ble_device_addr+0x34>
			printf("fc41d_resp : %s",inter);
 8014c9a:	4806      	ldr	r0, [pc, #24]	; (8014cb4 <fc41d_resp_query_ble_device_addr+0x44>)
 8014c9c:	f004 f870 	bl	8018d80 <iprintf>
			ret = 1;
 8014ca0:	2001      	movs	r0, #1
 8014ca2:	e7f1      	b.n	8014c88 <fc41d_resp_query_ble_device_addr+0x18>
	uint8_t ret = 2;
 8014ca4:	2002      	movs	r0, #2
 8014ca6:	e7ef      	b.n	8014c88 <fc41d_resp_query_ble_device_addr+0x18>
 8014ca8:	200000e4 	.word	0x200000e4
 8014cac:	000003d6 	.word	0x000003d6
 8014cb0:	0801a5f4 	.word	0x0801a5f4
 8014cb4:	0801a600 	.word	0x0801a600

08014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>:
	if(FC41D_CMD_ERROR == cmd)	return;
	if(FC41D_AT_LIST_END == cmd)	return;
	if(FC41D_URC_LIST_END == cmd)	return;
	if(FC41D_CMD_ALL_LIST_END == cmd)	return;

	m_fc41d_ble.cmd_task_queue[m_fc41d_ble.cmd_task_queue_head++] = cmd;
 8014cb8:	4a05      	ldr	r2, [pc, #20]	; (8014cd0 <EGTN_MW_FC41D_push_cmd_task_queue.part.0+0x18>)
 8014cba:	7f91      	ldrb	r1, [r2, #30]
 8014cbc:	1c4b      	adds	r3, r1, #1
 8014cbe:	b2db      	uxtb	r3, r3
 8014cc0:	7793      	strb	r3, [r2, #30]
 8014cc2:	5450      	strb	r0, [r2, r1]
	if(FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH <= m_fc41d_ble.cmd_task_queue_head)	m_fc41d_ble.cmd_task_queue_head = 0;
 8014cc4:	2b1d      	cmp	r3, #29
 8014cc6:	d901      	bls.n	8014ccc <EGTN_MW_FC41D_push_cmd_task_queue.part.0+0x14>
 8014cc8:	2300      	movs	r3, #0
 8014cca:	7793      	strb	r3, [r2, #30]
}
 8014ccc:	4770      	bx	lr
 8014cce:	46c0      	nop			; (mov r8, r8)
 8014cd0:	200000e4 	.word	0x200000e4

08014cd4 <fc41d_resp_set_ble_advertising_data>:
 8014cd4:	2002      	movs	r0, #2
 8014cd6:	4770      	bx	lr

08014cd8 <fc41d_cmd_stop_ble_advertising>:
 8014cd8:	2001      	movs	r0, #1
 8014cda:	4770      	bx	lr

08014cdc <fc41d_resp_stop_ble_advertising>:
 8014cdc:	2002      	movs	r0, #2
 8014cde:	4770      	bx	lr

08014ce0 <fc41d_cmd_enter_low_power_mode>:
 8014ce0:	2001      	movs	r0, #1
 8014ce2:	4770      	bx	lr

08014ce4 <fc41d_resp_enter_low_power_mode>:
 8014ce4:	2002      	movs	r0, #2
 8014ce6:	4770      	bx	lr

08014ce8 <fc41d_cmd_enter_deep_sleep_mode>:
 8014ce8:	2001      	movs	r0, #1
 8014cea:	4770      	bx	lr

08014cec <fc41d_resp_enter_deep_sleep_mode>:
 8014cec:	2002      	movs	r0, #2
 8014cee:	4770      	bx	lr

08014cf0 <fc41d_cmd_get_mac_addr>:
 8014cf0:	2001      	movs	r0, #1
 8014cf2:	4770      	bx	lr

08014cf4 <fc41d_resp_get_mac_addr>:
 8014cf4:	2002      	movs	r0, #2
 8014cf6:	4770      	bx	lr

08014cf8 <fc41d_cmd_set_ble_advertising_data>:
 8014cf8:	2001      	movs	r0, #1
 8014cfa:	4770      	bx	lr

08014cfc <EGTN_MW_FC41D_push_ringbuffer>:
{
 8014cfc:	b510      	push	{r4, lr}
 8014cfe:	0001      	movs	r1, r0
	EGTN_LIB_U8QUEUE_push_ring(&fc41d_rx_queue, comdt);
 8014d00:	4801      	ldr	r0, [pc, #4]	; (8014d08 <EGTN_MW_FC41D_push_ringbuffer+0xc>)
 8014d02:	f7ff fc83 	bl	801460c <EGTN_LIB_U8QUEUE_push_ring>
}
 8014d06:	bd10      	pop	{r4, pc}
 8014d08:	200000d8 	.word	0x200000d8

08014d0c <fc41d_rx_framesearch>:

void fc41d_rx_framesearch()
{
 8014d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014d0e:	46de      	mov	lr, fp
 8014d10:	4645      	mov	r5, r8
 8014d12:	4657      	mov	r7, sl
 8014d14:	464e      	mov	r6, r9
 8014d16:	b5e0      	push	{r5, r6, r7, lr}

	uint8_t is_cmd_resp_final_filled = 0;
	uint8_t is_cmd_resp_raw_data_filled = 0;
	uint8_t is_cmd_resp_inter_urc_filled = 0;

	rxlen = EGTN_LIB_U8QUEUE_comLen(&fc41d_rx_queue);
 8014d18:	4c4b      	ldr	r4, [pc, #300]	; (8014e48 <fc41d_rx_framesearch+0x13c>)
{
 8014d1a:	b0cf      	sub	sp, #316	; 0x13c
	rxlen = EGTN_LIB_U8QUEUE_comLen(&fc41d_rx_queue);
 8014d1c:	0020      	movs	r0, r4
 8014d1e:	f7ff fc4d 	bl	80145bc <EGTN_LIB_U8QUEUE_comLen>
 8014d22:	0005      	movs	r5, r0
		}
		printf("\n");
	}
#endif

	if(2 > rxlen)	return;
 8014d24:	2801      	cmp	r0, #1
 8014d26:	d914      	bls.n	8014d52 <fc41d_rx_framesearch+0x46>

	rxdata_current_pointer = fc41d_rx_queue.action_pointer;
 8014d28:	8923      	ldrh	r3, [r4, #8]

	for(i=0;i<rxlen;i++)
 8014d2a:	2700      	movs	r7, #0
	rxdata_current_pointer = fc41d_rx_queue.action_pointer;
 8014d2c:	4699      	mov	r9, r3
	for(i=0;i<rxlen;i++)
 8014d2e:	ae03      	add	r6, sp, #12
	{
		rxbuf[rxbuf_len++] = EGTN_LIB_U8QUEUE_get_byte(&fc41d_rx_queue);
 8014d30:	0020      	movs	r0, r4
 8014d32:	f7ff fc67 	bl	8014604 <EGTN_LIB_U8QUEUE_get_byte>
 8014d36:	55f0      	strb	r0, [r6, r7]
	for(i=0;i<rxlen;i++)
 8014d38:	3701      	adds	r7, #1
 8014d3a:	42bd      	cmp	r5, r7
 8014d3c:	dcf8      	bgt.n	8014d30 <fc41d_rx_framesearch+0x24>


	fc41d_rx_queue.action_pointer = rxdata_current_pointer;

	//cmd_end = strstr((char *)rxbuf,FC41D_AT_CMD_IS_END_STR);
	cmd_end = memchr(rxbuf,FC41D_AT_CMD_IS_END_CHR,FC41D_RING_BUFFER_SIZE);
 8014d3e:	2296      	movs	r2, #150	; 0x96
	fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014d40:	464b      	mov	r3, r9
	cmd_end = memchr(rxbuf,FC41D_AT_CMD_IS_END_CHR,FC41D_RING_BUFFER_SIZE);
 8014d42:	210a      	movs	r1, #10
 8014d44:	0030      	movs	r0, r6
 8014d46:	0052      	lsls	r2, r2, #1
	fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014d48:	8123      	strh	r3, [r4, #8]
	cmd_end = memchr(rxbuf,FC41D_AT_CMD_IS_END_CHR,FC41D_RING_BUFFER_SIZE);
 8014d4a:	f003 fc71 	bl	8018630 <memchr>

	if(NULL == cmd_end)
 8014d4e:	2800      	cmp	r0, #0
 8014d50:	d106      	bne.n	8014d60 <fc41d_rx_framesearch+0x54>
			return;
		}
	}

	//printf("FC41D_Framesearch_NOT\r\n");
}
 8014d52:	b04f      	add	sp, #316	; 0x13c
 8014d54:	bcf0      	pop	{r4, r5, r6, r7}
 8014d56:	46bb      	mov	fp, r7
 8014d58:	46b2      	mov	sl, r6
 8014d5a:	46a9      	mov	r9, r5
 8014d5c:	46a0      	mov	r8, r4
 8014d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(0 != m_fc41d_ble.cmd_resp_final_len)
 8014d60:	4b3a      	ldr	r3, [pc, #232]	; (8014e4c <fc41d_rx_framesearch+0x140>)
	for(i=0;i<rxlen;i++)
 8014d62:	2600      	movs	r6, #0
	if(0 != m_fc41d_ble.cmd_resp_final_len)
 8014d64:	4698      	mov	r8, r3
 8014d66:	23bd      	movs	r3, #189	; 0xbd
 8014d68:	4642      	mov	r2, r8
 8014d6a:	005b      	lsls	r3, r3, #1
 8014d6c:	5ad3      	ldrh	r3, [r2, r3]
	if(0 != m_fc41d_ble.cmd_resp_inter_urc_len)
 8014d6e:	4641      	mov	r1, r8
	if(0 != m_fc41d_ble.cmd_resp_final_len)
 8014d70:	469b      	mov	fp, r3
	if(0 != m_fc41d_ble.cmd_resp_raw_data_len)
 8014d72:	23f5      	movs	r3, #245	; 0xf5
 8014d74:	009b      	lsls	r3, r3, #2
 8014d76:	5ad2      	ldrh	r2, [r2, r3]
	e_FC41D_AT_CMD_RESP_TYPE is_cmd_resp_type = FC41D_AT_RESP_NON;
 8014d78:	2700      	movs	r7, #0
	if(0 != m_fc41d_ble.cmd_resp_raw_data_len)
 8014d7a:	9200      	str	r2, [sp, #0]
	if(0 != m_fc41d_ble.cmd_resp_inter_urc_len)
 8014d7c:	4a34      	ldr	r2, [pc, #208]	; (8014e50 <fc41d_rx_framesearch+0x144>)
			m_fc41d_ble.cmd_resp_raw_data_buf[m_fc41d_ble.cmd_resp_raw_data_len++] = rxdata;
 8014d7e:	469a      	mov	sl, r3
	if(0 != m_fc41d_ble.cmd_resp_inter_urc_len)
 8014d80:	5a8a      	ldrh	r2, [r1, r2]
 8014d82:	9201      	str	r2, [sp, #4]
	for(i=0;i<rxlen;i++)
 8014d84:	e01d      	b.n	8014dc2 <fc41d_rx_framesearch+0xb6>
			switch(rxdata)
 8014d86:	282b      	cmp	r0, #43	; 0x2b
 8014d88:	d049      	beq.n	8014e1e <fc41d_rx_framesearch+0x112>
 8014d8a:	d831      	bhi.n	8014df0 <fc41d_rx_framesearch+0xe4>
 8014d8c:	2823      	cmp	r0, #35	; 0x23
 8014d8e:	d144      	bne.n	8014e1a <fc41d_rx_framesearch+0x10e>
					if(is_cmd_resp_raw_data_filled)
 8014d90:	9b00      	ldr	r3, [sp, #0]
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d14c      	bne.n	8014e30 <fc41d_rx_framesearch+0x124>
			m_fc41d_ble.cmd_resp_raw_data_buf[m_fc41d_ble.cmd_resp_raw_data_len++] = rxdata;
 8014d96:	4652      	mov	r2, sl
 8014d98:	4643      	mov	r3, r8
 8014d9a:	4657      	mov	r7, sl
 8014d9c:	4641      	mov	r1, r8
 8014d9e:	5a9b      	ldrh	r3, [r3, r2]
 8014da0:	1c5a      	adds	r2, r3, #1
 8014da2:	4443      	add	r3, r8
 8014da4:	337d      	adds	r3, #125	; 0x7d
 8014da6:	33ff      	adds	r3, #255	; 0xff
 8014da8:	53ca      	strh	r2, [r1, r7]
 8014daa:	7018      	strb	r0, [r3, #0]
 8014dac:	2703      	movs	r7, #3
 8014dae:	2301      	movs	r3, #1
		if((FC41D_AT_RESP_NON != is_cmd_resp_type) & (FC41D_AT_CMD_IS_END_CHR == rxdata))
 8014db0:	280a      	cmp	r0, #10
 8014db2:	d101      	bne.n	8014db8 <fc41d_rx_framesearch+0xac>
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d1cc      	bne.n	8014d52 <fc41d_rx_framesearch+0x46>
	for(i=0;i<rxlen;i++)
 8014db8:	3601      	adds	r6, #1
 8014dba:	42b5      	cmp	r5, r6
 8014dbc:	ddc9      	ble.n	8014d52 <fc41d_rx_framesearch+0x46>
 8014dbe:	8923      	ldrh	r3, [r4, #8]
 8014dc0:	4699      	mov	r9, r3
		rxdata = EGTN_LIB_U8QUEUE_get_byte(&fc41d_rx_queue);
 8014dc2:	0020      	movs	r0, r4
 8014dc4:	f7ff fc1e 	bl	8014604 <EGTN_LIB_U8QUEUE_get_byte>
		if(FC41D_AT_RESP_NON == is_cmd_resp_type)
 8014dc8:	2f00      	cmp	r7, #0
 8014dca:	d0dc      	beq.n	8014d86 <fc41d_rx_framesearch+0x7a>
		if(FC41D_AT_RESP_FINAL == is_cmd_resp_type)
 8014dcc:	2f01      	cmp	r7, #1
 8014dce:	d016      	beq.n	8014dfe <fc41d_rx_framesearch+0xf2>
		else if(FC41D_AT_RESP_INTER_URC == is_cmd_resp_type)
 8014dd0:	2f02      	cmp	r7, #2
 8014dd2:	d1e0      	bne.n	8014d96 <fc41d_rx_framesearch+0x8a>
			m_fc41d_ble.cmd_resp_inter_urc_buf[m_fc41d_ble.cmd_resp_inter_urc_len++] = rxdata;
 8014dd4:	4643      	mov	r3, r8
 8014dd6:	4647      	mov	r7, r8
 8014dd8:	4a1d      	ldr	r2, [pc, #116]	; (8014e50 <fc41d_rx_framesearch+0x144>)
 8014dda:	5a9b      	ldrh	r3, [r3, r2]
 8014ddc:	1c59      	adds	r1, r3, #1
 8014dde:	52b9      	strh	r1, [r7, r2]
 8014de0:	4a1c      	ldr	r2, [pc, #112]	; (8014e54 <fc41d_rx_framesearch+0x148>)
 8014de2:	4443      	add	r3, r8
 8014de4:	4694      	mov	ip, r2
 8014de6:	4463      	add	r3, ip
 8014de8:	7018      	strb	r0, [r3, #0]
 8014dea:	2702      	movs	r7, #2
 8014dec:	2301      	movs	r3, #1
 8014dee:	e7df      	b.n	8014db0 <fc41d_rx_framesearch+0xa4>
			switch(rxdata)
 8014df0:	2845      	cmp	r0, #69	; 0x45
 8014df2:	d001      	beq.n	8014df8 <fc41d_rx_framesearch+0xec>
 8014df4:	284f      	cmp	r0, #79	; 0x4f
 8014df6:	d110      	bne.n	8014e1a <fc41d_rx_framesearch+0x10e>
					if(is_cmd_resp_final_filled)
 8014df8:	465b      	mov	r3, fp
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d11e      	bne.n	8014e3c <fc41d_rx_framesearch+0x130>
			m_fc41d_ble.cmd_resp_final_buf[m_fc41d_ble.cmd_resp_final_len++] = rxdata;
 8014dfe:	22bd      	movs	r2, #189	; 0xbd
 8014e00:	4643      	mov	r3, r8
 8014e02:	4647      	mov	r7, r8
 8014e04:	0052      	lsls	r2, r2, #1
 8014e06:	5a9b      	ldrh	r3, [r3, r2]
 8014e08:	1c59      	adds	r1, r3, #1
 8014e0a:	4443      	add	r3, r8
 8014e0c:	335d      	adds	r3, #93	; 0x5d
 8014e0e:	33ff      	adds	r3, #255	; 0xff
 8014e10:	52b9      	strh	r1, [r7, r2]
 8014e12:	7018      	strb	r0, [r3, #0]
 8014e14:	2701      	movs	r7, #1
 8014e16:	2301      	movs	r3, #1
 8014e18:	e7ca      	b.n	8014db0 <fc41d_rx_framesearch+0xa4>
 8014e1a:	2300      	movs	r3, #0
 8014e1c:	e7c8      	b.n	8014db0 <fc41d_rx_framesearch+0xa4>
					if(is_cmd_resp_inter_urc_filled)
 8014e1e:	9b01      	ldr	r3, [sp, #4]
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	d0d7      	beq.n	8014dd4 <fc41d_rx_framesearch+0xc8>
						printf("FC41D_cmd_resp_inter_urc_is_filled.wait!\r\n");
 8014e24:	480c      	ldr	r0, [pc, #48]	; (8014e58 <fc41d_rx_framesearch+0x14c>)
 8014e26:	f004 f837 	bl	8018e98 <puts>
						fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014e2a:	464b      	mov	r3, r9
 8014e2c:	8123      	strh	r3, [r4, #8]
						return;
 8014e2e:	e790      	b.n	8014d52 <fc41d_rx_framesearch+0x46>
						printf("FC41D_cmd_resp_raw_data_is_filled.wait!\r\n");
 8014e30:	480a      	ldr	r0, [pc, #40]	; (8014e5c <fc41d_rx_framesearch+0x150>)
 8014e32:	f004 f831 	bl	8018e98 <puts>
						fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014e36:	464b      	mov	r3, r9
 8014e38:	8123      	strh	r3, [r4, #8]
						return;
 8014e3a:	e78a      	b.n	8014d52 <fc41d_rx_framesearch+0x46>
						printf("FC41D_cmd_resp_final_is_filled.wait!\r\n");
 8014e3c:	4808      	ldr	r0, [pc, #32]	; (8014e60 <fc41d_rx_framesearch+0x154>)
 8014e3e:	f004 f82b 	bl	8018e98 <puts>
						fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014e42:	464b      	mov	r3, r9
 8014e44:	8123      	strh	r3, [r4, #8]
						return;
 8014e46:	e784      	b.n	8014d52 <fc41d_rx_framesearch+0x46>
 8014e48:	200000d8 	.word	0x200000d8
 8014e4c:	200000e4 	.word	0x200000e4
 8014e50:	0000043a 	.word	0x0000043a
 8014e54:	000003d6 	.word	0x000003d6
 8014e58:	0801a610 	.word	0x0801a610
 8014e5c:	0801a664 	.word	0x0801a664
 8014e60:	0801a63c 	.word	0x0801a63c

08014e64 <EGTN_MW_FC41D_startup>:

uint8_t EGTN_MW_FC41D_startup()
{
 8014e64:	b510      	push	{r4, lr}
	uint8_t ret = 0;

	memset(m_fc41d_ble.cmd_task_queue,FC41D_AT_CMD_NON,FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH);
 8014e66:	4c25      	ldr	r4, [pc, #148]	; (8014efc <EGTN_MW_FC41D_startup+0x98>)
 8014e68:	221e      	movs	r2, #30
 8014e6a:	2100      	movs	r1, #0
 8014e6c:	0020      	movs	r0, r4
 8014e6e:	f003 fbf3 	bl	8018658 <memset>
	m_fc41d_ble.cmd_task_queue_head = 0;
 8014e72:	2300      	movs	r3, #0
	m_fc41d_ble.cmd_task_queue_tail = 0;

	memset(m_fc41d_ble.cmd_gatt_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
 8014e74:	2296      	movs	r2, #150	; 0x96
	m_fc41d_ble.cmd_task_queue_head = 0;
 8014e76:	83e3      	strh	r3, [r4, #30]
	memset(m_fc41d_ble.cmd_gatt_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
 8014e78:	4b21      	ldr	r3, [pc, #132]	; (8014f00 <EGTN_MW_FC41D_startup+0x9c>)
 8014e7a:	2100      	movs	r1, #0
 8014e7c:	18e0      	adds	r0, r4, r3
 8014e7e:	0092      	lsls	r2, r2, #2
 8014e80:	f003 fbea 	bl	8018658 <memset>
	memset(m_fc41d_ble.cmd_gatt_uuid,'\0',FC41D_AT_CMD_GATT_UUID_MAX_LENGTH);
 8014e84:	4b1f      	ldr	r3, [pc, #124]	; (8014f04 <EGTN_MW_FC41D_startup+0xa0>)
 8014e86:	2214      	movs	r2, #20
 8014e88:	18e0      	adds	r0, r4, r3
 8014e8a:	2100      	movs	r1, #0
 8014e8c:	f003 fbe4 	bl	8018658 <memset>

#if(1 == (_TEST_GATT_CHARACTERISITC_UUID_MAP_))
	strcpy(&(m_fc41d_ble.gatt_uuid_map[0][0]), "fff2");
 8014e90:	23d5      	movs	r3, #213	; 0xd5
 8014e92:	4a1d      	ldr	r2, [pc, #116]	; (8014f08 <EGTN_MW_FC41D_startup+0xa4>)
 8014e94:	00db      	lsls	r3, r3, #3
 8014e96:	6811      	ldr	r1, [r2, #0]
 8014e98:	18e3      	adds	r3, r4, r3
 8014e9a:	6019      	str	r1, [r3, #0]
 8014e9c:	7912      	ldrb	r2, [r2, #4]
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_RESET);
 8014e9e:	2009      	movs	r0, #9
	strcpy(&(m_fc41d_ble.gatt_uuid_map[0][0]), "fff2");
 8014ea0:	711a      	strb	r2, [r3, #4]
	strcpy(&(m_fc41d_ble.gatt_uuid_map[1][0]), "fff3");
 8014ea2:	4a1a      	ldr	r2, [pc, #104]	; (8014f0c <EGTN_MW_FC41D_startup+0xa8>)
 8014ea4:	4b1a      	ldr	r3, [pc, #104]	; (8014f10 <EGTN_MW_FC41D_startup+0xac>)
 8014ea6:	6811      	ldr	r1, [r2, #0]
 8014ea8:	18e3      	adds	r3, r4, r3
 8014eaa:	6019      	str	r1, [r3, #0]
 8014eac:	7912      	ldrb	r2, [r2, #4]
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_RESET);
 8014eae:	2100      	movs	r1, #0
	strcpy(&(m_fc41d_ble.gatt_uuid_map[1][0]), "fff3");
 8014eb0:	711a      	strb	r2, [r3, #4]
	m_fc41d_ble.gatt_uuid_map_len = 2;
 8014eb2:	23ee      	movs	r3, #238	; 0xee
 8014eb4:	2202      	movs	r2, #2
 8014eb6:	00db      	lsls	r3, r3, #3
 8014eb8:	52e2      	strh	r2, [r4, r3]
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_RESET);
 8014eba:	f000 fcc3 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
	EGTN_MW_GPIO_set_gpo(BLE_WAKEUP_IN, GPIO_PIN_RESET);
 8014ebe:	2100      	movs	r1, #0
 8014ec0:	2008      	movs	r0, #8
 8014ec2:	f000 fcbf 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
	EGTN_MW_FC41D_set_cen_low();
	EGTN_MW_FC41D_set_wakeup_in_low();

	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_poweron, 50);
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_hardware_reset, 200);
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_wakeup, 3000);
 8014ec6:	4c13      	ldr	r4, [pc, #76]	; (8014f14 <EGTN_MW_FC41D_startup+0xb0>)
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_poweron, 50);
 8014ec8:	2132      	movs	r1, #50	; 0x32
 8014eca:	4813      	ldr	r0, [pc, #76]	; (8014f18 <EGTN_MW_FC41D_startup+0xb4>)
 8014ecc:	f7ff fbc8 	bl	8014660 <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_hardware_reset, 200);
 8014ed0:	21c8      	movs	r1, #200	; 0xc8
 8014ed2:	4812      	ldr	r0, [pc, #72]	; (8014f1c <EGTN_MW_FC41D_startup+0xb8>)
 8014ed4:	f7ff fbc4 	bl	8014660 <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_wakeup, 3000);
 8014ed8:	0021      	movs	r1, r4
 8014eda:	4811      	ldr	r0, [pc, #68]	; (8014f20 <EGTN_MW_FC41D_startup+0xbc>)
 8014edc:	f7ff fbc0 	bl	8014660 <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_software_reset, 3000);
 8014ee0:	0021      	movs	r1, r4
 8014ee2:	4810      	ldr	r0, [pc, #64]	; (8014f24 <EGTN_MW_FC41D_startup+0xc0>)
 8014ee4:	f7ff fbbc 	bl	8014660 <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gTimeout_fc41d_at_cmd, 3000);
 8014ee8:	0021      	movs	r1, r4
 8014eea:	480f      	ldr	r0, [pc, #60]	; (8014f28 <EGTN_MW_FC41D_startup+0xc4>)
 8014eec:	f7ff fbb8 	bl	8014660 <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_cmd_delay, 2500);
 8014ef0:	490e      	ldr	r1, [pc, #56]	; (8014f2c <EGTN_MW_FC41D_startup+0xc8>)
 8014ef2:	480f      	ldr	r0, [pc, #60]	; (8014f30 <EGTN_MW_FC41D_startup+0xcc>)
 8014ef4:	f7ff fbb4 	bl	8014660 <EGTN_LIB_USERDELAY_set>

	return ret;
}
 8014ef8:	2000      	movs	r0, #0
 8014efa:	bd10      	pop	{r4, pc}
 8014efc:	200000e4 	.word	0x200000e4
 8014f00:	0000043c 	.word	0x0000043c
 8014f04:	00000694 	.word	0x00000694
 8014f08:	0801a690 	.word	0x0801a690
 8014f0c:	0801a698 	.word	0x0801a698
 8014f10:	000006bc 	.word	0x000006bc
 8014f14:	00000bb8 	.word	0x00000bb8
 8014f18:	20000b78 	.word	0x20000b78
 8014f1c:	20000b6c 	.word	0x20000b6c
 8014f20:	20000b90 	.word	0x20000b90
 8014f24:	20000b84 	.word	0x20000b84
 8014f28:	20000b9c 	.word	0x20000b9c
 8014f2c:	000009c4 	.word	0x000009c4
 8014f30:	20000b60 	.word	0x20000b60

08014f34 <EGTN_MW_FC41D_ble_peripheral_init_demo>:

uint8_t EGTN_MW_FC41D_ble_peripheral_init_demo()
{
 8014f34:	b570      	push	{r4, r5, r6, lr}
	uint8_t ret = 0;
	static uint8_t step = 0;

	switch(step)
 8014f36:	4c37      	ldr	r4, [pc, #220]	; (8015014 <EGTN_MW_FC41D_ble_peripheral_init_demo+0xe0>)
 8014f38:	7823      	ldrb	r3, [r4, #0]
 8014f3a:	2b02      	cmp	r3, #2
 8014f3c:	d043      	beq.n	8014fc6 <EGTN_MW_FC41D_ble_peripheral_init_demo+0x92>
 8014f3e:	d80f      	bhi.n	8014f60 <EGTN_MW_FC41D_ble_peripheral_init_demo+0x2c>
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d030      	beq.n	8014fa6 <EGTN_MW_FC41D_ble_peripheral_init_demo+0x72>
				EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_poweron);
				step = 1;
			}
		break;
		case 1 :	// hardware reset
			if(EGTN_LIB_USERDELAY_start(&gDelay_fc41d_hardware_reset, DELAY_RENEW_OFF))
 8014f44:	4d34      	ldr	r5, [pc, #208]	; (8015018 <EGTN_MW_FC41D_ble_peripheral_init_demo+0xe4>)
 8014f46:	2100      	movs	r1, #0
 8014f48:	0028      	movs	r0, r5
 8014f4a:	f7ff fb93 	bl	8014674 <EGTN_LIB_USERDELAY_start>
 8014f4e:	2800      	cmp	r0, #0
 8014f50:	d150      	bne.n	8014ff4 <EGTN_MW_FC41D_ble_peripheral_init_demo+0xc0>
			{
				EGTN_MW_FC41D_set_cen_high();
			}
			if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_hardware_reset))
 8014f52:	0028      	movs	r0, r5
 8014f54:	f7ff fba2 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 8014f58:	2800      	cmp	r0, #0
 8014f5a:	d150      	bne.n	8014ffe <EGTN_MW_FC41D_ble_peripheral_init_demo+0xca>

		break;
	}

	return ret;
}
 8014f5c:	2000      	movs	r0, #0
 8014f5e:	bd70      	pop	{r4, r5, r6, pc}
	switch(step)
 8014f60:	2b03      	cmp	r3, #3
 8014f62:	d1fb      	bne.n	8014f5c <EGTN_MW_FC41D_ble_peripheral_init_demo+0x28>
	if(FC41D_CMD_ALL_LIST_END == cmd)	return;
 8014f64:	2004      	movs	r0, #4
 8014f66:	f7ff fea7 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f6a:	2003      	movs	r0, #3
 8014f6c:	f7ff fea4 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f70:	2005      	movs	r0, #5
 8014f72:	f7ff fea1 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f76:	2007      	movs	r0, #7
 8014f78:	f7ff fe9e 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f7c:	200b      	movs	r0, #11
 8014f7e:	f7ff fe9b 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f82:	200d      	movs	r0, #13
 8014f84:	f7ff fe98 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f88:	2010      	movs	r0, #16
 8014f8a:	f7ff fe95 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f8e:	2011      	movs	r0, #17
 8014f90:	f7ff fe92 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f94:	200e      	movs	r0, #14
 8014f96:	f7ff fe8f 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014f9a:	2012      	movs	r0, #18
 8014f9c:	f7ff fe8c 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
			step = 4;
 8014fa0:	2304      	movs	r3, #4
 8014fa2:	7023      	strb	r3, [r4, #0]
		break;
 8014fa4:	e7da      	b.n	8014f5c <EGTN_MW_FC41D_ble_peripheral_init_demo+0x28>
			EGTN_LIB_USERDELAY_start(&gDelay_fc41d_poweron, DELAY_RENEW_OFF);
 8014fa6:	4d1d      	ldr	r5, [pc, #116]	; (801501c <EGTN_MW_FC41D_ble_peripheral_init_demo+0xe8>)
 8014fa8:	2100      	movs	r1, #0
 8014faa:	0028      	movs	r0, r5
 8014fac:	f7ff fb62 	bl	8014674 <EGTN_LIB_USERDELAY_start>
			if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_poweron))
 8014fb0:	0028      	movs	r0, r5
 8014fb2:	f7ff fb73 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 8014fb6:	2800      	cmp	r0, #0
 8014fb8:	d0d0      	beq.n	8014f5c <EGTN_MW_FC41D_ble_peripheral_init_demo+0x28>
				EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_poweron);
 8014fba:	0028      	movs	r0, r5
 8014fbc:	f7ff fb6a 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
				step = 1;
 8014fc0:	2301      	movs	r3, #1
 8014fc2:	7023      	strb	r3, [r4, #0]
 8014fc4:	e7ca      	b.n	8014f5c <EGTN_MW_FC41D_ble_peripheral_init_demo+0x28>
			if(EGTN_LIB_USERDELAY_start(&gDelay_fc41d_wakeup, DELAY_RENEW_OFF))
 8014fc6:	4d16      	ldr	r5, [pc, #88]	; (8015020 <EGTN_MW_FC41D_ble_peripheral_init_demo+0xec>)
 8014fc8:	2100      	movs	r1, #0
 8014fca:	0028      	movs	r0, r5
 8014fcc:	f7ff fb52 	bl	8014674 <EGTN_LIB_USERDELAY_start>
 8014fd0:	2800      	cmp	r0, #0
 8014fd2:	d10a      	bne.n	8014fea <EGTN_MW_FC41D_ble_peripheral_init_demo+0xb6>
			if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_wakeup))
 8014fd4:	0028      	movs	r0, r5
 8014fd6:	f7ff fb61 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 8014fda:	2800      	cmp	r0, #0
 8014fdc:	d0be      	beq.n	8014f5c <EGTN_MW_FC41D_ble_peripheral_init_demo+0x28>
				EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_wakeup);
 8014fde:	0028      	movs	r0, r5
 8014fe0:	f7ff fb58 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
				step = 3;
 8014fe4:	2303      	movs	r3, #3
 8014fe6:	7023      	strb	r3, [r4, #0]
 8014fe8:	e7b8      	b.n	8014f5c <EGTN_MW_FC41D_ble_peripheral_init_demo+0x28>
	EGTN_MW_GPIO_set_gpo(BLE_WAKEUP_IN, GPIO_PIN_SET);
 8014fea:	2101      	movs	r1, #1
 8014fec:	2008      	movs	r0, #8
 8014fee:	f000 fc29 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
}
 8014ff2:	e7ef      	b.n	8014fd4 <EGTN_MW_FC41D_ble_peripheral_init_demo+0xa0>
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_SET);
 8014ff4:	2101      	movs	r1, #1
 8014ff6:	2009      	movs	r0, #9
 8014ff8:	f000 fc24 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
}
 8014ffc:	e7a9      	b.n	8014f52 <EGTN_MW_FC41D_ble_peripheral_init_demo+0x1e>
				EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_hardware_reset);
 8014ffe:	0028      	movs	r0, r5
 8015000:	f7ff fb48 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_RESET);
 8015004:	2100      	movs	r1, #0
 8015006:	2009      	movs	r0, #9
 8015008:	f000 fc1c 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
				step = 2;
 801500c:	2302      	movs	r3, #2
 801500e:	7023      	strb	r3, [r4, #0]
 8015010:	e7a4      	b.n	8014f5c <EGTN_MW_FC41D_ble_peripheral_init_demo+0x28>
 8015012:	46c0      	nop			; (mov r8, r8)
 8015014:	20000ba8 	.word	0x20000ba8
 8015018:	20000b6c 	.word	0x20000b6c
 801501c:	20000b78 	.word	0x20000b78
 8015020:	20000b90 	.word	0x20000b90

08015024 <EGTN_MW_FC41D_ble_peripheral_loop>:

void EGTN_MW_FC41D_ble_peripheral_loop()
{
 8015024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015026:	46c6      	mov	lr, r8
 8015028:	b500      	push	{lr}
	int i = 0;
	uint8_t is_cmd_ok = 0;
	static uint8_t blegattschar_step = 0;

	fc41d_rx_framesearch();
 801502a:	f7ff fe6f 	bl	8014d0c <fc41d_rx_framesearch>
	if(m_fc41d_ble.cmd_task_queue_head >= m_fc41d_ble.cmd_task_queue_tail)
 801502e:	4c89      	ldr	r4, [pc, #548]	; (8015254 <EGTN_MW_FC41D_ble_peripheral_loop+0x230>)
 8015030:	7fa3      	ldrb	r3, [r4, #30]
 8015032:	7fe2      	ldrb	r2, [r4, #31]
 8015034:	4293      	cmp	r3, r2
 8015036:	d200      	bcs.n	801503a <EGTN_MW_FC41D_ble_peripheral_loop+0x16>
		ret = FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH - m_fc41d_ble.cmd_task_queue_tail + m_fc41d_ble.cmd_task_queue_head;
 8015038:	331e      	adds	r3, #30
 801503a:	1a9b      	subs	r3, r3, r2
 801503c:	b2db      	uxtb	r3, r3

	if((0 != EGTN_MW_FC41D_cmd_task_queue_is_contain()) && (FC41D_AT_CMD_NON == m_fc41d_ble.cmd_in_progress))
 801503e:	2b00      	cmp	r3, #0
 8015040:	d11f      	bne.n	8015082 <EGTN_MW_FC41D_ble_peripheral_loop+0x5e>
 8015042:	3320      	adds	r3, #32
 8015044:	5ce3      	ldrb	r3, [r4, r3]
	{
		m_fc41d_ble.cmd_in_progress = m_fc41d_ble.cmd_task_queue[m_fc41d_ble.cmd_task_queue_tail++];
		if(FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH <= m_fc41d_ble.cmd_task_queue_tail)	m_fc41d_ble.cmd_task_queue_tail = 0;
	}

	if(FC41D_AT_CMD_NON != m_fc41d_ble.cmd_in_progress)// is at cmd
 8015046:	2b00      	cmp	r3, #0
 8015048:	d128      	bne.n	801509c <EGTN_MW_FC41D_ble_peripheral_loop+0x78>
 801504a:	4b83      	ldr	r3, [pc, #524]	; (8015258 <EGTN_MW_FC41D_ble_peripheral_loop+0x234>)
 801504c:	5ae3      	ldrh	r3, [r4, r3]
		{
			//TODO : casting FC41d CMD ERROR
		}
	}
#if 1
	if(0 < m_fc41d_ble.cmd_resp_inter_urc_len)//is URC
 801504e:	2b00      	cmp	r3, #0
 8015050:	d00f      	beq.n	8015072 <EGTN_MW_FC41D_ble_peripheral_loop+0x4e>
 8015052:	4d82      	ldr	r5, [pc, #520]	; (801525c <EGTN_MW_FC41D_ble_peripheral_loop+0x238>)
	{
		for(i=(FC41D_AT_LIST_END+1);i<FC41D_URC_LIST_END;i++)
		{
			if(1 == (m_fc41d_ble.cmd_task_list[i].at_cmd_resp_task)(NULL))
			{
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8015054:	4b80      	ldr	r3, [pc, #512]	; (8015258 <EGTN_MW_FC41D_ble_peripheral_loop+0x234>)
 8015056:	002e      	movs	r6, r5
 8015058:	4698      	mov	r8, r3
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 801505a:	4b81      	ldr	r3, [pc, #516]	; (8015260 <EGTN_MW_FC41D_ble_peripheral_loop+0x23c>)
 801505c:	3624      	adds	r6, #36	; 0x24
 801505e:	18e7      	adds	r7, r4, r3
			if(1 == (m_fc41d_ble.cmd_task_list[i].at_cmd_resp_task)(NULL))
 8015060:	2000      	movs	r0, #0
 8015062:	682b      	ldr	r3, [r5, #0]
 8015064:	4798      	blx	r3
 8015066:	2801      	cmp	r0, #1
 8015068:	d100      	bne.n	801506c <EGTN_MW_FC41D_ble_peripheral_loop+0x48>
 801506a:	e07c      	b.n	8015166 <EGTN_MW_FC41D_ble_peripheral_loop+0x142>
		for(i=(FC41D_AT_LIST_END+1);i<FC41D_URC_LIST_END;i++)
 801506c:	350c      	adds	r5, #12
 801506e:	42b5      	cmp	r5, r6
 8015070:	d1f6      	bne.n	8015060 <EGTN_MW_FC41D_ble_peripheral_loop+0x3c>
			}
		}
	}
#endif

	if(0 < m_fc41d_ble.cmd_resp_raw_data_len)//is Row Data
 8015072:	23f5      	movs	r3, #245	; 0xf5
 8015074:	009b      	lsls	r3, r3, #2
 8015076:	5ae3      	ldrh	r3, [r4, r3]
 8015078:	2b00      	cmp	r3, #0
 801507a:	d13b      	bne.n	80150f4 <EGTN_MW_FC41D_ble_peripheral_loop+0xd0>
#endif

		memset(m_fc41d_ble.cmd_resp_raw_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
		m_fc41d_ble.cmd_resp_raw_data_len = 0;
	}
}
 801507c:	bc80      	pop	{r7}
 801507e:	46b8      	mov	r8, r7
 8015080:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((0 != EGTN_MW_FC41D_cmd_task_queue_is_contain()) && (FC41D_AT_CMD_NON == m_fc41d_ble.cmd_in_progress))
 8015082:	2020      	movs	r0, #32
 8015084:	5c25      	ldrb	r5, [r4, r0]
 8015086:	2d00      	cmp	r5, #0
 8015088:	d108      	bne.n	801509c <EGTN_MW_FC41D_ble_peripheral_loop+0x78>
		m_fc41d_ble.cmd_in_progress = m_fc41d_ble.cmd_task_queue[m_fc41d_ble.cmd_task_queue_tail++];
 801508a:	1c51      	adds	r1, r2, #1
 801508c:	b2c9      	uxtb	r1, r1
 801508e:	77e1      	strb	r1, [r4, #31]
 8015090:	5ca3      	ldrb	r3, [r4, r2]
 8015092:	5423      	strb	r3, [r4, r0]
		if(FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH <= m_fc41d_ble.cmd_task_queue_tail)	m_fc41d_ble.cmd_task_queue_tail = 0;
 8015094:	291d      	cmp	r1, #29
 8015096:	d9d6      	bls.n	8015046 <EGTN_MW_FC41D_ble_peripheral_loop+0x22>
 8015098:	77e5      	strb	r5, [r4, #31]
 801509a:	e7d4      	b.n	8015046 <EGTN_MW_FC41D_ble_peripheral_loop+0x22>
		if(EGTN_LIB_USERDELAY_start(&gTimeout_fc41d_at_cmd, DELAY_RENEW_OFF))
 801509c:	4e71      	ldr	r6, [pc, #452]	; (8015264 <EGTN_MW_FC41D_ble_peripheral_loop+0x240>)
 801509e:	2100      	movs	r1, #0
 80150a0:	0030      	movs	r0, r6
 80150a2:	f7ff fae7 	bl	8014674 <EGTN_LIB_USERDELAY_start>
 80150a6:	2800      	cmp	r0, #0
 80150a8:	d00b      	beq.n	80150c2 <EGTN_MW_FC41D_ble_peripheral_loop+0x9e>
			if(FC41D_AT_QBLEGATTSCHAR == m_fc41d_ble.cmd_in_progress)
 80150aa:	2320      	movs	r3, #32
 80150ac:	5ce2      	ldrb	r2, [r4, r3]
 80150ae:	2a11      	cmp	r2, #17
 80150b0:	d100      	bne.n	80150b4 <EGTN_MW_FC41D_ble_peripheral_loop+0x90>
 80150b2:	e085      	b.n	80151c0 <EGTN_MW_FC41D_ble_peripheral_loop+0x19c>
				(m_fc41d_ble.cmd_task_list[m_fc41d_ble.cmd_in_progress].at_cmd_start_task)(NULL);
 80150b4:	0053      	lsls	r3, r2, #1
 80150b6:	189b      	adds	r3, r3, r2
 80150b8:	009b      	lsls	r3, r3, #2
 80150ba:	18e3      	adds	r3, r4, r3
 80150bc:	2000      	movs	r0, #0
 80150be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80150c0:	4798      	blx	r3
		if(EGTN_LIB_USERDELAY_isfired(&gTimeout_fc41d_at_cmd))
 80150c2:	0030      	movs	r0, r6
 80150c4:	f7ff faea 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 80150c8:	1e05      	subs	r5, r0, #0
 80150ca:	d170      	bne.n	80151ae <EGTN_MW_FC41D_ble_peripheral_loop+0x18a>
			if(1 == (m_fc41d_ble.cmd_task_list[m_fc41d_ble.cmd_in_progress].at_cmd_resp_task)(NULL))
 80150cc:	2720      	movs	r7, #32
 80150ce:	5de2      	ldrb	r2, [r4, r7]
 80150d0:	2000      	movs	r0, #0
 80150d2:	0053      	lsls	r3, r2, #1
 80150d4:	189b      	adds	r3, r3, r2
 80150d6:	009b      	lsls	r3, r3, #2
 80150d8:	18e3      	adds	r3, r4, r3
 80150da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150dc:	4798      	blx	r3
 80150de:	2801      	cmp	r0, #1
 80150e0:	d07a      	beq.n	80151d8 <EGTN_MW_FC41D_ble_peripheral_loop+0x1b4>
		if(FC41D_CMD_OK == m_fc41d_ble.cmd_in_progress)
 80150e2:	2220      	movs	r2, #32
 80150e4:	5ca3      	ldrb	r3, [r4, r2]
 80150e6:	2b01      	cmp	r3, #1
 80150e8:	d1af      	bne.n	801504a <EGTN_MW_FC41D_ble_peripheral_loop+0x26>
			m_fc41d_ble.cmd_in_progress = FC41D_AT_CMD_NON;	// Next cmd
 80150ea:	2100      	movs	r1, #0
 80150ec:	4b5a      	ldr	r3, [pc, #360]	; (8015258 <EGTN_MW_FC41D_ble_peripheral_loop+0x234>)
 80150ee:	5ae3      	ldrh	r3, [r4, r3]
 80150f0:	54a1      	strb	r1, [r4, r2]
 80150f2:	e7ac      	b.n	801504e <EGTN_MW_FC41D_ble_peripheral_loop+0x2a>
		printf("FC41D_RawData:%s\r\n",m_fc41d_ble.cmd_resp_raw_data_buf);
 80150f4:	347d      	adds	r4, #125	; 0x7d
 80150f6:	34ff      	adds	r4, #255	; 0xff
 80150f8:	0021      	movs	r1, r4
 80150fa:	485b      	ldr	r0, [pc, #364]	; (8015268 <EGTN_MW_FC41D_ble_peripheral_loop+0x244>)
 80150fc:	f003 fe40 	bl	8018d80 <iprintf>
		if(0 == strcmp(m_fc41d_ble.cmd_resp_raw_data_buf,"#START\r\n"))
 8015100:	4b5a      	ldr	r3, [pc, #360]	; (801526c <EGTN_MW_FC41D_ble_peripheral_loop+0x248>)
 8015102:	6822      	ldr	r2, [r4, #0]
 8015104:	429a      	cmp	r2, r3
 8015106:	d048      	beq.n	801519a <EGTN_MW_FC41D_ble_peripheral_loop+0x176>
		if(0 == strcmp(m_fc41d_ble.cmd_resp_raw_data_buf,"#STOP\r\n"))
 8015108:	4c59      	ldr	r4, [pc, #356]	; (8015270 <EGTN_MW_FC41D_ble_peripheral_loop+0x24c>)
 801510a:	4b5a      	ldr	r3, [pc, #360]	; (8015274 <EGTN_MW_FC41D_ble_peripheral_loop+0x250>)
 801510c:	6822      	ldr	r2, [r4, #0]
 801510e:	429a      	cmp	r2, r3
 8015110:	d03c      	beq.n	801518c <EGTN_MW_FC41D_ble_peripheral_loop+0x168>
		if(0 == strcmp(m_fc41d_ble.cmd_resp_raw_data_buf,"#PAUSE\r\n"))
 8015112:	4b59      	ldr	r3, [pc, #356]	; (8015278 <EGTN_MW_FC41D_ble_peripheral_loop+0x254>)
 8015114:	6822      	ldr	r2, [r4, #0]
 8015116:	429a      	cmp	r2, r3
 8015118:	d02e      	beq.n	8015178 <EGTN_MW_FC41D_ble_peripheral_loop+0x154>
		strcpy(m_fc41d_ble.cmd_gatt_data_buf,m_fc41d_ble.cmd_resp_raw_data_buf);
 801511a:	23b0      	movs	r3, #176	; 0xb0
 801511c:	009b      	lsls	r3, r3, #2
 801511e:	18e5      	adds	r5, r4, r3
 8015120:	0021      	movs	r1, r4
 8015122:	0028      	movs	r0, r5
 8015124:	f003 fef4 	bl	8018f10 <strcpy>
		strcpy(m_fc41d_ble.cmd_gatt_uuid,"fff3");
 8015128:	23a3      	movs	r3, #163	; 0xa3
 801512a:	00db      	lsls	r3, r3, #3
 801512c:	18e1      	adds	r1, r4, r3
 801512e:	4b53      	ldr	r3, [pc, #332]	; (801527c <EGTN_MW_FC41D_ble_peripheral_loop+0x258>)
		printf("cmd_gatt_uuid : %s\r\n",m_fc41d_ble.cmd_gatt_uuid);
 8015130:	4853      	ldr	r0, [pc, #332]	; (8015280 <EGTN_MW_FC41D_ble_peripheral_loop+0x25c>)
		strcpy(m_fc41d_ble.cmd_gatt_uuid,"fff3");
 8015132:	681a      	ldr	r2, [r3, #0]
 8015134:	600a      	str	r2, [r1, #0]
 8015136:	791b      	ldrb	r3, [r3, #4]
 8015138:	710b      	strb	r3, [r1, #4]
		printf("cmd_gatt_uuid : %s\r\n",m_fc41d_ble.cmd_gatt_uuid);
 801513a:	f003 fe21 	bl	8018d80 <iprintf>
		printf("cmd_gatt_data : %s\r\n",m_fc41d_ble.cmd_gatt_data_buf);
 801513e:	0029      	movs	r1, r5
 8015140:	4850      	ldr	r0, [pc, #320]	; (8015284 <EGTN_MW_FC41D_ble_peripheral_loop+0x260>)
 8015142:	f003 fe1d 	bl	8018d80 <iprintf>
	if(FC41D_CMD_ALL_LIST_END == cmd)	return;
 8015146:	2014      	movs	r0, #20
 8015148:	f7ff fdb6 	bl	8014cb8 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
		memset(m_fc41d_ble.cmd_resp_raw_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
 801514c:	2296      	movs	r2, #150	; 0x96
 801514e:	0020      	movs	r0, r4
 8015150:	0092      	lsls	r2, r2, #2
 8015152:	2100      	movs	r1, #0
 8015154:	f003 fa80 	bl	8018658 <memset>
		m_fc41d_ble.cmd_resp_raw_data_len = 0;
 8015158:	23f5      	movs	r3, #245	; 0xf5
 801515a:	2200      	movs	r2, #0
 801515c:	3c7d      	subs	r4, #125	; 0x7d
 801515e:	3cff      	subs	r4, #255	; 0xff
 8015160:	009b      	lsls	r3, r3, #2
 8015162:	52e2      	strh	r2, [r4, r3]
}
 8015164:	e78a      	b.n	801507c <EGTN_MW_FC41D_ble_peripheral_loop+0x58>
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8015166:	4642      	mov	r2, r8
 8015168:	2300      	movs	r3, #0
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 801516a:	2100      	movs	r1, #0
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 801516c:	52a3      	strh	r3, [r4, r2]
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 801516e:	0038      	movs	r0, r7
 8015170:	2264      	movs	r2, #100	; 0x64
 8015172:	f003 fa71 	bl	8018658 <memset>
 8015176:	e779      	b.n	801506c <EGTN_MW_FC41D_ble_peripheral_loop+0x48>
		if(0 == strcmp(m_fc41d_ble.cmd_resp_raw_data_buf,"#PAUSE\r\n"))
 8015178:	4b43      	ldr	r3, [pc, #268]	; (8015288 <EGTN_MW_FC41D_ble_peripheral_loop+0x264>)
 801517a:	6862      	ldr	r2, [r4, #4]
 801517c:	429a      	cmp	r2, r3
 801517e:	d1cc      	bne.n	801511a <EGTN_MW_FC41D_ble_peripheral_loop+0xf6>
 8015180:	7a23      	ldrb	r3, [r4, #8]
 8015182:	2b00      	cmp	r3, #0
 8015184:	d1c9      	bne.n	801511a <EGTN_MW_FC41D_ble_peripheral_loop+0xf6>
			EGTN_APP_CHRG_set_pause_charging();
 8015186:	f7fe fe7d 	bl	8013e84 <EGTN_APP_CHRG_set_pause_charging>
 801518a:	e7c6      	b.n	801511a <EGTN_MW_FC41D_ble_peripheral_loop+0xf6>
		if(0 == strcmp(m_fc41d_ble.cmd_resp_raw_data_buf,"#STOP\r\n"))
 801518c:	4b3f      	ldr	r3, [pc, #252]	; (801528c <EGTN_MW_FC41D_ble_peripheral_loop+0x268>)
 801518e:	6862      	ldr	r2, [r4, #4]
 8015190:	429a      	cmp	r2, r3
 8015192:	d1be      	bne.n	8015112 <EGTN_MW_FC41D_ble_peripheral_loop+0xee>
			EGTN_APP_CHRG_set_finish_charging();
 8015194:	f7fe fe82 	bl	8013e9c <EGTN_APP_CHRG_set_finish_charging>
 8015198:	e7bb      	b.n	8015112 <EGTN_MW_FC41D_ble_peripheral_loop+0xee>
		if(0 == strcmp(m_fc41d_ble.cmd_resp_raw_data_buf,"#START\r\n"))
 801519a:	4b3d      	ldr	r3, [pc, #244]	; (8015290 <EGTN_MW_FC41D_ble_peripheral_loop+0x26c>)
 801519c:	6862      	ldr	r2, [r4, #4]
 801519e:	429a      	cmp	r2, r3
 80151a0:	d1b2      	bne.n	8015108 <EGTN_MW_FC41D_ble_peripheral_loop+0xe4>
 80151a2:	7a23      	ldrb	r3, [r4, #8]
 80151a4:	2b00      	cmp	r3, #0
 80151a6:	d1af      	bne.n	8015108 <EGTN_MW_FC41D_ble_peripheral_loop+0xe4>
			EGTN_APP_CHRG_set_start_charging();
 80151a8:	f7fe fe60 	bl	8013e6c <EGTN_APP_CHRG_set_start_charging>
 80151ac:	e7ac      	b.n	8015108 <EGTN_MW_FC41D_ble_peripheral_loop+0xe4>
			EGTN_LIB_USERDELAY_stop(&gTimeout_fc41d_at_cmd);
 80151ae:	0030      	movs	r0, r6
 80151b0:	f7ff fa70 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
		if(FC41D_CMD_OK == m_fc41d_ble.cmd_in_progress)
 80151b4:	2220      	movs	r2, #32
 80151b6:	5ca3      	ldrb	r3, [r4, r2]
 80151b8:	2b01      	cmp	r3, #1
 80151ba:	d000      	beq.n	80151be <EGTN_MW_FC41D_ble_peripheral_loop+0x19a>
 80151bc:	e745      	b.n	801504a <EGTN_MW_FC41D_ble_peripheral_loop+0x26>
 80151be:	e794      	b.n	80150ea <EGTN_MW_FC41D_ble_peripheral_loop+0xc6>
				if(1 == (m_fc41d_ble.cmd_task_list[m_fc41d_ble.cmd_in_progress].at_cmd_start_task)(&blegattschar_step))
 80151c0:	4d34      	ldr	r5, [pc, #208]	; (8015294 <EGTN_MW_FC41D_ble_peripheral_loop+0x270>)
 80151c2:	33d4      	adds	r3, #212	; 0xd4
 80151c4:	0028      	movs	r0, r5
 80151c6:	58e3      	ldr	r3, [r4, r3]
 80151c8:	4798      	blx	r3
 80151ca:	2801      	cmp	r0, #1
 80151cc:	d000      	beq.n	80151d0 <EGTN_MW_FC41D_ble_peripheral_loop+0x1ac>
 80151ce:	e778      	b.n	80150c2 <EGTN_MW_FC41D_ble_peripheral_loop+0x9e>
					blegattschar_step++;
 80151d0:	782b      	ldrb	r3, [r5, #0]
 80151d2:	3301      	adds	r3, #1
 80151d4:	702b      	strb	r3, [r5, #0]
 80151d6:	e774      	b.n	80150c2 <EGTN_MW_FC41D_ble_peripheral_loop+0x9e>
				EGTN_LIB_USERDELAY_stop(&gTimeout_fc41d_at_cmd);
 80151d8:	0030      	movs	r0, r6
 80151da:	f7ff fa5b 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
				printf("fcloop:%dok\r\n",m_fc41d_ble.cmd_in_progress);
 80151de:	5de1      	ldrb	r1, [r4, r7]
 80151e0:	482d      	ldr	r0, [pc, #180]	; (8015298 <EGTN_MW_FC41D_ble_peripheral_loop+0x274>)
 80151e2:	f003 fdcd 	bl	8018d80 <iprintf>
				if(FC41D_AT_QBLEGATTSCHAR == m_fc41d_ble.cmd_in_progress)
 80151e6:	5de3      	ldrb	r3, [r4, r7]
 80151e8:	2b11      	cmp	r3, #17
 80151ea:	d016      	beq.n	801521a <EGTN_MW_FC41D_ble_peripheral_loop+0x1f6>
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 80151ec:	2500      	movs	r5, #0
 80151ee:	4b1a      	ldr	r3, [pc, #104]	; (8015258 <EGTN_MW_FC41D_ble_peripheral_loop+0x234>)
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 80151f0:	2264      	movs	r2, #100	; 0x64
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 80151f2:	52e5      	strh	r5, [r4, r3]
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 80151f4:	4b1a      	ldr	r3, [pc, #104]	; (8015260 <EGTN_MW_FC41D_ble_peripheral_loop+0x23c>)
 80151f6:	2100      	movs	r1, #0
 80151f8:	18e0      	adds	r0, r4, r3
 80151fa:	f003 fa2d 	bl	8018658 <memset>
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 80151fe:	0020      	movs	r0, r4
				m_fc41d_ble.cmd_resp_final_len = 0;
 8015200:	23bd      	movs	r3, #189	; 0xbd
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8015202:	305d      	adds	r0, #93	; 0x5d
				m_fc41d_ble.cmd_resp_final_len = 0;
 8015204:	005b      	lsls	r3, r3, #1
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8015206:	221e      	movs	r2, #30
 8015208:	2100      	movs	r1, #0
 801520a:	30ff      	adds	r0, #255	; 0xff
				m_fc41d_ble.cmd_resp_final_len = 0;
 801520c:	52e5      	strh	r5, [r4, r3]
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 801520e:	f003 fa23 	bl	8018658 <memset>
			m_fc41d_ble.cmd_in_progress = FC41D_AT_CMD_NON;	// Next cmd
 8015212:	2200      	movs	r2, #0
 8015214:	2320      	movs	r3, #32
 8015216:	54e2      	strb	r2, [r4, r3]
	if(0 < m_fc41d_ble.cmd_resp_inter_urc_len)//is URC
 8015218:	e72b      	b.n	8015072 <EGTN_MW_FC41D_ble_peripheral_loop+0x4e>
					if(m_fc41d_ble.gatt_uuid_map_len <= blegattschar_step)
 801521a:	22ee      	movs	r2, #238	; 0xee
 801521c:	4b1d      	ldr	r3, [pc, #116]	; (8015294 <EGTN_MW_FC41D_ble_peripheral_loop+0x270>)
 801521e:	00d2      	lsls	r2, r2, #3
 8015220:	5aa1      	ldrh	r1, [r4, r2]
 8015222:	781a      	ldrb	r2, [r3, #0]
 8015224:	4291      	cmp	r1, r2
 8015226:	d801      	bhi.n	801522c <EGTN_MW_FC41D_ble_peripheral_loop+0x208>
						blegattschar_step = 0;
 8015228:	701d      	strb	r5, [r3, #0]
						is_cmd_ok = 1;
 801522a:	e7df      	b.n	80151ec <EGTN_MW_FC41D_ble_peripheral_loop+0x1c8>
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 801522c:	4b0a      	ldr	r3, [pc, #40]	; (8015258 <EGTN_MW_FC41D_ble_peripheral_loop+0x234>)
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 801522e:	2264      	movs	r2, #100	; 0x64
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8015230:	52e5      	strh	r5, [r4, r3]
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 8015232:	4b0b      	ldr	r3, [pc, #44]	; (8015260 <EGTN_MW_FC41D_ble_peripheral_loop+0x23c>)
 8015234:	2100      	movs	r1, #0
 8015236:	18e0      	adds	r0, r4, r3
 8015238:	f003 fa0e 	bl	8018658 <memset>
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 801523c:	0020      	movs	r0, r4
				m_fc41d_ble.cmd_resp_final_len = 0;
 801523e:	23bd      	movs	r3, #189	; 0xbd
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8015240:	305d      	adds	r0, #93	; 0x5d
				m_fc41d_ble.cmd_resp_final_len = 0;
 8015242:	005b      	lsls	r3, r3, #1
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8015244:	221e      	movs	r2, #30
 8015246:	2100      	movs	r1, #0
 8015248:	30ff      	adds	r0, #255	; 0xff
				m_fc41d_ble.cmd_resp_final_len = 0;
 801524a:	52e5      	strh	r5, [r4, r3]
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 801524c:	f003 fa04 	bl	8018658 <memset>
	if(0 < m_fc41d_ble.cmd_resp_inter_urc_len)//is URC
 8015250:	e70f      	b.n	8015072 <EGTN_MW_FC41D_ble_peripheral_loop+0x4e>
 8015252:	46c0      	nop			; (mov r8, r8)
 8015254:	200000e4 	.word	0x200000e4
 8015258:	0000043a 	.word	0x0000043a
 801525c:	20000218 	.word	0x20000218
 8015260:	000003d6 	.word	0x000003d6
 8015264:	20000b9c 	.word	0x20000b9c
 8015268:	0801a6b0 	.word	0x0801a6b0
 801526c:	41545323 	.word	0x41545323
 8015270:	20000260 	.word	0x20000260
 8015274:	4f545323 	.word	0x4f545323
 8015278:	55415023 	.word	0x55415023
 801527c:	0801a698 	.word	0x0801a698
 8015280:	0801a6e4 	.word	0x0801a6e4
 8015284:	0801a6fc 	.word	0x0801a6fc
 8015288:	0a0d4553 	.word	0x0a0d4553
 801528c:	000a0d50 	.word	0x000a0d50
 8015290:	0a0d5452 	.word	0x0a0d5452
 8015294:	20000a30 	.word	0x20000a30
 8015298:	0801a6a0 	.word	0x0801a6a0

0801529c <EGTN_MW_ADC_init>:
__IO uint16_t gADCData_I_buf[AC_FREQ_HZ_100US] = {0,};
__IO uint16_t gADCData_ZCT_buf[AC_FREQ_HZ_100US] = {0,};
__IO uint16_t gADCData_ALL_buf_index = 0;

void EGTN_MW_ADC_init()
{
 801529c:	b510      	push	{r4, lr}
	HAL_ADC_Start_DMA(&hadc, (uint32_t*)gADCData, ADC_MAX_CH);
 801529e:	2208      	movs	r2, #8
 80152a0:	4902      	ldr	r1, [pc, #8]	; (80152ac <EGTN_MW_ADC_init+0x10>)
 80152a2:	4803      	ldr	r0, [pc, #12]	; (80152b0 <EGTN_MW_ADC_init+0x14>)
 80152a4:	f000 ff1c 	bl	80160e0 <HAL_ADC_Start_DMA>
}
 80152a8:	bd10      	pop	{r4, pc}
 80152aa:	46c0      	nop			; (mov r8, r8)
 80152ac:	20000bac 	.word	0x20000bac
 80152b0:	200010b8 	.word	0x200010b8

080152b4 <HAL_TIM_OC_DelayElapsedCallback>:
}
#endif

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim == &htim3)
 80152b4:	4b0b      	ldr	r3, [pc, #44]	; (80152e4 <HAL_TIM_OC_DelayElapsedCallback+0x30>)
{
 80152b6:	b510      	push	{r4, lr}
	if(htim == &htim3)
 80152b8:	4298      	cmp	r0, r3
 80152ba:	d000      	beq.n	80152be <HAL_TIM_OC_DelayElapsedCallback+0xa>
		{

			// TODO : CCID20 Cut Will it run on 1ms ISR? is here
		}
	}
}
 80152bc:	bd10      	pop	{r4, pc}
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80152be:	7f03      	ldrb	r3, [r0, #28]
 80152c0:	2b01      	cmp	r3, #1
 80152c2:	d008      	beq.n	80152d6 <HAL_TIM_OC_DelayElapsedCallback+0x22>
		else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 80152c4:	2b02      	cmp	r3, #2
 80152c6:	d1f9      	bne.n	80152bc <HAL_TIM_OC_DelayElapsedCallback+0x8>
			EGTN_MW_CP_average_adc(CP_SECTION_H, gADCData[ADC_CP_CAL]);
 80152c8:	4b07      	ldr	r3, [pc, #28]	; (80152e8 <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 80152ca:	2000      	movs	r0, #0
 80152cc:	89d9      	ldrh	r1, [r3, #14]
 80152ce:	b289      	uxth	r1, r1
 80152d0:	f000 f8fe 	bl	80154d0 <EGTN_MW_CP_average_adc>
}
 80152d4:	e7f2      	b.n	80152bc <HAL_TIM_OC_DelayElapsedCallback+0x8>
			EGTN_MW_CP_average_adc(CP_SECTION_L, gADCData[ADC_CP_CAL]);
 80152d6:	4b04      	ldr	r3, [pc, #16]	; (80152e8 <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 80152d8:	2001      	movs	r0, #1
 80152da:	89d9      	ldrh	r1, [r3, #14]
 80152dc:	b289      	uxth	r1, r1
 80152de:	f000 f8f7 	bl	80154d0 <EGTN_MW_CP_average_adc>
 80152e2:	e7eb      	b.n	80152bc <HAL_TIM_OC_DelayElapsedCallback+0x8>
 80152e4:	200011b0 	.word	0x200011b0
 80152e8:	20000bac 	.word	0x20000bac

080152ec <EGTN_MW_CP_init>:
	if((persent < 0) || (persent > 100))
	{
		return EGTN_FALSE;
	}

	CP.PWM_Duty = persent;
 80152ec:	2000      	movs	r0, #0
{
 80152ee:	b570      	push	{r4, r5, r6, lr}
	CP.PWM_Duty = persent;
 80152f0:	4913      	ldr	r1, [pc, #76]	; (8015340 <EGTN_MW_CP_init+0x54>)
 80152f2:	4c14      	ldr	r4, [pc, #80]	; (8015344 <EGTN_MW_CP_init+0x58>)
	CP.State = default0;
 80152f4:	2500      	movs	r5, #0
	CP.PWM_Duty = persent;
 80152f6:	6020      	str	r0, [r4, #0]
 80152f8:	6061      	str	r1, [r4, #4]
	EGTN_MW_PWM_set_duty(CP.PWM_Duty);
 80152fa:	f000 fbe5 	bl	8015ac8 <EGTN_MW_PWM_set_duty>
	EGTN_LIB_DEBOUNCECHECK_init(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH);
 80152fe:	0020      	movs	r0, r4
 8015300:	2103      	movs	r1, #3
 8015302:	3011      	adds	r0, #17
	CP.State = default0;
 8015304:	7425      	strb	r5, [r4, #16]
	EGTN_LIB_DEBOUNCECHECK_init(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH);
 8015306:	f7ff f90d 	bl	8014524 <EGTN_LIB_DEBOUNCECHECK_init>
	CP.H.complete_ADC = 0;
 801530a:	2320      	movs	r3, #32
	CP.L.ave_Volt = 0;
 801530c:	2200      	movs	r2, #0
	CP.H.complete_ADC = 0;
 801530e:	54e5      	strb	r5, [r4, r3]
	CP.L.ave_Volt = 0;
 8015310:	2300      	movs	r3, #0
 8015312:	6622      	str	r2, [r4, #96]	; 0x60
 8015314:	6663      	str	r3, [r4, #100]	; 0x64
	CP.L.sum_Volt = 0;
 8015316:	65a2      	str	r2, [r4, #88]	; 0x58
 8015318:	65e3      	str	r3, [r4, #92]	; 0x5c
	CP.L.val_Volt = 0;
 801531a:	6522      	str	r2, [r4, #80]	; 0x50
 801531c:	6563      	str	r3, [r4, #84]	; 0x54
	CP.H.val_Volt = 0;
 801531e:	62a2      	str	r2, [r4, #40]	; 0x28
 8015320:	62e3      	str	r3, [r4, #44]	; 0x2c
	CP.H.sum_Volt = 0;
 8015322:	6322      	str	r2, [r4, #48]	; 0x30
 8015324:	6363      	str	r3, [r4, #52]	; 0x34
	CP.H.ave_Volt = 0;
 8015326:	63a2      	str	r2, [r4, #56]	; 0x38
 8015328:	63e3      	str	r3, [r4, #60]	; 0x3c
	CP.L.complete_ADC = 0;
 801532a:	2348      	movs	r3, #72	; 0x48
 801532c:	54e5      	strb	r5, [r4, r3]
    CP.State_bk = CP.State;
 801532e:	7c22      	ldrb	r2, [r4, #16]
 8015330:	3320      	adds	r3, #32
	CP.H.val_ADC = 0;
 8015332:	61a5      	str	r5, [r4, #24]
	CP.H.ave_ADC = 0;
 8015334:	61e5      	str	r5, [r4, #28]
	CP.L.val_ADC = 0;
 8015336:	6425      	str	r5, [r4, #64]	; 0x40
	CP.L.ave_ADC = 0;
 8015338:	6465      	str	r5, [r4, #68]	; 0x44
    CP.State_bk = CP.State;
 801533a:	54e2      	strb	r2, [r4, r3]
}
 801533c:	bd70      	pop	{r4, r5, r6, pc}
 801533e:	46c0      	nop			; (mov r8, r8)
 8015340:	40590000 	.word	0x40590000
 8015344:	20000fb0 	.word	0x20000fb0

08015348 <EGTN_MW_CP_set_duty>:
{
 8015348:	b570      	push	{r4, r5, r6, lr}
	if((persent < 0) || (persent > 100))
 801534a:	2200      	movs	r2, #0
 801534c:	2300      	movs	r3, #0
{
 801534e:	0004      	movs	r4, r0
 8015350:	000d      	movs	r5, r1
	if((persent < 0) || (persent > 100))
 8015352:	f7fa ff8b 	bl	801026c <__aeabi_dcmplt>
 8015356:	2800      	cmp	r0, #0
 8015358:	d113      	bne.n	8015382 <EGTN_MW_CP_set_duty+0x3a>
 801535a:	4b0b      	ldr	r3, [pc, #44]	; (8015388 <EGTN_MW_CP_set_duty+0x40>)
 801535c:	2200      	movs	r2, #0
 801535e:	0020      	movs	r0, r4
 8015360:	0029      	movs	r1, r5
 8015362:	f7fa ff97 	bl	8010294 <__aeabi_dcmpgt>
 8015366:	0003      	movs	r3, r0
		return EGTN_FALSE;
 8015368:	2000      	movs	r0, #0
	if((persent < 0) || (persent > 100))
 801536a:	2b00      	cmp	r3, #0
 801536c:	d000      	beq.n	8015370 <EGTN_MW_CP_set_duty+0x28>

	return EGTN_TRUE;
}
 801536e:	bd70      	pop	{r4, r5, r6, pc}
	CP.PWM_Duty = persent;
 8015370:	4b06      	ldr	r3, [pc, #24]	; (801538c <EGTN_MW_CP_set_duty+0x44>)
	EGTN_MW_PWM_set_duty(CP.PWM_Duty);
 8015372:	0020      	movs	r0, r4
 8015374:	0029      	movs	r1, r5
	CP.PWM_Duty = persent;
 8015376:	601c      	str	r4, [r3, #0]
 8015378:	605d      	str	r5, [r3, #4]
	EGTN_MW_PWM_set_duty(CP.PWM_Duty);
 801537a:	f000 fba5 	bl	8015ac8 <EGTN_MW_PWM_set_duty>
 801537e:	2001      	movs	r0, #1
 8015380:	e7f5      	b.n	801536e <EGTN_MW_CP_set_duty+0x26>
		return EGTN_FALSE;
 8015382:	2000      	movs	r0, #0
 8015384:	e7f3      	b.n	801536e <EGTN_MW_CP_set_duty+0x26>
 8015386:	46c0      	nop			; (mov r8, r8)
 8015388:	40590000 	.word	0x40590000
 801538c:	20000fb0 	.word	0x20000fb0

08015390 <EGTN_MW_CP_get_h_final_voltage>:
{
	return CP.PWM_Duty;
}
double EGTN_MW_CP_get_h_final_voltage()
{
	return CP.H.ave_Volt;
 8015390:	4b01      	ldr	r3, [pc, #4]	; (8015398 <EGTN_MW_CP_get_h_final_voltage+0x8>)
 8015392:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8015394:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
}
 8015396:	4770      	bx	lr
 8015398:	20000fb0 	.word	0x20000fb0

0801539c <EGTN_MW_CP_get_l_final_voltage>:
double EGTN_MW_CP_get_l_final_voltage()
{
	return CP.L.ave_Volt;
 801539c:	4b01      	ldr	r3, [pc, #4]	; (80153a4 <EGTN_MW_CP_get_l_final_voltage+0x8>)
 801539e:	6e18      	ldr	r0, [r3, #96]	; 0x60
 80153a0:	6e59      	ldr	r1, [r3, #100]	; 0x64
}
 80153a2:	4770      	bx	lr
 80153a4:	20000fb0 	.word	0x20000fb0

080153a8 <EGTN_MW_CP_get_cp_state>:

CP_StateDef EGTN_MW_CP_get_cp_state()
{
	return CP.State;
 80153a8:	4b01      	ldr	r3, [pc, #4]	; (80153b0 <EGTN_MW_CP_get_cp_state+0x8>)
 80153aa:	7c18      	ldrb	r0, [r3, #16]
}
 80153ac:	4770      	bx	lr
 80153ae:	46c0      	nop			; (mov r8, r8)
 80153b0:	20000fb0 	.word	0x20000fb0

080153b4 <EGTN_MW_CP_cal_ampe_to_duty>:

/* KC 61851-1 Table A.5  */
uint16_t EGTN_MW_CP_cal_ampe_to_duty(uint16_t Ampe)
{
 80153b4:	b570      	push	{r4, r5, r6, lr}
 80153b6:	0004      	movs	r4, r0
 80153b8:	2505      	movs	r5, #5
	double temp_Ampe = (double)Ampe;
	double temp_Duty = 5;

	/* 6A ~ 51A */
	if((temp_Ampe > 5) && (temp_Ampe <= 51))
 80153ba:	2805      	cmp	r0, #5
 80153bc:	d90b      	bls.n	80153d6 <EGTN_MW_CP_cal_ampe_to_duty+0x22>
	double temp_Ampe = (double)Ampe;
 80153be:	f7fd fbc9 	bl	8012b54 <__aeabi_ui2d>
	if((temp_Ampe > 5) && (temp_Ampe <= 51))
 80153c2:	2c33      	cmp	r4, #51	; 0x33
 80153c4:	d809      	bhi.n	80153da <EGTN_MW_CP_cal_ampe_to_duty+0x26>
	{
		temp_Duty = temp_Ampe / 0.6F;
 80153c6:	2280      	movs	r2, #128	; 0x80
 80153c8:	4b0b      	ldr	r3, [pc, #44]	; (80153f8 <EGTN_MW_CP_cal_ampe_to_duty+0x44>)
 80153ca:	05d2      	lsls	r2, r2, #23
 80153cc:	f7fc f93a 	bl	8011644 <__aeabi_ddiv>
 80153d0:	f7fa ffaa 	bl	8010328 <__aeabi_d2uiz>
 80153d4:	b285      	uxth	r5, r0
	{
		temp_Duty = ( temp_Ampe / 2.5F + 64.0F );
	}

	return (uint16_t)temp_Duty;
}
 80153d6:	0028      	movs	r0, r5
 80153d8:	bd70      	pop	{r4, r5, r6, pc}
	else if((temp_Ampe > 51) && (temp_Ampe <= 80))
 80153da:	2c50      	cmp	r4, #80	; 0x50
 80153dc:	d8fb      	bhi.n	80153d6 <EGTN_MW_CP_cal_ampe_to_duty+0x22>
		temp_Duty = ( temp_Ampe / 2.5F + 64.0F );
 80153de:	2200      	movs	r2, #0
 80153e0:	4b06      	ldr	r3, [pc, #24]	; (80153fc <EGTN_MW_CP_cal_ampe_to_duty+0x48>)
 80153e2:	f7fc f92f 	bl	8011644 <__aeabi_ddiv>
 80153e6:	2200      	movs	r2, #0
 80153e8:	4b05      	ldr	r3, [pc, #20]	; (8015400 <EGTN_MW_CP_cal_ampe_to_duty+0x4c>)
 80153ea:	f7fb fdc1 	bl	8010f70 <__aeabi_dadd>
 80153ee:	f7fa ff9b 	bl	8010328 <__aeabi_d2uiz>
 80153f2:	b285      	uxth	r5, r0
 80153f4:	e7ef      	b.n	80153d6 <EGTN_MW_CP_cal_ampe_to_duty+0x22>
 80153f6:	46c0      	nop			; (mov r8, r8)
 80153f8:	3fe33333 	.word	0x3fe33333
 80153fc:	40040000 	.word	0x40040000
 8015400:	40500000 	.word	0x40500000

08015404 <EGTN_MW_CP_print_cp_state>:


uint8_t EGTN_MW_CP_print_cp_state()
{
	if(CP.State != CP.State_bk)
 8015404:	2268      	movs	r2, #104	; 0x68
{
 8015406:	b510      	push	{r4, lr}
	if(CP.State != CP.State_bk)
 8015408:	4c25      	ldr	r4, [pc, #148]	; (80154a0 <EGTN_MW_CP_print_cp_state+0x9c>)
 801540a:	7c23      	ldrb	r3, [r4, #16]
 801540c:	5ca2      	ldrb	r2, [r4, r2]
 801540e:	429a      	cmp	r2, r3
 8015410:	d011      	beq.n	8015436 <EGTN_MW_CP_print_cp_state+0x32>
	{
		switch(CP.State)
 8015412:	2b0a      	cmp	r3, #10
 8015414:	d80d      	bhi.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
 8015416:	4a23      	ldr	r2, [pc, #140]	; (80154a4 <EGTN_MW_CP_print_cp_state+0xa0>)
 8015418:	009b      	lsls	r3, r3, #2
 801541a:	58d3      	ldr	r3, [r2, r3]
 801541c:	469f      	mov	pc, r3
			case Err_DC :
				printf("@@@@ CP_ADC_State : Err_H : %d / 100 @@@@ \r\n", ((int)EGTN_MW_CP_get_h_final_voltage() * 100));
			break;

			case Err_PWML :
				printf("@@@@ CP_ADC_State : Err_L : %d / 100 @@@@ \r\n", ((int)EGTN_MW_CP_get_l_final_voltage() * 100));
 801541e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8015420:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8015422:	f7fd fb31 	bl	8012a88 <__aeabi_d2iz>
 8015426:	2164      	movs	r1, #100	; 0x64
 8015428:	4341      	muls	r1, r0
 801542a:	481f      	ldr	r0, [pc, #124]	; (80154a8 <EGTN_MW_CP_print_cp_state+0xa4>)
 801542c:	f003 fca8 	bl	8018d80 <iprintf>
			break;
 8015430:	7c23      	ldrb	r3, [r4, #16]

		}

		CP.State_bk = CP.State;
 8015432:	2268      	movs	r2, #104	; 0x68
 8015434:	54a3      	strb	r3, [r4, r2]
	}

	return EGTN_TRUE;
}
 8015436:	2001      	movs	r0, #1
 8015438:	bd10      	pop	{r4, pc}
				printf("@@@@ CP_ADC_State : Err_H : %d / 100 @@@@ \r\n", ((int)EGTN_MW_CP_get_h_final_voltage() * 100));
 801543a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 801543c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801543e:	f7fd fb23 	bl	8012a88 <__aeabi_d2iz>
 8015442:	2164      	movs	r1, #100	; 0x64
 8015444:	4341      	muls	r1, r0
 8015446:	4819      	ldr	r0, [pc, #100]	; (80154ac <EGTN_MW_CP_print_cp_state+0xa8>)
 8015448:	f003 fc9a 	bl	8018d80 <iprintf>
			break;
 801544c:	7c23      	ldrb	r3, [r4, #16]
 801544e:	e7f0      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : default0 @@@@ \r\n");
 8015450:	4817      	ldr	r0, [pc, #92]	; (80154b0 <EGTN_MW_CP_print_cp_state+0xac>)
 8015452:	f003 fd21 	bl	8018e98 <puts>
			break;
 8015456:	7c23      	ldrb	r3, [r4, #16]
 8015458:	e7eb      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : DC_12V @@@@ \r\n");
 801545a:	4816      	ldr	r0, [pc, #88]	; (80154b4 <EGTN_MW_CP_print_cp_state+0xb0>)
 801545c:	f003 fd1c 	bl	8018e98 <puts>
			break;
 8015460:	7c23      	ldrb	r3, [r4, #16]
 8015462:	e7e6      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : DC_9V @@@@ \r\n");
 8015464:	4814      	ldr	r0, [pc, #80]	; (80154b8 <EGTN_MW_CP_print_cp_state+0xb4>)
 8015466:	f003 fd17 	bl	8018e98 <puts>
			break;
 801546a:	7c23      	ldrb	r3, [r4, #16]
 801546c:	e7e1      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : DC_6V @@@@ \r\n");
 801546e:	4813      	ldr	r0, [pc, #76]	; (80154bc <EGTN_MW_CP_print_cp_state+0xb8>)
 8015470:	f003 fd12 	bl	8018e98 <puts>
			break;
 8015474:	7c23      	ldrb	r3, [r4, #16]
 8015476:	e7dc      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : PWM_12V @@@@ \r\n");
 8015478:	4811      	ldr	r0, [pc, #68]	; (80154c0 <EGTN_MW_CP_print_cp_state+0xbc>)
 801547a:	f003 fd0d 	bl	8018e98 <puts>
			break;
 801547e:	7c23      	ldrb	r3, [r4, #16]
 8015480:	e7d7      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : PWM_9V @@@@ \r\n");
 8015482:	4810      	ldr	r0, [pc, #64]	; (80154c4 <EGTN_MW_CP_print_cp_state+0xc0>)
 8015484:	f003 fd08 	bl	8018e98 <puts>
			break;
 8015488:	7c23      	ldrb	r3, [r4, #16]
 801548a:	e7d2      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : PWM_6V @@@@ \r\n");
 801548c:	480e      	ldr	r0, [pc, #56]	; (80154c8 <EGTN_MW_CP_print_cp_state+0xc4>)
 801548e:	f003 fd03 	bl	8018e98 <puts>
			break;
 8015492:	7c23      	ldrb	r3, [r4, #16]
 8015494:	e7cd      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : DC_N12V @@@@ \r\n");
 8015496:	480d      	ldr	r0, [pc, #52]	; (80154cc <EGTN_MW_CP_print_cp_state+0xc8>)
 8015498:	f003 fcfe 	bl	8018e98 <puts>
			break;
 801549c:	7c23      	ldrb	r3, [r4, #16]
 801549e:	e7c8      	b.n	8015432 <EGTN_MW_CP_print_cp_state+0x2e>
 80154a0:	20000fb0 	.word	0x20000fb0
 80154a4:	0801a958 	.word	0x0801a958
 80154a8:	0801a928 	.word	0x0801a928
 80154ac:	0801a8f8 	.word	0x0801a8f8
 80154b0:	0801a7d8 	.word	0x0801a7d8
 80154b4:	0801a7fc 	.word	0x0801a7fc
 80154b8:	0801a820 	.word	0x0801a820
 80154bc:	0801a844 	.word	0x0801a844
 80154c0:	0801a868 	.word	0x0801a868
 80154c4:	0801a88c 	.word	0x0801a88c
 80154c8:	0801a8b0 	.word	0x0801a8b0
 80154cc:	0801a8d4 	.word	0x0801a8d4

080154d0 <EGTN_MW_CP_average_adc>:

uint8_t EGTN_MW_CP_average_adc(uint8_t section, uint16_t adcvalue)
{
 80154d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154d2:	46ce      	mov	lr, r9
 80154d4:	4647      	mov	r7, r8
 80154d6:	0004      	movs	r4, r0
 80154d8:	b580      	push	{r7, lr}
	switch(section)
 80154da:	2800      	cmp	r0, #0
 80154dc:	d02d      	beq.n	801553a <EGTN_MW_CP_average_adc+0x6a>
 80154de:	2801      	cmp	r0, #1
 80154e0:	d126      	bne.n	8015530 <EGTN_MW_CP_average_adc+0x60>
			{
				return EGTN_FALSE;
			}
		break;
		case CP_SECTION_L:
			CP.L.val_ADC = adcvalue;
 80154e2:	2340      	movs	r3, #64	; 0x40

			if(CP.L.complete_ADC == 0)
 80154e4:	2748      	movs	r7, #72	; 0x48
			CP.L.val_ADC = adcvalue;
 80154e6:	4d25      	ldr	r5, [pc, #148]	; (801557c <EGTN_MW_CP_average_adc+0xac>)
 80154e8:	52e9      	strh	r1, [r5, r3]
			if(CP.L.complete_ADC == 0)
 80154ea:	5dee      	ldrb	r6, [r5, r7]
 80154ec:	2e00      	cmp	r6, #0
 80154ee:	d11f      	bne.n	8015530 <EGTN_MW_CP_average_adc+0x60>
			{
				CP.L.sum_ADC += CP.L.val_ADC;
 80154f0:	3302      	adds	r3, #2
 80154f2:	5ae8      	ldrh	r0, [r5, r3]
 80154f4:	4698      	mov	r8, r3
 80154f6:	1808      	adds	r0, r1, r0
 80154f8:	b280      	uxth	r0, r0
 80154fa:	52e8      	strh	r0, [r5, r3]
				CP.L.ave_cnt++;
 80154fc:	3304      	adds	r3, #4
 80154fe:	4699      	mov	r9, r3
 8015500:	464a      	mov	r2, r9
 8015502:	5aeb      	ldrh	r3, [r5, r3]
 8015504:	3301      	adds	r3, #1
 8015506:	b29b      	uxth	r3, r3
 8015508:	52ab      	strh	r3, [r5, r2]
				if(CP.L.ave_cnt >= CP_ADC_AVE_BUF_LENGTH)
 801550a:	2b07      	cmp	r3, #7
 801550c:	d934      	bls.n	8015578 <EGTN_MW_CP_average_adc+0xa8>
				{
					CP.L.ave_ADC = CP.L.sum_ADC * CP_ADC_AVE_BUF_LENGTH_REVERSE;
 801550e:	f7fb fce9 	bl	8010ee4 <__aeabi_i2f>
 8015512:	21f8      	movs	r1, #248	; 0xf8
 8015514:	0589      	lsls	r1, r1, #22
 8015516:	f7fb f9e3 	bl	80108e0 <__aeabi_fmul>
 801551a:	f7fa feed 	bl	80102f8 <__aeabi_f2uiz>
 801551e:	2344      	movs	r3, #68	; 0x44
 8015520:	52e8      	strh	r0, [r5, r3]

					CP.L.sum_ADC = 0;
 8015522:	4643      	mov	r3, r8
 8015524:	52ee      	strh	r6, [r5, r3]
					CP.L.ave_cnt = 0;
 8015526:	464b      	mov	r3, r9

					CP.L.complete_ADC = 1;
					return EGTN_TRUE;
 8015528:	2001      	movs	r0, #1
					CP.L.ave_cnt = 0;
 801552a:	52ee      	strh	r6, [r5, r3]
					CP.L.complete_ADC = 1;
 801552c:	55ec      	strb	r4, [r5, r7]
					return EGTN_TRUE;
 801552e:	e000      	b.n	8015532 <EGTN_MW_CP_average_adc+0x62>
				return EGTN_FALSE;
 8015530:	2000      	movs	r0, #0
		break;
		default :
			return EGTN_FALSE;
		break;
	}
}
 8015532:	bcc0      	pop	{r6, r7}
 8015534:	46b9      	mov	r9, r7
 8015536:	46b0      	mov	r8, r6
 8015538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(CP.H.complete_ADC == 0)
 801553a:	2620      	movs	r6, #32
			CP.H.val_ADC = adcvalue;
 801553c:	4c0f      	ldr	r4, [pc, #60]	; (801557c <EGTN_MW_CP_average_adc+0xac>)
 801553e:	8321      	strh	r1, [r4, #24]
			if(CP.H.complete_ADC == 0)
 8015540:	5da5      	ldrb	r5, [r4, r6]
 8015542:	2d00      	cmp	r5, #0
 8015544:	d1f4      	bne.n	8015530 <EGTN_MW_CP_average_adc+0x60>
				CP.H.sum_ADC += CP.H.val_ADC;
 8015546:	8b60      	ldrh	r0, [r4, #26]
				CP.H.ave_cnt++;
 8015548:	8be3      	ldrh	r3, [r4, #30]
				CP.H.sum_ADC += CP.H.val_ADC;
 801554a:	1808      	adds	r0, r1, r0
				CP.H.ave_cnt++;
 801554c:	3301      	adds	r3, #1
				CP.H.sum_ADC += CP.H.val_ADC;
 801554e:	b280      	uxth	r0, r0
				CP.H.ave_cnt++;
 8015550:	b29b      	uxth	r3, r3
				CP.H.sum_ADC += CP.H.val_ADC;
 8015552:	8360      	strh	r0, [r4, #26]
				CP.H.ave_cnt++;
 8015554:	83e3      	strh	r3, [r4, #30]
				if(CP.H.ave_cnt >= CP_ADC_AVE_BUF_LENGTH)
 8015556:	2b07      	cmp	r3, #7
 8015558:	d90e      	bls.n	8015578 <EGTN_MW_CP_average_adc+0xa8>
					CP.H.ave_ADC = CP.H.sum_ADC * CP_ADC_AVE_BUF_LENGTH_REVERSE;
 801555a:	f7fb fcc3 	bl	8010ee4 <__aeabi_i2f>
 801555e:	21f8      	movs	r1, #248	; 0xf8
 8015560:	0589      	lsls	r1, r1, #22
 8015562:	f7fb f9bd 	bl	80108e0 <__aeabi_fmul>
 8015566:	f7fa fec7 	bl	80102f8 <__aeabi_f2uiz>
					CP.H.complete_ADC = 1;
 801556a:	2301      	movs	r3, #1
					CP.H.ave_ADC = CP.H.sum_ADC * CP_ADC_AVE_BUF_LENGTH_REVERSE;
 801556c:	83a0      	strh	r0, [r4, #28]
					CP.H.sum_ADC = 0;
 801556e:	8365      	strh	r5, [r4, #26]
					return EGTN_TRUE;
 8015570:	2001      	movs	r0, #1
					CP.H.ave_cnt = 0;
 8015572:	83e5      	strh	r5, [r4, #30]
					CP.H.complete_ADC = 1;
 8015574:	55a3      	strb	r3, [r4, r6]
					return EGTN_TRUE;
 8015576:	e7dc      	b.n	8015532 <EGTN_MW_CP_average_adc+0x62>
					return EGTN_CONTINUE;
 8015578:	2002      	movs	r0, #2
 801557a:	e7da      	b.n	8015532 <EGTN_MW_CP_average_adc+0x62>
 801557c:	20000fb0 	.word	0x20000fb0

08015580 <EGTN_MW_CP_calculate_adc>:
	}
	return EGTN_CONTINUE;
}
#else
uint8_t EGTN_MW_CP_calculate_adc()
{
 8015580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if(CP.H.complete_ADC == 1)
 8015582:	2620      	movs	r6, #32
 8015584:	4c2d      	ldr	r4, [pc, #180]	; (801563c <EGTN_MW_CP_calculate_adc+0xbc>)
 8015586:	5da3      	ldrb	r3, [r4, r6]
 8015588:	2b01      	cmp	r3, #1
 801558a:	d006      	beq.n	801559a <EGTN_MW_CP_calculate_adc+0x1a>
	int32_t temp_CP_H_ave = 0;
	int32_t temp_CP_L_ave = 0;
	double CP_H_mcu_v = 0.0f;
	double CP_L_mcu_v = 0.0f;

	if(EGTN_TRUE == EGTN_MW_RELAY_get_cp_ctl())
 801558c:	f000 fb48 	bl	8015c20 <EGTN_MW_RELAY_get_cp_ctl>
		CP.H.sum_Volt = 0;
		CP.L.sum_Volt = 0;
		CP.H.ave_Volt = 0;
		CP.L.ave_Volt = 0;
	}
	return EGTN_CONTINUE;
 8015590:	2502      	movs	r5, #2
	if(EGTN_TRUE == EGTN_MW_RELAY_get_cp_ctl())
 8015592:	2801      	cmp	r0, #1
 8015594:	d13b      	bne.n	801560e <EGTN_MW_CP_calculate_adc+0x8e>
}
 8015596:	0028      	movs	r0, r5
 8015598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(CP.L.complete_ADC == 1)
 801559a:	2748      	movs	r7, #72	; 0x48
 801559c:	5de3      	ldrb	r3, [r4, r7]
 801559e:	2b01      	cmp	r3, #1
 80155a0:	d1f4      	bne.n	801558c <EGTN_MW_CP_calculate_adc+0xc>
	if(EGTN_TRUE == EGTN_MW_RELAY_get_cp_ctl())
 80155a2:	f000 fb3d 	bl	8015c20 <EGTN_MW_RELAY_get_cp_ctl>
 80155a6:	0005      	movs	r5, r0
 80155a8:	2801      	cmp	r0, #1
 80155aa:	d130      	bne.n	801560e <EGTN_MW_CP_calculate_adc+0x8e>
			temp_CP_H_ave = (int32_t)CP.H.ave_ADC;
 80155ac:	8ba0      	ldrh	r0, [r4, #28]
			CP_H_mcu_v = (double)ADC_TO_ALPHA * (double)temp_CP_H_ave;
 80155ae:	f7fd faa1 	bl	8012af4 <__aeabi_i2d>
 80155b2:	22a0      	movs	r2, #160	; 0xa0
 80155b4:	4b22      	ldr	r3, [pc, #136]	; (8015640 <EGTN_MW_CP_calculate_adc+0xc0>)
 80155b6:	0612      	lsls	r2, r2, #24
 80155b8:	f7fc fc4a 	bl	8011e50 <__aeabi_dmul>
 80155bc:	0002      	movs	r2, r0
			CP.H.ave_Volt = ((CP_V_SHIFT - CP_H_mcu_v) * CP_V_ALPHA);
 80155be:	20a0      	movs	r0, #160	; 0xa0
			CP_H_mcu_v = (double)ADC_TO_ALPHA * (double)temp_CP_H_ave;
 80155c0:	000b      	movs	r3, r1
			CP.H.ave_Volt = ((CP_V_SHIFT - CP_H_mcu_v) * CP_V_ALPHA);
 80155c2:	0600      	lsls	r0, r0, #24
 80155c4:	491f      	ldr	r1, [pc, #124]	; (8015644 <EGTN_MW_CP_calculate_adc+0xc4>)
 80155c6:	f7fc feaf 	bl	8012328 <__aeabi_dsub>
 80155ca:	22e0      	movs	r2, #224	; 0xe0
 80155cc:	4b1e      	ldr	r3, [pc, #120]	; (8015648 <EGTN_MW_CP_calculate_adc+0xc8>)
 80155ce:	0612      	lsls	r2, r2, #24
 80155d0:	f7fc fc3e 	bl	8011e50 <__aeabi_dmul>
			temp_CP_L_ave = (int32_t)CP.L.ave_ADC;
 80155d4:	2344      	movs	r3, #68	; 0x44
			CP.H.ave_Volt = ((CP_V_SHIFT - CP_H_mcu_v) * CP_V_ALPHA);
 80155d6:	63a0      	str	r0, [r4, #56]	; 0x38
 80155d8:	63e1      	str	r1, [r4, #60]	; 0x3c
			temp_CP_L_ave = (int32_t)CP.L.ave_ADC;
 80155da:	5ae0      	ldrh	r0, [r4, r3]
			CP_L_mcu_v = (double)ADC_TO_ALPHA * (double)temp_CP_L_ave;
 80155dc:	f7fd fa8a 	bl	8012af4 <__aeabi_i2d>
 80155e0:	22a0      	movs	r2, #160	; 0xa0
 80155e2:	4b17      	ldr	r3, [pc, #92]	; (8015640 <EGTN_MW_CP_calculate_adc+0xc0>)
 80155e4:	0612      	lsls	r2, r2, #24
 80155e6:	f7fc fc33 	bl	8011e50 <__aeabi_dmul>
 80155ea:	0002      	movs	r2, r0
			CP.L.ave_Volt = ((CP_V_SHIFT - CP_L_mcu_v) * CP_V_ALPHA);
 80155ec:	20a0      	movs	r0, #160	; 0xa0
			CP_L_mcu_v = (double)ADC_TO_ALPHA * (double)temp_CP_L_ave;
 80155ee:	000b      	movs	r3, r1
			CP.L.ave_Volt = ((CP_V_SHIFT - CP_L_mcu_v) * CP_V_ALPHA);
 80155f0:	0600      	lsls	r0, r0, #24
 80155f2:	4914      	ldr	r1, [pc, #80]	; (8015644 <EGTN_MW_CP_calculate_adc+0xc4>)
 80155f4:	f7fc fe98 	bl	8012328 <__aeabi_dsub>
 80155f8:	22e0      	movs	r2, #224	; 0xe0
 80155fa:	4b13      	ldr	r3, [pc, #76]	; (8015648 <EGTN_MW_CP_calculate_adc+0xc8>)
 80155fc:	0612      	lsls	r2, r2, #24
 80155fe:	f7fc fc27 	bl	8011e50 <__aeabi_dmul>
			CP.H.complete_ADC = 0;
 8015602:	2300      	movs	r3, #0
			CP.L.ave_Volt = ((CP_V_SHIFT - CP_L_mcu_v) * CP_V_ALPHA);
 8015604:	6620      	str	r0, [r4, #96]	; 0x60
 8015606:	6661      	str	r1, [r4, #100]	; 0x64
			CP.H.complete_ADC = 0;
 8015608:	55a3      	strb	r3, [r4, r6]
			CP.L.complete_ADC = 0;
 801560a:	55e3      	strb	r3, [r4, r7]
			return EGTN_TRUE;
 801560c:	e7c3      	b.n	8015596 <EGTN_MW_CP_calculate_adc+0x16>
		EGTN_LIB_DEBOUNCECHECK_init(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH);
 801560e:	0020      	movs	r0, r4
 8015610:	2103      	movs	r1, #3
 8015612:	3011      	adds	r0, #17
 8015614:	f7fe ff86 	bl	8014524 <EGTN_LIB_DEBOUNCECHECK_init>
		CP.State = default0;
 8015618:	2300      	movs	r3, #0
		CP.H.val_Volt = 0;
 801561a:	2200      	movs	r2, #0
		CP.State = default0;
 801561c:	7423      	strb	r3, [r4, #16]
		CP.H.val_Volt = 0;
 801561e:	2300      	movs	r3, #0
	return EGTN_CONTINUE;
 8015620:	2502      	movs	r5, #2
		CP.H.val_Volt = 0;
 8015622:	62a2      	str	r2, [r4, #40]	; 0x28
 8015624:	62e3      	str	r3, [r4, #44]	; 0x2c
		CP.L.val_Volt = 0;
 8015626:	6522      	str	r2, [r4, #80]	; 0x50
 8015628:	6563      	str	r3, [r4, #84]	; 0x54
		CP.H.sum_Volt = 0;
 801562a:	6322      	str	r2, [r4, #48]	; 0x30
 801562c:	6363      	str	r3, [r4, #52]	; 0x34
		CP.L.sum_Volt = 0;
 801562e:	65a2      	str	r2, [r4, #88]	; 0x58
 8015630:	65e3      	str	r3, [r4, #92]	; 0x5c
		CP.H.ave_Volt = 0;
 8015632:	63a2      	str	r2, [r4, #56]	; 0x38
 8015634:	63e3      	str	r3, [r4, #60]	; 0x3c
		CP.L.ave_Volt = 0;
 8015636:	6622      	str	r2, [r4, #96]	; 0x60
 8015638:	6663      	str	r3, [r4, #100]	; 0x64
 801563a:	e7ac      	b.n	8015596 <EGTN_MW_CP_calculate_adc+0x16>
 801563c:	20000fb0 	.word	0x20000fb0
 8015640:	3f4a66b3 	.word	0x3f4a66b3
 8015644:	3ff18f90 	.word	0x3ff18f90
 8015648:	402c2e48 	.word	0x402c2e48

0801564c <EGTN_MW_CP_calculate_state>:
#endif

uint8_t EGTN_MW_CP_calculate_state()
{
 801564c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801564e:	46ce      	mov	lr, r9
 8015650:	4647      	mov	r7, r8
	return CP.PWM_Duty;
 8015652:	4b43      	ldr	r3, [pc, #268]	; (8015760 <EGTN_MW_CP_calculate_state+0x114>)
{
 8015654:	b580      	push	{r7, lr}
	return CP.PWM_Duty;
 8015656:	681c      	ldr	r4, [r3, #0]
 8015658:	685d      	ldr	r5, [r3, #4]
	return CP.H.ave_Volt;
 801565a:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 801565c:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
	return CP.PWM_Duty;
 801565e:	4698      	mov	r8, r3
#if 0
	double temp_l_final_volt = EGTN_MW_CP_get_l_final_voltage();
#endif
#endif

	EGTN_LIB_DEBOUNCECHECK_shift(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH);
 8015660:	2311      	movs	r3, #17
 8015662:	4443      	add	r3, r8
 8015664:	0018      	movs	r0, r3
 8015666:	2103      	movs	r1, #3
 8015668:	4699      	mov	r9, r3
 801566a:	f7fe ff67 	bl	801453c <EGTN_LIB_DEBOUNCECHECK_shift>

	if(temp_pwm_duty > 0)
 801566e:	2200      	movs	r2, #0
 8015670:	2300      	movs	r3, #0
 8015672:	0020      	movs	r0, r4
 8015674:	0029      	movs	r1, r5
 8015676:	f7fa fe0d 	bl	8010294 <__aeabi_dcmpgt>
 801567a:	2800      	cmp	r0, #0
 801567c:	d013      	beq.n	80156a6 <EGTN_MW_CP_calculate_state+0x5a>
	{
		if(temp_h_final_volt >= CP_P12V_MINIMUM)
 801567e:	2200      	movs	r2, #0
 8015680:	0030      	movs	r0, r6
 8015682:	0039      	movs	r1, r7
 8015684:	4b37      	ldr	r3, [pc, #220]	; (8015764 <EGTN_MW_CP_calculate_state+0x118>)
 8015686:	f7fa fe0f 	bl	80102a8 <__aeabi_dcmpge>
		{
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_12V);
 801568a:	2200      	movs	r2, #0
		if(temp_h_final_volt >= CP_P12V_MINIMUM)
 801568c:	2800      	cmp	r0, #0
 801568e:	d019      	beq.n	80156c4 <EGTN_MW_CP_calculate_state+0x78>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_12V);
 8015690:	0020      	movs	r0, r4
 8015692:	0029      	movs	r1, r5
 8015694:	4b34      	ldr	r3, [pc, #208]	; (8015768 <EGTN_MW_CP_calculate_state+0x11c>)
 8015696:	f7fa fde3 	bl	8010260 <__aeabi_dcmpeq>
 801569a:	2800      	cmp	r0, #0
 801569c:	d126      	bne.n	80156ec <EGTN_MW_CP_calculate_state+0xa0>
 801569e:	2104      	movs	r1, #4
 80156a0:	4648      	mov	r0, r9
 80156a2:	f7fe ff49 	bl	8014538 <EGTN_LIB_DEBOUNCECHECK_push>
#endif
#endif

	}

	if(EGTN_TRUE == EGTN_LIB_DEBOUNCECHECK_compare(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH, 0))
 80156a6:	4640      	mov	r0, r8
 80156a8:	2200      	movs	r2, #0
 80156aa:	2103      	movs	r1, #3
 80156ac:	3011      	adds	r0, #17
 80156ae:	f7fe ff53 	bl	8014558 <EGTN_LIB_DEBOUNCECHECK_compare>
 80156b2:	0004      	movs	r4, r0
 80156b4:	2801      	cmp	r0, #1
 80156b6:	d032      	beq.n	801571e <EGTN_MW_CP_calculate_state+0xd2>
		EGTN_MW_CP_print_cp_state();
#endif
		return EGTN_TRUE;
	}

	return EGTN_CONTINUE;
 80156b8:	2402      	movs	r4, #2
}
 80156ba:	0020      	movs	r0, r4
 80156bc:	bcc0      	pop	{r6, r7}
 80156be:	46b9      	mov	r9, r7
 80156c0:	46b0      	mov	r8, r6
 80156c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if(temp_h_final_volt >= CP_P9V_MINIMUM)
 80156c4:	0030      	movs	r0, r6
 80156c6:	0039      	movs	r1, r7
 80156c8:	4b28      	ldr	r3, [pc, #160]	; (801576c <EGTN_MW_CP_calculate_state+0x120>)
 80156ca:	f7fa fded 	bl	80102a8 <__aeabi_dcmpge>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_9V);
 80156ce:	2200      	movs	r2, #0
		else if(temp_h_final_volt >= CP_P9V_MINIMUM)
 80156d0:	2800      	cmp	r0, #0
 80156d2:	d010      	beq.n	80156f6 <EGTN_MW_CP_calculate_state+0xaa>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_9V);
 80156d4:	0020      	movs	r0, r4
 80156d6:	0029      	movs	r1, r5
 80156d8:	4b23      	ldr	r3, [pc, #140]	; (8015768 <EGTN_MW_CP_calculate_state+0x11c>)
 80156da:	f7fa fdc1 	bl	8010260 <__aeabi_dcmpeq>
 80156de:	2800      	cmp	r0, #0
 80156e0:	d12f      	bne.n	8015742 <EGTN_MW_CP_calculate_state+0xf6>
 80156e2:	2105      	movs	r1, #5
 80156e4:	4648      	mov	r0, r9
 80156e6:	f7fe ff27 	bl	8014538 <EGTN_LIB_DEBOUNCECHECK_push>
 80156ea:	e7dc      	b.n	80156a6 <EGTN_MW_CP_calculate_state+0x5a>
			else						EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, DC_12V);
 80156ec:	2101      	movs	r1, #1
 80156ee:	4648      	mov	r0, r9
 80156f0:	f7fe ff22 	bl	8014538 <EGTN_LIB_DEBOUNCECHECK_push>
 80156f4:	e7d7      	b.n	80156a6 <EGTN_MW_CP_calculate_state+0x5a>
		else if(temp_h_final_volt >= CP_P6V_MINIMUM)
 80156f6:	4b1e      	ldr	r3, [pc, #120]	; (8015770 <EGTN_MW_CP_calculate_state+0x124>)
 80156f8:	0030      	movs	r0, r6
 80156fa:	0039      	movs	r1, r7
 80156fc:	f7fa fdd4 	bl	80102a8 <__aeabi_dcmpge>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_6V);
 8015700:	2200      	movs	r2, #0
 8015702:	4b19      	ldr	r3, [pc, #100]	; (8015768 <EGTN_MW_CP_calculate_state+0x11c>)
		else if(temp_h_final_volt >= CP_P6V_MINIMUM)
 8015704:	2800      	cmp	r0, #0
 8015706:	d011      	beq.n	801572c <EGTN_MW_CP_calculate_state+0xe0>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_6V);
 8015708:	0020      	movs	r0, r4
 801570a:	0029      	movs	r1, r5
 801570c:	f7fa fda8 	bl	8010260 <__aeabi_dcmpeq>
 8015710:	2800      	cmp	r0, #0
 8015712:	d120      	bne.n	8015756 <EGTN_MW_CP_calculate_state+0x10a>
 8015714:	2106      	movs	r1, #6
 8015716:	4648      	mov	r0, r9
 8015718:	f7fe ff0e 	bl	8014538 <EGTN_LIB_DEBOUNCECHECK_push>
 801571c:	e7c3      	b.n	80156a6 <EGTN_MW_CP_calculate_state+0x5a>
		CP.State = CP.DebounceCheckBuf[CP_ADC_VALUE_INDEX];
 801571e:	4643      	mov	r3, r8
 8015720:	4642      	mov	r2, r8
 8015722:	7cdb      	ldrb	r3, [r3, #19]
 8015724:	7413      	strb	r3, [r2, #16]
		EGTN_MW_CP_print_cp_state();
 8015726:	f7ff fe6d 	bl	8015404 <EGTN_MW_CP_print_cp_state>
		return EGTN_TRUE;
 801572a:	e7c6      	b.n	80156ba <EGTN_MW_CP_calculate_state+0x6e>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, Err_PWMH);
 801572c:	0020      	movs	r0, r4
 801572e:	0029      	movs	r1, r5
 8015730:	f7fa fd96 	bl	8010260 <__aeabi_dcmpeq>
 8015734:	2800      	cmp	r0, #0
 8015736:	d109      	bne.n	801574c <EGTN_MW_CP_calculate_state+0x100>
 8015738:	2108      	movs	r1, #8
 801573a:	4648      	mov	r0, r9
 801573c:	f7fe fefc 	bl	8014538 <EGTN_LIB_DEBOUNCECHECK_push>
 8015740:	e7b1      	b.n	80156a6 <EGTN_MW_CP_calculate_state+0x5a>
			else						EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, DC_9V);
 8015742:	2102      	movs	r1, #2
 8015744:	4648      	mov	r0, r9
 8015746:	f7fe fef7 	bl	8014538 <EGTN_LIB_DEBOUNCECHECK_push>
 801574a:	e7ac      	b.n	80156a6 <EGTN_MW_CP_calculate_state+0x5a>
			else						EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, Err_DC);
 801574c:	210a      	movs	r1, #10
 801574e:	4648      	mov	r0, r9
 8015750:	f7fe fef2 	bl	8014538 <EGTN_LIB_DEBOUNCECHECK_push>
 8015754:	e7a7      	b.n	80156a6 <EGTN_MW_CP_calculate_state+0x5a>
			else						EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, DC_6V);
 8015756:	2103      	movs	r1, #3
 8015758:	4648      	mov	r0, r9
 801575a:	f7fe feed 	bl	8014538 <EGTN_LIB_DEBOUNCECHECK_push>
 801575e:	e7a2      	b.n	80156a6 <EGTN_MW_CP_calculate_state+0x5a>
 8015760:	20000fb0 	.word	0x20000fb0
 8015764:	40250000 	.word	0x40250000
 8015768:	40590000 	.word	0x40590000
 801576c:	401e0000 	.word	0x401e0000
 8015770:	3ff80000 	.word	0x3ff80000

08015774 <EGTN_MW_CP_main>:

void EGTN_MW_CP_main()
{
 8015774:	b510      	push	{r4, lr}
	if(EGTN_TRUE == EGTN_MW_CP_calculate_adc())
 8015776:	f7ff ff03 	bl	8015580 <EGTN_MW_CP_calculate_adc>
 801577a:	2801      	cmp	r0, #1
 801577c:	d000      	beq.n	8015780 <EGTN_MW_CP_main+0xc>
	{
		EGTN_MW_CP_calculate_state();
	}
}
 801577e:	bd10      	pop	{r4, pc}
		EGTN_MW_CP_calculate_state();
 8015780:	f7ff ff64 	bl	801564c <EGTN_MW_CP_calculate_state>
}
 8015784:	e7fb      	b.n	801577e <EGTN_MW_CP_main+0xa>
 8015786:	46c0      	nop			; (mov r8, r8)

08015788 <EGTN_MW_GPIO_init>:
		{BLE_WAKEUP_OUT_GPIO_Port,BLE_WAKEUP_OUT_Pin},//BLE_WAKEUP_OUT,
		{I_EMG_GPIO_Port,I_EMG_Pin}//I_EMG,
};

void EGTN_MW_GPIO_init()
{
 8015788:	b510      	push	{r4, lr}

	if(gpo_num >= E_GPO_MAX)
	{
		ret = 0;
	}
	if(1 == gpo_list[gpo_num].CtlLock)
 801578a:	4c2d      	ldr	r4, [pc, #180]	; (8015840 <EGTN_MW_GPIO_init+0xb8>)
 801578c:	79a3      	ldrb	r3, [r4, #6]
 801578e:	2b01      	cmp	r3, #1
 8015790:	d004      	beq.n	801579c <EGTN_MW_GPIO_init+0x14>
		ret = 0;
	}

	if(1 == ret)
	{
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 8015792:	2200      	movs	r2, #0
 8015794:	88a1      	ldrh	r1, [r4, #4]
 8015796:	6820      	ldr	r0, [r4, #0]
 8015798:	f001 f864 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 801579c:	7ba3      	ldrb	r3, [r4, #14]
 801579e:	2b01      	cmp	r3, #1
 80157a0:	d004      	beq.n	80157ac <EGTN_MW_GPIO_init+0x24>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80157a2:	2200      	movs	r2, #0
 80157a4:	89a1      	ldrh	r1, [r4, #12]
 80157a6:	68a0      	ldr	r0, [r4, #8]
 80157a8:	f001 f85c 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 80157ac:	7da3      	ldrb	r3, [r4, #22]
 80157ae:	2b01      	cmp	r3, #1
 80157b0:	d004      	beq.n	80157bc <EGTN_MW_GPIO_init+0x34>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80157b2:	2200      	movs	r2, #0
 80157b4:	8aa1      	ldrh	r1, [r4, #20]
 80157b6:	6920      	ldr	r0, [r4, #16]
 80157b8:	f001 f854 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 80157bc:	7fa3      	ldrb	r3, [r4, #30]
 80157be:	2b01      	cmp	r3, #1
 80157c0:	d004      	beq.n	80157cc <EGTN_MW_GPIO_init+0x44>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80157c2:	2200      	movs	r2, #0
 80157c4:	8ba1      	ldrh	r1, [r4, #28]
 80157c6:	69a0      	ldr	r0, [r4, #24]
 80157c8:	f001 f84c 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 80157cc:	2326      	movs	r3, #38	; 0x26
 80157ce:	5ce3      	ldrb	r3, [r4, r3]
 80157d0:	2b01      	cmp	r3, #1
 80157d2:	d004      	beq.n	80157de <EGTN_MW_GPIO_init+0x56>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80157d4:	2200      	movs	r2, #0
 80157d6:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 80157d8:	6a20      	ldr	r0, [r4, #32]
 80157da:	f001 f843 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 80157de:	232e      	movs	r3, #46	; 0x2e
 80157e0:	5ce3      	ldrb	r3, [r4, r3]
 80157e2:	2b01      	cmp	r3, #1
 80157e4:	d004      	beq.n	80157f0 <EGTN_MW_GPIO_init+0x68>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80157e6:	2200      	movs	r2, #0
 80157e8:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80157ea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80157ec:	f001 f83a 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 80157f0:	2336      	movs	r3, #54	; 0x36
 80157f2:	5ce3      	ldrb	r3, [r4, r3]
 80157f4:	2b01      	cmp	r3, #1
 80157f6:	d004      	beq.n	8015802 <EGTN_MW_GPIO_init+0x7a>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80157f8:	2200      	movs	r2, #0
 80157fa:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 80157fc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80157fe:	f001 f831 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 8015802:	233e      	movs	r3, #62	; 0x3e
 8015804:	5ce3      	ldrb	r3, [r4, r3]
 8015806:	2b01      	cmp	r3, #1
 8015808:	d004      	beq.n	8015814 <EGTN_MW_GPIO_init+0x8c>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 801580a:	2201      	movs	r2, #1
 801580c:	8fa1      	ldrh	r1, [r4, #60]	; 0x3c
 801580e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8015810:	f001 f828 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 8015814:	2346      	movs	r3, #70	; 0x46
 8015816:	5ce3      	ldrb	r3, [r4, r3]
 8015818:	2b01      	cmp	r3, #1
 801581a:	d005      	beq.n	8015828 <EGTN_MW_GPIO_init+0xa0>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 801581c:	2344      	movs	r3, #68	; 0x44
 801581e:	2200      	movs	r2, #0
 8015820:	5ae1      	ldrh	r1, [r4, r3]
 8015822:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8015824:	f001 f81e 	bl	8016864 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 8015828:	234e      	movs	r3, #78	; 0x4e
 801582a:	5ce3      	ldrb	r3, [r4, r3]
 801582c:	2b01      	cmp	r3, #1
 801582e:	d005      	beq.n	801583c <EGTN_MW_GPIO_init+0xb4>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 8015830:	234c      	movs	r3, #76	; 0x4c
 8015832:	2200      	movs	r2, #0
 8015834:	5ae1      	ldrh	r1, [r4, r3]
 8015836:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8015838:	f001 f814 	bl	8016864 <HAL_GPIO_WritePin>
}
 801583c:	bd10      	pop	{r4, pc}
 801583e:	46c0      	nop			; (mov r8, r8)
 8015840:	20000858 	.word	0x20000858

08015844 <EGTN_MW_GPIO_set_gpo>:
{
 8015844:	0003      	movs	r3, r0
 8015846:	b570      	push	{r4, r5, r6, lr}
		ret = 0;
 8015848:	2000      	movs	r0, #0
	if(gpo_num >= E_GPO_MAX)
 801584a:	2b09      	cmp	r3, #9
 801584c:	d80c      	bhi.n	8015868 <EGTN_MW_GPIO_set_gpo+0x24>
	if(1 == gpo_list[gpo_num].CtlLock)
 801584e:	4a07      	ldr	r2, [pc, #28]	; (801586c <EGTN_MW_GPIO_set_gpo+0x28>)
 8015850:	00db      	lsls	r3, r3, #3
 8015852:	18d4      	adds	r4, r2, r3
 8015854:	79a5      	ldrb	r5, [r4, #6]
 8015856:	2d01      	cmp	r5, #1
 8015858:	d006      	beq.n	8015868 <EGTN_MW_GPIO_set_gpo+0x24>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 801585a:	88a4      	ldrh	r4, [r4, #4]
 801585c:	5898      	ldr	r0, [r3, r2]
 801585e:	000a      	movs	r2, r1
 8015860:	0021      	movs	r1, r4
 8015862:	f000 ffff 	bl	8016864 <HAL_GPIO_WritePin>
 8015866:	2001      	movs	r0, #1
	}

	return ret;
}
 8015868:	bd70      	pop	{r4, r5, r6, pc}
 801586a:	46c0      	nop			; (mov r8, r8)
 801586c:	20000858 	.word	0x20000858

08015870 <EGTN_MW_GPIO_get_gpo>:
#endif
uint8_t EGTN_MW_GPIO_get_gpo(e_GPO gpo_num)
{
	uint8_t ret;

	if(GPIO_PIN_SET == HAL_GPIO_ReadPin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin))
 8015870:	4b06      	ldr	r3, [pc, #24]	; (801588c <EGTN_MW_GPIO_get_gpo+0x1c>)
 8015872:	00c0      	lsls	r0, r0, #3
 8015874:	181a      	adds	r2, r3, r0
{
 8015876:	b510      	push	{r4, lr}
	if(GPIO_PIN_SET == HAL_GPIO_ReadPin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin))
 8015878:	58c0      	ldr	r0, [r0, r3]
 801587a:	8891      	ldrh	r1, [r2, #4]
 801587c:	f000 ffec 	bl	8016858 <HAL_GPIO_ReadPin>
 8015880:	3801      	subs	r0, #1
 8015882:	4243      	negs	r3, r0
 8015884:	4158      	adcs	r0, r3
	else
	{
		ret = 0;
	}

	return ret;
 8015886:	b2c0      	uxtb	r0, r0
}
 8015888:	bd10      	pop	{r4, pc}
 801588a:	46c0      	nop			; (mov r8, r8)
 801588c:	20000858 	.word	0x20000858

08015890 <EGTN_MW_INDILED_sled_ctl>:
	//EGTN_MW_INDILED_bdled_ctl(BLACK);
	EGTN_MW_INDILED_sled_ctl(PURPLE);
}

uint8_t EGTN_MW_INDILED_sled_ctl(e_EGTN_INDI_LED_COLOR color)
{
 8015890:	b510      	push	{r4, lr}
 8015892:	2807      	cmp	r0, #7
 8015894:	d838      	bhi.n	8015908 <EGTN_MW_INDILED_sled_ctl+0x78>
 8015896:	4b1d      	ldr	r3, [pc, #116]	; (801590c <EGTN_MW_INDILED_sled_ctl+0x7c>)
 8015898:	0080      	lsls	r0, r0, #2
 801589a:	581b      	ldr	r3, [r3, r0]
 801589c:	469f      	mov	pc, r3
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_RESET);
			EGTN_MW_GPIO_set_gpo(B_LEDBAR, GPIO_PIN_SET);
		break;

		case WHITE :
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_SET);
 801589e:	2101      	movs	r1, #1
 80158a0:	2000      	movs	r0, #0
 80158a2:	f7ff ffcf 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_SET);
 80158a6:	2101      	movs	r1, #1
 80158a8:	2001      	movs	r0, #1
 80158aa:	f7ff ffcb 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(B_LEDBAR, GPIO_PIN_SET);
 80158ae:	2101      	movs	r1, #1
 80158b0:	2002      	movs	r0, #2
 80158b2:	f7ff ffc7 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(B_LEDBAR, GPIO_PIN_RESET);
		break;
	}

	return EGTN_TRUE;
}
 80158b6:	2001      	movs	r0, #1
 80158b8:	bd10      	pop	{r4, pc}
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_SET);
 80158ba:	2101      	movs	r1, #1
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 80158bc:	2000      	movs	r0, #0
 80158be:	f7ff ffc1 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_RESET);
 80158c2:	2100      	movs	r1, #0
 80158c4:	2001      	movs	r0, #1
 80158c6:	f7ff ffbd 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(B_LEDBAR, GPIO_PIN_RESET);
 80158ca:	2100      	movs	r1, #0
 80158cc:	2002      	movs	r0, #2
 80158ce:	f7ff ffb9 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
		break;
 80158d2:	e7f0      	b.n	80158b6 <EGTN_MW_INDILED_sled_ctl+0x26>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 80158d4:	2100      	movs	r1, #0
 80158d6:	2000      	movs	r0, #0
 80158d8:	f7ff ffb4 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_SET);
 80158dc:	2101      	movs	r1, #1
 80158de:	e7f1      	b.n	80158c4 <EGTN_MW_INDILED_sled_ctl+0x34>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 80158e0:	2100      	movs	r1, #0
 80158e2:	2000      	movs	r0, #0
 80158e4:	f7ff ffae 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_RESET);
 80158e8:	2100      	movs	r1, #0
 80158ea:	e7dd      	b.n	80158a8 <EGTN_MW_INDILED_sled_ctl+0x18>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_SET);
 80158ec:	2101      	movs	r1, #1
 80158ee:	2000      	movs	r0, #0
 80158f0:	f7ff ffa8 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_SET);
 80158f4:	2101      	movs	r1, #1
 80158f6:	e7e5      	b.n	80158c4 <EGTN_MW_INDILED_sled_ctl+0x34>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 80158f8:	2100      	movs	r1, #0
 80158fa:	e7d1      	b.n	80158a0 <EGTN_MW_INDILED_sled_ctl+0x10>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_SET);
 80158fc:	2101      	movs	r1, #1
 80158fe:	2000      	movs	r0, #0
 8015900:	f7ff ffa0 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_RESET);
 8015904:	2100      	movs	r1, #0
 8015906:	e7cf      	b.n	80158a8 <EGTN_MW_INDILED_sled_ctl+0x18>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 8015908:	2100      	movs	r1, #0
 801590a:	e7d7      	b.n	80158bc <EGTN_MW_INDILED_sled_ctl+0x2c>
 801590c:	0801a984 	.word	0x0801a984

08015910 <EGTN_MW_INDILED_init>:
{
 8015910:	b510      	push	{r4, lr}
	EGTN_MW_INDILED_sled_ctl(PURPLE);
 8015912:	2006      	movs	r0, #6
 8015914:	f7ff ffbc 	bl	8015890 <EGTN_MW_INDILED_sled_ctl>
}
 8015918:	bd10      	pop	{r4, pc}
 801591a:	46c0      	nop			; (mov r8, r8)

0801591c <EGTN_MW_IT_init>:
 */

#include "egtn_mw_it.h"

void EGTN_MW_IT_init()
{
 801591c:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start_IT(&htim6);
 801591e:	4805      	ldr	r0, [pc, #20]	; (8015934 <EGTN_MW_IT_init+0x18>)
 8015920:	f001 fd1e 	bl	8017360 <HAL_TIM_Base_Start_IT>

	EGTN_MW_UART_init();
 8015924:	f000 fa1a 	bl	8015d5c <EGTN_MW_UART_init>
	EGTN_MW_ADC_init();
 8015928:	f7ff fcb8 	bl	801529c <EGTN_MW_ADC_init>
	EGTN_MW_PWM_init();
 801592c:	f000 f8aa 	bl	8015a84 <EGTN_MW_PWM_init>
}
 8015930:	bd10      	pop	{r4, pc}
 8015932:	46c0      	nop			; (mov r8, r8)
 8015934:	200011f8 	.word	0x200011f8

08015938 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim == &htim6)
 8015938:	4b11      	ldr	r3, [pc, #68]	; (8015980 <HAL_TIM_PeriodElapsedCallback+0x48>)
{
 801593a:	b510      	push	{r4, lr}
	if(htim == &htim6)
 801593c:	4283      	cmp	r3, r0
 801593e:	d000      	beq.n	8015942 <HAL_TIM_PeriodElapsedCallback+0xa>
			gADCData_ZCT_buf[gADCData_ALL_buf_index] = gADCData[ADC_ZCT];
			gADCData_ALL_buf_index++;
		}
#endif
	}
}
 8015940:	bd10      	pop	{r4, pc}
		EGTN_LIB_USERDELAY_tickcount();
 8015942:	f7fe fe7f 	bl	8014644 <EGTN_LIB_USERDELAY_tickcount>
		if(gADCData_ALL_buf_index < AC_FREQ_HZ_100US)
 8015946:	4b0f      	ldr	r3, [pc, #60]	; (8015984 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8015948:	881a      	ldrh	r2, [r3, #0]
 801594a:	2aa6      	cmp	r2, #166	; 0xa6
 801594c:	d8f8      	bhi.n	8015940 <HAL_TIM_PeriodElapsedCallback+0x8>
		{	gADCData_V_buf[gADCData_ALL_buf_index] = gADCData[ADC_V];
 801594e:	490e      	ldr	r1, [pc, #56]	; (8015988 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8015950:	881a      	ldrh	r2, [r3, #0]
 8015952:	8888      	ldrh	r0, [r1, #4]
 8015954:	4c0d      	ldr	r4, [pc, #52]	; (801598c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8015956:	b280      	uxth	r0, r0
 8015958:	0052      	lsls	r2, r2, #1
 801595a:	5310      	strh	r0, [r2, r4]
			gADCData_I_buf[gADCData_ALL_buf_index] = gADCData[ADC_I];
 801595c:	881a      	ldrh	r2, [r3, #0]
 801595e:	88c8      	ldrh	r0, [r1, #6]
 8015960:	4c0b      	ldr	r4, [pc, #44]	; (8015990 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8015962:	b280      	uxth	r0, r0
 8015964:	0052      	lsls	r2, r2, #1
 8015966:	5310      	strh	r0, [r2, r4]
			gADCData_ZCT_buf[gADCData_ALL_buf_index] = gADCData[ADC_ZCT];
 8015968:	881a      	ldrh	r2, [r3, #0]
 801596a:	8909      	ldrh	r1, [r1, #8]
 801596c:	4809      	ldr	r0, [pc, #36]	; (8015994 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 801596e:	0052      	lsls	r2, r2, #1
 8015970:	b289      	uxth	r1, r1
 8015972:	5211      	strh	r1, [r2, r0]
			gADCData_ALL_buf_index++;
 8015974:	881a      	ldrh	r2, [r3, #0]
 8015976:	3201      	adds	r2, #1
 8015978:	b292      	uxth	r2, r2
 801597a:	801a      	strh	r2, [r3, #0]
}
 801597c:	e7e0      	b.n	8015940 <HAL_TIM_PeriodElapsedCallback+0x8>
 801597e:	46c0      	nop			; (mov r8, r8)
 8015980:	200011f8 	.word	0x200011f8
 8015984:	20000bbc 	.word	0x20000bbc
 8015988:	20000bac 	.word	0x20000bac
 801598c:	20000d10 	.word	0x20000d10
 8015990:	20000bc0 	.word	0x20000bc0
 8015994:	20000e60 	.word	0x20000e60

08015998 <EGTN_MW_NTC_get_temp>:
	return ret_value;
}

int16_t EGTN_MW_NTC_get_temp()
{
	NTC_is_ready = 0;
 8015998:	2200      	movs	r2, #0
 801599a:	4b03      	ldr	r3, [pc, #12]	; (80159a8 <EGTN_MW_NTC_get_temp+0x10>)
 801599c:	701a      	strb	r2, [r3, #0]

	return NTC_Temp;
 801599e:	4b03      	ldr	r3, [pc, #12]	; (80159ac <EGTN_MW_NTC_get_temp+0x14>)
 80159a0:	2000      	movs	r0, #0
 80159a2:	5e18      	ldrsh	r0, [r3, r0]
}
 80159a4:	4770      	bx	lr
 80159a6:	46c0      	nop			; (mov r8, r8)
 80159a8:	2000103c 	.word	0x2000103c
 80159ac:	20001024 	.word	0x20001024

080159b0 <EGTN_MW_NTC_cal_temp>:
uint8_t EGTN_MW_NTC_cal_temp()
{
 80159b0:	b570      	push	{r4, r5, r6, lr}
 80159b2:	4d1c      	ldr	r5, [pc, #112]	; (8015a24 <EGTN_MW_NTC_cal_temp+0x74>)
 80159b4:	2400      	movs	r4, #0
 80159b6:	002e      	movs	r6, r5
 80159b8:	3614      	adds	r6, #20

	ADCvalue = 0;

	for (int i = 0; i < NTC_TEMP_ADC_LENGTH; i++)
	{
		ADCvalue += NTC_Temp_ADC[i];
 80159ba:	8828      	ldrh	r0, [r5, #0]
 80159bc:	f7fb fa92 	bl	8010ee4 <__aeabi_i2f>
 80159c0:	1c01      	adds	r1, r0, #0
 80159c2:	1c20      	adds	r0, r4, #0
 80159c4:	f7fa fce4 	bl	8010390 <__aeabi_fadd>
 80159c8:	3502      	adds	r5, #2
 80159ca:	1c04      	adds	r4, r0, #0
	for (int i = 0; i < NTC_TEMP_ADC_LENGTH; i++)
 80159cc:	42b5      	cmp	r5, r6
 80159ce:	d1f4      	bne.n	80159ba <EGTN_MW_NTC_cal_temp+0xa>
	}

	ADCvalue = ADCvalue / NTC_TEMP_ADC_LENGTH;
 80159d0:	4915      	ldr	r1, [pc, #84]	; (8015a28 <EGTN_MW_NTC_cal_temp+0x78>)
 80159d2:	f7fa fe79 	bl	80106c8 <__aeabi_fdiv>


	ADC_mV = (ADCvalue / 4096.0F) * 3.35F * 1000.0F;
 80159d6:	21e6      	movs	r1, #230	; 0xe6
	ADCvalue = ADCvalue / NTC_TEMP_ADC_LENGTH;
 80159d8:	4b14      	ldr	r3, [pc, #80]	; (8015a2c <EGTN_MW_NTC_cal_temp+0x7c>)
	ADC_mV = (ADCvalue / 4096.0F) * 3.35F * 1000.0F;
 80159da:	0589      	lsls	r1, r1, #22
	ADCvalue = ADCvalue / NTC_TEMP_ADC_LENGTH;
 80159dc:	6018      	str	r0, [r3, #0]
	ADC_mV = (ADCvalue / 4096.0F) * 3.35F * 1000.0F;
 80159de:	f7fa ff7f 	bl	80108e0 <__aeabi_fmul>
 80159e2:	4913      	ldr	r1, [pc, #76]	; (8015a30 <EGTN_MW_NTC_cal_temp+0x80>)
 80159e4:	f7fa ff7c 	bl	80108e0 <__aeabi_fmul>
 80159e8:	4912      	ldr	r1, [pc, #72]	; (8015a34 <EGTN_MW_NTC_cal_temp+0x84>)
 80159ea:	f7fa ff79 	bl	80108e0 <__aeabi_fmul>

#if ((__NTC_DEBUG__)==1)
		EGTN_LIB_LOGGING_printf("ADC : %d \r\n",(int)ADC_mV);
#endif

	NTC_Temp = EGTN_MW_NTC_cal_ntc(ADC_mV);
 80159ee:	f7fa fc83 	bl	80102f8 <__aeabi_f2uiz>
	for (j = 0; j < 17; j++)
 80159f2:	240a      	movs	r4, #10
 80159f4:	4d10      	ldr	r5, [pc, #64]	; (8015a38 <EGTN_MW_NTC_cal_temp+0x88>)
 80159f6:	4b11      	ldr	r3, [pc, #68]	; (8015a3c <EGTN_MW_NTC_cal_temp+0x8c>)
	NTC_Temp = EGTN_MW_NTC_cal_ntc(ADC_mV);
 80159f8:	b280      	uxth	r0, r0
		if (i_temp > Temp_array[(j + 1) * 10 - 1])
 80159fa:	4298      	cmp	r0, r3
 80159fc:	d909      	bls.n	8015a12 <EGTN_MW_NTC_cal_temp+0x62>
 80159fe:	0023      	movs	r3, r4
 8015a00:	002a      	movs	r2, r5
 8015a02:	3b0a      	subs	r3, #10
				if (i_temp > Temp_array[j * 10 + k])
 8015a04:	8811      	ldrh	r1, [r2, #0]
 8015a06:	4281      	cmp	r1, r0
 8015a08:	d307      	bcc.n	8015a1a <EGTN_MW_NTC_cal_temp+0x6a>
			for (k = 0; k < 10; k++)
 8015a0a:	3301      	adds	r3, #1
 8015a0c:	3202      	adds	r2, #2
 8015a0e:	429c      	cmp	r4, r3
 8015a10:	d1f8      	bne.n	8015a04 <EGTN_MW_NTC_cal_temp+0x54>
 8015a12:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 8015a14:	340a      	adds	r4, #10
 8015a16:	3514      	adds	r5, #20
 8015a18:	e7ef      	b.n	80159fa <EGTN_MW_NTC_cal_temp+0x4a>
	NTC_Temp = EGTN_MW_NTC_cal_ntc(ADC_mV);
 8015a1a:	4a09      	ldr	r2, [pc, #36]	; (8015a40 <EGTN_MW_NTC_cal_temp+0x90>)
					m_result = (j * 10 + k) - 40;
 8015a1c:	3b28      	subs	r3, #40	; 0x28

	return EGTN_TRUE;
}
 8015a1e:	2001      	movs	r0, #1
	NTC_Temp = EGTN_MW_NTC_cal_ntc(ADC_mV);
 8015a20:	8013      	strh	r3, [r2, #0]
}
 8015a22:	bd70      	pop	{r4, r5, r6, pc}
 8015a24:	20001028 	.word	0x20001028
 8015a28:	41200000 	.word	0x41200000
 8015a2c:	20001020 	.word	0x20001020
 8015a30:	40566666 	.word	0x40566666
 8015a34:	447a0000 	.word	0x447a0000
 8015a38:	0801a9a4 	.word	0x0801a9a4
 8015a3c:	00000c1c 	.word	0x00000c1c
 8015a40:	20001024 	.word	0x20001024

08015a44 <EGTN_MW_NTC_loop>:

uint8_t EGTN_MW_NTC_loop()
{
 8015a44:	b510      	push	{r4, lr}
	uint8_t ret_value = EGTN_FALSE;

	if(EGTN_TRUE == EGTN_MW_NTC_store_value(gADCData[ADC_TEMP]))
 8015a46:	4b0b      	ldr	r3, [pc, #44]	; (8015a74 <EGTN_MW_NTC_loop+0x30>)
	NTC_Temp_ADC[index] = ADC_value;
 8015a48:	4a0b      	ldr	r2, [pc, #44]	; (8015a78 <EGTN_MW_NTC_loop+0x34>)
	if(EGTN_TRUE == EGTN_MW_NTC_store_value(gADCData[ADC_TEMP]))
 8015a4a:	885c      	ldrh	r4, [r3, #2]
	NTC_Temp_ADC[index] = ADC_value;
 8015a4c:	6813      	ldr	r3, [r2, #0]
 8015a4e:	480b      	ldr	r0, [pc, #44]	; (8015a7c <EGTN_MW_NTC_loop+0x38>)
 8015a50:	0059      	lsls	r1, r3, #1
	index++;
 8015a52:	3301      	adds	r3, #1
	NTC_Temp_ADC[index] = ADC_value;
 8015a54:	5244      	strh	r4, [r0, r1]
	if(index >= NTC_TEMP_ADC_LENGTH)
 8015a56:	2b09      	cmp	r3, #9
 8015a58:	dc02      	bgt.n	8015a60 <EGTN_MW_NTC_loop+0x1c>
	index++;
 8015a5a:	6013      	str	r3, [r2, #0]
	uint8_t ret_value = EGTN_FALSE;
 8015a5c:	2000      	movs	r0, #0
			NTC_is_ready = 1;
		}
	}

	return ret_value;
}
 8015a5e:	bd10      	pop	{r4, pc}
		index = 0;
 8015a60:	2300      	movs	r3, #0
 8015a62:	6013      	str	r3, [r2, #0]
		if(EGTN_TRUE == EGTN_MW_NTC_cal_temp())
 8015a64:	f7ff ffa4 	bl	80159b0 <EGTN_MW_NTC_cal_temp>
 8015a68:	2801      	cmp	r0, #1
 8015a6a:	d1f7      	bne.n	8015a5c <EGTN_MW_NTC_loop+0x18>
			NTC_is_ready = 1;
 8015a6c:	4b04      	ldr	r3, [pc, #16]	; (8015a80 <EGTN_MW_NTC_loop+0x3c>)
 8015a6e:	7018      	strb	r0, [r3, #0]
 8015a70:	e7f5      	b.n	8015a5e <EGTN_MW_NTC_loop+0x1a>
 8015a72:	46c0      	nop			; (mov r8, r8)
 8015a74:	20000bac 	.word	0x20000bac
 8015a78:	20001040 	.word	0x20001040
 8015a7c:	20001028 	.word	0x20001028
 8015a80:	2000103c 	.word	0x2000103c

08015a84 <EGTN_MW_PWM_init>:
uint32_t ste_led_pin[2] = {(uint32_t)STE_LED1_Pin , 0x80000000};
GPIO_TypeDef* ste_led_gpio = STE_LED1_GPIO_Port;
#endif

void EGTN_MW_PWM_init()
{
 8015a84:	b510      	push	{r4, lr}
	HAL_TIM_OC_Start_IT(&PWM_TIM, TIM_CHANNEL_1);
 8015a86:	4c0d      	ldr	r4, [pc, #52]	; (8015abc <EGTN_MW_PWM_init+0x38>)
 8015a88:	2100      	movs	r1, #0
 8015a8a:	0020      	movs	r0, r4
 8015a8c:	f001 fd46 	bl	801751c <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&PWM_TIM, TIM_CHANNEL_2);
 8015a90:	2104      	movs	r1, #4
 8015a92:	0020      	movs	r0, r4
 8015a94:	f001 fd42 	bl	801751c <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&PWM_TIM, TIM_CHANNEL_4);
 8015a98:	210c      	movs	r1, #12
 8015a9a:	0020      	movs	r0, r4
 8015a9c:	f001 fd3e 	bl	801751c <HAL_TIM_OC_Start_IT>

	HAL_TIM_PWM_Start_IT(&PWM_TIM,PWM_CH);
 8015aa0:	2108      	movs	r1, #8
 8015aa2:	0020      	movs	r0, r4
 8015aa4:	f001 fdb4 	bl	8017610 <HAL_TIM_PWM_Start_IT>
	HAL_Delay(50);
 8015aa8:	2032      	movs	r0, #50	; 0x32
 8015aaa:	f000 fa03 	bl	8015eb4 <HAL_Delay>

}

void EGTN_MW_PWM_set_duty(double duty)
{
	pwm_duty = duty;
 8015aae:	2000      	movs	r0, #0
 8015ab0:	4b03      	ldr	r3, [pc, #12]	; (8015ac0 <EGTN_MW_PWM_init+0x3c>)
 8015ab2:	4904      	ldr	r1, [pc, #16]	; (8015ac4 <EGTN_MW_PWM_init+0x40>)
 8015ab4:	6018      	str	r0, [r3, #0]
 8015ab6:	6059      	str	r1, [r3, #4]
}
 8015ab8:	bd10      	pop	{r4, pc}
 8015aba:	46c0      	nop			; (mov r8, r8)
 8015abc:	200011b0 	.word	0x200011b0
 8015ac0:	20001048 	.word	0x20001048
 8015ac4:	40590000 	.word	0x40590000

08015ac8 <EGTN_MW_PWM_set_duty>:
	pwm_duty = duty;
 8015ac8:	4b01      	ldr	r3, [pc, #4]	; (8015ad0 <EGTN_MW_PWM_set_duty+0x8>)
 8015aca:	6018      	str	r0, [r3, #0]
 8015acc:	6059      	str	r1, [r3, #4]
}
 8015ace:	4770      	bx	lr
 8015ad0:	20001048 	.word	0x20001048

08015ad4 <EGTN_MW_PWM_reg_duty>:
  * @brief  Set the PWM Duty
  * @param
  * @retval
  */
uint8_t EGTN_MW_PWM_reg_duty(uint8_t persent)
{
 8015ad4:	b530      	push	{r4, r5, lr}
 8015ad6:	b089      	sub	sp, #36	; 0x24
 8015ad8:	0004      	movs	r4, r0
	TIM_OC_InitTypeDef sConfigOC = {0};
 8015ada:	221c      	movs	r2, #28
 8015adc:	2100      	movs	r1, #0
 8015ade:	a801      	add	r0, sp, #4
 8015ae0:	f002 fdba 	bl	8018658 <memset>
	//uint16_t maxvalue = 20999;
	//double unitvalue = 209.99;

	if((persent < 0) || (persent > 100))
	{
		return 0;
 8015ae4:	2500      	movs	r5, #0
	if((persent < 0) || (persent > 100))
 8015ae6:	2c64      	cmp	r4, #100	; 0x64
 8015ae8:	d902      	bls.n	8015af0 <EGTN_MW_PWM_reg_duty+0x1c>
    {
  	    Error_Handler();
    }

    return 1;
}
 8015aea:	0028      	movs	r0, r5
 8015aec:	b009      	add	sp, #36	; 0x24
 8015aee:	bd30      	pop	{r4, r5, pc}
	HAL_TIM_PWM_Stop(&PWM_TIM, PWM_CH);
 8015af0:	4d13      	ldr	r5, [pc, #76]	; (8015b40 <EGTN_MW_PWM_reg_duty+0x6c>)
 8015af2:	2108      	movs	r1, #8
 8015af4:	0028      	movs	r0, r5
 8015af6:	f001 fd87 	bl	8017608 <HAL_TIM_PWM_Stop>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8015afa:	2360      	movs	r3, #96	; 0x60
	value = (uint16_t)(maxvalue - (uint16_t)(unitvalue * persent));
 8015afc:	0020      	movs	r0, r4
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8015afe:	9301      	str	r3, [sp, #4]
	value = (uint16_t)(maxvalue - (uint16_t)(unitvalue * persent));
 8015b00:	f7fc fff8 	bl	8012af4 <__aeabi_i2d>
 8015b04:	4a0f      	ldr	r2, [pc, #60]	; (8015b44 <EGTN_MW_PWM_reg_duty+0x70>)
 8015b06:	4b10      	ldr	r3, [pc, #64]	; (8015b48 <EGTN_MW_PWM_reg_duty+0x74>)
 8015b08:	f7fc f9a2 	bl	8011e50 <__aeabi_dmul>
 8015b0c:	f7fa fc0c 	bl	8010328 <__aeabi_d2uiz>
 8015b10:	4b0e      	ldr	r3, [pc, #56]	; (8015b4c <EGTN_MW_PWM_reg_duty+0x78>)
    if (HAL_TIM_PWM_ConfigChannel(&PWM_TIM, &sConfigOC, PWM_CH) != HAL_OK)
 8015b12:	2208      	movs	r2, #8
	value = (uint16_t)(maxvalue - (uint16_t)(unitvalue * persent));
 8015b14:	1a1b      	subs	r3, r3, r0
    sConfigOC.Pulse = value;
 8015b16:	b29b      	uxth	r3, r3
    if (HAL_TIM_PWM_ConfigChannel(&PWM_TIM, &sConfigOC, PWM_CH) != HAL_OK)
 8015b18:	0028      	movs	r0, r5
 8015b1a:	a901      	add	r1, sp, #4
    sConfigOC.Pulse = value;
 8015b1c:	9302      	str	r3, [sp, #8]
    if (HAL_TIM_PWM_ConfigChannel(&PWM_TIM, &sConfigOC, PWM_CH) != HAL_OK)
 8015b1e:	f001 ff63 	bl	80179e8 <HAL_TIM_PWM_ConfigChannel>
 8015b22:	2800      	cmp	r0, #0
 8015b24:	d109      	bne.n	8015b3a <EGTN_MW_PWM_reg_duty+0x66>
    if(HAL_TIM_PWM_Start(&PWM_TIM, PWM_CH) != HAL_OK)
 8015b26:	0028      	movs	r0, r5
 8015b28:	2108      	movs	r1, #8
 8015b2a:	f001 fd69 	bl	8017600 <HAL_TIM_PWM_Start>
 8015b2e:	2501      	movs	r5, #1
 8015b30:	2800      	cmp	r0, #0
 8015b32:	d0da      	beq.n	8015aea <EGTN_MW_PWM_reg_duty+0x16>
  	    Error_Handler();
 8015b34:	f7fd fb3c 	bl	80131b0 <Error_Handler>
 8015b38:	e7d7      	b.n	8015aea <EGTN_MW_PWM_reg_duty+0x16>
	    Error_Handler();
 8015b3a:	f7fd fb39 	bl	80131b0 <Error_Handler>
 8015b3e:	e7f2      	b.n	8015b26 <EGTN_MW_PWM_reg_duty+0x52>
 8015b40:	200011b0 	.word	0x200011b0
 8015b44:	147ae148 	.word	0x147ae148
 8015b48:	406dffae 	.word	0x406dffae
 8015b4c:	00005dbf 	.word	0x00005dbf

08015b50 <EGTN_MW_PWM_change_duty>:

uint8_t EGTN_MW_PWM_change_duty()
{
 8015b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(pwm_duty != pwm_dutybk)
 8015b52:	4f12      	ldr	r7, [pc, #72]	; (8015b9c <EGTN_MW_PWM_change_duty+0x4c>)
 8015b54:	4e12      	ldr	r6, [pc, #72]	; (8015ba0 <EGTN_MW_PWM_change_duty+0x50>)
 8015b56:	683c      	ldr	r4, [r7, #0]
 8015b58:	687d      	ldr	r5, [r7, #4]
 8015b5a:	6832      	ldr	r2, [r6, #0]
 8015b5c:	6873      	ldr	r3, [r6, #4]
 8015b5e:	0020      	movs	r0, r4
 8015b60:	0029      	movs	r1, r5
 8015b62:	f7fa fb7d 	bl	8010260 <__aeabi_dcmpeq>
 8015b66:	2800      	cmp	r0, #0
 8015b68:	d002      	beq.n	8015b70 <EGTN_MW_PWM_change_duty+0x20>
			pwm_dutybk = pwm_duty;
			return EGTN_TRUE;
		}
	}

	return EGTN_FALSE;
 8015b6a:	2400      	movs	r4, #0
}
 8015b6c:	0020      	movs	r0, r4
 8015b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if(0 == EGTN_MW_PWM_reg_duty(pwm_duty))
 8015b70:	0020      	movs	r0, r4
 8015b72:	0029      	movs	r1, r5
 8015b74:	f7fa fbd8 	bl	8010328 <__aeabi_d2uiz>
 8015b78:	b2c0      	uxtb	r0, r0
 8015b7a:	f7ff ffab 	bl	8015ad4 <EGTN_MW_PWM_reg_duty>
 8015b7e:	1e04      	subs	r4, r0, #0
 8015b80:	d005      	beq.n	8015b8e <EGTN_MW_PWM_change_duty+0x3e>
			pwm_dutybk = pwm_duty;
 8015b82:	683b      	ldr	r3, [r7, #0]
 8015b84:	687c      	ldr	r4, [r7, #4]
 8015b86:	6033      	str	r3, [r6, #0]
 8015b88:	6074      	str	r4, [r6, #4]
			return EGTN_TRUE;
 8015b8a:	2401      	movs	r4, #1
 8015b8c:	e7ee      	b.n	8015b6c <EGTN_MW_PWM_change_duty+0x1c>
			EGTN_LIB_LOGGING_print_file_line("EGTN_MW_PWM_ERROR");
 8015b8e:	235a      	movs	r3, #90	; 0x5a
 8015b90:	4a04      	ldr	r2, [pc, #16]	; (8015ba4 <EGTN_MW_PWM_change_duty+0x54>)
 8015b92:	4905      	ldr	r1, [pc, #20]	; (8015ba8 <EGTN_MW_PWM_change_duty+0x58>)
 8015b94:	4805      	ldr	r0, [pc, #20]	; (8015bac <EGTN_MW_PWM_change_duty+0x5c>)
 8015b96:	f003 f8f3 	bl	8018d80 <iprintf>
 8015b9a:	e7e7      	b.n	8015b6c <EGTN_MW_PWM_change_duty+0x1c>
 8015b9c:	20001048 	.word	0x20001048
 8015ba0:	20001050 	.word	0x20001050
 8015ba4:	0801aaf0 	.word	0x0801aaf0
 8015ba8:	0801ab10 	.word	0x0801ab10
 8015bac:	0801ab24 	.word	0x0801ab24

08015bb0 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
	if(htim == &PWM_TIM)
 8015bb0:	4b05      	ldr	r3, [pc, #20]	; (8015bc8 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
{
 8015bb2:	b510      	push	{r4, lr}
	if(htim == &PWM_TIM)
 8015bb4:	4298      	cmp	r0, r3
 8015bb6:	d000      	beq.n	8015bba <HAL_TIM_PWM_PulseFinishedCallback+0xa>
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
		{
			EGTN_MW_PWM_change_duty();
		}
	}
}
 8015bb8:	bd10      	pop	{r4, pc}
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8015bba:	7f03      	ldrb	r3, [r0, #28]
 8015bbc:	2b04      	cmp	r3, #4
 8015bbe:	d1fb      	bne.n	8015bb8 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
			EGTN_MW_PWM_change_duty();
 8015bc0:	f7ff ffc6 	bl	8015b50 <EGTN_MW_PWM_change_duty>
}
 8015bc4:	e7f8      	b.n	8015bb8 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
 8015bc6:	46c0      	nop			; (mov r8, r8)
 8015bc8:	200011b0 	.word	0x200011b0

08015bcc <EGTN_MW_RELAY_set_cp_ctl>:

static uint32_t mc_pin[2] = {0,};
GPIO_TypeDef* mc_gpio = MC1_GPIO_Port;

uint8_t EGTN_MW_RELAY_set_cp_ctl(uint8_t value)
{
 8015bcc:	b510      	push	{r4, lr}
	uint8_t ret = 0;

	if(value == EGTN_OFF)
 8015bce:	2800      	cmp	r0, #0
 8015bd0:	d107      	bne.n	8015be2 <EGTN_MW_RELAY_set_cp_ctl+0x16>
	{
		if(EGTN_MW_GPIO_get_gpo(CP_RY) == EGTN_ON)
 8015bd2:	3005      	adds	r0, #5
 8015bd4:	f7ff fe4c 	bl	8015870 <EGTN_MW_GPIO_get_gpo>
 8015bd8:	2801      	cmp	r0, #1
 8015bda:	d012      	beq.n	8015c02 <EGTN_MW_RELAY_set_cp_ctl+0x36>
	uint8_t ret = 0;
 8015bdc:	2400      	movs	r4, #0
#endif
		}
	}

	return ret;
}
 8015bde:	0020      	movs	r0, r4
 8015be0:	bd10      	pop	{r4, pc}
		if(EGTN_MW_GPIO_get_gpo(CP_RY) == EGTN_OFF)
 8015be2:	2005      	movs	r0, #5
 8015be4:	f7ff fe44 	bl	8015870 <EGTN_MW_GPIO_get_gpo>
 8015be8:	2800      	cmp	r0, #0
 8015bea:	d1f7      	bne.n	8015bdc <EGTN_MW_RELAY_set_cp_ctl+0x10>
			if(1 == EGTN_MW_GPIO_set_gpo(CP_RY, GPIO_PIN_SET))
 8015bec:	2101      	movs	r1, #1
 8015bee:	3005      	adds	r0, #5
 8015bf0:	f7ff fe28 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
 8015bf4:	0004      	movs	r4, r0
 8015bf6:	2801      	cmp	r0, #1
 8015bf8:	d1f0      	bne.n	8015bdc <EGTN_MW_RELAY_set_cp_ctl+0x10>
				EGTN_LIB_LOGGING_printf("CP_RELAY : OFF -> ON \r\n");
 8015bfa:	4807      	ldr	r0, [pc, #28]	; (8015c18 <EGTN_MW_RELAY_set_cp_ctl+0x4c>)
 8015bfc:	f003 f94c 	bl	8018e98 <puts>
				ret = 1;
 8015c00:	e7ed      	b.n	8015bde <EGTN_MW_RELAY_set_cp_ctl+0x12>
			if(1 == EGTN_MW_GPIO_set_gpo(CP_RY, GPIO_PIN_RESET))
 8015c02:	2100      	movs	r1, #0
 8015c04:	2005      	movs	r0, #5
 8015c06:	f7ff fe1d 	bl	8015844 <EGTN_MW_GPIO_set_gpo>
 8015c0a:	0004      	movs	r4, r0
 8015c0c:	2801      	cmp	r0, #1
 8015c0e:	d1e5      	bne.n	8015bdc <EGTN_MW_RELAY_set_cp_ctl+0x10>
				EGTN_LIB_LOGGING_printf("CP_RELAY : ON -> OFF \r\n");
 8015c10:	4802      	ldr	r0, [pc, #8]	; (8015c1c <EGTN_MW_RELAY_set_cp_ctl+0x50>)
 8015c12:	f003 f941 	bl	8018e98 <puts>
				ret = 1;
 8015c16:	e7e2      	b.n	8015bde <EGTN_MW_RELAY_set_cp_ctl+0x12>
 8015c18:	0801ab50 	.word	0x0801ab50
 8015c1c:	0801ab38 	.word	0x0801ab38

08015c20 <EGTN_MW_RELAY_get_cp_ctl>:
uint8_t EGTN_MW_RELAY_get_cp_ctl()
{
 8015c20:	b510      	push	{r4, lr}
	if(EGTN_MW_GPIO_get_gpo(CP_RY) == EGTN_ON)
 8015c22:	2005      	movs	r0, #5
 8015c24:	f7ff fe24 	bl	8015870 <EGTN_MW_GPIO_get_gpo>
 8015c28:	3801      	subs	r0, #1
 8015c2a:	4243      	negs	r3, r0
 8015c2c:	4158      	adcs	r0, r3
	}
	else	//if(EGTN_MW_GPIO_get_gpo(CP_RY) == EGTN_OFF)
	{
		return EGTN_OFF;
	}
}
 8015c2e:	b2c0      	uxtb	r0, r0
 8015c30:	bd10      	pop	{r4, pc}
 8015c32:	46c0      	nop			; (mov r8, r8)

08015c34 <EGTN_MW_RELAY_set_mc_ctl>:
#else
uint8_t EGTN_MW_RELAY_set_mc_ctl(uint8_t value)
{
	uint8_t ret = EGTN_TRUE;

	mc_ctl_value = value;
 8015c34:	4b01      	ldr	r3, [pc, #4]	; (8015c3c <EGTN_MW_RELAY_set_mc_ctl+0x8>)
 8015c36:	7018      	strb	r0, [r3, #0]

	return ret;
}
 8015c38:	2001      	movs	r0, #1
 8015c3a:	4770      	bx	lr
 8015c3c:	20001059 	.word	0x20001059

08015c40 <EGTN_MW_RELAY_get_mc_ctl>:
#endif
uint8_t EGTN_MW_RELAY_get_mc_ctl()
{
	//if(mc_ctl_bak_value == EGTN_ON)
	if(mc_ctl_value == EGTN_ON)
 8015c40:	4b03      	ldr	r3, [pc, #12]	; (8015c50 <EGTN_MW_RELAY_get_mc_ctl+0x10>)
 8015c42:	7818      	ldrb	r0, [r3, #0]
 8015c44:	3801      	subs	r0, #1
 8015c46:	4243      	negs	r3, r0
 8015c48:	4158      	adcs	r0, r3
 8015c4a:	b2c0      	uxtb	r0, r0
	}
	else
	{
		return EGTN_OFF;
	}
}
 8015c4c:	4770      	bx	lr
 8015c4e:	46c0      	nop			; (mov r8, r8)
 8015c50:	20001059 	.word	0x20001059

08015c54 <EGTN_MW_RELAY_mc_ctl_loop>:

void EGTN_MW_RELAY_mc_ctl_loop()
{
 8015c54:	b570      	push	{r4, r5, r6, lr}
	uint8_t ret = EGTN_CONTINUE;

	//if(mc_ctl_bak_value == mc_ctl_value)	return;

	if(EGTN_ON == mc_ctl_value)
 8015c56:	4b21      	ldr	r3, [pc, #132]	; (8015cdc <EGTN_MW_RELAY_mc_ctl_loop+0x88>)
 8015c58:	781b      	ldrb	r3, [r3, #0]
 8015c5a:	2b01      	cmp	r3, #1
 8015c5c:	d010      	beq.n	8015c80 <EGTN_MW_RELAY_mc_ctl_loop+0x2c>
			default :

			break;
		}
	}
	else if(EGTN_OFF == mc_ctl_value)
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d10d      	bne.n	8015c7e <EGTN_MW_RELAY_mc_ctl_loop+0x2a>
	{
#if ((__RELAY_DEBUG__)==1)
		if(0 < mc_ctl_step)
 8015c62:	4c1f      	ldr	r4, [pc, #124]	; (8015ce0 <EGTN_MW_RELAY_mc_ctl_loop+0x8c>)
 8015c64:	7823      	ldrb	r3, [r4, #0]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d11b      	bne.n	8015ca2 <EGTN_MW_RELAY_mc_ctl_loop+0x4e>
		{
			EGTN_LIB_LOGGING_printf("MC_RELAY : ON -> OFF \r\n");
		}
#endif
		mc_pin[0] = (uint32_t)MC_PIN_BSRR_RESET;
 8015c6a:	2280      	movs	r2, #128	; 0x80
 8015c6c:	4b1d      	ldr	r3, [pc, #116]	; (8015ce4 <EGTN_MW_RELAY_mc_ctl_loop+0x90>)
 8015c6e:	0512      	lsls	r2, r2, #20
 8015c70:	601a      	str	r2, [r3, #0]
		mc_pin[1] = (uint32_t)MC_PIN_BSRR_RESET;
 8015c72:	605a      	str	r2, [r3, #4]
		mc_ctl_step = 0;
 8015c74:	2300      	movs	r3, #0
		EGTN_LIB_USERDELAY_stop(&gDelay_mc_rated_to_holding);
 8015c76:	481c      	ldr	r0, [pc, #112]	; (8015ce8 <EGTN_MW_RELAY_mc_ctl_loop+0x94>)
		mc_ctl_step = 0;
 8015c78:	7023      	strb	r3, [r4, #0]
		EGTN_LIB_USERDELAY_stop(&gDelay_mc_rated_to_holding);
 8015c7a:	f7fe fd0b 	bl	8014694 <EGTN_LIB_USERDELAY_stop>

	if(EGTN_TRUE == ret)
	{
		mc_ctl_bak_value = mc_ctl_value;
	}
}
 8015c7e:	bd70      	pop	{r4, r5, r6, pc}
		switch(mc_ctl_step)
 8015c80:	4c17      	ldr	r4, [pc, #92]	; (8015ce0 <EGTN_MW_RELAY_mc_ctl_loop+0x8c>)
 8015c82:	7822      	ldrb	r2, [r4, #0]
 8015c84:	2a01      	cmp	r2, #1
 8015c86:	d018      	beq.n	8015cba <EGTN_MW_RELAY_mc_ctl_loop+0x66>
 8015c88:	2a02      	cmp	r2, #2
 8015c8a:	d00e      	beq.n	8015caa <EGTN_MW_RELAY_mc_ctl_loop+0x56>
 8015c8c:	2a00      	cmp	r2, #0
 8015c8e:	d1f6      	bne.n	8015c7e <EGTN_MW_RELAY_mc_ctl_loop+0x2a>
				EGTN_LIB_USERDELAY_start(&gDelay_mc_rated_to_holding, DELAY_RENEW_OFF);
 8015c90:	2100      	movs	r1, #0
 8015c92:	4815      	ldr	r0, [pc, #84]	; (8015ce8 <EGTN_MW_RELAY_mc_ctl_loop+0x94>)
				mc_ctl_step = 1;
 8015c94:	7023      	strb	r3, [r4, #0]
				EGTN_LIB_USERDELAY_start(&gDelay_mc_rated_to_holding, DELAY_RENEW_OFF);
 8015c96:	f7fe fced 	bl	8014674 <EGTN_LIB_USERDELAY_start>
				EGTN_LIB_LOGGING_printf("MC_RELAY : OFF -> ON \r\n");
 8015c9a:	4814      	ldr	r0, [pc, #80]	; (8015cec <EGTN_MW_RELAY_mc_ctl_loop+0x98>)
 8015c9c:	f003 f8fc 	bl	8018e98 <puts>
	if(EGTN_TRUE == ret)
 8015ca0:	e7ed      	b.n	8015c7e <EGTN_MW_RELAY_mc_ctl_loop+0x2a>
			EGTN_LIB_LOGGING_printf("MC_RELAY : ON -> OFF \r\n");
 8015ca2:	4813      	ldr	r0, [pc, #76]	; (8015cf0 <EGTN_MW_RELAY_mc_ctl_loop+0x9c>)
 8015ca4:	f003 f8f8 	bl	8018e98 <puts>
 8015ca8:	e7df      	b.n	8015c6a <EGTN_MW_RELAY_mc_ctl_loop+0x16>
				mc_pin[0] = (uint32_t)MC_PIN_BSRR_SET;
 8015caa:	2280      	movs	r2, #128	; 0x80
 8015cac:	4b0d      	ldr	r3, [pc, #52]	; (8015ce4 <EGTN_MW_RELAY_mc_ctl_loop+0x90>)
 8015cae:	0112      	lsls	r2, r2, #4
 8015cb0:	601a      	str	r2, [r3, #0]
				mc_pin[1] = (uint32_t)MC_PIN_BSRR_RESET;
 8015cb2:	2280      	movs	r2, #128	; 0x80
 8015cb4:	0512      	lsls	r2, r2, #20
 8015cb6:	605a      	str	r2, [r3, #4]
	if(EGTN_TRUE == ret)
 8015cb8:	e7e1      	b.n	8015c7e <EGTN_MW_RELAY_mc_ctl_loop+0x2a>
				mc_pin[0] = (uint32_t)MC_PIN_BSRR_SET;
 8015cba:	2280      	movs	r2, #128	; 0x80
				if(1 == EGTN_LIB_USERDELAY_isfired(&gDelay_mc_rated_to_holding))
 8015cbc:	4d0a      	ldr	r5, [pc, #40]	; (8015ce8 <EGTN_MW_RELAY_mc_ctl_loop+0x94>)
				mc_pin[0] = (uint32_t)MC_PIN_BSRR_SET;
 8015cbe:	4b09      	ldr	r3, [pc, #36]	; (8015ce4 <EGTN_MW_RELAY_mc_ctl_loop+0x90>)
 8015cc0:	0112      	lsls	r2, r2, #4
				if(1 == EGTN_LIB_USERDELAY_isfired(&gDelay_mc_rated_to_holding))
 8015cc2:	0028      	movs	r0, r5
				mc_pin[0] = (uint32_t)MC_PIN_BSRR_SET;
 8015cc4:	601a      	str	r2, [r3, #0]
				mc_pin[1] = (uint32_t)MC_PIN_BSRR_SET;
 8015cc6:	605a      	str	r2, [r3, #4]
				if(1 == EGTN_LIB_USERDELAY_isfired(&gDelay_mc_rated_to_holding))
 8015cc8:	f7fe fce8 	bl	801469c <EGTN_LIB_USERDELAY_isfired>
 8015ccc:	2801      	cmp	r0, #1
 8015cce:	d1d6      	bne.n	8015c7e <EGTN_MW_RELAY_mc_ctl_loop+0x2a>
					EGTN_LIB_USERDELAY_stop(&gDelay_mc_rated_to_holding);
 8015cd0:	0028      	movs	r0, r5
 8015cd2:	f7fe fcdf 	bl	8014694 <EGTN_LIB_USERDELAY_stop>
					mc_ctl_step = 2;
 8015cd6:	2302      	movs	r3, #2
 8015cd8:	7023      	strb	r3, [r4, #0]
	if(EGTN_TRUE == ret)
 8015cda:	e7d0      	b.n	8015c7e <EGTN_MW_RELAY_mc_ctl_loop+0x2a>
 8015cdc:	20001059 	.word	0x20001059
 8015ce0:	20001058 	.word	0x20001058
 8015ce4:	2000105c 	.word	0x2000105c
 8015ce8:	20001420 	.word	0x20001420
 8015cec:	0801ab68 	.word	0x0801ab68
 8015cf0:	0801ab80 	.word	0x0801ab80

08015cf4 <EGTN_MW_RELAY_init>:

void EGTN_MW_RELAY_init()
{
 8015cf4:	b510      	push	{r4, lr}
	EGTN_MW_RELAY_set_cp_ctl(EGTN_OFF);
 8015cf6:	2000      	movs	r0, #0
 8015cf8:	f7ff ff68 	bl	8015bcc <EGTN_MW_RELAY_set_cp_ctl>
	mc_ctl_value = value;
 8015cfc:	2200      	movs	r2, #0
 8015cfe:	4b0f      	ldr	r3, [pc, #60]	; (8015d3c <EGTN_MW_RELAY_init+0x48>)
	EGTN_MW_RELAY_set_mc_ctl(EGTN_OFF);

	mc_pin[0] = (uint32_t)MC_PIN_BSRR_RESET;
 8015d00:	490f      	ldr	r1, [pc, #60]	; (8015d40 <EGTN_MW_RELAY_init+0x4c>)
	mc_ctl_value = value;
 8015d02:	701a      	strb	r2, [r3, #0]
	mc_pin[0] = (uint32_t)MC_PIN_BSRR_RESET;
 8015d04:	2380      	movs	r3, #128	; 0x80
 8015d06:	051b      	lsls	r3, r3, #20
 8015d08:	600b      	str	r3, [r1, #0]
	mc_pin[1] = (uint32_t)MC_PIN_BSRR_RESET;
 8015d0a:	604b      	str	r3, [r1, #4]

	HAL_DMA_Start(&hdma_tim7_up,(uint32_t)mc_pin,(uint32_t)&(mc_gpio->BSRR),2);
 8015d0c:	4b0d      	ldr	r3, [pc, #52]	; (8015d44 <EGTN_MW_RELAY_init+0x50>)
 8015d0e:	480e      	ldr	r0, [pc, #56]	; (8015d48 <EGTN_MW_RELAY_init+0x54>)
 8015d10:	681a      	ldr	r2, [r3, #0]
 8015d12:	2302      	movs	r3, #2
 8015d14:	3218      	adds	r2, #24
 8015d16:	f000 fbf9 	bl	801650c <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim7);
 8015d1a:	4c0c      	ldr	r4, [pc, #48]	; (8015d4c <EGTN_MW_RELAY_init+0x58>)
 8015d1c:	0020      	movs	r0, r4
 8015d1e:	f001 faf5 	bl	801730c <HAL_TIM_Base_Start>
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8015d22:	2380      	movs	r3, #128	; 0x80
 8015d24:	6822      	ldr	r2, [r4, #0]
 8015d26:	005b      	lsls	r3, r3, #1
 8015d28:	68d1      	ldr	r1, [r2, #12]

	EGTN_LIB_USERDELAY_set(&gDelay_mc_rated_to_holding, 1000);
 8015d2a:	4809      	ldr	r0, [pc, #36]	; (8015d50 <EGTN_MW_RELAY_init+0x5c>)
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8015d2c:	430b      	orrs	r3, r1
	EGTN_LIB_USERDELAY_set(&gDelay_mc_rated_to_holding, 1000);
 8015d2e:	21fa      	movs	r1, #250	; 0xfa
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8015d30:	60d3      	str	r3, [r2, #12]
	EGTN_LIB_USERDELAY_set(&gDelay_mc_rated_to_holding, 1000);
 8015d32:	0089      	lsls	r1, r1, #2
 8015d34:	f7fe fc94 	bl	8014660 <EGTN_LIB_USERDELAY_set>
}
 8015d38:	bd10      	pop	{r4, pc}
 8015d3a:	46c0      	nop			; (mov r8, r8)
 8015d3c:	20001059 	.word	0x20001059
 8015d40:	2000105c 	.word	0x2000105c
 8015d44:	200008a8 	.word	0x200008a8
 8015d48:	2000116c 	.word	0x2000116c
 8015d4c:	20001240 	.word	0x20001240
 8015d50:	20001420 	.word	0x20001420

08015d54 <EGTN_MW_RELAY_main>:

void EGTN_MW_RELAY_main()
{
 8015d54:	b510      	push	{r4, lr}
	EGTN_MW_RELAY_mc_ctl_loop();
 8015d56:	f7ff ff7d 	bl	8015c54 <EGTN_MW_RELAY_mc_ctl_loop>
}
 8015d5a:	bd10      	pop	{r4, pc}

08015d5c <EGTN_MW_UART_init>:
static uint8_t evon_it_rx01 = 0;
static uint8_t evon_it_rx03 = 0;
static uint8_t evon_it_rx05 = 0;

void EGTN_MW_UART_init(void)
{
 8015d5c:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(&huart1, &evon_it_rx01, 1);
 8015d5e:	2201      	movs	r2, #1
 8015d60:	4907      	ldr	r1, [pc, #28]	; (8015d80 <EGTN_MW_UART_init+0x24>)
 8015d62:	4808      	ldr	r0, [pc, #32]	; (8015d84 <EGTN_MW_UART_init+0x28>)
 8015d64:	f002 fc06 	bl	8018574 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3, &evon_it_rx03, 1);
 8015d68:	2201      	movs	r2, #1
 8015d6a:	4907      	ldr	r1, [pc, #28]	; (8015d88 <EGTN_MW_UART_init+0x2c>)
 8015d6c:	4807      	ldr	r0, [pc, #28]	; (8015d8c <EGTN_MW_UART_init+0x30>)
 8015d6e:	f002 fc01 	bl	8018574 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart5, &evon_it_rx05, 1);
 8015d72:	2201      	movs	r2, #1
 8015d74:	4906      	ldr	r1, [pc, #24]	; (8015d90 <EGTN_MW_UART_init+0x34>)
 8015d76:	4807      	ldr	r0, [pc, #28]	; (8015d94 <EGTN_MW_UART_init+0x38>)
 8015d78:	f002 fbfc 	bl	8018574 <HAL_UART_Receive_IT>
}
 8015d7c:	bd10      	pop	{r4, pc}
 8015d7e:	46c0      	nop			; (mov r8, r8)
 8015d80:	20001064 	.word	0x20001064
 8015d84:	20001398 	.word	0x20001398
 8015d88:	20001065 	.word	0x20001065
 8015d8c:	20001288 	.word	0x20001288
 8015d90:	20001066 	.word	0x20001066
 8015d94:	20001310 	.word	0x20001310

08015d98 <EGTN_MW_UART_tx01>:
void EGTN_MW_UART_tx01(uint8_t* tx_b, uint16_t tx_cnt)
{
 8015d98:	b510      	push	{r4, lr}
 8015d9a:	000a      	movs	r2, r1
	HAL_UART_Transmit(&huart1, tx_b, tx_cnt, 100);
 8015d9c:	2364      	movs	r3, #100	; 0x64
 8015d9e:	0001      	movs	r1, r0
 8015da0:	4801      	ldr	r0, [pc, #4]	; (8015da8 <EGTN_MW_UART_tx01+0x10>)
 8015da2:	f002 fa63 	bl	801826c <HAL_UART_Transmit>
}
 8015da6:	bd10      	pop	{r4, pc}
 8015da8:	20001398 	.word	0x20001398

08015dac <HAL_UART_RxCpltCallback>:
	HAL_UART_Transmit(&huart5, tx_b, tx_cnt, 100);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance == USART1)
 8015dac:	6803      	ldr	r3, [r0, #0]
 8015dae:	4a14      	ldr	r2, [pc, #80]	; (8015e00 <HAL_UART_RxCpltCallback+0x54>)
{
 8015db0:	b570      	push	{r4, r5, r6, lr}
 8015db2:	0004      	movs	r4, r0
	if(huart->Instance == USART1)
 8015db4:	4293      	cmp	r3, r2
 8015db6:	d006      	beq.n	8015dc6 <HAL_UART_RxCpltCallback+0x1a>
	{
		HAL_UART_Receive_IT(&huart1, &evon_it_rx01, 1);
		EGTN_MW_FC41D_push_ringbuffer(evon_it_rx01);
	}
	if(huart->Instance == USART3)
 8015db8:	4a12      	ldr	r2, [pc, #72]	; (8015e04 <HAL_UART_RxCpltCallback+0x58>)
 8015dba:	4293      	cmp	r3, r2
 8015dbc:	d010      	beq.n	8015de0 <HAL_UART_RxCpltCallback+0x34>
	{
		HAL_UART_Receive_IT(&huart3, &evon_it_rx03, 1);
		//EGTN_APP_DEBUG_push_ringbuffer(evon_it_rx03);
	}
	if(huart->Instance == USART5)
 8015dbe:	4a12      	ldr	r2, [pc, #72]	; (8015e08 <HAL_UART_RxCpltCallback+0x5c>)
 8015dc0:	4293      	cmp	r3, r2
 8015dc2:	d016      	beq.n	8015df2 <HAL_UART_RxCpltCallback+0x46>
	{
		HAL_UART_Receive_IT(&huart5, &evon_it_rx05, 1);
		//EGTN_APP_RFID_push_ringbuffer(evon_it_rx05);
	}
}
 8015dc4:	bd70      	pop	{r4, r5, r6, pc}
		HAL_UART_Receive_IT(&huart1, &evon_it_rx01, 1);
 8015dc6:	4d11      	ldr	r5, [pc, #68]	; (8015e0c <HAL_UART_RxCpltCallback+0x60>)
 8015dc8:	2201      	movs	r2, #1
 8015dca:	0029      	movs	r1, r5
 8015dcc:	4810      	ldr	r0, [pc, #64]	; (8015e10 <HAL_UART_RxCpltCallback+0x64>)
 8015dce:	f002 fbd1 	bl	8018574 <HAL_UART_Receive_IT>
		EGTN_MW_FC41D_push_ringbuffer(evon_it_rx01);
 8015dd2:	7828      	ldrb	r0, [r5, #0]
 8015dd4:	f7fe ff92 	bl	8014cfc <EGTN_MW_FC41D_push_ringbuffer>
 8015dd8:	6823      	ldr	r3, [r4, #0]
	if(huart->Instance == USART3)
 8015dda:	4a0a      	ldr	r2, [pc, #40]	; (8015e04 <HAL_UART_RxCpltCallback+0x58>)
 8015ddc:	4293      	cmp	r3, r2
 8015dde:	d1ee      	bne.n	8015dbe <HAL_UART_RxCpltCallback+0x12>
		HAL_UART_Receive_IT(&huart3, &evon_it_rx03, 1);
 8015de0:	2201      	movs	r2, #1
 8015de2:	490c      	ldr	r1, [pc, #48]	; (8015e14 <HAL_UART_RxCpltCallback+0x68>)
 8015de4:	480c      	ldr	r0, [pc, #48]	; (8015e18 <HAL_UART_RxCpltCallback+0x6c>)
 8015de6:	f002 fbc5 	bl	8018574 <HAL_UART_Receive_IT>
 8015dea:	6823      	ldr	r3, [r4, #0]
	if(huart->Instance == USART5)
 8015dec:	4a06      	ldr	r2, [pc, #24]	; (8015e08 <HAL_UART_RxCpltCallback+0x5c>)
 8015dee:	4293      	cmp	r3, r2
 8015df0:	d1e8      	bne.n	8015dc4 <HAL_UART_RxCpltCallback+0x18>
		HAL_UART_Receive_IT(&huart5, &evon_it_rx05, 1);
 8015df2:	2201      	movs	r2, #1
 8015df4:	4909      	ldr	r1, [pc, #36]	; (8015e1c <HAL_UART_RxCpltCallback+0x70>)
 8015df6:	480a      	ldr	r0, [pc, #40]	; (8015e20 <HAL_UART_RxCpltCallback+0x74>)
 8015df8:	f002 fbbc 	bl	8018574 <HAL_UART_Receive_IT>
}
 8015dfc:	e7e2      	b.n	8015dc4 <HAL_UART_RxCpltCallback+0x18>
 8015dfe:	46c0      	nop			; (mov r8, r8)
 8015e00:	40013800 	.word	0x40013800
 8015e04:	40004800 	.word	0x40004800
 8015e08:	40005000 	.word	0x40005000
 8015e0c:	20001064 	.word	0x20001064
 8015e10:	20001398 	.word	0x20001398
 8015e14:	20001065 	.word	0x20001065
 8015e18:	20001288 	.word	0x20001288
 8015e1c:	20001066 	.word	0x20001066
 8015e20:	20001310 	.word	0x20001310

08015e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8015e24:	b510      	push	{r4, lr}
 8015e26:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8015e28:	20fa      	movs	r0, #250	; 0xfa
 8015e2a:	4b0e      	ldr	r3, [pc, #56]	; (8015e64 <HAL_InitTick+0x40>)
 8015e2c:	0080      	lsls	r0, r0, #2
 8015e2e:	7819      	ldrb	r1, [r3, #0]
 8015e30:	f7fa f97a 	bl	8010128 <__udivsi3>
 8015e34:	4b0c      	ldr	r3, [pc, #48]	; (8015e68 <HAL_InitTick+0x44>)
 8015e36:	0001      	movs	r1, r0
 8015e38:	6818      	ldr	r0, [r3, #0]
 8015e3a:	f7fa f975 	bl	8010128 <__udivsi3>
 8015e3e:	f000 fb17 	bl	8016470 <HAL_SYSTICK_Config>
 8015e42:	2800      	cmp	r0, #0
 8015e44:	d10c      	bne.n	8015e60 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 8015e46:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8015e48:	2c03      	cmp	r4, #3
 8015e4a:	d900      	bls.n	8015e4e <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8015e4c:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8015e4e:	3802      	subs	r0, #2
 8015e50:	2200      	movs	r2, #0
 8015e52:	0021      	movs	r1, r4
 8015e54:	f000 face 	bl	80163f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8015e58:	4b04      	ldr	r3, [pc, #16]	; (8015e6c <HAL_InitTick+0x48>)
 8015e5a:	2000      	movs	r0, #0
 8015e5c:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8015e5e:	e7f5      	b.n	8015e4c <HAL_InitTick+0x28>
    return HAL_ERROR;
 8015e60:	2001      	movs	r0, #1
 8015e62:	e7f3      	b.n	8015e4c <HAL_InitTick+0x28>
 8015e64:	200008ac 	.word	0x200008ac
 8015e68:	200000c0 	.word	0x200000c0
 8015e6c:	200008b0 	.word	0x200008b0

08015e70 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8015e70:	2110      	movs	r1, #16
 8015e72:	4a06      	ldr	r2, [pc, #24]	; (8015e8c <HAL_Init+0x1c>)
{
 8015e74:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8015e76:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8015e78:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8015e7a:	430b      	orrs	r3, r1
 8015e7c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8015e7e:	f7ff ffd1 	bl	8015e24 <HAL_InitTick>
  HAL_MspInit();
 8015e82:	f7fd f9f5 	bl	8013270 <HAL_MspInit>
}
 8015e86:	2000      	movs	r0, #0
 8015e88:	bd10      	pop	{r4, pc}
 8015e8a:	46c0      	nop			; (mov r8, r8)
 8015e8c:	40022000 	.word	0x40022000

08015e90 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8015e90:	4a03      	ldr	r2, [pc, #12]	; (8015ea0 <HAL_IncTick+0x10>)
 8015e92:	4b04      	ldr	r3, [pc, #16]	; (8015ea4 <HAL_IncTick+0x14>)
 8015e94:	6811      	ldr	r1, [r2, #0]
 8015e96:	781b      	ldrb	r3, [r3, #0]
 8015e98:	185b      	adds	r3, r3, r1
 8015e9a:	6013      	str	r3, [r2, #0]
}
 8015e9c:	4770      	bx	lr
 8015e9e:	46c0      	nop			; (mov r8, r8)
 8015ea0:	2000142c 	.word	0x2000142c
 8015ea4:	200008ac 	.word	0x200008ac

08015ea8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8015ea8:	4b01      	ldr	r3, [pc, #4]	; (8015eb0 <HAL_GetTick+0x8>)
 8015eaa:	6818      	ldr	r0, [r3, #0]
}
 8015eac:	4770      	bx	lr
 8015eae:	46c0      	nop			; (mov r8, r8)
 8015eb0:	2000142c 	.word	0x2000142c

08015eb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8015eb4:	b570      	push	{r4, r5, r6, lr}
 8015eb6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8015eb8:	f7ff fff6 	bl	8015ea8 <HAL_GetTick>
 8015ebc:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8015ebe:	1c63      	adds	r3, r4, #1
 8015ec0:	d002      	beq.n	8015ec8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8015ec2:	4b04      	ldr	r3, [pc, #16]	; (8015ed4 <HAL_Delay+0x20>)
 8015ec4:	781b      	ldrb	r3, [r3, #0]
 8015ec6:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8015ec8:	f7ff ffee 	bl	8015ea8 <HAL_GetTick>
 8015ecc:	1b40      	subs	r0, r0, r5
 8015ece:	42a0      	cmp	r0, r4
 8015ed0:	d3fa      	bcc.n	8015ec8 <HAL_Delay+0x14>
  {
  }
}
 8015ed2:	bd70      	pop	{r4, r5, r6, pc}
 8015ed4:	200008ac 	.word	0x200008ac

08015ed8 <ADC_Enable>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8015ed8:	2300      	movs	r3, #0
{
 8015eda:	b570      	push	{r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015edc:	6802      	ldr	r2, [r0, #0]
{
 8015ede:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8015ee0:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015ee2:	6891      	ldr	r1, [r2, #8]
 8015ee4:	3303      	adds	r3, #3
{
 8015ee6:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015ee8:	400b      	ands	r3, r1
 8015eea:	2b01      	cmp	r3, #1
 8015eec:	d037      	beq.n	8015f5e <ADC_Enable+0x86>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8015eee:	6891      	ldr	r1, [r2, #8]
 8015ef0:	4b23      	ldr	r3, [pc, #140]	; (8015f80 <ADC_Enable+0xa8>)
 8015ef2:	4219      	tst	r1, r3
 8015ef4:	d129      	bne.n	8015f4a <ADC_Enable+0x72>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8015ef6:	2101      	movs	r1, #1
 8015ef8:	6893      	ldr	r3, [r2, #8]
 8015efa:	430b      	orrs	r3, r1
 8015efc:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8015efe:	4b21      	ldr	r3, [pc, #132]	; (8015f84 <ADC_Enable+0xac>)
 8015f00:	4921      	ldr	r1, [pc, #132]	; (8015f88 <ADC_Enable+0xb0>)
 8015f02:	6818      	ldr	r0, [r3, #0]
 8015f04:	f7fa f910 	bl	8010128 <__udivsi3>
 8015f08:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8015f0a:	9b01      	ldr	r3, [sp, #4]
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d005      	beq.n	8015f1c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8015f10:	9b01      	ldr	r3, [sp, #4]
 8015f12:	3b01      	subs	r3, #1
 8015f14:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8015f16:	9b01      	ldr	r3, [sp, #4]
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d1f9      	bne.n	8015f10 <ADC_Enable+0x38>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8015f1c:	f7ff ffc4 	bl	8015ea8 <HAL_GetTick>
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015f20:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8015f22:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015f24:	681b      	ldr	r3, [r3, #0]
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015f26:	2501      	movs	r5, #1
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015f28:	07db      	lsls	r3, r3, #31
 8015f2a:	d40b      	bmi.n	8015f44 <ADC_Enable+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8015f2c:	f7ff ffbc 	bl	8015ea8 <HAL_GetTick>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015f30:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8015f32:	1b80      	subs	r0, r0, r6
 8015f34:	2802      	cmp	r0, #2
 8015f36:	d902      	bls.n	8015f3e <ADC_Enable+0x66>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015f38:	681a      	ldr	r2, [r3, #0]
 8015f3a:	4215      	tst	r5, r2
 8015f3c:	d016      	beq.n	8015f6c <ADC_Enable+0x94>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015f3e:	681b      	ldr	r3, [r3, #0]
 8015f40:	421d      	tst	r5, r3
 8015f42:	d0f3      	beq.n	8015f2c <ADC_Enable+0x54>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8015f44:	2000      	movs	r0, #0
}
 8015f46:	b002      	add	sp, #8
 8015f48:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015f4a:	2210      	movs	r2, #16
 8015f4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8015f4e:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015f50:	4313      	orrs	r3, r2
 8015f52:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015f54:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015f56:	3a0f      	subs	r2, #15
 8015f58:	4313      	orrs	r3, r2
 8015f5a:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8015f5c:	e7f3      	b.n	8015f46 <ADC_Enable+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015f5e:	6811      	ldr	r1, [r2, #0]
 8015f60:	420b      	tst	r3, r1
 8015f62:	d1ef      	bne.n	8015f44 <ADC_Enable+0x6c>
 8015f64:	68d3      	ldr	r3, [r2, #12]
 8015f66:	041b      	lsls	r3, r3, #16
 8015f68:	d4ec      	bmi.n	8015f44 <ADC_Enable+0x6c>
 8015f6a:	e7c0      	b.n	8015eee <ADC_Enable+0x16>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015f6c:	2210      	movs	r2, #16
 8015f6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          return HAL_ERROR;
 8015f70:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015f72:	4313      	orrs	r3, r2
 8015f74:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015f76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015f78:	431d      	orrs	r5, r3
 8015f7a:	63e5      	str	r5, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8015f7c:	e7e3      	b.n	8015f46 <ADC_Enable+0x6e>
 8015f7e:	46c0      	nop			; (mov r8, r8)
 8015f80:	80000017 	.word	0x80000017
 8015f84:	200000c0 	.word	0x200000c0
 8015f88:	000f4240 	.word	0x000f4240

08015f8c <HAL_ADC_Init>:
{
 8015f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f8e:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8015f90:	d100      	bne.n	8015f94 <HAL_ADC_Init+0x8>
 8015f92:	e085      	b.n	80160a0 <HAL_ADC_Init+0x114>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8015f94:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d100      	bne.n	8015f9c <HAL_ADC_Init+0x10>
 8015f9a:	e06b      	b.n	8016074 <HAL_ADC_Init+0xe8>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8015f9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015f9e:	06db      	lsls	r3, r3, #27
 8015fa0:	d462      	bmi.n	8016068 <HAL_ADC_Init+0xdc>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8015fa2:	2104      	movs	r1, #4
 8015fa4:	000d      	movs	r5, r1
 8015fa6:	6823      	ldr	r3, [r4, #0]
 8015fa8:	689a      	ldr	r2, [r3, #8]
 8015faa:	4015      	ands	r5, r2
      (tmp_hal_status == HAL_OK)                                &&
 8015fac:	4211      	tst	r1, r2
 8015fae:	d15b      	bne.n	8016068 <HAL_ADC_Init+0xdc>
    ADC_STATE_CLR_SET(hadc->State,
 8015fb0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8015fb2:	4948      	ldr	r1, [pc, #288]	; (80160d4 <HAL_ADC_Init+0x148>)
 8015fb4:	400a      	ands	r2, r1
 8015fb6:	3106      	adds	r1, #6
 8015fb8:	31ff      	adds	r1, #255	; 0xff
 8015fba:	430a      	orrs	r2, r1
 8015fbc:	63a2      	str	r2, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8015fbe:	2203      	movs	r2, #3
 8015fc0:	6899      	ldr	r1, [r3, #8]
 8015fc2:	400a      	ands	r2, r1
 8015fc4:	2a01      	cmp	r2, #1
 8015fc6:	d05b      	beq.n	8016080 <HAL_ADC_Init+0xf4>
      MODIFY_REG(hadc->Instance->CFGR1,
 8015fc8:	2118      	movs	r1, #24
 8015fca:	68da      	ldr	r2, [r3, #12]
 8015fcc:	438a      	bics	r2, r1
 8015fce:	68a1      	ldr	r1, [r4, #8]
 8015fd0:	430a      	orrs	r2, r1
 8015fd2:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8015fd4:	691a      	ldr	r2, [r3, #16]
 8015fd6:	6861      	ldr	r1, [r4, #4]
 8015fd8:	0092      	lsls	r2, r2, #2
 8015fda:	0892      	lsrs	r2, r2, #2
 8015fdc:	430a      	orrs	r2, r1
 8015fde:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8015fe0:	68da      	ldr	r2, [r3, #12]
 8015fe2:	493d      	ldr	r1, [pc, #244]	; (80160d8 <HAL_ADC_Init+0x14c>)
 8015fe4:	400a      	ands	r2, r1
 8015fe6:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8015fe8:	7e21      	ldrb	r1, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8015fea:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8015fec:	0389      	lsls	r1, r1, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8015fee:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8015ff0:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8015ff2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8015ff4:	7ea6      	ldrb	r6, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8015ff6:	3a01      	subs	r2, #1
 8015ff8:	1e50      	subs	r0, r2, #1
 8015ffa:	4182      	sbcs	r2, r0
 8015ffc:	0310      	lsls	r0, r2, #12
 8015ffe:	68e2      	ldr	r2, [r4, #12]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8016000:	0377      	lsls	r7, r6, #13
 8016002:	4311      	orrs	r1, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8016004:	6922      	ldr	r2, [r4, #16]
 8016006:	4339      	orrs	r1, r7
 8016008:	2a02      	cmp	r2, #2
 801600a:	d100      	bne.n	801600e <HAL_ADC_Init+0x82>
 801600c:	2504      	movs	r5, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 801600e:	2224      	movs	r2, #36	; 0x24
 8016010:	5ca2      	ldrb	r2, [r4, r2]
 8016012:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8016014:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8016016:	7ee1      	ldrb	r1, [r4, #27]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8016018:	4302      	orrs	r2, r0
 801601a:	432a      	orrs	r2, r5
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 801601c:	2901      	cmp	r1, #1
 801601e:	d04b      	beq.n	80160b8 <HAL_ADC_Init+0x12c>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8016020:	20c2      	movs	r0, #194	; 0xc2
 8016022:	69e1      	ldr	r1, [r4, #28]
 8016024:	30ff      	adds	r0, #255	; 0xff
 8016026:	4281      	cmp	r1, r0
 8016028:	d002      	beq.n	8016030 <HAL_ADC_Init+0xa4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 801602a:	6a20      	ldr	r0, [r4, #32]
 801602c:	4301      	orrs	r1, r0
 801602e:	430a      	orrs	r2, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8016030:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8016032:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8016034:	4311      	orrs	r1, r2
 8016036:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8016038:	2180      	movs	r1, #128	; 0x80
 801603a:	0549      	lsls	r1, r1, #21
 801603c:	428d      	cmp	r5, r1
 801603e:	d026      	beq.n	801608e <HAL_ADC_Init+0x102>
 8016040:	1e69      	subs	r1, r5, #1
 8016042:	2906      	cmp	r1, #6
 8016044:	d923      	bls.n	801608e <HAL_ADC_Init+0x102>
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8016046:	68db      	ldr	r3, [r3, #12]
 8016048:	4924      	ldr	r1, [pc, #144]	; (80160dc <HAL_ADC_Init+0x150>)
 801604a:	400b      	ands	r3, r1
 801604c:	4293      	cmp	r3, r2
 801604e:	d029      	beq.n	80160a4 <HAL_ADC_Init+0x118>
      ADC_STATE_CLR_SET(hadc->State,
 8016050:	2212      	movs	r2, #18
 8016052:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      tmp_hal_status = HAL_ERROR;
 8016054:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8016056:	4393      	bics	r3, r2
 8016058:	3a02      	subs	r2, #2
 801605a:	4313      	orrs	r3, r2
 801605c:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801605e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016060:	3a0f      	subs	r2, #15
 8016062:	4313      	orrs	r3, r2
 8016064:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8016066:	e004      	b.n	8016072 <HAL_ADC_Init+0xe6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8016068:	2210      	movs	r2, #16
    tmp_hal_status = HAL_ERROR;
 801606a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801606c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801606e:	4313      	orrs	r3, r2
 8016070:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8016072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Lock = HAL_UNLOCKED;
 8016074:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8016076:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8016078:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 801607a:	f7fc ff11 	bl	8012ea0 <HAL_ADC_MspInit>
 801607e:	e78d      	b.n	8015f9c <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8016080:	6819      	ldr	r1, [r3, #0]
 8016082:	420a      	tst	r2, r1
 8016084:	d1ac      	bne.n	8015fe0 <HAL_ADC_Init+0x54>
 8016086:	68da      	ldr	r2, [r3, #12]
 8016088:	0412      	lsls	r2, r2, #16
 801608a:	d4a9      	bmi.n	8015fe0 <HAL_ADC_Init+0x54>
 801608c:	e79c      	b.n	8015fc8 <HAL_ADC_Init+0x3c>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 801608e:	2107      	movs	r1, #7
 8016090:	6958      	ldr	r0, [r3, #20]
 8016092:	4388      	bics	r0, r1
 8016094:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8016096:	6958      	ldr	r0, [r3, #20]
 8016098:	4029      	ands	r1, r5
 801609a:	4301      	orrs	r1, r0
 801609c:	6159      	str	r1, [r3, #20]
 801609e:	e7d2      	b.n	8016046 <HAL_ADC_Init+0xba>
    return HAL_ERROR;
 80160a0:	2001      	movs	r0, #1
 80160a2:	e7e6      	b.n	8016072 <HAL_ADC_Init+0xe6>
      ADC_CLEAR_ERRORCODE(hadc);
 80160a4:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 80160a6:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80160a8:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 80160aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80160ac:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 80160ae:	4393      	bics	r3, r2
 80160b0:	3a02      	subs	r2, #2
 80160b2:	4313      	orrs	r3, r2
 80160b4:	63a3      	str	r3, [r4, #56]	; 0x38
 80160b6:	e7dc      	b.n	8016072 <HAL_ADC_Init+0xe6>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80160b8:	2e00      	cmp	r6, #0
 80160ba:	d103      	bne.n	80160c4 <HAL_ADC_Init+0x138>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80160bc:	2180      	movs	r1, #128	; 0x80
 80160be:	0249      	lsls	r1, r1, #9
 80160c0:	430a      	orrs	r2, r1
 80160c2:	e7ad      	b.n	8016020 <HAL_ADC_Init+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80160c4:	2520      	movs	r5, #32
 80160c6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80160c8:	4328      	orrs	r0, r5
 80160ca:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80160cc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80160ce:	4301      	orrs	r1, r0
 80160d0:	63e1      	str	r1, [r4, #60]	; 0x3c
 80160d2:	e7a5      	b.n	8016020 <HAL_ADC_Init+0x94>
 80160d4:	fffffefd 	.word	0xfffffefd
 80160d8:	fffe0219 	.word	0xfffe0219
 80160dc:	833fffe7 	.word	0x833fffe7

080160e0 <HAL_ADC_Start_DMA>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80160e0:	6803      	ldr	r3, [r0, #0]
{
 80160e2:	b570      	push	{r4, r5, r6, lr}
 80160e4:	000d      	movs	r5, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80160e6:	6899      	ldr	r1, [r3, #8]
{
 80160e8:	0004      	movs	r4, r0
 80160ea:	0016      	movs	r6, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80160ec:	074a      	lsls	r2, r1, #29
 80160ee:	d436      	bmi.n	801615e <HAL_ADC_Start_DMA+0x7e>
    __HAL_LOCK(hadc);
 80160f0:	2234      	movs	r2, #52	; 0x34
 80160f2:	5c81      	ldrb	r1, [r0, r2]
 80160f4:	2901      	cmp	r1, #1
 80160f6:	d032      	beq.n	801615e <HAL_ADC_Start_DMA+0x7e>
 80160f8:	2101      	movs	r1, #1
 80160fa:	5481      	strb	r1, [r0, r2]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80160fc:	7e42      	ldrb	r2, [r0, #25]
 80160fe:	2a01      	cmp	r2, #1
 8016100:	d004      	beq.n	801610c <HAL_ADC_Start_DMA+0x2c>
      tmp_hal_status = ADC_Enable(hadc);
 8016102:	f7ff fee9 	bl	8015ed8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8016106:	2800      	cmp	r0, #0
 8016108:	d128      	bne.n	801615c <HAL_ADC_Start_DMA+0x7c>
 801610a:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 801610c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 801610e:	4915      	ldr	r1, [pc, #84]	; (8016164 <HAL_ADC_Start_DMA+0x84>)
 8016110:	4011      	ands	r1, r2
 8016112:	2280      	movs	r2, #128	; 0x80
 8016114:	0052      	lsls	r2, r2, #1
 8016116:	430a      	orrs	r2, r1
 8016118:	63a2      	str	r2, [r4, #56]	; 0x38
      __HAL_UNLOCK(hadc);
 801611a:	2134      	movs	r1, #52	; 0x34
      ADC_CLEAR_ERRORCODE(hadc);
 801611c:	2200      	movs	r2, #0
 801611e:	63e2      	str	r2, [r4, #60]	; 0x3c
      __HAL_UNLOCK(hadc);
 8016120:	5462      	strb	r2, [r4, r1]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8016122:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8016124:	4a10      	ldr	r2, [pc, #64]	; (8016168 <HAL_ADC_Start_DMA+0x88>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8016126:	3924      	subs	r1, #36	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8016128:	6282      	str	r2, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 801612a:	4a10      	ldr	r2, [pc, #64]	; (801616c <HAL_ADC_Start_DMA+0x8c>)
 801612c:	62c2      	str	r2, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 801612e:	4a10      	ldr	r2, [pc, #64]	; (8016170 <HAL_ADC_Start_DMA+0x90>)
 8016130:	6302      	str	r2, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8016132:	221c      	movs	r2, #28
 8016134:	601a      	str	r2, [r3, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8016136:	685a      	ldr	r2, [r3, #4]
 8016138:	430a      	orrs	r2, r1
 801613a:	605a      	str	r2, [r3, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 801613c:	68da      	ldr	r2, [r3, #12]
 801613e:	390f      	subs	r1, #15
 8016140:	430a      	orrs	r2, r1
 8016142:	60da      	str	r2, [r3, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8016144:	3340      	adds	r3, #64	; 0x40
 8016146:	0019      	movs	r1, r3
 8016148:	002a      	movs	r2, r5
 801614a:	0033      	movs	r3, r6
 801614c:	f000 fa0c 	bl	8016568 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8016150:	2104      	movs	r1, #4
 8016152:	2000      	movs	r0, #0
 8016154:	6822      	ldr	r2, [r4, #0]
 8016156:	6893      	ldr	r3, [r2, #8]
 8016158:	430b      	orrs	r3, r1
 801615a:	6093      	str	r3, [r2, #8]
}
 801615c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 801615e:	2002      	movs	r0, #2
 8016160:	e7fc      	b.n	801615c <HAL_ADC_Start_DMA+0x7c>
 8016162:	46c0      	nop			; (mov r8, r8)
 8016164:	fffff0fe 	.word	0xfffff0fe
 8016168:	08016179 	.word	0x08016179
 801616c:	080161f1 	.word	0x080161f1
 8016170:	08016205 	.word	0x08016205

08016174 <HAL_ADC_ConvCpltCallback>:
 8016174:	4770      	bx	lr
 8016176:	46c0      	nop			; (mov r8, r8)

08016178 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8016178:	2150      	movs	r1, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801617a:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 801617c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 801617e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016180:	4211      	tst	r1, r2
 8016182:	d10e      	bne.n	80161a2 <ADC_DMAConvCplt+0x2a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8016184:	2280      	movs	r2, #128	; 0x80
 8016186:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8016188:	0092      	lsls	r2, r2, #2
 801618a:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 801618c:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 801618e:	639a      	str	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8016190:	681a      	ldr	r2, [r3, #0]
 8016192:	0109      	lsls	r1, r1, #4
 8016194:	68d0      	ldr	r0, [r2, #12]
 8016196:	4208      	tst	r0, r1
 8016198:	d007      	beq.n	80161aa <ADC_DMAConvCplt+0x32>

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 801619a:	0018      	movs	r0, r3
 801619c:	f7ff ffea 	bl	8016174 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80161a0:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80161a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80161a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80161a6:	4798      	blx	r3
}
 80161a8:	e7fa      	b.n	80161a0 <ADC_DMAConvCplt+0x28>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80161aa:	7e99      	ldrb	r1, [r3, #26]
 80161ac:	2900      	cmp	r1, #0
 80161ae:	d1f4      	bne.n	801619a <ADC_DMAConvCplt+0x22>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80161b0:	6811      	ldr	r1, [r2, #0]
 80161b2:	0709      	lsls	r1, r1, #28
 80161b4:	d5f1      	bpl.n	801619a <ADC_DMAConvCplt+0x22>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80161b6:	6891      	ldr	r1, [r2, #8]
 80161b8:	0749      	lsls	r1, r1, #29
 80161ba:	d40b      	bmi.n	80161d4 <ADC_DMAConvCplt+0x5c>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80161bc:	200c      	movs	r0, #12
 80161be:	6851      	ldr	r1, [r2, #4]
 80161c0:	4381      	bics	r1, r0
 80161c2:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80161c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80161c6:	4908      	ldr	r1, [pc, #32]	; (80161e8 <ADC_DMAConvCplt+0x70>)
 80161c8:	400a      	ands	r2, r1
 80161ca:	3104      	adds	r1, #4
 80161cc:	31ff      	adds	r1, #255	; 0xff
 80161ce:	430a      	orrs	r2, r1
 80161d0:	639a      	str	r2, [r3, #56]	; 0x38
 80161d2:	e7e2      	b.n	801619a <ADC_DMAConvCplt+0x22>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80161d4:	2120      	movs	r1, #32
 80161d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80161d8:	430a      	orrs	r2, r1
 80161da:	639a      	str	r2, [r3, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80161dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80161de:	391f      	subs	r1, #31
 80161e0:	430a      	orrs	r2, r1
 80161e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80161e4:	e7d9      	b.n	801619a <ADC_DMAConvCplt+0x22>
 80161e6:	46c0      	nop			; (mov r8, r8)
 80161e8:	fffffefe 	.word	0xfffffefe

080161ec <HAL_ADC_ConvHalfCpltCallback>:
 80161ec:	4770      	bx	lr
 80161ee:	46c0      	nop			; (mov r8, r8)

080161f0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80161f0:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80161f2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80161f4:	f7ff fffa 	bl	80161ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80161f8:	bd10      	pop	{r4, pc}
 80161fa:	46c0      	nop			; (mov r8, r8)

080161fc <HAL_ADC_LevelOutOfWindowCallback>:
 80161fc:	4770      	bx	lr
 80161fe:	46c0      	nop			; (mov r8, r8)

08016200 <HAL_ADC_ErrorCallback>:
 8016200:	4770      	bx	lr
 8016202:	46c0      	nop			; (mov r8, r8)

08016204 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8016204:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8016206:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8016208:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 801620a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801620c:	4313      	orrs	r3, r2
 801620e:	6383      	str	r3, [r0, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8016210:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8016212:	3a3c      	subs	r2, #60	; 0x3c
 8016214:	4313      	orrs	r3, r2
 8016216:	63c3      	str	r3, [r0, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8016218:	f7ff fff2 	bl	8016200 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801621c:	bd10      	pop	{r4, pc}
 801621e:	46c0      	nop			; (mov r8, r8)

08016220 <HAL_ADC_IRQHandler>:
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8016220:	2204      	movs	r2, #4
{
 8016222:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8016224:	6803      	ldr	r3, [r0, #0]
{
 8016226:	0004      	movs	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8016228:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 801622a:	685f      	ldr	r7, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 801622c:	4232      	tst	r2, r6
 801622e:	d045      	beq.n	80162bc <HAL_ADC_IRQHandler+0x9c>
 8016230:	423a      	tst	r2, r7
 8016232:	d043      	beq.n	80162bc <HAL_ADC_IRQHandler+0x9c>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8016234:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8016236:	06d2      	lsls	r2, r2, #27
 8016238:	d404      	bmi.n	8016244 <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 801623a:	2280      	movs	r2, #128	; 0x80
 801623c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801623e:	0092      	lsls	r2, r2, #2
 8016240:	430a      	orrs	r2, r1
 8016242:	63a2      	str	r2, [r4, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8016244:	22c0      	movs	r2, #192	; 0xc0
 8016246:	68d9      	ldr	r1, [r3, #12]
 8016248:	0112      	lsls	r2, r2, #4
 801624a:	4211      	tst	r1, r2
 801624c:	d112      	bne.n	8016274 <HAL_ADC_IRQHandler+0x54>
 801624e:	7ea2      	ldrb	r2, [r4, #26]
 8016250:	2a00      	cmp	r2, #0
 8016252:	d10f      	bne.n	8016274 <HAL_ADC_IRQHandler+0x54>
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8016254:	0732      	lsls	r2, r6, #28
 8016256:	d50d      	bpl.n	8016274 <HAL_ADC_IRQHandler+0x54>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8016258:	689a      	ldr	r2, [r3, #8]
 801625a:	0752      	lsls	r2, r2, #29
 801625c:	d43f      	bmi.n	80162de <HAL_ADC_IRQHandler+0xbe>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 801625e:	210c      	movs	r1, #12
 8016260:	685a      	ldr	r2, [r3, #4]
 8016262:	438a      	bics	r2, r1
 8016264:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8016266:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016268:	4a21      	ldr	r2, [pc, #132]	; (80162f0 <HAL_ADC_IRQHandler+0xd0>)
 801626a:	4013      	ands	r3, r2
 801626c:	3204      	adds	r2, #4
 801626e:	32ff      	adds	r2, #255	; 0xff
 8016270:	4313      	orrs	r3, r2
 8016272:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_ADC_ConvCpltCallback(hadc);
 8016274:	0020      	movs	r0, r4
 8016276:	f7ff ff7d 	bl	8016174 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 801627a:	220c      	movs	r2, #12
 801627c:	6823      	ldr	r3, [r4, #0]
 801627e:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD) == ADC_FLAG_AWD) && ((tmp_ier & ADC_IT_AWD) == ADC_IT_AWD))
 8016280:	2580      	movs	r5, #128	; 0x80
 8016282:	4235      	tst	r5, r6
 8016284:	d001      	beq.n	801628a <HAL_ADC_IRQHandler+0x6a>
 8016286:	423d      	tst	r5, r7
 8016288:	d11e      	bne.n	80162c8 <HAL_ADC_IRQHandler+0xa8>
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 801628a:	2210      	movs	r2, #16
 801628c:	4232      	tst	r2, r6
 801628e:	d014      	beq.n	80162ba <HAL_ADC_IRQHandler+0x9a>
 8016290:	423a      	tst	r2, r7
 8016292:	d012      	beq.n	80162ba <HAL_ADC_IRQHandler+0x9a>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8016294:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8016296:	2a01      	cmp	r2, #1
 8016298:	d003      	beq.n	80162a2 <HAL_ADC_IRQHandler+0x82>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 801629a:	68d9      	ldr	r1, [r3, #12]
 801629c:	001a      	movs	r2, r3
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 801629e:	07c9      	lsls	r1, r1, #31
 80162a0:	d509      	bpl.n	80162b6 <HAL_ADC_IRQHandler+0x96>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80162a2:	2102      	movs	r1, #2
 80162a4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
      HAL_ADC_ErrorCallback(hadc);
 80162a6:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80162a8:	430a      	orrs	r2, r1
 80162aa:	63e2      	str	r2, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80162ac:	2210      	movs	r2, #16
 80162ae:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 80162b0:	f7ff ffa6 	bl	8016200 <HAL_ADC_ErrorCallback>
 80162b4:	6822      	ldr	r2, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80162b6:	2310      	movs	r3, #16
 80162b8:	6013      	str	r3, [r2, #0]
}
 80162ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80162bc:	2208      	movs	r2, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80162be:	4232      	tst	r2, r6
 80162c0:	d0de      	beq.n	8016280 <HAL_ADC_IRQHandler+0x60>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80162c2:	423a      	tst	r2, r7
 80162c4:	d0dc      	beq.n	8016280 <HAL_ADC_IRQHandler+0x60>
 80162c6:	e7b5      	b.n	8016234 <HAL_ADC_IRQHandler+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80162c8:	2380      	movs	r3, #128	; 0x80
 80162ca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80162cc:	025b      	lsls	r3, r3, #9
 80162ce:	4313      	orrs	r3, r2
 80162d0:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80162d2:	0020      	movs	r0, r4
 80162d4:	f7ff ff92 	bl	80161fc <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80162d8:	6823      	ldr	r3, [r4, #0]
 80162da:	601d      	str	r5, [r3, #0]
 80162dc:	e7d5      	b.n	801628a <HAL_ADC_IRQHandler+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80162de:	2220      	movs	r2, #32
 80162e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80162e2:	4313      	orrs	r3, r2
 80162e4:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80162e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80162e8:	3a1f      	subs	r2, #31
 80162ea:	4313      	orrs	r3, r2
 80162ec:	63e3      	str	r3, [r4, #60]	; 0x3c
 80162ee:	e7c1      	b.n	8016274 <HAL_ADC_IRQHandler+0x54>
 80162f0:	fffffefe 	.word	0xfffffefe

080162f4 <HAL_ADC_ConfigChannel>:
{
 80162f4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80162f6:	2300      	movs	r3, #0
{
 80162f8:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80162fa:	2234      	movs	r2, #52	; 0x34
{
 80162fc:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 80162fe:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8016300:	5ca3      	ldrb	r3, [r4, r2]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8016302:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8016304:	2b01      	cmp	r3, #1
 8016306:	d051      	beq.n	80163ac <HAL_ADC_ConfigChannel+0xb8>
 8016308:	2301      	movs	r3, #1
 801630a:	54a3      	strb	r3, [r4, r2]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 801630c:	6822      	ldr	r2, [r4, #0]
 801630e:	6895      	ldr	r5, [r2, #8]
 8016310:	076d      	lsls	r5, r5, #29
 8016312:	d509      	bpl.n	8016328 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8016314:	2220      	movs	r2, #32
    tmp_hal_status = HAL_ERROR;
 8016316:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8016318:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801631a:	4313      	orrs	r3, r2
 801631c:	63a3      	str	r3, [r4, #56]	; 0x38
  __HAL_UNLOCK(hadc);
 801631e:	2334      	movs	r3, #52	; 0x34
 8016320:	2200      	movs	r2, #0
 8016322:	54e2      	strb	r2, [r4, r3]
}
 8016324:	b002      	add	sp, #8
 8016326:	bd70      	pop	{r4, r5, r6, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8016328:	4d2d      	ldr	r5, [pc, #180]	; (80163e0 <HAL_ADC_ConfigChannel+0xec>)
 801632a:	684e      	ldr	r6, [r1, #4]
 801632c:	42ae      	cmp	r6, r5
 801632e:	d028      	beq.n	8016382 <HAL_ADC_ConfigChannel+0x8e>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8016330:	680d      	ldr	r5, [r1, #0]
 8016332:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8016334:	40ab      	lsls	r3, r5
 8016336:	4333      	orrs	r3, r6
 8016338:	6293      	str	r3, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 801633a:	2380      	movs	r3, #128	; 0x80
 801633c:	055b      	lsls	r3, r3, #21
 801633e:	4298      	cmp	r0, r3
 8016340:	d00f      	beq.n	8016362 <HAL_ADC_ConfigChannel+0x6e>
 8016342:	3801      	subs	r0, #1
 8016344:	2806      	cmp	r0, #6
 8016346:	d90c      	bls.n	8016362 <HAL_ADC_ConfigChannel+0x6e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8016348:	2307      	movs	r3, #7
 801634a:	6888      	ldr	r0, [r1, #8]
 801634c:	6951      	ldr	r1, [r2, #20]
 801634e:	4019      	ands	r1, r3
 8016350:	4288      	cmp	r0, r1
 8016352:	d006      	beq.n	8016362 <HAL_ADC_ConfigChannel+0x6e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8016354:	6951      	ldr	r1, [r2, #20]
 8016356:	4399      	bics	r1, r3
 8016358:	6151      	str	r1, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 801635a:	6951      	ldr	r1, [r2, #20]
 801635c:	4003      	ands	r3, r0
 801635e:	430b      	orrs	r3, r1
 8016360:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8016362:	002b      	movs	r3, r5
 8016364:	3b10      	subs	r3, #16
 8016366:	2b01      	cmp	r3, #1
 8016368:	d901      	bls.n	801636e <HAL_ADC_ConfigChannel+0x7a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801636a:	2000      	movs	r0, #0
 801636c:	e7d7      	b.n	801631e <HAL_ADC_ConfigChannel+0x2a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 801636e:	4b1d      	ldr	r3, [pc, #116]	; (80163e4 <HAL_ADC_ConfigChannel+0xf0>)
 8016370:	6819      	ldr	r1, [r3, #0]
 8016372:	2d10      	cmp	r5, #16
 8016374:	d01c      	beq.n	80163b0 <HAL_ADC_ConfigChannel+0xbc>
 8016376:	2280      	movs	r2, #128	; 0x80
 8016378:	03d2      	lsls	r2, r2, #15
 801637a:	430a      	orrs	r2, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801637c:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 801637e:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8016380:	e7cd      	b.n	801631e <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8016382:	6809      	ldr	r1, [r1, #0]
 8016384:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8016386:	408b      	lsls	r3, r1
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8016388:	3910      	subs	r1, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 801638a:	4398      	bics	r0, r3
 801638c:	6290      	str	r0, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 801638e:	2901      	cmp	r1, #1
 8016390:	d8eb      	bhi.n	801636a <HAL_ADC_ConfigChannel+0x76>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8016392:	424b      	negs	r3, r1
 8016394:	414b      	adcs	r3, r1
 8016396:	4259      	negs	r1, r3
 8016398:	4b13      	ldr	r3, [pc, #76]	; (80163e8 <HAL_ADC_ConfigChannel+0xf4>)
 801639a:	4a12      	ldr	r2, [pc, #72]	; (80163e4 <HAL_ADC_ConfigChannel+0xf0>)
 801639c:	469c      	mov	ip, r3
 801639e:	6810      	ldr	r0, [r2, #0]
 80163a0:	0589      	lsls	r1, r1, #22
 80163a2:	4461      	add	r1, ip
 80163a4:	4001      	ands	r1, r0
 80163a6:	6011      	str	r1, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80163a8:	2000      	movs	r0, #0
 80163aa:	e7b8      	b.n	801631e <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 80163ac:	2002      	movs	r0, #2
 80163ae:	e7b9      	b.n	8016324 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80163b0:	2280      	movs	r2, #128	; 0x80
 80163b2:	0412      	lsls	r2, r2, #16
 80163b4:	430a      	orrs	r2, r1
 80163b6:	601a      	str	r2, [r3, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80163b8:	4b0c      	ldr	r3, [pc, #48]	; (80163ec <HAL_ADC_ConfigChannel+0xf8>)
 80163ba:	490d      	ldr	r1, [pc, #52]	; (80163f0 <HAL_ADC_ConfigChannel+0xfc>)
 80163bc:	6818      	ldr	r0, [r3, #0]
 80163be:	f7f9 feb3 	bl	8010128 <__udivsi3>
 80163c2:	0083      	lsls	r3, r0, #2
 80163c4:	181b      	adds	r3, r3, r0
 80163c6:	005b      	lsls	r3, r3, #1
 80163c8:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80163ca:	9b01      	ldr	r3, [sp, #4]
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	d0cc      	beq.n	801636a <HAL_ADC_ConfigChannel+0x76>
            wait_loop_index--;
 80163d0:	9b01      	ldr	r3, [sp, #4]
 80163d2:	3b01      	subs	r3, #1
 80163d4:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80163d6:	9b01      	ldr	r3, [sp, #4]
 80163d8:	2b00      	cmp	r3, #0
 80163da:	d1f9      	bne.n	80163d0 <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80163dc:	2000      	movs	r0, #0
 80163de:	e79e      	b.n	801631e <HAL_ADC_ConfigChannel+0x2a>
 80163e0:	00001001 	.word	0x00001001
 80163e4:	40012708 	.word	0x40012708
 80163e8:	ffbfffff 	.word	0xffbfffff
 80163ec:	200000c0 	.word	0x200000c0
 80163f0:	000f4240 	.word	0x000f4240

080163f4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80163f4:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80163f6:	2800      	cmp	r0, #0
 80163f8:	db14      	blt.n	8016424 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80163fa:	4b15      	ldr	r3, [pc, #84]	; (8016450 <HAL_NVIC_SetPriority+0x5c>)
 80163fc:	2203      	movs	r2, #3
 80163fe:	469c      	mov	ip, r3
 8016400:	23ff      	movs	r3, #255	; 0xff
 8016402:	0884      	lsrs	r4, r0, #2
 8016404:	4010      	ands	r0, r2
 8016406:	001a      	movs	r2, r3
 8016408:	26c0      	movs	r6, #192	; 0xc0
 801640a:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801640c:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801640e:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8016410:	400b      	ands	r3, r1
 8016412:	4083      	lsls	r3, r0
 8016414:	00a4      	lsls	r4, r4, #2
 8016416:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016418:	00b6      	lsls	r6, r6, #2
 801641a:	59a5      	ldr	r5, [r4, r6]
 801641c:	4395      	bics	r5, r2
 801641e:	432b      	orrs	r3, r5
 8016420:	51a3      	str	r3, [r4, r6]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8016422:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016424:	4a0b      	ldr	r2, [pc, #44]	; (8016454 <HAL_NVIC_SetPriority+0x60>)
 8016426:	230f      	movs	r3, #15
 8016428:	4694      	mov	ip, r2
 801642a:	2203      	movs	r2, #3
 801642c:	4003      	ands	r3, r0
 801642e:	4010      	ands	r0, r2
 8016430:	32fc      	adds	r2, #252	; 0xfc
 8016432:	0015      	movs	r5, r2
 8016434:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8016436:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016438:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801643a:	400a      	ands	r2, r1
 801643c:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801643e:	3b08      	subs	r3, #8
 8016440:	089b      	lsrs	r3, r3, #2
 8016442:	009b      	lsls	r3, r3, #2
 8016444:	4463      	add	r3, ip
 8016446:	69dc      	ldr	r4, [r3, #28]
 8016448:	43ac      	bics	r4, r5
 801644a:	4322      	orrs	r2, r4
 801644c:	61da      	str	r2, [r3, #28]
 801644e:	e7e8      	b.n	8016422 <HAL_NVIC_SetPriority+0x2e>
 8016450:	e000e100 	.word	0xe000e100
 8016454:	e000ed00 	.word	0xe000ed00

08016458 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8016458:	2800      	cmp	r0, #0
 801645a:	db05      	blt.n	8016468 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801645c:	231f      	movs	r3, #31
 801645e:	4018      	ands	r0, r3
 8016460:	3b1e      	subs	r3, #30
 8016462:	4083      	lsls	r3, r0
 8016464:	4a01      	ldr	r2, [pc, #4]	; (801646c <HAL_NVIC_EnableIRQ+0x14>)
 8016466:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8016468:	4770      	bx	lr
 801646a:	46c0      	nop			; (mov r8, r8)
 801646c:	e000e100 	.word	0xe000e100

08016470 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8016470:	2280      	movs	r2, #128	; 0x80
 8016472:	1e43      	subs	r3, r0, #1
 8016474:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8016476:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8016478:	4293      	cmp	r3, r2
 801647a:	d20e      	bcs.n	801649a <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801647c:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801647e:	4a07      	ldr	r2, [pc, #28]	; (801649c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016480:	4807      	ldr	r0, [pc, #28]	; (80164a0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8016482:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016484:	6a03      	ldr	r3, [r0, #32]
 8016486:	0609      	lsls	r1, r1, #24
 8016488:	021b      	lsls	r3, r3, #8
 801648a:	0a1b      	lsrs	r3, r3, #8
 801648c:	430b      	orrs	r3, r1
 801648e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8016490:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8016492:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8016494:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8016496:	3307      	adds	r3, #7
 8016498:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 801649a:	4770      	bx	lr
 801649c:	e000e010 	.word	0xe000e010
 80164a0:	e000ed00 	.word	0xe000ed00

080164a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80164a4:	b570      	push	{r4, r5, r6, lr}
 80164a6:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80164a8:	d027      	beq.n	80164fa <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80164aa:	2521      	movs	r5, #33	; 0x21
 80164ac:	2302      	movs	r3, #2
 80164ae:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80164b0:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80164b2:	4a13      	ldr	r2, [pc, #76]	; (8016500 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 80164b4:	6803      	ldr	r3, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80164b6:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80164b8:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 80164ba:	6863      	ldr	r3, [r4, #4]
 80164bc:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80164be:	68e1      	ldr	r1, [r4, #12]
 80164c0:	430b      	orrs	r3, r1
 80164c2:	6921      	ldr	r1, [r4, #16]
 80164c4:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80164c6:	6961      	ldr	r1, [r4, #20]
 80164c8:	430b      	orrs	r3, r1
 80164ca:	69a1      	ldr	r1, [r4, #24]
 80164cc:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80164ce:	69e1      	ldr	r1, [r4, #28]
 80164d0:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 80164d2:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80164d4:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80164d6:	4b0b      	ldr	r3, [pc, #44]	; (8016504 <HAL_DMA_Init+0x60>)
 80164d8:	2114      	movs	r1, #20
 80164da:	469c      	mov	ip, r3
 80164dc:	4460      	add	r0, ip
 80164de:	f7f9 fe23 	bl	8010128 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 80164e2:	4b09      	ldr	r3, [pc, #36]	; (8016508 <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 80164e4:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 80164e6:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80164e8:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80164ea:	0080      	lsls	r0, r0, #2
 80164ec:	6420      	str	r0, [r4, #64]	; 0x40
  return HAL_OK;
 80164ee:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80164f0:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80164f2:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 80164f4:	321f      	adds	r2, #31
 80164f6:	54a3      	strb	r3, [r4, r2]
}
 80164f8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80164fa:	2001      	movs	r0, #1
 80164fc:	e7fc      	b.n	80164f8 <HAL_DMA_Init+0x54>
 80164fe:	46c0      	nop			; (mov r8, r8)
 8016500:	ffffc00f 	.word	0xffffc00f
 8016504:	bffdfff8 	.word	0xbffdfff8
 8016508:	40020000 	.word	0x40020000

0801650c <HAL_DMA_Start>:
{
 801650c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 801650e:	2420      	movs	r4, #32
 8016510:	5d05      	ldrb	r5, [r0, r4]
 8016512:	2d01      	cmp	r5, #1
 8016514:	d025      	beq.n	8016562 <HAL_DMA_Start+0x56>
 8016516:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8016518:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 801651a:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 801651c:	5dc5      	ldrb	r5, [r0, r7]
 801651e:	b2ee      	uxtb	r6, r5
 8016520:	2d01      	cmp	r5, #1
 8016522:	d003      	beq.n	801652c <HAL_DMA_Start+0x20>
    __HAL_UNLOCK(hdma);
 8016524:	2300      	movs	r3, #0
 8016526:	5503      	strb	r3, [r0, r4]
    status = HAL_BUSY;
 8016528:	2002      	movs	r0, #2
}
 801652a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 801652c:	3c1e      	subs	r4, #30
 801652e:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8016530:	2400      	movs	r4, #0
 8016532:	6384      	str	r4, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016534:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016536:	6c07      	ldr	r7, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016538:	6825      	ldr	r5, [r4, #0]
 801653a:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 801653c:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 801653e:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016540:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8016542:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8016544:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8016546:	6843      	ldr	r3, [r0, #4]
 8016548:	2b10      	cmp	r3, #16
 801654a:	d007      	beq.n	801655c <HAL_DMA_Start+0x50>
    hdma->Instance->CPAR = SrcAddress;
 801654c:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 801654e:	60e2      	str	r2, [r4, #12]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8016550:	2201      	movs	r2, #1
 8016552:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8016554:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8016556:	4313      	orrs	r3, r2
 8016558:	6023      	str	r3, [r4, #0]
 801655a:	e7e6      	b.n	801652a <HAL_DMA_Start+0x1e>
    hdma->Instance->CPAR = DstAddress;
 801655c:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 801655e:	60e1      	str	r1, [r4, #12]
 8016560:	e7f6      	b.n	8016550 <HAL_DMA_Start+0x44>
  __HAL_LOCK(hdma);
 8016562:	2002      	movs	r0, #2
 8016564:	e7e1      	b.n	801652a <HAL_DMA_Start+0x1e>
 8016566:	46c0      	nop			; (mov r8, r8)

08016568 <HAL_DMA_Start_IT>:
{
 8016568:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 801656a:	2420      	movs	r4, #32
 801656c:	5d05      	ldrb	r5, [r0, r4]
 801656e:	2d01      	cmp	r5, #1
 8016570:	d037      	beq.n	80165e2 <HAL_DMA_Start_IT+0x7a>
 8016572:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8016574:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 8016576:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8016578:	5dc5      	ldrb	r5, [r0, r7]
 801657a:	b2ee      	uxtb	r6, r5
 801657c:	2d01      	cmp	r5, #1
 801657e:	d003      	beq.n	8016588 <HAL_DMA_Start_IT+0x20>
    __HAL_UNLOCK(hdma);
 8016580:	2300      	movs	r3, #0
 8016582:	5503      	strb	r3, [r0, r4]
    status = HAL_BUSY;
 8016584:	2002      	movs	r0, #2
}
 8016586:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8016588:	3c1e      	subs	r4, #30
 801658a:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801658c:	2400      	movs	r4, #0
 801658e:	6384      	str	r4, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016590:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016592:	6c07      	ldr	r7, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016594:	6825      	ldr	r5, [r4, #0]
 8016596:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016598:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 801659a:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 801659c:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 801659e:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 80165a0:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80165a2:	6843      	ldr	r3, [r0, #4]
 80165a4:	2b10      	cmp	r3, #16
 80165a6:	d00e      	beq.n	80165c6 <HAL_DMA_Start_IT+0x5e>
    if (NULL != hdma->XferHalfCpltCallback)
 80165a8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = SrcAddress;
 80165aa:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80165ac:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	d00e      	beq.n	80165d0 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80165b2:	220e      	movs	r2, #14
 80165b4:	6823      	ldr	r3, [r4, #0]
 80165b6:	4313      	orrs	r3, r2
 80165b8:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80165ba:	2201      	movs	r2, #1
 80165bc:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80165be:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 80165c0:	4313      	orrs	r3, r2
 80165c2:	6023      	str	r3, [r4, #0]
 80165c4:	e7df      	b.n	8016586 <HAL_DMA_Start_IT+0x1e>
    if (NULL != hdma->XferHalfCpltCallback)
 80165c6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 80165c8:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80165ca:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d1f0      	bne.n	80165b2 <HAL_DMA_Start_IT+0x4a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80165d0:	220a      	movs	r2, #10
 80165d2:	6823      	ldr	r3, [r4, #0]
 80165d4:	4313      	orrs	r3, r2
 80165d6:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80165d8:	6823      	ldr	r3, [r4, #0]
 80165da:	3a06      	subs	r2, #6
 80165dc:	4393      	bics	r3, r2
 80165de:	6023      	str	r3, [r4, #0]
 80165e0:	e7eb      	b.n	80165ba <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 80165e2:	2002      	movs	r0, #2
 80165e4:	e7cf      	b.n	8016586 <HAL_DMA_Start_IT+0x1e>
 80165e6:	46c0      	nop			; (mov r8, r8)

080165e8 <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80165e8:	2321      	movs	r3, #33	; 0x21
{
 80165ea:	b530      	push	{r4, r5, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80165ec:	5cc2      	ldrb	r2, [r0, r3]
 80165ee:	2a02      	cmp	r2, #2
 80165f0:	d006      	beq.n	8016600 <HAL_DMA_Abort+0x18>
    __HAL_UNLOCK(hdma);
 80165f2:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80165f4:	3b1d      	subs	r3, #29
 80165f6:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 80165f8:	331c      	adds	r3, #28
 80165fa:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 80165fc:	2001      	movs	r0, #1
}
 80165fe:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8016600:	240e      	movs	r4, #14
 8016602:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016604:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8016606:	6811      	ldr	r1, [r2, #0]
 8016608:	43a1      	bics	r1, r4
 801660a:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 801660c:	2101      	movs	r1, #1
 801660e:	6814      	ldr	r4, [r2, #0]
 8016610:	438c      	bics	r4, r1
 8016612:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016614:	000c      	movs	r4, r1
 8016616:	40ac      	lsls	r4, r5
 8016618:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801661a:	6054      	str	r4, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 801661c:	54c1      	strb	r1, [r0, r3]
  __HAL_UNLOCK(hdma);
 801661e:	2200      	movs	r2, #0
 8016620:	2320      	movs	r3, #32
 8016622:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8016624:	2000      	movs	r0, #0
 8016626:	e7ea      	b.n	80165fe <HAL_DMA_Abort+0x16>

08016628 <HAL_DMA_Abort_IT>:
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8016628:	2321      	movs	r3, #33	; 0x21
{
 801662a:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 801662c:	5cc2      	ldrb	r2, [r0, r3]
 801662e:	2a02      	cmp	r2, #2
 8016630:	d003      	beq.n	801663a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8016632:	3b1d      	subs	r3, #29
 8016634:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8016636:	2001      	movs	r0, #1
}
 8016638:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 801663a:	240e      	movs	r4, #14
 801663c:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 801663e:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8016640:	6811      	ldr	r1, [r2, #0]
 8016642:	43a1      	bics	r1, r4
 8016644:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016646:	2101      	movs	r1, #1
 8016648:	6814      	ldr	r4, [r2, #0]
 801664a:	438c      	bics	r4, r1
 801664c:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 801664e:	000c      	movs	r4, r1
 8016650:	40ac      	lsls	r4, r5
 8016652:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8016654:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8016656:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 8016658:	2200      	movs	r2, #0
 801665a:	2320      	movs	r3, #32
 801665c:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 801665e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8016660:	2b00      	cmp	r3, #0
 8016662:	d002      	beq.n	801666a <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8016664:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8016666:	2000      	movs	r0, #0
 8016668:	e7e6      	b.n	8016638 <HAL_DMA_Abort_IT+0x10>
 801666a:	2000      	movs	r0, #0
 801666c:	e7e4      	b.n	8016638 <HAL_DMA_Abort_IT+0x10>
 801666e:	46c0      	nop			; (mov r8, r8)

08016670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8016670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016672:	464e      	mov	r6, r9
 8016674:	46de      	mov	lr, fp
 8016676:	4657      	mov	r7, sl
 8016678:	4645      	mov	r5, r8
 801667a:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801667c:	680a      	ldr	r2, [r1, #0]
{
 801667e:	4689      	mov	r9, r1
  uint32_t position = 0x00u;
 8016680:	2300      	movs	r3, #0
{
 8016682:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8016684:	2a00      	cmp	r2, #0
 8016686:	d075      	beq.n	8016774 <HAL_GPIO_Init+0x104>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8016688:	2101      	movs	r1, #1
 801668a:	4688      	mov	r8, r1
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801668c:	496c      	ldr	r1, [pc, #432]	; (8016840 <HAL_GPIO_Init+0x1d0>)
 801668e:	468b      	mov	fp, r1
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8016690:	4644      	mov	r4, r8
 8016692:	0015      	movs	r5, r2
 8016694:	409c      	lsls	r4, r3
 8016696:	4025      	ands	r5, r4
 8016698:	9501      	str	r5, [sp, #4]
    if (iocurrent != 0x00u)
 801669a:	4222      	tst	r2, r4
 801669c:	d066      	beq.n	801676c <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 801669e:	464d      	mov	r5, r9
 80166a0:	2603      	movs	r6, #3
 80166a2:	686d      	ldr	r5, [r5, #4]
 80166a4:	402e      	ands	r6, r5
 80166a6:	46aa      	mov	sl, r5
 80166a8:	1e75      	subs	r5, r6, #1
 80166aa:	2d01      	cmp	r5, #1
 80166ac:	d969      	bls.n	8016782 <HAL_GPIO_Init+0x112>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80166ae:	005f      	lsls	r7, r3, #1
 80166b0:	2e03      	cmp	r6, #3
 80166b2:	d000      	beq.n	80166b6 <HAL_GPIO_Init+0x46>
 80166b4:	e0a5      	b.n	8016802 <HAL_GPIO_Init+0x192>
 80166b6:	0034      	movs	r4, r6
 80166b8:	40bc      	lsls	r4, r7
 80166ba:	43e1      	mvns	r1, r4
 80166bc:	9102      	str	r1, [sp, #8]
      temp = GPIOx->MODER;
 80166be:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80166c0:	9d02      	ldr	r5, [sp, #8]
 80166c2:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80166c4:	4325      	orrs	r5, r4
      GPIOx->MODER = temp;
 80166c6:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80166c8:	25c0      	movs	r5, #192	; 0xc0
 80166ca:	4654      	mov	r4, sl
 80166cc:	02ad      	lsls	r5, r5, #10
 80166ce:	422c      	tst	r4, r5
 80166d0:	d04c      	beq.n	801676c <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80166d2:	4659      	mov	r1, fp
 80166d4:	698c      	ldr	r4, [r1, #24]
 80166d6:	4641      	mov	r1, r8
 80166d8:	430c      	orrs	r4, r1
 80166da:	4659      	mov	r1, fp
 80166dc:	618c      	str	r4, [r1, #24]
 80166de:	698c      	ldr	r4, [r1, #24]
 80166e0:	4641      	mov	r1, r8

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80166e2:	2603      	movs	r6, #3
 80166e4:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80166e6:	400c      	ands	r4, r1
 80166e8:	4956      	ldr	r1, [pc, #344]	; (8016844 <HAL_GPIO_Init+0x1d4>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80166ea:	401e      	ands	r6, r3
 80166ec:	468c      	mov	ip, r1
 80166ee:	00b6      	lsls	r6, r6, #2
 80166f0:	40b7      	lsls	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80166f2:	2190      	movs	r1, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80166f4:	9405      	str	r4, [sp, #20]
 80166f6:	9c05      	ldr	r4, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 80166f8:	089c      	lsrs	r4, r3, #2
 80166fa:	00a4      	lsls	r4, r4, #2
 80166fc:	4464      	add	r4, ip
 80166fe:	68a5      	ldr	r5, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8016700:	05c9      	lsls	r1, r1, #23
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8016702:	43bd      	bics	r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8016704:	4288      	cmp	r0, r1
 8016706:	d00e      	beq.n	8016726 <HAL_GPIO_Init+0xb6>
 8016708:	4f4f      	ldr	r7, [pc, #316]	; (8016848 <HAL_GPIO_Init+0x1d8>)
 801670a:	42b8      	cmp	r0, r7
 801670c:	d100      	bne.n	8016710 <HAL_GPIO_Init+0xa0>
 801670e:	e08e      	b.n	801682e <HAL_GPIO_Init+0x1be>
 8016710:	4f4e      	ldr	r7, [pc, #312]	; (801684c <HAL_GPIO_Init+0x1dc>)
 8016712:	42b8      	cmp	r0, r7
 8016714:	d100      	bne.n	8016718 <HAL_GPIO_Init+0xa8>
 8016716:	e08e      	b.n	8016836 <HAL_GPIO_Init+0x1c6>
 8016718:	4f4d      	ldr	r7, [pc, #308]	; (8016850 <HAL_GPIO_Init+0x1e0>)
 801671a:	42b8      	cmp	r0, r7
 801671c:	d100      	bne.n	8016720 <HAL_GPIO_Init+0xb0>
 801671e:	e082      	b.n	8016826 <HAL_GPIO_Init+0x1b6>
 8016720:	2705      	movs	r7, #5
 8016722:	40b7      	lsls	r7, r6
 8016724:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8016726:	494b      	ldr	r1, [pc, #300]	; (8016854 <HAL_GPIO_Init+0x1e4>)
        SYSCFG->EXTICR[position >> 2u] = temp;
 8016728:	60a5      	str	r5, [r4, #8]
        temp = EXTI->RTSR;
 801672a:	688c      	ldr	r4, [r1, #8]
        temp &= ~(iocurrent);
 801672c:	9901      	ldr	r1, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 801672e:	2580      	movs	r5, #128	; 0x80
        temp &= ~(iocurrent);
 8016730:	43ce      	mvns	r6, r1
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8016732:	4651      	mov	r1, sl
 8016734:	036d      	lsls	r5, r5, #13
 8016736:	4229      	tst	r1, r5
 8016738:	d000      	beq.n	801673c <HAL_GPIO_Init+0xcc>
 801673a:	e071      	b.n	8016820 <HAL_GPIO_Init+0x1b0>
        temp &= ~(iocurrent);
 801673c:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 801673e:	4945      	ldr	r1, [pc, #276]	; (8016854 <HAL_GPIO_Init+0x1e4>)
 8016740:	608c      	str	r4, [r1, #8]

        temp = EXTI->FTSR;
 8016742:	68cc      	ldr	r4, [r1, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8016744:	4651      	mov	r1, sl
 8016746:	0289      	lsls	r1, r1, #10
 8016748:	d467      	bmi.n	801681a <HAL_GPIO_Init+0x1aa>
        temp &= ~(iocurrent);
 801674a:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 801674c:	4941      	ldr	r1, [pc, #260]	; (8016854 <HAL_GPIO_Init+0x1e4>)
 801674e:	60cc      	str	r4, [r1, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8016750:	684d      	ldr	r5, [r1, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8016752:	4651      	mov	r1, sl
 8016754:	0389      	lsls	r1, r1, #14
 8016756:	d45d      	bmi.n	8016814 <HAL_GPIO_Init+0x1a4>
        temp &= ~(iocurrent);
 8016758:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 801675a:	493e      	ldr	r1, [pc, #248]	; (8016854 <HAL_GPIO_Init+0x1e4>)
 801675c:	604d      	str	r5, [r1, #4]

        temp = EXTI->IMR;
 801675e:	680c      	ldr	r4, [r1, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8016760:	4651      	mov	r1, sl
 8016762:	03c9      	lsls	r1, r1, #15
 8016764:	d452      	bmi.n	801680c <HAL_GPIO_Init+0x19c>
        temp &= ~(iocurrent);
 8016766:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8016768:	493a      	ldr	r1, [pc, #232]	; (8016854 <HAL_GPIO_Init+0x1e4>)
 801676a:	600c      	str	r4, [r1, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801676c:	0014      	movs	r4, r2
      }
    }

    position++;
 801676e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8016770:	40dc      	lsrs	r4, r3
 8016772:	d18d      	bne.n	8016690 <HAL_GPIO_Init+0x20>
  } 
}
 8016774:	b007      	add	sp, #28
 8016776:	bcf0      	pop	{r4, r5, r6, r7}
 8016778:	46bb      	mov	fp, r7
 801677a:	46b2      	mov	sl, r6
 801677c:	46a9      	mov	r9, r5
 801677e:	46a0      	mov	r8, r4
 8016780:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8016782:	6885      	ldr	r5, [r0, #8]
 8016784:	005f      	lsls	r7, r3, #1
 8016786:	9503      	str	r5, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8016788:	2503      	movs	r5, #3
 801678a:	40bd      	lsls	r5, r7
 801678c:	46ac      	mov	ip, r5
 801678e:	43e9      	mvns	r1, r5
 8016790:	9102      	str	r1, [sp, #8]
 8016792:	4661      	mov	r1, ip
 8016794:	9d03      	ldr	r5, [sp, #12]
 8016796:	438d      	bics	r5, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 8016798:	4649      	mov	r1, r9
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 801679a:	9503      	str	r5, [sp, #12]
        temp |= (GPIO_Init->Speed << (position * 2u));
 801679c:	68cd      	ldr	r5, [r1, #12]
 801679e:	40bd      	lsls	r5, r7
 80167a0:	46ac      	mov	ip, r5
 80167a2:	4661      	mov	r1, ip
 80167a4:	9d03      	ldr	r5, [sp, #12]
 80167a6:	430d      	orrs	r5, r1
        GPIOx->OSPEEDR = temp;
 80167a8:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80167aa:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80167ac:	000d      	movs	r5, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80167ae:	4651      	mov	r1, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80167b0:	43a5      	bics	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80167b2:	090c      	lsrs	r4, r1, #4
 80167b4:	4641      	mov	r1, r8
 80167b6:	400c      	ands	r4, r1
 80167b8:	409c      	lsls	r4, r3
 80167ba:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80167bc:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 80167be:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80167c0:	9902      	ldr	r1, [sp, #8]
 80167c2:	400c      	ands	r4, r1
 80167c4:	46a4      	mov	ip, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80167c6:	464c      	mov	r4, r9
 80167c8:	68a4      	ldr	r4, [r4, #8]
 80167ca:	4665      	mov	r5, ip
 80167cc:	40bc      	lsls	r4, r7
 80167ce:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80167d0:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80167d2:	0034      	movs	r4, r6
 80167d4:	40bc      	lsls	r4, r7
 80167d6:	2e02      	cmp	r6, #2
 80167d8:	d000      	beq.n	80167dc <HAL_GPIO_Init+0x16c>
 80167da:	e770      	b.n	80166be <HAL_GPIO_Init+0x4e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80167dc:	2707      	movs	r7, #7
 80167de:	250f      	movs	r5, #15
 80167e0:	401f      	ands	r7, r3
 80167e2:	00bf      	lsls	r7, r7, #2
 80167e4:	40bd      	lsls	r5, r7
        temp = GPIOx->AFR[position >> 3u];
 80167e6:	08de      	lsrs	r6, r3, #3
 80167e8:	00b6      	lsls	r6, r6, #2
 80167ea:	1986      	adds	r6, r0, r6
 80167ec:	6a31      	ldr	r1, [r6, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80167ee:	43a9      	bics	r1, r5
 80167f0:	468c      	mov	ip, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80167f2:	4649      	mov	r1, r9
 80167f4:	6909      	ldr	r1, [r1, #16]
 80167f6:	40b9      	lsls	r1, r7
 80167f8:	000f      	movs	r7, r1
 80167fa:	4661      	mov	r1, ip
 80167fc:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3u] = temp;
 80167fe:	6237      	str	r7, [r6, #32]
 8016800:	e75d      	b.n	80166be <HAL_GPIO_Init+0x4e>
 8016802:	2503      	movs	r5, #3
 8016804:	40bd      	lsls	r5, r7
 8016806:	43e9      	mvns	r1, r5
 8016808:	9102      	str	r1, [sp, #8]
 801680a:	e7d8      	b.n	80167be <HAL_GPIO_Init+0x14e>
          temp |= iocurrent;
 801680c:	9901      	ldr	r1, [sp, #4]
 801680e:	4321      	orrs	r1, r4
 8016810:	000c      	movs	r4, r1
 8016812:	e7a9      	b.n	8016768 <HAL_GPIO_Init+0xf8>
          temp |= iocurrent;
 8016814:	9901      	ldr	r1, [sp, #4]
 8016816:	430d      	orrs	r5, r1
 8016818:	e79f      	b.n	801675a <HAL_GPIO_Init+0xea>
          temp |= iocurrent;
 801681a:	9901      	ldr	r1, [sp, #4]
 801681c:	430c      	orrs	r4, r1
 801681e:	e795      	b.n	801674c <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 8016820:	9901      	ldr	r1, [sp, #4]
 8016822:	430c      	orrs	r4, r1
 8016824:	e78b      	b.n	801673e <HAL_GPIO_Init+0xce>
 8016826:	2103      	movs	r1, #3
 8016828:	40b1      	lsls	r1, r6
 801682a:	430d      	orrs	r5, r1
 801682c:	e77b      	b.n	8016726 <HAL_GPIO_Init+0xb6>
 801682e:	4641      	mov	r1, r8
 8016830:	40b1      	lsls	r1, r6
 8016832:	430d      	orrs	r5, r1
 8016834:	e777      	b.n	8016726 <HAL_GPIO_Init+0xb6>
 8016836:	2702      	movs	r7, #2
 8016838:	40b7      	lsls	r7, r6
 801683a:	433d      	orrs	r5, r7
 801683c:	e773      	b.n	8016726 <HAL_GPIO_Init+0xb6>
 801683e:	46c0      	nop			; (mov r8, r8)
 8016840:	40021000 	.word	0x40021000
 8016844:	40010000 	.word	0x40010000
 8016848:	48000400 	.word	0x48000400
 801684c:	48000800 	.word	0x48000800
 8016850:	48000c00 	.word	0x48000c00
 8016854:	40010400 	.word	0x40010400

08016858 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8016858:	6900      	ldr	r0, [r0, #16]
 801685a:	4008      	ands	r0, r1
 801685c:	1e41      	subs	r1, r0, #1
 801685e:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8016860:	b2c0      	uxtb	r0, r0
  }
 8016862:	4770      	bx	lr

08016864 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8016864:	2a00      	cmp	r2, #0
 8016866:	d001      	beq.n	801686c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8016868:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 801686a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 801686c:	6281      	str	r1, [r0, #40]	; 0x28
}
 801686e:	e7fc      	b.n	801686a <HAL_GPIO_WritePin+0x6>

08016870 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8016870:	b570      	push	{r4, r5, r6, lr}
 8016872:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8016874:	d023      	beq.n	80168be <HAL_IWDG_Init+0x4e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8016876:	6803      	ldr	r3, [r0, #0]
 8016878:	4a15      	ldr	r2, [pc, #84]	; (80168d0 <HAL_IWDG_Init+0x60>)
 801687a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 801687c:	4a15      	ldr	r2, [pc, #84]	; (80168d4 <HAL_IWDG_Init+0x64>)
 801687e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8016880:	6842      	ldr	r2, [r0, #4]
 8016882:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8016884:	6882      	ldr	r2, [r0, #8]
 8016886:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8016888:	f7ff fb0e 	bl	8015ea8 <HAL_GetTick>

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 801688c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 801688e:	0006      	movs	r6, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8016890:	68da      	ldr	r2, [r3, #12]
 8016892:	0752      	lsls	r2, r2, #29
 8016894:	d00c      	beq.n	80168b0 <HAL_IWDG_Init+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8016896:	2507      	movs	r5, #7
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8016898:	f7ff fb06 	bl	8015ea8 <HAL_GetTick>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 801689c:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 801689e:	1b80      	subs	r0, r0, r6
 80168a0:	2827      	cmp	r0, #39	; 0x27
 80168a2:	d902      	bls.n	80168aa <HAL_IWDG_Init+0x3a>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80168a4:	68da      	ldr	r2, [r3, #12]
 80168a6:	4215      	tst	r5, r2
 80168a8:	d10b      	bne.n	80168c2 <HAL_IWDG_Init+0x52>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80168aa:	68da      	ldr	r2, [r3, #12]
 80168ac:	4215      	tst	r5, r2
 80168ae:	d1f3      	bne.n	8016898 <HAL_IWDG_Init+0x28>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80168b0:	6919      	ldr	r1, [r3, #16]
 80168b2:	68e2      	ldr	r2, [r4, #12]
 80168b4:	4291      	cmp	r1, r2
 80168b6:	d006      	beq.n	80168c6 <HAL_IWDG_Init+0x56>
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
 80168b8:	2000      	movs	r0, #0
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80168ba:	611a      	str	r2, [r3, #16]
}
 80168bc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80168be:	2001      	movs	r0, #1
 80168c0:	e7fc      	b.n	80168bc <HAL_IWDG_Init+0x4c>
        return HAL_TIMEOUT;
 80168c2:	2003      	movs	r0, #3
 80168c4:	e7fa      	b.n	80168bc <HAL_IWDG_Init+0x4c>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80168c6:	4a04      	ldr	r2, [pc, #16]	; (80168d8 <HAL_IWDG_Init+0x68>)
  return HAL_OK;
 80168c8:	2000      	movs	r0, #0
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80168ca:	601a      	str	r2, [r3, #0]
 80168cc:	e7f6      	b.n	80168bc <HAL_IWDG_Init+0x4c>
 80168ce:	46c0      	nop			; (mov r8, r8)
 80168d0:	0000cccc 	.word	0x0000cccc
 80168d4:	00005555 	.word	0x00005555
 80168d8:	0000aaaa 	.word	0x0000aaaa

080168dc <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80168dc:	6803      	ldr	r3, [r0, #0]
 80168de:	4a02      	ldr	r2, [pc, #8]	; (80168e8 <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 80168e0:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80168e2:	601a      	str	r2, [r3, #0]
}
 80168e4:	4770      	bx	lr
 80168e6:	46c0      	nop			; (mov r8, r8)
 80168e8:	0000aaaa 	.word	0x0000aaaa

080168ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80168ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80168ee:	46ce      	mov	lr, r9
 80168f0:	4647      	mov	r7, r8
 80168f2:	b580      	push	{r7, lr}
 80168f4:	0004      	movs	r4, r0
 80168f6:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80168f8:	2800      	cmp	r0, #0
 80168fa:	d100      	bne.n	80168fe <HAL_RCC_OscConfig+0x12>
 80168fc:	e0ed      	b.n	8016ada <HAL_RCC_OscConfig+0x1ee>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80168fe:	6803      	ldr	r3, [r0, #0]
 8016900:	07da      	lsls	r2, r3, #31
 8016902:	d52f      	bpl.n	8016964 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8016904:	210c      	movs	r1, #12
 8016906:	48c2      	ldr	r0, [pc, #776]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016908:	6842      	ldr	r2, [r0, #4]
 801690a:	400a      	ands	r2, r1
 801690c:	2a04      	cmp	r2, #4
 801690e:	d100      	bne.n	8016912 <HAL_RCC_OscConfig+0x26>
 8016910:	e105      	b.n	8016b1e <HAL_RCC_OscConfig+0x232>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8016912:	6842      	ldr	r2, [r0, #4]
 8016914:	4011      	ands	r1, r2
 8016916:	2908      	cmp	r1, #8
 8016918:	d100      	bne.n	801691c <HAL_RCC_OscConfig+0x30>
 801691a:	e0f7      	b.n	8016b0c <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801691c:	6863      	ldr	r3, [r4, #4]
 801691e:	2b01      	cmp	r3, #1
 8016920:	d100      	bne.n	8016924 <HAL_RCC_OscConfig+0x38>
 8016922:	e106      	b.n	8016b32 <HAL_RCC_OscConfig+0x246>
 8016924:	2b00      	cmp	r3, #0
 8016926:	d100      	bne.n	801692a <HAL_RCC_OscConfig+0x3e>
 8016928:	e128      	b.n	8016b7c <HAL_RCC_OscConfig+0x290>
 801692a:	2b05      	cmp	r3, #5
 801692c:	d100      	bne.n	8016930 <HAL_RCC_OscConfig+0x44>
 801692e:	e22c      	b.n	8016d8a <HAL_RCC_OscConfig+0x49e>
 8016930:	4bb7      	ldr	r3, [pc, #732]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016932:	49b8      	ldr	r1, [pc, #736]	; (8016c14 <HAL_RCC_OscConfig+0x328>)
 8016934:	681a      	ldr	r2, [r3, #0]
 8016936:	400a      	ands	r2, r1
 8016938:	601a      	str	r2, [r3, #0]
 801693a:	681a      	ldr	r2, [r3, #0]
 801693c:	49b6      	ldr	r1, [pc, #728]	; (8016c18 <HAL_RCC_OscConfig+0x32c>)
 801693e:	400a      	ands	r2, r1
 8016940:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8016942:	f7ff fab1 	bl	8015ea8 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016946:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8016948:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801694a:	4fb1      	ldr	r7, [pc, #708]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 801694c:	02b6      	lsls	r6, r6, #10
 801694e:	e005      	b.n	801695c <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8016950:	f7ff faaa 	bl	8015ea8 <HAL_GetTick>
 8016954:	1b40      	subs	r0, r0, r5
 8016956:	2864      	cmp	r0, #100	; 0x64
 8016958:	d900      	bls.n	801695c <HAL_RCC_OscConfig+0x70>
 801695a:	e10d      	b.n	8016b78 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801695c:	683b      	ldr	r3, [r7, #0]
 801695e:	4233      	tst	r3, r6
 8016960:	d0f6      	beq.n	8016950 <HAL_RCC_OscConfig+0x64>
 8016962:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8016964:	079a      	lsls	r2, r3, #30
 8016966:	d529      	bpl.n	80169bc <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8016968:	220c      	movs	r2, #12
 801696a:	49a9      	ldr	r1, [pc, #676]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 801696c:	6848      	ldr	r0, [r1, #4]
 801696e:	4202      	tst	r2, r0
 8016970:	d100      	bne.n	8016974 <HAL_RCC_OscConfig+0x88>
 8016972:	e0ab      	b.n	8016acc <HAL_RCC_OscConfig+0x1e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8016974:	6848      	ldr	r0, [r1, #4]
 8016976:	4002      	ands	r2, r0
 8016978:	2a08      	cmp	r2, #8
 801697a:	d100      	bne.n	801697e <HAL_RCC_OscConfig+0x92>
 801697c:	e09d      	b.n	8016aba <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 801697e:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8016980:	4da3      	ldr	r5, [pc, #652]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8016982:	2b00      	cmp	r3, #0
 8016984:	d100      	bne.n	8016988 <HAL_RCC_OscConfig+0x9c>
 8016986:	e130      	b.n	8016bea <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_HSI_ENABLE();
 8016988:	2201      	movs	r2, #1
 801698a:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801698c:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 801698e:	4313      	orrs	r3, r2
 8016990:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8016992:	f7ff fa89 	bl	8015ea8 <HAL_GetTick>
 8016996:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8016998:	e005      	b.n	80169a6 <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801699a:	f7ff fa85 	bl	8015ea8 <HAL_GetTick>
 801699e:	1b80      	subs	r0, r0, r6
 80169a0:	2802      	cmp	r0, #2
 80169a2:	d900      	bls.n	80169a6 <HAL_RCC_OscConfig+0xba>
 80169a4:	e0e8      	b.n	8016b78 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80169a6:	682b      	ldr	r3, [r5, #0]
 80169a8:	421f      	tst	r7, r3
 80169aa:	d0f6      	beq.n	801699a <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80169ac:	21f8      	movs	r1, #248	; 0xf8
 80169ae:	682a      	ldr	r2, [r5, #0]
 80169b0:	6923      	ldr	r3, [r4, #16]
 80169b2:	438a      	bics	r2, r1
 80169b4:	00db      	lsls	r3, r3, #3
 80169b6:	4313      	orrs	r3, r2
 80169b8:	602b      	str	r3, [r5, #0]
 80169ba:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80169bc:	071a      	lsls	r2, r3, #28
 80169be:	d42d      	bmi.n	8016a1c <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80169c0:	075a      	lsls	r2, r3, #29
 80169c2:	d544      	bpl.n	8016a4e <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80169c4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80169c6:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80169c8:	4b91      	ldr	r3, [pc, #580]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 80169ca:	0552      	lsls	r2, r2, #21
 80169cc:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 80169ce:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80169d0:	4211      	tst	r1, r2
 80169d2:	d108      	bne.n	80169e6 <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80169d4:	69d9      	ldr	r1, [r3, #28]
 80169d6:	4311      	orrs	r1, r2
 80169d8:	61d9      	str	r1, [r3, #28]
 80169da:	69db      	ldr	r3, [r3, #28]
 80169dc:	401a      	ands	r2, r3
 80169de:	9201      	str	r2, [sp, #4]
 80169e0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80169e2:	2301      	movs	r3, #1
 80169e4:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80169e6:	2780      	movs	r7, #128	; 0x80
 80169e8:	4e8c      	ldr	r6, [pc, #560]	; (8016c1c <HAL_RCC_OscConfig+0x330>)
 80169ea:	007f      	lsls	r7, r7, #1
 80169ec:	6833      	ldr	r3, [r6, #0]
 80169ee:	423b      	tst	r3, r7
 80169f0:	d100      	bne.n	80169f4 <HAL_RCC_OscConfig+0x108>
 80169f2:	e0a5      	b.n	8016b40 <HAL_RCC_OscConfig+0x254>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80169f4:	68a3      	ldr	r3, [r4, #8]
 80169f6:	2b01      	cmp	r3, #1
 80169f8:	d100      	bne.n	80169fc <HAL_RCC_OscConfig+0x110>
 80169fa:	e115      	b.n	8016c28 <HAL_RCC_OscConfig+0x33c>
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d100      	bne.n	8016a02 <HAL_RCC_OscConfig+0x116>
 8016a00:	e0d5      	b.n	8016bae <HAL_RCC_OscConfig+0x2c2>
 8016a02:	2b05      	cmp	r3, #5
 8016a04:	d100      	bne.n	8016a08 <HAL_RCC_OscConfig+0x11c>
 8016a06:	e144      	b.n	8016c92 <HAL_RCC_OscConfig+0x3a6>
 8016a08:	2101      	movs	r1, #1
 8016a0a:	4b81      	ldr	r3, [pc, #516]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016a0c:	6a1a      	ldr	r2, [r3, #32]
 8016a0e:	438a      	bics	r2, r1
 8016a10:	621a      	str	r2, [r3, #32]
 8016a12:	6a1a      	ldr	r2, [r3, #32]
 8016a14:	3103      	adds	r1, #3
 8016a16:	438a      	bics	r2, r1
 8016a18:	621a      	str	r2, [r3, #32]
 8016a1a:	e109      	b.n	8016c30 <HAL_RCC_OscConfig+0x344>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8016a1c:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8016a1e:	4d7c      	ldr	r5, [pc, #496]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d060      	beq.n	8016ae6 <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 8016a24:	2201      	movs	r2, #1
 8016a26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8016a28:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8016a2a:	4313      	orrs	r3, r2
 8016a2c:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8016a2e:	f7ff fa3b 	bl	8015ea8 <HAL_GetTick>
 8016a32:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8016a34:	e005      	b.n	8016a42 <HAL_RCC_OscConfig+0x156>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8016a36:	f7ff fa37 	bl	8015ea8 <HAL_GetTick>
 8016a3a:	1b80      	subs	r0, r0, r6
 8016a3c:	2802      	cmp	r0, #2
 8016a3e:	d900      	bls.n	8016a42 <HAL_RCC_OscConfig+0x156>
 8016a40:	e09a      	b.n	8016b78 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8016a42:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8016a44:	421f      	tst	r7, r3
 8016a46:	d0f6      	beq.n	8016a36 <HAL_RCC_OscConfig+0x14a>
 8016a48:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8016a4a:	075a      	lsls	r2, r3, #29
 8016a4c:	d4ba      	bmi.n	80169c4 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8016a4e:	06db      	lsls	r3, r3, #27
 8016a50:	d512      	bpl.n	8016a78 <HAL_RCC_OscConfig+0x18c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8016a52:	6963      	ldr	r3, [r4, #20]
 8016a54:	2b01      	cmp	r3, #1
 8016a56:	d100      	bne.n	8016a5a <HAL_RCC_OscConfig+0x16e>
 8016a58:	e141      	b.n	8016cde <HAL_RCC_OscConfig+0x3f2>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8016a5a:	3305      	adds	r3, #5
 8016a5c:	d000      	beq.n	8016a60 <HAL_RCC_OscConfig+0x174>
 8016a5e:	e0f9      	b.n	8016c54 <HAL_RCC_OscConfig+0x368>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8016a60:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8016a62:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8016a64:	4a6a      	ldr	r2, [pc, #424]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016a66:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8016a68:	438b      	bics	r3, r1
 8016a6a:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8016a6c:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8016a6e:	69a3      	ldr	r3, [r4, #24]
 8016a70:	4381      	bics	r1, r0
 8016a72:	00db      	lsls	r3, r3, #3
 8016a74:	430b      	orrs	r3, r1
 8016a76:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8016a78:	6a23      	ldr	r3, [r4, #32]
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d01b      	beq.n	8016ab6 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8016a7e:	220c      	movs	r2, #12
 8016a80:	4e63      	ldr	r6, [pc, #396]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016a82:	6871      	ldr	r1, [r6, #4]
 8016a84:	400a      	ands	r2, r1
 8016a86:	2a08      	cmp	r2, #8
 8016a88:	d100      	bne.n	8016a8c <HAL_RCC_OscConfig+0x1a0>
 8016a8a:	e10c      	b.n	8016ca6 <HAL_RCC_OscConfig+0x3ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8016a8c:	2b02      	cmp	r3, #2
 8016a8e:	d100      	bne.n	8016a92 <HAL_RCC_OscConfig+0x1a6>
 8016a90:	e143      	b.n	8016d1a <HAL_RCC_OscConfig+0x42e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8016a92:	6833      	ldr	r3, [r6, #0]
 8016a94:	4a62      	ldr	r2, [pc, #392]	; (8016c20 <HAL_RCC_OscConfig+0x334>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016a96:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8016a98:	4013      	ands	r3, r2
 8016a9a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8016a9c:	f7ff fa04 	bl	8015ea8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016aa0:	04ad      	lsls	r5, r5, #18
        tickstart = HAL_GetTick();
 8016aa2:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016aa4:	e004      	b.n	8016ab0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8016aa6:	f7ff f9ff 	bl	8015ea8 <HAL_GetTick>
 8016aaa:	1b00      	subs	r0, r0, r4
 8016aac:	2802      	cmp	r0, #2
 8016aae:	d863      	bhi.n	8016b78 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016ab0:	6833      	ldr	r3, [r6, #0]
 8016ab2:	422b      	tst	r3, r5
 8016ab4:	d1f7      	bne.n	8016aa6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }

  return HAL_OK;
 8016ab6:	2000      	movs	r0, #0
 8016ab8:	e010      	b.n	8016adc <HAL_RCC_OscConfig+0x1f0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8016aba:	684a      	ldr	r2, [r1, #4]
 8016abc:	21c0      	movs	r1, #192	; 0xc0
 8016abe:	0249      	lsls	r1, r1, #9
 8016ac0:	400a      	ands	r2, r1
 8016ac2:	2180      	movs	r1, #128	; 0x80
 8016ac4:	0209      	lsls	r1, r1, #8
 8016ac6:	428a      	cmp	r2, r1
 8016ac8:	d000      	beq.n	8016acc <HAL_RCC_OscConfig+0x1e0>
 8016aca:	e758      	b.n	801697e <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8016acc:	4a50      	ldr	r2, [pc, #320]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016ace:	6812      	ldr	r2, [r2, #0]
 8016ad0:	0792      	lsls	r2, r2, #30
 8016ad2:	d545      	bpl.n	8016b60 <HAL_RCC_OscConfig+0x274>
 8016ad4:	68e2      	ldr	r2, [r4, #12]
 8016ad6:	2a01      	cmp	r2, #1
 8016ad8:	d042      	beq.n	8016b60 <HAL_RCC_OscConfig+0x274>
        return HAL_ERROR;
 8016ada:	2001      	movs	r0, #1
}
 8016adc:	b003      	add	sp, #12
 8016ade:	bcc0      	pop	{r6, r7}
 8016ae0:	46b9      	mov	r9, r7
 8016ae2:	46b0      	mov	r8, r6
 8016ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8016ae6:	2201      	movs	r2, #1
 8016ae8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8016aea:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8016aec:	4393      	bics	r3, r2
 8016aee:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8016af0:	f7ff f9da 	bl	8015ea8 <HAL_GetTick>
 8016af4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8016af6:	e004      	b.n	8016b02 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8016af8:	f7ff f9d6 	bl	8015ea8 <HAL_GetTick>
 8016afc:	1b80      	subs	r0, r0, r6
 8016afe:	2802      	cmp	r0, #2
 8016b00:	d83a      	bhi.n	8016b78 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8016b02:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8016b04:	421f      	tst	r7, r3
 8016b06:	d1f7      	bne.n	8016af8 <HAL_RCC_OscConfig+0x20c>
 8016b08:	6823      	ldr	r3, [r4, #0]
 8016b0a:	e79e      	b.n	8016a4a <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8016b0c:	21c0      	movs	r1, #192	; 0xc0
 8016b0e:	6842      	ldr	r2, [r0, #4]
 8016b10:	0249      	lsls	r1, r1, #9
 8016b12:	400a      	ands	r2, r1
 8016b14:	2180      	movs	r1, #128	; 0x80
 8016b16:	0249      	lsls	r1, r1, #9
 8016b18:	428a      	cmp	r2, r1
 8016b1a:	d000      	beq.n	8016b1e <HAL_RCC_OscConfig+0x232>
 8016b1c:	e6fe      	b.n	801691c <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8016b1e:	4a3c      	ldr	r2, [pc, #240]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016b20:	6812      	ldr	r2, [r2, #0]
 8016b22:	0392      	lsls	r2, r2, #14
 8016b24:	d400      	bmi.n	8016b28 <HAL_RCC_OscConfig+0x23c>
 8016b26:	e71d      	b.n	8016964 <HAL_RCC_OscConfig+0x78>
 8016b28:	6862      	ldr	r2, [r4, #4]
 8016b2a:	2a00      	cmp	r2, #0
 8016b2c:	d000      	beq.n	8016b30 <HAL_RCC_OscConfig+0x244>
 8016b2e:	e719      	b.n	8016964 <HAL_RCC_OscConfig+0x78>
 8016b30:	e7d3      	b.n	8016ada <HAL_RCC_OscConfig+0x1ee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016b32:	2380      	movs	r3, #128	; 0x80
 8016b34:	4a36      	ldr	r2, [pc, #216]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016b36:	025b      	lsls	r3, r3, #9
 8016b38:	6811      	ldr	r1, [r2, #0]
 8016b3a:	430b      	orrs	r3, r1
 8016b3c:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8016b3e:	e700      	b.n	8016942 <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8016b40:	6833      	ldr	r3, [r6, #0]
 8016b42:	433b      	orrs	r3, r7
 8016b44:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8016b46:	f7ff f9af 	bl	8015ea8 <HAL_GetTick>
 8016b4a:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016b4c:	e004      	b.n	8016b58 <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8016b4e:	f7ff f9ab 	bl	8015ea8 <HAL_GetTick>
 8016b52:	1b40      	subs	r0, r0, r5
 8016b54:	2864      	cmp	r0, #100	; 0x64
 8016b56:	d80f      	bhi.n	8016b78 <HAL_RCC_OscConfig+0x28c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016b58:	6833      	ldr	r3, [r6, #0]
 8016b5a:	423b      	tst	r3, r7
 8016b5c:	d0f7      	beq.n	8016b4e <HAL_RCC_OscConfig+0x262>
 8016b5e:	e749      	b.n	80169f4 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8016b60:	25f8      	movs	r5, #248	; 0xf8
 8016b62:	482b      	ldr	r0, [pc, #172]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016b64:	6922      	ldr	r2, [r4, #16]
 8016b66:	6801      	ldr	r1, [r0, #0]
 8016b68:	00d2      	lsls	r2, r2, #3
 8016b6a:	43a9      	bics	r1, r5
 8016b6c:	430a      	orrs	r2, r1
 8016b6e:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8016b70:	071a      	lsls	r2, r3, #28
 8016b72:	d400      	bmi.n	8016b76 <HAL_RCC_OscConfig+0x28a>
 8016b74:	e724      	b.n	80169c0 <HAL_RCC_OscConfig+0xd4>
 8016b76:	e751      	b.n	8016a1c <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 8016b78:	2003      	movs	r0, #3
 8016b7a:	e7af      	b.n	8016adc <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016b7c:	4d24      	ldr	r5, [pc, #144]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
 8016b7e:	4a25      	ldr	r2, [pc, #148]	; (8016c14 <HAL_RCC_OscConfig+0x328>)
 8016b80:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8016b82:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016b84:	4013      	ands	r3, r2
 8016b86:	602b      	str	r3, [r5, #0]
 8016b88:	682b      	ldr	r3, [r5, #0]
 8016b8a:	4a23      	ldr	r2, [pc, #140]	; (8016c18 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8016b8c:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016b8e:	4013      	ands	r3, r2
 8016b90:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8016b92:	f7ff f989 	bl	8015ea8 <HAL_GetTick>
 8016b96:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8016b98:	e004      	b.n	8016ba4 <HAL_RCC_OscConfig+0x2b8>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8016b9a:	f7ff f985 	bl	8015ea8 <HAL_GetTick>
 8016b9e:	1b80      	subs	r0, r0, r6
 8016ba0:	2864      	cmp	r0, #100	; 0x64
 8016ba2:	d8e9      	bhi.n	8016b78 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8016ba4:	682b      	ldr	r3, [r5, #0]
 8016ba6:	423b      	tst	r3, r7
 8016ba8:	d1f7      	bne.n	8016b9a <HAL_RCC_OscConfig+0x2ae>
 8016baa:	6823      	ldr	r3, [r4, #0]
 8016bac:	e6da      	b.n	8016964 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8016bae:	2201      	movs	r2, #1
 8016bb0:	4e17      	ldr	r6, [pc, #92]	; (8016c10 <HAL_RCC_OscConfig+0x324>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8016bb2:	4d1c      	ldr	r5, [pc, #112]	; (8016c24 <HAL_RCC_OscConfig+0x338>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8016bb4:	6a33      	ldr	r3, [r6, #32]
 8016bb6:	4393      	bics	r3, r2
 8016bb8:	6233      	str	r3, [r6, #32]
 8016bba:	6a33      	ldr	r3, [r6, #32]
 8016bbc:	3203      	adds	r2, #3
 8016bbe:	4393      	bics	r3, r2
 8016bc0:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8016bc2:	f7ff f971 	bl	8015ea8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8016bc6:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8016bc8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8016bca:	4698      	mov	r8, r3
 8016bcc:	e004      	b.n	8016bd8 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8016bce:	f7ff f96b 	bl	8015ea8 <HAL_GetTick>
 8016bd2:	1bc0      	subs	r0, r0, r7
 8016bd4:	42a8      	cmp	r0, r5
 8016bd6:	d8cf      	bhi.n	8016b78 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8016bd8:	4642      	mov	r2, r8
 8016bda:	6a33      	ldr	r3, [r6, #32]
 8016bdc:	421a      	tst	r2, r3
 8016bde:	d1f6      	bne.n	8016bce <HAL_RCC_OscConfig+0x2e2>
    if(pwrclkchanged == SET)
 8016be0:	464b      	mov	r3, r9
 8016be2:	2b01      	cmp	r3, #1
 8016be4:	d04e      	beq.n	8016c84 <HAL_RCC_OscConfig+0x398>
 8016be6:	6823      	ldr	r3, [r4, #0]
 8016be8:	e731      	b.n	8016a4e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8016bea:	2201      	movs	r2, #1
 8016bec:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8016bee:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8016bf0:	4393      	bics	r3, r2
 8016bf2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8016bf4:	f7ff f958 	bl	8015ea8 <HAL_GetTick>
 8016bf8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8016bfa:	e004      	b.n	8016c06 <HAL_RCC_OscConfig+0x31a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8016bfc:	f7ff f954 	bl	8015ea8 <HAL_GetTick>
 8016c00:	1b80      	subs	r0, r0, r6
 8016c02:	2802      	cmp	r0, #2
 8016c04:	d8b8      	bhi.n	8016b78 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8016c06:	682b      	ldr	r3, [r5, #0]
 8016c08:	421f      	tst	r7, r3
 8016c0a:	d1f7      	bne.n	8016bfc <HAL_RCC_OscConfig+0x310>
 8016c0c:	6823      	ldr	r3, [r4, #0]
 8016c0e:	e6d5      	b.n	80169bc <HAL_RCC_OscConfig+0xd0>
 8016c10:	40021000 	.word	0x40021000
 8016c14:	fffeffff 	.word	0xfffeffff
 8016c18:	fffbffff 	.word	0xfffbffff
 8016c1c:	40007000 	.word	0x40007000
 8016c20:	feffffff 	.word	0xfeffffff
 8016c24:	00001388 	.word	0x00001388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8016c28:	495e      	ldr	r1, [pc, #376]	; (8016da4 <HAL_RCC_OscConfig+0x4b8>)
 8016c2a:	6a0a      	ldr	r2, [r1, #32]
 8016c2c:	4313      	orrs	r3, r2
 8016c2e:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8016c30:	f7ff f93a 	bl	8015ea8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016c34:	4b5b      	ldr	r3, [pc, #364]	; (8016da4 <HAL_RCC_OscConfig+0x4b8>)
      tickstart = HAL_GetTick();
 8016c36:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016c38:	4698      	mov	r8, r3
 8016c3a:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8016c3c:	4d5a      	ldr	r5, [pc, #360]	; (8016da8 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016c3e:	e004      	b.n	8016c4a <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8016c40:	f7ff f932 	bl	8015ea8 <HAL_GetTick>
 8016c44:	1b80      	subs	r0, r0, r6
 8016c46:	42a8      	cmp	r0, r5
 8016c48:	d896      	bhi.n	8016b78 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016c4a:	4643      	mov	r3, r8
 8016c4c:	6a1b      	ldr	r3, [r3, #32]
 8016c4e:	421f      	tst	r7, r3
 8016c50:	d0f6      	beq.n	8016c40 <HAL_RCC_OscConfig+0x354>
 8016c52:	e7c5      	b.n	8016be0 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSI14ADC_DISABLE();
 8016c54:	2204      	movs	r2, #4
 8016c56:	4d53      	ldr	r5, [pc, #332]	; (8016da4 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8016c58:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8016c5a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8016c5c:	4313      	orrs	r3, r2
 8016c5e:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8016c60:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8016c62:	3a03      	subs	r2, #3
 8016c64:	4393      	bics	r3, r2
 8016c66:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8016c68:	f7ff f91e 	bl	8015ea8 <HAL_GetTick>
 8016c6c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8016c6e:	e005      	b.n	8016c7c <HAL_RCC_OscConfig+0x390>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8016c70:	f7ff f91a 	bl	8015ea8 <HAL_GetTick>
 8016c74:	1b80      	subs	r0, r0, r6
 8016c76:	2802      	cmp	r0, #2
 8016c78:	d900      	bls.n	8016c7c <HAL_RCC_OscConfig+0x390>
 8016c7a:	e77d      	b.n	8016b78 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8016c7c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8016c7e:	421f      	tst	r7, r3
 8016c80:	d1f6      	bne.n	8016c70 <HAL_RCC_OscConfig+0x384>
 8016c82:	e6f9      	b.n	8016a78 <HAL_RCC_OscConfig+0x18c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8016c84:	4a47      	ldr	r2, [pc, #284]	; (8016da4 <HAL_RCC_OscConfig+0x4b8>)
 8016c86:	4949      	ldr	r1, [pc, #292]	; (8016dac <HAL_RCC_OscConfig+0x4c0>)
 8016c88:	69d3      	ldr	r3, [r2, #28]
 8016c8a:	400b      	ands	r3, r1
 8016c8c:	61d3      	str	r3, [r2, #28]
 8016c8e:	6823      	ldr	r3, [r4, #0]
 8016c90:	e6dd      	b.n	8016a4e <HAL_RCC_OscConfig+0x162>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8016c92:	2104      	movs	r1, #4
 8016c94:	4b43      	ldr	r3, [pc, #268]	; (8016da4 <HAL_RCC_OscConfig+0x4b8>)
 8016c96:	6a1a      	ldr	r2, [r3, #32]
 8016c98:	430a      	orrs	r2, r1
 8016c9a:	621a      	str	r2, [r3, #32]
 8016c9c:	6a1a      	ldr	r2, [r3, #32]
 8016c9e:	3903      	subs	r1, #3
 8016ca0:	430a      	orrs	r2, r1
 8016ca2:	621a      	str	r2, [r3, #32]
 8016ca4:	e7c4      	b.n	8016c30 <HAL_RCC_OscConfig+0x344>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8016ca6:	2b01      	cmp	r3, #1
 8016ca8:	d100      	bne.n	8016cac <HAL_RCC_OscConfig+0x3c0>
 8016caa:	e716      	b.n	8016ada <HAL_RCC_OscConfig+0x1ee>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8016cac:	23c0      	movs	r3, #192	; 0xc0
        pll_config  = RCC->CFGR;
 8016cae:	6872      	ldr	r2, [r6, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8016cb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016cb2:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 8016cb4:	2001      	movs	r0, #1
        pll_config2 = RCC->CFGR2;
 8016cb6:	6af1      	ldr	r1, [r6, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8016cb8:	4013      	ands	r3, r2
 8016cba:	42ab      	cmp	r3, r5
 8016cbc:	d000      	beq.n	8016cc0 <HAL_RCC_OscConfig+0x3d4>
 8016cbe:	e70d      	b.n	8016adc <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8016cc0:	230f      	movs	r3, #15
 8016cc2:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8016cc4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8016cc6:	428b      	cmp	r3, r1
 8016cc8:	d000      	beq.n	8016ccc <HAL_RCC_OscConfig+0x3e0>
 8016cca:	e707      	b.n	8016adc <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8016ccc:	20f0      	movs	r0, #240	; 0xf0
 8016cce:	0380      	lsls	r0, r0, #14
 8016cd0:	4002      	ands	r2, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8016cd2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016cd4:	1a10      	subs	r0, r2, r0
 8016cd6:	1e42      	subs	r2, r0, #1
 8016cd8:	4190      	sbcs	r0, r2
  return HAL_OK;
 8016cda:	b2c0      	uxtb	r0, r0
 8016cdc:	e6fe      	b.n	8016adc <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSI14ADC_DISABLE();
 8016cde:	2104      	movs	r1, #4
 8016ce0:	4e30      	ldr	r6, [pc, #192]	; (8016da4 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8016ce2:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8016ce4:	6b72      	ldr	r2, [r6, #52]	; 0x34
 8016ce6:	430a      	orrs	r2, r1
 8016ce8:	6372      	str	r2, [r6, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8016cea:	6b72      	ldr	r2, [r6, #52]	; 0x34
 8016cec:	4313      	orrs	r3, r2
 8016cee:	6373      	str	r3, [r6, #52]	; 0x34
      tickstart = HAL_GetTick();
 8016cf0:	f7ff f8da 	bl	8015ea8 <HAL_GetTick>
 8016cf4:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8016cf6:	e005      	b.n	8016d04 <HAL_RCC_OscConfig+0x418>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8016cf8:	f7ff f8d6 	bl	8015ea8 <HAL_GetTick>
 8016cfc:	1b40      	subs	r0, r0, r5
 8016cfe:	2802      	cmp	r0, #2
 8016d00:	d900      	bls.n	8016d04 <HAL_RCC_OscConfig+0x418>
 8016d02:	e739      	b.n	8016b78 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8016d04:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8016d06:	421f      	tst	r7, r3
 8016d08:	d0f6      	beq.n	8016cf8 <HAL_RCC_OscConfig+0x40c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8016d0a:	21f8      	movs	r1, #248	; 0xf8
 8016d0c:	6b72      	ldr	r2, [r6, #52]	; 0x34
 8016d0e:	69a3      	ldr	r3, [r4, #24]
 8016d10:	438a      	bics	r2, r1
 8016d12:	00db      	lsls	r3, r3, #3
 8016d14:	4313      	orrs	r3, r2
 8016d16:	6373      	str	r3, [r6, #52]	; 0x34
 8016d18:	e6ae      	b.n	8016a78 <HAL_RCC_OscConfig+0x18c>
        __HAL_RCC_PLL_DISABLE();
 8016d1a:	6833      	ldr	r3, [r6, #0]
 8016d1c:	4a24      	ldr	r2, [pc, #144]	; (8016db0 <HAL_RCC_OscConfig+0x4c4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016d1e:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8016d20:	4013      	ands	r3, r2
 8016d22:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8016d24:	f7ff f8c0 	bl	8015ea8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016d28:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8016d2a:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016d2c:	e005      	b.n	8016d3a <HAL_RCC_OscConfig+0x44e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8016d2e:	f7ff f8bb 	bl	8015ea8 <HAL_GetTick>
 8016d32:	1b40      	subs	r0, r0, r5
 8016d34:	2802      	cmp	r0, #2
 8016d36:	d900      	bls.n	8016d3a <HAL_RCC_OscConfig+0x44e>
 8016d38:	e71e      	b.n	8016b78 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016d3a:	6833      	ldr	r3, [r6, #0]
 8016d3c:	423b      	tst	r3, r7
 8016d3e:	d1f6      	bne.n	8016d2e <HAL_RCC_OscConfig+0x442>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8016d40:	220f      	movs	r2, #15
 8016d42:	6af3      	ldr	r3, [r6, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016d44:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8016d46:	4393      	bics	r3, r2
 8016d48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016d4a:	04ad      	lsls	r5, r5, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8016d4c:	4313      	orrs	r3, r2
 8016d4e:	62f3      	str	r3, [r6, #44]	; 0x2c
 8016d50:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8016d52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8016d54:	6872      	ldr	r2, [r6, #4]
 8016d56:	430b      	orrs	r3, r1
 8016d58:	4916      	ldr	r1, [pc, #88]	; (8016db4 <HAL_RCC_OscConfig+0x4c8>)
 8016d5a:	400a      	ands	r2, r1
 8016d5c:	4313      	orrs	r3, r2
 8016d5e:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8016d60:	2380      	movs	r3, #128	; 0x80
 8016d62:	6832      	ldr	r2, [r6, #0]
 8016d64:	045b      	lsls	r3, r3, #17
 8016d66:	4313      	orrs	r3, r2
 8016d68:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8016d6a:	f7ff f89d 	bl	8015ea8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016d6e:	4e0d      	ldr	r6, [pc, #52]	; (8016da4 <HAL_RCC_OscConfig+0x4b8>)
        tickstart = HAL_GetTick();
 8016d70:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016d72:	e005      	b.n	8016d80 <HAL_RCC_OscConfig+0x494>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8016d74:	f7ff f898 	bl	8015ea8 <HAL_GetTick>
 8016d78:	1b00      	subs	r0, r0, r4
 8016d7a:	2802      	cmp	r0, #2
 8016d7c:	d900      	bls.n	8016d80 <HAL_RCC_OscConfig+0x494>
 8016d7e:	e6fb      	b.n	8016b78 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016d80:	6833      	ldr	r3, [r6, #0]
 8016d82:	422b      	tst	r3, r5
 8016d84:	d0f6      	beq.n	8016d74 <HAL_RCC_OscConfig+0x488>
  return HAL_OK;
 8016d86:	2000      	movs	r0, #0
 8016d88:	e6a8      	b.n	8016adc <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016d8a:	2280      	movs	r2, #128	; 0x80
 8016d8c:	4b05      	ldr	r3, [pc, #20]	; (8016da4 <HAL_RCC_OscConfig+0x4b8>)
 8016d8e:	02d2      	lsls	r2, r2, #11
 8016d90:	6819      	ldr	r1, [r3, #0]
 8016d92:	430a      	orrs	r2, r1
 8016d94:	601a      	str	r2, [r3, #0]
 8016d96:	2280      	movs	r2, #128	; 0x80
 8016d98:	6819      	ldr	r1, [r3, #0]
 8016d9a:	0252      	lsls	r2, r2, #9
 8016d9c:	430a      	orrs	r2, r1
 8016d9e:	601a      	str	r2, [r3, #0]
 8016da0:	e5cf      	b.n	8016942 <HAL_RCC_OscConfig+0x56>
 8016da2:	46c0      	nop			; (mov r8, r8)
 8016da4:	40021000 	.word	0x40021000
 8016da8:	00001388 	.word	0x00001388
 8016dac:	efffffff 	.word	0xefffffff
 8016db0:	feffffff 	.word	0xfeffffff
 8016db4:	ffc27fff 	.word	0xffc27fff

08016db8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8016db8:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8016dba:	4a0b      	ldr	r2, [pc, #44]	; (8016de8 <HAL_RCC_GetSysClockFreq+0x30>)
{
 8016dbc:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8016dbe:	6854      	ldr	r4, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8016dc0:	4023      	ands	r3, r4
 8016dc2:	2b08      	cmp	r3, #8
 8016dc4:	d001      	beq.n	8016dca <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8016dc6:	4809      	ldr	r0, [pc, #36]	; (8016dec <HAL_RCC_GetSysClockFreq+0x34>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8016dc8:	bd70      	pop	{r4, r5, r6, pc}
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8016dca:	250f      	movs	r5, #15
 8016dcc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8016dce:	4a08      	ldr	r2, [pc, #32]	; (8016df0 <HAL_RCC_GetSysClockFreq+0x38>)
 8016dd0:	402b      	ands	r3, r5
 8016dd2:	5cd1      	ldrb	r1, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8016dd4:	4805      	ldr	r0, [pc, #20]	; (8016dec <HAL_RCC_GetSysClockFreq+0x34>)
 8016dd6:	f7f9 f9a7 	bl	8010128 <__udivsi3>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8016dda:	0ca4      	lsrs	r4, r4, #18
 8016ddc:	4b05      	ldr	r3, [pc, #20]	; (8016df4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8016dde:	402c      	ands	r4, r5
 8016de0:	5d1b      	ldrb	r3, [r3, r4]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8016de2:	4358      	muls	r0, r3
 8016de4:	e7f0      	b.n	8016dc8 <HAL_RCC_GetSysClockFreq+0x10>
 8016de6:	46c0      	nop			; (mov r8, r8)
 8016de8:	40021000 	.word	0x40021000
 8016dec:	007a1200 	.word	0x007a1200
 8016df0:	0801aba8 	.word	0x0801aba8
 8016df4:	0801ab98 	.word	0x0801ab98

08016df8 <HAL_RCC_ClockConfig>:
{
 8016df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dfa:	46ce      	mov	lr, r9
 8016dfc:	4647      	mov	r7, r8
 8016dfe:	0004      	movs	r4, r0
 8016e00:	000d      	movs	r5, r1
 8016e02:	b580      	push	{r7, lr}
  if(RCC_ClkInitStruct == NULL)
 8016e04:	2800      	cmp	r0, #0
 8016e06:	d00d      	beq.n	8016e24 <HAL_RCC_ClockConfig+0x2c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8016e08:	2301      	movs	r3, #1
 8016e0a:	493b      	ldr	r1, [pc, #236]	; (8016ef8 <HAL_RCC_ClockConfig+0x100>)
 8016e0c:	680a      	ldr	r2, [r1, #0]
 8016e0e:	401a      	ands	r2, r3
 8016e10:	42aa      	cmp	r2, r5
 8016e12:	d20c      	bcs.n	8016e2e <HAL_RCC_ClockConfig+0x36>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8016e14:	680a      	ldr	r2, [r1, #0]
 8016e16:	439a      	bics	r2, r3
 8016e18:	432a      	orrs	r2, r5
 8016e1a:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8016e1c:	680a      	ldr	r2, [r1, #0]
 8016e1e:	4013      	ands	r3, r2
 8016e20:	42ab      	cmp	r3, r5
 8016e22:	d004      	beq.n	8016e2e <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8016e24:	2001      	movs	r0, #1
}
 8016e26:	bcc0      	pop	{r6, r7}
 8016e28:	46b9      	mov	r9, r7
 8016e2a:	46b0      	mov	r8, r6
 8016e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8016e2e:	6823      	ldr	r3, [r4, #0]
 8016e30:	079a      	lsls	r2, r3, #30
 8016e32:	d50e      	bpl.n	8016e52 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8016e34:	075a      	lsls	r2, r3, #29
 8016e36:	d505      	bpl.n	8016e44 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8016e38:	22e0      	movs	r2, #224	; 0xe0
 8016e3a:	4930      	ldr	r1, [pc, #192]	; (8016efc <HAL_RCC_ClockConfig+0x104>)
 8016e3c:	00d2      	lsls	r2, r2, #3
 8016e3e:	6848      	ldr	r0, [r1, #4]
 8016e40:	4302      	orrs	r2, r0
 8016e42:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8016e44:	20f0      	movs	r0, #240	; 0xf0
 8016e46:	492d      	ldr	r1, [pc, #180]	; (8016efc <HAL_RCC_ClockConfig+0x104>)
 8016e48:	684a      	ldr	r2, [r1, #4]
 8016e4a:	4382      	bics	r2, r0
 8016e4c:	68a0      	ldr	r0, [r4, #8]
 8016e4e:	4302      	orrs	r2, r0
 8016e50:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8016e52:	07db      	lsls	r3, r3, #31
 8016e54:	d522      	bpl.n	8016e9c <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016e56:	4b29      	ldr	r3, [pc, #164]	; (8016efc <HAL_RCC_ClockConfig+0x104>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8016e58:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016e5a:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8016e5c:	2a01      	cmp	r2, #1
 8016e5e:	d046      	beq.n	8016eee <HAL_RCC_ClockConfig+0xf6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8016e60:	2a02      	cmp	r2, #2
 8016e62:	d041      	beq.n	8016ee8 <HAL_RCC_ClockConfig+0xf0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8016e64:	079b      	lsls	r3, r3, #30
 8016e66:	d5dd      	bpl.n	8016e24 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8016e68:	2103      	movs	r1, #3
 8016e6a:	4e24      	ldr	r6, [pc, #144]	; (8016efc <HAL_RCC_ClockConfig+0x104>)
 8016e6c:	6873      	ldr	r3, [r6, #4]
 8016e6e:	438b      	bics	r3, r1
 8016e70:	4313      	orrs	r3, r2
 8016e72:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8016e74:	f7ff f818 	bl	8015ea8 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8016e78:	230c      	movs	r3, #12
 8016e7a:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8016e7c:	4b20      	ldr	r3, [pc, #128]	; (8016f00 <HAL_RCC_ClockConfig+0x108>)
    tickstart = HAL_GetTick();
 8016e7e:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8016e80:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8016e82:	e004      	b.n	8016e8e <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8016e84:	f7ff f810 	bl	8015ea8 <HAL_GetTick>
 8016e88:	1bc0      	subs	r0, r0, r7
 8016e8a:	4548      	cmp	r0, r9
 8016e8c:	d832      	bhi.n	8016ef4 <HAL_RCC_ClockConfig+0xfc>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8016e8e:	4643      	mov	r3, r8
 8016e90:	6872      	ldr	r2, [r6, #4]
 8016e92:	401a      	ands	r2, r3
 8016e94:	6863      	ldr	r3, [r4, #4]
 8016e96:	009b      	lsls	r3, r3, #2
 8016e98:	429a      	cmp	r2, r3
 8016e9a:	d1f3      	bne.n	8016e84 <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8016e9c:	2101      	movs	r1, #1
 8016e9e:	4a16      	ldr	r2, [pc, #88]	; (8016ef8 <HAL_RCC_ClockConfig+0x100>)
 8016ea0:	6813      	ldr	r3, [r2, #0]
 8016ea2:	400b      	ands	r3, r1
 8016ea4:	42ab      	cmp	r3, r5
 8016ea6:	d905      	bls.n	8016eb4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8016ea8:	6813      	ldr	r3, [r2, #0]
 8016eaa:	438b      	bics	r3, r1
 8016eac:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8016eae:	6813      	ldr	r3, [r2, #0]
 8016eb0:	4219      	tst	r1, r3
 8016eb2:	d1b7      	bne.n	8016e24 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8016eb4:	6823      	ldr	r3, [r4, #0]
 8016eb6:	075b      	lsls	r3, r3, #29
 8016eb8:	d506      	bpl.n	8016ec8 <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8016eba:	4a10      	ldr	r2, [pc, #64]	; (8016efc <HAL_RCC_ClockConfig+0x104>)
 8016ebc:	4911      	ldr	r1, [pc, #68]	; (8016f04 <HAL_RCC_ClockConfig+0x10c>)
 8016ebe:	6853      	ldr	r3, [r2, #4]
 8016ec0:	400b      	ands	r3, r1
 8016ec2:	68e1      	ldr	r1, [r4, #12]
 8016ec4:	430b      	orrs	r3, r1
 8016ec6:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8016ec8:	f7ff ff76 	bl	8016db8 <HAL_RCC_GetSysClockFreq>
 8016ecc:	4b0b      	ldr	r3, [pc, #44]	; (8016efc <HAL_RCC_ClockConfig+0x104>)
 8016ece:	4a0e      	ldr	r2, [pc, #56]	; (8016f08 <HAL_RCC_ClockConfig+0x110>)
 8016ed0:	685b      	ldr	r3, [r3, #4]
 8016ed2:	061b      	lsls	r3, r3, #24
 8016ed4:	0f1b      	lsrs	r3, r3, #28
 8016ed6:	5cd3      	ldrb	r3, [r2, r3]
 8016ed8:	40d8      	lsrs	r0, r3
 8016eda:	4b0c      	ldr	r3, [pc, #48]	; (8016f0c <HAL_RCC_ClockConfig+0x114>)
 8016edc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8016ede:	2000      	movs	r0, #0
 8016ee0:	f7fe ffa0 	bl	8015e24 <HAL_InitTick>
  return HAL_OK;
 8016ee4:	2000      	movs	r0, #0
 8016ee6:	e79e      	b.n	8016e26 <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8016ee8:	019b      	lsls	r3, r3, #6
 8016eea:	d4bd      	bmi.n	8016e68 <HAL_RCC_ClockConfig+0x70>
 8016eec:	e79a      	b.n	8016e24 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016eee:	039b      	lsls	r3, r3, #14
 8016ef0:	d4ba      	bmi.n	8016e68 <HAL_RCC_ClockConfig+0x70>
 8016ef2:	e797      	b.n	8016e24 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 8016ef4:	2003      	movs	r0, #3
 8016ef6:	e796      	b.n	8016e26 <HAL_RCC_ClockConfig+0x2e>
 8016ef8:	40022000 	.word	0x40022000
 8016efc:	40021000 	.word	0x40021000
 8016f00:	00001388 	.word	0x00001388
 8016f04:	fffff8ff 	.word	0xfffff8ff
 8016f08:	08019de0 	.word	0x08019de0
 8016f0c:	200000c0 	.word	0x200000c0

08016f10 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8016f10:	4b04      	ldr	r3, [pc, #16]	; (8016f24 <HAL_RCC_GetPCLK1Freq+0x14>)
 8016f12:	4a05      	ldr	r2, [pc, #20]	; (8016f28 <HAL_RCC_GetPCLK1Freq+0x18>)
 8016f14:	685b      	ldr	r3, [r3, #4]
 8016f16:	055b      	lsls	r3, r3, #21
 8016f18:	0f5b      	lsrs	r3, r3, #29
 8016f1a:	5cd3      	ldrb	r3, [r2, r3]
 8016f1c:	4a03      	ldr	r2, [pc, #12]	; (8016f2c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8016f1e:	6810      	ldr	r0, [r2, #0]
 8016f20:	40d8      	lsrs	r0, r3
}    
 8016f22:	4770      	bx	lr
 8016f24:	40021000 	.word	0x40021000
 8016f28:	08019df0 	.word	0x08019df0
 8016f2c:	200000c0 	.word	0x200000c0

08016f30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8016f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016f32:	46ce      	mov	lr, r9
 8016f34:	4647      	mov	r7, r8
 8016f36:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8016f38:	6803      	ldr	r3, [r0, #0]
{
 8016f3a:	0004      	movs	r4, r0
 8016f3c:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8016f3e:	03da      	lsls	r2, r3, #15
 8016f40:	d532      	bpl.n	8016fa8 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8016f42:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8016f44:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8016f46:	4b3f      	ldr	r3, [pc, #252]	; (8017044 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016f48:	0552      	lsls	r2, r2, #21
 8016f4a:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8016f4c:	4680      	mov	r8, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8016f4e:	4211      	tst	r1, r2
 8016f50:	d042      	beq.n	8016fd8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016f52:	2680      	movs	r6, #128	; 0x80
 8016f54:	4d3c      	ldr	r5, [pc, #240]	; (8017048 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8016f56:	0076      	lsls	r6, r6, #1
 8016f58:	682b      	ldr	r3, [r5, #0]
 8016f5a:	4233      	tst	r3, r6
 8016f5c:	d04b      	beq.n	8016ff6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8016f5e:	4d39      	ldr	r5, [pc, #228]	; (8017044 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016f60:	22c0      	movs	r2, #192	; 0xc0
 8016f62:	6a2b      	ldr	r3, [r5, #32]
 8016f64:	0092      	lsls	r2, r2, #2
 8016f66:	0018      	movs	r0, r3
 8016f68:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8016f6a:	4213      	tst	r3, r2
 8016f6c:	d062      	beq.n	8017034 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8016f6e:	6861      	ldr	r1, [r4, #4]
 8016f70:	400a      	ands	r2, r1
 8016f72:	4282      	cmp	r2, r0
 8016f74:	d00e      	beq.n	8016f94 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8016f76:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8016f78:	6a28      	ldr	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8016f7a:	6a2e      	ldr	r6, [r5, #32]
 8016f7c:	0252      	lsls	r2, r2, #9
 8016f7e:	4332      	orrs	r2, r6
 8016f80:	622a      	str	r2, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8016f82:	6a2a      	ldr	r2, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8016f84:	4b31      	ldr	r3, [pc, #196]	; (801704c <HAL_RCCEx_PeriphCLKConfig+0x11c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8016f86:	4e32      	ldr	r6, [pc, #200]	; (8017050 <HAL_RCCEx_PeriphCLKConfig+0x120>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8016f88:	4003      	ands	r3, r0
      __HAL_RCC_BACKUPRESET_RELEASE();
 8016f8a:	4032      	ands	r2, r6
 8016f8c:	622a      	str	r2, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8016f8e:	622b      	str	r3, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8016f90:	07c3      	lsls	r3, r0, #31
 8016f92:	d440      	bmi.n	8017016 <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8016f94:	4a2b      	ldr	r2, [pc, #172]	; (8017044 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016f96:	482d      	ldr	r0, [pc, #180]	; (801704c <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8016f98:	6a13      	ldr	r3, [r2, #32]
 8016f9a:	4003      	ands	r3, r0
 8016f9c:	430b      	orrs	r3, r1
 8016f9e:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8016fa0:	4643      	mov	r3, r8
 8016fa2:	2b01      	cmp	r3, #1
 8016fa4:	d048      	beq.n	8017038 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8016fa6:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8016fa8:	07da      	lsls	r2, r3, #31
 8016faa:	d506      	bpl.n	8016fba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8016fac:	2003      	movs	r0, #3
 8016fae:	4925      	ldr	r1, [pc, #148]	; (8017044 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016fb0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8016fb2:	4382      	bics	r2, r0
 8016fb4:	68a0      	ldr	r0, [r4, #8]
 8016fb6:	4302      	orrs	r2, r0
 8016fb8:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8016fba:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8016fbc:	069b      	lsls	r3, r3, #26
 8016fbe:	d506      	bpl.n	8016fce <HAL_RCCEx_PeriphCLKConfig+0x9e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8016fc0:	2110      	movs	r1, #16
 8016fc2:	4a20      	ldr	r2, [pc, #128]	; (8017044 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016fc4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8016fc6:	438b      	bics	r3, r1
 8016fc8:	68e1      	ldr	r1, [r4, #12]
 8016fca:	430b      	orrs	r3, r1
 8016fcc:	6313      	str	r3, [r2, #48]	; 0x30
}
 8016fce:	b003      	add	sp, #12
 8016fd0:	bcc0      	pop	{r6, r7}
 8016fd2:	46b9      	mov	r9, r7
 8016fd4:	46b0      	mov	r8, r6
 8016fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8016fd8:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016fda:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 8016fdc:	4311      	orrs	r1, r2
 8016fde:	61d9      	str	r1, [r3, #28]
 8016fe0:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016fe2:	4d19      	ldr	r5, [pc, #100]	; (8017048 <HAL_RCCEx_PeriphCLKConfig+0x118>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8016fe4:	401a      	ands	r2, r3
 8016fe6:	9201      	str	r2, [sp, #4]
 8016fe8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8016fea:	2301      	movs	r3, #1
 8016fec:	4698      	mov	r8, r3
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016fee:	682b      	ldr	r3, [r5, #0]
 8016ff0:	0076      	lsls	r6, r6, #1
 8016ff2:	4233      	tst	r3, r6
 8016ff4:	d1b3      	bne.n	8016f5e <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8016ff6:	682b      	ldr	r3, [r5, #0]
 8016ff8:	4333      	orrs	r3, r6
 8016ffa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8016ffc:	f7fe ff54 	bl	8015ea8 <HAL_GetTick>
 8017000:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8017002:	682b      	ldr	r3, [r5, #0]
 8017004:	4233      	tst	r3, r6
 8017006:	d1aa      	bne.n	8016f5e <HAL_RCCEx_PeriphCLKConfig+0x2e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8017008:	f7fe ff4e 	bl	8015ea8 <HAL_GetTick>
 801700c:	1bc0      	subs	r0, r0, r7
 801700e:	2864      	cmp	r0, #100	; 0x64
 8017010:	d9f7      	bls.n	8017002 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          return HAL_TIMEOUT;
 8017012:	2003      	movs	r0, #3
 8017014:	e7db      	b.n	8016fce <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 8017016:	f7fe ff47 	bl	8015ea8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801701a:	4b0e      	ldr	r3, [pc, #56]	; (8017054 <HAL_RCCEx_PeriphCLKConfig+0x124>)
        tickstart = HAL_GetTick();
 801701c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801701e:	2702      	movs	r7, #2
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8017020:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8017022:	e004      	b.n	801702e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8017024:	f7fe ff40 	bl	8015ea8 <HAL_GetTick>
 8017028:	1b80      	subs	r0, r0, r6
 801702a:	4548      	cmp	r0, r9
 801702c:	d8f1      	bhi.n	8017012 <HAL_RCCEx_PeriphCLKConfig+0xe2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801702e:	6a2b      	ldr	r3, [r5, #32]
 8017030:	421f      	tst	r7, r3
 8017032:	d0f7      	beq.n	8017024 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8017034:	6861      	ldr	r1, [r4, #4]
 8017036:	e7ad      	b.n	8016f94 <HAL_RCCEx_PeriphCLKConfig+0x64>
      __HAL_RCC_PWR_CLK_DISABLE();
 8017038:	69d3      	ldr	r3, [r2, #28]
 801703a:	4907      	ldr	r1, [pc, #28]	; (8017058 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 801703c:	400b      	ands	r3, r1
 801703e:	61d3      	str	r3, [r2, #28]
 8017040:	6823      	ldr	r3, [r4, #0]
 8017042:	e7b1      	b.n	8016fa8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8017044:	40021000 	.word	0x40021000
 8017048:	40007000 	.word	0x40007000
 801704c:	fffffcff 	.word	0xfffffcff
 8017050:	fffeffff 	.word	0xfffeffff
 8017054:	00001388 	.word	0x00001388
 8017058:	efffffff 	.word	0xefffffff

0801705c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801705c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801705e:	46d6      	mov	lr, sl
 8017060:	464f      	mov	r7, r9
 8017062:	4646      	mov	r6, r8
 8017064:	0004      	movs	r4, r0
 8017066:	b5c0      	push	{r6, r7, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8017068:	2800      	cmp	r0, #0
 801706a:	d100      	bne.n	801706e <HAL_SPI_Init+0x12>
 801706c:	e08e      	b.n	801718c <HAL_SPI_Init+0x130>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801706e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017070:	2d00      	cmp	r5, #0
 8017072:	d065      	beq.n	8017140 <HAL_SPI_Init+0xe4>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8017074:	2300      	movs	r3, #0
 8017076:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8017078:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801707a:	2300      	movs	r3, #0
 801707c:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801707e:	335d      	adds	r3, #93	; 0x5d
 8017080:	5ce3      	ldrb	r3, [r4, r3]
 8017082:	b2da      	uxtb	r2, r3
 8017084:	2b00      	cmp	r3, #0
 8017086:	d068      	beq.n	801715a <HAL_SPI_Init+0xfe>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8017088:	235d      	movs	r3, #93	; 0x5d
 801708a:	2202      	movs	r2, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801708c:	2140      	movs	r1, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 801708e:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 8017090:	6822      	ldr	r2, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8017092:	68e0      	ldr	r0, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8017094:	6813      	ldr	r3, [r2, #0]
 8017096:	438b      	bics	r3, r1
 8017098:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801709a:	23e0      	movs	r3, #224	; 0xe0
 801709c:	00db      	lsls	r3, r3, #3
 801709e:	4298      	cmp	r0, r3
 80170a0:	d962      	bls.n	8017168 <HAL_SPI_Init+0x10c>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80170a2:	23f0      	movs	r3, #240	; 0xf0
 80170a4:	011b      	lsls	r3, r3, #4
 80170a6:	4298      	cmp	r0, r3
 80170a8:	d000      	beq.n	80170ac <HAL_SPI_Init+0x50>
 80170aa:	e071      	b.n	8017190 <HAL_SPI_Init+0x134>
 80170ac:	2380      	movs	r3, #128	; 0x80
 80170ae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80170b0:	019b      	lsls	r3, r3, #6
 80170b2:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80170b4:	2300      	movs	r3, #0
 80170b6:	468c      	mov	ip, r1
 80170b8:	469a      	mov	sl, r3
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80170ba:	2382      	movs	r3, #130	; 0x82
 80170bc:	6866      	ldr	r6, [r4, #4]
 80170be:	005b      	lsls	r3, r3, #1
 80170c0:	4033      	ands	r3, r6
 80170c2:	2684      	movs	r6, #132	; 0x84
 80170c4:	68a7      	ldr	r7, [r4, #8]
 80170c6:	0236      	lsls	r6, r6, #8
 80170c8:	403e      	ands	r6, r7
 80170ca:	4333      	orrs	r3, r6
 80170cc:	2602      	movs	r6, #2
 80170ce:	6927      	ldr	r7, [r4, #16]
 80170d0:	69a1      	ldr	r1, [r4, #24]
 80170d2:	403e      	ands	r6, r7
 80170d4:	4333      	orrs	r3, r6
 80170d6:	2601      	movs	r6, #1
 80170d8:	6967      	ldr	r7, [r4, #20]
 80170da:	46b1      	mov	r9, r6
 80170dc:	4037      	ands	r7, r6
 80170de:	433b      	orrs	r3, r7
 80170e0:	2780      	movs	r7, #128	; 0x80
 80170e2:	00bf      	lsls	r7, r7, #2
 80170e4:	400f      	ands	r7, r1
 80170e6:	433b      	orrs	r3, r7
 80170e8:	2738      	movs	r7, #56	; 0x38
 80170ea:	69e6      	ldr	r6, [r4, #28]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80170ec:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80170ee:	4037      	ands	r7, r6
 80170f0:	2680      	movs	r6, #128	; 0x80
 80170f2:	433b      	orrs	r3, r7
 80170f4:	0037      	movs	r7, r6
 80170f6:	6a26      	ldr	r6, [r4, #32]
 80170f8:	4037      	ands	r7, r6
 80170fa:	4666      	mov	r6, ip
 80170fc:	433b      	orrs	r3, r7
 80170fe:	4333      	orrs	r3, r6
 8017100:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8017102:	2308      	movs	r3, #8
 8017104:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8017106:	4657      	mov	r7, sl
 8017108:	4033      	ands	r3, r6
 801710a:	26f0      	movs	r6, #240	; 0xf0
 801710c:	0136      	lsls	r6, r6, #4
 801710e:	4030      	ands	r0, r6
 8017110:	4318      	orrs	r0, r3
 8017112:	2304      	movs	r3, #4
 8017114:	4019      	ands	r1, r3
 8017116:	4301      	orrs	r1, r0
 8017118:	2010      	movs	r0, #16
 801711a:	4005      	ands	r5, r0
 801711c:	430d      	orrs	r5, r1
 801711e:	432f      	orrs	r7, r5
 8017120:	6057      	str	r7, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8017122:	69d3      	ldr	r3, [r2, #28]
 8017124:	491c      	ldr	r1, [pc, #112]	; (8017198 <HAL_SPI_Init+0x13c>)
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 8017126:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8017128:	400b      	ands	r3, r1
 801712a:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801712c:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 801712e:	464a      	mov	r2, r9
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8017130:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8017132:	335d      	adds	r3, #93	; 0x5d
 8017134:	54e2      	strb	r2, [r4, r3]
}
 8017136:	bce0      	pop	{r5, r6, r7}
 8017138:	46ba      	mov	sl, r7
 801713a:	46b1      	mov	r9, r6
 801713c:	46a8      	mov	r8, r5
 801713e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8017140:	2382      	movs	r3, #130	; 0x82
 8017142:	6842      	ldr	r2, [r0, #4]
 8017144:	005b      	lsls	r3, r3, #1
 8017146:	429a      	cmp	r2, r3
 8017148:	d097      	beq.n	801707a <HAL_SPI_Init+0x1e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801714a:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801714c:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801714e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8017150:	335d      	adds	r3, #93	; 0x5d
 8017152:	5ce3      	ldrb	r3, [r4, r3]
 8017154:	b2da      	uxtb	r2, r3
 8017156:	2b00      	cmp	r3, #0
 8017158:	d196      	bne.n	8017088 <HAL_SPI_Init+0x2c>
    hspi->Lock = HAL_UNLOCKED;
 801715a:	335c      	adds	r3, #92	; 0x5c
    HAL_SPI_MspInit(hspi);
 801715c:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 801715e:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8017160:	f7fc f850 	bl	8013204 <HAL_SPI_MspInit>
 8017164:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8017166:	e78f      	b.n	8017088 <HAL_SPI_Init+0x2c>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8017168:	4298      	cmp	r0, r3
 801716a:	d006      	beq.n	801717a <HAL_SPI_Init+0x11e>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 801716c:	2380      	movs	r3, #128	; 0x80
 801716e:	015b      	lsls	r3, r3, #5
 8017170:	469a      	mov	sl, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8017172:	2300      	movs	r3, #0
 8017174:	469c      	mov	ip, r3
 8017176:	62a3      	str	r3, [r4, #40]	; 0x28
 8017178:	e79f      	b.n	80170ba <HAL_SPI_Init+0x5e>
 801717a:	2380      	movs	r3, #128	; 0x80
 801717c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 801717e:	019b      	lsls	r3, r3, #6
 8017180:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8017182:	2380      	movs	r3, #128	; 0x80
 8017184:	015b      	lsls	r3, r3, #5
 8017186:	468c      	mov	ip, r1
 8017188:	469a      	mov	sl, r3
 801718a:	e796      	b.n	80170ba <HAL_SPI_Init+0x5e>
    return HAL_ERROR;
 801718c:	2001      	movs	r0, #1
 801718e:	e7d2      	b.n	8017136 <HAL_SPI_Init+0xda>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8017190:	2300      	movs	r3, #0
 8017192:	469a      	mov	sl, r3
 8017194:	e7ed      	b.n	8017172 <HAL_SPI_Init+0x116>
 8017196:	46c0      	nop			; (mov r8, r8)
 8017198:	fffff7ff 	.word	0xfffff7ff

0801719c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801719c:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801719e:	2401      	movs	r4, #1
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80171a0:	2573      	movs	r5, #115	; 0x73
  tmpccer = TIMx->CCER;
 80171a2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80171a4:	6a02      	ldr	r2, [r0, #32]
 80171a6:	43a2      	bics	r2, r4
 80171a8:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80171aa:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80171ac:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80171ae:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80171b0:	680d      	ldr	r5, [r1, #0]
 80171b2:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80171b4:	2502      	movs	r5, #2
 80171b6:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80171b8:	688d      	ldr	r5, [r1, #8]
 80171ba:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80171bc:	4d0e      	ldr	r5, [pc, #56]	; (80171f8 <TIM_OC1_SetConfig+0x5c>)
 80171be:	42a8      	cmp	r0, r5
 80171c0:	d008      	beq.n	80171d4 <TIM_OC1_SetConfig+0x38>
 80171c2:	4d0e      	ldr	r5, [pc, #56]	; (80171fc <TIM_OC1_SetConfig+0x60>)
 80171c4:	42a8      	cmp	r0, r5
 80171c6:	d005      	beq.n	80171d4 <TIM_OC1_SetConfig+0x38>
 80171c8:	4d0d      	ldr	r5, [pc, #52]	; (8017200 <TIM_OC1_SetConfig+0x64>)
 80171ca:	42a8      	cmp	r0, r5
 80171cc:	d002      	beq.n	80171d4 <TIM_OC1_SetConfig+0x38>
 80171ce:	4d0d      	ldr	r5, [pc, #52]	; (8017204 <TIM_OC1_SetConfig+0x68>)
 80171d0:	42a8      	cmp	r0, r5
 80171d2:	d10b      	bne.n	80171ec <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80171d4:	2508      	movs	r5, #8
 80171d6:	43ab      	bics	r3, r5
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80171d8:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80171da:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80171dc:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80171de:	2504      	movs	r5, #4
 80171e0:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80171e2:	4d09      	ldr	r5, [pc, #36]	; (8017208 <TIM_OC1_SetConfig+0x6c>)
 80171e4:	402a      	ands	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80171e6:	694d      	ldr	r5, [r1, #20]
 80171e8:	4335      	orrs	r5, r6
 80171ea:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80171ec:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80171ee:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80171f0:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80171f2:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80171f4:	6203      	str	r3, [r0, #32]
}
 80171f6:	bd70      	pop	{r4, r5, r6, pc}
 80171f8:	40012c00 	.word	0x40012c00
 80171fc:	40014000 	.word	0x40014000
 8017200:	40014400 	.word	0x40014400
 8017204:	40014800 	.word	0x40014800
 8017208:	fffffcff 	.word	0xfffffcff

0801720c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801720c:	6a03      	ldr	r3, [r0, #32]
{
 801720e:	b570      	push	{r4, r5, r6, lr}

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8017210:	6a02      	ldr	r2, [r0, #32]
 8017212:	4c18      	ldr	r4, [pc, #96]	; (8017274 <TIM_OC3_SetConfig+0x68>)
 8017214:	4022      	ands	r2, r4
 8017216:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8017218:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801721a:	3475      	adds	r4, #117	; 0x75
  tmpccmrx = TIMx->CCMR2;
 801721c:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801721e:	34ff      	adds	r4, #255	; 0xff
 8017220:	43a5      	bics	r5, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8017222:	680c      	ldr	r4, [r1, #0]
 8017224:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8017226:	4c14      	ldr	r4, [pc, #80]	; (8017278 <TIM_OC3_SetConfig+0x6c>)
 8017228:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801722a:	688c      	ldr	r4, [r1, #8]
 801722c:	0224      	lsls	r4, r4, #8
 801722e:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8017230:	4c12      	ldr	r4, [pc, #72]	; (801727c <TIM_OC3_SetConfig+0x70>)
 8017232:	42a0      	cmp	r0, r4
 8017234:	d015      	beq.n	8017262 <TIM_OC3_SetConfig+0x56>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8017236:	4c12      	ldr	r4, [pc, #72]	; (8017280 <TIM_OC3_SetConfig+0x74>)
 8017238:	42a0      	cmp	r0, r4
 801723a:	d005      	beq.n	8017248 <TIM_OC3_SetConfig+0x3c>
 801723c:	4c11      	ldr	r4, [pc, #68]	; (8017284 <TIM_OC3_SetConfig+0x78>)
 801723e:	42a0      	cmp	r0, r4
 8017240:	d002      	beq.n	8017248 <TIM_OC3_SetConfig+0x3c>
 8017242:	4c11      	ldr	r4, [pc, #68]	; (8017288 <TIM_OC3_SetConfig+0x7c>)
 8017244:	42a0      	cmp	r0, r4
 8017246:	d106      	bne.n	8017256 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8017248:	4c10      	ldr	r4, [pc, #64]	; (801728c <TIM_OC3_SetConfig+0x80>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801724a:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801724c:	4014      	ands	r4, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801724e:	698a      	ldr	r2, [r1, #24]
 8017250:	4332      	orrs	r2, r6
 8017252:	0112      	lsls	r2, r2, #4
 8017254:	4322      	orrs	r2, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8017256:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8017258:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 801725a:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 801725c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801725e:	6203      	str	r3, [r0, #32]
}
 8017260:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8017262:	4c0b      	ldr	r4, [pc, #44]	; (8017290 <TIM_OC3_SetConfig+0x84>)
 8017264:	401c      	ands	r4, r3
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8017266:	68cb      	ldr	r3, [r1, #12]
 8017268:	021b      	lsls	r3, r3, #8
 801726a:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 801726c:	4c09      	ldr	r4, [pc, #36]	; (8017294 <TIM_OC3_SetConfig+0x88>)
 801726e:	4023      	ands	r3, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8017270:	e7ea      	b.n	8017248 <TIM_OC3_SetConfig+0x3c>
 8017272:	46c0      	nop			; (mov r8, r8)
 8017274:	fffffeff 	.word	0xfffffeff
 8017278:	fffffdff 	.word	0xfffffdff
 801727c:	40012c00 	.word	0x40012c00
 8017280:	40014000 	.word	0x40014000
 8017284:	40014400 	.word	0x40014400
 8017288:	40014800 	.word	0x40014800
 801728c:	ffffcfff 	.word	0xffffcfff
 8017290:	fffff7ff 	.word	0xfffff7ff
 8017294:	fffffbff 	.word	0xfffffbff

08017298 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8017298:	6a02      	ldr	r2, [r0, #32]
{
 801729a:	b530      	push	{r4, r5, lr}

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801729c:	6a03      	ldr	r3, [r0, #32]
 801729e:	4c13      	ldr	r4, [pc, #76]	; (80172ec <TIM_OC4_SetConfig+0x54>)
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80172a0:	4d13      	ldr	r5, [pc, #76]	; (80172f0 <TIM_OC4_SetConfig+0x58>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80172a2:	4023      	ands	r3, r4
 80172a4:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80172a6:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80172a8:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80172aa:	402c      	ands	r4, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80172ac:	680d      	ldr	r5, [r1, #0]
 80172ae:	022d      	lsls	r5, r5, #8
 80172b0:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80172b2:	4d10      	ldr	r5, [pc, #64]	; (80172f4 <TIM_OC4_SetConfig+0x5c>)
 80172b4:	4015      	ands	r5, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80172b6:	688a      	ldr	r2, [r1, #8]
 80172b8:	0312      	lsls	r2, r2, #12
 80172ba:	432a      	orrs	r2, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80172bc:	4d0e      	ldr	r5, [pc, #56]	; (80172f8 <TIM_OC4_SetConfig+0x60>)
 80172be:	42a8      	cmp	r0, r5
 80172c0:	d008      	beq.n	80172d4 <TIM_OC4_SetConfig+0x3c>
 80172c2:	4d0e      	ldr	r5, [pc, #56]	; (80172fc <TIM_OC4_SetConfig+0x64>)
 80172c4:	42a8      	cmp	r0, r5
 80172c6:	d005      	beq.n	80172d4 <TIM_OC4_SetConfig+0x3c>
 80172c8:	4d0d      	ldr	r5, [pc, #52]	; (8017300 <TIM_OC4_SetConfig+0x68>)
 80172ca:	42a8      	cmp	r0, r5
 80172cc:	d002      	beq.n	80172d4 <TIM_OC4_SetConfig+0x3c>
 80172ce:	4d0d      	ldr	r5, [pc, #52]	; (8017304 <TIM_OC4_SetConfig+0x6c>)
 80172d0:	42a8      	cmp	r0, r5
 80172d2:	d104      	bne.n	80172de <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80172d4:	4d0c      	ldr	r5, [pc, #48]	; (8017308 <TIM_OC4_SetConfig+0x70>)
 80172d6:	402b      	ands	r3, r5

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80172d8:	694d      	ldr	r5, [r1, #20]
 80172da:	01ad      	lsls	r5, r5, #6
 80172dc:	432b      	orrs	r3, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80172de:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80172e0:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80172e2:	61c4      	str	r4, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80172e4:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80172e6:	6202      	str	r2, [r0, #32]
}
 80172e8:	bd30      	pop	{r4, r5, pc}
 80172ea:	46c0      	nop			; (mov r8, r8)
 80172ec:	ffffefff 	.word	0xffffefff
 80172f0:	ffff8cff 	.word	0xffff8cff
 80172f4:	ffffdfff 	.word	0xffffdfff
 80172f8:	40012c00 	.word	0x40012c00
 80172fc:	40014000 	.word	0x40014000
 8017300:	40014400 	.word	0x40014400
 8017304:	40014800 	.word	0x40014800
 8017308:	ffffbfff 	.word	0xffffbfff

0801730c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 801730c:	223d      	movs	r2, #61	; 0x3d
 801730e:	5c81      	ldrb	r1, [r0, r2]
{
 8017310:	0003      	movs	r3, r0
    return HAL_ERROR;
 8017312:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8017314:	2901      	cmp	r1, #1
 8017316:	d10f      	bne.n	8017338 <HAL_TIM_Base_Start+0x2c>
  htim->State = HAL_TIM_STATE_BUSY;
 8017318:	3101      	adds	r1, #1
 801731a:	5499      	strb	r1, [r3, r2]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801731c:	681b      	ldr	r3, [r3, #0]
 801731e:	4a0d      	ldr	r2, [pc, #52]	; (8017354 <HAL_TIM_Base_Start+0x48>)
 8017320:	4293      	cmp	r3, r2
 8017322:	d00a      	beq.n	801733a <HAL_TIM_Base_Start+0x2e>
 8017324:	4a0c      	ldr	r2, [pc, #48]	; (8017358 <HAL_TIM_Base_Start+0x4c>)
 8017326:	4293      	cmp	r3, r2
 8017328:	d007      	beq.n	801733a <HAL_TIM_Base_Start+0x2e>
 801732a:	4a0c      	ldr	r2, [pc, #48]	; (801735c <HAL_TIM_Base_Start+0x50>)
 801732c:	4293      	cmp	r3, r2
 801732e:	d004      	beq.n	801733a <HAL_TIM_Base_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 8017330:	681a      	ldr	r2, [r3, #0]
 8017332:	4310      	orrs	r0, r2
 8017334:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8017336:	2000      	movs	r0, #0
}
 8017338:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801733a:	2207      	movs	r2, #7
 801733c:	6899      	ldr	r1, [r3, #8]
 801733e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017340:	2a06      	cmp	r2, #6
 8017342:	d005      	beq.n	8017350 <HAL_TIM_Base_Start+0x44>
      __HAL_TIM_ENABLE(htim);
 8017344:	2101      	movs	r1, #1
 8017346:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8017348:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 801734a:	430a      	orrs	r2, r1
 801734c:	601a      	str	r2, [r3, #0]
 801734e:	e7f3      	b.n	8017338 <HAL_TIM_Base_Start+0x2c>
  return HAL_OK;
 8017350:	2000      	movs	r0, #0
 8017352:	e7f1      	b.n	8017338 <HAL_TIM_Base_Start+0x2c>
 8017354:	40012c00 	.word	0x40012c00
 8017358:	40000400 	.word	0x40000400
 801735c:	40014000 	.word	0x40014000

08017360 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8017360:	223d      	movs	r2, #61	; 0x3d
 8017362:	5c81      	ldrb	r1, [r0, r2]
{
 8017364:	0003      	movs	r3, r0
    return HAL_ERROR;
 8017366:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8017368:	2901      	cmp	r1, #1
 801736a:	d112      	bne.n	8017392 <HAL_TIM_Base_Start_IT+0x32>
  htim->State = HAL_TIM_STATE_BUSY;
 801736c:	3101      	adds	r1, #1
 801736e:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8017370:	681b      	ldr	r3, [r3, #0]
 8017372:	68da      	ldr	r2, [r3, #12]
 8017374:	4302      	orrs	r2, r0
 8017376:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017378:	4a0d      	ldr	r2, [pc, #52]	; (80173b0 <HAL_TIM_Base_Start_IT+0x50>)
 801737a:	4293      	cmp	r3, r2
 801737c:	d00a      	beq.n	8017394 <HAL_TIM_Base_Start_IT+0x34>
 801737e:	4a0d      	ldr	r2, [pc, #52]	; (80173b4 <HAL_TIM_Base_Start_IT+0x54>)
 8017380:	4293      	cmp	r3, r2
 8017382:	d007      	beq.n	8017394 <HAL_TIM_Base_Start_IT+0x34>
 8017384:	4a0c      	ldr	r2, [pc, #48]	; (80173b8 <HAL_TIM_Base_Start_IT+0x58>)
 8017386:	4293      	cmp	r3, r2
 8017388:	d004      	beq.n	8017394 <HAL_TIM_Base_Start_IT+0x34>
    __HAL_TIM_ENABLE(htim);
 801738a:	681a      	ldr	r2, [r3, #0]
 801738c:	4310      	orrs	r0, r2
 801738e:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8017390:	2000      	movs	r0, #0
}
 8017392:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8017394:	2207      	movs	r2, #7
 8017396:	6899      	ldr	r1, [r3, #8]
 8017398:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801739a:	2a06      	cmp	r2, #6
 801739c:	d005      	beq.n	80173aa <HAL_TIM_Base_Start_IT+0x4a>
      __HAL_TIM_ENABLE(htim);
 801739e:	2101      	movs	r1, #1
 80173a0:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80173a2:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80173a4:	430a      	orrs	r2, r1
 80173a6:	601a      	str	r2, [r3, #0]
 80173a8:	e7f3      	b.n	8017392 <HAL_TIM_Base_Start_IT+0x32>
  return HAL_OK;
 80173aa:	2000      	movs	r0, #0
 80173ac:	e7f1      	b.n	8017392 <HAL_TIM_Base_Start_IT+0x32>
 80173ae:	46c0      	nop			; (mov r8, r8)
 80173b0:	40012c00 	.word	0x40012c00
 80173b4:	40000400 	.word	0x40000400
 80173b8:	40014000 	.word	0x40014000

080173bc <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80173bc:	2900      	cmp	r1, #0
 80173be:	d120      	bne.n	8017402 <HAL_TIM_OC_Start+0x46>
 80173c0:	233e      	movs	r3, #62	; 0x3e
 80173c2:	5cc2      	ldrb	r2, [r0, r3]
 80173c4:	2a01      	cmp	r2, #1
 80173c6:	d124      	bne.n	8017412 <HAL_TIM_OC_Start+0x56>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80173c8:	2202      	movs	r2, #2
 80173ca:	54c2      	strb	r2, [r0, r3]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80173cc:	221f      	movs	r2, #31
 80173ce:	4011      	ands	r1, r2
 80173d0:	3a1e      	subs	r2, #30
 80173d2:	408a      	lsls	r2, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80173d4:	6803      	ldr	r3, [r0, #0]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80173d6:	6a19      	ldr	r1, [r3, #32]
 80173d8:	4391      	bics	r1, r2
 80173da:	6219      	str	r1, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80173dc:	6a19      	ldr	r1, [r3, #32]
 80173de:	430a      	orrs	r2, r1
 80173e0:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80173e2:	4a1e      	ldr	r2, [pc, #120]	; (801745c <HAL_TIM_OC_Start+0xa0>)
 80173e4:	4293      	cmp	r3, r2
 80173e6:	d016      	beq.n	8017416 <HAL_TIM_OC_Start+0x5a>
 80173e8:	4a1d      	ldr	r2, [pc, #116]	; (8017460 <HAL_TIM_OC_Start+0xa4>)
 80173ea:	4293      	cmp	r3, r2
 80173ec:	d013      	beq.n	8017416 <HAL_TIM_OC_Start+0x5a>
 80173ee:	4a1d      	ldr	r2, [pc, #116]	; (8017464 <HAL_TIM_OC_Start+0xa8>)
 80173f0:	4293      	cmp	r3, r2
 80173f2:	d025      	beq.n	8017440 <HAL_TIM_OC_Start+0x84>
 80173f4:	4a1c      	ldr	r2, [pc, #112]	; (8017468 <HAL_TIM_OC_Start+0xac>)
 80173f6:	4293      	cmp	r3, r2
 80173f8:	d022      	beq.n	8017440 <HAL_TIM_OC_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80173fa:	4a1c      	ldr	r2, [pc, #112]	; (801746c <HAL_TIM_OC_Start+0xb0>)
 80173fc:	4293      	cmp	r3, r2
 80173fe:	d114      	bne.n	801742a <HAL_TIM_OC_Start+0x6e>
 8017400:	e00e      	b.n	8017420 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8017402:	2904      	cmp	r1, #4
 8017404:	d017      	beq.n	8017436 <HAL_TIM_OC_Start+0x7a>
 8017406:	2908      	cmp	r1, #8
 8017408:	d022      	beq.n	8017450 <HAL_TIM_OC_Start+0x94>
 801740a:	2341      	movs	r3, #65	; 0x41
 801740c:	5cc2      	ldrb	r2, [r0, r3]
 801740e:	2a01      	cmp	r2, #1
 8017410:	d0da      	beq.n	80173c8 <HAL_TIM_OC_Start+0xc>
    return HAL_ERROR;
 8017412:	2001      	movs	r0, #1
 8017414:	e00e      	b.n	8017434 <HAL_TIM_OC_Start+0x78>
    __HAL_TIM_MOE_ENABLE(htim);
 8017416:	2280      	movs	r2, #128	; 0x80
 8017418:	6c59      	ldr	r1, [r3, #68]	; 0x44
 801741a:	0212      	lsls	r2, r2, #8
 801741c:	430a      	orrs	r2, r1
 801741e:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8017420:	2207      	movs	r2, #7
 8017422:	6899      	ldr	r1, [r3, #8]
 8017424:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017426:	2a06      	cmp	r2, #6
 8017428:	d010      	beq.n	801744c <HAL_TIM_OC_Start+0x90>
    __HAL_TIM_ENABLE(htim);
 801742a:	2101      	movs	r1, #1
  return HAL_OK;
 801742c:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 801742e:	681a      	ldr	r2, [r3, #0]
 8017430:	430a      	orrs	r2, r1
 8017432:	601a      	str	r2, [r3, #0]
}
 8017434:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8017436:	233f      	movs	r3, #63	; 0x3f
 8017438:	5cc2      	ldrb	r2, [r0, r3]
 801743a:	2a01      	cmp	r2, #1
 801743c:	d0c4      	beq.n	80173c8 <HAL_TIM_OC_Start+0xc>
 801743e:	e7e8      	b.n	8017412 <HAL_TIM_OC_Start+0x56>
    __HAL_TIM_MOE_ENABLE(htim);
 8017440:	2280      	movs	r2, #128	; 0x80
 8017442:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8017444:	0212      	lsls	r2, r2, #8
 8017446:	430a      	orrs	r2, r1
 8017448:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801744a:	e7ee      	b.n	801742a <HAL_TIM_OC_Start+0x6e>
  return HAL_OK;
 801744c:	2000      	movs	r0, #0
 801744e:	e7f1      	b.n	8017434 <HAL_TIM_OC_Start+0x78>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8017450:	2340      	movs	r3, #64	; 0x40
 8017452:	5cc2      	ldrb	r2, [r0, r3]
 8017454:	2a01      	cmp	r2, #1
 8017456:	d0b7      	beq.n	80173c8 <HAL_TIM_OC_Start+0xc>
 8017458:	e7db      	b.n	8017412 <HAL_TIM_OC_Start+0x56>
 801745a:	46c0      	nop			; (mov r8, r8)
 801745c:	40012c00 	.word	0x40012c00
 8017460:	40014000 	.word	0x40014000
 8017464:	40014400 	.word	0x40014400
 8017468:	40014800 	.word	0x40014800
 801746c:	40000400 	.word	0x40000400

08017470 <HAL_TIM_OC_Stop>:
{
 8017470:	b530      	push	{r4, r5, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8017472:	251f      	movs	r5, #31
 8017474:	2401      	movs	r4, #1
 8017476:	400d      	ands	r5, r1
 8017478:	40ac      	lsls	r4, r5
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801747a:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 801747c:	6a1a      	ldr	r2, [r3, #32]
 801747e:	43a2      	bics	r2, r4
 8017480:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8017482:	6a1a      	ldr	r2, [r3, #32]
 8017484:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8017486:	4a1e      	ldr	r2, [pc, #120]	; (8017500 <HAL_TIM_OC_Stop+0x90>)
 8017488:	4293      	cmp	r3, r2
 801748a:	d017      	beq.n	80174bc <HAL_TIM_OC_Stop+0x4c>
 801748c:	4a1d      	ldr	r2, [pc, #116]	; (8017504 <HAL_TIM_OC_Stop+0x94>)
 801748e:	4293      	cmp	r3, r2
 8017490:	d014      	beq.n	80174bc <HAL_TIM_OC_Stop+0x4c>
 8017492:	4a1d      	ldr	r2, [pc, #116]	; (8017508 <HAL_TIM_OC_Stop+0x98>)
 8017494:	4293      	cmp	r3, r2
 8017496:	d011      	beq.n	80174bc <HAL_TIM_OC_Stop+0x4c>
 8017498:	4a1c      	ldr	r2, [pc, #112]	; (801750c <HAL_TIM_OC_Stop+0x9c>)
 801749a:	4293      	cmp	r3, r2
 801749c:	d00e      	beq.n	80174bc <HAL_TIM_OC_Stop+0x4c>
  __HAL_TIM_DISABLE(htim);
 801749e:	6a1c      	ldr	r4, [r3, #32]
 80174a0:	4a1b      	ldr	r2, [pc, #108]	; (8017510 <HAL_TIM_OC_Stop+0xa0>)
 80174a2:	4214      	tst	r4, r2
 80174a4:	d103      	bne.n	80174ae <HAL_TIM_OC_Stop+0x3e>
 80174a6:	6a1c      	ldr	r4, [r3, #32]
 80174a8:	4a1a      	ldr	r2, [pc, #104]	; (8017514 <HAL_TIM_OC_Stop+0xa4>)
 80174aa:	4214      	tst	r4, r2
 80174ac:	d01b      	beq.n	80174e6 <HAL_TIM_OC_Stop+0x76>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80174ae:	2900      	cmp	r1, #0
 80174b0:	d111      	bne.n	80174d6 <HAL_TIM_OC_Stop+0x66>
 80174b2:	233e      	movs	r3, #62	; 0x3e
 80174b4:	2201      	movs	r2, #1
 80174b6:	54c2      	strb	r2, [r0, r3]
}
 80174b8:	2000      	movs	r0, #0
 80174ba:	bd30      	pop	{r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 80174bc:	6a1c      	ldr	r4, [r3, #32]
 80174be:	4a14      	ldr	r2, [pc, #80]	; (8017510 <HAL_TIM_OC_Stop+0xa0>)
 80174c0:	4214      	tst	r4, r2
 80174c2:	d1ec      	bne.n	801749e <HAL_TIM_OC_Stop+0x2e>
 80174c4:	6a1c      	ldr	r4, [r3, #32]
 80174c6:	4a13      	ldr	r2, [pc, #76]	; (8017514 <HAL_TIM_OC_Stop+0xa4>)
 80174c8:	4214      	tst	r4, r2
 80174ca:	d1e8      	bne.n	801749e <HAL_TIM_OC_Stop+0x2e>
 80174cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80174ce:	4c12      	ldr	r4, [pc, #72]	; (8017518 <HAL_TIM_OC_Stop+0xa8>)
 80174d0:	4022      	ands	r2, r4
 80174d2:	645a      	str	r2, [r3, #68]	; 0x44
 80174d4:	e7e3      	b.n	801749e <HAL_TIM_OC_Stop+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80174d6:	2904      	cmp	r1, #4
 80174d8:	d00a      	beq.n	80174f0 <HAL_TIM_OC_Stop+0x80>
 80174da:	2908      	cmp	r1, #8
 80174dc:	d00c      	beq.n	80174f8 <HAL_TIM_OC_Stop+0x88>
 80174de:	2341      	movs	r3, #65	; 0x41
 80174e0:	2201      	movs	r2, #1
 80174e2:	54c2      	strb	r2, [r0, r3]
 80174e4:	e7e8      	b.n	80174b8 <HAL_TIM_OC_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 80174e6:	2401      	movs	r4, #1
 80174e8:	681a      	ldr	r2, [r3, #0]
 80174ea:	43a2      	bics	r2, r4
 80174ec:	601a      	str	r2, [r3, #0]
 80174ee:	e7de      	b.n	80174ae <HAL_TIM_OC_Stop+0x3e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80174f0:	233f      	movs	r3, #63	; 0x3f
 80174f2:	2201      	movs	r2, #1
 80174f4:	54c2      	strb	r2, [r0, r3]
 80174f6:	e7df      	b.n	80174b8 <HAL_TIM_OC_Stop+0x48>
 80174f8:	2340      	movs	r3, #64	; 0x40
 80174fa:	2201      	movs	r2, #1
 80174fc:	54c2      	strb	r2, [r0, r3]
 80174fe:	e7db      	b.n	80174b8 <HAL_TIM_OC_Stop+0x48>
 8017500:	40012c00 	.word	0x40012c00
 8017504:	40014000 	.word	0x40014000
 8017508:	40014400 	.word	0x40014400
 801750c:	40014800 	.word	0x40014800
 8017510:	00001111 	.word	0x00001111
 8017514:	00000444 	.word	0x00000444
 8017518:	ffff7fff 	.word	0xffff7fff

0801751c <HAL_TIM_OC_Start_IT>:
{
 801751c:	0003      	movs	r3, r0
 801751e:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8017520:	2900      	cmp	r1, #0
 8017522:	d123      	bne.n	801756c <HAL_TIM_OC_Start_IT+0x50>
 8017524:	223e      	movs	r2, #62	; 0x3e
 8017526:	5c80      	ldrb	r0, [r0, r2]
 8017528:	2801      	cmp	r0, #1
 801752a:	d128      	bne.n	801757e <HAL_TIM_OC_Start_IT+0x62>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801752c:	2002      	movs	r0, #2
 801752e:	5498      	strb	r0, [r3, r2]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8017530:	681b      	ldr	r3, [r3, #0]
 8017532:	68da      	ldr	r2, [r3, #12]
 8017534:	4302      	orrs	r2, r0
 8017536:	60da      	str	r2, [r3, #12]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8017538:	221f      	movs	r2, #31
 801753a:	4011      	ands	r1, r2
 801753c:	3a1e      	subs	r2, #30
 801753e:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8017540:	6a19      	ldr	r1, [r3, #32]
 8017542:	4391      	bics	r1, r2
 8017544:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8017546:	6a19      	ldr	r1, [r3, #32]
 8017548:	430a      	orrs	r2, r1
 801754a:	621a      	str	r2, [r3, #32]
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801754c:	4a26      	ldr	r2, [pc, #152]	; (80175e8 <HAL_TIM_OC_Start_IT+0xcc>)
 801754e:	4293      	cmp	r3, r2
 8017550:	d021      	beq.n	8017596 <HAL_TIM_OC_Start_IT+0x7a>
 8017552:	4a26      	ldr	r2, [pc, #152]	; (80175ec <HAL_TIM_OC_Start_IT+0xd0>)
 8017554:	4293      	cmp	r3, r2
 8017556:	d01e      	beq.n	8017596 <HAL_TIM_OC_Start_IT+0x7a>
 8017558:	4a25      	ldr	r2, [pc, #148]	; (80175f0 <HAL_TIM_OC_Start_IT+0xd4>)
 801755a:	4293      	cmp	r3, r2
 801755c:	d02b      	beq.n	80175b6 <HAL_TIM_OC_Start_IT+0x9a>
 801755e:	4a25      	ldr	r2, [pc, #148]	; (80175f4 <HAL_TIM_OC_Start_IT+0xd8>)
 8017560:	4293      	cmp	r3, r2
 8017562:	d028      	beq.n	80175b6 <HAL_TIM_OC_Start_IT+0x9a>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017564:	4a24      	ldr	r2, [pc, #144]	; (80175f8 <HAL_TIM_OC_Start_IT+0xdc>)
 8017566:	4293      	cmp	r3, r2
 8017568:	d11f      	bne.n	80175aa <HAL_TIM_OC_Start_IT+0x8e>
 801756a:	e019      	b.n	80175a0 <HAL_TIM_OC_Start_IT+0x84>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801756c:	2904      	cmp	r1, #4
 801756e:	d028      	beq.n	80175c2 <HAL_TIM_OC_Start_IT+0xa6>
 8017570:	2908      	cmp	r1, #8
 8017572:	d033      	beq.n	80175dc <HAL_TIM_OC_Start_IT+0xc0>
 8017574:	2241      	movs	r2, #65	; 0x41
 8017576:	5c84      	ldrb	r4, [r0, r2]
 8017578:	b2e0      	uxtb	r0, r4
 801757a:	2c01      	cmp	r4, #1
 801757c:	d001      	beq.n	8017582 <HAL_TIM_OC_Start_IT+0x66>
    return HAL_ERROR;
 801757e:	2001      	movs	r0, #1
}
 8017580:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8017582:	2402      	movs	r4, #2
 8017584:	549c      	strb	r4, [r3, r2]
  switch (Channel)
 8017586:	290c      	cmp	r1, #12
 8017588:	d1fa      	bne.n	8017580 <HAL_TIM_OC_Start_IT+0x64>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 801758a:	2010      	movs	r0, #16
 801758c:	681b      	ldr	r3, [r3, #0]
 801758e:	68da      	ldr	r2, [r3, #12]
 8017590:	4302      	orrs	r2, r0
 8017592:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8017594:	e7d0      	b.n	8017538 <HAL_TIM_OC_Start_IT+0x1c>
      __HAL_TIM_MOE_ENABLE(htim);
 8017596:	2280      	movs	r2, #128	; 0x80
 8017598:	6c59      	ldr	r1, [r3, #68]	; 0x44
 801759a:	0212      	lsls	r2, r2, #8
 801759c:	430a      	orrs	r2, r1
 801759e:	645a      	str	r2, [r3, #68]	; 0x44
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80175a0:	2207      	movs	r2, #7
 80175a2:	6899      	ldr	r1, [r3, #8]
 80175a4:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80175a6:	2a06      	cmp	r2, #6
 80175a8:	d016      	beq.n	80175d8 <HAL_TIM_OC_Start_IT+0xbc>
      __HAL_TIM_ENABLE(htim);
 80175aa:	2101      	movs	r1, #1
 80175ac:	681a      	ldr	r2, [r3, #0]
 80175ae:	2000      	movs	r0, #0
 80175b0:	430a      	orrs	r2, r1
 80175b2:	601a      	str	r2, [r3, #0]
 80175b4:	e7e4      	b.n	8017580 <HAL_TIM_OC_Start_IT+0x64>
      __HAL_TIM_MOE_ENABLE(htim);
 80175b6:	2280      	movs	r2, #128	; 0x80
 80175b8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80175ba:	0212      	lsls	r2, r2, #8
 80175bc:	430a      	orrs	r2, r1
 80175be:	645a      	str	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80175c0:	e7f3      	b.n	80175aa <HAL_TIM_OC_Start_IT+0x8e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80175c2:	223f      	movs	r2, #63	; 0x3f
 80175c4:	5c80      	ldrb	r0, [r0, r2]
 80175c6:	2801      	cmp	r0, #1
 80175c8:	d1d9      	bne.n	801757e <HAL_TIM_OC_Start_IT+0x62>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80175ca:	2002      	movs	r0, #2
 80175cc:	5498      	strb	r0, [r3, r2]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80175ce:	681b      	ldr	r3, [r3, #0]
 80175d0:	68da      	ldr	r2, [r3, #12]
 80175d2:	430a      	orrs	r2, r1
 80175d4:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 80175d6:	e7af      	b.n	8017538 <HAL_TIM_OC_Start_IT+0x1c>
 80175d8:	2000      	movs	r0, #0
 80175da:	e7d1      	b.n	8017580 <HAL_TIM_OC_Start_IT+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80175dc:	2240      	movs	r2, #64	; 0x40
 80175de:	5c80      	ldrb	r0, [r0, r2]
 80175e0:	2801      	cmp	r0, #1
 80175e2:	d0f2      	beq.n	80175ca <HAL_TIM_OC_Start_IT+0xae>
 80175e4:	e7cb      	b.n	801757e <HAL_TIM_OC_Start_IT+0x62>
 80175e6:	46c0      	nop			; (mov r8, r8)
 80175e8:	40012c00 	.word	0x40012c00
 80175ec:	40014000 	.word	0x40014000
 80175f0:	40014400 	.word	0x40014400
 80175f4:	40014800 	.word	0x40014800
 80175f8:	40000400 	.word	0x40000400

080175fc <HAL_TIM_PWM_MspInit>:
 80175fc:	4770      	bx	lr
 80175fe:	46c0      	nop			; (mov r8, r8)

08017600 <HAL_TIM_PWM_Start>:
 8017600:	b510      	push	{r4, lr}
 8017602:	f7ff fedb 	bl	80173bc <HAL_TIM_OC_Start>
 8017606:	bd10      	pop	{r4, pc}

08017608 <HAL_TIM_PWM_Stop>:
 8017608:	b510      	push	{r4, lr}
 801760a:	f7ff ff31 	bl	8017470 <HAL_TIM_OC_Stop>
 801760e:	bd10      	pop	{r4, pc}

08017610 <HAL_TIM_PWM_Start_IT>:
 8017610:	b510      	push	{r4, lr}
 8017612:	f7ff ff83 	bl	801751c <HAL_TIM_OC_Start_IT>
 8017616:	bd10      	pop	{r4, pc}

08017618 <HAL_TIM_IC_CaptureCallback>:
 8017618:	4770      	bx	lr
 801761a:	46c0      	nop			; (mov r8, r8)

0801761c <HAL_TIM_TriggerCallback>:
 801761c:	4770      	bx	lr
 801761e:	46c0      	nop			; (mov r8, r8)

08017620 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8017620:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8017622:	6803      	ldr	r3, [r0, #0]
{
 8017624:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8017626:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8017628:	691d      	ldr	r5, [r3, #16]
{
 801762a:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801762c:	422a      	tst	r2, r5
 801762e:	d001      	beq.n	8017634 <HAL_TIM_IRQHandler+0x14>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8017630:	4232      	tst	r2, r6
 8017632:	d15a      	bne.n	80176ea <HAL_TIM_IRQHandler+0xca>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8017634:	2304      	movs	r3, #4
 8017636:	422b      	tst	r3, r5
 8017638:	d001      	beq.n	801763e <HAL_TIM_IRQHandler+0x1e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801763a:	4233      	tst	r3, r6
 801763c:	d141      	bne.n	80176c2 <HAL_TIM_IRQHandler+0xa2>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801763e:	2308      	movs	r3, #8
 8017640:	422b      	tst	r3, r5
 8017642:	d001      	beq.n	8017648 <HAL_TIM_IRQHandler+0x28>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8017644:	4233      	tst	r3, r6
 8017646:	d12a      	bne.n	801769e <HAL_TIM_IRQHandler+0x7e>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8017648:	2310      	movs	r3, #16
 801764a:	422b      	tst	r3, r5
 801764c:	d001      	beq.n	8017652 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801764e:	4233      	tst	r3, r6
 8017650:	d114      	bne.n	801767c <HAL_TIM_IRQHandler+0x5c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8017652:	2301      	movs	r3, #1
 8017654:	422b      	tst	r3, r5
 8017656:	d001      	beq.n	801765c <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8017658:	4233      	tst	r3, r6
 801765a:	d15a      	bne.n	8017712 <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 801765c:	2380      	movs	r3, #128	; 0x80
 801765e:	422b      	tst	r3, r5
 8017660:	d001      	beq.n	8017666 <HAL_TIM_IRQHandler+0x46>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8017662:	4233      	tst	r3, r6
 8017664:	d15d      	bne.n	8017722 <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8017666:	2340      	movs	r3, #64	; 0x40
 8017668:	422b      	tst	r3, r5
 801766a:	d001      	beq.n	8017670 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801766c:	4233      	tst	r3, r6
 801766e:	d160      	bne.n	8017732 <HAL_TIM_IRQHandler+0x112>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8017670:	2320      	movs	r3, #32
 8017672:	422b      	tst	r3, r5
 8017674:	d001      	beq.n	801767a <HAL_TIM_IRQHandler+0x5a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8017676:	4233      	tst	r3, r6
 8017678:	d143      	bne.n	8017702 <HAL_TIM_IRQHandler+0xe2>
}
 801767a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801767c:	2211      	movs	r2, #17
 801767e:	6823      	ldr	r3, [r4, #0]
 8017680:	4252      	negs	r2, r2
 8017682:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8017684:	3219      	adds	r2, #25
 8017686:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8017688:	69da      	ldr	r2, [r3, #28]
 801768a:	23c0      	movs	r3, #192	; 0xc0
 801768c:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 801768e:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8017690:	421a      	tst	r2, r3
 8017692:	d062      	beq.n	801775a <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8017694:	f7ff ffc0 	bl	8017618 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8017698:	2300      	movs	r3, #0
 801769a:	7723      	strb	r3, [r4, #28]
 801769c:	e7d9      	b.n	8017652 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801769e:	2209      	movs	r2, #9
 80176a0:	6823      	ldr	r3, [r4, #0]
 80176a2:	4252      	negs	r2, r2
 80176a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80176a6:	320d      	adds	r2, #13
 80176a8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80176aa:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80176ac:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80176ae:	079b      	lsls	r3, r3, #30
 80176b0:	d150      	bne.n	8017754 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80176b2:	f7fd fdff 	bl	80152b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80176b6:	0020      	movs	r0, r4
 80176b8:	f7fe fa7a 	bl	8015bb0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80176bc:	2300      	movs	r3, #0
 80176be:	7723      	strb	r3, [r4, #28]
 80176c0:	e7c2      	b.n	8017648 <HAL_TIM_IRQHandler+0x28>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80176c2:	2205      	movs	r2, #5
 80176c4:	6823      	ldr	r3, [r4, #0]
 80176c6:	4252      	negs	r2, r2
 80176c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80176ca:	3207      	adds	r2, #7
 80176cc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80176ce:	699a      	ldr	r2, [r3, #24]
 80176d0:	23c0      	movs	r3, #192	; 0xc0
 80176d2:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80176d4:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80176d6:	421a      	tst	r2, r3
 80176d8:	d139      	bne.n	801774e <HAL_TIM_IRQHandler+0x12e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80176da:	f7fd fdeb 	bl	80152b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80176de:	0020      	movs	r0, r4
 80176e0:	f7fe fa66 	bl	8015bb0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80176e4:	2300      	movs	r3, #0
 80176e6:	7723      	strb	r3, [r4, #28]
 80176e8:	e7a9      	b.n	801763e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80176ea:	3a05      	subs	r2, #5
 80176ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80176ee:	3204      	adds	r2, #4
 80176f0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80176f2:	699b      	ldr	r3, [r3, #24]
 80176f4:	079b      	lsls	r3, r3, #30
 80176f6:	d024      	beq.n	8017742 <HAL_TIM_IRQHandler+0x122>
          HAL_TIM_IC_CaptureCallback(htim);
 80176f8:	f7ff ff8e 	bl	8017618 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80176fc:	2300      	movs	r3, #0
 80176fe:	7723      	strb	r3, [r4, #28]
 8017700:	e798      	b.n	8017634 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8017702:	2221      	movs	r2, #33	; 0x21
 8017704:	6823      	ldr	r3, [r4, #0]
 8017706:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8017708:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801770a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 801770c:	f000 fa02 	bl	8017b14 <HAL_TIMEx_CommutCallback>
}
 8017710:	e7b3      	b.n	801767a <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8017712:	2202      	movs	r2, #2
 8017714:	6823      	ldr	r3, [r4, #0]
 8017716:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8017718:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801771a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 801771c:	f7fe f90c 	bl	8015938 <HAL_TIM_PeriodElapsedCallback>
 8017720:	e79c      	b.n	801765c <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8017722:	2281      	movs	r2, #129	; 0x81
 8017724:	6823      	ldr	r3, [r4, #0]
 8017726:	4252      	negs	r2, r2
      HAL_TIMEx_BreakCallback(htim);
 8017728:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 801772a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 801772c:	f000 f9f4 	bl	8017b18 <HAL_TIMEx_BreakCallback>
 8017730:	e799      	b.n	8017666 <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8017732:	2241      	movs	r2, #65	; 0x41
 8017734:	6823      	ldr	r3, [r4, #0]
 8017736:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8017738:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801773a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 801773c:	f7ff ff6e 	bl	801761c <HAL_TIM_TriggerCallback>
 8017740:	e796      	b.n	8017670 <HAL_TIM_IRQHandler+0x50>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8017742:	f7fd fdb7 	bl	80152b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017746:	0020      	movs	r0, r4
 8017748:	f7fe fa32 	bl	8015bb0 <HAL_TIM_PWM_PulseFinishedCallback>
 801774c:	e7d6      	b.n	80176fc <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 801774e:	f7ff ff63 	bl	8017618 <HAL_TIM_IC_CaptureCallback>
 8017752:	e7c7      	b.n	80176e4 <HAL_TIM_IRQHandler+0xc4>
        HAL_TIM_IC_CaptureCallback(htim);
 8017754:	f7ff ff60 	bl	8017618 <HAL_TIM_IC_CaptureCallback>
 8017758:	e7b0      	b.n	80176bc <HAL_TIM_IRQHandler+0x9c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801775a:	f7fd fdab 	bl	80152b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801775e:	0020      	movs	r0, r4
 8017760:	f7fe fa26 	bl	8015bb0 <HAL_TIM_PWM_PulseFinishedCallback>
 8017764:	e798      	b.n	8017698 <HAL_TIM_IRQHandler+0x78>
 8017766:	46c0      	nop			; (mov r8, r8)

08017768 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8017768:	4a20      	ldr	r2, [pc, #128]	; (80177ec <TIM_Base_SetConfig+0x84>)
  tmpcr1 = TIMx->CR1;
 801776a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801776c:	4290      	cmp	r0, r2
 801776e:	d029      	beq.n	80177c4 <TIM_Base_SetConfig+0x5c>
 8017770:	4a1f      	ldr	r2, [pc, #124]	; (80177f0 <TIM_Base_SetConfig+0x88>)
 8017772:	4290      	cmp	r0, r2
 8017774:	d01d      	beq.n	80177b2 <TIM_Base_SetConfig+0x4a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8017776:	4a1f      	ldr	r2, [pc, #124]	; (80177f4 <TIM_Base_SetConfig+0x8c>)
 8017778:	4290      	cmp	r0, r2
 801777a:	d01e      	beq.n	80177ba <TIM_Base_SetConfig+0x52>
 801777c:	4a1e      	ldr	r2, [pc, #120]	; (80177f8 <TIM_Base_SetConfig+0x90>)
 801777e:	4290      	cmp	r0, r2
 8017780:	d024      	beq.n	80177cc <TIM_Base_SetConfig+0x64>
 8017782:	4a1e      	ldr	r2, [pc, #120]	; (80177fc <TIM_Base_SetConfig+0x94>)
 8017784:	4290      	cmp	r0, r2
 8017786:	d021      	beq.n	80177cc <TIM_Base_SetConfig+0x64>
 8017788:	4a1d      	ldr	r2, [pc, #116]	; (8017800 <TIM_Base_SetConfig+0x98>)
 801778a:	4290      	cmp	r0, r2
 801778c:	d01e      	beq.n	80177cc <TIM_Base_SetConfig+0x64>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801778e:	2280      	movs	r2, #128	; 0x80
 8017790:	4393      	bics	r3, r2
 8017792:	694a      	ldr	r2, [r1, #20]
 8017794:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8017796:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8017798:	688b      	ldr	r3, [r1, #8]
 801779a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 801779c:	680b      	ldr	r3, [r1, #0]
 801779e:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80177a0:	2301      	movs	r3, #1
 80177a2:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80177a4:	6902      	ldr	r2, [r0, #16]
 80177a6:	4213      	tst	r3, r2
 80177a8:	d002      	beq.n	80177b0 <TIM_Base_SetConfig+0x48>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80177aa:	6902      	ldr	r2, [r0, #16]
 80177ac:	439a      	bics	r2, r3
 80177ae:	6102      	str	r2, [r0, #16]
}
 80177b0:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80177b2:	2270      	movs	r2, #112	; 0x70
 80177b4:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80177b6:	684a      	ldr	r2, [r1, #4]
 80177b8:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80177ba:	4a12      	ldr	r2, [pc, #72]	; (8017804 <TIM_Base_SetConfig+0x9c>)
 80177bc:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80177be:	68ca      	ldr	r2, [r1, #12]
 80177c0:	4313      	orrs	r3, r2
 80177c2:	e7e4      	b.n	801778e <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80177c4:	2270      	movs	r2, #112	; 0x70
 80177c6:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80177c8:	684a      	ldr	r2, [r1, #4]
 80177ca:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80177cc:	4a0d      	ldr	r2, [pc, #52]	; (8017804 <TIM_Base_SetConfig+0x9c>)
 80177ce:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80177d0:	68ca      	ldr	r2, [r1, #12]
 80177d2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80177d4:	2280      	movs	r2, #128	; 0x80
 80177d6:	4393      	bics	r3, r2
 80177d8:	694a      	ldr	r2, [r1, #20]
 80177da:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80177dc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80177de:	688b      	ldr	r3, [r1, #8]
 80177e0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80177e2:	680b      	ldr	r3, [r1, #0]
 80177e4:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80177e6:	690b      	ldr	r3, [r1, #16]
 80177e8:	6303      	str	r3, [r0, #48]	; 0x30
 80177ea:	e7d9      	b.n	80177a0 <TIM_Base_SetConfig+0x38>
 80177ec:	40012c00 	.word	0x40012c00
 80177f0:	40000400 	.word	0x40000400
 80177f4:	40002000 	.word	0x40002000
 80177f8:	40014000 	.word	0x40014000
 80177fc:	40014400 	.word	0x40014400
 8017800:	40014800 	.word	0x40014800
 8017804:	fffffcff 	.word	0xfffffcff

08017808 <HAL_TIM_Base_Init>:
{
 8017808:	b570      	push	{r4, r5, r6, lr}
 801780a:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 801780c:	d026      	beq.n	801785c <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 801780e:	233d      	movs	r3, #61	; 0x3d
 8017810:	5cc3      	ldrb	r3, [r0, r3]
 8017812:	b2da      	uxtb	r2, r3
 8017814:	2b00      	cmp	r3, #0
 8017816:	d01c      	beq.n	8017852 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8017818:	2302      	movs	r3, #2
 801781a:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801781c:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 801781e:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8017820:	c901      	ldmia	r1!, {r0}
 8017822:	f7ff ffa1 	bl	8017768 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017826:	2301      	movs	r3, #1
 8017828:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 801782a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801782c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801782e:	3a08      	subs	r2, #8
 8017830:	54a3      	strb	r3, [r4, r2]
 8017832:	3201      	adds	r2, #1
 8017834:	54a3      	strb	r3, [r4, r2]
 8017836:	3201      	adds	r2, #1
 8017838:	54a3      	strb	r3, [r4, r2]
 801783a:	3201      	adds	r2, #1
 801783c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801783e:	3201      	adds	r2, #1
 8017840:	54a3      	strb	r3, [r4, r2]
 8017842:	3201      	adds	r2, #1
 8017844:	54a3      	strb	r3, [r4, r2]
 8017846:	3201      	adds	r2, #1
 8017848:	54a3      	strb	r3, [r4, r2]
 801784a:	3201      	adds	r2, #1
 801784c:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 801784e:	5563      	strb	r3, [r4, r5]
}
 8017850:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8017852:	333c      	adds	r3, #60	; 0x3c
 8017854:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8017856:	f7fb fdaf 	bl	80133b8 <HAL_TIM_Base_MspInit>
 801785a:	e7dd      	b.n	8017818 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 801785c:	2001      	movs	r0, #1
 801785e:	e7f7      	b.n	8017850 <HAL_TIM_Base_Init+0x48>

08017860 <HAL_TIM_OC_Init>:
{
 8017860:	b570      	push	{r4, r5, r6, lr}
 8017862:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8017864:	d026      	beq.n	80178b4 <HAL_TIM_OC_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8017866:	233d      	movs	r3, #61	; 0x3d
 8017868:	5cc3      	ldrb	r3, [r0, r3]
 801786a:	b2da      	uxtb	r2, r3
 801786c:	2b00      	cmp	r3, #0
 801786e:	d01c      	beq.n	80178aa <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8017870:	2302      	movs	r3, #2
 8017872:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8017874:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8017876:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8017878:	c901      	ldmia	r1!, {r0}
 801787a:	f7ff ff75 	bl	8017768 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801787e:	2301      	movs	r3, #1
 8017880:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 8017882:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017884:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017886:	3a08      	subs	r2, #8
 8017888:	54a3      	strb	r3, [r4, r2]
 801788a:	3201      	adds	r2, #1
 801788c:	54a3      	strb	r3, [r4, r2]
 801788e:	3201      	adds	r2, #1
 8017890:	54a3      	strb	r3, [r4, r2]
 8017892:	3201      	adds	r2, #1
 8017894:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017896:	3201      	adds	r2, #1
 8017898:	54a3      	strb	r3, [r4, r2]
 801789a:	3201      	adds	r2, #1
 801789c:	54a3      	strb	r3, [r4, r2]
 801789e:	3201      	adds	r2, #1
 80178a0:	54a3      	strb	r3, [r4, r2]
 80178a2:	3201      	adds	r2, #1
 80178a4:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80178a6:	5563      	strb	r3, [r4, r5]
}
 80178a8:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80178aa:	333c      	adds	r3, #60	; 0x3c
 80178ac:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_OC_MspInit(htim);
 80178ae:	f7fb fd65 	bl	801337c <HAL_TIM_OC_MspInit>
 80178b2:	e7dd      	b.n	8017870 <HAL_TIM_OC_Init+0x10>
    return HAL_ERROR;
 80178b4:	2001      	movs	r0, #1
 80178b6:	e7f7      	b.n	80178a8 <HAL_TIM_OC_Init+0x48>

080178b8 <HAL_TIM_PWM_Init>:
{
 80178b8:	b570      	push	{r4, r5, r6, lr}
 80178ba:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80178bc:	d026      	beq.n	801790c <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 80178be:	233d      	movs	r3, #61	; 0x3d
 80178c0:	5cc3      	ldrb	r3, [r0, r3]
 80178c2:	b2da      	uxtb	r2, r3
 80178c4:	2b00      	cmp	r3, #0
 80178c6:	d01c      	beq.n	8017902 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80178c8:	2302      	movs	r3, #2
 80178ca:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80178cc:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80178ce:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80178d0:	c901      	ldmia	r1!, {r0}
 80178d2:	f7ff ff49 	bl	8017768 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80178d6:	2301      	movs	r3, #1
 80178d8:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 80178da:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80178dc:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80178de:	3a08      	subs	r2, #8
 80178e0:	54a3      	strb	r3, [r4, r2]
 80178e2:	3201      	adds	r2, #1
 80178e4:	54a3      	strb	r3, [r4, r2]
 80178e6:	3201      	adds	r2, #1
 80178e8:	54a3      	strb	r3, [r4, r2]
 80178ea:	3201      	adds	r2, #1
 80178ec:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80178ee:	3201      	adds	r2, #1
 80178f0:	54a3      	strb	r3, [r4, r2]
 80178f2:	3201      	adds	r2, #1
 80178f4:	54a3      	strb	r3, [r4, r2]
 80178f6:	3201      	adds	r2, #1
 80178f8:	54a3      	strb	r3, [r4, r2]
 80178fa:	3201      	adds	r2, #1
 80178fc:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80178fe:	5563      	strb	r3, [r4, r5]
}
 8017900:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8017902:	333c      	adds	r3, #60	; 0x3c
 8017904:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8017906:	f7ff fe79 	bl	80175fc <HAL_TIM_PWM_MspInit>
 801790a:	e7dd      	b.n	80178c8 <HAL_TIM_PWM_Init+0x10>
    return HAL_ERROR;
 801790c:	2001      	movs	r0, #1
 801790e:	e7f7      	b.n	8017900 <HAL_TIM_PWM_Init+0x48>

08017910 <TIM_OC2_SetConfig>:
{
 8017910:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8017912:	2410      	movs	r4, #16
  tmpccer = TIMx->CCER;
 8017914:	6a02      	ldr	r2, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8017916:	6a03      	ldr	r3, [r0, #32]
 8017918:	43a3      	bics	r3, r4
 801791a:	6203      	str	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801791c:	4c16      	ldr	r4, [pc, #88]	; (8017978 <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 801791e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8017920:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8017922:	4025      	ands	r5, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8017924:	680c      	ldr	r4, [r1, #0]
 8017926:	0224      	lsls	r4, r4, #8
 8017928:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 801792a:	2420      	movs	r4, #32
 801792c:	43a2      	bics	r2, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801792e:	688c      	ldr	r4, [r1, #8]
 8017930:	0124      	lsls	r4, r4, #4
 8017932:	4322      	orrs	r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8017934:	4c11      	ldr	r4, [pc, #68]	; (801797c <TIM_OC2_SetConfig+0x6c>)
 8017936:	42a0      	cmp	r0, r4
 8017938:	d015      	beq.n	8017966 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801793a:	4c11      	ldr	r4, [pc, #68]	; (8017980 <TIM_OC2_SetConfig+0x70>)
 801793c:	42a0      	cmp	r0, r4
 801793e:	d005      	beq.n	801794c <TIM_OC2_SetConfig+0x3c>
 8017940:	4c10      	ldr	r4, [pc, #64]	; (8017984 <TIM_OC2_SetConfig+0x74>)
 8017942:	42a0      	cmp	r0, r4
 8017944:	d002      	beq.n	801794c <TIM_OC2_SetConfig+0x3c>
 8017946:	4c10      	ldr	r4, [pc, #64]	; (8017988 <TIM_OC2_SetConfig+0x78>)
 8017948:	42a0      	cmp	r0, r4
 801794a:	d106      	bne.n	801795a <TIM_OC2_SetConfig+0x4a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801794c:	4c0f      	ldr	r4, [pc, #60]	; (801798c <TIM_OC2_SetConfig+0x7c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801794e:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8017950:	401c      	ands	r4, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8017952:	698b      	ldr	r3, [r1, #24]
 8017954:	4333      	orrs	r3, r6
 8017956:	009b      	lsls	r3, r3, #2
 8017958:	4323      	orrs	r3, r4
  TIMx->CR2 = tmpcr2;
 801795a:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 801795c:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 801795e:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8017960:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8017962:	6202      	str	r2, [r0, #32]
}
 8017964:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 8017966:	2480      	movs	r4, #128	; 0x80
 8017968:	43a2      	bics	r2, r4
 801796a:	0014      	movs	r4, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801796c:	68ca      	ldr	r2, [r1, #12]
 801796e:	0112      	lsls	r2, r2, #4
 8017970:	4322      	orrs	r2, r4
    tmpccer &= ~TIM_CCER_CC2NE;
 8017972:	2440      	movs	r4, #64	; 0x40
 8017974:	43a2      	bics	r2, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8017976:	e7e9      	b.n	801794c <TIM_OC2_SetConfig+0x3c>
 8017978:	ffff8cff 	.word	0xffff8cff
 801797c:	40012c00 	.word	0x40012c00
 8017980:	40014000 	.word	0x40014000
 8017984:	40014400 	.word	0x40014400
 8017988:	40014800 	.word	0x40014800
 801798c:	fffff3ff 	.word	0xfffff3ff

08017990 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8017990:	233c      	movs	r3, #60	; 0x3c
{
 8017992:	b510      	push	{r4, lr}
 8017994:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8017996:	5cc0      	ldrb	r0, [r0, r3]
 8017998:	2801      	cmp	r0, #1
 801799a:	d022      	beq.n	80179e2 <HAL_TIM_OC_ConfigChannel+0x52>
 801799c:	2001      	movs	r0, #1
 801799e:	54e0      	strb	r0, [r4, r3]
  switch (Channel)
 80179a0:	2a08      	cmp	r2, #8
 80179a2:	d014      	beq.n	80179ce <HAL_TIM_OC_ConfigChannel+0x3e>
 80179a4:	d80b      	bhi.n	80179be <HAL_TIM_OC_ConfigChannel+0x2e>
 80179a6:	2a00      	cmp	r2, #0
 80179a8:	d016      	beq.n	80179d8 <HAL_TIM_OC_ConfigChannel+0x48>
 80179aa:	2a04      	cmp	r2, #4
 80179ac:	d103      	bne.n	80179b6 <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80179ae:	6820      	ldr	r0, [r4, #0]
 80179b0:	f7ff ffae 	bl	8017910 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80179b4:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 80179b6:	233c      	movs	r3, #60	; 0x3c
 80179b8:	2200      	movs	r2, #0
 80179ba:	54e2      	strb	r2, [r4, r3]
}
 80179bc:	bd10      	pop	{r4, pc}
  switch (Channel)
 80179be:	2001      	movs	r0, #1
 80179c0:	2a0c      	cmp	r2, #12
 80179c2:	d1f8      	bne.n	80179b6 <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80179c4:	6820      	ldr	r0, [r4, #0]
 80179c6:	f7ff fc67 	bl	8017298 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80179ca:	2000      	movs	r0, #0
      break;
 80179cc:	e7f3      	b.n	80179b6 <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80179ce:	6820      	ldr	r0, [r4, #0]
 80179d0:	f7ff fc1c 	bl	801720c <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80179d4:	2000      	movs	r0, #0
      break;
 80179d6:	e7ee      	b.n	80179b6 <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80179d8:	6820      	ldr	r0, [r4, #0]
 80179da:	f7ff fbdf 	bl	801719c <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80179de:	2000      	movs	r0, #0
      break;
 80179e0:	e7e9      	b.n	80179b6 <HAL_TIM_OC_ConfigChannel+0x26>
  __HAL_LOCK(htim);
 80179e2:	2002      	movs	r0, #2
 80179e4:	e7ea      	b.n	80179bc <HAL_TIM_OC_ConfigChannel+0x2c>
 80179e6:	46c0      	nop			; (mov r8, r8)

080179e8 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80179e8:	233c      	movs	r3, #60	; 0x3c
{
 80179ea:	b570      	push	{r4, r5, r6, lr}
 80179ec:	0014      	movs	r4, r2
  __HAL_LOCK(htim);
 80179ee:	5cc2      	ldrb	r2, [r0, r3]
{
 80179f0:	0005      	movs	r5, r0
 80179f2:	000e      	movs	r6, r1
  __HAL_LOCK(htim);
 80179f4:	2a01      	cmp	r2, #1
 80179f6:	d05a      	beq.n	8017aae <HAL_TIM_PWM_ConfigChannel+0xc6>
 80179f8:	2201      	movs	r2, #1
 80179fa:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 80179fc:	2c08      	cmp	r4, #8
 80179fe:	d045      	beq.n	8017a8c <HAL_TIM_PWM_ConfigChannel+0xa4>
 8017a00:	d81a      	bhi.n	8017a38 <HAL_TIM_PWM_ConfigChannel+0x50>
 8017a02:	2c00      	cmp	r4, #0
 8017a04:	d030      	beq.n	8017a68 <HAL_TIM_PWM_ConfigChannel+0x80>
 8017a06:	2c04      	cmp	r4, #4
 8017a08:	d12c      	bne.n	8017a64 <HAL_TIM_PWM_ConfigChannel+0x7c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8017a0a:	6800      	ldr	r0, [r0, #0]
 8017a0c:	f7ff ff80 	bl	8017910 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8017a10:	2280      	movs	r2, #128	; 0x80
  HAL_StatusTypeDef status = HAL_OK;
 8017a12:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8017a14:	682b      	ldr	r3, [r5, #0]
 8017a16:	0112      	lsls	r2, r2, #4
 8017a18:	6999      	ldr	r1, [r3, #24]
 8017a1a:	430a      	orrs	r2, r1
 8017a1c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8017a1e:	699a      	ldr	r2, [r3, #24]
 8017a20:	4924      	ldr	r1, [pc, #144]	; (8017ab4 <HAL_TIM_PWM_ConfigChannel+0xcc>)
 8017a22:	400a      	ands	r2, r1
 8017a24:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8017a26:	6932      	ldr	r2, [r6, #16]
 8017a28:	6999      	ldr	r1, [r3, #24]
 8017a2a:	0212      	lsls	r2, r2, #8
 8017a2c:	430a      	orrs	r2, r1
 8017a2e:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8017a30:	233c      	movs	r3, #60	; 0x3c
 8017a32:	2200      	movs	r2, #0
 8017a34:	54ea      	strb	r2, [r5, r3]
}
 8017a36:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8017a38:	2c0c      	cmp	r4, #12
 8017a3a:	d113      	bne.n	8017a64 <HAL_TIM_PWM_ConfigChannel+0x7c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8017a3c:	6800      	ldr	r0, [r0, #0]
 8017a3e:	f7ff fc2b 	bl	8017298 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8017a42:	2280      	movs	r2, #128	; 0x80
 8017a44:	682b      	ldr	r3, [r5, #0]
 8017a46:	0112      	lsls	r2, r2, #4
 8017a48:	69d9      	ldr	r1, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8017a4a:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8017a4c:	430a      	orrs	r2, r1
 8017a4e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8017a50:	69da      	ldr	r2, [r3, #28]
 8017a52:	4918      	ldr	r1, [pc, #96]	; (8017ab4 <HAL_TIM_PWM_ConfigChannel+0xcc>)
 8017a54:	400a      	ands	r2, r1
 8017a56:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8017a58:	6932      	ldr	r2, [r6, #16]
 8017a5a:	69d9      	ldr	r1, [r3, #28]
 8017a5c:	0212      	lsls	r2, r2, #8
 8017a5e:	430a      	orrs	r2, r1
 8017a60:	61da      	str	r2, [r3, #28]
      break;
 8017a62:	e7e5      	b.n	8017a30 <HAL_TIM_PWM_ConfigChannel+0x48>
  switch (Channel)
 8017a64:	2001      	movs	r0, #1
 8017a66:	e7e3      	b.n	8017a30 <HAL_TIM_PWM_ConfigChannel+0x48>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8017a68:	6800      	ldr	r0, [r0, #0]
 8017a6a:	f7ff fb97 	bl	801719c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8017a6e:	2108      	movs	r1, #8
 8017a70:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8017a72:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8017a74:	699a      	ldr	r2, [r3, #24]
 8017a76:	430a      	orrs	r2, r1
 8017a78:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8017a7a:	699a      	ldr	r2, [r3, #24]
 8017a7c:	3904      	subs	r1, #4
 8017a7e:	438a      	bics	r2, r1
 8017a80:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8017a82:	699a      	ldr	r2, [r3, #24]
 8017a84:	6931      	ldr	r1, [r6, #16]
 8017a86:	430a      	orrs	r2, r1
 8017a88:	619a      	str	r2, [r3, #24]
      break;
 8017a8a:	e7d1      	b.n	8017a30 <HAL_TIM_PWM_ConfigChannel+0x48>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8017a8c:	6800      	ldr	r0, [r0, #0]
 8017a8e:	f7ff fbbd 	bl	801720c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8017a92:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8017a94:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8017a96:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8017a98:	69da      	ldr	r2, [r3, #28]
 8017a9a:	4314      	orrs	r4, r2
 8017a9c:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8017a9e:	69da      	ldr	r2, [r3, #28]
 8017aa0:	438a      	bics	r2, r1
 8017aa2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8017aa4:	69da      	ldr	r2, [r3, #28]
 8017aa6:	6931      	ldr	r1, [r6, #16]
 8017aa8:	430a      	orrs	r2, r1
 8017aaa:	61da      	str	r2, [r3, #28]
      break;
 8017aac:	e7c0      	b.n	8017a30 <HAL_TIM_PWM_ConfigChannel+0x48>
  __HAL_LOCK(htim);
 8017aae:	2002      	movs	r0, #2
 8017ab0:	e7c1      	b.n	8017a36 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8017ab2:	46c0      	nop			; (mov r8, r8)
 8017ab4:	fffffbff 	.word	0xfffffbff

08017ab8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8017ab8:	233c      	movs	r3, #60	; 0x3c
{
 8017aba:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8017abc:	5cc3      	ldrb	r3, [r0, r3]
 8017abe:	2b01      	cmp	r3, #1
 8017ac0:	d020      	beq.n	8017b04 <HAL_TIMEx_MasterConfigSynchronization+0x4c>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8017ac2:	233d      	movs	r3, #61	; 0x3d
 8017ac4:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8017ac6:	2570      	movs	r5, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8017ac8:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 8017aca:	6803      	ldr	r3, [r0, #0]
 8017acc:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8017ace:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8017ad0:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8017ad2:	680d      	ldr	r5, [r1, #0]
 8017ad4:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8017ad6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017ad8:	4a0b      	ldr	r2, [pc, #44]	; (8017b08 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 8017ada:	4293      	cmp	r3, r2
 8017adc:	d005      	beq.n	8017aea <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8017ade:	4a0b      	ldr	r2, [pc, #44]	; (8017b0c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8017ae0:	4293      	cmp	r3, r2
 8017ae2:	d002      	beq.n	8017aea <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8017ae4:	4a0a      	ldr	r2, [pc, #40]	; (8017b10 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8017ae6:	4293      	cmp	r3, r2
 8017ae8:	d104      	bne.n	8017af4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8017aea:	2280      	movs	r2, #128	; 0x80
 8017aec:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8017aee:	684a      	ldr	r2, [r1, #4]
 8017af0:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8017af2:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8017af4:	233d      	movs	r3, #61	; 0x3d
 8017af6:	2201      	movs	r2, #1
 8017af8:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8017afa:	2200      	movs	r2, #0
 8017afc:	3b01      	subs	r3, #1
 8017afe:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8017b00:	2000      	movs	r0, #0
}
 8017b02:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8017b04:	2002      	movs	r0, #2
 8017b06:	e7fc      	b.n	8017b02 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8017b08:	40012c00 	.word	0x40012c00
 8017b0c:	40000400 	.word	0x40000400
 8017b10:	40014000 	.word	0x40014000

08017b14 <HAL_TIMEx_CommutCallback>:
 8017b14:	4770      	bx	lr
 8017b16:	46c0      	nop			; (mov r8, r8)

08017b18 <HAL_TIMEx_BreakCallback>:
 8017b18:	4770      	bx	lr
 8017b1a:	46c0      	nop			; (mov r8, r8)

08017b1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8017b1c:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017b1e:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017b22:	2201      	movs	r2, #1
 8017b24:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8017b28:	6801      	ldr	r1, [r0, #0]
 8017b2a:	4d12      	ldr	r5, [pc, #72]	; (8017b74 <UART_EndRxTransfer+0x58>)
 8017b2c:	680b      	ldr	r3, [r1, #0]
 8017b2e:	402b      	ands	r3, r5
 8017b30:	600b      	str	r3, [r1, #0]
 8017b32:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017b36:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017b3a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017b3e:	6801      	ldr	r1, [r0, #0]
 8017b40:	688b      	ldr	r3, [r1, #8]
 8017b42:	4393      	bics	r3, r2
 8017b44:	608b      	str	r3, [r1, #8]
 8017b46:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017b4a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8017b4c:	2b01      	cmp	r3, #1
 8017b4e:	d10a      	bne.n	8017b66 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017b50:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017b54:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017b58:	2410      	movs	r4, #16
 8017b5a:	6802      	ldr	r2, [r0, #0]
 8017b5c:	6813      	ldr	r3, [r2, #0]
 8017b5e:	43a3      	bics	r3, r4
 8017b60:	6013      	str	r3, [r2, #0]
 8017b62:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8017b66:	2380      	movs	r3, #128	; 0x80
 8017b68:	2220      	movs	r2, #32
 8017b6a:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017b6c:	2300      	movs	r3, #0
 8017b6e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8017b70:	6683      	str	r3, [r0, #104]	; 0x68
}
 8017b72:	bd30      	pop	{r4, r5, pc}
 8017b74:	fffffedf 	.word	0xfffffedf

08017b78 <HAL_UART_TxCpltCallback>:
 8017b78:	4770      	bx	lr
 8017b7a:	46c0      	nop			; (mov r8, r8)

08017b7c <HAL_UART_ErrorCallback>:
 8017b7c:	4770      	bx	lr
 8017b7e:	46c0      	nop			; (mov r8, r8)

08017b80 <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 8017b80:	2300      	movs	r3, #0
 8017b82:	225a      	movs	r2, #90	; 0x5a
{
 8017b84:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8017b86:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8017b88:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8017b8a:	3a08      	subs	r2, #8
 8017b8c:	5283      	strh	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8017b8e:	f7ff fff5 	bl	8017b7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017b92:	bd10      	pop	{r4, pc}

08017b94 <HAL_UARTEx_RxEventCallback>:
}
 8017b94:	4770      	bx	lr
 8017b96:	46c0      	nop			; (mov r8, r8)

08017b98 <HAL_UART_IRQHandler>:
{
 8017b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b9a:	46ce      	mov	lr, r9
 8017b9c:	4647      	mov	r7, r8
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8017b9e:	6802      	ldr	r2, [r0, #0]
{
 8017ba0:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8017ba2:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8017ba4:	48ab      	ldr	r0, [pc, #684]	; (8017e54 <HAL_UART_IRQHandler+0x2bc>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8017ba6:	6811      	ldr	r1, [r2, #0]
{
 8017ba8:	b580      	push	{r7, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8017baa:	6895      	ldr	r5, [r2, #8]
  if (errorflags == 0U)
 8017bac:	4203      	tst	r3, r0
 8017bae:	d000      	beq.n	8017bb2 <HAL_UART_IRQHandler+0x1a>
 8017bb0:	e077      	b.n	8017ca2 <HAL_UART_IRQHandler+0x10a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8017bb2:	2020      	movs	r0, #32
 8017bb4:	4218      	tst	r0, r3
 8017bb6:	d002      	beq.n	8017bbe <HAL_UART_IRQHandler+0x26>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8017bb8:	4208      	tst	r0, r1
 8017bba:	d000      	beq.n	8017bbe <HAL_UART_IRQHandler+0x26>
 8017bbc:	e0e6      	b.n	8017d8c <HAL_UART_IRQHandler+0x1f4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017bbe:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8017bc0:	2801      	cmp	r0, #1
 8017bc2:	d014      	beq.n	8017bee <HAL_UART_IRQHandler+0x56>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8017bc4:	2280      	movs	r2, #128	; 0x80
 8017bc6:	421a      	tst	r2, r3
 8017bc8:	d109      	bne.n	8017bde <HAL_UART_IRQHandler+0x46>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8017bca:	2240      	movs	r2, #64	; 0x40
 8017bcc:	421a      	tst	r2, r3
 8017bce:	d002      	beq.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
 8017bd0:	420a      	tst	r2, r1
 8017bd2:	d000      	beq.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
 8017bd4:	e0df      	b.n	8017d96 <HAL_UART_IRQHandler+0x1fe>
}
 8017bd6:	bcc0      	pop	{r6, r7}
 8017bd8:	46b9      	mov	r9, r7
 8017bda:	46b0      	mov	r8, r6
 8017bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8017bde:	420a      	tst	r2, r1
 8017be0:	d0f3      	beq.n	8017bca <HAL_UART_IRQHandler+0x32>
    if (huart->TxISR != NULL)
 8017be2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	d0f6      	beq.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 8017be8:	0020      	movs	r0, r4
 8017bea:	4798      	blx	r3
 8017bec:	e7f3      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8017bee:	2510      	movs	r5, #16
 8017bf0:	421d      	tst	r5, r3
 8017bf2:	d0e7      	beq.n	8017bc4 <HAL_UART_IRQHandler+0x2c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8017bf4:	420d      	tst	r5, r1
 8017bf6:	d0e5      	beq.n	8017bc4 <HAL_UART_IRQHandler+0x2c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017bf8:	2340      	movs	r3, #64	; 0x40
 8017bfa:	001e      	movs	r6, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017bfc:	6215      	str	r5, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017bfe:	6892      	ldr	r2, [r2, #8]
 8017c00:	4016      	ands	r6, r2
 8017c02:	4213      	tst	r3, r2
 8017c04:	d100      	bne.n	8017c08 <HAL_UART_IRQHandler+0x70>
 8017c06:	e0e4      	b.n	8017dd2 <HAL_UART_IRQHandler+0x23a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8017c08:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8017c0a:	6832      	ldr	r2, [r6, #0]
 8017c0c:	6852      	ldr	r2, [r2, #4]
 8017c0e:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8017c10:	2a00      	cmp	r2, #0
 8017c12:	d0e0      	beq.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8017c14:	2158      	movs	r1, #88	; 0x58
 8017c16:	4688      	mov	r8, r1
 8017c18:	5a61      	ldrh	r1, [r4, r1]
 8017c1a:	4291      	cmp	r1, r2
 8017c1c:	d9db      	bls.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 8017c1e:	275a      	movs	r7, #90	; 0x5a
 8017c20:	53e2      	strh	r2, [r4, r7]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8017c22:	69b2      	ldr	r2, [r6, #24]
 8017c24:	2a20      	cmp	r2, #32
 8017c26:	d032      	beq.n	8017c8e <HAL_UART_IRQHandler+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017c28:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017c2c:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8017c30:	6821      	ldr	r1, [r4, #0]
 8017c32:	4f89      	ldr	r7, [pc, #548]	; (8017e58 <HAL_UART_IRQHandler+0x2c0>)
 8017c34:	680a      	ldr	r2, [r1, #0]
 8017c36:	403a      	ands	r2, r7
 8017c38:	600a      	str	r2, [r1, #0]
 8017c3a:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017c3e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017c42:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017c46:	6821      	ldr	r1, [r4, #0]
 8017c48:	688a      	ldr	r2, [r1, #8]
 8017c4a:	4382      	bics	r2, r0
 8017c4c:	608a      	str	r2, [r1, #8]
 8017c4e:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017c52:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017c56:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8017c5a:	6821      	ldr	r1, [r4, #0]
 8017c5c:	688a      	ldr	r2, [r1, #8]
 8017c5e:	439a      	bics	r2, r3
 8017c60:	608a      	str	r2, [r1, #8]
 8017c62:	f386 8810 	msr	PRIMASK, r6
          huart->RxState = HAL_UART_STATE_READY;
 8017c66:	2220      	movs	r2, #32
 8017c68:	3340      	adds	r3, #64	; 0x40
 8017c6a:	50e2      	str	r2, [r4, r3]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017c6c:	2300      	movs	r3, #0
 8017c6e:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017c70:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017c74:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017c78:	6822      	ldr	r2, [r4, #0]
 8017c7a:	6813      	ldr	r3, [r2, #0]
 8017c7c:	43ab      	bics	r3, r5
 8017c7e:	6013      	str	r3, [r2, #0]
 8017c80:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8017c84:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017c86:	f7fe fcaf 	bl	80165e8 <HAL_DMA_Abort>
 8017c8a:	4643      	mov	r3, r8
 8017c8c:	5ae1      	ldrh	r1, [r4, r3]
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8017c8e:	2302      	movs	r3, #2
 8017c90:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8017c92:	3358      	adds	r3, #88	; 0x58
 8017c94:	5ae3      	ldrh	r3, [r4, r3]
 8017c96:	0020      	movs	r0, r4
 8017c98:	1ac9      	subs	r1, r1, r3
 8017c9a:	b289      	uxth	r1, r1
 8017c9c:	f7ff ff7a 	bl	8017b94 <HAL_UARTEx_RxEventCallback>
 8017ca0:	e799      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8017ca2:	2601      	movs	r6, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8017ca4:	486d      	ldr	r0, [pc, #436]	; (8017e5c <HAL_UART_IRQHandler+0x2c4>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8017ca6:	4035      	ands	r5, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8017ca8:	4008      	ands	r0, r1
 8017caa:	4328      	orrs	r0, r5
 8017cac:	d100      	bne.n	8017cb0 <HAL_UART_IRQHandler+0x118>
 8017cae:	e786      	b.n	8017bbe <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8017cb0:	421e      	tst	r6, r3
 8017cb2:	d006      	beq.n	8017cc2 <HAL_UART_IRQHandler+0x12a>
 8017cb4:	05c8      	lsls	r0, r1, #23
 8017cb6:	d504      	bpl.n	8017cc2 <HAL_UART_IRQHandler+0x12a>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8017cb8:	2784      	movs	r7, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8017cba:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8017cbc:	59e0      	ldr	r0, [r4, r7]
 8017cbe:	4306      	orrs	r6, r0
 8017cc0:	51e6      	str	r6, [r4, r7]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8017cc2:	2002      	movs	r0, #2
 8017cc4:	4218      	tst	r0, r3
 8017cc6:	d055      	beq.n	8017d74 <HAL_UART_IRQHandler+0x1dc>
 8017cc8:	2d00      	cmp	r5, #0
 8017cca:	d007      	beq.n	8017cdc <HAL_UART_IRQHandler+0x144>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8017ccc:	2784      	movs	r7, #132	; 0x84
 8017cce:	2604      	movs	r6, #4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8017cd0:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8017cd2:	59e0      	ldr	r0, [r4, r7]
 8017cd4:	4330      	orrs	r0, r6
 8017cd6:	51e0      	str	r0, [r4, r7]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8017cd8:	421e      	tst	r6, r3
 8017cda:	d14f      	bne.n	8017d7c <HAL_UART_IRQHandler+0x1e4>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8017cdc:	2608      	movs	r6, #8
 8017cde:	421e      	tst	r6, r3
 8017ce0:	d008      	beq.n	8017cf4 <HAL_UART_IRQHandler+0x15c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8017ce2:	2020      	movs	r0, #32
 8017ce4:	4008      	ands	r0, r1
 8017ce6:	4305      	orrs	r5, r0
 8017ce8:	d004      	beq.n	8017cf4 <HAL_UART_IRQHandler+0x15c>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8017cea:	2584      	movs	r5, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8017cec:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8017cee:	5960      	ldr	r0, [r4, r5]
 8017cf0:	4306      	orrs	r6, r0
 8017cf2:	5166      	str	r6, [r4, r5]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8017cf4:	2080      	movs	r0, #128	; 0x80
 8017cf6:	0100      	lsls	r0, r0, #4
 8017cf8:	4203      	tst	r3, r0
 8017cfa:	d007      	beq.n	8017d0c <HAL_UART_IRQHandler+0x174>
 8017cfc:	014d      	lsls	r5, r1, #5
 8017cfe:	d505      	bpl.n	8017d0c <HAL_UART_IRQHandler+0x174>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8017d00:	2584      	movs	r5, #132	; 0x84
 8017d02:	2620      	movs	r6, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8017d04:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8017d06:	5960      	ldr	r0, [r4, r5]
 8017d08:	4330      	orrs	r0, r6
 8017d0a:	5160      	str	r0, [r4, r5]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8017d0c:	2084      	movs	r0, #132	; 0x84
 8017d0e:	5820      	ldr	r0, [r4, r0]
 8017d10:	2800      	cmp	r0, #0
 8017d12:	d100      	bne.n	8017d16 <HAL_UART_IRQHandler+0x17e>
 8017d14:	e75f      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8017d16:	2020      	movs	r0, #32
 8017d18:	4218      	tst	r0, r3
 8017d1a:	d001      	beq.n	8017d20 <HAL_UART_IRQHandler+0x188>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8017d1c:	4208      	tst	r0, r1
 8017d1e:	d151      	bne.n	8017dc4 <HAL_UART_IRQHandler+0x22c>
      errorcode = huart->ErrorCode;
 8017d20:	2684      	movs	r6, #132	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8017d22:	2740      	movs	r7, #64	; 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8017d24:	2328      	movs	r3, #40	; 0x28
      errorcode = huart->ErrorCode;
 8017d26:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8017d28:	6895      	ldr	r5, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8017d2a:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8017d2c:	403d      	ands	r5, r7
        UART_EndRxTransfer(huart);
 8017d2e:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8017d30:	431d      	orrs	r5, r3
 8017d32:	d100      	bne.n	8017d36 <HAL_UART_IRQHandler+0x19e>
 8017d34:	e08a      	b.n	8017e4c <HAL_UART_IRQHandler+0x2b4>
        UART_EndRxTransfer(huart);
 8017d36:	f7ff fef1 	bl	8017b1c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017d3a:	6823      	ldr	r3, [r4, #0]
 8017d3c:	689b      	ldr	r3, [r3, #8]
 8017d3e:	421f      	tst	r7, r3
 8017d40:	d03c      	beq.n	8017dbc <HAL_UART_IRQHandler+0x224>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017d42:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017d46:	2301      	movs	r3, #1
 8017d48:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8017d4c:	6822      	ldr	r2, [r4, #0]
 8017d4e:	6893      	ldr	r3, [r2, #8]
 8017d50:	43bb      	bics	r3, r7
 8017d52:	6093      	str	r3, [r2, #8]
 8017d54:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8017d58:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017d5a:	2800      	cmp	r0, #0
 8017d5c:	d02e      	beq.n	8017dbc <HAL_UART_IRQHandler+0x224>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8017d5e:	4b40      	ldr	r3, [pc, #256]	; (8017e60 <HAL_UART_IRQHandler+0x2c8>)
 8017d60:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8017d62:	f7fe fc61 	bl	8016628 <HAL_DMA_Abort_IT>
 8017d66:	2800      	cmp	r0, #0
 8017d68:	d100      	bne.n	8017d6c <HAL_UART_IRQHandler+0x1d4>
 8017d6a:	e734      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8017d6c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017d6e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8017d70:	4798      	blx	r3
 8017d72:	e730      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8017d74:	0758      	lsls	r0, r3, #29
 8017d76:	d5b1      	bpl.n	8017cdc <HAL_UART_IRQHandler+0x144>
 8017d78:	2d00      	cmp	r5, #0
 8017d7a:	d0af      	beq.n	8017cdc <HAL_UART_IRQHandler+0x144>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8017d7c:	2004      	movs	r0, #4
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8017d7e:	2684      	movs	r6, #132	; 0x84
 8017d80:	2702      	movs	r7, #2
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8017d82:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8017d84:	59a0      	ldr	r0, [r4, r6]
 8017d86:	4338      	orrs	r0, r7
 8017d88:	51a0      	str	r0, [r4, r6]
 8017d8a:	e7a7      	b.n	8017cdc <HAL_UART_IRQHandler+0x144>
      if (huart->RxISR != NULL)
 8017d8c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8017d8e:	2b00      	cmp	r3, #0
 8017d90:	d000      	beq.n	8017d94 <HAL_UART_IRQHandler+0x1fc>
 8017d92:	e729      	b.n	8017be8 <HAL_UART_IRQHandler+0x50>
 8017d94:	e71f      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017d96:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017d9a:	2301      	movs	r3, #1
 8017d9c:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8017da0:	6821      	ldr	r1, [r4, #0]
 8017da2:	680b      	ldr	r3, [r1, #0]
 8017da4:	4393      	bics	r3, r2
 8017da6:	600b      	str	r3, [r1, #0]
 8017da8:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8017dac:	2320      	movs	r3, #32
 8017dae:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8017db0:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8017db2:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8017db4:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_TxCpltCallback(huart);
 8017db6:	f7ff fedf 	bl	8017b78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017dba:	e70c      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
            HAL_UART_ErrorCallback(huart);
 8017dbc:	0020      	movs	r0, r4
 8017dbe:	f7ff fedd 	bl	8017b7c <HAL_UART_ErrorCallback>
 8017dc2:	e708      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
        if (huart->RxISR != NULL)
 8017dc4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8017dc6:	2b00      	cmp	r3, #0
 8017dc8:	d0aa      	beq.n	8017d20 <HAL_UART_IRQHandler+0x188>
          huart->RxISR(huart);
 8017dca:	0020      	movs	r0, r4
 8017dcc:	4798      	blx	r3
 8017dce:	6822      	ldr	r2, [r4, #0]
 8017dd0:	e7a6      	b.n	8017d20 <HAL_UART_IRQHandler+0x188>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8017dd2:	225a      	movs	r2, #90	; 0x5a
 8017dd4:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 8017dd6:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8017dd8:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8017dda:	2a00      	cmp	r2, #0
 8017ddc:	d100      	bne.n	8017de0 <HAL_UART_IRQHandler+0x248>
 8017dde:	e6fa      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8017de0:	2258      	movs	r2, #88	; 0x58
 8017de2:	5aa1      	ldrh	r1, [r4, r2]
 8017de4:	1ac9      	subs	r1, r1, r3
 8017de6:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8017de8:	2900      	cmp	r1, #0
 8017dea:	d100      	bne.n	8017dee <HAL_UART_IRQHandler+0x256>
 8017dec:	e6f3      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017dee:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017df2:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8017df6:	6823      	ldr	r3, [r4, #0]
 8017df8:	4699      	mov	r9, r3
 8017dfa:	681b      	ldr	r3, [r3, #0]
 8017dfc:	4698      	mov	r8, r3
 8017dfe:	4642      	mov	r2, r8
 8017e00:	4b18      	ldr	r3, [pc, #96]	; (8017e64 <HAL_UART_IRQHandler+0x2cc>)
 8017e02:	401a      	ands	r2, r3
 8017e04:	0013      	movs	r3, r2
 8017e06:	464a      	mov	r2, r9
 8017e08:	6013      	str	r3, [r2, #0]
 8017e0a:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017e0e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017e12:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017e16:	6822      	ldr	r2, [r4, #0]
 8017e18:	6893      	ldr	r3, [r2, #8]
 8017e1a:	4383      	bics	r3, r0
 8017e1c:	6093      	str	r3, [r2, #8]
 8017e1e:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8017e22:	2380      	movs	r3, #128	; 0x80
 8017e24:	2220      	movs	r2, #32
 8017e26:	50e2      	str	r2, [r4, r3]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017e28:	6626      	str	r6, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8017e2a:	66a6      	str	r6, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017e2c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017e30:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017e34:	6822      	ldr	r2, [r4, #0]
 8017e36:	6813      	ldr	r3, [r2, #0]
 8017e38:	43ab      	bics	r3, r5
 8017e3a:	6013      	str	r3, [r2, #0]
 8017e3c:	f386 8810 	msr	PRIMASK, r6
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8017e40:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8017e42:	0020      	movs	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8017e44:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8017e46:	f7ff fea5 	bl	8017b94 <HAL_UARTEx_RxEventCallback>
 8017e4a:	e6c4      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
        HAL_UART_ErrorCallback(huart);
 8017e4c:	f7ff fe96 	bl	8017b7c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017e50:	51a5      	str	r5, [r4, r6]
 8017e52:	e6c0      	b.n	8017bd6 <HAL_UART_IRQHandler+0x3e>
 8017e54:	0000080f 	.word	0x0000080f
 8017e58:	fffffeff 	.word	0xfffffeff
 8017e5c:	04000120 	.word	0x04000120
 8017e60:	08017b81 	.word	0x08017b81
 8017e64:	fffffedf 	.word	0xfffffedf

08017e68 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8017e68:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017e6a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017e6e:	2301      	movs	r3, #1
 8017e70:	f383 8810 	msr	PRIMASK, r3
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8017e74:	6801      	ldr	r1, [r0, #0]
 8017e76:	4d21      	ldr	r5, [pc, #132]	; (8017efc <UART_RxISR_16BIT.part.0+0x94>)
 8017e78:	680a      	ldr	r2, [r1, #0]
 8017e7a:	402a      	ands	r2, r5
 8017e7c:	600a      	str	r2, [r1, #0]
 8017e7e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017e82:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017e86:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017e8a:	6801      	ldr	r1, [r0, #0]
 8017e8c:	688a      	ldr	r2, [r1, #8]
 8017e8e:	439a      	bics	r2, r3
 8017e90:	608a      	str	r2, [r1, #8]
 8017e92:	f384 8810 	msr	PRIMASK, r4

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8017e96:	2280      	movs	r2, #128	; 0x80
 8017e98:	2120      	movs	r1, #32
 8017e9a:	5081      	str	r1, [r0, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8017e9c:	2200      	movs	r2, #0

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017e9e:	6642      	str	r2, [r0, #100]	; 0x64
      huart->RxISR = NULL;
 8017ea0:	6682      	str	r2, [r0, #104]	; 0x68

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8017ea2:	6802      	ldr	r2, [r0, #0]
 8017ea4:	6852      	ldr	r2, [r2, #4]
 8017ea6:	0212      	lsls	r2, r2, #8
 8017ea8:	d50a      	bpl.n	8017ec0 <UART_RxISR_16BIT.part.0+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017eaa:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017eae:	f383 8810 	msr	PRIMASK, r3
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8017eb2:	6802      	ldr	r2, [r0, #0]
 8017eb4:	4c12      	ldr	r4, [pc, #72]	; (8017f00 <UART_RxISR_16BIT.part.0+0x98>)
 8017eb6:	6813      	ldr	r3, [r2, #0]
 8017eb8:	4023      	ands	r3, r4
 8017eba:	6013      	str	r3, [r2, #0]
 8017ebc:	f381 8810 	msr	PRIMASK, r1
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017ec0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8017ec2:	2b01      	cmp	r3, #1
 8017ec4:	d117      	bne.n	8017ef6 <UART_RxISR_16BIT.part.0+0x8e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017ec6:	2200      	movs	r2, #0
 8017ec8:	6602      	str	r2, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017eca:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017ece:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017ed2:	6801      	ldr	r1, [r0, #0]
 8017ed4:	3210      	adds	r2, #16
 8017ed6:	680b      	ldr	r3, [r1, #0]
 8017ed8:	4393      	bics	r3, r2
 8017eda:	600b      	str	r3, [r1, #0]
 8017edc:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017ee0:	6803      	ldr	r3, [r0, #0]
 8017ee2:	69d9      	ldr	r1, [r3, #28]
 8017ee4:	420a      	tst	r2, r1
 8017ee6:	d104      	bne.n	8017ef2 <UART_RxISR_16BIT.part.0+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8017ee8:	2358      	movs	r3, #88	; 0x58
 8017eea:	5ac1      	ldrh	r1, [r0, r3]
 8017eec:	f7ff fe52 	bl	8017b94 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8017ef0:	bd70      	pop	{r4, r5, r6, pc}
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017ef2:	621a      	str	r2, [r3, #32]
 8017ef4:	e7f8      	b.n	8017ee8 <UART_RxISR_16BIT.part.0+0x80>
        HAL_UART_RxCpltCallback(huart);
 8017ef6:	f7fd ff59 	bl	8015dac <HAL_UART_RxCpltCallback>
}
 8017efa:	e7f9      	b.n	8017ef0 <UART_RxISR_16BIT.part.0+0x88>
 8017efc:	fffffedf 	.word	0xfffffedf
 8017f00:	fbffffff 	.word	0xfbffffff

08017f04 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017f04:	2380      	movs	r3, #128	; 0x80
 8017f06:	58c3      	ldr	r3, [r0, r3]
{
 8017f08:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017f0a:	2b22      	cmp	r3, #34	; 0x22
 8017f0c:	d005      	beq.n	8017f1a <UART_RxISR_16BIT+0x16>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017f0e:	2108      	movs	r1, #8
 8017f10:	6802      	ldr	r2, [r0, #0]
 8017f12:	6993      	ldr	r3, [r2, #24]
 8017f14:	430b      	orrs	r3, r1
 8017f16:	6193      	str	r3, [r2, #24]
  }
}
 8017f18:	bd10      	pop	{r4, pc}
  uint16_t uhMask = huart->Mask;
 8017f1a:	225c      	movs	r2, #92	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017f1c:	6803      	ldr	r3, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 8017f1e:	5a82      	ldrh	r2, [r0, r2]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017f20:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8017f22:	6d43      	ldr	r3, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8017f24:	400a      	ands	r2, r1
 8017f26:	801a      	strh	r2, [r3, #0]
    huart->RxXferCount--;
 8017f28:	225a      	movs	r2, #90	; 0x5a
    huart->pRxBuffPtr += 2U;
 8017f2a:	3302      	adds	r3, #2
 8017f2c:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8017f2e:	5a83      	ldrh	r3, [r0, r2]
 8017f30:	3b01      	subs	r3, #1
 8017f32:	b29b      	uxth	r3, r3
 8017f34:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8017f36:	5a83      	ldrh	r3, [r0, r2]
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d1ed      	bne.n	8017f18 <UART_RxISR_16BIT+0x14>
 8017f3c:	f7ff ff94 	bl	8017e68 <UART_RxISR_16BIT.part.0>
 8017f40:	e7ea      	b.n	8017f18 <UART_RxISR_16BIT+0x14>
 8017f42:	46c0      	nop			; (mov r8, r8)

08017f44 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017f44:	2380      	movs	r3, #128	; 0x80
 8017f46:	58c3      	ldr	r3, [r0, r3]
{
 8017f48:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017f4a:	2b22      	cmp	r3, #34	; 0x22
 8017f4c:	d005      	beq.n	8017f5a <UART_RxISR_8BIT+0x16>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017f4e:	2108      	movs	r1, #8
 8017f50:	6802      	ldr	r2, [r0, #0]
 8017f52:	6993      	ldr	r3, [r2, #24]
 8017f54:	430b      	orrs	r3, r1
 8017f56:	6193      	str	r3, [r2, #24]
}
 8017f58:	bd10      	pop	{r4, pc}
  uint16_t uhMask = huart->Mask;
 8017f5a:	225c      	movs	r2, #92	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017f5c:	6803      	ldr	r3, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8017f5e:	5a82      	ldrh	r2, [r0, r2]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017f60:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8017f62:	4013      	ands	r3, r2
 8017f64:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8017f66:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8017f68:	225a      	movs	r2, #90	; 0x5a
    huart->pRxBuffPtr++;
 8017f6a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8017f6c:	3301      	adds	r3, #1
 8017f6e:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8017f70:	5a83      	ldrh	r3, [r0, r2]
 8017f72:	3b01      	subs	r3, #1
 8017f74:	b29b      	uxth	r3, r3
 8017f76:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8017f78:	5a83      	ldrh	r3, [r0, r2]
 8017f7a:	2b00      	cmp	r3, #0
 8017f7c:	d1ec      	bne.n	8017f58 <UART_RxISR_8BIT+0x14>
 8017f7e:	f7ff ff73 	bl	8017e68 <UART_RxISR_16BIT.part.0>
 8017f82:	e7e9      	b.n	8017f58 <UART_RxISR_8BIT+0x14>

08017f84 <UART_SetConfig>:
{
 8017f84:	b570      	push	{r4, r5, r6, lr}
 8017f86:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8017f88:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8017f8a:	69c5      	ldr	r5, [r0, #28]
 8017f8c:	6883      	ldr	r3, [r0, #8]
 8017f8e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8017f90:	6811      	ldr	r1, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8017f92:	4303      	orrs	r3, r0
 8017f94:	6960      	ldr	r0, [r4, #20]
 8017f96:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8017f98:	4843      	ldr	r0, [pc, #268]	; (80180a8 <UART_SetConfig+0x124>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8017f9a:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8017f9c:	4001      	ands	r1, r0
 8017f9e:	430b      	orrs	r3, r1
 8017fa0:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8017fa2:	6853      	ldr	r3, [r2, #4]
 8017fa4:	4941      	ldr	r1, [pc, #260]	; (80180ac <UART_SetConfig+0x128>)
  tmpreg |= huart->Init.OneBitSampling;
 8017fa6:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8017fa8:	400b      	ands	r3, r1
 8017faa:	68e1      	ldr	r1, [r4, #12]
 8017fac:	430b      	orrs	r3, r1
 8017fae:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8017fb0:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8017fb2:	6891      	ldr	r1, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8017fb4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8017fb6:	483e      	ldr	r0, [pc, #248]	; (80180b0 <UART_SetConfig+0x12c>)
 8017fb8:	4001      	ands	r1, r0
 8017fba:	430b      	orrs	r3, r1
 8017fbc:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8017fbe:	4b3d      	ldr	r3, [pc, #244]	; (80180b4 <UART_SetConfig+0x130>)
 8017fc0:	429a      	cmp	r2, r3
 8017fc2:	d010      	beq.n	8017fe6 <UART_SetConfig+0x62>
 8017fc4:	4b3c      	ldr	r3, [pc, #240]	; (80180b8 <UART_SetConfig+0x134>)
 8017fc6:	429a      	cmp	r2, r3
 8017fc8:	d014      	beq.n	8017ff4 <UART_SetConfig+0x70>
 8017fca:	4b3c      	ldr	r3, [pc, #240]	; (80180bc <UART_SetConfig+0x138>)
 8017fcc:	429a      	cmp	r2, r3
 8017fce:	d011      	beq.n	8017ff4 <UART_SetConfig+0x70>
 8017fd0:	4b3b      	ldr	r3, [pc, #236]	; (80180c0 <UART_SetConfig+0x13c>)
 8017fd2:	429a      	cmp	r2, r3
 8017fd4:	d00e      	beq.n	8017ff4 <UART_SetConfig+0x70>
 8017fd6:	4b3b      	ldr	r3, [pc, #236]	; (80180c4 <UART_SetConfig+0x140>)
 8017fd8:	429a      	cmp	r2, r3
 8017fda:	d00b      	beq.n	8017ff4 <UART_SetConfig+0x70>
 8017fdc:	4b3a      	ldr	r3, [pc, #232]	; (80180c8 <UART_SetConfig+0x144>)
 8017fde:	429a      	cmp	r2, r3
 8017fe0:	d008      	beq.n	8017ff4 <UART_SetConfig+0x70>
    switch (clocksource)
 8017fe2:	2001      	movs	r0, #1
 8017fe4:	e035      	b.n	8018052 <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8017fe6:	4b39      	ldr	r3, [pc, #228]	; (80180cc <UART_SetConfig+0x148>)
 8017fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017fea:	2303      	movs	r3, #3
 8017fec:	4013      	ands	r3, r2
 8017fee:	3b01      	subs	r3, #1
 8017ff0:	2b02      	cmp	r3, #2
 8017ff2:	d932      	bls.n	801805a <UART_SetConfig+0xd6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8017ff4:	2380      	movs	r3, #128	; 0x80
 8017ff6:	021b      	lsls	r3, r3, #8
 8017ff8:	429d      	cmp	r5, r3
 8017ffa:	d012      	beq.n	8018022 <UART_SetConfig+0x9e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8017ffc:	f7fe ff88 	bl	8016f10 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8018000:	2800      	cmp	r0, #0
 8018002:	d00c      	beq.n	801801e <UART_SetConfig+0x9a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8018004:	6863      	ldr	r3, [r4, #4]
 8018006:	6861      	ldr	r1, [r4, #4]
 8018008:	085b      	lsrs	r3, r3, #1
 801800a:	1818      	adds	r0, r3, r0
 801800c:	f7f8 f88c 	bl	8010128 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8018010:	0002      	movs	r2, r0
 8018012:	4b2f      	ldr	r3, [pc, #188]	; (80180d0 <UART_SetConfig+0x14c>)
 8018014:	3a10      	subs	r2, #16
 8018016:	429a      	cmp	r2, r3
 8018018:	d8e3      	bhi.n	8017fe2 <UART_SetConfig+0x5e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 801801a:	6823      	ldr	r3, [r4, #0]
 801801c:	60d8      	str	r0, [r3, #12]
 801801e:	2000      	movs	r0, #0
 8018020:	e017      	b.n	8018052 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetPCLK1Freq();
 8018022:	f7fe ff75 	bl	8016f10 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8018026:	2800      	cmp	r0, #0
 8018028:	d0f9      	beq.n	801801e <UART_SetConfig+0x9a>
 801802a:	0040      	lsls	r0, r0, #1
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801802c:	6863      	ldr	r3, [r4, #4]
 801802e:	6861      	ldr	r1, [r4, #4]
 8018030:	085b      	lsrs	r3, r3, #1
 8018032:	1818      	adds	r0, r3, r0
 8018034:	f7f8 f878 	bl	8010128 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8018038:	0002      	movs	r2, r0
 801803a:	4b25      	ldr	r3, [pc, #148]	; (80180d0 <UART_SetConfig+0x14c>)
 801803c:	3a10      	subs	r2, #16
 801803e:	429a      	cmp	r2, r3
 8018040:	d8cf      	bhi.n	8017fe2 <UART_SetConfig+0x5e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8018042:	4b24      	ldr	r3, [pc, #144]	; (80180d4 <UART_SetConfig+0x150>)
        huart->Instance->BRR = brrtemp;
 8018044:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8018046:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8018048:	0700      	lsls	r0, r0, #28
 801804a:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 801804c:	4318      	orrs	r0, r3
 801804e:	60d0      	str	r0, [r2, #12]
 8018050:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8018052:	2300      	movs	r3, #0
 8018054:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8018056:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8018058:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801805a:	2080      	movs	r0, #128	; 0x80
 801805c:	4a1e      	ldr	r2, [pc, #120]	; (80180d8 <UART_SetConfig+0x154>)
 801805e:	0200      	lsls	r0, r0, #8
 8018060:	5cd3      	ldrb	r3, [r2, r3]
 8018062:	4285      	cmp	r5, r0
 8018064:	d00f      	beq.n	8018086 <UART_SetConfig+0x102>
    switch (clocksource)
 8018066:	2b04      	cmp	r3, #4
 8018068:	d00a      	beq.n	8018080 <UART_SetConfig+0xfc>
 801806a:	d805      	bhi.n	8018078 <UART_SetConfig+0xf4>
 801806c:	2b00      	cmp	r3, #0
 801806e:	d0c5      	beq.n	8017ffc <UART_SetConfig+0x78>
 8018070:	2b02      	cmp	r3, #2
 8018072:	d1b6      	bne.n	8017fe2 <UART_SetConfig+0x5e>
        pclk = (uint32_t) HSI_VALUE;
 8018074:	4819      	ldr	r0, [pc, #100]	; (80180dc <UART_SetConfig+0x158>)
 8018076:	e7c5      	b.n	8018004 <UART_SetConfig+0x80>
    switch (clocksource)
 8018078:	2b08      	cmp	r3, #8
 801807a:	d0c3      	beq.n	8018004 <UART_SetConfig+0x80>
 801807c:	2001      	movs	r0, #1
 801807e:	e7e8      	b.n	8018052 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 8018080:	f7fe fe9a 	bl	8016db8 <HAL_RCC_GetSysClockFreq>
        break;
 8018084:	e7bc      	b.n	8018000 <UART_SetConfig+0x7c>
    switch (clocksource)
 8018086:	2b04      	cmp	r3, #4
 8018088:	d00b      	beq.n	80180a2 <UART_SetConfig+0x11e>
 801808a:	d805      	bhi.n	8018098 <UART_SetConfig+0x114>
 801808c:	2b00      	cmp	r3, #0
 801808e:	d0c8      	beq.n	8018022 <UART_SetConfig+0x9e>
 8018090:	2b02      	cmp	r3, #2
 8018092:	d1a6      	bne.n	8017fe2 <UART_SetConfig+0x5e>
 8018094:	4812      	ldr	r0, [pc, #72]	; (80180e0 <UART_SetConfig+0x15c>)
 8018096:	e7c9      	b.n	801802c <UART_SetConfig+0xa8>
 8018098:	2b08      	cmp	r3, #8
 801809a:	d1a2      	bne.n	8017fe2 <UART_SetConfig+0x5e>
 801809c:	2080      	movs	r0, #128	; 0x80
 801809e:	0240      	lsls	r0, r0, #9
 80180a0:	e7c4      	b.n	801802c <UART_SetConfig+0xa8>
        pclk = HAL_RCC_GetSysClockFreq();
 80180a2:	f7fe fe89 	bl	8016db8 <HAL_RCC_GetSysClockFreq>
        break;
 80180a6:	e7be      	b.n	8018026 <UART_SetConfig+0xa2>
 80180a8:	efff69f3 	.word	0xefff69f3
 80180ac:	ffffcfff 	.word	0xffffcfff
 80180b0:	fffff4ff 	.word	0xfffff4ff
 80180b4:	40013800 	.word	0x40013800
 80180b8:	40004400 	.word	0x40004400
 80180bc:	40004800 	.word	0x40004800
 80180c0:	40004c00 	.word	0x40004c00
 80180c4:	40005000 	.word	0x40005000
 80180c8:	40011400 	.word	0x40011400
 80180cc:	40021000 	.word	0x40021000
 80180d0:	0000ffef 	.word	0x0000ffef
 80180d4:	0000fff0 	.word	0x0000fff0
 80180d8:	0801abb8 	.word	0x0801abb8
 80180dc:	007a1200 	.word	0x007a1200
 80180e0:	00f42400 	.word	0x00f42400

080180e4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80180e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80180e6:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80180e8:	071a      	lsls	r2, r3, #28
 80180ea:	d506      	bpl.n	80180fa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80180ec:	6801      	ldr	r1, [r0, #0]
 80180ee:	4c28      	ldr	r4, [pc, #160]	; (8018190 <UART_AdvFeatureConfig+0xac>)
 80180f0:	684a      	ldr	r2, [r1, #4]
 80180f2:	4022      	ands	r2, r4
 80180f4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80180f6:	4322      	orrs	r2, r4
 80180f8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80180fa:	07da      	lsls	r2, r3, #31
 80180fc:	d506      	bpl.n	801810c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80180fe:	6801      	ldr	r1, [r0, #0]
 8018100:	4c24      	ldr	r4, [pc, #144]	; (8018194 <UART_AdvFeatureConfig+0xb0>)
 8018102:	684a      	ldr	r2, [r1, #4]
 8018104:	4022      	ands	r2, r4
 8018106:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8018108:	4322      	orrs	r2, r4
 801810a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801810c:	079a      	lsls	r2, r3, #30
 801810e:	d506      	bpl.n	801811e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8018110:	6801      	ldr	r1, [r0, #0]
 8018112:	4c21      	ldr	r4, [pc, #132]	; (8018198 <UART_AdvFeatureConfig+0xb4>)
 8018114:	684a      	ldr	r2, [r1, #4]
 8018116:	4022      	ands	r2, r4
 8018118:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 801811a:	4322      	orrs	r2, r4
 801811c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801811e:	075a      	lsls	r2, r3, #29
 8018120:	d506      	bpl.n	8018130 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8018122:	6801      	ldr	r1, [r0, #0]
 8018124:	4c1d      	ldr	r4, [pc, #116]	; (801819c <UART_AdvFeatureConfig+0xb8>)
 8018126:	684a      	ldr	r2, [r1, #4]
 8018128:	4022      	ands	r2, r4
 801812a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 801812c:	4322      	orrs	r2, r4
 801812e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8018130:	06da      	lsls	r2, r3, #27
 8018132:	d506      	bpl.n	8018142 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8018134:	6801      	ldr	r1, [r0, #0]
 8018136:	4c1a      	ldr	r4, [pc, #104]	; (80181a0 <UART_AdvFeatureConfig+0xbc>)
 8018138:	688a      	ldr	r2, [r1, #8]
 801813a:	4022      	ands	r2, r4
 801813c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 801813e:	4322      	orrs	r2, r4
 8018140:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8018142:	069a      	lsls	r2, r3, #26
 8018144:	d506      	bpl.n	8018154 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8018146:	6801      	ldr	r1, [r0, #0]
 8018148:	4c16      	ldr	r4, [pc, #88]	; (80181a4 <UART_AdvFeatureConfig+0xc0>)
 801814a:	688a      	ldr	r2, [r1, #8]
 801814c:	4022      	ands	r2, r4
 801814e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8018150:	4322      	orrs	r2, r4
 8018152:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8018154:	065a      	lsls	r2, r3, #25
 8018156:	d50a      	bpl.n	801816e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8018158:	6801      	ldr	r1, [r0, #0]
 801815a:	4d13      	ldr	r5, [pc, #76]	; (80181a8 <UART_AdvFeatureConfig+0xc4>)
 801815c:	684a      	ldr	r2, [r1, #4]
 801815e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8018160:	402a      	ands	r2, r5
 8018162:	4322      	orrs	r2, r4
 8018164:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8018166:	2280      	movs	r2, #128	; 0x80
 8018168:	0352      	lsls	r2, r2, #13
 801816a:	4294      	cmp	r4, r2
 801816c:	d009      	beq.n	8018182 <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801816e:	061b      	lsls	r3, r3, #24
 8018170:	d506      	bpl.n	8018180 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8018172:	6802      	ldr	r2, [r0, #0]
 8018174:	490d      	ldr	r1, [pc, #52]	; (80181ac <UART_AdvFeatureConfig+0xc8>)
 8018176:	6853      	ldr	r3, [r2, #4]
 8018178:	400b      	ands	r3, r1
 801817a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 801817c:	430b      	orrs	r3, r1
 801817e:	6053      	str	r3, [r2, #4]
}
 8018180:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8018182:	684a      	ldr	r2, [r1, #4]
 8018184:	4c0a      	ldr	r4, [pc, #40]	; (80181b0 <UART_AdvFeatureConfig+0xcc>)
 8018186:	4022      	ands	r2, r4
 8018188:	6c44      	ldr	r4, [r0, #68]	; 0x44
 801818a:	4322      	orrs	r2, r4
 801818c:	604a      	str	r2, [r1, #4]
 801818e:	e7ee      	b.n	801816e <UART_AdvFeatureConfig+0x8a>
 8018190:	ffff7fff 	.word	0xffff7fff
 8018194:	fffdffff 	.word	0xfffdffff
 8018198:	fffeffff 	.word	0xfffeffff
 801819c:	fffbffff 	.word	0xfffbffff
 80181a0:	ffffefff 	.word	0xffffefff
 80181a4:	ffffdfff 	.word	0xffffdfff
 80181a8:	ffefffff 	.word	0xffefffff
 80181ac:	fff7ffff 	.word	0xfff7ffff
 80181b0:	ff9fffff 	.word	0xff9fffff

080181b4 <UART_WaitOnFlagUntilTimeout>:
{
 80181b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181b6:	4657      	mov	r7, sl
 80181b8:	464e      	mov	r6, r9
 80181ba:	4645      	mov	r5, r8
 80181bc:	46de      	mov	lr, fp
 80181be:	b5e0      	push	{r5, r6, r7, lr}
 80181c0:	0016      	movs	r6, r2
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80181c2:	000a      	movs	r2, r1
{
 80181c4:	000d      	movs	r5, r1
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80181c6:	2140      	movs	r1, #64	; 0x40
 80181c8:	3a40      	subs	r2, #64	; 0x40
 80181ca:	438a      	bics	r2, r1
{
 80181cc:	4699      	mov	r9, r3
 80181ce:	4680      	mov	r8, r0
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80181d0:	4692      	mov	sl, r2
{
 80181d2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80181d4:	6803      	ldr	r3, [r0, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80181d6:	e001      	b.n	80181dc <UART_WaitOnFlagUntilTimeout+0x28>
    if (Timeout != HAL_MAX_DELAY)
 80181d8:	1c7a      	adds	r2, r7, #1
 80181da:	d10d      	bne.n	80181f8 <UART_WaitOnFlagUntilTimeout+0x44>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80181dc:	69dc      	ldr	r4, [r3, #28]
 80181de:	402c      	ands	r4, r5
 80181e0:	1b64      	subs	r4, r4, r5
 80181e2:	4262      	negs	r2, r4
 80181e4:	4154      	adcs	r4, r2
 80181e6:	42b4      	cmp	r4, r6
 80181e8:	d0f6      	beq.n	80181d8 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 80181ea:	2000      	movs	r0, #0
}
 80181ec:	bcf0      	pop	{r4, r5, r6, r7}
 80181ee:	46bb      	mov	fp, r7
 80181f0:	46b2      	mov	sl, r6
 80181f2:	46a9      	mov	r9, r5
 80181f4:	46a0      	mov	r8, r4
 80181f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80181f8:	f7fd fe56 	bl	8015ea8 <HAL_GetTick>
 80181fc:	464b      	mov	r3, r9
 80181fe:	1ac0      	subs	r0, r0, r3
 8018200:	42b8      	cmp	r0, r7
 8018202:	d823      	bhi.n	801824c <UART_WaitOnFlagUntilTimeout+0x98>
 8018204:	2f00      	cmp	r7, #0
 8018206:	d021      	beq.n	801824c <UART_WaitOnFlagUntilTimeout+0x98>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8018208:	4643      	mov	r3, r8
 801820a:	681b      	ldr	r3, [r3, #0]
 801820c:	681a      	ldr	r2, [r3, #0]
 801820e:	0752      	lsls	r2, r2, #29
 8018210:	d5e4      	bpl.n	80181dc <UART_WaitOnFlagUntilTimeout+0x28>
 8018212:	4652      	mov	r2, sl
 8018214:	2a00      	cmp	r2, #0
 8018216:	d0e1      	beq.n	80181dc <UART_WaitOnFlagUntilTimeout+0x28>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8018218:	2408      	movs	r4, #8
 801821a:	0021      	movs	r1, r4
 801821c:	69da      	ldr	r2, [r3, #28]
 801821e:	4011      	ands	r1, r2
 8018220:	468b      	mov	fp, r1
 8018222:	4214      	tst	r4, r2
 8018224:	d114      	bne.n	8018250 <UART_WaitOnFlagUntilTimeout+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8018226:	2280      	movs	r2, #128	; 0x80
 8018228:	69d9      	ldr	r1, [r3, #28]
 801822a:	0112      	lsls	r2, r2, #4
 801822c:	4211      	tst	r1, r2
 801822e:	d0d5      	beq.n	80181dc <UART_WaitOnFlagUntilTimeout+0x28>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8018230:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8018232:	4640      	mov	r0, r8
 8018234:	f7ff fc72 	bl	8017b1c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8018238:	2384      	movs	r3, #132	; 0x84
 801823a:	2220      	movs	r2, #32
 801823c:	4641      	mov	r1, r8
 801823e:	50ca      	str	r2, [r1, r3]
          __HAL_UNLOCK(huart);
 8018240:	4642      	mov	r2, r8
 8018242:	4659      	mov	r1, fp
 8018244:	3b0c      	subs	r3, #12
          return HAL_TIMEOUT;
 8018246:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8018248:	54d1      	strb	r1, [r2, r3]
          return HAL_TIMEOUT;
 801824a:	e7cf      	b.n	80181ec <UART_WaitOnFlagUntilTimeout+0x38>
        return HAL_TIMEOUT;
 801824c:	2003      	movs	r0, #3
 801824e:	e7cd      	b.n	80181ec <UART_WaitOnFlagUntilTimeout+0x38>
          UART_EndRxTransfer(huart);
 8018250:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8018252:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8018254:	f7ff fc62 	bl	8017b1c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8018258:	2384      	movs	r3, #132	; 0x84
 801825a:	4642      	mov	r2, r8
          __HAL_UNLOCK(huart);
 801825c:	4641      	mov	r1, r8
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801825e:	50d4      	str	r4, [r2, r3]
          __HAL_UNLOCK(huart);
 8018260:	2200      	movs	r2, #0
 8018262:	3b0c      	subs	r3, #12
          return HAL_ERROR;
 8018264:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8018266:	54ca      	strb	r2, [r1, r3]
          return HAL_ERROR;
 8018268:	e7c0      	b.n	80181ec <UART_WaitOnFlagUntilTimeout+0x38>
 801826a:	46c0      	nop			; (mov r8, r8)

0801826c <HAL_UART_Transmit>:
{
 801826c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801826e:	4647      	mov	r7, r8
 8018270:	46ce      	mov	lr, r9
 8018272:	b580      	push	{r7, lr}
 8018274:	001f      	movs	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8018276:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
{
 8018278:	0004      	movs	r4, r0
 801827a:	000d      	movs	r5, r1
 801827c:	0016      	movs	r6, r2
 801827e:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8018280:	2b20      	cmp	r3, #32
 8018282:	d14c      	bne.n	801831e <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 8018284:	2900      	cmp	r1, #0
 8018286:	d044      	beq.n	8018312 <HAL_UART_Transmit+0xa6>
 8018288:	2a00      	cmp	r2, #0
 801828a:	d042      	beq.n	8018312 <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801828c:	2380      	movs	r3, #128	; 0x80
 801828e:	6882      	ldr	r2, [r0, #8]
 8018290:	015b      	lsls	r3, r3, #5
 8018292:	429a      	cmp	r2, r3
 8018294:	d104      	bne.n	80182a0 <HAL_UART_Transmit+0x34>
 8018296:	6903      	ldr	r3, [r0, #16]
 8018298:	2b00      	cmp	r3, #0
 801829a:	d101      	bne.n	80182a0 <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 801829c:	07cb      	lsls	r3, r1, #31
 801829e:	d438      	bmi.n	8018312 <HAL_UART_Transmit+0xa6>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80182a0:	2200      	movs	r2, #0
 80182a2:	2384      	movs	r3, #132	; 0x84
 80182a4:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80182a6:	3b63      	subs	r3, #99	; 0x63
 80182a8:	67e3      	str	r3, [r4, #124]	; 0x7c
    tickstart = HAL_GetTick();
 80182aa:	f7fd fdfd 	bl	8015ea8 <HAL_GetTick>
    huart->TxXferSize  = Size;
 80182ae:	2350      	movs	r3, #80	; 0x50
      pdata16bits = NULL;
 80182b0:	2200      	movs	r2, #0
    huart->TxXferSize  = Size;
 80182b2:	52e6      	strh	r6, [r4, r3]
    huart->TxXferCount = Size;
 80182b4:	3302      	adds	r3, #2
 80182b6:	52e6      	strh	r6, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80182b8:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 80182ba:	4691      	mov	r9, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80182bc:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 80182be:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80182c0:	015b      	lsls	r3, r3, #5
 80182c2:	429a      	cmp	r2, r3
 80182c4:	d03e      	beq.n	8018344 <HAL_UART_Transmit+0xd8>
    while (huart->TxXferCount > 0U)
 80182c6:	2352      	movs	r3, #82	; 0x52
 80182c8:	5ae3      	ldrh	r3, [r4, r3]
 80182ca:	2b00      	cmp	r3, #0
 80182cc:	d029      	beq.n	8018322 <HAL_UART_Transmit+0xb6>
      huart->TxXferCount--;
 80182ce:	2652      	movs	r6, #82	; 0x52
 80182d0:	e00a      	b.n	80182e8 <HAL_UART_Transmit+0x7c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80182d2:	782b      	ldrb	r3, [r5, #0]
 80182d4:	6822      	ldr	r2, [r4, #0]
        pdata8bits++;
 80182d6:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80182d8:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80182da:	5ba2      	ldrh	r2, [r4, r6]
 80182dc:	3a01      	subs	r2, #1
 80182de:	b292      	uxth	r2, r2
 80182e0:	53a2      	strh	r2, [r4, r6]
    while (huart->TxXferCount > 0U)
 80182e2:	5ba3      	ldrh	r3, [r4, r6]
 80182e4:	2b00      	cmp	r3, #0
 80182e6:	d01c      	beq.n	8018322 <HAL_UART_Transmit+0xb6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80182e8:	4643      	mov	r3, r8
 80182ea:	2200      	movs	r2, #0
 80182ec:	2180      	movs	r1, #128	; 0x80
 80182ee:	0020      	movs	r0, r4
 80182f0:	9700      	str	r7, [sp, #0]
 80182f2:	f7ff ff5f 	bl	80181b4 <UART_WaitOnFlagUntilTimeout>
 80182f6:	2800      	cmp	r0, #0
 80182f8:	d120      	bne.n	801833c <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 80182fa:	2d00      	cmp	r5, #0
 80182fc:	d1e9      	bne.n	80182d2 <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80182fe:	464b      	mov	r3, r9
 8018300:	881b      	ldrh	r3, [r3, #0]
 8018302:	6822      	ldr	r2, [r4, #0]
 8018304:	05db      	lsls	r3, r3, #23
 8018306:	0ddb      	lsrs	r3, r3, #23
 8018308:	8513      	strh	r3, [r2, #40]	; 0x28
        pdata16bits++;
 801830a:	2302      	movs	r3, #2
 801830c:	469c      	mov	ip, r3
 801830e:	44e1      	add	r9, ip
 8018310:	e7e3      	b.n	80182da <HAL_UART_Transmit+0x6e>
      return  HAL_ERROR;
 8018312:	2001      	movs	r0, #1
}
 8018314:	b003      	add	sp, #12
 8018316:	bcc0      	pop	{r6, r7}
 8018318:	46b9      	mov	r9, r7
 801831a:	46b0      	mov	r8, r6
 801831c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 801831e:	2002      	movs	r0, #2
 8018320:	e7f8      	b.n	8018314 <HAL_UART_Transmit+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8018322:	4643      	mov	r3, r8
 8018324:	2200      	movs	r2, #0
 8018326:	2140      	movs	r1, #64	; 0x40
 8018328:	0020      	movs	r0, r4
 801832a:	9700      	str	r7, [sp, #0]
 801832c:	f7ff ff42 	bl	80181b4 <UART_WaitOnFlagUntilTimeout>
      huart->gState = HAL_UART_STATE_READY;
 8018330:	2320      	movs	r3, #32
 8018332:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8018334:	2800      	cmp	r0, #0
 8018336:	d0ed      	beq.n	8018314 <HAL_UART_Transmit+0xa8>
      return HAL_TIMEOUT;
 8018338:	2003      	movs	r0, #3
 801833a:	e7eb      	b.n	8018314 <HAL_UART_Transmit+0xa8>
        huart->gState = HAL_UART_STATE_READY;
 801833c:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 801833e:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8018340:	67e3      	str	r3, [r4, #124]	; 0x7c
        return HAL_TIMEOUT;
 8018342:	e7e7      	b.n	8018314 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8018344:	6923      	ldr	r3, [r4, #16]
 8018346:	2b00      	cmp	r3, #0
 8018348:	d1bd      	bne.n	80182c6 <HAL_UART_Transmit+0x5a>
 801834a:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 801834c:	2500      	movs	r5, #0
 801834e:	e7ba      	b.n	80182c6 <HAL_UART_Transmit+0x5a>

08018350 <UART_CheckIdleState>:
{
 8018350:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018352:	2384      	movs	r3, #132	; 0x84
 8018354:	2600      	movs	r6, #0
{
 8018356:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018358:	50c6      	str	r6, [r0, r3]
{
 801835a:	b082      	sub	sp, #8
  tickstart = HAL_GetTick();
 801835c:	f7fd fda4 	bl	8015ea8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8018360:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8018362:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8018364:	681a      	ldr	r2, [r3, #0]
 8018366:	0712      	lsls	r2, r2, #28
 8018368:	d40e      	bmi.n	8018388 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801836a:	681b      	ldr	r3, [r3, #0]
 801836c:	075b      	lsls	r3, r3, #29
 801836e:	d41a      	bmi.n	80183a6 <UART_CheckIdleState+0x56>
  huart->gState = HAL_UART_STATE_READY;
 8018370:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 8018372:	2280      	movs	r2, #128	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8018374:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8018376:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8018378:	2300      	movs	r3, #0
  return HAL_OK;
 801837a:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 801837c:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801837e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8018380:	6663      	str	r3, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8018382:	54a3      	strb	r3, [r4, r2]
}
 8018384:	b002      	add	sp, #8
 8018386:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8018388:	2180      	movs	r1, #128	; 0x80
 801838a:	4b24      	ldr	r3, [pc, #144]	; (801841c <UART_CheckIdleState+0xcc>)
 801838c:	2200      	movs	r2, #0
 801838e:	9300      	str	r3, [sp, #0]
 8018390:	0389      	lsls	r1, r1, #14
 8018392:	0003      	movs	r3, r0
 8018394:	0020      	movs	r0, r4
 8018396:	f7ff ff0d 	bl	80181b4 <UART_WaitOnFlagUntilTimeout>
 801839a:	2800      	cmp	r0, #0
 801839c:	d12c      	bne.n	80183f8 <UART_CheckIdleState+0xa8>
 801839e:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80183a0:	681b      	ldr	r3, [r3, #0]
 80183a2:	075b      	lsls	r3, r3, #29
 80183a4:	d5e4      	bpl.n	8018370 <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80183a6:	2180      	movs	r1, #128	; 0x80
 80183a8:	4b1c      	ldr	r3, [pc, #112]	; (801841c <UART_CheckIdleState+0xcc>)
 80183aa:	2200      	movs	r2, #0
 80183ac:	9300      	str	r3, [sp, #0]
 80183ae:	0020      	movs	r0, r4
 80183b0:	002b      	movs	r3, r5
 80183b2:	03c9      	lsls	r1, r1, #15
 80183b4:	f7ff fefe 	bl	80181b4 <UART_WaitOnFlagUntilTimeout>
 80183b8:	2800      	cmp	r0, #0
 80183ba:	d0d9      	beq.n	8018370 <UART_CheckIdleState+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80183bc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80183c0:	2201      	movs	r2, #1
 80183c2:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80183c6:	6821      	ldr	r1, [r4, #0]
 80183c8:	4d15      	ldr	r5, [pc, #84]	; (8018420 <UART_CheckIdleState+0xd0>)
 80183ca:	680b      	ldr	r3, [r1, #0]
 80183cc:	402b      	ands	r3, r5
 80183ce:	600b      	str	r3, [r1, #0]
 80183d0:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80183d4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80183d8:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80183dc:	6821      	ldr	r1, [r4, #0]
 80183de:	688b      	ldr	r3, [r1, #8]
 80183e0:	4393      	bics	r3, r2
 80183e2:	608b      	str	r3, [r1, #8]
 80183e4:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 80183e8:	2380      	movs	r3, #128	; 0x80
 80183ea:	321f      	adds	r2, #31
 80183ec:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 80183ee:	2200      	movs	r2, #0
 80183f0:	3b08      	subs	r3, #8
      return HAL_TIMEOUT;
 80183f2:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80183f4:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 80183f6:	e7c5      	b.n	8018384 <UART_CheckIdleState+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80183f8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80183fc:	2301      	movs	r3, #1
 80183fe:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8018402:	2080      	movs	r0, #128	; 0x80
 8018404:	6822      	ldr	r2, [r4, #0]
 8018406:	6813      	ldr	r3, [r2, #0]
 8018408:	4383      	bics	r3, r0
 801840a:	6013      	str	r3, [r2, #0]
 801840c:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8018410:	2320      	movs	r3, #32
 8018412:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8018414:	3358      	adds	r3, #88	; 0x58
 8018416:	54e6      	strb	r6, [r4, r3]
      return HAL_TIMEOUT;
 8018418:	387d      	subs	r0, #125	; 0x7d
 801841a:	e7b3      	b.n	8018384 <UART_CheckIdleState+0x34>
 801841c:	01ffffff 	.word	0x01ffffff
 8018420:	fffffedf 	.word	0xfffffedf

08018424 <HAL_UART_Init>:
{
 8018424:	b510      	push	{r4, lr}
 8018426:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8018428:	d022      	beq.n	8018470 <HAL_UART_Init+0x4c>
  if (huart->gState == HAL_UART_STATE_RESET)
 801842a:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 801842c:	2b00      	cmp	r3, #0
 801842e:	d025      	beq.n	801847c <HAL_UART_Init+0x58>
  huart->gState = HAL_UART_STATE_BUSY;
 8018430:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8018432:	2101      	movs	r1, #1
 8018434:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8018436:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8018438:	6813      	ldr	r3, [r2, #0]
 801843a:	438b      	bics	r3, r1
 801843c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801843e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018440:	2b00      	cmp	r3, #0
 8018442:	d117      	bne.n	8018474 <HAL_UART_Init+0x50>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8018444:	0020      	movs	r0, r4
 8018446:	f7ff fd9d 	bl	8017f84 <UART_SetConfig>
 801844a:	2801      	cmp	r0, #1
 801844c:	d010      	beq.n	8018470 <HAL_UART_Init+0x4c>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 801844e:	6823      	ldr	r3, [r4, #0]
 8018450:	490d      	ldr	r1, [pc, #52]	; (8018488 <HAL_UART_Init+0x64>)
 8018452:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8018454:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8018456:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8018458:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 801845a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 801845c:	689a      	ldr	r2, [r3, #8]
 801845e:	438a      	bics	r2, r1
 8018460:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8018462:	681a      	ldr	r2, [r3, #0]
 8018464:	3907      	subs	r1, #7
 8018466:	430a      	orrs	r2, r1
 8018468:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 801846a:	f7ff ff71 	bl	8018350 <UART_CheckIdleState>
}
 801846e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8018470:	2001      	movs	r0, #1
 8018472:	e7fc      	b.n	801846e <HAL_UART_Init+0x4a>
    UART_AdvFeatureConfig(huart);
 8018474:	0020      	movs	r0, r4
 8018476:	f7ff fe35 	bl	80180e4 <UART_AdvFeatureConfig>
 801847a:	e7e3      	b.n	8018444 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 801847c:	2278      	movs	r2, #120	; 0x78
 801847e:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8018480:	f7fb f8fc 	bl	801367c <HAL_UART_MspInit>
 8018484:	e7d4      	b.n	8018430 <HAL_UART_Init+0xc>
 8018486:	46c0      	nop			; (mov r8, r8)
 8018488:	fffff7ff 	.word	0xfffff7ff

0801848c <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 801848c:	2358      	movs	r3, #88	; 0x58
{
 801848e:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 8018490:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8018492:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 8018494:	3302      	adds	r3, #2
 8018496:	52c2      	strh	r2, [r0, r3]
  UART_MASK_COMPUTATION(huart);
 8018498:	2180      	movs	r1, #128	; 0x80
  huart->RxISR       = NULL;
 801849a:	2200      	movs	r2, #0
  UART_MASK_COMPUTATION(huart);
 801849c:	6883      	ldr	r3, [r0, #8]
  huart->RxISR       = NULL;
 801849e:	6682      	str	r2, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 80184a0:	0149      	lsls	r1, r1, #5
 80184a2:	428b      	cmp	r3, r1
 80184a4:	d04e      	beq.n	8018544 <UART_Start_Receive_IT+0xb8>
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	d02f      	beq.n	801850a <UART_Start_Receive_IT+0x7e>
 80184aa:	2180      	movs	r1, #128	; 0x80
 80184ac:	0549      	lsls	r1, r1, #21
 80184ae:	428b      	cmp	r3, r1
 80184b0:	d052      	beq.n	8018558 <UART_Start_Receive_IT+0xcc>
 80184b2:	235c      	movs	r3, #92	; 0x5c
 80184b4:	52c2      	strh	r2, [r0, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80184b6:	2384      	movs	r3, #132	; 0x84
 80184b8:	2200      	movs	r2, #0
 80184ba:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80184bc:	3b04      	subs	r3, #4
 80184be:	3222      	adds	r2, #34	; 0x22
 80184c0:	50c2      	str	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80184c2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80184c6:	2101      	movs	r1, #1
 80184c8:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80184cc:	6802      	ldr	r2, [r0, #0]
 80184ce:	6893      	ldr	r3, [r2, #8]
 80184d0:	430b      	orrs	r3, r1
 80184d2:	6093      	str	r3, [r2, #8]
 80184d4:	f384 8810 	msr	PRIMASK, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80184d8:	2380      	movs	r3, #128	; 0x80
 80184da:	6882      	ldr	r2, [r0, #8]
 80184dc:	015b      	lsls	r3, r3, #5
 80184de:	429a      	cmp	r2, r3
 80184e0:	d01e      	beq.n	8018520 <UART_Start_Receive_IT+0x94>
    huart->RxISR = UART_RxISR_8BIT;
 80184e2:	4b21      	ldr	r3, [pc, #132]	; (8018568 <UART_Start_Receive_IT+0xdc>)
 80184e4:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 80184e6:	6903      	ldr	r3, [r0, #16]
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d01e      	beq.n	801852a <UART_Start_Receive_IT+0x9e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80184ec:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80184f0:	2301      	movs	r3, #1
 80184f2:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80184f6:	6802      	ldr	r2, [r0, #0]
 80184f8:	3320      	adds	r3, #32
 80184fa:	6810      	ldr	r0, [r2, #0]
 80184fc:	33ff      	adds	r3, #255	; 0xff
 80184fe:	4303      	orrs	r3, r0
 8018500:	6013      	str	r3, [r2, #0]
 8018502:	f381 8810 	msr	PRIMASK, r1
}
 8018506:	2000      	movs	r0, #0
 8018508:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 801850a:	6903      	ldr	r3, [r0, #16]
 801850c:	2b00      	cmp	r3, #0
 801850e:	d103      	bne.n	8018518 <UART_Start_Receive_IT+0x8c>
 8018510:	235c      	movs	r3, #92	; 0x5c
 8018512:	22ff      	movs	r2, #255	; 0xff
 8018514:	52c2      	strh	r2, [r0, r3]
 8018516:	e7ce      	b.n	80184b6 <UART_Start_Receive_IT+0x2a>
 8018518:	235c      	movs	r3, #92	; 0x5c
 801851a:	227f      	movs	r2, #127	; 0x7f
 801851c:	52c2      	strh	r2, [r0, r3]
 801851e:	e7ca      	b.n	80184b6 <UART_Start_Receive_IT+0x2a>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8018520:	6903      	ldr	r3, [r0, #16]
 8018522:	2b00      	cmp	r3, #0
 8018524:	d115      	bne.n	8018552 <UART_Start_Receive_IT+0xc6>
 8018526:	4b11      	ldr	r3, [pc, #68]	; (801856c <UART_Start_Receive_IT+0xe0>)
 8018528:	6683      	str	r3, [r0, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801852a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801852e:	2301      	movs	r3, #1
 8018530:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8018534:	6802      	ldr	r2, [r0, #0]
 8018536:	2020      	movs	r0, #32
 8018538:	6813      	ldr	r3, [r2, #0]
 801853a:	4303      	orrs	r3, r0
 801853c:	6013      	str	r3, [r2, #0]
 801853e:	f381 8810 	msr	PRIMASK, r1
  return HAL_OK;
 8018542:	e7e0      	b.n	8018506 <UART_Start_Receive_IT+0x7a>
  UART_MASK_COMPUTATION(huart);
 8018544:	6903      	ldr	r3, [r0, #16]
 8018546:	2b00      	cmp	r3, #0
 8018548:	d1e2      	bne.n	8018510 <UART_Start_Receive_IT+0x84>
 801854a:	4a09      	ldr	r2, [pc, #36]	; (8018570 <UART_Start_Receive_IT+0xe4>)
 801854c:	335c      	adds	r3, #92	; 0x5c
 801854e:	52c2      	strh	r2, [r0, r3]
 8018550:	e7b1      	b.n	80184b6 <UART_Start_Receive_IT+0x2a>
    huart->RxISR = UART_RxISR_8BIT;
 8018552:	4b05      	ldr	r3, [pc, #20]	; (8018568 <UART_Start_Receive_IT+0xdc>)
 8018554:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8018556:	e7c9      	b.n	80184ec <UART_Start_Receive_IT+0x60>
  UART_MASK_COMPUTATION(huart);
 8018558:	6903      	ldr	r3, [r0, #16]
 801855a:	2b00      	cmp	r3, #0
 801855c:	d0dc      	beq.n	8018518 <UART_Start_Receive_IT+0x8c>
 801855e:	235c      	movs	r3, #92	; 0x5c
 8018560:	223f      	movs	r2, #63	; 0x3f
 8018562:	52c2      	strh	r2, [r0, r3]
 8018564:	e7a7      	b.n	80184b6 <UART_Start_Receive_IT+0x2a>
 8018566:	46c0      	nop			; (mov r8, r8)
 8018568:	08017f45 	.word	0x08017f45
 801856c:	08017f05 	.word	0x08017f05
 8018570:	000001ff 	.word	0x000001ff

08018574 <HAL_UART_Receive_IT>:
{
 8018574:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8018576:	2080      	movs	r0, #128	; 0x80
 8018578:	5818      	ldr	r0, [r3, r0]
{
 801857a:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 801857c:	2820      	cmp	r0, #32
 801857e:	d127      	bne.n	80185d0 <HAL_UART_Receive_IT+0x5c>
    if ((pData == NULL) || (Size == 0U))
 8018580:	2900      	cmp	r1, #0
 8018582:	d023      	beq.n	80185cc <HAL_UART_Receive_IT+0x58>
 8018584:	2a00      	cmp	r2, #0
 8018586:	d021      	beq.n	80185cc <HAL_UART_Receive_IT+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8018588:	2080      	movs	r0, #128	; 0x80
 801858a:	689c      	ldr	r4, [r3, #8]
 801858c:	0140      	lsls	r0, r0, #5
 801858e:	4284      	cmp	r4, r0
 8018590:	d105      	bne.n	801859e <HAL_UART_Receive_IT+0x2a>
 8018592:	6918      	ldr	r0, [r3, #16]
 8018594:	2800      	cmp	r0, #0
 8018596:	d102      	bne.n	801859e <HAL_UART_Receive_IT+0x2a>
      return HAL_ERROR;
 8018598:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 801859a:	07cc      	lsls	r4, r1, #31
 801859c:	d417      	bmi.n	80185ce <HAL_UART_Receive_IT+0x5a>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801859e:	2000      	movs	r0, #0
 80185a0:	6618      	str	r0, [r3, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80185a2:	6818      	ldr	r0, [r3, #0]
 80185a4:	6840      	ldr	r0, [r0, #4]
 80185a6:	0200      	lsls	r0, r0, #8
 80185a8:	d50c      	bpl.n	80185c4 <HAL_UART_Receive_IT+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80185aa:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80185ae:	2001      	movs	r0, #1
 80185b0:	f380 8810 	msr	PRIMASK, r0
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80185b4:	2080      	movs	r0, #128	; 0x80
 80185b6:	681c      	ldr	r4, [r3, #0]
 80185b8:	04c0      	lsls	r0, r0, #19
 80185ba:	6826      	ldr	r6, [r4, #0]
 80185bc:	4330      	orrs	r0, r6
 80185be:	6020      	str	r0, [r4, #0]
 80185c0:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 80185c4:	0018      	movs	r0, r3
 80185c6:	f7ff ff61 	bl	801848c <UART_Start_Receive_IT>
 80185ca:	e000      	b.n	80185ce <HAL_UART_Receive_IT+0x5a>
      return HAL_ERROR;
 80185cc:	2001      	movs	r0, #1
}
 80185ce:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80185d0:	2002      	movs	r0, #2
 80185d2:	e7fc      	b.n	80185ce <HAL_UART_Receive_IT+0x5a>

080185d4 <__libc_init_array>:
 80185d4:	b570      	push	{r4, r5, r6, lr}
 80185d6:	2600      	movs	r6, #0
 80185d8:	4d0c      	ldr	r5, [pc, #48]	; (801860c <__libc_init_array+0x38>)
 80185da:	4c0d      	ldr	r4, [pc, #52]	; (8018610 <__libc_init_array+0x3c>)
 80185dc:	1b64      	subs	r4, r4, r5
 80185de:	10a4      	asrs	r4, r4, #2
 80185e0:	42a6      	cmp	r6, r4
 80185e2:	d109      	bne.n	80185f8 <__libc_init_array+0x24>
 80185e4:	2600      	movs	r6, #0
 80185e6:	f001 fb4f 	bl	8019c88 <_init>
 80185ea:	4d0a      	ldr	r5, [pc, #40]	; (8018614 <__libc_init_array+0x40>)
 80185ec:	4c0a      	ldr	r4, [pc, #40]	; (8018618 <__libc_init_array+0x44>)
 80185ee:	1b64      	subs	r4, r4, r5
 80185f0:	10a4      	asrs	r4, r4, #2
 80185f2:	42a6      	cmp	r6, r4
 80185f4:	d105      	bne.n	8018602 <__libc_init_array+0x2e>
 80185f6:	bd70      	pop	{r4, r5, r6, pc}
 80185f8:	00b3      	lsls	r3, r6, #2
 80185fa:	58eb      	ldr	r3, [r5, r3]
 80185fc:	4798      	blx	r3
 80185fe:	3601      	adds	r6, #1
 8018600:	e7ee      	b.n	80185e0 <__libc_init_array+0xc>
 8018602:	00b3      	lsls	r3, r6, #2
 8018604:	58eb      	ldr	r3, [r5, r3]
 8018606:	4798      	blx	r3
 8018608:	3601      	adds	r6, #1
 801860a:	e7f2      	b.n	80185f2 <__libc_init_array+0x1e>
 801860c:	0801ac54 	.word	0x0801ac54
 8018610:	0801ac54 	.word	0x0801ac54
 8018614:	0801ac54 	.word	0x0801ac54
 8018618:	0801ac58 	.word	0x0801ac58

0801861c <free>:
 801861c:	b510      	push	{r4, lr}
 801861e:	4b03      	ldr	r3, [pc, #12]	; (801862c <free+0x10>)
 8018620:	0001      	movs	r1, r0
 8018622:	6818      	ldr	r0, [r3, #0]
 8018624:	f000 f820 	bl	8018668 <_free_r>
 8018628:	bd10      	pop	{r4, pc}
 801862a:	46c0      	nop			; (mov r8, r8)
 801862c:	200008b4 	.word	0x200008b4

08018630 <memchr>:
 8018630:	b2c9      	uxtb	r1, r1
 8018632:	1882      	adds	r2, r0, r2
 8018634:	4290      	cmp	r0, r2
 8018636:	d101      	bne.n	801863c <memchr+0xc>
 8018638:	2000      	movs	r0, #0
 801863a:	4770      	bx	lr
 801863c:	7803      	ldrb	r3, [r0, #0]
 801863e:	428b      	cmp	r3, r1
 8018640:	d0fb      	beq.n	801863a <memchr+0xa>
 8018642:	3001      	adds	r0, #1
 8018644:	e7f6      	b.n	8018634 <memchr+0x4>

08018646 <memcpy>:
 8018646:	2300      	movs	r3, #0
 8018648:	b510      	push	{r4, lr}
 801864a:	429a      	cmp	r2, r3
 801864c:	d100      	bne.n	8018650 <memcpy+0xa>
 801864e:	bd10      	pop	{r4, pc}
 8018650:	5ccc      	ldrb	r4, [r1, r3]
 8018652:	54c4      	strb	r4, [r0, r3]
 8018654:	3301      	adds	r3, #1
 8018656:	e7f8      	b.n	801864a <memcpy+0x4>

08018658 <memset>:
 8018658:	0003      	movs	r3, r0
 801865a:	1882      	adds	r2, r0, r2
 801865c:	4293      	cmp	r3, r2
 801865e:	d100      	bne.n	8018662 <memset+0xa>
 8018660:	4770      	bx	lr
 8018662:	7019      	strb	r1, [r3, #0]
 8018664:	3301      	adds	r3, #1
 8018666:	e7f9      	b.n	801865c <memset+0x4>

08018668 <_free_r>:
 8018668:	b570      	push	{r4, r5, r6, lr}
 801866a:	0005      	movs	r5, r0
 801866c:	2900      	cmp	r1, #0
 801866e:	d010      	beq.n	8018692 <_free_r+0x2a>
 8018670:	1f0c      	subs	r4, r1, #4
 8018672:	6823      	ldr	r3, [r4, #0]
 8018674:	2b00      	cmp	r3, #0
 8018676:	da00      	bge.n	801867a <_free_r+0x12>
 8018678:	18e4      	adds	r4, r4, r3
 801867a:	0028      	movs	r0, r5
 801867c:	f000 ff86 	bl	801958c <__malloc_lock>
 8018680:	4a1d      	ldr	r2, [pc, #116]	; (80186f8 <_free_r+0x90>)
 8018682:	6813      	ldr	r3, [r2, #0]
 8018684:	2b00      	cmp	r3, #0
 8018686:	d105      	bne.n	8018694 <_free_r+0x2c>
 8018688:	6063      	str	r3, [r4, #4]
 801868a:	6014      	str	r4, [r2, #0]
 801868c:	0028      	movs	r0, r5
 801868e:	f000 ff85 	bl	801959c <__malloc_unlock>
 8018692:	bd70      	pop	{r4, r5, r6, pc}
 8018694:	42a3      	cmp	r3, r4
 8018696:	d908      	bls.n	80186aa <_free_r+0x42>
 8018698:	6821      	ldr	r1, [r4, #0]
 801869a:	1860      	adds	r0, r4, r1
 801869c:	4283      	cmp	r3, r0
 801869e:	d1f3      	bne.n	8018688 <_free_r+0x20>
 80186a0:	6818      	ldr	r0, [r3, #0]
 80186a2:	685b      	ldr	r3, [r3, #4]
 80186a4:	1841      	adds	r1, r0, r1
 80186a6:	6021      	str	r1, [r4, #0]
 80186a8:	e7ee      	b.n	8018688 <_free_r+0x20>
 80186aa:	001a      	movs	r2, r3
 80186ac:	685b      	ldr	r3, [r3, #4]
 80186ae:	2b00      	cmp	r3, #0
 80186b0:	d001      	beq.n	80186b6 <_free_r+0x4e>
 80186b2:	42a3      	cmp	r3, r4
 80186b4:	d9f9      	bls.n	80186aa <_free_r+0x42>
 80186b6:	6811      	ldr	r1, [r2, #0]
 80186b8:	1850      	adds	r0, r2, r1
 80186ba:	42a0      	cmp	r0, r4
 80186bc:	d10b      	bne.n	80186d6 <_free_r+0x6e>
 80186be:	6820      	ldr	r0, [r4, #0]
 80186c0:	1809      	adds	r1, r1, r0
 80186c2:	1850      	adds	r0, r2, r1
 80186c4:	6011      	str	r1, [r2, #0]
 80186c6:	4283      	cmp	r3, r0
 80186c8:	d1e0      	bne.n	801868c <_free_r+0x24>
 80186ca:	6818      	ldr	r0, [r3, #0]
 80186cc:	685b      	ldr	r3, [r3, #4]
 80186ce:	1841      	adds	r1, r0, r1
 80186d0:	6011      	str	r1, [r2, #0]
 80186d2:	6053      	str	r3, [r2, #4]
 80186d4:	e7da      	b.n	801868c <_free_r+0x24>
 80186d6:	42a0      	cmp	r0, r4
 80186d8:	d902      	bls.n	80186e0 <_free_r+0x78>
 80186da:	230c      	movs	r3, #12
 80186dc:	602b      	str	r3, [r5, #0]
 80186de:	e7d5      	b.n	801868c <_free_r+0x24>
 80186e0:	6821      	ldr	r1, [r4, #0]
 80186e2:	1860      	adds	r0, r4, r1
 80186e4:	4283      	cmp	r3, r0
 80186e6:	d103      	bne.n	80186f0 <_free_r+0x88>
 80186e8:	6818      	ldr	r0, [r3, #0]
 80186ea:	685b      	ldr	r3, [r3, #4]
 80186ec:	1841      	adds	r1, r0, r1
 80186ee:	6021      	str	r1, [r4, #0]
 80186f0:	6063      	str	r3, [r4, #4]
 80186f2:	6054      	str	r4, [r2, #4]
 80186f4:	e7ca      	b.n	801868c <_free_r+0x24>
 80186f6:	46c0      	nop			; (mov r8, r8)
 80186f8:	20001068 	.word	0x20001068

080186fc <_malloc_r>:
 80186fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80186fe:	2303      	movs	r3, #3
 8018700:	1ccd      	adds	r5, r1, #3
 8018702:	439d      	bics	r5, r3
 8018704:	3508      	adds	r5, #8
 8018706:	0006      	movs	r6, r0
 8018708:	2d0c      	cmp	r5, #12
 801870a:	d21f      	bcs.n	801874c <_malloc_r+0x50>
 801870c:	250c      	movs	r5, #12
 801870e:	42a9      	cmp	r1, r5
 8018710:	d81e      	bhi.n	8018750 <_malloc_r+0x54>
 8018712:	0030      	movs	r0, r6
 8018714:	f000 ff3a 	bl	801958c <__malloc_lock>
 8018718:	4925      	ldr	r1, [pc, #148]	; (80187b0 <_malloc_r+0xb4>)
 801871a:	680a      	ldr	r2, [r1, #0]
 801871c:	0014      	movs	r4, r2
 801871e:	2c00      	cmp	r4, #0
 8018720:	d11a      	bne.n	8018758 <_malloc_r+0x5c>
 8018722:	4f24      	ldr	r7, [pc, #144]	; (80187b4 <_malloc_r+0xb8>)
 8018724:	683b      	ldr	r3, [r7, #0]
 8018726:	2b00      	cmp	r3, #0
 8018728:	d104      	bne.n	8018734 <_malloc_r+0x38>
 801872a:	0021      	movs	r1, r4
 801872c:	0030      	movs	r0, r6
 801872e:	f000 fbbd 	bl	8018eac <_sbrk_r>
 8018732:	6038      	str	r0, [r7, #0]
 8018734:	0029      	movs	r1, r5
 8018736:	0030      	movs	r0, r6
 8018738:	f000 fbb8 	bl	8018eac <_sbrk_r>
 801873c:	1c43      	adds	r3, r0, #1
 801873e:	d12b      	bne.n	8018798 <_malloc_r+0x9c>
 8018740:	230c      	movs	r3, #12
 8018742:	0030      	movs	r0, r6
 8018744:	6033      	str	r3, [r6, #0]
 8018746:	f000 ff29 	bl	801959c <__malloc_unlock>
 801874a:	e003      	b.n	8018754 <_malloc_r+0x58>
 801874c:	2d00      	cmp	r5, #0
 801874e:	dade      	bge.n	801870e <_malloc_r+0x12>
 8018750:	230c      	movs	r3, #12
 8018752:	6033      	str	r3, [r6, #0]
 8018754:	2000      	movs	r0, #0
 8018756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018758:	6823      	ldr	r3, [r4, #0]
 801875a:	1b5b      	subs	r3, r3, r5
 801875c:	d419      	bmi.n	8018792 <_malloc_r+0x96>
 801875e:	2b0b      	cmp	r3, #11
 8018760:	d903      	bls.n	801876a <_malloc_r+0x6e>
 8018762:	6023      	str	r3, [r4, #0]
 8018764:	18e4      	adds	r4, r4, r3
 8018766:	6025      	str	r5, [r4, #0]
 8018768:	e003      	b.n	8018772 <_malloc_r+0x76>
 801876a:	6863      	ldr	r3, [r4, #4]
 801876c:	42a2      	cmp	r2, r4
 801876e:	d10e      	bne.n	801878e <_malloc_r+0x92>
 8018770:	600b      	str	r3, [r1, #0]
 8018772:	0030      	movs	r0, r6
 8018774:	f000 ff12 	bl	801959c <__malloc_unlock>
 8018778:	0020      	movs	r0, r4
 801877a:	2207      	movs	r2, #7
 801877c:	300b      	adds	r0, #11
 801877e:	1d23      	adds	r3, r4, #4
 8018780:	4390      	bics	r0, r2
 8018782:	1ac2      	subs	r2, r0, r3
 8018784:	4298      	cmp	r0, r3
 8018786:	d0e6      	beq.n	8018756 <_malloc_r+0x5a>
 8018788:	1a1b      	subs	r3, r3, r0
 801878a:	50a3      	str	r3, [r4, r2]
 801878c:	e7e3      	b.n	8018756 <_malloc_r+0x5a>
 801878e:	6053      	str	r3, [r2, #4]
 8018790:	e7ef      	b.n	8018772 <_malloc_r+0x76>
 8018792:	0022      	movs	r2, r4
 8018794:	6864      	ldr	r4, [r4, #4]
 8018796:	e7c2      	b.n	801871e <_malloc_r+0x22>
 8018798:	2303      	movs	r3, #3
 801879a:	1cc4      	adds	r4, r0, #3
 801879c:	439c      	bics	r4, r3
 801879e:	42a0      	cmp	r0, r4
 80187a0:	d0e1      	beq.n	8018766 <_malloc_r+0x6a>
 80187a2:	1a21      	subs	r1, r4, r0
 80187a4:	0030      	movs	r0, r6
 80187a6:	f000 fb81 	bl	8018eac <_sbrk_r>
 80187aa:	1c43      	adds	r3, r0, #1
 80187ac:	d1db      	bne.n	8018766 <_malloc_r+0x6a>
 80187ae:	e7c7      	b.n	8018740 <_malloc_r+0x44>
 80187b0:	20001068 	.word	0x20001068
 80187b4:	2000106c 	.word	0x2000106c

080187b8 <__sfputc_r>:
 80187b8:	6893      	ldr	r3, [r2, #8]
 80187ba:	b510      	push	{r4, lr}
 80187bc:	3b01      	subs	r3, #1
 80187be:	6093      	str	r3, [r2, #8]
 80187c0:	2b00      	cmp	r3, #0
 80187c2:	da04      	bge.n	80187ce <__sfputc_r+0x16>
 80187c4:	6994      	ldr	r4, [r2, #24]
 80187c6:	42a3      	cmp	r3, r4
 80187c8:	db07      	blt.n	80187da <__sfputc_r+0x22>
 80187ca:	290a      	cmp	r1, #10
 80187cc:	d005      	beq.n	80187da <__sfputc_r+0x22>
 80187ce:	6813      	ldr	r3, [r2, #0]
 80187d0:	1c58      	adds	r0, r3, #1
 80187d2:	6010      	str	r0, [r2, #0]
 80187d4:	7019      	strb	r1, [r3, #0]
 80187d6:	0008      	movs	r0, r1
 80187d8:	bd10      	pop	{r4, pc}
 80187da:	f000 fbb7 	bl	8018f4c <__swbuf_r>
 80187de:	0001      	movs	r1, r0
 80187e0:	e7f9      	b.n	80187d6 <__sfputc_r+0x1e>

080187e2 <__sfputs_r>:
 80187e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187e4:	0006      	movs	r6, r0
 80187e6:	000f      	movs	r7, r1
 80187e8:	0014      	movs	r4, r2
 80187ea:	18d5      	adds	r5, r2, r3
 80187ec:	42ac      	cmp	r4, r5
 80187ee:	d101      	bne.n	80187f4 <__sfputs_r+0x12>
 80187f0:	2000      	movs	r0, #0
 80187f2:	e007      	b.n	8018804 <__sfputs_r+0x22>
 80187f4:	7821      	ldrb	r1, [r4, #0]
 80187f6:	003a      	movs	r2, r7
 80187f8:	0030      	movs	r0, r6
 80187fa:	f7ff ffdd 	bl	80187b8 <__sfputc_r>
 80187fe:	3401      	adds	r4, #1
 8018800:	1c43      	adds	r3, r0, #1
 8018802:	d1f3      	bne.n	80187ec <__sfputs_r+0xa>
 8018804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018808 <_vfiprintf_r>:
 8018808:	b5f0      	push	{r4, r5, r6, r7, lr}
 801880a:	b0a1      	sub	sp, #132	; 0x84
 801880c:	0006      	movs	r6, r0
 801880e:	000c      	movs	r4, r1
 8018810:	001f      	movs	r7, r3
 8018812:	9203      	str	r2, [sp, #12]
 8018814:	2800      	cmp	r0, #0
 8018816:	d004      	beq.n	8018822 <_vfiprintf_r+0x1a>
 8018818:	6983      	ldr	r3, [r0, #24]
 801881a:	2b00      	cmp	r3, #0
 801881c:	d101      	bne.n	8018822 <_vfiprintf_r+0x1a>
 801881e:	f000 fd91 	bl	8019344 <__sinit>
 8018822:	4b8e      	ldr	r3, [pc, #568]	; (8018a5c <_vfiprintf_r+0x254>)
 8018824:	429c      	cmp	r4, r3
 8018826:	d11c      	bne.n	8018862 <_vfiprintf_r+0x5a>
 8018828:	6874      	ldr	r4, [r6, #4]
 801882a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801882c:	07db      	lsls	r3, r3, #31
 801882e:	d405      	bmi.n	801883c <_vfiprintf_r+0x34>
 8018830:	89a3      	ldrh	r3, [r4, #12]
 8018832:	059b      	lsls	r3, r3, #22
 8018834:	d402      	bmi.n	801883c <_vfiprintf_r+0x34>
 8018836:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018838:	f000 fe25 	bl	8019486 <__retarget_lock_acquire_recursive>
 801883c:	89a3      	ldrh	r3, [r4, #12]
 801883e:	071b      	lsls	r3, r3, #28
 8018840:	d502      	bpl.n	8018848 <_vfiprintf_r+0x40>
 8018842:	6923      	ldr	r3, [r4, #16]
 8018844:	2b00      	cmp	r3, #0
 8018846:	d11d      	bne.n	8018884 <_vfiprintf_r+0x7c>
 8018848:	0021      	movs	r1, r4
 801884a:	0030      	movs	r0, r6
 801884c:	f000 fbd4 	bl	8018ff8 <__swsetup_r>
 8018850:	2800      	cmp	r0, #0
 8018852:	d017      	beq.n	8018884 <_vfiprintf_r+0x7c>
 8018854:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018856:	07db      	lsls	r3, r3, #31
 8018858:	d50d      	bpl.n	8018876 <_vfiprintf_r+0x6e>
 801885a:	2001      	movs	r0, #1
 801885c:	4240      	negs	r0, r0
 801885e:	b021      	add	sp, #132	; 0x84
 8018860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018862:	4b7f      	ldr	r3, [pc, #508]	; (8018a60 <_vfiprintf_r+0x258>)
 8018864:	429c      	cmp	r4, r3
 8018866:	d101      	bne.n	801886c <_vfiprintf_r+0x64>
 8018868:	68b4      	ldr	r4, [r6, #8]
 801886a:	e7de      	b.n	801882a <_vfiprintf_r+0x22>
 801886c:	4b7d      	ldr	r3, [pc, #500]	; (8018a64 <_vfiprintf_r+0x25c>)
 801886e:	429c      	cmp	r4, r3
 8018870:	d1db      	bne.n	801882a <_vfiprintf_r+0x22>
 8018872:	68f4      	ldr	r4, [r6, #12]
 8018874:	e7d9      	b.n	801882a <_vfiprintf_r+0x22>
 8018876:	89a3      	ldrh	r3, [r4, #12]
 8018878:	059b      	lsls	r3, r3, #22
 801887a:	d4ee      	bmi.n	801885a <_vfiprintf_r+0x52>
 801887c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801887e:	f000 fe03 	bl	8019488 <__retarget_lock_release_recursive>
 8018882:	e7ea      	b.n	801885a <_vfiprintf_r+0x52>
 8018884:	2300      	movs	r3, #0
 8018886:	ad08      	add	r5, sp, #32
 8018888:	616b      	str	r3, [r5, #20]
 801888a:	3320      	adds	r3, #32
 801888c:	766b      	strb	r3, [r5, #25]
 801888e:	3310      	adds	r3, #16
 8018890:	76ab      	strb	r3, [r5, #26]
 8018892:	9707      	str	r7, [sp, #28]
 8018894:	9f03      	ldr	r7, [sp, #12]
 8018896:	783b      	ldrb	r3, [r7, #0]
 8018898:	2b00      	cmp	r3, #0
 801889a:	d001      	beq.n	80188a0 <_vfiprintf_r+0x98>
 801889c:	2b25      	cmp	r3, #37	; 0x25
 801889e:	d14e      	bne.n	801893e <_vfiprintf_r+0x136>
 80188a0:	9b03      	ldr	r3, [sp, #12]
 80188a2:	1afb      	subs	r3, r7, r3
 80188a4:	9305      	str	r3, [sp, #20]
 80188a6:	9b03      	ldr	r3, [sp, #12]
 80188a8:	429f      	cmp	r7, r3
 80188aa:	d00d      	beq.n	80188c8 <_vfiprintf_r+0xc0>
 80188ac:	9b05      	ldr	r3, [sp, #20]
 80188ae:	0021      	movs	r1, r4
 80188b0:	0030      	movs	r0, r6
 80188b2:	9a03      	ldr	r2, [sp, #12]
 80188b4:	f7ff ff95 	bl	80187e2 <__sfputs_r>
 80188b8:	1c43      	adds	r3, r0, #1
 80188ba:	d100      	bne.n	80188be <_vfiprintf_r+0xb6>
 80188bc:	e0b5      	b.n	8018a2a <_vfiprintf_r+0x222>
 80188be:	696a      	ldr	r2, [r5, #20]
 80188c0:	9b05      	ldr	r3, [sp, #20]
 80188c2:	4694      	mov	ip, r2
 80188c4:	4463      	add	r3, ip
 80188c6:	616b      	str	r3, [r5, #20]
 80188c8:	783b      	ldrb	r3, [r7, #0]
 80188ca:	2b00      	cmp	r3, #0
 80188cc:	d100      	bne.n	80188d0 <_vfiprintf_r+0xc8>
 80188ce:	e0ac      	b.n	8018a2a <_vfiprintf_r+0x222>
 80188d0:	2201      	movs	r2, #1
 80188d2:	1c7b      	adds	r3, r7, #1
 80188d4:	9303      	str	r3, [sp, #12]
 80188d6:	2300      	movs	r3, #0
 80188d8:	4252      	negs	r2, r2
 80188da:	606a      	str	r2, [r5, #4]
 80188dc:	a904      	add	r1, sp, #16
 80188de:	3254      	adds	r2, #84	; 0x54
 80188e0:	1852      	adds	r2, r2, r1
 80188e2:	602b      	str	r3, [r5, #0]
 80188e4:	60eb      	str	r3, [r5, #12]
 80188e6:	60ab      	str	r3, [r5, #8]
 80188e8:	7013      	strb	r3, [r2, #0]
 80188ea:	65ab      	str	r3, [r5, #88]	; 0x58
 80188ec:	9b03      	ldr	r3, [sp, #12]
 80188ee:	2205      	movs	r2, #5
 80188f0:	7819      	ldrb	r1, [r3, #0]
 80188f2:	485d      	ldr	r0, [pc, #372]	; (8018a68 <_vfiprintf_r+0x260>)
 80188f4:	f7ff fe9c 	bl	8018630 <memchr>
 80188f8:	9b03      	ldr	r3, [sp, #12]
 80188fa:	1c5f      	adds	r7, r3, #1
 80188fc:	2800      	cmp	r0, #0
 80188fe:	d120      	bne.n	8018942 <_vfiprintf_r+0x13a>
 8018900:	682a      	ldr	r2, [r5, #0]
 8018902:	06d3      	lsls	r3, r2, #27
 8018904:	d504      	bpl.n	8018910 <_vfiprintf_r+0x108>
 8018906:	2353      	movs	r3, #83	; 0x53
 8018908:	a904      	add	r1, sp, #16
 801890a:	185b      	adds	r3, r3, r1
 801890c:	2120      	movs	r1, #32
 801890e:	7019      	strb	r1, [r3, #0]
 8018910:	0713      	lsls	r3, r2, #28
 8018912:	d504      	bpl.n	801891e <_vfiprintf_r+0x116>
 8018914:	2353      	movs	r3, #83	; 0x53
 8018916:	a904      	add	r1, sp, #16
 8018918:	185b      	adds	r3, r3, r1
 801891a:	212b      	movs	r1, #43	; 0x2b
 801891c:	7019      	strb	r1, [r3, #0]
 801891e:	9b03      	ldr	r3, [sp, #12]
 8018920:	781b      	ldrb	r3, [r3, #0]
 8018922:	2b2a      	cmp	r3, #42	; 0x2a
 8018924:	d016      	beq.n	8018954 <_vfiprintf_r+0x14c>
 8018926:	2100      	movs	r1, #0
 8018928:	68eb      	ldr	r3, [r5, #12]
 801892a:	9f03      	ldr	r7, [sp, #12]
 801892c:	783a      	ldrb	r2, [r7, #0]
 801892e:	1c78      	adds	r0, r7, #1
 8018930:	3a30      	subs	r2, #48	; 0x30
 8018932:	4684      	mov	ip, r0
 8018934:	2a09      	cmp	r2, #9
 8018936:	d94f      	bls.n	80189d8 <_vfiprintf_r+0x1d0>
 8018938:	2900      	cmp	r1, #0
 801893a:	d111      	bne.n	8018960 <_vfiprintf_r+0x158>
 801893c:	e017      	b.n	801896e <_vfiprintf_r+0x166>
 801893e:	3701      	adds	r7, #1
 8018940:	e7a9      	b.n	8018896 <_vfiprintf_r+0x8e>
 8018942:	4b49      	ldr	r3, [pc, #292]	; (8018a68 <_vfiprintf_r+0x260>)
 8018944:	682a      	ldr	r2, [r5, #0]
 8018946:	1ac0      	subs	r0, r0, r3
 8018948:	2301      	movs	r3, #1
 801894a:	4083      	lsls	r3, r0
 801894c:	4313      	orrs	r3, r2
 801894e:	602b      	str	r3, [r5, #0]
 8018950:	9703      	str	r7, [sp, #12]
 8018952:	e7cb      	b.n	80188ec <_vfiprintf_r+0xe4>
 8018954:	9b07      	ldr	r3, [sp, #28]
 8018956:	1d19      	adds	r1, r3, #4
 8018958:	681b      	ldr	r3, [r3, #0]
 801895a:	9107      	str	r1, [sp, #28]
 801895c:	2b00      	cmp	r3, #0
 801895e:	db01      	blt.n	8018964 <_vfiprintf_r+0x15c>
 8018960:	930b      	str	r3, [sp, #44]	; 0x2c
 8018962:	e004      	b.n	801896e <_vfiprintf_r+0x166>
 8018964:	425b      	negs	r3, r3
 8018966:	60eb      	str	r3, [r5, #12]
 8018968:	2302      	movs	r3, #2
 801896a:	4313      	orrs	r3, r2
 801896c:	602b      	str	r3, [r5, #0]
 801896e:	783b      	ldrb	r3, [r7, #0]
 8018970:	2b2e      	cmp	r3, #46	; 0x2e
 8018972:	d10a      	bne.n	801898a <_vfiprintf_r+0x182>
 8018974:	787b      	ldrb	r3, [r7, #1]
 8018976:	2b2a      	cmp	r3, #42	; 0x2a
 8018978:	d137      	bne.n	80189ea <_vfiprintf_r+0x1e2>
 801897a:	9b07      	ldr	r3, [sp, #28]
 801897c:	3702      	adds	r7, #2
 801897e:	1d1a      	adds	r2, r3, #4
 8018980:	681b      	ldr	r3, [r3, #0]
 8018982:	9207      	str	r2, [sp, #28]
 8018984:	2b00      	cmp	r3, #0
 8018986:	db2d      	blt.n	80189e4 <_vfiprintf_r+0x1dc>
 8018988:	9309      	str	r3, [sp, #36]	; 0x24
 801898a:	2203      	movs	r2, #3
 801898c:	7839      	ldrb	r1, [r7, #0]
 801898e:	4837      	ldr	r0, [pc, #220]	; (8018a6c <_vfiprintf_r+0x264>)
 8018990:	f7ff fe4e 	bl	8018630 <memchr>
 8018994:	2800      	cmp	r0, #0
 8018996:	d007      	beq.n	80189a8 <_vfiprintf_r+0x1a0>
 8018998:	4b34      	ldr	r3, [pc, #208]	; (8018a6c <_vfiprintf_r+0x264>)
 801899a:	682a      	ldr	r2, [r5, #0]
 801899c:	1ac0      	subs	r0, r0, r3
 801899e:	2340      	movs	r3, #64	; 0x40
 80189a0:	4083      	lsls	r3, r0
 80189a2:	4313      	orrs	r3, r2
 80189a4:	3701      	adds	r7, #1
 80189a6:	602b      	str	r3, [r5, #0]
 80189a8:	7839      	ldrb	r1, [r7, #0]
 80189aa:	1c7b      	adds	r3, r7, #1
 80189ac:	2206      	movs	r2, #6
 80189ae:	4830      	ldr	r0, [pc, #192]	; (8018a70 <_vfiprintf_r+0x268>)
 80189b0:	9303      	str	r3, [sp, #12]
 80189b2:	7629      	strb	r1, [r5, #24]
 80189b4:	f7ff fe3c 	bl	8018630 <memchr>
 80189b8:	2800      	cmp	r0, #0
 80189ba:	d045      	beq.n	8018a48 <_vfiprintf_r+0x240>
 80189bc:	4b2d      	ldr	r3, [pc, #180]	; (8018a74 <_vfiprintf_r+0x26c>)
 80189be:	2b00      	cmp	r3, #0
 80189c0:	d127      	bne.n	8018a12 <_vfiprintf_r+0x20a>
 80189c2:	2207      	movs	r2, #7
 80189c4:	9b07      	ldr	r3, [sp, #28]
 80189c6:	3307      	adds	r3, #7
 80189c8:	4393      	bics	r3, r2
 80189ca:	3308      	adds	r3, #8
 80189cc:	9307      	str	r3, [sp, #28]
 80189ce:	696b      	ldr	r3, [r5, #20]
 80189d0:	9a04      	ldr	r2, [sp, #16]
 80189d2:	189b      	adds	r3, r3, r2
 80189d4:	616b      	str	r3, [r5, #20]
 80189d6:	e75d      	b.n	8018894 <_vfiprintf_r+0x8c>
 80189d8:	210a      	movs	r1, #10
 80189da:	434b      	muls	r3, r1
 80189dc:	4667      	mov	r7, ip
 80189de:	189b      	adds	r3, r3, r2
 80189e0:	3909      	subs	r1, #9
 80189e2:	e7a3      	b.n	801892c <_vfiprintf_r+0x124>
 80189e4:	2301      	movs	r3, #1
 80189e6:	425b      	negs	r3, r3
 80189e8:	e7ce      	b.n	8018988 <_vfiprintf_r+0x180>
 80189ea:	2300      	movs	r3, #0
 80189ec:	001a      	movs	r2, r3
 80189ee:	3701      	adds	r7, #1
 80189f0:	606b      	str	r3, [r5, #4]
 80189f2:	7839      	ldrb	r1, [r7, #0]
 80189f4:	1c78      	adds	r0, r7, #1
 80189f6:	3930      	subs	r1, #48	; 0x30
 80189f8:	4684      	mov	ip, r0
 80189fa:	2909      	cmp	r1, #9
 80189fc:	d903      	bls.n	8018a06 <_vfiprintf_r+0x1fe>
 80189fe:	2b00      	cmp	r3, #0
 8018a00:	d0c3      	beq.n	801898a <_vfiprintf_r+0x182>
 8018a02:	9209      	str	r2, [sp, #36]	; 0x24
 8018a04:	e7c1      	b.n	801898a <_vfiprintf_r+0x182>
 8018a06:	230a      	movs	r3, #10
 8018a08:	435a      	muls	r2, r3
 8018a0a:	4667      	mov	r7, ip
 8018a0c:	1852      	adds	r2, r2, r1
 8018a0e:	3b09      	subs	r3, #9
 8018a10:	e7ef      	b.n	80189f2 <_vfiprintf_r+0x1ea>
 8018a12:	ab07      	add	r3, sp, #28
 8018a14:	9300      	str	r3, [sp, #0]
 8018a16:	0022      	movs	r2, r4
 8018a18:	0029      	movs	r1, r5
 8018a1a:	0030      	movs	r0, r6
 8018a1c:	4b16      	ldr	r3, [pc, #88]	; (8018a78 <_vfiprintf_r+0x270>)
 8018a1e:	e000      	b.n	8018a22 <_vfiprintf_r+0x21a>
 8018a20:	bf00      	nop
 8018a22:	9004      	str	r0, [sp, #16]
 8018a24:	9b04      	ldr	r3, [sp, #16]
 8018a26:	3301      	adds	r3, #1
 8018a28:	d1d1      	bne.n	80189ce <_vfiprintf_r+0x1c6>
 8018a2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018a2c:	07db      	lsls	r3, r3, #31
 8018a2e:	d405      	bmi.n	8018a3c <_vfiprintf_r+0x234>
 8018a30:	89a3      	ldrh	r3, [r4, #12]
 8018a32:	059b      	lsls	r3, r3, #22
 8018a34:	d402      	bmi.n	8018a3c <_vfiprintf_r+0x234>
 8018a36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018a38:	f000 fd26 	bl	8019488 <__retarget_lock_release_recursive>
 8018a3c:	89a3      	ldrh	r3, [r4, #12]
 8018a3e:	065b      	lsls	r3, r3, #25
 8018a40:	d500      	bpl.n	8018a44 <_vfiprintf_r+0x23c>
 8018a42:	e70a      	b.n	801885a <_vfiprintf_r+0x52>
 8018a44:	980d      	ldr	r0, [sp, #52]	; 0x34
 8018a46:	e70a      	b.n	801885e <_vfiprintf_r+0x56>
 8018a48:	ab07      	add	r3, sp, #28
 8018a4a:	9300      	str	r3, [sp, #0]
 8018a4c:	0022      	movs	r2, r4
 8018a4e:	0029      	movs	r1, r5
 8018a50:	0030      	movs	r0, r6
 8018a52:	4b09      	ldr	r3, [pc, #36]	; (8018a78 <_vfiprintf_r+0x270>)
 8018a54:	f000 f882 	bl	8018b5c <_printf_i>
 8018a58:	e7e3      	b.n	8018a22 <_vfiprintf_r+0x21a>
 8018a5a:	46c0      	nop			; (mov r8, r8)
 8018a5c:	0801ac14 	.word	0x0801ac14
 8018a60:	0801ac34 	.word	0x0801ac34
 8018a64:	0801abf4 	.word	0x0801abf4
 8018a68:	0801abc0 	.word	0x0801abc0
 8018a6c:	0801abc6 	.word	0x0801abc6
 8018a70:	0801abca 	.word	0x0801abca
 8018a74:	00000000 	.word	0x00000000
 8018a78:	080187e3 	.word	0x080187e3

08018a7c <_printf_common>:
 8018a7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018a7e:	0015      	movs	r5, r2
 8018a80:	9301      	str	r3, [sp, #4]
 8018a82:	688a      	ldr	r2, [r1, #8]
 8018a84:	690b      	ldr	r3, [r1, #16]
 8018a86:	000c      	movs	r4, r1
 8018a88:	9000      	str	r0, [sp, #0]
 8018a8a:	4293      	cmp	r3, r2
 8018a8c:	da00      	bge.n	8018a90 <_printf_common+0x14>
 8018a8e:	0013      	movs	r3, r2
 8018a90:	0022      	movs	r2, r4
 8018a92:	602b      	str	r3, [r5, #0]
 8018a94:	3243      	adds	r2, #67	; 0x43
 8018a96:	7812      	ldrb	r2, [r2, #0]
 8018a98:	2a00      	cmp	r2, #0
 8018a9a:	d001      	beq.n	8018aa0 <_printf_common+0x24>
 8018a9c:	3301      	adds	r3, #1
 8018a9e:	602b      	str	r3, [r5, #0]
 8018aa0:	6823      	ldr	r3, [r4, #0]
 8018aa2:	069b      	lsls	r3, r3, #26
 8018aa4:	d502      	bpl.n	8018aac <_printf_common+0x30>
 8018aa6:	682b      	ldr	r3, [r5, #0]
 8018aa8:	3302      	adds	r3, #2
 8018aaa:	602b      	str	r3, [r5, #0]
 8018aac:	6822      	ldr	r2, [r4, #0]
 8018aae:	2306      	movs	r3, #6
 8018ab0:	0017      	movs	r7, r2
 8018ab2:	401f      	ands	r7, r3
 8018ab4:	421a      	tst	r2, r3
 8018ab6:	d027      	beq.n	8018b08 <_printf_common+0x8c>
 8018ab8:	0023      	movs	r3, r4
 8018aba:	3343      	adds	r3, #67	; 0x43
 8018abc:	781b      	ldrb	r3, [r3, #0]
 8018abe:	1e5a      	subs	r2, r3, #1
 8018ac0:	4193      	sbcs	r3, r2
 8018ac2:	6822      	ldr	r2, [r4, #0]
 8018ac4:	0692      	lsls	r2, r2, #26
 8018ac6:	d430      	bmi.n	8018b2a <_printf_common+0xae>
 8018ac8:	0022      	movs	r2, r4
 8018aca:	9901      	ldr	r1, [sp, #4]
 8018acc:	9800      	ldr	r0, [sp, #0]
 8018ace:	9e08      	ldr	r6, [sp, #32]
 8018ad0:	3243      	adds	r2, #67	; 0x43
 8018ad2:	47b0      	blx	r6
 8018ad4:	1c43      	adds	r3, r0, #1
 8018ad6:	d025      	beq.n	8018b24 <_printf_common+0xa8>
 8018ad8:	2306      	movs	r3, #6
 8018ada:	6820      	ldr	r0, [r4, #0]
 8018adc:	682a      	ldr	r2, [r5, #0]
 8018ade:	68e1      	ldr	r1, [r4, #12]
 8018ae0:	2500      	movs	r5, #0
 8018ae2:	4003      	ands	r3, r0
 8018ae4:	2b04      	cmp	r3, #4
 8018ae6:	d103      	bne.n	8018af0 <_printf_common+0x74>
 8018ae8:	1a8d      	subs	r5, r1, r2
 8018aea:	43eb      	mvns	r3, r5
 8018aec:	17db      	asrs	r3, r3, #31
 8018aee:	401d      	ands	r5, r3
 8018af0:	68a3      	ldr	r3, [r4, #8]
 8018af2:	6922      	ldr	r2, [r4, #16]
 8018af4:	4293      	cmp	r3, r2
 8018af6:	dd01      	ble.n	8018afc <_printf_common+0x80>
 8018af8:	1a9b      	subs	r3, r3, r2
 8018afa:	18ed      	adds	r5, r5, r3
 8018afc:	2700      	movs	r7, #0
 8018afe:	42bd      	cmp	r5, r7
 8018b00:	d120      	bne.n	8018b44 <_printf_common+0xc8>
 8018b02:	2000      	movs	r0, #0
 8018b04:	e010      	b.n	8018b28 <_printf_common+0xac>
 8018b06:	3701      	adds	r7, #1
 8018b08:	68e3      	ldr	r3, [r4, #12]
 8018b0a:	682a      	ldr	r2, [r5, #0]
 8018b0c:	1a9b      	subs	r3, r3, r2
 8018b0e:	42bb      	cmp	r3, r7
 8018b10:	ddd2      	ble.n	8018ab8 <_printf_common+0x3c>
 8018b12:	0022      	movs	r2, r4
 8018b14:	2301      	movs	r3, #1
 8018b16:	9901      	ldr	r1, [sp, #4]
 8018b18:	9800      	ldr	r0, [sp, #0]
 8018b1a:	9e08      	ldr	r6, [sp, #32]
 8018b1c:	3219      	adds	r2, #25
 8018b1e:	47b0      	blx	r6
 8018b20:	1c43      	adds	r3, r0, #1
 8018b22:	d1f0      	bne.n	8018b06 <_printf_common+0x8a>
 8018b24:	2001      	movs	r0, #1
 8018b26:	4240      	negs	r0, r0
 8018b28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8018b2a:	2030      	movs	r0, #48	; 0x30
 8018b2c:	18e1      	adds	r1, r4, r3
 8018b2e:	3143      	adds	r1, #67	; 0x43
 8018b30:	7008      	strb	r0, [r1, #0]
 8018b32:	0021      	movs	r1, r4
 8018b34:	1c5a      	adds	r2, r3, #1
 8018b36:	3145      	adds	r1, #69	; 0x45
 8018b38:	7809      	ldrb	r1, [r1, #0]
 8018b3a:	18a2      	adds	r2, r4, r2
 8018b3c:	3243      	adds	r2, #67	; 0x43
 8018b3e:	3302      	adds	r3, #2
 8018b40:	7011      	strb	r1, [r2, #0]
 8018b42:	e7c1      	b.n	8018ac8 <_printf_common+0x4c>
 8018b44:	0022      	movs	r2, r4
 8018b46:	2301      	movs	r3, #1
 8018b48:	9901      	ldr	r1, [sp, #4]
 8018b4a:	9800      	ldr	r0, [sp, #0]
 8018b4c:	9e08      	ldr	r6, [sp, #32]
 8018b4e:	321a      	adds	r2, #26
 8018b50:	47b0      	blx	r6
 8018b52:	1c43      	adds	r3, r0, #1
 8018b54:	d0e6      	beq.n	8018b24 <_printf_common+0xa8>
 8018b56:	3701      	adds	r7, #1
 8018b58:	e7d1      	b.n	8018afe <_printf_common+0x82>
	...

08018b5c <_printf_i>:
 8018b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018b5e:	b08b      	sub	sp, #44	; 0x2c
 8018b60:	9206      	str	r2, [sp, #24]
 8018b62:	000a      	movs	r2, r1
 8018b64:	3243      	adds	r2, #67	; 0x43
 8018b66:	9307      	str	r3, [sp, #28]
 8018b68:	9005      	str	r0, [sp, #20]
 8018b6a:	9204      	str	r2, [sp, #16]
 8018b6c:	7e0a      	ldrb	r2, [r1, #24]
 8018b6e:	000c      	movs	r4, r1
 8018b70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018b72:	2a78      	cmp	r2, #120	; 0x78
 8018b74:	d806      	bhi.n	8018b84 <_printf_i+0x28>
 8018b76:	2a62      	cmp	r2, #98	; 0x62
 8018b78:	d808      	bhi.n	8018b8c <_printf_i+0x30>
 8018b7a:	2a00      	cmp	r2, #0
 8018b7c:	d100      	bne.n	8018b80 <_printf_i+0x24>
 8018b7e:	e0c0      	b.n	8018d02 <_printf_i+0x1a6>
 8018b80:	2a58      	cmp	r2, #88	; 0x58
 8018b82:	d052      	beq.n	8018c2a <_printf_i+0xce>
 8018b84:	0026      	movs	r6, r4
 8018b86:	3642      	adds	r6, #66	; 0x42
 8018b88:	7032      	strb	r2, [r6, #0]
 8018b8a:	e022      	b.n	8018bd2 <_printf_i+0x76>
 8018b8c:	0010      	movs	r0, r2
 8018b8e:	3863      	subs	r0, #99	; 0x63
 8018b90:	2815      	cmp	r0, #21
 8018b92:	d8f7      	bhi.n	8018b84 <_printf_i+0x28>
 8018b94:	f7f7 fabe 	bl	8010114 <__gnu_thumb1_case_shi>
 8018b98:	001f0016 	.word	0x001f0016
 8018b9c:	fff6fff6 	.word	0xfff6fff6
 8018ba0:	fff6fff6 	.word	0xfff6fff6
 8018ba4:	fff6001f 	.word	0xfff6001f
 8018ba8:	fff6fff6 	.word	0xfff6fff6
 8018bac:	00a8fff6 	.word	0x00a8fff6
 8018bb0:	009a0036 	.word	0x009a0036
 8018bb4:	fff6fff6 	.word	0xfff6fff6
 8018bb8:	fff600b9 	.word	0xfff600b9
 8018bbc:	fff60036 	.word	0xfff60036
 8018bc0:	009efff6 	.word	0x009efff6
 8018bc4:	0026      	movs	r6, r4
 8018bc6:	681a      	ldr	r2, [r3, #0]
 8018bc8:	3642      	adds	r6, #66	; 0x42
 8018bca:	1d11      	adds	r1, r2, #4
 8018bcc:	6019      	str	r1, [r3, #0]
 8018bce:	6813      	ldr	r3, [r2, #0]
 8018bd0:	7033      	strb	r3, [r6, #0]
 8018bd2:	2301      	movs	r3, #1
 8018bd4:	e0a7      	b.n	8018d26 <_printf_i+0x1ca>
 8018bd6:	6808      	ldr	r0, [r1, #0]
 8018bd8:	6819      	ldr	r1, [r3, #0]
 8018bda:	1d0a      	adds	r2, r1, #4
 8018bdc:	0605      	lsls	r5, r0, #24
 8018bde:	d50b      	bpl.n	8018bf8 <_printf_i+0x9c>
 8018be0:	680d      	ldr	r5, [r1, #0]
 8018be2:	601a      	str	r2, [r3, #0]
 8018be4:	2d00      	cmp	r5, #0
 8018be6:	da03      	bge.n	8018bf0 <_printf_i+0x94>
 8018be8:	232d      	movs	r3, #45	; 0x2d
 8018bea:	9a04      	ldr	r2, [sp, #16]
 8018bec:	426d      	negs	r5, r5
 8018bee:	7013      	strb	r3, [r2, #0]
 8018bf0:	4b61      	ldr	r3, [pc, #388]	; (8018d78 <_printf_i+0x21c>)
 8018bf2:	270a      	movs	r7, #10
 8018bf4:	9303      	str	r3, [sp, #12]
 8018bf6:	e032      	b.n	8018c5e <_printf_i+0x102>
 8018bf8:	680d      	ldr	r5, [r1, #0]
 8018bfa:	601a      	str	r2, [r3, #0]
 8018bfc:	0641      	lsls	r1, r0, #25
 8018bfe:	d5f1      	bpl.n	8018be4 <_printf_i+0x88>
 8018c00:	b22d      	sxth	r5, r5
 8018c02:	e7ef      	b.n	8018be4 <_printf_i+0x88>
 8018c04:	680d      	ldr	r5, [r1, #0]
 8018c06:	6819      	ldr	r1, [r3, #0]
 8018c08:	1d08      	adds	r0, r1, #4
 8018c0a:	6018      	str	r0, [r3, #0]
 8018c0c:	062e      	lsls	r6, r5, #24
 8018c0e:	d501      	bpl.n	8018c14 <_printf_i+0xb8>
 8018c10:	680d      	ldr	r5, [r1, #0]
 8018c12:	e003      	b.n	8018c1c <_printf_i+0xc0>
 8018c14:	066d      	lsls	r5, r5, #25
 8018c16:	d5fb      	bpl.n	8018c10 <_printf_i+0xb4>
 8018c18:	680d      	ldr	r5, [r1, #0]
 8018c1a:	b2ad      	uxth	r5, r5
 8018c1c:	4b56      	ldr	r3, [pc, #344]	; (8018d78 <_printf_i+0x21c>)
 8018c1e:	270a      	movs	r7, #10
 8018c20:	9303      	str	r3, [sp, #12]
 8018c22:	2a6f      	cmp	r2, #111	; 0x6f
 8018c24:	d117      	bne.n	8018c56 <_printf_i+0xfa>
 8018c26:	2708      	movs	r7, #8
 8018c28:	e015      	b.n	8018c56 <_printf_i+0xfa>
 8018c2a:	3145      	adds	r1, #69	; 0x45
 8018c2c:	700a      	strb	r2, [r1, #0]
 8018c2e:	4a52      	ldr	r2, [pc, #328]	; (8018d78 <_printf_i+0x21c>)
 8018c30:	9203      	str	r2, [sp, #12]
 8018c32:	681a      	ldr	r2, [r3, #0]
 8018c34:	6821      	ldr	r1, [r4, #0]
 8018c36:	ca20      	ldmia	r2!, {r5}
 8018c38:	601a      	str	r2, [r3, #0]
 8018c3a:	0608      	lsls	r0, r1, #24
 8018c3c:	d550      	bpl.n	8018ce0 <_printf_i+0x184>
 8018c3e:	07cb      	lsls	r3, r1, #31
 8018c40:	d502      	bpl.n	8018c48 <_printf_i+0xec>
 8018c42:	2320      	movs	r3, #32
 8018c44:	4319      	orrs	r1, r3
 8018c46:	6021      	str	r1, [r4, #0]
 8018c48:	2710      	movs	r7, #16
 8018c4a:	2d00      	cmp	r5, #0
 8018c4c:	d103      	bne.n	8018c56 <_printf_i+0xfa>
 8018c4e:	2320      	movs	r3, #32
 8018c50:	6822      	ldr	r2, [r4, #0]
 8018c52:	439a      	bics	r2, r3
 8018c54:	6022      	str	r2, [r4, #0]
 8018c56:	0023      	movs	r3, r4
 8018c58:	2200      	movs	r2, #0
 8018c5a:	3343      	adds	r3, #67	; 0x43
 8018c5c:	701a      	strb	r2, [r3, #0]
 8018c5e:	6863      	ldr	r3, [r4, #4]
 8018c60:	60a3      	str	r3, [r4, #8]
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	db03      	blt.n	8018c6e <_printf_i+0x112>
 8018c66:	2204      	movs	r2, #4
 8018c68:	6821      	ldr	r1, [r4, #0]
 8018c6a:	4391      	bics	r1, r2
 8018c6c:	6021      	str	r1, [r4, #0]
 8018c6e:	2d00      	cmp	r5, #0
 8018c70:	d102      	bne.n	8018c78 <_printf_i+0x11c>
 8018c72:	9e04      	ldr	r6, [sp, #16]
 8018c74:	2b00      	cmp	r3, #0
 8018c76:	d00c      	beq.n	8018c92 <_printf_i+0x136>
 8018c78:	9e04      	ldr	r6, [sp, #16]
 8018c7a:	0028      	movs	r0, r5
 8018c7c:	0039      	movs	r1, r7
 8018c7e:	f7f7 fad9 	bl	8010234 <__aeabi_uidivmod>
 8018c82:	9b03      	ldr	r3, [sp, #12]
 8018c84:	3e01      	subs	r6, #1
 8018c86:	5c5b      	ldrb	r3, [r3, r1]
 8018c88:	7033      	strb	r3, [r6, #0]
 8018c8a:	002b      	movs	r3, r5
 8018c8c:	0005      	movs	r5, r0
 8018c8e:	429f      	cmp	r7, r3
 8018c90:	d9f3      	bls.n	8018c7a <_printf_i+0x11e>
 8018c92:	2f08      	cmp	r7, #8
 8018c94:	d109      	bne.n	8018caa <_printf_i+0x14e>
 8018c96:	6823      	ldr	r3, [r4, #0]
 8018c98:	07db      	lsls	r3, r3, #31
 8018c9a:	d506      	bpl.n	8018caa <_printf_i+0x14e>
 8018c9c:	6863      	ldr	r3, [r4, #4]
 8018c9e:	6922      	ldr	r2, [r4, #16]
 8018ca0:	4293      	cmp	r3, r2
 8018ca2:	dc02      	bgt.n	8018caa <_printf_i+0x14e>
 8018ca4:	2330      	movs	r3, #48	; 0x30
 8018ca6:	3e01      	subs	r6, #1
 8018ca8:	7033      	strb	r3, [r6, #0]
 8018caa:	9b04      	ldr	r3, [sp, #16]
 8018cac:	1b9b      	subs	r3, r3, r6
 8018cae:	6123      	str	r3, [r4, #16]
 8018cb0:	9b07      	ldr	r3, [sp, #28]
 8018cb2:	0021      	movs	r1, r4
 8018cb4:	9300      	str	r3, [sp, #0]
 8018cb6:	9805      	ldr	r0, [sp, #20]
 8018cb8:	9b06      	ldr	r3, [sp, #24]
 8018cba:	aa09      	add	r2, sp, #36	; 0x24
 8018cbc:	f7ff fede 	bl	8018a7c <_printf_common>
 8018cc0:	1c43      	adds	r3, r0, #1
 8018cc2:	d135      	bne.n	8018d30 <_printf_i+0x1d4>
 8018cc4:	2001      	movs	r0, #1
 8018cc6:	4240      	negs	r0, r0
 8018cc8:	b00b      	add	sp, #44	; 0x2c
 8018cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018ccc:	2220      	movs	r2, #32
 8018cce:	6809      	ldr	r1, [r1, #0]
 8018cd0:	430a      	orrs	r2, r1
 8018cd2:	6022      	str	r2, [r4, #0]
 8018cd4:	0022      	movs	r2, r4
 8018cd6:	2178      	movs	r1, #120	; 0x78
 8018cd8:	3245      	adds	r2, #69	; 0x45
 8018cda:	7011      	strb	r1, [r2, #0]
 8018cdc:	4a27      	ldr	r2, [pc, #156]	; (8018d7c <_printf_i+0x220>)
 8018cde:	e7a7      	b.n	8018c30 <_printf_i+0xd4>
 8018ce0:	0648      	lsls	r0, r1, #25
 8018ce2:	d5ac      	bpl.n	8018c3e <_printf_i+0xe2>
 8018ce4:	b2ad      	uxth	r5, r5
 8018ce6:	e7aa      	b.n	8018c3e <_printf_i+0xe2>
 8018ce8:	681a      	ldr	r2, [r3, #0]
 8018cea:	680d      	ldr	r5, [r1, #0]
 8018cec:	1d10      	adds	r0, r2, #4
 8018cee:	6949      	ldr	r1, [r1, #20]
 8018cf0:	6018      	str	r0, [r3, #0]
 8018cf2:	6813      	ldr	r3, [r2, #0]
 8018cf4:	062e      	lsls	r6, r5, #24
 8018cf6:	d501      	bpl.n	8018cfc <_printf_i+0x1a0>
 8018cf8:	6019      	str	r1, [r3, #0]
 8018cfa:	e002      	b.n	8018d02 <_printf_i+0x1a6>
 8018cfc:	066d      	lsls	r5, r5, #25
 8018cfe:	d5fb      	bpl.n	8018cf8 <_printf_i+0x19c>
 8018d00:	8019      	strh	r1, [r3, #0]
 8018d02:	2300      	movs	r3, #0
 8018d04:	9e04      	ldr	r6, [sp, #16]
 8018d06:	6123      	str	r3, [r4, #16]
 8018d08:	e7d2      	b.n	8018cb0 <_printf_i+0x154>
 8018d0a:	681a      	ldr	r2, [r3, #0]
 8018d0c:	1d11      	adds	r1, r2, #4
 8018d0e:	6019      	str	r1, [r3, #0]
 8018d10:	6816      	ldr	r6, [r2, #0]
 8018d12:	2100      	movs	r1, #0
 8018d14:	0030      	movs	r0, r6
 8018d16:	6862      	ldr	r2, [r4, #4]
 8018d18:	f7ff fc8a 	bl	8018630 <memchr>
 8018d1c:	2800      	cmp	r0, #0
 8018d1e:	d001      	beq.n	8018d24 <_printf_i+0x1c8>
 8018d20:	1b80      	subs	r0, r0, r6
 8018d22:	6060      	str	r0, [r4, #4]
 8018d24:	6863      	ldr	r3, [r4, #4]
 8018d26:	6123      	str	r3, [r4, #16]
 8018d28:	2300      	movs	r3, #0
 8018d2a:	9a04      	ldr	r2, [sp, #16]
 8018d2c:	7013      	strb	r3, [r2, #0]
 8018d2e:	e7bf      	b.n	8018cb0 <_printf_i+0x154>
 8018d30:	6923      	ldr	r3, [r4, #16]
 8018d32:	0032      	movs	r2, r6
 8018d34:	9906      	ldr	r1, [sp, #24]
 8018d36:	9805      	ldr	r0, [sp, #20]
 8018d38:	9d07      	ldr	r5, [sp, #28]
 8018d3a:	47a8      	blx	r5
 8018d3c:	1c43      	adds	r3, r0, #1
 8018d3e:	d0c1      	beq.n	8018cc4 <_printf_i+0x168>
 8018d40:	6823      	ldr	r3, [r4, #0]
 8018d42:	079b      	lsls	r3, r3, #30
 8018d44:	d415      	bmi.n	8018d72 <_printf_i+0x216>
 8018d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018d48:	68e0      	ldr	r0, [r4, #12]
 8018d4a:	4298      	cmp	r0, r3
 8018d4c:	dabc      	bge.n	8018cc8 <_printf_i+0x16c>
 8018d4e:	0018      	movs	r0, r3
 8018d50:	e7ba      	b.n	8018cc8 <_printf_i+0x16c>
 8018d52:	0022      	movs	r2, r4
 8018d54:	2301      	movs	r3, #1
 8018d56:	9906      	ldr	r1, [sp, #24]
 8018d58:	9805      	ldr	r0, [sp, #20]
 8018d5a:	9e07      	ldr	r6, [sp, #28]
 8018d5c:	3219      	adds	r2, #25
 8018d5e:	47b0      	blx	r6
 8018d60:	1c43      	adds	r3, r0, #1
 8018d62:	d0af      	beq.n	8018cc4 <_printf_i+0x168>
 8018d64:	3501      	adds	r5, #1
 8018d66:	68e3      	ldr	r3, [r4, #12]
 8018d68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018d6a:	1a9b      	subs	r3, r3, r2
 8018d6c:	42ab      	cmp	r3, r5
 8018d6e:	dcf0      	bgt.n	8018d52 <_printf_i+0x1f6>
 8018d70:	e7e9      	b.n	8018d46 <_printf_i+0x1ea>
 8018d72:	2500      	movs	r5, #0
 8018d74:	e7f7      	b.n	8018d66 <_printf_i+0x20a>
 8018d76:	46c0      	nop			; (mov r8, r8)
 8018d78:	0801abd1 	.word	0x0801abd1
 8018d7c:	0801abe2 	.word	0x0801abe2

08018d80 <iprintf>:
 8018d80:	b40f      	push	{r0, r1, r2, r3}
 8018d82:	4b0b      	ldr	r3, [pc, #44]	; (8018db0 <iprintf+0x30>)
 8018d84:	b513      	push	{r0, r1, r4, lr}
 8018d86:	681c      	ldr	r4, [r3, #0]
 8018d88:	2c00      	cmp	r4, #0
 8018d8a:	d005      	beq.n	8018d98 <iprintf+0x18>
 8018d8c:	69a3      	ldr	r3, [r4, #24]
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	d102      	bne.n	8018d98 <iprintf+0x18>
 8018d92:	0020      	movs	r0, r4
 8018d94:	f000 fad6 	bl	8019344 <__sinit>
 8018d98:	ab05      	add	r3, sp, #20
 8018d9a:	0020      	movs	r0, r4
 8018d9c:	9a04      	ldr	r2, [sp, #16]
 8018d9e:	68a1      	ldr	r1, [r4, #8]
 8018da0:	9301      	str	r3, [sp, #4]
 8018da2:	f7ff fd31 	bl	8018808 <_vfiprintf_r>
 8018da6:	bc16      	pop	{r1, r2, r4}
 8018da8:	bc08      	pop	{r3}
 8018daa:	b004      	add	sp, #16
 8018dac:	4718      	bx	r3
 8018dae:	46c0      	nop			; (mov r8, r8)
 8018db0:	200008b4 	.word	0x200008b4

08018db4 <_puts_r>:
 8018db4:	b570      	push	{r4, r5, r6, lr}
 8018db6:	0005      	movs	r5, r0
 8018db8:	000e      	movs	r6, r1
 8018dba:	2800      	cmp	r0, #0
 8018dbc:	d004      	beq.n	8018dc8 <_puts_r+0x14>
 8018dbe:	6983      	ldr	r3, [r0, #24]
 8018dc0:	2b00      	cmp	r3, #0
 8018dc2:	d101      	bne.n	8018dc8 <_puts_r+0x14>
 8018dc4:	f000 fabe 	bl	8019344 <__sinit>
 8018dc8:	69ab      	ldr	r3, [r5, #24]
 8018dca:	68ac      	ldr	r4, [r5, #8]
 8018dcc:	2b00      	cmp	r3, #0
 8018dce:	d102      	bne.n	8018dd6 <_puts_r+0x22>
 8018dd0:	0028      	movs	r0, r5
 8018dd2:	f000 fab7 	bl	8019344 <__sinit>
 8018dd6:	4b2d      	ldr	r3, [pc, #180]	; (8018e8c <_puts_r+0xd8>)
 8018dd8:	429c      	cmp	r4, r3
 8018dda:	d122      	bne.n	8018e22 <_puts_r+0x6e>
 8018ddc:	686c      	ldr	r4, [r5, #4]
 8018dde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018de0:	07db      	lsls	r3, r3, #31
 8018de2:	d405      	bmi.n	8018df0 <_puts_r+0x3c>
 8018de4:	89a3      	ldrh	r3, [r4, #12]
 8018de6:	059b      	lsls	r3, r3, #22
 8018de8:	d402      	bmi.n	8018df0 <_puts_r+0x3c>
 8018dea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018dec:	f000 fb4b 	bl	8019486 <__retarget_lock_acquire_recursive>
 8018df0:	89a3      	ldrh	r3, [r4, #12]
 8018df2:	071b      	lsls	r3, r3, #28
 8018df4:	d502      	bpl.n	8018dfc <_puts_r+0x48>
 8018df6:	6923      	ldr	r3, [r4, #16]
 8018df8:	2b00      	cmp	r3, #0
 8018dfa:	d129      	bne.n	8018e50 <_puts_r+0x9c>
 8018dfc:	0021      	movs	r1, r4
 8018dfe:	0028      	movs	r0, r5
 8018e00:	f000 f8fa 	bl	8018ff8 <__swsetup_r>
 8018e04:	2800      	cmp	r0, #0
 8018e06:	d023      	beq.n	8018e50 <_puts_r+0x9c>
 8018e08:	2501      	movs	r5, #1
 8018e0a:	426d      	negs	r5, r5
 8018e0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018e0e:	07db      	lsls	r3, r3, #31
 8018e10:	d405      	bmi.n	8018e1e <_puts_r+0x6a>
 8018e12:	89a3      	ldrh	r3, [r4, #12]
 8018e14:	059b      	lsls	r3, r3, #22
 8018e16:	d402      	bmi.n	8018e1e <_puts_r+0x6a>
 8018e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018e1a:	f000 fb35 	bl	8019488 <__retarget_lock_release_recursive>
 8018e1e:	0028      	movs	r0, r5
 8018e20:	bd70      	pop	{r4, r5, r6, pc}
 8018e22:	4b1b      	ldr	r3, [pc, #108]	; (8018e90 <_puts_r+0xdc>)
 8018e24:	429c      	cmp	r4, r3
 8018e26:	d101      	bne.n	8018e2c <_puts_r+0x78>
 8018e28:	68ac      	ldr	r4, [r5, #8]
 8018e2a:	e7d8      	b.n	8018dde <_puts_r+0x2a>
 8018e2c:	4b19      	ldr	r3, [pc, #100]	; (8018e94 <_puts_r+0xe0>)
 8018e2e:	429c      	cmp	r4, r3
 8018e30:	d1d5      	bne.n	8018dde <_puts_r+0x2a>
 8018e32:	68ec      	ldr	r4, [r5, #12]
 8018e34:	e7d3      	b.n	8018dde <_puts_r+0x2a>
 8018e36:	3601      	adds	r6, #1
 8018e38:	60a3      	str	r3, [r4, #8]
 8018e3a:	2b00      	cmp	r3, #0
 8018e3c:	da04      	bge.n	8018e48 <_puts_r+0x94>
 8018e3e:	69a2      	ldr	r2, [r4, #24]
 8018e40:	429a      	cmp	r2, r3
 8018e42:	dc16      	bgt.n	8018e72 <_puts_r+0xbe>
 8018e44:	290a      	cmp	r1, #10
 8018e46:	d014      	beq.n	8018e72 <_puts_r+0xbe>
 8018e48:	6823      	ldr	r3, [r4, #0]
 8018e4a:	1c5a      	adds	r2, r3, #1
 8018e4c:	6022      	str	r2, [r4, #0]
 8018e4e:	7019      	strb	r1, [r3, #0]
 8018e50:	68a3      	ldr	r3, [r4, #8]
 8018e52:	7831      	ldrb	r1, [r6, #0]
 8018e54:	3b01      	subs	r3, #1
 8018e56:	2900      	cmp	r1, #0
 8018e58:	d1ed      	bne.n	8018e36 <_puts_r+0x82>
 8018e5a:	60a3      	str	r3, [r4, #8]
 8018e5c:	2b00      	cmp	r3, #0
 8018e5e:	da0f      	bge.n	8018e80 <_puts_r+0xcc>
 8018e60:	0028      	movs	r0, r5
 8018e62:	0022      	movs	r2, r4
 8018e64:	310a      	adds	r1, #10
 8018e66:	f000 f871 	bl	8018f4c <__swbuf_r>
 8018e6a:	250a      	movs	r5, #10
 8018e6c:	1c43      	adds	r3, r0, #1
 8018e6e:	d1cd      	bne.n	8018e0c <_puts_r+0x58>
 8018e70:	e7ca      	b.n	8018e08 <_puts_r+0x54>
 8018e72:	0022      	movs	r2, r4
 8018e74:	0028      	movs	r0, r5
 8018e76:	f000 f869 	bl	8018f4c <__swbuf_r>
 8018e7a:	1c43      	adds	r3, r0, #1
 8018e7c:	d1e8      	bne.n	8018e50 <_puts_r+0x9c>
 8018e7e:	e7c3      	b.n	8018e08 <_puts_r+0x54>
 8018e80:	250a      	movs	r5, #10
 8018e82:	6823      	ldr	r3, [r4, #0]
 8018e84:	1c5a      	adds	r2, r3, #1
 8018e86:	6022      	str	r2, [r4, #0]
 8018e88:	701d      	strb	r5, [r3, #0]
 8018e8a:	e7bf      	b.n	8018e0c <_puts_r+0x58>
 8018e8c:	0801ac14 	.word	0x0801ac14
 8018e90:	0801ac34 	.word	0x0801ac34
 8018e94:	0801abf4 	.word	0x0801abf4

08018e98 <puts>:
 8018e98:	b510      	push	{r4, lr}
 8018e9a:	4b03      	ldr	r3, [pc, #12]	; (8018ea8 <puts+0x10>)
 8018e9c:	0001      	movs	r1, r0
 8018e9e:	6818      	ldr	r0, [r3, #0]
 8018ea0:	f7ff ff88 	bl	8018db4 <_puts_r>
 8018ea4:	bd10      	pop	{r4, pc}
 8018ea6:	46c0      	nop			; (mov r8, r8)
 8018ea8:	200008b4 	.word	0x200008b4

08018eac <_sbrk_r>:
 8018eac:	2300      	movs	r3, #0
 8018eae:	b570      	push	{r4, r5, r6, lr}
 8018eb0:	4d06      	ldr	r5, [pc, #24]	; (8018ecc <_sbrk_r+0x20>)
 8018eb2:	0004      	movs	r4, r0
 8018eb4:	0008      	movs	r0, r1
 8018eb6:	602b      	str	r3, [r5, #0]
 8018eb8:	f000 fed6 	bl	8019c68 <_sbrk>
 8018ebc:	1c43      	adds	r3, r0, #1
 8018ebe:	d103      	bne.n	8018ec8 <_sbrk_r+0x1c>
 8018ec0:	682b      	ldr	r3, [r5, #0]
 8018ec2:	2b00      	cmp	r3, #0
 8018ec4:	d000      	beq.n	8018ec8 <_sbrk_r+0x1c>
 8018ec6:	6023      	str	r3, [r4, #0]
 8018ec8:	bd70      	pop	{r4, r5, r6, pc}
 8018eca:	46c0      	nop			; (mov r8, r8)
 8018ecc:	2000143c 	.word	0x2000143c

08018ed0 <siprintf>:
 8018ed0:	b40e      	push	{r1, r2, r3}
 8018ed2:	b500      	push	{lr}
 8018ed4:	490b      	ldr	r1, [pc, #44]	; (8018f04 <siprintf+0x34>)
 8018ed6:	b09c      	sub	sp, #112	; 0x70
 8018ed8:	ab1d      	add	r3, sp, #116	; 0x74
 8018eda:	9002      	str	r0, [sp, #8]
 8018edc:	9006      	str	r0, [sp, #24]
 8018ede:	9107      	str	r1, [sp, #28]
 8018ee0:	9104      	str	r1, [sp, #16]
 8018ee2:	4809      	ldr	r0, [pc, #36]	; (8018f08 <siprintf+0x38>)
 8018ee4:	4909      	ldr	r1, [pc, #36]	; (8018f0c <siprintf+0x3c>)
 8018ee6:	cb04      	ldmia	r3!, {r2}
 8018ee8:	9105      	str	r1, [sp, #20]
 8018eea:	6800      	ldr	r0, [r0, #0]
 8018eec:	a902      	add	r1, sp, #8
 8018eee:	9301      	str	r3, [sp, #4]
 8018ef0:	f000 fbe4 	bl	80196bc <_svfiprintf_r>
 8018ef4:	2300      	movs	r3, #0
 8018ef6:	9a02      	ldr	r2, [sp, #8]
 8018ef8:	7013      	strb	r3, [r2, #0]
 8018efa:	b01c      	add	sp, #112	; 0x70
 8018efc:	bc08      	pop	{r3}
 8018efe:	b003      	add	sp, #12
 8018f00:	4718      	bx	r3
 8018f02:	46c0      	nop			; (mov r8, r8)
 8018f04:	7fffffff 	.word	0x7fffffff
 8018f08:	200008b4 	.word	0x200008b4
 8018f0c:	ffff0208 	.word	0xffff0208

08018f10 <strcpy>:
 8018f10:	0003      	movs	r3, r0
 8018f12:	780a      	ldrb	r2, [r1, #0]
 8018f14:	3101      	adds	r1, #1
 8018f16:	701a      	strb	r2, [r3, #0]
 8018f18:	3301      	adds	r3, #1
 8018f1a:	2a00      	cmp	r2, #0
 8018f1c:	d1f9      	bne.n	8018f12 <strcpy+0x2>
 8018f1e:	4770      	bx	lr

08018f20 <strstr>:
 8018f20:	780a      	ldrb	r2, [r1, #0]
 8018f22:	b530      	push	{r4, r5, lr}
 8018f24:	2a00      	cmp	r2, #0
 8018f26:	d10c      	bne.n	8018f42 <strstr+0x22>
 8018f28:	bd30      	pop	{r4, r5, pc}
 8018f2a:	429a      	cmp	r2, r3
 8018f2c:	d108      	bne.n	8018f40 <strstr+0x20>
 8018f2e:	2301      	movs	r3, #1
 8018f30:	5ccc      	ldrb	r4, [r1, r3]
 8018f32:	2c00      	cmp	r4, #0
 8018f34:	d0f8      	beq.n	8018f28 <strstr+0x8>
 8018f36:	5cc5      	ldrb	r5, [r0, r3]
 8018f38:	42a5      	cmp	r5, r4
 8018f3a:	d101      	bne.n	8018f40 <strstr+0x20>
 8018f3c:	3301      	adds	r3, #1
 8018f3e:	e7f7      	b.n	8018f30 <strstr+0x10>
 8018f40:	3001      	adds	r0, #1
 8018f42:	7803      	ldrb	r3, [r0, #0]
 8018f44:	2b00      	cmp	r3, #0
 8018f46:	d1f0      	bne.n	8018f2a <strstr+0xa>
 8018f48:	0018      	movs	r0, r3
 8018f4a:	e7ed      	b.n	8018f28 <strstr+0x8>

08018f4c <__swbuf_r>:
 8018f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f4e:	0005      	movs	r5, r0
 8018f50:	000e      	movs	r6, r1
 8018f52:	0014      	movs	r4, r2
 8018f54:	2800      	cmp	r0, #0
 8018f56:	d004      	beq.n	8018f62 <__swbuf_r+0x16>
 8018f58:	6983      	ldr	r3, [r0, #24]
 8018f5a:	2b00      	cmp	r3, #0
 8018f5c:	d101      	bne.n	8018f62 <__swbuf_r+0x16>
 8018f5e:	f000 f9f1 	bl	8019344 <__sinit>
 8018f62:	4b22      	ldr	r3, [pc, #136]	; (8018fec <__swbuf_r+0xa0>)
 8018f64:	429c      	cmp	r4, r3
 8018f66:	d12e      	bne.n	8018fc6 <__swbuf_r+0x7a>
 8018f68:	686c      	ldr	r4, [r5, #4]
 8018f6a:	69a3      	ldr	r3, [r4, #24]
 8018f6c:	60a3      	str	r3, [r4, #8]
 8018f6e:	89a3      	ldrh	r3, [r4, #12]
 8018f70:	071b      	lsls	r3, r3, #28
 8018f72:	d532      	bpl.n	8018fda <__swbuf_r+0x8e>
 8018f74:	6923      	ldr	r3, [r4, #16]
 8018f76:	2b00      	cmp	r3, #0
 8018f78:	d02f      	beq.n	8018fda <__swbuf_r+0x8e>
 8018f7a:	6823      	ldr	r3, [r4, #0]
 8018f7c:	6922      	ldr	r2, [r4, #16]
 8018f7e:	b2f7      	uxtb	r7, r6
 8018f80:	1a98      	subs	r0, r3, r2
 8018f82:	6963      	ldr	r3, [r4, #20]
 8018f84:	b2f6      	uxtb	r6, r6
 8018f86:	4283      	cmp	r3, r0
 8018f88:	dc05      	bgt.n	8018f96 <__swbuf_r+0x4a>
 8018f8a:	0021      	movs	r1, r4
 8018f8c:	0028      	movs	r0, r5
 8018f8e:	f000 f937 	bl	8019200 <_fflush_r>
 8018f92:	2800      	cmp	r0, #0
 8018f94:	d127      	bne.n	8018fe6 <__swbuf_r+0x9a>
 8018f96:	68a3      	ldr	r3, [r4, #8]
 8018f98:	3001      	adds	r0, #1
 8018f9a:	3b01      	subs	r3, #1
 8018f9c:	60a3      	str	r3, [r4, #8]
 8018f9e:	6823      	ldr	r3, [r4, #0]
 8018fa0:	1c5a      	adds	r2, r3, #1
 8018fa2:	6022      	str	r2, [r4, #0]
 8018fa4:	701f      	strb	r7, [r3, #0]
 8018fa6:	6963      	ldr	r3, [r4, #20]
 8018fa8:	4283      	cmp	r3, r0
 8018faa:	d004      	beq.n	8018fb6 <__swbuf_r+0x6a>
 8018fac:	89a3      	ldrh	r3, [r4, #12]
 8018fae:	07db      	lsls	r3, r3, #31
 8018fb0:	d507      	bpl.n	8018fc2 <__swbuf_r+0x76>
 8018fb2:	2e0a      	cmp	r6, #10
 8018fb4:	d105      	bne.n	8018fc2 <__swbuf_r+0x76>
 8018fb6:	0021      	movs	r1, r4
 8018fb8:	0028      	movs	r0, r5
 8018fba:	f000 f921 	bl	8019200 <_fflush_r>
 8018fbe:	2800      	cmp	r0, #0
 8018fc0:	d111      	bne.n	8018fe6 <__swbuf_r+0x9a>
 8018fc2:	0030      	movs	r0, r6
 8018fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018fc6:	4b0a      	ldr	r3, [pc, #40]	; (8018ff0 <__swbuf_r+0xa4>)
 8018fc8:	429c      	cmp	r4, r3
 8018fca:	d101      	bne.n	8018fd0 <__swbuf_r+0x84>
 8018fcc:	68ac      	ldr	r4, [r5, #8]
 8018fce:	e7cc      	b.n	8018f6a <__swbuf_r+0x1e>
 8018fd0:	4b08      	ldr	r3, [pc, #32]	; (8018ff4 <__swbuf_r+0xa8>)
 8018fd2:	429c      	cmp	r4, r3
 8018fd4:	d1c9      	bne.n	8018f6a <__swbuf_r+0x1e>
 8018fd6:	68ec      	ldr	r4, [r5, #12]
 8018fd8:	e7c7      	b.n	8018f6a <__swbuf_r+0x1e>
 8018fda:	0021      	movs	r1, r4
 8018fdc:	0028      	movs	r0, r5
 8018fde:	f000 f80b 	bl	8018ff8 <__swsetup_r>
 8018fe2:	2800      	cmp	r0, #0
 8018fe4:	d0c9      	beq.n	8018f7a <__swbuf_r+0x2e>
 8018fe6:	2601      	movs	r6, #1
 8018fe8:	4276      	negs	r6, r6
 8018fea:	e7ea      	b.n	8018fc2 <__swbuf_r+0x76>
 8018fec:	0801ac14 	.word	0x0801ac14
 8018ff0:	0801ac34 	.word	0x0801ac34
 8018ff4:	0801abf4 	.word	0x0801abf4

08018ff8 <__swsetup_r>:
 8018ff8:	4b37      	ldr	r3, [pc, #220]	; (80190d8 <__swsetup_r+0xe0>)
 8018ffa:	b570      	push	{r4, r5, r6, lr}
 8018ffc:	681d      	ldr	r5, [r3, #0]
 8018ffe:	0006      	movs	r6, r0
 8019000:	000c      	movs	r4, r1
 8019002:	2d00      	cmp	r5, #0
 8019004:	d005      	beq.n	8019012 <__swsetup_r+0x1a>
 8019006:	69ab      	ldr	r3, [r5, #24]
 8019008:	2b00      	cmp	r3, #0
 801900a:	d102      	bne.n	8019012 <__swsetup_r+0x1a>
 801900c:	0028      	movs	r0, r5
 801900e:	f000 f999 	bl	8019344 <__sinit>
 8019012:	4b32      	ldr	r3, [pc, #200]	; (80190dc <__swsetup_r+0xe4>)
 8019014:	429c      	cmp	r4, r3
 8019016:	d10f      	bne.n	8019038 <__swsetup_r+0x40>
 8019018:	686c      	ldr	r4, [r5, #4]
 801901a:	230c      	movs	r3, #12
 801901c:	5ee2      	ldrsh	r2, [r4, r3]
 801901e:	b293      	uxth	r3, r2
 8019020:	0711      	lsls	r1, r2, #28
 8019022:	d42d      	bmi.n	8019080 <__swsetup_r+0x88>
 8019024:	06d9      	lsls	r1, r3, #27
 8019026:	d411      	bmi.n	801904c <__swsetup_r+0x54>
 8019028:	2309      	movs	r3, #9
 801902a:	2001      	movs	r0, #1
 801902c:	6033      	str	r3, [r6, #0]
 801902e:	3337      	adds	r3, #55	; 0x37
 8019030:	4313      	orrs	r3, r2
 8019032:	81a3      	strh	r3, [r4, #12]
 8019034:	4240      	negs	r0, r0
 8019036:	bd70      	pop	{r4, r5, r6, pc}
 8019038:	4b29      	ldr	r3, [pc, #164]	; (80190e0 <__swsetup_r+0xe8>)
 801903a:	429c      	cmp	r4, r3
 801903c:	d101      	bne.n	8019042 <__swsetup_r+0x4a>
 801903e:	68ac      	ldr	r4, [r5, #8]
 8019040:	e7eb      	b.n	801901a <__swsetup_r+0x22>
 8019042:	4b28      	ldr	r3, [pc, #160]	; (80190e4 <__swsetup_r+0xec>)
 8019044:	429c      	cmp	r4, r3
 8019046:	d1e8      	bne.n	801901a <__swsetup_r+0x22>
 8019048:	68ec      	ldr	r4, [r5, #12]
 801904a:	e7e6      	b.n	801901a <__swsetup_r+0x22>
 801904c:	075b      	lsls	r3, r3, #29
 801904e:	d513      	bpl.n	8019078 <__swsetup_r+0x80>
 8019050:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019052:	2900      	cmp	r1, #0
 8019054:	d008      	beq.n	8019068 <__swsetup_r+0x70>
 8019056:	0023      	movs	r3, r4
 8019058:	3344      	adds	r3, #68	; 0x44
 801905a:	4299      	cmp	r1, r3
 801905c:	d002      	beq.n	8019064 <__swsetup_r+0x6c>
 801905e:	0030      	movs	r0, r6
 8019060:	f7ff fb02 	bl	8018668 <_free_r>
 8019064:	2300      	movs	r3, #0
 8019066:	6363      	str	r3, [r4, #52]	; 0x34
 8019068:	2224      	movs	r2, #36	; 0x24
 801906a:	89a3      	ldrh	r3, [r4, #12]
 801906c:	4393      	bics	r3, r2
 801906e:	81a3      	strh	r3, [r4, #12]
 8019070:	2300      	movs	r3, #0
 8019072:	6063      	str	r3, [r4, #4]
 8019074:	6923      	ldr	r3, [r4, #16]
 8019076:	6023      	str	r3, [r4, #0]
 8019078:	2308      	movs	r3, #8
 801907a:	89a2      	ldrh	r2, [r4, #12]
 801907c:	4313      	orrs	r3, r2
 801907e:	81a3      	strh	r3, [r4, #12]
 8019080:	6923      	ldr	r3, [r4, #16]
 8019082:	2b00      	cmp	r3, #0
 8019084:	d10b      	bne.n	801909e <__swsetup_r+0xa6>
 8019086:	21a0      	movs	r1, #160	; 0xa0
 8019088:	2280      	movs	r2, #128	; 0x80
 801908a:	89a3      	ldrh	r3, [r4, #12]
 801908c:	0089      	lsls	r1, r1, #2
 801908e:	0092      	lsls	r2, r2, #2
 8019090:	400b      	ands	r3, r1
 8019092:	4293      	cmp	r3, r2
 8019094:	d003      	beq.n	801909e <__swsetup_r+0xa6>
 8019096:	0021      	movs	r1, r4
 8019098:	0030      	movs	r0, r6
 801909a:	f000 fa1f 	bl	80194dc <__smakebuf_r>
 801909e:	220c      	movs	r2, #12
 80190a0:	5ea3      	ldrsh	r3, [r4, r2]
 80190a2:	2001      	movs	r0, #1
 80190a4:	001a      	movs	r2, r3
 80190a6:	b299      	uxth	r1, r3
 80190a8:	4002      	ands	r2, r0
 80190aa:	4203      	tst	r3, r0
 80190ac:	d00f      	beq.n	80190ce <__swsetup_r+0xd6>
 80190ae:	2200      	movs	r2, #0
 80190b0:	60a2      	str	r2, [r4, #8]
 80190b2:	6962      	ldr	r2, [r4, #20]
 80190b4:	4252      	negs	r2, r2
 80190b6:	61a2      	str	r2, [r4, #24]
 80190b8:	2000      	movs	r0, #0
 80190ba:	6922      	ldr	r2, [r4, #16]
 80190bc:	4282      	cmp	r2, r0
 80190be:	d1ba      	bne.n	8019036 <__swsetup_r+0x3e>
 80190c0:	060a      	lsls	r2, r1, #24
 80190c2:	d5b8      	bpl.n	8019036 <__swsetup_r+0x3e>
 80190c4:	2240      	movs	r2, #64	; 0x40
 80190c6:	4313      	orrs	r3, r2
 80190c8:	81a3      	strh	r3, [r4, #12]
 80190ca:	3801      	subs	r0, #1
 80190cc:	e7b3      	b.n	8019036 <__swsetup_r+0x3e>
 80190ce:	0788      	lsls	r0, r1, #30
 80190d0:	d400      	bmi.n	80190d4 <__swsetup_r+0xdc>
 80190d2:	6962      	ldr	r2, [r4, #20]
 80190d4:	60a2      	str	r2, [r4, #8]
 80190d6:	e7ef      	b.n	80190b8 <__swsetup_r+0xc0>
 80190d8:	200008b4 	.word	0x200008b4
 80190dc:	0801ac14 	.word	0x0801ac14
 80190e0:	0801ac34 	.word	0x0801ac34
 80190e4:	0801abf4 	.word	0x0801abf4

080190e8 <__sflush_r>:
 80190e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80190ea:	898b      	ldrh	r3, [r1, #12]
 80190ec:	0005      	movs	r5, r0
 80190ee:	000c      	movs	r4, r1
 80190f0:	071a      	lsls	r2, r3, #28
 80190f2:	d45f      	bmi.n	80191b4 <__sflush_r+0xcc>
 80190f4:	684a      	ldr	r2, [r1, #4]
 80190f6:	2a00      	cmp	r2, #0
 80190f8:	dc04      	bgt.n	8019104 <__sflush_r+0x1c>
 80190fa:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80190fc:	2a00      	cmp	r2, #0
 80190fe:	dc01      	bgt.n	8019104 <__sflush_r+0x1c>
 8019100:	2000      	movs	r0, #0
 8019102:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8019104:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8019106:	2f00      	cmp	r7, #0
 8019108:	d0fa      	beq.n	8019100 <__sflush_r+0x18>
 801910a:	2200      	movs	r2, #0
 801910c:	2180      	movs	r1, #128	; 0x80
 801910e:	682e      	ldr	r6, [r5, #0]
 8019110:	602a      	str	r2, [r5, #0]
 8019112:	001a      	movs	r2, r3
 8019114:	0149      	lsls	r1, r1, #5
 8019116:	400a      	ands	r2, r1
 8019118:	420b      	tst	r3, r1
 801911a:	d034      	beq.n	8019186 <__sflush_r+0x9e>
 801911c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801911e:	89a3      	ldrh	r3, [r4, #12]
 8019120:	075b      	lsls	r3, r3, #29
 8019122:	d506      	bpl.n	8019132 <__sflush_r+0x4a>
 8019124:	6863      	ldr	r3, [r4, #4]
 8019126:	1ac0      	subs	r0, r0, r3
 8019128:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801912a:	2b00      	cmp	r3, #0
 801912c:	d001      	beq.n	8019132 <__sflush_r+0x4a>
 801912e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019130:	1ac0      	subs	r0, r0, r3
 8019132:	0002      	movs	r2, r0
 8019134:	6a21      	ldr	r1, [r4, #32]
 8019136:	2300      	movs	r3, #0
 8019138:	0028      	movs	r0, r5
 801913a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 801913c:	47b8      	blx	r7
 801913e:	89a1      	ldrh	r1, [r4, #12]
 8019140:	1c43      	adds	r3, r0, #1
 8019142:	d106      	bne.n	8019152 <__sflush_r+0x6a>
 8019144:	682b      	ldr	r3, [r5, #0]
 8019146:	2b1d      	cmp	r3, #29
 8019148:	d831      	bhi.n	80191ae <__sflush_r+0xc6>
 801914a:	4a2c      	ldr	r2, [pc, #176]	; (80191fc <__sflush_r+0x114>)
 801914c:	40da      	lsrs	r2, r3
 801914e:	07d3      	lsls	r3, r2, #31
 8019150:	d52d      	bpl.n	80191ae <__sflush_r+0xc6>
 8019152:	2300      	movs	r3, #0
 8019154:	6063      	str	r3, [r4, #4]
 8019156:	6923      	ldr	r3, [r4, #16]
 8019158:	6023      	str	r3, [r4, #0]
 801915a:	04cb      	lsls	r3, r1, #19
 801915c:	d505      	bpl.n	801916a <__sflush_r+0x82>
 801915e:	1c43      	adds	r3, r0, #1
 8019160:	d102      	bne.n	8019168 <__sflush_r+0x80>
 8019162:	682b      	ldr	r3, [r5, #0]
 8019164:	2b00      	cmp	r3, #0
 8019166:	d100      	bne.n	801916a <__sflush_r+0x82>
 8019168:	6560      	str	r0, [r4, #84]	; 0x54
 801916a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801916c:	602e      	str	r6, [r5, #0]
 801916e:	2900      	cmp	r1, #0
 8019170:	d0c6      	beq.n	8019100 <__sflush_r+0x18>
 8019172:	0023      	movs	r3, r4
 8019174:	3344      	adds	r3, #68	; 0x44
 8019176:	4299      	cmp	r1, r3
 8019178:	d002      	beq.n	8019180 <__sflush_r+0x98>
 801917a:	0028      	movs	r0, r5
 801917c:	f7ff fa74 	bl	8018668 <_free_r>
 8019180:	2000      	movs	r0, #0
 8019182:	6360      	str	r0, [r4, #52]	; 0x34
 8019184:	e7bd      	b.n	8019102 <__sflush_r+0x1a>
 8019186:	2301      	movs	r3, #1
 8019188:	0028      	movs	r0, r5
 801918a:	6a21      	ldr	r1, [r4, #32]
 801918c:	47b8      	blx	r7
 801918e:	1c43      	adds	r3, r0, #1
 8019190:	d1c5      	bne.n	801911e <__sflush_r+0x36>
 8019192:	682b      	ldr	r3, [r5, #0]
 8019194:	2b00      	cmp	r3, #0
 8019196:	d0c2      	beq.n	801911e <__sflush_r+0x36>
 8019198:	2b1d      	cmp	r3, #29
 801919a:	d001      	beq.n	80191a0 <__sflush_r+0xb8>
 801919c:	2b16      	cmp	r3, #22
 801919e:	d101      	bne.n	80191a4 <__sflush_r+0xbc>
 80191a0:	602e      	str	r6, [r5, #0]
 80191a2:	e7ad      	b.n	8019100 <__sflush_r+0x18>
 80191a4:	2340      	movs	r3, #64	; 0x40
 80191a6:	89a2      	ldrh	r2, [r4, #12]
 80191a8:	4313      	orrs	r3, r2
 80191aa:	81a3      	strh	r3, [r4, #12]
 80191ac:	e7a9      	b.n	8019102 <__sflush_r+0x1a>
 80191ae:	2340      	movs	r3, #64	; 0x40
 80191b0:	430b      	orrs	r3, r1
 80191b2:	e7fa      	b.n	80191aa <__sflush_r+0xc2>
 80191b4:	690f      	ldr	r7, [r1, #16]
 80191b6:	2f00      	cmp	r7, #0
 80191b8:	d0a2      	beq.n	8019100 <__sflush_r+0x18>
 80191ba:	680a      	ldr	r2, [r1, #0]
 80191bc:	600f      	str	r7, [r1, #0]
 80191be:	1bd2      	subs	r2, r2, r7
 80191c0:	9201      	str	r2, [sp, #4]
 80191c2:	2200      	movs	r2, #0
 80191c4:	079b      	lsls	r3, r3, #30
 80191c6:	d100      	bne.n	80191ca <__sflush_r+0xe2>
 80191c8:	694a      	ldr	r2, [r1, #20]
 80191ca:	60a2      	str	r2, [r4, #8]
 80191cc:	9b01      	ldr	r3, [sp, #4]
 80191ce:	2b00      	cmp	r3, #0
 80191d0:	dc00      	bgt.n	80191d4 <__sflush_r+0xec>
 80191d2:	e795      	b.n	8019100 <__sflush_r+0x18>
 80191d4:	003a      	movs	r2, r7
 80191d6:	0028      	movs	r0, r5
 80191d8:	9b01      	ldr	r3, [sp, #4]
 80191da:	6a21      	ldr	r1, [r4, #32]
 80191dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80191de:	47b0      	blx	r6
 80191e0:	2800      	cmp	r0, #0
 80191e2:	dc06      	bgt.n	80191f2 <__sflush_r+0x10a>
 80191e4:	2340      	movs	r3, #64	; 0x40
 80191e6:	2001      	movs	r0, #1
 80191e8:	89a2      	ldrh	r2, [r4, #12]
 80191ea:	4240      	negs	r0, r0
 80191ec:	4313      	orrs	r3, r2
 80191ee:	81a3      	strh	r3, [r4, #12]
 80191f0:	e787      	b.n	8019102 <__sflush_r+0x1a>
 80191f2:	9b01      	ldr	r3, [sp, #4]
 80191f4:	183f      	adds	r7, r7, r0
 80191f6:	1a1b      	subs	r3, r3, r0
 80191f8:	9301      	str	r3, [sp, #4]
 80191fa:	e7e7      	b.n	80191cc <__sflush_r+0xe4>
 80191fc:	20400001 	.word	0x20400001

08019200 <_fflush_r>:
 8019200:	690b      	ldr	r3, [r1, #16]
 8019202:	b570      	push	{r4, r5, r6, lr}
 8019204:	0005      	movs	r5, r0
 8019206:	000c      	movs	r4, r1
 8019208:	2b00      	cmp	r3, #0
 801920a:	d102      	bne.n	8019212 <_fflush_r+0x12>
 801920c:	2500      	movs	r5, #0
 801920e:	0028      	movs	r0, r5
 8019210:	bd70      	pop	{r4, r5, r6, pc}
 8019212:	2800      	cmp	r0, #0
 8019214:	d004      	beq.n	8019220 <_fflush_r+0x20>
 8019216:	6983      	ldr	r3, [r0, #24]
 8019218:	2b00      	cmp	r3, #0
 801921a:	d101      	bne.n	8019220 <_fflush_r+0x20>
 801921c:	f000 f892 	bl	8019344 <__sinit>
 8019220:	4b14      	ldr	r3, [pc, #80]	; (8019274 <_fflush_r+0x74>)
 8019222:	429c      	cmp	r4, r3
 8019224:	d11b      	bne.n	801925e <_fflush_r+0x5e>
 8019226:	686c      	ldr	r4, [r5, #4]
 8019228:	220c      	movs	r2, #12
 801922a:	5ea3      	ldrsh	r3, [r4, r2]
 801922c:	2b00      	cmp	r3, #0
 801922e:	d0ed      	beq.n	801920c <_fflush_r+0xc>
 8019230:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8019232:	07d2      	lsls	r2, r2, #31
 8019234:	d404      	bmi.n	8019240 <_fflush_r+0x40>
 8019236:	059b      	lsls	r3, r3, #22
 8019238:	d402      	bmi.n	8019240 <_fflush_r+0x40>
 801923a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801923c:	f000 f923 	bl	8019486 <__retarget_lock_acquire_recursive>
 8019240:	0028      	movs	r0, r5
 8019242:	0021      	movs	r1, r4
 8019244:	f7ff ff50 	bl	80190e8 <__sflush_r>
 8019248:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801924a:	0005      	movs	r5, r0
 801924c:	07db      	lsls	r3, r3, #31
 801924e:	d4de      	bmi.n	801920e <_fflush_r+0xe>
 8019250:	89a3      	ldrh	r3, [r4, #12]
 8019252:	059b      	lsls	r3, r3, #22
 8019254:	d4db      	bmi.n	801920e <_fflush_r+0xe>
 8019256:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019258:	f000 f916 	bl	8019488 <__retarget_lock_release_recursive>
 801925c:	e7d7      	b.n	801920e <_fflush_r+0xe>
 801925e:	4b06      	ldr	r3, [pc, #24]	; (8019278 <_fflush_r+0x78>)
 8019260:	429c      	cmp	r4, r3
 8019262:	d101      	bne.n	8019268 <_fflush_r+0x68>
 8019264:	68ac      	ldr	r4, [r5, #8]
 8019266:	e7df      	b.n	8019228 <_fflush_r+0x28>
 8019268:	4b04      	ldr	r3, [pc, #16]	; (801927c <_fflush_r+0x7c>)
 801926a:	429c      	cmp	r4, r3
 801926c:	d1dc      	bne.n	8019228 <_fflush_r+0x28>
 801926e:	68ec      	ldr	r4, [r5, #12]
 8019270:	e7da      	b.n	8019228 <_fflush_r+0x28>
 8019272:	46c0      	nop			; (mov r8, r8)
 8019274:	0801ac14 	.word	0x0801ac14
 8019278:	0801ac34 	.word	0x0801ac34
 801927c:	0801abf4 	.word	0x0801abf4

08019280 <std>:
 8019280:	2300      	movs	r3, #0
 8019282:	b510      	push	{r4, lr}
 8019284:	0004      	movs	r4, r0
 8019286:	6003      	str	r3, [r0, #0]
 8019288:	6043      	str	r3, [r0, #4]
 801928a:	6083      	str	r3, [r0, #8]
 801928c:	8181      	strh	r1, [r0, #12]
 801928e:	6643      	str	r3, [r0, #100]	; 0x64
 8019290:	0019      	movs	r1, r3
 8019292:	81c2      	strh	r2, [r0, #14]
 8019294:	6103      	str	r3, [r0, #16]
 8019296:	6143      	str	r3, [r0, #20]
 8019298:	6183      	str	r3, [r0, #24]
 801929a:	2208      	movs	r2, #8
 801929c:	305c      	adds	r0, #92	; 0x5c
 801929e:	f7ff f9db 	bl	8018658 <memset>
 80192a2:	4b05      	ldr	r3, [pc, #20]	; (80192b8 <std+0x38>)
 80192a4:	6263      	str	r3, [r4, #36]	; 0x24
 80192a6:	4b05      	ldr	r3, [pc, #20]	; (80192bc <std+0x3c>)
 80192a8:	6224      	str	r4, [r4, #32]
 80192aa:	62a3      	str	r3, [r4, #40]	; 0x28
 80192ac:	4b04      	ldr	r3, [pc, #16]	; (80192c0 <std+0x40>)
 80192ae:	62e3      	str	r3, [r4, #44]	; 0x2c
 80192b0:	4b04      	ldr	r3, [pc, #16]	; (80192c4 <std+0x44>)
 80192b2:	6323      	str	r3, [r4, #48]	; 0x30
 80192b4:	bd10      	pop	{r4, pc}
 80192b6:	46c0      	nop			; (mov r8, r8)
 80192b8:	080198bd 	.word	0x080198bd
 80192bc:	080198e5 	.word	0x080198e5
 80192c0:	0801991d 	.word	0x0801991d
 80192c4:	08019949 	.word	0x08019949

080192c8 <_cleanup_r>:
 80192c8:	b510      	push	{r4, lr}
 80192ca:	4902      	ldr	r1, [pc, #8]	; (80192d4 <_cleanup_r+0xc>)
 80192cc:	f000 f8ba 	bl	8019444 <_fwalk_reent>
 80192d0:	bd10      	pop	{r4, pc}
 80192d2:	46c0      	nop			; (mov r8, r8)
 80192d4:	08019201 	.word	0x08019201

080192d8 <__sfmoreglue>:
 80192d8:	b570      	push	{r4, r5, r6, lr}
 80192da:	2568      	movs	r5, #104	; 0x68
 80192dc:	1e4a      	subs	r2, r1, #1
 80192de:	4355      	muls	r5, r2
 80192e0:	000e      	movs	r6, r1
 80192e2:	0029      	movs	r1, r5
 80192e4:	3174      	adds	r1, #116	; 0x74
 80192e6:	f7ff fa09 	bl	80186fc <_malloc_r>
 80192ea:	1e04      	subs	r4, r0, #0
 80192ec:	d008      	beq.n	8019300 <__sfmoreglue+0x28>
 80192ee:	2100      	movs	r1, #0
 80192f0:	002a      	movs	r2, r5
 80192f2:	6001      	str	r1, [r0, #0]
 80192f4:	6046      	str	r6, [r0, #4]
 80192f6:	300c      	adds	r0, #12
 80192f8:	60a0      	str	r0, [r4, #8]
 80192fa:	3268      	adds	r2, #104	; 0x68
 80192fc:	f7ff f9ac 	bl	8018658 <memset>
 8019300:	0020      	movs	r0, r4
 8019302:	bd70      	pop	{r4, r5, r6, pc}

08019304 <__sfp_lock_acquire>:
 8019304:	b510      	push	{r4, lr}
 8019306:	4802      	ldr	r0, [pc, #8]	; (8019310 <__sfp_lock_acquire+0xc>)
 8019308:	f000 f8bd 	bl	8019486 <__retarget_lock_acquire_recursive>
 801930c:	bd10      	pop	{r4, pc}
 801930e:	46c0      	nop			; (mov r8, r8)
 8019310:	20001438 	.word	0x20001438

08019314 <__sfp_lock_release>:
 8019314:	b510      	push	{r4, lr}
 8019316:	4802      	ldr	r0, [pc, #8]	; (8019320 <__sfp_lock_release+0xc>)
 8019318:	f000 f8b6 	bl	8019488 <__retarget_lock_release_recursive>
 801931c:	bd10      	pop	{r4, pc}
 801931e:	46c0      	nop			; (mov r8, r8)
 8019320:	20001438 	.word	0x20001438

08019324 <__sinit_lock_acquire>:
 8019324:	b510      	push	{r4, lr}
 8019326:	4802      	ldr	r0, [pc, #8]	; (8019330 <__sinit_lock_acquire+0xc>)
 8019328:	f000 f8ad 	bl	8019486 <__retarget_lock_acquire_recursive>
 801932c:	bd10      	pop	{r4, pc}
 801932e:	46c0      	nop			; (mov r8, r8)
 8019330:	20001433 	.word	0x20001433

08019334 <__sinit_lock_release>:
 8019334:	b510      	push	{r4, lr}
 8019336:	4802      	ldr	r0, [pc, #8]	; (8019340 <__sinit_lock_release+0xc>)
 8019338:	f000 f8a6 	bl	8019488 <__retarget_lock_release_recursive>
 801933c:	bd10      	pop	{r4, pc}
 801933e:	46c0      	nop			; (mov r8, r8)
 8019340:	20001433 	.word	0x20001433

08019344 <__sinit>:
 8019344:	b513      	push	{r0, r1, r4, lr}
 8019346:	0004      	movs	r4, r0
 8019348:	f7ff ffec 	bl	8019324 <__sinit_lock_acquire>
 801934c:	69a3      	ldr	r3, [r4, #24]
 801934e:	2b00      	cmp	r3, #0
 8019350:	d002      	beq.n	8019358 <__sinit+0x14>
 8019352:	f7ff ffef 	bl	8019334 <__sinit_lock_release>
 8019356:	bd13      	pop	{r0, r1, r4, pc}
 8019358:	64a3      	str	r3, [r4, #72]	; 0x48
 801935a:	64e3      	str	r3, [r4, #76]	; 0x4c
 801935c:	6523      	str	r3, [r4, #80]	; 0x50
 801935e:	4b13      	ldr	r3, [pc, #76]	; (80193ac <__sinit+0x68>)
 8019360:	4a13      	ldr	r2, [pc, #76]	; (80193b0 <__sinit+0x6c>)
 8019362:	681b      	ldr	r3, [r3, #0]
 8019364:	62a2      	str	r2, [r4, #40]	; 0x28
 8019366:	9301      	str	r3, [sp, #4]
 8019368:	42a3      	cmp	r3, r4
 801936a:	d101      	bne.n	8019370 <__sinit+0x2c>
 801936c:	2301      	movs	r3, #1
 801936e:	61a3      	str	r3, [r4, #24]
 8019370:	0020      	movs	r0, r4
 8019372:	f000 f81f 	bl	80193b4 <__sfp>
 8019376:	6060      	str	r0, [r4, #4]
 8019378:	0020      	movs	r0, r4
 801937a:	f000 f81b 	bl	80193b4 <__sfp>
 801937e:	60a0      	str	r0, [r4, #8]
 8019380:	0020      	movs	r0, r4
 8019382:	f000 f817 	bl	80193b4 <__sfp>
 8019386:	2200      	movs	r2, #0
 8019388:	2104      	movs	r1, #4
 801938a:	60e0      	str	r0, [r4, #12]
 801938c:	6860      	ldr	r0, [r4, #4]
 801938e:	f7ff ff77 	bl	8019280 <std>
 8019392:	2201      	movs	r2, #1
 8019394:	2109      	movs	r1, #9
 8019396:	68a0      	ldr	r0, [r4, #8]
 8019398:	f7ff ff72 	bl	8019280 <std>
 801939c:	2202      	movs	r2, #2
 801939e:	2112      	movs	r1, #18
 80193a0:	68e0      	ldr	r0, [r4, #12]
 80193a2:	f7ff ff6d 	bl	8019280 <std>
 80193a6:	2301      	movs	r3, #1
 80193a8:	61a3      	str	r3, [r4, #24]
 80193aa:	e7d2      	b.n	8019352 <__sinit+0xe>
 80193ac:	0801abbc 	.word	0x0801abbc
 80193b0:	080192c9 	.word	0x080192c9

080193b4 <__sfp>:
 80193b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193b6:	0007      	movs	r7, r0
 80193b8:	f7ff ffa4 	bl	8019304 <__sfp_lock_acquire>
 80193bc:	4b1f      	ldr	r3, [pc, #124]	; (801943c <__sfp+0x88>)
 80193be:	681e      	ldr	r6, [r3, #0]
 80193c0:	69b3      	ldr	r3, [r6, #24]
 80193c2:	2b00      	cmp	r3, #0
 80193c4:	d102      	bne.n	80193cc <__sfp+0x18>
 80193c6:	0030      	movs	r0, r6
 80193c8:	f7ff ffbc 	bl	8019344 <__sinit>
 80193cc:	3648      	adds	r6, #72	; 0x48
 80193ce:	68b4      	ldr	r4, [r6, #8]
 80193d0:	6873      	ldr	r3, [r6, #4]
 80193d2:	3b01      	subs	r3, #1
 80193d4:	d504      	bpl.n	80193e0 <__sfp+0x2c>
 80193d6:	6833      	ldr	r3, [r6, #0]
 80193d8:	2b00      	cmp	r3, #0
 80193da:	d022      	beq.n	8019422 <__sfp+0x6e>
 80193dc:	6836      	ldr	r6, [r6, #0]
 80193de:	e7f6      	b.n	80193ce <__sfp+0x1a>
 80193e0:	220c      	movs	r2, #12
 80193e2:	5ea5      	ldrsh	r5, [r4, r2]
 80193e4:	2d00      	cmp	r5, #0
 80193e6:	d11a      	bne.n	801941e <__sfp+0x6a>
 80193e8:	0020      	movs	r0, r4
 80193ea:	4b15      	ldr	r3, [pc, #84]	; (8019440 <__sfp+0x8c>)
 80193ec:	3058      	adds	r0, #88	; 0x58
 80193ee:	60e3      	str	r3, [r4, #12]
 80193f0:	6665      	str	r5, [r4, #100]	; 0x64
 80193f2:	f000 f847 	bl	8019484 <__retarget_lock_init_recursive>
 80193f6:	f7ff ff8d 	bl	8019314 <__sfp_lock_release>
 80193fa:	0020      	movs	r0, r4
 80193fc:	2208      	movs	r2, #8
 80193fe:	0029      	movs	r1, r5
 8019400:	6025      	str	r5, [r4, #0]
 8019402:	60a5      	str	r5, [r4, #8]
 8019404:	6065      	str	r5, [r4, #4]
 8019406:	6125      	str	r5, [r4, #16]
 8019408:	6165      	str	r5, [r4, #20]
 801940a:	61a5      	str	r5, [r4, #24]
 801940c:	305c      	adds	r0, #92	; 0x5c
 801940e:	f7ff f923 	bl	8018658 <memset>
 8019412:	6365      	str	r5, [r4, #52]	; 0x34
 8019414:	63a5      	str	r5, [r4, #56]	; 0x38
 8019416:	64a5      	str	r5, [r4, #72]	; 0x48
 8019418:	64e5      	str	r5, [r4, #76]	; 0x4c
 801941a:	0020      	movs	r0, r4
 801941c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801941e:	3468      	adds	r4, #104	; 0x68
 8019420:	e7d7      	b.n	80193d2 <__sfp+0x1e>
 8019422:	2104      	movs	r1, #4
 8019424:	0038      	movs	r0, r7
 8019426:	f7ff ff57 	bl	80192d8 <__sfmoreglue>
 801942a:	1e04      	subs	r4, r0, #0
 801942c:	6030      	str	r0, [r6, #0]
 801942e:	d1d5      	bne.n	80193dc <__sfp+0x28>
 8019430:	f7ff ff70 	bl	8019314 <__sfp_lock_release>
 8019434:	230c      	movs	r3, #12
 8019436:	603b      	str	r3, [r7, #0]
 8019438:	e7ef      	b.n	801941a <__sfp+0x66>
 801943a:	46c0      	nop			; (mov r8, r8)
 801943c:	0801abbc 	.word	0x0801abbc
 8019440:	ffff0001 	.word	0xffff0001

08019444 <_fwalk_reent>:
 8019444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019446:	0004      	movs	r4, r0
 8019448:	0006      	movs	r6, r0
 801944a:	2700      	movs	r7, #0
 801944c:	9101      	str	r1, [sp, #4]
 801944e:	3448      	adds	r4, #72	; 0x48
 8019450:	6863      	ldr	r3, [r4, #4]
 8019452:	68a5      	ldr	r5, [r4, #8]
 8019454:	9300      	str	r3, [sp, #0]
 8019456:	9b00      	ldr	r3, [sp, #0]
 8019458:	3b01      	subs	r3, #1
 801945a:	9300      	str	r3, [sp, #0]
 801945c:	d504      	bpl.n	8019468 <_fwalk_reent+0x24>
 801945e:	6824      	ldr	r4, [r4, #0]
 8019460:	2c00      	cmp	r4, #0
 8019462:	d1f5      	bne.n	8019450 <_fwalk_reent+0xc>
 8019464:	0038      	movs	r0, r7
 8019466:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8019468:	89ab      	ldrh	r3, [r5, #12]
 801946a:	2b01      	cmp	r3, #1
 801946c:	d908      	bls.n	8019480 <_fwalk_reent+0x3c>
 801946e:	220e      	movs	r2, #14
 8019470:	5eab      	ldrsh	r3, [r5, r2]
 8019472:	3301      	adds	r3, #1
 8019474:	d004      	beq.n	8019480 <_fwalk_reent+0x3c>
 8019476:	0029      	movs	r1, r5
 8019478:	0030      	movs	r0, r6
 801947a:	9b01      	ldr	r3, [sp, #4]
 801947c:	4798      	blx	r3
 801947e:	4307      	orrs	r7, r0
 8019480:	3568      	adds	r5, #104	; 0x68
 8019482:	e7e8      	b.n	8019456 <_fwalk_reent+0x12>

08019484 <__retarget_lock_init_recursive>:
 8019484:	4770      	bx	lr

08019486 <__retarget_lock_acquire_recursive>:
 8019486:	4770      	bx	lr

08019488 <__retarget_lock_release_recursive>:
 8019488:	4770      	bx	lr
	...

0801948c <__swhatbuf_r>:
 801948c:	b570      	push	{r4, r5, r6, lr}
 801948e:	000e      	movs	r6, r1
 8019490:	001d      	movs	r5, r3
 8019492:	230e      	movs	r3, #14
 8019494:	5ec9      	ldrsh	r1, [r1, r3]
 8019496:	0014      	movs	r4, r2
 8019498:	b096      	sub	sp, #88	; 0x58
 801949a:	2900      	cmp	r1, #0
 801949c:	da07      	bge.n	80194ae <__swhatbuf_r+0x22>
 801949e:	2300      	movs	r3, #0
 80194a0:	602b      	str	r3, [r5, #0]
 80194a2:	89b3      	ldrh	r3, [r6, #12]
 80194a4:	061b      	lsls	r3, r3, #24
 80194a6:	d411      	bmi.n	80194cc <__swhatbuf_r+0x40>
 80194a8:	2380      	movs	r3, #128	; 0x80
 80194aa:	00db      	lsls	r3, r3, #3
 80194ac:	e00f      	b.n	80194ce <__swhatbuf_r+0x42>
 80194ae:	466a      	mov	r2, sp
 80194b0:	f000 fa76 	bl	80199a0 <_fstat_r>
 80194b4:	2800      	cmp	r0, #0
 80194b6:	dbf2      	blt.n	801949e <__swhatbuf_r+0x12>
 80194b8:	23f0      	movs	r3, #240	; 0xf0
 80194ba:	9901      	ldr	r1, [sp, #4]
 80194bc:	021b      	lsls	r3, r3, #8
 80194be:	4019      	ands	r1, r3
 80194c0:	4b05      	ldr	r3, [pc, #20]	; (80194d8 <__swhatbuf_r+0x4c>)
 80194c2:	18c9      	adds	r1, r1, r3
 80194c4:	424b      	negs	r3, r1
 80194c6:	4159      	adcs	r1, r3
 80194c8:	6029      	str	r1, [r5, #0]
 80194ca:	e7ed      	b.n	80194a8 <__swhatbuf_r+0x1c>
 80194cc:	2340      	movs	r3, #64	; 0x40
 80194ce:	2000      	movs	r0, #0
 80194d0:	6023      	str	r3, [r4, #0]
 80194d2:	b016      	add	sp, #88	; 0x58
 80194d4:	bd70      	pop	{r4, r5, r6, pc}
 80194d6:	46c0      	nop			; (mov r8, r8)
 80194d8:	ffffe000 	.word	0xffffe000

080194dc <__smakebuf_r>:
 80194dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80194de:	2602      	movs	r6, #2
 80194e0:	898b      	ldrh	r3, [r1, #12]
 80194e2:	0005      	movs	r5, r0
 80194e4:	000c      	movs	r4, r1
 80194e6:	4233      	tst	r3, r6
 80194e8:	d006      	beq.n	80194f8 <__smakebuf_r+0x1c>
 80194ea:	0023      	movs	r3, r4
 80194ec:	3347      	adds	r3, #71	; 0x47
 80194ee:	6023      	str	r3, [r4, #0]
 80194f0:	6123      	str	r3, [r4, #16]
 80194f2:	2301      	movs	r3, #1
 80194f4:	6163      	str	r3, [r4, #20]
 80194f6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80194f8:	466a      	mov	r2, sp
 80194fa:	ab01      	add	r3, sp, #4
 80194fc:	f7ff ffc6 	bl	801948c <__swhatbuf_r>
 8019500:	9900      	ldr	r1, [sp, #0]
 8019502:	0007      	movs	r7, r0
 8019504:	0028      	movs	r0, r5
 8019506:	f7ff f8f9 	bl	80186fc <_malloc_r>
 801950a:	2800      	cmp	r0, #0
 801950c:	d108      	bne.n	8019520 <__smakebuf_r+0x44>
 801950e:	220c      	movs	r2, #12
 8019510:	5ea3      	ldrsh	r3, [r4, r2]
 8019512:	059a      	lsls	r2, r3, #22
 8019514:	d4ef      	bmi.n	80194f6 <__smakebuf_r+0x1a>
 8019516:	2203      	movs	r2, #3
 8019518:	4393      	bics	r3, r2
 801951a:	431e      	orrs	r6, r3
 801951c:	81a6      	strh	r6, [r4, #12]
 801951e:	e7e4      	b.n	80194ea <__smakebuf_r+0xe>
 8019520:	4b0f      	ldr	r3, [pc, #60]	; (8019560 <__smakebuf_r+0x84>)
 8019522:	62ab      	str	r3, [r5, #40]	; 0x28
 8019524:	2380      	movs	r3, #128	; 0x80
 8019526:	89a2      	ldrh	r2, [r4, #12]
 8019528:	6020      	str	r0, [r4, #0]
 801952a:	4313      	orrs	r3, r2
 801952c:	81a3      	strh	r3, [r4, #12]
 801952e:	9b00      	ldr	r3, [sp, #0]
 8019530:	6120      	str	r0, [r4, #16]
 8019532:	6163      	str	r3, [r4, #20]
 8019534:	9b01      	ldr	r3, [sp, #4]
 8019536:	2b00      	cmp	r3, #0
 8019538:	d00d      	beq.n	8019556 <__smakebuf_r+0x7a>
 801953a:	0028      	movs	r0, r5
 801953c:	230e      	movs	r3, #14
 801953e:	5ee1      	ldrsh	r1, [r4, r3]
 8019540:	f000 fa40 	bl	80199c4 <_isatty_r>
 8019544:	2800      	cmp	r0, #0
 8019546:	d006      	beq.n	8019556 <__smakebuf_r+0x7a>
 8019548:	2203      	movs	r2, #3
 801954a:	89a3      	ldrh	r3, [r4, #12]
 801954c:	4393      	bics	r3, r2
 801954e:	001a      	movs	r2, r3
 8019550:	2301      	movs	r3, #1
 8019552:	4313      	orrs	r3, r2
 8019554:	81a3      	strh	r3, [r4, #12]
 8019556:	89a0      	ldrh	r0, [r4, #12]
 8019558:	4307      	orrs	r7, r0
 801955a:	81a7      	strh	r7, [r4, #12]
 801955c:	e7cb      	b.n	80194f6 <__smakebuf_r+0x1a>
 801955e:	46c0      	nop			; (mov r8, r8)
 8019560:	080192c9 	.word	0x080192c9

08019564 <memmove>:
 8019564:	b510      	push	{r4, lr}
 8019566:	4288      	cmp	r0, r1
 8019568:	d902      	bls.n	8019570 <memmove+0xc>
 801956a:	188b      	adds	r3, r1, r2
 801956c:	4298      	cmp	r0, r3
 801956e:	d303      	bcc.n	8019578 <memmove+0x14>
 8019570:	2300      	movs	r3, #0
 8019572:	e007      	b.n	8019584 <memmove+0x20>
 8019574:	5c8b      	ldrb	r3, [r1, r2]
 8019576:	5483      	strb	r3, [r0, r2]
 8019578:	3a01      	subs	r2, #1
 801957a:	d2fb      	bcs.n	8019574 <memmove+0x10>
 801957c:	bd10      	pop	{r4, pc}
 801957e:	5ccc      	ldrb	r4, [r1, r3]
 8019580:	54c4      	strb	r4, [r0, r3]
 8019582:	3301      	adds	r3, #1
 8019584:	429a      	cmp	r2, r3
 8019586:	d1fa      	bne.n	801957e <memmove+0x1a>
 8019588:	e7f8      	b.n	801957c <memmove+0x18>
	...

0801958c <__malloc_lock>:
 801958c:	b510      	push	{r4, lr}
 801958e:	4802      	ldr	r0, [pc, #8]	; (8019598 <__malloc_lock+0xc>)
 8019590:	f7ff ff79 	bl	8019486 <__retarget_lock_acquire_recursive>
 8019594:	bd10      	pop	{r4, pc}
 8019596:	46c0      	nop			; (mov r8, r8)
 8019598:	20001434 	.word	0x20001434

0801959c <__malloc_unlock>:
 801959c:	b510      	push	{r4, lr}
 801959e:	4802      	ldr	r0, [pc, #8]	; (80195a8 <__malloc_unlock+0xc>)
 80195a0:	f7ff ff72 	bl	8019488 <__retarget_lock_release_recursive>
 80195a4:	bd10      	pop	{r4, pc}
 80195a6:	46c0      	nop			; (mov r8, r8)
 80195a8:	20001434 	.word	0x20001434

080195ac <_realloc_r>:
 80195ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80195ae:	0007      	movs	r7, r0
 80195b0:	000d      	movs	r5, r1
 80195b2:	0016      	movs	r6, r2
 80195b4:	2900      	cmp	r1, #0
 80195b6:	d105      	bne.n	80195c4 <_realloc_r+0x18>
 80195b8:	0011      	movs	r1, r2
 80195ba:	f7ff f89f 	bl	80186fc <_malloc_r>
 80195be:	0004      	movs	r4, r0
 80195c0:	0020      	movs	r0, r4
 80195c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80195c4:	2a00      	cmp	r2, #0
 80195c6:	d103      	bne.n	80195d0 <_realloc_r+0x24>
 80195c8:	f7ff f84e 	bl	8018668 <_free_r>
 80195cc:	0034      	movs	r4, r6
 80195ce:	e7f7      	b.n	80195c0 <_realloc_r+0x14>
 80195d0:	f000 fa1e 	bl	8019a10 <_malloc_usable_size_r>
 80195d4:	002c      	movs	r4, r5
 80195d6:	42b0      	cmp	r0, r6
 80195d8:	d2f2      	bcs.n	80195c0 <_realloc_r+0x14>
 80195da:	0031      	movs	r1, r6
 80195dc:	0038      	movs	r0, r7
 80195de:	f7ff f88d 	bl	80186fc <_malloc_r>
 80195e2:	1e04      	subs	r4, r0, #0
 80195e4:	d0ec      	beq.n	80195c0 <_realloc_r+0x14>
 80195e6:	0029      	movs	r1, r5
 80195e8:	0032      	movs	r2, r6
 80195ea:	f7ff f82c 	bl	8018646 <memcpy>
 80195ee:	0029      	movs	r1, r5
 80195f0:	0038      	movs	r0, r7
 80195f2:	f7ff f839 	bl	8018668 <_free_r>
 80195f6:	e7e3      	b.n	80195c0 <_realloc_r+0x14>

080195f8 <__ssputs_r>:
 80195f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80195fa:	688e      	ldr	r6, [r1, #8]
 80195fc:	b085      	sub	sp, #20
 80195fe:	0007      	movs	r7, r0
 8019600:	000c      	movs	r4, r1
 8019602:	9203      	str	r2, [sp, #12]
 8019604:	9301      	str	r3, [sp, #4]
 8019606:	429e      	cmp	r6, r3
 8019608:	d83c      	bhi.n	8019684 <__ssputs_r+0x8c>
 801960a:	2390      	movs	r3, #144	; 0x90
 801960c:	898a      	ldrh	r2, [r1, #12]
 801960e:	00db      	lsls	r3, r3, #3
 8019610:	421a      	tst	r2, r3
 8019612:	d034      	beq.n	801967e <__ssputs_r+0x86>
 8019614:	2503      	movs	r5, #3
 8019616:	6909      	ldr	r1, [r1, #16]
 8019618:	6823      	ldr	r3, [r4, #0]
 801961a:	1a5b      	subs	r3, r3, r1
 801961c:	9302      	str	r3, [sp, #8]
 801961e:	6963      	ldr	r3, [r4, #20]
 8019620:	9802      	ldr	r0, [sp, #8]
 8019622:	435d      	muls	r5, r3
 8019624:	0feb      	lsrs	r3, r5, #31
 8019626:	195d      	adds	r5, r3, r5
 8019628:	9b01      	ldr	r3, [sp, #4]
 801962a:	106d      	asrs	r5, r5, #1
 801962c:	3301      	adds	r3, #1
 801962e:	181b      	adds	r3, r3, r0
 8019630:	42ab      	cmp	r3, r5
 8019632:	d900      	bls.n	8019636 <__ssputs_r+0x3e>
 8019634:	001d      	movs	r5, r3
 8019636:	0553      	lsls	r3, r2, #21
 8019638:	d532      	bpl.n	80196a0 <__ssputs_r+0xa8>
 801963a:	0029      	movs	r1, r5
 801963c:	0038      	movs	r0, r7
 801963e:	f7ff f85d 	bl	80186fc <_malloc_r>
 8019642:	1e06      	subs	r6, r0, #0
 8019644:	d109      	bne.n	801965a <__ssputs_r+0x62>
 8019646:	230c      	movs	r3, #12
 8019648:	603b      	str	r3, [r7, #0]
 801964a:	2340      	movs	r3, #64	; 0x40
 801964c:	2001      	movs	r0, #1
 801964e:	89a2      	ldrh	r2, [r4, #12]
 8019650:	4240      	negs	r0, r0
 8019652:	4313      	orrs	r3, r2
 8019654:	81a3      	strh	r3, [r4, #12]
 8019656:	b005      	add	sp, #20
 8019658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801965a:	9a02      	ldr	r2, [sp, #8]
 801965c:	6921      	ldr	r1, [r4, #16]
 801965e:	f7fe fff2 	bl	8018646 <memcpy>
 8019662:	89a3      	ldrh	r3, [r4, #12]
 8019664:	4a14      	ldr	r2, [pc, #80]	; (80196b8 <__ssputs_r+0xc0>)
 8019666:	401a      	ands	r2, r3
 8019668:	2380      	movs	r3, #128	; 0x80
 801966a:	4313      	orrs	r3, r2
 801966c:	81a3      	strh	r3, [r4, #12]
 801966e:	9b02      	ldr	r3, [sp, #8]
 8019670:	6126      	str	r6, [r4, #16]
 8019672:	18f6      	adds	r6, r6, r3
 8019674:	6026      	str	r6, [r4, #0]
 8019676:	6165      	str	r5, [r4, #20]
 8019678:	9e01      	ldr	r6, [sp, #4]
 801967a:	1aed      	subs	r5, r5, r3
 801967c:	60a5      	str	r5, [r4, #8]
 801967e:	9b01      	ldr	r3, [sp, #4]
 8019680:	429e      	cmp	r6, r3
 8019682:	d900      	bls.n	8019686 <__ssputs_r+0x8e>
 8019684:	9e01      	ldr	r6, [sp, #4]
 8019686:	0032      	movs	r2, r6
 8019688:	9903      	ldr	r1, [sp, #12]
 801968a:	6820      	ldr	r0, [r4, #0]
 801968c:	f7ff ff6a 	bl	8019564 <memmove>
 8019690:	68a3      	ldr	r3, [r4, #8]
 8019692:	2000      	movs	r0, #0
 8019694:	1b9b      	subs	r3, r3, r6
 8019696:	60a3      	str	r3, [r4, #8]
 8019698:	6823      	ldr	r3, [r4, #0]
 801969a:	199e      	adds	r6, r3, r6
 801969c:	6026      	str	r6, [r4, #0]
 801969e:	e7da      	b.n	8019656 <__ssputs_r+0x5e>
 80196a0:	002a      	movs	r2, r5
 80196a2:	0038      	movs	r0, r7
 80196a4:	f7ff ff82 	bl	80195ac <_realloc_r>
 80196a8:	1e06      	subs	r6, r0, #0
 80196aa:	d1e0      	bne.n	801966e <__ssputs_r+0x76>
 80196ac:	0038      	movs	r0, r7
 80196ae:	6921      	ldr	r1, [r4, #16]
 80196b0:	f7fe ffda 	bl	8018668 <_free_r>
 80196b4:	e7c7      	b.n	8019646 <__ssputs_r+0x4e>
 80196b6:	46c0      	nop			; (mov r8, r8)
 80196b8:	fffffb7f 	.word	0xfffffb7f

080196bc <_svfiprintf_r>:
 80196bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80196be:	b0a1      	sub	sp, #132	; 0x84
 80196c0:	9003      	str	r0, [sp, #12]
 80196c2:	001d      	movs	r5, r3
 80196c4:	898b      	ldrh	r3, [r1, #12]
 80196c6:	000f      	movs	r7, r1
 80196c8:	0016      	movs	r6, r2
 80196ca:	061b      	lsls	r3, r3, #24
 80196cc:	d511      	bpl.n	80196f2 <_svfiprintf_r+0x36>
 80196ce:	690b      	ldr	r3, [r1, #16]
 80196d0:	2b00      	cmp	r3, #0
 80196d2:	d10e      	bne.n	80196f2 <_svfiprintf_r+0x36>
 80196d4:	2140      	movs	r1, #64	; 0x40
 80196d6:	f7ff f811 	bl	80186fc <_malloc_r>
 80196da:	6038      	str	r0, [r7, #0]
 80196dc:	6138      	str	r0, [r7, #16]
 80196de:	2800      	cmp	r0, #0
 80196e0:	d105      	bne.n	80196ee <_svfiprintf_r+0x32>
 80196e2:	230c      	movs	r3, #12
 80196e4:	9a03      	ldr	r2, [sp, #12]
 80196e6:	3801      	subs	r0, #1
 80196e8:	6013      	str	r3, [r2, #0]
 80196ea:	b021      	add	sp, #132	; 0x84
 80196ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80196ee:	2340      	movs	r3, #64	; 0x40
 80196f0:	617b      	str	r3, [r7, #20]
 80196f2:	2300      	movs	r3, #0
 80196f4:	ac08      	add	r4, sp, #32
 80196f6:	6163      	str	r3, [r4, #20]
 80196f8:	3320      	adds	r3, #32
 80196fa:	7663      	strb	r3, [r4, #25]
 80196fc:	3310      	adds	r3, #16
 80196fe:	76a3      	strb	r3, [r4, #26]
 8019700:	9507      	str	r5, [sp, #28]
 8019702:	0035      	movs	r5, r6
 8019704:	782b      	ldrb	r3, [r5, #0]
 8019706:	2b00      	cmp	r3, #0
 8019708:	d001      	beq.n	801970e <_svfiprintf_r+0x52>
 801970a:	2b25      	cmp	r3, #37	; 0x25
 801970c:	d147      	bne.n	801979e <_svfiprintf_r+0xe2>
 801970e:	1bab      	subs	r3, r5, r6
 8019710:	9305      	str	r3, [sp, #20]
 8019712:	42b5      	cmp	r5, r6
 8019714:	d00c      	beq.n	8019730 <_svfiprintf_r+0x74>
 8019716:	0032      	movs	r2, r6
 8019718:	0039      	movs	r1, r7
 801971a:	9803      	ldr	r0, [sp, #12]
 801971c:	f7ff ff6c 	bl	80195f8 <__ssputs_r>
 8019720:	1c43      	adds	r3, r0, #1
 8019722:	d100      	bne.n	8019726 <_svfiprintf_r+0x6a>
 8019724:	e0ae      	b.n	8019884 <_svfiprintf_r+0x1c8>
 8019726:	6962      	ldr	r2, [r4, #20]
 8019728:	9b05      	ldr	r3, [sp, #20]
 801972a:	4694      	mov	ip, r2
 801972c:	4463      	add	r3, ip
 801972e:	6163      	str	r3, [r4, #20]
 8019730:	782b      	ldrb	r3, [r5, #0]
 8019732:	2b00      	cmp	r3, #0
 8019734:	d100      	bne.n	8019738 <_svfiprintf_r+0x7c>
 8019736:	e0a5      	b.n	8019884 <_svfiprintf_r+0x1c8>
 8019738:	2201      	movs	r2, #1
 801973a:	2300      	movs	r3, #0
 801973c:	4252      	negs	r2, r2
 801973e:	6062      	str	r2, [r4, #4]
 8019740:	a904      	add	r1, sp, #16
 8019742:	3254      	adds	r2, #84	; 0x54
 8019744:	1852      	adds	r2, r2, r1
 8019746:	1c6e      	adds	r6, r5, #1
 8019748:	6023      	str	r3, [r4, #0]
 801974a:	60e3      	str	r3, [r4, #12]
 801974c:	60a3      	str	r3, [r4, #8]
 801974e:	7013      	strb	r3, [r2, #0]
 8019750:	65a3      	str	r3, [r4, #88]	; 0x58
 8019752:	2205      	movs	r2, #5
 8019754:	7831      	ldrb	r1, [r6, #0]
 8019756:	4854      	ldr	r0, [pc, #336]	; (80198a8 <_svfiprintf_r+0x1ec>)
 8019758:	f7fe ff6a 	bl	8018630 <memchr>
 801975c:	1c75      	adds	r5, r6, #1
 801975e:	2800      	cmp	r0, #0
 8019760:	d11f      	bne.n	80197a2 <_svfiprintf_r+0xe6>
 8019762:	6822      	ldr	r2, [r4, #0]
 8019764:	06d3      	lsls	r3, r2, #27
 8019766:	d504      	bpl.n	8019772 <_svfiprintf_r+0xb6>
 8019768:	2353      	movs	r3, #83	; 0x53
 801976a:	a904      	add	r1, sp, #16
 801976c:	185b      	adds	r3, r3, r1
 801976e:	2120      	movs	r1, #32
 8019770:	7019      	strb	r1, [r3, #0]
 8019772:	0713      	lsls	r3, r2, #28
 8019774:	d504      	bpl.n	8019780 <_svfiprintf_r+0xc4>
 8019776:	2353      	movs	r3, #83	; 0x53
 8019778:	a904      	add	r1, sp, #16
 801977a:	185b      	adds	r3, r3, r1
 801977c:	212b      	movs	r1, #43	; 0x2b
 801977e:	7019      	strb	r1, [r3, #0]
 8019780:	7833      	ldrb	r3, [r6, #0]
 8019782:	2b2a      	cmp	r3, #42	; 0x2a
 8019784:	d016      	beq.n	80197b4 <_svfiprintf_r+0xf8>
 8019786:	0035      	movs	r5, r6
 8019788:	2100      	movs	r1, #0
 801978a:	200a      	movs	r0, #10
 801978c:	68e3      	ldr	r3, [r4, #12]
 801978e:	782a      	ldrb	r2, [r5, #0]
 8019790:	1c6e      	adds	r6, r5, #1
 8019792:	3a30      	subs	r2, #48	; 0x30
 8019794:	2a09      	cmp	r2, #9
 8019796:	d94e      	bls.n	8019836 <_svfiprintf_r+0x17a>
 8019798:	2900      	cmp	r1, #0
 801979a:	d111      	bne.n	80197c0 <_svfiprintf_r+0x104>
 801979c:	e017      	b.n	80197ce <_svfiprintf_r+0x112>
 801979e:	3501      	adds	r5, #1
 80197a0:	e7b0      	b.n	8019704 <_svfiprintf_r+0x48>
 80197a2:	4b41      	ldr	r3, [pc, #260]	; (80198a8 <_svfiprintf_r+0x1ec>)
 80197a4:	6822      	ldr	r2, [r4, #0]
 80197a6:	1ac0      	subs	r0, r0, r3
 80197a8:	2301      	movs	r3, #1
 80197aa:	4083      	lsls	r3, r0
 80197ac:	4313      	orrs	r3, r2
 80197ae:	002e      	movs	r6, r5
 80197b0:	6023      	str	r3, [r4, #0]
 80197b2:	e7ce      	b.n	8019752 <_svfiprintf_r+0x96>
 80197b4:	9b07      	ldr	r3, [sp, #28]
 80197b6:	1d19      	adds	r1, r3, #4
 80197b8:	681b      	ldr	r3, [r3, #0]
 80197ba:	9107      	str	r1, [sp, #28]
 80197bc:	2b00      	cmp	r3, #0
 80197be:	db01      	blt.n	80197c4 <_svfiprintf_r+0x108>
 80197c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80197c2:	e004      	b.n	80197ce <_svfiprintf_r+0x112>
 80197c4:	425b      	negs	r3, r3
 80197c6:	60e3      	str	r3, [r4, #12]
 80197c8:	2302      	movs	r3, #2
 80197ca:	4313      	orrs	r3, r2
 80197cc:	6023      	str	r3, [r4, #0]
 80197ce:	782b      	ldrb	r3, [r5, #0]
 80197d0:	2b2e      	cmp	r3, #46	; 0x2e
 80197d2:	d10a      	bne.n	80197ea <_svfiprintf_r+0x12e>
 80197d4:	786b      	ldrb	r3, [r5, #1]
 80197d6:	2b2a      	cmp	r3, #42	; 0x2a
 80197d8:	d135      	bne.n	8019846 <_svfiprintf_r+0x18a>
 80197da:	9b07      	ldr	r3, [sp, #28]
 80197dc:	3502      	adds	r5, #2
 80197de:	1d1a      	adds	r2, r3, #4
 80197e0:	681b      	ldr	r3, [r3, #0]
 80197e2:	9207      	str	r2, [sp, #28]
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	db2b      	blt.n	8019840 <_svfiprintf_r+0x184>
 80197e8:	9309      	str	r3, [sp, #36]	; 0x24
 80197ea:	4e30      	ldr	r6, [pc, #192]	; (80198ac <_svfiprintf_r+0x1f0>)
 80197ec:	2203      	movs	r2, #3
 80197ee:	0030      	movs	r0, r6
 80197f0:	7829      	ldrb	r1, [r5, #0]
 80197f2:	f7fe ff1d 	bl	8018630 <memchr>
 80197f6:	2800      	cmp	r0, #0
 80197f8:	d006      	beq.n	8019808 <_svfiprintf_r+0x14c>
 80197fa:	2340      	movs	r3, #64	; 0x40
 80197fc:	1b80      	subs	r0, r0, r6
 80197fe:	4083      	lsls	r3, r0
 8019800:	6822      	ldr	r2, [r4, #0]
 8019802:	3501      	adds	r5, #1
 8019804:	4313      	orrs	r3, r2
 8019806:	6023      	str	r3, [r4, #0]
 8019808:	7829      	ldrb	r1, [r5, #0]
 801980a:	2206      	movs	r2, #6
 801980c:	4828      	ldr	r0, [pc, #160]	; (80198b0 <_svfiprintf_r+0x1f4>)
 801980e:	1c6e      	adds	r6, r5, #1
 8019810:	7621      	strb	r1, [r4, #24]
 8019812:	f7fe ff0d 	bl	8018630 <memchr>
 8019816:	2800      	cmp	r0, #0
 8019818:	d03c      	beq.n	8019894 <_svfiprintf_r+0x1d8>
 801981a:	4b26      	ldr	r3, [pc, #152]	; (80198b4 <_svfiprintf_r+0x1f8>)
 801981c:	2b00      	cmp	r3, #0
 801981e:	d125      	bne.n	801986c <_svfiprintf_r+0x1b0>
 8019820:	2207      	movs	r2, #7
 8019822:	9b07      	ldr	r3, [sp, #28]
 8019824:	3307      	adds	r3, #7
 8019826:	4393      	bics	r3, r2
 8019828:	3308      	adds	r3, #8
 801982a:	9307      	str	r3, [sp, #28]
 801982c:	6963      	ldr	r3, [r4, #20]
 801982e:	9a04      	ldr	r2, [sp, #16]
 8019830:	189b      	adds	r3, r3, r2
 8019832:	6163      	str	r3, [r4, #20]
 8019834:	e765      	b.n	8019702 <_svfiprintf_r+0x46>
 8019836:	4343      	muls	r3, r0
 8019838:	0035      	movs	r5, r6
 801983a:	2101      	movs	r1, #1
 801983c:	189b      	adds	r3, r3, r2
 801983e:	e7a6      	b.n	801978e <_svfiprintf_r+0xd2>
 8019840:	2301      	movs	r3, #1
 8019842:	425b      	negs	r3, r3
 8019844:	e7d0      	b.n	80197e8 <_svfiprintf_r+0x12c>
 8019846:	2300      	movs	r3, #0
 8019848:	200a      	movs	r0, #10
 801984a:	001a      	movs	r2, r3
 801984c:	3501      	adds	r5, #1
 801984e:	6063      	str	r3, [r4, #4]
 8019850:	7829      	ldrb	r1, [r5, #0]
 8019852:	1c6e      	adds	r6, r5, #1
 8019854:	3930      	subs	r1, #48	; 0x30
 8019856:	2909      	cmp	r1, #9
 8019858:	d903      	bls.n	8019862 <_svfiprintf_r+0x1a6>
 801985a:	2b00      	cmp	r3, #0
 801985c:	d0c5      	beq.n	80197ea <_svfiprintf_r+0x12e>
 801985e:	9209      	str	r2, [sp, #36]	; 0x24
 8019860:	e7c3      	b.n	80197ea <_svfiprintf_r+0x12e>
 8019862:	4342      	muls	r2, r0
 8019864:	0035      	movs	r5, r6
 8019866:	2301      	movs	r3, #1
 8019868:	1852      	adds	r2, r2, r1
 801986a:	e7f1      	b.n	8019850 <_svfiprintf_r+0x194>
 801986c:	ab07      	add	r3, sp, #28
 801986e:	9300      	str	r3, [sp, #0]
 8019870:	003a      	movs	r2, r7
 8019872:	0021      	movs	r1, r4
 8019874:	4b10      	ldr	r3, [pc, #64]	; (80198b8 <_svfiprintf_r+0x1fc>)
 8019876:	9803      	ldr	r0, [sp, #12]
 8019878:	e000      	b.n	801987c <_svfiprintf_r+0x1c0>
 801987a:	bf00      	nop
 801987c:	9004      	str	r0, [sp, #16]
 801987e:	9b04      	ldr	r3, [sp, #16]
 8019880:	3301      	adds	r3, #1
 8019882:	d1d3      	bne.n	801982c <_svfiprintf_r+0x170>
 8019884:	89bb      	ldrh	r3, [r7, #12]
 8019886:	980d      	ldr	r0, [sp, #52]	; 0x34
 8019888:	065b      	lsls	r3, r3, #25
 801988a:	d400      	bmi.n	801988e <_svfiprintf_r+0x1d2>
 801988c:	e72d      	b.n	80196ea <_svfiprintf_r+0x2e>
 801988e:	2001      	movs	r0, #1
 8019890:	4240      	negs	r0, r0
 8019892:	e72a      	b.n	80196ea <_svfiprintf_r+0x2e>
 8019894:	ab07      	add	r3, sp, #28
 8019896:	9300      	str	r3, [sp, #0]
 8019898:	003a      	movs	r2, r7
 801989a:	0021      	movs	r1, r4
 801989c:	4b06      	ldr	r3, [pc, #24]	; (80198b8 <_svfiprintf_r+0x1fc>)
 801989e:	9803      	ldr	r0, [sp, #12]
 80198a0:	f7ff f95c 	bl	8018b5c <_printf_i>
 80198a4:	e7ea      	b.n	801987c <_svfiprintf_r+0x1c0>
 80198a6:	46c0      	nop			; (mov r8, r8)
 80198a8:	0801abc0 	.word	0x0801abc0
 80198ac:	0801abc6 	.word	0x0801abc6
 80198b0:	0801abca 	.word	0x0801abca
 80198b4:	00000000 	.word	0x00000000
 80198b8:	080195f9 	.word	0x080195f9

080198bc <__sread>:
 80198bc:	b570      	push	{r4, r5, r6, lr}
 80198be:	000c      	movs	r4, r1
 80198c0:	250e      	movs	r5, #14
 80198c2:	5f49      	ldrsh	r1, [r1, r5]
 80198c4:	f000 f8ac 	bl	8019a20 <_read_r>
 80198c8:	2800      	cmp	r0, #0
 80198ca:	db03      	blt.n	80198d4 <__sread+0x18>
 80198cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80198ce:	181b      	adds	r3, r3, r0
 80198d0:	6563      	str	r3, [r4, #84]	; 0x54
 80198d2:	bd70      	pop	{r4, r5, r6, pc}
 80198d4:	89a3      	ldrh	r3, [r4, #12]
 80198d6:	4a02      	ldr	r2, [pc, #8]	; (80198e0 <__sread+0x24>)
 80198d8:	4013      	ands	r3, r2
 80198da:	81a3      	strh	r3, [r4, #12]
 80198dc:	e7f9      	b.n	80198d2 <__sread+0x16>
 80198de:	46c0      	nop			; (mov r8, r8)
 80198e0:	ffffefff 	.word	0xffffefff

080198e4 <__swrite>:
 80198e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198e6:	001f      	movs	r7, r3
 80198e8:	898b      	ldrh	r3, [r1, #12]
 80198ea:	0005      	movs	r5, r0
 80198ec:	000c      	movs	r4, r1
 80198ee:	0016      	movs	r6, r2
 80198f0:	05db      	lsls	r3, r3, #23
 80198f2:	d505      	bpl.n	8019900 <__swrite+0x1c>
 80198f4:	230e      	movs	r3, #14
 80198f6:	5ec9      	ldrsh	r1, [r1, r3]
 80198f8:	2200      	movs	r2, #0
 80198fa:	2302      	movs	r3, #2
 80198fc:	f000 f874 	bl	80199e8 <_lseek_r>
 8019900:	89a3      	ldrh	r3, [r4, #12]
 8019902:	4a05      	ldr	r2, [pc, #20]	; (8019918 <__swrite+0x34>)
 8019904:	0028      	movs	r0, r5
 8019906:	4013      	ands	r3, r2
 8019908:	81a3      	strh	r3, [r4, #12]
 801990a:	0032      	movs	r2, r6
 801990c:	230e      	movs	r3, #14
 801990e:	5ee1      	ldrsh	r1, [r4, r3]
 8019910:	003b      	movs	r3, r7
 8019912:	f000 f81f 	bl	8019954 <_write_r>
 8019916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019918:	ffffefff 	.word	0xffffefff

0801991c <__sseek>:
 801991c:	b570      	push	{r4, r5, r6, lr}
 801991e:	000c      	movs	r4, r1
 8019920:	250e      	movs	r5, #14
 8019922:	5f49      	ldrsh	r1, [r1, r5]
 8019924:	f000 f860 	bl	80199e8 <_lseek_r>
 8019928:	89a3      	ldrh	r3, [r4, #12]
 801992a:	1c42      	adds	r2, r0, #1
 801992c:	d103      	bne.n	8019936 <__sseek+0x1a>
 801992e:	4a05      	ldr	r2, [pc, #20]	; (8019944 <__sseek+0x28>)
 8019930:	4013      	ands	r3, r2
 8019932:	81a3      	strh	r3, [r4, #12]
 8019934:	bd70      	pop	{r4, r5, r6, pc}
 8019936:	2280      	movs	r2, #128	; 0x80
 8019938:	0152      	lsls	r2, r2, #5
 801993a:	4313      	orrs	r3, r2
 801993c:	81a3      	strh	r3, [r4, #12]
 801993e:	6560      	str	r0, [r4, #84]	; 0x54
 8019940:	e7f8      	b.n	8019934 <__sseek+0x18>
 8019942:	46c0      	nop			; (mov r8, r8)
 8019944:	ffffefff 	.word	0xffffefff

08019948 <__sclose>:
 8019948:	b510      	push	{r4, lr}
 801994a:	230e      	movs	r3, #14
 801994c:	5ec9      	ldrsh	r1, [r1, r3]
 801994e:	f000 f815 	bl	801997c <_close_r>
 8019952:	bd10      	pop	{r4, pc}

08019954 <_write_r>:
 8019954:	b570      	push	{r4, r5, r6, lr}
 8019956:	0004      	movs	r4, r0
 8019958:	0008      	movs	r0, r1
 801995a:	0011      	movs	r1, r2
 801995c:	001a      	movs	r2, r3
 801995e:	2300      	movs	r3, #0
 8019960:	4d05      	ldr	r5, [pc, #20]	; (8019978 <_write_r+0x24>)
 8019962:	602b      	str	r3, [r5, #0]
 8019964:	f7fa fe16 	bl	8014594 <_write>
 8019968:	1c43      	adds	r3, r0, #1
 801996a:	d103      	bne.n	8019974 <_write_r+0x20>
 801996c:	682b      	ldr	r3, [r5, #0]
 801996e:	2b00      	cmp	r3, #0
 8019970:	d000      	beq.n	8019974 <_write_r+0x20>
 8019972:	6023      	str	r3, [r4, #0]
 8019974:	bd70      	pop	{r4, r5, r6, pc}
 8019976:	46c0      	nop			; (mov r8, r8)
 8019978:	2000143c 	.word	0x2000143c

0801997c <_close_r>:
 801997c:	2300      	movs	r3, #0
 801997e:	b570      	push	{r4, r5, r6, lr}
 8019980:	4d06      	ldr	r5, [pc, #24]	; (801999c <_close_r+0x20>)
 8019982:	0004      	movs	r4, r0
 8019984:	0008      	movs	r0, r1
 8019986:	602b      	str	r3, [r5, #0]
 8019988:	f000 f946 	bl	8019c18 <_close>
 801998c:	1c43      	adds	r3, r0, #1
 801998e:	d103      	bne.n	8019998 <_close_r+0x1c>
 8019990:	682b      	ldr	r3, [r5, #0]
 8019992:	2b00      	cmp	r3, #0
 8019994:	d000      	beq.n	8019998 <_close_r+0x1c>
 8019996:	6023      	str	r3, [r4, #0]
 8019998:	bd70      	pop	{r4, r5, r6, pc}
 801999a:	46c0      	nop			; (mov r8, r8)
 801999c:	2000143c 	.word	0x2000143c

080199a0 <_fstat_r>:
 80199a0:	2300      	movs	r3, #0
 80199a2:	b570      	push	{r4, r5, r6, lr}
 80199a4:	4d06      	ldr	r5, [pc, #24]	; (80199c0 <_fstat_r+0x20>)
 80199a6:	0004      	movs	r4, r0
 80199a8:	0008      	movs	r0, r1
 80199aa:	0011      	movs	r1, r2
 80199ac:	602b      	str	r3, [r5, #0]
 80199ae:	f000 f93b 	bl	8019c28 <_fstat>
 80199b2:	1c43      	adds	r3, r0, #1
 80199b4:	d103      	bne.n	80199be <_fstat_r+0x1e>
 80199b6:	682b      	ldr	r3, [r5, #0]
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d000      	beq.n	80199be <_fstat_r+0x1e>
 80199bc:	6023      	str	r3, [r4, #0]
 80199be:	bd70      	pop	{r4, r5, r6, pc}
 80199c0:	2000143c 	.word	0x2000143c

080199c4 <_isatty_r>:
 80199c4:	2300      	movs	r3, #0
 80199c6:	b570      	push	{r4, r5, r6, lr}
 80199c8:	4d06      	ldr	r5, [pc, #24]	; (80199e4 <_isatty_r+0x20>)
 80199ca:	0004      	movs	r4, r0
 80199cc:	0008      	movs	r0, r1
 80199ce:	602b      	str	r3, [r5, #0]
 80199d0:	f000 f932 	bl	8019c38 <_isatty>
 80199d4:	1c43      	adds	r3, r0, #1
 80199d6:	d103      	bne.n	80199e0 <_isatty_r+0x1c>
 80199d8:	682b      	ldr	r3, [r5, #0]
 80199da:	2b00      	cmp	r3, #0
 80199dc:	d000      	beq.n	80199e0 <_isatty_r+0x1c>
 80199de:	6023      	str	r3, [r4, #0]
 80199e0:	bd70      	pop	{r4, r5, r6, pc}
 80199e2:	46c0      	nop			; (mov r8, r8)
 80199e4:	2000143c 	.word	0x2000143c

080199e8 <_lseek_r>:
 80199e8:	b570      	push	{r4, r5, r6, lr}
 80199ea:	0004      	movs	r4, r0
 80199ec:	0008      	movs	r0, r1
 80199ee:	0011      	movs	r1, r2
 80199f0:	001a      	movs	r2, r3
 80199f2:	2300      	movs	r3, #0
 80199f4:	4d05      	ldr	r5, [pc, #20]	; (8019a0c <_lseek_r+0x24>)
 80199f6:	602b      	str	r3, [r5, #0]
 80199f8:	f000 f926 	bl	8019c48 <_lseek>
 80199fc:	1c43      	adds	r3, r0, #1
 80199fe:	d103      	bne.n	8019a08 <_lseek_r+0x20>
 8019a00:	682b      	ldr	r3, [r5, #0]
 8019a02:	2b00      	cmp	r3, #0
 8019a04:	d000      	beq.n	8019a08 <_lseek_r+0x20>
 8019a06:	6023      	str	r3, [r4, #0]
 8019a08:	bd70      	pop	{r4, r5, r6, pc}
 8019a0a:	46c0      	nop			; (mov r8, r8)
 8019a0c:	2000143c 	.word	0x2000143c

08019a10 <_malloc_usable_size_r>:
 8019a10:	1f0b      	subs	r3, r1, #4
 8019a12:	681b      	ldr	r3, [r3, #0]
 8019a14:	1f18      	subs	r0, r3, #4
 8019a16:	2b00      	cmp	r3, #0
 8019a18:	da01      	bge.n	8019a1e <_malloc_usable_size_r+0xe>
 8019a1a:	580b      	ldr	r3, [r1, r0]
 8019a1c:	18c0      	adds	r0, r0, r3
 8019a1e:	4770      	bx	lr

08019a20 <_read_r>:
 8019a20:	b570      	push	{r4, r5, r6, lr}
 8019a22:	0004      	movs	r4, r0
 8019a24:	0008      	movs	r0, r1
 8019a26:	0011      	movs	r1, r2
 8019a28:	001a      	movs	r2, r3
 8019a2a:	2300      	movs	r3, #0
 8019a2c:	4d05      	ldr	r5, [pc, #20]	; (8019a44 <_read_r+0x24>)
 8019a2e:	602b      	str	r3, [r5, #0]
 8019a30:	f000 f912 	bl	8019c58 <_read>
 8019a34:	1c43      	adds	r3, r0, #1
 8019a36:	d103      	bne.n	8019a40 <_read_r+0x20>
 8019a38:	682b      	ldr	r3, [r5, #0]
 8019a3a:	2b00      	cmp	r3, #0
 8019a3c:	d000      	beq.n	8019a40 <_read_r+0x20>
 8019a3e:	6023      	str	r3, [r4, #0]
 8019a40:	bd70      	pop	{r4, r5, r6, pc}
 8019a42:	46c0      	nop			; (mov r8, r8)
 8019a44:	2000143c 	.word	0x2000143c

08019a48 <sqrt>:
 8019a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019a4a:	0004      	movs	r4, r0
 8019a4c:	000d      	movs	r5, r1
 8019a4e:	f000 f829 	bl	8019aa4 <__ieee754_sqrt>
 8019a52:	4b13      	ldr	r3, [pc, #76]	; (8019aa0 <sqrt+0x58>)
 8019a54:	0006      	movs	r6, r0
 8019a56:	781b      	ldrb	r3, [r3, #0]
 8019a58:	000f      	movs	r7, r1
 8019a5a:	b25b      	sxtb	r3, r3
 8019a5c:	3301      	adds	r3, #1
 8019a5e:	d01b      	beq.n	8019a98 <sqrt+0x50>
 8019a60:	0022      	movs	r2, r4
 8019a62:	002b      	movs	r3, r5
 8019a64:	0020      	movs	r0, r4
 8019a66:	0029      	movs	r1, r5
 8019a68:	f7f8 fff0 	bl	8012a4c <__aeabi_dcmpun>
 8019a6c:	2800      	cmp	r0, #0
 8019a6e:	d113      	bne.n	8019a98 <sqrt+0x50>
 8019a70:	2200      	movs	r2, #0
 8019a72:	2300      	movs	r3, #0
 8019a74:	0020      	movs	r0, r4
 8019a76:	0029      	movs	r1, r5
 8019a78:	f7f6 fbf8 	bl	801026c <__aeabi_dcmplt>
 8019a7c:	2800      	cmp	r0, #0
 8019a7e:	d00b      	beq.n	8019a98 <sqrt+0x50>
 8019a80:	f000 f8c4 	bl	8019c0c <__errno>
 8019a84:	2321      	movs	r3, #33	; 0x21
 8019a86:	2200      	movs	r2, #0
 8019a88:	6003      	str	r3, [r0, #0]
 8019a8a:	2300      	movs	r3, #0
 8019a8c:	0010      	movs	r0, r2
 8019a8e:	0019      	movs	r1, r3
 8019a90:	f7f7 fdd8 	bl	8011644 <__aeabi_ddiv>
 8019a94:	0006      	movs	r6, r0
 8019a96:	000f      	movs	r7, r1
 8019a98:	0030      	movs	r0, r6
 8019a9a:	0039      	movs	r1, r7
 8019a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019a9e:	46c0      	nop			; (mov r8, r8)
 8019aa0:	20000918 	.word	0x20000918

08019aa4 <__ieee754_sqrt>:
 8019aa4:	4b56      	ldr	r3, [pc, #344]	; (8019c00 <__ieee754_sqrt+0x15c>)
 8019aa6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019aa8:	0002      	movs	r2, r0
 8019aaa:	0005      	movs	r5, r0
 8019aac:	0018      	movs	r0, r3
 8019aae:	000c      	movs	r4, r1
 8019ab0:	b085      	sub	sp, #20
 8019ab2:	4008      	ands	r0, r1
 8019ab4:	4298      	cmp	r0, r3
 8019ab6:	d10f      	bne.n	8019ad8 <__ieee754_sqrt+0x34>
 8019ab8:	000b      	movs	r3, r1
 8019aba:	0028      	movs	r0, r5
 8019abc:	f7f8 f9c8 	bl	8011e50 <__aeabi_dmul>
 8019ac0:	0002      	movs	r2, r0
 8019ac2:	000b      	movs	r3, r1
 8019ac4:	0028      	movs	r0, r5
 8019ac6:	0021      	movs	r1, r4
 8019ac8:	f7f7 fa52 	bl	8010f70 <__aeabi_dadd>
 8019acc:	0005      	movs	r5, r0
 8019ace:	000c      	movs	r4, r1
 8019ad0:	0028      	movs	r0, r5
 8019ad2:	0021      	movs	r1, r4
 8019ad4:	b005      	add	sp, #20
 8019ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019ad8:	2900      	cmp	r1, #0
 8019ada:	dc10      	bgt.n	8019afe <__ieee754_sqrt+0x5a>
 8019adc:	004b      	lsls	r3, r1, #1
 8019ade:	085b      	lsrs	r3, r3, #1
 8019ae0:	432b      	orrs	r3, r5
 8019ae2:	d0f5      	beq.n	8019ad0 <__ieee754_sqrt+0x2c>
 8019ae4:	2000      	movs	r0, #0
 8019ae6:	4281      	cmp	r1, r0
 8019ae8:	d100      	bne.n	8019aec <__ieee754_sqrt+0x48>
 8019aea:	e080      	b.n	8019bee <__ieee754_sqrt+0x14a>
 8019aec:	000b      	movs	r3, r1
 8019aee:	0028      	movs	r0, r5
 8019af0:	f7f8 fc1a 	bl	8012328 <__aeabi_dsub>
 8019af4:	0002      	movs	r2, r0
 8019af6:	000b      	movs	r3, r1
 8019af8:	f7f7 fda4 	bl	8011644 <__aeabi_ddiv>
 8019afc:	e7e6      	b.n	8019acc <__ieee754_sqrt+0x28>
 8019afe:	1508      	asrs	r0, r1, #20
 8019b00:	d075      	beq.n	8019bee <__ieee754_sqrt+0x14a>
 8019b02:	4b40      	ldr	r3, [pc, #256]	; (8019c04 <__ieee754_sqrt+0x160>)
 8019b04:	0309      	lsls	r1, r1, #12
 8019b06:	18c4      	adds	r4, r0, r3
 8019b08:	2380      	movs	r3, #128	; 0x80
 8019b0a:	0b09      	lsrs	r1, r1, #12
 8019b0c:	035b      	lsls	r3, r3, #13
 8019b0e:	4319      	orrs	r1, r3
 8019b10:	07c3      	lsls	r3, r0, #31
 8019b12:	d403      	bmi.n	8019b1c <__ieee754_sqrt+0x78>
 8019b14:	0fd3      	lsrs	r3, r2, #31
 8019b16:	0049      	lsls	r1, r1, #1
 8019b18:	18c9      	adds	r1, r1, r3
 8019b1a:	0052      	lsls	r2, r2, #1
 8019b1c:	1063      	asrs	r3, r4, #1
 8019b1e:	2400      	movs	r4, #0
 8019b20:	0049      	lsls	r1, r1, #1
 8019b22:	9303      	str	r3, [sp, #12]
 8019b24:	0fd3      	lsrs	r3, r2, #31
 8019b26:	18cb      	adds	r3, r1, r3
 8019b28:	2180      	movs	r1, #128	; 0x80
 8019b2a:	2516      	movs	r5, #22
 8019b2c:	0020      	movs	r0, r4
 8019b2e:	0052      	lsls	r2, r2, #1
 8019b30:	0389      	lsls	r1, r1, #14
 8019b32:	1846      	adds	r6, r0, r1
 8019b34:	429e      	cmp	r6, r3
 8019b36:	dc02      	bgt.n	8019b3e <__ieee754_sqrt+0x9a>
 8019b38:	1870      	adds	r0, r6, r1
 8019b3a:	1b9b      	subs	r3, r3, r6
 8019b3c:	1864      	adds	r4, r4, r1
 8019b3e:	0fd6      	lsrs	r6, r2, #31
 8019b40:	005b      	lsls	r3, r3, #1
 8019b42:	3d01      	subs	r5, #1
 8019b44:	18f3      	adds	r3, r6, r3
 8019b46:	0052      	lsls	r2, r2, #1
 8019b48:	0849      	lsrs	r1, r1, #1
 8019b4a:	2d00      	cmp	r5, #0
 8019b4c:	d1f1      	bne.n	8019b32 <__ieee754_sqrt+0x8e>
 8019b4e:	2620      	movs	r6, #32
 8019b50:	2780      	movs	r7, #128	; 0x80
 8019b52:	0029      	movs	r1, r5
 8019b54:	9601      	str	r6, [sp, #4]
 8019b56:	063f      	lsls	r7, r7, #24
 8019b58:	197e      	adds	r6, r7, r5
 8019b5a:	46b4      	mov	ip, r6
 8019b5c:	4283      	cmp	r3, r0
 8019b5e:	dc02      	bgt.n	8019b66 <__ieee754_sqrt+0xc2>
 8019b60:	d114      	bne.n	8019b8c <__ieee754_sqrt+0xe8>
 8019b62:	4296      	cmp	r6, r2
 8019b64:	d812      	bhi.n	8019b8c <__ieee754_sqrt+0xe8>
 8019b66:	4665      	mov	r5, ip
 8019b68:	4666      	mov	r6, ip
 8019b6a:	19ed      	adds	r5, r5, r7
 8019b6c:	9002      	str	r0, [sp, #8]
 8019b6e:	2e00      	cmp	r6, #0
 8019b70:	da03      	bge.n	8019b7a <__ieee754_sqrt+0xd6>
 8019b72:	43ee      	mvns	r6, r5
 8019b74:	0ff6      	lsrs	r6, r6, #31
 8019b76:	1986      	adds	r6, r0, r6
 8019b78:	9602      	str	r6, [sp, #8]
 8019b7a:	1a1b      	subs	r3, r3, r0
 8019b7c:	4562      	cmp	r2, ip
 8019b7e:	4180      	sbcs	r0, r0
 8019b80:	4240      	negs	r0, r0
 8019b82:	1a1b      	subs	r3, r3, r0
 8019b84:	4660      	mov	r0, ip
 8019b86:	1a12      	subs	r2, r2, r0
 8019b88:	9802      	ldr	r0, [sp, #8]
 8019b8a:	19c9      	adds	r1, r1, r7
 8019b8c:	0fd6      	lsrs	r6, r2, #31
 8019b8e:	005b      	lsls	r3, r3, #1
 8019b90:	18f3      	adds	r3, r6, r3
 8019b92:	9e01      	ldr	r6, [sp, #4]
 8019b94:	0052      	lsls	r2, r2, #1
 8019b96:	3e01      	subs	r6, #1
 8019b98:	087f      	lsrs	r7, r7, #1
 8019b9a:	9601      	str	r6, [sp, #4]
 8019b9c:	2e00      	cmp	r6, #0
 8019b9e:	d1db      	bne.n	8019b58 <__ieee754_sqrt+0xb4>
 8019ba0:	4313      	orrs	r3, r2
 8019ba2:	d003      	beq.n	8019bac <__ieee754_sqrt+0x108>
 8019ba4:	1c4b      	adds	r3, r1, #1
 8019ba6:	d127      	bne.n	8019bf8 <__ieee754_sqrt+0x154>
 8019ba8:	0031      	movs	r1, r6
 8019baa:	3401      	adds	r4, #1
 8019bac:	4b16      	ldr	r3, [pc, #88]	; (8019c08 <__ieee754_sqrt+0x164>)
 8019bae:	1060      	asrs	r0, r4, #1
 8019bb0:	18c0      	adds	r0, r0, r3
 8019bb2:	0849      	lsrs	r1, r1, #1
 8019bb4:	07e3      	lsls	r3, r4, #31
 8019bb6:	d502      	bpl.n	8019bbe <__ieee754_sqrt+0x11a>
 8019bb8:	2380      	movs	r3, #128	; 0x80
 8019bba:	061b      	lsls	r3, r3, #24
 8019bbc:	4319      	orrs	r1, r3
 8019bbe:	9b03      	ldr	r3, [sp, #12]
 8019bc0:	000d      	movs	r5, r1
 8019bc2:	051c      	lsls	r4, r3, #20
 8019bc4:	1823      	adds	r3, r4, r0
 8019bc6:	001c      	movs	r4, r3
 8019bc8:	e782      	b.n	8019ad0 <__ieee754_sqrt+0x2c>
 8019bca:	0ad1      	lsrs	r1, r2, #11
 8019bcc:	3b15      	subs	r3, #21
 8019bce:	0552      	lsls	r2, r2, #21
 8019bd0:	2900      	cmp	r1, #0
 8019bd2:	d0fa      	beq.n	8019bca <__ieee754_sqrt+0x126>
 8019bd4:	2480      	movs	r4, #128	; 0x80
 8019bd6:	0364      	lsls	r4, r4, #13
 8019bd8:	4221      	tst	r1, r4
 8019bda:	d00a      	beq.n	8019bf2 <__ieee754_sqrt+0x14e>
 8019bdc:	2420      	movs	r4, #32
 8019bde:	0016      	movs	r6, r2
 8019be0:	1a24      	subs	r4, r4, r0
 8019be2:	40e6      	lsrs	r6, r4
 8019be4:	1e45      	subs	r5, r0, #1
 8019be6:	4082      	lsls	r2, r0
 8019be8:	4331      	orrs	r1, r6
 8019bea:	1b58      	subs	r0, r3, r5
 8019bec:	e789      	b.n	8019b02 <__ieee754_sqrt+0x5e>
 8019bee:	2300      	movs	r3, #0
 8019bf0:	e7ee      	b.n	8019bd0 <__ieee754_sqrt+0x12c>
 8019bf2:	0049      	lsls	r1, r1, #1
 8019bf4:	3001      	adds	r0, #1
 8019bf6:	e7ef      	b.n	8019bd8 <__ieee754_sqrt+0x134>
 8019bf8:	2301      	movs	r3, #1
 8019bfa:	3101      	adds	r1, #1
 8019bfc:	4399      	bics	r1, r3
 8019bfe:	e7d5      	b.n	8019bac <__ieee754_sqrt+0x108>
 8019c00:	7ff00000 	.word	0x7ff00000
 8019c04:	fffffc01 	.word	0xfffffc01
 8019c08:	3fe00000 	.word	0x3fe00000

08019c0c <__errno>:
 8019c0c:	4b01      	ldr	r3, [pc, #4]	; (8019c14 <__errno+0x8>)
 8019c0e:	6818      	ldr	r0, [r3, #0]
 8019c10:	4770      	bx	lr
 8019c12:	46c0      	nop			; (mov r8, r8)
 8019c14:	200008b4 	.word	0x200008b4

08019c18 <_close>:
 8019c18:	2258      	movs	r2, #88	; 0x58
 8019c1a:	2001      	movs	r0, #1
 8019c1c:	4b01      	ldr	r3, [pc, #4]	; (8019c24 <_close+0xc>)
 8019c1e:	4240      	negs	r0, r0
 8019c20:	601a      	str	r2, [r3, #0]
 8019c22:	4770      	bx	lr
 8019c24:	2000143c 	.word	0x2000143c

08019c28 <_fstat>:
 8019c28:	2258      	movs	r2, #88	; 0x58
 8019c2a:	2001      	movs	r0, #1
 8019c2c:	4b01      	ldr	r3, [pc, #4]	; (8019c34 <_fstat+0xc>)
 8019c2e:	4240      	negs	r0, r0
 8019c30:	601a      	str	r2, [r3, #0]
 8019c32:	4770      	bx	lr
 8019c34:	2000143c 	.word	0x2000143c

08019c38 <_isatty>:
 8019c38:	2258      	movs	r2, #88	; 0x58
 8019c3a:	4b02      	ldr	r3, [pc, #8]	; (8019c44 <_isatty+0xc>)
 8019c3c:	2000      	movs	r0, #0
 8019c3e:	601a      	str	r2, [r3, #0]
 8019c40:	4770      	bx	lr
 8019c42:	46c0      	nop			; (mov r8, r8)
 8019c44:	2000143c 	.word	0x2000143c

08019c48 <_lseek>:
 8019c48:	2258      	movs	r2, #88	; 0x58
 8019c4a:	2001      	movs	r0, #1
 8019c4c:	4b01      	ldr	r3, [pc, #4]	; (8019c54 <_lseek+0xc>)
 8019c4e:	4240      	negs	r0, r0
 8019c50:	601a      	str	r2, [r3, #0]
 8019c52:	4770      	bx	lr
 8019c54:	2000143c 	.word	0x2000143c

08019c58 <_read>:
 8019c58:	2258      	movs	r2, #88	; 0x58
 8019c5a:	2001      	movs	r0, #1
 8019c5c:	4b01      	ldr	r3, [pc, #4]	; (8019c64 <_read+0xc>)
 8019c5e:	4240      	negs	r0, r0
 8019c60:	601a      	str	r2, [r3, #0]
 8019c62:	4770      	bx	lr
 8019c64:	2000143c 	.word	0x2000143c

08019c68 <_sbrk>:
 8019c68:	4a05      	ldr	r2, [pc, #20]	; (8019c80 <_sbrk+0x18>)
 8019c6a:	0003      	movs	r3, r0
 8019c6c:	6811      	ldr	r1, [r2, #0]
 8019c6e:	2900      	cmp	r1, #0
 8019c70:	d101      	bne.n	8019c76 <_sbrk+0xe>
 8019c72:	4904      	ldr	r1, [pc, #16]	; (8019c84 <_sbrk+0x1c>)
 8019c74:	6011      	str	r1, [r2, #0]
 8019c76:	6810      	ldr	r0, [r2, #0]
 8019c78:	18c3      	adds	r3, r0, r3
 8019c7a:	6013      	str	r3, [r2, #0]
 8019c7c:	4770      	bx	lr
 8019c7e:	46c0      	nop			; (mov r8, r8)
 8019c80:	20001070 	.word	0x20001070
 8019c84:	20001440 	.word	0x20001440

08019c88 <_init>:
 8019c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c8a:	46c0      	nop			; (mov r8, r8)
 8019c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c8e:	bc08      	pop	{r3}
 8019c90:	469e      	mov	lr, r3
 8019c92:	4770      	bx	lr

08019c94 <_fini>:
 8019c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c96:	46c0      	nop			; (mov r8, r8)
 8019c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c9a:	bc08      	pop	{r3}
 8019c9c:	469e      	mov	lr, r3
 8019c9e:	4770      	bx	lr
