#
NCSU_TechLib_tsmc03d nmos layout
I5
I8
I4
#
NCSU_TechLib_tsmc03d pmos layout
I6
I7
I3
#
project nDDYNLATCH layout
I10
I1
#ISCELL
NCSU_TechLib_tsmc03d M1_POLY symbolic
I21
I17
I13
I18
I12
I14
I0
I9
#ISCELL
NCSU_TechLib_tsmc03d M2_M1 symbolic
I19
I16
I15
I11
I2
I20
#ISCELL
NCSU_TechLib_tsmc03d metal2 symbolic
I23
I22
#ISCELL
NCSU_TechLib_tsmc03d metal1 symbolic
I27
I24
I28
#ISCELL
NCSU_TechLib_tsmc03d poly symbolic
I26
I25
