
*** Running vivado
    with args -log rtc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rtc.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rtc.tcl -notrace
Command: synth_design -top rtc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 362.172 ; gain = 100.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rtc' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/debouncer.v:3]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/debouncer.v:19]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Prescaler' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Prescaler.v:3]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Prescaler' (2#1) [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Prescaler.v:3]
INFO: [Synth 8-6157] synthesizing module 'Prescaler__parameterized0' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Prescaler.v:3]
	Parameter N bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Prescaler__parameterized0' (2#1) [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Prescaler.v:3]
INFO: [Synth 8-6157] synthesizing module 'Clock' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clock' (3#1) [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'DigitDecoder' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/DigitDecoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DigitDecoder' (4#1) [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/DigitDecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Digit' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Digit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Digit' (5#1) [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Digit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Display' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (6#1) [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Display.v:3]
WARNING: [Synth 8-689] width (7) of port connection 'sync' does not match port width (1) of module 'Display' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-689] width (8) of port connection 'minutes_ones' does not match port width (7) of module 'Display' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-350] instance 'seg7' of module 'Display' requires 8 connections, but only 7 given [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-3848] Net led7_seg_o in module/entity rtc does not have driver. [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rtc' (7#1) [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:3]
WARNING: [Synth 8-3331] design rtc has unconnected port led7_seg_o[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.695 ; gain = 155.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin seg7:minutes_ones[6] to constant 0 [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-3295] tying undriven pin seg7:minutes_ones[5] to constant 0 [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-3295] tying undriven pin seg7:minutes_ones[4] to constant 0 [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-3295] tying undriven pin seg7:minutes_ones[3] to constant 0 [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-3295] tying undriven pin seg7:minutes_ones[2] to constant 0 [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-3295] tying undriven pin seg7:minutes_ones[1] to constant 0 [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
WARNING: [Synth 8-3295] tying undriven pin seg7:minutes_ones[0] to constant 0 [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/rtc.v:39]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.695 ; gain = 155.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.695 ; gain = 155.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XilinxProjekty/RTC/RTC.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/XilinxProjekty/RTC/RTC.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/XilinxProjekty/RTC/RTC.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rtc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rtc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.859 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.902 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 770.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 770.902 ; gain = 508.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 770.902 ; gain = 508.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 770.902 ; gain = 508.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sw_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 | 00000000000000000000000000000000
                 iSTATE1 |                              010 | 00000000000000000000000000000001
                  iSTATE |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debouncer'
WARNING: [Synth 8-327] inferring latch for variable 'seg_digit_reg' [D:/XilinxProjekty/RTC/RTC.srcs/sources_1/new/Digit.v:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 770.902 ; gain = 508.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     19 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module Prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Prescaler__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 8     
Module Digit 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "db_hr/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db_hr/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db_min/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db_min/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db_test/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db_test/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design rtc has unconnected port led7_seg_o[7]
WARNING: [Synth 8-3332] Sequential element (db_test/FSM_onehot_state_reg[2]) is unused and will be removed from module rtc.
WARNING: [Synth 8-3332] Sequential element (db_test/FSM_onehot_state_reg[1]) is unused and will be removed from module rtc.
WARNING: [Synth 8-3332] Sequential element (db_test/FSM_onehot_state_reg[0]) is unused and will be removed from module rtc.
WARNING: [Synth 8-3332] Sequential element (d1/seg_digit_reg[6]) is unused and will be removed from module rtc.
WARNING: [Synth 8-3332] Sequential element (d1/seg_digit_reg[5]) is unused and will be removed from module rtc.
WARNING: [Synth 8-3332] Sequential element (d1/seg_digit_reg[4]) is unused and will be removed from module rtc.
WARNING: [Synth 8-3332] Sequential element (d1/seg_digit_reg[3]) is unused and will be removed from module rtc.
WARNING: [Synth 8-3332] Sequential element (d1/seg_digit_reg[2]) is unused and will be removed from module rtc.
WARNING: [Synth 8-3332] Sequential element (d1/seg_digit_reg[1]) is unused and will be removed from module rtc.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.902 ; gain = 508.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 770.902 ; gain = 508.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.230 ; gain = 514.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.785 ; gain = 553.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 815.785 ; gain = 553.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 815.785 ; gain = 553.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 815.785 ; gain = 553.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 815.785 ; gain = 553.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 815.785 ; gain = 553.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 815.785 ; gain = 553.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   138|
|3     |LUT1   |    14|
|4     |LUT2   |    50|
|5     |LUT3   |   262|
|6     |LUT4   |   114|
|7     |LUT5   |   193|
|8     |LUT6   |   273|
|9     |FDCE   |    19|
|10    |FDPE   |    19|
|11    |FDRE   |   148|
|12    |FDSE   |     1|
|13    |LDC    |    37|
|14    |LDP    |     4|
|15    |IBUF   |     5|
|16    |OBUF   |    15|
|17    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------------------+------+
|      |Instance   |Module                    |Cells |
+------+-----------+--------------------------+------+
|1     |top        |                          |  1295|
|2     |  clock    |Clock                     |   666|
|3     |  d1       |Digit                     |     1|
|4     |  d2       |Digit_0                   |     7|
|5     |  d3       |Digit_1                   |     7|
|6     |  d4       |Digit_2                   |     7|
|7     |  db_hr    |debouncer                 |    59|
|8     |  db_min   |debouncer_3               |    58|
|9     |  decoder  |DigitDecoder              |   216|
|10    |  pres     |Prescaler                 |   124|
|11    |  pres_1ms |Prescaler__parameterized0 |   105|
|12    |  seg7     |Display                   |    22|
+------+-----------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 815.785 ; gain = 553.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 815.785 ; gain = 200.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 815.785 ; gain = 553.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 815.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  LDC => LDCE: 37 instances
  LDP => LDPE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 815.785 ; gain = 567.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/XilinxProjekty/RTC/RTC.runs/synth_1/rtc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rtc_utilization_synth.rpt -pb rtc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 15:44:56 2024...
