
LED_MATRIX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015a4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001660  08001660  00011660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080016a0  080016a0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080016a0  080016a0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080016a0  080016a0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080016a0  080016a0  000116a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080016a4  080016a4  000116a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080016a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  080016b4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  080016b4  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006145  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000152f  00000000  00000000  00026179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  000276a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000688  00000000  00000000  00027df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019866  00000000  00000000  00028480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008511  00000000  00000000  00041ce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8978  00000000  00000000  0004a1f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f2b6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001848  00000000  00000000  000f2bc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001648 	.word	0x08001648

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08001648 	.word	0x08001648

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000222:	4b08      	ldr	r3, [pc, #32]	; (8000244 <MX_GPIO_Init+0x28>)
 8000224:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000226:	4b07      	ldr	r3, [pc, #28]	; (8000244 <MX_GPIO_Init+0x28>)
 8000228:	2102      	movs	r1, #2
 800022a:	430a      	orrs	r2, r1
 800022c:	635a      	str	r2, [r3, #52]	; 0x34
 800022e:	4b05      	ldr	r3, [pc, #20]	; (8000244 <MX_GPIO_Init+0x28>)
 8000230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000232:	2202      	movs	r2, #2
 8000234:	4013      	ands	r3, r2
 8000236:	607b      	str	r3, [r7, #4]
 8000238:	687b      	ldr	r3, [r7, #4]

}
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	46bd      	mov	sp, r7
 800023e:	b002      	add	sp, #8
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40021000 	.word	0x40021000

08000248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024c:	f000 f948 	bl	80004e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000250:	f000 f805 	bl	800025e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000254:	f7ff ffe2 	bl	800021c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000258:	f000 f84e 	bl	80002f8 <MX_SPI1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800025c:	e7fe      	b.n	800025c <main+0x14>

0800025e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025e:	b590      	push	{r4, r7, lr}
 8000260:	b095      	sub	sp, #84	; 0x54
 8000262:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000264:	2414      	movs	r4, #20
 8000266:	193b      	adds	r3, r7, r4
 8000268:	0018      	movs	r0, r3
 800026a:	233c      	movs	r3, #60	; 0x3c
 800026c:	001a      	movs	r2, r3
 800026e:	2100      	movs	r1, #0
 8000270:	f001 f9e2 	bl	8001638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	0018      	movs	r0, r3
 8000278:	2310      	movs	r3, #16
 800027a:	001a      	movs	r2, r3
 800027c:	2100      	movs	r1, #0
 800027e:	f001 f9db 	bl	8001638 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000282:	2380      	movs	r3, #128	; 0x80
 8000284:	009b      	lsls	r3, r3, #2
 8000286:	0018      	movs	r0, r3
 8000288:	f000 fbd0 	bl	8000a2c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800028c:	193b      	adds	r3, r7, r4
 800028e:	2202      	movs	r2, #2
 8000290:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000292:	193b      	adds	r3, r7, r4
 8000294:	2280      	movs	r2, #128	; 0x80
 8000296:	0052      	lsls	r2, r2, #1
 8000298:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800029a:	193b      	adds	r3, r7, r4
 800029c:	2200      	movs	r2, #0
 800029e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a0:	193b      	adds	r3, r7, r4
 80002a2:	2240      	movs	r2, #64	; 0x40
 80002a4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002a6:	193b      	adds	r3, r7, r4
 80002a8:	2200      	movs	r2, #0
 80002aa:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ac:	193b      	adds	r3, r7, r4
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 fbfc 	bl	8000aac <HAL_RCC_OscConfig>
 80002b4:	1e03      	subs	r3, r0, #0
 80002b6:	d001      	beq.n	80002bc <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002b8:	f000 f819 	bl	80002ee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002bc:	1d3b      	adds	r3, r7, #4
 80002be:	2207      	movs	r2, #7
 80002c0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	2200      	movs	r2, #0
 80002c6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c8:	1d3b      	adds	r3, r7, #4
 80002ca:	2200      	movs	r2, #0
 80002cc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	2200      	movs	r2, #0
 80002d2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d4:	1d3b      	adds	r3, r7, #4
 80002d6:	2100      	movs	r1, #0
 80002d8:	0018      	movs	r0, r3
 80002da:	f000 ff47 	bl	800116c <HAL_RCC_ClockConfig>
 80002de:	1e03      	subs	r3, r0, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002e2:	f000 f804 	bl	80002ee <Error_Handler>
  }
}
 80002e6:	46c0      	nop			; (mov r8, r8)
 80002e8:	46bd      	mov	sp, r7
 80002ea:	b015      	add	sp, #84	; 0x54
 80002ec:	bd90      	pop	{r4, r7, pc}

080002ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002ee:	b580      	push	{r7, lr}
 80002f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002f2:	b672      	cpsid	i
}
 80002f4:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002f6:	e7fe      	b.n	80002f6 <Error_Handler+0x8>

080002f8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80002fc:	4b1b      	ldr	r3, [pc, #108]	; (800036c <MX_SPI1_Init+0x74>)
 80002fe:	4a1c      	ldr	r2, [pc, #112]	; (8000370 <MX_SPI1_Init+0x78>)
 8000300:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000302:	4b1a      	ldr	r3, [pc, #104]	; (800036c <MX_SPI1_Init+0x74>)
 8000304:	2282      	movs	r2, #130	; 0x82
 8000306:	0052      	lsls	r2, r2, #1
 8000308:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800030a:	4b18      	ldr	r3, [pc, #96]	; (800036c <MX_SPI1_Init+0x74>)
 800030c:	2200      	movs	r2, #0
 800030e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000310:	4b16      	ldr	r3, [pc, #88]	; (800036c <MX_SPI1_Init+0x74>)
 8000312:	22e0      	movs	r2, #224	; 0xe0
 8000314:	00d2      	lsls	r2, r2, #3
 8000316:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000318:	4b14      	ldr	r3, [pc, #80]	; (800036c <MX_SPI1_Init+0x74>)
 800031a:	2200      	movs	r2, #0
 800031c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800031e:	4b13      	ldr	r3, [pc, #76]	; (800036c <MX_SPI1_Init+0x74>)
 8000320:	2200      	movs	r2, #0
 8000322:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000324:	4b11      	ldr	r3, [pc, #68]	; (800036c <MX_SPI1_Init+0x74>)
 8000326:	2280      	movs	r2, #128	; 0x80
 8000328:	0092      	lsls	r2, r2, #2
 800032a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800032c:	4b0f      	ldr	r3, [pc, #60]	; (800036c <MX_SPI1_Init+0x74>)
 800032e:	2218      	movs	r2, #24
 8000330:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000332:	4b0e      	ldr	r3, [pc, #56]	; (800036c <MX_SPI1_Init+0x74>)
 8000334:	2200      	movs	r2, #0
 8000336:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000338:	4b0c      	ldr	r3, [pc, #48]	; (800036c <MX_SPI1_Init+0x74>)
 800033a:	2200      	movs	r2, #0
 800033c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800033e:	4b0b      	ldr	r3, [pc, #44]	; (800036c <MX_SPI1_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000344:	4b09      	ldr	r3, [pc, #36]	; (800036c <MX_SPI1_Init+0x74>)
 8000346:	2207      	movs	r2, #7
 8000348:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800034a:	4b08      	ldr	r3, [pc, #32]	; (800036c <MX_SPI1_Init+0x74>)
 800034c:	2200      	movs	r2, #0
 800034e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000350:	4b06      	ldr	r3, [pc, #24]	; (800036c <MX_SPI1_Init+0x74>)
 8000352:	2208      	movs	r2, #8
 8000354:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000356:	4b05      	ldr	r3, [pc, #20]	; (800036c <MX_SPI1_Init+0x74>)
 8000358:	0018      	movs	r0, r3
 800035a:	f001 f891 	bl	8001480 <HAL_SPI_Init>
 800035e:	1e03      	subs	r3, r0, #0
 8000360:	d001      	beq.n	8000366 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000362:	f7ff ffc4 	bl	80002ee <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000366:	46c0      	nop			; (mov r8, r8)
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000028 	.word	0x20000028
 8000370:	40013000 	.word	0x40013000

08000374 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000374:	b590      	push	{r4, r7, lr}
 8000376:	b08b      	sub	sp, #44	; 0x2c
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800037c:	2414      	movs	r4, #20
 800037e:	193b      	adds	r3, r7, r4
 8000380:	0018      	movs	r0, r3
 8000382:	2314      	movs	r3, #20
 8000384:	001a      	movs	r2, r3
 8000386:	2100      	movs	r1, #0
 8000388:	f001 f956 	bl	8001638 <memset>
  if(spiHandle->Instance==SPI1)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a1b      	ldr	r2, [pc, #108]	; (8000400 <HAL_SPI_MspInit+0x8c>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d12f      	bne.n	80003f6 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000396:	4b1b      	ldr	r3, [pc, #108]	; (8000404 <HAL_SPI_MspInit+0x90>)
 8000398:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800039a:	4b1a      	ldr	r3, [pc, #104]	; (8000404 <HAL_SPI_MspInit+0x90>)
 800039c:	2180      	movs	r1, #128	; 0x80
 800039e:	0149      	lsls	r1, r1, #5
 80003a0:	430a      	orrs	r2, r1
 80003a2:	641a      	str	r2, [r3, #64]	; 0x40
 80003a4:	4b17      	ldr	r3, [pc, #92]	; (8000404 <HAL_SPI_MspInit+0x90>)
 80003a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003a8:	2380      	movs	r3, #128	; 0x80
 80003aa:	015b      	lsls	r3, r3, #5
 80003ac:	4013      	ands	r3, r2
 80003ae:	613b      	str	r3, [r7, #16]
 80003b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003b2:	4b14      	ldr	r3, [pc, #80]	; (8000404 <HAL_SPI_MspInit+0x90>)
 80003b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003b6:	4b13      	ldr	r3, [pc, #76]	; (8000404 <HAL_SPI_MspInit+0x90>)
 80003b8:	2102      	movs	r1, #2
 80003ba:	430a      	orrs	r2, r1
 80003bc:	635a      	str	r2, [r3, #52]	; 0x34
 80003be:	4b11      	ldr	r3, [pc, #68]	; (8000404 <HAL_SPI_MspInit+0x90>)
 80003c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003c2:	2202      	movs	r2, #2
 80003c4:	4013      	ands	r3, r2
 80003c6:	60fb      	str	r3, [r7, #12]
 80003c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80003ca:	0021      	movs	r1, r4
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	2228      	movs	r2, #40	; 0x28
 80003d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003d2:	187b      	adds	r3, r7, r1
 80003d4:	2202      	movs	r2, #2
 80003d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	187b      	adds	r3, r7, r1
 80003da:	2200      	movs	r2, #0
 80003dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003de:	187b      	adds	r3, r7, r1
 80003e0:	2200      	movs	r2, #0
 80003e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	2200      	movs	r2, #0
 80003e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003ea:	187b      	adds	r3, r7, r1
 80003ec:	4a06      	ldr	r2, [pc, #24]	; (8000408 <HAL_SPI_MspInit+0x94>)
 80003ee:	0019      	movs	r1, r3
 80003f0:	0010      	movs	r0, r2
 80003f2:	f000 f9af 	bl	8000754 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	46bd      	mov	sp, r7
 80003fa:	b00b      	add	sp, #44	; 0x2c
 80003fc:	bd90      	pop	{r4, r7, pc}
 80003fe:	46c0      	nop			; (mov r8, r8)
 8000400:	40013000 	.word	0x40013000
 8000404:	40021000 	.word	0x40021000
 8000408:	50000400 	.word	0x50000400

0800040c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000412:	4b0f      	ldr	r3, [pc, #60]	; (8000450 <HAL_MspInit+0x44>)
 8000414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000416:	4b0e      	ldr	r3, [pc, #56]	; (8000450 <HAL_MspInit+0x44>)
 8000418:	2101      	movs	r1, #1
 800041a:	430a      	orrs	r2, r1
 800041c:	641a      	str	r2, [r3, #64]	; 0x40
 800041e:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <HAL_MspInit+0x44>)
 8000420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000422:	2201      	movs	r2, #1
 8000424:	4013      	ands	r3, r2
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800042a:	4b09      	ldr	r3, [pc, #36]	; (8000450 <HAL_MspInit+0x44>)
 800042c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800042e:	4b08      	ldr	r3, [pc, #32]	; (8000450 <HAL_MspInit+0x44>)
 8000430:	2180      	movs	r1, #128	; 0x80
 8000432:	0549      	lsls	r1, r1, #21
 8000434:	430a      	orrs	r2, r1
 8000436:	63da      	str	r2, [r3, #60]	; 0x3c
 8000438:	4b05      	ldr	r3, [pc, #20]	; (8000450 <HAL_MspInit+0x44>)
 800043a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800043c:	2380      	movs	r3, #128	; 0x80
 800043e:	055b      	lsls	r3, r3, #21
 8000440:	4013      	ands	r3, r2
 8000442:	603b      	str	r3, [r7, #0]
 8000444:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000446:	46c0      	nop			; (mov r8, r8)
 8000448:	46bd      	mov	sp, r7
 800044a:	b002      	add	sp, #8
 800044c:	bd80      	pop	{r7, pc}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	40021000 	.word	0x40021000

08000454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000458:	e7fe      	b.n	8000458 <NMI_Handler+0x4>

0800045a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800045a:	b580      	push	{r7, lr}
 800045c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800045e:	e7fe      	b.n	800045e <HardFault_Handler+0x4>

08000460 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000464:	46c0      	nop			; (mov r8, r8)
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}

0800046a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800046a:	b580      	push	{r7, lr}
 800046c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800046e:	46c0      	nop			; (mov r8, r8)
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}

08000474 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000478:	f000 f89c 	bl	80005b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}

08000482 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000482:	b580      	push	{r7, lr}
 8000484:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}

0800048c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800048c:	480d      	ldr	r0, [pc, #52]	; (80004c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800048e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000490:	f7ff fff7 	bl	8000482 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000494:	480c      	ldr	r0, [pc, #48]	; (80004c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000496:	490d      	ldr	r1, [pc, #52]	; (80004cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000498:	4a0d      	ldr	r2, [pc, #52]	; (80004d0 <LoopForever+0xe>)
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800049c:	e002      	b.n	80004a4 <LoopCopyDataInit>

0800049e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800049e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004a2:	3304      	adds	r3, #4

080004a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a8:	d3f9      	bcc.n	800049e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004aa:	4a0a      	ldr	r2, [pc, #40]	; (80004d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004ac:	4c0a      	ldr	r4, [pc, #40]	; (80004d8 <LoopForever+0x16>)
  movs r3, #0
 80004ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b0:	e001      	b.n	80004b6 <LoopFillZerobss>

080004b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004b4:	3204      	adds	r2, #4

080004b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b8:	d3fb      	bcc.n	80004b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004ba:	f001 f899 	bl	80015f0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80004be:	f7ff fec3 	bl	8000248 <main>

080004c2 <LoopForever>:

LoopForever:
  b LoopForever
 80004c2:	e7fe      	b.n	80004c2 <LoopForever>
  ldr   r0, =_estack
 80004c4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80004c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004cc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004d0:	080016a8 	.word	0x080016a8
  ldr r2, =_sbss
 80004d4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004d8:	20000090 	.word	0x20000090

080004dc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004dc:	e7fe      	b.n	80004dc <ADC1_COMP_IRQHandler>
	...

080004e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004e6:	1dfb      	adds	r3, r7, #7
 80004e8:	2200      	movs	r2, #0
 80004ea:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004ec:	4b0b      	ldr	r3, [pc, #44]	; (800051c <HAL_Init+0x3c>)
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	4b0a      	ldr	r3, [pc, #40]	; (800051c <HAL_Init+0x3c>)
 80004f2:	2180      	movs	r1, #128	; 0x80
 80004f4:	0049      	lsls	r1, r1, #1
 80004f6:	430a      	orrs	r2, r1
 80004f8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004fa:	2003      	movs	r0, #3
 80004fc:	f000 f810 	bl	8000520 <HAL_InitTick>
 8000500:	1e03      	subs	r3, r0, #0
 8000502:	d003      	beq.n	800050c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000504:	1dfb      	adds	r3, r7, #7
 8000506:	2201      	movs	r2, #1
 8000508:	701a      	strb	r2, [r3, #0]
 800050a:	e001      	b.n	8000510 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800050c:	f7ff ff7e 	bl	800040c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000510:	1dfb      	adds	r3, r7, #7
 8000512:	781b      	ldrb	r3, [r3, #0]
}
 8000514:	0018      	movs	r0, r3
 8000516:	46bd      	mov	sp, r7
 8000518:	b002      	add	sp, #8
 800051a:	bd80      	pop	{r7, pc}
 800051c:	40022000 	.word	0x40022000

08000520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000520:	b590      	push	{r4, r7, lr}
 8000522:	b085      	sub	sp, #20
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000528:	230f      	movs	r3, #15
 800052a:	18fb      	adds	r3, r7, r3
 800052c:	2200      	movs	r2, #0
 800052e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000530:	4b1d      	ldr	r3, [pc, #116]	; (80005a8 <HAL_InitTick+0x88>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d02b      	beq.n	8000590 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000538:	4b1c      	ldr	r3, [pc, #112]	; (80005ac <HAL_InitTick+0x8c>)
 800053a:	681c      	ldr	r4, [r3, #0]
 800053c:	4b1a      	ldr	r3, [pc, #104]	; (80005a8 <HAL_InitTick+0x88>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	0019      	movs	r1, r3
 8000542:	23fa      	movs	r3, #250	; 0xfa
 8000544:	0098      	lsls	r0, r3, #2
 8000546:	f7ff fddd 	bl	8000104 <__udivsi3>
 800054a:	0003      	movs	r3, r0
 800054c:	0019      	movs	r1, r3
 800054e:	0020      	movs	r0, r4
 8000550:	f7ff fdd8 	bl	8000104 <__udivsi3>
 8000554:	0003      	movs	r3, r0
 8000556:	0018      	movs	r0, r3
 8000558:	f000 f8ef 	bl	800073a <HAL_SYSTICK_Config>
 800055c:	1e03      	subs	r3, r0, #0
 800055e:	d112      	bne.n	8000586 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2b03      	cmp	r3, #3
 8000564:	d80a      	bhi.n	800057c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000566:	6879      	ldr	r1, [r7, #4]
 8000568:	2301      	movs	r3, #1
 800056a:	425b      	negs	r3, r3
 800056c:	2200      	movs	r2, #0
 800056e:	0018      	movs	r0, r3
 8000570:	f000 f8ce 	bl	8000710 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000574:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <HAL_InitTick+0x90>)
 8000576:	687a      	ldr	r2, [r7, #4]
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	e00d      	b.n	8000598 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800057c:	230f      	movs	r3, #15
 800057e:	18fb      	adds	r3, r7, r3
 8000580:	2201      	movs	r2, #1
 8000582:	701a      	strb	r2, [r3, #0]
 8000584:	e008      	b.n	8000598 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000586:	230f      	movs	r3, #15
 8000588:	18fb      	adds	r3, r7, r3
 800058a:	2201      	movs	r2, #1
 800058c:	701a      	strb	r2, [r3, #0]
 800058e:	e003      	b.n	8000598 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000590:	230f      	movs	r3, #15
 8000592:	18fb      	adds	r3, r7, r3
 8000594:	2201      	movs	r2, #1
 8000596:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000598:	230f      	movs	r3, #15
 800059a:	18fb      	adds	r3, r7, r3
 800059c:	781b      	ldrb	r3, [r3, #0]
}
 800059e:	0018      	movs	r0, r3
 80005a0:	46bd      	mov	sp, r7
 80005a2:	b005      	add	sp, #20
 80005a4:	bd90      	pop	{r4, r7, pc}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	20000008 	.word	0x20000008
 80005ac:	20000000 	.word	0x20000000
 80005b0:	20000004 	.word	0x20000004

080005b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005b8:	4b05      	ldr	r3, [pc, #20]	; (80005d0 <HAL_IncTick+0x1c>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	001a      	movs	r2, r3
 80005be:	4b05      	ldr	r3, [pc, #20]	; (80005d4 <HAL_IncTick+0x20>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	18d2      	adds	r2, r2, r3
 80005c4:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <HAL_IncTick+0x20>)
 80005c6:	601a      	str	r2, [r3, #0]
}
 80005c8:	46c0      	nop			; (mov r8, r8)
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	20000008 	.word	0x20000008
 80005d4:	2000008c 	.word	0x2000008c

080005d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  return uwTick;
 80005dc:	4b02      	ldr	r3, [pc, #8]	; (80005e8 <HAL_GetTick+0x10>)
 80005de:	681b      	ldr	r3, [r3, #0]
}
 80005e0:	0018      	movs	r0, r3
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	2000008c 	.word	0x2000008c

080005ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	0002      	movs	r2, r0
 80005f4:	6039      	str	r1, [r7, #0]
 80005f6:	1dfb      	adds	r3, r7, #7
 80005f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80005fa:	1dfb      	adds	r3, r7, #7
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	2b7f      	cmp	r3, #127	; 0x7f
 8000600:	d828      	bhi.n	8000654 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000602:	4a2f      	ldr	r2, [pc, #188]	; (80006c0 <__NVIC_SetPriority+0xd4>)
 8000604:	1dfb      	adds	r3, r7, #7
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	b25b      	sxtb	r3, r3
 800060a:	089b      	lsrs	r3, r3, #2
 800060c:	33c0      	adds	r3, #192	; 0xc0
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	589b      	ldr	r3, [r3, r2]
 8000612:	1dfa      	adds	r2, r7, #7
 8000614:	7812      	ldrb	r2, [r2, #0]
 8000616:	0011      	movs	r1, r2
 8000618:	2203      	movs	r2, #3
 800061a:	400a      	ands	r2, r1
 800061c:	00d2      	lsls	r2, r2, #3
 800061e:	21ff      	movs	r1, #255	; 0xff
 8000620:	4091      	lsls	r1, r2
 8000622:	000a      	movs	r2, r1
 8000624:	43d2      	mvns	r2, r2
 8000626:	401a      	ands	r2, r3
 8000628:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	019b      	lsls	r3, r3, #6
 800062e:	22ff      	movs	r2, #255	; 0xff
 8000630:	401a      	ands	r2, r3
 8000632:	1dfb      	adds	r3, r7, #7
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	0018      	movs	r0, r3
 8000638:	2303      	movs	r3, #3
 800063a:	4003      	ands	r3, r0
 800063c:	00db      	lsls	r3, r3, #3
 800063e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000640:	481f      	ldr	r0, [pc, #124]	; (80006c0 <__NVIC_SetPriority+0xd4>)
 8000642:	1dfb      	adds	r3, r7, #7
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	b25b      	sxtb	r3, r3
 8000648:	089b      	lsrs	r3, r3, #2
 800064a:	430a      	orrs	r2, r1
 800064c:	33c0      	adds	r3, #192	; 0xc0
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000652:	e031      	b.n	80006b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000654:	4a1b      	ldr	r2, [pc, #108]	; (80006c4 <__NVIC_SetPriority+0xd8>)
 8000656:	1dfb      	adds	r3, r7, #7
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	0019      	movs	r1, r3
 800065c:	230f      	movs	r3, #15
 800065e:	400b      	ands	r3, r1
 8000660:	3b08      	subs	r3, #8
 8000662:	089b      	lsrs	r3, r3, #2
 8000664:	3306      	adds	r3, #6
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	18d3      	adds	r3, r2, r3
 800066a:	3304      	adds	r3, #4
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	1dfa      	adds	r2, r7, #7
 8000670:	7812      	ldrb	r2, [r2, #0]
 8000672:	0011      	movs	r1, r2
 8000674:	2203      	movs	r2, #3
 8000676:	400a      	ands	r2, r1
 8000678:	00d2      	lsls	r2, r2, #3
 800067a:	21ff      	movs	r1, #255	; 0xff
 800067c:	4091      	lsls	r1, r2
 800067e:	000a      	movs	r2, r1
 8000680:	43d2      	mvns	r2, r2
 8000682:	401a      	ands	r2, r3
 8000684:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	019b      	lsls	r3, r3, #6
 800068a:	22ff      	movs	r2, #255	; 0xff
 800068c:	401a      	ands	r2, r3
 800068e:	1dfb      	adds	r3, r7, #7
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	0018      	movs	r0, r3
 8000694:	2303      	movs	r3, #3
 8000696:	4003      	ands	r3, r0
 8000698:	00db      	lsls	r3, r3, #3
 800069a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800069c:	4809      	ldr	r0, [pc, #36]	; (80006c4 <__NVIC_SetPriority+0xd8>)
 800069e:	1dfb      	adds	r3, r7, #7
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	001c      	movs	r4, r3
 80006a4:	230f      	movs	r3, #15
 80006a6:	4023      	ands	r3, r4
 80006a8:	3b08      	subs	r3, #8
 80006aa:	089b      	lsrs	r3, r3, #2
 80006ac:	430a      	orrs	r2, r1
 80006ae:	3306      	adds	r3, #6
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	18c3      	adds	r3, r0, r3
 80006b4:	3304      	adds	r3, #4
 80006b6:	601a      	str	r2, [r3, #0]
}
 80006b8:	46c0      	nop			; (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b003      	add	sp, #12
 80006be:	bd90      	pop	{r4, r7, pc}
 80006c0:	e000e100 	.word	0xe000e100
 80006c4:	e000ed00 	.word	0xe000ed00

080006c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	1e5a      	subs	r2, r3, #1
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	045b      	lsls	r3, r3, #17
 80006d8:	429a      	cmp	r2, r3
 80006da:	d301      	bcc.n	80006e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006dc:	2301      	movs	r3, #1
 80006de:	e010      	b.n	8000702 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e0:	4b0a      	ldr	r3, [pc, #40]	; (800070c <SysTick_Config+0x44>)
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	3a01      	subs	r2, #1
 80006e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006e8:	2301      	movs	r3, #1
 80006ea:	425b      	negs	r3, r3
 80006ec:	2103      	movs	r1, #3
 80006ee:	0018      	movs	r0, r3
 80006f0:	f7ff ff7c 	bl	80005ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f4:	4b05      	ldr	r3, [pc, #20]	; (800070c <SysTick_Config+0x44>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	4b04      	ldr	r3, [pc, #16]	; (800070c <SysTick_Config+0x44>)
 80006fc:	2207      	movs	r2, #7
 80006fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000700:	2300      	movs	r3, #0
}
 8000702:	0018      	movs	r0, r3
 8000704:	46bd      	mov	sp, r7
 8000706:	b002      	add	sp, #8
 8000708:	bd80      	pop	{r7, pc}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	e000e010 	.word	0xe000e010

08000710 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	60b9      	str	r1, [r7, #8]
 8000718:	607a      	str	r2, [r7, #4]
 800071a:	210f      	movs	r1, #15
 800071c:	187b      	adds	r3, r7, r1
 800071e:	1c02      	adds	r2, r0, #0
 8000720:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000722:	68ba      	ldr	r2, [r7, #8]
 8000724:	187b      	adds	r3, r7, r1
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b25b      	sxtb	r3, r3
 800072a:	0011      	movs	r1, r2
 800072c:	0018      	movs	r0, r3
 800072e:	f7ff ff5d 	bl	80005ec <__NVIC_SetPriority>
}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b004      	add	sp, #16
 8000738:	bd80      	pop	{r7, pc}

0800073a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	b082      	sub	sp, #8
 800073e:	af00      	add	r7, sp, #0
 8000740:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	0018      	movs	r0, r3
 8000746:	f7ff ffbf 	bl	80006c8 <SysTick_Config>
 800074a:	0003      	movs	r3, r0
}
 800074c:	0018      	movs	r0, r3
 800074e:	46bd      	mov	sp, r7
 8000750:	b002      	add	sp, #8
 8000752:	bd80      	pop	{r7, pc}

08000754 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000762:	e14d      	b.n	8000a00 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2101      	movs	r1, #1
 800076a:	697a      	ldr	r2, [r7, #20]
 800076c:	4091      	lsls	r1, r2
 800076e:	000a      	movs	r2, r1
 8000770:	4013      	ands	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d100      	bne.n	800077c <HAL_GPIO_Init+0x28>
 800077a:	e13e      	b.n	80009fa <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	2203      	movs	r2, #3
 8000782:	4013      	ands	r3, r2
 8000784:	2b01      	cmp	r3, #1
 8000786:	d005      	beq.n	8000794 <HAL_GPIO_Init+0x40>
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	2203      	movs	r2, #3
 800078e:	4013      	ands	r3, r2
 8000790:	2b02      	cmp	r3, #2
 8000792:	d130      	bne.n	80007f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	2203      	movs	r2, #3
 80007a0:	409a      	lsls	r2, r3
 80007a2:	0013      	movs	r3, r2
 80007a4:	43da      	mvns	r2, r3
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	4013      	ands	r3, r2
 80007aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	68da      	ldr	r2, [r3, #12]
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	409a      	lsls	r2, r3
 80007b6:	0013      	movs	r3, r2
 80007b8:	693a      	ldr	r2, [r7, #16]
 80007ba:	4313      	orrs	r3, r2
 80007bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	685b      	ldr	r3, [r3, #4]
 80007c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007ca:	2201      	movs	r2, #1
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	409a      	lsls	r2, r3
 80007d0:	0013      	movs	r3, r2
 80007d2:	43da      	mvns	r2, r3
 80007d4:	693b      	ldr	r3, [r7, #16]
 80007d6:	4013      	ands	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	091b      	lsrs	r3, r3, #4
 80007e0:	2201      	movs	r2, #1
 80007e2:	401a      	ands	r2, r3
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	409a      	lsls	r2, r3
 80007e8:	0013      	movs	r3, r2
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	2203      	movs	r2, #3
 80007fc:	4013      	ands	r3, r2
 80007fe:	2b03      	cmp	r3, #3
 8000800:	d017      	beq.n	8000832 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	68db      	ldr	r3, [r3, #12]
 8000806:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	2203      	movs	r2, #3
 800080e:	409a      	lsls	r2, r3
 8000810:	0013      	movs	r3, r2
 8000812:	43da      	mvns	r2, r3
 8000814:	693b      	ldr	r3, [r7, #16]
 8000816:	4013      	ands	r3, r2
 8000818:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	689a      	ldr	r2, [r3, #8]
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	409a      	lsls	r2, r3
 8000824:	0013      	movs	r3, r2
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	4313      	orrs	r3, r2
 800082a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	693a      	ldr	r2, [r7, #16]
 8000830:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	2203      	movs	r2, #3
 8000838:	4013      	ands	r3, r2
 800083a:	2b02      	cmp	r3, #2
 800083c:	d123      	bne.n	8000886 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	08da      	lsrs	r2, r3, #3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	3208      	adds	r2, #8
 8000846:	0092      	lsls	r2, r2, #2
 8000848:	58d3      	ldr	r3, [r2, r3]
 800084a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	2207      	movs	r2, #7
 8000850:	4013      	ands	r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	220f      	movs	r2, #15
 8000856:	409a      	lsls	r2, r3
 8000858:	0013      	movs	r3, r2
 800085a:	43da      	mvns	r2, r3
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	4013      	ands	r3, r2
 8000860:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	691a      	ldr	r2, [r3, #16]
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	2107      	movs	r1, #7
 800086a:	400b      	ands	r3, r1
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	409a      	lsls	r2, r3
 8000870:	0013      	movs	r3, r2
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	4313      	orrs	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	08da      	lsrs	r2, r3, #3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3208      	adds	r2, #8
 8000880:	0092      	lsls	r2, r2, #2
 8000882:	6939      	ldr	r1, [r7, #16]
 8000884:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	2203      	movs	r2, #3
 8000892:	409a      	lsls	r2, r3
 8000894:	0013      	movs	r3, r2
 8000896:	43da      	mvns	r2, r3
 8000898:	693b      	ldr	r3, [r7, #16]
 800089a:	4013      	ands	r3, r2
 800089c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	2203      	movs	r2, #3
 80008a4:	401a      	ands	r2, r3
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	409a      	lsls	r2, r3
 80008ac:	0013      	movs	r3, r2
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	685a      	ldr	r2, [r3, #4]
 80008be:	23c0      	movs	r3, #192	; 0xc0
 80008c0:	029b      	lsls	r3, r3, #10
 80008c2:	4013      	ands	r3, r2
 80008c4:	d100      	bne.n	80008c8 <HAL_GPIO_Init+0x174>
 80008c6:	e098      	b.n	80009fa <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80008c8:	4a53      	ldr	r2, [pc, #332]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	089b      	lsrs	r3, r3, #2
 80008ce:	3318      	adds	r3, #24
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	589b      	ldr	r3, [r3, r2]
 80008d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	2203      	movs	r2, #3
 80008da:	4013      	ands	r3, r2
 80008dc:	00db      	lsls	r3, r3, #3
 80008de:	220f      	movs	r2, #15
 80008e0:	409a      	lsls	r2, r3
 80008e2:	0013      	movs	r3, r2
 80008e4:	43da      	mvns	r2, r3
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	4013      	ands	r3, r2
 80008ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80008ec:	687a      	ldr	r2, [r7, #4]
 80008ee:	23a0      	movs	r3, #160	; 0xa0
 80008f0:	05db      	lsls	r3, r3, #23
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d019      	beq.n	800092a <HAL_GPIO_Init+0x1d6>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4a48      	ldr	r2, [pc, #288]	; (8000a1c <HAL_GPIO_Init+0x2c8>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d013      	beq.n	8000926 <HAL_GPIO_Init+0x1d2>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a47      	ldr	r2, [pc, #284]	; (8000a20 <HAL_GPIO_Init+0x2cc>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d00d      	beq.n	8000922 <HAL_GPIO_Init+0x1ce>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a46      	ldr	r2, [pc, #280]	; (8000a24 <HAL_GPIO_Init+0x2d0>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d007      	beq.n	800091e <HAL_GPIO_Init+0x1ca>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a45      	ldr	r2, [pc, #276]	; (8000a28 <HAL_GPIO_Init+0x2d4>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d101      	bne.n	800091a <HAL_GPIO_Init+0x1c6>
 8000916:	2304      	movs	r3, #4
 8000918:	e008      	b.n	800092c <HAL_GPIO_Init+0x1d8>
 800091a:	2305      	movs	r3, #5
 800091c:	e006      	b.n	800092c <HAL_GPIO_Init+0x1d8>
 800091e:	2303      	movs	r3, #3
 8000920:	e004      	b.n	800092c <HAL_GPIO_Init+0x1d8>
 8000922:	2302      	movs	r3, #2
 8000924:	e002      	b.n	800092c <HAL_GPIO_Init+0x1d8>
 8000926:	2301      	movs	r3, #1
 8000928:	e000      	b.n	800092c <HAL_GPIO_Init+0x1d8>
 800092a:	2300      	movs	r3, #0
 800092c:	697a      	ldr	r2, [r7, #20]
 800092e:	2103      	movs	r1, #3
 8000930:	400a      	ands	r2, r1
 8000932:	00d2      	lsls	r2, r2, #3
 8000934:	4093      	lsls	r3, r2
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4313      	orrs	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800093c:	4936      	ldr	r1, [pc, #216]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	089b      	lsrs	r3, r3, #2
 8000942:	3318      	adds	r3, #24
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800094a:	4b33      	ldr	r3, [pc, #204]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	43da      	mvns	r2, r3
 8000954:	693b      	ldr	r3, [r7, #16]
 8000956:	4013      	ands	r3, r2
 8000958:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	685a      	ldr	r2, [r3, #4]
 800095e:	2380      	movs	r3, #128	; 0x80
 8000960:	035b      	lsls	r3, r3, #13
 8000962:	4013      	ands	r3, r2
 8000964:	d003      	beq.n	800096e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	4313      	orrs	r3, r2
 800096c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800096e:	4b2a      	ldr	r3, [pc, #168]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 8000970:	693a      	ldr	r2, [r7, #16]
 8000972:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000974:	4b28      	ldr	r3, [pc, #160]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	43da      	mvns	r2, r3
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	4013      	ands	r3, r2
 8000982:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	685a      	ldr	r2, [r3, #4]
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	039b      	lsls	r3, r3, #14
 800098c:	4013      	ands	r3, r2
 800098e:	d003      	beq.n	8000998 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	4313      	orrs	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000998:	4b1f      	ldr	r3, [pc, #124]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800099e:	4a1e      	ldr	r2, [pc, #120]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 80009a0:	2384      	movs	r3, #132	; 0x84
 80009a2:	58d3      	ldr	r3, [r2, r3]
 80009a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	43da      	mvns	r2, r3
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	4013      	ands	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	685a      	ldr	r2, [r3, #4]
 80009b4:	2380      	movs	r3, #128	; 0x80
 80009b6:	029b      	lsls	r3, r3, #10
 80009b8:	4013      	ands	r3, r2
 80009ba:	d003      	beq.n	80009c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009c4:	4914      	ldr	r1, [pc, #80]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 80009c6:	2284      	movs	r2, #132	; 0x84
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80009cc:	4a12      	ldr	r2, [pc, #72]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 80009ce:	2380      	movs	r3, #128	; 0x80
 80009d0:	58d3      	ldr	r3, [r2, r3]
 80009d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	43da      	mvns	r2, r3
 80009d8:	693b      	ldr	r3, [r7, #16]
 80009da:	4013      	ands	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685a      	ldr	r2, [r3, #4]
 80009e2:	2380      	movs	r3, #128	; 0x80
 80009e4:	025b      	lsls	r3, r3, #9
 80009e6:	4013      	ands	r3, r2
 80009e8:	d003      	beq.n	80009f2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	4313      	orrs	r3, r2
 80009f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80009f2:	4909      	ldr	r1, [pc, #36]	; (8000a18 <HAL_GPIO_Init+0x2c4>)
 80009f4:	2280      	movs	r2, #128	; 0x80
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	3301      	adds	r3, #1
 80009fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	40da      	lsrs	r2, r3
 8000a08:	1e13      	subs	r3, r2, #0
 8000a0a:	d000      	beq.n	8000a0e <HAL_GPIO_Init+0x2ba>
 8000a0c:	e6aa      	b.n	8000764 <HAL_GPIO_Init+0x10>
  }
}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	46c0      	nop			; (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	b006      	add	sp, #24
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40021800 	.word	0x40021800
 8000a1c:	50000400 	.word	0x50000400
 8000a20:	50000800 	.word	0x50000800
 8000a24:	50000c00 	.word	0x50000c00
 8000a28:	50001000 	.word	0x50001000

08000a2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000a34:	4b19      	ldr	r3, [pc, #100]	; (8000a9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a19      	ldr	r2, [pc, #100]	; (8000aa0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	0019      	movs	r1, r3
 8000a3e:	4b17      	ldr	r3, [pc, #92]	; (8000a9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	430a      	orrs	r2, r1
 8000a44:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	d11f      	bne.n	8000a90 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000a50:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	0013      	movs	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	189b      	adds	r3, r3, r2
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	4912      	ldr	r1, [pc, #72]	; (8000aa8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f7ff fb50 	bl	8000104 <__udivsi3>
 8000a64:	0003      	movs	r3, r0
 8000a66:	3301      	adds	r3, #1
 8000a68:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000a6a:	e008      	b.n	8000a7e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d003      	beq.n	8000a7a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	3b01      	subs	r3, #1
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	e001      	b.n	8000a7e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	e009      	b.n	8000a92 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000a7e:	4b07      	ldr	r3, [pc, #28]	; (8000a9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000a80:	695a      	ldr	r2, [r3, #20]
 8000a82:	2380      	movs	r3, #128	; 0x80
 8000a84:	00db      	lsls	r3, r3, #3
 8000a86:	401a      	ands	r2, r3
 8000a88:	2380      	movs	r3, #128	; 0x80
 8000a8a:	00db      	lsls	r3, r3, #3
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d0ed      	beq.n	8000a6c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	0018      	movs	r0, r3
 8000a94:	46bd      	mov	sp, r7
 8000a96:	b004      	add	sp, #16
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	40007000 	.word	0x40007000
 8000aa0:	fffff9ff 	.word	0xfffff9ff
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	000f4240 	.word	0x000f4240

08000aac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b088      	sub	sp, #32
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d102      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	f000 fb50 	bl	8001160 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	d100      	bne.n	8000acc <HAL_RCC_OscConfig+0x20>
 8000aca:	e07c      	b.n	8000bc6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000acc:	4bc3      	ldr	r3, [pc, #780]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000ace:	689b      	ldr	r3, [r3, #8]
 8000ad0:	2238      	movs	r2, #56	; 0x38
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ad6:	4bc1      	ldr	r3, [pc, #772]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000ad8:	68db      	ldr	r3, [r3, #12]
 8000ada:	2203      	movs	r2, #3
 8000adc:	4013      	ands	r3, r2
 8000ade:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000ae0:	69bb      	ldr	r3, [r7, #24]
 8000ae2:	2b10      	cmp	r3, #16
 8000ae4:	d102      	bne.n	8000aec <HAL_RCC_OscConfig+0x40>
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d002      	beq.n	8000af2 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	2b08      	cmp	r3, #8
 8000af0:	d10b      	bne.n	8000b0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000af2:	4bba      	ldr	r3, [pc, #744]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	2380      	movs	r3, #128	; 0x80
 8000af8:	029b      	lsls	r3, r3, #10
 8000afa:	4013      	ands	r3, r2
 8000afc:	d062      	beq.n	8000bc4 <HAL_RCC_OscConfig+0x118>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d15e      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8000b06:	2301      	movs	r3, #1
 8000b08:	e32a      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	685a      	ldr	r2, [r3, #4]
 8000b0e:	2380      	movs	r3, #128	; 0x80
 8000b10:	025b      	lsls	r3, r3, #9
 8000b12:	429a      	cmp	r2, r3
 8000b14:	d107      	bne.n	8000b26 <HAL_RCC_OscConfig+0x7a>
 8000b16:	4bb1      	ldr	r3, [pc, #708]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	4bb0      	ldr	r3, [pc, #704]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b1c:	2180      	movs	r1, #128	; 0x80
 8000b1e:	0249      	lsls	r1, r1, #9
 8000b20:	430a      	orrs	r2, r1
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	e020      	b.n	8000b68 <HAL_RCC_OscConfig+0xbc>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	685a      	ldr	r2, [r3, #4]
 8000b2a:	23a0      	movs	r3, #160	; 0xa0
 8000b2c:	02db      	lsls	r3, r3, #11
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d10e      	bne.n	8000b50 <HAL_RCC_OscConfig+0xa4>
 8000b32:	4baa      	ldr	r3, [pc, #680]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	4ba9      	ldr	r3, [pc, #676]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b38:	2180      	movs	r1, #128	; 0x80
 8000b3a:	02c9      	lsls	r1, r1, #11
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	4ba6      	ldr	r3, [pc, #664]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4ba5      	ldr	r3, [pc, #660]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b46:	2180      	movs	r1, #128	; 0x80
 8000b48:	0249      	lsls	r1, r1, #9
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	e00b      	b.n	8000b68 <HAL_RCC_OscConfig+0xbc>
 8000b50:	4ba2      	ldr	r3, [pc, #648]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	4ba1      	ldr	r3, [pc, #644]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b56:	49a2      	ldr	r1, [pc, #648]	; (8000de0 <HAL_RCC_OscConfig+0x334>)
 8000b58:	400a      	ands	r2, r1
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	4b9f      	ldr	r3, [pc, #636]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	4b9e      	ldr	r3, [pc, #632]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b62:	49a0      	ldr	r1, [pc, #640]	; (8000de4 <HAL_RCC_OscConfig+0x338>)
 8000b64:	400a      	ands	r2, r1
 8000b66:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d014      	beq.n	8000b9a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b70:	f7ff fd32 	bl	80005d8 <HAL_GetTick>
 8000b74:	0003      	movs	r3, r0
 8000b76:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b78:	e008      	b.n	8000b8c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b7a:	f7ff fd2d 	bl	80005d8 <HAL_GetTick>
 8000b7e:	0002      	movs	r2, r0
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	2b64      	cmp	r3, #100	; 0x64
 8000b86:	d901      	bls.n	8000b8c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	e2e9      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b8c:	4b93      	ldr	r3, [pc, #588]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	2380      	movs	r3, #128	; 0x80
 8000b92:	029b      	lsls	r3, r3, #10
 8000b94:	4013      	ands	r3, r2
 8000b96:	d0f0      	beq.n	8000b7a <HAL_RCC_OscConfig+0xce>
 8000b98:	e015      	b.n	8000bc6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b9a:	f7ff fd1d 	bl	80005d8 <HAL_GetTick>
 8000b9e:	0003      	movs	r3, r0
 8000ba0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ba2:	e008      	b.n	8000bb6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ba4:	f7ff fd18 	bl	80005d8 <HAL_GetTick>
 8000ba8:	0002      	movs	r2, r0
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	2b64      	cmp	r3, #100	; 0x64
 8000bb0:	d901      	bls.n	8000bb6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	e2d4      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000bb6:	4b89      	ldr	r3, [pc, #548]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	2380      	movs	r3, #128	; 0x80
 8000bbc:	029b      	lsls	r3, r3, #10
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	d1f0      	bne.n	8000ba4 <HAL_RCC_OscConfig+0xf8>
 8000bc2:	e000      	b.n	8000bc6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bc4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2202      	movs	r2, #2
 8000bcc:	4013      	ands	r3, r2
 8000bce:	d100      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x126>
 8000bd0:	e099      	b.n	8000d06 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bd2:	4b82      	ldr	r3, [pc, #520]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000bd4:	689b      	ldr	r3, [r3, #8]
 8000bd6:	2238      	movs	r2, #56	; 0x38
 8000bd8:	4013      	ands	r3, r2
 8000bda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bdc:	4b7f      	ldr	r3, [pc, #508]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	2203      	movs	r2, #3
 8000be2:	4013      	ands	r3, r2
 8000be4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	2b10      	cmp	r3, #16
 8000bea:	d102      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x146>
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	d002      	beq.n	8000bf8 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000bf2:	69bb      	ldr	r3, [r7, #24]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d135      	bne.n	8000c64 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bf8:	4b78      	ldr	r3, [pc, #480]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	2380      	movs	r3, #128	; 0x80
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	4013      	ands	r3, r2
 8000c02:	d005      	beq.n	8000c10 <HAL_RCC_OscConfig+0x164>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d101      	bne.n	8000c10 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	e2a7      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c10:	4b72      	ldr	r3, [pc, #456]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	4a74      	ldr	r2, [pc, #464]	; (8000de8 <HAL_RCC_OscConfig+0x33c>)
 8000c16:	4013      	ands	r3, r2
 8000c18:	0019      	movs	r1, r3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	695b      	ldr	r3, [r3, #20]
 8000c1e:	021a      	lsls	r2, r3, #8
 8000c20:	4b6e      	ldr	r3, [pc, #440]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c22:	430a      	orrs	r2, r1
 8000c24:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c26:	69bb      	ldr	r3, [r7, #24]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d112      	bne.n	8000c52 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000c2c:	4b6b      	ldr	r3, [pc, #428]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a6e      	ldr	r2, [pc, #440]	; (8000dec <HAL_RCC_OscConfig+0x340>)
 8000c32:	4013      	ands	r3, r2
 8000c34:	0019      	movs	r1, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	691a      	ldr	r2, [r3, #16]
 8000c3a:	4b68      	ldr	r3, [pc, #416]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000c40:	4b66      	ldr	r3, [pc, #408]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	0adb      	lsrs	r3, r3, #11
 8000c46:	2207      	movs	r2, #7
 8000c48:	4013      	ands	r3, r2
 8000c4a:	4a69      	ldr	r2, [pc, #420]	; (8000df0 <HAL_RCC_OscConfig+0x344>)
 8000c4c:	40da      	lsrs	r2, r3
 8000c4e:	4b69      	ldr	r3, [pc, #420]	; (8000df4 <HAL_RCC_OscConfig+0x348>)
 8000c50:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000c52:	4b69      	ldr	r3, [pc, #420]	; (8000df8 <HAL_RCC_OscConfig+0x34c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	0018      	movs	r0, r3
 8000c58:	f7ff fc62 	bl	8000520 <HAL_InitTick>
 8000c5c:	1e03      	subs	r3, r0, #0
 8000c5e:	d051      	beq.n	8000d04 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	e27d      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d030      	beq.n	8000cce <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000c6c:	4b5b      	ldr	r3, [pc, #364]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a5e      	ldr	r2, [pc, #376]	; (8000dec <HAL_RCC_OscConfig+0x340>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	0019      	movs	r1, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	691a      	ldr	r2, [r3, #16]
 8000c7a:	4b58      	ldr	r3, [pc, #352]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000c80:	4b56      	ldr	r3, [pc, #344]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b55      	ldr	r3, [pc, #340]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000c86:	2180      	movs	r1, #128	; 0x80
 8000c88:	0049      	lsls	r1, r1, #1
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c8e:	f7ff fca3 	bl	80005d8 <HAL_GetTick>
 8000c92:	0003      	movs	r3, r0
 8000c94:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c96:	e008      	b.n	8000caa <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c98:	f7ff fc9e 	bl	80005d8 <HAL_GetTick>
 8000c9c:	0002      	movs	r2, r0
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d901      	bls.n	8000caa <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	e25a      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000caa:	4b4c      	ldr	r3, [pc, #304]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	2380      	movs	r3, #128	; 0x80
 8000cb0:	00db      	lsls	r3, r3, #3
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	d0f0      	beq.n	8000c98 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb6:	4b49      	ldr	r3, [pc, #292]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	4a4b      	ldr	r2, [pc, #300]	; (8000de8 <HAL_RCC_OscConfig+0x33c>)
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	0019      	movs	r1, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	695b      	ldr	r3, [r3, #20]
 8000cc4:	021a      	lsls	r2, r3, #8
 8000cc6:	4b45      	ldr	r3, [pc, #276]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	e01b      	b.n	8000d06 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000cce:	4b43      	ldr	r3, [pc, #268]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	4b42      	ldr	r3, [pc, #264]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000cd4:	4949      	ldr	r1, [pc, #292]	; (8000dfc <HAL_RCC_OscConfig+0x350>)
 8000cd6:	400a      	ands	r2, r1
 8000cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cda:	f7ff fc7d 	bl	80005d8 <HAL_GetTick>
 8000cde:	0003      	movs	r3, r0
 8000ce0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ce2:	e008      	b.n	8000cf6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ce4:	f7ff fc78 	bl	80005d8 <HAL_GetTick>
 8000ce8:	0002      	movs	r2, r0
 8000cea:	693b      	ldr	r3, [r7, #16]
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d901      	bls.n	8000cf6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	e234      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000cf6:	4b39      	ldr	r3, [pc, #228]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	00db      	lsls	r3, r3, #3
 8000cfe:	4013      	ands	r3, r2
 8000d00:	d1f0      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x238>
 8000d02:	e000      	b.n	8000d06 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d04:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2208      	movs	r2, #8
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	d047      	beq.n	8000da0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000d10:	4b32      	ldr	r3, [pc, #200]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	2238      	movs	r2, #56	; 0x38
 8000d16:	4013      	ands	r3, r2
 8000d18:	2b18      	cmp	r3, #24
 8000d1a:	d10a      	bne.n	8000d32 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000d1c:	4b2f      	ldr	r3, [pc, #188]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000d1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d20:	2202      	movs	r2, #2
 8000d22:	4013      	ands	r3, r2
 8000d24:	d03c      	beq.n	8000da0 <HAL_RCC_OscConfig+0x2f4>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	699b      	ldr	r3, [r3, #24]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d138      	bne.n	8000da0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e216      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	699b      	ldr	r3, [r3, #24]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d019      	beq.n	8000d6e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000d3a:	4b28      	ldr	r3, [pc, #160]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000d3c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d3e:	4b27      	ldr	r3, [pc, #156]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000d40:	2101      	movs	r1, #1
 8000d42:	430a      	orrs	r2, r1
 8000d44:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d46:	f7ff fc47 	bl	80005d8 <HAL_GetTick>
 8000d4a:	0003      	movs	r3, r0
 8000d4c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000d4e:	e008      	b.n	8000d62 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d50:	f7ff fc42 	bl	80005d8 <HAL_GetTick>
 8000d54:	0002      	movs	r2, r0
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d901      	bls.n	8000d62 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e1fe      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000d62:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d66:	2202      	movs	r2, #2
 8000d68:	4013      	ands	r3, r2
 8000d6a:	d0f1      	beq.n	8000d50 <HAL_RCC_OscConfig+0x2a4>
 8000d6c:	e018      	b.n	8000da0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000d70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d72:	4b1a      	ldr	r3, [pc, #104]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000d74:	2101      	movs	r1, #1
 8000d76:	438a      	bics	r2, r1
 8000d78:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d7a:	f7ff fc2d 	bl	80005d8 <HAL_GetTick>
 8000d7e:	0003      	movs	r3, r0
 8000d80:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d82:	e008      	b.n	8000d96 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d84:	f7ff fc28 	bl	80005d8 <HAL_GetTick>
 8000d88:	0002      	movs	r2, r0
 8000d8a:	693b      	ldr	r3, [r7, #16]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d901      	bls.n	8000d96 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8000d92:	2303      	movs	r3, #3
 8000d94:	e1e4      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d96:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000d98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d9a:	2202      	movs	r2, #2
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	d1f1      	bne.n	8000d84 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2204      	movs	r2, #4
 8000da6:	4013      	ands	r3, r2
 8000da8:	d100      	bne.n	8000dac <HAL_RCC_OscConfig+0x300>
 8000daa:	e0c7      	b.n	8000f3c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000dac:	231f      	movs	r3, #31
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	2238      	movs	r2, #56	; 0x38
 8000dba:	4013      	ands	r3, r2
 8000dbc:	2b20      	cmp	r3, #32
 8000dbe:	d11f      	bne.n	8000e00 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <HAL_RCC_OscConfig+0x330>)
 8000dc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000dc4:	2202      	movs	r2, #2
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	d100      	bne.n	8000dcc <HAL_RCC_OscConfig+0x320>
 8000dca:	e0b7      	b.n	8000f3c <HAL_RCC_OscConfig+0x490>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d000      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x32a>
 8000dd4:	e0b2      	b.n	8000f3c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e1c2      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	fffeffff 	.word	0xfffeffff
 8000de4:	fffbffff 	.word	0xfffbffff
 8000de8:	ffff80ff 	.word	0xffff80ff
 8000dec:	ffffc7ff 	.word	0xffffc7ff
 8000df0:	00f42400 	.word	0x00f42400
 8000df4:	20000000 	.word	0x20000000
 8000df8:	20000004 	.word	0x20000004
 8000dfc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000e00:	4bb5      	ldr	r3, [pc, #724]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000e02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	055b      	lsls	r3, r3, #21
 8000e08:	4013      	ands	r3, r2
 8000e0a:	d101      	bne.n	8000e10 <HAL_RCC_OscConfig+0x364>
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e000      	b.n	8000e12 <HAL_RCC_OscConfig+0x366>
 8000e10:	2300      	movs	r3, #0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d011      	beq.n	8000e3a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000e16:	4bb0      	ldr	r3, [pc, #704]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000e18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e1a:	4baf      	ldr	r3, [pc, #700]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000e1c:	2180      	movs	r1, #128	; 0x80
 8000e1e:	0549      	lsls	r1, r1, #21
 8000e20:	430a      	orrs	r2, r1
 8000e22:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e24:	4bac      	ldr	r3, [pc, #688]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000e26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e28:	2380      	movs	r3, #128	; 0x80
 8000e2a:	055b      	lsls	r3, r3, #21
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000e32:	231f      	movs	r3, #31
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	2201      	movs	r2, #1
 8000e38:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e3a:	4ba8      	ldr	r3, [pc, #672]	; (80010dc <HAL_RCC_OscConfig+0x630>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	2380      	movs	r3, #128	; 0x80
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	4013      	ands	r3, r2
 8000e44:	d11a      	bne.n	8000e7c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000e46:	4ba5      	ldr	r3, [pc, #660]	; (80010dc <HAL_RCC_OscConfig+0x630>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	4ba4      	ldr	r3, [pc, #656]	; (80010dc <HAL_RCC_OscConfig+0x630>)
 8000e4c:	2180      	movs	r1, #128	; 0x80
 8000e4e:	0049      	lsls	r1, r1, #1
 8000e50:	430a      	orrs	r2, r1
 8000e52:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000e54:	f7ff fbc0 	bl	80005d8 <HAL_GetTick>
 8000e58:	0003      	movs	r3, r0
 8000e5a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e5c:	e008      	b.n	8000e70 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e5e:	f7ff fbbb 	bl	80005d8 <HAL_GetTick>
 8000e62:	0002      	movs	r2, r0
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d901      	bls.n	8000e70 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	e177      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e70:	4b9a      	ldr	r3, [pc, #616]	; (80010dc <HAL_RCC_OscConfig+0x630>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d0f0      	beq.n	8000e5e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d106      	bne.n	8000e92 <HAL_RCC_OscConfig+0x3e6>
 8000e84:	4b94      	ldr	r3, [pc, #592]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000e86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000e88:	4b93      	ldr	r3, [pc, #588]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	65da      	str	r2, [r3, #92]	; 0x5c
 8000e90:	e01c      	b.n	8000ecc <HAL_RCC_OscConfig+0x420>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	2b05      	cmp	r3, #5
 8000e98:	d10c      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x408>
 8000e9a:	4b8f      	ldr	r3, [pc, #572]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000e9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000e9e:	4b8e      	ldr	r3, [pc, #568]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000ea0:	2104      	movs	r1, #4
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ea6:	4b8c      	ldr	r3, [pc, #560]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000ea8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000eaa:	4b8b      	ldr	r3, [pc, #556]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000eac:	2101      	movs	r1, #1
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	65da      	str	r2, [r3, #92]	; 0x5c
 8000eb2:	e00b      	b.n	8000ecc <HAL_RCC_OscConfig+0x420>
 8000eb4:	4b88      	ldr	r3, [pc, #544]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000eb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000eb8:	4b87      	ldr	r3, [pc, #540]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000eba:	2101      	movs	r1, #1
 8000ebc:	438a      	bics	r2, r1
 8000ebe:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ec0:	4b85      	ldr	r3, [pc, #532]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000ec2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ec4:	4b84      	ldr	r3, [pc, #528]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000ec6:	2104      	movs	r1, #4
 8000ec8:	438a      	bics	r2, r1
 8000eca:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d014      	beq.n	8000efe <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fb80 	bl	80005d8 <HAL_GetTick>
 8000ed8:	0003      	movs	r3, r0
 8000eda:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000edc:	e009      	b.n	8000ef2 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ede:	f7ff fb7b 	bl	80005d8 <HAL_GetTick>
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	4a7d      	ldr	r2, [pc, #500]	; (80010e0 <HAL_RCC_OscConfig+0x634>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d901      	bls.n	8000ef2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e136      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000ef2:	4b79      	ldr	r3, [pc, #484]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	4013      	ands	r3, r2
 8000efa:	d0f0      	beq.n	8000ede <HAL_RCC_OscConfig+0x432>
 8000efc:	e013      	b.n	8000f26 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000efe:	f7ff fb6b 	bl	80005d8 <HAL_GetTick>
 8000f02:	0003      	movs	r3, r0
 8000f04:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f06:	e009      	b.n	8000f1c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f08:	f7ff fb66 	bl	80005d8 <HAL_GetTick>
 8000f0c:	0002      	movs	r2, r0
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	4a73      	ldr	r2, [pc, #460]	; (80010e0 <HAL_RCC_OscConfig+0x634>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d901      	bls.n	8000f1c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e121      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f1c:	4b6e      	ldr	r3, [pc, #440]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f20:	2202      	movs	r2, #2
 8000f22:	4013      	ands	r3, r2
 8000f24:	d1f0      	bne.n	8000f08 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000f26:	231f      	movs	r3, #31
 8000f28:	18fb      	adds	r3, r7, r3
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d105      	bne.n	8000f3c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000f30:	4b69      	ldr	r3, [pc, #420]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000f32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f34:	4b68      	ldr	r3, [pc, #416]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000f36:	496b      	ldr	r1, [pc, #428]	; (80010e4 <HAL_RCC_OscConfig+0x638>)
 8000f38:	400a      	ands	r2, r1
 8000f3a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2220      	movs	r2, #32
 8000f42:	4013      	ands	r3, r2
 8000f44:	d039      	beq.n	8000fba <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d01b      	beq.n	8000f86 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000f4e:	4b62      	ldr	r3, [pc, #392]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	4b61      	ldr	r3, [pc, #388]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000f54:	2180      	movs	r1, #128	; 0x80
 8000f56:	03c9      	lsls	r1, r1, #15
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f5c:	f7ff fb3c 	bl	80005d8 <HAL_GetTick>
 8000f60:	0003      	movs	r3, r0
 8000f62:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8000f64:	e008      	b.n	8000f78 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f66:	f7ff fb37 	bl	80005d8 <HAL_GetTick>
 8000f6a:	0002      	movs	r2, r0
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	1ad3      	subs	r3, r2, r3
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d901      	bls.n	8000f78 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8000f74:	2303      	movs	r3, #3
 8000f76:	e0f3      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8000f78:	4b57      	ldr	r3, [pc, #348]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	2380      	movs	r3, #128	; 0x80
 8000f7e:	041b      	lsls	r3, r3, #16
 8000f80:	4013      	ands	r3, r2
 8000f82:	d0f0      	beq.n	8000f66 <HAL_RCC_OscConfig+0x4ba>
 8000f84:	e019      	b.n	8000fba <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000f86:	4b54      	ldr	r3, [pc, #336]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	4b53      	ldr	r3, [pc, #332]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000f8c:	4956      	ldr	r1, [pc, #344]	; (80010e8 <HAL_RCC_OscConfig+0x63c>)
 8000f8e:	400a      	ands	r2, r1
 8000f90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f92:	f7ff fb21 	bl	80005d8 <HAL_GetTick>
 8000f96:	0003      	movs	r3, r0
 8000f98:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8000f9a:	e008      	b.n	8000fae <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f9c:	f7ff fb1c 	bl	80005d8 <HAL_GetTick>
 8000fa0:	0002      	movs	r2, r0
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d901      	bls.n	8000fae <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8000faa:	2303      	movs	r3, #3
 8000fac:	e0d8      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8000fae:	4b4a      	ldr	r3, [pc, #296]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	2380      	movs	r3, #128	; 0x80
 8000fb4:	041b      	lsls	r3, r3, #16
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	d1f0      	bne.n	8000f9c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6a1b      	ldr	r3, [r3, #32]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d100      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x518>
 8000fc2:	e0cc      	b.n	800115e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fc4:	4b44      	ldr	r3, [pc, #272]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	2238      	movs	r2, #56	; 0x38
 8000fca:	4013      	ands	r3, r2
 8000fcc:	2b10      	cmp	r3, #16
 8000fce:	d100      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x526>
 8000fd0:	e07b      	b.n	80010ca <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6a1b      	ldr	r3, [r3, #32]
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d156      	bne.n	8001088 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fda:	4b3f      	ldr	r3, [pc, #252]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	4b3e      	ldr	r3, [pc, #248]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8000fe0:	4942      	ldr	r1, [pc, #264]	; (80010ec <HAL_RCC_OscConfig+0x640>)
 8000fe2:	400a      	ands	r2, r1
 8000fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fe6:	f7ff faf7 	bl	80005d8 <HAL_GetTick>
 8000fea:	0003      	movs	r3, r0
 8000fec:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000fee:	e008      	b.n	8001002 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ff0:	f7ff faf2 	bl	80005d8 <HAL_GetTick>
 8000ff4:	0002      	movs	r2, r0
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e0ae      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001002:	4b35      	ldr	r3, [pc, #212]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	049b      	lsls	r3, r3, #18
 800100a:	4013      	ands	r3, r2
 800100c:	d1f0      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800100e:	4b32      	ldr	r3, [pc, #200]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	4a37      	ldr	r2, [pc, #220]	; (80010f0 <HAL_RCC_OscConfig+0x644>)
 8001014:	4013      	ands	r3, r2
 8001016:	0019      	movs	r1, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001020:	431a      	orrs	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001026:	021b      	lsls	r3, r3, #8
 8001028:	431a      	orrs	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	431a      	orrs	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001034:	431a      	orrs	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800103a:	431a      	orrs	r2, r3
 800103c:	4b26      	ldr	r3, [pc, #152]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 800103e:	430a      	orrs	r2, r1
 8001040:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001042:	4b25      	ldr	r3, [pc, #148]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	4b24      	ldr	r3, [pc, #144]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8001048:	2180      	movs	r1, #128	; 0x80
 800104a:	0449      	lsls	r1, r1, #17
 800104c:	430a      	orrs	r2, r1
 800104e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8001052:	68da      	ldr	r2, [r3, #12]
 8001054:	4b20      	ldr	r3, [pc, #128]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 8001056:	2180      	movs	r1, #128	; 0x80
 8001058:	0549      	lsls	r1, r1, #21
 800105a:	430a      	orrs	r2, r1
 800105c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800105e:	f7ff fabb 	bl	80005d8 <HAL_GetTick>
 8001062:	0003      	movs	r3, r0
 8001064:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001068:	f7ff fab6 	bl	80005d8 <HAL_GetTick>
 800106c:	0002      	movs	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b02      	cmp	r3, #2
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e072      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800107a:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	2380      	movs	r3, #128	; 0x80
 8001080:	049b      	lsls	r3, r3, #18
 8001082:	4013      	ands	r3, r2
 8001084:	d0f0      	beq.n	8001068 <HAL_RCC_OscConfig+0x5bc>
 8001086:	e06a      	b.n	800115e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001088:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 800108e:	4917      	ldr	r1, [pc, #92]	; (80010ec <HAL_RCC_OscConfig+0x640>)
 8001090:	400a      	ands	r2, r1
 8001092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001094:	f7ff faa0 	bl	80005d8 <HAL_GetTick>
 8001098:	0003      	movs	r3, r0
 800109a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800109c:	e008      	b.n	80010b0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800109e:	f7ff fa9b 	bl	80005d8 <HAL_GetTick>
 80010a2:	0002      	movs	r2, r0
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d901      	bls.n	80010b0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e057      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010b0:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	049b      	lsls	r3, r3, #18
 80010b8:	4013      	ands	r3, r2
 80010ba:	d1f0      	bne.n	800109e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80010bc:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 80010be:	68da      	ldr	r2, [r3, #12]
 80010c0:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <HAL_RCC_OscConfig+0x62c>)
 80010c2:	490c      	ldr	r1, [pc, #48]	; (80010f4 <HAL_RCC_OscConfig+0x648>)
 80010c4:	400a      	ands	r2, r1
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	e049      	b.n	800115e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6a1b      	ldr	r3, [r3, #32]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d112      	bne.n	80010f8 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e044      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40007000 	.word	0x40007000
 80010e0:	00001388 	.word	0x00001388
 80010e4:	efffffff 	.word	0xefffffff
 80010e8:	ffbfffff 	.word	0xffbfffff
 80010ec:	feffffff 	.word	0xfeffffff
 80010f0:	11c1808c 	.word	0x11c1808c
 80010f4:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80010f8:	4b1b      	ldr	r3, [pc, #108]	; (8001168 <HAL_RCC_OscConfig+0x6bc>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	2203      	movs	r2, #3
 8001102:	401a      	ands	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001108:	429a      	cmp	r2, r3
 800110a:	d126      	bne.n	800115a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	2270      	movs	r2, #112	; 0x70
 8001110:	401a      	ands	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001116:	429a      	cmp	r2, r3
 8001118:	d11f      	bne.n	800115a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800111a:	697a      	ldr	r2, [r7, #20]
 800111c:	23fe      	movs	r3, #254	; 0xfe
 800111e:	01db      	lsls	r3, r3, #7
 8001120:	401a      	ands	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001126:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001128:	429a      	cmp	r2, r3
 800112a:	d116      	bne.n	800115a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800112c:	697a      	ldr	r2, [r7, #20]
 800112e:	23f8      	movs	r3, #248	; 0xf8
 8001130:	039b      	lsls	r3, r3, #14
 8001132:	401a      	ands	r2, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001138:	429a      	cmp	r2, r3
 800113a:	d10e      	bne.n	800115a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800113c:	697a      	ldr	r2, [r7, #20]
 800113e:	23e0      	movs	r3, #224	; 0xe0
 8001140:	051b      	lsls	r3, r3, #20
 8001142:	401a      	ands	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001148:	429a      	cmp	r2, r3
 800114a:	d106      	bne.n	800115a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	0f5b      	lsrs	r3, r3, #29
 8001150:	075a      	lsls	r2, r3, #29
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001156:	429a      	cmp	r2, r3
 8001158:	d001      	beq.n	800115e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800115e:	2300      	movs	r3, #0
}
 8001160:	0018      	movs	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	b008      	add	sp, #32
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40021000 	.word	0x40021000

0800116c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d101      	bne.n	8001180 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e0e9      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001180:	4b76      	ldr	r3, [pc, #472]	; (800135c <HAL_RCC_ClockConfig+0x1f0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2207      	movs	r2, #7
 8001186:	4013      	ands	r3, r2
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	429a      	cmp	r2, r3
 800118c:	d91e      	bls.n	80011cc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800118e:	4b73      	ldr	r3, [pc, #460]	; (800135c <HAL_RCC_ClockConfig+0x1f0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2207      	movs	r2, #7
 8001194:	4393      	bics	r3, r2
 8001196:	0019      	movs	r1, r3
 8001198:	4b70      	ldr	r3, [pc, #448]	; (800135c <HAL_RCC_ClockConfig+0x1f0>)
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	430a      	orrs	r2, r1
 800119e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80011a0:	f7ff fa1a 	bl	80005d8 <HAL_GetTick>
 80011a4:	0003      	movs	r3, r0
 80011a6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011a8:	e009      	b.n	80011be <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011aa:	f7ff fa15 	bl	80005d8 <HAL_GetTick>
 80011ae:	0002      	movs	r2, r0
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	4a6a      	ldr	r2, [pc, #424]	; (8001360 <HAL_RCC_ClockConfig+0x1f4>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e0ca      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011be:	4b67      	ldr	r3, [pc, #412]	; (800135c <HAL_RCC_ClockConfig+0x1f0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2207      	movs	r2, #7
 80011c4:	4013      	ands	r3, r2
 80011c6:	683a      	ldr	r2, [r7, #0]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d1ee      	bne.n	80011aa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2202      	movs	r2, #2
 80011d2:	4013      	ands	r3, r2
 80011d4:	d015      	beq.n	8001202 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2204      	movs	r2, #4
 80011dc:	4013      	ands	r3, r2
 80011de:	d006      	beq.n	80011ee <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80011e0:	4b60      	ldr	r3, [pc, #384]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 80011e2:	689a      	ldr	r2, [r3, #8]
 80011e4:	4b5f      	ldr	r3, [pc, #380]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 80011e6:	21e0      	movs	r1, #224	; 0xe0
 80011e8:	01c9      	lsls	r1, r1, #7
 80011ea:	430a      	orrs	r2, r1
 80011ec:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011ee:	4b5d      	ldr	r3, [pc, #372]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	4a5d      	ldr	r2, [pc, #372]	; (8001368 <HAL_RCC_ClockConfig+0x1fc>)
 80011f4:	4013      	ands	r3, r2
 80011f6:	0019      	movs	r1, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	4b59      	ldr	r3, [pc, #356]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 80011fe:	430a      	orrs	r2, r1
 8001200:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2201      	movs	r2, #1
 8001208:	4013      	ands	r3, r2
 800120a:	d057      	beq.n	80012bc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d107      	bne.n	8001224 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001214:	4b53      	ldr	r3, [pc, #332]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	2380      	movs	r3, #128	; 0x80
 800121a:	029b      	lsls	r3, r3, #10
 800121c:	4013      	ands	r3, r2
 800121e:	d12b      	bne.n	8001278 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e097      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	2b02      	cmp	r3, #2
 800122a:	d107      	bne.n	800123c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800122c:	4b4d      	ldr	r3, [pc, #308]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	2380      	movs	r3, #128	; 0x80
 8001232:	049b      	lsls	r3, r3, #18
 8001234:	4013      	ands	r3, r2
 8001236:	d11f      	bne.n	8001278 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e08b      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d107      	bne.n	8001254 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001244:	4b47      	ldr	r3, [pc, #284]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	2380      	movs	r3, #128	; 0x80
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	4013      	ands	r3, r2
 800124e:	d113      	bne.n	8001278 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e07f      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	2b03      	cmp	r3, #3
 800125a:	d106      	bne.n	800126a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800125c:	4b41      	ldr	r3, [pc, #260]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 800125e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001260:	2202      	movs	r2, #2
 8001262:	4013      	ands	r3, r2
 8001264:	d108      	bne.n	8001278 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e074      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800126a:	4b3e      	ldr	r3, [pc, #248]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 800126c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800126e:	2202      	movs	r2, #2
 8001270:	4013      	ands	r3, r2
 8001272:	d101      	bne.n	8001278 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e06d      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001278:	4b3a      	ldr	r3, [pc, #232]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	2207      	movs	r2, #7
 800127e:	4393      	bics	r3, r2
 8001280:	0019      	movs	r1, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685a      	ldr	r2, [r3, #4]
 8001286:	4b37      	ldr	r3, [pc, #220]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 8001288:	430a      	orrs	r2, r1
 800128a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800128c:	f7ff f9a4 	bl	80005d8 <HAL_GetTick>
 8001290:	0003      	movs	r3, r0
 8001292:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001294:	e009      	b.n	80012aa <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001296:	f7ff f99f 	bl	80005d8 <HAL_GetTick>
 800129a:	0002      	movs	r2, r0
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	4a2f      	ldr	r2, [pc, #188]	; (8001360 <HAL_RCC_ClockConfig+0x1f4>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e054      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012aa:	4b2e      	ldr	r3, [pc, #184]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	2238      	movs	r2, #56	; 0x38
 80012b0:	401a      	ands	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d1ec      	bne.n	8001296 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012bc:	4b27      	ldr	r3, [pc, #156]	; (800135c <HAL_RCC_ClockConfig+0x1f0>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2207      	movs	r2, #7
 80012c2:	4013      	ands	r3, r2
 80012c4:	683a      	ldr	r2, [r7, #0]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d21e      	bcs.n	8001308 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ca:	4b24      	ldr	r3, [pc, #144]	; (800135c <HAL_RCC_ClockConfig+0x1f0>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2207      	movs	r2, #7
 80012d0:	4393      	bics	r3, r2
 80012d2:	0019      	movs	r1, r3
 80012d4:	4b21      	ldr	r3, [pc, #132]	; (800135c <HAL_RCC_ClockConfig+0x1f0>)
 80012d6:	683a      	ldr	r2, [r7, #0]
 80012d8:	430a      	orrs	r2, r1
 80012da:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80012dc:	f7ff f97c 	bl	80005d8 <HAL_GetTick>
 80012e0:	0003      	movs	r3, r0
 80012e2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012e4:	e009      	b.n	80012fa <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012e6:	f7ff f977 	bl	80005d8 <HAL_GetTick>
 80012ea:	0002      	movs	r2, r0
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	4a1b      	ldr	r2, [pc, #108]	; (8001360 <HAL_RCC_ClockConfig+0x1f4>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e02c      	b.n	8001354 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012fa:	4b18      	ldr	r3, [pc, #96]	; (800135c <HAL_RCC_ClockConfig+0x1f0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2207      	movs	r2, #7
 8001300:	4013      	ands	r3, r2
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	429a      	cmp	r2, r3
 8001306:	d1ee      	bne.n	80012e6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2204      	movs	r2, #4
 800130e:	4013      	ands	r3, r2
 8001310:	d009      	beq.n	8001326 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	4a15      	ldr	r2, [pc, #84]	; (800136c <HAL_RCC_ClockConfig+0x200>)
 8001318:	4013      	ands	r3, r2
 800131a:	0019      	movs	r1, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	68da      	ldr	r2, [r3, #12]
 8001320:	4b10      	ldr	r3, [pc, #64]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 8001322:	430a      	orrs	r2, r1
 8001324:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001326:	f000 f829 	bl	800137c <HAL_RCC_GetSysClockFreq>
 800132a:	0001      	movs	r1, r0
 800132c:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <HAL_RCC_ClockConfig+0x1f8>)
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	0a1b      	lsrs	r3, r3, #8
 8001332:	220f      	movs	r2, #15
 8001334:	401a      	ands	r2, r3
 8001336:	4b0e      	ldr	r3, [pc, #56]	; (8001370 <HAL_RCC_ClockConfig+0x204>)
 8001338:	0092      	lsls	r2, r2, #2
 800133a:	58d3      	ldr	r3, [r2, r3]
 800133c:	221f      	movs	r2, #31
 800133e:	4013      	ands	r3, r2
 8001340:	000a      	movs	r2, r1
 8001342:	40da      	lsrs	r2, r3
 8001344:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <HAL_RCC_ClockConfig+0x208>)
 8001346:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001348:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <HAL_RCC_ClockConfig+0x20c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	0018      	movs	r0, r3
 800134e:	f7ff f8e7 	bl	8000520 <HAL_InitTick>
 8001352:	0003      	movs	r3, r0
}
 8001354:	0018      	movs	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	b004      	add	sp, #16
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40022000 	.word	0x40022000
 8001360:	00001388 	.word	0x00001388
 8001364:	40021000 	.word	0x40021000
 8001368:	fffff0ff 	.word	0xfffff0ff
 800136c:	ffff8fff 	.word	0xffff8fff
 8001370:	08001660 	.word	0x08001660
 8001374:	20000000 	.word	0x20000000
 8001378:	20000004 	.word	0x20000004

0800137c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001382:	4b3c      	ldr	r3, [pc, #240]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	2238      	movs	r2, #56	; 0x38
 8001388:	4013      	ands	r3, r2
 800138a:	d10f      	bne.n	80013ac <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800138c:	4b39      	ldr	r3, [pc, #228]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	0adb      	lsrs	r3, r3, #11
 8001392:	2207      	movs	r2, #7
 8001394:	4013      	ands	r3, r2
 8001396:	2201      	movs	r2, #1
 8001398:	409a      	lsls	r2, r3
 800139a:	0013      	movs	r3, r2
 800139c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800139e:	6839      	ldr	r1, [r7, #0]
 80013a0:	4835      	ldr	r0, [pc, #212]	; (8001478 <HAL_RCC_GetSysClockFreq+0xfc>)
 80013a2:	f7fe feaf 	bl	8000104 <__udivsi3>
 80013a6:	0003      	movs	r3, r0
 80013a8:	613b      	str	r3, [r7, #16]
 80013aa:	e05d      	b.n	8001468 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ac:	4b31      	ldr	r3, [pc, #196]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	2238      	movs	r2, #56	; 0x38
 80013b2:	4013      	ands	r3, r2
 80013b4:	2b08      	cmp	r3, #8
 80013b6:	d102      	bne.n	80013be <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80013b8:	4b30      	ldr	r3, [pc, #192]	; (800147c <HAL_RCC_GetSysClockFreq+0x100>)
 80013ba:	613b      	str	r3, [r7, #16]
 80013bc:	e054      	b.n	8001468 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013be:	4b2d      	ldr	r3, [pc, #180]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	2238      	movs	r2, #56	; 0x38
 80013c4:	4013      	ands	r3, r2
 80013c6:	2b10      	cmp	r3, #16
 80013c8:	d138      	bne.n	800143c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80013ca:	4b2a      	ldr	r3, [pc, #168]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	2203      	movs	r2, #3
 80013d0:	4013      	ands	r3, r2
 80013d2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	091b      	lsrs	r3, r3, #4
 80013da:	2207      	movs	r2, #7
 80013dc:	4013      	ands	r3, r2
 80013de:	3301      	adds	r3, #1
 80013e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2b03      	cmp	r3, #3
 80013e6:	d10d      	bne.n	8001404 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80013e8:	68b9      	ldr	r1, [r7, #8]
 80013ea:	4824      	ldr	r0, [pc, #144]	; (800147c <HAL_RCC_GetSysClockFreq+0x100>)
 80013ec:	f7fe fe8a 	bl	8000104 <__udivsi3>
 80013f0:	0003      	movs	r3, r0
 80013f2:	0019      	movs	r1, r3
 80013f4:	4b1f      	ldr	r3, [pc, #124]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	0a1b      	lsrs	r3, r3, #8
 80013fa:	227f      	movs	r2, #127	; 0x7f
 80013fc:	4013      	ands	r3, r2
 80013fe:	434b      	muls	r3, r1
 8001400:	617b      	str	r3, [r7, #20]
        break;
 8001402:	e00d      	b.n	8001420 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001404:	68b9      	ldr	r1, [r7, #8]
 8001406:	481c      	ldr	r0, [pc, #112]	; (8001478 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001408:	f7fe fe7c 	bl	8000104 <__udivsi3>
 800140c:	0003      	movs	r3, r0
 800140e:	0019      	movs	r1, r3
 8001410:	4b18      	ldr	r3, [pc, #96]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	0a1b      	lsrs	r3, r3, #8
 8001416:	227f      	movs	r2, #127	; 0x7f
 8001418:	4013      	ands	r3, r2
 800141a:	434b      	muls	r3, r1
 800141c:	617b      	str	r3, [r7, #20]
        break;
 800141e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001420:	4b14      	ldr	r3, [pc, #80]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	0f5b      	lsrs	r3, r3, #29
 8001426:	2207      	movs	r2, #7
 8001428:	4013      	ands	r3, r2
 800142a:	3301      	adds	r3, #1
 800142c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800142e:	6879      	ldr	r1, [r7, #4]
 8001430:	6978      	ldr	r0, [r7, #20]
 8001432:	f7fe fe67 	bl	8000104 <__udivsi3>
 8001436:	0003      	movs	r3, r0
 8001438:	613b      	str	r3, [r7, #16]
 800143a:	e015      	b.n	8001468 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800143c:	4b0d      	ldr	r3, [pc, #52]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2238      	movs	r2, #56	; 0x38
 8001442:	4013      	ands	r3, r2
 8001444:	2b20      	cmp	r3, #32
 8001446:	d103      	bne.n	8001450 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001448:	2380      	movs	r3, #128	; 0x80
 800144a:	021b      	lsls	r3, r3, #8
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	e00b      	b.n	8001468 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	2238      	movs	r2, #56	; 0x38
 8001456:	4013      	ands	r3, r2
 8001458:	2b18      	cmp	r3, #24
 800145a:	d103      	bne.n	8001464 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800145c:	23fa      	movs	r3, #250	; 0xfa
 800145e:	01db      	lsls	r3, r3, #7
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	e001      	b.n	8001468 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001464:	2300      	movs	r3, #0
 8001466:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001468:	693b      	ldr	r3, [r7, #16]
}
 800146a:	0018      	movs	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	b006      	add	sp, #24
 8001470:	bd80      	pop	{r7, pc}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	40021000 	.word	0x40021000
 8001478:	00f42400 	.word	0x00f42400
 800147c:	007a1200 	.word	0x007a1200

08001480 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e0a8      	b.n	80015e4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001496:	2b00      	cmp	r3, #0
 8001498:	d109      	bne.n	80014ae <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685a      	ldr	r2, [r3, #4]
 800149e:	2382      	movs	r3, #130	; 0x82
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d009      	beq.n	80014ba <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	61da      	str	r2, [r3, #28]
 80014ac:	e005      	b.n	80014ba <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2200      	movs	r2, #0
 80014b8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	225d      	movs	r2, #93	; 0x5d
 80014c4:	5c9b      	ldrb	r3, [r3, r2]
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d107      	bne.n	80014dc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	225c      	movs	r2, #92	; 0x5c
 80014d0:	2100      	movs	r1, #0
 80014d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	0018      	movs	r0, r3
 80014d8:	f7fe ff4c 	bl	8000374 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	225d      	movs	r2, #93	; 0x5d
 80014e0:	2102      	movs	r1, #2
 80014e2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2140      	movs	r1, #64	; 0x40
 80014f0:	438a      	bics	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	68da      	ldr	r2, [r3, #12]
 80014f8:	23e0      	movs	r3, #224	; 0xe0
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d902      	bls.n	8001506 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001500:	2300      	movs	r3, #0
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	e002      	b.n	800150c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001506:	2380      	movs	r3, #128	; 0x80
 8001508:	015b      	lsls	r3, r3, #5
 800150a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	68da      	ldr	r2, [r3, #12]
 8001510:	23f0      	movs	r3, #240	; 0xf0
 8001512:	011b      	lsls	r3, r3, #4
 8001514:	429a      	cmp	r2, r3
 8001516:	d008      	beq.n	800152a <HAL_SPI_Init+0xaa>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68da      	ldr	r2, [r3, #12]
 800151c:	23e0      	movs	r3, #224	; 0xe0
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	429a      	cmp	r2, r3
 8001522:	d002      	beq.n	800152a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2200      	movs	r2, #0
 8001528:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	2382      	movs	r3, #130	; 0x82
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	401a      	ands	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6899      	ldr	r1, [r3, #8]
 8001538:	2384      	movs	r3, #132	; 0x84
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	400b      	ands	r3, r1
 800153e:	431a      	orrs	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	691b      	ldr	r3, [r3, #16]
 8001544:	2102      	movs	r1, #2
 8001546:	400b      	ands	r3, r1
 8001548:	431a      	orrs	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	2101      	movs	r1, #1
 8001550:	400b      	ands	r3, r1
 8001552:	431a      	orrs	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6999      	ldr	r1, [r3, #24]
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	400b      	ands	r3, r1
 800155e:	431a      	orrs	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	2138      	movs	r1, #56	; 0x38
 8001566:	400b      	ands	r3, r1
 8001568:	431a      	orrs	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6a1b      	ldr	r3, [r3, #32]
 800156e:	2180      	movs	r1, #128	; 0x80
 8001570:	400b      	ands	r3, r1
 8001572:	431a      	orrs	r2, r3
 8001574:	0011      	movs	r1, r2
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800157a:	2380      	movs	r3, #128	; 0x80
 800157c:	019b      	lsls	r3, r3, #6
 800157e:	401a      	ands	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	430a      	orrs	r2, r1
 8001586:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	0c1b      	lsrs	r3, r3, #16
 800158e:	2204      	movs	r2, #4
 8001590:	401a      	ands	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001596:	2110      	movs	r1, #16
 8001598:	400b      	ands	r3, r1
 800159a:	431a      	orrs	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015a0:	2108      	movs	r1, #8
 80015a2:	400b      	ands	r3, r1
 80015a4:	431a      	orrs	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	68d9      	ldr	r1, [r3, #12]
 80015aa:	23f0      	movs	r3, #240	; 0xf0
 80015ac:	011b      	lsls	r3, r3, #4
 80015ae:	400b      	ands	r3, r1
 80015b0:	431a      	orrs	r2, r3
 80015b2:	0011      	movs	r1, r2
 80015b4:	68fa      	ldr	r2, [r7, #12]
 80015b6:	2380      	movs	r3, #128	; 0x80
 80015b8:	015b      	lsls	r3, r3, #5
 80015ba:	401a      	ands	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	430a      	orrs	r2, r1
 80015c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	69da      	ldr	r2, [r3, #28]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4907      	ldr	r1, [pc, #28]	; (80015ec <HAL_SPI_Init+0x16c>)
 80015d0:	400a      	ands	r2, r1
 80015d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	225d      	movs	r2, #93	; 0x5d
 80015de:	2101      	movs	r1, #1
 80015e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	0018      	movs	r0, r3
 80015e6:	46bd      	mov	sp, r7
 80015e8:	b004      	add	sp, #16
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	fffff7ff 	.word	0xfffff7ff

080015f0 <__libc_init_array>:
 80015f0:	b570      	push	{r4, r5, r6, lr}
 80015f2:	2600      	movs	r6, #0
 80015f4:	4d0c      	ldr	r5, [pc, #48]	; (8001628 <__libc_init_array+0x38>)
 80015f6:	4c0d      	ldr	r4, [pc, #52]	; (800162c <__libc_init_array+0x3c>)
 80015f8:	1b64      	subs	r4, r4, r5
 80015fa:	10a4      	asrs	r4, r4, #2
 80015fc:	42a6      	cmp	r6, r4
 80015fe:	d109      	bne.n	8001614 <__libc_init_array+0x24>
 8001600:	2600      	movs	r6, #0
 8001602:	f000 f821 	bl	8001648 <_init>
 8001606:	4d0a      	ldr	r5, [pc, #40]	; (8001630 <__libc_init_array+0x40>)
 8001608:	4c0a      	ldr	r4, [pc, #40]	; (8001634 <__libc_init_array+0x44>)
 800160a:	1b64      	subs	r4, r4, r5
 800160c:	10a4      	asrs	r4, r4, #2
 800160e:	42a6      	cmp	r6, r4
 8001610:	d105      	bne.n	800161e <__libc_init_array+0x2e>
 8001612:	bd70      	pop	{r4, r5, r6, pc}
 8001614:	00b3      	lsls	r3, r6, #2
 8001616:	58eb      	ldr	r3, [r5, r3]
 8001618:	4798      	blx	r3
 800161a:	3601      	adds	r6, #1
 800161c:	e7ee      	b.n	80015fc <__libc_init_array+0xc>
 800161e:	00b3      	lsls	r3, r6, #2
 8001620:	58eb      	ldr	r3, [r5, r3]
 8001622:	4798      	blx	r3
 8001624:	3601      	adds	r6, #1
 8001626:	e7f2      	b.n	800160e <__libc_init_array+0x1e>
 8001628:	080016a0 	.word	0x080016a0
 800162c:	080016a0 	.word	0x080016a0
 8001630:	080016a0 	.word	0x080016a0
 8001634:	080016a4 	.word	0x080016a4

08001638 <memset>:
 8001638:	0003      	movs	r3, r0
 800163a:	1882      	adds	r2, r0, r2
 800163c:	4293      	cmp	r3, r2
 800163e:	d100      	bne.n	8001642 <memset+0xa>
 8001640:	4770      	bx	lr
 8001642:	7019      	strb	r1, [r3, #0]
 8001644:	3301      	adds	r3, #1
 8001646:	e7f9      	b.n	800163c <memset+0x4>

08001648 <_init>:
 8001648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800164e:	bc08      	pop	{r3}
 8001650:	469e      	mov	lr, r3
 8001652:	4770      	bx	lr

08001654 <_fini>:
 8001654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800165a:	bc08      	pop	{r3}
 800165c:	469e      	mov	lr, r3
 800165e:	4770      	bx	lr
