INFO:sim:172 - Generating IP...
Resolving generics for 'fsl_fifo'...
Applying external generics to 'fsl_fifo'...
Delivering associated files for 'fsl_fifo'...
WARNING:sim - Component fifo_generator_v9_1 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'fsl_fifo'...
Generating implementation netlist for 'fsl_fifo'...
INFO:sim - Pre-processing HDL files for 'fsl_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fsl_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'fsl_fifo'...
Writing Verilog behavioral simulation model for 'fsl_fifo'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fsl_fifo'...
Generating metadata file...
Generating ISE project...
XCO file found: fsl_fifo.xco
XMDF file found: fsl_fifo_xmdf.tcl
Adding F:/GitHub Repos/PLC4OpenSPARC/Maxeler CCX/SPARC IO/tmp/_cg/fsl_fifo.asy
-view all -origin_type imported
Adding F:/GitHub Repos/PLC4OpenSPARC/Maxeler CCX/SPARC IO/tmp/_cg/fsl_fifo.ngc
-view all -origin_type created
Checking file "F:/GitHub Repos/PLC4OpenSPARC/Maxeler CCX/SPARC
IO/tmp/_cg/fsl_fifo.ngc" for project device match ...
File "F:/GitHub Repos/PLC4OpenSPARC/Maxeler CCX/SPARC IO/tmp/_cg/fsl_fifo.ngc"
device information matches project device.
Adding F:/GitHub Repos/PLC4OpenSPARC/Maxeler CCX/SPARC IO/tmp/_cg/fsl_fifo.sym
-view all -origin_type imported
Adding F:/GitHub Repos/PLC4OpenSPARC/Maxeler CCX/SPARC IO/tmp/_cg/fsl_fifo.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "F:/GitHub
   Repos/PLC4OpenSPARC/Maxeler CCX/SPARC IO/tmp/_cg/fsl_fifo.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding F:/GitHub Repos/PLC4OpenSPARC/Maxeler CCX/SPARC IO/tmp/_cg/fsl_fifo.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fsl_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fsl_fifo'.
