// Testbench for Digital Stopwatch
module tb_digital_stopwatch;
    reg clk;
    reg reset_btn;
    reg start_stop_btn;
    wire [6:0] sec_ones_display;
    wire [6:0] sec_tens_display;

    // Instantiate the Digital Stopwatch
    digital_stopwatch uut (
        .clk(clk),
        .reset_btn(reset_btn),
        .start_stop_btn(start_stop_btn),
        .sec_ones_display(sec_ones_display),
        .sec_tens_display(sec_tens_display)
    );

    // Clock Generation
    initial begin
        clk = 0;
        forever #10 clk = ~clk; // 50 MHz clock
    end

    // Test Sequence
    initial begin
        // Initialize inputs
        reset_btn = 1;
        start_stop_btn = 0;
        #50; // Hold reset for a while

        // Release reset and start counting
        reset_btn = 0;
        #100;
        start_stop_btn = 1; // Start stopwatch
        #20;
        start_stop_btn = 0; // Release button

        // Let it run for a while
        #1000;

        // Stop stopwatch
        start_stop_btn = 1;
        #20;
        start_stop_btn = 0;

        // Reset stopwatch
        #100;
        reset_btn = 1;
        #20;
        reset_btn = 0;

        // End simulation
        #500;
        $stop;
    end
endmodule
