Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 16 15:18:09 2023
| Host         : Centurion-Heavy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               189         
TIMING-18  Warning           Missing input or output delay                       30          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.037     -985.294                    316                 6274        0.019        0.000                      0                 6260        1.845        0.000                       0                  3270  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
adc_clk                                         {0.000 4.000}        8.000           125.000         
clk_fpga_0                                      {0.000 4.000}        8.000           125.000         
rx_clk                                          {0.000 2.000}        4.000           250.000         
system_i/DAC_Controller/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                   {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                              -8.037     -985.294                    316                 1970        0.019        0.000                      0                 1956        3.500        0.000                       0                  1345  
clk_fpga_0                                            1.278        0.000                      0                 4291        0.038        0.000                      0                 4291        3.020        0.000                       0                  1917  
system_i/DAC_Controller/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                     1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -7.260     -759.686                    183                  557        0.178        0.000                      0                  557  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          316  Failing Endpoints,  Worst Slack       -8.037ns,  Total Violation     -985.294ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.037ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.206ns  (logic 8.507ns (69.694%)  route 3.699ns (30.306%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    13.708    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.832 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.832    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.345 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.345    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    15.327    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    15.633 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    15.633    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.166 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.166    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.481 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[3]
                         net (fo=4, routed)           0.554    17.035    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[31]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.719     8.999    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                 -8.037    

Slack (VIOLATED) :        -8.037ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.206ns  (logic 8.507ns (69.694%)  route 3.699ns (30.306%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    13.708    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.832 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.832    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.345 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.345    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    15.327    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    15.633 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    15.633    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.166 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.166    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.481 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[3]
                         net (fo=4, routed)           0.554    17.035    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[31]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.719     8.999    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                 -8.037    

Slack (VIOLATED) :        -8.012ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.183ns  (logic 8.515ns (69.895%)  route 3.668ns (30.105%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    13.708    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.832 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.832    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.345 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.345    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    15.327    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    15.633 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    15.633    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.166 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.166    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.489 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=1, routed)           0.523    17.012    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.718     9.000    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -17.012    
  -------------------------------------------------------------------
                         slack                                 -8.012    

Slack (VIOLATED) :        -7.948ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.117ns  (logic 8.527ns (70.371%)  route 3.590ns (29.629%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.626    13.569    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    13.693 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.693    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.226 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.226    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.549 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.659    15.208    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.306    15.514 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.514    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.047 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.047    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.362 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[3]
                         net (fo=1, routed)           0.584    16.946    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[27]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.719     8.999    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -16.946    
  -------------------------------------------------------------------
                         slack                                 -7.948    

Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 8.431ns (69.683%)  route 3.668ns (30.317%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    13.708    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.832 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.832    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.345 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.345    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    15.327    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    15.633 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    15.633    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.166 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.166    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.405 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[2]
                         net (fo=1, routed)           0.523    16.928    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[30]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.713     9.005    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -16.928    
  -------------------------------------------------------------------
                         slack                                 -7.924    

Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 8.507ns (70.378%)  route 3.581ns (29.622%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    13.708    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.832 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.832    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.345 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.345    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    15.327    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    15.633 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    15.633    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.166 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.166    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.481 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[3]
                         net (fo=4, routed)           0.436    16.917    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[31]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.719     8.999    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -16.917    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 8.507ns (70.378%)  route 3.581ns (29.622%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    13.708    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.832 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.832    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.345 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.345    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    15.327    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    15.633 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    15.633    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.166 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.166    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.481 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[3]
                         net (fo=4, routed)           0.436    16.917    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[31]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.719     8.999    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -16.917    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.905ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.086ns  (logic 8.411ns (69.593%)  route 3.675ns (30.407%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    13.708    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.832 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.832    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.345 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.345    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    15.327    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    15.633 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    15.633    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.166 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.166    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.385 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[0]
                         net (fo=1, routed)           0.530    16.915    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[28]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.707     9.011    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -16.915    
  -------------------------------------------------------------------
                         slack                                 -7.905    

Slack (VIOLATED) :        -7.825ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.007ns  (logic 8.431ns (70.219%)  route 3.576ns (29.781%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.626    13.569    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    13.693 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.693    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.226 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.226    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.549 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.659    15.208    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.306    15.514 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.514    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.047 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.047    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.266 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[0]
                         net (fo=1, routed)           0.569    16.836    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[24]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.707     9.011    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -16.836    
  -------------------------------------------------------------------
                         slack                                 -7.825    

Slack (VIOLATED) :        -7.805ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.980ns  (logic 8.451ns (70.541%)  route 3.529ns (29.459%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.668     4.829    system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/aclk
    SLICE_X20Y14         FDRE                                         r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  system_i/PLL/Loop_Filter/AXI4_Stream_Reader_0/inst/Dout_reg[9]/Q
                         net (fo=1, routed)           0.653     6.000    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Input3[9]
    SLICE_X20Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0_i_1_n_0
    SLICE_X20Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     6.333 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[9]_INST_0/O
                         net (fo=9, routed)           1.066     7.399    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.024    11.423 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.425    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.943 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.626    13.569    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    13.693 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.693    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.226 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.226    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.549 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.659    15.208    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.306    15.514 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.514    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.047 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.047    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.286 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[2]
                         net (fo=1, routed)           0.523    16.809    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[26]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.753    
                         clock uncertainty           -0.035    12.718    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.713     9.005    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 -7.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.799%)  route 0.213ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.560     1.615    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y12         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDCE (Prop_fdce_C_Q)         0.141     1.756 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[8]/Q
                         net (fo=3, routed)           0.213     1.969    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[8]
    SLICE_X23Y12         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.824     1.970    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y12         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[8]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X23Y12         FDCE (Hold_fdce_C_D)         0.076     1.951    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.383%)  route 0.236ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.561     1.616    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y10         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDCE (Prop_fdce_C_Q)         0.141     1.757 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[0]/Q
                         net (fo=3, routed)           0.236     1.993    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[0]
    SLICE_X23Y10         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.826     1.972    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y10         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[0]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X23Y10         FDCE (Hold_fdce_C_D)         0.075     1.952    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.948%)  route 0.241ns (63.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.561     1.616    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y11         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDCE (Prop_fdce_C_Q)         0.141     1.757 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[6]/Q
                         net (fo=3, routed)           0.241     1.998    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[6]
    SLICE_X23Y11         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.826     1.972    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y11         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[6]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X23Y11         FDCE (Hold_fdce_C_D)         0.076     1.953    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.948%)  route 0.241ns (63.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.560     1.615    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y12         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDCE (Prop_fdce_C_Q)         0.141     1.756 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[10]/Q
                         net (fo=3, routed)           0.241     1.997    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[10]
    SLICE_X23Y12         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.824     1.970    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y12         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[10]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X23Y12         FDCE (Hold_fdce_C_D)         0.075     1.950    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.709%)  route 0.243ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.561     1.616    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y11         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDCE (Prop_fdce_C_Q)         0.141     1.757 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[4]/Q
                         net (fo=3, routed)           0.243     2.000    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[4]
    SLICE_X23Y11         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.826     1.972    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y11         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[4]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X23Y11         FDCE (Hold_fdce_C_D)         0.075     1.952    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.709%)  route 0.243ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.559     1.614    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y13         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDCE (Prop_fdce_C_Q)         0.141     1.755 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[12]/Q
                         net (fo=3, routed)           0.243     1.998    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[12]
    SLICE_X23Y13         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.823     1.969    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y13         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[12]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X23Y13         FDCE (Hold_fdce_C_D)         0.075     1.949    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.709%)  route 0.243ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.559     1.614    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y14         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDCE (Prop_fdce_C_Q)         0.141     1.755 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[16]/Q
                         net (fo=3, routed)           0.243     1.998    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[16]
    SLICE_X23Y14         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.823     1.969    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y14         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[16]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X23Y14         FDCE (Hold_fdce_C_D)         0.075     1.949    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.709%)  route 0.243ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.559     1.614    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y15         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDCE (Prop_fdce_C_Q)         0.141     1.755 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[20]/Q
                         net (fo=3, routed)           0.243     1.998    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[20]
    SLICE_X23Y15         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.822     1.968    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y15         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[20]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X23Y15         FDCE (Hold_fdce_C_D)         0.075     1.948    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.649%)  route 0.168ns (40.351%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.553     1.608    system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/clk
    SLICE_X21Y18         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out1_reg[27]/Q
                         net (fo=2, routed)           0.168     1.918    system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out1_reg[27]
    SLICE_X22Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out2[24]_i_2/O
                         net (fo=1, routed)           0.000     1.963    system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out2[24]_i_2_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.026 r  system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out2_reg[24]_i_1_n_4
    SLICE_X22Y18         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.819     1.965    system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/clk
    SLICE_X22Y18         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out2_reg[27]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X22Y18         FDCE (Hold_fdce_C_D)         0.105     1.975    system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/section_out2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.676%)  route 0.243ns (63.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.558     1.613    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X19Y16         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDCE (Prop_fdce_C_Q)         0.141     1.754 r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3_reg[24]/Q
                         net (fo=3, routed)           0.243     1.998    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/cic_pipeline3[24]
    SLICE_X23Y16         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.821     1.967    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/clk
    SLICE_X23Y16         FDCE                                         r  system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[24]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X23Y16         FDCE (Hold_fdce_C_D)         0.075     1.947    system_i/PLL/Loop_Filter/CIC_Filter_0/inst/diff2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y6     system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y8     system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y35   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y35   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y39   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y39   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y35   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y35   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y39   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y39   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y36   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 2.536ns (38.592%)  route 4.035ns (61.408%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.679     2.987    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     3.505 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.914     4.419    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.150     4.569 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.802     5.371    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.348     5.719 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.855     6.574    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.698 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.805     7.504    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.628 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.628    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.161 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.161    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.278    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.593 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.658     9.251    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.307     9.558 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.558    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.031    10.836    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 2.444ns (37.378%)  route 4.095ns (62.622%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.679     2.987    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     3.505 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.914     4.419    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.150     4.569 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.802     5.371    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.348     5.719 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.855     6.574    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.698 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.805     7.504    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.628 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.628    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.161 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.161    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.476 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.718     9.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.332     9.526 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.526    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.075    10.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 1.250ns (19.482%)  route 5.166ns (80.518%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.676     2.984    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     3.502 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=51, routed)          1.387     4.889    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.152     5.041 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_15/O
                         net (fo=32, routed)          1.265     6.305    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_15_n_0
    SLICE_X13Y14         LUT4 (Prop_lut4_I3_O)        0.332     6.637 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_6/O
                         net (fo=1, routed)           1.074     7.712    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_6_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2/O
                         net (fo=1, routed)           0.403     8.239    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.363 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=2, routed)           1.037     9.400    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X9Y38          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.504    10.696    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y38          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.047    10.755    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 system_i/PLL/Controller/axi_gpio_2/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.214ns (21.815%)  route 4.351ns (78.185%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.708     3.016    system_i/PLL/Controller/axi_gpio_2/U0/s_axi_aclk
    SLICE_X2Y25          FDRE                                         r  system_i/PLL/Controller/axi_gpio_2/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.419     3.435 r  system_i/PLL/Controller/axi_gpio_2/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.972     4.407    system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.299     4.706 r  system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.023     5.729    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.406     6.259    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     6.383 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.533     6.916    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[2]_2
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.040 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.462     7.502    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.124     7.626 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.955     8.581    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.589    10.781    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    11.012    
                         clock uncertainty           -0.125    10.887    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    10.004    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 2.454ns (38.009%)  route 4.002ns (61.991%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.679     2.987    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     3.505 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.914     4.419    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.150     4.569 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.802     5.371    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.348     5.719 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.855     6.574    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.698 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.805     7.504    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.628 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.628    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.161 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.161    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.278    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.497 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.625     9.122    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.321     9.443 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.443    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.075    10.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.250ns (19.952%)  route 5.015ns (80.048%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.676     2.984    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     3.502 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=51, routed)          1.387     4.889    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.152     5.041 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_15/O
                         net (fo=32, routed)          1.140     6.181    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_15_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I3_O)        0.332     6.513 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_6/O
                         net (fo=1, routed)           1.106     7.619    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_6_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_2/O
                         net (fo=1, routed)           0.501     8.244    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_2_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124     8.368 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           0.881     9.249    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.502    10.694    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)       -0.081    10.719    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 0.456ns (7.851%)  route 5.353ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.664     2.972    system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=171, routed)         5.353     8.781    system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/SR[0]
    SLICE_X33Y29         FDRE                                         r  system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.489    10.681    system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y29         FDRE                                         r  system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_replica/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X33Y29         FDRE (Setup_fdre_C_R)       -0.429    10.257    system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_replica
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.250ns (19.945%)  route 5.017ns (80.055%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.676     2.984    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     3.502 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=51, routed)          1.387     4.889    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.152     5.041 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_15/O
                         net (fo=32, routed)          1.090     6.130    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_15_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.332     6.462 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_6/O
                         net (fo=1, routed)           1.276     7.738    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_6_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.862 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_2/O
                         net (fo=1, routed)           0.446     8.308    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_2_n_0
    SLICE_X17Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=2, routed)           0.819     9.251    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X11Y37         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.503    10.695    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y37         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.230    10.926    
                         clock uncertainty           -0.125    10.801    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.067    10.734    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 0.456ns (8.035%)  route 5.219ns (91.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.664     2.972    system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=171, routed)         5.219     8.647    system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/SR[0]
    SLICE_X32Y28         FDRE                                         r  system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.488    10.680    system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y28         FDRE                                         r  system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_replica/C
                         clock pessimism              0.130    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X32Y28         FDRE (Setup_fdre_C_R)       -0.524    10.161    system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_replica
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 2.454ns (38.785%)  route 3.873ns (61.215%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.679     2.987    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     3.505 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.914     4.419    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.150     4.569 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.802     5.371    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.348     5.719 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.855     6.574    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.698 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.805     7.504    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.628 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.628    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.161 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.161    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.278    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.517 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.496     9.013    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.301     9.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.314    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.029    10.834    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.834    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  1.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.029%)  route 0.208ns (55.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.553     0.894    system_i/PLL/InternalOscillator/axi_gpio_0/U0/s_axi_aclk
    SLICE_X24Y31         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/Q
                         net (fo=1, routed)           0.208     1.266    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[15]
    SLICE_X18Y31         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.822     1.192    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.070     1.228    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.103     1.169    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y40          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.852     1.222    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.369%)  route 0.247ns (63.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.554     0.895    system_i/PLL/InternalOscillator/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.247     1.282    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X17Y31         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.822     1.192    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y31         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.070     1.228    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.539%)  route 0.256ns (64.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.554     0.895    system_i/PLL/InternalOscillator/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.256     1.291    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X18Y30         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.821     1.191    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y30         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X18Y30         FDRE (Hold_fdre_C_D)         0.070     1.227    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.699%)  route 0.304ns (68.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.554     0.895    system_i/PLL/InternalOscillator/axi_gpio_0/U0/s_axi_aclk
    SLICE_X25Y32         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.304     1.339    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[6]
    SLICE_X20Y31         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.821     1.191    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y31         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.090     1.247    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.175     1.241    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.850     1.220    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.072%)  route 0.299ns (67.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.554     0.895    system_i/PLL/InternalOscillator/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.299     1.334    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[10]
    SLICE_X14Y30         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.821     1.191    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y30         FDRE                                         r  system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.070     1.227    system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.559     0.900    system_i/PLL/Controller/axi_gpio_1/U0/s_axi_aclk
    SLICE_X7Y18          FDRE                                         r  system_i/PLL/Controller/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PLL/Controller/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.056     1.097    system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[13]
    SLICE_X6Y18          FDRE                                         r  system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.825     1.195    system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y18          FDRE                                         r  system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.075     0.988    system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y38          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.110     1.156    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X8Y39          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.832     1.202    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.562     0.903    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y36          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.110     1.154    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X8Y37          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.830     1.200    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y37          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X8Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y30    system_i/ADC_override/axi_gpio_4/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y30    system_i/ADC_override/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y28    system_i/ADC_override/axi_gpio_4/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y28    system_i/ADC_override/axi_gpio_4/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X4Y31    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y30    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y31    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y31    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y28    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC_Controller/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Controller/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC_Controller/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          183  Failing Endpoints,  Worst Slack       -7.260ns,  Total Violation     -759.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.260ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.931ns  (logic 8.478ns (65.564%)  route 4.453ns (34.436%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    12.578    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.702 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.702    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.215 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.538 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    14.198    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.504 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.504    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.037 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.037    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.352 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[3]
                         net (fo=4, routed)           0.554    15.906    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[31]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.719     8.646    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                         -15.906    
  -------------------------------------------------------------------
                         slack                                 -7.260    

Slack (VIOLATED) :        -7.260ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.931ns  (logic 8.478ns (65.564%)  route 4.453ns (34.436%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    12.578    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.702 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.702    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.215 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.538 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    14.198    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.504 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.504    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.037 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.037    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.352 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[3]
                         net (fo=4, routed)           0.554    15.906    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[31]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.719     8.646    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                         -15.906    
  -------------------------------------------------------------------
                         slack                                 -7.260    

Slack (VIOLATED) :        -7.235ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.907ns  (logic 8.486ns (65.746%)  route 4.421ns (34.254%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    12.578    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.702 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.702    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.215 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.538 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    14.198    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.504 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.504    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.037 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.037    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.360 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=1, routed)           0.523    15.882    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.718     8.647    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                         -15.882    
  -------------------------------------------------------------------
                         slack                                 -7.235    

Slack (VIOLATED) :        -7.171ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.842ns  (logic 8.498ns (66.174%)  route 4.344ns (33.826%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.626    12.440    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.564    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.097    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.420 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.659    14.079    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.306    14.385 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.385    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.918 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.918    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.233 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[3]
                         net (fo=1, routed)           0.584    15.817    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[27]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.719     8.646    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                         -15.817    
  -------------------------------------------------------------------
                         slack                                 -7.171    

Slack (VIOLATED) :        -7.147ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.824ns  (logic 8.402ns (65.519%)  route 4.422ns (34.481%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    12.578    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.702 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.702    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.215 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.538 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    14.198    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.504 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.504    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.037 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.037    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.276 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[2]
                         net (fo=1, routed)           0.523    15.799    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[30]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.713     8.652    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 -7.147    

Slack (VIOLATED) :        -7.141ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 8.478ns (66.171%)  route 4.334ns (33.829%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    12.578    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.702 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.702    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.215 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.538 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    14.198    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.504 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.504    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.037 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.037    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.352 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[3]
                         net (fo=4, routed)           0.436    15.787    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[31]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.719     8.646    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 -7.141    

Slack (VIOLATED) :        -7.141ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 8.478ns (66.171%)  route 4.334ns (33.829%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    12.578    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.702 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.702    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.215 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.538 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    14.198    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.504 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.504    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.037 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.037    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.352 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[3]
                         net (fo=4, routed)           0.436    15.787    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[31]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.719     8.646    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 -7.141    

Slack (VIOLATED) :        -7.128ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.811ns  (logic 8.382ns (65.430%)  route 4.429ns (34.570%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[3]
                         net (fo=2, routed)           0.764    12.578    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_102
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.124    12.702 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.702    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry__0_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.215 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.538 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.659    14.198    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.306    14.504 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.504    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.037 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.037    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.256 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[0]
                         net (fo=1, routed)           0.530    15.786    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[28]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.707     8.658    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -15.786    
  -------------------------------------------------------------------
                         slack                                 -7.128    

Slack (VIOLATED) :        -7.049ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.731ns  (logic 8.402ns (65.994%)  route 4.329ns (34.006%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.626    12.440    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.564    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.097    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.420 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.659    14.079    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.306    14.385 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.385    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.918 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.918    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.137 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[0]
                         net (fo=1, routed)           0.569    15.706    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[24]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.707     8.658    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                 -7.049    

Slack (VIOLATED) :        -7.028ns  (required time - arrival time)
  Source:                 system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.705ns  (logic 8.422ns (66.289%)  route 4.283ns (33.711%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.667     2.975    system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y15         FDRE                                         r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PLL/Loop_Filter/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_replica/Q
                         net (fo=6, routed)           1.464     4.895    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/gpio_io_o[0]_repN_alias
    SLICE_X20Y12         LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.019    system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0_i_1_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.241     5.260 r  system_i/PLL/Loop_Filter/n_Multiplexer_0/inst/Dout[5]_INST_0/O
                         net (fo=9, routed)           1.009     6.269    system_i/PLL/Controller/PIG_Controller_0/inst/SignalInput[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.025    10.294 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.296    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.814 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.626    12.440    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.564    system_i/PLL/Controller/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.097    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.420 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.659    14.079    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.306    14.385 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.385    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.918 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.918    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.157 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[2]
                         net (fo=1, routed)           0.523    15.680    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer1[26]
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.578    12.490    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.713     8.652    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -7.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[0])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_153
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[10])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_143
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[11])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_142
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[12])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_141
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[13])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_140
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[14])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_139
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[15])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_138
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[16])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_137
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[17])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_136
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.813ns (59.741%)  route 0.548ns (40.259%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.564     0.905    system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y10          FDRE                                         r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.546     1.578    system_i/PLL/Controller/PIG_Controller_0/inst/kG[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[18])
                                                      0.685     2.263 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.265    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_135
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.909     2.054    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.087    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.178    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.564ns  (logic 0.124ns (4.837%)  route 2.440ns (95.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.630     1.630    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.124     1.754 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.810     2.564    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y19          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        1.536     2.728    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y19          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.045ns (4.714%)  route 0.910ns (95.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.626     0.626    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.045     0.671 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     0.955    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y19          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1918, routed)        0.841     1.211    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y19          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.759     8.921    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.759     8.921    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.755     8.917    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.755     8.917    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.751     8.913    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.763     8.925    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.763     8.925    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.751     8.913    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.763     8.925    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.763     8.925    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.578     1.633    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.574     1.629    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.574     1.629    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.578     1.633    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.578     1.633    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.578     1.633    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.580     1.635    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.580     1.635    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.580     1.635    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.580     1.635    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.677     3.677    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Controller/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.677     3.677    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Controller/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.546     0.546    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Controller/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.546     0.546    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Controller/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.677     5.677    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC_Controller/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC_Controller/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC_Controller/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        0.546     0.546    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Controller/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Controller/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC_Controller/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.613ns  (logic 6.991ns (65.873%)  route 3.622ns (34.127%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    10.173 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    10.173    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    10.290    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.613 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    10.613    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__14_n_6
    SLICE_X8Y27          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.493     4.405    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y27          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[61]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.605ns  (logic 6.983ns (65.847%)  route 3.622ns (34.153%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    10.173 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    10.173    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    10.290    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.605 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    10.605    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__14_n_4
    SLICE_X8Y27          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.493     4.405    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y27          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[63]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.529ns  (logic 6.907ns (65.601%)  route 3.622ns (34.399%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    10.173 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    10.173    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    10.290    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.529 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000    10.529    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__14_n_5
    SLICE_X8Y27          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.493     4.405    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y27          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[62]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.509ns  (logic 6.887ns (65.535%)  route 3.622ns (34.465%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    10.173 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    10.173    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    10.290    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.509 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000    10.509    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__14_n_7
    SLICE_X8Y27          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.493     4.405    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y27          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[60]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.496ns  (logic 6.874ns (65.493%)  route 3.622ns (34.507%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    10.173 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    10.173    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.496 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000    10.496    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13_n_6
    SLICE_X8Y26          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.492     4.404    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y26          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[57]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.488ns  (logic 6.866ns (65.466%)  route 3.622ns (34.534%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    10.173 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    10.173    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.488 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000    10.488    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13_n_4
    SLICE_X8Y26          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.492     4.404    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y26          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[59]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.412ns  (logic 6.790ns (65.214%)  route 3.622ns (34.786%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    10.173 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    10.173    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.412 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13/O[2]
                         net (fo=1, routed)           0.000    10.412    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13_n_5
    SLICE_X8Y26          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.492     4.404    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y26          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[58]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.392ns  (logic 6.770ns (65.147%)  route 3.622ns (34.853%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    10.173 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    10.173    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.392 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13/O[0]
                         net (fo=1, routed)           0.000    10.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__13_n_7
    SLICE_X8Y26          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.492     4.404    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y26          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[56]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.265ns  (logic 6.643ns (64.716%)  route 3.622ns (35.284%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    10.265 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/O[3]
                         net (fo=1, routed)           0.000    10.265    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_4
    SLICE_X8Y25          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.490     4.402    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y25          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[55]/C

Slack:                    inf
  Source:                 system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.202ns  (logic 6.580ns (64.498%)  route 3.622ns (35.502%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2/P[0]
                         net (fo=2, routed)           1.361     5.002    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1__2_n_105
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.126    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_i_3_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.659 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.659    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.776 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.776    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.893 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.893    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.010 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.127 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.127    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__3_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.244 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.244    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.361 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.361    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.478 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.478    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.793 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           1.612     8.405    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer1_carry__7_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.340     8.745 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4/O
                         net (fo=2, routed)           0.647     9.392    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_i_4_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    10.202 r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12/O[2]
                         net (fo=1, routed)           0.000    10.202    system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer0__0_carry__12_n_5
    SLICE_X8Y25          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.490     4.402    system_i/PLL/Controller/PID_Controller_0/inst/clock
    SLICE_X8Y25          FDRE                                         r  system_i/PLL/Controller/PID_Controller_0/inst/Sig_Buffer_reg[54]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[0]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_53
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[10]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_43
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[11]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_42
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[12]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_41
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[13]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_40
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[14]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_39
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[15]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_38
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_37
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[1]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[1]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_52
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[2]
                            (internal pin)
  Destination:            system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1                      0.000     0.000 r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[2]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer0__0_n_51
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1356, routed)        1.750     4.911    system_i/PLL/Controller/PIG_Controller_0/inst/clock
    DSP48_X1Y8           DSP48E1                                      r  system_i/PLL/Controller/PIG_Controller_0/inst/Sig_Buffer_reg/CLK





