// Seed: 2021257148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire [1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_3 = 32'd36,
    parameter id_7 = 32'd11
) (
    input  uwire id_0,
    output wor   id_1,
    input  wor   _id_2,
    input  uwire _id_3
);
  logic id_5;
  wire [id_2 : id_3] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire _id_7, id_8;
  assign id_8 = id_0;
  assign id_5[1] = id_8 == id_5;
  wire [1 : id_7] id_9;
endmodule
