# [RTL8720](https://github.com/SoCXin/RTL8720)

[![sites](http://182.61.61.133/link/resources/SoC.png)](http://www.SoC.Xin)

#### [Vendor](https://github.com/SoCXin/Vendor) ：[Realtek](https://www.realtek.com/zh/)
#### [Core](https://github.com/SoCXin/Cortex)：[KM4](https://github.com/SoCXin/CM4)
#### [Level](https://github.com/SoCXin/Level)：100MHz

[RTL8720](https://github.com/SoCXin/RTL8720)

* BT+WiFi (2.4GHz 1T1R 802.11b/g/n)
* 384KB ROM, 256KB SRAM
* SDIO 2.0
* UART x 3
* I2C interface x 2
* QFN40 5x5mm

### [组成](https://github.com/SoCXin/RTL8720)

- [文档](docs/)
- [资源](src/)
- [工程](project/)

### [选型建议](https://github.com/SoCXin)


###  [SoC芯平台](http://www.SoC.Xin)
