<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: ppro.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ppro.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::ppro{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> ppro : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        CPU_CLK_UNHALTED = 0x79, <span class="comment">// Number cycles during which the processor is not halted</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Number of instructions retired</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        DATA_MEM_REFS = 0x43, <span class="comment">// All loads from any memory type. All stores to any memory typeEach part of a split is counted separately. The internal logic counts not only memory loads and stores but also internal retries. 80-bit floating point accesses are double counted</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        DCU_LINES_IN = 0x45, <span class="comment">// Total lines allocated in the DCU</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        DCU_M_LINES_IN = 0x46, <span class="comment">// Number of M state lines allocated in the DCU</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        DCU_M_LINES_OUT = 0x47, <span class="comment">// Number of M state lines evicted from the DCU. This includes evictions via snoop HITM</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        DCU_MISS_OUTSTANDING = 0x48, <span class="comment">// Weighted number of cycle while a DCU miss is outstanding</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        IFU_IFETCH = 0x80, <span class="comment">// Number of instruction fetches</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        IFU_IFETCH_MISS = 0x81, <span class="comment">// Number of instruction fetch misses. All instructions fetches that do not hit the IFU (i.e.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        ITLB_MISS = 0x85, <span class="comment">// Number of ITLB misses</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        IFU_MEM_STALL = 0x86, <span class="comment">// Number of cycles instruction fetch is stalled for any reason. Includes IFU cache misses</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        ILD_STALL = 0x87, <span class="comment">// Number of cycles that the instruction length decoder is stalled</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        L2_IFETCH = 0x28, <span class="comment">// Number of L2 instruction fetches. This event indicates that a normal instruction fetch was received by the L2. The count includes only L2 cacheable instruction fetches: it does not include UC instruction fetches It does not include ITLB miss accesses</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        L2_IFETCH__MASK__PPRO_L2_IFETCH__I = 0x100, <span class="comment">// Invalid state</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        L2_IFETCH__MASK__PPRO_L2_IFETCH__S = 0x200, <span class="comment">// Shared state</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        L2_IFETCH__MASK__PPRO_L2_IFETCH__E = 0x400, <span class="comment">// Exclusive state</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        L2_IFETCH__MASK__PPRO_L2_IFETCH__M = 0x800, <span class="comment">// Modified state</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        L2_ST = 0x2a, <span class="comment">// Number of L2 data stores. This event indicates that a normal</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        L2_ST__MASK__PPRO_L2_IFETCH__I = 0x100, <span class="comment">// Invalid state</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        L2_ST__MASK__PPRO_L2_IFETCH__S = 0x200, <span class="comment">// Shared state</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        L2_ST__MASK__PPRO_L2_IFETCH__E = 0x400, <span class="comment">// Exclusive state</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        L2_ST__MASK__PPRO_L2_IFETCH__M = 0x800, <span class="comment">// Modified state</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        L2_M_LINES_INM = 0x25, <span class="comment">// Number of modified lines allocated in the L2</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        L2_RQSTS = 0x2e, <span class="comment">// Total number of L2 requests</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        L2_RQSTS__MASK__PPRO_L2_IFETCH__I = 0x100, <span class="comment">// Invalid state</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        L2_RQSTS__MASK__PPRO_L2_IFETCH__S = 0x200, <span class="comment">// Shared state</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        L2_RQSTS__MASK__PPRO_L2_IFETCH__E = 0x400, <span class="comment">// Exclusive state</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        L2_RQSTS__MASK__PPRO_L2_IFETCH__M = 0x800, <span class="comment">// Modified state</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        L2_ADS = 0x21, <span class="comment">// Number of L2 address strobes</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        L2_DBUS_BUSY = 0x22, <span class="comment">// Number of cycles during which the L2 cache data bus was busy</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        L2_DBUS_BUSY_RD = 0x23, <span class="comment">// Number of cycles during which the data bus was busy transferring read data from L2 to the processor</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        BUS_DRDY_CLOCKS = 0x62, <span class="comment">// Number of clocks during which DRDY# is asserted. Utilization of the external system data bus during data transfers</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        BUS_DRDY_CLOCKS__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        BUS_DRDY_CLOCKS__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        BUS_LOCK_CLOCKS = 0x63, <span class="comment">// Number of clocks during which LOCK# is asserted on the external system bus</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        BUS_LOCK_CLOCKS__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        BUS_LOCK_CLOCKS__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        BUS_REQ_OUTSTANDING = 0x60, <span class="comment">// Number of bus requests outstanding. This counter is incremented by the number of cacheable read bus requests outstanding in any given cycle</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        BUS_TRANS_BRD = 0x65, <span class="comment">// Number of burst read transactions</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        BUS_TRANS_BRD__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        BUS_TRANS_BRD__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        BUS_TRANS_RFO = 0x66, <span class="comment">// Number of completed read for ownership transactions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        BUS_TRANS_RFO__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        BUS_TRANS_RFO__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        BUS_TRANS_WB = 0x67, <span class="comment">// Number of completed write back transactions</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        BUS_TRANS_WB__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        BUS_TRANS_WB__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        BUS_TRAN_IFETCH = 0x68, <span class="comment">// Number of completed instruction fetch transactions</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        BUS_TRAN_IFETCH__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        BUS_TRAN_IFETCH__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        BUS_TRAN_INVAL = 0x69, <span class="comment">// Number of completed invalidate transactions</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        BUS_TRAN_INVAL__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        BUS_TRAN_INVAL__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        BUS_TRAN_PWR = 0x6a, <span class="comment">// Number of completed partial write transactions</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        BUS_TRAN_PWR__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        BUS_TRAN_PWR__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        BUS_TRANS_P = 0x6b, <span class="comment">// Number of completed partial transactions</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        BUS_TRANS_P__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        BUS_TRANS_P__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        BUS_TRANS_IO = 0x6c, <span class="comment">// Number of completed I/O transactions</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        BUS_TRANS_IO__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        BUS_TRANS_IO__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        BUS_TRAN_DEF = 0x6d, <span class="comment">// Number of completed deferred transactions</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        BUS_TRAN_DEF__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        BUS_TRAN_DEF__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        BUS_TRAN_BURST = 0x6e, <span class="comment">// Number of completed burst transactions</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        BUS_TRAN_BURST__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        BUS_TRAN_BURST__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        BUS_TRAN_ANY = 0x70, <span class="comment">// Number of all completed bus transactions. Address bus utilization can be calculated knowing the minimum address bus occupancy. Includes special cycles</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        BUS_TRAN_ANY__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        BUS_TRAN_ANY__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        BUS_TRAN_MEM = 0x6f, <span class="comment">// Number of completed memory transactions</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        BUS_TRAN_MEM__MASK__PPRO_BUS_DRDY_CLOCKS__SELF = 0x0, <span class="comment">// Clocks when processor is driving bus</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        BUS_TRAN_MEM__MASK__PPRO_BUS_DRDY_CLOCKS__ANY = 0x2000, <span class="comment">// Clocks when any agent is driving bus</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        BUS_DATA_RECV = 0x64, <span class="comment">// Number of bus clock cycles during which this processor is receiving data</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        BUS_BNR_DRV = 0x61, <span class="comment">// Number of bus clock cycles during which this processor is driving the BNR# pin</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        BUS_HIT_DRV = 0x7a, <span class="comment">// Number of bus clock cycles during which this processor is driving the HIT# pin</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        BUS_HITM_DRV = 0x7b, <span class="comment">// Number of bus clock cycles during which this processor is driving the HITM# pin</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        BUS_SNOOP_STALL = 0x7e, <span class="comment">// Number of clock cycles during which the bus is snoop stalled</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        FLOPS = 0xc1, <span class="comment">// Number of computational floating-point operations retired. Excludes floating-point computational operations that cause traps or assists. Includes internal sub-operations for complex floating-point instructions like transcendentals. Excludes floating point loads and stores</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        FP_COMP_OPS_EXE = 0x10, <span class="comment">// Number of computational floating-point operations executed. The number of FADD</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        FP_ASSIST = 0x11, <span class="comment">// Number of floating-point exception cases handled by microcode.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        MUL = 0x12, <span class="comment">// Number of multiplies.This count includes integer as well as FP multiplies and is speculative</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        DIV = 0x13, <span class="comment">// Number of divides.This count includes integer as well as FP divides and is speculative</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        CYCLES_DIV_BUSY = 0x14, <span class="comment">// Number of cycles during which the divider is busy</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        LD_BLOCKS = 0x3, <span class="comment">// Number of load operations delayed due to store buffer blocks. Includes counts caused by preceding stores whose addresses are unknown</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        SB_DRAINS = 0x4, <span class="comment">// Number of store buffer drain cycles. Incremented every cycle the store buffer is draining. Draining is caused by serializing operations like CPUID</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        MISALIGN_MEM_REF = 0x5, <span class="comment">// Number of misaligned data memory references. Incremented by 1 every cycle during which</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Number of micro-ops retired</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        INST_DECODED = 0xd0, <span class="comment">// Number of instructions decoded</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        HW_INT_RX = 0xc8, <span class="comment">// Number of hardware interrupts received</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        CYCLES_INT_MASKED = 0xc6, <span class="comment">// Number of processor cycles for which interrupts are disabled</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        CYCLES_INT_PENDING_AND_MASKED = 0xc7, <span class="comment">// Number of processor cycles for which interrupts are disabled and interrupts are pending.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Number of branch instructions retired</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        BR_MISS_PRED_RETIRED = 0xc5, <span class="comment">// Number of mispredicted branches retired</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        BR_TAKEN_RETIRED = 0xc9, <span class="comment">// Number of taken branches retired</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        BR_MISS_PRED_TAKEN_RET = 0xca, <span class="comment">// Number of taken mispredicted branches retired</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        BR_INST_DECODED = 0xe0, <span class="comment">// Number of branch instructions decoded</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        BTB_MISSES = 0xe2, <span class="comment">// Number of branches for which the BTB did not produce a prediction</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        BR_BOGUS = 0xe4, <span class="comment">// Number of bogus branches</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        BACLEARS = 0xe6, <span class="comment">// </span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        RESOURCE_STALLS = 0xa2, <span class="comment">// Incremented by 1 during every cycle for which there is a resource related stall. Includes register renaming buffer entries</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        PARTIAL_RAT_STALLS = 0xd2, <span class="comment">// Number of cycles or events for partial stalls. This includes flag partial stalls</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        SEGMENT_REG_LOADS = 0x6, <span class="comment">// Number of segment register loads.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        L2_LD = 0x29, <span class="comment">// Number of L2 data loads. This event indicates that a normal</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        L2_LD__MASK__PPRO_L2_IFETCH__I = 0x100, <span class="comment">// Invalid state</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        L2_LD__MASK__PPRO_L2_IFETCH__S = 0x200, <span class="comment">// Shared state</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        L2_LD__MASK__PPRO_L2_IFETCH__E = 0x400, <span class="comment">// Exclusive state</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        L2_LD__MASK__PPRO_L2_IFETCH__M = 0x800, <span class="comment">// Modified state</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        L2_LINES_IN = 0x24, <span class="comment">// Number of lines allocated in the L2</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        L2_LINES_OUT = 0x26, <span class="comment">// Number of lines removed from the L2 for any reason</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        L2_M_LINES_OUTM = 0x27, <span class="comment">// Number of modified lines removed from the L2 for any reason</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    };</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;};</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">namespace </span>ppro = optkit::intel::ppro;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
