0.7
2020.2
Oct 13 2023
20:47:58
D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_AND2/CMOS_AND2.srcs/sources_1/new/AND2.v,1709915986,verilog,,D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_NAND2/CMOS_NAND2.srcs/sources_1/new/NAND2.v,,AND2,,,,,,,,
D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_Half_Adder/CMOS_Half_Adder.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_Half_Adder/CMOS_Half_Adder.srcs/sources_1/new/Half_Adder.v,1709920273,verilog,,,,Half_Adder,,,,,,,,
D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_NAND2/CMOS_NAND2.srcs/sources_1/new/NAND2.v,1709915554,verilog,,D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_NOT2/CMOS_NOT2.srcs/sources_1/new/NOT.v,,NAND2,,,,,,,,
D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_NOT2/CMOS_NOT2.srcs/sources_1/new/NOT.v,1709911557,verilog,,D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_XOR2/CMOS_XOR2.srcs/sources_1/new/XOR2.v,,NOT,,,,,,,,
D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_XOR2/CMOS_XOR2.srcs/sources_1/new/XOR2.v,1709920518,verilog,,D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_Half_Adder/CMOS_Half_Adder.srcs/sources_1/new/Half_Adder.v,,XOR2,,,,,,,,
