# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do full_adder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is hyeok@HYEOK.
# vlib gate_work
# ** Warning: (vlib-34) Library already exists at "gate_work".
# Errors: 0, Warnings: 1
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work gate_work 
# Copying C:/altera/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {full_adder.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:45:44 on Aug 19,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." full_adder.vo 
# -- Compiling module full_adder
# -- Compiling module hard_block
# 
# Top level modules:
# 	full_adder
# End time: 21:45:44 on Aug 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/altera/project/full_adder {C:/altera/project/full_adder/tb_full_adder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 21:45:45 on Aug 19,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera/project/full_adder" C:/altera/project/full_adder/tb_full_adder.v 
# -- Compiling module tb_full_adder
# 
# Top level modules:
# 	tb_full_adder
# End time: 21:45:45 on Aug 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_full_adder
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_full_adder 
# Start time: 21:45:45 on Aug 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_full_adder(fast)
# Loading work.full_adder(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hyeok  Hostname: HYEOK  ProcessID: 9668
#           Attempting to use alternate WLF file "./wlftjvnf57".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjvnf57
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=0 a=0 b=0 cin=0 | sum=0 cout=0
# Time=10000 a=0 b=1 cin=0 | sum=1 cout=0
# Time=20000 a=0 b=0 cin=1 | sum=1 cout=0
# Time=30000 a=0 b=1 cin=1 | sum=0 cout=1
# Time=40000 a=1 b=0 cin=0 | sum=1 cout=0
# Time=50000 a=1 b=1 cin=0 | sum=0 cout=1
# Time=60000 a=1 b=0 cin=1 | sum=0 cout=1
# Time=70000 a=1 b=1 cin=1 | sum=1 cout=1
# ** Note: $finish    : C:/altera/project/full_adder/tb_full_adder.v(29)
#    Time: 80 ns  Iteration: 0  Instance: /tb_full_adder
# 1
# Break in Module tb_full_adder at C:/altera/project/full_adder/tb_full_adder.v line 29
# End time: 21:51:31 on Aug 19,2025, Elapsed time: 0:05:46
# Errors: 0, Warnings: 3
