OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: sg13g2_buf_2.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1620.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0023]  Original sink region: [(22963, 35782), (123436, 118942)].
[INFO CTS-0024]  Normalized sink region: [(1.21497, 1.89323), (6.53101, 6.29323)].
[INFO CTS-0025]     Width:  5.3160.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 2.6580 X 4.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12276 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 2.6580 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12276 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 19 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:2, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 183.67 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 6.66

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_659_/CLK ^
   0.19
_663_/CLK ^
   0.21      0.00      -0.01


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     7    0.02    0.06    0.11    0.19 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.19 ^ _650_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.21    0.40 v _650_/Q (sg13g2_dfrbp_1)
                                         ctrl.state.out[1] (net)
                  0.03    0.00    0.40 v _483_/A1 (sg13g2_a21oi_1)
     1    0.00    0.03    0.06    0.47 ^ _483_/Y (sg13g2_a21oi_1)
                                         _166_ (net)
                  0.03    0.00    0.47 ^ _484_/B (sg13g2_nor2_1)
     1    0.00    0.02    0.03    0.50 v _484_/Y (sg13g2_nor2_1)
                                         _001_ (net)
                  0.02    0.00    0.50 v _650_/D (sg13g2_dfrbp_1)
                                  0.50   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     7    0.02    0.06    0.11    0.19 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.19 ^ _650_/CLK (sg13g2_dfrbp_1)
                          0.00    0.19   clock reconvergence pessimism
                         -0.01    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
     9    0.03    0.07    0.12    0.20 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.20 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.29    0.49 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.49 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.11    0.60 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.04    0.00    0.60 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.68 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.68 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.17    0.17    0.86 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.17    0.00    0.86 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.35    0.34    1.20 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.35    0.00    1.20 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.34 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.34 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.45 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.45 ^ _460_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.14    1.59 ^ _460_/X (sg13g2_xor2_1)
                                         net41 (net)
                  0.08    0.00    1.59 ^ output41/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    1.66 ^ output41/X (sg13g2_buf_1)
                                         resp_msg[13] (net)
                  0.01    0.00    1.66 ^ resp_msg[13] (out)
                                  1.66   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  6.66   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
     9    0.03    0.07    0.12    0.20 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.20 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.29    0.49 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.49 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.11    0.60 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.04    0.00    0.60 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.68 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.68 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.17    0.17    0.86 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.17    0.00    0.86 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.35    0.34    1.20 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.35    0.00    1.20 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.34 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.34 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.45 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.45 ^ _460_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.14    1.59 ^ _460_/X (sg13g2_xor2_1)
                                         net41 (net)
                  0.08    0.00    1.59 ^ output41/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    1.66 ^ output41/X (sg13g2_buf_1)
                                         resp_msg[13] (net)
                  0.01    0.00    1.66 ^ resp_msg[13] (out)
                                  1.66   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  6.66   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_3__f_clk/X                       8     10     -2 (VIOLATED)
clkbuf_2_1__f_clk/X                       8      9        (VIOLATED)
clkbuf_2_2__f_clk/X                       8      9        (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
2.159963369369507

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8614

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
-2.0

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts pre-repair max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.2500

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.2677377760410309

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8925

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 3

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
1.6630

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
6.6570

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
400.300661

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.88e-04   1.15e-05   1.88e-08   1.99e-04  56.9%
Combinational          8.39e-05   6.70e-05   5.10e-08   1.51e-04  43.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.72e-04   7.85e-05   6.99e-08   3.50e-04 100.0%
                          77.6%      22.4%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 5465 u^2 22% utilization.

[INFO RSZ-0058] Using max wire length 15963um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 6.66

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_659_/CLK ^
   0.19
_663_/CLK ^
   0.21      0.00      -0.01


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     7    0.02    0.06    0.11    0.19 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.19 ^ _650_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.21    0.40 v _650_/Q (sg13g2_dfrbp_1)
                                         ctrl.state.out[1] (net)
                  0.03    0.00    0.40 v _483_/A1 (sg13g2_a21oi_1)
     1    0.00    0.03    0.06    0.47 ^ _483_/Y (sg13g2_a21oi_1)
                                         _166_ (net)
                  0.03    0.00    0.47 ^ _484_/B (sg13g2_nor2_1)
     1    0.00    0.02    0.03    0.50 v _484_/Y (sg13g2_nor2_1)
                                         _001_ (net)
                  0.02    0.00    0.50 v _650_/D (sg13g2_dfrbp_1)
                                  0.50   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     7    0.02    0.06    0.11    0.19 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.19 ^ _650_/CLK (sg13g2_dfrbp_1)
                          0.00    0.19   clock reconvergence pessimism
                         -0.01    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
     9    0.03    0.07    0.12    0.20 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.20 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.29    0.49 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.49 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.11    0.60 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.04    0.00    0.60 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.68 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.68 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.17    0.17    0.86 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.17    0.00    0.86 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.35    0.34    1.20 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.35    0.00    1.20 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.34 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.34 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.45 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.45 ^ _460_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.14    1.59 ^ _460_/X (sg13g2_xor2_1)
                                         net41 (net)
                  0.08    0.00    1.59 ^ output41/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    1.66 ^ output41/X (sg13g2_buf_1)
                                         resp_msg[13] (net)
                  0.01    0.00    1.66 ^ resp_msg[13] (out)
                                  1.66   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  6.66   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
     9    0.03    0.07    0.12    0.20 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.20 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.29    0.49 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.49 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.11    0.60 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.04    0.00    0.60 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.68 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.68 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.17    0.17    0.86 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.17    0.00    0.86 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.35    0.34    1.20 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.35    0.00    1.20 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.34 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.34 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.45 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.45 ^ _460_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.14    1.59 ^ _460_/X (sg13g2_xor2_1)
                                         net41 (net)
                  0.08    0.00    1.59 ^ output41/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    1.66 ^ output41/X (sg13g2_buf_1)
                                         resp_msg[13] (net)
                  0.01    0.00    1.66 ^ resp_msg[13] (out)
                                  1.66   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  6.66   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_3__f_clk/X                       8     10     -2 (VIOLATED)
clkbuf_2_1__f_clk/X                       8      9        (VIOLATED)
clkbuf_2_2__f_clk/X                       8      9        (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
2.159963369369507

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8614

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
-2.0

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts post-repair max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.2500

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.2677377760410309

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8925

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 3

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
1.6630

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
6.6570

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
400.300661

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.88e-04   1.15e-05   1.88e-08   1.99e-04  56.9%
Combinational          8.39e-05   6.70e-05   5.10e-08   1.51e-04  43.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.72e-04   7.85e-05   6.99e-08   3.50e-04 100.0%
                          77.6%      22.4%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 5465 u^2 22% utilization.

[WARNING DPL-0038] No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
Placement Analysis
---------------------------------
total displacement         44.4 u
average displacement        0.1 u
max displacement            8.1 u
original HPWL            9823.0 u
legalized HPWL          10128.0 u
delta HPWL                    3 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
[WARNING DPL-0038] No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           10128.0 u
legalized HPWL          10128.0 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.65

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_659_/CLK ^
   0.19
_663_/CLK ^
   0.21      0.00      -0.01


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     7    0.02    0.05    0.11    0.19 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.05    0.00    0.19 ^ _650_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.21    0.41 v _650_/Q (sg13g2_dfrbp_1)
                                         ctrl.state.out[1] (net)
                  0.03    0.00    0.41 v _483_/A1 (sg13g2_a21oi_1)
     1    0.00    0.03    0.06    0.47 ^ _483_/Y (sg13g2_a21oi_1)
                                         _166_ (net)
                  0.03    0.00    0.47 ^ _484_/B (sg13g2_nor2_1)
     1    0.00    0.02    0.03    0.50 v _484_/Y (sg13g2_nor2_1)
                                         _001_ (net)
                  0.02    0.00    0.50 v _650_/D (sg13g2_dfrbp_1)
                                  0.50   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     7    0.02    0.05    0.11    0.19 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.05    0.00    0.19 ^ _650_/CLK (sg13g2_dfrbp_1)
                          0.00    0.19   clock reconvergence pessimism
                         -0.01    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
     9    0.03    0.07    0.12    0.20 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.20 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.29    0.50 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.50 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.05    0.11    0.60 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.05    0.00    0.60 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.69 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.69 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.17    0.17    0.86 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.17    0.00    0.86 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.35    0.34    1.20 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.35    0.00    1.20 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.35 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.35 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.45 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.45 ^ _460_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.14    1.59 ^ _460_/X (sg13g2_xor2_1)
                                         net41 (net)
                  0.08    0.00    1.59 ^ output41/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    1.67 ^ output41/X (sg13g2_buf_1)
                                         resp_msg[13] (net)
                  0.01    0.00    1.67 ^ resp_msg[13] (out)
                                  1.67   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.03    0.06    0.08    0.08 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.06    0.00    0.08 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
     9    0.03    0.07    0.12    0.20 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.20 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.29    0.50 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.50 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.05    0.11    0.60 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.05    0.00    0.60 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.69 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.69 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.17    0.17    0.86 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.17    0.00    0.86 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.35    0.34    1.20 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.35    0.00    1.20 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.35 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.35 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.45 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.45 ^ _460_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.14    1.59 ^ _460_/X (sg13g2_xor2_1)
                                         net41 (net)
                  0.08    0.00    1.59 ^ output41/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    1.67 ^ output41/X (sg13g2_buf_1)
                                         resp_msg[13] (net)
                  0.01    0.00    1.67 ^ resp_msg[13] (out)
                                  1.67   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_3__f_clk/X                       8     10     -2 (VIOLATED)
clkbuf_2_1__f_clk/X                       8      9        (VIOLATED)
clkbuf_2_2__f_clk/X                       8      9        (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.159353733062744

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8612

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
-2.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.2500

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.267673522233963

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8922

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 3

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.6650

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.6550

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
399.699700

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.88e-04   1.15e-05   1.88e-08   1.99e-04  56.9%
Combinational          8.39e-05   6.72e-05   5.10e-08   1.51e-04  43.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.72e-04   7.87e-05   6.99e-08   3.51e-04 100.0%
                          77.5%      22.4%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 5465 u^2 22% utilization.

Elapsed time: 0:01.35[h:]min:sec. CPU time: user 1.32 sys 0.02 (100%). Peak memory: 98916KB.
