# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/sim/lab20_2_bd.vhd" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/sim/lab20_2_bd_axi_uartlite_0_1.vhd" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_1/sim/bd_fbbb_psr_aclk_0.vhd" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/sim/lab20_2_bd_rst_clk_wiz_100M_2.vhd" \
"../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd" \

# Do not sort compile order
nosort
