// Seed: 2302861214
`timescale 1ps / 1ps
module module_0;
  assign id_0 = id_0;
  logic id_1 = id_1;
  assign id_0 = id_1;
  supply1 id_2;
  assign id_2[1] = id_1;
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
