# Reading pref.tcl
# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 4.18.0-553.44.1.el8_10.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui -voptargs="+acc=lprn" ucsbece154b_top_tb 
# Start time: 12:53:23 on May 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ucsbece154b_riscv_pipe.v(72): (vopt-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 39, found 38.
# ** Warning: ucsbece154b_riscv_pipe.v(72): (vopt-2718) [TFMPC] - Missing connection for port 'PCEnable'.
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
# writing to cache at time 1508, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1510, read_address=xxxxxxxx
# writing to cache at time 1520, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1522, read_address=xxxxxxxx
# writing to cache at time 1532, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1534, read_address=xxxxxxxx
# writing to cache at time 1544, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1546, read_address=xxxxxxxx
# writing to cache at time 1556, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1558, read_address=xxxxxxxx
# writing to cache at time 1568, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1570, read_address=xxxxxxxx
# writing to cache at time 1580, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1582, read_address=xxxxxxxx
# writing to cache at time 1592, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1594, read_address=xxxxxxxx
# writing to cache at time 1604, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1606, read_address=xxxxxxxx
# writing to cache at time 1616, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1618, read_address=xxxxxxxx
# writing to cache at time 1628, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1630, read_address=xxxxxxxx
# writing to cache at time 1640, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1642, read_address=xxxxxxxx
# writing to cache at time 1652, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1654, read_address=xxxxxxxx
# writing to cache at time 1664, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1666, read_address=xxxxxxxx
# writing to cache at time 1676, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1678, read_address=xxxxxxxx
# writing to cache at time 1688, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1690, read_address=xxxxxxxx
# writing to cache at time 1700, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1702, read_address=xxxxxxxx
# writing to cache at time 1712, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1714, read_address=xxxxxxxx
# writing to cache at time 1724, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1726, read_address=xxxxxxxx
# writing to cache at time 1736, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1738, read_address=xxxxxxxx
# writing to cache at time 1748, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1750, read_address=xxxxxxxx
# writing to cache at time 1760, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1762, read_address=xxxxxxxx
# writing to cache at time 1772, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1774, read_address=xxxxxxxx
# writing to cache at time 1784, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1786, read_address=xxxxxxxx
# writing to cache at time 1796, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1798, read_address=xxxxxxxx
# writing to cache at time 1808, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1810, read_address=xxxxxxxx
# writing to cache at time 1820, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1822, read_address=xxxxxxxx
# writing to cache at time 1832, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1834, read_address=xxxxxxxx
# writing to cache at time 1844, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1846, read_address=xxxxxxxx
# writing to cache at time 1856, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1858, read_address=xxxxxxxx
# writing to cache at time 1868, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1870, read_address=xxxxxxxx
# writing to cache at time 1880, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1882, read_address=xxxxxxxx
# writing to cache at time 1892, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1894, read_address=xxxxxxxx
# writing to cache at time 1904, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1906, read_address=xxxxxxxx
# writing to cache at time 1916, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1918, read_address=xxxxxxxx
# writing to cache at time 1928, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1930, read_address=xxxxxxxx
# writing to cache at time 1940, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1942, read_address=xxxxxxxx
# writing to cache at time 1952, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1954, read_address=xxxxxxxx
# writing to cache at time 1964, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1966, read_address=xxxxxxxx
# writing to cache at time 1976, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1978, read_address=xxxxxxxx
# writing to cache at time 1988, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1990, read_address=xxxxxxxx
# writing to cache at time 2000, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2002, read_address=xxxxxxxx
# writing to cache at time 2012, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2014, read_address=xxxxxxxx
# writing to cache at time 2024, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2026, read_address=xxxxxxxx
# writing to cache at time 2036, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2038, read_address=xxxxxxxx
# writing to cache at time 2048, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2050, read_address=xxxxxxxx
# writing to cache at time 2060, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2062, read_address=xxxxxxxx
# writing to cache at time 2072, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2074, read_address=xxxxxxxx
# writing to cache at time 2084, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2086, read_address=xxxxxxxx
# writing to cache at time 2096, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2098, read_address=xxxxxxxx
# writing to cache at time 2108, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2110, read_address=xxxxxxxx
# writing to cache at time 2120, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2122, read_address=xxxxxxxx
# writing to cache at time 2132, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2134, read_address=xxxxxxxx
# writing to cache at time 2144, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2146, read_address=xxxxxxxx
# writing to cache at time 2156, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2158, read_address=xxxxxxxx
# writing to cache at time 2168, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2170, read_address=xxxxxxxx
# writing to cache at time 2180, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2182, read_address=xxxxxxxx
# writing to cache at time 2192, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2194, read_address=xxxxxxxx
# writing to cache at time 2204, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2206, read_address=xxxxxxxx
# writing to cache at time 2216, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2218, read_address=xxxxxxxx
# writing to cache at time 2228, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2230, read_address=xxxxxxxx
# writing to cache at time 2240, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2242, read_address=xxxxxxxx
# writing to cache at time 2252, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2254, read_address=xxxxxxxx
# writing to cache at time 2264, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2266, read_address=xxxxxxxx
# writing to cache at time 2276, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2278, read_address=xxxxxxxx
# writing to cache at time 2288, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2290, read_address=xxxxxxxx
# writing to cache at time 2300, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2302, read_address=xxxxxxxx
# writing to cache at time 2312, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2314, read_address=xxxxxxxx
# writing to cache at time 2324, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2326, read_address=xxxxxxxx
# writing to cache at time 2336, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2338, read_address=xxxxxxxx
# writing to cache at time 2348, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2350, read_address=xxxxxxxx
# writing to cache at time 2360, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2362, read_address=xxxxxxxx
# writing to cache at time 2372, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2374, read_address=xxxxxxxx
# writing to cache at time 2384, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2386, read_address=xxxxxxxx
# writing to cache at time 2396, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2398, read_address=xxxxxxxx
# writing to cache at time 2408, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2410, read_address=xxxxxxxx
# writing to cache at time 2420, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2422, read_address=xxxxxxxx
# writing to cache at time 2432, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2434, read_address=xxxxxxxx
# writing to cache at time 2444, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2446, read_address=xxxxxxxx
# writing to cache at time 2456, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2458, read_address=xxxxxxxx
# writing to cache at time 2468, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2470, read_address=xxxxxxxx
# writing to cache at time 2480, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2482, read_address=xxxxxxxx
# writing to cache at time 2492, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2494, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 12:55:34 on May 16,2025, Elapsed time: 0:02:11
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 12:55:34 on May 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ucsbece154b_riscv_pipe.v(72): (vopt-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 39, found 38.
# ** Warning: ucsbece154b_riscv_pipe.v(72): (vopt-2718) [TFMPC] - Missing connection for port 'PCEnable'.
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 12:58:26 on May 16,2025, Elapsed time: 0:02:52
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 12:58:26 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
# writing to cache at time 1508, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1510, read_address=xxxxxxxx
# writing to cache at time 1520, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1522, read_address=xxxxxxxx
# writing to cache at time 1532, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1534, read_address=xxxxxxxx
# writing to cache at time 1544, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1546, read_address=xxxxxxxx
# writing to cache at time 1556, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1558, read_address=xxxxxxxx
# writing to cache at time 1568, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1570, read_address=xxxxxxxx
# writing to cache at time 1580, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1582, read_address=xxxxxxxx
# writing to cache at time 1592, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1594, read_address=xxxxxxxx
# writing to cache at time 1604, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1606, read_address=xxxxxxxx
# writing to cache at time 1616, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1618, read_address=xxxxxxxx
# writing to cache at time 1628, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1630, read_address=xxxxxxxx
# writing to cache at time 1640, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1642, read_address=xxxxxxxx
# writing to cache at time 1652, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1654, read_address=xxxxxxxx
# writing to cache at time 1664, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1666, read_address=xxxxxxxx
# writing to cache at time 1676, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1678, read_address=xxxxxxxx
# writing to cache at time 1688, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1690, read_address=xxxxxxxx
# writing to cache at time 1700, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1702, read_address=xxxxxxxx
# writing to cache at time 1712, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1714, read_address=xxxxxxxx
# writing to cache at time 1724, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1726, read_address=xxxxxxxx
# writing to cache at time 1736, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1738, read_address=xxxxxxxx
# writing to cache at time 1748, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1750, read_address=xxxxxxxx
# writing to cache at time 1760, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1762, read_address=xxxxxxxx
# writing to cache at time 1772, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1774, read_address=xxxxxxxx
# writing to cache at time 1784, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1786, read_address=xxxxxxxx
# writing to cache at time 1796, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1798, read_address=xxxxxxxx
# writing to cache at time 1808, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1810, read_address=xxxxxxxx
# writing to cache at time 1820, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1822, read_address=xxxxxxxx
# writing to cache at time 1832, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1834, read_address=xxxxxxxx
# writing to cache at time 1844, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1846, read_address=xxxxxxxx
# writing to cache at time 1856, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1858, read_address=xxxxxxxx
# writing to cache at time 1868, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1870, read_address=xxxxxxxx
# writing to cache at time 1880, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1882, read_address=xxxxxxxx
# writing to cache at time 1892, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1894, read_address=xxxxxxxx
# writing to cache at time 1904, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1906, read_address=xxxxxxxx
# writing to cache at time 1916, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1918, read_address=xxxxxxxx
# writing to cache at time 1928, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1930, read_address=xxxxxxxx
# writing to cache at time 1940, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1942, read_address=xxxxxxxx
# writing to cache at time 1952, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1954, read_address=xxxxxxxx
# writing to cache at time 1964, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1966, read_address=xxxxxxxx
# writing to cache at time 1976, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1978, read_address=xxxxxxxx
# writing to cache at time 1988, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1990, read_address=xxxxxxxx
# writing to cache at time 2000, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2002, read_address=xxxxxxxx
# writing to cache at time 2012, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2014, read_address=xxxxxxxx
# writing to cache at time 2024, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2026, read_address=xxxxxxxx
# writing to cache at time 2036, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2038, read_address=xxxxxxxx
# writing to cache at time 2048, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2050, read_address=xxxxxxxx
# writing to cache at time 2060, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2062, read_address=xxxxxxxx
# writing to cache at time 2072, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2074, read_address=xxxxxxxx
# writing to cache at time 2084, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2086, read_address=xxxxxxxx
# writing to cache at time 2096, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2098, read_address=xxxxxxxx
# writing to cache at time 2108, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2110, read_address=xxxxxxxx
# writing to cache at time 2120, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2122, read_address=xxxxxxxx
# writing to cache at time 2132, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2134, read_address=xxxxxxxx
# writing to cache at time 2144, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2146, read_address=xxxxxxxx
# writing to cache at time 2156, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2158, read_address=xxxxxxxx
# writing to cache at time 2168, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2170, read_address=xxxxxxxx
# writing to cache at time 2180, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2182, read_address=xxxxxxxx
# writing to cache at time 2192, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2194, read_address=xxxxxxxx
# writing to cache at time 2204, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2206, read_address=xxxxxxxx
# writing to cache at time 2216, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2218, read_address=xxxxxxxx
# writing to cache at time 2228, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2230, read_address=xxxxxxxx
# writing to cache at time 2240, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2242, read_address=xxxxxxxx
# writing to cache at time 2252, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2254, read_address=xxxxxxxx
# writing to cache at time 2264, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2266, read_address=xxxxxxxx
# writing to cache at time 2276, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2278, read_address=xxxxxxxx
# writing to cache at time 2288, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2290, read_address=xxxxxxxx
# writing to cache at time 2300, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2302, read_address=xxxxxxxx
# writing to cache at time 2312, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2314, read_address=xxxxxxxx
# writing to cache at time 2324, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2326, read_address=xxxxxxxx
# writing to cache at time 2336, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2338, read_address=xxxxxxxx
# writing to cache at time 2348, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2350, read_address=xxxxxxxx
# writing to cache at time 2360, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2362, read_address=xxxxxxxx
# writing to cache at time 2372, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2374, read_address=xxxxxxxx
# writing to cache at time 2384, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2386, read_address=xxxxxxxx
# writing to cache at time 2396, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2398, read_address=xxxxxxxx
# writing to cache at time 2408, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2410, read_address=xxxxxxxx
# writing to cache at time 2420, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2422, read_address=xxxxxxxx
# writing to cache at time 2432, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2434, read_address=xxxxxxxx
# writing to cache at time 2444, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2446, read_address=xxxxxxxx
# writing to cache at time 2456, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2458, read_address=xxxxxxxx
# writing to cache at time 2468, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2470, read_address=xxxxxxxx
# writing to cache at time 2480, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2482, read_address=xxxxxxxx
# writing to cache at time 2492, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 2494, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:00:40 on May 16,2025, Elapsed time: 0:02:14
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:00:40 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# writing to cache at time 126, read_address=xxxxxxxx, refill_set_index=1, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 128, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 216 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 220, read_address=xxxxxxxx, refill_set_index=x01, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 222, read_address=xxxxxxxx
# writing to cache at time 232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 234, read_address=xxxxxxxx
# writing to cache at time 244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 246, read_address=xxxxxxxx
# writing to cache at time 256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 258, read_address=xxxxxxxx
# writing to cache at time 268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 270, read_address=xxxxxxxx
# writing to cache at time 280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 282, read_address=xxxxxxxx
# writing to cache at time 292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 294, read_address=xxxxxxxx
# writing to cache at time 304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 306, read_address=xxxxxxxx
# writing to cache at time 316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 318, read_address=xxxxxxxx
# writing to cache at time 328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 330, read_address=xxxxxxxx
# writing to cache at time 340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 342, read_address=xxxxxxxx
# writing to cache at time 352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 354, read_address=xxxxxxxx
# writing to cache at time 364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 366, read_address=xxxxxxxx
# writing to cache at time 376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 378, read_address=xxxxxxxx
# writing to cache at time 388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 390, read_address=xxxxxxxx
# writing to cache at time 400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 402, read_address=xxxxxxxx
# writing to cache at time 412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 414, read_address=xxxxxxxx
# writing to cache at time 424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 426, read_address=xxxxxxxx
# writing to cache at time 436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 438, read_address=xxxxxxxx
# writing to cache at time 448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 450, read_address=xxxxxxxx
# writing to cache at time 460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 462, read_address=xxxxxxxx
# writing to cache at time 472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 474, read_address=xxxxxxxx
# writing to cache at time 484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 486, read_address=xxxxxxxx
# writing to cache at time 496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 498, read_address=xxxxxxxx
# writing to cache at time 508, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 510, read_address=xxxxxxxx
# writing to cache at time 520, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 522, read_address=xxxxxxxx
# writing to cache at time 532, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 534, read_address=xxxxxxxx
# writing to cache at time 544, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 546, read_address=xxxxxxxx
# writing to cache at time 556, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 558, read_address=xxxxxxxx
# writing to cache at time 568, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 570, read_address=xxxxxxxx
# writing to cache at time 580, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 582, read_address=xxxxxxxx
# writing to cache at time 592, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 594, read_address=xxxxxxxx
# writing to cache at time 604, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 606, read_address=xxxxxxxx
# writing to cache at time 616, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 618, read_address=xxxxxxxx
# writing to cache at time 628, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 630, read_address=xxxxxxxx
# writing to cache at time 640, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 642, read_address=xxxxxxxx
# writing to cache at time 652, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 654, read_address=xxxxxxxx
# writing to cache at time 664, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 666, read_address=xxxxxxxx
# writing to cache at time 676, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 678, read_address=xxxxxxxx
# writing to cache at time 688, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 690, read_address=xxxxxxxx
# writing to cache at time 700, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 702, read_address=xxxxxxxx
# writing to cache at time 712, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 714, read_address=xxxxxxxx
# writing to cache at time 724, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 726, read_address=xxxxxxxx
# writing to cache at time 736, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 738, read_address=xxxxxxxx
# writing to cache at time 748, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 750, read_address=xxxxxxxx
# writing to cache at time 760, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 762, read_address=xxxxxxxx
# writing to cache at time 772, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 774, read_address=xxxxxxxx
# writing to cache at time 784, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 786, read_address=xxxxxxxx
# writing to cache at time 796, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 798, read_address=xxxxxxxx
# writing to cache at time 808, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 810, read_address=xxxxxxxx
# writing to cache at time 820, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 822, read_address=xxxxxxxx
# writing to cache at time 832, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 834, read_address=xxxxxxxx
# writing to cache at time 844, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 846, read_address=xxxxxxxx
# writing to cache at time 856, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 858, read_address=xxxxxxxx
# writing to cache at time 868, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 870, read_address=xxxxxxxx
# writing to cache at time 880, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 882, read_address=xxxxxxxx
# writing to cache at time 892, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 894, read_address=xxxxxxxx
# writing to cache at time 904, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 906, read_address=xxxxxxxx
# writing to cache at time 916, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 918, read_address=xxxxxxxx
# writing to cache at time 928, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 930, read_address=xxxxxxxx
# writing to cache at time 940, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 942, read_address=xxxxxxxx
# writing to cache at time 952, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 954, read_address=xxxxxxxx
# writing to cache at time 964, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 966, read_address=xxxxxxxx
# writing to cache at time 976, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 978, read_address=xxxxxxxx
# writing to cache at time 988, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 990, read_address=xxxxxxxx
# writing to cache at time 1000, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1002, read_address=xxxxxxxx
# writing to cache at time 1012, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1014, read_address=xxxxxxxx
# writing to cache at time 1024, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1026, read_address=xxxxxxxx
# writing to cache at time 1036, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1038, read_address=xxxxxxxx
# writing to cache at time 1048, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1050, read_address=xxxxxxxx
# writing to cache at time 1060, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1062, read_address=xxxxxxxx
# writing to cache at time 1072, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1074, read_address=xxxxxxxx
# writing to cache at time 1084, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1086, read_address=xxxxxxxx
# writing to cache at time 1096, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1098, read_address=xxxxxxxx
# writing to cache at time 1108, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1110, read_address=xxxxxxxx
# writing to cache at time 1120, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1122, read_address=xxxxxxxx
# writing to cache at time 1132, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1134, read_address=xxxxxxxx
# writing to cache at time 1144, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1146, read_address=xxxxxxxx
# writing to cache at time 1156, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1158, read_address=xxxxxxxx
# writing to cache at time 1168, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1170, read_address=xxxxxxxx
# writing to cache at time 1180, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1182, read_address=xxxxxxxx
# writing to cache at time 1192, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1194, read_address=xxxxxxxx
# writing to cache at time 1204, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1206, read_address=xxxxxxxx
# writing to cache at time 1216, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1218, read_address=xxxxxxxx
# writing to cache at time 1228, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1230, read_address=xxxxxxxx
# writing to cache at time 1240, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1242, read_address=xxxxxxxx
# writing to cache at time 1252, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1254, read_address=xxxxxxxx
# writing to cache at time 1264, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1266, read_address=xxxxxxxx
# writing to cache at time 1276, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1278, read_address=xxxxxxxx
# writing to cache at time 1288, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1290, read_address=xxxxxxxx
# writing to cache at time 1300, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1302, read_address=xxxxxxxx
# writing to cache at time 1312, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1314, read_address=xxxxxxxx
# writing to cache at time 1324, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1326, read_address=xxxxxxxx
# writing to cache at time 1336, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1338, read_address=xxxxxxxx
# writing to cache at time 1348, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1350, read_address=xxxxxxxx
# writing to cache at time 1360, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1362, read_address=xxxxxxxx
# writing to cache at time 1372, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1374, read_address=xxxxxxxx
# writing to cache at time 1384, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1386, read_address=xxxxxxxx
# writing to cache at time 1396, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1398, read_address=xxxxxxxx
# writing to cache at time 1408, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1410, read_address=xxxxxxxx
# writing to cache at time 1420, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1422, read_address=xxxxxxxx
# writing to cache at time 1432, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1434, read_address=xxxxxxxx
# writing to cache at time 1444, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1446, read_address=xxxxxxxx
# writing to cache at time 1456, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1458, read_address=xxxxxxxx
# writing to cache at time 1468, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1470, read_address=xxxxxxxx
# writing to cache at time 1480, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1482, read_address=xxxxxxxx
# writing to cache at time 1492, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1494, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# writing to cache at time 126, read_address=xxxxxxxx, refill_set_index=1, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 128, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 216 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 220, read_address=xxxxxxxx, refill_set_index=x01, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 222, read_address=xxxxxxxx
# writing to cache at time 232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 234, read_address=xxxxxxxx
# writing to cache at time 244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 246, read_address=xxxxxxxx
# writing to cache at time 256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 258, read_address=xxxxxxxx
# writing to cache at time 268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 270, read_address=xxxxxxxx
# writing to cache at time 280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 282, read_address=xxxxxxxx
# writing to cache at time 292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 294, read_address=xxxxxxxx
# writing to cache at time 304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 306, read_address=xxxxxxxx
# writing to cache at time 316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 318, read_address=xxxxxxxx
# writing to cache at time 328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 330, read_address=xxxxxxxx
# writing to cache at time 340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 342, read_address=xxxxxxxx
# writing to cache at time 352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 354, read_address=xxxxxxxx
# writing to cache at time 364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 366, read_address=xxxxxxxx
# writing to cache at time 376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 378, read_address=xxxxxxxx
# writing to cache at time 388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 390, read_address=xxxxxxxx
# writing to cache at time 400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 402, read_address=xxxxxxxx
# writing to cache at time 412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 414, read_address=xxxxxxxx
# writing to cache at time 424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 426, read_address=xxxxxxxx
# writing to cache at time 436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 438, read_address=xxxxxxxx
# writing to cache at time 448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 450, read_address=xxxxxxxx
# writing to cache at time 460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 462, read_address=xxxxxxxx
# writing to cache at time 472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 474, read_address=xxxxxxxx
# writing to cache at time 484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 486, read_address=xxxxxxxx
# writing to cache at time 496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 498, read_address=xxxxxxxx
# writing to cache at time 508, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 510, read_address=xxxxxxxx
# writing to cache at time 520, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 522, read_address=xxxxxxxx
# writing to cache at time 532, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 534, read_address=xxxxxxxx
# writing to cache at time 544, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 546, read_address=xxxxxxxx
# writing to cache at time 556, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 558, read_address=xxxxxxxx
# writing to cache at time 568, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 570, read_address=xxxxxxxx
# writing to cache at time 580, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 582, read_address=xxxxxxxx
# writing to cache at time 592, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 594, read_address=xxxxxxxx
# writing to cache at time 604, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 606, read_address=xxxxxxxx
# writing to cache at time 616, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 618, read_address=xxxxxxxx
# writing to cache at time 628, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 630, read_address=xxxxxxxx
# writing to cache at time 640, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 642, read_address=xxxxxxxx
# writing to cache at time 652, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 654, read_address=xxxxxxxx
# writing to cache at time 664, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 666, read_address=xxxxxxxx
# writing to cache at time 676, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 678, read_address=xxxxxxxx
# writing to cache at time 688, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 690, read_address=xxxxxxxx
# writing to cache at time 700, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 702, read_address=xxxxxxxx
# writing to cache at time 712, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 714, read_address=xxxxxxxx
# writing to cache at time 724, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 726, read_address=xxxxxxxx
# writing to cache at time 736, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 738, read_address=xxxxxxxx
# writing to cache at time 748, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 750, read_address=xxxxxxxx
# writing to cache at time 760, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 762, read_address=xxxxxxxx
# writing to cache at time 772, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 774, read_address=xxxxxxxx
# writing to cache at time 784, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 786, read_address=xxxxxxxx
# writing to cache at time 796, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 798, read_address=xxxxxxxx
# writing to cache at time 808, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 810, read_address=xxxxxxxx
# writing to cache at time 820, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 822, read_address=xxxxxxxx
# writing to cache at time 832, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 834, read_address=xxxxxxxx
# writing to cache at time 844, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 846, read_address=xxxxxxxx
# writing to cache at time 856, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 858, read_address=xxxxxxxx
# writing to cache at time 868, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 870, read_address=xxxxxxxx
# writing to cache at time 880, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 882, read_address=xxxxxxxx
# writing to cache at time 892, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 894, read_address=xxxxxxxx
# writing to cache at time 904, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 906, read_address=xxxxxxxx
# writing to cache at time 916, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 918, read_address=xxxxxxxx
# writing to cache at time 928, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 930, read_address=xxxxxxxx
# writing to cache at time 940, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 942, read_address=xxxxxxxx
# writing to cache at time 952, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 954, read_address=xxxxxxxx
# writing to cache at time 964, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 966, read_address=xxxxxxxx
# writing to cache at time 976, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 978, read_address=xxxxxxxx
# writing to cache at time 988, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 990, read_address=xxxxxxxx
# writing to cache at time 1000, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1002, read_address=xxxxxxxx
# writing to cache at time 1012, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1014, read_address=xxxxxxxx
# writing to cache at time 1024, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1026, read_address=xxxxxxxx
# writing to cache at time 1036, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1038, read_address=xxxxxxxx
# writing to cache at time 1048, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1050, read_address=xxxxxxxx
# writing to cache at time 1060, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1062, read_address=xxxxxxxx
# writing to cache at time 1072, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1074, read_address=xxxxxxxx
# writing to cache at time 1084, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1086, read_address=xxxxxxxx
# writing to cache at time 1096, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1098, read_address=xxxxxxxx
# writing to cache at time 1108, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1110, read_address=xxxxxxxx
# writing to cache at time 1120, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1122, read_address=xxxxxxxx
# writing to cache at time 1132, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1134, read_address=xxxxxxxx
# writing to cache at time 1144, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1146, read_address=xxxxxxxx
# writing to cache at time 1156, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1158, read_address=xxxxxxxx
# writing to cache at time 1168, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1170, read_address=xxxxxxxx
# writing to cache at time 1180, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1182, read_address=xxxxxxxx
# writing to cache at time 1192, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1194, read_address=xxxxxxxx
# writing to cache at time 1204, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1206, read_address=xxxxxxxx
# writing to cache at time 1216, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1218, read_address=xxxxxxxx
# writing to cache at time 1228, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1230, read_address=xxxxxxxx
# writing to cache at time 1240, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1242, read_address=xxxxxxxx
# writing to cache at time 1252, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1254, read_address=xxxxxxxx
# writing to cache at time 1264, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1266, read_address=xxxxxxxx
# writing to cache at time 1276, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1278, read_address=xxxxxxxx
# writing to cache at time 1288, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1290, read_address=xxxxxxxx
# writing to cache at time 1300, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1302, read_address=xxxxxxxx
# writing to cache at time 1312, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1314, read_address=xxxxxxxx
# writing to cache at time 1324, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1326, read_address=xxxxxxxx
# writing to cache at time 1336, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1338, read_address=xxxxxxxx
# writing to cache at time 1348, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1350, read_address=xxxxxxxx
# writing to cache at time 1360, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1362, read_address=xxxxxxxx
# writing to cache at time 1372, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1374, read_address=xxxxxxxx
# writing to cache at time 1384, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1386, read_address=xxxxxxxx
# writing to cache at time 1396, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1398, read_address=xxxxxxxx
# writing to cache at time 1408, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1410, read_address=xxxxxxxx
# writing to cache at time 1420, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1422, read_address=xxxxxxxx
# writing to cache at time 1432, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1434, read_address=xxxxxxxx
# writing to cache at time 1444, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1446, read_address=xxxxxxxx
# writing to cache at time 1456, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1458, read_address=xxxxxxxx
# writing to cache at time 1468, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1470, read_address=xxxxxxxx
# writing to cache at time 1480, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1482, read_address=xxxxxxxx
# writing to cache at time 1492, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1494, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:02:45 on May 16,2025, Elapsed time: 0:02:05
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:02:45 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:04:53 on May 16,2025, Elapsed time: 0:02:08
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:04:53 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 206, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 212, read_address=00010020
# writing to cache at time 218, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 220, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 226 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 230, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 232, read_address=xxxxxxxx
# writing to cache at time 242, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 244, read_address=xxxxxxxx
# writing to cache at time 254, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 256, read_address=xxxxxxxx
# writing to cache at time 266, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 268, read_address=xxxxxxxx
# writing to cache at time 278, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 280, read_address=xxxxxxxx
# writing to cache at time 290, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 292, read_address=xxxxxxxx
# writing to cache at time 302, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 304, read_address=xxxxxxxx
# writing to cache at time 314, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 316, read_address=xxxxxxxx
# writing to cache at time 326, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 328, read_address=xxxxxxxx
# writing to cache at time 338, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 340, read_address=xxxxxxxx
# writing to cache at time 350, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 352, read_address=xxxxxxxx
# writing to cache at time 362, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 364, read_address=xxxxxxxx
# writing to cache at time 374, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 376, read_address=xxxxxxxx
# writing to cache at time 386, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 388, read_address=xxxxxxxx
# writing to cache at time 398, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 400, read_address=xxxxxxxx
# writing to cache at time 410, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 412, read_address=xxxxxxxx
# writing to cache at time 422, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 424, read_address=xxxxxxxx
# writing to cache at time 434, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 436, read_address=xxxxxxxx
# writing to cache at time 446, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 448, read_address=xxxxxxxx
# writing to cache at time 458, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 460, read_address=xxxxxxxx
# writing to cache at time 470, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 472, read_address=xxxxxxxx
# writing to cache at time 482, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 484, read_address=xxxxxxxx
# writing to cache at time 494, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 496, read_address=xxxxxxxx
# writing to cache at time 506, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 508, read_address=xxxxxxxx
# writing to cache at time 518, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 520, read_address=xxxxxxxx
# writing to cache at time 530, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 532, read_address=xxxxxxxx
# writing to cache at time 542, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 544, read_address=xxxxxxxx
# writing to cache at time 554, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 556, read_address=xxxxxxxx
# writing to cache at time 566, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 568, read_address=xxxxxxxx
# writing to cache at time 578, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 580, read_address=xxxxxxxx
# writing to cache at time 590, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 592, read_address=xxxxxxxx
# writing to cache at time 602, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 604, read_address=xxxxxxxx
# writing to cache at time 614, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 616, read_address=xxxxxxxx
# writing to cache at time 626, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 628, read_address=xxxxxxxx
# writing to cache at time 638, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 640, read_address=xxxxxxxx
# writing to cache at time 650, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 652, read_address=xxxxxxxx
# writing to cache at time 662, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 664, read_address=xxxxxxxx
# writing to cache at time 674, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 676, read_address=xxxxxxxx
# writing to cache at time 686, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 688, read_address=xxxxxxxx
# writing to cache at time 698, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 700, read_address=xxxxxxxx
# writing to cache at time 710, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 712, read_address=xxxxxxxx
# writing to cache at time 722, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 724, read_address=xxxxxxxx
# writing to cache at time 734, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 736, read_address=xxxxxxxx
# writing to cache at time 746, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 748, read_address=xxxxxxxx
# writing to cache at time 758, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 760, read_address=xxxxxxxx
# writing to cache at time 770, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 772, read_address=xxxxxxxx
# writing to cache at time 782, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 784, read_address=xxxxxxxx
# writing to cache at time 794, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 796, read_address=xxxxxxxx
# writing to cache at time 806, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 808, read_address=xxxxxxxx
# writing to cache at time 818, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 820, read_address=xxxxxxxx
# writing to cache at time 830, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 832, read_address=xxxxxxxx
# writing to cache at time 842, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 844, read_address=xxxxxxxx
# writing to cache at time 854, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 856, read_address=xxxxxxxx
# writing to cache at time 866, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 868, read_address=xxxxxxxx
# writing to cache at time 878, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 880, read_address=xxxxxxxx
# writing to cache at time 890, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 892, read_address=xxxxxxxx
# writing to cache at time 902, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 904, read_address=xxxxxxxx
# writing to cache at time 914, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 916, read_address=xxxxxxxx
# writing to cache at time 926, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 928, read_address=xxxxxxxx
# writing to cache at time 938, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 940, read_address=xxxxxxxx
# writing to cache at time 950, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 952, read_address=xxxxxxxx
# writing to cache at time 962, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 964, read_address=xxxxxxxx
# writing to cache at time 974, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 976, read_address=xxxxxxxx
# writing to cache at time 986, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 988, read_address=xxxxxxxx
# writing to cache at time 998, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1000, read_address=xxxxxxxx
# writing to cache at time 1010, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1012, read_address=xxxxxxxx
# writing to cache at time 1022, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1024, read_address=xxxxxxxx
# writing to cache at time 1034, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1036, read_address=xxxxxxxx
# writing to cache at time 1046, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1048, read_address=xxxxxxxx
# writing to cache at time 1058, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1060, read_address=xxxxxxxx
# writing to cache at time 1070, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1072, read_address=xxxxxxxx
# writing to cache at time 1082, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1084, read_address=xxxxxxxx
# writing to cache at time 1094, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1096, read_address=xxxxxxxx
# writing to cache at time 1106, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1108, read_address=xxxxxxxx
# writing to cache at time 1118, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1120, read_address=xxxxxxxx
# writing to cache at time 1130, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1132, read_address=xxxxxxxx
# writing to cache at time 1142, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1144, read_address=xxxxxxxx
# writing to cache at time 1154, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1156, read_address=xxxxxxxx
# writing to cache at time 1166, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1168, read_address=xxxxxxxx
# writing to cache at time 1178, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1180, read_address=xxxxxxxx
# writing to cache at time 1190, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1192, read_address=xxxxxxxx
# writing to cache at time 1202, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1204, read_address=xxxxxxxx
# writing to cache at time 1214, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1216, read_address=xxxxxxxx
# writing to cache at time 1226, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1228, read_address=xxxxxxxx
# writing to cache at time 1238, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1240, read_address=xxxxxxxx
# writing to cache at time 1250, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1252, read_address=xxxxxxxx
# writing to cache at time 1262, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1264, read_address=xxxxxxxx
# writing to cache at time 1274, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1276, read_address=xxxxxxxx
# writing to cache at time 1286, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1288, read_address=xxxxxxxx
# writing to cache at time 1298, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1300, read_address=xxxxxxxx
# writing to cache at time 1310, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1312, read_address=xxxxxxxx
# writing to cache at time 1322, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1324, read_address=xxxxxxxx
# writing to cache at time 1334, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1336, read_address=xxxxxxxx
# writing to cache at time 1346, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1348, read_address=xxxxxxxx
# writing to cache at time 1358, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1360, read_address=xxxxxxxx
# writing to cache at time 1370, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1372, read_address=xxxxxxxx
# writing to cache at time 1382, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1384, read_address=xxxxxxxx
# writing to cache at time 1394, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1396, read_address=xxxxxxxx
# writing to cache at time 1406, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1408, read_address=xxxxxxxx
# writing to cache at time 1418, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1420, read_address=xxxxxxxx
# writing to cache at time 1430, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1432, read_address=xxxxxxxx
# writing to cache at time 1442, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1444, read_address=xxxxxxxx
# writing to cache at time 1454, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1456, read_address=xxxxxxxx
# writing to cache at time 1466, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1468, read_address=xxxxxxxx
# writing to cache at time 1478, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1480, read_address=xxxxxxxx
# writing to cache at time 1490, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1492, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 206, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 212, read_address=00010020
# writing to cache at time 218, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 220, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 226 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 230, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 232, read_address=xxxxxxxx
# writing to cache at time 242, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 244, read_address=xxxxxxxx
# writing to cache at time 254, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 256, read_address=xxxxxxxx
# writing to cache at time 266, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 268, read_address=xxxxxxxx
# writing to cache at time 278, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 280, read_address=xxxxxxxx
# writing to cache at time 290, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 292, read_address=xxxxxxxx
# writing to cache at time 302, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 304, read_address=xxxxxxxx
# writing to cache at time 314, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 316, read_address=xxxxxxxx
# writing to cache at time 326, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 328, read_address=xxxxxxxx
# writing to cache at time 338, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 340, read_address=xxxxxxxx
# writing to cache at time 350, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 352, read_address=xxxxxxxx
# writing to cache at time 362, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 364, read_address=xxxxxxxx
# writing to cache at time 374, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 376, read_address=xxxxxxxx
# writing to cache at time 386, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 388, read_address=xxxxxxxx
# writing to cache at time 398, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 400, read_address=xxxxxxxx
# writing to cache at time 410, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 412, read_address=xxxxxxxx
# writing to cache at time 422, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 424, read_address=xxxxxxxx
# writing to cache at time 434, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 436, read_address=xxxxxxxx
# writing to cache at time 446, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 448, read_address=xxxxxxxx
# writing to cache at time 458, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 460, read_address=xxxxxxxx
# writing to cache at time 470, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 472, read_address=xxxxxxxx
# writing to cache at time 482, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 484, read_address=xxxxxxxx
# writing to cache at time 494, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 496, read_address=xxxxxxxx
# writing to cache at time 506, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 508, read_address=xxxxxxxx
# writing to cache at time 518, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 520, read_address=xxxxxxxx
# writing to cache at time 530, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 532, read_address=xxxxxxxx
# writing to cache at time 542, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 544, read_address=xxxxxxxx
# writing to cache at time 554, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 556, read_address=xxxxxxxx
# writing to cache at time 566, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 568, read_address=xxxxxxxx
# writing to cache at time 578, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 580, read_address=xxxxxxxx
# writing to cache at time 590, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 592, read_address=xxxxxxxx
# writing to cache at time 602, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 604, read_address=xxxxxxxx
# writing to cache at time 614, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 616, read_address=xxxxxxxx
# writing to cache at time 626, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 628, read_address=xxxxxxxx
# writing to cache at time 638, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 640, read_address=xxxxxxxx
# writing to cache at time 650, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 652, read_address=xxxxxxxx
# writing to cache at time 662, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 664, read_address=xxxxxxxx
# writing to cache at time 674, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 676, read_address=xxxxxxxx
# writing to cache at time 686, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 688, read_address=xxxxxxxx
# writing to cache at time 698, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 700, read_address=xxxxxxxx
# writing to cache at time 710, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 712, read_address=xxxxxxxx
# writing to cache at time 722, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 724, read_address=xxxxxxxx
# writing to cache at time 734, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 736, read_address=xxxxxxxx
# writing to cache at time 746, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 748, read_address=xxxxxxxx
# writing to cache at time 758, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 760, read_address=xxxxxxxx
# writing to cache at time 770, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 772, read_address=xxxxxxxx
# writing to cache at time 782, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 784, read_address=xxxxxxxx
# writing to cache at time 794, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 796, read_address=xxxxxxxx
# writing to cache at time 806, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 808, read_address=xxxxxxxx
# writing to cache at time 818, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 820, read_address=xxxxxxxx
# writing to cache at time 830, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 832, read_address=xxxxxxxx
# writing to cache at time 842, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 844, read_address=xxxxxxxx
# writing to cache at time 854, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 856, read_address=xxxxxxxx
# writing to cache at time 866, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 868, read_address=xxxxxxxx
# writing to cache at time 878, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 880, read_address=xxxxxxxx
# writing to cache at time 890, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 892, read_address=xxxxxxxx
# writing to cache at time 902, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 904, read_address=xxxxxxxx
# writing to cache at time 914, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 916, read_address=xxxxxxxx
# writing to cache at time 926, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 928, read_address=xxxxxxxx
# writing to cache at time 938, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 940, read_address=xxxxxxxx
# writing to cache at time 950, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 952, read_address=xxxxxxxx
# writing to cache at time 962, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 964, read_address=xxxxxxxx
# writing to cache at time 974, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 976, read_address=xxxxxxxx
# writing to cache at time 986, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 988, read_address=xxxxxxxx
# writing to cache at time 998, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1000, read_address=xxxxxxxx
# writing to cache at time 1010, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1012, read_address=xxxxxxxx
# writing to cache at time 1022, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1024, read_address=xxxxxxxx
# writing to cache at time 1034, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1036, read_address=xxxxxxxx
# writing to cache at time 1046, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1048, read_address=xxxxxxxx
# writing to cache at time 1058, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1060, read_address=xxxxxxxx
# writing to cache at time 1070, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1072, read_address=xxxxxxxx
# writing to cache at time 1082, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1084, read_address=xxxxxxxx
# writing to cache at time 1094, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1096, read_address=xxxxxxxx
# writing to cache at time 1106, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1108, read_address=xxxxxxxx
# writing to cache at time 1118, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1120, read_address=xxxxxxxx
# writing to cache at time 1130, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1132, read_address=xxxxxxxx
# writing to cache at time 1142, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1144, read_address=xxxxxxxx
# writing to cache at time 1154, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1156, read_address=xxxxxxxx
# writing to cache at time 1166, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1168, read_address=xxxxxxxx
# writing to cache at time 1178, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1180, read_address=xxxxxxxx
# writing to cache at time 1190, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1192, read_address=xxxxxxxx
# writing to cache at time 1202, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1204, read_address=xxxxxxxx
# writing to cache at time 1214, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1216, read_address=xxxxxxxx
# writing to cache at time 1226, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1228, read_address=xxxxxxxx
# writing to cache at time 1238, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1240, read_address=xxxxxxxx
# writing to cache at time 1250, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1252, read_address=xxxxxxxx
# writing to cache at time 1262, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1264, read_address=xxxxxxxx
# writing to cache at time 1274, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1276, read_address=xxxxxxxx
# writing to cache at time 1286, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1288, read_address=xxxxxxxx
# writing to cache at time 1298, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1300, read_address=xxxxxxxx
# writing to cache at time 1310, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1312, read_address=xxxxxxxx
# writing to cache at time 1322, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1324, read_address=xxxxxxxx
# writing to cache at time 1334, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1336, read_address=xxxxxxxx
# writing to cache at time 1346, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1348, read_address=xxxxxxxx
# writing to cache at time 1358, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1360, read_address=xxxxxxxx
# writing to cache at time 1370, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1372, read_address=xxxxxxxx
# writing to cache at time 1382, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1384, read_address=xxxxxxxx
# writing to cache at time 1394, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1396, read_address=xxxxxxxx
# writing to cache at time 1406, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1408, read_address=xxxxxxxx
# writing to cache at time 1418, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1420, read_address=xxxxxxxx
# writing to cache at time 1430, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1432, read_address=xxxxxxxx
# writing to cache at time 1442, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1444, read_address=xxxxxxxx
# writing to cache at time 1454, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1456, read_address=xxxxxxxx
# writing to cache at time 1466, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1468, read_address=xxxxxxxx
# writing to cache at time 1478, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1480, read_address=xxxxxxxx
# writing to cache at time 1490, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1492, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:08:56 on May 16,2025, Elapsed time: 0:04:03
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:08:56 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 206, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 212, read_address=00010020
# writing to cache at time 218, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 220, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 226 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 230, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 232, read_address=xxxxxxxx
# writing to cache at time 242, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 244, read_address=xxxxxxxx
# writing to cache at time 254, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 256, read_address=xxxxxxxx
# writing to cache at time 266, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 268, read_address=xxxxxxxx
# writing to cache at time 278, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 280, read_address=xxxxxxxx
# writing to cache at time 290, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 292, read_address=xxxxxxxx
# writing to cache at time 302, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 304, read_address=xxxxxxxx
# writing to cache at time 314, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 316, read_address=xxxxxxxx
# writing to cache at time 326, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 328, read_address=xxxxxxxx
# writing to cache at time 338, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 340, read_address=xxxxxxxx
# writing to cache at time 350, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 352, read_address=xxxxxxxx
# writing to cache at time 362, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 364, read_address=xxxxxxxx
# writing to cache at time 374, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 376, read_address=xxxxxxxx
# writing to cache at time 386, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 388, read_address=xxxxxxxx
# writing to cache at time 398, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 400, read_address=xxxxxxxx
# writing to cache at time 410, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 412, read_address=xxxxxxxx
# writing to cache at time 422, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 424, read_address=xxxxxxxx
# writing to cache at time 434, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 436, read_address=xxxxxxxx
# writing to cache at time 446, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 448, read_address=xxxxxxxx
# writing to cache at time 458, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 460, read_address=xxxxxxxx
# writing to cache at time 470, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 472, read_address=xxxxxxxx
# writing to cache at time 482, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 484, read_address=xxxxxxxx
# writing to cache at time 494, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 496, read_address=xxxxxxxx
# writing to cache at time 506, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 508, read_address=xxxxxxxx
# writing to cache at time 518, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 520, read_address=xxxxxxxx
# writing to cache at time 530, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 532, read_address=xxxxxxxx
# writing to cache at time 542, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 544, read_address=xxxxxxxx
# writing to cache at time 554, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 556, read_address=xxxxxxxx
# writing to cache at time 566, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 568, read_address=xxxxxxxx
# writing to cache at time 578, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 580, read_address=xxxxxxxx
# writing to cache at time 590, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 592, read_address=xxxxxxxx
# writing to cache at time 602, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 604, read_address=xxxxxxxx
# writing to cache at time 614, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 616, read_address=xxxxxxxx
# writing to cache at time 626, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 628, read_address=xxxxxxxx
# writing to cache at time 638, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 640, read_address=xxxxxxxx
# writing to cache at time 650, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 652, read_address=xxxxxxxx
# writing to cache at time 662, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 664, read_address=xxxxxxxx
# writing to cache at time 674, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 676, read_address=xxxxxxxx
# writing to cache at time 686, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 688, read_address=xxxxxxxx
# writing to cache at time 698, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 700, read_address=xxxxxxxx
# writing to cache at time 710, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 712, read_address=xxxxxxxx
# writing to cache at time 722, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 724, read_address=xxxxxxxx
# writing to cache at time 734, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 736, read_address=xxxxxxxx
# writing to cache at time 746, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 748, read_address=xxxxxxxx
# writing to cache at time 758, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 760, read_address=xxxxxxxx
# writing to cache at time 770, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 772, read_address=xxxxxxxx
# writing to cache at time 782, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 784, read_address=xxxxxxxx
# writing to cache at time 794, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 796, read_address=xxxxxxxx
# writing to cache at time 806, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 808, read_address=xxxxxxxx
# writing to cache at time 818, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 820, read_address=xxxxxxxx
# writing to cache at time 830, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 832, read_address=xxxxxxxx
# writing to cache at time 842, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 844, read_address=xxxxxxxx
# writing to cache at time 854, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 856, read_address=xxxxxxxx
# writing to cache at time 866, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 868, read_address=xxxxxxxx
# writing to cache at time 878, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 880, read_address=xxxxxxxx
# writing to cache at time 890, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 892, read_address=xxxxxxxx
# writing to cache at time 902, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 904, read_address=xxxxxxxx
# writing to cache at time 914, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 916, read_address=xxxxxxxx
# writing to cache at time 926, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 928, read_address=xxxxxxxx
# writing to cache at time 938, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 940, read_address=xxxxxxxx
# writing to cache at time 950, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 952, read_address=xxxxxxxx
# writing to cache at time 962, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 964, read_address=xxxxxxxx
# writing to cache at time 974, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 976, read_address=xxxxxxxx
# writing to cache at time 986, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 988, read_address=xxxxxxxx
# writing to cache at time 998, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1000, read_address=xxxxxxxx
# writing to cache at time 1010, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1012, read_address=xxxxxxxx
# writing to cache at time 1022, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1024, read_address=xxxxxxxx
# writing to cache at time 1034, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1036, read_address=xxxxxxxx
# writing to cache at time 1046, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1048, read_address=xxxxxxxx
# writing to cache at time 1058, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1060, read_address=xxxxxxxx
# writing to cache at time 1070, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1072, read_address=xxxxxxxx
# writing to cache at time 1082, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1084, read_address=xxxxxxxx
# writing to cache at time 1094, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1096, read_address=xxxxxxxx
# writing to cache at time 1106, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1108, read_address=xxxxxxxx
# writing to cache at time 1118, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1120, read_address=xxxxxxxx
# writing to cache at time 1130, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1132, read_address=xxxxxxxx
# writing to cache at time 1142, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1144, read_address=xxxxxxxx
# writing to cache at time 1154, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1156, read_address=xxxxxxxx
# writing to cache at time 1166, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1168, read_address=xxxxxxxx
# writing to cache at time 1178, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1180, read_address=xxxxxxxx
# writing to cache at time 1190, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1192, read_address=xxxxxxxx
# writing to cache at time 1202, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1204, read_address=xxxxxxxx
# writing to cache at time 1214, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1216, read_address=xxxxxxxx
# writing to cache at time 1226, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1228, read_address=xxxxxxxx
# writing to cache at time 1238, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1240, read_address=xxxxxxxx
# writing to cache at time 1250, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1252, read_address=xxxxxxxx
# writing to cache at time 1262, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1264, read_address=xxxxxxxx
# writing to cache at time 1274, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1276, read_address=xxxxxxxx
# writing to cache at time 1286, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1288, read_address=xxxxxxxx
# writing to cache at time 1298, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1300, read_address=xxxxxxxx
# writing to cache at time 1310, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1312, read_address=xxxxxxxx
# writing to cache at time 1322, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1324, read_address=xxxxxxxx
# writing to cache at time 1334, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1336, read_address=xxxxxxxx
# writing to cache at time 1346, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1348, read_address=xxxxxxxx
# writing to cache at time 1358, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1360, read_address=xxxxxxxx
# writing to cache at time 1370, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1372, read_address=xxxxxxxx
# writing to cache at time 1382, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1384, read_address=xxxxxxxx
# writing to cache at time 1394, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1396, read_address=xxxxxxxx
# writing to cache at time 1406, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1408, read_address=xxxxxxxx
# writing to cache at time 1418, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1420, read_address=xxxxxxxx
# writing to cache at time 1430, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1432, read_address=xxxxxxxx
# writing to cache at time 1442, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1444, read_address=xxxxxxxx
# writing to cache at time 1454, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1456, read_address=xxxxxxxx
# writing to cache at time 1466, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1468, read_address=xxxxxxxx
# writing to cache at time 1478, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1480, read_address=xxxxxxxx
# writing to cache at time 1490, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1492, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 206, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 212, read_address=00010020
# writing to cache at time 218, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 220, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 226 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 230, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 232, read_address=xxxxxxxx
# writing to cache at time 242, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 244, read_address=xxxxxxxx
# writing to cache at time 254, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 256, read_address=xxxxxxxx
# writing to cache at time 266, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 268, read_address=xxxxxxxx
# writing to cache at time 278, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 280, read_address=xxxxxxxx
# writing to cache at time 290, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 292, read_address=xxxxxxxx
# writing to cache at time 302, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 304, read_address=xxxxxxxx
# writing to cache at time 314, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 316, read_address=xxxxxxxx
# writing to cache at time 326, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 328, read_address=xxxxxxxx
# writing to cache at time 338, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 340, read_address=xxxxxxxx
# writing to cache at time 350, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 352, read_address=xxxxxxxx
# writing to cache at time 362, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 364, read_address=xxxxxxxx
# writing to cache at time 374, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 376, read_address=xxxxxxxx
# writing to cache at time 386, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 388, read_address=xxxxxxxx
# writing to cache at time 398, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 400, read_address=xxxxxxxx
# writing to cache at time 410, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 412, read_address=xxxxxxxx
# writing to cache at time 422, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 424, read_address=xxxxxxxx
# writing to cache at time 434, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 436, read_address=xxxxxxxx
# writing to cache at time 446, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 448, read_address=xxxxxxxx
# writing to cache at time 458, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 460, read_address=xxxxxxxx
# writing to cache at time 470, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 472, read_address=xxxxxxxx
# writing to cache at time 482, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 484, read_address=xxxxxxxx
# writing to cache at time 494, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 496, read_address=xxxxxxxx
# writing to cache at time 506, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 508, read_address=xxxxxxxx
# writing to cache at time 518, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 520, read_address=xxxxxxxx
# writing to cache at time 530, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 532, read_address=xxxxxxxx
# writing to cache at time 542, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 544, read_address=xxxxxxxx
# writing to cache at time 554, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 556, read_address=xxxxxxxx
# writing to cache at time 566, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 568, read_address=xxxxxxxx
# writing to cache at time 578, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 580, read_address=xxxxxxxx
# writing to cache at time 590, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 592, read_address=xxxxxxxx
# writing to cache at time 602, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 604, read_address=xxxxxxxx
# writing to cache at time 614, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 616, read_address=xxxxxxxx
# writing to cache at time 626, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 628, read_address=xxxxxxxx
# writing to cache at time 638, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 640, read_address=xxxxxxxx
# writing to cache at time 650, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 652, read_address=xxxxxxxx
# writing to cache at time 662, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 664, read_address=xxxxxxxx
# writing to cache at time 674, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 676, read_address=xxxxxxxx
# writing to cache at time 686, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 688, read_address=xxxxxxxx
# writing to cache at time 698, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 700, read_address=xxxxxxxx
# writing to cache at time 710, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 712, read_address=xxxxxxxx
# writing to cache at time 722, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 724, read_address=xxxxxxxx
# writing to cache at time 734, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 736, read_address=xxxxxxxx
# writing to cache at time 746, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 748, read_address=xxxxxxxx
# writing to cache at time 758, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 760, read_address=xxxxxxxx
# writing to cache at time 770, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 772, read_address=xxxxxxxx
# writing to cache at time 782, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 784, read_address=xxxxxxxx
# writing to cache at time 794, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 796, read_address=xxxxxxxx
# writing to cache at time 806, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 808, read_address=xxxxxxxx
# writing to cache at time 818, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 820, read_address=xxxxxxxx
# writing to cache at time 830, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 832, read_address=xxxxxxxx
# writing to cache at time 842, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 844, read_address=xxxxxxxx
# writing to cache at time 854, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 856, read_address=xxxxxxxx
# writing to cache at time 866, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 868, read_address=xxxxxxxx
# writing to cache at time 878, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 880, read_address=xxxxxxxx
# writing to cache at time 890, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 892, read_address=xxxxxxxx
# writing to cache at time 902, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 904, read_address=xxxxxxxx
# writing to cache at time 914, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 916, read_address=xxxxxxxx
# writing to cache at time 926, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 928, read_address=xxxxxxxx
# writing to cache at time 938, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 940, read_address=xxxxxxxx
# writing to cache at time 950, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 952, read_address=xxxxxxxx
# writing to cache at time 962, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 964, read_address=xxxxxxxx
# writing to cache at time 974, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 976, read_address=xxxxxxxx
# writing to cache at time 986, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 988, read_address=xxxxxxxx
# writing to cache at time 998, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1000, read_address=xxxxxxxx
# writing to cache at time 1010, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1012, read_address=xxxxxxxx
# writing to cache at time 1022, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1024, read_address=xxxxxxxx
# writing to cache at time 1034, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1036, read_address=xxxxxxxx
# writing to cache at time 1046, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1048, read_address=xxxxxxxx
# writing to cache at time 1058, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1060, read_address=xxxxxxxx
# writing to cache at time 1070, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1072, read_address=xxxxxxxx
# writing to cache at time 1082, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1084, read_address=xxxxxxxx
# writing to cache at time 1094, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1096, read_address=xxxxxxxx
# writing to cache at time 1106, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1108, read_address=xxxxxxxx
# writing to cache at time 1118, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1120, read_address=xxxxxxxx
# writing to cache at time 1130, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1132, read_address=xxxxxxxx
# writing to cache at time 1142, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1144, read_address=xxxxxxxx
# writing to cache at time 1154, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1156, read_address=xxxxxxxx
# writing to cache at time 1166, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1168, read_address=xxxxxxxx
# writing to cache at time 1178, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1180, read_address=xxxxxxxx
# writing to cache at time 1190, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1192, read_address=xxxxxxxx
# writing to cache at time 1202, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1204, read_address=xxxxxxxx
# writing to cache at time 1214, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1216, read_address=xxxxxxxx
# writing to cache at time 1226, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1228, read_address=xxxxxxxx
# writing to cache at time 1238, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1240, read_address=xxxxxxxx
# writing to cache at time 1250, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1252, read_address=xxxxxxxx
# writing to cache at time 1262, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1264, read_address=xxxxxxxx
# writing to cache at time 1274, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1276, read_address=xxxxxxxx
# writing to cache at time 1286, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1288, read_address=xxxxxxxx
# writing to cache at time 1298, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1300, read_address=xxxxxxxx
# writing to cache at time 1310, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1312, read_address=xxxxxxxx
# writing to cache at time 1322, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1324, read_address=xxxxxxxx
# writing to cache at time 1334, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1336, read_address=xxxxxxxx
# writing to cache at time 1346, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1348, read_address=xxxxxxxx
# writing to cache at time 1358, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1360, read_address=xxxxxxxx
# writing to cache at time 1370, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1372, read_address=xxxxxxxx
# writing to cache at time 1382, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1384, read_address=xxxxxxxx
# writing to cache at time 1394, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1396, read_address=xxxxxxxx
# writing to cache at time 1406, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1408, read_address=xxxxxxxx
# writing to cache at time 1418, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1420, read_address=xxxxxxxx
# writing to cache at time 1430, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1432, read_address=xxxxxxxx
# writing to cache at time 1442, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1444, read_address=xxxxxxxx
# writing to cache at time 1454, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1456, read_address=xxxxxxxx
# writing to cache at time 1466, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1468, read_address=xxxxxxxx
# writing to cache at time 1478, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1480, read_address=xxxxxxxx
# writing to cache at time 1490, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1492, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:21:09 on May 16,2025, Elapsed time: 0:12:13
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:21:09 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:21:51 on May 16,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:21:51 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
restart
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 206, read_address=xxxxxxxx, refill_set_index=1, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# miss at time 208, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 296 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 300, read_address=xxxxxxxx, refill_set_index=x01, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 302, read_address=xxxxxxxx
# writing to cache at time 312, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 314, read_address=xxxxxxxx
# writing to cache at time 324, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 326, read_address=xxxxxxxx
# writing to cache at time 336, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 338, read_address=xxxxxxxx
# writing to cache at time 348, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 350, read_address=xxxxxxxx
# writing to cache at time 360, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 362, read_address=xxxxxxxx
# writing to cache at time 372, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 374, read_address=xxxxxxxx
# writing to cache at time 384, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 386, read_address=xxxxxxxx
# writing to cache at time 396, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 398, read_address=xxxxxxxx
# writing to cache at time 408, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 410, read_address=xxxxxxxx
# writing to cache at time 420, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 422, read_address=xxxxxxxx
# writing to cache at time 432, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 434, read_address=xxxxxxxx
# writing to cache at time 444, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 446, read_address=xxxxxxxx
# writing to cache at time 456, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 458, read_address=xxxxxxxx
# writing to cache at time 468, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 470, read_address=xxxxxxxx
# writing to cache at time 480, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 482, read_address=xxxxxxxx
# writing to cache at time 492, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 494, read_address=xxxxxxxx
# writing to cache at time 504, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 506, read_address=xxxxxxxx
# writing to cache at time 516, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 518, read_address=xxxxxxxx
# writing to cache at time 528, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 530, read_address=xxxxxxxx
# writing to cache at time 540, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 542, read_address=xxxxxxxx
# writing to cache at time 552, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 554, read_address=xxxxxxxx
# writing to cache at time 564, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 566, read_address=xxxxxxxx
# writing to cache at time 576, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 578, read_address=xxxxxxxx
# writing to cache at time 588, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 590, read_address=xxxxxxxx
# writing to cache at time 600, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 602, read_address=xxxxxxxx
# writing to cache at time 612, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 614, read_address=xxxxxxxx
# writing to cache at time 624, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 626, read_address=xxxxxxxx
# writing to cache at time 636, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 638, read_address=xxxxxxxx
# writing to cache at time 648, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 650, read_address=xxxxxxxx
# writing to cache at time 660, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 662, read_address=xxxxxxxx
# writing to cache at time 672, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 674, read_address=xxxxxxxx
# writing to cache at time 684, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 686, read_address=xxxxxxxx
# writing to cache at time 696, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 698, read_address=xxxxxxxx
# writing to cache at time 708, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 710, read_address=xxxxxxxx
# writing to cache at time 720, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 722, read_address=xxxxxxxx
# writing to cache at time 732, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 734, read_address=xxxxxxxx
# writing to cache at time 744, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 746, read_address=xxxxxxxx
# writing to cache at time 756, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 758, read_address=xxxxxxxx
# writing to cache at time 768, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 770, read_address=xxxxxxxx
# writing to cache at time 780, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 782, read_address=xxxxxxxx
# writing to cache at time 792, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 794, read_address=xxxxxxxx
# writing to cache at time 804, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 806, read_address=xxxxxxxx
# writing to cache at time 816, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 818, read_address=xxxxxxxx
# writing to cache at time 828, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 830, read_address=xxxxxxxx
# writing to cache at time 840, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 842, read_address=xxxxxxxx
# writing to cache at time 852, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 854, read_address=xxxxxxxx
# writing to cache at time 864, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 866, read_address=xxxxxxxx
# writing to cache at time 876, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 878, read_address=xxxxxxxx
# writing to cache at time 888, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 890, read_address=xxxxxxxx
# writing to cache at time 900, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 902, read_address=xxxxxxxx
# writing to cache at time 912, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 914, read_address=xxxxxxxx
# writing to cache at time 924, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 926, read_address=xxxxxxxx
# writing to cache at time 936, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 938, read_address=xxxxxxxx
# writing to cache at time 948, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 950, read_address=xxxxxxxx
# writing to cache at time 960, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 962, read_address=xxxxxxxx
# writing to cache at time 972, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 974, read_address=xxxxxxxx
# writing to cache at time 984, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 986, read_address=xxxxxxxx
# writing to cache at time 996, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 998, read_address=xxxxxxxx
# writing to cache at time 1008, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1010, read_address=xxxxxxxx
# writing to cache at time 1020, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1022, read_address=xxxxxxxx
# writing to cache at time 1032, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1034, read_address=xxxxxxxx
# writing to cache at time 1044, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1046, read_address=xxxxxxxx
# writing to cache at time 1056, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1058, read_address=xxxxxxxx
# writing to cache at time 1068, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1070, read_address=xxxxxxxx
# writing to cache at time 1080, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1082, read_address=xxxxxxxx
# writing to cache at time 1092, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1094, read_address=xxxxxxxx
# writing to cache at time 1104, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1106, read_address=xxxxxxxx
# writing to cache at time 1116, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1118, read_address=xxxxxxxx
# writing to cache at time 1128, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1130, read_address=xxxxxxxx
# writing to cache at time 1140, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1142, read_address=xxxxxxxx
# writing to cache at time 1152, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1154, read_address=xxxxxxxx
# writing to cache at time 1164, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1166, read_address=xxxxxxxx
# writing to cache at time 1176, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1178, read_address=xxxxxxxx
# writing to cache at time 1188, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1190, read_address=xxxxxxxx
# writing to cache at time 1200, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1202, read_address=xxxxxxxx
# writing to cache at time 1212, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1214, read_address=xxxxxxxx
# writing to cache at time 1224, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1226, read_address=xxxxxxxx
# writing to cache at time 1236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1238, read_address=xxxxxxxx
# writing to cache at time 1248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1250, read_address=xxxxxxxx
# writing to cache at time 1260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1262, read_address=xxxxxxxx
# writing to cache at time 1272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1274, read_address=xxxxxxxx
# writing to cache at time 1284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1286, read_address=xxxxxxxx
# writing to cache at time 1296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1298, read_address=xxxxxxxx
# writing to cache at time 1308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1310, read_address=xxxxxxxx
# writing to cache at time 1320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1322, read_address=xxxxxxxx
# writing to cache at time 1332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1334, read_address=xxxxxxxx
# writing to cache at time 1344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1346, read_address=xxxxxxxx
# writing to cache at time 1356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1358, read_address=xxxxxxxx
# writing to cache at time 1368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1370, read_address=xxxxxxxx
# writing to cache at time 1380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1382, read_address=xxxxxxxx
# writing to cache at time 1392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1394, read_address=xxxxxxxx
# writing to cache at time 1404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1406, read_address=xxxxxxxx
# writing to cache at time 1416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1418, read_address=xxxxxxxx
# writing to cache at time 1428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1430, read_address=xxxxxxxx
# writing to cache at time 1440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1442, read_address=xxxxxxxx
# writing to cache at time 1452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1454, read_address=xxxxxxxx
# writing to cache at time 1464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1466, read_address=xxxxxxxx
# writing to cache at time 1476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1478, read_address=xxxxxxxx
# writing to cache at time 1488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1490, read_address=xxxxxxxx
# writing to cache at time 1500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 206, read_address=xxxxxxxx, refill_set_index=1, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# miss at time 208, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 296 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 300, read_address=xxxxxxxx, refill_set_index=x01, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 302, read_address=xxxxxxxx
# writing to cache at time 312, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 314, read_address=xxxxxxxx
# writing to cache at time 324, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 326, read_address=xxxxxxxx
# writing to cache at time 336, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 338, read_address=xxxxxxxx
# writing to cache at time 348, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 350, read_address=xxxxxxxx
# writing to cache at time 360, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 362, read_address=xxxxxxxx
# writing to cache at time 372, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 374, read_address=xxxxxxxx
# writing to cache at time 384, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 386, read_address=xxxxxxxx
# writing to cache at time 396, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 398, read_address=xxxxxxxx
# writing to cache at time 408, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 410, read_address=xxxxxxxx
# writing to cache at time 420, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 422, read_address=xxxxxxxx
# writing to cache at time 432, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 434, read_address=xxxxxxxx
# writing to cache at time 444, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 446, read_address=xxxxxxxx
# writing to cache at time 456, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 458, read_address=xxxxxxxx
# writing to cache at time 468, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 470, read_address=xxxxxxxx
# writing to cache at time 480, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 482, read_address=xxxxxxxx
# writing to cache at time 492, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 494, read_address=xxxxxxxx
# writing to cache at time 504, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 506, read_address=xxxxxxxx
# writing to cache at time 516, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 518, read_address=xxxxxxxx
# writing to cache at time 528, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 530, read_address=xxxxxxxx
# writing to cache at time 540, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 542, read_address=xxxxxxxx
# writing to cache at time 552, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 554, read_address=xxxxxxxx
# writing to cache at time 564, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 566, read_address=xxxxxxxx
# writing to cache at time 576, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 578, read_address=xxxxxxxx
# writing to cache at time 588, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 590, read_address=xxxxxxxx
# writing to cache at time 600, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 602, read_address=xxxxxxxx
# writing to cache at time 612, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 614, read_address=xxxxxxxx
# writing to cache at time 624, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 626, read_address=xxxxxxxx
# writing to cache at time 636, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 638, read_address=xxxxxxxx
# writing to cache at time 648, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 650, read_address=xxxxxxxx
# writing to cache at time 660, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 662, read_address=xxxxxxxx
# writing to cache at time 672, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 674, read_address=xxxxxxxx
# writing to cache at time 684, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 686, read_address=xxxxxxxx
# writing to cache at time 696, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 698, read_address=xxxxxxxx
# writing to cache at time 708, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 710, read_address=xxxxxxxx
# writing to cache at time 720, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 722, read_address=xxxxxxxx
# writing to cache at time 732, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 734, read_address=xxxxxxxx
# writing to cache at time 744, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 746, read_address=xxxxxxxx
# writing to cache at time 756, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 758, read_address=xxxxxxxx
# writing to cache at time 768, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 770, read_address=xxxxxxxx
# writing to cache at time 780, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 782, read_address=xxxxxxxx
# writing to cache at time 792, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 794, read_address=xxxxxxxx
# writing to cache at time 804, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 806, read_address=xxxxxxxx
# writing to cache at time 816, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 818, read_address=xxxxxxxx
# writing to cache at time 828, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 830, read_address=xxxxxxxx
# writing to cache at time 840, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 842, read_address=xxxxxxxx
# writing to cache at time 852, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 854, read_address=xxxxxxxx
# writing to cache at time 864, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 866, read_address=xxxxxxxx
# writing to cache at time 876, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 878, read_address=xxxxxxxx
# writing to cache at time 888, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 890, read_address=xxxxxxxx
# writing to cache at time 900, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 902, read_address=xxxxxxxx
# writing to cache at time 912, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 914, read_address=xxxxxxxx
# writing to cache at time 924, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 926, read_address=xxxxxxxx
# writing to cache at time 936, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 938, read_address=xxxxxxxx
# writing to cache at time 948, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 950, read_address=xxxxxxxx
# writing to cache at time 960, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 962, read_address=xxxxxxxx
# writing to cache at time 972, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 974, read_address=xxxxxxxx
# writing to cache at time 984, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 986, read_address=xxxxxxxx
# writing to cache at time 996, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 998, read_address=xxxxxxxx
# writing to cache at time 1008, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1010, read_address=xxxxxxxx
# writing to cache at time 1020, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1022, read_address=xxxxxxxx
# writing to cache at time 1032, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1034, read_address=xxxxxxxx
# writing to cache at time 1044, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1046, read_address=xxxxxxxx
# writing to cache at time 1056, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1058, read_address=xxxxxxxx
# writing to cache at time 1068, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1070, read_address=xxxxxxxx
# writing to cache at time 1080, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1082, read_address=xxxxxxxx
# writing to cache at time 1092, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1094, read_address=xxxxxxxx
# writing to cache at time 1104, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1106, read_address=xxxxxxxx
# writing to cache at time 1116, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1118, read_address=xxxxxxxx
# writing to cache at time 1128, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1130, read_address=xxxxxxxx
# writing to cache at time 1140, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1142, read_address=xxxxxxxx
# writing to cache at time 1152, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1154, read_address=xxxxxxxx
# writing to cache at time 1164, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1166, read_address=xxxxxxxx
# writing to cache at time 1176, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1178, read_address=xxxxxxxx
# writing to cache at time 1188, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1190, read_address=xxxxxxxx
# writing to cache at time 1200, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1202, read_address=xxxxxxxx
# writing to cache at time 1212, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1214, read_address=xxxxxxxx
# writing to cache at time 1224, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1226, read_address=xxxxxxxx
# writing to cache at time 1236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1238, read_address=xxxxxxxx
# writing to cache at time 1248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1250, read_address=xxxxxxxx
# writing to cache at time 1260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1262, read_address=xxxxxxxx
# writing to cache at time 1272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1274, read_address=xxxxxxxx
# writing to cache at time 1284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1286, read_address=xxxxxxxx
# writing to cache at time 1296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1298, read_address=xxxxxxxx
# writing to cache at time 1308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1310, read_address=xxxxxxxx
# writing to cache at time 1320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1322, read_address=xxxxxxxx
# writing to cache at time 1332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1334, read_address=xxxxxxxx
# writing to cache at time 1344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1346, read_address=xxxxxxxx
# writing to cache at time 1356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1358, read_address=xxxxxxxx
# writing to cache at time 1368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1370, read_address=xxxxxxxx
# writing to cache at time 1380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1382, read_address=xxxxxxxx
# writing to cache at time 1392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1394, read_address=xxxxxxxx
# writing to cache at time 1404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1406, read_address=xxxxxxxx
# writing to cache at time 1416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1418, read_address=xxxxxxxx
# writing to cache at time 1428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1430, read_address=xxxxxxxx
# writing to cache at time 1440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1442, read_address=xxxxxxxx
# writing to cache at time 1452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1454, read_address=xxxxxxxx
# writing to cache at time 1464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1466, read_address=xxxxxxxx
# writing to cache at time 1476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1478, read_address=xxxxxxxx
# writing to cache at time 1488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1490, read_address=xxxxxxxx
# writing to cache at time 1500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:26:50 on May 16,2025, Elapsed time: 0:04:59
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:26:50 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 206, read_address=xxxxxxxx, refill_set_index=1, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# miss at time 208, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 296 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 300, read_address=xxxxxxxx, refill_set_index=x01, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 302, read_address=xxxxxxxx
# writing to cache at time 312, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 314, read_address=xxxxxxxx
# writing to cache at time 324, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 326, read_address=xxxxxxxx
# writing to cache at time 336, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 338, read_address=xxxxxxxx
# writing to cache at time 348, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 350, read_address=xxxxxxxx
# writing to cache at time 360, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 362, read_address=xxxxxxxx
# writing to cache at time 372, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 374, read_address=xxxxxxxx
# writing to cache at time 384, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 386, read_address=xxxxxxxx
# writing to cache at time 396, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 398, read_address=xxxxxxxx
# writing to cache at time 408, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 410, read_address=xxxxxxxx
# writing to cache at time 420, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 422, read_address=xxxxxxxx
# writing to cache at time 432, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 434, read_address=xxxxxxxx
# writing to cache at time 444, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 446, read_address=xxxxxxxx
# writing to cache at time 456, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 458, read_address=xxxxxxxx
# writing to cache at time 468, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 470, read_address=xxxxxxxx
# writing to cache at time 480, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 482, read_address=xxxxxxxx
# writing to cache at time 492, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 494, read_address=xxxxxxxx
# writing to cache at time 504, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 506, read_address=xxxxxxxx
# writing to cache at time 516, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 518, read_address=xxxxxxxx
# writing to cache at time 528, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 530, read_address=xxxxxxxx
# writing to cache at time 540, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 542, read_address=xxxxxxxx
# writing to cache at time 552, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 554, read_address=xxxxxxxx
# writing to cache at time 564, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 566, read_address=xxxxxxxx
# writing to cache at time 576, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 578, read_address=xxxxxxxx
# writing to cache at time 588, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 590, read_address=xxxxxxxx
# writing to cache at time 600, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 602, read_address=xxxxxxxx
# writing to cache at time 612, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 614, read_address=xxxxxxxx
# writing to cache at time 624, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 626, read_address=xxxxxxxx
# writing to cache at time 636, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 638, read_address=xxxxxxxx
# writing to cache at time 648, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 650, read_address=xxxxxxxx
# writing to cache at time 660, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 662, read_address=xxxxxxxx
# writing to cache at time 672, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 674, read_address=xxxxxxxx
# writing to cache at time 684, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 686, read_address=xxxxxxxx
# writing to cache at time 696, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 698, read_address=xxxxxxxx
# writing to cache at time 708, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 710, read_address=xxxxxxxx
# writing to cache at time 720, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 722, read_address=xxxxxxxx
# writing to cache at time 732, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 734, read_address=xxxxxxxx
# writing to cache at time 744, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 746, read_address=xxxxxxxx
# writing to cache at time 756, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 758, read_address=xxxxxxxx
# writing to cache at time 768, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 770, read_address=xxxxxxxx
# writing to cache at time 780, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 782, read_address=xxxxxxxx
# writing to cache at time 792, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 794, read_address=xxxxxxxx
# writing to cache at time 804, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 806, read_address=xxxxxxxx
# writing to cache at time 816, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 818, read_address=xxxxxxxx
# writing to cache at time 828, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 830, read_address=xxxxxxxx
# writing to cache at time 840, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 842, read_address=xxxxxxxx
# writing to cache at time 852, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 854, read_address=xxxxxxxx
# writing to cache at time 864, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 866, read_address=xxxxxxxx
# writing to cache at time 876, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 878, read_address=xxxxxxxx
# writing to cache at time 888, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 890, read_address=xxxxxxxx
# writing to cache at time 900, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 902, read_address=xxxxxxxx
# writing to cache at time 912, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 914, read_address=xxxxxxxx
# writing to cache at time 924, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 926, read_address=xxxxxxxx
# writing to cache at time 936, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 938, read_address=xxxxxxxx
# writing to cache at time 948, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 950, read_address=xxxxxxxx
# writing to cache at time 960, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 962, read_address=xxxxxxxx
# writing to cache at time 972, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 974, read_address=xxxxxxxx
# writing to cache at time 984, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 986, read_address=xxxxxxxx
# writing to cache at time 996, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 998, read_address=xxxxxxxx
# writing to cache at time 1008, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1010, read_address=xxxxxxxx
# writing to cache at time 1020, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1022, read_address=xxxxxxxx
# writing to cache at time 1032, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1034, read_address=xxxxxxxx
# writing to cache at time 1044, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1046, read_address=xxxxxxxx
# writing to cache at time 1056, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1058, read_address=xxxxxxxx
# writing to cache at time 1068, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1070, read_address=xxxxxxxx
# writing to cache at time 1080, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1082, read_address=xxxxxxxx
# writing to cache at time 1092, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1094, read_address=xxxxxxxx
# writing to cache at time 1104, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1106, read_address=xxxxxxxx
# writing to cache at time 1116, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1118, read_address=xxxxxxxx
# writing to cache at time 1128, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1130, read_address=xxxxxxxx
# writing to cache at time 1140, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1142, read_address=xxxxxxxx
# writing to cache at time 1152, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1154, read_address=xxxxxxxx
# writing to cache at time 1164, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1166, read_address=xxxxxxxx
# writing to cache at time 1176, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1178, read_address=xxxxxxxx
# writing to cache at time 1188, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1190, read_address=xxxxxxxx
# writing to cache at time 1200, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1202, read_address=xxxxxxxx
# writing to cache at time 1212, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1214, read_address=xxxxxxxx
# writing to cache at time 1224, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1226, read_address=xxxxxxxx
# writing to cache at time 1236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1238, read_address=xxxxxxxx
# writing to cache at time 1248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1250, read_address=xxxxxxxx
# writing to cache at time 1260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1262, read_address=xxxxxxxx
# writing to cache at time 1272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1274, read_address=xxxxxxxx
# writing to cache at time 1284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1286, read_address=xxxxxxxx
# writing to cache at time 1296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1298, read_address=xxxxxxxx
# writing to cache at time 1308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1310, read_address=xxxxxxxx
# writing to cache at time 1320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1322, read_address=xxxxxxxx
# writing to cache at time 1332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1334, read_address=xxxxxxxx
# writing to cache at time 1344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1346, read_address=xxxxxxxx
# writing to cache at time 1356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1358, read_address=xxxxxxxx
# writing to cache at time 1368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1370, read_address=xxxxxxxx
# writing to cache at time 1380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1382, read_address=xxxxxxxx
# writing to cache at time 1392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1394, read_address=xxxxxxxx
# writing to cache at time 1404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1406, read_address=xxxxxxxx
# writing to cache at time 1416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1418, read_address=xxxxxxxx
# writing to cache at time 1428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1430, read_address=xxxxxxxx
# writing to cache at time 1440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1442, read_address=xxxxxxxx
# writing to cache at time 1452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1454, read_address=xxxxxxxx
# writing to cache at time 1464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1466, read_address=xxxxxxxx
# writing to cache at time 1476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1478, read_address=xxxxxxxx
# writing to cache at time 1488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1490, read_address=xxxxxxxx
# writing to cache at time 1500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 206, read_address=xxxxxxxx, refill_set_index=1, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# miss at time 208, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 296 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 300, read_address=xxxxxxxx, refill_set_index=x01, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 302, read_address=xxxxxxxx
# writing to cache at time 312, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 314, read_address=xxxxxxxx
# writing to cache at time 324, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 326, read_address=xxxxxxxx
# writing to cache at time 336, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 338, read_address=xxxxxxxx
# writing to cache at time 348, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 350, read_address=xxxxxxxx
# writing to cache at time 360, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 362, read_address=xxxxxxxx
# writing to cache at time 372, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 374, read_address=xxxxxxxx
# writing to cache at time 384, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 386, read_address=xxxxxxxx
# writing to cache at time 396, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 398, read_address=xxxxxxxx
# writing to cache at time 408, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 410, read_address=xxxxxxxx
# writing to cache at time 420, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 422, read_address=xxxxxxxx
# writing to cache at time 432, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 434, read_address=xxxxxxxx
# writing to cache at time 444, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 446, read_address=xxxxxxxx
# writing to cache at time 456, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 458, read_address=xxxxxxxx
# writing to cache at time 468, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 470, read_address=xxxxxxxx
# writing to cache at time 480, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 482, read_address=xxxxxxxx
# writing to cache at time 492, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 494, read_address=xxxxxxxx
# writing to cache at time 504, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 506, read_address=xxxxxxxx
# writing to cache at time 516, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 518, read_address=xxxxxxxx
# writing to cache at time 528, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 530, read_address=xxxxxxxx
# writing to cache at time 540, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 542, read_address=xxxxxxxx
# writing to cache at time 552, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 554, read_address=xxxxxxxx
# writing to cache at time 564, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 566, read_address=xxxxxxxx
# writing to cache at time 576, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 578, read_address=xxxxxxxx
# writing to cache at time 588, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 590, read_address=xxxxxxxx
# writing to cache at time 600, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 602, read_address=xxxxxxxx
# writing to cache at time 612, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 614, read_address=xxxxxxxx
# writing to cache at time 624, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 626, read_address=xxxxxxxx
# writing to cache at time 636, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 638, read_address=xxxxxxxx
# writing to cache at time 648, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 650, read_address=xxxxxxxx
# writing to cache at time 660, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 662, read_address=xxxxxxxx
# writing to cache at time 672, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 674, read_address=xxxxxxxx
# writing to cache at time 684, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 686, read_address=xxxxxxxx
# writing to cache at time 696, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 698, read_address=xxxxxxxx
# writing to cache at time 708, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 710, read_address=xxxxxxxx
# writing to cache at time 720, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 722, read_address=xxxxxxxx
# writing to cache at time 732, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 734, read_address=xxxxxxxx
# writing to cache at time 744, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 746, read_address=xxxxxxxx
# writing to cache at time 756, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 758, read_address=xxxxxxxx
# writing to cache at time 768, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 770, read_address=xxxxxxxx
# writing to cache at time 780, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 782, read_address=xxxxxxxx
# writing to cache at time 792, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 794, read_address=xxxxxxxx
# writing to cache at time 804, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 806, read_address=xxxxxxxx
# writing to cache at time 816, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 818, read_address=xxxxxxxx
# writing to cache at time 828, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 830, read_address=xxxxxxxx
# writing to cache at time 840, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 842, read_address=xxxxxxxx
# writing to cache at time 852, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 854, read_address=xxxxxxxx
# writing to cache at time 864, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 866, read_address=xxxxxxxx
# writing to cache at time 876, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 878, read_address=xxxxxxxx
# writing to cache at time 888, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 890, read_address=xxxxxxxx
# writing to cache at time 900, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 902, read_address=xxxxxxxx
# writing to cache at time 912, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 914, read_address=xxxxxxxx
# writing to cache at time 924, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 926, read_address=xxxxxxxx
# writing to cache at time 936, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 938, read_address=xxxxxxxx
# writing to cache at time 948, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 950, read_address=xxxxxxxx
# writing to cache at time 960, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 962, read_address=xxxxxxxx
# writing to cache at time 972, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 974, read_address=xxxxxxxx
# writing to cache at time 984, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 986, read_address=xxxxxxxx
# writing to cache at time 996, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 998, read_address=xxxxxxxx
# writing to cache at time 1008, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1010, read_address=xxxxxxxx
# writing to cache at time 1020, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1022, read_address=xxxxxxxx
# writing to cache at time 1032, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1034, read_address=xxxxxxxx
# writing to cache at time 1044, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1046, read_address=xxxxxxxx
# writing to cache at time 1056, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1058, read_address=xxxxxxxx
# writing to cache at time 1068, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1070, read_address=xxxxxxxx
# writing to cache at time 1080, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1082, read_address=xxxxxxxx
# writing to cache at time 1092, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1094, read_address=xxxxxxxx
# writing to cache at time 1104, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1106, read_address=xxxxxxxx
# writing to cache at time 1116, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1118, read_address=xxxxxxxx
# writing to cache at time 1128, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1130, read_address=xxxxxxxx
# writing to cache at time 1140, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1142, read_address=xxxxxxxx
# writing to cache at time 1152, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1154, read_address=xxxxxxxx
# writing to cache at time 1164, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1166, read_address=xxxxxxxx
# writing to cache at time 1176, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1178, read_address=xxxxxxxx
# writing to cache at time 1188, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1190, read_address=xxxxxxxx
# writing to cache at time 1200, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1202, read_address=xxxxxxxx
# writing to cache at time 1212, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1214, read_address=xxxxxxxx
# writing to cache at time 1224, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1226, read_address=xxxxxxxx
# writing to cache at time 1236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1238, read_address=xxxxxxxx
# writing to cache at time 1248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1250, read_address=xxxxxxxx
# writing to cache at time 1260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1262, read_address=xxxxxxxx
# writing to cache at time 1272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1274, read_address=xxxxxxxx
# writing to cache at time 1284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1286, read_address=xxxxxxxx
# writing to cache at time 1296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1298, read_address=xxxxxxxx
# writing to cache at time 1308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1310, read_address=xxxxxxxx
# writing to cache at time 1320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1322, read_address=xxxxxxxx
# writing to cache at time 1332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1334, read_address=xxxxxxxx
# writing to cache at time 1344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1346, read_address=xxxxxxxx
# writing to cache at time 1356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1358, read_address=xxxxxxxx
# writing to cache at time 1368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1370, read_address=xxxxxxxx
# writing to cache at time 1380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1382, read_address=xxxxxxxx
# writing to cache at time 1392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1394, read_address=xxxxxxxx
# writing to cache at time 1404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1406, read_address=xxxxxxxx
# writing to cache at time 1416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1418, read_address=xxxxxxxx
# writing to cache at time 1428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1430, read_address=xxxxxxxx
# writing to cache at time 1440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1442, read_address=xxxxxxxx
# writing to cache at time 1452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1454, read_address=xxxxxxxx
# writing to cache at time 1464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1466, read_address=xxxxxxxx
# writing to cache at time 1476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1478, read_address=xxxxxxxx
# writing to cache at time 1488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
# miss at time 1490, read_address=xxxxxxxx
# writing to cache at time 1500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 400f93
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:29:44 on May 16,2025, Elapsed time: 0:02:54
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:29:44 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:38:06 on May 16,2025, Elapsed time: 0:08:22
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:38:06 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=11
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:40:47 on May 16,2025, Elapsed time: 0:02:41
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:40:47 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=10
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=10
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/tags
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/valid
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=10
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
# ** Error: (vlog-13069) /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v(126): near "begin": syntax error, unexpected begin.
# ** Error: (vlog-13069) /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v(280): near "end": syntax error, unexpected end.
# /fs/ece/mentor/ModelSimSE-10.7d/modeltech/linux_x86_64/vlog failed.
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:51:36 on May 16,2025, Elapsed time: 0:10:49
# Errors: 3, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:51:36 on May 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:52:20 on May 16,2025, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:52:21 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=10
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# miss at time 114, read_address=00010010
# writing to cache at time 126, read_address=00010014, refill_set_index=1, replace_way=10
# sdram_block[0] = 100293
# sdram_block[1] = e13
# sdram_block[2] = a00e93
# sdram_block[3] = 400f93
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# miss at time 132, read_address=00010020
# writing to cache at time 224, read_address=xxxxxxxx, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# miss at time 226, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 232 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 236, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = 140413
# sdram_block[1] = 30463
# sdram_block[2] = 148493
# sdram_block[3] = 28463
# miss at time 238, read_address=xxxxxxxx
# writing to cache at time 248, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 250, read_address=xxxxxxxx
# writing to cache at time 260, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 262, read_address=xxxxxxxx
# writing to cache at time 272, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 274, read_address=xxxxxxxx
# writing to cache at time 284, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 286, read_address=xxxxxxxx
# writing to cache at time 296, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 298, read_address=xxxxxxxx
# writing to cache at time 308, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 310, read_address=xxxxxxxx
# writing to cache at time 320, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 322, read_address=xxxxxxxx
# writing to cache at time 332, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 334, read_address=xxxxxxxx
# writing to cache at time 344, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 346, read_address=xxxxxxxx
# writing to cache at time 356, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 358, read_address=xxxxxxxx
# writing to cache at time 368, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 370, read_address=xxxxxxxx
# writing to cache at time 380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 382, read_address=xxxxxxxx
# writing to cache at time 392, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 394, read_address=xxxxxxxx
# writing to cache at time 404, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 406, read_address=xxxxxxxx
# writing to cache at time 416, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 418, read_address=xxxxxxxx
# writing to cache at time 428, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 430, read_address=xxxxxxxx
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 452, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 454, read_address=xxxxxxxx
# writing to cache at time 464, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 466, read_address=xxxxxxxx
# writing to cache at time 476, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 478, read_address=xxxxxxxx
# writing to cache at time 488, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 490, read_address=xxxxxxxx
# writing to cache at time 500, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 502, read_address=xxxxxxxx
# writing to cache at time 512, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 514, read_address=xxxxxxxx
# writing to cache at time 524, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 526, read_address=xxxxxxxx
# writing to cache at time 536, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 538, read_address=xxxxxxxx
# writing to cache at time 548, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 550, read_address=xxxxxxxx
# writing to cache at time 560, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 562, read_address=xxxxxxxx
# writing to cache at time 572, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 574, read_address=xxxxxxxx
# writing to cache at time 584, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 586, read_address=xxxxxxxx
# writing to cache at time 596, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 598, read_address=xxxxxxxx
# writing to cache at time 608, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 610, read_address=xxxxxxxx
# writing to cache at time 620, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 622, read_address=xxxxxxxx
# writing to cache at time 632, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 634, read_address=xxxxxxxx
# writing to cache at time 644, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 646, read_address=xxxxxxxx
# writing to cache at time 656, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 658, read_address=xxxxxxxx
# writing to cache at time 668, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 670, read_address=xxxxxxxx
# writing to cache at time 680, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 682, read_address=xxxxxxxx
# writing to cache at time 692, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 694, read_address=xxxxxxxx
# writing to cache at time 704, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 706, read_address=xxxxxxxx
# writing to cache at time 716, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 718, read_address=xxxxxxxx
# writing to cache at time 728, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 730, read_address=xxxxxxxx
# writing to cache at time 740, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 742, read_address=xxxxxxxx
# writing to cache at time 752, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 754, read_address=xxxxxxxx
# writing to cache at time 764, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 766, read_address=xxxxxxxx
# writing to cache at time 776, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 778, read_address=xxxxxxxx
# writing to cache at time 788, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 790, read_address=xxxxxxxx
# writing to cache at time 800, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 802, read_address=xxxxxxxx
# writing to cache at time 812, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 814, read_address=xxxxxxxx
# writing to cache at time 824, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 826, read_address=xxxxxxxx
# writing to cache at time 836, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 838, read_address=xxxxxxxx
# writing to cache at time 848, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 850, read_address=xxxxxxxx
# writing to cache at time 860, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 862, read_address=xxxxxxxx
# writing to cache at time 872, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 874, read_address=xxxxxxxx
# writing to cache at time 884, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 886, read_address=xxxxxxxx
# writing to cache at time 896, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 898, read_address=xxxxxxxx
# writing to cache at time 908, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 910, read_address=xxxxxxxx
# writing to cache at time 920, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 922, read_address=xxxxxxxx
# writing to cache at time 932, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 934, read_address=xxxxxxxx
# writing to cache at time 944, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 946, read_address=xxxxxxxx
# writing to cache at time 956, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 958, read_address=xxxxxxxx
# writing to cache at time 968, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 970, read_address=xxxxxxxx
# writing to cache at time 980, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 982, read_address=xxxxxxxx
# writing to cache at time 992, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 994, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1016, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1018, read_address=xxxxxxxx
# writing to cache at time 1028, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1030, read_address=xxxxxxxx
# writing to cache at time 1040, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1042, read_address=xxxxxxxx
# writing to cache at time 1052, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1054, read_address=xxxxxxxx
# writing to cache at time 1064, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1066, read_address=xxxxxxxx
# writing to cache at time 1076, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1078, read_address=xxxxxxxx
# writing to cache at time 1088, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1090, read_address=xxxxxxxx
# writing to cache at time 1100, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1102, read_address=xxxxxxxx
# writing to cache at time 1112, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1114, read_address=xxxxxxxx
# writing to cache at time 1124, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1126, read_address=xxxxxxxx
# writing to cache at time 1136, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1138, read_address=xxxxxxxx
# writing to cache at time 1148, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1150, read_address=xxxxxxxx
# writing to cache at time 1160, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1162, read_address=xxxxxxxx
# writing to cache at time 1172, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1174, read_address=xxxxxxxx
# writing to cache at time 1184, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1186, read_address=xxxxxxxx
# writing to cache at time 1196, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1198, read_address=xxxxxxxx
# writing to cache at time 1208, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1210, read_address=xxxxxxxx
# writing to cache at time 1220, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1222, read_address=xxxxxxxx
# writing to cache at time 1232, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1234, read_address=xxxxxxxx
# writing to cache at time 1244, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1246, read_address=xxxxxxxx
# writing to cache at time 1256, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1258, read_address=xxxxxxxx
# writing to cache at time 1268, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1270, read_address=xxxxxxxx
# writing to cache at time 1280, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1282, read_address=xxxxxxxx
# writing to cache at time 1292, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1294, read_address=xxxxxxxx
# writing to cache at time 1304, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1306, read_address=xxxxxxxx
# writing to cache at time 1316, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1318, read_address=xxxxxxxx
# writing to cache at time 1328, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1330, read_address=xxxxxxxx
# writing to cache at time 1340, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1342, read_address=xxxxxxxx
# writing to cache at time 1352, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1354, read_address=xxxxxxxx
# writing to cache at time 1364, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1366, read_address=xxxxxxxx
# writing to cache at time 1376, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1378, read_address=xxxxxxxx
# writing to cache at time 1388, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1390, read_address=xxxxxxxx
# writing to cache at time 1400, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1402, read_address=xxxxxxxx
# writing to cache at time 1412, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1414, read_address=xxxxxxxx
# writing to cache at time 1424, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1426, read_address=xxxxxxxx
# writing to cache at time 1436, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1438, read_address=xxxxxxxx
# writing to cache at time 1448, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1450, read_address=xxxxxxxx
# writing to cache at time 1460, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1462, read_address=xxxxxxxx
# writing to cache at time 1472, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1474, read_address=xxxxxxxx
# writing to cache at time 1484, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1486, read_address=xxxxxxxx
# writing to cache at time 1496, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 28463
# miss at time 1498, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 13:56:10 on May 16,2025, Elapsed time: 0:03:49
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 13:56:10 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
restart
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# miss at time 130, read_address=00010020
# writing to cache at time 222, read_address=00010020, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 246 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 248, read_address=00010040
# miss at time 252, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 252 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 346, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 352, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 444, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 444 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 454 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 470 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 472, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 472 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 477 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 510 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 528 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 533 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 548 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 566 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 584 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 589 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 618 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 636 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 641 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 656 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 674 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 692 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 697 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 726 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 744 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 749 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 764 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 782 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 800 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 805 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 834 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 852 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 857 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 890 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 906 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 908 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 942 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 958 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 960 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 964 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 966, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 973 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 975 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 977 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 979 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 981 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 983 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 985 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 987 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 989 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 991 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 993 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 995 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 997 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 999 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1001 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1003 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1005 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1007 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1009 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1011 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1013 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1015 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1017 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1019 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1021 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1023 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1025 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1027 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1029 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1031 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1033 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1035 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1037 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1039 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1041 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1043 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1045 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1047 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1049 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1051 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1053 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 1054 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 1055 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1057 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         288
# Total icache misses:           7
# Instruction cache hit rate: 97.627119
# Instruction cache miss rate: 2.372881
# End simulation.
# ** Note: $stop    : ucsbece154b_top_tb.v(99)
#    Time: 1057 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at ucsbece154b_top_tb.v line 99
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
# ** Error: /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v(147): (vlog-2730) Undefined variable: 'lastreadaddress'.
# ** Error: /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v(147): (vlog-2730) Undefined variable: 'readAddress'.
# /fs/ece/mentor/ModelSimSE-10.7d/modeltech/linux_x86_64/vlog failed.
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:04:26 on May 16,2025, Elapsed time: 0:08:16
# Errors: 3, Warnings: 98
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:04:26 on May 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:05:00 on May 16,2025, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:05:00 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# miss at time 130, read_address=00010020
# writing to cache at time 222, read_address=00010020, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 246 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 248, read_address=00010040
# miss at time 252, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 252 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 346, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 352, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 444, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 444 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 454 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 470 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 472, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 472 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 477 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 510 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 528 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 533 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 548 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 566 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 584 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 589 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 618 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 636 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 641 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 656 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 674 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 692 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 697 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 726 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 744 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 749 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 764 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 782 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 800 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 805 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 834 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 852 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 857 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 890 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 906 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 908 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 942 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 958 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 960 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 964 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 966, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 973 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 975 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 977 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 979 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 981 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 983 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 985 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 987 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 989 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 991 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 993 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 995 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 997 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 999 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1001 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1003 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1005 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1007 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1009 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1011 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1013 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1015 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1017 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1019 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1021 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1023 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1025 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1027 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1029 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1031 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1033 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1035 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1037 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1039 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1041 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1043 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1045 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1047 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1049 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1051 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1053 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 1054 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 1055 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1057 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         288
# Total icache misses:           7
# Instruction cache hit rate: 97.627119
# Instruction cache miss rate: 2.372881
# End simulation.
# ** Note: $stop    : ucsbece154b_top_tb.v(99)
#    Time: 1057 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at ucsbece154b_top_tb.v line 99
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# miss at time 130, read_address=00010020
# writing to cache at time 222, read_address=00010020, refill_set_index=10, replace_way=11
# sdram_block[0] = 3de0e63
# sdram_block[1] = 1e7313
# sdram_block[2] = 62f3b3
# sdram_block[3] = 28463
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 246 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 248, read_address=00010040
# miss at time 252, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 252 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 346, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 352, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 444, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 444 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 454 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 470 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 472, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 472 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 477 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 510 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 528 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 533 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 548 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 566 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 584 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 589 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 618 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 636 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 641 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 656 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 674 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 692 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 697 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 726 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 744 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 749 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 764 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 782 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 800 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 805 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 834 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 852 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 857 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 890 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 906 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 908 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 942 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 958 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 960 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 964 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 966, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 973 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 975 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 977 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 979 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 981 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 983 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 985 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 987 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 989 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 991 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 993 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 995 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 997 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 999 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1001 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1003 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1005 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1007 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1009 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1011 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1013 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1015 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1017 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1019 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1021 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1023 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1025 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1027 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1029 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1031 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1033 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1035 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1037 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1039 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1041 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1043 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1045 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1047 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1049 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1051 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1053 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 1054 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 1055 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 1057 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         288
# Total icache misses:           7
# Instruction cache hit rate: 97.627119
# Instruction cache miss rate: 2.372881
# End simulation.
# ** Note: $stop    : ucsbece154b_top_tb.v(99)
#    Time: 1057 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at ucsbece154b_top_tb.v line 99
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -novopt work.ucsbece154b_top_tb
# End time: 14:08:51 on May 16,2025, Elapsed time: 0:03:51
# Errors: 0, Warnings: 98
# vsim -novopt work.ucsbece154b_top_tb 
# Start time: 14:08:52 on May 16,2025
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 14:08:52 on May 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.ucsbece154b_top_tb
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:12:04 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# miss at time 160, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 254, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 260, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 352, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 352 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 362 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 378 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 380, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 380 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 382 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 385 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 418 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 434 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 436 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 441 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 450 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 456 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 490 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 492 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 497 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 544 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 549 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 558 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 564 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 598 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 600 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 605 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 652 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 657 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 666 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 672 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 706 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 708 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 713 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 760 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 765 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 774 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 780 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 814 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 816 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 821 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 868 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 873 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 874, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 881 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 883 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 885 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 887 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 889 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 891 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 893 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 895 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 897 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 899 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 901 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 903 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 905 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 907 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 909 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 911 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 915 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 917 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 919 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 921 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 923 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 925 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 927 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 929 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 931 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 933 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 935 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 937 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 939 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 941 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 943 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 945 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 947 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 949 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 951 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 953 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 955 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 957 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 959 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 961 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 962 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 963 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         288
# Total icache misses:           7
# Instruction cache hit rate: 97.627119
# Instruction cache miss rate: 2.372881
# End simulation.
# ** Note: $stop    : ucsbece154b_top_tb.v(99)
#    Time: 965 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at ucsbece154b_top_tb.v line 99
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/offset
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# miss at time 160, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 254, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 260, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 352, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 352 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 362 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 378 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 380, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 380 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 382 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 385 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 418 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 434 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 436 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 441 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 450 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 456 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 490 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 492 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 497 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 544 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 549 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 558 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 564 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 598 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 600 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 605 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 652 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 657 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 666 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 672 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 706 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 708 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 713 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 760 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 765 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 774 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 780 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 814 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 816 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 821 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 868 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 873 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 874, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 881 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 883 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 885 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 887 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 889 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 891 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 893 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 895 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 897 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 899 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 901 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 903 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 905 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 907 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 909 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 911 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 915 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 917 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 919 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 921 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 923 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 925 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 927 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 929 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 931 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 933 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 935 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 937 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 939 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 941 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 943 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 945 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 947 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 949 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 951 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 953 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 955 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 957 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 959 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 961 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 962 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 963 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         288
# Total icache misses:           7
# Instruction cache hit rate: 97.627119
# Instruction cache miss rate: 2.372881
# End simulation.
# ** Note: $stop    : ucsbece154b_top_tb.v(99)
#    Time: 965 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at ucsbece154b_top_tb.v line 99
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:18:42 on May 16,2025, Elapsed time: 0:06:38
# Errors: 0, Warnings: 98
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:18:42 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# miss at time 160, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 250, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 256, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 348, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 348 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 358 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 374 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 376, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 376 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 378 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 381 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 464 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 468, read_address=00010024, refill_set_index=110, replace_way=11
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = x
# instr at pc 00010028 is 0062f3b3
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:19:43 on May 16,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 10
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:19:43 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# miss at time 160, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 254, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 260, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 352, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 352 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 362 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 378 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 380, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 380 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 382 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 385 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 418 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 434 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 436 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 441 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 450 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 456 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 490 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 492 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 497 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 544 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 549 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 558 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 564 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 598 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 600 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 605 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 652 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 657 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 666 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 672 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 706 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 708 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 713 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 760 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 765 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 774 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 780 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 814 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 816 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 821 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 868 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 873 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 874, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 881 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 883 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 885 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 887 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 889 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 891 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 893 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 895 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 897 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 899 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 901 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 903 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 905 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 907 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 909 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 911 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 915 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 917 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 919 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 921 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 923 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 925 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 927 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 929 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 931 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 933 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 935 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 937 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 939 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 941 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 943 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 945 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 947 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 949 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 951 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 953 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 955 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 957 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 959 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 961 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 962 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 963 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         288
# Total icache misses:           7
# Instruction cache hit rate: 97.627119
# Instruction cache miss rate: 2.372881
# End simulation.
# ** Note: $stop    : ucsbece154b_top_tb.v(99)
#    Time: 965 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at ucsbece154b_top_tb.v line 99
vlog -quiet +define+SIM -sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:27:04 on May 16,2025, Elapsed time: 0:07:21
# Errors: 0, Warnings: 98
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:27:04 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
vlog -quiet +define+SIM -sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:27:14 on May 16,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:27:14 on May 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# miss at time 160, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 254, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 260, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 352, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 352 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 362 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 378 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 380, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 380 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 382 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 385 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 418 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 434 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 436 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 441 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 450 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 456 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 490 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 492 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 497 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 544 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 549 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 558 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 564 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 598 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 600 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 605 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 652 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 657 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 666 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 672 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 706 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 708 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 713 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 760 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 765 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 774 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 780 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 814 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 816 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 821 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 868 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 873 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 874, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 881 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 883 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 885 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 887 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 889 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 891 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 893 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 895 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 897 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 899 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 901 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 903 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 905 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 907 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 909 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 911 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 915 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 917 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 919 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 921 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 923 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 925 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 927 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 929 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 931 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 933 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 935 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 937 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 939 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 941 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 943 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 945 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 947 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 949 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 951 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 953 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 955 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 957 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 959 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 961 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 962 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 963 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         291
# Total icache misses:           4
# Instruction cache hit rate: 98.644068
# Instruction cache miss rate: 1.355932
# End simulation.
# ** Note: $stop    : /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v(99)
#    Time: 965 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v line 99
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/words
add wave -position insertpoint  \
sim:/ucsbece154b_top_tb/top/icache/prefetch_buffer
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# miss at time 160, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 254, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 260, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 352, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 352 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 362 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 378 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 380, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 380 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 382 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 385 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 418 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 434 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 436 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 441 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 450 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 456 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 490 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 492 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 497 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 544 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 549 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 558 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 564 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 598 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 600 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 605 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 652 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 657 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 666 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 672 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 706 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 708 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 713 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 760 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 765 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 774 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 780 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 814 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 816 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 821 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 868 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 873 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 874, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 881 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 883 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 885 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 887 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 889 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 891 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 893 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 895 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 897 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 899 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 901 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 903 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 905 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 907 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 909 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 911 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 915 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 917 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 919 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 921 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 923 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 925 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 927 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 929 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 931 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 933 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 935 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 937 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 939 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 941 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 943 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 945 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 947 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 949 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 951 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 953 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 955 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 957 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 959 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 961 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 962 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 963 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         291
# Total icache misses:           4
# Instruction cache hit rate: 98.644068
# Instruction cache miss rate: 1.355932
# End simulation.
# ** Note: $stop    : /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v(99)
#    Time: 965 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v line 99
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:41:37 on May 16,2025, Elapsed time: 0:14:23
# Errors: 0, Warnings: 98
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:41:37 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# miss at time 160, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 254, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 260, read_address=00010050
# instr at pc 00010044 is 00000f13
# writing to cache at time 266, read_address=00010040, refill_set_index=101, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 266 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 278 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 280, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 280 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 282 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 285 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 312 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 314 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 319 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 328 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 334 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 346 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 348 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 353 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 376 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 378 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 383 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 392 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 398 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 410 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 412 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 417 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 440 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 442 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 447 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 456 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 462 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 476 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 481 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 504 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 506 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 511 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 520 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 538 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 540 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 545 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is 00190913
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 568 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 570 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 574 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 575 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 576, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 583 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 585 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 587 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 589 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 591 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 593 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 595 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 597 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 599 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 601 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 603 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 605 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 607 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 609 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 611 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 613 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 615 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 617 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 619 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 621 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 623 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 625 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 627 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 629 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 631 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 633 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 635 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 637 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 639 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 641 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 643 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 645 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 647 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 649 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 651 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 653 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 655 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 657 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 659 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 661 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 663 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 664 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 665 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 667 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         189
# Total icache hits:         185
# Total icache misses:           4
# Instruction cache hit rate: 97.883598
# Instruction cache miss rate: 2.116402
# End simulation.
# ** Note: $stop    : /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v(99)
#    Time: 667 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v line 99
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:45:09 on May 16,2025, Elapsed time: 0:03:32
# Errors: 0, Warnings: 88
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:45:09 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 248, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 254, read_address=00010050
# writing to cache at time 346, read_address=xxxxxxxx, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# miss at time 348, read_address=000100XX
# ** Warning: Unsupported ALUop given: x
#    Time: 436 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 440, read_address=xxxxxxxx, refill_set_index=10x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 442, read_address=xxxxxxxx
# writing to cache at time 534, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 536, read_address=xxxxxxxx
# writing to cache at time 628, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 630, read_address=xxxxxxxx
# writing to cache at time 722, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 724, read_address=xxxxxxxx
# writing to cache at time 816, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 818, read_address=xxxxxxxx
# writing to cache at time 910, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 912, read_address=xxxxxxxx
# writing to cache at time 1004, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 1006, read_address=xxxxxxxx
# writing to cache at time 1098, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 1100, read_address=xxxxxxxx
# writing to cache at time 1192, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 1194, read_address=xxxxxxxx
# writing to cache at time 1286, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 1288, read_address=xxxxxxxx
# writing to cache at time 1380, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 1382, read_address=xxxxxxxx
# writing to cache at time 1474, read_address=xxxxxxxx, refill_set_index=x, replace_way=0
# sdram_block[0] = x
# sdram_block[1] = x
# sdram_block[2] = x
# sdram_block[3] = 13
# miss at time 1476, read_address=xxxxxxxx
vlog -quiet +define+SIM -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154_icache.v
vsim -voptargs=+acc work.ucsbece154b_top_tb
# End time: 14:46:48 on May 16,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.ucsbece154b_top_tb 
# Start time: 14:46:48 on May 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ucsbece154b_top_tb(fast)
# Loading work.ucsbece154b_top(fast)
# Loading work.ucsbece154_icache(fast)
# Loading work.ucsbece154b_riscv_pipe(fast)
# Loading work.ucsbece154b_controller(fast)
# Loading work.ucsbece154b_datapath(fast)
# Loading work.ucsbece154b_rf(fast)
# Loading work.ucsbece154b_alu(fast)
# Loading work.ucsbece154b_branch(fast)
# Loading work.ucsbece154_imem(fast)
# Loading work.ucsbece154_dmem(fast)
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/icache/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/top/imem/*
add wave -position insertpoint sim:/ucsbece154b_top_tb/*
run
# Begin simulation.
# ** Warning: Unsupported ALUop given: x
#    Time: 0 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 4, read_address=00010000
# writing to cache at time 96, read_address=0000fffc, refill_set_index=0, replace_way=11
# sdram_block[0] = 413
# sdram_block[1] = 493
# sdram_block[2] = 913
# sdram_block[3] = 993
# instr at pc 00010000 is 00000413
# instr at pc 00010004 is 00000493
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 00010008 is 00000913
# instr at pc 0001000c is 00000993
# instr at pc 00010014 is 00000e13
# instr at pc 00010018 is 00a00e93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 0001001c is 00400f93
# instr at pc 00010024 is 001e7313
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 0001002c is 00028463
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 154 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 156, read_address=00010040
# miss at time 160, read_address=00010044
# ** Warning: Unsupported ALUop given: x
#    Time: 160 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# writing to cache at time 254, read_address=00010044, refill_set_index=100, replace_way=11
# sdram_block[0] = 190913
# sdram_block[1] = f13
# sdram_block[2] = 1f0f13
# sdram_block[3] = 198993
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# miss at time 260, read_address=00010050
# instr at pc 00010048 is 001f0f13
# writing to cache at time 352, read_address=00010044, refill_set_index=101, replace_way=11
# sdram_block[0] = ffff1ce3
# sdram_block[1] = 1e0e13
# sdram_block[2] = fc9ff06f
# sdram_block[3] = 13
# ** Warning: Unsupported ALUop given: x
#    Time: 352 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 362 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 378 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# miss at time 380, read_address=00010060
# ** Warning: Unsupported ALUop given: x
#    Time: 380 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 382 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Attempted to write to $zero register
#    Time: 385 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 418 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 434 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 436 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 441 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 450 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 456 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 474 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 490 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 492 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 497 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 526 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 542 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 544 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 549 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 558 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 564 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 582 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 598 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 600 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 605 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 634 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 650 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 652 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 657 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 666 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 672 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 690 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 706 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 708 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 713 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 742 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 758 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 760 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 765 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 0001003c is 00038463
# ** Warning: Unsupported ALUop given: x
#    Time: 774 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010044 is 00000f13
# ** Warning: Unsupported ALUop given: x
#    Time: 780 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 798 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 814 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 816 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001002c is 00028463
# ** Warning: Attempted to write to $zero register
#    Time: 821 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# instr at pc 00010030 is 00140413
# instr at pc 00010034 is 00030463
# instr at pc 00010038 is 00148493
# instr at pc 0001003c is 00038463
# instr at pc 00010040 is 00190913
# instr at pc 00010044 is 00000f13
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010048 is 001f0f13
# ** Warning: Unsupported ALUop given: x
#    Time: 850 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010048 is 001f0f13
# instr at pc 0001004c is 00198993
# instr at pc 00010050 is ffff1ce3
# instr at pc 00010054 is 001e0e13
# instr at pc 00010058 is fc9ff06f
# instr at pc 00010020 is 03de0e63
# ** Warning: Unsupported ALUop given: x
#    Time: 866 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010024 is 001e7313
# ** Warning: Unsupported ALUop given: x
#    Time: 868 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# instr at pc 00010028 is 0062f3b3
# instr at pc 0001005c is 00000013
# ** Warning: Unsupported ALUop given: x
#    Time: 872 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 873 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# miss at time 874, read_address=00010060
# ** Warning: Attempted to write to $zero register
#    Time: 881 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 883 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 885 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 887 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 889 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 891 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 893 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 895 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 897 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 899 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 901 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 903 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 905 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 907 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 909 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 911 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 913 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 915 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 917 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 919 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 921 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 923 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 925 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 927 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 929 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 931 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 933 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 935 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 937 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 939 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 941 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 943 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 945 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 947 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 949 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 951 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 953 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 955 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 957 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 959 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 961 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Unsupported ALUop given: x
#    Time: 962 ns  Scope: ucsbece154b_top_tb.top.riscv.c File: ucsbece154b_controller.v Line: 112
# ** Warning: Attempted to write to $zero register
#    Time: 963 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# ** Warning: Attempted to write to $zero register
#    Time: 965 ns  Scope: ucsbece154b_top_tb.top.riscv.dp.rf File: ucsbece154b_rf.v Line: 27
# Total fetches:         295
# Total icache hits:         291
# Total icache misses:           4
# Instruction cache hit rate: 98.644068
# Instruction cache miss rate: 1.355932
# End simulation.
# ** Note: $stop    : /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v(99)
#    Time: 965 ns  Iteration: 1  Instance: /ucsbece154b_top_tb
# Break in Module ucsbece154b_top_tb at /fs/student/justin_wu/ECE154B/ECE-154B-Lab3-InstructionCache/ucsbece154b_top_tb.v line 99
# End time: 14:57:14 on May 16,2025, Elapsed time: 0:10:26
# Errors: 0, Warnings: 98
