Warning (10273): Verilog HDL warning at MyARM_MultiCycle.sv(137): extended using "x" or "z" File: C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 137
Info (10281): Verilog HDL Declaration information at MyARM_MultiCycle.sv(165): object "Branch" differs only in case from object "BRANCH" in the same scope File: C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 165
Warning (10273): Verilog HDL warning at MyARM_MultiCycle.sv(365): extended using "x" or "z" File: C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 365
