{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665032198480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665032198496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 22:56:38 2022 " "Processing started: Wed Oct 05 22:56:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665032198496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032198496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clk -c alarm_clk " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clk -c alarm_clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032198496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665032200816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665032200816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../alarm_clk/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../alarm_clk/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231498 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../alarm_clk/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_UART_sim_scfifo_w " "Found entity 1: alarm_clk_UART_sim_scfifo_w" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231576 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_clk_UART_scfifo_w " "Found entity 2: alarm_clk_UART_scfifo_w" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231576 ""} { "Info" "ISGN_ENTITY_NAME" "3 alarm_clk_UART_sim_scfifo_r " "Found entity 3: alarm_clk_UART_sim_scfifo_r" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231576 ""} { "Info" "ISGN_ENTITY_NAME" "4 alarm_clk_UART_scfifo_r " "Found entity 4: alarm_clk_UART_scfifo_r" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231576 ""} { "Info" "ISGN_ENTITY_NAME" "5 alarm_clk_UART " "Found entity 5: alarm_clk_UART" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_TIMER " "Found entity 1: alarm_clk_TIMER" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_TIMER.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_swc_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_swc_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_SWC_ALARM " "Found entity 1: alarm_clk_SWC_ALARM" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_SWC_ALARM.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_SWC_ALARM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_RAM " "Found entity 1: alarm_clk_RAM" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_RAM.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alarm_clk_mm_interconnect_0_rsp_mux_001" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_rsp_mux " "Found entity 1: alarm_clk_mm_interconnect_0_rsp_mux" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_rsp_demux_003 " "Found entity 1: alarm_clk_mm_interconnect_0_rsp_demux_003" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_rsp_demux " "Found entity 1: alarm_clk_mm_interconnect_0_rsp_demux" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alarm_clk_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at alarm_clk_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665032231729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alarm_clk_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at alarm_clk_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665032231730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_router_005_default_decode " "Found entity 1: alarm_clk_mm_interconnect_0_router_005_default_decode" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231737 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_clk_mm_interconnect_0_router_005 " "Found entity 2: alarm_clk_mm_interconnect_0_router_005" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alarm_clk_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alarm_clk_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665032231750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alarm_clk_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alarm_clk_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665032231751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_router_002_default_decode " "Found entity 1: alarm_clk_mm_interconnect_0_router_002_default_decode" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231762 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_clk_mm_interconnect_0_router_002 " "Found entity 2: alarm_clk_mm_interconnect_0_router_002" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alarm_clk_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alarm_clk_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665032231773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alarm_clk_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alarm_clk_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665032231774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_router_001_default_decode " "Found entity 1: alarm_clk_mm_interconnect_0_router_001_default_decode" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231797 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_clk_mm_interconnect_0_router_001 " "Found entity 2: alarm_clk_mm_interconnect_0_router_001" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alarm_clk_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alarm_clk_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665032231802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alarm_clk_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alarm_clk_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665032231803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_router_default_decode " "Found entity 1: alarm_clk_mm_interconnect_0_router_default_decode" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231811 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_clk_mm_interconnect_0_router " "Found entity 2: alarm_clk_mm_interconnect_0_router" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_cmd_mux_003 " "Found entity 1: alarm_clk_mm_interconnect_0_cmd_mux_003" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_cmd_mux " "Found entity 1: alarm_clk_mm_interconnect_0_cmd_mux" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alarm_clk_mm_interconnect_0_cmd_demux_001" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_cmd_demux " "Found entity 1: alarm_clk_mm_interconnect_0_cmd_demux" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alarm_clk_mm_interconnect_0_avalon_st_adapter" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_mm_interconnect_0 " "Found entity 1: alarm_clk_mm_interconnect_0" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_irq_mapper " "Found entity 1: alarm_clk_irq_mapper" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_irq_mapper.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032231991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032231991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_h0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_h0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_H0 " "Found entity 1: alarm_clk_H0" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_H0.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_H0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_CPU_cpu_test_bench " "Found entity 1: alarm_clk_CPU_cpu_test_bench" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_test_bench.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_CPU_cpu_debug_slave_wrapper " "Found entity 1: alarm_clk_CPU_cpu_debug_slave_wrapper" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_CPU_cpu_debug_slave_tck " "Found entity 1: alarm_clk_CPU_cpu_debug_slave_tck" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_tck.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_CPU_cpu_debug_slave_sysclk " "Found entity 1: alarm_clk_CPU_cpu_debug_slave_sysclk" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_sysclk.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_CPU_cpu_register_bank_a_module " "Found entity 1: alarm_clk_CPU_cpu_register_bank_a_module" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_clk_CPU_cpu_register_bank_b_module " "Found entity 2: alarm_clk_CPU_cpu_register_bank_b_module" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "3 alarm_clk_CPU_cpu_nios2_oci_debug " "Found entity 3: alarm_clk_CPU_cpu_nios2_oci_debug" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "4 alarm_clk_CPU_cpu_nios2_oci_break " "Found entity 4: alarm_clk_CPU_cpu_nios2_oci_break" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "5 alarm_clk_CPU_cpu_nios2_oci_xbrk " "Found entity 5: alarm_clk_CPU_cpu_nios2_oci_xbrk" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "6 alarm_clk_CPU_cpu_nios2_oci_dbrk " "Found entity 6: alarm_clk_CPU_cpu_nios2_oci_dbrk" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "7 alarm_clk_CPU_cpu_nios2_oci_itrace " "Found entity 7: alarm_clk_CPU_cpu_nios2_oci_itrace" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "8 alarm_clk_CPU_cpu_nios2_oci_td_mode " "Found entity 8: alarm_clk_CPU_cpu_nios2_oci_td_mode" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "9 alarm_clk_CPU_cpu_nios2_oci_dtrace " "Found entity 9: alarm_clk_CPU_cpu_nios2_oci_dtrace" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "10 alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "11 alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "12 alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "13 alarm_clk_CPU_cpu_nios2_oci_fifo " "Found entity 13: alarm_clk_CPU_cpu_nios2_oci_fifo" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "14 alarm_clk_CPU_cpu_nios2_oci_pib " "Found entity 14: alarm_clk_CPU_cpu_nios2_oci_pib" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "15 alarm_clk_CPU_cpu_nios2_oci_im " "Found entity 15: alarm_clk_CPU_cpu_nios2_oci_im" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "16 alarm_clk_CPU_cpu_nios2_performance_monitors " "Found entity 16: alarm_clk_CPU_cpu_nios2_performance_monitors" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "17 alarm_clk_CPU_cpu_nios2_avalon_reg " "Found entity 17: alarm_clk_CPU_cpu_nios2_avalon_reg" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "18 alarm_clk_CPU_cpu_ociram_sp_ram_module " "Found entity 18: alarm_clk_CPU_cpu_ociram_sp_ram_module" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "19 alarm_clk_CPU_cpu_nios2_ocimem " "Found entity 19: alarm_clk_CPU_cpu_nios2_ocimem" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "20 alarm_clk_CPU_cpu_nios2_oci " "Found entity 20: alarm_clk_CPU_cpu_nios2_oci" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""} { "Info" "ISGN_ENTITY_NAME" "21 alarm_clk_CPU_cpu " "Found entity 21: alarm_clk_CPU_cpu" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_CPU " "Found entity 1: alarm_clk_CPU" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_btn_down.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_btn_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_BTN_DOWN " "Found entity 1: alarm_clk_BTN_DOWN" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_BTN_DOWN.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_BTN_DOWN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_ALARM " "Found entity 1: alarm_clk_ALARM" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_ALARM.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_ALARM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk " "Found entity 1: alarm_clk" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032232322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032232322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clk " "Elaborating entity \"alarm_clk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665032232695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_ALARM alarm_clk_ALARM:alarm " "Elaborating entity \"alarm_clk_ALARM\" for hierarchy \"alarm_clk_ALARM:alarm\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "alarm" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032232867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_BTN_DOWN alarm_clk_BTN_DOWN:btn_down " "Elaborating entity \"alarm_clk_BTN_DOWN\" for hierarchy \"alarm_clk_BTN_DOWN:btn_down\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "btn_down" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032232913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU alarm_clk_CPU:cpu " "Elaborating entity \"alarm_clk_CPU\" for hierarchy \"alarm_clk_CPU:cpu\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "cpu" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032232967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu " "Elaborating entity \"alarm_clk_CPU_cpu\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU.v" "cpu" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032233016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_test_bench alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_test_bench:the_alarm_clk_CPU_cpu_test_bench " "Elaborating entity \"alarm_clk_CPU_cpu_test_bench\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_test_bench:the_alarm_clk_CPU_cpu_test_bench\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_test_bench" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032233348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_register_bank_a_module alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a " "Elaborating entity \"alarm_clk_CPU_cpu_register_bank_a_module\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "alarm_clk_CPU_cpu_register_bank_a" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032233392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_altsyncram" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032233793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032233820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032233821 ""}  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665032233821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032234030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032234030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_a_module:alarm_clk_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_register_bank_b_module alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_b_module:alarm_clk_CPU_cpu_register_bank_b " "Elaborating entity \"alarm_clk_CPU_cpu_register_bank_b_module\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_register_bank_b_module:alarm_clk_CPU_cpu_register_bank_b\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "alarm_clk_CPU_cpu_register_bank_b" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_debug alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_debug:the_alarm_clk_CPU_cpu_nios2_oci_debug " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_debug\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_debug:the_alarm_clk_CPU_cpu_nios2_oci_debug\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_debug" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_debug:the_alarm_clk_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_debug:the_alarm_clk_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_altera_std_synchronizer" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_debug:the_alarm_clk_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_debug:the_alarm_clk_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_debug:the_alarm_clk_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_debug:the_alarm_clk_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032234596 ""}  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665032234596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_break alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_break:the_alarm_clk_CPU_cpu_nios2_oci_break " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_break\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_break:the_alarm_clk_CPU_cpu_nios2_oci_break\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_break" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_xbrk alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_xbrk:the_alarm_clk_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_xbrk:the_alarm_clk_CPU_cpu_nios2_oci_xbrk\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_xbrk" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_dbrk alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_dbrk:the_alarm_clk_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_dbrk:the_alarm_clk_CPU_cpu_nios2_oci_dbrk\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_dbrk" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_itrace alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_itrace:the_alarm_clk_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_itrace\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_itrace:the_alarm_clk_CPU_cpu_nios2_oci_itrace\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_itrace" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_dtrace alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_dtrace:the_alarm_clk_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_dtrace:the_alarm_clk_CPU_cpu_nios2_oci_dtrace\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_dtrace" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032234853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_td_mode alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_dtrace:the_alarm_clk_CPU_cpu_nios2_oci_dtrace\|alarm_clk_CPU_cpu_nios2_oci_td_mode:alarm_clk_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_dtrace:the_alarm_clk_CPU_cpu_nios2_oci_dtrace\|alarm_clk_CPU_cpu_nios2_oci_td_mode:alarm_clk_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "alarm_clk_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_fifo alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_fifo:the_alarm_clk_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_fifo\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_fifo:the_alarm_clk_CPU_cpu_nios2_oci_fifo\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_fifo" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_fifo:the_alarm_clk_CPU_cpu_nios2_oci_fifo\|alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_fifo:the_alarm_clk_CPU_cpu_nios2_oci_fifo\|alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_fifo:the_alarm_clk_CPU_cpu_nios2_oci_fifo\|alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_fifo:the_alarm_clk_CPU_cpu_nios2_oci_fifo\|alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_fifo:the_alarm_clk_CPU_cpu_nios2_oci_fifo\|alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc:the_alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_fifo:the_alarm_clk_CPU_cpu_nios2_oci_fifo\|alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc:the_alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_pib alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_pib:the_alarm_clk_CPU_cpu_nios2_oci_pib " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_pib\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_pib:the_alarm_clk_CPU_cpu_nios2_oci_pib\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_pib" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_oci_im alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_im:the_alarm_clk_CPU_cpu_nios2_oci_im " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_oci_im\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_oci_im:the_alarm_clk_CPU_cpu_nios2_oci_im\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_oci_im" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_avalon_reg alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_avalon_reg:the_alarm_clk_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_avalon_reg\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_avalon_reg:the_alarm_clk_CPU_cpu_nios2_avalon_reg\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_avalon_reg" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_nios2_ocimem alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem " "Elaborating entity \"alarm_clk_CPU_cpu_nios2_ocimem\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_nios2_ocimem" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_ociram_sp_ram_module alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram " "Elaborating entity \"alarm_clk_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "alarm_clk_CPU_cpu_ociram_sp_ram" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_altsyncram" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032235787 ""}  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665032235787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032235981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032235981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_nios2_ocimem:the_alarm_clk_CPU_cpu_nios2_ocimem\|alarm_clk_CPU_cpu_ociram_sp_ram_module:alarm_clk_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032235988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_debug_slave_wrapper alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"alarm_clk_CPU_cpu_debug_slave_wrapper\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" "the_alarm_clk_CPU_cpu_debug_slave_wrapper" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032236047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_debug_slave_tck alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|alarm_clk_CPU_cpu_debug_slave_tck:the_alarm_clk_CPU_cpu_debug_slave_tck " "Elaborating entity \"alarm_clk_CPU_cpu_debug_slave_tck\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|alarm_clk_CPU_cpu_debug_slave_tck:the_alarm_clk_CPU_cpu_debug_slave_tck\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" "the_alarm_clk_CPU_cpu_debug_slave_tck" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032236115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_CPU_cpu_debug_slave_sysclk alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|alarm_clk_CPU_cpu_debug_slave_sysclk:the_alarm_clk_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"alarm_clk_CPU_cpu_debug_slave_sysclk\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|alarm_clk_CPU_cpu_debug_slave_sysclk:the_alarm_clk_CPU_cpu_debug_slave_sysclk\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" "the_alarm_clk_CPU_cpu_debug_slave_sysclk" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032236298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" "alarm_clk_CPU_cpu_debug_slave_phy" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032236529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032236579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032236579 ""}  } { { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665032236579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032236594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032236618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032238164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"alarm_clk_CPU:cpu\|alarm_clk_CPU_cpu:cpu\|alarm_clk_CPU_cpu_nios2_oci:the_alarm_clk_CPU_cpu_nios2_oci\|alarm_clk_CPU_cpu_debug_slave_wrapper:the_alarm_clk_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_clk_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032238616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_H0 alarm_clk_H0:h0 " "Elaborating entity \"alarm_clk_H0\" for hierarchy \"alarm_clk_H0:h0\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "h0" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032238808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_RAM alarm_clk_RAM:ram " "Elaborating entity \"alarm_clk_RAM\" for hierarchy \"alarm_clk_RAM:ram\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "ram" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032238870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alarm_clk_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alarm_clk_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_RAM.v" "the_altsyncram" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032238937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_clk_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alarm_clk_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_RAM.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032238988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_clk_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"alarm_clk_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alarm_clk_RAM.hex " "Parameter \"init_file\" = \"alarm_clk_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032238989 ""}  } { { "../alarm_clk/synthesis/submodules/alarm_clk_RAM.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665032238989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h9m1 " "Found entity 1: altsyncram_h9m1" {  } { { "db/altsyncram_h9m1.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/altsyncram_h9m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032239193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032239193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h9m1 alarm_clk_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_h9m1:auto_generated " "Elaborating entity \"altsyncram_h9m1\" for hierarchy \"alarm_clk_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_h9m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032239197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_SWC_ALARM alarm_clk_SWC_ALARM:swc_alarm " "Elaborating entity \"alarm_clk_SWC_ALARM\" for hierarchy \"alarm_clk_SWC_ALARM:swc_alarm\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "swc_alarm" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032240047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_TIMER alarm_clk_TIMER:timer " "Elaborating entity \"alarm_clk_TIMER\" for hierarchy \"alarm_clk_TIMER:timer\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "timer" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032240098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_UART alarm_clk_UART:uart " "Elaborating entity \"alarm_clk_UART\" for hierarchy \"alarm_clk_UART:uart\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "uart" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032240122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_UART_scfifo_w alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w " "Elaborating entity \"alarm_clk_UART_scfifo_w\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "the_alarm_clk_UART_scfifo_w" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032240151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "wfifo" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032240824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032240842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032240851 ""}  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665032240851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032241011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032241011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032241016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032241111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032241111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032241118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032241217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032241217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032241232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032241433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032241433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032241449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032241653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032241653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032241669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032241849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032241849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_w:the_alarm_clk_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032241884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_UART_scfifo_r alarm_clk_UART:uart\|alarm_clk_UART_scfifo_r:the_alarm_clk_UART_scfifo_r " "Elaborating entity \"alarm_clk_UART_scfifo_r\" for hierarchy \"alarm_clk_UART:uart\|alarm_clk_UART_scfifo_r:the_alarm_clk_UART_scfifo_r\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "the_alarm_clk_UART_scfifo_r" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032241972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "alarm_clk_UART_alt_jtag_atlantic" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032242931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032242983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic " "Instantiated megafunction \"alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032242983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032242983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032242983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665032242983 ""}  } { { "../alarm_clk/synthesis/submodules/alarm_clk_UART.v" "" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665032242983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032243096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"alarm_clk_UART:uart\|alt_jtag_atlantic:alarm_clk_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032243138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0 alarm_clk_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"alarm_clk_mm_interconnect_0\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "mm_interconnect_0" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032243187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "uart_avalon_jtag_slave_translator" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:h1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:h1_s1_translator\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "h1_s1_translator" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 2416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "uart_avalon_jtag_slave_agent" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032244964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 2541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032245059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_router alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router:router " "Elaborating entity \"alarm_clk_mm_interconnect_0_router\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router:router\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "router" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 4432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032245429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_router_default_decode alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router:router\|alarm_clk_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"alarm_clk_mm_interconnect_0_router_default_decode\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router:router\|alarm_clk_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032245599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_router_001 alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"alarm_clk_mm_interconnect_0_router_001\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_001:router_001\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "router_001" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032245675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_router_001_default_decode alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_001:router_001\|alarm_clk_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"alarm_clk_mm_interconnect_0_router_001_default_decode\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_001:router_001\|alarm_clk_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032245803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_router_002 alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"alarm_clk_mm_interconnect_0_router_002\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_002:router_002\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "router_002" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 4464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032245886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_router_002_default_decode alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_002:router_002\|alarm_clk_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"alarm_clk_mm_interconnect_0_router_002_default_decode\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_002:router_002\|alarm_clk_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032245988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_router_005 alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"alarm_clk_mm_interconnect_0_router_005\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_005:router_005\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "router_005" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 4512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_router_005_default_decode alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_005:router_005\|alarm_clk_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"alarm_clk_mm_interconnect_0_router_005_default_decode\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_router_005:router_005\|alarm_clk_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_cmd_demux alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"alarm_clk_mm_interconnect_0_cmd_demux\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cmd_demux" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 4811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_cmd_demux_001 alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"alarm_clk_mm_interconnect_0_cmd_demux_001\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 4840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_cmd_mux alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"alarm_clk_mm_interconnect_0_cmd_mux\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cmd_mux" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 4863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_cmd_mux_003 alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"alarm_clk_mm_interconnect_0_cmd_mux_003\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 4926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_rsp_demux alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"alarm_clk_mm_interconnect_0_rsp_demux\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "rsp_demux" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 5153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_rsp_demux_003 alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"alarm_clk_mm_interconnect_0_rsp_demux_003\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 5216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_rsp_mux alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"alarm_clk_mm_interconnect_0_rsp_mux\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "rsp_mux" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 5527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032246999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_rsp_mux_001 alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"alarm_clk_mm_interconnect_0_rsp_mux_001\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 5556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_avalon_st_adapter alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"alarm_clk_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v" 5585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0 alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"alarm_clk_mm_interconnect_0:mm_interconnect_0\|alarm_clk_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clk_irq_mapper alarm_clk_irq_mapper:irq_mapper " "Elaborating entity \"alarm_clk_irq_mapper\" for hierarchy \"alarm_clk_irq_mapper:irq_mapper\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "irq_mapper" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "../alarm_clk/synthesis/alarm_clk.v" "rst_controller" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/alarm_clk.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../alarm_clk/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../alarm_clk/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/quartus_embebidos/alarm_4_10/alarm_clk/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032247869 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665032252555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.05.22:57:45 Progress: Loading sld93052419/alt_sld_fab_wrapper_hw.tcl " "2022.10.05.22:57:45 Progress: Loading sld93052419/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032265909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032272753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032273277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032279068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032279317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032279552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032279887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032279895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032279896 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665032280682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93052419/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93052419/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld93052419/alt_sld_fab.v" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/ip/sld93052419/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032281138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032281138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032281345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032281345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032281365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032281365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032281536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032281536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032281774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032281774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032281774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/quartus_embebidos/alarm_4_10/Quartus/db/ip/sld93052419/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665032281964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032281964 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665032289806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032292653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "205 " "205 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665032294972 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/quartus_embebidos/alarm_4_10/Quartus/output_files/alarm_clk.map.smsg " "Generated suppressed messages file C:/quartus_embebidos/alarm_4_10/Quartus/output_files/alarm_clk.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032295700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665032298336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665032298336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2038 " "Implemented 2038 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665032299044 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665032299044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1839 " "Implemented 1839 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665032299044 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665032299044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665032299044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665032299201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 22:58:19 2022 " "Processing ended: Wed Oct 05 22:58:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665032299201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665032299201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665032299201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665032299201 ""}
