Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Nov 12 14:54:40 2023
| Host         : Alexs-Spectre360 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5top_control_sets_placed.rpt
| Design       : lab5top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             498 |          168 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           50 |
| Yes          | No                    | No                     |              19 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             512 |          203 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  ClkOut_BUFG   |                                                 | Reset_IBUF                                  |                9 |             16 |         1.78 |
|  ClkOut_BUFG   | Datapath/IF_ID_Reg/p_0_in                       |                                             |                5 |             19 |         3.80 |
| ~ClkOut_BUFG   |                                                 | Datapath/IF_ID_Reg/ControlSignalMuxWire     |                5 |             19 |         3.80 |
|  Clk_IBUF_BUFG |                                                 |                                             |                6 |             22 |         3.67 |
|  Clk_IBUF_BUFG |                                                 | cd/ClkOut_0                                 |                7 |             25 |         3.57 |
|  ClkOut_BUFG   |                                                 | Datapath/MEM_WB_Reg/MemReadData[31]_i_1_n_0 |               29 |             32 |         1.10 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/E[0]                        | Reset_IBUF                                  |                8 |             32 |         4.00 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/RegWrite_o_reg_0[0]         | Reset_IBUF                                  |               20 |             32 |         1.60 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_4[0] | Reset_IBUF                                  |               10 |             32 |         3.20 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_0[0] | Reset_IBUF                                  |               11 |             32 |         2.91 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/RegWrite_o_reg_1[0]         | Reset_IBUF                                  |                9 |             32 |         3.56 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_0[0] | Reset_IBUF                                  |               13 |             32 |         2.46 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/RegWrite_o_reg_2[0]         | Reset_IBUF                                  |               15 |             32 |         2.13 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_1[0] | Reset_IBUF                                  |               12 |             32 |         2.67 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_1[0] | Reset_IBUF                                  |               14 |             32 |         2.29 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_2[0] | Reset_IBUF                                  |               13 |             32 |         2.46 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/RegWrite_o_reg_3[0]         | Reset_IBUF                                  |               23 |             32 |         1.39 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_5[0] | Reset_IBUF                                  |                8 |             32 |         4.00 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/RegWrite_o_reg_4[0]         | Reset_IBUF                                  |               12 |             32 |         2.67 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_6[0] | Reset_IBUF                                  |               14 |             32 |         2.29 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/RegWrite_o_reg_5[0]         | Reset_IBUF                                  |               10 |             32 |         3.20 |
|  ClkOut_BUFG   | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_3[0] | Reset_IBUF                                  |               11 |             32 |         2.91 |
|  ClkOut_BUFG   | Datapath/EX_MEM_Reg/MemWrite_o_reg_0            |                                             |               32 |            128 |         4.00 |
|  ClkOut_BUFG   | Datapath/EX_MEM_Reg/MemWrite_o_reg_1            |                                             |               32 |            128 |         4.00 |
|  ClkOut_BUFG   | Datapath/EX_MEM_Reg/ALUResult_o_reg[10]_0       |                                             |               32 |            128 |         4.00 |
|  ClkOut_BUFG   | Datapath/EX_MEM_Reg/ALUResult_o_reg[11]_0       |                                             |               32 |            128 |         4.00 |
|  ClkOut_BUFG   |                                                 |                                             |               79 |            213 |         2.70 |
| ~ClkOut_BUFG   |                                                 |                                             |               83 |            263 |         3.17 |
+----------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


