module module_0 (
    output [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3[id_2 : id_1],
    output logic [id_2 : id_2] id_4,
    output logic [id_4 : id_3] id_5,
    input logic id_6
);
  logic id_7;
  id_8 id_9 (
      .id_3(id_6),
      .id_5(id_6),
      .id_5(1)
  );
  id_10 id_11 (
      .id_4(id_5),
      .id_3(1),
      .id_2(id_9[id_1])
  );
  assign id_1 = id_3;
endmodule
