/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [18:0] _01_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [28:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [21:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_42z;
  wire [11:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  reg [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_7z[4] ? celloutsig_0_17z[1] : celloutsig_0_22z;
  assign celloutsig_0_4z = !(in_data[79] ? celloutsig_0_2z : celloutsig_0_0z);
  assign celloutsig_0_9z = !(in_data[4] ? celloutsig_0_8z : celloutsig_0_6z);
  assign celloutsig_0_18z = !(celloutsig_0_11z[3] ? celloutsig_0_7z[9] : celloutsig_0_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_6z | celloutsig_1_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_5z);
  assign celloutsig_0_22z = celloutsig_0_12z[1] ^ celloutsig_0_15z[22];
  assign celloutsig_0_0z = ~(in_data[94] ^ in_data[95]);
  assign celloutsig_0_20z = ~(celloutsig_0_18z ^ celloutsig_0_11z[3]);
  always_ff @(negedge clkin_data[192], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 7'h00;
    else _00_ <= celloutsig_1_11z[8:2];
  always_ff @(posedge clkin_data[128], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 19'h00000;
    else _01_ <= { celloutsig_0_7z[9:4], celloutsig_0_7z };
  assign celloutsig_0_6z = celloutsig_0_1z[2:0] == { celloutsig_0_1z[3:2], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[187:182], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } == { celloutsig_1_4z[8:3], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_4z[5:1], celloutsig_1_4z[1], celloutsig_1_7z, celloutsig_1_0z } == { celloutsig_1_4z[8:3], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_4z[8:1], celloutsig_1_4z[1] } == { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_2z = in_data[80:74] == in_data[87:81];
  assign celloutsig_0_26z = { celloutsig_0_23z[13:10], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_18z } >= { celloutsig_0_7z[4:2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_37z = celloutsig_0_1z % { 1'h1, celloutsig_0_16z[6], celloutsig_0_6z, celloutsig_0_26z };
  assign celloutsig_0_17z = { celloutsig_0_15z[14:13], celloutsig_0_11z, celloutsig_0_6z } % { 1'h1, celloutsig_0_7z[11:5] };
  assign celloutsig_0_62z = celloutsig_0_42z[3:0] * { celloutsig_0_37z[3:1], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_4z[1], celloutsig_1_4z[1], celloutsig_1_5z } != { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_63z = { celloutsig_0_16z[13:7], celloutsig_0_20z } !== celloutsig_0_46z[11:4];
  assign celloutsig_1_0z = in_data[105:102] !== in_data[102:99];
  assign celloutsig_1_5z = { in_data[120:104], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } !== in_data[184:165];
  assign celloutsig_0_46z = ~ celloutsig_0_15z[15:4];
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z } | { celloutsig_1_4z[8:2], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_11z = { in_data[89:86], celloutsig_0_0z } | { celloutsig_0_7z[4], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[77:74] | { in_data[9:7], celloutsig_0_0z };
  assign celloutsig_0_16z = { _01_[6:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_13z } | celloutsig_0_15z[18:4];
  assign celloutsig_0_23z = { in_data[83:70], celloutsig_0_5z, celloutsig_0_4z } | { celloutsig_0_15z[17:16], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_2z = ~^ { in_data[131:127], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[3:1], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_1z = ^ { in_data[166:164], celloutsig_1_0z };
  assign celloutsig_0_42z = { in_data[29:27], celloutsig_0_12z, celloutsig_0_30z } ~^ celloutsig_0_16z[7:1];
  assign celloutsig_0_5z = { in_data[87:82], celloutsig_0_0z } ~^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_4z[8:1], celloutsig_1_4z[1], celloutsig_1_8z, celloutsig_1_10z } ~^ { in_data[145:141], _00_ };
  assign celloutsig_0_12z = { in_data[38], celloutsig_0_4z, celloutsig_0_9z } ~^ celloutsig_0_1z[3:1];
  assign celloutsig_0_15z = { in_data[17:8], _01_ } ~^ { in_data[63:52], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_2z);
  assign celloutsig_0_13z = ~((celloutsig_0_8z & celloutsig_0_7z[5]) | celloutsig_0_9z);
  assign celloutsig_0_21z = ~((celloutsig_0_13z & celloutsig_0_17z[3]) | celloutsig_0_5z[1]);
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_7z = { in_data[52:44], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign { celloutsig_1_4z[1], celloutsig_1_4z[3:2], celloutsig_1_4z[8:4] } = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, in_data[138:134] } ~^ { celloutsig_1_0z, in_data[154:153], in_data[159:155] };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[139:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
