Release 14.6 par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Deb-AMD64-DskTop::  Thu Jun 19 15:34:38 2014

par -w -ol std -intstyle xflow NEXYS3_map.ncd NEXYS3.ncd NEXYS3.pcf 


Constraints file: NEXYS3.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment /opt/14.6/ISE_DS/ISE/.
   "NEXYS3" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,131 out of  18,224    6%
    Number used as Flip Flops:               1,130
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      2,725 out of   9,112   29%
    Number used as logic:                    2,403 out of   9,112   26%
      Number using O6 output only:           1,807
      Number using O5 output only:             127
      Number using O5 and O6:                  469
      Number used as ROM:                        0
    Number used as Memory:                     313 out of   2,176   14%
      Number used as Dual Port RAM:            288
        Number using O6 output only:           176
        Number using O5 output only:             2
        Number using O5 and O6:                110
      Number used as Single Port RAM:            0
      Number used as Shift Register:            25
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 21
    Number used exclusively as route-thrus:      9
      Number with same-slice register load:      0
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   896 out of   2,278   39%
  Number of MUXCYs used:                       640 out of   4,556   14%
  Number of LUT Flip Flop pairs used:        2,982
    Number with an unused Flip Flop:         1,926 out of   2,982   64%
    Number with an unused LUT:                 257 out of   2,982    8%
    Number of fully used LUT-FF pairs:         799 out of   2,982   26%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     232   22%
    Number of LOCed IOBs:                       53 out of      53  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        28 out of      32   87%
  Number of RAMB8BWERs:                          2 out of      64    3%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       4   50%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   6 out of     248    2%
    Number used as OLOGIC2s:                     6
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    Standard 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal ethernet_inst_1/Mram_RX_START_ADDRESS_BUFFER1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal ethernet_inst_1/Mram_RX_START_ADDRESS_BUFFER2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal ethernet_inst_1/Mram_RX_PACKET_LENGTH_BUFFER1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal ethernet_inst_1/Mram_RX_PACKET_LENGTH_BUFFER2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers112_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers113_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers115_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers21_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers118_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers111_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers116_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal SERVER_INST_1/Mram_registers18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers110_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers114_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers119_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal USER_DESIGN_INST_1/Mram_registers117_RAMD_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16553 unrouted;      REAL time: 11 secs 

Phase  2  : 14791 unrouted;      REAL time: 13 secs 

Phase  3  : 7122 unrouted;      REAL time: 25 secs 

Phase  4  : 7122 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: NEXYS3.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            CLK_OUT1 |  BUFGMUX_X2Y1| No   |  378 |  0.063     |  0.909      |
+---------------------+--------------+------+------+------------+-------------+
|         TXCLK_BUFGP | BUFGMUX_X2Y12| No   |   41 |  0.051     |  0.904      |
+---------------------+--------------+------+------+------------+-------------+
|      INTERNAL_RXCLK | BUFGMUX_X3Y13| No   |   44 |  0.039     |  0.901      |
+---------------------+--------------+------+------+------------+-------------+
|            CLK_OUT3 |  BUFGMUX_X2Y4| No   |    6 |  0.007     |  1.375      |
+---------------------+--------------+------+------+------------+-------------+
|          CLK_OUT3_N |  BUFGMUX_X2Y2| No   |    6 |  0.007     |  1.370      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_CLK = PERIOD TIMEGRP "CLK_IN" 10 ns HI | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  GH 50% INPUT_JITTER 0.05 ns               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clkdv = PERIOD TIMEGRP "clkdv" TS_CLK  | SETUP       |    10.681ns|     9.319ns|       0|           0
  * 2 HIGH 50% INPUT_JITTER 0.05 ns         | HOLD        |     0.262ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_RXCLK = PERIOD TIMEGRP "RXCLK" 40 ns H | MINLOWPULSE |    24.000ns|    16.000ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_INTERNAL_RXCLK_BUF = PERIOD TIMEGRP "I | SETUP       |    34.129ns|     5.871ns|       0|           0
  NTERNAL_RXCLK_BUF" TS_RXCLK PHASE         | HOLD        |     0.303ns|            |       0|           0
   2.1875 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK  | MINPERIOD   |    38.270ns|     1.730ns|       0|           0
  / 0.25 HIGH 50% INPUT_JITTER 0.05 ns      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clkfx180 = PERIOD TIMEGRP "clkfx180" T | MINPERIOD   |    38.270ns|     1.730ns|       0|           0
  S_CLK / 0.25 PHASE 20 ns HIGH 50%         |             |            |            |        |            
   INPUT_JITTER 0.05 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     10.000ns|      5.340ns|      4.660ns|            0|            0|            0|        53644|
| TS_clkfx                      |     40.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_clkfx180                   |     40.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_clkdv                      |     20.000ns|      9.319ns|          N/A|            0|            0|        53644|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RXCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RXCLK                       |     40.000ns|     16.000ns|      5.871ns|            0|            0|            0|         1876|
| TS_INTERNAL_RXCLK_BUF         |     40.000ns|      5.871ns|          N/A|            0|            0|         1876|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 44 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  682 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 46
Number of info messages: 0

Writing design to file NEXYS3.ncd



PAR done!
