<h1 id="id-2019-04-28Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=6 (4</strong> RTL_Param/Codgen, 2 CTL layer<strong>), Resolved=4, Updated=9</strong>. Details in table below.</li><li>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=9, Resolved=10, Updated=18.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810</a></li><li><strong>Initial latency numbers in Nmesh are come as expected</strong>... analyzed by Syed... Currently we are seeing<ol><li>Packetizer = 2 cycles</li><li>Each Switch (flow through with pipe adapter) = 1 cycle</li><li>DePacketizer = 2 cycles. </li><li>Working on bandwidth computation details.</li></ol></li><li>Nmesh Modeling effort is in progress – changing default routing to custom (same as RTL). Plan to have initial data comparison between RTL and Model by next week.</li><li>CTL Layer RTL bring-up continues, found 2 RTL issue this week. Goal is pass 100 random RD/WR transactions successfully by end of next week.</li><li>Nightly regression passing rate hit <strong>all time high this week of 99%</strong>... Thanks to Darshan, Archit, Prayank &amp; Andrew for debug and cleanup. Plan is keep maintain it as we go along. details in graph below... <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/</a></li><li>Moving of all Legato test-benches to <strong>new interfaces format is 100% done... </strong>Thanks to Archit and Prayank for converting the last few remaining top_smi test-benches.</li><li>Multicast and QoS signal SMI and CTL interfaces discussion with Syed, John and Design team.</li><li>CTL bring-up meeting with Eric &amp; Andrew.</li><li>TB_TOP.JSON meeting with DV team to reduce top level params need from Maestro team.</li><li>CTL layer uArchitecture review meeting with Design and Arch teams.</li><li>Graph below show the gap between total-licenses vs licenses-in-use over time. For more details click this link... <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a></li></ol><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160543/lic_utilization.jpg?api=v2"></span></p><h1 id="id-2019-04-28Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12944" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160543/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160543/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160543/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160543/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160543/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li>Added support for custom Number of transaction per inititor in smi_vip.</li><li>Added support to customize traffic from any initiator to any target in top_smi </li><li>Multiple attempts to generate clock count in uvm tb but did not succeed.</li><li>Working on generating link bandwidth rate to add in the simulation statistics report in terms of no of beats/clock cycles. Have added support to read frequency from top_tb json parameter. But the calculation is messing up because of different unit types.</li><li><span class="legacy-color-text-default">Working on removing the implicit routing from the Sym perf model.</span></li><li>Migration of top_smi* configurations(top_smi_16x16_cfg*, top_smi_7x7_yellow, top_smi_mesh_16x16*).</li><li>Top_smi/top_atp regression fail debug/fixes.</li><li>JIRA TB side<ul><li>955 – debug/fix TB </li><li>979 – TB fix.</li><li>983 – TB fix</li><li>981 – TB changes to new format</li><li>984 – migrate top_smi*</li><li>985 – debug/fix tb issue</li><li>986 – debug RTL issue</li><li>984 – top_smi* migration<br/><br/></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>No progress this week.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Multicast and QoS signal SMI and CTL interfaces discussion with Syed, John and Design team.</li><li>CTL bring-up meeting with Eric &amp; Andrew.</li><li>TB_TOP.JSON meeting with DV team to reduce top level params need from Maestro team.</li><li><p>CTL layer uArchitecture review meeting with Design and Arch teams.</p></li><li>Onsite interview of DV candidate.</li><li>Multiple sync-up meetings with new consultants from AumRaj on nightly regression triage and simulation debugging... to ramp-up them really fast and be productive from 2nd week of their start time.</li><li>Multiple sycn-up meetings between DV and Design on our outstanding / blocking items.</li><li>Chandra's transition new plan put in place (shown below). All DV tasks postponed.</li></ul></li></ul><p style="margin-left: 90.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160543/transition_plan.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Chandra will travel to Campbell postponed (original dates 4/29 to 5/2).</li><li>Saad will travel to Campbell postponed (original dates 4/29 to 5/2).</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-04-28Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><br/></strong></u><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16160543/legato_delivery_status.jpg?api=v2"></span></p>