// Seed: 207457546
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = 1;
  wire id_3;
  wand id_4;
  wand id_5, id_6, id_7;
  tri0 id_8, id_9, id_10;
  assign id_8 = id_6;
  assign id_4 = 1'b0;
  assign id_1 = -1 / id_8;
  wire id_11;
  wire id_12, id_13;
  assign id_7 = id_7 - !-1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3
);
  assign id_2 = -1;
  reg id_5, id_6, id_7;
  wor id_8;
  assign id_5 = 1;
  reg id_9;
  assign id_8 = 1;
  always id_7 <= id_9;
  parameter id_11 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
