//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31968024
// Cuda compilation tools, release 12.0, V12.0.76
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	kernel
.global .align 4 .u32 FILTER_SIZE = 5;

.visible .entry kernel(
	.param .u32 kernel_param_0,
	.param .u32 kernel_param_1,
	.param .u32 kernel_param_2,
	.param .u64 kernel_param_3,
	.param .u64 kernel_param_4
)
{
	.reg .pred 	%p<55>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<139>;
	.reg .f64 	%fd<21>;
	.reg .b64 	%rd<39>;


	ld.param.u32 	%r60, [kernel_param_0];
	ld.param.u32 	%r61, [kernel_param_1];
	ld.param.u32 	%r62, [kernel_param_2];
	ld.param.u64 	%rd4, [kernel_param_3];
	ld.param.u64 	%rd3, [kernel_param_4];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r64, %ntid.x;
	mov.u32 	%r65, %ctaid.x;
	mov.u32 	%r66, %tid.x;
	mad.lo.s32 	%r1, %r65, %r64, %r66;
	mov.u32 	%r67, %ntid.y;
	mov.u32 	%r68, %ctaid.y;
	mov.u32 	%r69, %tid.y;
	mad.lo.s32 	%r2, %r68, %r67, %r69;
	add.s32 	%r3, %r62, -1;
	add.s32 	%r4, %r2, -2;
	mov.u32 	%r125, -2;
	add.s32 	%r5, %r2, -1;
	mul.lo.s32 	%r6, %r4, %r60;
	add.s32 	%r7, %r6, %r60;
	add.s32 	%r8, %r2, 1;
	mul.lo.s32 	%r9, %r2, %r60;
	add.s32 	%r10, %r2, 2;
	add.s32 	%r11, %r9, %r60;
	add.s32 	%r12, %r11, %r60;
	mov.f32 	%f62, 0f00000000;

$L__BB0_1:
	add.s32 	%r14, %r125, %r1;
	setp.ge.u32 	%p1, %r14, %r60;
	or.b32  	%r70, %r4, %r14;
	setp.lt.s32 	%p2, %r70, 0;
	or.pred  	%p3, %p1, %p2;
	setp.ge.u32 	%p4, %r4, %r61;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_3;

	add.s32 	%r71, %r6, %r14;
	mad.lo.s32 	%r72, %r71, %r62, %r3;
	mul.wide.u32 	%rd5, %r72, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.u32 	%r73, [%rd6];
	cvt.rn.f32.u32 	%f25, %r73;
	cvt.f64.f32 	%fd1, %f25;
	div.rn.f64 	%fd2, %fd1, 0d406FE00000000000;
	cvt.f64.f32 	%fd3, %f62;
	add.f64 	%fd4, %fd2, %fd3;
	cvt.rn.f32.f64 	%f62, %fd4;

$L__BB0_3:
	or.b32  	%r74, %r5, %r14;
	setp.lt.s32 	%p6, %r74, 0;
	or.pred  	%p8, %p1, %p6;
	setp.ge.u32 	%p9, %r5, %r61;
	or.pred  	%p10, %p9, %p8;
	@%p10 bra 	$L__BB0_5;

	add.s32 	%r75, %r7, %r14;
	mad.lo.s32 	%r76, %r75, %r62, %r3;
	mul.wide.u32 	%rd7, %r76, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u32 	%r77, [%rd8];
	cvt.rn.f32.u32 	%f26, %r77;
	cvt.f64.f32 	%fd5, %f26;
	div.rn.f64 	%fd6, %fd5, 0d406FE00000000000;
	cvt.f64.f32 	%fd7, %f62;
	add.f64 	%fd8, %fd6, %fd7;
	cvt.rn.f32.f64 	%f62, %fd8;

$L__BB0_5:
	or.b32  	%r78, %r2, %r14;
	setp.lt.s32 	%p11, %r78, 0;
	or.pred  	%p13, %p1, %p11;
	setp.ge.u32 	%p14, %r2, %r61;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	$L__BB0_7;

	add.s32 	%r79, %r9, %r14;
	mad.lo.s32 	%r80, %r79, %r62, %r3;
	mul.wide.u32 	%rd9, %r80, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u32 	%r81, [%rd10];
	cvt.rn.f32.u32 	%f27, %r81;
	cvt.f64.f32 	%fd9, %f27;
	div.rn.f64 	%fd10, %fd9, 0d406FE00000000000;
	cvt.f64.f32 	%fd11, %f62;
	add.f64 	%fd12, %fd10, %fd11;
	cvt.rn.f32.f64 	%f62, %fd12;

$L__BB0_7:
	or.b32  	%r82, %r8, %r14;
	setp.lt.s32 	%p16, %r82, 0;
	or.pred  	%p18, %p1, %p16;
	setp.ge.u32 	%p19, %r8, %r61;
	or.pred  	%p20, %p19, %p18;
	@%p20 bra 	$L__BB0_9;

	add.s32 	%r83, %r11, %r14;
	mad.lo.s32 	%r84, %r83, %r62, %r3;
	mul.wide.u32 	%rd11, %r84, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.u32 	%r85, [%rd12];
	cvt.rn.f32.u32 	%f28, %r85;
	cvt.f64.f32 	%fd13, %f28;
	div.rn.f64 	%fd14, %fd13, 0d406FE00000000000;
	cvt.f64.f32 	%fd15, %f62;
	add.f64 	%fd16, %fd14, %fd15;
	cvt.rn.f32.f64 	%f62, %fd16;

$L__BB0_9:
	or.b32  	%r86, %r10, %r14;
	setp.lt.s32 	%p21, %r86, 0;
	or.pred  	%p23, %p1, %p21;
	setp.ge.u32 	%p24, %r10, %r61;
	or.pred  	%p25, %p24, %p23;
	@%p25 bra 	$L__BB0_11;

	add.s32 	%r87, %r12, %r14;
	mad.lo.s32 	%r88, %r87, %r62, %r3;
	mul.wide.u32 	%rd13, %r88, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.u32 	%r89, [%rd14];
	cvt.rn.f32.u32 	%f29, %r89;
	cvt.f64.f32 	%fd17, %f29;
	div.rn.f64 	%fd18, %fd17, 0d406FE00000000000;
	cvt.f64.f32 	%fd19, %f62;
	add.f64 	%fd20, %fd18, %fd19;
	cvt.rn.f32.f64 	%f62, %fd20;

$L__BB0_11:
	add.s32 	%r125, %r125, 1;
	setp.ne.s32 	%p26, %r125, 3;
	@%p26 bra 	$L__BB0_1;

	cvta.to.global.u64 	%rd2, %rd3;
	mul.f32 	%f30, %f62, 0f3F7FDF3B;
	div.rn.f32 	%f12, %f30, 0f41C80000;
	mul.f32 	%f31, %f12, 0f437F0000;
	cvt.rzi.s32.f32 	%r90, %f31;
	add.s32 	%r16, %r9, %r1;
	mul.lo.s32 	%r17, %r16, %r62;
	add.s32 	%r91, %r17, %r3;
	mul.wide.u32 	%rd15, %r91, 4;
	add.s64 	%rd16, %rd2, %rd15;
	st.global.u32 	[%rd16], %r90;
	setp.eq.s32 	%p27, %r3, 0;
	@%p27 bra 	$L__BB0_27;

	mad.lo.s32 	%r93, %r60, %r10, %r1;
	add.s32 	%r94, %r93, -2;
	mul.lo.s32 	%r18, %r62, %r94;
	add.s32 	%r95, %r93, -1;
	mad.lo.s32 	%r19, %r62, %r95, -1;
	add.s32 	%r20, %r1, -2;
	mad.lo.s32 	%r96, %r60, %r8, %r1;
	add.s32 	%r97, %r96, -2;
	mul.lo.s32 	%r21, %r62, %r97;
	add.s32 	%r98, %r96, -1;
	mad.lo.s32 	%r22, %r62, %r98, -1;
	add.s32 	%r99, %r16, -2;
	mul.lo.s32 	%r23, %r62, %r99;
	add.s32 	%r100, %r16, -1;
	mad.lo.s32 	%r24, %r62, %r100, -1;
	mad.lo.s32 	%r101, %r60, %r5, %r1;
	add.s32 	%r102, %r101, -2;
	mul.lo.s32 	%r25, %r62, %r102;
	add.s32 	%r103, %r101, -1;
	mad.lo.s32 	%r26, %r62, %r103, -1;
	add.s32 	%r104, %r1, %r6;
	add.s32 	%r105, %r104, -2;
	mul.lo.s32 	%r27, %r62, %r105;
	add.s32 	%r106, %r104, -1;
	mad.lo.s32 	%r28, %r62, %r106, -1;
	mov.u32 	%r126, 0;

$L__BB0_14:
	add.s32 	%r137, %r18, %r126;
	add.s32 	%r134, %r21, %r126;
	add.s32 	%r132, %r23, %r126;
	add.s32 	%r130, %r25, %r126;
	add.s32 	%r128, %r27, %r126;
	mov.f32 	%f68, 0f00000000;
	mov.u32 	%r138, -2;
	mov.u32 	%r127, %r28;
	mov.u32 	%r129, %r26;
	mov.u32 	%r131, %r24;
	mov.u32 	%r133, %r22;
	mov.u32 	%r135, %r20;
	mov.u32 	%r136, %r19;

$L__BB0_15:
	or.b32  	%r108, %r4, %r135;
	setp.lt.s32 	%p28, %r108, 0;
	setp.ge.u32 	%p29, %r135, %r60;
	or.pred  	%p30, %p29, %p28;
	or.pred  	%p32, %p4, %p30;
	@%p32 bra 	$L__BB0_17;

	mul.wide.u32 	%rd17, %r127, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.u32 	%r109, [%rd18];
	cvt.rn.f32.u32 	%f33, %r109;
	mul.f32 	%f34, %f33, 0f3F7FDF3B;
	div.rn.f32 	%f35, %f34, 0f437F0000;
	mul.wide.u32 	%rd19, %r128, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u32 	%r110, [%rd20];
	cvt.rn.f32.u32 	%f36, %r110;
	div.rn.f32 	%f37, %f36, 0f437F0000;
	fma.rn.f32 	%f68, %f37, %f35, %f68;

$L__BB0_17:
	or.b32  	%r111, %r5, %r135;
	setp.lt.s32 	%p33, %r111, 0;
	or.pred  	%p35, %p29, %p33;
	or.pred  	%p37, %p9, %p35;
	@%p37 bra 	$L__BB0_19;

	mul.wide.u32 	%rd21, %r129, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r112, [%rd22];
	cvt.rn.f32.u32 	%f38, %r112;
	mul.f32 	%f39, %f38, 0f3F7FDF3B;
	div.rn.f32 	%f40, %f39, 0f437F0000;
	mul.wide.u32 	%rd23, %r130, 4;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.u32 	%r113, [%rd24];
	cvt.rn.f32.u32 	%f41, %r113;
	div.rn.f32 	%f42, %f41, 0f437F0000;
	fma.rn.f32 	%f68, %f42, %f40, %f68;

$L__BB0_19:
	or.b32  	%r114, %r2, %r135;
	setp.lt.s32 	%p38, %r114, 0;
	or.pred  	%p40, %p29, %p38;
	or.pred  	%p42, %p14, %p40;
	@%p42 bra 	$L__BB0_21;

	mul.wide.u32 	%rd25, %r131, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.u32 	%r115, [%rd26];
	cvt.rn.f32.u32 	%f43, %r115;
	mul.f32 	%f44, %f43, 0f3F7FDF3B;
	div.rn.f32 	%f45, %f44, 0f437F0000;
	mul.wide.u32 	%rd27, %r132, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.u32 	%r116, [%rd28];
	cvt.rn.f32.u32 	%f46, %r116;
	div.rn.f32 	%f47, %f46, 0f437F0000;
	fma.rn.f32 	%f68, %f47, %f45, %f68;

$L__BB0_21:
	or.b32  	%r117, %r8, %r135;
	setp.lt.s32 	%p43, %r117, 0;
	or.pred  	%p45, %p29, %p43;
	or.pred  	%p47, %p19, %p45;
	@%p47 bra 	$L__BB0_23;

	mul.wide.u32 	%rd29, %r133, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.u32 	%r118, [%rd30];
	cvt.rn.f32.u32 	%f48, %r118;
	mul.f32 	%f49, %f48, 0f3F7FDF3B;
	div.rn.f32 	%f50, %f49, 0f437F0000;
	mul.wide.u32 	%rd31, %r134, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.u32 	%r119, [%rd32];
	cvt.rn.f32.u32 	%f51, %r119;
	div.rn.f32 	%f52, %f51, 0f437F0000;
	fma.rn.f32 	%f68, %f52, %f50, %f68;

$L__BB0_23:
	or.b32  	%r120, %r10, %r135;
	setp.lt.s32 	%p48, %r120, 0;
	or.pred  	%p50, %p29, %p48;
	or.pred  	%p52, %p24, %p50;
	@%p52 bra 	$L__BB0_25;

	mul.wide.u32 	%rd33, %r136, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.u32 	%r121, [%rd34];
	cvt.rn.f32.u32 	%f53, %r121;
	mul.f32 	%f54, %f53, 0f3F7FDF3B;
	div.rn.f32 	%f55, %f54, 0f437F0000;
	mul.wide.u32 	%rd35, %r137, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.u32 	%r122, [%rd36];
	cvt.rn.f32.u32 	%f56, %r122;
	div.rn.f32 	%f57, %f56, 0f437F0000;
	fma.rn.f32 	%f68, %f57, %f55, %f68;

$L__BB0_25:
	add.s32 	%r137, %r137, %r62;
	add.s32 	%r136, %r136, %r62;
	add.s32 	%r135, %r135, 1;
	add.s32 	%r134, %r134, %r62;
	add.s32 	%r133, %r133, %r62;
	add.s32 	%r132, %r132, %r62;
	add.s32 	%r131, %r131, %r62;
	add.s32 	%r130, %r130, %r62;
	add.s32 	%r129, %r129, %r62;
	add.s32 	%r128, %r128, %r62;
	add.s32 	%r127, %r127, %r62;
	add.s32 	%r138, %r138, 1;
	setp.ne.s32 	%p53, %r138, 3;
	@%p53 bra 	$L__BB0_15;

	div.rn.f32 	%f58, %f68, 0f41C80000;
	mul.f32 	%f59, %f58, 0f437EDF5C;
	div.rn.f32 	%f60, %f59, %f12;
	cvt.rzi.s32.f32 	%r123, %f60;
	add.s32 	%r124, %r126, %r17;
	mul.wide.u32 	%rd37, %r124, 4;
	add.s64 	%rd38, %rd2, %rd37;
	st.global.u32 	[%rd38], %r123;
	add.s32 	%r126, %r126, 1;
	setp.lt.u32 	%p54, %r126, %r3;
	@%p54 bra 	$L__BB0_14;

$L__BB0_27:
	ret;

}

