Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/giron/ula/Ula_4bits/somador/dobrador3_isim_beh.exe -prj /home/giron/ula/Ula_4bits/somador/dobrador3_beh.prj work.dobrador3 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/giron/ula/Ula_4bits/somador/dobrador3.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83020 KB
Fuse CPU Usage: 430 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture hardware of entity dobrador3
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/giron/ula/Ula_4bits/somador/dobrador3_isim_beh.exe
Fuse Memory Usage: 2221632 KB
Fuse CPU Usage: 450 ms
GCC CPU Usage: 110 ms
