# ğŸ–¥ï¸ CPUSim Circuits Lab

Welcome to the **CPUSim Circuits Lab** repository!  
This project contains digital circuit designs focusing on **basic to advanced CPU components** built using **CPUSim**, a CPU architecture simulation tool.

Whether you're a student exploring processor architecture or a developer brushing up on fundamentals, this project is for you!

---

# ğŸ“‚ Project Structure

| ğŸ“ Filename | ğŸ“œ Description |
|:---|:---|
| `ALU Design.sim` | â¡ï¸ Arithmetic Logic Unit supporting ADD, SUB, AND, OR operations |
| `Register File.sim` | â¡ï¸ Storage unit with multiple readable/writable registers |
| `Control Unit.sim` | â¡ï¸ Logic for instruction decoding and control signal generation |
| `Instruction Memory.sim` | â¡ï¸ Module for storing CPU instructions |
| `Data Memory.sim` | â¡ï¸ Module for reading/writing program data |
| `Simple CPU.sim` | â¡ï¸ Integrated simple CPU combining ALU, registers, and control logic |
| `Test Bench.sim` | â¡ï¸ Set of input/output scenarios to test and validate CPU modules |

---

# ğŸš€ How to Use

1. **Download CPUSim:**
   - [Official CPUSim Website](http://www.cs.utexas.edu/~mitra/cpusim/)
   - (or any updated version compatible with your OS)

2. **Clone this repository:**
   
   git clone https://github.com/BasitAli9/CPUSim-Lab.git

   Open .sim files:

# Launch CPUSim.

Go to File â” Open and load any .sim file.

Simulate:

Run the circuits.

Observe data paths, control signals, and outputs.

# ğŸ¯ Learning Goals
Understand ALU operations (addition, subtraction, logical ops).

Learn about registers, control units, and memory systems.

Explore CPU instruction cycles (fetch, decode, execute, memory access, write-back).

Build a simple and pipelined CPU.

Simulate real instruction execution flow.

# ğŸŒŸ Highlights
âœ… Modular and organized design

âœ… Well-documented circuit files

âœ… Beginner-friendly explanations

âœ… Covers both combinational and sequential digital logic

âœ… Includes Simple CPU 
