* /home/jules/cpus/c61/implementation/schematic/clocks.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: Sun 24 Jun 2018 00:41:14 BST

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
* Sheet Name: /Global Connections/
J1  ? +5V ? +3V3 GND GND CONN_02X03		
C1  +5V GND 22u		
C2  +3V3 GND 22u		
D3  Net-_D3-Pad1_ +3V3 LED		
R3  Net-_D3-Pad1_ GND 100R		
Y1  Net-_C4-Pad1_ Net-_C5-Pad1_ 24MHz		
Q1  Net-_C5-Pad1_ Net-_C4-Pad1_ GND BC548A		
R4  +5V Net-_C5-Pad1_ 1K		
R2  Net-_C4-Pad1_ Net-_D1-Pad2_ 36K		
R1  +5V Net-_D1-Pad2_ 2K2		
D1  Net-_D1-Pad1_ Net-_D1-Pad2_ 1N4148		
D2  GND Net-_D1-Pad1_ 1N4148		
C3  +5V GND 100n		
C4  Net-_C4-Pad1_ ? 47p		
C5  Net-_C5-Pad1_ GND 22p		
U1  Net-_C5-Pad1_ Net-_U1-Pad14_ Net-_U1-Pad14_ VCC Net-_U1-Pad8_ Net-_U1-Pad9_ ? Net-_U1-Pad11_ clk0 Net-_U1-Pad14_ 74HC93		
U3  GND GND +5V GND ? Net-_U1-Pad14_ ? GND Net-_U1-Pad11_ Net-_J2-Pad3_ Net-_U1-Pad8_ Net-_J2-Pad2_ Net-_J2-Pad1_ Net-_U1-Pad9_ GND VCC 74LS85		
J2  Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ ? +5V GND jumperblock_4		
U2  clk0 Net-_C6-Pad1_ Net-_C6-Pad1_ clk0del clk0 ? GND VCC 74HC04		
C6  Net-_C6-Pad1_ GND 4.7p		
R5  Net-_C6-Pad1_ GND 2K2		
U4  clk0 clk0del ? GND VCC 74HC86		

.end
