 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 18:00:41 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
Wire Load Model Mode: segmented

  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U17998/ZN (INR2XD2BWP)                                  0.06       0.12 r
  U10428/Z (CKAN2D0BWP)                                   0.06       0.18 r
  add_1_root_add_205_2/U1_1/S (FA1D0BWP)                  0.08       0.27 f
  add_0_root_add_205_2/U1_1/CO (FA1D0BWP)                 0.06       0.32 f
  add_0_root_add_205_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 f
  add_0_root_add_205_2/U1_3/CO (FA1D0BWP)                 0.04       0.40 f
  add_0_root_add_205_2/U1_4/CO (FA1D0BWP)                 0.04       0.44 f
  add_0_root_add_205_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_205_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_205_2/U1_7/CO (FA1D0BWP)                 0.04       0.55 f
  add_0_root_add_205_2/U1_8/S (FA1D0BWP)                  0.05       0.60 r
  U10742/ZN (ND2D1BWP)                                    0.05       0.65 f
  U10537/ZN (INVD1BWP)                                    0.05       0.70 r
  U18020/ZN (ND2D1BWP)                                    0.02       0.73 f
  U1311/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_50/S2_2_6/S (FA1D0BWP)                       0.05       0.80 r
  node1/mult_50/S2_3_5/S (FA1D0BWP)                       0.04       0.85 f
  node1/mult_50/S4_4/S (FA1D0BWP)                         0.06       0.91 r
  U10929/Z (CKXOR2D1BWP)                                  0.05       0.96 f
  U11719/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11312/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3669/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_2_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_2_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_2_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_2_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_2_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_2_root_add_0_root_add_50_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_2_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_2_root_add_0_root_add_50_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_2_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_2_root_add_0_root_add_50_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_2_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_2_root_add_0_root_add_50_3/U1_19/S (FA1D0BWP)
                                                          0.04       1.54 f
  node1/add_0_root_add_0_root_add_50_3/U1_19/CO (FA1D0BWP)
                                                          0.07       1.61 f
  U10738/ZN (XNR3D1BWP)                                   0.04       1.66 r
  U13194/ZN (IOA21D1BWP)                                  0.03       1.68 r
  node1/mul3_reg[20]/D (EDFQD1BWP)                        0.00       1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul3_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11124/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_201_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_201_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_201_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_201_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_201_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_201_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_201_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_201_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_201_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10970/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13250/ZN (INVD1BWP)                                    0.05       0.70 r
  U11123/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U1984/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_48_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_48_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_48_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10930/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11737/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11319/ZN (IND2D1BWP)                                   0.03       1.00 r
  U4365/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_1_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_48_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_48_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_1_root_add_0_root_add_48_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.55 r
  node1/add_0_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.06       1.62 r
  U10733/ZN (XNR3D1BWP)                                   0.05       1.66 f
  U13187/ZN (IOA21D1BWP)                                  0.03       1.69 f
  node1/mul1_reg[20]/D (EDFQD1BWP)                        0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul1_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11127/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_206_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_206_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_206_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_206_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_206_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_206_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_206_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_206_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_206_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10971/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13262/ZN (INVD1BWP)                                    0.05       0.70 r
  U11126/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U721/Z (XOR2D1BWP)                                      0.03       0.75 f
  node1/mult_51_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_51_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_51_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10932/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11765/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11322/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3170/Z (XOR2D1BWP)                                     0.04       1.04 f
  node1/add_1_root_add_0_root_add_51_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_51_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_51_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_1_root_add_0_root_add_51_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.55 r
  node1/add_0_root_add_0_root_add_51_3/U1_19/CO (FA1D0BWP)
                                                          0.06       1.62 r
  U10735/ZN (XNR3D1BWP)                                   0.05       1.66 f
  U13203/ZN (IOA21D1BWP)                                  0.03       1.69 f
  node1/mul4_reg[20]/D (EDFQD1BWP)                        0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11124/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_201_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_201_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_201_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_201_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_201_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_201_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_201_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_201_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_201_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10970/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13250/ZN (INVD1BWP)                                    0.05       0.70 r
  U11125/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U1595/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_49_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_49_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_49_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10931/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11738/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11320/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3969/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_1_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_49_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_49_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_1_root_add_0_root_add_49_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.55 r
  node1/add_0_root_add_0_root_add_49_3/U1_19/CO (FA1D0BWP)
                                                          0.06       1.62 r
  U10736/ZN (XNR3D1BWP)                                   0.05       1.66 f
  U13190/ZN (IOA21D1BWP)                                  0.03       1.69 f
  node1/mul2_reg[20]/D (EDFQD1BWP)                        0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U17998/ZN (INR2XD2BWP)                                  0.06       0.12 r
  U10428/Z (CKAN2D0BWP)                                   0.06       0.18 r
  add_1_root_add_205_2/U1_1/S (FA1D0BWP)                  0.08       0.27 f
  add_0_root_add_205_2/U1_1/CO (FA1D0BWP)                 0.06       0.32 f
  add_0_root_add_205_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 f
  add_0_root_add_205_2/U1_3/CO (FA1D0BWP)                 0.04       0.40 f
  add_0_root_add_205_2/U1_4/CO (FA1D0BWP)                 0.04       0.44 f
  add_0_root_add_205_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_205_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_205_2/U1_7/CO (FA1D0BWP)                 0.04       0.55 f
  add_0_root_add_205_2/U1_8/S (FA1D0BWP)                  0.05       0.60 r
  U10742/ZN (ND2D1BWP)                                    0.05       0.65 f
  U10537/ZN (INVD1BWP)                                    0.05       0.70 r
  U18020/ZN (ND2D1BWP)                                    0.02       0.73 f
  U1311/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_50/S2_2_6/S (FA1D0BWP)                       0.05       0.80 r
  node1/mult_50/S2_3_5/S (FA1D0BWP)                       0.04       0.85 f
  node1/mult_50/S4_4/S (FA1D0BWP)                         0.06       0.91 r
  U10929/Z (CKXOR2D1BWP)                                  0.05       0.96 f
  U11719/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11312/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3669/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_2_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_2_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_2_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_2_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_2_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_2_root_add_0_root_add_50_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_2_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_2_root_add_0_root_add_50_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_2_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_2_root_add_0_root_add_50_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_2_root_add_0_root_add_50_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_0_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.58 f
  node1/add_0_root_add_0_root_add_50_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.62 r
  U12499/ZN (IOA21D1BWP)                                  0.03       1.65 r
  node1/mul3_reg[19]/D (EDFQD1BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul3_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11124/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_201_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_201_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_201_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_201_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_201_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_201_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_201_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_201_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_201_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10970/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13250/ZN (INVD1BWP)                                    0.05       0.70 r
  U11123/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U1984/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_48_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_48_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_48_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10930/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11737/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11319/ZN (IND2D1BWP)                                   0.03       1.00 r
  U4365/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_1_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_48_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_48_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_1_root_add_0_root_add_48_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.55 r
  node1/add_0_root_add_0_root_add_48_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.62 r
  U12498/ZN (IOA21D1BWP)                                  0.03       1.65 r
  node1/mul1_reg[19]/D (EDFQD1BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul1_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11124/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_201_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_201_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_201_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_201_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_201_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_201_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_201_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_201_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_201_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10970/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13250/ZN (INVD1BWP)                                    0.05       0.70 r
  U11125/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U1595/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_49_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_49_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_49_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10931/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11738/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11320/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3969/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_1_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_49_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_49_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_1_root_add_0_root_add_49_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.55 r
  node1/add_0_root_add_0_root_add_49_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.62 r
  U12497/ZN (IOA21D1BWP)                                  0.03       1.65 r
  node1/mul2_reg[19]/D (EDFQD1BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11127/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_206_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_206_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_206_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_206_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_206_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_206_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_206_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_206_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_206_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10971/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13262/ZN (INVD1BWP)                                    0.05       0.70 r
  U11126/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U721/Z (XOR2D1BWP)                                      0.03       0.75 f
  node1/mult_51_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_51_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_51_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10932/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11765/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11322/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3170/Z (XOR2D1BWP)                                     0.04       1.04 f
  node1/add_1_root_add_0_root_add_51_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_51_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_51_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_1_root_add_0_root_add_51_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.55 r
  node1/add_0_root_add_0_root_add_51_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.62 r
  U12500/ZN (IOA21D1BWP)                                  0.03       1.65 r
  node1/mul4_reg[19]/D (EDFQD1BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U17998/ZN (INR2XD2BWP)                                  0.05       0.12 f
  U10428/Z (CKAN2D0BWP)                                   0.06       0.18 f
  add_0_root_add_190_2/U1_1/CO (FA1D0BWP)                 0.08       0.26 f
  add_0_root_add_190_2/U1_2/CO (FA1D0BWP)                 0.04       0.30 f
  add_0_root_add_190_2/U1_3/CO (FA1D0BWP)                 0.04       0.34 f
  add_0_root_add_190_2/U1_4/CO (FA1D0BWP)                 0.04       0.38 f
  add_0_root_add_190_2/U1_5/CO (FA1D0BWP)                 0.04       0.42 f
  add_0_root_add_190_2/U1_6/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_190_2/U1_7/CO (FA1D0BWP)                 0.04       0.49 f
  add_0_root_add_190_2/U1_8/S (FA1D0BWP)                  0.05       0.54 r
  U14519/ZN (ND2D1BWP)                                    0.05       0.59 f
  U13517/ZN (INVD1BWP)                                    0.05       0.64 r
  U18218/ZN (ND2D1BWP)                                    0.02       0.66 f
  U6154/Z (XOR2D1BWP)                                     0.03       0.69 f
  node0/mult_49/S2_2_6/S (FA1D0BWP)                       0.05       0.74 r
  node0/mult_49/S2_3_5/S (FA1D0BWP)                       0.04       0.79 f
  node0/mult_49/S4_4/S (FA1D0BWP)                         0.06       0.85 r
  U8544/Z (XOR2D1BWP)                                     0.05       0.90 f
  U12087/ZN (NR2D1BWP)                                    0.02       0.92 r
  U11500/ZN (IND2D1BWP)                                   0.03       0.95 r
  U8539/Z (XOR2D1BWP)                                     0.04       0.99 f
  node0/add_2_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.06 f
  node0/add_2_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.10 f
  node0/add_2_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.14 f
  node0/add_2_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.18 f
  node0/add_2_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.21 f
  node0/add_2_root_add_0_root_add_49_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.25 f
  node0/add_2_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.29 f
  node0/add_2_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.33 f
  node0/add_2_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.37 f
  node0/add_2_root_add_0_root_add_49_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.41 f
  node0/add_2_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.44 f
  node0/add_2_root_add_0_root_add_49_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.49 r
  node0/add_0_root_add_0_root_add_49_3/U1_19/CO (FA1D0BWP)
                                                          0.07       1.56 r
  node0/add_0_root_add_0_root_add_49_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.61 f
  U13479/ZN (IOA21D1BWP)                                  0.03       1.64 f
  node0/mul2_reg[20]/D (EDFQD1BWP)                        0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul2_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U18190/ZN (INR2XD2BWP)                                  0.06       0.12 r
  U10423/ZN (ND2D0BWP)                                    0.07       0.19 f
  U16100/ZN (NR2D1BWP)                                    0.04       0.23 r
  add_0_root_add_195_2/U1_1/CO (FA1D0BWP)                 0.04       0.28 r
  add_0_root_add_195_2/U1_2/CO (FA1D0BWP)                 0.04       0.31 r
  add_0_root_add_195_2/U1_3/CO (FA1D0BWP)                 0.04       0.35 r
  add_0_root_add_195_2/U1_4/CO (FA1D0BWP)                 0.04       0.39 r
  add_0_root_add_195_2/U1_5/CO (FA1D0BWP)                 0.04       0.43 r
  add_0_root_add_195_2/U1_6/CO (FA1D0BWP)                 0.04       0.47 r
  add_0_root_add_195_2/U1_7/CO (FA1D0BWP)                 0.04       0.50 r
  add_0_root_add_195_2/U1_8/S (FA1D0BWP)                  0.04       0.54 r
  U14520/ZN (ND2D1BWP)                                    0.05       0.59 f
  U13518/ZN (INVD1BWP)                                    0.05       0.64 r
  U18217/ZN (ND2D1BWP)                                    0.02       0.66 f
  U5378/Z (XOR2D1BWP)                                     0.03       0.69 f
  node0/mult_51/S2_2_6/S (FA1D0BWP)                       0.05       0.74 r
  node0/mult_51/S2_3_5/S (FA1D0BWP)                       0.04       0.79 f
  node0/mult_51/S4_4/S (FA1D0BWP)                         0.06       0.85 r
  U7748/Z (XOR2D1BWP)                                     0.05       0.90 f
  U12085/ZN (NR2D1BWP)                                    0.02       0.92 r
  U11499/ZN (IND2D1BWP)                                   0.03       0.95 r
  U7743/Z (XOR2D1BWP)                                     0.04       0.99 f
  node0/add_2_root_add_0_root_add_51_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.06 f
  node0/add_2_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.10 f
  node0/add_2_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.14 f
  node0/add_2_root_add_0_root_add_51_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.18 f
  node0/add_2_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.21 f
  node0/add_2_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.25 f
  node0/add_2_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.29 f
  node0/add_2_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.33 f
  node0/add_2_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.37 f
  node0/add_2_root_add_0_root_add_51_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.41 f
  node0/add_2_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.44 f
  node0/add_2_root_add_0_root_add_51_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.49 r
  node0/add_0_root_add_0_root_add_51_3/U1_19/CO (FA1D0BWP)
                                                          0.07       1.56 r
  node0/add_0_root_add_0_root_add_51_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.61 f
  U13478/ZN (IOA21D1BWP)                                  0.03       1.64 f
  node0/mul4_reg[20]/D (EDFQD1BWP)                        0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul4_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U17998/ZN (INR2XD2BWP)                                  0.05       0.12 f
  U10428/Z (CKAN2D0BWP)                                   0.06       0.18 f
  add_0_root_add_190_2/U1_1/CO (FA1D0BWP)                 0.08       0.26 f
  add_0_root_add_190_2/U1_2/CO (FA1D0BWP)                 0.04       0.30 f
  add_0_root_add_190_2/U1_3/CO (FA1D0BWP)                 0.04       0.34 f
  add_0_root_add_190_2/U1_4/CO (FA1D0BWP)                 0.04       0.38 f
  add_0_root_add_190_2/U1_5/CO (FA1D0BWP)                 0.04       0.42 f
  add_0_root_add_190_2/U1_6/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_190_2/U1_7/CO (FA1D0BWP)                 0.04       0.49 f
  add_0_root_add_190_2/U1_8/S (FA1D0BWP)                  0.05       0.54 r
  U14519/ZN (ND2D1BWP)                                    0.05       0.59 f
  U13517/ZN (INVD1BWP)                                    0.05       0.64 r
  U18219/ZN (ND2D1BWP)                                    0.02       0.66 f
  U6555/Z (XOR2D1BWP)                                     0.03       0.69 f
  node0/mult_48/S2_2_6/S (FA1D0BWP)                       0.05       0.74 r
  node0/mult_48/S2_3_5/S (FA1D0BWP)                       0.04       0.79 f
  node0/mult_48/S4_4/S (FA1D0BWP)                         0.06       0.85 r
  U8935/Z (XOR2D1BWP)                                     0.05       0.90 f
  U12086/ZN (NR2D1BWP)                                    0.02       0.92 r
  U11501/ZN (IND2D1BWP)                                   0.03       0.95 r
  U8930/Z (XOR2D1BWP)                                     0.04       0.99 f
  node0/add_2_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.06 f
  node0/add_2_root_add_0_root_add_48_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.10 f
  node0/add_2_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.14 f
  node0/add_2_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.18 f
  node0/add_2_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.21 f
  node0/add_2_root_add_0_root_add_48_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.25 f
  node0/add_2_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.29 f
  node0/add_2_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.33 f
  node0/add_2_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.37 f
  node0/add_2_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.41 f
  node0/add_2_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.44 f
  node0/add_2_root_add_0_root_add_48_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.49 r
  node0/add_0_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.07       1.56 r
  node0/add_0_root_add_0_root_add_48_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.61 f
  U13488/ZN (IOA21D1BWP)                                  0.03       1.64 f
  node0/mul1_reg[20]/D (EDFQD1BWP)                        0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul1_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U18190/ZN (INR2XD2BWP)                                  0.06       0.12 r
  U10423/ZN (ND2D0BWP)                                    0.07       0.19 f
  U16100/ZN (NR2D1BWP)                                    0.04       0.23 r
  add_0_root_add_195_2/U1_1/CO (FA1D0BWP)                 0.04       0.28 r
  add_0_root_add_195_2/U1_2/CO (FA1D0BWP)                 0.04       0.31 r
  add_0_root_add_195_2/U1_3/CO (FA1D0BWP)                 0.04       0.35 r
  add_0_root_add_195_2/U1_4/CO (FA1D0BWP)                 0.04       0.39 r
  add_0_root_add_195_2/U1_5/CO (FA1D0BWP)                 0.04       0.43 r
  add_0_root_add_195_2/U1_6/CO (FA1D0BWP)                 0.04       0.47 r
  add_0_root_add_195_2/U1_7/CO (FA1D0BWP)                 0.04       0.50 r
  add_0_root_add_195_2/U1_8/S (FA1D0BWP)                  0.04       0.54 r
  U14520/ZN (ND2D1BWP)                                    0.05       0.59 f
  U13518/ZN (INVD1BWP)                                    0.05       0.64 r
  U18220/ZN (ND2D1BWP)                                    0.02       0.66 f
  U5779/Z (XOR2D1BWP)                                     0.03       0.69 f
  node0/mult_50/S2_2_6/S (FA1D0BWP)                       0.05       0.74 r
  node0/mult_50/S2_3_5/S (FA1D0BWP)                       0.04       0.79 f
  node0/mult_50/S4_4/S (FA1D0BWP)                         0.06       0.85 r
  U8142/Z (XOR2D1BWP)                                     0.05       0.90 f
  U12088/ZN (NR2D1BWP)                                    0.02       0.92 r
  U11502/ZN (IND2D1BWP)                                   0.03       0.95 r
  U8137/Z (XOR2D1BWP)                                     0.04       0.99 f
  node0/add_2_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.06 f
  node0/add_2_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.10 f
  node0/add_2_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.14 f
  node0/add_2_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.18 f
  node0/add_2_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.21 f
  node0/add_2_root_add_0_root_add_50_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.25 f
  node0/add_2_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.29 f
  node0/add_2_root_add_0_root_add_50_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.33 f
  node0/add_2_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.37 f
  node0/add_2_root_add_0_root_add_50_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.41 f
  node0/add_2_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.44 f
  node0/add_2_root_add_0_root_add_50_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.49 r
  node0/add_0_root_add_0_root_add_50_3/U1_19/CO (FA1D0BWP)
                                                          0.07       1.56 r
  node0/add_0_root_add_0_root_add_50_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.61 f
  U13489/ZN (IOA21D1BWP)                                  0.03       1.64 f
  node0/mul3_reg[20]/D (EDFQD1BWP)                        0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul3_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U17998/ZN (INR2XD2BWP)                                  0.06       0.12 r
  U10428/Z (CKAN2D0BWP)                                   0.06       0.18 r
  add_1_root_add_205_2/U1_1/S (FA1D0BWP)                  0.08       0.27 f
  add_0_root_add_205_2/U1_1/CO (FA1D0BWP)                 0.06       0.32 f
  add_0_root_add_205_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 f
  add_0_root_add_205_2/U1_3/CO (FA1D0BWP)                 0.04       0.40 f
  add_0_root_add_205_2/U1_4/CO (FA1D0BWP)                 0.04       0.44 f
  add_0_root_add_205_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_205_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_205_2/U1_7/CO (FA1D0BWP)                 0.04       0.55 f
  add_0_root_add_205_2/U1_8/S (FA1D0BWP)                  0.05       0.60 r
  U10742/ZN (ND2D1BWP)                                    0.05       0.65 f
  U10537/ZN (INVD1BWP)                                    0.05       0.70 r
  U18020/ZN (ND2D1BWP)                                    0.02       0.73 f
  U1311/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_50/S2_2_6/S (FA1D0BWP)                       0.05       0.80 r
  node1/mult_50/S2_3_5/S (FA1D0BWP)                       0.04       0.85 f
  node1/mult_50/S4_4/S (FA1D0BWP)                         0.06       0.91 r
  U10929/Z (CKXOR2D1BWP)                                  0.05       0.96 f
  U11719/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11312/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3669/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_2_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_2_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_2_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_2_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_2_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_2_root_add_0_root_add_50_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_2_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_2_root_add_0_root_add_50_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_2_root_add_0_root_add_50_3/U1_16/S (FA1D0BWP)
                                                          0.04       1.43 f
  node1/add_0_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.07       1.50 f
  node1/add_0_root_add_0_root_add_50_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.54 f
  node1/add_0_root_add_0_root_add_50_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.58 r
  U12533/ZN (IOA21D1BWP)                                  0.03       1.61 r
  node1/mul3_reg[18]/D (EDFQD1BWP)                        0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul3_reg[18]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11124/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_201_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_201_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_201_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_201_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_201_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_201_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_201_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_201_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_201_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10970/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13250/ZN (INVD1BWP)                                    0.05       0.70 r
  U11123/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U1984/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_48_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_48_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_48_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10930/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11737/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11319/ZN (IND2D1BWP)                                   0.03       1.00 r
  U4365/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_1_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_48_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_48_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_48_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.51 r
  node1/add_0_root_add_0_root_add_48_3/U1_18/S (FA1D0BWP)
                                                          0.07       1.58 r
  U12524/ZN (IOA21D1BWP)                                  0.03       1.61 r
  node1/mul1_reg[18]/D (EDFQD1BWP)                        0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul1_reg[18]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11124/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_201_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_201_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_201_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_201_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_201_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_201_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_201_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_201_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_201_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10970/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13250/ZN (INVD1BWP)                                    0.05       0.70 r
  U11125/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U1595/Z (XOR2D1BWP)                                     0.03       0.75 f
  node1/mult_49_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_49_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_49_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10931/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11738/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11320/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3969/Z (XOR2D1BWP)                                     0.04       1.05 f
  node1/add_1_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_49_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_49_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_49_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.51 r
  node1/add_0_root_add_0_root_add_49_3/U1_18/S (FA1D0BWP)
                                                          0.07       1.58 r
  U12523/ZN (IOA21D1BWP)                                  0.03       1.61 r
  node1/mul2_reg[18]/D (EDFQD1BWP)                        0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[18]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U10743/ZN (INR2XD0BWP)                                  0.06       0.12 r
  U10421/ZN (CKND2D1BWP)                                  0.06       0.19 f
  U11127/ZN (NR2XD0BWP)                                   0.03       0.22 r
  add_1_root_add_206_2/U1_1/S (FA1D0BWP)                  0.05       0.27 f
  add_0_root_add_206_2/U1_1/CO (FA1D0BWP)                 0.06       0.33 f
  add_0_root_add_206_2/U1_2/CO (FA1D0BWP)                 0.04       0.37 f
  add_0_root_add_206_2/U1_3/CO (FA1D0BWP)                 0.04       0.41 f
  add_0_root_add_206_2/U1_4/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_206_2/U1_5/CO (FA1D0BWP)                 0.04       0.48 f
  add_0_root_add_206_2/U1_6/CO (FA1D0BWP)                 0.04       0.52 f
  add_0_root_add_206_2/U1_7/CO (FA1D0BWP)                 0.04       0.56 f
  add_0_root_add_206_2/U1_8/S (FA1D0BWP)                  0.05       0.61 r
  U10971/ZN (CKND2D1BWP)                                  0.04       0.65 f
  U13262/ZN (INVD1BWP)                                    0.05       0.70 r
  U11126/ZN (CKND2D1BWP)                                  0.02       0.72 f
  U721/Z (XOR2D1BWP)                                      0.03       0.75 f
  node1/mult_51_2/S2_2_6/S (FA1D0BWP)                     0.05       0.80 r
  node1/mult_51_2/S2_3_5/S (FA1D0BWP)                     0.04       0.85 f
  node1/mult_51_2/S4_4/S (FA1D0BWP)                       0.06       0.91 r
  U10932/Z (CKXOR2D1BWP)                                  0.05       0.95 f
  U11765/ZN (NR2D1BWP)                                    0.02       0.98 r
  U11322/ZN (IND2D1BWP)                                   0.03       1.00 r
  U3170/Z (XOR2D1BWP)                                     0.04       1.04 f
  node1/add_1_root_add_0_root_add_51_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.12 f
  node1/add_1_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.16 f
  node1/add_1_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.19 f
  node1/add_1_root_add_0_root_add_51_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.23 f
  node1/add_1_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.27 f
  node1/add_1_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.31 f
  node1/add_1_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.35 f
  node1/add_1_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node1/add_1_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_1_root_add_0_root_add_51_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_1_root_add_0_root_add_51_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.51 r
  node1/add_0_root_add_0_root_add_51_3/U1_18/S (FA1D0BWP)
                                                          0.07       1.58 r
  U12548/ZN (IOA21D1BWP)                                  0.03       1.61 r
  node1/mul4_reg[18]/D (EDFQD1BWP)                        0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[18]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U17998/ZN (INR2XD2BWP)                                  0.05       0.12 f
  U10428/Z (CKAN2D0BWP)                                   0.06       0.18 f
  add_0_root_add_190_2/U1_1/CO (FA1D0BWP)                 0.08       0.26 f
  add_0_root_add_190_2/U1_2/CO (FA1D0BWP)                 0.04       0.30 f
  add_0_root_add_190_2/U1_3/CO (FA1D0BWP)                 0.04       0.34 f
  add_0_root_add_190_2/U1_4/CO (FA1D0BWP)                 0.04       0.38 f
  add_0_root_add_190_2/U1_5/CO (FA1D0BWP)                 0.04       0.42 f
  add_0_root_add_190_2/U1_6/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_190_2/U1_7/CO (FA1D0BWP)                 0.04       0.49 f
  add_0_root_add_190_2/U1_8/S (FA1D0BWP)                  0.05       0.54 r
  U14519/ZN (ND2D1BWP)                                    0.05       0.59 f
  U13517/ZN (INVD1BWP)                                    0.05       0.64 r
  U18218/ZN (ND2D1BWP)                                    0.02       0.66 f
  U6154/Z (XOR2D1BWP)                                     0.03       0.69 f
  node0/mult_49/S2_2_6/S (FA1D0BWP)                       0.05       0.74 r
  node0/mult_49/S2_3_5/S (FA1D0BWP)                       0.04       0.79 f
  node0/mult_49/S4_4/S (FA1D0BWP)                         0.06       0.85 r
  U8544/Z (XOR2D1BWP)                                     0.05       0.90 f
  U12087/ZN (NR2D1BWP)                                    0.02       0.92 r
  U11500/ZN (IND2D1BWP)                                   0.03       0.95 r
  U8539/Z (XOR2D1BWP)                                     0.04       0.99 f
  node0/add_2_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.06 f
  node0/add_2_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.10 f
  node0/add_2_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.14 f
  node0/add_2_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.18 f
  node0/add_2_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.21 f
  node0/add_2_root_add_0_root_add_49_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.25 f
  node0/add_2_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.29 f
  node0/add_2_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.33 f
  node0/add_2_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.37 f
  node0/add_2_root_add_0_root_add_49_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.41 f
  node0/add_2_root_add_0_root_add_49_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.45 f
  node0/add_0_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.52 f
  node0/add_0_root_add_0_root_add_49_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.57 r
  U12751/ZN (IOA21D1BWP)                                  0.03       1.60 r
  node0/mul2_reg[19]/D (EDFQD1BWP)                        0.00       1.60 r
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul2_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U18190/ZN (INR2XD2BWP)                                  0.06       0.12 r
  U10423/ZN (ND2D0BWP)                                    0.07       0.19 f
  U16100/ZN (NR2D1BWP)                                    0.04       0.23 r
  add_0_root_add_195_2/U1_1/CO (FA1D0BWP)                 0.04       0.28 r
  add_0_root_add_195_2/U1_2/CO (FA1D0BWP)                 0.04       0.31 r
  add_0_root_add_195_2/U1_3/CO (FA1D0BWP)                 0.04       0.35 r
  add_0_root_add_195_2/U1_4/CO (FA1D0BWP)                 0.04       0.39 r
  add_0_root_add_195_2/U1_5/CO (FA1D0BWP)                 0.04       0.43 r
  add_0_root_add_195_2/U1_6/CO (FA1D0BWP)                 0.04       0.47 r
  add_0_root_add_195_2/U1_7/CO (FA1D0BWP)                 0.04       0.50 r
  add_0_root_add_195_2/U1_8/S (FA1D0BWP)                  0.04       0.54 r
  U14520/ZN (ND2D1BWP)                                    0.05       0.59 f
  U13518/ZN (INVD1BWP)                                    0.05       0.64 r
  U18217/ZN (ND2D1BWP)                                    0.02       0.66 f
  U5378/Z (XOR2D1BWP)                                     0.03       0.69 f
  node0/mult_51/S2_2_6/S (FA1D0BWP)                       0.05       0.74 r
  node0/mult_51/S2_3_5/S (FA1D0BWP)                       0.04       0.79 f
  node0/mult_51/S4_4/S (FA1D0BWP)                         0.06       0.85 r
  U7748/Z (XOR2D1BWP)                                     0.05       0.90 f
  U12085/ZN (NR2D1BWP)                                    0.02       0.92 r
  U11499/ZN (IND2D1BWP)                                   0.03       0.95 r
  U7743/Z (XOR2D1BWP)                                     0.04       0.99 f
  node0/add_2_root_add_0_root_add_51_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.06 f
  node0/add_2_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.10 f
  node0/add_2_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.14 f
  node0/add_2_root_add_0_root_add_51_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.18 f
  node0/add_2_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.21 f
  node0/add_2_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.25 f
  node0/add_2_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.29 f
  node0/add_2_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.33 f
  node0/add_2_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.37 f
  node0/add_2_root_add_0_root_add_51_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.41 f
  node0/add_2_root_add_0_root_add_51_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.45 f
  node0/add_0_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.52 f
  node0/add_0_root_add_0_root_add_51_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.57 r
  U12739/ZN (IOA21D1BWP)                                  0.03       1.60 r
  node0/mul4_reg[19]/D (EDFQD1BWP)                        0.00       1.60 r
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul4_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U17998/ZN (INR2XD2BWP)                                  0.05       0.12 f
  U10428/Z (CKAN2D0BWP)                                   0.06       0.18 f
  add_0_root_add_190_2/U1_1/CO (FA1D0BWP)                 0.08       0.26 f
  add_0_root_add_190_2/U1_2/CO (FA1D0BWP)                 0.04       0.30 f
  add_0_root_add_190_2/U1_3/CO (FA1D0BWP)                 0.04       0.34 f
  add_0_root_add_190_2/U1_4/CO (FA1D0BWP)                 0.04       0.38 f
  add_0_root_add_190_2/U1_5/CO (FA1D0BWP)                 0.04       0.42 f
  add_0_root_add_190_2/U1_6/CO (FA1D0BWP)                 0.04       0.45 f
  add_0_root_add_190_2/U1_7/CO (FA1D0BWP)                 0.04       0.49 f
  add_0_root_add_190_2/U1_8/S (FA1D0BWP)                  0.05       0.54 r
  U14519/ZN (ND2D1BWP)                                    0.05       0.59 f
  U13517/ZN (INVD1BWP)                                    0.05       0.64 r
  U18219/ZN (ND2D1BWP)                                    0.02       0.66 f
  U6555/Z (XOR2D1BWP)                                     0.03       0.69 f
  node0/mult_48/S2_2_6/S (FA1D0BWP)                       0.05       0.74 r
  node0/mult_48/S2_3_5/S (FA1D0BWP)                       0.04       0.79 f
  node0/mult_48/S4_4/S (FA1D0BWP)                         0.06       0.85 r
  U8935/Z (XOR2D1BWP)                                     0.05       0.90 f
  U12086/ZN (NR2D1BWP)                                    0.02       0.92 r
  U11501/ZN (IND2D1BWP)                                   0.03       0.95 r
  U8930/Z (XOR2D1BWP)                                     0.04       0.99 f
  node0/add_2_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.06 f
  node0/add_2_root_add_0_root_add_48_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.10 f
  node0/add_2_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.14 f
  node0/add_2_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.18 f
  node0/add_2_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.21 f
  node0/add_2_root_add_0_root_add_48_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.25 f
  node0/add_2_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.29 f
  node0/add_2_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.33 f
  node0/add_2_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.37 f
  node0/add_2_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.41 f
  node0/add_2_root_add_0_root_add_48_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.45 f
  node0/add_0_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.52 f
  node0/add_0_root_add_0_root_add_48_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.57 r
  U12745/ZN (IOA21D1BWP)                                  0.03       1.60 r
  node0/mul1_reg[19]/D (EDFQD1BWP)                        0.00       1.60 r
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul1_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U18190/ZN (INR2XD2BWP)                                  0.06       0.12 r
  U10423/ZN (ND2D0BWP)                                    0.07       0.19 f
  U16100/ZN (NR2D1BWP)                                    0.04       0.23 r
  add_0_root_add_195_2/U1_1/CO (FA1D0BWP)                 0.04       0.28 r
  add_0_root_add_195_2/U1_2/CO (FA1D0BWP)                 0.04       0.31 r
  add_0_root_add_195_2/U1_3/CO (FA1D0BWP)                 0.04       0.35 r
  add_0_root_add_195_2/U1_4/CO (FA1D0BWP)                 0.04       0.39 r
  add_0_root_add_195_2/U1_5/CO (FA1D0BWP)                 0.04       0.43 r
  add_0_root_add_195_2/U1_6/CO (FA1D0BWP)                 0.04       0.47 r
  add_0_root_add_195_2/U1_7/CO (FA1D0BWP)                 0.04       0.50 r
  add_0_root_add_195_2/U1_8/S (FA1D0BWP)                  0.04       0.54 r
  U14520/ZN (ND2D1BWP)                                    0.05       0.59 f
  U13518/ZN (INVD1BWP)                                    0.05       0.64 r
  U18220/ZN (ND2D1BWP)                                    0.02       0.66 f
  U5779/Z (XOR2D1BWP)                                     0.03       0.69 f
  node0/mult_50/S2_2_6/S (FA1D0BWP)                       0.05       0.74 r
  node0/mult_50/S2_3_5/S (FA1D0BWP)                       0.04       0.79 f
  node0/mult_50/S4_4/S (FA1D0BWP)                         0.06       0.85 r
  U8142/Z (XOR2D1BWP)                                     0.05       0.90 f
  U12088/ZN (NR2D1BWP)                                    0.02       0.92 r
  U11502/ZN (IND2D1BWP)                                   0.03       0.95 r
  U8137/Z (XOR2D1BWP)                                     0.04       0.99 f
  node0/add_2_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.07       1.06 f
  node0/add_2_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.04       1.10 f
  node0/add_2_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.04       1.14 f
  node0/add_2_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04       1.18 f
  node0/add_2_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04       1.21 f
  node0/add_2_root_add_0_root_add_50_3/U1_13/CO (FA1D0BWP)
                                                          0.04       1.25 f
  node0/add_2_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04       1.29 f
  node0/add_2_root_add_0_root_add_50_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.33 f
  node0/add_2_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.37 f
  node0/add_2_root_add_0_root_add_50_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.41 f
  node0/add_2_root_add_0_root_add_50_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.45 f
  node0/add_0_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.52 f
  node0/add_0_root_add_0_root_add_50_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.57 r
  U12757/ZN (IOA21D1BWP)                                  0.03       1.60 r
  node0/mul3_reg[19]/D (EDFQD1BWP)                        0.00       1.60 r
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul3_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
